{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1615655188904 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615655188904 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 13 18:06:28 2021 " "Processing started: Sat Mar 13 18:06:28 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615655188904 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655188904 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nios_lab -c nios_lab_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off nios_lab -c nios_lab_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655188904 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1615655191463 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1615655191463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/nios_sys.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/nios_sys.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys " "Found entity 1: nios_sys" {  } { { "nios_sys/synthesis/nios_sys.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/nios_sys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655205975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655205975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios_sys/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655205975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655205975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios_sys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655205975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655205975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "nios_sys/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655205975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655205975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_irq_mapper " "Found entity 1: nios_sys_irq_mapper" {  } { { "nios_sys/synthesis/submodules/nios_sys_irq_mapper.sv" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655205991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655205991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_mm_interconnect_0 " "Found entity 1: nios_sys_mm_interconnect_0" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655206006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_sys_mm_interconnect_0_avalon_st_adapter" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655206006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655206006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "nios_sys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655206006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "nios_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655206022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "nios_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655206022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "nios_sys/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655206022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios_sys_mm_interconnect_0_rsp_mux_001" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655206022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_sys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios_sys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206038 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios_sys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655206038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_mm_interconnect_0_rsp_mux " "Found entity 1: nios_sys_mm_interconnect_0_rsp_mux" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655206038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_demux_011.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_demux_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_mm_interconnect_0_rsp_demux_011 " "Found entity 1: nios_sys_mm_interconnect_0_rsp_demux_011" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_demux_011.sv" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_demux_011.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655206038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_demux_009.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_demux_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_mm_interconnect_0_rsp_demux_009 " "Found entity 1: nios_sys_mm_interconnect_0_rsp_demux_009" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_demux_009.sv" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_demux_009.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655206038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_mm_interconnect_0_rsp_demux_005 " "Found entity 1: nios_sys_mm_interconnect_0_rsp_demux_005" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_demux_005.sv" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655206038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_mm_interconnect_0_rsp_demux_003 " "Found entity 1: nios_sys_mm_interconnect_0_rsp_demux_003" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_demux_003.sv" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655206053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_mm_interconnect_0_rsp_demux " "Found entity 1: nios_sys_mm_interconnect_0_rsp_demux" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655206053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_mm_interconnect_0_cmd_mux_003 " "Found entity 1: nios_sys_mm_interconnect_0_cmd_mux_003" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_cmd_mux_003.sv" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655206053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_mm_interconnect_0_cmd_mux " "Found entity 1: nios_sys_mm_interconnect_0_cmd_mux" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655206053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios_sys_mm_interconnect_0_cmd_demux_001" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655206069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_mm_interconnect_0_cmd_demux " "Found entity 1: nios_sys_mm_interconnect_0_cmd_demux" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655206069 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_sys_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at nios_sys_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_005.sv" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1615655206069 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_sys_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at nios_sys_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_005.sv" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1615655206069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_mm_interconnect_0_router_005_default_decode " "Found entity 1: nios_sys_mm_interconnect_0_router_005_default_decode" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_005.sv" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206069 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_sys_mm_interconnect_0_router_005 " "Found entity 2: nios_sys_mm_interconnect_0_router_005" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_005.sv" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655206069 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_sys_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_sys_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_002.sv" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1615655206069 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_sys_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_sys_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_002.sv" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1615655206069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_sys_mm_interconnect_0_router_002_default_decode" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_002.sv" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206069 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_sys_mm_interconnect_0_router_002 " "Found entity 2: nios_sys_mm_interconnect_0_router_002" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_002.sv" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655206069 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_sys_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios_sys_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_001.sv" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1615655206085 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_sys_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios_sys_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_001.sv" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1615655206085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios_sys_mm_interconnect_0_router_001_default_decode" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_001.sv" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206085 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_sys_mm_interconnect_0_router_001 " "Found entity 2: nios_sys_mm_interconnect_0_router_001" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_001.sv" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655206085 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_sys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_sys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router.sv" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1615655206085 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_sys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_sys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router.sv" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1615655206085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_mm_interconnect_0_router_default_decode " "Found entity 1: nios_sys_mm_interconnect_0_router_default_decode" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router.sv" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206085 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_sys_mm_interconnect_0_router " "Found entity 2: nios_sys_mm_interconnect_0_router" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router.sv" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655206085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios_sys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655206085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios_sys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655206085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655206100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios_sys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655206100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios_sys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655206100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios_sys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655206100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_timer0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_timer0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_timer0 " "Found entity 1: nios_sys_timer0" {  } { { "nios_sys/synthesis/submodules/nios_sys_timer0.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_timer0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655206116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_sys_id.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_sys_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_sys_id " "Found entity 1: nios_sys_sys_id" {  } { { "nios_sys/synthesis/submodules/nios_sys_sys_id.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_sys_id.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655206123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_spi_lis3dh.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_spi_lis3dh.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_spi_lis3dh " "Found entity 1: nios_sys_spi_lis3dh" {  } { { "nios_sys/synthesis/submodules/nios_sys_spi_lis3dh.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_spi_lis3dh.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655206125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file nios_sys/synthesis/submodules/nios_sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_pll_dffpipe_l2c " "Found entity 1: nios_sys_pll_dffpipe_l2c" {  } { { "nios_sys/synthesis/submodules/nios_sys_pll.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206125 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_sys_pll_stdsync_sv6 " "Found entity 2: nios_sys_pll_stdsync_sv6" {  } { { "nios_sys/synthesis/submodules/nios_sys_pll.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206125 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_sys_pll_altpll_50g2 " "Found entity 3: nios_sys_pll_altpll_50g2" {  } { { "nios_sys/synthesis/submodules/nios_sys_pll.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206125 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_sys_pll " "Found entity 4: nios_sys_pll" {  } { { "nios_sys/synthesis/submodules/nios_sys_pll.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_pll.v" 221 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655206125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_pio_lis3dh.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_pio_lis3dh.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_pio_lis3dh " "Found entity 1: nios_sys_pio_lis3dh" {  } { { "nios_sys/synthesis/submodules/nios_sys_pio_lis3dh.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_pio_lis3dh.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655206125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_pio_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_pio_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_pio_leds " "Found entity 1: nios_sys_pio_leds" {  } { { "nios_sys/synthesis/submodules/nios_sys_pio_leds.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_pio_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655206141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_pio_button.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_pio_button.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_pio_button " "Found entity 1: nios_sys_pio_button" {  } { { "nios_sys/synthesis/submodules/nios_sys_pio_button.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_pio_button.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655206141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_onchip_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_onchip_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_onchip_ram " "Found entity 1: nios_sys_onchip_ram" {  } { { "nios_sys/synthesis/submodules/nios_sys_onchip_ram.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_onchip_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655206141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/altera_onchip_flash_util.v 7 7 " "Found 7 design units, including 7 entities, in source file nios_sys/synthesis/submodules/altera_onchip_flash_util.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_address_range_check " "Found entity 1: altera_onchip_flash_address_range_check" {  } { { "nios_sys/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_onchip_flash_util.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206156 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_onchip_flash_address_write_protection_check " "Found entity 2: altera_onchip_flash_address_write_protection_check" {  } { { "nios_sys/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_onchip_flash_util.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206156 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_onchip_flash_s_address_write_protection_check " "Found entity 3: altera_onchip_flash_s_address_write_protection_check" {  } { { "nios_sys/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_onchip_flash_util.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206156 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_onchip_flash_a_address_write_protection_check " "Found entity 4: altera_onchip_flash_a_address_write_protection_check" {  } { { "nios_sys/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_onchip_flash_util.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206156 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_onchip_flash_convert_address " "Found entity 5: altera_onchip_flash_convert_address" {  } { { "nios_sys/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_onchip_flash_util.v" 197 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206156 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_onchip_flash_convert_sector " "Found entity 6: altera_onchip_flash_convert_sector" {  } { { "nios_sys/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_onchip_flash_util.v" 219 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206156 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_onchip_flash_counter " "Found entity 7: altera_onchip_flash_counter" {  } { { "nios_sys/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_onchip_flash_util.v" 244 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655206156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/altera_onchip_flash.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/altera_onchip_flash.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash " "Found entity 1: altera_onchip_flash" {  } { { "nios_sys/synthesis/submodules/altera_onchip_flash.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_onchip_flash.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655206156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_avmm_data_controller " "Found entity 1: altera_onchip_flash_avmm_data_controller" {  } { { "nios_sys/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655206172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_avmm_csr_controller " "Found entity 1: altera_onchip_flash_avmm_csr_controller" {  } { { "nios_sys/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655206172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/rtl/altera_onchip_flash_block.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/rtl/altera_onchip_flash_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_block " "Found entity 1: altera_onchip_flash_block" {  } { { "nios_sys/synthesis/submodules/rtl/altera_onchip_flash_block.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/rtl/altera_onchip_flash_block.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655206266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_nios.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_nios " "Found entity 1: nios_sys_nios" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655206266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_nios_cpu_register_bank_a_module " "Found entity 1: nios_sys_nios_cpu_register_bank_a_module" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206297 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_sys_nios_cpu_register_bank_b_module " "Found entity 2: nios_sys_nios_cpu_register_bank_b_module" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206297 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_sys_nios_cpu_nios2_oci_debug " "Found entity 3: nios_sys_nios_cpu_nios2_oci_debug" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206297 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_sys_nios_cpu_nios2_oci_break " "Found entity 4: nios_sys_nios_cpu_nios2_oci_break" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206297 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_sys_nios_cpu_nios2_oci_xbrk " "Found entity 5: nios_sys_nios_cpu_nios2_oci_xbrk" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206297 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_sys_nios_cpu_nios2_oci_dbrk " "Found entity 6: nios_sys_nios_cpu_nios2_oci_dbrk" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206297 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_sys_nios_cpu_nios2_oci_itrace " "Found entity 7: nios_sys_nios_cpu_nios2_oci_itrace" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206297 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_sys_nios_cpu_nios2_oci_td_mode " "Found entity 8: nios_sys_nios_cpu_nios2_oci_td_mode" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206297 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_sys_nios_cpu_nios2_oci_dtrace " "Found entity 9: nios_sys_nios_cpu_nios2_oci_dtrace" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206297 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_sys_nios_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: nios_sys_nios_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206297 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_sys_nios_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: nios_sys_nios_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206297 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_sys_nios_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: nios_sys_nios_cpu_nios2_oci_fifo_cnt_inc" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206297 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_sys_nios_cpu_nios2_oci_fifo " "Found entity 13: nios_sys_nios_cpu_nios2_oci_fifo" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206297 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_sys_nios_cpu_nios2_oci_pib " "Found entity 14: nios_sys_nios_cpu_nios2_oci_pib" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206297 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_sys_nios_cpu_nios2_oci_im " "Found entity 15: nios_sys_nios_cpu_nios2_oci_im" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206297 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_sys_nios_cpu_nios2_performance_monitors " "Found entity 16: nios_sys_nios_cpu_nios2_performance_monitors" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206297 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_sys_nios_cpu_nios2_avalon_reg " "Found entity 17: nios_sys_nios_cpu_nios2_avalon_reg" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206297 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_sys_nios_cpu_ociram_sp_ram_module " "Found entity 18: nios_sys_nios_cpu_ociram_sp_ram_module" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206297 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_sys_nios_cpu_nios2_ocimem " "Found entity 19: nios_sys_nios_cpu_nios2_ocimem" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206297 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_sys_nios_cpu_nios2_oci " "Found entity 20: nios_sys_nios_cpu_nios2_oci" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206297 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_sys_nios_cpu " "Found entity 21: nios_sys_nios_cpu" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655206297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_nios_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_nios_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_nios_cpu_debug_slave_sysclk " "Found entity 1: nios_sys_nios_cpu_debug_slave_sysclk" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu_debug_slave_sysclk.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655206297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_nios_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_nios_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_nios_cpu_debug_slave_tck " "Found entity 1: nios_sys_nios_cpu_debug_slave_tck" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu_debug_slave_tck.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655206297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_nios_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_nios_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_nios_cpu_debug_slave_wrapper " "Found entity 1: nios_sys_nios_cpu_debug_slave_wrapper" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu_debug_slave_wrapper.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655206313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_nios_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_nios_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_nios_cpu_test_bench " "Found entity 1: nios_sys_nios_cpu_test_bench" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu_test_bench.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655206313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_jtag_uart_sim_scfifo_w " "Found entity 1: nios_sys_jtag_uart_sim_scfifo_w" {  } { { "nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206328 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_sys_jtag_uart_scfifo_w " "Found entity 2: nios_sys_jtag_uart_scfifo_w" {  } { { "nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206328 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_sys_jtag_uart_sim_scfifo_r " "Found entity 3: nios_sys_jtag_uart_sim_scfifo_r" {  } { { "nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206328 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_sys_jtag_uart_scfifo_r " "Found entity 4: nios_sys_jtag_uart_scfifo_r" {  } { { "nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206328 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_sys_jtag_uart " "Found entity 5: nios_sys_jtag_uart" {  } { { "nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655206328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/nios_sys_adc0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/nios_sys_adc0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sys_adc0 " "Found entity 1: nios_sys_adc0" {  } { { "nios_sys/synthesis/submodules/nios_sys_adc0.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_adc0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655206328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/altera_modular_adc_sample_store.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/altera_modular_adc_sample_store.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sample_store " "Found entity 1: altera_modular_adc_sample_store" {  } { { "nios_sys/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_sample_store.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655206328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/altera_modular_adc_sample_store_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/altera_modular_adc_sample_store_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sample_store_ram " "Found entity 1: altera_modular_adc_sample_store_ram" {  } { { "nios_sys/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655206344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/altera_modular_adc_sequencer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/altera_modular_adc_sequencer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer " "Found entity 1: altera_modular_adc_sequencer" {  } { { "nios_sys/synthesis/submodules/altera_modular_adc_sequencer.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_sequencer.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655206344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/altera_modular_adc_sequencer_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/altera_modular_adc_sequencer_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer_csr " "Found entity 1: altera_modular_adc_sequencer_csr" {  } { { "nios_sys/synthesis/submodules/altera_modular_adc_sequencer_csr.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_sequencer_csr.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655206344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer_ctrl " "Found entity 1: altera_modular_adc_sequencer_ctrl" {  } { { "nios_sys/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655206344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/altera_modular_adc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/altera_modular_adc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control " "Found entity 1: altera_modular_adc_control" {  } { { "nios_sys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655206359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_avrg_fifo " "Found entity 1: altera_modular_adc_control_avrg_fifo" {  } { { "nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655206359 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_modular_adc_control_fsm.v(716) " "Verilog HDL warning at altera_modular_adc_control_fsm.v(716): extended using \"x\" or \"z\"" {  } { { "nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" 716 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1615655206359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_fsm " "Found entity 1: altera_modular_adc_control_fsm" {  } { { "nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655206359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/chsel_code_converter_sw_to_hw.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/chsel_code_converter_sw_to_hw.v" { { "Info" "ISGN_ENTITY_NAME" "1 chsel_code_converter_sw_to_hw " "Found entity 1: chsel_code_converter_sw_to_hw" {  } { { "nios_sys/synthesis/submodules/chsel_code_converter_sw_to_hw.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/chsel_code_converter_sw_to_hw.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655206375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_primitive_wrapper " "Found entity 1: fiftyfivenm_adcblock_primitive_wrapper" {  } { { "nios_sys/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655206375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_top_wrapper " "Found entity 1: fiftyfivenm_adcblock_top_wrapper" {  } { { "nios_sys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655206391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_lab_top.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_lab_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_lab_top " "Found entity 1: nios_lab_top" {  } { { "nios_lab_top.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655206391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655206391 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_sys_spi_lis3dh.v(402) " "Verilog HDL or VHDL warning at nios_sys_spi_lis3dh.v(402): conditional expression evaluates to a constant" {  } { { "nios_sys/synthesis/submodules/nios_sys_spi_lis3dh.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_spi_lis3dh.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1615655206437 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "nios_lab_top " "Elaborating entity \"nios_lab_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1615655206578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys nios_sys:u0 " "Elaborating entity \"nios_sys\" for hierarchy \"nios_sys:u0\"" {  } { { "nios_lab_top.v" "u0" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655206594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_adc0 nios_sys:u0\|nios_sys_adc0:adc0 " "Elaborating entity \"nios_sys_adc0\" for hierarchy \"nios_sys:u0\|nios_sys_adc0:adc0\"" {  } { { "nios_sys/synthesis/nios_sys.v" "adc0" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/nios_sys.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655206656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal " "Elaborating entity \"altera_modular_adc_control\" for hierarchy \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_adc0.v" "control_internal" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_adc0.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655206656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_fsm nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm " "Elaborating entity \"altera_modular_adc_control_fsm\" for hierarchy \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\"" {  } { { "nios_sys/synthesis/submodules/altera_modular_adc_control.v" "u_control_fsm" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655206672 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sync_ctrl_state_nxt altera_modular_adc_control_fsm.v(70) " "Verilog HDL or VHDL warning at altera_modular_adc_control_fsm.v(70): object \"sync_ctrl_state_nxt\" assigned a value but never read" {  } { { "nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615655206672 "|nios_lab_top|nios_sys:u0|nios_sys_adc0:adc0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" "u_clk_dft_synchronizer" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655206766 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborated megafunction instantiation \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655206766 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Instantiated megafunction \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655206766 ""}  } { { "nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615655206766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_avrg_fifo nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo " "Elaborating entity \"altera_modular_adc_control_avrg_fifo\" for hierarchy \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\"" {  } { { "nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" "ts_avrg_fifo" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655206781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "scfifo_component" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655207086 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655207095 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Instantiated megafunction \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655207096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655207096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655207096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655207096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655207096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655207096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655207096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655207096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655207096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655207096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655207096 ""}  } { { "nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615655207096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ds61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ds61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ds61 " "Found entity 1: scfifo_ds61" {  } { { "db/scfifo_ds61.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/scfifo_ds61.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655207180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655207180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ds61 nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated " "Elaborating entity \"scfifo_ds61\" for hierarchy \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655207180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3o41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3o41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3o41 " "Found entity 1: a_dpfifo_3o41" {  } { { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/a_dpfifo_3o41.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655207211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655207211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3o41 nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo " "Elaborating entity \"a_dpfifo_3o41\" for hierarchy \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\"" {  } { { "db/scfifo_ds61.tdf" "dpfifo" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/scfifo_ds61.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655207211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_c6e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_c6e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_c6e " "Found entity 1: a_fefifo_c6e" {  } { { "db/a_fefifo_c6e.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/a_fefifo_c6e.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655207242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655207242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_c6e nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state " "Elaborating entity \"a_fefifo_c6e\" for hierarchy \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\"" {  } { { "db/a_dpfifo_3o41.tdf" "fifo_state" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/a_dpfifo_3o41.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655207258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655207336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655207336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_c6e.tdf" "count_usedw" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/a_fefifo_c6e.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655207336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rqn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rqn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rqn1 " "Found entity 1: altsyncram_rqn1" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/altsyncram_rqn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655207414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655207414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rqn1 nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram " "Elaborating entity \"altsyncram_rqn1\" for hierarchy \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\"" {  } { { "db/a_dpfifo_3o41.tdf" "FIFOram" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/a_dpfifo_3o41.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655207414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655207508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655207508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_3o41.tdf" "rd_ptr_count" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/a_dpfifo_3o41.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655207508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_top_wrapper nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst " "Elaborating entity \"fiftyfivenm_adcblock_top_wrapper\" for hierarchy \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\"" {  } { { "nios_sys/synthesis/submodules/altera_modular_adc_control.v" "adc_inst" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655207539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chsel_code_converter_sw_to_hw nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder " "Elaborating entity \"chsel_code_converter_sw_to_hw\" for hierarchy \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder\"" {  } { { "nios_sys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "decoder" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655207555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_primitive_wrapper nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance " "Elaborating entity \"fiftyfivenm_adcblock_primitive_wrapper\" for hierarchy \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\"" {  } { { "nios_sys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "adcblock_instance" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655207555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sequencer nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_sequencer:sequencer_internal " "Elaborating entity \"altera_modular_adc_sequencer\" for hierarchy \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_sequencer:sequencer_internal\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_adc0.v" "sequencer_internal" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_adc0.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655207570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sequencer_csr nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_csr:u_seq_csr " "Elaborating entity \"altera_modular_adc_sequencer_csr\" for hierarchy \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_csr:u_seq_csr\"" {  } { { "nios_sys/synthesis/submodules/altera_modular_adc_sequencer.v" "u_seq_csr" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_sequencer.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655207586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sequencer_ctrl nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_ctrl:u_seq_ctrl " "Elaborating entity \"altera_modular_adc_sequencer_ctrl\" for hierarchy \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_ctrl:u_seq_ctrl\"" {  } { { "nios_sys/synthesis/submodules/altera_modular_adc_sequencer.v" "u_seq_ctrl" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_sequencer.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655207602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sample_store nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_sample_store:sample_store_internal " "Elaborating entity \"altera_modular_adc_sample_store\" for hierarchy \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_sample_store:sample_store_internal\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_adc0.v" "sample_store_internal" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_adc0.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655207617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sample_store_ram nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram " "Elaborating entity \"altera_modular_adc_sample_store_ram\" for hierarchy \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\"" {  } { { "nios_sys/synthesis/submodules/altera_modular_adc_sample_store.v" "u_ss_ram" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_sample_store.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655207633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\"" {  } { { "nios_sys/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "altsyncram_component" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655207758 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\"" {  } { { "nios_sys/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655207773 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655207773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655207773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655207773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655207773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655207773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655207773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655207773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655207773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655207773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655207773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655207773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655207773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655207773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655207773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655207773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655207773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655207773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655207773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655207773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655207773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655207773 ""}  } { { "nios_sys/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615655207773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v5s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v5s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v5s1 " "Found entity 1: altsyncram_v5s1" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/altsyncram_v5s1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655207883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655207883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v5s1 nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated " "Elaborating entity \"altsyncram_v5s1\" for hierarchy \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655207883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_jtag_uart nios_sys:u0\|nios_sys_jtag_uart:jtag_uart " "Elaborating entity \"nios_sys_jtag_uart\" for hierarchy \"nios_sys:u0\|nios_sys_jtag_uart:jtag_uart\"" {  } { { "nios_sys/synthesis/nios_sys.v" "jtag_uart" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/nios_sys.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655207914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_jtag_uart_scfifo_w nios_sys:u0\|nios_sys_jtag_uart:jtag_uart\|nios_sys_jtag_uart_scfifo_w:the_nios_sys_jtag_uart_scfifo_w " "Elaborating entity \"nios_sys_jtag_uart_scfifo_w\" for hierarchy \"nios_sys:u0\|nios_sys_jtag_uart:jtag_uart\|nios_sys_jtag_uart_scfifo_w:the_nios_sys_jtag_uart_scfifo_w\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" "the_nios_sys_jtag_uart_scfifo_w" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655207930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_sys:u0\|nios_sys_jtag_uart:jtag_uart\|nios_sys_jtag_uart_scfifo_w:the_nios_sys_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios_sys:u0\|nios_sys_jtag_uart:jtag_uart\|nios_sys_jtag_uart_scfifo_w:the_nios_sys_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" "wfifo" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655208164 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_sys:u0\|nios_sys_jtag_uart:jtag_uart\|nios_sys_jtag_uart_scfifo_w:the_nios_sys_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios_sys:u0\|nios_sys_jtag_uart:jtag_uart\|nios_sys_jtag_uart_scfifo_w:the_nios_sys_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655208164 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_sys:u0\|nios_sys_jtag_uart:jtag_uart\|nios_sys_jtag_uart_scfifo_w:the_nios_sys_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios_sys:u0\|nios_sys_jtag_uart:jtag_uart\|nios_sys_jtag_uart_scfifo_w:the_nios_sys_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655208164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655208164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655208164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655208164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655208164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655208164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655208164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655208164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655208164 ""}  } { { "nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615655208164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655208242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655208242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 nios_sys:u0\|nios_sys_jtag_uart:jtag_uart\|nios_sys_jtag_uart_scfifo_w:the_nios_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"nios_sys:u0\|nios_sys_jtag_uart:jtag_uart\|nios_sys_jtag_uart_scfifo_w:the_nios_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655208242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655208273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655208273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 nios_sys:u0\|nios_sys_jtag_uart:jtag_uart\|nios_sys_jtag_uart_scfifo_w:the_nios_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"nios_sys:u0\|nios_sys_jtag_uart:jtag_uart\|nios_sys_jtag_uart_scfifo_w:the_nios_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655208289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655208320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655208320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios_sys:u0\|nios_sys_jtag_uart:jtag_uart\|nios_sys_jtag_uart_scfifo_w:the_nios_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios_sys:u0\|nios_sys_jtag_uart:jtag_uart\|nios_sys_jtag_uart_scfifo_w:the_nios_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655208320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655208398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655208398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 nios_sys:u0\|nios_sys_jtag_uart:jtag_uart\|nios_sys_jtag_uart_scfifo_w:the_nios_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"nios_sys:u0\|nios_sys_jtag_uart:jtag_uart\|nios_sys_jtag_uart_scfifo_w:the_nios_sys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655208398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_jtag_uart_scfifo_r nios_sys:u0\|nios_sys_jtag_uart:jtag_uart\|nios_sys_jtag_uart_scfifo_r:the_nios_sys_jtag_uart_scfifo_r " "Elaborating entity \"nios_sys_jtag_uart_scfifo_r\" for hierarchy \"nios_sys:u0\|nios_sys_jtag_uart:jtag_uart\|nios_sys_jtag_uart_scfifo_r:the_nios_sys_jtag_uart_scfifo_r\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" "the_nios_sys_jtag_uart_scfifo_r" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655208429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios_sys:u0\|nios_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_sys_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios_sys:u0\|nios_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_sys_jtag_uart_alt_jtag_atlantic\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" "nios_sys_jtag_uart_alt_jtag_atlantic" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655208867 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_sys:u0\|nios_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_sys_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_sys:u0\|nios_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_sys_jtag_uart_alt_jtag_atlantic\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655208898 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_sys:u0\|nios_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_sys_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"nios_sys:u0\|nios_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_sys_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655208898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655208898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655208898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655208898 ""}  } { { "nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615655208898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios_sys:u0\|nios_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_sys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios_sys:u0\|nios_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_sys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655209679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios_sys:u0\|nios_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_sys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios_sys:u0\|nios_sys_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_sys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655209898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_nios nios_sys:u0\|nios_sys_nios:nios " "Elaborating entity \"nios_sys_nios\" for hierarchy \"nios_sys:u0\|nios_sys_nios:nios\"" {  } { { "nios_sys/synthesis/nios_sys.v" "nios" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/nios_sys.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655209960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_nios_cpu nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu " "Elaborating entity \"nios_sys_nios_cpu\" for hierarchy \"nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios.v" "cpu" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655209976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_nios_cpu_test_bench nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_test_bench:the_nios_sys_nios_cpu_test_bench " "Elaborating entity \"nios_sys_nios_cpu_test_bench\" for hierarchy \"nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_test_bench:the_nios_sys_nios_cpu_test_bench\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "the_nios_sys_nios_cpu_test_bench" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655210117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_nios_cpu_register_bank_a_module nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_register_bank_a_module:nios_sys_nios_cpu_register_bank_a " "Elaborating entity \"nios_sys_nios_cpu_register_bank_a_module\" for hierarchy \"nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_register_bank_a_module:nios_sys_nios_cpu_register_bank_a\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "nios_sys_nios_cpu_register_bank_a" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655210132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_register_bank_a_module:nios_sys_nios_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_register_bank_a_module:nios_sys_nios_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "the_altsyncram" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655210163 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_register_bank_a_module:nios_sys_nios_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_register_bank_a_module:nios_sys_nios_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655210179 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_register_bank_a_module:nios_sys_nios_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_register_bank_a_module:nios_sys_nios_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655210179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655210179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655210179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655210179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655210179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655210179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655210179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655210179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655210179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655210179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655210179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655210179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655210179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655210179 ""}  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615655210179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655210257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655210257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_register_bank_a_module:nios_sys_nios_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_register_bank_a_module:nios_sys_nios_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655210257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_nios_cpu_register_bank_b_module nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_register_bank_b_module:nios_sys_nios_cpu_register_bank_b " "Elaborating entity \"nios_sys_nios_cpu_register_bank_b_module\" for hierarchy \"nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_register_bank_b_module:nios_sys_nios_cpu_register_bank_b\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "nios_sys_nios_cpu_register_bank_b" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655210288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_nios_cpu_nios2_oci nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci " "Elaborating entity \"nios_sys_nios_cpu_nios2_oci\" for hierarchy \"nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "the_nios_sys_nios_cpu_nios2_oci" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655210335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_nios_cpu_nios2_oci_debug nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_nios2_oci_debug:the_nios_sys_nios_cpu_nios2_oci_debug " "Elaborating entity \"nios_sys_nios_cpu_nios2_oci_debug\" for hierarchy \"nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_nios2_oci_debug:the_nios_sys_nios_cpu_nios2_oci_debug\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "the_nios_sys_nios_cpu_nios2_oci_debug" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655210367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_nios_cpu_nios2_oci_break nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_nios2_oci_break:the_nios_sys_nios_cpu_nios2_oci_break " "Elaborating entity \"nios_sys_nios_cpu_nios2_oci_break\" for hierarchy \"nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_nios2_oci_break:the_nios_sys_nios_cpu_nios2_oci_break\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "the_nios_sys_nios_cpu_nios2_oci_break" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655210398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_nios_cpu_nios2_oci_xbrk nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_nios2_oci_xbrk:the_nios_sys_nios_cpu_nios2_oci_xbrk " "Elaborating entity \"nios_sys_nios_cpu_nios2_oci_xbrk\" for hierarchy \"nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_nios2_oci_xbrk:the_nios_sys_nios_cpu_nios2_oci_xbrk\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "the_nios_sys_nios_cpu_nios2_oci_xbrk" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655210445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_nios_cpu_nios2_oci_dbrk nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_nios2_oci_dbrk:the_nios_sys_nios_cpu_nios2_oci_dbrk " "Elaborating entity \"nios_sys_nios_cpu_nios2_oci_dbrk\" for hierarchy \"nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_nios2_oci_dbrk:the_nios_sys_nios_cpu_nios2_oci_dbrk\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "the_nios_sys_nios_cpu_nios2_oci_dbrk" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655210460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_nios_cpu_nios2_oci_itrace nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_nios2_oci_itrace:the_nios_sys_nios_cpu_nios2_oci_itrace " "Elaborating entity \"nios_sys_nios_cpu_nios2_oci_itrace\" for hierarchy \"nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_nios2_oci_itrace:the_nios_sys_nios_cpu_nios2_oci_itrace\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "the_nios_sys_nios_cpu_nios2_oci_itrace" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655210460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_nios_cpu_nios2_oci_dtrace nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_nios2_oci_dtrace:the_nios_sys_nios_cpu_nios2_oci_dtrace " "Elaborating entity \"nios_sys_nios_cpu_nios2_oci_dtrace\" for hierarchy \"nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_nios2_oci_dtrace:the_nios_sys_nios_cpu_nios2_oci_dtrace\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "the_nios_sys_nios_cpu_nios2_oci_dtrace" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655210476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_nios_cpu_nios2_oci_td_mode nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_nios2_oci_dtrace:the_nios_sys_nios_cpu_nios2_oci_dtrace\|nios_sys_nios_cpu_nios2_oci_td_mode:nios_sys_nios_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios_sys_nios_cpu_nios2_oci_td_mode\" for hierarchy \"nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_nios2_oci_dtrace:the_nios_sys_nios_cpu_nios2_oci_dtrace\|nios_sys_nios_cpu_nios2_oci_td_mode:nios_sys_nios_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "nios_sys_nios_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655210538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_nios_cpu_nios2_oci_fifo nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_nios2_oci_fifo:the_nios_sys_nios_cpu_nios2_oci_fifo " "Elaborating entity \"nios_sys_nios_cpu_nios2_oci_fifo\" for hierarchy \"nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_nios2_oci_fifo:the_nios_sys_nios_cpu_nios2_oci_fifo\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "the_nios_sys_nios_cpu_nios2_oci_fifo" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655210554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_nios_cpu_nios2_oci_compute_input_tm_cnt nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_nios2_oci_fifo:the_nios_sys_nios_cpu_nios2_oci_fifo\|nios_sys_nios_cpu_nios2_oci_compute_input_tm_cnt:the_nios_sys_nios_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios_sys_nios_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_nios2_oci_fifo:the_nios_sys_nios_cpu_nios2_oci_fifo\|nios_sys_nios_cpu_nios2_oci_compute_input_tm_cnt:the_nios_sys_nios_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "the_nios_sys_nios_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655210616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_nios_cpu_nios2_oci_fifo_wrptr_inc nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_nios2_oci_fifo:the_nios_sys_nios_cpu_nios2_oci_fifo\|nios_sys_nios_cpu_nios2_oci_fifo_wrptr_inc:the_nios_sys_nios_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios_sys_nios_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_nios2_oci_fifo:the_nios_sys_nios_cpu_nios2_oci_fifo\|nios_sys_nios_cpu_nios2_oci_fifo_wrptr_inc:the_nios_sys_nios_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "the_nios_sys_nios_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655210632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_nios_cpu_nios2_oci_fifo_cnt_inc nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_nios2_oci_fifo:the_nios_sys_nios_cpu_nios2_oci_fifo\|nios_sys_nios_cpu_nios2_oci_fifo_cnt_inc:the_nios_sys_nios_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios_sys_nios_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_nios2_oci_fifo:the_nios_sys_nios_cpu_nios2_oci_fifo\|nios_sys_nios_cpu_nios2_oci_fifo_cnt_inc:the_nios_sys_nios_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "the_nios_sys_nios_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655210632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_nios_cpu_nios2_oci_pib nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_nios2_oci_pib:the_nios_sys_nios_cpu_nios2_oci_pib " "Elaborating entity \"nios_sys_nios_cpu_nios2_oci_pib\" for hierarchy \"nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_nios2_oci_pib:the_nios_sys_nios_cpu_nios2_oci_pib\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "the_nios_sys_nios_cpu_nios2_oci_pib" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655210648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_nios_cpu_nios2_oci_im nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_nios2_oci_im:the_nios_sys_nios_cpu_nios2_oci_im " "Elaborating entity \"nios_sys_nios_cpu_nios2_oci_im\" for hierarchy \"nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_nios2_oci_im:the_nios_sys_nios_cpu_nios2_oci_im\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "the_nios_sys_nios_cpu_nios2_oci_im" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655210663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_nios_cpu_nios2_avalon_reg nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_nios2_avalon_reg:the_nios_sys_nios_cpu_nios2_avalon_reg " "Elaborating entity \"nios_sys_nios_cpu_nios2_avalon_reg\" for hierarchy \"nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_nios2_avalon_reg:the_nios_sys_nios_cpu_nios2_avalon_reg\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "the_nios_sys_nios_cpu_nios2_avalon_reg" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655210679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_nios_cpu_nios2_ocimem nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_nios2_ocimem:the_nios_sys_nios_cpu_nios2_ocimem " "Elaborating entity \"nios_sys_nios_cpu_nios2_ocimem\" for hierarchy \"nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_nios2_ocimem:the_nios_sys_nios_cpu_nios2_ocimem\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "the_nios_sys_nios_cpu_nios2_ocimem" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655210679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_nios_cpu_ociram_sp_ram_module nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_nios2_ocimem:the_nios_sys_nios_cpu_nios2_ocimem\|nios_sys_nios_cpu_ociram_sp_ram_module:nios_sys_nios_cpu_ociram_sp_ram " "Elaborating entity \"nios_sys_nios_cpu_ociram_sp_ram_module\" for hierarchy \"nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_nios2_ocimem:the_nios_sys_nios_cpu_nios2_ocimem\|nios_sys_nios_cpu_ociram_sp_ram_module:nios_sys_nios_cpu_ociram_sp_ram\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "nios_sys_nios_cpu_ociram_sp_ram" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655210726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_nios2_ocimem:the_nios_sys_nios_cpu_nios2_ocimem\|nios_sys_nios_cpu_ociram_sp_ram_module:nios_sys_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_nios2_ocimem:the_nios_sys_nios_cpu_nios2_ocimem\|nios_sys_nios_cpu_ociram_sp_ram_module:nios_sys_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "the_altsyncram" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655210757 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_nios2_ocimem:the_nios_sys_nios_cpu_nios2_ocimem\|nios_sys_nios_cpu_ociram_sp_ram_module:nios_sys_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_nios2_ocimem:the_nios_sys_nios_cpu_nios2_ocimem\|nios_sys_nios_cpu_ociram_sp_ram_module:nios_sys_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655210773 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_nios2_ocimem:the_nios_sys_nios_cpu_nios2_ocimem\|nios_sys_nios_cpu_ociram_sp_ram_module:nios_sys_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_nios2_ocimem:the_nios_sys_nios_cpu_nios2_ocimem\|nios_sys_nios_cpu_ociram_sp_ram_module:nios_sys_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655210773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655210773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655210773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655210773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655210773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655210773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655210773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655210773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655210773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655210773 ""}  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615655210773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655210866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655210866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_nios2_ocimem:the_nios_sys_nios_cpu_nios2_ocimem\|nios_sys_nios_cpu_ociram_sp_ram_module:nios_sys_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_nios2_ocimem:the_nios_sys_nios_cpu_nios2_ocimem\|nios_sys_nios_cpu_ociram_sp_ram_module:nios_sys_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655210866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_nios_cpu_debug_slave_wrapper nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_debug_slave_wrapper:the_nios_sys_nios_cpu_debug_slave_wrapper " "Elaborating entity \"nios_sys_nios_cpu_debug_slave_wrapper\" for hierarchy \"nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_debug_slave_wrapper:the_nios_sys_nios_cpu_debug_slave_wrapper\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "the_nios_sys_nios_cpu_debug_slave_wrapper" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655210898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_nios_cpu_debug_slave_tck nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_debug_slave_wrapper:the_nios_sys_nios_cpu_debug_slave_wrapper\|nios_sys_nios_cpu_debug_slave_tck:the_nios_sys_nios_cpu_debug_slave_tck " "Elaborating entity \"nios_sys_nios_cpu_debug_slave_tck\" for hierarchy \"nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_debug_slave_wrapper:the_nios_sys_nios_cpu_debug_slave_wrapper\|nios_sys_nios_cpu_debug_slave_tck:the_nios_sys_nios_cpu_debug_slave_tck\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu_debug_slave_wrapper.v" "the_nios_sys_nios_cpu_debug_slave_tck" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655210898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_nios_cpu_debug_slave_sysclk nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_debug_slave_wrapper:the_nios_sys_nios_cpu_debug_slave_wrapper\|nios_sys_nios_cpu_debug_slave_sysclk:the_nios_sys_nios_cpu_debug_slave_sysclk " "Elaborating entity \"nios_sys_nios_cpu_debug_slave_sysclk\" for hierarchy \"nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_debug_slave_wrapper:the_nios_sys_nios_cpu_debug_slave_wrapper\|nios_sys_nios_cpu_debug_slave_sysclk:the_nios_sys_nios_cpu_debug_slave_sysclk\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu_debug_slave_wrapper.v" "the_nios_sys_nios_cpu_debug_slave_sysclk" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655210991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_debug_slave_wrapper:the_nios_sys_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_sys_nios_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_debug_slave_wrapper:the_nios_sys_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_sys_nios_cpu_debug_slave_phy\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu_debug_slave_wrapper.v" "nios_sys_nios_cpu_debug_slave_phy" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655211125 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_debug_slave_wrapper:the_nios_sys_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_sys_nios_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_debug_slave_wrapper:the_nios_sys_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_sys_nios_cpu_debug_slave_phy\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu_debug_slave_wrapper.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655211133 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_debug_slave_wrapper:the_nios_sys_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_sys_nios_cpu_debug_slave_phy " "Instantiated megafunction \"nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_debug_slave_wrapper:the_nios_sys_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_sys_nios_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655211133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655211133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655211133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655211133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655211133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655211133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655211133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655211133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655211133 ""}  } { { "nios_sys/synthesis/submodules/nios_sys_nios_cpu_debug_slave_wrapper.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615655211133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_debug_slave_wrapper:the_nios_sys_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_sys_nios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_debug_slave_wrapper:the_nios_sys_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_sys_nios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655211146 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_debug_slave_wrapper:the_nios_sys_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_sys_nios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_debug_slave_wrapper:the_nios_sys_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_sys_nios_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_debug_slave_wrapper:the_nios_sys_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_sys_nios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_debug_slave_wrapper:the_nios_sys_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_sys_nios_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "nios_sys/synthesis/submodules/nios_sys_nios_cpu_debug_slave_wrapper.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655211156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_debug_slave_wrapper:the_nios_sys_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_sys_nios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_debug_slave_wrapper:the_nios_sys_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_sys_nios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655211169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_debug_slave_wrapper:the_nios_sys_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_sys_nios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios_sys:u0\|nios_sys_nios:nios\|nios_sys_nios_cpu:cpu\|nios_sys_nios_cpu_nios2_oci:the_nios_sys_nios_cpu_nios2_oci\|nios_sys_nios_cpu_debug_slave_wrapper:the_nios_sys_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_sys_nios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655211197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash nios_sys:u0\|altera_onchip_flash:onchip_flash " "Elaborating entity \"altera_onchip_flash\" for hierarchy \"nios_sys:u0\|altera_onchip_flash:onchip_flash\"" {  } { { "nios_sys/synthesis/nios_sys.v" "onchip_flash" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/nios_sys.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655211222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_avmm_csr_controller nios_sys:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller " "Elaborating entity \"altera_onchip_flash_avmm_csr_controller\" for hierarchy \"nios_sys:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller\"" {  } { { "nios_sys/synthesis/submodules/altera_onchip_flash.v" "avmm_csr_controller" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_onchip_flash.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655211240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_avmm_data_controller nios_sys:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller " "Elaborating entity \"altera_onchip_flash_avmm_data_controller\" for hierarchy \"nios_sys:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\"" {  } { { "nios_sys/synthesis/submodules/altera_onchip_flash.v" "avmm_data_controller" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_onchip_flash.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655211254 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_count altera_onchip_flash_avmm_data_controller.v(220) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(220): object \"read_count\" assigned a value but never read" {  } { { "nios_sys/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 220 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615655211258 "|nios_lab_top|nios_sys:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios_sys:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios_sys:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy\"" {  } { { "nios_sys/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "stdsync_busy" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655211332 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_sys:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy " "Elaborated megafunction instantiation \"nios_sys:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy\"" {  } { { "nios_sys/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 571 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655211348 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_sys:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy " "Instantiated megafunction \"nios_sys:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655211348 ""}  } { { "nios_sys/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 571 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615655211348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg nios_sys:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"nios_sys:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg\"" {  } { { "nios_sys/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "ufm_data_shiftreg" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655211442 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_sys:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg " "Elaborated megafunction instantiation \"nios_sys:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg\"" {  } { { "nios_sys/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1174 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655211442 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_sys:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg " "Instantiated megafunction \"nios_sys:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655211442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655211442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction LEFT " "Parameter \"lpm_direction\" = \"LEFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655211442 ""}  } { { "nios_sys/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1174 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615655211442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_address_range_check nios_sys:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_address_range_check:address_range_checker " "Elaborating entity \"altera_onchip_flash_address_range_check\" for hierarchy \"nios_sys:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_address_range_check:address_range_checker\"" {  } { { "nios_sys/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "address_range_checker" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655211473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_convert_address nios_sys:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_convert_address:address_convertor " "Elaborating entity \"altera_onchip_flash_convert_address\" for hierarchy \"nios_sys:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_convert_address:address_convertor\"" {  } { { "nios_sys/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "address_convertor" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655211473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_a_address_write_protection_check nios_sys:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_a_address_write_protection_check:access_address_write_protection_checker " "Elaborating entity \"altera_onchip_flash_a_address_write_protection_check\" for hierarchy \"nios_sys:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_a_address_write_protection_check:access_address_write_protection_checker\"" {  } { { "nios_sys/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "access_address_write_protection_checker" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655211489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_s_address_write_protection_check nios_sys:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_s_address_write_protection_check:sector_address_write_protection_checker " "Elaborating entity \"altera_onchip_flash_s_address_write_protection_check\" for hierarchy \"nios_sys:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_s_address_write_protection_check:sector_address_write_protection_checker\"" {  } { { "nios_sys/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "sector_address_write_protection_checker" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655211489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_convert_sector nios_sys:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_convert_sector:sector_convertor " "Elaborating entity \"altera_onchip_flash_convert_sector\" for hierarchy \"nios_sys:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_convert_sector:sector_convertor\"" {  } { { "nios_sys/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "sector_convertor" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655211504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_block nios_sys:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_block:altera_onchip_flash_block " "Elaborating entity \"altera_onchip_flash_block\" for hierarchy \"nios_sys:u0\|altera_onchip_flash:onchip_flash\|altera_onchip_flash_block:altera_onchip_flash_block\"" {  } { { "nios_sys/synthesis/submodules/altera_onchip_flash.v" "altera_onchip_flash_block" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_onchip_flash.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655211551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_onchip_ram nios_sys:u0\|nios_sys_onchip_ram:onchip_ram " "Elaborating entity \"nios_sys_onchip_ram\" for hierarchy \"nios_sys:u0\|nios_sys_onchip_ram:onchip_ram\"" {  } { { "nios_sys/synthesis/nios_sys.v" "onchip_ram" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/nios_sys.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655211614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_sys:u0\|nios_sys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_sys:u0\|nios_sys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_onchip_ram.v" "the_altsyncram" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_onchip_ram.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655211645 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_sys:u0\|nios_sys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_sys:u0\|nios_sys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_onchip_ram.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_onchip_ram.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655211661 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_sys:u0\|nios_sys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_sys:u0\|nios_sys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655211661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_sys_onchip_ram.hex " "Parameter \"init_file\" = \"nios_sys_onchip_ram.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655211661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655211661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655211661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655211661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655211661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655211661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655211661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655211661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655211661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655211661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655211661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655211661 ""}  } { { "nios_sys/synthesis/submodules/nios_sys_onchip_ram.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_onchip_ram.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615655211661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j3g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j3g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j3g1 " "Found entity 1: altsyncram_j3g1" {  } { { "db/altsyncram_j3g1.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/altsyncram_j3g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655211754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655211754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j3g1 nios_sys:u0\|nios_sys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_j3g1:auto_generated " "Elaborating entity \"altsyncram_j3g1\" for hierarchy \"nios_sys:u0\|nios_sys_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_j3g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655211754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_pio_button nios_sys:u0\|nios_sys_pio_button:pio_button " "Elaborating entity \"nios_sys_pio_button\" for hierarchy \"nios_sys:u0\|nios_sys_pio_button:pio_button\"" {  } { { "nios_sys/synthesis/nios_sys.v" "pio_button" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/nios_sys.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655212174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_pio_leds nios_sys:u0\|nios_sys_pio_leds:pio_leds " "Elaborating entity \"nios_sys_pio_leds\" for hierarchy \"nios_sys:u0\|nios_sys_pio_leds:pio_leds\"" {  } { { "nios_sys/synthesis/nios_sys.v" "pio_leds" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/nios_sys.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655212190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_pio_lis3dh nios_sys:u0\|nios_sys_pio_lis3dh:pio_lis3dh " "Elaborating entity \"nios_sys_pio_lis3dh\" for hierarchy \"nios_sys:u0\|nios_sys_pio_lis3dh:pio_lis3dh\"" {  } { { "nios_sys/synthesis/nios_sys.v" "pio_lis3dh" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/nios_sys.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655212190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_pll nios_sys:u0\|nios_sys_pll:pll " "Elaborating entity \"nios_sys_pll\" for hierarchy \"nios_sys:u0\|nios_sys_pll:pll\"" {  } { { "nios_sys/synthesis/nios_sys.v" "pll" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/nios_sys.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655212205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_pll_stdsync_sv6 nios_sys:u0\|nios_sys_pll:pll\|nios_sys_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"nios_sys_pll_stdsync_sv6\" for hierarchy \"nios_sys:u0\|nios_sys_pll:pll\|nios_sys_pll_stdsync_sv6:stdsync2\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_pll.v" "stdsync2" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_pll.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655212221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_pll_dffpipe_l2c nios_sys:u0\|nios_sys_pll:pll\|nios_sys_pll_stdsync_sv6:stdsync2\|nios_sys_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"nios_sys_pll_dffpipe_l2c\" for hierarchy \"nios_sys:u0\|nios_sys_pll:pll\|nios_sys_pll_stdsync_sv6:stdsync2\|nios_sys_pll_dffpipe_l2c:dffpipe3\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_pll.v" "dffpipe3" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655212221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_pll_altpll_50g2 nios_sys:u0\|nios_sys_pll:pll\|nios_sys_pll_altpll_50g2:sd1 " "Elaborating entity \"nios_sys_pll_altpll_50g2\" for hierarchy \"nios_sys:u0\|nios_sys_pll:pll\|nios_sys_pll_altpll_50g2:sd1\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_pll.v" "sd1" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_pll.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655212237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_spi_lis3dh nios_sys:u0\|nios_sys_spi_lis3dh:spi_lis3dh " "Elaborating entity \"nios_sys_spi_lis3dh\" for hierarchy \"nios_sys:u0\|nios_sys_spi_lis3dh:spi_lis3dh\"" {  } { { "nios_sys/synthesis/nios_sys.v" "spi_lis3dh" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/nios_sys.v" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655212237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_sys_id nios_sys:u0\|nios_sys_sys_id:sys_id " "Elaborating entity \"nios_sys_sys_id\" for hierarchy \"nios_sys:u0\|nios_sys_sys_id:sys_id\"" {  } { { "nios_sys/synthesis/nios_sys.v" "sys_id" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/nios_sys.v" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655212268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_timer0 nios_sys:u0\|nios_sys_timer0:timer0 " "Elaborating entity \"nios_sys_timer0\" for hierarchy \"nios_sys:u0\|nios_sys_timer0:timer0\"" {  } { { "nios_sys/synthesis/nios_sys.v" "timer0" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/nios_sys.v" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655212283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_mm_interconnect_0 nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios_sys_mm_interconnect_0\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\"" {  } { { "nios_sys/synthesis/nios_sys.v" "mm_interconnect_0" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/nios_sys.v" 462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655212299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_data_master_translator\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "nios_data_master_translator" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 1119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655212877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_instruction_master_translator\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "nios_instruction_master_translator" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 1179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655212908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 1243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655212924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_id_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_id_control_slave_translator\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "sys_id_control_slave_translator" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 1307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655212955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_flash_data_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_flash_data_translator\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "onchip_flash_data_translator" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 1435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655212985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios_debug_mem_slave_translator\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "nios_debug_mem_slave_translator" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 1499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655213004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pll_pll_slave_translator\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "pll_pll_slave_translator" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 1563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655213027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_ram_s1_translator\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "onchip_ram_s1_translator" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 1627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655213047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_leds_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_leds_s1_translator\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "pio_leds_s1_translator" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 1691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655213067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer0_s1_translator\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "timer0_s1_translator" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 1819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655213083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:adc0_sample_store_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:adc0_sample_store_csr_translator\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "adc0_sample_store_csr_translator" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 1947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655213098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:adc0_sequencer_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:adc0_sequencer_csr_translator\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "adc0_sequencer_csr_translator" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 2011 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655213114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_lis3dh_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_lis3dh_spi_control_port_translator\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "spi_lis3dh_spi_control_port_translator" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655213145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_data_master_agent\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "nios_data_master_agent" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655213161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_instruction_master_agent\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "nios_instruction_master_agent" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 2237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655213177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 2321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655213192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios_sys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655213223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 2362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655213239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_flash_data_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_flash_data_agent\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "onchip_flash_data_agent" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 2696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655213333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "pll_pll_slave_agent_rdata_fifo" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 3028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655213380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:adc0_sample_store_csr_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:adc0_sample_store_csr_agent_rsp_fifo\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "adc0_sample_store_csr_agent_rsp_fifo" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 3819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655213458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:adc0_sample_store_csr_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:adc0_sample_store_csr_agent_rdata_fifo\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "adc0_sample_store_csr_agent_rdata_fifo" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 3860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655213505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_mm_interconnect_0_router nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_router:router " "Elaborating entity \"nios_sys_mm_interconnect_0_router\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_router:router\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "router" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 4167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655213551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_mm_interconnect_0_router_default_decode nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_router:router\|nios_sys_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios_sys_mm_interconnect_0_router_default_decode\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_router:router\|nios_sys_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655213598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_mm_interconnect_0_router_001 nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"nios_sys_mm_interconnect_0_router_001\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_router_001:router_001\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "router_001" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 4183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655213598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_mm_interconnect_0_router_001_default_decode nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_router_001:router_001\|nios_sys_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"nios_sys_mm_interconnect_0_router_001_default_decode\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_router_001:router_001\|nios_sys_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655213630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_mm_interconnect_0_router_002 nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nios_sys_mm_interconnect_0_router_002\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_router_002:router_002\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "router_002" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 4199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655213645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_mm_interconnect_0_router_002_default_decode nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_router_002:router_002\|nios_sys_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nios_sys_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_router_002:router_002\|nios_sys_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655213661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_mm_interconnect_0_router_005 nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"nios_sys_mm_interconnect_0_router_005\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_router_005:router_005\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "router_005" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 4247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655213676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_mm_interconnect_0_router_005_default_decode nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_router_005:router_005\|nios_sys_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"nios_sys_mm_interconnect_0_router_005_default_decode\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_router_005:router_005\|nios_sys_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655213692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_mm_interconnect_0_cmd_demux nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios_sys_mm_interconnect_0_cmd_demux\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "cmd_demux" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 4502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655213770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_mm_interconnect_0_cmd_demux_001 nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"nios_sys_mm_interconnect_0_cmd_demux_001\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 4531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655213801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_mm_interconnect_0_cmd_mux nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios_sys_mm_interconnect_0_cmd_mux\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "cmd_mux" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 4548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655213817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_mm_interconnect_0_cmd_mux_003 nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"nios_sys_mm_interconnect_0_cmd_mux_003\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "cmd_mux_003" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 4605 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655213848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_cmd_mux_003.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655213864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_sys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655213864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_mm_interconnect_0_rsp_demux nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nios_sys_mm_interconnect_0_rsp_demux\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "rsp_demux" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 4804 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655213911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_mm_interconnect_0_rsp_demux_003 nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"nios_sys_mm_interconnect_0_rsp_demux_003\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "rsp_demux_003" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 4861 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655213942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_mm_interconnect_0_rsp_demux_005 nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_rsp_demux_005:rsp_demux_005 " "Elaborating entity \"nios_sys_mm_interconnect_0_rsp_demux_005\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_rsp_demux_005:rsp_demux_005\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "rsp_demux_005" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 4901 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655213958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_mm_interconnect_0_rsp_demux_009 nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_rsp_demux_009:rsp_demux_009 " "Elaborating entity \"nios_sys_mm_interconnect_0_rsp_demux_009\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_rsp_demux_009:rsp_demux_009\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "rsp_demux_009" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 4975 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655213982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_mm_interconnect_0_rsp_demux_011 nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_rsp_demux_011:rsp_demux_011 " "Elaborating entity \"nios_sys_mm_interconnect_0_rsp_demux_011\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_rsp_demux_011:rsp_demux_011\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "rsp_demux_011" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 5009 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655213995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_mm_interconnect_0_rsp_mux nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios_sys_mm_interconnect_0_rsp_mux\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "rsp_mux" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 5138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655214012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_mux.sv" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655214102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_sys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655214111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_mm_interconnect_0_rsp_mux_001 nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"nios_sys_mm_interconnect_0_rsp_mux_001\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 5167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655214118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655214133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_sys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655214149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "crosser" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 5201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655214165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "nios_sys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655214180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "nios_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655214274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_mm_interconnect_0_avalon_st_adapter nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios_sys_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0.v" 5468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655214352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios_sys:u0\|nios_sys_mm_interconnect_0:mm_interconnect_0\|nios_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655214368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sys_irq_mapper nios_sys:u0\|nios_sys_irq_mapper:irq_mapper " "Elaborating entity \"nios_sys_irq_mapper\" for hierarchy \"nios_sys:u0\|nios_sys_irq_mapper:irq_mapper\"" {  } { { "nios_sys/synthesis/nios_sys.v" "irq_mapper" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/nios_sys.v" 474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655214446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_irq_clock_crosser nios_sys:u0\|altera_irq_clock_crosser:irq_synchronizer " "Elaborating entity \"altera_irq_clock_crosser\" for hierarchy \"nios_sys:u0\|altera_irq_clock_crosser:irq_synchronizer\"" {  } { { "nios_sys/synthesis/nios_sys.v" "irq_synchronizer" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/nios_sys.v" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655214461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle nios_sys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"nios_sys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "nios_sys/synthesis/submodules/altera_irq_clock_crosser.sv" "sync" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655214539 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_sys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"nios_sys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "nios_sys/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655214539 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_sys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Instantiated megafunction \"nios_sys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655214539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615655214539 ""}  } { { "nios_sys/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615655214539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios_sys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios_sys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "altera_std_synchronizer_bundle.v" "sync\[0\].u" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655214555 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_sys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u nios_sys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"nios_sys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\", which is child of megafunction instantiation \"nios_sys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "altera_std_synchronizer_bundle.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } } { "nios_sys/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655214555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_sys:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_sys:u0\|altera_reset_controller:rst_controller\"" {  } { { "nios_sys/synthesis/nios_sys.v" "rst_controller" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/nios_sys.v" 559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655214586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_sys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_sys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "nios_sys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655214602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_sys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_sys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "nios_sys/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655214618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_sys:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_sys:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "nios_sys/synthesis/nios_sys.v" "rst_controller_001" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/nios_sys.v" 622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655214618 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1615655217273 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.03.13.18:07:03 Progress: Loading sld214f5fb6/alt_sld_fab_wrapper_hw.tcl " "2021.03.13.18:07:03 Progress: Loading sld214f5fb6/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655223692 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655228518 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655228753 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655235289 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655235414 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655235554 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655235726 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655235726 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655235726 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1615655236445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld214f5fb6/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld214f5fb6/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld214f5fb6/alt_sld_fab.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/ip/sld214f5fb6/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655236742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655236742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld214f5fb6/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld214f5fb6/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld214f5fb6/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/ip/sld214f5fb6/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655236867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655236867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld214f5fb6/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld214f5fb6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld214f5fb6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/ip/sld214f5fb6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655236867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655236867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld214f5fb6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld214f5fb6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld214f5fb6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/ip/sld214f5fb6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655236960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655236960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld214f5fb6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld214f5fb6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld214f5fb6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/ip/sld214f5fb6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655237085 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld214f5fb6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/ip/sld214f5fb6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655237085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655237085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld214f5fb6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld214f5fb6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld214f5fb6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/ip/sld214f5fb6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615655237179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655237179 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\] " "Synthesized away node \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/altsyncram_rqn1.tdf" 39 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "nios_sys/synthesis/submodules/nios_sys_adc0.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_adc0.v" 85 0 0 } } { "nios_sys/synthesis/nios_sys.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/nios_sys.v" 144 0 0 } } { "nios_lab_top.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615655240587 "|nios_lab_top|nios_sys:u0|nios_sys_adc0:adc0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\] " "Synthesized away node \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/altsyncram_rqn1.tdf" 69 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "nios_sys/synthesis/submodules/nios_sys_adc0.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_adc0.v" 85 0 0 } } { "nios_sys/synthesis/nios_sys.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/nios_sys.v" 144 0 0 } } { "nios_lab_top.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615655240587 "|nios_lab_top|nios_sys:u0|nios_sys_adc0:adc0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\] " "Synthesized away node \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/altsyncram_rqn1.tdf" 99 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "nios_sys/synthesis/submodules/nios_sys_adc0.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_adc0.v" 85 0 0 } } { "nios_sys/synthesis/nios_sys.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/nios_sys.v" 144 0 0 } } { "nios_lab_top.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615655240587 "|nios_lab_top|nios_sys:u0|nios_sys_adc0:adc0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\] " "Synthesized away node \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/altsyncram_rqn1.tdf" 129 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "nios_sys/synthesis/submodules/nios_sys_adc0.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_adc0.v" 85 0 0 } } { "nios_sys/synthesis/nios_sys.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/nios_sys.v" 144 0 0 } } { "nios_lab_top.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615655240587 "|nios_lab_top|nios_sys:u0|nios_sys_adc0:adc0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\] " "Synthesized away node \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/altsyncram_rqn1.tdf" 159 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "nios_sys/synthesis/submodules/nios_sys_adc0.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_adc0.v" 85 0 0 } } { "nios_sys/synthesis/nios_sys.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/nios_sys.v" 144 0 0 } } { "nios_lab_top.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615655240587 "|nios_lab_top|nios_sys:u0|nios_sys_adc0:adc0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\] " "Synthesized away node \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/altsyncram_rqn1.tdf" 189 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "nios_sys/synthesis/submodules/nios_sys_adc0.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_adc0.v" 85 0 0 } } { "nios_sys/synthesis/nios_sys.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/nios_sys.v" 144 0 0 } } { "nios_lab_top.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615655240587 "|nios_lab_top|nios_sys:u0|nios_sys_adc0:adc0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\] " "Synthesized away node \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/altsyncram_rqn1.tdf" 219 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "nios_sys/synthesis/submodules/nios_sys_adc0.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_adc0.v" 85 0 0 } } { "nios_sys/synthesis/nios_sys.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/nios_sys.v" 144 0 0 } } { "nios_lab_top.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615655240587 "|nios_lab_top|nios_sys:u0|nios_sys_adc0:adc0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\] " "Synthesized away node \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/altsyncram_rqn1.tdf" 249 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "nios_sys/synthesis/submodules/nios_sys_adc0.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_adc0.v" 85 0 0 } } { "nios_sys/synthesis/nios_sys.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/nios_sys.v" 144 0 0 } } { "nios_lab_top.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615655240587 "|nios_lab_top|nios_sys:u0|nios_sys_adc0:adc0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\] " "Synthesized away node \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/altsyncram_rqn1.tdf" 279 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "nios_sys/synthesis/submodules/nios_sys_adc0.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_adc0.v" 85 0 0 } } { "nios_sys/synthesis/nios_sys.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/nios_sys.v" 144 0 0 } } { "nios_lab_top.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615655240587 "|nios_lab_top|nios_sys:u0|nios_sys_adc0:adc0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\] " "Synthesized away node \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/altsyncram_rqn1.tdf" 309 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "nios_sys/synthesis/submodules/nios_sys_adc0.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_adc0.v" 85 0 0 } } { "nios_sys/synthesis/nios_sys.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/nios_sys.v" 144 0 0 } } { "nios_lab_top.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615655240587 "|nios_lab_top|nios_sys:u0|nios_sys_adc0:adc0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\] " "Synthesized away node \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/altsyncram_rqn1.tdf" 339 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "nios_sys/synthesis/submodules/nios_sys_adc0.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_adc0.v" 85 0 0 } } { "nios_sys/synthesis/nios_sys.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/nios_sys.v" 144 0 0 } } { "nios_lab_top.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615655240587 "|nios_lab_top|nios_sys:u0|nios_sys_adc0:adc0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\] " "Synthesized away node \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/altsyncram_rqn1.tdf" 369 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "nios_sys/synthesis/submodules/nios_sys_adc0.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_adc0.v" 85 0 0 } } { "nios_sys/synthesis/nios_sys.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/nios_sys.v" 144 0 0 } } { "nios_lab_top.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615655240587 "|nios_lab_top|nios_sys:u0|nios_sys_adc0:adc0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1615655240587 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1615655240587 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\] " "Synthesized away node \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/altsyncram_rqn1.tdf" 39 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "nios_sys/synthesis/submodules/nios_sys_adc0.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_adc0.v" 85 0 0 } } { "nios_sys/synthesis/nios_sys.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/nios_sys.v" 144 0 0 } } { "nios_lab_top.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615655240728 "|nios_lab_top|nios_sys:u0|nios_sys_adc0:adc0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\] " "Synthesized away node \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/altsyncram_rqn1.tdf" 69 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "nios_sys/synthesis/submodules/nios_sys_adc0.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_adc0.v" 85 0 0 } } { "nios_sys/synthesis/nios_sys.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/nios_sys.v" 144 0 0 } } { "nios_lab_top.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615655240728 "|nios_lab_top|nios_sys:u0|nios_sys_adc0:adc0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\] " "Synthesized away node \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/altsyncram_rqn1.tdf" 99 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "nios_sys/synthesis/submodules/nios_sys_adc0.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_adc0.v" 85 0 0 } } { "nios_sys/synthesis/nios_sys.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/nios_sys.v" 144 0 0 } } { "nios_lab_top.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615655240728 "|nios_lab_top|nios_sys:u0|nios_sys_adc0:adc0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\] " "Synthesized away node \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/altsyncram_rqn1.tdf" 129 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "nios_sys/synthesis/submodules/nios_sys_adc0.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_adc0.v" 85 0 0 } } { "nios_sys/synthesis/nios_sys.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/nios_sys.v" 144 0 0 } } { "nios_lab_top.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615655240728 "|nios_lab_top|nios_sys:u0|nios_sys_adc0:adc0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\] " "Synthesized away node \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/altsyncram_rqn1.tdf" 159 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "nios_sys/synthesis/submodules/nios_sys_adc0.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_adc0.v" 85 0 0 } } { "nios_sys/synthesis/nios_sys.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/nios_sys.v" 144 0 0 } } { "nios_lab_top.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615655240728 "|nios_lab_top|nios_sys:u0|nios_sys_adc0:adc0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\] " "Synthesized away node \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/altsyncram_rqn1.tdf" 189 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "nios_sys/synthesis/submodules/nios_sys_adc0.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_adc0.v" 85 0 0 } } { "nios_sys/synthesis/nios_sys.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/nios_sys.v" 144 0 0 } } { "nios_lab_top.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615655240728 "|nios_lab_top|nios_sys:u0|nios_sys_adc0:adc0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\] " "Synthesized away node \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/altsyncram_rqn1.tdf" 219 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "nios_sys/synthesis/submodules/nios_sys_adc0.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_adc0.v" 85 0 0 } } { "nios_sys/synthesis/nios_sys.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/nios_sys.v" 144 0 0 } } { "nios_lab_top.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615655240728 "|nios_lab_top|nios_sys:u0|nios_sys_adc0:adc0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\] " "Synthesized away node \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/altsyncram_rqn1.tdf" 249 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "nios_sys/synthesis/submodules/nios_sys_adc0.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_adc0.v" 85 0 0 } } { "nios_sys/synthesis/nios_sys.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/nios_sys.v" 144 0 0 } } { "nios_lab_top.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615655240728 "|nios_lab_top|nios_sys:u0|nios_sys_adc0:adc0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\] " "Synthesized away node \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/altsyncram_rqn1.tdf" 279 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "nios_sys/synthesis/submodules/nios_sys_adc0.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_adc0.v" 85 0 0 } } { "nios_sys/synthesis/nios_sys.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/nios_sys.v" 144 0 0 } } { "nios_lab_top.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615655240728 "|nios_lab_top|nios_sys:u0|nios_sys_adc0:adc0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\] " "Synthesized away node \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/altsyncram_rqn1.tdf" 309 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "nios_sys/synthesis/submodules/nios_sys_adc0.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_adc0.v" 85 0 0 } } { "nios_sys/synthesis/nios_sys.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/nios_sys.v" 144 0 0 } } { "nios_lab_top.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615655240728 "|nios_lab_top|nios_sys:u0|nios_sys_adc0:adc0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\] " "Synthesized away node \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/altsyncram_rqn1.tdf" 339 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "nios_sys/synthesis/submodules/nios_sys_adc0.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_adc0.v" 85 0 0 } } { "nios_sys/synthesis/nios_sys.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/nios_sys.v" 144 0 0 } } { "nios_lab_top.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615655240728 "|nios_lab_top|nios_sys:u0|nios_sys_adc0:adc0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\] " "Synthesized away node \"nios_sys:u0\|nios_sys_adc0:adc0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/altsyncram_rqn1.tdf" 369 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "nios_sys/synthesis/submodules/nios_sys_adc0.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_adc0.v" 85 0 0 } } { "nios_sys/synthesis/nios_sys.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/nios_sys.v" 144 0 0 } } { "nios_lab_top.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_lab_top.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1615655240728 "|nios_lab_top|nios_sys:u0|nios_sys_adc0:adc0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1615655240728 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1615655240728 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1615655244247 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "nios_sys/synthesis/submodules/nios_sys_spi_lis3dh.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_spi_lis3dh.v" 243 -1 0 } } { "nios_sys/synthesis/submodules/nios_sys_spi_lis3dh.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_spi_lis3dh.v" 132 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 2878 -1 0 } } { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 3878 -1 0 } } { "nios_sys/synthesis/submodules/nios_sys_spi_lis3dh.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_spi_lis3dh.v" 253 -1 0 } } { "nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" 352 -1 0 } } { "nios_sys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "nios_sys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 3500 -1 0 } } { "nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_jtag_uart.v" 398 -1 0 } } { "nios_sys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_nios_cpu.v" 2099 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "nios_sys/synthesis/submodules/nios_sys_pll.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_pll.v" 276 -1 0 } } { "nios_sys/synthesis/submodules/nios_sys_timer0.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/nios_sys_timer0.v" 167 -1 0 } } { "nios_sys/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/nios_sys/synthesis/submodules/altera_modular_adc_sample_store.v" 96 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1615655244461 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1615655244463 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655246637 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "142 " "142 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1615655249516 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/output_files/nios_lab_top.map.smsg " "Generated suppressed messages file D:/Franco/Dokumenten/FPGA_VHDL_Verilog/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/MAX1000_Verilog/output_files/nios_lab_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655250437 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1615655254002 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615655254002 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3807 " "Implemented 3807 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1615655254541 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1615655254541 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3622 " "Implemented 3622 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1615655254541 ""} { "Info" "ICUT_CUT_TM_RAMS" "160 " "Implemented 160 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1615655254541 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1615655254541 ""} { "Info" "ICUT_CUT_TM_UFMS" "1 " "Implemented 1 User Flash Memory blocks" {  } {  } 0 21070 "Implemented %1!d! User Flash Memory blocks" 0 0 "Design Software" 0 -1 1615655254541 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1615655254541 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4962 " "Peak virtual memory: 4962 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615655254665 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 13 18:07:34 2021 " "Processing ended: Sat Mar 13 18:07:34 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615655254665 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:06 " "Elapsed time: 00:01:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615655254665 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:47 " "Total CPU time (on all processors): 00:01:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615655254665 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1615655254665 ""}
