{
 "system_diagram_metadata": {
  "schema_version": {
   "major": "2",
   "minor": "0",
   "patch": "0"
  },
  "xsa": {
   "vendor": "xilinx",
   "board_id": "",
   "name": "name",
   "version_major": "",
   "version_minor": "",
   "description": "",
   "generated_by": {
    "name": "",
    "version": "",
    "cl": "",
    "time_stamp": ""
   },
   "board": {
    "name": "",
    "vendor": "",
    "part": "",
    "board_part": ""
   },
   "available_resources": {
    "LUT": "",
    "REG": "",
    "BRAM": "",
    "DSP": "",
    "URAM": ""
   },
   "device_topology": [
    {
     "id": "0",
     "type": "Dram",
     "used": "yes",
     "sizeKB": "0x3fffff",
     "base_address": "0x0",
     "tag": "HPC0",
     "slr": "",
     "spTag": "HPC0"
    },
    {
     "id": "1",
     "type": "Dram",
     "used": "no",
     "sizeKB": "0x3fffff",
     "base_address": "0x0",
     "tag": "HP3",
     "slr": "",
     "spTag": "HP3"
    },
    {
     "id": "2",
     "type": "Dram",
     "used": "no",
     "sizeKB": "0x3fffff",
     "base_address": "0x0",
     "tag": "HPC1",
     "slr": "",
     "spTag": "HPC1"
    },
    {
     "id": "3",
     "type": "Dram",
     "used": "yes",
     "sizeKB": "0x3fffff",
     "base_address": "0x0",
     "tag": "HP0",
     "slr": "",
     "spTag": "HP0"
    },
    {
     "id": "4",
     "type": "Dram",
     "used": "yes",
     "sizeKB": "0x3fffff",
     "base_address": "0x0",
     "tag": "HP1",
     "slr": "",
     "spTag": "HP1"
    },
    {
     "id": "5",
     "type": "Dram",
     "used": "no",
     "sizeKB": "0x3fffff",
     "base_address": "0x0",
     "tag": "HP2",
     "slr": "",
     "spTag": "HP2"
    }
   ],
   "design_intent": [],
   "clocks": []
  },
  "xclbin": {
   "generated_by": {
    "name": "v++",
    "version": "2022.1",
    "cl": "3524075",
    "time_stamp": "2022-04-13-17:42:45",
    "options": "/opt/Xilinx/Vitis/2022.1/bin/unwrapped/lnx64.o/v++ -t hw --platform /mnt/c/Users/SAMSUNG/Desktop/final_block_design_dpu_no_ila/platform_project/ULTRA96v2_DPU_CUSTOM.xsa --save-temps --config /mnt/c/DPU-PYNQ/boards/Ultra96v2/prj_config --xp param:compiler.userPostSysLinkOverlayTcl=/mnt/c/DPU-PYNQ/boards/DPUCZDX8G/prj/Vitis/syslink/strip_interconnects.tcl -l --temp_dir binary_container_1 --log_dir binary_container_1/logs --package.no_image --remote_ip_cache binary_container_1/ip_cache -o /mnt/c/DPU-PYNQ/boards/Ultra96v2/binary_container_1/dpu.xclbin binary_container_1/dpu.xo ",
    "xclbin_name": "dpu",
    "uuid": "cdc9de25-17da-4f19-bf00-ea0b883bd873",
    "link_uuid": "cdc9de25-17da-4f19-bf00-ea0b883bd873",
    "package_uuid": "",
    "system_compile_flow": false
   },
   "user_regions": [
    {
     "name": "",
     "type": "",
     "instance_path": "",
     "available_resources": {
      "LUT": "",
      "REG": "",
      "BRAM": "",
      "DSP": "",
      "by_SLR": [],
      "URAM": ""
     },
     "kernels": [
      {
       "name": "DPUCZDX8G",
       "ports": [
        {
         "name": "S_AXI_CONTROL",
         "mode": "slave",
         "range": "0x00001000",
         "data_width": "32",
         "port_type": "addressable",
         "base": "0x0",
         "direction": "DirUnknown"
        },
        {
         "name": "M_AXI_GP0",
         "mode": "master",
         "range": "0xFFFFFFFF",
         "data_width": "32",
         "port_type": "addressable",
         "base": "0x0",
         "direction": "DirUnknown"
        },
        {
         "name": "M_AXI_HP0",
         "mode": "master",
         "range": "0xFFFFFFFF",
         "data_width": "128",
         "port_type": "addressable",
         "base": "0x0",
         "direction": "DirUnknown"
        },
        {
         "name": "M_AXI_HP2",
         "mode": "master",
         "range": "0xFFFFFFFF",
         "data_width": "128",
         "port_type": "addressable",
         "base": "0x0",
         "direction": "DirUnknown"
        }
       ],
       "arguments": [
        {
         "id": "0",
         "name": "dpu_doneclr",
         "address_qualifier": "0",
         "port": "S_AXI_CONTROL",
         "size": "0x4",
         "offset": "0x40",
         "host_offset": "0x0",
         "host_size": "0x4",
         "type": "int*",
         "direction": "DirUnknown"
        },
        {
         "id": "1",
         "name": "dpu_prof_en",
         "address_qualifier": "0",
         "port": "S_AXI_CONTROL",
         "size": "0x4",
         "offset": "0x44",
         "host_offset": "0x0",
         "host_size": "0x4",
         "type": "int*",
         "direction": "DirUnknown"
        },
        {
         "id": "2",
         "name": "dpu_cmd",
         "address_qualifier": "0",
         "port": "S_AXI_CONTROL",
         "size": "0x4",
         "offset": "0x48",
         "host_offset": "0x0",
         "host_size": "0x4",
         "type": "int*",
         "direction": "DirUnknown"
        },
        {
         "id": "3",
         "name": "dpu_instr_addr",
         "address_qualifier": "1",
         "port": "M_AXI_GP0",
         "size": "0x8",
         "offset": "0x50",
         "host_offset": "0x0",
         "host_size": "0x8",
         "type": "int*",
         "direction": "DirUnknown"
        },
        {
         "id": "4",
         "name": "dpu_prof_addr",
         "address_qualifier": "1",
         "port": "M_AXI_GP0",
         "size": "0x8",
         "offset": "0x58",
         "host_offset": "0x0",
         "host_size": "0x8",
         "type": "int*",
         "direction": "DirUnknown"
        },
        {
         "id": "5",
         "name": "dpu_base0_addr",
         "address_qualifier": "1",
         "port": "M_AXI_HP0",
         "size": "0x8",
         "offset": "0x60",
         "host_offset": "0x0",
         "host_size": "0x8",
         "type": "int*",
         "direction": "DirUnknown"
        },
        {
         "id": "6",
         "name": "dpu_base1_addr",
         "address_qualifier": "1",
         "port": "M_AXI_HP0",
         "size": "0x8",
         "offset": "0x68",
         "host_offset": "0x0",
         "host_size": "0x8",
         "type": "int*",
         "direction": "DirUnknown"
        },
        {
         "id": "7",
         "name": "dpu_base2_addr",
         "address_qualifier": "1",
         "port": "M_AXI_HP0",
         "size": "0x8",
         "offset": "0x70",
         "host_offset": "0x0",
         "host_size": "0x8",
         "type": "int*",
         "direction": "DirUnknown"
        },
        {
         "id": "8",
         "name": "dpu_base3_addr",
         "address_qualifier": "1",
         "port": "M_AXI_HP0",
         "size": "0x8",
         "offset": "0x78",
         "host_offset": "0x0",
         "host_size": "0x8",
         "type": "int*",
         "direction": "DirUnknown"
        },
        {
         "id": "9",
         "name": "dpu_base4_addr",
         "address_qualifier": "1",
         "port": "M_AXI_HP2",
         "size": "0x8",
         "offset": "0x80",
         "host_offset": "0x0",
         "host_size": "0x8",
         "type": "int*",
         "direction": "DirUnknown"
        },
        {
         "id": "10",
         "name": "dpu_base5_addr",
         "address_qualifier": "1",
         "port": "M_AXI_HP2",
         "size": "0x8",
         "offset": "0x88",
         "host_offset": "0x0",
         "host_size": "0x8",
         "type": "int*",
         "direction": "DirUnknown"
        },
        {
         "id": "11",
         "name": "dpu_base6_addr",
         "address_qualifier": "1",
         "port": "M_AXI_HP2",
         "size": "0x8",
         "offset": "0x90",
         "host_offset": "0x0",
         "host_size": "0x8",
         "type": "int*",
         "direction": "DirUnknown"
        },
        {
         "id": "12",
         "name": "dpu_base7_addr",
         "address_qualifier": "1",
         "port": "M_AXI_HP2",
         "size": "0x8",
         "offset": "0x98",
         "host_offset": "0x0",
         "host_size": "0x8",
         "type": "int*",
         "direction": "DirUnknown"
        }
       ],
       "clock_name": "",
       "clock_id": 0,
       "clocks": []
      }
     ],
     "compute_units": [
      {
       "id": "0",
       "kernel_name": "DPUCZDX8G",
       "cu_name": "DPUCZDX8G_1",
       "base_address": "",
       "actual_resources": [
        {
         "design_state": "routed",
         "LUT": "37429",
         "REG": "58672",
         "BRAM": "126",
         "DSP": "326",
         "URAM": ""
        },
        {
         "design_state": "fully_placed",
         "LUT": "37429",
         "REG": "58672",
         "BRAM": "126",
         "DSP": "326",
         "URAM": ""
        },
        {
         "design_state": "synthesized",
         "LUT": "38097",
         "REG": "59312",
         "BRAM": "126",
         "DSP": "326",
         "URAM": ""
        }
       ],
       "clock_name": "",
       "clock_id": 0,
       "clocks": [
        {
         "port_name": "aclk",
         "id": "4"
        },
        {
         "port_name": "ap_clk_2",
         "id": "5"
        }
       ],
       "reset_port_name": "ap_rst_n_2 "
      }
     ],
     "connectivity": [
      {
       "id": "0",
       "node1": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "3",
        "arg_name": "dpu_instr_addr",
        "mode": "Master",
        "name": "",
        "port_name": ""
       },
       "node2": {
        "type": "memory",
        "id": "0",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "",
        "port_name": ""
       }
      },
      {
       "id": "1",
       "node1": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "4",
        "arg_name": "dpu_prof_addr",
        "mode": "Master",
        "name": "",
        "port_name": ""
       },
       "node2": {
        "type": "memory",
        "id": "0",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "",
        "port_name": ""
       }
      },
      {
       "id": "2",
       "node1": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "5",
        "arg_name": "dpu_base0_addr",
        "mode": "Master",
        "name": "",
        "port_name": ""
       },
       "node2": {
        "type": "memory",
        "id": "3",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "",
        "port_name": ""
       }
      },
      {
       "id": "3",
       "node1": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "6",
        "arg_name": "dpu_base1_addr",
        "mode": "Master",
        "name": "",
        "port_name": ""
       },
       "node2": {
        "type": "memory",
        "id": "3",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "",
        "port_name": ""
       }
      },
      {
       "id": "4",
       "node1": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "7",
        "arg_name": "dpu_base2_addr",
        "mode": "Master",
        "name": "",
        "port_name": ""
       },
       "node2": {
        "type": "memory",
        "id": "3",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "",
        "port_name": ""
       }
      },
      {
       "id": "5",
       "node1": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "8",
        "arg_name": "dpu_base3_addr",
        "mode": "Master",
        "name": "",
        "port_name": ""
       },
       "node2": {
        "type": "memory",
        "id": "3",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "",
        "port_name": ""
       }
      },
      {
       "id": "6",
       "node1": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "9",
        "arg_name": "dpu_base4_addr",
        "mode": "Master",
        "name": "",
        "port_name": ""
       },
       "node2": {
        "type": "memory",
        "id": "4",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "",
        "port_name": ""
       }
      },
      {
       "id": "7",
       "node1": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "10",
        "arg_name": "dpu_base5_addr",
        "mode": "Master",
        "name": "",
        "port_name": ""
       },
       "node2": {
        "type": "memory",
        "id": "4",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "",
        "port_name": ""
       }
      },
      {
       "id": "8",
       "node1": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "11",
        "arg_name": "dpu_base6_addr",
        "mode": "Master",
        "name": "",
        "port_name": ""
       },
       "node2": {
        "type": "memory",
        "id": "4",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "",
        "port_name": ""
       }
      },
      {
       "id": "9",
       "node1": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "12",
        "arg_name": "dpu_base7_addr",
        "mode": "Master",
        "name": "",
        "port_name": ""
       },
       "node2": {
        "type": "memory",
        "id": "4",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "",
        "port_name": ""
       }
      },
      {
       "id": "10",
       "node1": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "DPUCZDX8G_1",
        "port_name": "M_AXI_GP0"
       },
       "node2": {
        "type": "ip",
        "id": "",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "axi_interconnect_hpc0",
        "port_name": "S02_AXI"
       }
      },
      {
       "id": "11",
       "node1": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "DPUCZDX8G_1",
        "port_name": "M_AXI_HP0"
       },
       "node2": {
        "type": "ip",
        "id": "",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "axi_ic_ps_e_S_AXI_HP0_FPD",
        "port_name": "S00_AXI"
       }
      },
      {
       "id": "12",
       "node1": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "DPUCZDX8G_1",
        "port_name": "M_AXI_HP2"
       },
       "node2": {
        "type": "ip",
        "id": "",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "axi_ic_ps_e_S_AXI_HP1_FPD",
        "port_name": "S00_AXI"
       }
      },
      {
       "id": "13",
       "node1": {
        "type": "ip",
        "id": "",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "interconnect_axilite",
        "port_name": "M03_AXI"
       },
       "node2": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "DPUCZDX8G_1",
        "port_name": "S_AXI_CONTROL"
       }
      },
      {
       "id": "14",
       "node1": {
        "type": "ip_clock",
        "id": "",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "clk_wiz_0",
        "port_name": "clk_out5"
       },
       "node2": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "DPUCZDX8G_1",
        "port_name": "aclk"
       }
      },
      {
       "id": "15",
       "node1": {
        "type": "ip_clock",
        "id": "",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "clk_wiz_0",
        "port_name": "clk_out6"
       },
       "node2": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "DPUCZDX8G_1",
        "port_name": "ap_clk_2"
       }
      },
      {
       "id": "16",
       "node1": {
        "type": "ip_reset",
        "id": "",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "proc_sys_reset_5",
        "port_name": "peripheral_aresetn "
       },
       "node2": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "DPUCZDX8G_1",
        "port_name": "ap_rst_n_2 "
       }
      },
      {
       "id": "17",
       "node1": {
        "type": "ip_clock",
        "id": "",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "ps_e",
        "port_name": "pl_clk0"
       },
       "node2": {
        "type": "ip_clock",
        "id": "",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "clk_wiz_0",
        "port_name": "clk_in1"
       }
      }
     ]
    }
   ]
  }
 }
}

