

================================================================
== Vivado HLS Report for 'biquadv2'
================================================================
* Date:           Fri Dec 20 13:46:55 2024

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        Biquadv2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.28|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   38|   38|   39|   39|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   35|   35|         7|          -|          -|     5|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|    246|    205|
|FIFO             |        -|      -|      -|      -|
|Instance         |        0|      3|    239|    227|
|Memory           |        2|      -|     26|      3|
|Multiplexer      |        -|      -|      -|    171|
|Register         |        -|      -|    248|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        2|      3|    759|    606|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        1|      3|      2|      3|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +---------------------------+-------------------------+---------+-------+-----+-----+
    |          Instance         |          Module         | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------+-------------------------+---------+-------+-----+-----+
    |biquadv2_biquadv2_s_axi_U  |biquadv2_biquadv2_s_axi  |        0|      0|   96|  136|
    |biquadv2_mul_24s_bkb_U0    |biquadv2_mul_24s_bkb     |        0|      3|  143|   91|
    +---------------------------+-------------------------+---------+-------+-----+-----+
    |Total                      |                         |        0|      3|  239|  227|
    +---------------------------+-------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-------------+--------------------+---------+----+----+------+-----+------+-------------+
    |    Memory   |       Module       | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------+--------------------+---------+----+----+------+-----+------+-------------+
    |coeffs_U     |biquadv2_coeffs     |        0|  26|   3|     5|   26|     1|          130|
    |samples_V_U  |biquadv2_samples_V  |        2|   0|   0|     5|   24|     1|          120|
    +-------------+--------------------+---------+----+----+------+-----+------+-------------+
    |Total        |                    |        2|  26|   3|    10|   50|     2|          250|
    +-------------+--------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+-----+----+------------+------------+
    |          Variable Name         | Operation| DSP48E|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+-----+----+------------+------------+
    |i_V_fu_167_p2                   |     +    |      0|   14|   9|           3|           1|
    |p_Val2_2_fu_215_p2              |     +    |      0|  155|  55|          50|          50|
    |p_Val2_4_fu_250_p2              |     +    |      0|   77|  29|          24|          24|
    |brmerge40_demorgan_i_fu_355_p2  |    and   |      0|    0|   2|           1|           1|
    |carry_fu_270_p2                 |    and   |      0|    0|   2|           1|           1|
    |overflow_fu_349_p2              |    and   |      0|    0|   2|           1|           1|
    |p_38_i_i_fu_328_p2              |    and   |      0|    0|   2|           1|           1|
    |p_41_i_i_fu_316_p2              |    and   |      0|    0|   2|           1|           1|
    |underflow_fu_372_p2             |    and   |      0|    0|   2|           1|           1|
    |Range1_all_ones_fu_293_p2       |   icmp   |      0|    0|   1|           2|           2|
    |Range1_all_zeros_fu_298_p2      |   icmp   |      0|    0|   1|           2|           1|
    |tmp_5_fu_161_p2                 |   icmp   |      0|    0|   1|           3|           3|
    |brmerge_i_i_fu_339_p2           |    or    |      0|    0|   2|           1|           1|
    |brmerge_i_i_i_fu_377_p2         |    or    |      0|    0|   2|           1|           1|
    |tmp1_fu_383_p2                  |    or    |      0|    0|   2|           1|           1|
    |tmp_demorgan_fu_360_p2          |    or    |      0|    0|   2|           1|           1|
    |underflow_not_fu_387_p2         |    or    |      0|    0|   2|           1|           1|
    |deleted_ones_fu_321_p3          |  select  |      0|    0|   2|           1|           1|
    |deleted_zeros_fu_303_p3         |  select  |      0|    0|   2|           1|           1|
    |p_Val2_4_4_fu_398_p3            |  select  |      0|    0|  25|           1|          25|
    |p_Val2_4_mux_fu_392_p3          |  select  |      0|    0|  24|           1|          23|
    |result_V_fu_404_p3              |  select  |      0|    0|  24|           1|          24|
    |p_not_i_i_fu_333_p2             |    xor   |      0|    0|   2|           1|           2|
    |tmp_3_fu_264_p2                 |    xor   |      0|    0|   2|           1|           2|
    |tmp_4_fu_310_p2                 |    xor   |      0|    0|   2|           1|           2|
    |tmp_fu_366_p2                   |    xor   |      0|    0|   2|           1|           2|
    |tmp_s_fu_344_p2                 |    xor   |      0|    0|   2|           1|           2|
    +--------------------------------+----------+-------+-----+----+------------+------------+
    |Total                           |          |      0|  246| 205|         105|         176|
    +--------------------------------+----------+-------+-----+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  60|         11|    1|         11|
    |p_0_reg_144         |   9|          2|    3|          6|
    |p_Val2_s_reg_130    |   9|          2|   24|         48|
    |reg_155             |   9|          2|   24|         48|
    |samples_V_address0  |  27|          5|    3|         15|
    |samples_V_address1  |  21|          4|    3|         12|
    |samples_V_d0        |  21|          4|   24|         96|
    |samples_V_d1        |  15|          3|   24|         72|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 171|         33|  106|        308|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |  10|   0|   10|          0|
    |brmerge40_demorgan_i_reg_507  |   1|   0|    1|          0|
    |brmerge_i_i_i_reg_517         |   1|   0|    1|          0|
    |carry_reg_484                 |   1|   0|    1|          0|
    |coeffs_load_reg_435           |  26|   0|   26|          0|
    |i_V_reg_420                   |   3|   0|    3|          0|
    |inData_V_read_reg_412         |  24|   0|   24|          0|
    |newsignbit_reg_478            |   1|   0|    1|          0|
    |p_0_reg_144                   |   3|   0|    3|          0|
    |p_38_i_i_reg_497              |   1|   0|    1|          0|
    |p_Val2_1_reg_450              |  49|   0|   49|          0|
    |p_Val2_2_reg_460              |  50|   0|   50|          0|
    |p_Val2_4_reg_472              |  24|   0|   24|          0|
    |p_Val2_s_reg_130              |  24|   0|   24|          0|
    |reg_155                       |  24|   0|   24|          0|
    |signbit_reg_465               |   1|   0|    1|          0|
    |tmp_8_reg_455                 |   1|   0|    1|          0|
    |tmp_9_reg_491                 |   2|   0|    2|          0|
    |tmp_s_reg_502                 |   1|   0|    1|          0|
    |underflow_reg_512             |   1|   0|    1|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 248|   0|  248|          0|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_biquadv2_AWVALID  |  in |    1|    s_axi   |   biquadv2   |    pointer   |
|s_axi_biquadv2_AWREADY  | out |    1|    s_axi   |   biquadv2   |    pointer   |
|s_axi_biquadv2_AWADDR   |  in |    5|    s_axi   |   biquadv2   |    pointer   |
|s_axi_biquadv2_WVALID   |  in |    1|    s_axi   |   biquadv2   |    pointer   |
|s_axi_biquadv2_WREADY   | out |    1|    s_axi   |   biquadv2   |    pointer   |
|s_axi_biquadv2_WDATA    |  in |   32|    s_axi   |   biquadv2   |    pointer   |
|s_axi_biquadv2_WSTRB    |  in |    4|    s_axi   |   biquadv2   |    pointer   |
|s_axi_biquadv2_ARVALID  |  in |    1|    s_axi   |   biquadv2   |    pointer   |
|s_axi_biquadv2_ARREADY  | out |    1|    s_axi   |   biquadv2   |    pointer   |
|s_axi_biquadv2_ARADDR   |  in |    5|    s_axi   |   biquadv2   |    pointer   |
|s_axi_biquadv2_RVALID   | out |    1|    s_axi   |   biquadv2   |    pointer   |
|s_axi_biquadv2_RREADY   |  in |    1|    s_axi   |   biquadv2   |    pointer   |
|s_axi_biquadv2_RDATA    | out |   32|    s_axi   |   biquadv2   |    pointer   |
|s_axi_biquadv2_RRESP    | out |    2|    s_axi   |   biquadv2   |    pointer   |
|s_axi_biquadv2_BVALID   | out |    1|    s_axi   |   biquadv2   |    pointer   |
|s_axi_biquadv2_BREADY   |  in |    1|    s_axi   |   biquadv2   |    pointer   |
|s_axi_biquadv2_BRESP    | out |    2|    s_axi   |   biquadv2   |    pointer   |
|ap_clk                  |  in |    1| ap_ctrl_hs |   biquadv2   | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |   biquadv2   | return value |
|interrupt               | out |    1| ap_ctrl_hs |   biquadv2   | return value |
+------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 10
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp_5)
	9  / (tmp_5)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	2  / true
9 --> 
	10  / true
10 --> 
* FSM state operations: 

 <State 1>: 3.32ns
ST_1: StgValue_11 (5)  [1/1] 0.00ns
.preheader.preheader:0  call void (...)* @_ssdm_op_SpecBitsMap(i24 %inData_V), !map !108

ST_1: StgValue_12 (6)  [1/1] 0.00ns
.preheader.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap(i24* %outData_V), !map !114

ST_1: StgValue_13 (7)  [1/1] 0.00ns
.preheader.preheader:2  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @biquadv2_str) nounwind

ST_1: inData_V_read (8)  [1/1] 1.00ns
.preheader.preheader:3  %inData_V_read = call i24 @_ssdm_op_Read.s_axilite.i24(i24 %inData_V)

ST_1: StgValue_15 (9)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:4
.preheader.preheader:4  call void (...)* @_ssdm_op_SpecInterface(i24* %outData_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_16 (10)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:5
.preheader.preheader:5  call void (...)* @_ssdm_op_SpecInterface(i24 %inData_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_17 (11)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:6
.preheader.preheader:6  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_18 (12)  [1/1] 2.32ns  loc: Biquadv2/biquadv2.cpp:16
.preheader.preheader:7  store i24 %inData_V_read, i24* getelementptr inbounds ([5 x i24]* @samples_V, i32 0, i32 0), align 16

ST_1: StgValue_19 (13)  [1/1] 1.59ns  loc: Biquadv2/biquadv2.cpp:20
.preheader.preheader:8  br label %0


 <State 2>: 3.25ns
ST_2: p_Val2_s (15)  [1/1] 0.00ns
:0  %p_Val2_s = phi i24 [ 0, %.preheader.preheader ], [ %result_V, %_ifconv ]

ST_2: p_0 (16)  [1/1] 0.00ns
:1  %p_0 = phi i3 [ 0, %.preheader.preheader ], [ %i_V, %_ifconv ]

ST_2: tmp_5 (17)  [1/1] 2.07ns  loc: Biquadv2/biquadv2.cpp:20
:2  %tmp_5 = icmp eq i3 %p_0, -3

ST_2: empty (18)  [1/1] 0.00ns
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

ST_2: i_V (19)  [1/1] 2.26ns  loc: Biquadv2/biquadv2.cpp:20
:4  %i_V = add i3 %p_0, 1

ST_2: StgValue_25 (20)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:20
:5  br i1 %tmp_5, label %1, label %_ifconv

ST_2: tmp_6 (22)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:21
_ifconv:0  %tmp_6 = zext i3 %p_0 to i32

ST_2: coeffs_addr (23)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:21
_ifconv:1  %coeffs_addr = getelementptr [5 x i26]* @coeffs, i32 0, i32 %tmp_6

ST_2: coeffs_load (24)  [2/2] 3.25ns  loc: Biquadv2/biquadv2.cpp:21
_ifconv:2  %coeffs_load = load i26* %coeffs_addr, align 4

ST_2: samples_V_addr (26)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:21
_ifconv:4  %samples_V_addr = getelementptr [5 x i24]* @samples_V, i32 0, i32 %tmp_6

ST_2: samples_V_load_2 (27)  [2/2] 2.32ns  loc: Biquadv2/biquadv2.cpp:21
_ifconv:5  %samples_V_load_2 = load i24* %samples_V_addr, align 4

ST_2: samples_V_load (68)  [2/2] 2.32ns  loc: Biquadv2/biquadv2.cpp:24
:0  %samples_V_load = load i24* getelementptr inbounds ([5 x i24]* @samples_V, i32 0, i32 3), align 4

ST_2: samples_V_load_1 (71)  [2/2] 2.32ns  loc: Biquadv2/biquadv2.cpp:26
:3  %samples_V_load_1 = load i24* getelementptr inbounds ([5 x i24]* @samples_V, i32 0, i32 1), align 4


 <State 3>: 3.25ns
ST_3: coeffs_load (24)  [1/2] 3.25ns  loc: Biquadv2/biquadv2.cpp:21
_ifconv:2  %coeffs_load = load i26* %coeffs_addr, align 4

ST_3: samples_V_load_2 (27)  [1/2] 2.32ns  loc: Biquadv2/biquadv2.cpp:21
_ifconv:5  %samples_V_load_2 = load i24* %samples_V_addr, align 4


 <State 4>: 7.66ns
ST_4: OP1_V_cast (25)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:21
_ifconv:3  %OP1_V_cast = sext i26 %coeffs_load to i49

ST_4: OP2_V_cast (28)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:21
_ifconv:6  %OP2_V_cast = sext i24 %samples_V_load_2 to i49

ST_4: p_Val2_1 (29)  [2/2] 7.66ns  loc: Biquadv2/biquadv2.cpp:21
_ifconv:7  %p_Val2_1 = mul i49 %OP2_V_cast, %OP1_V_cast


 <State 5>: 7.66ns
ST_5: p_Val2_1 (29)  [1/2] 7.66ns  loc: Biquadv2/biquadv2.cpp:21
_ifconv:7  %p_Val2_1 = mul i49 %OP2_V_cast, %OP1_V_cast

ST_5: tmp_8 (36)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:21
_ifconv:14  %tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %p_Val2_1, i32 23)


 <State 6>: 8.00ns
ST_6: tmp_7 (30)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:21
_ifconv:8  %tmp_7 = call i48 @_ssdm_op_BitConcatenate.i48.i24.i24(i24 %p_Val2_s, i24 0)

ST_6: tmp_7_cast (31)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:21
_ifconv:9  %tmp_7_cast = sext i48 %tmp_7 to i50

ST_6: tmp_8_cast (32)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:21
_ifconv:10  %tmp_8_cast = sext i49 %p_Val2_1 to i50

ST_6: p_Val2_2 (33)  [1/1] 3.33ns  loc: Biquadv2/biquadv2.cpp:21
_ifconv:11  %p_Val2_2 = add i50 %tmp_8_cast, %tmp_7_cast

ST_6: signbit (34)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:21
_ifconv:12  %signbit = call i1 @_ssdm_op_BitSelect.i1.i50.i32(i50 %p_Val2_2, i32 49)

ST_6: p_Val2_3 (35)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:21
_ifconv:13  %p_Val2_3 = call i24 @_ssdm_op_PartSelect.i24.i50.i32.i32(i50 %p_Val2_2, i32 24, i32 47)

ST_6: tmp_2 (37)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:21
_ifconv:15  %tmp_2 = zext i1 %tmp_8 to i24

ST_6: tmp_10 (38)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:21 (grouped into LUT with out node carry)
_ifconv:16  %tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i50.i32(i50 %p_Val2_2, i32 47)

ST_6: p_Val2_4 (39)  [1/1] 2.60ns  loc: Biquadv2/biquadv2.cpp:21
_ifconv:17  %p_Val2_4 = add i24 %tmp_2, %p_Val2_3

ST_6: newsignbit (40)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:21
_ifconv:18  %newsignbit = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %p_Val2_4, i32 23)

ST_6: tmp_3 (41)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:21 (grouped into LUT with out node carry)
_ifconv:19  %tmp_3 = xor i1 %newsignbit, true

ST_6: carry (42)  [1/1] 2.07ns  loc: Biquadv2/biquadv2.cpp:21 (out node of the LUT)
_ifconv:20  %carry = and i1 %tmp_10, %tmp_3

ST_6: tmp_9 (44)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:21
_ifconv:22  %tmp_9 = call i2 @_ssdm_op_PartSelect.i2.i50.i32.i32(i50 %p_Val2_2, i32 48, i32 49)


 <State 7>: 8.28ns
ST_7: tmp_12 (43)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:21 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:21  %tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i50.i32(i50 %p_Val2_2, i32 48)

ST_7: Range1_all_ones (45)  [1/1] 2.07ns  loc: Biquadv2/biquadv2.cpp:21
_ifconv:23  %Range1_all_ones = icmp eq i2 %tmp_9, -1

ST_7: Range1_all_zeros (46)  [1/1] 2.07ns  loc: Biquadv2/biquadv2.cpp:21
_ifconv:24  %Range1_all_zeros = icmp eq i2 %tmp_9, 0

ST_7: deleted_zeros (47)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:21 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:25  %deleted_zeros = select i1 %carry, i1 %Range1_all_ones, i1 %Range1_all_zeros

ST_7: tmp_4 (48)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:21 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:26  %tmp_4 = xor i1 %tmp_12, true

ST_7: p_41_i_i (49)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:21 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:27  %p_41_i_i = and i1 %signbit, %tmp_4

ST_7: deleted_ones (50)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:21 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:28  %deleted_ones = select i1 %carry, i1 %p_41_i_i, i1 %Range1_all_ones

ST_7: p_38_i_i (51)  [1/1] 2.07ns  loc: Biquadv2/biquadv2.cpp:21
_ifconv:29  %p_38_i_i = and i1 %carry, %Range1_all_ones

ST_7: p_not_i_i (52)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:21 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:30  %p_not_i_i = xor i1 %deleted_zeros, true

ST_7: brmerge_i_i (53)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:21 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:31  %brmerge_i_i = or i1 %newsignbit, %p_not_i_i

ST_7: tmp_s (54)  [1/1] 2.07ns  loc: Biquadv2/biquadv2.cpp:21
_ifconv:32  %tmp_s = xor i1 %signbit, true

ST_7: overflow (55)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:21 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:33  %overflow = and i1 %brmerge_i_i, %tmp_s

ST_7: brmerge40_demorgan_i (56)  [1/1] 2.07ns  loc: Biquadv2/biquadv2.cpp:21 (out node of the LUT)
_ifconv:34  %brmerge40_demorgan_i = and i1 %newsignbit, %deleted_ones

ST_7: tmp_demorgan (57)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:21 (grouped into LUT with out node underflow)
_ifconv:35  %tmp_demorgan = or i1 %p_38_i_i, %brmerge40_demorgan_i

ST_7: tmp (58)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:21 (grouped into LUT with out node underflow)
_ifconv:36  %tmp = xor i1 %tmp_demorgan, true

ST_7: underflow (59)  [1/1] 2.07ns  loc: Biquadv2/biquadv2.cpp:21 (out node of the LUT)
_ifconv:37  %underflow = and i1 %signbit, %tmp

ST_7: brmerge_i_i_i (60)  [1/1] 2.07ns  loc: Biquadv2/biquadv2.cpp:21 (out node of the LUT)
_ifconv:38  %brmerge_i_i_i = or i1 %underflow, %overflow


 <State 8>: 4.14ns
ST_8: tmp1 (61)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:21 (grouped into LUT with out node result_V)
_ifconv:39  %tmp1 = or i1 %brmerge40_demorgan_i, %tmp_s

ST_8: underflow_not (62)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:21 (grouped into LUT with out node result_V)
_ifconv:40  %underflow_not = or i1 %tmp1, %p_38_i_i

ST_8: p_Val2_4_mux (63)  [1/1] 2.07ns  loc: Biquadv2/biquadv2.cpp:21 (out node of the LUT)
_ifconv:41  %p_Val2_4_mux = select i1 %brmerge_i_i_i, i24 8388607, i24 %p_Val2_4

ST_8: p_Val2_4_4 (64)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:21 (grouped into LUT with out node result_V)
_ifconv:42  %p_Val2_4_4 = select i1 %underflow, i24 -8388608, i24 %p_Val2_4

ST_8: result_V (65)  [1/1] 2.07ns  loc: Biquadv2/biquadv2.cpp:21 (out node of the LUT)
_ifconv:43  %result_V = select i1 %underflow_not, i24 %p_Val2_4_mux, i24 %p_Val2_4_4

ST_8: StgValue_75 (66)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:20
_ifconv:44  br label %0


 <State 9>: 4.64ns
ST_9: samples_V_load (68)  [1/2] 2.32ns  loc: Biquadv2/biquadv2.cpp:24
:0  %samples_V_load = load i24* getelementptr inbounds ([5 x i24]* @samples_V, i32 0, i32 3), align 4

ST_9: StgValue_77 (69)  [1/1] 2.32ns  loc: Biquadv2/biquadv2.cpp:24
:1  store i24 %samples_V_load, i24* getelementptr inbounds ([5 x i24]* @samples_V, i32 0, i32 4), align 16

ST_9: StgValue_78 (70)  [1/1] 2.32ns  loc: Biquadv2/biquadv2.cpp:25
:2  store i24 %p_Val2_s, i24* getelementptr inbounds ([5 x i24]* @samples_V, i32 0, i32 3), align 4

ST_9: samples_V_load_1 (71)  [1/2] 2.32ns  loc: Biquadv2/biquadv2.cpp:26
:3  %samples_V_load_1 = load i24* getelementptr inbounds ([5 x i24]* @samples_V, i32 0, i32 1), align 4


 <State 10>: 2.32ns
ST_10: StgValue_80 (72)  [1/1] 2.32ns  loc: Biquadv2/biquadv2.cpp:26
:4  store i24 %samples_V_load_1, i24* getelementptr inbounds ([5 x i24]* @samples_V, i32 0, i32 2), align 8

ST_10: StgValue_81 (73)  [1/1] 2.32ns  loc: Biquadv2/biquadv2.cpp:27
:5  store i24 %inData_V_read, i24* getelementptr inbounds ([5 x i24]* @samples_V, i32 0, i32 1), align 4

ST_10: StgValue_82 (74)  [1/1] 1.00ns  loc: Biquadv2/biquadv2.cpp:29
:6  call void @_ssdm_op_Write.s_axilite.i24P(i24* %outData_V, i24 %p_Val2_s)

ST_10: StgValue_83 (75)  [1/1] 0.00ns  loc: Biquadv2/biquadv2.cpp:30
:7  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inData_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outData_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ coeffs]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ samples_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_11          (specbitsmap      ) [ 00000000000]
StgValue_12          (specbitsmap      ) [ 00000000000]
StgValue_13          (spectopmodule    ) [ 00000000000]
inData_V_read        (read             ) [ 00111111111]
StgValue_15          (specinterface    ) [ 00000000000]
StgValue_16          (specinterface    ) [ 00000000000]
StgValue_17          (specinterface    ) [ 00000000000]
StgValue_18          (store            ) [ 00000000000]
StgValue_19          (br               ) [ 01111111100]
p_Val2_s             (phi              ) [ 00111110011]
p_0                  (phi              ) [ 00100000000]
tmp_5                (icmp             ) [ 00111111100]
empty                (speclooptripcount) [ 00000000000]
i_V                  (add              ) [ 01111111100]
StgValue_25          (br               ) [ 00000000000]
tmp_6                (zext             ) [ 00000000000]
coeffs_addr          (getelementptr    ) [ 00010000000]
samples_V_addr       (getelementptr    ) [ 00010000000]
coeffs_load          (load             ) [ 00001000000]
samples_V_load_2     (load             ) [ 00001000000]
OP1_V_cast           (sext             ) [ 00000100000]
OP2_V_cast           (sext             ) [ 00000100000]
p_Val2_1             (mul              ) [ 00000010000]
tmp_8                (bitselect        ) [ 00000010000]
tmp_7                (bitconcatenate   ) [ 00000000000]
tmp_7_cast           (sext             ) [ 00000000000]
tmp_8_cast           (sext             ) [ 00000000000]
p_Val2_2             (add              ) [ 00000001000]
signbit              (bitselect        ) [ 00000001000]
p_Val2_3             (partselect       ) [ 00000000000]
tmp_2                (zext             ) [ 00000000000]
tmp_10               (bitselect        ) [ 00000000000]
p_Val2_4             (add              ) [ 00000001100]
newsignbit           (bitselect        ) [ 00000001000]
tmp_3                (xor              ) [ 00000000000]
carry                (and              ) [ 00000001000]
tmp_9                (partselect       ) [ 00000001000]
tmp_12               (bitselect        ) [ 00000000000]
Range1_all_ones      (icmp             ) [ 00000000000]
Range1_all_zeros     (icmp             ) [ 00000000000]
deleted_zeros        (select           ) [ 00000000000]
tmp_4                (xor              ) [ 00000000000]
p_41_i_i             (and              ) [ 00000000000]
deleted_ones         (select           ) [ 00000000000]
p_38_i_i             (and              ) [ 00000000100]
p_not_i_i            (xor              ) [ 00000000000]
brmerge_i_i          (or               ) [ 00000000000]
tmp_s                (xor              ) [ 00000000100]
overflow             (and              ) [ 00000000000]
brmerge40_demorgan_i (and              ) [ 00000000100]
tmp_demorgan         (or               ) [ 00000000000]
tmp                  (xor              ) [ 00000000000]
underflow            (and              ) [ 00000000100]
brmerge_i_i_i        (or               ) [ 00000000100]
tmp1                 (or               ) [ 00000000000]
underflow_not        (or               ) [ 00000000000]
p_Val2_4_mux         (select           ) [ 00000000000]
p_Val2_4_4           (select           ) [ 00000000000]
result_V             (select           ) [ 01111111100]
StgValue_75          (br               ) [ 01111111100]
samples_V_load       (load             ) [ 00000000000]
StgValue_77          (store            ) [ 00000000000]
StgValue_78          (store            ) [ 00000000000]
samples_V_load_1     (load             ) [ 00000000001]
StgValue_80          (store            ) [ 00000000000]
StgValue_81          (store            ) [ 00000000000]
StgValue_82          (write            ) [ 00000000000]
StgValue_83          (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inData_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inData_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="outData_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outData_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="coeffs">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeffs"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="samples_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="samples_V"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="biquadv2_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i24"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i49.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i48.i24.i24"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i50.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i50.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i50.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i24P"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="inData_V_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="24" slack="0"/>
<pin id="84" dir="0" index="1" bw="24" slack="0"/>
<pin id="85" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inData_V_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="StgValue_82_write_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="24" slack="0"/>
<pin id="91" dir="0" index="2" bw="24" slack="2"/>
<pin id="92" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_82/10 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_access_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="24" slack="0"/>
<pin id="97" dir="0" index="1" bw="24" slack="0"/>
<pin id="122" dir="0" index="3" bw="24" slack="0"/>
<pin id="123" dir="0" index="4" bw="24" slack="0"/>
<pin id="98" dir="1" index="2" bw="24" slack="0"/>
<pin id="124" dir="1" index="5" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_18/1 samples_V_load_2/2 samples_V_load/2 samples_V_load_1/2 StgValue_77/9 StgValue_78/9 StgValue_80/10 StgValue_81/10 "/>
</bind>
</comp>

<comp id="101" class="1004" name="coeffs_addr_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="26" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="3" slack="0"/>
<pin id="105" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coeffs_addr/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_access_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="3" slack="0"/>
<pin id="110" dir="0" index="1" bw="26" slack="2147483647"/>
<pin id="111" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="coeffs_load/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="samples_V_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="24" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="3" slack="0"/>
<pin id="117" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="samples_V_addr/2 "/>
</bind>
</comp>

<comp id="130" class="1005" name="p_Val2_s_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="24" slack="1"/>
<pin id="132" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="136" class="1004" name="p_Val2_s_phi_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="1"/>
<pin id="138" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="24" slack="1"/>
<pin id="140" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="4" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="144" class="1005" name="p_0_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="3" slack="1"/>
<pin id="146" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_0 (phireg) "/>
</bind>
</comp>

<comp id="148" class="1004" name="p_0_phi_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="1"/>
<pin id="150" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="3" slack="0"/>
<pin id="152" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0/2 "/>
</bind>
</comp>

<comp id="155" class="1005" name="reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="24" slack="1"/>
<pin id="157" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="samples_V_load_2 samples_V_load_1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="tmp_5_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="3" slack="0"/>
<pin id="163" dir="0" index="1" bw="3" slack="0"/>
<pin id="164" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="i_V_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="3" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="tmp_6_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="3" slack="0"/>
<pin id="175" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="OP1_V_cast_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="26" slack="1"/>
<pin id="181" dir="1" index="1" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_cast/4 "/>
</bind>
</comp>

<comp id="182" class="1004" name="OP2_V_cast_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="24" slack="1"/>
<pin id="184" dir="1" index="1" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_cast/4 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="24" slack="0"/>
<pin id="188" dir="0" index="1" bw="26" slack="0"/>
<pin id="189" dir="1" index="2" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_1/4 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp_8_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="49" slack="0"/>
<pin id="195" dir="0" index="2" bw="6" slack="0"/>
<pin id="196" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_7_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="48" slack="0"/>
<pin id="202" dir="0" index="1" bw="24" slack="4"/>
<pin id="203" dir="0" index="2" bw="1" slack="0"/>
<pin id="204" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/6 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_7_cast_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="48" slack="0"/>
<pin id="210" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_7_cast/6 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_8_cast_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="49" slack="1"/>
<pin id="214" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_8_cast/6 "/>
</bind>
</comp>

<comp id="215" class="1004" name="p_Val2_2_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="49" slack="0"/>
<pin id="217" dir="0" index="1" bw="48" slack="0"/>
<pin id="218" dir="1" index="2" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_2/6 "/>
</bind>
</comp>

<comp id="221" class="1004" name="signbit_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="0" index="1" bw="50" slack="0"/>
<pin id="224" dir="0" index="2" bw="7" slack="0"/>
<pin id="225" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="signbit/6 "/>
</bind>
</comp>

<comp id="229" class="1004" name="p_Val2_3_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="24" slack="0"/>
<pin id="231" dir="0" index="1" bw="50" slack="0"/>
<pin id="232" dir="0" index="2" bw="6" slack="0"/>
<pin id="233" dir="0" index="3" bw="7" slack="0"/>
<pin id="234" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_3/6 "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp_2_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="1"/>
<pin id="241" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/6 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_10_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="50" slack="0"/>
<pin id="245" dir="0" index="2" bw="7" slack="0"/>
<pin id="246" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/6 "/>
</bind>
</comp>

<comp id="250" class="1004" name="p_Val2_4_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="24" slack="0"/>
<pin id="253" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_4/6 "/>
</bind>
</comp>

<comp id="256" class="1004" name="newsignbit_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="24" slack="0"/>
<pin id="259" dir="0" index="2" bw="6" slack="0"/>
<pin id="260" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="newsignbit/6 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_3_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_3/6 "/>
</bind>
</comp>

<comp id="270" class="1004" name="carry_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry/6 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_9_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="2" slack="0"/>
<pin id="278" dir="0" index="1" bw="50" slack="0"/>
<pin id="279" dir="0" index="2" bw="7" slack="0"/>
<pin id="280" dir="0" index="3" bw="7" slack="0"/>
<pin id="281" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/6 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_12_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="0" index="1" bw="50" slack="1"/>
<pin id="289" dir="0" index="2" bw="7" slack="0"/>
<pin id="290" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/7 "/>
</bind>
</comp>

<comp id="293" class="1004" name="Range1_all_ones_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="2" slack="1"/>
<pin id="295" dir="0" index="1" bw="2" slack="0"/>
<pin id="296" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones/7 "/>
</bind>
</comp>

<comp id="298" class="1004" name="Range1_all_zeros_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="2" slack="1"/>
<pin id="300" dir="0" index="1" bw="2" slack="0"/>
<pin id="301" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros/7 "/>
</bind>
</comp>

<comp id="303" class="1004" name="deleted_zeros_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="1"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="0" index="2" bw="1" slack="0"/>
<pin id="307" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros/7 "/>
</bind>
</comp>

<comp id="310" class="1004" name="tmp_4_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_4/7 "/>
</bind>
</comp>

<comp id="316" class="1004" name="p_41_i_i_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="1"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_41_i_i/7 "/>
</bind>
</comp>

<comp id="321" class="1004" name="deleted_ones_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="1"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="0" index="2" bw="1" slack="0"/>
<pin id="325" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_ones/7 "/>
</bind>
</comp>

<comp id="328" class="1004" name="p_38_i_i_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="1"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_38_i_i/7 "/>
</bind>
</comp>

<comp id="333" class="1004" name="p_not_i_i_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_not_i_i/7 "/>
</bind>
</comp>

<comp id="339" class="1004" name="brmerge_i_i_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="1"/>
<pin id="341" dir="0" index="1" bw="1" slack="0"/>
<pin id="342" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i_i/7 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_s_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="1"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_s/7 "/>
</bind>
</comp>

<comp id="349" class="1004" name="overflow_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="0"/>
<pin id="351" dir="0" index="1" bw="1" slack="0"/>
<pin id="352" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/7 "/>
</bind>
</comp>

<comp id="355" class="1004" name="brmerge40_demorgan_i_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="1"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="brmerge40_demorgan_i/7 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_demorgan_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_demorgan/7 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="372" class="1004" name="underflow_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="1"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/7 "/>
</bind>
</comp>

<comp id="377" class="1004" name="brmerge_i_i_i_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i_i_i/7 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp1_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="1"/>
<pin id="385" dir="0" index="1" bw="1" slack="1"/>
<pin id="386" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp1/8 "/>
</bind>
</comp>

<comp id="387" class="1004" name="underflow_not_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="0"/>
<pin id="389" dir="0" index="1" bw="1" slack="1"/>
<pin id="390" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="underflow_not/8 "/>
</bind>
</comp>

<comp id="392" class="1004" name="p_Val2_4_mux_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="1"/>
<pin id="394" dir="0" index="1" bw="24" slack="0"/>
<pin id="395" dir="0" index="2" bw="24" slack="2"/>
<pin id="396" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_4_mux/8 "/>
</bind>
</comp>

<comp id="398" class="1004" name="p_Val2_4_4_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="1"/>
<pin id="400" dir="0" index="1" bw="24" slack="0"/>
<pin id="401" dir="0" index="2" bw="24" slack="2"/>
<pin id="402" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_4_4/8 "/>
</bind>
</comp>

<comp id="404" class="1004" name="result_V_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="0" index="1" bw="24" slack="0"/>
<pin id="407" dir="0" index="2" bw="24" slack="0"/>
<pin id="408" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V/8 "/>
</bind>
</comp>

<comp id="412" class="1005" name="inData_V_read_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="24" slack="3"/>
<pin id="414" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opset="inData_V_read "/>
</bind>
</comp>

<comp id="420" class="1005" name="i_V_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="3" slack="0"/>
<pin id="422" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="425" class="1005" name="coeffs_addr_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="3" slack="1"/>
<pin id="427" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="coeffs_addr "/>
</bind>
</comp>

<comp id="430" class="1005" name="samples_V_addr_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="3" slack="1"/>
<pin id="432" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="samples_V_addr "/>
</bind>
</comp>

<comp id="435" class="1005" name="coeffs_load_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="26" slack="1"/>
<pin id="437" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="coeffs_load "/>
</bind>
</comp>

<comp id="440" class="1005" name="OP1_V_cast_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="49" slack="1"/>
<pin id="442" dir="1" index="1" bw="49" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_cast "/>
</bind>
</comp>

<comp id="445" class="1005" name="OP2_V_cast_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="49" slack="1"/>
<pin id="447" dir="1" index="1" bw="49" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V_cast "/>
</bind>
</comp>

<comp id="450" class="1005" name="p_Val2_1_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="49" slack="1"/>
<pin id="452" dir="1" index="1" bw="49" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_1 "/>
</bind>
</comp>

<comp id="455" class="1005" name="tmp_8_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="1"/>
<pin id="457" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="460" class="1005" name="p_Val2_2_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="50" slack="1"/>
<pin id="462" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_2 "/>
</bind>
</comp>

<comp id="465" class="1005" name="signbit_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="1"/>
<pin id="467" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="signbit "/>
</bind>
</comp>

<comp id="472" class="1005" name="p_Val2_4_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="24" slack="2"/>
<pin id="474" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_4 "/>
</bind>
</comp>

<comp id="478" class="1005" name="newsignbit_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="1"/>
<pin id="480" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="newsignbit "/>
</bind>
</comp>

<comp id="484" class="1005" name="carry_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="1"/>
<pin id="486" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="carry "/>
</bind>
</comp>

<comp id="491" class="1005" name="tmp_9_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="2" slack="1"/>
<pin id="493" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="497" class="1005" name="p_38_i_i_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="1"/>
<pin id="499" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_38_i_i "/>
</bind>
</comp>

<comp id="502" class="1005" name="tmp_s_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="1"/>
<pin id="504" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="507" class="1005" name="brmerge40_demorgan_i_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="1"/>
<pin id="509" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="brmerge40_demorgan_i "/>
</bind>
</comp>

<comp id="512" class="1005" name="underflow_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="1"/>
<pin id="514" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="underflow "/>
</bind>
</comp>

<comp id="517" class="1005" name="brmerge_i_i_i_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="1"/>
<pin id="519" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="brmerge_i_i_i "/>
</bind>
</comp>

<comp id="522" class="1005" name="result_V_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="24" slack="1"/>
<pin id="524" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="result_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="86"><net_src comp="14" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="80" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="2" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="82" pin="2"/><net_sink comp="95" pin=1"/></net>

<net id="100"><net_src comp="26" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="106"><net_src comp="4" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="20" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="112"><net_src comp="101" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="118"><net_src comp="6" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="20" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="120"><net_src comp="113" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="121"><net_src comp="40" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="125"><net_src comp="42" pin="0"/><net_sink comp="95" pin=3"/></net>

<net id="126"><net_src comp="95" pin="2"/><net_sink comp="95" pin=4"/></net>

<net id="127"><net_src comp="76" pin="0"/><net_sink comp="95" pin=3"/></net>

<net id="128"><net_src comp="78" pin="0"/><net_sink comp="95" pin=3"/></net>

<net id="129"><net_src comp="42" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="133"><net_src comp="28" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="135"><net_src comp="130" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="142"><net_src comp="130" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="136" pin="4"/><net_sink comp="130" pin=0"/></net>

<net id="147"><net_src comp="30" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="144" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="95" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="95" pin="5"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="155" pin="1"/><net_sink comp="95" pin=4"/></net>

<net id="165"><net_src comp="148" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="32" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="171"><net_src comp="148" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="38" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="176"><net_src comp="148" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="178"><net_src comp="173" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="185"><net_src comp="155" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="190"><net_src comp="182" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="179" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="197"><net_src comp="44" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="186" pin="2"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="46" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="205"><net_src comp="48" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="130" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="28" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="211"><net_src comp="200" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="219"><net_src comp="212" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="208" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="226"><net_src comp="50" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="215" pin="2"/><net_sink comp="221" pin=1"/></net>

<net id="228"><net_src comp="52" pin="0"/><net_sink comp="221" pin=2"/></net>

<net id="235"><net_src comp="54" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="215" pin="2"/><net_sink comp="229" pin=1"/></net>

<net id="237"><net_src comp="56" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="238"><net_src comp="58" pin="0"/><net_sink comp="229" pin=3"/></net>

<net id="247"><net_src comp="50" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="215" pin="2"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="58" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="254"><net_src comp="239" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="229" pin="4"/><net_sink comp="250" pin=1"/></net>

<net id="261"><net_src comp="60" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="250" pin="2"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="46" pin="0"/><net_sink comp="256" pin=2"/></net>

<net id="268"><net_src comp="256" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="62" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="242" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="264" pin="2"/><net_sink comp="270" pin=1"/></net>

<net id="282"><net_src comp="64" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="215" pin="2"/><net_sink comp="276" pin=1"/></net>

<net id="284"><net_src comp="66" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="285"><net_src comp="52" pin="0"/><net_sink comp="276" pin=3"/></net>

<net id="291"><net_src comp="50" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="66" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="297"><net_src comp="68" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="302"><net_src comp="70" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="293" pin="2"/><net_sink comp="303" pin=1"/></net>

<net id="309"><net_src comp="298" pin="2"/><net_sink comp="303" pin=2"/></net>

<net id="314"><net_src comp="286" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="62" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="310" pin="2"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="316" pin="2"/><net_sink comp="321" pin=1"/></net>

<net id="327"><net_src comp="293" pin="2"/><net_sink comp="321" pin=2"/></net>

<net id="332"><net_src comp="293" pin="2"/><net_sink comp="328" pin=1"/></net>

<net id="337"><net_src comp="303" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="62" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="333" pin="2"/><net_sink comp="339" pin=1"/></net>

<net id="348"><net_src comp="62" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="353"><net_src comp="339" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="344" pin="2"/><net_sink comp="349" pin=1"/></net>

<net id="359"><net_src comp="321" pin="3"/><net_sink comp="355" pin=1"/></net>

<net id="364"><net_src comp="328" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="355" pin="2"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="360" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="62" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="376"><net_src comp="366" pin="2"/><net_sink comp="372" pin=1"/></net>

<net id="381"><net_src comp="372" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="349" pin="2"/><net_sink comp="377" pin=1"/></net>

<net id="391"><net_src comp="383" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="397"><net_src comp="72" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="403"><net_src comp="74" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="409"><net_src comp="387" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="410"><net_src comp="392" pin="3"/><net_sink comp="404" pin=1"/></net>

<net id="411"><net_src comp="398" pin="3"/><net_sink comp="404" pin=2"/></net>

<net id="415"><net_src comp="82" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="423"><net_src comp="167" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="428"><net_src comp="101" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="433"><net_src comp="113" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="438"><net_src comp="108" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="443"><net_src comp="179" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="448"><net_src comp="182" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="453"><net_src comp="186" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="458"><net_src comp="192" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="463"><net_src comp="215" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="468"><net_src comp="221" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="470"><net_src comp="465" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="471"><net_src comp="465" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="475"><net_src comp="250" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="392" pin=2"/></net>

<net id="477"><net_src comp="472" pin="1"/><net_sink comp="398" pin=2"/></net>

<net id="481"><net_src comp="256" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="483"><net_src comp="478" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="487"><net_src comp="270" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="489"><net_src comp="484" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="490"><net_src comp="484" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="494"><net_src comp="276" pin="4"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="496"><net_src comp="491" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="500"><net_src comp="328" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="505"><net_src comp="344" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="510"><net_src comp="355" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="515"><net_src comp="372" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="520"><net_src comp="377" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="525"><net_src comp="404" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="136" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outData_V | {10 }
	Port: samples_V | {1 9 10 }
 - Input state : 
	Port: biquadv2 : inData_V | {1 }
	Port: biquadv2 : coeffs | {2 3 }
	Port: biquadv2 : samples_V | {2 3 9 }
  - Chain level:
	State 1
	State 2
		tmp_5 : 1
		i_V : 1
		StgValue_25 : 2
		tmp_6 : 1
		coeffs_addr : 2
		coeffs_load : 3
		samples_V_addr : 2
		samples_V_load_2 : 3
	State 3
	State 4
		p_Val2_1 : 1
	State 5
		tmp_8 : 1
	State 6
		tmp_7_cast : 1
		p_Val2_2 : 2
		signbit : 3
		p_Val2_3 : 3
		tmp_10 : 3
		p_Val2_4 : 4
		newsignbit : 5
		tmp_3 : 6
		carry : 6
		tmp_9 : 3
	State 7
		deleted_zeros : 1
		tmp_4 : 1
		p_41_i_i : 1
		deleted_ones : 1
		p_38_i_i : 1
		p_not_i_i : 2
		brmerge_i_i : 2
		overflow : 2
		brmerge40_demorgan_i : 2
		tmp_demorgan : 2
		tmp : 2
		underflow : 2
		brmerge_i_i_i : 2
	State 8
	State 9
		StgValue_77 : 1
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |          i_V_fu_167         |    0    |    14   |    9    |
|    add   |       p_Val2_2_fu_215       |    0    |   152   |    54   |
|          |       p_Val2_4_fu_250       |    0    |    77   |    29   |
|----------|-----------------------------|---------|---------|---------|
|    mul   |          grp_fu_186         |    3    |   143   |    91   |
|----------|-----------------------------|---------|---------|---------|
|          |     deleted_zeros_fu_303    |    0    |    0    |    2    |
|          |     deleted_ones_fu_321     |    0    |    0    |    2    |
|  select  |     p_Val2_4_mux_fu_392     |    0    |    0    |    24   |
|          |      p_Val2_4_4_fu_398      |    0    |    0    |    24   |
|          |       result_V_fu_404       |    0    |    0    |    24   |
|----------|-----------------------------|---------|---------|---------|
|          |         carry_fu_270        |    0    |    0    |    2    |
|          |       p_41_i_i_fu_316       |    0    |    0    |    2    |
|    and   |       p_38_i_i_fu_328       |    0    |    0    |    2    |
|          |       overflow_fu_349       |    0    |    0    |    2    |
|          | brmerge40_demorgan_i_fu_355 |    0    |    0    |    2    |
|          |       underflow_fu_372      |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_3_fu_264        |    0    |    0    |    2    |
|          |         tmp_4_fu_310        |    0    |    0    |    2    |
|    xor   |       p_not_i_i_fu_333      |    0    |    0    |    2    |
|          |         tmp_s_fu_344        |    0    |    0    |    2    |
|          |          tmp_fu_366         |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |      brmerge_i_i_fu_339     |    0    |    0    |    2    |
|          |     tmp_demorgan_fu_360     |    0    |    0    |    2    |
|    or    |     brmerge_i_i_i_fu_377    |    0    |    0    |    2    |
|          |         tmp1_fu_383         |    0    |    0    |    2    |
|          |     underflow_not_fu_387    |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_5_fu_161        |    0    |    0    |    1    |
|   icmp   |    Range1_all_ones_fu_293   |    0    |    0    |    1    |
|          |   Range1_all_zeros_fu_298   |    0    |    0    |    1    |
|----------|-----------------------------|---------|---------|---------|
|   read   |   inData_V_read_read_fu_82  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |   StgValue_82_write_fu_88   |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   zext   |         tmp_6_fu_173        |    0    |    0    |    0    |
|          |         tmp_2_fu_239        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      OP1_V_cast_fu_179      |    0    |    0    |    0    |
|   sext   |      OP2_V_cast_fu_182      |    0    |    0    |    0    |
|          |      tmp_7_cast_fu_208      |    0    |    0    |    0    |
|          |      tmp_8_cast_fu_212      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_8_fu_192        |    0    |    0    |    0    |
|          |        signbit_fu_221       |    0    |    0    |    0    |
| bitselect|        tmp_10_fu_242        |    0    |    0    |    0    |
|          |      newsignbit_fu_256      |    0    |    0    |    0    |
|          |        tmp_12_fu_286        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|bitconcatenate|         tmp_7_fu_200        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|partselect|       p_Val2_3_fu_229       |    0    |    0    |    0    |
|          |         tmp_9_fu_276        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    3    |   386   |   294   |
|----------|-----------------------------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |
+---------+--------+--------+--------+
|  coeffs |    0   |   26   |    3   |
|samples_V|    2   |    0   |    0   |
+---------+--------+--------+--------+
|  Total  |    2   |   26   |    3   |
+---------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     OP1_V_cast_reg_440     |   49   |
|     OP2_V_cast_reg_445     |   49   |
|brmerge40_demorgan_i_reg_507|    1   |
|    brmerge_i_i_i_reg_517   |    1   |
|        carry_reg_484       |    1   |
|     coeffs_addr_reg_425    |    3   |
|     coeffs_load_reg_435    |   26   |
|         i_V_reg_420        |    3   |
|    inData_V_read_reg_412   |   24   |
|     newsignbit_reg_478     |    1   |
|         p_0_reg_144        |    3   |
|      p_38_i_i_reg_497      |    1   |
|      p_Val2_1_reg_450      |   49   |
|      p_Val2_2_reg_460      |   50   |
|      p_Val2_4_reg_472      |   24   |
|      p_Val2_s_reg_130      |   24   |
|           reg_155          |   24   |
|      result_V_reg_522      |   24   |
|   samples_V_addr_reg_430   |    3   |
|       signbit_reg_465      |    1   |
|        tmp_8_reg_455       |    1   |
|        tmp_9_reg_491       |    2   |
|        tmp_s_reg_502       |    1   |
|      underflow_reg_512     |    1   |
+----------------------------+--------+
|            Total           |   366  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_95 |  p0  |   5  |  24  |   120  ||    15   |
|  grp_access_fu_95 |  p1  |   3  |  24  |   72   ||    15   |
|  grp_access_fu_95 |  p3  |   3  |  24  |   72   |
|  grp_access_fu_95 |  p4  |   2  |  24  |   48   ||    9    |
| grp_access_fu_108 |  p0  |   2  |   3  |    6   ||    9    |
|  p_Val2_s_reg_130 |  p0  |   2  |  24  |   48   ||    9    |
|      reg_155      |  p0  |   2  |  24  |   48   ||    9    |
|     grp_fu_186    |  p0  |   2  |  24  |   48   ||    9    |
|     grp_fu_186    |  p1  |   2  |  26  |   52   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   514  ||  15.217 ||    84   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    3   |    -   |   386  |   294  |
|   Memory  |    2   |    -   |    -   |   26   |    3   |
|Multiplexer|    -   |    -   |   15   |    -   |   84   |
|  Register |    -   |    -   |    -   |   366  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |    3   |   15   |   778  |   381  |
+-----------+--------+--------+--------+--------+--------+
