m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/20.1
Eincr
Z0 w1730507593
Z1 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 0
Z4 dC:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab5/simmy
Z5 8C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab5/simmy/incr.vhd
Z6 FC:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab5/simmy/incr.vhd
l0
L5 1
VkL@VS=A5CE3?7cm1DCXI=1
!s100 nTXObljWB74g4lj`T6ZjM3
Z7 OV;C;2020.1;71
32
Z8 !s110 1730507804
!i10b 1
Z9 !s108 1730507804.000000
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab5/simmy/incr.vhd|
Z11 !s107 C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab5/simmy/incr.vhd|
!i113 1
Z12 o-work work -2002 -explicit
Z13 tExplicit 1 CvgOpt 0
Abehavioral
R1
R2
R3
DEx4 work 4 incr 0 22 kL@VS=A5CE3?7cm1DCXI=1
!i122 0
l14
L12 12
V`zb]nG1EEW6HnE5EbO`kT1
!s100 ijjTSneg<oR@8TYGOCRdS2
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Eincr_tb
Z14 w1730507594
R1
R2
R3
!i122 1
R4
Z15 8C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab5/simmy/incr_tb.vhd
Z16 FC:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab5/simmy/incr_tb.vhd
l0
L5 1
V;lU=[z7I1PM@kSDmGElI:2
!s100 [ai0[BmRfNB?18lMCkk=o1
R7
32
R8
!i10b 1
R9
Z17 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab5/simmy/incr_tb.vhd|
!s107 C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab5/simmy/incr_tb.vhd|
!i113 1
R12
R13
Abehaviour
R1
R2
R3
DEx4 work 7 incr_tb 0 22 ;lU=[z7I1PM@kSDmGElI:2
!i122 1
l24
L8 28
VKalEEl<ECGJT=Rk@Z1X`K0
!s100 EG:lVoY;=YmK5HJV2A:a^3
R7
32
R8
!i10b 1
R9
R17
Z18 !s107 C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab5/simmy/incr_tb.vhd|
!i113 1
R12
R13
