#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Dec 15 09:37:24 2019
# Process ID: 2072
# Current directory: E:/Data/Vivado_FPGA/PROJECT/UART/UART
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12020 E:\Data\Vivado_FPGA\PROJECT\UART\UART\UART.xpr
# Log file: E:/Data/Vivado_FPGA/PROJECT/UART/UART/vivado.log
# Journal file: E:/Data/Vivado_FPGA/PROJECT/UART/UART\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.xpr
INFO: [Project 1-313] Project file moved from 'E:/Data/Vivido_FPGA/PROJECT/UART/UART' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 763.742 ; gain = 159.238
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Switch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Switch
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uart_TX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.srcs/sources_1/new/Uart_TX_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Uart_TX_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 261bb26d317741558c415c227be94fe0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Uart_TX
Compiling module xil_defaultlib.Uart_TX_Control
Compiling module xil_defaultlib.Switch
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_tb_behav -key {Behavioral:sim_1:Functional:Top_tb} -tclbatch {Top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 810.395 ; gain = 1.348
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/Top_tb/Top_Ini/Uart_TX_Control_Ini/Uart_TX_Ini/uart_tx}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/Top_tb/Top_Ini/Switch_Ini/key}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/Top_tb/Top_Ini/Uart_TX_Control_Ini/Uart_TX_Ini/uart_send_flag}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/Top_tb/Top_Ini/Uart_TX_Control_Ini/Uart_TX_Ini/send_data}} 
add_force {/Top_tb/clk_100m} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
run 1 ms
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/Top_tb/Top_Ini/Switch_Ini/sw}} 
add_force {/Top_tb/Top_Ini/Switch_Ini/sw} -radix hex {1 0ns}
run 1 ms
run 1 ms
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/Top_tb/clk_100m} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
run 1 ms
add_force {/Top_tb/Top_Ini/Switch_Ini/sw} -radix hex {1 0ns}
run 1 ms
add_force {/Top_tb/Top_Ini/Switch_Ini/sw} -radix hex {0 0ns}
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
run 5 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.runs/synth_1

launch_runs synth_1 -jobs 4
[Sun Dec 15 10:44:14 2019] Launched synth_1...
Run output will be captured here: E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Dec 15 10:45:13 2019] Launched impl_1...
Run output will be captured here: E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn1" may be locked by another hw_server.
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/Port_#0001.Hub_#0002
set_property PROGRAM.FILE {E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.runs/impl_1/Top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 2 ILA core(s).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/Data/Vivado_FPGA/PROJECT/UART/UART/UART.runs/impl_1/Top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1912.973 ; gain = 11.898
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/Port_#0001.Hub_#0002
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec 15 10:51:21 2019...
