Authors,Title,Year,Source title,Volume,Issue,Art. No.,Page start,Page end,Page count,Cited by,DOI,Link,Document Type,Source,EID
"Bal, A., Saha, S., Roy, S., Chakraborty, K.","Revamping timing error resilience to tackle choke points at NTC systems",2017,"Proceedings of the 2017 Design, Automation and Test in Europe, DATE 2017",,, 7927140,"1020","1025",,,10.23919/DATE.2017.7927140,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85020178089&doi=10.23919%2fDATE.2017.7927140&partnerID=40&md5=3c82e217d5f691d4e41fa4c77500d9ae",Conference Paper,Scopus,2-s2.0-85020178089
"Saha, S., Basu, P., Rajamanikkam, C., Bal, A., Chakraborty, K., Roy, S.","SSAGA: SMs synthesized for asymmetric gpgpu applications",2017,"ACM Transactions on Design Automation of Electronic Systems","22","3", 49,"","",,,10.1145/3014163,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85018818600&doi=10.1145%2f3014163&partnerID=40&md5=0a3486ed7dcd0c5074a22fda98a7f074",Article,Scopus,2-s2.0-85018818600
"Basu, P., Shridevi, R.J., Chakraborty, K., Roy, S.","IcoNoClast: Tackling Voltage Noise in the NoC Power Supply Through Flow-Control and Routing Algorithms",2017,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems",,,,"","",,,10.1109/TVLSI.2017.2673808,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85016113329&doi=10.1109%2fTVLSI.2017.2673808&partnerID=40&md5=e6635da70feef5303b427742750be247",Article in Press,Scopus,2-s2.0-85016113329
"Rajamanikkam, C., Js, R., Chakraborty, K., Roy, S.","BoostNoC: Power efficient network-on-chip architecture for near threshold computing",2016,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD","07-10-November-2016",, 2967009,"","",,,10.1145/2966986.2967009,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85001129885&doi=10.1145%2f2966986.2967009&partnerID=40&md5=33fc33a46361797fbe27f3c8f35c9244",Conference Paper,Scopus,2-s2.0-85001129885
"Jayashankarashridevi, R., Rajamanikkam, C., Chakraborty, K., Roy, S.","Catching the flu: Emerging threats from a third party power management unit",2016,"Proceedings - Design Automation Conference","05-09-June-2016",, a86,"","",,1,10.1145/2897937.2897994,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84977084246&doi=10.1145%2f2897937.2897994&partnerID=40&md5=9618ac724f9a66a239f54799d44249a2",Conference Paper,Scopus,2-s2.0-84977084246
"Basu, P., Chen, H., Saha, S., Chakraborty, K., Roy, S.","SwiftGPU: Fostering energy efficiency in a near-threshold GPU through a tactical performance boost",2016,"Proceedings - Design Automation Conference","05-09-June-2016",, a150,"","",,,10.1145/2897937.2898100,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84977142832&doi=10.1145%2f2897937.2898100&partnerID=40&md5=fbbcb121c65094f3f0743ff1801349d3",Conference Paper,Scopus,2-s2.0-84977142832
"Yasin, A., Zhang, J.J., Chen, H., Garg, S., Roy, S., Chakraborty, K.","Synergistic timing speculation for multi-threaded programs",2016,"Proceedings - Design Automation Conference","05-09-June-2016",, a51,"","",,1,10.1145/2897937.2898102,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84977137933&doi=10.1145%2f2897937.2898102&partnerID=40&md5=1807f8446555259d5d96fca437346ba8",Conference Paper,Scopus,2-s2.0-84977137933
"Basu, P., JayashankaraShridevi, R., Chakraborty, K., Roy, S.","PRADA: Combating voltage noise in the NoC power supply through flow-control and routing algorithms",2016,"Proceedings of the 2016 Design, Automation and Test in Europe Conference and Exhibition, DATE 2016",,, 7459540,"1461","1464",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84973629610&partnerID=40&md5=c625dce02ae03d791ef1e61cf163d8e3",Conference Paper,Scopus,2-s2.0-84973629610
"Chen, H., Roy, S., Chakraborty, K.","DARP-MP: Dynamically adaptable resilient pipeline design in multicore processors",2015,"ACM Transactions on Design Automation of Electronic Systems","21","1", 3,"","",,1,10.1145/2755558,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84949648547&doi=10.1145%2f2755558&partnerID=40&md5=1dcea77e3c117088d9bf98a20fa1fe6a",Article,Scopus,2-s2.0-84949648547
"Rajesh, J.S., Ancajas, D.M., Chakraborty, K., Roy, S.","Runtime detection of a bandwidth denial attack from a rogue network-on-chip",2015,"Proceedings - 2015 9th IEEE/ACM International Symposium on Networks-on-Chip, NOCS 2015",,, 2786580,"","",,4,10.1145/2786572.2786580,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84984611807&doi=10.1145%2f2786572.2786580&partnerID=40&md5=e1cc395802cc018ee20cac89eba8ce09",Conference Paper,Scopus,2-s2.0-84984611807
"Jayashankarashridevi, R., Ancajas, D.M., Chakraborty, K., Roy, S.","Tackling voltage emergencies in NoC through timing error resilience",2015,"Proceedings of the International Symposium on Low Power Electronics and Design","2015-September",, 7273498,"104","109",,,10.1109/ISLPED.2015.7273498,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84958534449&doi=10.1109%2fISLPED.2015.7273498&partnerID=40&md5=ccd711da4ae8f74e30b50d75e1537484",Conference Paper,Scopus,2-s2.0-84958534449
"Ancajas, D.M., Bhardwaj, K., Chakraborty, K., Roy, S.","Wearout resilience in NoCs through an aging aware adaptive routing algorithm",2015,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","23","2", 6775326,"369","373",,4,10.1109/TVLSI.2014.2305335,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84922531613&doi=10.1109%2fTVLSI.2014.2305335&partnerID=40&md5=3f1956f29c43aea3847e43bfdafb3a42",Article,Scopus,2-s2.0-84922531613
"Mugisha, D.M., Hu, C., Roy, S., Chakraborty, K.","Resilient cache design for mobile processors in the near-threshold regime",2015,"Journal of Low Power Electronics","11","2",,"112","120",,,10.1166/jolpe.2015.1380,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84935145519&doi=10.1166%2fjolpe.2015.1380&partnerID=40&md5=b6fa5be1b1c27c974639705f43a54b81",Article,Scopus,2-s2.0-84935145519
"Chen, H., Manzi, D., Roy, S., Chakraborty, K.","Opportunistic Turbo Execution in NTC: Exploiting the paradigm shift in performance bottlenecks",2015,"Proceedings - Design Automation Conference","2015-July",, 7167247,"","",,3,10.1145/2744769.2744881,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84944088556&doi=10.1145%2f2744769.2744881&partnerID=40&md5=994cd5c14cc848925dc1d3bec1bc381a",Conference Paper,Scopus,2-s2.0-84944088556
"Ancajas, D.M., Bhardwaj, K., Chakraborty, K., Roy, S.","Wearout Resilience in NoCs Through an Aging Aware Adaptive Routing Algorithm",2014,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems",,,,"","",,,10.1109/TVLSI.2014.2305335,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84896408600&doi=10.1109%2fTVLSI.2014.2305335&partnerID=40&md5=73b3c3cbb5c070cfa5effed89748160b",Article in Press,Scopus,2-s2.0-84896408600
"Han, Y., Ancajas, D.M., Chakraborty, K., Roy, S.","Exploring high-throughput computing paradigm for global routing",2014,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","22","1", 6409491,"155","167",,4,10.1109/TVLSI.2012.2234489,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84891829337&doi=10.1109%2fTVLSI.2012.2234489&partnerID=40&md5=201c37b6a8de0aaf197f7543e78242a7",Article,Scopus,2-s2.0-84891829337
"Chen, H., Roy, S., Chakraborty, K.","DARP: Dynamically Adaptable Resilient Pipeline design in microprocessors",2014,"Proceedings -Design, Automation and Test in Europe, DATE",,, 6800276,"","",,5,10.7873/DATE2014.075,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84903827118&doi=10.7873%2fDATE2014.075&partnerID=40&md5=b9a44c8335a442e9bdc07db745dfff22",Conference Paper,Scopus,2-s2.0-84903827118
"Pal, A.K., Bera, P., Chakraborty, K.","AGC in two-area deregulated power system using reinforced learning neural network controller",2014,"1st International Conference on Automation, Control, Energy and Systems - 2014, ACES 2014",,, 6808004,"","",,2,10.1109/ACES.2014.6808004,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84901265936&doi=10.1109%2fACES.2014.6808004&partnerID=40&md5=361b602fb94bb3b381c0436deeef7d8d",Conference Paper,Scopus,2-s2.0-84901265936
"Ancajas, D.M., Chakraborty, K., Roy, S., Allred, J.","Tackling QoS-induced aging in exascale systems through agile path selection",2014,"2014 International Conference on Hardware/Software Codesign and System Synthesis, CODES+ISSS 2014",,, a16,"","",,,10.1145/2656075.2656100,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84910669292&doi=10.1145%2f2656075.2656100&partnerID=40&md5=0b2c4cba0901bb6562d3921cde23e21c",Conference Paper,Scopus,2-s2.0-84910669292
"Chen, H., Roy, S., Chakraborty, K.","Exploiting static and dynamic locality of timing errors in robust L1 cache design",2014,"Proceedings - International Symposium on Quality Electronic Design, ISQED",,, 6783300,"9","15",,1,10.1109/ISQED.2014.6783300,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84899483080&doi=10.1109%2fISQED.2014.6783300&partnerID=40&md5=93d0f3950ef1dd29ec264a22c5038615",Conference Paper,Scopus,2-s2.0-84899483080
"Allred, J.M., Roy, S., Chakraborty, K.","Dark silicon aware multicore systems: Employing design automation with architectural insight",2014,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","22","5", 6545364,"1192","1196",,6,10.1109/TVLSI.2013.2265338,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84899792125&doi=10.1109%2fTVLSI.2013.2265338&partnerID=40&md5=cbd7080846276f658f4d96c68a2b1a2e",Article,Scopus,2-s2.0-84899792125
"Ancajas, D.M., Chakraborty, K., Roy, S.","Fort-NoCs: Mitigating the threat of a compromised NoC",2014,"Proceedings - Design Automation Conference",,, 2593144,"","",,15,10.1145/2593069.2593144,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84903160954&doi=10.1145%2f2593069.2593144&partnerID=40&md5=e59f96cdecaa261a3ac9dbf27e9e3081",Conference Paper,Scopus,2-s2.0-84903160954
"Ancajas, M., Chakraborty, K., Roy, S.","Proactive aging management in heterogeneous NoCs through a criticality-driven routing approach",2013,"Proceedings -Design, Automation and Test in Europe, DATE",,, 6513661,"1032","1037",,8,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84885576698&partnerID=40&md5=bf7494bf14bba2ff1709bd8b2a6bbd0c",Conference Paper,Scopus,2-s2.0-84885576698
"Ancajas, D.M., Nickerson, J.M., Chakraborty, K., Roy, S.","HCI-tolerant NoC router microarchitecture",2013,"Proceedings - Design Automation Conference",,, 40,"","",,3,10.1145/2463209.2488783,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84879858620&doi=10.1145%2f2463209.2488783&partnerID=40&md5=51867e6fe7ed4572a0e8337de2405952",Conference Paper,Scopus,2-s2.0-84879858620
"Chakraborty, K., Cozzens, B., Roy, S., Ancajas, D.M.","Efficiently tolerating timing violations in pipelined microprocessors",2013,"Proceedings - Design Automation Conference",,, 102,"","",,7,10.1145/2463209.2488860,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84879876686&doi=10.1145%2f2463209.2488860&partnerID=40&md5=ce9e34fbc3889179d16be9048c288ed5",Conference Paper,Scopus,2-s2.0-84879876686
"Ancajas, D.M., Chakraborty, K., Roy, S.","DMR3D: Dynamic memory relocation in 3D multicore systems",2013,"Proceedings - Design Automation Conference",,, 157,"","",,,10.1145/2463209.2488928,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84879866256&doi=10.1145%2f2463209.2488928&partnerID=40&md5=129010c1ce7de3d5f9cdad323e4a60a4",Conference Paper,Scopus,2-s2.0-84879866256
"Roy, S., Chakraborty, K.","Maximising energy efficiency in 3D multicore systems: A formalised approach",2013,"International Journal of Electronics","100","2",,"150","170",,,10.1080/00207217.2012.687183,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84873304091&doi=10.1080%2f00207217.2012.687183&partnerID=40&md5=18908af20fc73806d9d2d2d95375e815",Article,Scopus,2-s2.0-84873304091
"Chakraborty, K., Roy, S.","Architecturally homogeneous power-performance heterogeneous multicore systems",2013,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","21","4", 6213146,"670","679",,3,10.1109/TVLSI.2012.2199142,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84875587253&doi=10.1109%2fTVLSI.2012.2199142&partnerID=40&md5=2c4cdcf50590f64d273c32715d5152b8",Article,Scopus,2-s2.0-84875587253
"Kothawade, S., Chakraborty, K.","Analysis and mitigation of BTI aging in register file: An application driven approach",2013,"Microelectronics Reliability","53","1",,"105","113",,4,10.1016/j.microrel.2012.07.034,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84872120341&doi=10.1016%2fj.microrel.2012.07.034&partnerID=40&md5=3a3b5091e3c33e229a251f6a2a07f06e",Article,Scopus,2-s2.0-84872120341
"Han, Y., Chakraborty, K., Roy, S.","A global router on GPU architecture",2013,"2013 IEEE 31st International Conference on Computer Design, ICCD 2013",,, 6657028,"78","84",,2,10.1109/ICCD.2013.6657028,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84892524227&doi=10.1109%2fICCD.2013.6657028&partnerID=40&md5=a6b54205b7ccf59156950b40aa8d5f96",Conference Paper,Scopus,2-s2.0-84892524227
"Allred, J.M., Roy, S., Chakraborty, K.","Long term sustainability of differentially reliable systems in the dark silicon era",2013,"2013 IEEE 31st International Conference on Computer Design, ICCD 2013",,, 6657027,"70","77",,2,10.1109/ICCD.2013.6657027,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84892555571&doi=10.1109%2fICCD.2013.6657027&partnerID=40&md5=623c5c0287e84f3e0d34e1fefc05ee9a",Conference Paper,Scopus,2-s2.0-84892555571
"Kothawade, S., Ancajas, D.M., Chakraborty, K., Roy, S.","Mitigating NBTI in the physical register file through stress prediction",2012,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,, 6378662,"345","351",,4,10.1109/ICCD.2012.6378662,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84872070290&doi=10.1109%2fICCD.2012.6378662&partnerID=40&md5=fa63eaa9f8a36f514758f781500188d2",Conference Paper,Scopus,2-s2.0-84872070290
"Han, Y., Chakraborty, K., Roy, S.","DOC: Fast and accurate congestion analysis for global routing",2012,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,, 6378697,"508","509",,,10.1109/ICCD.2012.6378697,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84872080993&doi=10.1109%2fICCD.2012.6378697&partnerID=40&md5=e754e3989247a08e68e26f3a966bbe1f",Conference Paper,Scopus,2-s2.0-84872080993
"Allred, J., Roy, S., Chakraborty, K.","Designing for dark silicon: A methodological perspective on energy efficient systems",2012,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"255","260",,19,10.1145/2333660.2333720,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84865549708&doi=10.1145%2f2333660.2333720&partnerID=40&md5=b8455ba0e25f2d17b9ee88e1dc5fce71",Conference Paper,Scopus,2-s2.0-84865549708
"Desai, S., Roy, S., Chakraborty, K.","Process variation aware DRAM design using block based adaptive body biasing algorithm",2012,"Proceedings - International Symposium on Quality Electronic Design, ISQED",,, 6187503,"255","261",,2,10.1109/ISQED.2012.6187503,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84863648412&doi=10.1109%2fISQED.2012.6187503&partnerID=40&md5=7eb3224462a2fa8962aabd6adec69399",Conference Paper,Scopus,2-s2.0-84863648412
"Bhardwaj, K., Roy, S., Chakraborty, K.","Power-performance yield optimization for MPSoCs using MILP",2012,"Proceedings - International Symposium on Quality Electronic Design, ISQED",,, 6187577,"764","771",,4,10.1109/ISQED.2012.6187577,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84863702214&doi=10.1109%2fISQED.2012.6187577&partnerID=40&md5=55ae1710eb186de5e046e08b2b976b46",Conference Paper,Scopus,2-s2.0-84863702214
"Roy, S., Chakraborty, K.","Predicting timing violations through instruction-level path sensitization analysis",2012,"Proceedings - Design Automation Conference",,,,"1074","1081",,12,10.1145/2228360.2228555,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84863548643&doi=10.1145%2f2228360.2228555&partnerID=40&md5=31406dfe8d636c6a78247c190da7acb8",Conference Paper,Scopus,2-s2.0-84863548643
"Bhardwaj, K., Chakraborty, K., Roy, S.","Towards graceful aging degradation in NoCs through an adaptive routing algorithm",2012,"Proceedings - Design Automation Conference",,,,"382","391",,17,10.1145/2228360.2228429,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84863554404&doi=10.1145%2f2228360.2228429&partnerID=40&md5=580eca3754642fc9099093ff317f0e80",Conference Paper,Scopus,2-s2.0-84863554404
"Kothawade, S., Chakraborty, K., Roy, S., Han, Y.","Analysis of intermittent timing fault vulnerability",2012,"Microelectronics Reliability","52","7",,"1515","1522",,5,10.1016/j.microrel.2012.03.003,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84861835592&doi=10.1016%2fj.microrel.2012.03.003&partnerID=40&md5=f7225b149e3dfb07b5d29fae86f3ae84",Article,Scopus,2-s2.0-84861835592
"Bhardwaj, K., Chakraborty, K., Roy, S.","An MILP-based aging-aware routing algorithm for NoCs",2012,"Proceedings -Design, Automation and Test in Europe, DATE",,, 6176489,"326","331",,8,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84862061363&partnerID=40&md5=67b54eea63cd12cf4d2b952476fd48f6",Conference Paper,Scopus,2-s2.0-84862061363
"Chakraborty, K., Roy, S.","Stack aware threshold voltage assignment in 3-D multicore designs",2012,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","20","3", 5706399,"512","522",,4,10.1109/TVLSI.2011.2105513,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84857452698&doi=10.1109%2fTVLSI.2011.2105513&partnerID=40&md5=36d32abeeab7bc9f0f7361417c88ed89",Article,Scopus,2-s2.0-84857452698
"Chakraborty, K., Wells, P.M., Sohi, G.S.","Supporting overcommitted virtual machines through hardware spin detection",2012,"IEEE Transactions on Parallel and Distributed Systems","23","2", 6087361,"353","366",,7,10.1109/TPDS.2011.143,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84855341449&doi=10.1109%2fTPDS.2011.143&partnerID=40&md5=ddb7910aba65e57a2a62d787b74b9f13",Article,Scopus,2-s2.0-84855341449
"Han, Y., Ancajas, D.M., Chakraborty, K., Roy, S.","Exploring high throughput computing paradigm for global routing",2011,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 6105345,"298","305",,7,10.1109/ICCAD.2011.6105345,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84863412583&doi=10.1109%2fICCAD.2011.6105345&partnerID=40&md5=03e4319bc10148b3891ee139a7a25080",Conference Paper,Scopus,2-s2.0-84863412583
"Padmawar, M., Roy, S., Chakraborty, K.","Microprocessor power supply noise aware floorplanning using a circuit-architectural framework",2011,"Journal of Low Power Electronics","7","3",,"303","313",,,10.1166/jolpe.2011.1140,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84857227272&doi=10.1166%2fjolpe.2011.1140&partnerID=40&md5=c7e005ffce632e3ea5ef1f25c2e479ee",Article,Scopus,2-s2.0-84857227272
"Kothawade, S., Chakraborty, K., Roy, S.","Analysis and mitigation of NBTI aging in register file: An end-to-end approach",2011,"Proceedings of the 12th International Symposium on Quality Electronic Design, ISQED 2011",,, 5770695,"1","7",,10,10.1109/ISQED.2011.5770695,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79959204360&doi=10.1109%2fISQED.2011.5770695&partnerID=40&md5=03d4a8b80be16bed4091a376d64c8504",Conference Paper,Scopus,2-s2.0-79959204360
"Han, Y., Roy, S., Chakraborty, K.","Optimizing simulated annealing on GPU: A case study with IC floorplanning",2011,"Proceedings of the 12th International Symposium on Quality Electronic Design, ISQED 2011",,, 5770735,"263","269",,8,10.1109/ISQED.2011.5770735,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79959197523&doi=10.1109%2fISQED.2011.5770735&partnerID=40&md5=caaeb1051e8fb41c7e6d5d08aee0ebb3",Conference Paper,Scopus,2-s2.0-79959197523
"Padmawar, M., Roy, S., Chakraborty, K.","Integrated circuit-architectural framework for PSN aware floorplanning in microprocessors",2011,"Proceedings of the 12th International Symposium on Quality Electronic Design, ISQED 2011",,, 5770727,"212","218",,1,10.1109/ISQED.2011.5770727,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79959262930&doi=10.1109%2fISQED.2011.5770727&partnerID=40&md5=934f4971c51037e6f32ea389901eb6f5",Conference Paper,Scopus,2-s2.0-79959262930
"Roy, S., Chakraborty, K.","Exploiting dynamic micro-architecture usage in gate sizing",2011,"Microprocessors and Microsystems","35","4",,"417","425",,,10.1016/j.micpro.2011.03.002,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79953780661&doi=10.1016%2fj.micpro.2011.03.002&partnerID=40&md5=5000022f2fcfa23f889004ee2151c230",Article,Scopus,2-s2.0-79953780661
"Han, Y., Chakraborty, K., Roy, S., Kuntamukkala, V.","Design and implementation of a throughput-optimized GPU floorplanning algorithm",2011,"ACM Transactions on Design Automation of Electronic Systems","16","3", 23,"","",,3,10.1145/1970353.1970356,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79960672154&doi=10.1145%2f1970353.1970356&partnerID=40&md5=740887fb69b0465defb333c667fd4620",Article,Scopus,2-s2.0-79960672154
"Chakraborty, K., Roy, S.","Topologically homogeneous power-performance heterogeneous multicore systems",2011,"Proceedings -Design, Automation and Test in Europe, DATE",,, 5763030,"125","130",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79957568217&partnerID=40&md5=dfcb2829331f698d2874a2fde78f5485",Conference Paper,Scopus,2-s2.0-79957568217
"Han, Y., Chakraborty, K., Roy, S., Kuntamukkala, V.","A GPU algorithm for IC floorplanning: Specification, analysis and optimization",2011,"Proceedings of the IEEE International Conference on VLSI Design",,, 5718795,"159","164",,1,10.1109/VLSID.2011.19,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79952831249&doi=10.1109%2fVLSID.2011.19&partnerID=40&md5=1226ec18d23b067c1e7f678ae3418e0d",Conference Paper,Scopus,2-s2.0-79952831249
"Roy, S., Chakraborty, K.","Microarchitecture aware gate sizing: A framework for circuit-architecture co-optimization",2010,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,, 5647775,"222","228",,2,10.1109/ICCD.2010.5647775,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78650736445&doi=10.1109%2fICCD.2010.5647775&partnerID=40&md5=d821f08d86a9f954fb24d55a605c090f",Conference Paper,Scopus,2-s2.0-78650736445
"Chakraborty, K., Roy, S.","A novel threshold voltage assignment for 3D multicore designs",2010,"Journal of Low Power Electronics","6","3",,"436","446",,1,10.1166/jolpe.2010.1091,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79955411913&doi=10.1166%2fjolpe.2010.1091&partnerID=40&md5=554802073974b2d9b0eb03131bdc8e8b",Conference Paper,Scopus,2-s2.0-79955411913
"Roy, S., Chakraborty, K.","A convex optimization framework for leakage aware thermal provisioning in 3D multicore architectures",2010,"Proceedings of the 11th International Symposium on Quality Electronic Design, ISQED 2010",,, 5450487,"804","811",,2,10.1109/ISQED.2010.5450487,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77952592598&doi=10.1109%2fISQED.2010.5450487&partnerID=40&md5=e8e45144408b7cf6a236c778d92ff43a",Conference Paper,Scopus,2-s2.0-77952592598
"Chakraborty, K., Roy, S.","Rethinking threshold voltage assignment in 3D multicore designs",2010,"Proceedings of the IEEE International Conference on VLSI Design",,, 5401334,"375","380",,9,10.1109/VLSI.Design.2010.57,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77950015622&doi=10.1109%2fVLSI.Design.2010.57&partnerID=40&md5=63b83214f7b8710c217bc0c9e602c3a9",Conference Paper,Scopus,2-s2.0-77950015622
"Wells, P.M., Chakraborty, K., Sohi, G.S.","Dynamic heterogeneity and the need for multicore virtualization",2009,"Operating Systems Review (ACM)","43","2",,"5","14",,13,10.1145/1531793.1531797,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77952261804&doi=10.1145%2f1531793.1531797&partnerID=40&md5=1f70d1321860cb6b53fca68167bc63e6",Conference Paper,Scopus,2-s2.0-77952261804
"Wells, P.M., Chakraborty, K., Sohi, G.S.","Mixed-Mode Multicore reliability",2009,"ACM SIGPLAN Notices","44","3",,"169","180",,18,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67650799150&partnerID=40&md5=a9ecdde11aa87c5a5232c4fc582ff5ca",Conference Paper,Scopus,2-s2.0-67650799150
"Wells, P.M., Chakraborty, K., Sohi, G.S.","Mixed-mode multicore reliability",2008,"International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS",,,,"169","180",,10,10.1145/1508244.1508265,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67650091392&doi=10.1145%2f1508244.1508265&partnerID=40&md5=c3e998c4b789215b34d2abbd32ae0dcd",Conference Paper,Scopus,2-s2.0-67650091392
"Wells, P.M., Chakraborty, K., Sohi, G.S.","Adapting to intermittent faults in multicore systems",2008,"Operating Systems Review (ACM)","42","2",,"255","264",,35,10.1145/1346281.1346314,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77957786180&doi=10.1145%2f1346281.1346314&partnerID=40&md5=13fca51c36ae85445a343ebde80b971b",Conference Paper,Scopus,2-s2.0-77957786180
"Wells, P.M., Chakraborty, K., Sohi, G.S.","Adapting to intermittent faults in multicore systems",2008,"ACM SIGPLAN Notices","43","3",,"255","264",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67650088552&partnerID=40&md5=035cec2714b3732e296f3aec844c924a",Article,Scopus,2-s2.0-67650088552
"Wells, P.M., Chakraborty, K., Sohi, G.S.","Adapting to intermittent faults in future multicore systems",2007,"Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT",,, 4336259,"431","",,9,10.1109/PACT.2007.43,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-47849133185&doi=10.1109%2fPACT.2007.43&partnerID=40&md5=a12f431866c98d517db6e6073b7a8726",Conference Paper,Scopus,2-s2.0-47849133185
"Wells, P.M., Chakraborty, K., Sohi, G.S.","Hardware support for spin management in overcommitted virtual machines",2006,"Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT","2006",,,"124","133",,35,10.1145/1152154.1152176,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34247114369&doi=10.1145%2f1152154.1152176&partnerID=40&md5=9eb7b4ef7595dc914f5f1e48a671e194",Conference Paper,Scopus,2-s2.0-34247114369
"Chakraborty, K., Wells, P.M., Sohi, G.S.","Computation spreading: Employing hardware migration to specialize CMP cores on-the-fly",2006,"International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS",,,,"283","292",,51,10.1145/1168857.1168893,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547473118&doi=10.1145%2f1168857.1168893&partnerID=40&md5=5591a678ba7af1857dc6dcdfc880d2e0",Conference Paper,Scopus,2-s2.0-34547473118
"Chakraborty, K., Wells, P.M., Sohi, G.S.","Computation spreading: Employing hardware migration to specialize CMP cores on-the-fly",2006,"ACM SIGPLAN Notices","41","11",,"283","292",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33846557455&partnerID=40&md5=b306ab40e8e68dae275df5866bf81ebc",Conference Paper,Scopus,2-s2.0-33846557455
