{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "9000@localhost " "Can't contact license server \"9000@localhost\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Design Software" 0 -1 1718688713151 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1718688713156 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718688713157 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 18 11:01:52 2024 " "Processing started: Tue Jun 18 11:01:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718688713157 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688713157 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BASELINE_18 -c TopLevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off BASELINE_18 -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688713157 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1718688716232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/sdr_msoc.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/sdr_msoc.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC " "Found entity 1: SDR_MSOC" {  } { { "SDR_MSOC/synthesis/SDR_MSOC.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/SDR_MSOC.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "SDR_MSOC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "SDR_MSOC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_irq_mapper " "Found entity 1: SDR_MSOC_irq_mapper" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_irq_mapper.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0 " "Found entity 1: SDR_MSOC_mm_interconnect_0" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_avalon_st_adapter " "Found entity 1: SDR_MSOC_mm_interconnect_0_avalon_st_adapter" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: SDR_MSOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "SDR_MSOC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "SDR_MSOC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "SDR_MSOC/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "SDR_MSOC/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_rsp_mux_006.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_rsp_mux_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_rsp_mux_006 " "Found entity 1: SDR_MSOC_mm_interconnect_0_rsp_mux_006" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_rsp_mux_006.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_rsp_mux_006.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file sdr_msoc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "SDR_MSOC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733239 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "SDR_MSOC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_rsp_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_rsp_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_rsp_mux_003 " "Found entity 1: SDR_MSOC_mm_interconnect_0_rsp_mux_003" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_rsp_mux_003.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_rsp_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_rsp_mux_002 " "Found entity 1: SDR_MSOC_mm_interconnect_0_rsp_mux_002" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_rsp_mux_002.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_rsp_mux_001 " "Found entity 1: SDR_MSOC_mm_interconnect_0_rsp_mux_001" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_rsp_mux " "Found entity 1: SDR_MSOC_mm_interconnect_0_rsp_mux" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_rsp_demux_016.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_rsp_demux_016.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_rsp_demux_016 " "Found entity 1: SDR_MSOC_mm_interconnect_0_rsp_demux_016" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_rsp_demux_016.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_rsp_demux_016.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_rsp_demux_015.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_rsp_demux_015.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_rsp_demux_015 " "Found entity 1: SDR_MSOC_mm_interconnect_0_rsp_demux_015" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_rsp_demux_015.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_rsp_demux_015.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_rsp_demux " "Found entity 1: SDR_MSOC_mm_interconnect_0_rsp_demux" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_cmd_mux_016.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_cmd_mux_016.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_cmd_mux_016 " "Found entity 1: SDR_MSOC_mm_interconnect_0_cmd_mux_016" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_cmd_mux_016.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_cmd_mux_016.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_cmd_mux_002 " "Found entity 1: SDR_MSOC_mm_interconnect_0_cmd_mux_002" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_cmd_mux_002.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_cmd_mux " "Found entity 1: SDR_MSOC_mm_interconnect_0_cmd_mux" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_cmd_demux_006.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_cmd_demux_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_cmd_demux_006 " "Found entity 1: SDR_MSOC_mm_interconnect_0_cmd_demux_006" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_cmd_demux_006.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_cmd_demux_006.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_cmd_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_cmd_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_cmd_demux_003 " "Found entity 1: SDR_MSOC_mm_interconnect_0_cmd_demux_003" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_cmd_demux_003.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_cmd_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_cmd_demux_002 " "Found entity 1: SDR_MSOC_mm_interconnect_0_cmd_demux_002" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_cmd_demux_002.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_cmd_demux_001 " "Found entity 1: SDR_MSOC_mm_interconnect_0_cmd_demux_001" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_cmd_demux " "Found entity 1: SDR_MSOC_mm_interconnect_0_cmd_demux" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733299 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SDR_MSOC_mm_interconnect_0_router_062.sv(48) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_062.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_062.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_062.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718688733303 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SDR_MSOC_mm_interconnect_0_router_062.sv(49) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_062.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_062.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_062.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718688733303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_062.sv 2 2 " "Found 2 design units, including 2 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_062.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_router_062_default_decode " "Found entity 1: SDR_MSOC_mm_interconnect_0_router_062_default_decode" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_062.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_062.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733305 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDR_MSOC_mm_interconnect_0_router_062 " "Found entity 2: SDR_MSOC_mm_interconnect_0_router_062" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_062.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_062.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733305 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SDR_MSOC_mm_interconnect_0_router_060.sv(48) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_060.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_060.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_060.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718688733307 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SDR_MSOC_mm_interconnect_0_router_060.sv(49) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_060.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_060.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_060.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718688733307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_060.sv 2 2 " "Found 2 design units, including 2 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_060.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_router_060_default_decode " "Found entity 1: SDR_MSOC_mm_interconnect_0_router_060_default_decode" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_060.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_060.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733309 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDR_MSOC_mm_interconnect_0_router_060 " "Found entity 2: SDR_MSOC_mm_interconnect_0_router_060" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_060.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_060.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733309 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SDR_MSOC_mm_interconnect_0_router_057.sv(48) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_057.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_057.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_057.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718688733311 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SDR_MSOC_mm_interconnect_0_router_057.sv(49) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_057.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_057.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_057.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718688733312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_057.sv 2 2 " "Found 2 design units, including 2 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_057.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_router_057_default_decode " "Found entity 1: SDR_MSOC_mm_interconnect_0_router_057_default_decode" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_057.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_057.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733313 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDR_MSOC_mm_interconnect_0_router_057 " "Found entity 2: SDR_MSOC_mm_interconnect_0_router_057" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_057.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_057.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733313 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SDR_MSOC_mm_interconnect_0_router_055.sv(48) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_055.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_055.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_055.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718688733316 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SDR_MSOC_mm_interconnect_0_router_055.sv(49) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_055.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_055.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_055.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718688733317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_055.sv 2 2 " "Found 2 design units, including 2 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_055.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_router_055_default_decode " "Found entity 1: SDR_MSOC_mm_interconnect_0_router_055_default_decode" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_055.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_055.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733318 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDR_MSOC_mm_interconnect_0_router_055 " "Found entity 2: SDR_MSOC_mm_interconnect_0_router_055" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_055.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_055.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733318 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SDR_MSOC_mm_interconnect_0_router_053.sv(48) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_053.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_053.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_053.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718688733320 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SDR_MSOC_mm_interconnect_0_router_053.sv(49) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_053.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_053.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_053.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718688733320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_053.sv 2 2 " "Found 2 design units, including 2 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_053.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_router_053_default_decode " "Found entity 1: SDR_MSOC_mm_interconnect_0_router_053_default_decode" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_053.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_053.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733323 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDR_MSOC_mm_interconnect_0_router_053 " "Found entity 2: SDR_MSOC_mm_interconnect_0_router_053" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_053.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_053.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733323 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SDR_MSOC_mm_interconnect_0_router_049.sv(48) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_049.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_049.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_049.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718688733325 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SDR_MSOC_mm_interconnect_0_router_049.sv(49) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_049.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_049.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_049.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718688733326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_049.sv 2 2 " "Found 2 design units, including 2 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_049.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_router_049_default_decode " "Found entity 1: SDR_MSOC_mm_interconnect_0_router_049_default_decode" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_049.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_049.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733327 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDR_MSOC_mm_interconnect_0_router_049 " "Found entity 2: SDR_MSOC_mm_interconnect_0_router_049" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_049.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_049.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733327 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SDR_MSOC_mm_interconnect_0_router_047.sv(48) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_047.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_047.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_047.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718688733330 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SDR_MSOC_mm_interconnect_0_router_047.sv(49) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_047.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_047.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_047.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718688733330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_047.sv 2 2 " "Found 2 design units, including 2 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_047.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_router_047_default_decode " "Found entity 1: SDR_MSOC_mm_interconnect_0_router_047_default_decode" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_047.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_047.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733332 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDR_MSOC_mm_interconnect_0_router_047 " "Found entity 2: SDR_MSOC_mm_interconnect_0_router_047" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_047.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_047.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733332 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SDR_MSOC_mm_interconnect_0_router_045.sv(48) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_045.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_045.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_045.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718688733335 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SDR_MSOC_mm_interconnect_0_router_045.sv(49) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_045.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_045.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_045.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718688733335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_045.sv 2 2 " "Found 2 design units, including 2 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_045.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_router_045_default_decode " "Found entity 1: SDR_MSOC_mm_interconnect_0_router_045_default_decode" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_045.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_045.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733337 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDR_MSOC_mm_interconnect_0_router_045 " "Found entity 2: SDR_MSOC_mm_interconnect_0_router_045" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_045.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_045.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733337 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SDR_MSOC_mm_interconnect_0_router_041.sv(48) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_041.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_041.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_041.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718688733339 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SDR_MSOC_mm_interconnect_0_router_041.sv(49) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_041.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_041.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_041.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718688733340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_041.sv 2 2 " "Found 2 design units, including 2 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_041.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_router_041_default_decode " "Found entity 1: SDR_MSOC_mm_interconnect_0_router_041_default_decode" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_041.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_041.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733341 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDR_MSOC_mm_interconnect_0_router_041 " "Found entity 2: SDR_MSOC_mm_interconnect_0_router_041" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_041.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_041.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733341 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SDR_MSOC_mm_interconnect_0_router_039.sv(48) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_039.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_039.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_039.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718688733343 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SDR_MSOC_mm_interconnect_0_router_039.sv(49) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_039.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_039.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_039.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718688733343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_039.sv 2 2 " "Found 2 design units, including 2 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_039.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_router_039_default_decode " "Found entity 1: SDR_MSOC_mm_interconnect_0_router_039_default_decode" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_039.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_039.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733346 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDR_MSOC_mm_interconnect_0_router_039 " "Found entity 2: SDR_MSOC_mm_interconnect_0_router_039" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_039.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_039.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733346 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SDR_MSOC_mm_interconnect_0_router_037.sv(48) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_037.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_037.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_037.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718688733348 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SDR_MSOC_mm_interconnect_0_router_037.sv(49) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_037.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_037.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_037.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718688733348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_037.sv 2 2 " "Found 2 design units, including 2 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_037.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_router_037_default_decode " "Found entity 1: SDR_MSOC_mm_interconnect_0_router_037_default_decode" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_037.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_037.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733350 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDR_MSOC_mm_interconnect_0_router_037 " "Found entity 2: SDR_MSOC_mm_interconnect_0_router_037" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_037.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_037.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733350 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SDR_MSOC_mm_interconnect_0_router_033.sv(48) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_033.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_033.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_033.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718688733353 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SDR_MSOC_mm_interconnect_0_router_033.sv(49) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_033.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_033.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_033.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718688733353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_033.sv 2 2 " "Found 2 design units, including 2 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_033.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_router_033_default_decode " "Found entity 1: SDR_MSOC_mm_interconnect_0_router_033_default_decode" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_033.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_033.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733355 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDR_MSOC_mm_interconnect_0_router_033 " "Found entity 2: SDR_MSOC_mm_interconnect_0_router_033" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_033.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_033.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733355 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SDR_MSOC_mm_interconnect_0_router_031.sv(48) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_031.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_031.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_031.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718688733358 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SDR_MSOC_mm_interconnect_0_router_031.sv(49) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_031.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_031.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_031.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718688733358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_031.sv 2 2 " "Found 2 design units, including 2 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_031.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_router_031_default_decode " "Found entity 1: SDR_MSOC_mm_interconnect_0_router_031_default_decode" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_031.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_031.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733360 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDR_MSOC_mm_interconnect_0_router_031 " "Found entity 2: SDR_MSOC_mm_interconnect_0_router_031" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_031.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_031.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733360 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SDR_MSOC_mm_interconnect_0_router_030.sv(48) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_030.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_030.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_030.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718688733362 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SDR_MSOC_mm_interconnect_0_router_030.sv(49) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_030.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_030.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_030.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718688733362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_030.sv 2 2 " "Found 2 design units, including 2 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_030.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_router_030_default_decode " "Found entity 1: SDR_MSOC_mm_interconnect_0_router_030_default_decode" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_030.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_030.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733364 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDR_MSOC_mm_interconnect_0_router_030 " "Found entity 2: SDR_MSOC_mm_interconnect_0_router_030" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_030.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_030.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733364 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SDR_MSOC_mm_interconnect_0_router_028.sv(48) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_028.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_028.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_028.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718688733367 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SDR_MSOC_mm_interconnect_0_router_028.sv(49) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_028.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_028.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_028.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718688733367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_028.sv 2 2 " "Found 2 design units, including 2 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_028.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_router_028_default_decode " "Found entity 1: SDR_MSOC_mm_interconnect_0_router_028_default_decode" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_028.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_028.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733369 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDR_MSOC_mm_interconnect_0_router_028 " "Found entity 2: SDR_MSOC_mm_interconnect_0_router_028" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_028.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_028.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733369 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SDR_MSOC_mm_interconnect_0_router_026.sv(48) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_026.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_026.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_026.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718688733372 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SDR_MSOC_mm_interconnect_0_router_026.sv(49) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_026.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_026.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_026.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718688733372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_026.sv 2 2 " "Found 2 design units, including 2 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_026.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_router_026_default_decode " "Found entity 1: SDR_MSOC_mm_interconnect_0_router_026_default_decode" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_026.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_026.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733374 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDR_MSOC_mm_interconnect_0_router_026 " "Found entity 2: SDR_MSOC_mm_interconnect_0_router_026" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_026.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_026.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733374 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SDR_MSOC_mm_interconnect_0_router_025.sv(48) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_025.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_025.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_025.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718688733376 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SDR_MSOC_mm_interconnect_0_router_025.sv(49) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_025.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_025.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_025.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718688733377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_025.sv 2 2 " "Found 2 design units, including 2 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_025.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_router_025_default_decode " "Found entity 1: SDR_MSOC_mm_interconnect_0_router_025_default_decode" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_025.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_025.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733379 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDR_MSOC_mm_interconnect_0_router_025 " "Found entity 2: SDR_MSOC_mm_interconnect_0_router_025" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_025.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_025.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733379 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SDR_MSOC_mm_interconnect_0_router_024.sv(48) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_024.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_024.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_024.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718688733381 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SDR_MSOC_mm_interconnect_0_router_024.sv(49) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_024.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_024.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_024.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718688733382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_024.sv 2 2 " "Found 2 design units, including 2 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_024.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_router_024_default_decode " "Found entity 1: SDR_MSOC_mm_interconnect_0_router_024_default_decode" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_024.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_024.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733384 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDR_MSOC_mm_interconnect_0_router_024 " "Found entity 2: SDR_MSOC_mm_interconnect_0_router_024" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_024.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_024.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733384 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SDR_MSOC_mm_interconnect_0_router_021.sv(48) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_021.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_021.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_021.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718688733386 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SDR_MSOC_mm_interconnect_0_router_021.sv(49) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_021.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_021.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_021.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718688733386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_021.sv 2 2 " "Found 2 design units, including 2 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_021.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_router_021_default_decode " "Found entity 1: SDR_MSOC_mm_interconnect_0_router_021_default_decode" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_021.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_021.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733388 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDR_MSOC_mm_interconnect_0_router_021 " "Found entity 2: SDR_MSOC_mm_interconnect_0_router_021" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_021.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_021.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733388 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SDR_MSOC_mm_interconnect_0_router_014.sv(48) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_014.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_014.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_014.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718688733391 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SDR_MSOC_mm_interconnect_0_router_014.sv(49) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_014.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_014.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_014.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718688733391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_014.sv 2 2 " "Found 2 design units, including 2 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_014.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_router_014_default_decode " "Found entity 1: SDR_MSOC_mm_interconnect_0_router_014_default_decode" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_014.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_014.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733393 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDR_MSOC_mm_interconnect_0_router_014 " "Found entity 2: SDR_MSOC_mm_interconnect_0_router_014" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_014.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_014.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733393 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SDR_MSOC_mm_interconnect_0_router_012.sv(48) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_012.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_012.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_012.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718688733396 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SDR_MSOC_mm_interconnect_0_router_012.sv(49) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_012.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_012.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_012.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718688733396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_012.sv 2 2 " "Found 2 design units, including 2 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_012.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_router_012_default_decode " "Found entity 1: SDR_MSOC_mm_interconnect_0_router_012_default_decode" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_012.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_012.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733398 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDR_MSOC_mm_interconnect_0_router_012 " "Found entity 2: SDR_MSOC_mm_interconnect_0_router_012" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_012.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_012.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733398 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SDR_MSOC_mm_interconnect_0_router_011.sv(48) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_011.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_011.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_011.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718688733400 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SDR_MSOC_mm_interconnect_0_router_011.sv(49) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_011.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_011.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_011.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718688733401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_011.sv 2 2 " "Found 2 design units, including 2 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_router_011_default_decode " "Found entity 1: SDR_MSOC_mm_interconnect_0_router_011_default_decode" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_011.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_011.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733403 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDR_MSOC_mm_interconnect_0_router_011 " "Found entity 2: SDR_MSOC_mm_interconnect_0_router_011" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_011.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_011.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733403 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SDR_MSOC_mm_interconnect_0_router_010.sv(48) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_010.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_010.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_010.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718688733405 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SDR_MSOC_mm_interconnect_0_router_010.sv(49) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_010.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_010.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_010.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718688733406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_010.sv 2 2 " "Found 2 design units, including 2 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_router_010_default_decode " "Found entity 1: SDR_MSOC_mm_interconnect_0_router_010_default_decode" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_010.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_010.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733408 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDR_MSOC_mm_interconnect_0_router_010 " "Found entity 2: SDR_MSOC_mm_interconnect_0_router_010" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_010.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_010.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733408 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SDR_MSOC_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_009.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718688733411 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SDR_MSOC_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_009.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718688733411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_router_009_default_decode " "Found entity 1: SDR_MSOC_mm_interconnect_0_router_009_default_decode" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_009.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733413 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDR_MSOC_mm_interconnect_0_router_009 " "Found entity 2: SDR_MSOC_mm_interconnect_0_router_009" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_009.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733413 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SDR_MSOC_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_008.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718688733415 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SDR_MSOC_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_008.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718688733416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_router_008_default_decode " "Found entity 1: SDR_MSOC_mm_interconnect_0_router_008_default_decode" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_008.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733418 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDR_MSOC_mm_interconnect_0_router_008 " "Found entity 2: SDR_MSOC_mm_interconnect_0_router_008" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_008.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733418 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SDR_MSOC_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_007.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718688733420 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SDR_MSOC_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_007.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718688733420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_router_007_default_decode " "Found entity 1: SDR_MSOC_mm_interconnect_0_router_007_default_decode" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_007.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733423 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDR_MSOC_mm_interconnect_0_router_007 " "Found entity 2: SDR_MSOC_mm_interconnect_0_router_007" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_007.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733423 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SDR_MSOC_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_006.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718688733425 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SDR_MSOC_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_006.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718688733425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_router_006_default_decode " "Found entity 1: SDR_MSOC_mm_interconnect_0_router_006_default_decode" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_006.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733428 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDR_MSOC_mm_interconnect_0_router_006 " "Found entity 2: SDR_MSOC_mm_interconnect_0_router_006" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_006.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733428 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SDR_MSOC_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_005.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718688733430 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SDR_MSOC_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_005.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718688733430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_router_005_default_decode " "Found entity 1: SDR_MSOC_mm_interconnect_0_router_005_default_decode" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_005.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733433 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDR_MSOC_mm_interconnect_0_router_005 " "Found entity 2: SDR_MSOC_mm_interconnect_0_router_005" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_005.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733433 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SDR_MSOC_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_004.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718688733436 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SDR_MSOC_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_004.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718688733436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_router_004_default_decode " "Found entity 1: SDR_MSOC_mm_interconnect_0_router_004_default_decode" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_004.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733439 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDR_MSOC_mm_interconnect_0_router_004 " "Found entity 2: SDR_MSOC_mm_interconnect_0_router_004" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_004.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733439 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SDR_MSOC_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_003.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718688733442 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SDR_MSOC_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_003.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718688733442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_router_003_default_decode " "Found entity 1: SDR_MSOC_mm_interconnect_0_router_003_default_decode" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_003.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733444 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDR_MSOC_mm_interconnect_0_router_003 " "Found entity 2: SDR_MSOC_mm_interconnect_0_router_003" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_003.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733444 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SDR_MSOC_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_002.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718688733446 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SDR_MSOC_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_002.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718688733447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_router_002_default_decode " "Found entity 1: SDR_MSOC_mm_interconnect_0_router_002_default_decode" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_002.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733449 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDR_MSOC_mm_interconnect_0_router_002 " "Found entity 2: SDR_MSOC_mm_interconnect_0_router_002" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_002.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733449 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SDR_MSOC_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_001.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718688733452 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SDR_MSOC_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_001.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718688733453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_router_001_default_decode " "Found entity 1: SDR_MSOC_mm_interconnect_0_router_001_default_decode" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_001.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733456 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDR_MSOC_mm_interconnect_0_router_001 " "Found entity 2: SDR_MSOC_mm_interconnect_0_router_001" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_001.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733456 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SDR_MSOC_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718688733458 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SDR_MSOC_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at SDR_MSOC_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718688733458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_mm_interconnect_0_router_default_decode " "Found entity 1: SDR_MSOC_mm_interconnect_0_router_default_decode" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733461 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDR_MSOC_mm_interconnect_0_router " "Found entity 2: SDR_MSOC_mm_interconnect_0_router" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "SDR_MSOC/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "SDR_MSOC/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "SDR_MSOC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "SDR_MSOC/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "SDR_MSOC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "SDR_MSOC/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_timer " "Found entity 1: SDR_MSOC_timer" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_timer.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_sysid_1f.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_sysid_1f.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_sysid_1f " "Found entity 1: SDR_MSOC_sysid_1f" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_sysid_1f.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_sysid_1f.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_sysid_1e.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_sysid_1e.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_sysid_1e " "Found entity 1: SDR_MSOC_sysid_1e" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_sysid_1e.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_sysid_1e.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_sysid_1d.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_sysid_1d.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_sysid_1d " "Found entity 1: SDR_MSOC_sysid_1d" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_sysid_1d.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_sysid_1d.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_sysid_1c.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_sysid_1c.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_sysid_1c " "Found entity 1: SDR_MSOC_sysid_1c" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_sysid_1c.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_sysid_1c.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_sysid_1b.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_sysid_1b.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_sysid_1b " "Found entity 1: SDR_MSOC_sysid_1b" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_sysid_1b.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_sysid_1b.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_sys_id.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_sys_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_sys_id " "Found entity 1: SDR_MSOC_sys_id" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_sys_id.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_sys_id.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_sdram_controller.v 2 2 " "Found 2 design units, including 2 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_sdram_controller_input_efifo_module " "Found entity 1: SDR_MSOC_sdram_controller_input_efifo_module" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_sdram_controller.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_sdram_controller.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733530 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDR_MSOC_sdram_controller " "Found entity 2: SDR_MSOC_sdram_controller" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_sdram_controller.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_sdram_controller.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_pll_dffpipe_l2c " "Found entity 1: SDR_MSOC_pll_dffpipe_l2c" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_pll.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733538 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDR_MSOC_pll_stdsync_sv6 " "Found entity 2: SDR_MSOC_pll_stdsync_sv6" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_pll.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733538 ""} { "Info" "ISGN_ENTITY_NAME" "3 SDR_MSOC_pll_altpll_5ra2 " "Found entity 3: SDR_MSOC_pll_altpll_5ra2" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_pll.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733538 ""} { "Info" "ISGN_ENTITY_NAME" "4 SDR_MSOC_pll " "Found entity 4: SDR_MSOC_pll" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_pll.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_jtag_uart_sim_scfifo_w " "Found entity 1: SDR_MSOC_jtag_uart_sim_scfifo_w" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_jtag_uart.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733549 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDR_MSOC_jtag_uart_scfifo_w " "Found entity 2: SDR_MSOC_jtag_uart_scfifo_w" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_jtag_uart.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733549 ""} { "Info" "ISGN_ENTITY_NAME" "3 SDR_MSOC_jtag_uart_sim_scfifo_r " "Found entity 3: SDR_MSOC_jtag_uart_sim_scfifo_r" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_jtag_uart.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733549 ""} { "Info" "ISGN_ENTITY_NAME" "4 SDR_MSOC_jtag_uart_scfifo_r " "Found entity 4: SDR_MSOC_jtag_uart_scfifo_r" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_jtag_uart.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733549 ""} { "Info" "ISGN_ENTITY_NAME" "5 SDR_MSOC_jtag_uart " "Found entity 5: SDR_MSOC_jtag_uart" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_jtag_uart.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_fifo_q_1.v 3 3 " "Found 3 design units, including 3 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_fifo_q_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_fifo_q_1_single_clock_fifo " "Found entity 1: SDR_MSOC_fifo_q_1_single_clock_fifo" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_fifo_q_1.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_fifo_q_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733557 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDR_MSOC_fifo_q_1_scfifo_with_controls " "Found entity 2: SDR_MSOC_fifo_q_1_scfifo_with_controls" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_fifo_q_1.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_fifo_q_1.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733557 ""} { "Info" "ISGN_ENTITY_NAME" "3 SDR_MSOC_fifo_q_1 " "Found entity 3: SDR_MSOC_fifo_q_1" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_fifo_q_1.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_fifo_q_1.v" 459 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_fifo_1b.v 3 3 " "Found 3 design units, including 3 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_fifo_1b.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_fifo_1b_single_clock_fifo " "Found entity 1: SDR_MSOC_fifo_1b_single_clock_fifo" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_fifo_1b.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_fifo_1b.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733566 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDR_MSOC_fifo_1b_scfifo_with_controls " "Found entity 2: SDR_MSOC_fifo_1b_scfifo_with_controls" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_fifo_1b.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_fifo_1b.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733566 ""} { "Info" "ISGN_ENTITY_NAME" "3 SDR_MSOC_fifo_1b " "Found entity 3: SDR_MSOC_fifo_1b" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_fifo_1b.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_fifo_1b.v" 459 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1f.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1f.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_cpu_1f " "Found entity 1: SDR_MSOC_cpu_1f" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1f_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1f_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_cpu_1f_cpu_register_bank_a_module " "Found entity 1: SDR_MSOC_cpu_1f_cpu_register_bank_a_module" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733613 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDR_MSOC_cpu_1f_cpu_register_bank_b_module " "Found entity 2: SDR_MSOC_cpu_1f_cpu_register_bank_b_module" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733613 ""} { "Info" "ISGN_ENTITY_NAME" "3 SDR_MSOC_cpu_1f_cpu_nios2_oci_debug " "Found entity 3: SDR_MSOC_cpu_1f_cpu_nios2_oci_debug" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733613 ""} { "Info" "ISGN_ENTITY_NAME" "4 SDR_MSOC_cpu_1f_cpu_nios2_oci_break " "Found entity 4: SDR_MSOC_cpu_1f_cpu_nios2_oci_break" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733613 ""} { "Info" "ISGN_ENTITY_NAME" "5 SDR_MSOC_cpu_1f_cpu_nios2_oci_xbrk " "Found entity 5: SDR_MSOC_cpu_1f_cpu_nios2_oci_xbrk" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733613 ""} { "Info" "ISGN_ENTITY_NAME" "6 SDR_MSOC_cpu_1f_cpu_nios2_oci_dbrk " "Found entity 6: SDR_MSOC_cpu_1f_cpu_nios2_oci_dbrk" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733613 ""} { "Info" "ISGN_ENTITY_NAME" "7 SDR_MSOC_cpu_1f_cpu_nios2_oci_itrace " "Found entity 7: SDR_MSOC_cpu_1f_cpu_nios2_oci_itrace" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733613 ""} { "Info" "ISGN_ENTITY_NAME" "8 SDR_MSOC_cpu_1f_cpu_nios2_oci_td_mode " "Found entity 8: SDR_MSOC_cpu_1f_cpu_nios2_oci_td_mode" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733613 ""} { "Info" "ISGN_ENTITY_NAME" "9 SDR_MSOC_cpu_1f_cpu_nios2_oci_dtrace " "Found entity 9: SDR_MSOC_cpu_1f_cpu_nios2_oci_dtrace" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733613 ""} { "Info" "ISGN_ENTITY_NAME" "10 SDR_MSOC_cpu_1f_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: SDR_MSOC_cpu_1f_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733613 ""} { "Info" "ISGN_ENTITY_NAME" "11 SDR_MSOC_cpu_1f_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: SDR_MSOC_cpu_1f_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733613 ""} { "Info" "ISGN_ENTITY_NAME" "12 SDR_MSOC_cpu_1f_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: SDR_MSOC_cpu_1f_cpu_nios2_oci_fifo_cnt_inc" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733613 ""} { "Info" "ISGN_ENTITY_NAME" "13 SDR_MSOC_cpu_1f_cpu_nios2_oci_fifo " "Found entity 13: SDR_MSOC_cpu_1f_cpu_nios2_oci_fifo" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733613 ""} { "Info" "ISGN_ENTITY_NAME" "14 SDR_MSOC_cpu_1f_cpu_nios2_oci_pib " "Found entity 14: SDR_MSOC_cpu_1f_cpu_nios2_oci_pib" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733613 ""} { "Info" "ISGN_ENTITY_NAME" "15 SDR_MSOC_cpu_1f_cpu_nios2_oci_im " "Found entity 15: SDR_MSOC_cpu_1f_cpu_nios2_oci_im" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733613 ""} { "Info" "ISGN_ENTITY_NAME" "16 SDR_MSOC_cpu_1f_cpu_nios2_performance_monitors " "Found entity 16: SDR_MSOC_cpu_1f_cpu_nios2_performance_monitors" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733613 ""} { "Info" "ISGN_ENTITY_NAME" "17 SDR_MSOC_cpu_1f_cpu_nios2_avalon_reg " "Found entity 17: SDR_MSOC_cpu_1f_cpu_nios2_avalon_reg" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733613 ""} { "Info" "ISGN_ENTITY_NAME" "18 SDR_MSOC_cpu_1f_cpu_ociram_sp_ram_module " "Found entity 18: SDR_MSOC_cpu_1f_cpu_ociram_sp_ram_module" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733613 ""} { "Info" "ISGN_ENTITY_NAME" "19 SDR_MSOC_cpu_1f_cpu_nios2_ocimem " "Found entity 19: SDR_MSOC_cpu_1f_cpu_nios2_ocimem" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733613 ""} { "Info" "ISGN_ENTITY_NAME" "20 SDR_MSOC_cpu_1f_cpu_nios2_oci " "Found entity 20: SDR_MSOC_cpu_1f_cpu_nios2_oci" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733613 ""} { "Info" "ISGN_ENTITY_NAME" "21 SDR_MSOC_cpu_1f_cpu " "Found entity 21: SDR_MSOC_cpu_1f_cpu" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1f_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1f_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_cpu_1f_cpu_debug_slave_sysclk " "Found entity 1: SDR_MSOC_cpu_1f_cpu_debug_slave_sysclk" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu_debug_slave_sysclk.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1f_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1f_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_cpu_1f_cpu_debug_slave_tck " "Found entity 1: SDR_MSOC_cpu_1f_cpu_debug_slave_tck" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu_debug_slave_tck.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1f_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1f_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_cpu_1f_cpu_debug_slave_wrapper " "Found entity 1: SDR_MSOC_cpu_1f_cpu_debug_slave_wrapper" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu_debug_slave_wrapper.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1f_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1f_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_cpu_1f_cpu_test_bench " "Found entity 1: SDR_MSOC_cpu_1f_cpu_test_bench" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu_test_bench.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1e.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1e.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_cpu_1e " "Found entity 1: SDR_MSOC_cpu_1e" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1e_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1e_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_cpu_1e_cpu_register_bank_a_module " "Found entity 1: SDR_MSOC_cpu_1e_cpu_register_bank_a_module" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733687 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDR_MSOC_cpu_1e_cpu_register_bank_b_module " "Found entity 2: SDR_MSOC_cpu_1e_cpu_register_bank_b_module" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733687 ""} { "Info" "ISGN_ENTITY_NAME" "3 SDR_MSOC_cpu_1e_cpu_nios2_oci_debug " "Found entity 3: SDR_MSOC_cpu_1e_cpu_nios2_oci_debug" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733687 ""} { "Info" "ISGN_ENTITY_NAME" "4 SDR_MSOC_cpu_1e_cpu_nios2_oci_break " "Found entity 4: SDR_MSOC_cpu_1e_cpu_nios2_oci_break" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733687 ""} { "Info" "ISGN_ENTITY_NAME" "5 SDR_MSOC_cpu_1e_cpu_nios2_oci_xbrk " "Found entity 5: SDR_MSOC_cpu_1e_cpu_nios2_oci_xbrk" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733687 ""} { "Info" "ISGN_ENTITY_NAME" "6 SDR_MSOC_cpu_1e_cpu_nios2_oci_dbrk " "Found entity 6: SDR_MSOC_cpu_1e_cpu_nios2_oci_dbrk" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733687 ""} { "Info" "ISGN_ENTITY_NAME" "7 SDR_MSOC_cpu_1e_cpu_nios2_oci_itrace " "Found entity 7: SDR_MSOC_cpu_1e_cpu_nios2_oci_itrace" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733687 ""} { "Info" "ISGN_ENTITY_NAME" "8 SDR_MSOC_cpu_1e_cpu_nios2_oci_td_mode " "Found entity 8: SDR_MSOC_cpu_1e_cpu_nios2_oci_td_mode" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733687 ""} { "Info" "ISGN_ENTITY_NAME" "9 SDR_MSOC_cpu_1e_cpu_nios2_oci_dtrace " "Found entity 9: SDR_MSOC_cpu_1e_cpu_nios2_oci_dtrace" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733687 ""} { "Info" "ISGN_ENTITY_NAME" "10 SDR_MSOC_cpu_1e_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: SDR_MSOC_cpu_1e_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733687 ""} { "Info" "ISGN_ENTITY_NAME" "11 SDR_MSOC_cpu_1e_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: SDR_MSOC_cpu_1e_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733687 ""} { "Info" "ISGN_ENTITY_NAME" "12 SDR_MSOC_cpu_1e_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: SDR_MSOC_cpu_1e_cpu_nios2_oci_fifo_cnt_inc" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733687 ""} { "Info" "ISGN_ENTITY_NAME" "13 SDR_MSOC_cpu_1e_cpu_nios2_oci_fifo " "Found entity 13: SDR_MSOC_cpu_1e_cpu_nios2_oci_fifo" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733687 ""} { "Info" "ISGN_ENTITY_NAME" "14 SDR_MSOC_cpu_1e_cpu_nios2_oci_pib " "Found entity 14: SDR_MSOC_cpu_1e_cpu_nios2_oci_pib" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733687 ""} { "Info" "ISGN_ENTITY_NAME" "15 SDR_MSOC_cpu_1e_cpu_nios2_oci_im " "Found entity 15: SDR_MSOC_cpu_1e_cpu_nios2_oci_im" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733687 ""} { "Info" "ISGN_ENTITY_NAME" "16 SDR_MSOC_cpu_1e_cpu_nios2_performance_monitors " "Found entity 16: SDR_MSOC_cpu_1e_cpu_nios2_performance_monitors" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733687 ""} { "Info" "ISGN_ENTITY_NAME" "17 SDR_MSOC_cpu_1e_cpu_nios2_avalon_reg " "Found entity 17: SDR_MSOC_cpu_1e_cpu_nios2_avalon_reg" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733687 ""} { "Info" "ISGN_ENTITY_NAME" "18 SDR_MSOC_cpu_1e_cpu_ociram_sp_ram_module " "Found entity 18: SDR_MSOC_cpu_1e_cpu_ociram_sp_ram_module" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733687 ""} { "Info" "ISGN_ENTITY_NAME" "19 SDR_MSOC_cpu_1e_cpu_nios2_ocimem " "Found entity 19: SDR_MSOC_cpu_1e_cpu_nios2_ocimem" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733687 ""} { "Info" "ISGN_ENTITY_NAME" "20 SDR_MSOC_cpu_1e_cpu_nios2_oci " "Found entity 20: SDR_MSOC_cpu_1e_cpu_nios2_oci" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733687 ""} { "Info" "ISGN_ENTITY_NAME" "21 SDR_MSOC_cpu_1e_cpu " "Found entity 21: SDR_MSOC_cpu_1e_cpu" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1e_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1e_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_cpu_1e_cpu_debug_slave_sysclk " "Found entity 1: SDR_MSOC_cpu_1e_cpu_debug_slave_sysclk" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu_debug_slave_sysclk.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1e_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1e_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_cpu_1e_cpu_debug_slave_tck " "Found entity 1: SDR_MSOC_cpu_1e_cpu_debug_slave_tck" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu_debug_slave_tck.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1e_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1e_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_cpu_1e_cpu_debug_slave_wrapper " "Found entity 1: SDR_MSOC_cpu_1e_cpu_debug_slave_wrapper" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu_debug_slave_wrapper.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1e_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1e_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_cpu_1e_cpu_test_bench " "Found entity 1: SDR_MSOC_cpu_1e_cpu_test_bench" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu_test_bench.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1d.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1d.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_cpu_1d " "Found entity 1: SDR_MSOC_cpu_1d" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1d_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1d_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_cpu_1d_cpu_register_bank_a_module " "Found entity 1: SDR_MSOC_cpu_1d_cpu_register_bank_a_module" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733766 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDR_MSOC_cpu_1d_cpu_register_bank_b_module " "Found entity 2: SDR_MSOC_cpu_1d_cpu_register_bank_b_module" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733766 ""} { "Info" "ISGN_ENTITY_NAME" "3 SDR_MSOC_cpu_1d_cpu_nios2_oci_debug " "Found entity 3: SDR_MSOC_cpu_1d_cpu_nios2_oci_debug" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733766 ""} { "Info" "ISGN_ENTITY_NAME" "4 SDR_MSOC_cpu_1d_cpu_nios2_oci_break " "Found entity 4: SDR_MSOC_cpu_1d_cpu_nios2_oci_break" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733766 ""} { "Info" "ISGN_ENTITY_NAME" "5 SDR_MSOC_cpu_1d_cpu_nios2_oci_xbrk " "Found entity 5: SDR_MSOC_cpu_1d_cpu_nios2_oci_xbrk" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733766 ""} { "Info" "ISGN_ENTITY_NAME" "6 SDR_MSOC_cpu_1d_cpu_nios2_oci_dbrk " "Found entity 6: SDR_MSOC_cpu_1d_cpu_nios2_oci_dbrk" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733766 ""} { "Info" "ISGN_ENTITY_NAME" "7 SDR_MSOC_cpu_1d_cpu_nios2_oci_itrace " "Found entity 7: SDR_MSOC_cpu_1d_cpu_nios2_oci_itrace" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733766 ""} { "Info" "ISGN_ENTITY_NAME" "8 SDR_MSOC_cpu_1d_cpu_nios2_oci_td_mode " "Found entity 8: SDR_MSOC_cpu_1d_cpu_nios2_oci_td_mode" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733766 ""} { "Info" "ISGN_ENTITY_NAME" "9 SDR_MSOC_cpu_1d_cpu_nios2_oci_dtrace " "Found entity 9: SDR_MSOC_cpu_1d_cpu_nios2_oci_dtrace" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733766 ""} { "Info" "ISGN_ENTITY_NAME" "10 SDR_MSOC_cpu_1d_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: SDR_MSOC_cpu_1d_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733766 ""} { "Info" "ISGN_ENTITY_NAME" "11 SDR_MSOC_cpu_1d_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: SDR_MSOC_cpu_1d_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733766 ""} { "Info" "ISGN_ENTITY_NAME" "12 SDR_MSOC_cpu_1d_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: SDR_MSOC_cpu_1d_cpu_nios2_oci_fifo_cnt_inc" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733766 ""} { "Info" "ISGN_ENTITY_NAME" "13 SDR_MSOC_cpu_1d_cpu_nios2_oci_fifo " "Found entity 13: SDR_MSOC_cpu_1d_cpu_nios2_oci_fifo" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733766 ""} { "Info" "ISGN_ENTITY_NAME" "14 SDR_MSOC_cpu_1d_cpu_nios2_oci_pib " "Found entity 14: SDR_MSOC_cpu_1d_cpu_nios2_oci_pib" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733766 ""} { "Info" "ISGN_ENTITY_NAME" "15 SDR_MSOC_cpu_1d_cpu_nios2_oci_im " "Found entity 15: SDR_MSOC_cpu_1d_cpu_nios2_oci_im" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733766 ""} { "Info" "ISGN_ENTITY_NAME" "16 SDR_MSOC_cpu_1d_cpu_nios2_performance_monitors " "Found entity 16: SDR_MSOC_cpu_1d_cpu_nios2_performance_monitors" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733766 ""} { "Info" "ISGN_ENTITY_NAME" "17 SDR_MSOC_cpu_1d_cpu_nios2_avalon_reg " "Found entity 17: SDR_MSOC_cpu_1d_cpu_nios2_avalon_reg" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733766 ""} { "Info" "ISGN_ENTITY_NAME" "18 SDR_MSOC_cpu_1d_cpu_ociram_sp_ram_module " "Found entity 18: SDR_MSOC_cpu_1d_cpu_ociram_sp_ram_module" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733766 ""} { "Info" "ISGN_ENTITY_NAME" "19 SDR_MSOC_cpu_1d_cpu_nios2_ocimem " "Found entity 19: SDR_MSOC_cpu_1d_cpu_nios2_ocimem" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733766 ""} { "Info" "ISGN_ENTITY_NAME" "20 SDR_MSOC_cpu_1d_cpu_nios2_oci " "Found entity 20: SDR_MSOC_cpu_1d_cpu_nios2_oci" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733766 ""} { "Info" "ISGN_ENTITY_NAME" "21 SDR_MSOC_cpu_1d_cpu " "Found entity 21: SDR_MSOC_cpu_1d_cpu" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1d_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1d_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_cpu_1d_cpu_debug_slave_sysclk " "Found entity 1: SDR_MSOC_cpu_1d_cpu_debug_slave_sysclk" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu_debug_slave_sysclk.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1d_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1d_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_cpu_1d_cpu_debug_slave_tck " "Found entity 1: SDR_MSOC_cpu_1d_cpu_debug_slave_tck" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu_debug_slave_tck.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1d_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1d_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_cpu_1d_cpu_debug_slave_wrapper " "Found entity 1: SDR_MSOC_cpu_1d_cpu_debug_slave_wrapper" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu_debug_slave_wrapper.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1d_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1d_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_cpu_1d_cpu_test_bench " "Found entity 1: SDR_MSOC_cpu_1d_cpu_test_bench" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu_test_bench.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1c.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1c.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_cpu_1c " "Found entity 1: SDR_MSOC_cpu_1c" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1c_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1c_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_cpu_1c_cpu_register_bank_a_module " "Found entity 1: SDR_MSOC_cpu_1c_cpu_register_bank_a_module" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733848 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDR_MSOC_cpu_1c_cpu_register_bank_b_module " "Found entity 2: SDR_MSOC_cpu_1c_cpu_register_bank_b_module" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733848 ""} { "Info" "ISGN_ENTITY_NAME" "3 SDR_MSOC_cpu_1c_cpu_nios2_oci_debug " "Found entity 3: SDR_MSOC_cpu_1c_cpu_nios2_oci_debug" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733848 ""} { "Info" "ISGN_ENTITY_NAME" "4 SDR_MSOC_cpu_1c_cpu_nios2_oci_break " "Found entity 4: SDR_MSOC_cpu_1c_cpu_nios2_oci_break" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733848 ""} { "Info" "ISGN_ENTITY_NAME" "5 SDR_MSOC_cpu_1c_cpu_nios2_oci_xbrk " "Found entity 5: SDR_MSOC_cpu_1c_cpu_nios2_oci_xbrk" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733848 ""} { "Info" "ISGN_ENTITY_NAME" "6 SDR_MSOC_cpu_1c_cpu_nios2_oci_dbrk " "Found entity 6: SDR_MSOC_cpu_1c_cpu_nios2_oci_dbrk" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733848 ""} { "Info" "ISGN_ENTITY_NAME" "7 SDR_MSOC_cpu_1c_cpu_nios2_oci_itrace " "Found entity 7: SDR_MSOC_cpu_1c_cpu_nios2_oci_itrace" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733848 ""} { "Info" "ISGN_ENTITY_NAME" "8 SDR_MSOC_cpu_1c_cpu_nios2_oci_td_mode " "Found entity 8: SDR_MSOC_cpu_1c_cpu_nios2_oci_td_mode" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733848 ""} { "Info" "ISGN_ENTITY_NAME" "9 SDR_MSOC_cpu_1c_cpu_nios2_oci_dtrace " "Found entity 9: SDR_MSOC_cpu_1c_cpu_nios2_oci_dtrace" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733848 ""} { "Info" "ISGN_ENTITY_NAME" "10 SDR_MSOC_cpu_1c_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: SDR_MSOC_cpu_1c_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733848 ""} { "Info" "ISGN_ENTITY_NAME" "11 SDR_MSOC_cpu_1c_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: SDR_MSOC_cpu_1c_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733848 ""} { "Info" "ISGN_ENTITY_NAME" "12 SDR_MSOC_cpu_1c_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: SDR_MSOC_cpu_1c_cpu_nios2_oci_fifo_cnt_inc" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733848 ""} { "Info" "ISGN_ENTITY_NAME" "13 SDR_MSOC_cpu_1c_cpu_nios2_oci_fifo " "Found entity 13: SDR_MSOC_cpu_1c_cpu_nios2_oci_fifo" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733848 ""} { "Info" "ISGN_ENTITY_NAME" "14 SDR_MSOC_cpu_1c_cpu_nios2_oci_pib " "Found entity 14: SDR_MSOC_cpu_1c_cpu_nios2_oci_pib" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733848 ""} { "Info" "ISGN_ENTITY_NAME" "15 SDR_MSOC_cpu_1c_cpu_nios2_oci_im " "Found entity 15: SDR_MSOC_cpu_1c_cpu_nios2_oci_im" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733848 ""} { "Info" "ISGN_ENTITY_NAME" "16 SDR_MSOC_cpu_1c_cpu_nios2_performance_monitors " "Found entity 16: SDR_MSOC_cpu_1c_cpu_nios2_performance_monitors" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733848 ""} { "Info" "ISGN_ENTITY_NAME" "17 SDR_MSOC_cpu_1c_cpu_nios2_avalon_reg " "Found entity 17: SDR_MSOC_cpu_1c_cpu_nios2_avalon_reg" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733848 ""} { "Info" "ISGN_ENTITY_NAME" "18 SDR_MSOC_cpu_1c_cpu_ociram_sp_ram_module " "Found entity 18: SDR_MSOC_cpu_1c_cpu_ociram_sp_ram_module" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733848 ""} { "Info" "ISGN_ENTITY_NAME" "19 SDR_MSOC_cpu_1c_cpu_nios2_ocimem " "Found entity 19: SDR_MSOC_cpu_1c_cpu_nios2_ocimem" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733848 ""} { "Info" "ISGN_ENTITY_NAME" "20 SDR_MSOC_cpu_1c_cpu_nios2_oci " "Found entity 20: SDR_MSOC_cpu_1c_cpu_nios2_oci" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733848 ""} { "Info" "ISGN_ENTITY_NAME" "21 SDR_MSOC_cpu_1c_cpu " "Found entity 21: SDR_MSOC_cpu_1c_cpu" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1c_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1c_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_cpu_1c_cpu_debug_slave_sysclk " "Found entity 1: SDR_MSOC_cpu_1c_cpu_debug_slave_sysclk" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu_debug_slave_sysclk.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1c_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1c_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_cpu_1c_cpu_debug_slave_tck " "Found entity 1: SDR_MSOC_cpu_1c_cpu_debug_slave_tck" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu_debug_slave_tck.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1c_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1c_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_cpu_1c_cpu_debug_slave_wrapper " "Found entity 1: SDR_MSOC_cpu_1c_cpu_debug_slave_wrapper" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu_debug_slave_wrapper.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1c_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1c_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_cpu_1c_cpu_test_bench " "Found entity 1: SDR_MSOC_cpu_1c_cpu_test_bench" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu_test_bench.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1b.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1b.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_cpu_1b " "Found entity 1: SDR_MSOC_cpu_1b" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1b_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1b_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_cpu_1b_cpu_register_bank_a_module " "Found entity 1: SDR_MSOC_cpu_1b_cpu_register_bank_a_module" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733931 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDR_MSOC_cpu_1b_cpu_register_bank_b_module " "Found entity 2: SDR_MSOC_cpu_1b_cpu_register_bank_b_module" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733931 ""} { "Info" "ISGN_ENTITY_NAME" "3 SDR_MSOC_cpu_1b_cpu_nios2_oci_debug " "Found entity 3: SDR_MSOC_cpu_1b_cpu_nios2_oci_debug" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733931 ""} { "Info" "ISGN_ENTITY_NAME" "4 SDR_MSOC_cpu_1b_cpu_nios2_oci_break " "Found entity 4: SDR_MSOC_cpu_1b_cpu_nios2_oci_break" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733931 ""} { "Info" "ISGN_ENTITY_NAME" "5 SDR_MSOC_cpu_1b_cpu_nios2_oci_xbrk " "Found entity 5: SDR_MSOC_cpu_1b_cpu_nios2_oci_xbrk" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733931 ""} { "Info" "ISGN_ENTITY_NAME" "6 SDR_MSOC_cpu_1b_cpu_nios2_oci_dbrk " "Found entity 6: SDR_MSOC_cpu_1b_cpu_nios2_oci_dbrk" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733931 ""} { "Info" "ISGN_ENTITY_NAME" "7 SDR_MSOC_cpu_1b_cpu_nios2_oci_itrace " "Found entity 7: SDR_MSOC_cpu_1b_cpu_nios2_oci_itrace" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733931 ""} { "Info" "ISGN_ENTITY_NAME" "8 SDR_MSOC_cpu_1b_cpu_nios2_oci_td_mode " "Found entity 8: SDR_MSOC_cpu_1b_cpu_nios2_oci_td_mode" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733931 ""} { "Info" "ISGN_ENTITY_NAME" "9 SDR_MSOC_cpu_1b_cpu_nios2_oci_dtrace " "Found entity 9: SDR_MSOC_cpu_1b_cpu_nios2_oci_dtrace" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733931 ""} { "Info" "ISGN_ENTITY_NAME" "10 SDR_MSOC_cpu_1b_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: SDR_MSOC_cpu_1b_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733931 ""} { "Info" "ISGN_ENTITY_NAME" "11 SDR_MSOC_cpu_1b_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: SDR_MSOC_cpu_1b_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733931 ""} { "Info" "ISGN_ENTITY_NAME" "12 SDR_MSOC_cpu_1b_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: SDR_MSOC_cpu_1b_cpu_nios2_oci_fifo_cnt_inc" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733931 ""} { "Info" "ISGN_ENTITY_NAME" "13 SDR_MSOC_cpu_1b_cpu_nios2_oci_fifo " "Found entity 13: SDR_MSOC_cpu_1b_cpu_nios2_oci_fifo" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733931 ""} { "Info" "ISGN_ENTITY_NAME" "14 SDR_MSOC_cpu_1b_cpu_nios2_oci_pib " "Found entity 14: SDR_MSOC_cpu_1b_cpu_nios2_oci_pib" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733931 ""} { "Info" "ISGN_ENTITY_NAME" "15 SDR_MSOC_cpu_1b_cpu_nios2_oci_im " "Found entity 15: SDR_MSOC_cpu_1b_cpu_nios2_oci_im" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733931 ""} { "Info" "ISGN_ENTITY_NAME" "16 SDR_MSOC_cpu_1b_cpu_nios2_performance_monitors " "Found entity 16: SDR_MSOC_cpu_1b_cpu_nios2_performance_monitors" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733931 ""} { "Info" "ISGN_ENTITY_NAME" "17 SDR_MSOC_cpu_1b_cpu_nios2_avalon_reg " "Found entity 17: SDR_MSOC_cpu_1b_cpu_nios2_avalon_reg" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733931 ""} { "Info" "ISGN_ENTITY_NAME" "18 SDR_MSOC_cpu_1b_cpu_ociram_sp_ram_module " "Found entity 18: SDR_MSOC_cpu_1b_cpu_ociram_sp_ram_module" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733931 ""} { "Info" "ISGN_ENTITY_NAME" "19 SDR_MSOC_cpu_1b_cpu_nios2_ocimem " "Found entity 19: SDR_MSOC_cpu_1b_cpu_nios2_ocimem" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733931 ""} { "Info" "ISGN_ENTITY_NAME" "20 SDR_MSOC_cpu_1b_cpu_nios2_oci " "Found entity 20: SDR_MSOC_cpu_1b_cpu_nios2_oci" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733931 ""} { "Info" "ISGN_ENTITY_NAME" "21 SDR_MSOC_cpu_1b_cpu " "Found entity 21: SDR_MSOC_cpu_1b_cpu" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1b_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1b_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_cpu_1b_cpu_debug_slave_sysclk " "Found entity 1: SDR_MSOC_cpu_1b_cpu_debug_slave_sysclk" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu_debug_slave_sysclk.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1b_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1b_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_cpu_1b_cpu_debug_slave_tck " "Found entity 1: SDR_MSOC_cpu_1b_cpu_debug_slave_tck" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu_debug_slave_tck.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1b_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1b_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_cpu_1b_cpu_debug_slave_wrapper " "Found entity 1: SDR_MSOC_cpu_1b_cpu_debug_slave_wrapper" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu_debug_slave_wrapper.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1b_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_cpu_1b_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_cpu_1b_cpu_test_bench " "Found entity 1: SDR_MSOC_cpu_1b_cpu_test_bench" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu_test_bench.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_cpu " "Found entity 1: SDR_MSOC_cpu" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688733963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688733963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_cpu_cpu_register_bank_a_module " "Found entity 1: SDR_MSOC_cpu_cpu_register_bank_a_module" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688734016 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDR_MSOC_cpu_cpu_register_bank_b_module " "Found entity 2: SDR_MSOC_cpu_cpu_register_bank_b_module" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688734016 ""} { "Info" "ISGN_ENTITY_NAME" "3 SDR_MSOC_cpu_cpu_nios2_oci_debug " "Found entity 3: SDR_MSOC_cpu_cpu_nios2_oci_debug" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688734016 ""} { "Info" "ISGN_ENTITY_NAME" "4 SDR_MSOC_cpu_cpu_nios2_oci_break " "Found entity 4: SDR_MSOC_cpu_cpu_nios2_oci_break" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688734016 ""} { "Info" "ISGN_ENTITY_NAME" "5 SDR_MSOC_cpu_cpu_nios2_oci_xbrk " "Found entity 5: SDR_MSOC_cpu_cpu_nios2_oci_xbrk" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688734016 ""} { "Info" "ISGN_ENTITY_NAME" "6 SDR_MSOC_cpu_cpu_nios2_oci_dbrk " "Found entity 6: SDR_MSOC_cpu_cpu_nios2_oci_dbrk" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688734016 ""} { "Info" "ISGN_ENTITY_NAME" "7 SDR_MSOC_cpu_cpu_nios2_oci_itrace " "Found entity 7: SDR_MSOC_cpu_cpu_nios2_oci_itrace" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688734016 ""} { "Info" "ISGN_ENTITY_NAME" "8 SDR_MSOC_cpu_cpu_nios2_oci_td_mode " "Found entity 8: SDR_MSOC_cpu_cpu_nios2_oci_td_mode" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688734016 ""} { "Info" "ISGN_ENTITY_NAME" "9 SDR_MSOC_cpu_cpu_nios2_oci_dtrace " "Found entity 9: SDR_MSOC_cpu_cpu_nios2_oci_dtrace" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688734016 ""} { "Info" "ISGN_ENTITY_NAME" "10 SDR_MSOC_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: SDR_MSOC_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688734016 ""} { "Info" "ISGN_ENTITY_NAME" "11 SDR_MSOC_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: SDR_MSOC_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688734016 ""} { "Info" "ISGN_ENTITY_NAME" "12 SDR_MSOC_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: SDR_MSOC_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688734016 ""} { "Info" "ISGN_ENTITY_NAME" "13 SDR_MSOC_cpu_cpu_nios2_oci_fifo " "Found entity 13: SDR_MSOC_cpu_cpu_nios2_oci_fifo" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688734016 ""} { "Info" "ISGN_ENTITY_NAME" "14 SDR_MSOC_cpu_cpu_nios2_oci_pib " "Found entity 14: SDR_MSOC_cpu_cpu_nios2_oci_pib" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688734016 ""} { "Info" "ISGN_ENTITY_NAME" "15 SDR_MSOC_cpu_cpu_nios2_oci_im " "Found entity 15: SDR_MSOC_cpu_cpu_nios2_oci_im" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688734016 ""} { "Info" "ISGN_ENTITY_NAME" "16 SDR_MSOC_cpu_cpu_nios2_performance_monitors " "Found entity 16: SDR_MSOC_cpu_cpu_nios2_performance_monitors" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688734016 ""} { "Info" "ISGN_ENTITY_NAME" "17 SDR_MSOC_cpu_cpu_nios2_avalon_reg " "Found entity 17: SDR_MSOC_cpu_cpu_nios2_avalon_reg" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688734016 ""} { "Info" "ISGN_ENTITY_NAME" "18 SDR_MSOC_cpu_cpu_ociram_sp_ram_module " "Found entity 18: SDR_MSOC_cpu_cpu_ociram_sp_ram_module" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688734016 ""} { "Info" "ISGN_ENTITY_NAME" "19 SDR_MSOC_cpu_cpu_nios2_ocimem " "Found entity 19: SDR_MSOC_cpu_cpu_nios2_ocimem" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688734016 ""} { "Info" "ISGN_ENTITY_NAME" "20 SDR_MSOC_cpu_cpu_nios2_oci " "Found entity 20: SDR_MSOC_cpu_cpu_nios2_oci" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688734016 ""} { "Info" "ISGN_ENTITY_NAME" "21 SDR_MSOC_cpu_cpu " "Found entity 21: SDR_MSOC_cpu_cpu" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688734016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688734016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_cpu_cpu_debug_slave_sysclk " "Found entity 1: SDR_MSOC_cpu_cpu_debug_slave_sysclk" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu_debug_slave_sysclk.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688734023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688734023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_cpu_cpu_debug_slave_tck " "Found entity 1: SDR_MSOC_cpu_cpu_debug_slave_tck" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu_debug_slave_tck.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688734029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688734029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_cpu_cpu_debug_slave_wrapper " "Found entity 1: SDR_MSOC_cpu_cpu_debug_slave_wrapper" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688734036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688734036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_msoc/synthesis/submodules/sdr_msoc_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr_msoc/synthesis/submodules/sdr_msoc_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDR_MSOC_cpu_cpu_test_bench " "Found entity 1: SDR_MSOC_cpu_cpu_test_bench" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu_test_bench.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688734042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688734042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.bdf 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.bdf" "" { Schematic "D:/SEM6/CO503/Lab04/BASELINE_18/TopLevel.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688734045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688734045 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SDR_MSOC_sdram_controller.v(318) " "Verilog HDL or VHDL warning at SDR_MSOC_sdram_controller.v(318): conditional expression evaluates to a constant" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_sdram_controller.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_sdram_controller.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1718688734239 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SDR_MSOC_sdram_controller.v(328) " "Verilog HDL or VHDL warning at SDR_MSOC_sdram_controller.v(328): conditional expression evaluates to a constant" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_sdram_controller.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_sdram_controller.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1718688734239 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SDR_MSOC_sdram_controller.v(338) " "Verilog HDL or VHDL warning at SDR_MSOC_sdram_controller.v(338): conditional expression evaluates to a constant" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_sdram_controller.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_sdram_controller.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1718688734239 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SDR_MSOC_sdram_controller.v(682) " "Verilog HDL or VHDL warning at SDR_MSOC_sdram_controller.v(682): conditional expression evaluates to a constant" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_sdram_controller.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_sdram_controller.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1718688734242 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1718688734442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC SDR_MSOC:inst2 " "Elaborating entity \"SDR_MSOC\" for hierarchy \"SDR_MSOC:inst2\"" {  } { { "TopLevel.bdf" "inst2" { Schematic "D:/SEM6/CO503/Lab04/BASELINE_18/TopLevel.bdf" { { 192 480 896 504 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688734467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu " "Elaborating entity \"SDR_MSOC_cpu\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\"" {  } { { "SDR_MSOC/synthesis/SDR_MSOC.v" "cpu" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/SDR_MSOC.v" 405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688734775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_cpu SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu " "Elaborating entity \"SDR_MSOC_cpu_cpu\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu.v" "cpu" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688734802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_cpu_test_bench SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_test_bench:the_SDR_MSOC_cpu_cpu_test_bench " "Elaborating entity \"SDR_MSOC_cpu_cpu_test_bench\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_test_bench:the_SDR_MSOC_cpu_cpu_test_bench\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "the_SDR_MSOC_cpu_cpu_test_bench" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 3563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688735047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_cpu_register_bank_a_module SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_register_bank_a_module:SDR_MSOC_cpu_cpu_register_bank_a " "Elaborating entity \"SDR_MSOC_cpu_cpu_register_bank_a_module\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_register_bank_a_module:SDR_MSOC_cpu_cpu_register_bank_a\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "SDR_MSOC_cpu_cpu_register_bank_a" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688735089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_register_bank_a_module:SDR_MSOC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_register_bank_a_module:SDR_MSOC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "the_altsyncram" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688735498 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_register_bank_a_module:SDR_MSOC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_register_bank_a_module:SDR_MSOC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688735520 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_register_bank_a_module:SDR_MSOC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_register_bank_a_module:SDR_MSOC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718688735520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718688735520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718688735520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718688735520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718688735520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718688735520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718688735520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718688735520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718688735520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718688735520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718688735520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718688735520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718688735520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718688735520 ""}  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718688735520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688735688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688735688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_register_bank_a_module:SDR_MSOC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_register_bank_a_module:SDR_MSOC_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688735693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_cpu_register_bank_b_module SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_register_bank_b_module:SDR_MSOC_cpu_cpu_register_bank_b " "Elaborating entity \"SDR_MSOC_cpu_cpu_register_bank_b_module\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_register_bank_b_module:SDR_MSOC_cpu_cpu_register_bank_b\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "SDR_MSOC_cpu_cpu_register_bank_b" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 4097 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688735759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_cpu_nios2_oci SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci " "Elaborating entity \"SDR_MSOC_cpu_cpu_nios2_oci\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "the_SDR_MSOC_cpu_cpu_nios2_oci" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 4593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688735852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_cpu_nios2_oci_debug SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_oci_debug:the_SDR_MSOC_cpu_cpu_nios2_oci_debug " "Elaborating entity \"SDR_MSOC_cpu_cpu_nios2_oci_debug\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_oci_debug:the_SDR_MSOC_cpu_cpu_nios2_oci_debug\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "the_SDR_MSOC_cpu_cpu_nios2_oci_debug" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688735911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_oci_debug:the_SDR_MSOC_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_oci_debug:the_SDR_MSOC_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "the_altera_std_synchronizer" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688735993 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_oci_debug:the_SDR_MSOC_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_oci_debug:the_SDR_MSOC_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688736002 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_oci_debug:the_SDR_MSOC_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_oci_debug:the_SDR_MSOC_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718688736002 ""}  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718688736002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_cpu_nios2_oci_break SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_oci_break:the_SDR_MSOC_cpu_cpu_nios2_oci_break " "Elaborating entity \"SDR_MSOC_cpu_cpu_nios2_oci_break\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_oci_break:the_SDR_MSOC_cpu_cpu_nios2_oci_break\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "the_SDR_MSOC_cpu_cpu_nios2_oci_break" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688736019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_cpu_nios2_oci_xbrk SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_oci_xbrk:the_SDR_MSOC_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"SDR_MSOC_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_oci_xbrk:the_SDR_MSOC_cpu_cpu_nios2_oci_xbrk\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "the_SDR_MSOC_cpu_cpu_nios2_oci_xbrk" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688736062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_cpu_nios2_oci_dbrk SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_oci_dbrk:the_SDR_MSOC_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"SDR_MSOC_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_oci_dbrk:the_SDR_MSOC_cpu_cpu_nios2_oci_dbrk\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "the_SDR_MSOC_cpu_cpu_nios2_oci_dbrk" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688736083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_cpu_nios2_oci_itrace SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_oci_itrace:the_SDR_MSOC_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"SDR_MSOC_cpu_cpu_nios2_oci_itrace\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_oci_itrace:the_SDR_MSOC_cpu_cpu_nios2_oci_itrace\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "the_SDR_MSOC_cpu_cpu_nios2_oci_itrace" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688736104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_cpu_nios2_oci_dtrace SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_oci_dtrace:the_SDR_MSOC_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"SDR_MSOC_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_oci_dtrace:the_SDR_MSOC_cpu_cpu_nios2_oci_dtrace\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "the_SDR_MSOC_cpu_cpu_nios2_oci_dtrace" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688736126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_cpu_nios2_oci_td_mode SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_oci_dtrace:the_SDR_MSOC_cpu_cpu_nios2_oci_dtrace\|SDR_MSOC_cpu_cpu_nios2_oci_td_mode:SDR_MSOC_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"SDR_MSOC_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_oci_dtrace:the_SDR_MSOC_cpu_cpu_nios2_oci_dtrace\|SDR_MSOC_cpu_cpu_nios2_oci_td_mode:SDR_MSOC_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "SDR_MSOC_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688736160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_cpu_nios2_oci_fifo SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"SDR_MSOC_cpu_cpu_nios2_oci_fifo\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_cpu_nios2_oci_fifo\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "the_SDR_MSOC_cpu_cpu_nios2_oci_fifo" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688736177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_cpu_nios2_oci_compute_input_tm_cnt SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_cpu_nios2_oci_fifo\|SDR_MSOC_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_SDR_MSOC_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"SDR_MSOC_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_cpu_nios2_oci_fifo\|SDR_MSOC_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_SDR_MSOC_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "the_SDR_MSOC_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688736249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_cpu_nios2_oci_fifo_wrptr_inc SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_cpu_nios2_oci_fifo\|SDR_MSOC_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_SDR_MSOC_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"SDR_MSOC_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_cpu_nios2_oci_fifo\|SDR_MSOC_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_SDR_MSOC_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "the_SDR_MSOC_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688736265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_cpu_nios2_oci_fifo_cnt_inc SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_cpu_nios2_oci_fifo\|SDR_MSOC_cpu_cpu_nios2_oci_fifo_cnt_inc:the_SDR_MSOC_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"SDR_MSOC_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_cpu_nios2_oci_fifo\|SDR_MSOC_cpu_cpu_nios2_oci_fifo_cnt_inc:the_SDR_MSOC_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "the_SDR_MSOC_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688736281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_cpu_nios2_oci_pib SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_oci_pib:the_SDR_MSOC_cpu_cpu_nios2_oci_pib " "Elaborating entity \"SDR_MSOC_cpu_cpu_nios2_oci_pib\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_oci_pib:the_SDR_MSOC_cpu_cpu_nios2_oci_pib\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "the_SDR_MSOC_cpu_cpu_nios2_oci_pib" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688736298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_cpu_nios2_oci_im SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_oci_im:the_SDR_MSOC_cpu_cpu_nios2_oci_im " "Elaborating entity \"SDR_MSOC_cpu_cpu_nios2_oci_im\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_oci_im:the_SDR_MSOC_cpu_cpu_nios2_oci_im\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "the_SDR_MSOC_cpu_cpu_nios2_oci_im" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688736313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_cpu_nios2_avalon_reg SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_avalon_reg:the_SDR_MSOC_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"SDR_MSOC_cpu_cpu_nios2_avalon_reg\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_avalon_reg:the_SDR_MSOC_cpu_cpu_nios2_avalon_reg\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "the_SDR_MSOC_cpu_cpu_nios2_avalon_reg" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688736337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_cpu_nios2_ocimem SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_ocimem:the_SDR_MSOC_cpu_cpu_nios2_ocimem " "Elaborating entity \"SDR_MSOC_cpu_cpu_nios2_ocimem\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_ocimem:the_SDR_MSOC_cpu_cpu_nios2_ocimem\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "the_SDR_MSOC_cpu_cpu_nios2_ocimem" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688736360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_cpu_ociram_sp_ram_module SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_ocimem:the_SDR_MSOC_cpu_cpu_nios2_ocimem\|SDR_MSOC_cpu_cpu_ociram_sp_ram_module:SDR_MSOC_cpu_cpu_ociram_sp_ram " "Elaborating entity \"SDR_MSOC_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_ocimem:the_SDR_MSOC_cpu_cpu_nios2_ocimem\|SDR_MSOC_cpu_cpu_ociram_sp_ram_module:SDR_MSOC_cpu_cpu_ociram_sp_ram\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "SDR_MSOC_cpu_cpu_ociram_sp_ram" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688736427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_ocimem:the_SDR_MSOC_cpu_cpu_nios2_ocimem\|SDR_MSOC_cpu_cpu_ociram_sp_ram_module:SDR_MSOC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_ocimem:the_SDR_MSOC_cpu_cpu_nios2_ocimem\|SDR_MSOC_cpu_cpu_ociram_sp_ram_module:SDR_MSOC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "the_altsyncram" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688736502 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_ocimem:the_SDR_MSOC_cpu_cpu_nios2_ocimem\|SDR_MSOC_cpu_cpu_ociram_sp_ram_module:SDR_MSOC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_ocimem:the_SDR_MSOC_cpu_cpu_nios2_ocimem\|SDR_MSOC_cpu_cpu_ociram_sp_ram_module:SDR_MSOC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688736522 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_ocimem:the_SDR_MSOC_cpu_cpu_nios2_ocimem\|SDR_MSOC_cpu_cpu_ociram_sp_ram_module:SDR_MSOC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_ocimem:the_SDR_MSOC_cpu_cpu_nios2_ocimem\|SDR_MSOC_cpu_cpu_ociram_sp_ram_module:SDR_MSOC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718688736522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718688736522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718688736522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718688736522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718688736522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718688736522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718688736522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718688736522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718688736522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718688736522 ""}  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718688736522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688736649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688736649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_ocimem:the_SDR_MSOC_cpu_cpu_nios2_ocimem\|SDR_MSOC_cpu_cpu_ociram_sp_ram_module:SDR_MSOC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_nios2_ocimem:the_SDR_MSOC_cpu_cpu_nios2_ocimem\|SDR_MSOC_cpu_cpu_ociram_sp_ram_module:SDR_MSOC_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688736654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_cpu_debug_slave_wrapper SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"SDR_MSOC_cpu_cpu_debug_slave_wrapper\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_cpu_debug_slave_wrapper\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "the_SDR_MSOC_cpu_cpu_debug_slave_wrapper" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688736709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_cpu_debug_slave_tck SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_cpu_debug_slave_wrapper\|SDR_MSOC_cpu_cpu_debug_slave_tck:the_SDR_MSOC_cpu_cpu_debug_slave_tck " "Elaborating entity \"SDR_MSOC_cpu_cpu_debug_slave_tck\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_cpu_debug_slave_wrapper\|SDR_MSOC_cpu_cpu_debug_slave_tck:the_SDR_MSOC_cpu_cpu_debug_slave_tck\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu_debug_slave_wrapper.v" "the_SDR_MSOC_cpu_cpu_debug_slave_tck" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688736733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_cpu_debug_slave_sysclk SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_cpu_debug_slave_wrapper\|SDR_MSOC_cpu_cpu_debug_slave_sysclk:the_SDR_MSOC_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"SDR_MSOC_cpu_cpu_debug_slave_sysclk\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_cpu_debug_slave_wrapper\|SDR_MSOC_cpu_cpu_debug_slave_sysclk:the_SDR_MSOC_cpu_cpu_debug_slave_sysclk\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu_debug_slave_wrapper.v" "the_SDR_MSOC_cpu_cpu_debug_slave_sysclk" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688736827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SDR_MSOC_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SDR_MSOC_cpu_cpu_debug_slave_phy\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu_debug_slave_wrapper.v" "SDR_MSOC_cpu_cpu_debug_slave_phy" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688736982 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SDR_MSOC_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SDR_MSOC_cpu_cpu_debug_slave_phy\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688736993 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SDR_MSOC_cpu_cpu_debug_slave_phy " "Instantiated megafunction \"SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SDR_MSOC_cpu_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718688736994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718688736994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718688736994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718688736994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718688736994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718688736994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718688736994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718688736994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718688736994 ""}  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718688736994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SDR_MSOC_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SDR_MSOC_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688737007 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SDR_MSOC_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SDR_MSOC_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SDR_MSOC_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SDR_MSOC_cpu_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688737020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SDR_MSOC_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SDR_MSOC_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688739027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SDR_MSOC_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu:cpu\|SDR_MSOC_cpu_cpu:cpu\|SDR_MSOC_cpu_cpu_nios2_oci:the_SDR_MSOC_cpu_cpu_nios2_oci\|SDR_MSOC_cpu_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SDR_MSOC_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688739277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1b SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b " "Elaborating entity \"SDR_MSOC_cpu_1b\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\"" {  } { { "SDR_MSOC/synthesis/SDR_MSOC.v" "cpu_1b" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/SDR_MSOC.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688739359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1b_cpu SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu " "Elaborating entity \"SDR_MSOC_cpu_1b_cpu\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b.v" "cpu" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688739384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1b_cpu_test_bench SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_test_bench:the_SDR_MSOC_cpu_1b_cpu_test_bench " "Elaborating entity \"SDR_MSOC_cpu_1b_cpu_test_bench\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_test_bench:the_SDR_MSOC_cpu_1b_cpu_test_bench\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "the_SDR_MSOC_cpu_1b_cpu_test_bench" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 3563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688739622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1b_cpu_register_bank_a_module SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_register_bank_a_module:SDR_MSOC_cpu_1b_cpu_register_bank_a " "Elaborating entity \"SDR_MSOC_cpu_1b_cpu_register_bank_a_module\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_register_bank_a_module:SDR_MSOC_cpu_1b_cpu_register_bank_a\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "SDR_MSOC_cpu_1b_cpu_register_bank_a" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688739660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1b_cpu_register_bank_b_module SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_register_bank_b_module:SDR_MSOC_cpu_1b_cpu_register_bank_b " "Elaborating entity \"SDR_MSOC_cpu_1b_cpu_register_bank_b_module\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_register_bank_b_module:SDR_MSOC_cpu_1b_cpu_register_bank_b\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "SDR_MSOC_cpu_1b_cpu_register_bank_b" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 4097 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688739733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1b_cpu_nios2_oci SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_nios2_oci:the_SDR_MSOC_cpu_1b_cpu_nios2_oci " "Elaborating entity \"SDR_MSOC_cpu_1b_cpu_nios2_oci\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_nios2_oci:the_SDR_MSOC_cpu_1b_cpu_nios2_oci\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "the_SDR_MSOC_cpu_1b_cpu_nios2_oci" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 4593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688739799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1b_cpu_nios2_oci_debug SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_nios2_oci:the_SDR_MSOC_cpu_1b_cpu_nios2_oci\|SDR_MSOC_cpu_1b_cpu_nios2_oci_debug:the_SDR_MSOC_cpu_1b_cpu_nios2_oci_debug " "Elaborating entity \"SDR_MSOC_cpu_1b_cpu_nios2_oci_debug\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_nios2_oci:the_SDR_MSOC_cpu_1b_cpu_nios2_oci\|SDR_MSOC_cpu_1b_cpu_nios2_oci_debug:the_SDR_MSOC_cpu_1b_cpu_nios2_oci_debug\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "the_SDR_MSOC_cpu_1b_cpu_nios2_oci_debug" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688739857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1b_cpu_nios2_oci_break SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_nios2_oci:the_SDR_MSOC_cpu_1b_cpu_nios2_oci\|SDR_MSOC_cpu_1b_cpu_nios2_oci_break:the_SDR_MSOC_cpu_1b_cpu_nios2_oci_break " "Elaborating entity \"SDR_MSOC_cpu_1b_cpu_nios2_oci_break\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_nios2_oci:the_SDR_MSOC_cpu_1b_cpu_nios2_oci\|SDR_MSOC_cpu_1b_cpu_nios2_oci_break:the_SDR_MSOC_cpu_1b_cpu_nios2_oci_break\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "the_SDR_MSOC_cpu_1b_cpu_nios2_oci_break" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688739895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1b_cpu_nios2_oci_xbrk SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_nios2_oci:the_SDR_MSOC_cpu_1b_cpu_nios2_oci\|SDR_MSOC_cpu_1b_cpu_nios2_oci_xbrk:the_SDR_MSOC_cpu_1b_cpu_nios2_oci_xbrk " "Elaborating entity \"SDR_MSOC_cpu_1b_cpu_nios2_oci_xbrk\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_nios2_oci:the_SDR_MSOC_cpu_1b_cpu_nios2_oci\|SDR_MSOC_cpu_1b_cpu_nios2_oci_xbrk:the_SDR_MSOC_cpu_1b_cpu_nios2_oci_xbrk\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "the_SDR_MSOC_cpu_1b_cpu_nios2_oci_xbrk" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688739981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1b_cpu_nios2_oci_dbrk SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_nios2_oci:the_SDR_MSOC_cpu_1b_cpu_nios2_oci\|SDR_MSOC_cpu_1b_cpu_nios2_oci_dbrk:the_SDR_MSOC_cpu_1b_cpu_nios2_oci_dbrk " "Elaborating entity \"SDR_MSOC_cpu_1b_cpu_nios2_oci_dbrk\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_nios2_oci:the_SDR_MSOC_cpu_1b_cpu_nios2_oci\|SDR_MSOC_cpu_1b_cpu_nios2_oci_dbrk:the_SDR_MSOC_cpu_1b_cpu_nios2_oci_dbrk\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "the_SDR_MSOC_cpu_1b_cpu_nios2_oci_dbrk" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688740004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1b_cpu_nios2_oci_itrace SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_nios2_oci:the_SDR_MSOC_cpu_1b_cpu_nios2_oci\|SDR_MSOC_cpu_1b_cpu_nios2_oci_itrace:the_SDR_MSOC_cpu_1b_cpu_nios2_oci_itrace " "Elaborating entity \"SDR_MSOC_cpu_1b_cpu_nios2_oci_itrace\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_nios2_oci:the_SDR_MSOC_cpu_1b_cpu_nios2_oci\|SDR_MSOC_cpu_1b_cpu_nios2_oci_itrace:the_SDR_MSOC_cpu_1b_cpu_nios2_oci_itrace\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "the_SDR_MSOC_cpu_1b_cpu_nios2_oci_itrace" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688740028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1b_cpu_nios2_oci_dtrace SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_nios2_oci:the_SDR_MSOC_cpu_1b_cpu_nios2_oci\|SDR_MSOC_cpu_1b_cpu_nios2_oci_dtrace:the_SDR_MSOC_cpu_1b_cpu_nios2_oci_dtrace " "Elaborating entity \"SDR_MSOC_cpu_1b_cpu_nios2_oci_dtrace\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_nios2_oci:the_SDR_MSOC_cpu_1b_cpu_nios2_oci\|SDR_MSOC_cpu_1b_cpu_nios2_oci_dtrace:the_SDR_MSOC_cpu_1b_cpu_nios2_oci_dtrace\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "the_SDR_MSOC_cpu_1b_cpu_nios2_oci_dtrace" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688740051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1b_cpu_nios2_oci_td_mode SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_nios2_oci:the_SDR_MSOC_cpu_1b_cpu_nios2_oci\|SDR_MSOC_cpu_1b_cpu_nios2_oci_dtrace:the_SDR_MSOC_cpu_1b_cpu_nios2_oci_dtrace\|SDR_MSOC_cpu_1b_cpu_nios2_oci_td_mode:SDR_MSOC_cpu_1b_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"SDR_MSOC_cpu_1b_cpu_nios2_oci_td_mode\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_nios2_oci:the_SDR_MSOC_cpu_1b_cpu_nios2_oci\|SDR_MSOC_cpu_1b_cpu_nios2_oci_dtrace:the_SDR_MSOC_cpu_1b_cpu_nios2_oci_dtrace\|SDR_MSOC_cpu_1b_cpu_nios2_oci_td_mode:SDR_MSOC_cpu_1b_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "SDR_MSOC_cpu_1b_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688740154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1b_cpu_nios2_oci_fifo SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_nios2_oci:the_SDR_MSOC_cpu_1b_cpu_nios2_oci\|SDR_MSOC_cpu_1b_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_1b_cpu_nios2_oci_fifo " "Elaborating entity \"SDR_MSOC_cpu_1b_cpu_nios2_oci_fifo\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_nios2_oci:the_SDR_MSOC_cpu_1b_cpu_nios2_oci\|SDR_MSOC_cpu_1b_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_1b_cpu_nios2_oci_fifo\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "the_SDR_MSOC_cpu_1b_cpu_nios2_oci_fifo" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688740172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1b_cpu_nios2_oci_compute_input_tm_cnt SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_nios2_oci:the_SDR_MSOC_cpu_1b_cpu_nios2_oci\|SDR_MSOC_cpu_1b_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_1b_cpu_nios2_oci_fifo\|SDR_MSOC_cpu_1b_cpu_nios2_oci_compute_input_tm_cnt:the_SDR_MSOC_cpu_1b_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"SDR_MSOC_cpu_1b_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_nios2_oci:the_SDR_MSOC_cpu_1b_cpu_nios2_oci\|SDR_MSOC_cpu_1b_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_1b_cpu_nios2_oci_fifo\|SDR_MSOC_cpu_1b_cpu_nios2_oci_compute_input_tm_cnt:the_SDR_MSOC_cpu_1b_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "the_SDR_MSOC_cpu_1b_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688740252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1b_cpu_nios2_oci_fifo_wrptr_inc SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_nios2_oci:the_SDR_MSOC_cpu_1b_cpu_nios2_oci\|SDR_MSOC_cpu_1b_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_1b_cpu_nios2_oci_fifo\|SDR_MSOC_cpu_1b_cpu_nios2_oci_fifo_wrptr_inc:the_SDR_MSOC_cpu_1b_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"SDR_MSOC_cpu_1b_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_nios2_oci:the_SDR_MSOC_cpu_1b_cpu_nios2_oci\|SDR_MSOC_cpu_1b_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_1b_cpu_nios2_oci_fifo\|SDR_MSOC_cpu_1b_cpu_nios2_oci_fifo_wrptr_inc:the_SDR_MSOC_cpu_1b_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "the_SDR_MSOC_cpu_1b_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688740269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1b_cpu_nios2_oci_fifo_cnt_inc SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_nios2_oci:the_SDR_MSOC_cpu_1b_cpu_nios2_oci\|SDR_MSOC_cpu_1b_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_1b_cpu_nios2_oci_fifo\|SDR_MSOC_cpu_1b_cpu_nios2_oci_fifo_cnt_inc:the_SDR_MSOC_cpu_1b_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"SDR_MSOC_cpu_1b_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_nios2_oci:the_SDR_MSOC_cpu_1b_cpu_nios2_oci\|SDR_MSOC_cpu_1b_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_1b_cpu_nios2_oci_fifo\|SDR_MSOC_cpu_1b_cpu_nios2_oci_fifo_cnt_inc:the_SDR_MSOC_cpu_1b_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "the_SDR_MSOC_cpu_1b_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688740288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1b_cpu_nios2_oci_pib SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_nios2_oci:the_SDR_MSOC_cpu_1b_cpu_nios2_oci\|SDR_MSOC_cpu_1b_cpu_nios2_oci_pib:the_SDR_MSOC_cpu_1b_cpu_nios2_oci_pib " "Elaborating entity \"SDR_MSOC_cpu_1b_cpu_nios2_oci_pib\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_nios2_oci:the_SDR_MSOC_cpu_1b_cpu_nios2_oci\|SDR_MSOC_cpu_1b_cpu_nios2_oci_pib:the_SDR_MSOC_cpu_1b_cpu_nios2_oci_pib\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "the_SDR_MSOC_cpu_1b_cpu_nios2_oci_pib" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688740308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1b_cpu_nios2_oci_im SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_nios2_oci:the_SDR_MSOC_cpu_1b_cpu_nios2_oci\|SDR_MSOC_cpu_1b_cpu_nios2_oci_im:the_SDR_MSOC_cpu_1b_cpu_nios2_oci_im " "Elaborating entity \"SDR_MSOC_cpu_1b_cpu_nios2_oci_im\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_nios2_oci:the_SDR_MSOC_cpu_1b_cpu_nios2_oci\|SDR_MSOC_cpu_1b_cpu_nios2_oci_im:the_SDR_MSOC_cpu_1b_cpu_nios2_oci_im\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "the_SDR_MSOC_cpu_1b_cpu_nios2_oci_im" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688740327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1b_cpu_nios2_avalon_reg SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_nios2_oci:the_SDR_MSOC_cpu_1b_cpu_nios2_oci\|SDR_MSOC_cpu_1b_cpu_nios2_avalon_reg:the_SDR_MSOC_cpu_1b_cpu_nios2_avalon_reg " "Elaborating entity \"SDR_MSOC_cpu_1b_cpu_nios2_avalon_reg\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_nios2_oci:the_SDR_MSOC_cpu_1b_cpu_nios2_oci\|SDR_MSOC_cpu_1b_cpu_nios2_avalon_reg:the_SDR_MSOC_cpu_1b_cpu_nios2_avalon_reg\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "the_SDR_MSOC_cpu_1b_cpu_nios2_avalon_reg" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688740354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1b_cpu_nios2_ocimem SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_nios2_oci:the_SDR_MSOC_cpu_1b_cpu_nios2_oci\|SDR_MSOC_cpu_1b_cpu_nios2_ocimem:the_SDR_MSOC_cpu_1b_cpu_nios2_ocimem " "Elaborating entity \"SDR_MSOC_cpu_1b_cpu_nios2_ocimem\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_nios2_oci:the_SDR_MSOC_cpu_1b_cpu_nios2_oci\|SDR_MSOC_cpu_1b_cpu_nios2_ocimem:the_SDR_MSOC_cpu_1b_cpu_nios2_ocimem\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "the_SDR_MSOC_cpu_1b_cpu_nios2_ocimem" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688740379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1b_cpu_ociram_sp_ram_module SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_nios2_oci:the_SDR_MSOC_cpu_1b_cpu_nios2_oci\|SDR_MSOC_cpu_1b_cpu_nios2_ocimem:the_SDR_MSOC_cpu_1b_cpu_nios2_ocimem\|SDR_MSOC_cpu_1b_cpu_ociram_sp_ram_module:SDR_MSOC_cpu_1b_cpu_ociram_sp_ram " "Elaborating entity \"SDR_MSOC_cpu_1b_cpu_ociram_sp_ram_module\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_nios2_oci:the_SDR_MSOC_cpu_1b_cpu_nios2_oci\|SDR_MSOC_cpu_1b_cpu_nios2_ocimem:the_SDR_MSOC_cpu_1b_cpu_nios2_ocimem\|SDR_MSOC_cpu_1b_cpu_ociram_sp_ram_module:SDR_MSOC_cpu_1b_cpu_ociram_sp_ram\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "SDR_MSOC_cpu_1b_cpu_ociram_sp_ram" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688740459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1b_cpu_debug_slave_wrapper SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_nios2_oci:the_SDR_MSOC_cpu_1b_cpu_nios2_oci\|SDR_MSOC_cpu_1b_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_1b_cpu_debug_slave_wrapper " "Elaborating entity \"SDR_MSOC_cpu_1b_cpu_debug_slave_wrapper\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_nios2_oci:the_SDR_MSOC_cpu_1b_cpu_nios2_oci\|SDR_MSOC_cpu_1b_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_1b_cpu_debug_slave_wrapper\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "the_SDR_MSOC_cpu_1b_cpu_debug_slave_wrapper" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688740530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1b_cpu_debug_slave_tck SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_nios2_oci:the_SDR_MSOC_cpu_1b_cpu_nios2_oci\|SDR_MSOC_cpu_1b_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_1b_cpu_debug_slave_wrapper\|SDR_MSOC_cpu_1b_cpu_debug_slave_tck:the_SDR_MSOC_cpu_1b_cpu_debug_slave_tck " "Elaborating entity \"SDR_MSOC_cpu_1b_cpu_debug_slave_tck\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_nios2_oci:the_SDR_MSOC_cpu_1b_cpu_nios2_oci\|SDR_MSOC_cpu_1b_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_1b_cpu_debug_slave_wrapper\|SDR_MSOC_cpu_1b_cpu_debug_slave_tck:the_SDR_MSOC_cpu_1b_cpu_debug_slave_tck\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu_debug_slave_wrapper.v" "the_SDR_MSOC_cpu_1b_cpu_debug_slave_tck" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688740557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1b_cpu_debug_slave_sysclk SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_nios2_oci:the_SDR_MSOC_cpu_1b_cpu_nios2_oci\|SDR_MSOC_cpu_1b_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_1b_cpu_debug_slave_wrapper\|SDR_MSOC_cpu_1b_cpu_debug_slave_sysclk:the_SDR_MSOC_cpu_1b_cpu_debug_slave_sysclk " "Elaborating entity \"SDR_MSOC_cpu_1b_cpu_debug_slave_sysclk\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1b:cpu_1b\|SDR_MSOC_cpu_1b_cpu:cpu\|SDR_MSOC_cpu_1b_cpu_nios2_oci:the_SDR_MSOC_cpu_1b_cpu_nios2_oci\|SDR_MSOC_cpu_1b_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_1b_cpu_debug_slave_wrapper\|SDR_MSOC_cpu_1b_cpu_debug_slave_sysclk:the_SDR_MSOC_cpu_1b_cpu_debug_slave_sysclk\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu_debug_slave_wrapper.v" "the_SDR_MSOC_cpu_1b_cpu_debug_slave_sysclk" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688740663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1c SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c " "Elaborating entity \"SDR_MSOC_cpu_1c\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\"" {  } { { "SDR_MSOC/synthesis/SDR_MSOC.v" "cpu_1c" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/SDR_MSOC.v" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688740832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1c_cpu SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu " "Elaborating entity \"SDR_MSOC_cpu_1c_cpu\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c.v" "cpu" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688740860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1c_cpu_test_bench SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_test_bench:the_SDR_MSOC_cpu_1c_cpu_test_bench " "Elaborating entity \"SDR_MSOC_cpu_1c_cpu_test_bench\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_test_bench:the_SDR_MSOC_cpu_1c_cpu_test_bench\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "the_SDR_MSOC_cpu_1c_cpu_test_bench" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 3563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688741111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1c_cpu_register_bank_a_module SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_register_bank_a_module:SDR_MSOC_cpu_1c_cpu_register_bank_a " "Elaborating entity \"SDR_MSOC_cpu_1c_cpu_register_bank_a_module\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_register_bank_a_module:SDR_MSOC_cpu_1c_cpu_register_bank_a\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "SDR_MSOC_cpu_1c_cpu_register_bank_a" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688741150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1c_cpu_register_bank_b_module SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_register_bank_b_module:SDR_MSOC_cpu_1c_cpu_register_bank_b " "Elaborating entity \"SDR_MSOC_cpu_1c_cpu_register_bank_b_module\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_register_bank_b_module:SDR_MSOC_cpu_1c_cpu_register_bank_b\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "SDR_MSOC_cpu_1c_cpu_register_bank_b" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 4097 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688741215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1c_cpu_nios2_oci SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_nios2_oci:the_SDR_MSOC_cpu_1c_cpu_nios2_oci " "Elaborating entity \"SDR_MSOC_cpu_1c_cpu_nios2_oci\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_nios2_oci:the_SDR_MSOC_cpu_1c_cpu_nios2_oci\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "the_SDR_MSOC_cpu_1c_cpu_nios2_oci" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 4593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688741282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1c_cpu_nios2_oci_debug SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_nios2_oci:the_SDR_MSOC_cpu_1c_cpu_nios2_oci\|SDR_MSOC_cpu_1c_cpu_nios2_oci_debug:the_SDR_MSOC_cpu_1c_cpu_nios2_oci_debug " "Elaborating entity \"SDR_MSOC_cpu_1c_cpu_nios2_oci_debug\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_nios2_oci:the_SDR_MSOC_cpu_1c_cpu_nios2_oci\|SDR_MSOC_cpu_1c_cpu_nios2_oci_debug:the_SDR_MSOC_cpu_1c_cpu_nios2_oci_debug\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "the_SDR_MSOC_cpu_1c_cpu_nios2_oci_debug" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688741342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1c_cpu_nios2_oci_break SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_nios2_oci:the_SDR_MSOC_cpu_1c_cpu_nios2_oci\|SDR_MSOC_cpu_1c_cpu_nios2_oci_break:the_SDR_MSOC_cpu_1c_cpu_nios2_oci_break " "Elaborating entity \"SDR_MSOC_cpu_1c_cpu_nios2_oci_break\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_nios2_oci:the_SDR_MSOC_cpu_1c_cpu_nios2_oci\|SDR_MSOC_cpu_1c_cpu_nios2_oci_break:the_SDR_MSOC_cpu_1c_cpu_nios2_oci_break\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "the_SDR_MSOC_cpu_1c_cpu_nios2_oci_break" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688741380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1c_cpu_nios2_oci_xbrk SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_nios2_oci:the_SDR_MSOC_cpu_1c_cpu_nios2_oci\|SDR_MSOC_cpu_1c_cpu_nios2_oci_xbrk:the_SDR_MSOC_cpu_1c_cpu_nios2_oci_xbrk " "Elaborating entity \"SDR_MSOC_cpu_1c_cpu_nios2_oci_xbrk\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_nios2_oci:the_SDR_MSOC_cpu_1c_cpu_nios2_oci\|SDR_MSOC_cpu_1c_cpu_nios2_oci_xbrk:the_SDR_MSOC_cpu_1c_cpu_nios2_oci_xbrk\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "the_SDR_MSOC_cpu_1c_cpu_nios2_oci_xbrk" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688741453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1c_cpu_nios2_oci_dbrk SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_nios2_oci:the_SDR_MSOC_cpu_1c_cpu_nios2_oci\|SDR_MSOC_cpu_1c_cpu_nios2_oci_dbrk:the_SDR_MSOC_cpu_1c_cpu_nios2_oci_dbrk " "Elaborating entity \"SDR_MSOC_cpu_1c_cpu_nios2_oci_dbrk\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_nios2_oci:the_SDR_MSOC_cpu_1c_cpu_nios2_oci\|SDR_MSOC_cpu_1c_cpu_nios2_oci_dbrk:the_SDR_MSOC_cpu_1c_cpu_nios2_oci_dbrk\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "the_SDR_MSOC_cpu_1c_cpu_nios2_oci_dbrk" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688741474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1c_cpu_nios2_oci_itrace SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_nios2_oci:the_SDR_MSOC_cpu_1c_cpu_nios2_oci\|SDR_MSOC_cpu_1c_cpu_nios2_oci_itrace:the_SDR_MSOC_cpu_1c_cpu_nios2_oci_itrace " "Elaborating entity \"SDR_MSOC_cpu_1c_cpu_nios2_oci_itrace\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_nios2_oci:the_SDR_MSOC_cpu_1c_cpu_nios2_oci\|SDR_MSOC_cpu_1c_cpu_nios2_oci_itrace:the_SDR_MSOC_cpu_1c_cpu_nios2_oci_itrace\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "the_SDR_MSOC_cpu_1c_cpu_nios2_oci_itrace" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688741495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1c_cpu_nios2_oci_dtrace SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_nios2_oci:the_SDR_MSOC_cpu_1c_cpu_nios2_oci\|SDR_MSOC_cpu_1c_cpu_nios2_oci_dtrace:the_SDR_MSOC_cpu_1c_cpu_nios2_oci_dtrace " "Elaborating entity \"SDR_MSOC_cpu_1c_cpu_nios2_oci_dtrace\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_nios2_oci:the_SDR_MSOC_cpu_1c_cpu_nios2_oci\|SDR_MSOC_cpu_1c_cpu_nios2_oci_dtrace:the_SDR_MSOC_cpu_1c_cpu_nios2_oci_dtrace\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "the_SDR_MSOC_cpu_1c_cpu_nios2_oci_dtrace" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688741515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1c_cpu_nios2_oci_td_mode SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_nios2_oci:the_SDR_MSOC_cpu_1c_cpu_nios2_oci\|SDR_MSOC_cpu_1c_cpu_nios2_oci_dtrace:the_SDR_MSOC_cpu_1c_cpu_nios2_oci_dtrace\|SDR_MSOC_cpu_1c_cpu_nios2_oci_td_mode:SDR_MSOC_cpu_1c_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"SDR_MSOC_cpu_1c_cpu_nios2_oci_td_mode\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_nios2_oci:the_SDR_MSOC_cpu_1c_cpu_nios2_oci\|SDR_MSOC_cpu_1c_cpu_nios2_oci_dtrace:the_SDR_MSOC_cpu_1c_cpu_nios2_oci_dtrace\|SDR_MSOC_cpu_1c_cpu_nios2_oci_td_mode:SDR_MSOC_cpu_1c_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "SDR_MSOC_cpu_1c_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688741599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1c_cpu_nios2_oci_fifo SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_nios2_oci:the_SDR_MSOC_cpu_1c_cpu_nios2_oci\|SDR_MSOC_cpu_1c_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_1c_cpu_nios2_oci_fifo " "Elaborating entity \"SDR_MSOC_cpu_1c_cpu_nios2_oci_fifo\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_nios2_oci:the_SDR_MSOC_cpu_1c_cpu_nios2_oci\|SDR_MSOC_cpu_1c_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_1c_cpu_nios2_oci_fifo\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "the_SDR_MSOC_cpu_1c_cpu_nios2_oci_fifo" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688741617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1c_cpu_nios2_oci_compute_input_tm_cnt SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_nios2_oci:the_SDR_MSOC_cpu_1c_cpu_nios2_oci\|SDR_MSOC_cpu_1c_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_1c_cpu_nios2_oci_fifo\|SDR_MSOC_cpu_1c_cpu_nios2_oci_compute_input_tm_cnt:the_SDR_MSOC_cpu_1c_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"SDR_MSOC_cpu_1c_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_nios2_oci:the_SDR_MSOC_cpu_1c_cpu_nios2_oci\|SDR_MSOC_cpu_1c_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_1c_cpu_nios2_oci_fifo\|SDR_MSOC_cpu_1c_cpu_nios2_oci_compute_input_tm_cnt:the_SDR_MSOC_cpu_1c_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "the_SDR_MSOC_cpu_1c_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688741694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1c_cpu_nios2_oci_fifo_wrptr_inc SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_nios2_oci:the_SDR_MSOC_cpu_1c_cpu_nios2_oci\|SDR_MSOC_cpu_1c_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_1c_cpu_nios2_oci_fifo\|SDR_MSOC_cpu_1c_cpu_nios2_oci_fifo_wrptr_inc:the_SDR_MSOC_cpu_1c_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"SDR_MSOC_cpu_1c_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_nios2_oci:the_SDR_MSOC_cpu_1c_cpu_nios2_oci\|SDR_MSOC_cpu_1c_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_1c_cpu_nios2_oci_fifo\|SDR_MSOC_cpu_1c_cpu_nios2_oci_fifo_wrptr_inc:the_SDR_MSOC_cpu_1c_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "the_SDR_MSOC_cpu_1c_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688741711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1c_cpu_nios2_oci_fifo_cnt_inc SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_nios2_oci:the_SDR_MSOC_cpu_1c_cpu_nios2_oci\|SDR_MSOC_cpu_1c_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_1c_cpu_nios2_oci_fifo\|SDR_MSOC_cpu_1c_cpu_nios2_oci_fifo_cnt_inc:the_SDR_MSOC_cpu_1c_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"SDR_MSOC_cpu_1c_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_nios2_oci:the_SDR_MSOC_cpu_1c_cpu_nios2_oci\|SDR_MSOC_cpu_1c_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_1c_cpu_nios2_oci_fifo\|SDR_MSOC_cpu_1c_cpu_nios2_oci_fifo_cnt_inc:the_SDR_MSOC_cpu_1c_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "the_SDR_MSOC_cpu_1c_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688741727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1c_cpu_nios2_oci_pib SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_nios2_oci:the_SDR_MSOC_cpu_1c_cpu_nios2_oci\|SDR_MSOC_cpu_1c_cpu_nios2_oci_pib:the_SDR_MSOC_cpu_1c_cpu_nios2_oci_pib " "Elaborating entity \"SDR_MSOC_cpu_1c_cpu_nios2_oci_pib\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_nios2_oci:the_SDR_MSOC_cpu_1c_cpu_nios2_oci\|SDR_MSOC_cpu_1c_cpu_nios2_oci_pib:the_SDR_MSOC_cpu_1c_cpu_nios2_oci_pib\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "the_SDR_MSOC_cpu_1c_cpu_nios2_oci_pib" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688741745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1c_cpu_nios2_oci_im SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_nios2_oci:the_SDR_MSOC_cpu_1c_cpu_nios2_oci\|SDR_MSOC_cpu_1c_cpu_nios2_oci_im:the_SDR_MSOC_cpu_1c_cpu_nios2_oci_im " "Elaborating entity \"SDR_MSOC_cpu_1c_cpu_nios2_oci_im\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_nios2_oci:the_SDR_MSOC_cpu_1c_cpu_nios2_oci\|SDR_MSOC_cpu_1c_cpu_nios2_oci_im:the_SDR_MSOC_cpu_1c_cpu_nios2_oci_im\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "the_SDR_MSOC_cpu_1c_cpu_nios2_oci_im" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688741762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1c_cpu_nios2_avalon_reg SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_nios2_oci:the_SDR_MSOC_cpu_1c_cpu_nios2_oci\|SDR_MSOC_cpu_1c_cpu_nios2_avalon_reg:the_SDR_MSOC_cpu_1c_cpu_nios2_avalon_reg " "Elaborating entity \"SDR_MSOC_cpu_1c_cpu_nios2_avalon_reg\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_nios2_oci:the_SDR_MSOC_cpu_1c_cpu_nios2_oci\|SDR_MSOC_cpu_1c_cpu_nios2_avalon_reg:the_SDR_MSOC_cpu_1c_cpu_nios2_avalon_reg\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "the_SDR_MSOC_cpu_1c_cpu_nios2_avalon_reg" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688741786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1c_cpu_nios2_ocimem SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_nios2_oci:the_SDR_MSOC_cpu_1c_cpu_nios2_oci\|SDR_MSOC_cpu_1c_cpu_nios2_ocimem:the_SDR_MSOC_cpu_1c_cpu_nios2_ocimem " "Elaborating entity \"SDR_MSOC_cpu_1c_cpu_nios2_ocimem\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_nios2_oci:the_SDR_MSOC_cpu_1c_cpu_nios2_oci\|SDR_MSOC_cpu_1c_cpu_nios2_ocimem:the_SDR_MSOC_cpu_1c_cpu_nios2_ocimem\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "the_SDR_MSOC_cpu_1c_cpu_nios2_ocimem" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688741808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1c_cpu_ociram_sp_ram_module SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_nios2_oci:the_SDR_MSOC_cpu_1c_cpu_nios2_oci\|SDR_MSOC_cpu_1c_cpu_nios2_ocimem:the_SDR_MSOC_cpu_1c_cpu_nios2_ocimem\|SDR_MSOC_cpu_1c_cpu_ociram_sp_ram_module:SDR_MSOC_cpu_1c_cpu_ociram_sp_ram " "Elaborating entity \"SDR_MSOC_cpu_1c_cpu_ociram_sp_ram_module\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_nios2_oci:the_SDR_MSOC_cpu_1c_cpu_nios2_oci\|SDR_MSOC_cpu_1c_cpu_nios2_ocimem:the_SDR_MSOC_cpu_1c_cpu_nios2_ocimem\|SDR_MSOC_cpu_1c_cpu_ociram_sp_ram_module:SDR_MSOC_cpu_1c_cpu_ociram_sp_ram\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "SDR_MSOC_cpu_1c_cpu_ociram_sp_ram" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688741876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1c_cpu_debug_slave_wrapper SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_nios2_oci:the_SDR_MSOC_cpu_1c_cpu_nios2_oci\|SDR_MSOC_cpu_1c_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_1c_cpu_debug_slave_wrapper " "Elaborating entity \"SDR_MSOC_cpu_1c_cpu_debug_slave_wrapper\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_nios2_oci:the_SDR_MSOC_cpu_1c_cpu_nios2_oci\|SDR_MSOC_cpu_1c_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_1c_cpu_debug_slave_wrapper\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "the_SDR_MSOC_cpu_1c_cpu_debug_slave_wrapper" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688741946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1c_cpu_debug_slave_tck SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_nios2_oci:the_SDR_MSOC_cpu_1c_cpu_nios2_oci\|SDR_MSOC_cpu_1c_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_1c_cpu_debug_slave_wrapper\|SDR_MSOC_cpu_1c_cpu_debug_slave_tck:the_SDR_MSOC_cpu_1c_cpu_debug_slave_tck " "Elaborating entity \"SDR_MSOC_cpu_1c_cpu_debug_slave_tck\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_nios2_oci:the_SDR_MSOC_cpu_1c_cpu_nios2_oci\|SDR_MSOC_cpu_1c_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_1c_cpu_debug_slave_wrapper\|SDR_MSOC_cpu_1c_cpu_debug_slave_tck:the_SDR_MSOC_cpu_1c_cpu_debug_slave_tck\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu_debug_slave_wrapper.v" "the_SDR_MSOC_cpu_1c_cpu_debug_slave_tck" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688741970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1c_cpu_debug_slave_sysclk SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_nios2_oci:the_SDR_MSOC_cpu_1c_cpu_nios2_oci\|SDR_MSOC_cpu_1c_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_1c_cpu_debug_slave_wrapper\|SDR_MSOC_cpu_1c_cpu_debug_slave_sysclk:the_SDR_MSOC_cpu_1c_cpu_debug_slave_sysclk " "Elaborating entity \"SDR_MSOC_cpu_1c_cpu_debug_slave_sysclk\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1c:cpu_1c\|SDR_MSOC_cpu_1c_cpu:cpu\|SDR_MSOC_cpu_1c_cpu_nios2_oci:the_SDR_MSOC_cpu_1c_cpu_nios2_oci\|SDR_MSOC_cpu_1c_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_1c_cpu_debug_slave_wrapper\|SDR_MSOC_cpu_1c_cpu_debug_slave_sysclk:the_SDR_MSOC_cpu_1c_cpu_debug_slave_sysclk\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu_debug_slave_wrapper.v" "the_SDR_MSOC_cpu_1c_cpu_debug_slave_sysclk" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688742063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1d SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d " "Elaborating entity \"SDR_MSOC_cpu_1d\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\"" {  } { { "SDR_MSOC/synthesis/SDR_MSOC.v" "cpu_1d" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/SDR_MSOC.v" 492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688742209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1d_cpu SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu " "Elaborating entity \"SDR_MSOC_cpu_1d_cpu\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d.v" "cpu" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688742235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1d_cpu_test_bench SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_test_bench:the_SDR_MSOC_cpu_1d_cpu_test_bench " "Elaborating entity \"SDR_MSOC_cpu_1d_cpu_test_bench\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_test_bench:the_SDR_MSOC_cpu_1d_cpu_test_bench\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "the_SDR_MSOC_cpu_1d_cpu_test_bench" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 3563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688742472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1d_cpu_register_bank_a_module SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_register_bank_a_module:SDR_MSOC_cpu_1d_cpu_register_bank_a " "Elaborating entity \"SDR_MSOC_cpu_1d_cpu_register_bank_a_module\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_register_bank_a_module:SDR_MSOC_cpu_1d_cpu_register_bank_a\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "SDR_MSOC_cpu_1d_cpu_register_bank_a" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688742509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1d_cpu_register_bank_b_module SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_register_bank_b_module:SDR_MSOC_cpu_1d_cpu_register_bank_b " "Elaborating entity \"SDR_MSOC_cpu_1d_cpu_register_bank_b_module\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_register_bank_b_module:SDR_MSOC_cpu_1d_cpu_register_bank_b\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "SDR_MSOC_cpu_1d_cpu_register_bank_b" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 4097 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688742575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1d_cpu_nios2_oci SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_nios2_oci:the_SDR_MSOC_cpu_1d_cpu_nios2_oci " "Elaborating entity \"SDR_MSOC_cpu_1d_cpu_nios2_oci\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_nios2_oci:the_SDR_MSOC_cpu_1d_cpu_nios2_oci\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "the_SDR_MSOC_cpu_1d_cpu_nios2_oci" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 4593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688742640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1d_cpu_nios2_oci_debug SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_nios2_oci:the_SDR_MSOC_cpu_1d_cpu_nios2_oci\|SDR_MSOC_cpu_1d_cpu_nios2_oci_debug:the_SDR_MSOC_cpu_1d_cpu_nios2_oci_debug " "Elaborating entity \"SDR_MSOC_cpu_1d_cpu_nios2_oci_debug\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_nios2_oci:the_SDR_MSOC_cpu_1d_cpu_nios2_oci\|SDR_MSOC_cpu_1d_cpu_nios2_oci_debug:the_SDR_MSOC_cpu_1d_cpu_nios2_oci_debug\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "the_SDR_MSOC_cpu_1d_cpu_nios2_oci_debug" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688742701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1d_cpu_nios2_oci_break SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_nios2_oci:the_SDR_MSOC_cpu_1d_cpu_nios2_oci\|SDR_MSOC_cpu_1d_cpu_nios2_oci_break:the_SDR_MSOC_cpu_1d_cpu_nios2_oci_break " "Elaborating entity \"SDR_MSOC_cpu_1d_cpu_nios2_oci_break\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_nios2_oci:the_SDR_MSOC_cpu_1d_cpu_nios2_oci\|SDR_MSOC_cpu_1d_cpu_nios2_oci_break:the_SDR_MSOC_cpu_1d_cpu_nios2_oci_break\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "the_SDR_MSOC_cpu_1d_cpu_nios2_oci_break" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688742739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1d_cpu_nios2_oci_xbrk SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_nios2_oci:the_SDR_MSOC_cpu_1d_cpu_nios2_oci\|SDR_MSOC_cpu_1d_cpu_nios2_oci_xbrk:the_SDR_MSOC_cpu_1d_cpu_nios2_oci_xbrk " "Elaborating entity \"SDR_MSOC_cpu_1d_cpu_nios2_oci_xbrk\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_nios2_oci:the_SDR_MSOC_cpu_1d_cpu_nios2_oci\|SDR_MSOC_cpu_1d_cpu_nios2_oci_xbrk:the_SDR_MSOC_cpu_1d_cpu_nios2_oci_xbrk\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "the_SDR_MSOC_cpu_1d_cpu_nios2_oci_xbrk" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688742824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1d_cpu_nios2_oci_dbrk SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_nios2_oci:the_SDR_MSOC_cpu_1d_cpu_nios2_oci\|SDR_MSOC_cpu_1d_cpu_nios2_oci_dbrk:the_SDR_MSOC_cpu_1d_cpu_nios2_oci_dbrk " "Elaborating entity \"SDR_MSOC_cpu_1d_cpu_nios2_oci_dbrk\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_nios2_oci:the_SDR_MSOC_cpu_1d_cpu_nios2_oci\|SDR_MSOC_cpu_1d_cpu_nios2_oci_dbrk:the_SDR_MSOC_cpu_1d_cpu_nios2_oci_dbrk\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "the_SDR_MSOC_cpu_1d_cpu_nios2_oci_dbrk" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688742844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1d_cpu_nios2_oci_itrace SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_nios2_oci:the_SDR_MSOC_cpu_1d_cpu_nios2_oci\|SDR_MSOC_cpu_1d_cpu_nios2_oci_itrace:the_SDR_MSOC_cpu_1d_cpu_nios2_oci_itrace " "Elaborating entity \"SDR_MSOC_cpu_1d_cpu_nios2_oci_itrace\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_nios2_oci:the_SDR_MSOC_cpu_1d_cpu_nios2_oci\|SDR_MSOC_cpu_1d_cpu_nios2_oci_itrace:the_SDR_MSOC_cpu_1d_cpu_nios2_oci_itrace\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "the_SDR_MSOC_cpu_1d_cpu_nios2_oci_itrace" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688742865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1d_cpu_nios2_oci_dtrace SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_nios2_oci:the_SDR_MSOC_cpu_1d_cpu_nios2_oci\|SDR_MSOC_cpu_1d_cpu_nios2_oci_dtrace:the_SDR_MSOC_cpu_1d_cpu_nios2_oci_dtrace " "Elaborating entity \"SDR_MSOC_cpu_1d_cpu_nios2_oci_dtrace\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_nios2_oci:the_SDR_MSOC_cpu_1d_cpu_nios2_oci\|SDR_MSOC_cpu_1d_cpu_nios2_oci_dtrace:the_SDR_MSOC_cpu_1d_cpu_nios2_oci_dtrace\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "the_SDR_MSOC_cpu_1d_cpu_nios2_oci_dtrace" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688742884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1d_cpu_nios2_oci_td_mode SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_nios2_oci:the_SDR_MSOC_cpu_1d_cpu_nios2_oci\|SDR_MSOC_cpu_1d_cpu_nios2_oci_dtrace:the_SDR_MSOC_cpu_1d_cpu_nios2_oci_dtrace\|SDR_MSOC_cpu_1d_cpu_nios2_oci_td_mode:SDR_MSOC_cpu_1d_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"SDR_MSOC_cpu_1d_cpu_nios2_oci_td_mode\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_nios2_oci:the_SDR_MSOC_cpu_1d_cpu_nios2_oci\|SDR_MSOC_cpu_1d_cpu_nios2_oci_dtrace:the_SDR_MSOC_cpu_1d_cpu_nios2_oci_dtrace\|SDR_MSOC_cpu_1d_cpu_nios2_oci_td_mode:SDR_MSOC_cpu_1d_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "SDR_MSOC_cpu_1d_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688742972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1d_cpu_nios2_oci_fifo SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_nios2_oci:the_SDR_MSOC_cpu_1d_cpu_nios2_oci\|SDR_MSOC_cpu_1d_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_1d_cpu_nios2_oci_fifo " "Elaborating entity \"SDR_MSOC_cpu_1d_cpu_nios2_oci_fifo\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_nios2_oci:the_SDR_MSOC_cpu_1d_cpu_nios2_oci\|SDR_MSOC_cpu_1d_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_1d_cpu_nios2_oci_fifo\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "the_SDR_MSOC_cpu_1d_cpu_nios2_oci_fifo" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688742988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1d_cpu_nios2_oci_compute_input_tm_cnt SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_nios2_oci:the_SDR_MSOC_cpu_1d_cpu_nios2_oci\|SDR_MSOC_cpu_1d_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_1d_cpu_nios2_oci_fifo\|SDR_MSOC_cpu_1d_cpu_nios2_oci_compute_input_tm_cnt:the_SDR_MSOC_cpu_1d_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"SDR_MSOC_cpu_1d_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_nios2_oci:the_SDR_MSOC_cpu_1d_cpu_nios2_oci\|SDR_MSOC_cpu_1d_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_1d_cpu_nios2_oci_fifo\|SDR_MSOC_cpu_1d_cpu_nios2_oci_compute_input_tm_cnt:the_SDR_MSOC_cpu_1d_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "the_SDR_MSOC_cpu_1d_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688743063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1d_cpu_nios2_oci_fifo_wrptr_inc SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_nios2_oci:the_SDR_MSOC_cpu_1d_cpu_nios2_oci\|SDR_MSOC_cpu_1d_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_1d_cpu_nios2_oci_fifo\|SDR_MSOC_cpu_1d_cpu_nios2_oci_fifo_wrptr_inc:the_SDR_MSOC_cpu_1d_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"SDR_MSOC_cpu_1d_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_nios2_oci:the_SDR_MSOC_cpu_1d_cpu_nios2_oci\|SDR_MSOC_cpu_1d_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_1d_cpu_nios2_oci_fifo\|SDR_MSOC_cpu_1d_cpu_nios2_oci_fifo_wrptr_inc:the_SDR_MSOC_cpu_1d_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "the_SDR_MSOC_cpu_1d_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688743079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1d_cpu_nios2_oci_fifo_cnt_inc SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_nios2_oci:the_SDR_MSOC_cpu_1d_cpu_nios2_oci\|SDR_MSOC_cpu_1d_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_1d_cpu_nios2_oci_fifo\|SDR_MSOC_cpu_1d_cpu_nios2_oci_fifo_cnt_inc:the_SDR_MSOC_cpu_1d_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"SDR_MSOC_cpu_1d_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_nios2_oci:the_SDR_MSOC_cpu_1d_cpu_nios2_oci\|SDR_MSOC_cpu_1d_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_1d_cpu_nios2_oci_fifo\|SDR_MSOC_cpu_1d_cpu_nios2_oci_fifo_cnt_inc:the_SDR_MSOC_cpu_1d_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "the_SDR_MSOC_cpu_1d_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688743094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1d_cpu_nios2_oci_pib SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_nios2_oci:the_SDR_MSOC_cpu_1d_cpu_nios2_oci\|SDR_MSOC_cpu_1d_cpu_nios2_oci_pib:the_SDR_MSOC_cpu_1d_cpu_nios2_oci_pib " "Elaborating entity \"SDR_MSOC_cpu_1d_cpu_nios2_oci_pib\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_nios2_oci:the_SDR_MSOC_cpu_1d_cpu_nios2_oci\|SDR_MSOC_cpu_1d_cpu_nios2_oci_pib:the_SDR_MSOC_cpu_1d_cpu_nios2_oci_pib\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "the_SDR_MSOC_cpu_1d_cpu_nios2_oci_pib" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688743110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1d_cpu_nios2_oci_im SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_nios2_oci:the_SDR_MSOC_cpu_1d_cpu_nios2_oci\|SDR_MSOC_cpu_1d_cpu_nios2_oci_im:the_SDR_MSOC_cpu_1d_cpu_nios2_oci_im " "Elaborating entity \"SDR_MSOC_cpu_1d_cpu_nios2_oci_im\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_nios2_oci:the_SDR_MSOC_cpu_1d_cpu_nios2_oci\|SDR_MSOC_cpu_1d_cpu_nios2_oci_im:the_SDR_MSOC_cpu_1d_cpu_nios2_oci_im\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "the_SDR_MSOC_cpu_1d_cpu_nios2_oci_im" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688743125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1d_cpu_nios2_avalon_reg SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_nios2_oci:the_SDR_MSOC_cpu_1d_cpu_nios2_oci\|SDR_MSOC_cpu_1d_cpu_nios2_avalon_reg:the_SDR_MSOC_cpu_1d_cpu_nios2_avalon_reg " "Elaborating entity \"SDR_MSOC_cpu_1d_cpu_nios2_avalon_reg\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_nios2_oci:the_SDR_MSOC_cpu_1d_cpu_nios2_oci\|SDR_MSOC_cpu_1d_cpu_nios2_avalon_reg:the_SDR_MSOC_cpu_1d_cpu_nios2_avalon_reg\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "the_SDR_MSOC_cpu_1d_cpu_nios2_avalon_reg" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688743151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1d_cpu_nios2_ocimem SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_nios2_oci:the_SDR_MSOC_cpu_1d_cpu_nios2_oci\|SDR_MSOC_cpu_1d_cpu_nios2_ocimem:the_SDR_MSOC_cpu_1d_cpu_nios2_ocimem " "Elaborating entity \"SDR_MSOC_cpu_1d_cpu_nios2_ocimem\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_nios2_oci:the_SDR_MSOC_cpu_1d_cpu_nios2_oci\|SDR_MSOC_cpu_1d_cpu_nios2_ocimem:the_SDR_MSOC_cpu_1d_cpu_nios2_ocimem\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "the_SDR_MSOC_cpu_1d_cpu_nios2_ocimem" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688743174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1d_cpu_ociram_sp_ram_module SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_nios2_oci:the_SDR_MSOC_cpu_1d_cpu_nios2_oci\|SDR_MSOC_cpu_1d_cpu_nios2_ocimem:the_SDR_MSOC_cpu_1d_cpu_nios2_ocimem\|SDR_MSOC_cpu_1d_cpu_ociram_sp_ram_module:SDR_MSOC_cpu_1d_cpu_ociram_sp_ram " "Elaborating entity \"SDR_MSOC_cpu_1d_cpu_ociram_sp_ram_module\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_nios2_oci:the_SDR_MSOC_cpu_1d_cpu_nios2_oci\|SDR_MSOC_cpu_1d_cpu_nios2_ocimem:the_SDR_MSOC_cpu_1d_cpu_nios2_ocimem\|SDR_MSOC_cpu_1d_cpu_ociram_sp_ram_module:SDR_MSOC_cpu_1d_cpu_ociram_sp_ram\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "SDR_MSOC_cpu_1d_cpu_ociram_sp_ram" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688743246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1d_cpu_debug_slave_wrapper SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_nios2_oci:the_SDR_MSOC_cpu_1d_cpu_nios2_oci\|SDR_MSOC_cpu_1d_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_1d_cpu_debug_slave_wrapper " "Elaborating entity \"SDR_MSOC_cpu_1d_cpu_debug_slave_wrapper\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_nios2_oci:the_SDR_MSOC_cpu_1d_cpu_nios2_oci\|SDR_MSOC_cpu_1d_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_1d_cpu_debug_slave_wrapper\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "the_SDR_MSOC_cpu_1d_cpu_debug_slave_wrapper" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688743313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1d_cpu_debug_slave_tck SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_nios2_oci:the_SDR_MSOC_cpu_1d_cpu_nios2_oci\|SDR_MSOC_cpu_1d_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_1d_cpu_debug_slave_wrapper\|SDR_MSOC_cpu_1d_cpu_debug_slave_tck:the_SDR_MSOC_cpu_1d_cpu_debug_slave_tck " "Elaborating entity \"SDR_MSOC_cpu_1d_cpu_debug_slave_tck\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_nios2_oci:the_SDR_MSOC_cpu_1d_cpu_nios2_oci\|SDR_MSOC_cpu_1d_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_1d_cpu_debug_slave_wrapper\|SDR_MSOC_cpu_1d_cpu_debug_slave_tck:the_SDR_MSOC_cpu_1d_cpu_debug_slave_tck\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu_debug_slave_wrapper.v" "the_SDR_MSOC_cpu_1d_cpu_debug_slave_tck" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688743336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1d_cpu_debug_slave_sysclk SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_nios2_oci:the_SDR_MSOC_cpu_1d_cpu_nios2_oci\|SDR_MSOC_cpu_1d_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_1d_cpu_debug_slave_wrapper\|SDR_MSOC_cpu_1d_cpu_debug_slave_sysclk:the_SDR_MSOC_cpu_1d_cpu_debug_slave_sysclk " "Elaborating entity \"SDR_MSOC_cpu_1d_cpu_debug_slave_sysclk\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1d:cpu_1d\|SDR_MSOC_cpu_1d_cpu:cpu\|SDR_MSOC_cpu_1d_cpu_nios2_oci:the_SDR_MSOC_cpu_1d_cpu_nios2_oci\|SDR_MSOC_cpu_1d_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_1d_cpu_debug_slave_wrapper\|SDR_MSOC_cpu_1d_cpu_debug_slave_sysclk:the_SDR_MSOC_cpu_1d_cpu_debug_slave_sysclk\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu_debug_slave_wrapper.v" "the_SDR_MSOC_cpu_1d_cpu_debug_slave_sysclk" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688743434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1e SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e " "Elaborating entity \"SDR_MSOC_cpu_1e\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\"" {  } { { "SDR_MSOC/synthesis/SDR_MSOC.v" "cpu_1e" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/SDR_MSOC.v" 521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688743585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1e_cpu SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu " "Elaborating entity \"SDR_MSOC_cpu_1e_cpu\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e.v" "cpu" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688743611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1e_cpu_test_bench SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_test_bench:the_SDR_MSOC_cpu_1e_cpu_test_bench " "Elaborating entity \"SDR_MSOC_cpu_1e_cpu_test_bench\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_test_bench:the_SDR_MSOC_cpu_1e_cpu_test_bench\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "the_SDR_MSOC_cpu_1e_cpu_test_bench" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 3563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688743853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1e_cpu_register_bank_a_module SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_register_bank_a_module:SDR_MSOC_cpu_1e_cpu_register_bank_a " "Elaborating entity \"SDR_MSOC_cpu_1e_cpu_register_bank_a_module\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_register_bank_a_module:SDR_MSOC_cpu_1e_cpu_register_bank_a\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "SDR_MSOC_cpu_1e_cpu_register_bank_a" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688743891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1e_cpu_register_bank_b_module SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_register_bank_b_module:SDR_MSOC_cpu_1e_cpu_register_bank_b " "Elaborating entity \"SDR_MSOC_cpu_1e_cpu_register_bank_b_module\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_register_bank_b_module:SDR_MSOC_cpu_1e_cpu_register_bank_b\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "SDR_MSOC_cpu_1e_cpu_register_bank_b" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 4097 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688743956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1e_cpu_nios2_oci SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_nios2_oci:the_SDR_MSOC_cpu_1e_cpu_nios2_oci " "Elaborating entity \"SDR_MSOC_cpu_1e_cpu_nios2_oci\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_nios2_oci:the_SDR_MSOC_cpu_1e_cpu_nios2_oci\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "the_SDR_MSOC_cpu_1e_cpu_nios2_oci" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 4593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688744020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1e_cpu_nios2_oci_debug SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_nios2_oci:the_SDR_MSOC_cpu_1e_cpu_nios2_oci\|SDR_MSOC_cpu_1e_cpu_nios2_oci_debug:the_SDR_MSOC_cpu_1e_cpu_nios2_oci_debug " "Elaborating entity \"SDR_MSOC_cpu_1e_cpu_nios2_oci_debug\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_nios2_oci:the_SDR_MSOC_cpu_1e_cpu_nios2_oci\|SDR_MSOC_cpu_1e_cpu_nios2_oci_debug:the_SDR_MSOC_cpu_1e_cpu_nios2_oci_debug\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "the_SDR_MSOC_cpu_1e_cpu_nios2_oci_debug" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688744081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1e_cpu_nios2_oci_break SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_nios2_oci:the_SDR_MSOC_cpu_1e_cpu_nios2_oci\|SDR_MSOC_cpu_1e_cpu_nios2_oci_break:the_SDR_MSOC_cpu_1e_cpu_nios2_oci_break " "Elaborating entity \"SDR_MSOC_cpu_1e_cpu_nios2_oci_break\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_nios2_oci:the_SDR_MSOC_cpu_1e_cpu_nios2_oci\|SDR_MSOC_cpu_1e_cpu_nios2_oci_break:the_SDR_MSOC_cpu_1e_cpu_nios2_oci_break\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "the_SDR_MSOC_cpu_1e_cpu_nios2_oci_break" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688744117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1e_cpu_nios2_oci_xbrk SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_nios2_oci:the_SDR_MSOC_cpu_1e_cpu_nios2_oci\|SDR_MSOC_cpu_1e_cpu_nios2_oci_xbrk:the_SDR_MSOC_cpu_1e_cpu_nios2_oci_xbrk " "Elaborating entity \"SDR_MSOC_cpu_1e_cpu_nios2_oci_xbrk\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_nios2_oci:the_SDR_MSOC_cpu_1e_cpu_nios2_oci\|SDR_MSOC_cpu_1e_cpu_nios2_oci_xbrk:the_SDR_MSOC_cpu_1e_cpu_nios2_oci_xbrk\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "the_SDR_MSOC_cpu_1e_cpu_nios2_oci_xbrk" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688744197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1e_cpu_nios2_oci_dbrk SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_nios2_oci:the_SDR_MSOC_cpu_1e_cpu_nios2_oci\|SDR_MSOC_cpu_1e_cpu_nios2_oci_dbrk:the_SDR_MSOC_cpu_1e_cpu_nios2_oci_dbrk " "Elaborating entity \"SDR_MSOC_cpu_1e_cpu_nios2_oci_dbrk\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_nios2_oci:the_SDR_MSOC_cpu_1e_cpu_nios2_oci\|SDR_MSOC_cpu_1e_cpu_nios2_oci_dbrk:the_SDR_MSOC_cpu_1e_cpu_nios2_oci_dbrk\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "the_SDR_MSOC_cpu_1e_cpu_nios2_oci_dbrk" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688744215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1e_cpu_nios2_oci_itrace SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_nios2_oci:the_SDR_MSOC_cpu_1e_cpu_nios2_oci\|SDR_MSOC_cpu_1e_cpu_nios2_oci_itrace:the_SDR_MSOC_cpu_1e_cpu_nios2_oci_itrace " "Elaborating entity \"SDR_MSOC_cpu_1e_cpu_nios2_oci_itrace\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_nios2_oci:the_SDR_MSOC_cpu_1e_cpu_nios2_oci\|SDR_MSOC_cpu_1e_cpu_nios2_oci_itrace:the_SDR_MSOC_cpu_1e_cpu_nios2_oci_itrace\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "the_SDR_MSOC_cpu_1e_cpu_nios2_oci_itrace" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688744236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1e_cpu_nios2_oci_dtrace SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_nios2_oci:the_SDR_MSOC_cpu_1e_cpu_nios2_oci\|SDR_MSOC_cpu_1e_cpu_nios2_oci_dtrace:the_SDR_MSOC_cpu_1e_cpu_nios2_oci_dtrace " "Elaborating entity \"SDR_MSOC_cpu_1e_cpu_nios2_oci_dtrace\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_nios2_oci:the_SDR_MSOC_cpu_1e_cpu_nios2_oci\|SDR_MSOC_cpu_1e_cpu_nios2_oci_dtrace:the_SDR_MSOC_cpu_1e_cpu_nios2_oci_dtrace\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "the_SDR_MSOC_cpu_1e_cpu_nios2_oci_dtrace" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688744258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1e_cpu_nios2_oci_td_mode SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_nios2_oci:the_SDR_MSOC_cpu_1e_cpu_nios2_oci\|SDR_MSOC_cpu_1e_cpu_nios2_oci_dtrace:the_SDR_MSOC_cpu_1e_cpu_nios2_oci_dtrace\|SDR_MSOC_cpu_1e_cpu_nios2_oci_td_mode:SDR_MSOC_cpu_1e_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"SDR_MSOC_cpu_1e_cpu_nios2_oci_td_mode\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_nios2_oci:the_SDR_MSOC_cpu_1e_cpu_nios2_oci\|SDR_MSOC_cpu_1e_cpu_nios2_oci_dtrace:the_SDR_MSOC_cpu_1e_cpu_nios2_oci_dtrace\|SDR_MSOC_cpu_1e_cpu_nios2_oci_td_mode:SDR_MSOC_cpu_1e_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "SDR_MSOC_cpu_1e_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688744343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1e_cpu_nios2_oci_fifo SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_nios2_oci:the_SDR_MSOC_cpu_1e_cpu_nios2_oci\|SDR_MSOC_cpu_1e_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_1e_cpu_nios2_oci_fifo " "Elaborating entity \"SDR_MSOC_cpu_1e_cpu_nios2_oci_fifo\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_nios2_oci:the_SDR_MSOC_cpu_1e_cpu_nios2_oci\|SDR_MSOC_cpu_1e_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_1e_cpu_nios2_oci_fifo\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "the_SDR_MSOC_cpu_1e_cpu_nios2_oci_fifo" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688744359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1e_cpu_nios2_oci_compute_input_tm_cnt SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_nios2_oci:the_SDR_MSOC_cpu_1e_cpu_nios2_oci\|SDR_MSOC_cpu_1e_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_1e_cpu_nios2_oci_fifo\|SDR_MSOC_cpu_1e_cpu_nios2_oci_compute_input_tm_cnt:the_SDR_MSOC_cpu_1e_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"SDR_MSOC_cpu_1e_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_nios2_oci:the_SDR_MSOC_cpu_1e_cpu_nios2_oci\|SDR_MSOC_cpu_1e_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_1e_cpu_nios2_oci_fifo\|SDR_MSOC_cpu_1e_cpu_nios2_oci_compute_input_tm_cnt:the_SDR_MSOC_cpu_1e_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "the_SDR_MSOC_cpu_1e_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688744432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1e_cpu_nios2_oci_fifo_wrptr_inc SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_nios2_oci:the_SDR_MSOC_cpu_1e_cpu_nios2_oci\|SDR_MSOC_cpu_1e_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_1e_cpu_nios2_oci_fifo\|SDR_MSOC_cpu_1e_cpu_nios2_oci_fifo_wrptr_inc:the_SDR_MSOC_cpu_1e_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"SDR_MSOC_cpu_1e_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_nios2_oci:the_SDR_MSOC_cpu_1e_cpu_nios2_oci\|SDR_MSOC_cpu_1e_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_1e_cpu_nios2_oci_fifo\|SDR_MSOC_cpu_1e_cpu_nios2_oci_fifo_wrptr_inc:the_SDR_MSOC_cpu_1e_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "the_SDR_MSOC_cpu_1e_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688744447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1e_cpu_nios2_oci_fifo_cnt_inc SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_nios2_oci:the_SDR_MSOC_cpu_1e_cpu_nios2_oci\|SDR_MSOC_cpu_1e_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_1e_cpu_nios2_oci_fifo\|SDR_MSOC_cpu_1e_cpu_nios2_oci_fifo_cnt_inc:the_SDR_MSOC_cpu_1e_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"SDR_MSOC_cpu_1e_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_nios2_oci:the_SDR_MSOC_cpu_1e_cpu_nios2_oci\|SDR_MSOC_cpu_1e_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_1e_cpu_nios2_oci_fifo\|SDR_MSOC_cpu_1e_cpu_nios2_oci_fifo_cnt_inc:the_SDR_MSOC_cpu_1e_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "the_SDR_MSOC_cpu_1e_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688744463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1e_cpu_nios2_oci_pib SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_nios2_oci:the_SDR_MSOC_cpu_1e_cpu_nios2_oci\|SDR_MSOC_cpu_1e_cpu_nios2_oci_pib:the_SDR_MSOC_cpu_1e_cpu_nios2_oci_pib " "Elaborating entity \"SDR_MSOC_cpu_1e_cpu_nios2_oci_pib\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_nios2_oci:the_SDR_MSOC_cpu_1e_cpu_nios2_oci\|SDR_MSOC_cpu_1e_cpu_nios2_oci_pib:the_SDR_MSOC_cpu_1e_cpu_nios2_oci_pib\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "the_SDR_MSOC_cpu_1e_cpu_nios2_oci_pib" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688744478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1e_cpu_nios2_oci_im SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_nios2_oci:the_SDR_MSOC_cpu_1e_cpu_nios2_oci\|SDR_MSOC_cpu_1e_cpu_nios2_oci_im:the_SDR_MSOC_cpu_1e_cpu_nios2_oci_im " "Elaborating entity \"SDR_MSOC_cpu_1e_cpu_nios2_oci_im\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_nios2_oci:the_SDR_MSOC_cpu_1e_cpu_nios2_oci\|SDR_MSOC_cpu_1e_cpu_nios2_oci_im:the_SDR_MSOC_cpu_1e_cpu_nios2_oci_im\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "the_SDR_MSOC_cpu_1e_cpu_nios2_oci_im" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688744493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1e_cpu_nios2_avalon_reg SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_nios2_oci:the_SDR_MSOC_cpu_1e_cpu_nios2_oci\|SDR_MSOC_cpu_1e_cpu_nios2_avalon_reg:the_SDR_MSOC_cpu_1e_cpu_nios2_avalon_reg " "Elaborating entity \"SDR_MSOC_cpu_1e_cpu_nios2_avalon_reg\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_nios2_oci:the_SDR_MSOC_cpu_1e_cpu_nios2_oci\|SDR_MSOC_cpu_1e_cpu_nios2_avalon_reg:the_SDR_MSOC_cpu_1e_cpu_nios2_avalon_reg\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "the_SDR_MSOC_cpu_1e_cpu_nios2_avalon_reg" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688744517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1e_cpu_nios2_ocimem SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_nios2_oci:the_SDR_MSOC_cpu_1e_cpu_nios2_oci\|SDR_MSOC_cpu_1e_cpu_nios2_ocimem:the_SDR_MSOC_cpu_1e_cpu_nios2_ocimem " "Elaborating entity \"SDR_MSOC_cpu_1e_cpu_nios2_ocimem\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_nios2_oci:the_SDR_MSOC_cpu_1e_cpu_nios2_oci\|SDR_MSOC_cpu_1e_cpu_nios2_ocimem:the_SDR_MSOC_cpu_1e_cpu_nios2_ocimem\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "the_SDR_MSOC_cpu_1e_cpu_nios2_ocimem" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688744539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1e_cpu_ociram_sp_ram_module SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_nios2_oci:the_SDR_MSOC_cpu_1e_cpu_nios2_oci\|SDR_MSOC_cpu_1e_cpu_nios2_ocimem:the_SDR_MSOC_cpu_1e_cpu_nios2_ocimem\|SDR_MSOC_cpu_1e_cpu_ociram_sp_ram_module:SDR_MSOC_cpu_1e_cpu_ociram_sp_ram " "Elaborating entity \"SDR_MSOC_cpu_1e_cpu_ociram_sp_ram_module\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_nios2_oci:the_SDR_MSOC_cpu_1e_cpu_nios2_oci\|SDR_MSOC_cpu_1e_cpu_nios2_ocimem:the_SDR_MSOC_cpu_1e_cpu_nios2_ocimem\|SDR_MSOC_cpu_1e_cpu_ociram_sp_ram_module:SDR_MSOC_cpu_1e_cpu_ociram_sp_ram\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "SDR_MSOC_cpu_1e_cpu_ociram_sp_ram" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688744608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1e_cpu_debug_slave_wrapper SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_nios2_oci:the_SDR_MSOC_cpu_1e_cpu_nios2_oci\|SDR_MSOC_cpu_1e_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_1e_cpu_debug_slave_wrapper " "Elaborating entity \"SDR_MSOC_cpu_1e_cpu_debug_slave_wrapper\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_nios2_oci:the_SDR_MSOC_cpu_1e_cpu_nios2_oci\|SDR_MSOC_cpu_1e_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_1e_cpu_debug_slave_wrapper\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "the_SDR_MSOC_cpu_1e_cpu_debug_slave_wrapper" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688744674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1e_cpu_debug_slave_tck SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_nios2_oci:the_SDR_MSOC_cpu_1e_cpu_nios2_oci\|SDR_MSOC_cpu_1e_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_1e_cpu_debug_slave_wrapper\|SDR_MSOC_cpu_1e_cpu_debug_slave_tck:the_SDR_MSOC_cpu_1e_cpu_debug_slave_tck " "Elaborating entity \"SDR_MSOC_cpu_1e_cpu_debug_slave_tck\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_nios2_oci:the_SDR_MSOC_cpu_1e_cpu_nios2_oci\|SDR_MSOC_cpu_1e_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_1e_cpu_debug_slave_wrapper\|SDR_MSOC_cpu_1e_cpu_debug_slave_tck:the_SDR_MSOC_cpu_1e_cpu_debug_slave_tck\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu_debug_slave_wrapper.v" "the_SDR_MSOC_cpu_1e_cpu_debug_slave_tck" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688744699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1e_cpu_debug_slave_sysclk SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_nios2_oci:the_SDR_MSOC_cpu_1e_cpu_nios2_oci\|SDR_MSOC_cpu_1e_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_1e_cpu_debug_slave_wrapper\|SDR_MSOC_cpu_1e_cpu_debug_slave_sysclk:the_SDR_MSOC_cpu_1e_cpu_debug_slave_sysclk " "Elaborating entity \"SDR_MSOC_cpu_1e_cpu_debug_slave_sysclk\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1e:cpu_1e\|SDR_MSOC_cpu_1e_cpu:cpu\|SDR_MSOC_cpu_1e_cpu_nios2_oci:the_SDR_MSOC_cpu_1e_cpu_nios2_oci\|SDR_MSOC_cpu_1e_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_1e_cpu_debug_slave_wrapper\|SDR_MSOC_cpu_1e_cpu_debug_slave_sysclk:the_SDR_MSOC_cpu_1e_cpu_debug_slave_sysclk\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu_debug_slave_wrapper.v" "the_SDR_MSOC_cpu_1e_cpu_debug_slave_sysclk" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688744791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1f SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f " "Elaborating entity \"SDR_MSOC_cpu_1f\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\"" {  } { { "SDR_MSOC/synthesis/SDR_MSOC.v" "cpu_1f" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/SDR_MSOC.v" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688744939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1f_cpu SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu " "Elaborating entity \"SDR_MSOC_cpu_1f_cpu\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f.v" "cpu" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688744965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1f_cpu_test_bench SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_test_bench:the_SDR_MSOC_cpu_1f_cpu_test_bench " "Elaborating entity \"SDR_MSOC_cpu_1f_cpu_test_bench\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_test_bench:the_SDR_MSOC_cpu_1f_cpu_test_bench\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "the_SDR_MSOC_cpu_1f_cpu_test_bench" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 3563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688745204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1f_cpu_register_bank_a_module SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_register_bank_a_module:SDR_MSOC_cpu_1f_cpu_register_bank_a " "Elaborating entity \"SDR_MSOC_cpu_1f_cpu_register_bank_a_module\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_register_bank_a_module:SDR_MSOC_cpu_1f_cpu_register_bank_a\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "SDR_MSOC_cpu_1f_cpu_register_bank_a" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688745242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1f_cpu_register_bank_b_module SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_register_bank_b_module:SDR_MSOC_cpu_1f_cpu_register_bank_b " "Elaborating entity \"SDR_MSOC_cpu_1f_cpu_register_bank_b_module\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_register_bank_b_module:SDR_MSOC_cpu_1f_cpu_register_bank_b\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "SDR_MSOC_cpu_1f_cpu_register_bank_b" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 4097 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688745306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1f_cpu_nios2_oci SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_nios2_oci:the_SDR_MSOC_cpu_1f_cpu_nios2_oci " "Elaborating entity \"SDR_MSOC_cpu_1f_cpu_nios2_oci\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_nios2_oci:the_SDR_MSOC_cpu_1f_cpu_nios2_oci\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "the_SDR_MSOC_cpu_1f_cpu_nios2_oci" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 4593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688745370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1f_cpu_nios2_oci_debug SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_nios2_oci:the_SDR_MSOC_cpu_1f_cpu_nios2_oci\|SDR_MSOC_cpu_1f_cpu_nios2_oci_debug:the_SDR_MSOC_cpu_1f_cpu_nios2_oci_debug " "Elaborating entity \"SDR_MSOC_cpu_1f_cpu_nios2_oci_debug\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_nios2_oci:the_SDR_MSOC_cpu_1f_cpu_nios2_oci\|SDR_MSOC_cpu_1f_cpu_nios2_oci_debug:the_SDR_MSOC_cpu_1f_cpu_nios2_oci_debug\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "the_SDR_MSOC_cpu_1f_cpu_nios2_oci_debug" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688745429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1f_cpu_nios2_oci_break SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_nios2_oci:the_SDR_MSOC_cpu_1f_cpu_nios2_oci\|SDR_MSOC_cpu_1f_cpu_nios2_oci_break:the_SDR_MSOC_cpu_1f_cpu_nios2_oci_break " "Elaborating entity \"SDR_MSOC_cpu_1f_cpu_nios2_oci_break\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_nios2_oci:the_SDR_MSOC_cpu_1f_cpu_nios2_oci\|SDR_MSOC_cpu_1f_cpu_nios2_oci_break:the_SDR_MSOC_cpu_1f_cpu_nios2_oci_break\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "the_SDR_MSOC_cpu_1f_cpu_nios2_oci_break" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688745467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1f_cpu_nios2_oci_xbrk SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_nios2_oci:the_SDR_MSOC_cpu_1f_cpu_nios2_oci\|SDR_MSOC_cpu_1f_cpu_nios2_oci_xbrk:the_SDR_MSOC_cpu_1f_cpu_nios2_oci_xbrk " "Elaborating entity \"SDR_MSOC_cpu_1f_cpu_nios2_oci_xbrk\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_nios2_oci:the_SDR_MSOC_cpu_1f_cpu_nios2_oci\|SDR_MSOC_cpu_1f_cpu_nios2_oci_xbrk:the_SDR_MSOC_cpu_1f_cpu_nios2_oci_xbrk\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "the_SDR_MSOC_cpu_1f_cpu_nios2_oci_xbrk" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688745537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1f_cpu_nios2_oci_dbrk SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_nios2_oci:the_SDR_MSOC_cpu_1f_cpu_nios2_oci\|SDR_MSOC_cpu_1f_cpu_nios2_oci_dbrk:the_SDR_MSOC_cpu_1f_cpu_nios2_oci_dbrk " "Elaborating entity \"SDR_MSOC_cpu_1f_cpu_nios2_oci_dbrk\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_nios2_oci:the_SDR_MSOC_cpu_1f_cpu_nios2_oci\|SDR_MSOC_cpu_1f_cpu_nios2_oci_dbrk:the_SDR_MSOC_cpu_1f_cpu_nios2_oci_dbrk\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "the_SDR_MSOC_cpu_1f_cpu_nios2_oci_dbrk" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688745555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1f_cpu_nios2_oci_itrace SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_nios2_oci:the_SDR_MSOC_cpu_1f_cpu_nios2_oci\|SDR_MSOC_cpu_1f_cpu_nios2_oci_itrace:the_SDR_MSOC_cpu_1f_cpu_nios2_oci_itrace " "Elaborating entity \"SDR_MSOC_cpu_1f_cpu_nios2_oci_itrace\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_nios2_oci:the_SDR_MSOC_cpu_1f_cpu_nios2_oci\|SDR_MSOC_cpu_1f_cpu_nios2_oci_itrace:the_SDR_MSOC_cpu_1f_cpu_nios2_oci_itrace\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "the_SDR_MSOC_cpu_1f_cpu_nios2_oci_itrace" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688745577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1f_cpu_nios2_oci_dtrace SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_nios2_oci:the_SDR_MSOC_cpu_1f_cpu_nios2_oci\|SDR_MSOC_cpu_1f_cpu_nios2_oci_dtrace:the_SDR_MSOC_cpu_1f_cpu_nios2_oci_dtrace " "Elaborating entity \"SDR_MSOC_cpu_1f_cpu_nios2_oci_dtrace\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_nios2_oci:the_SDR_MSOC_cpu_1f_cpu_nios2_oci\|SDR_MSOC_cpu_1f_cpu_nios2_oci_dtrace:the_SDR_MSOC_cpu_1f_cpu_nios2_oci_dtrace\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "the_SDR_MSOC_cpu_1f_cpu_nios2_oci_dtrace" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688745598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1f_cpu_nios2_oci_td_mode SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_nios2_oci:the_SDR_MSOC_cpu_1f_cpu_nios2_oci\|SDR_MSOC_cpu_1f_cpu_nios2_oci_dtrace:the_SDR_MSOC_cpu_1f_cpu_nios2_oci_dtrace\|SDR_MSOC_cpu_1f_cpu_nios2_oci_td_mode:SDR_MSOC_cpu_1f_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"SDR_MSOC_cpu_1f_cpu_nios2_oci_td_mode\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_nios2_oci:the_SDR_MSOC_cpu_1f_cpu_nios2_oci\|SDR_MSOC_cpu_1f_cpu_nios2_oci_dtrace:the_SDR_MSOC_cpu_1f_cpu_nios2_oci_dtrace\|SDR_MSOC_cpu_1f_cpu_nios2_oci_td_mode:SDR_MSOC_cpu_1f_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "SDR_MSOC_cpu_1f_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688745675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1f_cpu_nios2_oci_fifo SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_nios2_oci:the_SDR_MSOC_cpu_1f_cpu_nios2_oci\|SDR_MSOC_cpu_1f_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_1f_cpu_nios2_oci_fifo " "Elaborating entity \"SDR_MSOC_cpu_1f_cpu_nios2_oci_fifo\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_nios2_oci:the_SDR_MSOC_cpu_1f_cpu_nios2_oci\|SDR_MSOC_cpu_1f_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_1f_cpu_nios2_oci_fifo\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "the_SDR_MSOC_cpu_1f_cpu_nios2_oci_fifo" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688745693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1f_cpu_nios2_oci_compute_input_tm_cnt SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_nios2_oci:the_SDR_MSOC_cpu_1f_cpu_nios2_oci\|SDR_MSOC_cpu_1f_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_1f_cpu_nios2_oci_fifo\|SDR_MSOC_cpu_1f_cpu_nios2_oci_compute_input_tm_cnt:the_SDR_MSOC_cpu_1f_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"SDR_MSOC_cpu_1f_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_nios2_oci:the_SDR_MSOC_cpu_1f_cpu_nios2_oci\|SDR_MSOC_cpu_1f_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_1f_cpu_nios2_oci_fifo\|SDR_MSOC_cpu_1f_cpu_nios2_oci_compute_input_tm_cnt:the_SDR_MSOC_cpu_1f_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "the_SDR_MSOC_cpu_1f_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688745770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1f_cpu_nios2_oci_fifo_wrptr_inc SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_nios2_oci:the_SDR_MSOC_cpu_1f_cpu_nios2_oci\|SDR_MSOC_cpu_1f_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_1f_cpu_nios2_oci_fifo\|SDR_MSOC_cpu_1f_cpu_nios2_oci_fifo_wrptr_inc:the_SDR_MSOC_cpu_1f_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"SDR_MSOC_cpu_1f_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_nios2_oci:the_SDR_MSOC_cpu_1f_cpu_nios2_oci\|SDR_MSOC_cpu_1f_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_1f_cpu_nios2_oci_fifo\|SDR_MSOC_cpu_1f_cpu_nios2_oci_fifo_wrptr_inc:the_SDR_MSOC_cpu_1f_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "the_SDR_MSOC_cpu_1f_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688745785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1f_cpu_nios2_oci_fifo_cnt_inc SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_nios2_oci:the_SDR_MSOC_cpu_1f_cpu_nios2_oci\|SDR_MSOC_cpu_1f_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_1f_cpu_nios2_oci_fifo\|SDR_MSOC_cpu_1f_cpu_nios2_oci_fifo_cnt_inc:the_SDR_MSOC_cpu_1f_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"SDR_MSOC_cpu_1f_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_nios2_oci:the_SDR_MSOC_cpu_1f_cpu_nios2_oci\|SDR_MSOC_cpu_1f_cpu_nios2_oci_fifo:the_SDR_MSOC_cpu_1f_cpu_nios2_oci_fifo\|SDR_MSOC_cpu_1f_cpu_nios2_oci_fifo_cnt_inc:the_SDR_MSOC_cpu_1f_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "the_SDR_MSOC_cpu_1f_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688745800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1f_cpu_nios2_oci_pib SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_nios2_oci:the_SDR_MSOC_cpu_1f_cpu_nios2_oci\|SDR_MSOC_cpu_1f_cpu_nios2_oci_pib:the_SDR_MSOC_cpu_1f_cpu_nios2_oci_pib " "Elaborating entity \"SDR_MSOC_cpu_1f_cpu_nios2_oci_pib\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_nios2_oci:the_SDR_MSOC_cpu_1f_cpu_nios2_oci\|SDR_MSOC_cpu_1f_cpu_nios2_oci_pib:the_SDR_MSOC_cpu_1f_cpu_nios2_oci_pib\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "the_SDR_MSOC_cpu_1f_cpu_nios2_oci_pib" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688745817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1f_cpu_nios2_oci_im SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_nios2_oci:the_SDR_MSOC_cpu_1f_cpu_nios2_oci\|SDR_MSOC_cpu_1f_cpu_nios2_oci_im:the_SDR_MSOC_cpu_1f_cpu_nios2_oci_im " "Elaborating entity \"SDR_MSOC_cpu_1f_cpu_nios2_oci_im\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_nios2_oci:the_SDR_MSOC_cpu_1f_cpu_nios2_oci\|SDR_MSOC_cpu_1f_cpu_nios2_oci_im:the_SDR_MSOC_cpu_1f_cpu_nios2_oci_im\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "the_SDR_MSOC_cpu_1f_cpu_nios2_oci_im" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688745831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1f_cpu_nios2_avalon_reg SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_nios2_oci:the_SDR_MSOC_cpu_1f_cpu_nios2_oci\|SDR_MSOC_cpu_1f_cpu_nios2_avalon_reg:the_SDR_MSOC_cpu_1f_cpu_nios2_avalon_reg " "Elaborating entity \"SDR_MSOC_cpu_1f_cpu_nios2_avalon_reg\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_nios2_oci:the_SDR_MSOC_cpu_1f_cpu_nios2_oci\|SDR_MSOC_cpu_1f_cpu_nios2_avalon_reg:the_SDR_MSOC_cpu_1f_cpu_nios2_avalon_reg\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "the_SDR_MSOC_cpu_1f_cpu_nios2_avalon_reg" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688745855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1f_cpu_nios2_ocimem SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_nios2_oci:the_SDR_MSOC_cpu_1f_cpu_nios2_oci\|SDR_MSOC_cpu_1f_cpu_nios2_ocimem:the_SDR_MSOC_cpu_1f_cpu_nios2_ocimem " "Elaborating entity \"SDR_MSOC_cpu_1f_cpu_nios2_ocimem\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_nios2_oci:the_SDR_MSOC_cpu_1f_cpu_nios2_oci\|SDR_MSOC_cpu_1f_cpu_nios2_ocimem:the_SDR_MSOC_cpu_1f_cpu_nios2_ocimem\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "the_SDR_MSOC_cpu_1f_cpu_nios2_ocimem" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688745877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1f_cpu_ociram_sp_ram_module SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_nios2_oci:the_SDR_MSOC_cpu_1f_cpu_nios2_oci\|SDR_MSOC_cpu_1f_cpu_nios2_ocimem:the_SDR_MSOC_cpu_1f_cpu_nios2_ocimem\|SDR_MSOC_cpu_1f_cpu_ociram_sp_ram_module:SDR_MSOC_cpu_1f_cpu_ociram_sp_ram " "Elaborating entity \"SDR_MSOC_cpu_1f_cpu_ociram_sp_ram_module\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_nios2_oci:the_SDR_MSOC_cpu_1f_cpu_nios2_oci\|SDR_MSOC_cpu_1f_cpu_nios2_ocimem:the_SDR_MSOC_cpu_1f_cpu_nios2_ocimem\|SDR_MSOC_cpu_1f_cpu_ociram_sp_ram_module:SDR_MSOC_cpu_1f_cpu_ociram_sp_ram\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "SDR_MSOC_cpu_1f_cpu_ociram_sp_ram" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688745943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1f_cpu_debug_slave_wrapper SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_nios2_oci:the_SDR_MSOC_cpu_1f_cpu_nios2_oci\|SDR_MSOC_cpu_1f_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_1f_cpu_debug_slave_wrapper " "Elaborating entity \"SDR_MSOC_cpu_1f_cpu_debug_slave_wrapper\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_nios2_oci:the_SDR_MSOC_cpu_1f_cpu_nios2_oci\|SDR_MSOC_cpu_1f_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_1f_cpu_debug_slave_wrapper\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "the_SDR_MSOC_cpu_1f_cpu_debug_slave_wrapper" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688746010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1f_cpu_debug_slave_tck SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_nios2_oci:the_SDR_MSOC_cpu_1f_cpu_nios2_oci\|SDR_MSOC_cpu_1f_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_1f_cpu_debug_slave_wrapper\|SDR_MSOC_cpu_1f_cpu_debug_slave_tck:the_SDR_MSOC_cpu_1f_cpu_debug_slave_tck " "Elaborating entity \"SDR_MSOC_cpu_1f_cpu_debug_slave_tck\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_nios2_oci:the_SDR_MSOC_cpu_1f_cpu_nios2_oci\|SDR_MSOC_cpu_1f_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_1f_cpu_debug_slave_wrapper\|SDR_MSOC_cpu_1f_cpu_debug_slave_tck:the_SDR_MSOC_cpu_1f_cpu_debug_slave_tck\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu_debug_slave_wrapper.v" "the_SDR_MSOC_cpu_1f_cpu_debug_slave_tck" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688746033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_cpu_1f_cpu_debug_slave_sysclk SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_nios2_oci:the_SDR_MSOC_cpu_1f_cpu_nios2_oci\|SDR_MSOC_cpu_1f_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_1f_cpu_debug_slave_wrapper\|SDR_MSOC_cpu_1f_cpu_debug_slave_sysclk:the_SDR_MSOC_cpu_1f_cpu_debug_slave_sysclk " "Elaborating entity \"SDR_MSOC_cpu_1f_cpu_debug_slave_sysclk\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_cpu_1f:cpu_1f\|SDR_MSOC_cpu_1f_cpu:cpu\|SDR_MSOC_cpu_1f_cpu_nios2_oci:the_SDR_MSOC_cpu_1f_cpu_nios2_oci\|SDR_MSOC_cpu_1f_cpu_debug_slave_wrapper:the_SDR_MSOC_cpu_1f_cpu_debug_slave_wrapper\|SDR_MSOC_cpu_1f_cpu_debug_slave_sysclk:the_SDR_MSOC_cpu_1f_cpu_debug_slave_sysclk\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu_debug_slave_wrapper.v" "the_SDR_MSOC_cpu_1f_cpu_debug_slave_sysclk" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688746122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_fifo_1b SDR_MSOC:inst2\|SDR_MSOC_fifo_1b:fifo_1b " "Elaborating entity \"SDR_MSOC_fifo_1b\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_fifo_1b:fifo_1b\"" {  } { { "SDR_MSOC/synthesis/SDR_MSOC.v" "fifo_1b" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/SDR_MSOC.v" 566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688746267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_fifo_1b_scfifo_with_controls SDR_MSOC:inst2\|SDR_MSOC_fifo_1b:fifo_1b\|SDR_MSOC_fifo_1b_scfifo_with_controls:the_scfifo_with_controls " "Elaborating entity \"SDR_MSOC_fifo_1b_scfifo_with_controls\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_fifo_1b:fifo_1b\|SDR_MSOC_fifo_1b_scfifo_with_controls:the_scfifo_with_controls\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_fifo_1b.v" "the_scfifo_with_controls" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_fifo_1b.v" 521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688746287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_fifo_1b_single_clock_fifo SDR_MSOC:inst2\|SDR_MSOC_fifo_1b:fifo_1b\|SDR_MSOC_fifo_1b_scfifo_with_controls:the_scfifo_with_controls\|SDR_MSOC_fifo_1b_single_clock_fifo:the_scfifo " "Elaborating entity \"SDR_MSOC_fifo_1b_single_clock_fifo\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_fifo_1b:fifo_1b\|SDR_MSOC_fifo_1b_scfifo_with_controls:the_scfifo_with_controls\|SDR_MSOC_fifo_1b_single_clock_fifo:the_scfifo\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_fifo_1b.v" "the_scfifo" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_fifo_1b.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688746325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo SDR_MSOC:inst2\|SDR_MSOC_fifo_1b:fifo_1b\|SDR_MSOC_fifo_1b_scfifo_with_controls:the_scfifo_with_controls\|SDR_MSOC_fifo_1b_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Elaborating entity \"scfifo\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_fifo_1b:fifo_1b\|SDR_MSOC_fifo_1b_scfifo_with_controls:the_scfifo_with_controls\|SDR_MSOC_fifo_1b_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_fifo_1b.v" "single_clock_fifo" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_fifo_1b.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688747114 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SDR_MSOC:inst2\|SDR_MSOC_fifo_1b:fifo_1b\|SDR_MSOC_fifo_1b_scfifo_with_controls:the_scfifo_with_controls\|SDR_MSOC_fifo_1b_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Elaborated megafunction instantiation \"SDR_MSOC:inst2\|SDR_MSOC_fifo_1b:fifo_1b\|SDR_MSOC_fifo_1b_scfifo_with_controls:the_scfifo_with_controls\|SDR_MSOC_fifo_1b_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_fifo_1b.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_fifo_1b.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688747124 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SDR_MSOC:inst2\|SDR_MSOC_fifo_1b:fifo_1b\|SDR_MSOC_fifo_1b_scfifo_with_controls:the_scfifo_with_controls\|SDR_MSOC_fifo_1b_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Instantiated megafunction \"SDR_MSOC:inst2\|SDR_MSOC_fifo_1b:fifo_1b\|SDR_MSOC_fifo_1b_scfifo_with_controls:the_scfifo_with_controls\|SDR_MSOC_fifo_1b_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718688747124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718688747124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718688747124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718688747124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718688747124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718688747124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718688747124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718688747124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718688747124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718688747124 ""}  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_fifo_1b.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_fifo_1b.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718688747124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1241.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1241.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1241 " "Found entity 1: scfifo_1241" {  } { { "db/scfifo_1241.tdf" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/scfifo_1241.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688747245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688747245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1241 SDR_MSOC:inst2\|SDR_MSOC_fifo_1b:fifo_1b\|SDR_MSOC_fifo_1b_scfifo_with_controls:the_scfifo_with_controls\|SDR_MSOC_fifo_1b_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_1241:auto_generated " "Elaborating entity \"scfifo_1241\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_fifo_1b:fifo_1b\|SDR_MSOC_fifo_1b_scfifo_with_controls:the_scfifo_with_controls\|SDR_MSOC_fifo_1b_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_1241:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688747248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8841.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8841.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8841 " "Found entity 1: a_dpfifo_8841" {  } { { "db/a_dpfifo_8841.tdf" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/a_dpfifo_8841.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688747283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688747283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8841 SDR_MSOC:inst2\|SDR_MSOC_fifo_1b:fifo_1b\|SDR_MSOC_fifo_1b_scfifo_with_controls:the_scfifo_with_controls\|SDR_MSOC_fifo_1b_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_1241:auto_generated\|a_dpfifo_8841:dpfifo " "Elaborating entity \"a_dpfifo_8841\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_fifo_1b:fifo_1b\|SDR_MSOC_fifo_1b_scfifo_with_controls:the_scfifo_with_controls\|SDR_MSOC_fifo_1b_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_1241:auto_generated\|a_dpfifo_8841:dpfifo\"" {  } { { "db/scfifo_1241.tdf" "dpfifo" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/scfifo_1241.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688747288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_56f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_56f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_56f " "Found entity 1: a_fefifo_56f" {  } { { "db/a_fefifo_56f.tdf" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/a_fefifo_56f.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688747324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688747324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_56f SDR_MSOC:inst2\|SDR_MSOC_fifo_1b:fifo_1b\|SDR_MSOC_fifo_1b_scfifo_with_controls:the_scfifo_with_controls\|SDR_MSOC_fifo_1b_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_1241:auto_generated\|a_dpfifo_8841:dpfifo\|a_fefifo_56f:fifo_state " "Elaborating entity \"a_fefifo_56f\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_fifo_1b:fifo_1b\|SDR_MSOC_fifo_1b_scfifo_with_controls:the_scfifo_with_controls\|SDR_MSOC_fifo_1b_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_1241:auto_generated\|a_dpfifo_8841:dpfifo\|a_fefifo_56f:fifo_state\"" {  } { { "db/a_dpfifo_8841.tdf" "fifo_state" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/a_dpfifo_8841.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688747331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_co7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_co7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_co7 " "Found entity 1: cntr_co7" {  } { { "db/cntr_co7.tdf" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/cntr_co7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688747447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688747447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_co7 SDR_MSOC:inst2\|SDR_MSOC_fifo_1b:fifo_1b\|SDR_MSOC_fifo_1b_scfifo_with_controls:the_scfifo_with_controls\|SDR_MSOC_fifo_1b_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_1241:auto_generated\|a_dpfifo_8841:dpfifo\|a_fefifo_56f:fifo_state\|cntr_co7:count_usedw " "Elaborating entity \"cntr_co7\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_fifo_1b:fifo_1b\|SDR_MSOC_fifo_1b_scfifo_with_controls:the_scfifo_with_controls\|SDR_MSOC_fifo_1b_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_1241:auto_generated\|a_dpfifo_8841:dpfifo\|a_fefifo_56f:fifo_state\|cntr_co7:count_usedw\"" {  } { { "db/a_fefifo_56f.tdf" "count_usedw" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/a_fefifo_56f.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688747457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0km1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0km1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0km1 " "Found entity 1: altsyncram_0km1" {  } { { "db/altsyncram_0km1.tdf" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/altsyncram_0km1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688747575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688747575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0km1 SDR_MSOC:inst2\|SDR_MSOC_fifo_1b:fifo_1b\|SDR_MSOC_fifo_1b_scfifo_with_controls:the_scfifo_with_controls\|SDR_MSOC_fifo_1b_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_1241:auto_generated\|a_dpfifo_8841:dpfifo\|altsyncram_0km1:FIFOram " "Elaborating entity \"altsyncram_0km1\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_fifo_1b:fifo_1b\|SDR_MSOC_fifo_1b_scfifo_with_controls:the_scfifo_with_controls\|SDR_MSOC_fifo_1b_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_1241:auto_generated\|a_dpfifo_8841:dpfifo\|altsyncram_0km1:FIFOram\"" {  } { { "db/a_dpfifo_8841.tdf" "FIFOram" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/a_dpfifo_8841.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688747583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ob " "Found entity 1: cntr_0ob" {  } { { "db/cntr_0ob.tdf" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/cntr_0ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688747707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688747707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ob SDR_MSOC:inst2\|SDR_MSOC_fifo_1b:fifo_1b\|SDR_MSOC_fifo_1b_scfifo_with_controls:the_scfifo_with_controls\|SDR_MSOC_fifo_1b_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_1241:auto_generated\|a_dpfifo_8841:dpfifo\|cntr_0ob:rd_ptr_count " "Elaborating entity \"cntr_0ob\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_fifo_1b:fifo_1b\|SDR_MSOC_fifo_1b_scfifo_with_controls:the_scfifo_with_controls\|SDR_MSOC_fifo_1b_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_1241:auto_generated\|a_dpfifo_8841:dpfifo\|cntr_0ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_8841.tdf" "rd_ptr_count" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/a_dpfifo_8841.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688747715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_fifo_q_1 SDR_MSOC:inst2\|SDR_MSOC_fifo_q_1:fifo_q_1 " "Elaborating entity \"SDR_MSOC_fifo_q_1\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_fifo_q_1:fifo_q_1\"" {  } { { "SDR_MSOC/synthesis/SDR_MSOC.v" "fifo_q_1" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/SDR_MSOC.v" 630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688749133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_fifo_q_1_scfifo_with_controls SDR_MSOC:inst2\|SDR_MSOC_fifo_q_1:fifo_q_1\|SDR_MSOC_fifo_q_1_scfifo_with_controls:the_scfifo_with_controls " "Elaborating entity \"SDR_MSOC_fifo_q_1_scfifo_with_controls\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_fifo_q_1:fifo_q_1\|SDR_MSOC_fifo_q_1_scfifo_with_controls:the_scfifo_with_controls\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_fifo_q_1.v" "the_scfifo_with_controls" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_fifo_q_1.v" 521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688749152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_fifo_q_1_single_clock_fifo SDR_MSOC:inst2\|SDR_MSOC_fifo_q_1:fifo_q_1\|SDR_MSOC_fifo_q_1_scfifo_with_controls:the_scfifo_with_controls\|SDR_MSOC_fifo_q_1_single_clock_fifo:the_scfifo " "Elaborating entity \"SDR_MSOC_fifo_q_1_single_clock_fifo\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_fifo_q_1:fifo_q_1\|SDR_MSOC_fifo_q_1_scfifo_with_controls:the_scfifo_with_controls\|SDR_MSOC_fifo_q_1_single_clock_fifo:the_scfifo\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_fifo_q_1.v" "the_scfifo" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_fifo_q_1.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688749190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo SDR_MSOC:inst2\|SDR_MSOC_fifo_q_1:fifo_q_1\|SDR_MSOC_fifo_q_1_scfifo_with_controls:the_scfifo_with_controls\|SDR_MSOC_fifo_q_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Elaborating entity \"scfifo\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_fifo_q_1:fifo_q_1\|SDR_MSOC_fifo_q_1_scfifo_with_controls:the_scfifo_with_controls\|SDR_MSOC_fifo_q_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_fifo_q_1.v" "single_clock_fifo" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_fifo_q_1.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688749715 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SDR_MSOC:inst2\|SDR_MSOC_fifo_q_1:fifo_q_1\|SDR_MSOC_fifo_q_1_scfifo_with_controls:the_scfifo_with_controls\|SDR_MSOC_fifo_q_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Elaborated megafunction instantiation \"SDR_MSOC:inst2\|SDR_MSOC_fifo_q_1:fifo_q_1\|SDR_MSOC_fifo_q_1_scfifo_with_controls:the_scfifo_with_controls\|SDR_MSOC_fifo_q_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_fifo_q_1.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_fifo_q_1.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688749727 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SDR_MSOC:inst2\|SDR_MSOC_fifo_q_1:fifo_q_1\|SDR_MSOC_fifo_q_1_scfifo_with_controls:the_scfifo_with_controls\|SDR_MSOC_fifo_q_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Instantiated megafunction \"SDR_MSOC:inst2\|SDR_MSOC_fifo_q_1:fifo_q_1\|SDR_MSOC_fifo_q_1_scfifo_with_controls:the_scfifo_with_controls\|SDR_MSOC_fifo_q_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718688749727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718688749727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718688749727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718688749727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718688749727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718688749727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718688749727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718688749727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718688749727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718688749727 ""}  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_fifo_q_1.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_fifo_q_1.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718688749727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_s341.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_s341.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_s341 " "Found entity 1: scfifo_s341" {  } { { "db/scfifo_s341.tdf" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/scfifo_s341.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688749834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688749834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_s341 SDR_MSOC:inst2\|SDR_MSOC_fifo_q_1:fifo_q_1\|SDR_MSOC_fifo_q_1_scfifo_with_controls:the_scfifo_with_controls\|SDR_MSOC_fifo_q_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_s341:auto_generated " "Elaborating entity \"scfifo_s341\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_fifo_q_1:fifo_q_1\|SDR_MSOC_fifo_q_1_scfifo_with_controls:the_scfifo_with_controls\|SDR_MSOC_fifo_q_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_s341:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688749838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3a41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3a41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3a41 " "Found entity 1: a_dpfifo_3a41" {  } { { "db/a_dpfifo_3a41.tdf" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/a_dpfifo_3a41.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688749870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688749870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3a41 SDR_MSOC:inst2\|SDR_MSOC_fifo_q_1:fifo_q_1\|SDR_MSOC_fifo_q_1_scfifo_with_controls:the_scfifo_with_controls\|SDR_MSOC_fifo_q_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_s341:auto_generated\|a_dpfifo_3a41:dpfifo " "Elaborating entity \"a_dpfifo_3a41\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_fifo_q_1:fifo_q_1\|SDR_MSOC_fifo_q_1_scfifo_with_controls:the_scfifo_with_controls\|SDR_MSOC_fifo_q_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_s341:auto_generated\|a_dpfifo_3a41:dpfifo\"" {  } { { "db/scfifo_s341.tdf" "dpfifo" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/scfifo_s341.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688749877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_08f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_08f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_08f " "Found entity 1: a_fefifo_08f" {  } { { "db/a_fefifo_08f.tdf" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/a_fefifo_08f.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688749910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688749910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_08f SDR_MSOC:inst2\|SDR_MSOC_fifo_q_1:fifo_q_1\|SDR_MSOC_fifo_q_1_scfifo_with_controls:the_scfifo_with_controls\|SDR_MSOC_fifo_q_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_s341:auto_generated\|a_dpfifo_3a41:dpfifo\|a_fefifo_08f:fifo_state " "Elaborating entity \"a_fefifo_08f\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_fifo_q_1:fifo_q_1\|SDR_MSOC_fifo_q_1_scfifo_with_controls:the_scfifo_with_controls\|SDR_MSOC_fifo_q_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_s341:auto_generated\|a_dpfifo_3a41:dpfifo\|a_fefifo_08f:fifo_state\"" {  } { { "db/a_dpfifo_3a41.tdf" "fifo_state" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/a_dpfifo_3a41.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688749918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fo7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fo7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fo7 " "Found entity 1: cntr_fo7" {  } { { "db/cntr_fo7.tdf" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/cntr_fo7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688750021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688750021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fo7 SDR_MSOC:inst2\|SDR_MSOC_fifo_q_1:fifo_q_1\|SDR_MSOC_fifo_q_1_scfifo_with_controls:the_scfifo_with_controls\|SDR_MSOC_fifo_q_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_s341:auto_generated\|a_dpfifo_3a41:dpfifo\|a_fefifo_08f:fifo_state\|cntr_fo7:count_usedw " "Elaborating entity \"cntr_fo7\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_fifo_q_1:fifo_q_1\|SDR_MSOC_fifo_q_1_scfifo_with_controls:the_scfifo_with_controls\|SDR_MSOC_fifo_q_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_s341:auto_generated\|a_dpfifo_3a41:dpfifo\|a_fefifo_08f:fifo_state\|cntr_fo7:count_usedw\"" {  } { { "db/a_fefifo_08f.tdf" "count_usedw" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/a_fefifo_08f.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688750030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mnm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mnm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mnm1 " "Found entity 1: altsyncram_mnm1" {  } { { "db/altsyncram_mnm1.tdf" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/altsyncram_mnm1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688750146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688750146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mnm1 SDR_MSOC:inst2\|SDR_MSOC_fifo_q_1:fifo_q_1\|SDR_MSOC_fifo_q_1_scfifo_with_controls:the_scfifo_with_controls\|SDR_MSOC_fifo_q_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_s341:auto_generated\|a_dpfifo_3a41:dpfifo\|altsyncram_mnm1:FIFOram " "Elaborating entity \"altsyncram_mnm1\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_fifo_q_1:fifo_q_1\|SDR_MSOC_fifo_q_1_scfifo_with_controls:the_scfifo_with_controls\|SDR_MSOC_fifo_q_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_s341:auto_generated\|a_dpfifo_3a41:dpfifo\|altsyncram_mnm1:FIFOram\"" {  } { { "db/a_dpfifo_3a41.tdf" "FIFOram" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/a_dpfifo_3a41.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688750154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3ob " "Found entity 1: cntr_3ob" {  } { { "db/cntr_3ob.tdf" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/cntr_3ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688750278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688750278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_3ob SDR_MSOC:inst2\|SDR_MSOC_fifo_q_1:fifo_q_1\|SDR_MSOC_fifo_q_1_scfifo_with_controls:the_scfifo_with_controls\|SDR_MSOC_fifo_q_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_s341:auto_generated\|a_dpfifo_3a41:dpfifo\|cntr_3ob:rd_ptr_count " "Elaborating entity \"cntr_3ob\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_fifo_q_1:fifo_q_1\|SDR_MSOC_fifo_q_1_scfifo_with_controls:the_scfifo_with_controls\|SDR_MSOC_fifo_q_1_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_s341:auto_generated\|a_dpfifo_3a41:dpfifo\|cntr_3ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_3a41.tdf" "rd_ptr_count" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/a_dpfifo_3a41.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688750285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_jtag_uart SDR_MSOC:inst2\|SDR_MSOC_jtag_uart:jtag_uart " "Elaborating entity \"SDR_MSOC_jtag_uart\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_jtag_uart:jtag_uart\"" {  } { { "SDR_MSOC/synthesis/SDR_MSOC.v" "jtag_uart" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/SDR_MSOC.v" 723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688752577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_jtag_uart_scfifo_w SDR_MSOC:inst2\|SDR_MSOC_jtag_uart:jtag_uart\|SDR_MSOC_jtag_uart_scfifo_w:the_SDR_MSOC_jtag_uart_scfifo_w " "Elaborating entity \"SDR_MSOC_jtag_uart_scfifo_w\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_jtag_uart:jtag_uart\|SDR_MSOC_jtag_uart_scfifo_w:the_SDR_MSOC_jtag_uart_scfifo_w\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_jtag_uart.v" "the_SDR_MSOC_jtag_uart_scfifo_w" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688752601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo SDR_MSOC:inst2\|SDR_MSOC_jtag_uart:jtag_uart\|SDR_MSOC_jtag_uart_scfifo_w:the_SDR_MSOC_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_jtag_uart:jtag_uart\|SDR_MSOC_jtag_uart_scfifo_w:the_SDR_MSOC_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_jtag_uart.v" "wfifo" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688753095 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SDR_MSOC:inst2\|SDR_MSOC_jtag_uart:jtag_uart\|SDR_MSOC_jtag_uart_scfifo_w:the_SDR_MSOC_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"SDR_MSOC:inst2\|SDR_MSOC_jtag_uart:jtag_uart\|SDR_MSOC_jtag_uart_scfifo_w:the_SDR_MSOC_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_jtag_uart.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688753104 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SDR_MSOC:inst2\|SDR_MSOC_jtag_uart:jtag_uart\|SDR_MSOC_jtag_uart_scfifo_w:the_SDR_MSOC_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"SDR_MSOC:inst2\|SDR_MSOC_jtag_uart:jtag_uart\|SDR_MSOC_jtag_uart_scfifo_w:the_SDR_MSOC_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718688753105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718688753105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718688753105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718688753105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718688753105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718688753105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718688753105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718688753105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718688753105 ""}  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_jtag_uart.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718688753105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688753211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688753211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 SDR_MSOC:inst2\|SDR_MSOC_jtag_uart:jtag_uart\|SDR_MSOC_jtag_uart_scfifo_w:the_SDR_MSOC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_jtag_uart:jtag_uart\|SDR_MSOC_jtag_uart_scfifo_w:the_SDR_MSOC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688753216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688753248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688753248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 SDR_MSOC:inst2\|SDR_MSOC_jtag_uart:jtag_uart\|SDR_MSOC_jtag_uart_scfifo_w:the_SDR_MSOC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_jtag_uart:jtag_uart\|SDR_MSOC_jtag_uart_scfifo_w:the_SDR_MSOC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688753253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688753286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688753286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf SDR_MSOC:inst2\|SDR_MSOC_jtag_uart:jtag_uart\|SDR_MSOC_jtag_uart_scfifo_w:the_SDR_MSOC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_jtag_uart:jtag_uart\|SDR_MSOC_jtag_uart_scfifo_w:the_SDR_MSOC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688753294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688753395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688753395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 SDR_MSOC:inst2\|SDR_MSOC_jtag_uart:jtag_uart\|SDR_MSOC_jtag_uart_scfifo_w:the_SDR_MSOC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_jtag_uart:jtag_uart\|SDR_MSOC_jtag_uart_scfifo_w:the_SDR_MSOC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688753405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688753512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688753512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 SDR_MSOC:inst2\|SDR_MSOC_jtag_uart:jtag_uart\|SDR_MSOC_jtag_uart_scfifo_w:the_SDR_MSOC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_jtag_uart:jtag_uart\|SDR_MSOC_jtag_uart_scfifo_w:the_SDR_MSOC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688753520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688753629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688753629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob SDR_MSOC:inst2\|SDR_MSOC_jtag_uart:jtag_uart\|SDR_MSOC_jtag_uart_scfifo_w:the_SDR_MSOC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_jtag_uart:jtag_uart\|SDR_MSOC_jtag_uart_scfifo_w:the_SDR_MSOC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688753638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_jtag_uart_scfifo_r SDR_MSOC:inst2\|SDR_MSOC_jtag_uart:jtag_uart\|SDR_MSOC_jtag_uart_scfifo_r:the_SDR_MSOC_jtag_uart_scfifo_r " "Elaborating entity \"SDR_MSOC_jtag_uart_scfifo_r\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_jtag_uart:jtag_uart\|SDR_MSOC_jtag_uart_scfifo_r:the_SDR_MSOC_jtag_uart_scfifo_r\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_jtag_uart.v" "the_SDR_MSOC_jtag_uart_scfifo_r" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688753677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic SDR_MSOC:inst2\|SDR_MSOC_jtag_uart:jtag_uart\|alt_jtag_atlantic:SDR_MSOC_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_jtag_uart:jtag_uart\|alt_jtag_atlantic:SDR_MSOC_jtag_uart_alt_jtag_atlantic\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_jtag_uart.v" "SDR_MSOC_jtag_uart_alt_jtag_atlantic" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688754341 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SDR_MSOC:inst2\|SDR_MSOC_jtag_uart:jtag_uart\|alt_jtag_atlantic:SDR_MSOC_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"SDR_MSOC:inst2\|SDR_MSOC_jtag_uart:jtag_uart\|alt_jtag_atlantic:SDR_MSOC_jtag_uart_alt_jtag_atlantic\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_jtag_uart.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688754384 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SDR_MSOC:inst2\|SDR_MSOC_jtag_uart:jtag_uart\|alt_jtag_atlantic:SDR_MSOC_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"SDR_MSOC:inst2\|SDR_MSOC_jtag_uart:jtag_uart\|alt_jtag_atlantic:SDR_MSOC_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718688754385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718688754385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718688754385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718688754385 ""}  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_jtag_uart.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718688754385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter SDR_MSOC:inst2\|SDR_MSOC_jtag_uart:jtag_uart\|alt_jtag_atlantic:SDR_MSOC_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_jtag_uart:jtag_uart\|alt_jtag_atlantic:SDR_MSOC_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688754439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl SDR_MSOC:inst2\|SDR_MSOC_jtag_uart:jtag_uart\|alt_jtag_atlantic:SDR_MSOC_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_jtag_uart:jtag_uart\|alt_jtag_atlantic:SDR_MSOC_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688754464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_pll SDR_MSOC:inst2\|SDR_MSOC_pll:pll " "Elaborating entity \"SDR_MSOC_pll\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_pll:pll\"" {  } { { "SDR_MSOC/synthesis/SDR_MSOC.v" "pll" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/SDR_MSOC.v" 812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688759100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_pll_stdsync_sv6 SDR_MSOC:inst2\|SDR_MSOC_pll:pll\|SDR_MSOC_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"SDR_MSOC_pll_stdsync_sv6\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_pll:pll\|SDR_MSOC_pll_stdsync_sv6:stdsync2\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_pll.v" "stdsync2" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_pll.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688759118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_pll_dffpipe_l2c SDR_MSOC:inst2\|SDR_MSOC_pll:pll\|SDR_MSOC_pll_stdsync_sv6:stdsync2\|SDR_MSOC_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"SDR_MSOC_pll_dffpipe_l2c\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_pll:pll\|SDR_MSOC_pll_stdsync_sv6:stdsync2\|SDR_MSOC_pll_dffpipe_l2c:dffpipe3\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_pll.v" "dffpipe3" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688759132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_pll_altpll_5ra2 SDR_MSOC:inst2\|SDR_MSOC_pll:pll\|SDR_MSOC_pll_altpll_5ra2:sd1 " "Elaborating entity \"SDR_MSOC_pll_altpll_5ra2\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_pll:pll\|SDR_MSOC_pll_altpll_5ra2:sd1\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_pll.v" "sd1" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688759147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_sdram_controller SDR_MSOC:inst2\|SDR_MSOC_sdram_controller:sdram_controller " "Elaborating entity \"SDR_MSOC_sdram_controller\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_sdram_controller:sdram_controller\"" {  } { { "SDR_MSOC/synthesis/SDR_MSOC.v" "sdram_controller" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/SDR_MSOC.v" 835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688759173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_sdram_controller_input_efifo_module SDR_MSOC:inst2\|SDR_MSOC_sdram_controller:sdram_controller\|SDR_MSOC_sdram_controller_input_efifo_module:the_SDR_MSOC_sdram_controller_input_efifo_module " "Elaborating entity \"SDR_MSOC_sdram_controller_input_efifo_module\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_sdram_controller:sdram_controller\|SDR_MSOC_sdram_controller_input_efifo_module:the_SDR_MSOC_sdram_controller_input_efifo_module\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_sdram_controller.v" "the_SDR_MSOC_sdram_controller_input_efifo_module" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_sdram_controller.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688759374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_sys_id SDR_MSOC:inst2\|SDR_MSOC_sys_id:sys_id " "Elaborating entity \"SDR_MSOC_sys_id\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_sys_id:sys_id\"" {  } { { "SDR_MSOC/synthesis/SDR_MSOC.v" "sys_id" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/SDR_MSOC.v" 842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688759413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_sysid_1b SDR_MSOC:inst2\|SDR_MSOC_sysid_1b:sysid_1b " "Elaborating entity \"SDR_MSOC_sysid_1b\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_sysid_1b:sysid_1b\"" {  } { { "SDR_MSOC/synthesis/SDR_MSOC.v" "sysid_1b" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/SDR_MSOC.v" 849 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688759427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_sysid_1c SDR_MSOC:inst2\|SDR_MSOC_sysid_1c:sysid_1c " "Elaborating entity \"SDR_MSOC_sysid_1c\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_sysid_1c:sysid_1c\"" {  } { { "SDR_MSOC/synthesis/SDR_MSOC.v" "sysid_1c" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/SDR_MSOC.v" 856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688759445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_sysid_1d SDR_MSOC:inst2\|SDR_MSOC_sysid_1d:sysid_1d " "Elaborating entity \"SDR_MSOC_sysid_1d\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_sysid_1d:sysid_1d\"" {  } { { "SDR_MSOC/synthesis/SDR_MSOC.v" "sysid_1d" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/SDR_MSOC.v" 863 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688759459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_sysid_1e SDR_MSOC:inst2\|SDR_MSOC_sysid_1e:sysid_1e " "Elaborating entity \"SDR_MSOC_sysid_1e\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_sysid_1e:sysid_1e\"" {  } { { "SDR_MSOC/synthesis/SDR_MSOC.v" "sysid_1e" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/SDR_MSOC.v" 870 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688759473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_sysid_1f SDR_MSOC:inst2\|SDR_MSOC_sysid_1f:sysid_1f " "Elaborating entity \"SDR_MSOC_sysid_1f\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_sysid_1f:sysid_1f\"" {  } { { "SDR_MSOC/synthesis/SDR_MSOC.v" "sysid_1f" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/SDR_MSOC.v" 877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688759488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_timer SDR_MSOC:inst2\|SDR_MSOC_timer:timer " "Elaborating entity \"SDR_MSOC_timer\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_timer:timer\"" {  } { { "SDR_MSOC/synthesis/SDR_MSOC.v" "timer" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/SDR_MSOC.v" 888 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688759501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\"" {  } { { "SDR_MSOC/synthesis/SDR_MSOC.v" "mm_interconnect_0" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/SDR_MSOC.v" 1278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688759577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "cpu_data_master_translator" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 4270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688763993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 4630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688764060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 4994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688764130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_id_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_id_control_slave_translator\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "sys_id_control_slave_translator" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 5058 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688764165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 5122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688764201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_q_1_in_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_q_1_in_translator\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "fifo_q_1_in_translator" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 5186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688764235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_q_1_in_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_q_1_in_csr_translator\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "fifo_q_1_in_csr_translator" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 5570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688764305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pll_pll_slave_translator\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "pll_pll_slave_translator" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 5954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688764377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_s1_translator\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "sdram_controller_s1_translator" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 6018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688764411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "timer_s1_translator" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 6082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688764443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_1e_out_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_1e_out_translator\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "fifo_1e_out_translator" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 6402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688764506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "cpu_data_master_agent" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 8595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688764773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1b_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1b_data_master_agent\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "cpu_1b_data_master_agent" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 8676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688764805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1c_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1c_data_master_agent\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "cpu_1c_data_master_agent" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 8757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688764837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1d_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1d_data_master_agent\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "cpu_1d_data_master_agent" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 8838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688764867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1e_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1e_data_master_agent\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "cpu_1e_data_master_agent" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 8919 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688764898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1f_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1f_data_master_agent\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "cpu_1f_data_master_agent" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 9000 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688764928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 9081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688764958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1b_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1b_instruction_master_agent\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "cpu_1b_instruction_master_agent" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 9162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688764988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1c_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1c_instruction_master_agent\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "cpu_1c_instruction_master_agent" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 9243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688765019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1d_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1d_instruction_master_agent\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "cpu_1d_instruction_master_agent" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 9324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688765049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1e_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1e_instruction_master_agent\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "cpu_1e_instruction_master_agent" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 9405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688765081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1f_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_1f_instruction_master_agent\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "cpu_1f_instruction_master_agent" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 9486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688765110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 9570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688765140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "SDR_MSOC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688765181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 9611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688765220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pll_pll_slave_agent_rdata_fifo\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "pll_pll_slave_agent_rdata_fifo" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 11527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688765607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "sdram_controller_s1_agent_rsp_fifo" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 11652 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688765663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router:router " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router:router\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "router" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 16543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688766710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_default_decode SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router:router\|SDR_MSOC_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_default_decode\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router:router\|SDR_MSOC_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router.sv" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688766821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_001 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_001\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_001:router_001\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "router_001" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 16559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688766840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_001_default_decode SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_001:router_001\|SDR_MSOC_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_001_default_decode\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_001:router_001\|SDR_MSOC_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_001.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688766931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_002 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_002\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_002:router_002\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "router_002" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 16575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688766948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_002_default_decode SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_002:router_002\|SDR_MSOC_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_002_default_decode\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_002:router_002\|SDR_MSOC_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_002.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688767026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_003 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_003\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_003:router_003\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "router_003" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 16591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688767043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_003_default_decode SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_003:router_003\|SDR_MSOC_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_003_default_decode\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_003:router_003\|SDR_MSOC_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_003.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688767125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_004 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_004\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_004:router_004\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "router_004" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 16607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688767143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_004_default_decode SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_004:router_004\|SDR_MSOC_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_004_default_decode\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_004:router_004\|SDR_MSOC_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_004.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688767226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_005 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_005\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_005:router_005\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "router_005" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 16623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688767244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_005_default_decode SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_005:router_005\|SDR_MSOC_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_005_default_decode\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_005:router_005\|SDR_MSOC_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_005.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688767320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_006 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_006\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_006:router_006\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "router_006" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 16639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688767338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_006_default_decode SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_006:router_006\|SDR_MSOC_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_006_default_decode\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_006:router_006\|SDR_MSOC_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_006.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688767392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_007 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_007\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_007:router_007\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "router_007" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 16655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688767409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_007_default_decode SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_007:router_007\|SDR_MSOC_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_007_default_decode\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_007:router_007\|SDR_MSOC_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_007.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688767464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_008 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_008\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_008:router_008\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "router_008" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 16671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688767480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_008_default_decode SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_008:router_008\|SDR_MSOC_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_008_default_decode\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_008:router_008\|SDR_MSOC_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_008.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688767535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_009 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_009:router_009 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_009\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_009:router_009\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "router_009" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 16687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688767554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_009_default_decode SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_009:router_009\|SDR_MSOC_mm_interconnect_0_router_009_default_decode:the_default_decode " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_009_default_decode\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_009:router_009\|SDR_MSOC_mm_interconnect_0_router_009_default_decode:the_default_decode\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_009.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_009.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688767607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_010 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_010:router_010 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_010\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_010:router_010\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "router_010" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 16703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688767624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_010_default_decode SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_010:router_010\|SDR_MSOC_mm_interconnect_0_router_010_default_decode:the_default_decode " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_010_default_decode\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_010:router_010\|SDR_MSOC_mm_interconnect_0_router_010_default_decode:the_default_decode\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_010.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_010.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688767678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_011 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_011:router_011 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_011\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_011:router_011\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "router_011" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 16719 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688767696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_011_default_decode SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_011:router_011\|SDR_MSOC_mm_interconnect_0_router_011_default_decode:the_default_decode " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_011_default_decode\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_011:router_011\|SDR_MSOC_mm_interconnect_0_router_011_default_decode:the_default_decode\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_011.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_011.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688767752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_012 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_012:router_012 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_012\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_012:router_012\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "router_012" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 16735 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688767770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_012_default_decode SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_012:router_012\|SDR_MSOC_mm_interconnect_0_router_012_default_decode:the_default_decode " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_012_default_decode\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_012:router_012\|SDR_MSOC_mm_interconnect_0_router_012_default_decode:the_default_decode\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_012.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_012.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688767794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_014 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_014:router_014 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_014\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_014:router_014\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "router_014" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 16767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688767825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_014_default_decode SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_014:router_014\|SDR_MSOC_mm_interconnect_0_router_014_default_decode:the_default_decode " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_014_default_decode\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_014:router_014\|SDR_MSOC_mm_interconnect_0_router_014_default_decode:the_default_decode\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_014.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_014.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688767849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_021 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_021:router_021 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_021\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_021:router_021\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "router_021" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 16879 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688767942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_021_default_decode SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_021:router_021\|SDR_MSOC_mm_interconnect_0_router_021_default_decode:the_default_decode " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_021_default_decode\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_021:router_021\|SDR_MSOC_mm_interconnect_0_router_021_default_decode:the_default_decode\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_021.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_021.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688767967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_024 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_024:router_024 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_024\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_024:router_024\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "router_024" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 16927 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688768010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_024_default_decode SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_024:router_024\|SDR_MSOC_mm_interconnect_0_router_024_default_decode:the_default_decode " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_024_default_decode\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_024:router_024\|SDR_MSOC_mm_interconnect_0_router_024_default_decode:the_default_decode\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_024.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_024.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688768036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_025 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_025:router_025 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_025\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_025:router_025\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "router_025" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 16943 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688768054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_025_default_decode SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_025:router_025\|SDR_MSOC_mm_interconnect_0_router_025_default_decode:the_default_decode " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_025_default_decode\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_025:router_025\|SDR_MSOC_mm_interconnect_0_router_025_default_decode:the_default_decode\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_025.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_025.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688768079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_026 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_026:router_026 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_026\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_026:router_026\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "router_026" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 16959 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688768096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_026_default_decode SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_026:router_026\|SDR_MSOC_mm_interconnect_0_router_026_default_decode:the_default_decode " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_026_default_decode\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_026:router_026\|SDR_MSOC_mm_interconnect_0_router_026_default_decode:the_default_decode\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_026.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_026.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688768122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_028 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_028:router_028 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_028\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_028:router_028\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "router_028" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 16991 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688768151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_028_default_decode SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_028:router_028\|SDR_MSOC_mm_interconnect_0_router_028_default_decode:the_default_decode " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_028_default_decode\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_028:router_028\|SDR_MSOC_mm_interconnect_0_router_028_default_decode:the_default_decode\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_028.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_028.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688768196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_030 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_030:router_030 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_030\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_030:router_030\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "router_030" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 17023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688768226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_030_default_decode SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_030:router_030\|SDR_MSOC_mm_interconnect_0_router_030_default_decode:the_default_decode " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_030_default_decode\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_030:router_030\|SDR_MSOC_mm_interconnect_0_router_030_default_decode:the_default_decode\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_030.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_030.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688768252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_031 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_031:router_031 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_031\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_031:router_031\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "router_031" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 17039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688768269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_031_default_decode SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_031:router_031\|SDR_MSOC_mm_interconnect_0_router_031_default_decode:the_default_decode " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_031_default_decode\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_031:router_031\|SDR_MSOC_mm_interconnect_0_router_031_default_decode:the_default_decode\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_031.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_031.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688768293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_033 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_033:router_033 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_033\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_033:router_033\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "router_033" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 17071 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688768322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_033_default_decode SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_033:router_033\|SDR_MSOC_mm_interconnect_0_router_033_default_decode:the_default_decode " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_033_default_decode\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_033:router_033\|SDR_MSOC_mm_interconnect_0_router_033_default_decode:the_default_decode\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_033.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_033.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688768349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_037 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_037:router_037 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_037\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_037:router_037\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "router_037" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 17135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688768402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_037_default_decode SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_037:router_037\|SDR_MSOC_mm_interconnect_0_router_037_default_decode:the_default_decode " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_037_default_decode\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_037:router_037\|SDR_MSOC_mm_interconnect_0_router_037_default_decode:the_default_decode\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_037.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_037.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688768426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_039 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_039:router_039 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_039\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_039:router_039\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "router_039" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 17167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688768456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_039_default_decode SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_039:router_039\|SDR_MSOC_mm_interconnect_0_router_039_default_decode:the_default_decode " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_039_default_decode\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_039:router_039\|SDR_MSOC_mm_interconnect_0_router_039_default_decode:the_default_decode\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_039.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_039.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688768481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_041 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_041:router_041 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_041\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_041:router_041\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "router_041" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 17199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688768509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_041_default_decode SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_041:router_041\|SDR_MSOC_mm_interconnect_0_router_041_default_decode:the_default_decode " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_041_default_decode\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_041:router_041\|SDR_MSOC_mm_interconnect_0_router_041_default_decode:the_default_decode\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_041.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_041.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688768534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_045 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_045:router_045 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_045\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_045:router_045\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "router_045" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 17263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688768588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_045_default_decode SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_045:router_045\|SDR_MSOC_mm_interconnect_0_router_045_default_decode:the_default_decode " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_045_default_decode\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_045:router_045\|SDR_MSOC_mm_interconnect_0_router_045_default_decode:the_default_decode\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_045.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_045.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688768611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_047 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_047:router_047 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_047\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_047:router_047\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "router_047" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 17295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688768640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_047_default_decode SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_047:router_047\|SDR_MSOC_mm_interconnect_0_router_047_default_decode:the_default_decode " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_047_default_decode\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_047:router_047\|SDR_MSOC_mm_interconnect_0_router_047_default_decode:the_default_decode\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_047.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_047.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688768667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_049 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_049:router_049 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_049\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_049:router_049\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "router_049" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 17327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688768699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_049_default_decode SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_049:router_049\|SDR_MSOC_mm_interconnect_0_router_049_default_decode:the_default_decode " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_049_default_decode\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_049:router_049\|SDR_MSOC_mm_interconnect_0_router_049_default_decode:the_default_decode\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_049.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_049.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688768724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_053 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_053:router_053 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_053\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_053:router_053\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "router_053" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 17391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688768779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_053_default_decode SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_053:router_053\|SDR_MSOC_mm_interconnect_0_router_053_default_decode:the_default_decode " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_053_default_decode\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_053:router_053\|SDR_MSOC_mm_interconnect_0_router_053_default_decode:the_default_decode\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_053.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_053.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688768803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_055 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_055:router_055 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_055\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_055:router_055\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "router_055" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 17423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688768833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_055_default_decode SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_055:router_055\|SDR_MSOC_mm_interconnect_0_router_055_default_decode:the_default_decode " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_055_default_decode\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_055:router_055\|SDR_MSOC_mm_interconnect_0_router_055_default_decode:the_default_decode\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_055.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_055.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688768859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_057 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_057:router_057 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_057\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_057:router_057\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "router_057" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 17455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688768888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_057_default_decode SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_057:router_057\|SDR_MSOC_mm_interconnect_0_router_057_default_decode:the_default_decode " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_057_default_decode\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_057:router_057\|SDR_MSOC_mm_interconnect_0_router_057_default_decode:the_default_decode\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_057.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_057.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688768913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_060 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_060:router_060 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_060\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_060:router_060\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "router_060" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 17503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688768956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_060_default_decode SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_060:router_060\|SDR_MSOC_mm_interconnect_0_router_060_default_decode:the_default_decode " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_060_default_decode\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_060:router_060\|SDR_MSOC_mm_interconnect_0_router_060_default_decode:the_default_decode\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_060.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_060.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688768980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_062 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_062:router_062 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_062\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_062:router_062\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "router_062" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 17535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688769012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_router_062_default_decode SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_062:router_062\|SDR_MSOC_mm_interconnect_0_router_062_default_decode:the_default_decode " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_router_062_default_decode\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_router_062:router_062\|SDR_MSOC_mm_interconnect_0_router_062_default_decode:the_default_decode\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_062.sv" "the_default_decode" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_router_062.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688769037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_cmd_demux SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_cmd_demux\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "cmd_demux" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 17734 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688769114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_cmd_demux_001 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_cmd_demux_001\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 17823 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688769205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_cmd_demux_002 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_cmd_demux_002\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "cmd_demux_002" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 17888 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688769271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_cmd_demux_003 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_cmd_demux_003:cmd_demux_003 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_cmd_demux_003\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_cmd_demux_003:cmd_demux_003\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "cmd_demux_003" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 17965 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688769323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_cmd_demux_006 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_cmd_demux_006:cmd_demux_006 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_cmd_demux_006\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_cmd_demux_006:cmd_demux_006\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "cmd_demux_006" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 18130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688769397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_cmd_mux SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_cmd_mux\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "cmd_mux" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 18262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688769455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_cmd_mux_002 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_cmd_mux_002\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "cmd_mux_002" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 18302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688769479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688769522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SDR_MSOC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688769536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_cmd_mux_016 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_cmd_mux_016:cmd_mux_016 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_cmd_mux_016\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_cmd_mux_016:cmd_mux_016\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "cmd_mux_016" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 18642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688769694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_cmd_mux_016:cmd_mux_016\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_cmd_mux_016:cmd_mux_016\|altera_merlin_arbitrator:arb\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_cmd_mux_016.sv" "arb" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_cmd_mux_016.sv" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688769877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_cmd_mux_016:cmd_mux_016\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_cmd_mux_016:cmd_mux_016\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SDR_MSOC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688769896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_rsp_demux SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_rsp_demux\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "rsp_demux" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 19376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688770231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_rsp_demux_015 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_rsp_demux_015:rsp_demux_015 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_rsp_demux_015\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_rsp_demux_015:rsp_demux_015\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "rsp_demux_015" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 19673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688770330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_rsp_demux_016 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_rsp_demux_016:rsp_demux_016 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_rsp_demux_016\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_rsp_demux_016:rsp_demux_016\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "rsp_demux_016" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 19756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688770350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_rsp_mux SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_rsp_mux\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "rsp_mux" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 20592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688770627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_rsp_mux.sv" 566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688770874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SDR_MSOC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688770891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_rsp_mux_001 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_rsp_mux_001\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 20681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688770906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_rsp_mux_001.sv" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688771089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SDR_MSOC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688771104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_rsp_mux_002 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_rsp_mux_002\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "rsp_mux_002" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 20746 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688771118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_rsp_mux_002.sv" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688771245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SDR_MSOC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688771261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_rsp_mux_003 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_rsp_mux_003:rsp_mux_003 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_rsp_mux_003\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_rsp_mux_003:rsp_mux_003\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "rsp_mux_003" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 20823 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688771275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_rsp_mux_003.sv" "arb" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_rsp_mux_003.sv" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688771434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SDR_MSOC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688771449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_rsp_mux_006 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_rsp_mux_006:rsp_mux_006 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_rsp_mux_006\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_rsp_mux_006:rsp_mux_006\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "rsp_mux_006" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 20988 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688771502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_rsp_mux_006:rsp_mux_006\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_rsp_mux_006:rsp_mux_006\|altera_merlin_arbitrator:arb\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_rsp_mux_006.sv" "arb" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_rsp_mux_006.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688771543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "crosser" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 21137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688771647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "SDR_MSOC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688771679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "SDR_MSOC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688771763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_avalon_st_adapter SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0.v" 21200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688771807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0 SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|SDR_MSOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"SDR_MSOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|SDR_MSOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688771823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDR_MSOC_irq_mapper SDR_MSOC:inst2\|SDR_MSOC_irq_mapper:irq_mapper " "Elaborating entity \"SDR_MSOC_irq_mapper\" for hierarchy \"SDR_MSOC:inst2\|SDR_MSOC_irq_mapper:irq_mapper\"" {  } { { "SDR_MSOC/synthesis/SDR_MSOC.v" "irq_mapper" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/SDR_MSOC.v" 1286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688772440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller SDR_MSOC:inst2\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"SDR_MSOC:inst2\|altera_reset_controller:rst_controller\"" {  } { { "SDR_MSOC/synthesis/SDR_MSOC.v" "rst_controller" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/SDR_MSOC.v" 1389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688772477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer SDR_MSOC:inst2\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"SDR_MSOC:inst2\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "SDR_MSOC/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688772496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer SDR_MSOC:inst2\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"SDR_MSOC:inst2\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "SDR_MSOC/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688772508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller SDR_MSOC:inst2\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"SDR_MSOC:inst2\|altera_reset_controller:rst_controller_001\"" {  } { { "SDR_MSOC/synthesis/SDR_MSOC.v" "rst_controller_001" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/SDR_MSOC.v" 1452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688772521 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1718688792588 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.06.18.11:03:20 Progress: Loading slda3fd6f90/alt_sld_fab_wrapper_hw.tcl " "2024.06.18.11:03:20 Progress: Loading slda3fd6f90/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688800051 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688806510 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688807120 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688816217 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688816373 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688816583 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688816862 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688816885 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688816887 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1718688817661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda3fd6f90/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda3fd6f90/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slda3fd6f90/alt_sld_fab.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/ip/slda3fd6f90/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688818092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688818092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda3fd6f90/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda3fd6f90/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slda3fd6f90/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/ip/slda3fd6f90/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688818483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688818483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda3fd6f90/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda3fd6f90/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slda3fd6f90/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/ip/slda3fd6f90/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688818511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688818511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda3fd6f90/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda3fd6f90/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slda3fd6f90/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/ip/slda3fd6f90/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688818616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688818616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda3fd6f90/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slda3fd6f90/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slda3fd6f90/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/ip/slda3fd6f90/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 542 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688818845 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slda3fd6f90/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/ip/slda3fd6f90/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688818845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688818845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda3fd6f90/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda3fd6f90/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slda3fd6f90/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/db/ip/slda3fd6f90/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718688819008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688819008 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "19 " "19 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1718688859297 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_sdram_controller.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_sdram_controller.v" 442 -1 0 } } { "SDR_MSOC/synthesis/submodules/SDR_MSOC_sdram_controller.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_sdram_controller.v" 356 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 2878 -1 0 } } { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 3896 -1 0 } } { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 2878 -1 0 } } { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 3896 -1 0 } } { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 2878 -1 0 } } { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 3896 -1 0 } } { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 2878 -1 0 } } { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 3896 -1 0 } } { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 2878 -1 0 } } { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 3896 -1 0 } } { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 2878 -1 0 } } { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 3896 -1 0 } } { "SDR_MSOC/synthesis/submodules/SDR_MSOC_sdram_controller.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_sdram_controller.v" 306 -1 0 } } { "SDR_MSOC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "SDR_MSOC/synthesis/submodules/SDR_MSOC_jtag_uart.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_jtag_uart.v" 352 -1 0 } } { "SDR_MSOC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "SDR_MSOC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 3500 -1 0 } } { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 3500 -1 0 } } { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 3500 -1 0 } } { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 3500 -1 0 } } { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 3500 -1 0 } } { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 3500 -1 0 } } { "SDR_MSOC/synthesis/submodules/SDR_MSOC_jtag_uart.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_jtag_uart.v" 398 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.v" 2099 -1 0 } } { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.v" 2099 -1 0 } } { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.v" 2099 -1 0 } } { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.v" 2099 -1 0 } } { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.v" 2099 -1 0 } } { "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.v" 2099 -1 0 } } { "SDR_MSOC/synthesis/submodules/SDR_MSOC_timer.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_timer.v" 167 -1 0 } } { "SDR_MSOC/synthesis/submodules/SDR_MSOC_timer.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_timer.v" 176 -1 0 } } { "SDR_MSOC/synthesis/submodules/SDR_MSOC_fifo_q_1.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_fifo_q_1.v" 269 -1 0 } } { "SDR_MSOC/synthesis/submodules/SDR_MSOC_fifo_1b.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_fifo_1b.v" 269 -1 0 } } { "SDR_MSOC/synthesis/submodules/SDR_MSOC_fifo_q_1.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_fifo_q_1.v" 260 -1 0 } } { "SDR_MSOC/synthesis/submodules/SDR_MSOC_fifo_1b.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_fifo_1b.v" 260 -1 0 } } { "SDR_MSOC/synthesis/submodules/SDR_MSOC_pll.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_pll.v" 266 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1718688860201 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1718688860203 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_CKE VCC " "Pin \"SDRAM_CKE\" is stuck at VCC" {  } { { "TopLevel.bdf" "" { Schematic "D:/SEM6/CO503/Lab04/BASELINE_18/TopLevel.bdf" { { 384 152 328 400 "SDRAM_CKE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718688874090 "|TopLevel|SDRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1718688874090 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688876417 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "563 " "563 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1718688895768 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1718688896981 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1718688896982 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688897570 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/SEM6/CO503/Lab04/BASELINE_18/output_files/TopLevel.map.smsg " "Generated suppressed messages file D:/SEM6/CO503/Lab04/BASELINE_18/output_files/TopLevel.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688903696 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1718688922914 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718688922914 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15519 " "Implemented 15519 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1718688926213 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1718688926213 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1718688926213 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14463 " "Implemented 14463 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1718688926213 ""} { "Info" "ICUT_CUT_TM_RAMS" "992 " "Implemented 992 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1718688926213 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1718688926213 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1718688926213 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5400 " "Peak virtual memory: 5400 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718688926596 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 18 11:05:26 2024 " "Processing ended: Tue Jun 18 11:05:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718688926596 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:34 " "Elapsed time: 00:03:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718688926596 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:23 " "Total CPU time (on all processors): 00:03:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718688926596 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1718688926596 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "9000@localhost " "Can't contact license server \"9000@localhost\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718688928778 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1718688931229 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718688931231 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 18 11:05:28 2024 " "Processing started: Tue Jun 18 11:05:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718688931231 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1718688931231 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off BASELINE_18 -c TopLevel " "Command: quartus_fit --read_settings_files=off --write_settings_files=off BASELINE_18 -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1718688931231 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1718688933547 ""}
{ "Info" "0" "" "Project  = BASELINE_18" {  } {  } 0 0 "Project  = BASELINE_18" 0 0 "Fitter" 0 0 1718688933549 ""}
{ "Info" "0" "" "Revision = TopLevel" {  } {  } 0 0 "Revision = TopLevel" 0 0 "Fitter" 0 0 1718688933549 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1718688934308 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TopLevel EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"TopLevel\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1718688934592 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1718688934680 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1718688934680 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "SDR_MSOC:inst2\|SDR_MSOC_pll:pll\|SDR_MSOC_pll_altpll_5ra2:sd1\|pll7 Cyclone IV E PLL " "Implemented PLL \"SDR_MSOC:inst2\|SDR_MSOC_pll:pll\|SDR_MSOC_pll_altpll_5ra2:sd1\|pll7\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "SDR_MSOC:inst2\|SDR_MSOC_pll:pll\|SDR_MSOC_pll_altpll_5ra2:sd1\|wire_pll7_clk\[0\] 3 2 0 0 " "Implementing clock multiplication of 3, clock division of 2, and phase shift of 0 degrees (0 ps) for SDR_MSOC:inst2\|SDR_MSOC_pll:pll\|SDR_MSOC_pll_altpll_5ra2:sd1\|wire_pll7_clk\[0\] port" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_pll.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_pll.v" 150 -1 0 } } { "" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 2729 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1718688934975 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "SDR_MSOC:inst2\|SDR_MSOC_pll:pll\|SDR_MSOC_pll_altpll_5ra2:sd1\|wire_pll7_clk\[1\] 3 2 -64 -2381 " "Implementing clock multiplication of 3, clock division of 2, and phase shift of -64 degrees (-2381 ps) for SDR_MSOC:inst2\|SDR_MSOC_pll:pll\|SDR_MSOC_pll_altpll_5ra2:sd1\|wire_pll7_clk\[1\] port" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_pll.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_pll.v" 150 -1 0 } } { "" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 2730 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1718688934975 ""}  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_pll.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_pll.v" 150 -1 0 } } { "" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 2729 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1718688934975 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1718688936099 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1718688936131 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1718688937154 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1718688937154 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1718688937154 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1718688937154 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1718688937154 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1718688937154 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1718688937154 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1718688937154 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1718688937154 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1718688937154 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 45442 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1718688937269 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 45444 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1718688937269 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 45446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1718688937269 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 45448 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1718688937269 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 45450 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1718688937269 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1718688937269 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1718688937292 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1718688943132 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718688949577 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718688949577 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718688949577 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718688949577 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718688949577 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718688949577 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718688949577 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718688949577 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718688949577 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718688949577 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718688949577 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718688949577 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718688949577 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718688949577 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718688949577 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718688949577 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718688949577 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718688949577 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718688949577 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718688949577 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718688949577 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718688949577 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718688949577 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718688949577 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718688949577 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718688949577 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1718688949577 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718688949577 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1718688949577 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718688949577 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718688949577 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1718688949577 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1718688949577 ""}
{ "Info" "ISTA_SDC_FOUND" "SDR_MSOC/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'SDR_MSOC/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1718688949939 ""}
{ "Info" "ISTA_SDC_FOUND" "SDR_MSOC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'SDR_MSOC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1718688950004 ""}
{ "Info" "ISTA_SDC_FOUND" "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.sdc " "Reading SDC File: 'SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1718688950035 ""}
{ "Info" "ISTA_SDC_FOUND" "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.sdc " "Reading SDC File: 'SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1718688950178 ""}
{ "Info" "ISTA_SDC_FOUND" "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.sdc " "Reading SDC File: 'SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1718688950321 ""}
{ "Info" "ISTA_SDC_FOUND" "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.sdc " "Reading SDC File: 'SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1718688950459 ""}
{ "Info" "ISTA_SDC_FOUND" "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.sdc " "Reading SDC File: 'SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1718688950599 ""}
{ "Info" "ISTA_SDC_FOUND" "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.sdc " "Reading SDC File: 'SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1718688950741 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "INPUT_CLOCK " "Node: INPUT_CLOCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SDR_MSOC:inst2\|SDR_MSOC_sdram_controller:sdram_controller\|m_addr\[9\] INPUT_CLOCK " "Register SDR_MSOC:inst2\|SDR_MSOC_sdram_controller:sdram_controller\|m_addr\[9\] is being clocked by INPUT_CLOCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1718688951004 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1718688951004 "|TopLevel|INPUT_CLOCK"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst2\|pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst2\|pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1718688951569 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst2\|pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst2\|pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1718688951569 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1718688951569 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1718688951570 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1718688951570 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1718688951570 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1718688951570 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1718688951572 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1718688951573 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1718688951573 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1718688951573 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1718688951573 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "INPUT_CLOCK~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node INPUT_CLOCK~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1718688955275 ""}  } { { "TopLevel.bdf" "" { Schematic "D:/SEM6/CO503/Lab04/BASELINE_18/TopLevel.bdf" { { 240 152 328 256 "INPUT_CLOCK" "" } } } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 45427 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1718688955275 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SDR_MSOC:inst2\|SDR_MSOC_pll:pll\|SDR_MSOC_pll_altpll_5ra2:sd1\|wire_pll7_clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node SDR_MSOC:inst2\|SDR_MSOC_pll:pll\|SDR_MSOC_pll_altpll_5ra2:sd1\|wire_pll7_clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1718688955275 ""}  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_pll.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 2729 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1718688955275 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SDR_MSOC:inst2\|SDR_MSOC_pll:pll\|SDR_MSOC_pll_altpll_5ra2:sd1\|wire_pll7_clk\[1\] (placed in counter C0 of PLL_1) " "Automatically promoted node SDR_MSOC:inst2\|SDR_MSOC_pll:pll\|SDR_MSOC_pll_altpll_5ra2:sd1\|wire_pll7_clk\[1\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1718688955275 ""}  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_pll.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 2729 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1718688955275 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1718688955275 ""}  } { { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 44154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1718688955275 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SDR_MSOC:inst2\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node SDR_MSOC:inst2\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1718688955275 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SDR_MSOC:inst2\|SDR_MSOC_sdram_controller:sdram_controller\|active_rnw~2 " "Destination node SDR_MSOC:inst2\|SDR_MSOC_sdram_controller:sdram_controller\|active_rnw~2" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_sdram_controller.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_sdram_controller.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 18483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1718688955275 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SDR_MSOC:inst2\|SDR_MSOC_sdram_controller:sdram_controller\|active_cs_n~0 " "Destination node SDR_MSOC:inst2\|SDR_MSOC_sdram_controller:sdram_controller\|active_cs_n~0" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_sdram_controller.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_sdram_controller.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 18593 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1718688955275 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SDR_MSOC:inst2\|SDR_MSOC_sdram_controller:sdram_controller\|active_cs_n~1 " "Destination node SDR_MSOC:inst2\|SDR_MSOC_sdram_controller:sdram_controller\|active_cs_n~1" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_sdram_controller.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_sdram_controller.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 18594 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1718688955275 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SDR_MSOC:inst2\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node SDR_MSOC:inst2\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "SDR_MSOC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 18604 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1718688955275 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_cmd_demux:cmd_demux\|WideOr0~14 " "Destination node SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_cmd_demux:cmd_demux\|WideOr0~14" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_cmd_demux.sv" 352 -1 0 } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 18984 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1718688955275 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_cmd_demux_001:cmd_demux_001\|WideOr0~2 " "Destination node SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_cmd_demux_001:cmd_demux_001\|WideOr0~2" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_cmd_demux_001.sv" 277 -1 0 } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 19033 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1718688955275 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_cmd_demux_002:cmd_demux_002\|WideOr0~3 " "Destination node SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_cmd_demux_002:cmd_demux_002\|WideOr0~3" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_cmd_demux_002.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_cmd_demux_002.sv" 217 -1 0 } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 19230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1718688955275 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_cmd_demux_003:cmd_demux_003\|WideOr0~1 " "Destination node SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_cmd_demux_003:cmd_demux_003\|WideOr0~1" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_cmd_demux_003.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_cmd_demux_003.sv" 247 -1 0 } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 20195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1718688955275 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_cmd_demux_003:cmd_demux_004\|WideOr0~0 " "Destination node SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|SDR_MSOC_mm_interconnect_0_cmd_demux_003:cmd_demux_004\|WideOr0~0" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_cmd_demux_003.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_mm_interconnect_0_cmd_demux_003.sv" 247 -1 0 } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 20255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1718688955275 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_q_1_in_translator\|read_latency_shift_reg~0 " "Destination node SDR_MSOC:inst2\|SDR_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_q_1_in_translator\|read_latency_shift_reg~0" {  } { { "SDR_MSOC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/altera_merlin_slave_translator.sv" 369 -1 0 } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 20866 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1718688955275 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1718688955275 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1718688955275 ""}  } { { "SDR_MSOC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 1514 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1718688955275 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1718688955277 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 45368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1718688955277 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1718688955277 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" } } } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 44323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1718688955277 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SDR_MSOC:inst2\|altera_reset_controller:rst_controller_001\|merged_reset~1  " "Automatically promoted node SDR_MSOC:inst2\|altera_reset_controller:rst_controller_001\|merged_reset~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1718688955277 ""}  } { { "SDR_MSOC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 20401 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1718688955277 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SDR_MSOC:inst2\|SDR_MSOC_pll:pll\|prev_reset  " "Automatically promoted node SDR_MSOC:inst2\|SDR_MSOC_pll:pll\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1718688955278 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SDR_MSOC:inst2\|SDR_MSOC_pll:pll\|readdata\[0\]~2 " "Destination node SDR_MSOC:inst2\|SDR_MSOC_pll:pll\|readdata\[0\]~2" {  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_pll.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_pll.v" 252 -1 0 } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 28305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1718688955278 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1718688955278 ""}  } { { "SDR_MSOC/synthesis/submodules/SDR_MSOC_pll.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/SDR_MSOC/synthesis/submodules/SDR_MSOC_pll.v" 268 -1 0 } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 2760 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1718688955278 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1718688960482 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1718688960539 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1718688960541 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1718688960617 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1718688960794 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1718688960795 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1718688960795 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1718688960795 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1718688960795 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1718688960795 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1718688960795 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1718688960795 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1718688960795 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[31\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[31\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1718688960795 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[30\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[30\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1718688960795 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1718688960795 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[29\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[29\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1718688960795 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[28\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[28\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1718688960795 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[27\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[27\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1718688960795 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[26\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[26\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1718688960795 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[25\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[25\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1718688960795 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[24\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[24\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1718688960795 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[23\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[23\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1718688960795 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[22\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[22\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1718688960795 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[21\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[21\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1718688960795 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[20\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[20\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1718688960795 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1718688960795 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[19\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[19\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1718688960795 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[18\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[18\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1718688960795 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[17\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[17\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1718688960795 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[16\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[16\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1718688960795 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1718688960795 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1718688960795 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1718688960795 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1718688960795 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1718688960795 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1718688960795 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1718688960795 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1718688960795 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1718688960795 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1718688960795 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1718688960795 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1718688960797 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1718688960895 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1718688960895 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1718688960945 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1718688965714 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 Block RAM " "Packed 48 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1718688965768 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 I/O Input Buffer " "Packed 32 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1718688965768 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "87 I/O Output Buffer " "Packed 87 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1718688965768 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "66 " "Created 66 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1718688965768 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1718688965768 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:36 " "Fitter preparation operations ending: elapsed time is 00:00:36" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1718688972545 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1718688972604 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1718688979870 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1718688984269 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1718688984685 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1718689013134 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:29 " "Fitter placement operations ending: elapsed time is 00:00:29" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1718689013134 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1718689019852 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "44 X34_Y24 X45_Y36 " "Router estimated peak interconnect usage is 44% of the available device resources in the region that extends from location X34_Y24 to location X45_Y36" {  } { { "loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 1 { 0 "Router estimated peak interconnect usage is 44% of the available device resources in the region that extends from location X34_Y24 to location X45_Y36"} { { 12 { 0 ""} 34 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1718689033254 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1718689033254 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1718689038900 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1718689038900 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1718689038900 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:13 " "Fitter routing operations ending: elapsed time is 00:00:13" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1718689038909 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.93 " "Total time spent on timing analysis during the Fitter is 4.93 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1718689040015 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1718689040272 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1718689042811 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1718689042825 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1718689045388 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:11 " "Fitter post-fit operations ending: elapsed time is 00:00:11" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1718689051127 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1718689058058 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/SEM6/CO503/Lab04/BASELINE_18/output_files/TopLevel.fit.smsg " "Generated suppressed messages file D:/SEM6/CO503/Lab04/BASELINE_18/output_files/TopLevel.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1718689060454 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 14 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6921 " "Peak virtual memory: 6921 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718689066412 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 18 11:07:46 2024 " "Processing ended: Tue Jun 18 11:07:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718689066412 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:18 " "Elapsed time: 00:02:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718689066412 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:11 " "Total CPU time (on all processors): 00:02:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718689066412 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1718689066412 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "9000@localhost " "Can't contact license server \"9000@localhost\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Fitter" 0 -1 1718689068823 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1718689068827 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718689068828 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 18 11:07:48 2024 " "Processing started: Tue Jun 18 11:07:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718689068828 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1718689068828 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off BASELINE_18 -c TopLevel " "Command: quartus_asm --read_settings_files=off --write_settings_files=off BASELINE_18 -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1718689068828 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1718689077909 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1718689078102 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4756 " "Peak virtual memory: 4756 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718689079203 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 18 11:07:59 2024 " "Processing ended: Tue Jun 18 11:07:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718689079203 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718689079203 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718689079203 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1718689079203 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1718689080263 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "9000@localhost " "Can't contact license server \"9000@localhost\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Assembler" 0 -1 1718689081149 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1718689083027 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718689083028 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 18 11:08:00 2024 " "Processing started: Tue Jun 18 11:08:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718689083028 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1718689083028 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta BASELINE_18 -c TopLevel " "Command: quartus_sta BASELINE_18 -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1718689083029 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1718689083288 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1718689085397 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718689085481 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718689085481 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718689087754 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718689087754 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718689087754 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718689087754 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718689087754 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718689087754 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718689087754 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718689087754 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718689087754 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718689087754 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718689087754 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718689087754 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718689087754 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718689087754 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718689087754 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718689087754 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718689087754 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718689087754 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718689087754 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718689087754 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718689087754 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718689087754 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718689087754 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718689087754 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718689087754 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718689087754 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1718689087754 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718689087754 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1718689087754 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718689087754 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718689087754 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1718689087754 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1718689087754 ""}
{ "Info" "ISTA_SDC_FOUND" "SDR_MSOC/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'SDR_MSOC/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1718689087992 ""}
{ "Info" "ISTA_SDC_FOUND" "SDR_MSOC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'SDR_MSOC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1718689088057 ""}
{ "Info" "ISTA_SDC_FOUND" "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.sdc " "Reading SDC File: 'SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1f_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1718689088075 ""}
{ "Info" "ISTA_SDC_FOUND" "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.sdc " "Reading SDC File: 'SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1e_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1718689088145 ""}
{ "Info" "ISTA_SDC_FOUND" "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.sdc " "Reading SDC File: 'SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1d_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1718689088214 ""}
{ "Info" "ISTA_SDC_FOUND" "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.sdc " "Reading SDC File: 'SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1c_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1718689088284 ""}
{ "Info" "ISTA_SDC_FOUND" "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.sdc " "Reading SDC File: 'SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_1b_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1718689088353 ""}
{ "Info" "ISTA_SDC_FOUND" "SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.sdc " "Reading SDC File: 'SDR_MSOC/synthesis/submodules/SDR_MSOC_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1718689088424 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "INPUT_CLOCK " "Node: INPUT_CLOCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SDR_MSOC:inst2\|SDR_MSOC_sdram_controller:sdram_controller\|m_addr\[9\] INPUT_CLOCK " "Register SDR_MSOC:inst2\|SDR_MSOC_sdram_controller:sdram_controller\|m_addr\[9\] is being clocked by INPUT_CLOCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1718689088596 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1718689088596 "|TopLevel|INPUT_CLOCK"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst2\|pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst2\|pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1718689088914 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst2\|pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst2\|pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1718689088914 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718689088914 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1718689088914 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1718689088914 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1718689088914 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1718689088914 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1718689088918 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1718689088992 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 40.491 " "Worst-case setup slack is 40.491" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718689089099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718689089099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.491               0.000 altera_reserved_tck  " "   40.491               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718689089099 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718689089099 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718689089119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718689089119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 altera_reserved_tck  " "    0.402               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718689089119 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718689089119 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 45.015 " "Worst-case recovery slack is 45.015" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718689089127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718689089127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.015               0.000 altera_reserved_tck  " "   45.015               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718689089127 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718689089127 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.428 " "Worst-case removal slack is 1.428" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718689089135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718689089135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.428               0.000 altera_reserved_tck  " "    1.428               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718689089135 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718689089135 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.616 " "Worst-case minimum pulse width slack is 49.616" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718689089139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718689089139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.616               0.000 altera_reserved_tck  " "   49.616               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718689089139 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718689089139 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 13 synchronizer chains. " "Report Metastability: Found 13 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718689089348 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 13 " "Number of Synchronizer Chains Found: 13" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718689089348 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718689089348 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.077 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.077" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718689089348 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 196.911 ns " "Worst Case Available Settling Time: 196.911 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718689089348 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718689089348 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718689089348 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718689089348 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718689089348 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1718689089362 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1718689089464 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1718689092038 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "INPUT_CLOCK " "Node: INPUT_CLOCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SDR_MSOC:inst2\|SDR_MSOC_sdram_controller:sdram_controller\|m_addr\[9\] INPUT_CLOCK " "Register SDR_MSOC:inst2\|SDR_MSOC_sdram_controller:sdram_controller\|m_addr\[9\] is being clocked by INPUT_CLOCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1718689093115 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1718689093115 "|TopLevel|INPUT_CLOCK"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst2\|pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst2\|pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1718689093145 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst2\|pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst2\|pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1718689093145 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718689093145 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1718689093145 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1718689093145 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1718689093145 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1718689093145 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 41.461 " "Worst-case setup slack is 41.461" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718689093205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718689093205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.461               0.000 altera_reserved_tck  " "   41.461               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718689093205 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718689093205 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.354 " "Worst-case hold slack is 0.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718689093228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718689093228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 altera_reserved_tck  " "    0.354               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718689093228 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718689093228 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 45.516 " "Worst-case recovery slack is 45.516" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718689093238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718689093238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.516               0.000 altera_reserved_tck  " "   45.516               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718689093238 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718689093238 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.305 " "Worst-case removal slack is 1.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718689093246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718689093246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.305               0.000 altera_reserved_tck  " "    1.305               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718689093246 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718689093246 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.563 " "Worst-case minimum pulse width slack is 49.563" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718689093252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718689093252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.563               0.000 altera_reserved_tck  " "   49.563               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718689093252 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718689093252 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 13 synchronizer chains. " "Report Metastability: Found 13 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718689093458 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 13 " "Number of Synchronizer Chains Found: 13" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718689093458 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718689093458 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.077 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.077" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718689093458 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.215 ns " "Worst Case Available Settling Time: 197.215 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718689093458 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718689093458 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718689093458 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718689093458 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718689093458 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1718689093474 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "INPUT_CLOCK " "Node: INPUT_CLOCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SDR_MSOC:inst2\|SDR_MSOC_sdram_controller:sdram_controller\|m_addr\[9\] INPUT_CLOCK " "Register SDR_MSOC:inst2\|SDR_MSOC_sdram_controller:sdram_controller\|m_addr\[9\] is being clocked by INPUT_CLOCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1718689094222 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1718689094222 "|TopLevel|INPUT_CLOCK"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst2\|pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst2\|pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1718689094252 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst2\|pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst2\|pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1718689094252 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718689094252 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1718689094253 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1718689094253 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1718689094253 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1718689094253 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.283 " "Worst-case setup slack is 45.283" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718689094277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718689094277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.283               0.000 altera_reserved_tck  " "   45.283               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718689094277 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718689094277 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.180 " "Worst-case hold slack is 0.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718689094300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718689094300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 altera_reserved_tck  " "    0.180               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718689094300 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718689094300 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.539 " "Worst-case recovery slack is 47.539" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718689094311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718689094311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.539               0.000 altera_reserved_tck  " "   47.539               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718689094311 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718689094311 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.664 " "Worst-case removal slack is 0.664" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718689094321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718689094321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.664               0.000 altera_reserved_tck  " "    0.664               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718689094321 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718689094321 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.471 " "Worst-case minimum pulse width slack is 49.471" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718689094329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718689094329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.471               0.000 altera_reserved_tck  " "   49.471               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1718689094329 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1718689094329 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 13 synchronizer chains. " "Report Metastability: Found 13 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718689094538 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 13 " "Number of Synchronizer Chains Found: 13" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718689094538 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718689094538 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.077 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.077" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718689094538 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.528 ns " "Worst Case Available Settling Time: 198.528 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718689094538 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718689094538 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718689094538 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1718689094538 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1718689094538 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1718689095318 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1718689095325 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 25 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5150 " "Peak virtual memory: 5150 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718689095659 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 18 11:08:15 2024 " "Processing ended: Tue Jun 18 11:08:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718689095659 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718689095659 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718689095659 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1718689095659 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "9000@localhost " "Can't contact license server \"9000@localhost\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Timing Analyzer" 0 -1 1718689097881 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1718689097886 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718689097887 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 18 11:08:17 2024 " "Processing started: Tue Jun 18 11:08:17 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718689097887 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1718689097887 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off BASELINE_18 -c TopLevel " "Command: quartus_eda --read_settings_files=off --write_settings_files=off BASELINE_18 -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1718689097887 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TopLevel_7_1200mv_85c_slow.vho D:/SEM6/CO503/Lab04/BASELINE_18/simulation/modelsim/ simulation " "Generated file TopLevel_7_1200mv_85c_slow.vho in folder \"D:/SEM6/CO503/Lab04/BASELINE_18/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1718689106564 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TopLevel_7_1200mv_0c_slow.vho D:/SEM6/CO503/Lab04/BASELINE_18/simulation/modelsim/ simulation " "Generated file TopLevel_7_1200mv_0c_slow.vho in folder \"D:/SEM6/CO503/Lab04/BASELINE_18/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1718689109771 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TopLevel_min_1200mv_0c_fast.vho D:/SEM6/CO503/Lab04/BASELINE_18/simulation/modelsim/ simulation " "Generated file TopLevel_min_1200mv_0c_fast.vho in folder \"D:/SEM6/CO503/Lab04/BASELINE_18/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1718689113003 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TopLevel.vho D:/SEM6/CO503/Lab04/BASELINE_18/simulation/modelsim/ simulation " "Generated file TopLevel.vho in folder \"D:/SEM6/CO503/Lab04/BASELINE_18/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1718689116252 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TopLevel_7_1200mv_85c_vhd_slow.sdo D:/SEM6/CO503/Lab04/BASELINE_18/simulation/modelsim/ simulation " "Generated file TopLevel_7_1200mv_85c_vhd_slow.sdo in folder \"D:/SEM6/CO503/Lab04/BASELINE_18/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1718689119402 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TopLevel_7_1200mv_0c_vhd_slow.sdo D:/SEM6/CO503/Lab04/BASELINE_18/simulation/modelsim/ simulation " "Generated file TopLevel_7_1200mv_0c_vhd_slow.sdo in folder \"D:/SEM6/CO503/Lab04/BASELINE_18/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1718689122516 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TopLevel_min_1200mv_0c_vhd_fast.sdo D:/SEM6/CO503/Lab04/BASELINE_18/simulation/modelsim/ simulation " "Generated file TopLevel_min_1200mv_0c_vhd_fast.sdo in folder \"D:/SEM6/CO503/Lab04/BASELINE_18/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1718689125630 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TopLevel_vhd.sdo D:/SEM6/CO503/Lab04/BASELINE_18/simulation/modelsim/ simulation " "Generated file TopLevel_vhd.sdo in folder \"D:/SEM6/CO503/Lab04/BASELINE_18/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1718689128770 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718689130281 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 18 11:08:50 2024 " "Processing ended: Tue Jun 18 11:08:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718689130281 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718689130281 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718689130281 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1718689130281 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 45 s " "Quartus Prime Full Compilation was successful. 0 errors, 45 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1718689131345 ""}
