[{"DBLP title": "Separation Logic-Assisted Code Transformations for Efficient High-Level Synthesis.", "DBLP authors": ["Felix Winterstein", "Samuel Bayliss", "George A. Constantinides"], "year": 2014, "doi": "https://doi.org/10.1109/FCCM.2014.11", "OA papers": [{"PaperId": "https://openalex.org/W4251859441", "PaperTitle": "Separation Logic-Assisted Code Transformations for Efficient High-Level Synthesis", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Kensington Health": 2.5, "European Space Operations Centre": 0.5}, "Authors": ["Felix Winterstein", "Samuel Bayliss", "George A. Constantinides"]}]}, {"DBLP title": "A Fully Pipelined and Dynamically Composable Architecture of CGRA.", "DBLP authors": ["Jason Cong", "Hui Huang", "Chiyuan Ma", "Bingjun Xiao", "Peipei Zhou"], "year": 2014, "doi": "https://doi.org/10.1109/FCCM.2014.12", "OA papers": [{"PaperId": "https://openalex.org/W4241238426", "PaperTitle": "A Fully Pipelined and Dynamically Composable Architecture of CGRA", "Year": 2014, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"University of California, Los Angeles": 5.0}, "Authors": ["Jason Cong", "Zhenhui Kang", "Chiyuan Ma", "Bingjun Xiao", "Peipei Zhou"]}]}, {"DBLP title": "Reducing Processing Latency with a Heterogeneous FPGA-Processor Framework.", "DBLP authors": ["Jonathon Pendlum", "Miriam Leeser", "Kaushik R. Chowdhury"], "year": 2014, "doi": "https://doi.org/10.1109/FCCM.2014.13", "OA papers": [{"PaperId": "https://openalex.org/W4255813549", "PaperTitle": "Reducing Processing Latency with a Heterogeneous FPGA-Processor Framework", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Jonathon Pendlum", "Miriam Leeser", "Kaushik R. Chowdhury"]}]}, {"DBLP title": "Integrated CUDA-to-FPGA Synthesis with Network-on-Chip.", "DBLP authors": ["Swathi T. Gurumani", "Jacob Tolar", "Yao Chen", "Yun Liang", "Kyle Rupnow", "Deming Chen"], "year": 2014, "doi": "https://doi.org/10.1109/FCCM.2014.14", "OA papers": [{"PaperId": "https://openalex.org/W4252796023", "PaperTitle": "Integrated CUDA-to-FPGA Synthesis with Network-on-Chip", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Swathi Gurumani", "Jacob Tolar", "Yao Shen Chen", "Yun Liang", "Kyle Rupnow", "Deming Chen"]}]}, {"DBLP title": "GraphGen: An FPGA Framework for Vertex-Centric Graph Computation.", "DBLP authors": ["Eriko Nurvitadhi", "Gabriel Weisz", "Yu Wang", "Skand Hurkat", "Marie Nguyen", "James C. Hoe", "Jos\u00e9 F. Mart\u00ednez", "Carlos Guestrin"], "year": 2014, "doi": "https://doi.org/10.1109/FCCM.2014.15", "OA papers": [{"PaperId": "https://openalex.org/W4235101327", "PaperTitle": "GraphGen: An FPGA Framework for Vertex-Centric Graph Computation", "Year": 2014, "CitationCount": 59, "EstimatedCitation": 59, "Affiliations": {}, "Authors": ["Eriko Nurvitadhi", "Gabriel Weisz", "Yu Wang", "Skand Hurkat", "Marie L. Nguyen", "James C. Hoe", "Jos\u00e9 Luis Mart\u00ednez", "Carlos Guestrin"]}]}, {"DBLP title": "A High Memory Bandwidth FPGA Accelerator for Sparse Matrix-Vector Multiplication.", "DBLP authors": ["Jeremy Fowers", "Kalin Ovtcharov", "Karin Strauss", "Eric S. Chung", "Greg Stitt"], "year": 2014, "doi": "https://doi.org/10.1109/FCCM.2014.23", "OA papers": [{"PaperId": "https://openalex.org/W4245683599", "PaperTitle": "A High Memory Bandwidth FPGA Accelerator for Sparse Matrix-Vector Multiplication", "Year": 2014, "CitationCount": 52, "EstimatedCitation": 52, "Affiliations": {}, "Authors": ["Jeremy Fowers", "Kalin Ovtcharov", "Karin Strauss", "Eric T. Chung", "Greg Stitt"]}]}, {"DBLP title": "A New Algorithm for Carry-Free Addition of Binary Signed-Digit Numbers.", "DBLP authors": ["Klaus Schneider", "Adrian Willenb\u00fccher"], "year": 2014, "doi": "https://doi.org/10.1109/FCCM.2014.24", "OA papers": [{"PaperId": "https://openalex.org/W4246333719", "PaperTitle": "A New Algorithm for Carry-Free Addition of Binary Signed-Digit Numbers", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Kaiserslautern": 2.0}, "Authors": ["Klaus Schneider", "Adrian Willenbucher"]}]}, {"DBLP title": "On Hard Adders and Carry Chains in FPGAs.", "DBLP authors": ["Jason Luu", "Conor McCullough", "Sen Wang", "Safeen Huda", "Bo Yan", "Charles Chiasson", "Kenneth B. Kent", "Jason Helge Anderson", "Jonathan Rose", "Vaughn Betz"], "year": 2014, "doi": "https://doi.org/10.1109/FCCM.2014.25", "OA papers": [{"PaperId": "https://openalex.org/W4240402958", "PaperTitle": "On Hard Adders and Carry Chains in FPGAs", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Toronto": 6.0, "University of New Brunswick": 4.0}, "Authors": ["Jason Luu", "Conor McCullough", "Sen Wang", "Safeen Huda", "Bo Yan", "Charles C. Chiasson", "Kenneth M. Kent", "Jason H. Anderson", "Jonathan Rose", "Vaughn Betz"]}]}, {"DBLP title": "Breaking Sequential Dependencies in FPGA-Based Sparse LU Factorization.", "DBLP authors": ["Siddhartha", "Nachiket Kapre"], "year": 2014, "doi": "https://doi.org/10.1109/FCCM.2014.26", "OA papers": [{"PaperId": "https://openalex.org/W4244662438", "PaperTitle": "Breaking Sequential Dependencies in FPGA-Based Sparse LU Factorization", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["None Siddhartha", "Nachiket Kapre"]}]}, {"DBLP title": "An Efficient Architecture for Floating-Point Eigenvalue Decomposition.", "DBLP authors": ["Xinying Wang", "Joseph Zambreno"], "year": 2014, "doi": "https://doi.org/10.1109/FCCM.2014.27", "OA papers": [{"PaperId": "https://openalex.org/W4241812161", "PaperTitle": "An Efficient Architecture for Floating-Point Eigenvalue Decomposition", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Xinying Wang", "Joseph Zambreno"]}]}, {"DBLP title": "3D FFTs on a Single FPGA.", "DBLP authors": ["Benjamin Humphries", "Hansen Zhang", "Jiayi Sheng", "Raphael Landaverde", "Martin C. Herbordt"], "year": 2014, "doi": "https://doi.org/10.1109/FCCM.2014.28", "OA papers": [{"PaperId": "https://openalex.org/W4238684711", "PaperTitle": "3D FFTs on a Single FPGA", "Year": 2014, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {}, "Authors": ["Benjamin Humphries", "Hansen Zhang", "Jiayi Sheng", "Raphael Landaverde", "Martin C. Herbordt"]}]}, {"DBLP title": "Rapid Post-Map Insertion of Embedded Logic Analyzers for Xilinx FPGAs.", "DBLP authors": ["Brad L. Hutchings", "Jared Keeley"], "year": 2014, "doi": "https://doi.org/10.1109/FCCM.2014.29", "OA papers": [{"PaperId": "https://openalex.org/W4254778745", "PaperTitle": "Rapid Post-Map Insertion of Embedded Logic Analyzers for Xilinx FPGAs", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Brigham Young University": 2.0}, "Authors": ["Brad Hutchings", "Jared W. Keeley"]}]}, {"DBLP title": "System-Level Retiming and Pipelining.", "DBLP authors": ["Girish Venkataramani", "Yongfeng Gu"], "year": 2014, "doi": "https://doi.org/10.1109/FCCM.2014.30", "OA papers": [{"PaperId": "https://openalex.org/W4250147604", "PaperTitle": "System-Level Retiming and Pipelining", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Girish Venkataramani", "Yongfeng Gu"]}]}, {"DBLP title": "GROK-INT: Generating Real On-Chip Knowledge for Interconnect Delays Using Timing Extraction.", "DBLP authors": ["Benjamin Gojman", "Andr\u00e9 DeHon"], "year": 2014, "doi": "https://doi.org/10.1109/FCCM.2014.31", "OA papers": [{"PaperId": "https://openalex.org/W4247086119", "PaperTitle": "GROK-INT: Generating Real On-Chip Knowledge for Interconnect Delays Using Timing Extraction", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Benjamin Gojman", "Andr\u00e9 DeHon"]}]}, {"DBLP title": "Timing Fault Detection in FPGA-Based Circuits.", "DBLP authors": ["Edward A. Stott", "Joshua M. Levine", "Peter Y. K. Cheung", "Nachiket Kapre"], "year": 2014, "doi": "https://doi.org/10.1109/FCCM.2014.32", "OA papers": [{"PaperId": "https://openalex.org/W4234877306", "PaperTitle": "Timing Fault Detection in FPGA-Based Circuits", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Imperial College London": 3.0}, "Authors": ["Edward Stott", "Joshua M. Levine", "Peter Y. K. Cheung", "Nachiket Kapre"]}]}, {"DBLP title": "FPGAs in the Cloud: Booting Virtualized Hardware Accelerators with OpenStack.", "DBLP authors": ["Stuart Byma", "J. Gregory Steffan", "Hadi Bannazadeh", "Alberto Leon-Garcia", "Paul Chow"], "year": 2014, "doi": "https://doi.org/10.1109/FCCM.2014.42", "OA papers": [{"PaperId": "https://openalex.org/W4248265791", "PaperTitle": "FPGAs in the Cloud: Booting Virtualized Hardware Accelerators with OpenStack", "Year": 2014, "CitationCount": 92, "EstimatedCitation": 92, "Affiliations": {"University of Toronto": 4.0}, "Authors": ["Stuart Byma", "J. Gregory Steffan", "Hadi Bannazadeh", "Alberto Leon-Garcia", "Paul Chow"]}]}, {"DBLP title": "LEAP Shared Memories: Automating the Construction of FPGA Coherent Memories.", "DBLP authors": ["Hsin-Jung Yang", "Kermin Fleming", "Michael Adler", "Joel S. Emer"], "year": 2014, "doi": "https://doi.org/10.1109/FCCM.2014.43", "OA papers": [{"PaperId": "https://openalex.org/W4240313904", "PaperTitle": "LEAP Shared Memories: Automating the Construction of FPGA Coherent Memories", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Massachusetts Institute of Technology": 1.5, "Intel (United States)": 2.5}, "Authors": ["Hsin-Jung Yang", "Kermin Fleming", "Michael Adler", "Joel Emer"]}]}, {"DBLP title": "Performance Comparison between Multi-FPGA Prototyping Platforms: Hardwired Off-the-Shelf, Cabling, and Custom.", "DBLP authors": ["Qingshan Tang", "Matthieu Tuna", "Habib Mehrez"], "year": 2014, "doi": "https://doi.org/10.1109/FCCM.2014.44", "OA papers": [{"PaperId": "https://openalex.org/W4229635340", "PaperTitle": "Performance Comparison between Multi-FPGA Prototyping Platforms: Hardwired Off-the-Shelf, Cabling, and Custom", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Sorbonne University": 2.0, "Circuits Int\u00e9gr\u00e9s Num\u00e9riques et Analogiques": 1.0}, "Authors": ["Qingshan Tang", "Matthieu Tuna", "Habib Mehrez"]}]}, {"DBLP title": "Fast, Power-Efficient Biophotonic Simulations for Cancer Treatment Using FPGAs.", "DBLP authors": ["Jeffrey Cassidy", "Lothar Lilge", "Vaughn Betz"], "year": 2014, "doi": "https://doi.org/10.1109/FCCM.2014.45", "OA papers": [{"PaperId": "https://openalex.org/W4256061340", "PaperTitle": "Fast, Power-Efficient Biophotonic Simulations for Cancer Treatment Using FPGAs", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Toronto": 2.0, "Princess Margaret Cancer Centre": 1.0}, "Authors": ["Jeffrey Cassidy", "Lothar Lilge", "Vaughn Betz"]}]}, {"DBLP title": "SMCGen: Generating Reconfigurable Design for Sequential Monte Carlo Applications.", "DBLP authors": ["Thomas C. P. Chau", "Maciej Kurek", "James Stanley Targett", "Jake Humphrey", "Georgios Skouroupathis", "Alison Eele", "Jan M. Maciejowski", "Benjamin Cope", "Kathryn Cobden", "Philip Heng Wai Leong", "Peter Y. K. Cheung", "Wayne Luk"], "year": 2014, "doi": "https://doi.org/10.1109/FCCM.2014.46", "OA papers": [{"PaperId": "https://openalex.org/W4238691330", "PaperTitle": "SMCGen: Generating Reconfigurable Design for Sequential Monte Carlo Applications", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Thomas C. P. Chau", "Maciej Kurek", "James Stanley Targett", "Jake Humphrey", "Georgios Skouroupathis", "Alison Eele", "Jan M. Maciejowski", "Benjamin T. Cope", "Kathryn Cobden", "Philip H. W. Leong", "Peter Y. K. Cheung", "Wayne Luk"]}]}, {"DBLP title": "FPGA Gaussian Random Number Generators with Guaranteed Statistical Accuracy.", "DBLP authors": ["David B. Thomas"], "year": 2014, "doi": "https://doi.org/10.1109/FCCM.2014.47", "OA papers": [{"PaperId": "https://openalex.org/W4244885949", "PaperTitle": "FPGA Gaussian Random Number Generators with Guaranteed Statistical Accuracy", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Imperial College London": 1.0}, "Authors": ["David Thomas"]}]}, {"DBLP title": "FPGA Implementation of EM Algorithm for 3D CT Reconstruction.", "DBLP authors": ["Young Kyu Choi", "Jason Cong", "Di Wu"], "year": 2014, "doi": "https://doi.org/10.1109/FCCM.2014.48", "OA papers": [{"PaperId": "https://openalex.org/W4235599055", "PaperTitle": "FPGA Implementation of EM Algorithm for 3D CT Reconstruction", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of California, Los Angeles": 3.0}, "Authors": ["Young Deuk Choi", "Jason Cong", "Di Wu"]}]}, {"DBLP title": "A Scalable Multi-engine Xpress9 Compressor with Asynchronous Data Transfer.", "DBLP authors": ["Joo-Young Kim", "Scott Hauck", "Doug Burger"], "year": 2014, "doi": "https://doi.org/10.1109/FCCM.2014.49", "OA papers": [{"PaperId": "https://openalex.org/W4238163988", "PaperTitle": "A Scalable Multi-engine Xpress9 Compressor with Asynchronous Data Transfer", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Microsoft (United States)": 2.0, "University of Washington": 1.0}, "Authors": ["Joo Sung Kim", "Scott Hauck", "Doug Burger"]}]}, {"DBLP title": "FPGA Accelerated Online Boosting for Multi-target Tracking.", "DBLP authors": ["Matthew Jacobsen", "Pingfan Meng", "Siddarth Sampangi", "Ryan Kastner"], "year": 2014, "doi": "https://doi.org/10.1109/FCCM.2014.50", "OA papers": [{"PaperId": "https://openalex.org/W4255045306", "PaperTitle": "FPGA Accelerated Online Boosting for Multi-target Tracking", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Matthew Jacobsen", "Pingfan Meng", "Siddarth Sampangi", "Ryan Kastner"]}]}, {"DBLP title": "Speeding Up FPGA Placement: Parallel Algorithms and Methods.", "DBLP authors": ["Matthew An", "J. Gregory Steffan", "Vaughn Betz"], "year": 2014, "doi": "https://doi.org/10.1109/FCCM.2014.60", "OA papers": [{"PaperId": "https://openalex.org/W4243050516", "PaperTitle": "Speeding Up FPGA Placement: Parallel Algorithms and Methods", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {}, "Authors": ["Matthew An", "J. Gregory Steffan", "Vaughn Betz"]}]}, {"DBLP title": "Floorplanning for Partially-Reconfigurable FPGA Systems via Mixed-Integer Linear Programming.", "DBLP authors": ["Marco Rabozzi", "John Lillis", "Marco D. Santambrogio"], "year": 2014, "doi": "https://doi.org/10.1109/FCCM.2014.61", "OA papers": [{"PaperId": "https://openalex.org/W4243796313", "PaperTitle": "Floorplanning for Partially-Reconfigurable FPGA Systems via Mixed-Integer Linear Programming", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {}, "Authors": ["Marco Rabozzi", "John Lillis", "Marco D. Santambrogio"]}]}, {"DBLP title": "A Grammar Induction Method for Clustering of Operations in Complex FPGA Designs.", "DBLP authors": ["Muhsen Owaida", "Christos D. Antonopoulos", "Nikolaos Bellas"], "year": 2014, "doi": "https://doi.org/10.1109/FCCM.2014.62", "OA papers": [{"PaperId": "https://openalex.org/W4240364307", "PaperTitle": "A Grammar Induction Method for Clustering of Operations in Complex FPGA Designs", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Thessaly": 3.0}, "Authors": ["Muhsen Owaida", "Christos S. Antonopoulos", "Nikolaos Bellas"]}]}, {"DBLP title": "Automated Partial Reconfiguration Design for Adaptive Systems with CoPR for Zynq.", "DBLP authors": ["Kizheppatt Vipin", "Suhaib A. Fahmy"], "year": 2014, "doi": "https://doi.org/10.1109/FCCM.2014.63", "OA papers": [{"PaperId": "https://openalex.org/W4234837206", "PaperTitle": "Automated Partial Reconfiguration Design for Adaptive Systems with CoPR for Zynq", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Nanyang Technological University": 2.0}, "Authors": ["Kizheppatt Vipin", "Suhaib A. Fahmy"]}]}, {"DBLP title": "MixFX-SCORE: Heterogeneous Fixed-Point Compilation of Dataflow Computations.", "DBLP authors": ["Deheng Ye", "Nachiket Kapre"], "year": 2014, "doi": "https://doi.org/10.1109/FCCM.2014.64", "OA papers": [{"PaperId": "https://openalex.org/W4238308525", "PaperTitle": "MixFX-SCORE: Heterogeneous Fixed-Point Compilation of Dataflow Computations", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Nanyang Technological University": 2.0}, "Authors": ["Deheng Ye", "Nachiket Kapre"]}]}, {"DBLP title": "Automating Optimization of Reconfigurable Designs.", "DBLP authors": ["Maciej Kurek", "Tobias Becker", "Thomas C. P. Chau", "Wayne Luk"], "year": 2014, "doi": "https://doi.org/10.1109/FCCM.2014.65", "OA papers": [{"PaperId": "https://openalex.org/W4242722672", "PaperTitle": "Automating Optimization of Reconfigurable Designs", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Maciej Kurek", "Tobias Becker", "Thomas C. P. Chau", "Wayne Luk"]}]}, {"DBLP title": "Kung Fu Data Energy - Minimizing Communication Energy in FPGA Computations.", "DBLP authors": ["Edin Kadric", "Kunal Mahajan", "Andr\u00e9 DeHon"], "year": 2014, "doi": "https://doi.org/10.1109/FCCM.2014.66", "OA papers": [{"PaperId": "https://openalex.org/W4238942942", "PaperTitle": "Kung Fu Data Energy - Minimizing Communication Energy in FPGA Computations", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Edin Kadric", "Kunal Mahajan", "Andr\u00e9 DeHon"]}]}, {"DBLP title": "Reconstructing AES Key Schedules from Decayed Memory with FPGAs.", "DBLP authors": ["Heinrich Riebler", "Tobias Kenter", "Christian Plessl", "Christoph Sorge"], "year": 2014, "doi": "https://doi.org/10.1109/FCCM.2014.67", "OA papers": [{"PaperId": "https://openalex.org/W4249624332", "PaperTitle": "Reconstructing AES Key Schedules from Decayed Memory with FPGAs", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Heinrich Riebler", "Tobias Kenter", "Christian Plessl", "Christoph Sorge"]}]}, {"DBLP title": "Low Power Reconfigurable Controllers for Wireless Sensor Network Nodes.", "DBLP authors": ["Vivek D. Tovinakere", "Olivier Sentieys", "Steven Derrien", "Christophe Huriaux"], "year": 2014, "doi": "https://doi.org/10.1109/FCCM.2014.68", "OA papers": [{"PaperId": "https://openalex.org/W4239829618", "PaperTitle": "Low Power Reconfigurable Controllers for Wireless Sensor Network Nodes", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires": 1.5, "French Institute for Research in Computer Science and Automation": 1.5}, "Authors": ["Tovinakere Dwarakanath, Vivek", "Olivier Sentieys", "Steven Derrien", "Christophe Huriaux"]}]}, {"DBLP title": "Energy Reduction through Differential Reliability and Lightweight Checking.", "DBLP authors": ["Edin Kadric", "Kunal Mahajan", "Andr\u00e9 DeHon"], "year": 2014, "doi": "https://doi.org/10.1109/FCCM.2014.78", "OA papers": [{"PaperId": "https://openalex.org/W4235435580", "PaperTitle": "Energy Reduction through Differential Reliability and Lightweight Checking", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}, "Authors": ["Edin Kadric", "Kunal Mahajan", "Andr\u00e9 DeHon"]}]}, {"DBLP title": "A Self-Adaptive SEU Mitigation System for FPGAs with an Internal Block RAM Radiation Particle Sensor.", "DBLP authors": ["Rob\u00e9rt Glein", "Bernhard Schmidt", "Florian Rittner", "J\u00fcrgen Teich", "Daniel Ziener"], "year": 2014, "doi": "https://doi.org/10.1109/FCCM.2014.79", "OA papers": [{"PaperId": "https://openalex.org/W4253558656", "PaperTitle": "A Self-Adaptive SEU Mitigation System for FPGAs with an Internal Block RAM Radiation Particle Sensor", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Erlangen-Nuremberg": 2.5, "Software (Germany)": 1.5, "Fraunhofer Institute for Integrated Circuits": 1.0}, "Authors": ["Robert Glein", "Bernhard Schmidt", "Florian Rittner", "J\u00fcrgen Teich", "Daniel Ziener"]}]}, {"DBLP title": "Look-up Table Design for Deep Sub-threshold through Full-Supply Operation.", "DBLP authors": ["Monther Abusultan", "Sunil P. Khatri"], "year": 2014, "doi": "https://doi.org/10.1109/FCCM.2014.80", "OA papers": [{"PaperId": "https://openalex.org/W4250986744", "PaperTitle": "Look-up Table Design for Deep Sub-threshold through Full-Supply Operation", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Monther Abusultan", "Sunil P. Khatri"]}]}]