Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Sun Jun 10 15:54:22 2018
| Host         : AmuroPC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file hongwai_control_sets_placed.rpt
| Design       : hongwai
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    11 |
| Minimum Number of register sites lost to control set restrictions |    40 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             100 |           31 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               6 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+---------------+------------------+------------------+----------------+
|  Clock Signal  | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+---------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG |               |                  |                4 |              6 |
|  clk_IBUF_BUFG |               | cnt2[18]_i_1_n_0 |                2 |              6 |
|  clk_IBUF_BUFG | i[5]_i_1_n_0  | rst_IBUF         |                4 |              6 |
|  clk_IBUF_BUFG |               | cnt4[18]_i_1_n_0 |                2 |              8 |
|  clk_IBUF_BUFG |               | cnt3[17]_i_1_n_0 |                3 |              9 |
|  clk_IBUF_BUFG |               | cnt3[16]_i_1_n_0 |                2 |              9 |
|  clk_IBUF_BUFG |               | cnt5[21]_i_1_n_0 |                4 |             11 |
|  clk_IBUF_BUFG |               | cnt5[20]_i_1_n_0 |                3 |             11 |
|  clk_IBUF_BUFG |               | cnt4[17]_i_1_n_0 |                2 |             11 |
|  clk_IBUF_BUFG |               | cnt2[20]_i_1_n_0 |                4 |             15 |
|  clk_IBUF_BUFG |               | rst_IBUF         |                9 |             20 |
+----------------+---------------+------------------+------------------+----------------+


