C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\bin64\c_hdl.exe  -osyn  C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\synthesis\synwork\sccb_design_comp.srs  -top  sccb_design  -hdllog  C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\synthesis\synlog\sccb_design_compiler.srr  -encrypt  -mp  4  -verification_mode 0  -verilog  -prodtype  synplify_pro   -infer_seqShift -primux -dspmac -pqdpadd -fixsmult -sdff_counter -divnmod -nram   -I C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\synthesis\  -I C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib   -sysv  -devicelib  C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\generic\igloo2.v  -encrypt  -pro  -dmgen  C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\synthesis\dm  -ui -fid2 -ram -sharing on -ll 2000 -autosm  -lib work C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\component\work\FCCC_C0\FCCC_C0_0\FCCC_C0_FCCC_C0_0_FCCC.v -lib work C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\component\work\FCCC_C0\FCCC_C0.v -lib work C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\component\Actel\SgCore\OSC\2.0.101\osc_comps.v -lib work C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v -lib work C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\component\work\OSC_C0\OSC_C0.v -lib work C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\CoreSCCB.v -lib work C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\clock_divider.v -lib work C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\hdl\config_sccb.v -lib work C:\Users\cheec\Desktop\Masters\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\component\work\sccb_design\sccb_design.v  -jobname  "compiler" 
relcom:..\..\..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v12.3\SynplifyPro\bin64\c_hdl.exe -osyn ..\synwork\sccb_design_comp.srs -top sccb_design -hdllog ..\synlog\sccb_design_compiler.srr -encrypt -mp 4 -verification_mode 0 -verilog -prodtype synplify_pro -infer_seqShift -primux -dspmac -pqdpadd -fixsmult -sdff_counter -divnmod -nram -I ..\ -I ..\..\..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib -sysv -devicelib ..\..\..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\generic\igloo2.v -encrypt -pro -dmgen ..\dm -ui -fid2 -ram -sharing on -ll 2000 -autosm -lib work ..\..\component\work\FCCC_C0\FCCC_C0_0\FCCC_C0_FCCC_C0_0_FCCC.v -lib work ..\..\component\work\FCCC_C0\FCCC_C0.v -lib work ..\..\component\Actel\SgCore\OSC\2.0.101\osc_comps.v -lib work ..\..\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v -lib work ..\..\component\work\OSC_C0\OSC_C0.v -lib work ..\..\hdl\CoreSCCB.v -lib work ..\..\hdl\clock_divider.v -lib work ..\..\hdl\config_sccb.v -lib work ..\..\component\work\sccb_design\sccb_design.v -jobname "compiler"
rc:0 success:1 runtime:3
file:..\synwork\sccb_design_comp.srs|io:o|time:1612766238|size:20985|exec:0|csum:
file:..\synlog\sccb_design_compiler.srr|io:o|time:1612766238|size:25969|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\generic\igloo2.v|io:i|time:1562075649|size:16445|exec:0|csum:0C1A855CE2A914A7AF1E723A1690BFF3
file:..\..\component\work\FCCC_C0\FCCC_C0_0\FCCC_C0_FCCC_C0_0_FCCC.v|io:i|time:1612740470|size:1725|exec:0|csum:6979E60C5E39393B1C1BD4067E5A588B
file:..\..\component\work\FCCC_C0\FCCC_C0.v|io:i|time:1612740470|size:2269|exec:0|csum:43C7F9FB7381AAB70DD93082F8BB9C19
file:..\..\component\Actel\SgCore\OSC\2.0.101\osc_comps.v|io:i|time:1612048708|size:997|exec:0|csum:B158BAA21E4CCFFC21F6ADF478875D5C
file:..\..\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v|io:i|time:1612048708|size:535|exec:0|csum:D0B9ABFCA0EB554204DEE9485E1F62B2
file:..\..\component\work\OSC_C0\OSC_C0.v|io:i|time:1612048708|size:2185|exec:0|csum:FDE509CA464B2E5DDEE350967CB6AB64
file:..\..\hdl\CoreSCCB.v|io:i|time:1612763967|size:7619|exec:0|csum:6A7D7EF65194BBF2D1488743627D9135
file:..\..\hdl\clock_divider.v|io:i|time:1612740470|size:625|exec:0|csum:993BEEEB4AD4978E17D92819D11AE9E7
file:..\..\hdl\config_sccb.v|io:i|time:1612761358|size:2845|exec:0|csum:90C9B922F0BBD61E2904EC80004581F8
file:..\..\component\work\sccb_design\sccb_design.v|io:i|time:1612766229|size:4340|exec:0|csum:114ADB764CFB56587AB98850565EDC99
file:..\..\..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v12.3\SynplifyPro\bin64\c_hdl.exe|io:i|time:1562075633|size:5681152|exec:1|csum:D2A8CE1F5D32BE4D29515E5A625B0E39
