{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Simulator Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Simulator" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 17 22:07:20 2016 " "Info: Processing started: Wed Feb 17 22:07:20 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sim --read_settings_files=on --write_settings_files=off Main -c Main " "Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off Main -c Main" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISDB_SOURCE_VECTOR_FILE_USED" "C:/altera/91/qdesigns/Main_02_14_2016/Main.vwf " "Info: Using vector source file \"C:/altera/91/qdesigns/Main_02_14_2016/Main.vwf\"" {  } {  } 0 0 "Using vector source file \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISDB_OVERWRITE_WAVEFORM_INPUTS_WITH_SIMULATION_OUTPUTS" "" "Info: Overwriting simulation input file with simulation results" { { "Info" "ISDB_SOURCE_VECTOR_FILE_BACKUP" "Main.vwf Main.sim_ori.vwf " "Info: A backup of Main.vwf called Main.sim_ori.vwf has been created in the db folder" {  } {  } 0 0 "A backup of %1!s! called %2!s! has been created in the db folder" 0 0 "" 0 -1}  } {  } 0 0 "Overwriting simulation input file with simulation results" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|Main\|B2_SIMO " "Warning: Can't find signal in vector source file for input pin \"\|Main\|B2_SIMO\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|Main\|FP_Sel_1_n " "Warning: Can't find signal in vector source file for input pin \"\|Main\|FP_Sel_1_n\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|Main\|MSP_Irq_0 " "Warning: Can't find signal in vector source file for input pin \"\|Main\|MSP_Irq_0\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|Main\|MSP_Irq_1 " "Warning: Can't find signal in vector source file for input pin \"\|Main\|MSP_Irq_1\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|Main\|ADC_4_Dat\[7\] " "Warning: Can't find signal in vector source file for input pin \"\|Main\|ADC_4_Dat\[7\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|Main\|ADC_4_Dat\[6\] " "Warning: Can't find signal in vector source file for input pin \"\|Main\|ADC_4_Dat\[6\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|Main\|ADC_4_Dat\[5\] " "Warning: Can't find signal in vector source file for input pin \"\|Main\|ADC_4_Dat\[5\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|Main\|ADC_4_Dat\[4\] " "Warning: Can't find signal in vector source file for input pin \"\|Main\|ADC_4_Dat\[4\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|Main\|ADC_4_Dat\[3\] " "Warning: Can't find signal in vector source file for input pin \"\|Main\|ADC_4_Dat\[3\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|Main\|ADC_4_Dat\[2\] " "Warning: Can't find signal in vector source file for input pin \"\|Main\|ADC_4_Dat\[2\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|Main\|ADC_4_Dat\[1\] " "Warning: Can't find signal in vector source file for input pin \"\|Main\|ADC_4_Dat\[1\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|Main\|ADC_4_Dat\[0\] " "Warning: Can't find signal in vector source file for input pin \"\|Main\|ADC_4_Dat\[0\]\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|Main\|Output_Format_Sel " "Warning: Can't find signal in vector source file for input pin \"\|Main\|Output_Format_Sel\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSIM_NO_CHANNEL_FOUND" "\|Main\|Shutter_Status " "Warning: Can't find signal in vector source file for input pin \"\|Main\|Shutter_Status\"" {  } {  } 0 0 "Can't find signal in vector source file for input pin \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_FOUND" "" "Info: Inverted registers were found during simulation" { { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|Main\|Parallel_Clocks_Generator:inst26\|inst2 " "Info: Register: \|Main\|Parallel_Clocks_Generator:inst26\|inst2" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|Main\|Parallel_Clocks_Generator:inst26\|inst14 " "Info: Register: \|Main\|Parallel_Clocks_Generator:inst26\|inst14" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|Main\|Parallel_Clocks_Generator:inst26\|inst20 " "Info: Register: \|Main\|Parallel_Clocks_Generator:inst26\|inst20" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|Main\|Parallel_Clocks_Generator:inst26\|inst25 " "Info: Register: \|Main\|Parallel_Clocks_Generator:inst26\|inst25" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|Main\|Parallel_Clocks_Generator:inst26\|inst71 " "Info: Register: \|Main\|Parallel_Clocks_Generator:inst26\|inst71" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|Main\|Acuisition_Control_Module:inst\|inst37 " "Info: Register: \|Main\|Acuisition_Control_Module:inst\|inst37" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|Main\|FIFO_Control_Module:inst7\|fifo_controller:inst\|Slave_FIFO_Write_n " "Info: Register: \|Main\|FIFO_Control_Module:inst7\|fifo_controller:inst\|Slave_FIFO_Write_n" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|Main\|Serial_Clocks_Generator:inst6\|inst17 " "Info: Register: \|Main\|Serial_Clocks_Generator:inst6\|inst17" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|Main\|Acuisition_Control_Module:inst\|lpm_dff9:inst67\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Register: \|Main\|Acuisition_Control_Module:inst\|lpm_dff9:inst67\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|Main\|Acuisition_Control_Module:inst\|lpm_dff9:inst67\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Register: \|Main\|Acuisition_Control_Module:inst\|lpm_dff9:inst67\|lpm_ff:lpm_ff_component\|dffs\[0\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|Main\|Acuisition_Control_Module:inst\|lpm_dff9:inst67\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Register: \|Main\|Acuisition_Control_Module:inst\|lpm_dff9:inst67\|lpm_ff:lpm_ff_component\|dffs\[2\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|Main\|Acuisition_Control_Module:inst\|lpm_dff9:inst67\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Register: \|Main\|Acuisition_Control_Module:inst\|lpm_dff9:inst67\|lpm_ff:lpm_ff_component\|dffs\[3\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|Main\|Acuisition_Control_Module:inst\|inst66 " "Info: Register: \|Main\|Acuisition_Control_Module:inst\|inst66" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|Main\|Parallel_Clocks_Generator:inst26\|inst87 " "Info: Register: \|Main\|Parallel_Clocks_Generator:inst26\|inst87" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|Main\|Acuisition_Control_Module:inst\|lpm_shiftreg4:inst32\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\] " "Info: Register: \|Main\|Acuisition_Control_Module:inst\|lpm_shiftreg4:inst32\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|Main\|Acuisition_Control_Module:inst\|lpm_divide0:inst95\|lpm_divide:lpm_divide_component\|lpm_divide_cfs:auto_generated\|sign_div_unsign_joi:divider\|alt_u_div_qbg:divider\|DFFDenominator\[7\] " "Info: Register: \|Main\|Acuisition_Control_Module:inst\|lpm_divide0:inst95\|lpm_divide:lpm_divide_component\|lpm_divide_cfs:auto_generated\|sign_div_unsign_joi:divider\|alt_u_div_qbg:divider\|DFFDenominator\[7\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|Main\|Acuisition_Control_Module:inst\|lpm_divide0:inst95\|lpm_divide:lpm_divide_component\|lpm_divide_cfs:auto_generated\|sign_div_unsign_joi:divider\|alt_u_div_qbg:divider\|DFFDenominator\[6\] " "Info: Register: \|Main\|Acuisition_Control_Module:inst\|lpm_divide0:inst95\|lpm_divide:lpm_divide_component\|lpm_divide_cfs:auto_generated\|sign_div_unsign_joi:divider\|alt_u_div_qbg:divider\|DFFDenominator\[6\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|Main\|Acuisition_Control_Module:inst\|lpm_divide0:inst95\|lpm_divide:lpm_divide_component\|lpm_divide_cfs:auto_generated\|sign_div_unsign_joi:divider\|alt_u_div_qbg:divider\|DFFDenominator\[5\] " "Info: Register: \|Main\|Acuisition_Control_Module:inst\|lpm_divide0:inst95\|lpm_divide:lpm_divide_component\|lpm_divide_cfs:auto_generated\|sign_div_unsign_joi:divider\|alt_u_div_qbg:divider\|DFFDenominator\[5\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|Main\|Acuisition_Control_Module:inst\|lpm_divide0:inst95\|lpm_divide:lpm_divide_component\|lpm_divide_cfs:auto_generated\|sign_div_unsign_joi:divider\|alt_u_div_qbg:divider\|DFFDenominator\[4\] " "Info: Register: \|Main\|Acuisition_Control_Module:inst\|lpm_divide0:inst95\|lpm_divide:lpm_divide_component\|lpm_divide_cfs:auto_generated\|sign_div_unsign_joi:divider\|alt_u_div_qbg:divider\|DFFDenominator\[4\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|Main\|Acuisition_Control_Module:inst\|lpm_divide0:inst95\|lpm_divide:lpm_divide_component\|lpm_divide_cfs:auto_generated\|sign_div_unsign_joi:divider\|alt_u_div_qbg:divider\|DFFDenominator\[3\] " "Info: Register: \|Main\|Acuisition_Control_Module:inst\|lpm_divide0:inst95\|lpm_divide:lpm_divide_component\|lpm_divide_cfs:auto_generated\|sign_div_unsign_joi:divider\|alt_u_div_qbg:divider\|DFFDenominator\[3\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|Main\|Acuisition_Control_Module:inst\|lpm_divide0:inst95\|lpm_divide:lpm_divide_component\|lpm_divide_cfs:auto_generated\|sign_div_unsign_joi:divider\|alt_u_div_qbg:divider\|DFFDenominator\[2\] " "Info: Register: \|Main\|Acuisition_Control_Module:inst\|lpm_divide0:inst95\|lpm_divide:lpm_divide_component\|lpm_divide_cfs:auto_generated\|sign_div_unsign_joi:divider\|alt_u_div_qbg:divider\|DFFDenominator\[2\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|Main\|Acuisition_Control_Module:inst\|lpm_divide0:inst95\|lpm_divide:lpm_divide_component\|lpm_divide_cfs:auto_generated\|sign_div_unsign_joi:divider\|alt_u_div_qbg:divider\|DFFDenominator\[1\] " "Info: Register: \|Main\|Acuisition_Control_Module:inst\|lpm_divide0:inst95\|lpm_divide:lpm_divide_component\|lpm_divide_cfs:auto_generated\|sign_div_unsign_joi:divider\|alt_u_div_qbg:divider\|DFFDenominator\[1\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|Main\|Acuisition_Control_Module:inst\|lpm_divide0:inst95\|lpm_divide:lpm_divide_component\|lpm_divide_cfs:auto_generated\|sign_div_unsign_joi:divider\|alt_u_div_qbg:divider\|DFFDenominator\[0\] " "Info: Register: \|Main\|Acuisition_Control_Module:inst\|lpm_divide0:inst95\|lpm_divide:lpm_divide_component\|lpm_divide_cfs:auto_generated\|sign_div_unsign_joi:divider\|alt_u_div_qbg:divider\|DFFDenominator\[0\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|Main\|Parallel_Clocks_Generator:inst26\|inst5 " "Info: Register: \|Main\|Parallel_Clocks_Generator:inst26\|inst5" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|Main\|Acuisition_Control_Module:inst\|lpm_dff8:inst64\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Register: \|Main\|Acuisition_Control_Module:inst\|lpm_dff8:inst64\|lpm_ff:lpm_ff_component\|dffs\[0\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|Main\|Acuisition_Control_Module:inst\|lpm_shiftreg4:inst32\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\] " "Info: Register: \|Main\|Acuisition_Control_Module:inst\|lpm_shiftreg4:inst32\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|Main\|Acuisition_Control_Module:inst\|lpm_shiftreg4:inst32\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] " "Info: Register: \|Main\|Acuisition_Control_Module:inst\|lpm_shiftreg4:inst32\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Inverted registers were found during simulation" 0 0 "" 0 -1}
{ "Info" "IEDS_MAX_TRANSITION_COUNT" "" "Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled" { { "Info" "IEDS_MAX_TRANSITION_COUNT_EXP" "" "Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." {  } {  } 0 0 "Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." 0 0 "" 0 -1}  } {  } 0 0 "Option to preserve fewer signal transitions to reduce memory requirements is enabled" 0 0 "" 0 -1}
{ "Info" "IHCD_DISPLAY_TASK" " Note : Cyclone III PLL was reset " "Info: System task:  Note : Cyclone III PLL was reset" {  } {  } 0 0 "System task: %1!s!" 0 0 "" 0 -1}
{ "Info" "IHCD_DISPLAY_TASK" "Time: 2402  Instance: inst2\|altpll_component\|auto_generated\|pll1 " "Info: System task: Time: 2402  Instance: inst2\|altpll_component\|auto_generated\|pll1" {  } {  } 0 0 "System task: %1!s!" 0 0 "" 0 -1}
{ "Info" "IHCD_DISPLAY_TASK" " Note : Cyclone III PLL locked to incoming clock " "Info: System task:  Note : Cyclone III PLL locked to incoming clock" {  } {  } 0 0 "System task: %1!s!" 0 0 "" 0 -1}
{ "Info" "IHCD_DISPLAY_TASK" "Time: 67512  Instance: inst2\|altpll_component\|auto_generated\|pll1 " "Info: System task: Time: 67512  Instance: inst2\|altpll_component\|auto_generated\|pll1" {  } {  } 0 0 "System task: %1!s!" 0 0 "" 0 -1}
{ "Info" "IEDS_SUB_SIMULATION_COUNT" "1 " "Info: Simulation partitioned into 1 sub-simulations" {  } {  } 0 0 "Simulation partitioned into %1!d! sub-simulations" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_SIMULATION_COVERAGE" "     57.38 % " "Info: Simulation coverage is      57.38 %" {  } {  } 0 0 "Simulation coverage is %1!s!" 0 0 "" 0 -1}
{ "Info" "ISIM_SIM_NUMBER_OF_TRANSITION" "1632064 " "Info: Number of transitions in simulation is 1632064" {  } {  } 0 0 "Number of transitions in simulation is %1!s!" 0 0 "" 0 -1}
{ "Info" "ISDB_SDB_PROMOTE_WRITE_BINARY_VECTOR" "Main.vwf " "Info: Vector file Main.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help." {  } {  } 0 0 "Vector file %1!s! is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Simulator 0 s 14 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Simulator was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "253 " "Info: Peak virtual memory: 253 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 17 22:08:50 2016 " "Info: Processing ended: Wed Feb 17 22:08:50 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:01:30 " "Info: Elapsed time: 00:01:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:33 " "Info: Total CPU time (on all processors): 00:01:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
