//===-- TeeRISCISelDAGToDAG.cpp - A dag to dag inst selector for TeeRISC ------===//
//
//                     The LLVM Compiler Infrastructure
//
// This file is distributed under the University of Illinois Open Source
// License. See LICENSE.TXT for details.
//
//===----------------------------------------------------------------------===//
//
// This file defines an instruction selector for the TeeRISC target.
//
//===----------------------------------------------------------------------===//

#include "TeeRISCTargetMachine.h"
#include "llvm/CodeGen/SelectionDAGISel.h"
#include "llvm/IR/Intrinsics.h"
#include "llvm/Support/Compiler.h"
#include "llvm/Support/Debug.h"
#include "llvm/Support/ErrorHandling.h"
#include "llvm/Support/raw_ostream.h"
using namespace llvm;

//===----------------------------------------------------------------------===//
// Instruction Selector Implementation
//===----------------------------------------------------------------------===//

//===--------------------------------------------------------------------===//
/// TeeRISCDAGToDAGISel - TeeRISC specific code to select TeeRISC machine
/// instructions for SelectionDAG operations.
///
namespace {
class TeeRISCDAGToDAGISel : public SelectionDAGISel {
  /// Subtarget - Keep a pointer to the TeeRISC Subtarget around so that we can
  /// make the right decision when generating code for different targets.
  const TeeRISCSubtarget &Subtarget;
  TeeRISCTargetMachine& TM;
public:
  explicit TeeRISCDAGToDAGISel(TeeRISCTargetMachine &tm)
    : SelectionDAGISel(tm),
      TM(tm),
      Subtarget(tm.getSubtarget<TeeRISCSubtarget>()) {
  }

  SDNode *Select(SDNode *N);

  // Complex Pattern Selectors.
  bool SelectADDRrr(SDValue N, SDValue &R1, SDValue &R2);

  /// SelectInlineAsmMemoryOperand - Implement addressing mode selection for
  /// inline asm expressions.
  virtual bool SelectInlineAsmMemoryOperand(const SDValue &Op,
                                            char ConstraintCode,
                                            std::vector<SDValue> &OutOps);

  virtual const char *getPassName() const {
    return "TeeRISC DAG->DAG Pattern Instruction Selection";
  }

  // Include the pieces autogenerated from the target description.
#include "TeeRISCGenDAGISel.inc"

private:
  SDNode* getGlobalBaseReg();
};
}  // end anonymous namespace

SDNode* TeeRISCDAGToDAGISel::getGlobalBaseReg() {
  unsigned GlobalBaseReg = TM.getInstrInfo()->getGlobalBaseReg(MF);
  return CurDAG->getRegister(GlobalBaseReg, TLI->getPointerTy()).getNode();
}

bool TeeRISCDAGToDAGISel::SelectADDRrr(SDValue Addr, SDValue &R1, SDValue &R2) {
  if (Addr.getOpcode() == ISD::FrameIndex) return false;
  if (Addr.getOpcode() == ISD::TargetExternalSymbol ||
      Addr.getOpcode() == ISD::TargetGlobalAddress)
    return false;  // direct calls.

  if (Addr.getOpcode() == ISD::ADD) {
    if (ConstantSDNode *CN = dyn_cast<ConstantSDNode>(Addr.getOperand(1)))
      if (isInt<16>(CN->getSExtValue()))
        return false;  // Let the reg+imm pattern catch this!
    R1 = Addr.getOperand(0);
    R2 = Addr.getOperand(1);
    return true;
  }

  R1 = Addr;
  R2 = CurDAG->getRegister(TeeRISC::ZERO, TLI->getPointerTy());
  return true;
}

SDNode *TeeRISCDAGToDAGISel::Select(SDNode *N) {
  DebugLoc dl = N->getDebugLoc();

  // If we have a custom node, we already have selected!
  if (N->isMachineOpcode())
    return NULL;   // Already selected.

  switch (N->getOpcode()) {
  default: break;
  case ISD::GLOBAL_OFFSET_TABLE:
  case TeeRISC_ISD::GLOBAL_BASE_REG:
    DEBUG(N->dump(CurDAG));
    return getGlobalBaseReg();
  }
  return SelectCode(N);
}

/// SelectInlineAsmMemoryOperand - Implement addressing mode selection for
/// inline asm expressions.
bool
TeeRISCDAGToDAGISel::SelectInlineAsmMemoryOperand(const SDValue &Op,
                                                  char ConstraintCode,
                                                  std::vector<SDValue> &OutOps) {
  SDValue Op0, Op1;
  switch (ConstraintCode) {
  default: return true;
  case 'm':   // memory
   if (!SelectADDRrr(Op, Op0, Op1))
       return true;
   break;
  }

  OutOps.push_back(Op0);
  OutOps.push_back(Op1);
  return false;
}

/// createTeeRISCISelDag - This pass converts a legalized DAG into a
/// TeeRISC-specific DAG, ready for instruction scheduling.
///
FunctionPass *llvm::createTeeRISCISelDag(TeeRISCTargetMachine &TM) {
  return new TeeRISCDAGToDAGISel(TM);
}
