//------------------------------------------------------------
// DONOT MODIFY THIS FILE
// generated by JISHENGJU automatically
//------------------------------------------------------------

#ifndef MSH8_REGMODEL_OFFSET_H
#define MSH8_REGMODEL_OFFSET_H

#define SDMASA_R_mshc_OFFSET                           0x0
#define BLOCKSIZE_R_mshc_OFFSET                        0x4
#define BLOCKCOUNT_R_mshc_OFFSET                       0x6
#define ARGUMENT_R_mshc_OFFSET                         0x8
#define XFER_MODE_R_mshc_OFFSET                        0xc
#define CMD_R_mshc_OFFSET                              0xe
#define RESP01_R_mshc_OFFSET                           0x10
#define RESP23_R_mshc_OFFSET                           0x14
#define RESP45_R_mshc_OFFSET                           0x18
#define RESP67_R_mshc_OFFSET                           0x1c
#define BUF_DATA_R_mshc_OFFSET                         0x20
#define PSTATE_REG_mshc_OFFSET                         0x24
#define HOST_CTRL1_R_mshc_OFFSET                       0x28
#define PWR_CTRL_R_mshc_OFFSET                         0x29
#define BGAP_CTRL_R_mshc_OFFSET                        0x2a
#define WUP_CTRL_R_mshc_OFFSET                         0x2b
#define CLK_CTRL_R_mshc_OFFSET                         0x2c
#define TOUT_CTRL_R_mshc_OFFSET                        0x2e
#define SW_RST_R_mshc_OFFSET                           0x2f
#define NORMAL_INT_STAT_R_mshc_OFFSET                  0x30
#define ERROR_INT_STAT_R_mshc_OFFSET                   0x32
#define NORMAL_INT_STAT_EN_R_mshc_OFFSET               0x34
#define ERROR_INT_STAT_EN_R_mshc_OFFSET                0x36
#define NORMAL_INT_SIGNAL_EN_R_mshc_OFFSET             0x38
#define ERROR_INT_SIGNAL_EN_R_mshc_OFFSET              0x3a
#define AUTO_CMD_STAT_R_mshc_OFFSET                    0x3c
#define HOST_CTRL2_R_mshc_OFFSET                       0x3e
#define CAPABILITIES1_R_mshc_OFFSET                    0x40
#define CAPABILITIES2_R_mshc_OFFSET                    0x44
#define CURR_CAPABILITIES1_R_mshc_OFFSET               0x48
#define CURR_CAPABILITIES2_R_mshc_OFFSET               0x4c
#define FORCE_AUTO_CMD_STAT_R_mshc_OFFSET              0x50
#define FORCE_ERROR_INT_STAT_R_mshc_OFFSET             0x52
#define ADMA_ERR_STAT_R_mshc_OFFSET                    0x54
#define ADMA_SA_LOW_R_mshc_OFFSET                      0x58
#define PRESET_INIT_R_mshc_OFFSET                      0x60
#define PRESET_DS_R_mshc_OFFSET                        0x62
#define PRESET_HS_R_mshc_OFFSET                        0x64
#define PRESET_SDR12_R_mshc_OFFSET                     0x66
#define PRESET_SDR25_R_mshc_OFFSET                     0x68
#define PRESET_SDR50_R_mshc_OFFSET                     0x6a
#define PRESET_SDR104_R_mshc_OFFSET                    0x6c
#define PRESET_DDR50_R_mshc_OFFSET                     0x6e
#define PRESET_UHS2_R_mshc_OFFSET                      0x74
#define ADMA_ID_LOW_R_mshc_OFFSET                      0x78
#define P_EMBEDDED_CNTRL_mshc_OFFSET                   0xe6
#define P_VENDOR_SPECIFIC_AREA_mshc_OFFSET             0xe8
#define P_VENDOR2_SPECIFIC_AREA_mshc_OFFSET            0xea
#define SLOT_INTR_STATUS_R_mshc_OFFSET                 0xfc
#define HOST_CNTRL_VERS_R_mshc_OFFSET                  0xfe
#define EMBEDDED_CTRL_R_mshc_embedded_control_OFFSET   0xf6c
#define MSHC_VER_ID_R_mshc_vendor1_OFFSET              0x500
#define MSHC_VER_TYPE_R_mshc_vendor1_OFFSET            0x504
#define MSHC_CTRL_R_mshc_vendor1_OFFSET                0x508
#define MBIU_CTRL_R_mshc_vendor1_OFFSET                0x510
#define EMMC_CTRL_R_mshc_vendor1_OFFSET                0x52c
#define BOOT_CTRL_R_mshc_vendor1_OFFSET                0x52e
#define AT_CTRL_R_mshc_vendor1_OFFSET                  0x540
#define AT_STAT_R_mshc_vendor1_OFFSET                  0x544
#define CQVER_mshc_vendor2_OFFSET                      0x180
#define CQCAP_mshc_vendor2_OFFSET                      0x184
#define CQCFG_mshc_vendor2_OFFSET                      0x188
#define CQCTL_mshc_vendor2_OFFSET                      0x18c
#define CQIS_mshc_vendor2_OFFSET                       0x190
#define CQISE_mshc_vendor2_OFFSET                      0x194
#define CQISGE_mshc_vendor2_OFFSET                     0x198
#define CQIC_mshc_vendor2_OFFSET                       0x19c
#define CQTDLBA_mshc_vendor2_OFFSET                    0x1a0
#define CQTDBR_mshc_vendor2_OFFSET                     0x1a8
#define CQTCN_mshc_vendor2_OFFSET                      0x1ac
#define CQDQS_mshc_vendor2_OFFSET                      0x1b0
#define CQDPT_mshc_vendor2_OFFSET                      0x1b4
#define CQTCLR_mshc_vendor2_OFFSET                     0x1b8
#define CQSSC1_mshc_vendor2_OFFSET                     0x1c0
#define CQSSC2_mshc_vendor2_OFFSET                     0x1c4
#define CQCRDCT_mshc_vendor2_OFFSET                    0x1c8
#define CQRMEM_mshc_vendor2_OFFSET                     0x1d0
#define CQTERRI_mshc_vendor2_OFFSET                    0x1d4
#define CQCRI_mshc_vendor2_OFFSET                      0x1d8
#define CQCRA_mshc_vendor2_OFFSET                      0x1dc
#define PHY_CNFG_mshc_phy_OFFSET                       0x300
#define CMDPAD_CNFG_mshc_phy_OFFSET                    0x304
#define DATPAD_CNFG_mshc_phy_OFFSET                    0x306
#define CLKPAD_CNFG_mshc_phy_OFFSET                    0x308
#define STBPAD_CNFG_mshc_phy_OFFSET                    0x30a
#define RSTNPAD_CNFG_mshc_phy_OFFSET                   0x30c
#define PADTEST_CNFG_mshc_phy_OFFSET                   0x30e
#define PADTEST_OUT_mshc_phy_OFFSET                    0x310
#define PADTEST_IN_mshc_phy_OFFSET                     0x312
#define PRBS_CNFG_mshc_phy_OFFSET                      0x318
#define PHYLPBK_CNFG_mshc_phy_OFFSET                   0x31a
#define COMMDL_CNFG_mshc_phy_OFFSET                    0x31c
#define SDCLKDL_CNFG_mshc_phy_OFFSET                   0x31d
#define SDCLKDL_DC_mshc_phy_OFFSET                     0x31e
#define SMPLDL_CNFG_mshc_phy_OFFSET                    0x320
#define ATDL_CNFG_mshc_phy_OFFSET                      0x321
#define DLL_CTRL_mshc_phy_OFFSET                       0x324
#define DLL_CNFG1_mshc_phy_OFFSET                      0x325
#define DLL_CNFG2_mshc_phy_OFFSET                      0x326
#define DLLDL_CNFG_mshc_phy_OFFSET                     0x328
#define DLL_OFFST_mshc_phy_OFFSET                      0x329
#define DLLMST_TSTDC_mshc_phy_OFFSET                   0x32a
#define DLLLBT_CNFG_mshc_phy_OFFSET                    0x32c
#define DLL_STATUS_mshc_phy_OFFSET                     0x32e
#define DLLDBG_MLKDC_mshc_phy_OFFSET                   0x330
#define DLLDBG_SLKDC_mshc_phy_OFFSET                   0x332

#define SDMASA_R_mshc_DFLT_VAL                            0x0
#define BLOCKSIZE_R_mshc_DFLT_VAL                         0x0
#define BLOCKCOUNT_R_mshc_DFLT_VAL                        0x0
#define ARGUMENT_R_mshc_DFLT_VAL                          0x0
#define XFER_MODE_R_mshc_DFLT_VAL                         0x0
#define CMD_R_mshc_DFLT_VAL                               0x0
#define RESP01_R_mshc_DFLT_VAL                            0x0
#define RESP23_R_mshc_DFLT_VAL                            0x0
#define RESP45_R_mshc_DFLT_VAL                            0x0
#define RESP67_R_mshc_DFLT_VAL                            0x0
#define BUF_DATA_R_mshc_DFLT_VAL                          0x0
#define PSTATE_REG_mshc_DFLT_VAL                          0x0
#define HOST_CTRL1_R_mshc_DFLT_VAL                        0x0
#define PWR_CTRL_R_mshc_DFLT_VAL                          0x0
#define BGAP_CTRL_R_mshc_DFLT_VAL                         0x0
#define WUP_CTRL_R_mshc_DFLT_VAL                          0x0
#define CLK_CTRL_R_mshc_DFLT_VAL                          0x0
#define TOUT_CTRL_R_mshc_DFLT_VAL                         0x0
#define SW_RST_R_mshc_DFLT_VAL                            0x0
#define NORMAL_INT_STAT_R_mshc_DFLT_VAL                   0x0
#define ERROR_INT_STAT_R_mshc_DFLT_VAL                    0x0
#define NORMAL_INT_STAT_EN_R_mshc_DFLT_VAL                0x0
#define ERROR_INT_STAT_EN_R_mshc_DFLT_VAL                 0x0
#define NORMAL_INT_SIGNAL_EN_R_mshc_DFLT_VAL              0x0
#define ERROR_INT_SIGNAL_EN_R_mshc_DFLT_VAL               0x0
#define AUTO_CMD_STAT_R_mshc_DFLT_VAL                     0x0
#define HOST_CTRL2_R_mshc_DFLT_VAL                        0x0
#define CAPABILITIES1_R_mshc_DFLT_VAL                     0x276dc881
#define CAPABILITIES2_R_mshc_DFLT_VAL                     0x8008177
#define CURR_CAPABILITIES1_R_mshc_DFLT_VAL                0x191919
#define CURR_CAPABILITIES2_R_mshc_DFLT_VAL                0x0
#define FORCE_AUTO_CMD_STAT_R_mshc_DFLT_VAL               0x0
#define FORCE_ERROR_INT_STAT_R_mshc_DFLT_VAL              0x0
#define ADMA_ERR_STAT_R_mshc_DFLT_VAL                     0x0
#define ADMA_SA_LOW_R_mshc_DFLT_VAL                       0x0
#define PRESET_INIT_R_mshc_DFLT_VAL                       0xfa
#define PRESET_DS_R_mshc_DFLT_VAL                         0x4
#define PRESET_HS_R_mshc_DFLT_VAL                         0x2
#define PRESET_SDR12_R_mshc_DFLT_VAL                      0x4
#define PRESET_SDR25_R_mshc_DFLT_VAL                      0x2
#define PRESET_SDR50_R_mshc_DFLT_VAL                      0x1
#define PRESET_SDR104_R_mshc_DFLT_VAL                     0x0
#define PRESET_DDR50_R_mshc_DFLT_VAL                      0x2
#define PRESET_UHS2_R_mshc_DFLT_VAL                       0x0
#define ADMA_ID_LOW_R_mshc_DFLT_VAL                       0x0
#define P_EMBEDDED_CNTRL_mshc_DFLT_VAL                    0xf6c
#define P_VENDOR_SPECIFIC_AREA_mshc_DFLT_VAL              0x500
#define P_VENDOR2_SPECIFIC_AREA_mshc_DFLT_VAL             0x180
#define SLOT_INTR_STATUS_R_mshc_DFLT_VAL                  0x0
#define HOST_CNTRL_VERS_R_mshc_DFLT_VAL                   0x5
#define EMBEDDED_CTRL_R_mshc_embedded_control_DFLT_VAL    0x0
#define MSHC_VER_ID_R_mshc_vendor1_DFLT_VAL               0x3138302a
#define MSHC_VER_TYPE_R_mshc_vendor1_DFLT_VAL             0x67612a2a
#define MSHC_CTRL_R_mshc_vendor1_DFLT_VAL                 0x1
#define MBIU_CTRL_R_mshc_vendor1_DFLT_VAL                 0xf
#define EMMC_CTRL_R_mshc_vendor1_DFLT_VAL                 0xc
#define BOOT_CTRL_R_mshc_vendor1_DFLT_VAL                 0x0
#define AT_CTRL_R_mshc_vendor1_DFLT_VAL                   0x3000005
#define AT_STAT_R_mshc_vendor1_DFLT_VAL                   0x6
#define CQVER_mshc_vendor2_DFLT_VAL                       0x510
#define CQCAP_mshc_vendor2_DFLT_VAL                       0x3000
#define CQCFG_mshc_vendor2_DFLT_VAL                       0x0
#define CQCTL_mshc_vendor2_DFLT_VAL                       0x0
#define CQIS_mshc_vendor2_DFLT_VAL                        0x0
#define CQISE_mshc_vendor2_DFLT_VAL                       0x0
#define CQISGE_mshc_vendor2_DFLT_VAL                      0x0
#define CQIC_mshc_vendor2_DFLT_VAL                        0x0
#define CQTDLBA_mshc_vendor2_DFLT_VAL                     0x0
#define CQTDBR_mshc_vendor2_DFLT_VAL                      0x0
#define CQTCN_mshc_vendor2_DFLT_VAL                       0x0
#define CQDQS_mshc_vendor2_DFLT_VAL                       0x0
#define CQDPT_mshc_vendor2_DFLT_VAL                       0x0
#define CQTCLR_mshc_vendor2_DFLT_VAL                      0x0
#define CQSSC1_mshc_vendor2_DFLT_VAL                      0x11000
#define CQSSC2_mshc_vendor2_DFLT_VAL                      0x0
#define CQCRDCT_mshc_vendor2_DFLT_VAL                     0x0
#define CQRMEM_mshc_vendor2_DFLT_VAL                      0xfdf9a080
#define CQTERRI_mshc_vendor2_DFLT_VAL                     0x0
#define CQCRI_mshc_vendor2_DFLT_VAL                       0x0
#define CQCRA_mshc_vendor2_DFLT_VAL                       0x0
#define PHY_CNFG_mshc_phy_DFLT_VAL                        0x0
#define CMDPAD_CNFG_mshc_phy_DFLT_VAL                     0x440
#define DATPAD_CNFG_mshc_phy_DFLT_VAL                     0x440
#define CLKPAD_CNFG_mshc_phy_DFLT_VAL                     0x440
#define STBPAD_CNFG_mshc_phy_DFLT_VAL                     0x440
#define RSTNPAD_CNFG_mshc_phy_DFLT_VAL                    0x440
#define PADTEST_CNFG_mshc_phy_DFLT_VAL                    0x0
#define PADTEST_OUT_mshc_phy_DFLT_VAL                     0x0
#define PADTEST_IN_mshc_phy_DFLT_VAL                      0x0
#define PRBS_CNFG_mshc_phy_DFLT_VAL                       0xffff
#define PHYLPBK_CNFG_mshc_phy_DFLT_VAL                    0x0
#define COMMDL_CNFG_mshc_phy_DFLT_VAL                     0x0
#define SDCLKDL_CNFG_mshc_phy_DFLT_VAL                    0x0
#define SDCLKDL_DC_mshc_phy_DFLT_VAL                      0x0
#define SMPLDL_CNFG_mshc_phy_DFLT_VAL                     0xe
#define ATDL_CNFG_mshc_phy_DFLT_VAL                       0x0
#define DLL_CTRL_mshc_phy_DFLT_VAL                        0x0
#define DLL_CNFG1_mshc_phy_DFLT_VAL                       0x0
#define DLL_CNFG2_mshc_phy_DFLT_VAL                       0x0
#define DLLDL_CNFG_mshc_phy_DFLT_VAL                      0x0
#define DLL_OFFST_mshc_phy_DFLT_VAL                       0x0
#define DLLMST_TSTDC_mshc_phy_DFLT_VAL                    0x0
#define DLLLBT_CNFG_mshc_phy_DFLT_VAL                     0x0
#define DLL_STATUS_mshc_phy_DFLT_VAL                      0x0
#define DLLDBG_MLKDC_mshc_phy_DFLT_VAL                    0x0
#define DLLDBG_SLKDC_mshc_phy_DFLT_VAL                    0x0


#endif

