INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:21:13 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : bicg
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.640ns  (required time - arrival time)
  Source:                 buffer6/dataReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Destination:            buffer12/fifo/Memory_reg[0][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.200ns  (clk rise@5.200ns - clk rise@0.000ns)
  Data Path Delay:        4.244ns  (logic 0.882ns (20.782%)  route 3.362ns (79.218%))
  Logic Levels:           11  (CARRY4=1 LUT3=4 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.683 - 5.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=860, unset)          0.508     0.508    buffer6/clk
    SLICE_X66Y115        FDRE                                         r  buffer6/dataReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y115        FDRE (Prop_fdre_C_Q)         0.254     0.762 r  buffer6/dataReg_reg[2]/Q
                         net (fo=5, routed)           0.332     1.094    buffer6/control/Memory_reg[0][5][2]
    SLICE_X68Y114        LUT3 (Prop_lut3_I0_O)        0.043     1.137 r  buffer6/control/Memory[3][2]_i_1/O
                         net (fo=15, routed)          0.343     1.480    buffer6/control/dataReg_reg[2]
    SLICE_X66Y114        LUT6 (Prop_lut6_I1_O)        0.043     1.523 r  buffer6/control/result0_carry_i_8/O
                         net (fo=4, routed)           0.245     1.768    buffer6/control/result0_carry_i_8_n_0
    SLICE_X65Y114        LUT6 (Prop_lut6_I3_O)        0.043     1.811 r  buffer6/control/result0_carry_i_1__0/O
                         net (fo=1, routed)           0.171     1.982    cmpi0/Memory_reg[0][0][2]
    SLICE_X65Y115        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.191     2.173 f  cmpi0/result0_carry/CO[3]
                         net (fo=35, routed)          0.399     2.571    buffer7/fifo/Memory_reg[0][0]_0[0]
    SLICE_X64Y117        LUT3 (Prop_lut3_I0_O)        0.043     2.614 r  buffer7/fifo/s_loadEn_INST_0_i_5/O
                         net (fo=7, routed)           0.280     2.895    buffer30/fifo/fullReg_reg_0
    SLICE_X64Y117        LUT6 (Prop_lut6_I1_O)        0.043     2.938 r  buffer30/fifo/fullReg_i_4__1/O
                         net (fo=2, routed)           0.167     3.105    init0/control/fullReg_reg_5
    SLICE_X63Y117        LUT6 (Prop_lut6_I3_O)        0.043     3.148 r  init0/control/fullReg_i_2__5/O
                         net (fo=2, routed)           0.360     3.508    init2/control/fullReg_i_3__2_0
    SLICE_X60Y115        LUT6 (Prop_lut6_I5_O)        0.043     3.551 f  init2/control/s_loadEn_INST_0_i_3/O
                         net (fo=2, routed)           0.309     3.859    init2/control/s_loadEn_INST_0_i_3_n_0
    SLICE_X60Y115        LUT3 (Prop_lut3_I2_O)        0.043     3.902 r  init2/control/s_loadEn_INST_0_i_1/O
                         net (fo=7, routed)           0.181     4.084    buffer12/fifo/Empty_reg_3
    SLICE_X60Y114        LUT6 (Prop_lut6_I2_O)        0.043     4.127 r  buffer12/fifo/Tail[1]_i_2/O
                         net (fo=6, routed)           0.308     4.435    buffer12/fifo/WriteEn8_out
    SLICE_X59Y112        LUT3 (Prop_lut3_I2_O)        0.050     4.485 r  buffer12/fifo/Memory[0][4]_i_1/O
                         net (fo=5, routed)           0.267     4.752    buffer12/fifo/Memory[0]_3
    SLICE_X58Y112        FDRE                                         r  buffer12/fifo/Memory_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.200     5.200 r  
                                                      0.000     5.200 r  clk (IN)
                         net (fo=860, unset)          0.483     5.683    buffer12/fifo/clk
    SLICE_X58Y112        FDRE                                         r  buffer12/fifo/Memory_reg[0][0]/C
                         clock pessimism              0.000     5.683    
                         clock uncertainty           -0.035     5.647    
    SLICE_X58Y112        FDRE (Setup_fdre_C_CE)      -0.255     5.392    buffer12/fifo/Memory_reg[0][0]
  -------------------------------------------------------------------
                         required time                          5.392    
                         arrival time                          -4.752    
  -------------------------------------------------------------------
                         slack                                  0.640    




