/*
	Ben Davis
	1/23/24
	EE 371
	Lab 2, Task 3
	
*/

module DE1_SoC_fifo (CLOCK_50, SW, KEY, LEDR, HEX0, HEX1, HEX4, HEX5);

	input logic CLOCK_50;
	input logic [9:0] SW;
	input logic [3:0] KEY;
	output logic [9:0] LEDR;
	output logic [6:0] HEX0;
	output logic [6:0] HEX1;
	output logic [6:0] HEX4;
	output logic [6:0] HEX5;
	
	logic [7:0] out;
	
	FIFO fifo_task3 (.clk(CLOCK_50), .reset(~KEY[0]), .read(SW[9]), .write(SW[8]),
							.inputBus(SW[7:0]), .empty(LEDR[8]), .full(LEDR[9]),
								.outputBus(out));
								
	