# Comparing `/nix/store/650ba1vdbm71dcfcsb3872j6q3zbil1w-test-outputs/Rob/Rob.sv` & `/nix/store/cpdlyhkvn56avjf4idy5izcqdxniax3w-test-outputs/Rob/Rob.sv`

```diff
@@ -1,8 +1,8 @@
-// Generated by CIRCT 1.21.0g20221102_f4d481a
+// Generated by CIRCT 1.21.0g20221031_4577698
 // Standard header to adapt well known macros to our needs.
 `ifdef RANDOMIZE_REG_INIT
   `define RANDOMIZE
 `endif // RANDOMIZE_REG_INIT
 `ifdef RANDOMIZE_MEM_INIT
   `define RANDOMIZE
 `endif // RANDOMIZE_MEM_INIT
@@ -5074,1089 +5074,3066 @@
   reg               T_26182_23_frs3_en;
   reg               T_26182_23_fp_val;
   reg               T_26182_23_fp_single;
   reg               T_26182_23_xcpt_if;
   reg               T_26182_23_replay_if;
   reg  [63:0]       T_26182_23_debug_wdata;
   reg  [31:0]       T_26182_23_debug_events_fetch_seq;
-  wire [31:0]       _GEN_1 = {{T_23706_0}, {T_23706_0}, {T_23706_0}, {T_23706_0}, {T_23706_0}, {T_23706_0}, {T_23706_0},
-                {T_23706_0}, {T_23706_23}, {T_23706_22}, {T_23706_21}, {T_23706_20}, {T_23706_19},
-                {T_23706_18}, {T_23706_17}, {T_23706_16}, {T_23706_15}, {T_23706_14}, {T_23706_13},
-                {T_23706_12}, {T_23706_11}, {T_23706_10}, {T_23706_9}, {T_23706_8}, {T_23706_7},
-                {T_23706_6}, {T_23706_5}, {T_23706_4}, {T_23706_3}, {T_23706_2}, {T_23706_1}, {T_23706_0}};	// rob.scala:355:47
+  wire [31:0]       _GEN_1 =
+    {
+      {T_23706_0},
+      {T_23706_0},
+      {T_23706_0},
+      {T_23706_0},
+      {T_23706_0},
+      {T_23706_0},
+      {T_23706_0},
+      {T_23706_0},
+      {T_23706_23},
+      {T_23706_22},
+      {T_23706_21},
+      {T_23706_20},
+      {T_23706_19},
+      {T_23706_18},
+      {T_23706_17},
+      {T_23706_16},
+      {T_23706_15},
+      {T_23706_14},
+      {T_23706_13},
+      {T_23706_12},
+      {T_23706_11},
+      {T_23706_10},
+      {T_23706_9},
+      {T_23706_8},
+      {T_23706_7},
+      {T_23706_6},
+      {T_23706_5},
+      {T_23706_4},
+      {T_23706_3},
+      {T_23706_2},
+      {T_23706_1},
+      {T_23706_0}
+    };	// rob.scala:355:47
   wire              _GEN_2;	// rob.scala:355:47
   /* synopsys infer_mux_override */
   assign _GEN_2 = _GEN_1[rob_tail] /* cadence map_to_mux */;	// rob.scala:355:47
   wire              _GEN_3;	// rob.scala:433:51
   /* synopsys infer_mux_override */
   assign _GEN_3 = _GEN_1[rob_head] /* cadence map_to_mux */;	// rob.scala:355:47, :433:51
   wire              T_29090 = _GEN_3 & _T_28311_ext_R0_data;	// rob.scala:339:30, :433:51
   wire              T_29094 = _GEN_3 & ~_T_23710_ext_R0_data;	// rob.scala:335:30, :433:51, :439:{42,45}
   wire              T_29097 = rob_state == 2'h2;	// rob.scala:443:23
   wire [4:0]        _GEN_4 = T_29097 ? rob_tail : rob_head;	// rob.scala:442:15, :443:23, :444:7, :445:18
   wire              _GEN_5;	// rob.scala:451:58
   /* synopsys infer_mux_override */
   assign _GEN_5 = _GEN_1[_GEN_4] /* cadence map_to_mux */;	// rob.scala:355:47, :442:15, :444:7, :445:18, :451:58
-  wire [31:0]       _GEN_6 = {{T_26182_0_valid}, {T_26182_0_valid}, {T_26182_0_valid}, {T_26182_0_valid},
-                {T_26182_0_valid}, {T_26182_0_valid}, {T_26182_0_valid}, {T_26182_0_valid},
-                {T_26182_23_valid}, {T_26182_22_valid}, {T_26182_21_valid}, {T_26182_20_valid},
-                {T_26182_19_valid}, {T_26182_18_valid}, {T_26182_17_valid}, {T_26182_16_valid},
-                {T_26182_15_valid}, {T_26182_14_valid}, {T_26182_13_valid}, {T_26182_12_valid},
-                {T_26182_11_valid}, {T_26182_10_valid}, {T_26182_9_valid}, {T_26182_8_valid},
-                {T_26182_7_valid}, {T_26182_6_valid}, {T_26182_5_valid}, {T_26182_4_valid},
-                {T_26182_3_valid}, {T_26182_2_valid}, {T_26182_1_valid}, {T_26182_0_valid}};	// rob.scala:453:59
+  wire [31:0]       _GEN_6 =
+    {
+      {T_26182_0_valid},
+      {T_26182_0_valid},
+      {T_26182_0_valid},
+      {T_26182_0_valid},
+      {T_26182_0_valid},
+      {T_26182_0_valid},
+      {T_26182_0_valid},
+      {T_26182_0_valid},
+      {T_26182_23_valid},
+      {T_26182_22_valid},
+      {T_26182_21_valid},
+      {T_26182_20_valid},
+      {T_26182_19_valid},
+      {T_26182_18_valid},
+      {T_26182_17_valid},
+      {T_26182_16_valid},
+      {T_26182_15_valid},
+      {T_26182_14_valid},
+      {T_26182_13_valid},
+      {T_26182_12_valid},
+      {T_26182_11_valid},
+      {T_26182_10_valid},
+      {T_26182_9_valid},
+      {T_26182_8_valid},
+      {T_26182_7_valid},
+      {T_26182_6_valid},
+      {T_26182_5_valid},
+      {T_26182_4_valid},
+      {T_26182_3_valid},
+      {T_26182_2_valid},
+      {T_26182_1_valid},
+      {T_26182_0_valid}
+    };	// rob.scala:453:59
   wire              _GEN_7;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_7 = _GEN_6[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0][1:0]  _GEN_8 = {{T_26182_0_iw_state}, {T_26182_0_iw_state}, {T_26182_0_iw_state}, {T_26182_0_iw_state},
-                {T_26182_0_iw_state}, {T_26182_0_iw_state}, {T_26182_0_iw_state}, {T_26182_0_iw_state},
-                {T_26182_23_iw_state}, {T_26182_22_iw_state}, {T_26182_21_iw_state}, {T_26182_20_iw_state},
-                {T_26182_19_iw_state}, {T_26182_18_iw_state}, {T_26182_17_iw_state}, {T_26182_16_iw_state},
-                {T_26182_15_iw_state}, {T_26182_14_iw_state}, {T_26182_13_iw_state}, {T_26182_12_iw_state},
-                {T_26182_11_iw_state}, {T_26182_10_iw_state}, {T_26182_9_iw_state}, {T_26182_8_iw_state},
-                {T_26182_7_iw_state}, {T_26182_6_iw_state}, {T_26182_5_iw_state}, {T_26182_4_iw_state},
-                {T_26182_3_iw_state}, {T_26182_2_iw_state}, {T_26182_1_iw_state}, {T_26182_0_iw_state}};	// rob.scala:453:59
+  wire [31:0][1:0]  _GEN_8 =
+    {
+      {T_26182_0_iw_state},
+      {T_26182_0_iw_state},
+      {T_26182_0_iw_state},
+      {T_26182_0_iw_state},
+      {T_26182_0_iw_state},
+      {T_26182_0_iw_state},
+      {T_26182_0_iw_state},
+      {T_26182_0_iw_state},
+      {T_26182_23_iw_state},
+      {T_26182_22_iw_state},
+      {T_26182_21_iw_state},
+      {T_26182_20_iw_state},
+      {T_26182_19_iw_state},
+      {T_26182_18_iw_state},
+      {T_26182_17_iw_state},
+      {T_26182_16_iw_state},
+      {T_26182_15_iw_state},
+      {T_26182_14_iw_state},
+      {T_26182_13_iw_state},
+      {T_26182_12_iw_state},
+      {T_26182_11_iw_state},
+      {T_26182_10_iw_state},
+      {T_26182_9_iw_state},
+      {T_26182_8_iw_state},
+      {T_26182_7_iw_state},
+      {T_26182_6_iw_state},
+      {T_26182_5_iw_state},
+      {T_26182_4_iw_state},
+      {T_26182_3_iw_state},
+      {T_26182_2_iw_state},
+      {T_26182_1_iw_state},
+      {T_26182_0_iw_state}
+    };	// rob.scala:453:59
   wire [1:0]        _GEN_9;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_9 = _GEN_8[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0][8:0]  _GEN_10 = {{T_26182_0_uopc}, {T_26182_0_uopc}, {T_26182_0_uopc}, {T_26182_0_uopc}, {T_26182_0_uopc},
-                {T_26182_0_uopc}, {T_26182_0_uopc}, {T_26182_0_uopc}, {T_26182_23_uopc}, {T_26182_22_uopc},
-                {T_26182_21_uopc}, {T_26182_20_uopc}, {T_26182_19_uopc}, {T_26182_18_uopc},
-                {T_26182_17_uopc}, {T_26182_16_uopc}, {T_26182_15_uopc}, {T_26182_14_uopc},
-                {T_26182_13_uopc}, {T_26182_12_uopc}, {T_26182_11_uopc}, {T_26182_10_uopc},
-                {T_26182_9_uopc}, {T_26182_8_uopc}, {T_26182_7_uopc}, {T_26182_6_uopc}, {T_26182_5_uopc},
-                {T_26182_4_uopc}, {T_26182_3_uopc}, {T_26182_2_uopc}, {T_26182_1_uopc}, {T_26182_0_uopc}};	// rob.scala:453:59
+  wire [31:0][8:0]  _GEN_10 =
+    {
+      {T_26182_0_uopc},
+      {T_26182_0_uopc},
+      {T_26182_0_uopc},
+      {T_26182_0_uopc},
+      {T_26182_0_uopc},
+      {T_26182_0_uopc},
+      {T_26182_0_uopc},
+      {T_26182_0_uopc},
+      {T_26182_23_uopc},
+      {T_26182_22_uopc},
+      {T_26182_21_uopc},
+      {T_26182_20_uopc},
+      {T_26182_19_uopc},
+      {T_26182_18_uopc},
+      {T_26182_17_uopc},
+      {T_26182_16_uopc},
+      {T_26182_15_uopc},
+      {T_26182_14_uopc},
+      {T_26182_13_uopc},
+      {T_26182_12_uopc},
+      {T_26182_11_uopc},
+      {T_26182_10_uopc},
+      {T_26182_9_uopc},
+      {T_26182_8_uopc},
+      {T_26182_7_uopc},
+      {T_26182_6_uopc},
+      {T_26182_5_uopc},
+      {T_26182_4_uopc},
+      {T_26182_3_uopc},
+      {T_26182_2_uopc},
+      {T_26182_1_uopc},
+      {T_26182_0_uopc}
+    };	// rob.scala:453:59
   wire [8:0]        _GEN_11;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_11 = _GEN_10[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0][31:0] _GEN_12 = {{T_26182_0_inst}, {T_26182_0_inst}, {T_26182_0_inst}, {T_26182_0_inst}, {T_26182_0_inst},
-                {T_26182_0_inst}, {T_26182_0_inst}, {T_26182_0_inst}, {T_26182_23_inst}, {T_26182_22_inst},
-                {T_26182_21_inst}, {T_26182_20_inst}, {T_26182_19_inst}, {T_26182_18_inst},
-                {T_26182_17_inst}, {T_26182_16_inst}, {T_26182_15_inst}, {T_26182_14_inst},
-                {T_26182_13_inst}, {T_26182_12_inst}, {T_26182_11_inst}, {T_26182_10_inst},
-                {T_26182_9_inst}, {T_26182_8_inst}, {T_26182_7_inst}, {T_26182_6_inst}, {T_26182_5_inst},
-                {T_26182_4_inst}, {T_26182_3_inst}, {T_26182_2_inst}, {T_26182_1_inst}, {T_26182_0_inst}};	// rob.scala:453:59
+  wire [31:0][31:0] _GEN_12 =
+    {
+      {T_26182_0_inst},
+      {T_26182_0_inst},
+      {T_26182_0_inst},
+      {T_26182_0_inst},
+      {T_26182_0_inst},
+      {T_26182_0_inst},
+      {T_26182_0_inst},
+      {T_26182_0_inst},
+      {T_26182_23_inst},
+      {T_26182_22_inst},
+      {T_26182_21_inst},
+      {T_26182_20_inst},
+      {T_26182_19_inst},
+      {T_26182_18_inst},
+      {T_26182_17_inst},
+      {T_26182_16_inst},
+      {T_26182_15_inst},
+      {T_26182_14_inst},
+      {T_26182_13_inst},
+      {T_26182_12_inst},
+      {T_26182_11_inst},
+      {T_26182_10_inst},
+      {T_26182_9_inst},
+      {T_26182_8_inst},
+      {T_26182_7_inst},
+      {T_26182_6_inst},
+      {T_26182_5_inst},
+      {T_26182_4_inst},
+      {T_26182_3_inst},
+      {T_26182_2_inst},
+      {T_26182_1_inst},
+      {T_26182_0_inst}
+    };	// rob.scala:453:59
   wire [31:0]       _GEN_13;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_13 = _GEN_12[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0][39:0] _GEN_14 = {{T_26182_0_pc}, {T_26182_0_pc}, {T_26182_0_pc}, {T_26182_0_pc}, {T_26182_0_pc},
-                {T_26182_0_pc}, {T_26182_0_pc}, {T_26182_0_pc}, {T_26182_23_pc}, {T_26182_22_pc},
-                {T_26182_21_pc}, {T_26182_20_pc}, {T_26182_19_pc}, {T_26182_18_pc}, {T_26182_17_pc},
-                {T_26182_16_pc}, {T_26182_15_pc}, {T_26182_14_pc}, {T_26182_13_pc}, {T_26182_12_pc},
-                {T_26182_11_pc}, {T_26182_10_pc}, {T_26182_9_pc}, {T_26182_8_pc}, {T_26182_7_pc},
-                {T_26182_6_pc}, {T_26182_5_pc}, {T_26182_4_pc}, {T_26182_3_pc}, {T_26182_2_pc},
-                {T_26182_1_pc}, {T_26182_0_pc}};	// rob.scala:453:59
+  wire [31:0][39:0] _GEN_14 =
+    {
+      {T_26182_0_pc},
+      {T_26182_0_pc},
+      {T_26182_0_pc},
+      {T_26182_0_pc},
+      {T_26182_0_pc},
+      {T_26182_0_pc},
+      {T_26182_0_pc},
+      {T_26182_0_pc},
+      {T_26182_23_pc},
+      {T_26182_22_pc},
+      {T_26182_21_pc},
+      {T_26182_20_pc},
+      {T_26182_19_pc},
+      {T_26182_18_pc},
+      {T_26182_17_pc},
+      {T_26182_16_pc},
+      {T_26182_15_pc},
+      {T_26182_14_pc},
+      {T_26182_13_pc},
+      {T_26182_12_pc},
+      {T_26182_11_pc},
+      {T_26182_10_pc},
+      {T_26182_9_pc},
+      {T_26182_8_pc},
+      {T_26182_7_pc},
+      {T_26182_6_pc},
+      {T_26182_5_pc},
+      {T_26182_4_pc},
+      {T_26182_3_pc},
+      {T_26182_2_pc},
+      {T_26182_1_pc},
+      {T_26182_0_pc}
+    };	// rob.scala:453:59
   wire [39:0]       _GEN_15;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_15 = _GEN_14[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0][7:0]  _GEN_16 = {{T_26182_0_fu_code}, {T_26182_0_fu_code}, {T_26182_0_fu_code}, {T_26182_0_fu_code},
-                {T_26182_0_fu_code}, {T_26182_0_fu_code}, {T_26182_0_fu_code}, {T_26182_0_fu_code},
-                {T_26182_23_fu_code}, {T_26182_22_fu_code}, {T_26182_21_fu_code}, {T_26182_20_fu_code},
-                {T_26182_19_fu_code}, {T_26182_18_fu_code}, {T_26182_17_fu_code}, {T_26182_16_fu_code},
-                {T_26182_15_fu_code}, {T_26182_14_fu_code}, {T_26182_13_fu_code}, {T_26182_12_fu_code},
-                {T_26182_11_fu_code}, {T_26182_10_fu_code}, {T_26182_9_fu_code}, {T_26182_8_fu_code},
-                {T_26182_7_fu_code}, {T_26182_6_fu_code}, {T_26182_5_fu_code}, {T_26182_4_fu_code},
-                {T_26182_3_fu_code}, {T_26182_2_fu_code}, {T_26182_1_fu_code}, {T_26182_0_fu_code}};	// rob.scala:453:59
+  wire [31:0][7:0]  _GEN_16 =
+    {
+      {T_26182_0_fu_code},
+      {T_26182_0_fu_code},
+      {T_26182_0_fu_code},
+      {T_26182_0_fu_code},
+      {T_26182_0_fu_code},
+      {T_26182_0_fu_code},
+      {T_26182_0_fu_code},
+      {T_26182_0_fu_code},
+      {T_26182_23_fu_code},
+      {T_26182_22_fu_code},
+      {T_26182_21_fu_code},
+      {T_26182_20_fu_code},
+      {T_26182_19_fu_code},
+      {T_26182_18_fu_code},
+      {T_26182_17_fu_code},
+      {T_26182_16_fu_code},
+      {T_26182_15_fu_code},
+      {T_26182_14_fu_code},
+      {T_26182_13_fu_code},
+      {T_26182_12_fu_code},
+      {T_26182_11_fu_code},
+      {T_26182_10_fu_code},
+      {T_26182_9_fu_code},
+      {T_26182_8_fu_code},
+      {T_26182_7_fu_code},
+      {T_26182_6_fu_code},
+      {T_26182_5_fu_code},
+      {T_26182_4_fu_code},
+      {T_26182_3_fu_code},
+      {T_26182_2_fu_code},
+      {T_26182_1_fu_code},
+      {T_26182_0_fu_code}
+    };	// rob.scala:453:59
   wire [7:0]        _GEN_17;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_17 = _GEN_16[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0][3:0]  _GEN_18 = {{T_26182_0_ctrl_br_type}, {T_26182_0_ctrl_br_type}, {T_26182_0_ctrl_br_type},
-                {T_26182_0_ctrl_br_type}, {T_26182_0_ctrl_br_type}, {T_26182_0_ctrl_br_type},
-                {T_26182_0_ctrl_br_type}, {T_26182_0_ctrl_br_type}, {T_26182_23_ctrl_br_type},
-                {T_26182_22_ctrl_br_type}, {T_26182_21_ctrl_br_type}, {T_26182_20_ctrl_br_type},
-                {T_26182_19_ctrl_br_type}, {T_26182_18_ctrl_br_type}, {T_26182_17_ctrl_br_type},
-                {T_26182_16_ctrl_br_type}, {T_26182_15_ctrl_br_type}, {T_26182_14_ctrl_br_type},
-                {T_26182_13_ctrl_br_type}, {T_26182_12_ctrl_br_type}, {T_26182_11_ctrl_br_type},
-                {T_26182_10_ctrl_br_type}, {T_26182_9_ctrl_br_type}, {T_26182_8_ctrl_br_type},
-                {T_26182_7_ctrl_br_type}, {T_26182_6_ctrl_br_type}, {T_26182_5_ctrl_br_type},
-                {T_26182_4_ctrl_br_type}, {T_26182_3_ctrl_br_type}, {T_26182_2_ctrl_br_type},
-                {T_26182_1_ctrl_br_type}, {T_26182_0_ctrl_br_type}};	// rob.scala:453:59
+  wire [31:0][3:0]  _GEN_18 =
+    {
+      {T_26182_0_ctrl_br_type},
+      {T_26182_0_ctrl_br_type},
+      {T_26182_0_ctrl_br_type},
+      {T_26182_0_ctrl_br_type},
+      {T_26182_0_ctrl_br_type},
+      {T_26182_0_ctrl_br_type},
+      {T_26182_0_ctrl_br_type},
+      {T_26182_0_ctrl_br_type},
+      {T_26182_23_ctrl_br_type},
+      {T_26182_22_ctrl_br_type},
+      {T_26182_21_ctrl_br_type},
+      {T_26182_20_ctrl_br_type},
+      {T_26182_19_ctrl_br_type},
+      {T_26182_18_ctrl_br_type},
+      {T_26182_17_ctrl_br_type},
+      {T_26182_16_ctrl_br_type},
+      {T_26182_15_ctrl_br_type},
+      {T_26182_14_ctrl_br_type},
+      {T_26182_13_ctrl_br_type},
+      {T_26182_12_ctrl_br_type},
+      {T_26182_11_ctrl_br_type},
+      {T_26182_10_ctrl_br_type},
+      {T_26182_9_ctrl_br_type},
+      {T_26182_8_ctrl_br_type},
+      {T_26182_7_ctrl_br_type},
+      {T_26182_6_ctrl_br_type},
+      {T_26182_5_ctrl_br_type},
+      {T_26182_4_ctrl_br_type},
+      {T_26182_3_ctrl_br_type},
+      {T_26182_2_ctrl_br_type},
+      {T_26182_1_ctrl_br_type},
+      {T_26182_0_ctrl_br_type}
+    };	// rob.scala:453:59
   wire [3:0]        _GEN_19;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_19 = _GEN_18[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0][1:0]  _GEN_20 = {{T_26182_0_ctrl_op1_sel}, {T_26182_0_ctrl_op1_sel}, {T_26182_0_ctrl_op1_sel},
-                {T_26182_0_ctrl_op1_sel}, {T_26182_0_ctrl_op1_sel}, {T_26182_0_ctrl_op1_sel},
-                {T_26182_0_ctrl_op1_sel}, {T_26182_0_ctrl_op1_sel}, {T_26182_23_ctrl_op1_sel},
-                {T_26182_22_ctrl_op1_sel}, {T_26182_21_ctrl_op1_sel}, {T_26182_20_ctrl_op1_sel},
-                {T_26182_19_ctrl_op1_sel}, {T_26182_18_ctrl_op1_sel}, {T_26182_17_ctrl_op1_sel},
-                {T_26182_16_ctrl_op1_sel}, {T_26182_15_ctrl_op1_sel}, {T_26182_14_ctrl_op1_sel},
-                {T_26182_13_ctrl_op1_sel}, {T_26182_12_ctrl_op1_sel}, {T_26182_11_ctrl_op1_sel},
-                {T_26182_10_ctrl_op1_sel}, {T_26182_9_ctrl_op1_sel}, {T_26182_8_ctrl_op1_sel},
-                {T_26182_7_ctrl_op1_sel}, {T_26182_6_ctrl_op1_sel}, {T_26182_5_ctrl_op1_sel},
-                {T_26182_4_ctrl_op1_sel}, {T_26182_3_ctrl_op1_sel}, {T_26182_2_ctrl_op1_sel},
-                {T_26182_1_ctrl_op1_sel}, {T_26182_0_ctrl_op1_sel}};	// rob.scala:453:59
+  wire [31:0][1:0]  _GEN_20 =
+    {
+      {T_26182_0_ctrl_op1_sel},
+      {T_26182_0_ctrl_op1_sel},
+      {T_26182_0_ctrl_op1_sel},
+      {T_26182_0_ctrl_op1_sel},
+      {T_26182_0_ctrl_op1_sel},
+      {T_26182_0_ctrl_op1_sel},
+      {T_26182_0_ctrl_op1_sel},
+      {T_26182_0_ctrl_op1_sel},
+      {T_26182_23_ctrl_op1_sel},
+      {T_26182_22_ctrl_op1_sel},
+      {T_26182_21_ctrl_op1_sel},
+      {T_26182_20_ctrl_op1_sel},
+      {T_26182_19_ctrl_op1_sel},
+      {T_26182_18_ctrl_op1_sel},
+      {T_26182_17_ctrl_op1_sel},
+      {T_26182_16_ctrl_op1_sel},
+      {T_26182_15_ctrl_op1_sel},
+      {T_26182_14_ctrl_op1_sel},
+      {T_26182_13_ctrl_op1_sel},
+      {T_26182_12_ctrl_op1_sel},
+      {T_26182_11_ctrl_op1_sel},
+      {T_26182_10_ctrl_op1_sel},
+      {T_26182_9_ctrl_op1_sel},
+      {T_26182_8_ctrl_op1_sel},
+      {T_26182_7_ctrl_op1_sel},
+      {T_26182_6_ctrl_op1_sel},
+      {T_26182_5_ctrl_op1_sel},
+      {T_26182_4_ctrl_op1_sel},
+      {T_26182_3_ctrl_op1_sel},
+      {T_26182_2_ctrl_op1_sel},
+      {T_26182_1_ctrl_op1_sel},
+      {T_26182_0_ctrl_op1_sel}
+    };	// rob.scala:453:59
   wire [1:0]        _GEN_21;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_21 = _GEN_20[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0][2:0]  _GEN_22 = {{T_26182_0_ctrl_op2_sel}, {T_26182_0_ctrl_op2_sel}, {T_26182_0_ctrl_op2_sel},
-                {T_26182_0_ctrl_op2_sel}, {T_26182_0_ctrl_op2_sel}, {T_26182_0_ctrl_op2_sel},
-                {T_26182_0_ctrl_op2_sel}, {T_26182_0_ctrl_op2_sel}, {T_26182_23_ctrl_op2_sel},
-                {T_26182_22_ctrl_op2_sel}, {T_26182_21_ctrl_op2_sel}, {T_26182_20_ctrl_op2_sel},
-                {T_26182_19_ctrl_op2_sel}, {T_26182_18_ctrl_op2_sel}, {T_26182_17_ctrl_op2_sel},
-                {T_26182_16_ctrl_op2_sel}, {T_26182_15_ctrl_op2_sel}, {T_26182_14_ctrl_op2_sel},
-                {T_26182_13_ctrl_op2_sel}, {T_26182_12_ctrl_op2_sel}, {T_26182_11_ctrl_op2_sel},
-                {T_26182_10_ctrl_op2_sel}, {T_26182_9_ctrl_op2_sel}, {T_26182_8_ctrl_op2_sel},
-                {T_26182_7_ctrl_op2_sel}, {T_26182_6_ctrl_op2_sel}, {T_26182_5_ctrl_op2_sel},
-                {T_26182_4_ctrl_op2_sel}, {T_26182_3_ctrl_op2_sel}, {T_26182_2_ctrl_op2_sel},
-                {T_26182_1_ctrl_op2_sel}, {T_26182_0_ctrl_op2_sel}};	// rob.scala:453:59
+  wire [31:0][2:0]  _GEN_22 =
+    {
+      {T_26182_0_ctrl_op2_sel},
+      {T_26182_0_ctrl_op2_sel},
+      {T_26182_0_ctrl_op2_sel},
+      {T_26182_0_ctrl_op2_sel},
+      {T_26182_0_ctrl_op2_sel},
+      {T_26182_0_ctrl_op2_sel},
+      {T_26182_0_ctrl_op2_sel},
+      {T_26182_0_ctrl_op2_sel},
+      {T_26182_23_ctrl_op2_sel},
+      {T_26182_22_ctrl_op2_sel},
+      {T_26182_21_ctrl_op2_sel},
+      {T_26182_20_ctrl_op2_sel},
+      {T_26182_19_ctrl_op2_sel},
+      {T_26182_18_ctrl_op2_sel},
+      {T_26182_17_ctrl_op2_sel},
+      {T_26182_16_ctrl_op2_sel},
+      {T_26182_15_ctrl_op2_sel},
+      {T_26182_14_ctrl_op2_sel},
+      {T_26182_13_ctrl_op2_sel},
+      {T_26182_12_ctrl_op2_sel},
+      {T_26182_11_ctrl_op2_sel},
+      {T_26182_10_ctrl_op2_sel},
+      {T_26182_9_ctrl_op2_sel},
+      {T_26182_8_ctrl_op2_sel},
+      {T_26182_7_ctrl_op2_sel},
+      {T_26182_6_ctrl_op2_sel},
+      {T_26182_5_ctrl_op2_sel},
+      {T_26182_4_ctrl_op2_sel},
+      {T_26182_3_ctrl_op2_sel},
+      {T_26182_2_ctrl_op2_sel},
+      {T_26182_1_ctrl_op2_sel},
+      {T_26182_0_ctrl_op2_sel}
+    };	// rob.scala:453:59
   wire [2:0]        _GEN_23;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_23 = _GEN_22[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0][2:0]  _GEN_24 = {{T_26182_0_ctrl_imm_sel}, {T_26182_0_ctrl_imm_sel}, {T_26182_0_ctrl_imm_sel},
-                {T_26182_0_ctrl_imm_sel}, {T_26182_0_ctrl_imm_sel}, {T_26182_0_ctrl_imm_sel},
-                {T_26182_0_ctrl_imm_sel}, {T_26182_0_ctrl_imm_sel}, {T_26182_23_ctrl_imm_sel},
-                {T_26182_22_ctrl_imm_sel}, {T_26182_21_ctrl_imm_sel}, {T_26182_20_ctrl_imm_sel},
-                {T_26182_19_ctrl_imm_sel}, {T_26182_18_ctrl_imm_sel}, {T_26182_17_ctrl_imm_sel},
-                {T_26182_16_ctrl_imm_sel}, {T_26182_15_ctrl_imm_sel}, {T_26182_14_ctrl_imm_sel},
-                {T_26182_13_ctrl_imm_sel}, {T_26182_12_ctrl_imm_sel}, {T_26182_11_ctrl_imm_sel},
-                {T_26182_10_ctrl_imm_sel}, {T_26182_9_ctrl_imm_sel}, {T_26182_8_ctrl_imm_sel},
-                {T_26182_7_ctrl_imm_sel}, {T_26182_6_ctrl_imm_sel}, {T_26182_5_ctrl_imm_sel},
-                {T_26182_4_ctrl_imm_sel}, {T_26182_3_ctrl_imm_sel}, {T_26182_2_ctrl_imm_sel},
-                {T_26182_1_ctrl_imm_sel}, {T_26182_0_ctrl_imm_sel}};	// rob.scala:453:59
+  wire [31:0][2:0]  _GEN_24 =
+    {
+      {T_26182_0_ctrl_imm_sel},
+      {T_26182_0_ctrl_imm_sel},
+      {T_26182_0_ctrl_imm_sel},
+      {T_26182_0_ctrl_imm_sel},
+      {T_26182_0_ctrl_imm_sel},
+      {T_26182_0_ctrl_imm_sel},
+      {T_26182_0_ctrl_imm_sel},
+      {T_26182_0_ctrl_imm_sel},
+      {T_26182_23_ctrl_imm_sel},
+      {T_26182_22_ctrl_imm_sel},
+      {T_26182_21_ctrl_imm_sel},
+      {T_26182_20_ctrl_imm_sel},
+      {T_26182_19_ctrl_imm_sel},
+      {T_26182_18_ctrl_imm_sel},
+      {T_26182_17_ctrl_imm_sel},
+      {T_26182_16_ctrl_imm_sel},
+      {T_26182_15_ctrl_imm_sel},
+      {T_26182_14_ctrl_imm_sel},
+      {T_26182_13_ctrl_imm_sel},
+      {T_26182_12_ctrl_imm_sel},
+      {T_26182_11_ctrl_imm_sel},
+      {T_26182_10_ctrl_imm_sel},
+      {T_26182_9_ctrl_imm_sel},
+      {T_26182_8_ctrl_imm_sel},
+      {T_26182_7_ctrl_imm_sel},
+      {T_26182_6_ctrl_imm_sel},
+      {T_26182_5_ctrl_imm_sel},
+      {T_26182_4_ctrl_imm_sel},
+      {T_26182_3_ctrl_imm_sel},
+      {T_26182_2_ctrl_imm_sel},
+      {T_26182_1_ctrl_imm_sel},
+      {T_26182_0_ctrl_imm_sel}
+    };	// rob.scala:453:59
   wire [2:0]        _GEN_25;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_25 = _GEN_24[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0][3:0]  _GEN_26 = {{T_26182_0_ctrl_op_fcn}, {T_26182_0_ctrl_op_fcn}, {T_26182_0_ctrl_op_fcn},
-                {T_26182_0_ctrl_op_fcn}, {T_26182_0_ctrl_op_fcn}, {T_26182_0_ctrl_op_fcn},
-                {T_26182_0_ctrl_op_fcn}, {T_26182_0_ctrl_op_fcn}, {T_26182_23_ctrl_op_fcn},
-                {T_26182_22_ctrl_op_fcn}, {T_26182_21_ctrl_op_fcn}, {T_26182_20_ctrl_op_fcn},
-                {T_26182_19_ctrl_op_fcn}, {T_26182_18_ctrl_op_fcn}, {T_26182_17_ctrl_op_fcn},
-                {T_26182_16_ctrl_op_fcn}, {T_26182_15_ctrl_op_fcn}, {T_26182_14_ctrl_op_fcn},
-                {T_26182_13_ctrl_op_fcn}, {T_26182_12_ctrl_op_fcn}, {T_26182_11_ctrl_op_fcn},
-                {T_26182_10_ctrl_op_fcn}, {T_26182_9_ctrl_op_fcn}, {T_26182_8_ctrl_op_fcn},
-                {T_26182_7_ctrl_op_fcn}, {T_26182_6_ctrl_op_fcn}, {T_26182_5_ctrl_op_fcn},
-                {T_26182_4_ctrl_op_fcn}, {T_26182_3_ctrl_op_fcn}, {T_26182_2_ctrl_op_fcn},
-                {T_26182_1_ctrl_op_fcn}, {T_26182_0_ctrl_op_fcn}};	// rob.scala:453:59
+  wire [31:0][3:0]  _GEN_26 =
+    {
+      {T_26182_0_ctrl_op_fcn},
+      {T_26182_0_ctrl_op_fcn},
+      {T_26182_0_ctrl_op_fcn},
+      {T_26182_0_ctrl_op_fcn},
+      {T_26182_0_ctrl_op_fcn},
+      {T_26182_0_ctrl_op_fcn},
+      {T_26182_0_ctrl_op_fcn},
+      {T_26182_0_ctrl_op_fcn},
+      {T_26182_23_ctrl_op_fcn},
+      {T_26182_22_ctrl_op_fcn},
+      {T_26182_21_ctrl_op_fcn},
+      {T_26182_20_ctrl_op_fcn},
+      {T_26182_19_ctrl_op_fcn},
+      {T_26182_18_ctrl_op_fcn},
+      {T_26182_17_ctrl_op_fcn},
+      {T_26182_16_ctrl_op_fcn},
+      {T_26182_15_ctrl_op_fcn},
+      {T_26182_14_ctrl_op_fcn},
+      {T_26182_13_ctrl_op_fcn},
+      {T_26182_12_ctrl_op_fcn},
+      {T_26182_11_ctrl_op_fcn},
+      {T_26182_10_ctrl_op_fcn},
+      {T_26182_9_ctrl_op_fcn},
+      {T_26182_8_ctrl_op_fcn},
+      {T_26182_7_ctrl_op_fcn},
+      {T_26182_6_ctrl_op_fcn},
+      {T_26182_5_ctrl_op_fcn},
+      {T_26182_4_ctrl_op_fcn},
+      {T_26182_3_ctrl_op_fcn},
+      {T_26182_2_ctrl_op_fcn},
+      {T_26182_1_ctrl_op_fcn},
+      {T_26182_0_ctrl_op_fcn}
+    };	// rob.scala:453:59
   wire [3:0]        _GEN_27;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_27 = _GEN_26[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0]       _GEN_28 = {{T_26182_0_ctrl_fcn_dw}, {T_26182_0_ctrl_fcn_dw}, {T_26182_0_ctrl_fcn_dw},
-                {T_26182_0_ctrl_fcn_dw}, {T_26182_0_ctrl_fcn_dw}, {T_26182_0_ctrl_fcn_dw},
-                {T_26182_0_ctrl_fcn_dw}, {T_26182_0_ctrl_fcn_dw}, {T_26182_23_ctrl_fcn_dw},
-                {T_26182_22_ctrl_fcn_dw}, {T_26182_21_ctrl_fcn_dw}, {T_26182_20_ctrl_fcn_dw},
-                {T_26182_19_ctrl_fcn_dw}, {T_26182_18_ctrl_fcn_dw}, {T_26182_17_ctrl_fcn_dw},
-                {T_26182_16_ctrl_fcn_dw}, {T_26182_15_ctrl_fcn_dw}, {T_26182_14_ctrl_fcn_dw},
-                {T_26182_13_ctrl_fcn_dw}, {T_26182_12_ctrl_fcn_dw}, {T_26182_11_ctrl_fcn_dw},
-                {T_26182_10_ctrl_fcn_dw}, {T_26182_9_ctrl_fcn_dw}, {T_26182_8_ctrl_fcn_dw},
-                {T_26182_7_ctrl_fcn_dw}, {T_26182_6_ctrl_fcn_dw}, {T_26182_5_ctrl_fcn_dw},
-                {T_26182_4_ctrl_fcn_dw}, {T_26182_3_ctrl_fcn_dw}, {T_26182_2_ctrl_fcn_dw},
-                {T_26182_1_ctrl_fcn_dw}, {T_26182_0_ctrl_fcn_dw}};	// rob.scala:453:59
+  wire [31:0]       _GEN_28 =
+    {
+      {T_26182_0_ctrl_fcn_dw},
+      {T_26182_0_ctrl_fcn_dw},
+      {T_26182_0_ctrl_fcn_dw},
+      {T_26182_0_ctrl_fcn_dw},
+      {T_26182_0_ctrl_fcn_dw},
+      {T_26182_0_ctrl_fcn_dw},
+      {T_26182_0_ctrl_fcn_dw},
+      {T_26182_0_ctrl_fcn_dw},
+      {T_26182_23_ctrl_fcn_dw},
+      {T_26182_22_ctrl_fcn_dw},
+      {T_26182_21_ctrl_fcn_dw},
+      {T_26182_20_ctrl_fcn_dw},
+      {T_26182_19_ctrl_fcn_dw},
+      {T_26182_18_ctrl_fcn_dw},
+      {T_26182_17_ctrl_fcn_dw},
+      {T_26182_16_ctrl_fcn_dw},
+      {T_26182_15_ctrl_fcn_dw},
+      {T_26182_14_ctrl_fcn_dw},
+      {T_26182_13_ctrl_fcn_dw},
+      {T_26182_12_ctrl_fcn_dw},
+      {T_26182_11_ctrl_fcn_dw},
+      {T_26182_10_ctrl_fcn_dw},
+      {T_26182_9_ctrl_fcn_dw},
+      {T_26182_8_ctrl_fcn_dw},
+      {T_26182_7_ctrl_fcn_dw},
+      {T_26182_6_ctrl_fcn_dw},
+      {T_26182_5_ctrl_fcn_dw},
+      {T_26182_4_ctrl_fcn_dw},
+      {T_26182_3_ctrl_fcn_dw},
+      {T_26182_2_ctrl_fcn_dw},
+      {T_26182_1_ctrl_fcn_dw},
+      {T_26182_0_ctrl_fcn_dw}
+    };	// rob.scala:453:59
   wire              _GEN_29;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_29 = _GEN_28[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0]       _GEN_30 = {{T_26182_0_ctrl_rf_wen}, {T_26182_0_ctrl_rf_wen}, {T_26182_0_ctrl_rf_wen},
-                {T_26182_0_ctrl_rf_wen}, {T_26182_0_ctrl_rf_wen}, {T_26182_0_ctrl_rf_wen},
-                {T_26182_0_ctrl_rf_wen}, {T_26182_0_ctrl_rf_wen}, {T_26182_23_ctrl_rf_wen},
-                {T_26182_22_ctrl_rf_wen}, {T_26182_21_ctrl_rf_wen}, {T_26182_20_ctrl_rf_wen},
-                {T_26182_19_ctrl_rf_wen}, {T_26182_18_ctrl_rf_wen}, {T_26182_17_ctrl_rf_wen},
-                {T_26182_16_ctrl_rf_wen}, {T_26182_15_ctrl_rf_wen}, {T_26182_14_ctrl_rf_wen},
-                {T_26182_13_ctrl_rf_wen}, {T_26182_12_ctrl_rf_wen}, {T_26182_11_ctrl_rf_wen},
-                {T_26182_10_ctrl_rf_wen}, {T_26182_9_ctrl_rf_wen}, {T_26182_8_ctrl_rf_wen},
-                {T_26182_7_ctrl_rf_wen}, {T_26182_6_ctrl_rf_wen}, {T_26182_5_ctrl_rf_wen},
-                {T_26182_4_ctrl_rf_wen}, {T_26182_3_ctrl_rf_wen}, {T_26182_2_ctrl_rf_wen},
-                {T_26182_1_ctrl_rf_wen}, {T_26182_0_ctrl_rf_wen}};	// rob.scala:453:59
+  wire [31:0]       _GEN_30 =
+    {
+      {T_26182_0_ctrl_rf_wen},
+      {T_26182_0_ctrl_rf_wen},
+      {T_26182_0_ctrl_rf_wen},
+      {T_26182_0_ctrl_rf_wen},
+      {T_26182_0_ctrl_rf_wen},
+      {T_26182_0_ctrl_rf_wen},
+      {T_26182_0_ctrl_rf_wen},
+      {T_26182_0_ctrl_rf_wen},
+      {T_26182_23_ctrl_rf_wen},
+      {T_26182_22_ctrl_rf_wen},
+      {T_26182_21_ctrl_rf_wen},
+      {T_26182_20_ctrl_rf_wen},
+      {T_26182_19_ctrl_rf_wen},
+      {T_26182_18_ctrl_rf_wen},
+      {T_26182_17_ctrl_rf_wen},
+      {T_26182_16_ctrl_rf_wen},
+      {T_26182_15_ctrl_rf_wen},
+      {T_26182_14_ctrl_rf_wen},
+      {T_26182_13_ctrl_rf_wen},
+      {T_26182_12_ctrl_rf_wen},
+      {T_26182_11_ctrl_rf_wen},
+      {T_26182_10_ctrl_rf_wen},
+      {T_26182_9_ctrl_rf_wen},
+      {T_26182_8_ctrl_rf_wen},
+      {T_26182_7_ctrl_rf_wen},
+      {T_26182_6_ctrl_rf_wen},
+      {T_26182_5_ctrl_rf_wen},
+      {T_26182_4_ctrl_rf_wen},
+      {T_26182_3_ctrl_rf_wen},
+      {T_26182_2_ctrl_rf_wen},
+      {T_26182_1_ctrl_rf_wen},
+      {T_26182_0_ctrl_rf_wen}
+    };	// rob.scala:453:59
   wire              _GEN_31;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_31 = _GEN_30[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0][2:0]  _GEN_32 = {{T_26182_0_ctrl_csr_cmd}, {T_26182_0_ctrl_csr_cmd}, {T_26182_0_ctrl_csr_cmd},
-                {T_26182_0_ctrl_csr_cmd}, {T_26182_0_ctrl_csr_cmd}, {T_26182_0_ctrl_csr_cmd},
-                {T_26182_0_ctrl_csr_cmd}, {T_26182_0_ctrl_csr_cmd}, {T_26182_23_ctrl_csr_cmd},
-                {T_26182_22_ctrl_csr_cmd}, {T_26182_21_ctrl_csr_cmd}, {T_26182_20_ctrl_csr_cmd},
-                {T_26182_19_ctrl_csr_cmd}, {T_26182_18_ctrl_csr_cmd}, {T_26182_17_ctrl_csr_cmd},
-                {T_26182_16_ctrl_csr_cmd}, {T_26182_15_ctrl_csr_cmd}, {T_26182_14_ctrl_csr_cmd},
-                {T_26182_13_ctrl_csr_cmd}, {T_26182_12_ctrl_csr_cmd}, {T_26182_11_ctrl_csr_cmd},
-                {T_26182_10_ctrl_csr_cmd}, {T_26182_9_ctrl_csr_cmd}, {T_26182_8_ctrl_csr_cmd},
-                {T_26182_7_ctrl_csr_cmd}, {T_26182_6_ctrl_csr_cmd}, {T_26182_5_ctrl_csr_cmd},
-                {T_26182_4_ctrl_csr_cmd}, {T_26182_3_ctrl_csr_cmd}, {T_26182_2_ctrl_csr_cmd},
-                {T_26182_1_ctrl_csr_cmd}, {T_26182_0_ctrl_csr_cmd}};	// rob.scala:453:59
+  wire [31:0][2:0]  _GEN_32 =
+    {
+      {T_26182_0_ctrl_csr_cmd},
+      {T_26182_0_ctrl_csr_cmd},
+      {T_26182_0_ctrl_csr_cmd},
+      {T_26182_0_ctrl_csr_cmd},
+      {T_26182_0_ctrl_csr_cmd},
+      {T_26182_0_ctrl_csr_cmd},
+      {T_26182_0_ctrl_csr_cmd},
+      {T_26182_0_ctrl_csr_cmd},
+      {T_26182_23_ctrl_csr_cmd},
+      {T_26182_22_ctrl_csr_cmd},
+      {T_26182_21_ctrl_csr_cmd},
+      {T_26182_20_ctrl_csr_cmd},
+      {T_26182_19_ctrl_csr_cmd},
+      {T_26182_18_ctrl_csr_cmd},
+      {T_26182_17_ctrl_csr_cmd},
+      {T_26182_16_ctrl_csr_cmd},
+      {T_26182_15_ctrl_csr_cmd},
+      {T_26182_14_ctrl_csr_cmd},
+      {T_26182_13_ctrl_csr_cmd},
+      {T_26182_12_ctrl_csr_cmd},
+      {T_26182_11_ctrl_csr_cmd},
+      {T_26182_10_ctrl_csr_cmd},
+      {T_26182_9_ctrl_csr_cmd},
+      {T_26182_8_ctrl_csr_cmd},
+      {T_26182_7_ctrl_csr_cmd},
+      {T_26182_6_ctrl_csr_cmd},
+      {T_26182_5_ctrl_csr_cmd},
+      {T_26182_4_ctrl_csr_cmd},
+      {T_26182_3_ctrl_csr_cmd},
+      {T_26182_2_ctrl_csr_cmd},
+      {T_26182_1_ctrl_csr_cmd},
+      {T_26182_0_ctrl_csr_cmd}
+    };	// rob.scala:453:59
   wire [2:0]        _GEN_33;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_33 = _GEN_32[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0]       _GEN_34 = {{T_26182_0_ctrl_is_load}, {T_26182_0_ctrl_is_load}, {T_26182_0_ctrl_is_load},
-                {T_26182_0_ctrl_is_load}, {T_26182_0_ctrl_is_load}, {T_26182_0_ctrl_is_load},
-                {T_26182_0_ctrl_is_load}, {T_26182_0_ctrl_is_load}, {T_26182_23_ctrl_is_load},
-                {T_26182_22_ctrl_is_load}, {T_26182_21_ctrl_is_load}, {T_26182_20_ctrl_is_load},
-                {T_26182_19_ctrl_is_load}, {T_26182_18_ctrl_is_load}, {T_26182_17_ctrl_is_load},
-                {T_26182_16_ctrl_is_load}, {T_26182_15_ctrl_is_load}, {T_26182_14_ctrl_is_load},
-                {T_26182_13_ctrl_is_load}, {T_26182_12_ctrl_is_load}, {T_26182_11_ctrl_is_load},
-                {T_26182_10_ctrl_is_load}, {T_26182_9_ctrl_is_load}, {T_26182_8_ctrl_is_load},
-                {T_26182_7_ctrl_is_load}, {T_26182_6_ctrl_is_load}, {T_26182_5_ctrl_is_load},
-                {T_26182_4_ctrl_is_load}, {T_26182_3_ctrl_is_load}, {T_26182_2_ctrl_is_load},
-                {T_26182_1_ctrl_is_load}, {T_26182_0_ctrl_is_load}};	// rob.scala:453:59
+  wire [31:0]       _GEN_34 =
+    {
+      {T_26182_0_ctrl_is_load},
+      {T_26182_0_ctrl_is_load},
+      {T_26182_0_ctrl_is_load},
+      {T_26182_0_ctrl_is_load},
+      {T_26182_0_ctrl_is_load},
+      {T_26182_0_ctrl_is_load},
+      {T_26182_0_ctrl_is_load},
+      {T_26182_0_ctrl_is_load},
+      {T_26182_23_ctrl_is_load},
+      {T_26182_22_ctrl_is_load},
+      {T_26182_21_ctrl_is_load},
+      {T_26182_20_ctrl_is_load},
+      {T_26182_19_ctrl_is_load},
+      {T_26182_18_ctrl_is_load},
+      {T_26182_17_ctrl_is_load},
+      {T_26182_16_ctrl_is_load},
+      {T_26182_15_ctrl_is_load},
+      {T_26182_14_ctrl_is_load},
+      {T_26182_13_ctrl_is_load},
+      {T_26182_12_ctrl_is_load},
+      {T_26182_11_ctrl_is_load},
+      {T_26182_10_ctrl_is_load},
+      {T_26182_9_ctrl_is_load},
+      {T_26182_8_ctrl_is_load},
+      {T_26182_7_ctrl_is_load},
+      {T_26182_6_ctrl_is_load},
+      {T_26182_5_ctrl_is_load},
+      {T_26182_4_ctrl_is_load},
+      {T_26182_3_ctrl_is_load},
+      {T_26182_2_ctrl_is_load},
+      {T_26182_1_ctrl_is_load},
+      {T_26182_0_ctrl_is_load}
+    };	// rob.scala:453:59
   wire              _GEN_35;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_35 = _GEN_34[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0]       _GEN_36 = {{T_26182_0_ctrl_is_sta}, {T_26182_0_ctrl_is_sta}, {T_26182_0_ctrl_is_sta},
-                {T_26182_0_ctrl_is_sta}, {T_26182_0_ctrl_is_sta}, {T_26182_0_ctrl_is_sta},
-                {T_26182_0_ctrl_is_sta}, {T_26182_0_ctrl_is_sta}, {T_26182_23_ctrl_is_sta},
-                {T_26182_22_ctrl_is_sta}, {T_26182_21_ctrl_is_sta}, {T_26182_20_ctrl_is_sta},
-                {T_26182_19_ctrl_is_sta}, {T_26182_18_ctrl_is_sta}, {T_26182_17_ctrl_is_sta},
-                {T_26182_16_ctrl_is_sta}, {T_26182_15_ctrl_is_sta}, {T_26182_14_ctrl_is_sta},
-                {T_26182_13_ctrl_is_sta}, {T_26182_12_ctrl_is_sta}, {T_26182_11_ctrl_is_sta},
-                {T_26182_10_ctrl_is_sta}, {T_26182_9_ctrl_is_sta}, {T_26182_8_ctrl_is_sta},
-                {T_26182_7_ctrl_is_sta}, {T_26182_6_ctrl_is_sta}, {T_26182_5_ctrl_is_sta},
-                {T_26182_4_ctrl_is_sta}, {T_26182_3_ctrl_is_sta}, {T_26182_2_ctrl_is_sta},
-                {T_26182_1_ctrl_is_sta}, {T_26182_0_ctrl_is_sta}};	// rob.scala:453:59
+  wire [31:0]       _GEN_36 =
+    {
+      {T_26182_0_ctrl_is_sta},
+      {T_26182_0_ctrl_is_sta},
+      {T_26182_0_ctrl_is_sta},
+      {T_26182_0_ctrl_is_sta},
+      {T_26182_0_ctrl_is_sta},
+      {T_26182_0_ctrl_is_sta},
+      {T_26182_0_ctrl_is_sta},
+      {T_26182_0_ctrl_is_sta},
+      {T_26182_23_ctrl_is_sta},
+      {T_26182_22_ctrl_is_sta},
+      {T_26182_21_ctrl_is_sta},
+      {T_26182_20_ctrl_is_sta},
+      {T_26182_19_ctrl_is_sta},
+      {T_26182_18_ctrl_is_sta},
+      {T_26182_17_ctrl_is_sta},
+      {T_26182_16_ctrl_is_sta},
+      {T_26182_15_ctrl_is_sta},
+      {T_26182_14_ctrl_is_sta},
+      {T_26182_13_ctrl_is_sta},
+      {T_26182_12_ctrl_is_sta},
+      {T_26182_11_ctrl_is_sta},
+      {T_26182_10_ctrl_is_sta},
+      {T_26182_9_ctrl_is_sta},
+      {T_26182_8_ctrl_is_sta},
+      {T_26182_7_ctrl_is_sta},
+      {T_26182_6_ctrl_is_sta},
+      {T_26182_5_ctrl_is_sta},
+      {T_26182_4_ctrl_is_sta},
+      {T_26182_3_ctrl_is_sta},
+      {T_26182_2_ctrl_is_sta},
+      {T_26182_1_ctrl_is_sta},
+      {T_26182_0_ctrl_is_sta}
+    };	// rob.scala:453:59
   wire              _GEN_37;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_37 = _GEN_36[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0]       _GEN_38 = {{T_26182_0_ctrl_is_std}, {T_26182_0_ctrl_is_std}, {T_26182_0_ctrl_is_std},
-                {T_26182_0_ctrl_is_std}, {T_26182_0_ctrl_is_std}, {T_26182_0_ctrl_is_std},
-                {T_26182_0_ctrl_is_std}, {T_26182_0_ctrl_is_std}, {T_26182_23_ctrl_is_std},
-                {T_26182_22_ctrl_is_std}, {T_26182_21_ctrl_is_std}, {T_26182_20_ctrl_is_std},
-                {T_26182_19_ctrl_is_std}, {T_26182_18_ctrl_is_std}, {T_26182_17_ctrl_is_std},
-                {T_26182_16_ctrl_is_std}, {T_26182_15_ctrl_is_std}, {T_26182_14_ctrl_is_std},
-                {T_26182_13_ctrl_is_std}, {T_26182_12_ctrl_is_std}, {T_26182_11_ctrl_is_std},
-                {T_26182_10_ctrl_is_std}, {T_26182_9_ctrl_is_std}, {T_26182_8_ctrl_is_std},
-                {T_26182_7_ctrl_is_std}, {T_26182_6_ctrl_is_std}, {T_26182_5_ctrl_is_std},
-                {T_26182_4_ctrl_is_std}, {T_26182_3_ctrl_is_std}, {T_26182_2_ctrl_is_std},
-                {T_26182_1_ctrl_is_std}, {T_26182_0_ctrl_is_std}};	// rob.scala:453:59
+  wire [31:0]       _GEN_38 =
+    {
+      {T_26182_0_ctrl_is_std},
+      {T_26182_0_ctrl_is_std},
+      {T_26182_0_ctrl_is_std},
+      {T_26182_0_ctrl_is_std},
+      {T_26182_0_ctrl_is_std},
+      {T_26182_0_ctrl_is_std},
+      {T_26182_0_ctrl_is_std},
+      {T_26182_0_ctrl_is_std},
+      {T_26182_23_ctrl_is_std},
+      {T_26182_22_ctrl_is_std},
+      {T_26182_21_ctrl_is_std},
+      {T_26182_20_ctrl_is_std},
+      {T_26182_19_ctrl_is_std},
+      {T_26182_18_ctrl_is_std},
+      {T_26182_17_ctrl_is_std},
+      {T_26182_16_ctrl_is_std},
+      {T_26182_15_ctrl_is_std},
+      {T_26182_14_ctrl_is_std},
+      {T_26182_13_ctrl_is_std},
+      {T_26182_12_ctrl_is_std},
+      {T_26182_11_ctrl_is_std},
+      {T_26182_10_ctrl_is_std},
+      {T_26182_9_ctrl_is_std},
+      {T_26182_8_ctrl_is_std},
+      {T_26182_7_ctrl_is_std},
+      {T_26182_6_ctrl_is_std},
+      {T_26182_5_ctrl_is_std},
+      {T_26182_4_ctrl_is_std},
+      {T_26182_3_ctrl_is_std},
+      {T_26182_2_ctrl_is_std},
+      {T_26182_1_ctrl_is_std},
+      {T_26182_0_ctrl_is_std}
+    };	// rob.scala:453:59
   wire              _GEN_39;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_39 = _GEN_38[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0][1:0]  _GEN_40 = {{T_26182_0_wakeup_delay}, {T_26182_0_wakeup_delay}, {T_26182_0_wakeup_delay},
-                {T_26182_0_wakeup_delay}, {T_26182_0_wakeup_delay}, {T_26182_0_wakeup_delay},
-                {T_26182_0_wakeup_delay}, {T_26182_0_wakeup_delay}, {T_26182_23_wakeup_delay},
-                {T_26182_22_wakeup_delay}, {T_26182_21_wakeup_delay}, {T_26182_20_wakeup_delay},
-                {T_26182_19_wakeup_delay}, {T_26182_18_wakeup_delay}, {T_26182_17_wakeup_delay},
-                {T_26182_16_wakeup_delay}, {T_26182_15_wakeup_delay}, {T_26182_14_wakeup_delay},
-                {T_26182_13_wakeup_delay}, {T_26182_12_wakeup_delay}, {T_26182_11_wakeup_delay},
-                {T_26182_10_wakeup_delay}, {T_26182_9_wakeup_delay}, {T_26182_8_wakeup_delay},
-                {T_26182_7_wakeup_delay}, {T_26182_6_wakeup_delay}, {T_26182_5_wakeup_delay},
-                {T_26182_4_wakeup_delay}, {T_26182_3_wakeup_delay}, {T_26182_2_wakeup_delay},
-                {T_26182_1_wakeup_delay}, {T_26182_0_wakeup_delay}};	// rob.scala:453:59
+  wire [31:0][1:0]  _GEN_40 =
+    {
+      {T_26182_0_wakeup_delay},
+      {T_26182_0_wakeup_delay},
+      {T_26182_0_wakeup_delay},
+      {T_26182_0_wakeup_delay},
+      {T_26182_0_wakeup_delay},
+      {T_26182_0_wakeup_delay},
+      {T_26182_0_wakeup_delay},
+      {T_26182_0_wakeup_delay},
+      {T_26182_23_wakeup_delay},
+      {T_26182_22_wakeup_delay},
+      {T_26182_21_wakeup_delay},
+      {T_26182_20_wakeup_delay},
+      {T_26182_19_wakeup_delay},
+      {T_26182_18_wakeup_delay},
+      {T_26182_17_wakeup_delay},
+      {T_26182_16_wakeup_delay},
+      {T_26182_15_wakeup_delay},
+      {T_26182_14_wakeup_delay},
+      {T_26182_13_wakeup_delay},
+      {T_26182_12_wakeup_delay},
+      {T_26182_11_wakeup_delay},
+      {T_26182_10_wakeup_delay},
+      {T_26182_9_wakeup_delay},
+      {T_26182_8_wakeup_delay},
+      {T_26182_7_wakeup_delay},
+      {T_26182_6_wakeup_delay},
+      {T_26182_5_wakeup_delay},
+      {T_26182_4_wakeup_delay},
+      {T_26182_3_wakeup_delay},
+      {T_26182_2_wakeup_delay},
+      {T_26182_1_wakeup_delay},
+      {T_26182_0_wakeup_delay}
+    };	// rob.scala:453:59
   wire [1:0]        _GEN_41;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_41 = _GEN_40[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0]       _GEN_42 = {{T_26182_0_allocate_brtag}, {T_26182_0_allocate_brtag}, {T_26182_0_allocate_brtag},
-                {T_26182_0_allocate_brtag}, {T_26182_0_allocate_brtag}, {T_26182_0_allocate_brtag},
-                {T_26182_0_allocate_brtag}, {T_26182_0_allocate_brtag}, {T_26182_23_allocate_brtag},
-                {T_26182_22_allocate_brtag}, {T_26182_21_allocate_brtag}, {T_26182_20_allocate_brtag},
-                {T_26182_19_allocate_brtag}, {T_26182_18_allocate_brtag}, {T_26182_17_allocate_brtag},
-                {T_26182_16_allocate_brtag}, {T_26182_15_allocate_brtag}, {T_26182_14_allocate_brtag},
-                {T_26182_13_allocate_brtag}, {T_26182_12_allocate_brtag}, {T_26182_11_allocate_brtag},
-                {T_26182_10_allocate_brtag}, {T_26182_9_allocate_brtag}, {T_26182_8_allocate_brtag},
-                {T_26182_7_allocate_brtag}, {T_26182_6_allocate_brtag}, {T_26182_5_allocate_brtag},
-                {T_26182_4_allocate_brtag}, {T_26182_3_allocate_brtag}, {T_26182_2_allocate_brtag},
-                {T_26182_1_allocate_brtag}, {T_26182_0_allocate_brtag}};	// rob.scala:453:59
+  wire [31:0]       _GEN_42 =
+    {
+      {T_26182_0_allocate_brtag},
+      {T_26182_0_allocate_brtag},
+      {T_26182_0_allocate_brtag},
+      {T_26182_0_allocate_brtag},
+      {T_26182_0_allocate_brtag},
+      {T_26182_0_allocate_brtag},
+      {T_26182_0_allocate_brtag},
+      {T_26182_0_allocate_brtag},
+      {T_26182_23_allocate_brtag},
+      {T_26182_22_allocate_brtag},
+      {T_26182_21_allocate_brtag},
+      {T_26182_20_allocate_brtag},
+      {T_26182_19_allocate_brtag},
+      {T_26182_18_allocate_brtag},
+      {T_26182_17_allocate_brtag},
+      {T_26182_16_allocate_brtag},
+      {T_26182_15_allocate_brtag},
+      {T_26182_14_allocate_brtag},
+      {T_26182_13_allocate_brtag},
+      {T_26182_12_allocate_brtag},
+      {T_26182_11_allocate_brtag},
+      {T_26182_10_allocate_brtag},
+      {T_26182_9_allocate_brtag},
+      {T_26182_8_allocate_brtag},
+      {T_26182_7_allocate_brtag},
+      {T_26182_6_allocate_brtag},
+      {T_26182_5_allocate_brtag},
+      {T_26182_4_allocate_brtag},
+      {T_26182_3_allocate_brtag},
+      {T_26182_2_allocate_brtag},
+      {T_26182_1_allocate_brtag},
+      {T_26182_0_allocate_brtag}
+    };	// rob.scala:453:59
   wire              _GEN_43;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_43 = _GEN_42[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0]       _GEN_44 = {{T_26182_0_is_br_or_jmp}, {T_26182_0_is_br_or_jmp}, {T_26182_0_is_br_or_jmp},
-                {T_26182_0_is_br_or_jmp}, {T_26182_0_is_br_or_jmp}, {T_26182_0_is_br_or_jmp},
-                {T_26182_0_is_br_or_jmp}, {T_26182_0_is_br_or_jmp}, {T_26182_23_is_br_or_jmp},
-                {T_26182_22_is_br_or_jmp}, {T_26182_21_is_br_or_jmp}, {T_26182_20_is_br_or_jmp},
-                {T_26182_19_is_br_or_jmp}, {T_26182_18_is_br_or_jmp}, {T_26182_17_is_br_or_jmp},
-                {T_26182_16_is_br_or_jmp}, {T_26182_15_is_br_or_jmp}, {T_26182_14_is_br_or_jmp},
-                {T_26182_13_is_br_or_jmp}, {T_26182_12_is_br_or_jmp}, {T_26182_11_is_br_or_jmp},
-                {T_26182_10_is_br_or_jmp}, {T_26182_9_is_br_or_jmp}, {T_26182_8_is_br_or_jmp},
-                {T_26182_7_is_br_or_jmp}, {T_26182_6_is_br_or_jmp}, {T_26182_5_is_br_or_jmp},
-                {T_26182_4_is_br_or_jmp}, {T_26182_3_is_br_or_jmp}, {T_26182_2_is_br_or_jmp},
-                {T_26182_1_is_br_or_jmp}, {T_26182_0_is_br_or_jmp}};	// rob.scala:453:59
+  wire [31:0]       _GEN_44 =
+    {
+      {T_26182_0_is_br_or_jmp},
+      {T_26182_0_is_br_or_jmp},
+      {T_26182_0_is_br_or_jmp},
+      {T_26182_0_is_br_or_jmp},
+      {T_26182_0_is_br_or_jmp},
+      {T_26182_0_is_br_or_jmp},
+      {T_26182_0_is_br_or_jmp},
+      {T_26182_0_is_br_or_jmp},
+      {T_26182_23_is_br_or_jmp},
+      {T_26182_22_is_br_or_jmp},
+      {T_26182_21_is_br_or_jmp},
+      {T_26182_20_is_br_or_jmp},
+      {T_26182_19_is_br_or_jmp},
+      {T_26182_18_is_br_or_jmp},
+      {T_26182_17_is_br_or_jmp},
+      {T_26182_16_is_br_or_jmp},
+      {T_26182_15_is_br_or_jmp},
+      {T_26182_14_is_br_or_jmp},
+      {T_26182_13_is_br_or_jmp},
+      {T_26182_12_is_br_or_jmp},
+      {T_26182_11_is_br_or_jmp},
+      {T_26182_10_is_br_or_jmp},
+      {T_26182_9_is_br_or_jmp},
+      {T_26182_8_is_br_or_jmp},
+      {T_26182_7_is_br_or_jmp},
+      {T_26182_6_is_br_or_jmp},
+      {T_26182_5_is_br_or_jmp},
+      {T_26182_4_is_br_or_jmp},
+      {T_26182_3_is_br_or_jmp},
+      {T_26182_2_is_br_or_jmp},
+      {T_26182_1_is_br_or_jmp},
+      {T_26182_0_is_br_or_jmp}
+    };	// rob.scala:453:59
   wire              _GEN_45;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_45 = _GEN_44[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0]       _GEN_46 = {{T_26182_0_is_jump}, {T_26182_0_is_jump}, {T_26182_0_is_jump}, {T_26182_0_is_jump},
-                {T_26182_0_is_jump}, {T_26182_0_is_jump}, {T_26182_0_is_jump}, {T_26182_0_is_jump},
-                {T_26182_23_is_jump}, {T_26182_22_is_jump}, {T_26182_21_is_jump}, {T_26182_20_is_jump},
-                {T_26182_19_is_jump}, {T_26182_18_is_jump}, {T_26182_17_is_jump}, {T_26182_16_is_jump},
-                {T_26182_15_is_jump}, {T_26182_14_is_jump}, {T_26182_13_is_jump}, {T_26182_12_is_jump},
-                {T_26182_11_is_jump}, {T_26182_10_is_jump}, {T_26182_9_is_jump}, {T_26182_8_is_jump},
-                {T_26182_7_is_jump}, {T_26182_6_is_jump}, {T_26182_5_is_jump}, {T_26182_4_is_jump},
-                {T_26182_3_is_jump}, {T_26182_2_is_jump}, {T_26182_1_is_jump}, {T_26182_0_is_jump}};	// rob.scala:453:59
+  wire [31:0]       _GEN_46 =
+    {
+      {T_26182_0_is_jump},
+      {T_26182_0_is_jump},
+      {T_26182_0_is_jump},
+      {T_26182_0_is_jump},
+      {T_26182_0_is_jump},
+      {T_26182_0_is_jump},
+      {T_26182_0_is_jump},
+      {T_26182_0_is_jump},
+      {T_26182_23_is_jump},
+      {T_26182_22_is_jump},
+      {T_26182_21_is_jump},
+      {T_26182_20_is_jump},
+      {T_26182_19_is_jump},
+      {T_26182_18_is_jump},
+      {T_26182_17_is_jump},
+      {T_26182_16_is_jump},
+      {T_26182_15_is_jump},
+      {T_26182_14_is_jump},
+      {T_26182_13_is_jump},
+      {T_26182_12_is_jump},
+      {T_26182_11_is_jump},
+      {T_26182_10_is_jump},
+      {T_26182_9_is_jump},
+      {T_26182_8_is_jump},
+      {T_26182_7_is_jump},
+      {T_26182_6_is_jump},
+      {T_26182_5_is_jump},
+      {T_26182_4_is_jump},
+      {T_26182_3_is_jump},
+      {T_26182_2_is_jump},
+      {T_26182_1_is_jump},
+      {T_26182_0_is_jump}
+    };	// rob.scala:453:59
   wire              _GEN_47;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_47 = _GEN_46[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0]       _GEN_48 = {{T_26182_0_is_jal}, {T_26182_0_is_jal}, {T_26182_0_is_jal}, {T_26182_0_is_jal},
-                {T_26182_0_is_jal}, {T_26182_0_is_jal}, {T_26182_0_is_jal}, {T_26182_0_is_jal},
-                {T_26182_23_is_jal}, {T_26182_22_is_jal}, {T_26182_21_is_jal}, {T_26182_20_is_jal},
-                {T_26182_19_is_jal}, {T_26182_18_is_jal}, {T_26182_17_is_jal}, {T_26182_16_is_jal},
-                {T_26182_15_is_jal}, {T_26182_14_is_jal}, {T_26182_13_is_jal}, {T_26182_12_is_jal},
-                {T_26182_11_is_jal}, {T_26182_10_is_jal}, {T_26182_9_is_jal}, {T_26182_8_is_jal},
-                {T_26182_7_is_jal}, {T_26182_6_is_jal}, {T_26182_5_is_jal}, {T_26182_4_is_jal},
-                {T_26182_3_is_jal}, {T_26182_2_is_jal}, {T_26182_1_is_jal}, {T_26182_0_is_jal}};	// rob.scala:453:59
+  wire [31:0]       _GEN_48 =
+    {
+      {T_26182_0_is_jal},
+      {T_26182_0_is_jal},
+      {T_26182_0_is_jal},
+      {T_26182_0_is_jal},
+      {T_26182_0_is_jal},
+      {T_26182_0_is_jal},
+      {T_26182_0_is_jal},
+      {T_26182_0_is_jal},
+      {T_26182_23_is_jal},
+      {T_26182_22_is_jal},
+      {T_26182_21_is_jal},
+      {T_26182_20_is_jal},
+      {T_26182_19_is_jal},
+      {T_26182_18_is_jal},
+      {T_26182_17_is_jal},
+      {T_26182_16_is_jal},
+      {T_26182_15_is_jal},
+      {T_26182_14_is_jal},
+      {T_26182_13_is_jal},
+      {T_26182_12_is_jal},
+      {T_26182_11_is_jal},
+      {T_26182_10_is_jal},
+      {T_26182_9_is_jal},
+      {T_26182_8_is_jal},
+      {T_26182_7_is_jal},
+      {T_26182_6_is_jal},
+      {T_26182_5_is_jal},
+      {T_26182_4_is_jal},
+      {T_26182_3_is_jal},
+      {T_26182_2_is_jal},
+      {T_26182_1_is_jal},
+      {T_26182_0_is_jal}
+    };	// rob.scala:453:59
   wire              _GEN_49;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_49 = _GEN_48[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0]       _GEN_50 = {{T_26182_0_is_ret}, {T_26182_0_is_ret}, {T_26182_0_is_ret}, {T_26182_0_is_ret},
-                {T_26182_0_is_ret}, {T_26182_0_is_ret}, {T_26182_0_is_ret}, {T_26182_0_is_ret},
-                {T_26182_23_is_ret}, {T_26182_22_is_ret}, {T_26182_21_is_ret}, {T_26182_20_is_ret},
-                {T_26182_19_is_ret}, {T_26182_18_is_ret}, {T_26182_17_is_ret}, {T_26182_16_is_ret},
-                {T_26182_15_is_ret}, {T_26182_14_is_ret}, {T_26182_13_is_ret}, {T_26182_12_is_ret},
-                {T_26182_11_is_ret}, {T_26182_10_is_ret}, {T_26182_9_is_ret}, {T_26182_8_is_ret},
-                {T_26182_7_is_ret}, {T_26182_6_is_ret}, {T_26182_5_is_ret}, {T_26182_4_is_ret},
-                {T_26182_3_is_ret}, {T_26182_2_is_ret}, {T_26182_1_is_ret}, {T_26182_0_is_ret}};	// rob.scala:453:59
+  wire [31:0]       _GEN_50 =
+    {
+      {T_26182_0_is_ret},
+      {T_26182_0_is_ret},
+      {T_26182_0_is_ret},
+      {T_26182_0_is_ret},
+      {T_26182_0_is_ret},
+      {T_26182_0_is_ret},
+      {T_26182_0_is_ret},
+      {T_26182_0_is_ret},
+      {T_26182_23_is_ret},
+      {T_26182_22_is_ret},
+      {T_26182_21_is_ret},
+      {T_26182_20_is_ret},
+      {T_26182_19_is_ret},
+      {T_26182_18_is_ret},
+      {T_26182_17_is_ret},
+      {T_26182_16_is_ret},
+      {T_26182_15_is_ret},
+      {T_26182_14_is_ret},
+      {T_26182_13_is_ret},
+      {T_26182_12_is_ret},
+      {T_26182_11_is_ret},
+      {T_26182_10_is_ret},
+      {T_26182_9_is_ret},
+      {T_26182_8_is_ret},
+      {T_26182_7_is_ret},
+      {T_26182_6_is_ret},
+      {T_26182_5_is_ret},
+      {T_26182_4_is_ret},
+      {T_26182_3_is_ret},
+      {T_26182_2_is_ret},
+      {T_26182_1_is_ret},
+      {T_26182_0_is_ret}
+    };	// rob.scala:453:59
   wire              _GEN_51;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_51 = _GEN_50[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0]       _GEN_52 = {{T_26182_0_is_call}, {T_26182_0_is_call}, {T_26182_0_is_call}, {T_26182_0_is_call},
-                {T_26182_0_is_call}, {T_26182_0_is_call}, {T_26182_0_is_call}, {T_26182_0_is_call},
-                {T_26182_23_is_call}, {T_26182_22_is_call}, {T_26182_21_is_call}, {T_26182_20_is_call},
-                {T_26182_19_is_call}, {T_26182_18_is_call}, {T_26182_17_is_call}, {T_26182_16_is_call},
-                {T_26182_15_is_call}, {T_26182_14_is_call}, {T_26182_13_is_call}, {T_26182_12_is_call},
-                {T_26182_11_is_call}, {T_26182_10_is_call}, {T_26182_9_is_call}, {T_26182_8_is_call},
-                {T_26182_7_is_call}, {T_26182_6_is_call}, {T_26182_5_is_call}, {T_26182_4_is_call},
-                {T_26182_3_is_call}, {T_26182_2_is_call}, {T_26182_1_is_call}, {T_26182_0_is_call}};	// rob.scala:453:59
+  wire [31:0]       _GEN_52 =
+    {
+      {T_26182_0_is_call},
+      {T_26182_0_is_call},
+      {T_26182_0_is_call},
+      {T_26182_0_is_call},
+      {T_26182_0_is_call},
+      {T_26182_0_is_call},
+      {T_26182_0_is_call},
+      {T_26182_0_is_call},
+      {T_26182_23_is_call},
+      {T_26182_22_is_call},
+      {T_26182_21_is_call},
+      {T_26182_20_is_call},
+      {T_26182_19_is_call},
+      {T_26182_18_is_call},
+      {T_26182_17_is_call},
+      {T_26182_16_is_call},
+      {T_26182_15_is_call},
+      {T_26182_14_is_call},
+      {T_26182_13_is_call},
+      {T_26182_12_is_call},
+      {T_26182_11_is_call},
+      {T_26182_10_is_call},
+      {T_26182_9_is_call},
+      {T_26182_8_is_call},
+      {T_26182_7_is_call},
+      {T_26182_6_is_call},
+      {T_26182_5_is_call},
+      {T_26182_4_is_call},
+      {T_26182_3_is_call},
+      {T_26182_2_is_call},
+      {T_26182_1_is_call},
+      {T_26182_0_is_call}
+    };	// rob.scala:453:59
   wire              _GEN_53;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_53 = _GEN_52[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0][7:0]  _GEN_54 = {{T_26182_0_br_mask}, {T_26182_0_br_mask}, {T_26182_0_br_mask}, {T_26182_0_br_mask},
-                {T_26182_0_br_mask}, {T_26182_0_br_mask}, {T_26182_0_br_mask}, {T_26182_0_br_mask},
-                {T_26182_23_br_mask}, {T_26182_22_br_mask}, {T_26182_21_br_mask}, {T_26182_20_br_mask},
-                {T_26182_19_br_mask}, {T_26182_18_br_mask}, {T_26182_17_br_mask}, {T_26182_16_br_mask},
-                {T_26182_15_br_mask}, {T_26182_14_br_mask}, {T_26182_13_br_mask}, {T_26182_12_br_mask},
-                {T_26182_11_br_mask}, {T_26182_10_br_mask}, {T_26182_9_br_mask}, {T_26182_8_br_mask},
-                {T_26182_7_br_mask}, {T_26182_6_br_mask}, {T_26182_5_br_mask}, {T_26182_4_br_mask},
-                {T_26182_3_br_mask}, {T_26182_2_br_mask}, {T_26182_1_br_mask}, {T_26182_0_br_mask}};	// rob.scala:453:59
+  wire [31:0][7:0]  _GEN_54 =
+    {
+      {T_26182_0_br_mask},
+      {T_26182_0_br_mask},
+      {T_26182_0_br_mask},
+      {T_26182_0_br_mask},
+      {T_26182_0_br_mask},
+      {T_26182_0_br_mask},
+      {T_26182_0_br_mask},
+      {T_26182_0_br_mask},
+      {T_26182_23_br_mask},
+      {T_26182_22_br_mask},
+      {T_26182_21_br_mask},
+      {T_26182_20_br_mask},
+      {T_26182_19_br_mask},
+      {T_26182_18_br_mask},
+      {T_26182_17_br_mask},
+      {T_26182_16_br_mask},
+      {T_26182_15_br_mask},
+      {T_26182_14_br_mask},
+      {T_26182_13_br_mask},
+      {T_26182_12_br_mask},
+      {T_26182_11_br_mask},
+      {T_26182_10_br_mask},
+      {T_26182_9_br_mask},
+      {T_26182_8_br_mask},
+      {T_26182_7_br_mask},
+      {T_26182_6_br_mask},
+      {T_26182_5_br_mask},
+      {T_26182_4_br_mask},
+      {T_26182_3_br_mask},
+      {T_26182_2_br_mask},
+      {T_26182_1_br_mask},
+      {T_26182_0_br_mask}
+    };	// rob.scala:453:59
   wire [7:0]        _GEN_55;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_55 = _GEN_54[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0][2:0]  _GEN_56 = {{T_26182_0_br_tag}, {T_26182_0_br_tag}, {T_26182_0_br_tag}, {T_26182_0_br_tag},
-                {T_26182_0_br_tag}, {T_26182_0_br_tag}, {T_26182_0_br_tag}, {T_26182_0_br_tag},
-                {T_26182_23_br_tag}, {T_26182_22_br_tag}, {T_26182_21_br_tag}, {T_26182_20_br_tag},
-                {T_26182_19_br_tag}, {T_26182_18_br_tag}, {T_26182_17_br_tag}, {T_26182_16_br_tag},
-                {T_26182_15_br_tag}, {T_26182_14_br_tag}, {T_26182_13_br_tag}, {T_26182_12_br_tag},
-                {T_26182_11_br_tag}, {T_26182_10_br_tag}, {T_26182_9_br_tag}, {T_26182_8_br_tag},
-                {T_26182_7_br_tag}, {T_26182_6_br_tag}, {T_26182_5_br_tag}, {T_26182_4_br_tag},
-                {T_26182_3_br_tag}, {T_26182_2_br_tag}, {T_26182_1_br_tag}, {T_26182_0_br_tag}};	// rob.scala:453:59
+  wire [31:0][2:0]  _GEN_56 =
+    {
+      {T_26182_0_br_tag},
+      {T_26182_0_br_tag},
+      {T_26182_0_br_tag},
+      {T_26182_0_br_tag},
+      {T_26182_0_br_tag},
+      {T_26182_0_br_tag},
+      {T_26182_0_br_tag},
+      {T_26182_0_br_tag},
+      {T_26182_23_br_tag},
+      {T_26182_22_br_tag},
+      {T_26182_21_br_tag},
+      {T_26182_20_br_tag},
+      {T_26182_19_br_tag},
+      {T_26182_18_br_tag},
+      {T_26182_17_br_tag},
+      {T_26182_16_br_tag},
+      {T_26182_15_br_tag},
+      {T_26182_14_br_tag},
+      {T_26182_13_br_tag},
+      {T_26182_12_br_tag},
+      {T_26182_11_br_tag},
+      {T_26182_10_br_tag},
+      {T_26182_9_br_tag},
+      {T_26182_8_br_tag},
+      {T_26182_7_br_tag},
+      {T_26182_6_br_tag},
+      {T_26182_5_br_tag},
+      {T_26182_4_br_tag},
+      {T_26182_3_br_tag},
+      {T_26182_2_br_tag},
+      {T_26182_1_br_tag},
+      {T_26182_0_br_tag}
+    };	// rob.scala:453:59
   wire [2:0]        _GEN_57;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_57 = _GEN_56[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0]       _GEN_58 = {{T_26182_0_br_prediction_bpd_predict_val}, {T_26182_0_br_prediction_bpd_predict_val},
-                {T_26182_0_br_prediction_bpd_predict_val}, {T_26182_0_br_prediction_bpd_predict_val},
-                {T_26182_0_br_prediction_bpd_predict_val}, {T_26182_0_br_prediction_bpd_predict_val},
-                {T_26182_0_br_prediction_bpd_predict_val}, {T_26182_0_br_prediction_bpd_predict_val},
-                {T_26182_23_br_prediction_bpd_predict_val}, {T_26182_22_br_prediction_bpd_predict_val},
-                {T_26182_21_br_prediction_bpd_predict_val}, {T_26182_20_br_prediction_bpd_predict_val},
-                {T_26182_19_br_prediction_bpd_predict_val}, {T_26182_18_br_prediction_bpd_predict_val},
-                {T_26182_17_br_prediction_bpd_predict_val}, {T_26182_16_br_prediction_bpd_predict_val},
-                {T_26182_15_br_prediction_bpd_predict_val}, {T_26182_14_br_prediction_bpd_predict_val},
-                {T_26182_13_br_prediction_bpd_predict_val}, {T_26182_12_br_prediction_bpd_predict_val},
-                {T_26182_11_br_prediction_bpd_predict_val}, {T_26182_10_br_prediction_bpd_predict_val},
-                {T_26182_9_br_prediction_bpd_predict_val}, {T_26182_8_br_prediction_bpd_predict_val},
-                {T_26182_7_br_prediction_bpd_predict_val}, {T_26182_6_br_prediction_bpd_predict_val},
-                {T_26182_5_br_prediction_bpd_predict_val}, {T_26182_4_br_prediction_bpd_predict_val},
-                {T_26182_3_br_prediction_bpd_predict_val}, {T_26182_2_br_prediction_bpd_predict_val},
-                {T_26182_1_br_prediction_bpd_predict_val}, {T_26182_0_br_prediction_bpd_predict_val}};	// rob.scala:453:59
+  wire [31:0]       _GEN_58 =
+    {
+      {T_26182_0_br_prediction_bpd_predict_val},
+      {T_26182_0_br_prediction_bpd_predict_val},
+      {T_26182_0_br_prediction_bpd_predict_val},
+      {T_26182_0_br_prediction_bpd_predict_val},
+      {T_26182_0_br_prediction_bpd_predict_val},
+      {T_26182_0_br_prediction_bpd_predict_val},
+      {T_26182_0_br_prediction_bpd_predict_val},
+      {T_26182_0_br_prediction_bpd_predict_val},
+      {T_26182_23_br_prediction_bpd_predict_val},
+      {T_26182_22_br_prediction_bpd_predict_val},
+      {T_26182_21_br_prediction_bpd_predict_val},
+      {T_26182_20_br_prediction_bpd_predict_val},
+      {T_26182_19_br_prediction_bpd_predict_val},
+      {T_26182_18_br_prediction_bpd_predict_val},
+      {T_26182_17_br_prediction_bpd_predict_val},
+      {T_26182_16_br_prediction_bpd_predict_val},
+      {T_26182_15_br_prediction_bpd_predict_val},
+      {T_26182_14_br_prediction_bpd_predict_val},
+      {T_26182_13_br_prediction_bpd_predict_val},
+      {T_26182_12_br_prediction_bpd_predict_val},
+      {T_26182_11_br_prediction_bpd_predict_val},
+      {T_26182_10_br_prediction_bpd_predict_val},
+      {T_26182_9_br_prediction_bpd_predict_val},
+      {T_26182_8_br_prediction_bpd_predict_val},
+      {T_26182_7_br_prediction_bpd_predict_val},
+      {T_26182_6_br_prediction_bpd_predict_val},
+      {T_26182_5_br_prediction_bpd_predict_val},
+      {T_26182_4_br_prediction_bpd_predict_val},
+      {T_26182_3_br_prediction_bpd_predict_val},
+      {T_26182_2_br_prediction_bpd_predict_val},
+      {T_26182_1_br_prediction_bpd_predict_val},
+      {T_26182_0_br_prediction_bpd_predict_val}
+    };	// rob.scala:453:59
   wire              _GEN_59;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_59 = _GEN_58[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0]       _GEN_60 = {{T_26182_0_br_prediction_bpd_predict_taken}, {T_26182_0_br_prediction_bpd_predict_taken},
-                {T_26182_0_br_prediction_bpd_predict_taken}, {T_26182_0_br_prediction_bpd_predict_taken},
-                {T_26182_0_br_prediction_bpd_predict_taken}, {T_26182_0_br_prediction_bpd_predict_taken},
-                {T_26182_0_br_prediction_bpd_predict_taken}, {T_26182_0_br_prediction_bpd_predict_taken},
-                {T_26182_23_br_prediction_bpd_predict_taken}, {T_26182_22_br_prediction_bpd_predict_taken},
-                {T_26182_21_br_prediction_bpd_predict_taken}, {T_26182_20_br_prediction_bpd_predict_taken},
-                {T_26182_19_br_prediction_bpd_predict_taken}, {T_26182_18_br_prediction_bpd_predict_taken},
-                {T_26182_17_br_prediction_bpd_predict_taken}, {T_26182_16_br_prediction_bpd_predict_taken},
-                {T_26182_15_br_prediction_bpd_predict_taken}, {T_26182_14_br_prediction_bpd_predict_taken},
-                {T_26182_13_br_prediction_bpd_predict_taken}, {T_26182_12_br_prediction_bpd_predict_taken},
-                {T_26182_11_br_prediction_bpd_predict_taken}, {T_26182_10_br_prediction_bpd_predict_taken},
-                {T_26182_9_br_prediction_bpd_predict_taken}, {T_26182_8_br_prediction_bpd_predict_taken},
-                {T_26182_7_br_prediction_bpd_predict_taken}, {T_26182_6_br_prediction_bpd_predict_taken},
-                {T_26182_5_br_prediction_bpd_predict_taken}, {T_26182_4_br_prediction_bpd_predict_taken},
-                {T_26182_3_br_prediction_bpd_predict_taken}, {T_26182_2_br_prediction_bpd_predict_taken},
-                {T_26182_1_br_prediction_bpd_predict_taken}, {T_26182_0_br_prediction_bpd_predict_taken}};	// rob.scala:453:59
+  wire [31:0]       _GEN_60 =
+    {
+      {T_26182_0_br_prediction_bpd_predict_taken},
+      {T_26182_0_br_prediction_bpd_predict_taken},
+      {T_26182_0_br_prediction_bpd_predict_taken},
+      {T_26182_0_br_prediction_bpd_predict_taken},
+      {T_26182_0_br_prediction_bpd_predict_taken},
+      {T_26182_0_br_prediction_bpd_predict_taken},
+      {T_26182_0_br_prediction_bpd_predict_taken},
+      {T_26182_0_br_prediction_bpd_predict_taken},
+      {T_26182_23_br_prediction_bpd_predict_taken},
+      {T_26182_22_br_prediction_bpd_predict_taken},
+      {T_26182_21_br_prediction_bpd_predict_taken},
+      {T_26182_20_br_prediction_bpd_predict_taken},
+      {T_26182_19_br_prediction_bpd_predict_taken},
+      {T_26182_18_br_prediction_bpd_predict_taken},
+      {T_26182_17_br_prediction_bpd_predict_taken},
+      {T_26182_16_br_prediction_bpd_predict_taken},
+      {T_26182_15_br_prediction_bpd_predict_taken},
+      {T_26182_14_br_prediction_bpd_predict_taken},
+      {T_26182_13_br_prediction_bpd_predict_taken},
+      {T_26182_12_br_prediction_bpd_predict_taken},
+      {T_26182_11_br_prediction_bpd_predict_taken},
+      {T_26182_10_br_prediction_bpd_predict_taken},
+      {T_26182_9_br_prediction_bpd_predict_taken},
+      {T_26182_8_br_prediction_bpd_predict_taken},
+      {T_26182_7_br_prediction_bpd_predict_taken},
+      {T_26182_6_br_prediction_bpd_predict_taken},
+      {T_26182_5_br_prediction_bpd_predict_taken},
+      {T_26182_4_br_prediction_bpd_predict_taken},
+      {T_26182_3_br_prediction_bpd_predict_taken},
+      {T_26182_2_br_prediction_bpd_predict_taken},
+      {T_26182_1_br_prediction_bpd_predict_taken},
+      {T_26182_0_br_prediction_bpd_predict_taken}
+    };	// rob.scala:453:59
   wire              _GEN_61;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_61 = _GEN_60[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0]       _GEN_62 = {{T_26182_0_br_prediction_btb_hit}, {T_26182_0_br_prediction_btb_hit},
-                {T_26182_0_br_prediction_btb_hit}, {T_26182_0_br_prediction_btb_hit},
-                {T_26182_0_br_prediction_btb_hit}, {T_26182_0_br_prediction_btb_hit},
-                {T_26182_0_br_prediction_btb_hit}, {T_26182_0_br_prediction_btb_hit},
-                {T_26182_23_br_prediction_btb_hit}, {T_26182_22_br_prediction_btb_hit},
-                {T_26182_21_br_prediction_btb_hit}, {T_26182_20_br_prediction_btb_hit},
-                {T_26182_19_br_prediction_btb_hit}, {T_26182_18_br_prediction_btb_hit},
-                {T_26182_17_br_prediction_btb_hit}, {T_26182_16_br_prediction_btb_hit},
-                {T_26182_15_br_prediction_btb_hit}, {T_26182_14_br_prediction_btb_hit},
-                {T_26182_13_br_prediction_btb_hit}, {T_26182_12_br_prediction_btb_hit},
-                {T_26182_11_br_prediction_btb_hit}, {T_26182_10_br_prediction_btb_hit},
-                {T_26182_9_br_prediction_btb_hit}, {T_26182_8_br_prediction_btb_hit},
-                {T_26182_7_br_prediction_btb_hit}, {T_26182_6_br_prediction_btb_hit},
-                {T_26182_5_br_prediction_btb_hit}, {T_26182_4_br_prediction_btb_hit},
-                {T_26182_3_br_prediction_btb_hit}, {T_26182_2_br_prediction_btb_hit},
-                {T_26182_1_br_prediction_btb_hit}, {T_26182_0_br_prediction_btb_hit}};	// rob.scala:453:59
+  wire [31:0]       _GEN_62 =
+    {
+      {T_26182_0_br_prediction_btb_hit},
+      {T_26182_0_br_prediction_btb_hit},
+      {T_26182_0_br_prediction_btb_hit},
+      {T_26182_0_br_prediction_btb_hit},
+      {T_26182_0_br_prediction_btb_hit},
+      {T_26182_0_br_prediction_btb_hit},
+      {T_26182_0_br_prediction_btb_hit},
+      {T_26182_0_br_prediction_btb_hit},
+      {T_26182_23_br_prediction_btb_hit},
+      {T_26182_22_br_prediction_btb_hit},
+      {T_26182_21_br_prediction_btb_hit},
+      {T_26182_20_br_prediction_btb_hit},
+      {T_26182_19_br_prediction_btb_hit},
+      {T_26182_18_br_prediction_btb_hit},
+      {T_26182_17_br_prediction_btb_hit},
+      {T_26182_16_br_prediction_btb_hit},
+      {T_26182_15_br_prediction_btb_hit},
+      {T_26182_14_br_prediction_btb_hit},
+      {T_26182_13_br_prediction_btb_hit},
+      {T_26182_12_br_prediction_btb_hit},
+      {T_26182_11_br_prediction_btb_hit},
+      {T_26182_10_br_prediction_btb_hit},
+      {T_26182_9_br_prediction_btb_hit},
+      {T_26182_8_br_prediction_btb_hit},
+      {T_26182_7_br_prediction_btb_hit},
+      {T_26182_6_br_prediction_btb_hit},
+      {T_26182_5_br_prediction_btb_hit},
+      {T_26182_4_br_prediction_btb_hit},
+      {T_26182_3_br_prediction_btb_hit},
+      {T_26182_2_br_prediction_btb_hit},
+      {T_26182_1_br_prediction_btb_hit},
+      {T_26182_0_br_prediction_btb_hit}
+    };	// rob.scala:453:59
   wire              _GEN_63;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_63 = _GEN_62[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0]       _GEN_64 = {{T_26182_0_br_prediction_btb_predicted}, {T_26182_0_br_prediction_btb_predicted},
-                {T_26182_0_br_prediction_btb_predicted}, {T_26182_0_br_prediction_btb_predicted},
-                {T_26182_0_br_prediction_btb_predicted}, {T_26182_0_br_prediction_btb_predicted},
-                {T_26182_0_br_prediction_btb_predicted}, {T_26182_0_br_prediction_btb_predicted},
-                {T_26182_23_br_prediction_btb_predicted}, {T_26182_22_br_prediction_btb_predicted},
-                {T_26182_21_br_prediction_btb_predicted}, {T_26182_20_br_prediction_btb_predicted},
-                {T_26182_19_br_prediction_btb_predicted}, {T_26182_18_br_prediction_btb_predicted},
-                {T_26182_17_br_prediction_btb_predicted}, {T_26182_16_br_prediction_btb_predicted},
-                {T_26182_15_br_prediction_btb_predicted}, {T_26182_14_br_prediction_btb_predicted},
-                {T_26182_13_br_prediction_btb_predicted}, {T_26182_12_br_prediction_btb_predicted},
-                {T_26182_11_br_prediction_btb_predicted}, {T_26182_10_br_prediction_btb_predicted},
-                {T_26182_9_br_prediction_btb_predicted}, {T_26182_8_br_prediction_btb_predicted},
-                {T_26182_7_br_prediction_btb_predicted}, {T_26182_6_br_prediction_btb_predicted},
-                {T_26182_5_br_prediction_btb_predicted}, {T_26182_4_br_prediction_btb_predicted},
-                {T_26182_3_br_prediction_btb_predicted}, {T_26182_2_br_prediction_btb_predicted},
-                {T_26182_1_br_prediction_btb_predicted}, {T_26182_0_br_prediction_btb_predicted}};	// rob.scala:453:59
+  wire [31:0]       _GEN_64 =
+    {
+      {T_26182_0_br_prediction_btb_predicted},
+      {T_26182_0_br_prediction_btb_predicted},
+      {T_26182_0_br_prediction_btb_predicted},
+      {T_26182_0_br_prediction_btb_predicted},
+      {T_26182_0_br_prediction_btb_predicted},
+      {T_26182_0_br_prediction_btb_predicted},
+      {T_26182_0_br_prediction_btb_predicted},
+      {T_26182_0_br_prediction_btb_predicted},
+      {T_26182_23_br_prediction_btb_predicted},
+      {T_26182_22_br_prediction_btb_predicted},
+      {T_26182_21_br_prediction_btb_predicted},
+      {T_26182_20_br_prediction_btb_predicted},
+      {T_26182_19_br_prediction_btb_predicted},
+      {T_26182_18_br_prediction_btb_predicted},
+      {T_26182_17_br_prediction_btb_predicted},
+      {T_26182_16_br_prediction_btb_predicted},
+      {T_26182_15_br_prediction_btb_predicted},
+      {T_26182_14_br_prediction_btb_predicted},
+      {T_26182_13_br_prediction_btb_predicted},
+      {T_26182_12_br_prediction_btb_predicted},
+      {T_26182_11_br_prediction_btb_predicted},
+      {T_26182_10_br_prediction_btb_predicted},
+      {T_26182_9_br_prediction_btb_predicted},
+      {T_26182_8_br_prediction_btb_predicted},
+      {T_26182_7_br_prediction_btb_predicted},
+      {T_26182_6_br_prediction_btb_predicted},
+      {T_26182_5_br_prediction_btb_predicted},
+      {T_26182_4_br_prediction_btb_predicted},
+      {T_26182_3_br_prediction_btb_predicted},
+      {T_26182_2_br_prediction_btb_predicted},
+      {T_26182_1_br_prediction_btb_predicted},
+      {T_26182_0_br_prediction_btb_predicted}
+    };	// rob.scala:453:59
   wire              _GEN_65;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_65 = _GEN_64[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0]       _GEN_66 = {{T_26182_0_br_prediction_is_br_or_jalr}, {T_26182_0_br_prediction_is_br_or_jalr},
-                {T_26182_0_br_prediction_is_br_or_jalr}, {T_26182_0_br_prediction_is_br_or_jalr},
-                {T_26182_0_br_prediction_is_br_or_jalr}, {T_26182_0_br_prediction_is_br_or_jalr},
-                {T_26182_0_br_prediction_is_br_or_jalr}, {T_26182_0_br_prediction_is_br_or_jalr},
-                {T_26182_23_br_prediction_is_br_or_jalr}, {T_26182_22_br_prediction_is_br_or_jalr},
-                {T_26182_21_br_prediction_is_br_or_jalr}, {T_26182_20_br_prediction_is_br_or_jalr},
-                {T_26182_19_br_prediction_is_br_or_jalr}, {T_26182_18_br_prediction_is_br_or_jalr},
-                {T_26182_17_br_prediction_is_br_or_jalr}, {T_26182_16_br_prediction_is_br_or_jalr},
-                {T_26182_15_br_prediction_is_br_or_jalr}, {T_26182_14_br_prediction_is_br_or_jalr},
-                {T_26182_13_br_prediction_is_br_or_jalr}, {T_26182_12_br_prediction_is_br_or_jalr},
-                {T_26182_11_br_prediction_is_br_or_jalr}, {T_26182_10_br_prediction_is_br_or_jalr},
-                {T_26182_9_br_prediction_is_br_or_jalr}, {T_26182_8_br_prediction_is_br_or_jalr},
-                {T_26182_7_br_prediction_is_br_or_jalr}, {T_26182_6_br_prediction_is_br_or_jalr},
-                {T_26182_5_br_prediction_is_br_or_jalr}, {T_26182_4_br_prediction_is_br_or_jalr},
-                {T_26182_3_br_prediction_is_br_or_jalr}, {T_26182_2_br_prediction_is_br_or_jalr},
-                {T_26182_1_br_prediction_is_br_or_jalr}, {T_26182_0_br_prediction_is_br_or_jalr}};	// rob.scala:453:59
+  wire [31:0]       _GEN_66 =
+    {
+      {T_26182_0_br_prediction_is_br_or_jalr},
+      {T_26182_0_br_prediction_is_br_or_jalr},
+      {T_26182_0_br_prediction_is_br_or_jalr},
+      {T_26182_0_br_prediction_is_br_or_jalr},
+      {T_26182_0_br_prediction_is_br_or_jalr},
+      {T_26182_0_br_prediction_is_br_or_jalr},
+      {T_26182_0_br_prediction_is_br_or_jalr},
+      {T_26182_0_br_prediction_is_br_or_jalr},
+      {T_26182_23_br_prediction_is_br_or_jalr},
+      {T_26182_22_br_prediction_is_br_or_jalr},
+      {T_26182_21_br_prediction_is_br_or_jalr},
+      {T_26182_20_br_prediction_is_br_or_jalr},
+      {T_26182_19_br_prediction_is_br_or_jalr},
+      {T_26182_18_br_prediction_is_br_or_jalr},
+      {T_26182_17_br_prediction_is_br_or_jalr},
+      {T_26182_16_br_prediction_is_br_or_jalr},
+      {T_26182_15_br_prediction_is_br_or_jalr},
+      {T_26182_14_br_prediction_is_br_or_jalr},
+      {T_26182_13_br_prediction_is_br_or_jalr},
+      {T_26182_12_br_prediction_is_br_or_jalr},
+      {T_26182_11_br_prediction_is_br_or_jalr},
+      {T_26182_10_br_prediction_is_br_or_jalr},
+      {T_26182_9_br_prediction_is_br_or_jalr},
+      {T_26182_8_br_prediction_is_br_or_jalr},
+      {T_26182_7_br_prediction_is_br_or_jalr},
+      {T_26182_6_br_prediction_is_br_or_jalr},
+      {T_26182_5_br_prediction_is_br_or_jalr},
+      {T_26182_4_br_prediction_is_br_or_jalr},
+      {T_26182_3_br_prediction_is_br_or_jalr},
+      {T_26182_2_br_prediction_is_br_or_jalr},
+      {T_26182_1_br_prediction_is_br_or_jalr},
+      {T_26182_0_br_prediction_is_br_or_jalr}
+    };	// rob.scala:453:59
   wire              _GEN_67;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_67 = _GEN_66[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0]       _GEN_68 = {{T_26182_0_stat_brjmp_mispredicted}, {T_26182_0_stat_brjmp_mispredicted},
-                {T_26182_0_stat_brjmp_mispredicted}, {T_26182_0_stat_brjmp_mispredicted},
-                {T_26182_0_stat_brjmp_mispredicted}, {T_26182_0_stat_brjmp_mispredicted},
-                {T_26182_0_stat_brjmp_mispredicted}, {T_26182_0_stat_brjmp_mispredicted},
-                {T_26182_23_stat_brjmp_mispredicted}, {T_26182_22_stat_brjmp_mispredicted},
-                {T_26182_21_stat_brjmp_mispredicted}, {T_26182_20_stat_brjmp_mispredicted},
-                {T_26182_19_stat_brjmp_mispredicted}, {T_26182_18_stat_brjmp_mispredicted},
-                {T_26182_17_stat_brjmp_mispredicted}, {T_26182_16_stat_brjmp_mispredicted},
-                {T_26182_15_stat_brjmp_mispredicted}, {T_26182_14_stat_brjmp_mispredicted},
-                {T_26182_13_stat_brjmp_mispredicted}, {T_26182_12_stat_brjmp_mispredicted},
-                {T_26182_11_stat_brjmp_mispredicted}, {T_26182_10_stat_brjmp_mispredicted},
-                {T_26182_9_stat_brjmp_mispredicted}, {T_26182_8_stat_brjmp_mispredicted},
-                {T_26182_7_stat_brjmp_mispredicted}, {T_26182_6_stat_brjmp_mispredicted},
-                {T_26182_5_stat_brjmp_mispredicted}, {T_26182_4_stat_brjmp_mispredicted},
-                {T_26182_3_stat_brjmp_mispredicted}, {T_26182_2_stat_brjmp_mispredicted},
-                {T_26182_1_stat_brjmp_mispredicted}, {T_26182_0_stat_brjmp_mispredicted}};	// rob.scala:453:59
+  wire [31:0]       _GEN_68 =
+    {
+      {T_26182_0_stat_brjmp_mispredicted},
+      {T_26182_0_stat_brjmp_mispredicted},
+      {T_26182_0_stat_brjmp_mispredicted},
+      {T_26182_0_stat_brjmp_mispredicted},
+      {T_26182_0_stat_brjmp_mispredicted},
+      {T_26182_0_stat_brjmp_mispredicted},
+      {T_26182_0_stat_brjmp_mispredicted},
+      {T_26182_0_stat_brjmp_mispredicted},
+      {T_26182_23_stat_brjmp_mispredicted},
+      {T_26182_22_stat_brjmp_mispredicted},
+      {T_26182_21_stat_brjmp_mispredicted},
+      {T_26182_20_stat_brjmp_mispredicted},
+      {T_26182_19_stat_brjmp_mispredicted},
+      {T_26182_18_stat_brjmp_mispredicted},
+      {T_26182_17_stat_brjmp_mispredicted},
+      {T_26182_16_stat_brjmp_mispredicted},
+      {T_26182_15_stat_brjmp_mispredicted},
+      {T_26182_14_stat_brjmp_mispredicted},
+      {T_26182_13_stat_brjmp_mispredicted},
+      {T_26182_12_stat_brjmp_mispredicted},
+      {T_26182_11_stat_brjmp_mispredicted},
+      {T_26182_10_stat_brjmp_mispredicted},
+      {T_26182_9_stat_brjmp_mispredicted},
+      {T_26182_8_stat_brjmp_mispredicted},
+      {T_26182_7_stat_brjmp_mispredicted},
+      {T_26182_6_stat_brjmp_mispredicted},
+      {T_26182_5_stat_brjmp_mispredicted},
+      {T_26182_4_stat_brjmp_mispredicted},
+      {T_26182_3_stat_brjmp_mispredicted},
+      {T_26182_2_stat_brjmp_mispredicted},
+      {T_26182_1_stat_brjmp_mispredicted},
+      {T_26182_0_stat_brjmp_mispredicted}
+    };	// rob.scala:453:59
   wire              _GEN_69;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_69 = _GEN_68[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0]       _GEN_70 = {{T_26182_0_stat_btb_made_pred}, {T_26182_0_stat_btb_made_pred},
-                {T_26182_0_stat_btb_made_pred}, {T_26182_0_stat_btb_made_pred},
-                {T_26182_0_stat_btb_made_pred}, {T_26182_0_stat_btb_made_pred},
-                {T_26182_0_stat_btb_made_pred}, {T_26182_0_stat_btb_made_pred},
-                {T_26182_23_stat_btb_made_pred}, {T_26182_22_stat_btb_made_pred},
-                {T_26182_21_stat_btb_made_pred}, {T_26182_20_stat_btb_made_pred},
-                {T_26182_19_stat_btb_made_pred}, {T_26182_18_stat_btb_made_pred},
-                {T_26182_17_stat_btb_made_pred}, {T_26182_16_stat_btb_made_pred},
-                {T_26182_15_stat_btb_made_pred}, {T_26182_14_stat_btb_made_pred},
-                {T_26182_13_stat_btb_made_pred}, {T_26182_12_stat_btb_made_pred},
-                {T_26182_11_stat_btb_made_pred}, {T_26182_10_stat_btb_made_pred},
-                {T_26182_9_stat_btb_made_pred}, {T_26182_8_stat_btb_made_pred},
-                {T_26182_7_stat_btb_made_pred}, {T_26182_6_stat_btb_made_pred},
-                {T_26182_5_stat_btb_made_pred}, {T_26182_4_stat_btb_made_pred},
-                {T_26182_3_stat_btb_made_pred}, {T_26182_2_stat_btb_made_pred},
-                {T_26182_1_stat_btb_made_pred}, {T_26182_0_stat_btb_made_pred}};	// rob.scala:453:59
+  wire [31:0]       _GEN_70 =
+    {
+      {T_26182_0_stat_btb_made_pred},
+      {T_26182_0_stat_btb_made_pred},
+      {T_26182_0_stat_btb_made_pred},
+      {T_26182_0_stat_btb_made_pred},
+      {T_26182_0_stat_btb_made_pred},
+      {T_26182_0_stat_btb_made_pred},
+      {T_26182_0_stat_btb_made_pred},
+      {T_26182_0_stat_btb_made_pred},
+      {T_26182_23_stat_btb_made_pred},
+      {T_26182_22_stat_btb_made_pred},
+      {T_26182_21_stat_btb_made_pred},
+      {T_26182_20_stat_btb_made_pred},
+      {T_26182_19_stat_btb_made_pred},
+      {T_26182_18_stat_btb_made_pred},
+      {T_26182_17_stat_btb_made_pred},
+      {T_26182_16_stat_btb_made_pred},
+      {T_26182_15_stat_btb_made_pred},
+      {T_26182_14_stat_btb_made_pred},
+      {T_26182_13_stat_btb_made_pred},
+      {T_26182_12_stat_btb_made_pred},
+      {T_26182_11_stat_btb_made_pred},
+      {T_26182_10_stat_btb_made_pred},
+      {T_26182_9_stat_btb_made_pred},
+      {T_26182_8_stat_btb_made_pred},
+      {T_26182_7_stat_btb_made_pred},
+      {T_26182_6_stat_btb_made_pred},
+      {T_26182_5_stat_btb_made_pred},
+      {T_26182_4_stat_btb_made_pred},
+      {T_26182_3_stat_btb_made_pred},
+      {T_26182_2_stat_btb_made_pred},
+      {T_26182_1_stat_btb_made_pred},
+      {T_26182_0_stat_btb_made_pred}
+    };	// rob.scala:453:59
   wire              _GEN_71;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_71 = _GEN_70[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0]       _GEN_72 = {{T_26182_0_stat_btb_mispredicted}, {T_26182_0_stat_btb_mispredicted},
-                {T_26182_0_stat_btb_mispredicted}, {T_26182_0_stat_btb_mispredicted},
-                {T_26182_0_stat_btb_mispredicted}, {T_26182_0_stat_btb_mispredicted},
-                {T_26182_0_stat_btb_mispredicted}, {T_26182_0_stat_btb_mispredicted},
-                {T_26182_23_stat_btb_mispredicted}, {T_26182_22_stat_btb_mispredicted},
-                {T_26182_21_stat_btb_mispredicted}, {T_26182_20_stat_btb_mispredicted},
-                {T_26182_19_stat_btb_mispredicted}, {T_26182_18_stat_btb_mispredicted},
-                {T_26182_17_stat_btb_mispredicted}, {T_26182_16_stat_btb_mispredicted},
-                {T_26182_15_stat_btb_mispredicted}, {T_26182_14_stat_btb_mispredicted},
-                {T_26182_13_stat_btb_mispredicted}, {T_26182_12_stat_btb_mispredicted},
-                {T_26182_11_stat_btb_mispredicted}, {T_26182_10_stat_btb_mispredicted},
-                {T_26182_9_stat_btb_mispredicted}, {T_26182_8_stat_btb_mispredicted},
-                {T_26182_7_stat_btb_mispredicted}, {T_26182_6_stat_btb_mispredicted},
-                {T_26182_5_stat_btb_mispredicted}, {T_26182_4_stat_btb_mispredicted},
-                {T_26182_3_stat_btb_mispredicted}, {T_26182_2_stat_btb_mispredicted},
-                {T_26182_1_stat_btb_mispredicted}, {T_26182_0_stat_btb_mispredicted}};	// rob.scala:453:59
+  wire [31:0]       _GEN_72 =
+    {
+      {T_26182_0_stat_btb_mispredicted},
+      {T_26182_0_stat_btb_mispredicted},
+      {T_26182_0_stat_btb_mispredicted},
+      {T_26182_0_stat_btb_mispredicted},
+      {T_26182_0_stat_btb_mispredicted},
+      {T_26182_0_stat_btb_mispredicted},
+      {T_26182_0_stat_btb_mispredicted},
+      {T_26182_0_stat_btb_mispredicted},
+      {T_26182_23_stat_btb_mispredicted},
+      {T_26182_22_stat_btb_mispredicted},
+      {T_26182_21_stat_btb_mispredicted},
+      {T_26182_20_stat_btb_mispredicted},
+      {T_26182_19_stat_btb_mispredicted},
+      {T_26182_18_stat_btb_mispredicted},
+      {T_26182_17_stat_btb_mispredicted},
+      {T_26182_16_stat_btb_mispredicted},
+      {T_26182_15_stat_btb_mispredicted},
+      {T_26182_14_stat_btb_mispredicted},
+      {T_26182_13_stat_btb_mispredicted},
+      {T_26182_12_stat_btb_mispredicted},
+      {T_26182_11_stat_btb_mispredicted},
+      {T_26182_10_stat_btb_mispredicted},
+      {T_26182_9_stat_btb_mispredicted},
+      {T_26182_8_stat_btb_mispredicted},
+      {T_26182_7_stat_btb_mispredicted},
+      {T_26182_6_stat_btb_mispredicted},
+      {T_26182_5_stat_btb_mispredicted},
+      {T_26182_4_stat_btb_mispredicted},
+      {T_26182_3_stat_btb_mispredicted},
+      {T_26182_2_stat_btb_mispredicted},
+      {T_26182_1_stat_btb_mispredicted},
+      {T_26182_0_stat_btb_mispredicted}
+    };	// rob.scala:453:59
   wire              _GEN_73;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_73 = _GEN_72[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0]       _GEN_74 = {{T_26182_0_stat_bpd_made_pred}, {T_26182_0_stat_bpd_made_pred},
-                {T_26182_0_stat_bpd_made_pred}, {T_26182_0_stat_bpd_made_pred},
-                {T_26182_0_stat_bpd_made_pred}, {T_26182_0_stat_bpd_made_pred},
-                {T_26182_0_stat_bpd_made_pred}, {T_26182_0_stat_bpd_made_pred},
-                {T_26182_23_stat_bpd_made_pred}, {T_26182_22_stat_bpd_made_pred},
-                {T_26182_21_stat_bpd_made_pred}, {T_26182_20_stat_bpd_made_pred},
-                {T_26182_19_stat_bpd_made_pred}, {T_26182_18_stat_bpd_made_pred},
-                {T_26182_17_stat_bpd_made_pred}, {T_26182_16_stat_bpd_made_pred},
-                {T_26182_15_stat_bpd_made_pred}, {T_26182_14_stat_bpd_made_pred},
-                {T_26182_13_stat_bpd_made_pred}, {T_26182_12_stat_bpd_made_pred},
-                {T_26182_11_stat_bpd_made_pred}, {T_26182_10_stat_bpd_made_pred},
-                {T_26182_9_stat_bpd_made_pred}, {T_26182_8_stat_bpd_made_pred},
-                {T_26182_7_stat_bpd_made_pred}, {T_26182_6_stat_bpd_made_pred},
-                {T_26182_5_stat_bpd_made_pred}, {T_26182_4_stat_bpd_made_pred},
-                {T_26182_3_stat_bpd_made_pred}, {T_26182_2_stat_bpd_made_pred},
-                {T_26182_1_stat_bpd_made_pred}, {T_26182_0_stat_bpd_made_pred}};	// rob.scala:453:59
+  wire [31:0]       _GEN_74 =
+    {
+      {T_26182_0_stat_bpd_made_pred},
+      {T_26182_0_stat_bpd_made_pred},
+      {T_26182_0_stat_bpd_made_pred},
+      {T_26182_0_stat_bpd_made_pred},
+      {T_26182_0_stat_bpd_made_pred},
+      {T_26182_0_stat_bpd_made_pred},
+      {T_26182_0_stat_bpd_made_pred},
+      {T_26182_0_stat_bpd_made_pred},
+      {T_26182_23_stat_bpd_made_pred},
+      {T_26182_22_stat_bpd_made_pred},
+      {T_26182_21_stat_bpd_made_pred},
+      {T_26182_20_stat_bpd_made_pred},
+      {T_26182_19_stat_bpd_made_pred},
+      {T_26182_18_stat_bpd_made_pred},
+      {T_26182_17_stat_bpd_made_pred},
+      {T_26182_16_stat_bpd_made_pred},
+      {T_26182_15_stat_bpd_made_pred},
+      {T_26182_14_stat_bpd_made_pred},
+      {T_26182_13_stat_bpd_made_pred},
+      {T_26182_12_stat_bpd_made_pred},
+      {T_26182_11_stat_bpd_made_pred},
+      {T_26182_10_stat_bpd_made_pred},
+      {T_26182_9_stat_bpd_made_pred},
+      {T_26182_8_stat_bpd_made_pred},
+      {T_26182_7_stat_bpd_made_pred},
+      {T_26182_6_stat_bpd_made_pred},
+      {T_26182_5_stat_bpd_made_pred},
+      {T_26182_4_stat_bpd_made_pred},
+      {T_26182_3_stat_bpd_made_pred},
+      {T_26182_2_stat_bpd_made_pred},
+      {T_26182_1_stat_bpd_made_pred},
+      {T_26182_0_stat_bpd_made_pred}
+    };	// rob.scala:453:59
   wire              _GEN_75;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_75 = _GEN_74[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0]       _GEN_76 = {{T_26182_0_stat_bpd_mispredicted}, {T_26182_0_stat_bpd_mispredicted},
-                {T_26182_0_stat_bpd_mispredicted}, {T_26182_0_stat_bpd_mispredicted},
-                {T_26182_0_stat_bpd_mispredicted}, {T_26182_0_stat_bpd_mispredicted},
-                {T_26182_0_stat_bpd_mispredicted}, {T_26182_0_stat_bpd_mispredicted},
-                {T_26182_23_stat_bpd_mispredicted}, {T_26182_22_stat_bpd_mispredicted},
-                {T_26182_21_stat_bpd_mispredicted}, {T_26182_20_stat_bpd_mispredicted},
-                {T_26182_19_stat_bpd_mispredicted}, {T_26182_18_stat_bpd_mispredicted},
-                {T_26182_17_stat_bpd_mispredicted}, {T_26182_16_stat_bpd_mispredicted},
-                {T_26182_15_stat_bpd_mispredicted}, {T_26182_14_stat_bpd_mispredicted},
-                {T_26182_13_stat_bpd_mispredicted}, {T_26182_12_stat_bpd_mispredicted},
-                {T_26182_11_stat_bpd_mispredicted}, {T_26182_10_stat_bpd_mispredicted},
-                {T_26182_9_stat_bpd_mispredicted}, {T_26182_8_stat_bpd_mispredicted},
-                {T_26182_7_stat_bpd_mispredicted}, {T_26182_6_stat_bpd_mispredicted},
-                {T_26182_5_stat_bpd_mispredicted}, {T_26182_4_stat_bpd_mispredicted},
-                {T_26182_3_stat_bpd_mispredicted}, {T_26182_2_stat_bpd_mispredicted},
-                {T_26182_1_stat_bpd_mispredicted}, {T_26182_0_stat_bpd_mispredicted}};	// rob.scala:453:59
+  wire [31:0]       _GEN_76 =
+    {
+      {T_26182_0_stat_bpd_mispredicted},
+      {T_26182_0_stat_bpd_mispredicted},
+      {T_26182_0_stat_bpd_mispredicted},
+      {T_26182_0_stat_bpd_mispredicted},
+      {T_26182_0_stat_bpd_mispredicted},
+      {T_26182_0_stat_bpd_mispredicted},
+      {T_26182_0_stat_bpd_mispredicted},
+      {T_26182_0_stat_bpd_mispredicted},
+      {T_26182_23_stat_bpd_mispredicted},
+      {T_26182_22_stat_bpd_mispredicted},
+      {T_26182_21_stat_bpd_mispredicted},
+      {T_26182_20_stat_bpd_mispredicted},
+      {T_26182_19_stat_bpd_mispredicted},
+      {T_26182_18_stat_bpd_mispredicted},
+      {T_26182_17_stat_bpd_mispredicted},
+      {T_26182_16_stat_bpd_mispredicted},
+      {T_26182_15_stat_bpd_mispredicted},
+      {T_26182_14_stat_bpd_mispredicted},
+      {T_26182_13_stat_bpd_mispredicted},
+      {T_26182_12_stat_bpd_mispredicted},
+      {T_26182_11_stat_bpd_mispredicted},
+      {T_26182_10_stat_bpd_mispredicted},
+      {T_26182_9_stat_bpd_mispredicted},
+      {T_26182_8_stat_bpd_mispredicted},
+      {T_26182_7_stat_bpd_mispredicted},
+      {T_26182_6_stat_bpd_mispredicted},
+      {T_26182_5_stat_bpd_mispredicted},
+      {T_26182_4_stat_bpd_mispredicted},
+      {T_26182_3_stat_bpd_mispredicted},
+      {T_26182_2_stat_bpd_mispredicted},
+      {T_26182_1_stat_bpd_mispredicted},
+      {T_26182_0_stat_bpd_mispredicted}
+    };	// rob.scala:453:59
   wire              _GEN_77;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_77 = _GEN_76[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0][2:0]  _GEN_78 = {{T_26182_0_fetch_pc_lob}, {T_26182_0_fetch_pc_lob}, {T_26182_0_fetch_pc_lob},
-                {T_26182_0_fetch_pc_lob}, {T_26182_0_fetch_pc_lob}, {T_26182_0_fetch_pc_lob},
-                {T_26182_0_fetch_pc_lob}, {T_26182_0_fetch_pc_lob}, {T_26182_23_fetch_pc_lob},
-                {T_26182_22_fetch_pc_lob}, {T_26182_21_fetch_pc_lob}, {T_26182_20_fetch_pc_lob},
-                {T_26182_19_fetch_pc_lob}, {T_26182_18_fetch_pc_lob}, {T_26182_17_fetch_pc_lob},
-                {T_26182_16_fetch_pc_lob}, {T_26182_15_fetch_pc_lob}, {T_26182_14_fetch_pc_lob},
-                {T_26182_13_fetch_pc_lob}, {T_26182_12_fetch_pc_lob}, {T_26182_11_fetch_pc_lob},
-                {T_26182_10_fetch_pc_lob}, {T_26182_9_fetch_pc_lob}, {T_26182_8_fetch_pc_lob},
-                {T_26182_7_fetch_pc_lob}, {T_26182_6_fetch_pc_lob}, {T_26182_5_fetch_pc_lob},
-                {T_26182_4_fetch_pc_lob}, {T_26182_3_fetch_pc_lob}, {T_26182_2_fetch_pc_lob},
-                {T_26182_1_fetch_pc_lob}, {T_26182_0_fetch_pc_lob}};	// rob.scala:453:59
+  wire [31:0][2:0]  _GEN_78 =
+    {
+      {T_26182_0_fetch_pc_lob},
+      {T_26182_0_fetch_pc_lob},
+      {T_26182_0_fetch_pc_lob},
+      {T_26182_0_fetch_pc_lob},
+      {T_26182_0_fetch_pc_lob},
+      {T_26182_0_fetch_pc_lob},
+      {T_26182_0_fetch_pc_lob},
+      {T_26182_0_fetch_pc_lob},
+      {T_26182_23_fetch_pc_lob},
+      {T_26182_22_fetch_pc_lob},
+      {T_26182_21_fetch_pc_lob},
+      {T_26182_20_fetch_pc_lob},
+      {T_26182_19_fetch_pc_lob},
+      {T_26182_18_fetch_pc_lob},
+      {T_26182_17_fetch_pc_lob},
+      {T_26182_16_fetch_pc_lob},
+      {T_26182_15_fetch_pc_lob},
+      {T_26182_14_fetch_pc_lob},
+      {T_26182_13_fetch_pc_lob},
+      {T_26182_12_fetch_pc_lob},
+      {T_26182_11_fetch_pc_lob},
+      {T_26182_10_fetch_pc_lob},
+      {T_26182_9_fetch_pc_lob},
+      {T_26182_8_fetch_pc_lob},
+      {T_26182_7_fetch_pc_lob},
+      {T_26182_6_fetch_pc_lob},
+      {T_26182_5_fetch_pc_lob},
+      {T_26182_4_fetch_pc_lob},
+      {T_26182_3_fetch_pc_lob},
+      {T_26182_2_fetch_pc_lob},
+      {T_26182_1_fetch_pc_lob},
+      {T_26182_0_fetch_pc_lob}
+    };	// rob.scala:453:59
   wire [2:0]        _GEN_79;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_79 = _GEN_78[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0][19:0] _GEN_80 = {{T_26182_0_imm_packed}, {T_26182_0_imm_packed}, {T_26182_0_imm_packed},
-                {T_26182_0_imm_packed}, {T_26182_0_imm_packed}, {T_26182_0_imm_packed},
-                {T_26182_0_imm_packed}, {T_26182_0_imm_packed}, {T_26182_23_imm_packed},
-                {T_26182_22_imm_packed}, {T_26182_21_imm_packed}, {T_26182_20_imm_packed},
-                {T_26182_19_imm_packed}, {T_26182_18_imm_packed}, {T_26182_17_imm_packed},
-                {T_26182_16_imm_packed}, {T_26182_15_imm_packed}, {T_26182_14_imm_packed},
-                {T_26182_13_imm_packed}, {T_26182_12_imm_packed}, {T_26182_11_imm_packed},
-                {T_26182_10_imm_packed}, {T_26182_9_imm_packed}, {T_26182_8_imm_packed},
-                {T_26182_7_imm_packed}, {T_26182_6_imm_packed}, {T_26182_5_imm_packed},
-                {T_26182_4_imm_packed}, {T_26182_3_imm_packed}, {T_26182_2_imm_packed},
-                {T_26182_1_imm_packed}, {T_26182_0_imm_packed}};	// rob.scala:453:59
+  wire [31:0][19:0] _GEN_80 =
+    {
+      {T_26182_0_imm_packed},
+      {T_26182_0_imm_packed},
+      {T_26182_0_imm_packed},
+      {T_26182_0_imm_packed},
+      {T_26182_0_imm_packed},
+      {T_26182_0_imm_packed},
+      {T_26182_0_imm_packed},
+      {T_26182_0_imm_packed},
+      {T_26182_23_imm_packed},
+      {T_26182_22_imm_packed},
+      {T_26182_21_imm_packed},
+      {T_26182_20_imm_packed},
+      {T_26182_19_imm_packed},
+      {T_26182_18_imm_packed},
+      {T_26182_17_imm_packed},
+      {T_26182_16_imm_packed},
+      {T_26182_15_imm_packed},
+      {T_26182_14_imm_packed},
+      {T_26182_13_imm_packed},
+      {T_26182_12_imm_packed},
+      {T_26182_11_imm_packed},
+      {T_26182_10_imm_packed},
+      {T_26182_9_imm_packed},
+      {T_26182_8_imm_packed},
+      {T_26182_7_imm_packed},
+      {T_26182_6_imm_packed},
+      {T_26182_5_imm_packed},
+      {T_26182_4_imm_packed},
+      {T_26182_3_imm_packed},
+      {T_26182_2_imm_packed},
+      {T_26182_1_imm_packed},
+      {T_26182_0_imm_packed}
+    };	// rob.scala:453:59
   wire [19:0]       _GEN_81;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_81 = _GEN_80[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0][11:0] _GEN_82 = {{T_26182_0_csr_addr}, {T_26182_0_csr_addr}, {T_26182_0_csr_addr}, {T_26182_0_csr_addr},
-                {T_26182_0_csr_addr}, {T_26182_0_csr_addr}, {T_26182_0_csr_addr}, {T_26182_0_csr_addr},
-                {T_26182_23_csr_addr}, {T_26182_22_csr_addr}, {T_26182_21_csr_addr}, {T_26182_20_csr_addr},
-                {T_26182_19_csr_addr}, {T_26182_18_csr_addr}, {T_26182_17_csr_addr}, {T_26182_16_csr_addr},
-                {T_26182_15_csr_addr}, {T_26182_14_csr_addr}, {T_26182_13_csr_addr}, {T_26182_12_csr_addr},
-                {T_26182_11_csr_addr}, {T_26182_10_csr_addr}, {T_26182_9_csr_addr}, {T_26182_8_csr_addr},
-                {T_26182_7_csr_addr}, {T_26182_6_csr_addr}, {T_26182_5_csr_addr}, {T_26182_4_csr_addr},
-                {T_26182_3_csr_addr}, {T_26182_2_csr_addr}, {T_26182_1_csr_addr}, {T_26182_0_csr_addr}};	// rob.scala:453:59
+  wire [31:0][11:0] _GEN_82 =
+    {
+      {T_26182_0_csr_addr},
+      {T_26182_0_csr_addr},
+      {T_26182_0_csr_addr},
+      {T_26182_0_csr_addr},
+      {T_26182_0_csr_addr},
+      {T_26182_0_csr_addr},
+      {T_26182_0_csr_addr},
+      {T_26182_0_csr_addr},
+      {T_26182_23_csr_addr},
+      {T_26182_22_csr_addr},
+      {T_26182_21_csr_addr},
+      {T_26182_20_csr_addr},
+      {T_26182_19_csr_addr},
+      {T_26182_18_csr_addr},
+      {T_26182_17_csr_addr},
+      {T_26182_16_csr_addr},
+      {T_26182_15_csr_addr},
+      {T_26182_14_csr_addr},
+      {T_26182_13_csr_addr},
+      {T_26182_12_csr_addr},
+      {T_26182_11_csr_addr},
+      {T_26182_10_csr_addr},
+      {T_26182_9_csr_addr},
+      {T_26182_8_csr_addr},
+      {T_26182_7_csr_addr},
+      {T_26182_6_csr_addr},
+      {T_26182_5_csr_addr},
+      {T_26182_4_csr_addr},
+      {T_26182_3_csr_addr},
+      {T_26182_2_csr_addr},
+      {T_26182_1_csr_addr},
+      {T_26182_0_csr_addr}
+    };	// rob.scala:453:59
   wire [11:0]       _GEN_83;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_83 = _GEN_82[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0][5:0]  _GEN_84 = {{T_26182_0_rob_idx}, {T_26182_0_rob_idx}, {T_26182_0_rob_idx}, {T_26182_0_rob_idx},
-                {T_26182_0_rob_idx}, {T_26182_0_rob_idx}, {T_26182_0_rob_idx}, {T_26182_0_rob_idx},
-                {T_26182_23_rob_idx}, {T_26182_22_rob_idx}, {T_26182_21_rob_idx}, {T_26182_20_rob_idx},
-                {T_26182_19_rob_idx}, {T_26182_18_rob_idx}, {T_26182_17_rob_idx}, {T_26182_16_rob_idx},
-                {T_26182_15_rob_idx}, {T_26182_14_rob_idx}, {T_26182_13_rob_idx}, {T_26182_12_rob_idx},
-                {T_26182_11_rob_idx}, {T_26182_10_rob_idx}, {T_26182_9_rob_idx}, {T_26182_8_rob_idx},
-                {T_26182_7_rob_idx}, {T_26182_6_rob_idx}, {T_26182_5_rob_idx}, {T_26182_4_rob_idx},
-                {T_26182_3_rob_idx}, {T_26182_2_rob_idx}, {T_26182_1_rob_idx}, {T_26182_0_rob_idx}};	// rob.scala:453:59
+  wire [31:0][5:0]  _GEN_84 =
+    {
+      {T_26182_0_rob_idx},
+      {T_26182_0_rob_idx},
+      {T_26182_0_rob_idx},
+      {T_26182_0_rob_idx},
+      {T_26182_0_rob_idx},
+      {T_26182_0_rob_idx},
+      {T_26182_0_rob_idx},
+      {T_26182_0_rob_idx},
+      {T_26182_23_rob_idx},
+      {T_26182_22_rob_idx},
+      {T_26182_21_rob_idx},
+      {T_26182_20_rob_idx},
+      {T_26182_19_rob_idx},
+      {T_26182_18_rob_idx},
+      {T_26182_17_rob_idx},
+      {T_26182_16_rob_idx},
+      {T_26182_15_rob_idx},
+      {T_26182_14_rob_idx},
+      {T_26182_13_rob_idx},
+      {T_26182_12_rob_idx},
+      {T_26182_11_rob_idx},
+      {T_26182_10_rob_idx},
+      {T_26182_9_rob_idx},
+      {T_26182_8_rob_idx},
+      {T_26182_7_rob_idx},
+      {T_26182_6_rob_idx},
+      {T_26182_5_rob_idx},
+      {T_26182_4_rob_idx},
+      {T_26182_3_rob_idx},
+      {T_26182_2_rob_idx},
+      {T_26182_1_rob_idx},
+      {T_26182_0_rob_idx}
+    };	// rob.scala:453:59
   wire [5:0]        _GEN_85;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_85 = _GEN_84[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0][3:0]  _GEN_86 = {{T_26182_0_ldq_idx}, {T_26182_0_ldq_idx}, {T_26182_0_ldq_idx}, {T_26182_0_ldq_idx},
-                {T_26182_0_ldq_idx}, {T_26182_0_ldq_idx}, {T_26182_0_ldq_idx}, {T_26182_0_ldq_idx},
-                {T_26182_23_ldq_idx}, {T_26182_22_ldq_idx}, {T_26182_21_ldq_idx}, {T_26182_20_ldq_idx},
-                {T_26182_19_ldq_idx}, {T_26182_18_ldq_idx}, {T_26182_17_ldq_idx}, {T_26182_16_ldq_idx},
-                {T_26182_15_ldq_idx}, {T_26182_14_ldq_idx}, {T_26182_13_ldq_idx}, {T_26182_12_ldq_idx},
-                {T_26182_11_ldq_idx}, {T_26182_10_ldq_idx}, {T_26182_9_ldq_idx}, {T_26182_8_ldq_idx},
-                {T_26182_7_ldq_idx}, {T_26182_6_ldq_idx}, {T_26182_5_ldq_idx}, {T_26182_4_ldq_idx},
-                {T_26182_3_ldq_idx}, {T_26182_2_ldq_idx}, {T_26182_1_ldq_idx}, {T_26182_0_ldq_idx}};	// rob.scala:453:59
+  wire [31:0][3:0]  _GEN_86 =
+    {
+      {T_26182_0_ldq_idx},
+      {T_26182_0_ldq_idx},
+      {T_26182_0_ldq_idx},
+      {T_26182_0_ldq_idx},
+      {T_26182_0_ldq_idx},
+      {T_26182_0_ldq_idx},
+      {T_26182_0_ldq_idx},
+      {T_26182_0_ldq_idx},
+      {T_26182_23_ldq_idx},
+      {T_26182_22_ldq_idx},
+      {T_26182_21_ldq_idx},
+      {T_26182_20_ldq_idx},
+      {T_26182_19_ldq_idx},
+      {T_26182_18_ldq_idx},
+      {T_26182_17_ldq_idx},
+      {T_26182_16_ldq_idx},
+      {T_26182_15_ldq_idx},
+      {T_26182_14_ldq_idx},
+      {T_26182_13_ldq_idx},
+      {T_26182_12_ldq_idx},
+      {T_26182_11_ldq_idx},
+      {T_26182_10_ldq_idx},
+      {T_26182_9_ldq_idx},
+      {T_26182_8_ldq_idx},
+      {T_26182_7_ldq_idx},
+      {T_26182_6_ldq_idx},
+      {T_26182_5_ldq_idx},
+      {T_26182_4_ldq_idx},
+      {T_26182_3_ldq_idx},
+      {T_26182_2_ldq_idx},
+      {T_26182_1_ldq_idx},
+      {T_26182_0_ldq_idx}
+    };	// rob.scala:453:59
   wire [3:0]        _GEN_87;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_87 = _GEN_86[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0][3:0]  _GEN_88 = {{T_26182_0_stq_idx}, {T_26182_0_stq_idx}, {T_26182_0_stq_idx}, {T_26182_0_stq_idx},
-                {T_26182_0_stq_idx}, {T_26182_0_stq_idx}, {T_26182_0_stq_idx}, {T_26182_0_stq_idx},
-                {T_26182_23_stq_idx}, {T_26182_22_stq_idx}, {T_26182_21_stq_idx}, {T_26182_20_stq_idx},
-                {T_26182_19_stq_idx}, {T_26182_18_stq_idx}, {T_26182_17_stq_idx}, {T_26182_16_stq_idx},
-                {T_26182_15_stq_idx}, {T_26182_14_stq_idx}, {T_26182_13_stq_idx}, {T_26182_12_stq_idx},
-                {T_26182_11_stq_idx}, {T_26182_10_stq_idx}, {T_26182_9_stq_idx}, {T_26182_8_stq_idx},
-                {T_26182_7_stq_idx}, {T_26182_6_stq_idx}, {T_26182_5_stq_idx}, {T_26182_4_stq_idx},
-                {T_26182_3_stq_idx}, {T_26182_2_stq_idx}, {T_26182_1_stq_idx}, {T_26182_0_stq_idx}};	// rob.scala:453:59
+  wire [31:0][3:0]  _GEN_88 =
+    {
+      {T_26182_0_stq_idx},
+      {T_26182_0_stq_idx},
+      {T_26182_0_stq_idx},
+      {T_26182_0_stq_idx},
+      {T_26182_0_stq_idx},
+      {T_26182_0_stq_idx},
+      {T_26182_0_stq_idx},
+      {T_26182_0_stq_idx},
+      {T_26182_23_stq_idx},
+      {T_26182_22_stq_idx},
+      {T_26182_21_stq_idx},
+      {T_26182_20_stq_idx},
+      {T_26182_19_stq_idx},
+      {T_26182_18_stq_idx},
+      {T_26182_17_stq_idx},
+      {T_26182_16_stq_idx},
+      {T_26182_15_stq_idx},
+      {T_26182_14_stq_idx},
+      {T_26182_13_stq_idx},
+      {T_26182_12_stq_idx},
+      {T_26182_11_stq_idx},
+      {T_26182_10_stq_idx},
+      {T_26182_9_stq_idx},
+      {T_26182_8_stq_idx},
+      {T_26182_7_stq_idx},
+      {T_26182_6_stq_idx},
+      {T_26182_5_stq_idx},
+      {T_26182_4_stq_idx},
+      {T_26182_3_stq_idx},
+      {T_26182_2_stq_idx},
+      {T_26182_1_stq_idx},
+      {T_26182_0_stq_idx}
+    };	// rob.scala:453:59
   wire [3:0]        _GEN_89;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_89 = _GEN_88[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0][4:0]  _GEN_90 = {{T_26182_0_brob_idx}, {T_26182_0_brob_idx}, {T_26182_0_brob_idx}, {T_26182_0_brob_idx},
-                {T_26182_0_brob_idx}, {T_26182_0_brob_idx}, {T_26182_0_brob_idx}, {T_26182_0_brob_idx},
-                {T_26182_23_brob_idx}, {T_26182_22_brob_idx}, {T_26182_21_brob_idx}, {T_26182_20_brob_idx},
-                {T_26182_19_brob_idx}, {T_26182_18_brob_idx}, {T_26182_17_brob_idx}, {T_26182_16_brob_idx},
-                {T_26182_15_brob_idx}, {T_26182_14_brob_idx}, {T_26182_13_brob_idx}, {T_26182_12_brob_idx},
-                {T_26182_11_brob_idx}, {T_26182_10_brob_idx}, {T_26182_9_brob_idx}, {T_26182_8_brob_idx},
-                {T_26182_7_brob_idx}, {T_26182_6_brob_idx}, {T_26182_5_brob_idx}, {T_26182_4_brob_idx},
-                {T_26182_3_brob_idx}, {T_26182_2_brob_idx}, {T_26182_1_brob_idx}, {T_26182_0_brob_idx}};	// rob.scala:453:59
+  wire [31:0][4:0]  _GEN_90 =
+    {
+      {T_26182_0_brob_idx},
+      {T_26182_0_brob_idx},
+      {T_26182_0_brob_idx},
+      {T_26182_0_brob_idx},
+      {T_26182_0_brob_idx},
+      {T_26182_0_brob_idx},
+      {T_26182_0_brob_idx},
+      {T_26182_0_brob_idx},
+      {T_26182_23_brob_idx},
+      {T_26182_22_brob_idx},
+      {T_26182_21_brob_idx},
+      {T_26182_20_brob_idx},
+      {T_26182_19_brob_idx},
+      {T_26182_18_brob_idx},
+      {T_26182_17_brob_idx},
+      {T_26182_16_brob_idx},
+      {T_26182_15_brob_idx},
+      {T_26182_14_brob_idx},
+      {T_26182_13_brob_idx},
+      {T_26182_12_brob_idx},
+      {T_26182_11_brob_idx},
+      {T_26182_10_brob_idx},
+      {T_26182_9_brob_idx},
+      {T_26182_8_brob_idx},
+      {T_26182_7_brob_idx},
+      {T_26182_6_brob_idx},
+      {T_26182_5_brob_idx},
+      {T_26182_4_brob_idx},
+      {T_26182_3_brob_idx},
+      {T_26182_2_brob_idx},
+      {T_26182_1_brob_idx},
+      {T_26182_0_brob_idx}
+    };	// rob.scala:453:59
   wire [4:0]        _GEN_91;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_91 = _GEN_90[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0][6:0]  _GEN_92 = {{T_26182_0_pdst}, {T_26182_0_pdst}, {T_26182_0_pdst}, {T_26182_0_pdst}, {T_26182_0_pdst},
-                {T_26182_0_pdst}, {T_26182_0_pdst}, {T_26182_0_pdst}, {T_26182_23_pdst}, {T_26182_22_pdst},
-                {T_26182_21_pdst}, {T_26182_20_pdst}, {T_26182_19_pdst}, {T_26182_18_pdst},
-                {T_26182_17_pdst}, {T_26182_16_pdst}, {T_26182_15_pdst}, {T_26182_14_pdst},
-                {T_26182_13_pdst}, {T_26182_12_pdst}, {T_26182_11_pdst}, {T_26182_10_pdst},
-                {T_26182_9_pdst}, {T_26182_8_pdst}, {T_26182_7_pdst}, {T_26182_6_pdst}, {T_26182_5_pdst},
-                {T_26182_4_pdst}, {T_26182_3_pdst}, {T_26182_2_pdst}, {T_26182_1_pdst}, {T_26182_0_pdst}};	// rob.scala:453:59
+  wire [31:0][6:0]  _GEN_92 =
+    {
+      {T_26182_0_pdst},
+      {T_26182_0_pdst},
+      {T_26182_0_pdst},
+      {T_26182_0_pdst},
+      {T_26182_0_pdst},
+      {T_26182_0_pdst},
+      {T_26182_0_pdst},
+      {T_26182_0_pdst},
+      {T_26182_23_pdst},
+      {T_26182_22_pdst},
+      {T_26182_21_pdst},
+      {T_26182_20_pdst},
+      {T_26182_19_pdst},
+      {T_26182_18_pdst},
+      {T_26182_17_pdst},
+      {T_26182_16_pdst},
+      {T_26182_15_pdst},
+      {T_26182_14_pdst},
+      {T_26182_13_pdst},
+      {T_26182_12_pdst},
+      {T_26182_11_pdst},
+      {T_26182_10_pdst},
+      {T_26182_9_pdst},
+      {T_26182_8_pdst},
+      {T_26182_7_pdst},
+      {T_26182_6_pdst},
+      {T_26182_5_pdst},
+      {T_26182_4_pdst},
+      {T_26182_3_pdst},
+      {T_26182_2_pdst},
+      {T_26182_1_pdst},
+      {T_26182_0_pdst}
+    };	// rob.scala:453:59
   wire [6:0]        _GEN_93;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_93 = _GEN_92[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0][6:0]  _GEN_94 = {{T_26182_0_pop1}, {T_26182_0_pop1}, {T_26182_0_pop1}, {T_26182_0_pop1}, {T_26182_0_pop1},
-                {T_26182_0_pop1}, {T_26182_0_pop1}, {T_26182_0_pop1}, {T_26182_23_pop1}, {T_26182_22_pop1},
-                {T_26182_21_pop1}, {T_26182_20_pop1}, {T_26182_19_pop1}, {T_26182_18_pop1},
-                {T_26182_17_pop1}, {T_26182_16_pop1}, {T_26182_15_pop1}, {T_26182_14_pop1},
-                {T_26182_13_pop1}, {T_26182_12_pop1}, {T_26182_11_pop1}, {T_26182_10_pop1},
-                {T_26182_9_pop1}, {T_26182_8_pop1}, {T_26182_7_pop1}, {T_26182_6_pop1}, {T_26182_5_pop1},
-                {T_26182_4_pop1}, {T_26182_3_pop1}, {T_26182_2_pop1}, {T_26182_1_pop1}, {T_26182_0_pop1}};	// rob.scala:453:59
+  wire [31:0][6:0]  _GEN_94 =
+    {
+      {T_26182_0_pop1},
+      {T_26182_0_pop1},
+      {T_26182_0_pop1},
+      {T_26182_0_pop1},
+      {T_26182_0_pop1},
+      {T_26182_0_pop1},
+      {T_26182_0_pop1},
+      {T_26182_0_pop1},
+      {T_26182_23_pop1},
+      {T_26182_22_pop1},
+      {T_26182_21_pop1},
+      {T_26182_20_pop1},
+      {T_26182_19_pop1},
+      {T_26182_18_pop1},
+      {T_26182_17_pop1},
+      {T_26182_16_pop1},
+      {T_26182_15_pop1},
+      {T_26182_14_pop1},
+      {T_26182_13_pop1},
+      {T_26182_12_pop1},
+      {T_26182_11_pop1},
+      {T_26182_10_pop1},
+      {T_26182_9_pop1},
+      {T_26182_8_pop1},
+      {T_26182_7_pop1},
+      {T_26182_6_pop1},
+      {T_26182_5_pop1},
+      {T_26182_4_pop1},
+      {T_26182_3_pop1},
+      {T_26182_2_pop1},
+      {T_26182_1_pop1},
+      {T_26182_0_pop1}
+    };	// rob.scala:453:59
   wire [6:0]        _GEN_95;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_95 = _GEN_94[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0][6:0]  _GEN_96 = {{T_26182_0_pop2}, {T_26182_0_pop2}, {T_26182_0_pop2}, {T_26182_0_pop2}, {T_26182_0_pop2},
-                {T_26182_0_pop2}, {T_26182_0_pop2}, {T_26182_0_pop2}, {T_26182_23_pop2}, {T_26182_22_pop2},
-                {T_26182_21_pop2}, {T_26182_20_pop2}, {T_26182_19_pop2}, {T_26182_18_pop2},
-                {T_26182_17_pop2}, {T_26182_16_pop2}, {T_26182_15_pop2}, {T_26182_14_pop2},
-                {T_26182_13_pop2}, {T_26182_12_pop2}, {T_26182_11_pop2}, {T_26182_10_pop2},
-                {T_26182_9_pop2}, {T_26182_8_pop2}, {T_26182_7_pop2}, {T_26182_6_pop2}, {T_26182_5_pop2},
-                {T_26182_4_pop2}, {T_26182_3_pop2}, {T_26182_2_pop2}, {T_26182_1_pop2}, {T_26182_0_pop2}};	// rob.scala:453:59
+  wire [31:0][6:0]  _GEN_96 =
+    {
+      {T_26182_0_pop2},
+      {T_26182_0_pop2},
+      {T_26182_0_pop2},
+      {T_26182_0_pop2},
+      {T_26182_0_pop2},
+      {T_26182_0_pop2},
+      {T_26182_0_pop2},
+      {T_26182_0_pop2},
+      {T_26182_23_pop2},
+      {T_26182_22_pop2},
+      {T_26182_21_pop2},
+      {T_26182_20_pop2},
+      {T_26182_19_pop2},
+      {T_26182_18_pop2},
+      {T_26182_17_pop2},
+      {T_26182_16_pop2},
+      {T_26182_15_pop2},
+      {T_26182_14_pop2},
+      {T_26182_13_pop2},
+      {T_26182_12_pop2},
+      {T_26182_11_pop2},
+      {T_26182_10_pop2},
+      {T_26182_9_pop2},
+      {T_26182_8_pop2},
+      {T_26182_7_pop2},
+      {T_26182_6_pop2},
+      {T_26182_5_pop2},
+      {T_26182_4_pop2},
+      {T_26182_3_pop2},
+      {T_26182_2_pop2},
+      {T_26182_1_pop2},
+      {T_26182_0_pop2}
+    };	// rob.scala:453:59
   wire [6:0]        _GEN_97;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_97 = _GEN_96[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0][6:0]  _GEN_98 = {{T_26182_0_pop3}, {T_26182_0_pop3}, {T_26182_0_pop3}, {T_26182_0_pop3}, {T_26182_0_pop3},
-                {T_26182_0_pop3}, {T_26182_0_pop3}, {T_26182_0_pop3}, {T_26182_23_pop3}, {T_26182_22_pop3},
-                {T_26182_21_pop3}, {T_26182_20_pop3}, {T_26182_19_pop3}, {T_26182_18_pop3},
-                {T_26182_17_pop3}, {T_26182_16_pop3}, {T_26182_15_pop3}, {T_26182_14_pop3},
-                {T_26182_13_pop3}, {T_26182_12_pop3}, {T_26182_11_pop3}, {T_26182_10_pop3},
-                {T_26182_9_pop3}, {T_26182_8_pop3}, {T_26182_7_pop3}, {T_26182_6_pop3}, {T_26182_5_pop3},
-                {T_26182_4_pop3}, {T_26182_3_pop3}, {T_26182_2_pop3}, {T_26182_1_pop3}, {T_26182_0_pop3}};	// rob.scala:453:59
+  wire [31:0][6:0]  _GEN_98 =
+    {
+      {T_26182_0_pop3},
+      {T_26182_0_pop3},
+      {T_26182_0_pop3},
+      {T_26182_0_pop3},
+      {T_26182_0_pop3},
+      {T_26182_0_pop3},
+      {T_26182_0_pop3},
+      {T_26182_0_pop3},
+      {T_26182_23_pop3},
+      {T_26182_22_pop3},
+      {T_26182_21_pop3},
+      {T_26182_20_pop3},
+      {T_26182_19_pop3},
+      {T_26182_18_pop3},
+      {T_26182_17_pop3},
+      {T_26182_16_pop3},
+      {T_26182_15_pop3},
+      {T_26182_14_pop3},
+      {T_26182_13_pop3},
+      {T_26182_12_pop3},
+      {T_26182_11_pop3},
+      {T_26182_10_pop3},
+      {T_26182_9_pop3},
+      {T_26182_8_pop3},
+      {T_26182_7_pop3},
+      {T_26182_6_pop3},
+      {T_26182_5_pop3},
+      {T_26182_4_pop3},
+      {T_26182_3_pop3},
+      {T_26182_2_pop3},
+      {T_26182_1_pop3},
+      {T_26182_0_pop3}
+    };	// rob.scala:453:59
   wire [6:0]        _GEN_99;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_99 = _GEN_98[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0]       _GEN_100 = {{T_26182_0_prs1_busy}, {T_26182_0_prs1_busy}, {T_26182_0_prs1_busy},
-                {T_26182_0_prs1_busy}, {T_26182_0_prs1_busy}, {T_26182_0_prs1_busy}, {T_26182_0_prs1_busy},
-                {T_26182_0_prs1_busy}, {T_26182_23_prs1_busy}, {T_26182_22_prs1_busy},
-                {T_26182_21_prs1_busy}, {T_26182_20_prs1_busy}, {T_26182_19_prs1_busy},
-                {T_26182_18_prs1_busy}, {T_26182_17_prs1_busy}, {T_26182_16_prs1_busy},
-                {T_26182_15_prs1_busy}, {T_26182_14_prs1_busy}, {T_26182_13_prs1_busy},
-                {T_26182_12_prs1_busy}, {T_26182_11_prs1_busy}, {T_26182_10_prs1_busy},
-                {T_26182_9_prs1_busy}, {T_26182_8_prs1_busy}, {T_26182_7_prs1_busy}, {T_26182_6_prs1_busy},
-                {T_26182_5_prs1_busy}, {T_26182_4_prs1_busy}, {T_26182_3_prs1_busy}, {T_26182_2_prs1_busy},
-                {T_26182_1_prs1_busy}, {T_26182_0_prs1_busy}};	// rob.scala:453:59
+  wire [31:0]       _GEN_100 =
+    {
+      {T_26182_0_prs1_busy},
+      {T_26182_0_prs1_busy},
+      {T_26182_0_prs1_busy},
+      {T_26182_0_prs1_busy},
+      {T_26182_0_prs1_busy},
+      {T_26182_0_prs1_busy},
+      {T_26182_0_prs1_busy},
+      {T_26182_0_prs1_busy},
+      {T_26182_23_prs1_busy},
+      {T_26182_22_prs1_busy},
+      {T_26182_21_prs1_busy},
+      {T_26182_20_prs1_busy},
+      {T_26182_19_prs1_busy},
+      {T_26182_18_prs1_busy},
+      {T_26182_17_prs1_busy},
+      {T_26182_16_prs1_busy},
+      {T_26182_15_prs1_busy},
+      {T_26182_14_prs1_busy},
+      {T_26182_13_prs1_busy},
+      {T_26182_12_prs1_busy},
+      {T_26182_11_prs1_busy},
+      {T_26182_10_prs1_busy},
+      {T_26182_9_prs1_busy},
+      {T_26182_8_prs1_busy},
+      {T_26182_7_prs1_busy},
+      {T_26182_6_prs1_busy},
+      {T_26182_5_prs1_busy},
+      {T_26182_4_prs1_busy},
+      {T_26182_3_prs1_busy},
+      {T_26182_2_prs1_busy},
+      {T_26182_1_prs1_busy},
+      {T_26182_0_prs1_busy}
+    };	// rob.scala:453:59
   wire              _GEN_101;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_101 = _GEN_100[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0]       _GEN_102 = {{T_26182_0_prs2_busy}, {T_26182_0_prs2_busy}, {T_26182_0_prs2_busy},
-                {T_26182_0_prs2_busy}, {T_26182_0_prs2_busy}, {T_26182_0_prs2_busy}, {T_26182_0_prs2_busy},
-                {T_26182_0_prs2_busy}, {T_26182_23_prs2_busy}, {T_26182_22_prs2_busy},
-                {T_26182_21_prs2_busy}, {T_26182_20_prs2_busy}, {T_26182_19_prs2_busy},
-                {T_26182_18_prs2_busy}, {T_26182_17_prs2_busy}, {T_26182_16_prs2_busy},
-                {T_26182_15_prs2_busy}, {T_26182_14_prs2_busy}, {T_26182_13_prs2_busy},
-                {T_26182_12_prs2_busy}, {T_26182_11_prs2_busy}, {T_26182_10_prs2_busy},
-                {T_26182_9_prs2_busy}, {T_26182_8_prs2_busy}, {T_26182_7_prs2_busy}, {T_26182_6_prs2_busy},
-                {T_26182_5_prs2_busy}, {T_26182_4_prs2_busy}, {T_26182_3_prs2_busy}, {T_26182_2_prs2_busy},
-                {T_26182_1_prs2_busy}, {T_26182_0_prs2_busy}};	// rob.scala:453:59
+  wire [31:0]       _GEN_102 =
+    {
+      {T_26182_0_prs2_busy},
+      {T_26182_0_prs2_busy},
+      {T_26182_0_prs2_busy},
+      {T_26182_0_prs2_busy},
+      {T_26182_0_prs2_busy},
+      {T_26182_0_prs2_busy},
+      {T_26182_0_prs2_busy},
+      {T_26182_0_prs2_busy},
+      {T_26182_23_prs2_busy},
+      {T_26182_22_prs2_busy},
+      {T_26182_21_prs2_busy},
+      {T_26182_20_prs2_busy},
+      {T_26182_19_prs2_busy},
+      {T_26182_18_prs2_busy},
+      {T_26182_17_prs2_busy},
+      {T_26182_16_prs2_busy},
+      {T_26182_15_prs2_busy},
+      {T_26182_14_prs2_busy},
+      {T_26182_13_prs2_busy},
+      {T_26182_12_prs2_busy},
+      {T_26182_11_prs2_busy},
+      {T_26182_10_prs2_busy},
+      {T_26182_9_prs2_busy},
+      {T_26182_8_prs2_busy},
+      {T_26182_7_prs2_busy},
+      {T_26182_6_prs2_busy},
+      {T_26182_5_prs2_busy},
+      {T_26182_4_prs2_busy},
+      {T_26182_3_prs2_busy},
+      {T_26182_2_prs2_busy},
+      {T_26182_1_prs2_busy},
+      {T_26182_0_prs2_busy}
+    };	// rob.scala:453:59
   wire              _GEN_103;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_103 = _GEN_102[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0]       _GEN_104 = {{T_26182_0_prs3_busy}, {T_26182_0_prs3_busy}, {T_26182_0_prs3_busy},
-                {T_26182_0_prs3_busy}, {T_26182_0_prs3_busy}, {T_26182_0_prs3_busy}, {T_26182_0_prs3_busy},
-                {T_26182_0_prs3_busy}, {T_26182_23_prs3_busy}, {T_26182_22_prs3_busy},
-                {T_26182_21_prs3_busy}, {T_26182_20_prs3_busy}, {T_26182_19_prs3_busy},
-                {T_26182_18_prs3_busy}, {T_26182_17_prs3_busy}, {T_26182_16_prs3_busy},
-                {T_26182_15_prs3_busy}, {T_26182_14_prs3_busy}, {T_26182_13_prs3_busy},
-                {T_26182_12_prs3_busy}, {T_26182_11_prs3_busy}, {T_26182_10_prs3_busy},
-                {T_26182_9_prs3_busy}, {T_26182_8_prs3_busy}, {T_26182_7_prs3_busy}, {T_26182_6_prs3_busy},
-                {T_26182_5_prs3_busy}, {T_26182_4_prs3_busy}, {T_26182_3_prs3_busy}, {T_26182_2_prs3_busy},
-                {T_26182_1_prs3_busy}, {T_26182_0_prs3_busy}};	// rob.scala:453:59
+  wire [31:0]       _GEN_104 =
+    {
+      {T_26182_0_prs3_busy},
+      {T_26182_0_prs3_busy},
+      {T_26182_0_prs3_busy},
+      {T_26182_0_prs3_busy},
+      {T_26182_0_prs3_busy},
+      {T_26182_0_prs3_busy},
+      {T_26182_0_prs3_busy},
+      {T_26182_0_prs3_busy},
+      {T_26182_23_prs3_busy},
+      {T_26182_22_prs3_busy},
+      {T_26182_21_prs3_busy},
+      {T_26182_20_prs3_busy},
+      {T_26182_19_prs3_busy},
+      {T_26182_18_prs3_busy},
+      {T_26182_17_prs3_busy},
+      {T_26182_16_prs3_busy},
+      {T_26182_15_prs3_busy},
+      {T_26182_14_prs3_busy},
+      {T_26182_13_prs3_busy},
+      {T_26182_12_prs3_busy},
+      {T_26182_11_prs3_busy},
+      {T_26182_10_prs3_busy},
+      {T_26182_9_prs3_busy},
+      {T_26182_8_prs3_busy},
+      {T_26182_7_prs3_busy},
+      {T_26182_6_prs3_busy},
+      {T_26182_5_prs3_busy},
+      {T_26182_4_prs3_busy},
+      {T_26182_3_prs3_busy},
+      {T_26182_2_prs3_busy},
+      {T_26182_1_prs3_busy},
+      {T_26182_0_prs3_busy}
+    };	// rob.scala:453:59
   wire              _GEN_105;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_105 = _GEN_104[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0][6:0]  _GEN_106 = {{T_26182_0_stale_pdst}, {T_26182_0_stale_pdst}, {T_26182_0_stale_pdst},
-                {T_26182_0_stale_pdst}, {T_26182_0_stale_pdst}, {T_26182_0_stale_pdst},
-                {T_26182_0_stale_pdst}, {T_26182_0_stale_pdst}, {T_26182_23_stale_pdst},
-                {T_26182_22_stale_pdst}, {T_26182_21_stale_pdst}, {T_26182_20_stale_pdst},
-                {T_26182_19_stale_pdst}, {T_26182_18_stale_pdst}, {T_26182_17_stale_pdst},
-                {T_26182_16_stale_pdst}, {T_26182_15_stale_pdst}, {T_26182_14_stale_pdst},
-                {T_26182_13_stale_pdst}, {T_26182_12_stale_pdst}, {T_26182_11_stale_pdst},
-                {T_26182_10_stale_pdst}, {T_26182_9_stale_pdst}, {T_26182_8_stale_pdst},
-                {T_26182_7_stale_pdst}, {T_26182_6_stale_pdst}, {T_26182_5_stale_pdst},
-                {T_26182_4_stale_pdst}, {T_26182_3_stale_pdst}, {T_26182_2_stale_pdst},
-                {T_26182_1_stale_pdst}, {T_26182_0_stale_pdst}};	// rob.scala:453:59
+  wire [31:0][6:0]  _GEN_106 =
+    {
+      {T_26182_0_stale_pdst},
+      {T_26182_0_stale_pdst},
+      {T_26182_0_stale_pdst},
+      {T_26182_0_stale_pdst},
+      {T_26182_0_stale_pdst},
+      {T_26182_0_stale_pdst},
+      {T_26182_0_stale_pdst},
+      {T_26182_0_stale_pdst},
+      {T_26182_23_stale_pdst},
+      {T_26182_22_stale_pdst},
+      {T_26182_21_stale_pdst},
+      {T_26182_20_stale_pdst},
+      {T_26182_19_stale_pdst},
+      {T_26182_18_stale_pdst},
+      {T_26182_17_stale_pdst},
+      {T_26182_16_stale_pdst},
+      {T_26182_15_stale_pdst},
+      {T_26182_14_stale_pdst},
+      {T_26182_13_stale_pdst},
+      {T_26182_12_stale_pdst},
+      {T_26182_11_stale_pdst},
+      {T_26182_10_stale_pdst},
+      {T_26182_9_stale_pdst},
+      {T_26182_8_stale_pdst},
+      {T_26182_7_stale_pdst},
+      {T_26182_6_stale_pdst},
+      {T_26182_5_stale_pdst},
+      {T_26182_4_stale_pdst},
+      {T_26182_3_stale_pdst},
+      {T_26182_2_stale_pdst},
+      {T_26182_1_stale_pdst},
+      {T_26182_0_stale_pdst}
+    };	// rob.scala:453:59
   wire [6:0]        _GEN_107;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_107 = _GEN_106[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0]       _GEN_108 = {{T_26182_0_exception}, {T_26182_0_exception}, {T_26182_0_exception},
-                {T_26182_0_exception}, {T_26182_0_exception}, {T_26182_0_exception}, {T_26182_0_exception},
-                {T_26182_0_exception}, {T_26182_23_exception}, {T_26182_22_exception},
-                {T_26182_21_exception}, {T_26182_20_exception}, {T_26182_19_exception},
-                {T_26182_18_exception}, {T_26182_17_exception}, {T_26182_16_exception},
-                {T_26182_15_exception}, {T_26182_14_exception}, {T_26182_13_exception},
-                {T_26182_12_exception}, {T_26182_11_exception}, {T_26182_10_exception},
-                {T_26182_9_exception}, {T_26182_8_exception}, {T_26182_7_exception}, {T_26182_6_exception},
-                {T_26182_5_exception}, {T_26182_4_exception}, {T_26182_3_exception}, {T_26182_2_exception},
-                {T_26182_1_exception}, {T_26182_0_exception}};	// rob.scala:453:59
+  wire [31:0]       _GEN_108 =
+    {
+      {T_26182_0_exception},
+      {T_26182_0_exception},
+      {T_26182_0_exception},
+      {T_26182_0_exception},
+      {T_26182_0_exception},
+      {T_26182_0_exception},
+      {T_26182_0_exception},
+      {T_26182_0_exception},
+      {T_26182_23_exception},
+      {T_26182_22_exception},
+      {T_26182_21_exception},
+      {T_26182_20_exception},
+      {T_26182_19_exception},
+      {T_26182_18_exception},
+      {T_26182_17_exception},
+      {T_26182_16_exception},
+      {T_26182_15_exception},
+      {T_26182_14_exception},
+      {T_26182_13_exception},
+      {T_26182_12_exception},
+      {T_26182_11_exception},
+      {T_26182_10_exception},
+      {T_26182_9_exception},
+      {T_26182_8_exception},
+      {T_26182_7_exception},
+      {T_26182_6_exception},
+      {T_26182_5_exception},
+      {T_26182_4_exception},
+      {T_26182_3_exception},
+      {T_26182_2_exception},
+      {T_26182_1_exception},
+      {T_26182_0_exception}
+    };	// rob.scala:453:59
   wire              _GEN_109;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_109 = _GEN_108[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0][63:0] _GEN_110 = {{T_26182_0_exc_cause}, {T_26182_0_exc_cause}, {T_26182_0_exc_cause},
-                {T_26182_0_exc_cause}, {T_26182_0_exc_cause}, {T_26182_0_exc_cause}, {T_26182_0_exc_cause},
-                {T_26182_0_exc_cause}, {T_26182_23_exc_cause}, {T_26182_22_exc_cause},
-                {T_26182_21_exc_cause}, {T_26182_20_exc_cause}, {T_26182_19_exc_cause},
-                {T_26182_18_exc_cause}, {T_26182_17_exc_cause}, {T_26182_16_exc_cause},
-                {T_26182_15_exc_cause}, {T_26182_14_exc_cause}, {T_26182_13_exc_cause},
-                {T_26182_12_exc_cause}, {T_26182_11_exc_cause}, {T_26182_10_exc_cause},
-                {T_26182_9_exc_cause}, {T_26182_8_exc_cause}, {T_26182_7_exc_cause}, {T_26182_6_exc_cause},
-                {T_26182_5_exc_cause}, {T_26182_4_exc_cause}, {T_26182_3_exc_cause}, {T_26182_2_exc_cause},
-                {T_26182_1_exc_cause}, {T_26182_0_exc_cause}};	// rob.scala:453:59
+  wire [31:0][63:0] _GEN_110 =
+    {
+      {T_26182_0_exc_cause},
+      {T_26182_0_exc_cause},
+      {T_26182_0_exc_cause},
+      {T_26182_0_exc_cause},
+      {T_26182_0_exc_cause},
+      {T_26182_0_exc_cause},
+      {T_26182_0_exc_cause},
+      {T_26182_0_exc_cause},
+      {T_26182_23_exc_cause},
+      {T_26182_22_exc_cause},
+      {T_26182_21_exc_cause},
+      {T_26182_20_exc_cause},
+      {T_26182_19_exc_cause},
+      {T_26182_18_exc_cause},
+      {T_26182_17_exc_cause},
+      {T_26182_16_exc_cause},
+      {T_26182_15_exc_cause},
+      {T_26182_14_exc_cause},
+      {T_26182_13_exc_cause},
+      {T_26182_12_exc_cause},
+      {T_26182_11_exc_cause},
+      {T_26182_10_exc_cause},
+      {T_26182_9_exc_cause},
+      {T_26182_8_exc_cause},
+      {T_26182_7_exc_cause},
+      {T_26182_6_exc_cause},
+      {T_26182_5_exc_cause},
+      {T_26182_4_exc_cause},
+      {T_26182_3_exc_cause},
+      {T_26182_2_exc_cause},
+      {T_26182_1_exc_cause},
+      {T_26182_0_exc_cause}
+    };	// rob.scala:453:59
   wire [63:0]       _GEN_111;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_111 = _GEN_110[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0]       _GEN_112 = {{T_26182_0_bypassable}, {T_26182_0_bypassable}, {T_26182_0_bypassable},
-                {T_26182_0_bypassable}, {T_26182_0_bypassable}, {T_26182_0_bypassable},
-                {T_26182_0_bypassable}, {T_26182_0_bypassable}, {T_26182_23_bypassable},
-                {T_26182_22_bypassable}, {T_26182_21_bypassable}, {T_26182_20_bypassable},
-                {T_26182_19_bypassable}, {T_26182_18_bypassable}, {T_26182_17_bypassable},
-                {T_26182_16_bypassable}, {T_26182_15_bypassable}, {T_26182_14_bypassable},
-                {T_26182_13_bypassable}, {T_26182_12_bypassable}, {T_26182_11_bypassable},
-                {T_26182_10_bypassable}, {T_26182_9_bypassable}, {T_26182_8_bypassable},
-                {T_26182_7_bypassable}, {T_26182_6_bypassable}, {T_26182_5_bypassable},
-                {T_26182_4_bypassable}, {T_26182_3_bypassable}, {T_26182_2_bypassable},
-                {T_26182_1_bypassable}, {T_26182_0_bypassable}};	// rob.scala:453:59
+  wire [31:0]       _GEN_112 =
+    {
+      {T_26182_0_bypassable},
+      {T_26182_0_bypassable},
+      {T_26182_0_bypassable},
+      {T_26182_0_bypassable},
+      {T_26182_0_bypassable},
+      {T_26182_0_bypassable},
+      {T_26182_0_bypassable},
+      {T_26182_0_bypassable},
+      {T_26182_23_bypassable},
+      {T_26182_22_bypassable},
+      {T_26182_21_bypassable},
+      {T_26182_20_bypassable},
+      {T_26182_19_bypassable},
+      {T_26182_18_bypassable},
+      {T_26182_17_bypassable},
+      {T_26182_16_bypassable},
+      {T_26182_15_bypassable},
+      {T_26182_14_bypassable},
+      {T_26182_13_bypassable},
+      {T_26182_12_bypassable},
+      {T_26182_11_bypassable},
+      {T_26182_10_bypassable},
+      {T_26182_9_bypassable},
+      {T_26182_8_bypassable},
+      {T_26182_7_bypassable},
+      {T_26182_6_bypassable},
+      {T_26182_5_bypassable},
+      {T_26182_4_bypassable},
+      {T_26182_3_bypassable},
+      {T_26182_2_bypassable},
+      {T_26182_1_bypassable},
+      {T_26182_0_bypassable}
+    };	// rob.scala:453:59
   wire              _GEN_113;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_113 = _GEN_112[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0][3:0]  _GEN_114 = {{T_26182_0_mem_cmd}, {T_26182_0_mem_cmd}, {T_26182_0_mem_cmd}, {T_26182_0_mem_cmd},
-                {T_26182_0_mem_cmd}, {T_26182_0_mem_cmd}, {T_26182_0_mem_cmd}, {T_26182_0_mem_cmd},
-                {T_26182_23_mem_cmd}, {T_26182_22_mem_cmd}, {T_26182_21_mem_cmd}, {T_26182_20_mem_cmd},
-                {T_26182_19_mem_cmd}, {T_26182_18_mem_cmd}, {T_26182_17_mem_cmd}, {T_26182_16_mem_cmd},
-                {T_26182_15_mem_cmd}, {T_26182_14_mem_cmd}, {T_26182_13_mem_cmd}, {T_26182_12_mem_cmd},
-                {T_26182_11_mem_cmd}, {T_26182_10_mem_cmd}, {T_26182_9_mem_cmd}, {T_26182_8_mem_cmd},
-                {T_26182_7_mem_cmd}, {T_26182_6_mem_cmd}, {T_26182_5_mem_cmd}, {T_26182_4_mem_cmd},
-                {T_26182_3_mem_cmd}, {T_26182_2_mem_cmd}, {T_26182_1_mem_cmd}, {T_26182_0_mem_cmd}};	// rob.scala:453:59
+  wire [31:0][3:0]  _GEN_114 =
+    {
+      {T_26182_0_mem_cmd},
+      {T_26182_0_mem_cmd},
+      {T_26182_0_mem_cmd},
+      {T_26182_0_mem_cmd},
+      {T_26182_0_mem_cmd},
+      {T_26182_0_mem_cmd},
+      {T_26182_0_mem_cmd},
+      {T_26182_0_mem_cmd},
+      {T_26182_23_mem_cmd},
+      {T_26182_22_mem_cmd},
+      {T_26182_21_mem_cmd},
+      {T_26182_20_mem_cmd},
+      {T_26182_19_mem_cmd},
+      {T_26182_18_mem_cmd},
+      {T_26182_17_mem_cmd},
+      {T_26182_16_mem_cmd},
+      {T_26182_15_mem_cmd},
+      {T_26182_14_mem_cmd},
+      {T_26182_13_mem_cmd},
+      {T_26182_12_mem_cmd},
+      {T_26182_11_mem_cmd},
+      {T_26182_10_mem_cmd},
+      {T_26182_9_mem_cmd},
+      {T_26182_8_mem_cmd},
+      {T_26182_7_mem_cmd},
+      {T_26182_6_mem_cmd},
+      {T_26182_5_mem_cmd},
+      {T_26182_4_mem_cmd},
+      {T_26182_3_mem_cmd},
+      {T_26182_2_mem_cmd},
+      {T_26182_1_mem_cmd},
+      {T_26182_0_mem_cmd}
+    };	// rob.scala:453:59
   wire [3:0]        _GEN_115;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_115 = _GEN_114[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0][2:0]  _GEN_116 = {{T_26182_0_mem_typ}, {T_26182_0_mem_typ}, {T_26182_0_mem_typ}, {T_26182_0_mem_typ},
-                {T_26182_0_mem_typ}, {T_26182_0_mem_typ}, {T_26182_0_mem_typ}, {T_26182_0_mem_typ},
-                {T_26182_23_mem_typ}, {T_26182_22_mem_typ}, {T_26182_21_mem_typ}, {T_26182_20_mem_typ},
-                {T_26182_19_mem_typ}, {T_26182_18_mem_typ}, {T_26182_17_mem_typ}, {T_26182_16_mem_typ},
-                {T_26182_15_mem_typ}, {T_26182_14_mem_typ}, {T_26182_13_mem_typ}, {T_26182_12_mem_typ},
-                {T_26182_11_mem_typ}, {T_26182_10_mem_typ}, {T_26182_9_mem_typ}, {T_26182_8_mem_typ},
-                {T_26182_7_mem_typ}, {T_26182_6_mem_typ}, {T_26182_5_mem_typ}, {T_26182_4_mem_typ},
-                {T_26182_3_mem_typ}, {T_26182_2_mem_typ}, {T_26182_1_mem_typ}, {T_26182_0_mem_typ}};	// rob.scala:453:59
+  wire [31:0][2:0]  _GEN_116 =
+    {
+      {T_26182_0_mem_typ},
+      {T_26182_0_mem_typ},
+      {T_26182_0_mem_typ},
+      {T_26182_0_mem_typ},
+      {T_26182_0_mem_typ},
+      {T_26182_0_mem_typ},
+      {T_26182_0_mem_typ},
+      {T_26182_0_mem_typ},
+      {T_26182_23_mem_typ},
+      {T_26182_22_mem_typ},
+      {T_26182_21_mem_typ},
+      {T_26182_20_mem_typ},
+      {T_26182_19_mem_typ},
+      {T_26182_18_mem_typ},
+      {T_26182_17_mem_typ},
+      {T_26182_16_mem_typ},
+      {T_26182_15_mem_typ},
+      {T_26182_14_mem_typ},
+      {T_26182_13_mem_typ},
+      {T_26182_12_mem_typ},
+      {T_26182_11_mem_typ},
+      {T_26182_10_mem_typ},
+      {T_26182_9_mem_typ},
+      {T_26182_8_mem_typ},
+      {T_26182_7_mem_typ},
+      {T_26182_6_mem_typ},
+      {T_26182_5_mem_typ},
+      {T_26182_4_mem_typ},
+      {T_26182_3_mem_typ},
+      {T_26182_2_mem_typ},
+      {T_26182_1_mem_typ},
+      {T_26182_0_mem_typ}
+    };	// rob.scala:453:59
   wire [2:0]        _GEN_117;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_117 = _GEN_116[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0]       _GEN_118 = {{T_26182_0_is_fence}, {T_26182_0_is_fence}, {T_26182_0_is_fence}, {T_26182_0_is_fence},
-                {T_26182_0_is_fence}, {T_26182_0_is_fence}, {T_26182_0_is_fence}, {T_26182_0_is_fence},
-                {T_26182_23_is_fence}, {T_26182_22_is_fence}, {T_26182_21_is_fence}, {T_26182_20_is_fence},
-                {T_26182_19_is_fence}, {T_26182_18_is_fence}, {T_26182_17_is_fence}, {T_26182_16_is_fence},
-                {T_26182_15_is_fence}, {T_26182_14_is_fence}, {T_26182_13_is_fence}, {T_26182_12_is_fence},
-                {T_26182_11_is_fence}, {T_26182_10_is_fence}, {T_26182_9_is_fence}, {T_26182_8_is_fence},
-                {T_26182_7_is_fence}, {T_26182_6_is_fence}, {T_26182_5_is_fence}, {T_26182_4_is_fence},
-                {T_26182_3_is_fence}, {T_26182_2_is_fence}, {T_26182_1_is_fence}, {T_26182_0_is_fence}};	// rob.scala:453:59
+  wire [31:0]       _GEN_118 =
+    {
+      {T_26182_0_is_fence},
+      {T_26182_0_is_fence},
+      {T_26182_0_is_fence},
+      {T_26182_0_is_fence},
+      {T_26182_0_is_fence},
+      {T_26182_0_is_fence},
+      {T_26182_0_is_fence},
+      {T_26182_0_is_fence},
+      {T_26182_23_is_fence},
+      {T_26182_22_is_fence},
+      {T_26182_21_is_fence},
+      {T_26182_20_is_fence},
+      {T_26182_19_is_fence},
+      {T_26182_18_is_fence},
+      {T_26182_17_is_fence},
+      {T_26182_16_is_fence},
+      {T_26182_15_is_fence},
+      {T_26182_14_is_fence},
+      {T_26182_13_is_fence},
+      {T_26182_12_is_fence},
+      {T_26182_11_is_fence},
+      {T_26182_10_is_fence},
+      {T_26182_9_is_fence},
+      {T_26182_8_is_fence},
+      {T_26182_7_is_fence},
+      {T_26182_6_is_fence},
+      {T_26182_5_is_fence},
+      {T_26182_4_is_fence},
+      {T_26182_3_is_fence},
+      {T_26182_2_is_fence},
+      {T_26182_1_is_fence},
+      {T_26182_0_is_fence}
+    };	// rob.scala:453:59
   wire              _GEN_119;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_119 = _GEN_118[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0]       _GEN_120 = {{T_26182_0_is_fencei}, {T_26182_0_is_fencei}, {T_26182_0_is_fencei},
-                {T_26182_0_is_fencei}, {T_26182_0_is_fencei}, {T_26182_0_is_fencei}, {T_26182_0_is_fencei},
-                {T_26182_0_is_fencei}, {T_26182_23_is_fencei}, {T_26182_22_is_fencei},
-                {T_26182_21_is_fencei}, {T_26182_20_is_fencei}, {T_26182_19_is_fencei},
-                {T_26182_18_is_fencei}, {T_26182_17_is_fencei}, {T_26182_16_is_fencei},
-                {T_26182_15_is_fencei}, {T_26182_14_is_fencei}, {T_26182_13_is_fencei},
-                {T_26182_12_is_fencei}, {T_26182_11_is_fencei}, {T_26182_10_is_fencei},
-                {T_26182_9_is_fencei}, {T_26182_8_is_fencei}, {T_26182_7_is_fencei}, {T_26182_6_is_fencei},
-                {T_26182_5_is_fencei}, {T_26182_4_is_fencei}, {T_26182_3_is_fencei}, {T_26182_2_is_fencei},
-                {T_26182_1_is_fencei}, {T_26182_0_is_fencei}};	// rob.scala:453:59
+  wire [31:0]       _GEN_120 =
+    {
+      {T_26182_0_is_fencei},
+      {T_26182_0_is_fencei},
+      {T_26182_0_is_fencei},
+      {T_26182_0_is_fencei},
+      {T_26182_0_is_fencei},
+      {T_26182_0_is_fencei},
+      {T_26182_0_is_fencei},
+      {T_26182_0_is_fencei},
+      {T_26182_23_is_fencei},
+      {T_26182_22_is_fencei},
+      {T_26182_21_is_fencei},
+      {T_26182_20_is_fencei},
+      {T_26182_19_is_fencei},
+      {T_26182_18_is_fencei},
+      {T_26182_17_is_fencei},
+      {T_26182_16_is_fencei},
+      {T_26182_15_is_fencei},
+      {T_26182_14_is_fencei},
+      {T_26182_13_is_fencei},
+      {T_26182_12_is_fencei},
+      {T_26182_11_is_fencei},
+      {T_26182_10_is_fencei},
+      {T_26182_9_is_fencei},
+      {T_26182_8_is_fencei},
+      {T_26182_7_is_fencei},
+      {T_26182_6_is_fencei},
+      {T_26182_5_is_fencei},
+      {T_26182_4_is_fencei},
+      {T_26182_3_is_fencei},
+      {T_26182_2_is_fencei},
+      {T_26182_1_is_fencei},
+      {T_26182_0_is_fencei}
+    };	// rob.scala:453:59
   wire              _GEN_121;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_121 = _GEN_120[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0]       _GEN_122 = {{T_26182_0_is_store}, {T_26182_0_is_store}, {T_26182_0_is_store}, {T_26182_0_is_store},
-                {T_26182_0_is_store}, {T_26182_0_is_store}, {T_26182_0_is_store}, {T_26182_0_is_store},
-                {T_26182_23_is_store}, {T_26182_22_is_store}, {T_26182_21_is_store}, {T_26182_20_is_store},
-                {T_26182_19_is_store}, {T_26182_18_is_store}, {T_26182_17_is_store}, {T_26182_16_is_store},
-                {T_26182_15_is_store}, {T_26182_14_is_store}, {T_26182_13_is_store}, {T_26182_12_is_store},
-                {T_26182_11_is_store}, {T_26182_10_is_store}, {T_26182_9_is_store}, {T_26182_8_is_store},
-                {T_26182_7_is_store}, {T_26182_6_is_store}, {T_26182_5_is_store}, {T_26182_4_is_store},
-                {T_26182_3_is_store}, {T_26182_2_is_store}, {T_26182_1_is_store}, {T_26182_0_is_store}};	// rob.scala:453:59
+  wire [31:0]       _GEN_122 =
+    {
+      {T_26182_0_is_store},
+      {T_26182_0_is_store},
+      {T_26182_0_is_store},
+      {T_26182_0_is_store},
+      {T_26182_0_is_store},
+      {T_26182_0_is_store},
+      {T_26182_0_is_store},
+      {T_26182_0_is_store},
+      {T_26182_23_is_store},
+      {T_26182_22_is_store},
+      {T_26182_21_is_store},
+      {T_26182_20_is_store},
+      {T_26182_19_is_store},
+      {T_26182_18_is_store},
+      {T_26182_17_is_store},
+      {T_26182_16_is_store},
+      {T_26182_15_is_store},
+      {T_26182_14_is_store},
+      {T_26182_13_is_store},
+      {T_26182_12_is_store},
+      {T_26182_11_is_store},
+      {T_26182_10_is_store},
+      {T_26182_9_is_store},
+      {T_26182_8_is_store},
+      {T_26182_7_is_store},
+      {T_26182_6_is_store},
+      {T_26182_5_is_store},
+      {T_26182_4_is_store},
+      {T_26182_3_is_store},
+      {T_26182_2_is_store},
+      {T_26182_1_is_store},
+      {T_26182_0_is_store}
+    };	// rob.scala:453:59
   wire              _GEN_123;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_123 = _GEN_122[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0]       _GEN_124 = {{T_26182_0_is_amo}, {T_26182_0_is_amo}, {T_26182_0_is_amo}, {T_26182_0_is_amo},
-                {T_26182_0_is_amo}, {T_26182_0_is_amo}, {T_26182_0_is_amo}, {T_26182_0_is_amo},
-                {T_26182_23_is_amo}, {T_26182_22_is_amo}, {T_26182_21_is_amo}, {T_26182_20_is_amo},
-                {T_26182_19_is_amo}, {T_26182_18_is_amo}, {T_26182_17_is_amo}, {T_26182_16_is_amo},
-                {T_26182_15_is_amo}, {T_26182_14_is_amo}, {T_26182_13_is_amo}, {T_26182_12_is_amo},
-                {T_26182_11_is_amo}, {T_26182_10_is_amo}, {T_26182_9_is_amo}, {T_26182_8_is_amo},
-                {T_26182_7_is_amo}, {T_26182_6_is_amo}, {T_26182_5_is_amo}, {T_26182_4_is_amo},
-                {T_26182_3_is_amo}, {T_26182_2_is_amo}, {T_26182_1_is_amo}, {T_26182_0_is_amo}};	// rob.scala:453:59
+  wire [31:0]       _GEN_124 =
+    {
+      {T_26182_0_is_amo},
+      {T_26182_0_is_amo},
+      {T_26182_0_is_amo},
+      {T_26182_0_is_amo},
+      {T_26182_0_is_amo},
+      {T_26182_0_is_amo},
+      {T_26182_0_is_amo},
+      {T_26182_0_is_amo},
+      {T_26182_23_is_amo},
+      {T_26182_22_is_amo},
+      {T_26182_21_is_amo},
+      {T_26182_20_is_amo},
+      {T_26182_19_is_amo},
+      {T_26182_18_is_amo},
+      {T_26182_17_is_amo},
+      {T_26182_16_is_amo},
+      {T_26182_15_is_amo},
+      {T_26182_14_is_amo},
+      {T_26182_13_is_amo},
+      {T_26182_12_is_amo},
+      {T_26182_11_is_amo},
+      {T_26182_10_is_amo},
+      {T_26182_9_is_amo},
+      {T_26182_8_is_amo},
+      {T_26182_7_is_amo},
+      {T_26182_6_is_amo},
+      {T_26182_5_is_amo},
+      {T_26182_4_is_amo},
+      {T_26182_3_is_amo},
+      {T_26182_2_is_amo},
+      {T_26182_1_is_amo},
+      {T_26182_0_is_amo}
+    };	// rob.scala:453:59
   wire              _GEN_125;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_125 = _GEN_124[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0]       _GEN_126 = {{T_26182_0_is_load}, {T_26182_0_is_load}, {T_26182_0_is_load}, {T_26182_0_is_load},
-                {T_26182_0_is_load}, {T_26182_0_is_load}, {T_26182_0_is_load}, {T_26182_0_is_load},
-                {T_26182_23_is_load}, {T_26182_22_is_load}, {T_26182_21_is_load}, {T_26182_20_is_load},
-                {T_26182_19_is_load}, {T_26182_18_is_load}, {T_26182_17_is_load}, {T_26182_16_is_load},
-                {T_26182_15_is_load}, {T_26182_14_is_load}, {T_26182_13_is_load}, {T_26182_12_is_load},
-                {T_26182_11_is_load}, {T_26182_10_is_load}, {T_26182_9_is_load}, {T_26182_8_is_load},
-                {T_26182_7_is_load}, {T_26182_6_is_load}, {T_26182_5_is_load}, {T_26182_4_is_load},
-                {T_26182_3_is_load}, {T_26182_2_is_load}, {T_26182_1_is_load}, {T_26182_0_is_load}};	// rob.scala:453:59
+  wire [31:0]       _GEN_126 =
+    {
+      {T_26182_0_is_load},
+      {T_26182_0_is_load},
+      {T_26182_0_is_load},
+      {T_26182_0_is_load},
+      {T_26182_0_is_load},
+      {T_26182_0_is_load},
+      {T_26182_0_is_load},
+      {T_26182_0_is_load},
+      {T_26182_23_is_load},
+      {T_26182_22_is_load},
+      {T_26182_21_is_load},
+      {T_26182_20_is_load},
+      {T_26182_19_is_load},
+      {T_26182_18_is_load},
+      {T_26182_17_is_load},
+      {T_26182_16_is_load},
+      {T_26182_15_is_load},
+      {T_26182_14_is_load},
+      {T_26182_13_is_load},
+      {T_26182_12_is_load},
+      {T_26182_11_is_load},
+      {T_26182_10_is_load},
+      {T_26182_9_is_load},
+      {T_26182_8_is_load},
+      {T_26182_7_is_load},
+      {T_26182_6_is_load},
+      {T_26182_5_is_load},
+      {T_26182_4_is_load},
+      {T_26182_3_is_load},
+      {T_26182_2_is_load},
+      {T_26182_1_is_load},
+      {T_26182_0_is_load}
+    };	// rob.scala:453:59
   wire              _GEN_127;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_127 = _GEN_126[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0]       _GEN_128 = {{T_26182_0_is_unique}, {T_26182_0_is_unique}, {T_26182_0_is_unique},
-                {T_26182_0_is_unique}, {T_26182_0_is_unique}, {T_26182_0_is_unique}, {T_26182_0_is_unique},
-                {T_26182_0_is_unique}, {T_26182_23_is_unique}, {T_26182_22_is_unique},
-                {T_26182_21_is_unique}, {T_26182_20_is_unique}, {T_26182_19_is_unique},
-                {T_26182_18_is_unique}, {T_26182_17_is_unique}, {T_26182_16_is_unique},
-                {T_26182_15_is_unique}, {T_26182_14_is_unique}, {T_26182_13_is_unique},
-                {T_26182_12_is_unique}, {T_26182_11_is_unique}, {T_26182_10_is_unique},
-                {T_26182_9_is_unique}, {T_26182_8_is_unique}, {T_26182_7_is_unique}, {T_26182_6_is_unique},
-                {T_26182_5_is_unique}, {T_26182_4_is_unique}, {T_26182_3_is_unique}, {T_26182_2_is_unique},
-                {T_26182_1_is_unique}, {T_26182_0_is_unique}};	// rob.scala:453:59
+  wire [31:0]       _GEN_128 =
+    {
+      {T_26182_0_is_unique},
+      {T_26182_0_is_unique},
+      {T_26182_0_is_unique},
+      {T_26182_0_is_unique},
+      {T_26182_0_is_unique},
+      {T_26182_0_is_unique},
+      {T_26182_0_is_unique},
+      {T_26182_0_is_unique},
+      {T_26182_23_is_unique},
+      {T_26182_22_is_unique},
+      {T_26182_21_is_unique},
+      {T_26182_20_is_unique},
+      {T_26182_19_is_unique},
+      {T_26182_18_is_unique},
+      {T_26182_17_is_unique},
+      {T_26182_16_is_unique},
+      {T_26182_15_is_unique},
+      {T_26182_14_is_unique},
+      {T_26182_13_is_unique},
+      {T_26182_12_is_unique},
+      {T_26182_11_is_unique},
+      {T_26182_10_is_unique},
+      {T_26182_9_is_unique},
+      {T_26182_8_is_unique},
+      {T_26182_7_is_unique},
+      {T_26182_6_is_unique},
+      {T_26182_5_is_unique},
+      {T_26182_4_is_unique},
+      {T_26182_3_is_unique},
+      {T_26182_2_is_unique},
+      {T_26182_1_is_unique},
+      {T_26182_0_is_unique}
+    };	// rob.scala:453:59
   wire              _GEN_129;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_129 = _GEN_128[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0]       _GEN_130 = {{T_26182_0_flush_on_commit}, {T_26182_0_flush_on_commit}, {T_26182_0_flush_on_commit},
-                {T_26182_0_flush_on_commit}, {T_26182_0_flush_on_commit}, {T_26182_0_flush_on_commit},
-                {T_26182_0_flush_on_commit}, {T_26182_0_flush_on_commit}, {T_26182_23_flush_on_commit},
-                {T_26182_22_flush_on_commit}, {T_26182_21_flush_on_commit}, {T_26182_20_flush_on_commit},
-                {T_26182_19_flush_on_commit}, {T_26182_18_flush_on_commit}, {T_26182_17_flush_on_commit},
-                {T_26182_16_flush_on_commit}, {T_26182_15_flush_on_commit}, {T_26182_14_flush_on_commit},
-                {T_26182_13_flush_on_commit}, {T_26182_12_flush_on_commit}, {T_26182_11_flush_on_commit},
-                {T_26182_10_flush_on_commit}, {T_26182_9_flush_on_commit}, {T_26182_8_flush_on_commit},
-                {T_26182_7_flush_on_commit}, {T_26182_6_flush_on_commit}, {T_26182_5_flush_on_commit},
-                {T_26182_4_flush_on_commit}, {T_26182_3_flush_on_commit}, {T_26182_2_flush_on_commit},
-                {T_26182_1_flush_on_commit}, {T_26182_0_flush_on_commit}};	// rob.scala:453:59
+  wire [31:0]       _GEN_130 =
+    {
+      {T_26182_0_flush_on_commit},
+      {T_26182_0_flush_on_commit},
+      {T_26182_0_flush_on_commit},
+      {T_26182_0_flush_on_commit},
+      {T_26182_0_flush_on_commit},
+      {T_26182_0_flush_on_commit},
+      {T_26182_0_flush_on_commit},
+      {T_26182_0_flush_on_commit},
+      {T_26182_23_flush_on_commit},
+      {T_26182_22_flush_on_commit},
+      {T_26182_21_flush_on_commit},
+      {T_26182_20_flush_on_commit},
+      {T_26182_19_flush_on_commit},
+      {T_26182_18_flush_on_commit},
+      {T_26182_17_flush_on_commit},
+      {T_26182_16_flush_on_commit},
+      {T_26182_15_flush_on_commit},
+      {T_26182_14_flush_on_commit},
+      {T_26182_13_flush_on_commit},
+      {T_26182_12_flush_on_commit},
+      {T_26182_11_flush_on_commit},
+      {T_26182_10_flush_on_commit},
+      {T_26182_9_flush_on_commit},
+      {T_26182_8_flush_on_commit},
+      {T_26182_7_flush_on_commit},
+      {T_26182_6_flush_on_commit},
+      {T_26182_5_flush_on_commit},
+      {T_26182_4_flush_on_commit},
+      {T_26182_3_flush_on_commit},
+      {T_26182_2_flush_on_commit},
+      {T_26182_1_flush_on_commit},
+      {T_26182_0_flush_on_commit}
+    };	// rob.scala:453:59
   wire              _GEN_131;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_131 = _GEN_130[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0][5:0]  _GEN_132 = {{T_26182_0_ldst}, {T_26182_0_ldst}, {T_26182_0_ldst}, {T_26182_0_ldst}, {T_26182_0_ldst},
-                {T_26182_0_ldst}, {T_26182_0_ldst}, {T_26182_0_ldst}, {T_26182_23_ldst}, {T_26182_22_ldst},
-                {T_26182_21_ldst}, {T_26182_20_ldst}, {T_26182_19_ldst}, {T_26182_18_ldst},
-                {T_26182_17_ldst}, {T_26182_16_ldst}, {T_26182_15_ldst}, {T_26182_14_ldst},
-                {T_26182_13_ldst}, {T_26182_12_ldst}, {T_26182_11_ldst}, {T_26182_10_ldst},
-                {T_26182_9_ldst}, {T_26182_8_ldst}, {T_26182_7_ldst}, {T_26182_6_ldst}, {T_26182_5_ldst},
-                {T_26182_4_ldst}, {T_26182_3_ldst}, {T_26182_2_ldst}, {T_26182_1_ldst}, {T_26182_0_ldst}};	// rob.scala:453:59
+  wire [31:0][5:0]  _GEN_132 =
+    {
+      {T_26182_0_ldst},
+      {T_26182_0_ldst},
+      {T_26182_0_ldst},
+      {T_26182_0_ldst},
+      {T_26182_0_ldst},
+      {T_26182_0_ldst},
+      {T_26182_0_ldst},
+      {T_26182_0_ldst},
+      {T_26182_23_ldst},
+      {T_26182_22_ldst},
+      {T_26182_21_ldst},
+      {T_26182_20_ldst},
+      {T_26182_19_ldst},
+      {T_26182_18_ldst},
+      {T_26182_17_ldst},
+      {T_26182_16_ldst},
+      {T_26182_15_ldst},
+      {T_26182_14_ldst},
+      {T_26182_13_ldst},
+      {T_26182_12_ldst},
+      {T_26182_11_ldst},
+      {T_26182_10_ldst},
+      {T_26182_9_ldst},
+      {T_26182_8_ldst},
+      {T_26182_7_ldst},
+      {T_26182_6_ldst},
+      {T_26182_5_ldst},
+      {T_26182_4_ldst},
+      {T_26182_3_ldst},
+      {T_26182_2_ldst},
+      {T_26182_1_ldst},
+      {T_26182_0_ldst}
+    };	// rob.scala:453:59
   wire [5:0]        _GEN_133;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_133 = _GEN_132[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0][5:0]  _GEN_134 = {{T_26182_0_lrs1}, {T_26182_0_lrs1}, {T_26182_0_lrs1}, {T_26182_0_lrs1}, {T_26182_0_lrs1},
-                {T_26182_0_lrs1}, {T_26182_0_lrs1}, {T_26182_0_lrs1}, {T_26182_23_lrs1}, {T_26182_22_lrs1},
-                {T_26182_21_lrs1}, {T_26182_20_lrs1}, {T_26182_19_lrs1}, {T_26182_18_lrs1},
-                {T_26182_17_lrs1}, {T_26182_16_lrs1}, {T_26182_15_lrs1}, {T_26182_14_lrs1},
-                {T_26182_13_lrs1}, {T_26182_12_lrs1}, {T_26182_11_lrs1}, {T_26182_10_lrs1},
-                {T_26182_9_lrs1}, {T_26182_8_lrs1}, {T_26182_7_lrs1}, {T_26182_6_lrs1}, {T_26182_5_lrs1},
-                {T_26182_4_lrs1}, {T_26182_3_lrs1}, {T_26182_2_lrs1}, {T_26182_1_lrs1}, {T_26182_0_lrs1}};	// rob.scala:453:59
+  wire [31:0][5:0]  _GEN_134 =
+    {
+      {T_26182_0_lrs1},
+      {T_26182_0_lrs1},
+      {T_26182_0_lrs1},
+      {T_26182_0_lrs1},
+      {T_26182_0_lrs1},
+      {T_26182_0_lrs1},
+      {T_26182_0_lrs1},
+      {T_26182_0_lrs1},
+      {T_26182_23_lrs1},
+      {T_26182_22_lrs1},
+      {T_26182_21_lrs1},
+      {T_26182_20_lrs1},
+      {T_26182_19_lrs1},
+      {T_26182_18_lrs1},
+      {T_26182_17_lrs1},
+      {T_26182_16_lrs1},
+      {T_26182_15_lrs1},
+      {T_26182_14_lrs1},
+      {T_26182_13_lrs1},
+      {T_26182_12_lrs1},
+      {T_26182_11_lrs1},
+      {T_26182_10_lrs1},
+      {T_26182_9_lrs1},
+      {T_26182_8_lrs1},
+      {T_26182_7_lrs1},
+      {T_26182_6_lrs1},
+      {T_26182_5_lrs1},
+      {T_26182_4_lrs1},
+      {T_26182_3_lrs1},
+      {T_26182_2_lrs1},
+      {T_26182_1_lrs1},
+      {T_26182_0_lrs1}
+    };	// rob.scala:453:59
   wire [5:0]        _GEN_135;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_135 = _GEN_134[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0][5:0]  _GEN_136 = {{T_26182_0_lrs2}, {T_26182_0_lrs2}, {T_26182_0_lrs2}, {T_26182_0_lrs2}, {T_26182_0_lrs2},
-                {T_26182_0_lrs2}, {T_26182_0_lrs2}, {T_26182_0_lrs2}, {T_26182_23_lrs2}, {T_26182_22_lrs2},
-                {T_26182_21_lrs2}, {T_26182_20_lrs2}, {T_26182_19_lrs2}, {T_26182_18_lrs2},
-                {T_26182_17_lrs2}, {T_26182_16_lrs2}, {T_26182_15_lrs2}, {T_26182_14_lrs2},
-                {T_26182_13_lrs2}, {T_26182_12_lrs2}, {T_26182_11_lrs2}, {T_26182_10_lrs2},
-                {T_26182_9_lrs2}, {T_26182_8_lrs2}, {T_26182_7_lrs2}, {T_26182_6_lrs2}, {T_26182_5_lrs2},
-                {T_26182_4_lrs2}, {T_26182_3_lrs2}, {T_26182_2_lrs2}, {T_26182_1_lrs2}, {T_26182_0_lrs2}};	// rob.scala:453:59
+  wire [31:0][5:0]  _GEN_136 =
+    {
+      {T_26182_0_lrs2},
+      {T_26182_0_lrs2},
+      {T_26182_0_lrs2},
+      {T_26182_0_lrs2},
+      {T_26182_0_lrs2},
+      {T_26182_0_lrs2},
+      {T_26182_0_lrs2},
+      {T_26182_0_lrs2},
+      {T_26182_23_lrs2},
+      {T_26182_22_lrs2},
+      {T_26182_21_lrs2},
+      {T_26182_20_lrs2},
+      {T_26182_19_lrs2},
+      {T_26182_18_lrs2},
+      {T_26182_17_lrs2},
+      {T_26182_16_lrs2},
+      {T_26182_15_lrs2},
+      {T_26182_14_lrs2},
+      {T_26182_13_lrs2},
+      {T_26182_12_lrs2},
+      {T_26182_11_lrs2},
+      {T_26182_10_lrs2},
+      {T_26182_9_lrs2},
+      {T_26182_8_lrs2},
+      {T_26182_7_lrs2},
+      {T_26182_6_lrs2},
+      {T_26182_5_lrs2},
+      {T_26182_4_lrs2},
+      {T_26182_3_lrs2},
+      {T_26182_2_lrs2},
+      {T_26182_1_lrs2},
+      {T_26182_0_lrs2}
+    };	// rob.scala:453:59
   wire [5:0]        _GEN_137;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_137 = _GEN_136[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0][5:0]  _GEN_138 = {{T_26182_0_lrs3}, {T_26182_0_lrs3}, {T_26182_0_lrs3}, {T_26182_0_lrs3}, {T_26182_0_lrs3},
-                {T_26182_0_lrs3}, {T_26182_0_lrs3}, {T_26182_0_lrs3}, {T_26182_23_lrs3}, {T_26182_22_lrs3},
-                {T_26182_21_lrs3}, {T_26182_20_lrs3}, {T_26182_19_lrs3}, {T_26182_18_lrs3},
-                {T_26182_17_lrs3}, {T_26182_16_lrs3}, {T_26182_15_lrs3}, {T_26182_14_lrs3},
-                {T_26182_13_lrs3}, {T_26182_12_lrs3}, {T_26182_11_lrs3}, {T_26182_10_lrs3},
-                {T_26182_9_lrs3}, {T_26182_8_lrs3}, {T_26182_7_lrs3}, {T_26182_6_lrs3}, {T_26182_5_lrs3},
-                {T_26182_4_lrs3}, {T_26182_3_lrs3}, {T_26182_2_lrs3}, {T_26182_1_lrs3}, {T_26182_0_lrs3}};	// rob.scala:453:59
+  wire [31:0][5:0]  _GEN_138 =
+    {
+      {T_26182_0_lrs3},
+      {T_26182_0_lrs3},
+      {T_26182_0_lrs3},
+      {T_26182_0_lrs3},
+      {T_26182_0_lrs3},
+      {T_26182_0_lrs3},
+      {T_26182_0_lrs3},
+      {T_26182_0_lrs3},
+      {T_26182_23_lrs3},
+      {T_26182_22_lrs3},
+      {T_26182_21_lrs3},
+      {T_26182_20_lrs3},
+      {T_26182_19_lrs3},
+      {T_26182_18_lrs3},
+      {T_26182_17_lrs3},
+      {T_26182_16_lrs3},
+      {T_26182_15_lrs3},
+      {T_26182_14_lrs3},
+      {T_26182_13_lrs3},
+      {T_26182_12_lrs3},
+      {T_26182_11_lrs3},
+      {T_26182_10_lrs3},
+      {T_26182_9_lrs3},
+      {T_26182_8_lrs3},
+      {T_26182_7_lrs3},
+      {T_26182_6_lrs3},
+      {T_26182_5_lrs3},
+      {T_26182_4_lrs3},
+      {T_26182_3_lrs3},
+      {T_26182_2_lrs3},
+      {T_26182_1_lrs3},
+      {T_26182_0_lrs3}
+    };	// rob.scala:453:59
   wire [5:0]        _GEN_139;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_139 = _GEN_138[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0]       _GEN_140 = {{T_26182_0_ldst_val}, {T_26182_0_ldst_val}, {T_26182_0_ldst_val}, {T_26182_0_ldst_val},
-                {T_26182_0_ldst_val}, {T_26182_0_ldst_val}, {T_26182_0_ldst_val}, {T_26182_0_ldst_val},
-                {T_26182_23_ldst_val}, {T_26182_22_ldst_val}, {T_26182_21_ldst_val}, {T_26182_20_ldst_val},
-                {T_26182_19_ldst_val}, {T_26182_18_ldst_val}, {T_26182_17_ldst_val}, {T_26182_16_ldst_val},
-                {T_26182_15_ldst_val}, {T_26182_14_ldst_val}, {T_26182_13_ldst_val}, {T_26182_12_ldst_val},
-                {T_26182_11_ldst_val}, {T_26182_10_ldst_val}, {T_26182_9_ldst_val}, {T_26182_8_ldst_val},
-                {T_26182_7_ldst_val}, {T_26182_6_ldst_val}, {T_26182_5_ldst_val}, {T_26182_4_ldst_val},
-                {T_26182_3_ldst_val}, {T_26182_2_ldst_val}, {T_26182_1_ldst_val}, {T_26182_0_ldst_val}};	// rob.scala:453:59
+  wire [31:0]       _GEN_140 =
+    {
+      {T_26182_0_ldst_val},
+      {T_26182_0_ldst_val},
+      {T_26182_0_ldst_val},
+      {T_26182_0_ldst_val},
+      {T_26182_0_ldst_val},
+      {T_26182_0_ldst_val},
+      {T_26182_0_ldst_val},
+      {T_26182_0_ldst_val},
+      {T_26182_23_ldst_val},
+      {T_26182_22_ldst_val},
+      {T_26182_21_ldst_val},
+      {T_26182_20_ldst_val},
+      {T_26182_19_ldst_val},
+      {T_26182_18_ldst_val},
+      {T_26182_17_ldst_val},
+      {T_26182_16_ldst_val},
+      {T_26182_15_ldst_val},
+      {T_26182_14_ldst_val},
+      {T_26182_13_ldst_val},
+      {T_26182_12_ldst_val},
+      {T_26182_11_ldst_val},
+      {T_26182_10_ldst_val},
+      {T_26182_9_ldst_val},
+      {T_26182_8_ldst_val},
+      {T_26182_7_ldst_val},
+      {T_26182_6_ldst_val},
+      {T_26182_5_ldst_val},
+      {T_26182_4_ldst_val},
+      {T_26182_3_ldst_val},
+      {T_26182_2_ldst_val},
+      {T_26182_1_ldst_val},
+      {T_26182_0_ldst_val}
+    };	// rob.scala:453:59
   wire              _GEN_141;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_141 = _GEN_140[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0][1:0]  _GEN_142 = {{T_26182_0_dst_rtype}, {T_26182_0_dst_rtype}, {T_26182_0_dst_rtype},
-                {T_26182_0_dst_rtype}, {T_26182_0_dst_rtype}, {T_26182_0_dst_rtype}, {T_26182_0_dst_rtype},
-                {T_26182_0_dst_rtype}, {T_26182_23_dst_rtype}, {T_26182_22_dst_rtype},
-                {T_26182_21_dst_rtype}, {T_26182_20_dst_rtype}, {T_26182_19_dst_rtype},
-                {T_26182_18_dst_rtype}, {T_26182_17_dst_rtype}, {T_26182_16_dst_rtype},
-                {T_26182_15_dst_rtype}, {T_26182_14_dst_rtype}, {T_26182_13_dst_rtype},
-                {T_26182_12_dst_rtype}, {T_26182_11_dst_rtype}, {T_26182_10_dst_rtype},
-                {T_26182_9_dst_rtype}, {T_26182_8_dst_rtype}, {T_26182_7_dst_rtype}, {T_26182_6_dst_rtype},
-                {T_26182_5_dst_rtype}, {T_26182_4_dst_rtype}, {T_26182_3_dst_rtype}, {T_26182_2_dst_rtype},
-                {T_26182_1_dst_rtype}, {T_26182_0_dst_rtype}};	// rob.scala:453:59
+  wire [31:0][1:0]  _GEN_142 =
+    {
+      {T_26182_0_dst_rtype},
+      {T_26182_0_dst_rtype},
+      {T_26182_0_dst_rtype},
+      {T_26182_0_dst_rtype},
+      {T_26182_0_dst_rtype},
+      {T_26182_0_dst_rtype},
+      {T_26182_0_dst_rtype},
+      {T_26182_0_dst_rtype},
+      {T_26182_23_dst_rtype},
+      {T_26182_22_dst_rtype},
+      {T_26182_21_dst_rtype},
+      {T_26182_20_dst_rtype},
+      {T_26182_19_dst_rtype},
+      {T_26182_18_dst_rtype},
+      {T_26182_17_dst_rtype},
+      {T_26182_16_dst_rtype},
+      {T_26182_15_dst_rtype},
+      {T_26182_14_dst_rtype},
+      {T_26182_13_dst_rtype},
+      {T_26182_12_dst_rtype},
+      {T_26182_11_dst_rtype},
+      {T_26182_10_dst_rtype},
+      {T_26182_9_dst_rtype},
+      {T_26182_8_dst_rtype},
+      {T_26182_7_dst_rtype},
+      {T_26182_6_dst_rtype},
+      {T_26182_5_dst_rtype},
+      {T_26182_4_dst_rtype},
+      {T_26182_3_dst_rtype},
+      {T_26182_2_dst_rtype},
+      {T_26182_1_dst_rtype},
+      {T_26182_0_dst_rtype}
+    };	// rob.scala:453:59
   wire [1:0]        _GEN_143;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_143 = _GEN_142[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0][1:0]  _GEN_144 = {{T_26182_0_lrs1_rtype}, {T_26182_0_lrs1_rtype}, {T_26182_0_lrs1_rtype},
-                {T_26182_0_lrs1_rtype}, {T_26182_0_lrs1_rtype}, {T_26182_0_lrs1_rtype},
-                {T_26182_0_lrs1_rtype}, {T_26182_0_lrs1_rtype}, {T_26182_23_lrs1_rtype},
-                {T_26182_22_lrs1_rtype}, {T_26182_21_lrs1_rtype}, {T_26182_20_lrs1_rtype},
-                {T_26182_19_lrs1_rtype}, {T_26182_18_lrs1_rtype}, {T_26182_17_lrs1_rtype},
-                {T_26182_16_lrs1_rtype}, {T_26182_15_lrs1_rtype}, {T_26182_14_lrs1_rtype},
-                {T_26182_13_lrs1_rtype}, {T_26182_12_lrs1_rtype}, {T_26182_11_lrs1_rtype},
-                {T_26182_10_lrs1_rtype}, {T_26182_9_lrs1_rtype}, {T_26182_8_lrs1_rtype},
-                {T_26182_7_lrs1_rtype}, {T_26182_6_lrs1_rtype}, {T_26182_5_lrs1_rtype},
-                {T_26182_4_lrs1_rtype}, {T_26182_3_lrs1_rtype}, {T_26182_2_lrs1_rtype},
-                {T_26182_1_lrs1_rtype}, {T_26182_0_lrs1_rtype}};	// rob.scala:453:59
+  wire [31:0][1:0]  _GEN_144 =
+    {
+      {T_26182_0_lrs1_rtype},
+      {T_26182_0_lrs1_rtype},
+      {T_26182_0_lrs1_rtype},
+      {T_26182_0_lrs1_rtype},
+      {T_26182_0_lrs1_rtype},
+      {T_26182_0_lrs1_rtype},
+      {T_26182_0_lrs1_rtype},
+      {T_26182_0_lrs1_rtype},
+      {T_26182_23_lrs1_rtype},
+      {T_26182_22_lrs1_rtype},
+      {T_26182_21_lrs1_rtype},
+      {T_26182_20_lrs1_rtype},
+      {T_26182_19_lrs1_rtype},
+      {T_26182_18_lrs1_rtype},
+      {T_26182_17_lrs1_rtype},
+      {T_26182_16_lrs1_rtype},
+      {T_26182_15_lrs1_rtype},
+      {T_26182_14_lrs1_rtype},
+      {T_26182_13_lrs1_rtype},
+      {T_26182_12_lrs1_rtype},
+      {T_26182_11_lrs1_rtype},
+      {T_26182_10_lrs1_rtype},
+      {T_26182_9_lrs1_rtype},
+      {T_26182_8_lrs1_rtype},
+      {T_26182_7_lrs1_rtype},
+      {T_26182_6_lrs1_rtype},
+      {T_26182_5_lrs1_rtype},
+      {T_26182_4_lrs1_rtype},
+      {T_26182_3_lrs1_rtype},
+      {T_26182_2_lrs1_rtype},
+      {T_26182_1_lrs1_rtype},
+      {T_26182_0_lrs1_rtype}
+    };	// rob.scala:453:59
   wire [1:0]        _GEN_145;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_145 = _GEN_144[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0][1:0]  _GEN_146 = {{T_26182_0_lrs2_rtype}, {T_26182_0_lrs2_rtype}, {T_26182_0_lrs2_rtype},
-                {T_26182_0_lrs2_rtype}, {T_26182_0_lrs2_rtype}, {T_26182_0_lrs2_rtype},
-                {T_26182_0_lrs2_rtype}, {T_26182_0_lrs2_rtype}, {T_26182_23_lrs2_rtype},
-                {T_26182_22_lrs2_rtype}, {T_26182_21_lrs2_rtype}, {T_26182_20_lrs2_rtype},
-                {T_26182_19_lrs2_rtype}, {T_26182_18_lrs2_rtype}, {T_26182_17_lrs2_rtype},
-                {T_26182_16_lrs2_rtype}, {T_26182_15_lrs2_rtype}, {T_26182_14_lrs2_rtype},
-                {T_26182_13_lrs2_rtype}, {T_26182_12_lrs2_rtype}, {T_26182_11_lrs2_rtype},
-                {T_26182_10_lrs2_rtype}, {T_26182_9_lrs2_rtype}, {T_26182_8_lrs2_rtype},
-                {T_26182_7_lrs2_rtype}, {T_26182_6_lrs2_rtype}, {T_26182_5_lrs2_rtype},
-                {T_26182_4_lrs2_rtype}, {T_26182_3_lrs2_rtype}, {T_26182_2_lrs2_rtype},
-                {T_26182_1_lrs2_rtype}, {T_26182_0_lrs2_rtype}};	// rob.scala:453:59
+  wire [31:0][1:0]  _GEN_146 =
+    {
+      {T_26182_0_lrs2_rtype},
+      {T_26182_0_lrs2_rtype},
+      {T_26182_0_lrs2_rtype},
+      {T_26182_0_lrs2_rtype},
+      {T_26182_0_lrs2_rtype},
+      {T_26182_0_lrs2_rtype},
+      {T_26182_0_lrs2_rtype},
+      {T_26182_0_lrs2_rtype},
+      {T_26182_23_lrs2_rtype},
+      {T_26182_22_lrs2_rtype},
+      {T_26182_21_lrs2_rtype},
+      {T_26182_20_lrs2_rtype},
+      {T_26182_19_lrs2_rtype},
+      {T_26182_18_lrs2_rtype},
+      {T_26182_17_lrs2_rtype},
+      {T_26182_16_lrs2_rtype},
+      {T_26182_15_lrs2_rtype},
+      {T_26182_14_lrs2_rtype},
+      {T_26182_13_lrs2_rtype},
+      {T_26182_12_lrs2_rtype},
+      {T_26182_11_lrs2_rtype},
+      {T_26182_10_lrs2_rtype},
+      {T_26182_9_lrs2_rtype},
+      {T_26182_8_lrs2_rtype},
+      {T_26182_7_lrs2_rtype},
+      {T_26182_6_lrs2_rtype},
+      {T_26182_5_lrs2_rtype},
+      {T_26182_4_lrs2_rtype},
+      {T_26182_3_lrs2_rtype},
+      {T_26182_2_lrs2_rtype},
+      {T_26182_1_lrs2_rtype},
+      {T_26182_0_lrs2_rtype}
+    };	// rob.scala:453:59
   wire [1:0]        _GEN_147;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_147 = _GEN_146[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0]       _GEN_148 = {{T_26182_0_frs3_en}, {T_26182_0_frs3_en}, {T_26182_0_frs3_en}, {T_26182_0_frs3_en},
-                {T_26182_0_frs3_en}, {T_26182_0_frs3_en}, {T_26182_0_frs3_en}, {T_26182_0_frs3_en},
-                {T_26182_23_frs3_en}, {T_26182_22_frs3_en}, {T_26182_21_frs3_en}, {T_26182_20_frs3_en},
-                {T_26182_19_frs3_en}, {T_26182_18_frs3_en}, {T_26182_17_frs3_en}, {T_26182_16_frs3_en},
-                {T_26182_15_frs3_en}, {T_26182_14_frs3_en}, {T_26182_13_frs3_en}, {T_26182_12_frs3_en},
-                {T_26182_11_frs3_en}, {T_26182_10_frs3_en}, {T_26182_9_frs3_en}, {T_26182_8_frs3_en},
-                {T_26182_7_frs3_en}, {T_26182_6_frs3_en}, {T_26182_5_frs3_en}, {T_26182_4_frs3_en},
-                {T_26182_3_frs3_en}, {T_26182_2_frs3_en}, {T_26182_1_frs3_en}, {T_26182_0_frs3_en}};	// rob.scala:453:59
+  wire [31:0]       _GEN_148 =
+    {
+      {T_26182_0_frs3_en},
+      {T_26182_0_frs3_en},
+      {T_26182_0_frs3_en},
+      {T_26182_0_frs3_en},
+      {T_26182_0_frs3_en},
+      {T_26182_0_frs3_en},
+      {T_26182_0_frs3_en},
+      {T_26182_0_frs3_en},
+      {T_26182_23_frs3_en},
+      {T_26182_22_frs3_en},
+      {T_26182_21_frs3_en},
+      {T_26182_20_frs3_en},
+      {T_26182_19_frs3_en},
+      {T_26182_18_frs3_en},
+      {T_26182_17_frs3_en},
+      {T_26182_16_frs3_en},
+      {T_26182_15_frs3_en},
+      {T_26182_14_frs3_en},
+      {T_26182_13_frs3_en},
+      {T_26182_12_frs3_en},
+      {T_26182_11_frs3_en},
+      {T_26182_10_frs3_en},
+      {T_26182_9_frs3_en},
+      {T_26182_8_frs3_en},
+      {T_26182_7_frs3_en},
+      {T_26182_6_frs3_en},
+      {T_26182_5_frs3_en},
+      {T_26182_4_frs3_en},
+      {T_26182_3_frs3_en},
+      {T_26182_2_frs3_en},
+      {T_26182_1_frs3_en},
+      {T_26182_0_frs3_en}
+    };	// rob.scala:453:59
   wire              _GEN_149;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_149 = _GEN_148[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0]       _GEN_150 = {{T_26182_0_fp_val}, {T_26182_0_fp_val}, {T_26182_0_fp_val}, {T_26182_0_fp_val},
-                {T_26182_0_fp_val}, {T_26182_0_fp_val}, {T_26182_0_fp_val}, {T_26182_0_fp_val},
-                {T_26182_23_fp_val}, {T_26182_22_fp_val}, {T_26182_21_fp_val}, {T_26182_20_fp_val},
-                {T_26182_19_fp_val}, {T_26182_18_fp_val}, {T_26182_17_fp_val}, {T_26182_16_fp_val},
-                {T_26182_15_fp_val}, {T_26182_14_fp_val}, {T_26182_13_fp_val}, {T_26182_12_fp_val},
-                {T_26182_11_fp_val}, {T_26182_10_fp_val}, {T_26182_9_fp_val}, {T_26182_8_fp_val},
-                {T_26182_7_fp_val}, {T_26182_6_fp_val}, {T_26182_5_fp_val}, {T_26182_4_fp_val},
-                {T_26182_3_fp_val}, {T_26182_2_fp_val}, {T_26182_1_fp_val}, {T_26182_0_fp_val}};	// rob.scala:453:59
+  wire [31:0]       _GEN_150 =
+    {
+      {T_26182_0_fp_val},
+      {T_26182_0_fp_val},
+      {T_26182_0_fp_val},
+      {T_26182_0_fp_val},
+      {T_26182_0_fp_val},
+      {T_26182_0_fp_val},
+      {T_26182_0_fp_val},
+      {T_26182_0_fp_val},
+      {T_26182_23_fp_val},
+      {T_26182_22_fp_val},
+      {T_26182_21_fp_val},
+      {T_26182_20_fp_val},
+      {T_26182_19_fp_val},
+      {T_26182_18_fp_val},
+      {T_26182_17_fp_val},
+      {T_26182_16_fp_val},
+      {T_26182_15_fp_val},
+      {T_26182_14_fp_val},
+      {T_26182_13_fp_val},
+      {T_26182_12_fp_val},
+      {T_26182_11_fp_val},
+      {T_26182_10_fp_val},
+      {T_26182_9_fp_val},
+      {T_26182_8_fp_val},
+      {T_26182_7_fp_val},
+      {T_26182_6_fp_val},
+      {T_26182_5_fp_val},
+      {T_26182_4_fp_val},
+      {T_26182_3_fp_val},
+      {T_26182_2_fp_val},
+      {T_26182_1_fp_val},
+      {T_26182_0_fp_val}
+    };	// rob.scala:453:59
   wire              _GEN_151;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_151 = _GEN_150[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0]       _GEN_152 = {{T_26182_0_fp_single}, {T_26182_0_fp_single}, {T_26182_0_fp_single},
-                {T_26182_0_fp_single}, {T_26182_0_fp_single}, {T_26182_0_fp_single}, {T_26182_0_fp_single},
-                {T_26182_0_fp_single}, {T_26182_23_fp_single}, {T_26182_22_fp_single},
-                {T_26182_21_fp_single}, {T_26182_20_fp_single}, {T_26182_19_fp_single},
-                {T_26182_18_fp_single}, {T_26182_17_fp_single}, {T_26182_16_fp_single},
-                {T_26182_15_fp_single}, {T_26182_14_fp_single}, {T_26182_13_fp_single},
-                {T_26182_12_fp_single}, {T_26182_11_fp_single}, {T_26182_10_fp_single},
-                {T_26182_9_fp_single}, {T_26182_8_fp_single}, {T_26182_7_fp_single}, {T_26182_6_fp_single},
-                {T_26182_5_fp_single}, {T_26182_4_fp_single}, {T_26182_3_fp_single}, {T_26182_2_fp_single},
-                {T_26182_1_fp_single}, {T_26182_0_fp_single}};	// rob.scala:453:59
+  wire [31:0]       _GEN_152 =
+    {
+      {T_26182_0_fp_single},
+      {T_26182_0_fp_single},
+      {T_26182_0_fp_single},
+      {T_26182_0_fp_single},
+      {T_26182_0_fp_single},
+      {T_26182_0_fp_single},
+      {T_26182_0_fp_single},
+      {T_26182_0_fp_single},
+      {T_26182_23_fp_single},
+      {T_26182_22_fp_single},
+      {T_26182_21_fp_single},
+      {T_26182_20_fp_single},
+      {T_26182_19_fp_single},
+      {T_26182_18_fp_single},
+      {T_26182_17_fp_single},
+      {T_26182_16_fp_single},
+      {T_26182_15_fp_single},
+      {T_26182_14_fp_single},
+      {T_26182_13_fp_single},
+      {T_26182_12_fp_single},
+      {T_26182_11_fp_single},
+      {T_26182_10_fp_single},
+      {T_26182_9_fp_single},
+      {T_26182_8_fp_single},
+      {T_26182_7_fp_single},
+      {T_26182_6_fp_single},
+      {T_26182_5_fp_single},
+      {T_26182_4_fp_single},
+      {T_26182_3_fp_single},
+      {T_26182_2_fp_single},
+      {T_26182_1_fp_single},
+      {T_26182_0_fp_single}
+    };	// rob.scala:453:59
   wire              _GEN_153;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_153 = _GEN_152[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0]       _GEN_154 = {{T_26182_0_xcpt_if}, {T_26182_0_xcpt_if}, {T_26182_0_xcpt_if}, {T_26182_0_xcpt_if},
-                {T_26182_0_xcpt_if}, {T_26182_0_xcpt_if}, {T_26182_0_xcpt_if}, {T_26182_0_xcpt_if},
-                {T_26182_23_xcpt_if}, {T_26182_22_xcpt_if}, {T_26182_21_xcpt_if}, {T_26182_20_xcpt_if},
-                {T_26182_19_xcpt_if}, {T_26182_18_xcpt_if}, {T_26182_17_xcpt_if}, {T_26182_16_xcpt_if},
-                {T_26182_15_xcpt_if}, {T_26182_14_xcpt_if}, {T_26182_13_xcpt_if}, {T_26182_12_xcpt_if},
-                {T_26182_11_xcpt_if}, {T_26182_10_xcpt_if}, {T_26182_9_xcpt_if}, {T_26182_8_xcpt_if},
-                {T_26182_7_xcpt_if}, {T_26182_6_xcpt_if}, {T_26182_5_xcpt_if}, {T_26182_4_xcpt_if},
-                {T_26182_3_xcpt_if}, {T_26182_2_xcpt_if}, {T_26182_1_xcpt_if}, {T_26182_0_xcpt_if}};	// rob.scala:453:59
+  wire [31:0]       _GEN_154 =
+    {
+      {T_26182_0_xcpt_if},
+      {T_26182_0_xcpt_if},
+      {T_26182_0_xcpt_if},
+      {T_26182_0_xcpt_if},
+      {T_26182_0_xcpt_if},
+      {T_26182_0_xcpt_if},
+      {T_26182_0_xcpt_if},
+      {T_26182_0_xcpt_if},
+      {T_26182_23_xcpt_if},
+      {T_26182_22_xcpt_if},
+      {T_26182_21_xcpt_if},
+      {T_26182_20_xcpt_if},
+      {T_26182_19_xcpt_if},
+      {T_26182_18_xcpt_if},
+      {T_26182_17_xcpt_if},
+      {T_26182_16_xcpt_if},
+      {T_26182_15_xcpt_if},
+      {T_26182_14_xcpt_if},
+      {T_26182_13_xcpt_if},
+      {T_26182_12_xcpt_if},
+      {T_26182_11_xcpt_if},
+      {T_26182_10_xcpt_if},
+      {T_26182_9_xcpt_if},
+      {T_26182_8_xcpt_if},
+      {T_26182_7_xcpt_if},
+      {T_26182_6_xcpt_if},
+      {T_26182_5_xcpt_if},
+      {T_26182_4_xcpt_if},
+      {T_26182_3_xcpt_if},
+      {T_26182_2_xcpt_if},
+      {T_26182_1_xcpt_if},
+      {T_26182_0_xcpt_if}
+    };	// rob.scala:453:59
   wire              _GEN_155;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_155 = _GEN_154[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0]       _GEN_156 = {{T_26182_0_replay_if}, {T_26182_0_replay_if}, {T_26182_0_replay_if},
-                {T_26182_0_replay_if}, {T_26182_0_replay_if}, {T_26182_0_replay_if}, {T_26182_0_replay_if},
-                {T_26182_0_replay_if}, {T_26182_23_replay_if}, {T_26182_22_replay_if},
-                {T_26182_21_replay_if}, {T_26182_20_replay_if}, {T_26182_19_replay_if},
-                {T_26182_18_replay_if}, {T_26182_17_replay_if}, {T_26182_16_replay_if},
-                {T_26182_15_replay_if}, {T_26182_14_replay_if}, {T_26182_13_replay_if},
-                {T_26182_12_replay_if}, {T_26182_11_replay_if}, {T_26182_10_replay_if},
-                {T_26182_9_replay_if}, {T_26182_8_replay_if}, {T_26182_7_replay_if}, {T_26182_6_replay_if},
-                {T_26182_5_replay_if}, {T_26182_4_replay_if}, {T_26182_3_replay_if}, {T_26182_2_replay_if},
-                {T_26182_1_replay_if}, {T_26182_0_replay_if}};	// rob.scala:453:59
+  wire [31:0]       _GEN_156 =
+    {
+      {T_26182_0_replay_if},
+      {T_26182_0_replay_if},
+      {T_26182_0_replay_if},
+      {T_26182_0_replay_if},
+      {T_26182_0_replay_if},
+      {T_26182_0_replay_if},
+      {T_26182_0_replay_if},
+      {T_26182_0_replay_if},
+      {T_26182_23_replay_if},
+      {T_26182_22_replay_if},
+      {T_26182_21_replay_if},
+      {T_26182_20_replay_if},
+      {T_26182_19_replay_if},
+      {T_26182_18_replay_if},
+      {T_26182_17_replay_if},
+      {T_26182_16_replay_if},
+      {T_26182_15_replay_if},
+      {T_26182_14_replay_if},
+      {T_26182_13_replay_if},
+      {T_26182_12_replay_if},
+      {T_26182_11_replay_if},
+      {T_26182_10_replay_if},
+      {T_26182_9_replay_if},
+      {T_26182_8_replay_if},
+      {T_26182_7_replay_if},
+      {T_26182_6_replay_if},
+      {T_26182_5_replay_if},
+      {T_26182_4_replay_if},
+      {T_26182_3_replay_if},
+      {T_26182_2_replay_if},
+      {T_26182_1_replay_if},
+      {T_26182_0_replay_if}
+    };	// rob.scala:453:59
   wire              _GEN_157;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_157 = _GEN_156[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0][31:0] _GEN_158 = {{T_26182_0_debug_events_fetch_seq}, {T_26182_0_debug_events_fetch_seq},
-                {T_26182_0_debug_events_fetch_seq}, {T_26182_0_debug_events_fetch_seq},
-                {T_26182_0_debug_events_fetch_seq}, {T_26182_0_debug_events_fetch_seq},
-                {T_26182_0_debug_events_fetch_seq}, {T_26182_0_debug_events_fetch_seq},
-                {T_26182_23_debug_events_fetch_seq}, {T_26182_22_debug_events_fetch_seq},
-                {T_26182_21_debug_events_fetch_seq}, {T_26182_20_debug_events_fetch_seq},
-                {T_26182_19_debug_events_fetch_seq}, {T_26182_18_debug_events_fetch_seq},
-                {T_26182_17_debug_events_fetch_seq}, {T_26182_16_debug_events_fetch_seq},
-                {T_26182_15_debug_events_fetch_seq}, {T_26182_14_debug_events_fetch_seq},
-                {T_26182_13_debug_events_fetch_seq}, {T_26182_12_debug_events_fetch_seq},
-                {T_26182_11_debug_events_fetch_seq}, {T_26182_10_debug_events_fetch_seq},
-                {T_26182_9_debug_events_fetch_seq}, {T_26182_8_debug_events_fetch_seq},
-                {T_26182_7_debug_events_fetch_seq}, {T_26182_6_debug_events_fetch_seq},
-                {T_26182_5_debug_events_fetch_seq}, {T_26182_4_debug_events_fetch_seq},
-                {T_26182_3_debug_events_fetch_seq}, {T_26182_2_debug_events_fetch_seq},
-                {T_26182_1_debug_events_fetch_seq}, {T_26182_0_debug_events_fetch_seq}};	// rob.scala:453:59
+  wire [31:0][31:0] _GEN_158 =
+    {
+      {T_26182_0_debug_events_fetch_seq},
+      {T_26182_0_debug_events_fetch_seq},
+      {T_26182_0_debug_events_fetch_seq},
+      {T_26182_0_debug_events_fetch_seq},
+      {T_26182_0_debug_events_fetch_seq},
+      {T_26182_0_debug_events_fetch_seq},
+      {T_26182_0_debug_events_fetch_seq},
+      {T_26182_0_debug_events_fetch_seq},
+      {T_26182_23_debug_events_fetch_seq},
+      {T_26182_22_debug_events_fetch_seq},
+      {T_26182_21_debug_events_fetch_seq},
+      {T_26182_20_debug_events_fetch_seq},
+      {T_26182_19_debug_events_fetch_seq},
+      {T_26182_18_debug_events_fetch_seq},
+      {T_26182_17_debug_events_fetch_seq},
+      {T_26182_16_debug_events_fetch_seq},
+      {T_26182_15_debug_events_fetch_seq},
+      {T_26182_14_debug_events_fetch_seq},
+      {T_26182_13_debug_events_fetch_seq},
+      {T_26182_12_debug_events_fetch_seq},
+      {T_26182_11_debug_events_fetch_seq},
+      {T_26182_10_debug_events_fetch_seq},
+      {T_26182_9_debug_events_fetch_seq},
+      {T_26182_8_debug_events_fetch_seq},
+      {T_26182_7_debug_events_fetch_seq},
+      {T_26182_6_debug_events_fetch_seq},
+      {T_26182_5_debug_events_fetch_seq},
+      {T_26182_4_debug_events_fetch_seq},
+      {T_26182_3_debug_events_fetch_seq},
+      {T_26182_2_debug_events_fetch_seq},
+      {T_26182_1_debug_events_fetch_seq},
+      {T_26182_0_debug_events_fetch_seq}
+    };	// rob.scala:453:59
   wire [31:0]       _GEN_159;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_159 = _GEN_158[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
   wire              _GEN_160;	// rob.scala:507:28
   /* synopsys infer_mux_override */
   assign _GEN_160 = _GEN_122[rob_head] /* cadence map_to_mux */;	// rob.scala:453:59, :507:28
   wire              _GEN_161;	// rob.scala:507:28
   /* synopsys infer_mux_override */
   assign _GEN_161 = _GEN_126[rob_head] /* cadence map_to_mux */;	// rob.scala:453:59, :507:28
-  wire [31:0][63:0] _GEN_162 = {{T_26182_0_debug_wdata}, {T_26182_0_debug_wdata}, {T_26182_0_debug_wdata},
-                {T_26182_0_debug_wdata}, {T_26182_0_debug_wdata}, {T_26182_0_debug_wdata},
-                {T_26182_0_debug_wdata}, {T_26182_0_debug_wdata}, {T_26182_23_debug_wdata},
-                {T_26182_22_debug_wdata}, {T_26182_21_debug_wdata}, {T_26182_20_debug_wdata},
-                {T_26182_19_debug_wdata}, {T_26182_18_debug_wdata}, {T_26182_17_debug_wdata},
-                {T_26182_16_debug_wdata}, {T_26182_15_debug_wdata}, {T_26182_14_debug_wdata},
-                {T_26182_13_debug_wdata}, {T_26182_12_debug_wdata}, {T_26182_11_debug_wdata},
-                {T_26182_10_debug_wdata}, {T_26182_9_debug_wdata}, {T_26182_8_debug_wdata},
-                {T_26182_7_debug_wdata}, {T_26182_6_debug_wdata}, {T_26182_5_debug_wdata},
-                {T_26182_4_debug_wdata}, {T_26182_3_debug_wdata}, {T_26182_2_debug_wdata},
-                {T_26182_1_debug_wdata}, {T_26182_0_debug_wdata}};	// rob.scala:507:28
+  wire [31:0][63:0] _GEN_162 =
+    {
+      {T_26182_0_debug_wdata},
+      {T_26182_0_debug_wdata},
+      {T_26182_0_debug_wdata},
+      {T_26182_0_debug_wdata},
+      {T_26182_0_debug_wdata},
+      {T_26182_0_debug_wdata},
+      {T_26182_0_debug_wdata},
+      {T_26182_0_debug_wdata},
+      {T_26182_23_debug_wdata},
+      {T_26182_22_debug_wdata},
+      {T_26182_21_debug_wdata},
+      {T_26182_20_debug_wdata},
+      {T_26182_19_debug_wdata},
+      {T_26182_18_debug_wdata},
+      {T_26182_17_debug_wdata},
+      {T_26182_16_debug_wdata},
+      {T_26182_15_debug_wdata},
+      {T_26182_14_debug_wdata},
+      {T_26182_13_debug_wdata},
+      {T_26182_12_debug_wdata},
+      {T_26182_11_debug_wdata},
+      {T_26182_10_debug_wdata},
+      {T_26182_9_debug_wdata},
+      {T_26182_8_debug_wdata},
+      {T_26182_7_debug_wdata},
+      {T_26182_6_debug_wdata},
+      {T_26182_5_debug_wdata},
+      {T_26182_4_debug_wdata},
+      {T_26182_3_debug_wdata},
+      {T_26182_2_debug_wdata},
+      {T_26182_1_debug_wdata},
+      {T_26182_0_debug_wdata}
+    };	// rob.scala:507:28
   wire [63:0]       _GEN_163;	// rob.scala:507:28
   /* synopsys infer_mux_override */
   assign _GEN_163 = _GEN_162[rob_head] /* cadence map_to_mux */;	// rob.scala:507:28
   wire [4:0]        _GEN_164 = io_get_pc_rob_idx[5:1] + 5'h1;	// rob.scala:222:27, :347:34, util.scala:76:35
   /* synopsys infer_mux_override */
-  assign _GEN_0 = _GEN_1[io_get_pc_rob_idx[5:1] == 5'h17 ? 5'h0 : _GEN_164] /* cadence map_to_mux */;	// rob.scala:222:27, :347:34, :355:47, :509:28, util.scala:75:28, :76:{13,35}
+  assign _GEN_0 =
+    _GEN_1[io_get_pc_rob_idx[5:1] == 5'h17 ? 5'h0 : _GEN_164] /* cadence map_to_mux */;	// rob.scala:222:27, :347:34, :355:47, :509:28, util.scala:75:28, :76:{13,35}
   wire              _GEN_165;	// rob.scala:536:22
   /* synopsys infer_mux_override */
   assign _GEN_165 = _GEN_1[io_wb_resps_0_bits_uop_rob_idx[5:1]] /* cadence map_to_mux */;	// rob.scala:222:27, :355:47, :536:22
   wire [6:0]        _GEN_166;	// rob.scala:538:75
   /* synopsys infer_mux_override */
   assign _GEN_166 = _GEN_92[io_wb_resps_0_bits_uop_rob_idx[5:1]] /* cadence map_to_mux */;	// rob.scala:222:27, :453:59, :538:75
   wire              _GEN_167;	// rob.scala:538:75
   /* synopsys infer_mux_override */
-  assign _GEN_167 = _GEN_140[io_wb_resps_0_bits_uop_rob_idx[5:1]] /* cadence map_to_mux */;	// rob.scala:222:27, :453:59, :538:75
+  assign _GEN_167 =
+    _GEN_140[io_wb_resps_0_bits_uop_rob_idx[5:1]] /* cadence map_to_mux */;	// rob.scala:222:27, :453:59, :538:75
   wire              _GEN_168;	// rob.scala:536:22
   /* synopsys infer_mux_override */
   assign _GEN_168 = _GEN_1[io_wb_resps_1_bits_uop_rob_idx[5:1]] /* cadence map_to_mux */;	// rob.scala:222:27, :355:47, :536:22
   wire [6:0]        _GEN_169;	// rob.scala:538:75
   /* synopsys infer_mux_override */
   assign _GEN_169 = _GEN_92[io_wb_resps_1_bits_uop_rob_idx[5:1]] /* cadence map_to_mux */;	// rob.scala:222:27, :453:59, :538:75
   wire              _GEN_170;	// rob.scala:538:75
   /* synopsys infer_mux_override */
-  assign _GEN_170 = _GEN_140[io_wb_resps_1_bits_uop_rob_idx[5:1]] /* cadence map_to_mux */;	// rob.scala:222:27, :453:59, :538:75
+  assign _GEN_170 =
+    _GEN_140[io_wb_resps_1_bits_uop_rob_idx[5:1]] /* cadence map_to_mux */;	// rob.scala:222:27, :453:59, :538:75
   wire              _GEN_171;	// rob.scala:536:22
   /* synopsys infer_mux_override */
   assign _GEN_171 = _GEN_1[io_wb_resps_2_bits_uop_rob_idx[5:1]] /* cadence map_to_mux */;	// rob.scala:222:27, :355:47, :536:22
   wire [6:0]        _GEN_172;	// rob.scala:538:75
   /* synopsys infer_mux_override */
   assign _GEN_172 = _GEN_92[io_wb_resps_2_bits_uop_rob_idx[5:1]] /* cadence map_to_mux */;	// rob.scala:222:27, :453:59, :538:75
   wire              _GEN_173;	// rob.scala:538:75
   /* synopsys infer_mux_override */
-  assign _GEN_173 = _GEN_140[io_wb_resps_2_bits_uop_rob_idx[5:1]] /* cadence map_to_mux */;	// rob.scala:222:27, :453:59, :538:75
+  assign _GEN_173 =
+    _GEN_140[io_wb_resps_2_bits_uop_rob_idx[5:1]] /* cadence map_to_mux */;	// rob.scala:222:27, :453:59, :538:75
   reg               T_35634_0;
   reg               T_35634_1;
   reg               T_35634_2;
   reg               T_35634_3;
   reg               T_35634_4;
   reg               T_35634_5;
   reg               T_35634_6;
@@ -8045,1104 +10022,3090 @@
   reg               T_38110_23_frs3_en;
   reg               T_38110_23_fp_val;
   reg               T_38110_23_fp_single;
   reg               T_38110_23_xcpt_if;
   reg               T_38110_23_replay_if;
   reg  [63:0]       T_38110_23_debug_wdata;
   reg  [31:0]       T_38110_23_debug_events_fetch_seq;
-  wire [31:0]       _GEN_174 = {{T_35634_0}, {T_35634_0}, {T_35634_0}, {T_35634_0}, {T_35634_0}, {T_35634_0}, {T_35634_0},
-                {T_35634_0}, {T_35634_23}, {T_35634_22}, {T_35634_21}, {T_35634_20}, {T_35634_19},
-                {T_35634_18}, {T_35634_17}, {T_35634_16}, {T_35634_15}, {T_35634_14}, {T_35634_13},
-                {T_35634_12}, {T_35634_11}, {T_35634_10}, {T_35634_9}, {T_35634_8}, {T_35634_7},
-                {T_35634_6}, {T_35634_5}, {T_35634_4}, {T_35634_3}, {T_35634_2}, {T_35634_1}, {T_35634_0}};	// rob.scala:355:47
+  wire [31:0]       _GEN_174 =
+    {
+      {T_35634_0},
+      {T_35634_0},
+      {T_35634_0},
+      {T_35634_0},
+      {T_35634_0},
+      {T_35634_0},
+      {T_35634_0},
+      {T_35634_0},
+      {T_35634_23},
+      {T_35634_22},
+      {T_35634_21},
+      {T_35634_20},
+      {T_35634_19},
+      {T_35634_18},
+      {T_35634_17},
+      {T_35634_16},
+      {T_35634_15},
+      {T_35634_14},
+      {T_35634_13},
+      {T_35634_12},
+      {T_35634_11},
+      {T_35634_10},
+      {T_35634_9},
+      {T_35634_8},
+      {T_35634_7},
+      {T_35634_6},
+      {T_35634_5},
+      {T_35634_4},
+      {T_35634_3},
+      {T_35634_2},
+      {T_35634_1},
+      {T_35634_0}
+    };	// rob.scala:355:47
   wire              _GEN_175;	// rob.scala:355:47
   /* synopsys infer_mux_override */
   assign _GEN_175 = _GEN_174[rob_tail] /* cadence map_to_mux */;	// rob.scala:355:47
   wire              _GEN_176;	// rob.scala:433:51
   /* synopsys infer_mux_override */
   assign _GEN_176 = _GEN_174[rob_head] /* cadence map_to_mux */;	// rob.scala:355:47, :433:51
   wire              T_41018 = _GEN_176 & _T_40239_ext_R0_data;	// rob.scala:339:30, :433:51
   wire              _GEN_177;	// rob.scala:451:58
   /* synopsys infer_mux_override */
   assign _GEN_177 = _GEN_174[_GEN_4] /* cadence map_to_mux */;	// rob.scala:355:47, :442:15, :444:7, :445:18, :451:58
-  wire [31:0]       _GEN_178 = {{T_38110_0_valid}, {T_38110_0_valid}, {T_38110_0_valid}, {T_38110_0_valid},
-                {T_38110_0_valid}, {T_38110_0_valid}, {T_38110_0_valid}, {T_38110_0_valid},
-                {T_38110_23_valid}, {T_38110_22_valid}, {T_38110_21_valid}, {T_38110_20_valid},
-                {T_38110_19_valid}, {T_38110_18_valid}, {T_38110_17_valid}, {T_38110_16_valid},
-                {T_38110_15_valid}, {T_38110_14_valid}, {T_38110_13_valid}, {T_38110_12_valid},
-                {T_38110_11_valid}, {T_38110_10_valid}, {T_38110_9_valid}, {T_38110_8_valid},
-                {T_38110_7_valid}, {T_38110_6_valid}, {T_38110_5_valid}, {T_38110_4_valid},
-                {T_38110_3_valid}, {T_38110_2_valid}, {T_38110_1_valid}, {T_38110_0_valid}};	// rob.scala:453:59
+  wire [31:0]       _GEN_178 =
+    {
+      {T_38110_0_valid},
+      {T_38110_0_valid},
+      {T_38110_0_valid},
+      {T_38110_0_valid},
+      {T_38110_0_valid},
+      {T_38110_0_valid},
+      {T_38110_0_valid},
+      {T_38110_0_valid},
+      {T_38110_23_valid},
+      {T_38110_22_valid},
+      {T_38110_21_valid},
+      {T_38110_20_valid},
+      {T_38110_19_valid},
+      {T_38110_18_valid},
+      {T_38110_17_valid},
+      {T_38110_16_valid},
+      {T_38110_15_valid},
+      {T_38110_14_valid},
+      {T_38110_13_valid},
+      {T_38110_12_valid},
+      {T_38110_11_valid},
+      {T_38110_10_valid},
+      {T_38110_9_valid},
+      {T_38110_8_valid},
+      {T_38110_7_valid},
+      {T_38110_6_valid},
+      {T_38110_5_valid},
+      {T_38110_4_valid},
+      {T_38110_3_valid},
+      {T_38110_2_valid},
+      {T_38110_1_valid},
+      {T_38110_0_valid}
+    };	// rob.scala:453:59
   wire              _GEN_179;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_179 = _GEN_178[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0][1:0]  _GEN_180 = {{T_38110_0_iw_state}, {T_38110_0_iw_state}, {T_38110_0_iw_state}, {T_38110_0_iw_state},
-                {T_38110_0_iw_state}, {T_38110_0_iw_state}, {T_38110_0_iw_state}, {T_38110_0_iw_state},
-                {T_38110_23_iw_state}, {T_38110_22_iw_state}, {T_38110_21_iw_state}, {T_38110_20_iw_state},
-                {T_38110_19_iw_state}, {T_38110_18_iw_state}, {T_38110_17_iw_state}, {T_38110_16_iw_state},
-                {T_38110_15_iw_state}, {T_38110_14_iw_state}, {T_38110_13_iw_state}, {T_38110_12_iw_state},
-                {T_38110_11_iw_state}, {T_38110_10_iw_state}, {T_38110_9_iw_state}, {T_38110_8_iw_state},
-                {T_38110_7_iw_state}, {T_38110_6_iw_state}, {T_38110_5_iw_state}, {T_38110_4_iw_state},
-                {T_38110_3_iw_state}, {T_38110_2_iw_state}, {T_38110_1_iw_state}, {T_38110_0_iw_state}};	// rob.scala:453:59
+  wire [31:0][1:0]  _GEN_180 =
+    {
+      {T_38110_0_iw_state},
+      {T_38110_0_iw_state},
+      {T_38110_0_iw_state},
+      {T_38110_0_iw_state},
+      {T_38110_0_iw_state},
+      {T_38110_0_iw_state},
+      {T_38110_0_iw_state},
+      {T_38110_0_iw_state},
+      {T_38110_23_iw_state},
+      {T_38110_22_iw_state},
+      {T_38110_21_iw_state},
+      {T_38110_20_iw_state},
+      {T_38110_19_iw_state},
+      {T_38110_18_iw_state},
+      {T_38110_17_iw_state},
+      {T_38110_16_iw_state},
+      {T_38110_15_iw_state},
+      {T_38110_14_iw_state},
+      {T_38110_13_iw_state},
+      {T_38110_12_iw_state},
+      {T_38110_11_iw_state},
+      {T_38110_10_iw_state},
+      {T_38110_9_iw_state},
+      {T_38110_8_iw_state},
+      {T_38110_7_iw_state},
+      {T_38110_6_iw_state},
+      {T_38110_5_iw_state},
+      {T_38110_4_iw_state},
+      {T_38110_3_iw_state},
+      {T_38110_2_iw_state},
+      {T_38110_1_iw_state},
+      {T_38110_0_iw_state}
+    };	// rob.scala:453:59
   wire [1:0]        _GEN_181;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_181 = _GEN_180[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0][8:0]  _GEN_182 = {{T_38110_0_uopc}, {T_38110_0_uopc}, {T_38110_0_uopc}, {T_38110_0_uopc}, {T_38110_0_uopc},
-                {T_38110_0_uopc}, {T_38110_0_uopc}, {T_38110_0_uopc}, {T_38110_23_uopc}, {T_38110_22_uopc},
-                {T_38110_21_uopc}, {T_38110_20_uopc}, {T_38110_19_uopc}, {T_38110_18_uopc},
-                {T_38110_17_uopc}, {T_38110_16_uopc}, {T_38110_15_uopc}, {T_38110_14_uopc},
-                {T_38110_13_uopc}, {T_38110_12_uopc}, {T_38110_11_uopc}, {T_38110_10_uopc},
-                {T_38110_9_uopc}, {T_38110_8_uopc}, {T_38110_7_uopc}, {T_38110_6_uopc}, {T_38110_5_uopc},
-                {T_38110_4_uopc}, {T_38110_3_uopc}, {T_38110_2_uopc}, {T_38110_1_uopc}, {T_38110_0_uopc}};	// rob.scala:453:59
+  wire [31:0][8:0]  _GEN_182 =
+    {
+      {T_38110_0_uopc},
+      {T_38110_0_uopc},
+      {T_38110_0_uopc},
+      {T_38110_0_uopc},
+      {T_38110_0_uopc},
+      {T_38110_0_uopc},
+      {T_38110_0_uopc},
+      {T_38110_0_uopc},
+      {T_38110_23_uopc},
+      {T_38110_22_uopc},
+      {T_38110_21_uopc},
+      {T_38110_20_uopc},
+      {T_38110_19_uopc},
+      {T_38110_18_uopc},
+      {T_38110_17_uopc},
+      {T_38110_16_uopc},
+      {T_38110_15_uopc},
+      {T_38110_14_uopc},
+      {T_38110_13_uopc},
+      {T_38110_12_uopc},
+      {T_38110_11_uopc},
+      {T_38110_10_uopc},
+      {T_38110_9_uopc},
+      {T_38110_8_uopc},
+      {T_38110_7_uopc},
+      {T_38110_6_uopc},
+      {T_38110_5_uopc},
+      {T_38110_4_uopc},
+      {T_38110_3_uopc},
+      {T_38110_2_uopc},
+      {T_38110_1_uopc},
+      {T_38110_0_uopc}
+    };	// rob.scala:453:59
   wire [8:0]        _GEN_183;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_183 = _GEN_182[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0][31:0] _GEN_184 = {{T_38110_0_inst}, {T_38110_0_inst}, {T_38110_0_inst}, {T_38110_0_inst}, {T_38110_0_inst},
-                {T_38110_0_inst}, {T_38110_0_inst}, {T_38110_0_inst}, {T_38110_23_inst}, {T_38110_22_inst},
-                {T_38110_21_inst}, {T_38110_20_inst}, {T_38110_19_inst}, {T_38110_18_inst},
-                {T_38110_17_inst}, {T_38110_16_inst}, {T_38110_15_inst}, {T_38110_14_inst},
-                {T_38110_13_inst}, {T_38110_12_inst}, {T_38110_11_inst}, {T_38110_10_inst},
-                {T_38110_9_inst}, {T_38110_8_inst}, {T_38110_7_inst}, {T_38110_6_inst}, {T_38110_5_inst},
-                {T_38110_4_inst}, {T_38110_3_inst}, {T_38110_2_inst}, {T_38110_1_inst}, {T_38110_0_inst}};	// rob.scala:453:59
+  wire [31:0][31:0] _GEN_184 =
+    {
+      {T_38110_0_inst},
+      {T_38110_0_inst},
+      {T_38110_0_inst},
+      {T_38110_0_inst},
+      {T_38110_0_inst},
+      {T_38110_0_inst},
+      {T_38110_0_inst},
+      {T_38110_0_inst},
+      {T_38110_23_inst},
+      {T_38110_22_inst},
+      {T_38110_21_inst},
+      {T_38110_20_inst},
+      {T_38110_19_inst},
+      {T_38110_18_inst},
+      {T_38110_17_inst},
+      {T_38110_16_inst},
+      {T_38110_15_inst},
+      {T_38110_14_inst},
+      {T_38110_13_inst},
+      {T_38110_12_inst},
+      {T_38110_11_inst},
+      {T_38110_10_inst},
+      {T_38110_9_inst},
+      {T_38110_8_inst},
+      {T_38110_7_inst},
+      {T_38110_6_inst},
+      {T_38110_5_inst},
+      {T_38110_4_inst},
+      {T_38110_3_inst},
+      {T_38110_2_inst},
+      {T_38110_1_inst},
+      {T_38110_0_inst}
+    };	// rob.scala:453:59
   wire [31:0]       _GEN_185;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_185 = _GEN_184[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0][39:0] _GEN_186 = {{T_38110_0_pc}, {T_38110_0_pc}, {T_38110_0_pc}, {T_38110_0_pc}, {T_38110_0_pc},
-                {T_38110_0_pc}, {T_38110_0_pc}, {T_38110_0_pc}, {T_38110_23_pc}, {T_38110_22_pc},
-                {T_38110_21_pc}, {T_38110_20_pc}, {T_38110_19_pc}, {T_38110_18_pc}, {T_38110_17_pc},
-                {T_38110_16_pc}, {T_38110_15_pc}, {T_38110_14_pc}, {T_38110_13_pc}, {T_38110_12_pc},
-                {T_38110_11_pc}, {T_38110_10_pc}, {T_38110_9_pc}, {T_38110_8_pc}, {T_38110_7_pc},
-                {T_38110_6_pc}, {T_38110_5_pc}, {T_38110_4_pc}, {T_38110_3_pc}, {T_38110_2_pc},
-                {T_38110_1_pc}, {T_38110_0_pc}};	// rob.scala:453:59
+  wire [31:0][39:0] _GEN_186 =
+    {
+      {T_38110_0_pc},
+      {T_38110_0_pc},
+      {T_38110_0_pc},
+      {T_38110_0_pc},
+      {T_38110_0_pc},
+      {T_38110_0_pc},
+      {T_38110_0_pc},
+      {T_38110_0_pc},
+      {T_38110_23_pc},
+      {T_38110_22_pc},
+      {T_38110_21_pc},
+      {T_38110_20_pc},
+      {T_38110_19_pc},
+      {T_38110_18_pc},
+      {T_38110_17_pc},
+      {T_38110_16_pc},
+      {T_38110_15_pc},
+      {T_38110_14_pc},
+      {T_38110_13_pc},
+      {T_38110_12_pc},
+      {T_38110_11_pc},
+      {T_38110_10_pc},
+      {T_38110_9_pc},
+      {T_38110_8_pc},
+      {T_38110_7_pc},
+      {T_38110_6_pc},
+      {T_38110_5_pc},
+      {T_38110_4_pc},
+      {T_38110_3_pc},
+      {T_38110_2_pc},
+      {T_38110_1_pc},
+      {T_38110_0_pc}
+    };	// rob.scala:453:59
   wire [39:0]       _GEN_187;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_187 = _GEN_186[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0][7:0]  _GEN_188 = {{T_38110_0_fu_code}, {T_38110_0_fu_code}, {T_38110_0_fu_code}, {T_38110_0_fu_code},
-                {T_38110_0_fu_code}, {T_38110_0_fu_code}, {T_38110_0_fu_code}, {T_38110_0_fu_code},
-                {T_38110_23_fu_code}, {T_38110_22_fu_code}, {T_38110_21_fu_code}, {T_38110_20_fu_code},
-                {T_38110_19_fu_code}, {T_38110_18_fu_code}, {T_38110_17_fu_code}, {T_38110_16_fu_code},
-                {T_38110_15_fu_code}, {T_38110_14_fu_code}, {T_38110_13_fu_code}, {T_38110_12_fu_code},
-                {T_38110_11_fu_code}, {T_38110_10_fu_code}, {T_38110_9_fu_code}, {T_38110_8_fu_code},
-                {T_38110_7_fu_code}, {T_38110_6_fu_code}, {T_38110_5_fu_code}, {T_38110_4_fu_code},
-                {T_38110_3_fu_code}, {T_38110_2_fu_code}, {T_38110_1_fu_code}, {T_38110_0_fu_code}};	// rob.scala:453:59
+  wire [31:0][7:0]  _GEN_188 =
+    {
+      {T_38110_0_fu_code},
+      {T_38110_0_fu_code},
+      {T_38110_0_fu_code},
+      {T_38110_0_fu_code},
+      {T_38110_0_fu_code},
+      {T_38110_0_fu_code},
+      {T_38110_0_fu_code},
+      {T_38110_0_fu_code},
+      {T_38110_23_fu_code},
+      {T_38110_22_fu_code},
+      {T_38110_21_fu_code},
+      {T_38110_20_fu_code},
+      {T_38110_19_fu_code},
+      {T_38110_18_fu_code},
+      {T_38110_17_fu_code},
+      {T_38110_16_fu_code},
+      {T_38110_15_fu_code},
+      {T_38110_14_fu_code},
+      {T_38110_13_fu_code},
+      {T_38110_12_fu_code},
+      {T_38110_11_fu_code},
+      {T_38110_10_fu_code},
+      {T_38110_9_fu_code},
+      {T_38110_8_fu_code},
+      {T_38110_7_fu_code},
+      {T_38110_6_fu_code},
+      {T_38110_5_fu_code},
+      {T_38110_4_fu_code},
+      {T_38110_3_fu_code},
+      {T_38110_2_fu_code},
+      {T_38110_1_fu_code},
+      {T_38110_0_fu_code}
+    };	// rob.scala:453:59
   wire [7:0]        _GEN_189;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_189 = _GEN_188[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0][3:0]  _GEN_190 = {{T_38110_0_ctrl_br_type}, {T_38110_0_ctrl_br_type}, {T_38110_0_ctrl_br_type},
-                {T_38110_0_ctrl_br_type}, {T_38110_0_ctrl_br_type}, {T_38110_0_ctrl_br_type},
-                {T_38110_0_ctrl_br_type}, {T_38110_0_ctrl_br_type}, {T_38110_23_ctrl_br_type},
-                {T_38110_22_ctrl_br_type}, {T_38110_21_ctrl_br_type}, {T_38110_20_ctrl_br_type},
-                {T_38110_19_ctrl_br_type}, {T_38110_18_ctrl_br_type}, {T_38110_17_ctrl_br_type},
-                {T_38110_16_ctrl_br_type}, {T_38110_15_ctrl_br_type}, {T_38110_14_ctrl_br_type},
-                {T_38110_13_ctrl_br_type}, {T_38110_12_ctrl_br_type}, {T_38110_11_ctrl_br_type},
-                {T_38110_10_ctrl_br_type}, {T_38110_9_ctrl_br_type}, {T_38110_8_ctrl_br_type},
-                {T_38110_7_ctrl_br_type}, {T_38110_6_ctrl_br_type}, {T_38110_5_ctrl_br_type},
-                {T_38110_4_ctrl_br_type}, {T_38110_3_ctrl_br_type}, {T_38110_2_ctrl_br_type},
-                {T_38110_1_ctrl_br_type}, {T_38110_0_ctrl_br_type}};	// rob.scala:453:59
+  wire [31:0][3:0]  _GEN_190 =
+    {
+      {T_38110_0_ctrl_br_type},
+      {T_38110_0_ctrl_br_type},
+      {T_38110_0_ctrl_br_type},
+      {T_38110_0_ctrl_br_type},
+      {T_38110_0_ctrl_br_type},
+      {T_38110_0_ctrl_br_type},
+      {T_38110_0_ctrl_br_type},
+      {T_38110_0_ctrl_br_type},
+      {T_38110_23_ctrl_br_type},
+      {T_38110_22_ctrl_br_type},
+      {T_38110_21_ctrl_br_type},
+      {T_38110_20_ctrl_br_type},
+      {T_38110_19_ctrl_br_type},
+      {T_38110_18_ctrl_br_type},
+      {T_38110_17_ctrl_br_type},
+      {T_38110_16_ctrl_br_type},
+      {T_38110_15_ctrl_br_type},
+      {T_38110_14_ctrl_br_type},
+      {T_38110_13_ctrl_br_type},
+      {T_38110_12_ctrl_br_type},
+      {T_38110_11_ctrl_br_type},
+      {T_38110_10_ctrl_br_type},
+      {T_38110_9_ctrl_br_type},
+      {T_38110_8_ctrl_br_type},
+      {T_38110_7_ctrl_br_type},
+      {T_38110_6_ctrl_br_type},
+      {T_38110_5_ctrl_br_type},
+      {T_38110_4_ctrl_br_type},
+      {T_38110_3_ctrl_br_type},
+      {T_38110_2_ctrl_br_type},
+      {T_38110_1_ctrl_br_type},
+      {T_38110_0_ctrl_br_type}
+    };	// rob.scala:453:59
   wire [3:0]        _GEN_191;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_191 = _GEN_190[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0][1:0]  _GEN_192 = {{T_38110_0_ctrl_op1_sel}, {T_38110_0_ctrl_op1_sel}, {T_38110_0_ctrl_op1_sel},
-                {T_38110_0_ctrl_op1_sel}, {T_38110_0_ctrl_op1_sel}, {T_38110_0_ctrl_op1_sel},
-                {T_38110_0_ctrl_op1_sel}, {T_38110_0_ctrl_op1_sel}, {T_38110_23_ctrl_op1_sel},
-                {T_38110_22_ctrl_op1_sel}, {T_38110_21_ctrl_op1_sel}, {T_38110_20_ctrl_op1_sel},
-                {T_38110_19_ctrl_op1_sel}, {T_38110_18_ctrl_op1_sel}, {T_38110_17_ctrl_op1_sel},
-                {T_38110_16_ctrl_op1_sel}, {T_38110_15_ctrl_op1_sel}, {T_38110_14_ctrl_op1_sel},
-                {T_38110_13_ctrl_op1_sel}, {T_38110_12_ctrl_op1_sel}, {T_38110_11_ctrl_op1_sel},
-                {T_38110_10_ctrl_op1_sel}, {T_38110_9_ctrl_op1_sel}, {T_38110_8_ctrl_op1_sel},
-                {T_38110_7_ctrl_op1_sel}, {T_38110_6_ctrl_op1_sel}, {T_38110_5_ctrl_op1_sel},
-                {T_38110_4_ctrl_op1_sel}, {T_38110_3_ctrl_op1_sel}, {T_38110_2_ctrl_op1_sel},
-                {T_38110_1_ctrl_op1_sel}, {T_38110_0_ctrl_op1_sel}};	// rob.scala:453:59
+  wire [31:0][1:0]  _GEN_192 =
+    {
+      {T_38110_0_ctrl_op1_sel},
+      {T_38110_0_ctrl_op1_sel},
+      {T_38110_0_ctrl_op1_sel},
+      {T_38110_0_ctrl_op1_sel},
+      {T_38110_0_ctrl_op1_sel},
+      {T_38110_0_ctrl_op1_sel},
+      {T_38110_0_ctrl_op1_sel},
+      {T_38110_0_ctrl_op1_sel},
+      {T_38110_23_ctrl_op1_sel},
+      {T_38110_22_ctrl_op1_sel},
+      {T_38110_21_ctrl_op1_sel},
+      {T_38110_20_ctrl_op1_sel},
+      {T_38110_19_ctrl_op1_sel},
+      {T_38110_18_ctrl_op1_sel},
+      {T_38110_17_ctrl_op1_sel},
+      {T_38110_16_ctrl_op1_sel},
+      {T_38110_15_ctrl_op1_sel},
+      {T_38110_14_ctrl_op1_sel},
+      {T_38110_13_ctrl_op1_sel},
+      {T_38110_12_ctrl_op1_sel},
+      {T_38110_11_ctrl_op1_sel},
+      {T_38110_10_ctrl_op1_sel},
+      {T_38110_9_ctrl_op1_sel},
+      {T_38110_8_ctrl_op1_sel},
+      {T_38110_7_ctrl_op1_sel},
+      {T_38110_6_ctrl_op1_sel},
+      {T_38110_5_ctrl_op1_sel},
+      {T_38110_4_ctrl_op1_sel},
+      {T_38110_3_ctrl_op1_sel},
+      {T_38110_2_ctrl_op1_sel},
+      {T_38110_1_ctrl_op1_sel},
+      {T_38110_0_ctrl_op1_sel}
+    };	// rob.scala:453:59
   wire [1:0]        _GEN_193;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_193 = _GEN_192[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0][2:0]  _GEN_194 = {{T_38110_0_ctrl_op2_sel}, {T_38110_0_ctrl_op2_sel}, {T_38110_0_ctrl_op2_sel},
-                {T_38110_0_ctrl_op2_sel}, {T_38110_0_ctrl_op2_sel}, {T_38110_0_ctrl_op2_sel},
-                {T_38110_0_ctrl_op2_sel}, {T_38110_0_ctrl_op2_sel}, {T_38110_23_ctrl_op2_sel},
-                {T_38110_22_ctrl_op2_sel}, {T_38110_21_ctrl_op2_sel}, {T_38110_20_ctrl_op2_sel},
-                {T_38110_19_ctrl_op2_sel}, {T_38110_18_ctrl_op2_sel}, {T_38110_17_ctrl_op2_sel},
-                {T_38110_16_ctrl_op2_sel}, {T_38110_15_ctrl_op2_sel}, {T_38110_14_ctrl_op2_sel},
-                {T_38110_13_ctrl_op2_sel}, {T_38110_12_ctrl_op2_sel}, {T_38110_11_ctrl_op2_sel},
-                {T_38110_10_ctrl_op2_sel}, {T_38110_9_ctrl_op2_sel}, {T_38110_8_ctrl_op2_sel},
-                {T_38110_7_ctrl_op2_sel}, {T_38110_6_ctrl_op2_sel}, {T_38110_5_ctrl_op2_sel},
-                {T_38110_4_ctrl_op2_sel}, {T_38110_3_ctrl_op2_sel}, {T_38110_2_ctrl_op2_sel},
-                {T_38110_1_ctrl_op2_sel}, {T_38110_0_ctrl_op2_sel}};	// rob.scala:453:59
+  wire [31:0][2:0]  _GEN_194 =
+    {
+      {T_38110_0_ctrl_op2_sel},
+      {T_38110_0_ctrl_op2_sel},
+      {T_38110_0_ctrl_op2_sel},
+      {T_38110_0_ctrl_op2_sel},
+      {T_38110_0_ctrl_op2_sel},
+      {T_38110_0_ctrl_op2_sel},
+      {T_38110_0_ctrl_op2_sel},
+      {T_38110_0_ctrl_op2_sel},
+      {T_38110_23_ctrl_op2_sel},
+      {T_38110_22_ctrl_op2_sel},
+      {T_38110_21_ctrl_op2_sel},
+      {T_38110_20_ctrl_op2_sel},
+      {T_38110_19_ctrl_op2_sel},
+      {T_38110_18_ctrl_op2_sel},
+      {T_38110_17_ctrl_op2_sel},
+      {T_38110_16_ctrl_op2_sel},
+      {T_38110_15_ctrl_op2_sel},
+      {T_38110_14_ctrl_op2_sel},
+      {T_38110_13_ctrl_op2_sel},
+      {T_38110_12_ctrl_op2_sel},
+      {T_38110_11_ctrl_op2_sel},
+      {T_38110_10_ctrl_op2_sel},
+      {T_38110_9_ctrl_op2_sel},
+      {T_38110_8_ctrl_op2_sel},
+      {T_38110_7_ctrl_op2_sel},
+      {T_38110_6_ctrl_op2_sel},
+      {T_38110_5_ctrl_op2_sel},
+      {T_38110_4_ctrl_op2_sel},
+      {T_38110_3_ctrl_op2_sel},
+      {T_38110_2_ctrl_op2_sel},
+      {T_38110_1_ctrl_op2_sel},
+      {T_38110_0_ctrl_op2_sel}
+    };	// rob.scala:453:59
   wire [2:0]        _GEN_195;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_195 = _GEN_194[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0][2:0]  _GEN_196 = {{T_38110_0_ctrl_imm_sel}, {T_38110_0_ctrl_imm_sel}, {T_38110_0_ctrl_imm_sel},
-                {T_38110_0_ctrl_imm_sel}, {T_38110_0_ctrl_imm_sel}, {T_38110_0_ctrl_imm_sel},
-                {T_38110_0_ctrl_imm_sel}, {T_38110_0_ctrl_imm_sel}, {T_38110_23_ctrl_imm_sel},
-                {T_38110_22_ctrl_imm_sel}, {T_38110_21_ctrl_imm_sel}, {T_38110_20_ctrl_imm_sel},
-                {T_38110_19_ctrl_imm_sel}, {T_38110_18_ctrl_imm_sel}, {T_38110_17_ctrl_imm_sel},
-                {T_38110_16_ctrl_imm_sel}, {T_38110_15_ctrl_imm_sel}, {T_38110_14_ctrl_imm_sel},
-                {T_38110_13_ctrl_imm_sel}, {T_38110_12_ctrl_imm_sel}, {T_38110_11_ctrl_imm_sel},
-                {T_38110_10_ctrl_imm_sel}, {T_38110_9_ctrl_imm_sel}, {T_38110_8_ctrl_imm_sel},
-                {T_38110_7_ctrl_imm_sel}, {T_38110_6_ctrl_imm_sel}, {T_38110_5_ctrl_imm_sel},
-                {T_38110_4_ctrl_imm_sel}, {T_38110_3_ctrl_imm_sel}, {T_38110_2_ctrl_imm_sel},
-                {T_38110_1_ctrl_imm_sel}, {T_38110_0_ctrl_imm_sel}};	// rob.scala:453:59
+  wire [31:0][2:0]  _GEN_196 =
+    {
+      {T_38110_0_ctrl_imm_sel},
+      {T_38110_0_ctrl_imm_sel},
+      {T_38110_0_ctrl_imm_sel},
+      {T_38110_0_ctrl_imm_sel},
+      {T_38110_0_ctrl_imm_sel},
+      {T_38110_0_ctrl_imm_sel},
+      {T_38110_0_ctrl_imm_sel},
+      {T_38110_0_ctrl_imm_sel},
+      {T_38110_23_ctrl_imm_sel},
+      {T_38110_22_ctrl_imm_sel},
+      {T_38110_21_ctrl_imm_sel},
+      {T_38110_20_ctrl_imm_sel},
+      {T_38110_19_ctrl_imm_sel},
+      {T_38110_18_ctrl_imm_sel},
+      {T_38110_17_ctrl_imm_sel},
+      {T_38110_16_ctrl_imm_sel},
+      {T_38110_15_ctrl_imm_sel},
+      {T_38110_14_ctrl_imm_sel},
+      {T_38110_13_ctrl_imm_sel},
+      {T_38110_12_ctrl_imm_sel},
+      {T_38110_11_ctrl_imm_sel},
+      {T_38110_10_ctrl_imm_sel},
+      {T_38110_9_ctrl_imm_sel},
+      {T_38110_8_ctrl_imm_sel},
+      {T_38110_7_ctrl_imm_sel},
+      {T_38110_6_ctrl_imm_sel},
+      {T_38110_5_ctrl_imm_sel},
+      {T_38110_4_ctrl_imm_sel},
+      {T_38110_3_ctrl_imm_sel},
+      {T_38110_2_ctrl_imm_sel},
+      {T_38110_1_ctrl_imm_sel},
+      {T_38110_0_ctrl_imm_sel}
+    };	// rob.scala:453:59
   wire [2:0]        _GEN_197;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_197 = _GEN_196[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0][3:0]  _GEN_198 = {{T_38110_0_ctrl_op_fcn}, {T_38110_0_ctrl_op_fcn}, {T_38110_0_ctrl_op_fcn},
-                {T_38110_0_ctrl_op_fcn}, {T_38110_0_ctrl_op_fcn}, {T_38110_0_ctrl_op_fcn},
-                {T_38110_0_ctrl_op_fcn}, {T_38110_0_ctrl_op_fcn}, {T_38110_23_ctrl_op_fcn},
-                {T_38110_22_ctrl_op_fcn}, {T_38110_21_ctrl_op_fcn}, {T_38110_20_ctrl_op_fcn},
-                {T_38110_19_ctrl_op_fcn}, {T_38110_18_ctrl_op_fcn}, {T_38110_17_ctrl_op_fcn},
-                {T_38110_16_ctrl_op_fcn}, {T_38110_15_ctrl_op_fcn}, {T_38110_14_ctrl_op_fcn},
-                {T_38110_13_ctrl_op_fcn}, {T_38110_12_ctrl_op_fcn}, {T_38110_11_ctrl_op_fcn},
-                {T_38110_10_ctrl_op_fcn}, {T_38110_9_ctrl_op_fcn}, {T_38110_8_ctrl_op_fcn},
-                {T_38110_7_ctrl_op_fcn}, {T_38110_6_ctrl_op_fcn}, {T_38110_5_ctrl_op_fcn},
-                {T_38110_4_ctrl_op_fcn}, {T_38110_3_ctrl_op_fcn}, {T_38110_2_ctrl_op_fcn},
-                {T_38110_1_ctrl_op_fcn}, {T_38110_0_ctrl_op_fcn}};	// rob.scala:453:59
+  wire [31:0][3:0]  _GEN_198 =
+    {
+      {T_38110_0_ctrl_op_fcn},
+      {T_38110_0_ctrl_op_fcn},
+      {T_38110_0_ctrl_op_fcn},
+      {T_38110_0_ctrl_op_fcn},
+      {T_38110_0_ctrl_op_fcn},
+      {T_38110_0_ctrl_op_fcn},
+      {T_38110_0_ctrl_op_fcn},
+      {T_38110_0_ctrl_op_fcn},
+      {T_38110_23_ctrl_op_fcn},
+      {T_38110_22_ctrl_op_fcn},
+      {T_38110_21_ctrl_op_fcn},
+      {T_38110_20_ctrl_op_fcn},
+      {T_38110_19_ctrl_op_fcn},
+      {T_38110_18_ctrl_op_fcn},
+      {T_38110_17_ctrl_op_fcn},
+      {T_38110_16_ctrl_op_fcn},
+      {T_38110_15_ctrl_op_fcn},
+      {T_38110_14_ctrl_op_fcn},
+      {T_38110_13_ctrl_op_fcn},
+      {T_38110_12_ctrl_op_fcn},
+      {T_38110_11_ctrl_op_fcn},
+      {T_38110_10_ctrl_op_fcn},
+      {T_38110_9_ctrl_op_fcn},
+      {T_38110_8_ctrl_op_fcn},
+      {T_38110_7_ctrl_op_fcn},
+      {T_38110_6_ctrl_op_fcn},
+      {T_38110_5_ctrl_op_fcn},
+      {T_38110_4_ctrl_op_fcn},
+      {T_38110_3_ctrl_op_fcn},
+      {T_38110_2_ctrl_op_fcn},
+      {T_38110_1_ctrl_op_fcn},
+      {T_38110_0_ctrl_op_fcn}
+    };	// rob.scala:453:59
   wire [3:0]        _GEN_199;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_199 = _GEN_198[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0]       _GEN_200 = {{T_38110_0_ctrl_fcn_dw}, {T_38110_0_ctrl_fcn_dw}, {T_38110_0_ctrl_fcn_dw},
-                {T_38110_0_ctrl_fcn_dw}, {T_38110_0_ctrl_fcn_dw}, {T_38110_0_ctrl_fcn_dw},
-                {T_38110_0_ctrl_fcn_dw}, {T_38110_0_ctrl_fcn_dw}, {T_38110_23_ctrl_fcn_dw},
-                {T_38110_22_ctrl_fcn_dw}, {T_38110_21_ctrl_fcn_dw}, {T_38110_20_ctrl_fcn_dw},
-                {T_38110_19_ctrl_fcn_dw}, {T_38110_18_ctrl_fcn_dw}, {T_38110_17_ctrl_fcn_dw},
-                {T_38110_16_ctrl_fcn_dw}, {T_38110_15_ctrl_fcn_dw}, {T_38110_14_ctrl_fcn_dw},
-                {T_38110_13_ctrl_fcn_dw}, {T_38110_12_ctrl_fcn_dw}, {T_38110_11_ctrl_fcn_dw},
-                {T_38110_10_ctrl_fcn_dw}, {T_38110_9_ctrl_fcn_dw}, {T_38110_8_ctrl_fcn_dw},
-                {T_38110_7_ctrl_fcn_dw}, {T_38110_6_ctrl_fcn_dw}, {T_38110_5_ctrl_fcn_dw},
-                {T_38110_4_ctrl_fcn_dw}, {T_38110_3_ctrl_fcn_dw}, {T_38110_2_ctrl_fcn_dw},
-                {T_38110_1_ctrl_fcn_dw}, {T_38110_0_ctrl_fcn_dw}};	// rob.scala:453:59
+  wire [31:0]       _GEN_200 =
+    {
+      {T_38110_0_ctrl_fcn_dw},
+      {T_38110_0_ctrl_fcn_dw},
+      {T_38110_0_ctrl_fcn_dw},
+      {T_38110_0_ctrl_fcn_dw},
+      {T_38110_0_ctrl_fcn_dw},
+      {T_38110_0_ctrl_fcn_dw},
+      {T_38110_0_ctrl_fcn_dw},
+      {T_38110_0_ctrl_fcn_dw},
+      {T_38110_23_ctrl_fcn_dw},
+      {T_38110_22_ctrl_fcn_dw},
+      {T_38110_21_ctrl_fcn_dw},
+      {T_38110_20_ctrl_fcn_dw},
+      {T_38110_19_ctrl_fcn_dw},
+      {T_38110_18_ctrl_fcn_dw},
+      {T_38110_17_ctrl_fcn_dw},
+      {T_38110_16_ctrl_fcn_dw},
+      {T_38110_15_ctrl_fcn_dw},
+      {T_38110_14_ctrl_fcn_dw},
+      {T_38110_13_ctrl_fcn_dw},
+      {T_38110_12_ctrl_fcn_dw},
+      {T_38110_11_ctrl_fcn_dw},
+      {T_38110_10_ctrl_fcn_dw},
+      {T_38110_9_ctrl_fcn_dw},
+      {T_38110_8_ctrl_fcn_dw},
+      {T_38110_7_ctrl_fcn_dw},
+      {T_38110_6_ctrl_fcn_dw},
+      {T_38110_5_ctrl_fcn_dw},
+      {T_38110_4_ctrl_fcn_dw},
+      {T_38110_3_ctrl_fcn_dw},
+      {T_38110_2_ctrl_fcn_dw},
+      {T_38110_1_ctrl_fcn_dw},
+      {T_38110_0_ctrl_fcn_dw}
+    };	// rob.scala:453:59
   wire              _GEN_201;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_201 = _GEN_200[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0]       _GEN_202 = {{T_38110_0_ctrl_rf_wen}, {T_38110_0_ctrl_rf_wen}, {T_38110_0_ctrl_rf_wen},
-                {T_38110_0_ctrl_rf_wen}, {T_38110_0_ctrl_rf_wen}, {T_38110_0_ctrl_rf_wen},
-                {T_38110_0_ctrl_rf_wen}, {T_38110_0_ctrl_rf_wen}, {T_38110_23_ctrl_rf_wen},
-                {T_38110_22_ctrl_rf_wen}, {T_38110_21_ctrl_rf_wen}, {T_38110_20_ctrl_rf_wen},
-                {T_38110_19_ctrl_rf_wen}, {T_38110_18_ctrl_rf_wen}, {T_38110_17_ctrl_rf_wen},
-                {T_38110_16_ctrl_rf_wen}, {T_38110_15_ctrl_rf_wen}, {T_38110_14_ctrl_rf_wen},
-                {T_38110_13_ctrl_rf_wen}, {T_38110_12_ctrl_rf_wen}, {T_38110_11_ctrl_rf_wen},
-                {T_38110_10_ctrl_rf_wen}, {T_38110_9_ctrl_rf_wen}, {T_38110_8_ctrl_rf_wen},
-                {T_38110_7_ctrl_rf_wen}, {T_38110_6_ctrl_rf_wen}, {T_38110_5_ctrl_rf_wen},
-                {T_38110_4_ctrl_rf_wen}, {T_38110_3_ctrl_rf_wen}, {T_38110_2_ctrl_rf_wen},
-                {T_38110_1_ctrl_rf_wen}, {T_38110_0_ctrl_rf_wen}};	// rob.scala:453:59
+  wire [31:0]       _GEN_202 =
+    {
+      {T_38110_0_ctrl_rf_wen},
+      {T_38110_0_ctrl_rf_wen},
+      {T_38110_0_ctrl_rf_wen},
+      {T_38110_0_ctrl_rf_wen},
+      {T_38110_0_ctrl_rf_wen},
+      {T_38110_0_ctrl_rf_wen},
+      {T_38110_0_ctrl_rf_wen},
+      {T_38110_0_ctrl_rf_wen},
+      {T_38110_23_ctrl_rf_wen},
+      {T_38110_22_ctrl_rf_wen},
+      {T_38110_21_ctrl_rf_wen},
+      {T_38110_20_ctrl_rf_wen},
+      {T_38110_19_ctrl_rf_wen},
+      {T_38110_18_ctrl_rf_wen},
+      {T_38110_17_ctrl_rf_wen},
+      {T_38110_16_ctrl_rf_wen},
+      {T_38110_15_ctrl_rf_wen},
+      {T_38110_14_ctrl_rf_wen},
+      {T_38110_13_ctrl_rf_wen},
+      {T_38110_12_ctrl_rf_wen},
+      {T_38110_11_ctrl_rf_wen},
+      {T_38110_10_ctrl_rf_wen},
+      {T_38110_9_ctrl_rf_wen},
+      {T_38110_8_ctrl_rf_wen},
+      {T_38110_7_ctrl_rf_wen},
+      {T_38110_6_ctrl_rf_wen},
+      {T_38110_5_ctrl_rf_wen},
+      {T_38110_4_ctrl_rf_wen},
+      {T_38110_3_ctrl_rf_wen},
+      {T_38110_2_ctrl_rf_wen},
+      {T_38110_1_ctrl_rf_wen},
+      {T_38110_0_ctrl_rf_wen}
+    };	// rob.scala:453:59
   wire              _GEN_203;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_203 = _GEN_202[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0][2:0]  _GEN_204 = {{T_38110_0_ctrl_csr_cmd}, {T_38110_0_ctrl_csr_cmd}, {T_38110_0_ctrl_csr_cmd},
-                {T_38110_0_ctrl_csr_cmd}, {T_38110_0_ctrl_csr_cmd}, {T_38110_0_ctrl_csr_cmd},
-                {T_38110_0_ctrl_csr_cmd}, {T_38110_0_ctrl_csr_cmd}, {T_38110_23_ctrl_csr_cmd},
-                {T_38110_22_ctrl_csr_cmd}, {T_38110_21_ctrl_csr_cmd}, {T_38110_20_ctrl_csr_cmd},
-                {T_38110_19_ctrl_csr_cmd}, {T_38110_18_ctrl_csr_cmd}, {T_38110_17_ctrl_csr_cmd},
-                {T_38110_16_ctrl_csr_cmd}, {T_38110_15_ctrl_csr_cmd}, {T_38110_14_ctrl_csr_cmd},
-                {T_38110_13_ctrl_csr_cmd}, {T_38110_12_ctrl_csr_cmd}, {T_38110_11_ctrl_csr_cmd},
-                {T_38110_10_ctrl_csr_cmd}, {T_38110_9_ctrl_csr_cmd}, {T_38110_8_ctrl_csr_cmd},
-                {T_38110_7_ctrl_csr_cmd}, {T_38110_6_ctrl_csr_cmd}, {T_38110_5_ctrl_csr_cmd},
-                {T_38110_4_ctrl_csr_cmd}, {T_38110_3_ctrl_csr_cmd}, {T_38110_2_ctrl_csr_cmd},
-                {T_38110_1_ctrl_csr_cmd}, {T_38110_0_ctrl_csr_cmd}};	// rob.scala:453:59
+  wire [31:0][2:0]  _GEN_204 =
+    {
+      {T_38110_0_ctrl_csr_cmd},
+      {T_38110_0_ctrl_csr_cmd},
+      {T_38110_0_ctrl_csr_cmd},
+      {T_38110_0_ctrl_csr_cmd},
+      {T_38110_0_ctrl_csr_cmd},
+      {T_38110_0_ctrl_csr_cmd},
+      {T_38110_0_ctrl_csr_cmd},
+      {T_38110_0_ctrl_csr_cmd},
+      {T_38110_23_ctrl_csr_cmd},
+      {T_38110_22_ctrl_csr_cmd},
+      {T_38110_21_ctrl_csr_cmd},
+      {T_38110_20_ctrl_csr_cmd},
+      {T_38110_19_ctrl_csr_cmd},
+      {T_38110_18_ctrl_csr_cmd},
+      {T_38110_17_ctrl_csr_cmd},
+      {T_38110_16_ctrl_csr_cmd},
+      {T_38110_15_ctrl_csr_cmd},
+      {T_38110_14_ctrl_csr_cmd},
+      {T_38110_13_ctrl_csr_cmd},
+      {T_38110_12_ctrl_csr_cmd},
+      {T_38110_11_ctrl_csr_cmd},
+      {T_38110_10_ctrl_csr_cmd},
+      {T_38110_9_ctrl_csr_cmd},
+      {T_38110_8_ctrl_csr_cmd},
+      {T_38110_7_ctrl_csr_cmd},
+      {T_38110_6_ctrl_csr_cmd},
+      {T_38110_5_ctrl_csr_cmd},
+      {T_38110_4_ctrl_csr_cmd},
+      {T_38110_3_ctrl_csr_cmd},
+      {T_38110_2_ctrl_csr_cmd},
+      {T_38110_1_ctrl_csr_cmd},
+      {T_38110_0_ctrl_csr_cmd}
+    };	// rob.scala:453:59
   wire [2:0]        _GEN_205;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_205 = _GEN_204[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0]       _GEN_206 = {{T_38110_0_ctrl_is_load}, {T_38110_0_ctrl_is_load}, {T_38110_0_ctrl_is_load},
-                {T_38110_0_ctrl_is_load}, {T_38110_0_ctrl_is_load}, {T_38110_0_ctrl_is_load},
-                {T_38110_0_ctrl_is_load}, {T_38110_0_ctrl_is_load}, {T_38110_23_ctrl_is_load},
-                {T_38110_22_ctrl_is_load}, {T_38110_21_ctrl_is_load}, {T_38110_20_ctrl_is_load},
-                {T_38110_19_ctrl_is_load}, {T_38110_18_ctrl_is_load}, {T_38110_17_ctrl_is_load},
-                {T_38110_16_ctrl_is_load}, {T_38110_15_ctrl_is_load}, {T_38110_14_ctrl_is_load},
-                {T_38110_13_ctrl_is_load}, {T_38110_12_ctrl_is_load}, {T_38110_11_ctrl_is_load},
-                {T_38110_10_ctrl_is_load}, {T_38110_9_ctrl_is_load}, {T_38110_8_ctrl_is_load},
-                {T_38110_7_ctrl_is_load}, {T_38110_6_ctrl_is_load}, {T_38110_5_ctrl_is_load},
-                {T_38110_4_ctrl_is_load}, {T_38110_3_ctrl_is_load}, {T_38110_2_ctrl_is_load},
-                {T_38110_1_ctrl_is_load}, {T_38110_0_ctrl_is_load}};	// rob.scala:453:59
+  wire [31:0]       _GEN_206 =
+    {
+      {T_38110_0_ctrl_is_load},
+      {T_38110_0_ctrl_is_load},
+      {T_38110_0_ctrl_is_load},
+      {T_38110_0_ctrl_is_load},
+      {T_38110_0_ctrl_is_load},
+      {T_38110_0_ctrl_is_load},
+      {T_38110_0_ctrl_is_load},
+      {T_38110_0_ctrl_is_load},
+      {T_38110_23_ctrl_is_load},
+      {T_38110_22_ctrl_is_load},
+      {T_38110_21_ctrl_is_load},
+      {T_38110_20_ctrl_is_load},
+      {T_38110_19_ctrl_is_load},
+      {T_38110_18_ctrl_is_load},
+      {T_38110_17_ctrl_is_load},
+      {T_38110_16_ctrl_is_load},
+      {T_38110_15_ctrl_is_load},
+      {T_38110_14_ctrl_is_load},
+      {T_38110_13_ctrl_is_load},
+      {T_38110_12_ctrl_is_load},
+      {T_38110_11_ctrl_is_load},
+      {T_38110_10_ctrl_is_load},
+      {T_38110_9_ctrl_is_load},
+      {T_38110_8_ctrl_is_load},
+      {T_38110_7_ctrl_is_load},
+      {T_38110_6_ctrl_is_load},
+      {T_38110_5_ctrl_is_load},
+      {T_38110_4_ctrl_is_load},
+      {T_38110_3_ctrl_is_load},
+      {T_38110_2_ctrl_is_load},
+      {T_38110_1_ctrl_is_load},
+      {T_38110_0_ctrl_is_load}
+    };	// rob.scala:453:59
   wire              _GEN_207;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_207 = _GEN_206[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0]       _GEN_208 = {{T_38110_0_ctrl_is_sta}, {T_38110_0_ctrl_is_sta}, {T_38110_0_ctrl_is_sta},
-                {T_38110_0_ctrl_is_sta}, {T_38110_0_ctrl_is_sta}, {T_38110_0_ctrl_is_sta},
-                {T_38110_0_ctrl_is_sta}, {T_38110_0_ctrl_is_sta}, {T_38110_23_ctrl_is_sta},
-                {T_38110_22_ctrl_is_sta}, {T_38110_21_ctrl_is_sta}, {T_38110_20_ctrl_is_sta},
-                {T_38110_19_ctrl_is_sta}, {T_38110_18_ctrl_is_sta}, {T_38110_17_ctrl_is_sta},
-                {T_38110_16_ctrl_is_sta}, {T_38110_15_ctrl_is_sta}, {T_38110_14_ctrl_is_sta},
-                {T_38110_13_ctrl_is_sta}, {T_38110_12_ctrl_is_sta}, {T_38110_11_ctrl_is_sta},
-                {T_38110_10_ctrl_is_sta}, {T_38110_9_ctrl_is_sta}, {T_38110_8_ctrl_is_sta},
-                {T_38110_7_ctrl_is_sta}, {T_38110_6_ctrl_is_sta}, {T_38110_5_ctrl_is_sta},
-                {T_38110_4_ctrl_is_sta}, {T_38110_3_ctrl_is_sta}, {T_38110_2_ctrl_is_sta},
-                {T_38110_1_ctrl_is_sta}, {T_38110_0_ctrl_is_sta}};	// rob.scala:453:59
+  wire [31:0]       _GEN_208 =
+    {
+      {T_38110_0_ctrl_is_sta},
+      {T_38110_0_ctrl_is_sta},
+      {T_38110_0_ctrl_is_sta},
+      {T_38110_0_ctrl_is_sta},
+      {T_38110_0_ctrl_is_sta},
+      {T_38110_0_ctrl_is_sta},
+      {T_38110_0_ctrl_is_sta},
+      {T_38110_0_ctrl_is_sta},
+      {T_38110_23_ctrl_is_sta},
+      {T_38110_22_ctrl_is_sta},
+      {T_38110_21_ctrl_is_sta},
+      {T_38110_20_ctrl_is_sta},
+      {T_38110_19_ctrl_is_sta},
+      {T_38110_18_ctrl_is_sta},
+      {T_38110_17_ctrl_is_sta},
+      {T_38110_16_ctrl_is_sta},
+      {T_38110_15_ctrl_is_sta},
+      {T_38110_14_ctrl_is_sta},
+      {T_38110_13_ctrl_is_sta},
+      {T_38110_12_ctrl_is_sta},
+      {T_38110_11_ctrl_is_sta},
+      {T_38110_10_ctrl_is_sta},
+      {T_38110_9_ctrl_is_sta},
+      {T_38110_8_ctrl_is_sta},
+      {T_38110_7_ctrl_is_sta},
+      {T_38110_6_ctrl_is_sta},
+      {T_38110_5_ctrl_is_sta},
+      {T_38110_4_ctrl_is_sta},
+      {T_38110_3_ctrl_is_sta},
+      {T_38110_2_ctrl_is_sta},
+      {T_38110_1_ctrl_is_sta},
+      {T_38110_0_ctrl_is_sta}
+    };	// rob.scala:453:59
   wire              _GEN_209;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_209 = _GEN_208[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0]       _GEN_210 = {{T_38110_0_ctrl_is_std}, {T_38110_0_ctrl_is_std}, {T_38110_0_ctrl_is_std},
-                {T_38110_0_ctrl_is_std}, {T_38110_0_ctrl_is_std}, {T_38110_0_ctrl_is_std},
-                {T_38110_0_ctrl_is_std}, {T_38110_0_ctrl_is_std}, {T_38110_23_ctrl_is_std},
-                {T_38110_22_ctrl_is_std}, {T_38110_21_ctrl_is_std}, {T_38110_20_ctrl_is_std},
-                {T_38110_19_ctrl_is_std}, {T_38110_18_ctrl_is_std}, {T_38110_17_ctrl_is_std},
-                {T_38110_16_ctrl_is_std}, {T_38110_15_ctrl_is_std}, {T_38110_14_ctrl_is_std},
-                {T_38110_13_ctrl_is_std}, {T_38110_12_ctrl_is_std}, {T_38110_11_ctrl_is_std},
-                {T_38110_10_ctrl_is_std}, {T_38110_9_ctrl_is_std}, {T_38110_8_ctrl_is_std},
-                {T_38110_7_ctrl_is_std}, {T_38110_6_ctrl_is_std}, {T_38110_5_ctrl_is_std},
-                {T_38110_4_ctrl_is_std}, {T_38110_3_ctrl_is_std}, {T_38110_2_ctrl_is_std},
-                {T_38110_1_ctrl_is_std}, {T_38110_0_ctrl_is_std}};	// rob.scala:453:59
+  wire [31:0]       _GEN_210 =
+    {
+      {T_38110_0_ctrl_is_std},
+      {T_38110_0_ctrl_is_std},
+      {T_38110_0_ctrl_is_std},
+      {T_38110_0_ctrl_is_std},
+      {T_38110_0_ctrl_is_std},
+      {T_38110_0_ctrl_is_std},
+      {T_38110_0_ctrl_is_std},
+      {T_38110_0_ctrl_is_std},
+      {T_38110_23_ctrl_is_std},
+      {T_38110_22_ctrl_is_std},
+      {T_38110_21_ctrl_is_std},
+      {T_38110_20_ctrl_is_std},
+      {T_38110_19_ctrl_is_std},
+      {T_38110_18_ctrl_is_std},
+      {T_38110_17_ctrl_is_std},
+      {T_38110_16_ctrl_is_std},
+      {T_38110_15_ctrl_is_std},
+      {T_38110_14_ctrl_is_std},
+      {T_38110_13_ctrl_is_std},
+      {T_38110_12_ctrl_is_std},
+      {T_38110_11_ctrl_is_std},
+      {T_38110_10_ctrl_is_std},
+      {T_38110_9_ctrl_is_std},
+      {T_38110_8_ctrl_is_std},
+      {T_38110_7_ctrl_is_std},
+      {T_38110_6_ctrl_is_std},
+      {T_38110_5_ctrl_is_std},
+      {T_38110_4_ctrl_is_std},
+      {T_38110_3_ctrl_is_std},
+      {T_38110_2_ctrl_is_std},
+      {T_38110_1_ctrl_is_std},
+      {T_38110_0_ctrl_is_std}
+    };	// rob.scala:453:59
   wire              _GEN_211;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_211 = _GEN_210[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0][1:0]  _GEN_212 = {{T_38110_0_wakeup_delay}, {T_38110_0_wakeup_delay}, {T_38110_0_wakeup_delay},
-                {T_38110_0_wakeup_delay}, {T_38110_0_wakeup_delay}, {T_38110_0_wakeup_delay},
-                {T_38110_0_wakeup_delay}, {T_38110_0_wakeup_delay}, {T_38110_23_wakeup_delay},
-                {T_38110_22_wakeup_delay}, {T_38110_21_wakeup_delay}, {T_38110_20_wakeup_delay},
-                {T_38110_19_wakeup_delay}, {T_38110_18_wakeup_delay}, {T_38110_17_wakeup_delay},
-                {T_38110_16_wakeup_delay}, {T_38110_15_wakeup_delay}, {T_38110_14_wakeup_delay},
-                {T_38110_13_wakeup_delay}, {T_38110_12_wakeup_delay}, {T_38110_11_wakeup_delay},
-                {T_38110_10_wakeup_delay}, {T_38110_9_wakeup_delay}, {T_38110_8_wakeup_delay},
-                {T_38110_7_wakeup_delay}, {T_38110_6_wakeup_delay}, {T_38110_5_wakeup_delay},
-                {T_38110_4_wakeup_delay}, {T_38110_3_wakeup_delay}, {T_38110_2_wakeup_delay},
-                {T_38110_1_wakeup_delay}, {T_38110_0_wakeup_delay}};	// rob.scala:453:59
+  wire [31:0][1:0]  _GEN_212 =
+    {
+      {T_38110_0_wakeup_delay},
+      {T_38110_0_wakeup_delay},
+      {T_38110_0_wakeup_delay},
+      {T_38110_0_wakeup_delay},
+      {T_38110_0_wakeup_delay},
+      {T_38110_0_wakeup_delay},
+      {T_38110_0_wakeup_delay},
+      {T_38110_0_wakeup_delay},
+      {T_38110_23_wakeup_delay},
+      {T_38110_22_wakeup_delay},
+      {T_38110_21_wakeup_delay},
+      {T_38110_20_wakeup_delay},
+      {T_38110_19_wakeup_delay},
+      {T_38110_18_wakeup_delay},
+      {T_38110_17_wakeup_delay},
+      {T_38110_16_wakeup_delay},
+      {T_38110_15_wakeup_delay},
+      {T_38110_14_wakeup_delay},
+      {T_38110_13_wakeup_delay},
+      {T_38110_12_wakeup_delay},
+      {T_38110_11_wakeup_delay},
+      {T_38110_10_wakeup_delay},
+      {T_38110_9_wakeup_delay},
+      {T_38110_8_wakeup_delay},
+      {T_38110_7_wakeup_delay},
+      {T_38110_6_wakeup_delay},
+      {T_38110_5_wakeup_delay},
+      {T_38110_4_wakeup_delay},
+      {T_38110_3_wakeup_delay},
+      {T_38110_2_wakeup_delay},
+      {T_38110_1_wakeup_delay},
+      {T_38110_0_wakeup_delay}
+    };	// rob.scala:453:59
   wire [1:0]        _GEN_213;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_213 = _GEN_212[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0]       _GEN_214 = {{T_38110_0_allocate_brtag}, {T_38110_0_allocate_brtag}, {T_38110_0_allocate_brtag},
-                {T_38110_0_allocate_brtag}, {T_38110_0_allocate_brtag}, {T_38110_0_allocate_brtag},
-                {T_38110_0_allocate_brtag}, {T_38110_0_allocate_brtag}, {T_38110_23_allocate_brtag},
-                {T_38110_22_allocate_brtag}, {T_38110_21_allocate_brtag}, {T_38110_20_allocate_brtag},
-                {T_38110_19_allocate_brtag}, {T_38110_18_allocate_brtag}, {T_38110_17_allocate_brtag},
-                {T_38110_16_allocate_brtag}, {T_38110_15_allocate_brtag}, {T_38110_14_allocate_brtag},
-                {T_38110_13_allocate_brtag}, {T_38110_12_allocate_brtag}, {T_38110_11_allocate_brtag},
-                {T_38110_10_allocate_brtag}, {T_38110_9_allocate_brtag}, {T_38110_8_allocate_brtag},
-                {T_38110_7_allocate_brtag}, {T_38110_6_allocate_brtag}, {T_38110_5_allocate_brtag},
-                {T_38110_4_allocate_brtag}, {T_38110_3_allocate_brtag}, {T_38110_2_allocate_brtag},
-                {T_38110_1_allocate_brtag}, {T_38110_0_allocate_brtag}};	// rob.scala:453:59
+  wire [31:0]       _GEN_214 =
+    {
+      {T_38110_0_allocate_brtag},
+      {T_38110_0_allocate_brtag},
+      {T_38110_0_allocate_brtag},
+      {T_38110_0_allocate_brtag},
+      {T_38110_0_allocate_brtag},
+      {T_38110_0_allocate_brtag},
+      {T_38110_0_allocate_brtag},
+      {T_38110_0_allocate_brtag},
+      {T_38110_23_allocate_brtag},
+      {T_38110_22_allocate_brtag},
+      {T_38110_21_allocate_brtag},
+      {T_38110_20_allocate_brtag},
+      {T_38110_19_allocate_brtag},
+      {T_38110_18_allocate_brtag},
+      {T_38110_17_allocate_brtag},
+      {T_38110_16_allocate_brtag},
+      {T_38110_15_allocate_brtag},
+      {T_38110_14_allocate_brtag},
+      {T_38110_13_allocate_brtag},
+      {T_38110_12_allocate_brtag},
+      {T_38110_11_allocate_brtag},
+      {T_38110_10_allocate_brtag},
+      {T_38110_9_allocate_brtag},
+      {T_38110_8_allocate_brtag},
+      {T_38110_7_allocate_brtag},
+      {T_38110_6_allocate_brtag},
+      {T_38110_5_allocate_brtag},
+      {T_38110_4_allocate_brtag},
+      {T_38110_3_allocate_brtag},
+      {T_38110_2_allocate_brtag},
+      {T_38110_1_allocate_brtag},
+      {T_38110_0_allocate_brtag}
+    };	// rob.scala:453:59
   wire              _GEN_215;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_215 = _GEN_214[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0]       _GEN_216 = {{T_38110_0_is_br_or_jmp}, {T_38110_0_is_br_or_jmp}, {T_38110_0_is_br_or_jmp},
-                {T_38110_0_is_br_or_jmp}, {T_38110_0_is_br_or_jmp}, {T_38110_0_is_br_or_jmp},
-                {T_38110_0_is_br_or_jmp}, {T_38110_0_is_br_or_jmp}, {T_38110_23_is_br_or_jmp},
-                {T_38110_22_is_br_or_jmp}, {T_38110_21_is_br_or_jmp}, {T_38110_20_is_br_or_jmp},
-                {T_38110_19_is_br_or_jmp}, {T_38110_18_is_br_or_jmp}, {T_38110_17_is_br_or_jmp},
-                {T_38110_16_is_br_or_jmp}, {T_38110_15_is_br_or_jmp}, {T_38110_14_is_br_or_jmp},
-                {T_38110_13_is_br_or_jmp}, {T_38110_12_is_br_or_jmp}, {T_38110_11_is_br_or_jmp},
-                {T_38110_10_is_br_or_jmp}, {T_38110_9_is_br_or_jmp}, {T_38110_8_is_br_or_jmp},
-                {T_38110_7_is_br_or_jmp}, {T_38110_6_is_br_or_jmp}, {T_38110_5_is_br_or_jmp},
-                {T_38110_4_is_br_or_jmp}, {T_38110_3_is_br_or_jmp}, {T_38110_2_is_br_or_jmp},
-                {T_38110_1_is_br_or_jmp}, {T_38110_0_is_br_or_jmp}};	// rob.scala:453:59
+  wire [31:0]       _GEN_216 =
+    {
+      {T_38110_0_is_br_or_jmp},
+      {T_38110_0_is_br_or_jmp},
+      {T_38110_0_is_br_or_jmp},
+      {T_38110_0_is_br_or_jmp},
+      {T_38110_0_is_br_or_jmp},
+      {T_38110_0_is_br_or_jmp},
+      {T_38110_0_is_br_or_jmp},
+      {T_38110_0_is_br_or_jmp},
+      {T_38110_23_is_br_or_jmp},
+      {T_38110_22_is_br_or_jmp},
+      {T_38110_21_is_br_or_jmp},
+      {T_38110_20_is_br_or_jmp},
+      {T_38110_19_is_br_or_jmp},
+      {T_38110_18_is_br_or_jmp},
+      {T_38110_17_is_br_or_jmp},
+      {T_38110_16_is_br_or_jmp},
+      {T_38110_15_is_br_or_jmp},
+      {T_38110_14_is_br_or_jmp},
+      {T_38110_13_is_br_or_jmp},
+      {T_38110_12_is_br_or_jmp},
+      {T_38110_11_is_br_or_jmp},
+      {T_38110_10_is_br_or_jmp},
+      {T_38110_9_is_br_or_jmp},
+      {T_38110_8_is_br_or_jmp},
+      {T_38110_7_is_br_or_jmp},
+      {T_38110_6_is_br_or_jmp},
+      {T_38110_5_is_br_or_jmp},
+      {T_38110_4_is_br_or_jmp},
+      {T_38110_3_is_br_or_jmp},
+      {T_38110_2_is_br_or_jmp},
+      {T_38110_1_is_br_or_jmp},
+      {T_38110_0_is_br_or_jmp}
+    };	// rob.scala:453:59
   wire              _GEN_217;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_217 = _GEN_216[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0]       _GEN_218 = {{T_38110_0_is_jump}, {T_38110_0_is_jump}, {T_38110_0_is_jump}, {T_38110_0_is_jump},
-                {T_38110_0_is_jump}, {T_38110_0_is_jump}, {T_38110_0_is_jump}, {T_38110_0_is_jump},
-                {T_38110_23_is_jump}, {T_38110_22_is_jump}, {T_38110_21_is_jump}, {T_38110_20_is_jump},
-                {T_38110_19_is_jump}, {T_38110_18_is_jump}, {T_38110_17_is_jump}, {T_38110_16_is_jump},
-                {T_38110_15_is_jump}, {T_38110_14_is_jump}, {T_38110_13_is_jump}, {T_38110_12_is_jump},
-                {T_38110_11_is_jump}, {T_38110_10_is_jump}, {T_38110_9_is_jump}, {T_38110_8_is_jump},
-                {T_38110_7_is_jump}, {T_38110_6_is_jump}, {T_38110_5_is_jump}, {T_38110_4_is_jump},
-                {T_38110_3_is_jump}, {T_38110_2_is_jump}, {T_38110_1_is_jump}, {T_38110_0_is_jump}};	// rob.scala:453:59
+  wire [31:0]       _GEN_218 =
+    {
+      {T_38110_0_is_jump},
+      {T_38110_0_is_jump},
+      {T_38110_0_is_jump},
+      {T_38110_0_is_jump},
+      {T_38110_0_is_jump},
+      {T_38110_0_is_jump},
+      {T_38110_0_is_jump},
+      {T_38110_0_is_jump},
+      {T_38110_23_is_jump},
+      {T_38110_22_is_jump},
+      {T_38110_21_is_jump},
+      {T_38110_20_is_jump},
+      {T_38110_19_is_jump},
+      {T_38110_18_is_jump},
+      {T_38110_17_is_jump},
+      {T_38110_16_is_jump},
+      {T_38110_15_is_jump},
+      {T_38110_14_is_jump},
+      {T_38110_13_is_jump},
+      {T_38110_12_is_jump},
+      {T_38110_11_is_jump},
+      {T_38110_10_is_jump},
+      {T_38110_9_is_jump},
+      {T_38110_8_is_jump},
+      {T_38110_7_is_jump},
+      {T_38110_6_is_jump},
+      {T_38110_5_is_jump},
+      {T_38110_4_is_jump},
+      {T_38110_3_is_jump},
+      {T_38110_2_is_jump},
+      {T_38110_1_is_jump},
+      {T_38110_0_is_jump}
+    };	// rob.scala:453:59
   wire              _GEN_219;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_219 = _GEN_218[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0]       _GEN_220 = {{T_38110_0_is_jal}, {T_38110_0_is_jal}, {T_38110_0_is_jal}, {T_38110_0_is_jal},
-                {T_38110_0_is_jal}, {T_38110_0_is_jal}, {T_38110_0_is_jal}, {T_38110_0_is_jal},
-                {T_38110_23_is_jal}, {T_38110_22_is_jal}, {T_38110_21_is_jal}, {T_38110_20_is_jal},
-                {T_38110_19_is_jal}, {T_38110_18_is_jal}, {T_38110_17_is_jal}, {T_38110_16_is_jal},
-                {T_38110_15_is_jal}, {T_38110_14_is_jal}, {T_38110_13_is_jal}, {T_38110_12_is_jal},
-                {T_38110_11_is_jal}, {T_38110_10_is_jal}, {T_38110_9_is_jal}, {T_38110_8_is_jal},
-                {T_38110_7_is_jal}, {T_38110_6_is_jal}, {T_38110_5_is_jal}, {T_38110_4_is_jal},
-                {T_38110_3_is_jal}, {T_38110_2_is_jal}, {T_38110_1_is_jal}, {T_38110_0_is_jal}};	// rob.scala:453:59
+  wire [31:0]       _GEN_220 =
+    {
+      {T_38110_0_is_jal},
+      {T_38110_0_is_jal},
+      {T_38110_0_is_jal},
+      {T_38110_0_is_jal},
+      {T_38110_0_is_jal},
+      {T_38110_0_is_jal},
+      {T_38110_0_is_jal},
+      {T_38110_0_is_jal},
+      {T_38110_23_is_jal},
+      {T_38110_22_is_jal},
+      {T_38110_21_is_jal},
+      {T_38110_20_is_jal},
+      {T_38110_19_is_jal},
+      {T_38110_18_is_jal},
+      {T_38110_17_is_jal},
+      {T_38110_16_is_jal},
+      {T_38110_15_is_jal},
+      {T_38110_14_is_jal},
+      {T_38110_13_is_jal},
+      {T_38110_12_is_jal},
+      {T_38110_11_is_jal},
+      {T_38110_10_is_jal},
+      {T_38110_9_is_jal},
+      {T_38110_8_is_jal},
+      {T_38110_7_is_jal},
+      {T_38110_6_is_jal},
+      {T_38110_5_is_jal},
+      {T_38110_4_is_jal},
+      {T_38110_3_is_jal},
+      {T_38110_2_is_jal},
+      {T_38110_1_is_jal},
+      {T_38110_0_is_jal}
+    };	// rob.scala:453:59
   wire              _GEN_221;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_221 = _GEN_220[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0]       _GEN_222 = {{T_38110_0_is_ret}, {T_38110_0_is_ret}, {T_38110_0_is_ret}, {T_38110_0_is_ret},
-                {T_38110_0_is_ret}, {T_38110_0_is_ret}, {T_38110_0_is_ret}, {T_38110_0_is_ret},
-                {T_38110_23_is_ret}, {T_38110_22_is_ret}, {T_38110_21_is_ret}, {T_38110_20_is_ret},
-                {T_38110_19_is_ret}, {T_38110_18_is_ret}, {T_38110_17_is_ret}, {T_38110_16_is_ret},
-                {T_38110_15_is_ret}, {T_38110_14_is_ret}, {T_38110_13_is_ret}, {T_38110_12_is_ret},
-                {T_38110_11_is_ret}, {T_38110_10_is_ret}, {T_38110_9_is_ret}, {T_38110_8_is_ret},
-                {T_38110_7_is_ret}, {T_38110_6_is_ret}, {T_38110_5_is_ret}, {T_38110_4_is_ret},
-                {T_38110_3_is_ret}, {T_38110_2_is_ret}, {T_38110_1_is_ret}, {T_38110_0_is_ret}};	// rob.scala:453:59
+  wire [31:0]       _GEN_222 =
+    {
+      {T_38110_0_is_ret},
+      {T_38110_0_is_ret},
+      {T_38110_0_is_ret},
+      {T_38110_0_is_ret},
+      {T_38110_0_is_ret},
+      {T_38110_0_is_ret},
+      {T_38110_0_is_ret},
+      {T_38110_0_is_ret},
+      {T_38110_23_is_ret},
+      {T_38110_22_is_ret},
+      {T_38110_21_is_ret},
+      {T_38110_20_is_ret},
+      {T_38110_19_is_ret},
+      {T_38110_18_is_ret},
+      {T_38110_17_is_ret},
+      {T_38110_16_is_ret},
+      {T_38110_15_is_ret},
+      {T_38110_14_is_ret},
+      {T_38110_13_is_ret},
+      {T_38110_12_is_ret},
+      {T_38110_11_is_ret},
+      {T_38110_10_is_ret},
+      {T_38110_9_is_ret},
+      {T_38110_8_is_ret},
+      {T_38110_7_is_ret},
+      {T_38110_6_is_ret},
+      {T_38110_5_is_ret},
+      {T_38110_4_is_ret},
+      {T_38110_3_is_ret},
+      {T_38110_2_is_ret},
+      {T_38110_1_is_ret},
+      {T_38110_0_is_ret}
+    };	// rob.scala:453:59
   wire              _GEN_223;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_223 = _GEN_222[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0]       _GEN_224 = {{T_38110_0_is_call}, {T_38110_0_is_call}, {T_38110_0_is_call}, {T_38110_0_is_call},
-                {T_38110_0_is_call}, {T_38110_0_is_call}, {T_38110_0_is_call}, {T_38110_0_is_call},
-                {T_38110_23_is_call}, {T_38110_22_is_call}, {T_38110_21_is_call}, {T_38110_20_is_call},
-                {T_38110_19_is_call}, {T_38110_18_is_call}, {T_38110_17_is_call}, {T_38110_16_is_call},
-                {T_38110_15_is_call}, {T_38110_14_is_call}, {T_38110_13_is_call}, {T_38110_12_is_call},
-                {T_38110_11_is_call}, {T_38110_10_is_call}, {T_38110_9_is_call}, {T_38110_8_is_call},
-                {T_38110_7_is_call}, {T_38110_6_is_call}, {T_38110_5_is_call}, {T_38110_4_is_call},
-                {T_38110_3_is_call}, {T_38110_2_is_call}, {T_38110_1_is_call}, {T_38110_0_is_call}};	// rob.scala:453:59
+  wire [31:0]       _GEN_224 =
+    {
+      {T_38110_0_is_call},
+      {T_38110_0_is_call},
+      {T_38110_0_is_call},
+      {T_38110_0_is_call},
+      {T_38110_0_is_call},
+      {T_38110_0_is_call},
+      {T_38110_0_is_call},
+      {T_38110_0_is_call},
+      {T_38110_23_is_call},
+      {T_38110_22_is_call},
+      {T_38110_21_is_call},
+      {T_38110_20_is_call},
+      {T_38110_19_is_call},
+      {T_38110_18_is_call},
+      {T_38110_17_is_call},
+      {T_38110_16_is_call},
+      {T_38110_15_is_call},
+      {T_38110_14_is_call},
+      {T_38110_13_is_call},
+      {T_38110_12_is_call},
+      {T_38110_11_is_call},
+      {T_38110_10_is_call},
+      {T_38110_9_is_call},
+      {T_38110_8_is_call},
+      {T_38110_7_is_call},
+      {T_38110_6_is_call},
+      {T_38110_5_is_call},
+      {T_38110_4_is_call},
+      {T_38110_3_is_call},
+      {T_38110_2_is_call},
+      {T_38110_1_is_call},
+      {T_38110_0_is_call}
+    };	// rob.scala:453:59
   wire              _GEN_225;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_225 = _GEN_224[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0][7:0]  _GEN_226 = {{T_38110_0_br_mask}, {T_38110_0_br_mask}, {T_38110_0_br_mask}, {T_38110_0_br_mask},
-                {T_38110_0_br_mask}, {T_38110_0_br_mask}, {T_38110_0_br_mask}, {T_38110_0_br_mask},
-                {T_38110_23_br_mask}, {T_38110_22_br_mask}, {T_38110_21_br_mask}, {T_38110_20_br_mask},
-                {T_38110_19_br_mask}, {T_38110_18_br_mask}, {T_38110_17_br_mask}, {T_38110_16_br_mask},
-                {T_38110_15_br_mask}, {T_38110_14_br_mask}, {T_38110_13_br_mask}, {T_38110_12_br_mask},
-                {T_38110_11_br_mask}, {T_38110_10_br_mask}, {T_38110_9_br_mask}, {T_38110_8_br_mask},
-                {T_38110_7_br_mask}, {T_38110_6_br_mask}, {T_38110_5_br_mask}, {T_38110_4_br_mask},
-                {T_38110_3_br_mask}, {T_38110_2_br_mask}, {T_38110_1_br_mask}, {T_38110_0_br_mask}};	// rob.scala:453:59
+  wire [31:0][7:0]  _GEN_226 =
+    {
+      {T_38110_0_br_mask},
+      {T_38110_0_br_mask},
+      {T_38110_0_br_mask},
+      {T_38110_0_br_mask},
+      {T_38110_0_br_mask},
+      {T_38110_0_br_mask},
+      {T_38110_0_br_mask},
+      {T_38110_0_br_mask},
+      {T_38110_23_br_mask},
+      {T_38110_22_br_mask},
+      {T_38110_21_br_mask},
+      {T_38110_20_br_mask},
+      {T_38110_19_br_mask},
+      {T_38110_18_br_mask},
+      {T_38110_17_br_mask},
+      {T_38110_16_br_mask},
+      {T_38110_15_br_mask},
+      {T_38110_14_br_mask},
+      {T_38110_13_br_mask},
+      {T_38110_12_br_mask},
+      {T_38110_11_br_mask},
+      {T_38110_10_br_mask},
+      {T_38110_9_br_mask},
+      {T_38110_8_br_mask},
+      {T_38110_7_br_mask},
+      {T_38110_6_br_mask},
+      {T_38110_5_br_mask},
+      {T_38110_4_br_mask},
+      {T_38110_3_br_mask},
+      {T_38110_2_br_mask},
+      {T_38110_1_br_mask},
+      {T_38110_0_br_mask}
+    };	// rob.scala:453:59
   wire [7:0]        _GEN_227;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_227 = _GEN_226[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0][2:0]  _GEN_228 = {{T_38110_0_br_tag}, {T_38110_0_br_tag}, {T_38110_0_br_tag}, {T_38110_0_br_tag},
-                {T_38110_0_br_tag}, {T_38110_0_br_tag}, {T_38110_0_br_tag}, {T_38110_0_br_tag},
-                {T_38110_23_br_tag}, {T_38110_22_br_tag}, {T_38110_21_br_tag}, {T_38110_20_br_tag},
-                {T_38110_19_br_tag}, {T_38110_18_br_tag}, {T_38110_17_br_tag}, {T_38110_16_br_tag},
-                {T_38110_15_br_tag}, {T_38110_14_br_tag}, {T_38110_13_br_tag}, {T_38110_12_br_tag},
-                {T_38110_11_br_tag}, {T_38110_10_br_tag}, {T_38110_9_br_tag}, {T_38110_8_br_tag},
-                {T_38110_7_br_tag}, {T_38110_6_br_tag}, {T_38110_5_br_tag}, {T_38110_4_br_tag},
-                {T_38110_3_br_tag}, {T_38110_2_br_tag}, {T_38110_1_br_tag}, {T_38110_0_br_tag}};	// rob.scala:453:59
+  wire [31:0][2:0]  _GEN_228 =
+    {
+      {T_38110_0_br_tag},
+      {T_38110_0_br_tag},
+      {T_38110_0_br_tag},
+      {T_38110_0_br_tag},
+      {T_38110_0_br_tag},
+      {T_38110_0_br_tag},
+      {T_38110_0_br_tag},
+      {T_38110_0_br_tag},
+      {T_38110_23_br_tag},
+      {T_38110_22_br_tag},
+      {T_38110_21_br_tag},
+      {T_38110_20_br_tag},
+      {T_38110_19_br_tag},
+      {T_38110_18_br_tag},
+      {T_38110_17_br_tag},
+      {T_38110_16_br_tag},
+      {T_38110_15_br_tag},
+      {T_38110_14_br_tag},
+      {T_38110_13_br_tag},
+      {T_38110_12_br_tag},
+      {T_38110_11_br_tag},
+      {T_38110_10_br_tag},
+      {T_38110_9_br_tag},
+      {T_38110_8_br_tag},
+      {T_38110_7_br_tag},
+      {T_38110_6_br_tag},
+      {T_38110_5_br_tag},
+      {T_38110_4_br_tag},
+      {T_38110_3_br_tag},
+      {T_38110_2_br_tag},
+      {T_38110_1_br_tag},
+      {T_38110_0_br_tag}
+    };	// rob.scala:453:59
   wire [2:0]        _GEN_229;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_229 = _GEN_228[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0]       _GEN_230 = {{T_38110_0_br_prediction_bpd_predict_val}, {T_38110_0_br_prediction_bpd_predict_val},
-                {T_38110_0_br_prediction_bpd_predict_val}, {T_38110_0_br_prediction_bpd_predict_val},
-                {T_38110_0_br_prediction_bpd_predict_val}, {T_38110_0_br_prediction_bpd_predict_val},
-                {T_38110_0_br_prediction_bpd_predict_val}, {T_38110_0_br_prediction_bpd_predict_val},
-                {T_38110_23_br_prediction_bpd_predict_val}, {T_38110_22_br_prediction_bpd_predict_val},
-                {T_38110_21_br_prediction_bpd_predict_val}, {T_38110_20_br_prediction_bpd_predict_val},
-                {T_38110_19_br_prediction_bpd_predict_val}, {T_38110_18_br_prediction_bpd_predict_val},
-                {T_38110_17_br_prediction_bpd_predict_val}, {T_38110_16_br_prediction_bpd_predict_val},
-                {T_38110_15_br_prediction_bpd_predict_val}, {T_38110_14_br_prediction_bpd_predict_val},
-                {T_38110_13_br_prediction_bpd_predict_val}, {T_38110_12_br_prediction_bpd_predict_val},
-                {T_38110_11_br_prediction_bpd_predict_val}, {T_38110_10_br_prediction_bpd_predict_val},
-                {T_38110_9_br_prediction_bpd_predict_val}, {T_38110_8_br_prediction_bpd_predict_val},
-                {T_38110_7_br_prediction_bpd_predict_val}, {T_38110_6_br_prediction_bpd_predict_val},
-                {T_38110_5_br_prediction_bpd_predict_val}, {T_38110_4_br_prediction_bpd_predict_val},
-                {T_38110_3_br_prediction_bpd_predict_val}, {T_38110_2_br_prediction_bpd_predict_val},
-                {T_38110_1_br_prediction_bpd_predict_val}, {T_38110_0_br_prediction_bpd_predict_val}};	// rob.scala:453:59
+  wire [31:0]       _GEN_230 =
+    {
+      {T_38110_0_br_prediction_bpd_predict_val},
+      {T_38110_0_br_prediction_bpd_predict_val},
+      {T_38110_0_br_prediction_bpd_predict_val},
+      {T_38110_0_br_prediction_bpd_predict_val},
+      {T_38110_0_br_prediction_bpd_predict_val},
+      {T_38110_0_br_prediction_bpd_predict_val},
+      {T_38110_0_br_prediction_bpd_predict_val},
+      {T_38110_0_br_prediction_bpd_predict_val},
+      {T_38110_23_br_prediction_bpd_predict_val},
+      {T_38110_22_br_prediction_bpd_predict_val},
+      {T_38110_21_br_prediction_bpd_predict_val},
+      {T_38110_20_br_prediction_bpd_predict_val},
+      {T_38110_19_br_prediction_bpd_predict_val},
+      {T_38110_18_br_prediction_bpd_predict_val},
+      {T_38110_17_br_prediction_bpd_predict_val},
+      {T_38110_16_br_prediction_bpd_predict_val},
+      {T_38110_15_br_prediction_bpd_predict_val},
+      {T_38110_14_br_prediction_bpd_predict_val},
+      {T_38110_13_br_prediction_bpd_predict_val},
+      {T_38110_12_br_prediction_bpd_predict_val},
+      {T_38110_11_br_prediction_bpd_predict_val},
+      {T_38110_10_br_prediction_bpd_predict_val},
+      {T_38110_9_br_prediction_bpd_predict_val},
+      {T_38110_8_br_prediction_bpd_predict_val},
+      {T_38110_7_br_prediction_bpd_predict_val},
+      {T_38110_6_br_prediction_bpd_predict_val},
+      {T_38110_5_br_prediction_bpd_predict_val},
+      {T_38110_4_br_prediction_bpd_predict_val},
+      {T_38110_3_br_prediction_bpd_predict_val},
+      {T_38110_2_br_prediction_bpd_predict_val},
+      {T_38110_1_br_prediction_bpd_predict_val},
+      {T_38110_0_br_prediction_bpd_predict_val}
+    };	// rob.scala:453:59
   wire              _GEN_231;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_231 = _GEN_230[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0]       _GEN_232 = {{T_38110_0_br_prediction_bpd_predict_taken}, {T_38110_0_br_prediction_bpd_predict_taken},
-                {T_38110_0_br_prediction_bpd_predict_taken}, {T_38110_0_br_prediction_bpd_predict_taken},
-                {T_38110_0_br_prediction_bpd_predict_taken}, {T_38110_0_br_prediction_bpd_predict_taken},
-                {T_38110_0_br_prediction_bpd_predict_taken}, {T_38110_0_br_prediction_bpd_predict_taken},
-                {T_38110_23_br_prediction_bpd_predict_taken}, {T_38110_22_br_prediction_bpd_predict_taken},
-                {T_38110_21_br_prediction_bpd_predict_taken}, {T_38110_20_br_prediction_bpd_predict_taken},
-                {T_38110_19_br_prediction_bpd_predict_taken}, {T_38110_18_br_prediction_bpd_predict_taken},
-                {T_38110_17_br_prediction_bpd_predict_taken}, {T_38110_16_br_prediction_bpd_predict_taken},
-                {T_38110_15_br_prediction_bpd_predict_taken}, {T_38110_14_br_prediction_bpd_predict_taken},
-                {T_38110_13_br_prediction_bpd_predict_taken}, {T_38110_12_br_prediction_bpd_predict_taken},
-                {T_38110_11_br_prediction_bpd_predict_taken}, {T_38110_10_br_prediction_bpd_predict_taken},
-                {T_38110_9_br_prediction_bpd_predict_taken}, {T_38110_8_br_prediction_bpd_predict_taken},
-                {T_38110_7_br_prediction_bpd_predict_taken}, {T_38110_6_br_prediction_bpd_predict_taken},
-                {T_38110_5_br_prediction_bpd_predict_taken}, {T_38110_4_br_prediction_bpd_predict_taken},
-                {T_38110_3_br_prediction_bpd_predict_taken}, {T_38110_2_br_prediction_bpd_predict_taken},
-                {T_38110_1_br_prediction_bpd_predict_taken}, {T_38110_0_br_prediction_bpd_predict_taken}};	// rob.scala:453:59
+  wire [31:0]       _GEN_232 =
+    {
+      {T_38110_0_br_prediction_bpd_predict_taken},
+      {T_38110_0_br_prediction_bpd_predict_taken},
+      {T_38110_0_br_prediction_bpd_predict_taken},
+      {T_38110_0_br_prediction_bpd_predict_taken},
+      {T_38110_0_br_prediction_bpd_predict_taken},
+      {T_38110_0_br_prediction_bpd_predict_taken},
+      {T_38110_0_br_prediction_bpd_predict_taken},
+      {T_38110_0_br_prediction_bpd_predict_taken},
+      {T_38110_23_br_prediction_bpd_predict_taken},
+      {T_38110_22_br_prediction_bpd_predict_taken},
+      {T_38110_21_br_prediction_bpd_predict_taken},
+      {T_38110_20_br_prediction_bpd_predict_taken},
+      {T_38110_19_br_prediction_bpd_predict_taken},
+      {T_38110_18_br_prediction_bpd_predict_taken},
+      {T_38110_17_br_prediction_bpd_predict_taken},
+      {T_38110_16_br_prediction_bpd_predict_taken},
+      {T_38110_15_br_prediction_bpd_predict_taken},
+      {T_38110_14_br_prediction_bpd_predict_taken},
+      {T_38110_13_br_prediction_bpd_predict_taken},
+      {T_38110_12_br_prediction_bpd_predict_taken},
+      {T_38110_11_br_prediction_bpd_predict_taken},
+      {T_38110_10_br_prediction_bpd_predict_taken},
+      {T_38110_9_br_prediction_bpd_predict_taken},
+      {T_38110_8_br_prediction_bpd_predict_taken},
+      {T_38110_7_br_prediction_bpd_predict_taken},
+      {T_38110_6_br_prediction_bpd_predict_taken},
+      {T_38110_5_br_prediction_bpd_predict_taken},
+      {T_38110_4_br_prediction_bpd_predict_taken},
+      {T_38110_3_br_prediction_bpd_predict_taken},
+      {T_38110_2_br_prediction_bpd_predict_taken},
+      {T_38110_1_br_prediction_bpd_predict_taken},
+      {T_38110_0_br_prediction_bpd_predict_taken}
+    };	// rob.scala:453:59
   wire              _GEN_233;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_233 = _GEN_232[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0]       _GEN_234 = {{T_38110_0_br_prediction_btb_hit}, {T_38110_0_br_prediction_btb_hit},
-                {T_38110_0_br_prediction_btb_hit}, {T_38110_0_br_prediction_btb_hit},
-                {T_38110_0_br_prediction_btb_hit}, {T_38110_0_br_prediction_btb_hit},
-                {T_38110_0_br_prediction_btb_hit}, {T_38110_0_br_prediction_btb_hit},
-                {T_38110_23_br_prediction_btb_hit}, {T_38110_22_br_prediction_btb_hit},
-                {T_38110_21_br_prediction_btb_hit}, {T_38110_20_br_prediction_btb_hit},
-                {T_38110_19_br_prediction_btb_hit}, {T_38110_18_br_prediction_btb_hit},
-                {T_38110_17_br_prediction_btb_hit}, {T_38110_16_br_prediction_btb_hit},
-                {T_38110_15_br_prediction_btb_hit}, {T_38110_14_br_prediction_btb_hit},
-                {T_38110_13_br_prediction_btb_hit}, {T_38110_12_br_prediction_btb_hit},
-                {T_38110_11_br_prediction_btb_hit}, {T_38110_10_br_prediction_btb_hit},
-                {T_38110_9_br_prediction_btb_hit}, {T_38110_8_br_prediction_btb_hit},
-                {T_38110_7_br_prediction_btb_hit}, {T_38110_6_br_prediction_btb_hit},
-                {T_38110_5_br_prediction_btb_hit}, {T_38110_4_br_prediction_btb_hit},
-                {T_38110_3_br_prediction_btb_hit}, {T_38110_2_br_prediction_btb_hit},
-                {T_38110_1_br_prediction_btb_hit}, {T_38110_0_br_prediction_btb_hit}};	// rob.scala:453:59
+  wire [31:0]       _GEN_234 =
+    {
+      {T_38110_0_br_prediction_btb_hit},
+      {T_38110_0_br_prediction_btb_hit},
+      {T_38110_0_br_prediction_btb_hit},
+      {T_38110_0_br_prediction_btb_hit},
+      {T_38110_0_br_prediction_btb_hit},
+      {T_38110_0_br_prediction_btb_hit},
+      {T_38110_0_br_prediction_btb_hit},
+      {T_38110_0_br_prediction_btb_hit},
+      {T_38110_23_br_prediction_btb_hit},
+      {T_38110_22_br_prediction_btb_hit},
+      {T_38110_21_br_prediction_btb_hit},
+      {T_38110_20_br_prediction_btb_hit},
+      {T_38110_19_br_prediction_btb_hit},
+      {T_38110_18_br_prediction_btb_hit},
+      {T_38110_17_br_prediction_btb_hit},
+      {T_38110_16_br_prediction_btb_hit},
+      {T_38110_15_br_prediction_btb_hit},
+      {T_38110_14_br_prediction_btb_hit},
+      {T_38110_13_br_prediction_btb_hit},
+      {T_38110_12_br_prediction_btb_hit},
+      {T_38110_11_br_prediction_btb_hit},
+      {T_38110_10_br_prediction_btb_hit},
+      {T_38110_9_br_prediction_btb_hit},
+      {T_38110_8_br_prediction_btb_hit},
+      {T_38110_7_br_prediction_btb_hit},
+      {T_38110_6_br_prediction_btb_hit},
+      {T_38110_5_br_prediction_btb_hit},
+      {T_38110_4_br_prediction_btb_hit},
+      {T_38110_3_br_prediction_btb_hit},
+      {T_38110_2_br_prediction_btb_hit},
+      {T_38110_1_br_prediction_btb_hit},
+      {T_38110_0_br_prediction_btb_hit}
+    };	// rob.scala:453:59
   wire              _GEN_235;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_235 = _GEN_234[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0]       _GEN_236 = {{T_38110_0_br_prediction_btb_predicted}, {T_38110_0_br_prediction_btb_predicted},
-                {T_38110_0_br_prediction_btb_predicted}, {T_38110_0_br_prediction_btb_predicted},
-                {T_38110_0_br_prediction_btb_predicted}, {T_38110_0_br_prediction_btb_predicted},
-                {T_38110_0_br_prediction_btb_predicted}, {T_38110_0_br_prediction_btb_predicted},
-                {T_38110_23_br_prediction_btb_predicted}, {T_38110_22_br_prediction_btb_predicted},
-                {T_38110_21_br_prediction_btb_predicted}, {T_38110_20_br_prediction_btb_predicted},
-                {T_38110_19_br_prediction_btb_predicted}, {T_38110_18_br_prediction_btb_predicted},
-                {T_38110_17_br_prediction_btb_predicted}, {T_38110_16_br_prediction_btb_predicted},
-                {T_38110_15_br_prediction_btb_predicted}, {T_38110_14_br_prediction_btb_predicted},
-                {T_38110_13_br_prediction_btb_predicted}, {T_38110_12_br_prediction_btb_predicted},
-                {T_38110_11_br_prediction_btb_predicted}, {T_38110_10_br_prediction_btb_predicted},
-                {T_38110_9_br_prediction_btb_predicted}, {T_38110_8_br_prediction_btb_predicted},
-                {T_38110_7_br_prediction_btb_predicted}, {T_38110_6_br_prediction_btb_predicted},
-                {T_38110_5_br_prediction_btb_predicted}, {T_38110_4_br_prediction_btb_predicted},
-                {T_38110_3_br_prediction_btb_predicted}, {T_38110_2_br_prediction_btb_predicted},
-                {T_38110_1_br_prediction_btb_predicted}, {T_38110_0_br_prediction_btb_predicted}};	// rob.scala:453:59
+  wire [31:0]       _GEN_236 =
+    {
+      {T_38110_0_br_prediction_btb_predicted},
+      {T_38110_0_br_prediction_btb_predicted},
+      {T_38110_0_br_prediction_btb_predicted},
+      {T_38110_0_br_prediction_btb_predicted},
+      {T_38110_0_br_prediction_btb_predicted},
+      {T_38110_0_br_prediction_btb_predicted},
+      {T_38110_0_br_prediction_btb_predicted},
+      {T_38110_0_br_prediction_btb_predicted},
+      {T_38110_23_br_prediction_btb_predicted},
+      {T_38110_22_br_prediction_btb_predicted},
+      {T_38110_21_br_prediction_btb_predicted},
+      {T_38110_20_br_prediction_btb_predicted},
+      {T_38110_19_br_prediction_btb_predicted},
+      {T_38110_18_br_prediction_btb_predicted},
+      {T_38110_17_br_prediction_btb_predicted},
+      {T_38110_16_br_prediction_btb_predicted},
+      {T_38110_15_br_prediction_btb_predicted},
+      {T_38110_14_br_prediction_btb_predicted},
+      {T_38110_13_br_prediction_btb_predicted},
+      {T_38110_12_br_prediction_btb_predicted},
+      {T_38110_11_br_prediction_btb_predicted},
+      {T_38110_10_br_prediction_btb_predicted},
+      {T_38110_9_br_prediction_btb_predicted},
+      {T_38110_8_br_prediction_btb_predicted},
+      {T_38110_7_br_prediction_btb_predicted},
+      {T_38110_6_br_prediction_btb_predicted},
+      {T_38110_5_br_prediction_btb_predicted},
+      {T_38110_4_br_prediction_btb_predicted},
+      {T_38110_3_br_prediction_btb_predicted},
+      {T_38110_2_br_prediction_btb_predicted},
+      {T_38110_1_br_prediction_btb_predicted},
+      {T_38110_0_br_prediction_btb_predicted}
+    };	// rob.scala:453:59
   wire              _GEN_237;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_237 = _GEN_236[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0]       _GEN_238 = {{T_38110_0_br_prediction_is_br_or_jalr}, {T_38110_0_br_prediction_is_br_or_jalr},
-                {T_38110_0_br_prediction_is_br_or_jalr}, {T_38110_0_br_prediction_is_br_or_jalr},
-                {T_38110_0_br_prediction_is_br_or_jalr}, {T_38110_0_br_prediction_is_br_or_jalr},
-                {T_38110_0_br_prediction_is_br_or_jalr}, {T_38110_0_br_prediction_is_br_or_jalr},
-                {T_38110_23_br_prediction_is_br_or_jalr}, {T_38110_22_br_prediction_is_br_or_jalr},
-                {T_38110_21_br_prediction_is_br_or_jalr}, {T_38110_20_br_prediction_is_br_or_jalr},
-                {T_38110_19_br_prediction_is_br_or_jalr}, {T_38110_18_br_prediction_is_br_or_jalr},
-                {T_38110_17_br_prediction_is_br_or_jalr}, {T_38110_16_br_prediction_is_br_or_jalr},
-                {T_38110_15_br_prediction_is_br_or_jalr}, {T_38110_14_br_prediction_is_br_or_jalr},
-                {T_38110_13_br_prediction_is_br_or_jalr}, {T_38110_12_br_prediction_is_br_or_jalr},
-                {T_38110_11_br_prediction_is_br_or_jalr}, {T_38110_10_br_prediction_is_br_or_jalr},
-                {T_38110_9_br_prediction_is_br_or_jalr}, {T_38110_8_br_prediction_is_br_or_jalr},
-                {T_38110_7_br_prediction_is_br_or_jalr}, {T_38110_6_br_prediction_is_br_or_jalr},
-                {T_38110_5_br_prediction_is_br_or_jalr}, {T_38110_4_br_prediction_is_br_or_jalr},
-                {T_38110_3_br_prediction_is_br_or_jalr}, {T_38110_2_br_prediction_is_br_or_jalr},
-                {T_38110_1_br_prediction_is_br_or_jalr}, {T_38110_0_br_prediction_is_br_or_jalr}};	// rob.scala:453:59
+  wire [31:0]       _GEN_238 =
+    {
+      {T_38110_0_br_prediction_is_br_or_jalr},
+      {T_38110_0_br_prediction_is_br_or_jalr},
+      {T_38110_0_br_prediction_is_br_or_jalr},
+      {T_38110_0_br_prediction_is_br_or_jalr},
+      {T_38110_0_br_prediction_is_br_or_jalr},
+      {T_38110_0_br_prediction_is_br_or_jalr},
+      {T_38110_0_br_prediction_is_br_or_jalr},
+      {T_38110_0_br_prediction_is_br_or_jalr},
+      {T_38110_23_br_prediction_is_br_or_jalr},
+      {T_38110_22_br_prediction_is_br_or_jalr},
+      {T_38110_21_br_prediction_is_br_or_jalr},
+      {T_38110_20_br_prediction_is_br_or_jalr},
+      {T_38110_19_br_prediction_is_br_or_jalr},
+      {T_38110_18_br_prediction_is_br_or_jalr},
+      {T_38110_17_br_prediction_is_br_or_jalr},
+      {T_38110_16_br_prediction_is_br_or_jalr},
+      {T_38110_15_br_prediction_is_br_or_jalr},
+      {T_38110_14_br_prediction_is_br_or_jalr},
+      {T_38110_13_br_prediction_is_br_or_jalr},
+      {T_38110_12_br_prediction_is_br_or_jalr},
+      {T_38110_11_br_prediction_is_br_or_jalr},
+      {T_38110_10_br_prediction_is_br_or_jalr},
+      {T_38110_9_br_prediction_is_br_or_jalr},
+      {T_38110_8_br_prediction_is_br_or_jalr},
+      {T_38110_7_br_prediction_is_br_or_jalr},
+      {T_38110_6_br_prediction_is_br_or_jalr},
+      {T_38110_5_br_prediction_is_br_or_jalr},
+      {T_38110_4_br_prediction_is_br_or_jalr},
+      {T_38110_3_br_prediction_is_br_or_jalr},
+      {T_38110_2_br_prediction_is_br_or_jalr},
+      {T_38110_1_br_prediction_is_br_or_jalr},
+      {T_38110_0_br_prediction_is_br_or_jalr}
+    };	// rob.scala:453:59
   wire              _GEN_239;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_239 = _GEN_238[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0]       _GEN_240 = {{T_38110_0_stat_brjmp_mispredicted}, {T_38110_0_stat_brjmp_mispredicted},
-                {T_38110_0_stat_brjmp_mispredicted}, {T_38110_0_stat_brjmp_mispredicted},
-                {T_38110_0_stat_brjmp_mispredicted}, {T_38110_0_stat_brjmp_mispredicted},
-                {T_38110_0_stat_brjmp_mispredicted}, {T_38110_0_stat_brjmp_mispredicted},
-                {T_38110_23_stat_brjmp_mispredicted}, {T_38110_22_stat_brjmp_mispredicted},
-                {T_38110_21_stat_brjmp_mispredicted}, {T_38110_20_stat_brjmp_mispredicted},
-                {T_38110_19_stat_brjmp_mispredicted}, {T_38110_18_stat_brjmp_mispredicted},
-                {T_38110_17_stat_brjmp_mispredicted}, {T_38110_16_stat_brjmp_mispredicted},
-                {T_38110_15_stat_brjmp_mispredicted}, {T_38110_14_stat_brjmp_mispredicted},
-                {T_38110_13_stat_brjmp_mispredicted}, {T_38110_12_stat_brjmp_mispredicted},
-                {T_38110_11_stat_brjmp_mispredicted}, {T_38110_10_stat_brjmp_mispredicted},
-                {T_38110_9_stat_brjmp_mispredicted}, {T_38110_8_stat_brjmp_mispredicted},
-                {T_38110_7_stat_brjmp_mispredicted}, {T_38110_6_stat_brjmp_mispredicted},
-                {T_38110_5_stat_brjmp_mispredicted}, {T_38110_4_stat_brjmp_mispredicted},
-                {T_38110_3_stat_brjmp_mispredicted}, {T_38110_2_stat_brjmp_mispredicted},
-                {T_38110_1_stat_brjmp_mispredicted}, {T_38110_0_stat_brjmp_mispredicted}};	// rob.scala:453:59
+  wire [31:0]       _GEN_240 =
+    {
+      {T_38110_0_stat_brjmp_mispredicted},
+      {T_38110_0_stat_brjmp_mispredicted},
+      {T_38110_0_stat_brjmp_mispredicted},
+      {T_38110_0_stat_brjmp_mispredicted},
+      {T_38110_0_stat_brjmp_mispredicted},
+      {T_38110_0_stat_brjmp_mispredicted},
+      {T_38110_0_stat_brjmp_mispredicted},
+      {T_38110_0_stat_brjmp_mispredicted},
+      {T_38110_23_stat_brjmp_mispredicted},
+      {T_38110_22_stat_brjmp_mispredicted},
+      {T_38110_21_stat_brjmp_mispredicted},
+      {T_38110_20_stat_brjmp_mispredicted},
+      {T_38110_19_stat_brjmp_mispredicted},
+      {T_38110_18_stat_brjmp_mispredicted},
+      {T_38110_17_stat_brjmp_mispredicted},
+      {T_38110_16_stat_brjmp_mispredicted},
+      {T_38110_15_stat_brjmp_mispredicted},
+      {T_38110_14_stat_brjmp_mispredicted},
+      {T_38110_13_stat_brjmp_mispredicted},
+      {T_38110_12_stat_brjmp_mispredicted},
+      {T_38110_11_stat_brjmp_mispredicted},
+      {T_38110_10_stat_brjmp_mispredicted},
+      {T_38110_9_stat_brjmp_mispredicted},
+      {T_38110_8_stat_brjmp_mispredicted},
+      {T_38110_7_stat_brjmp_mispredicted},
+      {T_38110_6_stat_brjmp_mispredicted},
+      {T_38110_5_stat_brjmp_mispredicted},
+      {T_38110_4_stat_brjmp_mispredicted},
+      {T_38110_3_stat_brjmp_mispredicted},
+      {T_38110_2_stat_brjmp_mispredicted},
+      {T_38110_1_stat_brjmp_mispredicted},
+      {T_38110_0_stat_brjmp_mispredicted}
+    };	// rob.scala:453:59
   wire              _GEN_241;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_241 = _GEN_240[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0]       _GEN_242 = {{T_38110_0_stat_btb_made_pred}, {T_38110_0_stat_btb_made_pred},
-                {T_38110_0_stat_btb_made_pred}, {T_38110_0_stat_btb_made_pred},
-                {T_38110_0_stat_btb_made_pred}, {T_38110_0_stat_btb_made_pred},
-                {T_38110_0_stat_btb_made_pred}, {T_38110_0_stat_btb_made_pred},
-                {T_38110_23_stat_btb_made_pred}, {T_38110_22_stat_btb_made_pred},
-                {T_38110_21_stat_btb_made_pred}, {T_38110_20_stat_btb_made_pred},
-                {T_38110_19_stat_btb_made_pred}, {T_38110_18_stat_btb_made_pred},
-                {T_38110_17_stat_btb_made_pred}, {T_38110_16_stat_btb_made_pred},
-                {T_38110_15_stat_btb_made_pred}, {T_38110_14_stat_btb_made_pred},
-                {T_38110_13_stat_btb_made_pred}, {T_38110_12_stat_btb_made_pred},
-                {T_38110_11_stat_btb_made_pred}, {T_38110_10_stat_btb_made_pred},
-                {T_38110_9_stat_btb_made_pred}, {T_38110_8_stat_btb_made_pred},
-                {T_38110_7_stat_btb_made_pred}, {T_38110_6_stat_btb_made_pred},
-                {T_38110_5_stat_btb_made_pred}, {T_38110_4_stat_btb_made_pred},
-                {T_38110_3_stat_btb_made_pred}, {T_38110_2_stat_btb_made_pred},
-                {T_38110_1_stat_btb_made_pred}, {T_38110_0_stat_btb_made_pred}};	// rob.scala:453:59
+  wire [31:0]       _GEN_242 =
+    {
+      {T_38110_0_stat_btb_made_pred},
+      {T_38110_0_stat_btb_made_pred},
+      {T_38110_0_stat_btb_made_pred},
+      {T_38110_0_stat_btb_made_pred},
+      {T_38110_0_stat_btb_made_pred},
+      {T_38110_0_stat_btb_made_pred},
+      {T_38110_0_stat_btb_made_pred},
+      {T_38110_0_stat_btb_made_pred},
+      {T_38110_23_stat_btb_made_pred},
+      {T_38110_22_stat_btb_made_pred},
+      {T_38110_21_stat_btb_made_pred},
+      {T_38110_20_stat_btb_made_pred},
+      {T_38110_19_stat_btb_made_pred},
+      {T_38110_18_stat_btb_made_pred},
+      {T_38110_17_stat_btb_made_pred},
+      {T_38110_16_stat_btb_made_pred},
+      {T_38110_15_stat_btb_made_pred},
+      {T_38110_14_stat_btb_made_pred},
+      {T_38110_13_stat_btb_made_pred},
+      {T_38110_12_stat_btb_made_pred},
+      {T_38110_11_stat_btb_made_pred},
+      {T_38110_10_stat_btb_made_pred},
+      {T_38110_9_stat_btb_made_pred},
+      {T_38110_8_stat_btb_made_pred},
+      {T_38110_7_stat_btb_made_pred},
+      {T_38110_6_stat_btb_made_pred},
+      {T_38110_5_stat_btb_made_pred},
+      {T_38110_4_stat_btb_made_pred},
+      {T_38110_3_stat_btb_made_pred},
+      {T_38110_2_stat_btb_made_pred},
+      {T_38110_1_stat_btb_made_pred},
+      {T_38110_0_stat_btb_made_pred}
+    };	// rob.scala:453:59
   wire              _GEN_243;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_243 = _GEN_242[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0]       _GEN_244 = {{T_38110_0_stat_btb_mispredicted}, {T_38110_0_stat_btb_mispredicted},
-                {T_38110_0_stat_btb_mispredicted}, {T_38110_0_stat_btb_mispredicted},
-                {T_38110_0_stat_btb_mispredicted}, {T_38110_0_stat_btb_mispredicted},
-                {T_38110_0_stat_btb_mispredicted}, {T_38110_0_stat_btb_mispredicted},
-                {T_38110_23_stat_btb_mispredicted}, {T_38110_22_stat_btb_mispredicted},
-                {T_38110_21_stat_btb_mispredicted}, {T_38110_20_stat_btb_mispredicted},
-                {T_38110_19_stat_btb_mispredicted}, {T_38110_18_stat_btb_mispredicted},
-                {T_38110_17_stat_btb_mispredicted}, {T_38110_16_stat_btb_mispredicted},
-                {T_38110_15_stat_btb_mispredicted}, {T_38110_14_stat_btb_mispredicted},
-                {T_38110_13_stat_btb_mispredicted}, {T_38110_12_stat_btb_mispredicted},
-                {T_38110_11_stat_btb_mispredicted}, {T_38110_10_stat_btb_mispredicted},
-                {T_38110_9_stat_btb_mispredicted}, {T_38110_8_stat_btb_mispredicted},
-                {T_38110_7_stat_btb_mispredicted}, {T_38110_6_stat_btb_mispredicted},
-                {T_38110_5_stat_btb_mispredicted}, {T_38110_4_stat_btb_mispredicted},
-                {T_38110_3_stat_btb_mispredicted}, {T_38110_2_stat_btb_mispredicted},
-                {T_38110_1_stat_btb_mispredicted}, {T_38110_0_stat_btb_mispredicted}};	// rob.scala:453:59
+  wire [31:0]       _GEN_244 =
+    {
+      {T_38110_0_stat_btb_mispredicted},
+      {T_38110_0_stat_btb_mispredicted},
+      {T_38110_0_stat_btb_mispredicted},
+      {T_38110_0_stat_btb_mispredicted},
+      {T_38110_0_stat_btb_mispredicted},
+      {T_38110_0_stat_btb_mispredicted},
+      {T_38110_0_stat_btb_mispredicted},
+      {T_38110_0_stat_btb_mispredicted},
+      {T_38110_23_stat_btb_mispredicted},
+      {T_38110_22_stat_btb_mispredicted},
+      {T_38110_21_stat_btb_mispredicted},
+      {T_38110_20_stat_btb_mispredicted},
+      {T_38110_19_stat_btb_mispredicted},
+      {T_38110_18_stat_btb_mispredicted},
+      {T_38110_17_stat_btb_mispredicted},
+      {T_38110_16_stat_btb_mispredicted},
+      {T_38110_15_stat_btb_mispredicted},
+      {T_38110_14_stat_btb_mispredicted},
+      {T_38110_13_stat_btb_mispredicted},
+      {T_38110_12_stat_btb_mispredicted},
+      {T_38110_11_stat_btb_mispredicted},
+      {T_38110_10_stat_btb_mispredicted},
+      {T_38110_9_stat_btb_mispredicted},
+      {T_38110_8_stat_btb_mispredicted},
+      {T_38110_7_stat_btb_mispredicted},
+      {T_38110_6_stat_btb_mispredicted},
+      {T_38110_5_stat_btb_mispredicted},
+      {T_38110_4_stat_btb_mispredicted},
+      {T_38110_3_stat_btb_mispredicted},
+      {T_38110_2_stat_btb_mispredicted},
+      {T_38110_1_stat_btb_mispredicted},
+      {T_38110_0_stat_btb_mispredicted}
+    };	// rob.scala:453:59
   wire              _GEN_245;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_245 = _GEN_244[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0]       _GEN_246 = {{T_38110_0_stat_bpd_made_pred}, {T_38110_0_stat_bpd_made_pred},
-                {T_38110_0_stat_bpd_made_pred}, {T_38110_0_stat_bpd_made_pred},
-                {T_38110_0_stat_bpd_made_pred}, {T_38110_0_stat_bpd_made_pred},
-                {T_38110_0_stat_bpd_made_pred}, {T_38110_0_stat_bpd_made_pred},
-                {T_38110_23_stat_bpd_made_pred}, {T_38110_22_stat_bpd_made_pred},
-                {T_38110_21_stat_bpd_made_pred}, {T_38110_20_stat_bpd_made_pred},
-                {T_38110_19_stat_bpd_made_pred}, {T_38110_18_stat_bpd_made_pred},
-                {T_38110_17_stat_bpd_made_pred}, {T_38110_16_stat_bpd_made_pred},
-                {T_38110_15_stat_bpd_made_pred}, {T_38110_14_stat_bpd_made_pred},
-                {T_38110_13_stat_bpd_made_pred}, {T_38110_12_stat_bpd_made_pred},
-                {T_38110_11_stat_bpd_made_pred}, {T_38110_10_stat_bpd_made_pred},
-                {T_38110_9_stat_bpd_made_pred}, {T_38110_8_stat_bpd_made_pred},
-                {T_38110_7_stat_bpd_made_pred}, {T_38110_6_stat_bpd_made_pred},
-                {T_38110_5_stat_bpd_made_pred}, {T_38110_4_stat_bpd_made_pred},
-                {T_38110_3_stat_bpd_made_pred}, {T_38110_2_stat_bpd_made_pred},
-                {T_38110_1_stat_bpd_made_pred}, {T_38110_0_stat_bpd_made_pred}};	// rob.scala:453:59
+  wire [31:0]       _GEN_246 =
+    {
+      {T_38110_0_stat_bpd_made_pred},
+      {T_38110_0_stat_bpd_made_pred},
+      {T_38110_0_stat_bpd_made_pred},
+      {T_38110_0_stat_bpd_made_pred},
+      {T_38110_0_stat_bpd_made_pred},
+      {T_38110_0_stat_bpd_made_pred},
+      {T_38110_0_stat_bpd_made_pred},
+      {T_38110_0_stat_bpd_made_pred},
+      {T_38110_23_stat_bpd_made_pred},
+      {T_38110_22_stat_bpd_made_pred},
+      {T_38110_21_stat_bpd_made_pred},
+      {T_38110_20_stat_bpd_made_pred},
+      {T_38110_19_stat_bpd_made_pred},
+      {T_38110_18_stat_bpd_made_pred},
+      {T_38110_17_stat_bpd_made_pred},
+      {T_38110_16_stat_bpd_made_pred},
+      {T_38110_15_stat_bpd_made_pred},
+      {T_38110_14_stat_bpd_made_pred},
+      {T_38110_13_stat_bpd_made_pred},
+      {T_38110_12_stat_bpd_made_pred},
+      {T_38110_11_stat_bpd_made_pred},
+      {T_38110_10_stat_bpd_made_pred},
+      {T_38110_9_stat_bpd_made_pred},
+      {T_38110_8_stat_bpd_made_pred},
+      {T_38110_7_stat_bpd_made_pred},
+      {T_38110_6_stat_bpd_made_pred},
+      {T_38110_5_stat_bpd_made_pred},
+      {T_38110_4_stat_bpd_made_pred},
+      {T_38110_3_stat_bpd_made_pred},
+      {T_38110_2_stat_bpd_made_pred},
+      {T_38110_1_stat_bpd_made_pred},
+      {T_38110_0_stat_bpd_made_pred}
+    };	// rob.scala:453:59
   wire              _GEN_247;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_247 = _GEN_246[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0]       _GEN_248 = {{T_38110_0_stat_bpd_mispredicted}, {T_38110_0_stat_bpd_mispredicted},
-                {T_38110_0_stat_bpd_mispredicted}, {T_38110_0_stat_bpd_mispredicted},
-                {T_38110_0_stat_bpd_mispredicted}, {T_38110_0_stat_bpd_mispredicted},
-                {T_38110_0_stat_bpd_mispredicted}, {T_38110_0_stat_bpd_mispredicted},
-                {T_38110_23_stat_bpd_mispredicted}, {T_38110_22_stat_bpd_mispredicted},
-                {T_38110_21_stat_bpd_mispredicted}, {T_38110_20_stat_bpd_mispredicted},
-                {T_38110_19_stat_bpd_mispredicted}, {T_38110_18_stat_bpd_mispredicted},
-                {T_38110_17_stat_bpd_mispredicted}, {T_38110_16_stat_bpd_mispredicted},
-                {T_38110_15_stat_bpd_mispredicted}, {T_38110_14_stat_bpd_mispredicted},
-                {T_38110_13_stat_bpd_mispredicted}, {T_38110_12_stat_bpd_mispredicted},
-                {T_38110_11_stat_bpd_mispredicted}, {T_38110_10_stat_bpd_mispredicted},
-                {T_38110_9_stat_bpd_mispredicted}, {T_38110_8_stat_bpd_mispredicted},
-                {T_38110_7_stat_bpd_mispredicted}, {T_38110_6_stat_bpd_mispredicted},
-                {T_38110_5_stat_bpd_mispredicted}, {T_38110_4_stat_bpd_mispredicted},
-                {T_38110_3_stat_bpd_mispredicted}, {T_38110_2_stat_bpd_mispredicted},
-                {T_38110_1_stat_bpd_mispredicted}, {T_38110_0_stat_bpd_mispredicted}};	// rob.scala:453:59
+  wire [31:0]       _GEN_248 =
+    {
+      {T_38110_0_stat_bpd_mispredicted},
+      {T_38110_0_stat_bpd_mispredicted},
+      {T_38110_0_stat_bpd_mispredicted},
+      {T_38110_0_stat_bpd_mispredicted},
+      {T_38110_0_stat_bpd_mispredicted},
+      {T_38110_0_stat_bpd_mispredicted},
+      {T_38110_0_stat_bpd_mispredicted},
+      {T_38110_0_stat_bpd_mispredicted},
+      {T_38110_23_stat_bpd_mispredicted},
+      {T_38110_22_stat_bpd_mispredicted},
+      {T_38110_21_stat_bpd_mispredicted},
+      {T_38110_20_stat_bpd_mispredicted},
+      {T_38110_19_stat_bpd_mispredicted},
+      {T_38110_18_stat_bpd_mispredicted},
+      {T_38110_17_stat_bpd_mispredicted},
+      {T_38110_16_stat_bpd_mispredicted},
+      {T_38110_15_stat_bpd_mispredicted},
+      {T_38110_14_stat_bpd_mispredicted},
+      {T_38110_13_stat_bpd_mispredicted},
+      {T_38110_12_stat_bpd_mispredicted},
+      {T_38110_11_stat_bpd_mispredicted},
+      {T_38110_10_stat_bpd_mispredicted},
+      {T_38110_9_stat_bpd_mispredicted},
+      {T_38110_8_stat_bpd_mispredicted},
+      {T_38110_7_stat_bpd_mispredicted},
+      {T_38110_6_stat_bpd_mispredicted},
+      {T_38110_5_stat_bpd_mispredicted},
+      {T_38110_4_stat_bpd_mispredicted},
+      {T_38110_3_stat_bpd_mispredicted},
+      {T_38110_2_stat_bpd_mispredicted},
+      {T_38110_1_stat_bpd_mispredicted},
+      {T_38110_0_stat_bpd_mispredicted}
+    };	// rob.scala:453:59
   wire              _GEN_249;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_249 = _GEN_248[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0][2:0]  _GEN_250 = {{T_38110_0_fetch_pc_lob}, {T_38110_0_fetch_pc_lob}, {T_38110_0_fetch_pc_lob},
-                {T_38110_0_fetch_pc_lob}, {T_38110_0_fetch_pc_lob}, {T_38110_0_fetch_pc_lob},
-                {T_38110_0_fetch_pc_lob}, {T_38110_0_fetch_pc_lob}, {T_38110_23_fetch_pc_lob},
-                {T_38110_22_fetch_pc_lob}, {T_38110_21_fetch_pc_lob}, {T_38110_20_fetch_pc_lob},
-                {T_38110_19_fetch_pc_lob}, {T_38110_18_fetch_pc_lob}, {T_38110_17_fetch_pc_lob},
-                {T_38110_16_fetch_pc_lob}, {T_38110_15_fetch_pc_lob}, {T_38110_14_fetch_pc_lob},
-                {T_38110_13_fetch_pc_lob}, {T_38110_12_fetch_pc_lob}, {T_38110_11_fetch_pc_lob},
-                {T_38110_10_fetch_pc_lob}, {T_38110_9_fetch_pc_lob}, {T_38110_8_fetch_pc_lob},
-                {T_38110_7_fetch_pc_lob}, {T_38110_6_fetch_pc_lob}, {T_38110_5_fetch_pc_lob},
-                {T_38110_4_fetch_pc_lob}, {T_38110_3_fetch_pc_lob}, {T_38110_2_fetch_pc_lob},
-                {T_38110_1_fetch_pc_lob}, {T_38110_0_fetch_pc_lob}};	// rob.scala:453:59
+  wire [31:0][2:0]  _GEN_250 =
+    {
+      {T_38110_0_fetch_pc_lob},
+      {T_38110_0_fetch_pc_lob},
+      {T_38110_0_fetch_pc_lob},
+      {T_38110_0_fetch_pc_lob},
+      {T_38110_0_fetch_pc_lob},
+      {T_38110_0_fetch_pc_lob},
+      {T_38110_0_fetch_pc_lob},
+      {T_38110_0_fetch_pc_lob},
+      {T_38110_23_fetch_pc_lob},
+      {T_38110_22_fetch_pc_lob},
+      {T_38110_21_fetch_pc_lob},
+      {T_38110_20_fetch_pc_lob},
+      {T_38110_19_fetch_pc_lob},
+      {T_38110_18_fetch_pc_lob},
+      {T_38110_17_fetch_pc_lob},
+      {T_38110_16_fetch_pc_lob},
+      {T_38110_15_fetch_pc_lob},
+      {T_38110_14_fetch_pc_lob},
+      {T_38110_13_fetch_pc_lob},
+      {T_38110_12_fetch_pc_lob},
+      {T_38110_11_fetch_pc_lob},
+      {T_38110_10_fetch_pc_lob},
+      {T_38110_9_fetch_pc_lob},
+      {T_38110_8_fetch_pc_lob},
+      {T_38110_7_fetch_pc_lob},
+      {T_38110_6_fetch_pc_lob},
+      {T_38110_5_fetch_pc_lob},
+      {T_38110_4_fetch_pc_lob},
+      {T_38110_3_fetch_pc_lob},
+      {T_38110_2_fetch_pc_lob},
+      {T_38110_1_fetch_pc_lob},
+      {T_38110_0_fetch_pc_lob}
+    };	// rob.scala:453:59
   wire [2:0]        _GEN_251;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_251 = _GEN_250[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0][19:0] _GEN_252 = {{T_38110_0_imm_packed}, {T_38110_0_imm_packed}, {T_38110_0_imm_packed},
-                {T_38110_0_imm_packed}, {T_38110_0_imm_packed}, {T_38110_0_imm_packed},
-                {T_38110_0_imm_packed}, {T_38110_0_imm_packed}, {T_38110_23_imm_packed},
-                {T_38110_22_imm_packed}, {T_38110_21_imm_packed}, {T_38110_20_imm_packed},
-                {T_38110_19_imm_packed}, {T_38110_18_imm_packed}, {T_38110_17_imm_packed},
-                {T_38110_16_imm_packed}, {T_38110_15_imm_packed}, {T_38110_14_imm_packed},
-                {T_38110_13_imm_packed}, {T_38110_12_imm_packed}, {T_38110_11_imm_packed},
-                {T_38110_10_imm_packed}, {T_38110_9_imm_packed}, {T_38110_8_imm_packed},
-                {T_38110_7_imm_packed}, {T_38110_6_imm_packed}, {T_38110_5_imm_packed},
-                {T_38110_4_imm_packed}, {T_38110_3_imm_packed}, {T_38110_2_imm_packed},
-                {T_38110_1_imm_packed}, {T_38110_0_imm_packed}};	// rob.scala:453:59
+  wire [31:0][19:0] _GEN_252 =
+    {
+      {T_38110_0_imm_packed},
+      {T_38110_0_imm_packed},
+      {T_38110_0_imm_packed},
+      {T_38110_0_imm_packed},
+      {T_38110_0_imm_packed},
+      {T_38110_0_imm_packed},
+      {T_38110_0_imm_packed},
+      {T_38110_0_imm_packed},
+      {T_38110_23_imm_packed},
+      {T_38110_22_imm_packed},
+      {T_38110_21_imm_packed},
+      {T_38110_20_imm_packed},
+      {T_38110_19_imm_packed},
+      {T_38110_18_imm_packed},
+      {T_38110_17_imm_packed},
+      {T_38110_16_imm_packed},
+      {T_38110_15_imm_packed},
+      {T_38110_14_imm_packed},
+      {T_38110_13_imm_packed},
+      {T_38110_12_imm_packed},
+      {T_38110_11_imm_packed},
+      {T_38110_10_imm_packed},
+      {T_38110_9_imm_packed},
+      {T_38110_8_imm_packed},
+      {T_38110_7_imm_packed},
+      {T_38110_6_imm_packed},
+      {T_38110_5_imm_packed},
+      {T_38110_4_imm_packed},
+      {T_38110_3_imm_packed},
+      {T_38110_2_imm_packed},
+      {T_38110_1_imm_packed},
+      {T_38110_0_imm_packed}
+    };	// rob.scala:453:59
   wire [19:0]       _GEN_253;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_253 = _GEN_252[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0][11:0] _GEN_254 = {{T_38110_0_csr_addr}, {T_38110_0_csr_addr}, {T_38110_0_csr_addr}, {T_38110_0_csr_addr},
-                {T_38110_0_csr_addr}, {T_38110_0_csr_addr}, {T_38110_0_csr_addr}, {T_38110_0_csr_addr},
-                {T_38110_23_csr_addr}, {T_38110_22_csr_addr}, {T_38110_21_csr_addr}, {T_38110_20_csr_addr},
-                {T_38110_19_csr_addr}, {T_38110_18_csr_addr}, {T_38110_17_csr_addr}, {T_38110_16_csr_addr},
-                {T_38110_15_csr_addr}, {T_38110_14_csr_addr}, {T_38110_13_csr_addr}, {T_38110_12_csr_addr},
-                {T_38110_11_csr_addr}, {T_38110_10_csr_addr}, {T_38110_9_csr_addr}, {T_38110_8_csr_addr},
-                {T_38110_7_csr_addr}, {T_38110_6_csr_addr}, {T_38110_5_csr_addr}, {T_38110_4_csr_addr},
-                {T_38110_3_csr_addr}, {T_38110_2_csr_addr}, {T_38110_1_csr_addr}, {T_38110_0_csr_addr}};	// rob.scala:453:59
+  wire [31:0][11:0] _GEN_254 =
+    {
+      {T_38110_0_csr_addr},
+      {T_38110_0_csr_addr},
+      {T_38110_0_csr_addr},
+      {T_38110_0_csr_addr},
+      {T_38110_0_csr_addr},
+      {T_38110_0_csr_addr},
+      {T_38110_0_csr_addr},
+      {T_38110_0_csr_addr},
+      {T_38110_23_csr_addr},
+      {T_38110_22_csr_addr},
+      {T_38110_21_csr_addr},
+      {T_38110_20_csr_addr},
+      {T_38110_19_csr_addr},
+      {T_38110_18_csr_addr},
+      {T_38110_17_csr_addr},
+      {T_38110_16_csr_addr},
+      {T_38110_15_csr_addr},
+      {T_38110_14_csr_addr},
+      {T_38110_13_csr_addr},
+      {T_38110_12_csr_addr},
+      {T_38110_11_csr_addr},
+      {T_38110_10_csr_addr},
+      {T_38110_9_csr_addr},
+      {T_38110_8_csr_addr},
+      {T_38110_7_csr_addr},
+      {T_38110_6_csr_addr},
+      {T_38110_5_csr_addr},
+      {T_38110_4_csr_addr},
+      {T_38110_3_csr_addr},
+      {T_38110_2_csr_addr},
+      {T_38110_1_csr_addr},
+      {T_38110_0_csr_addr}
+    };	// rob.scala:453:59
   wire [11:0]       _GEN_255;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_255 = _GEN_254[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0][5:0]  _GEN_256 = {{T_38110_0_rob_idx}, {T_38110_0_rob_idx}, {T_38110_0_rob_idx}, {T_38110_0_rob_idx},
-                {T_38110_0_rob_idx}, {T_38110_0_rob_idx}, {T_38110_0_rob_idx}, {T_38110_0_rob_idx},
-                {T_38110_23_rob_idx}, {T_38110_22_rob_idx}, {T_38110_21_rob_idx}, {T_38110_20_rob_idx},
-                {T_38110_19_rob_idx}, {T_38110_18_rob_idx}, {T_38110_17_rob_idx}, {T_38110_16_rob_idx},
-                {T_38110_15_rob_idx}, {T_38110_14_rob_idx}, {T_38110_13_rob_idx}, {T_38110_12_rob_idx},
-                {T_38110_11_rob_idx}, {T_38110_10_rob_idx}, {T_38110_9_rob_idx}, {T_38110_8_rob_idx},
-                {T_38110_7_rob_idx}, {T_38110_6_rob_idx}, {T_38110_5_rob_idx}, {T_38110_4_rob_idx},
-                {T_38110_3_rob_idx}, {T_38110_2_rob_idx}, {T_38110_1_rob_idx}, {T_38110_0_rob_idx}};	// rob.scala:453:59
+  wire [31:0][5:0]  _GEN_256 =
+    {
+      {T_38110_0_rob_idx},
+      {T_38110_0_rob_idx},
+      {T_38110_0_rob_idx},
+      {T_38110_0_rob_idx},
+      {T_38110_0_rob_idx},
+      {T_38110_0_rob_idx},
+      {T_38110_0_rob_idx},
+      {T_38110_0_rob_idx},
+      {T_38110_23_rob_idx},
+      {T_38110_22_rob_idx},
+      {T_38110_21_rob_idx},
+      {T_38110_20_rob_idx},
+      {T_38110_19_rob_idx},
+      {T_38110_18_rob_idx},
+      {T_38110_17_rob_idx},
+      {T_38110_16_rob_idx},
+      {T_38110_15_rob_idx},
+      {T_38110_14_rob_idx},
+      {T_38110_13_rob_idx},
+      {T_38110_12_rob_idx},
+      {T_38110_11_rob_idx},
+      {T_38110_10_rob_idx},
+      {T_38110_9_rob_idx},
+      {T_38110_8_rob_idx},
+      {T_38110_7_rob_idx},
+      {T_38110_6_rob_idx},
+      {T_38110_5_rob_idx},
+      {T_38110_4_rob_idx},
+      {T_38110_3_rob_idx},
+      {T_38110_2_rob_idx},
+      {T_38110_1_rob_idx},
+      {T_38110_0_rob_idx}
+    };	// rob.scala:453:59
   wire [5:0]        _GEN_257;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_257 = _GEN_256[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0][3:0]  _GEN_258 = {{T_38110_0_ldq_idx}, {T_38110_0_ldq_idx}, {T_38110_0_ldq_idx}, {T_38110_0_ldq_idx},
-                {T_38110_0_ldq_idx}, {T_38110_0_ldq_idx}, {T_38110_0_ldq_idx}, {T_38110_0_ldq_idx},
-                {T_38110_23_ldq_idx}, {T_38110_22_ldq_idx}, {T_38110_21_ldq_idx}, {T_38110_20_ldq_idx},
-                {T_38110_19_ldq_idx}, {T_38110_18_ldq_idx}, {T_38110_17_ldq_idx}, {T_38110_16_ldq_idx},
-                {T_38110_15_ldq_idx}, {T_38110_14_ldq_idx}, {T_38110_13_ldq_idx}, {T_38110_12_ldq_idx},
-                {T_38110_11_ldq_idx}, {T_38110_10_ldq_idx}, {T_38110_9_ldq_idx}, {T_38110_8_ldq_idx},
-                {T_38110_7_ldq_idx}, {T_38110_6_ldq_idx}, {T_38110_5_ldq_idx}, {T_38110_4_ldq_idx},
-                {T_38110_3_ldq_idx}, {T_38110_2_ldq_idx}, {T_38110_1_ldq_idx}, {T_38110_0_ldq_idx}};	// rob.scala:453:59
+  wire [31:0][3:0]  _GEN_258 =
+    {
+      {T_38110_0_ldq_idx},
+      {T_38110_0_ldq_idx},
+      {T_38110_0_ldq_idx},
+      {T_38110_0_ldq_idx},
+      {T_38110_0_ldq_idx},
+      {T_38110_0_ldq_idx},
+      {T_38110_0_ldq_idx},
+      {T_38110_0_ldq_idx},
+      {T_38110_23_ldq_idx},
+      {T_38110_22_ldq_idx},
+      {T_38110_21_ldq_idx},
+      {T_38110_20_ldq_idx},
+      {T_38110_19_ldq_idx},
+      {T_38110_18_ldq_idx},
+      {T_38110_17_ldq_idx},
+      {T_38110_16_ldq_idx},
+      {T_38110_15_ldq_idx},
+      {T_38110_14_ldq_idx},
+      {T_38110_13_ldq_idx},
+      {T_38110_12_ldq_idx},
+      {T_38110_11_ldq_idx},
+      {T_38110_10_ldq_idx},
+      {T_38110_9_ldq_idx},
+      {T_38110_8_ldq_idx},
+      {T_38110_7_ldq_idx},
+      {T_38110_6_ldq_idx},
+      {T_38110_5_ldq_idx},
+      {T_38110_4_ldq_idx},
+      {T_38110_3_ldq_idx},
+      {T_38110_2_ldq_idx},
+      {T_38110_1_ldq_idx},
+      {T_38110_0_ldq_idx}
+    };	// rob.scala:453:59
   wire [3:0]        _GEN_259;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_259 = _GEN_258[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0][3:0]  _GEN_260 = {{T_38110_0_stq_idx}, {T_38110_0_stq_idx}, {T_38110_0_stq_idx}, {T_38110_0_stq_idx},
-                {T_38110_0_stq_idx}, {T_38110_0_stq_idx}, {T_38110_0_stq_idx}, {T_38110_0_stq_idx},
-                {T_38110_23_stq_idx}, {T_38110_22_stq_idx}, {T_38110_21_stq_idx}, {T_38110_20_stq_idx},
-                {T_38110_19_stq_idx}, {T_38110_18_stq_idx}, {T_38110_17_stq_idx}, {T_38110_16_stq_idx},
-                {T_38110_15_stq_idx}, {T_38110_14_stq_idx}, {T_38110_13_stq_idx}, {T_38110_12_stq_idx},
-                {T_38110_11_stq_idx}, {T_38110_10_stq_idx}, {T_38110_9_stq_idx}, {T_38110_8_stq_idx},
-                {T_38110_7_stq_idx}, {T_38110_6_stq_idx}, {T_38110_5_stq_idx}, {T_38110_4_stq_idx},
-                {T_38110_3_stq_idx}, {T_38110_2_stq_idx}, {T_38110_1_stq_idx}, {T_38110_0_stq_idx}};	// rob.scala:453:59
+  wire [31:0][3:0]  _GEN_260 =
+    {
+      {T_38110_0_stq_idx},
+      {T_38110_0_stq_idx},
+      {T_38110_0_stq_idx},
+      {T_38110_0_stq_idx},
+      {T_38110_0_stq_idx},
+      {T_38110_0_stq_idx},
+      {T_38110_0_stq_idx},
+      {T_38110_0_stq_idx},
+      {T_38110_23_stq_idx},
+      {T_38110_22_stq_idx},
+      {T_38110_21_stq_idx},
+      {T_38110_20_stq_idx},
+      {T_38110_19_stq_idx},
+      {T_38110_18_stq_idx},
+      {T_38110_17_stq_idx},
+      {T_38110_16_stq_idx},
+      {T_38110_15_stq_idx},
+      {T_38110_14_stq_idx},
+      {T_38110_13_stq_idx},
+      {T_38110_12_stq_idx},
+      {T_38110_11_stq_idx},
+      {T_38110_10_stq_idx},
+      {T_38110_9_stq_idx},
+      {T_38110_8_stq_idx},
+      {T_38110_7_stq_idx},
+      {T_38110_6_stq_idx},
+      {T_38110_5_stq_idx},
+      {T_38110_4_stq_idx},
+      {T_38110_3_stq_idx},
+      {T_38110_2_stq_idx},
+      {T_38110_1_stq_idx},
+      {T_38110_0_stq_idx}
+    };	// rob.scala:453:59
   wire [3:0]        _GEN_261;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_261 = _GEN_260[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0][4:0]  _GEN_262 = {{T_38110_0_brob_idx}, {T_38110_0_brob_idx}, {T_38110_0_brob_idx}, {T_38110_0_brob_idx},
-                {T_38110_0_brob_idx}, {T_38110_0_brob_idx}, {T_38110_0_brob_idx}, {T_38110_0_brob_idx},
-                {T_38110_23_brob_idx}, {T_38110_22_brob_idx}, {T_38110_21_brob_idx}, {T_38110_20_brob_idx},
-                {T_38110_19_brob_idx}, {T_38110_18_brob_idx}, {T_38110_17_brob_idx}, {T_38110_16_brob_idx},
-                {T_38110_15_brob_idx}, {T_38110_14_brob_idx}, {T_38110_13_brob_idx}, {T_38110_12_brob_idx},
-                {T_38110_11_brob_idx}, {T_38110_10_brob_idx}, {T_38110_9_brob_idx}, {T_38110_8_brob_idx},
-                {T_38110_7_brob_idx}, {T_38110_6_brob_idx}, {T_38110_5_brob_idx}, {T_38110_4_brob_idx},
-                {T_38110_3_brob_idx}, {T_38110_2_brob_idx}, {T_38110_1_brob_idx}, {T_38110_0_brob_idx}};	// rob.scala:453:59
+  wire [31:0][4:0]  _GEN_262 =
+    {
+      {T_38110_0_brob_idx},
+      {T_38110_0_brob_idx},
+      {T_38110_0_brob_idx},
+      {T_38110_0_brob_idx},
+      {T_38110_0_brob_idx},
+      {T_38110_0_brob_idx},
+      {T_38110_0_brob_idx},
+      {T_38110_0_brob_idx},
+      {T_38110_23_brob_idx},
+      {T_38110_22_brob_idx},
+      {T_38110_21_brob_idx},
+      {T_38110_20_brob_idx},
+      {T_38110_19_brob_idx},
+      {T_38110_18_brob_idx},
+      {T_38110_17_brob_idx},
+      {T_38110_16_brob_idx},
+      {T_38110_15_brob_idx},
+      {T_38110_14_brob_idx},
+      {T_38110_13_brob_idx},
+      {T_38110_12_brob_idx},
+      {T_38110_11_brob_idx},
+      {T_38110_10_brob_idx},
+      {T_38110_9_brob_idx},
+      {T_38110_8_brob_idx},
+      {T_38110_7_brob_idx},
+      {T_38110_6_brob_idx},
+      {T_38110_5_brob_idx},
+      {T_38110_4_brob_idx},
+      {T_38110_3_brob_idx},
+      {T_38110_2_brob_idx},
+      {T_38110_1_brob_idx},
+      {T_38110_0_brob_idx}
+    };	// rob.scala:453:59
   wire [4:0]        _GEN_263;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_263 = _GEN_262[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0][6:0]  _GEN_264 = {{T_38110_0_pdst}, {T_38110_0_pdst}, {T_38110_0_pdst}, {T_38110_0_pdst}, {T_38110_0_pdst},
-                {T_38110_0_pdst}, {T_38110_0_pdst}, {T_38110_0_pdst}, {T_38110_23_pdst}, {T_38110_22_pdst},
-                {T_38110_21_pdst}, {T_38110_20_pdst}, {T_38110_19_pdst}, {T_38110_18_pdst},
-                {T_38110_17_pdst}, {T_38110_16_pdst}, {T_38110_15_pdst}, {T_38110_14_pdst},
-                {T_38110_13_pdst}, {T_38110_12_pdst}, {T_38110_11_pdst}, {T_38110_10_pdst},
-                {T_38110_9_pdst}, {T_38110_8_pdst}, {T_38110_7_pdst}, {T_38110_6_pdst}, {T_38110_5_pdst},
-                {T_38110_4_pdst}, {T_38110_3_pdst}, {T_38110_2_pdst}, {T_38110_1_pdst}, {T_38110_0_pdst}};	// rob.scala:453:59
+  wire [31:0][6:0]  _GEN_264 =
+    {
+      {T_38110_0_pdst},
+      {T_38110_0_pdst},
+      {T_38110_0_pdst},
+      {T_38110_0_pdst},
+      {T_38110_0_pdst},
+      {T_38110_0_pdst},
+      {T_38110_0_pdst},
+      {T_38110_0_pdst},
+      {T_38110_23_pdst},
+      {T_38110_22_pdst},
+      {T_38110_21_pdst},
+      {T_38110_20_pdst},
+      {T_38110_19_pdst},
+      {T_38110_18_pdst},
+      {T_38110_17_pdst},
+      {T_38110_16_pdst},
+      {T_38110_15_pdst},
+      {T_38110_14_pdst},
+      {T_38110_13_pdst},
+      {T_38110_12_pdst},
+      {T_38110_11_pdst},
+      {T_38110_10_pdst},
+      {T_38110_9_pdst},
+      {T_38110_8_pdst},
+      {T_38110_7_pdst},
+      {T_38110_6_pdst},
+      {T_38110_5_pdst},
+      {T_38110_4_pdst},
+      {T_38110_3_pdst},
+      {T_38110_2_pdst},
+      {T_38110_1_pdst},
+      {T_38110_0_pdst}
+    };	// rob.scala:453:59
   wire [6:0]        _GEN_265;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_265 = _GEN_264[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0][6:0]  _GEN_266 = {{T_38110_0_pop1}, {T_38110_0_pop1}, {T_38110_0_pop1}, {T_38110_0_pop1}, {T_38110_0_pop1},
-                {T_38110_0_pop1}, {T_38110_0_pop1}, {T_38110_0_pop1}, {T_38110_23_pop1}, {T_38110_22_pop1},
-                {T_38110_21_pop1}, {T_38110_20_pop1}, {T_38110_19_pop1}, {T_38110_18_pop1},
-                {T_38110_17_pop1}, {T_38110_16_pop1}, {T_38110_15_pop1}, {T_38110_14_pop1},
-                {T_38110_13_pop1}, {T_38110_12_pop1}, {T_38110_11_pop1}, {T_38110_10_pop1},
-                {T_38110_9_pop1}, {T_38110_8_pop1}, {T_38110_7_pop1}, {T_38110_6_pop1}, {T_38110_5_pop1},
-                {T_38110_4_pop1}, {T_38110_3_pop1}, {T_38110_2_pop1}, {T_38110_1_pop1}, {T_38110_0_pop1}};	// rob.scala:453:59
+  wire [31:0][6:0]  _GEN_266 =
+    {
+      {T_38110_0_pop1},
+      {T_38110_0_pop1},
+      {T_38110_0_pop1},
+      {T_38110_0_pop1},
+      {T_38110_0_pop1},
+      {T_38110_0_pop1},
+      {T_38110_0_pop1},
+      {T_38110_0_pop1},
+      {T_38110_23_pop1},
+      {T_38110_22_pop1},
+      {T_38110_21_pop1},
+      {T_38110_20_pop1},
+      {T_38110_19_pop1},
+      {T_38110_18_pop1},
+      {T_38110_17_pop1},
+      {T_38110_16_pop1},
+      {T_38110_15_pop1},
+      {T_38110_14_pop1},
+      {T_38110_13_pop1},
+      {T_38110_12_pop1},
+      {T_38110_11_pop1},
+      {T_38110_10_pop1},
+      {T_38110_9_pop1},
+      {T_38110_8_pop1},
+      {T_38110_7_pop1},
+      {T_38110_6_pop1},
+      {T_38110_5_pop1},
+      {T_38110_4_pop1},
+      {T_38110_3_pop1},
+      {T_38110_2_pop1},
+      {T_38110_1_pop1},
+      {T_38110_0_pop1}
+    };	// rob.scala:453:59
   wire [6:0]        _GEN_267;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_267 = _GEN_266[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0][6:0]  _GEN_268 = {{T_38110_0_pop2}, {T_38110_0_pop2}, {T_38110_0_pop2}, {T_38110_0_pop2}, {T_38110_0_pop2},
-                {T_38110_0_pop2}, {T_38110_0_pop2}, {T_38110_0_pop2}, {T_38110_23_pop2}, {T_38110_22_pop2},
-                {T_38110_21_pop2}, {T_38110_20_pop2}, {T_38110_19_pop2}, {T_38110_18_pop2},
-                {T_38110_17_pop2}, {T_38110_16_pop2}, {T_38110_15_pop2}, {T_38110_14_pop2},
-                {T_38110_13_pop2}, {T_38110_12_pop2}, {T_38110_11_pop2}, {T_38110_10_pop2},
-                {T_38110_9_pop2}, {T_38110_8_pop2}, {T_38110_7_pop2}, {T_38110_6_pop2}, {T_38110_5_pop2},
-                {T_38110_4_pop2}, {T_38110_3_pop2}, {T_38110_2_pop2}, {T_38110_1_pop2}, {T_38110_0_pop2}};	// rob.scala:453:59
+  wire [31:0][6:0]  _GEN_268 =
+    {
+      {T_38110_0_pop2},
+      {T_38110_0_pop2},
+      {T_38110_0_pop2},
+      {T_38110_0_pop2},
+      {T_38110_0_pop2},
+      {T_38110_0_pop2},
+      {T_38110_0_pop2},
+      {T_38110_0_pop2},
+      {T_38110_23_pop2},
+      {T_38110_22_pop2},
+      {T_38110_21_pop2},
+      {T_38110_20_pop2},
+      {T_38110_19_pop2},
+      {T_38110_18_pop2},
+      {T_38110_17_pop2},
+      {T_38110_16_pop2},
+      {T_38110_15_pop2},
+      {T_38110_14_pop2},
+      {T_38110_13_pop2},
+      {T_38110_12_pop2},
+      {T_38110_11_pop2},
+      {T_38110_10_pop2},
+      {T_38110_9_pop2},
+      {T_38110_8_pop2},
+      {T_38110_7_pop2},
+      {T_38110_6_pop2},
+      {T_38110_5_pop2},
+      {T_38110_4_pop2},
+      {T_38110_3_pop2},
+      {T_38110_2_pop2},
+      {T_38110_1_pop2},
+      {T_38110_0_pop2}
+    };	// rob.scala:453:59
   wire [6:0]        _GEN_269;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_269 = _GEN_268[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0][6:0]  _GEN_270 = {{T_38110_0_pop3}, {T_38110_0_pop3}, {T_38110_0_pop3}, {T_38110_0_pop3}, {T_38110_0_pop3},
-                {T_38110_0_pop3}, {T_38110_0_pop3}, {T_38110_0_pop3}, {T_38110_23_pop3}, {T_38110_22_pop3},
-                {T_38110_21_pop3}, {T_38110_20_pop3}, {T_38110_19_pop3}, {T_38110_18_pop3},
-                {T_38110_17_pop3}, {T_38110_16_pop3}, {T_38110_15_pop3}, {T_38110_14_pop3},
-                {T_38110_13_pop3}, {T_38110_12_pop3}, {T_38110_11_pop3}, {T_38110_10_pop3},
-                {T_38110_9_pop3}, {T_38110_8_pop3}, {T_38110_7_pop3}, {T_38110_6_pop3}, {T_38110_5_pop3},
-                {T_38110_4_pop3}, {T_38110_3_pop3}, {T_38110_2_pop3}, {T_38110_1_pop3}, {T_38110_0_pop3}};	// rob.scala:453:59
+  wire [31:0][6:0]  _GEN_270 =
+    {
+      {T_38110_0_pop3},
+      {T_38110_0_pop3},
+      {T_38110_0_pop3},
+      {T_38110_0_pop3},
+      {T_38110_0_pop3},
+      {T_38110_0_pop3},
+      {T_38110_0_pop3},
+      {T_38110_0_pop3},
+      {T_38110_23_pop3},
+      {T_38110_22_pop3},
+      {T_38110_21_pop3},
+      {T_38110_20_pop3},
+      {T_38110_19_pop3},
+      {T_38110_18_pop3},
+      {T_38110_17_pop3},
+      {T_38110_16_pop3},
+      {T_38110_15_pop3},
+      {T_38110_14_pop3},
+      {T_38110_13_pop3},
+      {T_38110_12_pop3},
+      {T_38110_11_pop3},
+      {T_38110_10_pop3},
+      {T_38110_9_pop3},
+      {T_38110_8_pop3},
+      {T_38110_7_pop3},
+      {T_38110_6_pop3},
+      {T_38110_5_pop3},
+      {T_38110_4_pop3},
+      {T_38110_3_pop3},
+      {T_38110_2_pop3},
+      {T_38110_1_pop3},
+      {T_38110_0_pop3}
+    };	// rob.scala:453:59
   wire [6:0]        _GEN_271;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_271 = _GEN_270[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0]       _GEN_272 = {{T_38110_0_prs1_busy}, {T_38110_0_prs1_busy}, {T_38110_0_prs1_busy},
-                {T_38110_0_prs1_busy}, {T_38110_0_prs1_busy}, {T_38110_0_prs1_busy}, {T_38110_0_prs1_busy},
-                {T_38110_0_prs1_busy}, {T_38110_23_prs1_busy}, {T_38110_22_prs1_busy},
-                {T_38110_21_prs1_busy}, {T_38110_20_prs1_busy}, {T_38110_19_prs1_busy},
-                {T_38110_18_prs1_busy}, {T_38110_17_prs1_busy}, {T_38110_16_prs1_busy},
-                {T_38110_15_prs1_busy}, {T_38110_14_prs1_busy}, {T_38110_13_prs1_busy},
-                {T_38110_12_prs1_busy}, {T_38110_11_prs1_busy}, {T_38110_10_prs1_busy},
-                {T_38110_9_prs1_busy}, {T_38110_8_prs1_busy}, {T_38110_7_prs1_busy}, {T_38110_6_prs1_busy},
-                {T_38110_5_prs1_busy}, {T_38110_4_prs1_busy}, {T_38110_3_prs1_busy}, {T_38110_2_prs1_busy},
-                {T_38110_1_prs1_busy}, {T_38110_0_prs1_busy}};	// rob.scala:453:59
+  wire [31:0]       _GEN_272 =
+    {
+      {T_38110_0_prs1_busy},
+      {T_38110_0_prs1_busy},
+      {T_38110_0_prs1_busy},
+      {T_38110_0_prs1_busy},
+      {T_38110_0_prs1_busy},
+      {T_38110_0_prs1_busy},
+      {T_38110_0_prs1_busy},
+      {T_38110_0_prs1_busy},
+      {T_38110_23_prs1_busy},
+      {T_38110_22_prs1_busy},
+      {T_38110_21_prs1_busy},
+      {T_38110_20_prs1_busy},
+      {T_38110_19_prs1_busy},
+      {T_38110_18_prs1_busy},
+      {T_38110_17_prs1_busy},
+      {T_38110_16_prs1_busy},
+      {T_38110_15_prs1_busy},
+      {T_38110_14_prs1_busy},
+      {T_38110_13_prs1_busy},
+      {T_38110_12_prs1_busy},
+      {T_38110_11_prs1_busy},
+      {T_38110_10_prs1_busy},
+      {T_38110_9_prs1_busy},
+      {T_38110_8_prs1_busy},
+      {T_38110_7_prs1_busy},
+      {T_38110_6_prs1_busy},
+      {T_38110_5_prs1_busy},
+      {T_38110_4_prs1_busy},
+      {T_38110_3_prs1_busy},
+      {T_38110_2_prs1_busy},
+      {T_38110_1_prs1_busy},
+      {T_38110_0_prs1_busy}
+    };	// rob.scala:453:59
   wire              _GEN_273;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_273 = _GEN_272[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0]       _GEN_274 = {{T_38110_0_prs2_busy}, {T_38110_0_prs2_busy}, {T_38110_0_prs2_busy},
-                {T_38110_0_prs2_busy}, {T_38110_0_prs2_busy}, {T_38110_0_prs2_busy}, {T_38110_0_prs2_busy},
-                {T_38110_0_prs2_busy}, {T_38110_23_prs2_busy}, {T_38110_22_prs2_busy},
-                {T_38110_21_prs2_busy}, {T_38110_20_prs2_busy}, {T_38110_19_prs2_busy},
-                {T_38110_18_prs2_busy}, {T_38110_17_prs2_busy}, {T_38110_16_prs2_busy},
-                {T_38110_15_prs2_busy}, {T_38110_14_prs2_busy}, {T_38110_13_prs2_busy},
-                {T_38110_12_prs2_busy}, {T_38110_11_prs2_busy}, {T_38110_10_prs2_busy},
-                {T_38110_9_prs2_busy}, {T_38110_8_prs2_busy}, {T_38110_7_prs2_busy}, {T_38110_6_prs2_busy},
-                {T_38110_5_prs2_busy}, {T_38110_4_prs2_busy}, {T_38110_3_prs2_busy}, {T_38110_2_prs2_busy},
-                {T_38110_1_prs2_busy}, {T_38110_0_prs2_busy}};	// rob.scala:453:59
+  wire [31:0]       _GEN_274 =
+    {
+      {T_38110_0_prs2_busy},
+      {T_38110_0_prs2_busy},
+      {T_38110_0_prs2_busy},
+      {T_38110_0_prs2_busy},
+      {T_38110_0_prs2_busy},
+      {T_38110_0_prs2_busy},
+      {T_38110_0_prs2_busy},
+      {T_38110_0_prs2_busy},
+      {T_38110_23_prs2_busy},
+      {T_38110_22_prs2_busy},
+      {T_38110_21_prs2_busy},
+      {T_38110_20_prs2_busy},
+      {T_38110_19_prs2_busy},
+      {T_38110_18_prs2_busy},
+      {T_38110_17_prs2_busy},
+      {T_38110_16_prs2_busy},
+      {T_38110_15_prs2_busy},
+      {T_38110_14_prs2_busy},
+      {T_38110_13_prs2_busy},
+      {T_38110_12_prs2_busy},
+      {T_38110_11_prs2_busy},
+      {T_38110_10_prs2_busy},
+      {T_38110_9_prs2_busy},
+      {T_38110_8_prs2_busy},
+      {T_38110_7_prs2_busy},
+      {T_38110_6_prs2_busy},
+      {T_38110_5_prs2_busy},
+      {T_38110_4_prs2_busy},
+      {T_38110_3_prs2_busy},
+      {T_38110_2_prs2_busy},
+      {T_38110_1_prs2_busy},
+      {T_38110_0_prs2_busy}
+    };	// rob.scala:453:59
   wire              _GEN_275;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_275 = _GEN_274[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0]       _GEN_276 = {{T_38110_0_prs3_busy}, {T_38110_0_prs3_busy}, {T_38110_0_prs3_busy},
-                {T_38110_0_prs3_busy}, {T_38110_0_prs3_busy}, {T_38110_0_prs3_busy}, {T_38110_0_prs3_busy},
-                {T_38110_0_prs3_busy}, {T_38110_23_prs3_busy}, {T_38110_22_prs3_busy},
-                {T_38110_21_prs3_busy}, {T_38110_20_prs3_busy}, {T_38110_19_prs3_busy},
-                {T_38110_18_prs3_busy}, {T_38110_17_prs3_busy}, {T_38110_16_prs3_busy},
-                {T_38110_15_prs3_busy}, {T_38110_14_prs3_busy}, {T_38110_13_prs3_busy},
-                {T_38110_12_prs3_busy}, {T_38110_11_prs3_busy}, {T_38110_10_prs3_busy},
-                {T_38110_9_prs3_busy}, {T_38110_8_prs3_busy}, {T_38110_7_prs3_busy}, {T_38110_6_prs3_busy},
-                {T_38110_5_prs3_busy}, {T_38110_4_prs3_busy}, {T_38110_3_prs3_busy}, {T_38110_2_prs3_busy},
-                {T_38110_1_prs3_busy}, {T_38110_0_prs3_busy}};	// rob.scala:453:59
+  wire [31:0]       _GEN_276 =
+    {
+      {T_38110_0_prs3_busy},
+      {T_38110_0_prs3_busy},
+      {T_38110_0_prs3_busy},
+      {T_38110_0_prs3_busy},
+      {T_38110_0_prs3_busy},
+      {T_38110_0_prs3_busy},
+      {T_38110_0_prs3_busy},
+      {T_38110_0_prs3_busy},
+      {T_38110_23_prs3_busy},
+      {T_38110_22_prs3_busy},
+      {T_38110_21_prs3_busy},
+      {T_38110_20_prs3_busy},
+      {T_38110_19_prs3_busy},
+      {T_38110_18_prs3_busy},
+      {T_38110_17_prs3_busy},
+      {T_38110_16_prs3_busy},
+      {T_38110_15_prs3_busy},
+      {T_38110_14_prs3_busy},
+      {T_38110_13_prs3_busy},
+      {T_38110_12_prs3_busy},
+      {T_38110_11_prs3_busy},
+      {T_38110_10_prs3_busy},
+      {T_38110_9_prs3_busy},
+      {T_38110_8_prs3_busy},
+      {T_38110_7_prs3_busy},
+      {T_38110_6_prs3_busy},
+      {T_38110_5_prs3_busy},
+      {T_38110_4_prs3_busy},
+      {T_38110_3_prs3_busy},
+      {T_38110_2_prs3_busy},
+      {T_38110_1_prs3_busy},
+      {T_38110_0_prs3_busy}
+    };	// rob.scala:453:59
   wire              _GEN_277;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_277 = _GEN_276[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0][6:0]  _GEN_278 = {{T_38110_0_stale_pdst}, {T_38110_0_stale_pdst}, {T_38110_0_stale_pdst},
-                {T_38110_0_stale_pdst}, {T_38110_0_stale_pdst}, {T_38110_0_stale_pdst},
-                {T_38110_0_stale_pdst}, {T_38110_0_stale_pdst}, {T_38110_23_stale_pdst},
-                {T_38110_22_stale_pdst}, {T_38110_21_stale_pdst}, {T_38110_20_stale_pdst},
-                {T_38110_19_stale_pdst}, {T_38110_18_stale_pdst}, {T_38110_17_stale_pdst},
-                {T_38110_16_stale_pdst}, {T_38110_15_stale_pdst}, {T_38110_14_stale_pdst},
-                {T_38110_13_stale_pdst}, {T_38110_12_stale_pdst}, {T_38110_11_stale_pdst},
-                {T_38110_10_stale_pdst}, {T_38110_9_stale_pdst}, {T_38110_8_stale_pdst},
-                {T_38110_7_stale_pdst}, {T_38110_6_stale_pdst}, {T_38110_5_stale_pdst},
-                {T_38110_4_stale_pdst}, {T_38110_3_stale_pdst}, {T_38110_2_stale_pdst},
-                {T_38110_1_stale_pdst}, {T_38110_0_stale_pdst}};	// rob.scala:453:59
+  wire [31:0][6:0]  _GEN_278 =
+    {
+      {T_38110_0_stale_pdst},
+      {T_38110_0_stale_pdst},
+      {T_38110_0_stale_pdst},
+      {T_38110_0_stale_pdst},
+      {T_38110_0_stale_pdst},
+      {T_38110_0_stale_pdst},
+      {T_38110_0_stale_pdst},
+      {T_38110_0_stale_pdst},
+      {T_38110_23_stale_pdst},
+      {T_38110_22_stale_pdst},
+      {T_38110_21_stale_pdst},
+      {T_38110_20_stale_pdst},
+      {T_38110_19_stale_pdst},
+      {T_38110_18_stale_pdst},
+      {T_38110_17_stale_pdst},
+      {T_38110_16_stale_pdst},
+      {T_38110_15_stale_pdst},
+      {T_38110_14_stale_pdst},
+      {T_38110_13_stale_pdst},
+      {T_38110_12_stale_pdst},
+      {T_38110_11_stale_pdst},
+      {T_38110_10_stale_pdst},
+      {T_38110_9_stale_pdst},
+      {T_38110_8_stale_pdst},
+      {T_38110_7_stale_pdst},
+      {T_38110_6_stale_pdst},
+      {T_38110_5_stale_pdst},
+      {T_38110_4_stale_pdst},
+      {T_38110_3_stale_pdst},
+      {T_38110_2_stale_pdst},
+      {T_38110_1_stale_pdst},
+      {T_38110_0_stale_pdst}
+    };	// rob.scala:453:59
   wire [6:0]        _GEN_279;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_279 = _GEN_278[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0]       _GEN_280 = {{T_38110_0_exception}, {T_38110_0_exception}, {T_38110_0_exception},
-                {T_38110_0_exception}, {T_38110_0_exception}, {T_38110_0_exception}, {T_38110_0_exception},
-                {T_38110_0_exception}, {T_38110_23_exception}, {T_38110_22_exception},
-                {T_38110_21_exception}, {T_38110_20_exception}, {T_38110_19_exception},
-                {T_38110_18_exception}, {T_38110_17_exception}, {T_38110_16_exception},
-                {T_38110_15_exception}, {T_38110_14_exception}, {T_38110_13_exception},
-                {T_38110_12_exception}, {T_38110_11_exception}, {T_38110_10_exception},
-                {T_38110_9_exception}, {T_38110_8_exception}, {T_38110_7_exception}, {T_38110_6_exception},
-                {T_38110_5_exception}, {T_38110_4_exception}, {T_38110_3_exception}, {T_38110_2_exception},
-                {T_38110_1_exception}, {T_38110_0_exception}};	// rob.scala:453:59
+  wire [31:0]       _GEN_280 =
+    {
+      {T_38110_0_exception},
+      {T_38110_0_exception},
+      {T_38110_0_exception},
+      {T_38110_0_exception},
+      {T_38110_0_exception},
+      {T_38110_0_exception},
+      {T_38110_0_exception},
+      {T_38110_0_exception},
+      {T_38110_23_exception},
+      {T_38110_22_exception},
+      {T_38110_21_exception},
+      {T_38110_20_exception},
+      {T_38110_19_exception},
+      {T_38110_18_exception},
+      {T_38110_17_exception},
+      {T_38110_16_exception},
+      {T_38110_15_exception},
+      {T_38110_14_exception},
+      {T_38110_13_exception},
+      {T_38110_12_exception},
+      {T_38110_11_exception},
+      {T_38110_10_exception},
+      {T_38110_9_exception},
+      {T_38110_8_exception},
+      {T_38110_7_exception},
+      {T_38110_6_exception},
+      {T_38110_5_exception},
+      {T_38110_4_exception},
+      {T_38110_3_exception},
+      {T_38110_2_exception},
+      {T_38110_1_exception},
+      {T_38110_0_exception}
+    };	// rob.scala:453:59
   wire              _GEN_281;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_281 = _GEN_280[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0][63:0] _GEN_282 = {{T_38110_0_exc_cause}, {T_38110_0_exc_cause}, {T_38110_0_exc_cause},
-                {T_38110_0_exc_cause}, {T_38110_0_exc_cause}, {T_38110_0_exc_cause}, {T_38110_0_exc_cause},
-                {T_38110_0_exc_cause}, {T_38110_23_exc_cause}, {T_38110_22_exc_cause},
-                {T_38110_21_exc_cause}, {T_38110_20_exc_cause}, {T_38110_19_exc_cause},
-                {T_38110_18_exc_cause}, {T_38110_17_exc_cause}, {T_38110_16_exc_cause},
-                {T_38110_15_exc_cause}, {T_38110_14_exc_cause}, {T_38110_13_exc_cause},
-                {T_38110_12_exc_cause}, {T_38110_11_exc_cause}, {T_38110_10_exc_cause},
-                {T_38110_9_exc_cause}, {T_38110_8_exc_cause}, {T_38110_7_exc_cause}, {T_38110_6_exc_cause},
-                {T_38110_5_exc_cause}, {T_38110_4_exc_cause}, {T_38110_3_exc_cause}, {T_38110_2_exc_cause},
-                {T_38110_1_exc_cause}, {T_38110_0_exc_cause}};	// rob.scala:453:59
+  wire [31:0][63:0] _GEN_282 =
+    {
+      {T_38110_0_exc_cause},
+      {T_38110_0_exc_cause},
+      {T_38110_0_exc_cause},
+      {T_38110_0_exc_cause},
+      {T_38110_0_exc_cause},
+      {T_38110_0_exc_cause},
+      {T_38110_0_exc_cause},
+      {T_38110_0_exc_cause},
+      {T_38110_23_exc_cause},
+      {T_38110_22_exc_cause},
+      {T_38110_21_exc_cause},
+      {T_38110_20_exc_cause},
+      {T_38110_19_exc_cause},
+      {T_38110_18_exc_cause},
+      {T_38110_17_exc_cause},
+      {T_38110_16_exc_cause},
+      {T_38110_15_exc_cause},
+      {T_38110_14_exc_cause},
+      {T_38110_13_exc_cause},
+      {T_38110_12_exc_cause},
+      {T_38110_11_exc_cause},
+      {T_38110_10_exc_cause},
+      {T_38110_9_exc_cause},
+      {T_38110_8_exc_cause},
+      {T_38110_7_exc_cause},
+      {T_38110_6_exc_cause},
+      {T_38110_5_exc_cause},
+      {T_38110_4_exc_cause},
+      {T_38110_3_exc_cause},
+      {T_38110_2_exc_cause},
+      {T_38110_1_exc_cause},
+      {T_38110_0_exc_cause}
+    };	// rob.scala:453:59
   wire [63:0]       _GEN_283;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_283 = _GEN_282[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0]       _GEN_284 = {{T_38110_0_bypassable}, {T_38110_0_bypassable}, {T_38110_0_bypassable},
-                {T_38110_0_bypassable}, {T_38110_0_bypassable}, {T_38110_0_bypassable},
-                {T_38110_0_bypassable}, {T_38110_0_bypassable}, {T_38110_23_bypassable},
-                {T_38110_22_bypassable}, {T_38110_21_bypassable}, {T_38110_20_bypassable},
-                {T_38110_19_bypassable}, {T_38110_18_bypassable}, {T_38110_17_bypassable},
-                {T_38110_16_bypassable}, {T_38110_15_bypassable}, {T_38110_14_bypassable},
-                {T_38110_13_bypassable}, {T_38110_12_bypassable}, {T_38110_11_bypassable},
-                {T_38110_10_bypassable}, {T_38110_9_bypassable}, {T_38110_8_bypassable},
-                {T_38110_7_bypassable}, {T_38110_6_bypassable}, {T_38110_5_bypassable},
-                {T_38110_4_bypassable}, {T_38110_3_bypassable}, {T_38110_2_bypassable},
-                {T_38110_1_bypassable}, {T_38110_0_bypassable}};	// rob.scala:453:59
+  wire [31:0]       _GEN_284 =
+    {
+      {T_38110_0_bypassable},
+      {T_38110_0_bypassable},
+      {T_38110_0_bypassable},
+      {T_38110_0_bypassable},
+      {T_38110_0_bypassable},
+      {T_38110_0_bypassable},
+      {T_38110_0_bypassable},
+      {T_38110_0_bypassable},
+      {T_38110_23_bypassable},
+      {T_38110_22_bypassable},
+      {T_38110_21_bypassable},
+      {T_38110_20_bypassable},
+      {T_38110_19_bypassable},
+      {T_38110_18_bypassable},
+      {T_38110_17_bypassable},
+      {T_38110_16_bypassable},
+      {T_38110_15_bypassable},
+      {T_38110_14_bypassable},
+      {T_38110_13_bypassable},
+      {T_38110_12_bypassable},
+      {T_38110_11_bypassable},
+      {T_38110_10_bypassable},
+      {T_38110_9_bypassable},
+      {T_38110_8_bypassable},
+      {T_38110_7_bypassable},
+      {T_38110_6_bypassable},
+      {T_38110_5_bypassable},
+      {T_38110_4_bypassable},
+      {T_38110_3_bypassable},
+      {T_38110_2_bypassable},
+      {T_38110_1_bypassable},
+      {T_38110_0_bypassable}
+    };	// rob.scala:453:59
   wire              _GEN_285;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_285 = _GEN_284[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0][3:0]  _GEN_286 = {{T_38110_0_mem_cmd}, {T_38110_0_mem_cmd}, {T_38110_0_mem_cmd}, {T_38110_0_mem_cmd},
-                {T_38110_0_mem_cmd}, {T_38110_0_mem_cmd}, {T_38110_0_mem_cmd}, {T_38110_0_mem_cmd},
-                {T_38110_23_mem_cmd}, {T_38110_22_mem_cmd}, {T_38110_21_mem_cmd}, {T_38110_20_mem_cmd},
-                {T_38110_19_mem_cmd}, {T_38110_18_mem_cmd}, {T_38110_17_mem_cmd}, {T_38110_16_mem_cmd},
-                {T_38110_15_mem_cmd}, {T_38110_14_mem_cmd}, {T_38110_13_mem_cmd}, {T_38110_12_mem_cmd},
-                {T_38110_11_mem_cmd}, {T_38110_10_mem_cmd}, {T_38110_9_mem_cmd}, {T_38110_8_mem_cmd},
-                {T_38110_7_mem_cmd}, {T_38110_6_mem_cmd}, {T_38110_5_mem_cmd}, {T_38110_4_mem_cmd},
-                {T_38110_3_mem_cmd}, {T_38110_2_mem_cmd}, {T_38110_1_mem_cmd}, {T_38110_0_mem_cmd}};	// rob.scala:453:59
+  wire [31:0][3:0]  _GEN_286 =
+    {
+      {T_38110_0_mem_cmd},
+      {T_38110_0_mem_cmd},
+      {T_38110_0_mem_cmd},
+      {T_38110_0_mem_cmd},
+      {T_38110_0_mem_cmd},
+      {T_38110_0_mem_cmd},
+      {T_38110_0_mem_cmd},
+      {T_38110_0_mem_cmd},
+      {T_38110_23_mem_cmd},
+      {T_38110_22_mem_cmd},
+      {T_38110_21_mem_cmd},
+      {T_38110_20_mem_cmd},
+      {T_38110_19_mem_cmd},
+      {T_38110_18_mem_cmd},
+      {T_38110_17_mem_cmd},
+      {T_38110_16_mem_cmd},
+      {T_38110_15_mem_cmd},
+      {T_38110_14_mem_cmd},
+      {T_38110_13_mem_cmd},
+      {T_38110_12_mem_cmd},
+      {T_38110_11_mem_cmd},
+      {T_38110_10_mem_cmd},
+      {T_38110_9_mem_cmd},
+      {T_38110_8_mem_cmd},
+      {T_38110_7_mem_cmd},
+      {T_38110_6_mem_cmd},
+      {T_38110_5_mem_cmd},
+      {T_38110_4_mem_cmd},
+      {T_38110_3_mem_cmd},
+      {T_38110_2_mem_cmd},
+      {T_38110_1_mem_cmd},
+      {T_38110_0_mem_cmd}
+    };	// rob.scala:453:59
   wire [3:0]        _GEN_287;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_287 = _GEN_286[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0][2:0]  _GEN_288 = {{T_38110_0_mem_typ}, {T_38110_0_mem_typ}, {T_38110_0_mem_typ}, {T_38110_0_mem_typ},
-                {T_38110_0_mem_typ}, {T_38110_0_mem_typ}, {T_38110_0_mem_typ}, {T_38110_0_mem_typ},
-                {T_38110_23_mem_typ}, {T_38110_22_mem_typ}, {T_38110_21_mem_typ}, {T_38110_20_mem_typ},
-                {T_38110_19_mem_typ}, {T_38110_18_mem_typ}, {T_38110_17_mem_typ}, {T_38110_16_mem_typ},
-                {T_38110_15_mem_typ}, {T_38110_14_mem_typ}, {T_38110_13_mem_typ}, {T_38110_12_mem_typ},
-                {T_38110_11_mem_typ}, {T_38110_10_mem_typ}, {T_38110_9_mem_typ}, {T_38110_8_mem_typ},
-                {T_38110_7_mem_typ}, {T_38110_6_mem_typ}, {T_38110_5_mem_typ}, {T_38110_4_mem_typ},
-                {T_38110_3_mem_typ}, {T_38110_2_mem_typ}, {T_38110_1_mem_typ}, {T_38110_0_mem_typ}};	// rob.scala:453:59
+  wire [31:0][2:0]  _GEN_288 =
+    {
+      {T_38110_0_mem_typ},
+      {T_38110_0_mem_typ},
+      {T_38110_0_mem_typ},
+      {T_38110_0_mem_typ},
+      {T_38110_0_mem_typ},
+      {T_38110_0_mem_typ},
+      {T_38110_0_mem_typ},
+      {T_38110_0_mem_typ},
+      {T_38110_23_mem_typ},
+      {T_38110_22_mem_typ},
+      {T_38110_21_mem_typ},
+      {T_38110_20_mem_typ},
+      {T_38110_19_mem_typ},
+      {T_38110_18_mem_typ},
+      {T_38110_17_mem_typ},
+      {T_38110_16_mem_typ},
+      {T_38110_15_mem_typ},
+      {T_38110_14_mem_typ},
+      {T_38110_13_mem_typ},
+      {T_38110_12_mem_typ},
+      {T_38110_11_mem_typ},
+      {T_38110_10_mem_typ},
+      {T_38110_9_mem_typ},
+      {T_38110_8_mem_typ},
+      {T_38110_7_mem_typ},
+      {T_38110_6_mem_typ},
+      {T_38110_5_mem_typ},
+      {T_38110_4_mem_typ},
+      {T_38110_3_mem_typ},
+      {T_38110_2_mem_typ},
+      {T_38110_1_mem_typ},
+      {T_38110_0_mem_typ}
+    };	// rob.scala:453:59
   wire [2:0]        _GEN_289;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_289 = _GEN_288[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0]       _GEN_290 = {{T_38110_0_is_fence}, {T_38110_0_is_fence}, {T_38110_0_is_fence}, {T_38110_0_is_fence},
-                {T_38110_0_is_fence}, {T_38110_0_is_fence}, {T_38110_0_is_fence}, {T_38110_0_is_fence},
-                {T_38110_23_is_fence}, {T_38110_22_is_fence}, {T_38110_21_is_fence}, {T_38110_20_is_fence},
-                {T_38110_19_is_fence}, {T_38110_18_is_fence}, {T_38110_17_is_fence}, {T_38110_16_is_fence},
-                {T_38110_15_is_fence}, {T_38110_14_is_fence}, {T_38110_13_is_fence}, {T_38110_12_is_fence},
-                {T_38110_11_is_fence}, {T_38110_10_is_fence}, {T_38110_9_is_fence}, {T_38110_8_is_fence},
-                {T_38110_7_is_fence}, {T_38110_6_is_fence}, {T_38110_5_is_fence}, {T_38110_4_is_fence},
-                {T_38110_3_is_fence}, {T_38110_2_is_fence}, {T_38110_1_is_fence}, {T_38110_0_is_fence}};	// rob.scala:453:59
+  wire [31:0]       _GEN_290 =
+    {
+      {T_38110_0_is_fence},
+      {T_38110_0_is_fence},
+      {T_38110_0_is_fence},
+      {T_38110_0_is_fence},
+      {T_38110_0_is_fence},
+      {T_38110_0_is_fence},
+      {T_38110_0_is_fence},
+      {T_38110_0_is_fence},
+      {T_38110_23_is_fence},
+      {T_38110_22_is_fence},
+      {T_38110_21_is_fence},
+      {T_38110_20_is_fence},
+      {T_38110_19_is_fence},
+      {T_38110_18_is_fence},
+      {T_38110_17_is_fence},
+      {T_38110_16_is_fence},
+      {T_38110_15_is_fence},
+      {T_38110_14_is_fence},
+      {T_38110_13_is_fence},
+      {T_38110_12_is_fence},
+      {T_38110_11_is_fence},
+      {T_38110_10_is_fence},
+      {T_38110_9_is_fence},
+      {T_38110_8_is_fence},
+      {T_38110_7_is_fence},
+      {T_38110_6_is_fence},
+      {T_38110_5_is_fence},
+      {T_38110_4_is_fence},
+      {T_38110_3_is_fence},
+      {T_38110_2_is_fence},
+      {T_38110_1_is_fence},
+      {T_38110_0_is_fence}
+    };	// rob.scala:453:59
   wire              _GEN_291;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_291 = _GEN_290[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0]       _GEN_292 = {{T_38110_0_is_fencei}, {T_38110_0_is_fencei}, {T_38110_0_is_fencei},
-                {T_38110_0_is_fencei}, {T_38110_0_is_fencei}, {T_38110_0_is_fencei}, {T_38110_0_is_fencei},
-                {T_38110_0_is_fencei}, {T_38110_23_is_fencei}, {T_38110_22_is_fencei},
-                {T_38110_21_is_fencei}, {T_38110_20_is_fencei}, {T_38110_19_is_fencei},
-                {T_38110_18_is_fencei}, {T_38110_17_is_fencei}, {T_38110_16_is_fencei},
-                {T_38110_15_is_fencei}, {T_38110_14_is_fencei}, {T_38110_13_is_fencei},
-                {T_38110_12_is_fencei}, {T_38110_11_is_fencei}, {T_38110_10_is_fencei},
-                {T_38110_9_is_fencei}, {T_38110_8_is_fencei}, {T_38110_7_is_fencei}, {T_38110_6_is_fencei},
-                {T_38110_5_is_fencei}, {T_38110_4_is_fencei}, {T_38110_3_is_fencei}, {T_38110_2_is_fencei},
-                {T_38110_1_is_fencei}, {T_38110_0_is_fencei}};	// rob.scala:453:59
+  wire [31:0]       _GEN_292 =
+    {
+      {T_38110_0_is_fencei},
+      {T_38110_0_is_fencei},
+      {T_38110_0_is_fencei},
+      {T_38110_0_is_fencei},
+      {T_38110_0_is_fencei},
+      {T_38110_0_is_fencei},
+      {T_38110_0_is_fencei},
+      {T_38110_0_is_fencei},
+      {T_38110_23_is_fencei},
+      {T_38110_22_is_fencei},
+      {T_38110_21_is_fencei},
+      {T_38110_20_is_fencei},
+      {T_38110_19_is_fencei},
+      {T_38110_18_is_fencei},
+      {T_38110_17_is_fencei},
+      {T_38110_16_is_fencei},
+      {T_38110_15_is_fencei},
+      {T_38110_14_is_fencei},
+      {T_38110_13_is_fencei},
+      {T_38110_12_is_fencei},
+      {T_38110_11_is_fencei},
+      {T_38110_10_is_fencei},
+      {T_38110_9_is_fencei},
+      {T_38110_8_is_fencei},
+      {T_38110_7_is_fencei},
+      {T_38110_6_is_fencei},
+      {T_38110_5_is_fencei},
+      {T_38110_4_is_fencei},
+      {T_38110_3_is_fencei},
+      {T_38110_2_is_fencei},
+      {T_38110_1_is_fencei},
+      {T_38110_0_is_fencei}
+    };	// rob.scala:453:59
   wire              _GEN_293;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_293 = _GEN_292[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0]       _GEN_294 = {{T_38110_0_is_store}, {T_38110_0_is_store}, {T_38110_0_is_store}, {T_38110_0_is_store},
-                {T_38110_0_is_store}, {T_38110_0_is_store}, {T_38110_0_is_store}, {T_38110_0_is_store},
-                {T_38110_23_is_store}, {T_38110_22_is_store}, {T_38110_21_is_store}, {T_38110_20_is_store},
-                {T_38110_19_is_store}, {T_38110_18_is_store}, {T_38110_17_is_store}, {T_38110_16_is_store},
-                {T_38110_15_is_store}, {T_38110_14_is_store}, {T_38110_13_is_store}, {T_38110_12_is_store},
-                {T_38110_11_is_store}, {T_38110_10_is_store}, {T_38110_9_is_store}, {T_38110_8_is_store},
-                {T_38110_7_is_store}, {T_38110_6_is_store}, {T_38110_5_is_store}, {T_38110_4_is_store},
-                {T_38110_3_is_store}, {T_38110_2_is_store}, {T_38110_1_is_store}, {T_38110_0_is_store}};	// rob.scala:453:59
+  wire [31:0]       _GEN_294 =
+    {
+      {T_38110_0_is_store},
+      {T_38110_0_is_store},
+      {T_38110_0_is_store},
+      {T_38110_0_is_store},
+      {T_38110_0_is_store},
+      {T_38110_0_is_store},
+      {T_38110_0_is_store},
+      {T_38110_0_is_store},
+      {T_38110_23_is_store},
+      {T_38110_22_is_store},
+      {T_38110_21_is_store},
+      {T_38110_20_is_store},
+      {T_38110_19_is_store},
+      {T_38110_18_is_store},
+      {T_38110_17_is_store},
+      {T_38110_16_is_store},
+      {T_38110_15_is_store},
+      {T_38110_14_is_store},
+      {T_38110_13_is_store},
+      {T_38110_12_is_store},
+      {T_38110_11_is_store},
+      {T_38110_10_is_store},
+      {T_38110_9_is_store},
+      {T_38110_8_is_store},
+      {T_38110_7_is_store},
+      {T_38110_6_is_store},
+      {T_38110_5_is_store},
+      {T_38110_4_is_store},
+      {T_38110_3_is_store},
+      {T_38110_2_is_store},
+      {T_38110_1_is_store},
+      {T_38110_0_is_store}
+    };	// rob.scala:453:59
   wire              _GEN_295;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_295 = _GEN_294[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0]       _GEN_296 = {{T_38110_0_is_amo}, {T_38110_0_is_amo}, {T_38110_0_is_amo}, {T_38110_0_is_amo},
-                {T_38110_0_is_amo}, {T_38110_0_is_amo}, {T_38110_0_is_amo}, {T_38110_0_is_amo},
-                {T_38110_23_is_amo}, {T_38110_22_is_amo}, {T_38110_21_is_amo}, {T_38110_20_is_amo},
-                {T_38110_19_is_amo}, {T_38110_18_is_amo}, {T_38110_17_is_amo}, {T_38110_16_is_amo},
-                {T_38110_15_is_amo}, {T_38110_14_is_amo}, {T_38110_13_is_amo}, {T_38110_12_is_amo},
-                {T_38110_11_is_amo}, {T_38110_10_is_amo}, {T_38110_9_is_amo}, {T_38110_8_is_amo},
-                {T_38110_7_is_amo}, {T_38110_6_is_amo}, {T_38110_5_is_amo}, {T_38110_4_is_amo},
-                {T_38110_3_is_amo}, {T_38110_2_is_amo}, {T_38110_1_is_amo}, {T_38110_0_is_amo}};	// rob.scala:453:59
+  wire [31:0]       _GEN_296 =
+    {
+      {T_38110_0_is_amo},
+      {T_38110_0_is_amo},
+      {T_38110_0_is_amo},
+      {T_38110_0_is_amo},
+      {T_38110_0_is_amo},
+      {T_38110_0_is_amo},
+      {T_38110_0_is_amo},
+      {T_38110_0_is_amo},
+      {T_38110_23_is_amo},
+      {T_38110_22_is_amo},
+      {T_38110_21_is_amo},
+      {T_38110_20_is_amo},
+      {T_38110_19_is_amo},
+      {T_38110_18_is_amo},
+      {T_38110_17_is_amo},
+      {T_38110_16_is_amo},
+      {T_38110_15_is_amo},
+      {T_38110_14_is_amo},
+      {T_38110_13_is_amo},
+      {T_38110_12_is_amo},
+      {T_38110_11_is_amo},
+      {T_38110_10_is_amo},
+      {T_38110_9_is_amo},
+      {T_38110_8_is_amo},
+      {T_38110_7_is_amo},
+      {T_38110_6_is_amo},
+      {T_38110_5_is_amo},
+      {T_38110_4_is_amo},
+      {T_38110_3_is_amo},
+      {T_38110_2_is_amo},
+      {T_38110_1_is_amo},
+      {T_38110_0_is_amo}
+    };	// rob.scala:453:59
   wire              _GEN_297;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_297 = _GEN_296[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0]       _GEN_298 = {{T_38110_0_is_load}, {T_38110_0_is_load}, {T_38110_0_is_load}, {T_38110_0_is_load},
-                {T_38110_0_is_load}, {T_38110_0_is_load}, {T_38110_0_is_load}, {T_38110_0_is_load},
-                {T_38110_23_is_load}, {T_38110_22_is_load}, {T_38110_21_is_load}, {T_38110_20_is_load},
-                {T_38110_19_is_load}, {T_38110_18_is_load}, {T_38110_17_is_load}, {T_38110_16_is_load},
-                {T_38110_15_is_load}, {T_38110_14_is_load}, {T_38110_13_is_load}, {T_38110_12_is_load},
-                {T_38110_11_is_load}, {T_38110_10_is_load}, {T_38110_9_is_load}, {T_38110_8_is_load},
-                {T_38110_7_is_load}, {T_38110_6_is_load}, {T_38110_5_is_load}, {T_38110_4_is_load},
-                {T_38110_3_is_load}, {T_38110_2_is_load}, {T_38110_1_is_load}, {T_38110_0_is_load}};	// rob.scala:453:59
+  wire [31:0]       _GEN_298 =
+    {
+      {T_38110_0_is_load},
+      {T_38110_0_is_load},
+      {T_38110_0_is_load},
+      {T_38110_0_is_load},
+      {T_38110_0_is_load},
+      {T_38110_0_is_load},
+      {T_38110_0_is_load},
+      {T_38110_0_is_load},
+      {T_38110_23_is_load},
+      {T_38110_22_is_load},
+      {T_38110_21_is_load},
+      {T_38110_20_is_load},
+      {T_38110_19_is_load},
+      {T_38110_18_is_load},
+      {T_38110_17_is_load},
+      {T_38110_16_is_load},
+      {T_38110_15_is_load},
+      {T_38110_14_is_load},
+      {T_38110_13_is_load},
+      {T_38110_12_is_load},
+      {T_38110_11_is_load},
+      {T_38110_10_is_load},
+      {T_38110_9_is_load},
+      {T_38110_8_is_load},
+      {T_38110_7_is_load},
+      {T_38110_6_is_load},
+      {T_38110_5_is_load},
+      {T_38110_4_is_load},
+      {T_38110_3_is_load},
+      {T_38110_2_is_load},
+      {T_38110_1_is_load},
+      {T_38110_0_is_load}
+    };	// rob.scala:453:59
   wire              _GEN_299;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_299 = _GEN_298[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0]       _GEN_300 = {{T_38110_0_is_unique}, {T_38110_0_is_unique}, {T_38110_0_is_unique},
-                {T_38110_0_is_unique}, {T_38110_0_is_unique}, {T_38110_0_is_unique}, {T_38110_0_is_unique},
-                {T_38110_0_is_unique}, {T_38110_23_is_unique}, {T_38110_22_is_unique},
-                {T_38110_21_is_unique}, {T_38110_20_is_unique}, {T_38110_19_is_unique},
-                {T_38110_18_is_unique}, {T_38110_17_is_unique}, {T_38110_16_is_unique},
-                {T_38110_15_is_unique}, {T_38110_14_is_unique}, {T_38110_13_is_unique},
-                {T_38110_12_is_unique}, {T_38110_11_is_unique}, {T_38110_10_is_unique},
-                {T_38110_9_is_unique}, {T_38110_8_is_unique}, {T_38110_7_is_unique}, {T_38110_6_is_unique},
-                {T_38110_5_is_unique}, {T_38110_4_is_unique}, {T_38110_3_is_unique}, {T_38110_2_is_unique},
-                {T_38110_1_is_unique}, {T_38110_0_is_unique}};	// rob.scala:453:59
+  wire [31:0]       _GEN_300 =
+    {
+      {T_38110_0_is_unique},
+      {T_38110_0_is_unique},
+      {T_38110_0_is_unique},
+      {T_38110_0_is_unique},
+      {T_38110_0_is_unique},
+      {T_38110_0_is_unique},
+      {T_38110_0_is_unique},
+      {T_38110_0_is_unique},
+      {T_38110_23_is_unique},
+      {T_38110_22_is_unique},
+      {T_38110_21_is_unique},
+      {T_38110_20_is_unique},
+      {T_38110_19_is_unique},
+      {T_38110_18_is_unique},
+      {T_38110_17_is_unique},
+      {T_38110_16_is_unique},
+      {T_38110_15_is_unique},
+      {T_38110_14_is_unique},
+      {T_38110_13_is_unique},
+      {T_38110_12_is_unique},
+      {T_38110_11_is_unique},
+      {T_38110_10_is_unique},
+      {T_38110_9_is_unique},
+      {T_38110_8_is_unique},
+      {T_38110_7_is_unique},
+      {T_38110_6_is_unique},
+      {T_38110_5_is_unique},
+      {T_38110_4_is_unique},
+      {T_38110_3_is_unique},
+      {T_38110_2_is_unique},
+      {T_38110_1_is_unique},
+      {T_38110_0_is_unique}
+    };	// rob.scala:453:59
   wire              _GEN_301;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_301 = _GEN_300[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0]       _GEN_302 = {{T_38110_0_flush_on_commit}, {T_38110_0_flush_on_commit}, {T_38110_0_flush_on_commit},
-                {T_38110_0_flush_on_commit}, {T_38110_0_flush_on_commit}, {T_38110_0_flush_on_commit},
-                {T_38110_0_flush_on_commit}, {T_38110_0_flush_on_commit}, {T_38110_23_flush_on_commit},
-                {T_38110_22_flush_on_commit}, {T_38110_21_flush_on_commit}, {T_38110_20_flush_on_commit},
-                {T_38110_19_flush_on_commit}, {T_38110_18_flush_on_commit}, {T_38110_17_flush_on_commit},
-                {T_38110_16_flush_on_commit}, {T_38110_15_flush_on_commit}, {T_38110_14_flush_on_commit},
-                {T_38110_13_flush_on_commit}, {T_38110_12_flush_on_commit}, {T_38110_11_flush_on_commit},
-                {T_38110_10_flush_on_commit}, {T_38110_9_flush_on_commit}, {T_38110_8_flush_on_commit},
-                {T_38110_7_flush_on_commit}, {T_38110_6_flush_on_commit}, {T_38110_5_flush_on_commit},
-                {T_38110_4_flush_on_commit}, {T_38110_3_flush_on_commit}, {T_38110_2_flush_on_commit},
-                {T_38110_1_flush_on_commit}, {T_38110_0_flush_on_commit}};	// rob.scala:453:59
+  wire [31:0]       _GEN_302 =
+    {
+      {T_38110_0_flush_on_commit},
+      {T_38110_0_flush_on_commit},
+      {T_38110_0_flush_on_commit},
+      {T_38110_0_flush_on_commit},
+      {T_38110_0_flush_on_commit},
+      {T_38110_0_flush_on_commit},
+      {T_38110_0_flush_on_commit},
+      {T_38110_0_flush_on_commit},
+      {T_38110_23_flush_on_commit},
+      {T_38110_22_flush_on_commit},
+      {T_38110_21_flush_on_commit},
+      {T_38110_20_flush_on_commit},
+      {T_38110_19_flush_on_commit},
+      {T_38110_18_flush_on_commit},
+      {T_38110_17_flush_on_commit},
+      {T_38110_16_flush_on_commit},
+      {T_38110_15_flush_on_commit},
+      {T_38110_14_flush_on_commit},
+      {T_38110_13_flush_on_commit},
+      {T_38110_12_flush_on_commit},
+      {T_38110_11_flush_on_commit},
+      {T_38110_10_flush_on_commit},
+      {T_38110_9_flush_on_commit},
+      {T_38110_8_flush_on_commit},
+      {T_38110_7_flush_on_commit},
+      {T_38110_6_flush_on_commit},
+      {T_38110_5_flush_on_commit},
+      {T_38110_4_flush_on_commit},
+      {T_38110_3_flush_on_commit},
+      {T_38110_2_flush_on_commit},
+      {T_38110_1_flush_on_commit},
+      {T_38110_0_flush_on_commit}
+    };	// rob.scala:453:59
   wire              _GEN_303;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_303 = _GEN_302[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0][5:0]  _GEN_304 = {{T_38110_0_ldst}, {T_38110_0_ldst}, {T_38110_0_ldst}, {T_38110_0_ldst}, {T_38110_0_ldst},
-                {T_38110_0_ldst}, {T_38110_0_ldst}, {T_38110_0_ldst}, {T_38110_23_ldst}, {T_38110_22_ldst},
-                {T_38110_21_ldst}, {T_38110_20_ldst}, {T_38110_19_ldst}, {T_38110_18_ldst},
-                {T_38110_17_ldst}, {T_38110_16_ldst}, {T_38110_15_ldst}, {T_38110_14_ldst},
-                {T_38110_13_ldst}, {T_38110_12_ldst}, {T_38110_11_ldst}, {T_38110_10_ldst},
-                {T_38110_9_ldst}, {T_38110_8_ldst}, {T_38110_7_ldst}, {T_38110_6_ldst}, {T_38110_5_ldst},
-                {T_38110_4_ldst}, {T_38110_3_ldst}, {T_38110_2_ldst}, {T_38110_1_ldst}, {T_38110_0_ldst}};	// rob.scala:453:59
+  wire [31:0][5:0]  _GEN_304 =
+    {
+      {T_38110_0_ldst},
+      {T_38110_0_ldst},
+      {T_38110_0_ldst},
+      {T_38110_0_ldst},
+      {T_38110_0_ldst},
+      {T_38110_0_ldst},
+      {T_38110_0_ldst},
+      {T_38110_0_ldst},
+      {T_38110_23_ldst},
+      {T_38110_22_ldst},
+      {T_38110_21_ldst},
+      {T_38110_20_ldst},
+      {T_38110_19_ldst},
+      {T_38110_18_ldst},
+      {T_38110_17_ldst},
+      {T_38110_16_ldst},
+      {T_38110_15_ldst},
+      {T_38110_14_ldst},
+      {T_38110_13_ldst},
+      {T_38110_12_ldst},
+      {T_38110_11_ldst},
+      {T_38110_10_ldst},
+      {T_38110_9_ldst},
+      {T_38110_8_ldst},
+      {T_38110_7_ldst},
+      {T_38110_6_ldst},
+      {T_38110_5_ldst},
+      {T_38110_4_ldst},
+      {T_38110_3_ldst},
+      {T_38110_2_ldst},
+      {T_38110_1_ldst},
+      {T_38110_0_ldst}
+    };	// rob.scala:453:59
   wire [5:0]        _GEN_305;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_305 = _GEN_304[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0][5:0]  _GEN_306 = {{T_38110_0_lrs1}, {T_38110_0_lrs1}, {T_38110_0_lrs1}, {T_38110_0_lrs1}, {T_38110_0_lrs1},
-                {T_38110_0_lrs1}, {T_38110_0_lrs1}, {T_38110_0_lrs1}, {T_38110_23_lrs1}, {T_38110_22_lrs1},
-                {T_38110_21_lrs1}, {T_38110_20_lrs1}, {T_38110_19_lrs1}, {T_38110_18_lrs1},
-                {T_38110_17_lrs1}, {T_38110_16_lrs1}, {T_38110_15_lrs1}, {T_38110_14_lrs1},
-                {T_38110_13_lrs1}, {T_38110_12_lrs1}, {T_38110_11_lrs1}, {T_38110_10_lrs1},
-                {T_38110_9_lrs1}, {T_38110_8_lrs1}, {T_38110_7_lrs1}, {T_38110_6_lrs1}, {T_38110_5_lrs1},
-                {T_38110_4_lrs1}, {T_38110_3_lrs1}, {T_38110_2_lrs1}, {T_38110_1_lrs1}, {T_38110_0_lrs1}};	// rob.scala:453:59
+  wire [31:0][5:0]  _GEN_306 =
+    {
+      {T_38110_0_lrs1},
+      {T_38110_0_lrs1},
+      {T_38110_0_lrs1},
+      {T_38110_0_lrs1},
+      {T_38110_0_lrs1},
+      {T_38110_0_lrs1},
+      {T_38110_0_lrs1},
+      {T_38110_0_lrs1},
+      {T_38110_23_lrs1},
+      {T_38110_22_lrs1},
+      {T_38110_21_lrs1},
+      {T_38110_20_lrs1},
+      {T_38110_19_lrs1},
+      {T_38110_18_lrs1},
+      {T_38110_17_lrs1},
+      {T_38110_16_lrs1},
+      {T_38110_15_lrs1},
+      {T_38110_14_lrs1},
+      {T_38110_13_lrs1},
+      {T_38110_12_lrs1},
+      {T_38110_11_lrs1},
+      {T_38110_10_lrs1},
+      {T_38110_9_lrs1},
+      {T_38110_8_lrs1},
+      {T_38110_7_lrs1},
+      {T_38110_6_lrs1},
+      {T_38110_5_lrs1},
+      {T_38110_4_lrs1},
+      {T_38110_3_lrs1},
+      {T_38110_2_lrs1},
+      {T_38110_1_lrs1},
+      {T_38110_0_lrs1}
+    };	// rob.scala:453:59
   wire [5:0]        _GEN_307;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_307 = _GEN_306[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0][5:0]  _GEN_308 = {{T_38110_0_lrs2}, {T_38110_0_lrs2}, {T_38110_0_lrs2}, {T_38110_0_lrs2}, {T_38110_0_lrs2},
-                {T_38110_0_lrs2}, {T_38110_0_lrs2}, {T_38110_0_lrs2}, {T_38110_23_lrs2}, {T_38110_22_lrs2},
-                {T_38110_21_lrs2}, {T_38110_20_lrs2}, {T_38110_19_lrs2}, {T_38110_18_lrs2},
-                {T_38110_17_lrs2}, {T_38110_16_lrs2}, {T_38110_15_lrs2}, {T_38110_14_lrs2},
-                {T_38110_13_lrs2}, {T_38110_12_lrs2}, {T_38110_11_lrs2}, {T_38110_10_lrs2},
-                {T_38110_9_lrs2}, {T_38110_8_lrs2}, {T_38110_7_lrs2}, {T_38110_6_lrs2}, {T_38110_5_lrs2},
-                {T_38110_4_lrs2}, {T_38110_3_lrs2}, {T_38110_2_lrs2}, {T_38110_1_lrs2}, {T_38110_0_lrs2}};	// rob.scala:453:59
+  wire [31:0][5:0]  _GEN_308 =
+    {
+      {T_38110_0_lrs2},
+      {T_38110_0_lrs2},
+      {T_38110_0_lrs2},
+      {T_38110_0_lrs2},
+      {T_38110_0_lrs2},
+      {T_38110_0_lrs2},
+      {T_38110_0_lrs2},
+      {T_38110_0_lrs2},
+      {T_38110_23_lrs2},
+      {T_38110_22_lrs2},
+      {T_38110_21_lrs2},
+      {T_38110_20_lrs2},
+      {T_38110_19_lrs2},
+      {T_38110_18_lrs2},
+      {T_38110_17_lrs2},
+      {T_38110_16_lrs2},
+      {T_38110_15_lrs2},
+      {T_38110_14_lrs2},
+      {T_38110_13_lrs2},
+      {T_38110_12_lrs2},
+      {T_38110_11_lrs2},
+      {T_38110_10_lrs2},
+      {T_38110_9_lrs2},
+      {T_38110_8_lrs2},
+      {T_38110_7_lrs2},
+      {T_38110_6_lrs2},
+      {T_38110_5_lrs2},
+      {T_38110_4_lrs2},
+      {T_38110_3_lrs2},
+      {T_38110_2_lrs2},
+      {T_38110_1_lrs2},
+      {T_38110_0_lrs2}
+    };	// rob.scala:453:59
   wire [5:0]        _GEN_309;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_309 = _GEN_308[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0][5:0]  _GEN_310 = {{T_38110_0_lrs3}, {T_38110_0_lrs3}, {T_38110_0_lrs3}, {T_38110_0_lrs3}, {T_38110_0_lrs3},
-                {T_38110_0_lrs3}, {T_38110_0_lrs3}, {T_38110_0_lrs3}, {T_38110_23_lrs3}, {T_38110_22_lrs3},
-                {T_38110_21_lrs3}, {T_38110_20_lrs3}, {T_38110_19_lrs3}, {T_38110_18_lrs3},
-                {T_38110_17_lrs3}, {T_38110_16_lrs3}, {T_38110_15_lrs3}, {T_38110_14_lrs3},
-                {T_38110_13_lrs3}, {T_38110_12_lrs3}, {T_38110_11_lrs3}, {T_38110_10_lrs3},
-                {T_38110_9_lrs3}, {T_38110_8_lrs3}, {T_38110_7_lrs3}, {T_38110_6_lrs3}, {T_38110_5_lrs3},
-                {T_38110_4_lrs3}, {T_38110_3_lrs3}, {T_38110_2_lrs3}, {T_38110_1_lrs3}, {T_38110_0_lrs3}};	// rob.scala:453:59
+  wire [31:0][5:0]  _GEN_310 =
+    {
+      {T_38110_0_lrs3},
+      {T_38110_0_lrs3},
+      {T_38110_0_lrs3},
+      {T_38110_0_lrs3},
+      {T_38110_0_lrs3},
+      {T_38110_0_lrs3},
+      {T_38110_0_lrs3},
+      {T_38110_0_lrs3},
+      {T_38110_23_lrs3},
+      {T_38110_22_lrs3},
+      {T_38110_21_lrs3},
+      {T_38110_20_lrs3},
+      {T_38110_19_lrs3},
+      {T_38110_18_lrs3},
+      {T_38110_17_lrs3},
+      {T_38110_16_lrs3},
+      {T_38110_15_lrs3},
+      {T_38110_14_lrs3},
+      {T_38110_13_lrs3},
+      {T_38110_12_lrs3},
+      {T_38110_11_lrs3},
+      {T_38110_10_lrs3},
+      {T_38110_9_lrs3},
+      {T_38110_8_lrs3},
+      {T_38110_7_lrs3},
+      {T_38110_6_lrs3},
+      {T_38110_5_lrs3},
+      {T_38110_4_lrs3},
+      {T_38110_3_lrs3},
+      {T_38110_2_lrs3},
+      {T_38110_1_lrs3},
+      {T_38110_0_lrs3}
+    };	// rob.scala:453:59
   wire [5:0]        _GEN_311;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_311 = _GEN_310[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0]       _GEN_312 = {{T_38110_0_ldst_val}, {T_38110_0_ldst_val}, {T_38110_0_ldst_val}, {T_38110_0_ldst_val},
-                {T_38110_0_ldst_val}, {T_38110_0_ldst_val}, {T_38110_0_ldst_val}, {T_38110_0_ldst_val},
-                {T_38110_23_ldst_val}, {T_38110_22_ldst_val}, {T_38110_21_ldst_val}, {T_38110_20_ldst_val},
-                {T_38110_19_ldst_val}, {T_38110_18_ldst_val}, {T_38110_17_ldst_val}, {T_38110_16_ldst_val},
-                {T_38110_15_ldst_val}, {T_38110_14_ldst_val}, {T_38110_13_ldst_val}, {T_38110_12_ldst_val},
-                {T_38110_11_ldst_val}, {T_38110_10_ldst_val}, {T_38110_9_ldst_val}, {T_38110_8_ldst_val},
-                {T_38110_7_ldst_val}, {T_38110_6_ldst_val}, {T_38110_5_ldst_val}, {T_38110_4_ldst_val},
-                {T_38110_3_ldst_val}, {T_38110_2_ldst_val}, {T_38110_1_ldst_val}, {T_38110_0_ldst_val}};	// rob.scala:453:59
+  wire [31:0]       _GEN_312 =
+    {
+      {T_38110_0_ldst_val},
+      {T_38110_0_ldst_val},
+      {T_38110_0_ldst_val},
+      {T_38110_0_ldst_val},
+      {T_38110_0_ldst_val},
+      {T_38110_0_ldst_val},
+      {T_38110_0_ldst_val},
+      {T_38110_0_ldst_val},
+      {T_38110_23_ldst_val},
+      {T_38110_22_ldst_val},
+      {T_38110_21_ldst_val},
+      {T_38110_20_ldst_val},
+      {T_38110_19_ldst_val},
+      {T_38110_18_ldst_val},
+      {T_38110_17_ldst_val},
+      {T_38110_16_ldst_val},
+      {T_38110_15_ldst_val},
+      {T_38110_14_ldst_val},
+      {T_38110_13_ldst_val},
+      {T_38110_12_ldst_val},
+      {T_38110_11_ldst_val},
+      {T_38110_10_ldst_val},
+      {T_38110_9_ldst_val},
+      {T_38110_8_ldst_val},
+      {T_38110_7_ldst_val},
+      {T_38110_6_ldst_val},
+      {T_38110_5_ldst_val},
+      {T_38110_4_ldst_val},
+      {T_38110_3_ldst_val},
+      {T_38110_2_ldst_val},
+      {T_38110_1_ldst_val},
+      {T_38110_0_ldst_val}
+    };	// rob.scala:453:59
   wire              _GEN_313;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_313 = _GEN_312[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0][1:0]  _GEN_314 = {{T_38110_0_dst_rtype}, {T_38110_0_dst_rtype}, {T_38110_0_dst_rtype},
-                {T_38110_0_dst_rtype}, {T_38110_0_dst_rtype}, {T_38110_0_dst_rtype}, {T_38110_0_dst_rtype},
-                {T_38110_0_dst_rtype}, {T_38110_23_dst_rtype}, {T_38110_22_dst_rtype},
-                {T_38110_21_dst_rtype}, {T_38110_20_dst_rtype}, {T_38110_19_dst_rtype},
-                {T_38110_18_dst_rtype}, {T_38110_17_dst_rtype}, {T_38110_16_dst_rtype},
-                {T_38110_15_dst_rtype}, {T_38110_14_dst_rtype}, {T_38110_13_dst_rtype},
-                {T_38110_12_dst_rtype}, {T_38110_11_dst_rtype}, {T_38110_10_dst_rtype},
-                {T_38110_9_dst_rtype}, {T_38110_8_dst_rtype}, {T_38110_7_dst_rtype}, {T_38110_6_dst_rtype},
-                {T_38110_5_dst_rtype}, {T_38110_4_dst_rtype}, {T_38110_3_dst_rtype}, {T_38110_2_dst_rtype},
-                {T_38110_1_dst_rtype}, {T_38110_0_dst_rtype}};	// rob.scala:453:59
+  wire [31:0][1:0]  _GEN_314 =
+    {
+      {T_38110_0_dst_rtype},
+      {T_38110_0_dst_rtype},
+      {T_38110_0_dst_rtype},
+      {T_38110_0_dst_rtype},
+      {T_38110_0_dst_rtype},
+      {T_38110_0_dst_rtype},
+      {T_38110_0_dst_rtype},
+      {T_38110_0_dst_rtype},
+      {T_38110_23_dst_rtype},
+      {T_38110_22_dst_rtype},
+      {T_38110_21_dst_rtype},
+      {T_38110_20_dst_rtype},
+      {T_38110_19_dst_rtype},
+      {T_38110_18_dst_rtype},
+      {T_38110_17_dst_rtype},
+      {T_38110_16_dst_rtype},
+      {T_38110_15_dst_rtype},
+      {T_38110_14_dst_rtype},
+      {T_38110_13_dst_rtype},
+      {T_38110_12_dst_rtype},
+      {T_38110_11_dst_rtype},
+      {T_38110_10_dst_rtype},
+      {T_38110_9_dst_rtype},
+      {T_38110_8_dst_rtype},
+      {T_38110_7_dst_rtype},
+      {T_38110_6_dst_rtype},
+      {T_38110_5_dst_rtype},
+      {T_38110_4_dst_rtype},
+      {T_38110_3_dst_rtype},
+      {T_38110_2_dst_rtype},
+      {T_38110_1_dst_rtype},
+      {T_38110_0_dst_rtype}
+    };	// rob.scala:453:59
   wire [1:0]        _GEN_315;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_315 = _GEN_314[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0][1:0]  _GEN_316 = {{T_38110_0_lrs1_rtype}, {T_38110_0_lrs1_rtype}, {T_38110_0_lrs1_rtype},
-                {T_38110_0_lrs1_rtype}, {T_38110_0_lrs1_rtype}, {T_38110_0_lrs1_rtype},
-                {T_38110_0_lrs1_rtype}, {T_38110_0_lrs1_rtype}, {T_38110_23_lrs1_rtype},
-                {T_38110_22_lrs1_rtype}, {T_38110_21_lrs1_rtype}, {T_38110_20_lrs1_rtype},
-                {T_38110_19_lrs1_rtype}, {T_38110_18_lrs1_rtype}, {T_38110_17_lrs1_rtype},
-                {T_38110_16_lrs1_rtype}, {T_38110_15_lrs1_rtype}, {T_38110_14_lrs1_rtype},
-                {T_38110_13_lrs1_rtype}, {T_38110_12_lrs1_rtype}, {T_38110_11_lrs1_rtype},
-                {T_38110_10_lrs1_rtype}, {T_38110_9_lrs1_rtype}, {T_38110_8_lrs1_rtype},
-                {T_38110_7_lrs1_rtype}, {T_38110_6_lrs1_rtype}, {T_38110_5_lrs1_rtype},
-                {T_38110_4_lrs1_rtype}, {T_38110_3_lrs1_rtype}, {T_38110_2_lrs1_rtype},
-                {T_38110_1_lrs1_rtype}, {T_38110_0_lrs1_rtype}};	// rob.scala:453:59
+  wire [31:0][1:0]  _GEN_316 =
+    {
+      {T_38110_0_lrs1_rtype},
+      {T_38110_0_lrs1_rtype},
+      {T_38110_0_lrs1_rtype},
+      {T_38110_0_lrs1_rtype},
+      {T_38110_0_lrs1_rtype},
+      {T_38110_0_lrs1_rtype},
+      {T_38110_0_lrs1_rtype},
+      {T_38110_0_lrs1_rtype},
+      {T_38110_23_lrs1_rtype},
+      {T_38110_22_lrs1_rtype},
+      {T_38110_21_lrs1_rtype},
+      {T_38110_20_lrs1_rtype},
+      {T_38110_19_lrs1_rtype},
+      {T_38110_18_lrs1_rtype},
+      {T_38110_17_lrs1_rtype},
+      {T_38110_16_lrs1_rtype},
+      {T_38110_15_lrs1_rtype},
+      {T_38110_14_lrs1_rtype},
+      {T_38110_13_lrs1_rtype},
+      {T_38110_12_lrs1_rtype},
+      {T_38110_11_lrs1_rtype},
+      {T_38110_10_lrs1_rtype},
+      {T_38110_9_lrs1_rtype},
+      {T_38110_8_lrs1_rtype},
+      {T_38110_7_lrs1_rtype},
+      {T_38110_6_lrs1_rtype},
+      {T_38110_5_lrs1_rtype},
+      {T_38110_4_lrs1_rtype},
+      {T_38110_3_lrs1_rtype},
+      {T_38110_2_lrs1_rtype},
+      {T_38110_1_lrs1_rtype},
+      {T_38110_0_lrs1_rtype}
+    };	// rob.scala:453:59
   wire [1:0]        _GEN_317;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_317 = _GEN_316[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0][1:0]  _GEN_318 = {{T_38110_0_lrs2_rtype}, {T_38110_0_lrs2_rtype}, {T_38110_0_lrs2_rtype},
-                {T_38110_0_lrs2_rtype}, {T_38110_0_lrs2_rtype}, {T_38110_0_lrs2_rtype},
-                {T_38110_0_lrs2_rtype}, {T_38110_0_lrs2_rtype}, {T_38110_23_lrs2_rtype},
-                {T_38110_22_lrs2_rtype}, {T_38110_21_lrs2_rtype}, {T_38110_20_lrs2_rtype},
-                {T_38110_19_lrs2_rtype}, {T_38110_18_lrs2_rtype}, {T_38110_17_lrs2_rtype},
-                {T_38110_16_lrs2_rtype}, {T_38110_15_lrs2_rtype}, {T_38110_14_lrs2_rtype},
-                {T_38110_13_lrs2_rtype}, {T_38110_12_lrs2_rtype}, {T_38110_11_lrs2_rtype},
-                {T_38110_10_lrs2_rtype}, {T_38110_9_lrs2_rtype}, {T_38110_8_lrs2_rtype},
-                {T_38110_7_lrs2_rtype}, {T_38110_6_lrs2_rtype}, {T_38110_5_lrs2_rtype},
-                {T_38110_4_lrs2_rtype}, {T_38110_3_lrs2_rtype}, {T_38110_2_lrs2_rtype},
-                {T_38110_1_lrs2_rtype}, {T_38110_0_lrs2_rtype}};	// rob.scala:453:59
+  wire [31:0][1:0]  _GEN_318 =
+    {
+      {T_38110_0_lrs2_rtype},
+      {T_38110_0_lrs2_rtype},
+      {T_38110_0_lrs2_rtype},
+      {T_38110_0_lrs2_rtype},
+      {T_38110_0_lrs2_rtype},
+      {T_38110_0_lrs2_rtype},
+      {T_38110_0_lrs2_rtype},
+      {T_38110_0_lrs2_rtype},
+      {T_38110_23_lrs2_rtype},
+      {T_38110_22_lrs2_rtype},
+      {T_38110_21_lrs2_rtype},
+      {T_38110_20_lrs2_rtype},
+      {T_38110_19_lrs2_rtype},
+      {T_38110_18_lrs2_rtype},
+      {T_38110_17_lrs2_rtype},
+      {T_38110_16_lrs2_rtype},
+      {T_38110_15_lrs2_rtype},
+      {T_38110_14_lrs2_rtype},
+      {T_38110_13_lrs2_rtype},
+      {T_38110_12_lrs2_rtype},
+      {T_38110_11_lrs2_rtype},
+      {T_38110_10_lrs2_rtype},
+      {T_38110_9_lrs2_rtype},
+      {T_38110_8_lrs2_rtype},
+      {T_38110_7_lrs2_rtype},
+      {T_38110_6_lrs2_rtype},
+      {T_38110_5_lrs2_rtype},
+      {T_38110_4_lrs2_rtype},
+      {T_38110_3_lrs2_rtype},
+      {T_38110_2_lrs2_rtype},
+      {T_38110_1_lrs2_rtype},
+      {T_38110_0_lrs2_rtype}
+    };	// rob.scala:453:59
   wire [1:0]        _GEN_319;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_319 = _GEN_318[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0]       _GEN_320 = {{T_38110_0_frs3_en}, {T_38110_0_frs3_en}, {T_38110_0_frs3_en}, {T_38110_0_frs3_en},
-                {T_38110_0_frs3_en}, {T_38110_0_frs3_en}, {T_38110_0_frs3_en}, {T_38110_0_frs3_en},
-                {T_38110_23_frs3_en}, {T_38110_22_frs3_en}, {T_38110_21_frs3_en}, {T_38110_20_frs3_en},
-                {T_38110_19_frs3_en}, {T_38110_18_frs3_en}, {T_38110_17_frs3_en}, {T_38110_16_frs3_en},
-                {T_38110_15_frs3_en}, {T_38110_14_frs3_en}, {T_38110_13_frs3_en}, {T_38110_12_frs3_en},
-                {T_38110_11_frs3_en}, {T_38110_10_frs3_en}, {T_38110_9_frs3_en}, {T_38110_8_frs3_en},
-                {T_38110_7_frs3_en}, {T_38110_6_frs3_en}, {T_38110_5_frs3_en}, {T_38110_4_frs3_en},
-                {T_38110_3_frs3_en}, {T_38110_2_frs3_en}, {T_38110_1_frs3_en}, {T_38110_0_frs3_en}};	// rob.scala:453:59
+  wire [31:0]       _GEN_320 =
+    {
+      {T_38110_0_frs3_en},
+      {T_38110_0_frs3_en},
+      {T_38110_0_frs3_en},
+      {T_38110_0_frs3_en},
+      {T_38110_0_frs3_en},
+      {T_38110_0_frs3_en},
+      {T_38110_0_frs3_en},
+      {T_38110_0_frs3_en},
+      {T_38110_23_frs3_en},
+      {T_38110_22_frs3_en},
+      {T_38110_21_frs3_en},
+      {T_38110_20_frs3_en},
+      {T_38110_19_frs3_en},
+      {T_38110_18_frs3_en},
+      {T_38110_17_frs3_en},
+      {T_38110_16_frs3_en},
+      {T_38110_15_frs3_en},
+      {T_38110_14_frs3_en},
+      {T_38110_13_frs3_en},
+      {T_38110_12_frs3_en},
+      {T_38110_11_frs3_en},
+      {T_38110_10_frs3_en},
+      {T_38110_9_frs3_en},
+      {T_38110_8_frs3_en},
+      {T_38110_7_frs3_en},
+      {T_38110_6_frs3_en},
+      {T_38110_5_frs3_en},
+      {T_38110_4_frs3_en},
+      {T_38110_3_frs3_en},
+      {T_38110_2_frs3_en},
+      {T_38110_1_frs3_en},
+      {T_38110_0_frs3_en}
+    };	// rob.scala:453:59
   wire              _GEN_321;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_321 = _GEN_320[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0]       _GEN_322 = {{T_38110_0_fp_val}, {T_38110_0_fp_val}, {T_38110_0_fp_val}, {T_38110_0_fp_val},
-                {T_38110_0_fp_val}, {T_38110_0_fp_val}, {T_38110_0_fp_val}, {T_38110_0_fp_val},
-                {T_38110_23_fp_val}, {T_38110_22_fp_val}, {T_38110_21_fp_val}, {T_38110_20_fp_val},
-                {T_38110_19_fp_val}, {T_38110_18_fp_val}, {T_38110_17_fp_val}, {T_38110_16_fp_val},
-                {T_38110_15_fp_val}, {T_38110_14_fp_val}, {T_38110_13_fp_val}, {T_38110_12_fp_val},
-                {T_38110_11_fp_val}, {T_38110_10_fp_val}, {T_38110_9_fp_val}, {T_38110_8_fp_val},
-                {T_38110_7_fp_val}, {T_38110_6_fp_val}, {T_38110_5_fp_val}, {T_38110_4_fp_val},
-                {T_38110_3_fp_val}, {T_38110_2_fp_val}, {T_38110_1_fp_val}, {T_38110_0_fp_val}};	// rob.scala:453:59
+  wire [31:0]       _GEN_322 =
+    {
+      {T_38110_0_fp_val},
+      {T_38110_0_fp_val},
+      {T_38110_0_fp_val},
+      {T_38110_0_fp_val},
+      {T_38110_0_fp_val},
+      {T_38110_0_fp_val},
+      {T_38110_0_fp_val},
+      {T_38110_0_fp_val},
+      {T_38110_23_fp_val},
+      {T_38110_22_fp_val},
+      {T_38110_21_fp_val},
+      {T_38110_20_fp_val},
+      {T_38110_19_fp_val},
+      {T_38110_18_fp_val},
+      {T_38110_17_fp_val},
+      {T_38110_16_fp_val},
+      {T_38110_15_fp_val},
+      {T_38110_14_fp_val},
+      {T_38110_13_fp_val},
+      {T_38110_12_fp_val},
+      {T_38110_11_fp_val},
+      {T_38110_10_fp_val},
+      {T_38110_9_fp_val},
+      {T_38110_8_fp_val},
+      {T_38110_7_fp_val},
+      {T_38110_6_fp_val},
+      {T_38110_5_fp_val},
+      {T_38110_4_fp_val},
+      {T_38110_3_fp_val},
+      {T_38110_2_fp_val},
+      {T_38110_1_fp_val},
+      {T_38110_0_fp_val}
+    };	// rob.scala:453:59
   wire              _GEN_323;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_323 = _GEN_322[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0]       _GEN_324 = {{T_38110_0_fp_single}, {T_38110_0_fp_single}, {T_38110_0_fp_single},
-                {T_38110_0_fp_single}, {T_38110_0_fp_single}, {T_38110_0_fp_single}, {T_38110_0_fp_single},
-                {T_38110_0_fp_single}, {T_38110_23_fp_single}, {T_38110_22_fp_single},
-                {T_38110_21_fp_single}, {T_38110_20_fp_single}, {T_38110_19_fp_single},
-                {T_38110_18_fp_single}, {T_38110_17_fp_single}, {T_38110_16_fp_single},
-                {T_38110_15_fp_single}, {T_38110_14_fp_single}, {T_38110_13_fp_single},
-                {T_38110_12_fp_single}, {T_38110_11_fp_single}, {T_38110_10_fp_single},
-                {T_38110_9_fp_single}, {T_38110_8_fp_single}, {T_38110_7_fp_single}, {T_38110_6_fp_single},
-                {T_38110_5_fp_single}, {T_38110_4_fp_single}, {T_38110_3_fp_single}, {T_38110_2_fp_single},
-                {T_38110_1_fp_single}, {T_38110_0_fp_single}};	// rob.scala:453:59
+  wire [31:0]       _GEN_324 =
+    {
+      {T_38110_0_fp_single},
+      {T_38110_0_fp_single},
+      {T_38110_0_fp_single},
+      {T_38110_0_fp_single},
+      {T_38110_0_fp_single},
+      {T_38110_0_fp_single},
+      {T_38110_0_fp_single},
+      {T_38110_0_fp_single},
+      {T_38110_23_fp_single},
+      {T_38110_22_fp_single},
+      {T_38110_21_fp_single},
+      {T_38110_20_fp_single},
+      {T_38110_19_fp_single},
+      {T_38110_18_fp_single},
+      {T_38110_17_fp_single},
+      {T_38110_16_fp_single},
+      {T_38110_15_fp_single},
+      {T_38110_14_fp_single},
+      {T_38110_13_fp_single},
+      {T_38110_12_fp_single},
+      {T_38110_11_fp_single},
+      {T_38110_10_fp_single},
+      {T_38110_9_fp_single},
+      {T_38110_8_fp_single},
+      {T_38110_7_fp_single},
+      {T_38110_6_fp_single},
+      {T_38110_5_fp_single},
+      {T_38110_4_fp_single},
+      {T_38110_3_fp_single},
+      {T_38110_2_fp_single},
+      {T_38110_1_fp_single},
+      {T_38110_0_fp_single}
+    };	// rob.scala:453:59
   wire              _GEN_325;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_325 = _GEN_324[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0]       _GEN_326 = {{T_38110_0_xcpt_if}, {T_38110_0_xcpt_if}, {T_38110_0_xcpt_if}, {T_38110_0_xcpt_if},
-                {T_38110_0_xcpt_if}, {T_38110_0_xcpt_if}, {T_38110_0_xcpt_if}, {T_38110_0_xcpt_if},
-                {T_38110_23_xcpt_if}, {T_38110_22_xcpt_if}, {T_38110_21_xcpt_if}, {T_38110_20_xcpt_if},
-                {T_38110_19_xcpt_if}, {T_38110_18_xcpt_if}, {T_38110_17_xcpt_if}, {T_38110_16_xcpt_if},
-                {T_38110_15_xcpt_if}, {T_38110_14_xcpt_if}, {T_38110_13_xcpt_if}, {T_38110_12_xcpt_if},
-                {T_38110_11_xcpt_if}, {T_38110_10_xcpt_if}, {T_38110_9_xcpt_if}, {T_38110_8_xcpt_if},
-                {T_38110_7_xcpt_if}, {T_38110_6_xcpt_if}, {T_38110_5_xcpt_if}, {T_38110_4_xcpt_if},
-                {T_38110_3_xcpt_if}, {T_38110_2_xcpt_if}, {T_38110_1_xcpt_if}, {T_38110_0_xcpt_if}};	// rob.scala:453:59
+  wire [31:0]       _GEN_326 =
+    {
+      {T_38110_0_xcpt_if},
+      {T_38110_0_xcpt_if},
+      {T_38110_0_xcpt_if},
+      {T_38110_0_xcpt_if},
+      {T_38110_0_xcpt_if},
+      {T_38110_0_xcpt_if},
+      {T_38110_0_xcpt_if},
+      {T_38110_0_xcpt_if},
+      {T_38110_23_xcpt_if},
+      {T_38110_22_xcpt_if},
+      {T_38110_21_xcpt_if},
+      {T_38110_20_xcpt_if},
+      {T_38110_19_xcpt_if},
+      {T_38110_18_xcpt_if},
+      {T_38110_17_xcpt_if},
+      {T_38110_16_xcpt_if},
+      {T_38110_15_xcpt_if},
+      {T_38110_14_xcpt_if},
+      {T_38110_13_xcpt_if},
+      {T_38110_12_xcpt_if},
+      {T_38110_11_xcpt_if},
+      {T_38110_10_xcpt_if},
+      {T_38110_9_xcpt_if},
+      {T_38110_8_xcpt_if},
+      {T_38110_7_xcpt_if},
+      {T_38110_6_xcpt_if},
+      {T_38110_5_xcpt_if},
+      {T_38110_4_xcpt_if},
+      {T_38110_3_xcpt_if},
+      {T_38110_2_xcpt_if},
+      {T_38110_1_xcpt_if},
+      {T_38110_0_xcpt_if}
+    };	// rob.scala:453:59
   wire              _GEN_327;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_327 = _GEN_326[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0]       _GEN_328 = {{T_38110_0_replay_if}, {T_38110_0_replay_if}, {T_38110_0_replay_if},
-                {T_38110_0_replay_if}, {T_38110_0_replay_if}, {T_38110_0_replay_if}, {T_38110_0_replay_if},
-                {T_38110_0_replay_if}, {T_38110_23_replay_if}, {T_38110_22_replay_if},
-                {T_38110_21_replay_if}, {T_38110_20_replay_if}, {T_38110_19_replay_if},
-                {T_38110_18_replay_if}, {T_38110_17_replay_if}, {T_38110_16_replay_if},
-                {T_38110_15_replay_if}, {T_38110_14_replay_if}, {T_38110_13_replay_if},
-                {T_38110_12_replay_if}, {T_38110_11_replay_if}, {T_38110_10_replay_if},
-                {T_38110_9_replay_if}, {T_38110_8_replay_if}, {T_38110_7_replay_if}, {T_38110_6_replay_if},
-                {T_38110_5_replay_if}, {T_38110_4_replay_if}, {T_38110_3_replay_if}, {T_38110_2_replay_if},
-                {T_38110_1_replay_if}, {T_38110_0_replay_if}};	// rob.scala:453:59
+  wire [31:0]       _GEN_328 =
+    {
+      {T_38110_0_replay_if},
+      {T_38110_0_replay_if},
+      {T_38110_0_replay_if},
+      {T_38110_0_replay_if},
+      {T_38110_0_replay_if},
+      {T_38110_0_replay_if},
+      {T_38110_0_replay_if},
+      {T_38110_0_replay_if},
+      {T_38110_23_replay_if},
+      {T_38110_22_replay_if},
+      {T_38110_21_replay_if},
+      {T_38110_20_replay_if},
+      {T_38110_19_replay_if},
+      {T_38110_18_replay_if},
+      {T_38110_17_replay_if},
+      {T_38110_16_replay_if},
+      {T_38110_15_replay_if},
+      {T_38110_14_replay_if},
+      {T_38110_13_replay_if},
+      {T_38110_12_replay_if},
+      {T_38110_11_replay_if},
+      {T_38110_10_replay_if},
+      {T_38110_9_replay_if},
+      {T_38110_8_replay_if},
+      {T_38110_7_replay_if},
+      {T_38110_6_replay_if},
+      {T_38110_5_replay_if},
+      {T_38110_4_replay_if},
+      {T_38110_3_replay_if},
+      {T_38110_2_replay_if},
+      {T_38110_1_replay_if},
+      {T_38110_0_replay_if}
+    };	// rob.scala:453:59
   wire              _GEN_329;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_329 = _GEN_328[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
-  wire [31:0][31:0] _GEN_330 = {{T_38110_0_debug_events_fetch_seq}, {T_38110_0_debug_events_fetch_seq},
-                {T_38110_0_debug_events_fetch_seq}, {T_38110_0_debug_events_fetch_seq},
-                {T_38110_0_debug_events_fetch_seq}, {T_38110_0_debug_events_fetch_seq},
-                {T_38110_0_debug_events_fetch_seq}, {T_38110_0_debug_events_fetch_seq},
-                {T_38110_23_debug_events_fetch_seq}, {T_38110_22_debug_events_fetch_seq},
-                {T_38110_21_debug_events_fetch_seq}, {T_38110_20_debug_events_fetch_seq},
-                {T_38110_19_debug_events_fetch_seq}, {T_38110_18_debug_events_fetch_seq},
-                {T_38110_17_debug_events_fetch_seq}, {T_38110_16_debug_events_fetch_seq},
-                {T_38110_15_debug_events_fetch_seq}, {T_38110_14_debug_events_fetch_seq},
-                {T_38110_13_debug_events_fetch_seq}, {T_38110_12_debug_events_fetch_seq},
-                {T_38110_11_debug_events_fetch_seq}, {T_38110_10_debug_events_fetch_seq},
-                {T_38110_9_debug_events_fetch_seq}, {T_38110_8_debug_events_fetch_seq},
-                {T_38110_7_debug_events_fetch_seq}, {T_38110_6_debug_events_fetch_seq},
-                {T_38110_5_debug_events_fetch_seq}, {T_38110_4_debug_events_fetch_seq},
-                {T_38110_3_debug_events_fetch_seq}, {T_38110_2_debug_events_fetch_seq},
-                {T_38110_1_debug_events_fetch_seq}, {T_38110_0_debug_events_fetch_seq}};	// rob.scala:453:59
+  wire [31:0][31:0] _GEN_330 =
+    {
+      {T_38110_0_debug_events_fetch_seq},
+      {T_38110_0_debug_events_fetch_seq},
+      {T_38110_0_debug_events_fetch_seq},
+      {T_38110_0_debug_events_fetch_seq},
+      {T_38110_0_debug_events_fetch_seq},
+      {T_38110_0_debug_events_fetch_seq},
+      {T_38110_0_debug_events_fetch_seq},
+      {T_38110_0_debug_events_fetch_seq},
+      {T_38110_23_debug_events_fetch_seq},
+      {T_38110_22_debug_events_fetch_seq},
+      {T_38110_21_debug_events_fetch_seq},
+      {T_38110_20_debug_events_fetch_seq},
+      {T_38110_19_debug_events_fetch_seq},
+      {T_38110_18_debug_events_fetch_seq},
+      {T_38110_17_debug_events_fetch_seq},
+      {T_38110_16_debug_events_fetch_seq},
+      {T_38110_15_debug_events_fetch_seq},
+      {T_38110_14_debug_events_fetch_seq},
+      {T_38110_13_debug_events_fetch_seq},
+      {T_38110_12_debug_events_fetch_seq},
+      {T_38110_11_debug_events_fetch_seq},
+      {T_38110_10_debug_events_fetch_seq},
+      {T_38110_9_debug_events_fetch_seq},
+      {T_38110_8_debug_events_fetch_seq},
+      {T_38110_7_debug_events_fetch_seq},
+      {T_38110_6_debug_events_fetch_seq},
+      {T_38110_5_debug_events_fetch_seq},
+      {T_38110_4_debug_events_fetch_seq},
+      {T_38110_3_debug_events_fetch_seq},
+      {T_38110_2_debug_events_fetch_seq},
+      {T_38110_1_debug_events_fetch_seq},
+      {T_38110_0_debug_events_fetch_seq}
+    };	// rob.scala:453:59
   wire [31:0]       _GEN_331;	// rob.scala:453:59
   /* synopsys infer_mux_override */
   assign _GEN_331 = _GEN_330[_GEN_4] /* cadence map_to_mux */;	// rob.scala:442:15, :444:7, :445:18, :453:59
   wire              _GEN_332;	// rob.scala:507:28
   /* synopsys infer_mux_override */
   assign _GEN_332 = _GEN_294[rob_head] /* cadence map_to_mux */;	// rob.scala:453:59, :507:28
   wire              _GEN_333;	// rob.scala:507:28
   /* synopsys infer_mux_override */
   assign _GEN_333 = _GEN_298[rob_head] /* cadence map_to_mux */;	// rob.scala:453:59, :507:28
-  wire [31:0][63:0] _GEN_334 = {{T_38110_0_debug_wdata}, {T_38110_0_debug_wdata}, {T_38110_0_debug_wdata},
-                {T_38110_0_debug_wdata}, {T_38110_0_debug_wdata}, {T_38110_0_debug_wdata},
-                {T_38110_0_debug_wdata}, {T_38110_0_debug_wdata}, {T_38110_23_debug_wdata},
-                {T_38110_22_debug_wdata}, {T_38110_21_debug_wdata}, {T_38110_20_debug_wdata},
-                {T_38110_19_debug_wdata}, {T_38110_18_debug_wdata}, {T_38110_17_debug_wdata},
-                {T_38110_16_debug_wdata}, {T_38110_15_debug_wdata}, {T_38110_14_debug_wdata},
-                {T_38110_13_debug_wdata}, {T_38110_12_debug_wdata}, {T_38110_11_debug_wdata},
-                {T_38110_10_debug_wdata}, {T_38110_9_debug_wdata}, {T_38110_8_debug_wdata},
-                {T_38110_7_debug_wdata}, {T_38110_6_debug_wdata}, {T_38110_5_debug_wdata},
-                {T_38110_4_debug_wdata}, {T_38110_3_debug_wdata}, {T_38110_2_debug_wdata},
-                {T_38110_1_debug_wdata}, {T_38110_0_debug_wdata}};	// rob.scala:507:28
+  wire [31:0][63:0] _GEN_334 =
+    {
+      {T_38110_0_debug_wdata},
+      {T_38110_0_debug_wdata},
+      {T_38110_0_debug_wdata},
+      {T_38110_0_debug_wdata},
+      {T_38110_0_debug_wdata},
+      {T_38110_0_debug_wdata},
+      {T_38110_0_debug_wdata},
+      {T_38110_0_debug_wdata},
+      {T_38110_23_debug_wdata},
+      {T_38110_22_debug_wdata},
+      {T_38110_21_debug_wdata},
+      {T_38110_20_debug_wdata},
+      {T_38110_19_debug_wdata},
+      {T_38110_18_debug_wdata},
+      {T_38110_17_debug_wdata},
+      {T_38110_16_debug_wdata},
+      {T_38110_15_debug_wdata},
+      {T_38110_14_debug_wdata},
+      {T_38110_13_debug_wdata},
+      {T_38110_12_debug_wdata},
+      {T_38110_11_debug_wdata},
+      {T_38110_10_debug_wdata},
+      {T_38110_9_debug_wdata},
+      {T_38110_8_debug_wdata},
+      {T_38110_7_debug_wdata},
+      {T_38110_6_debug_wdata},
+      {T_38110_5_debug_wdata},
+      {T_38110_4_debug_wdata},
+      {T_38110_3_debug_wdata},
+      {T_38110_2_debug_wdata},
+      {T_38110_1_debug_wdata},
+      {T_38110_0_debug_wdata}
+    };	// rob.scala:507:28
   wire [63:0]       _GEN_335;	// rob.scala:507:28
   /* synopsys infer_mux_override */
   assign _GEN_335 = _GEN_334[rob_head] /* cadence map_to_mux */;	// rob.scala:507:28
   /* synopsys infer_mux_override */
-  assign _GEN = _GEN_174[io_get_pc_rob_idx[5:1] == 5'h17 ? 5'h0 : _GEN_164] /* cadence map_to_mux */;	// rob.scala:222:27, :347:34, :355:47, :509:28, util.scala:75:28, :76:{13,35}
+  assign _GEN =
+    _GEN_174[io_get_pc_rob_idx[5:1] == 5'h17 ? 5'h0 : _GEN_164] /* cadence map_to_mux */;	// rob.scala:222:27, :347:34, :355:47, :509:28, util.scala:75:28, :76:{13,35}
   wire              _GEN_336;	// rob.scala:536:22
   /* synopsys infer_mux_override */
-  assign _GEN_336 = _GEN_174[io_wb_resps_0_bits_uop_rob_idx[5:1]] /* cadence map_to_mux */;	// rob.scala:222:27, :355:47, :536:22
+  assign _GEN_336 =
+    _GEN_174[io_wb_resps_0_bits_uop_rob_idx[5:1]] /* cadence map_to_mux */;	// rob.scala:222:27, :355:47, :536:22
   wire [6:0]        _GEN_337;	// rob.scala:538:75
   /* synopsys infer_mux_override */
-  assign _GEN_337 = _GEN_264[io_wb_resps_0_bits_uop_rob_idx[5:1]] /* cadence map_to_mux */;	// rob.scala:222:27, :453:59, :538:75
+  assign _GEN_337 =
+    _GEN_264[io_wb_resps_0_bits_uop_rob_idx[5:1]] /* cadence map_to_mux */;	// rob.scala:222:27, :453:59, :538:75
   wire              _GEN_338;	// rob.scala:538:75
   /* synopsys infer_mux_override */
-  assign _GEN_338 = _GEN_312[io_wb_resps_0_bits_uop_rob_idx[5:1]] /* cadence map_to_mux */;	// rob.scala:222:27, :453:59, :538:75
+  assign _GEN_338 =
+    _GEN_312[io_wb_resps_0_bits_uop_rob_idx[5:1]] /* cadence map_to_mux */;	// rob.scala:222:27, :453:59, :538:75
   wire              _GEN_339;	// rob.scala:536:22
   /* synopsys infer_mux_override */
-  assign _GEN_339 = _GEN_174[io_wb_resps_1_bits_uop_rob_idx[5:1]] /* cadence map_to_mux */;	// rob.scala:222:27, :355:47, :536:22
+  assign _GEN_339 =
+    _GEN_174[io_wb_resps_1_bits_uop_rob_idx[5:1]] /* cadence map_to_mux */;	// rob.scala:222:27, :355:47, :536:22
   wire [6:0]        _GEN_340;	// rob.scala:538:75
   /* synopsys infer_mux_override */
-  assign _GEN_340 = _GEN_264[io_wb_resps_1_bits_uop_rob_idx[5:1]] /* cadence map_to_mux */;	// rob.scala:222:27, :453:59, :538:75
+  assign _GEN_340 =
+    _GEN_264[io_wb_resps_1_bits_uop_rob_idx[5:1]] /* cadence map_to_mux */;	// rob.scala:222:27, :453:59, :538:75
   wire              _GEN_341;	// rob.scala:538:75
   /* synopsys infer_mux_override */
-  assign _GEN_341 = _GEN_312[io_wb_resps_1_bits_uop_rob_idx[5:1]] /* cadence map_to_mux */;	// rob.scala:222:27, :453:59, :538:75
+  assign _GEN_341 =
+    _GEN_312[io_wb_resps_1_bits_uop_rob_idx[5:1]] /* cadence map_to_mux */;	// rob.scala:222:27, :453:59, :538:75
   wire              _GEN_342;	// rob.scala:536:22
   /* synopsys infer_mux_override */
-  assign _GEN_342 = _GEN_174[io_wb_resps_2_bits_uop_rob_idx[5:1]] /* cadence map_to_mux */;	// rob.scala:222:27, :355:47, :536:22
+  assign _GEN_342 =
+    _GEN_174[io_wb_resps_2_bits_uop_rob_idx[5:1]] /* cadence map_to_mux */;	// rob.scala:222:27, :355:47, :536:22
   wire [6:0]        _GEN_343;	// rob.scala:538:75
   /* synopsys infer_mux_override */
-  assign _GEN_343 = _GEN_264[io_wb_resps_2_bits_uop_rob_idx[5:1]] /* cadence map_to_mux */;	// rob.scala:222:27, :453:59, :538:75
+  assign _GEN_343 =
+    _GEN_264[io_wb_resps_2_bits_uop_rob_idx[5:1]] /* cadence map_to_mux */;	// rob.scala:222:27, :453:59, :538:75
   wire              _GEN_344;	// rob.scala:538:75
   /* synopsys infer_mux_override */
-  assign _GEN_344 = _GEN_312[io_wb_resps_2_bits_uop_rob_idx[5:1]] /* cadence map_to_mux */;	// rob.scala:222:27, :453:59, :538:75
+  assign _GEN_344 =
+    _GEN_312[io_wb_resps_2_bits_uop_rob_idx[5:1]] /* cadence map_to_mux */;	// rob.scala:222:27, :453:59, :538:75
   wire              T_47531 = rob_state != 2'h1 & rob_state != 2'h3;	// rob.scala:453:100, :574:{34,48,62}, :931:42
   wire              T_47546 = T_29094 & ~T_29090 & ~T_47531;	// rob.scala:433:51, :439:42, :574:48, :583:57, :585:{48,72}
   wire              T_47551 = _GEN_3 & (~T_29094 | T_29090) | T_47531;	// rob.scala:433:51, :439:42, :574:48, :586:48, :587:{31,46,74}
-  wire              will_throw_exception = T_41018 & ~T_47551 & ~T_47546 | T_29090 & ~T_47531;	// rob.scala:433:51, :514:7, :574:48, :583:{54,57,71,87}, :585:72, :587:74
+  wire              will_throw_exception =
+    T_41018 & ~T_47551 & ~T_47546 | T_29090 & ~T_47531;	// rob.scala:433:51, :514:7, :574:48, :583:{54,57,71,87}, :585:72, :587:74
   wire              T_47563 = _GEN_176 & ~_T_35638_ext_R0_data & ~T_41018 & ~T_47551;	// rob.scala:335:30, :433:51, :439:45, :583:57, :585:{48,72}, :587:74
   wire              T_47568 = will_throw_exception | io_cxcpt_valid;	// rob.scala:583:87, :593:48
   wire              T_47569 = r_xcpt_uop_exc_cause == 64'hD;	// rob.scala:594:45
   reg               T_47576;
   wire              flush_val = T_47568 | T_47546 & _GEN_131 | T_47563 & _GEN_303;	// rob.scala:453:59, :585:72, :593:48, :608:37, :609:64
   reg               T_47616;
   wire              T_47631 = T_47546 & _GEN_151;	// rob.scala:453:59, :585:72, :624:41
   wire              T_47632 = _GEN_127 | _GEN_123;	// rob.scala:453:59, :626:48
   wire              T_47635 = T_47631 & ~T_47632;	// rob.scala:624:41, :625:46, :626:{23,48}
   wire              T_47660 = T_47563 & _GEN_323;	// rob.scala:453:59, :585:72, :624:41
   wire              T_47661 = _GEN_299 | _GEN_295;	// rob.scala:453:59, :626:48
   wire              T_47664 = T_47660 & ~T_47661;	// rob.scala:624:41, :625:46, :626:{23,48}
   wire [1:0]        T_48125 = {_GEN_176, _GEN_3};	// rob.scala:433:51
   wire              T_48130 = rob_head == rob_tail;	// rob.scala:717:59
-  assign T_48134 = (|{T_47563, T_47546}) & ({T_47563, T_47546} ^ T_48125) == 2'h0 & ~(r_partial_row & T_48130);	// rob.scala:585:72, :715:53, :716:{52,76,89}, :717:{31,47,59}
+  assign T_48134 =
+    (|{T_47563, T_47546}) & ({T_47563, T_47546} ^ T_48125) == 2'h0
+    & ~(r_partial_row & T_48130);	// rob.scala:585:72, :715:53, :716:{52,76,89}, :717:{31,47,59}
   wire              T_48185 = rob_tail == 5'h17;	// rob.scala:347:34, util.scala:75:28
   wire              T_48195 = T_48130 & T_48125 == 2'h0;	// rob.scala:717:59, :759:{40,65}
   wire              T_48196 = rob_state == 2'h1;	// rob.scala:453:100, :764:27
   wire [63:0]       _GEN_345 = {24'h0, r_xcpt_badvaddr};	// Bitwise.scala:33:12, rob.scala:882:27
   always @(posedge clk) begin
     automatic logic [5:0] rob_tail_idx;	// rob.scala:192:32
     automatic logic       _GEN_346;	// rob.scala:347:34
@@ -9337,15 +13300,16 @@
     automatic logic       _GEN_481;	// rob.scala:531:53
     automatic logic       _GEN_482;	// rob.scala:531:53
     automatic logic       _GEN_483;	// rob.scala:531:53
     automatic logic       _GEN_484;	// rob.scala:531:53
     automatic logic       _GEN_485;	// rob.scala:531:53
     automatic logic       _GEN_486;	// rob.scala:531:53
     automatic logic       _GEN_487;	// rob.scala:531:53
-    automatic logic       T_32579 = io_debug_wb_valids_2 & ~(io_wb_resps_2_bits_uop_rob_idx[0]);	// rob.scala:227:38, :331:55, :529:38
+    automatic logic       T_32579 =
+      io_debug_wb_valids_2 & ~(io_wb_resps_2_bits_uop_rob_idx[0]);	// rob.scala:227:38, :331:55, :529:38
     automatic logic       _GEN_488 = io_wb_resps_2_bits_uop_rob_idx[5:1] == 5'h0;	// rob.scala:222:27, :531:53
     automatic logic       _GEN_489 = io_wb_resps_2_bits_uop_rob_idx[5:1] == 5'h1;	// rob.scala:222:27, :347:34, :531:53
     automatic logic       _GEN_490 = io_wb_resps_2_bits_uop_rob_idx[5:1] == 5'h2;	// rob.scala:222:27, :347:34, :531:53
     automatic logic       _GEN_491 = io_wb_resps_2_bits_uop_rob_idx[5:1] == 5'h3;	// rob.scala:222:27, :347:34, :531:53
     automatic logic       _GEN_492 = io_wb_resps_2_bits_uop_rob_idx[5:1] == 5'h4;	// rob.scala:222:27, :347:34, :531:53
     automatic logic       _GEN_493 = io_wb_resps_2_bits_uop_rob_idx[5:1] == 5'h5;	// rob.scala:222:27, :347:34, :531:53
     automatic logic       _GEN_494 = io_wb_resps_2_bits_uop_rob_idx[5:1] == 5'h6;	// rob.scala:222:27, :347:34, :531:53
@@ -9439,15 +13403,16 @@
     automatic logic       T_43540;	// rob.scala:481:39
     automatic logic       T_43542;	// rob.scala:484:56
     automatic logic       T_43642;	// rob.scala:481:39
     automatic logic       T_43644;	// rob.scala:484:56
     automatic logic       T_44010 = ~T_47563 & T_29097;	// rob.scala:443:23, :514:7, :518:7, :585:72
     automatic logic       T_44099;	// rob.scala:529:38
     automatic logic       T_44303;	// rob.scala:529:38
-    automatic logic       T_44507 = io_debug_wb_valids_2 & io_wb_resps_2_bits_uop_rob_idx[0];	// rob.scala:227:38, :529:38
+    automatic logic       T_44507 =
+      io_debug_wb_valids_2 & io_wb_resps_2_bits_uop_rob_idx[0];	// rob.scala:227:38, :529:38
     automatic logic       T_47869;	// rob.scala:656:40
     automatic logic       T_47875;	// rob.scala:659:51
     automatic logic       T_47876 = io_lxcpt_valid | io_bxcpt_valid;	// rob.scala:661:28
     automatic logic       T_47887;	// rob.scala:663:66
     automatic logic [5:0] T_47888_rob_idx;	// rob.scala:666:32
     automatic logic       _GEN_536;	// rob.scala:662:7, :668:10
     automatic logic       T_47991;	// rob.scala:676:7
@@ -9696,24 +13661,38 @@
     T_43542 = T_29369 & T_43540;	// rob.scala:481:39, :484:{32,56}
     T_43642 = T_35634_23 & (|(io_brinfo_mask & T_38110_23_br_mask));	// rob.scala:481:39, util.scala:45:{52,60}
     T_43644 = T_29369 & T_43642;	// rob.scala:481:39, :484:{32,56}
     T_44099 = io_debug_wb_valids_0 & io_wb_resps_0_bits_uop_rob_idx[0];	// rob.scala:227:38, :529:38
     T_44303 = io_debug_wb_valids_1 & io_wb_resps_1_bits_uop_rob_idx[0];	// rob.scala:227:38, :529:38
     T_47869 = io_dis_valids_0 & io_dis_uops_0_exception;	// rob.scala:656:40
     T_47875 = ~(T_47616 | T_47568) & rob_state != 2'h2;	// rob.scala:443:23, :593:48, :659:{10,30,51,64}
-    T_47887 = io_lxcpt_valid & ~io_bxcpt_valid | io_lxcpt_valid & io_bxcpt_valid &
-                                {io_lxcpt_bits_uop_rob_idx <= rob_tail_idx, io_lxcpt_bits_uop_rob_idx} <
-                                {io_bxcpt_bits_uop_rob_idx <= rob_tail_idx, io_bxcpt_bits_uop_rob_idx};	// Cat.scala:20:58, rob.scala:192:32, :650:{58,71,80}, :663:{46,49,66}, :664:64
+    T_47887 =
+      io_lxcpt_valid & ~io_bxcpt_valid | io_lxcpt_valid & io_bxcpt_valid
+      & {
+          io_lxcpt_bits_uop_rob_idx <= rob_tail_idx,
+          io_lxcpt_bits_uop_rob_idx
+        } < {io_bxcpt_bits_uop_rob_idx <= rob_tail_idx, io_bxcpt_bits_uop_rob_idx};	// Cat.scala:20:58, rob.scala:192:32, :650:{58,71,80}, :663:{46,49,66}, :664:64
     T_47888_rob_idx = T_47887 ? io_lxcpt_bits_uop_rob_idx : io_bxcpt_bits_uop_rob_idx;	// rob.scala:663:66, :666:32
-    _GEN_536 = T_47876 & (~r_xcpt_val | {T_47888_rob_idx <= rob_tail_idx, T_47888_rob_idx} <
-                                {r_xcpt_uop_rob_idx <= rob_tail_idx, r_xcpt_uop_rob_idx});	// Cat.scala:20:58, rob.scala:192:32, :650:{58,71,80}, :661:28, :662:7, :666:32, :667:{16,28}, :668:10
-    T_47991 = ~T_47876 & ~r_xcpt_val & (T_47869 | io_dis_valids_1 & io_dis_uops_1_exception);	// rob.scala:656:40, :661:28, :662:7, :675:{18,51}, :676:7
-    _GEN_537 = T_47875 ? (T_47991 ? (T_47869 ? io_dis_uops_0_br_mask : io_dis_uops_1_br_mask) : _GEN_536 ?
-                                (T_47887 ? io_lxcpt_bits_uop_br_mask : io_bxcpt_bits_uop_br_mask) : r_xcpt_uop_br_mask) :
-                                r_xcpt_uop_br_mask;	// rob.scala:652:18, :656:40, :659:51, :660:4, :662:7, :663:66, :666:32, :668:10, :676:7, :681:26
+    _GEN_536 =
+      T_47876
+      & (~r_xcpt_val
+         | {
+             T_47888_rob_idx <= rob_tail_idx,
+             T_47888_rob_idx
+           } < {r_xcpt_uop_rob_idx <= rob_tail_idx, r_xcpt_uop_rob_idx});	// Cat.scala:20:58, rob.scala:192:32, :650:{58,71,80}, :661:28, :662:7, :666:32, :667:{16,28}, :668:10
+    T_47991 =
+      ~T_47876 & ~r_xcpt_val & (T_47869 | io_dis_valids_1 & io_dis_uops_1_exception);	// rob.scala:656:40, :661:28, :662:7, :675:{18,51}, :676:7
+    _GEN_537 =
+      T_47875
+        ? (T_47991
+             ? (T_47869 ? io_dis_uops_0_br_mask : io_dis_uops_1_br_mask)
+             : _GEN_536
+                 ? (T_47887 ? io_lxcpt_bits_uop_br_mask : io_bxcpt_bits_uop_br_mask)
+                 : r_xcpt_uop_br_mask)
+        : r_xcpt_uop_br_mask;	// rob.scala:652:18, :656:40, :659:51, :660:4, :662:7, :663:66, :666:32, :668:10, :676:7, :681:26
     if (reset) begin
       rob_state <= 2'h0;
       rob_head <= 5'h0;
       rob_tail <= 5'h0;
       r_xcpt_val <= 1'h0;
       r_partial_row <= 1'h0;
       T_23706_0 <= 1'h0;
@@ -9834,82 +13813,115 @@
         rob_state <= 2'h1;	// rob.scala:453:100
       if (T_48134) begin	// rob.scala:716:89
         if (rob_head == 5'h17)	// rob.scala:347:34, util.scala:75:28
           rob_head <= 5'h0;
         else	// util.scala:75:28
           rob_head <= rob_head + 5'h1;	// rob.scala:347:34, util.scala:76:35
       end
-      if (~T_48144 & ~T_29369 & (|{io_dis_valids_1, io_dis_valids_0}) & ~io_dis_partial_stall) begin	// rob.scala:484:32, :726:35, :727:4, :731:4, :734:{36,51}, :735:4
+      if (~T_48144 & ~T_29369 & (|{io_dis_valids_1, io_dis_valids_0})
+          & ~io_dis_partial_stall) begin	// rob.scala:484:32, :726:35, :727:4, :731:4, :734:{36,51}, :735:4
         if (rob_tail == 5'h17)	// rob.scala:347:34, util.scala:75:28
           rob_tail <= 5'h0;
         else	// util.scala:75:28
           rob_tail <= rob_tail + 5'h1;	// rob.scala:347:34, util.scala:76:35
       end
       else if (~T_48144 & T_29369)	// rob.scala:484:32, :726:35, :727:4, :731:4
-        rob_tail <= io_brinfo_rob_idx[5:1] == 5'h17 ? 5'h0 : io_brinfo_rob_idx[5:1] + 5'h1;	// rob.scala:222:27, :347:34, util.scala:75:28, :76:{13,35}
+        rob_tail <=
+          io_brinfo_rob_idx[5:1] == 5'h17 ? 5'h0 : io_brinfo_rob_idx[5:1] + 5'h1;	// rob.scala:222:27, :347:34, util.scala:75:28, :76:{13,35}
       else if (T_48144) begin	// rob.scala:726:35
         if (|rob_tail)	// rob.scala:347:34
           rob_tail <= rob_tail - 5'h1;	// util.scala:92:39
         else	// rob.scala:347:34
           rob_tail <= 5'h17;	// rob.scala:347:34
       end
-      r_xcpt_val <= ~(T_47616 | T_29369 & (|(io_brinfo_mask & _GEN_537))) & (T_47875 & (T_47991 | _GEN_536) |
-                                                r_xcpt_val);	// rob.scala:484:32, :652:18, :659:51, :660:4, :662:7, :668:10, :676:7, :680:26, :688:28, :689:4, :690:18, util.scala:23:33, :45:{52,60}
+      r_xcpt_val <=
+        ~(T_47616 | T_29369 & (|(io_brinfo_mask & _GEN_537)))
+        & (T_47875 & (T_47991 | _GEN_536) | r_xcpt_val);	// rob.scala:484:32, :652:18, :659:51, :660:4, :662:7, :668:10, :676:7, :680:26, :688:28, :689:4, :690:18, util.scala:23:33, :45:{52,60}
       if (~T_23652 & T_23559 & ~io_dis_new_packet | T_23652)	// rob.scala:260:32, :297:36, :298:4, :303:44, :304:4, :305:21
         r_partial_row <= io_dis_partial_stall;
-      T_23706_0 <= (~T_47546 | (|rob_head)) & ~T_29370 & _GEN_538 & (io_dis_valids_0 & ~(|rob_tail) |
-                                                T_23706_0);	// rob.scala:346:7, :347:34, :458:7, :459:33, :484:56, :485:10, :486:24, :499:7, :500:28, :585:72
+      T_23706_0 <=
+        (~T_47546 | (|rob_head)) & ~T_29370 & _GEN_538
+        & (io_dis_valids_0 & ~(|rob_tail) | T_23706_0);	// rob.scala:346:7, :347:34, :458:7, :459:33, :484:56, :485:10, :486:24, :499:7, :500:28, :585:72
       T_23706_1 <= (~T_47546 | ~_GEN_417) & ~T_29472 & _GEN_539 & (_GEN_347 | T_23706_1);	// rob.scala:346:7, :347:34, :458:7, :459:33, :484:56, :485:10, :486:24, :499:7, :500:28, :585:72
       T_23706_2 <= (~T_47546 | ~_GEN_418) & ~T_29574 & _GEN_540 & (_GEN_349 | T_23706_2);	// rob.scala:346:7, :347:34, :458:7, :459:33, :484:56, :485:10, :486:24, :499:7, :500:28, :585:72
       T_23706_3 <= (~T_47546 | ~_GEN_419) & ~T_29676 & _GEN_541 & (_GEN_351 | T_23706_3);	// rob.scala:346:7, :347:34, :458:7, :459:33, :484:56, :485:10, :486:24, :499:7, :500:28, :585:72
       T_23706_4 <= (~T_47546 | ~_GEN_420) & ~T_29778 & _GEN_542 & (_GEN_353 | T_23706_4);	// rob.scala:346:7, :347:34, :458:7, :459:33, :484:56, :485:10, :486:24, :499:7, :500:28, :585:72
       T_23706_5 <= (~T_47546 | ~_GEN_421) & ~T_29880 & _GEN_543 & (_GEN_355 | T_23706_5);	// rob.scala:346:7, :347:34, :458:7, :459:33, :484:56, :485:10, :486:24, :499:7, :500:28, :585:72
       T_23706_6 <= (~T_47546 | ~_GEN_422) & ~T_29982 & _GEN_544 & (_GEN_357 | T_23706_6);	// rob.scala:346:7, :347:34, :458:7, :459:33, :484:56, :485:10, :486:24, :499:7, :500:28, :585:72
       T_23706_7 <= (~T_47546 | ~_GEN_423) & ~T_30084 & _GEN_545 & (_GEN_359 | T_23706_7);	// rob.scala:346:7, :347:34, :458:7, :459:33, :484:56, :485:10, :486:24, :499:7, :500:28, :585:72
       T_23706_8 <= (~T_47546 | ~_GEN_424) & ~T_30186 & _GEN_546 & (_GEN_361 | T_23706_8);	// rob.scala:346:7, :347:34, :458:7, :459:33, :484:56, :485:10, :486:24, :499:7, :500:28, :585:72
       T_23706_9 <= (~T_47546 | ~_GEN_425) & ~T_30288 & _GEN_547 & (_GEN_363 | T_23706_9);	// rob.scala:346:7, :347:34, :458:7, :459:33, :484:56, :485:10, :486:24, :499:7, :500:28, :585:72
-      T_23706_10 <= (~T_47546 | ~_GEN_426) & ~T_30390 & _GEN_548 & (_GEN_365 | T_23706_10);	// rob.scala:346:7, :347:34, :458:7, :459:33, :484:56, :485:10, :486:24, :499:7, :500:28, :585:72
-      T_23706_11 <= (~T_47546 | ~_GEN_427) & ~T_30492 & _GEN_549 & (_GEN_367 | T_23706_11);	// rob.scala:346:7, :347:34, :458:7, :459:33, :484:56, :485:10, :486:24, :499:7, :500:28, :585:72
-      T_23706_12 <= (~T_47546 | ~_GEN_428) & ~T_30594 & _GEN_550 & (_GEN_369 | T_23706_12);	// rob.scala:346:7, :347:34, :458:7, :459:33, :484:56, :485:10, :486:24, :499:7, :500:28, :585:72
-      T_23706_13 <= (~T_47546 | ~_GEN_429) & ~T_30696 & _GEN_551 & (_GEN_371 | T_23706_13);	// rob.scala:346:7, :347:34, :458:7, :459:33, :484:56, :485:10, :486:24, :499:7, :500:28, :585:72
-      T_23706_14 <= (~T_47546 | ~_GEN_430) & ~T_30798 & _GEN_552 & (_GEN_373 | T_23706_14);	// rob.scala:346:7, :347:34, :458:7, :459:33, :484:56, :485:10, :486:24, :499:7, :500:28, :585:72
-      T_23706_15 <= (~T_47546 | ~_GEN_431) & ~T_30900 & _GEN_553 & (_GEN_375 | T_23706_15);	// rob.scala:346:7, :347:34, :458:7, :459:33, :484:56, :485:10, :486:24, :499:7, :500:28, :585:72
-      T_23706_16 <= (~T_47546 | ~_GEN_432) & ~T_31002 & _GEN_554 & (_GEN_377 | T_23706_16);	// rob.scala:346:7, :347:34, :458:7, :459:33, :484:56, :485:10, :486:24, :499:7, :500:28, :585:72
-      T_23706_17 <= (~T_47546 | ~_GEN_433) & ~T_31104 & _GEN_555 & (_GEN_379 | T_23706_17);	// rob.scala:346:7, :347:34, :458:7, :459:33, :484:56, :485:10, :486:24, :499:7, :500:28, :585:72
-      T_23706_18 <= (~T_47546 | ~_GEN_434) & ~T_31206 & _GEN_556 & (_GEN_381 | T_23706_18);	// rob.scala:346:7, :347:34, :458:7, :459:33, :484:56, :485:10, :486:24, :499:7, :500:28, :585:72
-      T_23706_19 <= (~T_47546 | ~_GEN_435) & ~T_31308 & _GEN_557 & (_GEN_383 | T_23706_19);	// rob.scala:346:7, :347:34, :458:7, :459:33, :484:56, :485:10, :486:24, :499:7, :500:28, :585:72
-      T_23706_20 <= (~T_47546 | ~_GEN_436) & ~T_31410 & _GEN_558 & (_GEN_385 | T_23706_20);	// rob.scala:346:7, :347:34, :458:7, :459:33, :484:56, :485:10, :486:24, :499:7, :500:28, :585:72
-      T_23706_21 <= (~T_47546 | ~_GEN_437) & ~T_31512 & _GEN_559 & (_GEN_387 | T_23706_21);	// rob.scala:346:7, :347:34, :458:7, :459:33, :484:56, :485:10, :486:24, :499:7, :500:28, :585:72
-      T_23706_22 <= (~T_47546 | ~_GEN_438) & ~T_31614 & _GEN_560 & (_GEN_389 | T_23706_22);	// rob.scala:346:7, :347:34, :458:7, :459:33, :484:56, :485:10, :486:24, :499:7, :500:28, :585:72
-      T_23706_23 <= (~T_47546 | ~_GEN_439) & ~T_31716 & _GEN_561 & (_GEN_391 | T_23706_23);	// rob.scala:346:7, :347:34, :458:7, :459:33, :484:56, :485:10, :486:24, :499:7, :500:28, :585:72
-      T_35634_0 <= (~T_47563 | (|rob_head)) & ~T_41298 & _GEN_538 & (io_dis_valids_1 & ~(|rob_tail) |
-                                                T_35634_0);	// rob.scala:346:7, :347:34, :458:7, :459:33, :484:56, :485:10, :486:24, :499:7, :500:28, :585:72
+      T_23706_10 <=
+        (~T_47546 | ~_GEN_426) & ~T_30390 & _GEN_548 & (_GEN_365 | T_23706_10);	// rob.scala:346:7, :347:34, :458:7, :459:33, :484:56, :485:10, :486:24, :499:7, :500:28, :585:72
+      T_23706_11 <=
+        (~T_47546 | ~_GEN_427) & ~T_30492 & _GEN_549 & (_GEN_367 | T_23706_11);	// rob.scala:346:7, :347:34, :458:7, :459:33, :484:56, :485:10, :486:24, :499:7, :500:28, :585:72
+      T_23706_12 <=
+        (~T_47546 | ~_GEN_428) & ~T_30594 & _GEN_550 & (_GEN_369 | T_23706_12);	// rob.scala:346:7, :347:34, :458:7, :459:33, :484:56, :485:10, :486:24, :499:7, :500:28, :585:72
+      T_23706_13 <=
+        (~T_47546 | ~_GEN_429) & ~T_30696 & _GEN_551 & (_GEN_371 | T_23706_13);	// rob.scala:346:7, :347:34, :458:7, :459:33, :484:56, :485:10, :486:24, :499:7, :500:28, :585:72
+      T_23706_14 <=
+        (~T_47546 | ~_GEN_430) & ~T_30798 & _GEN_552 & (_GEN_373 | T_23706_14);	// rob.scala:346:7, :347:34, :458:7, :459:33, :484:56, :485:10, :486:24, :499:7, :500:28, :585:72
+      T_23706_15 <=
+        (~T_47546 | ~_GEN_431) & ~T_30900 & _GEN_553 & (_GEN_375 | T_23706_15);	// rob.scala:346:7, :347:34, :458:7, :459:33, :484:56, :485:10, :486:24, :499:7, :500:28, :585:72
+      T_23706_16 <=
+        (~T_47546 | ~_GEN_432) & ~T_31002 & _GEN_554 & (_GEN_377 | T_23706_16);	// rob.scala:346:7, :347:34, :458:7, :459:33, :484:56, :485:10, :486:24, :499:7, :500:28, :585:72
+      T_23706_17 <=
+        (~T_47546 | ~_GEN_433) & ~T_31104 & _GEN_555 & (_GEN_379 | T_23706_17);	// rob.scala:346:7, :347:34, :458:7, :459:33, :484:56, :485:10, :486:24, :499:7, :500:28, :585:72
+      T_23706_18 <=
+        (~T_47546 | ~_GEN_434) & ~T_31206 & _GEN_556 & (_GEN_381 | T_23706_18);	// rob.scala:346:7, :347:34, :458:7, :459:33, :484:56, :485:10, :486:24, :499:7, :500:28, :585:72
+      T_23706_19 <=
+        (~T_47546 | ~_GEN_435) & ~T_31308 & _GEN_557 & (_GEN_383 | T_23706_19);	// rob.scala:346:7, :347:34, :458:7, :459:33, :484:56, :485:10, :486:24, :499:7, :500:28, :585:72
+      T_23706_20 <=
+        (~T_47546 | ~_GEN_436) & ~T_31410 & _GEN_558 & (_GEN_385 | T_23706_20);	// rob.scala:346:7, :347:34, :458:7, :459:33, :484:56, :485:10, :486:24, :499:7, :500:28, :585:72
+      T_23706_21 <=
+        (~T_47546 | ~_GEN_437) & ~T_31512 & _GEN_559 & (_GEN_387 | T_23706_21);	// rob.scala:346:7, :347:34, :458:7, :459:33, :484:56, :485:10, :486:24, :499:7, :500:28, :585:72
+      T_23706_22 <=
+        (~T_47546 | ~_GEN_438) & ~T_31614 & _GEN_560 & (_GEN_389 | T_23706_22);	// rob.scala:346:7, :347:34, :458:7, :459:33, :484:56, :485:10, :486:24, :499:7, :500:28, :585:72
+      T_23706_23 <=
+        (~T_47546 | ~_GEN_439) & ~T_31716 & _GEN_561 & (_GEN_391 | T_23706_23);	// rob.scala:346:7, :347:34, :458:7, :459:33, :484:56, :485:10, :486:24, :499:7, :500:28, :585:72
+      T_35634_0 <=
+        (~T_47563 | (|rob_head)) & ~T_41298 & _GEN_538
+        & (io_dis_valids_1 & ~(|rob_tail) | T_35634_0);	// rob.scala:346:7, :347:34, :458:7, :459:33, :484:56, :485:10, :486:24, :499:7, :500:28, :585:72
       T_35634_1 <= (~T_47563 | ~_GEN_417) & ~T_41400 & _GEN_539 & (_GEN_512 | T_35634_1);	// rob.scala:346:7, :347:34, :458:7, :459:33, :484:56, :485:10, :486:24, :499:7, :500:28, :585:72
       T_35634_2 <= (~T_47563 | ~_GEN_418) & ~T_41502 & _GEN_540 & (_GEN_513 | T_35634_2);	// rob.scala:346:7, :347:34, :458:7, :459:33, :484:56, :485:10, :486:24, :499:7, :500:28, :585:72
       T_35634_3 <= (~T_47563 | ~_GEN_419) & ~T_41604 & _GEN_541 & (_GEN_514 | T_35634_3);	// rob.scala:346:7, :347:34, :458:7, :459:33, :484:56, :485:10, :486:24, :499:7, :500:28, :585:72
       T_35634_4 <= (~T_47563 | ~_GEN_420) & ~T_41706 & _GEN_542 & (_GEN_515 | T_35634_4);	// rob.scala:346:7, :347:34, :458:7, :459:33, :484:56, :485:10, :486:24, :499:7, :500:28, :585:72
       T_35634_5 <= (~T_47563 | ~_GEN_421) & ~T_41808 & _GEN_543 & (_GEN_516 | T_35634_5);	// rob.scala:346:7, :347:34, :458:7, :459:33, :484:56, :485:10, :486:24, :499:7, :500:28, :585:72
       T_35634_6 <= (~T_47563 | ~_GEN_422) & ~T_41910 & _GEN_544 & (_GEN_517 | T_35634_6);	// rob.scala:346:7, :347:34, :458:7, :459:33, :484:56, :485:10, :486:24, :499:7, :500:28, :585:72
       T_35634_7 <= (~T_47563 | ~_GEN_423) & ~T_42012 & _GEN_545 & (_GEN_518 | T_35634_7);	// rob.scala:346:7, :347:34, :458:7, :459:33, :484:56, :485:10, :486:24, :499:7, :500:28, :585:72
       T_35634_8 <= (~T_47563 | ~_GEN_424) & ~T_42114 & _GEN_546 & (_GEN_519 | T_35634_8);	// rob.scala:346:7, :347:34, :458:7, :459:33, :484:56, :485:10, :486:24, :499:7, :500:28, :585:72
       T_35634_9 <= (~T_47563 | ~_GEN_425) & ~T_42216 & _GEN_547 & (_GEN_520 | T_35634_9);	// rob.scala:346:7, :347:34, :458:7, :459:33, :484:56, :485:10, :486:24, :499:7, :500:28, :585:72
-      T_35634_10 <= (~T_47563 | ~_GEN_426) & ~T_42318 & _GEN_548 & (_GEN_521 | T_35634_10);	// rob.scala:346:7, :347:34, :458:7, :459:33, :484:56, :485:10, :486:24, :499:7, :500:28, :585:72
-      T_35634_11 <= (~T_47563 | ~_GEN_427) & ~T_42420 & _GEN_549 & (_GEN_522 | T_35634_11);	// rob.scala:346:7, :347:34, :458:7, :459:33, :484:56, :485:10, :486:24, :499:7, :500:28, :585:72
-      T_35634_12 <= (~T_47563 | ~_GEN_428) & ~T_42522 & _GEN_550 & (_GEN_523 | T_35634_12);	// rob.scala:346:7, :347:34, :458:7, :459:33, :484:56, :485:10, :486:24, :499:7, :500:28, :585:72
-      T_35634_13 <= (~T_47563 | ~_GEN_429) & ~T_42624 & _GEN_551 & (_GEN_524 | T_35634_13);	// rob.scala:346:7, :347:34, :458:7, :459:33, :484:56, :485:10, :486:24, :499:7, :500:28, :585:72
-      T_35634_14 <= (~T_47563 | ~_GEN_430) & ~T_42726 & _GEN_552 & (_GEN_525 | T_35634_14);	// rob.scala:346:7, :347:34, :458:7, :459:33, :484:56, :485:10, :486:24, :499:7, :500:28, :585:72
-      T_35634_15 <= (~T_47563 | ~_GEN_431) & ~T_42828 & _GEN_553 & (_GEN_526 | T_35634_15);	// rob.scala:346:7, :347:34, :458:7, :459:33, :484:56, :485:10, :486:24, :499:7, :500:28, :585:72
-      T_35634_16 <= (~T_47563 | ~_GEN_432) & ~T_42930 & _GEN_554 & (_GEN_527 | T_35634_16);	// rob.scala:346:7, :347:34, :458:7, :459:33, :484:56, :485:10, :486:24, :499:7, :500:28, :585:72
-      T_35634_17 <= (~T_47563 | ~_GEN_433) & ~T_43032 & _GEN_555 & (_GEN_528 | T_35634_17);	// rob.scala:346:7, :347:34, :458:7, :459:33, :484:56, :485:10, :486:24, :499:7, :500:28, :585:72
-      T_35634_18 <= (~T_47563 | ~_GEN_434) & ~T_43134 & _GEN_556 & (_GEN_529 | T_35634_18);	// rob.scala:346:7, :347:34, :458:7, :459:33, :484:56, :485:10, :486:24, :499:7, :500:28, :585:72
-      T_35634_19 <= (~T_47563 | ~_GEN_435) & ~T_43236 & _GEN_557 & (_GEN_530 | T_35634_19);	// rob.scala:346:7, :347:34, :458:7, :459:33, :484:56, :485:10, :486:24, :499:7, :500:28, :585:72
-      T_35634_20 <= (~T_47563 | ~_GEN_436) & ~T_43338 & _GEN_558 & (_GEN_531 | T_35634_20);	// rob.scala:346:7, :347:34, :458:7, :459:33, :484:56, :485:10, :486:24, :499:7, :500:28, :585:72
-      T_35634_21 <= (~T_47563 | ~_GEN_437) & ~T_43440 & _GEN_559 & (_GEN_532 | T_35634_21);	// rob.scala:346:7, :347:34, :458:7, :459:33, :484:56, :485:10, :486:24, :499:7, :500:28, :585:72
-      T_35634_22 <= (~T_47563 | ~_GEN_438) & ~T_43542 & _GEN_560 & (_GEN_533 | T_35634_22);	// rob.scala:346:7, :347:34, :458:7, :459:33, :484:56, :485:10, :486:24, :499:7, :500:28, :585:72
-      T_35634_23 <= (~T_47563 | ~_GEN_439) & ~T_43644 & _GEN_561 & (_GEN_534 | T_35634_23);	// rob.scala:346:7, :347:34, :458:7, :459:33, :484:56, :485:10, :486:24, :499:7, :500:28, :585:72
+      T_35634_10 <=
+        (~T_47563 | ~_GEN_426) & ~T_42318 & _GEN_548 & (_GEN_521 | T_35634_10);	// rob.scala:346:7, :347:34, :458:7, :459:33, :484:56, :485:10, :486:24, :499:7, :500:28, :585:72
+      T_35634_11 <=
+        (~T_47563 | ~_GEN_427) & ~T_42420 & _GEN_549 & (_GEN_522 | T_35634_11);	// rob.scala:346:7, :347:34, :458:7, :459:33, :484:56, :485:10, :486:24, :499:7, :500:28, :585:72
+      T_35634_12 <=
+        (~T_47563 | ~_GEN_428) & ~T_42522 & _GEN_550 & (_GEN_523 | T_35634_12);	// rob.scala:346:7, :347:34, :458:7, :459:33, :484:56, :485:10, :486:24, :499:7, :500:28, :585:72
+      T_35634_13 <=
+        (~T_47563 | ~_GEN_429) & ~T_42624 & _GEN_551 & (_GEN_524 | T_35634_13);	// rob.scala:346:7, :347:34, :458:7, :459:33, :484:56, :485:10, :486:24, :499:7, :500:28, :585:72
+      T_35634_14 <=
+        (~T_47563 | ~_GEN_430) & ~T_42726 & _GEN_552 & (_GEN_525 | T_35634_14);	// rob.scala:346:7, :347:34, :458:7, :459:33, :484:56, :485:10, :486:24, :499:7, :500:28, :585:72
+      T_35634_15 <=
+        (~T_47563 | ~_GEN_431) & ~T_42828 & _GEN_553 & (_GEN_526 | T_35634_15);	// rob.scala:346:7, :347:34, :458:7, :459:33, :484:56, :485:10, :486:24, :499:7, :500:28, :585:72
+      T_35634_16 <=
+        (~T_47563 | ~_GEN_432) & ~T_42930 & _GEN_554 & (_GEN_527 | T_35634_16);	// rob.scala:346:7, :347:34, :458:7, :459:33, :484:56, :485:10, :486:24, :499:7, :500:28, :585:72
+      T_35634_17 <=
+        (~T_47563 | ~_GEN_433) & ~T_43032 & _GEN_555 & (_GEN_528 | T_35634_17);	// rob.scala:346:7, :347:34, :458:7, :459:33, :484:56, :485:10, :486:24, :499:7, :500:28, :585:72
+      T_35634_18 <=
+        (~T_47563 | ~_GEN_434) & ~T_43134 & _GEN_556 & (_GEN_529 | T_35634_18);	// rob.scala:346:7, :347:34, :458:7, :459:33, :484:56, :485:10, :486:24, :499:7, :500:28, :585:72
+      T_35634_19 <=
+        (~T_47563 | ~_GEN_435) & ~T_43236 & _GEN_557 & (_GEN_530 | T_35634_19);	// rob.scala:346:7, :347:34, :458:7, :459:33, :484:56, :485:10, :486:24, :499:7, :500:28, :585:72
+      T_35634_20 <=
+        (~T_47563 | ~_GEN_436) & ~T_43338 & _GEN_558 & (_GEN_531 | T_35634_20);	// rob.scala:346:7, :347:34, :458:7, :459:33, :484:56, :485:10, :486:24, :499:7, :500:28, :585:72
+      T_35634_21 <=
+        (~T_47563 | ~_GEN_437) & ~T_43440 & _GEN_559 & (_GEN_532 | T_35634_21);	// rob.scala:346:7, :347:34, :458:7, :459:33, :484:56, :485:10, :486:24, :499:7, :500:28, :585:72
+      T_35634_22 <=
+        (~T_47563 | ~_GEN_438) & ~T_43542 & _GEN_560 & (_GEN_533 | T_35634_22);	// rob.scala:346:7, :347:34, :458:7, :459:33, :484:56, :485:10, :486:24, :499:7, :500:28, :585:72
+      T_35634_23 <=
+        (~T_47563 | ~_GEN_439) & ~T_43644 & _GEN_561 & (_GEN_534 | T_35634_23);	// rob.scala:346:7, :347:34, :458:7, :459:33, :484:56, :485:10, :486:24, :499:7, :500:28, :585:72
     end
     if (T_47875) begin	// rob.scala:659:51
       if (T_47991) begin	// rob.scala:676:7
         if (T_47869) begin	// rob.scala:656:40
           r_xcpt_uop_valid <= io_dis_uops_0_valid;
           r_xcpt_uop_iw_state <= io_dis_uops_0_iw_state;
           r_xcpt_uop_uopc <= io_dis_uops_0_uopc;
@@ -9931,19 +13943,23 @@
           r_xcpt_uop_allocate_brtag <= io_dis_uops_0_allocate_brtag;
           r_xcpt_uop_is_br_or_jmp <= io_dis_uops_0_is_br_or_jmp;
           r_xcpt_uop_is_jump <= io_dis_uops_0_is_jump;
           r_xcpt_uop_is_jal <= io_dis_uops_0_is_jal;
           r_xcpt_uop_is_ret <= io_dis_uops_0_is_ret;
           r_xcpt_uop_is_call <= io_dis_uops_0_is_call;
           r_xcpt_uop_br_tag <= io_dis_uops_0_br_tag;
-          r_xcpt_uop_br_prediction_bpd_predict_val <= io_dis_uops_0_br_prediction_bpd_predict_val;
-          r_xcpt_uop_br_prediction_bpd_predict_taken <= io_dis_uops_0_br_prediction_bpd_predict_taken;
+          r_xcpt_uop_br_prediction_bpd_predict_val <=
+            io_dis_uops_0_br_prediction_bpd_predict_val;
+          r_xcpt_uop_br_prediction_bpd_predict_taken <=
+            io_dis_uops_0_br_prediction_bpd_predict_taken;
           r_xcpt_uop_br_prediction_btb_hit <= io_dis_uops_0_br_prediction_btb_hit;
-          r_xcpt_uop_br_prediction_btb_predicted <= io_dis_uops_0_br_prediction_btb_predicted;
-          r_xcpt_uop_br_prediction_is_br_or_jalr <= io_dis_uops_0_br_prediction_is_br_or_jalr;
+          r_xcpt_uop_br_prediction_btb_predicted <=
+            io_dis_uops_0_br_prediction_btb_predicted;
+          r_xcpt_uop_br_prediction_is_br_or_jalr <=
+            io_dis_uops_0_br_prediction_is_br_or_jalr;
           r_xcpt_uop_stat_brjmp_mispredicted <= io_dis_uops_0_stat_brjmp_mispredicted;
           r_xcpt_uop_stat_btb_made_pred <= io_dis_uops_0_stat_btb_made_pred;
           r_xcpt_uop_stat_btb_mispredicted <= io_dis_uops_0_stat_btb_mispredicted;
           r_xcpt_uop_stat_bpd_made_pred <= io_dis_uops_0_stat_bpd_made_pred;
           r_xcpt_uop_stat_bpd_mispredicted <= io_dis_uops_0_stat_bpd_mispredicted;
           r_xcpt_uop_fetch_pc_lob <= io_dis_uops_0_fetch_pc_lob;
           r_xcpt_uop_imm_packed <= io_dis_uops_0_imm_packed;
@@ -10010,19 +14026,23 @@
           r_xcpt_uop_allocate_brtag <= io_dis_uops_1_allocate_brtag;
           r_xcpt_uop_is_br_or_jmp <= io_dis_uops_1_is_br_or_jmp;
           r_xcpt_uop_is_jump <= io_dis_uops_1_is_jump;
           r_xcpt_uop_is_jal <= io_dis_uops_1_is_jal;
           r_xcpt_uop_is_ret <= io_dis_uops_1_is_ret;
           r_xcpt_uop_is_call <= io_dis_uops_1_is_call;
           r_xcpt_uop_br_tag <= io_dis_uops_1_br_tag;
-          r_xcpt_uop_br_prediction_bpd_predict_val <= io_dis_uops_1_br_prediction_bpd_predict_val;
-          r_xcpt_uop_br_prediction_bpd_predict_taken <= io_dis_uops_1_br_prediction_bpd_predict_taken;
+          r_xcpt_uop_br_prediction_bpd_predict_val <=
+            io_dis_uops_1_br_prediction_bpd_predict_val;
+          r_xcpt_uop_br_prediction_bpd_predict_taken <=
+            io_dis_uops_1_br_prediction_bpd_predict_taken;
           r_xcpt_uop_br_prediction_btb_hit <= io_dis_uops_1_br_prediction_btb_hit;
-          r_xcpt_uop_br_prediction_btb_predicted <= io_dis_uops_1_br_prediction_btb_predicted;
-          r_xcpt_uop_br_prediction_is_br_or_jalr <= io_dis_uops_1_br_prediction_is_br_or_jalr;
+          r_xcpt_uop_br_prediction_btb_predicted <=
+            io_dis_uops_1_br_prediction_btb_predicted;
+          r_xcpt_uop_br_prediction_is_br_or_jalr <=
+            io_dis_uops_1_br_prediction_is_br_or_jalr;
           r_xcpt_uop_stat_brjmp_mispredicted <= io_dis_uops_1_stat_brjmp_mispredicted;
           r_xcpt_uop_stat_btb_made_pred <= io_dis_uops_1_stat_btb_made_pred;
           r_xcpt_uop_stat_btb_mispredicted <= io_dis_uops_1_stat_btb_mispredicted;
           r_xcpt_uop_stat_bpd_made_pred <= io_dis_uops_1_stat_bpd_made_pred;
           r_xcpt_uop_stat_bpd_mispredicted <= io_dis_uops_1_stat_bpd_mispredicted;
           r_xcpt_uop_fetch_pc_lob <= io_dis_uops_1_fetch_pc_lob;
           r_xcpt_uop_imm_packed <= io_dis_uops_1_imm_packed;
@@ -10092,19 +14112,23 @@
           r_xcpt_uop_allocate_brtag <= io_lxcpt_bits_uop_allocate_brtag;
           r_xcpt_uop_is_br_or_jmp <= io_lxcpt_bits_uop_is_br_or_jmp;
           r_xcpt_uop_is_jump <= io_lxcpt_bits_uop_is_jump;
           r_xcpt_uop_is_jal <= io_lxcpt_bits_uop_is_jal;
           r_xcpt_uop_is_ret <= io_lxcpt_bits_uop_is_ret;
           r_xcpt_uop_is_call <= io_lxcpt_bits_uop_is_call;
           r_xcpt_uop_br_tag <= io_lxcpt_bits_uop_br_tag;
-          r_xcpt_uop_br_prediction_bpd_predict_val <= io_lxcpt_bits_uop_br_prediction_bpd_predict_val;
-          r_xcpt_uop_br_prediction_bpd_predict_taken <= io_lxcpt_bits_uop_br_prediction_bpd_predict_taken;
+          r_xcpt_uop_br_prediction_bpd_predict_val <=
+            io_lxcpt_bits_uop_br_prediction_bpd_predict_val;
+          r_xcpt_uop_br_prediction_bpd_predict_taken <=
+            io_lxcpt_bits_uop_br_prediction_bpd_predict_taken;
           r_xcpt_uop_br_prediction_btb_hit <= io_lxcpt_bits_uop_br_prediction_btb_hit;
-          r_xcpt_uop_br_prediction_btb_predicted <= io_lxcpt_bits_uop_br_prediction_btb_predicted;
-          r_xcpt_uop_br_prediction_is_br_or_jalr <= io_lxcpt_bits_uop_br_prediction_is_br_or_jalr;
+          r_xcpt_uop_br_prediction_btb_predicted <=
+            io_lxcpt_bits_uop_br_prediction_btb_predicted;
+          r_xcpt_uop_br_prediction_is_br_or_jalr <=
+            io_lxcpt_bits_uop_br_prediction_is_br_or_jalr;
           r_xcpt_uop_stat_brjmp_mispredicted <= io_lxcpt_bits_uop_stat_brjmp_mispredicted;
           r_xcpt_uop_stat_btb_made_pred <= io_lxcpt_bits_uop_stat_btb_made_pred;
           r_xcpt_uop_stat_btb_mispredicted <= io_lxcpt_bits_uop_stat_btb_mispredicted;
           r_xcpt_uop_stat_bpd_made_pred <= io_lxcpt_bits_uop_stat_bpd_made_pred;
           r_xcpt_uop_stat_bpd_mispredicted <= io_lxcpt_bits_uop_stat_bpd_mispredicted;
           r_xcpt_uop_fetch_pc_lob <= io_lxcpt_bits_uop_fetch_pc_lob;
           r_xcpt_uop_imm_packed <= io_lxcpt_bits_uop_imm_packed;
@@ -10170,19 +14194,23 @@
           r_xcpt_uop_allocate_brtag <= io_bxcpt_bits_uop_allocate_brtag;
           r_xcpt_uop_is_br_or_jmp <= io_bxcpt_bits_uop_is_br_or_jmp;
           r_xcpt_uop_is_jump <= io_bxcpt_bits_uop_is_jump;
           r_xcpt_uop_is_jal <= io_bxcpt_bits_uop_is_jal;
           r_xcpt_uop_is_ret <= io_bxcpt_bits_uop_is_ret;
           r_xcpt_uop_is_call <= io_bxcpt_bits_uop_is_call;
           r_xcpt_uop_br_tag <= io_bxcpt_bits_uop_br_tag;
-          r_xcpt_uop_br_prediction_bpd_predict_val <= io_bxcpt_bits_uop_br_prediction_bpd_predict_val;
-          r_xcpt_uop_br_prediction_bpd_predict_taken <= io_bxcpt_bits_uop_br_prediction_bpd_predict_taken;
+          r_xcpt_uop_br_prediction_bpd_predict_val <=
+            io_bxcpt_bits_uop_br_prediction_bpd_predict_val;
+          r_xcpt_uop_br_prediction_bpd_predict_taken <=
+            io_bxcpt_bits_uop_br_prediction_bpd_predict_taken;
           r_xcpt_uop_br_prediction_btb_hit <= io_bxcpt_bits_uop_br_prediction_btb_hit;
-          r_xcpt_uop_br_prediction_btb_predicted <= io_bxcpt_bits_uop_br_prediction_btb_predicted;
-          r_xcpt_uop_br_prediction_is_br_or_jalr <= io_bxcpt_bits_uop_br_prediction_is_br_or_jalr;
+          r_xcpt_uop_br_prediction_btb_predicted <=
+            io_bxcpt_bits_uop_br_prediction_btb_predicted;
+          r_xcpt_uop_br_prediction_is_br_or_jalr <=
+            io_bxcpt_bits_uop_br_prediction_is_br_or_jalr;
           r_xcpt_uop_stat_brjmp_mispredicted <= io_bxcpt_bits_uop_stat_brjmp_mispredicted;
           r_xcpt_uop_stat_btb_made_pred <= io_bxcpt_bits_uop_stat_btb_made_pred;
           r_xcpt_uop_stat_btb_mispredicted <= io_bxcpt_bits_uop_stat_btb_mispredicted;
           r_xcpt_uop_stat_bpd_made_pred <= io_bxcpt_bits_uop_stat_bpd_made_pred;
           r_xcpt_uop_stat_bpd_mispredicted <= io_bxcpt_bits_uop_stat_bpd_mispredicted;
           r_xcpt_uop_fetch_pc_lob <= io_bxcpt_bits_uop_fetch_pc_lob;
           r_xcpt_uop_imm_packed <= io_bxcpt_bits_uop_imm_packed;
@@ -10222,15 +14250,16 @@
           r_xcpt_uop_fp_val <= io_bxcpt_bits_uop_fp_val;
           r_xcpt_uop_fp_single <= io_bxcpt_bits_uop_fp_single;
           r_xcpt_uop_xcpt_if <= io_bxcpt_bits_uop_xcpt_if;
           r_xcpt_uop_replay_if <= io_bxcpt_bits_uop_replay_if;
           r_xcpt_uop_debug_wdata <= io_bxcpt_bits_uop_debug_wdata;
           r_xcpt_uop_debug_events_fetch_seq <= io_bxcpt_bits_uop_debug_events_fetch_seq;
         end
-        r_xcpt_uop_exc_cause <= {60'h0, io_lxcpt_valid ? io_lxcpt_bits_cause : io_bxcpt_bits_cause};	// rob.scala:594:45, :671:{37,43}
+        r_xcpt_uop_exc_cause <=
+          {60'h0, io_lxcpt_valid ? io_lxcpt_bits_cause : io_bxcpt_bits_cause};	// rob.scala:594:45, :671:{37,43}
         if (io_lxcpt_valid)
           r_xcpt_badvaddr <= io_lxcpt_bits_badvaddr;
         else
           r_xcpt_badvaddr <= io_bxcpt_bits_badvaddr;
       end
     end
     r_xcpt_uop_br_mask <= ({8{~io_brinfo_valid}} | ~io_brinfo_mask) & _GEN_537;	// rob.scala:652:18, :660:4, :676:7, util.scala:32:{17,47}
@@ -10257,16 +14286,18 @@
       T_26182_0_allocate_brtag <= io_dis_uops_0_allocate_brtag;
       T_26182_0_is_br_or_jmp <= io_dis_uops_0_is_br_or_jmp;
       T_26182_0_is_jump <= io_dis_uops_0_is_jump;
       T_26182_0_is_jal <= io_dis_uops_0_is_jal;
       T_26182_0_is_ret <= io_dis_uops_0_is_ret;
       T_26182_0_is_call <= io_dis_uops_0_is_call;
       T_26182_0_br_tag <= io_dis_uops_0_br_tag;
-      T_26182_0_br_prediction_bpd_predict_val <= io_dis_uops_0_br_prediction_bpd_predict_val;
-      T_26182_0_br_prediction_bpd_predict_taken <= io_dis_uops_0_br_prediction_bpd_predict_taken;
+      T_26182_0_br_prediction_bpd_predict_val <=
+        io_dis_uops_0_br_prediction_bpd_predict_val;
+      T_26182_0_br_prediction_bpd_predict_taken <=
+        io_dis_uops_0_br_prediction_bpd_predict_taken;
       T_26182_0_br_prediction_btb_hit <= io_dis_uops_0_br_prediction_btb_hit;
       T_26182_0_br_prediction_btb_predicted <= io_dis_uops_0_br_prediction_btb_predicted;
       T_26182_0_br_prediction_is_br_or_jalr <= io_dis_uops_0_br_prediction_is_br_or_jalr;
       T_26182_0_fetch_pc_lob <= io_dis_uops_0_fetch_pc_lob;
       T_26182_0_imm_packed <= io_dis_uops_0_imm_packed;
       T_26182_0_csr_addr <= io_dis_uops_0_csr_addr;
       T_26182_0_rob_idx <= io_dis_uops_0_rob_idx;
@@ -10339,16 +14370,19 @@
       T_26182_0_stat_btb_made_pred <= io_brinfo_btb_made_pred;
       T_26182_0_stat_btb_mispredicted <= io_brinfo_btb_mispredict;
       T_26182_0_stat_bpd_made_pred <= io_brinfo_bpd_made_pred;
       T_26182_0_stat_bpd_mispredicted <= io_brinfo_bpd_mispredict;
     end
     else begin	// rob.scala:346:7, :401:7, :402:72
       if (io_dis_valids_0)
-        T_26182_0_stat_brjmp_mispredicted <= (|rob_tail) & ((|rob_tail) ? T_26182_0_stat_brjmp_mispredicted :
-                                                                io_dis_uops_0_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
+        T_26182_0_stat_brjmp_mispredicted <=
+          (|rob_tail)
+          & ((|rob_tail)
+               ? T_26182_0_stat_brjmp_mispredicted
+               : io_dis_uops_0_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
       if (_GEN_392) begin	// rob.scala:346:7, :350:34
       end
       else begin	// rob.scala:346:7, :350:34
         T_26182_0_stat_btb_made_pred <= io_dis_uops_0_stat_btb_made_pred;
         T_26182_0_stat_btb_mispredicted <= io_dis_uops_0_stat_btb_mispredicted;
         T_26182_0_stat_bpd_made_pred <= io_dis_uops_0_stat_bpd_made_pred;
         T_26182_0_stat_bpd_mispredicted <= io_dis_uops_0_stat_bpd_mispredicted;
@@ -10385,16 +14419,18 @@
       T_26182_1_allocate_brtag <= io_dis_uops_0_allocate_brtag;
       T_26182_1_is_br_or_jmp <= io_dis_uops_0_is_br_or_jmp;
       T_26182_1_is_jump <= io_dis_uops_0_is_jump;
       T_26182_1_is_jal <= io_dis_uops_0_is_jal;
       T_26182_1_is_ret <= io_dis_uops_0_is_ret;
       T_26182_1_is_call <= io_dis_uops_0_is_call;
       T_26182_1_br_tag <= io_dis_uops_0_br_tag;
-      T_26182_1_br_prediction_bpd_predict_val <= io_dis_uops_0_br_prediction_bpd_predict_val;
-      T_26182_1_br_prediction_bpd_predict_taken <= io_dis_uops_0_br_prediction_bpd_predict_taken;
+      T_26182_1_br_prediction_bpd_predict_val <=
+        io_dis_uops_0_br_prediction_bpd_predict_val;
+      T_26182_1_br_prediction_bpd_predict_taken <=
+        io_dis_uops_0_br_prediction_bpd_predict_taken;
       T_26182_1_br_prediction_btb_hit <= io_dis_uops_0_br_prediction_btb_hit;
       T_26182_1_br_prediction_btb_predicted <= io_dis_uops_0_br_prediction_btb_predicted;
       T_26182_1_br_prediction_is_br_or_jalr <= io_dis_uops_0_br_prediction_is_br_or_jalr;
       T_26182_1_fetch_pc_lob <= io_dis_uops_0_fetch_pc_lob;
       T_26182_1_imm_packed <= io_dis_uops_0_imm_packed;
       T_26182_1_csr_addr <= io_dis_uops_0_csr_addr;
       T_26182_1_rob_idx <= io_dis_uops_0_rob_idx;
@@ -10461,16 +14497,19 @@
       T_26182_1_stat_btb_made_pred <= io_brinfo_btb_made_pred;
       T_26182_1_stat_btb_mispredicted <= io_brinfo_btb_mispredict;
       T_26182_1_stat_bpd_made_pred <= io_brinfo_bpd_made_pred;
       T_26182_1_stat_bpd_mispredicted <= io_brinfo_bpd_mispredict;
     end
     else begin	// rob.scala:346:7, :401:7, :402:72
       if (io_dis_valids_0)
-        T_26182_1_stat_brjmp_mispredicted <= ~_GEN_346 & (_GEN_346 ? io_dis_uops_0_stat_brjmp_mispredicted :
-                                                                T_26182_1_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
+        T_26182_1_stat_brjmp_mispredicted <=
+          ~_GEN_346
+          & (_GEN_346
+               ? io_dis_uops_0_stat_brjmp_mispredicted
+               : T_26182_1_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
       if (_GEN_347) begin	// rob.scala:346:7, :347:34
         T_26182_1_stat_btb_made_pred <= io_dis_uops_0_stat_btb_made_pred;
         T_26182_1_stat_btb_mispredicted <= io_dis_uops_0_stat_btb_mispredicted;
         T_26182_1_stat_bpd_made_pred <= io_dis_uops_0_stat_bpd_made_pred;
         T_26182_1_stat_bpd_mispredicted <= io_dis_uops_0_stat_bpd_mispredicted;
       end
     end
@@ -10503,16 +14542,18 @@
       T_26182_2_allocate_brtag <= io_dis_uops_0_allocate_brtag;
       T_26182_2_is_br_or_jmp <= io_dis_uops_0_is_br_or_jmp;
       T_26182_2_is_jump <= io_dis_uops_0_is_jump;
       T_26182_2_is_jal <= io_dis_uops_0_is_jal;
       T_26182_2_is_ret <= io_dis_uops_0_is_ret;
       T_26182_2_is_call <= io_dis_uops_0_is_call;
       T_26182_2_br_tag <= io_dis_uops_0_br_tag;
-      T_26182_2_br_prediction_bpd_predict_val <= io_dis_uops_0_br_prediction_bpd_predict_val;
-      T_26182_2_br_prediction_bpd_predict_taken <= io_dis_uops_0_br_prediction_bpd_predict_taken;
+      T_26182_2_br_prediction_bpd_predict_val <=
+        io_dis_uops_0_br_prediction_bpd_predict_val;
+      T_26182_2_br_prediction_bpd_predict_taken <=
+        io_dis_uops_0_br_prediction_bpd_predict_taken;
       T_26182_2_br_prediction_btb_hit <= io_dis_uops_0_br_prediction_btb_hit;
       T_26182_2_br_prediction_btb_predicted <= io_dis_uops_0_br_prediction_btb_predicted;
       T_26182_2_br_prediction_is_br_or_jalr <= io_dis_uops_0_br_prediction_is_br_or_jalr;
       T_26182_2_fetch_pc_lob <= io_dis_uops_0_fetch_pc_lob;
       T_26182_2_imm_packed <= io_dis_uops_0_imm_packed;
       T_26182_2_csr_addr <= io_dis_uops_0_csr_addr;
       T_26182_2_rob_idx <= io_dis_uops_0_rob_idx;
@@ -10579,16 +14620,19 @@
       T_26182_2_stat_btb_made_pred <= io_brinfo_btb_made_pred;
       T_26182_2_stat_btb_mispredicted <= io_brinfo_btb_mispredict;
       T_26182_2_stat_bpd_made_pred <= io_brinfo_bpd_made_pred;
       T_26182_2_stat_bpd_mispredicted <= io_brinfo_bpd_mispredict;
     end
     else begin	// rob.scala:346:7, :401:7, :402:72
       if (io_dis_valids_0)
-        T_26182_2_stat_brjmp_mispredicted <= ~_GEN_348 & (_GEN_348 ? io_dis_uops_0_stat_brjmp_mispredicted :
-                                                                T_26182_2_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
+        T_26182_2_stat_brjmp_mispredicted <=
+          ~_GEN_348
+          & (_GEN_348
+               ? io_dis_uops_0_stat_brjmp_mispredicted
+               : T_26182_2_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
       if (_GEN_349) begin	// rob.scala:346:7, :347:34
         T_26182_2_stat_btb_made_pred <= io_dis_uops_0_stat_btb_made_pred;
         T_26182_2_stat_btb_mispredicted <= io_dis_uops_0_stat_btb_mispredicted;
         T_26182_2_stat_bpd_made_pred <= io_dis_uops_0_stat_bpd_made_pred;
         T_26182_2_stat_bpd_mispredicted <= io_dis_uops_0_stat_bpd_mispredicted;
       end
     end
@@ -10621,16 +14665,18 @@
       T_26182_3_allocate_brtag <= io_dis_uops_0_allocate_brtag;
       T_26182_3_is_br_or_jmp <= io_dis_uops_0_is_br_or_jmp;
       T_26182_3_is_jump <= io_dis_uops_0_is_jump;
       T_26182_3_is_jal <= io_dis_uops_0_is_jal;
       T_26182_3_is_ret <= io_dis_uops_0_is_ret;
       T_26182_3_is_call <= io_dis_uops_0_is_call;
       T_26182_3_br_tag <= io_dis_uops_0_br_tag;
-      T_26182_3_br_prediction_bpd_predict_val <= io_dis_uops_0_br_prediction_bpd_predict_val;
-      T_26182_3_br_prediction_bpd_predict_taken <= io_dis_uops_0_br_prediction_bpd_predict_taken;
+      T_26182_3_br_prediction_bpd_predict_val <=
+        io_dis_uops_0_br_prediction_bpd_predict_val;
+      T_26182_3_br_prediction_bpd_predict_taken <=
+        io_dis_uops_0_br_prediction_bpd_predict_taken;
       T_26182_3_br_prediction_btb_hit <= io_dis_uops_0_br_prediction_btb_hit;
       T_26182_3_br_prediction_btb_predicted <= io_dis_uops_0_br_prediction_btb_predicted;
       T_26182_3_br_prediction_is_br_or_jalr <= io_dis_uops_0_br_prediction_is_br_or_jalr;
       T_26182_3_fetch_pc_lob <= io_dis_uops_0_fetch_pc_lob;
       T_26182_3_imm_packed <= io_dis_uops_0_imm_packed;
       T_26182_3_csr_addr <= io_dis_uops_0_csr_addr;
       T_26182_3_rob_idx <= io_dis_uops_0_rob_idx;
@@ -10697,16 +14743,19 @@
       T_26182_3_stat_btb_made_pred <= io_brinfo_btb_made_pred;
       T_26182_3_stat_btb_mispredicted <= io_brinfo_btb_mispredict;
       T_26182_3_stat_bpd_made_pred <= io_brinfo_bpd_made_pred;
       T_26182_3_stat_bpd_mispredicted <= io_brinfo_bpd_mispredict;
     end
     else begin	// rob.scala:346:7, :401:7, :402:72
       if (io_dis_valids_0)
-        T_26182_3_stat_brjmp_mispredicted <= ~_GEN_350 & (_GEN_350 ? io_dis_uops_0_stat_brjmp_mispredicted :
-                                                                T_26182_3_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
+        T_26182_3_stat_brjmp_mispredicted <=
+          ~_GEN_350
+          & (_GEN_350
+               ? io_dis_uops_0_stat_brjmp_mispredicted
+               : T_26182_3_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
       if (_GEN_351) begin	// rob.scala:346:7, :347:34
         T_26182_3_stat_btb_made_pred <= io_dis_uops_0_stat_btb_made_pred;
         T_26182_3_stat_btb_mispredicted <= io_dis_uops_0_stat_btb_mispredicted;
         T_26182_3_stat_bpd_made_pred <= io_dis_uops_0_stat_bpd_made_pred;
         T_26182_3_stat_bpd_mispredicted <= io_dis_uops_0_stat_bpd_mispredicted;
       end
     end
@@ -10739,16 +14788,18 @@
       T_26182_4_allocate_brtag <= io_dis_uops_0_allocate_brtag;
       T_26182_4_is_br_or_jmp <= io_dis_uops_0_is_br_or_jmp;
       T_26182_4_is_jump <= io_dis_uops_0_is_jump;
       T_26182_4_is_jal <= io_dis_uops_0_is_jal;
       T_26182_4_is_ret <= io_dis_uops_0_is_ret;
       T_26182_4_is_call <= io_dis_uops_0_is_call;
       T_26182_4_br_tag <= io_dis_uops_0_br_tag;
-      T_26182_4_br_prediction_bpd_predict_val <= io_dis_uops_0_br_prediction_bpd_predict_val;
-      T_26182_4_br_prediction_bpd_predict_taken <= io_dis_uops_0_br_prediction_bpd_predict_taken;
+      T_26182_4_br_prediction_bpd_predict_val <=
+        io_dis_uops_0_br_prediction_bpd_predict_val;
+      T_26182_4_br_prediction_bpd_predict_taken <=
+        io_dis_uops_0_br_prediction_bpd_predict_taken;
       T_26182_4_br_prediction_btb_hit <= io_dis_uops_0_br_prediction_btb_hit;
       T_26182_4_br_prediction_btb_predicted <= io_dis_uops_0_br_prediction_btb_predicted;
       T_26182_4_br_prediction_is_br_or_jalr <= io_dis_uops_0_br_prediction_is_br_or_jalr;
       T_26182_4_fetch_pc_lob <= io_dis_uops_0_fetch_pc_lob;
       T_26182_4_imm_packed <= io_dis_uops_0_imm_packed;
       T_26182_4_csr_addr <= io_dis_uops_0_csr_addr;
       T_26182_4_rob_idx <= io_dis_uops_0_rob_idx;
@@ -10815,16 +14866,19 @@
       T_26182_4_stat_btb_made_pred <= io_brinfo_btb_made_pred;
       T_26182_4_stat_btb_mispredicted <= io_brinfo_btb_mispredict;
       T_26182_4_stat_bpd_made_pred <= io_brinfo_bpd_made_pred;
       T_26182_4_stat_bpd_mispredicted <= io_brinfo_bpd_mispredict;
     end
     else begin	// rob.scala:346:7, :401:7, :402:72
       if (io_dis_valids_0)
-        T_26182_4_stat_brjmp_mispredicted <= ~_GEN_352 & (_GEN_352 ? io_dis_uops_0_stat_brjmp_mispredicted :
-                                                                T_26182_4_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
+        T_26182_4_stat_brjmp_mispredicted <=
+          ~_GEN_352
+          & (_GEN_352
+               ? io_dis_uops_0_stat_brjmp_mispredicted
+               : T_26182_4_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
       if (_GEN_353) begin	// rob.scala:346:7, :347:34
         T_26182_4_stat_btb_made_pred <= io_dis_uops_0_stat_btb_made_pred;
         T_26182_4_stat_btb_mispredicted <= io_dis_uops_0_stat_btb_mispredicted;
         T_26182_4_stat_bpd_made_pred <= io_dis_uops_0_stat_bpd_made_pred;
         T_26182_4_stat_bpd_mispredicted <= io_dis_uops_0_stat_bpd_mispredicted;
       end
     end
@@ -10857,16 +14911,18 @@
       T_26182_5_allocate_brtag <= io_dis_uops_0_allocate_brtag;
       T_26182_5_is_br_or_jmp <= io_dis_uops_0_is_br_or_jmp;
       T_26182_5_is_jump <= io_dis_uops_0_is_jump;
       T_26182_5_is_jal <= io_dis_uops_0_is_jal;
       T_26182_5_is_ret <= io_dis_uops_0_is_ret;
       T_26182_5_is_call <= io_dis_uops_0_is_call;
       T_26182_5_br_tag <= io_dis_uops_0_br_tag;
-      T_26182_5_br_prediction_bpd_predict_val <= io_dis_uops_0_br_prediction_bpd_predict_val;
-      T_26182_5_br_prediction_bpd_predict_taken <= io_dis_uops_0_br_prediction_bpd_predict_taken;
+      T_26182_5_br_prediction_bpd_predict_val <=
+        io_dis_uops_0_br_prediction_bpd_predict_val;
+      T_26182_5_br_prediction_bpd_predict_taken <=
+        io_dis_uops_0_br_prediction_bpd_predict_taken;
       T_26182_5_br_prediction_btb_hit <= io_dis_uops_0_br_prediction_btb_hit;
       T_26182_5_br_prediction_btb_predicted <= io_dis_uops_0_br_prediction_btb_predicted;
       T_26182_5_br_prediction_is_br_or_jalr <= io_dis_uops_0_br_prediction_is_br_or_jalr;
       T_26182_5_fetch_pc_lob <= io_dis_uops_0_fetch_pc_lob;
       T_26182_5_imm_packed <= io_dis_uops_0_imm_packed;
       T_26182_5_csr_addr <= io_dis_uops_0_csr_addr;
       T_26182_5_rob_idx <= io_dis_uops_0_rob_idx;
@@ -10933,16 +14989,19 @@
       T_26182_5_stat_btb_made_pred <= io_brinfo_btb_made_pred;
       T_26182_5_stat_btb_mispredicted <= io_brinfo_btb_mispredict;
       T_26182_5_stat_bpd_made_pred <= io_brinfo_bpd_made_pred;
       T_26182_5_stat_bpd_mispredicted <= io_brinfo_bpd_mispredict;
     end
     else begin	// rob.scala:346:7, :401:7, :402:72
       if (io_dis_valids_0)
-        T_26182_5_stat_brjmp_mispredicted <= ~_GEN_354 & (_GEN_354 ? io_dis_uops_0_stat_brjmp_mispredicted :
-                                                                T_26182_5_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
+        T_26182_5_stat_brjmp_mispredicted <=
+          ~_GEN_354
+          & (_GEN_354
+               ? io_dis_uops_0_stat_brjmp_mispredicted
+               : T_26182_5_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
       if (_GEN_355) begin	// rob.scala:346:7, :347:34
         T_26182_5_stat_btb_made_pred <= io_dis_uops_0_stat_btb_made_pred;
         T_26182_5_stat_btb_mispredicted <= io_dis_uops_0_stat_btb_mispredicted;
         T_26182_5_stat_bpd_made_pred <= io_dis_uops_0_stat_bpd_made_pred;
         T_26182_5_stat_bpd_mispredicted <= io_dis_uops_0_stat_bpd_mispredicted;
       end
     end
@@ -10975,16 +15034,18 @@
       T_26182_6_allocate_brtag <= io_dis_uops_0_allocate_brtag;
       T_26182_6_is_br_or_jmp <= io_dis_uops_0_is_br_or_jmp;
       T_26182_6_is_jump <= io_dis_uops_0_is_jump;
       T_26182_6_is_jal <= io_dis_uops_0_is_jal;
       T_26182_6_is_ret <= io_dis_uops_0_is_ret;
       T_26182_6_is_call <= io_dis_uops_0_is_call;
       T_26182_6_br_tag <= io_dis_uops_0_br_tag;
-      T_26182_6_br_prediction_bpd_predict_val <= io_dis_uops_0_br_prediction_bpd_predict_val;
-      T_26182_6_br_prediction_bpd_predict_taken <= io_dis_uops_0_br_prediction_bpd_predict_taken;
+      T_26182_6_br_prediction_bpd_predict_val <=
+        io_dis_uops_0_br_prediction_bpd_predict_val;
+      T_26182_6_br_prediction_bpd_predict_taken <=
+        io_dis_uops_0_br_prediction_bpd_predict_taken;
       T_26182_6_br_prediction_btb_hit <= io_dis_uops_0_br_prediction_btb_hit;
       T_26182_6_br_prediction_btb_predicted <= io_dis_uops_0_br_prediction_btb_predicted;
       T_26182_6_br_prediction_is_br_or_jalr <= io_dis_uops_0_br_prediction_is_br_or_jalr;
       T_26182_6_fetch_pc_lob <= io_dis_uops_0_fetch_pc_lob;
       T_26182_6_imm_packed <= io_dis_uops_0_imm_packed;
       T_26182_6_csr_addr <= io_dis_uops_0_csr_addr;
       T_26182_6_rob_idx <= io_dis_uops_0_rob_idx;
@@ -11051,16 +15112,19 @@
       T_26182_6_stat_btb_made_pred <= io_brinfo_btb_made_pred;
       T_26182_6_stat_btb_mispredicted <= io_brinfo_btb_mispredict;
       T_26182_6_stat_bpd_made_pred <= io_brinfo_bpd_made_pred;
       T_26182_6_stat_bpd_mispredicted <= io_brinfo_bpd_mispredict;
     end
     else begin	// rob.scala:346:7, :401:7, :402:72
       if (io_dis_valids_0)
-        T_26182_6_stat_brjmp_mispredicted <= ~_GEN_356 & (_GEN_356 ? io_dis_uops_0_stat_brjmp_mispredicted :
-                                                                T_26182_6_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
+        T_26182_6_stat_brjmp_mispredicted <=
+          ~_GEN_356
+          & (_GEN_356
+               ? io_dis_uops_0_stat_brjmp_mispredicted
+               : T_26182_6_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
       if (_GEN_357) begin	// rob.scala:346:7, :347:34
         T_26182_6_stat_btb_made_pred <= io_dis_uops_0_stat_btb_made_pred;
         T_26182_6_stat_btb_mispredicted <= io_dis_uops_0_stat_btb_mispredicted;
         T_26182_6_stat_bpd_made_pred <= io_dis_uops_0_stat_bpd_made_pred;
         T_26182_6_stat_bpd_mispredicted <= io_dis_uops_0_stat_bpd_mispredicted;
       end
     end
@@ -11093,16 +15157,18 @@
       T_26182_7_allocate_brtag <= io_dis_uops_0_allocate_brtag;
       T_26182_7_is_br_or_jmp <= io_dis_uops_0_is_br_or_jmp;
       T_26182_7_is_jump <= io_dis_uops_0_is_jump;
       T_26182_7_is_jal <= io_dis_uops_0_is_jal;
       T_26182_7_is_ret <= io_dis_uops_0_is_ret;
       T_26182_7_is_call <= io_dis_uops_0_is_call;
       T_26182_7_br_tag <= io_dis_uops_0_br_tag;
-      T_26182_7_br_prediction_bpd_predict_val <= io_dis_uops_0_br_prediction_bpd_predict_val;
-      T_26182_7_br_prediction_bpd_predict_taken <= io_dis_uops_0_br_prediction_bpd_predict_taken;
+      T_26182_7_br_prediction_bpd_predict_val <=
+        io_dis_uops_0_br_prediction_bpd_predict_val;
+      T_26182_7_br_prediction_bpd_predict_taken <=
+        io_dis_uops_0_br_prediction_bpd_predict_taken;
       T_26182_7_br_prediction_btb_hit <= io_dis_uops_0_br_prediction_btb_hit;
       T_26182_7_br_prediction_btb_predicted <= io_dis_uops_0_br_prediction_btb_predicted;
       T_26182_7_br_prediction_is_br_or_jalr <= io_dis_uops_0_br_prediction_is_br_or_jalr;
       T_26182_7_fetch_pc_lob <= io_dis_uops_0_fetch_pc_lob;
       T_26182_7_imm_packed <= io_dis_uops_0_imm_packed;
       T_26182_7_csr_addr <= io_dis_uops_0_csr_addr;
       T_26182_7_rob_idx <= io_dis_uops_0_rob_idx;
@@ -11169,16 +15235,19 @@
       T_26182_7_stat_btb_made_pred <= io_brinfo_btb_made_pred;
       T_26182_7_stat_btb_mispredicted <= io_brinfo_btb_mispredict;
       T_26182_7_stat_bpd_made_pred <= io_brinfo_bpd_made_pred;
       T_26182_7_stat_bpd_mispredicted <= io_brinfo_bpd_mispredict;
     end
     else begin	// rob.scala:346:7, :401:7, :402:72
       if (io_dis_valids_0)
-        T_26182_7_stat_brjmp_mispredicted <= ~_GEN_358 & (_GEN_358 ? io_dis_uops_0_stat_brjmp_mispredicted :
-                                                                T_26182_7_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
+        T_26182_7_stat_brjmp_mispredicted <=
+          ~_GEN_358
+          & (_GEN_358
+               ? io_dis_uops_0_stat_brjmp_mispredicted
+               : T_26182_7_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
       if (_GEN_359) begin	// rob.scala:346:7, :347:34
         T_26182_7_stat_btb_made_pred <= io_dis_uops_0_stat_btb_made_pred;
         T_26182_7_stat_btb_mispredicted <= io_dis_uops_0_stat_btb_mispredicted;
         T_26182_7_stat_bpd_made_pred <= io_dis_uops_0_stat_bpd_made_pred;
         T_26182_7_stat_bpd_mispredicted <= io_dis_uops_0_stat_bpd_mispredicted;
       end
     end
@@ -11211,16 +15280,18 @@
       T_26182_8_allocate_brtag <= io_dis_uops_0_allocate_brtag;
       T_26182_8_is_br_or_jmp <= io_dis_uops_0_is_br_or_jmp;
       T_26182_8_is_jump <= io_dis_uops_0_is_jump;
       T_26182_8_is_jal <= io_dis_uops_0_is_jal;
       T_26182_8_is_ret <= io_dis_uops_0_is_ret;
       T_26182_8_is_call <= io_dis_uops_0_is_call;
       T_26182_8_br_tag <= io_dis_uops_0_br_tag;
-      T_26182_8_br_prediction_bpd_predict_val <= io_dis_uops_0_br_prediction_bpd_predict_val;
-      T_26182_8_br_prediction_bpd_predict_taken <= io_dis_uops_0_br_prediction_bpd_predict_taken;
+      T_26182_8_br_prediction_bpd_predict_val <=
+        io_dis_uops_0_br_prediction_bpd_predict_val;
+      T_26182_8_br_prediction_bpd_predict_taken <=
+        io_dis_uops_0_br_prediction_bpd_predict_taken;
       T_26182_8_br_prediction_btb_hit <= io_dis_uops_0_br_prediction_btb_hit;
       T_26182_8_br_prediction_btb_predicted <= io_dis_uops_0_br_prediction_btb_predicted;
       T_26182_8_br_prediction_is_br_or_jalr <= io_dis_uops_0_br_prediction_is_br_or_jalr;
       T_26182_8_fetch_pc_lob <= io_dis_uops_0_fetch_pc_lob;
       T_26182_8_imm_packed <= io_dis_uops_0_imm_packed;
       T_26182_8_csr_addr <= io_dis_uops_0_csr_addr;
       T_26182_8_rob_idx <= io_dis_uops_0_rob_idx;
@@ -11287,16 +15358,19 @@
       T_26182_8_stat_btb_made_pred <= io_brinfo_btb_made_pred;
       T_26182_8_stat_btb_mispredicted <= io_brinfo_btb_mispredict;
       T_26182_8_stat_bpd_made_pred <= io_brinfo_bpd_made_pred;
       T_26182_8_stat_bpd_mispredicted <= io_brinfo_bpd_mispredict;
     end
     else begin	// rob.scala:346:7, :401:7, :402:72
       if (io_dis_valids_0)
-        T_26182_8_stat_brjmp_mispredicted <= ~_GEN_360 & (_GEN_360 ? io_dis_uops_0_stat_brjmp_mispredicted :
-                                                                T_26182_8_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
+        T_26182_8_stat_brjmp_mispredicted <=
+          ~_GEN_360
+          & (_GEN_360
+               ? io_dis_uops_0_stat_brjmp_mispredicted
+               : T_26182_8_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
       if (_GEN_361) begin	// rob.scala:346:7, :347:34
         T_26182_8_stat_btb_made_pred <= io_dis_uops_0_stat_btb_made_pred;
         T_26182_8_stat_btb_mispredicted <= io_dis_uops_0_stat_btb_mispredicted;
         T_26182_8_stat_bpd_made_pred <= io_dis_uops_0_stat_bpd_made_pred;
         T_26182_8_stat_bpd_mispredicted <= io_dis_uops_0_stat_bpd_mispredicted;
       end
     end
@@ -11329,16 +15403,18 @@
       T_26182_9_allocate_brtag <= io_dis_uops_0_allocate_brtag;
       T_26182_9_is_br_or_jmp <= io_dis_uops_0_is_br_or_jmp;
       T_26182_9_is_jump <= io_dis_uops_0_is_jump;
       T_26182_9_is_jal <= io_dis_uops_0_is_jal;
       T_26182_9_is_ret <= io_dis_uops_0_is_ret;
       T_26182_9_is_call <= io_dis_uops_0_is_call;
       T_26182_9_br_tag <= io_dis_uops_0_br_tag;
-      T_26182_9_br_prediction_bpd_predict_val <= io_dis_uops_0_br_prediction_bpd_predict_val;
-      T_26182_9_br_prediction_bpd_predict_taken <= io_dis_uops_0_br_prediction_bpd_predict_taken;
+      T_26182_9_br_prediction_bpd_predict_val <=
+        io_dis_uops_0_br_prediction_bpd_predict_val;
+      T_26182_9_br_prediction_bpd_predict_taken <=
+        io_dis_uops_0_br_prediction_bpd_predict_taken;
       T_26182_9_br_prediction_btb_hit <= io_dis_uops_0_br_prediction_btb_hit;
       T_26182_9_br_prediction_btb_predicted <= io_dis_uops_0_br_prediction_btb_predicted;
       T_26182_9_br_prediction_is_br_or_jalr <= io_dis_uops_0_br_prediction_is_br_or_jalr;
       T_26182_9_fetch_pc_lob <= io_dis_uops_0_fetch_pc_lob;
       T_26182_9_imm_packed <= io_dis_uops_0_imm_packed;
       T_26182_9_csr_addr <= io_dis_uops_0_csr_addr;
       T_26182_9_rob_idx <= io_dis_uops_0_rob_idx;
@@ -11405,16 +15481,19 @@
       T_26182_9_stat_btb_made_pred <= io_brinfo_btb_made_pred;
       T_26182_9_stat_btb_mispredicted <= io_brinfo_btb_mispredict;
       T_26182_9_stat_bpd_made_pred <= io_brinfo_bpd_made_pred;
       T_26182_9_stat_bpd_mispredicted <= io_brinfo_bpd_mispredict;
     end
     else begin	// rob.scala:346:7, :401:7, :402:72
       if (io_dis_valids_0)
-        T_26182_9_stat_brjmp_mispredicted <= ~_GEN_362 & (_GEN_362 ? io_dis_uops_0_stat_brjmp_mispredicted :
-                                                                T_26182_9_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
+        T_26182_9_stat_brjmp_mispredicted <=
+          ~_GEN_362
+          & (_GEN_362
+               ? io_dis_uops_0_stat_brjmp_mispredicted
+               : T_26182_9_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
       if (_GEN_363) begin	// rob.scala:346:7, :347:34
         T_26182_9_stat_btb_made_pred <= io_dis_uops_0_stat_btb_made_pred;
         T_26182_9_stat_btb_mispredicted <= io_dis_uops_0_stat_btb_mispredicted;
         T_26182_9_stat_bpd_made_pred <= io_dis_uops_0_stat_bpd_made_pred;
         T_26182_9_stat_bpd_mispredicted <= io_dis_uops_0_stat_bpd_mispredicted;
       end
     end
@@ -11447,16 +15526,18 @@
       T_26182_10_allocate_brtag <= io_dis_uops_0_allocate_brtag;
       T_26182_10_is_br_or_jmp <= io_dis_uops_0_is_br_or_jmp;
       T_26182_10_is_jump <= io_dis_uops_0_is_jump;
       T_26182_10_is_jal <= io_dis_uops_0_is_jal;
       T_26182_10_is_ret <= io_dis_uops_0_is_ret;
       T_26182_10_is_call <= io_dis_uops_0_is_call;
       T_26182_10_br_tag <= io_dis_uops_0_br_tag;
-      T_26182_10_br_prediction_bpd_predict_val <= io_dis_uops_0_br_prediction_bpd_predict_val;
-      T_26182_10_br_prediction_bpd_predict_taken <= io_dis_uops_0_br_prediction_bpd_predict_taken;
+      T_26182_10_br_prediction_bpd_predict_val <=
+        io_dis_uops_0_br_prediction_bpd_predict_val;
+      T_26182_10_br_prediction_bpd_predict_taken <=
+        io_dis_uops_0_br_prediction_bpd_predict_taken;
       T_26182_10_br_prediction_btb_hit <= io_dis_uops_0_br_prediction_btb_hit;
       T_26182_10_br_prediction_btb_predicted <= io_dis_uops_0_br_prediction_btb_predicted;
       T_26182_10_br_prediction_is_br_or_jalr <= io_dis_uops_0_br_prediction_is_br_or_jalr;
       T_26182_10_fetch_pc_lob <= io_dis_uops_0_fetch_pc_lob;
       T_26182_10_imm_packed <= io_dis_uops_0_imm_packed;
       T_26182_10_csr_addr <= io_dis_uops_0_csr_addr;
       T_26182_10_rob_idx <= io_dis_uops_0_rob_idx;
@@ -11523,16 +15604,19 @@
       T_26182_10_stat_btb_made_pred <= io_brinfo_btb_made_pred;
       T_26182_10_stat_btb_mispredicted <= io_brinfo_btb_mispredict;
       T_26182_10_stat_bpd_made_pred <= io_brinfo_bpd_made_pred;
       T_26182_10_stat_bpd_mispredicted <= io_brinfo_bpd_mispredict;
     end
     else begin	// rob.scala:346:7, :401:7, :402:72
       if (io_dis_valids_0)
-        T_26182_10_stat_brjmp_mispredicted <= ~_GEN_364 & (_GEN_364 ? io_dis_uops_0_stat_brjmp_mispredicted :
-                                                                T_26182_10_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
+        T_26182_10_stat_brjmp_mispredicted <=
+          ~_GEN_364
+          & (_GEN_364
+               ? io_dis_uops_0_stat_brjmp_mispredicted
+               : T_26182_10_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
       if (_GEN_365) begin	// rob.scala:346:7, :347:34
         T_26182_10_stat_btb_made_pred <= io_dis_uops_0_stat_btb_made_pred;
         T_26182_10_stat_btb_mispredicted <= io_dis_uops_0_stat_btb_mispredicted;
         T_26182_10_stat_bpd_made_pred <= io_dis_uops_0_stat_bpd_made_pred;
         T_26182_10_stat_bpd_mispredicted <= io_dis_uops_0_stat_bpd_mispredicted;
       end
     end
@@ -11565,16 +15649,18 @@
       T_26182_11_allocate_brtag <= io_dis_uops_0_allocate_brtag;
       T_26182_11_is_br_or_jmp <= io_dis_uops_0_is_br_or_jmp;
       T_26182_11_is_jump <= io_dis_uops_0_is_jump;
       T_26182_11_is_jal <= io_dis_uops_0_is_jal;
       T_26182_11_is_ret <= io_dis_uops_0_is_ret;
       T_26182_11_is_call <= io_dis_uops_0_is_call;
       T_26182_11_br_tag <= io_dis_uops_0_br_tag;
-      T_26182_11_br_prediction_bpd_predict_val <= io_dis_uops_0_br_prediction_bpd_predict_val;
-      T_26182_11_br_prediction_bpd_predict_taken <= io_dis_uops_0_br_prediction_bpd_predict_taken;
+      T_26182_11_br_prediction_bpd_predict_val <=
+        io_dis_uops_0_br_prediction_bpd_predict_val;
+      T_26182_11_br_prediction_bpd_predict_taken <=
+        io_dis_uops_0_br_prediction_bpd_predict_taken;
       T_26182_11_br_prediction_btb_hit <= io_dis_uops_0_br_prediction_btb_hit;
       T_26182_11_br_prediction_btb_predicted <= io_dis_uops_0_br_prediction_btb_predicted;
       T_26182_11_br_prediction_is_br_or_jalr <= io_dis_uops_0_br_prediction_is_br_or_jalr;
       T_26182_11_fetch_pc_lob <= io_dis_uops_0_fetch_pc_lob;
       T_26182_11_imm_packed <= io_dis_uops_0_imm_packed;
       T_26182_11_csr_addr <= io_dis_uops_0_csr_addr;
       T_26182_11_rob_idx <= io_dis_uops_0_rob_idx;
@@ -11641,16 +15727,19 @@
       T_26182_11_stat_btb_made_pred <= io_brinfo_btb_made_pred;
       T_26182_11_stat_btb_mispredicted <= io_brinfo_btb_mispredict;
       T_26182_11_stat_bpd_made_pred <= io_brinfo_bpd_made_pred;
       T_26182_11_stat_bpd_mispredicted <= io_brinfo_bpd_mispredict;
     end
     else begin	// rob.scala:346:7, :401:7, :402:72
       if (io_dis_valids_0)
-        T_26182_11_stat_brjmp_mispredicted <= ~_GEN_366 & (_GEN_366 ? io_dis_uops_0_stat_brjmp_mispredicted :
-                                                                T_26182_11_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
+        T_26182_11_stat_brjmp_mispredicted <=
+          ~_GEN_366
+          & (_GEN_366
+               ? io_dis_uops_0_stat_brjmp_mispredicted
+               : T_26182_11_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
       if (_GEN_367) begin	// rob.scala:346:7, :347:34
         T_26182_11_stat_btb_made_pred <= io_dis_uops_0_stat_btb_made_pred;
         T_26182_11_stat_btb_mispredicted <= io_dis_uops_0_stat_btb_mispredicted;
         T_26182_11_stat_bpd_made_pred <= io_dis_uops_0_stat_bpd_made_pred;
         T_26182_11_stat_bpd_mispredicted <= io_dis_uops_0_stat_bpd_mispredicted;
       end
     end
@@ -11683,16 +15772,18 @@
       T_26182_12_allocate_brtag <= io_dis_uops_0_allocate_brtag;
       T_26182_12_is_br_or_jmp <= io_dis_uops_0_is_br_or_jmp;
       T_26182_12_is_jump <= io_dis_uops_0_is_jump;
       T_26182_12_is_jal <= io_dis_uops_0_is_jal;
       T_26182_12_is_ret <= io_dis_uops_0_is_ret;
       T_26182_12_is_call <= io_dis_uops_0_is_call;
       T_26182_12_br_tag <= io_dis_uops_0_br_tag;
-      T_26182_12_br_prediction_bpd_predict_val <= io_dis_uops_0_br_prediction_bpd_predict_val;
-      T_26182_12_br_prediction_bpd_predict_taken <= io_dis_uops_0_br_prediction_bpd_predict_taken;
+      T_26182_12_br_prediction_bpd_predict_val <=
+        io_dis_uops_0_br_prediction_bpd_predict_val;
+      T_26182_12_br_prediction_bpd_predict_taken <=
+        io_dis_uops_0_br_prediction_bpd_predict_taken;
       T_26182_12_br_prediction_btb_hit <= io_dis_uops_0_br_prediction_btb_hit;
       T_26182_12_br_prediction_btb_predicted <= io_dis_uops_0_br_prediction_btb_predicted;
       T_26182_12_br_prediction_is_br_or_jalr <= io_dis_uops_0_br_prediction_is_br_or_jalr;
       T_26182_12_fetch_pc_lob <= io_dis_uops_0_fetch_pc_lob;
       T_26182_12_imm_packed <= io_dis_uops_0_imm_packed;
       T_26182_12_csr_addr <= io_dis_uops_0_csr_addr;
       T_26182_12_rob_idx <= io_dis_uops_0_rob_idx;
@@ -11759,16 +15850,19 @@
       T_26182_12_stat_btb_made_pred <= io_brinfo_btb_made_pred;
       T_26182_12_stat_btb_mispredicted <= io_brinfo_btb_mispredict;
       T_26182_12_stat_bpd_made_pred <= io_brinfo_bpd_made_pred;
       T_26182_12_stat_bpd_mispredicted <= io_brinfo_bpd_mispredict;
     end
     else begin	// rob.scala:346:7, :401:7, :402:72
       if (io_dis_valids_0)
-        T_26182_12_stat_brjmp_mispredicted <= ~_GEN_368 & (_GEN_368 ? io_dis_uops_0_stat_brjmp_mispredicted :
-                                                                T_26182_12_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
+        T_26182_12_stat_brjmp_mispredicted <=
+          ~_GEN_368
+          & (_GEN_368
+               ? io_dis_uops_0_stat_brjmp_mispredicted
+               : T_26182_12_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
       if (_GEN_369) begin	// rob.scala:346:7, :347:34
         T_26182_12_stat_btb_made_pred <= io_dis_uops_0_stat_btb_made_pred;
         T_26182_12_stat_btb_mispredicted <= io_dis_uops_0_stat_btb_mispredicted;
         T_26182_12_stat_bpd_made_pred <= io_dis_uops_0_stat_bpd_made_pred;
         T_26182_12_stat_bpd_mispredicted <= io_dis_uops_0_stat_bpd_mispredicted;
       end
     end
@@ -11801,16 +15895,18 @@
       T_26182_13_allocate_brtag <= io_dis_uops_0_allocate_brtag;
       T_26182_13_is_br_or_jmp <= io_dis_uops_0_is_br_or_jmp;
       T_26182_13_is_jump <= io_dis_uops_0_is_jump;
       T_26182_13_is_jal <= io_dis_uops_0_is_jal;
       T_26182_13_is_ret <= io_dis_uops_0_is_ret;
       T_26182_13_is_call <= io_dis_uops_0_is_call;
       T_26182_13_br_tag <= io_dis_uops_0_br_tag;
-      T_26182_13_br_prediction_bpd_predict_val <= io_dis_uops_0_br_prediction_bpd_predict_val;
-      T_26182_13_br_prediction_bpd_predict_taken <= io_dis_uops_0_br_prediction_bpd_predict_taken;
+      T_26182_13_br_prediction_bpd_predict_val <=
+        io_dis_uops_0_br_prediction_bpd_predict_val;
+      T_26182_13_br_prediction_bpd_predict_taken <=
+        io_dis_uops_0_br_prediction_bpd_predict_taken;
       T_26182_13_br_prediction_btb_hit <= io_dis_uops_0_br_prediction_btb_hit;
       T_26182_13_br_prediction_btb_predicted <= io_dis_uops_0_br_prediction_btb_predicted;
       T_26182_13_br_prediction_is_br_or_jalr <= io_dis_uops_0_br_prediction_is_br_or_jalr;
       T_26182_13_fetch_pc_lob <= io_dis_uops_0_fetch_pc_lob;
       T_26182_13_imm_packed <= io_dis_uops_0_imm_packed;
       T_26182_13_csr_addr <= io_dis_uops_0_csr_addr;
       T_26182_13_rob_idx <= io_dis_uops_0_rob_idx;
@@ -11877,16 +15973,19 @@
       T_26182_13_stat_btb_made_pred <= io_brinfo_btb_made_pred;
       T_26182_13_stat_btb_mispredicted <= io_brinfo_btb_mispredict;
       T_26182_13_stat_bpd_made_pred <= io_brinfo_bpd_made_pred;
       T_26182_13_stat_bpd_mispredicted <= io_brinfo_bpd_mispredict;
     end
     else begin	// rob.scala:346:7, :401:7, :402:72
       if (io_dis_valids_0)
-        T_26182_13_stat_brjmp_mispredicted <= ~_GEN_370 & (_GEN_370 ? io_dis_uops_0_stat_brjmp_mispredicted :
-                                                                T_26182_13_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
+        T_26182_13_stat_brjmp_mispredicted <=
+          ~_GEN_370
+          & (_GEN_370
+               ? io_dis_uops_0_stat_brjmp_mispredicted
+               : T_26182_13_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
       if (_GEN_371) begin	// rob.scala:346:7, :347:34
         T_26182_13_stat_btb_made_pred <= io_dis_uops_0_stat_btb_made_pred;
         T_26182_13_stat_btb_mispredicted <= io_dis_uops_0_stat_btb_mispredicted;
         T_26182_13_stat_bpd_made_pred <= io_dis_uops_0_stat_bpd_made_pred;
         T_26182_13_stat_bpd_mispredicted <= io_dis_uops_0_stat_bpd_mispredicted;
       end
     end
@@ -11919,16 +16018,18 @@
       T_26182_14_allocate_brtag <= io_dis_uops_0_allocate_brtag;
       T_26182_14_is_br_or_jmp <= io_dis_uops_0_is_br_or_jmp;
       T_26182_14_is_jump <= io_dis_uops_0_is_jump;
       T_26182_14_is_jal <= io_dis_uops_0_is_jal;
       T_26182_14_is_ret <= io_dis_uops_0_is_ret;
       T_26182_14_is_call <= io_dis_uops_0_is_call;
       T_26182_14_br_tag <= io_dis_uops_0_br_tag;
-      T_26182_14_br_prediction_bpd_predict_val <= io_dis_uops_0_br_prediction_bpd_predict_val;
-      T_26182_14_br_prediction_bpd_predict_taken <= io_dis_uops_0_br_prediction_bpd_predict_taken;
+      T_26182_14_br_prediction_bpd_predict_val <=
+        io_dis_uops_0_br_prediction_bpd_predict_val;
+      T_26182_14_br_prediction_bpd_predict_taken <=
+        io_dis_uops_0_br_prediction_bpd_predict_taken;
       T_26182_14_br_prediction_btb_hit <= io_dis_uops_0_br_prediction_btb_hit;
       T_26182_14_br_prediction_btb_predicted <= io_dis_uops_0_br_prediction_btb_predicted;
       T_26182_14_br_prediction_is_br_or_jalr <= io_dis_uops_0_br_prediction_is_br_or_jalr;
       T_26182_14_fetch_pc_lob <= io_dis_uops_0_fetch_pc_lob;
       T_26182_14_imm_packed <= io_dis_uops_0_imm_packed;
       T_26182_14_csr_addr <= io_dis_uops_0_csr_addr;
       T_26182_14_rob_idx <= io_dis_uops_0_rob_idx;
@@ -11995,16 +16096,19 @@
       T_26182_14_stat_btb_made_pred <= io_brinfo_btb_made_pred;
       T_26182_14_stat_btb_mispredicted <= io_brinfo_btb_mispredict;
       T_26182_14_stat_bpd_made_pred <= io_brinfo_bpd_made_pred;
       T_26182_14_stat_bpd_mispredicted <= io_brinfo_bpd_mispredict;
     end
     else begin	// rob.scala:346:7, :401:7, :402:72
       if (io_dis_valids_0)
-        T_26182_14_stat_brjmp_mispredicted <= ~_GEN_372 & (_GEN_372 ? io_dis_uops_0_stat_brjmp_mispredicted :
-                                                                T_26182_14_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
+        T_26182_14_stat_brjmp_mispredicted <=
+          ~_GEN_372
+          & (_GEN_372
+               ? io_dis_uops_0_stat_brjmp_mispredicted
+               : T_26182_14_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
       if (_GEN_373) begin	// rob.scala:346:7, :347:34
         T_26182_14_stat_btb_made_pred <= io_dis_uops_0_stat_btb_made_pred;
         T_26182_14_stat_btb_mispredicted <= io_dis_uops_0_stat_btb_mispredicted;
         T_26182_14_stat_bpd_made_pred <= io_dis_uops_0_stat_bpd_made_pred;
         T_26182_14_stat_bpd_mispredicted <= io_dis_uops_0_stat_bpd_mispredicted;
       end
     end
@@ -12037,16 +16141,18 @@
       T_26182_15_allocate_brtag <= io_dis_uops_0_allocate_brtag;
       T_26182_15_is_br_or_jmp <= io_dis_uops_0_is_br_or_jmp;
       T_26182_15_is_jump <= io_dis_uops_0_is_jump;
       T_26182_15_is_jal <= io_dis_uops_0_is_jal;
       T_26182_15_is_ret <= io_dis_uops_0_is_ret;
       T_26182_15_is_call <= io_dis_uops_0_is_call;
       T_26182_15_br_tag <= io_dis_uops_0_br_tag;
-      T_26182_15_br_prediction_bpd_predict_val <= io_dis_uops_0_br_prediction_bpd_predict_val;
-      T_26182_15_br_prediction_bpd_predict_taken <= io_dis_uops_0_br_prediction_bpd_predict_taken;
+      T_26182_15_br_prediction_bpd_predict_val <=
+        io_dis_uops_0_br_prediction_bpd_predict_val;
+      T_26182_15_br_prediction_bpd_predict_taken <=
+        io_dis_uops_0_br_prediction_bpd_predict_taken;
       T_26182_15_br_prediction_btb_hit <= io_dis_uops_0_br_prediction_btb_hit;
       T_26182_15_br_prediction_btb_predicted <= io_dis_uops_0_br_prediction_btb_predicted;
       T_26182_15_br_prediction_is_br_or_jalr <= io_dis_uops_0_br_prediction_is_br_or_jalr;
       T_26182_15_fetch_pc_lob <= io_dis_uops_0_fetch_pc_lob;
       T_26182_15_imm_packed <= io_dis_uops_0_imm_packed;
       T_26182_15_csr_addr <= io_dis_uops_0_csr_addr;
       T_26182_15_rob_idx <= io_dis_uops_0_rob_idx;
@@ -12113,16 +16219,19 @@
       T_26182_15_stat_btb_made_pred <= io_brinfo_btb_made_pred;
       T_26182_15_stat_btb_mispredicted <= io_brinfo_btb_mispredict;
       T_26182_15_stat_bpd_made_pred <= io_brinfo_bpd_made_pred;
       T_26182_15_stat_bpd_mispredicted <= io_brinfo_bpd_mispredict;
     end
     else begin	// rob.scala:346:7, :401:7, :402:72
       if (io_dis_valids_0)
-        T_26182_15_stat_brjmp_mispredicted <= ~_GEN_374 & (_GEN_374 ? io_dis_uops_0_stat_brjmp_mispredicted :
-                                                                T_26182_15_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
+        T_26182_15_stat_brjmp_mispredicted <=
+          ~_GEN_374
+          & (_GEN_374
+               ? io_dis_uops_0_stat_brjmp_mispredicted
+               : T_26182_15_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
       if (_GEN_375) begin	// rob.scala:346:7, :347:34
         T_26182_15_stat_btb_made_pred <= io_dis_uops_0_stat_btb_made_pred;
         T_26182_15_stat_btb_mispredicted <= io_dis_uops_0_stat_btb_mispredicted;
         T_26182_15_stat_bpd_made_pred <= io_dis_uops_0_stat_bpd_made_pred;
         T_26182_15_stat_bpd_mispredicted <= io_dis_uops_0_stat_bpd_mispredicted;
       end
     end
@@ -12155,16 +16264,18 @@
       T_26182_16_allocate_brtag <= io_dis_uops_0_allocate_brtag;
       T_26182_16_is_br_or_jmp <= io_dis_uops_0_is_br_or_jmp;
       T_26182_16_is_jump <= io_dis_uops_0_is_jump;
       T_26182_16_is_jal <= io_dis_uops_0_is_jal;
       T_26182_16_is_ret <= io_dis_uops_0_is_ret;
       T_26182_16_is_call <= io_dis_uops_0_is_call;
       T_26182_16_br_tag <= io_dis_uops_0_br_tag;
-      T_26182_16_br_prediction_bpd_predict_val <= io_dis_uops_0_br_prediction_bpd_predict_val;
-      T_26182_16_br_prediction_bpd_predict_taken <= io_dis_uops_0_br_prediction_bpd_predict_taken;
+      T_26182_16_br_prediction_bpd_predict_val <=
+        io_dis_uops_0_br_prediction_bpd_predict_val;
+      T_26182_16_br_prediction_bpd_predict_taken <=
+        io_dis_uops_0_br_prediction_bpd_predict_taken;
       T_26182_16_br_prediction_btb_hit <= io_dis_uops_0_br_prediction_btb_hit;
       T_26182_16_br_prediction_btb_predicted <= io_dis_uops_0_br_prediction_btb_predicted;
       T_26182_16_br_prediction_is_br_or_jalr <= io_dis_uops_0_br_prediction_is_br_or_jalr;
       T_26182_16_fetch_pc_lob <= io_dis_uops_0_fetch_pc_lob;
       T_26182_16_imm_packed <= io_dis_uops_0_imm_packed;
       T_26182_16_csr_addr <= io_dis_uops_0_csr_addr;
       T_26182_16_rob_idx <= io_dis_uops_0_rob_idx;
@@ -12231,16 +16342,19 @@
       T_26182_16_stat_btb_made_pred <= io_brinfo_btb_made_pred;
       T_26182_16_stat_btb_mispredicted <= io_brinfo_btb_mispredict;
       T_26182_16_stat_bpd_made_pred <= io_brinfo_bpd_made_pred;
       T_26182_16_stat_bpd_mispredicted <= io_brinfo_bpd_mispredict;
     end
     else begin	// rob.scala:346:7, :401:7, :402:72
       if (io_dis_valids_0)
-        T_26182_16_stat_brjmp_mispredicted <= ~_GEN_376 & (_GEN_376 ? io_dis_uops_0_stat_brjmp_mispredicted :
-                                                                T_26182_16_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
+        T_26182_16_stat_brjmp_mispredicted <=
+          ~_GEN_376
+          & (_GEN_376
+               ? io_dis_uops_0_stat_brjmp_mispredicted
+               : T_26182_16_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
       if (_GEN_377) begin	// rob.scala:346:7, :347:34
         T_26182_16_stat_btb_made_pred <= io_dis_uops_0_stat_btb_made_pred;
         T_26182_16_stat_btb_mispredicted <= io_dis_uops_0_stat_btb_mispredicted;
         T_26182_16_stat_bpd_made_pred <= io_dis_uops_0_stat_bpd_made_pred;
         T_26182_16_stat_bpd_mispredicted <= io_dis_uops_0_stat_bpd_mispredicted;
       end
     end
@@ -12273,16 +16387,18 @@
       T_26182_17_allocate_brtag <= io_dis_uops_0_allocate_brtag;
       T_26182_17_is_br_or_jmp <= io_dis_uops_0_is_br_or_jmp;
       T_26182_17_is_jump <= io_dis_uops_0_is_jump;
       T_26182_17_is_jal <= io_dis_uops_0_is_jal;
       T_26182_17_is_ret <= io_dis_uops_0_is_ret;
       T_26182_17_is_call <= io_dis_uops_0_is_call;
       T_26182_17_br_tag <= io_dis_uops_0_br_tag;
-      T_26182_17_br_prediction_bpd_predict_val <= io_dis_uops_0_br_prediction_bpd_predict_val;
-      T_26182_17_br_prediction_bpd_predict_taken <= io_dis_uops_0_br_prediction_bpd_predict_taken;
+      T_26182_17_br_prediction_bpd_predict_val <=
+        io_dis_uops_0_br_prediction_bpd_predict_val;
+      T_26182_17_br_prediction_bpd_predict_taken <=
+        io_dis_uops_0_br_prediction_bpd_predict_taken;
       T_26182_17_br_prediction_btb_hit <= io_dis_uops_0_br_prediction_btb_hit;
       T_26182_17_br_prediction_btb_predicted <= io_dis_uops_0_br_prediction_btb_predicted;
       T_26182_17_br_prediction_is_br_or_jalr <= io_dis_uops_0_br_prediction_is_br_or_jalr;
       T_26182_17_fetch_pc_lob <= io_dis_uops_0_fetch_pc_lob;
       T_26182_17_imm_packed <= io_dis_uops_0_imm_packed;
       T_26182_17_csr_addr <= io_dis_uops_0_csr_addr;
       T_26182_17_rob_idx <= io_dis_uops_0_rob_idx;
@@ -12349,16 +16465,19 @@
       T_26182_17_stat_btb_made_pred <= io_brinfo_btb_made_pred;
       T_26182_17_stat_btb_mispredicted <= io_brinfo_btb_mispredict;
       T_26182_17_stat_bpd_made_pred <= io_brinfo_bpd_made_pred;
       T_26182_17_stat_bpd_mispredicted <= io_brinfo_bpd_mispredict;
     end
     else begin	// rob.scala:346:7, :401:7, :402:72
       if (io_dis_valids_0)
-        T_26182_17_stat_brjmp_mispredicted <= ~_GEN_378 & (_GEN_378 ? io_dis_uops_0_stat_brjmp_mispredicted :
-                                                                T_26182_17_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
+        T_26182_17_stat_brjmp_mispredicted <=
+          ~_GEN_378
+          & (_GEN_378
+               ? io_dis_uops_0_stat_brjmp_mispredicted
+               : T_26182_17_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
       if (_GEN_379) begin	// rob.scala:346:7, :347:34
         T_26182_17_stat_btb_made_pred <= io_dis_uops_0_stat_btb_made_pred;
         T_26182_17_stat_btb_mispredicted <= io_dis_uops_0_stat_btb_mispredicted;
         T_26182_17_stat_bpd_made_pred <= io_dis_uops_0_stat_bpd_made_pred;
         T_26182_17_stat_bpd_mispredicted <= io_dis_uops_0_stat_bpd_mispredicted;
       end
     end
@@ -12391,16 +16510,18 @@
       T_26182_18_allocate_brtag <= io_dis_uops_0_allocate_brtag;
       T_26182_18_is_br_or_jmp <= io_dis_uops_0_is_br_or_jmp;
       T_26182_18_is_jump <= io_dis_uops_0_is_jump;
       T_26182_18_is_jal <= io_dis_uops_0_is_jal;
       T_26182_18_is_ret <= io_dis_uops_0_is_ret;
       T_26182_18_is_call <= io_dis_uops_0_is_call;
       T_26182_18_br_tag <= io_dis_uops_0_br_tag;
-      T_26182_18_br_prediction_bpd_predict_val <= io_dis_uops_0_br_prediction_bpd_predict_val;
-      T_26182_18_br_prediction_bpd_predict_taken <= io_dis_uops_0_br_prediction_bpd_predict_taken;
+      T_26182_18_br_prediction_bpd_predict_val <=
+        io_dis_uops_0_br_prediction_bpd_predict_val;
+      T_26182_18_br_prediction_bpd_predict_taken <=
+        io_dis_uops_0_br_prediction_bpd_predict_taken;
       T_26182_18_br_prediction_btb_hit <= io_dis_uops_0_br_prediction_btb_hit;
       T_26182_18_br_prediction_btb_predicted <= io_dis_uops_0_br_prediction_btb_predicted;
       T_26182_18_br_prediction_is_br_or_jalr <= io_dis_uops_0_br_prediction_is_br_or_jalr;
       T_26182_18_fetch_pc_lob <= io_dis_uops_0_fetch_pc_lob;
       T_26182_18_imm_packed <= io_dis_uops_0_imm_packed;
       T_26182_18_csr_addr <= io_dis_uops_0_csr_addr;
       T_26182_18_rob_idx <= io_dis_uops_0_rob_idx;
@@ -12467,16 +16588,19 @@
       T_26182_18_stat_btb_made_pred <= io_brinfo_btb_made_pred;
       T_26182_18_stat_btb_mispredicted <= io_brinfo_btb_mispredict;
       T_26182_18_stat_bpd_made_pred <= io_brinfo_bpd_made_pred;
       T_26182_18_stat_bpd_mispredicted <= io_brinfo_bpd_mispredict;
     end
     else begin	// rob.scala:346:7, :401:7, :402:72
       if (io_dis_valids_0)
-        T_26182_18_stat_brjmp_mispredicted <= ~_GEN_380 & (_GEN_380 ? io_dis_uops_0_stat_brjmp_mispredicted :
-                                                                T_26182_18_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
+        T_26182_18_stat_brjmp_mispredicted <=
+          ~_GEN_380
+          & (_GEN_380
+               ? io_dis_uops_0_stat_brjmp_mispredicted
+               : T_26182_18_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
       if (_GEN_381) begin	// rob.scala:346:7, :347:34
         T_26182_18_stat_btb_made_pred <= io_dis_uops_0_stat_btb_made_pred;
         T_26182_18_stat_btb_mispredicted <= io_dis_uops_0_stat_btb_mispredicted;
         T_26182_18_stat_bpd_made_pred <= io_dis_uops_0_stat_bpd_made_pred;
         T_26182_18_stat_bpd_mispredicted <= io_dis_uops_0_stat_bpd_mispredicted;
       end
     end
@@ -12509,16 +16633,18 @@
       T_26182_19_allocate_brtag <= io_dis_uops_0_allocate_brtag;
       T_26182_19_is_br_or_jmp <= io_dis_uops_0_is_br_or_jmp;
       T_26182_19_is_jump <= io_dis_uops_0_is_jump;
       T_26182_19_is_jal <= io_dis_uops_0_is_jal;
       T_26182_19_is_ret <= io_dis_uops_0_is_ret;
       T_26182_19_is_call <= io_dis_uops_0_is_call;
       T_26182_19_br_tag <= io_dis_uops_0_br_tag;
-      T_26182_19_br_prediction_bpd_predict_val <= io_dis_uops_0_br_prediction_bpd_predict_val;
-      T_26182_19_br_prediction_bpd_predict_taken <= io_dis_uops_0_br_prediction_bpd_predict_taken;
+      T_26182_19_br_prediction_bpd_predict_val <=
+        io_dis_uops_0_br_prediction_bpd_predict_val;
+      T_26182_19_br_prediction_bpd_predict_taken <=
+        io_dis_uops_0_br_prediction_bpd_predict_taken;
       T_26182_19_br_prediction_btb_hit <= io_dis_uops_0_br_prediction_btb_hit;
       T_26182_19_br_prediction_btb_predicted <= io_dis_uops_0_br_prediction_btb_predicted;
       T_26182_19_br_prediction_is_br_or_jalr <= io_dis_uops_0_br_prediction_is_br_or_jalr;
       T_26182_19_fetch_pc_lob <= io_dis_uops_0_fetch_pc_lob;
       T_26182_19_imm_packed <= io_dis_uops_0_imm_packed;
       T_26182_19_csr_addr <= io_dis_uops_0_csr_addr;
       T_26182_19_rob_idx <= io_dis_uops_0_rob_idx;
@@ -12585,16 +16711,19 @@
       T_26182_19_stat_btb_made_pred <= io_brinfo_btb_made_pred;
       T_26182_19_stat_btb_mispredicted <= io_brinfo_btb_mispredict;
       T_26182_19_stat_bpd_made_pred <= io_brinfo_bpd_made_pred;
       T_26182_19_stat_bpd_mispredicted <= io_brinfo_bpd_mispredict;
     end
     else begin	// rob.scala:346:7, :401:7, :402:72
       if (io_dis_valids_0)
-        T_26182_19_stat_brjmp_mispredicted <= ~_GEN_382 & (_GEN_382 ? io_dis_uops_0_stat_brjmp_mispredicted :
-                                                                T_26182_19_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
+        T_26182_19_stat_brjmp_mispredicted <=
+          ~_GEN_382
+          & (_GEN_382
+               ? io_dis_uops_0_stat_brjmp_mispredicted
+               : T_26182_19_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
       if (_GEN_383) begin	// rob.scala:346:7, :347:34
         T_26182_19_stat_btb_made_pred <= io_dis_uops_0_stat_btb_made_pred;
         T_26182_19_stat_btb_mispredicted <= io_dis_uops_0_stat_btb_mispredicted;
         T_26182_19_stat_bpd_made_pred <= io_dis_uops_0_stat_bpd_made_pred;
         T_26182_19_stat_bpd_mispredicted <= io_dis_uops_0_stat_bpd_mispredicted;
       end
     end
@@ -12627,16 +16756,18 @@
       T_26182_20_allocate_brtag <= io_dis_uops_0_allocate_brtag;
       T_26182_20_is_br_or_jmp <= io_dis_uops_0_is_br_or_jmp;
       T_26182_20_is_jump <= io_dis_uops_0_is_jump;
       T_26182_20_is_jal <= io_dis_uops_0_is_jal;
       T_26182_20_is_ret <= io_dis_uops_0_is_ret;
       T_26182_20_is_call <= io_dis_uops_0_is_call;
       T_26182_20_br_tag <= io_dis_uops_0_br_tag;
-      T_26182_20_br_prediction_bpd_predict_val <= io_dis_uops_0_br_prediction_bpd_predict_val;
-      T_26182_20_br_prediction_bpd_predict_taken <= io_dis_uops_0_br_prediction_bpd_predict_taken;
+      T_26182_20_br_prediction_bpd_predict_val <=
+        io_dis_uops_0_br_prediction_bpd_predict_val;
+      T_26182_20_br_prediction_bpd_predict_taken <=
+        io_dis_uops_0_br_prediction_bpd_predict_taken;
       T_26182_20_br_prediction_btb_hit <= io_dis_uops_0_br_prediction_btb_hit;
       T_26182_20_br_prediction_btb_predicted <= io_dis_uops_0_br_prediction_btb_predicted;
       T_26182_20_br_prediction_is_br_or_jalr <= io_dis_uops_0_br_prediction_is_br_or_jalr;
       T_26182_20_fetch_pc_lob <= io_dis_uops_0_fetch_pc_lob;
       T_26182_20_imm_packed <= io_dis_uops_0_imm_packed;
       T_26182_20_csr_addr <= io_dis_uops_0_csr_addr;
       T_26182_20_rob_idx <= io_dis_uops_0_rob_idx;
@@ -12703,16 +16834,19 @@
       T_26182_20_stat_btb_made_pred <= io_brinfo_btb_made_pred;
       T_26182_20_stat_btb_mispredicted <= io_brinfo_btb_mispredict;
       T_26182_20_stat_bpd_made_pred <= io_brinfo_bpd_made_pred;
       T_26182_20_stat_bpd_mispredicted <= io_brinfo_bpd_mispredict;
     end
     else begin	// rob.scala:346:7, :401:7, :402:72
       if (io_dis_valids_0)
-        T_26182_20_stat_brjmp_mispredicted <= ~_GEN_384 & (_GEN_384 ? io_dis_uops_0_stat_brjmp_mispredicted :
-                                                                T_26182_20_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
+        T_26182_20_stat_brjmp_mispredicted <=
+          ~_GEN_384
+          & (_GEN_384
+               ? io_dis_uops_0_stat_brjmp_mispredicted
+               : T_26182_20_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
       if (_GEN_385) begin	// rob.scala:346:7, :347:34
         T_26182_20_stat_btb_made_pred <= io_dis_uops_0_stat_btb_made_pred;
         T_26182_20_stat_btb_mispredicted <= io_dis_uops_0_stat_btb_mispredicted;
         T_26182_20_stat_bpd_made_pred <= io_dis_uops_0_stat_bpd_made_pred;
         T_26182_20_stat_bpd_mispredicted <= io_dis_uops_0_stat_bpd_mispredicted;
       end
     end
@@ -12745,16 +16879,18 @@
       T_26182_21_allocate_brtag <= io_dis_uops_0_allocate_brtag;
       T_26182_21_is_br_or_jmp <= io_dis_uops_0_is_br_or_jmp;
       T_26182_21_is_jump <= io_dis_uops_0_is_jump;
       T_26182_21_is_jal <= io_dis_uops_0_is_jal;
       T_26182_21_is_ret <= io_dis_uops_0_is_ret;
       T_26182_21_is_call <= io_dis_uops_0_is_call;
       T_26182_21_br_tag <= io_dis_uops_0_br_tag;
-      T_26182_21_br_prediction_bpd_predict_val <= io_dis_uops_0_br_prediction_bpd_predict_val;
-      T_26182_21_br_prediction_bpd_predict_taken <= io_dis_uops_0_br_prediction_bpd_predict_taken;
+      T_26182_21_br_prediction_bpd_predict_val <=
+        io_dis_uops_0_br_prediction_bpd_predict_val;
+      T_26182_21_br_prediction_bpd_predict_taken <=
+        io_dis_uops_0_br_prediction_bpd_predict_taken;
       T_26182_21_br_prediction_btb_hit <= io_dis_uops_0_br_prediction_btb_hit;
       T_26182_21_br_prediction_btb_predicted <= io_dis_uops_0_br_prediction_btb_predicted;
       T_26182_21_br_prediction_is_br_or_jalr <= io_dis_uops_0_br_prediction_is_br_or_jalr;
       T_26182_21_fetch_pc_lob <= io_dis_uops_0_fetch_pc_lob;
       T_26182_21_imm_packed <= io_dis_uops_0_imm_packed;
       T_26182_21_csr_addr <= io_dis_uops_0_csr_addr;
       T_26182_21_rob_idx <= io_dis_uops_0_rob_idx;
@@ -12821,16 +16957,19 @@
       T_26182_21_stat_btb_made_pred <= io_brinfo_btb_made_pred;
       T_26182_21_stat_btb_mispredicted <= io_brinfo_btb_mispredict;
       T_26182_21_stat_bpd_made_pred <= io_brinfo_bpd_made_pred;
       T_26182_21_stat_bpd_mispredicted <= io_brinfo_bpd_mispredict;
     end
     else begin	// rob.scala:346:7, :401:7, :402:72
       if (io_dis_valids_0)
-        T_26182_21_stat_brjmp_mispredicted <= ~_GEN_386 & (_GEN_386 ? io_dis_uops_0_stat_brjmp_mispredicted :
-                                                                T_26182_21_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
+        T_26182_21_stat_brjmp_mispredicted <=
+          ~_GEN_386
+          & (_GEN_386
+               ? io_dis_uops_0_stat_brjmp_mispredicted
+               : T_26182_21_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
       if (_GEN_387) begin	// rob.scala:346:7, :347:34
         T_26182_21_stat_btb_made_pred <= io_dis_uops_0_stat_btb_made_pred;
         T_26182_21_stat_btb_mispredicted <= io_dis_uops_0_stat_btb_mispredicted;
         T_26182_21_stat_bpd_made_pred <= io_dis_uops_0_stat_bpd_made_pred;
         T_26182_21_stat_bpd_mispredicted <= io_dis_uops_0_stat_bpd_mispredicted;
       end
     end
@@ -12863,16 +17002,18 @@
       T_26182_22_allocate_brtag <= io_dis_uops_0_allocate_brtag;
       T_26182_22_is_br_or_jmp <= io_dis_uops_0_is_br_or_jmp;
       T_26182_22_is_jump <= io_dis_uops_0_is_jump;
       T_26182_22_is_jal <= io_dis_uops_0_is_jal;
       T_26182_22_is_ret <= io_dis_uops_0_is_ret;
       T_26182_22_is_call <= io_dis_uops_0_is_call;
       T_26182_22_br_tag <= io_dis_uops_0_br_tag;
-      T_26182_22_br_prediction_bpd_predict_val <= io_dis_uops_0_br_prediction_bpd_predict_val;
-      T_26182_22_br_prediction_bpd_predict_taken <= io_dis_uops_0_br_prediction_bpd_predict_taken;
+      T_26182_22_br_prediction_bpd_predict_val <=
+        io_dis_uops_0_br_prediction_bpd_predict_val;
+      T_26182_22_br_prediction_bpd_predict_taken <=
+        io_dis_uops_0_br_prediction_bpd_predict_taken;
       T_26182_22_br_prediction_btb_hit <= io_dis_uops_0_br_prediction_btb_hit;
       T_26182_22_br_prediction_btb_predicted <= io_dis_uops_0_br_prediction_btb_predicted;
       T_26182_22_br_prediction_is_br_or_jalr <= io_dis_uops_0_br_prediction_is_br_or_jalr;
       T_26182_22_fetch_pc_lob <= io_dis_uops_0_fetch_pc_lob;
       T_26182_22_imm_packed <= io_dis_uops_0_imm_packed;
       T_26182_22_csr_addr <= io_dis_uops_0_csr_addr;
       T_26182_22_rob_idx <= io_dis_uops_0_rob_idx;
@@ -12939,16 +17080,19 @@
       T_26182_22_stat_btb_made_pred <= io_brinfo_btb_made_pred;
       T_26182_22_stat_btb_mispredicted <= io_brinfo_btb_mispredict;
       T_26182_22_stat_bpd_made_pred <= io_brinfo_bpd_made_pred;
       T_26182_22_stat_bpd_mispredicted <= io_brinfo_bpd_mispredict;
     end
     else begin	// rob.scala:346:7, :401:7, :402:72
       if (io_dis_valids_0)
-        T_26182_22_stat_brjmp_mispredicted <= ~_GEN_388 & (_GEN_388 ? io_dis_uops_0_stat_brjmp_mispredicted :
-                                                                T_26182_22_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
+        T_26182_22_stat_brjmp_mispredicted <=
+          ~_GEN_388
+          & (_GEN_388
+               ? io_dis_uops_0_stat_brjmp_mispredicted
+               : T_26182_22_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
       if (_GEN_389) begin	// rob.scala:346:7, :347:34
         T_26182_22_stat_btb_made_pred <= io_dis_uops_0_stat_btb_made_pred;
         T_26182_22_stat_btb_mispredicted <= io_dis_uops_0_stat_btb_mispredicted;
         T_26182_22_stat_bpd_made_pred <= io_dis_uops_0_stat_bpd_made_pred;
         T_26182_22_stat_bpd_mispredicted <= io_dis_uops_0_stat_bpd_mispredicted;
       end
     end
@@ -12981,16 +17125,18 @@
       T_26182_23_allocate_brtag <= io_dis_uops_0_allocate_brtag;
       T_26182_23_is_br_or_jmp <= io_dis_uops_0_is_br_or_jmp;
       T_26182_23_is_jump <= io_dis_uops_0_is_jump;
       T_26182_23_is_jal <= io_dis_uops_0_is_jal;
       T_26182_23_is_ret <= io_dis_uops_0_is_ret;
       T_26182_23_is_call <= io_dis_uops_0_is_call;
       T_26182_23_br_tag <= io_dis_uops_0_br_tag;
-      T_26182_23_br_prediction_bpd_predict_val <= io_dis_uops_0_br_prediction_bpd_predict_val;
-      T_26182_23_br_prediction_bpd_predict_taken <= io_dis_uops_0_br_prediction_bpd_predict_taken;
+      T_26182_23_br_prediction_bpd_predict_val <=
+        io_dis_uops_0_br_prediction_bpd_predict_val;
+      T_26182_23_br_prediction_bpd_predict_taken <=
+        io_dis_uops_0_br_prediction_bpd_predict_taken;
       T_26182_23_br_prediction_btb_hit <= io_dis_uops_0_br_prediction_btb_hit;
       T_26182_23_br_prediction_btb_predicted <= io_dis_uops_0_br_prediction_btb_predicted;
       T_26182_23_br_prediction_is_br_or_jalr <= io_dis_uops_0_br_prediction_is_br_or_jalr;
       T_26182_23_fetch_pc_lob <= io_dis_uops_0_fetch_pc_lob;
       T_26182_23_imm_packed <= io_dis_uops_0_imm_packed;
       T_26182_23_csr_addr <= io_dis_uops_0_csr_addr;
       T_26182_23_rob_idx <= io_dis_uops_0_rob_idx;
@@ -13057,16 +17203,19 @@
       T_26182_23_stat_btb_made_pred <= io_brinfo_btb_made_pred;
       T_26182_23_stat_btb_mispredicted <= io_brinfo_btb_mispredict;
       T_26182_23_stat_bpd_made_pred <= io_brinfo_bpd_made_pred;
       T_26182_23_stat_bpd_mispredicted <= io_brinfo_bpd_mispredict;
     end
     else begin	// rob.scala:346:7, :401:7, :402:72
       if (io_dis_valids_0)
-        T_26182_23_stat_brjmp_mispredicted <= ~_GEN_390 & (_GEN_390 ? io_dis_uops_0_stat_brjmp_mispredicted :
-                                                                T_26182_23_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
+        T_26182_23_stat_brjmp_mispredicted <=
+          ~_GEN_390
+          & (_GEN_390
+               ? io_dis_uops_0_stat_brjmp_mispredicted
+               : T_26182_23_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
       if (_GEN_391) begin	// rob.scala:346:7, :347:34
         T_26182_23_stat_btb_made_pred <= io_dis_uops_0_stat_btb_made_pred;
         T_26182_23_stat_btb_mispredicted <= io_dis_uops_0_stat_btb_mispredicted;
         T_26182_23_stat_bpd_made_pred <= io_dis_uops_0_stat_bpd_made_pred;
         T_26182_23_stat_bpd_mispredicted <= io_dis_uops_0_stat_bpd_mispredicted;
       end
     end
@@ -13101,16 +17250,18 @@
       T_38110_0_allocate_brtag <= io_dis_uops_1_allocate_brtag;
       T_38110_0_is_br_or_jmp <= io_dis_uops_1_is_br_or_jmp;
       T_38110_0_is_jump <= io_dis_uops_1_is_jump;
       T_38110_0_is_jal <= io_dis_uops_1_is_jal;
       T_38110_0_is_ret <= io_dis_uops_1_is_ret;
       T_38110_0_is_call <= io_dis_uops_1_is_call;
       T_38110_0_br_tag <= io_dis_uops_1_br_tag;
-      T_38110_0_br_prediction_bpd_predict_val <= io_dis_uops_1_br_prediction_bpd_predict_val;
-      T_38110_0_br_prediction_bpd_predict_taken <= io_dis_uops_1_br_prediction_bpd_predict_taken;
+      T_38110_0_br_prediction_bpd_predict_val <=
+        io_dis_uops_1_br_prediction_bpd_predict_val;
+      T_38110_0_br_prediction_bpd_predict_taken <=
+        io_dis_uops_1_br_prediction_bpd_predict_taken;
       T_38110_0_br_prediction_btb_hit <= io_dis_uops_1_br_prediction_btb_hit;
       T_38110_0_br_prediction_btb_predicted <= io_dis_uops_1_br_prediction_btb_predicted;
       T_38110_0_br_prediction_is_br_or_jalr <= io_dis_uops_1_br_prediction_is_br_or_jalr;
       T_38110_0_fetch_pc_lob <= io_dis_uops_1_fetch_pc_lob;
       T_38110_0_imm_packed <= io_dis_uops_1_imm_packed;
       T_38110_0_csr_addr <= io_dis_uops_1_csr_addr;
       T_38110_0_rob_idx <= io_dis_uops_1_rob_idx;
@@ -13183,16 +17334,19 @@
       T_38110_0_stat_btb_made_pred <= io_brinfo_btb_made_pred;
       T_38110_0_stat_btb_mispredicted <= io_brinfo_btb_mispredict;
       T_38110_0_stat_bpd_made_pred <= io_brinfo_bpd_made_pred;
       T_38110_0_stat_bpd_mispredicted <= io_brinfo_bpd_mispredict;
     end
     else begin	// rob.scala:346:7, :401:7, :402:72
       if (io_dis_valids_1)
-        T_38110_0_stat_brjmp_mispredicted <= (|rob_tail) & ((|rob_tail) ? T_38110_0_stat_brjmp_mispredicted :
-                                                                io_dis_uops_1_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
+        T_38110_0_stat_brjmp_mispredicted <=
+          (|rob_tail)
+          & ((|rob_tail)
+               ? T_38110_0_stat_brjmp_mispredicted
+               : io_dis_uops_1_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
       if (_GEN_535) begin	// rob.scala:346:7, :350:34
       end
       else begin	// rob.scala:346:7, :350:34
         T_38110_0_stat_btb_made_pred <= io_dis_uops_1_stat_btb_made_pred;
         T_38110_0_stat_btb_mispredicted <= io_dis_uops_1_stat_btb_mispredicted;
         T_38110_0_stat_bpd_made_pred <= io_dis_uops_1_stat_bpd_made_pred;
         T_38110_0_stat_bpd_mispredicted <= io_dis_uops_1_stat_bpd_mispredicted;
@@ -13229,16 +17383,18 @@
       T_38110_1_allocate_brtag <= io_dis_uops_1_allocate_brtag;
       T_38110_1_is_br_or_jmp <= io_dis_uops_1_is_br_or_jmp;
       T_38110_1_is_jump <= io_dis_uops_1_is_jump;
       T_38110_1_is_jal <= io_dis_uops_1_is_jal;
       T_38110_1_is_ret <= io_dis_uops_1_is_ret;
       T_38110_1_is_call <= io_dis_uops_1_is_call;
       T_38110_1_br_tag <= io_dis_uops_1_br_tag;
-      T_38110_1_br_prediction_bpd_predict_val <= io_dis_uops_1_br_prediction_bpd_predict_val;
-      T_38110_1_br_prediction_bpd_predict_taken <= io_dis_uops_1_br_prediction_bpd_predict_taken;
+      T_38110_1_br_prediction_bpd_predict_val <=
+        io_dis_uops_1_br_prediction_bpd_predict_val;
+      T_38110_1_br_prediction_bpd_predict_taken <=
+        io_dis_uops_1_br_prediction_bpd_predict_taken;
       T_38110_1_br_prediction_btb_hit <= io_dis_uops_1_br_prediction_btb_hit;
       T_38110_1_br_prediction_btb_predicted <= io_dis_uops_1_br_prediction_btb_predicted;
       T_38110_1_br_prediction_is_br_or_jalr <= io_dis_uops_1_br_prediction_is_br_or_jalr;
       T_38110_1_fetch_pc_lob <= io_dis_uops_1_fetch_pc_lob;
       T_38110_1_imm_packed <= io_dis_uops_1_imm_packed;
       T_38110_1_csr_addr <= io_dis_uops_1_csr_addr;
       T_38110_1_rob_idx <= io_dis_uops_1_rob_idx;
@@ -13305,16 +17461,19 @@
       T_38110_1_stat_btb_made_pred <= io_brinfo_btb_made_pred;
       T_38110_1_stat_btb_mispredicted <= io_brinfo_btb_mispredict;
       T_38110_1_stat_bpd_made_pred <= io_brinfo_bpd_made_pred;
       T_38110_1_stat_bpd_mispredicted <= io_brinfo_bpd_mispredict;
     end
     else begin	// rob.scala:346:7, :401:7, :402:72
       if (io_dis_valids_1)
-        T_38110_1_stat_brjmp_mispredicted <= ~_GEN_346 & (_GEN_346 ? io_dis_uops_1_stat_brjmp_mispredicted :
-                                                                T_38110_1_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
+        T_38110_1_stat_brjmp_mispredicted <=
+          ~_GEN_346
+          & (_GEN_346
+               ? io_dis_uops_1_stat_brjmp_mispredicted
+               : T_38110_1_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
       if (_GEN_512) begin	// rob.scala:346:7, :347:34
         T_38110_1_stat_btb_made_pred <= io_dis_uops_1_stat_btb_made_pred;
         T_38110_1_stat_btb_mispredicted <= io_dis_uops_1_stat_btb_mispredicted;
         T_38110_1_stat_bpd_made_pred <= io_dis_uops_1_stat_bpd_made_pred;
         T_38110_1_stat_bpd_mispredicted <= io_dis_uops_1_stat_bpd_mispredicted;
       end
     end
@@ -13347,16 +17506,18 @@
       T_38110_2_allocate_brtag <= io_dis_uops_1_allocate_brtag;
       T_38110_2_is_br_or_jmp <= io_dis_uops_1_is_br_or_jmp;
       T_38110_2_is_jump <= io_dis_uops_1_is_jump;
       T_38110_2_is_jal <= io_dis_uops_1_is_jal;
       T_38110_2_is_ret <= io_dis_uops_1_is_ret;
       T_38110_2_is_call <= io_dis_uops_1_is_call;
       T_38110_2_br_tag <= io_dis_uops_1_br_tag;
-      T_38110_2_br_prediction_bpd_predict_val <= io_dis_uops_1_br_prediction_bpd_predict_val;
-      T_38110_2_br_prediction_bpd_predict_taken <= io_dis_uops_1_br_prediction_bpd_predict_taken;
+      T_38110_2_br_prediction_bpd_predict_val <=
+        io_dis_uops_1_br_prediction_bpd_predict_val;
+      T_38110_2_br_prediction_bpd_predict_taken <=
+        io_dis_uops_1_br_prediction_bpd_predict_taken;
       T_38110_2_br_prediction_btb_hit <= io_dis_uops_1_br_prediction_btb_hit;
       T_38110_2_br_prediction_btb_predicted <= io_dis_uops_1_br_prediction_btb_predicted;
       T_38110_2_br_prediction_is_br_or_jalr <= io_dis_uops_1_br_prediction_is_br_or_jalr;
       T_38110_2_fetch_pc_lob <= io_dis_uops_1_fetch_pc_lob;
       T_38110_2_imm_packed <= io_dis_uops_1_imm_packed;
       T_38110_2_csr_addr <= io_dis_uops_1_csr_addr;
       T_38110_2_rob_idx <= io_dis_uops_1_rob_idx;
@@ -13423,16 +17584,19 @@
       T_38110_2_stat_btb_made_pred <= io_brinfo_btb_made_pred;
       T_38110_2_stat_btb_mispredicted <= io_brinfo_btb_mispredict;
       T_38110_2_stat_bpd_made_pred <= io_brinfo_bpd_made_pred;
       T_38110_2_stat_bpd_mispredicted <= io_brinfo_bpd_mispredict;
     end
     else begin	// rob.scala:346:7, :401:7, :402:72
       if (io_dis_valids_1)
-        T_38110_2_stat_brjmp_mispredicted <= ~_GEN_348 & (_GEN_348 ? io_dis_uops_1_stat_brjmp_mispredicted :
-                                                                T_38110_2_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
+        T_38110_2_stat_brjmp_mispredicted <=
+          ~_GEN_348
+          & (_GEN_348
+               ? io_dis_uops_1_stat_brjmp_mispredicted
+               : T_38110_2_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
       if (_GEN_513) begin	// rob.scala:346:7, :347:34
         T_38110_2_stat_btb_made_pred <= io_dis_uops_1_stat_btb_made_pred;
         T_38110_2_stat_btb_mispredicted <= io_dis_uops_1_stat_btb_mispredicted;
         T_38110_2_stat_bpd_made_pred <= io_dis_uops_1_stat_bpd_made_pred;
         T_38110_2_stat_bpd_mispredicted <= io_dis_uops_1_stat_bpd_mispredicted;
       end
     end
@@ -13465,16 +17629,18 @@
       T_38110_3_allocate_brtag <= io_dis_uops_1_allocate_brtag;
       T_38110_3_is_br_or_jmp <= io_dis_uops_1_is_br_or_jmp;
       T_38110_3_is_jump <= io_dis_uops_1_is_jump;
       T_38110_3_is_jal <= io_dis_uops_1_is_jal;
       T_38110_3_is_ret <= io_dis_uops_1_is_ret;
       T_38110_3_is_call <= io_dis_uops_1_is_call;
       T_38110_3_br_tag <= io_dis_uops_1_br_tag;
-      T_38110_3_br_prediction_bpd_predict_val <= io_dis_uops_1_br_prediction_bpd_predict_val;
-      T_38110_3_br_prediction_bpd_predict_taken <= io_dis_uops_1_br_prediction_bpd_predict_taken;
+      T_38110_3_br_prediction_bpd_predict_val <=
+        io_dis_uops_1_br_prediction_bpd_predict_val;
+      T_38110_3_br_prediction_bpd_predict_taken <=
+        io_dis_uops_1_br_prediction_bpd_predict_taken;
       T_38110_3_br_prediction_btb_hit <= io_dis_uops_1_br_prediction_btb_hit;
       T_38110_3_br_prediction_btb_predicted <= io_dis_uops_1_br_prediction_btb_predicted;
       T_38110_3_br_prediction_is_br_or_jalr <= io_dis_uops_1_br_prediction_is_br_or_jalr;
       T_38110_3_fetch_pc_lob <= io_dis_uops_1_fetch_pc_lob;
       T_38110_3_imm_packed <= io_dis_uops_1_imm_packed;
       T_38110_3_csr_addr <= io_dis_uops_1_csr_addr;
       T_38110_3_rob_idx <= io_dis_uops_1_rob_idx;
@@ -13541,16 +17707,19 @@
       T_38110_3_stat_btb_made_pred <= io_brinfo_btb_made_pred;
       T_38110_3_stat_btb_mispredicted <= io_brinfo_btb_mispredict;
       T_38110_3_stat_bpd_made_pred <= io_brinfo_bpd_made_pred;
       T_38110_3_stat_bpd_mispredicted <= io_brinfo_bpd_mispredict;
     end
     else begin	// rob.scala:346:7, :401:7, :402:72
       if (io_dis_valids_1)
-        T_38110_3_stat_brjmp_mispredicted <= ~_GEN_350 & (_GEN_350 ? io_dis_uops_1_stat_brjmp_mispredicted :
-                                                                T_38110_3_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
+        T_38110_3_stat_brjmp_mispredicted <=
+          ~_GEN_350
+          & (_GEN_350
+               ? io_dis_uops_1_stat_brjmp_mispredicted
+               : T_38110_3_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
       if (_GEN_514) begin	// rob.scala:346:7, :347:34
         T_38110_3_stat_btb_made_pred <= io_dis_uops_1_stat_btb_made_pred;
         T_38110_3_stat_btb_mispredicted <= io_dis_uops_1_stat_btb_mispredicted;
         T_38110_3_stat_bpd_made_pred <= io_dis_uops_1_stat_bpd_made_pred;
         T_38110_3_stat_bpd_mispredicted <= io_dis_uops_1_stat_bpd_mispredicted;
       end
     end
@@ -13583,16 +17752,18 @@
       T_38110_4_allocate_brtag <= io_dis_uops_1_allocate_brtag;
       T_38110_4_is_br_or_jmp <= io_dis_uops_1_is_br_or_jmp;
       T_38110_4_is_jump <= io_dis_uops_1_is_jump;
       T_38110_4_is_jal <= io_dis_uops_1_is_jal;
       T_38110_4_is_ret <= io_dis_uops_1_is_ret;
       T_38110_4_is_call <= io_dis_uops_1_is_call;
       T_38110_4_br_tag <= io_dis_uops_1_br_tag;
-      T_38110_4_br_prediction_bpd_predict_val <= io_dis_uops_1_br_prediction_bpd_predict_val;
-      T_38110_4_br_prediction_bpd_predict_taken <= io_dis_uops_1_br_prediction_bpd_predict_taken;
+      T_38110_4_br_prediction_bpd_predict_val <=
+        io_dis_uops_1_br_prediction_bpd_predict_val;
+      T_38110_4_br_prediction_bpd_predict_taken <=
+        io_dis_uops_1_br_prediction_bpd_predict_taken;
       T_38110_4_br_prediction_btb_hit <= io_dis_uops_1_br_prediction_btb_hit;
       T_38110_4_br_prediction_btb_predicted <= io_dis_uops_1_br_prediction_btb_predicted;
       T_38110_4_br_prediction_is_br_or_jalr <= io_dis_uops_1_br_prediction_is_br_or_jalr;
       T_38110_4_fetch_pc_lob <= io_dis_uops_1_fetch_pc_lob;
       T_38110_4_imm_packed <= io_dis_uops_1_imm_packed;
       T_38110_4_csr_addr <= io_dis_uops_1_csr_addr;
       T_38110_4_rob_idx <= io_dis_uops_1_rob_idx;
@@ -13659,16 +17830,19 @@
       T_38110_4_stat_btb_made_pred <= io_brinfo_btb_made_pred;
       T_38110_4_stat_btb_mispredicted <= io_brinfo_btb_mispredict;
       T_38110_4_stat_bpd_made_pred <= io_brinfo_bpd_made_pred;
       T_38110_4_stat_bpd_mispredicted <= io_brinfo_bpd_mispredict;
     end
     else begin	// rob.scala:346:7, :401:7, :402:72
       if (io_dis_valids_1)
-        T_38110_4_stat_brjmp_mispredicted <= ~_GEN_352 & (_GEN_352 ? io_dis_uops_1_stat_brjmp_mispredicted :
-                                                                T_38110_4_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
+        T_38110_4_stat_brjmp_mispredicted <=
+          ~_GEN_352
+          & (_GEN_352
+               ? io_dis_uops_1_stat_brjmp_mispredicted
+               : T_38110_4_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
       if (_GEN_515) begin	// rob.scala:346:7, :347:34
         T_38110_4_stat_btb_made_pred <= io_dis_uops_1_stat_btb_made_pred;
         T_38110_4_stat_btb_mispredicted <= io_dis_uops_1_stat_btb_mispredicted;
         T_38110_4_stat_bpd_made_pred <= io_dis_uops_1_stat_bpd_made_pred;
         T_38110_4_stat_bpd_mispredicted <= io_dis_uops_1_stat_bpd_mispredicted;
       end
     end
@@ -13701,16 +17875,18 @@
       T_38110_5_allocate_brtag <= io_dis_uops_1_allocate_brtag;
       T_38110_5_is_br_or_jmp <= io_dis_uops_1_is_br_or_jmp;
       T_38110_5_is_jump <= io_dis_uops_1_is_jump;
       T_38110_5_is_jal <= io_dis_uops_1_is_jal;
       T_38110_5_is_ret <= io_dis_uops_1_is_ret;
       T_38110_5_is_call <= io_dis_uops_1_is_call;
       T_38110_5_br_tag <= io_dis_uops_1_br_tag;
-      T_38110_5_br_prediction_bpd_predict_val <= io_dis_uops_1_br_prediction_bpd_predict_val;
-      T_38110_5_br_prediction_bpd_predict_taken <= io_dis_uops_1_br_prediction_bpd_predict_taken;
+      T_38110_5_br_prediction_bpd_predict_val <=
+        io_dis_uops_1_br_prediction_bpd_predict_val;
+      T_38110_5_br_prediction_bpd_predict_taken <=
+        io_dis_uops_1_br_prediction_bpd_predict_taken;
       T_38110_5_br_prediction_btb_hit <= io_dis_uops_1_br_prediction_btb_hit;
       T_38110_5_br_prediction_btb_predicted <= io_dis_uops_1_br_prediction_btb_predicted;
       T_38110_5_br_prediction_is_br_or_jalr <= io_dis_uops_1_br_prediction_is_br_or_jalr;
       T_38110_5_fetch_pc_lob <= io_dis_uops_1_fetch_pc_lob;
       T_38110_5_imm_packed <= io_dis_uops_1_imm_packed;
       T_38110_5_csr_addr <= io_dis_uops_1_csr_addr;
       T_38110_5_rob_idx <= io_dis_uops_1_rob_idx;
@@ -13777,16 +17953,19 @@
       T_38110_5_stat_btb_made_pred <= io_brinfo_btb_made_pred;
       T_38110_5_stat_btb_mispredicted <= io_brinfo_btb_mispredict;
       T_38110_5_stat_bpd_made_pred <= io_brinfo_bpd_made_pred;
       T_38110_5_stat_bpd_mispredicted <= io_brinfo_bpd_mispredict;
     end
     else begin	// rob.scala:346:7, :401:7, :402:72
       if (io_dis_valids_1)
-        T_38110_5_stat_brjmp_mispredicted <= ~_GEN_354 & (_GEN_354 ? io_dis_uops_1_stat_brjmp_mispredicted :
-                                                                T_38110_5_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
+        T_38110_5_stat_brjmp_mispredicted <=
+          ~_GEN_354
+          & (_GEN_354
+               ? io_dis_uops_1_stat_brjmp_mispredicted
+               : T_38110_5_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
       if (_GEN_516) begin	// rob.scala:346:7, :347:34
         T_38110_5_stat_btb_made_pred <= io_dis_uops_1_stat_btb_made_pred;
         T_38110_5_stat_btb_mispredicted <= io_dis_uops_1_stat_btb_mispredicted;
         T_38110_5_stat_bpd_made_pred <= io_dis_uops_1_stat_bpd_made_pred;
         T_38110_5_stat_bpd_mispredicted <= io_dis_uops_1_stat_bpd_mispredicted;
       end
     end
@@ -13819,16 +17998,18 @@
       T_38110_6_allocate_brtag <= io_dis_uops_1_allocate_brtag;
       T_38110_6_is_br_or_jmp <= io_dis_uops_1_is_br_or_jmp;
       T_38110_6_is_jump <= io_dis_uops_1_is_jump;
       T_38110_6_is_jal <= io_dis_uops_1_is_jal;
       T_38110_6_is_ret <= io_dis_uops_1_is_ret;
       T_38110_6_is_call <= io_dis_uops_1_is_call;
       T_38110_6_br_tag <= io_dis_uops_1_br_tag;
-      T_38110_6_br_prediction_bpd_predict_val <= io_dis_uops_1_br_prediction_bpd_predict_val;
-      T_38110_6_br_prediction_bpd_predict_taken <= io_dis_uops_1_br_prediction_bpd_predict_taken;
+      T_38110_6_br_prediction_bpd_predict_val <=
+        io_dis_uops_1_br_prediction_bpd_predict_val;
+      T_38110_6_br_prediction_bpd_predict_taken <=
+        io_dis_uops_1_br_prediction_bpd_predict_taken;
       T_38110_6_br_prediction_btb_hit <= io_dis_uops_1_br_prediction_btb_hit;
       T_38110_6_br_prediction_btb_predicted <= io_dis_uops_1_br_prediction_btb_predicted;
       T_38110_6_br_prediction_is_br_or_jalr <= io_dis_uops_1_br_prediction_is_br_or_jalr;
       T_38110_6_fetch_pc_lob <= io_dis_uops_1_fetch_pc_lob;
       T_38110_6_imm_packed <= io_dis_uops_1_imm_packed;
       T_38110_6_csr_addr <= io_dis_uops_1_csr_addr;
       T_38110_6_rob_idx <= io_dis_uops_1_rob_idx;
@@ -13895,16 +18076,19 @@
       T_38110_6_stat_btb_made_pred <= io_brinfo_btb_made_pred;
       T_38110_6_stat_btb_mispredicted <= io_brinfo_btb_mispredict;
       T_38110_6_stat_bpd_made_pred <= io_brinfo_bpd_made_pred;
       T_38110_6_stat_bpd_mispredicted <= io_brinfo_bpd_mispredict;
     end
     else begin	// rob.scala:346:7, :401:7, :402:72
       if (io_dis_valids_1)
-        T_38110_6_stat_brjmp_mispredicted <= ~_GEN_356 & (_GEN_356 ? io_dis_uops_1_stat_brjmp_mispredicted :
-                                                                T_38110_6_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
+        T_38110_6_stat_brjmp_mispredicted <=
+          ~_GEN_356
+          & (_GEN_356
+               ? io_dis_uops_1_stat_brjmp_mispredicted
+               : T_38110_6_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
       if (_GEN_517) begin	// rob.scala:346:7, :347:34
         T_38110_6_stat_btb_made_pred <= io_dis_uops_1_stat_btb_made_pred;
         T_38110_6_stat_btb_mispredicted <= io_dis_uops_1_stat_btb_mispredicted;
         T_38110_6_stat_bpd_made_pred <= io_dis_uops_1_stat_bpd_made_pred;
         T_38110_6_stat_bpd_mispredicted <= io_dis_uops_1_stat_bpd_mispredicted;
       end
     end
@@ -13937,16 +18121,18 @@
       T_38110_7_allocate_brtag <= io_dis_uops_1_allocate_brtag;
       T_38110_7_is_br_or_jmp <= io_dis_uops_1_is_br_or_jmp;
       T_38110_7_is_jump <= io_dis_uops_1_is_jump;
       T_38110_7_is_jal <= io_dis_uops_1_is_jal;
       T_38110_7_is_ret <= io_dis_uops_1_is_ret;
       T_38110_7_is_call <= io_dis_uops_1_is_call;
       T_38110_7_br_tag <= io_dis_uops_1_br_tag;
-      T_38110_7_br_prediction_bpd_predict_val <= io_dis_uops_1_br_prediction_bpd_predict_val;
-      T_38110_7_br_prediction_bpd_predict_taken <= io_dis_uops_1_br_prediction_bpd_predict_taken;
+      T_38110_7_br_prediction_bpd_predict_val <=
+        io_dis_uops_1_br_prediction_bpd_predict_val;
+      T_38110_7_br_prediction_bpd_predict_taken <=
+        io_dis_uops_1_br_prediction_bpd_predict_taken;
       T_38110_7_br_prediction_btb_hit <= io_dis_uops_1_br_prediction_btb_hit;
       T_38110_7_br_prediction_btb_predicted <= io_dis_uops_1_br_prediction_btb_predicted;
       T_38110_7_br_prediction_is_br_or_jalr <= io_dis_uops_1_br_prediction_is_br_or_jalr;
       T_38110_7_fetch_pc_lob <= io_dis_uops_1_fetch_pc_lob;
       T_38110_7_imm_packed <= io_dis_uops_1_imm_packed;
       T_38110_7_csr_addr <= io_dis_uops_1_csr_addr;
       T_38110_7_rob_idx <= io_dis_uops_1_rob_idx;
@@ -14013,16 +18199,19 @@
       T_38110_7_stat_btb_made_pred <= io_brinfo_btb_made_pred;
       T_38110_7_stat_btb_mispredicted <= io_brinfo_btb_mispredict;
       T_38110_7_stat_bpd_made_pred <= io_brinfo_bpd_made_pred;
       T_38110_7_stat_bpd_mispredicted <= io_brinfo_bpd_mispredict;
     end
     else begin	// rob.scala:346:7, :401:7, :402:72
       if (io_dis_valids_1)
-        T_38110_7_stat_brjmp_mispredicted <= ~_GEN_358 & (_GEN_358 ? io_dis_uops_1_stat_brjmp_mispredicted :
-                                                                T_38110_7_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
+        T_38110_7_stat_brjmp_mispredicted <=
+          ~_GEN_358
+          & (_GEN_358
+               ? io_dis_uops_1_stat_brjmp_mispredicted
+               : T_38110_7_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
       if (_GEN_518) begin	// rob.scala:346:7, :347:34
         T_38110_7_stat_btb_made_pred <= io_dis_uops_1_stat_btb_made_pred;
         T_38110_7_stat_btb_mispredicted <= io_dis_uops_1_stat_btb_mispredicted;
         T_38110_7_stat_bpd_made_pred <= io_dis_uops_1_stat_bpd_made_pred;
         T_38110_7_stat_bpd_mispredicted <= io_dis_uops_1_stat_bpd_mispredicted;
       end
     end
@@ -14055,16 +18244,18 @@
       T_38110_8_allocate_brtag <= io_dis_uops_1_allocate_brtag;
       T_38110_8_is_br_or_jmp <= io_dis_uops_1_is_br_or_jmp;
       T_38110_8_is_jump <= io_dis_uops_1_is_jump;
       T_38110_8_is_jal <= io_dis_uops_1_is_jal;
       T_38110_8_is_ret <= io_dis_uops_1_is_ret;
       T_38110_8_is_call <= io_dis_uops_1_is_call;
       T_38110_8_br_tag <= io_dis_uops_1_br_tag;
-      T_38110_8_br_prediction_bpd_predict_val <= io_dis_uops_1_br_prediction_bpd_predict_val;
-      T_38110_8_br_prediction_bpd_predict_taken <= io_dis_uops_1_br_prediction_bpd_predict_taken;
+      T_38110_8_br_prediction_bpd_predict_val <=
+        io_dis_uops_1_br_prediction_bpd_predict_val;
+      T_38110_8_br_prediction_bpd_predict_taken <=
+        io_dis_uops_1_br_prediction_bpd_predict_taken;
       T_38110_8_br_prediction_btb_hit <= io_dis_uops_1_br_prediction_btb_hit;
       T_38110_8_br_prediction_btb_predicted <= io_dis_uops_1_br_prediction_btb_predicted;
       T_38110_8_br_prediction_is_br_or_jalr <= io_dis_uops_1_br_prediction_is_br_or_jalr;
       T_38110_8_fetch_pc_lob <= io_dis_uops_1_fetch_pc_lob;
       T_38110_8_imm_packed <= io_dis_uops_1_imm_packed;
       T_38110_8_csr_addr <= io_dis_uops_1_csr_addr;
       T_38110_8_rob_idx <= io_dis_uops_1_rob_idx;
@@ -14131,16 +18322,19 @@
       T_38110_8_stat_btb_made_pred <= io_brinfo_btb_made_pred;
       T_38110_8_stat_btb_mispredicted <= io_brinfo_btb_mispredict;
       T_38110_8_stat_bpd_made_pred <= io_brinfo_bpd_made_pred;
       T_38110_8_stat_bpd_mispredicted <= io_brinfo_bpd_mispredict;
     end
     else begin	// rob.scala:346:7, :401:7, :402:72
       if (io_dis_valids_1)
-        T_38110_8_stat_brjmp_mispredicted <= ~_GEN_360 & (_GEN_360 ? io_dis_uops_1_stat_brjmp_mispredicted :
-                                                                T_38110_8_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
+        T_38110_8_stat_brjmp_mispredicted <=
+          ~_GEN_360
+          & (_GEN_360
+               ? io_dis_uops_1_stat_brjmp_mispredicted
+               : T_38110_8_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
       if (_GEN_519) begin	// rob.scala:346:7, :347:34
         T_38110_8_stat_btb_made_pred <= io_dis_uops_1_stat_btb_made_pred;
         T_38110_8_stat_btb_mispredicted <= io_dis_uops_1_stat_btb_mispredicted;
         T_38110_8_stat_bpd_made_pred <= io_dis_uops_1_stat_bpd_made_pred;
         T_38110_8_stat_bpd_mispredicted <= io_dis_uops_1_stat_bpd_mispredicted;
       end
     end
@@ -14173,16 +18367,18 @@
       T_38110_9_allocate_brtag <= io_dis_uops_1_allocate_brtag;
       T_38110_9_is_br_or_jmp <= io_dis_uops_1_is_br_or_jmp;
       T_38110_9_is_jump <= io_dis_uops_1_is_jump;
       T_38110_9_is_jal <= io_dis_uops_1_is_jal;
       T_38110_9_is_ret <= io_dis_uops_1_is_ret;
       T_38110_9_is_call <= io_dis_uops_1_is_call;
       T_38110_9_br_tag <= io_dis_uops_1_br_tag;
-      T_38110_9_br_prediction_bpd_predict_val <= io_dis_uops_1_br_prediction_bpd_predict_val;
-      T_38110_9_br_prediction_bpd_predict_taken <= io_dis_uops_1_br_prediction_bpd_predict_taken;
+      T_38110_9_br_prediction_bpd_predict_val <=
+        io_dis_uops_1_br_prediction_bpd_predict_val;
+      T_38110_9_br_prediction_bpd_predict_taken <=
+        io_dis_uops_1_br_prediction_bpd_predict_taken;
       T_38110_9_br_prediction_btb_hit <= io_dis_uops_1_br_prediction_btb_hit;
       T_38110_9_br_prediction_btb_predicted <= io_dis_uops_1_br_prediction_btb_predicted;
       T_38110_9_br_prediction_is_br_or_jalr <= io_dis_uops_1_br_prediction_is_br_or_jalr;
       T_38110_9_fetch_pc_lob <= io_dis_uops_1_fetch_pc_lob;
       T_38110_9_imm_packed <= io_dis_uops_1_imm_packed;
       T_38110_9_csr_addr <= io_dis_uops_1_csr_addr;
       T_38110_9_rob_idx <= io_dis_uops_1_rob_idx;
@@ -14249,16 +18445,19 @@
       T_38110_9_stat_btb_made_pred <= io_brinfo_btb_made_pred;
       T_38110_9_stat_btb_mispredicted <= io_brinfo_btb_mispredict;
       T_38110_9_stat_bpd_made_pred <= io_brinfo_bpd_made_pred;
       T_38110_9_stat_bpd_mispredicted <= io_brinfo_bpd_mispredict;
     end
     else begin	// rob.scala:346:7, :401:7, :402:72
       if (io_dis_valids_1)
-        T_38110_9_stat_brjmp_mispredicted <= ~_GEN_362 & (_GEN_362 ? io_dis_uops_1_stat_brjmp_mispredicted :
-                                                                T_38110_9_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
+        T_38110_9_stat_brjmp_mispredicted <=
+          ~_GEN_362
+          & (_GEN_362
+               ? io_dis_uops_1_stat_brjmp_mispredicted
+               : T_38110_9_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
       if (_GEN_520) begin	// rob.scala:346:7, :347:34
         T_38110_9_stat_btb_made_pred <= io_dis_uops_1_stat_btb_made_pred;
         T_38110_9_stat_btb_mispredicted <= io_dis_uops_1_stat_btb_mispredicted;
         T_38110_9_stat_bpd_made_pred <= io_dis_uops_1_stat_bpd_made_pred;
         T_38110_9_stat_bpd_mispredicted <= io_dis_uops_1_stat_bpd_mispredicted;
       end
     end
@@ -14291,16 +18490,18 @@
       T_38110_10_allocate_brtag <= io_dis_uops_1_allocate_brtag;
       T_38110_10_is_br_or_jmp <= io_dis_uops_1_is_br_or_jmp;
       T_38110_10_is_jump <= io_dis_uops_1_is_jump;
       T_38110_10_is_jal <= io_dis_uops_1_is_jal;
       T_38110_10_is_ret <= io_dis_uops_1_is_ret;
       T_38110_10_is_call <= io_dis_uops_1_is_call;
       T_38110_10_br_tag <= io_dis_uops_1_br_tag;
-      T_38110_10_br_prediction_bpd_predict_val <= io_dis_uops_1_br_prediction_bpd_predict_val;
-      T_38110_10_br_prediction_bpd_predict_taken <= io_dis_uops_1_br_prediction_bpd_predict_taken;
+      T_38110_10_br_prediction_bpd_predict_val <=
+        io_dis_uops_1_br_prediction_bpd_predict_val;
+      T_38110_10_br_prediction_bpd_predict_taken <=
+        io_dis_uops_1_br_prediction_bpd_predict_taken;
       T_38110_10_br_prediction_btb_hit <= io_dis_uops_1_br_prediction_btb_hit;
       T_38110_10_br_prediction_btb_predicted <= io_dis_uops_1_br_prediction_btb_predicted;
       T_38110_10_br_prediction_is_br_or_jalr <= io_dis_uops_1_br_prediction_is_br_or_jalr;
       T_38110_10_fetch_pc_lob <= io_dis_uops_1_fetch_pc_lob;
       T_38110_10_imm_packed <= io_dis_uops_1_imm_packed;
       T_38110_10_csr_addr <= io_dis_uops_1_csr_addr;
       T_38110_10_rob_idx <= io_dis_uops_1_rob_idx;
@@ -14367,16 +18568,19 @@
       T_38110_10_stat_btb_made_pred <= io_brinfo_btb_made_pred;
       T_38110_10_stat_btb_mispredicted <= io_brinfo_btb_mispredict;
       T_38110_10_stat_bpd_made_pred <= io_brinfo_bpd_made_pred;
       T_38110_10_stat_bpd_mispredicted <= io_brinfo_bpd_mispredict;
     end
     else begin	// rob.scala:346:7, :401:7, :402:72
       if (io_dis_valids_1)
-        T_38110_10_stat_brjmp_mispredicted <= ~_GEN_364 & (_GEN_364 ? io_dis_uops_1_stat_brjmp_mispredicted :
-                                                                T_38110_10_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
+        T_38110_10_stat_brjmp_mispredicted <=
+          ~_GEN_364
+          & (_GEN_364
+               ? io_dis_uops_1_stat_brjmp_mispredicted
+               : T_38110_10_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
       if (_GEN_521) begin	// rob.scala:346:7, :347:34
         T_38110_10_stat_btb_made_pred <= io_dis_uops_1_stat_btb_made_pred;
         T_38110_10_stat_btb_mispredicted <= io_dis_uops_1_stat_btb_mispredicted;
         T_38110_10_stat_bpd_made_pred <= io_dis_uops_1_stat_bpd_made_pred;
         T_38110_10_stat_bpd_mispredicted <= io_dis_uops_1_stat_bpd_mispredicted;
       end
     end
@@ -14409,16 +18613,18 @@
       T_38110_11_allocate_brtag <= io_dis_uops_1_allocate_brtag;
       T_38110_11_is_br_or_jmp <= io_dis_uops_1_is_br_or_jmp;
       T_38110_11_is_jump <= io_dis_uops_1_is_jump;
       T_38110_11_is_jal <= io_dis_uops_1_is_jal;
       T_38110_11_is_ret <= io_dis_uops_1_is_ret;
       T_38110_11_is_call <= io_dis_uops_1_is_call;
       T_38110_11_br_tag <= io_dis_uops_1_br_tag;
-      T_38110_11_br_prediction_bpd_predict_val <= io_dis_uops_1_br_prediction_bpd_predict_val;
-      T_38110_11_br_prediction_bpd_predict_taken <= io_dis_uops_1_br_prediction_bpd_predict_taken;
+      T_38110_11_br_prediction_bpd_predict_val <=
+        io_dis_uops_1_br_prediction_bpd_predict_val;
+      T_38110_11_br_prediction_bpd_predict_taken <=
+        io_dis_uops_1_br_prediction_bpd_predict_taken;
       T_38110_11_br_prediction_btb_hit <= io_dis_uops_1_br_prediction_btb_hit;
       T_38110_11_br_prediction_btb_predicted <= io_dis_uops_1_br_prediction_btb_predicted;
       T_38110_11_br_prediction_is_br_or_jalr <= io_dis_uops_1_br_prediction_is_br_or_jalr;
       T_38110_11_fetch_pc_lob <= io_dis_uops_1_fetch_pc_lob;
       T_38110_11_imm_packed <= io_dis_uops_1_imm_packed;
       T_38110_11_csr_addr <= io_dis_uops_1_csr_addr;
       T_38110_11_rob_idx <= io_dis_uops_1_rob_idx;
@@ -14485,16 +18691,19 @@
       T_38110_11_stat_btb_made_pred <= io_brinfo_btb_made_pred;
       T_38110_11_stat_btb_mispredicted <= io_brinfo_btb_mispredict;
       T_38110_11_stat_bpd_made_pred <= io_brinfo_bpd_made_pred;
       T_38110_11_stat_bpd_mispredicted <= io_brinfo_bpd_mispredict;
     end
     else begin	// rob.scala:346:7, :401:7, :402:72
       if (io_dis_valids_1)
-        T_38110_11_stat_brjmp_mispredicted <= ~_GEN_366 & (_GEN_366 ? io_dis_uops_1_stat_brjmp_mispredicted :
-                                                                T_38110_11_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
+        T_38110_11_stat_brjmp_mispredicted <=
+          ~_GEN_366
+          & (_GEN_366
+               ? io_dis_uops_1_stat_brjmp_mispredicted
+               : T_38110_11_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
       if (_GEN_522) begin	// rob.scala:346:7, :347:34
         T_38110_11_stat_btb_made_pred <= io_dis_uops_1_stat_btb_made_pred;
         T_38110_11_stat_btb_mispredicted <= io_dis_uops_1_stat_btb_mispredicted;
         T_38110_11_stat_bpd_made_pred <= io_dis_uops_1_stat_bpd_made_pred;
         T_38110_11_stat_bpd_mispredicted <= io_dis_uops_1_stat_bpd_mispredicted;
       end
     end
@@ -14527,16 +18736,18 @@
       T_38110_12_allocate_brtag <= io_dis_uops_1_allocate_brtag;
       T_38110_12_is_br_or_jmp <= io_dis_uops_1_is_br_or_jmp;
       T_38110_12_is_jump <= io_dis_uops_1_is_jump;
       T_38110_12_is_jal <= io_dis_uops_1_is_jal;
       T_38110_12_is_ret <= io_dis_uops_1_is_ret;
       T_38110_12_is_call <= io_dis_uops_1_is_call;
       T_38110_12_br_tag <= io_dis_uops_1_br_tag;
-      T_38110_12_br_prediction_bpd_predict_val <= io_dis_uops_1_br_prediction_bpd_predict_val;
-      T_38110_12_br_prediction_bpd_predict_taken <= io_dis_uops_1_br_prediction_bpd_predict_taken;
+      T_38110_12_br_prediction_bpd_predict_val <=
+        io_dis_uops_1_br_prediction_bpd_predict_val;
+      T_38110_12_br_prediction_bpd_predict_taken <=
+        io_dis_uops_1_br_prediction_bpd_predict_taken;
       T_38110_12_br_prediction_btb_hit <= io_dis_uops_1_br_prediction_btb_hit;
       T_38110_12_br_prediction_btb_predicted <= io_dis_uops_1_br_prediction_btb_predicted;
       T_38110_12_br_prediction_is_br_or_jalr <= io_dis_uops_1_br_prediction_is_br_or_jalr;
       T_38110_12_fetch_pc_lob <= io_dis_uops_1_fetch_pc_lob;
       T_38110_12_imm_packed <= io_dis_uops_1_imm_packed;
       T_38110_12_csr_addr <= io_dis_uops_1_csr_addr;
       T_38110_12_rob_idx <= io_dis_uops_1_rob_idx;
@@ -14603,16 +18814,19 @@
       T_38110_12_stat_btb_made_pred <= io_brinfo_btb_made_pred;
       T_38110_12_stat_btb_mispredicted <= io_brinfo_btb_mispredict;
       T_38110_12_stat_bpd_made_pred <= io_brinfo_bpd_made_pred;
       T_38110_12_stat_bpd_mispredicted <= io_brinfo_bpd_mispredict;
     end
     else begin	// rob.scala:346:7, :401:7, :402:72
       if (io_dis_valids_1)
-        T_38110_12_stat_brjmp_mispredicted <= ~_GEN_368 & (_GEN_368 ? io_dis_uops_1_stat_brjmp_mispredicted :
-                                                                T_38110_12_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
+        T_38110_12_stat_brjmp_mispredicted <=
+          ~_GEN_368
+          & (_GEN_368
+               ? io_dis_uops_1_stat_brjmp_mispredicted
+               : T_38110_12_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
       if (_GEN_523) begin	// rob.scala:346:7, :347:34
         T_38110_12_stat_btb_made_pred <= io_dis_uops_1_stat_btb_made_pred;
         T_38110_12_stat_btb_mispredicted <= io_dis_uops_1_stat_btb_mispredicted;
         T_38110_12_stat_bpd_made_pred <= io_dis_uops_1_stat_bpd_made_pred;
         T_38110_12_stat_bpd_mispredicted <= io_dis_uops_1_stat_bpd_mispredicted;
       end
     end
@@ -14645,16 +18859,18 @@
       T_38110_13_allocate_brtag <= io_dis_uops_1_allocate_brtag;
       T_38110_13_is_br_or_jmp <= io_dis_uops_1_is_br_or_jmp;
       T_38110_13_is_jump <= io_dis_uops_1_is_jump;
       T_38110_13_is_jal <= io_dis_uops_1_is_jal;
       T_38110_13_is_ret <= io_dis_uops_1_is_ret;
       T_38110_13_is_call <= io_dis_uops_1_is_call;
       T_38110_13_br_tag <= io_dis_uops_1_br_tag;
-      T_38110_13_br_prediction_bpd_predict_val <= io_dis_uops_1_br_prediction_bpd_predict_val;
-      T_38110_13_br_prediction_bpd_predict_taken <= io_dis_uops_1_br_prediction_bpd_predict_taken;
+      T_38110_13_br_prediction_bpd_predict_val <=
+        io_dis_uops_1_br_prediction_bpd_predict_val;
+      T_38110_13_br_prediction_bpd_predict_taken <=
+        io_dis_uops_1_br_prediction_bpd_predict_taken;
       T_38110_13_br_prediction_btb_hit <= io_dis_uops_1_br_prediction_btb_hit;
       T_38110_13_br_prediction_btb_predicted <= io_dis_uops_1_br_prediction_btb_predicted;
       T_38110_13_br_prediction_is_br_or_jalr <= io_dis_uops_1_br_prediction_is_br_or_jalr;
       T_38110_13_fetch_pc_lob <= io_dis_uops_1_fetch_pc_lob;
       T_38110_13_imm_packed <= io_dis_uops_1_imm_packed;
       T_38110_13_csr_addr <= io_dis_uops_1_csr_addr;
       T_38110_13_rob_idx <= io_dis_uops_1_rob_idx;
@@ -14721,16 +18937,19 @@
       T_38110_13_stat_btb_made_pred <= io_brinfo_btb_made_pred;
       T_38110_13_stat_btb_mispredicted <= io_brinfo_btb_mispredict;
       T_38110_13_stat_bpd_made_pred <= io_brinfo_bpd_made_pred;
       T_38110_13_stat_bpd_mispredicted <= io_brinfo_bpd_mispredict;
     end
     else begin	// rob.scala:346:7, :401:7, :402:72
       if (io_dis_valids_1)
-        T_38110_13_stat_brjmp_mispredicted <= ~_GEN_370 & (_GEN_370 ? io_dis_uops_1_stat_brjmp_mispredicted :
-                                                                T_38110_13_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
+        T_38110_13_stat_brjmp_mispredicted <=
+          ~_GEN_370
+          & (_GEN_370
+               ? io_dis_uops_1_stat_brjmp_mispredicted
+               : T_38110_13_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
       if (_GEN_524) begin	// rob.scala:346:7, :347:34
         T_38110_13_stat_btb_made_pred <= io_dis_uops_1_stat_btb_made_pred;
         T_38110_13_stat_btb_mispredicted <= io_dis_uops_1_stat_btb_mispredicted;
         T_38110_13_stat_bpd_made_pred <= io_dis_uops_1_stat_bpd_made_pred;
         T_38110_13_stat_bpd_mispredicted <= io_dis_uops_1_stat_bpd_mispredicted;
       end
     end
@@ -14763,16 +18982,18 @@
       T_38110_14_allocate_brtag <= io_dis_uops_1_allocate_brtag;
       T_38110_14_is_br_or_jmp <= io_dis_uops_1_is_br_or_jmp;
       T_38110_14_is_jump <= io_dis_uops_1_is_jump;
       T_38110_14_is_jal <= io_dis_uops_1_is_jal;
       T_38110_14_is_ret <= io_dis_uops_1_is_ret;
       T_38110_14_is_call <= io_dis_uops_1_is_call;
       T_38110_14_br_tag <= io_dis_uops_1_br_tag;
-      T_38110_14_br_prediction_bpd_predict_val <= io_dis_uops_1_br_prediction_bpd_predict_val;
-      T_38110_14_br_prediction_bpd_predict_taken <= io_dis_uops_1_br_prediction_bpd_predict_taken;
+      T_38110_14_br_prediction_bpd_predict_val <=
+        io_dis_uops_1_br_prediction_bpd_predict_val;
+      T_38110_14_br_prediction_bpd_predict_taken <=
+        io_dis_uops_1_br_prediction_bpd_predict_taken;
       T_38110_14_br_prediction_btb_hit <= io_dis_uops_1_br_prediction_btb_hit;
       T_38110_14_br_prediction_btb_predicted <= io_dis_uops_1_br_prediction_btb_predicted;
       T_38110_14_br_prediction_is_br_or_jalr <= io_dis_uops_1_br_prediction_is_br_or_jalr;
       T_38110_14_fetch_pc_lob <= io_dis_uops_1_fetch_pc_lob;
       T_38110_14_imm_packed <= io_dis_uops_1_imm_packed;
       T_38110_14_csr_addr <= io_dis_uops_1_csr_addr;
       T_38110_14_rob_idx <= io_dis_uops_1_rob_idx;
@@ -14839,16 +19060,19 @@
       T_38110_14_stat_btb_made_pred <= io_brinfo_btb_made_pred;
       T_38110_14_stat_btb_mispredicted <= io_brinfo_btb_mispredict;
       T_38110_14_stat_bpd_made_pred <= io_brinfo_bpd_made_pred;
       T_38110_14_stat_bpd_mispredicted <= io_brinfo_bpd_mispredict;
     end
     else begin	// rob.scala:346:7, :401:7, :402:72
       if (io_dis_valids_1)
-        T_38110_14_stat_brjmp_mispredicted <= ~_GEN_372 & (_GEN_372 ? io_dis_uops_1_stat_brjmp_mispredicted :
-                                                                T_38110_14_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
+        T_38110_14_stat_brjmp_mispredicted <=
+          ~_GEN_372
+          & (_GEN_372
+               ? io_dis_uops_1_stat_brjmp_mispredicted
+               : T_38110_14_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
       if (_GEN_525) begin	// rob.scala:346:7, :347:34
         T_38110_14_stat_btb_made_pred <= io_dis_uops_1_stat_btb_made_pred;
         T_38110_14_stat_btb_mispredicted <= io_dis_uops_1_stat_btb_mispredicted;
         T_38110_14_stat_bpd_made_pred <= io_dis_uops_1_stat_bpd_made_pred;
         T_38110_14_stat_bpd_mispredicted <= io_dis_uops_1_stat_bpd_mispredicted;
       end
     end
@@ -14881,16 +19105,18 @@
       T_38110_15_allocate_brtag <= io_dis_uops_1_allocate_brtag;
       T_38110_15_is_br_or_jmp <= io_dis_uops_1_is_br_or_jmp;
       T_38110_15_is_jump <= io_dis_uops_1_is_jump;
       T_38110_15_is_jal <= io_dis_uops_1_is_jal;
       T_38110_15_is_ret <= io_dis_uops_1_is_ret;
       T_38110_15_is_call <= io_dis_uops_1_is_call;
       T_38110_15_br_tag <= io_dis_uops_1_br_tag;
-      T_38110_15_br_prediction_bpd_predict_val <= io_dis_uops_1_br_prediction_bpd_predict_val;
-      T_38110_15_br_prediction_bpd_predict_taken <= io_dis_uops_1_br_prediction_bpd_predict_taken;
+      T_38110_15_br_prediction_bpd_predict_val <=
+        io_dis_uops_1_br_prediction_bpd_predict_val;
+      T_38110_15_br_prediction_bpd_predict_taken <=
+        io_dis_uops_1_br_prediction_bpd_predict_taken;
       T_38110_15_br_prediction_btb_hit <= io_dis_uops_1_br_prediction_btb_hit;
       T_38110_15_br_prediction_btb_predicted <= io_dis_uops_1_br_prediction_btb_predicted;
       T_38110_15_br_prediction_is_br_or_jalr <= io_dis_uops_1_br_prediction_is_br_or_jalr;
       T_38110_15_fetch_pc_lob <= io_dis_uops_1_fetch_pc_lob;
       T_38110_15_imm_packed <= io_dis_uops_1_imm_packed;
       T_38110_15_csr_addr <= io_dis_uops_1_csr_addr;
       T_38110_15_rob_idx <= io_dis_uops_1_rob_idx;
@@ -14957,16 +19183,19 @@
       T_38110_15_stat_btb_made_pred <= io_brinfo_btb_made_pred;
       T_38110_15_stat_btb_mispredicted <= io_brinfo_btb_mispredict;
       T_38110_15_stat_bpd_made_pred <= io_brinfo_bpd_made_pred;
       T_38110_15_stat_bpd_mispredicted <= io_brinfo_bpd_mispredict;
     end
     else begin	// rob.scala:346:7, :401:7, :402:72
       if (io_dis_valids_1)
-        T_38110_15_stat_brjmp_mispredicted <= ~_GEN_374 & (_GEN_374 ? io_dis_uops_1_stat_brjmp_mispredicted :
-                                                                T_38110_15_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
+        T_38110_15_stat_brjmp_mispredicted <=
+          ~_GEN_374
+          & (_GEN_374
+               ? io_dis_uops_1_stat_brjmp_mispredicted
+               : T_38110_15_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
       if (_GEN_526) begin	// rob.scala:346:7, :347:34
         T_38110_15_stat_btb_made_pred <= io_dis_uops_1_stat_btb_made_pred;
         T_38110_15_stat_btb_mispredicted <= io_dis_uops_1_stat_btb_mispredicted;
         T_38110_15_stat_bpd_made_pred <= io_dis_uops_1_stat_bpd_made_pred;
         T_38110_15_stat_bpd_mispredicted <= io_dis_uops_1_stat_bpd_mispredicted;
       end
     end
@@ -14999,16 +19228,18 @@
       T_38110_16_allocate_brtag <= io_dis_uops_1_allocate_brtag;
       T_38110_16_is_br_or_jmp <= io_dis_uops_1_is_br_or_jmp;
       T_38110_16_is_jump <= io_dis_uops_1_is_jump;
       T_38110_16_is_jal <= io_dis_uops_1_is_jal;
       T_38110_16_is_ret <= io_dis_uops_1_is_ret;
       T_38110_16_is_call <= io_dis_uops_1_is_call;
       T_38110_16_br_tag <= io_dis_uops_1_br_tag;
-      T_38110_16_br_prediction_bpd_predict_val <= io_dis_uops_1_br_prediction_bpd_predict_val;
-      T_38110_16_br_prediction_bpd_predict_taken <= io_dis_uops_1_br_prediction_bpd_predict_taken;
+      T_38110_16_br_prediction_bpd_predict_val <=
+        io_dis_uops_1_br_prediction_bpd_predict_val;
+      T_38110_16_br_prediction_bpd_predict_taken <=
+        io_dis_uops_1_br_prediction_bpd_predict_taken;
       T_38110_16_br_prediction_btb_hit <= io_dis_uops_1_br_prediction_btb_hit;
       T_38110_16_br_prediction_btb_predicted <= io_dis_uops_1_br_prediction_btb_predicted;
       T_38110_16_br_prediction_is_br_or_jalr <= io_dis_uops_1_br_prediction_is_br_or_jalr;
       T_38110_16_fetch_pc_lob <= io_dis_uops_1_fetch_pc_lob;
       T_38110_16_imm_packed <= io_dis_uops_1_imm_packed;
       T_38110_16_csr_addr <= io_dis_uops_1_csr_addr;
       T_38110_16_rob_idx <= io_dis_uops_1_rob_idx;
@@ -15075,16 +19306,19 @@
       T_38110_16_stat_btb_made_pred <= io_brinfo_btb_made_pred;
       T_38110_16_stat_btb_mispredicted <= io_brinfo_btb_mispredict;
       T_38110_16_stat_bpd_made_pred <= io_brinfo_bpd_made_pred;
       T_38110_16_stat_bpd_mispredicted <= io_brinfo_bpd_mispredict;
     end
     else begin	// rob.scala:346:7, :401:7, :402:72
       if (io_dis_valids_1)
-        T_38110_16_stat_brjmp_mispredicted <= ~_GEN_376 & (_GEN_376 ? io_dis_uops_1_stat_brjmp_mispredicted :
-                                                                T_38110_16_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
+        T_38110_16_stat_brjmp_mispredicted <=
+          ~_GEN_376
+          & (_GEN_376
+               ? io_dis_uops_1_stat_brjmp_mispredicted
+               : T_38110_16_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
       if (_GEN_527) begin	// rob.scala:346:7, :347:34
         T_38110_16_stat_btb_made_pred <= io_dis_uops_1_stat_btb_made_pred;
         T_38110_16_stat_btb_mispredicted <= io_dis_uops_1_stat_btb_mispredicted;
         T_38110_16_stat_bpd_made_pred <= io_dis_uops_1_stat_bpd_made_pred;
         T_38110_16_stat_bpd_mispredicted <= io_dis_uops_1_stat_bpd_mispredicted;
       end
     end
@@ -15117,16 +19351,18 @@
       T_38110_17_allocate_brtag <= io_dis_uops_1_allocate_brtag;
       T_38110_17_is_br_or_jmp <= io_dis_uops_1_is_br_or_jmp;
       T_38110_17_is_jump <= io_dis_uops_1_is_jump;
       T_38110_17_is_jal <= io_dis_uops_1_is_jal;
       T_38110_17_is_ret <= io_dis_uops_1_is_ret;
       T_38110_17_is_call <= io_dis_uops_1_is_call;
       T_38110_17_br_tag <= io_dis_uops_1_br_tag;
-      T_38110_17_br_prediction_bpd_predict_val <= io_dis_uops_1_br_prediction_bpd_predict_val;
-      T_38110_17_br_prediction_bpd_predict_taken <= io_dis_uops_1_br_prediction_bpd_predict_taken;
+      T_38110_17_br_prediction_bpd_predict_val <=
+        io_dis_uops_1_br_prediction_bpd_predict_val;
+      T_38110_17_br_prediction_bpd_predict_taken <=
+        io_dis_uops_1_br_prediction_bpd_predict_taken;
       T_38110_17_br_prediction_btb_hit <= io_dis_uops_1_br_prediction_btb_hit;
       T_38110_17_br_prediction_btb_predicted <= io_dis_uops_1_br_prediction_btb_predicted;
       T_38110_17_br_prediction_is_br_or_jalr <= io_dis_uops_1_br_prediction_is_br_or_jalr;
       T_38110_17_fetch_pc_lob <= io_dis_uops_1_fetch_pc_lob;
       T_38110_17_imm_packed <= io_dis_uops_1_imm_packed;
       T_38110_17_csr_addr <= io_dis_uops_1_csr_addr;
       T_38110_17_rob_idx <= io_dis_uops_1_rob_idx;
@@ -15193,16 +19429,19 @@
       T_38110_17_stat_btb_made_pred <= io_brinfo_btb_made_pred;
       T_38110_17_stat_btb_mispredicted <= io_brinfo_btb_mispredict;
       T_38110_17_stat_bpd_made_pred <= io_brinfo_bpd_made_pred;
       T_38110_17_stat_bpd_mispredicted <= io_brinfo_bpd_mispredict;
     end
     else begin	// rob.scala:346:7, :401:7, :402:72
       if (io_dis_valids_1)
-        T_38110_17_stat_brjmp_mispredicted <= ~_GEN_378 & (_GEN_378 ? io_dis_uops_1_stat_brjmp_mispredicted :
-                                                                T_38110_17_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
+        T_38110_17_stat_brjmp_mispredicted <=
+          ~_GEN_378
+          & (_GEN_378
+               ? io_dis_uops_1_stat_brjmp_mispredicted
+               : T_38110_17_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
       if (_GEN_528) begin	// rob.scala:346:7, :347:34
         T_38110_17_stat_btb_made_pred <= io_dis_uops_1_stat_btb_made_pred;
         T_38110_17_stat_btb_mispredicted <= io_dis_uops_1_stat_btb_mispredicted;
         T_38110_17_stat_bpd_made_pred <= io_dis_uops_1_stat_bpd_made_pred;
         T_38110_17_stat_bpd_mispredicted <= io_dis_uops_1_stat_bpd_mispredicted;
       end
     end
@@ -15235,16 +19474,18 @@
       T_38110_18_allocate_brtag <= io_dis_uops_1_allocate_brtag;
       T_38110_18_is_br_or_jmp <= io_dis_uops_1_is_br_or_jmp;
       T_38110_18_is_jump <= io_dis_uops_1_is_jump;
       T_38110_18_is_jal <= io_dis_uops_1_is_jal;
       T_38110_18_is_ret <= io_dis_uops_1_is_ret;
       T_38110_18_is_call <= io_dis_uops_1_is_call;
       T_38110_18_br_tag <= io_dis_uops_1_br_tag;
-      T_38110_18_br_prediction_bpd_predict_val <= io_dis_uops_1_br_prediction_bpd_predict_val;
-      T_38110_18_br_prediction_bpd_predict_taken <= io_dis_uops_1_br_prediction_bpd_predict_taken;
+      T_38110_18_br_prediction_bpd_predict_val <=
+        io_dis_uops_1_br_prediction_bpd_predict_val;
+      T_38110_18_br_prediction_bpd_predict_taken <=
+        io_dis_uops_1_br_prediction_bpd_predict_taken;
       T_38110_18_br_prediction_btb_hit <= io_dis_uops_1_br_prediction_btb_hit;
       T_38110_18_br_prediction_btb_predicted <= io_dis_uops_1_br_prediction_btb_predicted;
       T_38110_18_br_prediction_is_br_or_jalr <= io_dis_uops_1_br_prediction_is_br_or_jalr;
       T_38110_18_fetch_pc_lob <= io_dis_uops_1_fetch_pc_lob;
       T_38110_18_imm_packed <= io_dis_uops_1_imm_packed;
       T_38110_18_csr_addr <= io_dis_uops_1_csr_addr;
       T_38110_18_rob_idx <= io_dis_uops_1_rob_idx;
@@ -15311,16 +19552,19 @@
       T_38110_18_stat_btb_made_pred <= io_brinfo_btb_made_pred;
       T_38110_18_stat_btb_mispredicted <= io_brinfo_btb_mispredict;
       T_38110_18_stat_bpd_made_pred <= io_brinfo_bpd_made_pred;
       T_38110_18_stat_bpd_mispredicted <= io_brinfo_bpd_mispredict;
     end
     else begin	// rob.scala:346:7, :401:7, :402:72
       if (io_dis_valids_1)
-        T_38110_18_stat_brjmp_mispredicted <= ~_GEN_380 & (_GEN_380 ? io_dis_uops_1_stat_brjmp_mispredicted :
-                                                                T_38110_18_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
+        T_38110_18_stat_brjmp_mispredicted <=
+          ~_GEN_380
+          & (_GEN_380
+               ? io_dis_uops_1_stat_brjmp_mispredicted
+               : T_38110_18_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
       if (_GEN_529) begin	// rob.scala:346:7, :347:34
         T_38110_18_stat_btb_made_pred <= io_dis_uops_1_stat_btb_made_pred;
         T_38110_18_stat_btb_mispredicted <= io_dis_uops_1_stat_btb_mispredicted;
         T_38110_18_stat_bpd_made_pred <= io_dis_uops_1_stat_bpd_made_pred;
         T_38110_18_stat_bpd_mispredicted <= io_dis_uops_1_stat_bpd_mispredicted;
       end
     end
@@ -15353,16 +19597,18 @@
       T_38110_19_allocate_brtag <= io_dis_uops_1_allocate_brtag;
       T_38110_19_is_br_or_jmp <= io_dis_uops_1_is_br_or_jmp;
       T_38110_19_is_jump <= io_dis_uops_1_is_jump;
       T_38110_19_is_jal <= io_dis_uops_1_is_jal;
       T_38110_19_is_ret <= io_dis_uops_1_is_ret;
       T_38110_19_is_call <= io_dis_uops_1_is_call;
       T_38110_19_br_tag <= io_dis_uops_1_br_tag;
-      T_38110_19_br_prediction_bpd_predict_val <= io_dis_uops_1_br_prediction_bpd_predict_val;
-      T_38110_19_br_prediction_bpd_predict_taken <= io_dis_uops_1_br_prediction_bpd_predict_taken;
+      T_38110_19_br_prediction_bpd_predict_val <=
+        io_dis_uops_1_br_prediction_bpd_predict_val;
+      T_38110_19_br_prediction_bpd_predict_taken <=
+        io_dis_uops_1_br_prediction_bpd_predict_taken;
       T_38110_19_br_prediction_btb_hit <= io_dis_uops_1_br_prediction_btb_hit;
       T_38110_19_br_prediction_btb_predicted <= io_dis_uops_1_br_prediction_btb_predicted;
       T_38110_19_br_prediction_is_br_or_jalr <= io_dis_uops_1_br_prediction_is_br_or_jalr;
       T_38110_19_fetch_pc_lob <= io_dis_uops_1_fetch_pc_lob;
       T_38110_19_imm_packed <= io_dis_uops_1_imm_packed;
       T_38110_19_csr_addr <= io_dis_uops_1_csr_addr;
       T_38110_19_rob_idx <= io_dis_uops_1_rob_idx;
@@ -15429,16 +19675,19 @@
       T_38110_19_stat_btb_made_pred <= io_brinfo_btb_made_pred;
       T_38110_19_stat_btb_mispredicted <= io_brinfo_btb_mispredict;
       T_38110_19_stat_bpd_made_pred <= io_brinfo_bpd_made_pred;
       T_38110_19_stat_bpd_mispredicted <= io_brinfo_bpd_mispredict;
     end
     else begin	// rob.scala:346:7, :401:7, :402:72
       if (io_dis_valids_1)
-        T_38110_19_stat_brjmp_mispredicted <= ~_GEN_382 & (_GEN_382 ? io_dis_uops_1_stat_brjmp_mispredicted :
-                                                                T_38110_19_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
+        T_38110_19_stat_brjmp_mispredicted <=
+          ~_GEN_382
+          & (_GEN_382
+               ? io_dis_uops_1_stat_brjmp_mispredicted
+               : T_38110_19_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
       if (_GEN_530) begin	// rob.scala:346:7, :347:34
         T_38110_19_stat_btb_made_pred <= io_dis_uops_1_stat_btb_made_pred;
         T_38110_19_stat_btb_mispredicted <= io_dis_uops_1_stat_btb_mispredicted;
         T_38110_19_stat_bpd_made_pred <= io_dis_uops_1_stat_bpd_made_pred;
         T_38110_19_stat_bpd_mispredicted <= io_dis_uops_1_stat_bpd_mispredicted;
       end
     end
@@ -15471,16 +19720,18 @@
       T_38110_20_allocate_brtag <= io_dis_uops_1_allocate_brtag;
       T_38110_20_is_br_or_jmp <= io_dis_uops_1_is_br_or_jmp;
       T_38110_20_is_jump <= io_dis_uops_1_is_jump;
       T_38110_20_is_jal <= io_dis_uops_1_is_jal;
       T_38110_20_is_ret <= io_dis_uops_1_is_ret;
       T_38110_20_is_call <= io_dis_uops_1_is_call;
       T_38110_20_br_tag <= io_dis_uops_1_br_tag;
-      T_38110_20_br_prediction_bpd_predict_val <= io_dis_uops_1_br_prediction_bpd_predict_val;
-      T_38110_20_br_prediction_bpd_predict_taken <= io_dis_uops_1_br_prediction_bpd_predict_taken;
+      T_38110_20_br_prediction_bpd_predict_val <=
+        io_dis_uops_1_br_prediction_bpd_predict_val;
+      T_38110_20_br_prediction_bpd_predict_taken <=
+        io_dis_uops_1_br_prediction_bpd_predict_taken;
       T_38110_20_br_prediction_btb_hit <= io_dis_uops_1_br_prediction_btb_hit;
       T_38110_20_br_prediction_btb_predicted <= io_dis_uops_1_br_prediction_btb_predicted;
       T_38110_20_br_prediction_is_br_or_jalr <= io_dis_uops_1_br_prediction_is_br_or_jalr;
       T_38110_20_fetch_pc_lob <= io_dis_uops_1_fetch_pc_lob;
       T_38110_20_imm_packed <= io_dis_uops_1_imm_packed;
       T_38110_20_csr_addr <= io_dis_uops_1_csr_addr;
       T_38110_20_rob_idx <= io_dis_uops_1_rob_idx;
@@ -15547,16 +19798,19 @@
       T_38110_20_stat_btb_made_pred <= io_brinfo_btb_made_pred;
       T_38110_20_stat_btb_mispredicted <= io_brinfo_btb_mispredict;
       T_38110_20_stat_bpd_made_pred <= io_brinfo_bpd_made_pred;
       T_38110_20_stat_bpd_mispredicted <= io_brinfo_bpd_mispredict;
     end
     else begin	// rob.scala:346:7, :401:7, :402:72
       if (io_dis_valids_1)
-        T_38110_20_stat_brjmp_mispredicted <= ~_GEN_384 & (_GEN_384 ? io_dis_uops_1_stat_brjmp_mispredicted :
-                                                                T_38110_20_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
+        T_38110_20_stat_brjmp_mispredicted <=
+          ~_GEN_384
+          & (_GEN_384
+               ? io_dis_uops_1_stat_brjmp_mispredicted
+               : T_38110_20_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
       if (_GEN_531) begin	// rob.scala:346:7, :347:34
         T_38110_20_stat_btb_made_pred <= io_dis_uops_1_stat_btb_made_pred;
         T_38110_20_stat_btb_mispredicted <= io_dis_uops_1_stat_btb_mispredicted;
         T_38110_20_stat_bpd_made_pred <= io_dis_uops_1_stat_bpd_made_pred;
         T_38110_20_stat_bpd_mispredicted <= io_dis_uops_1_stat_bpd_mispredicted;
       end
     end
@@ -15589,16 +19843,18 @@
       T_38110_21_allocate_brtag <= io_dis_uops_1_allocate_brtag;
       T_38110_21_is_br_or_jmp <= io_dis_uops_1_is_br_or_jmp;
       T_38110_21_is_jump <= io_dis_uops_1_is_jump;
       T_38110_21_is_jal <= io_dis_uops_1_is_jal;
       T_38110_21_is_ret <= io_dis_uops_1_is_ret;
       T_38110_21_is_call <= io_dis_uops_1_is_call;
       T_38110_21_br_tag <= io_dis_uops_1_br_tag;
-      T_38110_21_br_prediction_bpd_predict_val <= io_dis_uops_1_br_prediction_bpd_predict_val;
-      T_38110_21_br_prediction_bpd_predict_taken <= io_dis_uops_1_br_prediction_bpd_predict_taken;
+      T_38110_21_br_prediction_bpd_predict_val <=
+        io_dis_uops_1_br_prediction_bpd_predict_val;
+      T_38110_21_br_prediction_bpd_predict_taken <=
+        io_dis_uops_1_br_prediction_bpd_predict_taken;
       T_38110_21_br_prediction_btb_hit <= io_dis_uops_1_br_prediction_btb_hit;
       T_38110_21_br_prediction_btb_predicted <= io_dis_uops_1_br_prediction_btb_predicted;
       T_38110_21_br_prediction_is_br_or_jalr <= io_dis_uops_1_br_prediction_is_br_or_jalr;
       T_38110_21_fetch_pc_lob <= io_dis_uops_1_fetch_pc_lob;
       T_38110_21_imm_packed <= io_dis_uops_1_imm_packed;
       T_38110_21_csr_addr <= io_dis_uops_1_csr_addr;
       T_38110_21_rob_idx <= io_dis_uops_1_rob_idx;
@@ -15665,16 +19921,19 @@
       T_38110_21_stat_btb_made_pred <= io_brinfo_btb_made_pred;
       T_38110_21_stat_btb_mispredicted <= io_brinfo_btb_mispredict;
       T_38110_21_stat_bpd_made_pred <= io_brinfo_bpd_made_pred;
       T_38110_21_stat_bpd_mispredicted <= io_brinfo_bpd_mispredict;
     end
     else begin	// rob.scala:346:7, :401:7, :402:72
       if (io_dis_valids_1)
-        T_38110_21_stat_brjmp_mispredicted <= ~_GEN_386 & (_GEN_386 ? io_dis_uops_1_stat_brjmp_mispredicted :
-                                                                T_38110_21_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
+        T_38110_21_stat_brjmp_mispredicted <=
+          ~_GEN_386
+          & (_GEN_386
+               ? io_dis_uops_1_stat_brjmp_mispredicted
+               : T_38110_21_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
       if (_GEN_532) begin	// rob.scala:346:7, :347:34
         T_38110_21_stat_btb_made_pred <= io_dis_uops_1_stat_btb_made_pred;
         T_38110_21_stat_btb_mispredicted <= io_dis_uops_1_stat_btb_mispredicted;
         T_38110_21_stat_bpd_made_pred <= io_dis_uops_1_stat_bpd_made_pred;
         T_38110_21_stat_bpd_mispredicted <= io_dis_uops_1_stat_bpd_mispredicted;
       end
     end
@@ -15707,16 +19966,18 @@
       T_38110_22_allocate_brtag <= io_dis_uops_1_allocate_brtag;
       T_38110_22_is_br_or_jmp <= io_dis_uops_1_is_br_or_jmp;
       T_38110_22_is_jump <= io_dis_uops_1_is_jump;
       T_38110_22_is_jal <= io_dis_uops_1_is_jal;
       T_38110_22_is_ret <= io_dis_uops_1_is_ret;
       T_38110_22_is_call <= io_dis_uops_1_is_call;
       T_38110_22_br_tag <= io_dis_uops_1_br_tag;
-      T_38110_22_br_prediction_bpd_predict_val <= io_dis_uops_1_br_prediction_bpd_predict_val;
-      T_38110_22_br_prediction_bpd_predict_taken <= io_dis_uops_1_br_prediction_bpd_predict_taken;
+      T_38110_22_br_prediction_bpd_predict_val <=
+        io_dis_uops_1_br_prediction_bpd_predict_val;
+      T_38110_22_br_prediction_bpd_predict_taken <=
+        io_dis_uops_1_br_prediction_bpd_predict_taken;
       T_38110_22_br_prediction_btb_hit <= io_dis_uops_1_br_prediction_btb_hit;
       T_38110_22_br_prediction_btb_predicted <= io_dis_uops_1_br_prediction_btb_predicted;
       T_38110_22_br_prediction_is_br_or_jalr <= io_dis_uops_1_br_prediction_is_br_or_jalr;
       T_38110_22_fetch_pc_lob <= io_dis_uops_1_fetch_pc_lob;
       T_38110_22_imm_packed <= io_dis_uops_1_imm_packed;
       T_38110_22_csr_addr <= io_dis_uops_1_csr_addr;
       T_38110_22_rob_idx <= io_dis_uops_1_rob_idx;
@@ -15783,16 +20044,19 @@
       T_38110_22_stat_btb_made_pred <= io_brinfo_btb_made_pred;
       T_38110_22_stat_btb_mispredicted <= io_brinfo_btb_mispredict;
       T_38110_22_stat_bpd_made_pred <= io_brinfo_bpd_made_pred;
       T_38110_22_stat_bpd_mispredicted <= io_brinfo_bpd_mispredict;
     end
     else begin	// rob.scala:346:7, :401:7, :402:72
       if (io_dis_valids_1)
-        T_38110_22_stat_brjmp_mispredicted <= ~_GEN_388 & (_GEN_388 ? io_dis_uops_1_stat_brjmp_mispredicted :
-                                                                T_38110_22_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
+        T_38110_22_stat_brjmp_mispredicted <=
+          ~_GEN_388
+          & (_GEN_388
+               ? io_dis_uops_1_stat_brjmp_mispredicted
+               : T_38110_22_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
       if (_GEN_533) begin	// rob.scala:346:7, :347:34
         T_38110_22_stat_btb_made_pred <= io_dis_uops_1_stat_btb_made_pred;
         T_38110_22_stat_btb_mispredicted <= io_dis_uops_1_stat_btb_mispredicted;
         T_38110_22_stat_bpd_made_pred <= io_dis_uops_1_stat_bpd_made_pred;
         T_38110_22_stat_bpd_mispredicted <= io_dis_uops_1_stat_bpd_mispredicted;
       end
     end
@@ -15825,16 +20089,18 @@
       T_38110_23_allocate_brtag <= io_dis_uops_1_allocate_brtag;
       T_38110_23_is_br_or_jmp <= io_dis_uops_1_is_br_or_jmp;
       T_38110_23_is_jump <= io_dis_uops_1_is_jump;
       T_38110_23_is_jal <= io_dis_uops_1_is_jal;
       T_38110_23_is_ret <= io_dis_uops_1_is_ret;
       T_38110_23_is_call <= io_dis_uops_1_is_call;
       T_38110_23_br_tag <= io_dis_uops_1_br_tag;
-      T_38110_23_br_prediction_bpd_predict_val <= io_dis_uops_1_br_prediction_bpd_predict_val;
-      T_38110_23_br_prediction_bpd_predict_taken <= io_dis_uops_1_br_prediction_bpd_predict_taken;
+      T_38110_23_br_prediction_bpd_predict_val <=
+        io_dis_uops_1_br_prediction_bpd_predict_val;
+      T_38110_23_br_prediction_bpd_predict_taken <=
+        io_dis_uops_1_br_prediction_bpd_predict_taken;
       T_38110_23_br_prediction_btb_hit <= io_dis_uops_1_br_prediction_btb_hit;
       T_38110_23_br_prediction_btb_predicted <= io_dis_uops_1_br_prediction_btb_predicted;
       T_38110_23_br_prediction_is_br_or_jalr <= io_dis_uops_1_br_prediction_is_br_or_jalr;
       T_38110_23_fetch_pc_lob <= io_dis_uops_1_fetch_pc_lob;
       T_38110_23_imm_packed <= io_dis_uops_1_imm_packed;
       T_38110_23_csr_addr <= io_dis_uops_1_csr_addr;
       T_38110_23_rob_idx <= io_dis_uops_1_rob_idx;
@@ -15901,16 +20167,19 @@
       T_38110_23_stat_btb_made_pred <= io_brinfo_btb_made_pred;
       T_38110_23_stat_btb_mispredicted <= io_brinfo_btb_mispredict;
       T_38110_23_stat_bpd_made_pred <= io_brinfo_bpd_made_pred;
       T_38110_23_stat_bpd_mispredicted <= io_brinfo_bpd_mispredict;
     end
     else begin	// rob.scala:346:7, :401:7, :402:72
       if (io_dis_valids_1)
-        T_38110_23_stat_brjmp_mispredicted <= ~_GEN_390 & (_GEN_390 ? io_dis_uops_1_stat_brjmp_mispredicted :
-                                                                T_38110_23_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
+        T_38110_23_stat_brjmp_mispredicted <=
+          ~_GEN_390
+          & (_GEN_390
+               ? io_dis_uops_1_stat_brjmp_mispredicted
+               : T_38110_23_stat_brjmp_mispredicted);	// rob.scala:347:34, :350:34, :353:52
       if (_GEN_534) begin	// rob.scala:346:7, :347:34
         T_38110_23_stat_btb_made_pred <= io_dis_uops_1_stat_btb_made_pred;
         T_38110_23_stat_btb_mispredicted <= io_dis_uops_1_stat_btb_mispredicted;
         T_38110_23_stat_bpd_made_pred <= io_dis_uops_1_stat_bpd_made_pred;
         T_38110_23_stat_bpd_mispredicted <= io_dis_uops_1_stat_bpd_mispredicted;
       end
     end
@@ -15923,116 +20192,147 @@
     else if (_GEN_534)	// rob.scala:346:7, :347:34
       T_38110_23_debug_wdata <= io_dis_uops_1_debug_wdata;
     T_47576 <= T_47568 & T_47569;	// rob.scala:593:48, :594:45, :601:48
     T_47616 <= flush_val;	// rob.scala:608:37
   end // always @(posedge)
   `ifndef SYNTHESIS
     always @(posedge clk) begin	// rob.scala:535:17
-      automatic logic T_32357 = ~(io_wb_resps_0_valid & ~(io_wb_resps_0_bits_uop_rob_idx[0]) & ~_GEN_165) | reset;	// rob.scala:227:38, :331:55, :535:{17,18,75}, :536:22
-      automatic logic T_32369 = ~(io_wb_resps_0_valid & ~(io_wb_resps_0_bits_uop_rob_idx[0]) & _GEN_167 & _GEN_166 !=
-                                                io_wb_resps_0_bits_uop_pdst) | reset;	// rob.scala:227:38, :331:55, :538:{17,18,75}, :539:{37,54}
-      automatic logic T_32561 = ~(io_wb_resps_1_valid & ~(io_wb_resps_1_bits_uop_rob_idx[0]) & ~_GEN_168) | reset;	// rob.scala:227:38, :331:55, :535:{17,18,75}, :536:22
-      automatic logic T_32573 = ~(io_wb_resps_1_valid & ~(io_wb_resps_1_bits_uop_rob_idx[0]) & _GEN_170 & _GEN_169 !=
-                                                io_wb_resps_1_bits_uop_pdst) | reset;	// rob.scala:227:38, :331:55, :538:{17,18,75}, :539:{37,54}
-      automatic logic T_32765 = ~(io_wb_resps_2_valid & ~(io_wb_resps_2_bits_uop_rob_idx[0]) & ~_GEN_171) | reset;	// rob.scala:227:38, :331:55, :535:{17,18,75}, :536:22
-      automatic logic T_32777 = ~(io_wb_resps_2_valid & ~(io_wb_resps_2_bits_uop_rob_idx[0]) & _GEN_173 & _GEN_172 !=
-                                                io_wb_resps_2_bits_uop_pdst) | reset;	// rob.scala:227:38, :331:55, :538:{17,18,75}, :539:{37,54}
-      automatic logic T_44285 = ~(io_wb_resps_0_valid & io_wb_resps_0_bits_uop_rob_idx[0] & ~_GEN_336) | reset;	// rob.scala:227:38, :535:{17,18,75}, :536:22
-      automatic logic T_44297 = ~(io_wb_resps_0_valid & io_wb_resps_0_bits_uop_rob_idx[0] & _GEN_338 & _GEN_337 !=
-                                                io_wb_resps_0_bits_uop_pdst) | reset;	// rob.scala:227:38, :538:{17,18,75}, :539:{37,54}
-      automatic logic T_44489 = ~(io_wb_resps_1_valid & io_wb_resps_1_bits_uop_rob_idx[0] & ~_GEN_339) | reset;	// rob.scala:227:38, :535:{17,18,75}, :536:22
-      automatic logic T_44501 = ~(io_wb_resps_1_valid & io_wb_resps_1_bits_uop_rob_idx[0] & _GEN_341 & _GEN_340 !=
-                                                io_wb_resps_1_bits_uop_pdst) | reset;	// rob.scala:227:38, :538:{17,18,75}, :539:{37,54}
-      automatic logic T_44693 = ~(io_wb_resps_2_valid & io_wb_resps_2_bits_uop_rob_idx[0] & ~_GEN_342) | reset;	// rob.scala:227:38, :535:{17,18,75}, :536:22
-      automatic logic T_44705 = ~(io_wb_resps_2_valid & io_wb_resps_2_bits_uop_rob_idx[0] & _GEN_344 & _GEN_343 !=
-                                                io_wb_resps_2_bits_uop_pdst) | reset;	// rob.scala:227:38, :538:{17,18,75}, :539:{37,54}
+      automatic logic T_32357 =
+        ~(io_wb_resps_0_valid & ~(io_wb_resps_0_bits_uop_rob_idx[0]) & ~_GEN_165) | reset;	// rob.scala:227:38, :331:55, :535:{17,18,75}, :536:22
+      automatic logic T_32369 =
+        ~(io_wb_resps_0_valid & ~(io_wb_resps_0_bits_uop_rob_idx[0]) & _GEN_167
+          & _GEN_166 != io_wb_resps_0_bits_uop_pdst) | reset;	// rob.scala:227:38, :331:55, :538:{17,18,75}, :539:{37,54}
+      automatic logic T_32561 =
+        ~(io_wb_resps_1_valid & ~(io_wb_resps_1_bits_uop_rob_idx[0]) & ~_GEN_168) | reset;	// rob.scala:227:38, :331:55, :535:{17,18,75}, :536:22
+      automatic logic T_32573 =
+        ~(io_wb_resps_1_valid & ~(io_wb_resps_1_bits_uop_rob_idx[0]) & _GEN_170
+          & _GEN_169 != io_wb_resps_1_bits_uop_pdst) | reset;	// rob.scala:227:38, :331:55, :538:{17,18,75}, :539:{37,54}
+      automatic logic T_32765 =
+        ~(io_wb_resps_2_valid & ~(io_wb_resps_2_bits_uop_rob_idx[0]) & ~_GEN_171) | reset;	// rob.scala:227:38, :331:55, :535:{17,18,75}, :536:22
+      automatic logic T_32777 =
+        ~(io_wb_resps_2_valid & ~(io_wb_resps_2_bits_uop_rob_idx[0]) & _GEN_173
+          & _GEN_172 != io_wb_resps_2_bits_uop_pdst) | reset;	// rob.scala:227:38, :331:55, :538:{17,18,75}, :539:{37,54}
+      automatic logic T_44285 =
+        ~(io_wb_resps_0_valid & io_wb_resps_0_bits_uop_rob_idx[0] & ~_GEN_336) | reset;	// rob.scala:227:38, :535:{17,18,75}, :536:22
+      automatic logic T_44297 =
+        ~(io_wb_resps_0_valid & io_wb_resps_0_bits_uop_rob_idx[0] & _GEN_338
+          & _GEN_337 != io_wb_resps_0_bits_uop_pdst) | reset;	// rob.scala:227:38, :538:{17,18,75}, :539:{37,54}
+      automatic logic T_44489 =
+        ~(io_wb_resps_1_valid & io_wb_resps_1_bits_uop_rob_idx[0] & ~_GEN_339) | reset;	// rob.scala:227:38, :535:{17,18,75}, :536:22
+      automatic logic T_44501 =
+        ~(io_wb_resps_1_valid & io_wb_resps_1_bits_uop_rob_idx[0] & _GEN_341
+          & _GEN_340 != io_wb_resps_1_bits_uop_pdst) | reset;	// rob.scala:227:38, :538:{17,18,75}, :539:{37,54}
+      automatic logic T_44693 =
+        ~(io_wb_resps_2_valid & io_wb_resps_2_bits_uop_rob_idx[0] & ~_GEN_342) | reset;	// rob.scala:227:38, :535:{17,18,75}, :536:22
+      automatic logic T_44705 =
+        ~(io_wb_resps_2_valid & io_wb_resps_2_bits_uop_rob_idx[0] & _GEN_344
+          & _GEN_343 != io_wb_resps_2_bits_uop_pdst) | reset;	// rob.scala:227:38, :538:{17,18,75}, :539:{37,54}
       automatic logic T_47646 = ~(T_47546 & ~_GEN_151 & (|_T_28314_ext_R0_data)) | reset;	// rob.scala:340:30, :453:59, :585:72, :630:{14,15}, :631:{16,39}, :632:35
       automatic logic T_47657 = ~(T_47631 & T_47632 & (|_T_28314_ext_R0_data)) | reset;	// rob.scala:340:30, :624:41, :626:48, :632:35, :634:{14,15}, :636:68
       automatic logic T_47675 = ~(T_47563 & ~_GEN_323 & (|_T_40242_ext_R0_data)) | reset;	// rob.scala:340:30, :453:59, :585:72, :630:{14,15}, :631:{16,39}, :632:35
       automatic logic T_47686 = ~(T_47660 & T_47661 & (|_T_40242_ext_R0_data)) | reset;	// rob.scala:340:30, :624:41, :626:48, :632:35, :634:{14,15}, :636:68
       automatic logic T_48103;	// rob.scala:693:11
       automatic logic T_48109;	// rob.scala:696:11
       automatic logic T_48118;	// rob.scala:699:11
       T_48103 = ~(T_47568 & ~io_cxcpt_valid & ~r_xcpt_val) | reset;	// rob.scala:593:48, :693:{11,12,34,50,53}
       T_48109 = ~(T_48195 & r_xcpt_val) | reset;	// rob.scala:696:{11,12,23}, :759:40
       T_48118 = ~(will_throw_exception & r_xcpt_uop_rob_idx[5:1] != rob_head) | reset;	// rob.scala:222:27, :583:87, :699:{11,12,35,69}
       if ((`PRINTF_COND_) & ~T_32357)	// rob.scala:535:17
-        $fwrite(32'h80000002, "Assertion failed: [ROB] writeback occurred to an invalid ROB entry.\n    at rob.scala:535 assert (!(io.wb_resps(i).valid && MatchBank(GetBankIdx(rob_idx)) &&\n");	// rob.scala:535:17
+        $fwrite(32'h80000002,
+                "Assertion failed: [ROB] writeback occurred to an invalid ROB entry.\n    at rob.scala:535 assert (!(io.wb_resps(i).valid && MatchBank(GetBankIdx(rob_idx)) &&\n");	// rob.scala:535:17
       if ((`STOP_COND_) & ~T_32357)	// rob.scala:535:17
         $fatal;	// rob.scala:535:17
       if ((`PRINTF_COND_) & ~T_32369)	// rob.scala:535:17, :538:17
-        $fwrite(32'h80000002, "Assertion failed: [ROB] writeback occurred to the wrong pdst.\n    at rob.scala:538 assert (!(io.wb_resps(i).valid && MatchBank(GetBankIdx(rob_idx)) &&\n");	// rob.scala:535:17, :538:17
+        $fwrite(32'h80000002,
+                "Assertion failed: [ROB] writeback occurred to the wrong pdst.\n    at rob.scala:538 assert (!(io.wb_resps(i).valid && MatchBank(GetBankIdx(rob_idx)) &&\n");	// rob.scala:535:17, :538:17
       if ((`STOP_COND_) & ~T_32369)	// rob.scala:535:17, :538:17
         $fatal;	// rob.scala:538:17
       if ((`PRINTF_COND_) & ~T_32561)	// rob.scala:535:17
-        $fwrite(32'h80000002, "Assertion failed: [ROB] writeback occurred to an invalid ROB entry.\n    at rob.scala:535 assert (!(io.wb_resps(i).valid && MatchBank(GetBankIdx(rob_idx)) &&\n");	// rob.scala:535:17
+        $fwrite(32'h80000002,
+                "Assertion failed: [ROB] writeback occurred to an invalid ROB entry.\n    at rob.scala:535 assert (!(io.wb_resps(i).valid && MatchBank(GetBankIdx(rob_idx)) &&\n");	// rob.scala:535:17
       if ((`STOP_COND_) & ~T_32561)	// rob.scala:535:17
         $fatal;	// rob.scala:535:17
       if ((`PRINTF_COND_) & ~T_32573)	// rob.scala:535:17, :538:17
-        $fwrite(32'h80000002, "Assertion failed: [ROB] writeback occurred to the wrong pdst.\n    at rob.scala:538 assert (!(io.wb_resps(i).valid && MatchBank(GetBankIdx(rob_idx)) &&\n");	// rob.scala:535:17, :538:17
+        $fwrite(32'h80000002,
+                "Assertion failed: [ROB] writeback occurred to the wrong pdst.\n    at rob.scala:538 assert (!(io.wb_resps(i).valid && MatchBank(GetBankIdx(rob_idx)) &&\n");	// rob.scala:535:17, :538:17
       if ((`STOP_COND_) & ~T_32573)	// rob.scala:535:17, :538:17
         $fatal;	// rob.scala:538:17
       if ((`PRINTF_COND_) & ~T_32765)	// rob.scala:535:17
-        $fwrite(32'h80000002, "Assertion failed: [ROB] writeback occurred to an invalid ROB entry.\n    at rob.scala:535 assert (!(io.wb_resps(i).valid && MatchBank(GetBankIdx(rob_idx)) &&\n");	// rob.scala:535:17
+        $fwrite(32'h80000002,
+                "Assertion failed: [ROB] writeback occurred to an invalid ROB entry.\n    at rob.scala:535 assert (!(io.wb_resps(i).valid && MatchBank(GetBankIdx(rob_idx)) &&\n");	// rob.scala:535:17
       if ((`STOP_COND_) & ~T_32765)	// rob.scala:535:17
         $fatal;	// rob.scala:535:17
       if ((`PRINTF_COND_) & ~T_32777)	// rob.scala:535:17, :538:17
-        $fwrite(32'h80000002, "Assertion failed: [ROB] writeback occurred to the wrong pdst.\n    at rob.scala:538 assert (!(io.wb_resps(i).valid && MatchBank(GetBankIdx(rob_idx)) &&\n");	// rob.scala:535:17, :538:17
+        $fwrite(32'h80000002,
+                "Assertion failed: [ROB] writeback occurred to the wrong pdst.\n    at rob.scala:538 assert (!(io.wb_resps(i).valid && MatchBank(GetBankIdx(rob_idx)) &&\n");	// rob.scala:535:17, :538:17
       if ((`STOP_COND_) & ~T_32777)	// rob.scala:535:17, :538:17
         $fatal;	// rob.scala:538:17
       if ((`PRINTF_COND_) & ~T_44285)	// rob.scala:535:17
-        $fwrite(32'h80000002, "Assertion failed: [ROB] writeback occurred to an invalid ROB entry.\n    at rob.scala:535 assert (!(io.wb_resps(i).valid && MatchBank(GetBankIdx(rob_idx)) &&\n");	// rob.scala:535:17
+        $fwrite(32'h80000002,
+                "Assertion failed: [ROB] writeback occurred to an invalid ROB entry.\n    at rob.scala:535 assert (!(io.wb_resps(i).valid && MatchBank(GetBankIdx(rob_idx)) &&\n");	// rob.scala:535:17
       if ((`STOP_COND_) & ~T_44285)	// rob.scala:535:17
         $fatal;	// rob.scala:535:17
       if ((`PRINTF_COND_) & ~T_44297)	// rob.scala:535:17, :538:17
-        $fwrite(32'h80000002, "Assertion failed: [ROB] writeback occurred to the wrong pdst.\n    at rob.scala:538 assert (!(io.wb_resps(i).valid && MatchBank(GetBankIdx(rob_idx)) &&\n");	// rob.scala:535:17, :538:17
+        $fwrite(32'h80000002,
+                "Assertion failed: [ROB] writeback occurred to the wrong pdst.\n    at rob.scala:538 assert (!(io.wb_resps(i).valid && MatchBank(GetBankIdx(rob_idx)) &&\n");	// rob.scala:535:17, :538:17
       if ((`STOP_COND_) & ~T_44297)	// rob.scala:535:17, :538:17
         $fatal;	// rob.scala:538:17
       if ((`PRINTF_COND_) & ~T_44489)	// rob.scala:535:17
-        $fwrite(32'h80000002, "Assertion failed: [ROB] writeback occurred to an invalid ROB entry.\n    at rob.scala:535 assert (!(io.wb_resps(i).valid && MatchBank(GetBankIdx(rob_idx)) &&\n");	// rob.scala:535:17
+        $fwrite(32'h80000002,
+                "Assertion failed: [ROB] writeback occurred to an invalid ROB entry.\n    at rob.scala:535 assert (!(io.wb_resps(i).valid && MatchBank(GetBankIdx(rob_idx)) &&\n");	// rob.scala:535:17
       if ((`STOP_COND_) & ~T_44489)	// rob.scala:535:17
         $fatal;	// rob.scala:535:17
       if ((`PRINTF_COND_) & ~T_44501)	// rob.scala:535:17, :538:17
-        $fwrite(32'h80000002, "Assertion failed: [ROB] writeback occurred to the wrong pdst.\n    at rob.scala:538 assert (!(io.wb_resps(i).valid && MatchBank(GetBankIdx(rob_idx)) &&\n");	// rob.scala:535:17, :538:17
+        $fwrite(32'h80000002,
+                "Assertion failed: [ROB] writeback occurred to the wrong pdst.\n    at rob.scala:538 assert (!(io.wb_resps(i).valid && MatchBank(GetBankIdx(rob_idx)) &&\n");	// rob.scala:535:17, :538:17
       if ((`STOP_COND_) & ~T_44501)	// rob.scala:535:17, :538:17
         $fatal;	// rob.scala:538:17
       if ((`PRINTF_COND_) & ~T_44693)	// rob.scala:535:17
-        $fwrite(32'h80000002, "Assertion failed: [ROB] writeback occurred to an invalid ROB entry.\n    at rob.scala:535 assert (!(io.wb_resps(i).valid && MatchBank(GetBankIdx(rob_idx)) &&\n");	// rob.scala:535:17
+        $fwrite(32'h80000002,
+                "Assertion failed: [ROB] writeback occurred to an invalid ROB entry.\n    at rob.scala:535 assert (!(io.wb_resps(i).valid && MatchBank(GetBankIdx(rob_idx)) &&\n");	// rob.scala:535:17
       if ((`STOP_COND_) & ~T_44693)	// rob.scala:535:17
         $fatal;	// rob.scala:535:17
       if ((`PRINTF_COND_) & ~T_44705)	// rob.scala:535:17, :538:17
-        $fwrite(32'h80000002, "Assertion failed: [ROB] writeback occurred to the wrong pdst.\n    at rob.scala:538 assert (!(io.wb_resps(i).valid && MatchBank(GetBankIdx(rob_idx)) &&\n");	// rob.scala:535:17, :538:17
+        $fwrite(32'h80000002,
+                "Assertion failed: [ROB] writeback occurred to the wrong pdst.\n    at rob.scala:538 assert (!(io.wb_resps(i).valid && MatchBank(GetBankIdx(rob_idx)) &&\n");	// rob.scala:535:17, :538:17
       if ((`STOP_COND_) & ~T_44705)	// rob.scala:535:17, :538:17
         $fatal;	// rob.scala:538:17
       if ((`PRINTF_COND_) & ~T_47646)	// rob.scala:535:17, :630:14
-        $fwrite(32'h80000002, "Assertion failed: Committed non-FP instruction has non-zero fflag bits.\n    at rob.scala:630 assert (!(io.com_valids(w) &&\n");	// rob.scala:535:17, :630:14
+        $fwrite(32'h80000002,
+                "Assertion failed: Committed non-FP instruction has non-zero fflag bits.\n    at rob.scala:630 assert (!(io.com_valids(w) &&\n");	// rob.scala:535:17, :630:14
       if ((`STOP_COND_) & ~T_47646)	// rob.scala:535:17, :630:14
         $fatal;	// rob.scala:630:14
       if ((`PRINTF_COND_) & ~T_47657)	// rob.scala:535:17, :634:14
-        $fwrite(32'h80000002, "Assertion failed: Committed FP load or store has non-zero fflag bits.\n    at rob.scala:634 assert (!(io.com_valids(w) &&\n");	// rob.scala:535:17, :634:14
+        $fwrite(32'h80000002,
+                "Assertion failed: Committed FP load or store has non-zero fflag bits.\n    at rob.scala:634 assert (!(io.com_valids(w) &&\n");	// rob.scala:535:17, :634:14
       if ((`STOP_COND_) & ~T_47657)	// rob.scala:535:17, :634:14
         $fatal;	// rob.scala:634:14
       if ((`PRINTF_COND_) & ~T_47675)	// rob.scala:535:17, :630:14
-        $fwrite(32'h80000002, "Assertion failed: Committed non-FP instruction has non-zero fflag bits.\n    at rob.scala:630 assert (!(io.com_valids(w) &&\n");	// rob.scala:535:17, :630:14
+        $fwrite(32'h80000002,
+                "Assertion failed: Committed non-FP instruction has non-zero fflag bits.\n    at rob.scala:630 assert (!(io.com_valids(w) &&\n");	// rob.scala:535:17, :630:14
       if ((`STOP_COND_) & ~T_47675)	// rob.scala:535:17, :630:14
         $fatal;	// rob.scala:630:14
       if ((`PRINTF_COND_) & ~T_47686)	// rob.scala:535:17, :634:14
-        $fwrite(32'h80000002, "Assertion failed: Committed FP load or store has non-zero fflag bits.\n    at rob.scala:634 assert (!(io.com_valids(w) &&\n");	// rob.scala:535:17, :634:14
+        $fwrite(32'h80000002,
+                "Assertion failed: Committed FP load or store has non-zero fflag bits.\n    at rob.scala:634 assert (!(io.com_valids(w) &&\n");	// rob.scala:535:17, :634:14
       if ((`STOP_COND_) & ~T_47686)	// rob.scala:535:17, :634:14
         $fatal;	// rob.scala:634:14
       if ((`PRINTF_COND_) & ~T_48103)	// rob.scala:535:17, :693:11
-        $fwrite(32'h80000002, "Assertion failed: ROB trying to throw an exception, but it doesn't have a valid xcpt_cause\n    at rob.scala:693 assert (!(exception_thrown && !io.cxcpt.valid && !r_xcpt_val),\n");	// rob.scala:535:17, :693:11
+        $fwrite(32'h80000002,
+                "Assertion failed: ROB trying to throw an exception, but it doesn't have a valid xcpt_cause\n    at rob.scala:693 assert (!(exception_thrown && !io.cxcpt.valid && !r_xcpt_val),\n");	// rob.scala:535:17, :693:11
       if ((`STOP_COND_) & ~T_48103)	// rob.scala:535:17, :693:11
         $fatal;	// rob.scala:693:11
       if ((`PRINTF_COND_) & ~T_48109)	// rob.scala:535:17, :696:11
-        $fwrite(32'h80000002, "Assertion failed: ROB is empty, but believes it has an outstanding exception.\n    at rob.scala:696 assert (!(io.empty && r_xcpt_val),\n");	// rob.scala:535:17, :696:11
+        $fwrite(32'h80000002,
+                "Assertion failed: ROB is empty, but believes it has an outstanding exception.\n    at rob.scala:696 assert (!(io.empty && r_xcpt_val),\n");	// rob.scala:535:17, :696:11
       if ((`STOP_COND_) & ~T_48109)	// rob.scala:535:17, :696:11
         $fatal;	// rob.scala:696:11
       if ((`PRINTF_COND_) & ~T_48118)	// rob.scala:535:17, :699:11
-        $fwrite(32'h80000002, "Assertion failed: ROB is throwing an exception, but the stored exception information's rob_idx does not match the rob_head\n    at rob.scala:699 assert (!(will_throw_exception && (GetRowIdx(r_xcpt_uop.rob_idx) =/= rob_head)),\n");	// rob.scala:535:17, :699:11
+        $fwrite(32'h80000002,
+                "Assertion failed: ROB is throwing an exception, but the stored exception information's rob_idx does not match the rob_head\n    at rob.scala:699 assert (!(will_throw_exception && (GetRowIdx(r_xcpt_uop.rob_idx) =/= rob_head)),\n");	// rob.scala:535:17, :699:11
       if ((`STOP_COND_) & ~T_48118)	// rob.scala:535:17, :699:11
         $fatal;	// rob.scala:699:11
       if ((`PRINTF_COND_) & ~reset) begin	// rob.scala:535:17, :945:13, :1061:16
         automatic logic [3:0][7:0] _GEN_612 = {{8'h43}, {8'h2D}, {8'h66}, {8'h58}};	// rob.scala:946:18, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
         automatic logic            T_48314;	// rob.scala:970:26
         automatic logic            T_48316;	// rob.scala:970:50
         automatic logic            T_48400;	// rob.scala:970:26
@@ -16119,134 +20419,393 @@
         T_49948 = rob_head == 5'h14;	// rob.scala:347:34, :970:26
         T_49950 = rob_tail == 5'h14;	// rob.scala:347:34, :970:50
         T_50034 = rob_head == 5'h15;	// rob.scala:347:34, :970:26
         T_50036 = rob_tail == 5'h15;	// rob.scala:347:34, :970:50
         T_50120 = rob_head == 5'h16;	// rob.scala:347:34, :970:26
         T_50122 = rob_tail == 5'h16;	// rob.scala:347:34, :970:50
         T_50206 = rob_head == 5'h17;	// rob.scala:347:34, :970:26
-        $fwrite(32'h80000002, "  RobXcpt[%c%x r:%d b:%x bva:0x%x]\n", r_xcpt_val ? 8'h45 : 8'h2D, r_xcpt_uop_exc_cause, r_xcpt_uop_rob_idx, r_xcpt_uop_br_mask, _GEN_345);	// rob.scala:535:17, :882:27, :945:13, :946:18
-        $fwrite(32'h80000002, "    rob[%d] %c (", 6'h0, (|rob_head) | (|rob_tail) ? ((|rob_head) ? ((|rob_tail) ? 8'h20 : 8'h54) : 8'h48) : 8'h42);	// rob.scala:347:34, :500:28, :535:17, :967:16, :970:18, :971:18, :972:18
-        $fwrite(32'h80000002, "%d %x (%c%c)(%c%c) 0x%x %x [%cDASM(%x)][DASM(%x) ] %c,%c ", _row_metadata_brob_idx_ext_R2_data, _row_metadata_has_brorjalr_ext_R1_data, T_23706_0 ? 8'h56 : 8'h20, T_35634_0 ? 8'h56 : 8'h20, _T_23710_ext_R1_data ? 8'h42 : 8'h20, _T_35638_ext_R1_data ? 8'h42 : 8'h20, {_T_23555_ext_R1_data[28:0], 3'h0}, {_T_23555_ext_R25_data[12:0], 3'h0} + 16'h4, 8'h20, T_26182_0_inst, T_38110_0_inst, _T_28311_ext_R1_data ? 8'h45 : 8'h2D, _T_40239_ext_R1_data ? 8'h45 : 8'h2D);	// Mux.scala:31:69, rob.scala:295:35, :296:38, :335:30, :339:30, :535:17, :554:94, :893:22, :946:18, :970:18, :972:18, :993:19, :996:21, :997:21, :998:21, :999:21, :1000:45, :1007:21, :1008:21
-        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_26182_0_dst_rtype], T_26182_0_pdst, T_26182_0_br_mask, T_26182_0_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
-        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_38110_0_dst_rtype], T_38110_0_pdst, T_38110_0_br_mask, T_38110_0_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
+        $fwrite(32'h80000002, "  RobXcpt[%c%x r:%d b:%x bva:0x%x]\n",
+                r_xcpt_val ? 8'h45 : 8'h2D, r_xcpt_uop_exc_cause, r_xcpt_uop_rob_idx,
+                r_xcpt_uop_br_mask, _GEN_345);	// rob.scala:535:17, :882:27, :945:13, :946:18
+        $fwrite(32'h80000002, "    rob[%d] %c (", 6'h0,
+                (|rob_head) | (|rob_tail)
+                  ? ((|rob_head) ? ((|rob_tail) ? 8'h20 : 8'h54) : 8'h48)
+                  : 8'h42);	// rob.scala:347:34, :500:28, :535:17, :967:16, :970:18, :971:18, :972:18
+        $fwrite(32'h80000002, "%d %x (%c%c)(%c%c) 0x%x %x [%cDASM(%x)][DASM(%x) ] %c,%c ",
+                _row_metadata_brob_idx_ext_R2_data,
+                _row_metadata_has_brorjalr_ext_R1_data, T_23706_0 ? 8'h56 : 8'h20,
+                T_35634_0 ? 8'h56 : 8'h20, _T_23710_ext_R1_data ? 8'h42 : 8'h20,
+                _T_35638_ext_R1_data ? 8'h42 : 8'h20, {_T_23555_ext_R1_data[28:0], 3'h0},
+                {_T_23555_ext_R25_data[12:0], 3'h0} + 16'h4, 8'h20, T_26182_0_inst,
+                T_38110_0_inst, _T_28311_ext_R1_data ? 8'h45 : 8'h2D,
+                _T_40239_ext_R1_data ? 8'h45 : 8'h2D);	// Mux.scala:31:69, rob.scala:295:35, :296:38, :335:30, :339:30, :535:17, :554:94, :893:22, :946:18, :970:18, :972:18, :993:19, :996:21, :997:21, :998:21, :999:21, :1000:45, :1007:21, :1008:21
+        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_26182_0_dst_rtype],
+                T_26182_0_pdst, T_26182_0_br_mask, T_26182_0_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
+        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_38110_0_dst_rtype],
+                T_38110_0_pdst, T_38110_0_br_mask, T_38110_0_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
         $fwrite(32'h80000002, "\n");	// rob.scala:535:17, :1061:16
-        $fwrite(32'h80000002, "    rob[%d] %c (", 6'h1, T_48314 & T_48316 ? 8'h42 : T_48314 ? 8'h48 : T_48316 ? 8'h54 : 8'h20);	// rob.scala:535:17, :967:16, :970:{18,26,40,50}, :971:18, :972:18
-        $fwrite(32'h80000002, "%d %x (%c%c)(%c%c) 0x%x %x [%cDASM(%x)][DASM(%x) ] %c,%c ", _row_metadata_brob_idx_ext_R3_data, _row_metadata_has_brorjalr_ext_R2_data, T_23706_1 ? 8'h56 : 8'h20, T_35634_1 ? 8'h56 : 8'h20, _T_23710_ext_R2_data ? 8'h42 : 8'h20, _T_35638_ext_R2_data ? 8'h42 : 8'h20, {_T_23558_ext_R2_data[28:0], 3'h0}, {_T_23558_ext_R26_data[12:0], 3'h0} + 16'h4, 8'h20, T_26182_1_inst, T_38110_1_inst, _T_28311_ext_R2_data ? 8'h45 : 8'h2D, _T_40239_ext_R2_data ? 8'h45 : 8'h2D);	// Mux.scala:31:69, rob.scala:295:35, :296:38, :335:30, :339:30, :535:17, :554:94, :894:22, :946:18, :970:18, :972:18, :993:19, :996:21, :997:21, :998:21, :999:21, :1000:45, :1007:21, :1008:21
-        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_26182_1_dst_rtype], T_26182_1_pdst, T_26182_1_br_mask, T_26182_1_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
-        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_38110_1_dst_rtype], T_38110_1_pdst, T_38110_1_br_mask, T_38110_1_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
+        $fwrite(32'h80000002, "    rob[%d] %c (", 6'h1,
+                T_48314 & T_48316 ? 8'h42 : T_48314 ? 8'h48 : T_48316 ? 8'h54 : 8'h20);	// rob.scala:535:17, :967:16, :970:{18,26,40,50}, :971:18, :972:18
+        $fwrite(32'h80000002, "%d %x (%c%c)(%c%c) 0x%x %x [%cDASM(%x)][DASM(%x) ] %c,%c ",
+                _row_metadata_brob_idx_ext_R3_data,
+                _row_metadata_has_brorjalr_ext_R2_data, T_23706_1 ? 8'h56 : 8'h20,
+                T_35634_1 ? 8'h56 : 8'h20, _T_23710_ext_R2_data ? 8'h42 : 8'h20,
+                _T_35638_ext_R2_data ? 8'h42 : 8'h20, {_T_23558_ext_R2_data[28:0], 3'h0},
+                {_T_23558_ext_R26_data[12:0], 3'h0} + 16'h4, 8'h20, T_26182_1_inst,
+                T_38110_1_inst, _T_28311_ext_R2_data ? 8'h45 : 8'h2D,
+                _T_40239_ext_R2_data ? 8'h45 : 8'h2D);	// Mux.scala:31:69, rob.scala:295:35, :296:38, :335:30, :339:30, :535:17, :554:94, :894:22, :946:18, :970:18, :972:18, :993:19, :996:21, :997:21, :998:21, :999:21, :1000:45, :1007:21, :1008:21
+        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_26182_1_dst_rtype],
+                T_26182_1_pdst, T_26182_1_br_mask, T_26182_1_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
+        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_38110_1_dst_rtype],
+                T_38110_1_pdst, T_38110_1_br_mask, T_38110_1_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
         $fwrite(32'h80000002, "\n");	// rob.scala:535:17, :1061:16
-        $fwrite(32'h80000002, "    rob[%d] %c (", 6'h2, T_48400 & T_48402 ? 8'h42 : T_48400 ? 8'h48 : T_48402 ? 8'h54 : 8'h20);	// rob.scala:535:17, :967:16, :970:{18,26,40,50}, :971:18, :972:18
-        $fwrite(32'h80000002, "%d %x (%c%c)(%c%c) 0x%x %x [%cDASM(%x)][DASM(%x) ] %c,%c ", _row_metadata_brob_idx_ext_R4_data, _row_metadata_has_brorjalr_ext_R3_data, T_23706_2 ? 8'h56 : 8'h20, T_35634_2 ? 8'h56 : 8'h20, _T_23710_ext_R3_data ? 8'h42 : 8'h20, _T_35638_ext_R3_data ? 8'h42 : 8'h20, {_T_23555_ext_R3_data[28:0], 3'h0}, {_T_23555_ext_R27_data[12:0], 3'h0} + 16'h4, 8'h20, T_26182_2_inst, T_38110_2_inst, _T_28311_ext_R3_data ? 8'h45 : 8'h2D, _T_40239_ext_R3_data ? 8'h45 : 8'h2D);	// Mux.scala:31:69, rob.scala:295:35, :296:38, :335:30, :339:30, :535:17, :554:94, :893:22, :946:18, :970:18, :972:18, :993:19, :996:21, :997:21, :998:21, :999:21, :1000:45, :1007:21, :1008:21
-        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_26182_2_dst_rtype], T_26182_2_pdst, T_26182_2_br_mask, T_26182_2_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
-        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_38110_2_dst_rtype], T_38110_2_pdst, T_38110_2_br_mask, T_38110_2_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
+        $fwrite(32'h80000002, "    rob[%d] %c (", 6'h2,
+                T_48400 & T_48402 ? 8'h42 : T_48400 ? 8'h48 : T_48402 ? 8'h54 : 8'h20);	// rob.scala:535:17, :967:16, :970:{18,26,40,50}, :971:18, :972:18
+        $fwrite(32'h80000002, "%d %x (%c%c)(%c%c) 0x%x %x [%cDASM(%x)][DASM(%x) ] %c,%c ",
+                _row_metadata_brob_idx_ext_R4_data,
+                _row_metadata_has_brorjalr_ext_R3_data, T_23706_2 ? 8'h56 : 8'h20,
+                T_35634_2 ? 8'h56 : 8'h20, _T_23710_ext_R3_data ? 8'h42 : 8'h20,
+                _T_35638_ext_R3_data ? 8'h42 : 8'h20, {_T_23555_ext_R3_data[28:0], 3'h0},
+                {_T_23555_ext_R27_data[12:0], 3'h0} + 16'h4, 8'h20, T_26182_2_inst,
+                T_38110_2_inst, _T_28311_ext_R3_data ? 8'h45 : 8'h2D,
+                _T_40239_ext_R3_data ? 8'h45 : 8'h2D);	// Mux.scala:31:69, rob.scala:295:35, :296:38, :335:30, :339:30, :535:17, :554:94, :893:22, :946:18, :970:18, :972:18, :993:19, :996:21, :997:21, :998:21, :999:21, :1000:45, :1007:21, :1008:21
+        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_26182_2_dst_rtype],
+                T_26182_2_pdst, T_26182_2_br_mask, T_26182_2_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
+        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_38110_2_dst_rtype],
+                T_38110_2_pdst, T_38110_2_br_mask, T_38110_2_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
         $fwrite(32'h80000002, "\n");	// rob.scala:535:17, :1061:16
-        $fwrite(32'h80000002, "    rob[%d] %c (", 6'h3, T_48486 & T_48488 ? 8'h42 : T_48486 ? 8'h48 : T_48488 ? 8'h54 : 8'h20);	// rob.scala:535:17, :967:16, :970:{18,26,40,50}, :971:18, :972:18
-        $fwrite(32'h80000002, "%d %x (%c%c)(%c%c) 0x%x %x [%cDASM(%x)][DASM(%x) ] %c,%c ", _row_metadata_brob_idx_ext_R5_data, _row_metadata_has_brorjalr_ext_R4_data, T_23706_3 ? 8'h56 : 8'h20, T_35634_3 ? 8'h56 : 8'h20, _T_23710_ext_R4_data ? 8'h42 : 8'h20, _T_35638_ext_R4_data ? 8'h42 : 8'h20, {_T_23558_ext_R4_data[28:0], 3'h0}, {_T_23558_ext_R28_data[12:0], 3'h0} + 16'h4, 8'h20, T_26182_3_inst, T_38110_3_inst, _T_28311_ext_R4_data ? 8'h45 : 8'h2D, _T_40239_ext_R4_data ? 8'h45 : 8'h2D);	// Mux.scala:31:69, rob.scala:295:35, :296:38, :335:30, :339:30, :535:17, :554:94, :894:22, :946:18, :970:18, :972:18, :993:19, :996:21, :997:21, :998:21, :999:21, :1000:45, :1007:21, :1008:21
-        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_26182_3_dst_rtype], T_26182_3_pdst, T_26182_3_br_mask, T_26182_3_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
-        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_38110_3_dst_rtype], T_38110_3_pdst, T_38110_3_br_mask, T_38110_3_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
+        $fwrite(32'h80000002, "    rob[%d] %c (", 6'h3,
+                T_48486 & T_48488 ? 8'h42 : T_48486 ? 8'h48 : T_48488 ? 8'h54 : 8'h20);	// rob.scala:535:17, :967:16, :970:{18,26,40,50}, :971:18, :972:18
+        $fwrite(32'h80000002, "%d %x (%c%c)(%c%c) 0x%x %x [%cDASM(%x)][DASM(%x) ] %c,%c ",
+                _row_metadata_brob_idx_ext_R5_data,
+                _row_metadata_has_brorjalr_ext_R4_data, T_23706_3 ? 8'h56 : 8'h20,
+                T_35634_3 ? 8'h56 : 8'h20, _T_23710_ext_R4_data ? 8'h42 : 8'h20,
+                _T_35638_ext_R4_data ? 8'h42 : 8'h20, {_T_23558_ext_R4_data[28:0], 3'h0},
+                {_T_23558_ext_R28_data[12:0], 3'h0} + 16'h4, 8'h20, T_26182_3_inst,
+                T_38110_3_inst, _T_28311_ext_R4_data ? 8'h45 : 8'h2D,
+                _T_40239_ext_R4_data ? 8'h45 : 8'h2D);	// Mux.scala:31:69, rob.scala:295:35, :296:38, :335:30, :339:30, :535:17, :554:94, :894:22, :946:18, :970:18, :972:18, :993:19, :996:21, :997:21, :998:21, :999:21, :1000:45, :1007:21, :1008:21
+        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_26182_3_dst_rtype],
+                T_26182_3_pdst, T_26182_3_br_mask, T_26182_3_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
+        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_38110_3_dst_rtype],
+                T_38110_3_pdst, T_38110_3_br_mask, T_38110_3_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
         $fwrite(32'h80000002, "\n");	// rob.scala:535:17, :1061:16
-        $fwrite(32'h80000002, "    rob[%d] %c (", 6'h4, T_48572 & T_48574 ? 8'h42 : T_48572 ? 8'h48 : T_48574 ? 8'h54 : 8'h20);	// rob.scala:535:17, :967:16, :970:{18,26,40,50}, :971:18, :972:18
-        $fwrite(32'h80000002, "%d %x (%c%c)(%c%c) 0x%x %x [%cDASM(%x)][DASM(%x) ] %c,%c ", _row_metadata_brob_idx_ext_R6_data, _row_metadata_has_brorjalr_ext_R5_data, T_23706_4 ? 8'h56 : 8'h20, T_35634_4 ? 8'h56 : 8'h20, _T_23710_ext_R5_data ? 8'h42 : 8'h20, _T_35638_ext_R5_data ? 8'h42 : 8'h20, {_T_23555_ext_R5_data[28:0], 3'h0}, {_T_23555_ext_R29_data[12:0], 3'h0} + 16'h4, 8'h20, T_26182_4_inst, T_38110_4_inst, _T_28311_ext_R5_data ? 8'h45 : 8'h2D, _T_40239_ext_R5_data ? 8'h45 : 8'h2D);	// Mux.scala:31:69, rob.scala:295:35, :296:38, :335:30, :339:30, :535:17, :554:94, :893:22, :946:18, :970:18, :972:18, :993:19, :996:21, :997:21, :998:21, :999:21, :1000:45, :1007:21, :1008:21
-        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_26182_4_dst_rtype], T_26182_4_pdst, T_26182_4_br_mask, T_26182_4_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
-        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_38110_4_dst_rtype], T_38110_4_pdst, T_38110_4_br_mask, T_38110_4_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
+        $fwrite(32'h80000002, "    rob[%d] %c (", 6'h4,
+                T_48572 & T_48574 ? 8'h42 : T_48572 ? 8'h48 : T_48574 ? 8'h54 : 8'h20);	// rob.scala:535:17, :967:16, :970:{18,26,40,50}, :971:18, :972:18
+        $fwrite(32'h80000002, "%d %x (%c%c)(%c%c) 0x%x %x [%cDASM(%x)][DASM(%x) ] %c,%c ",
+                _row_metadata_brob_idx_ext_R6_data,
+                _row_metadata_has_brorjalr_ext_R5_data, T_23706_4 ? 8'h56 : 8'h20,
+                T_35634_4 ? 8'h56 : 8'h20, _T_23710_ext_R5_data ? 8'h42 : 8'h20,
+                _T_35638_ext_R5_data ? 8'h42 : 8'h20, {_T_23555_ext_R5_data[28:0], 3'h0},
+                {_T_23555_ext_R29_data[12:0], 3'h0} + 16'h4, 8'h20, T_26182_4_inst,
+                T_38110_4_inst, _T_28311_ext_R5_data ? 8'h45 : 8'h2D,
+                _T_40239_ext_R5_data ? 8'h45 : 8'h2D);	// Mux.scala:31:69, rob.scala:295:35, :296:38, :335:30, :339:30, :535:17, :554:94, :893:22, :946:18, :970:18, :972:18, :993:19, :996:21, :997:21, :998:21, :999:21, :1000:45, :1007:21, :1008:21
+        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_26182_4_dst_rtype],
+                T_26182_4_pdst, T_26182_4_br_mask, T_26182_4_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
+        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_38110_4_dst_rtype],
+                T_38110_4_pdst, T_38110_4_br_mask, T_38110_4_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
         $fwrite(32'h80000002, "\n");	// rob.scala:535:17, :1061:16
-        $fwrite(32'h80000002, "    rob[%d] %c (", 6'h5, T_48658 & T_48660 ? 8'h42 : T_48658 ? 8'h48 : T_48660 ? 8'h54 : 8'h20);	// rob.scala:535:17, :967:16, :970:{18,26,40,50}, :971:18, :972:18
-        $fwrite(32'h80000002, "%d %x (%c%c)(%c%c) 0x%x %x [%cDASM(%x)][DASM(%x) ] %c,%c ", _row_metadata_brob_idx_ext_R7_data, _row_metadata_has_brorjalr_ext_R6_data, T_23706_5 ? 8'h56 : 8'h20, T_35634_5 ? 8'h56 : 8'h20, _T_23710_ext_R6_data ? 8'h42 : 8'h20, _T_35638_ext_R6_data ? 8'h42 : 8'h20, {_T_23558_ext_R6_data[28:0], 3'h0}, {_T_23558_ext_R30_data[12:0], 3'h0} + 16'h4, 8'h20, T_26182_5_inst, T_38110_5_inst, _T_28311_ext_R6_data ? 8'h45 : 8'h2D, _T_40239_ext_R6_data ? 8'h45 : 8'h2D);	// Mux.scala:31:69, rob.scala:295:35, :296:38, :335:30, :339:30, :535:17, :554:94, :894:22, :946:18, :970:18, :972:18, :993:19, :996:21, :997:21, :998:21, :999:21, :1000:45, :1007:21, :1008:21
-        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_26182_5_dst_rtype], T_26182_5_pdst, T_26182_5_br_mask, T_26182_5_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
-        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_38110_5_dst_rtype], T_38110_5_pdst, T_38110_5_br_mask, T_38110_5_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
+        $fwrite(32'h80000002, "    rob[%d] %c (", 6'h5,
+                T_48658 & T_48660 ? 8'h42 : T_48658 ? 8'h48 : T_48660 ? 8'h54 : 8'h20);	// rob.scala:535:17, :967:16, :970:{18,26,40,50}, :971:18, :972:18
+        $fwrite(32'h80000002, "%d %x (%c%c)(%c%c) 0x%x %x [%cDASM(%x)][DASM(%x) ] %c,%c ",
+                _row_metadata_brob_idx_ext_R7_data,
+                _row_metadata_has_brorjalr_ext_R6_data, T_23706_5 ? 8'h56 : 8'h20,
+                T_35634_5 ? 8'h56 : 8'h20, _T_23710_ext_R6_data ? 8'h42 : 8'h20,
+                _T_35638_ext_R6_data ? 8'h42 : 8'h20, {_T_23558_ext_R6_data[28:0], 3'h0},
+                {_T_23558_ext_R30_data[12:0], 3'h0} + 16'h4, 8'h20, T_26182_5_inst,
+                T_38110_5_inst, _T_28311_ext_R6_data ? 8'h45 : 8'h2D,
+                _T_40239_ext_R6_data ? 8'h45 : 8'h2D);	// Mux.scala:31:69, rob.scala:295:35, :296:38, :335:30, :339:30, :535:17, :554:94, :894:22, :946:18, :970:18, :972:18, :993:19, :996:21, :997:21, :998:21, :999:21, :1000:45, :1007:21, :1008:21
+        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_26182_5_dst_rtype],
+                T_26182_5_pdst, T_26182_5_br_mask, T_26182_5_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
+        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_38110_5_dst_rtype],
+                T_38110_5_pdst, T_38110_5_br_mask, T_38110_5_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
         $fwrite(32'h80000002, "\n");	// rob.scala:535:17, :1061:16
-        $fwrite(32'h80000002, "    rob[%d] %c (", 6'h6, T_48744 & T_48746 ? 8'h42 : T_48744 ? 8'h48 : T_48746 ? 8'h54 : 8'h20);	// rob.scala:535:17, :967:16, :970:{18,26,40,50}, :971:18, :972:18
-        $fwrite(32'h80000002, "%d %x (%c%c)(%c%c) 0x%x %x [%cDASM(%x)][DASM(%x) ] %c,%c ", _row_metadata_brob_idx_ext_R8_data, _row_metadata_has_brorjalr_ext_R7_data, T_23706_6 ? 8'h56 : 8'h20, T_35634_6 ? 8'h56 : 8'h20, _T_23710_ext_R7_data ? 8'h42 : 8'h20, _T_35638_ext_R7_data ? 8'h42 : 8'h20, {_T_23555_ext_R7_data[28:0], 3'h0}, {_T_23555_ext_R31_data[12:0], 3'h0} + 16'h4, 8'h20, T_26182_6_inst, T_38110_6_inst, _T_28311_ext_R7_data ? 8'h45 : 8'h2D, _T_40239_ext_R7_data ? 8'h45 : 8'h2D);	// Mux.scala:31:69, rob.scala:295:35, :296:38, :335:30, :339:30, :535:17, :554:94, :893:22, :946:18, :970:18, :972:18, :993:19, :996:21, :997:21, :998:21, :999:21, :1000:45, :1007:21, :1008:21
-        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_26182_6_dst_rtype], T_26182_6_pdst, T_26182_6_br_mask, T_26182_6_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
-        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_38110_6_dst_rtype], T_38110_6_pdst, T_38110_6_br_mask, T_38110_6_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
+        $fwrite(32'h80000002, "    rob[%d] %c (", 6'h6,
+                T_48744 & T_48746 ? 8'h42 : T_48744 ? 8'h48 : T_48746 ? 8'h54 : 8'h20);	// rob.scala:535:17, :967:16, :970:{18,26,40,50}, :971:18, :972:18
+        $fwrite(32'h80000002, "%d %x (%c%c)(%c%c) 0x%x %x [%cDASM(%x)][DASM(%x) ] %c,%c ",
+                _row_metadata_brob_idx_ext_R8_data,
+                _row_metadata_has_brorjalr_ext_R7_data, T_23706_6 ? 8'h56 : 8'h20,
+                T_35634_6 ? 8'h56 : 8'h20, _T_23710_ext_R7_data ? 8'h42 : 8'h20,
+                _T_35638_ext_R7_data ? 8'h42 : 8'h20, {_T_23555_ext_R7_data[28:0], 3'h0},
+                {_T_23555_ext_R31_data[12:0], 3'h0} + 16'h4, 8'h20, T_26182_6_inst,
+                T_38110_6_inst, _T_28311_ext_R7_data ? 8'h45 : 8'h2D,
+                _T_40239_ext_R7_data ? 8'h45 : 8'h2D);	// Mux.scala:31:69, rob.scala:295:35, :296:38, :335:30, :339:30, :535:17, :554:94, :893:22, :946:18, :970:18, :972:18, :993:19, :996:21, :997:21, :998:21, :999:21, :1000:45, :1007:21, :1008:21
+        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_26182_6_dst_rtype],
+                T_26182_6_pdst, T_26182_6_br_mask, T_26182_6_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
+        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_38110_6_dst_rtype],
+                T_38110_6_pdst, T_38110_6_br_mask, T_38110_6_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
         $fwrite(32'h80000002, "\n");	// rob.scala:535:17, :1061:16
-        $fwrite(32'h80000002, "    rob[%d] %c (", 6'h7, T_48830 & T_48832 ? 8'h42 : T_48830 ? 8'h48 : T_48832 ? 8'h54 : 8'h20);	// rob.scala:535:17, :967:16, :970:{18,26,40,50}, :971:18, :972:18
-        $fwrite(32'h80000002, "%d %x (%c%c)(%c%c) 0x%x %x [%cDASM(%x)][DASM(%x) ] %c,%c ", _row_metadata_brob_idx_ext_R9_data, _row_metadata_has_brorjalr_ext_R8_data, T_23706_7 ? 8'h56 : 8'h20, T_35634_7 ? 8'h56 : 8'h20, _T_23710_ext_R8_data ? 8'h42 : 8'h20, _T_35638_ext_R8_data ? 8'h42 : 8'h20, {_T_23558_ext_R8_data[28:0], 3'h0}, {_T_23558_ext_R32_data[12:0], 3'h0} + 16'h4, 8'h20, T_26182_7_inst, T_38110_7_inst, _T_28311_ext_R8_data ? 8'h45 : 8'h2D, _T_40239_ext_R8_data ? 8'h45 : 8'h2D);	// Mux.scala:31:69, rob.scala:295:35, :296:38, :335:30, :339:30, :535:17, :554:94, :894:22, :946:18, :970:18, :972:18, :993:19, :996:21, :997:21, :998:21, :999:21, :1000:45, :1007:21, :1008:21
-        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_26182_7_dst_rtype], T_26182_7_pdst, T_26182_7_br_mask, T_26182_7_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
-        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_38110_7_dst_rtype], T_38110_7_pdst, T_38110_7_br_mask, T_38110_7_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
+        $fwrite(32'h80000002, "    rob[%d] %c (", 6'h7,
+                T_48830 & T_48832 ? 8'h42 : T_48830 ? 8'h48 : T_48832 ? 8'h54 : 8'h20);	// rob.scala:535:17, :967:16, :970:{18,26,40,50}, :971:18, :972:18
+        $fwrite(32'h80000002, "%d %x (%c%c)(%c%c) 0x%x %x [%cDASM(%x)][DASM(%x) ] %c,%c ",
+                _row_metadata_brob_idx_ext_R9_data,
+                _row_metadata_has_brorjalr_ext_R8_data, T_23706_7 ? 8'h56 : 8'h20,
+                T_35634_7 ? 8'h56 : 8'h20, _T_23710_ext_R8_data ? 8'h42 : 8'h20,
+                _T_35638_ext_R8_data ? 8'h42 : 8'h20, {_T_23558_ext_R8_data[28:0], 3'h0},
+                {_T_23558_ext_R32_data[12:0], 3'h0} + 16'h4, 8'h20, T_26182_7_inst,
+                T_38110_7_inst, _T_28311_ext_R8_data ? 8'h45 : 8'h2D,
+                _T_40239_ext_R8_data ? 8'h45 : 8'h2D);	// Mux.scala:31:69, rob.scala:295:35, :296:38, :335:30, :339:30, :535:17, :554:94, :894:22, :946:18, :970:18, :972:18, :993:19, :996:21, :997:21, :998:21, :999:21, :1000:45, :1007:21, :1008:21
+        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_26182_7_dst_rtype],
+                T_26182_7_pdst, T_26182_7_br_mask, T_26182_7_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
+        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_38110_7_dst_rtype],
+                T_38110_7_pdst, T_38110_7_br_mask, T_38110_7_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
         $fwrite(32'h80000002, "\n");	// rob.scala:535:17, :1061:16
-        $fwrite(32'h80000002, "    rob[%d] %c (", 6'h8, T_48916 & T_48918 ? 8'h42 : T_48916 ? 8'h48 : T_48918 ? 8'h54 : 8'h20);	// rob.scala:535:17, :967:16, :970:{18,26,40,50}, :971:18, :972:18
-        $fwrite(32'h80000002, "%d %x (%c%c)(%c%c) 0x%x %x [%cDASM(%x)][DASM(%x) ] %c,%c ", _row_metadata_brob_idx_ext_R10_data, _row_metadata_has_brorjalr_ext_R9_data, T_23706_8 ? 8'h56 : 8'h20, T_35634_8 ? 8'h56 : 8'h20, _T_23710_ext_R9_data ? 8'h42 : 8'h20, _T_35638_ext_R9_data ? 8'h42 : 8'h20, {_T_23555_ext_R9_data[28:0], 3'h0}, {_T_23555_ext_R33_data[12:0], 3'h0} + 16'h4, 8'h20, T_26182_8_inst, T_38110_8_inst, _T_28311_ext_R9_data ? 8'h45 : 8'h2D, _T_40239_ext_R9_data ? 8'h45 : 8'h2D);	// Mux.scala:31:69, rob.scala:295:35, :296:38, :335:30, :339:30, :535:17, :554:94, :893:22, :946:18, :970:18, :972:18, :993:19, :996:21, :997:21, :998:21, :999:21, :1000:45, :1007:21, :1008:21
-        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_26182_8_dst_rtype], T_26182_8_pdst, T_26182_8_br_mask, T_26182_8_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
-        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_38110_8_dst_rtype], T_38110_8_pdst, T_38110_8_br_mask, T_38110_8_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
+        $fwrite(32'h80000002, "    rob[%d] %c (", 6'h8,
+                T_48916 & T_48918 ? 8'h42 : T_48916 ? 8'h48 : T_48918 ? 8'h54 : 8'h20);	// rob.scala:535:17, :967:16, :970:{18,26,40,50}, :971:18, :972:18
+        $fwrite(32'h80000002, "%d %x (%c%c)(%c%c) 0x%x %x [%cDASM(%x)][DASM(%x) ] %c,%c ",
+                _row_metadata_brob_idx_ext_R10_data,
+                _row_metadata_has_brorjalr_ext_R9_data, T_23706_8 ? 8'h56 : 8'h20,
+                T_35634_8 ? 8'h56 : 8'h20, _T_23710_ext_R9_data ? 8'h42 : 8'h20,
+                _T_35638_ext_R9_data ? 8'h42 : 8'h20, {_T_23555_ext_R9_data[28:0], 3'h0},
+                {_T_23555_ext_R33_data[12:0], 3'h0} + 16'h4, 8'h20, T_26182_8_inst,
+                T_38110_8_inst, _T_28311_ext_R9_data ? 8'h45 : 8'h2D,
+                _T_40239_ext_R9_data ? 8'h45 : 8'h2D);	// Mux.scala:31:69, rob.scala:295:35, :296:38, :335:30, :339:30, :535:17, :554:94, :893:22, :946:18, :970:18, :972:18, :993:19, :996:21, :997:21, :998:21, :999:21, :1000:45, :1007:21, :1008:21
+        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_26182_8_dst_rtype],
+                T_26182_8_pdst, T_26182_8_br_mask, T_26182_8_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
+        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_38110_8_dst_rtype],
+                T_38110_8_pdst, T_38110_8_br_mask, T_38110_8_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
         $fwrite(32'h80000002, "\n");	// rob.scala:535:17, :1061:16
-        $fwrite(32'h80000002, "    rob[%d] %c (", 6'h9, T_49002 & T_49004 ? 8'h42 : T_49002 ? 8'h48 : T_49004 ? 8'h54 : 8'h20);	// rob.scala:535:17, :967:16, :970:{18,26,40,50}, :971:18, :972:18
-        $fwrite(32'h80000002, "%d %x (%c%c)(%c%c) 0x%x %x [%cDASM(%x)][DASM(%x) ] %c,%c ", _row_metadata_brob_idx_ext_R11_data, _row_metadata_has_brorjalr_ext_R10_data, T_23706_9 ? 8'h56 : 8'h20, T_35634_9 ? 8'h56 : 8'h20, _T_23710_ext_R10_data ? 8'h42 : 8'h20, _T_35638_ext_R10_data ? 8'h42 : 8'h20, {_T_23558_ext_R10_data[28:0], 3'h0}, {_T_23558_ext_R34_data[12:0], 3'h0} + 16'h4, 8'h20, T_26182_9_inst, T_38110_9_inst, _T_28311_ext_R10_data ? 8'h45 : 8'h2D, _T_40239_ext_R10_data ? 8'h45 : 8'h2D);	// Mux.scala:31:69, rob.scala:295:35, :296:38, :335:30, :339:30, :535:17, :554:94, :894:22, :946:18, :970:18, :972:18, :993:19, :996:21, :997:21, :998:21, :999:21, :1000:45, :1007:21, :1008:21
-        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_26182_9_dst_rtype], T_26182_9_pdst, T_26182_9_br_mask, T_26182_9_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
-        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_38110_9_dst_rtype], T_38110_9_pdst, T_38110_9_br_mask, T_38110_9_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
+        $fwrite(32'h80000002, "    rob[%d] %c (", 6'h9,
+                T_49002 & T_49004 ? 8'h42 : T_49002 ? 8'h48 : T_49004 ? 8'h54 : 8'h20);	// rob.scala:535:17, :967:16, :970:{18,26,40,50}, :971:18, :972:18
+        $fwrite(32'h80000002, "%d %x (%c%c)(%c%c) 0x%x %x [%cDASM(%x)][DASM(%x) ] %c,%c ",
+                _row_metadata_brob_idx_ext_R11_data,
+                _row_metadata_has_brorjalr_ext_R10_data, T_23706_9 ? 8'h56 : 8'h20,
+                T_35634_9 ? 8'h56 : 8'h20, _T_23710_ext_R10_data ? 8'h42 : 8'h20,
+                _T_35638_ext_R10_data ? 8'h42 : 8'h20,
+                {_T_23558_ext_R10_data[28:0], 3'h0},
+                {_T_23558_ext_R34_data[12:0], 3'h0} + 16'h4, 8'h20, T_26182_9_inst,
+                T_38110_9_inst, _T_28311_ext_R10_data ? 8'h45 : 8'h2D,
+                _T_40239_ext_R10_data ? 8'h45 : 8'h2D);	// Mux.scala:31:69, rob.scala:295:35, :296:38, :335:30, :339:30, :535:17, :554:94, :894:22, :946:18, :970:18, :972:18, :993:19, :996:21, :997:21, :998:21, :999:21, :1000:45, :1007:21, :1008:21
+        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_26182_9_dst_rtype],
+                T_26182_9_pdst, T_26182_9_br_mask, T_26182_9_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
+        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_38110_9_dst_rtype],
+                T_38110_9_pdst, T_38110_9_br_mask, T_38110_9_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
         $fwrite(32'h80000002, "\n");	// rob.scala:535:17, :1061:16
-        $fwrite(32'h80000002, "    rob[%d] %c (", 6'hA, T_49088 & T_49090 ? 8'h42 : T_49088 ? 8'h48 : T_49090 ? 8'h54 : 8'h20);	// rob.scala:535:17, :967:16, :970:{18,26,40,50}, :971:18, :972:18
-        $fwrite(32'h80000002, "%d %x (%c%c)(%c%c) 0x%x %x [%cDASM(%x)][DASM(%x) ] %c,%c ", _row_metadata_brob_idx_ext_R12_data, _row_metadata_has_brorjalr_ext_R11_data, T_23706_10 ? 8'h56 : 8'h20, T_35634_10 ? 8'h56 : 8'h20, _T_23710_ext_R11_data ? 8'h42 : 8'h20, _T_35638_ext_R11_data ? 8'h42 : 8'h20, {_T_23555_ext_R11_data[28:0], 3'h0}, {_T_23555_ext_R35_data[12:0], 3'h0} + 16'h4, 8'h20, T_26182_10_inst, T_38110_10_inst, _T_28311_ext_R11_data ? 8'h45 : 8'h2D, _T_40239_ext_R11_data ? 8'h45 : 8'h2D);	// Mux.scala:31:69, rob.scala:295:35, :296:38, :335:30, :339:30, :535:17, :554:94, :893:22, :946:18, :970:18, :972:18, :993:19, :996:21, :997:21, :998:21, :999:21, :1000:45, :1007:21, :1008:21
-        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_26182_10_dst_rtype], T_26182_10_pdst, T_26182_10_br_mask, T_26182_10_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
-        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_38110_10_dst_rtype], T_38110_10_pdst, T_38110_10_br_mask, T_38110_10_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
+        $fwrite(32'h80000002, "    rob[%d] %c (", 6'hA,
+                T_49088 & T_49090 ? 8'h42 : T_49088 ? 8'h48 : T_49090 ? 8'h54 : 8'h20);	// rob.scala:535:17, :967:16, :970:{18,26,40,50}, :971:18, :972:18
+        $fwrite(32'h80000002, "%d %x (%c%c)(%c%c) 0x%x %x [%cDASM(%x)][DASM(%x) ] %c,%c ",
+                _row_metadata_brob_idx_ext_R12_data,
+                _row_metadata_has_brorjalr_ext_R11_data, T_23706_10 ? 8'h56 : 8'h20,
+                T_35634_10 ? 8'h56 : 8'h20, _T_23710_ext_R11_data ? 8'h42 : 8'h20,
+                _T_35638_ext_R11_data ? 8'h42 : 8'h20,
+                {_T_23555_ext_R11_data[28:0], 3'h0},
+                {_T_23555_ext_R35_data[12:0], 3'h0} + 16'h4, 8'h20, T_26182_10_inst,
+                T_38110_10_inst, _T_28311_ext_R11_data ? 8'h45 : 8'h2D,
+                _T_40239_ext_R11_data ? 8'h45 : 8'h2D);	// Mux.scala:31:69, rob.scala:295:35, :296:38, :335:30, :339:30, :535:17, :554:94, :893:22, :946:18, :970:18, :972:18, :993:19, :996:21, :997:21, :998:21, :999:21, :1000:45, :1007:21, :1008:21
+        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_26182_10_dst_rtype],
+                T_26182_10_pdst, T_26182_10_br_mask, T_26182_10_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
+        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_38110_10_dst_rtype],
+                T_38110_10_pdst, T_38110_10_br_mask, T_38110_10_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
         $fwrite(32'h80000002, "\n");	// rob.scala:535:17, :1061:16
-        $fwrite(32'h80000002, "    rob[%d] %c (", 6'hB, T_49174 & T_49176 ? 8'h42 : T_49174 ? 8'h48 : T_49176 ? 8'h54 : 8'h20);	// rob.scala:535:17, :967:16, :970:{18,26,40,50}, :971:18, :972:18
-        $fwrite(32'h80000002, "%d %x (%c%c)(%c%c) 0x%x %x [%cDASM(%x)][DASM(%x) ] %c,%c ", _row_metadata_brob_idx_ext_R13_data, _row_metadata_has_brorjalr_ext_R12_data, T_23706_11 ? 8'h56 : 8'h20, T_35634_11 ? 8'h56 : 8'h20, _T_23710_ext_R12_data ? 8'h42 : 8'h20, _T_35638_ext_R12_data ? 8'h42 : 8'h20, {_T_23558_ext_R12_data[28:0], 3'h0}, {_T_23558_ext_R36_data[12:0], 3'h0} + 16'h4, 8'h20, T_26182_11_inst, T_38110_11_inst, _T_28311_ext_R12_data ? 8'h45 : 8'h2D, _T_40239_ext_R12_data ? 8'h45 : 8'h2D);	// Mux.scala:31:69, rob.scala:295:35, :296:38, :335:30, :339:30, :535:17, :554:94, :894:22, :946:18, :970:18, :972:18, :993:19, :996:21, :997:21, :998:21, :999:21, :1000:45, :1007:21, :1008:21
-        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_26182_11_dst_rtype], T_26182_11_pdst, T_26182_11_br_mask, T_26182_11_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
-        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_38110_11_dst_rtype], T_38110_11_pdst, T_38110_11_br_mask, T_38110_11_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
+        $fwrite(32'h80000002, "    rob[%d] %c (", 6'hB,
+                T_49174 & T_49176 ? 8'h42 : T_49174 ? 8'h48 : T_49176 ? 8'h54 : 8'h20);	// rob.scala:535:17, :967:16, :970:{18,26,40,50}, :971:18, :972:18
+        $fwrite(32'h80000002, "%d %x (%c%c)(%c%c) 0x%x %x [%cDASM(%x)][DASM(%x) ] %c,%c ",
+                _row_metadata_brob_idx_ext_R13_data,
+                _row_metadata_has_brorjalr_ext_R12_data, T_23706_11 ? 8'h56 : 8'h20,
+                T_35634_11 ? 8'h56 : 8'h20, _T_23710_ext_R12_data ? 8'h42 : 8'h20,
+                _T_35638_ext_R12_data ? 8'h42 : 8'h20,
+                {_T_23558_ext_R12_data[28:0], 3'h0},
+                {_T_23558_ext_R36_data[12:0], 3'h0} + 16'h4, 8'h20, T_26182_11_inst,
+                T_38110_11_inst, _T_28311_ext_R12_data ? 8'h45 : 8'h2D,
+                _T_40239_ext_R12_data ? 8'h45 : 8'h2D);	// Mux.scala:31:69, rob.scala:295:35, :296:38, :335:30, :339:30, :535:17, :554:94, :894:22, :946:18, :970:18, :972:18, :993:19, :996:21, :997:21, :998:21, :999:21, :1000:45, :1007:21, :1008:21
+        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_26182_11_dst_rtype],
+                T_26182_11_pdst, T_26182_11_br_mask, T_26182_11_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
+        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_38110_11_dst_rtype],
+                T_38110_11_pdst, T_38110_11_br_mask, T_38110_11_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
         $fwrite(32'h80000002, "\n");	// rob.scala:535:17, :1061:16
-        $fwrite(32'h80000002, "    rob[%d] %c (", 6'hC, T_49260 & T_49262 ? 8'h42 : T_49260 ? 8'h48 : T_49262 ? 8'h54 : 8'h20);	// rob.scala:535:17, :967:16, :970:{18,26,40,50}, :971:18, :972:18
-        $fwrite(32'h80000002, "%d %x (%c%c)(%c%c) 0x%x %x [%cDASM(%x)][DASM(%x) ] %c,%c ", _row_metadata_brob_idx_ext_R14_data, _row_metadata_has_brorjalr_ext_R13_data, T_23706_12 ? 8'h56 : 8'h20, T_35634_12 ? 8'h56 : 8'h20, _T_23710_ext_R13_data ? 8'h42 : 8'h20, _T_35638_ext_R13_data ? 8'h42 : 8'h20, {_T_23555_ext_R13_data[28:0], 3'h0}, {_T_23555_ext_R37_data[12:0], 3'h0} + 16'h4, 8'h20, T_26182_12_inst, T_38110_12_inst, _T_28311_ext_R13_data ? 8'h45 : 8'h2D, _T_40239_ext_R13_data ? 8'h45 : 8'h2D);	// Mux.scala:31:69, rob.scala:295:35, :296:38, :335:30, :339:30, :535:17, :554:94, :893:22, :946:18, :970:18, :972:18, :993:19, :996:21, :997:21, :998:21, :999:21, :1000:45, :1007:21, :1008:21
-        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_26182_12_dst_rtype], T_26182_12_pdst, T_26182_12_br_mask, T_26182_12_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
-        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_38110_12_dst_rtype], T_38110_12_pdst, T_38110_12_br_mask, T_38110_12_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
+        $fwrite(32'h80000002, "    rob[%d] %c (", 6'hC,
+                T_49260 & T_49262 ? 8'h42 : T_49260 ? 8'h48 : T_49262 ? 8'h54 : 8'h20);	// rob.scala:535:17, :967:16, :970:{18,26,40,50}, :971:18, :972:18
+        $fwrite(32'h80000002, "%d %x (%c%c)(%c%c) 0x%x %x [%cDASM(%x)][DASM(%x) ] %c,%c ",
+                _row_metadata_brob_idx_ext_R14_data,
+                _row_metadata_has_brorjalr_ext_R13_data, T_23706_12 ? 8'h56 : 8'h20,
+                T_35634_12 ? 8'h56 : 8'h20, _T_23710_ext_R13_data ? 8'h42 : 8'h20,
+                _T_35638_ext_R13_data ? 8'h42 : 8'h20,
+                {_T_23555_ext_R13_data[28:0], 3'h0},
+                {_T_23555_ext_R37_data[12:0], 3'h0} + 16'h4, 8'h20, T_26182_12_inst,
+                T_38110_12_inst, _T_28311_ext_R13_data ? 8'h45 : 8'h2D,
+                _T_40239_ext_R13_data ? 8'h45 : 8'h2D);	// Mux.scala:31:69, rob.scala:295:35, :296:38, :335:30, :339:30, :535:17, :554:94, :893:22, :946:18, :970:18, :972:18, :993:19, :996:21, :997:21, :998:21, :999:21, :1000:45, :1007:21, :1008:21
+        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_26182_12_dst_rtype],
+                T_26182_12_pdst, T_26182_12_br_mask, T_26182_12_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
+        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_38110_12_dst_rtype],
+                T_38110_12_pdst, T_38110_12_br_mask, T_38110_12_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
         $fwrite(32'h80000002, "\n");	// rob.scala:535:17, :1061:16
-        $fwrite(32'h80000002, "    rob[%d] %c (", 6'hD, T_49346 & T_49348 ? 8'h42 : T_49346 ? 8'h48 : T_49348 ? 8'h54 : 8'h20);	// rob.scala:535:17, :967:16, :970:{18,26,40,50}, :971:18, :972:18
-        $fwrite(32'h80000002, "%d %x (%c%c)(%c%c) 0x%x %x [%cDASM(%x)][DASM(%x) ] %c,%c ", _row_metadata_brob_idx_ext_R15_data, _row_metadata_has_brorjalr_ext_R14_data, T_23706_13 ? 8'h56 : 8'h20, T_35634_13 ? 8'h56 : 8'h20, _T_23710_ext_R14_data ? 8'h42 : 8'h20, _T_35638_ext_R14_data ? 8'h42 : 8'h20, {_T_23558_ext_R14_data[28:0], 3'h0}, {_T_23558_ext_R38_data[12:0], 3'h0} + 16'h4, 8'h20, T_26182_13_inst, T_38110_13_inst, _T_28311_ext_R14_data ? 8'h45 : 8'h2D, _T_40239_ext_R14_data ? 8'h45 : 8'h2D);	// Mux.scala:31:69, rob.scala:295:35, :296:38, :335:30, :339:30, :535:17, :554:94, :894:22, :946:18, :970:18, :972:18, :993:19, :996:21, :997:21, :998:21, :999:21, :1000:45, :1007:21, :1008:21
-        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_26182_13_dst_rtype], T_26182_13_pdst, T_26182_13_br_mask, T_26182_13_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
-        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_38110_13_dst_rtype], T_38110_13_pdst, T_38110_13_br_mask, T_38110_13_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
+        $fwrite(32'h80000002, "    rob[%d] %c (", 6'hD,
+                T_49346 & T_49348 ? 8'h42 : T_49346 ? 8'h48 : T_49348 ? 8'h54 : 8'h20);	// rob.scala:535:17, :967:16, :970:{18,26,40,50}, :971:18, :972:18
+        $fwrite(32'h80000002, "%d %x (%c%c)(%c%c) 0x%x %x [%cDASM(%x)][DASM(%x) ] %c,%c ",
+                _row_metadata_brob_idx_ext_R15_data,
+                _row_metadata_has_brorjalr_ext_R14_data, T_23706_13 ? 8'h56 : 8'h20,
+                T_35634_13 ? 8'h56 : 8'h20, _T_23710_ext_R14_data ? 8'h42 : 8'h20,
+                _T_35638_ext_R14_data ? 8'h42 : 8'h20,
+                {_T_23558_ext_R14_data[28:0], 3'h0},
+                {_T_23558_ext_R38_data[12:0], 3'h0} + 16'h4, 8'h20, T_26182_13_inst,
+                T_38110_13_inst, _T_28311_ext_R14_data ? 8'h45 : 8'h2D,
+                _T_40239_ext_R14_data ? 8'h45 : 8'h2D);	// Mux.scala:31:69, rob.scala:295:35, :296:38, :335:30, :339:30, :535:17, :554:94, :894:22, :946:18, :970:18, :972:18, :993:19, :996:21, :997:21, :998:21, :999:21, :1000:45, :1007:21, :1008:21
+        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_26182_13_dst_rtype],
+                T_26182_13_pdst, T_26182_13_br_mask, T_26182_13_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
+        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_38110_13_dst_rtype],
+                T_38110_13_pdst, T_38110_13_br_mask, T_38110_13_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
         $fwrite(32'h80000002, "\n");	// rob.scala:535:17, :1061:16
-        $fwrite(32'h80000002, "    rob[%d] %c (", 6'hE, T_49432 & T_49434 ? 8'h42 : T_49432 ? 8'h48 : T_49434 ? 8'h54 : 8'h20);	// rob.scala:535:17, :967:16, :970:{18,26,40,50}, :971:18, :972:18
-        $fwrite(32'h80000002, "%d %x (%c%c)(%c%c) 0x%x %x [%cDASM(%x)][DASM(%x) ] %c,%c ", _row_metadata_brob_idx_ext_R16_data, _row_metadata_has_brorjalr_ext_R15_data, T_23706_14 ? 8'h56 : 8'h20, T_35634_14 ? 8'h56 : 8'h20, _T_23710_ext_R15_data ? 8'h42 : 8'h20, _T_35638_ext_R15_data ? 8'h42 : 8'h20, {_T_23555_ext_R15_data[28:0], 3'h0}, {_T_23555_ext_R39_data[12:0], 3'h0} + 16'h4, 8'h20, T_26182_14_inst, T_38110_14_inst, _T_28311_ext_R15_data ? 8'h45 : 8'h2D, _T_40239_ext_R15_data ? 8'h45 : 8'h2D);	// Mux.scala:31:69, rob.scala:295:35, :296:38, :335:30, :339:30, :535:17, :554:94, :893:22, :946:18, :970:18, :972:18, :993:19, :996:21, :997:21, :998:21, :999:21, :1000:45, :1007:21, :1008:21
-        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_26182_14_dst_rtype], T_26182_14_pdst, T_26182_14_br_mask, T_26182_14_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
-        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_38110_14_dst_rtype], T_38110_14_pdst, T_38110_14_br_mask, T_38110_14_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
+        $fwrite(32'h80000002, "    rob[%d] %c (", 6'hE,
+                T_49432 & T_49434 ? 8'h42 : T_49432 ? 8'h48 : T_49434 ? 8'h54 : 8'h20);	// rob.scala:535:17, :967:16, :970:{18,26,40,50}, :971:18, :972:18
+        $fwrite(32'h80000002, "%d %x (%c%c)(%c%c) 0x%x %x [%cDASM(%x)][DASM(%x) ] %c,%c ",
+                _row_metadata_brob_idx_ext_R16_data,
+                _row_metadata_has_brorjalr_ext_R15_data, T_23706_14 ? 8'h56 : 8'h20,
+                T_35634_14 ? 8'h56 : 8'h20, _T_23710_ext_R15_data ? 8'h42 : 8'h20,
+                _T_35638_ext_R15_data ? 8'h42 : 8'h20,
+                {_T_23555_ext_R15_data[28:0], 3'h0},
+                {_T_23555_ext_R39_data[12:0], 3'h0} + 16'h4, 8'h20, T_26182_14_inst,
+                T_38110_14_inst, _T_28311_ext_R15_data ? 8'h45 : 8'h2D,
+                _T_40239_ext_R15_data ? 8'h45 : 8'h2D);	// Mux.scala:31:69, rob.scala:295:35, :296:38, :335:30, :339:30, :535:17, :554:94, :893:22, :946:18, :970:18, :972:18, :993:19, :996:21, :997:21, :998:21, :999:21, :1000:45, :1007:21, :1008:21
+        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_26182_14_dst_rtype],
+                T_26182_14_pdst, T_26182_14_br_mask, T_26182_14_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
+        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_38110_14_dst_rtype],
+                T_38110_14_pdst, T_38110_14_br_mask, T_38110_14_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
         $fwrite(32'h80000002, "\n");	// rob.scala:535:17, :1061:16
-        $fwrite(32'h80000002, "    rob[%d] %c (", 6'hF, T_49518 & T_49520 ? 8'h42 : T_49518 ? 8'h48 : T_49520 ? 8'h54 : 8'h20);	// rob.scala:535:17, :967:16, :970:{18,26,40,50}, :971:18, :972:18
-        $fwrite(32'h80000002, "%d %x (%c%c)(%c%c) 0x%x %x [%cDASM(%x)][DASM(%x) ] %c,%c ", _row_metadata_brob_idx_ext_R17_data, _row_metadata_has_brorjalr_ext_R16_data, T_23706_15 ? 8'h56 : 8'h20, T_35634_15 ? 8'h56 : 8'h20, _T_23710_ext_R16_data ? 8'h42 : 8'h20, _T_35638_ext_R16_data ? 8'h42 : 8'h20, {_T_23558_ext_R16_data[28:0], 3'h0}, {_T_23558_ext_R40_data[12:0], 3'h0} + 16'h4, 8'h20, T_26182_15_inst, T_38110_15_inst, _T_28311_ext_R16_data ? 8'h45 : 8'h2D, _T_40239_ext_R16_data ? 8'h45 : 8'h2D);	// Mux.scala:31:69, rob.scala:295:35, :296:38, :335:30, :339:30, :535:17, :554:94, :894:22, :946:18, :970:18, :972:18, :993:19, :996:21, :997:21, :998:21, :999:21, :1000:45, :1007:21, :1008:21
-        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_26182_15_dst_rtype], T_26182_15_pdst, T_26182_15_br_mask, T_26182_15_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
-        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_38110_15_dst_rtype], T_38110_15_pdst, T_38110_15_br_mask, T_38110_15_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
+        $fwrite(32'h80000002, "    rob[%d] %c (", 6'hF,
+                T_49518 & T_49520 ? 8'h42 : T_49518 ? 8'h48 : T_49520 ? 8'h54 : 8'h20);	// rob.scala:535:17, :967:16, :970:{18,26,40,50}, :971:18, :972:18
+        $fwrite(32'h80000002, "%d %x (%c%c)(%c%c) 0x%x %x [%cDASM(%x)][DASM(%x) ] %c,%c ",
+                _row_metadata_brob_idx_ext_R17_data,
+                _row_metadata_has_brorjalr_ext_R16_data, T_23706_15 ? 8'h56 : 8'h20,
+                T_35634_15 ? 8'h56 : 8'h20, _T_23710_ext_R16_data ? 8'h42 : 8'h20,
+                _T_35638_ext_R16_data ? 8'h42 : 8'h20,
+                {_T_23558_ext_R16_data[28:0], 3'h0},
+                {_T_23558_ext_R40_data[12:0], 3'h0} + 16'h4, 8'h20, T_26182_15_inst,
+                T_38110_15_inst, _T_28311_ext_R16_data ? 8'h45 : 8'h2D,
+                _T_40239_ext_R16_data ? 8'h45 : 8'h2D);	// Mux.scala:31:69, rob.scala:295:35, :296:38, :335:30, :339:30, :535:17, :554:94, :894:22, :946:18, :970:18, :972:18, :993:19, :996:21, :997:21, :998:21, :999:21, :1000:45, :1007:21, :1008:21
+        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_26182_15_dst_rtype],
+                T_26182_15_pdst, T_26182_15_br_mask, T_26182_15_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
+        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_38110_15_dst_rtype],
+                T_38110_15_pdst, T_38110_15_br_mask, T_38110_15_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
         $fwrite(32'h80000002, "\n");	// rob.scala:535:17, :1061:16
-        $fwrite(32'h80000002, "    rob[%d] %c (", 6'h10, T_49604 & T_49606 ? 8'h42 : T_49604 ? 8'h48 : T_49606 ? 8'h54 : 8'h20);	// rob.scala:535:17, :967:16, :970:{18,26,40,50}, :971:18, :972:18
-        $fwrite(32'h80000002, "%d %x (%c%c)(%c%c) 0x%x %x [%cDASM(%x)][DASM(%x) ] %c,%c ", _row_metadata_brob_idx_ext_R18_data, _row_metadata_has_brorjalr_ext_R17_data, T_23706_16 ? 8'h56 : 8'h20, T_35634_16 ? 8'h56 : 8'h20, _T_23710_ext_R17_data ? 8'h42 : 8'h20, _T_35638_ext_R17_data ? 8'h42 : 8'h20, {_T_23555_ext_R17_data[28:0], 3'h0}, {_T_23555_ext_R41_data[12:0], 3'h0} + 16'h4, 8'h20, T_26182_16_inst, T_38110_16_inst, _T_28311_ext_R17_data ? 8'h45 : 8'h2D, _T_40239_ext_R17_data ? 8'h45 : 8'h2D);	// Mux.scala:31:69, rob.scala:295:35, :296:38, :335:30, :339:30, :535:17, :554:94, :893:22, :946:18, :970:18, :972:18, :993:19, :996:21, :997:21, :998:21, :999:21, :1000:45, :1007:21, :1008:21
-        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_26182_16_dst_rtype], T_26182_16_pdst, T_26182_16_br_mask, T_26182_16_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
-        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_38110_16_dst_rtype], T_38110_16_pdst, T_38110_16_br_mask, T_38110_16_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
+        $fwrite(32'h80000002, "    rob[%d] %c (", 6'h10,
+                T_49604 & T_49606 ? 8'h42 : T_49604 ? 8'h48 : T_49606 ? 8'h54 : 8'h20);	// rob.scala:535:17, :967:16, :970:{18,26,40,50}, :971:18, :972:18
+        $fwrite(32'h80000002, "%d %x (%c%c)(%c%c) 0x%x %x [%cDASM(%x)][DASM(%x) ] %c,%c ",
+                _row_metadata_brob_idx_ext_R18_data,
+                _row_metadata_has_brorjalr_ext_R17_data, T_23706_16 ? 8'h56 : 8'h20,
+                T_35634_16 ? 8'h56 : 8'h20, _T_23710_ext_R17_data ? 8'h42 : 8'h20,
+                _T_35638_ext_R17_data ? 8'h42 : 8'h20,
+                {_T_23555_ext_R17_data[28:0], 3'h0},
+                {_T_23555_ext_R41_data[12:0], 3'h0} + 16'h4, 8'h20, T_26182_16_inst,
+                T_38110_16_inst, _T_28311_ext_R17_data ? 8'h45 : 8'h2D,
+                _T_40239_ext_R17_data ? 8'h45 : 8'h2D);	// Mux.scala:31:69, rob.scala:295:35, :296:38, :335:30, :339:30, :535:17, :554:94, :893:22, :946:18, :970:18, :972:18, :993:19, :996:21, :997:21, :998:21, :999:21, :1000:45, :1007:21, :1008:21
+        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_26182_16_dst_rtype],
+                T_26182_16_pdst, T_26182_16_br_mask, T_26182_16_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
+        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_38110_16_dst_rtype],
+                T_38110_16_pdst, T_38110_16_br_mask, T_38110_16_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
         $fwrite(32'h80000002, "\n");	// rob.scala:535:17, :1061:16
-        $fwrite(32'h80000002, "    rob[%d] %c (", 6'h11, T_49690 & T_49692 ? 8'h42 : T_49690 ? 8'h48 : T_49692 ? 8'h54 : 8'h20);	// rob.scala:535:17, :967:16, :970:{18,26,40,50}, :971:18, :972:18
-        $fwrite(32'h80000002, "%d %x (%c%c)(%c%c) 0x%x %x [%cDASM(%x)][DASM(%x) ] %c,%c ", _row_metadata_brob_idx_ext_R19_data, _row_metadata_has_brorjalr_ext_R18_data, T_23706_17 ? 8'h56 : 8'h20, T_35634_17 ? 8'h56 : 8'h20, _T_23710_ext_R18_data ? 8'h42 : 8'h20, _T_35638_ext_R18_data ? 8'h42 : 8'h20, {_T_23558_ext_R18_data[28:0], 3'h0}, {_T_23558_ext_R42_data[12:0], 3'h0} + 16'h4, 8'h20, T_26182_17_inst, T_38110_17_inst, _T_28311_ext_R18_data ? 8'h45 : 8'h2D, _T_40239_ext_R18_data ? 8'h45 : 8'h2D);	// Mux.scala:31:69, rob.scala:295:35, :296:38, :335:30, :339:30, :535:17, :554:94, :894:22, :946:18, :970:18, :972:18, :993:19, :996:21, :997:21, :998:21, :999:21, :1000:45, :1007:21, :1008:21
-        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_26182_17_dst_rtype], T_26182_17_pdst, T_26182_17_br_mask, T_26182_17_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
-        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_38110_17_dst_rtype], T_38110_17_pdst, T_38110_17_br_mask, T_38110_17_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
+        $fwrite(32'h80000002, "    rob[%d] %c (", 6'h11,
+                T_49690 & T_49692 ? 8'h42 : T_49690 ? 8'h48 : T_49692 ? 8'h54 : 8'h20);	// rob.scala:535:17, :967:16, :970:{18,26,40,50}, :971:18, :972:18
+        $fwrite(32'h80000002, "%d %x (%c%c)(%c%c) 0x%x %x [%cDASM(%x)][DASM(%x) ] %c,%c ",
+                _row_metadata_brob_idx_ext_R19_data,
+                _row_metadata_has_brorjalr_ext_R18_data, T_23706_17 ? 8'h56 : 8'h20,
+                T_35634_17 ? 8'h56 : 8'h20, _T_23710_ext_R18_data ? 8'h42 : 8'h20,
+                _T_35638_ext_R18_data ? 8'h42 : 8'h20,
+                {_T_23558_ext_R18_data[28:0], 3'h0},
+                {_T_23558_ext_R42_data[12:0], 3'h0} + 16'h4, 8'h20, T_26182_17_inst,
+                T_38110_17_inst, _T_28311_ext_R18_data ? 8'h45 : 8'h2D,
+                _T_40239_ext_R18_data ? 8'h45 : 8'h2D);	// Mux.scala:31:69, rob.scala:295:35, :296:38, :335:30, :339:30, :535:17, :554:94, :894:22, :946:18, :970:18, :972:18, :993:19, :996:21, :997:21, :998:21, :999:21, :1000:45, :1007:21, :1008:21
+        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_26182_17_dst_rtype],
+                T_26182_17_pdst, T_26182_17_br_mask, T_26182_17_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
+        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_38110_17_dst_rtype],
+                T_38110_17_pdst, T_38110_17_br_mask, T_38110_17_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
         $fwrite(32'h80000002, "\n");	// rob.scala:535:17, :1061:16
-        $fwrite(32'h80000002, "    rob[%d] %c (", 6'h12, T_49776 & T_49778 ? 8'h42 : T_49776 ? 8'h48 : T_49778 ? 8'h54 : 8'h20);	// rob.scala:535:17, :967:16, :970:{18,26,40,50}, :971:18, :972:18
-        $fwrite(32'h80000002, "%d %x (%c%c)(%c%c) 0x%x %x [%cDASM(%x)][DASM(%x) ] %c,%c ", _row_metadata_brob_idx_ext_R20_data, _row_metadata_has_brorjalr_ext_R19_data, T_23706_18 ? 8'h56 : 8'h20, T_35634_18 ? 8'h56 : 8'h20, _T_23710_ext_R19_data ? 8'h42 : 8'h20, _T_35638_ext_R19_data ? 8'h42 : 8'h20, {_T_23555_ext_R19_data[28:0], 3'h0}, {_T_23555_ext_R43_data[12:0], 3'h0} + 16'h4, 8'h20, T_26182_18_inst, T_38110_18_inst, _T_28311_ext_R19_data ? 8'h45 : 8'h2D, _T_40239_ext_R19_data ? 8'h45 : 8'h2D);	// Mux.scala:31:69, rob.scala:295:35, :296:38, :335:30, :339:30, :535:17, :554:94, :893:22, :946:18, :970:18, :972:18, :993:19, :996:21, :997:21, :998:21, :999:21, :1000:45, :1007:21, :1008:21
-        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_26182_18_dst_rtype], T_26182_18_pdst, T_26182_18_br_mask, T_26182_18_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
-        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_38110_18_dst_rtype], T_38110_18_pdst, T_38110_18_br_mask, T_38110_18_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
+        $fwrite(32'h80000002, "    rob[%d] %c (", 6'h12,
+                T_49776 & T_49778 ? 8'h42 : T_49776 ? 8'h48 : T_49778 ? 8'h54 : 8'h20);	// rob.scala:535:17, :967:16, :970:{18,26,40,50}, :971:18, :972:18
+        $fwrite(32'h80000002, "%d %x (%c%c)(%c%c) 0x%x %x [%cDASM(%x)][DASM(%x) ] %c,%c ",
+                _row_metadata_brob_idx_ext_R20_data,
+                _row_metadata_has_brorjalr_ext_R19_data, T_23706_18 ? 8'h56 : 8'h20,
+                T_35634_18 ? 8'h56 : 8'h20, _T_23710_ext_R19_data ? 8'h42 : 8'h20,
+                _T_35638_ext_R19_data ? 8'h42 : 8'h20,
+                {_T_23555_ext_R19_data[28:0], 3'h0},
+                {_T_23555_ext_R43_data[12:0], 3'h0} + 16'h4, 8'h20, T_26182_18_inst,
+                T_38110_18_inst, _T_28311_ext_R19_data ? 8'h45 : 8'h2D,
+                _T_40239_ext_R19_data ? 8'h45 : 8'h2D);	// Mux.scala:31:69, rob.scala:295:35, :296:38, :335:30, :339:30, :535:17, :554:94, :893:22, :946:18, :970:18, :972:18, :993:19, :996:21, :997:21, :998:21, :999:21, :1000:45, :1007:21, :1008:21
+        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_26182_18_dst_rtype],
+                T_26182_18_pdst, T_26182_18_br_mask, T_26182_18_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
+        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_38110_18_dst_rtype],
+                T_38110_18_pdst, T_38110_18_br_mask, T_38110_18_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
         $fwrite(32'h80000002, "\n");	// rob.scala:535:17, :1061:16
-        $fwrite(32'h80000002, "    rob[%d] %c (", 6'h13, T_49862 & T_49864 ? 8'h42 : T_49862 ? 8'h48 : T_49864 ? 8'h54 : 8'h20);	// rob.scala:535:17, :967:16, :970:{18,26,40,50}, :971:18, :972:18
-        $fwrite(32'h80000002, "%d %x (%c%c)(%c%c) 0x%x %x [%cDASM(%x)][DASM(%x) ] %c,%c ", _row_metadata_brob_idx_ext_R21_data, _row_metadata_has_brorjalr_ext_R20_data, T_23706_19 ? 8'h56 : 8'h20, T_35634_19 ? 8'h56 : 8'h20, _T_23710_ext_R20_data ? 8'h42 : 8'h20, _T_35638_ext_R20_data ? 8'h42 : 8'h20, {_T_23558_ext_R20_data[28:0], 3'h0}, {_T_23558_ext_R44_data[12:0], 3'h0} + 16'h4, 8'h20, T_26182_19_inst, T_38110_19_inst, _T_28311_ext_R20_data ? 8'h45 : 8'h2D, _T_40239_ext_R20_data ? 8'h45 : 8'h2D);	// Mux.scala:31:69, rob.scala:295:35, :296:38, :335:30, :339:30, :535:17, :554:94, :894:22, :946:18, :970:18, :972:18, :993:19, :996:21, :997:21, :998:21, :999:21, :1000:45, :1007:21, :1008:21
-        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_26182_19_dst_rtype], T_26182_19_pdst, T_26182_19_br_mask, T_26182_19_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
-        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_38110_19_dst_rtype], T_38110_19_pdst, T_38110_19_br_mask, T_38110_19_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
+        $fwrite(32'h80000002, "    rob[%d] %c (", 6'h13,
+                T_49862 & T_49864 ? 8'h42 : T_49862 ? 8'h48 : T_49864 ? 8'h54 : 8'h20);	// rob.scala:535:17, :967:16, :970:{18,26,40,50}, :971:18, :972:18
+        $fwrite(32'h80000002, "%d %x (%c%c)(%c%c) 0x%x %x [%cDASM(%x)][DASM(%x) ] %c,%c ",
+                _row_metadata_brob_idx_ext_R21_data,
+                _row_metadata_has_brorjalr_ext_R20_data, T_23706_19 ? 8'h56 : 8'h20,
+                T_35634_19 ? 8'h56 : 8'h20, _T_23710_ext_R20_data ? 8'h42 : 8'h20,
+                _T_35638_ext_R20_data ? 8'h42 : 8'h20,
+                {_T_23558_ext_R20_data[28:0], 3'h0},
+                {_T_23558_ext_R44_data[12:0], 3'h0} + 16'h4, 8'h20, T_26182_19_inst,
+                T_38110_19_inst, _T_28311_ext_R20_data ? 8'h45 : 8'h2D,
+                _T_40239_ext_R20_data ? 8'h45 : 8'h2D);	// Mux.scala:31:69, rob.scala:295:35, :296:38, :335:30, :339:30, :535:17, :554:94, :894:22, :946:18, :970:18, :972:18, :993:19, :996:21, :997:21, :998:21, :999:21, :1000:45, :1007:21, :1008:21
+        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_26182_19_dst_rtype],
+                T_26182_19_pdst, T_26182_19_br_mask, T_26182_19_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
+        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_38110_19_dst_rtype],
+                T_38110_19_pdst, T_38110_19_br_mask, T_38110_19_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
         $fwrite(32'h80000002, "\n");	// rob.scala:535:17, :1061:16
-        $fwrite(32'h80000002, "    rob[%d] %c (", 6'h14, T_49948 & T_49950 ? 8'h42 : T_49948 ? 8'h48 : T_49950 ? 8'h54 : 8'h20);	// rob.scala:535:17, :967:16, :970:{18,26,40,50}, :971:18, :972:18
-        $fwrite(32'h80000002, "%d %x (%c%c)(%c%c) 0x%x %x [%cDASM(%x)][DASM(%x) ] %c,%c ", _row_metadata_brob_idx_ext_R22_data, _row_metadata_has_brorjalr_ext_R21_data, T_23706_20 ? 8'h56 : 8'h20, T_35634_20 ? 8'h56 : 8'h20, _T_23710_ext_R21_data ? 8'h42 : 8'h20, _T_35638_ext_R21_data ? 8'h42 : 8'h20, {_T_23555_ext_R21_data[28:0], 3'h0}, {_T_23555_ext_R45_data[12:0], 3'h0} + 16'h4, 8'h20, T_26182_20_inst, T_38110_20_inst, _T_28311_ext_R21_data ? 8'h45 : 8'h2D, _T_40239_ext_R21_data ? 8'h45 : 8'h2D);	// Mux.scala:31:69, rob.scala:295:35, :296:38, :335:30, :339:30, :535:17, :554:94, :893:22, :946:18, :970:18, :972:18, :993:19, :996:21, :997:21, :998:21, :999:21, :1000:45, :1007:21, :1008:21
-        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_26182_20_dst_rtype], T_26182_20_pdst, T_26182_20_br_mask, T_26182_20_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
-        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_38110_20_dst_rtype], T_38110_20_pdst, T_38110_20_br_mask, T_38110_20_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
+        $fwrite(32'h80000002, "    rob[%d] %c (", 6'h14,
+                T_49948 & T_49950 ? 8'h42 : T_49948 ? 8'h48 : T_49950 ? 8'h54 : 8'h20);	// rob.scala:535:17, :967:16, :970:{18,26,40,50}, :971:18, :972:18
+        $fwrite(32'h80000002, "%d %x (%c%c)(%c%c) 0x%x %x [%cDASM(%x)][DASM(%x) ] %c,%c ",
+                _row_metadata_brob_idx_ext_R22_data,
+                _row_metadata_has_brorjalr_ext_R21_data, T_23706_20 ? 8'h56 : 8'h20,
+                T_35634_20 ? 8'h56 : 8'h20, _T_23710_ext_R21_data ? 8'h42 : 8'h20,
+                _T_35638_ext_R21_data ? 8'h42 : 8'h20,
+                {_T_23555_ext_R21_data[28:0], 3'h0},
+                {_T_23555_ext_R45_data[12:0], 3'h0} + 16'h4, 8'h20, T_26182_20_inst,
+                T_38110_20_inst, _T_28311_ext_R21_data ? 8'h45 : 8'h2D,
+                _T_40239_ext_R21_data ? 8'h45 : 8'h2D);	// Mux.scala:31:69, rob.scala:295:35, :296:38, :335:30, :339:30, :535:17, :554:94, :893:22, :946:18, :970:18, :972:18, :993:19, :996:21, :997:21, :998:21, :999:21, :1000:45, :1007:21, :1008:21
+        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_26182_20_dst_rtype],
+                T_26182_20_pdst, T_26182_20_br_mask, T_26182_20_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
+        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_38110_20_dst_rtype],
+                T_38110_20_pdst, T_38110_20_br_mask, T_38110_20_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
         $fwrite(32'h80000002, "\n");	// rob.scala:535:17, :1061:16
-        $fwrite(32'h80000002, "    rob[%d] %c (", 6'h15, T_50034 & T_50036 ? 8'h42 : T_50034 ? 8'h48 : T_50036 ? 8'h54 : 8'h20);	// rob.scala:535:17, :967:16, :970:{18,26,40,50}, :971:18, :972:18
-        $fwrite(32'h80000002, "%d %x (%c%c)(%c%c) 0x%x %x [%cDASM(%x)][DASM(%x) ] %c,%c ", _row_metadata_brob_idx_ext_R23_data, _row_metadata_has_brorjalr_ext_R22_data, T_23706_21 ? 8'h56 : 8'h20, T_35634_21 ? 8'h56 : 8'h20, _T_23710_ext_R22_data ? 8'h42 : 8'h20, _T_35638_ext_R22_data ? 8'h42 : 8'h20, {_T_23558_ext_R22_data[28:0], 3'h0}, {_T_23558_ext_R46_data[12:0], 3'h0} + 16'h4, 8'h20, T_26182_21_inst, T_38110_21_inst, _T_28311_ext_R22_data ? 8'h45 : 8'h2D, _T_40239_ext_R22_data ? 8'h45 : 8'h2D);	// Mux.scala:31:69, rob.scala:295:35, :296:38, :335:30, :339:30, :535:17, :554:94, :894:22, :946:18, :970:18, :972:18, :993:19, :996:21, :997:21, :998:21, :999:21, :1000:45, :1007:21, :1008:21
-        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_26182_21_dst_rtype], T_26182_21_pdst, T_26182_21_br_mask, T_26182_21_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
-        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_38110_21_dst_rtype], T_38110_21_pdst, T_38110_21_br_mask, T_38110_21_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
+        $fwrite(32'h80000002, "    rob[%d] %c (", 6'h15,
+                T_50034 & T_50036 ? 8'h42 : T_50034 ? 8'h48 : T_50036 ? 8'h54 : 8'h20);	// rob.scala:535:17, :967:16, :970:{18,26,40,50}, :971:18, :972:18
+        $fwrite(32'h80000002, "%d %x (%c%c)(%c%c) 0x%x %x [%cDASM(%x)][DASM(%x) ] %c,%c ",
+                _row_metadata_brob_idx_ext_R23_data,
+                _row_metadata_has_brorjalr_ext_R22_data, T_23706_21 ? 8'h56 : 8'h20,
+                T_35634_21 ? 8'h56 : 8'h20, _T_23710_ext_R22_data ? 8'h42 : 8'h20,
+                _T_35638_ext_R22_data ? 8'h42 : 8'h20,
+                {_T_23558_ext_R22_data[28:0], 3'h0},
+                {_T_23558_ext_R46_data[12:0], 3'h0} + 16'h4, 8'h20, T_26182_21_inst,
+                T_38110_21_inst, _T_28311_ext_R22_data ? 8'h45 : 8'h2D,
+                _T_40239_ext_R22_data ? 8'h45 : 8'h2D);	// Mux.scala:31:69, rob.scala:295:35, :296:38, :335:30, :339:30, :535:17, :554:94, :894:22, :946:18, :970:18, :972:18, :993:19, :996:21, :997:21, :998:21, :999:21, :1000:45, :1007:21, :1008:21
+        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_26182_21_dst_rtype],
+                T_26182_21_pdst, T_26182_21_br_mask, T_26182_21_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
+        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_38110_21_dst_rtype],
+                T_38110_21_pdst, T_38110_21_br_mask, T_38110_21_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
         $fwrite(32'h80000002, "\n");	// rob.scala:535:17, :1061:16
-        $fwrite(32'h80000002, "    rob[%d] %c (", 6'h16, T_50120 & T_50122 ? 8'h42 : T_50120 ? 8'h48 : T_50122 ? 8'h54 : 8'h20);	// rob.scala:535:17, :967:16, :970:{18,26,40,50}, :971:18, :972:18
-        $fwrite(32'h80000002, "%d %x (%c%c)(%c%c) 0x%x %x [%cDASM(%x)][DASM(%x) ] %c,%c ", _row_metadata_brob_idx_ext_R24_data, _row_metadata_has_brorjalr_ext_R23_data, T_23706_22 ? 8'h56 : 8'h20, T_35634_22 ? 8'h56 : 8'h20, _T_23710_ext_R23_data ? 8'h42 : 8'h20, _T_35638_ext_R23_data ? 8'h42 : 8'h20, {_T_23555_ext_R23_data[28:0], 3'h0}, {_T_23555_ext_R47_data[12:0], 3'h0} + 16'h4, 8'h20, T_26182_22_inst, T_38110_22_inst, _T_28311_ext_R23_data ? 8'h45 : 8'h2D, _T_40239_ext_R23_data ? 8'h45 : 8'h2D);	// Mux.scala:31:69, rob.scala:295:35, :296:38, :335:30, :339:30, :535:17, :554:94, :893:22, :946:18, :970:18, :972:18, :993:19, :996:21, :997:21, :998:21, :999:21, :1000:45, :1007:21, :1008:21
-        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_26182_22_dst_rtype], T_26182_22_pdst, T_26182_22_br_mask, T_26182_22_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
-        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_38110_22_dst_rtype], T_38110_22_pdst, T_38110_22_br_mask, T_38110_22_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
+        $fwrite(32'h80000002, "    rob[%d] %c (", 6'h16,
+                T_50120 & T_50122 ? 8'h42 : T_50120 ? 8'h48 : T_50122 ? 8'h54 : 8'h20);	// rob.scala:535:17, :967:16, :970:{18,26,40,50}, :971:18, :972:18
+        $fwrite(32'h80000002, "%d %x (%c%c)(%c%c) 0x%x %x [%cDASM(%x)][DASM(%x) ] %c,%c ",
+                _row_metadata_brob_idx_ext_R24_data,
+                _row_metadata_has_brorjalr_ext_R23_data, T_23706_22 ? 8'h56 : 8'h20,
+                T_35634_22 ? 8'h56 : 8'h20, _T_23710_ext_R23_data ? 8'h42 : 8'h20,
+                _T_35638_ext_R23_data ? 8'h42 : 8'h20,
+                {_T_23555_ext_R23_data[28:0], 3'h0},
+                {_T_23555_ext_R47_data[12:0], 3'h0} + 16'h4, 8'h20, T_26182_22_inst,
+                T_38110_22_inst, _T_28311_ext_R23_data ? 8'h45 : 8'h2D,
+                _T_40239_ext_R23_data ? 8'h45 : 8'h2D);	// Mux.scala:31:69, rob.scala:295:35, :296:38, :335:30, :339:30, :535:17, :554:94, :893:22, :946:18, :970:18, :972:18, :993:19, :996:21, :997:21, :998:21, :999:21, :1000:45, :1007:21, :1008:21
+        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_26182_22_dst_rtype],
+                T_26182_22_pdst, T_26182_22_br_mask, T_26182_22_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
+        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_38110_22_dst_rtype],
+                T_38110_22_pdst, T_38110_22_br_mask, T_38110_22_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
         $fwrite(32'h80000002, "\n");	// rob.scala:535:17, :1061:16
-        $fwrite(32'h80000002, "    rob[%d] %c (", 6'h17, T_50206 & T_48185 ? 8'h42 : T_50206 ? 8'h48 : T_48185 ? 8'h54 : 8'h20);	// rob.scala:535:17, :967:16, :970:{18,26,40}, :971:18, :972:18, util.scala:75:28
-        $fwrite(32'h80000002, "%d %x (%c%c)(%c%c) 0x%x %x [%cDASM(%x)][DASM(%x) ] %c,%c ", _row_metadata_brob_idx_ext_R25_data, _row_metadata_has_brorjalr_ext_R24_data, T_23706_23 ? 8'h56 : 8'h20, T_35634_23 ? 8'h56 : 8'h20, _T_23710_ext_R24_data ? 8'h42 : 8'h20, _T_35638_ext_R24_data ? 8'h42 : 8'h20, {_T_23558_ext_R24_data[28:0], 3'h0}, {_T_23558_ext_R48_data[12:0], 3'h0} + 16'h4, 8'h20, T_26182_23_inst, T_38110_23_inst, _T_28311_ext_R24_data ? 8'h45 : 8'h2D, _T_40239_ext_R24_data ? 8'h45 : 8'h2D);	// Mux.scala:31:69, rob.scala:295:35, :296:38, :335:30, :339:30, :535:17, :554:94, :894:22, :946:18, :970:18, :972:18, :993:19, :996:21, :997:21, :998:21, :999:21, :1000:45, :1007:21, :1008:21
-        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_26182_23_dst_rtype], T_26182_23_pdst, T_26182_23_br_mask, T_26182_23_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
-        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_38110_23_dst_rtype], T_38110_23_pdst, T_38110_23_br_mask, T_38110_23_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
+        $fwrite(32'h80000002, "    rob[%d] %c (", 6'h17,
+                T_50206 & T_48185 ? 8'h42 : T_50206 ? 8'h48 : T_48185 ? 8'h54 : 8'h20);	// rob.scala:535:17, :967:16, :970:{18,26,40}, :971:18, :972:18, util.scala:75:28
+        $fwrite(32'h80000002, "%d %x (%c%c)(%c%c) 0x%x %x [%cDASM(%x)][DASM(%x) ] %c,%c ",
+                _row_metadata_brob_idx_ext_R25_data,
+                _row_metadata_has_brorjalr_ext_R24_data, T_23706_23 ? 8'h56 : 8'h20,
+                T_35634_23 ? 8'h56 : 8'h20, _T_23710_ext_R24_data ? 8'h42 : 8'h20,
+                _T_35638_ext_R24_data ? 8'h42 : 8'h20,
+                {_T_23558_ext_R24_data[28:0], 3'h0},
+                {_T_23558_ext_R48_data[12:0], 3'h0} + 16'h4, 8'h20, T_26182_23_inst,
+                T_38110_23_inst, _T_28311_ext_R24_data ? 8'h45 : 8'h2D,
+                _T_40239_ext_R24_data ? 8'h45 : 8'h2D);	// Mux.scala:31:69, rob.scala:295:35, :296:38, :335:30, :339:30, :535:17, :554:94, :894:22, :946:18, :970:18, :972:18, :993:19, :996:21, :997:21, :998:21, :999:21, :1000:45, :1007:21, :1008:21
+        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_26182_23_dst_rtype],
+                T_26182_23_pdst, T_26182_23_br_mask, T_26182_23_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
+        $fwrite(32'h80000002, "(d:%c p%d, bm:%x sdt:%d) ", _GEN_612[T_38110_23_dst_rtype],
+                T_38110_23_pdst, T_38110_23_br_mask, T_38110_23_stale_pdst);	// rob.scala:535:17, :1047:19, :1048:{21,58}, :1049:{21,58}, :1050:{21,58}, :1051:{21,58}
         $fwrite(32'h80000002, "\n");	// rob.scala:535:17, :1061:16
       end
     end // always @(posedge)
     `ifdef FIRRTL_BEFORE_INITIAL
       `FIRRTL_BEFORE_INITIAL
     `endif // FIRRTL_BEFORE_INITIAL
     initial begin
@@ -21517,16 +26076,18 @@
       `endif // RANDOMIZE_REG_INIT
     end // initial
     `ifdef FIRRTL_AFTER_INITIAL
       `FIRRTL_AFTER_INITIAL
     `endif // FIRRTL_AFTER_INITIAL
   `endif // not def SYNTHESIS
   T_23555_combMem T_23555_ext (	// rob.scala:893:22
-    .R0_addr  (io_get_pc_rob_idx[1] ? (io_get_pc_rob_idx[5:2] == 4'hB ? 4'h0 : io_get_pc_rob_idx[5:2] +
-                4'h1) : io_get_pc_rob_idx[5:2]),	// rob.scala:913:{29,37,58}, util.scala:75:28, :76:{13,35}
+    .R0_addr
+      (io_get_pc_rob_idx[1]
+         ? (io_get_pc_rob_idx[5:2] == 4'hB ? 4'h0 : io_get_pc_rob_idx[5:2] + 4'h1)
+         : io_get_pc_rob_idx[5:2]),	// rob.scala:913:{29,37,58}, util.scala:75:28, :76:{13,35}
     .R0_en    (1'h1),
     .R0_clk   (clk),
     .R1_addr  (4'h0),
     .R1_en    (1'h1),
     .R1_clk   (clk),
     .R2_addr  (4'h0),
     .R2_en    (1'h1),
@@ -22825,36 +27386,41 @@
   assign io_com_uops_1_fp_val = _GEN_323;	// rob.scala:453:59
   assign io_com_uops_1_fp_single = _GEN_325;	// rob.scala:453:59
   assign io_com_uops_1_xcpt_if = _GEN_327;	// rob.scala:453:59
   assign io_com_uops_1_replay_if = _GEN_329;	// rob.scala:453:59
   assign io_com_uops_1_debug_wdata = _GEN_335;	// rob.scala:507:28
   assign io_com_uops_1_debug_events_fetch_seq = _GEN_331;	// rob.scala:453:59
   assign io_com_fflags_val = T_47635 | T_47664;	// rob.scala:625:46, :640:44
-  assign io_com_fflags = (T_47635 ? _T_28314_ext_R0_data : 5'h0) | (T_47664 ? _T_40242_ext_R0_data : 5'h0);	// rob.scala:340:30, :625:46, :628:23, :641:40
+  assign io_com_fflags =
+    (T_47635 ? _T_28314_ext_R0_data : 5'h0) | (T_47664 ? _T_40242_ext_R0_data : 5'h0);	// rob.scala:340:30, :625:46, :628:23, :641:40
   assign io_com_st_mask_0 = T_47546 & _GEN_160;	// rob.scala:507:28, :585:72, :869:45
   assign io_com_st_mask_1 = T_47563 & _GEN_332;	// rob.scala:507:28, :585:72, :869:45
   assign io_com_ld_mask_0 = T_47546 & _GEN_161;	// rob.scala:507:28, :585:72, :870:45
   assign io_com_ld_mask_1 = T_47563 & _GEN_333;	// rob.scala:507:28, :585:72, :870:45
   assign io_com_load_is_at_rob_head = _GEN_3 ? _GEN_161 : _GEN_333;	// rob.scala:433:51, :507:28, :873:31
   assign io_com_exception = T_47568 & ~(T_47569 | r_xcpt_uop_exc_cause == 64'hE);	// rob.scala:593:48, :594:{45,77}, :595:45, :596:{44,47}
   assign io_com_exc_cause = r_xcpt_uop_exc_cause;
   assign io_com_handling_exc = T_47568;	// rob.scala:593:48
   assign io_com_rbk_valids_0 = T_29097 & _GEN_5 & (_GEN_143 == 2'h0 | _GEN_143 == 2'h1);	// rob.scala:443:23, :451:58, :452:48, :453:{59,70,100}
   assign io_com_rbk_valids_1 = T_29097 & _GEN_177 & (_GEN_315 == 2'h0 | _GEN_315 == 2'h1);	// rob.scala:443:23, :451:58, :452:48, :453:{59,70,100}
   assign io_com_badvaddr = {{24{r_xcpt_badvaddr[39]}}, r_xcpt_badvaddr};	// Bitwise.scala:33:12, Cat.scala:20:58, util.scala:114:43
-  assign io_get_pc_curr_pc = {io_get_pc_rob_idx[1] ? _T_23558_ext_R0_data : _T_23555_ext_R0_data, 3'h0} + {37'h0,
-                io_get_pc_rob_idx[0], 2'h0};	// Mux.scala:31:69, rob.scala:227:38, :268:37, :682:47, :893:22, :894:22, :913:37, :920:24
+  assign io_get_pc_curr_pc =
+    {io_get_pc_rob_idx[1] ? _T_23558_ext_R0_data : _T_23555_ext_R0_data, 3'h0}
+    + {37'h0, io_get_pc_rob_idx[0], 2'h0};	// Mux.scala:31:69, rob.scala:227:38, :268:37, :682:47, :893:22, :894:22, :913:37, :920:24
   assign io_get_pc_next_val = rob_pc_hob_next_val | T_23559;	// rob.scala:260:32, :273:51, :279:46
-  assign io_get_pc_next_pc = rob_pc_hob_next_val ? {io_get_pc_rob_idx[1] ? _T_23555_ext_R0_data : _T_23558_ext_R0_data,
-                3'h0} + {37'h0, ~_GEN_0, 2'h0} : (io_dis_uops_0_pc & 40'hFFFFFFFFF8) + {37'h0,
-                ~io_dis_valids_0, 2'h0};	// Mux.scala:31:69, rob.scala:273:51, :276:{51,97}, :280:28, :281:40, :509:28, :682:47, :893:22, :894:22, :913:37, :921:24
+  assign io_get_pc_next_pc =
+    rob_pc_hob_next_val
+      ? {io_get_pc_rob_idx[1] ? _T_23555_ext_R0_data : _T_23558_ext_R0_data, 3'h0}
+        + {37'h0, ~_GEN_0, 2'h0}
+      : (io_dis_uops_0_pc & 40'hFFFFFFFFF8) + {37'h0, ~io_dis_valids_0, 2'h0};	// Mux.scala:31:69, rob.scala:273:51, :276:{51,97}, :280:28, :281:40, :509:28, :682:47, :893:22, :894:22, :913:37, :921:24
   assign io_lsu_misspec = T_47576;
   assign io_flush_take_pc = flush_val;	// rob.scala:608:37
-  assign io_flush_pc = {rob_head[0] ? _T_23558_ext_R49_data : _T_23555_ext_R49_data, 3'h0} + {37'h0, ~_GEN_3,
-                2'h0} + {37'h0, ~T_47568, 2'h0};	// Mux.scala:31:69, rob.scala:433:51, :593:48, :605:46, :606:86, :607:23, :682:47, :893:22, :894:22, :900:16, :902:23, :903:10, :904:19
+  assign io_flush_pc =
+    {rob_head[0] ? _T_23558_ext_R49_data : _T_23555_ext_R49_data, 3'h0}
+    + {37'h0, ~_GEN_3, 2'h0} + {37'h0, ~T_47568, 2'h0};	// Mux.scala:31:69, rob.scala:433:51, :593:48, :605:46, :606:86, :607:23, :682:47, :893:22, :894:22, :900:16, :902:23, :903:10, :904:19
   assign io_flush_pipeline = T_47616;
   assign io_flush_brob = T_23672;	// rob.scala:322:61
   assign io_empty = T_48195;	// rob.scala:759:40
   assign io_ready = T_48196 & (T_48185 ? 5'h0 : rob_tail + 5'h1) != rob_head;	// rob.scala:347:34, :757:47, :764:{27,41}, util.scala:75:28, :76:{13,35}
   assign io_brob_deallocate_valid = T_48134 & _row_metadata_has_brorjalr_ext_R0_data;	// rob.scala:296:38, :315:56, :716:89
   assign io_debug_state = rob_state;
   assign io_debug_rob_head = {1'h0, rob_head};	// rob.scala:699:69
@@ -22881,19 +27447,23 @@
   assign io_debug_xcpt_uop_is_br_or_jmp = r_xcpt_uop_is_br_or_jmp;
   assign io_debug_xcpt_uop_is_jump = r_xcpt_uop_is_jump;
   assign io_debug_xcpt_uop_is_jal = r_xcpt_uop_is_jal;
   assign io_debug_xcpt_uop_is_ret = r_xcpt_uop_is_ret;
   assign io_debug_xcpt_uop_is_call = r_xcpt_uop_is_call;
   assign io_debug_xcpt_uop_br_mask = r_xcpt_uop_br_mask;
   assign io_debug_xcpt_uop_br_tag = r_xcpt_uop_br_tag;
-  assign io_debug_xcpt_uop_br_prediction_bpd_predict_val = r_xcpt_uop_br_prediction_bpd_predict_val;
-  assign io_debug_xcpt_uop_br_prediction_bpd_predict_taken = r_xcpt_uop_br_prediction_bpd_predict_taken;
+  assign io_debug_xcpt_uop_br_prediction_bpd_predict_val =
+    r_xcpt_uop_br_prediction_bpd_predict_val;
+  assign io_debug_xcpt_uop_br_prediction_bpd_predict_taken =
+    r_xcpt_uop_br_prediction_bpd_predict_taken;
   assign io_debug_xcpt_uop_br_prediction_btb_hit = r_xcpt_uop_br_prediction_btb_hit;
-  assign io_debug_xcpt_uop_br_prediction_btb_predicted = r_xcpt_uop_br_prediction_btb_predicted;
-  assign io_debug_xcpt_uop_br_prediction_is_br_or_jalr = r_xcpt_uop_br_prediction_is_br_or_jalr;
+  assign io_debug_xcpt_uop_br_prediction_btb_predicted =
+    r_xcpt_uop_br_prediction_btb_predicted;
+  assign io_debug_xcpt_uop_br_prediction_is_br_or_jalr =
+    r_xcpt_uop_br_prediction_is_br_or_jalr;
   assign io_debug_xcpt_uop_stat_brjmp_mispredicted = r_xcpt_uop_stat_brjmp_mispredicted;
   assign io_debug_xcpt_uop_stat_btb_made_pred = r_xcpt_uop_stat_btb_made_pred;
   assign io_debug_xcpt_uop_stat_btb_mispredicted = r_xcpt_uop_stat_btb_mispredicted;
   assign io_debug_xcpt_uop_stat_bpd_made_pred = r_xcpt_uop_stat_bpd_made_pred;
   assign io_debug_xcpt_uop_stat_bpd_mispredicted = r_xcpt_uop_stat_bpd_mispredicted;
   assign io_debug_xcpt_uop_fetch_pc_lob = r_xcpt_uop_fetch_pc_lob;
   assign io_debug_xcpt_uop_imm_packed = r_xcpt_uop_imm_packed;
```

