<!-- 4 -->
{% assign 4-4-title   = "4.4 Optimization Framework" %} 
{% assign 4-4-1-title = "4.4.1 Approarch" %} 
{% assign 4-4-2-title = "4.4.2 Optimization and Compatibility" %}
{% assign 4-4-3-title = "4.4.3 Consistent Register Mapping" %}
{% assign 4-5-title   = "4.5 Code Reordering" %}
{% assign 4-5-1-title = "4.5.1 Primitive Instruction Reordering" %}
{% assign 4-5-2-title = "4.5.2 Implementing a Scheduling Algorithm" %}
{% assign 4-5-3-title = "4.5.3 Superblocks Versus Traces" %}
{% assign appendix-title = "Appendix" %}
{% assign ssa-form-title = "SSA Form" %}


<!-- 4.4.2 -->
{% assign source-4-27 = "
r4 = r6 + 1
r1 = r2 + r3  // redundant but may trap
r1 = r4 + r5
r6 = r1 + r7
" %}

{% assign target-4-27 = "
R4 = R6 + 1
// R1 = R2 + R3 // no trap occur
R1 = R4 + R5
R6 = R1 * R7
" %}

{% assign source-0-div ="
r1 = 0
r3 = r2 / r1  // no trap
" %}

{% assign target-0-div ="
R1 = 0
R3 = R2 / R1  // devide-by-zero trap
" %}

{% assign source-4-28 = "
1: r1 = r2 + r3
2: r9 = r1 + r5 // trap occurs
3: r6 = r1 * r7 // time consuming
4: r3 = r6 + 1
" %}

{% assign target-4-28 = "
1: R1 = R2 + R3
3: R6 = R1 * R7 // reordered
2: R9 = R1 + R5 // trap occurs
4: R3 = R6 + 1
" %}

{% assign target-with-saved-reg-4-28 = "
1 : R1 = R2 + R3
3': S1 = R6 * R7  // S1 hold the computation result
2 : R9 = R1 + R5  // trap occurs
3 : R6 = S1       // R6 is updated in the original order
4 : R3 = S1 + 1
" %}

{% assign question-4-4-2-q1-before = "
1 : mem[r1] = r2
2 : r1 = r2 * r3
3 : ...
" %}
{% assign question-4-4-2-q1-after = "
2': S1 = r2 * r3
1 : mem[r1] = r2
2 : r1 = S1
3 : ...
" %}

{% assign question-4-4-2-q2-before = "
1 : r1 = r2 + r3
2 : if false br exit
3 : r4 = mem[r1]
4 : ...
" %}
{% assign question-4-4-2-q2-after = "
1 : r1 = r2 + r3
// if false br exit
3 : r4 = mem[r1];
4 : ...
" %}

<!-- 4.4.3 -->
{% assign inconsistent-source-a = "
R1 = 100
br C
" %}
{% assign inconsistent-source-b = "
R1 = 200
if cond br C
" %}
{% assign inconsistent-source-c = "
C:
  R5 = R4 + R1
  ...
" %}

{% assign inconsistent-reg-map-a = "
// R1 <-> r1
r1 = 100
br C
" %}

{% assign consistent-reg-map-a = "
// R1 <-> r1
r1 = 100;
r3 = r1   // r3 <-> R1
br C
" %}

{% assign inconsistent-reg-map-b = "
// R1 <-> r2
r2 = 200
if cond, br C
" %}

{% assign consistent-reg-map-b = "
// R1 <-> r2
r2 = 200
r3 = r2   // r3 <-> R1
if cond, br C
" %}

{% assign inconsistent-reg-map-c = "
// R1 <-> r3
C:
  r5 = r4 + r3
  ...
" %}

{% assign consistent-source-d = "
R1 = 100
R10 = 200
br F
" %}
{% assign consistent-source-e = "
R1 = 300
R10 = 400
br F
" %}
{% assign consistent-source-f = "
F:
  R9 = R10 + R1
  ...
" %}

{% assign consistent-reg-map-d = "
// R1 <-> r1
// R10 <-> reg[10]
r1 = 100
reg[10] = 200
br F
" %}
{% assign consistent-reg-map-e = "
// R1 <-> r1
// R10 <-> reg[10]
r1 = 300
reg[10] = 400
br F
" %}
{% assign consistent-reg-map-f = "
// R9 <-> reg[9]
F:
  reg[9] = reg[10] + r1
  ...
" %}


<!-- 4.5.1 -->
{% assign join-example = "
  br label
  ...
label: // join points
  ...
" %}

{% assign ins-categories = "
R1 = mem[R6]        // reg (mem if mem[R6] is volatile)
R2 = mem[R6 + 4]    // reg (mem if mem[R6 + 4] is volatile)
R3 = R1 + 1         // reg
R4 = R1 << 2        // reg
br exit if R7 == 0  // br
R7 = R7 + 1         // reg
mem[R6] = R3        // mem
" %}

<!-- br -->
{% assign move-reg-below-br-before = "
1 : R3 = R1 + 1
2 : R4 = R1 << 2        // reg
3 : br exit if R7 == 0  // br
4 : R7 = R7 + 1
" %}
{% assign move-reg-below-br-exit-before = "
100 : exit:
101 :   ...
" %}

{% assign move-reg-below-br-after = "
1 : R3 = R1 + 1
3 : br 2' if R7 == 0    // br
2 : R4 = R1 << 2        // reg
4 : R7 = R7 + 1
" %}
{% assign move-reg-below-br-compensation = "
2': R4 = R1 << 2
  : br exit
" %}
{% assign move-reg-below-br-exit-after = "
100 : exit:
101 :   ...
" %}

{% assign move-reg-above-br-before = "
1 : R2 = R1 << 2
2 : br exit if R8 == 0  // br
3 : R6 = R7 * R2        // reg
4 : mem[R6] = R3
5 : R6 = R2 + 2
" %}
{% assign move-reg-above-br-after = "
1 : R2 = R1 << 2
3': T1 = R7 * R2        // saved register
2 : br exit if R8 == 0  // br
3 : R6 = T1             // reg
4 : mem[R6] = R3
5 : R6 = R2 + 2
" %}
{% assign move-reg-above-br-no-update = "
1 : R2 = R1 << 2
3': T1 = R7 * R2        // saved register
2 : br exit if R8 == 0  // br
// 3: R6 = T1
4 : mem[T1] = R3
5 : R6 = R2 + 2
" %}

{% assign move-mem-above-br-before = "
1 : br exit if R8 == 0  // br
2 : mem[R1] = R2        // mem
3 : ...
" %}
{% assign move-mem-above-br-exit-before = "
4 : exit:
5 :   ...
" %}
{% assign move-mem-above-br-after = "
2 : mem[R1] = R2        // mem
1 : br exit if R8 == 0  // br
3 : ...
" %}
{% assign move-mem-above-br-exit-after = "
4 : exit:
// cannot recover mem[R1]
5 :   ...
" %}

{% assign meaningless-move-mem = "
2': T1 = mem[R1]        // extra load
2 : mem[R1] = R2        // mem
1 : br 2'' if R8 == 0   // br
3 : ...
" %}
{% assign meaningless-move-mem-compensation = "
2'':   mem[R1] = T1  // recover
   :   br exit
" %}
{% assign meaningless-move-mem-exit = "
4 : exit:
5 :   ...
" %}

{% assign move-br-around-join-branch-from = "
1 : ...
2 : br label
" %}
{% assign move-br-around-join-before = "
3 : label:                // join
4 :   br exit if R1 == 0  // br
" %}
{% assign move-br-around-join-after = "
4 :   br exit if R1 == 0  // br
3 : label:                // join
" %}

{% assign swap-br-before = "
1 : ...
2 : br label1
3 : br label2
" %}
{% assign swap-br-after = "
1 : ...
3 : br label2
2 : br label1
" %}

<!-- join -->
{% assign move-reg-above-join-branch-from = "
1 : ...
2 : br label
" %}
{% assign move-reg-above-join-before = "
3 : label:          // join
4 :   R7 = mem[R6]  // reg
5 :   ...
" %}
{% assign move-reg-above-join-branch-from-after = "
1 : ...
2 : br 4'
" %}
{% assign move-reg-above-join-compensation = "
4': R7 = mem[R6]
  : br label
" %}
{% assign move-reg-above-join-after = "
4 :   R7 = mem[R6]  // moved above
3 : label:          // join
5 :   ...
" %}

{% assign move-reg-below-join-branch-from = "
1 : R1 = 100
2 : br label
" %}
{% assign move-reg-below-join-before = "
3 :   R1 = R1 + 1   // reg
4 : label:          // join
5 :   ...
" %}
{% assign move-reg-below-join-after = "
4 : label:          // join
3 :   R1 = R1 + 1   // reg
5 :   ...
" %}

{% assign swap-join-points-branch-label1 = "
1 : R1 = 100
2 : br label1
" %}
{% assign swap-join-points-branch-label2 = "
3 : R2 = 200
4 : br label2
" %}
{% assign swap-join-points-before = "
5 : label1:     // join
6 : label2:     // join
7 :   R3 = R1 + R2
" %}
{% assign swap-join-points-after = "
5 : label2:     // join
6 : label1:     // join
7 :   R3 = R1 + R2
" %}

<!-- straight-line -->
{% assign move-reg-above-mem-before = "
1 : R1 = R1 * 3
2 : mem[R6] = R1  // mem
3 : R7 = R7 << 3  // reg
4 : R9 = R7 + R2
"%}
{% assign move-reg-above-mem-after = "
1 : R1 = R1 * 3
3': T1 = R7 << 3  // saved reg
2 : mem[R6] = R1  // mem
3 : R7 = T1       // reg
4 : R9 = T1 + R2
" %}

{% assign move-mem-above-reg-before = "
1 : R1 = R2 + R3    // reg
2 : mem[R4] = 100   // mem
3 : ...
" %}
{% assign move-mem-above-reg-after = "
2 : mem[R4] = 100   // mem
1 : R1 = R2 + R3    // reg
3 : ...
" %}

<!-- Summary -->
{% assign extend-live-range = "Extend live range of reg instruction" %}
{% assign comp-entrance = "Add compensation code at entrance" %}
{% assign comp-exit = "Add compensation code at branch exit" %}
{% assign not-allowed = "Not allowed" %}
{% assign not-allowed-unless-cf = "Not allowed (changes cntrol flow)" %}
{% assign not-allowed-unless-rare = "Not allowed (can only be done in rare cases)" %}
{% assign no-effect = "No effect" %}

<!-- question-4-5-1 -->
{% assign question-4-5-1-q1-before = "
1 : if cond br label
2 : r1 = mem[r2]
" %}
{% assign question-4-5-1-q1-after = "
2 : r1 = mem[r2]
1 : if cond br label
" %}
{% assign question-4-5-1-q1-answer = "
2': t1 = mem[r2]
1 : if cond br label
2 : r1 = t1
" %}

{% assign question-4-5-1-q2-before = "
1 : r1 = r2 + r3
2 : mem[r4] = r5
" %}
{% assign question-4-5-1-q2-after = "
2 : mem[r4] = r5
1 : r1 = r2 + r3
" %}

<!-- 4.5.2 -->
{% assign original-source-code = "
a : add eax, ebx        ; eax += ebx
b : bz  L1              ; br L1 if ZF == 0
c : mov ebx, [eax + 4]  ; ebx = mem[eax + 4]
d : mul ebx, 10         ; ebx *= 10
e : add ebx, 1          ; ebx += 1
f : add ecx, 1          ; ecx += 1
g : bz  L2              ; br L2 if ZF == 0
h : add ebx, eax        ; ebx += eax
i : br  L3              ; br L3
" %}

<!-- Step.1 -->
{% assign translated-target-code = "
a : add r1, r1, r2
b : bz CR0, L1
c : lwz r2, 4(r1)
d : mul r2, r2, 10
e : add r2, r2, 1
f : add r3, r3, 1
g : bz CR0, L2
h : add r2, r1, r2
i : b L3
" %}
{% assign ssa-form-target-code = "
a : t5 = r1 + r2, set CR0
b : bz CR0, L1
c : t6 = mem[t5 + 4]
d : t7 = t6 * 10
e : t8 = t7 + 1
f : t9 = r3 + 1
g : bz CR0, L2
h : t10 = t8 + t5
i : b L3
" %}

<!-- Step.2 -->
{% assign original-source-code-without-description = "
a : add eax, ebx
b : bz  L1           
c : mov ebx, [eax + 4]
d : mul ebx, 10
e : add ebx, 1
f : add ecx, 1
g : bz  L2
h : add ebx, eax
i : br  L3
" %}
{% assign reg-map = "
eax   ebx   ecx   edx
t5    r2    r3    r4
t5    r2    r3    r4
t5    t6    r3    r4
t5    t7    r3    r4
t5    t8    r3    r4
t5    t8    t9    r4
t5    t8    t9    r4
t5    t10   t9    r4
t5    t10   t9    r4
" %}

<!-- Step.3 -->
{% assign before-scheduling = ssa-form-target-code %}
{% assign after-scheduling = "
a : t5 = r1 + r2, set CR0
c : t6 = mem[t5 + 4]
b : bz CR0, L1
d : t7 = t6 * 10
f : t9 = r3 + 1
g : bz CR0, L2
e : t8 = t7 + 1
h : t10 = t8 + t5
i : b L3
" %}
{% assign scheduled-reg-map = "
eax   ebx   ecx   edx
t5    r2    r3    r4
t5    t6    r3    r4
t5    r2    r3    r4
t5    t7    r3    r4
t5    t8    t9    r4
t5    t8    t9    r4
t5    t8    r3    r4
t5    t10   t9    r4
t5    t10   t9    r4
" %}
{% assign l2-compensation-code = "
L2: t8 = t7 + 1
" %}

{% assign commit = "
a

b,c
d


e,f,g
h
i
" %}
{% assign checkpoint = "
@
a
a
c
d
d
d
g
h
" %}

<!-- Step.5 -->
{% assign scheduled-reg-map2 = "
   eax   ebx   ecx   edx
a: t5    r2    r3    r4
c: t5    t6    r3    r4
b: t5    r2    r3    r4
d: t5    t7    r3    r4
f: t5    t8    t9    r4
g: t5    t8    t9    r4
e: t5    t8    r3    r4
h: t5    t10   t9    r4
i: t5    t10   t9    r4
" %}

{% assign register-live-ranges-a-to-b = "
r1 r2 r3 r4 t5
|  |  |  |  |
   x  |  |  |
   x  |  |  |
" %}
{% assign after-scheduling-a-to-b = "
a : t5 = r1 + r2, set CR0
c : t6 = mem[t5 + 4]
b : bz CR0, L1
" %}
{% assign checkpoint-a-to-b = "
@
a
a
" %}

{% assign register-live-ranges-a-to-d = "
r1 r2 r3 r4 t5 t6 t7
|  |  |  |  |
   x  |  |  |  |
   x  |  |  |  |
      |  |  |  |  |
" %}
{% assign after-scheduling-a-to-d = "
a : t5 = r1 + r2, set CR0
c : t6 = mem[t5 + 4]
b : bz CR0, L1
d : t7 = t6 * 10
" %}
{% assign checkpoint-a-to-d = "
@
a
a
c
" %}

{% assign register-live-ranges-a-to-e = "
r1 r2 r3 r4 t5 t6 t7 t8 t9
|  |  |  |  |
   x  |  |  |  |
   x  |  |  |  |
      |  |  |  |  |
      |  |  |     |     |
      x  |  |     |
      x  |  |     |  |
" %}
{% assign after-scheduling-a-to-e = "
a : t5 = r1 + r2, set CR0
c : t6 = mem[t5 + 4]
b : bz CR0, L1
d : t7 = t6 * 10
f : t9 = r3 + 1
g : bz CR0, L2
e : t8 = t7 + 1
" %}
{% assign checkpoint-a-to-e = "
@
a
a
c
d
d
d
" %}

{% assign register-live-ranges-a-to-g = "
r1 r2 r3 r4 t5 t6 t7 t8 t9
|  |  |  |  |
   x  |  |  |  |
   x  |  |  |  |
      |  |  |  |  |
      |  |  |     |     |
      x  |  |     |     |
      x  |  |     |  |  |
         |  |        |  |
" %}
{% assign after-scheduling-a-to-g = "
a : t5 = r1 + r2, set CR0
c : t6 = mem[t5 + 4]
b : bz CR0, L1
d : t7 = t6 * 10
f : t9 = r3 + 1
g : bz CR0, L2
e : t8 = t7 + 1
h : t10 = t8 + t5
" %}
{% assign checkpoint-a-to-g = "
@
a
a
c
d
d
d
g
" %}

{% assign register-live-ranges = "
r1 r2 r3 r4 t5 t6 t7 t8 t9 t10
|  |  |  |  |
   x  |  |  |  |
   x  |  |  |  |
      |  |  |  |  |
      |  |  |     |     |
      x  |  |     |     |
      x  |  |     |  |  |
         |  |        |  |  |
         |  |           |  |
" %}
{% assign after-register-assignment = "
a : r1 = r1 + r2,set CR0
c : r5 = mem[r1 + 4]
b : bz CR0, L1
d : r2 = r5 * 10
f : r5 = r3 + 1,set CR0
g : bz CR0, L2
e : r2 = r2 + 1
h : r2 = r2 + r1
i : b L3
" %}
{% assign after-register-assignment-regmap = "
eax  ebx  ecx  edx
r1   r2   r3   r4
r1   r5   r3   r4
r1   r2   r3   r4
r1   r2   r3   r4
r1   r2   r5   r4
r1   r2   r5   r4
r1   r2   r3   r4
r1   r2   r5   r4
r1   r2   r5   r4
" %}

{% assign register-copy-added = "
a : r1 = r1 + r2,set CR0
c : r5 = mem[r1 + 4]
b : bz CR0, L1
d : r2 = r5 * 10
f : r5 = r3 + 1,set CR0
g : bz CR0, L2'
e : r2 = r2 + 1
h : r2 = r2 + r1
i : b L3
    r3 = r5
" %}
{% assign compensation-code-added = "
L2': r2 = r2 + 1
     r3 = r5
" %}

{% assign power-pc-code = "
a: add    r1, r1, r2
c: lwz    r5, 4(r1)
b: beq    CR0, L1
d: muli   r2, r5, 10
f: addic  r5, r3, r1
g: beq    CR0, L2'
e: addi   r2, r2, 1
h: add    r2, r2, r1
i: b      L3
   mr     r3, r5
" %}
{% assign power-pc-code-compensation = "
L2': addi r2, r2, 1
     mr   r3, r5
     b    L2
" %}

<!-- Precise State Recovery -->
{% assign ia-32-a-to-d = "
a : add eax, ebx
b : bz  L1           
c : mov ebx,[eax + 4]
d : mul ebx, 10
" %}
{% assign power-pc-a-to-d = "
a: add  r1, r1, r2
c: lwz  r5, 4(r1)
b: beq  CR0, L1
d: muli r2, r5, 10
" %}
{% assign power-pc-regmap-a-to-d = "
   eax  ebx  ecx  edx
a: r1   r2   r3   r4
c: r1   r5   r3   r4
b: r1   r2   r3   r4
d: r1   r2   r3   r4
" %}

{% assign ia-32-a-to-c = "
a : add eax, ebx
b : bz  L1           
c : mov ebx,[eax + 4]
" %}
{% assign power-pc-a-to-b = "
a: add  r1, r1, r2
c: lwz  r5, 4(r1)
b: beq  CR0, L1
" %}
{% assign power-pc-regmap-a-to-b = "
   eax  ebx  ecx  edx
a: r1   r2   r3   r4
c: r1   r5   r3   r4
b: r1   r2   r3   r4
" %}

{% assign repair-code-source = "
1: r1 = r2 + r3
2: r9 = r1 + r5   // reg 1
3: r6 = r1 * r7   // reg 2
" %}
{% assign repair-code-target = "
1: R1 = R2 + R3
3: R6 = R1 * R7   // reg 2
2: R9 = R1 + R5   // reg 1
" %}
{% assign repair-code = "
// if R6 = R1 * R7 traps,
2': R9 = R1 + R5
" %}

<!-- Step.5a -->
{% assign register-live-ranges-with-condition-codes-a-to-d = "
r1 r2 r3 r4 t5 t6
|  |  |  |  |
y  x  |  |  |  |
y  x  |  |  |  |
      |  |  |  |
" %}
{% assign condition-codes-checkpoint-a-to-d = "
@
@
@
@
" %}

<!-- Appendix -->
{% assign ssa-form-ex-source = "
x = 100;    // def x (?)
x = 200;    // def x
y = x;      // use x
" %}

{% assign ssa-form-ex-ir = "
x1 = 100;   // def x1
x2 = 200;   // def x2
y1 = x2;    // use x2
" %}

{% assign static-vs-dynamic-example = "
1 : for (i = 0; i < 100; i++) {
2 :   x = i;
3 :   y += x;
4 : }
" %}
{% assign static-assignment = "
1 : for (i = 0; i < 100; i++) {
2 :   x1 = i;
3 :   y1 += x1;
4 : }
" %}
{% assign dynamic-assignment = "
1 : for (i = 0; i < 100; i++) {
2 :   x_i = i;
3 :   y_i += x_i;
4 : }
" %}