/* SPDX-License-Identifier: GPL-2.0 */
/* Copyright (c) 2020, Intel Corporation. */

#ifndef _IECM_CONTROLQ_API_H_
#define _IECM_CONTROLQ_API_H_

#include "iecm_mem.h"

struct iecm_hw;

/* Used for queue init, response and events */
enum iecm_ctlq_type {
	IECM_CTLQ_TYPE_MAILBOX_TX	= 0,
	IECM_CTLQ_TYPE_MAILBOX_RX	= 1,
	IECM_CTLQ_TYPE_CONFIG_TX	= 2,
	IECM_CTLQ_TYPE_CONFIG_RX	= 3,
	IECM_CTLQ_TYPE_EVENT_RX		= 4,
	IECM_CTLQ_TYPE_RDMA_TX		= 5,
	IECM_CTLQ_TYPE_RDMA_RX		= 6,
	IECM_CTLQ_TYPE_RDMA_COMPL	= 7
};

/* Generic Control Queue Structures */

struct iecm_ctlq_reg {
	/* used for queue tracking */
	u32 head;
	u32 tail;
	/* Below applies only to default mb (if present) */
	u32 len;
	u32 bah;
	u32 bal;
	u32 len_mask;
	u32 len_ena_mask;
	u32 head_mask;
};

/* Generic queue msg structure */
struct iecm_ctlq_msg {
	u16 vmvf_type; /* represents the source of the message on recv */
#define IECM_VMVF_TYPE_VF 0
#define IECM_VMVF_TYPE_VM 1
#define IECM_VMVF_TYPE_PF 2
	u16 opcode;
	u16 data_len;	/* data_len = 0 when no payload is attached */
	union {
		u16 func_id;	/* when sending a message */
		u16 status;	/* when receiving a message */
	};
	union {
		struct {
			u32 chnl_retval;
			u32 chnl_opcode;
		} mbx;
	} cookie;
	union {
#define IECM_DIRECT_CTX_SIZE	16
#define IECM_INDIRECT_CTX_SIZE	8
		/* 16 bytes of context can be provided or 8 bytes of context
		 * plus the address of a DMA buffer
		 */
		u8 direct[IECM_DIRECT_CTX_SIZE];
		struct {
			u8 context[IECM_INDIRECT_CTX_SIZE];
			struct iecm_dma_mem *payload;
		} indirect;
	} ctx;
};

/* Generic queue info structures */
/* MB, CONFIG and EVENT q do not have extended info */
struct iecm_ctlq_create_info {
	enum iecm_ctlq_type type;
	/* absolute queue offset passed as input
	 * -1 for default mailbox if present
	 */
	int id;
	u16 len; /* Queue length passed as input */
	u16 buf_size; /* buffer size passed as input */
	u64 base_address; /* output, HPA of the Queue start  */
	struct iecm_ctlq_reg reg; /* registers accessed by ctlqs */

	int ext_info_size;
	void *ext_info; /* Specific to q type */
};

/* Control Queue information */
struct iecm_ctlq_info {
	struct list_head cq_list;

	enum iecm_ctlq_type cq_type;
	int q_id;
	struct mutex cq_lock;		/* queue lock */

	/* used for interrupt processing */
	u16 next_to_use;
	u16 next_to_clean;

	/* starting descriptor to post buffers to after recev */
	u16 next_to_post;
	struct iecm_dma_mem desc_ring;	/* descriptor ring memory */

	union {
		struct iecm_dma_mem **rx_buff;
		struct iecm_ctlq_msg **tx_msg;
	} bi;

	u16 buf_size;			/* queue buffer size */
	u16 ring_size;			/* Number of descriptors */
	struct iecm_ctlq_reg reg;	/* registers accessed by ctlqs */
};

/* PF/VF mailbox commands */
enum iecm_mbx_opc {
	iecm_mbq_opc_send_msg_to_cp		= 0x0801,
	iecm_mbq_opc_send_msg_to_vf		= 0x0802,
	iecm_mbq_opc_send_msg_to_pf		= 0x0803,
};

/* API supported for control queue management */

/* Will init all required q including default mb.  "q_info" is an array of
 * create_info structs equal to the number of control queues to be created.
 */
int iecm_ctlq_init(struct iecm_hw *hw, u8 num_q,
		    struct iecm_ctlq_create_info *q_info);

/* Allocate and initialize a single control queue, which will be added to the
 * control queue list; returns a handle to the created control queue
 */
int iecm_ctlq_add(struct iecm_hw *hw, struct iecm_ctlq_create_info *qinfo,
		  struct iecm_ctlq_info **cq);
/* Deinitialize and deallocate a single control queue */
void iecm_ctlq_remove(struct iecm_hw *hw,
		      struct iecm_ctlq_info *cq);

/* Sends messages to HW and will also free the buffer*/
int iecm_ctlq_send(struct iecm_hw *hw, struct iecm_ctlq_info *cq,
		   u16 num_q_msg, struct iecm_ctlq_msg q_msg[]);

/* Receives messages and called by interrupt handler/polling
 * initiated by app/process. Also caller is supposed to free the buffers
 */
int iecm_ctlq_recv(struct iecm_ctlq_info *cq, u16 *num_q_msg,
		   struct iecm_ctlq_msg *q_msg);

/* Reclaims send descriptors on HW write back */
int iecm_ctlq_clean_sq(struct iecm_ctlq_info *cq, u16 *clean_count,
		       struct iecm_ctlq_msg *msg_status[]);

/* Indicate RX buffers are done being processed */
int iecm_ctlq_post_rx_buffs(struct iecm_hw *hw, struct iecm_ctlq_info *cq,
			    u16 *buff_count, struct iecm_dma_mem **buffs);

/* Will destroy all q including the default mb */
int iecm_ctlq_deinit(struct iecm_hw *hw);

#endif /* _IECM_CONTROLQ_API_H_ */
