0.7
2020.2
Oct 19 2021
02:56:52
/home/student/nkapuscinska/UEC2/vga_proj/rtl/vga_example.sv,1678629643,systemVerilog,,,,vga_example,,,,,,,,
/home/student/nkapuscinska/UEC2/vga_proj/sim/vga_example/vga_example_tb.sv,1677944808,systemVerilog,,,,testbench,,,,,,,,
