hmLoadTopic({
hmKeywords:"",
hmTitle:"22.9 Architectural Compliance Matrix",
hmDescription:"ASA-EmulatR maintains a living compliance matrix mapping Alpha AXP architectural requirements to implementation status. Each requirement from the Alpha Architecture Reference...",
hmPrevLink:"22_8-regression-testing-policy.html",
hmNextLink:"22_10-known-deviations-and-non.html",
hmParentLink:"chapter-22---testing_-validati.html",
hmBreadCrumbs:"<a href=\"index.html\">Introduction<\/a> &gt; <a href=\"architecture-overview.html\">Architecture Overview<\/a> &gt; <a href=\"chapter-22---testing_-validati.html\">Chapter 22 – Testing, Validation, and Architectural Compliance<\/a>",
hmTitlePath:"Introduction > Architecture Overview > Chapter 22 – Testing, Validation, and Architectural Compliance > 22.9 Architectural Compliance Matrix",
hmHeader:"<h1 class=\"p_Heading1\" style=\"page-break-after: avoid;\"><span class=\"f_Heading1\">22.9 Architectural Compliance Matrix<\/span><\/h1>\n\r",
hmBody:"<p class=\"p_Normal\">ASA-EmulatR maintains a living compliance matrix mapping Alpha AXP architectural requirements to implementation status. Each requirement from the Alpha Architecture Reference Manual, the EV6 Hardware Reference Manual, and the PAL specifications is tracked with one of four status values:<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<div style=\"text-align: left; text-indent: 0; padding: 0 0 0 0; margin: 0 0 0 0;\"><table style=\"border:none; border-spacing:0; border-collapse:collapse;\">\n\r<thead>\n\r<tr>\n\r<th style=\"vertical-align:top; background-color:#00FFFF; padding:0; border:solid thin #000000;\" scope=\"col\"><p class=\"p_Normal\"><span style=\"font-weight: bold;\">Status<\/span><\/p>\n\r<\/th>\n\r<th style=\"vertical-align:top; background-color:#00FFFF; padding:0; border:solid thin #000000;\" scope=\"col\"><p class=\"p_Normal\"><span style=\"font-weight: bold;\">Meaning<\/span><\/p>\n\r<\/th>\n\r<\/tr>\n\r<\/thead>\n\r<tbody>\n\r<tr>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"font-weight: bold;\">Implemented<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">Feature is implemented, tested, and covered by regression tests. Architectural behavior matches the specification.<\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"font-weight: bold;\">Partially Implemented<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">Core behavior is implemented but edge cases, optional features, or performance characteristics may be incomplete. Documented with specific gaps identified.<\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"font-weight: bold;\">Intentionally Deferred<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">Feature is understood but deliberately postponed. The deferral reason is documented, the architectural impact is assessed, and the implementation path is identified for future work.<\/p>\n\r<\/td>\n\r<\/tr>\n\r<tr>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\"><span style=\"font-weight: bold;\">Not Applicable<\/span><\/p>\n\r<\/td>\n\r<td style=\"vertical-align:top; padding:0; border:solid thin #000000;\"><p class=\"p_Normal\">Feature does not apply to the emulator\'s scope (e.g., physical pin behavior, electrical characteristics, manufacturing test modes).<\/p>\n\r<\/td>\n\r<\/tr>\n\r<\/tbody>\n\r<\/table>\n\r<\/div>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">The compliance matrix is organized by architectural domain: instruction set (integer, floating-point, memory, branch, PAL), memory system (translation, ordering, coherency), exception system (classification, delivery, precision), interrupt system (priority, masking, delivery), SMP (barriers, LL\/SC, IPI, shootdown), and privileged boundary (PAL entry\/exit, IPR access, privilege enforcement).<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">This matrix is part of the documentation set and is updated whenever implementation status changes. It is the authoritative source for &quot;what does the emulator actually implement&quot; — distinct from &quot;what does the architecture specify.&quot;<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_SeeAlso\" style=\"page-break-after: avoid;\"><span class=\"f_SeeAlso\">See Also: Alpha Architecture Reference Manual; 21264\/EV6 Hardware Reference Manual, Table 5-8 (exception vectors).<\/span><\/p>\n\r"
})
