$date
	Wed Dec 17 12:22:48 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module demux4_tb $end
$var wire 4 ! b [3:0] $end
$var reg 1 " a $end
$var reg 2 # select_line [1:0] $end
$scope module dut $end
$var wire 1 " a $end
$var wire 2 $ select_line [1:0] $end
$var wire 4 % b [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 %
b0 $
b0 #
0"
b0 !
$end
#10
b10 !
b10 %
b1 #
b1 $
1"
#20
b0 !
b0 %
b10 #
b10 $
0"
#30
b1000 !
b1000 %
b11 #
b11 $
1"
#40
