<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_struct_a_d_c___type_def" xml:lang="en-US">
<title>ADC_TypeDef Struct Reference</title>
<indexterm><primary>ADC_TypeDef</primary></indexterm>
<para>

<para>Analog to Digital Converter <?linebreak?> </para>
 
</para>
<para>
<computeroutput>#include &lt;stm32f4xx.h&gt;</computeroutput>
</para>
<simplesect>
    <title>Data Fields    </title>
        <itemizedlist>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_a_d_c___type_def_1af6aca2bbd40c0fb6df7c3aebe224a360">SR</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_a_d_c___type_def_1ab0ec7102960640751d44e92ddac994f0">CR1</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_a_d_c___type_def_1afdfa307571967afb1d97943e982b6586">CR2</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_a_d_c___type_def_1af9d6c604e365c7d9d7601bf4ef373498">SMPR1</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_a_d_c___type_def_1a6ac83fae8377c7b7fcae50fa4211b0e8">SMPR2</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_a_d_c___type_def_1a427dda1678f254bd98b1f321d7194a3b">JOFR1</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_a_d_c___type_def_1a11e65074b9f06b48c17cdfa5bea9f125">JOFR2</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_a_d_c___type_def_1a613f6b76d20c1a513976b920ecd7f4f8">JOFR3</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_a_d_c___type_def_1a2fd59854223e38158b4138ee8e913ab3">JOFR4</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_a_d_c___type_def_1a24c3512abcc90ef75cf3e9145e5dbe9b">HTR</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_a_d_c___type_def_1a9f8712dfef7125c0bb39db11f2b7416b">LTR</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_a_d_c___type_def_1a3302e1bcfdfbbfeb58779d0761fb377c">SQR1</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_a_d_c___type_def_1aab440b0ad8631f5666dd32768a89cf60">SQR2</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_a_d_c___type_def_1a97e40d9928fa25a5628d6442f0aa6c0f">SQR3</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_a_d_c___type_def_1a75e0cc079831adcc051df456737d3ae4">JSQR</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_a_d_c___type_def_1a22fa21352be442bd02f9c26a1013d598">JDR1</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_a_d_c___type_def_1ae9156af81694b7a85923348be45a2167">JDR2</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_a_d_c___type_def_1a3a54028253a75a470fccf841178cba46">JDR3</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_a_d_c___type_def_1a9274ceea3b2c6d5c1903d0a7abad91a1">JDR4</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_a_d_c___type_def_1a3df0d8dfcd1ec958659ffe21eb64fa94">DR</link></para>
</listitem>
        </itemizedlist>
</simplesect>
<section>
<title>Detailed Description</title>

<para>Analog to Digital Converter <?linebreak?> </para>
</section>
<section>
<title>Field Documentation</title>
<anchor xml:id="_struct_a_d_c___type_def_1ab0ec7102960640751d44e92ddac994f0"/><section>
    <title>CR1</title>
<indexterm><primary>CR1</primary><secondary>ADC_TypeDef</secondary></indexterm>
<indexterm><primary>ADC_TypeDef</primary><secondary>CR1</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t CR1</computeroutput></para>
<para>ADC control register 1, Address offset: 0x04 </para>
</section>
<anchor xml:id="_struct_a_d_c___type_def_1afdfa307571967afb1d97943e982b6586"/><section>
    <title>CR2</title>
<indexterm><primary>CR2</primary><secondary>ADC_TypeDef</secondary></indexterm>
<indexterm><primary>ADC_TypeDef</primary><secondary>CR2</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t CR2</computeroutput></para>
<para>ADC control register 2, Address offset: 0x08 </para>
</section>
<anchor xml:id="_struct_a_d_c___type_def_1a3df0d8dfcd1ec958659ffe21eb64fa94"/><section>
    <title>DR</title>
<indexterm><primary>DR</primary><secondary>ADC_TypeDef</secondary></indexterm>
<indexterm><primary>ADC_TypeDef</primary><secondary>DR</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t DR</computeroutput></para>
<para>ADC regular data register, Address offset: 0x4C </para>
</section>
<anchor xml:id="_struct_a_d_c___type_def_1a24c3512abcc90ef75cf3e9145e5dbe9b"/><section>
    <title>HTR</title>
<indexterm><primary>HTR</primary><secondary>ADC_TypeDef</secondary></indexterm>
<indexterm><primary>ADC_TypeDef</primary><secondary>HTR</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t HTR</computeroutput></para>
<para>ADC watchdog higher threshold register, Address offset: 0x24 </para>
</section>
<anchor xml:id="_struct_a_d_c___type_def_1a22fa21352be442bd02f9c26a1013d598"/><section>
    <title>JDR1</title>
<indexterm><primary>JDR1</primary><secondary>ADC_TypeDef</secondary></indexterm>
<indexterm><primary>ADC_TypeDef</primary><secondary>JDR1</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t JDR1</computeroutput></para>
<para>ADC injected data register 1, Address offset: 0x3C </para>
</section>
<anchor xml:id="_struct_a_d_c___type_def_1ae9156af81694b7a85923348be45a2167"/><section>
    <title>JDR2</title>
<indexterm><primary>JDR2</primary><secondary>ADC_TypeDef</secondary></indexterm>
<indexterm><primary>ADC_TypeDef</primary><secondary>JDR2</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t JDR2</computeroutput></para>
<para>ADC injected data register 2, Address offset: 0x40 </para>
</section>
<anchor xml:id="_struct_a_d_c___type_def_1a3a54028253a75a470fccf841178cba46"/><section>
    <title>JDR3</title>
<indexterm><primary>JDR3</primary><secondary>ADC_TypeDef</secondary></indexterm>
<indexterm><primary>ADC_TypeDef</primary><secondary>JDR3</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t JDR3</computeroutput></para>
<para>ADC injected data register 3, Address offset: 0x44 </para>
</section>
<anchor xml:id="_struct_a_d_c___type_def_1a9274ceea3b2c6d5c1903d0a7abad91a1"/><section>
    <title>JDR4</title>
<indexterm><primary>JDR4</primary><secondary>ADC_TypeDef</secondary></indexterm>
<indexterm><primary>ADC_TypeDef</primary><secondary>JDR4</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t JDR4</computeroutput></para>
<para>ADC injected data register 4, Address offset: 0x48 </para>
</section>
<anchor xml:id="_struct_a_d_c___type_def_1a427dda1678f254bd98b1f321d7194a3b"/><section>
    <title>JOFR1</title>
<indexterm><primary>JOFR1</primary><secondary>ADC_TypeDef</secondary></indexterm>
<indexterm><primary>ADC_TypeDef</primary><secondary>JOFR1</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t JOFR1</computeroutput></para>
<para>ADC injected channel data offset register 1, Address offset: 0x14 </para>
</section>
<anchor xml:id="_struct_a_d_c___type_def_1a11e65074b9f06b48c17cdfa5bea9f125"/><section>
    <title>JOFR2</title>
<indexterm><primary>JOFR2</primary><secondary>ADC_TypeDef</secondary></indexterm>
<indexterm><primary>ADC_TypeDef</primary><secondary>JOFR2</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t JOFR2</computeroutput></para>
<para>ADC injected channel data offset register 2, Address offset: 0x18 </para>
</section>
<anchor xml:id="_struct_a_d_c___type_def_1a613f6b76d20c1a513976b920ecd7f4f8"/><section>
    <title>JOFR3</title>
<indexterm><primary>JOFR3</primary><secondary>ADC_TypeDef</secondary></indexterm>
<indexterm><primary>ADC_TypeDef</primary><secondary>JOFR3</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t JOFR3</computeroutput></para>
<para>ADC injected channel data offset register 3, Address offset: 0x1C </para>
</section>
<anchor xml:id="_struct_a_d_c___type_def_1a2fd59854223e38158b4138ee8e913ab3"/><section>
    <title>JOFR4</title>
<indexterm><primary>JOFR4</primary><secondary>ADC_TypeDef</secondary></indexterm>
<indexterm><primary>ADC_TypeDef</primary><secondary>JOFR4</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t JOFR4</computeroutput></para>
<para>ADC injected channel data offset register 4, Address offset: 0x20 </para>
</section>
<anchor xml:id="_struct_a_d_c___type_def_1a75e0cc079831adcc051df456737d3ae4"/><section>
    <title>JSQR</title>
<indexterm><primary>JSQR</primary><secondary>ADC_TypeDef</secondary></indexterm>
<indexterm><primary>ADC_TypeDef</primary><secondary>JSQR</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t JSQR</computeroutput></para>
<para>ADC injected sequence register, Address offset: 0x38 </para>
</section>
<anchor xml:id="_struct_a_d_c___type_def_1a9f8712dfef7125c0bb39db11f2b7416b"/><section>
    <title>LTR</title>
<indexterm><primary>LTR</primary><secondary>ADC_TypeDef</secondary></indexterm>
<indexterm><primary>ADC_TypeDef</primary><secondary>LTR</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t LTR</computeroutput></para>
<para>ADC watchdog lower threshold register, Address offset: 0x28 </para>
</section>
<anchor xml:id="_struct_a_d_c___type_def_1af9d6c604e365c7d9d7601bf4ef373498"/><section>
    <title>SMPR1</title>
<indexterm><primary>SMPR1</primary><secondary>ADC_TypeDef</secondary></indexterm>
<indexterm><primary>ADC_TypeDef</primary><secondary>SMPR1</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t SMPR1</computeroutput></para>
<para>ADC sample time register 1, Address offset: 0x0C </para>
</section>
<anchor xml:id="_struct_a_d_c___type_def_1a6ac83fae8377c7b7fcae50fa4211b0e8"/><section>
    <title>SMPR2</title>
<indexterm><primary>SMPR2</primary><secondary>ADC_TypeDef</secondary></indexterm>
<indexterm><primary>ADC_TypeDef</primary><secondary>SMPR2</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t SMPR2</computeroutput></para>
<para>ADC sample time register 2, Address offset: 0x10 </para>
</section>
<anchor xml:id="_struct_a_d_c___type_def_1a3302e1bcfdfbbfeb58779d0761fb377c"/><section>
    <title>SQR1</title>
<indexterm><primary>SQR1</primary><secondary>ADC_TypeDef</secondary></indexterm>
<indexterm><primary>ADC_TypeDef</primary><secondary>SQR1</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t SQR1</computeroutput></para>
<para>ADC regular sequence register 1, Address offset: 0x2C </para>
</section>
<anchor xml:id="_struct_a_d_c___type_def_1aab440b0ad8631f5666dd32768a89cf60"/><section>
    <title>SQR2</title>
<indexterm><primary>SQR2</primary><secondary>ADC_TypeDef</secondary></indexterm>
<indexterm><primary>ADC_TypeDef</primary><secondary>SQR2</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t SQR2</computeroutput></para>
<para>ADC regular sequence register 2, Address offset: 0x30 </para>
</section>
<anchor xml:id="_struct_a_d_c___type_def_1a97e40d9928fa25a5628d6442f0aa6c0f"/><section>
    <title>SQR3</title>
<indexterm><primary>SQR3</primary><secondary>ADC_TypeDef</secondary></indexterm>
<indexterm><primary>ADC_TypeDef</primary><secondary>SQR3</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t SQR3</computeroutput></para>
<para>ADC regular sequence register 3, Address offset: 0x34 </para>
</section>
<anchor xml:id="_struct_a_d_c___type_def_1af6aca2bbd40c0fb6df7c3aebe224a360"/><section>
    <title>SR</title>
<indexterm><primary>SR</primary><secondary>ADC_TypeDef</secondary></indexterm>
<indexterm><primary>ADC_TypeDef</primary><secondary>SR</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t SR</computeroutput></para>
<para>ADC status register, Address offset: 0x00 </para>
</section>
<para>
The documentation for this struct was generated from the following file:</para>
CUBE_IDE/VGA/Core/Inc/<link linkend="_stm32f4xx_8h">stm32f4xx.h</link></section>
</section>
