
SDR_eval_board.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b038  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000364  0800b0f8  0800b0f8  0001b0f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b45c  0800b45c  000201d8  2**0
                  CONTENTS
  4 .ARM          00000008  0800b45c  0800b45c  0001b45c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b464  0800b464  000201d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b464  0800b464  0001b464  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b468  0800b468  0001b468  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d8  20000000  0800b46c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002b8  200001d8  0800b644  000201d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000490  0800b644  00020490  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000201d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00020db5  00000000  00000000  00020200  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00004b1a  00000000  00000000  00040fb5  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001ab8  00000000  00000000  00045ad0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001880  00000000  00000000  00047588  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00019df4  00000000  00000000  00048e08  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001531b  00000000  00000000  00062bfc  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0009178c  00000000  00000000  00077f17  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001096a3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006504  00000000  00000000  00109720  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001d8 	.word	0x200001d8
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800b0e0 	.word	0x0800b0e0

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001dc 	.word	0x200001dc
 8000104:	0800b0e0 	.word	0x0800b0e0

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f8f0 	bl	80003f0 <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__divsi3>:
 800021c:	4603      	mov	r3, r0
 800021e:	430b      	orrs	r3, r1
 8000220:	d47f      	bmi.n	8000322 <__divsi3+0x106>
 8000222:	2200      	movs	r2, #0
 8000224:	0843      	lsrs	r3, r0, #1
 8000226:	428b      	cmp	r3, r1
 8000228:	d374      	bcc.n	8000314 <__divsi3+0xf8>
 800022a:	0903      	lsrs	r3, r0, #4
 800022c:	428b      	cmp	r3, r1
 800022e:	d35f      	bcc.n	80002f0 <__divsi3+0xd4>
 8000230:	0a03      	lsrs	r3, r0, #8
 8000232:	428b      	cmp	r3, r1
 8000234:	d344      	bcc.n	80002c0 <__divsi3+0xa4>
 8000236:	0b03      	lsrs	r3, r0, #12
 8000238:	428b      	cmp	r3, r1
 800023a:	d328      	bcc.n	800028e <__divsi3+0x72>
 800023c:	0c03      	lsrs	r3, r0, #16
 800023e:	428b      	cmp	r3, r1
 8000240:	d30d      	bcc.n	800025e <__divsi3+0x42>
 8000242:	22ff      	movs	r2, #255	; 0xff
 8000244:	0209      	lsls	r1, r1, #8
 8000246:	ba12      	rev	r2, r2
 8000248:	0c03      	lsrs	r3, r0, #16
 800024a:	428b      	cmp	r3, r1
 800024c:	d302      	bcc.n	8000254 <__divsi3+0x38>
 800024e:	1212      	asrs	r2, r2, #8
 8000250:	0209      	lsls	r1, r1, #8
 8000252:	d065      	beq.n	8000320 <__divsi3+0x104>
 8000254:	0b03      	lsrs	r3, r0, #12
 8000256:	428b      	cmp	r3, r1
 8000258:	d319      	bcc.n	800028e <__divsi3+0x72>
 800025a:	e000      	b.n	800025e <__divsi3+0x42>
 800025c:	0a09      	lsrs	r1, r1, #8
 800025e:	0bc3      	lsrs	r3, r0, #15
 8000260:	428b      	cmp	r3, r1
 8000262:	d301      	bcc.n	8000268 <__divsi3+0x4c>
 8000264:	03cb      	lsls	r3, r1, #15
 8000266:	1ac0      	subs	r0, r0, r3
 8000268:	4152      	adcs	r2, r2
 800026a:	0b83      	lsrs	r3, r0, #14
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x58>
 8000270:	038b      	lsls	r3, r1, #14
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0b43      	lsrs	r3, r0, #13
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x64>
 800027c:	034b      	lsls	r3, r1, #13
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x70>
 8000288:	030b      	lsls	r3, r1, #12
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0ac3      	lsrs	r3, r0, #11
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x7c>
 8000294:	02cb      	lsls	r3, r1, #11
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0a83      	lsrs	r3, r0, #10
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x88>
 80002a0:	028b      	lsls	r3, r1, #10
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0a43      	lsrs	r3, r0, #9
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x94>
 80002ac:	024b      	lsls	r3, r1, #9
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0a03      	lsrs	r3, r0, #8
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0xa0>
 80002b8:	020b      	lsls	r3, r1, #8
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	d2cd      	bcs.n	800025c <__divsi3+0x40>
 80002c0:	09c3      	lsrs	r3, r0, #7
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d301      	bcc.n	80002ca <__divsi3+0xae>
 80002c6:	01cb      	lsls	r3, r1, #7
 80002c8:	1ac0      	subs	r0, r0, r3
 80002ca:	4152      	adcs	r2, r2
 80002cc:	0983      	lsrs	r3, r0, #6
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xba>
 80002d2:	018b      	lsls	r3, r1, #6
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0943      	lsrs	r3, r0, #5
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xc6>
 80002de:	014b      	lsls	r3, r1, #5
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0903      	lsrs	r3, r0, #4
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xd2>
 80002ea:	010b      	lsls	r3, r1, #4
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	08c3      	lsrs	r3, r0, #3
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xde>
 80002f6:	00cb      	lsls	r3, r1, #3
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0883      	lsrs	r3, r0, #2
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xea>
 8000302:	008b      	lsls	r3, r1, #2
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0843      	lsrs	r3, r0, #1
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xf6>
 800030e:	004b      	lsls	r3, r1, #1
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	1a41      	subs	r1, r0, r1
 8000316:	d200      	bcs.n	800031a <__divsi3+0xfe>
 8000318:	4601      	mov	r1, r0
 800031a:	4152      	adcs	r2, r2
 800031c:	4610      	mov	r0, r2
 800031e:	4770      	bx	lr
 8000320:	e05d      	b.n	80003de <__divsi3+0x1c2>
 8000322:	0fca      	lsrs	r2, r1, #31
 8000324:	d000      	beq.n	8000328 <__divsi3+0x10c>
 8000326:	4249      	negs	r1, r1
 8000328:	1003      	asrs	r3, r0, #32
 800032a:	d300      	bcc.n	800032e <__divsi3+0x112>
 800032c:	4240      	negs	r0, r0
 800032e:	4053      	eors	r3, r2
 8000330:	2200      	movs	r2, #0
 8000332:	469c      	mov	ip, r3
 8000334:	0903      	lsrs	r3, r0, #4
 8000336:	428b      	cmp	r3, r1
 8000338:	d32d      	bcc.n	8000396 <__divsi3+0x17a>
 800033a:	0a03      	lsrs	r3, r0, #8
 800033c:	428b      	cmp	r3, r1
 800033e:	d312      	bcc.n	8000366 <__divsi3+0x14a>
 8000340:	22fc      	movs	r2, #252	; 0xfc
 8000342:	0189      	lsls	r1, r1, #6
 8000344:	ba12      	rev	r2, r2
 8000346:	0a03      	lsrs	r3, r0, #8
 8000348:	428b      	cmp	r3, r1
 800034a:	d30c      	bcc.n	8000366 <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d308      	bcc.n	8000366 <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	1192      	asrs	r2, r2, #6
 8000358:	428b      	cmp	r3, r1
 800035a:	d304      	bcc.n	8000366 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	d03a      	beq.n	80003d6 <__divsi3+0x1ba>
 8000360:	1192      	asrs	r2, r2, #6
 8000362:	e000      	b.n	8000366 <__divsi3+0x14a>
 8000364:	0989      	lsrs	r1, r1, #6
 8000366:	09c3      	lsrs	r3, r0, #7
 8000368:	428b      	cmp	r3, r1
 800036a:	d301      	bcc.n	8000370 <__divsi3+0x154>
 800036c:	01cb      	lsls	r3, r1, #7
 800036e:	1ac0      	subs	r0, r0, r3
 8000370:	4152      	adcs	r2, r2
 8000372:	0983      	lsrs	r3, r0, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x160>
 8000378:	018b      	lsls	r3, r1, #6
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0943      	lsrs	r3, r0, #5
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x16c>
 8000384:	014b      	lsls	r3, r1, #5
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	0903      	lsrs	r3, r0, #4
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x178>
 8000390:	010b      	lsls	r3, r1, #4
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	08c3      	lsrs	r3, r0, #3
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x184>
 800039c:	00cb      	lsls	r3, r1, #3
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0883      	lsrs	r3, r0, #2
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x190>
 80003a8:	008b      	lsls	r3, r1, #2
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	d2d9      	bcs.n	8000364 <__divsi3+0x148>
 80003b0:	0843      	lsrs	r3, r0, #1
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d301      	bcc.n	80003ba <__divsi3+0x19e>
 80003b6:	004b      	lsls	r3, r1, #1
 80003b8:	1ac0      	subs	r0, r0, r3
 80003ba:	4152      	adcs	r2, r2
 80003bc:	1a41      	subs	r1, r0, r1
 80003be:	d200      	bcs.n	80003c2 <__divsi3+0x1a6>
 80003c0:	4601      	mov	r1, r0
 80003c2:	4663      	mov	r3, ip
 80003c4:	4152      	adcs	r2, r2
 80003c6:	105b      	asrs	r3, r3, #1
 80003c8:	4610      	mov	r0, r2
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x1b4>
 80003cc:	4240      	negs	r0, r0
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d500      	bpl.n	80003d4 <__divsi3+0x1b8>
 80003d2:	4249      	negs	r1, r1
 80003d4:	4770      	bx	lr
 80003d6:	4663      	mov	r3, ip
 80003d8:	105b      	asrs	r3, r3, #1
 80003da:	d300      	bcc.n	80003de <__divsi3+0x1c2>
 80003dc:	4240      	negs	r0, r0
 80003de:	b501      	push	{r0, lr}
 80003e0:	2000      	movs	r0, #0
 80003e2:	f000 f805 	bl	80003f0 <__aeabi_idiv0>
 80003e6:	bd02      	pop	{r1, pc}

080003e8 <__aeabi_idivmod>:
 80003e8:	2900      	cmp	r1, #0
 80003ea:	d0f8      	beq.n	80003de <__divsi3+0x1c2>
 80003ec:	e716      	b.n	800021c <__divsi3>
 80003ee:	4770      	bx	lr

080003f0 <__aeabi_idiv0>:
 80003f0:	4770      	bx	lr
 80003f2:	46c0      	nop			; (mov r8, r8)

080003f4 <__aeabi_cdrcmple>:
 80003f4:	4684      	mov	ip, r0
 80003f6:	1c10      	adds	r0, r2, #0
 80003f8:	4662      	mov	r2, ip
 80003fa:	468c      	mov	ip, r1
 80003fc:	1c19      	adds	r1, r3, #0
 80003fe:	4663      	mov	r3, ip
 8000400:	e000      	b.n	8000404 <__aeabi_cdcmpeq>
 8000402:	46c0      	nop			; (mov r8, r8)

08000404 <__aeabi_cdcmpeq>:
 8000404:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000406:	f001 ff55 	bl	80022b4 <__ledf2>
 800040a:	2800      	cmp	r0, #0
 800040c:	d401      	bmi.n	8000412 <__aeabi_cdcmpeq+0xe>
 800040e:	2100      	movs	r1, #0
 8000410:	42c8      	cmn	r0, r1
 8000412:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000414 <__aeabi_dcmpeq>:
 8000414:	b510      	push	{r4, lr}
 8000416:	f001 fead 	bl	8002174 <__eqdf2>
 800041a:	4240      	negs	r0, r0
 800041c:	3001      	adds	r0, #1
 800041e:	bd10      	pop	{r4, pc}

08000420 <__aeabi_dcmplt>:
 8000420:	b510      	push	{r4, lr}
 8000422:	f001 ff47 	bl	80022b4 <__ledf2>
 8000426:	2800      	cmp	r0, #0
 8000428:	db01      	blt.n	800042e <__aeabi_dcmplt+0xe>
 800042a:	2000      	movs	r0, #0
 800042c:	bd10      	pop	{r4, pc}
 800042e:	2001      	movs	r0, #1
 8000430:	bd10      	pop	{r4, pc}
 8000432:	46c0      	nop			; (mov r8, r8)

08000434 <__aeabi_dcmple>:
 8000434:	b510      	push	{r4, lr}
 8000436:	f001 ff3d 	bl	80022b4 <__ledf2>
 800043a:	2800      	cmp	r0, #0
 800043c:	dd01      	ble.n	8000442 <__aeabi_dcmple+0xe>
 800043e:	2000      	movs	r0, #0
 8000440:	bd10      	pop	{r4, pc}
 8000442:	2001      	movs	r0, #1
 8000444:	bd10      	pop	{r4, pc}
 8000446:	46c0      	nop			; (mov r8, r8)

08000448 <__aeabi_dcmpgt>:
 8000448:	b510      	push	{r4, lr}
 800044a:	f001 fecf 	bl	80021ec <__gedf2>
 800044e:	2800      	cmp	r0, #0
 8000450:	dc01      	bgt.n	8000456 <__aeabi_dcmpgt+0xe>
 8000452:	2000      	movs	r0, #0
 8000454:	bd10      	pop	{r4, pc}
 8000456:	2001      	movs	r0, #1
 8000458:	bd10      	pop	{r4, pc}
 800045a:	46c0      	nop			; (mov r8, r8)

0800045c <__aeabi_dcmpge>:
 800045c:	b510      	push	{r4, lr}
 800045e:	f001 fec5 	bl	80021ec <__gedf2>
 8000462:	2800      	cmp	r0, #0
 8000464:	da01      	bge.n	800046a <__aeabi_dcmpge+0xe>
 8000466:	2000      	movs	r0, #0
 8000468:	bd10      	pop	{r4, pc}
 800046a:	2001      	movs	r0, #1
 800046c:	bd10      	pop	{r4, pc}
 800046e:	46c0      	nop			; (mov r8, r8)

08000470 <__aeabi_cfrcmple>:
 8000470:	4684      	mov	ip, r0
 8000472:	1c08      	adds	r0, r1, #0
 8000474:	4661      	mov	r1, ip
 8000476:	e7ff      	b.n	8000478 <__aeabi_cfcmpeq>

08000478 <__aeabi_cfcmpeq>:
 8000478:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800047a:	f000 fc6d 	bl	8000d58 <__lesf2>
 800047e:	2800      	cmp	r0, #0
 8000480:	d401      	bmi.n	8000486 <__aeabi_cfcmpeq+0xe>
 8000482:	2100      	movs	r1, #0
 8000484:	42c8      	cmn	r0, r1
 8000486:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000488 <__aeabi_fcmpeq>:
 8000488:	b510      	push	{r4, lr}
 800048a:	f000 fbef 	bl	8000c6c <__eqsf2>
 800048e:	4240      	negs	r0, r0
 8000490:	3001      	adds	r0, #1
 8000492:	bd10      	pop	{r4, pc}

08000494 <__aeabi_fcmplt>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f000 fc5f 	bl	8000d58 <__lesf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	db01      	blt.n	80004a2 <__aeabi_fcmplt+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			; (mov r8, r8)

080004a8 <__aeabi_fcmple>:
 80004a8:	b510      	push	{r4, lr}
 80004aa:	f000 fc55 	bl	8000d58 <__lesf2>
 80004ae:	2800      	cmp	r0, #0
 80004b0:	dd01      	ble.n	80004b6 <__aeabi_fcmple+0xe>
 80004b2:	2000      	movs	r0, #0
 80004b4:	bd10      	pop	{r4, pc}
 80004b6:	2001      	movs	r0, #1
 80004b8:	bd10      	pop	{r4, pc}
 80004ba:	46c0      	nop			; (mov r8, r8)

080004bc <__aeabi_fcmpgt>:
 80004bc:	b510      	push	{r4, lr}
 80004be:	f000 fbfd 	bl	8000cbc <__gesf2>
 80004c2:	2800      	cmp	r0, #0
 80004c4:	dc01      	bgt.n	80004ca <__aeabi_fcmpgt+0xe>
 80004c6:	2000      	movs	r0, #0
 80004c8:	bd10      	pop	{r4, pc}
 80004ca:	2001      	movs	r0, #1
 80004cc:	bd10      	pop	{r4, pc}
 80004ce:	46c0      	nop			; (mov r8, r8)

080004d0 <__aeabi_fcmpge>:
 80004d0:	b510      	push	{r4, lr}
 80004d2:	f000 fbf3 	bl	8000cbc <__gesf2>
 80004d6:	2800      	cmp	r0, #0
 80004d8:	da01      	bge.n	80004de <__aeabi_fcmpge+0xe>
 80004da:	2000      	movs	r0, #0
 80004dc:	bd10      	pop	{r4, pc}
 80004de:	2001      	movs	r0, #1
 80004e0:	bd10      	pop	{r4, pc}
 80004e2:	46c0      	nop			; (mov r8, r8)

080004e4 <__aeabi_uldivmod>:
 80004e4:	2b00      	cmp	r3, #0
 80004e6:	d111      	bne.n	800050c <__aeabi_uldivmod+0x28>
 80004e8:	2a00      	cmp	r2, #0
 80004ea:	d10f      	bne.n	800050c <__aeabi_uldivmod+0x28>
 80004ec:	2900      	cmp	r1, #0
 80004ee:	d100      	bne.n	80004f2 <__aeabi_uldivmod+0xe>
 80004f0:	2800      	cmp	r0, #0
 80004f2:	d002      	beq.n	80004fa <__aeabi_uldivmod+0x16>
 80004f4:	2100      	movs	r1, #0
 80004f6:	43c9      	mvns	r1, r1
 80004f8:	1c08      	adds	r0, r1, #0
 80004fa:	b407      	push	{r0, r1, r2}
 80004fc:	4802      	ldr	r0, [pc, #8]	; (8000508 <__aeabi_uldivmod+0x24>)
 80004fe:	a102      	add	r1, pc, #8	; (adr r1, 8000508 <__aeabi_uldivmod+0x24>)
 8000500:	1840      	adds	r0, r0, r1
 8000502:	9002      	str	r0, [sp, #8]
 8000504:	bd03      	pop	{r0, r1, pc}
 8000506:	46c0      	nop			; (mov r8, r8)
 8000508:	fffffee9 	.word	0xfffffee9
 800050c:	b403      	push	{r0, r1}
 800050e:	4668      	mov	r0, sp
 8000510:	b501      	push	{r0, lr}
 8000512:	9802      	ldr	r0, [sp, #8]
 8000514:	f000 f83c 	bl	8000590 <__udivmoddi4>
 8000518:	9b01      	ldr	r3, [sp, #4]
 800051a:	469e      	mov	lr, r3
 800051c:	b002      	add	sp, #8
 800051e:	bc0c      	pop	{r2, r3}
 8000520:	4770      	bx	lr
 8000522:	46c0      	nop			; (mov r8, r8)

08000524 <__aeabi_f2uiz>:
 8000524:	219e      	movs	r1, #158	; 0x9e
 8000526:	b510      	push	{r4, lr}
 8000528:	05c9      	lsls	r1, r1, #23
 800052a:	1c04      	adds	r4, r0, #0
 800052c:	f7ff ffd0 	bl	80004d0 <__aeabi_fcmpge>
 8000530:	2800      	cmp	r0, #0
 8000532:	d103      	bne.n	800053c <__aeabi_f2uiz+0x18>
 8000534:	1c20      	adds	r0, r4, #0
 8000536:	f000 ff55 	bl	80013e4 <__aeabi_f2iz>
 800053a:	bd10      	pop	{r4, pc}
 800053c:	219e      	movs	r1, #158	; 0x9e
 800053e:	1c20      	adds	r0, r4, #0
 8000540:	05c9      	lsls	r1, r1, #23
 8000542:	f000 fd8b 	bl	800105c <__aeabi_fsub>
 8000546:	f000 ff4d 	bl	80013e4 <__aeabi_f2iz>
 800054a:	2380      	movs	r3, #128	; 0x80
 800054c:	061b      	lsls	r3, r3, #24
 800054e:	469c      	mov	ip, r3
 8000550:	4460      	add	r0, ip
 8000552:	e7f2      	b.n	800053a <__aeabi_f2uiz+0x16>

08000554 <__aeabi_d2uiz>:
 8000554:	b570      	push	{r4, r5, r6, lr}
 8000556:	2200      	movs	r2, #0
 8000558:	4b0c      	ldr	r3, [pc, #48]	; (800058c <__aeabi_d2uiz+0x38>)
 800055a:	0004      	movs	r4, r0
 800055c:	000d      	movs	r5, r1
 800055e:	f7ff ff7d 	bl	800045c <__aeabi_dcmpge>
 8000562:	2800      	cmp	r0, #0
 8000564:	d104      	bne.n	8000570 <__aeabi_d2uiz+0x1c>
 8000566:	0020      	movs	r0, r4
 8000568:	0029      	movs	r1, r5
 800056a:	f002 fcc5 	bl	8002ef8 <__aeabi_d2iz>
 800056e:	bd70      	pop	{r4, r5, r6, pc}
 8000570:	4b06      	ldr	r3, [pc, #24]	; (800058c <__aeabi_d2uiz+0x38>)
 8000572:	2200      	movs	r2, #0
 8000574:	0020      	movs	r0, r4
 8000576:	0029      	movs	r1, r5
 8000578:	f002 f976 	bl	8002868 <__aeabi_dsub>
 800057c:	f002 fcbc 	bl	8002ef8 <__aeabi_d2iz>
 8000580:	2380      	movs	r3, #128	; 0x80
 8000582:	061b      	lsls	r3, r3, #24
 8000584:	469c      	mov	ip, r3
 8000586:	4460      	add	r0, ip
 8000588:	e7f1      	b.n	800056e <__aeabi_d2uiz+0x1a>
 800058a:	46c0      	nop			; (mov r8, r8)
 800058c:	41e00000 	.word	0x41e00000

08000590 <__udivmoddi4>:
 8000590:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000592:	464f      	mov	r7, r9
 8000594:	4646      	mov	r6, r8
 8000596:	46d6      	mov	lr, sl
 8000598:	b5c0      	push	{r6, r7, lr}
 800059a:	0004      	movs	r4, r0
 800059c:	b082      	sub	sp, #8
 800059e:	000d      	movs	r5, r1
 80005a0:	4691      	mov	r9, r2
 80005a2:	4698      	mov	r8, r3
 80005a4:	428b      	cmp	r3, r1
 80005a6:	d82f      	bhi.n	8000608 <__udivmoddi4+0x78>
 80005a8:	d02c      	beq.n	8000604 <__udivmoddi4+0x74>
 80005aa:	4641      	mov	r1, r8
 80005ac:	4648      	mov	r0, r9
 80005ae:	f002 fd63 	bl	8003078 <__clzdi2>
 80005b2:	0029      	movs	r1, r5
 80005b4:	0006      	movs	r6, r0
 80005b6:	0020      	movs	r0, r4
 80005b8:	f002 fd5e 	bl	8003078 <__clzdi2>
 80005bc:	1a33      	subs	r3, r6, r0
 80005be:	469c      	mov	ip, r3
 80005c0:	3b20      	subs	r3, #32
 80005c2:	469a      	mov	sl, r3
 80005c4:	d500      	bpl.n	80005c8 <__udivmoddi4+0x38>
 80005c6:	e076      	b.n	80006b6 <__udivmoddi4+0x126>
 80005c8:	464b      	mov	r3, r9
 80005ca:	4652      	mov	r2, sl
 80005cc:	4093      	lsls	r3, r2
 80005ce:	001f      	movs	r7, r3
 80005d0:	464b      	mov	r3, r9
 80005d2:	4662      	mov	r2, ip
 80005d4:	4093      	lsls	r3, r2
 80005d6:	001e      	movs	r6, r3
 80005d8:	42af      	cmp	r7, r5
 80005da:	d828      	bhi.n	800062e <__udivmoddi4+0x9e>
 80005dc:	d025      	beq.n	800062a <__udivmoddi4+0x9a>
 80005de:	4653      	mov	r3, sl
 80005e0:	1ba4      	subs	r4, r4, r6
 80005e2:	41bd      	sbcs	r5, r7
 80005e4:	2b00      	cmp	r3, #0
 80005e6:	da00      	bge.n	80005ea <__udivmoddi4+0x5a>
 80005e8:	e07b      	b.n	80006e2 <__udivmoddi4+0x152>
 80005ea:	2200      	movs	r2, #0
 80005ec:	2300      	movs	r3, #0
 80005ee:	9200      	str	r2, [sp, #0]
 80005f0:	9301      	str	r3, [sp, #4]
 80005f2:	2301      	movs	r3, #1
 80005f4:	4652      	mov	r2, sl
 80005f6:	4093      	lsls	r3, r2
 80005f8:	9301      	str	r3, [sp, #4]
 80005fa:	2301      	movs	r3, #1
 80005fc:	4662      	mov	r2, ip
 80005fe:	4093      	lsls	r3, r2
 8000600:	9300      	str	r3, [sp, #0]
 8000602:	e018      	b.n	8000636 <__udivmoddi4+0xa6>
 8000604:	4282      	cmp	r2, r0
 8000606:	d9d0      	bls.n	80005aa <__udivmoddi4+0x1a>
 8000608:	2200      	movs	r2, #0
 800060a:	2300      	movs	r3, #0
 800060c:	9200      	str	r2, [sp, #0]
 800060e:	9301      	str	r3, [sp, #4]
 8000610:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8000612:	2b00      	cmp	r3, #0
 8000614:	d001      	beq.n	800061a <__udivmoddi4+0x8a>
 8000616:	601c      	str	r4, [r3, #0]
 8000618:	605d      	str	r5, [r3, #4]
 800061a:	9800      	ldr	r0, [sp, #0]
 800061c:	9901      	ldr	r1, [sp, #4]
 800061e:	b002      	add	sp, #8
 8000620:	bc1c      	pop	{r2, r3, r4}
 8000622:	4690      	mov	r8, r2
 8000624:	4699      	mov	r9, r3
 8000626:	46a2      	mov	sl, r4
 8000628:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800062a:	42a3      	cmp	r3, r4
 800062c:	d9d7      	bls.n	80005de <__udivmoddi4+0x4e>
 800062e:	2200      	movs	r2, #0
 8000630:	2300      	movs	r3, #0
 8000632:	9200      	str	r2, [sp, #0]
 8000634:	9301      	str	r3, [sp, #4]
 8000636:	4663      	mov	r3, ip
 8000638:	2b00      	cmp	r3, #0
 800063a:	d0e9      	beq.n	8000610 <__udivmoddi4+0x80>
 800063c:	07fb      	lsls	r3, r7, #31
 800063e:	4698      	mov	r8, r3
 8000640:	4641      	mov	r1, r8
 8000642:	0872      	lsrs	r2, r6, #1
 8000644:	430a      	orrs	r2, r1
 8000646:	087b      	lsrs	r3, r7, #1
 8000648:	4666      	mov	r6, ip
 800064a:	e00e      	b.n	800066a <__udivmoddi4+0xda>
 800064c:	42ab      	cmp	r3, r5
 800064e:	d101      	bne.n	8000654 <__udivmoddi4+0xc4>
 8000650:	42a2      	cmp	r2, r4
 8000652:	d80c      	bhi.n	800066e <__udivmoddi4+0xde>
 8000654:	1aa4      	subs	r4, r4, r2
 8000656:	419d      	sbcs	r5, r3
 8000658:	2001      	movs	r0, #1
 800065a:	1924      	adds	r4, r4, r4
 800065c:	416d      	adcs	r5, r5
 800065e:	2100      	movs	r1, #0
 8000660:	3e01      	subs	r6, #1
 8000662:	1824      	adds	r4, r4, r0
 8000664:	414d      	adcs	r5, r1
 8000666:	2e00      	cmp	r6, #0
 8000668:	d006      	beq.n	8000678 <__udivmoddi4+0xe8>
 800066a:	42ab      	cmp	r3, r5
 800066c:	d9ee      	bls.n	800064c <__udivmoddi4+0xbc>
 800066e:	3e01      	subs	r6, #1
 8000670:	1924      	adds	r4, r4, r4
 8000672:	416d      	adcs	r5, r5
 8000674:	2e00      	cmp	r6, #0
 8000676:	d1f8      	bne.n	800066a <__udivmoddi4+0xda>
 8000678:	9800      	ldr	r0, [sp, #0]
 800067a:	9901      	ldr	r1, [sp, #4]
 800067c:	4653      	mov	r3, sl
 800067e:	1900      	adds	r0, r0, r4
 8000680:	4169      	adcs	r1, r5
 8000682:	2b00      	cmp	r3, #0
 8000684:	db23      	blt.n	80006ce <__udivmoddi4+0x13e>
 8000686:	002b      	movs	r3, r5
 8000688:	4652      	mov	r2, sl
 800068a:	40d3      	lsrs	r3, r2
 800068c:	002a      	movs	r2, r5
 800068e:	4664      	mov	r4, ip
 8000690:	40e2      	lsrs	r2, r4
 8000692:	001c      	movs	r4, r3
 8000694:	4653      	mov	r3, sl
 8000696:	0015      	movs	r5, r2
 8000698:	2b00      	cmp	r3, #0
 800069a:	db2d      	blt.n	80006f8 <__udivmoddi4+0x168>
 800069c:	0026      	movs	r6, r4
 800069e:	4657      	mov	r7, sl
 80006a0:	40be      	lsls	r6, r7
 80006a2:	0033      	movs	r3, r6
 80006a4:	0026      	movs	r6, r4
 80006a6:	4667      	mov	r7, ip
 80006a8:	40be      	lsls	r6, r7
 80006aa:	0032      	movs	r2, r6
 80006ac:	1a80      	subs	r0, r0, r2
 80006ae:	4199      	sbcs	r1, r3
 80006b0:	9000      	str	r0, [sp, #0]
 80006b2:	9101      	str	r1, [sp, #4]
 80006b4:	e7ac      	b.n	8000610 <__udivmoddi4+0x80>
 80006b6:	4662      	mov	r2, ip
 80006b8:	2320      	movs	r3, #32
 80006ba:	1a9b      	subs	r3, r3, r2
 80006bc:	464a      	mov	r2, r9
 80006be:	40da      	lsrs	r2, r3
 80006c0:	4661      	mov	r1, ip
 80006c2:	0013      	movs	r3, r2
 80006c4:	4642      	mov	r2, r8
 80006c6:	408a      	lsls	r2, r1
 80006c8:	0017      	movs	r7, r2
 80006ca:	431f      	orrs	r7, r3
 80006cc:	e780      	b.n	80005d0 <__udivmoddi4+0x40>
 80006ce:	4662      	mov	r2, ip
 80006d0:	2320      	movs	r3, #32
 80006d2:	1a9b      	subs	r3, r3, r2
 80006d4:	002a      	movs	r2, r5
 80006d6:	4666      	mov	r6, ip
 80006d8:	409a      	lsls	r2, r3
 80006da:	0023      	movs	r3, r4
 80006dc:	40f3      	lsrs	r3, r6
 80006de:	4313      	orrs	r3, r2
 80006e0:	e7d4      	b.n	800068c <__udivmoddi4+0xfc>
 80006e2:	4662      	mov	r2, ip
 80006e4:	2320      	movs	r3, #32
 80006e6:	2100      	movs	r1, #0
 80006e8:	1a9b      	subs	r3, r3, r2
 80006ea:	2200      	movs	r2, #0
 80006ec:	9100      	str	r1, [sp, #0]
 80006ee:	9201      	str	r2, [sp, #4]
 80006f0:	2201      	movs	r2, #1
 80006f2:	40da      	lsrs	r2, r3
 80006f4:	9201      	str	r2, [sp, #4]
 80006f6:	e780      	b.n	80005fa <__udivmoddi4+0x6a>
 80006f8:	2320      	movs	r3, #32
 80006fa:	4662      	mov	r2, ip
 80006fc:	0026      	movs	r6, r4
 80006fe:	1a9b      	subs	r3, r3, r2
 8000700:	40de      	lsrs	r6, r3
 8000702:	002f      	movs	r7, r5
 8000704:	46b0      	mov	r8, r6
 8000706:	4666      	mov	r6, ip
 8000708:	40b7      	lsls	r7, r6
 800070a:	4646      	mov	r6, r8
 800070c:	003b      	movs	r3, r7
 800070e:	4333      	orrs	r3, r6
 8000710:	e7c8      	b.n	80006a4 <__udivmoddi4+0x114>
 8000712:	46c0      	nop			; (mov r8, r8)

08000714 <__aeabi_fadd>:
 8000714:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000716:	4647      	mov	r7, r8
 8000718:	46ce      	mov	lr, r9
 800071a:	0243      	lsls	r3, r0, #9
 800071c:	0a5b      	lsrs	r3, r3, #9
 800071e:	0044      	lsls	r4, r0, #1
 8000720:	0fc2      	lsrs	r2, r0, #31
 8000722:	469c      	mov	ip, r3
 8000724:	0048      	lsls	r0, r1, #1
 8000726:	00dd      	lsls	r5, r3, #3
 8000728:	024b      	lsls	r3, r1, #9
 800072a:	0e24      	lsrs	r4, r4, #24
 800072c:	0a5b      	lsrs	r3, r3, #9
 800072e:	0e00      	lsrs	r0, r0, #24
 8000730:	b580      	push	{r7, lr}
 8000732:	4698      	mov	r8, r3
 8000734:	0026      	movs	r6, r4
 8000736:	4691      	mov	r9, r2
 8000738:	0fc9      	lsrs	r1, r1, #31
 800073a:	00db      	lsls	r3, r3, #3
 800073c:	1a27      	subs	r7, r4, r0
 800073e:	428a      	cmp	r2, r1
 8000740:	d029      	beq.n	8000796 <__aeabi_fadd+0x82>
 8000742:	2f00      	cmp	r7, #0
 8000744:	dd15      	ble.n	8000772 <__aeabi_fadd+0x5e>
 8000746:	2800      	cmp	r0, #0
 8000748:	d14a      	bne.n	80007e0 <__aeabi_fadd+0xcc>
 800074a:	2b00      	cmp	r3, #0
 800074c:	d000      	beq.n	8000750 <__aeabi_fadd+0x3c>
 800074e:	e095      	b.n	800087c <__aeabi_fadd+0x168>
 8000750:	08ed      	lsrs	r5, r5, #3
 8000752:	2cff      	cmp	r4, #255	; 0xff
 8000754:	d100      	bne.n	8000758 <__aeabi_fadd+0x44>
 8000756:	e088      	b.n	800086a <__aeabi_fadd+0x156>
 8000758:	026b      	lsls	r3, r5, #9
 800075a:	0a5b      	lsrs	r3, r3, #9
 800075c:	b2e6      	uxtb	r6, r4
 800075e:	025b      	lsls	r3, r3, #9
 8000760:	05f6      	lsls	r6, r6, #23
 8000762:	0a58      	lsrs	r0, r3, #9
 8000764:	4330      	orrs	r0, r6
 8000766:	07d2      	lsls	r2, r2, #31
 8000768:	4310      	orrs	r0, r2
 800076a:	bc0c      	pop	{r2, r3}
 800076c:	4690      	mov	r8, r2
 800076e:	4699      	mov	r9, r3
 8000770:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000772:	2f00      	cmp	r7, #0
 8000774:	d000      	beq.n	8000778 <__aeabi_fadd+0x64>
 8000776:	e087      	b.n	8000888 <__aeabi_fadd+0x174>
 8000778:	1c60      	adds	r0, r4, #1
 800077a:	b2c0      	uxtb	r0, r0
 800077c:	2801      	cmp	r0, #1
 800077e:	dc00      	bgt.n	8000782 <__aeabi_fadd+0x6e>
 8000780:	e0b6      	b.n	80008f0 <__aeabi_fadd+0x1dc>
 8000782:	1aee      	subs	r6, r5, r3
 8000784:	0172      	lsls	r2, r6, #5
 8000786:	d500      	bpl.n	800078a <__aeabi_fadd+0x76>
 8000788:	e0c5      	b.n	8000916 <__aeabi_fadd+0x202>
 800078a:	2e00      	cmp	r6, #0
 800078c:	d13d      	bne.n	800080a <__aeabi_fadd+0xf6>
 800078e:	2200      	movs	r2, #0
 8000790:	2600      	movs	r6, #0
 8000792:	2300      	movs	r3, #0
 8000794:	e7e3      	b.n	800075e <__aeabi_fadd+0x4a>
 8000796:	2f00      	cmp	r7, #0
 8000798:	dc00      	bgt.n	800079c <__aeabi_fadd+0x88>
 800079a:	e096      	b.n	80008ca <__aeabi_fadd+0x1b6>
 800079c:	2800      	cmp	r0, #0
 800079e:	d05d      	beq.n	800085c <__aeabi_fadd+0x148>
 80007a0:	2cff      	cmp	r4, #255	; 0xff
 80007a2:	d060      	beq.n	8000866 <__aeabi_fadd+0x152>
 80007a4:	2280      	movs	r2, #128	; 0x80
 80007a6:	04d2      	lsls	r2, r2, #19
 80007a8:	4313      	orrs	r3, r2
 80007aa:	2f1b      	cmp	r7, #27
 80007ac:	dd00      	ble.n	80007b0 <__aeabi_fadd+0x9c>
 80007ae:	e0ec      	b.n	800098a <__aeabi_fadd+0x276>
 80007b0:	2220      	movs	r2, #32
 80007b2:	1bd2      	subs	r2, r2, r7
 80007b4:	0018      	movs	r0, r3
 80007b6:	4093      	lsls	r3, r2
 80007b8:	40f8      	lsrs	r0, r7
 80007ba:	1e5a      	subs	r2, r3, #1
 80007bc:	4193      	sbcs	r3, r2
 80007be:	4303      	orrs	r3, r0
 80007c0:	18ed      	adds	r5, r5, r3
 80007c2:	016b      	lsls	r3, r5, #5
 80007c4:	d57b      	bpl.n	80008be <__aeabi_fadd+0x1aa>
 80007c6:	3401      	adds	r4, #1
 80007c8:	2cff      	cmp	r4, #255	; 0xff
 80007ca:	d100      	bne.n	80007ce <__aeabi_fadd+0xba>
 80007cc:	e0b7      	b.n	800093e <__aeabi_fadd+0x22a>
 80007ce:	2201      	movs	r2, #1
 80007d0:	2607      	movs	r6, #7
 80007d2:	402a      	ands	r2, r5
 80007d4:	086b      	lsrs	r3, r5, #1
 80007d6:	4d9a      	ldr	r5, [pc, #616]	; (8000a40 <__aeabi_fadd+0x32c>)
 80007d8:	401d      	ands	r5, r3
 80007da:	4315      	orrs	r5, r2
 80007dc:	402e      	ands	r6, r5
 80007de:	e029      	b.n	8000834 <__aeabi_fadd+0x120>
 80007e0:	2cff      	cmp	r4, #255	; 0xff
 80007e2:	d0b5      	beq.n	8000750 <__aeabi_fadd+0x3c>
 80007e4:	2280      	movs	r2, #128	; 0x80
 80007e6:	04d2      	lsls	r2, r2, #19
 80007e8:	4313      	orrs	r3, r2
 80007ea:	2f1b      	cmp	r7, #27
 80007ec:	dd00      	ble.n	80007f0 <__aeabi_fadd+0xdc>
 80007ee:	e0b2      	b.n	8000956 <__aeabi_fadd+0x242>
 80007f0:	2220      	movs	r2, #32
 80007f2:	1bd2      	subs	r2, r2, r7
 80007f4:	0019      	movs	r1, r3
 80007f6:	4093      	lsls	r3, r2
 80007f8:	40f9      	lsrs	r1, r7
 80007fa:	1e5a      	subs	r2, r3, #1
 80007fc:	4193      	sbcs	r3, r2
 80007fe:	430b      	orrs	r3, r1
 8000800:	1aed      	subs	r5, r5, r3
 8000802:	016b      	lsls	r3, r5, #5
 8000804:	d55b      	bpl.n	80008be <__aeabi_fadd+0x1aa>
 8000806:	01ad      	lsls	r5, r5, #6
 8000808:	09ae      	lsrs	r6, r5, #6
 800080a:	0030      	movs	r0, r6
 800080c:	f002 fc16 	bl	800303c <__clzsi2>
 8000810:	3805      	subs	r0, #5
 8000812:	4086      	lsls	r6, r0
 8000814:	4284      	cmp	r4, r0
 8000816:	dc65      	bgt.n	80008e4 <__aeabi_fadd+0x1d0>
 8000818:	1b04      	subs	r4, r0, r4
 800081a:	0033      	movs	r3, r6
 800081c:	2020      	movs	r0, #32
 800081e:	3401      	adds	r4, #1
 8000820:	40e3      	lsrs	r3, r4
 8000822:	1b04      	subs	r4, r0, r4
 8000824:	40a6      	lsls	r6, r4
 8000826:	1e75      	subs	r5, r6, #1
 8000828:	41ae      	sbcs	r6, r5
 800082a:	4333      	orrs	r3, r6
 800082c:	2607      	movs	r6, #7
 800082e:	001d      	movs	r5, r3
 8000830:	2400      	movs	r4, #0
 8000832:	401e      	ands	r6, r3
 8000834:	2201      	movs	r2, #1
 8000836:	464b      	mov	r3, r9
 8000838:	401a      	ands	r2, r3
 800083a:	2e00      	cmp	r6, #0
 800083c:	d004      	beq.n	8000848 <__aeabi_fadd+0x134>
 800083e:	230f      	movs	r3, #15
 8000840:	402b      	ands	r3, r5
 8000842:	2b04      	cmp	r3, #4
 8000844:	d000      	beq.n	8000848 <__aeabi_fadd+0x134>
 8000846:	3504      	adds	r5, #4
 8000848:	016b      	lsls	r3, r5, #5
 800084a:	d400      	bmi.n	800084e <__aeabi_fadd+0x13a>
 800084c:	e780      	b.n	8000750 <__aeabi_fadd+0x3c>
 800084e:	3401      	adds	r4, #1
 8000850:	b2e6      	uxtb	r6, r4
 8000852:	2cff      	cmp	r4, #255	; 0xff
 8000854:	d12f      	bne.n	80008b6 <__aeabi_fadd+0x1a2>
 8000856:	26ff      	movs	r6, #255	; 0xff
 8000858:	2300      	movs	r3, #0
 800085a:	e780      	b.n	800075e <__aeabi_fadd+0x4a>
 800085c:	2b00      	cmp	r3, #0
 800085e:	d152      	bne.n	8000906 <__aeabi_fadd+0x1f2>
 8000860:	2cff      	cmp	r4, #255	; 0xff
 8000862:	d000      	beq.n	8000866 <__aeabi_fadd+0x152>
 8000864:	e774      	b.n	8000750 <__aeabi_fadd+0x3c>
 8000866:	000a      	movs	r2, r1
 8000868:	08ed      	lsrs	r5, r5, #3
 800086a:	2d00      	cmp	r5, #0
 800086c:	d0f3      	beq.n	8000856 <__aeabi_fadd+0x142>
 800086e:	2380      	movs	r3, #128	; 0x80
 8000870:	03db      	lsls	r3, r3, #15
 8000872:	432b      	orrs	r3, r5
 8000874:	025b      	lsls	r3, r3, #9
 8000876:	0a5b      	lsrs	r3, r3, #9
 8000878:	26ff      	movs	r6, #255	; 0xff
 800087a:	e770      	b.n	800075e <__aeabi_fadd+0x4a>
 800087c:	3f01      	subs	r7, #1
 800087e:	2f00      	cmp	r7, #0
 8000880:	d0be      	beq.n	8000800 <__aeabi_fadd+0xec>
 8000882:	2cff      	cmp	r4, #255	; 0xff
 8000884:	d1b1      	bne.n	80007ea <__aeabi_fadd+0xd6>
 8000886:	e763      	b.n	8000750 <__aeabi_fadd+0x3c>
 8000888:	2c00      	cmp	r4, #0
 800088a:	d047      	beq.n	800091c <__aeabi_fadd+0x208>
 800088c:	28ff      	cmp	r0, #255	; 0xff
 800088e:	d069      	beq.n	8000964 <__aeabi_fadd+0x250>
 8000890:	2480      	movs	r4, #128	; 0x80
 8000892:	04e4      	lsls	r4, r4, #19
 8000894:	427a      	negs	r2, r7
 8000896:	4325      	orrs	r5, r4
 8000898:	2a1b      	cmp	r2, #27
 800089a:	dd00      	ble.n	800089e <__aeabi_fadd+0x18a>
 800089c:	e0c5      	b.n	8000a2a <__aeabi_fadd+0x316>
 800089e:	002c      	movs	r4, r5
 80008a0:	2620      	movs	r6, #32
 80008a2:	40d4      	lsrs	r4, r2
 80008a4:	1ab2      	subs	r2, r6, r2
 80008a6:	4095      	lsls	r5, r2
 80008a8:	1e6a      	subs	r2, r5, #1
 80008aa:	4195      	sbcs	r5, r2
 80008ac:	4325      	orrs	r5, r4
 80008ae:	1b5d      	subs	r5, r3, r5
 80008b0:	0004      	movs	r4, r0
 80008b2:	4689      	mov	r9, r1
 80008b4:	e7a5      	b.n	8000802 <__aeabi_fadd+0xee>
 80008b6:	01ab      	lsls	r3, r5, #6
 80008b8:	0a5b      	lsrs	r3, r3, #9
 80008ba:	e750      	b.n	800075e <__aeabi_fadd+0x4a>
 80008bc:	2400      	movs	r4, #0
 80008be:	2201      	movs	r2, #1
 80008c0:	464b      	mov	r3, r9
 80008c2:	401a      	ands	r2, r3
 80008c4:	076b      	lsls	r3, r5, #29
 80008c6:	d1ba      	bne.n	800083e <__aeabi_fadd+0x12a>
 80008c8:	e742      	b.n	8000750 <__aeabi_fadd+0x3c>
 80008ca:	2f00      	cmp	r7, #0
 80008cc:	d13b      	bne.n	8000946 <__aeabi_fadd+0x232>
 80008ce:	3401      	adds	r4, #1
 80008d0:	b2e0      	uxtb	r0, r4
 80008d2:	2801      	cmp	r0, #1
 80008d4:	dd4a      	ble.n	800096c <__aeabi_fadd+0x258>
 80008d6:	2cff      	cmp	r4, #255	; 0xff
 80008d8:	d0bd      	beq.n	8000856 <__aeabi_fadd+0x142>
 80008da:	2607      	movs	r6, #7
 80008dc:	18ed      	adds	r5, r5, r3
 80008de:	086d      	lsrs	r5, r5, #1
 80008e0:	402e      	ands	r6, r5
 80008e2:	e7a7      	b.n	8000834 <__aeabi_fadd+0x120>
 80008e4:	2307      	movs	r3, #7
 80008e6:	4d57      	ldr	r5, [pc, #348]	; (8000a44 <__aeabi_fadd+0x330>)
 80008e8:	1a24      	subs	r4, r4, r0
 80008ea:	4035      	ands	r5, r6
 80008ec:	401e      	ands	r6, r3
 80008ee:	e7a1      	b.n	8000834 <__aeabi_fadd+0x120>
 80008f0:	2c00      	cmp	r4, #0
 80008f2:	d11b      	bne.n	800092c <__aeabi_fadd+0x218>
 80008f4:	2d00      	cmp	r5, #0
 80008f6:	d16e      	bne.n	80009d6 <__aeabi_fadd+0x2c2>
 80008f8:	2b00      	cmp	r3, #0
 80008fa:	d100      	bne.n	80008fe <__aeabi_fadd+0x1ea>
 80008fc:	e09a      	b.n	8000a34 <__aeabi_fadd+0x320>
 80008fe:	000a      	movs	r2, r1
 8000900:	001d      	movs	r5, r3
 8000902:	003c      	movs	r4, r7
 8000904:	e724      	b.n	8000750 <__aeabi_fadd+0x3c>
 8000906:	3f01      	subs	r7, #1
 8000908:	2f00      	cmp	r7, #0
 800090a:	d100      	bne.n	800090e <__aeabi_fadd+0x1fa>
 800090c:	e758      	b.n	80007c0 <__aeabi_fadd+0xac>
 800090e:	2cff      	cmp	r4, #255	; 0xff
 8000910:	d000      	beq.n	8000914 <__aeabi_fadd+0x200>
 8000912:	e74a      	b.n	80007aa <__aeabi_fadd+0x96>
 8000914:	e7a7      	b.n	8000866 <__aeabi_fadd+0x152>
 8000916:	1b5e      	subs	r6, r3, r5
 8000918:	4689      	mov	r9, r1
 800091a:	e776      	b.n	800080a <__aeabi_fadd+0xf6>
 800091c:	2d00      	cmp	r5, #0
 800091e:	d11c      	bne.n	800095a <__aeabi_fadd+0x246>
 8000920:	000a      	movs	r2, r1
 8000922:	28ff      	cmp	r0, #255	; 0xff
 8000924:	d01f      	beq.n	8000966 <__aeabi_fadd+0x252>
 8000926:	0004      	movs	r4, r0
 8000928:	001d      	movs	r5, r3
 800092a:	e711      	b.n	8000750 <__aeabi_fadd+0x3c>
 800092c:	2d00      	cmp	r5, #0
 800092e:	d15d      	bne.n	80009ec <__aeabi_fadd+0x2d8>
 8000930:	2b00      	cmp	r3, #0
 8000932:	d117      	bne.n	8000964 <__aeabi_fadd+0x250>
 8000934:	2380      	movs	r3, #128	; 0x80
 8000936:	2200      	movs	r2, #0
 8000938:	03db      	lsls	r3, r3, #15
 800093a:	26ff      	movs	r6, #255	; 0xff
 800093c:	e70f      	b.n	800075e <__aeabi_fadd+0x4a>
 800093e:	000a      	movs	r2, r1
 8000940:	26ff      	movs	r6, #255	; 0xff
 8000942:	2300      	movs	r3, #0
 8000944:	e70b      	b.n	800075e <__aeabi_fadd+0x4a>
 8000946:	2c00      	cmp	r4, #0
 8000948:	d121      	bne.n	800098e <__aeabi_fadd+0x27a>
 800094a:	2d00      	cmp	r5, #0
 800094c:	d166      	bne.n	8000a1c <__aeabi_fadd+0x308>
 800094e:	28ff      	cmp	r0, #255	; 0xff
 8000950:	d1e9      	bne.n	8000926 <__aeabi_fadd+0x212>
 8000952:	001d      	movs	r5, r3
 8000954:	e787      	b.n	8000866 <__aeabi_fadd+0x152>
 8000956:	2301      	movs	r3, #1
 8000958:	e752      	b.n	8000800 <__aeabi_fadd+0xec>
 800095a:	1c7a      	adds	r2, r7, #1
 800095c:	d0a7      	beq.n	80008ae <__aeabi_fadd+0x19a>
 800095e:	43fa      	mvns	r2, r7
 8000960:	28ff      	cmp	r0, #255	; 0xff
 8000962:	d199      	bne.n	8000898 <__aeabi_fadd+0x184>
 8000964:	000a      	movs	r2, r1
 8000966:	001d      	movs	r5, r3
 8000968:	24ff      	movs	r4, #255	; 0xff
 800096a:	e6f1      	b.n	8000750 <__aeabi_fadd+0x3c>
 800096c:	2e00      	cmp	r6, #0
 800096e:	d121      	bne.n	80009b4 <__aeabi_fadd+0x2a0>
 8000970:	2d00      	cmp	r5, #0
 8000972:	d04f      	beq.n	8000a14 <__aeabi_fadd+0x300>
 8000974:	2b00      	cmp	r3, #0
 8000976:	d04c      	beq.n	8000a12 <__aeabi_fadd+0x2fe>
 8000978:	18ed      	adds	r5, r5, r3
 800097a:	016b      	lsls	r3, r5, #5
 800097c:	d59e      	bpl.n	80008bc <__aeabi_fadd+0x1a8>
 800097e:	4b31      	ldr	r3, [pc, #196]	; (8000a44 <__aeabi_fadd+0x330>)
 8000980:	3607      	adds	r6, #7
 8000982:	402e      	ands	r6, r5
 8000984:	2401      	movs	r4, #1
 8000986:	401d      	ands	r5, r3
 8000988:	e754      	b.n	8000834 <__aeabi_fadd+0x120>
 800098a:	2301      	movs	r3, #1
 800098c:	e718      	b.n	80007c0 <__aeabi_fadd+0xac>
 800098e:	28ff      	cmp	r0, #255	; 0xff
 8000990:	d0df      	beq.n	8000952 <__aeabi_fadd+0x23e>
 8000992:	2480      	movs	r4, #128	; 0x80
 8000994:	04e4      	lsls	r4, r4, #19
 8000996:	427f      	negs	r7, r7
 8000998:	4325      	orrs	r5, r4
 800099a:	2f1b      	cmp	r7, #27
 800099c:	dc4d      	bgt.n	8000a3a <__aeabi_fadd+0x326>
 800099e:	2620      	movs	r6, #32
 80009a0:	1bf6      	subs	r6, r6, r7
 80009a2:	002c      	movs	r4, r5
 80009a4:	40b5      	lsls	r5, r6
 80009a6:	40fc      	lsrs	r4, r7
 80009a8:	1e6a      	subs	r2, r5, #1
 80009aa:	4195      	sbcs	r5, r2
 80009ac:	4325      	orrs	r5, r4
 80009ae:	18ed      	adds	r5, r5, r3
 80009b0:	0004      	movs	r4, r0
 80009b2:	e706      	b.n	80007c2 <__aeabi_fadd+0xae>
 80009b4:	2d00      	cmp	r5, #0
 80009b6:	d0cc      	beq.n	8000952 <__aeabi_fadd+0x23e>
 80009b8:	2b00      	cmp	r3, #0
 80009ba:	d100      	bne.n	80009be <__aeabi_fadd+0x2aa>
 80009bc:	e753      	b.n	8000866 <__aeabi_fadd+0x152>
 80009be:	2180      	movs	r1, #128	; 0x80
 80009c0:	4660      	mov	r0, ip
 80009c2:	03c9      	lsls	r1, r1, #15
 80009c4:	4208      	tst	r0, r1
 80009c6:	d003      	beq.n	80009d0 <__aeabi_fadd+0x2bc>
 80009c8:	4640      	mov	r0, r8
 80009ca:	4208      	tst	r0, r1
 80009cc:	d100      	bne.n	80009d0 <__aeabi_fadd+0x2bc>
 80009ce:	001d      	movs	r5, r3
 80009d0:	2101      	movs	r1, #1
 80009d2:	4011      	ands	r1, r2
 80009d4:	e747      	b.n	8000866 <__aeabi_fadd+0x152>
 80009d6:	2b00      	cmp	r3, #0
 80009d8:	d100      	bne.n	80009dc <__aeabi_fadd+0x2c8>
 80009da:	e6b9      	b.n	8000750 <__aeabi_fadd+0x3c>
 80009dc:	1aea      	subs	r2, r5, r3
 80009de:	0150      	lsls	r0, r2, #5
 80009e0:	d525      	bpl.n	8000a2e <__aeabi_fadd+0x31a>
 80009e2:	2607      	movs	r6, #7
 80009e4:	1b5d      	subs	r5, r3, r5
 80009e6:	402e      	ands	r6, r5
 80009e8:	4689      	mov	r9, r1
 80009ea:	e723      	b.n	8000834 <__aeabi_fadd+0x120>
 80009ec:	24ff      	movs	r4, #255	; 0xff
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	d100      	bne.n	80009f4 <__aeabi_fadd+0x2e0>
 80009f2:	e6ad      	b.n	8000750 <__aeabi_fadd+0x3c>
 80009f4:	2280      	movs	r2, #128	; 0x80
 80009f6:	4660      	mov	r0, ip
 80009f8:	03d2      	lsls	r2, r2, #15
 80009fa:	4210      	tst	r0, r2
 80009fc:	d004      	beq.n	8000a08 <__aeabi_fadd+0x2f4>
 80009fe:	4640      	mov	r0, r8
 8000a00:	4210      	tst	r0, r2
 8000a02:	d101      	bne.n	8000a08 <__aeabi_fadd+0x2f4>
 8000a04:	001d      	movs	r5, r3
 8000a06:	4689      	mov	r9, r1
 8000a08:	2201      	movs	r2, #1
 8000a0a:	464b      	mov	r3, r9
 8000a0c:	24ff      	movs	r4, #255	; 0xff
 8000a0e:	401a      	ands	r2, r3
 8000a10:	e69e      	b.n	8000750 <__aeabi_fadd+0x3c>
 8000a12:	002b      	movs	r3, r5
 8000a14:	08dd      	lsrs	r5, r3, #3
 8000a16:	000a      	movs	r2, r1
 8000a18:	2400      	movs	r4, #0
 8000a1a:	e69d      	b.n	8000758 <__aeabi_fadd+0x44>
 8000a1c:	1c7a      	adds	r2, r7, #1
 8000a1e:	d0c6      	beq.n	80009ae <__aeabi_fadd+0x29a>
 8000a20:	43ff      	mvns	r7, r7
 8000a22:	28ff      	cmp	r0, #255	; 0xff
 8000a24:	d1b9      	bne.n	800099a <__aeabi_fadd+0x286>
 8000a26:	001d      	movs	r5, r3
 8000a28:	e71d      	b.n	8000866 <__aeabi_fadd+0x152>
 8000a2a:	2501      	movs	r5, #1
 8000a2c:	e73f      	b.n	80008ae <__aeabi_fadd+0x19a>
 8000a2e:	1e15      	subs	r5, r2, #0
 8000a30:	d000      	beq.n	8000a34 <__aeabi_fadd+0x320>
 8000a32:	e744      	b.n	80008be <__aeabi_fadd+0x1aa>
 8000a34:	2200      	movs	r2, #0
 8000a36:	2300      	movs	r3, #0
 8000a38:	e691      	b.n	800075e <__aeabi_fadd+0x4a>
 8000a3a:	2501      	movs	r5, #1
 8000a3c:	e7b7      	b.n	80009ae <__aeabi_fadd+0x29a>
 8000a3e:	46c0      	nop			; (mov r8, r8)
 8000a40:	7dffffff 	.word	0x7dffffff
 8000a44:	fbffffff 	.word	0xfbffffff

08000a48 <__aeabi_fdiv>:
 8000a48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000a4a:	4657      	mov	r7, sl
 8000a4c:	464e      	mov	r6, r9
 8000a4e:	4645      	mov	r5, r8
 8000a50:	46de      	mov	lr, fp
 8000a52:	0244      	lsls	r4, r0, #9
 8000a54:	b5e0      	push	{r5, r6, r7, lr}
 8000a56:	0046      	lsls	r6, r0, #1
 8000a58:	4688      	mov	r8, r1
 8000a5a:	0a64      	lsrs	r4, r4, #9
 8000a5c:	0e36      	lsrs	r6, r6, #24
 8000a5e:	0fc7      	lsrs	r7, r0, #31
 8000a60:	2e00      	cmp	r6, #0
 8000a62:	d063      	beq.n	8000b2c <__aeabi_fdiv+0xe4>
 8000a64:	2eff      	cmp	r6, #255	; 0xff
 8000a66:	d024      	beq.n	8000ab2 <__aeabi_fdiv+0x6a>
 8000a68:	2380      	movs	r3, #128	; 0x80
 8000a6a:	00e4      	lsls	r4, r4, #3
 8000a6c:	04db      	lsls	r3, r3, #19
 8000a6e:	431c      	orrs	r4, r3
 8000a70:	2300      	movs	r3, #0
 8000a72:	4699      	mov	r9, r3
 8000a74:	469b      	mov	fp, r3
 8000a76:	3e7f      	subs	r6, #127	; 0x7f
 8000a78:	4643      	mov	r3, r8
 8000a7a:	4642      	mov	r2, r8
 8000a7c:	025d      	lsls	r5, r3, #9
 8000a7e:	0fd2      	lsrs	r2, r2, #31
 8000a80:	005b      	lsls	r3, r3, #1
 8000a82:	0a6d      	lsrs	r5, r5, #9
 8000a84:	0e1b      	lsrs	r3, r3, #24
 8000a86:	4690      	mov	r8, r2
 8000a88:	4692      	mov	sl, r2
 8000a8a:	d065      	beq.n	8000b58 <__aeabi_fdiv+0x110>
 8000a8c:	2bff      	cmp	r3, #255	; 0xff
 8000a8e:	d055      	beq.n	8000b3c <__aeabi_fdiv+0xf4>
 8000a90:	2280      	movs	r2, #128	; 0x80
 8000a92:	2100      	movs	r1, #0
 8000a94:	00ed      	lsls	r5, r5, #3
 8000a96:	04d2      	lsls	r2, r2, #19
 8000a98:	3b7f      	subs	r3, #127	; 0x7f
 8000a9a:	4315      	orrs	r5, r2
 8000a9c:	1af6      	subs	r6, r6, r3
 8000a9e:	4643      	mov	r3, r8
 8000aa0:	464a      	mov	r2, r9
 8000aa2:	407b      	eors	r3, r7
 8000aa4:	2a0f      	cmp	r2, #15
 8000aa6:	d900      	bls.n	8000aaa <__aeabi_fdiv+0x62>
 8000aa8:	e08d      	b.n	8000bc6 <__aeabi_fdiv+0x17e>
 8000aaa:	486d      	ldr	r0, [pc, #436]	; (8000c60 <__aeabi_fdiv+0x218>)
 8000aac:	0092      	lsls	r2, r2, #2
 8000aae:	5882      	ldr	r2, [r0, r2]
 8000ab0:	4697      	mov	pc, r2
 8000ab2:	2c00      	cmp	r4, #0
 8000ab4:	d154      	bne.n	8000b60 <__aeabi_fdiv+0x118>
 8000ab6:	2308      	movs	r3, #8
 8000ab8:	4699      	mov	r9, r3
 8000aba:	3b06      	subs	r3, #6
 8000abc:	26ff      	movs	r6, #255	; 0xff
 8000abe:	469b      	mov	fp, r3
 8000ac0:	e7da      	b.n	8000a78 <__aeabi_fdiv+0x30>
 8000ac2:	2500      	movs	r5, #0
 8000ac4:	4653      	mov	r3, sl
 8000ac6:	2902      	cmp	r1, #2
 8000ac8:	d01b      	beq.n	8000b02 <__aeabi_fdiv+0xba>
 8000aca:	2903      	cmp	r1, #3
 8000acc:	d100      	bne.n	8000ad0 <__aeabi_fdiv+0x88>
 8000ace:	e0bf      	b.n	8000c50 <__aeabi_fdiv+0x208>
 8000ad0:	2901      	cmp	r1, #1
 8000ad2:	d028      	beq.n	8000b26 <__aeabi_fdiv+0xde>
 8000ad4:	0030      	movs	r0, r6
 8000ad6:	307f      	adds	r0, #127	; 0x7f
 8000ad8:	2800      	cmp	r0, #0
 8000ada:	dd20      	ble.n	8000b1e <__aeabi_fdiv+0xd6>
 8000adc:	076a      	lsls	r2, r5, #29
 8000ade:	d004      	beq.n	8000aea <__aeabi_fdiv+0xa2>
 8000ae0:	220f      	movs	r2, #15
 8000ae2:	402a      	ands	r2, r5
 8000ae4:	2a04      	cmp	r2, #4
 8000ae6:	d000      	beq.n	8000aea <__aeabi_fdiv+0xa2>
 8000ae8:	3504      	adds	r5, #4
 8000aea:	012a      	lsls	r2, r5, #4
 8000aec:	d503      	bpl.n	8000af6 <__aeabi_fdiv+0xae>
 8000aee:	0030      	movs	r0, r6
 8000af0:	4a5c      	ldr	r2, [pc, #368]	; (8000c64 <__aeabi_fdiv+0x21c>)
 8000af2:	3080      	adds	r0, #128	; 0x80
 8000af4:	4015      	ands	r5, r2
 8000af6:	28fe      	cmp	r0, #254	; 0xfe
 8000af8:	dc03      	bgt.n	8000b02 <__aeabi_fdiv+0xba>
 8000afa:	01ac      	lsls	r4, r5, #6
 8000afc:	0a64      	lsrs	r4, r4, #9
 8000afe:	b2c2      	uxtb	r2, r0
 8000b00:	e001      	b.n	8000b06 <__aeabi_fdiv+0xbe>
 8000b02:	22ff      	movs	r2, #255	; 0xff
 8000b04:	2400      	movs	r4, #0
 8000b06:	0264      	lsls	r4, r4, #9
 8000b08:	05d2      	lsls	r2, r2, #23
 8000b0a:	0a60      	lsrs	r0, r4, #9
 8000b0c:	07db      	lsls	r3, r3, #31
 8000b0e:	4310      	orrs	r0, r2
 8000b10:	4318      	orrs	r0, r3
 8000b12:	bc3c      	pop	{r2, r3, r4, r5}
 8000b14:	4690      	mov	r8, r2
 8000b16:	4699      	mov	r9, r3
 8000b18:	46a2      	mov	sl, r4
 8000b1a:	46ab      	mov	fp, r5
 8000b1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000b1e:	2201      	movs	r2, #1
 8000b20:	1a10      	subs	r0, r2, r0
 8000b22:	281b      	cmp	r0, #27
 8000b24:	dd7c      	ble.n	8000c20 <__aeabi_fdiv+0x1d8>
 8000b26:	2200      	movs	r2, #0
 8000b28:	2400      	movs	r4, #0
 8000b2a:	e7ec      	b.n	8000b06 <__aeabi_fdiv+0xbe>
 8000b2c:	2c00      	cmp	r4, #0
 8000b2e:	d11d      	bne.n	8000b6c <__aeabi_fdiv+0x124>
 8000b30:	2304      	movs	r3, #4
 8000b32:	4699      	mov	r9, r3
 8000b34:	3b03      	subs	r3, #3
 8000b36:	2600      	movs	r6, #0
 8000b38:	469b      	mov	fp, r3
 8000b3a:	e79d      	b.n	8000a78 <__aeabi_fdiv+0x30>
 8000b3c:	3eff      	subs	r6, #255	; 0xff
 8000b3e:	2d00      	cmp	r5, #0
 8000b40:	d120      	bne.n	8000b84 <__aeabi_fdiv+0x13c>
 8000b42:	2102      	movs	r1, #2
 8000b44:	4643      	mov	r3, r8
 8000b46:	464a      	mov	r2, r9
 8000b48:	407b      	eors	r3, r7
 8000b4a:	430a      	orrs	r2, r1
 8000b4c:	2a0f      	cmp	r2, #15
 8000b4e:	d8d8      	bhi.n	8000b02 <__aeabi_fdiv+0xba>
 8000b50:	4845      	ldr	r0, [pc, #276]	; (8000c68 <__aeabi_fdiv+0x220>)
 8000b52:	0092      	lsls	r2, r2, #2
 8000b54:	5882      	ldr	r2, [r0, r2]
 8000b56:	4697      	mov	pc, r2
 8000b58:	2d00      	cmp	r5, #0
 8000b5a:	d119      	bne.n	8000b90 <__aeabi_fdiv+0x148>
 8000b5c:	2101      	movs	r1, #1
 8000b5e:	e7f1      	b.n	8000b44 <__aeabi_fdiv+0xfc>
 8000b60:	230c      	movs	r3, #12
 8000b62:	4699      	mov	r9, r3
 8000b64:	3b09      	subs	r3, #9
 8000b66:	26ff      	movs	r6, #255	; 0xff
 8000b68:	469b      	mov	fp, r3
 8000b6a:	e785      	b.n	8000a78 <__aeabi_fdiv+0x30>
 8000b6c:	0020      	movs	r0, r4
 8000b6e:	f002 fa65 	bl	800303c <__clzsi2>
 8000b72:	2676      	movs	r6, #118	; 0x76
 8000b74:	1f43      	subs	r3, r0, #5
 8000b76:	409c      	lsls	r4, r3
 8000b78:	2300      	movs	r3, #0
 8000b7a:	4276      	negs	r6, r6
 8000b7c:	1a36      	subs	r6, r6, r0
 8000b7e:	4699      	mov	r9, r3
 8000b80:	469b      	mov	fp, r3
 8000b82:	e779      	b.n	8000a78 <__aeabi_fdiv+0x30>
 8000b84:	464a      	mov	r2, r9
 8000b86:	2303      	movs	r3, #3
 8000b88:	431a      	orrs	r2, r3
 8000b8a:	4691      	mov	r9, r2
 8000b8c:	2103      	movs	r1, #3
 8000b8e:	e786      	b.n	8000a9e <__aeabi_fdiv+0x56>
 8000b90:	0028      	movs	r0, r5
 8000b92:	f002 fa53 	bl	800303c <__clzsi2>
 8000b96:	1f43      	subs	r3, r0, #5
 8000b98:	1836      	adds	r6, r6, r0
 8000b9a:	409d      	lsls	r5, r3
 8000b9c:	3676      	adds	r6, #118	; 0x76
 8000b9e:	2100      	movs	r1, #0
 8000ba0:	e77d      	b.n	8000a9e <__aeabi_fdiv+0x56>
 8000ba2:	2480      	movs	r4, #128	; 0x80
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	03e4      	lsls	r4, r4, #15
 8000ba8:	22ff      	movs	r2, #255	; 0xff
 8000baa:	e7ac      	b.n	8000b06 <__aeabi_fdiv+0xbe>
 8000bac:	2500      	movs	r5, #0
 8000bae:	2380      	movs	r3, #128	; 0x80
 8000bb0:	03db      	lsls	r3, r3, #15
 8000bb2:	421c      	tst	r4, r3
 8000bb4:	d028      	beq.n	8000c08 <__aeabi_fdiv+0x1c0>
 8000bb6:	421d      	tst	r5, r3
 8000bb8:	d126      	bne.n	8000c08 <__aeabi_fdiv+0x1c0>
 8000bba:	432b      	orrs	r3, r5
 8000bbc:	025c      	lsls	r4, r3, #9
 8000bbe:	0a64      	lsrs	r4, r4, #9
 8000bc0:	4643      	mov	r3, r8
 8000bc2:	22ff      	movs	r2, #255	; 0xff
 8000bc4:	e79f      	b.n	8000b06 <__aeabi_fdiv+0xbe>
 8000bc6:	0162      	lsls	r2, r4, #5
 8000bc8:	016c      	lsls	r4, r5, #5
 8000bca:	42a2      	cmp	r2, r4
 8000bcc:	d224      	bcs.n	8000c18 <__aeabi_fdiv+0x1d0>
 8000bce:	211b      	movs	r1, #27
 8000bd0:	2500      	movs	r5, #0
 8000bd2:	3e01      	subs	r6, #1
 8000bd4:	2701      	movs	r7, #1
 8000bd6:	0010      	movs	r0, r2
 8000bd8:	006d      	lsls	r5, r5, #1
 8000bda:	0052      	lsls	r2, r2, #1
 8000bdc:	2800      	cmp	r0, #0
 8000bde:	db01      	blt.n	8000be4 <__aeabi_fdiv+0x19c>
 8000be0:	4294      	cmp	r4, r2
 8000be2:	d801      	bhi.n	8000be8 <__aeabi_fdiv+0x1a0>
 8000be4:	1b12      	subs	r2, r2, r4
 8000be6:	433d      	orrs	r5, r7
 8000be8:	3901      	subs	r1, #1
 8000bea:	2900      	cmp	r1, #0
 8000bec:	d1f3      	bne.n	8000bd6 <__aeabi_fdiv+0x18e>
 8000bee:	0014      	movs	r4, r2
 8000bf0:	1e62      	subs	r2, r4, #1
 8000bf2:	4194      	sbcs	r4, r2
 8000bf4:	4325      	orrs	r5, r4
 8000bf6:	e76d      	b.n	8000ad4 <__aeabi_fdiv+0x8c>
 8000bf8:	46ba      	mov	sl, r7
 8000bfa:	4659      	mov	r1, fp
 8000bfc:	0025      	movs	r5, r4
 8000bfe:	4653      	mov	r3, sl
 8000c00:	2902      	cmp	r1, #2
 8000c02:	d000      	beq.n	8000c06 <__aeabi_fdiv+0x1be>
 8000c04:	e761      	b.n	8000aca <__aeabi_fdiv+0x82>
 8000c06:	e77c      	b.n	8000b02 <__aeabi_fdiv+0xba>
 8000c08:	2380      	movs	r3, #128	; 0x80
 8000c0a:	03db      	lsls	r3, r3, #15
 8000c0c:	431c      	orrs	r4, r3
 8000c0e:	0264      	lsls	r4, r4, #9
 8000c10:	0a64      	lsrs	r4, r4, #9
 8000c12:	003b      	movs	r3, r7
 8000c14:	22ff      	movs	r2, #255	; 0xff
 8000c16:	e776      	b.n	8000b06 <__aeabi_fdiv+0xbe>
 8000c18:	1b12      	subs	r2, r2, r4
 8000c1a:	211a      	movs	r1, #26
 8000c1c:	2501      	movs	r5, #1
 8000c1e:	e7d9      	b.n	8000bd4 <__aeabi_fdiv+0x18c>
 8000c20:	369e      	adds	r6, #158	; 0x9e
 8000c22:	002a      	movs	r2, r5
 8000c24:	40b5      	lsls	r5, r6
 8000c26:	002c      	movs	r4, r5
 8000c28:	40c2      	lsrs	r2, r0
 8000c2a:	1e65      	subs	r5, r4, #1
 8000c2c:	41ac      	sbcs	r4, r5
 8000c2e:	4314      	orrs	r4, r2
 8000c30:	0762      	lsls	r2, r4, #29
 8000c32:	d004      	beq.n	8000c3e <__aeabi_fdiv+0x1f6>
 8000c34:	220f      	movs	r2, #15
 8000c36:	4022      	ands	r2, r4
 8000c38:	2a04      	cmp	r2, #4
 8000c3a:	d000      	beq.n	8000c3e <__aeabi_fdiv+0x1f6>
 8000c3c:	3404      	adds	r4, #4
 8000c3e:	0162      	lsls	r2, r4, #5
 8000c40:	d403      	bmi.n	8000c4a <__aeabi_fdiv+0x202>
 8000c42:	01a4      	lsls	r4, r4, #6
 8000c44:	0a64      	lsrs	r4, r4, #9
 8000c46:	2200      	movs	r2, #0
 8000c48:	e75d      	b.n	8000b06 <__aeabi_fdiv+0xbe>
 8000c4a:	2201      	movs	r2, #1
 8000c4c:	2400      	movs	r4, #0
 8000c4e:	e75a      	b.n	8000b06 <__aeabi_fdiv+0xbe>
 8000c50:	2480      	movs	r4, #128	; 0x80
 8000c52:	03e4      	lsls	r4, r4, #15
 8000c54:	432c      	orrs	r4, r5
 8000c56:	0264      	lsls	r4, r4, #9
 8000c58:	0a64      	lsrs	r4, r4, #9
 8000c5a:	22ff      	movs	r2, #255	; 0xff
 8000c5c:	e753      	b.n	8000b06 <__aeabi_fdiv+0xbe>
 8000c5e:	46c0      	nop			; (mov r8, r8)
 8000c60:	0800b10c 	.word	0x0800b10c
 8000c64:	f7ffffff 	.word	0xf7ffffff
 8000c68:	0800b14c 	.word	0x0800b14c

08000c6c <__eqsf2>:
 8000c6c:	b570      	push	{r4, r5, r6, lr}
 8000c6e:	0042      	lsls	r2, r0, #1
 8000c70:	024e      	lsls	r6, r1, #9
 8000c72:	004c      	lsls	r4, r1, #1
 8000c74:	0245      	lsls	r5, r0, #9
 8000c76:	0a6d      	lsrs	r5, r5, #9
 8000c78:	0e12      	lsrs	r2, r2, #24
 8000c7a:	0fc3      	lsrs	r3, r0, #31
 8000c7c:	0a76      	lsrs	r6, r6, #9
 8000c7e:	0e24      	lsrs	r4, r4, #24
 8000c80:	0fc9      	lsrs	r1, r1, #31
 8000c82:	2aff      	cmp	r2, #255	; 0xff
 8000c84:	d00f      	beq.n	8000ca6 <__eqsf2+0x3a>
 8000c86:	2cff      	cmp	r4, #255	; 0xff
 8000c88:	d011      	beq.n	8000cae <__eqsf2+0x42>
 8000c8a:	2001      	movs	r0, #1
 8000c8c:	42a2      	cmp	r2, r4
 8000c8e:	d000      	beq.n	8000c92 <__eqsf2+0x26>
 8000c90:	bd70      	pop	{r4, r5, r6, pc}
 8000c92:	42b5      	cmp	r5, r6
 8000c94:	d1fc      	bne.n	8000c90 <__eqsf2+0x24>
 8000c96:	428b      	cmp	r3, r1
 8000c98:	d00d      	beq.n	8000cb6 <__eqsf2+0x4a>
 8000c9a:	2a00      	cmp	r2, #0
 8000c9c:	d1f8      	bne.n	8000c90 <__eqsf2+0x24>
 8000c9e:	0028      	movs	r0, r5
 8000ca0:	1e45      	subs	r5, r0, #1
 8000ca2:	41a8      	sbcs	r0, r5
 8000ca4:	e7f4      	b.n	8000c90 <__eqsf2+0x24>
 8000ca6:	2001      	movs	r0, #1
 8000ca8:	2d00      	cmp	r5, #0
 8000caa:	d1f1      	bne.n	8000c90 <__eqsf2+0x24>
 8000cac:	e7eb      	b.n	8000c86 <__eqsf2+0x1a>
 8000cae:	2001      	movs	r0, #1
 8000cb0:	2e00      	cmp	r6, #0
 8000cb2:	d1ed      	bne.n	8000c90 <__eqsf2+0x24>
 8000cb4:	e7e9      	b.n	8000c8a <__eqsf2+0x1e>
 8000cb6:	2000      	movs	r0, #0
 8000cb8:	e7ea      	b.n	8000c90 <__eqsf2+0x24>
 8000cba:	46c0      	nop			; (mov r8, r8)

08000cbc <__gesf2>:
 8000cbc:	b570      	push	{r4, r5, r6, lr}
 8000cbe:	004a      	lsls	r2, r1, #1
 8000cc0:	024e      	lsls	r6, r1, #9
 8000cc2:	0245      	lsls	r5, r0, #9
 8000cc4:	0044      	lsls	r4, r0, #1
 8000cc6:	0a6d      	lsrs	r5, r5, #9
 8000cc8:	0e24      	lsrs	r4, r4, #24
 8000cca:	0fc3      	lsrs	r3, r0, #31
 8000ccc:	0a76      	lsrs	r6, r6, #9
 8000cce:	0e12      	lsrs	r2, r2, #24
 8000cd0:	0fc9      	lsrs	r1, r1, #31
 8000cd2:	2cff      	cmp	r4, #255	; 0xff
 8000cd4:	d015      	beq.n	8000d02 <__gesf2+0x46>
 8000cd6:	2aff      	cmp	r2, #255	; 0xff
 8000cd8:	d00e      	beq.n	8000cf8 <__gesf2+0x3c>
 8000cda:	2c00      	cmp	r4, #0
 8000cdc:	d115      	bne.n	8000d0a <__gesf2+0x4e>
 8000cde:	2a00      	cmp	r2, #0
 8000ce0:	d101      	bne.n	8000ce6 <__gesf2+0x2a>
 8000ce2:	2e00      	cmp	r6, #0
 8000ce4:	d01c      	beq.n	8000d20 <__gesf2+0x64>
 8000ce6:	2d00      	cmp	r5, #0
 8000ce8:	d014      	beq.n	8000d14 <__gesf2+0x58>
 8000cea:	428b      	cmp	r3, r1
 8000cec:	d027      	beq.n	8000d3e <__gesf2+0x82>
 8000cee:	2002      	movs	r0, #2
 8000cf0:	3b01      	subs	r3, #1
 8000cf2:	4018      	ands	r0, r3
 8000cf4:	3801      	subs	r0, #1
 8000cf6:	bd70      	pop	{r4, r5, r6, pc}
 8000cf8:	2e00      	cmp	r6, #0
 8000cfa:	d0ee      	beq.n	8000cda <__gesf2+0x1e>
 8000cfc:	2002      	movs	r0, #2
 8000cfe:	4240      	negs	r0, r0
 8000d00:	e7f9      	b.n	8000cf6 <__gesf2+0x3a>
 8000d02:	2d00      	cmp	r5, #0
 8000d04:	d1fa      	bne.n	8000cfc <__gesf2+0x40>
 8000d06:	2aff      	cmp	r2, #255	; 0xff
 8000d08:	d00e      	beq.n	8000d28 <__gesf2+0x6c>
 8000d0a:	2a00      	cmp	r2, #0
 8000d0c:	d10e      	bne.n	8000d2c <__gesf2+0x70>
 8000d0e:	2e00      	cmp	r6, #0
 8000d10:	d0ed      	beq.n	8000cee <__gesf2+0x32>
 8000d12:	e00b      	b.n	8000d2c <__gesf2+0x70>
 8000d14:	2301      	movs	r3, #1
 8000d16:	3901      	subs	r1, #1
 8000d18:	4399      	bics	r1, r3
 8000d1a:	0008      	movs	r0, r1
 8000d1c:	3001      	adds	r0, #1
 8000d1e:	e7ea      	b.n	8000cf6 <__gesf2+0x3a>
 8000d20:	2000      	movs	r0, #0
 8000d22:	2d00      	cmp	r5, #0
 8000d24:	d0e7      	beq.n	8000cf6 <__gesf2+0x3a>
 8000d26:	e7e2      	b.n	8000cee <__gesf2+0x32>
 8000d28:	2e00      	cmp	r6, #0
 8000d2a:	d1e7      	bne.n	8000cfc <__gesf2+0x40>
 8000d2c:	428b      	cmp	r3, r1
 8000d2e:	d1de      	bne.n	8000cee <__gesf2+0x32>
 8000d30:	4294      	cmp	r4, r2
 8000d32:	dd05      	ble.n	8000d40 <__gesf2+0x84>
 8000d34:	2102      	movs	r1, #2
 8000d36:	1e58      	subs	r0, r3, #1
 8000d38:	4008      	ands	r0, r1
 8000d3a:	3801      	subs	r0, #1
 8000d3c:	e7db      	b.n	8000cf6 <__gesf2+0x3a>
 8000d3e:	2400      	movs	r4, #0
 8000d40:	42a2      	cmp	r2, r4
 8000d42:	dc04      	bgt.n	8000d4e <__gesf2+0x92>
 8000d44:	42b5      	cmp	r5, r6
 8000d46:	d8d2      	bhi.n	8000cee <__gesf2+0x32>
 8000d48:	2000      	movs	r0, #0
 8000d4a:	42b5      	cmp	r5, r6
 8000d4c:	d2d3      	bcs.n	8000cf6 <__gesf2+0x3a>
 8000d4e:	1e58      	subs	r0, r3, #1
 8000d50:	2301      	movs	r3, #1
 8000d52:	4398      	bics	r0, r3
 8000d54:	3001      	adds	r0, #1
 8000d56:	e7ce      	b.n	8000cf6 <__gesf2+0x3a>

08000d58 <__lesf2>:
 8000d58:	b530      	push	{r4, r5, lr}
 8000d5a:	0042      	lsls	r2, r0, #1
 8000d5c:	0244      	lsls	r4, r0, #9
 8000d5e:	024d      	lsls	r5, r1, #9
 8000d60:	0fc3      	lsrs	r3, r0, #31
 8000d62:	0048      	lsls	r0, r1, #1
 8000d64:	0a64      	lsrs	r4, r4, #9
 8000d66:	0e12      	lsrs	r2, r2, #24
 8000d68:	0a6d      	lsrs	r5, r5, #9
 8000d6a:	0e00      	lsrs	r0, r0, #24
 8000d6c:	0fc9      	lsrs	r1, r1, #31
 8000d6e:	2aff      	cmp	r2, #255	; 0xff
 8000d70:	d012      	beq.n	8000d98 <__lesf2+0x40>
 8000d72:	28ff      	cmp	r0, #255	; 0xff
 8000d74:	d00c      	beq.n	8000d90 <__lesf2+0x38>
 8000d76:	2a00      	cmp	r2, #0
 8000d78:	d112      	bne.n	8000da0 <__lesf2+0x48>
 8000d7a:	2800      	cmp	r0, #0
 8000d7c:	d119      	bne.n	8000db2 <__lesf2+0x5a>
 8000d7e:	2d00      	cmp	r5, #0
 8000d80:	d117      	bne.n	8000db2 <__lesf2+0x5a>
 8000d82:	2c00      	cmp	r4, #0
 8000d84:	d02b      	beq.n	8000dde <__lesf2+0x86>
 8000d86:	2002      	movs	r0, #2
 8000d88:	3b01      	subs	r3, #1
 8000d8a:	4018      	ands	r0, r3
 8000d8c:	3801      	subs	r0, #1
 8000d8e:	e026      	b.n	8000dde <__lesf2+0x86>
 8000d90:	2d00      	cmp	r5, #0
 8000d92:	d0f0      	beq.n	8000d76 <__lesf2+0x1e>
 8000d94:	2002      	movs	r0, #2
 8000d96:	e022      	b.n	8000dde <__lesf2+0x86>
 8000d98:	2c00      	cmp	r4, #0
 8000d9a:	d1fb      	bne.n	8000d94 <__lesf2+0x3c>
 8000d9c:	28ff      	cmp	r0, #255	; 0xff
 8000d9e:	d01f      	beq.n	8000de0 <__lesf2+0x88>
 8000da0:	2800      	cmp	r0, #0
 8000da2:	d11f      	bne.n	8000de4 <__lesf2+0x8c>
 8000da4:	2d00      	cmp	r5, #0
 8000da6:	d11d      	bne.n	8000de4 <__lesf2+0x8c>
 8000da8:	2002      	movs	r0, #2
 8000daa:	3b01      	subs	r3, #1
 8000dac:	4018      	ands	r0, r3
 8000dae:	3801      	subs	r0, #1
 8000db0:	e015      	b.n	8000dde <__lesf2+0x86>
 8000db2:	2c00      	cmp	r4, #0
 8000db4:	d00e      	beq.n	8000dd4 <__lesf2+0x7c>
 8000db6:	428b      	cmp	r3, r1
 8000db8:	d1e5      	bne.n	8000d86 <__lesf2+0x2e>
 8000dba:	2200      	movs	r2, #0
 8000dbc:	4290      	cmp	r0, r2
 8000dbe:	dc04      	bgt.n	8000dca <__lesf2+0x72>
 8000dc0:	42ac      	cmp	r4, r5
 8000dc2:	d8e0      	bhi.n	8000d86 <__lesf2+0x2e>
 8000dc4:	2000      	movs	r0, #0
 8000dc6:	42ac      	cmp	r4, r5
 8000dc8:	d209      	bcs.n	8000dde <__lesf2+0x86>
 8000dca:	1e58      	subs	r0, r3, #1
 8000dcc:	2301      	movs	r3, #1
 8000dce:	4398      	bics	r0, r3
 8000dd0:	3001      	adds	r0, #1
 8000dd2:	e004      	b.n	8000dde <__lesf2+0x86>
 8000dd4:	2301      	movs	r3, #1
 8000dd6:	3901      	subs	r1, #1
 8000dd8:	4399      	bics	r1, r3
 8000dda:	0008      	movs	r0, r1
 8000ddc:	3001      	adds	r0, #1
 8000dde:	bd30      	pop	{r4, r5, pc}
 8000de0:	2d00      	cmp	r5, #0
 8000de2:	d1d7      	bne.n	8000d94 <__lesf2+0x3c>
 8000de4:	428b      	cmp	r3, r1
 8000de6:	d1ce      	bne.n	8000d86 <__lesf2+0x2e>
 8000de8:	4282      	cmp	r2, r0
 8000dea:	dde7      	ble.n	8000dbc <__lesf2+0x64>
 8000dec:	2102      	movs	r1, #2
 8000dee:	1e58      	subs	r0, r3, #1
 8000df0:	4008      	ands	r0, r1
 8000df2:	3801      	subs	r0, #1
 8000df4:	e7f3      	b.n	8000dde <__lesf2+0x86>
 8000df6:	46c0      	nop			; (mov r8, r8)

08000df8 <__aeabi_fmul>:
 8000df8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000dfa:	464e      	mov	r6, r9
 8000dfc:	4657      	mov	r7, sl
 8000dfe:	4645      	mov	r5, r8
 8000e00:	46de      	mov	lr, fp
 8000e02:	b5e0      	push	{r5, r6, r7, lr}
 8000e04:	0243      	lsls	r3, r0, #9
 8000e06:	0a5b      	lsrs	r3, r3, #9
 8000e08:	0045      	lsls	r5, r0, #1
 8000e0a:	b083      	sub	sp, #12
 8000e0c:	1c0f      	adds	r7, r1, #0
 8000e0e:	4699      	mov	r9, r3
 8000e10:	0e2d      	lsrs	r5, r5, #24
 8000e12:	0fc6      	lsrs	r6, r0, #31
 8000e14:	2d00      	cmp	r5, #0
 8000e16:	d057      	beq.n	8000ec8 <__aeabi_fmul+0xd0>
 8000e18:	2dff      	cmp	r5, #255	; 0xff
 8000e1a:	d024      	beq.n	8000e66 <__aeabi_fmul+0x6e>
 8000e1c:	2080      	movs	r0, #128	; 0x80
 8000e1e:	00db      	lsls	r3, r3, #3
 8000e20:	04c0      	lsls	r0, r0, #19
 8000e22:	4318      	orrs	r0, r3
 8000e24:	2300      	movs	r3, #0
 8000e26:	4681      	mov	r9, r0
 8000e28:	469a      	mov	sl, r3
 8000e2a:	469b      	mov	fp, r3
 8000e2c:	3d7f      	subs	r5, #127	; 0x7f
 8000e2e:	027c      	lsls	r4, r7, #9
 8000e30:	007a      	lsls	r2, r7, #1
 8000e32:	0ffb      	lsrs	r3, r7, #31
 8000e34:	0a64      	lsrs	r4, r4, #9
 8000e36:	0e12      	lsrs	r2, r2, #24
 8000e38:	4698      	mov	r8, r3
 8000e3a:	d023      	beq.n	8000e84 <__aeabi_fmul+0x8c>
 8000e3c:	2aff      	cmp	r2, #255	; 0xff
 8000e3e:	d04b      	beq.n	8000ed8 <__aeabi_fmul+0xe0>
 8000e40:	00e3      	lsls	r3, r4, #3
 8000e42:	2480      	movs	r4, #128	; 0x80
 8000e44:	2000      	movs	r0, #0
 8000e46:	04e4      	lsls	r4, r4, #19
 8000e48:	3a7f      	subs	r2, #127	; 0x7f
 8000e4a:	431c      	orrs	r4, r3
 8000e4c:	18ad      	adds	r5, r5, r2
 8000e4e:	1c6b      	adds	r3, r5, #1
 8000e50:	4647      	mov	r7, r8
 8000e52:	9301      	str	r3, [sp, #4]
 8000e54:	4653      	mov	r3, sl
 8000e56:	4077      	eors	r7, r6
 8000e58:	003a      	movs	r2, r7
 8000e5a:	2b0f      	cmp	r3, #15
 8000e5c:	d848      	bhi.n	8000ef0 <__aeabi_fmul+0xf8>
 8000e5e:	497d      	ldr	r1, [pc, #500]	; (8001054 <__aeabi_fmul+0x25c>)
 8000e60:	009b      	lsls	r3, r3, #2
 8000e62:	58cb      	ldr	r3, [r1, r3]
 8000e64:	469f      	mov	pc, r3
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d000      	beq.n	8000e6c <__aeabi_fmul+0x74>
 8000e6a:	e085      	b.n	8000f78 <__aeabi_fmul+0x180>
 8000e6c:	3308      	adds	r3, #8
 8000e6e:	469a      	mov	sl, r3
 8000e70:	3b06      	subs	r3, #6
 8000e72:	469b      	mov	fp, r3
 8000e74:	027c      	lsls	r4, r7, #9
 8000e76:	007a      	lsls	r2, r7, #1
 8000e78:	0ffb      	lsrs	r3, r7, #31
 8000e7a:	25ff      	movs	r5, #255	; 0xff
 8000e7c:	0a64      	lsrs	r4, r4, #9
 8000e7e:	0e12      	lsrs	r2, r2, #24
 8000e80:	4698      	mov	r8, r3
 8000e82:	d1db      	bne.n	8000e3c <__aeabi_fmul+0x44>
 8000e84:	2c00      	cmp	r4, #0
 8000e86:	d000      	beq.n	8000e8a <__aeabi_fmul+0x92>
 8000e88:	e090      	b.n	8000fac <__aeabi_fmul+0x1b4>
 8000e8a:	4652      	mov	r2, sl
 8000e8c:	2301      	movs	r3, #1
 8000e8e:	431a      	orrs	r2, r3
 8000e90:	4692      	mov	sl, r2
 8000e92:	2001      	movs	r0, #1
 8000e94:	e7db      	b.n	8000e4e <__aeabi_fmul+0x56>
 8000e96:	464c      	mov	r4, r9
 8000e98:	4658      	mov	r0, fp
 8000e9a:	0017      	movs	r7, r2
 8000e9c:	2802      	cmp	r0, #2
 8000e9e:	d024      	beq.n	8000eea <__aeabi_fmul+0xf2>
 8000ea0:	2803      	cmp	r0, #3
 8000ea2:	d100      	bne.n	8000ea6 <__aeabi_fmul+0xae>
 8000ea4:	e0cf      	b.n	8001046 <__aeabi_fmul+0x24e>
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	2300      	movs	r3, #0
 8000eaa:	2801      	cmp	r0, #1
 8000eac:	d14d      	bne.n	8000f4a <__aeabi_fmul+0x152>
 8000eae:	0258      	lsls	r0, r3, #9
 8000eb0:	05d2      	lsls	r2, r2, #23
 8000eb2:	0a40      	lsrs	r0, r0, #9
 8000eb4:	07ff      	lsls	r7, r7, #31
 8000eb6:	4310      	orrs	r0, r2
 8000eb8:	4338      	orrs	r0, r7
 8000eba:	b003      	add	sp, #12
 8000ebc:	bc3c      	pop	{r2, r3, r4, r5}
 8000ebe:	4690      	mov	r8, r2
 8000ec0:	4699      	mov	r9, r3
 8000ec2:	46a2      	mov	sl, r4
 8000ec4:	46ab      	mov	fp, r5
 8000ec6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d15b      	bne.n	8000f84 <__aeabi_fmul+0x18c>
 8000ecc:	2304      	movs	r3, #4
 8000ece:	469a      	mov	sl, r3
 8000ed0:	3b03      	subs	r3, #3
 8000ed2:	2500      	movs	r5, #0
 8000ed4:	469b      	mov	fp, r3
 8000ed6:	e7aa      	b.n	8000e2e <__aeabi_fmul+0x36>
 8000ed8:	35ff      	adds	r5, #255	; 0xff
 8000eda:	2c00      	cmp	r4, #0
 8000edc:	d160      	bne.n	8000fa0 <__aeabi_fmul+0x1a8>
 8000ede:	4652      	mov	r2, sl
 8000ee0:	2302      	movs	r3, #2
 8000ee2:	431a      	orrs	r2, r3
 8000ee4:	4692      	mov	sl, r2
 8000ee6:	2002      	movs	r0, #2
 8000ee8:	e7b1      	b.n	8000e4e <__aeabi_fmul+0x56>
 8000eea:	22ff      	movs	r2, #255	; 0xff
 8000eec:	2300      	movs	r3, #0
 8000eee:	e7de      	b.n	8000eae <__aeabi_fmul+0xb6>
 8000ef0:	464b      	mov	r3, r9
 8000ef2:	0c1b      	lsrs	r3, r3, #16
 8000ef4:	469c      	mov	ip, r3
 8000ef6:	464b      	mov	r3, r9
 8000ef8:	0426      	lsls	r6, r4, #16
 8000efa:	0c36      	lsrs	r6, r6, #16
 8000efc:	0418      	lsls	r0, r3, #16
 8000efe:	4661      	mov	r1, ip
 8000f00:	0033      	movs	r3, r6
 8000f02:	0c22      	lsrs	r2, r4, #16
 8000f04:	4664      	mov	r4, ip
 8000f06:	0c00      	lsrs	r0, r0, #16
 8000f08:	4343      	muls	r3, r0
 8000f0a:	434e      	muls	r6, r1
 8000f0c:	4350      	muls	r0, r2
 8000f0e:	4354      	muls	r4, r2
 8000f10:	1980      	adds	r0, r0, r6
 8000f12:	0c1a      	lsrs	r2, r3, #16
 8000f14:	1812      	adds	r2, r2, r0
 8000f16:	4296      	cmp	r6, r2
 8000f18:	d903      	bls.n	8000f22 <__aeabi_fmul+0x12a>
 8000f1a:	2180      	movs	r1, #128	; 0x80
 8000f1c:	0249      	lsls	r1, r1, #9
 8000f1e:	468c      	mov	ip, r1
 8000f20:	4464      	add	r4, ip
 8000f22:	041b      	lsls	r3, r3, #16
 8000f24:	0c1b      	lsrs	r3, r3, #16
 8000f26:	0410      	lsls	r0, r2, #16
 8000f28:	18c0      	adds	r0, r0, r3
 8000f2a:	0183      	lsls	r3, r0, #6
 8000f2c:	1e5e      	subs	r6, r3, #1
 8000f2e:	41b3      	sbcs	r3, r6
 8000f30:	0e80      	lsrs	r0, r0, #26
 8000f32:	4318      	orrs	r0, r3
 8000f34:	0c13      	lsrs	r3, r2, #16
 8000f36:	191b      	adds	r3, r3, r4
 8000f38:	019b      	lsls	r3, r3, #6
 8000f3a:	4303      	orrs	r3, r0
 8000f3c:	001c      	movs	r4, r3
 8000f3e:	0123      	lsls	r3, r4, #4
 8000f40:	d579      	bpl.n	8001036 <__aeabi_fmul+0x23e>
 8000f42:	2301      	movs	r3, #1
 8000f44:	0862      	lsrs	r2, r4, #1
 8000f46:	401c      	ands	r4, r3
 8000f48:	4314      	orrs	r4, r2
 8000f4a:	9a01      	ldr	r2, [sp, #4]
 8000f4c:	327f      	adds	r2, #127	; 0x7f
 8000f4e:	2a00      	cmp	r2, #0
 8000f50:	dd4d      	ble.n	8000fee <__aeabi_fmul+0x1f6>
 8000f52:	0763      	lsls	r3, r4, #29
 8000f54:	d004      	beq.n	8000f60 <__aeabi_fmul+0x168>
 8000f56:	230f      	movs	r3, #15
 8000f58:	4023      	ands	r3, r4
 8000f5a:	2b04      	cmp	r3, #4
 8000f5c:	d000      	beq.n	8000f60 <__aeabi_fmul+0x168>
 8000f5e:	3404      	adds	r4, #4
 8000f60:	0123      	lsls	r3, r4, #4
 8000f62:	d503      	bpl.n	8000f6c <__aeabi_fmul+0x174>
 8000f64:	4b3c      	ldr	r3, [pc, #240]	; (8001058 <__aeabi_fmul+0x260>)
 8000f66:	9a01      	ldr	r2, [sp, #4]
 8000f68:	401c      	ands	r4, r3
 8000f6a:	3280      	adds	r2, #128	; 0x80
 8000f6c:	2afe      	cmp	r2, #254	; 0xfe
 8000f6e:	dcbc      	bgt.n	8000eea <__aeabi_fmul+0xf2>
 8000f70:	01a3      	lsls	r3, r4, #6
 8000f72:	0a5b      	lsrs	r3, r3, #9
 8000f74:	b2d2      	uxtb	r2, r2
 8000f76:	e79a      	b.n	8000eae <__aeabi_fmul+0xb6>
 8000f78:	230c      	movs	r3, #12
 8000f7a:	469a      	mov	sl, r3
 8000f7c:	3b09      	subs	r3, #9
 8000f7e:	25ff      	movs	r5, #255	; 0xff
 8000f80:	469b      	mov	fp, r3
 8000f82:	e754      	b.n	8000e2e <__aeabi_fmul+0x36>
 8000f84:	0018      	movs	r0, r3
 8000f86:	f002 f859 	bl	800303c <__clzsi2>
 8000f8a:	464a      	mov	r2, r9
 8000f8c:	1f43      	subs	r3, r0, #5
 8000f8e:	2576      	movs	r5, #118	; 0x76
 8000f90:	409a      	lsls	r2, r3
 8000f92:	2300      	movs	r3, #0
 8000f94:	426d      	negs	r5, r5
 8000f96:	4691      	mov	r9, r2
 8000f98:	1a2d      	subs	r5, r5, r0
 8000f9a:	469a      	mov	sl, r3
 8000f9c:	469b      	mov	fp, r3
 8000f9e:	e746      	b.n	8000e2e <__aeabi_fmul+0x36>
 8000fa0:	4652      	mov	r2, sl
 8000fa2:	2303      	movs	r3, #3
 8000fa4:	431a      	orrs	r2, r3
 8000fa6:	4692      	mov	sl, r2
 8000fa8:	2003      	movs	r0, #3
 8000faa:	e750      	b.n	8000e4e <__aeabi_fmul+0x56>
 8000fac:	0020      	movs	r0, r4
 8000fae:	f002 f845 	bl	800303c <__clzsi2>
 8000fb2:	1f43      	subs	r3, r0, #5
 8000fb4:	1a2d      	subs	r5, r5, r0
 8000fb6:	409c      	lsls	r4, r3
 8000fb8:	3d76      	subs	r5, #118	; 0x76
 8000fba:	2000      	movs	r0, #0
 8000fbc:	e747      	b.n	8000e4e <__aeabi_fmul+0x56>
 8000fbe:	2380      	movs	r3, #128	; 0x80
 8000fc0:	2700      	movs	r7, #0
 8000fc2:	03db      	lsls	r3, r3, #15
 8000fc4:	22ff      	movs	r2, #255	; 0xff
 8000fc6:	e772      	b.n	8000eae <__aeabi_fmul+0xb6>
 8000fc8:	4642      	mov	r2, r8
 8000fca:	e766      	b.n	8000e9a <__aeabi_fmul+0xa2>
 8000fcc:	464c      	mov	r4, r9
 8000fce:	0032      	movs	r2, r6
 8000fd0:	4658      	mov	r0, fp
 8000fd2:	e762      	b.n	8000e9a <__aeabi_fmul+0xa2>
 8000fd4:	2380      	movs	r3, #128	; 0x80
 8000fd6:	464a      	mov	r2, r9
 8000fd8:	03db      	lsls	r3, r3, #15
 8000fda:	421a      	tst	r2, r3
 8000fdc:	d022      	beq.n	8001024 <__aeabi_fmul+0x22c>
 8000fde:	421c      	tst	r4, r3
 8000fe0:	d120      	bne.n	8001024 <__aeabi_fmul+0x22c>
 8000fe2:	4323      	orrs	r3, r4
 8000fe4:	025b      	lsls	r3, r3, #9
 8000fe6:	0a5b      	lsrs	r3, r3, #9
 8000fe8:	4647      	mov	r7, r8
 8000fea:	22ff      	movs	r2, #255	; 0xff
 8000fec:	e75f      	b.n	8000eae <__aeabi_fmul+0xb6>
 8000fee:	2301      	movs	r3, #1
 8000ff0:	1a9a      	subs	r2, r3, r2
 8000ff2:	2a1b      	cmp	r2, #27
 8000ff4:	dc21      	bgt.n	800103a <__aeabi_fmul+0x242>
 8000ff6:	0023      	movs	r3, r4
 8000ff8:	9901      	ldr	r1, [sp, #4]
 8000ffa:	40d3      	lsrs	r3, r2
 8000ffc:	319e      	adds	r1, #158	; 0x9e
 8000ffe:	408c      	lsls	r4, r1
 8001000:	001a      	movs	r2, r3
 8001002:	0023      	movs	r3, r4
 8001004:	1e5c      	subs	r4, r3, #1
 8001006:	41a3      	sbcs	r3, r4
 8001008:	4313      	orrs	r3, r2
 800100a:	075a      	lsls	r2, r3, #29
 800100c:	d004      	beq.n	8001018 <__aeabi_fmul+0x220>
 800100e:	220f      	movs	r2, #15
 8001010:	401a      	ands	r2, r3
 8001012:	2a04      	cmp	r2, #4
 8001014:	d000      	beq.n	8001018 <__aeabi_fmul+0x220>
 8001016:	3304      	adds	r3, #4
 8001018:	015a      	lsls	r2, r3, #5
 800101a:	d411      	bmi.n	8001040 <__aeabi_fmul+0x248>
 800101c:	019b      	lsls	r3, r3, #6
 800101e:	0a5b      	lsrs	r3, r3, #9
 8001020:	2200      	movs	r2, #0
 8001022:	e744      	b.n	8000eae <__aeabi_fmul+0xb6>
 8001024:	2380      	movs	r3, #128	; 0x80
 8001026:	464a      	mov	r2, r9
 8001028:	03db      	lsls	r3, r3, #15
 800102a:	4313      	orrs	r3, r2
 800102c:	025b      	lsls	r3, r3, #9
 800102e:	0a5b      	lsrs	r3, r3, #9
 8001030:	0037      	movs	r7, r6
 8001032:	22ff      	movs	r2, #255	; 0xff
 8001034:	e73b      	b.n	8000eae <__aeabi_fmul+0xb6>
 8001036:	9501      	str	r5, [sp, #4]
 8001038:	e787      	b.n	8000f4a <__aeabi_fmul+0x152>
 800103a:	2200      	movs	r2, #0
 800103c:	2300      	movs	r3, #0
 800103e:	e736      	b.n	8000eae <__aeabi_fmul+0xb6>
 8001040:	2201      	movs	r2, #1
 8001042:	2300      	movs	r3, #0
 8001044:	e733      	b.n	8000eae <__aeabi_fmul+0xb6>
 8001046:	2380      	movs	r3, #128	; 0x80
 8001048:	03db      	lsls	r3, r3, #15
 800104a:	4323      	orrs	r3, r4
 800104c:	025b      	lsls	r3, r3, #9
 800104e:	0a5b      	lsrs	r3, r3, #9
 8001050:	22ff      	movs	r2, #255	; 0xff
 8001052:	e72c      	b.n	8000eae <__aeabi_fmul+0xb6>
 8001054:	0800b18c 	.word	0x0800b18c
 8001058:	f7ffffff 	.word	0xf7ffffff

0800105c <__aeabi_fsub>:
 800105c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800105e:	4647      	mov	r7, r8
 8001060:	46ce      	mov	lr, r9
 8001062:	0044      	lsls	r4, r0, #1
 8001064:	0fc2      	lsrs	r2, r0, #31
 8001066:	b580      	push	{r7, lr}
 8001068:	0247      	lsls	r7, r0, #9
 800106a:	0248      	lsls	r0, r1, #9
 800106c:	0a40      	lsrs	r0, r0, #9
 800106e:	4684      	mov	ip, r0
 8001070:	4666      	mov	r6, ip
 8001072:	0048      	lsls	r0, r1, #1
 8001074:	0a7f      	lsrs	r7, r7, #9
 8001076:	0e24      	lsrs	r4, r4, #24
 8001078:	00f6      	lsls	r6, r6, #3
 800107a:	0025      	movs	r5, r4
 800107c:	4690      	mov	r8, r2
 800107e:	00fb      	lsls	r3, r7, #3
 8001080:	0e00      	lsrs	r0, r0, #24
 8001082:	0fc9      	lsrs	r1, r1, #31
 8001084:	46b1      	mov	r9, r6
 8001086:	28ff      	cmp	r0, #255	; 0xff
 8001088:	d100      	bne.n	800108c <__aeabi_fsub+0x30>
 800108a:	e085      	b.n	8001198 <__aeabi_fsub+0x13c>
 800108c:	2601      	movs	r6, #1
 800108e:	4071      	eors	r1, r6
 8001090:	1a26      	subs	r6, r4, r0
 8001092:	4291      	cmp	r1, r2
 8001094:	d057      	beq.n	8001146 <__aeabi_fsub+0xea>
 8001096:	2e00      	cmp	r6, #0
 8001098:	dd43      	ble.n	8001122 <__aeabi_fsub+0xc6>
 800109a:	2800      	cmp	r0, #0
 800109c:	d000      	beq.n	80010a0 <__aeabi_fsub+0x44>
 800109e:	e07f      	b.n	80011a0 <__aeabi_fsub+0x144>
 80010a0:	4649      	mov	r1, r9
 80010a2:	2900      	cmp	r1, #0
 80010a4:	d100      	bne.n	80010a8 <__aeabi_fsub+0x4c>
 80010a6:	e0aa      	b.n	80011fe <__aeabi_fsub+0x1a2>
 80010a8:	3e01      	subs	r6, #1
 80010aa:	2e00      	cmp	r6, #0
 80010ac:	d000      	beq.n	80010b0 <__aeabi_fsub+0x54>
 80010ae:	e0f7      	b.n	80012a0 <__aeabi_fsub+0x244>
 80010b0:	1a5b      	subs	r3, r3, r1
 80010b2:	015a      	lsls	r2, r3, #5
 80010b4:	d400      	bmi.n	80010b8 <__aeabi_fsub+0x5c>
 80010b6:	e08b      	b.n	80011d0 <__aeabi_fsub+0x174>
 80010b8:	019b      	lsls	r3, r3, #6
 80010ba:	099c      	lsrs	r4, r3, #6
 80010bc:	0020      	movs	r0, r4
 80010be:	f001 ffbd 	bl	800303c <__clzsi2>
 80010c2:	3805      	subs	r0, #5
 80010c4:	4084      	lsls	r4, r0
 80010c6:	4285      	cmp	r5, r0
 80010c8:	dd00      	ble.n	80010cc <__aeabi_fsub+0x70>
 80010ca:	e0d3      	b.n	8001274 <__aeabi_fsub+0x218>
 80010cc:	1b45      	subs	r5, r0, r5
 80010ce:	0023      	movs	r3, r4
 80010d0:	2020      	movs	r0, #32
 80010d2:	3501      	adds	r5, #1
 80010d4:	40eb      	lsrs	r3, r5
 80010d6:	1b45      	subs	r5, r0, r5
 80010d8:	40ac      	lsls	r4, r5
 80010da:	1e62      	subs	r2, r4, #1
 80010dc:	4194      	sbcs	r4, r2
 80010de:	4323      	orrs	r3, r4
 80010e0:	2407      	movs	r4, #7
 80010e2:	2500      	movs	r5, #0
 80010e4:	401c      	ands	r4, r3
 80010e6:	2201      	movs	r2, #1
 80010e8:	4641      	mov	r1, r8
 80010ea:	400a      	ands	r2, r1
 80010ec:	2c00      	cmp	r4, #0
 80010ee:	d004      	beq.n	80010fa <__aeabi_fsub+0x9e>
 80010f0:	210f      	movs	r1, #15
 80010f2:	4019      	ands	r1, r3
 80010f4:	2904      	cmp	r1, #4
 80010f6:	d000      	beq.n	80010fa <__aeabi_fsub+0x9e>
 80010f8:	3304      	adds	r3, #4
 80010fa:	0159      	lsls	r1, r3, #5
 80010fc:	d400      	bmi.n	8001100 <__aeabi_fsub+0xa4>
 80010fe:	e080      	b.n	8001202 <__aeabi_fsub+0x1a6>
 8001100:	3501      	adds	r5, #1
 8001102:	b2ec      	uxtb	r4, r5
 8001104:	2dff      	cmp	r5, #255	; 0xff
 8001106:	d000      	beq.n	800110a <__aeabi_fsub+0xae>
 8001108:	e0a3      	b.n	8001252 <__aeabi_fsub+0x1f6>
 800110a:	24ff      	movs	r4, #255	; 0xff
 800110c:	2300      	movs	r3, #0
 800110e:	025b      	lsls	r3, r3, #9
 8001110:	05e4      	lsls	r4, r4, #23
 8001112:	0a58      	lsrs	r0, r3, #9
 8001114:	07d2      	lsls	r2, r2, #31
 8001116:	4320      	orrs	r0, r4
 8001118:	4310      	orrs	r0, r2
 800111a:	bc0c      	pop	{r2, r3}
 800111c:	4690      	mov	r8, r2
 800111e:	4699      	mov	r9, r3
 8001120:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001122:	2e00      	cmp	r6, #0
 8001124:	d174      	bne.n	8001210 <__aeabi_fsub+0x1b4>
 8001126:	1c60      	adds	r0, r4, #1
 8001128:	b2c0      	uxtb	r0, r0
 800112a:	2801      	cmp	r0, #1
 800112c:	dc00      	bgt.n	8001130 <__aeabi_fsub+0xd4>
 800112e:	e0a7      	b.n	8001280 <__aeabi_fsub+0x224>
 8001130:	464a      	mov	r2, r9
 8001132:	1a9c      	subs	r4, r3, r2
 8001134:	0162      	lsls	r2, r4, #5
 8001136:	d500      	bpl.n	800113a <__aeabi_fsub+0xde>
 8001138:	e0b6      	b.n	80012a8 <__aeabi_fsub+0x24c>
 800113a:	2c00      	cmp	r4, #0
 800113c:	d1be      	bne.n	80010bc <__aeabi_fsub+0x60>
 800113e:	2200      	movs	r2, #0
 8001140:	2400      	movs	r4, #0
 8001142:	2300      	movs	r3, #0
 8001144:	e7e3      	b.n	800110e <__aeabi_fsub+0xb2>
 8001146:	2e00      	cmp	r6, #0
 8001148:	dc00      	bgt.n	800114c <__aeabi_fsub+0xf0>
 800114a:	e085      	b.n	8001258 <__aeabi_fsub+0x1fc>
 800114c:	2800      	cmp	r0, #0
 800114e:	d046      	beq.n	80011de <__aeabi_fsub+0x182>
 8001150:	2cff      	cmp	r4, #255	; 0xff
 8001152:	d049      	beq.n	80011e8 <__aeabi_fsub+0x18c>
 8001154:	2280      	movs	r2, #128	; 0x80
 8001156:	4648      	mov	r0, r9
 8001158:	04d2      	lsls	r2, r2, #19
 800115a:	4310      	orrs	r0, r2
 800115c:	4681      	mov	r9, r0
 800115e:	2201      	movs	r2, #1
 8001160:	2e1b      	cmp	r6, #27
 8001162:	dc09      	bgt.n	8001178 <__aeabi_fsub+0x11c>
 8001164:	2020      	movs	r0, #32
 8001166:	464c      	mov	r4, r9
 8001168:	1b80      	subs	r0, r0, r6
 800116a:	4084      	lsls	r4, r0
 800116c:	464a      	mov	r2, r9
 800116e:	0020      	movs	r0, r4
 8001170:	40f2      	lsrs	r2, r6
 8001172:	1e44      	subs	r4, r0, #1
 8001174:	41a0      	sbcs	r0, r4
 8001176:	4302      	orrs	r2, r0
 8001178:	189b      	adds	r3, r3, r2
 800117a:	015a      	lsls	r2, r3, #5
 800117c:	d528      	bpl.n	80011d0 <__aeabi_fsub+0x174>
 800117e:	3501      	adds	r5, #1
 8001180:	2dff      	cmp	r5, #255	; 0xff
 8001182:	d100      	bne.n	8001186 <__aeabi_fsub+0x12a>
 8001184:	e0a8      	b.n	80012d8 <__aeabi_fsub+0x27c>
 8001186:	2201      	movs	r2, #1
 8001188:	2407      	movs	r4, #7
 800118a:	4994      	ldr	r1, [pc, #592]	; (80013dc <__aeabi_fsub+0x380>)
 800118c:	401a      	ands	r2, r3
 800118e:	085b      	lsrs	r3, r3, #1
 8001190:	400b      	ands	r3, r1
 8001192:	4313      	orrs	r3, r2
 8001194:	401c      	ands	r4, r3
 8001196:	e7a6      	b.n	80010e6 <__aeabi_fsub+0x8a>
 8001198:	2e00      	cmp	r6, #0
 800119a:	d000      	beq.n	800119e <__aeabi_fsub+0x142>
 800119c:	e778      	b.n	8001090 <__aeabi_fsub+0x34>
 800119e:	e775      	b.n	800108c <__aeabi_fsub+0x30>
 80011a0:	2cff      	cmp	r4, #255	; 0xff
 80011a2:	d054      	beq.n	800124e <__aeabi_fsub+0x1f2>
 80011a4:	2280      	movs	r2, #128	; 0x80
 80011a6:	4649      	mov	r1, r9
 80011a8:	04d2      	lsls	r2, r2, #19
 80011aa:	4311      	orrs	r1, r2
 80011ac:	4689      	mov	r9, r1
 80011ae:	2201      	movs	r2, #1
 80011b0:	2e1b      	cmp	r6, #27
 80011b2:	dc09      	bgt.n	80011c8 <__aeabi_fsub+0x16c>
 80011b4:	2120      	movs	r1, #32
 80011b6:	4648      	mov	r0, r9
 80011b8:	1b89      	subs	r1, r1, r6
 80011ba:	4088      	lsls	r0, r1
 80011bc:	464a      	mov	r2, r9
 80011be:	0001      	movs	r1, r0
 80011c0:	40f2      	lsrs	r2, r6
 80011c2:	1e48      	subs	r0, r1, #1
 80011c4:	4181      	sbcs	r1, r0
 80011c6:	430a      	orrs	r2, r1
 80011c8:	1a9b      	subs	r3, r3, r2
 80011ca:	015a      	lsls	r2, r3, #5
 80011cc:	d500      	bpl.n	80011d0 <__aeabi_fsub+0x174>
 80011ce:	e773      	b.n	80010b8 <__aeabi_fsub+0x5c>
 80011d0:	2201      	movs	r2, #1
 80011d2:	4641      	mov	r1, r8
 80011d4:	400a      	ands	r2, r1
 80011d6:	0759      	lsls	r1, r3, #29
 80011d8:	d000      	beq.n	80011dc <__aeabi_fsub+0x180>
 80011da:	e789      	b.n	80010f0 <__aeabi_fsub+0x94>
 80011dc:	e011      	b.n	8001202 <__aeabi_fsub+0x1a6>
 80011de:	4648      	mov	r0, r9
 80011e0:	2800      	cmp	r0, #0
 80011e2:	d158      	bne.n	8001296 <__aeabi_fsub+0x23a>
 80011e4:	2cff      	cmp	r4, #255	; 0xff
 80011e6:	d10c      	bne.n	8001202 <__aeabi_fsub+0x1a6>
 80011e8:	08db      	lsrs	r3, r3, #3
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d100      	bne.n	80011f0 <__aeabi_fsub+0x194>
 80011ee:	e78c      	b.n	800110a <__aeabi_fsub+0xae>
 80011f0:	2080      	movs	r0, #128	; 0x80
 80011f2:	03c0      	lsls	r0, r0, #15
 80011f4:	4303      	orrs	r3, r0
 80011f6:	025b      	lsls	r3, r3, #9
 80011f8:	0a5b      	lsrs	r3, r3, #9
 80011fa:	24ff      	movs	r4, #255	; 0xff
 80011fc:	e787      	b.n	800110e <__aeabi_fsub+0xb2>
 80011fe:	2cff      	cmp	r4, #255	; 0xff
 8001200:	d025      	beq.n	800124e <__aeabi_fsub+0x1f2>
 8001202:	08db      	lsrs	r3, r3, #3
 8001204:	2dff      	cmp	r5, #255	; 0xff
 8001206:	d0f0      	beq.n	80011ea <__aeabi_fsub+0x18e>
 8001208:	025b      	lsls	r3, r3, #9
 800120a:	0a5b      	lsrs	r3, r3, #9
 800120c:	b2ec      	uxtb	r4, r5
 800120e:	e77e      	b.n	800110e <__aeabi_fsub+0xb2>
 8001210:	2c00      	cmp	r4, #0
 8001212:	d04d      	beq.n	80012b0 <__aeabi_fsub+0x254>
 8001214:	28ff      	cmp	r0, #255	; 0xff
 8001216:	d018      	beq.n	800124a <__aeabi_fsub+0x1ee>
 8001218:	2480      	movs	r4, #128	; 0x80
 800121a:	04e4      	lsls	r4, r4, #19
 800121c:	4272      	negs	r2, r6
 800121e:	4323      	orrs	r3, r4
 8001220:	2a1b      	cmp	r2, #27
 8001222:	dd00      	ble.n	8001226 <__aeabi_fsub+0x1ca>
 8001224:	e0c4      	b.n	80013b0 <__aeabi_fsub+0x354>
 8001226:	001c      	movs	r4, r3
 8001228:	2520      	movs	r5, #32
 800122a:	40d4      	lsrs	r4, r2
 800122c:	1aaa      	subs	r2, r5, r2
 800122e:	4093      	lsls	r3, r2
 8001230:	1e5a      	subs	r2, r3, #1
 8001232:	4193      	sbcs	r3, r2
 8001234:	4323      	orrs	r3, r4
 8001236:	464a      	mov	r2, r9
 8001238:	0005      	movs	r5, r0
 800123a:	1ad3      	subs	r3, r2, r3
 800123c:	4688      	mov	r8, r1
 800123e:	e738      	b.n	80010b2 <__aeabi_fsub+0x56>
 8001240:	1c72      	adds	r2, r6, #1
 8001242:	d0f8      	beq.n	8001236 <__aeabi_fsub+0x1da>
 8001244:	43f2      	mvns	r2, r6
 8001246:	28ff      	cmp	r0, #255	; 0xff
 8001248:	d1ea      	bne.n	8001220 <__aeabi_fsub+0x1c4>
 800124a:	000a      	movs	r2, r1
 800124c:	464b      	mov	r3, r9
 800124e:	25ff      	movs	r5, #255	; 0xff
 8001250:	e7d7      	b.n	8001202 <__aeabi_fsub+0x1a6>
 8001252:	019b      	lsls	r3, r3, #6
 8001254:	0a5b      	lsrs	r3, r3, #9
 8001256:	e75a      	b.n	800110e <__aeabi_fsub+0xb2>
 8001258:	2e00      	cmp	r6, #0
 800125a:	d141      	bne.n	80012e0 <__aeabi_fsub+0x284>
 800125c:	1c65      	adds	r5, r4, #1
 800125e:	b2e9      	uxtb	r1, r5
 8001260:	2901      	cmp	r1, #1
 8001262:	dd45      	ble.n	80012f0 <__aeabi_fsub+0x294>
 8001264:	2dff      	cmp	r5, #255	; 0xff
 8001266:	d100      	bne.n	800126a <__aeabi_fsub+0x20e>
 8001268:	e74f      	b.n	800110a <__aeabi_fsub+0xae>
 800126a:	2407      	movs	r4, #7
 800126c:	444b      	add	r3, r9
 800126e:	085b      	lsrs	r3, r3, #1
 8001270:	401c      	ands	r4, r3
 8001272:	e738      	b.n	80010e6 <__aeabi_fsub+0x8a>
 8001274:	2207      	movs	r2, #7
 8001276:	4b5a      	ldr	r3, [pc, #360]	; (80013e0 <__aeabi_fsub+0x384>)
 8001278:	1a2d      	subs	r5, r5, r0
 800127a:	4023      	ands	r3, r4
 800127c:	4014      	ands	r4, r2
 800127e:	e732      	b.n	80010e6 <__aeabi_fsub+0x8a>
 8001280:	2c00      	cmp	r4, #0
 8001282:	d11d      	bne.n	80012c0 <__aeabi_fsub+0x264>
 8001284:	2b00      	cmp	r3, #0
 8001286:	d17a      	bne.n	800137e <__aeabi_fsub+0x322>
 8001288:	464b      	mov	r3, r9
 800128a:	2b00      	cmp	r3, #0
 800128c:	d100      	bne.n	8001290 <__aeabi_fsub+0x234>
 800128e:	e091      	b.n	80013b4 <__aeabi_fsub+0x358>
 8001290:	000a      	movs	r2, r1
 8001292:	2500      	movs	r5, #0
 8001294:	e7b5      	b.n	8001202 <__aeabi_fsub+0x1a6>
 8001296:	3e01      	subs	r6, #1
 8001298:	2e00      	cmp	r6, #0
 800129a:	d119      	bne.n	80012d0 <__aeabi_fsub+0x274>
 800129c:	444b      	add	r3, r9
 800129e:	e76c      	b.n	800117a <__aeabi_fsub+0x11e>
 80012a0:	2cff      	cmp	r4, #255	; 0xff
 80012a2:	d184      	bne.n	80011ae <__aeabi_fsub+0x152>
 80012a4:	25ff      	movs	r5, #255	; 0xff
 80012a6:	e7ac      	b.n	8001202 <__aeabi_fsub+0x1a6>
 80012a8:	464a      	mov	r2, r9
 80012aa:	4688      	mov	r8, r1
 80012ac:	1ad4      	subs	r4, r2, r3
 80012ae:	e705      	b.n	80010bc <__aeabi_fsub+0x60>
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d1c5      	bne.n	8001240 <__aeabi_fsub+0x1e4>
 80012b4:	000a      	movs	r2, r1
 80012b6:	28ff      	cmp	r0, #255	; 0xff
 80012b8:	d0c8      	beq.n	800124c <__aeabi_fsub+0x1f0>
 80012ba:	0005      	movs	r5, r0
 80012bc:	464b      	mov	r3, r9
 80012be:	e7a0      	b.n	8001202 <__aeabi_fsub+0x1a6>
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d149      	bne.n	8001358 <__aeabi_fsub+0x2fc>
 80012c4:	464b      	mov	r3, r9
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d077      	beq.n	80013ba <__aeabi_fsub+0x35e>
 80012ca:	000a      	movs	r2, r1
 80012cc:	25ff      	movs	r5, #255	; 0xff
 80012ce:	e798      	b.n	8001202 <__aeabi_fsub+0x1a6>
 80012d0:	2cff      	cmp	r4, #255	; 0xff
 80012d2:	d000      	beq.n	80012d6 <__aeabi_fsub+0x27a>
 80012d4:	e743      	b.n	800115e <__aeabi_fsub+0x102>
 80012d6:	e787      	b.n	80011e8 <__aeabi_fsub+0x18c>
 80012d8:	000a      	movs	r2, r1
 80012da:	24ff      	movs	r4, #255	; 0xff
 80012dc:	2300      	movs	r3, #0
 80012de:	e716      	b.n	800110e <__aeabi_fsub+0xb2>
 80012e0:	2c00      	cmp	r4, #0
 80012e2:	d115      	bne.n	8001310 <__aeabi_fsub+0x2b4>
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d157      	bne.n	8001398 <__aeabi_fsub+0x33c>
 80012e8:	28ff      	cmp	r0, #255	; 0xff
 80012ea:	d1e6      	bne.n	80012ba <__aeabi_fsub+0x25e>
 80012ec:	464b      	mov	r3, r9
 80012ee:	e77b      	b.n	80011e8 <__aeabi_fsub+0x18c>
 80012f0:	2c00      	cmp	r4, #0
 80012f2:	d120      	bne.n	8001336 <__aeabi_fsub+0x2da>
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d057      	beq.n	80013a8 <__aeabi_fsub+0x34c>
 80012f8:	4649      	mov	r1, r9
 80012fa:	2900      	cmp	r1, #0
 80012fc:	d053      	beq.n	80013a6 <__aeabi_fsub+0x34a>
 80012fe:	444b      	add	r3, r9
 8001300:	015a      	lsls	r2, r3, #5
 8001302:	d568      	bpl.n	80013d6 <__aeabi_fsub+0x37a>
 8001304:	2407      	movs	r4, #7
 8001306:	4a36      	ldr	r2, [pc, #216]	; (80013e0 <__aeabi_fsub+0x384>)
 8001308:	401c      	ands	r4, r3
 800130a:	2501      	movs	r5, #1
 800130c:	4013      	ands	r3, r2
 800130e:	e6ea      	b.n	80010e6 <__aeabi_fsub+0x8a>
 8001310:	28ff      	cmp	r0, #255	; 0xff
 8001312:	d0eb      	beq.n	80012ec <__aeabi_fsub+0x290>
 8001314:	2280      	movs	r2, #128	; 0x80
 8001316:	04d2      	lsls	r2, r2, #19
 8001318:	4276      	negs	r6, r6
 800131a:	4313      	orrs	r3, r2
 800131c:	2e1b      	cmp	r6, #27
 800131e:	dc53      	bgt.n	80013c8 <__aeabi_fsub+0x36c>
 8001320:	2520      	movs	r5, #32
 8001322:	1bad      	subs	r5, r5, r6
 8001324:	001a      	movs	r2, r3
 8001326:	40ab      	lsls	r3, r5
 8001328:	40f2      	lsrs	r2, r6
 800132a:	1e5c      	subs	r4, r3, #1
 800132c:	41a3      	sbcs	r3, r4
 800132e:	4313      	orrs	r3, r2
 8001330:	444b      	add	r3, r9
 8001332:	0005      	movs	r5, r0
 8001334:	e721      	b.n	800117a <__aeabi_fsub+0x11e>
 8001336:	2b00      	cmp	r3, #0
 8001338:	d0d8      	beq.n	80012ec <__aeabi_fsub+0x290>
 800133a:	4649      	mov	r1, r9
 800133c:	2900      	cmp	r1, #0
 800133e:	d100      	bne.n	8001342 <__aeabi_fsub+0x2e6>
 8001340:	e752      	b.n	80011e8 <__aeabi_fsub+0x18c>
 8001342:	2180      	movs	r1, #128	; 0x80
 8001344:	03c9      	lsls	r1, r1, #15
 8001346:	420f      	tst	r7, r1
 8001348:	d100      	bne.n	800134c <__aeabi_fsub+0x2f0>
 800134a:	e74d      	b.n	80011e8 <__aeabi_fsub+0x18c>
 800134c:	4660      	mov	r0, ip
 800134e:	4208      	tst	r0, r1
 8001350:	d000      	beq.n	8001354 <__aeabi_fsub+0x2f8>
 8001352:	e749      	b.n	80011e8 <__aeabi_fsub+0x18c>
 8001354:	464b      	mov	r3, r9
 8001356:	e747      	b.n	80011e8 <__aeabi_fsub+0x18c>
 8001358:	4648      	mov	r0, r9
 800135a:	25ff      	movs	r5, #255	; 0xff
 800135c:	2800      	cmp	r0, #0
 800135e:	d100      	bne.n	8001362 <__aeabi_fsub+0x306>
 8001360:	e74f      	b.n	8001202 <__aeabi_fsub+0x1a6>
 8001362:	2280      	movs	r2, #128	; 0x80
 8001364:	03d2      	lsls	r2, r2, #15
 8001366:	4217      	tst	r7, r2
 8001368:	d004      	beq.n	8001374 <__aeabi_fsub+0x318>
 800136a:	4660      	mov	r0, ip
 800136c:	4210      	tst	r0, r2
 800136e:	d101      	bne.n	8001374 <__aeabi_fsub+0x318>
 8001370:	464b      	mov	r3, r9
 8001372:	4688      	mov	r8, r1
 8001374:	2201      	movs	r2, #1
 8001376:	4641      	mov	r1, r8
 8001378:	25ff      	movs	r5, #255	; 0xff
 800137a:	400a      	ands	r2, r1
 800137c:	e741      	b.n	8001202 <__aeabi_fsub+0x1a6>
 800137e:	4648      	mov	r0, r9
 8001380:	2800      	cmp	r0, #0
 8001382:	d01f      	beq.n	80013c4 <__aeabi_fsub+0x368>
 8001384:	1a1a      	subs	r2, r3, r0
 8001386:	0150      	lsls	r0, r2, #5
 8001388:	d520      	bpl.n	80013cc <__aeabi_fsub+0x370>
 800138a:	464a      	mov	r2, r9
 800138c:	2407      	movs	r4, #7
 800138e:	1ad3      	subs	r3, r2, r3
 8001390:	401c      	ands	r4, r3
 8001392:	4688      	mov	r8, r1
 8001394:	2500      	movs	r5, #0
 8001396:	e6a6      	b.n	80010e6 <__aeabi_fsub+0x8a>
 8001398:	1c74      	adds	r4, r6, #1
 800139a:	d0c9      	beq.n	8001330 <__aeabi_fsub+0x2d4>
 800139c:	43f6      	mvns	r6, r6
 800139e:	28ff      	cmp	r0, #255	; 0xff
 80013a0:	d1bc      	bne.n	800131c <__aeabi_fsub+0x2c0>
 80013a2:	464b      	mov	r3, r9
 80013a4:	e720      	b.n	80011e8 <__aeabi_fsub+0x18c>
 80013a6:	4699      	mov	r9, r3
 80013a8:	464b      	mov	r3, r9
 80013aa:	2500      	movs	r5, #0
 80013ac:	08db      	lsrs	r3, r3, #3
 80013ae:	e72b      	b.n	8001208 <__aeabi_fsub+0x1ac>
 80013b0:	2301      	movs	r3, #1
 80013b2:	e740      	b.n	8001236 <__aeabi_fsub+0x1da>
 80013b4:	2200      	movs	r2, #0
 80013b6:	2300      	movs	r3, #0
 80013b8:	e6a9      	b.n	800110e <__aeabi_fsub+0xb2>
 80013ba:	2380      	movs	r3, #128	; 0x80
 80013bc:	2200      	movs	r2, #0
 80013be:	03db      	lsls	r3, r3, #15
 80013c0:	24ff      	movs	r4, #255	; 0xff
 80013c2:	e6a4      	b.n	800110e <__aeabi_fsub+0xb2>
 80013c4:	2500      	movs	r5, #0
 80013c6:	e71c      	b.n	8001202 <__aeabi_fsub+0x1a6>
 80013c8:	2301      	movs	r3, #1
 80013ca:	e7b1      	b.n	8001330 <__aeabi_fsub+0x2d4>
 80013cc:	2a00      	cmp	r2, #0
 80013ce:	d0f1      	beq.n	80013b4 <__aeabi_fsub+0x358>
 80013d0:	0013      	movs	r3, r2
 80013d2:	2500      	movs	r5, #0
 80013d4:	e6fc      	b.n	80011d0 <__aeabi_fsub+0x174>
 80013d6:	2500      	movs	r5, #0
 80013d8:	e6fa      	b.n	80011d0 <__aeabi_fsub+0x174>
 80013da:	46c0      	nop			; (mov r8, r8)
 80013dc:	7dffffff 	.word	0x7dffffff
 80013e0:	fbffffff 	.word	0xfbffffff

080013e4 <__aeabi_f2iz>:
 80013e4:	0241      	lsls	r1, r0, #9
 80013e6:	0042      	lsls	r2, r0, #1
 80013e8:	0fc3      	lsrs	r3, r0, #31
 80013ea:	0a49      	lsrs	r1, r1, #9
 80013ec:	0e12      	lsrs	r2, r2, #24
 80013ee:	2000      	movs	r0, #0
 80013f0:	2a7e      	cmp	r2, #126	; 0x7e
 80013f2:	d90d      	bls.n	8001410 <__aeabi_f2iz+0x2c>
 80013f4:	2a9d      	cmp	r2, #157	; 0x9d
 80013f6:	d80c      	bhi.n	8001412 <__aeabi_f2iz+0x2e>
 80013f8:	2080      	movs	r0, #128	; 0x80
 80013fa:	0400      	lsls	r0, r0, #16
 80013fc:	4301      	orrs	r1, r0
 80013fe:	2a95      	cmp	r2, #149	; 0x95
 8001400:	dc0a      	bgt.n	8001418 <__aeabi_f2iz+0x34>
 8001402:	2096      	movs	r0, #150	; 0x96
 8001404:	1a82      	subs	r2, r0, r2
 8001406:	40d1      	lsrs	r1, r2
 8001408:	4248      	negs	r0, r1
 800140a:	2b00      	cmp	r3, #0
 800140c:	d100      	bne.n	8001410 <__aeabi_f2iz+0x2c>
 800140e:	0008      	movs	r0, r1
 8001410:	4770      	bx	lr
 8001412:	4a03      	ldr	r2, [pc, #12]	; (8001420 <__aeabi_f2iz+0x3c>)
 8001414:	1898      	adds	r0, r3, r2
 8001416:	e7fb      	b.n	8001410 <__aeabi_f2iz+0x2c>
 8001418:	3a96      	subs	r2, #150	; 0x96
 800141a:	4091      	lsls	r1, r2
 800141c:	e7f4      	b.n	8001408 <__aeabi_f2iz+0x24>
 800141e:	46c0      	nop			; (mov r8, r8)
 8001420:	7fffffff 	.word	0x7fffffff

08001424 <__aeabi_i2f>:
 8001424:	b570      	push	{r4, r5, r6, lr}
 8001426:	2800      	cmp	r0, #0
 8001428:	d03d      	beq.n	80014a6 <__aeabi_i2f+0x82>
 800142a:	17c3      	asrs	r3, r0, #31
 800142c:	18c5      	adds	r5, r0, r3
 800142e:	405d      	eors	r5, r3
 8001430:	0fc4      	lsrs	r4, r0, #31
 8001432:	0028      	movs	r0, r5
 8001434:	f001 fe02 	bl	800303c <__clzsi2>
 8001438:	229e      	movs	r2, #158	; 0x9e
 800143a:	1a12      	subs	r2, r2, r0
 800143c:	2a96      	cmp	r2, #150	; 0x96
 800143e:	dc07      	bgt.n	8001450 <__aeabi_i2f+0x2c>
 8001440:	b2d2      	uxtb	r2, r2
 8001442:	2808      	cmp	r0, #8
 8001444:	dd33      	ble.n	80014ae <__aeabi_i2f+0x8a>
 8001446:	3808      	subs	r0, #8
 8001448:	4085      	lsls	r5, r0
 800144a:	0268      	lsls	r0, r5, #9
 800144c:	0a40      	lsrs	r0, r0, #9
 800144e:	e023      	b.n	8001498 <__aeabi_i2f+0x74>
 8001450:	2a99      	cmp	r2, #153	; 0x99
 8001452:	dd0b      	ble.n	800146c <__aeabi_i2f+0x48>
 8001454:	2305      	movs	r3, #5
 8001456:	0029      	movs	r1, r5
 8001458:	1a1b      	subs	r3, r3, r0
 800145a:	40d9      	lsrs	r1, r3
 800145c:	0003      	movs	r3, r0
 800145e:	331b      	adds	r3, #27
 8001460:	409d      	lsls	r5, r3
 8001462:	002b      	movs	r3, r5
 8001464:	1e5d      	subs	r5, r3, #1
 8001466:	41ab      	sbcs	r3, r5
 8001468:	4319      	orrs	r1, r3
 800146a:	000d      	movs	r5, r1
 800146c:	2805      	cmp	r0, #5
 800146e:	dd01      	ble.n	8001474 <__aeabi_i2f+0x50>
 8001470:	1f43      	subs	r3, r0, #5
 8001472:	409d      	lsls	r5, r3
 8001474:	002b      	movs	r3, r5
 8001476:	490f      	ldr	r1, [pc, #60]	; (80014b4 <__aeabi_i2f+0x90>)
 8001478:	400b      	ands	r3, r1
 800147a:	076e      	lsls	r6, r5, #29
 800147c:	d009      	beq.n	8001492 <__aeabi_i2f+0x6e>
 800147e:	260f      	movs	r6, #15
 8001480:	4035      	ands	r5, r6
 8001482:	2d04      	cmp	r5, #4
 8001484:	d005      	beq.n	8001492 <__aeabi_i2f+0x6e>
 8001486:	3304      	adds	r3, #4
 8001488:	015d      	lsls	r5, r3, #5
 800148a:	d502      	bpl.n	8001492 <__aeabi_i2f+0x6e>
 800148c:	229f      	movs	r2, #159	; 0x9f
 800148e:	400b      	ands	r3, r1
 8001490:	1a12      	subs	r2, r2, r0
 8001492:	019b      	lsls	r3, r3, #6
 8001494:	0a58      	lsrs	r0, r3, #9
 8001496:	b2d2      	uxtb	r2, r2
 8001498:	0240      	lsls	r0, r0, #9
 800149a:	05d2      	lsls	r2, r2, #23
 800149c:	0a40      	lsrs	r0, r0, #9
 800149e:	07e4      	lsls	r4, r4, #31
 80014a0:	4310      	orrs	r0, r2
 80014a2:	4320      	orrs	r0, r4
 80014a4:	bd70      	pop	{r4, r5, r6, pc}
 80014a6:	2400      	movs	r4, #0
 80014a8:	2200      	movs	r2, #0
 80014aa:	2000      	movs	r0, #0
 80014ac:	e7f4      	b.n	8001498 <__aeabi_i2f+0x74>
 80014ae:	0268      	lsls	r0, r5, #9
 80014b0:	0a40      	lsrs	r0, r0, #9
 80014b2:	e7f1      	b.n	8001498 <__aeabi_i2f+0x74>
 80014b4:	fbffffff 	.word	0xfbffffff

080014b8 <__aeabi_ui2f>:
 80014b8:	b570      	push	{r4, r5, r6, lr}
 80014ba:	1e04      	subs	r4, r0, #0
 80014bc:	d034      	beq.n	8001528 <__aeabi_ui2f+0x70>
 80014be:	f001 fdbd 	bl	800303c <__clzsi2>
 80014c2:	229e      	movs	r2, #158	; 0x9e
 80014c4:	1a12      	subs	r2, r2, r0
 80014c6:	2a96      	cmp	r2, #150	; 0x96
 80014c8:	dc07      	bgt.n	80014da <__aeabi_ui2f+0x22>
 80014ca:	b2d2      	uxtb	r2, r2
 80014cc:	2808      	cmp	r0, #8
 80014ce:	dd2e      	ble.n	800152e <__aeabi_ui2f+0x76>
 80014d0:	3808      	subs	r0, #8
 80014d2:	4084      	lsls	r4, r0
 80014d4:	0260      	lsls	r0, r4, #9
 80014d6:	0a40      	lsrs	r0, r0, #9
 80014d8:	e021      	b.n	800151e <__aeabi_ui2f+0x66>
 80014da:	2a99      	cmp	r2, #153	; 0x99
 80014dc:	dd09      	ble.n	80014f2 <__aeabi_ui2f+0x3a>
 80014de:	0003      	movs	r3, r0
 80014e0:	0021      	movs	r1, r4
 80014e2:	331b      	adds	r3, #27
 80014e4:	4099      	lsls	r1, r3
 80014e6:	1e4b      	subs	r3, r1, #1
 80014e8:	4199      	sbcs	r1, r3
 80014ea:	2305      	movs	r3, #5
 80014ec:	1a1b      	subs	r3, r3, r0
 80014ee:	40dc      	lsrs	r4, r3
 80014f0:	430c      	orrs	r4, r1
 80014f2:	2805      	cmp	r0, #5
 80014f4:	dd01      	ble.n	80014fa <__aeabi_ui2f+0x42>
 80014f6:	1f43      	subs	r3, r0, #5
 80014f8:	409c      	lsls	r4, r3
 80014fa:	0023      	movs	r3, r4
 80014fc:	490d      	ldr	r1, [pc, #52]	; (8001534 <__aeabi_ui2f+0x7c>)
 80014fe:	400b      	ands	r3, r1
 8001500:	0765      	lsls	r5, r4, #29
 8001502:	d009      	beq.n	8001518 <__aeabi_ui2f+0x60>
 8001504:	250f      	movs	r5, #15
 8001506:	402c      	ands	r4, r5
 8001508:	2c04      	cmp	r4, #4
 800150a:	d005      	beq.n	8001518 <__aeabi_ui2f+0x60>
 800150c:	3304      	adds	r3, #4
 800150e:	015c      	lsls	r4, r3, #5
 8001510:	d502      	bpl.n	8001518 <__aeabi_ui2f+0x60>
 8001512:	229f      	movs	r2, #159	; 0x9f
 8001514:	400b      	ands	r3, r1
 8001516:	1a12      	subs	r2, r2, r0
 8001518:	019b      	lsls	r3, r3, #6
 800151a:	0a58      	lsrs	r0, r3, #9
 800151c:	b2d2      	uxtb	r2, r2
 800151e:	0240      	lsls	r0, r0, #9
 8001520:	05d2      	lsls	r2, r2, #23
 8001522:	0a40      	lsrs	r0, r0, #9
 8001524:	4310      	orrs	r0, r2
 8001526:	bd70      	pop	{r4, r5, r6, pc}
 8001528:	2200      	movs	r2, #0
 800152a:	2000      	movs	r0, #0
 800152c:	e7f7      	b.n	800151e <__aeabi_ui2f+0x66>
 800152e:	0260      	lsls	r0, r4, #9
 8001530:	0a40      	lsrs	r0, r0, #9
 8001532:	e7f4      	b.n	800151e <__aeabi_ui2f+0x66>
 8001534:	fbffffff 	.word	0xfbffffff

08001538 <__aeabi_dadd>:
 8001538:	b5f0      	push	{r4, r5, r6, r7, lr}
 800153a:	464f      	mov	r7, r9
 800153c:	4646      	mov	r6, r8
 800153e:	46d6      	mov	lr, sl
 8001540:	000c      	movs	r4, r1
 8001542:	0309      	lsls	r1, r1, #12
 8001544:	b5c0      	push	{r6, r7, lr}
 8001546:	0a49      	lsrs	r1, r1, #9
 8001548:	0f47      	lsrs	r7, r0, #29
 800154a:	005e      	lsls	r6, r3, #1
 800154c:	4339      	orrs	r1, r7
 800154e:	031f      	lsls	r7, r3, #12
 8001550:	0fdb      	lsrs	r3, r3, #31
 8001552:	469c      	mov	ip, r3
 8001554:	0065      	lsls	r5, r4, #1
 8001556:	0a7b      	lsrs	r3, r7, #9
 8001558:	0f57      	lsrs	r7, r2, #29
 800155a:	431f      	orrs	r7, r3
 800155c:	0d6d      	lsrs	r5, r5, #21
 800155e:	0fe4      	lsrs	r4, r4, #31
 8001560:	0d76      	lsrs	r6, r6, #21
 8001562:	46a1      	mov	r9, r4
 8001564:	00c0      	lsls	r0, r0, #3
 8001566:	46b8      	mov	r8, r7
 8001568:	00d2      	lsls	r2, r2, #3
 800156a:	1bab      	subs	r3, r5, r6
 800156c:	4564      	cmp	r4, ip
 800156e:	d07b      	beq.n	8001668 <__aeabi_dadd+0x130>
 8001570:	2b00      	cmp	r3, #0
 8001572:	dd5f      	ble.n	8001634 <__aeabi_dadd+0xfc>
 8001574:	2e00      	cmp	r6, #0
 8001576:	d000      	beq.n	800157a <__aeabi_dadd+0x42>
 8001578:	e0a4      	b.n	80016c4 <__aeabi_dadd+0x18c>
 800157a:	003e      	movs	r6, r7
 800157c:	4316      	orrs	r6, r2
 800157e:	d100      	bne.n	8001582 <__aeabi_dadd+0x4a>
 8001580:	e112      	b.n	80017a8 <__aeabi_dadd+0x270>
 8001582:	1e5e      	subs	r6, r3, #1
 8001584:	2e00      	cmp	r6, #0
 8001586:	d000      	beq.n	800158a <__aeabi_dadd+0x52>
 8001588:	e19e      	b.n	80018c8 <__aeabi_dadd+0x390>
 800158a:	1a87      	subs	r7, r0, r2
 800158c:	4643      	mov	r3, r8
 800158e:	42b8      	cmp	r0, r7
 8001590:	4180      	sbcs	r0, r0
 8001592:	2501      	movs	r5, #1
 8001594:	1ac9      	subs	r1, r1, r3
 8001596:	4240      	negs	r0, r0
 8001598:	1a09      	subs	r1, r1, r0
 800159a:	020b      	lsls	r3, r1, #8
 800159c:	d400      	bmi.n	80015a0 <__aeabi_dadd+0x68>
 800159e:	e131      	b.n	8001804 <__aeabi_dadd+0x2cc>
 80015a0:	0249      	lsls	r1, r1, #9
 80015a2:	0a4e      	lsrs	r6, r1, #9
 80015a4:	2e00      	cmp	r6, #0
 80015a6:	d100      	bne.n	80015aa <__aeabi_dadd+0x72>
 80015a8:	e16e      	b.n	8001888 <__aeabi_dadd+0x350>
 80015aa:	0030      	movs	r0, r6
 80015ac:	f001 fd46 	bl	800303c <__clzsi2>
 80015b0:	0003      	movs	r3, r0
 80015b2:	3b08      	subs	r3, #8
 80015b4:	2b1f      	cmp	r3, #31
 80015b6:	dd00      	ble.n	80015ba <__aeabi_dadd+0x82>
 80015b8:	e161      	b.n	800187e <__aeabi_dadd+0x346>
 80015ba:	2220      	movs	r2, #32
 80015bc:	0039      	movs	r1, r7
 80015be:	1ad2      	subs	r2, r2, r3
 80015c0:	409e      	lsls	r6, r3
 80015c2:	40d1      	lsrs	r1, r2
 80015c4:	409f      	lsls	r7, r3
 80015c6:	430e      	orrs	r6, r1
 80015c8:	429d      	cmp	r5, r3
 80015ca:	dd00      	ble.n	80015ce <__aeabi_dadd+0x96>
 80015cc:	e151      	b.n	8001872 <__aeabi_dadd+0x33a>
 80015ce:	1b5d      	subs	r5, r3, r5
 80015d0:	1c6b      	adds	r3, r5, #1
 80015d2:	2b1f      	cmp	r3, #31
 80015d4:	dd00      	ble.n	80015d8 <__aeabi_dadd+0xa0>
 80015d6:	e17c      	b.n	80018d2 <__aeabi_dadd+0x39a>
 80015d8:	2120      	movs	r1, #32
 80015da:	1ac9      	subs	r1, r1, r3
 80015dc:	003d      	movs	r5, r7
 80015de:	0030      	movs	r0, r6
 80015e0:	408f      	lsls	r7, r1
 80015e2:	4088      	lsls	r0, r1
 80015e4:	40dd      	lsrs	r5, r3
 80015e6:	1e79      	subs	r1, r7, #1
 80015e8:	418f      	sbcs	r7, r1
 80015ea:	0031      	movs	r1, r6
 80015ec:	2207      	movs	r2, #7
 80015ee:	4328      	orrs	r0, r5
 80015f0:	40d9      	lsrs	r1, r3
 80015f2:	2500      	movs	r5, #0
 80015f4:	4307      	orrs	r7, r0
 80015f6:	403a      	ands	r2, r7
 80015f8:	2a00      	cmp	r2, #0
 80015fa:	d009      	beq.n	8001610 <__aeabi_dadd+0xd8>
 80015fc:	230f      	movs	r3, #15
 80015fe:	403b      	ands	r3, r7
 8001600:	2b04      	cmp	r3, #4
 8001602:	d005      	beq.n	8001610 <__aeabi_dadd+0xd8>
 8001604:	1d3b      	adds	r3, r7, #4
 8001606:	42bb      	cmp	r3, r7
 8001608:	41bf      	sbcs	r7, r7
 800160a:	427f      	negs	r7, r7
 800160c:	19c9      	adds	r1, r1, r7
 800160e:	001f      	movs	r7, r3
 8001610:	020b      	lsls	r3, r1, #8
 8001612:	d400      	bmi.n	8001616 <__aeabi_dadd+0xde>
 8001614:	e226      	b.n	8001a64 <__aeabi_dadd+0x52c>
 8001616:	1c6a      	adds	r2, r5, #1
 8001618:	4bc6      	ldr	r3, [pc, #792]	; (8001934 <__aeabi_dadd+0x3fc>)
 800161a:	0555      	lsls	r5, r2, #21
 800161c:	0d6d      	lsrs	r5, r5, #21
 800161e:	429a      	cmp	r2, r3
 8001620:	d100      	bne.n	8001624 <__aeabi_dadd+0xec>
 8001622:	e106      	b.n	8001832 <__aeabi_dadd+0x2fa>
 8001624:	4ac4      	ldr	r2, [pc, #784]	; (8001938 <__aeabi_dadd+0x400>)
 8001626:	08ff      	lsrs	r7, r7, #3
 8001628:	400a      	ands	r2, r1
 800162a:	0753      	lsls	r3, r2, #29
 800162c:	0252      	lsls	r2, r2, #9
 800162e:	433b      	orrs	r3, r7
 8001630:	0b12      	lsrs	r2, r2, #12
 8001632:	e08e      	b.n	8001752 <__aeabi_dadd+0x21a>
 8001634:	2b00      	cmp	r3, #0
 8001636:	d000      	beq.n	800163a <__aeabi_dadd+0x102>
 8001638:	e0b8      	b.n	80017ac <__aeabi_dadd+0x274>
 800163a:	1c6b      	adds	r3, r5, #1
 800163c:	055b      	lsls	r3, r3, #21
 800163e:	0d5b      	lsrs	r3, r3, #21
 8001640:	2b01      	cmp	r3, #1
 8001642:	dc00      	bgt.n	8001646 <__aeabi_dadd+0x10e>
 8001644:	e130      	b.n	80018a8 <__aeabi_dadd+0x370>
 8001646:	1a87      	subs	r7, r0, r2
 8001648:	4643      	mov	r3, r8
 800164a:	42b8      	cmp	r0, r7
 800164c:	41b6      	sbcs	r6, r6
 800164e:	1acb      	subs	r3, r1, r3
 8001650:	4276      	negs	r6, r6
 8001652:	1b9e      	subs	r6, r3, r6
 8001654:	0233      	lsls	r3, r6, #8
 8001656:	d500      	bpl.n	800165a <__aeabi_dadd+0x122>
 8001658:	e14c      	b.n	80018f4 <__aeabi_dadd+0x3bc>
 800165a:	003b      	movs	r3, r7
 800165c:	4333      	orrs	r3, r6
 800165e:	d1a1      	bne.n	80015a4 <__aeabi_dadd+0x6c>
 8001660:	2200      	movs	r2, #0
 8001662:	2400      	movs	r4, #0
 8001664:	2500      	movs	r5, #0
 8001666:	e070      	b.n	800174a <__aeabi_dadd+0x212>
 8001668:	2b00      	cmp	r3, #0
 800166a:	dc00      	bgt.n	800166e <__aeabi_dadd+0x136>
 800166c:	e0e5      	b.n	800183a <__aeabi_dadd+0x302>
 800166e:	2e00      	cmp	r6, #0
 8001670:	d100      	bne.n	8001674 <__aeabi_dadd+0x13c>
 8001672:	e083      	b.n	800177c <__aeabi_dadd+0x244>
 8001674:	4eaf      	ldr	r6, [pc, #700]	; (8001934 <__aeabi_dadd+0x3fc>)
 8001676:	42b5      	cmp	r5, r6
 8001678:	d060      	beq.n	800173c <__aeabi_dadd+0x204>
 800167a:	2680      	movs	r6, #128	; 0x80
 800167c:	0436      	lsls	r6, r6, #16
 800167e:	4337      	orrs	r7, r6
 8001680:	46b8      	mov	r8, r7
 8001682:	2b38      	cmp	r3, #56	; 0x38
 8001684:	dc00      	bgt.n	8001688 <__aeabi_dadd+0x150>
 8001686:	e13e      	b.n	8001906 <__aeabi_dadd+0x3ce>
 8001688:	4643      	mov	r3, r8
 800168a:	4313      	orrs	r3, r2
 800168c:	001f      	movs	r7, r3
 800168e:	1e7a      	subs	r2, r7, #1
 8001690:	4197      	sbcs	r7, r2
 8001692:	183f      	adds	r7, r7, r0
 8001694:	4287      	cmp	r7, r0
 8001696:	4180      	sbcs	r0, r0
 8001698:	4240      	negs	r0, r0
 800169a:	1809      	adds	r1, r1, r0
 800169c:	020b      	lsls	r3, r1, #8
 800169e:	d400      	bmi.n	80016a2 <__aeabi_dadd+0x16a>
 80016a0:	e0b0      	b.n	8001804 <__aeabi_dadd+0x2cc>
 80016a2:	4ba4      	ldr	r3, [pc, #656]	; (8001934 <__aeabi_dadd+0x3fc>)
 80016a4:	3501      	adds	r5, #1
 80016a6:	429d      	cmp	r5, r3
 80016a8:	d100      	bne.n	80016ac <__aeabi_dadd+0x174>
 80016aa:	e0c3      	b.n	8001834 <__aeabi_dadd+0x2fc>
 80016ac:	4aa2      	ldr	r2, [pc, #648]	; (8001938 <__aeabi_dadd+0x400>)
 80016ae:	087b      	lsrs	r3, r7, #1
 80016b0:	400a      	ands	r2, r1
 80016b2:	2101      	movs	r1, #1
 80016b4:	400f      	ands	r7, r1
 80016b6:	431f      	orrs	r7, r3
 80016b8:	0851      	lsrs	r1, r2, #1
 80016ba:	07d3      	lsls	r3, r2, #31
 80016bc:	2207      	movs	r2, #7
 80016be:	431f      	orrs	r7, r3
 80016c0:	403a      	ands	r2, r7
 80016c2:	e799      	b.n	80015f8 <__aeabi_dadd+0xc0>
 80016c4:	4e9b      	ldr	r6, [pc, #620]	; (8001934 <__aeabi_dadd+0x3fc>)
 80016c6:	42b5      	cmp	r5, r6
 80016c8:	d038      	beq.n	800173c <__aeabi_dadd+0x204>
 80016ca:	2680      	movs	r6, #128	; 0x80
 80016cc:	0436      	lsls	r6, r6, #16
 80016ce:	4337      	orrs	r7, r6
 80016d0:	46b8      	mov	r8, r7
 80016d2:	2b38      	cmp	r3, #56	; 0x38
 80016d4:	dd00      	ble.n	80016d8 <__aeabi_dadd+0x1a0>
 80016d6:	e0dc      	b.n	8001892 <__aeabi_dadd+0x35a>
 80016d8:	2b1f      	cmp	r3, #31
 80016da:	dc00      	bgt.n	80016de <__aeabi_dadd+0x1a6>
 80016dc:	e130      	b.n	8001940 <__aeabi_dadd+0x408>
 80016de:	001e      	movs	r6, r3
 80016e0:	4647      	mov	r7, r8
 80016e2:	3e20      	subs	r6, #32
 80016e4:	40f7      	lsrs	r7, r6
 80016e6:	46bc      	mov	ip, r7
 80016e8:	2b20      	cmp	r3, #32
 80016ea:	d004      	beq.n	80016f6 <__aeabi_dadd+0x1be>
 80016ec:	2640      	movs	r6, #64	; 0x40
 80016ee:	1af3      	subs	r3, r6, r3
 80016f0:	4646      	mov	r6, r8
 80016f2:	409e      	lsls	r6, r3
 80016f4:	4332      	orrs	r2, r6
 80016f6:	0017      	movs	r7, r2
 80016f8:	4663      	mov	r3, ip
 80016fa:	1e7a      	subs	r2, r7, #1
 80016fc:	4197      	sbcs	r7, r2
 80016fe:	431f      	orrs	r7, r3
 8001700:	e0cc      	b.n	800189c <__aeabi_dadd+0x364>
 8001702:	2b00      	cmp	r3, #0
 8001704:	d100      	bne.n	8001708 <__aeabi_dadd+0x1d0>
 8001706:	e204      	b.n	8001b12 <__aeabi_dadd+0x5da>
 8001708:	4643      	mov	r3, r8
 800170a:	4313      	orrs	r3, r2
 800170c:	d100      	bne.n	8001710 <__aeabi_dadd+0x1d8>
 800170e:	e159      	b.n	80019c4 <__aeabi_dadd+0x48c>
 8001710:	074b      	lsls	r3, r1, #29
 8001712:	08c0      	lsrs	r0, r0, #3
 8001714:	4318      	orrs	r0, r3
 8001716:	2380      	movs	r3, #128	; 0x80
 8001718:	08c9      	lsrs	r1, r1, #3
 800171a:	031b      	lsls	r3, r3, #12
 800171c:	4219      	tst	r1, r3
 800171e:	d008      	beq.n	8001732 <__aeabi_dadd+0x1fa>
 8001720:	4645      	mov	r5, r8
 8001722:	08ed      	lsrs	r5, r5, #3
 8001724:	421d      	tst	r5, r3
 8001726:	d104      	bne.n	8001732 <__aeabi_dadd+0x1fa>
 8001728:	4643      	mov	r3, r8
 800172a:	08d0      	lsrs	r0, r2, #3
 800172c:	0759      	lsls	r1, r3, #29
 800172e:	4308      	orrs	r0, r1
 8001730:	0029      	movs	r1, r5
 8001732:	0f42      	lsrs	r2, r0, #29
 8001734:	00c9      	lsls	r1, r1, #3
 8001736:	4d7f      	ldr	r5, [pc, #508]	; (8001934 <__aeabi_dadd+0x3fc>)
 8001738:	4311      	orrs	r1, r2
 800173a:	00c0      	lsls	r0, r0, #3
 800173c:	074b      	lsls	r3, r1, #29
 800173e:	08ca      	lsrs	r2, r1, #3
 8001740:	497c      	ldr	r1, [pc, #496]	; (8001934 <__aeabi_dadd+0x3fc>)
 8001742:	08c0      	lsrs	r0, r0, #3
 8001744:	4303      	orrs	r3, r0
 8001746:	428d      	cmp	r5, r1
 8001748:	d068      	beq.n	800181c <__aeabi_dadd+0x2e4>
 800174a:	0312      	lsls	r2, r2, #12
 800174c:	056d      	lsls	r5, r5, #21
 800174e:	0b12      	lsrs	r2, r2, #12
 8001750:	0d6d      	lsrs	r5, r5, #21
 8001752:	2100      	movs	r1, #0
 8001754:	0312      	lsls	r2, r2, #12
 8001756:	0018      	movs	r0, r3
 8001758:	0b13      	lsrs	r3, r2, #12
 800175a:	0d0a      	lsrs	r2, r1, #20
 800175c:	0512      	lsls	r2, r2, #20
 800175e:	431a      	orrs	r2, r3
 8001760:	4b76      	ldr	r3, [pc, #472]	; (800193c <__aeabi_dadd+0x404>)
 8001762:	052d      	lsls	r5, r5, #20
 8001764:	4013      	ands	r3, r2
 8001766:	432b      	orrs	r3, r5
 8001768:	005b      	lsls	r3, r3, #1
 800176a:	07e4      	lsls	r4, r4, #31
 800176c:	085b      	lsrs	r3, r3, #1
 800176e:	4323      	orrs	r3, r4
 8001770:	0019      	movs	r1, r3
 8001772:	bc1c      	pop	{r2, r3, r4}
 8001774:	4690      	mov	r8, r2
 8001776:	4699      	mov	r9, r3
 8001778:	46a2      	mov	sl, r4
 800177a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800177c:	003e      	movs	r6, r7
 800177e:	4316      	orrs	r6, r2
 8001780:	d012      	beq.n	80017a8 <__aeabi_dadd+0x270>
 8001782:	1e5e      	subs	r6, r3, #1
 8001784:	2e00      	cmp	r6, #0
 8001786:	d000      	beq.n	800178a <__aeabi_dadd+0x252>
 8001788:	e100      	b.n	800198c <__aeabi_dadd+0x454>
 800178a:	1887      	adds	r7, r0, r2
 800178c:	4287      	cmp	r7, r0
 800178e:	4180      	sbcs	r0, r0
 8001790:	4441      	add	r1, r8
 8001792:	4240      	negs	r0, r0
 8001794:	1809      	adds	r1, r1, r0
 8001796:	2501      	movs	r5, #1
 8001798:	020b      	lsls	r3, r1, #8
 800179a:	d533      	bpl.n	8001804 <__aeabi_dadd+0x2cc>
 800179c:	2502      	movs	r5, #2
 800179e:	e785      	b.n	80016ac <__aeabi_dadd+0x174>
 80017a0:	4664      	mov	r4, ip
 80017a2:	0033      	movs	r3, r6
 80017a4:	4641      	mov	r1, r8
 80017a6:	0010      	movs	r0, r2
 80017a8:	001d      	movs	r5, r3
 80017aa:	e7c7      	b.n	800173c <__aeabi_dadd+0x204>
 80017ac:	2d00      	cmp	r5, #0
 80017ae:	d000      	beq.n	80017b2 <__aeabi_dadd+0x27a>
 80017b0:	e0da      	b.n	8001968 <__aeabi_dadd+0x430>
 80017b2:	000c      	movs	r4, r1
 80017b4:	4304      	orrs	r4, r0
 80017b6:	d0f3      	beq.n	80017a0 <__aeabi_dadd+0x268>
 80017b8:	1c5c      	adds	r4, r3, #1
 80017ba:	d100      	bne.n	80017be <__aeabi_dadd+0x286>
 80017bc:	e19f      	b.n	8001afe <__aeabi_dadd+0x5c6>
 80017be:	4c5d      	ldr	r4, [pc, #372]	; (8001934 <__aeabi_dadd+0x3fc>)
 80017c0:	42a6      	cmp	r6, r4
 80017c2:	d100      	bne.n	80017c6 <__aeabi_dadd+0x28e>
 80017c4:	e12f      	b.n	8001a26 <__aeabi_dadd+0x4ee>
 80017c6:	43db      	mvns	r3, r3
 80017c8:	2b38      	cmp	r3, #56	; 0x38
 80017ca:	dd00      	ble.n	80017ce <__aeabi_dadd+0x296>
 80017cc:	e166      	b.n	8001a9c <__aeabi_dadd+0x564>
 80017ce:	2b1f      	cmp	r3, #31
 80017d0:	dd00      	ble.n	80017d4 <__aeabi_dadd+0x29c>
 80017d2:	e183      	b.n	8001adc <__aeabi_dadd+0x5a4>
 80017d4:	2420      	movs	r4, #32
 80017d6:	0005      	movs	r5, r0
 80017d8:	1ae4      	subs	r4, r4, r3
 80017da:	000f      	movs	r7, r1
 80017dc:	40dd      	lsrs	r5, r3
 80017de:	40d9      	lsrs	r1, r3
 80017e0:	40a0      	lsls	r0, r4
 80017e2:	4643      	mov	r3, r8
 80017e4:	40a7      	lsls	r7, r4
 80017e6:	1a5b      	subs	r3, r3, r1
 80017e8:	1e44      	subs	r4, r0, #1
 80017ea:	41a0      	sbcs	r0, r4
 80017ec:	4698      	mov	r8, r3
 80017ee:	432f      	orrs	r7, r5
 80017f0:	4338      	orrs	r0, r7
 80017f2:	1a17      	subs	r7, r2, r0
 80017f4:	42ba      	cmp	r2, r7
 80017f6:	4192      	sbcs	r2, r2
 80017f8:	4643      	mov	r3, r8
 80017fa:	4252      	negs	r2, r2
 80017fc:	1a99      	subs	r1, r3, r2
 80017fe:	4664      	mov	r4, ip
 8001800:	0035      	movs	r5, r6
 8001802:	e6ca      	b.n	800159a <__aeabi_dadd+0x62>
 8001804:	2207      	movs	r2, #7
 8001806:	403a      	ands	r2, r7
 8001808:	2a00      	cmp	r2, #0
 800180a:	d000      	beq.n	800180e <__aeabi_dadd+0x2d6>
 800180c:	e6f6      	b.n	80015fc <__aeabi_dadd+0xc4>
 800180e:	074b      	lsls	r3, r1, #29
 8001810:	08ca      	lsrs	r2, r1, #3
 8001812:	4948      	ldr	r1, [pc, #288]	; (8001934 <__aeabi_dadd+0x3fc>)
 8001814:	08ff      	lsrs	r7, r7, #3
 8001816:	433b      	orrs	r3, r7
 8001818:	428d      	cmp	r5, r1
 800181a:	d196      	bne.n	800174a <__aeabi_dadd+0x212>
 800181c:	0019      	movs	r1, r3
 800181e:	4311      	orrs	r1, r2
 8001820:	d100      	bne.n	8001824 <__aeabi_dadd+0x2ec>
 8001822:	e19e      	b.n	8001b62 <__aeabi_dadd+0x62a>
 8001824:	2180      	movs	r1, #128	; 0x80
 8001826:	0309      	lsls	r1, r1, #12
 8001828:	430a      	orrs	r2, r1
 800182a:	0312      	lsls	r2, r2, #12
 800182c:	0b12      	lsrs	r2, r2, #12
 800182e:	4d41      	ldr	r5, [pc, #260]	; (8001934 <__aeabi_dadd+0x3fc>)
 8001830:	e78f      	b.n	8001752 <__aeabi_dadd+0x21a>
 8001832:	0015      	movs	r5, r2
 8001834:	2200      	movs	r2, #0
 8001836:	2300      	movs	r3, #0
 8001838:	e78b      	b.n	8001752 <__aeabi_dadd+0x21a>
 800183a:	2b00      	cmp	r3, #0
 800183c:	d000      	beq.n	8001840 <__aeabi_dadd+0x308>
 800183e:	e0c7      	b.n	80019d0 <__aeabi_dadd+0x498>
 8001840:	1c6b      	adds	r3, r5, #1
 8001842:	055f      	lsls	r7, r3, #21
 8001844:	0d7f      	lsrs	r7, r7, #21
 8001846:	2f01      	cmp	r7, #1
 8001848:	dc00      	bgt.n	800184c <__aeabi_dadd+0x314>
 800184a:	e0f1      	b.n	8001a30 <__aeabi_dadd+0x4f8>
 800184c:	4d39      	ldr	r5, [pc, #228]	; (8001934 <__aeabi_dadd+0x3fc>)
 800184e:	42ab      	cmp	r3, r5
 8001850:	d100      	bne.n	8001854 <__aeabi_dadd+0x31c>
 8001852:	e0b9      	b.n	80019c8 <__aeabi_dadd+0x490>
 8001854:	1885      	adds	r5, r0, r2
 8001856:	000a      	movs	r2, r1
 8001858:	4285      	cmp	r5, r0
 800185a:	4189      	sbcs	r1, r1
 800185c:	4442      	add	r2, r8
 800185e:	4249      	negs	r1, r1
 8001860:	1851      	adds	r1, r2, r1
 8001862:	2207      	movs	r2, #7
 8001864:	07cf      	lsls	r7, r1, #31
 8001866:	086d      	lsrs	r5, r5, #1
 8001868:	432f      	orrs	r7, r5
 800186a:	0849      	lsrs	r1, r1, #1
 800186c:	403a      	ands	r2, r7
 800186e:	001d      	movs	r5, r3
 8001870:	e6c2      	b.n	80015f8 <__aeabi_dadd+0xc0>
 8001872:	2207      	movs	r2, #7
 8001874:	4930      	ldr	r1, [pc, #192]	; (8001938 <__aeabi_dadd+0x400>)
 8001876:	1aed      	subs	r5, r5, r3
 8001878:	4031      	ands	r1, r6
 800187a:	403a      	ands	r2, r7
 800187c:	e6bc      	b.n	80015f8 <__aeabi_dadd+0xc0>
 800187e:	003e      	movs	r6, r7
 8001880:	3828      	subs	r0, #40	; 0x28
 8001882:	4086      	lsls	r6, r0
 8001884:	2700      	movs	r7, #0
 8001886:	e69f      	b.n	80015c8 <__aeabi_dadd+0x90>
 8001888:	0038      	movs	r0, r7
 800188a:	f001 fbd7 	bl	800303c <__clzsi2>
 800188e:	3020      	adds	r0, #32
 8001890:	e68e      	b.n	80015b0 <__aeabi_dadd+0x78>
 8001892:	4643      	mov	r3, r8
 8001894:	4313      	orrs	r3, r2
 8001896:	001f      	movs	r7, r3
 8001898:	1e7a      	subs	r2, r7, #1
 800189a:	4197      	sbcs	r7, r2
 800189c:	1bc7      	subs	r7, r0, r7
 800189e:	42b8      	cmp	r0, r7
 80018a0:	4180      	sbcs	r0, r0
 80018a2:	4240      	negs	r0, r0
 80018a4:	1a09      	subs	r1, r1, r0
 80018a6:	e678      	b.n	800159a <__aeabi_dadd+0x62>
 80018a8:	000e      	movs	r6, r1
 80018aa:	003b      	movs	r3, r7
 80018ac:	4306      	orrs	r6, r0
 80018ae:	4313      	orrs	r3, r2
 80018b0:	2d00      	cmp	r5, #0
 80018b2:	d161      	bne.n	8001978 <__aeabi_dadd+0x440>
 80018b4:	2e00      	cmp	r6, #0
 80018b6:	d000      	beq.n	80018ba <__aeabi_dadd+0x382>
 80018b8:	e0f4      	b.n	8001aa4 <__aeabi_dadd+0x56c>
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d100      	bne.n	80018c0 <__aeabi_dadd+0x388>
 80018be:	e11b      	b.n	8001af8 <__aeabi_dadd+0x5c0>
 80018c0:	4664      	mov	r4, ip
 80018c2:	0039      	movs	r1, r7
 80018c4:	0010      	movs	r0, r2
 80018c6:	e739      	b.n	800173c <__aeabi_dadd+0x204>
 80018c8:	4f1a      	ldr	r7, [pc, #104]	; (8001934 <__aeabi_dadd+0x3fc>)
 80018ca:	42bb      	cmp	r3, r7
 80018cc:	d07a      	beq.n	80019c4 <__aeabi_dadd+0x48c>
 80018ce:	0033      	movs	r3, r6
 80018d0:	e6ff      	b.n	80016d2 <__aeabi_dadd+0x19a>
 80018d2:	0030      	movs	r0, r6
 80018d4:	3d1f      	subs	r5, #31
 80018d6:	40e8      	lsrs	r0, r5
 80018d8:	2b20      	cmp	r3, #32
 80018da:	d003      	beq.n	80018e4 <__aeabi_dadd+0x3ac>
 80018dc:	2140      	movs	r1, #64	; 0x40
 80018de:	1acb      	subs	r3, r1, r3
 80018e0:	409e      	lsls	r6, r3
 80018e2:	4337      	orrs	r7, r6
 80018e4:	1e7b      	subs	r3, r7, #1
 80018e6:	419f      	sbcs	r7, r3
 80018e8:	2207      	movs	r2, #7
 80018ea:	4307      	orrs	r7, r0
 80018ec:	403a      	ands	r2, r7
 80018ee:	2100      	movs	r1, #0
 80018f0:	2500      	movs	r5, #0
 80018f2:	e789      	b.n	8001808 <__aeabi_dadd+0x2d0>
 80018f4:	1a17      	subs	r7, r2, r0
 80018f6:	4643      	mov	r3, r8
 80018f8:	42ba      	cmp	r2, r7
 80018fa:	41b6      	sbcs	r6, r6
 80018fc:	1a59      	subs	r1, r3, r1
 80018fe:	4276      	negs	r6, r6
 8001900:	1b8e      	subs	r6, r1, r6
 8001902:	4664      	mov	r4, ip
 8001904:	e64e      	b.n	80015a4 <__aeabi_dadd+0x6c>
 8001906:	2b1f      	cmp	r3, #31
 8001908:	dd00      	ble.n	800190c <__aeabi_dadd+0x3d4>
 800190a:	e0ad      	b.n	8001a68 <__aeabi_dadd+0x530>
 800190c:	2620      	movs	r6, #32
 800190e:	4647      	mov	r7, r8
 8001910:	1af6      	subs	r6, r6, r3
 8001912:	40b7      	lsls	r7, r6
 8001914:	46b9      	mov	r9, r7
 8001916:	0017      	movs	r7, r2
 8001918:	46b2      	mov	sl, r6
 800191a:	40df      	lsrs	r7, r3
 800191c:	464e      	mov	r6, r9
 800191e:	433e      	orrs	r6, r7
 8001920:	0037      	movs	r7, r6
 8001922:	4656      	mov	r6, sl
 8001924:	40b2      	lsls	r2, r6
 8001926:	1e56      	subs	r6, r2, #1
 8001928:	41b2      	sbcs	r2, r6
 800192a:	4317      	orrs	r7, r2
 800192c:	4642      	mov	r2, r8
 800192e:	40da      	lsrs	r2, r3
 8001930:	1889      	adds	r1, r1, r2
 8001932:	e6ae      	b.n	8001692 <__aeabi_dadd+0x15a>
 8001934:	000007ff 	.word	0x000007ff
 8001938:	ff7fffff 	.word	0xff7fffff
 800193c:	800fffff 	.word	0x800fffff
 8001940:	2620      	movs	r6, #32
 8001942:	4647      	mov	r7, r8
 8001944:	1af6      	subs	r6, r6, r3
 8001946:	40b7      	lsls	r7, r6
 8001948:	46b9      	mov	r9, r7
 800194a:	0017      	movs	r7, r2
 800194c:	46b2      	mov	sl, r6
 800194e:	40df      	lsrs	r7, r3
 8001950:	464e      	mov	r6, r9
 8001952:	433e      	orrs	r6, r7
 8001954:	0037      	movs	r7, r6
 8001956:	4656      	mov	r6, sl
 8001958:	40b2      	lsls	r2, r6
 800195a:	1e56      	subs	r6, r2, #1
 800195c:	41b2      	sbcs	r2, r6
 800195e:	4317      	orrs	r7, r2
 8001960:	4642      	mov	r2, r8
 8001962:	40da      	lsrs	r2, r3
 8001964:	1a89      	subs	r1, r1, r2
 8001966:	e799      	b.n	800189c <__aeabi_dadd+0x364>
 8001968:	4c7f      	ldr	r4, [pc, #508]	; (8001b68 <__aeabi_dadd+0x630>)
 800196a:	42a6      	cmp	r6, r4
 800196c:	d05b      	beq.n	8001a26 <__aeabi_dadd+0x4ee>
 800196e:	2480      	movs	r4, #128	; 0x80
 8001970:	0424      	lsls	r4, r4, #16
 8001972:	425b      	negs	r3, r3
 8001974:	4321      	orrs	r1, r4
 8001976:	e727      	b.n	80017c8 <__aeabi_dadd+0x290>
 8001978:	2e00      	cmp	r6, #0
 800197a:	d10c      	bne.n	8001996 <__aeabi_dadd+0x45e>
 800197c:	2b00      	cmp	r3, #0
 800197e:	d100      	bne.n	8001982 <__aeabi_dadd+0x44a>
 8001980:	e0cb      	b.n	8001b1a <__aeabi_dadd+0x5e2>
 8001982:	4664      	mov	r4, ip
 8001984:	0039      	movs	r1, r7
 8001986:	0010      	movs	r0, r2
 8001988:	4d77      	ldr	r5, [pc, #476]	; (8001b68 <__aeabi_dadd+0x630>)
 800198a:	e6d7      	b.n	800173c <__aeabi_dadd+0x204>
 800198c:	4f76      	ldr	r7, [pc, #472]	; (8001b68 <__aeabi_dadd+0x630>)
 800198e:	42bb      	cmp	r3, r7
 8001990:	d018      	beq.n	80019c4 <__aeabi_dadd+0x48c>
 8001992:	0033      	movs	r3, r6
 8001994:	e675      	b.n	8001682 <__aeabi_dadd+0x14a>
 8001996:	2b00      	cmp	r3, #0
 8001998:	d014      	beq.n	80019c4 <__aeabi_dadd+0x48c>
 800199a:	074b      	lsls	r3, r1, #29
 800199c:	08c0      	lsrs	r0, r0, #3
 800199e:	4318      	orrs	r0, r3
 80019a0:	2380      	movs	r3, #128	; 0x80
 80019a2:	08c9      	lsrs	r1, r1, #3
 80019a4:	031b      	lsls	r3, r3, #12
 80019a6:	4219      	tst	r1, r3
 80019a8:	d007      	beq.n	80019ba <__aeabi_dadd+0x482>
 80019aa:	08fc      	lsrs	r4, r7, #3
 80019ac:	421c      	tst	r4, r3
 80019ae:	d104      	bne.n	80019ba <__aeabi_dadd+0x482>
 80019b0:	0779      	lsls	r1, r7, #29
 80019b2:	08d0      	lsrs	r0, r2, #3
 80019b4:	4308      	orrs	r0, r1
 80019b6:	46e1      	mov	r9, ip
 80019b8:	0021      	movs	r1, r4
 80019ba:	464c      	mov	r4, r9
 80019bc:	0f42      	lsrs	r2, r0, #29
 80019be:	00c9      	lsls	r1, r1, #3
 80019c0:	4311      	orrs	r1, r2
 80019c2:	00c0      	lsls	r0, r0, #3
 80019c4:	4d68      	ldr	r5, [pc, #416]	; (8001b68 <__aeabi_dadd+0x630>)
 80019c6:	e6b9      	b.n	800173c <__aeabi_dadd+0x204>
 80019c8:	001d      	movs	r5, r3
 80019ca:	2200      	movs	r2, #0
 80019cc:	2300      	movs	r3, #0
 80019ce:	e6c0      	b.n	8001752 <__aeabi_dadd+0x21a>
 80019d0:	2d00      	cmp	r5, #0
 80019d2:	d15b      	bne.n	8001a8c <__aeabi_dadd+0x554>
 80019d4:	000d      	movs	r5, r1
 80019d6:	4305      	orrs	r5, r0
 80019d8:	d100      	bne.n	80019dc <__aeabi_dadd+0x4a4>
 80019da:	e6e2      	b.n	80017a2 <__aeabi_dadd+0x26a>
 80019dc:	1c5d      	adds	r5, r3, #1
 80019de:	d100      	bne.n	80019e2 <__aeabi_dadd+0x4aa>
 80019e0:	e0b0      	b.n	8001b44 <__aeabi_dadd+0x60c>
 80019e2:	4d61      	ldr	r5, [pc, #388]	; (8001b68 <__aeabi_dadd+0x630>)
 80019e4:	42ae      	cmp	r6, r5
 80019e6:	d01f      	beq.n	8001a28 <__aeabi_dadd+0x4f0>
 80019e8:	43db      	mvns	r3, r3
 80019ea:	2b38      	cmp	r3, #56	; 0x38
 80019ec:	dc71      	bgt.n	8001ad2 <__aeabi_dadd+0x59a>
 80019ee:	2b1f      	cmp	r3, #31
 80019f0:	dd00      	ble.n	80019f4 <__aeabi_dadd+0x4bc>
 80019f2:	e096      	b.n	8001b22 <__aeabi_dadd+0x5ea>
 80019f4:	2520      	movs	r5, #32
 80019f6:	000f      	movs	r7, r1
 80019f8:	1aed      	subs	r5, r5, r3
 80019fa:	40af      	lsls	r7, r5
 80019fc:	46b9      	mov	r9, r7
 80019fe:	0007      	movs	r7, r0
 8001a00:	46aa      	mov	sl, r5
 8001a02:	40df      	lsrs	r7, r3
 8001a04:	464d      	mov	r5, r9
 8001a06:	433d      	orrs	r5, r7
 8001a08:	002f      	movs	r7, r5
 8001a0a:	4655      	mov	r5, sl
 8001a0c:	40a8      	lsls	r0, r5
 8001a0e:	40d9      	lsrs	r1, r3
 8001a10:	1e45      	subs	r5, r0, #1
 8001a12:	41a8      	sbcs	r0, r5
 8001a14:	4488      	add	r8, r1
 8001a16:	4307      	orrs	r7, r0
 8001a18:	18bf      	adds	r7, r7, r2
 8001a1a:	4297      	cmp	r7, r2
 8001a1c:	4192      	sbcs	r2, r2
 8001a1e:	4251      	negs	r1, r2
 8001a20:	4441      	add	r1, r8
 8001a22:	0035      	movs	r5, r6
 8001a24:	e63a      	b.n	800169c <__aeabi_dadd+0x164>
 8001a26:	4664      	mov	r4, ip
 8001a28:	0035      	movs	r5, r6
 8001a2a:	4641      	mov	r1, r8
 8001a2c:	0010      	movs	r0, r2
 8001a2e:	e685      	b.n	800173c <__aeabi_dadd+0x204>
 8001a30:	000b      	movs	r3, r1
 8001a32:	4303      	orrs	r3, r0
 8001a34:	2d00      	cmp	r5, #0
 8001a36:	d000      	beq.n	8001a3a <__aeabi_dadd+0x502>
 8001a38:	e663      	b.n	8001702 <__aeabi_dadd+0x1ca>
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d0f5      	beq.n	8001a2a <__aeabi_dadd+0x4f2>
 8001a3e:	4643      	mov	r3, r8
 8001a40:	4313      	orrs	r3, r2
 8001a42:	d100      	bne.n	8001a46 <__aeabi_dadd+0x50e>
 8001a44:	e67a      	b.n	800173c <__aeabi_dadd+0x204>
 8001a46:	1887      	adds	r7, r0, r2
 8001a48:	4287      	cmp	r7, r0
 8001a4a:	4180      	sbcs	r0, r0
 8001a4c:	2207      	movs	r2, #7
 8001a4e:	4441      	add	r1, r8
 8001a50:	4240      	negs	r0, r0
 8001a52:	1809      	adds	r1, r1, r0
 8001a54:	403a      	ands	r2, r7
 8001a56:	020b      	lsls	r3, r1, #8
 8001a58:	d400      	bmi.n	8001a5c <__aeabi_dadd+0x524>
 8001a5a:	e6d5      	b.n	8001808 <__aeabi_dadd+0x2d0>
 8001a5c:	4b43      	ldr	r3, [pc, #268]	; (8001b6c <__aeabi_dadd+0x634>)
 8001a5e:	3501      	adds	r5, #1
 8001a60:	4019      	ands	r1, r3
 8001a62:	e5c9      	b.n	80015f8 <__aeabi_dadd+0xc0>
 8001a64:	0038      	movs	r0, r7
 8001a66:	e669      	b.n	800173c <__aeabi_dadd+0x204>
 8001a68:	001e      	movs	r6, r3
 8001a6a:	4647      	mov	r7, r8
 8001a6c:	3e20      	subs	r6, #32
 8001a6e:	40f7      	lsrs	r7, r6
 8001a70:	46bc      	mov	ip, r7
 8001a72:	2b20      	cmp	r3, #32
 8001a74:	d004      	beq.n	8001a80 <__aeabi_dadd+0x548>
 8001a76:	2640      	movs	r6, #64	; 0x40
 8001a78:	1af3      	subs	r3, r6, r3
 8001a7a:	4646      	mov	r6, r8
 8001a7c:	409e      	lsls	r6, r3
 8001a7e:	4332      	orrs	r2, r6
 8001a80:	0017      	movs	r7, r2
 8001a82:	4663      	mov	r3, ip
 8001a84:	1e7a      	subs	r2, r7, #1
 8001a86:	4197      	sbcs	r7, r2
 8001a88:	431f      	orrs	r7, r3
 8001a8a:	e602      	b.n	8001692 <__aeabi_dadd+0x15a>
 8001a8c:	4d36      	ldr	r5, [pc, #216]	; (8001b68 <__aeabi_dadd+0x630>)
 8001a8e:	42ae      	cmp	r6, r5
 8001a90:	d0ca      	beq.n	8001a28 <__aeabi_dadd+0x4f0>
 8001a92:	2580      	movs	r5, #128	; 0x80
 8001a94:	042d      	lsls	r5, r5, #16
 8001a96:	425b      	negs	r3, r3
 8001a98:	4329      	orrs	r1, r5
 8001a9a:	e7a6      	b.n	80019ea <__aeabi_dadd+0x4b2>
 8001a9c:	4308      	orrs	r0, r1
 8001a9e:	1e41      	subs	r1, r0, #1
 8001aa0:	4188      	sbcs	r0, r1
 8001aa2:	e6a6      	b.n	80017f2 <__aeabi_dadd+0x2ba>
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d100      	bne.n	8001aaa <__aeabi_dadd+0x572>
 8001aa8:	e648      	b.n	800173c <__aeabi_dadd+0x204>
 8001aaa:	1a87      	subs	r7, r0, r2
 8001aac:	4643      	mov	r3, r8
 8001aae:	42b8      	cmp	r0, r7
 8001ab0:	41b6      	sbcs	r6, r6
 8001ab2:	1acb      	subs	r3, r1, r3
 8001ab4:	4276      	negs	r6, r6
 8001ab6:	1b9e      	subs	r6, r3, r6
 8001ab8:	0233      	lsls	r3, r6, #8
 8001aba:	d54b      	bpl.n	8001b54 <__aeabi_dadd+0x61c>
 8001abc:	1a17      	subs	r7, r2, r0
 8001abe:	4643      	mov	r3, r8
 8001ac0:	42ba      	cmp	r2, r7
 8001ac2:	4192      	sbcs	r2, r2
 8001ac4:	1a59      	subs	r1, r3, r1
 8001ac6:	4252      	negs	r2, r2
 8001ac8:	1a89      	subs	r1, r1, r2
 8001aca:	2207      	movs	r2, #7
 8001acc:	4664      	mov	r4, ip
 8001ace:	403a      	ands	r2, r7
 8001ad0:	e592      	b.n	80015f8 <__aeabi_dadd+0xc0>
 8001ad2:	4301      	orrs	r1, r0
 8001ad4:	000f      	movs	r7, r1
 8001ad6:	1e79      	subs	r1, r7, #1
 8001ad8:	418f      	sbcs	r7, r1
 8001ada:	e79d      	b.n	8001a18 <__aeabi_dadd+0x4e0>
 8001adc:	001c      	movs	r4, r3
 8001ade:	000f      	movs	r7, r1
 8001ae0:	3c20      	subs	r4, #32
 8001ae2:	40e7      	lsrs	r7, r4
 8001ae4:	2b20      	cmp	r3, #32
 8001ae6:	d003      	beq.n	8001af0 <__aeabi_dadd+0x5b8>
 8001ae8:	2440      	movs	r4, #64	; 0x40
 8001aea:	1ae3      	subs	r3, r4, r3
 8001aec:	4099      	lsls	r1, r3
 8001aee:	4308      	orrs	r0, r1
 8001af0:	1e41      	subs	r1, r0, #1
 8001af2:	4188      	sbcs	r0, r1
 8001af4:	4338      	orrs	r0, r7
 8001af6:	e67c      	b.n	80017f2 <__aeabi_dadd+0x2ba>
 8001af8:	2200      	movs	r2, #0
 8001afa:	2400      	movs	r4, #0
 8001afc:	e625      	b.n	800174a <__aeabi_dadd+0x212>
 8001afe:	1a17      	subs	r7, r2, r0
 8001b00:	4643      	mov	r3, r8
 8001b02:	42ba      	cmp	r2, r7
 8001b04:	4192      	sbcs	r2, r2
 8001b06:	1a59      	subs	r1, r3, r1
 8001b08:	4252      	negs	r2, r2
 8001b0a:	1a89      	subs	r1, r1, r2
 8001b0c:	4664      	mov	r4, ip
 8001b0e:	0035      	movs	r5, r6
 8001b10:	e543      	b.n	800159a <__aeabi_dadd+0x62>
 8001b12:	4641      	mov	r1, r8
 8001b14:	0010      	movs	r0, r2
 8001b16:	4d14      	ldr	r5, [pc, #80]	; (8001b68 <__aeabi_dadd+0x630>)
 8001b18:	e610      	b.n	800173c <__aeabi_dadd+0x204>
 8001b1a:	2280      	movs	r2, #128	; 0x80
 8001b1c:	2400      	movs	r4, #0
 8001b1e:	0312      	lsls	r2, r2, #12
 8001b20:	e680      	b.n	8001824 <__aeabi_dadd+0x2ec>
 8001b22:	001d      	movs	r5, r3
 8001b24:	000f      	movs	r7, r1
 8001b26:	3d20      	subs	r5, #32
 8001b28:	40ef      	lsrs	r7, r5
 8001b2a:	46bc      	mov	ip, r7
 8001b2c:	2b20      	cmp	r3, #32
 8001b2e:	d003      	beq.n	8001b38 <__aeabi_dadd+0x600>
 8001b30:	2540      	movs	r5, #64	; 0x40
 8001b32:	1aeb      	subs	r3, r5, r3
 8001b34:	4099      	lsls	r1, r3
 8001b36:	4308      	orrs	r0, r1
 8001b38:	0007      	movs	r7, r0
 8001b3a:	4663      	mov	r3, ip
 8001b3c:	1e78      	subs	r0, r7, #1
 8001b3e:	4187      	sbcs	r7, r0
 8001b40:	431f      	orrs	r7, r3
 8001b42:	e769      	b.n	8001a18 <__aeabi_dadd+0x4e0>
 8001b44:	1887      	adds	r7, r0, r2
 8001b46:	4297      	cmp	r7, r2
 8001b48:	419b      	sbcs	r3, r3
 8001b4a:	4441      	add	r1, r8
 8001b4c:	425b      	negs	r3, r3
 8001b4e:	18c9      	adds	r1, r1, r3
 8001b50:	0035      	movs	r5, r6
 8001b52:	e5a3      	b.n	800169c <__aeabi_dadd+0x164>
 8001b54:	003b      	movs	r3, r7
 8001b56:	4333      	orrs	r3, r6
 8001b58:	d0ce      	beq.n	8001af8 <__aeabi_dadd+0x5c0>
 8001b5a:	2207      	movs	r2, #7
 8001b5c:	0031      	movs	r1, r6
 8001b5e:	403a      	ands	r2, r7
 8001b60:	e652      	b.n	8001808 <__aeabi_dadd+0x2d0>
 8001b62:	2300      	movs	r3, #0
 8001b64:	001a      	movs	r2, r3
 8001b66:	e5f4      	b.n	8001752 <__aeabi_dadd+0x21a>
 8001b68:	000007ff 	.word	0x000007ff
 8001b6c:	ff7fffff 	.word	0xff7fffff

08001b70 <__aeabi_ddiv>:
 8001b70:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b72:	4657      	mov	r7, sl
 8001b74:	46de      	mov	lr, fp
 8001b76:	464e      	mov	r6, r9
 8001b78:	4645      	mov	r5, r8
 8001b7a:	b5e0      	push	{r5, r6, r7, lr}
 8001b7c:	4683      	mov	fp, r0
 8001b7e:	0007      	movs	r7, r0
 8001b80:	030e      	lsls	r6, r1, #12
 8001b82:	0048      	lsls	r0, r1, #1
 8001b84:	b085      	sub	sp, #20
 8001b86:	4692      	mov	sl, r2
 8001b88:	001c      	movs	r4, r3
 8001b8a:	0b36      	lsrs	r6, r6, #12
 8001b8c:	0d40      	lsrs	r0, r0, #21
 8001b8e:	0fcd      	lsrs	r5, r1, #31
 8001b90:	2800      	cmp	r0, #0
 8001b92:	d100      	bne.n	8001b96 <__aeabi_ddiv+0x26>
 8001b94:	e09d      	b.n	8001cd2 <__aeabi_ddiv+0x162>
 8001b96:	4b95      	ldr	r3, [pc, #596]	; (8001dec <__aeabi_ddiv+0x27c>)
 8001b98:	4298      	cmp	r0, r3
 8001b9a:	d039      	beq.n	8001c10 <__aeabi_ddiv+0xa0>
 8001b9c:	2380      	movs	r3, #128	; 0x80
 8001b9e:	00f6      	lsls	r6, r6, #3
 8001ba0:	041b      	lsls	r3, r3, #16
 8001ba2:	431e      	orrs	r6, r3
 8001ba4:	4a92      	ldr	r2, [pc, #584]	; (8001df0 <__aeabi_ddiv+0x280>)
 8001ba6:	0f7b      	lsrs	r3, r7, #29
 8001ba8:	4333      	orrs	r3, r6
 8001baa:	4699      	mov	r9, r3
 8001bac:	4694      	mov	ip, r2
 8001bae:	0003      	movs	r3, r0
 8001bb0:	4463      	add	r3, ip
 8001bb2:	9300      	str	r3, [sp, #0]
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	2600      	movs	r6, #0
 8001bb8:	00ff      	lsls	r7, r7, #3
 8001bba:	9302      	str	r3, [sp, #8]
 8001bbc:	0323      	lsls	r3, r4, #12
 8001bbe:	0b1b      	lsrs	r3, r3, #12
 8001bc0:	4698      	mov	r8, r3
 8001bc2:	0063      	lsls	r3, r4, #1
 8001bc4:	0fe4      	lsrs	r4, r4, #31
 8001bc6:	4652      	mov	r2, sl
 8001bc8:	0d5b      	lsrs	r3, r3, #21
 8001bca:	9401      	str	r4, [sp, #4]
 8001bcc:	d100      	bne.n	8001bd0 <__aeabi_ddiv+0x60>
 8001bce:	e0b3      	b.n	8001d38 <__aeabi_ddiv+0x1c8>
 8001bd0:	4986      	ldr	r1, [pc, #536]	; (8001dec <__aeabi_ddiv+0x27c>)
 8001bd2:	428b      	cmp	r3, r1
 8001bd4:	d100      	bne.n	8001bd8 <__aeabi_ddiv+0x68>
 8001bd6:	e09e      	b.n	8001d16 <__aeabi_ddiv+0x1a6>
 8001bd8:	4642      	mov	r2, r8
 8001bda:	00d1      	lsls	r1, r2, #3
 8001bdc:	2280      	movs	r2, #128	; 0x80
 8001bde:	0412      	lsls	r2, r2, #16
 8001be0:	430a      	orrs	r2, r1
 8001be2:	4651      	mov	r1, sl
 8001be4:	0f49      	lsrs	r1, r1, #29
 8001be6:	4311      	orrs	r1, r2
 8001be8:	468b      	mov	fp, r1
 8001bea:	4981      	ldr	r1, [pc, #516]	; (8001df0 <__aeabi_ddiv+0x280>)
 8001bec:	4652      	mov	r2, sl
 8001bee:	468c      	mov	ip, r1
 8001bf0:	9900      	ldr	r1, [sp, #0]
 8001bf2:	4463      	add	r3, ip
 8001bf4:	1acb      	subs	r3, r1, r3
 8001bf6:	2100      	movs	r1, #0
 8001bf8:	00d2      	lsls	r2, r2, #3
 8001bfa:	9300      	str	r3, [sp, #0]
 8001bfc:	002b      	movs	r3, r5
 8001bfe:	4063      	eors	r3, r4
 8001c00:	469a      	mov	sl, r3
 8001c02:	2e0f      	cmp	r6, #15
 8001c04:	d900      	bls.n	8001c08 <__aeabi_ddiv+0x98>
 8001c06:	e105      	b.n	8001e14 <__aeabi_ddiv+0x2a4>
 8001c08:	4b7a      	ldr	r3, [pc, #488]	; (8001df4 <__aeabi_ddiv+0x284>)
 8001c0a:	00b6      	lsls	r6, r6, #2
 8001c0c:	599b      	ldr	r3, [r3, r6]
 8001c0e:	469f      	mov	pc, r3
 8001c10:	465b      	mov	r3, fp
 8001c12:	4333      	orrs	r3, r6
 8001c14:	4699      	mov	r9, r3
 8001c16:	d000      	beq.n	8001c1a <__aeabi_ddiv+0xaa>
 8001c18:	e0b8      	b.n	8001d8c <__aeabi_ddiv+0x21c>
 8001c1a:	2302      	movs	r3, #2
 8001c1c:	2608      	movs	r6, #8
 8001c1e:	2700      	movs	r7, #0
 8001c20:	9000      	str	r0, [sp, #0]
 8001c22:	9302      	str	r3, [sp, #8]
 8001c24:	e7ca      	b.n	8001bbc <__aeabi_ddiv+0x4c>
 8001c26:	46cb      	mov	fp, r9
 8001c28:	003a      	movs	r2, r7
 8001c2a:	9902      	ldr	r1, [sp, #8]
 8001c2c:	9501      	str	r5, [sp, #4]
 8001c2e:	9b01      	ldr	r3, [sp, #4]
 8001c30:	469a      	mov	sl, r3
 8001c32:	2902      	cmp	r1, #2
 8001c34:	d027      	beq.n	8001c86 <__aeabi_ddiv+0x116>
 8001c36:	2903      	cmp	r1, #3
 8001c38:	d100      	bne.n	8001c3c <__aeabi_ddiv+0xcc>
 8001c3a:	e280      	b.n	800213e <__aeabi_ddiv+0x5ce>
 8001c3c:	2901      	cmp	r1, #1
 8001c3e:	d044      	beq.n	8001cca <__aeabi_ddiv+0x15a>
 8001c40:	496d      	ldr	r1, [pc, #436]	; (8001df8 <__aeabi_ddiv+0x288>)
 8001c42:	9b00      	ldr	r3, [sp, #0]
 8001c44:	468c      	mov	ip, r1
 8001c46:	4463      	add	r3, ip
 8001c48:	001c      	movs	r4, r3
 8001c4a:	2c00      	cmp	r4, #0
 8001c4c:	dd38      	ble.n	8001cc0 <__aeabi_ddiv+0x150>
 8001c4e:	0753      	lsls	r3, r2, #29
 8001c50:	d000      	beq.n	8001c54 <__aeabi_ddiv+0xe4>
 8001c52:	e213      	b.n	800207c <__aeabi_ddiv+0x50c>
 8001c54:	08d2      	lsrs	r2, r2, #3
 8001c56:	465b      	mov	r3, fp
 8001c58:	01db      	lsls	r3, r3, #7
 8001c5a:	d509      	bpl.n	8001c70 <__aeabi_ddiv+0x100>
 8001c5c:	4659      	mov	r1, fp
 8001c5e:	4b67      	ldr	r3, [pc, #412]	; (8001dfc <__aeabi_ddiv+0x28c>)
 8001c60:	4019      	ands	r1, r3
 8001c62:	468b      	mov	fp, r1
 8001c64:	2180      	movs	r1, #128	; 0x80
 8001c66:	00c9      	lsls	r1, r1, #3
 8001c68:	468c      	mov	ip, r1
 8001c6a:	9b00      	ldr	r3, [sp, #0]
 8001c6c:	4463      	add	r3, ip
 8001c6e:	001c      	movs	r4, r3
 8001c70:	4b63      	ldr	r3, [pc, #396]	; (8001e00 <__aeabi_ddiv+0x290>)
 8001c72:	429c      	cmp	r4, r3
 8001c74:	dc07      	bgt.n	8001c86 <__aeabi_ddiv+0x116>
 8001c76:	465b      	mov	r3, fp
 8001c78:	0564      	lsls	r4, r4, #21
 8001c7a:	075f      	lsls	r7, r3, #29
 8001c7c:	025b      	lsls	r3, r3, #9
 8001c7e:	4317      	orrs	r7, r2
 8001c80:	0b1b      	lsrs	r3, r3, #12
 8001c82:	0d62      	lsrs	r2, r4, #21
 8001c84:	e002      	b.n	8001c8c <__aeabi_ddiv+0x11c>
 8001c86:	2300      	movs	r3, #0
 8001c88:	2700      	movs	r7, #0
 8001c8a:	4a58      	ldr	r2, [pc, #352]	; (8001dec <__aeabi_ddiv+0x27c>)
 8001c8c:	2100      	movs	r1, #0
 8001c8e:	031b      	lsls	r3, r3, #12
 8001c90:	0b1c      	lsrs	r4, r3, #12
 8001c92:	0d0b      	lsrs	r3, r1, #20
 8001c94:	051b      	lsls	r3, r3, #20
 8001c96:	4323      	orrs	r3, r4
 8001c98:	0514      	lsls	r4, r2, #20
 8001c9a:	4a5a      	ldr	r2, [pc, #360]	; (8001e04 <__aeabi_ddiv+0x294>)
 8001c9c:	0038      	movs	r0, r7
 8001c9e:	4013      	ands	r3, r2
 8001ca0:	431c      	orrs	r4, r3
 8001ca2:	4653      	mov	r3, sl
 8001ca4:	0064      	lsls	r4, r4, #1
 8001ca6:	07db      	lsls	r3, r3, #31
 8001ca8:	0864      	lsrs	r4, r4, #1
 8001caa:	431c      	orrs	r4, r3
 8001cac:	0021      	movs	r1, r4
 8001cae:	b005      	add	sp, #20
 8001cb0:	bc3c      	pop	{r2, r3, r4, r5}
 8001cb2:	4690      	mov	r8, r2
 8001cb4:	4699      	mov	r9, r3
 8001cb6:	46a2      	mov	sl, r4
 8001cb8:	46ab      	mov	fp, r5
 8001cba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001cbc:	2201      	movs	r2, #1
 8001cbe:	4252      	negs	r2, r2
 8001cc0:	2301      	movs	r3, #1
 8001cc2:	1b1b      	subs	r3, r3, r4
 8001cc4:	2b38      	cmp	r3, #56	; 0x38
 8001cc6:	dc00      	bgt.n	8001cca <__aeabi_ddiv+0x15a>
 8001cc8:	e1ad      	b.n	8002026 <__aeabi_ddiv+0x4b6>
 8001cca:	2200      	movs	r2, #0
 8001ccc:	2300      	movs	r3, #0
 8001cce:	2700      	movs	r7, #0
 8001cd0:	e7dc      	b.n	8001c8c <__aeabi_ddiv+0x11c>
 8001cd2:	465b      	mov	r3, fp
 8001cd4:	4333      	orrs	r3, r6
 8001cd6:	4699      	mov	r9, r3
 8001cd8:	d05e      	beq.n	8001d98 <__aeabi_ddiv+0x228>
 8001cda:	2e00      	cmp	r6, #0
 8001cdc:	d100      	bne.n	8001ce0 <__aeabi_ddiv+0x170>
 8001cde:	e18a      	b.n	8001ff6 <__aeabi_ddiv+0x486>
 8001ce0:	0030      	movs	r0, r6
 8001ce2:	f001 f9ab 	bl	800303c <__clzsi2>
 8001ce6:	0003      	movs	r3, r0
 8001ce8:	3b0b      	subs	r3, #11
 8001cea:	2b1c      	cmp	r3, #28
 8001cec:	dd00      	ble.n	8001cf0 <__aeabi_ddiv+0x180>
 8001cee:	e17b      	b.n	8001fe8 <__aeabi_ddiv+0x478>
 8001cf0:	221d      	movs	r2, #29
 8001cf2:	1ad3      	subs	r3, r2, r3
 8001cf4:	465a      	mov	r2, fp
 8001cf6:	0001      	movs	r1, r0
 8001cf8:	40da      	lsrs	r2, r3
 8001cfa:	3908      	subs	r1, #8
 8001cfc:	408e      	lsls	r6, r1
 8001cfe:	0013      	movs	r3, r2
 8001d00:	465f      	mov	r7, fp
 8001d02:	4333      	orrs	r3, r6
 8001d04:	4699      	mov	r9, r3
 8001d06:	408f      	lsls	r7, r1
 8001d08:	4b3f      	ldr	r3, [pc, #252]	; (8001e08 <__aeabi_ddiv+0x298>)
 8001d0a:	2600      	movs	r6, #0
 8001d0c:	1a1b      	subs	r3, r3, r0
 8001d0e:	9300      	str	r3, [sp, #0]
 8001d10:	2300      	movs	r3, #0
 8001d12:	9302      	str	r3, [sp, #8]
 8001d14:	e752      	b.n	8001bbc <__aeabi_ddiv+0x4c>
 8001d16:	4641      	mov	r1, r8
 8001d18:	4653      	mov	r3, sl
 8001d1a:	430b      	orrs	r3, r1
 8001d1c:	493b      	ldr	r1, [pc, #236]	; (8001e0c <__aeabi_ddiv+0x29c>)
 8001d1e:	469b      	mov	fp, r3
 8001d20:	468c      	mov	ip, r1
 8001d22:	9b00      	ldr	r3, [sp, #0]
 8001d24:	4463      	add	r3, ip
 8001d26:	9300      	str	r3, [sp, #0]
 8001d28:	465b      	mov	r3, fp
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d13b      	bne.n	8001da6 <__aeabi_ddiv+0x236>
 8001d2e:	2302      	movs	r3, #2
 8001d30:	2200      	movs	r2, #0
 8001d32:	431e      	orrs	r6, r3
 8001d34:	2102      	movs	r1, #2
 8001d36:	e761      	b.n	8001bfc <__aeabi_ddiv+0x8c>
 8001d38:	4643      	mov	r3, r8
 8001d3a:	4313      	orrs	r3, r2
 8001d3c:	469b      	mov	fp, r3
 8001d3e:	d037      	beq.n	8001db0 <__aeabi_ddiv+0x240>
 8001d40:	4643      	mov	r3, r8
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d100      	bne.n	8001d48 <__aeabi_ddiv+0x1d8>
 8001d46:	e162      	b.n	800200e <__aeabi_ddiv+0x49e>
 8001d48:	4640      	mov	r0, r8
 8001d4a:	f001 f977 	bl	800303c <__clzsi2>
 8001d4e:	0003      	movs	r3, r0
 8001d50:	3b0b      	subs	r3, #11
 8001d52:	2b1c      	cmp	r3, #28
 8001d54:	dd00      	ble.n	8001d58 <__aeabi_ddiv+0x1e8>
 8001d56:	e153      	b.n	8002000 <__aeabi_ddiv+0x490>
 8001d58:	0002      	movs	r2, r0
 8001d5a:	4641      	mov	r1, r8
 8001d5c:	3a08      	subs	r2, #8
 8001d5e:	4091      	lsls	r1, r2
 8001d60:	4688      	mov	r8, r1
 8001d62:	211d      	movs	r1, #29
 8001d64:	1acb      	subs	r3, r1, r3
 8001d66:	4651      	mov	r1, sl
 8001d68:	40d9      	lsrs	r1, r3
 8001d6a:	000b      	movs	r3, r1
 8001d6c:	4641      	mov	r1, r8
 8001d6e:	430b      	orrs	r3, r1
 8001d70:	469b      	mov	fp, r3
 8001d72:	4653      	mov	r3, sl
 8001d74:	4093      	lsls	r3, r2
 8001d76:	001a      	movs	r2, r3
 8001d78:	9b00      	ldr	r3, [sp, #0]
 8001d7a:	4925      	ldr	r1, [pc, #148]	; (8001e10 <__aeabi_ddiv+0x2a0>)
 8001d7c:	469c      	mov	ip, r3
 8001d7e:	4460      	add	r0, ip
 8001d80:	0003      	movs	r3, r0
 8001d82:	468c      	mov	ip, r1
 8001d84:	4463      	add	r3, ip
 8001d86:	9300      	str	r3, [sp, #0]
 8001d88:	2100      	movs	r1, #0
 8001d8a:	e737      	b.n	8001bfc <__aeabi_ddiv+0x8c>
 8001d8c:	2303      	movs	r3, #3
 8001d8e:	46b1      	mov	r9, r6
 8001d90:	9000      	str	r0, [sp, #0]
 8001d92:	260c      	movs	r6, #12
 8001d94:	9302      	str	r3, [sp, #8]
 8001d96:	e711      	b.n	8001bbc <__aeabi_ddiv+0x4c>
 8001d98:	2300      	movs	r3, #0
 8001d9a:	9300      	str	r3, [sp, #0]
 8001d9c:	3301      	adds	r3, #1
 8001d9e:	2604      	movs	r6, #4
 8001da0:	2700      	movs	r7, #0
 8001da2:	9302      	str	r3, [sp, #8]
 8001da4:	e70a      	b.n	8001bbc <__aeabi_ddiv+0x4c>
 8001da6:	2303      	movs	r3, #3
 8001da8:	46c3      	mov	fp, r8
 8001daa:	431e      	orrs	r6, r3
 8001dac:	2103      	movs	r1, #3
 8001dae:	e725      	b.n	8001bfc <__aeabi_ddiv+0x8c>
 8001db0:	3301      	adds	r3, #1
 8001db2:	431e      	orrs	r6, r3
 8001db4:	2200      	movs	r2, #0
 8001db6:	2101      	movs	r1, #1
 8001db8:	e720      	b.n	8001bfc <__aeabi_ddiv+0x8c>
 8001dba:	2300      	movs	r3, #0
 8001dbc:	469a      	mov	sl, r3
 8001dbe:	2380      	movs	r3, #128	; 0x80
 8001dc0:	2700      	movs	r7, #0
 8001dc2:	031b      	lsls	r3, r3, #12
 8001dc4:	4a09      	ldr	r2, [pc, #36]	; (8001dec <__aeabi_ddiv+0x27c>)
 8001dc6:	e761      	b.n	8001c8c <__aeabi_ddiv+0x11c>
 8001dc8:	2380      	movs	r3, #128	; 0x80
 8001dca:	4649      	mov	r1, r9
 8001dcc:	031b      	lsls	r3, r3, #12
 8001dce:	4219      	tst	r1, r3
 8001dd0:	d100      	bne.n	8001dd4 <__aeabi_ddiv+0x264>
 8001dd2:	e0e2      	b.n	8001f9a <__aeabi_ddiv+0x42a>
 8001dd4:	4659      	mov	r1, fp
 8001dd6:	4219      	tst	r1, r3
 8001dd8:	d000      	beq.n	8001ddc <__aeabi_ddiv+0x26c>
 8001dda:	e0de      	b.n	8001f9a <__aeabi_ddiv+0x42a>
 8001ddc:	430b      	orrs	r3, r1
 8001dde:	031b      	lsls	r3, r3, #12
 8001de0:	0017      	movs	r7, r2
 8001de2:	0b1b      	lsrs	r3, r3, #12
 8001de4:	46a2      	mov	sl, r4
 8001de6:	4a01      	ldr	r2, [pc, #4]	; (8001dec <__aeabi_ddiv+0x27c>)
 8001de8:	e750      	b.n	8001c8c <__aeabi_ddiv+0x11c>
 8001dea:	46c0      	nop			; (mov r8, r8)
 8001dec:	000007ff 	.word	0x000007ff
 8001df0:	fffffc01 	.word	0xfffffc01
 8001df4:	0800b1cc 	.word	0x0800b1cc
 8001df8:	000003ff 	.word	0x000003ff
 8001dfc:	feffffff 	.word	0xfeffffff
 8001e00:	000007fe 	.word	0x000007fe
 8001e04:	800fffff 	.word	0x800fffff
 8001e08:	fffffc0d 	.word	0xfffffc0d
 8001e0c:	fffff801 	.word	0xfffff801
 8001e10:	000003f3 	.word	0x000003f3
 8001e14:	45d9      	cmp	r9, fp
 8001e16:	d900      	bls.n	8001e1a <__aeabi_ddiv+0x2aa>
 8001e18:	e0cb      	b.n	8001fb2 <__aeabi_ddiv+0x442>
 8001e1a:	d100      	bne.n	8001e1e <__aeabi_ddiv+0x2ae>
 8001e1c:	e0c6      	b.n	8001fac <__aeabi_ddiv+0x43c>
 8001e1e:	003c      	movs	r4, r7
 8001e20:	4648      	mov	r0, r9
 8001e22:	2700      	movs	r7, #0
 8001e24:	9b00      	ldr	r3, [sp, #0]
 8001e26:	3b01      	subs	r3, #1
 8001e28:	9300      	str	r3, [sp, #0]
 8001e2a:	465b      	mov	r3, fp
 8001e2c:	0e16      	lsrs	r6, r2, #24
 8001e2e:	021b      	lsls	r3, r3, #8
 8001e30:	431e      	orrs	r6, r3
 8001e32:	0213      	lsls	r3, r2, #8
 8001e34:	4698      	mov	r8, r3
 8001e36:	0433      	lsls	r3, r6, #16
 8001e38:	0c1b      	lsrs	r3, r3, #16
 8001e3a:	4699      	mov	r9, r3
 8001e3c:	0c31      	lsrs	r1, r6, #16
 8001e3e:	9101      	str	r1, [sp, #4]
 8001e40:	f7fe f9e8 	bl	8000214 <__aeabi_uidivmod>
 8001e44:	464a      	mov	r2, r9
 8001e46:	4342      	muls	r2, r0
 8001e48:	040b      	lsls	r3, r1, #16
 8001e4a:	0c21      	lsrs	r1, r4, #16
 8001e4c:	0005      	movs	r5, r0
 8001e4e:	4319      	orrs	r1, r3
 8001e50:	428a      	cmp	r2, r1
 8001e52:	d907      	bls.n	8001e64 <__aeabi_ddiv+0x2f4>
 8001e54:	1989      	adds	r1, r1, r6
 8001e56:	3d01      	subs	r5, #1
 8001e58:	428e      	cmp	r6, r1
 8001e5a:	d803      	bhi.n	8001e64 <__aeabi_ddiv+0x2f4>
 8001e5c:	428a      	cmp	r2, r1
 8001e5e:	d901      	bls.n	8001e64 <__aeabi_ddiv+0x2f4>
 8001e60:	1e85      	subs	r5, r0, #2
 8001e62:	1989      	adds	r1, r1, r6
 8001e64:	1a88      	subs	r0, r1, r2
 8001e66:	9901      	ldr	r1, [sp, #4]
 8001e68:	f7fe f9d4 	bl	8000214 <__aeabi_uidivmod>
 8001e6c:	0409      	lsls	r1, r1, #16
 8001e6e:	468c      	mov	ip, r1
 8001e70:	464a      	mov	r2, r9
 8001e72:	0421      	lsls	r1, r4, #16
 8001e74:	4664      	mov	r4, ip
 8001e76:	4342      	muls	r2, r0
 8001e78:	0c09      	lsrs	r1, r1, #16
 8001e7a:	0003      	movs	r3, r0
 8001e7c:	4321      	orrs	r1, r4
 8001e7e:	428a      	cmp	r2, r1
 8001e80:	d904      	bls.n	8001e8c <__aeabi_ddiv+0x31c>
 8001e82:	1989      	adds	r1, r1, r6
 8001e84:	3b01      	subs	r3, #1
 8001e86:	428e      	cmp	r6, r1
 8001e88:	d800      	bhi.n	8001e8c <__aeabi_ddiv+0x31c>
 8001e8a:	e0f1      	b.n	8002070 <__aeabi_ddiv+0x500>
 8001e8c:	042d      	lsls	r5, r5, #16
 8001e8e:	431d      	orrs	r5, r3
 8001e90:	46ab      	mov	fp, r5
 8001e92:	4643      	mov	r3, r8
 8001e94:	1a89      	subs	r1, r1, r2
 8001e96:	4642      	mov	r2, r8
 8001e98:	0c28      	lsrs	r0, r5, #16
 8001e9a:	0412      	lsls	r2, r2, #16
 8001e9c:	0c1d      	lsrs	r5, r3, #16
 8001e9e:	465b      	mov	r3, fp
 8001ea0:	0c14      	lsrs	r4, r2, #16
 8001ea2:	0022      	movs	r2, r4
 8001ea4:	041b      	lsls	r3, r3, #16
 8001ea6:	0c1b      	lsrs	r3, r3, #16
 8001ea8:	435a      	muls	r2, r3
 8001eaa:	9403      	str	r4, [sp, #12]
 8001eac:	436b      	muls	r3, r5
 8001eae:	4344      	muls	r4, r0
 8001eb0:	9502      	str	r5, [sp, #8]
 8001eb2:	4368      	muls	r0, r5
 8001eb4:	191b      	adds	r3, r3, r4
 8001eb6:	0c15      	lsrs	r5, r2, #16
 8001eb8:	18eb      	adds	r3, r5, r3
 8001eba:	429c      	cmp	r4, r3
 8001ebc:	d903      	bls.n	8001ec6 <__aeabi_ddiv+0x356>
 8001ebe:	2480      	movs	r4, #128	; 0x80
 8001ec0:	0264      	lsls	r4, r4, #9
 8001ec2:	46a4      	mov	ip, r4
 8001ec4:	4460      	add	r0, ip
 8001ec6:	0c1c      	lsrs	r4, r3, #16
 8001ec8:	0415      	lsls	r5, r2, #16
 8001eca:	041b      	lsls	r3, r3, #16
 8001ecc:	0c2d      	lsrs	r5, r5, #16
 8001ece:	1820      	adds	r0, r4, r0
 8001ed0:	195d      	adds	r5, r3, r5
 8001ed2:	4281      	cmp	r1, r0
 8001ed4:	d377      	bcc.n	8001fc6 <__aeabi_ddiv+0x456>
 8001ed6:	d073      	beq.n	8001fc0 <__aeabi_ddiv+0x450>
 8001ed8:	1a0c      	subs	r4, r1, r0
 8001eda:	4aa2      	ldr	r2, [pc, #648]	; (8002164 <__aeabi_ddiv+0x5f4>)
 8001edc:	1b7d      	subs	r5, r7, r5
 8001ede:	42af      	cmp	r7, r5
 8001ee0:	41bf      	sbcs	r7, r7
 8001ee2:	4694      	mov	ip, r2
 8001ee4:	9b00      	ldr	r3, [sp, #0]
 8001ee6:	427f      	negs	r7, r7
 8001ee8:	4463      	add	r3, ip
 8001eea:	1be0      	subs	r0, r4, r7
 8001eec:	001c      	movs	r4, r3
 8001eee:	4286      	cmp	r6, r0
 8001ef0:	d100      	bne.n	8001ef4 <__aeabi_ddiv+0x384>
 8001ef2:	e0db      	b.n	80020ac <__aeabi_ddiv+0x53c>
 8001ef4:	9901      	ldr	r1, [sp, #4]
 8001ef6:	f7fe f98d 	bl	8000214 <__aeabi_uidivmod>
 8001efa:	464a      	mov	r2, r9
 8001efc:	4342      	muls	r2, r0
 8001efe:	040b      	lsls	r3, r1, #16
 8001f00:	0c29      	lsrs	r1, r5, #16
 8001f02:	0007      	movs	r7, r0
 8001f04:	4319      	orrs	r1, r3
 8001f06:	428a      	cmp	r2, r1
 8001f08:	d907      	bls.n	8001f1a <__aeabi_ddiv+0x3aa>
 8001f0a:	1989      	adds	r1, r1, r6
 8001f0c:	3f01      	subs	r7, #1
 8001f0e:	428e      	cmp	r6, r1
 8001f10:	d803      	bhi.n	8001f1a <__aeabi_ddiv+0x3aa>
 8001f12:	428a      	cmp	r2, r1
 8001f14:	d901      	bls.n	8001f1a <__aeabi_ddiv+0x3aa>
 8001f16:	1e87      	subs	r7, r0, #2
 8001f18:	1989      	adds	r1, r1, r6
 8001f1a:	1a88      	subs	r0, r1, r2
 8001f1c:	9901      	ldr	r1, [sp, #4]
 8001f1e:	f7fe f979 	bl	8000214 <__aeabi_uidivmod>
 8001f22:	0409      	lsls	r1, r1, #16
 8001f24:	464a      	mov	r2, r9
 8001f26:	4689      	mov	r9, r1
 8001f28:	0429      	lsls	r1, r5, #16
 8001f2a:	464d      	mov	r5, r9
 8001f2c:	4342      	muls	r2, r0
 8001f2e:	0c09      	lsrs	r1, r1, #16
 8001f30:	0003      	movs	r3, r0
 8001f32:	4329      	orrs	r1, r5
 8001f34:	428a      	cmp	r2, r1
 8001f36:	d907      	bls.n	8001f48 <__aeabi_ddiv+0x3d8>
 8001f38:	1989      	adds	r1, r1, r6
 8001f3a:	3b01      	subs	r3, #1
 8001f3c:	428e      	cmp	r6, r1
 8001f3e:	d803      	bhi.n	8001f48 <__aeabi_ddiv+0x3d8>
 8001f40:	428a      	cmp	r2, r1
 8001f42:	d901      	bls.n	8001f48 <__aeabi_ddiv+0x3d8>
 8001f44:	1e83      	subs	r3, r0, #2
 8001f46:	1989      	adds	r1, r1, r6
 8001f48:	043f      	lsls	r7, r7, #16
 8001f4a:	1a89      	subs	r1, r1, r2
 8001f4c:	003a      	movs	r2, r7
 8001f4e:	9f03      	ldr	r7, [sp, #12]
 8001f50:	431a      	orrs	r2, r3
 8001f52:	0038      	movs	r0, r7
 8001f54:	0413      	lsls	r3, r2, #16
 8001f56:	0c1b      	lsrs	r3, r3, #16
 8001f58:	4358      	muls	r0, r3
 8001f5a:	4681      	mov	r9, r0
 8001f5c:	9802      	ldr	r0, [sp, #8]
 8001f5e:	0c15      	lsrs	r5, r2, #16
 8001f60:	436f      	muls	r7, r5
 8001f62:	4343      	muls	r3, r0
 8001f64:	4345      	muls	r5, r0
 8001f66:	4648      	mov	r0, r9
 8001f68:	0c00      	lsrs	r0, r0, #16
 8001f6a:	4684      	mov	ip, r0
 8001f6c:	19db      	adds	r3, r3, r7
 8001f6e:	4463      	add	r3, ip
 8001f70:	429f      	cmp	r7, r3
 8001f72:	d903      	bls.n	8001f7c <__aeabi_ddiv+0x40c>
 8001f74:	2080      	movs	r0, #128	; 0x80
 8001f76:	0240      	lsls	r0, r0, #9
 8001f78:	4684      	mov	ip, r0
 8001f7a:	4465      	add	r5, ip
 8001f7c:	4648      	mov	r0, r9
 8001f7e:	0c1f      	lsrs	r7, r3, #16
 8001f80:	0400      	lsls	r0, r0, #16
 8001f82:	041b      	lsls	r3, r3, #16
 8001f84:	0c00      	lsrs	r0, r0, #16
 8001f86:	197d      	adds	r5, r7, r5
 8001f88:	1818      	adds	r0, r3, r0
 8001f8a:	42a9      	cmp	r1, r5
 8001f8c:	d200      	bcs.n	8001f90 <__aeabi_ddiv+0x420>
 8001f8e:	e084      	b.n	800209a <__aeabi_ddiv+0x52a>
 8001f90:	d100      	bne.n	8001f94 <__aeabi_ddiv+0x424>
 8001f92:	e07f      	b.n	8002094 <__aeabi_ddiv+0x524>
 8001f94:	2301      	movs	r3, #1
 8001f96:	431a      	orrs	r2, r3
 8001f98:	e657      	b.n	8001c4a <__aeabi_ddiv+0xda>
 8001f9a:	2380      	movs	r3, #128	; 0x80
 8001f9c:	464a      	mov	r2, r9
 8001f9e:	031b      	lsls	r3, r3, #12
 8001fa0:	4313      	orrs	r3, r2
 8001fa2:	031b      	lsls	r3, r3, #12
 8001fa4:	0b1b      	lsrs	r3, r3, #12
 8001fa6:	46aa      	mov	sl, r5
 8001fa8:	4a6f      	ldr	r2, [pc, #444]	; (8002168 <__aeabi_ddiv+0x5f8>)
 8001faa:	e66f      	b.n	8001c8c <__aeabi_ddiv+0x11c>
 8001fac:	42ba      	cmp	r2, r7
 8001fae:	d900      	bls.n	8001fb2 <__aeabi_ddiv+0x442>
 8001fb0:	e735      	b.n	8001e1e <__aeabi_ddiv+0x2ae>
 8001fb2:	464b      	mov	r3, r9
 8001fb4:	07dc      	lsls	r4, r3, #31
 8001fb6:	0858      	lsrs	r0, r3, #1
 8001fb8:	087b      	lsrs	r3, r7, #1
 8001fba:	431c      	orrs	r4, r3
 8001fbc:	07ff      	lsls	r7, r7, #31
 8001fbe:	e734      	b.n	8001e2a <__aeabi_ddiv+0x2ba>
 8001fc0:	2400      	movs	r4, #0
 8001fc2:	42af      	cmp	r7, r5
 8001fc4:	d289      	bcs.n	8001eda <__aeabi_ddiv+0x36a>
 8001fc6:	4447      	add	r7, r8
 8001fc8:	4547      	cmp	r7, r8
 8001fca:	41a4      	sbcs	r4, r4
 8001fcc:	465b      	mov	r3, fp
 8001fce:	4264      	negs	r4, r4
 8001fd0:	19a4      	adds	r4, r4, r6
 8001fd2:	1864      	adds	r4, r4, r1
 8001fd4:	3b01      	subs	r3, #1
 8001fd6:	42a6      	cmp	r6, r4
 8001fd8:	d21e      	bcs.n	8002018 <__aeabi_ddiv+0x4a8>
 8001fda:	42a0      	cmp	r0, r4
 8001fdc:	d86d      	bhi.n	80020ba <__aeabi_ddiv+0x54a>
 8001fde:	d100      	bne.n	8001fe2 <__aeabi_ddiv+0x472>
 8001fe0:	e0b6      	b.n	8002150 <__aeabi_ddiv+0x5e0>
 8001fe2:	1a24      	subs	r4, r4, r0
 8001fe4:	469b      	mov	fp, r3
 8001fe6:	e778      	b.n	8001eda <__aeabi_ddiv+0x36a>
 8001fe8:	0003      	movs	r3, r0
 8001fea:	465a      	mov	r2, fp
 8001fec:	3b28      	subs	r3, #40	; 0x28
 8001fee:	409a      	lsls	r2, r3
 8001ff0:	2700      	movs	r7, #0
 8001ff2:	4691      	mov	r9, r2
 8001ff4:	e688      	b.n	8001d08 <__aeabi_ddiv+0x198>
 8001ff6:	4658      	mov	r0, fp
 8001ff8:	f001 f820 	bl	800303c <__clzsi2>
 8001ffc:	3020      	adds	r0, #32
 8001ffe:	e672      	b.n	8001ce6 <__aeabi_ddiv+0x176>
 8002000:	0003      	movs	r3, r0
 8002002:	4652      	mov	r2, sl
 8002004:	3b28      	subs	r3, #40	; 0x28
 8002006:	409a      	lsls	r2, r3
 8002008:	4693      	mov	fp, r2
 800200a:	2200      	movs	r2, #0
 800200c:	e6b4      	b.n	8001d78 <__aeabi_ddiv+0x208>
 800200e:	4650      	mov	r0, sl
 8002010:	f001 f814 	bl	800303c <__clzsi2>
 8002014:	3020      	adds	r0, #32
 8002016:	e69a      	b.n	8001d4e <__aeabi_ddiv+0x1de>
 8002018:	42a6      	cmp	r6, r4
 800201a:	d1e2      	bne.n	8001fe2 <__aeabi_ddiv+0x472>
 800201c:	45b8      	cmp	r8, r7
 800201e:	d9dc      	bls.n	8001fda <__aeabi_ddiv+0x46a>
 8002020:	1a34      	subs	r4, r6, r0
 8002022:	469b      	mov	fp, r3
 8002024:	e759      	b.n	8001eda <__aeabi_ddiv+0x36a>
 8002026:	2b1f      	cmp	r3, #31
 8002028:	dc65      	bgt.n	80020f6 <__aeabi_ddiv+0x586>
 800202a:	4c50      	ldr	r4, [pc, #320]	; (800216c <__aeabi_ddiv+0x5fc>)
 800202c:	9900      	ldr	r1, [sp, #0]
 800202e:	46a4      	mov	ip, r4
 8002030:	465c      	mov	r4, fp
 8002032:	4461      	add	r1, ip
 8002034:	0008      	movs	r0, r1
 8002036:	408c      	lsls	r4, r1
 8002038:	0011      	movs	r1, r2
 800203a:	4082      	lsls	r2, r0
 800203c:	40d9      	lsrs	r1, r3
 800203e:	1e50      	subs	r0, r2, #1
 8002040:	4182      	sbcs	r2, r0
 8002042:	430c      	orrs	r4, r1
 8002044:	4314      	orrs	r4, r2
 8002046:	465a      	mov	r2, fp
 8002048:	40da      	lsrs	r2, r3
 800204a:	0013      	movs	r3, r2
 800204c:	0762      	lsls	r2, r4, #29
 800204e:	d009      	beq.n	8002064 <__aeabi_ddiv+0x4f4>
 8002050:	220f      	movs	r2, #15
 8002052:	4022      	ands	r2, r4
 8002054:	2a04      	cmp	r2, #4
 8002056:	d005      	beq.n	8002064 <__aeabi_ddiv+0x4f4>
 8002058:	0022      	movs	r2, r4
 800205a:	1d14      	adds	r4, r2, #4
 800205c:	4294      	cmp	r4, r2
 800205e:	4189      	sbcs	r1, r1
 8002060:	4249      	negs	r1, r1
 8002062:	185b      	adds	r3, r3, r1
 8002064:	021a      	lsls	r2, r3, #8
 8002066:	d562      	bpl.n	800212e <__aeabi_ddiv+0x5be>
 8002068:	2201      	movs	r2, #1
 800206a:	2300      	movs	r3, #0
 800206c:	2700      	movs	r7, #0
 800206e:	e60d      	b.n	8001c8c <__aeabi_ddiv+0x11c>
 8002070:	428a      	cmp	r2, r1
 8002072:	d800      	bhi.n	8002076 <__aeabi_ddiv+0x506>
 8002074:	e70a      	b.n	8001e8c <__aeabi_ddiv+0x31c>
 8002076:	1e83      	subs	r3, r0, #2
 8002078:	1989      	adds	r1, r1, r6
 800207a:	e707      	b.n	8001e8c <__aeabi_ddiv+0x31c>
 800207c:	230f      	movs	r3, #15
 800207e:	4013      	ands	r3, r2
 8002080:	2b04      	cmp	r3, #4
 8002082:	d100      	bne.n	8002086 <__aeabi_ddiv+0x516>
 8002084:	e5e6      	b.n	8001c54 <__aeabi_ddiv+0xe4>
 8002086:	1d17      	adds	r7, r2, #4
 8002088:	4297      	cmp	r7, r2
 800208a:	4192      	sbcs	r2, r2
 800208c:	4253      	negs	r3, r2
 800208e:	449b      	add	fp, r3
 8002090:	08fa      	lsrs	r2, r7, #3
 8002092:	e5e0      	b.n	8001c56 <__aeabi_ddiv+0xe6>
 8002094:	2800      	cmp	r0, #0
 8002096:	d100      	bne.n	800209a <__aeabi_ddiv+0x52a>
 8002098:	e5d7      	b.n	8001c4a <__aeabi_ddiv+0xda>
 800209a:	1871      	adds	r1, r6, r1
 800209c:	1e53      	subs	r3, r2, #1
 800209e:	42b1      	cmp	r1, r6
 80020a0:	d327      	bcc.n	80020f2 <__aeabi_ddiv+0x582>
 80020a2:	42a9      	cmp	r1, r5
 80020a4:	d315      	bcc.n	80020d2 <__aeabi_ddiv+0x562>
 80020a6:	d058      	beq.n	800215a <__aeabi_ddiv+0x5ea>
 80020a8:	001a      	movs	r2, r3
 80020aa:	e773      	b.n	8001f94 <__aeabi_ddiv+0x424>
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	dc00      	bgt.n	80020b2 <__aeabi_ddiv+0x542>
 80020b0:	e604      	b.n	8001cbc <__aeabi_ddiv+0x14c>
 80020b2:	2301      	movs	r3, #1
 80020b4:	2200      	movs	r2, #0
 80020b6:	449b      	add	fp, r3
 80020b8:	e5cd      	b.n	8001c56 <__aeabi_ddiv+0xe6>
 80020ba:	2302      	movs	r3, #2
 80020bc:	4447      	add	r7, r8
 80020be:	4547      	cmp	r7, r8
 80020c0:	4189      	sbcs	r1, r1
 80020c2:	425b      	negs	r3, r3
 80020c4:	469c      	mov	ip, r3
 80020c6:	4249      	negs	r1, r1
 80020c8:	1989      	adds	r1, r1, r6
 80020ca:	190c      	adds	r4, r1, r4
 80020cc:	44e3      	add	fp, ip
 80020ce:	1a24      	subs	r4, r4, r0
 80020d0:	e703      	b.n	8001eda <__aeabi_ddiv+0x36a>
 80020d2:	4643      	mov	r3, r8
 80020d4:	005f      	lsls	r7, r3, #1
 80020d6:	4547      	cmp	r7, r8
 80020d8:	419b      	sbcs	r3, r3
 80020da:	46b8      	mov	r8, r7
 80020dc:	425b      	negs	r3, r3
 80020de:	199e      	adds	r6, r3, r6
 80020e0:	3a02      	subs	r2, #2
 80020e2:	1989      	adds	r1, r1, r6
 80020e4:	42a9      	cmp	r1, r5
 80020e6:	d000      	beq.n	80020ea <__aeabi_ddiv+0x57a>
 80020e8:	e754      	b.n	8001f94 <__aeabi_ddiv+0x424>
 80020ea:	4540      	cmp	r0, r8
 80020ec:	d000      	beq.n	80020f0 <__aeabi_ddiv+0x580>
 80020ee:	e751      	b.n	8001f94 <__aeabi_ddiv+0x424>
 80020f0:	e5ab      	b.n	8001c4a <__aeabi_ddiv+0xda>
 80020f2:	001a      	movs	r2, r3
 80020f4:	e7f6      	b.n	80020e4 <__aeabi_ddiv+0x574>
 80020f6:	211f      	movs	r1, #31
 80020f8:	465f      	mov	r7, fp
 80020fa:	4249      	negs	r1, r1
 80020fc:	1b0c      	subs	r4, r1, r4
 80020fe:	40e7      	lsrs	r7, r4
 8002100:	2b20      	cmp	r3, #32
 8002102:	d007      	beq.n	8002114 <__aeabi_ddiv+0x5a4>
 8002104:	491a      	ldr	r1, [pc, #104]	; (8002170 <__aeabi_ddiv+0x600>)
 8002106:	9b00      	ldr	r3, [sp, #0]
 8002108:	468c      	mov	ip, r1
 800210a:	4463      	add	r3, ip
 800210c:	0018      	movs	r0, r3
 800210e:	465b      	mov	r3, fp
 8002110:	4083      	lsls	r3, r0
 8002112:	431a      	orrs	r2, r3
 8002114:	1e50      	subs	r0, r2, #1
 8002116:	4182      	sbcs	r2, r0
 8002118:	433a      	orrs	r2, r7
 800211a:	2707      	movs	r7, #7
 800211c:	2300      	movs	r3, #0
 800211e:	4017      	ands	r7, r2
 8002120:	d009      	beq.n	8002136 <__aeabi_ddiv+0x5c6>
 8002122:	210f      	movs	r1, #15
 8002124:	2300      	movs	r3, #0
 8002126:	4011      	ands	r1, r2
 8002128:	0014      	movs	r4, r2
 800212a:	2904      	cmp	r1, #4
 800212c:	d195      	bne.n	800205a <__aeabi_ddiv+0x4ea>
 800212e:	0022      	movs	r2, r4
 8002130:	075f      	lsls	r7, r3, #29
 8002132:	025b      	lsls	r3, r3, #9
 8002134:	0b1b      	lsrs	r3, r3, #12
 8002136:	08d2      	lsrs	r2, r2, #3
 8002138:	4317      	orrs	r7, r2
 800213a:	2200      	movs	r2, #0
 800213c:	e5a6      	b.n	8001c8c <__aeabi_ddiv+0x11c>
 800213e:	2380      	movs	r3, #128	; 0x80
 8002140:	4659      	mov	r1, fp
 8002142:	031b      	lsls	r3, r3, #12
 8002144:	430b      	orrs	r3, r1
 8002146:	031b      	lsls	r3, r3, #12
 8002148:	0017      	movs	r7, r2
 800214a:	0b1b      	lsrs	r3, r3, #12
 800214c:	4a06      	ldr	r2, [pc, #24]	; (8002168 <__aeabi_ddiv+0x5f8>)
 800214e:	e59d      	b.n	8001c8c <__aeabi_ddiv+0x11c>
 8002150:	42bd      	cmp	r5, r7
 8002152:	d8b2      	bhi.n	80020ba <__aeabi_ddiv+0x54a>
 8002154:	469b      	mov	fp, r3
 8002156:	2400      	movs	r4, #0
 8002158:	e6bf      	b.n	8001eda <__aeabi_ddiv+0x36a>
 800215a:	4580      	cmp	r8, r0
 800215c:	d3b9      	bcc.n	80020d2 <__aeabi_ddiv+0x562>
 800215e:	001a      	movs	r2, r3
 8002160:	e7c3      	b.n	80020ea <__aeabi_ddiv+0x57a>
 8002162:	46c0      	nop			; (mov r8, r8)
 8002164:	000003ff 	.word	0x000003ff
 8002168:	000007ff 	.word	0x000007ff
 800216c:	0000041e 	.word	0x0000041e
 8002170:	0000043e 	.word	0x0000043e

08002174 <__eqdf2>:
 8002174:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002176:	464f      	mov	r7, r9
 8002178:	4646      	mov	r6, r8
 800217a:	46d6      	mov	lr, sl
 800217c:	4684      	mov	ip, r0
 800217e:	b5c0      	push	{r6, r7, lr}
 8002180:	4680      	mov	r8, r0
 8002182:	4e19      	ldr	r6, [pc, #100]	; (80021e8 <__eqdf2+0x74>)
 8002184:	0318      	lsls	r0, r3, #12
 8002186:	030f      	lsls	r7, r1, #12
 8002188:	004d      	lsls	r5, r1, #1
 800218a:	0b00      	lsrs	r0, r0, #12
 800218c:	005c      	lsls	r4, r3, #1
 800218e:	4682      	mov	sl, r0
 8002190:	0b3f      	lsrs	r7, r7, #12
 8002192:	0d6d      	lsrs	r5, r5, #21
 8002194:	0fc9      	lsrs	r1, r1, #31
 8002196:	4691      	mov	r9, r2
 8002198:	0d64      	lsrs	r4, r4, #21
 800219a:	0fdb      	lsrs	r3, r3, #31
 800219c:	2001      	movs	r0, #1
 800219e:	42b5      	cmp	r5, r6
 80021a0:	d00a      	beq.n	80021b8 <__eqdf2+0x44>
 80021a2:	42b4      	cmp	r4, r6
 80021a4:	d003      	beq.n	80021ae <__eqdf2+0x3a>
 80021a6:	42a5      	cmp	r5, r4
 80021a8:	d101      	bne.n	80021ae <__eqdf2+0x3a>
 80021aa:	4557      	cmp	r7, sl
 80021ac:	d00c      	beq.n	80021c8 <__eqdf2+0x54>
 80021ae:	bc1c      	pop	{r2, r3, r4}
 80021b0:	4690      	mov	r8, r2
 80021b2:	4699      	mov	r9, r3
 80021b4:	46a2      	mov	sl, r4
 80021b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80021b8:	4666      	mov	r6, ip
 80021ba:	433e      	orrs	r6, r7
 80021bc:	d1f7      	bne.n	80021ae <__eqdf2+0x3a>
 80021be:	42ac      	cmp	r4, r5
 80021c0:	d1f5      	bne.n	80021ae <__eqdf2+0x3a>
 80021c2:	4654      	mov	r4, sl
 80021c4:	4314      	orrs	r4, r2
 80021c6:	d1f2      	bne.n	80021ae <__eqdf2+0x3a>
 80021c8:	2001      	movs	r0, #1
 80021ca:	45c8      	cmp	r8, r9
 80021cc:	d1ef      	bne.n	80021ae <__eqdf2+0x3a>
 80021ce:	4299      	cmp	r1, r3
 80021d0:	d007      	beq.n	80021e2 <__eqdf2+0x6e>
 80021d2:	2d00      	cmp	r5, #0
 80021d4:	d1eb      	bne.n	80021ae <__eqdf2+0x3a>
 80021d6:	4663      	mov	r3, ip
 80021d8:	431f      	orrs	r7, r3
 80021da:	0038      	movs	r0, r7
 80021dc:	1e47      	subs	r7, r0, #1
 80021de:	41b8      	sbcs	r0, r7
 80021e0:	e7e5      	b.n	80021ae <__eqdf2+0x3a>
 80021e2:	2000      	movs	r0, #0
 80021e4:	e7e3      	b.n	80021ae <__eqdf2+0x3a>
 80021e6:	46c0      	nop			; (mov r8, r8)
 80021e8:	000007ff 	.word	0x000007ff

080021ec <__gedf2>:
 80021ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80021ee:	464f      	mov	r7, r9
 80021f0:	4646      	mov	r6, r8
 80021f2:	46d6      	mov	lr, sl
 80021f4:	004d      	lsls	r5, r1, #1
 80021f6:	b5c0      	push	{r6, r7, lr}
 80021f8:	030e      	lsls	r6, r1, #12
 80021fa:	0fc9      	lsrs	r1, r1, #31
 80021fc:	468a      	mov	sl, r1
 80021fe:	492c      	ldr	r1, [pc, #176]	; (80022b0 <__gedf2+0xc4>)
 8002200:	031f      	lsls	r7, r3, #12
 8002202:	005c      	lsls	r4, r3, #1
 8002204:	4680      	mov	r8, r0
 8002206:	0b36      	lsrs	r6, r6, #12
 8002208:	0d6d      	lsrs	r5, r5, #21
 800220a:	4691      	mov	r9, r2
 800220c:	0b3f      	lsrs	r7, r7, #12
 800220e:	0d64      	lsrs	r4, r4, #21
 8002210:	0fdb      	lsrs	r3, r3, #31
 8002212:	428d      	cmp	r5, r1
 8002214:	d01e      	beq.n	8002254 <__gedf2+0x68>
 8002216:	428c      	cmp	r4, r1
 8002218:	d016      	beq.n	8002248 <__gedf2+0x5c>
 800221a:	2d00      	cmp	r5, #0
 800221c:	d11e      	bne.n	800225c <__gedf2+0x70>
 800221e:	4330      	orrs	r0, r6
 8002220:	4684      	mov	ip, r0
 8002222:	2c00      	cmp	r4, #0
 8002224:	d101      	bne.n	800222a <__gedf2+0x3e>
 8002226:	433a      	orrs	r2, r7
 8002228:	d023      	beq.n	8002272 <__gedf2+0x86>
 800222a:	4662      	mov	r2, ip
 800222c:	2a00      	cmp	r2, #0
 800222e:	d01a      	beq.n	8002266 <__gedf2+0x7a>
 8002230:	459a      	cmp	sl, r3
 8002232:	d029      	beq.n	8002288 <__gedf2+0x9c>
 8002234:	4651      	mov	r1, sl
 8002236:	2002      	movs	r0, #2
 8002238:	3901      	subs	r1, #1
 800223a:	4008      	ands	r0, r1
 800223c:	3801      	subs	r0, #1
 800223e:	bc1c      	pop	{r2, r3, r4}
 8002240:	4690      	mov	r8, r2
 8002242:	4699      	mov	r9, r3
 8002244:	46a2      	mov	sl, r4
 8002246:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002248:	0039      	movs	r1, r7
 800224a:	4311      	orrs	r1, r2
 800224c:	d0e5      	beq.n	800221a <__gedf2+0x2e>
 800224e:	2002      	movs	r0, #2
 8002250:	4240      	negs	r0, r0
 8002252:	e7f4      	b.n	800223e <__gedf2+0x52>
 8002254:	4330      	orrs	r0, r6
 8002256:	d1fa      	bne.n	800224e <__gedf2+0x62>
 8002258:	42ac      	cmp	r4, r5
 800225a:	d00f      	beq.n	800227c <__gedf2+0x90>
 800225c:	2c00      	cmp	r4, #0
 800225e:	d10f      	bne.n	8002280 <__gedf2+0x94>
 8002260:	433a      	orrs	r2, r7
 8002262:	d0e7      	beq.n	8002234 <__gedf2+0x48>
 8002264:	e00c      	b.n	8002280 <__gedf2+0x94>
 8002266:	2201      	movs	r2, #1
 8002268:	3b01      	subs	r3, #1
 800226a:	4393      	bics	r3, r2
 800226c:	0018      	movs	r0, r3
 800226e:	3001      	adds	r0, #1
 8002270:	e7e5      	b.n	800223e <__gedf2+0x52>
 8002272:	4663      	mov	r3, ip
 8002274:	2000      	movs	r0, #0
 8002276:	2b00      	cmp	r3, #0
 8002278:	d0e1      	beq.n	800223e <__gedf2+0x52>
 800227a:	e7db      	b.n	8002234 <__gedf2+0x48>
 800227c:	433a      	orrs	r2, r7
 800227e:	d1e6      	bne.n	800224e <__gedf2+0x62>
 8002280:	459a      	cmp	sl, r3
 8002282:	d1d7      	bne.n	8002234 <__gedf2+0x48>
 8002284:	42a5      	cmp	r5, r4
 8002286:	dcd5      	bgt.n	8002234 <__gedf2+0x48>
 8002288:	42a5      	cmp	r5, r4
 800228a:	db05      	blt.n	8002298 <__gedf2+0xac>
 800228c:	42be      	cmp	r6, r7
 800228e:	d8d1      	bhi.n	8002234 <__gedf2+0x48>
 8002290:	d008      	beq.n	80022a4 <__gedf2+0xb8>
 8002292:	2000      	movs	r0, #0
 8002294:	42be      	cmp	r6, r7
 8002296:	d2d2      	bcs.n	800223e <__gedf2+0x52>
 8002298:	4650      	mov	r0, sl
 800229a:	2301      	movs	r3, #1
 800229c:	3801      	subs	r0, #1
 800229e:	4398      	bics	r0, r3
 80022a0:	3001      	adds	r0, #1
 80022a2:	e7cc      	b.n	800223e <__gedf2+0x52>
 80022a4:	45c8      	cmp	r8, r9
 80022a6:	d8c5      	bhi.n	8002234 <__gedf2+0x48>
 80022a8:	2000      	movs	r0, #0
 80022aa:	45c8      	cmp	r8, r9
 80022ac:	d3f4      	bcc.n	8002298 <__gedf2+0xac>
 80022ae:	e7c6      	b.n	800223e <__gedf2+0x52>
 80022b0:	000007ff 	.word	0x000007ff

080022b4 <__ledf2>:
 80022b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80022b6:	464f      	mov	r7, r9
 80022b8:	4646      	mov	r6, r8
 80022ba:	46d6      	mov	lr, sl
 80022bc:	004d      	lsls	r5, r1, #1
 80022be:	b5c0      	push	{r6, r7, lr}
 80022c0:	030e      	lsls	r6, r1, #12
 80022c2:	0fc9      	lsrs	r1, r1, #31
 80022c4:	468a      	mov	sl, r1
 80022c6:	492e      	ldr	r1, [pc, #184]	; (8002380 <__ledf2+0xcc>)
 80022c8:	031f      	lsls	r7, r3, #12
 80022ca:	005c      	lsls	r4, r3, #1
 80022cc:	4680      	mov	r8, r0
 80022ce:	0b36      	lsrs	r6, r6, #12
 80022d0:	0d6d      	lsrs	r5, r5, #21
 80022d2:	4691      	mov	r9, r2
 80022d4:	0b3f      	lsrs	r7, r7, #12
 80022d6:	0d64      	lsrs	r4, r4, #21
 80022d8:	0fdb      	lsrs	r3, r3, #31
 80022da:	428d      	cmp	r5, r1
 80022dc:	d018      	beq.n	8002310 <__ledf2+0x5c>
 80022de:	428c      	cmp	r4, r1
 80022e0:	d011      	beq.n	8002306 <__ledf2+0x52>
 80022e2:	2d00      	cmp	r5, #0
 80022e4:	d118      	bne.n	8002318 <__ledf2+0x64>
 80022e6:	4330      	orrs	r0, r6
 80022e8:	4684      	mov	ip, r0
 80022ea:	2c00      	cmp	r4, #0
 80022ec:	d11e      	bne.n	800232c <__ledf2+0x78>
 80022ee:	433a      	orrs	r2, r7
 80022f0:	d11c      	bne.n	800232c <__ledf2+0x78>
 80022f2:	4663      	mov	r3, ip
 80022f4:	2000      	movs	r0, #0
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d030      	beq.n	800235c <__ledf2+0xa8>
 80022fa:	4651      	mov	r1, sl
 80022fc:	2002      	movs	r0, #2
 80022fe:	3901      	subs	r1, #1
 8002300:	4008      	ands	r0, r1
 8002302:	3801      	subs	r0, #1
 8002304:	e02a      	b.n	800235c <__ledf2+0xa8>
 8002306:	0039      	movs	r1, r7
 8002308:	4311      	orrs	r1, r2
 800230a:	d0ea      	beq.n	80022e2 <__ledf2+0x2e>
 800230c:	2002      	movs	r0, #2
 800230e:	e025      	b.n	800235c <__ledf2+0xa8>
 8002310:	4330      	orrs	r0, r6
 8002312:	d1fb      	bne.n	800230c <__ledf2+0x58>
 8002314:	42ac      	cmp	r4, r5
 8002316:	d026      	beq.n	8002366 <__ledf2+0xb2>
 8002318:	2c00      	cmp	r4, #0
 800231a:	d126      	bne.n	800236a <__ledf2+0xb6>
 800231c:	433a      	orrs	r2, r7
 800231e:	d124      	bne.n	800236a <__ledf2+0xb6>
 8002320:	4651      	mov	r1, sl
 8002322:	2002      	movs	r0, #2
 8002324:	3901      	subs	r1, #1
 8002326:	4008      	ands	r0, r1
 8002328:	3801      	subs	r0, #1
 800232a:	e017      	b.n	800235c <__ledf2+0xa8>
 800232c:	4662      	mov	r2, ip
 800232e:	2a00      	cmp	r2, #0
 8002330:	d00f      	beq.n	8002352 <__ledf2+0x9e>
 8002332:	459a      	cmp	sl, r3
 8002334:	d1e1      	bne.n	80022fa <__ledf2+0x46>
 8002336:	42a5      	cmp	r5, r4
 8002338:	db05      	blt.n	8002346 <__ledf2+0x92>
 800233a:	42be      	cmp	r6, r7
 800233c:	d8dd      	bhi.n	80022fa <__ledf2+0x46>
 800233e:	d019      	beq.n	8002374 <__ledf2+0xc0>
 8002340:	2000      	movs	r0, #0
 8002342:	42be      	cmp	r6, r7
 8002344:	d20a      	bcs.n	800235c <__ledf2+0xa8>
 8002346:	4650      	mov	r0, sl
 8002348:	2301      	movs	r3, #1
 800234a:	3801      	subs	r0, #1
 800234c:	4398      	bics	r0, r3
 800234e:	3001      	adds	r0, #1
 8002350:	e004      	b.n	800235c <__ledf2+0xa8>
 8002352:	2201      	movs	r2, #1
 8002354:	3b01      	subs	r3, #1
 8002356:	4393      	bics	r3, r2
 8002358:	0018      	movs	r0, r3
 800235a:	3001      	adds	r0, #1
 800235c:	bc1c      	pop	{r2, r3, r4}
 800235e:	4690      	mov	r8, r2
 8002360:	4699      	mov	r9, r3
 8002362:	46a2      	mov	sl, r4
 8002364:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002366:	433a      	orrs	r2, r7
 8002368:	d1d0      	bne.n	800230c <__ledf2+0x58>
 800236a:	459a      	cmp	sl, r3
 800236c:	d1c5      	bne.n	80022fa <__ledf2+0x46>
 800236e:	42a5      	cmp	r5, r4
 8002370:	dcc3      	bgt.n	80022fa <__ledf2+0x46>
 8002372:	e7e0      	b.n	8002336 <__ledf2+0x82>
 8002374:	45c8      	cmp	r8, r9
 8002376:	d8c0      	bhi.n	80022fa <__ledf2+0x46>
 8002378:	2000      	movs	r0, #0
 800237a:	45c8      	cmp	r8, r9
 800237c:	d3e3      	bcc.n	8002346 <__ledf2+0x92>
 800237e:	e7ed      	b.n	800235c <__ledf2+0xa8>
 8002380:	000007ff 	.word	0x000007ff

08002384 <__aeabi_dmul>:
 8002384:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002386:	4657      	mov	r7, sl
 8002388:	46de      	mov	lr, fp
 800238a:	464e      	mov	r6, r9
 800238c:	4645      	mov	r5, r8
 800238e:	b5e0      	push	{r5, r6, r7, lr}
 8002390:	4683      	mov	fp, r0
 8002392:	0006      	movs	r6, r0
 8002394:	030f      	lsls	r7, r1, #12
 8002396:	0048      	lsls	r0, r1, #1
 8002398:	b087      	sub	sp, #28
 800239a:	4692      	mov	sl, r2
 800239c:	001d      	movs	r5, r3
 800239e:	0b3f      	lsrs	r7, r7, #12
 80023a0:	0d40      	lsrs	r0, r0, #21
 80023a2:	0fcc      	lsrs	r4, r1, #31
 80023a4:	2800      	cmp	r0, #0
 80023a6:	d100      	bne.n	80023aa <__aeabi_dmul+0x26>
 80023a8:	e06f      	b.n	800248a <__aeabi_dmul+0x106>
 80023aa:	4bde      	ldr	r3, [pc, #888]	; (8002724 <__aeabi_dmul+0x3a0>)
 80023ac:	4298      	cmp	r0, r3
 80023ae:	d038      	beq.n	8002422 <__aeabi_dmul+0x9e>
 80023b0:	2380      	movs	r3, #128	; 0x80
 80023b2:	00ff      	lsls	r7, r7, #3
 80023b4:	041b      	lsls	r3, r3, #16
 80023b6:	431f      	orrs	r7, r3
 80023b8:	0f73      	lsrs	r3, r6, #29
 80023ba:	433b      	orrs	r3, r7
 80023bc:	9301      	str	r3, [sp, #4]
 80023be:	4bda      	ldr	r3, [pc, #872]	; (8002728 <__aeabi_dmul+0x3a4>)
 80023c0:	2700      	movs	r7, #0
 80023c2:	4699      	mov	r9, r3
 80023c4:	2300      	movs	r3, #0
 80023c6:	469b      	mov	fp, r3
 80023c8:	00f6      	lsls	r6, r6, #3
 80023ca:	4481      	add	r9, r0
 80023cc:	032b      	lsls	r3, r5, #12
 80023ce:	0069      	lsls	r1, r5, #1
 80023d0:	0b1b      	lsrs	r3, r3, #12
 80023d2:	4652      	mov	r2, sl
 80023d4:	4698      	mov	r8, r3
 80023d6:	0d49      	lsrs	r1, r1, #21
 80023d8:	0fed      	lsrs	r5, r5, #31
 80023da:	2900      	cmp	r1, #0
 80023dc:	d100      	bne.n	80023e0 <__aeabi_dmul+0x5c>
 80023de:	e085      	b.n	80024ec <__aeabi_dmul+0x168>
 80023e0:	4bd0      	ldr	r3, [pc, #832]	; (8002724 <__aeabi_dmul+0x3a0>)
 80023e2:	4299      	cmp	r1, r3
 80023e4:	d100      	bne.n	80023e8 <__aeabi_dmul+0x64>
 80023e6:	e073      	b.n	80024d0 <__aeabi_dmul+0x14c>
 80023e8:	4643      	mov	r3, r8
 80023ea:	00da      	lsls	r2, r3, #3
 80023ec:	2380      	movs	r3, #128	; 0x80
 80023ee:	041b      	lsls	r3, r3, #16
 80023f0:	4313      	orrs	r3, r2
 80023f2:	4652      	mov	r2, sl
 80023f4:	48cc      	ldr	r0, [pc, #816]	; (8002728 <__aeabi_dmul+0x3a4>)
 80023f6:	0f52      	lsrs	r2, r2, #29
 80023f8:	4684      	mov	ip, r0
 80023fa:	4313      	orrs	r3, r2
 80023fc:	4652      	mov	r2, sl
 80023fe:	2000      	movs	r0, #0
 8002400:	4461      	add	r1, ip
 8002402:	00d2      	lsls	r2, r2, #3
 8002404:	4489      	add	r9, r1
 8002406:	0021      	movs	r1, r4
 8002408:	4069      	eors	r1, r5
 800240a:	9100      	str	r1, [sp, #0]
 800240c:	468c      	mov	ip, r1
 800240e:	2101      	movs	r1, #1
 8002410:	4449      	add	r1, r9
 8002412:	468a      	mov	sl, r1
 8002414:	2f0f      	cmp	r7, #15
 8002416:	d900      	bls.n	800241a <__aeabi_dmul+0x96>
 8002418:	e090      	b.n	800253c <__aeabi_dmul+0x1b8>
 800241a:	49c4      	ldr	r1, [pc, #784]	; (800272c <__aeabi_dmul+0x3a8>)
 800241c:	00bf      	lsls	r7, r7, #2
 800241e:	59cf      	ldr	r7, [r1, r7]
 8002420:	46bf      	mov	pc, r7
 8002422:	465b      	mov	r3, fp
 8002424:	433b      	orrs	r3, r7
 8002426:	9301      	str	r3, [sp, #4]
 8002428:	d000      	beq.n	800242c <__aeabi_dmul+0xa8>
 800242a:	e16a      	b.n	8002702 <__aeabi_dmul+0x37e>
 800242c:	2302      	movs	r3, #2
 800242e:	2708      	movs	r7, #8
 8002430:	2600      	movs	r6, #0
 8002432:	4681      	mov	r9, r0
 8002434:	469b      	mov	fp, r3
 8002436:	e7c9      	b.n	80023cc <__aeabi_dmul+0x48>
 8002438:	0032      	movs	r2, r6
 800243a:	4658      	mov	r0, fp
 800243c:	9b01      	ldr	r3, [sp, #4]
 800243e:	4661      	mov	r1, ip
 8002440:	9100      	str	r1, [sp, #0]
 8002442:	2802      	cmp	r0, #2
 8002444:	d100      	bne.n	8002448 <__aeabi_dmul+0xc4>
 8002446:	e075      	b.n	8002534 <__aeabi_dmul+0x1b0>
 8002448:	2803      	cmp	r0, #3
 800244a:	d100      	bne.n	800244e <__aeabi_dmul+0xca>
 800244c:	e1fe      	b.n	800284c <__aeabi_dmul+0x4c8>
 800244e:	2801      	cmp	r0, #1
 8002450:	d000      	beq.n	8002454 <__aeabi_dmul+0xd0>
 8002452:	e12c      	b.n	80026ae <__aeabi_dmul+0x32a>
 8002454:	2300      	movs	r3, #0
 8002456:	2700      	movs	r7, #0
 8002458:	2600      	movs	r6, #0
 800245a:	2500      	movs	r5, #0
 800245c:	033f      	lsls	r7, r7, #12
 800245e:	0d2a      	lsrs	r2, r5, #20
 8002460:	0b3f      	lsrs	r7, r7, #12
 8002462:	48b3      	ldr	r0, [pc, #716]	; (8002730 <__aeabi_dmul+0x3ac>)
 8002464:	0512      	lsls	r2, r2, #20
 8002466:	433a      	orrs	r2, r7
 8002468:	4002      	ands	r2, r0
 800246a:	051b      	lsls	r3, r3, #20
 800246c:	4313      	orrs	r3, r2
 800246e:	9a00      	ldr	r2, [sp, #0]
 8002470:	005b      	lsls	r3, r3, #1
 8002472:	07d1      	lsls	r1, r2, #31
 8002474:	085b      	lsrs	r3, r3, #1
 8002476:	430b      	orrs	r3, r1
 8002478:	0030      	movs	r0, r6
 800247a:	0019      	movs	r1, r3
 800247c:	b007      	add	sp, #28
 800247e:	bc3c      	pop	{r2, r3, r4, r5}
 8002480:	4690      	mov	r8, r2
 8002482:	4699      	mov	r9, r3
 8002484:	46a2      	mov	sl, r4
 8002486:	46ab      	mov	fp, r5
 8002488:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800248a:	465b      	mov	r3, fp
 800248c:	433b      	orrs	r3, r7
 800248e:	9301      	str	r3, [sp, #4]
 8002490:	d100      	bne.n	8002494 <__aeabi_dmul+0x110>
 8002492:	e12f      	b.n	80026f4 <__aeabi_dmul+0x370>
 8002494:	2f00      	cmp	r7, #0
 8002496:	d100      	bne.n	800249a <__aeabi_dmul+0x116>
 8002498:	e1a5      	b.n	80027e6 <__aeabi_dmul+0x462>
 800249a:	0038      	movs	r0, r7
 800249c:	f000 fdce 	bl	800303c <__clzsi2>
 80024a0:	0003      	movs	r3, r0
 80024a2:	3b0b      	subs	r3, #11
 80024a4:	2b1c      	cmp	r3, #28
 80024a6:	dd00      	ble.n	80024aa <__aeabi_dmul+0x126>
 80024a8:	e196      	b.n	80027d8 <__aeabi_dmul+0x454>
 80024aa:	221d      	movs	r2, #29
 80024ac:	1ad3      	subs	r3, r2, r3
 80024ae:	465a      	mov	r2, fp
 80024b0:	0001      	movs	r1, r0
 80024b2:	40da      	lsrs	r2, r3
 80024b4:	465e      	mov	r6, fp
 80024b6:	3908      	subs	r1, #8
 80024b8:	408f      	lsls	r7, r1
 80024ba:	0013      	movs	r3, r2
 80024bc:	408e      	lsls	r6, r1
 80024be:	433b      	orrs	r3, r7
 80024c0:	9301      	str	r3, [sp, #4]
 80024c2:	4b9c      	ldr	r3, [pc, #624]	; (8002734 <__aeabi_dmul+0x3b0>)
 80024c4:	2700      	movs	r7, #0
 80024c6:	1a1b      	subs	r3, r3, r0
 80024c8:	4699      	mov	r9, r3
 80024ca:	2300      	movs	r3, #0
 80024cc:	469b      	mov	fp, r3
 80024ce:	e77d      	b.n	80023cc <__aeabi_dmul+0x48>
 80024d0:	4641      	mov	r1, r8
 80024d2:	4653      	mov	r3, sl
 80024d4:	430b      	orrs	r3, r1
 80024d6:	4993      	ldr	r1, [pc, #588]	; (8002724 <__aeabi_dmul+0x3a0>)
 80024d8:	468c      	mov	ip, r1
 80024da:	44e1      	add	r9, ip
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d000      	beq.n	80024e2 <__aeabi_dmul+0x15e>
 80024e0:	e11a      	b.n	8002718 <__aeabi_dmul+0x394>
 80024e2:	2202      	movs	r2, #2
 80024e4:	2002      	movs	r0, #2
 80024e6:	4317      	orrs	r7, r2
 80024e8:	2200      	movs	r2, #0
 80024ea:	e78c      	b.n	8002406 <__aeabi_dmul+0x82>
 80024ec:	4313      	orrs	r3, r2
 80024ee:	d100      	bne.n	80024f2 <__aeabi_dmul+0x16e>
 80024f0:	e10d      	b.n	800270e <__aeabi_dmul+0x38a>
 80024f2:	4643      	mov	r3, r8
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d100      	bne.n	80024fa <__aeabi_dmul+0x176>
 80024f8:	e181      	b.n	80027fe <__aeabi_dmul+0x47a>
 80024fa:	4640      	mov	r0, r8
 80024fc:	f000 fd9e 	bl	800303c <__clzsi2>
 8002500:	0002      	movs	r2, r0
 8002502:	3a0b      	subs	r2, #11
 8002504:	2a1c      	cmp	r2, #28
 8002506:	dd00      	ble.n	800250a <__aeabi_dmul+0x186>
 8002508:	e172      	b.n	80027f0 <__aeabi_dmul+0x46c>
 800250a:	0001      	movs	r1, r0
 800250c:	4643      	mov	r3, r8
 800250e:	3908      	subs	r1, #8
 8002510:	408b      	lsls	r3, r1
 8002512:	4698      	mov	r8, r3
 8002514:	231d      	movs	r3, #29
 8002516:	1a9a      	subs	r2, r3, r2
 8002518:	4653      	mov	r3, sl
 800251a:	40d3      	lsrs	r3, r2
 800251c:	001a      	movs	r2, r3
 800251e:	4643      	mov	r3, r8
 8002520:	4313      	orrs	r3, r2
 8002522:	4652      	mov	r2, sl
 8002524:	408a      	lsls	r2, r1
 8002526:	4649      	mov	r1, r9
 8002528:	1a08      	subs	r0, r1, r0
 800252a:	4982      	ldr	r1, [pc, #520]	; (8002734 <__aeabi_dmul+0x3b0>)
 800252c:	4689      	mov	r9, r1
 800252e:	4481      	add	r9, r0
 8002530:	2000      	movs	r0, #0
 8002532:	e768      	b.n	8002406 <__aeabi_dmul+0x82>
 8002534:	4b7b      	ldr	r3, [pc, #492]	; (8002724 <__aeabi_dmul+0x3a0>)
 8002536:	2700      	movs	r7, #0
 8002538:	2600      	movs	r6, #0
 800253a:	e78e      	b.n	800245a <__aeabi_dmul+0xd6>
 800253c:	0c14      	lsrs	r4, r2, #16
 800253e:	0412      	lsls	r2, r2, #16
 8002540:	0c12      	lsrs	r2, r2, #16
 8002542:	0011      	movs	r1, r2
 8002544:	0c37      	lsrs	r7, r6, #16
 8002546:	0436      	lsls	r6, r6, #16
 8002548:	0c35      	lsrs	r5, r6, #16
 800254a:	4379      	muls	r1, r7
 800254c:	0028      	movs	r0, r5
 800254e:	468c      	mov	ip, r1
 8002550:	002e      	movs	r6, r5
 8002552:	4360      	muls	r0, r4
 8002554:	4460      	add	r0, ip
 8002556:	4683      	mov	fp, r0
 8002558:	4356      	muls	r6, r2
 800255a:	0021      	movs	r1, r4
 800255c:	0c30      	lsrs	r0, r6, #16
 800255e:	4680      	mov	r8, r0
 8002560:	4658      	mov	r0, fp
 8002562:	4379      	muls	r1, r7
 8002564:	4440      	add	r0, r8
 8002566:	9102      	str	r1, [sp, #8]
 8002568:	4584      	cmp	ip, r0
 800256a:	d906      	bls.n	800257a <__aeabi_dmul+0x1f6>
 800256c:	4688      	mov	r8, r1
 800256e:	2180      	movs	r1, #128	; 0x80
 8002570:	0249      	lsls	r1, r1, #9
 8002572:	468c      	mov	ip, r1
 8002574:	44e0      	add	r8, ip
 8002576:	4641      	mov	r1, r8
 8002578:	9102      	str	r1, [sp, #8]
 800257a:	0436      	lsls	r6, r6, #16
 800257c:	0c01      	lsrs	r1, r0, #16
 800257e:	0c36      	lsrs	r6, r6, #16
 8002580:	0400      	lsls	r0, r0, #16
 8002582:	468b      	mov	fp, r1
 8002584:	1981      	adds	r1, r0, r6
 8002586:	0c1e      	lsrs	r6, r3, #16
 8002588:	041b      	lsls	r3, r3, #16
 800258a:	0c1b      	lsrs	r3, r3, #16
 800258c:	9103      	str	r1, [sp, #12]
 800258e:	0019      	movs	r1, r3
 8002590:	4379      	muls	r1, r7
 8002592:	468c      	mov	ip, r1
 8002594:	0028      	movs	r0, r5
 8002596:	4375      	muls	r5, r6
 8002598:	4465      	add	r5, ip
 800259a:	46a8      	mov	r8, r5
 800259c:	4358      	muls	r0, r3
 800259e:	0c05      	lsrs	r5, r0, #16
 80025a0:	4445      	add	r5, r8
 80025a2:	4377      	muls	r7, r6
 80025a4:	42a9      	cmp	r1, r5
 80025a6:	d903      	bls.n	80025b0 <__aeabi_dmul+0x22c>
 80025a8:	2180      	movs	r1, #128	; 0x80
 80025aa:	0249      	lsls	r1, r1, #9
 80025ac:	468c      	mov	ip, r1
 80025ae:	4467      	add	r7, ip
 80025b0:	0c29      	lsrs	r1, r5, #16
 80025b2:	468c      	mov	ip, r1
 80025b4:	0039      	movs	r1, r7
 80025b6:	0400      	lsls	r0, r0, #16
 80025b8:	0c00      	lsrs	r0, r0, #16
 80025ba:	042d      	lsls	r5, r5, #16
 80025bc:	182d      	adds	r5, r5, r0
 80025be:	4461      	add	r1, ip
 80025c0:	44ab      	add	fp, r5
 80025c2:	9105      	str	r1, [sp, #20]
 80025c4:	4659      	mov	r1, fp
 80025c6:	9104      	str	r1, [sp, #16]
 80025c8:	9901      	ldr	r1, [sp, #4]
 80025ca:	040f      	lsls	r7, r1, #16
 80025cc:	0c3f      	lsrs	r7, r7, #16
 80025ce:	0c08      	lsrs	r0, r1, #16
 80025d0:	0039      	movs	r1, r7
 80025d2:	4351      	muls	r1, r2
 80025d4:	4342      	muls	r2, r0
 80025d6:	4690      	mov	r8, r2
 80025d8:	0002      	movs	r2, r0
 80025da:	468c      	mov	ip, r1
 80025dc:	0c09      	lsrs	r1, r1, #16
 80025de:	468b      	mov	fp, r1
 80025e0:	4362      	muls	r2, r4
 80025e2:	437c      	muls	r4, r7
 80025e4:	4444      	add	r4, r8
 80025e6:	445c      	add	r4, fp
 80025e8:	45a0      	cmp	r8, r4
 80025ea:	d903      	bls.n	80025f4 <__aeabi_dmul+0x270>
 80025ec:	2180      	movs	r1, #128	; 0x80
 80025ee:	0249      	lsls	r1, r1, #9
 80025f0:	4688      	mov	r8, r1
 80025f2:	4442      	add	r2, r8
 80025f4:	0c21      	lsrs	r1, r4, #16
 80025f6:	4688      	mov	r8, r1
 80025f8:	4661      	mov	r1, ip
 80025fa:	0409      	lsls	r1, r1, #16
 80025fc:	0c09      	lsrs	r1, r1, #16
 80025fe:	468c      	mov	ip, r1
 8002600:	0039      	movs	r1, r7
 8002602:	4359      	muls	r1, r3
 8002604:	4343      	muls	r3, r0
 8002606:	4370      	muls	r0, r6
 8002608:	437e      	muls	r6, r7
 800260a:	0c0f      	lsrs	r7, r1, #16
 800260c:	18f6      	adds	r6, r6, r3
 800260e:	0424      	lsls	r4, r4, #16
 8002610:	19be      	adds	r6, r7, r6
 8002612:	4464      	add	r4, ip
 8002614:	4442      	add	r2, r8
 8002616:	468c      	mov	ip, r1
 8002618:	42b3      	cmp	r3, r6
 800261a:	d903      	bls.n	8002624 <__aeabi_dmul+0x2a0>
 800261c:	2380      	movs	r3, #128	; 0x80
 800261e:	025b      	lsls	r3, r3, #9
 8002620:	4698      	mov	r8, r3
 8002622:	4440      	add	r0, r8
 8002624:	9b02      	ldr	r3, [sp, #8]
 8002626:	4661      	mov	r1, ip
 8002628:	4698      	mov	r8, r3
 800262a:	9b04      	ldr	r3, [sp, #16]
 800262c:	0437      	lsls	r7, r6, #16
 800262e:	4443      	add	r3, r8
 8002630:	469b      	mov	fp, r3
 8002632:	45ab      	cmp	fp, r5
 8002634:	41ad      	sbcs	r5, r5
 8002636:	426b      	negs	r3, r5
 8002638:	040d      	lsls	r5, r1, #16
 800263a:	9905      	ldr	r1, [sp, #20]
 800263c:	0c2d      	lsrs	r5, r5, #16
 800263e:	468c      	mov	ip, r1
 8002640:	197f      	adds	r7, r7, r5
 8002642:	4467      	add	r7, ip
 8002644:	18fd      	adds	r5, r7, r3
 8002646:	46a8      	mov	r8, r5
 8002648:	465d      	mov	r5, fp
 800264a:	192d      	adds	r5, r5, r4
 800264c:	42a5      	cmp	r5, r4
 800264e:	41a4      	sbcs	r4, r4
 8002650:	4693      	mov	fp, r2
 8002652:	4264      	negs	r4, r4
 8002654:	46a4      	mov	ip, r4
 8002656:	44c3      	add	fp, r8
 8002658:	44dc      	add	ip, fp
 800265a:	428f      	cmp	r7, r1
 800265c:	41bf      	sbcs	r7, r7
 800265e:	4598      	cmp	r8, r3
 8002660:	419b      	sbcs	r3, r3
 8002662:	4593      	cmp	fp, r2
 8002664:	4192      	sbcs	r2, r2
 8002666:	45a4      	cmp	ip, r4
 8002668:	41a4      	sbcs	r4, r4
 800266a:	425b      	negs	r3, r3
 800266c:	427f      	negs	r7, r7
 800266e:	431f      	orrs	r7, r3
 8002670:	0c36      	lsrs	r6, r6, #16
 8002672:	4252      	negs	r2, r2
 8002674:	4264      	negs	r4, r4
 8002676:	19bf      	adds	r7, r7, r6
 8002678:	4322      	orrs	r2, r4
 800267a:	18bf      	adds	r7, r7, r2
 800267c:	4662      	mov	r2, ip
 800267e:	1838      	adds	r0, r7, r0
 8002680:	0243      	lsls	r3, r0, #9
 8002682:	0dd2      	lsrs	r2, r2, #23
 8002684:	9903      	ldr	r1, [sp, #12]
 8002686:	4313      	orrs	r3, r2
 8002688:	026a      	lsls	r2, r5, #9
 800268a:	430a      	orrs	r2, r1
 800268c:	1e50      	subs	r0, r2, #1
 800268e:	4182      	sbcs	r2, r0
 8002690:	4661      	mov	r1, ip
 8002692:	0ded      	lsrs	r5, r5, #23
 8002694:	432a      	orrs	r2, r5
 8002696:	024e      	lsls	r6, r1, #9
 8002698:	4332      	orrs	r2, r6
 800269a:	01d9      	lsls	r1, r3, #7
 800269c:	d400      	bmi.n	80026a0 <__aeabi_dmul+0x31c>
 800269e:	e0b3      	b.n	8002808 <__aeabi_dmul+0x484>
 80026a0:	2601      	movs	r6, #1
 80026a2:	0850      	lsrs	r0, r2, #1
 80026a4:	4032      	ands	r2, r6
 80026a6:	4302      	orrs	r2, r0
 80026a8:	07de      	lsls	r6, r3, #31
 80026aa:	4332      	orrs	r2, r6
 80026ac:	085b      	lsrs	r3, r3, #1
 80026ae:	4c22      	ldr	r4, [pc, #136]	; (8002738 <__aeabi_dmul+0x3b4>)
 80026b0:	4454      	add	r4, sl
 80026b2:	2c00      	cmp	r4, #0
 80026b4:	dd62      	ble.n	800277c <__aeabi_dmul+0x3f8>
 80026b6:	0751      	lsls	r1, r2, #29
 80026b8:	d009      	beq.n	80026ce <__aeabi_dmul+0x34a>
 80026ba:	200f      	movs	r0, #15
 80026bc:	4010      	ands	r0, r2
 80026be:	2804      	cmp	r0, #4
 80026c0:	d005      	beq.n	80026ce <__aeabi_dmul+0x34a>
 80026c2:	1d10      	adds	r0, r2, #4
 80026c4:	4290      	cmp	r0, r2
 80026c6:	4192      	sbcs	r2, r2
 80026c8:	4252      	negs	r2, r2
 80026ca:	189b      	adds	r3, r3, r2
 80026cc:	0002      	movs	r2, r0
 80026ce:	01d9      	lsls	r1, r3, #7
 80026d0:	d504      	bpl.n	80026dc <__aeabi_dmul+0x358>
 80026d2:	2480      	movs	r4, #128	; 0x80
 80026d4:	4819      	ldr	r0, [pc, #100]	; (800273c <__aeabi_dmul+0x3b8>)
 80026d6:	00e4      	lsls	r4, r4, #3
 80026d8:	4003      	ands	r3, r0
 80026da:	4454      	add	r4, sl
 80026dc:	4818      	ldr	r0, [pc, #96]	; (8002740 <__aeabi_dmul+0x3bc>)
 80026de:	4284      	cmp	r4, r0
 80026e0:	dd00      	ble.n	80026e4 <__aeabi_dmul+0x360>
 80026e2:	e727      	b.n	8002534 <__aeabi_dmul+0x1b0>
 80026e4:	075e      	lsls	r6, r3, #29
 80026e6:	025b      	lsls	r3, r3, #9
 80026e8:	08d2      	lsrs	r2, r2, #3
 80026ea:	0b1f      	lsrs	r7, r3, #12
 80026ec:	0563      	lsls	r3, r4, #21
 80026ee:	4316      	orrs	r6, r2
 80026f0:	0d5b      	lsrs	r3, r3, #21
 80026f2:	e6b2      	b.n	800245a <__aeabi_dmul+0xd6>
 80026f4:	2300      	movs	r3, #0
 80026f6:	4699      	mov	r9, r3
 80026f8:	3301      	adds	r3, #1
 80026fa:	2704      	movs	r7, #4
 80026fc:	2600      	movs	r6, #0
 80026fe:	469b      	mov	fp, r3
 8002700:	e664      	b.n	80023cc <__aeabi_dmul+0x48>
 8002702:	2303      	movs	r3, #3
 8002704:	9701      	str	r7, [sp, #4]
 8002706:	4681      	mov	r9, r0
 8002708:	270c      	movs	r7, #12
 800270a:	469b      	mov	fp, r3
 800270c:	e65e      	b.n	80023cc <__aeabi_dmul+0x48>
 800270e:	2201      	movs	r2, #1
 8002710:	2001      	movs	r0, #1
 8002712:	4317      	orrs	r7, r2
 8002714:	2200      	movs	r2, #0
 8002716:	e676      	b.n	8002406 <__aeabi_dmul+0x82>
 8002718:	2303      	movs	r3, #3
 800271a:	2003      	movs	r0, #3
 800271c:	431f      	orrs	r7, r3
 800271e:	4643      	mov	r3, r8
 8002720:	e671      	b.n	8002406 <__aeabi_dmul+0x82>
 8002722:	46c0      	nop			; (mov r8, r8)
 8002724:	000007ff 	.word	0x000007ff
 8002728:	fffffc01 	.word	0xfffffc01
 800272c:	0800b20c 	.word	0x0800b20c
 8002730:	800fffff 	.word	0x800fffff
 8002734:	fffffc0d 	.word	0xfffffc0d
 8002738:	000003ff 	.word	0x000003ff
 800273c:	feffffff 	.word	0xfeffffff
 8002740:	000007fe 	.word	0x000007fe
 8002744:	2300      	movs	r3, #0
 8002746:	2780      	movs	r7, #128	; 0x80
 8002748:	9300      	str	r3, [sp, #0]
 800274a:	033f      	lsls	r7, r7, #12
 800274c:	2600      	movs	r6, #0
 800274e:	4b43      	ldr	r3, [pc, #268]	; (800285c <__aeabi_dmul+0x4d8>)
 8002750:	e683      	b.n	800245a <__aeabi_dmul+0xd6>
 8002752:	9b01      	ldr	r3, [sp, #4]
 8002754:	0032      	movs	r2, r6
 8002756:	46a4      	mov	ip, r4
 8002758:	4658      	mov	r0, fp
 800275a:	e670      	b.n	800243e <__aeabi_dmul+0xba>
 800275c:	46ac      	mov	ip, r5
 800275e:	e66e      	b.n	800243e <__aeabi_dmul+0xba>
 8002760:	2780      	movs	r7, #128	; 0x80
 8002762:	9901      	ldr	r1, [sp, #4]
 8002764:	033f      	lsls	r7, r7, #12
 8002766:	4239      	tst	r1, r7
 8002768:	d02d      	beq.n	80027c6 <__aeabi_dmul+0x442>
 800276a:	423b      	tst	r3, r7
 800276c:	d12b      	bne.n	80027c6 <__aeabi_dmul+0x442>
 800276e:	431f      	orrs	r7, r3
 8002770:	033f      	lsls	r7, r7, #12
 8002772:	0b3f      	lsrs	r7, r7, #12
 8002774:	9500      	str	r5, [sp, #0]
 8002776:	0016      	movs	r6, r2
 8002778:	4b38      	ldr	r3, [pc, #224]	; (800285c <__aeabi_dmul+0x4d8>)
 800277a:	e66e      	b.n	800245a <__aeabi_dmul+0xd6>
 800277c:	2501      	movs	r5, #1
 800277e:	1b2d      	subs	r5, r5, r4
 8002780:	2d38      	cmp	r5, #56	; 0x38
 8002782:	dd00      	ble.n	8002786 <__aeabi_dmul+0x402>
 8002784:	e666      	b.n	8002454 <__aeabi_dmul+0xd0>
 8002786:	2d1f      	cmp	r5, #31
 8002788:	dc40      	bgt.n	800280c <__aeabi_dmul+0x488>
 800278a:	4835      	ldr	r0, [pc, #212]	; (8002860 <__aeabi_dmul+0x4dc>)
 800278c:	001c      	movs	r4, r3
 800278e:	4450      	add	r0, sl
 8002790:	0016      	movs	r6, r2
 8002792:	4082      	lsls	r2, r0
 8002794:	4084      	lsls	r4, r0
 8002796:	40ee      	lsrs	r6, r5
 8002798:	1e50      	subs	r0, r2, #1
 800279a:	4182      	sbcs	r2, r0
 800279c:	4334      	orrs	r4, r6
 800279e:	4314      	orrs	r4, r2
 80027a0:	40eb      	lsrs	r3, r5
 80027a2:	0762      	lsls	r2, r4, #29
 80027a4:	d009      	beq.n	80027ba <__aeabi_dmul+0x436>
 80027a6:	220f      	movs	r2, #15
 80027a8:	4022      	ands	r2, r4
 80027aa:	2a04      	cmp	r2, #4
 80027ac:	d005      	beq.n	80027ba <__aeabi_dmul+0x436>
 80027ae:	0022      	movs	r2, r4
 80027b0:	1d14      	adds	r4, r2, #4
 80027b2:	4294      	cmp	r4, r2
 80027b4:	4180      	sbcs	r0, r0
 80027b6:	4240      	negs	r0, r0
 80027b8:	181b      	adds	r3, r3, r0
 80027ba:	021a      	lsls	r2, r3, #8
 80027bc:	d53e      	bpl.n	800283c <__aeabi_dmul+0x4b8>
 80027be:	2301      	movs	r3, #1
 80027c0:	2700      	movs	r7, #0
 80027c2:	2600      	movs	r6, #0
 80027c4:	e649      	b.n	800245a <__aeabi_dmul+0xd6>
 80027c6:	2780      	movs	r7, #128	; 0x80
 80027c8:	9b01      	ldr	r3, [sp, #4]
 80027ca:	033f      	lsls	r7, r7, #12
 80027cc:	431f      	orrs	r7, r3
 80027ce:	033f      	lsls	r7, r7, #12
 80027d0:	0b3f      	lsrs	r7, r7, #12
 80027d2:	9400      	str	r4, [sp, #0]
 80027d4:	4b21      	ldr	r3, [pc, #132]	; (800285c <__aeabi_dmul+0x4d8>)
 80027d6:	e640      	b.n	800245a <__aeabi_dmul+0xd6>
 80027d8:	0003      	movs	r3, r0
 80027da:	465a      	mov	r2, fp
 80027dc:	3b28      	subs	r3, #40	; 0x28
 80027de:	409a      	lsls	r2, r3
 80027e0:	2600      	movs	r6, #0
 80027e2:	9201      	str	r2, [sp, #4]
 80027e4:	e66d      	b.n	80024c2 <__aeabi_dmul+0x13e>
 80027e6:	4658      	mov	r0, fp
 80027e8:	f000 fc28 	bl	800303c <__clzsi2>
 80027ec:	3020      	adds	r0, #32
 80027ee:	e657      	b.n	80024a0 <__aeabi_dmul+0x11c>
 80027f0:	0003      	movs	r3, r0
 80027f2:	4652      	mov	r2, sl
 80027f4:	3b28      	subs	r3, #40	; 0x28
 80027f6:	409a      	lsls	r2, r3
 80027f8:	0013      	movs	r3, r2
 80027fa:	2200      	movs	r2, #0
 80027fc:	e693      	b.n	8002526 <__aeabi_dmul+0x1a2>
 80027fe:	4650      	mov	r0, sl
 8002800:	f000 fc1c 	bl	800303c <__clzsi2>
 8002804:	3020      	adds	r0, #32
 8002806:	e67b      	b.n	8002500 <__aeabi_dmul+0x17c>
 8002808:	46ca      	mov	sl, r9
 800280a:	e750      	b.n	80026ae <__aeabi_dmul+0x32a>
 800280c:	201f      	movs	r0, #31
 800280e:	001e      	movs	r6, r3
 8002810:	4240      	negs	r0, r0
 8002812:	1b04      	subs	r4, r0, r4
 8002814:	40e6      	lsrs	r6, r4
 8002816:	2d20      	cmp	r5, #32
 8002818:	d003      	beq.n	8002822 <__aeabi_dmul+0x49e>
 800281a:	4c12      	ldr	r4, [pc, #72]	; (8002864 <__aeabi_dmul+0x4e0>)
 800281c:	4454      	add	r4, sl
 800281e:	40a3      	lsls	r3, r4
 8002820:	431a      	orrs	r2, r3
 8002822:	1e50      	subs	r0, r2, #1
 8002824:	4182      	sbcs	r2, r0
 8002826:	4332      	orrs	r2, r6
 8002828:	2607      	movs	r6, #7
 800282a:	2700      	movs	r7, #0
 800282c:	4016      	ands	r6, r2
 800282e:	d009      	beq.n	8002844 <__aeabi_dmul+0x4c0>
 8002830:	200f      	movs	r0, #15
 8002832:	2300      	movs	r3, #0
 8002834:	4010      	ands	r0, r2
 8002836:	0014      	movs	r4, r2
 8002838:	2804      	cmp	r0, #4
 800283a:	d1b9      	bne.n	80027b0 <__aeabi_dmul+0x42c>
 800283c:	0022      	movs	r2, r4
 800283e:	075e      	lsls	r6, r3, #29
 8002840:	025b      	lsls	r3, r3, #9
 8002842:	0b1f      	lsrs	r7, r3, #12
 8002844:	08d2      	lsrs	r2, r2, #3
 8002846:	4316      	orrs	r6, r2
 8002848:	2300      	movs	r3, #0
 800284a:	e606      	b.n	800245a <__aeabi_dmul+0xd6>
 800284c:	2780      	movs	r7, #128	; 0x80
 800284e:	033f      	lsls	r7, r7, #12
 8002850:	431f      	orrs	r7, r3
 8002852:	033f      	lsls	r7, r7, #12
 8002854:	0b3f      	lsrs	r7, r7, #12
 8002856:	0016      	movs	r6, r2
 8002858:	4b00      	ldr	r3, [pc, #0]	; (800285c <__aeabi_dmul+0x4d8>)
 800285a:	e5fe      	b.n	800245a <__aeabi_dmul+0xd6>
 800285c:	000007ff 	.word	0x000007ff
 8002860:	0000041e 	.word	0x0000041e
 8002864:	0000043e 	.word	0x0000043e

08002868 <__aeabi_dsub>:
 8002868:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800286a:	4657      	mov	r7, sl
 800286c:	464e      	mov	r6, r9
 800286e:	4645      	mov	r5, r8
 8002870:	46de      	mov	lr, fp
 8002872:	000c      	movs	r4, r1
 8002874:	0309      	lsls	r1, r1, #12
 8002876:	b5e0      	push	{r5, r6, r7, lr}
 8002878:	0a49      	lsrs	r1, r1, #9
 800287a:	0f46      	lsrs	r6, r0, #29
 800287c:	005f      	lsls	r7, r3, #1
 800287e:	4331      	orrs	r1, r6
 8002880:	031e      	lsls	r6, r3, #12
 8002882:	0fdb      	lsrs	r3, r3, #31
 8002884:	0a76      	lsrs	r6, r6, #9
 8002886:	469b      	mov	fp, r3
 8002888:	0f53      	lsrs	r3, r2, #29
 800288a:	4333      	orrs	r3, r6
 800288c:	4ec8      	ldr	r6, [pc, #800]	; (8002bb0 <__aeabi_dsub+0x348>)
 800288e:	0065      	lsls	r5, r4, #1
 8002890:	00c0      	lsls	r0, r0, #3
 8002892:	0fe4      	lsrs	r4, r4, #31
 8002894:	00d2      	lsls	r2, r2, #3
 8002896:	0d6d      	lsrs	r5, r5, #21
 8002898:	46a2      	mov	sl, r4
 800289a:	4681      	mov	r9, r0
 800289c:	0d7f      	lsrs	r7, r7, #21
 800289e:	469c      	mov	ip, r3
 80028a0:	4690      	mov	r8, r2
 80028a2:	42b7      	cmp	r7, r6
 80028a4:	d100      	bne.n	80028a8 <__aeabi_dsub+0x40>
 80028a6:	e0b9      	b.n	8002a1c <__aeabi_dsub+0x1b4>
 80028a8:	465b      	mov	r3, fp
 80028aa:	2601      	movs	r6, #1
 80028ac:	4073      	eors	r3, r6
 80028ae:	469b      	mov	fp, r3
 80028b0:	1bee      	subs	r6, r5, r7
 80028b2:	45a3      	cmp	fp, r4
 80028b4:	d100      	bne.n	80028b8 <__aeabi_dsub+0x50>
 80028b6:	e083      	b.n	80029c0 <__aeabi_dsub+0x158>
 80028b8:	2e00      	cmp	r6, #0
 80028ba:	dd63      	ble.n	8002984 <__aeabi_dsub+0x11c>
 80028bc:	2f00      	cmp	r7, #0
 80028be:	d000      	beq.n	80028c2 <__aeabi_dsub+0x5a>
 80028c0:	e0b1      	b.n	8002a26 <__aeabi_dsub+0x1be>
 80028c2:	4663      	mov	r3, ip
 80028c4:	4313      	orrs	r3, r2
 80028c6:	d100      	bne.n	80028ca <__aeabi_dsub+0x62>
 80028c8:	e123      	b.n	8002b12 <__aeabi_dsub+0x2aa>
 80028ca:	1e73      	subs	r3, r6, #1
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d000      	beq.n	80028d2 <__aeabi_dsub+0x6a>
 80028d0:	e1ba      	b.n	8002c48 <__aeabi_dsub+0x3e0>
 80028d2:	1a86      	subs	r6, r0, r2
 80028d4:	4663      	mov	r3, ip
 80028d6:	42b0      	cmp	r0, r6
 80028d8:	4180      	sbcs	r0, r0
 80028da:	2501      	movs	r5, #1
 80028dc:	1ac9      	subs	r1, r1, r3
 80028de:	4240      	negs	r0, r0
 80028e0:	1a09      	subs	r1, r1, r0
 80028e2:	020b      	lsls	r3, r1, #8
 80028e4:	d400      	bmi.n	80028e8 <__aeabi_dsub+0x80>
 80028e6:	e147      	b.n	8002b78 <__aeabi_dsub+0x310>
 80028e8:	0249      	lsls	r1, r1, #9
 80028ea:	0a4b      	lsrs	r3, r1, #9
 80028ec:	4698      	mov	r8, r3
 80028ee:	4643      	mov	r3, r8
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d100      	bne.n	80028f6 <__aeabi_dsub+0x8e>
 80028f4:	e189      	b.n	8002c0a <__aeabi_dsub+0x3a2>
 80028f6:	4640      	mov	r0, r8
 80028f8:	f000 fba0 	bl	800303c <__clzsi2>
 80028fc:	0003      	movs	r3, r0
 80028fe:	3b08      	subs	r3, #8
 8002900:	2b1f      	cmp	r3, #31
 8002902:	dd00      	ble.n	8002906 <__aeabi_dsub+0x9e>
 8002904:	e17c      	b.n	8002c00 <__aeabi_dsub+0x398>
 8002906:	2220      	movs	r2, #32
 8002908:	0030      	movs	r0, r6
 800290a:	1ad2      	subs	r2, r2, r3
 800290c:	4641      	mov	r1, r8
 800290e:	40d0      	lsrs	r0, r2
 8002910:	4099      	lsls	r1, r3
 8002912:	0002      	movs	r2, r0
 8002914:	409e      	lsls	r6, r3
 8002916:	430a      	orrs	r2, r1
 8002918:	429d      	cmp	r5, r3
 800291a:	dd00      	ble.n	800291e <__aeabi_dsub+0xb6>
 800291c:	e16a      	b.n	8002bf4 <__aeabi_dsub+0x38c>
 800291e:	1b5d      	subs	r5, r3, r5
 8002920:	1c6b      	adds	r3, r5, #1
 8002922:	2b1f      	cmp	r3, #31
 8002924:	dd00      	ble.n	8002928 <__aeabi_dsub+0xc0>
 8002926:	e194      	b.n	8002c52 <__aeabi_dsub+0x3ea>
 8002928:	2120      	movs	r1, #32
 800292a:	0010      	movs	r0, r2
 800292c:	0035      	movs	r5, r6
 800292e:	1ac9      	subs	r1, r1, r3
 8002930:	408e      	lsls	r6, r1
 8002932:	40da      	lsrs	r2, r3
 8002934:	4088      	lsls	r0, r1
 8002936:	40dd      	lsrs	r5, r3
 8002938:	1e71      	subs	r1, r6, #1
 800293a:	418e      	sbcs	r6, r1
 800293c:	0011      	movs	r1, r2
 800293e:	2207      	movs	r2, #7
 8002940:	4328      	orrs	r0, r5
 8002942:	2500      	movs	r5, #0
 8002944:	4306      	orrs	r6, r0
 8002946:	4032      	ands	r2, r6
 8002948:	2a00      	cmp	r2, #0
 800294a:	d009      	beq.n	8002960 <__aeabi_dsub+0xf8>
 800294c:	230f      	movs	r3, #15
 800294e:	4033      	ands	r3, r6
 8002950:	2b04      	cmp	r3, #4
 8002952:	d005      	beq.n	8002960 <__aeabi_dsub+0xf8>
 8002954:	1d33      	adds	r3, r6, #4
 8002956:	42b3      	cmp	r3, r6
 8002958:	41b6      	sbcs	r6, r6
 800295a:	4276      	negs	r6, r6
 800295c:	1989      	adds	r1, r1, r6
 800295e:	001e      	movs	r6, r3
 8002960:	020b      	lsls	r3, r1, #8
 8002962:	d400      	bmi.n	8002966 <__aeabi_dsub+0xfe>
 8002964:	e23d      	b.n	8002de2 <__aeabi_dsub+0x57a>
 8002966:	1c6a      	adds	r2, r5, #1
 8002968:	4b91      	ldr	r3, [pc, #580]	; (8002bb0 <__aeabi_dsub+0x348>)
 800296a:	0555      	lsls	r5, r2, #21
 800296c:	0d6d      	lsrs	r5, r5, #21
 800296e:	429a      	cmp	r2, r3
 8002970:	d100      	bne.n	8002974 <__aeabi_dsub+0x10c>
 8002972:	e119      	b.n	8002ba8 <__aeabi_dsub+0x340>
 8002974:	4a8f      	ldr	r2, [pc, #572]	; (8002bb4 <__aeabi_dsub+0x34c>)
 8002976:	08f6      	lsrs	r6, r6, #3
 8002978:	400a      	ands	r2, r1
 800297a:	0757      	lsls	r7, r2, #29
 800297c:	0252      	lsls	r2, r2, #9
 800297e:	4337      	orrs	r7, r6
 8002980:	0b12      	lsrs	r2, r2, #12
 8002982:	e09b      	b.n	8002abc <__aeabi_dsub+0x254>
 8002984:	2e00      	cmp	r6, #0
 8002986:	d000      	beq.n	800298a <__aeabi_dsub+0x122>
 8002988:	e0c5      	b.n	8002b16 <__aeabi_dsub+0x2ae>
 800298a:	1c6e      	adds	r6, r5, #1
 800298c:	0576      	lsls	r6, r6, #21
 800298e:	0d76      	lsrs	r6, r6, #21
 8002990:	2e01      	cmp	r6, #1
 8002992:	dc00      	bgt.n	8002996 <__aeabi_dsub+0x12e>
 8002994:	e148      	b.n	8002c28 <__aeabi_dsub+0x3c0>
 8002996:	4667      	mov	r7, ip
 8002998:	1a86      	subs	r6, r0, r2
 800299a:	1bcb      	subs	r3, r1, r7
 800299c:	42b0      	cmp	r0, r6
 800299e:	41bf      	sbcs	r7, r7
 80029a0:	427f      	negs	r7, r7
 80029a2:	46b8      	mov	r8, r7
 80029a4:	001f      	movs	r7, r3
 80029a6:	4643      	mov	r3, r8
 80029a8:	1aff      	subs	r7, r7, r3
 80029aa:	003b      	movs	r3, r7
 80029ac:	46b8      	mov	r8, r7
 80029ae:	021b      	lsls	r3, r3, #8
 80029b0:	d500      	bpl.n	80029b4 <__aeabi_dsub+0x14c>
 80029b2:	e15f      	b.n	8002c74 <__aeabi_dsub+0x40c>
 80029b4:	4337      	orrs	r7, r6
 80029b6:	d19a      	bne.n	80028ee <__aeabi_dsub+0x86>
 80029b8:	2200      	movs	r2, #0
 80029ba:	2400      	movs	r4, #0
 80029bc:	2500      	movs	r5, #0
 80029be:	e079      	b.n	8002ab4 <__aeabi_dsub+0x24c>
 80029c0:	2e00      	cmp	r6, #0
 80029c2:	dc00      	bgt.n	80029c6 <__aeabi_dsub+0x15e>
 80029c4:	e0fa      	b.n	8002bbc <__aeabi_dsub+0x354>
 80029c6:	2f00      	cmp	r7, #0
 80029c8:	d100      	bne.n	80029cc <__aeabi_dsub+0x164>
 80029ca:	e08d      	b.n	8002ae8 <__aeabi_dsub+0x280>
 80029cc:	4b78      	ldr	r3, [pc, #480]	; (8002bb0 <__aeabi_dsub+0x348>)
 80029ce:	429d      	cmp	r5, r3
 80029d0:	d067      	beq.n	8002aa2 <__aeabi_dsub+0x23a>
 80029d2:	2380      	movs	r3, #128	; 0x80
 80029d4:	4667      	mov	r7, ip
 80029d6:	041b      	lsls	r3, r3, #16
 80029d8:	431f      	orrs	r7, r3
 80029da:	46bc      	mov	ip, r7
 80029dc:	2e38      	cmp	r6, #56	; 0x38
 80029de:	dc00      	bgt.n	80029e2 <__aeabi_dsub+0x17a>
 80029e0:	e152      	b.n	8002c88 <__aeabi_dsub+0x420>
 80029e2:	4663      	mov	r3, ip
 80029e4:	4313      	orrs	r3, r2
 80029e6:	1e5a      	subs	r2, r3, #1
 80029e8:	4193      	sbcs	r3, r2
 80029ea:	181e      	adds	r6, r3, r0
 80029ec:	4286      	cmp	r6, r0
 80029ee:	4180      	sbcs	r0, r0
 80029f0:	4240      	negs	r0, r0
 80029f2:	1809      	adds	r1, r1, r0
 80029f4:	020b      	lsls	r3, r1, #8
 80029f6:	d400      	bmi.n	80029fa <__aeabi_dsub+0x192>
 80029f8:	e0be      	b.n	8002b78 <__aeabi_dsub+0x310>
 80029fa:	4b6d      	ldr	r3, [pc, #436]	; (8002bb0 <__aeabi_dsub+0x348>)
 80029fc:	3501      	adds	r5, #1
 80029fe:	429d      	cmp	r5, r3
 8002a00:	d100      	bne.n	8002a04 <__aeabi_dsub+0x19c>
 8002a02:	e0d2      	b.n	8002baa <__aeabi_dsub+0x342>
 8002a04:	4a6b      	ldr	r2, [pc, #428]	; (8002bb4 <__aeabi_dsub+0x34c>)
 8002a06:	0873      	lsrs	r3, r6, #1
 8002a08:	400a      	ands	r2, r1
 8002a0a:	2101      	movs	r1, #1
 8002a0c:	400e      	ands	r6, r1
 8002a0e:	431e      	orrs	r6, r3
 8002a10:	0851      	lsrs	r1, r2, #1
 8002a12:	07d3      	lsls	r3, r2, #31
 8002a14:	2207      	movs	r2, #7
 8002a16:	431e      	orrs	r6, r3
 8002a18:	4032      	ands	r2, r6
 8002a1a:	e795      	b.n	8002948 <__aeabi_dsub+0xe0>
 8002a1c:	001e      	movs	r6, r3
 8002a1e:	4316      	orrs	r6, r2
 8002a20:	d000      	beq.n	8002a24 <__aeabi_dsub+0x1bc>
 8002a22:	e745      	b.n	80028b0 <__aeabi_dsub+0x48>
 8002a24:	e740      	b.n	80028a8 <__aeabi_dsub+0x40>
 8002a26:	4b62      	ldr	r3, [pc, #392]	; (8002bb0 <__aeabi_dsub+0x348>)
 8002a28:	429d      	cmp	r5, r3
 8002a2a:	d03a      	beq.n	8002aa2 <__aeabi_dsub+0x23a>
 8002a2c:	2380      	movs	r3, #128	; 0x80
 8002a2e:	4667      	mov	r7, ip
 8002a30:	041b      	lsls	r3, r3, #16
 8002a32:	431f      	orrs	r7, r3
 8002a34:	46bc      	mov	ip, r7
 8002a36:	2e38      	cmp	r6, #56	; 0x38
 8002a38:	dd00      	ble.n	8002a3c <__aeabi_dsub+0x1d4>
 8002a3a:	e0eb      	b.n	8002c14 <__aeabi_dsub+0x3ac>
 8002a3c:	2e1f      	cmp	r6, #31
 8002a3e:	dc00      	bgt.n	8002a42 <__aeabi_dsub+0x1da>
 8002a40:	e13a      	b.n	8002cb8 <__aeabi_dsub+0x450>
 8002a42:	0033      	movs	r3, r6
 8002a44:	4667      	mov	r7, ip
 8002a46:	3b20      	subs	r3, #32
 8002a48:	40df      	lsrs	r7, r3
 8002a4a:	003b      	movs	r3, r7
 8002a4c:	2e20      	cmp	r6, #32
 8002a4e:	d005      	beq.n	8002a5c <__aeabi_dsub+0x1f4>
 8002a50:	2740      	movs	r7, #64	; 0x40
 8002a52:	1bbf      	subs	r7, r7, r6
 8002a54:	4666      	mov	r6, ip
 8002a56:	40be      	lsls	r6, r7
 8002a58:	4332      	orrs	r2, r6
 8002a5a:	4690      	mov	r8, r2
 8002a5c:	4646      	mov	r6, r8
 8002a5e:	1e72      	subs	r2, r6, #1
 8002a60:	4196      	sbcs	r6, r2
 8002a62:	4333      	orrs	r3, r6
 8002a64:	e0da      	b.n	8002c1c <__aeabi_dsub+0x3b4>
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d100      	bne.n	8002a6c <__aeabi_dsub+0x204>
 8002a6a:	e214      	b.n	8002e96 <__aeabi_dsub+0x62e>
 8002a6c:	4663      	mov	r3, ip
 8002a6e:	4313      	orrs	r3, r2
 8002a70:	d100      	bne.n	8002a74 <__aeabi_dsub+0x20c>
 8002a72:	e168      	b.n	8002d46 <__aeabi_dsub+0x4de>
 8002a74:	2380      	movs	r3, #128	; 0x80
 8002a76:	074e      	lsls	r6, r1, #29
 8002a78:	08c0      	lsrs	r0, r0, #3
 8002a7a:	08c9      	lsrs	r1, r1, #3
 8002a7c:	031b      	lsls	r3, r3, #12
 8002a7e:	4306      	orrs	r6, r0
 8002a80:	4219      	tst	r1, r3
 8002a82:	d008      	beq.n	8002a96 <__aeabi_dsub+0x22e>
 8002a84:	4660      	mov	r0, ip
 8002a86:	08c0      	lsrs	r0, r0, #3
 8002a88:	4218      	tst	r0, r3
 8002a8a:	d104      	bne.n	8002a96 <__aeabi_dsub+0x22e>
 8002a8c:	4663      	mov	r3, ip
 8002a8e:	0001      	movs	r1, r0
 8002a90:	08d2      	lsrs	r2, r2, #3
 8002a92:	075e      	lsls	r6, r3, #29
 8002a94:	4316      	orrs	r6, r2
 8002a96:	00f3      	lsls	r3, r6, #3
 8002a98:	4699      	mov	r9, r3
 8002a9a:	00c9      	lsls	r1, r1, #3
 8002a9c:	0f72      	lsrs	r2, r6, #29
 8002a9e:	4d44      	ldr	r5, [pc, #272]	; (8002bb0 <__aeabi_dsub+0x348>)
 8002aa0:	4311      	orrs	r1, r2
 8002aa2:	464b      	mov	r3, r9
 8002aa4:	08de      	lsrs	r6, r3, #3
 8002aa6:	4b42      	ldr	r3, [pc, #264]	; (8002bb0 <__aeabi_dsub+0x348>)
 8002aa8:	074f      	lsls	r7, r1, #29
 8002aaa:	4337      	orrs	r7, r6
 8002aac:	08ca      	lsrs	r2, r1, #3
 8002aae:	429d      	cmp	r5, r3
 8002ab0:	d100      	bne.n	8002ab4 <__aeabi_dsub+0x24c>
 8002ab2:	e06e      	b.n	8002b92 <__aeabi_dsub+0x32a>
 8002ab4:	0312      	lsls	r2, r2, #12
 8002ab6:	056d      	lsls	r5, r5, #21
 8002ab8:	0b12      	lsrs	r2, r2, #12
 8002aba:	0d6d      	lsrs	r5, r5, #21
 8002abc:	2100      	movs	r1, #0
 8002abe:	0312      	lsls	r2, r2, #12
 8002ac0:	0b13      	lsrs	r3, r2, #12
 8002ac2:	0d0a      	lsrs	r2, r1, #20
 8002ac4:	0512      	lsls	r2, r2, #20
 8002ac6:	431a      	orrs	r2, r3
 8002ac8:	4b3b      	ldr	r3, [pc, #236]	; (8002bb8 <__aeabi_dsub+0x350>)
 8002aca:	052d      	lsls	r5, r5, #20
 8002acc:	4013      	ands	r3, r2
 8002ace:	432b      	orrs	r3, r5
 8002ad0:	005b      	lsls	r3, r3, #1
 8002ad2:	07e4      	lsls	r4, r4, #31
 8002ad4:	085b      	lsrs	r3, r3, #1
 8002ad6:	4323      	orrs	r3, r4
 8002ad8:	0038      	movs	r0, r7
 8002ada:	0019      	movs	r1, r3
 8002adc:	bc3c      	pop	{r2, r3, r4, r5}
 8002ade:	4690      	mov	r8, r2
 8002ae0:	4699      	mov	r9, r3
 8002ae2:	46a2      	mov	sl, r4
 8002ae4:	46ab      	mov	fp, r5
 8002ae6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002ae8:	4663      	mov	r3, ip
 8002aea:	4313      	orrs	r3, r2
 8002aec:	d011      	beq.n	8002b12 <__aeabi_dsub+0x2aa>
 8002aee:	1e73      	subs	r3, r6, #1
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d000      	beq.n	8002af6 <__aeabi_dsub+0x28e>
 8002af4:	e107      	b.n	8002d06 <__aeabi_dsub+0x49e>
 8002af6:	1886      	adds	r6, r0, r2
 8002af8:	4286      	cmp	r6, r0
 8002afa:	4180      	sbcs	r0, r0
 8002afc:	4461      	add	r1, ip
 8002afe:	4240      	negs	r0, r0
 8002b00:	1809      	adds	r1, r1, r0
 8002b02:	2501      	movs	r5, #1
 8002b04:	020b      	lsls	r3, r1, #8
 8002b06:	d537      	bpl.n	8002b78 <__aeabi_dsub+0x310>
 8002b08:	2502      	movs	r5, #2
 8002b0a:	e77b      	b.n	8002a04 <__aeabi_dsub+0x19c>
 8002b0c:	003e      	movs	r6, r7
 8002b0e:	4661      	mov	r1, ip
 8002b10:	4691      	mov	r9, r2
 8002b12:	0035      	movs	r5, r6
 8002b14:	e7c5      	b.n	8002aa2 <__aeabi_dsub+0x23a>
 8002b16:	465c      	mov	r4, fp
 8002b18:	2d00      	cmp	r5, #0
 8002b1a:	d000      	beq.n	8002b1e <__aeabi_dsub+0x2b6>
 8002b1c:	e0e1      	b.n	8002ce2 <__aeabi_dsub+0x47a>
 8002b1e:	000b      	movs	r3, r1
 8002b20:	4303      	orrs	r3, r0
 8002b22:	d0f3      	beq.n	8002b0c <__aeabi_dsub+0x2a4>
 8002b24:	1c73      	adds	r3, r6, #1
 8002b26:	d100      	bne.n	8002b2a <__aeabi_dsub+0x2c2>
 8002b28:	e1ac      	b.n	8002e84 <__aeabi_dsub+0x61c>
 8002b2a:	4b21      	ldr	r3, [pc, #132]	; (8002bb0 <__aeabi_dsub+0x348>)
 8002b2c:	429f      	cmp	r7, r3
 8002b2e:	d100      	bne.n	8002b32 <__aeabi_dsub+0x2ca>
 8002b30:	e13a      	b.n	8002da8 <__aeabi_dsub+0x540>
 8002b32:	43f3      	mvns	r3, r6
 8002b34:	2b38      	cmp	r3, #56	; 0x38
 8002b36:	dd00      	ble.n	8002b3a <__aeabi_dsub+0x2d2>
 8002b38:	e16f      	b.n	8002e1a <__aeabi_dsub+0x5b2>
 8002b3a:	2b1f      	cmp	r3, #31
 8002b3c:	dd00      	ble.n	8002b40 <__aeabi_dsub+0x2d8>
 8002b3e:	e18c      	b.n	8002e5a <__aeabi_dsub+0x5f2>
 8002b40:	2520      	movs	r5, #32
 8002b42:	000e      	movs	r6, r1
 8002b44:	1aed      	subs	r5, r5, r3
 8002b46:	40ae      	lsls	r6, r5
 8002b48:	46b0      	mov	r8, r6
 8002b4a:	0006      	movs	r6, r0
 8002b4c:	46aa      	mov	sl, r5
 8002b4e:	40de      	lsrs	r6, r3
 8002b50:	4645      	mov	r5, r8
 8002b52:	4335      	orrs	r5, r6
 8002b54:	002e      	movs	r6, r5
 8002b56:	4655      	mov	r5, sl
 8002b58:	40d9      	lsrs	r1, r3
 8002b5a:	40a8      	lsls	r0, r5
 8002b5c:	4663      	mov	r3, ip
 8002b5e:	1e45      	subs	r5, r0, #1
 8002b60:	41a8      	sbcs	r0, r5
 8002b62:	1a5b      	subs	r3, r3, r1
 8002b64:	469c      	mov	ip, r3
 8002b66:	4330      	orrs	r0, r6
 8002b68:	1a16      	subs	r6, r2, r0
 8002b6a:	42b2      	cmp	r2, r6
 8002b6c:	4192      	sbcs	r2, r2
 8002b6e:	4663      	mov	r3, ip
 8002b70:	4252      	negs	r2, r2
 8002b72:	1a99      	subs	r1, r3, r2
 8002b74:	003d      	movs	r5, r7
 8002b76:	e6b4      	b.n	80028e2 <__aeabi_dsub+0x7a>
 8002b78:	2207      	movs	r2, #7
 8002b7a:	4032      	ands	r2, r6
 8002b7c:	2a00      	cmp	r2, #0
 8002b7e:	d000      	beq.n	8002b82 <__aeabi_dsub+0x31a>
 8002b80:	e6e4      	b.n	800294c <__aeabi_dsub+0xe4>
 8002b82:	4b0b      	ldr	r3, [pc, #44]	; (8002bb0 <__aeabi_dsub+0x348>)
 8002b84:	08f6      	lsrs	r6, r6, #3
 8002b86:	074f      	lsls	r7, r1, #29
 8002b88:	4337      	orrs	r7, r6
 8002b8a:	08ca      	lsrs	r2, r1, #3
 8002b8c:	429d      	cmp	r5, r3
 8002b8e:	d000      	beq.n	8002b92 <__aeabi_dsub+0x32a>
 8002b90:	e790      	b.n	8002ab4 <__aeabi_dsub+0x24c>
 8002b92:	003b      	movs	r3, r7
 8002b94:	4313      	orrs	r3, r2
 8002b96:	d100      	bne.n	8002b9a <__aeabi_dsub+0x332>
 8002b98:	e1a6      	b.n	8002ee8 <__aeabi_dsub+0x680>
 8002b9a:	2380      	movs	r3, #128	; 0x80
 8002b9c:	031b      	lsls	r3, r3, #12
 8002b9e:	431a      	orrs	r2, r3
 8002ba0:	0312      	lsls	r2, r2, #12
 8002ba2:	0b12      	lsrs	r2, r2, #12
 8002ba4:	4d02      	ldr	r5, [pc, #8]	; (8002bb0 <__aeabi_dsub+0x348>)
 8002ba6:	e789      	b.n	8002abc <__aeabi_dsub+0x254>
 8002ba8:	0015      	movs	r5, r2
 8002baa:	2200      	movs	r2, #0
 8002bac:	2700      	movs	r7, #0
 8002bae:	e785      	b.n	8002abc <__aeabi_dsub+0x254>
 8002bb0:	000007ff 	.word	0x000007ff
 8002bb4:	ff7fffff 	.word	0xff7fffff
 8002bb8:	800fffff 	.word	0x800fffff
 8002bbc:	2e00      	cmp	r6, #0
 8002bbe:	d000      	beq.n	8002bc2 <__aeabi_dsub+0x35a>
 8002bc0:	e0c7      	b.n	8002d52 <__aeabi_dsub+0x4ea>
 8002bc2:	1c6b      	adds	r3, r5, #1
 8002bc4:	055e      	lsls	r6, r3, #21
 8002bc6:	0d76      	lsrs	r6, r6, #21
 8002bc8:	2e01      	cmp	r6, #1
 8002bca:	dc00      	bgt.n	8002bce <__aeabi_dsub+0x366>
 8002bcc:	e0f0      	b.n	8002db0 <__aeabi_dsub+0x548>
 8002bce:	4dc8      	ldr	r5, [pc, #800]	; (8002ef0 <__aeabi_dsub+0x688>)
 8002bd0:	42ab      	cmp	r3, r5
 8002bd2:	d100      	bne.n	8002bd6 <__aeabi_dsub+0x36e>
 8002bd4:	e0b9      	b.n	8002d4a <__aeabi_dsub+0x4e2>
 8002bd6:	1885      	adds	r5, r0, r2
 8002bd8:	000a      	movs	r2, r1
 8002bda:	4285      	cmp	r5, r0
 8002bdc:	4189      	sbcs	r1, r1
 8002bde:	4462      	add	r2, ip
 8002be0:	4249      	negs	r1, r1
 8002be2:	1851      	adds	r1, r2, r1
 8002be4:	2207      	movs	r2, #7
 8002be6:	07ce      	lsls	r6, r1, #31
 8002be8:	086d      	lsrs	r5, r5, #1
 8002bea:	432e      	orrs	r6, r5
 8002bec:	0849      	lsrs	r1, r1, #1
 8002bee:	4032      	ands	r2, r6
 8002bf0:	001d      	movs	r5, r3
 8002bf2:	e6a9      	b.n	8002948 <__aeabi_dsub+0xe0>
 8002bf4:	49bf      	ldr	r1, [pc, #764]	; (8002ef4 <__aeabi_dsub+0x68c>)
 8002bf6:	1aed      	subs	r5, r5, r3
 8002bf8:	4011      	ands	r1, r2
 8002bfa:	2207      	movs	r2, #7
 8002bfc:	4032      	ands	r2, r6
 8002bfe:	e6a3      	b.n	8002948 <__aeabi_dsub+0xe0>
 8002c00:	0032      	movs	r2, r6
 8002c02:	3828      	subs	r0, #40	; 0x28
 8002c04:	4082      	lsls	r2, r0
 8002c06:	2600      	movs	r6, #0
 8002c08:	e686      	b.n	8002918 <__aeabi_dsub+0xb0>
 8002c0a:	0030      	movs	r0, r6
 8002c0c:	f000 fa16 	bl	800303c <__clzsi2>
 8002c10:	3020      	adds	r0, #32
 8002c12:	e673      	b.n	80028fc <__aeabi_dsub+0x94>
 8002c14:	4663      	mov	r3, ip
 8002c16:	4313      	orrs	r3, r2
 8002c18:	1e5a      	subs	r2, r3, #1
 8002c1a:	4193      	sbcs	r3, r2
 8002c1c:	1ac6      	subs	r6, r0, r3
 8002c1e:	42b0      	cmp	r0, r6
 8002c20:	4180      	sbcs	r0, r0
 8002c22:	4240      	negs	r0, r0
 8002c24:	1a09      	subs	r1, r1, r0
 8002c26:	e65c      	b.n	80028e2 <__aeabi_dsub+0x7a>
 8002c28:	000e      	movs	r6, r1
 8002c2a:	4667      	mov	r7, ip
 8002c2c:	4306      	orrs	r6, r0
 8002c2e:	4317      	orrs	r7, r2
 8002c30:	2d00      	cmp	r5, #0
 8002c32:	d15e      	bne.n	8002cf2 <__aeabi_dsub+0x48a>
 8002c34:	2e00      	cmp	r6, #0
 8002c36:	d000      	beq.n	8002c3a <__aeabi_dsub+0x3d2>
 8002c38:	e0f3      	b.n	8002e22 <__aeabi_dsub+0x5ba>
 8002c3a:	2f00      	cmp	r7, #0
 8002c3c:	d100      	bne.n	8002c40 <__aeabi_dsub+0x3d8>
 8002c3e:	e11e      	b.n	8002e7e <__aeabi_dsub+0x616>
 8002c40:	465c      	mov	r4, fp
 8002c42:	4661      	mov	r1, ip
 8002c44:	4691      	mov	r9, r2
 8002c46:	e72c      	b.n	8002aa2 <__aeabi_dsub+0x23a>
 8002c48:	4fa9      	ldr	r7, [pc, #676]	; (8002ef0 <__aeabi_dsub+0x688>)
 8002c4a:	42be      	cmp	r6, r7
 8002c4c:	d07b      	beq.n	8002d46 <__aeabi_dsub+0x4de>
 8002c4e:	001e      	movs	r6, r3
 8002c50:	e6f1      	b.n	8002a36 <__aeabi_dsub+0x1ce>
 8002c52:	0010      	movs	r0, r2
 8002c54:	3d1f      	subs	r5, #31
 8002c56:	40e8      	lsrs	r0, r5
 8002c58:	2b20      	cmp	r3, #32
 8002c5a:	d003      	beq.n	8002c64 <__aeabi_dsub+0x3fc>
 8002c5c:	2140      	movs	r1, #64	; 0x40
 8002c5e:	1acb      	subs	r3, r1, r3
 8002c60:	409a      	lsls	r2, r3
 8002c62:	4316      	orrs	r6, r2
 8002c64:	1e73      	subs	r3, r6, #1
 8002c66:	419e      	sbcs	r6, r3
 8002c68:	2207      	movs	r2, #7
 8002c6a:	4306      	orrs	r6, r0
 8002c6c:	4032      	ands	r2, r6
 8002c6e:	2100      	movs	r1, #0
 8002c70:	2500      	movs	r5, #0
 8002c72:	e783      	b.n	8002b7c <__aeabi_dsub+0x314>
 8002c74:	1a16      	subs	r6, r2, r0
 8002c76:	4663      	mov	r3, ip
 8002c78:	42b2      	cmp	r2, r6
 8002c7a:	4180      	sbcs	r0, r0
 8002c7c:	1a59      	subs	r1, r3, r1
 8002c7e:	4240      	negs	r0, r0
 8002c80:	1a0b      	subs	r3, r1, r0
 8002c82:	4698      	mov	r8, r3
 8002c84:	465c      	mov	r4, fp
 8002c86:	e632      	b.n	80028ee <__aeabi_dsub+0x86>
 8002c88:	2e1f      	cmp	r6, #31
 8002c8a:	dd00      	ble.n	8002c8e <__aeabi_dsub+0x426>
 8002c8c:	e0ab      	b.n	8002de6 <__aeabi_dsub+0x57e>
 8002c8e:	2720      	movs	r7, #32
 8002c90:	1bbb      	subs	r3, r7, r6
 8002c92:	469a      	mov	sl, r3
 8002c94:	4663      	mov	r3, ip
 8002c96:	4657      	mov	r7, sl
 8002c98:	40bb      	lsls	r3, r7
 8002c9a:	4699      	mov	r9, r3
 8002c9c:	0013      	movs	r3, r2
 8002c9e:	464f      	mov	r7, r9
 8002ca0:	40f3      	lsrs	r3, r6
 8002ca2:	431f      	orrs	r7, r3
 8002ca4:	003b      	movs	r3, r7
 8002ca6:	4657      	mov	r7, sl
 8002ca8:	40ba      	lsls	r2, r7
 8002caa:	1e57      	subs	r7, r2, #1
 8002cac:	41ba      	sbcs	r2, r7
 8002cae:	4313      	orrs	r3, r2
 8002cb0:	4662      	mov	r2, ip
 8002cb2:	40f2      	lsrs	r2, r6
 8002cb4:	1889      	adds	r1, r1, r2
 8002cb6:	e698      	b.n	80029ea <__aeabi_dsub+0x182>
 8002cb8:	2720      	movs	r7, #32
 8002cba:	1bbb      	subs	r3, r7, r6
 8002cbc:	469a      	mov	sl, r3
 8002cbe:	4663      	mov	r3, ip
 8002cc0:	4657      	mov	r7, sl
 8002cc2:	40bb      	lsls	r3, r7
 8002cc4:	4699      	mov	r9, r3
 8002cc6:	0013      	movs	r3, r2
 8002cc8:	464f      	mov	r7, r9
 8002cca:	40f3      	lsrs	r3, r6
 8002ccc:	431f      	orrs	r7, r3
 8002cce:	003b      	movs	r3, r7
 8002cd0:	4657      	mov	r7, sl
 8002cd2:	40ba      	lsls	r2, r7
 8002cd4:	1e57      	subs	r7, r2, #1
 8002cd6:	41ba      	sbcs	r2, r7
 8002cd8:	4313      	orrs	r3, r2
 8002cda:	4662      	mov	r2, ip
 8002cdc:	40f2      	lsrs	r2, r6
 8002cde:	1a89      	subs	r1, r1, r2
 8002ce0:	e79c      	b.n	8002c1c <__aeabi_dsub+0x3b4>
 8002ce2:	4b83      	ldr	r3, [pc, #524]	; (8002ef0 <__aeabi_dsub+0x688>)
 8002ce4:	429f      	cmp	r7, r3
 8002ce6:	d05f      	beq.n	8002da8 <__aeabi_dsub+0x540>
 8002ce8:	2580      	movs	r5, #128	; 0x80
 8002cea:	042d      	lsls	r5, r5, #16
 8002cec:	4273      	negs	r3, r6
 8002cee:	4329      	orrs	r1, r5
 8002cf0:	e720      	b.n	8002b34 <__aeabi_dsub+0x2cc>
 8002cf2:	2e00      	cmp	r6, #0
 8002cf4:	d10c      	bne.n	8002d10 <__aeabi_dsub+0x4a8>
 8002cf6:	2f00      	cmp	r7, #0
 8002cf8:	d100      	bne.n	8002cfc <__aeabi_dsub+0x494>
 8002cfa:	e0d0      	b.n	8002e9e <__aeabi_dsub+0x636>
 8002cfc:	465c      	mov	r4, fp
 8002cfe:	4661      	mov	r1, ip
 8002d00:	4691      	mov	r9, r2
 8002d02:	4d7b      	ldr	r5, [pc, #492]	; (8002ef0 <__aeabi_dsub+0x688>)
 8002d04:	e6cd      	b.n	8002aa2 <__aeabi_dsub+0x23a>
 8002d06:	4f7a      	ldr	r7, [pc, #488]	; (8002ef0 <__aeabi_dsub+0x688>)
 8002d08:	42be      	cmp	r6, r7
 8002d0a:	d01c      	beq.n	8002d46 <__aeabi_dsub+0x4de>
 8002d0c:	001e      	movs	r6, r3
 8002d0e:	e665      	b.n	80029dc <__aeabi_dsub+0x174>
 8002d10:	2f00      	cmp	r7, #0
 8002d12:	d018      	beq.n	8002d46 <__aeabi_dsub+0x4de>
 8002d14:	08c0      	lsrs	r0, r0, #3
 8002d16:	074e      	lsls	r6, r1, #29
 8002d18:	4306      	orrs	r6, r0
 8002d1a:	2080      	movs	r0, #128	; 0x80
 8002d1c:	08c9      	lsrs	r1, r1, #3
 8002d1e:	0300      	lsls	r0, r0, #12
 8002d20:	4201      	tst	r1, r0
 8002d22:	d008      	beq.n	8002d36 <__aeabi_dsub+0x4ce>
 8002d24:	4663      	mov	r3, ip
 8002d26:	08dc      	lsrs	r4, r3, #3
 8002d28:	4204      	tst	r4, r0
 8002d2a:	d104      	bne.n	8002d36 <__aeabi_dsub+0x4ce>
 8002d2c:	0021      	movs	r1, r4
 8002d2e:	46da      	mov	sl, fp
 8002d30:	08d2      	lsrs	r2, r2, #3
 8002d32:	075e      	lsls	r6, r3, #29
 8002d34:	4316      	orrs	r6, r2
 8002d36:	00f3      	lsls	r3, r6, #3
 8002d38:	4699      	mov	r9, r3
 8002d3a:	2401      	movs	r4, #1
 8002d3c:	4653      	mov	r3, sl
 8002d3e:	00c9      	lsls	r1, r1, #3
 8002d40:	0f72      	lsrs	r2, r6, #29
 8002d42:	4311      	orrs	r1, r2
 8002d44:	401c      	ands	r4, r3
 8002d46:	4d6a      	ldr	r5, [pc, #424]	; (8002ef0 <__aeabi_dsub+0x688>)
 8002d48:	e6ab      	b.n	8002aa2 <__aeabi_dsub+0x23a>
 8002d4a:	001d      	movs	r5, r3
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	2700      	movs	r7, #0
 8002d50:	e6b4      	b.n	8002abc <__aeabi_dsub+0x254>
 8002d52:	2d00      	cmp	r5, #0
 8002d54:	d159      	bne.n	8002e0a <__aeabi_dsub+0x5a2>
 8002d56:	000b      	movs	r3, r1
 8002d58:	4303      	orrs	r3, r0
 8002d5a:	d100      	bne.n	8002d5e <__aeabi_dsub+0x4f6>
 8002d5c:	e6d6      	b.n	8002b0c <__aeabi_dsub+0x2a4>
 8002d5e:	1c73      	adds	r3, r6, #1
 8002d60:	d100      	bne.n	8002d64 <__aeabi_dsub+0x4fc>
 8002d62:	e0b2      	b.n	8002eca <__aeabi_dsub+0x662>
 8002d64:	4b62      	ldr	r3, [pc, #392]	; (8002ef0 <__aeabi_dsub+0x688>)
 8002d66:	429f      	cmp	r7, r3
 8002d68:	d01e      	beq.n	8002da8 <__aeabi_dsub+0x540>
 8002d6a:	43f3      	mvns	r3, r6
 8002d6c:	2b38      	cmp	r3, #56	; 0x38
 8002d6e:	dc6f      	bgt.n	8002e50 <__aeabi_dsub+0x5e8>
 8002d70:	2b1f      	cmp	r3, #31
 8002d72:	dd00      	ble.n	8002d76 <__aeabi_dsub+0x50e>
 8002d74:	e097      	b.n	8002ea6 <__aeabi_dsub+0x63e>
 8002d76:	2520      	movs	r5, #32
 8002d78:	000e      	movs	r6, r1
 8002d7a:	1aed      	subs	r5, r5, r3
 8002d7c:	40ae      	lsls	r6, r5
 8002d7e:	46b0      	mov	r8, r6
 8002d80:	0006      	movs	r6, r0
 8002d82:	46aa      	mov	sl, r5
 8002d84:	40de      	lsrs	r6, r3
 8002d86:	4645      	mov	r5, r8
 8002d88:	4335      	orrs	r5, r6
 8002d8a:	002e      	movs	r6, r5
 8002d8c:	4655      	mov	r5, sl
 8002d8e:	40a8      	lsls	r0, r5
 8002d90:	40d9      	lsrs	r1, r3
 8002d92:	1e45      	subs	r5, r0, #1
 8002d94:	41a8      	sbcs	r0, r5
 8002d96:	448c      	add	ip, r1
 8002d98:	4306      	orrs	r6, r0
 8002d9a:	18b6      	adds	r6, r6, r2
 8002d9c:	4296      	cmp	r6, r2
 8002d9e:	4192      	sbcs	r2, r2
 8002da0:	4251      	negs	r1, r2
 8002da2:	4461      	add	r1, ip
 8002da4:	003d      	movs	r5, r7
 8002da6:	e625      	b.n	80029f4 <__aeabi_dsub+0x18c>
 8002da8:	003d      	movs	r5, r7
 8002daa:	4661      	mov	r1, ip
 8002dac:	4691      	mov	r9, r2
 8002dae:	e678      	b.n	8002aa2 <__aeabi_dsub+0x23a>
 8002db0:	000b      	movs	r3, r1
 8002db2:	4303      	orrs	r3, r0
 8002db4:	2d00      	cmp	r5, #0
 8002db6:	d000      	beq.n	8002dba <__aeabi_dsub+0x552>
 8002db8:	e655      	b.n	8002a66 <__aeabi_dsub+0x1fe>
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d0f5      	beq.n	8002daa <__aeabi_dsub+0x542>
 8002dbe:	4663      	mov	r3, ip
 8002dc0:	4313      	orrs	r3, r2
 8002dc2:	d100      	bne.n	8002dc6 <__aeabi_dsub+0x55e>
 8002dc4:	e66d      	b.n	8002aa2 <__aeabi_dsub+0x23a>
 8002dc6:	1886      	adds	r6, r0, r2
 8002dc8:	4286      	cmp	r6, r0
 8002dca:	4180      	sbcs	r0, r0
 8002dcc:	4461      	add	r1, ip
 8002dce:	4240      	negs	r0, r0
 8002dd0:	1809      	adds	r1, r1, r0
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	020b      	lsls	r3, r1, #8
 8002dd6:	d400      	bmi.n	8002dda <__aeabi_dsub+0x572>
 8002dd8:	e6d0      	b.n	8002b7c <__aeabi_dsub+0x314>
 8002dda:	4b46      	ldr	r3, [pc, #280]	; (8002ef4 <__aeabi_dsub+0x68c>)
 8002ddc:	3501      	adds	r5, #1
 8002dde:	4019      	ands	r1, r3
 8002de0:	e5b2      	b.n	8002948 <__aeabi_dsub+0xe0>
 8002de2:	46b1      	mov	r9, r6
 8002de4:	e65d      	b.n	8002aa2 <__aeabi_dsub+0x23a>
 8002de6:	0033      	movs	r3, r6
 8002de8:	4667      	mov	r7, ip
 8002dea:	3b20      	subs	r3, #32
 8002dec:	40df      	lsrs	r7, r3
 8002dee:	003b      	movs	r3, r7
 8002df0:	2e20      	cmp	r6, #32
 8002df2:	d005      	beq.n	8002e00 <__aeabi_dsub+0x598>
 8002df4:	2740      	movs	r7, #64	; 0x40
 8002df6:	1bbf      	subs	r7, r7, r6
 8002df8:	4666      	mov	r6, ip
 8002dfa:	40be      	lsls	r6, r7
 8002dfc:	4332      	orrs	r2, r6
 8002dfe:	4690      	mov	r8, r2
 8002e00:	4646      	mov	r6, r8
 8002e02:	1e72      	subs	r2, r6, #1
 8002e04:	4196      	sbcs	r6, r2
 8002e06:	4333      	orrs	r3, r6
 8002e08:	e5ef      	b.n	80029ea <__aeabi_dsub+0x182>
 8002e0a:	4b39      	ldr	r3, [pc, #228]	; (8002ef0 <__aeabi_dsub+0x688>)
 8002e0c:	429f      	cmp	r7, r3
 8002e0e:	d0cb      	beq.n	8002da8 <__aeabi_dsub+0x540>
 8002e10:	2580      	movs	r5, #128	; 0x80
 8002e12:	042d      	lsls	r5, r5, #16
 8002e14:	4273      	negs	r3, r6
 8002e16:	4329      	orrs	r1, r5
 8002e18:	e7a8      	b.n	8002d6c <__aeabi_dsub+0x504>
 8002e1a:	4308      	orrs	r0, r1
 8002e1c:	1e41      	subs	r1, r0, #1
 8002e1e:	4188      	sbcs	r0, r1
 8002e20:	e6a2      	b.n	8002b68 <__aeabi_dsub+0x300>
 8002e22:	2f00      	cmp	r7, #0
 8002e24:	d100      	bne.n	8002e28 <__aeabi_dsub+0x5c0>
 8002e26:	e63c      	b.n	8002aa2 <__aeabi_dsub+0x23a>
 8002e28:	4663      	mov	r3, ip
 8002e2a:	1a86      	subs	r6, r0, r2
 8002e2c:	1acf      	subs	r7, r1, r3
 8002e2e:	42b0      	cmp	r0, r6
 8002e30:	419b      	sbcs	r3, r3
 8002e32:	425b      	negs	r3, r3
 8002e34:	1afb      	subs	r3, r7, r3
 8002e36:	4698      	mov	r8, r3
 8002e38:	021b      	lsls	r3, r3, #8
 8002e3a:	d54e      	bpl.n	8002eda <__aeabi_dsub+0x672>
 8002e3c:	1a16      	subs	r6, r2, r0
 8002e3e:	4663      	mov	r3, ip
 8002e40:	42b2      	cmp	r2, r6
 8002e42:	4192      	sbcs	r2, r2
 8002e44:	1a59      	subs	r1, r3, r1
 8002e46:	4252      	negs	r2, r2
 8002e48:	1a89      	subs	r1, r1, r2
 8002e4a:	465c      	mov	r4, fp
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	e57b      	b.n	8002948 <__aeabi_dsub+0xe0>
 8002e50:	4301      	orrs	r1, r0
 8002e52:	000e      	movs	r6, r1
 8002e54:	1e71      	subs	r1, r6, #1
 8002e56:	418e      	sbcs	r6, r1
 8002e58:	e79f      	b.n	8002d9a <__aeabi_dsub+0x532>
 8002e5a:	001d      	movs	r5, r3
 8002e5c:	000e      	movs	r6, r1
 8002e5e:	3d20      	subs	r5, #32
 8002e60:	40ee      	lsrs	r6, r5
 8002e62:	46b0      	mov	r8, r6
 8002e64:	2b20      	cmp	r3, #32
 8002e66:	d004      	beq.n	8002e72 <__aeabi_dsub+0x60a>
 8002e68:	2540      	movs	r5, #64	; 0x40
 8002e6a:	1aeb      	subs	r3, r5, r3
 8002e6c:	4099      	lsls	r1, r3
 8002e6e:	4308      	orrs	r0, r1
 8002e70:	4681      	mov	r9, r0
 8002e72:	4648      	mov	r0, r9
 8002e74:	4643      	mov	r3, r8
 8002e76:	1e41      	subs	r1, r0, #1
 8002e78:	4188      	sbcs	r0, r1
 8002e7a:	4318      	orrs	r0, r3
 8002e7c:	e674      	b.n	8002b68 <__aeabi_dsub+0x300>
 8002e7e:	2200      	movs	r2, #0
 8002e80:	2400      	movs	r4, #0
 8002e82:	e617      	b.n	8002ab4 <__aeabi_dsub+0x24c>
 8002e84:	1a16      	subs	r6, r2, r0
 8002e86:	4663      	mov	r3, ip
 8002e88:	42b2      	cmp	r2, r6
 8002e8a:	4192      	sbcs	r2, r2
 8002e8c:	1a59      	subs	r1, r3, r1
 8002e8e:	4252      	negs	r2, r2
 8002e90:	1a89      	subs	r1, r1, r2
 8002e92:	003d      	movs	r5, r7
 8002e94:	e525      	b.n	80028e2 <__aeabi_dsub+0x7a>
 8002e96:	4661      	mov	r1, ip
 8002e98:	4691      	mov	r9, r2
 8002e9a:	4d15      	ldr	r5, [pc, #84]	; (8002ef0 <__aeabi_dsub+0x688>)
 8002e9c:	e601      	b.n	8002aa2 <__aeabi_dsub+0x23a>
 8002e9e:	2280      	movs	r2, #128	; 0x80
 8002ea0:	2400      	movs	r4, #0
 8002ea2:	0312      	lsls	r2, r2, #12
 8002ea4:	e679      	b.n	8002b9a <__aeabi_dsub+0x332>
 8002ea6:	001d      	movs	r5, r3
 8002ea8:	000e      	movs	r6, r1
 8002eaa:	3d20      	subs	r5, #32
 8002eac:	40ee      	lsrs	r6, r5
 8002eae:	46b0      	mov	r8, r6
 8002eb0:	2b20      	cmp	r3, #32
 8002eb2:	d004      	beq.n	8002ebe <__aeabi_dsub+0x656>
 8002eb4:	2540      	movs	r5, #64	; 0x40
 8002eb6:	1aeb      	subs	r3, r5, r3
 8002eb8:	4099      	lsls	r1, r3
 8002eba:	4308      	orrs	r0, r1
 8002ebc:	4681      	mov	r9, r0
 8002ebe:	464e      	mov	r6, r9
 8002ec0:	4643      	mov	r3, r8
 8002ec2:	1e71      	subs	r1, r6, #1
 8002ec4:	418e      	sbcs	r6, r1
 8002ec6:	431e      	orrs	r6, r3
 8002ec8:	e767      	b.n	8002d9a <__aeabi_dsub+0x532>
 8002eca:	1886      	adds	r6, r0, r2
 8002ecc:	4296      	cmp	r6, r2
 8002ece:	419b      	sbcs	r3, r3
 8002ed0:	4461      	add	r1, ip
 8002ed2:	425b      	negs	r3, r3
 8002ed4:	18c9      	adds	r1, r1, r3
 8002ed6:	003d      	movs	r5, r7
 8002ed8:	e58c      	b.n	80029f4 <__aeabi_dsub+0x18c>
 8002eda:	4647      	mov	r7, r8
 8002edc:	4337      	orrs	r7, r6
 8002ede:	d0ce      	beq.n	8002e7e <__aeabi_dsub+0x616>
 8002ee0:	2207      	movs	r2, #7
 8002ee2:	4641      	mov	r1, r8
 8002ee4:	4032      	ands	r2, r6
 8002ee6:	e649      	b.n	8002b7c <__aeabi_dsub+0x314>
 8002ee8:	2700      	movs	r7, #0
 8002eea:	003a      	movs	r2, r7
 8002eec:	e5e6      	b.n	8002abc <__aeabi_dsub+0x254>
 8002eee:	46c0      	nop			; (mov r8, r8)
 8002ef0:	000007ff 	.word	0x000007ff
 8002ef4:	ff7fffff 	.word	0xff7fffff

08002ef8 <__aeabi_d2iz>:
 8002ef8:	b530      	push	{r4, r5, lr}
 8002efa:	4d14      	ldr	r5, [pc, #80]	; (8002f4c <__aeabi_d2iz+0x54>)
 8002efc:	030a      	lsls	r2, r1, #12
 8002efe:	004b      	lsls	r3, r1, #1
 8002f00:	0b12      	lsrs	r2, r2, #12
 8002f02:	0d5b      	lsrs	r3, r3, #21
 8002f04:	0fc9      	lsrs	r1, r1, #31
 8002f06:	2400      	movs	r4, #0
 8002f08:	42ab      	cmp	r3, r5
 8002f0a:	dd11      	ble.n	8002f30 <__aeabi_d2iz+0x38>
 8002f0c:	4c10      	ldr	r4, [pc, #64]	; (8002f50 <__aeabi_d2iz+0x58>)
 8002f0e:	42a3      	cmp	r3, r4
 8002f10:	dc10      	bgt.n	8002f34 <__aeabi_d2iz+0x3c>
 8002f12:	2480      	movs	r4, #128	; 0x80
 8002f14:	0364      	lsls	r4, r4, #13
 8002f16:	4322      	orrs	r2, r4
 8002f18:	4c0e      	ldr	r4, [pc, #56]	; (8002f54 <__aeabi_d2iz+0x5c>)
 8002f1a:	1ae4      	subs	r4, r4, r3
 8002f1c:	2c1f      	cmp	r4, #31
 8002f1e:	dd0c      	ble.n	8002f3a <__aeabi_d2iz+0x42>
 8002f20:	480d      	ldr	r0, [pc, #52]	; (8002f58 <__aeabi_d2iz+0x60>)
 8002f22:	1ac3      	subs	r3, r0, r3
 8002f24:	40da      	lsrs	r2, r3
 8002f26:	0013      	movs	r3, r2
 8002f28:	425c      	negs	r4, r3
 8002f2a:	2900      	cmp	r1, #0
 8002f2c:	d100      	bne.n	8002f30 <__aeabi_d2iz+0x38>
 8002f2e:	001c      	movs	r4, r3
 8002f30:	0020      	movs	r0, r4
 8002f32:	bd30      	pop	{r4, r5, pc}
 8002f34:	4b09      	ldr	r3, [pc, #36]	; (8002f5c <__aeabi_d2iz+0x64>)
 8002f36:	18cc      	adds	r4, r1, r3
 8002f38:	e7fa      	b.n	8002f30 <__aeabi_d2iz+0x38>
 8002f3a:	4d09      	ldr	r5, [pc, #36]	; (8002f60 <__aeabi_d2iz+0x68>)
 8002f3c:	40e0      	lsrs	r0, r4
 8002f3e:	46ac      	mov	ip, r5
 8002f40:	4463      	add	r3, ip
 8002f42:	409a      	lsls	r2, r3
 8002f44:	0013      	movs	r3, r2
 8002f46:	4303      	orrs	r3, r0
 8002f48:	e7ee      	b.n	8002f28 <__aeabi_d2iz+0x30>
 8002f4a:	46c0      	nop			; (mov r8, r8)
 8002f4c:	000003fe 	.word	0x000003fe
 8002f50:	0000041d 	.word	0x0000041d
 8002f54:	00000433 	.word	0x00000433
 8002f58:	00000413 	.word	0x00000413
 8002f5c:	7fffffff 	.word	0x7fffffff
 8002f60:	fffffbed 	.word	0xfffffbed

08002f64 <__aeabi_i2d>:
 8002f64:	b570      	push	{r4, r5, r6, lr}
 8002f66:	2800      	cmp	r0, #0
 8002f68:	d02d      	beq.n	8002fc6 <__aeabi_i2d+0x62>
 8002f6a:	17c3      	asrs	r3, r0, #31
 8002f6c:	18c5      	adds	r5, r0, r3
 8002f6e:	405d      	eors	r5, r3
 8002f70:	0fc4      	lsrs	r4, r0, #31
 8002f72:	0028      	movs	r0, r5
 8002f74:	f000 f862 	bl	800303c <__clzsi2>
 8002f78:	4b15      	ldr	r3, [pc, #84]	; (8002fd0 <__aeabi_i2d+0x6c>)
 8002f7a:	1a1b      	subs	r3, r3, r0
 8002f7c:	055b      	lsls	r3, r3, #21
 8002f7e:	0d5b      	lsrs	r3, r3, #21
 8002f80:	280a      	cmp	r0, #10
 8002f82:	dd15      	ble.n	8002fb0 <__aeabi_i2d+0x4c>
 8002f84:	380b      	subs	r0, #11
 8002f86:	4085      	lsls	r5, r0
 8002f88:	2200      	movs	r2, #0
 8002f8a:	032d      	lsls	r5, r5, #12
 8002f8c:	0b2d      	lsrs	r5, r5, #12
 8002f8e:	2100      	movs	r1, #0
 8002f90:	0010      	movs	r0, r2
 8002f92:	032d      	lsls	r5, r5, #12
 8002f94:	0d0a      	lsrs	r2, r1, #20
 8002f96:	0b2d      	lsrs	r5, r5, #12
 8002f98:	0512      	lsls	r2, r2, #20
 8002f9a:	432a      	orrs	r2, r5
 8002f9c:	4d0d      	ldr	r5, [pc, #52]	; (8002fd4 <__aeabi_i2d+0x70>)
 8002f9e:	051b      	lsls	r3, r3, #20
 8002fa0:	402a      	ands	r2, r5
 8002fa2:	4313      	orrs	r3, r2
 8002fa4:	005b      	lsls	r3, r3, #1
 8002fa6:	07e4      	lsls	r4, r4, #31
 8002fa8:	085b      	lsrs	r3, r3, #1
 8002faa:	4323      	orrs	r3, r4
 8002fac:	0019      	movs	r1, r3
 8002fae:	bd70      	pop	{r4, r5, r6, pc}
 8002fb0:	0002      	movs	r2, r0
 8002fb2:	0029      	movs	r1, r5
 8002fb4:	3215      	adds	r2, #21
 8002fb6:	4091      	lsls	r1, r2
 8002fb8:	000a      	movs	r2, r1
 8002fba:	210b      	movs	r1, #11
 8002fbc:	1a08      	subs	r0, r1, r0
 8002fbe:	40c5      	lsrs	r5, r0
 8002fc0:	032d      	lsls	r5, r5, #12
 8002fc2:	0b2d      	lsrs	r5, r5, #12
 8002fc4:	e7e3      	b.n	8002f8e <__aeabi_i2d+0x2a>
 8002fc6:	2400      	movs	r4, #0
 8002fc8:	2300      	movs	r3, #0
 8002fca:	2500      	movs	r5, #0
 8002fcc:	2200      	movs	r2, #0
 8002fce:	e7de      	b.n	8002f8e <__aeabi_i2d+0x2a>
 8002fd0:	0000041e 	.word	0x0000041e
 8002fd4:	800fffff 	.word	0x800fffff

08002fd8 <__aeabi_ui2d>:
 8002fd8:	b510      	push	{r4, lr}
 8002fda:	1e04      	subs	r4, r0, #0
 8002fdc:	d025      	beq.n	800302a <__aeabi_ui2d+0x52>
 8002fde:	f000 f82d 	bl	800303c <__clzsi2>
 8002fe2:	4b14      	ldr	r3, [pc, #80]	; (8003034 <__aeabi_ui2d+0x5c>)
 8002fe4:	1a1b      	subs	r3, r3, r0
 8002fe6:	055b      	lsls	r3, r3, #21
 8002fe8:	0d5b      	lsrs	r3, r3, #21
 8002fea:	280a      	cmp	r0, #10
 8002fec:	dd12      	ble.n	8003014 <__aeabi_ui2d+0x3c>
 8002fee:	380b      	subs	r0, #11
 8002ff0:	4084      	lsls	r4, r0
 8002ff2:	2200      	movs	r2, #0
 8002ff4:	0324      	lsls	r4, r4, #12
 8002ff6:	0b24      	lsrs	r4, r4, #12
 8002ff8:	2100      	movs	r1, #0
 8002ffa:	0010      	movs	r0, r2
 8002ffc:	0324      	lsls	r4, r4, #12
 8002ffe:	0d0a      	lsrs	r2, r1, #20
 8003000:	0b24      	lsrs	r4, r4, #12
 8003002:	0512      	lsls	r2, r2, #20
 8003004:	4322      	orrs	r2, r4
 8003006:	4c0c      	ldr	r4, [pc, #48]	; (8003038 <__aeabi_ui2d+0x60>)
 8003008:	051b      	lsls	r3, r3, #20
 800300a:	4022      	ands	r2, r4
 800300c:	4313      	orrs	r3, r2
 800300e:	005b      	lsls	r3, r3, #1
 8003010:	0859      	lsrs	r1, r3, #1
 8003012:	bd10      	pop	{r4, pc}
 8003014:	0002      	movs	r2, r0
 8003016:	0021      	movs	r1, r4
 8003018:	3215      	adds	r2, #21
 800301a:	4091      	lsls	r1, r2
 800301c:	000a      	movs	r2, r1
 800301e:	210b      	movs	r1, #11
 8003020:	1a08      	subs	r0, r1, r0
 8003022:	40c4      	lsrs	r4, r0
 8003024:	0324      	lsls	r4, r4, #12
 8003026:	0b24      	lsrs	r4, r4, #12
 8003028:	e7e6      	b.n	8002ff8 <__aeabi_ui2d+0x20>
 800302a:	2300      	movs	r3, #0
 800302c:	2400      	movs	r4, #0
 800302e:	2200      	movs	r2, #0
 8003030:	e7e2      	b.n	8002ff8 <__aeabi_ui2d+0x20>
 8003032:	46c0      	nop			; (mov r8, r8)
 8003034:	0000041e 	.word	0x0000041e
 8003038:	800fffff 	.word	0x800fffff

0800303c <__clzsi2>:
 800303c:	211c      	movs	r1, #28
 800303e:	2301      	movs	r3, #1
 8003040:	041b      	lsls	r3, r3, #16
 8003042:	4298      	cmp	r0, r3
 8003044:	d301      	bcc.n	800304a <__clzsi2+0xe>
 8003046:	0c00      	lsrs	r0, r0, #16
 8003048:	3910      	subs	r1, #16
 800304a:	0a1b      	lsrs	r3, r3, #8
 800304c:	4298      	cmp	r0, r3
 800304e:	d301      	bcc.n	8003054 <__clzsi2+0x18>
 8003050:	0a00      	lsrs	r0, r0, #8
 8003052:	3908      	subs	r1, #8
 8003054:	091b      	lsrs	r3, r3, #4
 8003056:	4298      	cmp	r0, r3
 8003058:	d301      	bcc.n	800305e <__clzsi2+0x22>
 800305a:	0900      	lsrs	r0, r0, #4
 800305c:	3904      	subs	r1, #4
 800305e:	a202      	add	r2, pc, #8	; (adr r2, 8003068 <__clzsi2+0x2c>)
 8003060:	5c10      	ldrb	r0, [r2, r0]
 8003062:	1840      	adds	r0, r0, r1
 8003064:	4770      	bx	lr
 8003066:	46c0      	nop			; (mov r8, r8)
 8003068:	02020304 	.word	0x02020304
 800306c:	01010101 	.word	0x01010101
	...

08003078 <__clzdi2>:
 8003078:	b510      	push	{r4, lr}
 800307a:	2900      	cmp	r1, #0
 800307c:	d103      	bne.n	8003086 <__clzdi2+0xe>
 800307e:	f7ff ffdd 	bl	800303c <__clzsi2>
 8003082:	3020      	adds	r0, #32
 8003084:	e002      	b.n	800308c <__clzdi2+0x14>
 8003086:	1c08      	adds	r0, r1, #0
 8003088:	f7ff ffd8 	bl	800303c <__clzsi2>
 800308c:	bd10      	pop	{r4, pc}
 800308e:	46c0      	nop			; (mov r8, r8)

08003090 <fsm_new>:

#include "fsm.h"
#include <stdlib.h>

fsm_t* fsm_new (fsm_trans_t* tt)
{
 8003090:	b580      	push	{r7, lr}
 8003092:	b084      	sub	sp, #16
 8003094:	af00      	add	r7, sp, #0
 8003096:	6078      	str	r0, [r7, #4]
  fsm_t* this = (fsm_t*) malloc (sizeof (fsm_t));
 8003098:	2008      	movs	r0, #8
 800309a:	f007 ff49 	bl	800af30 <malloc>
 800309e:	0003      	movs	r3, r0
 80030a0:	60fb      	str	r3, [r7, #12]
  fsm_init (this, tt);
 80030a2:	687a      	ldr	r2, [r7, #4]
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	0011      	movs	r1, r2
 80030a8:	0018      	movs	r0, r3
 80030aa:	f000 f805 	bl	80030b8 <fsm_init>
  return this;
 80030ae:	68fb      	ldr	r3, [r7, #12]
}
 80030b0:	0018      	movs	r0, r3
 80030b2:	46bd      	mov	sp, r7
 80030b4:	b004      	add	sp, #16
 80030b6:	bd80      	pop	{r7, pc}

080030b8 <fsm_init>:

void fsm_init (fsm_t* this, fsm_trans_t* tt)
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b082      	sub	sp, #8
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
 80030c0:	6039      	str	r1, [r7, #0]
  this->tt = tt;
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	683a      	ldr	r2, [r7, #0]
 80030c6:	605a      	str	r2, [r3, #4]
  this->current_state = tt->orig_state;
 80030c8:	683b      	ldr	r3, [r7, #0]
 80030ca:	681a      	ldr	r2, [r3, #0]
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	601a      	str	r2, [r3, #0]
}
 80030d0:	46c0      	nop			; (mov r8, r8)
 80030d2:	46bd      	mov	sp, r7
 80030d4:	b002      	add	sp, #8
 80030d6:	bd80      	pop	{r7, pc}

080030d8 <fsm_fire>:

void fsm_fire (fsm_t* this)
{
 80030d8:	b580      	push	{r7, lr}
 80030da:	b084      	sub	sp, #16
 80030dc:	af00      	add	r7, sp, #0
 80030de:	6078      	str	r0, [r7, #4]
  fsm_trans_t* t;
  for (t = this->tt; t->orig_state >= 0; ++t) {
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	685b      	ldr	r3, [r3, #4]
 80030e4:	60fb      	str	r3, [r7, #12]
 80030e6:	e01d      	b.n	8003124 <fsm_fire+0x4c>
    if ((this->current_state == t->orig_state) && t->in(this)) {
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681a      	ldr	r2, [r3, #0]
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	429a      	cmp	r2, r3
 80030f2:	d114      	bne.n	800311e <fsm_fire+0x46>
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	685b      	ldr	r3, [r3, #4]
 80030f8:	687a      	ldr	r2, [r7, #4]
 80030fa:	0010      	movs	r0, r2
 80030fc:	4798      	blx	r3
 80030fe:	1e03      	subs	r3, r0, #0
 8003100:	d00d      	beq.n	800311e <fsm_fire+0x46>
      this->current_state = t->dest_state;
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	689a      	ldr	r2, [r3, #8]
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	601a      	str	r2, [r3, #0]
      if (t->out)
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	68db      	ldr	r3, [r3, #12]
 800310e:	2b00      	cmp	r3, #0
 8003110:	d00d      	beq.n	800312e <fsm_fire+0x56>
        t->out(this);
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	68db      	ldr	r3, [r3, #12]
 8003116:	687a      	ldr	r2, [r7, #4]
 8003118:	0010      	movs	r0, r2
 800311a:	4798      	blx	r3
      break;
 800311c:	e007      	b.n	800312e <fsm_fire+0x56>
  for (t = this->tt; t->orig_state >= 0; ++t) {
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	3310      	adds	r3, #16
 8003122:	60fb      	str	r3, [r7, #12]
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	2b00      	cmp	r3, #0
 800312a:	dadd      	bge.n	80030e8 <fsm_fire+0x10>
    }
  }
}
 800312c:	e000      	b.n	8003130 <fsm_fire+0x58>
      break;
 800312e:	46c0      	nop			; (mov r8, r8)
}
 8003130:	46c0      	nop			; (mov r8, r8)
 8003132:	46bd      	mov	sp, r7
 8003134:	b004      	add	sp, #16
 8003136:	bd80      	pop	{r7, pc}

08003138 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003138:	b580      	push	{r7, lr}
 800313a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800313c:	f004 ff02 	bl	8007f44 <HAL_Init>

  /* USER CODE BEGIN Init */
  Clock_Enable();
 8003140:	f000 f9ec 	bl	800351c <Clock_Enable>

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003144:	f000 f81c 	bl	8003180 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003148:	f000 f948 	bl	80033dc <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800314c:	f000 f916 	bl	800337c <MX_USART2_UART_Init>
  MX_SPI1_Init();
 8003150:	f000 f888 	bl	8003264 <MX_SPI1_Init>
  MX_TIM2_Init();
 8003154:	f000 f8be 	bl	80032d4 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  /* Initialize LEDs*/
#if defined(X_NUCLEO_IDS01A4) || defined(X_NUCLEO_IDS01A5)
  RadioShieldLedInit(RADIO_SHIELD_LED);
 8003158:	2000      	movs	r0, #0
 800315a:	f004 f939 	bl	80073d0 <RadioShieldLedInit>
#endif
  BSP_LED_Init(LED2);
 800315e:	2000      	movs	r0, #0
 8003160:	f003 fff8 	bl	8007154 <BSP_LED_Init>
  HAL_Radio_Init();
 8003164:	f000 fc0a 	bl	800397c <HAL_Radio_Init>
  P2P_Init();
 8003168:	f000 fcbe 	bl	8003ae8 <P2P_Init>
  HAL_TIM_OC_Start_IT(&htim2,0);
 800316c:	4b03      	ldr	r3, [pc, #12]	; (800317c <main+0x44>)
 800316e:	2100      	movs	r1, #0
 8003170:	0018      	movs	r0, r3
 8003172:	f006 fe8e 	bl	8009e92 <HAL_TIM_OC_Start_IT>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	P2P_Process();
 8003176:	f000 fc11 	bl	800399c <P2P_Process>
 800317a:	e7fc      	b.n	8003176 <main+0x3e>
 800317c:	2000034c 	.word	0x2000034c

08003180 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003180:	b590      	push	{r4, r7, lr}
 8003182:	b09d      	sub	sp, #116	; 0x74
 8003184:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003186:	2438      	movs	r4, #56	; 0x38
 8003188:	193b      	adds	r3, r7, r4
 800318a:	0018      	movs	r0, r3
 800318c:	2338      	movs	r3, #56	; 0x38
 800318e:	001a      	movs	r2, r3
 8003190:	2100      	movs	r1, #0
 8003192:	f007 fee0 	bl	800af56 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003196:	2324      	movs	r3, #36	; 0x24
 8003198:	18fb      	adds	r3, r7, r3
 800319a:	0018      	movs	r0, r3
 800319c:	2314      	movs	r3, #20
 800319e:	001a      	movs	r2, r3
 80031a0:	2100      	movs	r1, #0
 80031a2:	f007 fed8 	bl	800af56 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80031a6:	003b      	movs	r3, r7
 80031a8:	0018      	movs	r0, r3
 80031aa:	2324      	movs	r3, #36	; 0x24
 80031ac:	001a      	movs	r2, r3
 80031ae:	2100      	movs	r1, #0
 80031b0:	f007 fed1 	bl	800af56 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80031b4:	4b29      	ldr	r3, [pc, #164]	; (800325c <SystemClock_Config+0xdc>)
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	4a29      	ldr	r2, [pc, #164]	; (8003260 <SystemClock_Config+0xe0>)
 80031ba:	401a      	ands	r2, r3
 80031bc:	4b27      	ldr	r3, [pc, #156]	; (800325c <SystemClock_Config+0xdc>)
 80031be:	2180      	movs	r1, #128	; 0x80
 80031c0:	0109      	lsls	r1, r1, #4
 80031c2:	430a      	orrs	r2, r1
 80031c4:	601a      	str	r2, [r3, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80031c6:	0021      	movs	r1, r4
 80031c8:	187b      	adds	r3, r7, r1
 80031ca:	2202      	movs	r2, #2
 80031cc:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80031ce:	187b      	adds	r3, r7, r1
 80031d0:	2201      	movs	r2, #1
 80031d2:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80031d4:	187b      	adds	r3, r7, r1
 80031d6:	2210      	movs	r2, #16
 80031d8:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80031da:	187b      	adds	r3, r7, r1
 80031dc:	2202      	movs	r2, #2
 80031de:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80031e0:	187b      	adds	r3, r7, r1
 80031e2:	2200      	movs	r2, #0
 80031e4:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_4;
 80031e6:	187b      	adds	r3, r7, r1
 80031e8:	2280      	movs	r2, #128	; 0x80
 80031ea:	02d2      	lsls	r2, r2, #11
 80031ec:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 80031ee:	187b      	adds	r3, r7, r1
 80031f0:	2280      	movs	r2, #128	; 0x80
 80031f2:	03d2      	lsls	r2, r2, #15
 80031f4:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80031f6:	187b      	adds	r3, r7, r1
 80031f8:	0018      	movs	r0, r3
 80031fa:	f005 fabf 	bl	800877c <HAL_RCC_OscConfig>
 80031fe:	1e03      	subs	r3, r0, #0
 8003200:	d001      	beq.n	8003206 <SystemClock_Config+0x86>
  {
    Error_Handler();
 8003202:	f000 f9f3 	bl	80035ec <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003206:	2124      	movs	r1, #36	; 0x24
 8003208:	187b      	adds	r3, r7, r1
 800320a:	220f      	movs	r2, #15
 800320c:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800320e:	187b      	adds	r3, r7, r1
 8003210:	2203      	movs	r2, #3
 8003212:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003214:	187b      	adds	r3, r7, r1
 8003216:	2200      	movs	r2, #0
 8003218:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800321a:	187b      	adds	r3, r7, r1
 800321c:	2200      	movs	r2, #0
 800321e:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003220:	187b      	adds	r3, r7, r1
 8003222:	2200      	movs	r2, #0
 8003224:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8003226:	187b      	adds	r3, r7, r1
 8003228:	2101      	movs	r1, #1
 800322a:	0018      	movs	r0, r3
 800322c:	f005 fe66 	bl	8008efc <HAL_RCC_ClockConfig>
 8003230:	1e03      	subs	r3, r0, #0
 8003232:	d001      	beq.n	8003238 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 8003234:	f000 f9da 	bl	80035ec <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8003238:	003b      	movs	r3, r7
 800323a:	2202      	movs	r2, #2
 800323c:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800323e:	003b      	movs	r3, r7
 8003240:	2200      	movs	r2, #0
 8003242:	611a      	str	r2, [r3, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003244:	003b      	movs	r3, r7
 8003246:	0018      	movs	r0, r3
 8003248:	f006 f83c 	bl	80092c4 <HAL_RCCEx_PeriphCLKConfig>
 800324c:	1e03      	subs	r3, r0, #0
 800324e:	d001      	beq.n	8003254 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8003250:	f000 f9cc 	bl	80035ec <Error_Handler>
  }
}
 8003254:	46c0      	nop			; (mov r8, r8)
 8003256:	46bd      	mov	sp, r7
 8003258:	b01d      	add	sp, #116	; 0x74
 800325a:	bd90      	pop	{r4, r7, pc}
 800325c:	40007000 	.word	0x40007000
 8003260:	ffffe7ff 	.word	0xffffe7ff

08003264 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8003264:	b580      	push	{r7, lr}
 8003266:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8003268:	4b18      	ldr	r3, [pc, #96]	; (80032cc <MX_SPI1_Init+0x68>)
 800326a:	4a19      	ldr	r2, [pc, #100]	; (80032d0 <MX_SPI1_Init+0x6c>)
 800326c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800326e:	4b17      	ldr	r3, [pc, #92]	; (80032cc <MX_SPI1_Init+0x68>)
 8003270:	2282      	movs	r2, #130	; 0x82
 8003272:	0052      	lsls	r2, r2, #1
 8003274:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8003276:	4b15      	ldr	r3, [pc, #84]	; (80032cc <MX_SPI1_Init+0x68>)
 8003278:	2200      	movs	r2, #0
 800327a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800327c:	4b13      	ldr	r3, [pc, #76]	; (80032cc <MX_SPI1_Init+0x68>)
 800327e:	2200      	movs	r2, #0
 8003280:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003282:	4b12      	ldr	r3, [pc, #72]	; (80032cc <MX_SPI1_Init+0x68>)
 8003284:	2200      	movs	r2, #0
 8003286:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003288:	4b10      	ldr	r3, [pc, #64]	; (80032cc <MX_SPI1_Init+0x68>)
 800328a:	2200      	movs	r2, #0
 800328c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800328e:	4b0f      	ldr	r3, [pc, #60]	; (80032cc <MX_SPI1_Init+0x68>)
 8003290:	2280      	movs	r2, #128	; 0x80
 8003292:	0092      	lsls	r2, r2, #2
 8003294:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8003296:	4b0d      	ldr	r3, [pc, #52]	; (80032cc <MX_SPI1_Init+0x68>)
 8003298:	2210      	movs	r2, #16
 800329a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800329c:	4b0b      	ldr	r3, [pc, #44]	; (80032cc <MX_SPI1_Init+0x68>)
 800329e:	2200      	movs	r2, #0
 80032a0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80032a2:	4b0a      	ldr	r3, [pc, #40]	; (80032cc <MX_SPI1_Init+0x68>)
 80032a4:	2200      	movs	r2, #0
 80032a6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80032a8:	4b08      	ldr	r3, [pc, #32]	; (80032cc <MX_SPI1_Init+0x68>)
 80032aa:	2200      	movs	r2, #0
 80032ac:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80032ae:	4b07      	ldr	r3, [pc, #28]	; (80032cc <MX_SPI1_Init+0x68>)
 80032b0:	2207      	movs	r2, #7
 80032b2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80032b4:	4b05      	ldr	r3, [pc, #20]	; (80032cc <MX_SPI1_Init+0x68>)
 80032b6:	0018      	movs	r0, r3
 80032b8:	f006 f968 	bl	800958c <HAL_SPI_Init>
 80032bc:	1e03      	subs	r3, r0, #0
 80032be:	d001      	beq.n	80032c4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80032c0:	f000 f994 	bl	80035ec <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80032c4:	46c0      	nop			; (mov r8, r8)
 80032c6:	46bd      	mov	sp, r7
 80032c8:	bd80      	pop	{r7, pc}
 80032ca:	46c0      	nop			; (mov r8, r8)
 80032cc:	200002f4 	.word	0x200002f4
 80032d0:	40013000 	.word	0x40013000

080032d4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80032d4:	b580      	push	{r7, lr}
 80032d6:	b086      	sub	sp, #24
 80032d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80032da:	2308      	movs	r3, #8
 80032dc:	18fb      	adds	r3, r7, r3
 80032de:	0018      	movs	r0, r3
 80032e0:	2310      	movs	r3, #16
 80032e2:	001a      	movs	r2, r3
 80032e4:	2100      	movs	r1, #0
 80032e6:	f007 fe36 	bl	800af56 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80032ea:	003b      	movs	r3, r7
 80032ec:	0018      	movs	r0, r3
 80032ee:	2308      	movs	r3, #8
 80032f0:	001a      	movs	r2, r3
 80032f2:	2100      	movs	r1, #0
 80032f4:	f007 fe2f 	bl	800af56 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80032f8:	4b1e      	ldr	r3, [pc, #120]	; (8003374 <MX_TIM2_Init+0xa0>)
 80032fa:	2280      	movs	r2, #128	; 0x80
 80032fc:	05d2      	lsls	r2, r2, #23
 80032fe:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 31999;
 8003300:	4b1c      	ldr	r3, [pc, #112]	; (8003374 <MX_TIM2_Init+0xa0>)
 8003302:	4a1d      	ldr	r2, [pc, #116]	; (8003378 <MX_TIM2_Init+0xa4>)
 8003304:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003306:	4b1b      	ldr	r3, [pc, #108]	; (8003374 <MX_TIM2_Init+0xa0>)
 8003308:	2200      	movs	r2, #0
 800330a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 99;
 800330c:	4b19      	ldr	r3, [pc, #100]	; (8003374 <MX_TIM2_Init+0xa0>)
 800330e:	2263      	movs	r2, #99	; 0x63
 8003310:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003312:	4b18      	ldr	r3, [pc, #96]	; (8003374 <MX_TIM2_Init+0xa0>)
 8003314:	2200      	movs	r2, #0
 8003316:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003318:	4b16      	ldr	r3, [pc, #88]	; (8003374 <MX_TIM2_Init+0xa0>)
 800331a:	2200      	movs	r2, #0
 800331c:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800331e:	4b15      	ldr	r3, [pc, #84]	; (8003374 <MX_TIM2_Init+0xa0>)
 8003320:	0018      	movs	r0, r3
 8003322:	f006 fd8a 	bl	8009e3a <HAL_TIM_Base_Init>
 8003326:	1e03      	subs	r3, r0, #0
 8003328:	d001      	beq.n	800332e <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 800332a:	f000 f95f 	bl	80035ec <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800332e:	2108      	movs	r1, #8
 8003330:	187b      	adds	r3, r7, r1
 8003332:	2280      	movs	r2, #128	; 0x80
 8003334:	0152      	lsls	r2, r2, #5
 8003336:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003338:	187a      	adds	r2, r7, r1
 800333a:	4b0e      	ldr	r3, [pc, #56]	; (8003374 <MX_TIM2_Init+0xa0>)
 800333c:	0011      	movs	r1, r2
 800333e:	0018      	movs	r0, r3
 8003340:	f006 fee2 	bl	800a108 <HAL_TIM_ConfigClockSource>
 8003344:	1e03      	subs	r3, r0, #0
 8003346:	d001      	beq.n	800334c <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8003348:	f000 f950 	bl	80035ec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800334c:	003b      	movs	r3, r7
 800334e:	2200      	movs	r2, #0
 8003350:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003352:	003b      	movs	r3, r7
 8003354:	2200      	movs	r2, #0
 8003356:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003358:	003a      	movs	r2, r7
 800335a:	4b06      	ldr	r3, [pc, #24]	; (8003374 <MX_TIM2_Init+0xa0>)
 800335c:	0011      	movs	r1, r2
 800335e:	0018      	movs	r0, r3
 8003360:	f007 f8c9 	bl	800a4f6 <HAL_TIMEx_MasterConfigSynchronization>
 8003364:	1e03      	subs	r3, r0, #0
 8003366:	d001      	beq.n	800336c <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 8003368:	f000 f940 	bl	80035ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800336c:	46c0      	nop			; (mov r8, r8)
 800336e:	46bd      	mov	sp, r7
 8003370:	b006      	add	sp, #24
 8003372:	bd80      	pop	{r7, pc}
 8003374:	2000034c 	.word	0x2000034c
 8003378:	00007cff 	.word	0x00007cff

0800337c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800337c:	b580      	push	{r7, lr}
 800337e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003380:	4b14      	ldr	r3, [pc, #80]	; (80033d4 <MX_USART2_UART_Init+0x58>)
 8003382:	4a15      	ldr	r2, [pc, #84]	; (80033d8 <MX_USART2_UART_Init+0x5c>)
 8003384:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8003386:	4b13      	ldr	r3, [pc, #76]	; (80033d4 <MX_USART2_UART_Init+0x58>)
 8003388:	22e1      	movs	r2, #225	; 0xe1
 800338a:	0252      	lsls	r2, r2, #9
 800338c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800338e:	4b11      	ldr	r3, [pc, #68]	; (80033d4 <MX_USART2_UART_Init+0x58>)
 8003390:	2200      	movs	r2, #0
 8003392:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003394:	4b0f      	ldr	r3, [pc, #60]	; (80033d4 <MX_USART2_UART_Init+0x58>)
 8003396:	2200      	movs	r2, #0
 8003398:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800339a:	4b0e      	ldr	r3, [pc, #56]	; (80033d4 <MX_USART2_UART_Init+0x58>)
 800339c:	2200      	movs	r2, #0
 800339e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80033a0:	4b0c      	ldr	r3, [pc, #48]	; (80033d4 <MX_USART2_UART_Init+0x58>)
 80033a2:	220c      	movs	r2, #12
 80033a4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80033a6:	4b0b      	ldr	r3, [pc, #44]	; (80033d4 <MX_USART2_UART_Init+0x58>)
 80033a8:	2200      	movs	r2, #0
 80033aa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80033ac:	4b09      	ldr	r3, [pc, #36]	; (80033d4 <MX_USART2_UART_Init+0x58>)
 80033ae:	2200      	movs	r2, #0
 80033b0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80033b2:	4b08      	ldr	r3, [pc, #32]	; (80033d4 <MX_USART2_UART_Init+0x58>)
 80033b4:	2200      	movs	r2, #0
 80033b6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80033b8:	4b06      	ldr	r3, [pc, #24]	; (80033d4 <MX_USART2_UART_Init+0x58>)
 80033ba:	2200      	movs	r2, #0
 80033bc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80033be:	4b05      	ldr	r3, [pc, #20]	; (80033d4 <MX_USART2_UART_Init+0x58>)
 80033c0:	0018      	movs	r0, r3
 80033c2:	f007 f8db 	bl	800a57c <HAL_UART_Init>
 80033c6:	1e03      	subs	r3, r0, #0
 80033c8:	d001      	beq.n	80033ce <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80033ca:	f000 f90f 	bl	80035ec <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80033ce:	46c0      	nop			; (mov r8, r8)
 80033d0:	46bd      	mov	sp, r7
 80033d2:	bd80      	pop	{r7, pc}
 80033d4:	20000388 	.word	0x20000388
 80033d8:	40004400 	.word	0x40004400

080033dc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80033dc:	b590      	push	{r4, r7, lr}
 80033de:	b089      	sub	sp, #36	; 0x24
 80033e0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033e2:	240c      	movs	r4, #12
 80033e4:	193b      	adds	r3, r7, r4
 80033e6:	0018      	movs	r0, r3
 80033e8:	2314      	movs	r3, #20
 80033ea:	001a      	movs	r2, r3
 80033ec:	2100      	movs	r1, #0
 80033ee:	f007 fdb2 	bl	800af56 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80033f2:	4b46      	ldr	r3, [pc, #280]	; (800350c <MX_GPIO_Init+0x130>)
 80033f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80033f6:	4b45      	ldr	r3, [pc, #276]	; (800350c <MX_GPIO_Init+0x130>)
 80033f8:	2104      	movs	r1, #4
 80033fa:	430a      	orrs	r2, r1
 80033fc:	62da      	str	r2, [r3, #44]	; 0x2c
 80033fe:	4b43      	ldr	r3, [pc, #268]	; (800350c <MX_GPIO_Init+0x130>)
 8003400:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003402:	2204      	movs	r2, #4
 8003404:	4013      	ands	r3, r2
 8003406:	60bb      	str	r3, [r7, #8]
 8003408:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800340a:	4b40      	ldr	r3, [pc, #256]	; (800350c <MX_GPIO_Init+0x130>)
 800340c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800340e:	4b3f      	ldr	r3, [pc, #252]	; (800350c <MX_GPIO_Init+0x130>)
 8003410:	2101      	movs	r1, #1
 8003412:	430a      	orrs	r2, r1
 8003414:	62da      	str	r2, [r3, #44]	; 0x2c
 8003416:	4b3d      	ldr	r3, [pc, #244]	; (800350c <MX_GPIO_Init+0x130>)
 8003418:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800341a:	2201      	movs	r2, #1
 800341c:	4013      	ands	r3, r2
 800341e:	607b      	str	r3, [r7, #4]
 8003420:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003422:	4b3a      	ldr	r3, [pc, #232]	; (800350c <MX_GPIO_Init+0x130>)
 8003424:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003426:	4b39      	ldr	r3, [pc, #228]	; (800350c <MX_GPIO_Init+0x130>)
 8003428:	2102      	movs	r1, #2
 800342a:	430a      	orrs	r2, r1
 800342c:	62da      	str	r2, [r3, #44]	; 0x2c
 800342e:	4b37      	ldr	r3, [pc, #220]	; (800350c <MX_GPIO_Init+0x130>)
 8003430:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003432:	2202      	movs	r2, #2
 8003434:	4013      	ands	r3, r2
 8003436:	603b      	str	r3, [r7, #0]
 8003438:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, NUCLEO_LED1_PIN_Pin|GPIO_PIN_10, GPIO_PIN_RESET);
 800343a:	2384      	movs	r3, #132	; 0x84
 800343c:	00d9      	lsls	r1, r3, #3
 800343e:	23a0      	movs	r3, #160	; 0xa0
 8003440:	05db      	lsls	r3, r3, #23
 8003442:	2200      	movs	r2, #0
 8003444:	0018      	movs	r0, r3
 8003446:	f005 f94d 	bl	80086e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 800344a:	4b31      	ldr	r3, [pc, #196]	; (8003510 <MX_GPIO_Init+0x134>)
 800344c:	2200      	movs	r2, #0
 800344e:	2120      	movs	r1, #32
 8003450:	0018      	movs	r0, r3
 8003452:	f005 f947 	bl	80086e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : USER_BUTTON_Pin PC7 */
  GPIO_InitStruct.Pin = USER_BUTTON_Pin|GPIO_PIN_7;
 8003456:	193b      	adds	r3, r7, r4
 8003458:	2282      	movs	r2, #130	; 0x82
 800345a:	0192      	lsls	r2, r2, #6
 800345c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800345e:	193b      	adds	r3, r7, r4
 8003460:	4a2c      	ldr	r2, [pc, #176]	; (8003514 <MX_GPIO_Init+0x138>)
 8003462:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003464:	193b      	adds	r3, r7, r4
 8003466:	2200      	movs	r2, #0
 8003468:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800346a:	193b      	adds	r3, r7, r4
 800346c:	4a2a      	ldr	r2, [pc, #168]	; (8003518 <MX_GPIO_Init+0x13c>)
 800346e:	0019      	movs	r1, r3
 8003470:	0010      	movs	r0, r2
 8003472:	f004 fee7 	bl	8008244 <HAL_GPIO_Init>

  /*Configure GPIO pin : NUCLEO_LED1_PIN_Pin */
  GPIO_InitStruct.Pin = NUCLEO_LED1_PIN_Pin;
 8003476:	0021      	movs	r1, r4
 8003478:	187b      	adds	r3, r7, r1
 800347a:	2220      	movs	r2, #32
 800347c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800347e:	187b      	adds	r3, r7, r1
 8003480:	2201      	movs	r2, #1
 8003482:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003484:	187b      	adds	r3, r7, r1
 8003486:	2200      	movs	r2, #0
 8003488:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800348a:	187b      	adds	r3, r7, r1
 800348c:	2200      	movs	r2, #0
 800348e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(NUCLEO_LED1_PIN_GPIO_Port, &GPIO_InitStruct);
 8003490:	000c      	movs	r4, r1
 8003492:	187a      	adds	r2, r7, r1
 8003494:	23a0      	movs	r3, #160	; 0xa0
 8003496:	05db      	lsls	r3, r3, #23
 8003498:	0011      	movs	r1, r2
 800349a:	0018      	movs	r0, r3
 800349c:	f004 fed2 	bl	8008244 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 80034a0:	0021      	movs	r1, r4
 80034a2:	187b      	adds	r3, r7, r1
 80034a4:	2280      	movs	r2, #128	; 0x80
 80034a6:	00d2      	lsls	r2, r2, #3
 80034a8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80034aa:	187b      	adds	r3, r7, r1
 80034ac:	2201      	movs	r2, #1
 80034ae:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034b0:	187b      	adds	r3, r7, r1
 80034b2:	2200      	movs	r2, #0
 80034b4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80034b6:	187b      	adds	r3, r7, r1
 80034b8:	2202      	movs	r2, #2
 80034ba:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80034bc:	000c      	movs	r4, r1
 80034be:	187a      	adds	r2, r7, r1
 80034c0:	23a0      	movs	r3, #160	; 0xa0
 80034c2:	05db      	lsls	r3, r3, #23
 80034c4:	0011      	movs	r1, r2
 80034c6:	0018      	movs	r0, r3
 80034c8:	f004 febc 	bl	8008244 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI1_CS_Pin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin;
 80034cc:	0021      	movs	r1, r4
 80034ce:	187b      	adds	r3, r7, r1
 80034d0:	2220      	movs	r2, #32
 80034d2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80034d4:	187b      	adds	r3, r7, r1
 80034d6:	2201      	movs	r2, #1
 80034d8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034da:	187b      	adds	r3, r7, r1
 80034dc:	2200      	movs	r2, #0
 80034de:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034e0:	187b      	adds	r3, r7, r1
 80034e2:	2200      	movs	r2, #0
 80034e4:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 80034e6:	187b      	adds	r3, r7, r1
 80034e8:	4a09      	ldr	r2, [pc, #36]	; (8003510 <MX_GPIO_Init+0x134>)
 80034ea:	0019      	movs	r1, r3
 80034ec:	0010      	movs	r0, r2
 80034ee:	f004 fea9 	bl	8008244 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 80034f2:	2200      	movs	r2, #0
 80034f4:	2100      	movs	r1, #0
 80034f6:	2007      	movs	r0, #7
 80034f8:	f004 fe62 	bl	80081c0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 80034fc:	2007      	movs	r0, #7
 80034fe:	f004 fe74 	bl	80081ea <HAL_NVIC_EnableIRQ>

}
 8003502:	46c0      	nop			; (mov r8, r8)
 8003504:	46bd      	mov	sp, r7
 8003506:	b009      	add	sp, #36	; 0x24
 8003508:	bd90      	pop	{r4, r7, pc}
 800350a:	46c0      	nop			; (mov r8, r8)
 800350c:	40021000 	.word	0x40021000
 8003510:	50000400 	.word	0x50000400
 8003514:	10210000 	.word	0x10210000
 8003518:	50000800 	.word	0x50000800

0800351c <Clock_Enable>:

/* USER CODE BEGIN 4 */

void Clock_Enable(void)
{
 800351c:	b580      	push	{r7, lr}
 800351e:	b084      	sub	sp, #16
 8003520:	af00      	add	r7, sp, #0
  __GPIOA_CLK_ENABLE();
 8003522:	4b1a      	ldr	r3, [pc, #104]	; (800358c <Clock_Enable+0x70>)
 8003524:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003526:	4b19      	ldr	r3, [pc, #100]	; (800358c <Clock_Enable+0x70>)
 8003528:	2101      	movs	r1, #1
 800352a:	430a      	orrs	r2, r1
 800352c:	62da      	str	r2, [r3, #44]	; 0x2c
 800352e:	4b17      	ldr	r3, [pc, #92]	; (800358c <Clock_Enable+0x70>)
 8003530:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003532:	2201      	movs	r2, #1
 8003534:	4013      	ands	r3, r2
 8003536:	60fb      	str	r3, [r7, #12]
 8003538:	68fb      	ldr	r3, [r7, #12]
  __GPIOB_CLK_ENABLE();
 800353a:	4b14      	ldr	r3, [pc, #80]	; (800358c <Clock_Enable+0x70>)
 800353c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800353e:	4b13      	ldr	r3, [pc, #76]	; (800358c <Clock_Enable+0x70>)
 8003540:	2102      	movs	r1, #2
 8003542:	430a      	orrs	r2, r1
 8003544:	62da      	str	r2, [r3, #44]	; 0x2c
 8003546:	4b11      	ldr	r3, [pc, #68]	; (800358c <Clock_Enable+0x70>)
 8003548:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800354a:	2202      	movs	r2, #2
 800354c:	4013      	ands	r3, r2
 800354e:	60bb      	str	r3, [r7, #8]
 8003550:	68bb      	ldr	r3, [r7, #8]
  __GPIOC_CLK_ENABLE();
 8003552:	4b0e      	ldr	r3, [pc, #56]	; (800358c <Clock_Enable+0x70>)
 8003554:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003556:	4b0d      	ldr	r3, [pc, #52]	; (800358c <Clock_Enable+0x70>)
 8003558:	2104      	movs	r1, #4
 800355a:	430a      	orrs	r2, r1
 800355c:	62da      	str	r2, [r3, #44]	; 0x2c
 800355e:	4b0b      	ldr	r3, [pc, #44]	; (800358c <Clock_Enable+0x70>)
 8003560:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003562:	2204      	movs	r2, #4
 8003564:	4013      	ands	r3, r2
 8003566:	607b      	str	r3, [r7, #4]
 8003568:	687b      	ldr	r3, [r7, #4]
  __GPIOD_CLK_ENABLE();
 800356a:	4b08      	ldr	r3, [pc, #32]	; (800358c <Clock_Enable+0x70>)
 800356c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800356e:	4b07      	ldr	r3, [pc, #28]	; (800358c <Clock_Enable+0x70>)
 8003570:	2108      	movs	r1, #8
 8003572:	430a      	orrs	r2, r1
 8003574:	62da      	str	r2, [r3, #44]	; 0x2c
 8003576:	4b05      	ldr	r3, [pc, #20]	; (800358c <Clock_Enable+0x70>)
 8003578:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800357a:	2208      	movs	r2, #8
 800357c:	4013      	ands	r3, r2
 800357e:	603b      	str	r3, [r7, #0]
 8003580:	683b      	ldr	r3, [r7, #0]
}
 8003582:	46c0      	nop			; (mov r8, r8)
 8003584:	46bd      	mov	sp, r7
 8003586:	b004      	add	sp, #16
 8003588:	bd80      	pop	{r7, pc}
 800358a:	46c0      	nop			; (mov r8, r8)
 800358c:	40021000 	.word	0x40021000

08003590 <handle_TIM2>:

void handle_TIM2(void)
{
 8003590:	b580      	push	{r7, lr}
 8003592:	af00      	add	r7, sp, #0
	Rx_count++;
 8003594:	4b03      	ldr	r3, [pc, #12]	; (80035a4 <handle_TIM2+0x14>)
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	1c5a      	adds	r2, r3, #1
 800359a:	4b02      	ldr	r3, [pc, #8]	; (80035a4 <handle_TIM2+0x14>)
 800359c:	601a      	str	r2, [r3, #0]
}
 800359e:	46c0      	nop			; (mov r8, r8)
 80035a0:	46bd      	mov	sp, r7
 80035a2:	bd80      	pop	{r7, pc}
 80035a4:	20000408 	.word	0x20000408

080035a8 <check_Rx_count>:

FlagStatus check_Rx_count(void)
{
 80035a8:	b580      	push	{r7, lr}
 80035aa:	b082      	sub	sp, #8
 80035ac:	af00      	add	r7, sp, #0
	FlagStatus retval = RESET;
 80035ae:	1dfb      	adds	r3, r7, #7
 80035b0:	2200      	movs	r2, #0
 80035b2:	701a      	strb	r2, [r3, #0]
	if(Rx_count >= 100) //Debug value 100 for 10 secs. Final value 10000 for 10 secs.
 80035b4:	4b07      	ldr	r3, [pc, #28]	; (80035d4 <check_Rx_count+0x2c>)
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	2b63      	cmp	r3, #99	; 0x63
 80035ba:	d905      	bls.n	80035c8 <check_Rx_count+0x20>
	{
		retval = SET;
 80035bc:	1dfb      	adds	r3, r7, #7
 80035be:	2201      	movs	r2, #1
 80035c0:	701a      	strb	r2, [r3, #0]
		Rx_count = 0;
 80035c2:	4b04      	ldr	r3, [pc, #16]	; (80035d4 <check_Rx_count+0x2c>)
 80035c4:	2200      	movs	r2, #0
 80035c6:	601a      	str	r2, [r3, #0]
	}
	return retval;
 80035c8:	1dfb      	adds	r3, r7, #7
 80035ca:	781b      	ldrb	r3, [r3, #0]
}
 80035cc:	0018      	movs	r0, r3
 80035ce:	46bd      	mov	sp, r7
 80035d0:	b002      	add	sp, #8
 80035d2:	bd80      	pop	{r7, pc}
 80035d4:	20000408 	.word	0x20000408

080035d8 <reset_RX_count>:

void reset_RX_count(void)
{
 80035d8:	b580      	push	{r7, lr}
 80035da:	af00      	add	r7, sp, #0
	Rx_count = 0;
 80035dc:	4b02      	ldr	r3, [pc, #8]	; (80035e8 <reset_RX_count+0x10>)
 80035de:	2200      	movs	r2, #0
 80035e0:	601a      	str	r2, [r3, #0]
}
 80035e2:	46c0      	nop			; (mov r8, r8)
 80035e4:	46bd      	mov	sp, r7
 80035e6:	bd80      	pop	{r7, pc}
 80035e8:	20000408 	.word	0x20000408

080035ec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80035ec:	b580      	push	{r7, lr}
 80035ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80035f0:	46c0      	nop			; (mov r8, r8)
 80035f2:	46bd      	mov	sp, r7
 80035f4:	bd80      	pop	{r7, pc}
	...

080035f8 <time_out_rx>:

radio_select_t selectedBand;

/* Private function prototypes -----------------------------------------------*/
static int time_out_rx(fsm_t* this)
{
 80035f8:	b580      	push	{r7, lr}
 80035fa:	b082      	sub	sp, #8
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	6078      	str	r0, [r7, #4]

	return ((Spirit1_RX_timeout)||(check_Rx_count()));
 8003600:	4b07      	ldr	r3, [pc, #28]	; (8003620 <time_out_rx+0x28>)
 8003602:	781b      	ldrb	r3, [r3, #0]
 8003604:	b2db      	uxtb	r3, r3
 8003606:	2b00      	cmp	r3, #0
 8003608:	d103      	bne.n	8003612 <time_out_rx+0x1a>
 800360a:	f7ff ffcd 	bl	80035a8 <check_Rx_count>
 800360e:	1e03      	subs	r3, r0, #0
 8003610:	d001      	beq.n	8003616 <time_out_rx+0x1e>
 8003612:	2301      	movs	r3, #1
 8003614:	e000      	b.n	8003618 <time_out_rx+0x20>
 8003616:	2300      	movs	r3, #0
}
 8003618:	0018      	movs	r0, r3
 800361a:	46bd      	mov	sp, r7
 800361c:	b002      	add	sp, #8
 800361e:	bd80      	pop	{r7, pc}
 8003620:	2000025a 	.word	0x2000025a

08003624 <tx_flag>:

static int tx_flag(fsm_t* this)
{
 8003624:	b580      	push	{r7, lr}
 8003626:	b082      	sub	sp, #8
 8003628:	af00      	add	r7, sp, #0
 800362a:	6078      	str	r0, [r7, #4]
	return tx_value;
 800362c:	4b02      	ldr	r3, [pc, #8]	; (8003638 <tx_flag+0x14>)
 800362e:	781b      	ldrb	r3, [r3, #0]
}
 8003630:	0018      	movs	r0, r3
 8003632:	46bd      	mov	sp, r7
 8003634:	b002      	add	sp, #8
 8003636:	bd80      	pop	{r7, pc}
 8003638:	2000025b 	.word	0x2000025b

0800363c <rx_flag>:

static int rx_flag(fsm_t* this)
{
 800363c:	b580      	push	{r7, lr}
 800363e:	b082      	sub	sp, #8
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
	return xRxDoneFlag;
 8003644:	4b03      	ldr	r3, [pc, #12]	; (8003654 <rx_flag+0x18>)
 8003646:	781b      	ldrb	r3, [r3, #0]
 8003648:	b2db      	uxtb	r3, r3
}
 800364a:	0018      	movs	r0, r3
 800364c:	46bd      	mov	sp, r7
 800364e:	b002      	add	sp, #8
 8003650:	bd80      	pop	{r7, pc}
 8003652:	46c0      	nop			; (mov r8, r8)
 8003654:	20000258 	.word	0x20000258

08003658 <data_received>:


static int data_received(fsm_t* this)
{
 8003658:	b580      	push	{r7, lr}
 800365a:	b082      	sub	sp, #8
 800365c:	af00      	add	r7, sp, #0
 800365e:	6078      	str	r0, [r7, #4]
	if(xRxFrame.Cmd == LED_TOGGLE) return 1;
 8003660:	4b05      	ldr	r3, [pc, #20]	; (8003678 <data_received+0x20>)
 8003662:	78db      	ldrb	r3, [r3, #3]
 8003664:	2bff      	cmp	r3, #255	; 0xff
 8003666:	d101      	bne.n	800366c <data_received+0x14>
 8003668:	2301      	movs	r3, #1
 800366a:	e000      	b.n	800366e <data_received+0x16>
	else return 0;
 800366c:	2300      	movs	r3, #0
}
 800366e:	0018      	movs	r0, r3
 8003670:	46bd      	mov	sp, r7
 8003672:	b002      	add	sp, #8
 8003674:	bd80      	pop	{r7, pc}
 8003676:	46c0      	nop			; (mov r8, r8)
 8003678:	20000268 	.word	0x20000268

0800367c <ack_received>:

static int ack_received(fsm_t* this)
{
 800367c:	b580      	push	{r7, lr}
 800367e:	b082      	sub	sp, #8
 8003680:	af00      	add	r7, sp, #0
 8003682:	6078      	str	r0, [r7, #4]
    if(xRxFrame.Cmd == ACK_OK) return 1;
 8003684:	4b05      	ldr	r3, [pc, #20]	; (800369c <ack_received+0x20>)
 8003686:	78db      	ldrb	r3, [r3, #3]
 8003688:	2b01      	cmp	r3, #1
 800368a:	d101      	bne.n	8003690 <ack_received+0x14>
 800368c:	2301      	movs	r3, #1
 800368e:	e000      	b.n	8003692 <ack_received+0x16>
    else return 0;
 8003690:	2300      	movs	r3, #0
}
 8003692:	0018      	movs	r0, r3
 8003694:	46bd      	mov	sp, r7
 8003696:	b002      	add	sp, #8
 8003698:	bd80      	pop	{r7, pc}
 800369a:	46c0      	nop			; (mov r8, r8)
 800369c:	20000268 	.word	0x20000268

080036a0 <multicast>:

static int multicast(fsm_t* this)
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	b082      	sub	sp, #8
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	6078      	str	r0, [r7, #4]

	if ((dest_addr == MULTICAST_ADDRESS) || (dest_addr == BROADCAST_ADDRESS)) return 1;
 80036a8:	4b07      	ldr	r3, [pc, #28]	; (80036c8 <multicast+0x28>)
 80036aa:	781b      	ldrb	r3, [r3, #0]
 80036ac:	2bee      	cmp	r3, #238	; 0xee
 80036ae:	d003      	beq.n	80036b8 <multicast+0x18>
 80036b0:	4b05      	ldr	r3, [pc, #20]	; (80036c8 <multicast+0x28>)
 80036b2:	781b      	ldrb	r3, [r3, #0]
 80036b4:	2bff      	cmp	r3, #255	; 0xff
 80036b6:	d101      	bne.n	80036bc <multicast+0x1c>
 80036b8:	2301      	movs	r3, #1
 80036ba:	e000      	b.n	80036be <multicast+0x1e>
	else return 0;
 80036bc:	2300      	movs	r3, #0

}
 80036be:	0018      	movs	r0, r3
 80036c0:	46bd      	mov	sp, r7
 80036c2:	b002      	add	sp, #8
 80036c4:	bd80      	pop	{r7, pc}
 80036c6:	46c0      	nop			; (mov r8, r8)
 80036c8:	20000414 	.word	0x20000414

080036cc <address_known>:

static int address_known(fsm_t* this)
{
 80036cc:	b580      	push	{r7, lr}
 80036ce:	b082      	sub	sp, #8
 80036d0:	af00      	add	r7, sp, #0
 80036d2:	6078      	str	r0, [r7, #4]
	if ((dest_addr != MULTICAST_ADDRESS) && (dest_addr != BROADCAST_ADDRESS)) return 1;
 80036d4:	4b07      	ldr	r3, [pc, #28]	; (80036f4 <address_known+0x28>)
 80036d6:	781b      	ldrb	r3, [r3, #0]
 80036d8:	2bee      	cmp	r3, #238	; 0xee
 80036da:	d005      	beq.n	80036e8 <address_known+0x1c>
 80036dc:	4b05      	ldr	r3, [pc, #20]	; (80036f4 <address_known+0x28>)
 80036de:	781b      	ldrb	r3, [r3, #0]
 80036e0:	2bff      	cmp	r3, #255	; 0xff
 80036e2:	d001      	beq.n	80036e8 <address_known+0x1c>
 80036e4:	2301      	movs	r3, #1
 80036e6:	e000      	b.n	80036ea <address_known+0x1e>
	else return 0;
 80036e8:	2300      	movs	r3, #0

}
 80036ea:	0018      	movs	r0, r3
 80036ec:	46bd      	mov	sp, r7
 80036ee:	b002      	add	sp, #8
 80036f0:	bd80      	pop	{r7, pc}
 80036f2:	46c0      	nop			; (mov r8, r8)
 80036f4:	20000414 	.word	0x20000414

080036f8 <tx_done>:

static int tx_done(fsm_t* this)
{
 80036f8:	b580      	push	{r7, lr}
 80036fa:	b082      	sub	sp, #8
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	6078      	str	r0, [r7, #4]
	return xTxDoneFlag;
 8003700:	4b03      	ldr	r3, [pc, #12]	; (8003710 <tx_done+0x18>)
 8003702:	781b      	ldrb	r3, [r3, #0]
 8003704:	b2db      	uxtb	r3, r3
}
 8003706:	0018      	movs	r0, r3
 8003708:	46bd      	mov	sp, r7
 800370a:	b002      	add	sp, #8
 800370c:	bd80      	pop	{r7, pc}
 800370e:	46c0      	nop			; (mov r8, r8)
 8003710:	20000259 	.word	0x20000259

08003714 <ACK_confirm>:


static int ACK_confirm (fsm_t* this)
{
 8003714:	b580      	push	{r7, lr}
 8003716:	b082      	sub	sp, #8
 8003718:	af00      	add	r7, sp, #0
 800371a:	6078      	str	r0, [r7, #4]
	return ACK_Process;
 800371c:	4b02      	ldr	r3, [pc, #8]	; (8003728 <ACK_confirm+0x14>)
 800371e:	781b      	ldrb	r3, [r3, #0]
}
 8003720:	0018      	movs	r0, r3
 8003722:	46bd      	mov	sp, r7
 8003724:	b002      	add	sp, #8
 8003726:	bd80      	pop	{r7, pc}
 8003728:	20000416 	.word	0x20000416

0800372c <EN_Rx>:

void EN_Rx(fsm_t* this)
{
 800372c:	b580      	push	{r7, lr}
 800372e:	b082      	sub	sp, #8
 8003730:	af00      	add	r7, sp, #0
 8003732:	6078      	str	r0, [r7, #4]
    AppliReceiveBuff(aReceiveBuffer, RxLength);
 8003734:	4b0f      	ldr	r3, [pc, #60]	; (8003774 <EN_Rx+0x48>)
 8003736:	781a      	ldrb	r2, [r3, #0]
 8003738:	4b0f      	ldr	r3, [pc, #60]	; (8003778 <EN_Rx+0x4c>)
 800373a:	0011      	movs	r1, r2
 800373c:	0018      	movs	r0, r3
 800373e:	f000 f9a5 	bl	8003a8c <AppliReceiveBuff>
    Spirit1_RX_timeout = RESET;
 8003742:	4b0e      	ldr	r3, [pc, #56]	; (800377c <EN_Rx+0x50>)
 8003744:	2200      	movs	r2, #0
 8003746:	701a      	strb	r2, [r3, #0]
    reset_RX_count();
 8003748:	f7ff ff46 	bl	80035d8 <reset_RX_count>
    BSP_LED_Toggle(LED2);
 800374c:	2000      	movs	r0, #0
 800374e:	f003 fd57 	bl	8007200 <BSP_LED_Toggle>

	xTxDoneFlag = RESET;
 8003752:	4b0b      	ldr	r3, [pc, #44]	; (8003780 <EN_Rx+0x54>)
 8003754:	2200      	movs	r2, #0
 8003756:	701a      	strb	r2, [r3, #0]
#if defined(X_NUCLEO_IDS01A4) || defined(X_NUCLEO_IDS01A5)
    RadioShieldLedOff(RADIO_SHIELD_LED);
 8003758:	2000      	movs	r0, #0
 800375a:	f003 fe81 	bl	8007460 <RadioShieldLedOff>
#endif
    ACK_Process = RESET;
 800375e:	4b09      	ldr	r3, [pc, #36]	; (8003784 <EN_Rx+0x58>)
 8003760:	2200      	movs	r2, #0
 8003762:	701a      	strb	r2, [r3, #0]
    IDLE_Process = SET;
 8003764:	4b08      	ldr	r3, [pc, #32]	; (8003788 <EN_Rx+0x5c>)
 8003766:	2201      	movs	r2, #1
 8003768:	701a      	strb	r2, [r3, #0]

}
 800376a:	46c0      	nop			; (mov r8, r8)
 800376c:	46bd      	mov	sp, r7
 800376e:	b002      	add	sp, #8
 8003770:	bd80      	pop	{r7, pc}
 8003772:	46c0      	nop			; (mov r8, r8)
 8003774:	200001f4 	.word	0x200001f4
 8003778:	200001f8 	.word	0x200001f8
 800377c:	2000025a 	.word	0x2000025a
 8003780:	20000259 	.word	0x20000259
 8003784:	20000416 	.word	0x20000416
 8003788:	20000428 	.word	0x20000428

0800378c <send_data>:

void send_data(fsm_t* this)
{
 800378c:	b580      	push	{r7, lr}
 800378e:	b082      	sub	sp, #8
 8003790:	af00      	add	r7, sp, #0
 8003792:	6078      	str	r0, [r7, #4]
	tx_value = RESET;
 8003794:	4b13      	ldr	r3, [pc, #76]	; (80037e4 <send_data+0x58>)
 8003796:	2200      	movs	r2, #0
 8003798:	701a      	strb	r2, [r3, #0]
	xTxFrame.Cmd = LED_TOGGLE;
 800379a:	4b13      	ldr	r3, [pc, #76]	; (80037e8 <send_data+0x5c>)
 800379c:	22ff      	movs	r2, #255	; 0xff
 800379e:	70da      	strb	r2, [r3, #3]
	xTxFrame.CmdLen = 0x01;
 80037a0:	4b11      	ldr	r3, [pc, #68]	; (80037e8 <send_data+0x5c>)
 80037a2:	2201      	movs	r2, #1
 80037a4:	709a      	strb	r2, [r3, #2]
	xTxFrame.Cmdtag = txCounter++;
 80037a6:	4b11      	ldr	r3, [pc, #68]	; (80037ec <send_data+0x60>)
 80037a8:	881b      	ldrh	r3, [r3, #0]
 80037aa:	1c5a      	adds	r2, r3, #1
 80037ac:	b291      	uxth	r1, r2
 80037ae:	4a0f      	ldr	r2, [pc, #60]	; (80037ec <send_data+0x60>)
 80037b0:	8011      	strh	r1, [r2, #0]
 80037b2:	b2da      	uxtb	r2, r3
 80037b4:	4b0c      	ldr	r3, [pc, #48]	; (80037e8 <send_data+0x5c>)
 80037b6:	701a      	strb	r2, [r3, #0]
	xTxFrame.CmdType = APPLI_CMD;
 80037b8:	4b0b      	ldr	r3, [pc, #44]	; (80037e8 <send_data+0x5c>)
 80037ba:	2211      	movs	r2, #17
 80037bc:	705a      	strb	r2, [r3, #1]
	xTxFrame.DataBuff = aTransmitBuffer;
 80037be:	4b0a      	ldr	r3, [pc, #40]	; (80037e8 <send_data+0x5c>)
 80037c0:	4a0b      	ldr	r2, [pc, #44]	; (80037f0 <send_data+0x64>)
 80037c2:	609a      	str	r2, [r3, #8]
	xTxFrame.DataLen = TxLength;
 80037c4:	4b0b      	ldr	r3, [pc, #44]	; (80037f4 <send_data+0x68>)
 80037c6:	781a      	ldrb	r2, [r3, #0]
 80037c8:	4b07      	ldr	r3, [pc, #28]	; (80037e8 <send_data+0x5c>)
 80037ca:	711a      	strb	r2, [r3, #4]

	AppliSendBuff(&xTxFrame, xTxFrame.DataLen);
 80037cc:	4b06      	ldr	r3, [pc, #24]	; (80037e8 <send_data+0x5c>)
 80037ce:	791a      	ldrb	r2, [r3, #4]
 80037d0:	4b05      	ldr	r3, [pc, #20]	; (80037e8 <send_data+0x5c>)
 80037d2:	0011      	movs	r1, r2
 80037d4:	0018      	movs	r0, r3
 80037d6:	f000 f8ed 	bl	80039b4 <AppliSendBuff>

}
 80037da:	46c0      	nop			; (mov r8, r8)
 80037dc:	46bd      	mov	sp, r7
 80037de:	b002      	add	sp, #8
 80037e0:	bd80      	pop	{r7, pc}
 80037e2:	46c0      	nop			; (mov r8, r8)
 80037e4:	2000025b 	.word	0x2000025b
 80037e8:	2000025c 	.word	0x2000025c
 80037ec:	200002d6 	.word	0x200002d6
 80037f0:	20000088 	.word	0x20000088
 80037f4:	20000084 	.word	0x20000084

080037f8 <read_RX_Data>:

void read_RX_Data(fsm_t* this)
{
 80037f8:	b580      	push	{r7, lr}
 80037fa:	b084      	sub	sp, #16
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	6078      	str	r0, [r7, #4]
	xRxDoneFlag = RESET;
 8003800:	4b1e      	ldr	r3, [pc, #120]	; (800387c <read_RX_Data+0x84>)
 8003802:	2200      	movs	r2, #0
 8003804:	701a      	strb	r2, [r3, #0]

	Spirit1GetRxPacket(aReceiveBuffer,&RxLength);
 8003806:	4a1e      	ldr	r2, [pc, #120]	; (8003880 <read_RX_Data+0x88>)
 8003808:	4b1e      	ldr	r3, [pc, #120]	; (8003884 <read_RX_Data+0x8c>)
 800380a:	0011      	movs	r1, r2
 800380c:	0018      	movs	r0, r3
 800380e:	f003 fc3d 	bl	800708c <Spirit1GetRxPacket>
	/*rRSSIValue = Spirit1GetRssiTH();*/
	/*rRSSIValue = S2LPGetRssiTH();*/
	xRxFrame.Cmd = aReceiveBuffer[0];
 8003812:	4b1c      	ldr	r3, [pc, #112]	; (8003884 <read_RX_Data+0x8c>)
 8003814:	781a      	ldrb	r2, [r3, #0]
 8003816:	4b1c      	ldr	r3, [pc, #112]	; (8003888 <read_RX_Data+0x90>)
 8003818:	70da      	strb	r2, [r3, #3]
	xRxFrame.CmdLen = aReceiveBuffer[1];
 800381a:	4b1a      	ldr	r3, [pc, #104]	; (8003884 <read_RX_Data+0x8c>)
 800381c:	785a      	ldrb	r2, [r3, #1]
 800381e:	4b1a      	ldr	r3, [pc, #104]	; (8003888 <read_RX_Data+0x90>)
 8003820:	709a      	strb	r2, [r3, #2]
	xRxFrame.Cmdtag = aReceiveBuffer[2];
 8003822:	4b18      	ldr	r3, [pc, #96]	; (8003884 <read_RX_Data+0x8c>)
 8003824:	789a      	ldrb	r2, [r3, #2]
 8003826:	4b18      	ldr	r3, [pc, #96]	; (8003888 <read_RX_Data+0x90>)
 8003828:	701a      	strb	r2, [r3, #0]
	xRxFrame.CmdType = aReceiveBuffer[3];
 800382a:	4b16      	ldr	r3, [pc, #88]	; (8003884 <read_RX_Data+0x8c>)
 800382c:	78da      	ldrb	r2, [r3, #3]
 800382e:	4b16      	ldr	r3, [pc, #88]	; (8003888 <read_RX_Data+0x90>)
 8003830:	705a      	strb	r2, [r3, #1]
	xRxFrame.DataLen = aReceiveBuffer[4];
 8003832:	4b14      	ldr	r3, [pc, #80]	; (8003884 <read_RX_Data+0x8c>)
 8003834:	791a      	ldrb	r2, [r3, #4]
 8003836:	4b14      	ldr	r3, [pc, #80]	; (8003888 <read_RX_Data+0x90>)
 8003838:	711a      	strb	r2, [r3, #4]

	/*FIXED BUG IN DATA RECEPTION*/
	for (uint8_t xIndex = 5; xIndex < RxLength; xIndex++)
 800383a:	230f      	movs	r3, #15
 800383c:	18fb      	adds	r3, r7, r3
 800383e:	2205      	movs	r2, #5
 8003840:	701a      	strb	r2, [r3, #0]
 8003842:	e00d      	b.n	8003860 <read_RX_Data+0x68>
	{
	  temp_DataBuff[xIndex] = aReceiveBuffer[xIndex];
 8003844:	200f      	movs	r0, #15
 8003846:	183b      	adds	r3, r7, r0
 8003848:	781a      	ldrb	r2, [r3, #0]
 800384a:	183b      	adds	r3, r7, r0
 800384c:	781b      	ldrb	r3, [r3, #0]
 800384e:	490d      	ldr	r1, [pc, #52]	; (8003884 <read_RX_Data+0x8c>)
 8003850:	5c89      	ldrb	r1, [r1, r2]
 8003852:	4a0e      	ldr	r2, [pc, #56]	; (800388c <read_RX_Data+0x94>)
 8003854:	54d1      	strb	r1, [r2, r3]
	for (uint8_t xIndex = 5; xIndex < RxLength; xIndex++)
 8003856:	183b      	adds	r3, r7, r0
 8003858:	781a      	ldrb	r2, [r3, #0]
 800385a:	183b      	adds	r3, r7, r0
 800385c:	3201      	adds	r2, #1
 800385e:	701a      	strb	r2, [r3, #0]
 8003860:	4b07      	ldr	r3, [pc, #28]	; (8003880 <read_RX_Data+0x88>)
 8003862:	781b      	ldrb	r3, [r3, #0]
 8003864:	220f      	movs	r2, #15
 8003866:	18ba      	adds	r2, r7, r2
 8003868:	7812      	ldrb	r2, [r2, #0]
 800386a:	429a      	cmp	r2, r3
 800386c:	d3ea      	bcc.n	8003844 <read_RX_Data+0x4c>
	}

	xRxFrame.DataBuff= temp_DataBuff;
 800386e:	4b06      	ldr	r3, [pc, #24]	; (8003888 <read_RX_Data+0x90>)
 8003870:	4a06      	ldr	r2, [pc, #24]	; (800388c <read_RX_Data+0x94>)
 8003872:	609a      	str	r2, [r3, #8]
}
 8003874:	46c0      	nop			; (mov r8, r8)
 8003876:	46bd      	mov	sp, r7
 8003878:	b004      	add	sp, #16
 800387a:	bd80      	pop	{r7, pc}
 800387c:	20000258 	.word	0x20000258
 8003880:	200001f4 	.word	0x200001f4
 8003884:	200001f8 	.word	0x200001f8
 8003888:	20000268 	.word	0x20000268
 800388c:	200002d8 	.word	0x200002d8

08003890 <LED_ON>:

void LED_ON(fsm_t* this)
{
 8003890:	b580      	push	{r7, lr}
 8003892:	b082      	sub	sp, #8
 8003894:	af00      	add	r7, sp, #0
 8003896:	6078      	str	r0, [r7, #4]
	/*IT WILL BE NECESSARY CHANGE IT TO PCB LED*/
#if defined(X_NUCLEO_IDS01A4) || defined(X_NUCLEO_IDS01A5)
    RadioShieldLedOn(RADIO_SHIELD_LED);
 8003898:	2000      	movs	r0, #0
 800389a:	f003 fdcb 	bl	8007434 <RadioShieldLedOn>
#endif
    dest_addr = SpiritPktCommonGetReceivedDestAddress();
 800389e:	f001 fbc7 	bl	8005030 <SpiritPktCommonGetReceivedDestAddress>
 80038a2:	0003      	movs	r3, r0
 80038a4:	001a      	movs	r2, r3
 80038a6:	4b03      	ldr	r3, [pc, #12]	; (80038b4 <LED_ON+0x24>)
 80038a8:	701a      	strb	r2, [r3, #0]
}
 80038aa:	46c0      	nop			; (mov r8, r8)
 80038ac:	46bd      	mov	sp, r7
 80038ae:	b002      	add	sp, #8
 80038b0:	bd80      	pop	{r7, pc}
 80038b2:	46c0      	nop			; (mov r8, r8)
 80038b4:	20000414 	.word	0x20000414

080038b8 <LED_Toggle>:

void LED_Toggle(fsm_t* this)
{
 80038b8:	b580      	push	{r7, lr}
 80038ba:	b084      	sub	sp, #16
 80038bc:	af00      	add	r7, sp, #0
 80038be:	6078      	str	r0, [r7, #4]
	uint8_t ledToggleCtr = 0;
 80038c0:	230f      	movs	r3, #15
 80038c2:	18fb      	adds	r3, r7, r3
 80038c4:	2200      	movs	r2, #0
 80038c6:	701a      	strb	r2, [r3, #0]

    dest_addr = SpiritPktCommonGetReceivedDestAddress();
 80038c8:	f001 fbb2 	bl	8005030 <SpiritPktCommonGetReceivedDestAddress>
 80038cc:	0003      	movs	r3, r0
 80038ce:	001a      	movs	r2, r3
 80038d0:	4b11      	ldr	r3, [pc, #68]	; (8003918 <LED_Toggle+0x60>)
 80038d2:	701a      	strb	r2, [r3, #0]

#if defined(X_NUCLEO_IDS01A4) || defined(X_NUCLEO_IDS01A5)
	HAL_Delay(DELAY_TX_LED_GLOW);
 80038d4:	20c8      	movs	r0, #200	; 0xc8
 80038d6:	f004 fb95 	bl	8008004 <HAL_Delay>
#endif
	for(; ledToggleCtr<5; ledToggleCtr++)
 80038da:	e00b      	b.n	80038f4 <LED_Toggle+0x3c>
	{
		/*IT WILL BE NECESSARY CHANGE IT TO PCB LED*/
		#if defined(X_NUCLEO_IDS01A4) || defined(X_NUCLEO_IDS01A5)
		RadioShieldLedToggle(RADIO_SHIELD_LED);
 80038dc:	2000      	movs	r0, #0
 80038de:	f003 fdd5 	bl	800748c <RadioShieldLedToggle>
		#endif
		HAL_Delay(DELAY_RX_LED_TOGGLE);
 80038e2:	2064      	movs	r0, #100	; 0x64
 80038e4:	f004 fb8e 	bl	8008004 <HAL_Delay>
	for(; ledToggleCtr<5; ledToggleCtr++)
 80038e8:	210f      	movs	r1, #15
 80038ea:	187b      	adds	r3, r7, r1
 80038ec:	781a      	ldrb	r2, [r3, #0]
 80038ee:	187b      	adds	r3, r7, r1
 80038f0:	3201      	adds	r2, #1
 80038f2:	701a      	strb	r2, [r3, #0]
 80038f4:	230f      	movs	r3, #15
 80038f6:	18fb      	adds	r3, r7, r3
 80038f8:	781b      	ldrb	r3, [r3, #0]
 80038fa:	2b04      	cmp	r3, #4
 80038fc:	d9ee      	bls.n	80038dc <LED_Toggle+0x24>
	}
#if defined(X_NUCLEO_IDS01A4) || defined(X_NUCLEO_IDS01A5)
    RadioShieldLedOff(RADIO_SHIELD_LED);
 80038fe:	2000      	movs	r0, #0
 8003900:	f003 fdae 	bl	8007460 <RadioShieldLedOff>
#endif
    BSP_LED_Off(LED2);
 8003904:	2000      	movs	r0, #0
 8003906:	f003 fc65 	bl	80071d4 <BSP_LED_Off>

    ACK_Process = SET;
 800390a:	4b04      	ldr	r3, [pc, #16]	; (800391c <LED_Toggle+0x64>)
 800390c:	2201      	movs	r2, #1
 800390e:	701a      	strb	r2, [r3, #0]
}
 8003910:	46c0      	nop			; (mov r8, r8)
 8003912:	46bd      	mov	sp, r7
 8003914:	b004      	add	sp, #16
 8003916:	bd80      	pop	{r7, pc}
 8003918:	20000414 	.word	0x20000414
 800391c:	20000416 	.word	0x20000416

08003920 <send_ACK>:

void send_ACK(fsm_t* this)
{
 8003920:	b580      	push	{r7, lr}
 8003922:	b082      	sub	sp, #8
 8003924:	af00      	add	r7, sp, #0
 8003926:	6078      	str	r0, [r7, #4]
	  xTxFrame.Cmd = ACK_OK;
 8003928:	4b10      	ldr	r3, [pc, #64]	; (800396c <send_ACK+0x4c>)
 800392a:	2201      	movs	r2, #1
 800392c:	70da      	strb	r2, [r3, #3]
	  xTxFrame.CmdLen = 0x01;
 800392e:	4b0f      	ldr	r3, [pc, #60]	; (800396c <send_ACK+0x4c>)
 8003930:	2201      	movs	r2, #1
 8003932:	709a      	strb	r2, [r3, #2]
	  xTxFrame.Cmdtag = xRxFrame.Cmdtag;
 8003934:	4b0e      	ldr	r3, [pc, #56]	; (8003970 <send_ACK+0x50>)
 8003936:	781a      	ldrb	r2, [r3, #0]
 8003938:	4b0c      	ldr	r3, [pc, #48]	; (800396c <send_ACK+0x4c>)
 800393a:	701a      	strb	r2, [r3, #0]
	  xTxFrame.CmdType = APPLI_CMD;
 800393c:	4b0b      	ldr	r3, [pc, #44]	; (800396c <send_ACK+0x4c>)
 800393e:	2211      	movs	r2, #17
 8003940:	705a      	strb	r2, [r3, #1]
	  xTxFrame.DataBuff = aTransmitBuffer;
 8003942:	4b0a      	ldr	r3, [pc, #40]	; (800396c <send_ACK+0x4c>)
 8003944:	4a0b      	ldr	r2, [pc, #44]	; (8003974 <send_ACK+0x54>)
 8003946:	609a      	str	r2, [r3, #8]
	  xTxFrame.DataLen = TxLength;
 8003948:	4b0b      	ldr	r3, [pc, #44]	; (8003978 <send_ACK+0x58>)
 800394a:	781a      	ldrb	r2, [r3, #0]
 800394c:	4b07      	ldr	r3, [pc, #28]	; (800396c <send_ACK+0x4c>)
 800394e:	711a      	strb	r2, [r3, #4]
	  HAL_Delay(DELAY_TX_LED_GLOW);
 8003950:	20c8      	movs	r0, #200	; 0xc8
 8003952:	f004 fb57 	bl	8008004 <HAL_Delay>

	  AppliSendBuff(&xTxFrame, xTxFrame.DataLen);
 8003956:	4b05      	ldr	r3, [pc, #20]	; (800396c <send_ACK+0x4c>)
 8003958:	791a      	ldrb	r2, [r3, #4]
 800395a:	4b04      	ldr	r3, [pc, #16]	; (800396c <send_ACK+0x4c>)
 800395c:	0011      	movs	r1, r2
 800395e:	0018      	movs	r0, r3
 8003960:	f000 f828 	bl	80039b4 <AppliSendBuff>
}
 8003964:	46c0      	nop			; (mov r8, r8)
 8003966:	46bd      	mov	sp, r7
 8003968:	b002      	add	sp, #8
 800396a:	bd80      	pop	{r7, pc}
 800396c:	2000025c 	.word	0x2000025c
 8003970:	20000268 	.word	0x20000268
 8003974:	20000088 	.word	0x20000088
 8003978:	20000084 	.word	0x20000084

0800397c <HAL_Radio_Init>:
* @brief  Initializes RF Transceiver's HAL.
* @param  None
* @retval None.
*/
void HAL_Radio_Init(void)
{
 800397c:	b580      	push	{r7, lr}
 800397e:	af00      	add	r7, sp, #0
  pRadioDriver = &radio_cb;
 8003980:	4b04      	ldr	r3, [pc, #16]	; (8003994 <HAL_Radio_Init+0x18>)
 8003982:	4a05      	ldr	r2, [pc, #20]	; (8003998 <HAL_Radio_Init+0x1c>)
 8003984:	601a      	str	r2, [r3, #0]
  pRadioDriver->Init( ); 
 8003986:	4b03      	ldr	r3, [pc, #12]	; (8003994 <HAL_Radio_Init+0x18>)
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	4798      	blx	r3
}
 800398e:	46c0      	nop			; (mov r8, r8)
 8003990:	46bd      	mov	sp, r7
 8003992:	bd80      	pop	{r7, pc}
 8003994:	2000041c 	.word	0x2000041c
 8003998:	20000000 	.word	0x20000000

0800399c <P2P_Process>:
*         uint8_t* pRxBuff = Pointer to aReceiveBuffer
*         uint8_t cRxlen= length of aReceiveBuffer
* @retval None.
*/
void P2P_Process(void)
{
 800399c:	b580      	push	{r7, lr}
 800399e:	af00      	add	r7, sp, #0
	fsm_fire(radio_fsm);
 80039a0:	4b03      	ldr	r3, [pc, #12]	; (80039b0 <P2P_Process+0x14>)
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	0018      	movs	r0, r3
 80039a6:	f7ff fb97 	bl	80030d8 <fsm_fire>
}
 80039aa:	46c0      	nop			; (mov r8, r8)
 80039ac:	46bd      	mov	sp, r7
 80039ae:	bd80      	pop	{r7, pc}
 80039b0:	20000424 	.word	0x20000424

080039b4 <AppliSendBuff>:
* @param  AppliFrame_t *xTxFrame = Pointer to AppliFrame_t structure 
*         uint8_t cTxlen = Length of aTransmitBuffer
* @retval None
*/
void AppliSendBuff(AppliFrame_t *xTxFrame, uint8_t cTxlen)
{
 80039b4:	b590      	push	{r4, r7, lr}
 80039b6:	b085      	sub	sp, #20
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	6078      	str	r0, [r7, #4]
 80039bc:	000a      	movs	r2, r1
 80039be:	1cfb      	adds	r3, r7, #3
 80039c0:	701a      	strb	r2, [r3, #0]
  uint8_t xIndex = 0;
 80039c2:	230f      	movs	r3, #15
 80039c4:	18fb      	adds	r3, r7, r3
 80039c6:	2200      	movs	r2, #0
 80039c8:	701a      	strb	r2, [r3, #0]
  uint8_t trxLength = 0;
 80039ca:	230e      	movs	r3, #14
 80039cc:	18fb      	adds	r3, r7, r3
 80039ce:	2200      	movs	r2, #0
 80039d0:	701a      	strb	r2, [r3, #0]
  
#ifdef USE_BASIC_PROTOCOL
  SpiritPktBasicAddressesInit(&xAddressInit);
 80039d2:	4b2b      	ldr	r3, [pc, #172]	; (8003a80 <AppliSendBuff+0xcc>)
 80039d4:	0018      	movs	r0, r3
 80039d6:	f001 f9c3 	bl	8004d60 <SpiritPktBasicAddressesInit>
#endif  
  
  TxFrameBuff[0] = xTxFrame->Cmd;
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	78da      	ldrb	r2, [r3, #3]
 80039de:	4b29      	ldr	r3, [pc, #164]	; (8003a84 <AppliSendBuff+0xd0>)
 80039e0:	701a      	strb	r2, [r3, #0]
  TxFrameBuff[1] = xTxFrame->CmdLen;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	789a      	ldrb	r2, [r3, #2]
 80039e6:	4b27      	ldr	r3, [pc, #156]	; (8003a84 <AppliSendBuff+0xd0>)
 80039e8:	705a      	strb	r2, [r3, #1]
  TxFrameBuff[2] = xTxFrame->Cmdtag;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	781a      	ldrb	r2, [r3, #0]
 80039ee:	4b25      	ldr	r3, [pc, #148]	; (8003a84 <AppliSendBuff+0xd0>)
 80039f0:	709a      	strb	r2, [r3, #2]
  TxFrameBuff[3] = xTxFrame->CmdType;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	785a      	ldrb	r2, [r3, #1]
 80039f6:	4b23      	ldr	r3, [pc, #140]	; (8003a84 <AppliSendBuff+0xd0>)
 80039f8:	70da      	strb	r2, [r3, #3]
  TxFrameBuff[4] = xTxFrame->DataLen;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	791a      	ldrb	r2, [r3, #4]
 80039fe:	4b21      	ldr	r3, [pc, #132]	; (8003a84 <AppliSendBuff+0xd0>)
 8003a00:	711a      	strb	r2, [r3, #4]
  for(; xIndex < xTxFrame->DataLen; xIndex++)
 8003a02:	e010      	b.n	8003a26 <AppliSendBuff+0x72>
  {
    TxFrameBuff[xIndex+5] =  xTxFrame->DataBuff[xIndex];
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	689a      	ldr	r2, [r3, #8]
 8003a08:	200f      	movs	r0, #15
 8003a0a:	183b      	adds	r3, r7, r0
 8003a0c:	781b      	ldrb	r3, [r3, #0]
 8003a0e:	18d2      	adds	r2, r2, r3
 8003a10:	183b      	adds	r3, r7, r0
 8003a12:	781b      	ldrb	r3, [r3, #0]
 8003a14:	3305      	adds	r3, #5
 8003a16:	7811      	ldrb	r1, [r2, #0]
 8003a18:	4a1a      	ldr	r2, [pc, #104]	; (8003a84 <AppliSendBuff+0xd0>)
 8003a1a:	54d1      	strb	r1, [r2, r3]
  for(; xIndex < xTxFrame->DataLen; xIndex++)
 8003a1c:	183b      	adds	r3, r7, r0
 8003a1e:	781a      	ldrb	r2, [r3, #0]
 8003a20:	183b      	adds	r3, r7, r0
 8003a22:	3201      	adds	r2, #1
 8003a24:	701a      	strb	r2, [r3, #0]
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	791b      	ldrb	r3, [r3, #4]
 8003a2a:	220f      	movs	r2, #15
 8003a2c:	18ba      	adds	r2, r7, r2
 8003a2e:	7812      	ldrb	r2, [r2, #0]
 8003a30:	429a      	cmp	r2, r3
 8003a32:	d3e7      	bcc.n	8003a04 <AppliSendBuff+0x50>
  }

  trxLength = (xIndex+5);
 8003a34:	240e      	movs	r4, #14
 8003a36:	193b      	adds	r3, r7, r4
 8003a38:	220f      	movs	r2, #15
 8003a3a:	18ba      	adds	r2, r7, r2
 8003a3c:	7812      	ldrb	r2, [r2, #0]
 8003a3e:	3205      	adds	r2, #5
 8003a40:	701a      	strb	r2, [r3, #0]

  /* Spirit IRQs disable */
  Spirit1DisableIrq();
 8003a42:	f003 fad0 	bl	8006fe6 <Spirit1DisableIrq>
  /* Spirit IRQs enable */
  Spirit1EnableTxIrq();
 8003a46:	f003 fab2 	bl	8006fae <Spirit1EnableTxIrq>
  /* payload length config */
  Spirit1SetPayloadlength(trxLength);
 8003a4a:	193b      	adds	r3, r7, r4
 8003a4c:	781b      	ldrb	r3, [r3, #0]
 8003a4e:	0018      	movs	r0, r3
 8003a50:	f003 fa8e 	bl	8006f70 <Spirit1SetPayloadlength>
  /* rx timeout config */
  Spirit1SetRxTimeout(RECEIVE_TIMEOUT);
 8003a54:	2300      	movs	r3, #0
 8003a56:	1c18      	adds	r0, r3, #0
 8003a58:	f003 facd 	bl	8006ff6 <Spirit1SetRxTimeout>
  /* IRQ registers blanking */
  Spirit1ClearIRQ();
 8003a5c:	f003 fb72 	bl	8007144 <Spirit1ClearIRQ>
  /* destination address */
  Spirit1SetDestinationAddress(DestinationAddr);
 8003a60:	4b09      	ldr	r3, [pc, #36]	; (8003a88 <AppliSendBuff+0xd4>)
 8003a62:	781b      	ldrb	r3, [r3, #0]
 8003a64:	0018      	movs	r0, r3
 8003a66:	f003 fa93 	bl	8006f90 <Spirit1SetDestinationAddress>
  /* send the TX command */
  Spirit1StartTx(TxFrameBuff, trxLength);
 8003a6a:	193b      	adds	r3, r7, r4
 8003a6c:	781a      	ldrb	r2, [r3, #0]
 8003a6e:	4b05      	ldr	r3, [pc, #20]	; (8003a84 <AppliSendBuff+0xd0>)
 8003a70:	0011      	movs	r1, r2
 8003a72:	0018      	movs	r0, r3
 8003a74:	f003 fb2c 	bl	80070d0 <Spirit1StartTx>
}
 8003a78:	46c0      	nop			; (mov r8, r8)
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	b005      	add	sp, #20
 8003a7e:	bd90      	pop	{r4, r7, pc}
 8003a80:	20000074 	.word	0x20000074
 8003a84:	20000274 	.word	0x20000274
 8003a88:	20000415 	.word	0x20000415

08003a8c <AppliReceiveBuff>:
* @param  uint8_t *RxFrameBuff = Pointer to ReceiveBuffer
*         uint8_t cRxlen = length of ReceiveBuffer
* @retval None
*/
void AppliReceiveBuff(uint8_t *RxFrameBuff, uint8_t cRxlen)
{
 8003a8c:	b580      	push	{r7, lr}
 8003a8e:	b082      	sub	sp, #8
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	6078      	str	r0, [r7, #4]
 8003a94:	000a      	movs	r2, r1
 8003a96:	1cfb      	adds	r3, r7, #3
 8003a98:	701a      	strb	r2, [r3, #0]
  /*float rRSSIValue = 0;*/
//  SW_RX_timeout = SET;
  exitCounter = TIME_TO_EXIT_RX;
 8003a9a:	4b0f      	ldr	r3, [pc, #60]	; (8003ad8 <AppliReceiveBuff+0x4c>)
 8003a9c:	4a0f      	ldr	r2, [pc, #60]	; (8003adc <AppliReceiveBuff+0x50>)
 8003a9e:	801a      	strh	r2, [r3, #0]
  SpiritPktBasicAddressesInit(&xAddressInit);
 8003aa0:	4b0f      	ldr	r3, [pc, #60]	; (8003ae0 <AppliReceiveBuff+0x54>)
 8003aa2:	0018      	movs	r0, r3
 8003aa4:	f001 f95c 	bl	8004d60 <SpiritPktBasicAddressesInit>

  Spirit1DisableIrq();
 8003aa8:	f003 fa9d 	bl	8006fe6 <Spirit1DisableIrq>
  Spirit1EnableRxIrq();
 8003aac:	f003 fa88 	bl	8006fc0 <Spirit1EnableRxIrq>

  /* payload length config */
  Spirit1SetPayloadlength(PAYLOAD_LEN);
 8003ab0:	2019      	movs	r0, #25
 8003ab2:	f003 fa5d 	bl	8006f70 <Spirit1SetPayloadlength>

  /* rx timeout config */
  Spirit1SetRxTimeout(RECEIVE_TIMEOUT);
 8003ab6:	2300      	movs	r3, #0
 8003ab8:	1c18      	adds	r0, r3, #0
 8003aba:	f003 fa9c 	bl	8006ff6 <Spirit1SetRxTimeout>

  /* destination address */
  Spirit1SetDestinationAddress(DestinationAddr);
 8003abe:	4b09      	ldr	r3, [pc, #36]	; (8003ae4 <AppliReceiveBuff+0x58>)
 8003ac0:	781b      	ldrb	r3, [r3, #0]
 8003ac2:	0018      	movs	r0, r3
 8003ac4:	f003 fa64 	bl	8006f90 <Spirit1SetDestinationAddress>
  /* IRQ registers blanking */
  Spirit1ClearIRQ();
 8003ac8:	f003 fb3c 	bl	8007144 <Spirit1ClearIRQ>
  /* RX command */ 
  Spirit1StartRx();
 8003acc:	f003 fac8 	bl	8007060 <Spirit1StartRx>
}
 8003ad0:	46c0      	nop			; (mov r8, r8)
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	b002      	add	sp, #8
 8003ad6:	bd80      	pop	{r7, pc}
 8003ad8:	200002d4 	.word	0x200002d4
 8003adc:	00000bb8 	.word	0x00000bb8
 8003ae0:	20000074 	.word	0x20000074
 8003ae4:	20000415 	.word	0x20000415

08003ae8 <P2P_Init>:
* communication
* @param  None
* @retval None
*/
void P2P_Init(void)
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	af00      	add	r7, sp, #0
  DestinationAddr = DESTINATION_ADDRESS;
 8003aec:	4b18      	ldr	r3, [pc, #96]	; (8003b50 <P2P_Init+0x68>)
 8003aee:	2244      	movs	r2, #68	; 0x44
 8003af0:	701a      	strb	r2, [r3, #0]
  pRadioDriver->GpioIrq(&xGpioIRQ);
 8003af2:	4b18      	ldr	r3, [pc, #96]	; (8003b54 <P2P_Init+0x6c>)
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	685b      	ldr	r3, [r3, #4]
 8003af8:	4a17      	ldr	r2, [pc, #92]	; (8003b58 <P2P_Init+0x70>)
 8003afa:	0010      	movs	r0, r2
 8003afc:	4798      	blx	r3

  /*Configure 868 transceiver*/
  selectedBand.conf_868 = SET;
 8003afe:	4b17      	ldr	r3, [pc, #92]	; (8003b5c <P2P_Init+0x74>)
 8003b00:	2201      	movs	r2, #1
 8003b02:	701a      	strb	r2, [r3, #0]
  selectedBand.conf_433 = RESET;
 8003b04:	4b15      	ldr	r3, [pc, #84]	; (8003b5c <P2P_Init+0x74>)
 8003b06:	2200      	movs	r2, #0
 8003b08:	705a      	strb	r2, [r3, #1]
  Spirit1RadioInit(&xRadioInit);
 8003b0a:	4b15      	ldr	r3, [pc, #84]	; (8003b60 <P2P_Init+0x78>)
 8003b0c:	0018      	movs	r0, r3
 8003b0e:	f003 fa05 	bl	8006f1c <Spirit1RadioInit>
  Spirit1SetPower(POWER_INDEX, POWER_DBM);
 8003b12:	4b14      	ldr	r3, [pc, #80]	; (8003b64 <P2P_Init+0x7c>)
 8003b14:	1c19      	adds	r1, r3, #0
 8003b16:	2007      	movs	r0, #7
 8003b18:	f003 fa0c 	bl	8006f34 <Spirit1SetPower>
  Spirit1PacketConfig();
 8003b1c:	f003 fa21 	bl	8006f62 <Spirit1PacketConfig>
  Spirit1EnableSQI();
 8003b20:	f003 fa93 	bl	800704a <Spirit1EnableSQI>
  SpiritQiSetRssiThresholddBm(RSSI_THRESHOLD);
 8003b24:	2378      	movs	r3, #120	; 0x78
 8003b26:	425b      	negs	r3, r3
 8003b28:	0018      	movs	r0, r3
 8003b2a:	f001 fb17 	bl	800515c <SpiritQiSetRssiThresholddBm>
//  Spirit1PacketConfig();
//  Spirit1EnableSQI();
//  SpiritQiSetRssiThresholddBm(RSSI_THRESHOLD);


  radio_fsm = fsm_new (radio_states);
 8003b2e:	4b0e      	ldr	r3, [pc, #56]	; (8003b68 <P2P_Init+0x80>)
 8003b30:	0018      	movs	r0, r3
 8003b32:	f7ff faad 	bl	8003090 <fsm_new>
 8003b36:	0002      	movs	r2, r0
 8003b38:	4b0c      	ldr	r3, [pc, #48]	; (8003b6c <P2P_Init+0x84>)
 8003b3a:	601a      	str	r2, [r3, #0]

  /*868MHz band as predetermined band*/
  selectedBand.conf_433 = RESET;
 8003b3c:	4b07      	ldr	r3, [pc, #28]	; (8003b5c <P2P_Init+0x74>)
 8003b3e:	2200      	movs	r2, #0
 8003b40:	705a      	strb	r2, [r3, #1]
  selectedBand.conf_868 = SET;
 8003b42:	4b06      	ldr	r3, [pc, #24]	; (8003b5c <P2P_Init+0x74>)
 8003b44:	2201      	movs	r2, #1
 8003b46:	701a      	strb	r2, [r3, #0]

}
 8003b48:	46c0      	nop			; (mov r8, r8)
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	bd80      	pop	{r7, pc}
 8003b4e:	46c0      	nop			; (mov r8, r8)
 8003b50:	20000415 	.word	0x20000415
 8003b54:	2000041c 	.word	0x2000041c
 8003b58:	20000044 	.word	0x20000044
 8003b5c:	20000420 	.word	0x20000420
 8003b60:	20000048 	.word	0x20000048
 8003b64:	4139999a 	.word	0x4139999a
 8003b68:	2000009c 	.word	0x2000009c
 8003b6c:	20000424 	.word	0x20000424

08003b70 <BasicProtocolInit>:
* @brief  This function initializes the BASIC Packet handler of S2LP
* @param  None
* @retval None
*/
void BasicProtocolInit(void)
{
 8003b70:	b580      	push	{r7, lr}
 8003b72:	af00      	add	r7, sp, #0
  /* RAdio Packet config */
	SpiritPktBasicInit(&xBasicInit);
 8003b74:	4b03      	ldr	r3, [pc, #12]	; (8003b84 <BasicProtocolInit+0x14>)
 8003b76:	0018      	movs	r0, r3
 8003b78:	f000 fff6 	bl	8004b68 <SpiritPktBasicInit>
}
 8003b7c:	46c0      	nop			; (mov r8, r8)
 8003b7e:	46bd      	mov	sp, r7
 8003b80:	bd80      	pop	{r7, pc}
 8003b82:	46c0      	nop			; (mov r8, r8)
 8003b84:	20000064 	.word	0x20000064

08003b88 <bandSelect>:

radio_select_t bandSelect(void)
{
 8003b88:	b580      	push	{r7, lr}
 8003b8a:	b082      	sub	sp, #8
 8003b8c:	af00      	add	r7, sp, #0
	return selectedBand;
 8003b8e:	1d3a      	adds	r2, r7, #4
 8003b90:	4b0c      	ldr	r3, [pc, #48]	; (8003bc4 <bandSelect+0x3c>)
 8003b92:	0010      	movs	r0, r2
 8003b94:	0019      	movs	r1, r3
 8003b96:	2302      	movs	r3, #2
 8003b98:	001a      	movs	r2, r3
 8003b9a:	f007 f9d3 	bl	800af44 <memcpy>
 8003b9e:	1d3a      	adds	r2, r7, #4
 8003ba0:	2300      	movs	r3, #0
 8003ba2:	7811      	ldrb	r1, [r2, #0]
 8003ba4:	20ff      	movs	r0, #255	; 0xff
 8003ba6:	4001      	ands	r1, r0
 8003ba8:	20ff      	movs	r0, #255	; 0xff
 8003baa:	4383      	bics	r3, r0
 8003bac:	430b      	orrs	r3, r1
 8003bae:	7852      	ldrb	r2, [r2, #1]
 8003bb0:	21ff      	movs	r1, #255	; 0xff
 8003bb2:	400a      	ands	r2, r1
 8003bb4:	0212      	lsls	r2, r2, #8
 8003bb6:	4904      	ldr	r1, [pc, #16]	; (8003bc8 <bandSelect+0x40>)
 8003bb8:	400b      	ands	r3, r1
 8003bba:	4313      	orrs	r3, r2
}
 8003bbc:	1c18      	adds	r0, r3, #0
 8003bbe:	46bd      	mov	sp, r7
 8003bc0:	b002      	add	sp, #8
 8003bc2:	bd80      	pop	{r7, pc}
 8003bc4:	20000420 	.word	0x20000420
 8003bc8:	ffff00ff 	.word	0xffff00ff

08003bcc <P2PInterruptHandler>:
*         to manage the S2LP IRQ configured to be notified on the S2LP GPIO_3.
* @param  None
* @retval None
*/
void P2PInterruptHandler(void)
{
 8003bcc:	b580      	push	{r7, lr}
 8003bce:	af00      	add	r7, sp, #0
	SpiritIrqGetStatus(&xIrqStatus);
 8003bd0:	4b2a      	ldr	r3, [pc, #168]	; (8003c7c <P2PInterruptHandler+0xb0>)
 8003bd2:	0018      	movs	r0, r3
 8003bd4:	f000 fcd4 	bl	8004580 <SpiritIrqGetStatus>
  
  
  /* Check the S2LP TX_DATA_SENT IRQ flag */
  if(
     (xIrqStatus.IRQ_TX_DATA_SENT) 
 8003bd8:	4b28      	ldr	r3, [pc, #160]	; (8003c7c <P2PInterruptHandler+0xb0>)
 8003bda:	781b      	ldrb	r3, [r3, #0]
 8003bdc:	2204      	movs	r2, #4
 8003bde:	4013      	ands	r3, r2
 8003be0:	b2db      	uxtb	r3, r3
  if(
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d106      	bne.n	8003bf4 <P2PInterruptHandler+0x28>
       
#ifdef CSMA_ENABLE
       ||(xIrqStatus.IRQ_MAX_BO_CCA_REACH)
 8003be6:	4b25      	ldr	r3, [pc, #148]	; (8003c7c <P2PInterruptHandler+0xb0>)
 8003be8:	785b      	ldrb	r3, [r3, #1]
 8003bea:	2208      	movs	r2, #8
 8003bec:	4013      	ands	r3, r2
 8003bee:	b2db      	uxtb	r3, r3
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d01a      	beq.n	8003c2a <P2PInterruptHandler+0x5e>
#endif
         )
  {
#ifdef CSMA_ENABLE
	SpiritCsma(S_DISABLE);
 8003bf4:	2000      	movs	r0, #0
 8003bf6:	f000 fb7d 	bl	80042f4 <SpiritCsma>
	SpiritRadioPersistenRx(S_ENABLE);	/*To comeback to RX state*/
 8003bfa:	2001      	movs	r0, #1
 8003bfc:	f002 fd8e 	bl	800671c <SpiritRadioPersistenRx>
	SpiritRadioCsBlanking(S_ENABLE);
 8003c00:	2001      	movs	r0, #1
 8003c02:	f002 fd53 	bl	80066ac <SpiritRadioCsBlanking>
    
    if(xIrqStatus.IRQ_MAX_BO_CCA_REACH)
 8003c06:	4b1d      	ldr	r3, [pc, #116]	; (8003c7c <P2PInterruptHandler+0xb0>)
 8003c08:	785b      	ldrb	r3, [r3, #1]
 8003c0a:	2208      	movs	r2, #8
 8003c0c:	4013      	ands	r3, r2
 8003c0e:	b2db      	uxtb	r3, r3
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d002      	beq.n	8003c1a <P2PInterruptHandler+0x4e>
    {
    	SpiritCmdStrobeSabort();
 8003c14:	2067      	movs	r0, #103	; 0x67
 8003c16:	f000 fae3 	bl	80041e0 <SpiritCmdStrobeCommand>
    }
    SpiritQiSetRssiThresholddBm(RSSI_THRESHOLD);
 8003c1a:	2378      	movs	r3, #120	; 0x78
 8003c1c:	425b      	negs	r3, r3
 8003c1e:	0018      	movs	r0, r3
 8003c20:	f001 fa9c 	bl	800515c <SpiritQiSetRssiThresholddBm>
    
    
#endif
    
    xTxDoneFlag = SET;
 8003c24:	4b16      	ldr	r3, [pc, #88]	; (8003c80 <P2PInterruptHandler+0xb4>)
 8003c26:	2201      	movs	r2, #1
 8003c28:	701a      	strb	r2, [r3, #0]
  }
  
  /* Check the S2LP RX_DATA_READY IRQ flag */
  if((xIrqStatus.IRQ_RX_DATA_READY))
 8003c2a:	4b14      	ldr	r3, [pc, #80]	; (8003c7c <P2PInterruptHandler+0xb0>)
 8003c2c:	781b      	ldrb	r3, [r3, #0]
 8003c2e:	2201      	movs	r2, #1
 8003c30:	4013      	ands	r3, r2
 8003c32:	b2db      	uxtb	r3, r3
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d002      	beq.n	8003c3e <P2PInterruptHandler+0x72>
  {
    xRxDoneFlag = SET;   
 8003c38:	4b12      	ldr	r3, [pc, #72]	; (8003c84 <P2PInterruptHandler+0xb8>)
 8003c3a:	2201      	movs	r2, #1
 8003c3c:	701a      	strb	r2, [r3, #0]
  }
  
  /* Restart receive after receive timeout*/
  if (xIrqStatus.IRQ_RX_TIMEOUT)
 8003c3e:	4b0f      	ldr	r3, [pc, #60]	; (8003c7c <P2PInterruptHandler+0xb0>)
 8003c40:	78db      	ldrb	r3, [r3, #3]
 8003c42:	2220      	movs	r2, #32
 8003c44:	4013      	ands	r3, r2
 8003c46:	b2db      	uxtb	r3, r3
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d007      	beq.n	8003c5c <P2PInterruptHandler+0x90>
  {
    Spirit1_RX_timeout = SET; 
 8003c4c:	4b0e      	ldr	r3, [pc, #56]	; (8003c88 <P2PInterruptHandler+0xbc>)
 8003c4e:	2201      	movs	r2, #1
 8003c50:	701a      	strb	r2, [r3, #0]
    SpiritCmdStrobeRx();
 8003c52:	f000 ff59 	bl	8004b08 <SpiritManagementWaCmdStrobeRx>
 8003c56:	2061      	movs	r0, #97	; 0x61
 8003c58:	f000 fac2 	bl	80041e0 <SpiritCmdStrobeCommand>
    
  }
  
  /* Check the S2LP RX_DATA_DISC IRQ flag */
  if(xIrqStatus.IRQ_RX_DATA_DISC)
 8003c5c:	4b07      	ldr	r3, [pc, #28]	; (8003c7c <P2PInterruptHandler+0xb0>)
 8003c5e:	781b      	ldrb	r3, [r3, #0]
 8003c60:	2202      	movs	r2, #2
 8003c62:	4013      	ands	r3, r2
 8003c64:	b2db      	uxtb	r3, r3
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d004      	beq.n	8003c74 <P2PInterruptHandler+0xa8>
  {      
    /* RX command - to ensure the device will be ready for the next reception */
	  SpiritCmdStrobeRx();
 8003c6a:	f000 ff4d 	bl	8004b08 <SpiritManagementWaCmdStrobeRx>
 8003c6e:	2061      	movs	r0, #97	; 0x61
 8003c70:	f000 fab6 	bl	80041e0 <SpiritCmdStrobeCommand>
    
  }  
}
 8003c74:	46c0      	nop			; (mov r8, r8)
 8003c76:	46bd      	mov	sp, r7
 8003c78:	bd80      	pop	{r7, pc}
 8003c7a:	46c0      	nop			; (mov r8, r8)
 8003c7c:	2000040c 	.word	0x2000040c
 8003c80:	20000259 	.word	0x20000259
 8003c84:	20000258 	.word	0x20000258
 8003c88:	2000025a 	.word	0x2000025a

08003c8c <HAL_GPIO_EXTI_Callback>:
* @param uint16_t GPIO_Pin
* @retval None
*/

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003c8c:	b580      	push	{r7, lr}
 8003c8e:	b084      	sub	sp, #16
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	0002      	movs	r2, r0
 8003c94:	1dbb      	adds	r3, r7, #6
 8003c96:	801a      	strh	r2, [r3, #0]
  PushButtonStatusData = RESET;
  wakeupCounter = LPM_WAKEUP_TIME; 
  dataSendCounter = DATA_SEND_TIME;
  dataSendCounter++;
#endif
  if(GPIO_Pin==USER_BUTTON_PIN)
 8003c98:	1dbb      	adds	r3, r7, #6
 8003c9a:	881a      	ldrh	r2, [r3, #0]
 8003c9c:	2380      	movs	r3, #128	; 0x80
 8003c9e:	019b      	lsls	r3, r3, #6
 8003ca0:	429a      	cmp	r2, r3
 8003ca2:	d117      	bne.n	8003cd4 <HAL_GPIO_EXTI_Callback+0x48>
  {

	/*It will be an USB interrupt, not a button*/
	tx_value = SET;
 8003ca4:	4b10      	ldr	r3, [pc, #64]	; (8003ce8 <HAL_GPIO_EXTI_Callback+0x5c>)
 8003ca6:	2201      	movs	r2, #1
 8003ca8:	701a      	strb	r2, [r3, #0]

	for(uint8_t i; i<TX_BUFFER_SIZE; i++)
 8003caa:	e00d      	b.n	8003cc8 <HAL_GPIO_EXTI_Callback+0x3c>
	{
		aTransmitBuffer[i] = i*2;
 8003cac:	200f      	movs	r0, #15
 8003cae:	183b      	adds	r3, r7, r0
 8003cb0:	781a      	ldrb	r2, [r3, #0]
 8003cb2:	183b      	adds	r3, r7, r0
 8003cb4:	781b      	ldrb	r3, [r3, #0]
 8003cb6:	18db      	adds	r3, r3, r3
 8003cb8:	b2d9      	uxtb	r1, r3
 8003cba:	4b0c      	ldr	r3, [pc, #48]	; (8003cec <HAL_GPIO_EXTI_Callback+0x60>)
 8003cbc:	5499      	strb	r1, [r3, r2]
	for(uint8_t i; i<TX_BUFFER_SIZE; i++)
 8003cbe:	183b      	adds	r3, r7, r0
 8003cc0:	781a      	ldrb	r2, [r3, #0]
 8003cc2:	183b      	adds	r3, r7, r0
 8003cc4:	3201      	adds	r2, #1
 8003cc6:	701a      	strb	r2, [r3, #0]
 8003cc8:	230f      	movs	r3, #15
 8003cca:	18fb      	adds	r3, r7, r3
 8003ccc:	781b      	ldrb	r3, [r3, #0]
 8003cce:	2b13      	cmp	r3, #19
 8003cd0:	d9ec      	bls.n	8003cac <HAL_GPIO_EXTI_Callback+0x20>
      P2PInterruptHandler();
    }
  
#endif
  
}
 8003cd2:	e005      	b.n	8003ce0 <HAL_GPIO_EXTI_Callback+0x54>
    if(GPIO_Pin==RADIO_GPIO_3_EXTI_LINE)
 8003cd4:	1dbb      	adds	r3, r7, #6
 8003cd6:	881b      	ldrh	r3, [r3, #0]
 8003cd8:	2b80      	cmp	r3, #128	; 0x80
 8003cda:	d101      	bne.n	8003ce0 <HAL_GPIO_EXTI_Callback+0x54>
      P2PInterruptHandler();
 8003cdc:	f7ff ff76 	bl	8003bcc <P2PInterruptHandler>
}
 8003ce0:	46c0      	nop			; (mov r8, r8)
 8003ce2:	46bd      	mov	sp, r7
 8003ce4:	b004      	add	sp, #16
 8003ce6:	bd80      	pop	{r7, pc}
 8003ce8:	2000025b 	.word	0x2000025b
 8003cec:	20000088 	.word	0x20000088

08003cf0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003cf0:	b580      	push	{r7, lr}
 8003cf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003cf4:	4b07      	ldr	r3, [pc, #28]	; (8003d14 <HAL_MspInit+0x24>)
 8003cf6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003cf8:	4b06      	ldr	r3, [pc, #24]	; (8003d14 <HAL_MspInit+0x24>)
 8003cfa:	2101      	movs	r1, #1
 8003cfc:	430a      	orrs	r2, r1
 8003cfe:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8003d00:	4b04      	ldr	r3, [pc, #16]	; (8003d14 <HAL_MspInit+0x24>)
 8003d02:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003d04:	4b03      	ldr	r3, [pc, #12]	; (8003d14 <HAL_MspInit+0x24>)
 8003d06:	2180      	movs	r1, #128	; 0x80
 8003d08:	0549      	lsls	r1, r1, #21
 8003d0a:	430a      	orrs	r2, r1
 8003d0c:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003d0e:	46c0      	nop			; (mov r8, r8)
 8003d10:	46bd      	mov	sp, r7
 8003d12:	bd80      	pop	{r7, pc}
 8003d14:	40021000 	.word	0x40021000

08003d18 <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 8003d18:	b580      	push	{r7, lr}
 8003d1a:	b082      	sub	sp, #8
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI1)
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	4a0b      	ldr	r2, [pc, #44]	; (8003d54 <HAL_SPI_MspDeInit+0x3c>)
 8003d26:	4293      	cmp	r3, r2
 8003d28:	d110      	bne.n	8003d4c <HAL_SPI_MspDeInit+0x34>
  {
  /* USER CODE BEGIN SPI1_MspDeInit 0 */

  /* USER CODE END SPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI1_CLK_DISABLE();
 8003d2a:	4b0b      	ldr	r3, [pc, #44]	; (8003d58 <HAL_SPI_MspDeInit+0x40>)
 8003d2c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003d2e:	4b0a      	ldr	r3, [pc, #40]	; (8003d58 <HAL_SPI_MspDeInit+0x40>)
 8003d30:	490a      	ldr	r1, [pc, #40]	; (8003d5c <HAL_SPI_MspDeInit+0x44>)
 8003d32:	400a      	ands	r2, r1
 8003d34:	635a      	str	r2, [r3, #52]	; 0x34
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_6|GPIO_PIN_7);
 8003d36:	23a0      	movs	r3, #160	; 0xa0
 8003d38:	05db      	lsls	r3, r3, #23
 8003d3a:	21c0      	movs	r1, #192	; 0xc0
 8003d3c:	0018      	movs	r0, r3
 8003d3e:	f004 fbf7 	bl	8008530 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_3);
 8003d42:	4b07      	ldr	r3, [pc, #28]	; (8003d60 <HAL_SPI_MspDeInit+0x48>)
 8003d44:	2108      	movs	r1, #8
 8003d46:	0018      	movs	r0, r3
 8003d48:	f004 fbf2 	bl	8008530 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN SPI1_MspDeInit 1 */

  /* USER CODE END SPI1_MspDeInit 1 */
  }

}
 8003d4c:	46c0      	nop			; (mov r8, r8)
 8003d4e:	46bd      	mov	sp, r7
 8003d50:	b002      	add	sp, #8
 8003d52:	bd80      	pop	{r7, pc}
 8003d54:	40013000 	.word	0x40013000
 8003d58:	40021000 	.word	0x40021000
 8003d5c:	ffffefff 	.word	0xffffefff
 8003d60:	50000400 	.word	0x50000400

08003d64 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003d64:	b580      	push	{r7, lr}
 8003d66:	b082      	sub	sp, #8
 8003d68:	af00      	add	r7, sp, #0
 8003d6a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681a      	ldr	r2, [r3, #0]
 8003d70:	2380      	movs	r3, #128	; 0x80
 8003d72:	05db      	lsls	r3, r3, #23
 8003d74:	429a      	cmp	r2, r3
 8003d76:	d10d      	bne.n	8003d94 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003d78:	4b08      	ldr	r3, [pc, #32]	; (8003d9c <HAL_TIM_Base_MspInit+0x38>)
 8003d7a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003d7c:	4b07      	ldr	r3, [pc, #28]	; (8003d9c <HAL_TIM_Base_MspInit+0x38>)
 8003d7e:	2101      	movs	r1, #1
 8003d80:	430a      	orrs	r2, r1
 8003d82:	639a      	str	r2, [r3, #56]	; 0x38
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003d84:	2200      	movs	r2, #0
 8003d86:	2100      	movs	r1, #0
 8003d88:	200f      	movs	r0, #15
 8003d8a:	f004 fa19 	bl	80081c0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003d8e:	200f      	movs	r0, #15
 8003d90:	f004 fa2b 	bl	80081ea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8003d94:	46c0      	nop			; (mov r8, r8)
 8003d96:	46bd      	mov	sp, r7
 8003d98:	b002      	add	sp, #8
 8003d9a:	bd80      	pop	{r7, pc}
 8003d9c:	40021000 	.word	0x40021000

08003da0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003da0:	b580      	push	{r7, lr}
 8003da2:	b088      	sub	sp, #32
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003da8:	230c      	movs	r3, #12
 8003daa:	18fb      	adds	r3, r7, r3
 8003dac:	0018      	movs	r0, r3
 8003dae:	2314      	movs	r3, #20
 8003db0:	001a      	movs	r2, r3
 8003db2:	2100      	movs	r1, #0
 8003db4:	f007 f8cf 	bl	800af56 <memset>
  if(huart->Instance==USART2)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	4a18      	ldr	r2, [pc, #96]	; (8003e20 <HAL_UART_MspInit+0x80>)
 8003dbe:	4293      	cmp	r3, r2
 8003dc0:	d129      	bne.n	8003e16 <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003dc2:	4b18      	ldr	r3, [pc, #96]	; (8003e24 <HAL_UART_MspInit+0x84>)
 8003dc4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003dc6:	4b17      	ldr	r3, [pc, #92]	; (8003e24 <HAL_UART_MspInit+0x84>)
 8003dc8:	2180      	movs	r1, #128	; 0x80
 8003dca:	0289      	lsls	r1, r1, #10
 8003dcc:	430a      	orrs	r2, r1
 8003dce:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003dd0:	4b14      	ldr	r3, [pc, #80]	; (8003e24 <HAL_UART_MspInit+0x84>)
 8003dd2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003dd4:	4b13      	ldr	r3, [pc, #76]	; (8003e24 <HAL_UART_MspInit+0x84>)
 8003dd6:	2101      	movs	r1, #1
 8003dd8:	430a      	orrs	r2, r1
 8003dda:	62da      	str	r2, [r3, #44]	; 0x2c
 8003ddc:	4b11      	ldr	r3, [pc, #68]	; (8003e24 <HAL_UART_MspInit+0x84>)
 8003dde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003de0:	2201      	movs	r2, #1
 8003de2:	4013      	ands	r3, r2
 8003de4:	60bb      	str	r3, [r7, #8]
 8003de6:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8003de8:	210c      	movs	r1, #12
 8003dea:	187b      	adds	r3, r7, r1
 8003dec:	220c      	movs	r2, #12
 8003dee:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003df0:	187b      	adds	r3, r7, r1
 8003df2:	2202      	movs	r2, #2
 8003df4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003df6:	187b      	adds	r3, r7, r1
 8003df8:	2200      	movs	r2, #0
 8003dfa:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003dfc:	187b      	adds	r3, r7, r1
 8003dfe:	2203      	movs	r2, #3
 8003e00:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8003e02:	187b      	adds	r3, r7, r1
 8003e04:	2204      	movs	r2, #4
 8003e06:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e08:	187a      	adds	r2, r7, r1
 8003e0a:	23a0      	movs	r3, #160	; 0xa0
 8003e0c:	05db      	lsls	r3, r3, #23
 8003e0e:	0011      	movs	r1, r2
 8003e10:	0018      	movs	r0, r3
 8003e12:	f004 fa17 	bl	8008244 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8003e16:	46c0      	nop			; (mov r8, r8)
 8003e18:	46bd      	mov	sp, r7
 8003e1a:	b008      	add	sp, #32
 8003e1c:	bd80      	pop	{r7, pc}
 8003e1e:	46c0      	nop			; (mov r8, r8)
 8003e20:	40004400 	.word	0x40004400
 8003e24:	40021000 	.word	0x40021000

08003e28 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003e28:	b580      	push	{r7, lr}
 8003e2a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003e2c:	46c0      	nop			; (mov r8, r8)
 8003e2e:	46bd      	mov	sp, r7
 8003e30:	bd80      	pop	{r7, pc}

08003e32 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003e32:	b580      	push	{r7, lr}
 8003e34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003e36:	e7fe      	b.n	8003e36 <HardFault_Handler+0x4>

08003e38 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003e38:	b580      	push	{r7, lr}
 8003e3a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8003e3c:	46c0      	nop			; (mov r8, r8)
 8003e3e:	46bd      	mov	sp, r7
 8003e40:	bd80      	pop	{r7, pc}

08003e42 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003e42:	b580      	push	{r7, lr}
 8003e44:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003e46:	46c0      	nop			; (mov r8, r8)
 8003e48:	46bd      	mov	sp, r7
 8003e4a:	bd80      	pop	{r7, pc}

08003e4c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003e4c:	b580      	push	{r7, lr}
 8003e4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003e50:	f004 f8c2 	bl	8007fd8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003e54:	46c0      	nop			; (mov r8, r8)
 8003e56:	46bd      	mov	sp, r7
 8003e58:	bd80      	pop	{r7, pc}

08003e5a <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8003e5a:	b580      	push	{r7, lr}
 8003e5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8003e5e:	2080      	movs	r0, #128	; 0x80
 8003e60:	f004 fc70 	bl	8008744 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8003e64:	2380      	movs	r3, #128	; 0x80
 8003e66:	019b      	lsls	r3, r3, #6
 8003e68:	0018      	movs	r0, r3
 8003e6a:	f004 fc6b 	bl	8008744 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8003e6e:	46c0      	nop			; (mov r8, r8)
 8003e70:	46bd      	mov	sp, r7
 8003e72:	bd80      	pop	{r7, pc}

08003e74 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003e74:	b580      	push	{r7, lr}
 8003e76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003e78:	4b04      	ldr	r3, [pc, #16]	; (8003e8c <TIM2_IRQHandler+0x18>)
 8003e7a:	0018      	movs	r0, r3
 8003e7c:	f006 f85b 	bl	8009f36 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */
  handle_TIM2();
 8003e80:	f7ff fb86 	bl	8003590 <handle_TIM2>
  /* USER CODE END TIM2_IRQn 1 */
}
 8003e84:	46c0      	nop			; (mov r8, r8)
 8003e86:	46bd      	mov	sp, r7
 8003e88:	bd80      	pop	{r7, pc}
 8003e8a:	46c0      	nop			; (mov r8, r8)
 8003e8c:	2000034c 	.word	0x2000034c

08003e90 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003e90:	b580      	push	{r7, lr}
 8003e92:	b086      	sub	sp, #24
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003e98:	4a14      	ldr	r2, [pc, #80]	; (8003eec <_sbrk+0x5c>)
 8003e9a:	4b15      	ldr	r3, [pc, #84]	; (8003ef0 <_sbrk+0x60>)
 8003e9c:	1ad3      	subs	r3, r2, r3
 8003e9e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003ea0:	697b      	ldr	r3, [r7, #20]
 8003ea2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003ea4:	4b13      	ldr	r3, [pc, #76]	; (8003ef4 <_sbrk+0x64>)
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d102      	bne.n	8003eb2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003eac:	4b11      	ldr	r3, [pc, #68]	; (8003ef4 <_sbrk+0x64>)
 8003eae:	4a12      	ldr	r2, [pc, #72]	; (8003ef8 <_sbrk+0x68>)
 8003eb0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003eb2:	4b10      	ldr	r3, [pc, #64]	; (8003ef4 <_sbrk+0x64>)
 8003eb4:	681a      	ldr	r2, [r3, #0]
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	18d3      	adds	r3, r2, r3
 8003eba:	693a      	ldr	r2, [r7, #16]
 8003ebc:	429a      	cmp	r2, r3
 8003ebe:	d207      	bcs.n	8003ed0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003ec0:	f007 f80c 	bl	800aedc <__errno>
 8003ec4:	0003      	movs	r3, r0
 8003ec6:	220c      	movs	r2, #12
 8003ec8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003eca:	2301      	movs	r3, #1
 8003ecc:	425b      	negs	r3, r3
 8003ece:	e009      	b.n	8003ee4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003ed0:	4b08      	ldr	r3, [pc, #32]	; (8003ef4 <_sbrk+0x64>)
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003ed6:	4b07      	ldr	r3, [pc, #28]	; (8003ef4 <_sbrk+0x64>)
 8003ed8:	681a      	ldr	r2, [r3, #0]
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	18d2      	adds	r2, r2, r3
 8003ede:	4b05      	ldr	r3, [pc, #20]	; (8003ef4 <_sbrk+0x64>)
 8003ee0:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8003ee2:	68fb      	ldr	r3, [r7, #12]
}
 8003ee4:	0018      	movs	r0, r3
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	b006      	add	sp, #24
 8003eea:	bd80      	pop	{r7, pc}
 8003eec:	20002000 	.word	0x20002000
 8003ef0:	00000400 	.word	0x00000400
 8003ef4:	200002dc 	.word	0x200002dc
 8003ef8:	20000490 	.word	0x20000490

08003efc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003efc:	b580      	push	{r7, lr}
 8003efe:	af00      	add	r7, sp, #0
/*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100U;
 8003f00:	4b17      	ldr	r3, [pc, #92]	; (8003f60 <SystemInit+0x64>)
 8003f02:	681a      	ldr	r2, [r3, #0]
 8003f04:	4b16      	ldr	r3, [pc, #88]	; (8003f60 <SystemInit+0x64>)
 8003f06:	2180      	movs	r1, #128	; 0x80
 8003f08:	0049      	lsls	r1, r1, #1
 8003f0a:	430a      	orrs	r2, r1
 8003f0c:	601a      	str	r2, [r3, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t) 0x88FF400CU;
 8003f0e:	4b14      	ldr	r3, [pc, #80]	; (8003f60 <SystemInit+0x64>)
 8003f10:	68da      	ldr	r2, [r3, #12]
 8003f12:	4b13      	ldr	r3, [pc, #76]	; (8003f60 <SystemInit+0x64>)
 8003f14:	4913      	ldr	r1, [pc, #76]	; (8003f64 <SystemInit+0x68>)
 8003f16:	400a      	ands	r2, r1
 8003f18:	60da      	str	r2, [r3, #12]

  /*!< Reset HSION, HSIDIVEN, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFF6U;
 8003f1a:	4b11      	ldr	r3, [pc, #68]	; (8003f60 <SystemInit+0x64>)
 8003f1c:	681a      	ldr	r2, [r3, #0]
 8003f1e:	4b10      	ldr	r3, [pc, #64]	; (8003f60 <SystemInit+0x64>)
 8003f20:	4911      	ldr	r1, [pc, #68]	; (8003f68 <SystemInit+0x6c>)
 8003f22:	400a      	ands	r2, r1
 8003f24:	601a      	str	r2, [r3, #0]

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8003f26:	4b0e      	ldr	r3, [pc, #56]	; (8003f60 <SystemInit+0x64>)
 8003f28:	689a      	ldr	r2, [r3, #8]
 8003f2a:	4b0d      	ldr	r3, [pc, #52]	; (8003f60 <SystemInit+0x64>)
 8003f2c:	2101      	movs	r1, #1
 8003f2e:	438a      	bics	r2, r1
 8003f30:	609a      	str	r2, [r3, #8]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8003f32:	4b0b      	ldr	r3, [pc, #44]	; (8003f60 <SystemInit+0x64>)
 8003f34:	681a      	ldr	r2, [r3, #0]
 8003f36:	4b0a      	ldr	r3, [pc, #40]	; (8003f60 <SystemInit+0x64>)
 8003f38:	490c      	ldr	r1, [pc, #48]	; (8003f6c <SystemInit+0x70>)
 8003f3a:	400a      	ands	r2, r1
 8003f3c:	601a      	str	r2, [r3, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFFU;
 8003f3e:	4b08      	ldr	r3, [pc, #32]	; (8003f60 <SystemInit+0x64>)
 8003f40:	68da      	ldr	r2, [r3, #12]
 8003f42:	4b07      	ldr	r3, [pc, #28]	; (8003f60 <SystemInit+0x64>)
 8003f44:	490a      	ldr	r1, [pc, #40]	; (8003f70 <SystemInit+0x74>)
 8003f46:	400a      	ands	r2, r1
 8003f48:	60da      	str	r2, [r3, #12]

  /*!< Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8003f4a:	4b05      	ldr	r3, [pc, #20]	; (8003f60 <SystemInit+0x64>)
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	611a      	str	r2, [r3, #16]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003f50:	4b08      	ldr	r3, [pc, #32]	; (8003f74 <SystemInit+0x78>)
 8003f52:	2280      	movs	r2, #128	; 0x80
 8003f54:	0512      	lsls	r2, r2, #20
 8003f56:	609a      	str	r2, [r3, #8]
#endif
}
 8003f58:	46c0      	nop			; (mov r8, r8)
 8003f5a:	46bd      	mov	sp, r7
 8003f5c:	bd80      	pop	{r7, pc}
 8003f5e:	46c0      	nop			; (mov r8, r8)
 8003f60:	40021000 	.word	0x40021000
 8003f64:	88ff400c 	.word	0x88ff400c
 8003f68:	fef6fff6 	.word	0xfef6fff6
 8003f6c:	fffbffff 	.word	0xfffbffff
 8003f70:	ff02ffff 	.word	0xff02ffff
 8003f74:	e000ed00 	.word	0xe000ed00

08003f78 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   r0, =_estack
 8003f78:	480d      	ldr	r0, [pc, #52]	; (8003fb0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003f7a:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 8003f7c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003f7e:	e003      	b.n	8003f88 <LoopCopyDataInit>

08003f80 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003f80:	4b0c      	ldr	r3, [pc, #48]	; (8003fb4 <LoopForever+0x6>)
  ldr  r3, [r3, r1]
 8003f82:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003f84:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003f86:	3104      	adds	r1, #4

08003f88 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr  r0, =_sdata
 8003f88:	480b      	ldr	r0, [pc, #44]	; (8003fb8 <LoopForever+0xa>)
  ldr  r3, =_edata
 8003f8a:	4b0c      	ldr	r3, [pc, #48]	; (8003fbc <LoopForever+0xe>)
  adds  r2, r0, r1
 8003f8c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003f8e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003f90:	d3f6      	bcc.n	8003f80 <CopyDataInit>
  ldr  r2, =_sbss
 8003f92:	4a0b      	ldr	r2, [pc, #44]	; (8003fc0 <LoopForever+0x12>)
  b  LoopFillZerobss
 8003f94:	e002      	b.n	8003f9c <LoopFillZerobss>

08003f96 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 8003f96:	2300      	movs	r3, #0
  str  r3, [r2]
 8003f98:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003f9a:	3204      	adds	r2, #4

08003f9c <LoopFillZerobss>:


LoopFillZerobss:
  ldr  r3, = _ebss
 8003f9c:	4b09      	ldr	r3, [pc, #36]	; (8003fc4 <LoopForever+0x16>)
  cmp  r2, r3
 8003f9e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003fa0:	d3f9      	bcc.n	8003f96 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8003fa2:	f7ff ffab 	bl	8003efc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003fa6:	f006 ff9f 	bl	800aee8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003faa:	f7ff f8c5 	bl	8003138 <main>

08003fae <LoopForever>:

LoopForever:
    b LoopForever
 8003fae:	e7fe      	b.n	8003fae <LoopForever>
  ldr   r0, =_estack
 8003fb0:	20002000 	.word	0x20002000
  ldr  r3, =_sidata
 8003fb4:	0800b46c 	.word	0x0800b46c
  ldr  r0, =_sdata
 8003fb8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003fbc:	200001d8 	.word	0x200001d8
  ldr  r2, =_sbss
 8003fc0:	200001d8 	.word	0x200001d8
  ldr  r3, = _ebss
 8003fc4:	20000490 	.word	0x20000490

08003fc8 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003fc8:	e7fe      	b.n	8003fc8 <ADC1_COMP_IRQHandler>
	...

08003fcc <SpiritCalibrationVco>:
 * @param  xNewState new state for VCO calibration.
           This parameter can be S_ENABLE or S_DISABLE.
 * @retval None.
 */
void SpiritCalibrationVco(SpiritFunctionalState xNewState)
{
 8003fcc:	b580      	push	{r7, lr}
 8003fce:	b084      	sub	sp, #16
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	0002      	movs	r2, r0
 8003fd4:	1dfb      	adds	r3, r7, #7
 8003fd6:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  s_assert_param(IS_SPIRIT_FUNCTIONAL_STATE(xNewState));

  /* Reads the register value */
  g_xStatus = SpiritSpiReadRegisters(PROTOCOL2_BASE, 1, &tempRegValue);
 8003fd8:	230f      	movs	r3, #15
 8003fda:	18fb      	adds	r3, r7, r3
 8003fdc:	001a      	movs	r2, r3
 8003fde:	2101      	movs	r1, #1
 8003fe0:	2050      	movs	r0, #80	; 0x50
 8003fe2:	f003 fc5d 	bl	80078a0 <RadioSpiReadRegisters>
 8003fe6:	1c03      	adds	r3, r0, #0
 8003fe8:	1c1a      	adds	r2, r3, #0
 8003fea:	4b18      	ldr	r3, [pc, #96]	; (800404c <SpiritCalibrationVco+0x80>)
 8003fec:	b212      	sxth	r2, r2
 8003fee:	1c11      	adds	r1, r2, #0
 8003ff0:	7019      	strb	r1, [r3, #0]
 8003ff2:	0412      	lsls	r2, r2, #16
 8003ff4:	0e12      	lsrs	r2, r2, #24
 8003ff6:	705a      	strb	r2, [r3, #1]

   /* Build new value for the register */
  if(xNewState==S_ENABLE)
 8003ff8:	1dfb      	adds	r3, r7, #7
 8003ffa:	781b      	ldrb	r3, [r3, #0]
 8003ffc:	2b01      	cmp	r3, #1
 8003ffe:	d108      	bne.n	8004012 <SpiritCalibrationVco+0x46>
    tempRegValue |= PROTOCOL2_VCO_CALIBRATION_MASK;
 8004000:	210f      	movs	r1, #15
 8004002:	187b      	adds	r3, r7, r1
 8004004:	781b      	ldrb	r3, [r3, #0]
 8004006:	2202      	movs	r2, #2
 8004008:	4313      	orrs	r3, r2
 800400a:	b2da      	uxtb	r2, r3
 800400c:	187b      	adds	r3, r7, r1
 800400e:	701a      	strb	r2, [r3, #0]
 8004010:	e007      	b.n	8004022 <SpiritCalibrationVco+0x56>
  else
    tempRegValue &= ~PROTOCOL2_VCO_CALIBRATION_MASK;
 8004012:	210f      	movs	r1, #15
 8004014:	187b      	adds	r3, r7, r1
 8004016:	781b      	ldrb	r3, [r3, #0]
 8004018:	2202      	movs	r2, #2
 800401a:	4393      	bics	r3, r2
 800401c:	b2da      	uxtb	r2, r3
 800401e:	187b      	adds	r3, r7, r1
 8004020:	701a      	strb	r2, [r3, #0]

  /* Writes register to enable or disable the VCO calibration */
  g_xStatus = SpiritSpiWriteRegisters(PROTOCOL2_BASE, 1, &tempRegValue);
 8004022:	230f      	movs	r3, #15
 8004024:	18fb      	adds	r3, r7, r3
 8004026:	001a      	movs	r2, r3
 8004028:	2101      	movs	r1, #1
 800402a:	2050      	movs	r0, #80	; 0x50
 800402c:	f003 fb60 	bl	80076f0 <RadioSpiWriteRegisters>
 8004030:	1c03      	adds	r3, r0, #0
 8004032:	1c1a      	adds	r2, r3, #0
 8004034:	4b05      	ldr	r3, [pc, #20]	; (800404c <SpiritCalibrationVco+0x80>)
 8004036:	b212      	sxth	r2, r2
 8004038:	1c11      	adds	r1, r2, #0
 800403a:	7019      	strb	r1, [r3, #0]
 800403c:	0412      	lsls	r2, r2, #16
 800403e:	0e12      	lsrs	r2, r2, #24
 8004040:	705a      	strb	r2, [r3, #1]

}
 8004042:	46c0      	nop			; (mov r8, r8)
 8004044:	46bd      	mov	sp, r7
 8004046:	b004      	add	sp, #16
 8004048:	bd80      	pop	{r7, pc}
 800404a:	46c0      	nop			; (mov r8, r8)
 800404c:	2000042c 	.word	0x2000042c

08004050 <SpiritCalibrationGetVcoCalData>:
 * @brief  Returns the VCO calibration data from internal VCO calibrator.
 * @param  None.
 * @retval uint8_t VCO calibration data word.
 */
uint8_t SpiritCalibrationGetVcoCalData(void)
{
 8004050:	b580      	push	{r7, lr}
 8004052:	b082      	sub	sp, #8
 8004054:	af00      	add	r7, sp, #0
  uint8_t tempRegValue;

  /* Reads the register value */
  g_xStatus = SpiritSpiReadRegisters(RCO_VCO_CALIBR_OUT0_BASE, 1, &tempRegValue);
 8004056:	1dfb      	adds	r3, r7, #7
 8004058:	001a      	movs	r2, r3
 800405a:	2101      	movs	r1, #1
 800405c:	20e5      	movs	r0, #229	; 0xe5
 800405e:	f003 fc1f 	bl	80078a0 <RadioSpiReadRegisters>
 8004062:	1c03      	adds	r3, r0, #0
 8004064:	1c1a      	adds	r2, r3, #0
 8004066:	4b08      	ldr	r3, [pc, #32]	; (8004088 <SpiritCalibrationGetVcoCalData+0x38>)
 8004068:	b212      	sxth	r2, r2
 800406a:	1c11      	adds	r1, r2, #0
 800406c:	7019      	strb	r1, [r3, #0]
 800406e:	0412      	lsls	r2, r2, #16
 8004070:	0e12      	lsrs	r2, r2, #24
 8004072:	705a      	strb	r2, [r3, #1]

  /* Build and returns the VCO calibration data value */
  return (tempRegValue & 0x7F);
 8004074:	1dfb      	adds	r3, r7, #7
 8004076:	781b      	ldrb	r3, [r3, #0]
 8004078:	227f      	movs	r2, #127	; 0x7f
 800407a:	4013      	ands	r3, r2
 800407c:	b2db      	uxtb	r3, r3

}
 800407e:	0018      	movs	r0, r3
 8004080:	46bd      	mov	sp, r7
 8004082:	b002      	add	sp, #8
 8004084:	bd80      	pop	{r7, pc}
 8004086:	46c0      	nop			; (mov r8, r8)
 8004088:	2000042c 	.word	0x2000042c

0800408c <SpiritCalibrationSetVcoCalDataTx>:
 * @param  cVcoCalData calibration data word to be set.
 *         This parameter is a variable of uint8_t.
 * @retval None.
 */
void SpiritCalibrationSetVcoCalDataTx(uint8_t cVcoCalData)
{
 800408c:	b590      	push	{r4, r7, lr}
 800408e:	b085      	sub	sp, #20
 8004090:	af00      	add	r7, sp, #0
 8004092:	0002      	movs	r2, r0
 8004094:	1dfb      	adds	r3, r7, #7
 8004096:	701a      	strb	r2, [r3, #0]
  uint8_t tempRegValue;

  /* Reads the register value */
  g_xStatus = SpiritSpiReadRegisters(RCO_VCO_CALIBR_IN1_BASE, 1, &tempRegValue);
 8004098:	240f      	movs	r4, #15
 800409a:	193b      	adds	r3, r7, r4
 800409c:	001a      	movs	r2, r3
 800409e:	2101      	movs	r1, #1
 80040a0:	206e      	movs	r0, #110	; 0x6e
 80040a2:	f003 fbfd 	bl	80078a0 <RadioSpiReadRegisters>
 80040a6:	1c03      	adds	r3, r0, #0
 80040a8:	1c1a      	adds	r2, r3, #0
 80040aa:	4b14      	ldr	r3, [pc, #80]	; (80040fc <SpiritCalibrationSetVcoCalDataTx+0x70>)
 80040ac:	b212      	sxth	r2, r2
 80040ae:	1c11      	adds	r1, r2, #0
 80040b0:	7019      	strb	r1, [r3, #0]
 80040b2:	0412      	lsls	r2, r2, #16
 80040b4:	0e12      	lsrs	r2, r2, #24
 80040b6:	705a      	strb	r2, [r3, #1]

  /* Build the value to be written */
  tempRegValue &= 0x80;
 80040b8:	193b      	adds	r3, r7, r4
 80040ba:	781b      	ldrb	r3, [r3, #0]
 80040bc:	227f      	movs	r2, #127	; 0x7f
 80040be:	4393      	bics	r3, r2
 80040c0:	b2da      	uxtb	r2, r3
 80040c2:	193b      	adds	r3, r7, r4
 80040c4:	701a      	strb	r2, [r3, #0]
  tempRegValue |= cVcoCalData;
 80040c6:	193b      	adds	r3, r7, r4
 80040c8:	781a      	ldrb	r2, [r3, #0]
 80040ca:	1dfb      	adds	r3, r7, #7
 80040cc:	781b      	ldrb	r3, [r3, #0]
 80040ce:	4313      	orrs	r3, r2
 80040d0:	b2da      	uxtb	r2, r3
 80040d2:	193b      	adds	r3, r7, r4
 80040d4:	701a      	strb	r2, [r3, #0]

  /* Writes the new value of calibration data in TX */
  g_xStatus = SpiritSpiWriteRegisters(RCO_VCO_CALIBR_IN1_BASE, 1, &tempRegValue);
 80040d6:	193b      	adds	r3, r7, r4
 80040d8:	001a      	movs	r2, r3
 80040da:	2101      	movs	r1, #1
 80040dc:	206e      	movs	r0, #110	; 0x6e
 80040de:	f003 fb07 	bl	80076f0 <RadioSpiWriteRegisters>
 80040e2:	1c03      	adds	r3, r0, #0
 80040e4:	1c1a      	adds	r2, r3, #0
 80040e6:	4b05      	ldr	r3, [pc, #20]	; (80040fc <SpiritCalibrationSetVcoCalDataTx+0x70>)
 80040e8:	b212      	sxth	r2, r2
 80040ea:	1c11      	adds	r1, r2, #0
 80040ec:	7019      	strb	r1, [r3, #0]
 80040ee:	0412      	lsls	r2, r2, #16
 80040f0:	0e12      	lsrs	r2, r2, #24
 80040f2:	705a      	strb	r2, [r3, #1]

}
 80040f4:	46c0      	nop			; (mov r8, r8)
 80040f6:	46bd      	mov	sp, r7
 80040f8:	b005      	add	sp, #20
 80040fa:	bd90      	pop	{r4, r7, pc}
 80040fc:	2000042c 	.word	0x2000042c

08004100 <SpiritCalibrationSetVcoCalDataRx>:
 * @param  cVcoCalData calibration data word to be set.
 *         This parameter is a variable of uint8_t.
 * @retval None.
 */
void SpiritCalibrationSetVcoCalDataRx(uint8_t cVcoCalData)
{
 8004100:	b590      	push	{r4, r7, lr}
 8004102:	b085      	sub	sp, #20
 8004104:	af00      	add	r7, sp, #0
 8004106:	0002      	movs	r2, r0
 8004108:	1dfb      	adds	r3, r7, #7
 800410a:	701a      	strb	r2, [r3, #0]
  uint8_t tempRegValue;

  /* Reads the register value */
  g_xStatus = SpiritSpiReadRegisters(RCO_VCO_CALIBR_IN0_BASE, 1, &tempRegValue);
 800410c:	240f      	movs	r4, #15
 800410e:	193b      	adds	r3, r7, r4
 8004110:	001a      	movs	r2, r3
 8004112:	2101      	movs	r1, #1
 8004114:	206f      	movs	r0, #111	; 0x6f
 8004116:	f003 fbc3 	bl	80078a0 <RadioSpiReadRegisters>
 800411a:	1c03      	adds	r3, r0, #0
 800411c:	1c1a      	adds	r2, r3, #0
 800411e:	4b14      	ldr	r3, [pc, #80]	; (8004170 <SpiritCalibrationSetVcoCalDataRx+0x70>)
 8004120:	b212      	sxth	r2, r2
 8004122:	1c11      	adds	r1, r2, #0
 8004124:	7019      	strb	r1, [r3, #0]
 8004126:	0412      	lsls	r2, r2, #16
 8004128:	0e12      	lsrs	r2, r2, #24
 800412a:	705a      	strb	r2, [r3, #1]

  /* Build the value to be written */
  tempRegValue &= 0x80;
 800412c:	193b      	adds	r3, r7, r4
 800412e:	781b      	ldrb	r3, [r3, #0]
 8004130:	227f      	movs	r2, #127	; 0x7f
 8004132:	4393      	bics	r3, r2
 8004134:	b2da      	uxtb	r2, r3
 8004136:	193b      	adds	r3, r7, r4
 8004138:	701a      	strb	r2, [r3, #0]
  tempRegValue |= cVcoCalData;
 800413a:	193b      	adds	r3, r7, r4
 800413c:	781a      	ldrb	r2, [r3, #0]
 800413e:	1dfb      	adds	r3, r7, #7
 8004140:	781b      	ldrb	r3, [r3, #0]
 8004142:	4313      	orrs	r3, r2
 8004144:	b2da      	uxtb	r2, r3
 8004146:	193b      	adds	r3, r7, r4
 8004148:	701a      	strb	r2, [r3, #0]

  /* Writes the new value of calibration data in RX */
  g_xStatus = SpiritSpiWriteRegisters(RCO_VCO_CALIBR_IN0_BASE, 1, &tempRegValue);
 800414a:	193b      	adds	r3, r7, r4
 800414c:	001a      	movs	r2, r3
 800414e:	2101      	movs	r1, #1
 8004150:	206f      	movs	r0, #111	; 0x6f
 8004152:	f003 facd 	bl	80076f0 <RadioSpiWriteRegisters>
 8004156:	1c03      	adds	r3, r0, #0
 8004158:	1c1a      	adds	r2, r3, #0
 800415a:	4b05      	ldr	r3, [pc, #20]	; (8004170 <SpiritCalibrationSetVcoCalDataRx+0x70>)
 800415c:	b212      	sxth	r2, r2
 800415e:	1c11      	adds	r1, r2, #0
 8004160:	7019      	strb	r1, [r3, #0]
 8004162:	0412      	lsls	r2, r2, #16
 8004164:	0e12      	lsrs	r2, r2, #24
 8004166:	705a      	strb	r2, [r3, #1]

}
 8004168:	46c0      	nop			; (mov r8, r8)
 800416a:	46bd      	mov	sp, r7
 800416c:	b005      	add	sp, #20
 800416e:	bd90      	pop	{r4, r7, pc}
 8004170:	2000042c 	.word	0x2000042c

08004174 <SpiritCalibrationSelectVco>:
 * @param  xVco can be VCO_H or VCO_L according to which VCO select.
 *         This parameter can be a value of @ref VcoSel.
 * @retval None.
 */
void SpiritCalibrationSelectVco(VcoSel xVco)
{
 8004174:	b590      	push	{r4, r7, lr}
 8004176:	b085      	sub	sp, #20
 8004178:	af00      	add	r7, sp, #0
 800417a:	0002      	movs	r2, r0
 800417c:	1dfb      	adds	r3, r7, #7
 800417e:	701a      	strb	r2, [r3, #0]
  uint8_t tempRegValue;
  
  /* Check the parameter */
  s_assert_param(IS_VCO_SEL(xVco));
  
  SpiritSpiReadRegisters(SYNTH_CONFIG1_BASE, 1, &tempRegValue);
 8004180:	210f      	movs	r1, #15
 8004182:	000c      	movs	r4, r1
 8004184:	187b      	adds	r3, r7, r1
 8004186:	001a      	movs	r2, r3
 8004188:	2101      	movs	r1, #1
 800418a:	209e      	movs	r0, #158	; 0x9e
 800418c:	f003 fb88 	bl	80078a0 <RadioSpiReadRegisters>
  
  tempRegValue &= 0xF9;
 8004190:	0021      	movs	r1, r4
 8004192:	187b      	adds	r3, r7, r1
 8004194:	781b      	ldrb	r3, [r3, #0]
 8004196:	2206      	movs	r2, #6
 8004198:	4393      	bics	r3, r2
 800419a:	b2da      	uxtb	r2, r3
 800419c:	187b      	adds	r3, r7, r1
 800419e:	701a      	strb	r2, [r3, #0]
  
  if(xVco == VCO_H)
 80041a0:	1dfb      	adds	r3, r7, #7
 80041a2:	781b      	ldrb	r3, [r3, #0]
 80041a4:	2b01      	cmp	r3, #1
 80041a6:	d108      	bne.n	80041ba <SpiritCalibrationSelectVco+0x46>
  {
    tempRegValue |= 0x02;
 80041a8:	210f      	movs	r1, #15
 80041aa:	187b      	adds	r3, r7, r1
 80041ac:	781b      	ldrb	r3, [r3, #0]
 80041ae:	2202      	movs	r2, #2
 80041b0:	4313      	orrs	r3, r2
 80041b2:	b2da      	uxtb	r2, r3
 80041b4:	187b      	adds	r3, r7, r1
 80041b6:	701a      	strb	r2, [r3, #0]
 80041b8:	e007      	b.n	80041ca <SpiritCalibrationSelectVco+0x56>
    
  }
  else
  {
    tempRegValue |= 0x04;
 80041ba:	210f      	movs	r1, #15
 80041bc:	187b      	adds	r3, r7, r1
 80041be:	781b      	ldrb	r3, [r3, #0]
 80041c0:	2204      	movs	r2, #4
 80041c2:	4313      	orrs	r3, r2
 80041c4:	b2da      	uxtb	r2, r3
 80041c6:	187b      	adds	r3, r7, r1
 80041c8:	701a      	strb	r2, [r3, #0]
  }
  SpiritSpiWriteRegisters(SYNTH_CONFIG1_BASE, 1, &tempRegValue);  
 80041ca:	230f      	movs	r3, #15
 80041cc:	18fb      	adds	r3, r7, r3
 80041ce:	001a      	movs	r2, r3
 80041d0:	2101      	movs	r1, #1
 80041d2:	209e      	movs	r0, #158	; 0x9e
 80041d4:	f003 fa8c 	bl	80076f0 <RadioSpiWriteRegisters>
  
}
 80041d8:	46c0      	nop			; (mov r8, r8)
 80041da:	46bd      	mov	sp, r7
 80041dc:	b005      	add	sp, #20
 80041de:	bd90      	pop	{r4, r7, pc}

080041e0 <SpiritCmdStrobeCommand>:
 * @param  xCommandCode code of the command to send.
           This parameter can be any value of @ref SpiritCmd.
 * @retval None.
 */
void SpiritCmdStrobeCommand(SpiritCmd xCommandCode)
{
 80041e0:	b580      	push	{r7, lr}
 80041e2:	b082      	sub	sp, #8
 80041e4:	af00      	add	r7, sp, #0
 80041e6:	0002      	movs	r2, r0
 80041e8:	1dfb      	adds	r3, r7, #7
 80041ea:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  s_assert_param(IS_SPIRIT_CMD(xCommandCode));

  g_xStatus = SpiritSpiCommandStrobes((uint8_t) xCommandCode);
 80041ec:	1dfb      	adds	r3, r7, #7
 80041ee:	781b      	ldrb	r3, [r3, #0]
 80041f0:	0018      	movs	r0, r3
 80041f2:	f003 fc37 	bl	8007a64 <RadioSpiCommandStrobes>
 80041f6:	1c03      	adds	r3, r0, #0
 80041f8:	1c1a      	adds	r2, r3, #0
 80041fa:	4b05      	ldr	r3, [pc, #20]	; (8004210 <SpiritCmdStrobeCommand+0x30>)
 80041fc:	b212      	sxth	r2, r2
 80041fe:	1c11      	adds	r1, r2, #0
 8004200:	7019      	strb	r1, [r3, #0]
 8004202:	0412      	lsls	r2, r2, #16
 8004204:	0e12      	lsrs	r2, r2, #24
 8004206:	705a      	strb	r2, [r3, #1]
}
 8004208:	46c0      	nop			; (mov r8, r8)
 800420a:	46bd      	mov	sp, r7
 800420c:	b002      	add	sp, #8
 800420e:	bd80      	pop	{r7, pc}
 8004210:	2000042c 	.word	0x2000042c

08004214 <SpiritCsmaInit>:
 * @param  pxCsmaInit Csma init structure.
 *         This parameter is a pointer to @ref CsmaInit.
 * @retval None.
 */
void SpiritCsmaInit(CsmaInit* pxCsmaInit)
{
 8004214:	b590      	push	{r4, r7, lr}
 8004216:	b085      	sub	sp, #20
 8004218:	af00      	add	r7, sp, #0
 800421a:	6078      	str	r0, [r7, #4]
  s_assert_param(IS_BU_COUNTER_SEED(pxCsmaInit->nBuCounterSeed));
  s_assert_param(IS_BU_PRESCALER(pxCsmaInit->cBuPrescaler));
  s_assert_param(IS_CMAX_NB(pxCsmaInit->cMaxNb));

  /* CSMA BU counter seed (MSB) config */
  tempRegValue[0] = (uint8_t)(pxCsmaInit->nBuCounterSeed >> 8);
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	889b      	ldrh	r3, [r3, #4]
 8004220:	0a1b      	lsrs	r3, r3, #8
 8004222:	b29b      	uxth	r3, r3
 8004224:	b2da      	uxtb	r2, r3
 8004226:	2108      	movs	r1, #8
 8004228:	187b      	adds	r3, r7, r1
 800422a:	701a      	strb	r2, [r3, #0]

  /* CSMA BU counter seed (LSB) config */
  tempRegValue[1] = (uint8_t) pxCsmaInit->nBuCounterSeed;
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	889b      	ldrh	r3, [r3, #4]
 8004230:	b2da      	uxtb	r2, r3
 8004232:	187b      	adds	r3, r7, r1
 8004234:	705a      	strb	r2, [r3, #1]

  /* CSMA BU prescaler config and CCA period config */
  tempRegValue[2] = (pxCsmaInit->cBuPrescaler << 2) | pxCsmaInit->xMultiplierTbit;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	799b      	ldrb	r3, [r3, #6]
 800423a:	009b      	lsls	r3, r3, #2
 800423c:	b25a      	sxtb	r2, r3
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	785b      	ldrb	r3, [r3, #1]
 8004242:	b25b      	sxtb	r3, r3
 8004244:	4313      	orrs	r3, r2
 8004246:	b25b      	sxtb	r3, r3
 8004248:	b2da      	uxtb	r2, r3
 800424a:	187b      	adds	r3, r7, r1
 800424c:	709a      	strb	r2, [r3, #2]

  /* CSMA CCA length config and max number of back-off */
  tempRegValue[3] = (pxCsmaInit->xCcaLength | pxCsmaInit->cMaxNb);
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	789a      	ldrb	r2, [r3, #2]
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	78db      	ldrb	r3, [r3, #3]
 8004256:	4313      	orrs	r3, r2
 8004258:	b2da      	uxtb	r2, r3
 800425a:	187b      	adds	r3, r7, r1
 800425c:	70da      	strb	r2, [r3, #3]

  /* Reads the PROTOCOL1_BASE register value, to write the SEED_RELOAD and CSMA_PERS_ON fields */
  g_xStatus = SpiritSpiReadRegisters(PROTOCOL1_BASE, 1, &tempRegValue[4]);
 800425e:	187b      	adds	r3, r7, r1
 8004260:	3304      	adds	r3, #4
 8004262:	001a      	movs	r2, r3
 8004264:	2101      	movs	r1, #1
 8004266:	2051      	movs	r0, #81	; 0x51
 8004268:	f003 fb1a 	bl	80078a0 <RadioSpiReadRegisters>
 800426c:	1c03      	adds	r3, r0, #0
 800426e:	1c1a      	adds	r2, r3, #0
 8004270:	4b1f      	ldr	r3, [pc, #124]	; (80042f0 <SpiritCsmaInit+0xdc>)
 8004272:	b212      	sxth	r2, r2
 8004274:	1c11      	adds	r1, r2, #0
 8004276:	7019      	strb	r1, [r3, #0]
 8004278:	0412      	lsls	r2, r2, #16
 800427a:	0e12      	lsrs	r2, r2, #24
 800427c:	705a      	strb	r2, [r3, #1]

  /* Writes the new value for persistent mode */
  if(pxCsmaInit->xCsmaPersistentMode==S_ENABLE)
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	781b      	ldrb	r3, [r3, #0]
 8004282:	2b01      	cmp	r3, #1
 8004284:	d108      	bne.n	8004298 <SpiritCsmaInit+0x84>
  {
    tempRegValue[4] |= PROTOCOL1_CSMA_PERS_ON_MASK;
 8004286:	2108      	movs	r1, #8
 8004288:	187b      	adds	r3, r7, r1
 800428a:	791b      	ldrb	r3, [r3, #4]
 800428c:	2202      	movs	r2, #2
 800428e:	4313      	orrs	r3, r2
 8004290:	b2da      	uxtb	r2, r3
 8004292:	187b      	adds	r3, r7, r1
 8004294:	711a      	strb	r2, [r3, #4]
 8004296:	e007      	b.n	80042a8 <SpiritCsmaInit+0x94>
  }
  else
  {
    tempRegValue[4] &= ~PROTOCOL1_CSMA_PERS_ON_MASK;
 8004298:	2108      	movs	r1, #8
 800429a:	187b      	adds	r3, r7, r1
 800429c:	791b      	ldrb	r3, [r3, #4]
 800429e:	2202      	movs	r2, #2
 80042a0:	4393      	bics	r3, r2
 80042a2:	b2da      	uxtb	r2, r3
 80042a4:	187b      	adds	r3, r7, r1
 80042a6:	711a      	strb	r2, [r3, #4]
  }

  /* Writes PROTOCOL1_BASE register */
  g_xStatus = SpiritSpiWriteRegisters(PROTOCOL1_BASE, 1, &tempRegValue[4]);
 80042a8:	2408      	movs	r4, #8
 80042aa:	193b      	adds	r3, r7, r4
 80042ac:	3304      	adds	r3, #4
 80042ae:	001a      	movs	r2, r3
 80042b0:	2101      	movs	r1, #1
 80042b2:	2051      	movs	r0, #81	; 0x51
 80042b4:	f003 fa1c 	bl	80076f0 <RadioSpiWriteRegisters>
 80042b8:	1c03      	adds	r3, r0, #0
 80042ba:	1c1a      	adds	r2, r3, #0
 80042bc:	4b0c      	ldr	r3, [pc, #48]	; (80042f0 <SpiritCsmaInit+0xdc>)
 80042be:	b212      	sxth	r2, r2
 80042c0:	1c11      	adds	r1, r2, #0
 80042c2:	7019      	strb	r1, [r3, #0]
 80042c4:	0412      	lsls	r2, r2, #16
 80042c6:	0e12      	lsrs	r2, r2, #24
 80042c8:	705a      	strb	r2, [r3, #1]

  /* Writes CSMA_CONFIGx_BASE registers */
  g_xStatus = SpiritSpiWriteRegisters(CSMA_CONFIG3_BASE, 4, tempRegValue);
 80042ca:	193b      	adds	r3, r7, r4
 80042cc:	001a      	movs	r2, r3
 80042ce:	2104      	movs	r1, #4
 80042d0:	2064      	movs	r0, #100	; 0x64
 80042d2:	f003 fa0d 	bl	80076f0 <RadioSpiWriteRegisters>
 80042d6:	1c03      	adds	r3, r0, #0
 80042d8:	1c1a      	adds	r2, r3, #0
 80042da:	4b05      	ldr	r3, [pc, #20]	; (80042f0 <SpiritCsmaInit+0xdc>)
 80042dc:	b212      	sxth	r2, r2
 80042de:	1c11      	adds	r1, r2, #0
 80042e0:	7019      	strb	r1, [r3, #0]
 80042e2:	0412      	lsls	r2, r2, #16
 80042e4:	0e12      	lsrs	r2, r2, #24
 80042e6:	705a      	strb	r2, [r3, #1]

}
 80042e8:	46c0      	nop			; (mov r8, r8)
 80042ea:	46bd      	mov	sp, r7
 80042ec:	b005      	add	sp, #20
 80042ee:	bd90      	pop	{r4, r7, pc}
 80042f0:	2000042c 	.word	0x2000042c

080042f4 <SpiritCsma>:
 * @param  xNewState the state of the CSMA mode.
 *         This parameter can be: S_ENABLE or S_DISABLE.
 * @retval None.
 */
void SpiritCsma(SpiritFunctionalState xNewState)
{
 80042f4:	b580      	push	{r7, lr}
 80042f6:	b084      	sub	sp, #16
 80042f8:	af00      	add	r7, sp, #0
 80042fa:	0002      	movs	r2, r0
 80042fc:	1dfb      	adds	r3, r7, #7
 80042fe:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  s_assert_param(IS_SPIRIT_FUNCTIONAL_STATE(xNewState));

  /* Reads the PROTOCOL1 register value */
  g_xStatus = SpiritSpiReadRegisters(PROTOCOL1_BASE, 1, &tempRegValue);
 8004300:	230f      	movs	r3, #15
 8004302:	18fb      	adds	r3, r7, r3
 8004304:	001a      	movs	r2, r3
 8004306:	2101      	movs	r1, #1
 8004308:	2051      	movs	r0, #81	; 0x51
 800430a:	f003 fac9 	bl	80078a0 <RadioSpiReadRegisters>
 800430e:	1c03      	adds	r3, r0, #0
 8004310:	1c1a      	adds	r2, r3, #0
 8004312:	4b18      	ldr	r3, [pc, #96]	; (8004374 <SpiritCsma+0x80>)
 8004314:	b212      	sxth	r2, r2
 8004316:	1c11      	adds	r1, r2, #0
 8004318:	7019      	strb	r1, [r3, #0]
 800431a:	0412      	lsls	r2, r2, #16
 800431c:	0e12      	lsrs	r2, r2, #24
 800431e:	705a      	strb	r2, [r3, #1]

  /* Sets or resets the CSMA enable bit */
  if(xNewState==S_ENABLE)
 8004320:	1dfb      	adds	r3, r7, #7
 8004322:	781b      	ldrb	r3, [r3, #0]
 8004324:	2b01      	cmp	r3, #1
 8004326:	d108      	bne.n	800433a <SpiritCsma+0x46>
  {
    tempRegValue |= PROTOCOL1_CSMA_ON_MASK;
 8004328:	210f      	movs	r1, #15
 800432a:	187b      	adds	r3, r7, r1
 800432c:	781b      	ldrb	r3, [r3, #0]
 800432e:	2204      	movs	r2, #4
 8004330:	4313      	orrs	r3, r2
 8004332:	b2da      	uxtb	r2, r3
 8004334:	187b      	adds	r3, r7, r1
 8004336:	701a      	strb	r2, [r3, #0]
 8004338:	e007      	b.n	800434a <SpiritCsma+0x56>
  }
  else
  {
    tempRegValue &= ~PROTOCOL1_CSMA_ON_MASK;
 800433a:	210f      	movs	r1, #15
 800433c:	187b      	adds	r3, r7, r1
 800433e:	781b      	ldrb	r3, [r3, #0]
 8004340:	2204      	movs	r2, #4
 8004342:	4393      	bics	r3, r2
 8004344:	b2da      	uxtb	r2, r3
 8004346:	187b      	adds	r3, r7, r1
 8004348:	701a      	strb	r2, [r3, #0]
  }

  /* Writes the new value on the PROTOCOL1 register */
  g_xStatus = SpiritSpiWriteRegisters(PROTOCOL1_BASE, 1, &tempRegValue);
 800434a:	230f      	movs	r3, #15
 800434c:	18fb      	adds	r3, r7, r3
 800434e:	001a      	movs	r2, r3
 8004350:	2101      	movs	r1, #1
 8004352:	2051      	movs	r0, #81	; 0x51
 8004354:	f003 f9cc 	bl	80076f0 <RadioSpiWriteRegisters>
 8004358:	1c03      	adds	r3, r0, #0
 800435a:	1c1a      	adds	r2, r3, #0
 800435c:	4b05      	ldr	r3, [pc, #20]	; (8004374 <SpiritCsma+0x80>)
 800435e:	b212      	sxth	r2, r2
 8004360:	1c11      	adds	r1, r2, #0
 8004362:	7019      	strb	r1, [r3, #0]
 8004364:	0412      	lsls	r2, r2, #16
 8004366:	0e12      	lsrs	r2, r2, #24
 8004368:	705a      	strb	r2, [r3, #1]

}
 800436a:	46c0      	nop			; (mov r8, r8)
 800436c:	46bd      	mov	sp, r7
 800436e:	b004      	add	sp, #16
 8004370:	bd80      	pop	{r7, pc}
 8004372:	46c0      	nop			; (mov r8, r8)
 8004374:	2000042c 	.word	0x2000042c

08004378 <SpiritGeneralSetExtRef>:
 * @param  xExtMode new state for the external reference.
 *         This parameter can be: MODE_EXT_XO or MODE_EXT_XIN.
 * @retval None.
 */
void SpiritGeneralSetExtRef(ModeExtRef xExtMode)
{
 8004378:	b580      	push	{r7, lr}
 800437a:	b084      	sub	sp, #16
 800437c:	af00      	add	r7, sp, #0
 800437e:	0002      	movs	r2, r0
 8004380:	1dfb      	adds	r3, r7, #7
 8004382:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  s_assert_param(IS_MODE_EXT(xExtMode));

  /* Reads the ANA_FUNC_CONF0_BASE register value */
  SpiritSpiReadRegisters(ANA_FUNC_CONF0_BASE, 1, &tempRegValue);
 8004384:	230f      	movs	r3, #15
 8004386:	18fb      	adds	r3, r7, r3
 8004388:	001a      	movs	r2, r3
 800438a:	2101      	movs	r1, #1
 800438c:	2001      	movs	r0, #1
 800438e:	f003 fa87 	bl	80078a0 <RadioSpiReadRegisters>

  /* Build the value to write */
  if(xExtMode == MODE_EXT_XO)
 8004392:	1dfb      	adds	r3, r7, #7
 8004394:	781b      	ldrb	r3, [r3, #0]
 8004396:	2b00      	cmp	r3, #0
 8004398:	d108      	bne.n	80043ac <SpiritGeneralSetExtRef+0x34>
  {
    tempRegValue &= ~EXT_REF_MASK;
 800439a:	210f      	movs	r1, #15
 800439c:	187b      	adds	r3, r7, r1
 800439e:	781b      	ldrb	r3, [r3, #0]
 80043a0:	2210      	movs	r2, #16
 80043a2:	4393      	bics	r3, r2
 80043a4:	b2da      	uxtb	r2, r3
 80043a6:	187b      	adds	r3, r7, r1
 80043a8:	701a      	strb	r2, [r3, #0]
 80043aa:	e007      	b.n	80043bc <SpiritGeneralSetExtRef+0x44>
  }
  else
  {
    tempRegValue |= EXT_REF_MASK;
 80043ac:	210f      	movs	r1, #15
 80043ae:	187b      	adds	r3, r7, r1
 80043b0:	781b      	ldrb	r3, [r3, #0]
 80043b2:	2210      	movs	r2, #16
 80043b4:	4313      	orrs	r3, r2
 80043b6:	b2da      	uxtb	r2, r3
 80043b8:	187b      	adds	r3, r7, r1
 80043ba:	701a      	strb	r2, [r3, #0]
  }

  /* Writes value on register */
  g_xStatus = SpiritSpiWriteRegisters(ANA_FUNC_CONF0_BASE, 1, &tempRegValue);
 80043bc:	230f      	movs	r3, #15
 80043be:	18fb      	adds	r3, r7, r3
 80043c0:	001a      	movs	r2, r3
 80043c2:	2101      	movs	r1, #1
 80043c4:	2001      	movs	r0, #1
 80043c6:	f003 f993 	bl	80076f0 <RadioSpiWriteRegisters>
 80043ca:	1c03      	adds	r3, r0, #0
 80043cc:	1c1a      	adds	r2, r3, #0
 80043ce:	4b05      	ldr	r3, [pc, #20]	; (80043e4 <SpiritGeneralSetExtRef+0x6c>)
 80043d0:	b212      	sxth	r2, r2
 80043d2:	1c11      	adds	r1, r2, #0
 80043d4:	7019      	strb	r1, [r3, #0]
 80043d6:	0412      	lsls	r2, r2, #16
 80043d8:	0e12      	lsrs	r2, r2, #24
 80043da:	705a      	strb	r2, [r3, #1]

}
 80043dc:	46c0      	nop			; (mov r8, r8)
 80043de:	46bd      	mov	sp, r7
 80043e0:	b004      	add	sp, #16
 80043e2:	bd80      	pop	{r7, pc}
 80043e4:	2000042c 	.word	0x2000042c

080043e8 <SpiritGpioInit>:
 * @param  pxGpioInitStruct pointer to a SGpioInit structure that
 *         contains the configuration information for the specified SPIRIT GPIO.
 * @retval None.
 */
void SpiritGpioInit(SGpioInit* pxGpioInitStruct)
{
 80043e8:	b580      	push	{r7, lr}
 80043ea:	b084      	sub	sp, #16
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	6078      	str	r0, [r7, #4]
  uint8_t tempRegValue = 0x00;
 80043f0:	210f      	movs	r1, #15
 80043f2:	187b      	adds	r3, r7, r1
 80043f4:	2200      	movs	r2, #0
 80043f6:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  s_assert_param(IS_SPIRIT_GPIO(pxGpioInitStruct->xSpiritGpioPin));
  s_assert_param(IS_SPIRIT_GPIO_MODE(pxGpioInitStruct->xSpiritGpioMode));
  s_assert_param(IS_SPIRIT_GPIO_IO(pxGpioInitStruct->xSpiritGpioIO));

  tempRegValue = ((uint8_t)(pxGpioInitStruct->xSpiritGpioMode) | (uint8_t)(pxGpioInitStruct->xSpiritGpioIO));
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	785a      	ldrb	r2, [r3, #1]
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	789b      	ldrb	r3, [r3, #2]
 8004400:	4313      	orrs	r3, r2
 8004402:	b2da      	uxtb	r2, r3
 8004404:	187b      	adds	r3, r7, r1
 8004406:	701a      	strb	r2, [r3, #0]

  g_xStatus = SpiritSpiWriteRegisters(pxGpioInitStruct->xSpiritGpioPin, 1, &tempRegValue);
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	781b      	ldrb	r3, [r3, #0]
 800440c:	187a      	adds	r2, r7, r1
 800440e:	2101      	movs	r1, #1
 8004410:	0018      	movs	r0, r3
 8004412:	f003 f96d 	bl	80076f0 <RadioSpiWriteRegisters>
 8004416:	1c03      	adds	r3, r0, #0
 8004418:	1c1a      	adds	r2, r3, #0
 800441a:	4b05      	ldr	r3, [pc, #20]	; (8004430 <SpiritGpioInit+0x48>)
 800441c:	b212      	sxth	r2, r2
 800441e:	1c11      	adds	r1, r2, #0
 8004420:	7019      	strb	r1, [r3, #0]
 8004422:	0412      	lsls	r2, r2, #16
 8004424:	0e12      	lsrs	r2, r2, #24
 8004426:	705a      	strb	r2, [r3, #1]

}
 8004428:	46c0      	nop			; (mov r8, r8)
 800442a:	46bd      	mov	sp, r7
 800442c:	b004      	add	sp, #16
 800442e:	bd80      	pop	{r7, pc}
 8004430:	2000042c 	.word	0x2000042c

08004434 <SpiritIrqDeInit>:
 * @param  pxIrqInit pointer to a variable of type @ref SpiritIrqs, in which all the
 *         bitfields will be settled to zero.
 * @retval None.
 */
void SpiritIrqDeInit(SpiritIrqs* pxIrqInit)
{
 8004434:	b580      	push	{r7, lr}
 8004436:	b084      	sub	sp, #16
 8004438:	af00      	add	r7, sp, #0
 800443a:	6078      	str	r0, [r7, #4]
  uint8_t tempRegValue[4]={0x00,0x00,0x00,0x00};
 800443c:	230c      	movs	r3, #12
 800443e:	18fb      	adds	r3, r7, r3
 8004440:	2200      	movs	r2, #0
 8004442:	601a      	str	r2, [r3, #0]

  if(pxIrqInit!=NULL)
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	2b00      	cmp	r3, #0
 8004448:	d00a      	beq.n	8004460 <SpiritIrqDeInit+0x2c>
  {
    uint32_t tempValue = 0x00000000;
 800444a:	2300      	movs	r3, #0
 800444c:	60bb      	str	r3, [r7, #8]
    
    /* Sets the bitfields of passed structure to one */
    *pxIrqInit = (*(SpiritIrqs*)(&tempValue));
 800444e:	2308      	movs	r3, #8
 8004450:	18fb      	adds	r3, r7, r3
 8004452:	687a      	ldr	r2, [r7, #4]
 8004454:	0010      	movs	r0, r2
 8004456:	0019      	movs	r1, r3
 8004458:	2304      	movs	r3, #4
 800445a:	001a      	movs	r2, r3
 800445c:	f006 fd72 	bl	800af44 <memcpy>
  }

  /* Writes the IRQ_MASK registers */
  g_xStatus = SpiritSpiWriteRegisters(IRQ_MASK3_BASE, 4, tempRegValue);
 8004460:	230c      	movs	r3, #12
 8004462:	18fb      	adds	r3, r7, r3
 8004464:	001a      	movs	r2, r3
 8004466:	2104      	movs	r1, #4
 8004468:	2090      	movs	r0, #144	; 0x90
 800446a:	f003 f941 	bl	80076f0 <RadioSpiWriteRegisters>
 800446e:	1c03      	adds	r3, r0, #0
 8004470:	1c1a      	adds	r2, r3, #0
 8004472:	4b05      	ldr	r3, [pc, #20]	; (8004488 <SpiritIrqDeInit+0x54>)
 8004474:	b212      	sxth	r2, r2
 8004476:	1c11      	adds	r1, r2, #0
 8004478:	7019      	strb	r1, [r3, #0]
 800447a:	0412      	lsls	r2, r2, #16
 800447c:	0e12      	lsrs	r2, r2, #24
 800447e:	705a      	strb	r2, [r3, #1]
}
 8004480:	46c0      	nop			; (mov r8, r8)
 8004482:	46bd      	mov	sp, r7
 8004484:	b004      	add	sp, #16
 8004486:	bd80      	pop	{r7, pc}
 8004488:	2000042c 	.word	0x2000042c

0800448c <SpiritIrq>:
 * @param  xNewState new state for the IRQ.
 *         This parameter can be: S_ENABLE or S_DISABLE.
 * @retval None.
 */
void SpiritIrq(IrqList xIrq, SpiritFunctionalState xNewState)
{
 800448c:	b580      	push	{r7, lr}
 800448e:	b086      	sub	sp, #24
 8004490:	af00      	add	r7, sp, #0
 8004492:	6078      	str	r0, [r7, #4]
 8004494:	000a      	movs	r2, r1
 8004496:	1cfb      	adds	r3, r7, #3
 8004498:	701a      	strb	r2, [r3, #0]
  uint8_t tempRegValue[4];
  uint32_t tempValue = 0;
 800449a:	2300      	movs	r3, #0
 800449c:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  s_assert_param(IS_SPIRIT_IRQ_LIST(xIrq));
  s_assert_param(IS_SPIRIT_FUNCTIONAL_STATE(xNewState));

  /* Reads the IRQ_MASK registers */
  g_xStatus = SpiritSpiReadRegisters(IRQ_MASK3_BASE, 4, tempRegValue);
 800449e:	230c      	movs	r3, #12
 80044a0:	18fb      	adds	r3, r7, r3
 80044a2:	001a      	movs	r2, r3
 80044a4:	2104      	movs	r1, #4
 80044a6:	2090      	movs	r0, #144	; 0x90
 80044a8:	f003 f9fa 	bl	80078a0 <RadioSpiReadRegisters>
 80044ac:	1c03      	adds	r3, r0, #0
 80044ae:	1c1a      	adds	r2, r3, #0
 80044b0:	4b32      	ldr	r3, [pc, #200]	; (800457c <SpiritIrq+0xf0>)
 80044b2:	b212      	sxth	r2, r2
 80044b4:	1c11      	adds	r1, r2, #0
 80044b6:	7019      	strb	r1, [r3, #0]
 80044b8:	0412      	lsls	r2, r2, #16
 80044ba:	0e12      	lsrs	r2, r2, #24
 80044bc:	705a      	strb	r2, [r3, #1]

  /* Build the IRQ mask word */
  for(uint8_t i=0; i<4; i++)
 80044be:	2313      	movs	r3, #19
 80044c0:	18fb      	adds	r3, r7, r3
 80044c2:	2200      	movs	r2, #0
 80044c4:	701a      	strb	r2, [r3, #0]
 80044c6:	e015      	b.n	80044f4 <SpiritIrq+0x68>
  {
    tempValue += ((uint32_t)tempRegValue[i])<<(8*(3-i));
 80044c8:	2013      	movs	r0, #19
 80044ca:	183b      	adds	r3, r7, r0
 80044cc:	781b      	ldrb	r3, [r3, #0]
 80044ce:	220c      	movs	r2, #12
 80044d0:	18ba      	adds	r2, r7, r2
 80044d2:	5cd3      	ldrb	r3, [r2, r3]
 80044d4:	0019      	movs	r1, r3
 80044d6:	183b      	adds	r3, r7, r0
 80044d8:	781b      	ldrb	r3, [r3, #0]
 80044da:	2203      	movs	r2, #3
 80044dc:	1ad3      	subs	r3, r2, r3
 80044de:	00db      	lsls	r3, r3, #3
 80044e0:	4099      	lsls	r1, r3
 80044e2:	000b      	movs	r3, r1
 80044e4:	697a      	ldr	r2, [r7, #20]
 80044e6:	18d3      	adds	r3, r2, r3
 80044e8:	617b      	str	r3, [r7, #20]
  for(uint8_t i=0; i<4; i++)
 80044ea:	183b      	adds	r3, r7, r0
 80044ec:	781a      	ldrb	r2, [r3, #0]
 80044ee:	183b      	adds	r3, r7, r0
 80044f0:	3201      	adds	r2, #1
 80044f2:	701a      	strb	r2, [r3, #0]
 80044f4:	2313      	movs	r3, #19
 80044f6:	18fb      	adds	r3, r7, r3
 80044f8:	781b      	ldrb	r3, [r3, #0]
 80044fa:	2b03      	cmp	r3, #3
 80044fc:	d9e4      	bls.n	80044c8 <SpiritIrq+0x3c>
  }
  
  /* Rebuild the new mask according to user request */
  if(xNewState == S_DISABLE)
 80044fe:	1cfb      	adds	r3, r7, #3
 8004500:	781b      	ldrb	r3, [r3, #0]
 8004502:	2b00      	cmp	r3, #0
 8004504:	d105      	bne.n	8004512 <SpiritIrq+0x86>
  {
    tempValue &= (~xIrq);
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	43da      	mvns	r2, r3
 800450a:	697b      	ldr	r3, [r7, #20]
 800450c:	4013      	ands	r3, r2
 800450e:	617b      	str	r3, [r7, #20]
 8004510:	e003      	b.n	800451a <SpiritIrq+0x8e>
  }
  else
  {
    tempValue |= (xIrq);
 8004512:	697a      	ldr	r2, [r7, #20]
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	4313      	orrs	r3, r2
 8004518:	617b      	str	r3, [r7, #20]
  }

  /* Build the array of bytes to write in the IRQ_MASK registers */
  for(uint8_t j=0; j<4; j++)
 800451a:	2312      	movs	r3, #18
 800451c:	18fb      	adds	r3, r7, r3
 800451e:	2200      	movs	r2, #0
 8004520:	701a      	strb	r2, [r3, #0]
 8004522:	e012      	b.n	800454a <SpiritIrq+0xbe>
  {
    tempRegValue[j] = (uint8_t)(tempValue>>(8*(3-j)));
 8004524:	2012      	movs	r0, #18
 8004526:	183b      	adds	r3, r7, r0
 8004528:	781b      	ldrb	r3, [r3, #0]
 800452a:	2203      	movs	r2, #3
 800452c:	1ad3      	subs	r3, r2, r3
 800452e:	00db      	lsls	r3, r3, #3
 8004530:	697a      	ldr	r2, [r7, #20]
 8004532:	40da      	lsrs	r2, r3
 8004534:	183b      	adds	r3, r7, r0
 8004536:	781b      	ldrb	r3, [r3, #0]
 8004538:	b2d1      	uxtb	r1, r2
 800453a:	220c      	movs	r2, #12
 800453c:	18ba      	adds	r2, r7, r2
 800453e:	54d1      	strb	r1, [r2, r3]
  for(uint8_t j=0; j<4; j++)
 8004540:	183b      	adds	r3, r7, r0
 8004542:	781a      	ldrb	r2, [r3, #0]
 8004544:	183b      	adds	r3, r7, r0
 8004546:	3201      	adds	r2, #1
 8004548:	701a      	strb	r2, [r3, #0]
 800454a:	2312      	movs	r3, #18
 800454c:	18fb      	adds	r3, r7, r3
 800454e:	781b      	ldrb	r3, [r3, #0]
 8004550:	2b03      	cmp	r3, #3
 8004552:	d9e7      	bls.n	8004524 <SpiritIrq+0x98>
  }
  
  /* Writes the new IRQ mask in the corresponding registers */
  g_xStatus = SpiritSpiWriteRegisters(IRQ_MASK3_BASE, 4, tempRegValue);
 8004554:	230c      	movs	r3, #12
 8004556:	18fb      	adds	r3, r7, r3
 8004558:	001a      	movs	r2, r3
 800455a:	2104      	movs	r1, #4
 800455c:	2090      	movs	r0, #144	; 0x90
 800455e:	f003 f8c7 	bl	80076f0 <RadioSpiWriteRegisters>
 8004562:	1c03      	adds	r3, r0, #0
 8004564:	1c1a      	adds	r2, r3, #0
 8004566:	4b05      	ldr	r3, [pc, #20]	; (800457c <SpiritIrq+0xf0>)
 8004568:	b212      	sxth	r2, r2
 800456a:	1c11      	adds	r1, r2, #0
 800456c:	7019      	strb	r1, [r3, #0]
 800456e:	0412      	lsls	r2, r2, #16
 8004570:	0e12      	lsrs	r2, r2, #24
 8004572:	705a      	strb	r2, [r3, #1]

}
 8004574:	46c0      	nop			; (mov r8, r8)
 8004576:	46bd      	mov	sp, r7
 8004578:	b006      	add	sp, #24
 800457a:	bd80      	pop	{r7, pc}
 800457c:	2000042c 	.word	0x2000042c

08004580 <SpiritIrqGetStatus>:
 * myIrqStatus.IRQ_XO_COUNT_EXPIRED and myIrqStatus.IRQ_VALID_SYNC are equals to 1
 * while all the other bitfields are equals to zero.
 * @retval None.
 */
void SpiritIrqGetStatus(SpiritIrqs* pxIrqStatus)
{
 8004580:	b580      	push	{r7, lr}
 8004582:	b086      	sub	sp, #24
 8004584:	af00      	add	r7, sp, #0
 8004586:	6078      	str	r0, [r7, #4]
  uint8_t tempRegValue[4];
  uint8_t* pIrqPointer = (uint8_t*)pxIrqStatus;
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	617b      	str	r3, [r7, #20]
  
  /* Reads IRQ_STATUS registers */
  g_xStatus = SpiritSpiReadRegisters(IRQ_STATUS3_BASE, 4, tempRegValue);
 800458c:	230c      	movs	r3, #12
 800458e:	18fb      	adds	r3, r7, r3
 8004590:	001a      	movs	r2, r3
 8004592:	2104      	movs	r1, #4
 8004594:	20fa      	movs	r0, #250	; 0xfa
 8004596:	f003 f983 	bl	80078a0 <RadioSpiReadRegisters>
 800459a:	1c03      	adds	r3, r0, #0
 800459c:	1c1a      	adds	r2, r3, #0
 800459e:	4b13      	ldr	r3, [pc, #76]	; (80045ec <SpiritIrqGetStatus+0x6c>)
 80045a0:	b212      	sxth	r2, r2
 80045a2:	1c11      	adds	r1, r2, #0
 80045a4:	7019      	strb	r1, [r3, #0]
 80045a6:	0412      	lsls	r2, r2, #16
 80045a8:	0e12      	lsrs	r2, r2, #24
 80045aa:	705a      	strb	r2, [r3, #1]

  /* Build the IRQ Status word */
  for(uint8_t i=0; i<4; i++)
 80045ac:	2313      	movs	r3, #19
 80045ae:	18fb      	adds	r3, r7, r3
 80045b0:	2200      	movs	r2, #0
 80045b2:	701a      	strb	r2, [r3, #0]
 80045b4:	e011      	b.n	80045da <SpiritIrqGetStatus+0x5a>
  {
    *pIrqPointer = tempRegValue[3-i];
 80045b6:	2113      	movs	r1, #19
 80045b8:	187b      	adds	r3, r7, r1
 80045ba:	781b      	ldrb	r3, [r3, #0]
 80045bc:	2203      	movs	r2, #3
 80045be:	1ad3      	subs	r3, r2, r3
 80045c0:	220c      	movs	r2, #12
 80045c2:	18ba      	adds	r2, r7, r2
 80045c4:	5cd2      	ldrb	r2, [r2, r3]
 80045c6:	697b      	ldr	r3, [r7, #20]
 80045c8:	701a      	strb	r2, [r3, #0]
    pIrqPointer++;
 80045ca:	697b      	ldr	r3, [r7, #20]
 80045cc:	3301      	adds	r3, #1
 80045ce:	617b      	str	r3, [r7, #20]
  for(uint8_t i=0; i<4; i++)
 80045d0:	187b      	adds	r3, r7, r1
 80045d2:	781a      	ldrb	r2, [r3, #0]
 80045d4:	187b      	adds	r3, r7, r1
 80045d6:	3201      	adds	r2, #1
 80045d8:	701a      	strb	r2, [r3, #0]
 80045da:	2313      	movs	r3, #19
 80045dc:	18fb      	adds	r3, r7, r3
 80045de:	781b      	ldrb	r3, [r3, #0]
 80045e0:	2b03      	cmp	r3, #3
 80045e2:	d9e8      	bls.n	80045b6 <SpiritIrqGetStatus+0x36>
  }
}
 80045e4:	46c0      	nop			; (mov r8, r8)
 80045e6:	46bd      	mov	sp, r7
 80045e8:	b006      	add	sp, #24
 80045ea:	bd80      	pop	{r7, pc}
 80045ec:	2000042c 	.word	0x2000042c

080045f0 <SpiritIrqClearStatus>:
 * @brief  Clear the IRQ status registers.
 * @param  None.
 * @retval None.
 */
void SpiritIrqClearStatus(void)
{
 80045f0:	b580      	push	{r7, lr}
 80045f2:	b082      	sub	sp, #8
 80045f4:	af00      	add	r7, sp, #0
  uint8_t tempRegValue[4];

  /* Reads the IRQ_STATUS registers clearing all the flags */
  g_xStatus = SpiritSpiReadRegisters(IRQ_STATUS3_BASE, 4, tempRegValue);
 80045f6:	1d3b      	adds	r3, r7, #4
 80045f8:	001a      	movs	r2, r3
 80045fa:	2104      	movs	r1, #4
 80045fc:	20fa      	movs	r0, #250	; 0xfa
 80045fe:	f003 f94f 	bl	80078a0 <RadioSpiReadRegisters>
 8004602:	1c03      	adds	r3, r0, #0
 8004604:	1c1a      	adds	r2, r3, #0
 8004606:	4b05      	ldr	r3, [pc, #20]	; (800461c <SpiritIrqClearStatus+0x2c>)
 8004608:	b212      	sxth	r2, r2
 800460a:	1c11      	adds	r1, r2, #0
 800460c:	7019      	strb	r1, [r3, #0]
 800460e:	0412      	lsls	r2, r2, #16
 8004610:	0e12      	lsrs	r2, r2, #24
 8004612:	705a      	strb	r2, [r3, #1]

}
 8004614:	46c0      	nop			; (mov r8, r8)
 8004616:	46bd      	mov	sp, r7
 8004618:	b002      	add	sp, #8
 800461a:	bd80      	pop	{r7, pc}
 800461c:	2000042c 	.word	0x2000042c

08004620 <SpiritLinearFifoReadNumElementsRxFifo>:
 * @brief  Returns the number of elements in the Rx FIFO.
 * @param  None.
 * @retval uint8_t Number of elements in the Rx FIFO.
 */
uint8_t SpiritLinearFifoReadNumElementsRxFifo(void)
{
 8004620:	b580      	push	{r7, lr}
 8004622:	b082      	sub	sp, #8
 8004624:	af00      	add	r7, sp, #0
  uint8_t tempRegValue;

  /* Reads the register value */
  g_xStatus = SpiritSpiReadRegisters(LINEAR_FIFO_STATUS0_BASE, 1, &tempRegValue);
 8004626:	1dfb      	adds	r3, r7, #7
 8004628:	001a      	movs	r2, r3
 800462a:	2101      	movs	r1, #1
 800462c:	20e7      	movs	r0, #231	; 0xe7
 800462e:	f003 f937 	bl	80078a0 <RadioSpiReadRegisters>
 8004632:	1c03      	adds	r3, r0, #0
 8004634:	1c1a      	adds	r2, r3, #0
 8004636:	4b08      	ldr	r3, [pc, #32]	; (8004658 <SpiritLinearFifoReadNumElementsRxFifo+0x38>)
 8004638:	b212      	sxth	r2, r2
 800463a:	1c11      	adds	r1, r2, #0
 800463c:	7019      	strb	r1, [r3, #0]
 800463e:	0412      	lsls	r2, r2, #16
 8004640:	0e12      	lsrs	r2, r2, #24
 8004642:	705a      	strb	r2, [r3, #1]

  /* Build and return value */
  return (tempRegValue & 0x7F);
 8004644:	1dfb      	adds	r3, r7, #7
 8004646:	781b      	ldrb	r3, [r3, #0]
 8004648:	227f      	movs	r2, #127	; 0x7f
 800464a:	4013      	ands	r3, r2
 800464c:	b2db      	uxtb	r3, r3

}
 800464e:	0018      	movs	r0, r3
 8004650:	46bd      	mov	sp, r7
 8004652:	b002      	add	sp, #8
 8004654:	bd80      	pop	{r7, pc}
 8004656:	46c0      	nop			; (mov r8, r8)
 8004658:	2000042c 	.word	0x2000042c

0800465c <SpiritManagementSetFrequencyBase>:
* @brief  Private SpiritRadioSetFrequencyBase function only used in SpiritManagementWaVcoCalibration.
* @param  lFBase the base carrier frequency expressed in Hz as unsigned word.
* @retval None.
*/
void SpiritManagementSetFrequencyBase(uint32_t lFBase)
{
 800465c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800465e:	b08d      	sub	sp, #52	; 0x34
 8004660:	af00      	add	r7, sp, #0
 8004662:	60f8      	str	r0, [r7, #12]
  
  /* Check the parameter */
  s_assert_param(IS_FREQUENCY_BAND(lFBase));
  
  /* Search the operating band */
  if(IS_FREQUENCY_BAND_HIGH(lFBase))
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	4a8d      	ldr	r2, [pc, #564]	; (800489c <SpiritManagementSetFrequencyBase+0x240>)
 8004668:	4293      	cmp	r3, r2
 800466a:	d90b      	bls.n	8004684 <SpiritManagementSetFrequencyBase+0x28>
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	4a8c      	ldr	r2, [pc, #560]	; (80048a0 <SpiritManagementSetFrequencyBase+0x244>)
 8004670:	4293      	cmp	r3, r2
 8004672:	d807      	bhi.n	8004684 <SpiritManagementSetFrequencyBase+0x28>
  {
    band = HIGH_BAND;
 8004674:	2327      	movs	r3, #39	; 0x27
 8004676:	2208      	movs	r2, #8
 8004678:	4694      	mov	ip, r2
 800467a:	44bc      	add	ip, r7
 800467c:	4463      	add	r3, ip
 800467e:	2200      	movs	r2, #0
 8004680:	701a      	strb	r2, [r3, #0]
 8004682:	e026      	b.n	80046d2 <SpiritManagementSetFrequencyBase+0x76>
  }
  else if(IS_FREQUENCY_BAND_MIDDLE(lFBase))
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	4a87      	ldr	r2, [pc, #540]	; (80048a4 <SpiritManagementSetFrequencyBase+0x248>)
 8004688:	4293      	cmp	r3, r2
 800468a:	d90b      	bls.n	80046a4 <SpiritManagementSetFrequencyBase+0x48>
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	4a86      	ldr	r2, [pc, #536]	; (80048a8 <SpiritManagementSetFrequencyBase+0x24c>)
 8004690:	4293      	cmp	r3, r2
 8004692:	d807      	bhi.n	80046a4 <SpiritManagementSetFrequencyBase+0x48>
  {
    band = MIDDLE_BAND;
 8004694:	2327      	movs	r3, #39	; 0x27
 8004696:	2208      	movs	r2, #8
 8004698:	4694      	mov	ip, r2
 800469a:	44bc      	add	ip, r7
 800469c:	4463      	add	r3, ip
 800469e:	2201      	movs	r2, #1
 80046a0:	701a      	strb	r2, [r3, #0]
 80046a2:	e016      	b.n	80046d2 <SpiritManagementSetFrequencyBase+0x76>
  }
  else if(IS_FREQUENCY_BAND_LOW(lFBase))
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	4a81      	ldr	r2, [pc, #516]	; (80048ac <SpiritManagementSetFrequencyBase+0x250>)
 80046a8:	4293      	cmp	r3, r2
 80046aa:	d90b      	bls.n	80046c4 <SpiritManagementSetFrequencyBase+0x68>
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	4a80      	ldr	r2, [pc, #512]	; (80048b0 <SpiritManagementSetFrequencyBase+0x254>)
 80046b0:	4293      	cmp	r3, r2
 80046b2:	d807      	bhi.n	80046c4 <SpiritManagementSetFrequencyBase+0x68>
  {
    band = LOW_BAND;
 80046b4:	2327      	movs	r3, #39	; 0x27
 80046b6:	2208      	movs	r2, #8
 80046b8:	4694      	mov	ip, r2
 80046ba:	44bc      	add	ip, r7
 80046bc:	4463      	add	r3, ip
 80046be:	2202      	movs	r2, #2
 80046c0:	701a      	strb	r2, [r3, #0]
 80046c2:	e006      	b.n	80046d2 <SpiritManagementSetFrequencyBase+0x76>
  }
  else //if(IS_FREQUENCY_BAND_VERY_LOW(lFBase))
  {
    band = VERY_LOW_BAND;
 80046c4:	2327      	movs	r3, #39	; 0x27
 80046c6:	2208      	movs	r2, #8
 80046c8:	4694      	mov	ip, r2
 80046ca:	44bc      	add	ip, r7
 80046cc:	4463      	add	r3, ip
 80046ce:	2203      	movs	r2, #3
 80046d0:	701a      	strb	r2, [r3, #0]
  }
  
  int32_t FOffset  = SpiritRadioGetFrequencyOffset();
 80046d2:	f001 f931 	bl	8005938 <SpiritRadioGetFrequencyOffset>
 80046d6:	0003      	movs	r3, r0
 80046d8:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t lChannelSpace  = SpiritRadioGetChannelSpace();
 80046da:	f001 f90b 	bl	80058f4 <SpiritRadioGetChannelSpace>
 80046de:	0003      	movs	r3, r0
 80046e0:	627b      	str	r3, [r7, #36]	; 0x24
  uint8_t cChannelNum = SpiritRadioGetChannel();
 80046e2:	251b      	movs	r5, #27
 80046e4:	2608      	movs	r6, #8
 80046e6:	19bb      	adds	r3, r7, r6
 80046e8:	195c      	adds	r4, r3, r5
 80046ea:	f001 f8e9 	bl	80058c0 <SpiritRadioGetChannel>
 80046ee:	0003      	movs	r3, r0
 80046f0:	7023      	strb	r3, [r4, #0]
  
  /* Calculates the channel center frequency */
  Fc = lFBase + FOffset + lChannelSpace*cChannelNum;
 80046f2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	18d2      	adds	r2, r2, r3
 80046f8:	19bb      	adds	r3, r7, r6
 80046fa:	195b      	adds	r3, r3, r5
 80046fc:	781b      	ldrb	r3, [r3, #0]
 80046fe:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004700:	434b      	muls	r3, r1
 8004702:	18d3      	adds	r3, r2, r3
 8004704:	61fb      	str	r3, [r7, #28]
  
  /* Reads the reference divider */
  uint8_t cRefDiv = (uint8_t)SpiritRadioGetRefDiv()+1;
 8004706:	f002 f87b 	bl	8006800 <SpiritRadioGetRefDiv>
 800470a:	0003      	movs	r3, r0
 800470c:	001a      	movs	r2, r3
 800470e:	2313      	movs	r3, #19
 8004710:	2108      	movs	r1, #8
 8004712:	468c      	mov	ip, r1
 8004714:	44bc      	add	ip, r7
 8004716:	4463      	add	r3, ip
 8004718:	3201      	adds	r2, #1
 800471a:	701a      	strb	r2, [r3, #0]
  
  switch(band)
 800471c:	2327      	movs	r3, #39	; 0x27
 800471e:	2208      	movs	r2, #8
 8004720:	4694      	mov	ip, r2
 8004722:	44bc      	add	ip, r7
 8004724:	4463      	add	r3, ip
 8004726:	781b      	ldrb	r3, [r3, #0]
 8004728:	2b01      	cmp	r3, #1
 800472a:	d01f      	beq.n	800476c <SpiritManagementSetFrequencyBase+0x110>
 800472c:	dc02      	bgt.n	8004734 <SpiritManagementSetFrequencyBase+0xd8>
 800472e:	2b00      	cmp	r3, #0
 8004730:	d028      	beq.n	8004784 <SpiritManagementSetFrequencyBase+0x128>
 8004732:	e032      	b.n	800479a <SpiritManagementSetFrequencyBase+0x13e>
 8004734:	2b02      	cmp	r3, #2
 8004736:	d00d      	beq.n	8004754 <SpiritManagementSetFrequencyBase+0xf8>
 8004738:	2b03      	cmp	r3, #3
 800473a:	d12e      	bne.n	800479a <SpiritManagementSetFrequencyBase+0x13e>
  {
  case VERY_LOW_BAND:
    if(Fc<161281250)
 800473c:	69fb      	ldr	r3, [r7, #28]
 800473e:	4a5d      	ldr	r2, [pc, #372]	; (80048b4 <SpiritManagementSetFrequencyBase+0x258>)
 8004740:	4293      	cmp	r3, r2
 8004742:	d803      	bhi.n	800474c <SpiritManagementSetFrequencyBase+0xf0>
    {
      SpiritCalibrationSelectVco(VCO_L);
 8004744:	2000      	movs	r0, #0
 8004746:	f7ff fd15 	bl	8004174 <SpiritCalibrationSelectVco>
    }
    else
    {
      SpiritCalibrationSelectVco(VCO_H);
    }
    break;
 800474a:	e026      	b.n	800479a <SpiritManagementSetFrequencyBase+0x13e>
      SpiritCalibrationSelectVco(VCO_H);
 800474c:	2001      	movs	r0, #1
 800474e:	f7ff fd11 	bl	8004174 <SpiritCalibrationSelectVco>
    break;
 8004752:	e022      	b.n	800479a <SpiritManagementSetFrequencyBase+0x13e>
    
  case LOW_BAND:
    if(Fc<322562500)
 8004754:	69fb      	ldr	r3, [r7, #28]
 8004756:	4a58      	ldr	r2, [pc, #352]	; (80048b8 <SpiritManagementSetFrequencyBase+0x25c>)
 8004758:	4293      	cmp	r3, r2
 800475a:	d803      	bhi.n	8004764 <SpiritManagementSetFrequencyBase+0x108>
    {
      SpiritCalibrationSelectVco(VCO_L);
 800475c:	2000      	movs	r0, #0
 800475e:	f7ff fd09 	bl	8004174 <SpiritCalibrationSelectVco>
    }
    else
    {
      SpiritCalibrationSelectVco(VCO_H);
    }
    break;
 8004762:	e01a      	b.n	800479a <SpiritManagementSetFrequencyBase+0x13e>
      SpiritCalibrationSelectVco(VCO_H);
 8004764:	2001      	movs	r0, #1
 8004766:	f7ff fd05 	bl	8004174 <SpiritCalibrationSelectVco>
    break;
 800476a:	e016      	b.n	800479a <SpiritManagementSetFrequencyBase+0x13e>
    
  case MIDDLE_BAND:
    if(Fc<430083334)
 800476c:	69fb      	ldr	r3, [r7, #28]
 800476e:	4a53      	ldr	r2, [pc, #332]	; (80048bc <SpiritManagementSetFrequencyBase+0x260>)
 8004770:	4293      	cmp	r3, r2
 8004772:	d803      	bhi.n	800477c <SpiritManagementSetFrequencyBase+0x120>
    {
      SpiritCalibrationSelectVco(VCO_L);
 8004774:	2000      	movs	r0, #0
 8004776:	f7ff fcfd 	bl	8004174 <SpiritCalibrationSelectVco>
    }
    else
    {
      SpiritCalibrationSelectVco(VCO_H);
    }
    break;
 800477a:	e00e      	b.n	800479a <SpiritManagementSetFrequencyBase+0x13e>
      SpiritCalibrationSelectVco(VCO_H);
 800477c:	2001      	movs	r0, #1
 800477e:	f7ff fcf9 	bl	8004174 <SpiritCalibrationSelectVco>
    break;
 8004782:	e00a      	b.n	800479a <SpiritManagementSetFrequencyBase+0x13e>
    
  case HIGH_BAND:
    if(Fc<860166667)
 8004784:	69fb      	ldr	r3, [r7, #28]
 8004786:	4a4e      	ldr	r2, [pc, #312]	; (80048c0 <SpiritManagementSetFrequencyBase+0x264>)
 8004788:	4293      	cmp	r3, r2
 800478a:	d803      	bhi.n	8004794 <SpiritManagementSetFrequencyBase+0x138>
    {
      SpiritCalibrationSelectVco(VCO_L);
 800478c:	2000      	movs	r0, #0
 800478e:	f7ff fcf1 	bl	8004174 <SpiritCalibrationSelectVco>
 8004792:	e002      	b.n	800479a <SpiritManagementSetFrequencyBase+0x13e>
    }
    else
    {
      SpiritCalibrationSelectVco(VCO_H);
 8004794:	2001      	movs	r0, #1
 8004796:	f7ff fced 	bl	8004174 <SpiritCalibrationSelectVco>
    }
  }
  
  /* Search the VCO charge pump word and set the corresponding register */
  wcp = SpiritRadioSearchWCP(Fc);
 800479a:	2612      	movs	r6, #18
 800479c:	2408      	movs	r4, #8
 800479e:	193b      	adds	r3, r7, r4
 80047a0:	199c      	adds	r4, r3, r6
 80047a2:	69fb      	ldr	r3, [r7, #28]
 80047a4:	0018      	movs	r0, r3
 80047a6:	f000 ff6f 	bl	8005688 <SpiritRadioSearchWCP>
 80047aa:	0003      	movs	r3, r0
 80047ac:	7023      	strb	r3, [r4, #0]
  
  synthWord = (uint32_t)(lFBase*(((double)(FBASE_DIVIDER*cRefDiv*s_vectcBHalfFactor[band]))/SpiritRadioGetXtalFrequency()));
 80047ae:	68f8      	ldr	r0, [r7, #12]
 80047b0:	f7fe fc12 	bl	8002fd8 <__aeabi_ui2d>
 80047b4:	0004      	movs	r4, r0
 80047b6:	000d      	movs	r5, r1
 80047b8:	2313      	movs	r3, #19
 80047ba:	2208      	movs	r2, #8
 80047bc:	4694      	mov	ip, r2
 80047be:	44bc      	add	ip, r7
 80047c0:	4463      	add	r3, ip
 80047c2:	781b      	ldrb	r3, [r3, #0]
 80047c4:	049b      	lsls	r3, r3, #18
 80047c6:	2227      	movs	r2, #39	; 0x27
 80047c8:	2108      	movs	r1, #8
 80047ca:	468c      	mov	ip, r1
 80047cc:	44bc      	add	ip, r7
 80047ce:	4462      	add	r2, ip
 80047d0:	7812      	ldrb	r2, [r2, #0]
 80047d2:	493c      	ldr	r1, [pc, #240]	; (80048c4 <SpiritManagementSetFrequencyBase+0x268>)
 80047d4:	5c8a      	ldrb	r2, [r1, r2]
 80047d6:	4353      	muls	r3, r2
 80047d8:	0018      	movs	r0, r3
 80047da:	f7fe fbc3 	bl	8002f64 <__aeabi_i2d>
 80047de:	6038      	str	r0, [r7, #0]
 80047e0:	6079      	str	r1, [r7, #4]
 80047e2:	f002 f88d 	bl	8006900 <SpiritRadioGetXtalFrequency>
 80047e6:	0003      	movs	r3, r0
 80047e8:	0018      	movs	r0, r3
 80047ea:	f7fe fbf5 	bl	8002fd8 <__aeabi_ui2d>
 80047ee:	0002      	movs	r2, r0
 80047f0:	000b      	movs	r3, r1
 80047f2:	6838      	ldr	r0, [r7, #0]
 80047f4:	6879      	ldr	r1, [r7, #4]
 80047f6:	f7fd f9bb 	bl	8001b70 <__aeabi_ddiv>
 80047fa:	0002      	movs	r2, r0
 80047fc:	000b      	movs	r3, r1
 80047fe:	0020      	movs	r0, r4
 8004800:	0029      	movs	r1, r5
 8004802:	f7fd fdbf 	bl	8002384 <__aeabi_dmul>
 8004806:	0003      	movs	r3, r0
 8004808:	000c      	movs	r4, r1
 800480a:	0018      	movs	r0, r3
 800480c:	0021      	movs	r1, r4
 800480e:	f7fb fea1 	bl	8000554 <__aeabi_d2uiz>
 8004812:	0003      	movs	r3, r0
 8004814:	617b      	str	r3, [r7, #20]
  
  /* Build the array of registers values for the analog part */
  anaRadioRegArray[0] = (uint8_t)(((synthWord>>21)&(0x0000001F))|(wcp<<5));
 8004816:	697b      	ldr	r3, [r7, #20]
 8004818:	0d5b      	lsrs	r3, r3, #21
 800481a:	b2db      	uxtb	r3, r3
 800481c:	221f      	movs	r2, #31
 800481e:	4013      	ands	r3, r2
 8004820:	b2da      	uxtb	r2, r3
 8004822:	2408      	movs	r4, #8
 8004824:	193b      	adds	r3, r7, r4
 8004826:	199b      	adds	r3, r3, r6
 8004828:	781b      	ldrb	r3, [r3, #0]
 800482a:	015b      	lsls	r3, r3, #5
 800482c:	b2db      	uxtb	r3, r3
 800482e:	4313      	orrs	r3, r2
 8004830:	b2da      	uxtb	r2, r3
 8004832:	2008      	movs	r0, #8
 8004834:	193b      	adds	r3, r7, r4
 8004836:	181b      	adds	r3, r3, r0
 8004838:	701a      	strb	r2, [r3, #0]
  anaRadioRegArray[1] = (uint8_t)((synthWord>>13)&(0x000000FF));
 800483a:	697b      	ldr	r3, [r7, #20]
 800483c:	0b5b      	lsrs	r3, r3, #13
 800483e:	b2da      	uxtb	r2, r3
 8004840:	193b      	adds	r3, r7, r4
 8004842:	181b      	adds	r3, r3, r0
 8004844:	705a      	strb	r2, [r3, #1]
  anaRadioRegArray[2] = (uint8_t)((synthWord>>5)&(0x000000FF));
 8004846:	697b      	ldr	r3, [r7, #20]
 8004848:	095b      	lsrs	r3, r3, #5
 800484a:	b2da      	uxtb	r2, r3
 800484c:	193b      	adds	r3, r7, r4
 800484e:	181b      	adds	r3, r3, r0
 8004850:	709a      	strb	r2, [r3, #2]
  anaRadioRegArray[3] = (uint8_t)(((synthWord&0x0000001F)<<3)| s_vectcBandRegValue[band]);
 8004852:	697b      	ldr	r3, [r7, #20]
 8004854:	b2db      	uxtb	r3, r3
 8004856:	00db      	lsls	r3, r3, #3
 8004858:	b2da      	uxtb	r2, r3
 800485a:	2327      	movs	r3, #39	; 0x27
 800485c:	2108      	movs	r1, #8
 800485e:	468c      	mov	ip, r1
 8004860:	44bc      	add	ip, r7
 8004862:	4463      	add	r3, ip
 8004864:	781b      	ldrb	r3, [r3, #0]
 8004866:	4918      	ldr	r1, [pc, #96]	; (80048c8 <SpiritManagementSetFrequencyBase+0x26c>)
 8004868:	5ccb      	ldrb	r3, [r1, r3]
 800486a:	4313      	orrs	r3, r2
 800486c:	b2da      	uxtb	r2, r3
 800486e:	193b      	adds	r3, r7, r4
 8004870:	181b      	adds	r3, r3, r0
 8004872:	70da      	strb	r2, [r3, #3]
  
  /* Configures the needed Analog Radio registers */
  g_xStatus = SpiritSpiWriteRegisters(SYNT3_BASE, 4, anaRadioRegArray);
 8004874:	193b      	adds	r3, r7, r4
 8004876:	181b      	adds	r3, r3, r0
 8004878:	001a      	movs	r2, r3
 800487a:	2104      	movs	r1, #4
 800487c:	2008      	movs	r0, #8
 800487e:	f002 ff37 	bl	80076f0 <RadioSpiWriteRegisters>
 8004882:	1c03      	adds	r3, r0, #0
 8004884:	1c1a      	adds	r2, r3, #0
 8004886:	4b11      	ldr	r3, [pc, #68]	; (80048cc <SpiritManagementSetFrequencyBase+0x270>)
 8004888:	b212      	sxth	r2, r2
 800488a:	1c11      	adds	r1, r2, #0
 800488c:	7019      	strb	r1, [r3, #0]
 800488e:	0412      	lsls	r2, r2, #16
 8004890:	0e12      	lsrs	r2, r2, #24
 8004892:	705a      	strb	r2, [r3, #1]
}
 8004894:	46c0      	nop			; (mov r8, r8)
 8004896:	46bd      	mov	sp, r7
 8004898:	b00d      	add	sp, #52	; 0x34
 800489a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800489c:	2e5f567f 	.word	0x2e5f567f
 80048a0:	390c2fe0 	.word	0x390c2fe0
 80048a4:	1701e47f 	.word	0x1701e47f
 80048a8:	1c146a60 	.word	0x1c146a60
 80048ac:	11d260bf 	.word	0x11d260bf
 80048b0:	14ced7e0 	.word	0x14ced7e0
 80048b4:	099cf4e1 	.word	0x099cf4e1
 80048b8:	1339e9c3 	.word	0x1339e9c3
 80048bc:	19a28d05 	.word	0x19a28d05
 80048c0:	33451a0a 	.word	0x33451a0a
 80048c4:	0800b274 	.word	0x0800b274
 80048c8:	0800b270 	.word	0x0800b270
 80048cc:	2000042c 	.word	0x2000042c

080048d0 <SpiritManagementWaVcoCalibration>:

uint8_t SpiritManagementWaVcoCalibration(void)
{
 80048d0:	b590      	push	{r4, r7, lr}
 80048d2:	b085      	sub	sp, #20
 80048d4:	af00      	add	r7, sp, #0
  uint8_t s_cVcoWordRx;
  uint8_t s_cVcoWordTx;
  uint32_t nFreq;
  uint8_t cRestore = 0;
 80048d6:	230f      	movs	r3, #15
 80048d8:	18fb      	adds	r3, r7, r3
 80048da:	2200      	movs	r2, #0
 80048dc:	701a      	strb	r2, [r3, #0]
  uint8_t cStandby = 0;
 80048de:	230e      	movs	r3, #14
 80048e0:	18fb      	adds	r3, r7, r3
 80048e2:	2200      	movs	r2, #0
 80048e4:	701a      	strb	r2, [r3, #0]
  uint32_t xtal_frequency = SpiritRadioGetXtalFrequency();
 80048e6:	f002 f80b 	bl	8006900 <SpiritRadioGetXtalFrequency>
 80048ea:	0003      	movs	r3, r0
 80048ec:	60bb      	str	r3, [r7, #8]
  uint8_t nLockwon=0;
 80048ee:	230d      	movs	r3, #13
 80048f0:	18fb      	adds	r3, r7, r3
 80048f2:	2200      	movs	r2, #0
 80048f4:	701a      	strb	r2, [r3, #0]
  
  /* Enable the reference divider if the XTAL is between 48 and 52 MHz */
  if(xtal_frequency>DOUBLE_XTAL_THR)
 80048f6:	68bb      	ldr	r3, [r7, #8]
 80048f8:	4a64      	ldr	r2, [pc, #400]	; (8004a8c <SpiritManagementWaVcoCalibration+0x1bc>)
 80048fa:	4293      	cmp	r3, r2
 80048fc:	d912      	bls.n	8004924 <SpiritManagementWaVcoCalibration+0x54>
  {
    if(!SpiritRadioGetRefDiv())
 80048fe:	f001 ff7f 	bl	8006800 <SpiritRadioGetRefDiv>
 8004902:	1e03      	subs	r3, r0, #0
 8004904:	d10e      	bne.n	8004924 <SpiritManagementWaVcoCalibration+0x54>
    {
      cRestore = 1;
 8004906:	230f      	movs	r3, #15
 8004908:	18fb      	adds	r3, r7, r3
 800490a:	2201      	movs	r2, #1
 800490c:	701a      	strb	r2, [r3, #0]
      nFreq = SpiritRadioGetFrequencyBase();
 800490e:	f001 f9bd 	bl	8005c8c <SpiritRadioGetFrequencyBase>
 8004912:	0003      	movs	r3, r0
 8004914:	607b      	str	r3, [r7, #4]
      SpiritRadioSetRefDiv(S_ENABLE);
 8004916:	2001      	movs	r0, #1
 8004918:	f001 ff38 	bl	800678c <SpiritRadioSetRefDiv>
      SpiritManagementSetFrequencyBase(nFreq);
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	0018      	movs	r0, r3
 8004920:	f7ff fe9c 	bl	800465c <SpiritManagementSetFrequencyBase>
    }
  }
  nFreq = SpiritRadioGetFrequencyBase();
 8004924:	f001 f9b2 	bl	8005c8c <SpiritRadioGetFrequencyBase>
 8004928:	0003      	movs	r3, r0
 800492a:	607b      	str	r3, [r7, #4]
  
  /* Increase the VCO current */
  uint8_t tmp = 0x25; SpiritSpiWriteRegisters(0xA1,1,&tmp);
 800492c:	1c7b      	adds	r3, r7, #1
 800492e:	2225      	movs	r2, #37	; 0x25
 8004930:	701a      	strb	r2, [r3, #0]
 8004932:	1c7b      	adds	r3, r7, #1
 8004934:	001a      	movs	r2, r3
 8004936:	2101      	movs	r1, #1
 8004938:	20a1      	movs	r0, #161	; 0xa1
 800493a:	f002 fed9 	bl	80076f0 <RadioSpiWriteRegisters>
  
  SpiritCalibrationVco(S_ENABLE);
 800493e:	2001      	movs	r0, #1
 8004940:	f7ff fb44 	bl	8003fcc <SpiritCalibrationVco>
  
  SpiritRefreshStatus();
 8004944:	f002 f9f2 	bl	8006d2c <SpiritRefreshStatus>
  if(g_xStatus.MC_STATE == MC_STATE_STANDBY)
 8004948:	4b51      	ldr	r3, [pc, #324]	; (8004a90 <SpiritManagementWaVcoCalibration+0x1c0>)
 800494a:	781b      	ldrb	r3, [r3, #0]
 800494c:	061b      	lsls	r3, r3, #24
 800494e:	0e5b      	lsrs	r3, r3, #25
 8004950:	b2db      	uxtb	r3, r3
 8004952:	2b40      	cmp	r3, #64	; 0x40
 8004954:	d10f      	bne.n	8004976 <SpiritManagementWaVcoCalibration+0xa6>
  {
    cStandby = 1;
 8004956:	230e      	movs	r3, #14
 8004958:	18fb      	adds	r3, r7, r3
 800495a:	2201      	movs	r2, #1
 800495c:	701a      	strb	r2, [r3, #0]
    SpiritCmdStrobeReady();
 800495e:	2062      	movs	r0, #98	; 0x62
 8004960:	f7ff fc3e 	bl	80041e0 <SpiritCmdStrobeCommand>
    do{
      SpiritRefreshStatus();
 8004964:	f002 f9e2 	bl	8006d2c <SpiritRefreshStatus>
      
    }while(g_xStatus.MC_STATE != MC_STATE_READY); 
 8004968:	4b49      	ldr	r3, [pc, #292]	; (8004a90 <SpiritManagementWaVcoCalibration+0x1c0>)
 800496a:	781b      	ldrb	r3, [r3, #0]
 800496c:	061b      	lsls	r3, r3, #24
 800496e:	0e5b      	lsrs	r3, r3, #25
 8004970:	b2db      	uxtb	r3, r3
 8004972:	2b03      	cmp	r3, #3
 8004974:	d1f6      	bne.n	8004964 <SpiritManagementWaVcoCalibration+0x94>
  }
  
  SpiritCmdStrobeLockTx();
 8004976:	2066      	movs	r0, #102	; 0x66
 8004978:	f7ff fc32 	bl	80041e0 <SpiritCmdStrobeCommand>
  
  nLockwon=0;
 800497c:	230d      	movs	r3, #13
 800497e:	18fb      	adds	r3, r7, r3
 8004980:	2200      	movs	r2, #0
 8004982:	701a      	strb	r2, [r3, #0]
  do{
    SpiritRefreshStatus();
 8004984:	f002 f9d2 	bl	8006d2c <SpiritRefreshStatus>
    if(g_xStatus.MC_STATE == MC_STATE_LOCKWON)
 8004988:	4b41      	ldr	r3, [pc, #260]	; (8004a90 <SpiritManagementWaVcoCalibration+0x1c0>)
 800498a:	781b      	ldrb	r3, [r3, #0]
 800498c:	061b      	lsls	r3, r3, #24
 800498e:	0e5b      	lsrs	r3, r3, #25
 8004990:	b2db      	uxtb	r3, r3
 8004992:	2b13      	cmp	r3, #19
 8004994:	d109      	bne.n	80049aa <SpiritManagementWaVcoCalibration+0xda>
    {
      if(nLockwon++==5) return 1;
 8004996:	220d      	movs	r2, #13
 8004998:	18bb      	adds	r3, r7, r2
 800499a:	781b      	ldrb	r3, [r3, #0]
 800499c:	18ba      	adds	r2, r7, r2
 800499e:	1c59      	adds	r1, r3, #1
 80049a0:	7011      	strb	r1, [r2, #0]
 80049a2:	2b05      	cmp	r3, #5
 80049a4:	d101      	bne.n	80049aa <SpiritManagementWaVcoCalibration+0xda>
 80049a6:	2301      	movs	r3, #1
 80049a8:	e06b      	b.n	8004a82 <SpiritManagementWaVcoCalibration+0x1b2>
    }
  }while(g_xStatus.MC_STATE != MC_STATE_LOCK);
 80049aa:	4b39      	ldr	r3, [pc, #228]	; (8004a90 <SpiritManagementWaVcoCalibration+0x1c0>)
 80049ac:	781b      	ldrb	r3, [r3, #0]
 80049ae:	061b      	lsls	r3, r3, #24
 80049b0:	0e5b      	lsrs	r3, r3, #25
 80049b2:	b2db      	uxtb	r3, r3
 80049b4:	2b0f      	cmp	r3, #15
 80049b6:	d1e5      	bne.n	8004984 <SpiritManagementWaVcoCalibration+0xb4>
    
  s_cVcoWordTx = SpiritCalibrationGetVcoCalData();
 80049b8:	1cfc      	adds	r4, r7, #3
 80049ba:	f7ff fb49 	bl	8004050 <SpiritCalibrationGetVcoCalData>
 80049be:	0003      	movs	r3, r0
 80049c0:	7023      	strb	r3, [r4, #0]
  
  SpiritCmdStrobeReady();
 80049c2:	2062      	movs	r0, #98	; 0x62
 80049c4:	f7ff fc0c 	bl	80041e0 <SpiritCmdStrobeCommand>
  
  do{
    SpiritRefreshStatus();
 80049c8:	f002 f9b0 	bl	8006d2c <SpiritRefreshStatus>
  }while(g_xStatus.MC_STATE != MC_STATE_READY); 
 80049cc:	4b30      	ldr	r3, [pc, #192]	; (8004a90 <SpiritManagementWaVcoCalibration+0x1c0>)
 80049ce:	781b      	ldrb	r3, [r3, #0]
 80049d0:	061b      	lsls	r3, r3, #24
 80049d2:	0e5b      	lsrs	r3, r3, #25
 80049d4:	b2db      	uxtb	r3, r3
 80049d6:	2b03      	cmp	r3, #3
 80049d8:	d1f6      	bne.n	80049c8 <SpiritManagementWaVcoCalibration+0xf8>
  
    
  SpiritCmdStrobeLockRx();
 80049da:	2065      	movs	r0, #101	; 0x65
 80049dc:	f7ff fc00 	bl	80041e0 <SpiritCmdStrobeCommand>
  
  nLockwon=0;
 80049e0:	230d      	movs	r3, #13
 80049e2:	18fb      	adds	r3, r7, r3
 80049e4:	2200      	movs	r2, #0
 80049e6:	701a      	strb	r2, [r3, #0]
  do{
    SpiritRefreshStatus();
 80049e8:	f002 f9a0 	bl	8006d2c <SpiritRefreshStatus>
    if(g_xStatus.MC_STATE == MC_STATE_LOCKWON)
 80049ec:	4b28      	ldr	r3, [pc, #160]	; (8004a90 <SpiritManagementWaVcoCalibration+0x1c0>)
 80049ee:	781b      	ldrb	r3, [r3, #0]
 80049f0:	061b      	lsls	r3, r3, #24
 80049f2:	0e5b      	lsrs	r3, r3, #25
 80049f4:	b2db      	uxtb	r3, r3
 80049f6:	2b13      	cmp	r3, #19
 80049f8:	d109      	bne.n	8004a0e <SpiritManagementWaVcoCalibration+0x13e>
    {
      if(nLockwon++==5) return 1;
 80049fa:	220d      	movs	r2, #13
 80049fc:	18bb      	adds	r3, r7, r2
 80049fe:	781b      	ldrb	r3, [r3, #0]
 8004a00:	18ba      	adds	r2, r7, r2
 8004a02:	1c59      	adds	r1, r3, #1
 8004a04:	7011      	strb	r1, [r2, #0]
 8004a06:	2b05      	cmp	r3, #5
 8004a08:	d101      	bne.n	8004a0e <SpiritManagementWaVcoCalibration+0x13e>
 8004a0a:	2301      	movs	r3, #1
 8004a0c:	e039      	b.n	8004a82 <SpiritManagementWaVcoCalibration+0x1b2>
    }
  }while(g_xStatus.MC_STATE != MC_STATE_LOCK);
 8004a0e:	4b20      	ldr	r3, [pc, #128]	; (8004a90 <SpiritManagementWaVcoCalibration+0x1c0>)
 8004a10:	781b      	ldrb	r3, [r3, #0]
 8004a12:	061b      	lsls	r3, r3, #24
 8004a14:	0e5b      	lsrs	r3, r3, #25
 8004a16:	b2db      	uxtb	r3, r3
 8004a18:	2b0f      	cmp	r3, #15
 8004a1a:	d1e5      	bne.n	80049e8 <SpiritManagementWaVcoCalibration+0x118>
  
  s_cVcoWordRx = SpiritCalibrationGetVcoCalData();
 8004a1c:	1cbc      	adds	r4, r7, #2
 8004a1e:	f7ff fb17 	bl	8004050 <SpiritCalibrationGetVcoCalData>
 8004a22:	0003      	movs	r3, r0
 8004a24:	7023      	strb	r3, [r4, #0]
  
  SpiritCmdStrobeReady();
 8004a26:	2062      	movs	r0, #98	; 0x62
 8004a28:	f7ff fbda 	bl	80041e0 <SpiritCmdStrobeCommand>
  
  do{
    SpiritRefreshStatus();
 8004a2c:	f002 f97e 	bl	8006d2c <SpiritRefreshStatus>
   
  }while(g_xStatus.MC_STATE != MC_STATE_READY);
 8004a30:	4b17      	ldr	r3, [pc, #92]	; (8004a90 <SpiritManagementWaVcoCalibration+0x1c0>)
 8004a32:	781b      	ldrb	r3, [r3, #0]
 8004a34:	061b      	lsls	r3, r3, #24
 8004a36:	0e5b      	lsrs	r3, r3, #25
 8004a38:	b2db      	uxtb	r3, r3
 8004a3a:	2b03      	cmp	r3, #3
 8004a3c:	d1f6      	bne.n	8004a2c <SpiritManagementWaVcoCalibration+0x15c>
  
  if(cStandby == 1)
 8004a3e:	230e      	movs	r3, #14
 8004a40:	18fb      	adds	r3, r7, r3
 8004a42:	781b      	ldrb	r3, [r3, #0]
 8004a44:	2b01      	cmp	r3, #1
 8004a46:	d102      	bne.n	8004a4e <SpiritManagementWaVcoCalibration+0x17e>
  {
    SpiritCmdStrobeStandby();    
 8004a48:	2063      	movs	r0, #99	; 0x63
 8004a4a:	f7ff fbc9 	bl	80041e0 <SpiritCmdStrobeCommand>
  }
  SpiritCalibrationVco(S_DISABLE);
 8004a4e:	2000      	movs	r0, #0
 8004a50:	f7ff fabc 	bl	8003fcc <SpiritCalibrationVco>
  
  /* Disable the reference divider if the XTAL is between 48 and 52 MHz */
  if(cRestore)
 8004a54:	230f      	movs	r3, #15
 8004a56:	18fb      	adds	r3, r7, r3
 8004a58:	781b      	ldrb	r3, [r3, #0]
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d006      	beq.n	8004a6c <SpiritManagementWaVcoCalibration+0x19c>
  {
    SpiritRadioSetRefDiv(S_DISABLE);    
 8004a5e:	2000      	movs	r0, #0
 8004a60:	f001 fe94 	bl	800678c <SpiritRadioSetRefDiv>
    SpiritManagementSetFrequencyBase(nFreq);
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	0018      	movs	r0, r3
 8004a68:	f7ff fdf8 	bl	800465c <SpiritManagementSetFrequencyBase>
  }
  
  
  SpiritCalibrationSetVcoCalDataTx(s_cVcoWordTx);
 8004a6c:	1cfb      	adds	r3, r7, #3
 8004a6e:	781b      	ldrb	r3, [r3, #0]
 8004a70:	0018      	movs	r0, r3
 8004a72:	f7ff fb0b 	bl	800408c <SpiritCalibrationSetVcoCalDataTx>
  SpiritCalibrationSetVcoCalDataRx(s_cVcoWordRx);
 8004a76:	1cbb      	adds	r3, r7, #2
 8004a78:	781b      	ldrb	r3, [r3, #0]
 8004a7a:	0018      	movs	r0, r3
 8004a7c:	f7ff fb40 	bl	8004100 <SpiritCalibrationSetVcoCalDataRx>
  
  return 0;
 8004a80:	2300      	movs	r3, #0
}
 8004a82:	0018      	movs	r0, r3
 8004a84:	46bd      	mov	sp, r7
 8004a86:	b005      	add	sp, #20
 8004a88:	bd90      	pop	{r4, r7, pc}
 8004a8a:	46c0      	nop			; (mov r8, r8)
 8004a8c:	01c9c380 	.word	0x01c9c380
 8004a90:	2000042c 	.word	0x2000042c

08004a94 <SpiritManagementWaCmdStrobeTx>:


void SpiritManagementWaCmdStrobeTx(void)
{
 8004a94:	b580      	push	{r7, lr}
 8004a96:	b082      	sub	sp, #8
 8004a98:	af00      	add	r7, sp, #0
  if(s_cCommunicationState != COMMUNICATION_STATE_TX)
 8004a9a:	4b17      	ldr	r3, [pc, #92]	; (8004af8 <SpiritManagementWaCmdStrobeTx+0x64>)
 8004a9c:	781b      	ldrb	r3, [r3, #0]
 8004a9e:	b2db      	uxtb	r3, r3
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d025      	beq.n	8004af0 <SpiritManagementWaCmdStrobeTx+0x5c>
  {
    //uint32_t xtal_frequency = SpiritRadioGetXtalFrequency();
    
    /* To achive the max output power */
    if(s_nDesiredFrequency>=150000000 && s_nDesiredFrequency<=470000000)
 8004aa4:	4b15      	ldr	r3, [pc, #84]	; (8004afc <SpiritManagementWaCmdStrobeTx+0x68>)
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	4a15      	ldr	r2, [pc, #84]	; (8004b00 <SpiritManagementWaCmdStrobeTx+0x6c>)
 8004aaa:	4293      	cmp	r3, r2
 8004aac:	d908      	bls.n	8004ac0 <SpiritManagementWaCmdStrobeTx+0x2c>
 8004aae:	4b13      	ldr	r3, [pc, #76]	; (8004afc <SpiritManagementWaCmdStrobeTx+0x68>)
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	4a14      	ldr	r2, [pc, #80]	; (8004b04 <SpiritManagementWaCmdStrobeTx+0x70>)
 8004ab4:	4293      	cmp	r3, r2
 8004ab6:	d803      	bhi.n	8004ac0 <SpiritManagementWaCmdStrobeTx+0x2c>
    {
      /* Optimal setting for Tx mode only */
      SpiritRadioSetPACwc(LOAD_3_6_PF);
 8004ab8:	20c0      	movs	r0, #192	; 0xc0
 8004aba:	f001 fd53 	bl	8006564 <SpiritRadioSetPACwc>
 8004abe:	e002      	b.n	8004ac6 <SpiritManagementWaCmdStrobeTx+0x32>
    }
    else
    {
      /* Optimal setting for Tx mode only */
      SpiritRadioSetPACwc(LOAD_0_PF);
 8004ac0:	2000      	movs	r0, #0
 8004ac2:	f001 fd4f 	bl	8006564 <SpiritRadioSetPACwc>
    }
    
    uint8_t tmp = 0x11; SpiritSpiWriteRegisters(0xa9, 1, &tmp); /* Enable VCO_L buffer */
 8004ac6:	1dfb      	adds	r3, r7, #7
 8004ac8:	2211      	movs	r2, #17
 8004aca:	701a      	strb	r2, [r3, #0]
 8004acc:	1dfb      	adds	r3, r7, #7
 8004ace:	001a      	movs	r2, r3
 8004ad0:	2101      	movs	r1, #1
 8004ad2:	20a9      	movs	r0, #169	; 0xa9
 8004ad4:	f002 fe0c 	bl	80076f0 <RadioSpiWriteRegisters>
    tmp = 0x20; SpiritSpiWriteRegisters(PM_CONFIG1_BASE, 1, &tmp); /* Set SMPS switching frequency */
 8004ad8:	1dfb      	adds	r3, r7, #7
 8004ada:	2220      	movs	r2, #32
 8004adc:	701a      	strb	r2, [r3, #0]
 8004ade:	1dfb      	adds	r3, r7, #7
 8004ae0:	001a      	movs	r2, r3
 8004ae2:	2101      	movs	r1, #1
 8004ae4:	20a5      	movs	r0, #165	; 0xa5
 8004ae6:	f002 fe03 	bl	80076f0 <RadioSpiWriteRegisters>
    
    s_cCommunicationState = COMMUNICATION_STATE_TX;
 8004aea:	4b03      	ldr	r3, [pc, #12]	; (8004af8 <SpiritManagementWaCmdStrobeTx+0x64>)
 8004aec:	2200      	movs	r2, #0
 8004aee:	701a      	strb	r2, [r3, #0]
  }
}
 8004af0:	46c0      	nop			; (mov r8, r8)
 8004af2:	46bd      	mov	sp, r7
 8004af4:	b002      	add	sp, #8
 8004af6:	bd80      	pop	{r7, pc}
 8004af8:	20000150 	.word	0x20000150
 8004afc:	200002e0 	.word	0x200002e0
 8004b00:	08f0d17f 	.word	0x08f0d17f
 8004b04:	1c03a180 	.word	0x1c03a180

08004b08 <SpiritManagementWaCmdStrobeRx>:


void SpiritManagementWaCmdStrobeRx(void)
{
 8004b08:	b580      	push	{r7, lr}
 8004b0a:	b082      	sub	sp, #8
 8004b0c:	af00      	add	r7, sp, #0
  if(s_cCommunicationState != COMMUNICATION_STATE_RX)
 8004b0e:	4b0c      	ldr	r3, [pc, #48]	; (8004b40 <SpiritManagementWaCmdStrobeRx+0x38>)
 8004b10:	781b      	ldrb	r3, [r3, #0]
 8004b12:	b2db      	uxtb	r3, r3
 8004b14:	2b01      	cmp	r3, #1
 8004b16:	d00e      	beq.n	8004b36 <SpiritManagementWaCmdStrobeRx+0x2e>
  {    
    uint8_t tmp = 0x98; SpiritSpiWriteRegisters(PM_CONFIG1_BASE, 1, &tmp); /* Set SMPS switching frequency */    
 8004b18:	1dfb      	adds	r3, r7, #7
 8004b1a:	2298      	movs	r2, #152	; 0x98
 8004b1c:	701a      	strb	r2, [r3, #0]
 8004b1e:	1dfb      	adds	r3, r7, #7
 8004b20:	001a      	movs	r2, r3
 8004b22:	2101      	movs	r1, #1
 8004b24:	20a5      	movs	r0, #165	; 0xa5
 8004b26:	f002 fde3 	bl	80076f0 <RadioSpiWriteRegisters>
    SpiritRadioSetPACwc(LOAD_0_PF); /* Set the correct CWC parameter */
 8004b2a:	2000      	movs	r0, #0
 8004b2c:	f001 fd1a 	bl	8006564 <SpiritRadioSetPACwc>
    
    s_cCommunicationState = COMMUNICATION_STATE_RX;
 8004b30:	4b03      	ldr	r3, [pc, #12]	; (8004b40 <SpiritManagementWaCmdStrobeRx+0x38>)
 8004b32:	2201      	movs	r2, #1
 8004b34:	701a      	strb	r2, [r3, #0]
  }
}
 8004b36:	46c0      	nop			; (mov r8, r8)
 8004b38:	46bd      	mov	sp, r7
 8004b3a:	b002      	add	sp, #8
 8004b3c:	bd80      	pop	{r7, pc}
 8004b3e:	46c0      	nop			; (mov r8, r8)
 8004b40:	20000150 	.word	0x20000150

08004b44 <SpiritManagementWaTRxFcMem>:

void SpiritManagementWaTRxFcMem(uint32_t nDesiredFreq)
{
 8004b44:	b580      	push	{r7, lr}
 8004b46:	b082      	sub	sp, #8
 8004b48:	af00      	add	r7, sp, #0
 8004b4a:	6078      	str	r0, [r7, #4]
  s_cCommunicationState = COMMUNICATION_STATE_NONE;
 8004b4c:	4b04      	ldr	r3, [pc, #16]	; (8004b60 <SpiritManagementWaTRxFcMem+0x1c>)
 8004b4e:	2202      	movs	r2, #2
 8004b50:	701a      	strb	r2, [r3, #0]
  s_nDesiredFrequency = nDesiredFreq;
 8004b52:	4b04      	ldr	r3, [pc, #16]	; (8004b64 <SpiritManagementWaTRxFcMem+0x20>)
 8004b54:	687a      	ldr	r2, [r7, #4]
 8004b56:	601a      	str	r2, [r3, #0]
}
 8004b58:	46c0      	nop			; (mov r8, r8)
 8004b5a:	46bd      	mov	sp, r7
 8004b5c:	b002      	add	sp, #8
 8004b5e:	bd80      	pop	{r7, pc}
 8004b60:	20000150 	.word	0x20000150
 8004b64:	200002e0 	.word	0x200002e0

08004b68 <SpiritPktBasicInit>:
 * @param  pxPktBasicInit Basic packet init structure.
 *         This parameter is a pointer to @ref PktBasicInit.
 * @retval None.
 */
void SpiritPktBasicInit(PktBasicInit* pxPktBasicInit)
{
 8004b68:	b590      	push	{r4, r7, lr}
 8004b6a:	b085      	sub	sp, #20
 8004b6c:	af00      	add	r7, sp, #0
 8004b6e:	6078      	str	r0, [r7, #4]
  s_assert_param(IS_SPIRIT_FUNCTIONAL_STATE(pxPktBasicInit->xFec));
  s_assert_param(IS_SPIRIT_FUNCTIONAL_STATE(pxPktBasicInit->xDataWhitening));
  s_assert_param(IS_BASIC_CONTROL_LENGTH(pxPktBasicInit->xControlLength));

  /* Reads the PROTOCOL1 register */
  g_xStatus = SpiritSpiReadRegisters(PROTOCOL1_BASE, 1, &tempRegValue[0]);
 8004b70:	2408      	movs	r4, #8
 8004b72:	193b      	adds	r3, r7, r4
 8004b74:	001a      	movs	r2, r3
 8004b76:	2101      	movs	r1, #1
 8004b78:	2051      	movs	r0, #81	; 0x51
 8004b7a:	f002 fe91 	bl	80078a0 <RadioSpiReadRegisters>
 8004b7e:	1c03      	adds	r3, r0, #0
 8004b80:	1c1a      	adds	r2, r3, #0
 8004b82:	4b76      	ldr	r3, [pc, #472]	; (8004d5c <SpiritPktBasicInit+0x1f4>)
 8004b84:	b212      	sxth	r2, r2
 8004b86:	1c11      	adds	r1, r2, #0
 8004b88:	7019      	strb	r1, [r3, #0]
 8004b8a:	0412      	lsls	r2, r2, #16
 8004b8c:	0e12      	lsrs	r2, r2, #24
 8004b8e:	705a      	strb	r2, [r3, #1]

  /* Mask a reserved bit */
  tempRegValue[0] &= ~0x20;
 8004b90:	193b      	adds	r3, r7, r4
 8004b92:	781b      	ldrb	r3, [r3, #0]
 8004b94:	2220      	movs	r2, #32
 8004b96:	4393      	bics	r3, r2
 8004b98:	b2da      	uxtb	r2, r3
 8004b9a:	193b      	adds	r3, r7, r4
 8004b9c:	701a      	strb	r2, [r3, #0]

  /* Always set the automatic packet filtering */
  tempRegValue[0] |= PROTOCOL1_AUTO_PCKT_FLT_MASK;
 8004b9e:	193b      	adds	r3, r7, r4
 8004ba0:	781b      	ldrb	r3, [r3, #0]
 8004ba2:	2201      	movs	r2, #1
 8004ba4:	4313      	orrs	r3, r2
 8004ba6:	b2da      	uxtb	r2, r3
 8004ba8:	193b      	adds	r3, r7, r4
 8004baa:	701a      	strb	r2, [r3, #0]

  /* Writes the value on register */
  g_xStatus = SpiritSpiWriteRegisters(PROTOCOL1_BASE, 1, &tempRegValue[0]);
 8004bac:	193b      	adds	r3, r7, r4
 8004bae:	001a      	movs	r2, r3
 8004bb0:	2101      	movs	r1, #1
 8004bb2:	2051      	movs	r0, #81	; 0x51
 8004bb4:	f002 fd9c 	bl	80076f0 <RadioSpiWriteRegisters>
 8004bb8:	1c03      	adds	r3, r0, #0
 8004bba:	1c1a      	adds	r2, r3, #0
 8004bbc:	4b67      	ldr	r3, [pc, #412]	; (8004d5c <SpiritPktBasicInit+0x1f4>)
 8004bbe:	b212      	sxth	r2, r2
 8004bc0:	1c11      	adds	r1, r2, #0
 8004bc2:	7019      	strb	r1, [r3, #0]
 8004bc4:	0412      	lsls	r2, r2, #16
 8004bc6:	0e12      	lsrs	r2, r2, #24
 8004bc8:	705a      	strb	r2, [r3, #1]

  /* Reads the PCKT_FLT_OPTIONS register */
  g_xStatus = SpiritSpiReadRegisters(PCKT_FLT_OPTIONS_BASE, 1, &tempRegValue[0]);
 8004bca:	193b      	adds	r3, r7, r4
 8004bcc:	001a      	movs	r2, r3
 8004bce:	2101      	movs	r1, #1
 8004bd0:	204f      	movs	r0, #79	; 0x4f
 8004bd2:	f002 fe65 	bl	80078a0 <RadioSpiReadRegisters>
 8004bd6:	1c03      	adds	r3, r0, #0
 8004bd8:	1c1a      	adds	r2, r3, #0
 8004bda:	4b60      	ldr	r3, [pc, #384]	; (8004d5c <SpiritPktBasicInit+0x1f4>)
 8004bdc:	b212      	sxth	r2, r2
 8004bde:	1c11      	adds	r1, r2, #0
 8004be0:	7019      	strb	r1, [r3, #0]
 8004be2:	0412      	lsls	r2, r2, #16
 8004be4:	0e12      	lsrs	r2, r2, #24
 8004be6:	705a      	strb	r2, [r3, #1]

  /* Always reset the control and source filtering (also if it is not present in basic) */
  tempRegValue[0] &= ~(PCKT_FLT_OPTIONS_SOURCE_FILTERING_MASK | PCKT_FLT_OPTIONS_CONTROL_FILTERING_MASK);
 8004be8:	193b      	adds	r3, r7, r4
 8004bea:	781b      	ldrb	r3, [r3, #0]
 8004bec:	2230      	movs	r2, #48	; 0x30
 8004bee:	4393      	bics	r3, r2
 8004bf0:	b2da      	uxtb	r2, r3
 8004bf2:	193b      	adds	r3, r7, r4
 8004bf4:	701a      	strb	r2, [r3, #0]

  /* Writes the value on register */
  g_xStatus = SpiritSpiWriteRegisters(PCKT_FLT_OPTIONS_BASE, 1, &tempRegValue[0]);
 8004bf6:	193b      	adds	r3, r7, r4
 8004bf8:	001a      	movs	r2, r3
 8004bfa:	2101      	movs	r1, #1
 8004bfc:	204f      	movs	r0, #79	; 0x4f
 8004bfe:	f002 fd77 	bl	80076f0 <RadioSpiWriteRegisters>
 8004c02:	1c03      	adds	r3, r0, #0
 8004c04:	1c1a      	adds	r2, r3, #0
 8004c06:	4b55      	ldr	r3, [pc, #340]	; (8004d5c <SpiritPktBasicInit+0x1f4>)
 8004c08:	b212      	sxth	r2, r2
 8004c0a:	1c11      	adds	r1, r2, #0
 8004c0c:	7019      	strb	r1, [r3, #0]
 8004c0e:	0412      	lsls	r2, r2, #16
 8004c10:	0e12      	lsrs	r2, r2, #24
 8004c12:	705a      	strb	r2, [r3, #1]

  if(pxPktBasicInit->xAddressField == S_ENABLE)
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	7b1b      	ldrb	r3, [r3, #12]
 8004c18:	2b01      	cmp	r3, #1
 8004c1a:	d104      	bne.n	8004c26 <SpiritPktBasicInit+0xbe>
  {
    tempRegValue[0]=0x08;
 8004c1c:	2308      	movs	r3, #8
 8004c1e:	18fb      	adds	r3, r7, r3
 8004c20:	2208      	movs	r2, #8
 8004c22:	701a      	strb	r2, [r3, #0]
 8004c24:	e003      	b.n	8004c2e <SpiritPktBasicInit+0xc6>
  }
  else
  {
    tempRegValue[0]=0x00;
 8004c26:	2308      	movs	r3, #8
 8004c28:	18fb      	adds	r3, r7, r3
 8004c2a:	2200      	movs	r2, #0
 8004c2c:	701a      	strb	r2, [r3, #0]
  }
  /* Address and control length setting */
  tempRegValue[0] |= ((uint8_t) pxPktBasicInit->xControlLength);
 8004c2e:	2108      	movs	r1, #8
 8004c30:	187b      	adds	r3, r7, r1
 8004c32:	781a      	ldrb	r2, [r3, #0]
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	7adb      	ldrb	r3, [r3, #11]
 8004c38:	4313      	orrs	r3, r2
 8004c3a:	b2da      	uxtb	r2, r3
 8004c3c:	187b      	adds	r3, r7, r1
 8004c3e:	701a      	strb	r2, [r3, #0]

  /* Packet format and width length setting */
  pxPktBasicInit->cPktLengthWidth == 0 ? pxPktBasicInit->cPktLengthWidth=1 : pxPktBasicInit->cPktLengthWidth;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	7a5b      	ldrb	r3, [r3, #9]
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d102      	bne.n	8004c4e <SpiritPktBasicInit+0xe6>
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	2201      	movs	r2, #1
 8004c4c:	725a      	strb	r2, [r3, #9]
  tempRegValue[1] = ((uint8_t) PCKTCTRL3_PCKT_FRMT_BASIC) | ((uint8_t)(pxPktBasicInit->cPktLengthWidth-1));
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	7a5b      	ldrb	r3, [r3, #9]
 8004c52:	3b01      	subs	r3, #1
 8004c54:	b2da      	uxtb	r2, r3
 8004c56:	2108      	movs	r1, #8
 8004c58:	187b      	adds	r3, r7, r1
 8004c5a:	705a      	strb	r2, [r3, #1]

  /* Preamble, sync and fixed or variable length setting */
  tempRegValue[2] = ((uint8_t) pxPktBasicInit->xPreambleLength) | ((uint8_t) pxPktBasicInit->xSyncLength) |
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	781a      	ldrb	r2, [r3, #0]
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	785b      	ldrb	r3, [r3, #1]
 8004c64:	4313      	orrs	r3, r2
 8004c66:	b2da      	uxtb	r2, r3
                    ((uint8_t) pxPktBasicInit->xFixVarLength);
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	7a1b      	ldrb	r3, [r3, #8]
  tempRegValue[2] = ((uint8_t) pxPktBasicInit->xPreambleLength) | ((uint8_t) pxPktBasicInit->xSyncLength) |
 8004c6c:	4313      	orrs	r3, r2
 8004c6e:	b2da      	uxtb	r2, r3
 8004c70:	187b      	adds	r3, r7, r1
 8004c72:	709a      	strb	r2, [r3, #2]

  /* CRC length, whitening and FEC setting */
  tempRegValue[3] = (uint8_t) pxPktBasicInit->xCrcMode;
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	7a9a      	ldrb	r2, [r3, #10]
 8004c78:	187b      	adds	r3, r7, r1
 8004c7a:	70da      	strb	r2, [r3, #3]

  if(pxPktBasicInit->xDataWhitening == S_ENABLE)
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	7b9b      	ldrb	r3, [r3, #14]
 8004c80:	2b01      	cmp	r3, #1
 8004c82:	d107      	bne.n	8004c94 <SpiritPktBasicInit+0x12c>
  {
     tempRegValue[3] |= PCKTCTRL1_WHIT_MASK;
 8004c84:	2108      	movs	r1, #8
 8004c86:	187b      	adds	r3, r7, r1
 8004c88:	78db      	ldrb	r3, [r3, #3]
 8004c8a:	2210      	movs	r2, #16
 8004c8c:	4313      	orrs	r3, r2
 8004c8e:	b2da      	uxtb	r2, r3
 8004c90:	187b      	adds	r3, r7, r1
 8004c92:	70da      	strb	r2, [r3, #3]
  }

  if(pxPktBasicInit->xFec == S_ENABLE)
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	7b5b      	ldrb	r3, [r3, #13]
 8004c98:	2b01      	cmp	r3, #1
 8004c9a:	d107      	bne.n	8004cac <SpiritPktBasicInit+0x144>
  {
     tempRegValue[3] |= PCKTCTRL1_FEC_MASK;
 8004c9c:	2108      	movs	r1, #8
 8004c9e:	187b      	adds	r3, r7, r1
 8004ca0:	78db      	ldrb	r3, [r3, #3]
 8004ca2:	2201      	movs	r2, #1
 8004ca4:	4313      	orrs	r3, r2
 8004ca6:	b2da      	uxtb	r2, r3
 8004ca8:	187b      	adds	r3, r7, r1
 8004caa:	70da      	strb	r2, [r3, #3]
  }

  /* Writes registers */
  SpiritSpiWriteRegisters(PCKTCTRL4_BASE, 4, tempRegValue);
 8004cac:	2308      	movs	r3, #8
 8004cae:	18fb      	adds	r3, r7, r3
 8004cb0:	001a      	movs	r2, r3
 8004cb2:	2104      	movs	r1, #4
 8004cb4:	2030      	movs	r0, #48	; 0x30
 8004cb6:	f002 fd1b 	bl	80076f0 <RadioSpiWriteRegisters>

  /* Sync words setting */
  for(i=0;i<4;i++)
 8004cba:	230f      	movs	r3, #15
 8004cbc:	18fb      	adds	r3, r7, r3
 8004cbe:	2200      	movs	r2, #0
 8004cc0:	701a      	strb	r2, [r3, #0]
 8004cc2:	e026      	b.n	8004d12 <SpiritPktBasicInit+0x1aa>
  {
    if(i<3-(pxPktBasicInit->xSyncLength >>1))
 8004cc4:	230f      	movs	r3, #15
 8004cc6:	18fb      	adds	r3, r7, r3
 8004cc8:	781a      	ldrb	r2, [r3, #0]
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	785b      	ldrb	r3, [r3, #1]
 8004cce:	085b      	lsrs	r3, r3, #1
 8004cd0:	b2db      	uxtb	r3, r3
 8004cd2:	0019      	movs	r1, r3
 8004cd4:	2303      	movs	r3, #3
 8004cd6:	1a5b      	subs	r3, r3, r1
 8004cd8:	429a      	cmp	r2, r3
 8004cda:	da07      	bge.n	8004cec <SpiritPktBasicInit+0x184>
    {
      tempRegValue[i]=0;
 8004cdc:	230f      	movs	r3, #15
 8004cde:	18fb      	adds	r3, r7, r3
 8004ce0:	781b      	ldrb	r3, [r3, #0]
 8004ce2:	2208      	movs	r2, #8
 8004ce4:	18ba      	adds	r2, r7, r2
 8004ce6:	2100      	movs	r1, #0
 8004ce8:	54d1      	strb	r1, [r2, r3]
 8004cea:	e00c      	b.n	8004d06 <SpiritPktBasicInit+0x19e>
    }
    else
    {
      tempRegValue[i] = (uint8_t)(pxPktBasicInit->lSyncWords>>(8*i));
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	685a      	ldr	r2, [r3, #4]
 8004cf0:	210f      	movs	r1, #15
 8004cf2:	187b      	adds	r3, r7, r1
 8004cf4:	781b      	ldrb	r3, [r3, #0]
 8004cf6:	00db      	lsls	r3, r3, #3
 8004cf8:	40da      	lsrs	r2, r3
 8004cfa:	187b      	adds	r3, r7, r1
 8004cfc:	781b      	ldrb	r3, [r3, #0]
 8004cfe:	b2d1      	uxtb	r1, r2
 8004d00:	2208      	movs	r2, #8
 8004d02:	18ba      	adds	r2, r7, r2
 8004d04:	54d1      	strb	r1, [r2, r3]
  for(i=0;i<4;i++)
 8004d06:	210f      	movs	r1, #15
 8004d08:	187b      	adds	r3, r7, r1
 8004d0a:	781a      	ldrb	r2, [r3, #0]
 8004d0c:	187b      	adds	r3, r7, r1
 8004d0e:	3201      	adds	r2, #1
 8004d10:	701a      	strb	r2, [r3, #0]
 8004d12:	230f      	movs	r3, #15
 8004d14:	18fb      	adds	r3, r7, r3
 8004d16:	781b      	ldrb	r3, [r3, #0]
 8004d18:	2b03      	cmp	r3, #3
 8004d1a:	d9d3      	bls.n	8004cc4 <SpiritPktBasicInit+0x15c>
    }
  }

  /* Sets CRC check bit */
  if(pxPktBasicInit->xCrcMode == PKT_NO_CRC)
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	7a9b      	ldrb	r3, [r3, #10]
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d103      	bne.n	8004d2c <SpiritPktBasicInit+0x1c4>
  {
    SpiritPktBasicFilterOnCrc(S_DISABLE);
 8004d24:	2000      	movs	r0, #0
 8004d26:	f000 f925 	bl	8004f74 <SpiritPktCommonFilterOnCrc>
 8004d2a:	e002      	b.n	8004d32 <SpiritPktBasicInit+0x1ca>
  }
  else
  {
    SpiritPktBasicFilterOnCrc(S_ENABLE);
 8004d2c:	2001      	movs	r0, #1
 8004d2e:	f000 f921 	bl	8004f74 <SpiritPktCommonFilterOnCrc>
  }

  
  g_xStatus = SpiritSpiWriteRegisters(SYNC4_BASE, 4, tempRegValue);
 8004d32:	2308      	movs	r3, #8
 8004d34:	18fb      	adds	r3, r7, r3
 8004d36:	001a      	movs	r2, r3
 8004d38:	2104      	movs	r1, #4
 8004d3a:	2036      	movs	r0, #54	; 0x36
 8004d3c:	f002 fcd8 	bl	80076f0 <RadioSpiWriteRegisters>
 8004d40:	1c03      	adds	r3, r0, #0
 8004d42:	1c1a      	adds	r2, r3, #0
 8004d44:	4b05      	ldr	r3, [pc, #20]	; (8004d5c <SpiritPktBasicInit+0x1f4>)
 8004d46:	b212      	sxth	r2, r2
 8004d48:	1c11      	adds	r1, r2, #0
 8004d4a:	7019      	strb	r1, [r3, #0]
 8004d4c:	0412      	lsls	r2, r2, #16
 8004d4e:	0e12      	lsrs	r2, r2, #24
 8004d50:	705a      	strb	r2, [r3, #1]

}
 8004d52:	46c0      	nop			; (mov r8, r8)
 8004d54:	46bd      	mov	sp, r7
 8004d56:	b005      	add	sp, #20
 8004d58:	bd90      	pop	{r4, r7, pc}
 8004d5a:	46c0      	nop			; (mov r8, r8)
 8004d5c:	2000042c 	.word	0x2000042c

08004d60 <SpiritPktBasicAddressesInit>:
 * @param  pxPktBasicAddresses Basic packet addresses init structure.
 *         This parameter is a pointer to @ref PktBasicAddresses.
 * @retval None.
 */
void SpiritPktBasicAddressesInit(PktBasicAddressesInit* pxPktBasicAddresses)
{
 8004d60:	b590      	push	{r4, r7, lr}
 8004d62:	b085      	sub	sp, #20
 8004d64:	af00      	add	r7, sp, #0
 8004d66:	6078      	str	r0, [r7, #4]
  s_assert_param(IS_SPIRIT_FUNCTIONAL_STATE(pxPktBasicAddresses->xFilterOnMulticastAddress));
  s_assert_param(IS_SPIRIT_FUNCTIONAL_STATE(pxPktBasicAddresses->xFilterOnBroadcastAddress));


  /* Reads the PCKT_FLT_OPTIONS ragister */
  g_xStatus = SpiritSpiReadRegisters(PCKT_FLT_OPTIONS_BASE, 1, &tempRegValue[0]);
 8004d68:	230c      	movs	r3, #12
 8004d6a:	18fb      	adds	r3, r7, r3
 8004d6c:	001a      	movs	r2, r3
 8004d6e:	2101      	movs	r1, #1
 8004d70:	204f      	movs	r0, #79	; 0x4f
 8004d72:	f002 fd95 	bl	80078a0 <RadioSpiReadRegisters>
 8004d76:	1c03      	adds	r3, r0, #0
 8004d78:	1c1a      	adds	r2, r3, #0
 8004d7a:	4b3a      	ldr	r3, [pc, #232]	; (8004e64 <SpiritPktBasicAddressesInit+0x104>)
 8004d7c:	b212      	sxth	r2, r2
 8004d7e:	1c11      	adds	r1, r2, #0
 8004d80:	7019      	strb	r1, [r3, #0]
 8004d82:	0412      	lsls	r2, r2, #16
 8004d84:	0e12      	lsrs	r2, r2, #24
 8004d86:	705a      	strb	r2, [r3, #1]
  
  /* Enables or disables filtering on my address */
  if(pxPktBasicAddresses->xFilterOnMyAddress == S_ENABLE)
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	781b      	ldrb	r3, [r3, #0]
 8004d8c:	2b01      	cmp	r3, #1
 8004d8e:	d108      	bne.n	8004da2 <SpiritPktBasicAddressesInit+0x42>
  {
    tempRegValue[0] |= PCKT_FLT_OPTIONS_DEST_VS_TX_ADDR_MASK;
 8004d90:	210c      	movs	r1, #12
 8004d92:	187b      	adds	r3, r7, r1
 8004d94:	781b      	ldrb	r3, [r3, #0]
 8004d96:	2208      	movs	r2, #8
 8004d98:	4313      	orrs	r3, r2
 8004d9a:	b2da      	uxtb	r2, r3
 8004d9c:	187b      	adds	r3, r7, r1
 8004d9e:	701a      	strb	r2, [r3, #0]
 8004da0:	e007      	b.n	8004db2 <SpiritPktBasicAddressesInit+0x52>
  }
  else
  {
    tempRegValue[0] &= ~PCKT_FLT_OPTIONS_DEST_VS_TX_ADDR_MASK;
 8004da2:	210c      	movs	r1, #12
 8004da4:	187b      	adds	r3, r7, r1
 8004da6:	781b      	ldrb	r3, [r3, #0]
 8004da8:	2208      	movs	r2, #8
 8004daa:	4393      	bics	r3, r2
 8004dac:	b2da      	uxtb	r2, r3
 8004dae:	187b      	adds	r3, r7, r1
 8004db0:	701a      	strb	r2, [r3, #0]
  }
  
  /* Enables or disables filtering on multicast address */
  if(pxPktBasicAddresses->xFilterOnMulticastAddress == S_ENABLE)
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	789b      	ldrb	r3, [r3, #2]
 8004db6:	2b01      	cmp	r3, #1
 8004db8:	d108      	bne.n	8004dcc <SpiritPktBasicAddressesInit+0x6c>
  {
    tempRegValue[0] |= PCKT_FLT_OPTIONS_DEST_VS_MULTICAST_ADDR_MASK;
 8004dba:	210c      	movs	r1, #12
 8004dbc:	187b      	adds	r3, r7, r1
 8004dbe:	781b      	ldrb	r3, [r3, #0]
 8004dc0:	2204      	movs	r2, #4
 8004dc2:	4313      	orrs	r3, r2
 8004dc4:	b2da      	uxtb	r2, r3
 8004dc6:	187b      	adds	r3, r7, r1
 8004dc8:	701a      	strb	r2, [r3, #0]
 8004dca:	e007      	b.n	8004ddc <SpiritPktBasicAddressesInit+0x7c>
  }
  else
  {
    tempRegValue[0] &= ~PCKT_FLT_OPTIONS_DEST_VS_MULTICAST_ADDR_MASK;
 8004dcc:	210c      	movs	r1, #12
 8004dce:	187b      	adds	r3, r7, r1
 8004dd0:	781b      	ldrb	r3, [r3, #0]
 8004dd2:	2204      	movs	r2, #4
 8004dd4:	4393      	bics	r3, r2
 8004dd6:	b2da      	uxtb	r2, r3
 8004dd8:	187b      	adds	r3, r7, r1
 8004dda:	701a      	strb	r2, [r3, #0]
  }
  
  /* Enables or disables filtering on broadcast address */
  if(pxPktBasicAddresses->xFilterOnBroadcastAddress == S_ENABLE)
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	791b      	ldrb	r3, [r3, #4]
 8004de0:	2b01      	cmp	r3, #1
 8004de2:	d108      	bne.n	8004df6 <SpiritPktBasicAddressesInit+0x96>
  {
    tempRegValue[0] |= PCKT_FLT_OPTIONS_DEST_VS_BROADCAST_ADDR_MASK;
 8004de4:	210c      	movs	r1, #12
 8004de6:	187b      	adds	r3, r7, r1
 8004de8:	781b      	ldrb	r3, [r3, #0]
 8004dea:	2202      	movs	r2, #2
 8004dec:	4313      	orrs	r3, r2
 8004dee:	b2da      	uxtb	r2, r3
 8004df0:	187b      	adds	r3, r7, r1
 8004df2:	701a      	strb	r2, [r3, #0]
 8004df4:	e007      	b.n	8004e06 <SpiritPktBasicAddressesInit+0xa6>
  }
  else
  {
    tempRegValue[0] &= ~PCKT_FLT_OPTIONS_DEST_VS_BROADCAST_ADDR_MASK;
 8004df6:	210c      	movs	r1, #12
 8004df8:	187b      	adds	r3, r7, r1
 8004dfa:	781b      	ldrb	r3, [r3, #0]
 8004dfc:	2202      	movs	r2, #2
 8004dfe:	4393      	bics	r3, r2
 8004e00:	b2da      	uxtb	r2, r3
 8004e02:	187b      	adds	r3, r7, r1
 8004e04:	701a      	strb	r2, [r3, #0]
  }
  
  /* Writes the new value on the PCKT_FLT_OPTIONS register */
  g_xStatus = SpiritSpiWriteRegisters(PCKT_FLT_OPTIONS_BASE, 1, &tempRegValue[0]);
 8004e06:	240c      	movs	r4, #12
 8004e08:	193b      	adds	r3, r7, r4
 8004e0a:	001a      	movs	r2, r3
 8004e0c:	2101      	movs	r1, #1
 8004e0e:	204f      	movs	r0, #79	; 0x4f
 8004e10:	f002 fc6e 	bl	80076f0 <RadioSpiWriteRegisters>
 8004e14:	1c03      	adds	r3, r0, #0
 8004e16:	1c1a      	adds	r2, r3, #0
 8004e18:	4b12      	ldr	r3, [pc, #72]	; (8004e64 <SpiritPktBasicAddressesInit+0x104>)
 8004e1a:	b212      	sxth	r2, r2
 8004e1c:	1c11      	adds	r1, r2, #0
 8004e1e:	7019      	strb	r1, [r3, #0]
 8004e20:	0412      	lsls	r2, r2, #16
 8004e22:	0e12      	lsrs	r2, r2, #24
 8004e24:	705a      	strb	r2, [r3, #1]
  
  /* Fills the array with the addresses passed in the structure */
  tempRegValue[0] = pxPktBasicAddresses->cBroadcastAddress;
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	795a      	ldrb	r2, [r3, #5]
 8004e2a:	193b      	adds	r3, r7, r4
 8004e2c:	701a      	strb	r2, [r3, #0]
  tempRegValue[1] = pxPktBasicAddresses->cMulticastAddress;
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	78da      	ldrb	r2, [r3, #3]
 8004e32:	193b      	adds	r3, r7, r4
 8004e34:	705a      	strb	r2, [r3, #1]
  tempRegValue[2] = pxPktBasicAddresses->cMyAddress;
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	785a      	ldrb	r2, [r3, #1]
 8004e3a:	193b      	adds	r3, r7, r4
 8004e3c:	709a      	strb	r2, [r3, #2]
  
  /* Writes values on the PCKT_FLT_GOALS registers */
  g_xStatus = SpiritSpiWriteRegisters(PCKT_FLT_GOALS_BROADCAST_BASE, 3, tempRegValue);
 8004e3e:	193b      	adds	r3, r7, r4
 8004e40:	001a      	movs	r2, r3
 8004e42:	2103      	movs	r1, #3
 8004e44:	204c      	movs	r0, #76	; 0x4c
 8004e46:	f002 fc53 	bl	80076f0 <RadioSpiWriteRegisters>
 8004e4a:	1c03      	adds	r3, r0, #0
 8004e4c:	1c1a      	adds	r2, r3, #0
 8004e4e:	4b05      	ldr	r3, [pc, #20]	; (8004e64 <SpiritPktBasicAddressesInit+0x104>)
 8004e50:	b212      	sxth	r2, r2
 8004e52:	1c11      	adds	r1, r2, #0
 8004e54:	7019      	strb	r1, [r3, #0]
 8004e56:	0412      	lsls	r2, r2, #16
 8004e58:	0e12      	lsrs	r2, r2, #24
 8004e5a:	705a      	strb	r2, [r3, #1]
  
  
}
 8004e5c:	46c0      	nop			; (mov r8, r8)
 8004e5e:	46bd      	mov	sp, r7
 8004e60:	b005      	add	sp, #20
 8004e62:	bd90      	pop	{r4, r7, pc}
 8004e64:	2000042c 	.word	0x2000042c

08004e68 <SpiritPktBasicGetAddressField>:
 * @brief  Specifies if the Address field for SPIRIT Basic packets is enabled or disabled.
 * @param  None.
 * @retval SpiritFunctionalState Notifies if the address field is enabled or disabled.
 */
SpiritFunctionalState SpiritPktBasicGetAddressField(void)
{
 8004e68:	b580      	push	{r7, lr}
 8004e6a:	b082      	sub	sp, #8
 8004e6c:	af00      	add	r7, sp, #0
  uint8_t tempRegValue;

  /* Reads the PCKTCTRL4 register value */
  g_xStatus = SpiritSpiReadRegisters(PCKTCTRL4_BASE, 1, &tempRegValue);
 8004e6e:	1dfb      	adds	r3, r7, #7
 8004e70:	001a      	movs	r2, r3
 8004e72:	2101      	movs	r1, #1
 8004e74:	2030      	movs	r0, #48	; 0x30
 8004e76:	f002 fd13 	bl	80078a0 <RadioSpiReadRegisters>
 8004e7a:	1c03      	adds	r3, r0, #0
 8004e7c:	1c1a      	adds	r2, r3, #0
 8004e7e:	4b0a      	ldr	r3, [pc, #40]	; (8004ea8 <SpiritPktBasicGetAddressField+0x40>)
 8004e80:	b212      	sxth	r2, r2
 8004e82:	1c11      	adds	r1, r2, #0
 8004e84:	7019      	strb	r1, [r3, #0]
 8004e86:	0412      	lsls	r2, r2, #16
 8004e88:	0e12      	lsrs	r2, r2, #24
 8004e8a:	705a      	strb	r2, [r3, #1]

  /* Returns the address field value */
  if(tempRegValue & PCKTCTRL4_ADDRESS_LEN_MASK)
 8004e8c:	1dfb      	adds	r3, r7, #7
 8004e8e:	781b      	ldrb	r3, [r3, #0]
 8004e90:	001a      	movs	r2, r3
 8004e92:	2318      	movs	r3, #24
 8004e94:	4013      	ands	r3, r2
 8004e96:	d001      	beq.n	8004e9c <SpiritPktBasicGetAddressField+0x34>
  {
    return S_ENABLE;
 8004e98:	2301      	movs	r3, #1
 8004e9a:	e000      	b.n	8004e9e <SpiritPktBasicGetAddressField+0x36>
  }
  else
  {
    return S_DISABLE;
 8004e9c:	2300      	movs	r3, #0
  }

}
 8004e9e:	0018      	movs	r0, r3
 8004ea0:	46bd      	mov	sp, r7
 8004ea2:	b002      	add	sp, #8
 8004ea4:	bd80      	pop	{r7, pc}
 8004ea6:	46c0      	nop			; (mov r8, r8)
 8004ea8:	2000042c 	.word	0x2000042c

08004eac <SpiritPktBasicSetPayloadLength>:
 * @param  nPayloadLength payload length in bytes.
 *         This parameter is an uint16_t.
 * @retval None.
 */
void SpiritPktBasicSetPayloadLength(uint16_t nPayloadLength)
{
 8004eac:	b580      	push	{r7, lr}
 8004eae:	b084      	sub	sp, #16
 8004eb0:	af00      	add	r7, sp, #0
 8004eb2:	0002      	movs	r2, r0
 8004eb4:	1dbb      	adds	r3, r7, #6
 8004eb6:	801a      	strh	r2, [r3, #0]
  uint8_t tempRegValue[2];
  uint16_t overSize=0;
 8004eb8:	230e      	movs	r3, #14
 8004eba:	18fb      	adds	r3, r7, r3
 8004ebc:	2200      	movs	r2, #0
 8004ebe:	801a      	strh	r2, [r3, #0]

  /* Computes the oversize (address + control) size */
  if(SpiritPktBasicGetAddressField())
 8004ec0:	f7ff ffd2 	bl	8004e68 <SpiritPktBasicGetAddressField>
 8004ec4:	1e03      	subs	r3, r0, #0
 8004ec6:	d003      	beq.n	8004ed0 <SpiritPktBasicSetPayloadLength+0x24>
  {
    overSize=1;
 8004ec8:	230e      	movs	r3, #14
 8004eca:	18fb      	adds	r3, r7, r3
 8004ecc:	2201      	movs	r2, #1
 8004ece:	801a      	strh	r2, [r3, #0]
  }
  overSize += (uint16_t) SpiritPktBasicGetControlLength();
 8004ed0:	f000 f832 	bl	8004f38 <SpiritPktCommonGetControlLength>
 8004ed4:	0003      	movs	r3, r0
 8004ed6:	b299      	uxth	r1, r3
 8004ed8:	200e      	movs	r0, #14
 8004eda:	183b      	adds	r3, r7, r0
 8004edc:	183a      	adds	r2, r7, r0
 8004ede:	8812      	ldrh	r2, [r2, #0]
 8004ee0:	188a      	adds	r2, r1, r2
 8004ee2:	801a      	strh	r2, [r3, #0]

  /* Computes PCKTLEN0 value from nPayloadLength */
  tempRegValue[1]=BASIC_BUILD_PCKTLEN0(nPayloadLength+overSize);
 8004ee4:	1dbb      	adds	r3, r7, #6
 8004ee6:	881b      	ldrh	r3, [r3, #0]
 8004ee8:	b2da      	uxtb	r2, r3
 8004eea:	0001      	movs	r1, r0
 8004eec:	187b      	adds	r3, r7, r1
 8004eee:	881b      	ldrh	r3, [r3, #0]
 8004ef0:	b2db      	uxtb	r3, r3
 8004ef2:	18d3      	adds	r3, r2, r3
 8004ef4:	b2da      	uxtb	r2, r3
 8004ef6:	200c      	movs	r0, #12
 8004ef8:	183b      	adds	r3, r7, r0
 8004efa:	705a      	strb	r2, [r3, #1]
  /* Computes PCKTLEN1 value from nPayloadLength */
  tempRegValue[0]=BASIC_BUILD_PCKTLEN1(nPayloadLength+overSize);
 8004efc:	1dbb      	adds	r3, r7, #6
 8004efe:	881a      	ldrh	r2, [r3, #0]
 8004f00:	187b      	adds	r3, r7, r1
 8004f02:	881b      	ldrh	r3, [r3, #0]
 8004f04:	18d3      	adds	r3, r2, r3
 8004f06:	121b      	asrs	r3, r3, #8
 8004f08:	b2da      	uxtb	r2, r3
 8004f0a:	183b      	adds	r3, r7, r0
 8004f0c:	701a      	strb	r2, [r3, #0]

  /* Writes data on the PCKTLEN1/0 register */
  g_xStatus = SpiritSpiWriteRegisters(PCKTLEN1_BASE, 2, tempRegValue);
 8004f0e:	183b      	adds	r3, r7, r0
 8004f10:	001a      	movs	r2, r3
 8004f12:	2102      	movs	r1, #2
 8004f14:	2034      	movs	r0, #52	; 0x34
 8004f16:	f002 fbeb 	bl	80076f0 <RadioSpiWriteRegisters>
 8004f1a:	1c03      	adds	r3, r0, #0
 8004f1c:	1c1a      	adds	r2, r3, #0
 8004f1e:	4b05      	ldr	r3, [pc, #20]	; (8004f34 <SpiritPktBasicSetPayloadLength+0x88>)
 8004f20:	b212      	sxth	r2, r2
 8004f22:	1c11      	adds	r1, r2, #0
 8004f24:	7019      	strb	r1, [r3, #0]
 8004f26:	0412      	lsls	r2, r2, #16
 8004f28:	0e12      	lsrs	r2, r2, #24
 8004f2a:	705a      	strb	r2, [r3, #1]

}
 8004f2c:	46c0      	nop			; (mov r8, r8)
 8004f2e:	46bd      	mov	sp, r7
 8004f30:	b004      	add	sp, #16
 8004f32:	bd80      	pop	{r7, pc}
 8004f34:	2000042c 	.word	0x2000042c

08004f38 <SpiritPktCommonGetControlLength>:
 * @brief  Returns the CONTROL field length for SPIRIT packets.
 * @param  None.
 * @retval uint8_t Control field length.
 */
uint8_t SpiritPktCommonGetControlLength(void)
{
 8004f38:	b580      	push	{r7, lr}
 8004f3a:	b082      	sub	sp, #8
 8004f3c:	af00      	add	r7, sp, #0
  uint8_t tempRegValue;

  /* Reads the PCKTCTRL4 register value */
  g_xStatus = SpiritSpiReadRegisters(PCKTCTRL4_BASE, 1, &tempRegValue);
 8004f3e:	1dfb      	adds	r3, r7, #7
 8004f40:	001a      	movs	r2, r3
 8004f42:	2101      	movs	r1, #1
 8004f44:	2030      	movs	r0, #48	; 0x30
 8004f46:	f002 fcab 	bl	80078a0 <RadioSpiReadRegisters>
 8004f4a:	1c03      	adds	r3, r0, #0
 8004f4c:	1c1a      	adds	r2, r3, #0
 8004f4e:	4b08      	ldr	r3, [pc, #32]	; (8004f70 <SpiritPktCommonGetControlLength+0x38>)
 8004f50:	b212      	sxth	r2, r2
 8004f52:	1c11      	adds	r1, r2, #0
 8004f54:	7019      	strb	r1, [r3, #0]
 8004f56:	0412      	lsls	r2, r2, #16
 8004f58:	0e12      	lsrs	r2, r2, #24
 8004f5a:	705a      	strb	r2, [r3, #1]

  /* Rebuild and return value */
  return (tempRegValue & PCKTCTRL4_CONTROL_LEN_MASK);
 8004f5c:	1dfb      	adds	r3, r7, #7
 8004f5e:	781b      	ldrb	r3, [r3, #0]
 8004f60:	2207      	movs	r2, #7
 8004f62:	4013      	ands	r3, r2
 8004f64:	b2db      	uxtb	r3, r3

}
 8004f66:	0018      	movs	r0, r3
 8004f68:	46bd      	mov	sp, r7
 8004f6a:	b002      	add	sp, #8
 8004f6c:	bd80      	pop	{r7, pc}
 8004f6e:	46c0      	nop			; (mov r8, r8)
 8004f70:	2000042c 	.word	0x2000042c

08004f74 <SpiritPktCommonFilterOnCrc>:
 * @param  xNewState new state for CRC_CHECK.
 *         This parameter can be S_ENABLE or S_DISABLE.
 * @retval None.
 */
void SpiritPktCommonFilterOnCrc(SpiritFunctionalState xNewState)
{
 8004f74:	b580      	push	{r7, lr}
 8004f76:	b084      	sub	sp, #16
 8004f78:	af00      	add	r7, sp, #0
 8004f7a:	0002      	movs	r2, r0
 8004f7c:	1dfb      	adds	r3, r7, #7
 8004f7e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  s_assert_param(IS_SPIRIT_FUNCTIONAL_STATE(xNewState));

  /* Reads the PCKT_FLT_OPTIONS register value */
  g_xStatus = SpiritSpiReadRegisters(PCKT_FLT_OPTIONS_BASE, 1, &tempRegValue);
 8004f80:	230f      	movs	r3, #15
 8004f82:	18fb      	adds	r3, r7, r3
 8004f84:	001a      	movs	r2, r3
 8004f86:	2101      	movs	r1, #1
 8004f88:	204f      	movs	r0, #79	; 0x4f
 8004f8a:	f002 fc89 	bl	80078a0 <RadioSpiReadRegisters>
 8004f8e:	1c03      	adds	r3, r0, #0
 8004f90:	1c1a      	adds	r2, r3, #0
 8004f92:	4b18      	ldr	r3, [pc, #96]	; (8004ff4 <SpiritPktCommonFilterOnCrc+0x80>)
 8004f94:	b212      	sxth	r2, r2
 8004f96:	1c11      	adds	r1, r2, #0
 8004f98:	7019      	strb	r1, [r3, #0]
 8004f9a:	0412      	lsls	r2, r2, #16
 8004f9c:	0e12      	lsrs	r2, r2, #24
 8004f9e:	705a      	strb	r2, [r3, #1]

  /* Modify the register value: enable or disable the CRC filtering */
  if(xNewState == S_ENABLE)
 8004fa0:	1dfb      	adds	r3, r7, #7
 8004fa2:	781b      	ldrb	r3, [r3, #0]
 8004fa4:	2b01      	cmp	r3, #1
 8004fa6:	d108      	bne.n	8004fba <SpiritPktCommonFilterOnCrc+0x46>
  {
    tempRegValue |= PCKT_FLT_OPTIONS_CRC_CHECK_MASK;
 8004fa8:	210f      	movs	r1, #15
 8004faa:	187b      	adds	r3, r7, r1
 8004fac:	781b      	ldrb	r3, [r3, #0]
 8004fae:	2201      	movs	r2, #1
 8004fb0:	4313      	orrs	r3, r2
 8004fb2:	b2da      	uxtb	r2, r3
 8004fb4:	187b      	adds	r3, r7, r1
 8004fb6:	701a      	strb	r2, [r3, #0]
 8004fb8:	e007      	b.n	8004fca <SpiritPktCommonFilterOnCrc+0x56>
  }
  else
  {
    tempRegValue &= ~PCKT_FLT_OPTIONS_CRC_CHECK_MASK;
 8004fba:	210f      	movs	r1, #15
 8004fbc:	187b      	adds	r3, r7, r1
 8004fbe:	781b      	ldrb	r3, [r3, #0]
 8004fc0:	2201      	movs	r2, #1
 8004fc2:	4393      	bics	r3, r2
 8004fc4:	b2da      	uxtb	r2, r3
 8004fc6:	187b      	adds	r3, r7, r1
 8004fc8:	701a      	strb	r2, [r3, #0]
  }

  /* Writes the PCKT_FLT_OPTIONS register value */
  g_xStatus = SpiritSpiWriteRegisters(PCKT_FLT_OPTIONS_BASE, 1, &tempRegValue);
 8004fca:	230f      	movs	r3, #15
 8004fcc:	18fb      	adds	r3, r7, r3
 8004fce:	001a      	movs	r2, r3
 8004fd0:	2101      	movs	r1, #1
 8004fd2:	204f      	movs	r0, #79	; 0x4f
 8004fd4:	f002 fb8c 	bl	80076f0 <RadioSpiWriteRegisters>
 8004fd8:	1c03      	adds	r3, r0, #0
 8004fda:	1c1a      	adds	r2, r3, #0
 8004fdc:	4b05      	ldr	r3, [pc, #20]	; (8004ff4 <SpiritPktCommonFilterOnCrc+0x80>)
 8004fde:	b212      	sxth	r2, r2
 8004fe0:	1c11      	adds	r1, r2, #0
 8004fe2:	7019      	strb	r1, [r3, #0]
 8004fe4:	0412      	lsls	r2, r2, #16
 8004fe6:	0e12      	lsrs	r2, r2, #24
 8004fe8:	705a      	strb	r2, [r3, #1]

}
 8004fea:	46c0      	nop			; (mov r8, r8)
 8004fec:	46bd      	mov	sp, r7
 8004fee:	b004      	add	sp, #16
 8004ff0:	bd80      	pop	{r7, pc}
 8004ff2:	46c0      	nop			; (mov r8, r8)
 8004ff4:	2000042c 	.word	0x2000042c

08004ff8 <SpiritPktCommonSetDestinationAddress>:
 * @param  cAddress Destination address.
 *         This parameter is an uint8_t.
 * @retval None.
 */
void SpiritPktCommonSetDestinationAddress(uint8_t cAddress)
{
 8004ff8:	b580      	push	{r7, lr}
 8004ffa:	b082      	sub	sp, #8
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	0002      	movs	r2, r0
 8005000:	1dfb      	adds	r3, r7, #7
 8005002:	701a      	strb	r2, [r3, #0]
  /* Writes value on PCKT_FLT_GOALS_SOURCE_ADDR register */
  g_xStatus = SpiritSpiWriteRegisters(PCKT_FLT_GOALS_SOURCE_ADDR_BASE, 1, &cAddress);
 8005004:	1dfb      	adds	r3, r7, #7
 8005006:	001a      	movs	r2, r3
 8005008:	2101      	movs	r1, #1
 800500a:	204b      	movs	r0, #75	; 0x4b
 800500c:	f002 fb70 	bl	80076f0 <RadioSpiWriteRegisters>
 8005010:	1c03      	adds	r3, r0, #0
 8005012:	1c1a      	adds	r2, r3, #0
 8005014:	4b05      	ldr	r3, [pc, #20]	; (800502c <SpiritPktCommonSetDestinationAddress+0x34>)
 8005016:	b212      	sxth	r2, r2
 8005018:	1c11      	adds	r1, r2, #0
 800501a:	7019      	strb	r1, [r3, #0]
 800501c:	0412      	lsls	r2, r2, #16
 800501e:	0e12      	lsrs	r2, r2, #24
 8005020:	705a      	strb	r2, [r3, #1]

}
 8005022:	46c0      	nop			; (mov r8, r8)
 8005024:	46bd      	mov	sp, r7
 8005026:	b002      	add	sp, #8
 8005028:	bd80      	pop	{r7, pc}
 800502a:	46c0      	nop			; (mov r8, r8)
 800502c:	2000042c 	.word	0x2000042c

08005030 <SpiritPktCommonGetReceivedDestAddress>:
 * @brief  Returns the destination address of the received packet.
 * @param  None.
 * @retval uint8_t Destination address of the received address.
 */
uint8_t SpiritPktCommonGetReceivedDestAddress(void)
{
 8005030:	b580      	push	{r7, lr}
 8005032:	b082      	sub	sp, #8
 8005034:	af00      	add	r7, sp, #0
  uint8_t tempRegValue;

  /* Reads the RX_ADDR_FIELD0 register value */
  g_xStatus = SpiritSpiReadRegisters(RX_ADDR_FIELD0_BASE, 1, &tempRegValue);
 8005036:	1dfb      	adds	r3, r7, #7
 8005038:	001a      	movs	r2, r3
 800503a:	2101      	movs	r1, #1
 800503c:	20d3      	movs	r0, #211	; 0xd3
 800503e:	f002 fc2f 	bl	80078a0 <RadioSpiReadRegisters>
 8005042:	1c03      	adds	r3, r0, #0
 8005044:	1c1a      	adds	r2, r3, #0
 8005046:	4b06      	ldr	r3, [pc, #24]	; (8005060 <SpiritPktCommonGetReceivedDestAddress+0x30>)
 8005048:	b212      	sxth	r2, r2
 800504a:	1c11      	adds	r1, r2, #0
 800504c:	7019      	strb	r1, [r3, #0]
 800504e:	0412      	lsls	r2, r2, #16
 8005050:	0e12      	lsrs	r2, r2, #24
 8005052:	705a      	strb	r2, [r3, #1]

  /* Return value */
  return tempRegValue;
 8005054:	1dfb      	adds	r3, r7, #7
 8005056:	781b      	ldrb	r3, [r3, #0]

}
 8005058:	0018      	movs	r0, r3
 800505a:	46bd      	mov	sp, r7
 800505c:	b002      	add	sp, #8
 800505e:	bd80      	pop	{r7, pc}
 8005060:	2000042c 	.word	0x2000042c

08005064 <SpiritQiSqiCheck>:
 * @param  xNewState new state for SQI check.
 *         This parameter can be: S_ENABLE or S_DISABLE.
 * @retval None.
 */
void SpiritQiSqiCheck(SpiritFunctionalState xNewState)
{
 8005064:	b580      	push	{r7, lr}
 8005066:	b084      	sub	sp, #16
 8005068:	af00      	add	r7, sp, #0
 800506a:	0002      	movs	r2, r0
 800506c:	1dfb      	adds	r3, r7, #7
 800506e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  s_assert_param(IS_SPIRIT_FUNCTIONAL_STATE(xNewState));

  /* Reads the QI register value */
  g_xStatus = SpiritSpiReadRegisters(QI_BASE, 1, &tempRegValue);
 8005070:	230f      	movs	r3, #15
 8005072:	18fb      	adds	r3, r7, r3
 8005074:	001a      	movs	r2, r3
 8005076:	2101      	movs	r1, #1
 8005078:	203a      	movs	r0, #58	; 0x3a
 800507a:	f002 fc11 	bl	80078a0 <RadioSpiReadRegisters>
 800507e:	1c03      	adds	r3, r0, #0
 8005080:	1c1a      	adds	r2, r3, #0
 8005082:	4b18      	ldr	r3, [pc, #96]	; (80050e4 <SpiritQiSqiCheck+0x80>)
 8005084:	b212      	sxth	r2, r2
 8005086:	1c11      	adds	r1, r2, #0
 8005088:	7019      	strb	r1, [r3, #0]
 800508a:	0412      	lsls	r2, r2, #16
 800508c:	0e12      	lsrs	r2, r2, #24
 800508e:	705a      	strb	r2, [r3, #1]

  /* Enables or disables the SQI Check bit on the QI_BASE register */
  if(xNewState == S_ENABLE)
 8005090:	1dfb      	adds	r3, r7, #7
 8005092:	781b      	ldrb	r3, [r3, #0]
 8005094:	2b01      	cmp	r3, #1
 8005096:	d108      	bne.n	80050aa <SpiritQiSqiCheck+0x46>
  {
    tempRegValue |= QI_SQI_MASK;
 8005098:	210f      	movs	r1, #15
 800509a:	187b      	adds	r3, r7, r1
 800509c:	781b      	ldrb	r3, [r3, #0]
 800509e:	2202      	movs	r2, #2
 80050a0:	4313      	orrs	r3, r2
 80050a2:	b2da      	uxtb	r2, r3
 80050a4:	187b      	adds	r3, r7, r1
 80050a6:	701a      	strb	r2, [r3, #0]
 80050a8:	e007      	b.n	80050ba <SpiritQiSqiCheck+0x56>
  }
  else
  {
    tempRegValue &= ~QI_SQI_MASK;
 80050aa:	210f      	movs	r1, #15
 80050ac:	187b      	adds	r3, r7, r1
 80050ae:	781b      	ldrb	r3, [r3, #0]
 80050b0:	2202      	movs	r2, #2
 80050b2:	4393      	bics	r3, r2
 80050b4:	b2da      	uxtb	r2, r3
 80050b6:	187b      	adds	r3, r7, r1
 80050b8:	701a      	strb	r2, [r3, #0]
  }

  /* Writes value on the QI register */
  g_xStatus = SpiritSpiWriteRegisters(QI_BASE, 1, &tempRegValue);
 80050ba:	230f      	movs	r3, #15
 80050bc:	18fb      	adds	r3, r7, r3
 80050be:	001a      	movs	r2, r3
 80050c0:	2101      	movs	r1, #1
 80050c2:	203a      	movs	r0, #58	; 0x3a
 80050c4:	f002 fb14 	bl	80076f0 <RadioSpiWriteRegisters>
 80050c8:	1c03      	adds	r3, r0, #0
 80050ca:	1c1a      	adds	r2, r3, #0
 80050cc:	4b05      	ldr	r3, [pc, #20]	; (80050e4 <SpiritQiSqiCheck+0x80>)
 80050ce:	b212      	sxth	r2, r2
 80050d0:	1c11      	adds	r1, r2, #0
 80050d2:	7019      	strb	r1, [r3, #0]
 80050d4:	0412      	lsls	r2, r2, #16
 80050d6:	0e12      	lsrs	r2, r2, #24
 80050d8:	705a      	strb	r2, [r3, #1]

}
 80050da:	46c0      	nop			; (mov r8, r8)
 80050dc:	46bd      	mov	sp, r7
 80050de:	b004      	add	sp, #16
 80050e0:	bd80      	pop	{r7, pc}
 80050e2:	46c0      	nop			; (mov r8, r8)
 80050e4:	2000042c 	.word	0x2000042c

080050e8 <SpiritQiSetSqiThreshold>:
 * @param  xSqiThr parameter of the formula above.
 * 	   This parameter is a @ref SqiThreshold.
 * @retval None.
 */
void SpiritQiSetSqiThreshold(SqiThreshold xSqiThr)
{
 80050e8:	b590      	push	{r4, r7, lr}
 80050ea:	b085      	sub	sp, #20
 80050ec:	af00      	add	r7, sp, #0
 80050ee:	0002      	movs	r2, r0
 80050f0:	1dfb      	adds	r3, r7, #7
 80050f2:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  s_assert_param(IS_SQI_THR(xSqiThr));

  /* Reads the QI register value */
  g_xStatus = SpiritSpiReadRegisters(QI_BASE, 1, &tempRegValue);
 80050f4:	240f      	movs	r4, #15
 80050f6:	193b      	adds	r3, r7, r4
 80050f8:	001a      	movs	r2, r3
 80050fa:	2101      	movs	r1, #1
 80050fc:	203a      	movs	r0, #58	; 0x3a
 80050fe:	f002 fbcf 	bl	80078a0 <RadioSpiReadRegisters>
 8005102:	1c03      	adds	r3, r0, #0
 8005104:	1c1a      	adds	r2, r3, #0
 8005106:	4b14      	ldr	r3, [pc, #80]	; (8005158 <SpiritQiSetSqiThreshold+0x70>)
 8005108:	b212      	sxth	r2, r2
 800510a:	1c11      	adds	r1, r2, #0
 800510c:	7019      	strb	r1, [r3, #0]
 800510e:	0412      	lsls	r2, r2, #16
 8005110:	0e12      	lsrs	r2, r2, #24
 8005112:	705a      	strb	r2, [r3, #1]

  /* Build the SQI threshold value to be written */
  tempRegValue &= 0x3F;
 8005114:	193b      	adds	r3, r7, r4
 8005116:	781b      	ldrb	r3, [r3, #0]
 8005118:	223f      	movs	r2, #63	; 0x3f
 800511a:	4013      	ands	r3, r2
 800511c:	b2da      	uxtb	r2, r3
 800511e:	193b      	adds	r3, r7, r4
 8005120:	701a      	strb	r2, [r3, #0]
  tempRegValue |= ((uint8_t)xSqiThr);
 8005122:	193b      	adds	r3, r7, r4
 8005124:	781a      	ldrb	r2, [r3, #0]
 8005126:	1dfb      	adds	r3, r7, #7
 8005128:	781b      	ldrb	r3, [r3, #0]
 800512a:	4313      	orrs	r3, r2
 800512c:	b2da      	uxtb	r2, r3
 800512e:	193b      	adds	r3, r7, r4
 8005130:	701a      	strb	r2, [r3, #0]

  /* Writes the new value on the QI register */
  g_xStatus = SpiritSpiWriteRegisters(QI_BASE, 1, &tempRegValue);
 8005132:	193b      	adds	r3, r7, r4
 8005134:	001a      	movs	r2, r3
 8005136:	2101      	movs	r1, #1
 8005138:	203a      	movs	r0, #58	; 0x3a
 800513a:	f002 fad9 	bl	80076f0 <RadioSpiWriteRegisters>
 800513e:	1c03      	adds	r3, r0, #0
 8005140:	1c1a      	adds	r2, r3, #0
 8005142:	4b05      	ldr	r3, [pc, #20]	; (8005158 <SpiritQiSetSqiThreshold+0x70>)
 8005144:	b212      	sxth	r2, r2
 8005146:	1c11      	adds	r1, r2, #0
 8005148:	7019      	strb	r1, [r3, #0]
 800514a:	0412      	lsls	r2, r2, #16
 800514c:	0e12      	lsrs	r2, r2, #24
 800514e:	705a      	strb	r2, [r3, #1]

}
 8005150:	46c0      	nop			; (mov r8, r8)
 8005152:	46bd      	mov	sp, r7
 8005154:	b005      	add	sp, #20
 8005156:	bd90      	pop	{r4, r7, pc}
 8005158:	2000042c 	.word	0x2000042c

0800515c <SpiritQiSetRssiThresholddBm>:
 * @param  nDbmValue RSSI threshold reported in dBm.
 *         This parameter must be a sint32_t.
 * @retval None.
 */
void SpiritQiSetRssiThresholddBm(int32_t nDbmValue)
{
 800515c:	b580      	push	{r7, lr}
 800515e:	b084      	sub	sp, #16
 8005160:	af00      	add	r7, sp, #0
 8005162:	6078      	str	r0, [r7, #4]
  uint8_t tempRegValue=2*(nDbmValue+130);
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	3382      	adds	r3, #130	; 0x82
 8005168:	b2db      	uxtb	r3, r3
 800516a:	18db      	adds	r3, r3, r3
 800516c:	b2da      	uxtb	r2, r3
 800516e:	210f      	movs	r1, #15
 8005170:	187b      	adds	r3, r7, r1
 8005172:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  s_assert_param(IS_RSSI_THR_DBM(nDbmValue));

  /* Writes the new value on the RSSI_TH register */
  g_xStatus = SpiritSpiWriteRegisters(RSSI_TH_BASE, 1, &tempRegValue);
 8005174:	187b      	adds	r3, r7, r1
 8005176:	001a      	movs	r2, r3
 8005178:	2101      	movs	r1, #1
 800517a:	2022      	movs	r0, #34	; 0x22
 800517c:	f002 fab8 	bl	80076f0 <RadioSpiWriteRegisters>
 8005180:	1c03      	adds	r3, r0, #0
 8005182:	1c1a      	adds	r2, r3, #0
 8005184:	4b05      	ldr	r3, [pc, #20]	; (800519c <SpiritQiSetRssiThresholddBm+0x40>)
 8005186:	b212      	sxth	r2, r2
 8005188:	1c11      	adds	r1, r2, #0
 800518a:	7019      	strb	r1, [r3, #0]
 800518c:	0412      	lsls	r2, r2, #16
 800518e:	0e12      	lsrs	r2, r2, #24
 8005190:	705a      	strb	r2, [r3, #1]

}
 8005192:	46c0      	nop			; (mov r8, r8)
 8005194:	46bd      	mov	sp, r7
 8005196:	b004      	add	sp, #16
 8005198:	bd80      	pop	{r7, pc}
 800519a:	46c0      	nop			; (mov r8, r8)
 800519c:	2000042c 	.word	0x2000042c

080051a0 <SpiritRadioInit>:
* @param  pxSRadioInitStruct pointer to a SRadioInit structure that
*         contains the configuration information for the analog radio part of SPIRIT.
* @retval Error code: 0=no error, 1=error during calibration of VCO.
*/
uint8_t SpiritRadioInit(SRadioInit* pxSRadioInitStruct)
{
 80051a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80051a2:	b08d      	sub	sp, #52	; 0x34
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	6078      	str	r0, [r7, #4]
  uint8_t anaRadioRegArray[8], digRadioRegArray[4];
  int16_t xtalOffsetFactor;
  uint8_t drM, drE, FdevM, FdevE, bwM, bwE;
    
  /* Workaround for Vtune */
  uint8_t value = 0xA0; SpiritSpiWriteRegisters(0x9F, 1, &value);
 80051a8:	2111      	movs	r1, #17
 80051aa:	187b      	adds	r3, r7, r1
 80051ac:	22a0      	movs	r2, #160	; 0xa0
 80051ae:	701a      	strb	r2, [r3, #0]
 80051b0:	187b      	adds	r3, r7, r1
 80051b2:	001a      	movs	r2, r3
 80051b4:	2101      	movs	r1, #1
 80051b6:	209f      	movs	r0, #159	; 0x9f
 80051b8:	f002 fa9a 	bl	80076f0 <RadioSpiWriteRegisters>
  
  /* Calculates the offset respect to RF frequency and according to xtal_ppm parameter: (xtal_ppm*FBase)/10^6 */
  FOffsetTmp = (int32_t)(((float)pxSRadioInitStruct->nXtalOffsetPpm*pxSRadioInitStruct->lFrequencyBase)/PPM_FACTOR);
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	2200      	movs	r2, #0
 80051c0:	5e9b      	ldrsh	r3, [r3, r2]
 80051c2:	0018      	movs	r0, r3
 80051c4:	f7fc f92e 	bl	8001424 <__aeabi_i2f>
 80051c8:	1c04      	adds	r4, r0, #0
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	685b      	ldr	r3, [r3, #4]
 80051ce:	0018      	movs	r0, r3
 80051d0:	f7fc f972 	bl	80014b8 <__aeabi_ui2f>
 80051d4:	1c03      	adds	r3, r0, #0
 80051d6:	1c19      	adds	r1, r3, #0
 80051d8:	1c20      	adds	r0, r4, #0
 80051da:	f7fb fe0d 	bl	8000df8 <__aeabi_fmul>
 80051de:	1c03      	adds	r3, r0, #0
 80051e0:	49cf      	ldr	r1, [pc, #828]	; (8005520 <SpiritRadioInit+0x380>)
 80051e2:	1c18      	adds	r0, r3, #0
 80051e4:	f7fb fc30 	bl	8000a48 <__aeabi_fdiv>
 80051e8:	1c03      	adds	r3, r0, #0
 80051ea:	1c18      	adds	r0, r3, #0
 80051ec:	f7fc f8fa 	bl	80013e4 <__aeabi_f2iz>
 80051f0:	0003      	movs	r3, r0
 80051f2:	62fb      	str	r3, [r7, #44]	; 0x2c
  s_assert_param(IS_FREQUENCY_OFFSET(FOffsetTmp,s_lXtalFrequency));
  s_assert_param(IS_CHANNEL_SPACE(pxSRadioInitStruct->nChannelSpace,s_lXtalFrequency));
  s_assert_param(IS_F_DEV(pxSRadioInitStruct->lFreqDev,s_lXtalFrequency));
  
  /* Disable the digital, ADC, SMPS reference clock divider if fXO>24MHz or fXO<26MHz */
  SpiritSpiCommandStrobes(COMMAND_STANDBY);    
 80051f4:	2063      	movs	r0, #99	; 0x63
 80051f6:	f002 fc35 	bl	8007a64 <RadioSpiCommandStrobes>
  do{
    /* Delay for state transition */
    for(volatile uint8_t i=0; i!=0xFF; i++);
 80051fa:	230e      	movs	r3, #14
 80051fc:	18fb      	adds	r3, r7, r3
 80051fe:	2200      	movs	r2, #0
 8005200:	701a      	strb	r2, [r3, #0]
 8005202:	e007      	b.n	8005214 <SpiritRadioInit+0x74>
 8005204:	210e      	movs	r1, #14
 8005206:	187b      	adds	r3, r7, r1
 8005208:	781b      	ldrb	r3, [r3, #0]
 800520a:	b2db      	uxtb	r3, r3
 800520c:	3301      	adds	r3, #1
 800520e:	b2da      	uxtb	r2, r3
 8005210:	187b      	adds	r3, r7, r1
 8005212:	701a      	strb	r2, [r3, #0]
 8005214:	230e      	movs	r3, #14
 8005216:	18fb      	adds	r3, r7, r3
 8005218:	781b      	ldrb	r3, [r3, #0]
 800521a:	b2db      	uxtb	r3, r3
 800521c:	2bff      	cmp	r3, #255	; 0xff
 800521e:	d1f1      	bne.n	8005204 <SpiritRadioInit+0x64>
    
    /* Reads the MC_STATUS register */
    SpiritRefreshStatus();
 8005220:	f001 fd84 	bl	8006d2c <SpiritRefreshStatus>
  }while(g_xStatus.MC_STATE!=MC_STATE_STANDBY);
 8005224:	4bbf      	ldr	r3, [pc, #764]	; (8005524 <SpiritRadioInit+0x384>)
 8005226:	781b      	ldrb	r3, [r3, #0]
 8005228:	061b      	lsls	r3, r3, #24
 800522a:	0e5b      	lsrs	r3, r3, #25
 800522c:	b2db      	uxtb	r3, r3
 800522e:	2b40      	cmp	r3, #64	; 0x40
 8005230:	d1e3      	bne.n	80051fa <SpiritRadioInit+0x5a>
  
  if(s_lXtalFrequency<DOUBLE_XTAL_THR)
 8005232:	4bbd      	ldr	r3, [pc, #756]	; (8005528 <SpiritRadioInit+0x388>)
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	4abd      	ldr	r2, [pc, #756]	; (800552c <SpiritRadioInit+0x38c>)
 8005238:	4293      	cmp	r3, r2
 800523a:	d803      	bhi.n	8005244 <SpiritRadioInit+0xa4>
  {
    SpiritRadioSetDigDiv(S_DISABLE);
 800523c:	2000      	movs	r0, #0
 800523e:	f001 fb03 	bl	8006848 <SpiritRadioSetDigDiv>
 8005242:	e002      	b.n	800524a <SpiritRadioInit+0xaa>
    s_assert_param(IS_CH_BW(pxSRadioInitStruct->lBandwidth,s_lXtalFrequency));
  }
  else
  {      
    SpiritRadioSetDigDiv(S_ENABLE);
 8005244:	2001      	movs	r0, #1
 8005246:	f001 faff 	bl	8006848 <SpiritRadioSetDigDiv>
    s_assert_param(IS_CH_BW(pxSRadioInitStruct->lBandwidth,(s_lXtalFrequency>>1)));
  }
  
  /* Goes in READY state */
  SpiritSpiCommandStrobes(COMMAND_READY);
 800524a:	2062      	movs	r0, #98	; 0x62
 800524c:	f002 fc0a 	bl	8007a64 <RadioSpiCommandStrobes>
  do{
    /* Delay for state transition */
    for(volatile uint8_t i=0; i!=0xFF; i++);
 8005250:	230d      	movs	r3, #13
 8005252:	18fb      	adds	r3, r7, r3
 8005254:	2200      	movs	r2, #0
 8005256:	701a      	strb	r2, [r3, #0]
 8005258:	e007      	b.n	800526a <SpiritRadioInit+0xca>
 800525a:	210d      	movs	r1, #13
 800525c:	187b      	adds	r3, r7, r1
 800525e:	781b      	ldrb	r3, [r3, #0]
 8005260:	b2db      	uxtb	r3, r3
 8005262:	3301      	adds	r3, #1
 8005264:	b2da      	uxtb	r2, r3
 8005266:	187b      	adds	r3, r7, r1
 8005268:	701a      	strb	r2, [r3, #0]
 800526a:	230d      	movs	r3, #13
 800526c:	18fb      	adds	r3, r7, r3
 800526e:	781b      	ldrb	r3, [r3, #0]
 8005270:	b2db      	uxtb	r3, r3
 8005272:	2bff      	cmp	r3, #255	; 0xff
 8005274:	d1f1      	bne.n	800525a <SpiritRadioInit+0xba>
    
    /* Reads the MC_STATUS register */
    SpiritRefreshStatus();
 8005276:	f001 fd59 	bl	8006d2c <SpiritRefreshStatus>
  }while(g_xStatus.MC_STATE!=MC_STATE_READY);
 800527a:	4baa      	ldr	r3, [pc, #680]	; (8005524 <SpiritRadioInit+0x384>)
 800527c:	781b      	ldrb	r3, [r3, #0]
 800527e:	061b      	lsls	r3, r3, #24
 8005280:	0e5b      	lsrs	r3, r3, #25
 8005282:	b2db      	uxtb	r3, r3
 8005284:	2b03      	cmp	r3, #3
 8005286:	d1e3      	bne.n	8005250 <SpiritRadioInit+0xb0>
  
  /* Calculates the FC_OFFSET parameter and cast as signed int: FOffsetTmp = (Fxtal/2^18)*FC_OFFSET */
  xtalOffsetFactor = (int16_t)(((float)FOffsetTmp*FBASE_DIVIDER)/s_lXtalFrequency);
 8005288:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800528a:	f7fc f8cb 	bl	8001424 <__aeabi_i2f>
 800528e:	1c03      	adds	r3, r0, #0
 8005290:	2191      	movs	r1, #145	; 0x91
 8005292:	05c9      	lsls	r1, r1, #23
 8005294:	1c18      	adds	r0, r3, #0
 8005296:	f7fb fdaf 	bl	8000df8 <__aeabi_fmul>
 800529a:	1c03      	adds	r3, r0, #0
 800529c:	1c1c      	adds	r4, r3, #0
 800529e:	4ba2      	ldr	r3, [pc, #648]	; (8005528 <SpiritRadioInit+0x388>)
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	0018      	movs	r0, r3
 80052a4:	f7fc f908 	bl	80014b8 <__aeabi_ui2f>
 80052a8:	1c03      	adds	r3, r0, #0
 80052aa:	1c19      	adds	r1, r3, #0
 80052ac:	1c20      	adds	r0, r4, #0
 80052ae:	f7fb fbcb 	bl	8000a48 <__aeabi_fdiv>
 80052b2:	1c03      	adds	r3, r0, #0
 80052b4:	212a      	movs	r1, #42	; 0x2a
 80052b6:	000d      	movs	r5, r1
 80052b8:	187c      	adds	r4, r7, r1
 80052ba:	1c18      	adds	r0, r3, #0
 80052bc:	f7fc f892 	bl	80013e4 <__aeabi_f2iz>
 80052c0:	0003      	movs	r3, r0
 80052c2:	8023      	strh	r3, [r4, #0]
  anaRadioRegArray[2] = (uint8_t)((((uint16_t)xtalOffsetFactor)>>8)&0x0F);
 80052c4:	0029      	movs	r1, r5
 80052c6:	187b      	adds	r3, r7, r1
 80052c8:	881b      	ldrh	r3, [r3, #0]
 80052ca:	0a1b      	lsrs	r3, r3, #8
 80052cc:	b29b      	uxth	r3, r3
 80052ce:	b2db      	uxtb	r3, r3
 80052d0:	220f      	movs	r2, #15
 80052d2:	4013      	ands	r3, r2
 80052d4:	b2da      	uxtb	r2, r3
 80052d6:	241c      	movs	r4, #28
 80052d8:	193b      	adds	r3, r7, r4
 80052da:	709a      	strb	r2, [r3, #2]
  anaRadioRegArray[3] = (uint8_t)(xtalOffsetFactor);
 80052dc:	187b      	adds	r3, r7, r1
 80052de:	881b      	ldrh	r3, [r3, #0]
 80052e0:	b2da      	uxtb	r2, r3
 80052e2:	193b      	adds	r3, r7, r4
 80052e4:	70da      	strb	r2, [r3, #3]
  
  /* Calculates the channel space factor */
  anaRadioRegArray[0] =((uint32_t)pxSRadioInitStruct->nChannelSpace<<9)/(s_lXtalFrequency>>6)+1;
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	689b      	ldr	r3, [r3, #8]
 80052ea:	025a      	lsls	r2, r3, #9
 80052ec:	4b8e      	ldr	r3, [pc, #568]	; (8005528 <SpiritRadioInit+0x388>)
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	099b      	lsrs	r3, r3, #6
 80052f2:	0019      	movs	r1, r3
 80052f4:	0010      	movs	r0, r2
 80052f6:	f7fa ff07 	bl	8000108 <__udivsi3>
 80052fa:	0003      	movs	r3, r0
 80052fc:	b2db      	uxtb	r3, r3
 80052fe:	3301      	adds	r3, #1
 8005300:	b2da      	uxtb	r2, r3
 8005302:	193b      	adds	r3, r7, r4
 8005304:	701a      	strb	r2, [r3, #0]
  
  SpiritManagementWaTRxFcMem(pxSRadioInitStruct->lFrequencyBase);
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	685b      	ldr	r3, [r3, #4]
 800530a:	0018      	movs	r0, r3
 800530c:	f7ff fc1a 	bl	8004b44 <SpiritManagementWaTRxFcMem>
  
  /* 2nd order DEM algorithm enabling */
  uint8_t tmpreg; SpiritSpiReadRegisters(0xA3, 1, &tmpreg);
 8005310:	2410      	movs	r4, #16
 8005312:	193b      	adds	r3, r7, r4
 8005314:	001a      	movs	r2, r3
 8005316:	2101      	movs	r1, #1
 8005318:	20a3      	movs	r0, #163	; 0xa3
 800531a:	f002 fac1 	bl	80078a0 <RadioSpiReadRegisters>
  tmpreg &= ~0x02; SpiritSpiWriteRegisters(0xA3, 1, &tmpreg);
 800531e:	193b      	adds	r3, r7, r4
 8005320:	781b      	ldrb	r3, [r3, #0]
 8005322:	2202      	movs	r2, #2
 8005324:	4393      	bics	r3, r2
 8005326:	b2da      	uxtb	r2, r3
 8005328:	193b      	adds	r3, r7, r4
 800532a:	701a      	strb	r2, [r3, #0]
 800532c:	193b      	adds	r3, r7, r4
 800532e:	001a      	movs	r2, r3
 8005330:	2101      	movs	r1, #1
 8005332:	20a3      	movs	r0, #163	; 0xa3
 8005334:	f002 f9dc 	bl	80076f0 <RadioSpiWriteRegisters>
  
  /* Check the channel center frequency is in one of the possible range */
  s_assert_param(IS_FREQUENCY_BAND((pxSRadioInitStruct->lFrequencyBase + ((xtalOffsetFactor*s_lXtalFrequency)/FBASE_DIVIDER) + pxSRadioInitStruct->nChannelSpace * pxSRadioInitStruct->cChannelNumber)));  
  
  /* Calculates the datarate mantissa and exponent */
  SpiritRadioSearchDatarateME(pxSRadioInitStruct->lDatarate, &drM, &drE);
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	691b      	ldr	r3, [r3, #16]
 800533c:	2616      	movs	r6, #22
 800533e:	19ba      	adds	r2, r7, r6
 8005340:	2517      	movs	r5, #23
 8005342:	1979      	adds	r1, r7, r5
 8005344:	0018      	movs	r0, r3
 8005346:	f000 fcef 	bl	8005d28 <SpiritRadioSearchDatarateME>
  digRadioRegArray[0] = (uint8_t)(drM);
 800534a:	197b      	adds	r3, r7, r5
 800534c:	781a      	ldrb	r2, [r3, #0]
 800534e:	2518      	movs	r5, #24
 8005350:	197b      	adds	r3, r7, r5
 8005352:	701a      	strb	r2, [r3, #0]
  digRadioRegArray[1] = (uint8_t)(0x00 | pxSRadioInitStruct->xModulationSelect |drE);
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	7b5a      	ldrb	r2, [r3, #13]
 8005358:	19bb      	adds	r3, r7, r6
 800535a:	781b      	ldrb	r3, [r3, #0]
 800535c:	4313      	orrs	r3, r2
 800535e:	b2da      	uxtb	r2, r3
 8005360:	197b      	adds	r3, r7, r5
 8005362:	705a      	strb	r2, [r3, #1]
  
  /* Read the fdev register to preserve the clock recovery algo bit */
  SpiritSpiReadRegisters(0x1C, 1, &tmpreg);
 8005364:	193b      	adds	r3, r7, r4
 8005366:	001a      	movs	r2, r3
 8005368:	2101      	movs	r1, #1
 800536a:	201c      	movs	r0, #28
 800536c:	f002 fa98 	bl	80078a0 <RadioSpiReadRegisters>
  
  /* Calculates the frequency deviation mantissa and exponent */
  SpiritRadioSearchFreqDevME(pxSRadioInitStruct->lFreqDev, &FdevM, &FdevE);
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	695b      	ldr	r3, [r3, #20]
 8005374:	2614      	movs	r6, #20
 8005376:	19ba      	adds	r2, r7, r6
 8005378:	2115      	movs	r1, #21
 800537a:	1879      	adds	r1, r7, r1
 800537c:	0018      	movs	r0, r3
 800537e:	f000 fedb 	bl	8006138 <SpiritRadioSearchFreqDevME>
  digRadioRegArray[2] = (uint8_t)((FdevE<<4) | (tmpreg&0x08) | FdevM);
 8005382:	19bb      	adds	r3, r7, r6
 8005384:	781b      	ldrb	r3, [r3, #0]
 8005386:	011b      	lsls	r3, r3, #4
 8005388:	b25a      	sxtb	r2, r3
 800538a:	193b      	adds	r3, r7, r4
 800538c:	781b      	ldrb	r3, [r3, #0]
 800538e:	b25b      	sxtb	r3, r3
 8005390:	2108      	movs	r1, #8
 8005392:	400b      	ands	r3, r1
 8005394:	b25b      	sxtb	r3, r3
 8005396:	4313      	orrs	r3, r2
 8005398:	b25a      	sxtb	r2, r3
 800539a:	2115      	movs	r1, #21
 800539c:	187b      	adds	r3, r7, r1
 800539e:	781b      	ldrb	r3, [r3, #0]
 80053a0:	b25b      	sxtb	r3, r3
 80053a2:	4313      	orrs	r3, r2
 80053a4:	b25b      	sxtb	r3, r3
 80053a6:	b2da      	uxtb	r2, r3
 80053a8:	197b      	adds	r3, r7, r5
 80053aa:	709a      	strb	r2, [r3, #2]
  
  /* Calculates the channel filter mantissa and exponent */
  SpiritRadioSearchChannelBwME(pxSRadioInitStruct->lBandwidth, &bwM, &bwE);
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	699b      	ldr	r3, [r3, #24]
 80053b0:	2412      	movs	r4, #18
 80053b2:	193a      	adds	r2, r7, r4
 80053b4:	2613      	movs	r6, #19
 80053b6:	19b9      	adds	r1, r7, r6
 80053b8:	0018      	movs	r0, r3
 80053ba:	f000 fdb1 	bl	8005f20 <SpiritRadioSearchChannelBwME>
  
  digRadioRegArray[3] = (uint8_t)((bwM<<4) | bwE);
 80053be:	19bb      	adds	r3, r7, r6
 80053c0:	781b      	ldrb	r3, [r3, #0]
 80053c2:	011b      	lsls	r3, r3, #4
 80053c4:	b25a      	sxtb	r2, r3
 80053c6:	193b      	adds	r3, r7, r4
 80053c8:	781b      	ldrb	r3, [r3, #0]
 80053ca:	b25b      	sxtb	r3, r3
 80053cc:	4313      	orrs	r3, r2
 80053ce:	b25b      	sxtb	r3, r3
 80053d0:	b2da      	uxtb	r2, r3
 80053d2:	197b      	adds	r3, r7, r5
 80053d4:	70da      	strb	r2, [r3, #3]
 
  float if_off=(3.0f*480140)/(s_lXtalFrequency>>12)-64;  /* #1035-D */
 80053d6:	4b54      	ldr	r3, [pc, #336]	; (8005528 <SpiritRadioInit+0x388>)
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	0b1b      	lsrs	r3, r3, #12
 80053dc:	0018      	movs	r0, r3
 80053de:	f7fc f86b 	bl	80014b8 <__aeabi_ui2f>
 80053e2:	1c03      	adds	r3, r0, #0
 80053e4:	1c19      	adds	r1, r3, #0
 80053e6:	4852      	ldr	r0, [pc, #328]	; (8005530 <SpiritRadioInit+0x390>)
 80053e8:	f7fb fb2e 	bl	8000a48 <__aeabi_fdiv>
 80053ec:	1c03      	adds	r3, r0, #0
 80053ee:	2185      	movs	r1, #133	; 0x85
 80053f0:	05c9      	lsls	r1, r1, #23
 80053f2:	1c18      	adds	r0, r3, #0
 80053f4:	f7fb fe32 	bl	800105c <__aeabi_fsub>
 80053f8:	1c03      	adds	r3, r0, #0
 80053fa:	627b      	str	r3, [r7, #36]	; 0x24
  
  uint8_t ifOffsetAna = ROUND(if_off);
 80053fc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80053fe:	f7fb f891 	bl	8000524 <__aeabi_f2uiz>
 8005402:	0003      	movs	r3, r0
 8005404:	0018      	movs	r0, r3
 8005406:	f7fc f857 	bl	80014b8 <__aeabi_ui2f>
 800540a:	1c03      	adds	r3, r0, #0
 800540c:	1c19      	adds	r1, r3, #0
 800540e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005410:	f7fb fe24 	bl	800105c <__aeabi_fsub>
 8005414:	1c03      	adds	r3, r0, #0
 8005416:	21fc      	movs	r1, #252	; 0xfc
 8005418:	0589      	lsls	r1, r1, #22
 800541a:	1c18      	adds	r0, r3, #0
 800541c:	f7fb f84e 	bl	80004bc <__aeabi_fcmpgt>
 8005420:	1e03      	subs	r3, r0, #0
 8005422:	d007      	beq.n	8005434 <SpiritRadioInit+0x294>
 8005424:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005426:	f7fb f87d 	bl	8000524 <__aeabi_f2uiz>
 800542a:	0003      	movs	r3, r0
 800542c:	b2db      	uxtb	r3, r3
 800542e:	3301      	adds	r3, #1
 8005430:	b2db      	uxtb	r3, r3
 8005432:	e004      	b.n	800543e <SpiritRadioInit+0x29e>
 8005434:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005436:	f7fb f875 	bl	8000524 <__aeabi_f2uiz>
 800543a:	0003      	movs	r3, r0
 800543c:	b2db      	uxtb	r3, r3
 800543e:	220f      	movs	r2, #15
 8005440:	18ba      	adds	r2, r7, r2
 8005442:	7013      	strb	r3, [r2, #0]
  
  if(s_lXtalFrequency<DOUBLE_XTAL_THR)
 8005444:	4b38      	ldr	r3, [pc, #224]	; (8005528 <SpiritRadioInit+0x388>)
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	4a38      	ldr	r2, [pc, #224]	; (800552c <SpiritRadioInit+0x38c>)
 800544a:	4293      	cmp	r3, r2
 800544c:	d806      	bhi.n	800545c <SpiritRadioInit+0x2bc>
  {
    /* if offset digital is the same in case of single xtal */
    anaRadioRegArray[1] = ifOffsetAna;
 800544e:	230f      	movs	r3, #15
 8005450:	18fb      	adds	r3, r7, r3
 8005452:	781a      	ldrb	r2, [r3, #0]
 8005454:	231c      	movs	r3, #28
 8005456:	18fb      	adds	r3, r7, r3
 8005458:	705a      	strb	r2, [r3, #1]
 800545a:	e036      	b.n	80054ca <SpiritRadioInit+0x32a>
  }
  else
  {
    if_off=(3.0f*480140)/(s_lXtalFrequency>>13)-64;      /* #1035-D */
 800545c:	4b32      	ldr	r3, [pc, #200]	; (8005528 <SpiritRadioInit+0x388>)
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	0b5b      	lsrs	r3, r3, #13
 8005462:	0018      	movs	r0, r3
 8005464:	f7fc f828 	bl	80014b8 <__aeabi_ui2f>
 8005468:	1c03      	adds	r3, r0, #0
 800546a:	1c19      	adds	r1, r3, #0
 800546c:	4830      	ldr	r0, [pc, #192]	; (8005530 <SpiritRadioInit+0x390>)
 800546e:	f7fb faeb 	bl	8000a48 <__aeabi_fdiv>
 8005472:	1c03      	adds	r3, r0, #0
 8005474:	2185      	movs	r1, #133	; 0x85
 8005476:	05c9      	lsls	r1, r1, #23
 8005478:	1c18      	adds	r0, r3, #0
 800547a:	f7fb fdef 	bl	800105c <__aeabi_fsub>
 800547e:	1c03      	adds	r3, r0, #0
 8005480:	627b      	str	r3, [r7, #36]	; 0x24
    
    /* ... otherwise recompute it */
    anaRadioRegArray[1] = ROUND(if_off);
 8005482:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005484:	f7fb f84e 	bl	8000524 <__aeabi_f2uiz>
 8005488:	0003      	movs	r3, r0
 800548a:	0018      	movs	r0, r3
 800548c:	f7fc f814 	bl	80014b8 <__aeabi_ui2f>
 8005490:	1c03      	adds	r3, r0, #0
 8005492:	1c19      	adds	r1, r3, #0
 8005494:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005496:	f7fb fde1 	bl	800105c <__aeabi_fsub>
 800549a:	1c03      	adds	r3, r0, #0
 800549c:	21fc      	movs	r1, #252	; 0xfc
 800549e:	0589      	lsls	r1, r1, #22
 80054a0:	1c18      	adds	r0, r3, #0
 80054a2:	f7fb f80b 	bl	80004bc <__aeabi_fcmpgt>
 80054a6:	1e03      	subs	r3, r0, #0
 80054a8:	d007      	beq.n	80054ba <SpiritRadioInit+0x31a>
 80054aa:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80054ac:	f7fb f83a 	bl	8000524 <__aeabi_f2uiz>
 80054b0:	0003      	movs	r3, r0
 80054b2:	b2db      	uxtb	r3, r3
 80054b4:	3301      	adds	r3, #1
 80054b6:	b2db      	uxtb	r3, r3
 80054b8:	e004      	b.n	80054c4 <SpiritRadioInit+0x324>
 80054ba:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80054bc:	f7fb f832 	bl	8000524 <__aeabi_f2uiz>
 80054c0:	0003      	movs	r3, r0
 80054c2:	b2db      	uxtb	r3, r3
 80054c4:	221c      	movs	r2, #28
 80054c6:	18ba      	adds	r2, r7, r2
 80054c8:	7053      	strb	r3, [r2, #1]
  }
  
  g_xStatus = SpiritSpiWriteRegisters(IF_OFFSET_ANA_BASE, 1, &ifOffsetAna);
 80054ca:	230f      	movs	r3, #15
 80054cc:	18fb      	adds	r3, r7, r3
 80054ce:	001a      	movs	r2, r3
 80054d0:	2101      	movs	r1, #1
 80054d2:	2007      	movs	r0, #7
 80054d4:	f002 f90c 	bl	80076f0 <RadioSpiWriteRegisters>
 80054d8:	1c03      	adds	r3, r0, #0
 80054da:	1c1a      	adds	r2, r3, #0
 80054dc:	4b11      	ldr	r3, [pc, #68]	; (8005524 <SpiritRadioInit+0x384>)
 80054de:	b212      	sxth	r2, r2
 80054e0:	1c11      	adds	r1, r2, #0
 80054e2:	7019      	strb	r1, [r3, #0]
 80054e4:	0412      	lsls	r2, r2, #16
 80054e6:	0e12      	lsrs	r2, r2, #24
 80054e8:	705a      	strb	r2, [r3, #1]

  
  /* Sets Xtal configuration */
  if(s_lXtalFrequency>DOUBLE_XTAL_THR)
 80054ea:	4b0f      	ldr	r3, [pc, #60]	; (8005528 <SpiritRadioInit+0x388>)
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	4a11      	ldr	r2, [pc, #68]	; (8005534 <SpiritRadioInit+0x394>)
 80054f0:	4293      	cmp	r3, r2
 80054f2:	d923      	bls.n	800553c <SpiritRadioInit+0x39c>
  {
    SpiritRadioSetXtalFlag(XTAL_FLAG((s_lXtalFrequency/2)));
 80054f4:	4b0c      	ldr	r3, [pc, #48]	; (8005528 <SpiritRadioInit+0x388>)
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	085b      	lsrs	r3, r3, #1
 80054fa:	0018      	movs	r0, r3
 80054fc:	f7fd fd6c 	bl	8002fd8 <__aeabi_ui2d>
 8005500:	2301      	movs	r3, #1
 8005502:	1c1c      	adds	r4, r3, #0
 8005504:	2200      	movs	r2, #0
 8005506:	4b0c      	ldr	r3, [pc, #48]	; (8005538 <SpiritRadioInit+0x398>)
 8005508:	f7fa ffa8 	bl	800045c <__aeabi_dcmpge>
 800550c:	1e03      	subs	r3, r0, #0
 800550e:	d101      	bne.n	8005514 <SpiritRadioInit+0x374>
 8005510:	2300      	movs	r3, #0
 8005512:	1c1c      	adds	r4, r3, #0
 8005514:	b2e3      	uxtb	r3, r4
 8005516:	0018      	movs	r0, r3
 8005518:	f000 f872 	bl	8005600 <SpiritRadioSetXtalFlag>
 800551c:	e021      	b.n	8005562 <SpiritRadioInit+0x3c2>
 800551e:	46c0      	nop			; (mov r8, r8)
 8005520:	49742400 	.word	0x49742400
 8005524:	2000042c 	.word	0x2000042c
 8005528:	200002e4 	.word	0x200002e4
 800552c:	01c9c37f 	.word	0x01c9c37f
 8005530:	49afd520 	.word	0x49afd520
 8005534:	01c9c380 	.word	0x01c9c380
 8005538:	4177d784 	.word	0x4177d784
  }
  else
  {
    SpiritRadioSetXtalFlag(XTAL_FLAG(s_lXtalFrequency));
 800553c:	4b2d      	ldr	r3, [pc, #180]	; (80055f4 <SpiritRadioInit+0x454>)
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	0018      	movs	r0, r3
 8005542:	f7fd fd49 	bl	8002fd8 <__aeabi_ui2d>
 8005546:	2301      	movs	r3, #1
 8005548:	1c1c      	adds	r4, r3, #0
 800554a:	2200      	movs	r2, #0
 800554c:	4b2a      	ldr	r3, [pc, #168]	; (80055f8 <SpiritRadioInit+0x458>)
 800554e:	f7fa ff85 	bl	800045c <__aeabi_dcmpge>
 8005552:	1e03      	subs	r3, r0, #0
 8005554:	d101      	bne.n	800555a <SpiritRadioInit+0x3ba>
 8005556:	2300      	movs	r3, #0
 8005558:	1c1c      	adds	r4, r3, #0
 800555a:	b2e3      	uxtb	r3, r4
 800555c:	0018      	movs	r0, r3
 800555e:	f000 f84f 	bl	8005600 <SpiritRadioSetXtalFlag>
  }
  
  /* Sets the channel number in the corresponding register */
  SpiritSpiWriteRegisters(CHNUM_BASE, 1, &pxSRadioInitStruct->cChannelNumber);
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	330c      	adds	r3, #12
 8005566:	001a      	movs	r2, r3
 8005568:	2101      	movs	r1, #1
 800556a:	206c      	movs	r0, #108	; 0x6c
 800556c:	f002 f8c0 	bl	80076f0 <RadioSpiWriteRegisters>
  
  /* Configures the Analog Radio registers */
  SpiritSpiWriteRegisters(CHSPACE_BASE, 4, anaRadioRegArray);
 8005570:	241c      	movs	r4, #28
 8005572:	193b      	adds	r3, r7, r4
 8005574:	001a      	movs	r2, r3
 8005576:	2104      	movs	r1, #4
 8005578:	200c      	movs	r0, #12
 800557a:	f002 f8b9 	bl	80076f0 <RadioSpiWriteRegisters>
  
  /* Configures the Digital Radio registers */
  g_xStatus = SpiritSpiWriteRegisters(MOD1_BASE, 4, digRadioRegArray);
 800557e:	2318      	movs	r3, #24
 8005580:	18fb      	adds	r3, r7, r3
 8005582:	001a      	movs	r2, r3
 8005584:	2104      	movs	r1, #4
 8005586:	201a      	movs	r0, #26
 8005588:	f002 f8b2 	bl	80076f0 <RadioSpiWriteRegisters>
 800558c:	1c03      	adds	r3, r0, #0
 800558e:	1c1a      	adds	r2, r3, #0
 8005590:	4b1a      	ldr	r3, [pc, #104]	; (80055fc <SpiritRadioInit+0x45c>)
 8005592:	b212      	sxth	r2, r2
 8005594:	1c11      	adds	r1, r2, #0
 8005596:	7019      	strb	r1, [r3, #0]
 8005598:	0412      	lsls	r2, r2, #16
 800559a:	0e12      	lsrs	r2, r2, #24
 800559c:	705a      	strb	r2, [r3, #1]
  
  /* Enable the freeze option of the AFC on the SYNC word */
  SpiritRadioAFCFreezeOnSync(S_ENABLE);
 800559e:	2001      	movs	r0, #1
 80055a0:	f001 f848 	bl	8006634 <SpiritRadioAFCFreezeOnSync>
  
  /* Set the IQC correction optimal value */
  anaRadioRegArray[0]=0x80;
 80055a4:	193b      	adds	r3, r7, r4
 80055a6:	2280      	movs	r2, #128	; 0x80
 80055a8:	701a      	strb	r2, [r3, #0]
  anaRadioRegArray[1]=0xE3;
 80055aa:	193b      	adds	r3, r7, r4
 80055ac:	22e3      	movs	r2, #227	; 0xe3
 80055ae:	705a      	strb	r2, [r3, #1]
  g_xStatus = SpiritSpiWriteRegisters(0x99, 2, anaRadioRegArray);
 80055b0:	193b      	adds	r3, r7, r4
 80055b2:	001a      	movs	r2, r3
 80055b4:	2102      	movs	r1, #2
 80055b6:	2099      	movs	r0, #153	; 0x99
 80055b8:	f002 f89a 	bl	80076f0 <RadioSpiWriteRegisters>
 80055bc:	1c03      	adds	r3, r0, #0
 80055be:	1c1a      	adds	r2, r3, #0
 80055c0:	4b0e      	ldr	r3, [pc, #56]	; (80055fc <SpiritRadioInit+0x45c>)
 80055c2:	b212      	sxth	r2, r2
 80055c4:	1c11      	adds	r1, r2, #0
 80055c6:	7019      	strb	r1, [r3, #0]
 80055c8:	0412      	lsls	r2, r2, #16
 80055ca:	0e12      	lsrs	r2, r2, #24
 80055cc:	705a      	strb	r2, [r3, #1]
  
  anaRadioRegArray[0]=0x22;
 80055ce:	193b      	adds	r3, r7, r4
 80055d0:	2222      	movs	r2, #34	; 0x22
 80055d2:	701a      	strb	r2, [r3, #0]
  SpiritSpiWriteRegisters(0xBC, 1, anaRadioRegArray);
 80055d4:	193b      	adds	r3, r7, r4
 80055d6:	001a      	movs	r2, r3
 80055d8:	2101      	movs	r1, #1
 80055da:	20bc      	movs	r0, #188	; 0xbc
 80055dc:	f002 f888 	bl	80076f0 <RadioSpiWriteRegisters>
  
  return SpiritRadioSetFrequencyBase(pxSRadioInitStruct->lFrequencyBase);
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	685b      	ldr	r3, [r3, #4]
 80055e4:	0018      	movs	r0, r3
 80055e6:	f000 f9f7 	bl	80059d8 <SpiritRadioSetFrequencyBase>
 80055ea:	0003      	movs	r3, r0
  
}
 80055ec:	0018      	movs	r0, r3
 80055ee:	46bd      	mov	sp, r7
 80055f0:	b00d      	add	sp, #52	; 0x34
 80055f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80055f4:	200002e4 	.word	0x200002e4
 80055f8:	4177d784 	.word	0x4177d784
 80055fc:	2000042c 	.word	0x2000042c

08005600 <SpiritRadioSetXtalFlag>:
*         @arg XTAL_FLAG_24_MHz:  in case of 24 MHz crystal
*         @arg XTAL_FLAG_26_MHz:  in case of 26 MHz crystal
* @retval None.
*/
void SpiritRadioSetXtalFlag(XtalFlag xXtal)
{
 8005600:	b580      	push	{r7, lr}
 8005602:	b084      	sub	sp, #16
 8005604:	af00      	add	r7, sp, #0
 8005606:	0002      	movs	r2, r0
 8005608:	1dfb      	adds	r3, r7, #7
 800560a:	701a      	strb	r2, [r3, #0]
  uint8_t tempRegValue = 0x00;
 800560c:	210f      	movs	r1, #15
 800560e:	187b      	adds	r3, r7, r1
 8005610:	2200      	movs	r2, #0
 8005612:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  s_assert_param(IS_XTAL_FLAG(xXtal));
  
  /* Reads the ANA_FUNC_CONF_0 register */
  g_xStatus = SpiritSpiReadRegisters(ANA_FUNC_CONF0_BASE, 1, &tempRegValue);
 8005614:	187b      	adds	r3, r7, r1
 8005616:	001a      	movs	r2, r3
 8005618:	2101      	movs	r1, #1
 800561a:	2001      	movs	r0, #1
 800561c:	f002 f940 	bl	80078a0 <RadioSpiReadRegisters>
 8005620:	1c03      	adds	r3, r0, #0
 8005622:	1c1a      	adds	r2, r3, #0
 8005624:	4b17      	ldr	r3, [pc, #92]	; (8005684 <SpiritRadioSetXtalFlag+0x84>)
 8005626:	b212      	sxth	r2, r2
 8005628:	1c11      	adds	r1, r2, #0
 800562a:	7019      	strb	r1, [r3, #0]
 800562c:	0412      	lsls	r2, r2, #16
 800562e:	0e12      	lsrs	r2, r2, #24
 8005630:	705a      	strb	r2, [r3, #1]
  if(xXtal == XTAL_FLAG_26_MHz)
 8005632:	1dfb      	adds	r3, r7, #7
 8005634:	781b      	ldrb	r3, [r3, #0]
 8005636:	2b01      	cmp	r3, #1
 8005638:	d108      	bne.n	800564c <SpiritRadioSetXtalFlag+0x4c>
  {
    tempRegValue|=SELECT_24_26_MHZ_MASK;
 800563a:	210f      	movs	r1, #15
 800563c:	187b      	adds	r3, r7, r1
 800563e:	781b      	ldrb	r3, [r3, #0]
 8005640:	2240      	movs	r2, #64	; 0x40
 8005642:	4313      	orrs	r3, r2
 8005644:	b2da      	uxtb	r2, r3
 8005646:	187b      	adds	r3, r7, r1
 8005648:	701a      	strb	r2, [r3, #0]
 800564a:	e007      	b.n	800565c <SpiritRadioSetXtalFlag+0x5c>
  }
  else
  {
    tempRegValue &= (~SELECT_24_26_MHZ_MASK);
 800564c:	210f      	movs	r1, #15
 800564e:	187b      	adds	r3, r7, r1
 8005650:	781b      	ldrb	r3, [r3, #0]
 8005652:	2240      	movs	r2, #64	; 0x40
 8005654:	4393      	bics	r3, r2
 8005656:	b2da      	uxtb	r2, r3
 8005658:	187b      	adds	r3, r7, r1
 800565a:	701a      	strb	r2, [r3, #0]
  }
  
  /* Sets the 24_26MHz_SELECT field in the ANA_FUNC_CONF_0 register */
  g_xStatus = SpiritSpiWriteRegisters(ANA_FUNC_CONF0_BASE, 1, &tempRegValue);
 800565c:	230f      	movs	r3, #15
 800565e:	18fb      	adds	r3, r7, r3
 8005660:	001a      	movs	r2, r3
 8005662:	2101      	movs	r1, #1
 8005664:	2001      	movs	r0, #1
 8005666:	f002 f843 	bl	80076f0 <RadioSpiWriteRegisters>
 800566a:	1c03      	adds	r3, r0, #0
 800566c:	1c1a      	adds	r2, r3, #0
 800566e:	4b05      	ldr	r3, [pc, #20]	; (8005684 <SpiritRadioSetXtalFlag+0x84>)
 8005670:	b212      	sxth	r2, r2
 8005672:	1c11      	adds	r1, r2, #0
 8005674:	7019      	strb	r1, [r3, #0]
 8005676:	0412      	lsls	r2, r2, #16
 8005678:	0e12      	lsrs	r2, r2, #24
 800567a:	705a      	strb	r2, [r3, #1]
  
}
 800567c:	46c0      	nop			; (mov r8, r8)
 800567e:	46bd      	mov	sp, r7
 8005680:	b004      	add	sp, #16
 8005682:	bd80      	pop	{r7, pc}
 8005684:	2000042c 	.word	0x2000042c

08005688 <SpiritRadioSearchWCP>:
*         <li> Low Band: from 300 MHz to 348 MHz </li>
*         <li> Very low Band: from 150 MHz to 174 MHz </li> </ul>
* @retval uint8_t Charge pump word.
*/
uint8_t SpiritRadioSearchWCP(uint32_t lFc)
{
 8005688:	b580      	push	{r7, lr}
 800568a:	b084      	sub	sp, #16
 800568c:	af00      	add	r7, sp, #0
 800568e:	6078      	str	r0, [r7, #4]
  int8_t i=0;
 8005690:	230f      	movs	r3, #15
 8005692:	18fb      	adds	r3, r7, r3
 8005694:	2200      	movs	r2, #0
 8005696:	701a      	strb	r2, [r3, #0]
  uint32_t vcofreq=0;
 8005698:	2300      	movs	r3, #0
 800569a:	60bb      	str	r3, [r7, #8]
  uint8_t BFactor=0;
 800569c:	230e      	movs	r3, #14
 800569e:	18fb      	adds	r3, r7, r3
 80056a0:	2200      	movs	r2, #0
 80056a2:	701a      	strb	r2, [r3, #0]
  
  /* Check the channel center frequency is in one of the possible range */
  s_assert_param(IS_FREQUENCY_BAND(lFc));
  
  /* Search the operating band */
  if(IS_FREQUENCY_BAND_HIGH(lFc))
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	4a4b      	ldr	r2, [pc, #300]	; (80057d4 <SpiritRadioSearchWCP+0x14c>)
 80056a8:	4293      	cmp	r3, r2
 80056aa:	d908      	bls.n	80056be <SpiritRadioSearchWCP+0x36>
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	4a4a      	ldr	r2, [pc, #296]	; (80057d8 <SpiritRadioSearchWCP+0x150>)
 80056b0:	4293      	cmp	r3, r2
 80056b2:	d804      	bhi.n	80056be <SpiritRadioSearchWCP+0x36>
  {
    BFactor = HIGH_BAND_FACTOR;
 80056b4:	230e      	movs	r3, #14
 80056b6:	18fb      	adds	r3, r7, r3
 80056b8:	2206      	movs	r2, #6
 80056ba:	701a      	strb	r2, [r3, #0]
 80056bc:	e025      	b.n	800570a <SpiritRadioSearchWCP+0x82>
  }
  else if(IS_FREQUENCY_BAND_MIDDLE(lFc))
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	4a46      	ldr	r2, [pc, #280]	; (80057dc <SpiritRadioSearchWCP+0x154>)
 80056c2:	4293      	cmp	r3, r2
 80056c4:	d908      	bls.n	80056d8 <SpiritRadioSearchWCP+0x50>
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	4a45      	ldr	r2, [pc, #276]	; (80057e0 <SpiritRadioSearchWCP+0x158>)
 80056ca:	4293      	cmp	r3, r2
 80056cc:	d804      	bhi.n	80056d8 <SpiritRadioSearchWCP+0x50>
  {
    BFactor = MIDDLE_BAND_FACTOR;
 80056ce:	230e      	movs	r3, #14
 80056d0:	18fb      	adds	r3, r7, r3
 80056d2:	220c      	movs	r2, #12
 80056d4:	701a      	strb	r2, [r3, #0]
 80056d6:	e018      	b.n	800570a <SpiritRadioSearchWCP+0x82>
  }
  else if(IS_FREQUENCY_BAND_LOW(lFc))
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	4a42      	ldr	r2, [pc, #264]	; (80057e4 <SpiritRadioSearchWCP+0x15c>)
 80056dc:	4293      	cmp	r3, r2
 80056de:	d908      	bls.n	80056f2 <SpiritRadioSearchWCP+0x6a>
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	4a41      	ldr	r2, [pc, #260]	; (80057e8 <SpiritRadioSearchWCP+0x160>)
 80056e4:	4293      	cmp	r3, r2
 80056e6:	d804      	bhi.n	80056f2 <SpiritRadioSearchWCP+0x6a>
  {
    BFactor = LOW_BAND_FACTOR;
 80056e8:	230e      	movs	r3, #14
 80056ea:	18fb      	adds	r3, r7, r3
 80056ec:	2210      	movs	r2, #16
 80056ee:	701a      	strb	r2, [r3, #0]
 80056f0:	e00b      	b.n	800570a <SpiritRadioSearchWCP+0x82>
  }
  else if(IS_FREQUENCY_BAND_VERY_LOW(lFc))
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	4a3d      	ldr	r2, [pc, #244]	; (80057ec <SpiritRadioSearchWCP+0x164>)
 80056f6:	4293      	cmp	r3, r2
 80056f8:	d907      	bls.n	800570a <SpiritRadioSearchWCP+0x82>
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	4a3c      	ldr	r2, [pc, #240]	; (80057f0 <SpiritRadioSearchWCP+0x168>)
 80056fe:	4293      	cmp	r3, r2
 8005700:	d803      	bhi.n	800570a <SpiritRadioSearchWCP+0x82>
  {
    BFactor = VERY_LOW_BAND_FACTOR;
 8005702:	230e      	movs	r3, #14
 8005704:	18fb      	adds	r3, r7, r3
 8005706:	2220      	movs	r2, #32
 8005708:	701a      	strb	r2, [r3, #0]
  }
  
  /* Calculates the VCO frequency VCOFreq = lFc*B */
  vcofreq = lFc/1000*BFactor;
 800570a:	687a      	ldr	r2, [r7, #4]
 800570c:	23fa      	movs	r3, #250	; 0xfa
 800570e:	0099      	lsls	r1, r3, #2
 8005710:	0010      	movs	r0, r2
 8005712:	f7fa fcf9 	bl	8000108 <__udivsi3>
 8005716:	0003      	movs	r3, r0
 8005718:	001a      	movs	r2, r3
 800571a:	230e      	movs	r3, #14
 800571c:	18fb      	adds	r3, r7, r3
 800571e:	781b      	ldrb	r3, [r3, #0]
 8005720:	4353      	muls	r3, r2
 8005722:	60bb      	str	r3, [r7, #8]
  
  /* Search in the vco frequency array the charge pump word */
  if(vcofreq>=((uint32_t)s_vectnVCOFreq[15])*1000)
 8005724:	4b33      	ldr	r3, [pc, #204]	; (80057f4 <SpiritRadioSearchWCP+0x16c>)
 8005726:	001a      	movs	r2, r3
 8005728:	0013      	movs	r3, r2
 800572a:	015b      	lsls	r3, r3, #5
 800572c:	1a9b      	subs	r3, r3, r2
 800572e:	009b      	lsls	r3, r3, #2
 8005730:	189b      	adds	r3, r3, r2
 8005732:	00db      	lsls	r3, r3, #3
 8005734:	001a      	movs	r2, r3
 8005736:	68bb      	ldr	r3, [r7, #8]
 8005738:	4293      	cmp	r3, r2
 800573a:	d304      	bcc.n	8005746 <SpiritRadioSearchWCP+0xbe>
  {
    i=15;
 800573c:	230f      	movs	r3, #15
 800573e:	18fb      	adds	r3, r7, r3
 8005740:	220f      	movs	r2, #15
 8005742:	701a      	strb	r2, [r3, #0]
 8005744:	e034      	b.n	80057b0 <SpiritRadioSearchWCP+0x128>
  }
  else
  {
    /* Search the value */
    for(i=0 ; i<15 && vcofreq>((uint32_t)s_vectnVCOFreq[i])*1000 ; i++);
 8005746:	230f      	movs	r3, #15
 8005748:	18fb      	adds	r3, r7, r3
 800574a:	2200      	movs	r2, #0
 800574c:	701a      	strb	r2, [r3, #0]
 800574e:	e008      	b.n	8005762 <SpiritRadioSearchWCP+0xda>
 8005750:	210f      	movs	r1, #15
 8005752:	187b      	adds	r3, r7, r1
 8005754:	781b      	ldrb	r3, [r3, #0]
 8005756:	b25b      	sxtb	r3, r3
 8005758:	b2db      	uxtb	r3, r3
 800575a:	3301      	adds	r3, #1
 800575c:	b2da      	uxtb	r2, r3
 800575e:	187b      	adds	r3, r7, r1
 8005760:	701a      	strb	r2, [r3, #0]
 8005762:	230f      	movs	r3, #15
 8005764:	18fb      	adds	r3, r7, r3
 8005766:	781b      	ldrb	r3, [r3, #0]
 8005768:	b25b      	sxtb	r3, r3
 800576a:	2b0e      	cmp	r3, #14
 800576c:	dc11      	bgt.n	8005792 <SpiritRadioSearchWCP+0x10a>
 800576e:	230f      	movs	r3, #15
 8005770:	18fb      	adds	r3, r7, r3
 8005772:	2200      	movs	r2, #0
 8005774:	569a      	ldrsb	r2, [r3, r2]
 8005776:	4b20      	ldr	r3, [pc, #128]	; (80057f8 <SpiritRadioSearchWCP+0x170>)
 8005778:	0052      	lsls	r2, r2, #1
 800577a:	5ad3      	ldrh	r3, [r2, r3]
 800577c:	001a      	movs	r2, r3
 800577e:	0013      	movs	r3, r2
 8005780:	015b      	lsls	r3, r3, #5
 8005782:	1a9b      	subs	r3, r3, r2
 8005784:	009b      	lsls	r3, r3, #2
 8005786:	189b      	adds	r3, r3, r2
 8005788:	00db      	lsls	r3, r3, #3
 800578a:	001a      	movs	r2, r3
 800578c:	68bb      	ldr	r3, [r7, #8]
 800578e:	4293      	cmp	r3, r2
 8005790:	d8de      	bhi.n	8005750 <SpiritRadioSearchWCP+0xc8>
    
    /* Be sure that it is the best approssimation */
    if (i!=0)
 8005792:	230f      	movs	r3, #15
 8005794:	18fb      	adds	r3, r7, r3
 8005796:	781b      	ldrb	r3, [r3, #0]
 8005798:	b25b      	sxtb	r3, r3
 800579a:	2b00      	cmp	r3, #0
 800579c:	d008      	beq.n	80057b0 <SpiritRadioSearchWCP+0x128>
      i--;
 800579e:	210f      	movs	r1, #15
 80057a0:	187b      	adds	r3, r7, r1
 80057a2:	781b      	ldrb	r3, [r3, #0]
 80057a4:	b25b      	sxtb	r3, r3
 80057a6:	b2db      	uxtb	r3, r3
 80057a8:	3b01      	subs	r3, #1
 80057aa:	b2da      	uxtb	r2, r3
 80057ac:	187b      	adds	r3, r7, r1
 80057ae:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return index */
  return (i%8);
 80057b0:	230f      	movs	r3, #15
 80057b2:	18fb      	adds	r3, r7, r3
 80057b4:	781b      	ldrb	r3, [r3, #0]
 80057b6:	b25b      	sxtb	r3, r3
 80057b8:	4a10      	ldr	r2, [pc, #64]	; (80057fc <SpiritRadioSearchWCP+0x174>)
 80057ba:	4013      	ands	r3, r2
 80057bc:	d504      	bpl.n	80057c8 <SpiritRadioSearchWCP+0x140>
 80057be:	3b01      	subs	r3, #1
 80057c0:	2208      	movs	r2, #8
 80057c2:	4252      	negs	r2, r2
 80057c4:	4313      	orrs	r3, r2
 80057c6:	3301      	adds	r3, #1
 80057c8:	b25b      	sxtb	r3, r3
 80057ca:	b2db      	uxtb	r3, r3
  
}
 80057cc:	0018      	movs	r0, r3
 80057ce:	46bd      	mov	sp, r7
 80057d0:	b004      	add	sp, #16
 80057d2:	bd80      	pop	{r7, pc}
 80057d4:	2e5f567f 	.word	0x2e5f567f
 80057d8:	390c2fe0 	.word	0x390c2fe0
 80057dc:	1701e47f 	.word	0x1701e47f
 80057e0:	1c146a60 	.word	0x1c146a60
 80057e4:	11d260bf 	.word	0x11d260bf
 80057e8:	14ced7e0 	.word	0x14ced7e0
 80057ec:	08e18f3f 	.word	0x08e18f3f
 80057f0:	0a6fd060 	.word	0x0a6fd060
 80057f4:	0000161f 	.word	0x0000161f
 80057f8:	0800b334 	.word	0x0800b334
 80057fc:	80000007 	.word	0x80000007

08005800 <SpiritRadioGetSynthWord>:
* @brief  Returns the synth word.
* @param  None.
* @retval uint32_t Synth word.
*/
uint32_t SpiritRadioGetSynthWord(void)
{
 8005800:	b580      	push	{r7, lr}
 8005802:	b082      	sub	sp, #8
 8005804:	af00      	add	r7, sp, #0
  uint8_t regArray[4];
  
  /* Reads the SYNTH registers, build the synth word and return it */
  g_xStatus = SpiritSpiReadRegisters(SYNT3_BASE, 4, regArray);
 8005806:	1d3b      	adds	r3, r7, #4
 8005808:	001a      	movs	r2, r3
 800580a:	2104      	movs	r1, #4
 800580c:	2008      	movs	r0, #8
 800580e:	f002 f847 	bl	80078a0 <RadioSpiReadRegisters>
 8005812:	1c03      	adds	r3, r0, #0
 8005814:	1c1a      	adds	r2, r3, #0
 8005816:	4b0f      	ldr	r3, [pc, #60]	; (8005854 <SpiritRadioGetSynthWord+0x54>)
 8005818:	b212      	sxth	r2, r2
 800581a:	1c11      	adds	r1, r2, #0
 800581c:	7019      	strb	r1, [r3, #0]
 800581e:	0412      	lsls	r2, r2, #16
 8005820:	0e12      	lsrs	r2, r2, #24
 8005822:	705a      	strb	r2, [r3, #1]
  return ((((uint32_t)(regArray[0]&0x1F))<<21)+(((uint32_t)(regArray[1]))<<13)+\
 8005824:	1d3b      	adds	r3, r7, #4
 8005826:	781b      	ldrb	r3, [r3, #0]
 8005828:	055a      	lsls	r2, r3, #21
 800582a:	23f8      	movs	r3, #248	; 0xf8
 800582c:	049b      	lsls	r3, r3, #18
 800582e:	401a      	ands	r2, r3
 8005830:	1d3b      	adds	r3, r7, #4
 8005832:	785b      	ldrb	r3, [r3, #1]
 8005834:	035b      	lsls	r3, r3, #13
 8005836:	18d2      	adds	r2, r2, r3
    (((uint32_t)(regArray[2]))<<5)+(((uint32_t)(regArray[3]))>>3));
 8005838:	1d3b      	adds	r3, r7, #4
 800583a:	789b      	ldrb	r3, [r3, #2]
 800583c:	015b      	lsls	r3, r3, #5
  return ((((uint32_t)(regArray[0]&0x1F))<<21)+(((uint32_t)(regArray[1]))<<13)+\
 800583e:	18d3      	adds	r3, r2, r3
    (((uint32_t)(regArray[2]))<<5)+(((uint32_t)(regArray[3]))>>3));
 8005840:	1d3a      	adds	r2, r7, #4
 8005842:	78d2      	ldrb	r2, [r2, #3]
 8005844:	08d2      	lsrs	r2, r2, #3
 8005846:	b2d2      	uxtb	r2, r2
 8005848:	189b      	adds	r3, r3, r2
  
}
 800584a:	0018      	movs	r0, r3
 800584c:	46bd      	mov	sp, r7
 800584e:	b002      	add	sp, #8
 8005850:	bd80      	pop	{r7, pc}
 8005852:	46c0      	nop			; (mov r8, r8)
 8005854:	2000042c 	.word	0x2000042c

08005858 <SpiritRadioGetBand>:
*         @arg  MIDDLE_BAND: Middle Band selected: from 387 MHz to 470 MHz
*         @arg  LOW_BAND:  Low Band selected: from 300 MHz to 348 MHz
*         @arg  VERY_LOW_BAND:  Very low Band selected: from 150 MHz to 174 MHz
*/
BandSelect SpiritRadioGetBand(void)
{
 8005858:	b580      	push	{r7, lr}
 800585a:	b082      	sub	sp, #8
 800585c:	af00      	add	r7, sp, #0
  uint8_t tempRegValue;
  
  /* Reads the SYNT0 register */
  g_xStatus = SpiritSpiReadRegisters(SYNT0_BASE, 1, &tempRegValue);
 800585e:	1dfb      	adds	r3, r7, #7
 8005860:	001a      	movs	r2, r3
 8005862:	2101      	movs	r1, #1
 8005864:	200b      	movs	r0, #11
 8005866:	f002 f81b 	bl	80078a0 <RadioSpiReadRegisters>
 800586a:	1c03      	adds	r3, r0, #0
 800586c:	1c1a      	adds	r2, r3, #0
 800586e:	4b13      	ldr	r3, [pc, #76]	; (80058bc <SpiritRadioGetBand+0x64>)
 8005870:	b212      	sxth	r2, r2
 8005872:	1c11      	adds	r1, r2, #0
 8005874:	7019      	strb	r1, [r3, #0]
 8005876:	0412      	lsls	r2, r2, #16
 8005878:	0e12      	lsrs	r2, r2, #24
 800587a:	705a      	strb	r2, [r3, #1]
  
  /* Mask the Band selected field */
  if((tempRegValue & 0x07) == SYNT0_BS_6)
 800587c:	1dfb      	adds	r3, r7, #7
 800587e:	781b      	ldrb	r3, [r3, #0]
 8005880:	001a      	movs	r2, r3
 8005882:	2307      	movs	r3, #7
 8005884:	4013      	ands	r3, r2
 8005886:	2b01      	cmp	r3, #1
 8005888:	d101      	bne.n	800588e <SpiritRadioGetBand+0x36>
  {
    return HIGH_BAND;
 800588a:	2300      	movs	r3, #0
 800588c:	e012      	b.n	80058b4 <SpiritRadioGetBand+0x5c>
  }
  else if ((tempRegValue & 0x07) == SYNT0_BS_12)
 800588e:	1dfb      	adds	r3, r7, #7
 8005890:	781b      	ldrb	r3, [r3, #0]
 8005892:	001a      	movs	r2, r3
 8005894:	2307      	movs	r3, #7
 8005896:	4013      	ands	r3, r2
 8005898:	2b03      	cmp	r3, #3
 800589a:	d101      	bne.n	80058a0 <SpiritRadioGetBand+0x48>
  {
    return MIDDLE_BAND;
 800589c:	2301      	movs	r3, #1
 800589e:	e009      	b.n	80058b4 <SpiritRadioGetBand+0x5c>
  }
  else if ((tempRegValue & 0x07) == SYNT0_BS_16)
 80058a0:	1dfb      	adds	r3, r7, #7
 80058a2:	781b      	ldrb	r3, [r3, #0]
 80058a4:	001a      	movs	r2, r3
 80058a6:	2307      	movs	r3, #7
 80058a8:	4013      	ands	r3, r2
 80058aa:	2b04      	cmp	r3, #4
 80058ac:	d101      	bne.n	80058b2 <SpiritRadioGetBand+0x5a>
  {
    return LOW_BAND;
 80058ae:	2302      	movs	r3, #2
 80058b0:	e000      	b.n	80058b4 <SpiritRadioGetBand+0x5c>
  }
  else
  {
    return VERY_LOW_BAND;
 80058b2:	2303      	movs	r3, #3
  }
  
}
 80058b4:	0018      	movs	r0, r3
 80058b6:	46bd      	mov	sp, r7
 80058b8:	b002      	add	sp, #8
 80058ba:	bd80      	pop	{r7, pc}
 80058bc:	2000042c 	.word	0x2000042c

080058c0 <SpiritRadioGetChannel>:
* @brief  Returns the actual channel number.
* @param  None.
* @retval uint8_t Actual channel number.
*/
uint8_t SpiritRadioGetChannel(void)
{
 80058c0:	b580      	push	{r7, lr}
 80058c2:	b082      	sub	sp, #8
 80058c4:	af00      	add	r7, sp, #0
  uint8_t tempRegValue;
  
  /* Reads the CHNUM register and return the value */
  g_xStatus = SpiritSpiReadRegisters(CHNUM_BASE, 1, &tempRegValue);
 80058c6:	1dfb      	adds	r3, r7, #7
 80058c8:	001a      	movs	r2, r3
 80058ca:	2101      	movs	r1, #1
 80058cc:	206c      	movs	r0, #108	; 0x6c
 80058ce:	f001 ffe7 	bl	80078a0 <RadioSpiReadRegisters>
 80058d2:	1c03      	adds	r3, r0, #0
 80058d4:	1c1a      	adds	r2, r3, #0
 80058d6:	4b06      	ldr	r3, [pc, #24]	; (80058f0 <SpiritRadioGetChannel+0x30>)
 80058d8:	b212      	sxth	r2, r2
 80058da:	1c11      	adds	r1, r2, #0
 80058dc:	7019      	strb	r1, [r3, #0]
 80058de:	0412      	lsls	r2, r2, #16
 80058e0:	0e12      	lsrs	r2, r2, #24
 80058e2:	705a      	strb	r2, [r3, #1]
  
  return tempRegValue;
 80058e4:	1dfb      	adds	r3, r7, #7
 80058e6:	781b      	ldrb	r3, [r3, #0]
  
}
 80058e8:	0018      	movs	r0, r3
 80058ea:	46bd      	mov	sp, r7
 80058ec:	b002      	add	sp, #8
 80058ee:	bd80      	pop	{r7, pc}
 80058f0:	2000042c 	.word	0x2000042c

080058f4 <SpiritRadioGetChannelSpace>:
* @param  None.
* @retval uint32_t Channel space. The channel space is: CS = channel_space_factor x XtalFrequency/2^15
*         where channel_space_factor is the CHSPACE register value.
*/
uint32_t SpiritRadioGetChannelSpace(void)
{
 80058f4:	b580      	push	{r7, lr}
 80058f6:	b082      	sub	sp, #8
 80058f8:	af00      	add	r7, sp, #0
  uint8_t channelSpaceFactor;
  
  /* Reads the CHSPACE register, calculate the channel space and return it */
  g_xStatus = SpiritSpiReadRegisters(CHSPACE_BASE, 1, &channelSpaceFactor);
 80058fa:	1dfb      	adds	r3, r7, #7
 80058fc:	001a      	movs	r2, r3
 80058fe:	2101      	movs	r1, #1
 8005900:	200c      	movs	r0, #12
 8005902:	f001 ffcd 	bl	80078a0 <RadioSpiReadRegisters>
 8005906:	1c03      	adds	r3, r0, #0
 8005908:	1c1a      	adds	r2, r3, #0
 800590a:	4b09      	ldr	r3, [pc, #36]	; (8005930 <SpiritRadioGetChannelSpace+0x3c>)
 800590c:	b212      	sxth	r2, r2
 800590e:	1c11      	adds	r1, r2, #0
 8005910:	7019      	strb	r1, [r3, #0]
 8005912:	0412      	lsls	r2, r2, #16
 8005914:	0e12      	lsrs	r2, r2, #24
 8005916:	705a      	strb	r2, [r3, #1]
  
  /* Compute the Hertz value and return it */
  return ((channelSpaceFactor*s_lXtalFrequency)/CHSPACE_DIVIDER);
 8005918:	1dfb      	adds	r3, r7, #7
 800591a:	781b      	ldrb	r3, [r3, #0]
 800591c:	001a      	movs	r2, r3
 800591e:	4b05      	ldr	r3, [pc, #20]	; (8005934 <SpiritRadioGetChannelSpace+0x40>)
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	4353      	muls	r3, r2
 8005924:	0bdb      	lsrs	r3, r3, #15
  
}
 8005926:	0018      	movs	r0, r3
 8005928:	46bd      	mov	sp, r7
 800592a:	b002      	add	sp, #8
 800592c:	bd80      	pop	{r7, pc}
 800592e:	46c0      	nop			; (mov r8, r8)
 8005930:	2000042c 	.word	0x2000042c
 8005934:	200002e4 	.word	0x200002e4

08005938 <SpiritRadioGetFrequencyOffset>:
* @brief  Returns the actual frequency offset.
* @param  None.
* @retval int32_t Frequency offset expressed in Hz as signed word.
*/
int32_t SpiritRadioGetFrequencyOffset(void)
{
 8005938:	b580      	push	{r7, lr}
 800593a:	b082      	sub	sp, #8
 800593c:	af00      	add	r7, sp, #0
  uint8_t tempArray[2];
  int16_t xtalOffsetFactor;
  
  /* Reads the FC_OFFSET registers */
  g_xStatus = SpiritSpiReadRegisters(FC_OFFSET1_BASE, 2, tempArray);
 800593e:	1d3b      	adds	r3, r7, #4
 8005940:	001a      	movs	r2, r3
 8005942:	2102      	movs	r1, #2
 8005944:	200e      	movs	r0, #14
 8005946:	f001 ffab 	bl	80078a0 <RadioSpiReadRegisters>
 800594a:	1c03      	adds	r3, r0, #0
 800594c:	1c1a      	adds	r2, r3, #0
 800594e:	4b1e      	ldr	r3, [pc, #120]	; (80059c8 <SpiritRadioGetFrequencyOffset+0x90>)
 8005950:	b212      	sxth	r2, r2
 8005952:	1c11      	adds	r1, r2, #0
 8005954:	7019      	strb	r1, [r3, #0]
 8005956:	0412      	lsls	r2, r2, #16
 8005958:	0e12      	lsrs	r2, r2, #24
 800595a:	705a      	strb	r2, [r3, #1]
  
  /* Calculates the Offset Factor */
  uint16_t xtalOffTemp = ((((uint16_t)tempArray[0])<<8)+((uint16_t)tempArray[1]));
 800595c:	1d3b      	adds	r3, r7, #4
 800595e:	781b      	ldrb	r3, [r3, #0]
 8005960:	b29b      	uxth	r3, r3
 8005962:	021b      	lsls	r3, r3, #8
 8005964:	b29a      	uxth	r2, r3
 8005966:	1d3b      	adds	r3, r7, #4
 8005968:	785b      	ldrb	r3, [r3, #1]
 800596a:	b29b      	uxth	r3, r3
 800596c:	18d3      	adds	r3, r2, r3
 800596e:	b29a      	uxth	r2, r3
 8005970:	1cbb      	adds	r3, r7, #2
 8005972:	801a      	strh	r2, [r3, #0]
  
  if(xtalOffTemp & 0x0800)
 8005974:	1cbb      	adds	r3, r7, #2
 8005976:	881b      	ldrh	r3, [r3, #0]
 8005978:	001a      	movs	r2, r3
 800597a:	2380      	movs	r3, #128	; 0x80
 800597c:	011b      	lsls	r3, r3, #4
 800597e:	4013      	ands	r3, r2
 8005980:	d007      	beq.n	8005992 <SpiritRadioGetFrequencyOffset+0x5a>
  {
    xtalOffTemp = xtalOffTemp | 0xF000;
 8005982:	1cbb      	adds	r3, r7, #2
 8005984:	881b      	ldrh	r3, [r3, #0]
 8005986:	4a11      	ldr	r2, [pc, #68]	; (80059cc <SpiritRadioGetFrequencyOffset+0x94>)
 8005988:	4313      	orrs	r3, r2
 800598a:	b29a      	uxth	r2, r3
 800598c:	1cbb      	adds	r3, r7, #2
 800598e:	801a      	strh	r2, [r3, #0]
 8005990:	e006      	b.n	80059a0 <SpiritRadioGetFrequencyOffset+0x68>
  }
  else
  {
    xtalOffTemp = xtalOffTemp & 0x0FFF;
 8005992:	1cbb      	adds	r3, r7, #2
 8005994:	881b      	ldrh	r3, [r3, #0]
 8005996:	051b      	lsls	r3, r3, #20
 8005998:	0d1b      	lsrs	r3, r3, #20
 800599a:	b29a      	uxth	r2, r3
 800599c:	1cbb      	adds	r3, r7, #2
 800599e:	801a      	strh	r2, [r3, #0]
  }
  
  xtalOffsetFactor = *((int16_t*)(&xtalOffTemp));
 80059a0:	1cba      	adds	r2, r7, #2
 80059a2:	1dbb      	adds	r3, r7, #6
 80059a4:	8812      	ldrh	r2, [r2, #0]
 80059a6:	801a      	strh	r2, [r3, #0]
  
  /* Calculates the frequency offset and return it */
  return ((int32_t)(xtalOffsetFactor*s_lXtalFrequency)/FBASE_DIVIDER);
 80059a8:	1dbb      	adds	r3, r7, #6
 80059aa:	2200      	movs	r2, #0
 80059ac:	5e9a      	ldrsh	r2, [r3, r2]
 80059ae:	4b08      	ldr	r3, [pc, #32]	; (80059d0 <SpiritRadioGetFrequencyOffset+0x98>)
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	4353      	muls	r3, r2
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	da02      	bge.n	80059be <SpiritRadioGetFrequencyOffset+0x86>
 80059b8:	4a06      	ldr	r2, [pc, #24]	; (80059d4 <SpiritRadioGetFrequencyOffset+0x9c>)
 80059ba:	4694      	mov	ip, r2
 80059bc:	4463      	add	r3, ip
 80059be:	149b      	asrs	r3, r3, #18
  
}
 80059c0:	0018      	movs	r0, r3
 80059c2:	46bd      	mov	sp, r7
 80059c4:	b002      	add	sp, #8
 80059c6:	bd80      	pop	{r7, pc}
 80059c8:	2000042c 	.word	0x2000042c
 80059cc:	fffff000 	.word	0xfffff000
 80059d0:	200002e4 	.word	0x200002e4
 80059d4:	0003ffff 	.word	0x0003ffff

080059d8 <SpiritRadioSetFrequencyBase>:
*         the corresponding register. The user shall fix it before call this API.
* @param  lFBase the base carrier frequency expressed in Hz as unsigned word.
* @retval Error code: 0=no error, 1=error during calibration of VCO.
*/
uint8_t SpiritRadioSetFrequencyBase(uint32_t lFBase)
{
 80059d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80059da:	b08d      	sub	sp, #52	; 0x34
 80059dc:	af00      	add	r7, sp, #0
 80059de:	60f8      	str	r0, [r7, #12]
  uint32_t synthWord, Fc;
  uint8_t band=0, anaRadioRegArray[4], wcp;
 80059e0:	2327      	movs	r3, #39	; 0x27
 80059e2:	2208      	movs	r2, #8
 80059e4:	4694      	mov	ip, r2
 80059e6:	44bc      	add	ip, r7
 80059e8:	4463      	add	r3, ip
 80059ea:	2200      	movs	r2, #0
 80059ec:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameter */
  s_assert_param(IS_FREQUENCY_BAND(lFBase));
  
  /* Search the operating band */
  if(IS_FREQUENCY_BAND_HIGH(lFBase))
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	4a95      	ldr	r2, [pc, #596]	; (8005c48 <SpiritRadioSetFrequencyBase+0x270>)
 80059f2:	4293      	cmp	r3, r2
 80059f4:	d90b      	bls.n	8005a0e <SpiritRadioSetFrequencyBase+0x36>
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	4a94      	ldr	r2, [pc, #592]	; (8005c4c <SpiritRadioSetFrequencyBase+0x274>)
 80059fa:	4293      	cmp	r3, r2
 80059fc:	d807      	bhi.n	8005a0e <SpiritRadioSetFrequencyBase+0x36>
  {
    band = HIGH_BAND;
 80059fe:	2327      	movs	r3, #39	; 0x27
 8005a00:	2208      	movs	r2, #8
 8005a02:	4694      	mov	ip, r2
 8005a04:	44bc      	add	ip, r7
 8005a06:	4463      	add	r3, ip
 8005a08:	2200      	movs	r2, #0
 8005a0a:	701a      	strb	r2, [r3, #0]
 8005a0c:	e02e      	b.n	8005a6c <SpiritRadioSetFrequencyBase+0x94>
  }
  else if(IS_FREQUENCY_BAND_MIDDLE(lFBase))
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	4a8f      	ldr	r2, [pc, #572]	; (8005c50 <SpiritRadioSetFrequencyBase+0x278>)
 8005a12:	4293      	cmp	r3, r2
 8005a14:	d90b      	bls.n	8005a2e <SpiritRadioSetFrequencyBase+0x56>
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	4a8e      	ldr	r2, [pc, #568]	; (8005c54 <SpiritRadioSetFrequencyBase+0x27c>)
 8005a1a:	4293      	cmp	r3, r2
 8005a1c:	d807      	bhi.n	8005a2e <SpiritRadioSetFrequencyBase+0x56>
  {
    band = MIDDLE_BAND;
 8005a1e:	2327      	movs	r3, #39	; 0x27
 8005a20:	2208      	movs	r2, #8
 8005a22:	4694      	mov	ip, r2
 8005a24:	44bc      	add	ip, r7
 8005a26:	4463      	add	r3, ip
 8005a28:	2201      	movs	r2, #1
 8005a2a:	701a      	strb	r2, [r3, #0]
 8005a2c:	e01e      	b.n	8005a6c <SpiritRadioSetFrequencyBase+0x94>
  }
  else if(IS_FREQUENCY_BAND_LOW(lFBase))
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	4a89      	ldr	r2, [pc, #548]	; (8005c58 <SpiritRadioSetFrequencyBase+0x280>)
 8005a32:	4293      	cmp	r3, r2
 8005a34:	d90b      	bls.n	8005a4e <SpiritRadioSetFrequencyBase+0x76>
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	4a88      	ldr	r2, [pc, #544]	; (8005c5c <SpiritRadioSetFrequencyBase+0x284>)
 8005a3a:	4293      	cmp	r3, r2
 8005a3c:	d807      	bhi.n	8005a4e <SpiritRadioSetFrequencyBase+0x76>
  {
    band = LOW_BAND;
 8005a3e:	2327      	movs	r3, #39	; 0x27
 8005a40:	2208      	movs	r2, #8
 8005a42:	4694      	mov	ip, r2
 8005a44:	44bc      	add	ip, r7
 8005a46:	4463      	add	r3, ip
 8005a48:	2202      	movs	r2, #2
 8005a4a:	701a      	strb	r2, [r3, #0]
 8005a4c:	e00e      	b.n	8005a6c <SpiritRadioSetFrequencyBase+0x94>
  }
  else if(IS_FREQUENCY_BAND_VERY_LOW(lFBase))
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	4a83      	ldr	r2, [pc, #524]	; (8005c60 <SpiritRadioSetFrequencyBase+0x288>)
 8005a52:	4293      	cmp	r3, r2
 8005a54:	d90a      	bls.n	8005a6c <SpiritRadioSetFrequencyBase+0x94>
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	4a82      	ldr	r2, [pc, #520]	; (8005c64 <SpiritRadioSetFrequencyBase+0x28c>)
 8005a5a:	4293      	cmp	r3, r2
 8005a5c:	d806      	bhi.n	8005a6c <SpiritRadioSetFrequencyBase+0x94>
  {
    band = VERY_LOW_BAND;
 8005a5e:	2327      	movs	r3, #39	; 0x27
 8005a60:	2208      	movs	r2, #8
 8005a62:	4694      	mov	ip, r2
 8005a64:	44bc      	add	ip, r7
 8005a66:	4463      	add	r3, ip
 8005a68:	2203      	movs	r2, #3
 8005a6a:	701a      	strb	r2, [r3, #0]
  }
  
  int32_t FOffset  = SpiritRadioGetFrequencyOffset();
 8005a6c:	f7ff ff64 	bl	8005938 <SpiritRadioGetFrequencyOffset>
 8005a70:	0003      	movs	r3, r0
 8005a72:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t lChannelSpace  = SpiritRadioGetChannelSpace();
 8005a74:	f7ff ff3e 	bl	80058f4 <SpiritRadioGetChannelSpace>
 8005a78:	0003      	movs	r3, r0
 8005a7a:	627b      	str	r3, [r7, #36]	; 0x24
  uint8_t cChannelNum = SpiritRadioGetChannel();
 8005a7c:	251b      	movs	r5, #27
 8005a7e:	2608      	movs	r6, #8
 8005a80:	19bb      	adds	r3, r7, r6
 8005a82:	195c      	adds	r4, r3, r5
 8005a84:	f7ff ff1c 	bl	80058c0 <SpiritRadioGetChannel>
 8005a88:	0003      	movs	r3, r0
 8005a8a:	7023      	strb	r3, [r4, #0]
  
  /* Calculates the channel center frequency */
  Fc = lFBase + FOffset + lChannelSpace*cChannelNum;
 8005a8c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	18d2      	adds	r2, r2, r3
 8005a92:	19bb      	adds	r3, r7, r6
 8005a94:	195b      	adds	r3, r3, r5
 8005a96:	781b      	ldrb	r3, [r3, #0]
 8005a98:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005a9a:	434b      	muls	r3, r1
 8005a9c:	18d3      	adds	r3, r2, r3
 8005a9e:	61fb      	str	r3, [r7, #28]
  
  /* Reads the reference divider */
  uint8_t cRefDiv = (uint8_t)SpiritRadioGetRefDiv()+1;
 8005aa0:	f000 feae 	bl	8006800 <SpiritRadioGetRefDiv>
 8005aa4:	0003      	movs	r3, r0
 8005aa6:	001a      	movs	r2, r3
 8005aa8:	2313      	movs	r3, #19
 8005aaa:	2108      	movs	r1, #8
 8005aac:	468c      	mov	ip, r1
 8005aae:	44bc      	add	ip, r7
 8005ab0:	4463      	add	r3, ip
 8005ab2:	3201      	adds	r2, #1
 8005ab4:	701a      	strb	r2, [r3, #0]
  
  /* Selects the VCO */
  switch(band)
 8005ab6:	2327      	movs	r3, #39	; 0x27
 8005ab8:	2208      	movs	r2, #8
 8005aba:	4694      	mov	ip, r2
 8005abc:	44bc      	add	ip, r7
 8005abe:	4463      	add	r3, ip
 8005ac0:	781b      	ldrb	r3, [r3, #0]
 8005ac2:	2b01      	cmp	r3, #1
 8005ac4:	d01f      	beq.n	8005b06 <SpiritRadioSetFrequencyBase+0x12e>
 8005ac6:	dc02      	bgt.n	8005ace <SpiritRadioSetFrequencyBase+0xf6>
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d028      	beq.n	8005b1e <SpiritRadioSetFrequencyBase+0x146>
 8005acc:	e032      	b.n	8005b34 <SpiritRadioSetFrequencyBase+0x15c>
 8005ace:	2b02      	cmp	r3, #2
 8005ad0:	d00d      	beq.n	8005aee <SpiritRadioSetFrequencyBase+0x116>
 8005ad2:	2b03      	cmp	r3, #3
 8005ad4:	d12e      	bne.n	8005b34 <SpiritRadioSetFrequencyBase+0x15c>
  {
  case VERY_LOW_BAND:
    if(Fc<161281250)
 8005ad6:	69fb      	ldr	r3, [r7, #28]
 8005ad8:	4a63      	ldr	r2, [pc, #396]	; (8005c68 <SpiritRadioSetFrequencyBase+0x290>)
 8005ada:	4293      	cmp	r3, r2
 8005adc:	d803      	bhi.n	8005ae6 <SpiritRadioSetFrequencyBase+0x10e>
    {
      SpiritCalibrationSelectVco(VCO_L);
 8005ade:	2000      	movs	r0, #0
 8005ae0:	f7fe fb48 	bl	8004174 <SpiritCalibrationSelectVco>
    }
    else
    {
      SpiritCalibrationSelectVco(VCO_H);
    }
    break;
 8005ae4:	e026      	b.n	8005b34 <SpiritRadioSetFrequencyBase+0x15c>
      SpiritCalibrationSelectVco(VCO_H);
 8005ae6:	2001      	movs	r0, #1
 8005ae8:	f7fe fb44 	bl	8004174 <SpiritCalibrationSelectVco>
    break;
 8005aec:	e022      	b.n	8005b34 <SpiritRadioSetFrequencyBase+0x15c>
    
  case LOW_BAND:
    if(Fc<322562500)
 8005aee:	69fb      	ldr	r3, [r7, #28]
 8005af0:	4a5e      	ldr	r2, [pc, #376]	; (8005c6c <SpiritRadioSetFrequencyBase+0x294>)
 8005af2:	4293      	cmp	r3, r2
 8005af4:	d803      	bhi.n	8005afe <SpiritRadioSetFrequencyBase+0x126>
    {
      SpiritCalibrationSelectVco(VCO_L);
 8005af6:	2000      	movs	r0, #0
 8005af8:	f7fe fb3c 	bl	8004174 <SpiritCalibrationSelectVco>
    }
    else
    {
      SpiritCalibrationSelectVco(VCO_H);
    }
    break;
 8005afc:	e01a      	b.n	8005b34 <SpiritRadioSetFrequencyBase+0x15c>
      SpiritCalibrationSelectVco(VCO_H);
 8005afe:	2001      	movs	r0, #1
 8005b00:	f7fe fb38 	bl	8004174 <SpiritCalibrationSelectVco>
    break;
 8005b04:	e016      	b.n	8005b34 <SpiritRadioSetFrequencyBase+0x15c>
    
  case MIDDLE_BAND:
    if(Fc<430083334)
 8005b06:	69fb      	ldr	r3, [r7, #28]
 8005b08:	4a59      	ldr	r2, [pc, #356]	; (8005c70 <SpiritRadioSetFrequencyBase+0x298>)
 8005b0a:	4293      	cmp	r3, r2
 8005b0c:	d803      	bhi.n	8005b16 <SpiritRadioSetFrequencyBase+0x13e>
    {
      SpiritCalibrationSelectVco(VCO_L);
 8005b0e:	2000      	movs	r0, #0
 8005b10:	f7fe fb30 	bl	8004174 <SpiritCalibrationSelectVco>
    }
    else
    {
      SpiritCalibrationSelectVco(VCO_H);
    }
    break;
 8005b14:	e00e      	b.n	8005b34 <SpiritRadioSetFrequencyBase+0x15c>
      SpiritCalibrationSelectVco(VCO_H);
 8005b16:	2001      	movs	r0, #1
 8005b18:	f7fe fb2c 	bl	8004174 <SpiritCalibrationSelectVco>
    break;
 8005b1c:	e00a      	b.n	8005b34 <SpiritRadioSetFrequencyBase+0x15c>
    
  case HIGH_BAND:
    if(Fc<860166667)
 8005b1e:	69fb      	ldr	r3, [r7, #28]
 8005b20:	4a54      	ldr	r2, [pc, #336]	; (8005c74 <SpiritRadioSetFrequencyBase+0x29c>)
 8005b22:	4293      	cmp	r3, r2
 8005b24:	d803      	bhi.n	8005b2e <SpiritRadioSetFrequencyBase+0x156>
    {
      SpiritCalibrationSelectVco(VCO_L);
 8005b26:	2000      	movs	r0, #0
 8005b28:	f7fe fb24 	bl	8004174 <SpiritCalibrationSelectVco>
 8005b2c:	e002      	b.n	8005b34 <SpiritRadioSetFrequencyBase+0x15c>
    }
    else
    {
      SpiritCalibrationSelectVco(VCO_H);
 8005b2e:	2001      	movs	r0, #1
 8005b30:	f7fe fb20 	bl	8004174 <SpiritCalibrationSelectVco>
    }
  }
  
  /* Search the VCO charge pump word and set the corresponding register */
  wcp = SpiritRadioSearchWCP(Fc);
 8005b34:	2612      	movs	r6, #18
 8005b36:	2408      	movs	r4, #8
 8005b38:	193a      	adds	r2, r7, r4
 8005b3a:	1994      	adds	r4, r2, r6
 8005b3c:	69fb      	ldr	r3, [r7, #28]
 8005b3e:	0018      	movs	r0, r3
 8005b40:	f7ff fda2 	bl	8005688 <SpiritRadioSearchWCP>
 8005b44:	0003      	movs	r3, r0
 8005b46:	7023      	strb	r3, [r4, #0]
  
  synthWord = (uint32_t)(lFBase*s_vectcBHalfFactor[band]*(((double)(FBASE_DIVIDER*cRefDiv))/s_lXtalFrequency));
 8005b48:	2327      	movs	r3, #39	; 0x27
 8005b4a:	2208      	movs	r2, #8
 8005b4c:	4694      	mov	ip, r2
 8005b4e:	44bc      	add	ip, r7
 8005b50:	4463      	add	r3, ip
 8005b52:	781b      	ldrb	r3, [r3, #0]
 8005b54:	4a48      	ldr	r2, [pc, #288]	; (8005c78 <SpiritRadioSetFrequencyBase+0x2a0>)
 8005b56:	5cd3      	ldrb	r3, [r2, r3]
 8005b58:	001a      	movs	r2, r3
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	4353      	muls	r3, r2
 8005b5e:	0018      	movs	r0, r3
 8005b60:	f7fd fa3a 	bl	8002fd8 <__aeabi_ui2d>
 8005b64:	0004      	movs	r4, r0
 8005b66:	000d      	movs	r5, r1
 8005b68:	2213      	movs	r2, #19
 8005b6a:	2308      	movs	r3, #8
 8005b6c:	18f9      	adds	r1, r7, r3
 8005b6e:	188b      	adds	r3, r1, r2
 8005b70:	781b      	ldrb	r3, [r3, #0]
 8005b72:	049b      	lsls	r3, r3, #18
 8005b74:	0018      	movs	r0, r3
 8005b76:	f7fd f9f5 	bl	8002f64 <__aeabi_i2d>
 8005b7a:	6038      	str	r0, [r7, #0]
 8005b7c:	6079      	str	r1, [r7, #4]
 8005b7e:	4b3f      	ldr	r3, [pc, #252]	; (8005c7c <SpiritRadioSetFrequencyBase+0x2a4>)
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	0018      	movs	r0, r3
 8005b84:	f7fd fa28 	bl	8002fd8 <__aeabi_ui2d>
 8005b88:	0002      	movs	r2, r0
 8005b8a:	000b      	movs	r3, r1
 8005b8c:	6838      	ldr	r0, [r7, #0]
 8005b8e:	6879      	ldr	r1, [r7, #4]
 8005b90:	f7fb ffee 	bl	8001b70 <__aeabi_ddiv>
 8005b94:	0002      	movs	r2, r0
 8005b96:	000b      	movs	r3, r1
 8005b98:	0020      	movs	r0, r4
 8005b9a:	0029      	movs	r1, r5
 8005b9c:	f7fc fbf2 	bl	8002384 <__aeabi_dmul>
 8005ba0:	0003      	movs	r3, r0
 8005ba2:	000c      	movs	r4, r1
 8005ba4:	0018      	movs	r0, r3
 8005ba6:	0021      	movs	r1, r4
 8005ba8:	f7fa fcd4 	bl	8000554 <__aeabi_d2uiz>
 8005bac:	0003      	movs	r3, r0
 8005bae:	617b      	str	r3, [r7, #20]
  
  /* Build the array of registers values for the analog part */
  anaRadioRegArray[0] = (uint8_t)(((synthWord>>21)&(0x0000001F))|(wcp<<5));
 8005bb0:	697b      	ldr	r3, [r7, #20]
 8005bb2:	0d5b      	lsrs	r3, r3, #21
 8005bb4:	b2db      	uxtb	r3, r3
 8005bb6:	221f      	movs	r2, #31
 8005bb8:	4013      	ands	r3, r2
 8005bba:	b2da      	uxtb	r2, r3
 8005bbc:	2408      	movs	r4, #8
 8005bbe:	193b      	adds	r3, r7, r4
 8005bc0:	199b      	adds	r3, r3, r6
 8005bc2:	781b      	ldrb	r3, [r3, #0]
 8005bc4:	015b      	lsls	r3, r3, #5
 8005bc6:	b2db      	uxtb	r3, r3
 8005bc8:	4313      	orrs	r3, r2
 8005bca:	b2da      	uxtb	r2, r3
 8005bcc:	2008      	movs	r0, #8
 8005bce:	193b      	adds	r3, r7, r4
 8005bd0:	181b      	adds	r3, r3, r0
 8005bd2:	701a      	strb	r2, [r3, #0]
  anaRadioRegArray[1] = (uint8_t)((synthWord>>13)&(0x000000FF));
 8005bd4:	697b      	ldr	r3, [r7, #20]
 8005bd6:	0b5b      	lsrs	r3, r3, #13
 8005bd8:	b2da      	uxtb	r2, r3
 8005bda:	193b      	adds	r3, r7, r4
 8005bdc:	181b      	adds	r3, r3, r0
 8005bde:	705a      	strb	r2, [r3, #1]
  anaRadioRegArray[2] = (uint8_t)((synthWord>>5)&(0x000000FF));
 8005be0:	697b      	ldr	r3, [r7, #20]
 8005be2:	095b      	lsrs	r3, r3, #5
 8005be4:	b2da      	uxtb	r2, r3
 8005be6:	193b      	adds	r3, r7, r4
 8005be8:	181b      	adds	r3, r3, r0
 8005bea:	709a      	strb	r2, [r3, #2]
  anaRadioRegArray[3] = (uint8_t)(((synthWord&0x0000001F)<<3)| s_vectcBandRegValue[band]);
 8005bec:	697b      	ldr	r3, [r7, #20]
 8005bee:	b2db      	uxtb	r3, r3
 8005bf0:	00db      	lsls	r3, r3, #3
 8005bf2:	b2da      	uxtb	r2, r3
 8005bf4:	2327      	movs	r3, #39	; 0x27
 8005bf6:	2108      	movs	r1, #8
 8005bf8:	468c      	mov	ip, r1
 8005bfa:	44bc      	add	ip, r7
 8005bfc:	4463      	add	r3, ip
 8005bfe:	781b      	ldrb	r3, [r3, #0]
 8005c00:	491f      	ldr	r1, [pc, #124]	; (8005c80 <SpiritRadioSetFrequencyBase+0x2a8>)
 8005c02:	5ccb      	ldrb	r3, [r1, r3]
 8005c04:	4313      	orrs	r3, r2
 8005c06:	b2da      	uxtb	r2, r3
 8005c08:	193b      	adds	r3, r7, r4
 8005c0a:	181b      	adds	r3, r3, r0
 8005c0c:	70da      	strb	r2, [r3, #3]
  
  /* Configures the needed Analog Radio registers */
  g_xStatus = SpiritSpiWriteRegisters(SYNT3_BASE, 4, anaRadioRegArray);
 8005c0e:	193b      	adds	r3, r7, r4
 8005c10:	181b      	adds	r3, r3, r0
 8005c12:	001a      	movs	r2, r3
 8005c14:	2104      	movs	r1, #4
 8005c16:	2008      	movs	r0, #8
 8005c18:	f001 fd6a 	bl	80076f0 <RadioSpiWriteRegisters>
 8005c1c:	1c03      	adds	r3, r0, #0
 8005c1e:	1c1a      	adds	r2, r3, #0
 8005c20:	4b18      	ldr	r3, [pc, #96]	; (8005c84 <SpiritRadioSetFrequencyBase+0x2ac>)
 8005c22:	b212      	sxth	r2, r2
 8005c24:	1c11      	adds	r1, r2, #0
 8005c26:	7019      	strb	r1, [r3, #0]
 8005c28:	0412      	lsls	r2, r2, #16
 8005c2a:	0e12      	lsrs	r2, r2, #24
 8005c2c:	705a      	strb	r2, [r3, #1]
  
  if(xDoVcoCalibrationWA==S_ENABLE)
 8005c2e:	4b16      	ldr	r3, [pc, #88]	; (8005c88 <SpiritRadioSetFrequencyBase+0x2b0>)
 8005c30:	781b      	ldrb	r3, [r3, #0]
 8005c32:	2b01      	cmp	r3, #1
 8005c34:	d103      	bne.n	8005c3e <SpiritRadioSetFrequencyBase+0x266>
    return SpiritManagementWaVcoCalibration();
 8005c36:	f7fe fe4b 	bl	80048d0 <SpiritManagementWaVcoCalibration>
 8005c3a:	0003      	movs	r3, r0
 8005c3c:	e000      	b.n	8005c40 <SpiritRadioSetFrequencyBase+0x268>
  
  return 0;
 8005c3e:	2300      	movs	r3, #0
}
 8005c40:	0018      	movs	r0, r3
 8005c42:	46bd      	mov	sp, r7
 8005c44:	b00d      	add	sp, #52	; 0x34
 8005c46:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005c48:	2e5f567f 	.word	0x2e5f567f
 8005c4c:	390c2fe0 	.word	0x390c2fe0
 8005c50:	1701e47f 	.word	0x1701e47f
 8005c54:	1c146a60 	.word	0x1c146a60
 8005c58:	11d260bf 	.word	0x11d260bf
 8005c5c:	14ced7e0 	.word	0x14ced7e0
 8005c60:	08e18f3f 	.word	0x08e18f3f
 8005c64:	0a6fd060 	.word	0x0a6fd060
 8005c68:	099cf4e1 	.word	0x099cf4e1
 8005c6c:	1339e9c3 	.word	0x1339e9c3
 8005c70:	19a28d05 	.word	0x19a28d05
 8005c74:	33451a0a 	.word	0x33451a0a
 8005c78:	0800b278 	.word	0x0800b278
 8005c7c:	200002e4 	.word	0x200002e4
 8005c80:	0800b27c 	.word	0x0800b27c
 8005c84:	2000042c 	.word	0x2000042c
 8005c88:	20000151 	.word	0x20000151

08005c8c <SpiritRadioGetFrequencyBase>:
* @brief  Returns the base carrier frequency.
* @param  None.
* @retval uint32_t Base carrier frequency expressed in Hz as unsigned word.
*/
uint32_t SpiritRadioGetFrequencyBase(void)
{
 8005c8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005c8e:	b085      	sub	sp, #20
 8005c90:	af00      	add	r7, sp, #0
  uint32_t synthWord;
  BandSelect band;
  
  /* Reads the synth word */
  synthWord = SpiritRadioGetSynthWord();
 8005c92:	f7ff fdb5 	bl	8005800 <SpiritRadioGetSynthWord>
 8005c96:	0003      	movs	r3, r0
 8005c98:	60fb      	str	r3, [r7, #12]
  
  /* Reads the operating band */
  band = SpiritRadioGetBand();
 8005c9a:	220b      	movs	r2, #11
 8005c9c:	18bc      	adds	r4, r7, r2
 8005c9e:	f7ff fddb 	bl	8005858 <SpiritRadioGetBand>
 8005ca2:	0003      	movs	r3, r0
 8005ca4:	7023      	strb	r3, [r4, #0]
  
  uint8_t cRefDiv = (uint8_t)SpiritRadioGetRefDiv() + 1;
 8005ca6:	f000 fdab 	bl	8006800 <SpiritRadioGetRefDiv>
 8005caa:	0003      	movs	r3, r0
 8005cac:	001a      	movs	r2, r3
 8005cae:	260a      	movs	r6, #10
 8005cb0:	19bb      	adds	r3, r7, r6
 8005cb2:	3201      	adds	r2, #1
 8005cb4:	701a      	strb	r2, [r3, #0]
  
  /* Calculates the frequency base and return it */
  return (uint32_t)round(synthWord*(((double)s_lXtalFrequency)/(FBASE_DIVIDER*cRefDiv*s_vectcBHalfFactor[band])));
 8005cb6:	68f8      	ldr	r0, [r7, #12]
 8005cb8:	f7fd f98e 	bl	8002fd8 <__aeabi_ui2d>
 8005cbc:	0004      	movs	r4, r0
 8005cbe:	000d      	movs	r5, r1
 8005cc0:	4b17      	ldr	r3, [pc, #92]	; (8005d20 <SpiritRadioGetFrequencyBase+0x94>)
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	0018      	movs	r0, r3
 8005cc6:	f7fd f987 	bl	8002fd8 <__aeabi_ui2d>
 8005cca:	6038      	str	r0, [r7, #0]
 8005ccc:	6079      	str	r1, [r7, #4]
 8005cce:	19bb      	adds	r3, r7, r6
 8005cd0:	781b      	ldrb	r3, [r3, #0]
 8005cd2:	049b      	lsls	r3, r3, #18
 8005cd4:	220b      	movs	r2, #11
 8005cd6:	18ba      	adds	r2, r7, r2
 8005cd8:	7812      	ldrb	r2, [r2, #0]
 8005cda:	4912      	ldr	r1, [pc, #72]	; (8005d24 <SpiritRadioGetFrequencyBase+0x98>)
 8005cdc:	5c8a      	ldrb	r2, [r1, r2]
 8005cde:	4353      	muls	r3, r2
 8005ce0:	0018      	movs	r0, r3
 8005ce2:	f7fd f93f 	bl	8002f64 <__aeabi_i2d>
 8005ce6:	0002      	movs	r2, r0
 8005ce8:	000b      	movs	r3, r1
 8005cea:	6838      	ldr	r0, [r7, #0]
 8005cec:	6879      	ldr	r1, [r7, #4]
 8005cee:	f7fb ff3f 	bl	8001b70 <__aeabi_ddiv>
 8005cf2:	0002      	movs	r2, r0
 8005cf4:	000b      	movs	r3, r1
 8005cf6:	0020      	movs	r0, r4
 8005cf8:	0029      	movs	r1, r5
 8005cfa:	f7fc fb43 	bl	8002384 <__aeabi_dmul>
 8005cfe:	0003      	movs	r3, r0
 8005d00:	000c      	movs	r4, r1
 8005d02:	0018      	movs	r0, r3
 8005d04:	0021      	movs	r1, r4
 8005d06:	f005 f9a1 	bl	800b04c <round>
 8005d0a:	0003      	movs	r3, r0
 8005d0c:	000c      	movs	r4, r1
 8005d0e:	0018      	movs	r0, r3
 8005d10:	0021      	movs	r1, r4
 8005d12:	f7fa fc1f 	bl	8000554 <__aeabi_d2uiz>
 8005d16:	0003      	movs	r3, r0
}
 8005d18:	0018      	movs	r0, r3
 8005d1a:	46bd      	mov	sp, r7
 8005d1c:	b005      	add	sp, #20
 8005d1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005d20:	200002e4 	.word	0x200002e4
 8005d24:	0800b278 	.word	0x0800b278

08005d28 <SpiritRadioSearchDatarateME>:
* @param  pcM pointer to the returned mantissa value.
* @param  pcE pointer to the returned exponent value.
* @retval None.
*/
void SpiritRadioSearchDatarateME(uint32_t lDatarate, uint8_t* pcM, uint8_t* pcE)
{
 8005d28:	b590      	push	{r4, r7, lr}
 8005d2a:	b089      	sub	sp, #36	; 0x24
 8005d2c:	af00      	add	r7, sp, #0
 8005d2e:	60f8      	str	r0, [r7, #12]
 8005d30:	60b9      	str	r1, [r7, #8]
 8005d32:	607a      	str	r2, [r7, #4]
  volatile SpiritBool find = S_FALSE;
 8005d34:	2318      	movs	r3, #24
 8005d36:	18fb      	adds	r3, r7, r3
 8005d38:	2200      	movs	r2, #0
 8005d3a:	701a      	strb	r2, [r3, #0]
  int8_t i=15;
 8005d3c:	231f      	movs	r3, #31
 8005d3e:	18fb      	adds	r3, r7, r3
 8005d40:	220f      	movs	r2, #15
 8005d42:	701a      	strb	r2, [r3, #0]
  uint8_t cMantissaTmp;
  uint8_t cDivider = 0;
 8005d44:	211a      	movs	r1, #26
 8005d46:	187b      	adds	r3, r7, r1
 8005d48:	2200      	movs	r2, #0
 8005d4a:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  s_assert_param(IS_DATARATE(lDatarate));
  
  cDivider = (uint8_t)SpiritRadioGetDigDiv();
 8005d4c:	187c      	adds	r4, r7, r1
 8005d4e:	f000 fdb3 	bl	80068b8 <SpiritRadioGetDigDiv>
 8005d52:	0003      	movs	r3, r0
 8005d54:	7023      	strb	r3, [r4, #0]
  
  /* Search in the datarate array the exponent value */
  while(!find && i>=0)
 8005d56:	e023      	b.n	8005da0 <SpiritRadioSearchDatarateME+0x78>
  {
    if(lDatarate>=(s_lXtalFrequency>>(20-i+cDivider)))
 8005d58:	4b6f      	ldr	r3, [pc, #444]	; (8005f18 <SpiritRadioSearchDatarateME+0x1f0>)
 8005d5a:	681a      	ldr	r2, [r3, #0]
 8005d5c:	231f      	movs	r3, #31
 8005d5e:	18fb      	adds	r3, r7, r3
 8005d60:	781b      	ldrb	r3, [r3, #0]
 8005d62:	b25b      	sxtb	r3, r3
 8005d64:	2114      	movs	r1, #20
 8005d66:	1ac9      	subs	r1, r1, r3
 8005d68:	231a      	movs	r3, #26
 8005d6a:	18fb      	adds	r3, r7, r3
 8005d6c:	781b      	ldrb	r3, [r3, #0]
 8005d6e:	18cb      	adds	r3, r1, r3
 8005d70:	40da      	lsrs	r2, r3
 8005d72:	0013      	movs	r3, r2
 8005d74:	68fa      	ldr	r2, [r7, #12]
 8005d76:	429a      	cmp	r2, r3
 8005d78:	d309      	bcc.n	8005d8e <SpiritRadioSearchDatarateME+0x66>
    {
      find = S_TRUE;
 8005d7a:	2318      	movs	r3, #24
 8005d7c:	18fb      	adds	r3, r7, r3
 8005d7e:	2201      	movs	r2, #1
 8005d80:	701a      	strb	r2, [r3, #0]
 8005d82:	221f      	movs	r2, #31
 8005d84:	18bb      	adds	r3, r7, r2
 8005d86:	18ba      	adds	r2, r7, r2
 8005d88:	7812      	ldrb	r2, [r2, #0]
 8005d8a:	701a      	strb	r2, [r3, #0]
 8005d8c:	e008      	b.n	8005da0 <SpiritRadioSearchDatarateME+0x78>
    }
    else
    {
      i--;
 8005d8e:	211f      	movs	r1, #31
 8005d90:	187b      	adds	r3, r7, r1
 8005d92:	781b      	ldrb	r3, [r3, #0]
 8005d94:	b25b      	sxtb	r3, r3
 8005d96:	b2db      	uxtb	r3, r3
 8005d98:	3b01      	subs	r3, #1
 8005d9a:	b2da      	uxtb	r2, r3
 8005d9c:	187b      	adds	r3, r7, r1
 8005d9e:	701a      	strb	r2, [r3, #0]
  while(!find && i>=0)
 8005da0:	2318      	movs	r3, #24
 8005da2:	18fb      	adds	r3, r7, r3
 8005da4:	781b      	ldrb	r3, [r3, #0]
 8005da6:	b2db      	uxtb	r3, r3
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d104      	bne.n	8005db6 <SpiritRadioSearchDatarateME+0x8e>
 8005dac:	231f      	movs	r3, #31
 8005dae:	18fb      	adds	r3, r7, r3
 8005db0:	781b      	ldrb	r3, [r3, #0]
 8005db2:	2b7f      	cmp	r3, #127	; 0x7f
 8005db4:	d9d0      	bls.n	8005d58 <SpiritRadioSearchDatarateME+0x30>
    }
  }
  i<0 ? i=0 : i;
 8005db6:	231f      	movs	r3, #31
 8005db8:	18fb      	adds	r3, r7, r3
 8005dba:	781b      	ldrb	r3, [r3, #0]
 8005dbc:	2b7f      	cmp	r3, #127	; 0x7f
 8005dbe:	d903      	bls.n	8005dc8 <SpiritRadioSearchDatarateME+0xa0>
 8005dc0:	231f      	movs	r3, #31
 8005dc2:	18fb      	adds	r3, r7, r3
 8005dc4:	2200      	movs	r2, #0
 8005dc6:	701a      	strb	r2, [r3, #0]
  *pcE = i;
 8005dc8:	211f      	movs	r1, #31
 8005dca:	187b      	adds	r3, r7, r1
 8005dcc:	781a      	ldrb	r2, [r3, #0]
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	701a      	strb	r2, [r3, #0]
  
  /* Calculates the mantissa value according to the datarate formula */
  cMantissaTmp = (lDatarate*((uint32_t)1<<(23-i)))/(s_lXtalFrequency>>(5+cDivider))-256;
 8005dd2:	187b      	adds	r3, r7, r1
 8005dd4:	781b      	ldrb	r3, [r3, #0]
 8005dd6:	b25b      	sxtb	r3, r3
 8005dd8:	2217      	movs	r2, #23
 8005dda:	1ad3      	subs	r3, r2, r3
 8005ddc:	68fa      	ldr	r2, [r7, #12]
 8005dde:	409a      	lsls	r2, r3
 8005de0:	0010      	movs	r0, r2
 8005de2:	4b4d      	ldr	r3, [pc, #308]	; (8005f18 <SpiritRadioSearchDatarateME+0x1f0>)
 8005de4:	681a      	ldr	r2, [r3, #0]
 8005de6:	231a      	movs	r3, #26
 8005de8:	18fb      	adds	r3, r7, r3
 8005dea:	781b      	ldrb	r3, [r3, #0]
 8005dec:	3305      	adds	r3, #5
 8005dee:	40da      	lsrs	r2, r3
 8005df0:	0013      	movs	r3, r2
 8005df2:	0019      	movs	r1, r3
 8005df4:	f7fa f988 	bl	8000108 <__udivsi3>
 8005df8:	0003      	movs	r3, r0
 8005dfa:	001a      	movs	r2, r3
 8005dfc:	2319      	movs	r3, #25
 8005dfe:	18fb      	adds	r3, r7, r3
 8005e00:	701a      	strb	r2, [r3, #0]
  
  /* Finds the mantissa value with less approximation */
  int16_t mantissaCalculation[3];
  for(uint8_t j=0;j<3;j++)
 8005e02:	231e      	movs	r3, #30
 8005e04:	18fb      	adds	r3, r7, r3
 8005e06:	2200      	movs	r2, #0
 8005e08:	701a      	strb	r2, [r3, #0]
 8005e0a:	e040      	b.n	8005e8e <SpiritRadioSearchDatarateME+0x166>
  {
    if((cMantissaTmp+j-1))
 8005e0c:	2319      	movs	r3, #25
 8005e0e:	18fb      	adds	r3, r7, r3
 8005e10:	781a      	ldrb	r2, [r3, #0]
 8005e12:	231e      	movs	r3, #30
 8005e14:	18fb      	adds	r3, r7, r3
 8005e16:	781b      	ldrb	r3, [r3, #0]
 8005e18:	18d3      	adds	r3, r2, r3
 8005e1a:	2b01      	cmp	r3, #1
 8005e1c:	d029      	beq.n	8005e72 <SpiritRadioSearchDatarateME+0x14a>
    {
      mantissaCalculation[j]=lDatarate-(((256+cMantissaTmp+j-1)*(s_lXtalFrequency>>(5+cDivider)))>>(23-i));
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	b29a      	uxth	r2, r3
 8005e22:	2319      	movs	r3, #25
 8005e24:	18fb      	adds	r3, r7, r3
 8005e26:	781b      	ldrb	r3, [r3, #0]
 8005e28:	1c59      	adds	r1, r3, #1
 8005e2a:	31ff      	adds	r1, #255	; 0xff
 8005e2c:	241e      	movs	r4, #30
 8005e2e:	193b      	adds	r3, r7, r4
 8005e30:	781b      	ldrb	r3, [r3, #0]
 8005e32:	18cb      	adds	r3, r1, r3
 8005e34:	3b01      	subs	r3, #1
 8005e36:	0018      	movs	r0, r3
 8005e38:	4b37      	ldr	r3, [pc, #220]	; (8005f18 <SpiritRadioSearchDatarateME+0x1f0>)
 8005e3a:	6819      	ldr	r1, [r3, #0]
 8005e3c:	231a      	movs	r3, #26
 8005e3e:	18fb      	adds	r3, r7, r3
 8005e40:	781b      	ldrb	r3, [r3, #0]
 8005e42:	3305      	adds	r3, #5
 8005e44:	40d9      	lsrs	r1, r3
 8005e46:	000b      	movs	r3, r1
 8005e48:	4343      	muls	r3, r0
 8005e4a:	0019      	movs	r1, r3
 8005e4c:	231f      	movs	r3, #31
 8005e4e:	18fb      	adds	r3, r7, r3
 8005e50:	781b      	ldrb	r3, [r3, #0]
 8005e52:	b25b      	sxtb	r3, r3
 8005e54:	2017      	movs	r0, #23
 8005e56:	1ac3      	subs	r3, r0, r3
 8005e58:	40d9      	lsrs	r1, r3
 8005e5a:	000b      	movs	r3, r1
 8005e5c:	b29b      	uxth	r3, r3
 8005e5e:	1ad3      	subs	r3, r2, r3
 8005e60:	b299      	uxth	r1, r3
 8005e62:	193b      	adds	r3, r7, r4
 8005e64:	781a      	ldrb	r2, [r3, #0]
 8005e66:	b209      	sxth	r1, r1
 8005e68:	2310      	movs	r3, #16
 8005e6a:	18fb      	adds	r3, r7, r3
 8005e6c:	0052      	lsls	r2, r2, #1
 8005e6e:	52d1      	strh	r1, [r2, r3]
 8005e70:	e007      	b.n	8005e82 <SpiritRadioSearchDatarateME+0x15a>
    }
    else
    {
      mantissaCalculation[j]=0x7FFF;
 8005e72:	231e      	movs	r3, #30
 8005e74:	18fb      	adds	r3, r7, r3
 8005e76:	781a      	ldrb	r2, [r3, #0]
 8005e78:	2310      	movs	r3, #16
 8005e7a:	18fb      	adds	r3, r7, r3
 8005e7c:	0052      	lsls	r2, r2, #1
 8005e7e:	4927      	ldr	r1, [pc, #156]	; (8005f1c <SpiritRadioSearchDatarateME+0x1f4>)
 8005e80:	52d1      	strh	r1, [r2, r3]
  for(uint8_t j=0;j<3;j++)
 8005e82:	211e      	movs	r1, #30
 8005e84:	187b      	adds	r3, r7, r1
 8005e86:	781a      	ldrb	r2, [r3, #0]
 8005e88:	187b      	adds	r3, r7, r1
 8005e8a:	3201      	adds	r2, #1
 8005e8c:	701a      	strb	r2, [r3, #0]
 8005e8e:	231e      	movs	r3, #30
 8005e90:	18fb      	adds	r3, r7, r3
 8005e92:	781b      	ldrb	r3, [r3, #0]
 8005e94:	2b02      	cmp	r3, #2
 8005e96:	d9b9      	bls.n	8005e0c <SpiritRadioSearchDatarateME+0xe4>
    }
  }
  uint16_t mantissaCalculationDelta = 0xFFFF;
 8005e98:	231c      	movs	r3, #28
 8005e9a:	18fb      	adds	r3, r7, r3
 8005e9c:	2201      	movs	r2, #1
 8005e9e:	4252      	negs	r2, r2
 8005ea0:	801a      	strh	r2, [r3, #0]
  for(uint8_t j=0;j<3;j++)
 8005ea2:	231b      	movs	r3, #27
 8005ea4:	18fb      	adds	r3, r7, r3
 8005ea6:	2200      	movs	r2, #0
 8005ea8:	701a      	strb	r2, [r3, #0]
 8005eaa:	e02c      	b.n	8005f06 <SpiritRadioSearchDatarateME+0x1de>
  {
    if(S_ABS(mantissaCalculation[j])<mantissaCalculationDelta)
 8005eac:	231b      	movs	r3, #27
 8005eae:	18fb      	adds	r3, r7, r3
 8005eb0:	781a      	ldrb	r2, [r3, #0]
 8005eb2:	2310      	movs	r3, #16
 8005eb4:	18fb      	adds	r3, r7, r3
 8005eb6:	0052      	lsls	r2, r2, #1
 8005eb8:	5ed3      	ldrsh	r3, [r2, r3]
 8005eba:	17d9      	asrs	r1, r3, #31
 8005ebc:	185a      	adds	r2, r3, r1
 8005ebe:	404a      	eors	r2, r1
 8005ec0:	231c      	movs	r3, #28
 8005ec2:	18fb      	adds	r3, r7, r3
 8005ec4:	881b      	ldrh	r3, [r3, #0]
 8005ec6:	429a      	cmp	r2, r3
 8005ec8:	da17      	bge.n	8005efa <SpiritRadioSearchDatarateME+0x1d2>
    {
      mantissaCalculationDelta = S_ABS(mantissaCalculation[j]);
 8005eca:	211b      	movs	r1, #27
 8005ecc:	187b      	adds	r3, r7, r1
 8005ece:	781a      	ldrb	r2, [r3, #0]
 8005ed0:	2310      	movs	r3, #16
 8005ed2:	18fb      	adds	r3, r7, r3
 8005ed4:	0052      	lsls	r2, r2, #1
 8005ed6:	5ed3      	ldrsh	r3, [r2, r3]
 8005ed8:	17d8      	asrs	r0, r3, #31
 8005eda:	181a      	adds	r2, r3, r0
 8005edc:	4042      	eors	r2, r0
 8005ede:	231c      	movs	r3, #28
 8005ee0:	18fb      	adds	r3, r7, r3
 8005ee2:	801a      	strh	r2, [r3, #0]
      *pcM = cMantissaTmp+j-1;
 8005ee4:	2319      	movs	r3, #25
 8005ee6:	18fa      	adds	r2, r7, r3
 8005ee8:	187b      	adds	r3, r7, r1
 8005eea:	7812      	ldrb	r2, [r2, #0]
 8005eec:	781b      	ldrb	r3, [r3, #0]
 8005eee:	18d3      	adds	r3, r2, r3
 8005ef0:	b2db      	uxtb	r3, r3
 8005ef2:	3b01      	subs	r3, #1
 8005ef4:	b2da      	uxtb	r2, r3
 8005ef6:	68bb      	ldr	r3, [r7, #8]
 8005ef8:	701a      	strb	r2, [r3, #0]
  for(uint8_t j=0;j<3;j++)
 8005efa:	211b      	movs	r1, #27
 8005efc:	187b      	adds	r3, r7, r1
 8005efe:	781a      	ldrb	r2, [r3, #0]
 8005f00:	187b      	adds	r3, r7, r1
 8005f02:	3201      	adds	r2, #1
 8005f04:	701a      	strb	r2, [r3, #0]
 8005f06:	231b      	movs	r3, #27
 8005f08:	18fb      	adds	r3, r7, r3
 8005f0a:	781b      	ldrb	r3, [r3, #0]
 8005f0c:	2b02      	cmp	r3, #2
 8005f0e:	d9cd      	bls.n	8005eac <SpiritRadioSearchDatarateME+0x184>
    }
  }
  
}
 8005f10:	46c0      	nop			; (mov r8, r8)
 8005f12:	46bd      	mov	sp, r7
 8005f14:	b009      	add	sp, #36	; 0x24
 8005f16:	bd90      	pop	{r4, r7, pc}
 8005f18:	200002e4 	.word	0x200002e4
 8005f1c:	00007fff 	.word	0x00007fff

08005f20 <SpiritRadioSearchChannelBwME>:
* @param  pcM pointer to the returned mantissa value.
* @param  pcE pointer to the returned exponent value.
* @retval None.
*/
void SpiritRadioSearchChannelBwME(uint32_t lBandwidth, uint8_t* pcM, uint8_t* pcE)
{
 8005f20:	b5b0      	push	{r4, r5, r7, lr}
 8005f22:	b08a      	sub	sp, #40	; 0x28
 8005f24:	af00      	add	r7, sp, #0
 8005f26:	60f8      	str	r0, [r7, #12]
 8005f28:	60b9      	str	r1, [r7, #8]
 8005f2a:	607a      	str	r2, [r7, #4]
  int8_t i, i_tmp;
  uint8_t cDivider = 1;
 8005f2c:	2326      	movs	r3, #38	; 0x26
 8005f2e:	18fb      	adds	r3, r7, r3
 8005f30:	2201      	movs	r2, #1
 8005f32:	701a      	strb	r2, [r3, #0]
  
    /* Search in the channel filter bandwidth table the exponent value */
  if(SpiritRadioGetDigDiv())
 8005f34:	f000 fcc0 	bl	80068b8 <SpiritRadioGetDigDiv>
 8005f38:	1e03      	subs	r3, r0, #0
 8005f3a:	d004      	beq.n	8005f46 <SpiritRadioSearchChannelBwME+0x26>
  {
    cDivider = 2;
 8005f3c:	2326      	movs	r3, #38	; 0x26
 8005f3e:	18fb      	adds	r3, r7, r3
 8005f40:	2202      	movs	r2, #2
 8005f42:	701a      	strb	r2, [r3, #0]
 8005f44:	e003      	b.n	8005f4e <SpiritRadioSearchChannelBwME+0x2e>
  }
  else
  {
    cDivider = 1;
 8005f46:	2326      	movs	r3, #38	; 0x26
 8005f48:	18fb      	adds	r3, r7, r3
 8005f4a:	2201      	movs	r2, #1
 8005f4c:	701a      	strb	r2, [r3, #0]
  }
    
  s_assert_param(IS_CH_BW(lBandwidth,s_lXtalFrequency/cDivider));
  
  uint32_t lChfltFactor = (s_lXtalFrequency/cDivider)/100;
 8005f4e:	4b76      	ldr	r3, [pc, #472]	; (8006128 <SpiritRadioSearchChannelBwME+0x208>)
 8005f50:	681a      	ldr	r2, [r3, #0]
 8005f52:	2326      	movs	r3, #38	; 0x26
 8005f54:	18fb      	adds	r3, r7, r3
 8005f56:	781b      	ldrb	r3, [r3, #0]
 8005f58:	0019      	movs	r1, r3
 8005f5a:	0010      	movs	r0, r2
 8005f5c:	f7fa f8d4 	bl	8000108 <__udivsi3>
 8005f60:	0003      	movs	r3, r0
 8005f62:	2164      	movs	r1, #100	; 0x64
 8005f64:	0018      	movs	r0, r3
 8005f66:	f7fa f8cf 	bl	8000108 <__udivsi3>
 8005f6a:	0003      	movs	r3, r0
 8005f6c:	61fb      	str	r3, [r7, #28]
  
  for(i=0;i<90 && (lBandwidth<(uint32_t)((s_vectnBandwidth26M[i]*lChfltFactor)/2600));i++);
 8005f6e:	2327      	movs	r3, #39	; 0x27
 8005f70:	18fb      	adds	r3, r7, r3
 8005f72:	2200      	movs	r2, #0
 8005f74:	701a      	strb	r2, [r3, #0]
 8005f76:	e008      	b.n	8005f8a <SpiritRadioSearchChannelBwME+0x6a>
 8005f78:	2127      	movs	r1, #39	; 0x27
 8005f7a:	187b      	adds	r3, r7, r1
 8005f7c:	781b      	ldrb	r3, [r3, #0]
 8005f7e:	b25b      	sxtb	r3, r3
 8005f80:	b2db      	uxtb	r3, r3
 8005f82:	3301      	adds	r3, #1
 8005f84:	b2da      	uxtb	r2, r3
 8005f86:	187b      	adds	r3, r7, r1
 8005f88:	701a      	strb	r2, [r3, #0]
 8005f8a:	2327      	movs	r3, #39	; 0x27
 8005f8c:	18fb      	adds	r3, r7, r3
 8005f8e:	781b      	ldrb	r3, [r3, #0]
 8005f90:	b25b      	sxtb	r3, r3
 8005f92:	2b59      	cmp	r3, #89	; 0x59
 8005f94:	dc12      	bgt.n	8005fbc <SpiritRadioSearchChannelBwME+0x9c>
 8005f96:	2327      	movs	r3, #39	; 0x27
 8005f98:	18fb      	adds	r3, r7, r3
 8005f9a:	2200      	movs	r2, #0
 8005f9c:	569a      	ldrsb	r2, [r3, r2]
 8005f9e:	4b63      	ldr	r3, [pc, #396]	; (800612c <SpiritRadioSearchChannelBwME+0x20c>)
 8005fa0:	0052      	lsls	r2, r2, #1
 8005fa2:	5ad3      	ldrh	r3, [r2, r3]
 8005fa4:	001a      	movs	r2, r3
 8005fa6:	69fb      	ldr	r3, [r7, #28]
 8005fa8:	4353      	muls	r3, r2
 8005faa:	4961      	ldr	r1, [pc, #388]	; (8006130 <SpiritRadioSearchChannelBwME+0x210>)
 8005fac:	0018      	movs	r0, r3
 8005fae:	f7fa f8ab 	bl	8000108 <__udivsi3>
 8005fb2:	0003      	movs	r3, r0
 8005fb4:	001a      	movs	r2, r3
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	4293      	cmp	r3, r2
 8005fba:	d3dd      	bcc.n	8005f78 <SpiritRadioSearchChannelBwME+0x58>
  
  if(i!=0)
 8005fbc:	2327      	movs	r3, #39	; 0x27
 8005fbe:	18fb      	adds	r3, r7, r3
 8005fc0:	781b      	ldrb	r3, [r3, #0]
 8005fc2:	b25b      	sxtb	r3, r3
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d100      	bne.n	8005fca <SpiritRadioSearchChannelBwME+0xaa>
 8005fc8:	e091      	b.n	80060ee <SpiritRadioSearchChannelBwME+0x1ce>
  {
    /* Finds the mantissa value with less approximation */
    i_tmp=i;
 8005fca:	231b      	movs	r3, #27
 8005fcc:	18fb      	adds	r3, r7, r3
 8005fce:	2227      	movs	r2, #39	; 0x27
 8005fd0:	18ba      	adds	r2, r7, r2
 8005fd2:	7812      	ldrb	r2, [r2, #0]
 8005fd4:	701a      	strb	r2, [r3, #0]
    int16_t chfltCalculation[3];
    for(uint8_t j=0;j<3;j++) 
 8005fd6:	2325      	movs	r3, #37	; 0x25
 8005fd8:	18fb      	adds	r3, r7, r3
 8005fda:	2200      	movs	r2, #0
 8005fdc:	701a      	strb	r2, [r3, #0]
 8005fde:	e044      	b.n	800606a <SpiritRadioSearchChannelBwME+0x14a>
    {
      if(((i_tmp+j-1)>=0) || ((i_tmp+j-1)<=89))
 8005fe0:	231b      	movs	r3, #27
 8005fe2:	18fb      	adds	r3, r7, r3
 8005fe4:	2200      	movs	r2, #0
 8005fe6:	569a      	ldrsb	r2, [r3, r2]
 8005fe8:	2325      	movs	r3, #37	; 0x25
 8005fea:	18fb      	adds	r3, r7, r3
 8005fec:	781b      	ldrb	r3, [r3, #0]
 8005fee:	18d3      	adds	r3, r2, r3
 8005ff0:	3b01      	subs	r3, #1
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	da0a      	bge.n	800600c <SpiritRadioSearchChannelBwME+0xec>
 8005ff6:	231b      	movs	r3, #27
 8005ff8:	18fb      	adds	r3, r7, r3
 8005ffa:	2200      	movs	r2, #0
 8005ffc:	569a      	ldrsb	r2, [r3, r2]
 8005ffe:	2325      	movs	r3, #37	; 0x25
 8006000:	18fb      	adds	r3, r7, r3
 8006002:	781b      	ldrb	r3, [r3, #0]
 8006004:	18d3      	adds	r3, r2, r3
 8006006:	3b01      	subs	r3, #1
 8006008:	2b59      	cmp	r3, #89	; 0x59
 800600a:	dc20      	bgt.n	800604e <SpiritRadioSearchChannelBwME+0x12e>
      {
        chfltCalculation[j] = lBandwidth - (uint32_t)((s_vectnBandwidth26M[i_tmp+j-1]*lChfltFactor)/2600);
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	b29c      	uxth	r4, r3
 8006010:	231b      	movs	r3, #27
 8006012:	18fb      	adds	r3, r7, r3
 8006014:	2200      	movs	r2, #0
 8006016:	569a      	ldrsb	r2, [r3, r2]
 8006018:	2525      	movs	r5, #37	; 0x25
 800601a:	197b      	adds	r3, r7, r5
 800601c:	781b      	ldrb	r3, [r3, #0]
 800601e:	18d3      	adds	r3, r2, r3
 8006020:	1e5a      	subs	r2, r3, #1
 8006022:	4b42      	ldr	r3, [pc, #264]	; (800612c <SpiritRadioSearchChannelBwME+0x20c>)
 8006024:	0052      	lsls	r2, r2, #1
 8006026:	5ad3      	ldrh	r3, [r2, r3]
 8006028:	001a      	movs	r2, r3
 800602a:	69fb      	ldr	r3, [r7, #28]
 800602c:	4353      	muls	r3, r2
 800602e:	4940      	ldr	r1, [pc, #256]	; (8006130 <SpiritRadioSearchChannelBwME+0x210>)
 8006030:	0018      	movs	r0, r3
 8006032:	f7fa f869 	bl	8000108 <__udivsi3>
 8006036:	0003      	movs	r3, r0
 8006038:	b29b      	uxth	r3, r3
 800603a:	1ae3      	subs	r3, r4, r3
 800603c:	b299      	uxth	r1, r3
 800603e:	197b      	adds	r3, r7, r5
 8006040:	781a      	ldrb	r2, [r3, #0]
 8006042:	b209      	sxth	r1, r1
 8006044:	2314      	movs	r3, #20
 8006046:	18fb      	adds	r3, r7, r3
 8006048:	0052      	lsls	r2, r2, #1
 800604a:	52d1      	strh	r1, [r2, r3]
 800604c:	e007      	b.n	800605e <SpiritRadioSearchChannelBwME+0x13e>
      }
      else
      {
        chfltCalculation[j] = 0x7FFF;
 800604e:	2325      	movs	r3, #37	; 0x25
 8006050:	18fb      	adds	r3, r7, r3
 8006052:	781a      	ldrb	r2, [r3, #0]
 8006054:	2314      	movs	r3, #20
 8006056:	18fb      	adds	r3, r7, r3
 8006058:	0052      	lsls	r2, r2, #1
 800605a:	4936      	ldr	r1, [pc, #216]	; (8006134 <SpiritRadioSearchChannelBwME+0x214>)
 800605c:	52d1      	strh	r1, [r2, r3]
    for(uint8_t j=0;j<3;j++) 
 800605e:	2125      	movs	r1, #37	; 0x25
 8006060:	187b      	adds	r3, r7, r1
 8006062:	781a      	ldrb	r2, [r3, #0]
 8006064:	187b      	adds	r3, r7, r1
 8006066:	3201      	adds	r2, #1
 8006068:	701a      	strb	r2, [r3, #0]
 800606a:	2325      	movs	r3, #37	; 0x25
 800606c:	18fb      	adds	r3, r7, r3
 800606e:	781b      	ldrb	r3, [r3, #0]
 8006070:	2b02      	cmp	r3, #2
 8006072:	d9b5      	bls.n	8005fe0 <SpiritRadioSearchChannelBwME+0xc0>
      }
    }
    uint16_t chfltDelta = 0xFFFF;
 8006074:	2322      	movs	r3, #34	; 0x22
 8006076:	18fb      	adds	r3, r7, r3
 8006078:	2201      	movs	r2, #1
 800607a:	4252      	negs	r2, r2
 800607c:	801a      	strh	r2, [r3, #0]
    
    for(uint8_t j=0;j<3;j++)
 800607e:	2321      	movs	r3, #33	; 0x21
 8006080:	18fb      	adds	r3, r7, r3
 8006082:	2200      	movs	r2, #0
 8006084:	701a      	strb	r2, [r3, #0]
 8006086:	e02d      	b.n	80060e4 <SpiritRadioSearchChannelBwME+0x1c4>
    {
      if(S_ABS(chfltCalculation[j])<chfltDelta)
 8006088:	2321      	movs	r3, #33	; 0x21
 800608a:	18fb      	adds	r3, r7, r3
 800608c:	781a      	ldrb	r2, [r3, #0]
 800608e:	2314      	movs	r3, #20
 8006090:	18fb      	adds	r3, r7, r3
 8006092:	0052      	lsls	r2, r2, #1
 8006094:	5ed3      	ldrsh	r3, [r2, r3]
 8006096:	17d9      	asrs	r1, r3, #31
 8006098:	185a      	adds	r2, r3, r1
 800609a:	404a      	eors	r2, r1
 800609c:	2322      	movs	r3, #34	; 0x22
 800609e:	18fb      	adds	r3, r7, r3
 80060a0:	881b      	ldrh	r3, [r3, #0]
 80060a2:	429a      	cmp	r2, r3
 80060a4:	da18      	bge.n	80060d8 <SpiritRadioSearchChannelBwME+0x1b8>
      {
        chfltDelta = S_ABS(chfltCalculation[j]);
 80060a6:	2121      	movs	r1, #33	; 0x21
 80060a8:	187b      	adds	r3, r7, r1
 80060aa:	781a      	ldrb	r2, [r3, #0]
 80060ac:	2314      	movs	r3, #20
 80060ae:	18fb      	adds	r3, r7, r3
 80060b0:	0052      	lsls	r2, r2, #1
 80060b2:	5ed3      	ldrsh	r3, [r2, r3]
 80060b4:	17d8      	asrs	r0, r3, #31
 80060b6:	181a      	adds	r2, r3, r0
 80060b8:	4042      	eors	r2, r0
 80060ba:	2322      	movs	r3, #34	; 0x22
 80060bc:	18fb      	adds	r3, r7, r3
 80060be:	801a      	strh	r2, [r3, #0]
        i=i_tmp+j-1;
 80060c0:	231b      	movs	r3, #27
 80060c2:	18fb      	adds	r3, r7, r3
 80060c4:	781a      	ldrb	r2, [r3, #0]
 80060c6:	187b      	adds	r3, r7, r1
 80060c8:	781b      	ldrb	r3, [r3, #0]
 80060ca:	18d3      	adds	r3, r2, r3
 80060cc:	b2db      	uxtb	r3, r3
 80060ce:	3b01      	subs	r3, #1
 80060d0:	b2da      	uxtb	r2, r3
 80060d2:	2327      	movs	r3, #39	; 0x27
 80060d4:	18fb      	adds	r3, r7, r3
 80060d6:	701a      	strb	r2, [r3, #0]
    for(uint8_t j=0;j<3;j++)
 80060d8:	2121      	movs	r1, #33	; 0x21
 80060da:	187b      	adds	r3, r7, r1
 80060dc:	781a      	ldrb	r2, [r3, #0]
 80060de:	187b      	adds	r3, r7, r1
 80060e0:	3201      	adds	r2, #1
 80060e2:	701a      	strb	r2, [r3, #0]
 80060e4:	2321      	movs	r3, #33	; 0x21
 80060e6:	18fb      	adds	r3, r7, r3
 80060e8:	781b      	ldrb	r3, [r3, #0]
 80060ea:	2b02      	cmp	r3, #2
 80060ec:	d9cc      	bls.n	8006088 <SpiritRadioSearchChannelBwME+0x168>
      }    
    }
  }
  (*pcE) = (uint8_t)(i/9);
 80060ee:	2427      	movs	r4, #39	; 0x27
 80060f0:	193b      	adds	r3, r7, r4
 80060f2:	781b      	ldrb	r3, [r3, #0]
 80060f4:	b25b      	sxtb	r3, r3
 80060f6:	2109      	movs	r1, #9
 80060f8:	0018      	movs	r0, r3
 80060fa:	f7fa f88f 	bl	800021c <__divsi3>
 80060fe:	0003      	movs	r3, r0
 8006100:	b25b      	sxtb	r3, r3
 8006102:	b2da      	uxtb	r2, r3
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	701a      	strb	r2, [r3, #0]
  (*pcM) = (uint8_t)(i%9);
 8006108:	193b      	adds	r3, r7, r4
 800610a:	781b      	ldrb	r3, [r3, #0]
 800610c:	b25b      	sxtb	r3, r3
 800610e:	2109      	movs	r1, #9
 8006110:	0018      	movs	r0, r3
 8006112:	f7fa f969 	bl	80003e8 <__aeabi_idivmod>
 8006116:	000b      	movs	r3, r1
 8006118:	b25b      	sxtb	r3, r3
 800611a:	b2da      	uxtb	r2, r3
 800611c:	68bb      	ldr	r3, [r7, #8]
 800611e:	701a      	strb	r2, [r3, #0]
  
}
 8006120:	46c0      	nop			; (mov r8, r8)
 8006122:	46bd      	mov	sp, r7
 8006124:	b00a      	add	sp, #40	; 0x28
 8006126:	bdb0      	pop	{r4, r5, r7, pc}
 8006128:	200002e4 	.word	0x200002e4
 800612c:	0800b280 	.word	0x0800b280
 8006130:	00000a28 	.word	0x00000a28
 8006134:	00007fff 	.word	0x00007fff

08006138 <SpiritRadioSearchFreqDevME>:
* @param  pcM pointer to the returned mantissa value.
* @param  pcE pointer to the returned exponent value.
* @retval None.
*/
void SpiritRadioSearchFreqDevME(uint32_t lFDev, uint8_t* pcM, uint8_t* pcE)
{
 8006138:	b5b0      	push	{r4, r5, r7, lr}
 800613a:	b08a      	sub	sp, #40	; 0x28
 800613c:	af00      	add	r7, sp, #0
 800613e:	60f8      	str	r0, [r7, #12]
 8006140:	60b9      	str	r1, [r7, #8]
 8006142:	607a      	str	r2, [r7, #4]
  uint8_t i;
  uint32_t a,bp,b=0;
 8006144:	2300      	movs	r3, #0
 8006146:	61fb      	str	r3, [r7, #28]
  float xtalDivtmp=(float)s_lXtalFrequency/(((uint32_t)1)<<18);
 8006148:	4b58      	ldr	r3, [pc, #352]	; (80062ac <SpiritRadioSearchFreqDevME+0x174>)
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	0018      	movs	r0, r3
 800614e:	f7fb f9b3 	bl	80014b8 <__aeabi_ui2f>
 8006152:	1c03      	adds	r3, r0, #0
 8006154:	2191      	movs	r1, #145	; 0x91
 8006156:	05c9      	lsls	r1, r1, #23
 8006158:	1c18      	adds	r0, r3, #0
 800615a:	f7fa fc75 	bl	8000a48 <__aeabi_fdiv>
 800615e:	1c03      	adds	r3, r0, #0
 8006160:	61bb      	str	r3, [r7, #24]
  
  /* Check the parameters */
  s_assert_param(IS_F_DEV(lFDev,s_lXtalFrequency));
  
  for(i=0;i<10;i++)
 8006162:	2327      	movs	r3, #39	; 0x27
 8006164:	18fb      	adds	r3, r7, r3
 8006166:	2200      	movs	r2, #0
 8006168:	701a      	strb	r2, [r3, #0]
 800616a:	e02b      	b.n	80061c4 <SpiritRadioSearchFreqDevME+0x8c>
  {
    a=(uint32_t)(xtalDivtmp*(uint32_t)(7.5*(1<<i)));
 800616c:	2327      	movs	r3, #39	; 0x27
 800616e:	18fb      	adds	r3, r7, r3
 8006170:	781b      	ldrb	r3, [r3, #0]
 8006172:	2201      	movs	r2, #1
 8006174:	409a      	lsls	r2, r3
 8006176:	0013      	movs	r3, r2
 8006178:	0018      	movs	r0, r3
 800617a:	f7fc fef3 	bl	8002f64 <__aeabi_i2d>
 800617e:	2200      	movs	r2, #0
 8006180:	4b4b      	ldr	r3, [pc, #300]	; (80062b0 <SpiritRadioSearchFreqDevME+0x178>)
 8006182:	f7fc f8ff 	bl	8002384 <__aeabi_dmul>
 8006186:	0003      	movs	r3, r0
 8006188:	000c      	movs	r4, r1
 800618a:	0018      	movs	r0, r3
 800618c:	0021      	movs	r1, r4
 800618e:	f7fa f9e1 	bl	8000554 <__aeabi_d2uiz>
 8006192:	0003      	movs	r3, r0
 8006194:	0018      	movs	r0, r3
 8006196:	f7fb f98f 	bl	80014b8 <__aeabi_ui2f>
 800619a:	1c03      	adds	r3, r0, #0
 800619c:	69b9      	ldr	r1, [r7, #24]
 800619e:	1c18      	adds	r0, r3, #0
 80061a0:	f7fa fe2a 	bl	8000df8 <__aeabi_fmul>
 80061a4:	1c03      	adds	r3, r0, #0
 80061a6:	1c18      	adds	r0, r3, #0
 80061a8:	f7fa f9bc 	bl	8000524 <__aeabi_f2uiz>
 80061ac:	0003      	movs	r3, r0
 80061ae:	617b      	str	r3, [r7, #20]
    if(lFDev<a)
 80061b0:	68fa      	ldr	r2, [r7, #12]
 80061b2:	697b      	ldr	r3, [r7, #20]
 80061b4:	429a      	cmp	r2, r3
 80061b6:	d30b      	bcc.n	80061d0 <SpiritRadioSearchFreqDevME+0x98>
  for(i=0;i<10;i++)
 80061b8:	2127      	movs	r1, #39	; 0x27
 80061ba:	187b      	adds	r3, r7, r1
 80061bc:	781a      	ldrb	r2, [r3, #0]
 80061be:	187b      	adds	r3, r7, r1
 80061c0:	3201      	adds	r2, #1
 80061c2:	701a      	strb	r2, [r3, #0]
 80061c4:	2327      	movs	r3, #39	; 0x27
 80061c6:	18fb      	adds	r3, r7, r3
 80061c8:	781b      	ldrb	r3, [r3, #0]
 80061ca:	2b09      	cmp	r3, #9
 80061cc:	d9ce      	bls.n	800616c <SpiritRadioSearchFreqDevME+0x34>
 80061ce:	e000      	b.n	80061d2 <SpiritRadioSearchFreqDevME+0x9a>
      break;
 80061d0:	46c0      	nop			; (mov r8, r8)
  }
  (*pcE) = i;
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	2127      	movs	r1, #39	; 0x27
 80061d6:	187a      	adds	r2, r7, r1
 80061d8:	7812      	ldrb	r2, [r2, #0]
 80061da:	701a      	strb	r2, [r3, #0]
  
  for(i=0;i<8;i++)
 80061dc:	187b      	adds	r3, r7, r1
 80061de:	2200      	movs	r2, #0
 80061e0:	701a      	strb	r2, [r3, #0]
 80061e2:	e045      	b.n	8006270 <SpiritRadioSearchFreqDevME+0x138>
  {
    bp=b;
 80061e4:	69fb      	ldr	r3, [r7, #28]
 80061e6:	623b      	str	r3, [r7, #32]
    b=(uint32_t)(xtalDivtmp*(uint32_t)((8.0+i)/2*(1<<(*pcE))));
 80061e8:	2327      	movs	r3, #39	; 0x27
 80061ea:	18fb      	adds	r3, r7, r3
 80061ec:	781b      	ldrb	r3, [r3, #0]
 80061ee:	0018      	movs	r0, r3
 80061f0:	f7fc feb8 	bl	8002f64 <__aeabi_i2d>
 80061f4:	2200      	movs	r2, #0
 80061f6:	4b2f      	ldr	r3, [pc, #188]	; (80062b4 <SpiritRadioSearchFreqDevME+0x17c>)
 80061f8:	f7fb f99e 	bl	8001538 <__aeabi_dadd>
 80061fc:	0003      	movs	r3, r0
 80061fe:	000c      	movs	r4, r1
 8006200:	0018      	movs	r0, r3
 8006202:	0021      	movs	r1, r4
 8006204:	2200      	movs	r2, #0
 8006206:	2380      	movs	r3, #128	; 0x80
 8006208:	05db      	lsls	r3, r3, #23
 800620a:	f7fb fcb1 	bl	8001b70 <__aeabi_ddiv>
 800620e:	0003      	movs	r3, r0
 8006210:	000c      	movs	r4, r1
 8006212:	0025      	movs	r5, r4
 8006214:	001c      	movs	r4, r3
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	781b      	ldrb	r3, [r3, #0]
 800621a:	001a      	movs	r2, r3
 800621c:	2301      	movs	r3, #1
 800621e:	4093      	lsls	r3, r2
 8006220:	0018      	movs	r0, r3
 8006222:	f7fc fe9f 	bl	8002f64 <__aeabi_i2d>
 8006226:	0002      	movs	r2, r0
 8006228:	000b      	movs	r3, r1
 800622a:	0020      	movs	r0, r4
 800622c:	0029      	movs	r1, r5
 800622e:	f7fc f8a9 	bl	8002384 <__aeabi_dmul>
 8006232:	0003      	movs	r3, r0
 8006234:	000c      	movs	r4, r1
 8006236:	0018      	movs	r0, r3
 8006238:	0021      	movs	r1, r4
 800623a:	f7fa f98b 	bl	8000554 <__aeabi_d2uiz>
 800623e:	0003      	movs	r3, r0
 8006240:	0018      	movs	r0, r3
 8006242:	f7fb f939 	bl	80014b8 <__aeabi_ui2f>
 8006246:	1c03      	adds	r3, r0, #0
 8006248:	69b9      	ldr	r1, [r7, #24]
 800624a:	1c18      	adds	r0, r3, #0
 800624c:	f7fa fdd4 	bl	8000df8 <__aeabi_fmul>
 8006250:	1c03      	adds	r3, r0, #0
 8006252:	1c18      	adds	r0, r3, #0
 8006254:	f7fa f966 	bl	8000524 <__aeabi_f2uiz>
 8006258:	0003      	movs	r3, r0
 800625a:	61fb      	str	r3, [r7, #28]
    if(lFDev<b)
 800625c:	68fa      	ldr	r2, [r7, #12]
 800625e:	69fb      	ldr	r3, [r7, #28]
 8006260:	429a      	cmp	r2, r3
 8006262:	d30b      	bcc.n	800627c <SpiritRadioSearchFreqDevME+0x144>
  for(i=0;i<8;i++)
 8006264:	2127      	movs	r1, #39	; 0x27
 8006266:	187b      	adds	r3, r7, r1
 8006268:	781a      	ldrb	r2, [r3, #0]
 800626a:	187b      	adds	r3, r7, r1
 800626c:	3201      	adds	r2, #1
 800626e:	701a      	strb	r2, [r3, #0]
 8006270:	2327      	movs	r3, #39	; 0x27
 8006272:	18fb      	adds	r3, r7, r3
 8006274:	781b      	ldrb	r3, [r3, #0]
 8006276:	2b07      	cmp	r3, #7
 8006278:	d9b4      	bls.n	80061e4 <SpiritRadioSearchFreqDevME+0xac>
 800627a:	e000      	b.n	800627e <SpiritRadioSearchFreqDevME+0x146>
      break;
 800627c:	46c0      	nop			; (mov r8, r8)
  }
  
  (*pcM)=i;
 800627e:	68bb      	ldr	r3, [r7, #8]
 8006280:	2227      	movs	r2, #39	; 0x27
 8006282:	18ba      	adds	r2, r7, r2
 8006284:	7812      	ldrb	r2, [r2, #0]
 8006286:	701a      	strb	r2, [r3, #0]
  if((lFDev-bp)<(b-lFDev))
 8006288:	68fa      	ldr	r2, [r7, #12]
 800628a:	6a3b      	ldr	r3, [r7, #32]
 800628c:	1ad2      	subs	r2, r2, r3
 800628e:	69f9      	ldr	r1, [r7, #28]
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	1acb      	subs	r3, r1, r3
 8006294:	429a      	cmp	r2, r3
 8006296:	d205      	bcs.n	80062a4 <SpiritRadioSearchFreqDevME+0x16c>
    (*pcM)--;
 8006298:	68bb      	ldr	r3, [r7, #8]
 800629a:	781b      	ldrb	r3, [r3, #0]
 800629c:	3b01      	subs	r3, #1
 800629e:	b2da      	uxtb	r2, r3
 80062a0:	68bb      	ldr	r3, [r7, #8]
 80062a2:	701a      	strb	r2, [r3, #0]
  
}
 80062a4:	46c0      	nop			; (mov r8, r8)
 80062a6:	46bd      	mov	sp, r7
 80062a8:	b00a      	add	sp, #40	; 0x28
 80062aa:	bdb0      	pop	{r4, r5, r7, pc}
 80062ac:	200002e4 	.word	0x200002e4
 80062b0:	401e0000 	.word	0x401e0000
 80062b4:	40200000 	.word	0x40200000

080062b8 <SpiritRadioGetdBm2Reg>:
* @retval Register value as byte.
* @note The power interpolation curves used by this function have been extracted
*       by measurements done on the divisional evaluation boards.
*/
uint8_t SpiritRadioGetdBm2Reg(uint32_t lFBase, float fPowerdBm)
{
 80062b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80062ba:	b085      	sub	sp, #20
 80062bc:	af00      	add	r7, sp, #0
 80062be:	6078      	str	r0, [r7, #4]
 80062c0:	6039      	str	r1, [r7, #0]
  uint8_t i;
  uint8_t j=0;
 80062c2:	230e      	movs	r3, #14
 80062c4:	18fb      	adds	r3, r7, r3
 80062c6:	2200      	movs	r2, #0
 80062c8:	701a      	strb	r2, [r3, #0]
  float fReg;
  
  if(IS_FREQUENCY_BAND_HIGH(lFBase))
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	4a7f      	ldr	r2, [pc, #508]	; (80064cc <SpiritRadioGetdBm2Reg+0x214>)
 80062ce:	4293      	cmp	r3, r2
 80062d0:	d910      	bls.n	80062f4 <SpiritRadioGetdBm2Reg+0x3c>
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	4a7e      	ldr	r2, [pc, #504]	; (80064d0 <SpiritRadioGetdBm2Reg+0x218>)
 80062d6:	4293      	cmp	r3, r2
 80062d8:	d80c      	bhi.n	80062f4 <SpiritRadioGetdBm2Reg+0x3c>
  {
    i=0;
 80062da:	230f      	movs	r3, #15
 80062dc:	18fb      	adds	r3, r7, r3
 80062de:	2200      	movs	r2, #0
 80062e0:	701a      	strb	r2, [r3, #0]
    if(lFBase<900000000) i=1;// 868   
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	4a7b      	ldr	r2, [pc, #492]	; (80064d4 <SpiritRadioGetdBm2Reg+0x21c>)
 80062e6:	4293      	cmp	r3, r2
 80062e8:	d82a      	bhi.n	8006340 <SpiritRadioGetdBm2Reg+0x88>
 80062ea:	230f      	movs	r3, #15
 80062ec:	18fb      	adds	r3, r7, r3
 80062ee:	2201      	movs	r2, #1
 80062f0:	701a      	strb	r2, [r3, #0]
 80062f2:	e025      	b.n	8006340 <SpiritRadioGetdBm2Reg+0x88>
  }
  else if(IS_FREQUENCY_BAND_MIDDLE(lFBase))
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	4a78      	ldr	r2, [pc, #480]	; (80064d8 <SpiritRadioGetdBm2Reg+0x220>)
 80062f8:	4293      	cmp	r3, r2
 80062fa:	d908      	bls.n	800630e <SpiritRadioGetdBm2Reg+0x56>
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	4a77      	ldr	r2, [pc, #476]	; (80064dc <SpiritRadioGetdBm2Reg+0x224>)
 8006300:	4293      	cmp	r3, r2
 8006302:	d804      	bhi.n	800630e <SpiritRadioGetdBm2Reg+0x56>
  {
    i=2;
 8006304:	230f      	movs	r3, #15
 8006306:	18fb      	adds	r3, r7, r3
 8006308:	2202      	movs	r2, #2
 800630a:	701a      	strb	r2, [r3, #0]
 800630c:	e018      	b.n	8006340 <SpiritRadioGetdBm2Reg+0x88>
  }
  else if(IS_FREQUENCY_BAND_LOW(lFBase))
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	4a73      	ldr	r2, [pc, #460]	; (80064e0 <SpiritRadioGetdBm2Reg+0x228>)
 8006312:	4293      	cmp	r3, r2
 8006314:	d908      	bls.n	8006328 <SpiritRadioGetdBm2Reg+0x70>
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	4a72      	ldr	r2, [pc, #456]	; (80064e4 <SpiritRadioGetdBm2Reg+0x22c>)
 800631a:	4293      	cmp	r3, r2
 800631c:	d804      	bhi.n	8006328 <SpiritRadioGetdBm2Reg+0x70>
  {
    i=3;
 800631e:	230f      	movs	r3, #15
 8006320:	18fb      	adds	r3, r7, r3
 8006322:	2203      	movs	r2, #3
 8006324:	701a      	strb	r2, [r3, #0]
 8006326:	e00b      	b.n	8006340 <SpiritRadioGetdBm2Reg+0x88>
  }
  else if(IS_FREQUENCY_BAND_VERY_LOW(lFBase))
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	4a6f      	ldr	r2, [pc, #444]	; (80064e8 <SpiritRadioGetdBm2Reg+0x230>)
 800632c:	4293      	cmp	r3, r2
 800632e:	d907      	bls.n	8006340 <SpiritRadioGetdBm2Reg+0x88>
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	4a6e      	ldr	r2, [pc, #440]	; (80064ec <SpiritRadioGetdBm2Reg+0x234>)
 8006334:	4293      	cmp	r3, r2
 8006336:	d803      	bhi.n	8006340 <SpiritRadioGetdBm2Reg+0x88>
  {
    i=4;
 8006338:	230f      	movs	r3, #15
 800633a:	18fb      	adds	r3, r7, r3
 800633c:	2204      	movs	r2, #4
 800633e:	701a      	strb	r2, [r3, #0]
  }
  
  j=1;
 8006340:	230e      	movs	r3, #14
 8006342:	18fb      	adds	r3, r7, r3
 8006344:	2201      	movs	r2, #1
 8006346:	701a      	strb	r2, [r3, #0]
  if(fPowerdBm>0 && 13.0f/fPowerFactors[i][2]-fPowerFactors[i][3]/fPowerFactors[i][2]<fPowerdBm) /* #1035-D */
 8006348:	2100      	movs	r1, #0
 800634a:	6838      	ldr	r0, [r7, #0]
 800634c:	f7fa f8b6 	bl	80004bc <__aeabi_fcmpgt>
 8006350:	1e03      	subs	r3, r0, #0
 8006352:	d038      	beq.n	80063c6 <SpiritRadioGetdBm2Reg+0x10e>
 8006354:	250f      	movs	r5, #15
 8006356:	197b      	adds	r3, r7, r5
 8006358:	781a      	ldrb	r2, [r3, #0]
 800635a:	4965      	ldr	r1, [pc, #404]	; (80064f0 <SpiritRadioGetdBm2Reg+0x238>)
 800635c:	0013      	movs	r3, r2
 800635e:	005b      	lsls	r3, r3, #1
 8006360:	189b      	adds	r3, r3, r2
 8006362:	00db      	lsls	r3, r3, #3
 8006364:	18cb      	adds	r3, r1, r3
 8006366:	3308      	adds	r3, #8
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	1c19      	adds	r1, r3, #0
 800636c:	4861      	ldr	r0, [pc, #388]	; (80064f4 <SpiritRadioGetdBm2Reg+0x23c>)
 800636e:	f7fa fb6b 	bl	8000a48 <__aeabi_fdiv>
 8006372:	1c03      	adds	r3, r0, #0
 8006374:	1c1c      	adds	r4, r3, #0
 8006376:	197b      	adds	r3, r7, r5
 8006378:	781a      	ldrb	r2, [r3, #0]
 800637a:	495d      	ldr	r1, [pc, #372]	; (80064f0 <SpiritRadioGetdBm2Reg+0x238>)
 800637c:	0013      	movs	r3, r2
 800637e:	005b      	lsls	r3, r3, #1
 8006380:	189b      	adds	r3, r3, r2
 8006382:	00db      	lsls	r3, r3, #3
 8006384:	18cb      	adds	r3, r1, r3
 8006386:	330c      	adds	r3, #12
 8006388:	6818      	ldr	r0, [r3, #0]
 800638a:	197b      	adds	r3, r7, r5
 800638c:	781a      	ldrb	r2, [r3, #0]
 800638e:	4958      	ldr	r1, [pc, #352]	; (80064f0 <SpiritRadioGetdBm2Reg+0x238>)
 8006390:	0013      	movs	r3, r2
 8006392:	005b      	lsls	r3, r3, #1
 8006394:	189b      	adds	r3, r3, r2
 8006396:	00db      	lsls	r3, r3, #3
 8006398:	18cb      	adds	r3, r1, r3
 800639a:	3308      	adds	r3, #8
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	1c19      	adds	r1, r3, #0
 80063a0:	f7fa fb52 	bl	8000a48 <__aeabi_fdiv>
 80063a4:	1c03      	adds	r3, r0, #0
 80063a6:	1c19      	adds	r1, r3, #0
 80063a8:	1c20      	adds	r0, r4, #0
 80063aa:	f7fa fe57 	bl	800105c <__aeabi_fsub>
 80063ae:	1c03      	adds	r3, r0, #0
 80063b0:	1c19      	adds	r1, r3, #0
 80063b2:	6838      	ldr	r0, [r7, #0]
 80063b4:	f7fa f882 	bl	80004bc <__aeabi_fcmpgt>
 80063b8:	1e03      	subs	r3, r0, #0
 80063ba:	d004      	beq.n	80063c6 <SpiritRadioGetdBm2Reg+0x10e>
      j=0;
 80063bc:	230e      	movs	r3, #14
 80063be:	18fb      	adds	r3, r7, r3
 80063c0:	2200      	movs	r2, #0
 80063c2:	701a      	strb	r2, [r3, #0]
 80063c4:	e03d      	b.n	8006442 <SpiritRadioGetdBm2Reg+0x18a>
  else if(fPowerdBm<=0 && 40.0f/fPowerFactors[i][2]-fPowerFactors[i][3]/fPowerFactors[i][2]>fPowerdBm) /* #1035-D */
 80063c6:	2100      	movs	r1, #0
 80063c8:	6838      	ldr	r0, [r7, #0]
 80063ca:	f7fa f86d 	bl	80004a8 <__aeabi_fcmple>
 80063ce:	1e03      	subs	r3, r0, #0
 80063d0:	d037      	beq.n	8006442 <SpiritRadioGetdBm2Reg+0x18a>
 80063d2:	250f      	movs	r5, #15
 80063d4:	197b      	adds	r3, r7, r5
 80063d6:	781a      	ldrb	r2, [r3, #0]
 80063d8:	4945      	ldr	r1, [pc, #276]	; (80064f0 <SpiritRadioGetdBm2Reg+0x238>)
 80063da:	0013      	movs	r3, r2
 80063dc:	005b      	lsls	r3, r3, #1
 80063de:	189b      	adds	r3, r3, r2
 80063e0:	00db      	lsls	r3, r3, #3
 80063e2:	18cb      	adds	r3, r1, r3
 80063e4:	3308      	adds	r3, #8
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	1c19      	adds	r1, r3, #0
 80063ea:	4843      	ldr	r0, [pc, #268]	; (80064f8 <SpiritRadioGetdBm2Reg+0x240>)
 80063ec:	f7fa fb2c 	bl	8000a48 <__aeabi_fdiv>
 80063f0:	1c03      	adds	r3, r0, #0
 80063f2:	1c1c      	adds	r4, r3, #0
 80063f4:	197b      	adds	r3, r7, r5
 80063f6:	781a      	ldrb	r2, [r3, #0]
 80063f8:	493d      	ldr	r1, [pc, #244]	; (80064f0 <SpiritRadioGetdBm2Reg+0x238>)
 80063fa:	0013      	movs	r3, r2
 80063fc:	005b      	lsls	r3, r3, #1
 80063fe:	189b      	adds	r3, r3, r2
 8006400:	00db      	lsls	r3, r3, #3
 8006402:	18cb      	adds	r3, r1, r3
 8006404:	330c      	adds	r3, #12
 8006406:	6818      	ldr	r0, [r3, #0]
 8006408:	197b      	adds	r3, r7, r5
 800640a:	781a      	ldrb	r2, [r3, #0]
 800640c:	4938      	ldr	r1, [pc, #224]	; (80064f0 <SpiritRadioGetdBm2Reg+0x238>)
 800640e:	0013      	movs	r3, r2
 8006410:	005b      	lsls	r3, r3, #1
 8006412:	189b      	adds	r3, r3, r2
 8006414:	00db      	lsls	r3, r3, #3
 8006416:	18cb      	adds	r3, r1, r3
 8006418:	3308      	adds	r3, #8
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	1c19      	adds	r1, r3, #0
 800641e:	f7fa fb13 	bl	8000a48 <__aeabi_fdiv>
 8006422:	1c03      	adds	r3, r0, #0
 8006424:	1c19      	adds	r1, r3, #0
 8006426:	1c20      	adds	r0, r4, #0
 8006428:	f7fa fe18 	bl	800105c <__aeabi_fsub>
 800642c:	1c03      	adds	r3, r0, #0
 800642e:	1c19      	adds	r1, r3, #0
 8006430:	6838      	ldr	r0, [r7, #0]
 8006432:	f7fa f82f 	bl	8000494 <__aeabi_fcmplt>
 8006436:	1e03      	subs	r3, r0, #0
 8006438:	d003      	beq.n	8006442 <SpiritRadioGetdBm2Reg+0x18a>
      j=2;
 800643a:	230e      	movs	r3, #14
 800643c:	18fb      	adds	r3, r7, r3
 800643e:	2202      	movs	r2, #2
 8006440:	701a      	strb	r2, [r3, #0]

  fReg=fPowerFactors[i][2*j]*fPowerdBm+fPowerFactors[i][2*j+1];
 8006442:	250f      	movs	r5, #15
 8006444:	197b      	adds	r3, r7, r5
 8006446:	781a      	ldrb	r2, [r3, #0]
 8006448:	260e      	movs	r6, #14
 800644a:	19bb      	adds	r3, r7, r6
 800644c:	781b      	ldrb	r3, [r3, #0]
 800644e:	0058      	lsls	r0, r3, #1
 8006450:	4927      	ldr	r1, [pc, #156]	; (80064f0 <SpiritRadioGetdBm2Reg+0x238>)
 8006452:	0013      	movs	r3, r2
 8006454:	005b      	lsls	r3, r3, #1
 8006456:	189b      	adds	r3, r3, r2
 8006458:	005b      	lsls	r3, r3, #1
 800645a:	181b      	adds	r3, r3, r0
 800645c:	009b      	lsls	r3, r3, #2
 800645e:	585b      	ldr	r3, [r3, r1]
 8006460:	6839      	ldr	r1, [r7, #0]
 8006462:	1c18      	adds	r0, r3, #0
 8006464:	f7fa fcc8 	bl	8000df8 <__aeabi_fmul>
 8006468:	1c03      	adds	r3, r0, #0
 800646a:	1c1c      	adds	r4, r3, #0
 800646c:	197b      	adds	r3, r7, r5
 800646e:	781a      	ldrb	r2, [r3, #0]
 8006470:	19bb      	adds	r3, r7, r6
 8006472:	781b      	ldrb	r3, [r3, #0]
 8006474:	005b      	lsls	r3, r3, #1
 8006476:	1c58      	adds	r0, r3, #1
 8006478:	491d      	ldr	r1, [pc, #116]	; (80064f0 <SpiritRadioGetdBm2Reg+0x238>)
 800647a:	0013      	movs	r3, r2
 800647c:	005b      	lsls	r3, r3, #1
 800647e:	189b      	adds	r3, r3, r2
 8006480:	005b      	lsls	r3, r3, #1
 8006482:	181b      	adds	r3, r3, r0
 8006484:	009b      	lsls	r3, r3, #2
 8006486:	585b      	ldr	r3, [r3, r1]
 8006488:	1c19      	adds	r1, r3, #0
 800648a:	1c20      	adds	r0, r4, #0
 800648c:	f7fa f942 	bl	8000714 <__aeabi_fadd>
 8006490:	1c03      	adds	r3, r0, #0
 8006492:	60bb      	str	r3, [r7, #8]
  
  if(fReg<1)
 8006494:	21fe      	movs	r1, #254	; 0xfe
 8006496:	0589      	lsls	r1, r1, #22
 8006498:	68b8      	ldr	r0, [r7, #8]
 800649a:	f7f9 fffb 	bl	8000494 <__aeabi_fcmplt>
 800649e:	1e03      	subs	r3, r0, #0
 80064a0:	d003      	beq.n	80064aa <SpiritRadioGetdBm2Reg+0x1f2>
    fReg=1;
 80064a2:	23fe      	movs	r3, #254	; 0xfe
 80064a4:	059b      	lsls	r3, r3, #22
 80064a6:	60bb      	str	r3, [r7, #8]
 80064a8:	e007      	b.n	80064ba <SpiritRadioGetdBm2Reg+0x202>
  else if(fReg>90) 
 80064aa:	4914      	ldr	r1, [pc, #80]	; (80064fc <SpiritRadioGetdBm2Reg+0x244>)
 80064ac:	68b8      	ldr	r0, [r7, #8]
 80064ae:	f7fa f805 	bl	80004bc <__aeabi_fcmpgt>
 80064b2:	1e03      	subs	r3, r0, #0
 80064b4:	d001      	beq.n	80064ba <SpiritRadioGetdBm2Reg+0x202>
    fReg=90;
 80064b6:	4b11      	ldr	r3, [pc, #68]	; (80064fc <SpiritRadioGetdBm2Reg+0x244>)
 80064b8:	60bb      	str	r3, [r7, #8]
  
  return ((uint8_t)fReg);
 80064ba:	68b8      	ldr	r0, [r7, #8]
 80064bc:	f7fa f832 	bl	8000524 <__aeabi_f2uiz>
 80064c0:	0003      	movs	r3, r0
 80064c2:	b2db      	uxtb	r3, r3
}
 80064c4:	0018      	movs	r0, r3
 80064c6:	46bd      	mov	sp, r7
 80064c8:	b005      	add	sp, #20
 80064ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80064cc:	2e5f567f 	.word	0x2e5f567f
 80064d0:	390c2fe0 	.word	0x390c2fe0
 80064d4:	35a4e8ff 	.word	0x35a4e8ff
 80064d8:	1701e47f 	.word	0x1701e47f
 80064dc:	1c146a60 	.word	0x1c146a60
 80064e0:	11d260bf 	.word	0x11d260bf
 80064e4:	14ced7e0 	.word	0x14ced7e0
 80064e8:	08e18f3f 	.word	0x08e18f3f
 80064ec:	0a6fd060 	.word	0x0a6fd060
 80064f0:	0800b354 	.word	0x0800b354
 80064f4:	41500000 	.word	0x41500000
 80064f8:	42200000 	.word	0x42200000
 80064fc:	42b40000 	.word	0x42b40000

08006500 <SpiritRadioSetPALeveldBm>:
* @retval None.
* @note This function makes use of the @ref SpiritRadioGetdBm2Reg fcn to interpolate the 
*       power value.
*/
void SpiritRadioSetPALeveldBm(uint8_t cIndex, float fPowerdBm)
{
 8006500:	b590      	push	{r4, r7, lr}
 8006502:	b085      	sub	sp, #20
 8006504:	af00      	add	r7, sp, #0
 8006506:	0002      	movs	r2, r0
 8006508:	6039      	str	r1, [r7, #0]
 800650a:	1dfb      	adds	r3, r7, #7
 800650c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  s_assert_param(IS_PA_MAX_INDEX(cIndex));
  s_assert_param(IS_PAPOWER_DBM(fPowerdBm));
  
  /* interpolate the power level */
  paLevelValue=SpiritRadioGetdBm2Reg(SpiritRadioGetFrequencyBase(),fPowerdBm);
 800650e:	f7ff fbbd 	bl	8005c8c <SpiritRadioGetFrequencyBase>
 8006512:	0002      	movs	r2, r0
 8006514:	683b      	ldr	r3, [r7, #0]
 8006516:	1c19      	adds	r1, r3, #0
 8006518:	0010      	movs	r0, r2
 800651a:	f7ff fecd 	bl	80062b8 <SpiritRadioGetdBm2Reg>
 800651e:	0003      	movs	r3, r0
 8006520:	001a      	movs	r2, r3
 8006522:	200e      	movs	r0, #14
 8006524:	183b      	adds	r3, r7, r0
 8006526:	701a      	strb	r2, [r3, #0]

  /* Sets the base address */
  address=PA_POWER8_BASE+7-cIndex;
 8006528:	240f      	movs	r4, #15
 800652a:	193b      	adds	r3, r7, r4
 800652c:	1dfa      	adds	r2, r7, #7
 800652e:	7812      	ldrb	r2, [r2, #0]
 8006530:	2117      	movs	r1, #23
 8006532:	1a8a      	subs	r2, r1, r2
 8006534:	701a      	strb	r2, [r3, #0]
  
  /* Configures the PA_LEVEL register */
  g_xStatus = SpiritSpiWriteRegisters(address, 1, &paLevelValue);
 8006536:	183a      	adds	r2, r7, r0
 8006538:	193b      	adds	r3, r7, r4
 800653a:	781b      	ldrb	r3, [r3, #0]
 800653c:	2101      	movs	r1, #1
 800653e:	0018      	movs	r0, r3
 8006540:	f001 f8d6 	bl	80076f0 <RadioSpiWriteRegisters>
 8006544:	1c03      	adds	r3, r0, #0
 8006546:	1c1a      	adds	r2, r3, #0
 8006548:	4b05      	ldr	r3, [pc, #20]	; (8006560 <SpiritRadioSetPALeveldBm+0x60>)
 800654a:	b212      	sxth	r2, r2
 800654c:	1c11      	adds	r1, r2, #0
 800654e:	7019      	strb	r1, [r3, #0]
 8006550:	0412      	lsls	r2, r2, #16
 8006552:	0e12      	lsrs	r2, r2, #24
 8006554:	705a      	strb	r2, [r3, #1]
  
}
 8006556:	46c0      	nop			; (mov r8, r8)
 8006558:	46bd      	mov	sp, r7
 800655a:	b005      	add	sp, #20
 800655c:	bd90      	pop	{r4, r7, pc}
 800655e:	46c0      	nop			; (mov r8, r8)
 8006560:	2000042c 	.word	0x2000042c

08006564 <SpiritRadioSetPACwc>:
*         @arg LOAD_2_4_PF  2.4pF additional PA load capacitor
*         @arg LOAD_3_6_PF  3.6pF additional PA load capacitor
* @retval None.
*/
void SpiritRadioSetPACwc(PALoadCapacitor xCLoad)
{
 8006564:	b590      	push	{r4, r7, lr}
 8006566:	b085      	sub	sp, #20
 8006568:	af00      	add	r7, sp, #0
 800656a:	0002      	movs	r2, r0
 800656c:	1dfb      	adds	r3, r7, #7
 800656e:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  s_assert_param(IS_PA_LOAD_CAP(xCLoad));
  
  /* Reads the PA_POWER_0 register */
  SpiritSpiReadRegisters(PA_POWER0_BASE, 1, &tempRegValue);
 8006570:	210f      	movs	r1, #15
 8006572:	000c      	movs	r4, r1
 8006574:	187b      	adds	r3, r7, r1
 8006576:	001a      	movs	r2, r3
 8006578:	2101      	movs	r1, #1
 800657a:	2018      	movs	r0, #24
 800657c:	f001 f990 	bl	80078a0 <RadioSpiReadRegisters>
  
  /* Mask the CWC[1:0] field and write the new value */
  tempRegValue &= 0x3F;
 8006580:	0021      	movs	r1, r4
 8006582:	187b      	adds	r3, r7, r1
 8006584:	781b      	ldrb	r3, [r3, #0]
 8006586:	223f      	movs	r2, #63	; 0x3f
 8006588:	4013      	ands	r3, r2
 800658a:	b2da      	uxtb	r2, r3
 800658c:	187b      	adds	r3, r7, r1
 800658e:	701a      	strb	r2, [r3, #0]
  tempRegValue |= xCLoad;
 8006590:	187b      	adds	r3, r7, r1
 8006592:	781a      	ldrb	r2, [r3, #0]
 8006594:	1dfb      	adds	r3, r7, #7
 8006596:	781b      	ldrb	r3, [r3, #0]
 8006598:	4313      	orrs	r3, r2
 800659a:	b2da      	uxtb	r2, r3
 800659c:	187b      	adds	r3, r7, r1
 800659e:	701a      	strb	r2, [r3, #0]
  
  /* Configures the PA_POWER_0 register */
  g_xStatus = SpiritSpiWriteRegisters(PA_POWER0_BASE, 1, &tempRegValue);
 80065a0:	187b      	adds	r3, r7, r1
 80065a2:	001a      	movs	r2, r3
 80065a4:	2101      	movs	r1, #1
 80065a6:	2018      	movs	r0, #24
 80065a8:	f001 f8a2 	bl	80076f0 <RadioSpiWriteRegisters>
 80065ac:	1c03      	adds	r3, r0, #0
 80065ae:	1c1a      	adds	r2, r3, #0
 80065b0:	4b05      	ldr	r3, [pc, #20]	; (80065c8 <SpiritRadioSetPACwc+0x64>)
 80065b2:	b212      	sxth	r2, r2
 80065b4:	1c11      	adds	r1, r2, #0
 80065b6:	7019      	strb	r1, [r3, #0]
 80065b8:	0412      	lsls	r2, r2, #16
 80065ba:	0e12      	lsrs	r2, r2, #24
 80065bc:	705a      	strb	r2, [r3, #1]
  
}
 80065be:	46c0      	nop			; (mov r8, r8)
 80065c0:	46bd      	mov	sp, r7
 80065c2:	b005      	add	sp, #20
 80065c4:	bd90      	pop	{r4, r7, pc}
 80065c6:	46c0      	nop			; (mov r8, r8)
 80065c8:	2000042c 	.word	0x2000042c

080065cc <SpiritRadioSetPALevelMaxIndex>:
* @brief  Sets a specific PA_LEVEL_MAX_INDEX.
* @param  cIndex PA_LEVEL_MAX_INDEX to set. This parameter shall be in the range [0:7].
* @retval None
*/
void SpiritRadioSetPALevelMaxIndex(uint8_t cIndex)
{
 80065cc:	b590      	push	{r4, r7, lr}
 80065ce:	b085      	sub	sp, #20
 80065d0:	af00      	add	r7, sp, #0
 80065d2:	0002      	movs	r2, r0
 80065d4:	1dfb      	adds	r3, r7, #7
 80065d6:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  s_assert_param(IS_PA_MAX_INDEX(cIndex));
  
  /* Reads the PA_POWER_0 register */
  SpiritSpiReadRegisters(PA_POWER0_BASE, 1, &tempRegValue);
 80065d8:	210f      	movs	r1, #15
 80065da:	000c      	movs	r4, r1
 80065dc:	187b      	adds	r3, r7, r1
 80065de:	001a      	movs	r2, r3
 80065e0:	2101      	movs	r1, #1
 80065e2:	2018      	movs	r0, #24
 80065e4:	f001 f95c 	bl	80078a0 <RadioSpiReadRegisters>
  
  /* Mask the PA_LEVEL_MAX_INDEX[1:0] field and write the new value */
  tempRegValue &= 0xF8;
 80065e8:	0021      	movs	r1, r4
 80065ea:	187b      	adds	r3, r7, r1
 80065ec:	781b      	ldrb	r3, [r3, #0]
 80065ee:	2207      	movs	r2, #7
 80065f0:	4393      	bics	r3, r2
 80065f2:	b2da      	uxtb	r2, r3
 80065f4:	187b      	adds	r3, r7, r1
 80065f6:	701a      	strb	r2, [r3, #0]
  tempRegValue |= cIndex;
 80065f8:	187b      	adds	r3, r7, r1
 80065fa:	781a      	ldrb	r2, [r3, #0]
 80065fc:	1dfb      	adds	r3, r7, #7
 80065fe:	781b      	ldrb	r3, [r3, #0]
 8006600:	4313      	orrs	r3, r2
 8006602:	b2da      	uxtb	r2, r3
 8006604:	187b      	adds	r3, r7, r1
 8006606:	701a      	strb	r2, [r3, #0]
  
  /* Configures the PA_POWER_0 register */
  g_xStatus = SpiritSpiWriteRegisters(PA_POWER0_BASE, 1, &tempRegValue);
 8006608:	187b      	adds	r3, r7, r1
 800660a:	001a      	movs	r2, r3
 800660c:	2101      	movs	r1, #1
 800660e:	2018      	movs	r0, #24
 8006610:	f001 f86e 	bl	80076f0 <RadioSpiWriteRegisters>
 8006614:	1c03      	adds	r3, r0, #0
 8006616:	1c1a      	adds	r2, r3, #0
 8006618:	4b05      	ldr	r3, [pc, #20]	; (8006630 <SpiritRadioSetPALevelMaxIndex+0x64>)
 800661a:	b212      	sxth	r2, r2
 800661c:	1c11      	adds	r1, r2, #0
 800661e:	7019      	strb	r1, [r3, #0]
 8006620:	0412      	lsls	r2, r2, #16
 8006622:	0e12      	lsrs	r2, r2, #24
 8006624:	705a      	strb	r2, [r3, #1]
  
}
 8006626:	46c0      	nop			; (mov r8, r8)
 8006628:	46bd      	mov	sp, r7
 800662a:	b005      	add	sp, #20
 800662c:	bd90      	pop	{r4, r7, pc}
 800662e:	46c0      	nop			; (mov r8, r8)
 8006630:	2000042c 	.word	0x2000042c

08006634 <SpiritRadioAFCFreezeOnSync>:
* @param  xNewState new state for AFC freeze on sync word detection.
*         This parameter can be: S_ENABLE or S_DISABLE.
* @retval None.
*/
void SpiritRadioAFCFreezeOnSync(SpiritFunctionalState xNewState)
{
 8006634:	b580      	push	{r7, lr}
 8006636:	b084      	sub	sp, #16
 8006638:	af00      	add	r7, sp, #0
 800663a:	0002      	movs	r2, r0
 800663c:	1dfb      	adds	r3, r7, #7
 800663e:	701a      	strb	r2, [r3, #0]
  uint8_t tempRegValue = 0x00;
 8006640:	210f      	movs	r1, #15
 8006642:	187b      	adds	r3, r7, r1
 8006644:	2200      	movs	r2, #0
 8006646:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  s_assert_param(IS_SPIRIT_FUNCTIONAL_STATE(xNewState));
  
  /* Reads the AFC_2 register and configure the AFC Freeze on Sync field */
  SpiritSpiReadRegisters(AFC2_BASE, 1, &tempRegValue);
 8006648:	187b      	adds	r3, r7, r1
 800664a:	001a      	movs	r2, r3
 800664c:	2101      	movs	r1, #1
 800664e:	201e      	movs	r0, #30
 8006650:	f001 f926 	bl	80078a0 <RadioSpiReadRegisters>
  if(xNewState == S_ENABLE)
 8006654:	1dfb      	adds	r3, r7, #7
 8006656:	781b      	ldrb	r3, [r3, #0]
 8006658:	2b01      	cmp	r3, #1
 800665a:	d109      	bne.n	8006670 <SpiritRadioAFCFreezeOnSync+0x3c>
  {
    tempRegValue |= AFC2_AFC_FREEZE_ON_SYNC_MASK;
 800665c:	210f      	movs	r1, #15
 800665e:	187b      	adds	r3, r7, r1
 8006660:	781b      	ldrb	r3, [r3, #0]
 8006662:	2280      	movs	r2, #128	; 0x80
 8006664:	4252      	negs	r2, r2
 8006666:	4313      	orrs	r3, r2
 8006668:	b2da      	uxtb	r2, r3
 800666a:	187b      	adds	r3, r7, r1
 800666c:	701a      	strb	r2, [r3, #0]
 800666e:	e007      	b.n	8006680 <SpiritRadioAFCFreezeOnSync+0x4c>
  }
  else
  {
    tempRegValue &= (~AFC2_AFC_FREEZE_ON_SYNC_MASK);
 8006670:	210f      	movs	r1, #15
 8006672:	187b      	adds	r3, r7, r1
 8006674:	781b      	ldrb	r3, [r3, #0]
 8006676:	227f      	movs	r2, #127	; 0x7f
 8006678:	4013      	ands	r3, r2
 800667a:	b2da      	uxtb	r2, r3
 800667c:	187b      	adds	r3, r7, r1
 800667e:	701a      	strb	r2, [r3, #0]
  }
  
  /* Sets the AFC_2 register */
  g_xStatus = SpiritSpiWriteRegisters(AFC2_BASE, 1, &tempRegValue);
 8006680:	230f      	movs	r3, #15
 8006682:	18fb      	adds	r3, r7, r3
 8006684:	001a      	movs	r2, r3
 8006686:	2101      	movs	r1, #1
 8006688:	201e      	movs	r0, #30
 800668a:	f001 f831 	bl	80076f0 <RadioSpiWriteRegisters>
 800668e:	1c03      	adds	r3, r0, #0
 8006690:	1c1a      	adds	r2, r3, #0
 8006692:	4b05      	ldr	r3, [pc, #20]	; (80066a8 <SpiritRadioAFCFreezeOnSync+0x74>)
 8006694:	b212      	sxth	r2, r2
 8006696:	1c11      	adds	r1, r2, #0
 8006698:	7019      	strb	r1, [r3, #0]
 800669a:	0412      	lsls	r2, r2, #16
 800669c:	0e12      	lsrs	r2, r2, #24
 800669e:	705a      	strb	r2, [r3, #1]
  
}
 80066a0:	46c0      	nop			; (mov r8, r8)
 80066a2:	46bd      	mov	sp, r7
 80066a4:	b004      	add	sp, #16
 80066a6:	bd80      	pop	{r7, pc}
 80066a8:	2000042c 	.word	0x2000042c

080066ac <SpiritRadioCsBlanking>:
* @param  xNewState new state of this mode.
*         This parameter can be: S_ENABLE or S_DISABLE .
* @retval None.
*/
void SpiritRadioCsBlanking(SpiritFunctionalState xNewState)
{
 80066ac:	b580      	push	{r7, lr}
 80066ae:	b084      	sub	sp, #16
 80066b0:	af00      	add	r7, sp, #0
 80066b2:	0002      	movs	r2, r0
 80066b4:	1dfb      	adds	r3, r7, #7
 80066b6:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  s_assert_param(IS_SPIRIT_FUNCTIONAL_STATE(xNewState));
  
  /* Reads the ANT_SELECT_CONF_BASE and mask the CS_BLANKING BIT field */
  SpiritSpiReadRegisters(ANT_SELECT_CONF_BASE, 1, &tempRegValue);
 80066b8:	230f      	movs	r3, #15
 80066ba:	18fb      	adds	r3, r7, r3
 80066bc:	001a      	movs	r2, r3
 80066be:	2101      	movs	r1, #1
 80066c0:	2027      	movs	r0, #39	; 0x27
 80066c2:	f001 f8ed 	bl	80078a0 <RadioSpiReadRegisters>
  
  if(xNewState == S_ENABLE)
 80066c6:	1dfb      	adds	r3, r7, #7
 80066c8:	781b      	ldrb	r3, [r3, #0]
 80066ca:	2b01      	cmp	r3, #1
 80066cc:	d108      	bne.n	80066e0 <SpiritRadioCsBlanking+0x34>
  {
    tempRegValue |= ANT_SELECT_CS_BLANKING_MASK;
 80066ce:	210f      	movs	r1, #15
 80066d0:	187b      	adds	r3, r7, r1
 80066d2:	781b      	ldrb	r3, [r3, #0]
 80066d4:	2210      	movs	r2, #16
 80066d6:	4313      	orrs	r3, r2
 80066d8:	b2da      	uxtb	r2, r3
 80066da:	187b      	adds	r3, r7, r1
 80066dc:	701a      	strb	r2, [r3, #0]
 80066de:	e007      	b.n	80066f0 <SpiritRadioCsBlanking+0x44>
  }
  else
  {
    tempRegValue &= (~ANT_SELECT_CS_BLANKING_MASK);
 80066e0:	210f      	movs	r1, #15
 80066e2:	187b      	adds	r3, r7, r1
 80066e4:	781b      	ldrb	r3, [r3, #0]
 80066e6:	2210      	movs	r2, #16
 80066e8:	4393      	bics	r3, r2
 80066ea:	b2da      	uxtb	r2, r3
 80066ec:	187b      	adds	r3, r7, r1
 80066ee:	701a      	strb	r2, [r3, #0]
  }
  
  /* Writes the new value in the ANT_SELECT_CONF register */
  g_xStatus = SpiritSpiWriteRegisters(ANT_SELECT_CONF_BASE, 1, &tempRegValue);
 80066f0:	230f      	movs	r3, #15
 80066f2:	18fb      	adds	r3, r7, r3
 80066f4:	001a      	movs	r2, r3
 80066f6:	2101      	movs	r1, #1
 80066f8:	2027      	movs	r0, #39	; 0x27
 80066fa:	f000 fff9 	bl	80076f0 <RadioSpiWriteRegisters>
 80066fe:	1c03      	adds	r3, r0, #0
 8006700:	1c1a      	adds	r2, r3, #0
 8006702:	4b05      	ldr	r3, [pc, #20]	; (8006718 <SpiritRadioCsBlanking+0x6c>)
 8006704:	b212      	sxth	r2, r2
 8006706:	1c11      	adds	r1, r2, #0
 8006708:	7019      	strb	r1, [r3, #0]
 800670a:	0412      	lsls	r2, r2, #16
 800670c:	0e12      	lsrs	r2, r2, #24
 800670e:	705a      	strb	r2, [r3, #1]
  
  
}
 8006710:	46c0      	nop			; (mov r8, r8)
 8006712:	46bd      	mov	sp, r7
 8006714:	b004      	add	sp, #16
 8006716:	bd80      	pop	{r7, pc}
 8006718:	2000042c 	.word	0x2000042c

0800671c <SpiritRadioPersistenRx>:
* @param  xNewState new state of this mode.
*         This parameter can be: S_ENABLE or S_DISABLE .
* @retval None.
*/
void SpiritRadioPersistenRx(SpiritFunctionalState xNewState)
{
 800671c:	b580      	push	{r7, lr}
 800671e:	b084      	sub	sp, #16
 8006720:	af00      	add	r7, sp, #0
 8006722:	0002      	movs	r2, r0
 8006724:	1dfb      	adds	r3, r7, #7
 8006726:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  s_assert_param(IS_SPIRIT_FUNCTIONAL_STATE(xNewState));
  
  /* Reads the PROTOCOL0_BASE and mask the PROTOCOL0_PERS_RX_MASK bitfield */
  SpiritSpiReadRegisters(PROTOCOL0_BASE, 1, &tempRegValue);
 8006728:	230f      	movs	r3, #15
 800672a:	18fb      	adds	r3, r7, r3
 800672c:	001a      	movs	r2, r3
 800672e:	2101      	movs	r1, #1
 8006730:	2052      	movs	r0, #82	; 0x52
 8006732:	f001 f8b5 	bl	80078a0 <RadioSpiReadRegisters>
  
  if(xNewState == S_ENABLE)
 8006736:	1dfb      	adds	r3, r7, #7
 8006738:	781b      	ldrb	r3, [r3, #0]
 800673a:	2b01      	cmp	r3, #1
 800673c:	d108      	bne.n	8006750 <SpiritRadioPersistenRx+0x34>
  {
    tempRegValue |= PROTOCOL0_PERS_RX_MASK;
 800673e:	210f      	movs	r1, #15
 8006740:	187b      	adds	r3, r7, r1
 8006742:	781b      	ldrb	r3, [r3, #0]
 8006744:	2202      	movs	r2, #2
 8006746:	4313      	orrs	r3, r2
 8006748:	b2da      	uxtb	r2, r3
 800674a:	187b      	adds	r3, r7, r1
 800674c:	701a      	strb	r2, [r3, #0]
 800674e:	e007      	b.n	8006760 <SpiritRadioPersistenRx+0x44>
  }
  else
  {
    tempRegValue &= (~PROTOCOL0_PERS_RX_MASK);
 8006750:	210f      	movs	r1, #15
 8006752:	187b      	adds	r3, r7, r1
 8006754:	781b      	ldrb	r3, [r3, #0]
 8006756:	2202      	movs	r2, #2
 8006758:	4393      	bics	r3, r2
 800675a:	b2da      	uxtb	r2, r3
 800675c:	187b      	adds	r3, r7, r1
 800675e:	701a      	strb	r2, [r3, #0]
  }
  
  /* Writes the new value in the PROTOCOL0_BASE register */
  g_xStatus = SpiritSpiWriteRegisters(PROTOCOL0_BASE, 1, &tempRegValue);
 8006760:	230f      	movs	r3, #15
 8006762:	18fb      	adds	r3, r7, r3
 8006764:	001a      	movs	r2, r3
 8006766:	2101      	movs	r1, #1
 8006768:	2052      	movs	r0, #82	; 0x52
 800676a:	f000 ffc1 	bl	80076f0 <RadioSpiWriteRegisters>
 800676e:	1c03      	adds	r3, r0, #0
 8006770:	1c1a      	adds	r2, r3, #0
 8006772:	4b05      	ldr	r3, [pc, #20]	; (8006788 <SpiritRadioPersistenRx+0x6c>)
 8006774:	b212      	sxth	r2, r2
 8006776:	1c11      	adds	r1, r2, #0
 8006778:	7019      	strb	r1, [r3, #0]
 800677a:	0412      	lsls	r2, r2, #16
 800677c:	0e12      	lsrs	r2, r2, #24
 800677e:	705a      	strb	r2, [r3, #1]
  
}
 8006780:	46c0      	nop			; (mov r8, r8)
 8006782:	46bd      	mov	sp, r7
 8006784:	b004      	add	sp, #16
 8006786:	bd80      	pop	{r7, pc}
 8006788:	2000042c 	.word	0x2000042c

0800678c <SpiritRadioSetRefDiv>:
* @param  xNewState new state for synthesizer reference divider.
*         This parameter can be: S_ENABLE or S_DISABLE .
* @retval None.
*/
void SpiritRadioSetRefDiv(SpiritFunctionalState xNewState)
{
 800678c:	b580      	push	{r7, lr}
 800678e:	b084      	sub	sp, #16
 8006790:	af00      	add	r7, sp, #0
 8006792:	0002      	movs	r2, r0
 8006794:	1dfb      	adds	r3, r7, #7
 8006796:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  s_assert_param(IS_SPIRIT_FUNCTIONAL_STATE(xNewState));
  
  /* Reads the SYNTH_CONFIG1_BASE and mask the REFDIV bit field */
  SpiritSpiReadRegisters(SYNTH_CONFIG1_BASE, 1, &tempRegValue);
 8006798:	230f      	movs	r3, #15
 800679a:	18fb      	adds	r3, r7, r3
 800679c:	001a      	movs	r2, r3
 800679e:	2101      	movs	r1, #1
 80067a0:	209e      	movs	r0, #158	; 0x9e
 80067a2:	f001 f87d 	bl	80078a0 <RadioSpiReadRegisters>
  
  if(xNewState == S_ENABLE)
 80067a6:	1dfb      	adds	r3, r7, #7
 80067a8:	781b      	ldrb	r3, [r3, #0]
 80067aa:	2b01      	cmp	r3, #1
 80067ac:	d109      	bne.n	80067c2 <SpiritRadioSetRefDiv+0x36>
  {
    tempRegValue |= 0x80;
 80067ae:	210f      	movs	r1, #15
 80067b0:	187b      	adds	r3, r7, r1
 80067b2:	781b      	ldrb	r3, [r3, #0]
 80067b4:	2280      	movs	r2, #128	; 0x80
 80067b6:	4252      	negs	r2, r2
 80067b8:	4313      	orrs	r3, r2
 80067ba:	b2da      	uxtb	r2, r3
 80067bc:	187b      	adds	r3, r7, r1
 80067be:	701a      	strb	r2, [r3, #0]
 80067c0:	e007      	b.n	80067d2 <SpiritRadioSetRefDiv+0x46>
  }
  else
  {
    tempRegValue &= 0x7F;
 80067c2:	210f      	movs	r1, #15
 80067c4:	187b      	adds	r3, r7, r1
 80067c6:	781b      	ldrb	r3, [r3, #0]
 80067c8:	227f      	movs	r2, #127	; 0x7f
 80067ca:	4013      	ands	r3, r2
 80067cc:	b2da      	uxtb	r2, r3
 80067ce:	187b      	adds	r3, r7, r1
 80067d0:	701a      	strb	r2, [r3, #0]
  }
  
  /* Writes the new value in the SYNTH_CONFIG1_BASE register */
  g_xStatus = SpiritSpiWriteRegisters(SYNTH_CONFIG1_BASE, 1, &tempRegValue);
 80067d2:	230f      	movs	r3, #15
 80067d4:	18fb      	adds	r3, r7, r3
 80067d6:	001a      	movs	r2, r3
 80067d8:	2101      	movs	r1, #1
 80067da:	209e      	movs	r0, #158	; 0x9e
 80067dc:	f000 ff88 	bl	80076f0 <RadioSpiWriteRegisters>
 80067e0:	1c03      	adds	r3, r0, #0
 80067e2:	1c1a      	adds	r2, r3, #0
 80067e4:	4b05      	ldr	r3, [pc, #20]	; (80067fc <SpiritRadioSetRefDiv+0x70>)
 80067e6:	b212      	sxth	r2, r2
 80067e8:	1c11      	adds	r1, r2, #0
 80067ea:	7019      	strb	r1, [r3, #0]
 80067ec:	0412      	lsls	r2, r2, #16
 80067ee:	0e12      	lsrs	r2, r2, #24
 80067f0:	705a      	strb	r2, [r3, #1]
  
}
 80067f2:	46c0      	nop			; (mov r8, r8)
 80067f4:	46bd      	mov	sp, r7
 80067f6:	b004      	add	sp, #16
 80067f8:	bd80      	pop	{r7, pc}
 80067fa:	46c0      	nop			; (mov r8, r8)
 80067fc:	2000042c 	.word	0x2000042c

08006800 <SpiritRadioGetRefDiv>:
* @brief  Get the the synthesizer reference divider state.
* @param  void.
* @retval None.
*/
SpiritFunctionalState SpiritRadioGetRefDiv(void)
{
 8006800:	b580      	push	{r7, lr}
 8006802:	b082      	sub	sp, #8
 8006804:	af00      	add	r7, sp, #0
  uint8_t tempRegValue;
  
  g_xStatus = SpiritSpiReadRegisters(SYNTH_CONFIG1_BASE, 1, &tempRegValue);
 8006806:	1dfb      	adds	r3, r7, #7
 8006808:	001a      	movs	r2, r3
 800680a:	2101      	movs	r1, #1
 800680c:	209e      	movs	r0, #158	; 0x9e
 800680e:	f001 f847 	bl	80078a0 <RadioSpiReadRegisters>
 8006812:	1c03      	adds	r3, r0, #0
 8006814:	1c1a      	adds	r2, r3, #0
 8006816:	4b0b      	ldr	r3, [pc, #44]	; (8006844 <SpiritRadioGetRefDiv+0x44>)
 8006818:	b212      	sxth	r2, r2
 800681a:	1c11      	adds	r1, r2, #0
 800681c:	7019      	strb	r1, [r3, #0]
 800681e:	0412      	lsls	r2, r2, #16
 8006820:	0e12      	lsrs	r2, r2, #24
 8006822:	705a      	strb	r2, [r3, #1]
  
  if(((tempRegValue>>7)&0x1))
 8006824:	1dfb      	adds	r3, r7, #7
 8006826:	781b      	ldrb	r3, [r3, #0]
 8006828:	09db      	lsrs	r3, r3, #7
 800682a:	b2db      	uxtb	r3, r3
 800682c:	001a      	movs	r2, r3
 800682e:	2301      	movs	r3, #1
 8006830:	4013      	ands	r3, r2
 8006832:	d001      	beq.n	8006838 <SpiritRadioGetRefDiv+0x38>
  {
    return S_ENABLE;
 8006834:	2301      	movs	r3, #1
 8006836:	e000      	b.n	800683a <SpiritRadioGetRefDiv+0x3a>
  }
  else
  {
    return S_DISABLE;
 8006838:	2300      	movs	r3, #0
  }
  
}
 800683a:	0018      	movs	r0, r3
 800683c:	46bd      	mov	sp, r7
 800683e:	b002      	add	sp, #8
 8006840:	bd80      	pop	{r7, pc}
 8006842:	46c0      	nop			; (mov r8, r8)
 8006844:	2000042c 	.word	0x2000042c

08006848 <SpiritRadioSetDigDiv>:
* @param  xNewState new state for synthesizer reference divider.
*         This parameter can be: S_ENABLE or S_DISABLE .
* @retval None.
*/
void SpiritRadioSetDigDiv(SpiritFunctionalState xNewState)
{
 8006848:	b580      	push	{r7, lr}
 800684a:	b084      	sub	sp, #16
 800684c:	af00      	add	r7, sp, #0
 800684e:	0002      	movs	r2, r0
 8006850:	1dfb      	adds	r3, r7, #7
 8006852:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  s_assert_param(IS_SPIRIT_FUNCTIONAL_STATE(xNewState));
  
  /* Reads the XO_RCO_TEST_BASE and mask the PD_CLKDIV bit field */
  SpiritSpiReadRegisters(XO_RCO_TEST_BASE, 1, &tempRegValue);
 8006854:	230f      	movs	r3, #15
 8006856:	18fb      	adds	r3, r7, r3
 8006858:	001a      	movs	r2, r3
 800685a:	2101      	movs	r1, #1
 800685c:	20b4      	movs	r0, #180	; 0xb4
 800685e:	f001 f81f 	bl	80078a0 <RadioSpiReadRegisters>
  
  if(xNewState == S_ENABLE)
 8006862:	1dfb      	adds	r3, r7, #7
 8006864:	781b      	ldrb	r3, [r3, #0]
 8006866:	2b01      	cmp	r3, #1
 8006868:	d108      	bne.n	800687c <SpiritRadioSetDigDiv+0x34>
  {
    tempRegValue &= 0xf7;
 800686a:	210f      	movs	r1, #15
 800686c:	187b      	adds	r3, r7, r1
 800686e:	781b      	ldrb	r3, [r3, #0]
 8006870:	2208      	movs	r2, #8
 8006872:	4393      	bics	r3, r2
 8006874:	b2da      	uxtb	r2, r3
 8006876:	187b      	adds	r3, r7, r1
 8006878:	701a      	strb	r2, [r3, #0]
 800687a:	e007      	b.n	800688c <SpiritRadioSetDigDiv+0x44>
  }
  else
  {
    
    tempRegValue |= 0x08;
 800687c:	210f      	movs	r1, #15
 800687e:	187b      	adds	r3, r7, r1
 8006880:	781b      	ldrb	r3, [r3, #0]
 8006882:	2208      	movs	r2, #8
 8006884:	4313      	orrs	r3, r2
 8006886:	b2da      	uxtb	r2, r3
 8006888:	187b      	adds	r3, r7, r1
 800688a:	701a      	strb	r2, [r3, #0]
  }
  
  /* Writes the new value in the XO_RCO_TEST_BASE register */
  g_xStatus = SpiritSpiWriteRegisters(XO_RCO_TEST_BASE, 1, &tempRegValue);
 800688c:	230f      	movs	r3, #15
 800688e:	18fb      	adds	r3, r7, r3
 8006890:	001a      	movs	r2, r3
 8006892:	2101      	movs	r1, #1
 8006894:	20b4      	movs	r0, #180	; 0xb4
 8006896:	f000 ff2b 	bl	80076f0 <RadioSpiWriteRegisters>
 800689a:	1c03      	adds	r3, r0, #0
 800689c:	1c1a      	adds	r2, r3, #0
 800689e:	4b05      	ldr	r3, [pc, #20]	; (80068b4 <SpiritRadioSetDigDiv+0x6c>)
 80068a0:	b212      	sxth	r2, r2
 80068a2:	1c11      	adds	r1, r2, #0
 80068a4:	7019      	strb	r1, [r3, #0]
 80068a6:	0412      	lsls	r2, r2, #16
 80068a8:	0e12      	lsrs	r2, r2, #24
 80068aa:	705a      	strb	r2, [r3, #1]
  
}
 80068ac:	46c0      	nop			; (mov r8, r8)
 80068ae:	46bd      	mov	sp, r7
 80068b0:	b004      	add	sp, #16
 80068b2:	bd80      	pop	{r7, pc}
 80068b4:	2000042c 	.word	0x2000042c

080068b8 <SpiritRadioGetDigDiv>:
* @brief  Get the the synthesizer reference divider state.
* @param  void.
* @retval None.
*/
SpiritFunctionalState SpiritRadioGetDigDiv(void)
{
 80068b8:	b580      	push	{r7, lr}
 80068ba:	b082      	sub	sp, #8
 80068bc:	af00      	add	r7, sp, #0
  uint8_t tempRegValue;
  
  g_xStatus = SpiritSpiReadRegisters(XO_RCO_TEST_BASE, 1, &tempRegValue);
 80068be:	1dfb      	adds	r3, r7, #7
 80068c0:	001a      	movs	r2, r3
 80068c2:	2101      	movs	r1, #1
 80068c4:	20b4      	movs	r0, #180	; 0xb4
 80068c6:	f000 ffeb 	bl	80078a0 <RadioSpiReadRegisters>
 80068ca:	1c03      	adds	r3, r0, #0
 80068cc:	1c1a      	adds	r2, r3, #0
 80068ce:	4b0b      	ldr	r3, [pc, #44]	; (80068fc <SpiritRadioGetDigDiv+0x44>)
 80068d0:	b212      	sxth	r2, r2
 80068d2:	1c11      	adds	r1, r2, #0
 80068d4:	7019      	strb	r1, [r3, #0]
 80068d6:	0412      	lsls	r2, r2, #16
 80068d8:	0e12      	lsrs	r2, r2, #24
 80068da:	705a      	strb	r2, [r3, #1]
  
  if(((tempRegValue>>3)&0x1))
 80068dc:	1dfb      	adds	r3, r7, #7
 80068de:	781b      	ldrb	r3, [r3, #0]
 80068e0:	08db      	lsrs	r3, r3, #3
 80068e2:	b2db      	uxtb	r3, r3
 80068e4:	001a      	movs	r2, r3
 80068e6:	2301      	movs	r3, #1
 80068e8:	4013      	ands	r3, r2
 80068ea:	d001      	beq.n	80068f0 <SpiritRadioGetDigDiv+0x38>
  {
    return S_DISABLE;
 80068ec:	2300      	movs	r3, #0
 80068ee:	e000      	b.n	80068f2 <SpiritRadioGetDigDiv+0x3a>
  }
  else
  {
    return S_ENABLE;
 80068f0:	2301      	movs	r3, #1
  }
  
}
 80068f2:	0018      	movs	r0, r3
 80068f4:	46bd      	mov	sp, r7
 80068f6:	b002      	add	sp, #8
 80068f8:	bd80      	pop	{r7, pc}
 80068fa:	46c0      	nop			; (mov r8, r8)
 80068fc:	2000042c 	.word	0x2000042c

08006900 <SpiritRadioGetXtalFrequency>:
* @brief  Returns the XTAL frequency.
* @param  void.
* @retval uint32_t XTAL frequency.
*/
uint32_t SpiritRadioGetXtalFrequency(void)
{
 8006900:	b580      	push	{r7, lr}
 8006902:	af00      	add	r7, sp, #0
  return s_lXtalFrequency; 
 8006904:	4b02      	ldr	r3, [pc, #8]	; (8006910 <SpiritRadioGetXtalFrequency+0x10>)
 8006906:	681b      	ldr	r3, [r3, #0]
}
 8006908:	0018      	movs	r0, r3
 800690a:	46bd      	mov	sp, r7
 800690c:	bd80      	pop	{r7, pc}
 800690e:	46c0      	nop			; (mov r8, r8)
 8006910:	200002e4 	.word	0x200002e4

08006914 <SpiritRadioSetXtalFrequency>:
* @brief  Sets the XTAL frequency.
* @param  uint32_t XTAL frequency.
* @retval void.
*/
void SpiritRadioSetXtalFrequency(uint32_t lXtalFrequency)
{
 8006914:	b580      	push	{r7, lr}
 8006916:	b082      	sub	sp, #8
 8006918:	af00      	add	r7, sp, #0
 800691a:	6078      	str	r0, [r7, #4]
  s_lXtalFrequency = lXtalFrequency; 
 800691c:	4b03      	ldr	r3, [pc, #12]	; (800692c <SpiritRadioSetXtalFrequency+0x18>)
 800691e:	687a      	ldr	r2, [r7, #4]
 8006920:	601a      	str	r2, [r3, #0]
}
 8006922:	46c0      	nop			; (mov r8, r8)
 8006924:	46bd      	mov	sp, r7
 8006926:	b002      	add	sp, #8
 8006928:	bd80      	pop	{r7, pc}
 800692a:	46c0      	nop			; (mov r8, r8)
 800692c:	200002e4 	.word	0x200002e4

08006930 <SpiritTimerSetRxTimeoutMs>:
 *         This parameter must be a float.
 * @retval None
 */

void SpiritTimerSetRxTimeoutMs(float fDesiredMsec)
{
 8006930:	b590      	push	{r4, r7, lr}
 8006932:	b085      	sub	sp, #20
 8006934:	af00      	add	r7, sp, #0
 8006936:	6078      	str	r0, [r7, #4]
  uint8_t tempRegValue[2];

  /* Computes the counter and prescaler value */
  SpiritTimerComputeRxTimeoutValues(fDesiredMsec , &tempRegValue[1] , &tempRegValue[0]);
 8006938:	240c      	movs	r4, #12
 800693a:	193a      	adds	r2, r7, r4
 800693c:	193b      	adds	r3, r7, r4
 800693e:	1c59      	adds	r1, r3, #1
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	1c18      	adds	r0, r3, #0
 8006944:	f000 f832 	bl	80069ac <SpiritTimerComputeRxTimeoutValues>

  /* Writes the prescaler and counter value for RX timeout in the corresponding register */
  g_xStatus = SpiritSpiWriteRegisters(TIMERS5_RX_TIMEOUT_PRESCALER_BASE, 2, tempRegValue);
 8006948:	193b      	adds	r3, r7, r4
 800694a:	001a      	movs	r2, r3
 800694c:	2102      	movs	r1, #2
 800694e:	2053      	movs	r0, #83	; 0x53
 8006950:	f000 fece 	bl	80076f0 <RadioSpiWriteRegisters>
 8006954:	1c03      	adds	r3, r0, #0
 8006956:	1c1a      	adds	r2, r3, #0
 8006958:	4b05      	ldr	r3, [pc, #20]	; (8006970 <SpiritTimerSetRxTimeoutMs+0x40>)
 800695a:	b212      	sxth	r2, r2
 800695c:	1c11      	adds	r1, r2, #0
 800695e:	7019      	strb	r1, [r3, #0]
 8006960:	0412      	lsls	r2, r2, #16
 8006962:	0e12      	lsrs	r2, r2, #24
 8006964:	705a      	strb	r2, [r3, #1]

}
 8006966:	46c0      	nop			; (mov r8, r8)
 8006968:	46bd      	mov	sp, r7
 800696a:	b005      	add	sp, #20
 800696c:	bd90      	pop	{r4, r7, pc}
 800696e:	46c0      	nop			; (mov r8, r8)
 8006970:	2000042c 	.word	0x2000042c

08006974 <SpiritTimerSetRxTimeoutCounter>:
 * @param  cCounter value for the timer counter.
 *         This parameter must be an uint8_t.
 * @retval None.
 */
void SpiritTimerSetRxTimeoutCounter(uint8_t cCounter)
{
 8006974:	b580      	push	{r7, lr}
 8006976:	b082      	sub	sp, #8
 8006978:	af00      	add	r7, sp, #0
 800697a:	0002      	movs	r2, r0
 800697c:	1dfb      	adds	r3, r7, #7
 800697e:	701a      	strb	r2, [r3, #0]
  /* Writes the counter value for RX timeout in the corresponding register */
  g_xStatus = SpiritSpiWriteRegisters(TIMERS4_RX_TIMEOUT_COUNTER_BASE, 1, &cCounter);
 8006980:	1dfb      	adds	r3, r7, #7
 8006982:	001a      	movs	r2, r3
 8006984:	2101      	movs	r1, #1
 8006986:	2054      	movs	r0, #84	; 0x54
 8006988:	f000 feb2 	bl	80076f0 <RadioSpiWriteRegisters>
 800698c:	1c03      	adds	r3, r0, #0
 800698e:	1c1a      	adds	r2, r3, #0
 8006990:	4b05      	ldr	r3, [pc, #20]	; (80069a8 <SpiritTimerSetRxTimeoutCounter+0x34>)
 8006992:	b212      	sxth	r2, r2
 8006994:	1c11      	adds	r1, r2, #0
 8006996:	7019      	strb	r1, [r3, #0]
 8006998:	0412      	lsls	r2, r2, #16
 800699a:	0e12      	lsrs	r2, r2, #24
 800699c:	705a      	strb	r2, [r3, #1]

}
 800699e:	46c0      	nop			; (mov r8, r8)
 80069a0:	46bd      	mov	sp, r7
 80069a2:	b002      	add	sp, #8
 80069a4:	bd80      	pop	{r7, pc}
 80069a6:	46c0      	nop			; (mov r8, r8)
 80069a8:	2000042c 	.word	0x2000042c

080069ac <SpiritTimerComputeRxTimeoutValues>:
 * @param  pcPrescaler pointer to the variable in which the value for the rx_timeout prescaler has to be stored.
 *         This parameter must be an uint8_t*.
 * @retval None
 */
void SpiritTimerComputeRxTimeoutValues(float fDesiredMsec , uint8_t* pcCounter , uint8_t* pcPrescaler)
{
 80069ac:	b590      	push	{r4, r7, lr}
 80069ae:	b089      	sub	sp, #36	; 0x24
 80069b0:	af00      	add	r7, sp, #0
 80069b2:	60f8      	str	r0, [r7, #12]
 80069b4:	60b9      	str	r1, [r7, #8]
 80069b6:	607a      	str	r2, [r7, #4]
  uint32_t nXtalFrequency = SpiritRadioGetXtalFrequency();
 80069b8:	f7ff ffa2 	bl	8006900 <SpiritRadioGetXtalFrequency>
 80069bc:	0003      	movs	r3, r0
 80069be:	61fb      	str	r3, [r7, #28]
  uint32_t n;
  float err;
  
  /* if xtal is doubled divide it by 2 */
  if(nXtalFrequency>DOUBLE_XTAL_THR) {
 80069c0:	69fb      	ldr	r3, [r7, #28]
 80069c2:	4aac      	ldr	r2, [pc, #688]	; (8006c74 <SpiritTimerComputeRxTimeoutValues+0x2c8>)
 80069c4:	4293      	cmp	r3, r2
 80069c6:	d902      	bls.n	80069ce <SpiritTimerComputeRxTimeoutValues+0x22>
    nXtalFrequency >>= 1;
 80069c8:	69fb      	ldr	r3, [r7, #28]
 80069ca:	085b      	lsrs	r3, r3, #1
 80069cc:	61fb      	str	r3, [r7, #28]
  
  /* N cycles in the time base of the timer: 
     - clock of the timer is xtal/1210
     - divide times 1000 more because we have an input in ms
  */
  n=(uint32_t)(fDesiredMsec*nXtalFrequency/1210000);
 80069ce:	69f8      	ldr	r0, [r7, #28]
 80069d0:	f7fa fd72 	bl	80014b8 <__aeabi_ui2f>
 80069d4:	1c03      	adds	r3, r0, #0
 80069d6:	68f9      	ldr	r1, [r7, #12]
 80069d8:	1c18      	adds	r0, r3, #0
 80069da:	f7fa fa0d 	bl	8000df8 <__aeabi_fmul>
 80069de:	1c03      	adds	r3, r0, #0
 80069e0:	49a5      	ldr	r1, [pc, #660]	; (8006c78 <SpiritTimerComputeRxTimeoutValues+0x2cc>)
 80069e2:	1c18      	adds	r0, r3, #0
 80069e4:	f7fa f830 	bl	8000a48 <__aeabi_fdiv>
 80069e8:	1c03      	adds	r3, r0, #0
 80069ea:	1c18      	adds	r0, r3, #0
 80069ec:	f7f9 fd9a 	bl	8000524 <__aeabi_f2uiz>
 80069f0:	0003      	movs	r3, r0
 80069f2:	61bb      	str	r3, [r7, #24]
  
  /* check if it is possible to reach that target with prescaler and counter of spirit1 */
  if(n/0xFF>0xFD)
 80069f4:	69bb      	ldr	r3, [r7, #24]
 80069f6:	4aa1      	ldr	r2, [pc, #644]	; (8006c7c <SpiritTimerComputeRxTimeoutValues+0x2d0>)
 80069f8:	4293      	cmp	r3, r2
 80069fa:	d906      	bls.n	8006a0a <SpiritTimerComputeRxTimeoutValues+0x5e>
  {
    /* if not return the maximum possible value */
    (*pcCounter) = 0xFF;
 80069fc:	68bb      	ldr	r3, [r7, #8]
 80069fe:	22ff      	movs	r2, #255	; 0xff
 8006a00:	701a      	strb	r2, [r3, #0]
    (*pcPrescaler) = 0xFF;
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	22ff      	movs	r2, #255	; 0xff
 8006a06:	701a      	strb	r2, [r3, #0]
    return;
 8006a08:	e131      	b.n	8006c6e <SpiritTimerComputeRxTimeoutValues+0x2c2>
  }
  
  /* prescaler is really 2 as min value */
  (*pcPrescaler)=(n/0xFF)+2;
 8006a0a:	69bb      	ldr	r3, [r7, #24]
 8006a0c:	21ff      	movs	r1, #255	; 0xff
 8006a0e:	0018      	movs	r0, r3
 8006a10:	f7f9 fb7a 	bl	8000108 <__udivsi3>
 8006a14:	0003      	movs	r3, r0
 8006a16:	b2db      	uxtb	r3, r3
 8006a18:	3302      	adds	r3, #2
 8006a1a:	b2da      	uxtb	r2, r3
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	701a      	strb	r2, [r3, #0]
  (*pcCounter) = n / (*pcPrescaler);
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	781b      	ldrb	r3, [r3, #0]
 8006a24:	0019      	movs	r1, r3
 8006a26:	69b8      	ldr	r0, [r7, #24]
 8006a28:	f7f9 fb6e 	bl	8000108 <__udivsi3>
 8006a2c:	0003      	movs	r3, r0
 8006a2e:	b2da      	uxtb	r2, r3
 8006a30:	68bb      	ldr	r3, [r7, #8]
 8006a32:	701a      	strb	r2, [r3, #0]
  
  /* check if the error is minimum */
  err=S_ABS((float)(*pcCounter)*(*pcPrescaler)*1210000/nXtalFrequency-fDesiredMsec);
 8006a34:	68bb      	ldr	r3, [r7, #8]
 8006a36:	781b      	ldrb	r3, [r3, #0]
 8006a38:	0018      	movs	r0, r3
 8006a3a:	f7fa fd3d 	bl	80014b8 <__aeabi_ui2f>
 8006a3e:	1c04      	adds	r4, r0, #0
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	781b      	ldrb	r3, [r3, #0]
 8006a44:	0018      	movs	r0, r3
 8006a46:	f7fa fced 	bl	8001424 <__aeabi_i2f>
 8006a4a:	1c03      	adds	r3, r0, #0
 8006a4c:	1c19      	adds	r1, r3, #0
 8006a4e:	1c20      	adds	r0, r4, #0
 8006a50:	f7fa f9d2 	bl	8000df8 <__aeabi_fmul>
 8006a54:	1c03      	adds	r3, r0, #0
 8006a56:	4988      	ldr	r1, [pc, #544]	; (8006c78 <SpiritTimerComputeRxTimeoutValues+0x2cc>)
 8006a58:	1c18      	adds	r0, r3, #0
 8006a5a:	f7fa f9cd 	bl	8000df8 <__aeabi_fmul>
 8006a5e:	1c03      	adds	r3, r0, #0
 8006a60:	1c1c      	adds	r4, r3, #0
 8006a62:	69f8      	ldr	r0, [r7, #28]
 8006a64:	f7fa fd28 	bl	80014b8 <__aeabi_ui2f>
 8006a68:	1c03      	adds	r3, r0, #0
 8006a6a:	1c19      	adds	r1, r3, #0
 8006a6c:	1c20      	adds	r0, r4, #0
 8006a6e:	f7f9 ffeb 	bl	8000a48 <__aeabi_fdiv>
 8006a72:	1c03      	adds	r3, r0, #0
 8006a74:	68f9      	ldr	r1, [r7, #12]
 8006a76:	1c18      	adds	r0, r3, #0
 8006a78:	f7fa faf0 	bl	800105c <__aeabi_fsub>
 8006a7c:	1c03      	adds	r3, r0, #0
 8006a7e:	2100      	movs	r1, #0
 8006a80:	1c18      	adds	r0, r3, #0
 8006a82:	f7f9 fd1b 	bl	80004bc <__aeabi_fcmpgt>
 8006a86:	1e03      	subs	r3, r0, #0
 8006a88:	d025      	beq.n	8006ad6 <SpiritTimerComputeRxTimeoutValues+0x12a>
 8006a8a:	68bb      	ldr	r3, [r7, #8]
 8006a8c:	781b      	ldrb	r3, [r3, #0]
 8006a8e:	0018      	movs	r0, r3
 8006a90:	f7fa fd12 	bl	80014b8 <__aeabi_ui2f>
 8006a94:	1c04      	adds	r4, r0, #0
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	781b      	ldrb	r3, [r3, #0]
 8006a9a:	0018      	movs	r0, r3
 8006a9c:	f7fa fcc2 	bl	8001424 <__aeabi_i2f>
 8006aa0:	1c03      	adds	r3, r0, #0
 8006aa2:	1c19      	adds	r1, r3, #0
 8006aa4:	1c20      	adds	r0, r4, #0
 8006aa6:	f7fa f9a7 	bl	8000df8 <__aeabi_fmul>
 8006aaa:	1c03      	adds	r3, r0, #0
 8006aac:	4972      	ldr	r1, [pc, #456]	; (8006c78 <SpiritTimerComputeRxTimeoutValues+0x2cc>)
 8006aae:	1c18      	adds	r0, r3, #0
 8006ab0:	f7fa f9a2 	bl	8000df8 <__aeabi_fmul>
 8006ab4:	1c03      	adds	r3, r0, #0
 8006ab6:	1c1c      	adds	r4, r3, #0
 8006ab8:	69f8      	ldr	r0, [r7, #28]
 8006aba:	f7fa fcfd 	bl	80014b8 <__aeabi_ui2f>
 8006abe:	1c03      	adds	r3, r0, #0
 8006ac0:	1c19      	adds	r1, r3, #0
 8006ac2:	1c20      	adds	r0, r4, #0
 8006ac4:	f7f9 ffc0 	bl	8000a48 <__aeabi_fdiv>
 8006ac8:	1c03      	adds	r3, r0, #0
 8006aca:	68f9      	ldr	r1, [r7, #12]
 8006acc:	1c18      	adds	r0, r3, #0
 8006ace:	f7fa fac5 	bl	800105c <__aeabi_fsub>
 8006ad2:	1c03      	adds	r3, r0, #0
 8006ad4:	e028      	b.n	8006b28 <SpiritTimerComputeRxTimeoutValues+0x17c>
 8006ad6:	68bb      	ldr	r3, [r7, #8]
 8006ad8:	781b      	ldrb	r3, [r3, #0]
 8006ada:	0018      	movs	r0, r3
 8006adc:	f7fa fcec 	bl	80014b8 <__aeabi_ui2f>
 8006ae0:	1c04      	adds	r4, r0, #0
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	781b      	ldrb	r3, [r3, #0]
 8006ae6:	0018      	movs	r0, r3
 8006ae8:	f7fa fc9c 	bl	8001424 <__aeabi_i2f>
 8006aec:	1c03      	adds	r3, r0, #0
 8006aee:	1c19      	adds	r1, r3, #0
 8006af0:	1c20      	adds	r0, r4, #0
 8006af2:	f7fa f981 	bl	8000df8 <__aeabi_fmul>
 8006af6:	1c03      	adds	r3, r0, #0
 8006af8:	495f      	ldr	r1, [pc, #380]	; (8006c78 <SpiritTimerComputeRxTimeoutValues+0x2cc>)
 8006afa:	1c18      	adds	r0, r3, #0
 8006afc:	f7fa f97c 	bl	8000df8 <__aeabi_fmul>
 8006b00:	1c03      	adds	r3, r0, #0
 8006b02:	1c1c      	adds	r4, r3, #0
 8006b04:	69f8      	ldr	r0, [r7, #28]
 8006b06:	f7fa fcd7 	bl	80014b8 <__aeabi_ui2f>
 8006b0a:	1c03      	adds	r3, r0, #0
 8006b0c:	1c19      	adds	r1, r3, #0
 8006b0e:	1c20      	adds	r0, r4, #0
 8006b10:	f7f9 ff9a 	bl	8000a48 <__aeabi_fdiv>
 8006b14:	1c03      	adds	r3, r0, #0
 8006b16:	68f9      	ldr	r1, [r7, #12]
 8006b18:	1c18      	adds	r0, r3, #0
 8006b1a:	f7fa fa9f 	bl	800105c <__aeabi_fsub>
 8006b1e:	1c03      	adds	r3, r0, #0
 8006b20:	1c1a      	adds	r2, r3, #0
 8006b22:	2380      	movs	r3, #128	; 0x80
 8006b24:	061b      	lsls	r3, r3, #24
 8006b26:	4053      	eors	r3, r2
 8006b28:	617b      	str	r3, [r7, #20]
  
  if((*pcCounter)<=254)
 8006b2a:	68bb      	ldr	r3, [r7, #8]
 8006b2c:	781b      	ldrb	r3, [r3, #0]
 8006b2e:	2bff      	cmp	r3, #255	; 0xff
 8006b30:	d100      	bne.n	8006b34 <SpiritTimerComputeRxTimeoutValues+0x188>
 8006b32:	e088      	b.n	8006c46 <SpiritTimerComputeRxTimeoutValues+0x29a>
  {
    if(S_ABS((float)((*pcCounter)+1)*(*pcPrescaler)*1210000/nXtalFrequency-fDesiredMsec)<err)
 8006b34:	68bb      	ldr	r3, [r7, #8]
 8006b36:	781b      	ldrb	r3, [r3, #0]
 8006b38:	3301      	adds	r3, #1
 8006b3a:	0018      	movs	r0, r3
 8006b3c:	f7fa fc72 	bl	8001424 <__aeabi_i2f>
 8006b40:	1c04      	adds	r4, r0, #0
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	781b      	ldrb	r3, [r3, #0]
 8006b46:	0018      	movs	r0, r3
 8006b48:	f7fa fc6c 	bl	8001424 <__aeabi_i2f>
 8006b4c:	1c03      	adds	r3, r0, #0
 8006b4e:	1c19      	adds	r1, r3, #0
 8006b50:	1c20      	adds	r0, r4, #0
 8006b52:	f7fa f951 	bl	8000df8 <__aeabi_fmul>
 8006b56:	1c03      	adds	r3, r0, #0
 8006b58:	4947      	ldr	r1, [pc, #284]	; (8006c78 <SpiritTimerComputeRxTimeoutValues+0x2cc>)
 8006b5a:	1c18      	adds	r0, r3, #0
 8006b5c:	f7fa f94c 	bl	8000df8 <__aeabi_fmul>
 8006b60:	1c03      	adds	r3, r0, #0
 8006b62:	1c1c      	adds	r4, r3, #0
 8006b64:	69f8      	ldr	r0, [r7, #28]
 8006b66:	f7fa fca7 	bl	80014b8 <__aeabi_ui2f>
 8006b6a:	1c03      	adds	r3, r0, #0
 8006b6c:	1c19      	adds	r1, r3, #0
 8006b6e:	1c20      	adds	r0, r4, #0
 8006b70:	f7f9 ff6a 	bl	8000a48 <__aeabi_fdiv>
 8006b74:	1c03      	adds	r3, r0, #0
 8006b76:	68f9      	ldr	r1, [r7, #12]
 8006b78:	1c18      	adds	r0, r3, #0
 8006b7a:	f7fa fa6f 	bl	800105c <__aeabi_fsub>
 8006b7e:	1c03      	adds	r3, r0, #0
 8006b80:	2100      	movs	r1, #0
 8006b82:	1c18      	adds	r0, r3, #0
 8006b84:	f7f9 fc9a 	bl	80004bc <__aeabi_fcmpgt>
 8006b88:	1e03      	subs	r3, r0, #0
 8006b8a:	d026      	beq.n	8006bda <SpiritTimerComputeRxTimeoutValues+0x22e>
 8006b8c:	68bb      	ldr	r3, [r7, #8]
 8006b8e:	781b      	ldrb	r3, [r3, #0]
 8006b90:	3301      	adds	r3, #1
 8006b92:	0018      	movs	r0, r3
 8006b94:	f7fa fc46 	bl	8001424 <__aeabi_i2f>
 8006b98:	1c04      	adds	r4, r0, #0
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	781b      	ldrb	r3, [r3, #0]
 8006b9e:	0018      	movs	r0, r3
 8006ba0:	f7fa fc40 	bl	8001424 <__aeabi_i2f>
 8006ba4:	1c03      	adds	r3, r0, #0
 8006ba6:	1c19      	adds	r1, r3, #0
 8006ba8:	1c20      	adds	r0, r4, #0
 8006baa:	f7fa f925 	bl	8000df8 <__aeabi_fmul>
 8006bae:	1c03      	adds	r3, r0, #0
 8006bb0:	4931      	ldr	r1, [pc, #196]	; (8006c78 <SpiritTimerComputeRxTimeoutValues+0x2cc>)
 8006bb2:	1c18      	adds	r0, r3, #0
 8006bb4:	f7fa f920 	bl	8000df8 <__aeabi_fmul>
 8006bb8:	1c03      	adds	r3, r0, #0
 8006bba:	1c1c      	adds	r4, r3, #0
 8006bbc:	69f8      	ldr	r0, [r7, #28]
 8006bbe:	f7fa fc7b 	bl	80014b8 <__aeabi_ui2f>
 8006bc2:	1c03      	adds	r3, r0, #0
 8006bc4:	1c19      	adds	r1, r3, #0
 8006bc6:	1c20      	adds	r0, r4, #0
 8006bc8:	f7f9 ff3e 	bl	8000a48 <__aeabi_fdiv>
 8006bcc:	1c03      	adds	r3, r0, #0
 8006bce:	68f9      	ldr	r1, [r7, #12]
 8006bd0:	1c18      	adds	r0, r3, #0
 8006bd2:	f7fa fa43 	bl	800105c <__aeabi_fsub>
 8006bd6:	1c03      	adds	r3, r0, #0
 8006bd8:	e029      	b.n	8006c2e <SpiritTimerComputeRxTimeoutValues+0x282>
 8006bda:	68bb      	ldr	r3, [r7, #8]
 8006bdc:	781b      	ldrb	r3, [r3, #0]
 8006bde:	3301      	adds	r3, #1
 8006be0:	0018      	movs	r0, r3
 8006be2:	f7fa fc1f 	bl	8001424 <__aeabi_i2f>
 8006be6:	1c04      	adds	r4, r0, #0
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	781b      	ldrb	r3, [r3, #0]
 8006bec:	0018      	movs	r0, r3
 8006bee:	f7fa fc19 	bl	8001424 <__aeabi_i2f>
 8006bf2:	1c03      	adds	r3, r0, #0
 8006bf4:	1c19      	adds	r1, r3, #0
 8006bf6:	1c20      	adds	r0, r4, #0
 8006bf8:	f7fa f8fe 	bl	8000df8 <__aeabi_fmul>
 8006bfc:	1c03      	adds	r3, r0, #0
 8006bfe:	491e      	ldr	r1, [pc, #120]	; (8006c78 <SpiritTimerComputeRxTimeoutValues+0x2cc>)
 8006c00:	1c18      	adds	r0, r3, #0
 8006c02:	f7fa f8f9 	bl	8000df8 <__aeabi_fmul>
 8006c06:	1c03      	adds	r3, r0, #0
 8006c08:	1c1c      	adds	r4, r3, #0
 8006c0a:	69f8      	ldr	r0, [r7, #28]
 8006c0c:	f7fa fc54 	bl	80014b8 <__aeabi_ui2f>
 8006c10:	1c03      	adds	r3, r0, #0
 8006c12:	1c19      	adds	r1, r3, #0
 8006c14:	1c20      	adds	r0, r4, #0
 8006c16:	f7f9 ff17 	bl	8000a48 <__aeabi_fdiv>
 8006c1a:	1c03      	adds	r3, r0, #0
 8006c1c:	68f9      	ldr	r1, [r7, #12]
 8006c1e:	1c18      	adds	r0, r3, #0
 8006c20:	f7fa fa1c 	bl	800105c <__aeabi_fsub>
 8006c24:	1c03      	adds	r3, r0, #0
 8006c26:	1c1a      	adds	r2, r3, #0
 8006c28:	2380      	movs	r3, #128	; 0x80
 8006c2a:	061b      	lsls	r3, r3, #24
 8006c2c:	4053      	eors	r3, r2
 8006c2e:	6979      	ldr	r1, [r7, #20]
 8006c30:	1c18      	adds	r0, r3, #0
 8006c32:	f7f9 fc2f 	bl	8000494 <__aeabi_fcmplt>
 8006c36:	1e03      	subs	r3, r0, #0
 8006c38:	d005      	beq.n	8006c46 <SpiritTimerComputeRxTimeoutValues+0x29a>
      (*pcCounter)=(*pcCounter)+1;
 8006c3a:	68bb      	ldr	r3, [r7, #8]
 8006c3c:	781b      	ldrb	r3, [r3, #0]
 8006c3e:	3301      	adds	r3, #1
 8006c40:	b2da      	uxtb	r2, r3
 8006c42:	68bb      	ldr	r3, [r7, #8]
 8006c44:	701a      	strb	r2, [r3, #0]
  }
    
  /* decrement prescaler and counter according to the logic of this timer in spirit1 */
  (*pcPrescaler)--;
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	781b      	ldrb	r3, [r3, #0]
 8006c4a:	3b01      	subs	r3, #1
 8006c4c:	b2da      	uxtb	r2, r3
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	701a      	strb	r2, [r3, #0]
  if((*pcCounter)>1)
 8006c52:	68bb      	ldr	r3, [r7, #8]
 8006c54:	781b      	ldrb	r3, [r3, #0]
 8006c56:	2b01      	cmp	r3, #1
 8006c58:	d906      	bls.n	8006c68 <SpiritTimerComputeRxTimeoutValues+0x2bc>
    (*pcCounter)--;
 8006c5a:	68bb      	ldr	r3, [r7, #8]
 8006c5c:	781b      	ldrb	r3, [r3, #0]
 8006c5e:	3b01      	subs	r3, #1
 8006c60:	b2da      	uxtb	r2, r3
 8006c62:	68bb      	ldr	r3, [r7, #8]
 8006c64:	701a      	strb	r2, [r3, #0]
 8006c66:	e002      	b.n	8006c6e <SpiritTimerComputeRxTimeoutValues+0x2c2>
  else
    (*pcCounter)=1;
 8006c68:	68bb      	ldr	r3, [r7, #8]
 8006c6a:	2201      	movs	r2, #1
 8006c6c:	701a      	strb	r2, [r3, #0]
}
 8006c6e:	46bd      	mov	sp, r7
 8006c70:	b009      	add	sp, #36	; 0x24
 8006c72:	bd90      	pop	{r4, r7, pc}
 8006c74:	01c9c380 	.word	0x01c9c380
 8006c78:	4993b480 	.word	0x4993b480
 8006c7c:	0000fd01 	.word	0x0000fd01

08006c80 <SpiritTimerSetRxTimeoutStopCondition>:
 * @param  xStopCondition new stop condition.
 *         This parameter can be any value of @ref RxTimeoutStopCondition.
 * @retval None
 */
void SpiritTimerSetRxTimeoutStopCondition(RxTimeoutStopCondition xStopCondition)
{
 8006c80:	b590      	push	{r4, r7, lr}
 8006c82:	b085      	sub	sp, #20
 8006c84:	af00      	add	r7, sp, #0
 8006c86:	0002      	movs	r2, r0
 8006c88:	1dfb      	adds	r3, r7, #7
 8006c8a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  s_assert_param(IS_RX_TIMEOUT_STOP_CONDITION(xStopCondition));

  /* Reads value on the PKT_FLT_OPTIONS and PROTOCOL2 register */
  g_xStatus = SpiritSpiReadRegisters(PCKT_FLT_OPTIONS_BASE, 2, tempRegValue);
 8006c8c:	240c      	movs	r4, #12
 8006c8e:	193b      	adds	r3, r7, r4
 8006c90:	001a      	movs	r2, r3
 8006c92:	2102      	movs	r1, #2
 8006c94:	204f      	movs	r0, #79	; 0x4f
 8006c96:	f000 fe03 	bl	80078a0 <RadioSpiReadRegisters>
 8006c9a:	1c03      	adds	r3, r0, #0
 8006c9c:	1c1a      	adds	r2, r3, #0
 8006c9e:	4b22      	ldr	r3, [pc, #136]	; (8006d28 <SpiritTimerSetRxTimeoutStopCondition+0xa8>)
 8006ca0:	b212      	sxth	r2, r2
 8006ca2:	1c11      	adds	r1, r2, #0
 8006ca4:	7019      	strb	r1, [r3, #0]
 8006ca6:	0412      	lsls	r2, r2, #16
 8006ca8:	0e12      	lsrs	r2, r2, #24
 8006caa:	705a      	strb	r2, [r3, #1]

  tempRegValue[0] &= 0xBF;
 8006cac:	0020      	movs	r0, r4
 8006cae:	183b      	adds	r3, r7, r0
 8006cb0:	781b      	ldrb	r3, [r3, #0]
 8006cb2:	2240      	movs	r2, #64	; 0x40
 8006cb4:	4393      	bics	r3, r2
 8006cb6:	b2da      	uxtb	r2, r3
 8006cb8:	183b      	adds	r3, r7, r0
 8006cba:	701a      	strb	r2, [r3, #0]
  tempRegValue[0] |= ((xStopCondition & 0x08)  << 3);
 8006cbc:	183b      	adds	r3, r7, r0
 8006cbe:	781b      	ldrb	r3, [r3, #0]
 8006cc0:	b25a      	sxtb	r2, r3
 8006cc2:	1dfb      	adds	r3, r7, #7
 8006cc4:	781b      	ldrb	r3, [r3, #0]
 8006cc6:	00db      	lsls	r3, r3, #3
 8006cc8:	b25b      	sxtb	r3, r3
 8006cca:	2140      	movs	r1, #64	; 0x40
 8006ccc:	400b      	ands	r3, r1
 8006cce:	b25b      	sxtb	r3, r3
 8006cd0:	4313      	orrs	r3, r2
 8006cd2:	b25b      	sxtb	r3, r3
 8006cd4:	b2da      	uxtb	r2, r3
 8006cd6:	0001      	movs	r1, r0
 8006cd8:	187b      	adds	r3, r7, r1
 8006cda:	701a      	strb	r2, [r3, #0]

  tempRegValue[1] &= 0x1F;
 8006cdc:	187b      	adds	r3, r7, r1
 8006cde:	785b      	ldrb	r3, [r3, #1]
 8006ce0:	221f      	movs	r2, #31
 8006ce2:	4013      	ands	r3, r2
 8006ce4:	b2da      	uxtb	r2, r3
 8006ce6:	187b      	adds	r3, r7, r1
 8006ce8:	705a      	strb	r2, [r3, #1]
  tempRegValue[1] |= (xStopCondition << 5);
 8006cea:	187b      	adds	r3, r7, r1
 8006cec:	785b      	ldrb	r3, [r3, #1]
 8006cee:	b25a      	sxtb	r2, r3
 8006cf0:	1dfb      	adds	r3, r7, #7
 8006cf2:	781b      	ldrb	r3, [r3, #0]
 8006cf4:	015b      	lsls	r3, r3, #5
 8006cf6:	b25b      	sxtb	r3, r3
 8006cf8:	4313      	orrs	r3, r2
 8006cfa:	b25b      	sxtb	r3, r3
 8006cfc:	b2da      	uxtb	r2, r3
 8006cfe:	187b      	adds	r3, r7, r1
 8006d00:	705a      	strb	r2, [r3, #1]

  /* Writes value on the PKT_FLT_OPTIONS and PROTOCOL2 register */
  g_xStatus = SpiritSpiWriteRegisters(PCKT_FLT_OPTIONS_BASE, 2, tempRegValue);
 8006d02:	187b      	adds	r3, r7, r1
 8006d04:	001a      	movs	r2, r3
 8006d06:	2102      	movs	r1, #2
 8006d08:	204f      	movs	r0, #79	; 0x4f
 8006d0a:	f000 fcf1 	bl	80076f0 <RadioSpiWriteRegisters>
 8006d0e:	1c03      	adds	r3, r0, #0
 8006d10:	1c1a      	adds	r2, r3, #0
 8006d12:	4b05      	ldr	r3, [pc, #20]	; (8006d28 <SpiritTimerSetRxTimeoutStopCondition+0xa8>)
 8006d14:	b212      	sxth	r2, r2
 8006d16:	1c11      	adds	r1, r2, #0
 8006d18:	7019      	strb	r1, [r3, #0]
 8006d1a:	0412      	lsls	r2, r2, #16
 8006d1c:	0e12      	lsrs	r2, r2, #24
 8006d1e:	705a      	strb	r2, [r3, #1]

}
 8006d20:	46c0      	nop			; (mov r8, r8)
 8006d22:	46bd      	mov	sp, r7
 8006d24:	b005      	add	sp, #20
 8006d26:	bd90      	pop	{r4, r7, pc}
 8006d28:	2000042c 	.word	0x2000042c

08006d2c <SpiritRefreshStatus>:
 *         reading the MC_STATE register of SPIRIT.
 * @param  None
 * @retval None
 */
void SpiritRefreshStatus(void)
{
 8006d2c:	b580      	push	{r7, lr}
 8006d2e:	b082      	sub	sp, #8
 8006d30:	af00      	add	r7, sp, #0
  /* Read the status both from register and from SPI header and exit when they match.
      This will protect against possible transition state changes */
  do
  {
    /* Reads the MC_STATUS register to update the g_xStatus */
    g_xStatus = SpiritSpiReadRegisters(MC_STATE1_BASE, 2, tempRegValue);
 8006d32:	1d3b      	adds	r3, r7, #4
 8006d34:	001a      	movs	r2, r3
 8006d36:	2102      	movs	r1, #2
 8006d38:	20c0      	movs	r0, #192	; 0xc0
 8006d3a:	f000 fdb1 	bl	80078a0 <RadioSpiReadRegisters>
 8006d3e:	1c03      	adds	r3, r0, #0
 8006d40:	1c1a      	adds	r2, r3, #0
 8006d42:	4b0d      	ldr	r3, [pc, #52]	; (8006d78 <SpiritRefreshStatus+0x4c>)
 8006d44:	b212      	sxth	r2, r2
 8006d46:	1c11      	adds	r1, r2, #0
 8006d48:	7019      	strb	r1, [r3, #0]
 8006d4a:	0412      	lsls	r2, r2, #16
 8006d4c:	0e12      	lsrs	r2, r2, #24
 8006d4e:	705a      	strb	r2, [r3, #1]
  }
  while(!((((uint8_t*)&g_xStatus)[0])==tempRegValue[1] && 
 8006d50:	4b09      	ldr	r3, [pc, #36]	; (8006d78 <SpiritRefreshStatus+0x4c>)
 8006d52:	781a      	ldrb	r2, [r3, #0]
 8006d54:	1d3b      	adds	r3, r7, #4
 8006d56:	785b      	ldrb	r3, [r3, #1]
          (((uint8_t*)&g_xStatus)[1]&0x0F)==tempRegValue[0])); 
 8006d58:	429a      	cmp	r2, r3
 8006d5a:	d1ea      	bne.n	8006d32 <SpiritRefreshStatus+0x6>
 8006d5c:	4b07      	ldr	r3, [pc, #28]	; (8006d7c <SpiritRefreshStatus+0x50>)
 8006d5e:	781b      	ldrb	r3, [r3, #0]
 8006d60:	001a      	movs	r2, r3
 8006d62:	230f      	movs	r3, #15
 8006d64:	4013      	ands	r3, r2
 8006d66:	1d3a      	adds	r2, r7, #4
 8006d68:	7812      	ldrb	r2, [r2, #0]
  while(!((((uint8_t*)&g_xStatus)[0])==tempRegValue[1] && 
 8006d6a:	4293      	cmp	r3, r2
 8006d6c:	d1e1      	bne.n	8006d32 <SpiritRefreshStatus+0x6>

}
 8006d6e:	46c0      	nop			; (mov r8, r8)
 8006d70:	46bd      	mov	sp, r7
 8006d72:	b002      	add	sp, #8
 8006d74:	bd80      	pop	{r7, pc}
 8006d76:	46c0      	nop			; (mov r8, r8)
 8006d78:	2000042c 	.word	0x2000042c
 8006d7c:	2000042d 	.word	0x2000042d

08006d80 <Spirit1InterfaceInit>:
* @brief  Read the status register.
* @param  None
* @retval Status
*/
void Spirit1InterfaceInit(void)
{ 
 8006d80:	b580      	push	{r7, lr}
 8006d82:	af00      	add	r7, sp, #0
  /* Initialize the SDN pin micro side */
  RadioGpioInit(RADIO_GPIO_SDN,RADIO_MODE_GPIO_OUT);
 8006d84:	2102      	movs	r1, #2
 8006d86:	2004      	movs	r0, #4
 8006d88:	f000 fa50 	bl	800722c <RadioGpioInit>

  SpiritSpiInit();
 8006d8c:	f000 fb94 	bl	80074b8 <RadioSpiInit>
     
  /* Board management */   
//  SpiritEnterShutdown();
//  SpiritExitShutdown();
//
  SpiritManagementIdentificationRFBoard();
 8006d90:	f000 f816 	bl	8006dc0 <SpiritManagementIdentificationRFBoard>
    
  /* Initialize the signals to drive the range extender application board */
  SpiritManagementRangeExtInit(); 
 8006d94:	f000 f83c 	bl	8006e10 <SpiritManagementRangeExtInit>
  
  /* Micro EXTI config */      
  RadioGpioInit(RADIO_GPIO_3,RADIO_MODE_EXTI_IN);
 8006d98:	2101      	movs	r1, #1
 8006d9a:	2003      	movs	r0, #3
 8006d9c:	f000 fa46 	bl	800722c <RadioGpioInit>
  RadioGpioInterruptCmd(RADIO_GPIO_3,0x04,0x04,DISABLE); 
 8006da0:	2300      	movs	r3, #0
 8006da2:	2204      	movs	r2, #4
 8006da4:	2104      	movs	r1, #4
 8006da6:	2003      	movs	r0, #3
 8006da8:	f000 fad8 	bl	800735c <RadioGpioInterruptCmd>
  RadioGpioInterruptCmd(RADIO_GPIO_3,0x04,0x04,ENABLE);
 8006dac:	2301      	movs	r3, #1
 8006dae:	2204      	movs	r2, #4
 8006db0:	2104      	movs	r1, #4
 8006db2:	2003      	movs	r0, #3
 8006db4:	f000 fad2 	bl	800735c <RadioGpioInterruptCmd>
}
 8006db8:	46c0      	nop			; (mov r8, r8)
 8006dba:	46bd      	mov	sp, r7
 8006dbc:	bd80      	pop	{r7, pc}
	...

08006dc0 <SpiritManagementIdentificationRFBoard>:
* @brief  Identifies the SPIRIT1 Xtal frequency and version.
* @param  None
* @retval Status
*/
void SpiritManagementIdentificationRFBoard(void)
{
 8006dc0:	b580      	push	{r7, lr}
 8006dc2:	b082      	sub	sp, #8
 8006dc4:	af00      	add	r7, sp, #0
  do{
    /* Delay for state transition */
    for(volatile uint8_t i=0; i!=0xFF; i++);
 8006dc6:	1dfb      	adds	r3, r7, #7
 8006dc8:	2200      	movs	r2, #0
 8006dca:	701a      	strb	r2, [r3, #0]
 8006dcc:	e006      	b.n	8006ddc <SpiritManagementIdentificationRFBoard+0x1c>
 8006dce:	1dfb      	adds	r3, r7, #7
 8006dd0:	781b      	ldrb	r3, [r3, #0]
 8006dd2:	b2db      	uxtb	r3, r3
 8006dd4:	3301      	adds	r3, #1
 8006dd6:	b2da      	uxtb	r2, r3
 8006dd8:	1dfb      	adds	r3, r7, #7
 8006dda:	701a      	strb	r2, [r3, #0]
 8006ddc:	1dfb      	adds	r3, r7, #7
 8006dde:	781b      	ldrb	r3, [r3, #0]
 8006de0:	b2db      	uxtb	r3, r3
 8006de2:	2bff      	cmp	r3, #255	; 0xff
 8006de4:	d1f3      	bne.n	8006dce <SpiritManagementIdentificationRFBoard+0xe>
    
    /* Reads the MC_STATUS register */
    SpiritRefreshStatus();
 8006de6:	f7ff ffa1 	bl	8006d2c <SpiritRefreshStatus>
  }while(g_xStatus.MC_STATE!=MC_STATE_READY);
 8006dea:	4b07      	ldr	r3, [pc, #28]	; (8006e08 <SpiritManagementIdentificationRFBoard+0x48>)
 8006dec:	781b      	ldrb	r3, [r3, #0]
 8006dee:	061b      	lsls	r3, r3, #24
 8006df0:	0e5b      	lsrs	r3, r3, #25
 8006df2:	b2db      	uxtb	r3, r3
 8006df4:	2b03      	cmp	r3, #3
 8006df6:	d1e6      	bne.n	8006dc6 <SpiritManagementIdentificationRFBoard+0x6>

    SpiritRadioSetXtalFrequency(XTAL_FREQUENCY);        
 8006df8:	4b04      	ldr	r3, [pc, #16]	; (8006e0c <SpiritManagementIdentificationRFBoard+0x4c>)
 8006dfa:	0018      	movs	r0, r3
 8006dfc:	f7ff fd8a 	bl	8006914 <SpiritRadioSetXtalFrequency>
    //SpiritGeneralSetSpiritVersion(SPIRIT_VERSION); 
}
 8006e00:	46c0      	nop			; (mov r8, r8)
 8006e02:	46bd      	mov	sp, r7
 8006e04:	b002      	add	sp, #8
 8006e06:	bd80      	pop	{r7, pc}
 8006e08:	2000042c 	.word	0x2000042c
 8006e0c:	02faf080 	.word	0x02faf080

08006e10 <SpiritManagementRangeExtInit>:
/**
* @defgroup RANGE_EXT_MANAGEMENT_FUNCTIONS              SDK SPIRIT Management Range Extender Functions
* @{
*/
void SpiritManagementRangeExtInit(void)
{
 8006e10:	b5b0      	push	{r4, r5, r7, lr}
 8006e12:	b088      	sub	sp, #32
 8006e14:	af00      	add	r7, sp, #0
  RangeExtType range_type = SpiritManagementGetRangeExtender();
 8006e16:	251f      	movs	r5, #31
 8006e18:	197c      	adds	r4, r7, r5
 8006e1a:	f000 f869 	bl	8006ef0 <SpiritManagementGetRangeExtender>
 8006e1e:	0003      	movs	r3, r0
 8006e20:	7023      	strb	r3, [r4, #0]
  
  if(range_type==RANGE_EXT_SKYWORKS_169) {
 8006e22:	197b      	adds	r3, r7, r5
 8006e24:	781b      	ldrb	r3, [r3, #0]
 8006e26:	2b01      	cmp	r3, #1
 8006e28:	d12d      	bne.n	8006e86 <SpiritManagementRangeExtInit+0x76>
    /* TCXO optimization power consumption */
    SpiritGeneralSetExtRef(MODE_EXT_XIN);
 8006e2a:	2001      	movs	r0, #1
 8006e2c:	f7fd faa4 	bl	8004378 <SpiritGeneralSetExtRef>
    uint8_t tmp = 0x01; SpiritSpiWriteRegisters(0xB6,1,&tmp);
 8006e30:	1dfb      	adds	r3, r7, #7
 8006e32:	2201      	movs	r2, #1
 8006e34:	701a      	strb	r2, [r3, #0]
 8006e36:	1dfb      	adds	r3, r7, #7
 8006e38:	001a      	movs	r2, r3
 8006e3a:	2101      	movs	r1, #1
 8006e3c:	20b6      	movs	r0, #182	; 0xb6
 8006e3e:	f000 fc57 	bl	80076f0 <RadioSpiWriteRegisters>
    
    /* CSD control */
    SpiritGpioInit(&(SGpioInit){SPIRIT_GPIO_0, SPIRIT_GPIO_MODE_DIGITAL_OUTPUT_HP, SPIRIT_GPIO_DIG_OUT_TX_RX_MODE});
 8006e42:	2008      	movs	r0, #8
 8006e44:	183b      	adds	r3, r7, r0
 8006e46:	4a25      	ldr	r2, [pc, #148]	; (8006edc <SpiritManagementRangeExtInit+0xcc>)
 8006e48:	8811      	ldrh	r1, [r2, #0]
 8006e4a:	8019      	strh	r1, [r3, #0]
 8006e4c:	7892      	ldrb	r2, [r2, #2]
 8006e4e:	709a      	strb	r2, [r3, #2]
 8006e50:	183b      	adds	r3, r7, r0
 8006e52:	0018      	movs	r0, r3
 8006e54:	f7fd fac8 	bl	80043e8 <SpiritGpioInit>
    
    /* CTX/BYP control */
    SpiritGpioInit(&(SGpioInit){SPIRIT_GPIO_1, SPIRIT_GPIO_MODE_DIGITAL_OUTPUT_HP, SPIRIT_GPIO_DIG_OUT_TX_STATE});
 8006e58:	200c      	movs	r0, #12
 8006e5a:	183b      	adds	r3, r7, r0
 8006e5c:	4a20      	ldr	r2, [pc, #128]	; (8006ee0 <SpiritManagementRangeExtInit+0xd0>)
 8006e5e:	8811      	ldrh	r1, [r2, #0]
 8006e60:	8019      	strh	r1, [r3, #0]
 8006e62:	7892      	ldrb	r2, [r2, #2]
 8006e64:	709a      	strb	r2, [r3, #2]
 8006e66:	183b      	adds	r3, r7, r0
 8006e68:	0018      	movs	r0, r3
 8006e6a:	f7fd fabd 	bl	80043e8 <SpiritGpioInit>
    
    /* Vcont control */
    SpiritGpioInit(&(SGpioInit){SPIRIT_GPIO_2, SPIRIT_GPIO_MODE_DIGITAL_OUTPUT_HP, SPIRIT_GPIO_DIG_OUT_RX_STATE});
 8006e6e:	2010      	movs	r0, #16
 8006e70:	183b      	adds	r3, r7, r0
 8006e72:	4a1c      	ldr	r2, [pc, #112]	; (8006ee4 <SpiritManagementRangeExtInit+0xd4>)
 8006e74:	8811      	ldrh	r1, [r2, #0]
 8006e76:	8019      	strh	r1, [r3, #0]
 8006e78:	7892      	ldrb	r2, [r2, #2]
 8006e7a:	709a      	strb	r2, [r3, #2]
 8006e7c:	183b      	adds	r3, r7, r0
 8006e7e:	0018      	movs	r0, r3
 8006e80:	f7fd fab2 	bl	80043e8 <SpiritGpioInit>
    SpiritGpioInit(&(SGpioInit){SPIRIT_GPIO_1, SPIRIT_GPIO_MODE_DIGITAL_OUTPUT_HP, SPIRIT_GPIO_DIG_OUT_RX_STATE});
    
    /* Vcont control */
    SpiritGpioInit(&(SGpioInit){SPIRIT_GPIO_2, SPIRIT_GPIO_MODE_DIGITAL_OUTPUT_HP, SPIRIT_GPIO_DIG_OUT_TX_STATE});
  }
}
 8006e84:	e025      	b.n	8006ed2 <SpiritManagementRangeExtInit+0xc2>
  else if(range_type==RANGE_EXT_SKYWORKS_868) {   
 8006e86:	231f      	movs	r3, #31
 8006e88:	18fb      	adds	r3, r7, r3
 8006e8a:	781b      	ldrb	r3, [r3, #0]
 8006e8c:	2b02      	cmp	r3, #2
 8006e8e:	d120      	bne.n	8006ed2 <SpiritManagementRangeExtInit+0xc2>
    SpiritGpioInit(&(SGpioInit){SPIRIT_GPIO_0, SPIRIT_GPIO_MODE_DIGITAL_OUTPUT_HP, SPIRIT_GPIO_DIG_OUT_TX_RX_MODE});
 8006e90:	2014      	movs	r0, #20
 8006e92:	183b      	adds	r3, r7, r0
 8006e94:	4a11      	ldr	r2, [pc, #68]	; (8006edc <SpiritManagementRangeExtInit+0xcc>)
 8006e96:	8811      	ldrh	r1, [r2, #0]
 8006e98:	8019      	strh	r1, [r3, #0]
 8006e9a:	7892      	ldrb	r2, [r2, #2]
 8006e9c:	709a      	strb	r2, [r3, #2]
 8006e9e:	183b      	adds	r3, r7, r0
 8006ea0:	0018      	movs	r0, r3
 8006ea2:	f7fd faa1 	bl	80043e8 <SpiritGpioInit>
    SpiritGpioInit(&(SGpioInit){SPIRIT_GPIO_1, SPIRIT_GPIO_MODE_DIGITAL_OUTPUT_HP, SPIRIT_GPIO_DIG_OUT_RX_STATE});
 8006ea6:	2018      	movs	r0, #24
 8006ea8:	183b      	adds	r3, r7, r0
 8006eaa:	4a0f      	ldr	r2, [pc, #60]	; (8006ee8 <SpiritManagementRangeExtInit+0xd8>)
 8006eac:	8811      	ldrh	r1, [r2, #0]
 8006eae:	8019      	strh	r1, [r3, #0]
 8006eb0:	7892      	ldrb	r2, [r2, #2]
 8006eb2:	709a      	strb	r2, [r3, #2]
 8006eb4:	183b      	adds	r3, r7, r0
 8006eb6:	0018      	movs	r0, r3
 8006eb8:	f7fd fa96 	bl	80043e8 <SpiritGpioInit>
    SpiritGpioInit(&(SGpioInit){SPIRIT_GPIO_2, SPIRIT_GPIO_MODE_DIGITAL_OUTPUT_HP, SPIRIT_GPIO_DIG_OUT_TX_STATE});
 8006ebc:	201c      	movs	r0, #28
 8006ebe:	183b      	adds	r3, r7, r0
 8006ec0:	4a0a      	ldr	r2, [pc, #40]	; (8006eec <SpiritManagementRangeExtInit+0xdc>)
 8006ec2:	8811      	ldrh	r1, [r2, #0]
 8006ec4:	8019      	strh	r1, [r3, #0]
 8006ec6:	7892      	ldrb	r2, [r2, #2]
 8006ec8:	709a      	strb	r2, [r3, #2]
 8006eca:	183b      	adds	r3, r7, r0
 8006ecc:	0018      	movs	r0, r3
 8006ece:	f7fd fa8b 	bl	80043e8 <SpiritGpioInit>
}
 8006ed2:	46c0      	nop			; (mov r8, r8)
 8006ed4:	46bd      	mov	sp, r7
 8006ed6:	b008      	add	sp, #32
 8006ed8:	bdb0      	pop	{r4, r5, r7, pc}
 8006eda:	46c0      	nop			; (mov r8, r8)
 8006edc:	0800b0f8 	.word	0x0800b0f8
 8006ee0:	0800b0fc 	.word	0x0800b0fc
 8006ee4:	0800b100 	.word	0x0800b100
 8006ee8:	0800b104 	.word	0x0800b104
 8006eec:	0800b108 	.word	0x0800b108

08006ef0 <SpiritManagementGetRangeExtender>:
* @brief  returns the spirit1 range extender type
* @param  None
* @retval RangeExtType
*/
RangeExtType SpiritManagementGetRangeExtender(void)
{
 8006ef0:	b580      	push	{r7, lr}
 8006ef2:	af00      	add	r7, sp, #0
  return xRangeExtType;
 8006ef4:	4b02      	ldr	r3, [pc, #8]	; (8006f00 <SpiritManagementGetRangeExtender+0x10>)
 8006ef6:	781b      	ldrb	r3, [r3, #0]
}
 8006ef8:	0018      	movs	r0, r3
 8006efa:	46bd      	mov	sp, r7
 8006efc:	bd80      	pop	{r7, pc}
 8006efe:	46c0      	nop			; (mov r8, r8)
 8006f00:	200002e8 	.word	0x200002e8

08006f04 <Spirit1GpioIrqInit>:
* @brief  this function intializes the spirit1 gpio irq for TX and Rx
* @param  None
* @retval None
*/
void Spirit1GpioIrqInit(SGpioInit *pGpioIRQ)
{
 8006f04:	b580      	push	{r7, lr}
 8006f06:	b082      	sub	sp, #8
 8006f08:	af00      	add	r7, sp, #0
 8006f0a:	6078      	str	r0, [r7, #4]
  /* Spirit IRQ config */
  SpiritGpioInit(pGpioIRQ);
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	0018      	movs	r0, r3
 8006f10:	f7fd fa6a 	bl	80043e8 <SpiritGpioInit>
}
 8006f14:	46c0      	nop			; (mov r8, r8)
 8006f16:	46bd      	mov	sp, r7
 8006f18:	b002      	add	sp, #8
 8006f1a:	bd80      	pop	{r7, pc}

08006f1c <Spirit1RadioInit>:
* @brief  this function used to receive RX packet
* @param  None
* @retval None
*/
void Spirit1RadioInit(SRadioInit *pRadioInit)
{    
 8006f1c:	b580      	push	{r7, lr}
 8006f1e:	b082      	sub	sp, #8
 8006f20:	af00      	add	r7, sp, #0
 8006f22:	6078      	str	r0, [r7, #4]
  /* Spirit Radio config */
  SpiritRadioInit(pRadioInit);
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	0018      	movs	r0, r3
 8006f28:	f7fe f93a 	bl	80051a0 <SpiritRadioInit>

}
 8006f2c:	46c0      	nop			; (mov r8, r8)
 8006f2e:	46bd      	mov	sp, r7
 8006f30:	b002      	add	sp, #8
 8006f32:	bd80      	pop	{r7, pc}

08006f34 <Spirit1SetPower>:
* @brief  this function sets the radio power
* @param  uint8_t cIndex, float fPowerdBm
* @retval None
*/
void Spirit1SetPower(uint8_t cIndex, float fPowerdBm)
{
 8006f34:	b580      	push	{r7, lr}
 8006f36:	b082      	sub	sp, #8
 8006f38:	af00      	add	r7, sp, #0
 8006f3a:	0002      	movs	r2, r0
 8006f3c:	6039      	str	r1, [r7, #0]
 8006f3e:	1dfb      	adds	r3, r7, #7
 8006f40:	701a      	strb	r2, [r3, #0]
  /* Spirit Radio set power */
  SpiritRadioSetPALeveldBm(cIndex,fPowerdBm);
 8006f42:	683a      	ldr	r2, [r7, #0]
 8006f44:	1dfb      	adds	r3, r7, #7
 8006f46:	781b      	ldrb	r3, [r3, #0]
 8006f48:	1c11      	adds	r1, r2, #0
 8006f4a:	0018      	movs	r0, r3
 8006f4c:	f7ff fad8 	bl	8006500 <SpiritRadioSetPALeveldBm>
  SpiritRadioSetPALevelMaxIndex(cIndex);
 8006f50:	1dfb      	adds	r3, r7, #7
 8006f52:	781b      	ldrb	r3, [r3, #0]
 8006f54:	0018      	movs	r0, r3
 8006f56:	f7ff fb39 	bl	80065cc <SpiritRadioSetPALevelMaxIndex>
}
 8006f5a:	46c0      	nop			; (mov r8, r8)
 8006f5c:	46bd      	mov	sp, r7
 8006f5e:	b002      	add	sp, #8
 8006f60:	bd80      	pop	{r7, pc}

08006f62 <Spirit1PacketConfig>:
* @brief  this function sets the packet configuration according to the protocol used
* @param  None
* @retval None
*/
void Spirit1PacketConfig(void)
{
 8006f62:	b580      	push	{r7, lr}
 8006f64:	af00      	add	r7, sp, #0
  
  STackProtocolInit();
   
#elif defined(USE_BASIC_PROTOCOL)
  
  BasicProtocolInit();
 8006f66:	f7fc fe03 	bl	8003b70 <BasicProtocolInit>
  
#endif
}
 8006f6a:	46c0      	nop			; (mov r8, r8)
 8006f6c:	46bd      	mov	sp, r7
 8006f6e:	bd80      	pop	{r7, pc}

08006f70 <Spirit1SetPayloadlength>:
* @brief  this function sets the payload length
* @param  uint8_t length
* @retval None
*/
void Spirit1SetPayloadlength(uint8_t length)
{
 8006f70:	b580      	push	{r7, lr}
 8006f72:	b082      	sub	sp, #8
 8006f74:	af00      	add	r7, sp, #0
 8006f76:	0002      	movs	r2, r0
 8006f78:	1dfb      	adds	r3, r7, #7
 8006f7a:	701a      	strb	r2, [r3, #0]
    /* Payload length config */
  SpiritPktStackSetPayloadLength(length);
  
#elif defined(USE_BASIC_PROTOCOL)
  /* payload length config */
  SpiritPktBasicSetPayloadLength(length);
 8006f7c:	1dfb      	adds	r3, r7, #7
 8006f7e:	781b      	ldrb	r3, [r3, #0]
 8006f80:	b29b      	uxth	r3, r3
 8006f82:	0018      	movs	r0, r3
 8006f84:	f7fd ff92 	bl	8004eac <SpiritPktBasicSetPayloadLength>
#endif
}
 8006f88:	46c0      	nop			; (mov r8, r8)
 8006f8a:	46bd      	mov	sp, r7
 8006f8c:	b002      	add	sp, #8
 8006f8e:	bd80      	pop	{r7, pc}

08006f90 <Spirit1SetDestinationAddress>:
* @brief  this function sets the destination address
* @param  uint8_t adress
* @retval None
*/
void Spirit1SetDestinationAddress(uint8_t address)
{
 8006f90:	b580      	push	{r7, lr}
 8006f92:	b082      	sub	sp, #8
 8006f94:	af00      	add	r7, sp, #0
 8006f96:	0002      	movs	r2, r0
 8006f98:	1dfb      	adds	r3, r7, #7
 8006f9a:	701a      	strb	r2, [r3, #0]
#if defined(USE_STack_PROTOCOL)
  /* Destination address */
  SpiritPktStackSetDestinationAddress(address);
#elif defined(USE_BASIC_PROTOCOL)
  /* destination address */
  SpiritPktBasicSetDestinationAddress(address);
 8006f9c:	1dfb      	adds	r3, r7, #7
 8006f9e:	781b      	ldrb	r3, [r3, #0]
 8006fa0:	0018      	movs	r0, r3
 8006fa2:	f7fe f829 	bl	8004ff8 <SpiritPktCommonSetDestinationAddress>
#endif
}
 8006fa6:	46c0      	nop			; (mov r8, r8)
 8006fa8:	46bd      	mov	sp, r7
 8006faa:	b002      	add	sp, #8
 8006fac:	bd80      	pop	{r7, pc}

08006fae <Spirit1EnableTxIrq>:
* @brief  this function enables the Tx IRQ
* @param  None
* @retval None
*/
void Spirit1EnableTxIrq(void)
{
 8006fae:	b580      	push	{r7, lr}
 8006fb0:	af00      	add	r7, sp, #0
  /* Spirit IRQs enable */
  SpiritIrq(TX_DATA_SENT, S_ENABLE); 
 8006fb2:	2101      	movs	r1, #1
 8006fb4:	2004      	movs	r0, #4
 8006fb6:	f7fd fa69 	bl	800448c <SpiritIrq>
#if defined(USE_STack_LLP)
  SpiritIrq(MAX_RE_TX_REACH, S_ENABLE);
#endif  
}
 8006fba:	46c0      	nop			; (mov r8, r8)
 8006fbc:	46bd      	mov	sp, r7
 8006fbe:	bd80      	pop	{r7, pc}

08006fc0 <Spirit1EnableRxIrq>:
* @brief  this function enables the Rx IRQ
* @param  None
* @retval None
*/
void Spirit1EnableRxIrq(void)
{
 8006fc0:	b580      	push	{r7, lr}
 8006fc2:	af00      	add	r7, sp, #0
    /* Spirit IRQs enable */
  SpiritIrq(RX_DATA_READY, S_ENABLE);
 8006fc4:	2101      	movs	r1, #1
 8006fc6:	2001      	movs	r0, #1
 8006fc8:	f7fd fa60 	bl	800448c <SpiritIrq>
  SpiritIrq(RX_DATA_DISC, S_ENABLE); 
 8006fcc:	2101      	movs	r1, #1
 8006fce:	2002      	movs	r0, #2
 8006fd0:	f7fd fa5c 	bl	800448c <SpiritIrq>
  SpiritIrq(RX_TIMEOUT, S_ENABLE);
 8006fd4:	2380      	movs	r3, #128	; 0x80
 8006fd6:	059b      	lsls	r3, r3, #22
 8006fd8:	2101      	movs	r1, #1
 8006fda:	0018      	movs	r0, r3
 8006fdc:	f7fd fa56 	bl	800448c <SpiritIrq>
}
 8006fe0:	46c0      	nop			; (mov r8, r8)
 8006fe2:	46bd      	mov	sp, r7
 8006fe4:	bd80      	pop	{r7, pc}

08006fe6 <Spirit1DisableIrq>:
* @brief  this function disable IRQs
* @param  None
* @retval None
*/
void Spirit1DisableIrq(void)
{
 8006fe6:	b580      	push	{r7, lr}
 8006fe8:	af00      	add	r7, sp, #0
  /* Spirit IRQs enable */
  SpiritIrqDeInit(NULL);
 8006fea:	2000      	movs	r0, #0
 8006fec:	f7fd fa22 	bl	8004434 <SpiritIrqDeInit>
}
 8006ff0:	46c0      	nop			; (mov r8, r8)
 8006ff2:	46bd      	mov	sp, r7
 8006ff4:	bd80      	pop	{r7, pc}

08006ff6 <Spirit1SetRxTimeout>:
* @brief  this function set the receive timeout period
* @param  None
* @retval None
*/
void Spirit1SetRxTimeout(float cRxTimeOut)
{
 8006ff6:	b580      	push	{r7, lr}
 8006ff8:	b082      	sub	sp, #8
 8006ffa:	af00      	add	r7, sp, #0
 8006ffc:	6078      	str	r0, [r7, #4]
  if(cRxTimeOut == 0)
 8006ffe:	2100      	movs	r1, #0
 8007000:	6878      	ldr	r0, [r7, #4]
 8007002:	f7f9 fa41 	bl	8000488 <__aeabi_fcmpeq>
 8007006:	1e03      	subs	r3, r0, #0
 8007008:	d006      	beq.n	8007018 <Spirit1SetRxTimeout+0x22>
  {
    /* rx timeout config */
    SET_INFINITE_RX_TIMEOUT();
 800700a:	2000      	movs	r0, #0
 800700c:	f7ff fcb2 	bl	8006974 <SpiritTimerSetRxTimeoutCounter>
    SpiritTimerSetRxTimeoutStopCondition(ANY_ABOVE_THRESHOLD);
 8007010:	200f      	movs	r0, #15
 8007012:	f7ff fe35 	bl	8006c80 <SpiritTimerSetRxTimeoutStopCondition>
    /* RX timeout config */
    SpiritTimerSetRxTimeoutMs(cRxTimeOut);
    Spirit1EnableSQI();
    SpiritTimerSetRxTimeoutStopCondition(RSSI_AND_SQI_ABOVE_THRESHOLD);  
  }
}
 8007016:	e008      	b.n	800702a <Spirit1SetRxTimeout+0x34>
    SpiritTimerSetRxTimeoutMs(cRxTimeOut);
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	1c18      	adds	r0, r3, #0
 800701c:	f7ff fc88 	bl	8006930 <SpiritTimerSetRxTimeoutMs>
    Spirit1EnableSQI();
 8007020:	f000 f813 	bl	800704a <Spirit1EnableSQI>
    SpiritTimerSetRxTimeoutStopCondition(RSSI_AND_SQI_ABOVE_THRESHOLD);  
 8007024:	2006      	movs	r0, #6
 8007026:	f7ff fe2b 	bl	8006c80 <SpiritTimerSetRxTimeoutStopCondition>
}
 800702a:	46c0      	nop			; (mov r8, r8)
 800702c:	46bd      	mov	sp, r7
 800702e:	b002      	add	sp, #8
 8007030:	bd80      	pop	{r7, pc}

08007032 <Spirit1SetRssiTH>:
* @brief  this function sets the RSSI threshold
* @param  int dbmValue
* @retval None
*/
void Spirit1SetRssiTH(int dbmValue)
{
 8007032:	b580      	push	{r7, lr}
 8007034:	b082      	sub	sp, #8
 8007036:	af00      	add	r7, sp, #0
 8007038:	6078      	str	r0, [r7, #4]
  SpiritQiSetRssiThresholddBm(dbmValue);
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	0018      	movs	r0, r3
 800703e:	f7fe f88d 	bl	800515c <SpiritQiSetRssiThresholddBm>
}
 8007042:	46c0      	nop			; (mov r8, r8)
 8007044:	46bd      	mov	sp, r7
 8007046:	b002      	add	sp, #8
 8007048:	bd80      	pop	{r7, pc}

0800704a <Spirit1EnableSQI>:
* @brief  this function enables SQI check
* @param  None
* @retval None
*/
void Spirit1EnableSQI(void)
{
 800704a:	b580      	push	{r7, lr}
 800704c:	af00      	add	r7, sp, #0
  /* enable SQI check */
  SpiritQiSetSqiThreshold(SQI_TH_0);
 800704e:	2000      	movs	r0, #0
 8007050:	f7fe f84a 	bl	80050e8 <SpiritQiSetSqiThreshold>
  SpiritQiSqiCheck(S_ENABLE);
 8007054:	2001      	movs	r0, #1
 8007056:	f7fe f805 	bl	8005064 <SpiritQiSqiCheck>
}
 800705a:	46c0      	nop			; (mov r8, r8)
 800705c:	46bd      	mov	sp, r7
 800705e:	bd80      	pop	{r7, pc}

08007060 <Spirit1StartRx>:
* @brief  this function starts the RX process
* @param  None
* @retval None
*/
void Spirit1StartRx(void)
{
 8007060:	b580      	push	{r7, lr}
 8007062:	af00      	add	r7, sp, #0
  if(g_xStatus.MC_STATE==MC_STATE_RX)
 8007064:	4b08      	ldr	r3, [pc, #32]	; (8007088 <Spirit1StartRx+0x28>)
 8007066:	781b      	ldrb	r3, [r3, #0]
 8007068:	061b      	lsls	r3, r3, #24
 800706a:	0e5b      	lsrs	r3, r3, #25
 800706c:	b2db      	uxtb	r3, r3
 800706e:	2b33      	cmp	r3, #51	; 0x33
 8007070:	d102      	bne.n	8007078 <Spirit1StartRx+0x18>
  {
    SpiritCmdStrobeSabort();
 8007072:	2067      	movs	r0, #103	; 0x67
 8007074:	f7fd f8b4 	bl	80041e0 <SpiritCmdStrobeCommand>
  }
  /* RX command */
  SpiritCmdStrobeRx();
 8007078:	f7fd fd46 	bl	8004b08 <SpiritManagementWaCmdStrobeRx>
 800707c:	2061      	movs	r0, #97	; 0x61
 800707e:	f7fd f8af 	bl	80041e0 <SpiritCmdStrobeCommand>
}
 8007082:	46c0      	nop			; (mov r8, r8)
 8007084:	46bd      	mov	sp, r7
 8007086:	bd80      	pop	{r7, pc}
 8007088:	2000042c 	.word	0x2000042c

0800708c <Spirit1GetRxPacket>:
* @brief  this function receives the data
* @param  None
* @retval None
*/
void Spirit1GetRxPacket(uint8_t *buffer, uint8_t *cRxData )
{
 800708c:	b590      	push	{r4, r7, lr}
 800708e:	b085      	sub	sp, #20
 8007090:	af00      	add	r7, sp, #0
 8007092:	6078      	str	r0, [r7, #4]
 8007094:	6039      	str	r1, [r7, #0]
  uint8_t noofbytes = 0;
 8007096:	240f      	movs	r4, #15
 8007098:	193b      	adds	r3, r7, r4
 800709a:	2200      	movs	r2, #0
 800709c:	701a      	strb	r2, [r3, #0]
  /* when rx data ready read the number of received bytes */
  *cRxData=SpiritLinearFifoReadNumElementsRxFifo();
 800709e:	f7fd fabf 	bl	8004620 <SpiritLinearFifoReadNumElementsRxFifo>
 80070a2:	0003      	movs	r3, r0
 80070a4:	001a      	movs	r2, r3
 80070a6:	683b      	ldr	r3, [r7, #0]
 80070a8:	701a      	strb	r2, [r3, #0]
  noofbytes = *cRxData;
 80070aa:	193b      	adds	r3, r7, r4
 80070ac:	683a      	ldr	r2, [r7, #0]
 80070ae:	7812      	ldrb	r2, [r2, #0]
 80070b0:	701a      	strb	r2, [r3, #0]
    /* read the RX FIFO */
  SpiritSpiReadLinearFifo(noofbytes, buffer);
 80070b2:	687a      	ldr	r2, [r7, #4]
 80070b4:	193b      	adds	r3, r7, r4
 80070b6:	781b      	ldrb	r3, [r3, #0]
 80070b8:	0011      	movs	r1, r2
 80070ba:	0018      	movs	r0, r3
 80070bc:	f000 fe68 	bl	8007d90 <RadioSpiReadFifo>
  
  SpiritCmdStrobeFlushRxFifo();
 80070c0:	2071      	movs	r0, #113	; 0x71
 80070c2:	f7fd f88d 	bl	80041e0 <SpiritCmdStrobeCommand>
}
 80070c6:	46c0      	nop			; (mov r8, r8)
 80070c8:	46bd      	mov	sp, r7
 80070ca:	b005      	add	sp, #20
 80070cc:	bd90      	pop	{r4, r7, pc}
	...

080070d0 <Spirit1StartTx>:
* @brief  this function starts the TX process
* @param  None
* @retval None
*/
void Spirit1StartTx(uint8_t *buffer, uint8_t size )
{
 80070d0:	b580      	push	{r7, lr}
 80070d2:	b082      	sub	sp, #8
 80070d4:	af00      	add	r7, sp, #0
 80070d6:	6078      	str	r0, [r7, #4]
 80070d8:	000a      	movs	r2, r1
 80070da:	1cfb      	adds	r3, r7, #3
 80070dc:	701a      	strb	r2, [r3, #0]
  if(g_xStatus.MC_STATE==MC_STATE_RX)
 80070de:	4b17      	ldr	r3, [pc, #92]	; (800713c <Spirit1StartTx+0x6c>)
 80070e0:	781b      	ldrb	r3, [r3, #0]
 80070e2:	061b      	lsls	r3, r3, #24
 80070e4:	0e5b      	lsrs	r3, r3, #25
 80070e6:	b2db      	uxtb	r3, r3
 80070e8:	2b33      	cmp	r3, #51	; 0x33
 80070ea:	d102      	bne.n	80070f2 <Spirit1StartTx+0x22>
  {
    SpiritCmdStrobeSabort();
 80070ec:	2067      	movs	r0, #103	; 0x67
 80070ee:	f7fd f877 	bl	80041e0 <SpiritCmdStrobeCommand>
  }
  
#ifdef CSMA_ENABLE
  
    /* Enable CSMA */
    SpiritRadioPersistenRx(S_DISABLE);
 80070f2:	2000      	movs	r0, #0
 80070f4:	f7ff fb12 	bl	800671c <SpiritRadioPersistenRx>
    SpiritRadioCsBlanking(S_DISABLE);
 80070f8:	2000      	movs	r0, #0
 80070fa:	f7ff fad7 	bl	80066ac <SpiritRadioCsBlanking>

    SpiritCsmaInit(&xCsmaInit);
 80070fe:	4b10      	ldr	r3, [pc, #64]	; (8007140 <Spirit1StartTx+0x70>)
 8007100:	0018      	movs	r0, r3
 8007102:	f7fd f887 	bl	8004214 <SpiritCsmaInit>
    SpiritCsma(S_ENABLE);
 8007106:	2001      	movs	r0, #1
 8007108:	f7fd f8f4 	bl	80042f4 <SpiritCsma>
    SpiritQiSetRssiThresholddBm(CSMA_RSSI_THRESHOLD);
 800710c:	235a      	movs	r3, #90	; 0x5a
 800710e:	425b      	negs	r3, r3
 8007110:	0018      	movs	r0, r3
 8007112:	f7fe f823 	bl	800515c <SpiritQiSetRssiThresholddBm>
    
#endif 
  
  /* fit the TX FIFO */
  SpiritCmdStrobeFlushTxFifo();
 8007116:	2072      	movs	r0, #114	; 0x72
 8007118:	f7fd f862 	bl	80041e0 <SpiritCmdStrobeCommand>
  
  SpiritSpiWriteLinearFifo(size, buffer);
 800711c:	687a      	ldr	r2, [r7, #4]
 800711e:	1cfb      	adds	r3, r7, #3
 8007120:	781b      	ldrb	r3, [r3, #0]
 8007122:	0011      	movs	r1, r2
 8007124:	0018      	movs	r0, r3
 8007126:	f000 fd5f 	bl	8007be8 <RadioSpiWriteFifo>
  
  /* send the TX command */
  SpiritCmdStrobeTx();
 800712a:	f7fd fcb3 	bl	8004a94 <SpiritManagementWaCmdStrobeTx>
 800712e:	2060      	movs	r0, #96	; 0x60
 8007130:	f7fd f856 	bl	80041e0 <SpiritCmdStrobeCommand>
}
 8007134:	46c0      	nop			; (mov r8, r8)
 8007136:	46bd      	mov	sp, r7
 8007138:	b002      	add	sp, #8
 800713a:	bd80      	pop	{r7, pc}
 800713c:	2000042c 	.word	0x2000042c
 8007140:	2000007c 	.word	0x2000007c

08007144 <Spirit1ClearIRQ>:
* @brief  this function clear the IRQ status
* @param  None
* @retval None
*/
void Spirit1ClearIRQ(void)
{
 8007144:	b580      	push	{r7, lr}
 8007146:	af00      	add	r7, sp, #0
  SpiritIrqClearStatus();
 8007148:	f7fd fa52 	bl	80045f0 <SpiritIrqClearStatus>
}
 800714c:	46c0      	nop			; (mov r8, r8)
 800714e:	46bd      	mov	sp, r7
 8007150:	bd80      	pop	{r7, pc}
	...

08007154 <BSP_LED_Init>:
  *          This parameter can be one of the following values:
  *            @arg  LED2
  * @retval None
  */
void BSP_LED_Init(Led_TypeDef Led)
{
 8007154:	b580      	push	{r7, lr}
 8007156:	b088      	sub	sp, #32
 8007158:	af00      	add	r7, sp, #0
 800715a:	0002      	movs	r2, r0
 800715c:	1dfb      	adds	r3, r7, #7
 800715e:	701a      	strb	r2, [r3, #0]
  GPIO_InitTypeDef  gpioinitstruct;
  
  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 8007160:	1dfb      	adds	r3, r7, #7
 8007162:	781b      	ldrb	r3, [r3, #0]
 8007164:	2b00      	cmp	r3, #0
 8007166:	d10b      	bne.n	8007180 <BSP_LED_Init+0x2c>
 8007168:	4b18      	ldr	r3, [pc, #96]	; (80071cc <BSP_LED_Init+0x78>)
 800716a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800716c:	4b17      	ldr	r3, [pc, #92]	; (80071cc <BSP_LED_Init+0x78>)
 800716e:	2101      	movs	r1, #1
 8007170:	430a      	orrs	r2, r1
 8007172:	62da      	str	r2, [r3, #44]	; 0x2c
 8007174:	4b15      	ldr	r3, [pc, #84]	; (80071cc <BSP_LED_Init+0x78>)
 8007176:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007178:	2201      	movs	r2, #1
 800717a:	4013      	ands	r3, r2
 800717c:	60bb      	str	r3, [r7, #8]
 800717e:	68bb      	ldr	r3, [r7, #8]

  /* Configure the GPIO_LED pin */
  gpioinitstruct.Pin = LED_PIN[Led];
 8007180:	2320      	movs	r3, #32
 8007182:	001a      	movs	r2, r3
 8007184:	210c      	movs	r1, #12
 8007186:	187b      	adds	r3, r7, r1
 8007188:	601a      	str	r2, [r3, #0]
  gpioinitstruct.Mode = GPIO_MODE_OUTPUT_PP;
 800718a:	187b      	adds	r3, r7, r1
 800718c:	2201      	movs	r2, #1
 800718e:	605a      	str	r2, [r3, #4]
  gpioinitstruct.Pull = GPIO_NOPULL;
 8007190:	187b      	adds	r3, r7, r1
 8007192:	2200      	movs	r2, #0
 8007194:	609a      	str	r2, [r3, #8]
  gpioinitstruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007196:	187b      	adds	r3, r7, r1
 8007198:	2203      	movs	r2, #3
 800719a:	60da      	str	r2, [r3, #12]
  
  HAL_GPIO_Init(LED_PORT[Led], &gpioinitstruct);
 800719c:	1dfb      	adds	r3, r7, #7
 800719e:	781a      	ldrb	r2, [r3, #0]
 80071a0:	4b0b      	ldr	r3, [pc, #44]	; (80071d0 <BSP_LED_Init+0x7c>)
 80071a2:	0092      	lsls	r2, r2, #2
 80071a4:	58d3      	ldr	r3, [r2, r3]
 80071a6:	187a      	adds	r2, r7, r1
 80071a8:	0011      	movs	r1, r2
 80071aa:	0018      	movs	r0, r3
 80071ac:	f001 f84a 	bl	8008244 <HAL_GPIO_Init>

  /* Reset PIN to switch off the LED */
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET); 
 80071b0:	1dfb      	adds	r3, r7, #7
 80071b2:	781a      	ldrb	r2, [r3, #0]
 80071b4:	4b06      	ldr	r3, [pc, #24]	; (80071d0 <BSP_LED_Init+0x7c>)
 80071b6:	0092      	lsls	r2, r2, #2
 80071b8:	58d3      	ldr	r3, [r2, r3]
 80071ba:	2120      	movs	r1, #32
 80071bc:	2200      	movs	r2, #0
 80071be:	0018      	movs	r0, r3
 80071c0:	f001 fa90 	bl	80086e4 <HAL_GPIO_WritePin>
}
 80071c4:	46c0      	nop			; (mov r8, r8)
 80071c6:	46bd      	mov	sp, r7
 80071c8:	b008      	add	sp, #32
 80071ca:	bd80      	pop	{r7, pc}
 80071cc:	40021000 	.word	0x40021000
 80071d0:	20000154 	.word	0x20000154

080071d4 <BSP_LED_Off>:
  *   This parameter can be one of following parameters:
  *            @arg  LED2
  * @retval None
  */
void BSP_LED_Off(Led_TypeDef Led)
{
 80071d4:	b580      	push	{r7, lr}
 80071d6:	b082      	sub	sp, #8
 80071d8:	af00      	add	r7, sp, #0
 80071da:	0002      	movs	r2, r0
 80071dc:	1dfb      	adds	r3, r7, #7
 80071de:	701a      	strb	r2, [r3, #0]
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET); 
 80071e0:	1dfb      	adds	r3, r7, #7
 80071e2:	781a      	ldrb	r2, [r3, #0]
 80071e4:	4b05      	ldr	r3, [pc, #20]	; (80071fc <BSP_LED_Off+0x28>)
 80071e6:	0092      	lsls	r2, r2, #2
 80071e8:	58d3      	ldr	r3, [r2, r3]
 80071ea:	2120      	movs	r1, #32
 80071ec:	2200      	movs	r2, #0
 80071ee:	0018      	movs	r0, r3
 80071f0:	f001 fa78 	bl	80086e4 <HAL_GPIO_WritePin>
}
 80071f4:	46c0      	nop			; (mov r8, r8)
 80071f6:	46bd      	mov	sp, r7
 80071f8:	b002      	add	sp, #8
 80071fa:	bd80      	pop	{r7, pc}
 80071fc:	20000154 	.word	0x20000154

08007200 <BSP_LED_Toggle>:
  *   This parameter can be one of following parameters:
  *            @arg  LED2
  * @retval None
  */
void BSP_LED_Toggle(Led_TypeDef Led)
{
 8007200:	b580      	push	{r7, lr}
 8007202:	b082      	sub	sp, #8
 8007204:	af00      	add	r7, sp, #0
 8007206:	0002      	movs	r2, r0
 8007208:	1dfb      	adds	r3, r7, #7
 800720a:	701a      	strb	r2, [r3, #0]
  HAL_GPIO_TogglePin(LED_PORT[Led], LED_PIN[Led]);
 800720c:	1dfb      	adds	r3, r7, #7
 800720e:	781a      	ldrb	r2, [r3, #0]
 8007210:	4b05      	ldr	r3, [pc, #20]	; (8007228 <BSP_LED_Toggle+0x28>)
 8007212:	0092      	lsls	r2, r2, #2
 8007214:	58d3      	ldr	r3, [r2, r3]
 8007216:	2220      	movs	r2, #32
 8007218:	0011      	movs	r1, r2
 800721a:	0018      	movs	r0, r3
 800721c:	f001 fa7f 	bl	800871e <HAL_GPIO_TogglePin>
}
 8007220:	46c0      	nop			; (mov r8, r8)
 8007222:	46bd      	mov	sp, r7
 8007224:	b002      	add	sp, #8
 8007226:	bd80      	pop	{r7, pc}
 8007228:	20000154 	.word	0x20000154

0800722c <RadioGpioInit>:
*         @arg RADIO_MODE_EXTI_IN: MCU GPIO will be connected to EXTI line with interrupt
*         generation capability.
* @retval None.
*/
void RadioGpioInit(RadioGpioPin xGpio, RadioGpioMode xGpioMode)
{
 800722c:	b580      	push	{r7, lr}
 800722e:	b08a      	sub	sp, #40	; 0x28
 8007230:	af00      	add	r7, sp, #0
 8007232:	0002      	movs	r2, r0
 8007234:	1dfb      	adds	r3, r7, #7
 8007236:	701a      	strb	r2, [r3, #0]
 8007238:	1dbb      	adds	r3, r7, #6
 800723a:	1c0a      	adds	r2, r1, #0
 800723c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_RADIO_GPIO_PIN(xGpio));
  assert_param(IS_RADIO_GPIO_MODE(xGpioMode));
  
  /* GPIO Ports Clock Enable */
  __GPIOA_CLK_ENABLE();
 800723e:	4b41      	ldr	r3, [pc, #260]	; (8007344 <RadioGpioInit+0x118>)
 8007240:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007242:	4b40      	ldr	r3, [pc, #256]	; (8007344 <RadioGpioInit+0x118>)
 8007244:	2101      	movs	r1, #1
 8007246:	430a      	orrs	r2, r1
 8007248:	62da      	str	r2, [r3, #44]	; 0x2c
 800724a:	4b3e      	ldr	r3, [pc, #248]	; (8007344 <RadioGpioInit+0x118>)
 800724c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800724e:	2201      	movs	r2, #1
 8007250:	4013      	ands	r3, r2
 8007252:	613b      	str	r3, [r7, #16]
 8007254:	693b      	ldr	r3, [r7, #16]
  __GPIOC_CLK_ENABLE();
 8007256:	4b3b      	ldr	r3, [pc, #236]	; (8007344 <RadioGpioInit+0x118>)
 8007258:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800725a:	4b3a      	ldr	r3, [pc, #232]	; (8007344 <RadioGpioInit+0x118>)
 800725c:	2104      	movs	r1, #4
 800725e:	430a      	orrs	r2, r1
 8007260:	62da      	str	r2, [r3, #44]	; 0x2c
 8007262:	4b38      	ldr	r3, [pc, #224]	; (8007344 <RadioGpioInit+0x118>)
 8007264:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007266:	2204      	movs	r2, #4
 8007268:	4013      	ands	r3, r2
 800726a:	60fb      	str	r3, [r7, #12]
 800726c:	68fb      	ldr	r3, [r7, #12]
  __GPIOB_CLK_ENABLE();
 800726e:	4b35      	ldr	r3, [pc, #212]	; (8007344 <RadioGpioInit+0x118>)
 8007270:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007272:	4b34      	ldr	r3, [pc, #208]	; (8007344 <RadioGpioInit+0x118>)
 8007274:	2102      	movs	r1, #2
 8007276:	430a      	orrs	r2, r1
 8007278:	62da      	str	r2, [r3, #44]	; 0x2c
 800727a:	4b32      	ldr	r3, [pc, #200]	; (8007344 <RadioGpioInit+0x118>)
 800727c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800727e:	2202      	movs	r2, #2
 8007280:	4013      	ands	r3, r2
 8007282:	60bb      	str	r3, [r7, #8]
 8007284:	68bb      	ldr	r3, [r7, #8]
  
  /* Configures MCU GPIO */
  if (xGpioMode == RADIO_MODE_GPIO_OUT)
 8007286:	1dbb      	adds	r3, r7, #6
 8007288:	781b      	ldrb	r3, [r3, #0]
 800728a:	2b02      	cmp	r3, #2
 800728c:	d104      	bne.n	8007298 <RadioGpioInit+0x6c>
  {
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800728e:	2314      	movs	r3, #20
 8007290:	18fb      	adds	r3, r7, r3
 8007292:	2201      	movs	r2, #1
 8007294:	605a      	str	r2, [r3, #4]
 8007296:	e003      	b.n	80072a0 <RadioGpioInit+0x74>
  }
  else
  {
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8007298:	2314      	movs	r3, #20
 800729a:	18fb      	adds	r3, r7, r3
 800729c:	2200      	movs	r2, #0
 800729e:	605a      	str	r2, [r3, #4]
  }
  
  GPIO_InitStruct.Pin = aRADIO_GPIO_PIN[xGpio];
 80072a0:	1dfb      	adds	r3, r7, #7
 80072a2:	781a      	ldrb	r2, [r3, #0]
 80072a4:	4b28      	ldr	r3, [pc, #160]	; (8007348 <RadioGpioInit+0x11c>)
 80072a6:	0052      	lsls	r2, r2, #1
 80072a8:	5ad3      	ldrh	r3, [r2, r3]
 80072aa:	001a      	movs	r2, r3
 80072ac:	2114      	movs	r1, #20
 80072ae:	187b      	adds	r3, r7, r1
 80072b0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Pull = aRADIO_GPIO_PUPD[xGpio];
 80072b2:	1dfb      	adds	r3, r7, #7
 80072b4:	781a      	ldrb	r2, [r3, #0]
 80072b6:	4b25      	ldr	r3, [pc, #148]	; (800734c <RadioGpioInit+0x120>)
 80072b8:	0092      	lsls	r2, r2, #2
 80072ba:	58d2      	ldr	r2, [r2, r3]
 80072bc:	187b      	adds	r3, r7, r1
 80072be:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = aRADIO_GPIO_SPEED[xGpio];
 80072c0:	1dfb      	adds	r3, r7, #7
 80072c2:	781a      	ldrb	r2, [r3, #0]
 80072c4:	4b22      	ldr	r3, [pc, #136]	; (8007350 <RadioGpioInit+0x124>)
 80072c6:	0092      	lsls	r2, r2, #2
 80072c8:	58d2      	ldr	r2, [r2, r3]
 80072ca:	187b      	adds	r3, r7, r1
 80072cc:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(aRADIO_GPIO_PORT[xGpio], &GPIO_InitStruct);
 80072ce:	1dfb      	adds	r3, r7, #7
 80072d0:	781a      	ldrb	r2, [r3, #0]
 80072d2:	4b20      	ldr	r3, [pc, #128]	; (8007354 <RadioGpioInit+0x128>)
 80072d4:	0092      	lsls	r2, r2, #2
 80072d6:	58d3      	ldr	r3, [r2, r3]
 80072d8:	187a      	adds	r2, r7, r1
 80072da:	0011      	movs	r1, r2
 80072dc:	0018      	movs	r0, r3
 80072de:	f000 ffb1 	bl	8008244 <HAL_GPIO_Init>
  
  if (xGpioMode == RADIO_MODE_EXTI_IN)
 80072e2:	1dbb      	adds	r3, r7, #6
 80072e4:	781b      	ldrb	r3, [r3, #0]
 80072e6:	2b01      	cmp	r3, #1
 80072e8:	d127      	bne.n	800733a <RadioGpioInit+0x10e>
  {
    GPIO_InitStruct.Pin = aRADIO_GPIO_PIN[xGpio];
 80072ea:	1dfb      	adds	r3, r7, #7
 80072ec:	781a      	ldrb	r2, [r3, #0]
 80072ee:	4b16      	ldr	r3, [pc, #88]	; (8007348 <RadioGpioInit+0x11c>)
 80072f0:	0052      	lsls	r2, r2, #1
 80072f2:	5ad3      	ldrh	r3, [r2, r3]
 80072f4:	001a      	movs	r2, r3
 80072f6:	2114      	movs	r1, #20
 80072f8:	187b      	adds	r3, r7, r1
 80072fa:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Pull = aRADIO_GPIO_PUPD[xGpio];
 80072fc:	1dfb      	adds	r3, r7, #7
 80072fe:	781a      	ldrb	r2, [r3, #0]
 8007300:	4b12      	ldr	r3, [pc, #72]	; (800734c <RadioGpioInit+0x120>)
 8007302:	0092      	lsls	r2, r2, #2
 8007304:	58d2      	ldr	r2, [r2, r3]
 8007306:	187b      	adds	r3, r7, r1
 8007308:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = aRADIO_GPIO_SPEED[xGpio];
 800730a:	1dfb      	adds	r3, r7, #7
 800730c:	781a      	ldrb	r2, [r3, #0]
 800730e:	4b10      	ldr	r3, [pc, #64]	; (8007350 <RadioGpioInit+0x124>)
 8007310:	0092      	lsls	r2, r2, #2
 8007312:	58d2      	ldr	r2, [r2, r3]
 8007314:	187b      	adds	r3, r7, r1
 8007316:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Mode = aRADIO_GPIO_EXTI_MODE[xGpio];
 8007318:	1dfb      	adds	r3, r7, #7
 800731a:	781a      	ldrb	r2, [r3, #0]
 800731c:	4b0e      	ldr	r3, [pc, #56]	; (8007358 <RadioGpioInit+0x12c>)
 800731e:	0092      	lsls	r2, r2, #2
 8007320:	58d2      	ldr	r2, [r2, r3]
 8007322:	187b      	adds	r3, r7, r1
 8007324:	605a      	str	r2, [r3, #4]
    HAL_GPIO_Init(aRADIO_GPIO_PORT[xGpio], &GPIO_InitStruct);
 8007326:	1dfb      	adds	r3, r7, #7
 8007328:	781a      	ldrb	r2, [r3, #0]
 800732a:	4b0a      	ldr	r3, [pc, #40]	; (8007354 <RadioGpioInit+0x128>)
 800732c:	0092      	lsls	r2, r2, #2
 800732e:	58d3      	ldr	r3, [r2, r3]
 8007330:	187a      	adds	r2, r7, r1
 8007332:	0011      	movs	r1, r2
 8007334:	0018      	movs	r0, r3
 8007336:	f000 ff85 	bl	8008244 <HAL_GPIO_Init>
    
    /* Enable and set Button EXTI Interrupt to the lowest priority */
    /*  NVIC_SetPriority((IRQn_Type)(aRADIO_GPIO_IRQn[xGpio]), 0x02); */
    /*  HAL_NVIC_EnableIRQ((IRQn_Type)(aRADIO_GPIO_IRQn[xGpio]));     */
  } 
}
 800733a:	46c0      	nop			; (mov r8, r8)
 800733c:	46bd      	mov	sp, r7
 800733e:	b00a      	add	sp, #40	; 0x28
 8007340:	bd80      	pop	{r7, pc}
 8007342:	46c0      	nop			; (mov r8, r8)
 8007344:	40021000 	.word	0x40021000
 8007348:	0800b3cc 	.word	0x0800b3cc
 800734c:	0800b3ec 	.word	0x0800b3ec
 8007350:	0800b3d8 	.word	0x0800b3d8
 8007354:	20000158 	.word	0x20000158
 8007358:	0800b400 	.word	0x0800b400

0800735c <RadioGpioInterruptCmd>:
*         @arg ENABLE: Interrupt is enabled
*         @arg DISABLE: Interrupt is disabled
* @retval None.
*/
void RadioGpioInterruptCmd(RadioGpioPin xGpio, uint8_t nPreemption, uint8_t nSubpriority, FunctionalState xNewState)
{
 800735c:	b5b0      	push	{r4, r5, r7, lr}
 800735e:	b082      	sub	sp, #8
 8007360:	af00      	add	r7, sp, #0
 8007362:	0005      	movs	r5, r0
 8007364:	000c      	movs	r4, r1
 8007366:	0010      	movs	r0, r2
 8007368:	0019      	movs	r1, r3
 800736a:	1dfb      	adds	r3, r7, #7
 800736c:	1c2a      	adds	r2, r5, #0
 800736e:	701a      	strb	r2, [r3, #0]
 8007370:	1dbb      	adds	r3, r7, #6
 8007372:	1c22      	adds	r2, r4, #0
 8007374:	701a      	strb	r2, [r3, #0]
 8007376:	1d7b      	adds	r3, r7, #5
 8007378:	1c02      	adds	r2, r0, #0
 800737a:	701a      	strb	r2, [r3, #0]
 800737c:	1d3b      	adds	r3, r7, #4
 800737e:	1c0a      	adds	r2, r1, #0
 8007380:	701a      	strb	r2, [r3, #0]
  HAL_NVIC_SetPriority((IRQn_Type) (aRADIO_GPIO_IRQn[xGpio]), nPreemption, nSubpriority);
 8007382:	1dfb      	adds	r3, r7, #7
 8007384:	781b      	ldrb	r3, [r3, #0]
 8007386:	4a11      	ldr	r2, [pc, #68]	; (80073cc <RadioGpioInterruptCmd+0x70>)
 8007388:	5cd3      	ldrb	r3, [r2, r3]
 800738a:	b258      	sxtb	r0, r3
 800738c:	1dbb      	adds	r3, r7, #6
 800738e:	7819      	ldrb	r1, [r3, #0]
 8007390:	1d7b      	adds	r3, r7, #5
 8007392:	781b      	ldrb	r3, [r3, #0]
 8007394:	001a      	movs	r2, r3
 8007396:	f000 ff13 	bl	80081c0 <HAL_NVIC_SetPriority>
  if (!xNewState)
 800739a:	1d3b      	adds	r3, r7, #4
 800739c:	781b      	ldrb	r3, [r3, #0]
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d108      	bne.n	80073b4 <RadioGpioInterruptCmd+0x58>
  {
    HAL_NVIC_DisableIRQ((IRQn_Type)(aRADIO_GPIO_IRQn[xGpio])); 
 80073a2:	1dfb      	adds	r3, r7, #7
 80073a4:	781b      	ldrb	r3, [r3, #0]
 80073a6:	4a09      	ldr	r2, [pc, #36]	; (80073cc <RadioGpioInterruptCmd+0x70>)
 80073a8:	5cd3      	ldrb	r3, [r2, r3]
 80073aa:	b25b      	sxtb	r3, r3
 80073ac:	0018      	movs	r0, r3
 80073ae:	f000 ff2c 	bl	800820a <HAL_NVIC_DisableIRQ>
  }
  else
  {
    HAL_NVIC_EnableIRQ((IRQn_Type)(aRADIO_GPIO_IRQn[xGpio]));
  }
}
 80073b2:	e007      	b.n	80073c4 <RadioGpioInterruptCmd+0x68>
    HAL_NVIC_EnableIRQ((IRQn_Type)(aRADIO_GPIO_IRQn[xGpio]));
 80073b4:	1dfb      	adds	r3, r7, #7
 80073b6:	781b      	ldrb	r3, [r3, #0]
 80073b8:	4a04      	ldr	r2, [pc, #16]	; (80073cc <RadioGpioInterruptCmd+0x70>)
 80073ba:	5cd3      	ldrb	r3, [r2, r3]
 80073bc:	b25b      	sxtb	r3, r3
 80073be:	0018      	movs	r0, r3
 80073c0:	f000 ff13 	bl	80081ea <HAL_NVIC_EnableIRQ>
}
 80073c4:	46c0      	nop			; (mov r8, r8)
 80073c6:	46bd      	mov	sp, r7
 80073c8:	b002      	add	sp, #8
 80073ca:	bdb0      	pop	{r4, r5, r7, pc}
 80073cc:	0800b410 	.word	0x0800b410

080073d0 <RadioShieldLedInit>:
*   This parameter can be one of the following values:
* @arg    Led_t Led
* @retval None
*/
void RadioShieldLedInit(Led_t Led)
{
 80073d0:	b580      	push	{r7, lr}
 80073d2:	b088      	sub	sp, #32
 80073d4:	af00      	add	r7, sp, #0
 80073d6:	0002      	movs	r2, r0
 80073d8:	1dfb      	adds	r3, r7, #7
 80073da:	701a      	strb	r2, [r3, #0]
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable the GPIO_LED Clock */
  RADIO_SHIELD_LED_GPIO_CLK_ENABLE();
 80073dc:	4b13      	ldr	r3, [pc, #76]	; (800742c <RadioShieldLedInit+0x5c>)
 80073de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80073e0:	4b12      	ldr	r3, [pc, #72]	; (800742c <RadioShieldLedInit+0x5c>)
 80073e2:	2102      	movs	r1, #2
 80073e4:	430a      	orrs	r2, r1
 80073e6:	62da      	str	r2, [r3, #44]	; 0x2c
 80073e8:	4b10      	ldr	r3, [pc, #64]	; (800742c <RadioShieldLedInit+0x5c>)
 80073ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073ec:	2202      	movs	r2, #2
 80073ee:	4013      	ands	r3, r2
 80073f0:	60bb      	str	r3, [r7, #8]
 80073f2:	68bb      	ldr	r3, [r7, #8]
  
  /* Configure the GPIO_LED pin */
  GPIO_InitStruct.Pin = aLED_GPIO_PIN[Led];
 80073f4:	2310      	movs	r3, #16
 80073f6:	001a      	movs	r2, r3
 80073f8:	210c      	movs	r1, #12
 80073fa:	187b      	adds	r3, r7, r1
 80073fc:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80073fe:	187b      	adds	r3, r7, r1
 8007400:	2201      	movs	r2, #1
 8007402:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8007404:	187b      	adds	r3, r7, r1
 8007406:	2201      	movs	r2, #1
 8007408:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 800740a:	187b      	adds	r3, r7, r1
 800740c:	2203      	movs	r2, #3
 800740e:	60da      	str	r2, [r3, #12]
  
  HAL_GPIO_Init(aLED_GPIO_PORT[Led], &GPIO_InitStruct);
 8007410:	1dfb      	adds	r3, r7, #7
 8007412:	781a      	ldrb	r2, [r3, #0]
 8007414:	4b06      	ldr	r3, [pc, #24]	; (8007430 <RadioShieldLedInit+0x60>)
 8007416:	0092      	lsls	r2, r2, #2
 8007418:	58d3      	ldr	r3, [r2, r3]
 800741a:	187a      	adds	r2, r7, r1
 800741c:	0011      	movs	r1, r2
 800741e:	0018      	movs	r0, r3
 8007420:	f000 ff10 	bl	8008244 <HAL_GPIO_Init>
}
 8007424:	46c0      	nop			; (mov r8, r8)
 8007426:	46bd      	mov	sp, r7
 8007428:	b008      	add	sp, #32
 800742a:	bd80      	pop	{r7, pc}
 800742c:	40021000 	.word	0x40021000
 8007430:	2000016c 	.word	0x2000016c

08007434 <RadioShieldLedOn>:
*   This parameter can be one of following parameters:
* @arg  Led_t Led
* @retval None
*/
void RadioShieldLedOn(Led_t Led)
{
 8007434:	b580      	push	{r7, lr}
 8007436:	b082      	sub	sp, #8
 8007438:	af00      	add	r7, sp, #0
 800743a:	0002      	movs	r2, r0
 800743c:	1dfb      	adds	r3, r7, #7
 800743e:	701a      	strb	r2, [r3, #0]
  HAL_GPIO_WritePin(aLED_GPIO_PORT[Led], aLED_GPIO_PIN[Led], GPIO_PIN_SET); 
 8007440:	1dfb      	adds	r3, r7, #7
 8007442:	781a      	ldrb	r2, [r3, #0]
 8007444:	4b05      	ldr	r3, [pc, #20]	; (800745c <RadioShieldLedOn+0x28>)
 8007446:	0092      	lsls	r2, r2, #2
 8007448:	58d3      	ldr	r3, [r2, r3]
 800744a:	2110      	movs	r1, #16
 800744c:	2201      	movs	r2, #1
 800744e:	0018      	movs	r0, r3
 8007450:	f001 f948 	bl	80086e4 <HAL_GPIO_WritePin>
}
 8007454:	46c0      	nop			; (mov r8, r8)
 8007456:	46bd      	mov	sp, r7
 8007458:	b002      	add	sp, #8
 800745a:	bd80      	pop	{r7, pc}
 800745c:	2000016c 	.word	0x2000016c

08007460 <RadioShieldLedOff>:
*   This parameter can be one of following parameters:
* @arg Led_t Led
* @retval None
*/
void RadioShieldLedOff(Led_t Led)
{
 8007460:	b580      	push	{r7, lr}
 8007462:	b082      	sub	sp, #8
 8007464:	af00      	add	r7, sp, #0
 8007466:	0002      	movs	r2, r0
 8007468:	1dfb      	adds	r3, r7, #7
 800746a:	701a      	strb	r2, [r3, #0]
  HAL_GPIO_WritePin(aLED_GPIO_PORT[Led], aLED_GPIO_PIN[Led], GPIO_PIN_RESET); 
 800746c:	1dfb      	adds	r3, r7, #7
 800746e:	781a      	ldrb	r2, [r3, #0]
 8007470:	4b05      	ldr	r3, [pc, #20]	; (8007488 <RadioShieldLedOff+0x28>)
 8007472:	0092      	lsls	r2, r2, #2
 8007474:	58d3      	ldr	r3, [r2, r3]
 8007476:	2110      	movs	r1, #16
 8007478:	2200      	movs	r2, #0
 800747a:	0018      	movs	r0, r3
 800747c:	f001 f932 	bl	80086e4 <HAL_GPIO_WritePin>
}
 8007480:	46c0      	nop			; (mov r8, r8)
 8007482:	46bd      	mov	sp, r7
 8007484:	b002      	add	sp, #8
 8007486:	bd80      	pop	{r7, pc}
 8007488:	2000016c 	.word	0x2000016c

0800748c <RadioShieldLedToggle>:
*   This parameter can be one of following parameters:
* @arg Led_t Led
* @retval None
*/
void RadioShieldLedToggle(Led_t Led)
{
 800748c:	b580      	push	{r7, lr}
 800748e:	b082      	sub	sp, #8
 8007490:	af00      	add	r7, sp, #0
 8007492:	0002      	movs	r2, r0
 8007494:	1dfb      	adds	r3, r7, #7
 8007496:	701a      	strb	r2, [r3, #0]
  HAL_GPIO_TogglePin(aLED_GPIO_PORT[Led], aLED_GPIO_PIN[Led]);
 8007498:	1dfb      	adds	r3, r7, #7
 800749a:	781a      	ldrb	r2, [r3, #0]
 800749c:	4b05      	ldr	r3, [pc, #20]	; (80074b4 <RadioShieldLedToggle+0x28>)
 800749e:	0092      	lsls	r2, r2, #2
 80074a0:	58d3      	ldr	r3, [r2, r3]
 80074a2:	2210      	movs	r2, #16
 80074a4:	0011      	movs	r1, r2
 80074a6:	0018      	movs	r0, r3
 80074a8:	f001 f939 	bl	800871e <HAL_GPIO_TogglePin>
}
 80074ac:	46c0      	nop			; (mov r8, r8)
 80074ae:	46bd      	mov	sp, r7
 80074b0:	b002      	add	sp, #8
 80074b2:	bd80      	pop	{r7, pc}
 80074b4:	2000016c 	.word	0x2000016c

080074b8 <RadioSpiInit>:
* @brief  Initializes SPI HAL.
* @param  None
* @retval None
*/
void RadioSpiInit(void)
{
 80074b8:	b580      	push	{r7, lr}
 80074ba:	af00      	add	r7, sp, #0
  if (HAL_SPI_GetState(&pSpiHandle) == HAL_SPI_STATE_RESET)
 80074bc:	4b19      	ldr	r3, [pc, #100]	; (8007524 <RadioSpiInit+0x6c>)
 80074be:	0018      	movs	r0, r3
 80074c0:	f002 fc01 	bl	8009cc6 <HAL_SPI_GetState>
 80074c4:	1e03      	subs	r3, r0, #0
 80074c6:	d129      	bne.n	800751c <RadioSpiInit+0x64>
  {
    /* SPI Config */
    pSpiHandle.Instance               = RADIO_SPI;
 80074c8:	4b16      	ldr	r3, [pc, #88]	; (8007524 <RadioSpiInit+0x6c>)
 80074ca:	4a17      	ldr	r2, [pc, #92]	; (8007528 <RadioSpiInit+0x70>)
 80074cc:	601a      	str	r2, [r3, #0]
    pSpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80074ce:	4b15      	ldr	r3, [pc, #84]	; (8007524 <RadioSpiInit+0x6c>)
 80074d0:	2208      	movs	r2, #8
 80074d2:	61da      	str	r2, [r3, #28]
    pSpiHandle.Init.Direction         = SPI_DIRECTION_2LINES;
 80074d4:	4b13      	ldr	r3, [pc, #76]	; (8007524 <RadioSpiInit+0x6c>)
 80074d6:	2200      	movs	r2, #0
 80074d8:	609a      	str	r2, [r3, #8]
    pSpiHandle.Init.CLKPhase          = SPI_PHASE_1EDGE;
 80074da:	4b12      	ldr	r3, [pc, #72]	; (8007524 <RadioSpiInit+0x6c>)
 80074dc:	2200      	movs	r2, #0
 80074de:	615a      	str	r2, [r3, #20]
    pSpiHandle.Init.CLKPolarity       = SPI_POLARITY_LOW;
 80074e0:	4b10      	ldr	r3, [pc, #64]	; (8007524 <RadioSpiInit+0x6c>)
 80074e2:	2200      	movs	r2, #0
 80074e4:	611a      	str	r2, [r3, #16]
    pSpiHandle.Init.CRCCalculation    = SPI_CRCCALCULATION_DISABLED;
 80074e6:	4b0f      	ldr	r3, [pc, #60]	; (8007524 <RadioSpiInit+0x6c>)
 80074e8:	2200      	movs	r2, #0
 80074ea:	629a      	str	r2, [r3, #40]	; 0x28
    pSpiHandle.Init.CRCPolynomial     = 7;
 80074ec:	4b0d      	ldr	r3, [pc, #52]	; (8007524 <RadioSpiInit+0x6c>)
 80074ee:	2207      	movs	r2, #7
 80074f0:	62da      	str	r2, [r3, #44]	; 0x2c
    pSpiHandle.Init.DataSize          = SPI_DATASIZE_8BIT;
 80074f2:	4b0c      	ldr	r3, [pc, #48]	; (8007524 <RadioSpiInit+0x6c>)
 80074f4:	2200      	movs	r2, #0
 80074f6:	60da      	str	r2, [r3, #12]
    pSpiHandle.Init.FirstBit          = SPI_FIRSTBIT_MSB;
 80074f8:	4b0a      	ldr	r3, [pc, #40]	; (8007524 <RadioSpiInit+0x6c>)
 80074fa:	2200      	movs	r2, #0
 80074fc:	621a      	str	r2, [r3, #32]
    pSpiHandle.Init.NSS               = SPI_NSS_SOFT;       
 80074fe:	4b09      	ldr	r3, [pc, #36]	; (8007524 <RadioSpiInit+0x6c>)
 8007500:	2280      	movs	r2, #128	; 0x80
 8007502:	0092      	lsls	r2, r2, #2
 8007504:	619a      	str	r2, [r3, #24]
    pSpiHandle.Init.TIMode            = SPI_TIMODE_DISABLED;
 8007506:	4b07      	ldr	r3, [pc, #28]	; (8007524 <RadioSpiInit+0x6c>)
 8007508:	2200      	movs	r2, #0
 800750a:	625a      	str	r2, [r3, #36]	; 0x24
    pSpiHandle.Init.Mode              = SPI_MODE_MASTER;
 800750c:	4b05      	ldr	r3, [pc, #20]	; (8007524 <RadioSpiInit+0x6c>)
 800750e:	2282      	movs	r2, #130	; 0x82
 8007510:	0052      	lsls	r2, r2, #1
 8007512:	605a      	str	r2, [r3, #4]
    
    //HAL_SPI_MspInit(&pSpiHandle);
    HAL_SPI_Init(&pSpiHandle);
 8007514:	4b03      	ldr	r3, [pc, #12]	; (8007524 <RadioSpiInit+0x6c>)
 8007516:	0018      	movs	r0, r3
 8007518:	f002 f838 	bl	800958c <HAL_SPI_Init>
  }
}
 800751c:	46c0      	nop			; (mov r8, r8)
 800751e:	46bd      	mov	sp, r7
 8007520:	bd80      	pop	{r7, pc}
 8007522:	46c0      	nop			; (mov r8, r8)
 8007524:	20000430 	.word	0x20000430
 8007528:	40013000 	.word	0x40013000

0800752c <HAL_SPI_MspInit>:
* @brief  Initializes SPI MSP.
* @param  SPI_HandleTypeDef* pSpiHandle
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* pSpiHandle)
{
 800752c:	b590      	push	{r4, r7, lr}
 800752e:	b08d      	sub	sp, #52	; 0x34
 8007530:	af00      	add	r7, sp, #0
 8007532:	6078      	str	r0, [r7, #4]
  
  GPIO_InitTypeDef GPIO_InitStruct;
  if (pSpiHandle->Instance==RADIO_SPI)
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	4a4d      	ldr	r2, [pc, #308]	; (8007670 <HAL_SPI_MspInit+0x144>)
 800753a:	4293      	cmp	r3, r2
 800753c:	d000      	beq.n	8007540 <HAL_SPI_MspInit+0x14>
 800753e:	e093      	b.n	8007668 <HAL_SPI_MspInit+0x13c>
  {
    /*** Configure the GPIOs ***/  
    /* Enable GPIO clock */
    RADIO_SPI_SCLK_CLK_ENABLE();
 8007540:	4b4c      	ldr	r3, [pc, #304]	; (8007674 <HAL_SPI_MspInit+0x148>)
 8007542:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007544:	4b4b      	ldr	r3, [pc, #300]	; (8007674 <HAL_SPI_MspInit+0x148>)
 8007546:	2102      	movs	r1, #2
 8007548:	430a      	orrs	r2, r1
 800754a:	62da      	str	r2, [r3, #44]	; 0x2c
 800754c:	4b49      	ldr	r3, [pc, #292]	; (8007674 <HAL_SPI_MspInit+0x148>)
 800754e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007550:	2202      	movs	r2, #2
 8007552:	4013      	ands	r3, r2
 8007554:	61bb      	str	r3, [r7, #24]
 8007556:	69bb      	ldr	r3, [r7, #24]
    RADIO_SPI_MISO_CLK_ENABLE();
 8007558:	4b46      	ldr	r3, [pc, #280]	; (8007674 <HAL_SPI_MspInit+0x148>)
 800755a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800755c:	4b45      	ldr	r3, [pc, #276]	; (8007674 <HAL_SPI_MspInit+0x148>)
 800755e:	2101      	movs	r1, #1
 8007560:	430a      	orrs	r2, r1
 8007562:	62da      	str	r2, [r3, #44]	; 0x2c
 8007564:	4b43      	ldr	r3, [pc, #268]	; (8007674 <HAL_SPI_MspInit+0x148>)
 8007566:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007568:	2201      	movs	r2, #1
 800756a:	4013      	ands	r3, r2
 800756c:	617b      	str	r3, [r7, #20]
 800756e:	697b      	ldr	r3, [r7, #20]
    RADIO_SPI_MOSI_CLOCK_ENABLE();
 8007570:	4b40      	ldr	r3, [pc, #256]	; (8007674 <HAL_SPI_MspInit+0x148>)
 8007572:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007574:	4b3f      	ldr	r3, [pc, #252]	; (8007674 <HAL_SPI_MspInit+0x148>)
 8007576:	2101      	movs	r1, #1
 8007578:	430a      	orrs	r2, r1
 800757a:	62da      	str	r2, [r3, #44]	; 0x2c
 800757c:	4b3d      	ldr	r3, [pc, #244]	; (8007674 <HAL_SPI_MspInit+0x148>)
 800757e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007580:	2201      	movs	r2, #1
 8007582:	4013      	ands	r3, r2
 8007584:	613b      	str	r3, [r7, #16]
 8007586:	693b      	ldr	r3, [r7, #16]
    
    /**SPI1 GPIO Configuration */   
    
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007588:	241c      	movs	r4, #28
 800758a:	193b      	adds	r3, r7, r4
 800758c:	2202      	movs	r2, #2
 800758e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8007590:	193b      	adds	r3, r7, r4
 8007592:	2201      	movs	r2, #1
 8007594:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8007596:	193b      	adds	r3, r7, r4
 8007598:	2203      	movs	r2, #3
 800759a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = RADIO_SPI_SCK_AF;
 800759c:	193b      	adds	r3, r7, r4
 800759e:	2200      	movs	r2, #0
 80075a0:	611a      	str	r2, [r3, #16]
    
    GPIO_InitStruct.Pin = RADIO_SPI_SCK_PIN;
 80075a2:	193b      	adds	r3, r7, r4
 80075a4:	2208      	movs	r2, #8
 80075a6:	601a      	str	r2, [r3, #0]
    HAL_GPIO_Init(RADIO_SPI_SCK_PORT, &GPIO_InitStruct);
 80075a8:	193b      	adds	r3, r7, r4
 80075aa:	4a33      	ldr	r2, [pc, #204]	; (8007678 <HAL_SPI_MspInit+0x14c>)
 80075ac:	0019      	movs	r1, r3
 80075ae:	0010      	movs	r0, r2
 80075b0:	f000 fe48 	bl	8008244 <HAL_GPIO_Init>
    
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80075b4:	193b      	adds	r3, r7, r4
 80075b6:	2202      	movs	r2, #2
 80075b8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80075ba:	193b      	adds	r3, r7, r4
 80075bc:	2202      	movs	r2, #2
 80075be:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 80075c0:	193b      	adds	r3, r7, r4
 80075c2:	2203      	movs	r2, #3
 80075c4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = RADIO_SPI_MISO_AF;
 80075c6:	193b      	adds	r3, r7, r4
 80075c8:	2200      	movs	r2, #0
 80075ca:	611a      	str	r2, [r3, #16]
    
    GPIO_InitStruct.Pin = RADIO_SPI_MISO_PIN;
 80075cc:	193b      	adds	r3, r7, r4
 80075ce:	2240      	movs	r2, #64	; 0x40
 80075d0:	601a      	str	r2, [r3, #0]
    HAL_GPIO_Init(RADIO_SPI_MISO_PORT, &GPIO_InitStruct);
 80075d2:	193a      	adds	r2, r7, r4
 80075d4:	23a0      	movs	r3, #160	; 0xa0
 80075d6:	05db      	lsls	r3, r3, #23
 80075d8:	0011      	movs	r1, r2
 80075da:	0018      	movs	r0, r3
 80075dc:	f000 fe32 	bl	8008244 <HAL_GPIO_Init>
    
    GPIO_InitStruct.Pin = RADIO_SPI_MOSI_PIN;
 80075e0:	193b      	adds	r3, r7, r4
 80075e2:	2280      	movs	r2, #128	; 0x80
 80075e4:	601a      	str	r2, [r3, #0]
    HAL_GPIO_Init(RADIO_SPI_MOSI_PORT, &GPIO_InitStruct); 
 80075e6:	193a      	adds	r2, r7, r4
 80075e8:	23a0      	movs	r3, #160	; 0xa0
 80075ea:	05db      	lsls	r3, r3, #23
 80075ec:	0011      	movs	r1, r2
 80075ee:	0018      	movs	r0, r3
 80075f0:	f000 fe28 	bl	8008244 <HAL_GPIO_Init>
    
    RADIO_SPI_CS_CLOCK_ENABLE();
 80075f4:	4b1f      	ldr	r3, [pc, #124]	; (8007674 <HAL_SPI_MspInit+0x148>)
 80075f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80075f8:	4b1e      	ldr	r3, [pc, #120]	; (8007674 <HAL_SPI_MspInit+0x148>)
 80075fa:	2102      	movs	r1, #2
 80075fc:	430a      	orrs	r2, r1
 80075fe:	62da      	str	r2, [r3, #44]	; 0x2c
 8007600:	4b1c      	ldr	r3, [pc, #112]	; (8007674 <HAL_SPI_MspInit+0x148>)
 8007602:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007604:	2202      	movs	r2, #2
 8007606:	4013      	ands	r3, r2
 8007608:	60fb      	str	r3, [r7, #12]
 800760a:	68fb      	ldr	r3, [r7, #12]
    
    /* Configure SPI pin: CS */
    GPIO_InitStruct.Pin = RADIO_SPI_H_CS_PIN;
 800760c:	0021      	movs	r1, r4
 800760e:	187b      	adds	r3, r7, r1
 8007610:	2240      	movs	r2, #64	; 0x40
 8007612:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007614:	187b      	adds	r3, r7, r1
 8007616:	2201      	movs	r2, #1
 8007618:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800761a:	187b      	adds	r3, r7, r1
 800761c:	2201      	movs	r2, #1
 800761e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8007620:	187b      	adds	r3, r7, r1
 8007622:	2203      	movs	r2, #3
 8007624:	60da      	str	r2, [r3, #12]
    HAL_GPIO_Init(RADIO_SPI_H_CS_PORT, &GPIO_InitStruct);
 8007626:	000c      	movs	r4, r1
 8007628:	187b      	adds	r3, r7, r1
 800762a:	4a13      	ldr	r2, [pc, #76]	; (8007678 <HAL_SPI_MspInit+0x14c>)
 800762c:	0019      	movs	r1, r3
 800762e:	0010      	movs	r0, r2
 8007630:	f000 fe08 	bl	8008244 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RADIO_SPI_S_CS_PIN;
 8007634:	0021      	movs	r1, r4
 8007636:	187b      	adds	r3, r7, r1
 8007638:	2220      	movs	r2, #32
 800763a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800763c:	187b      	adds	r3, r7, r1
 800763e:	2201      	movs	r2, #1
 8007640:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8007642:	187b      	adds	r3, r7, r1
 8007644:	2201      	movs	r2, #1
 8007646:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8007648:	187b      	adds	r3, r7, r1
 800764a:	2203      	movs	r2, #3
 800764c:	60da      	str	r2, [r3, #12]
    HAL_GPIO_Init(RADIO_SPI_S_CS_PORT, &GPIO_InitStruct);
 800764e:	187b      	adds	r3, r7, r1
 8007650:	4a09      	ldr	r2, [pc, #36]	; (8007678 <HAL_SPI_MspInit+0x14c>)
 8007652:	0019      	movs	r1, r3
 8007654:	0010      	movs	r0, r2
 8007656:	f000 fdf5 	bl	8008244 <HAL_GPIO_Init>
    
    RADIO_SPI_CLK_ENABLE();
 800765a:	4b06      	ldr	r3, [pc, #24]	; (8007674 <HAL_SPI_MspInit+0x148>)
 800765c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800765e:	4b05      	ldr	r3, [pc, #20]	; (8007674 <HAL_SPI_MspInit+0x148>)
 8007660:	2180      	movs	r1, #128	; 0x80
 8007662:	0149      	lsls	r1, r1, #5
 8007664:	430a      	orrs	r2, r1
 8007666:	635a      	str	r2, [r3, #52]	; 0x34
  }
}
 8007668:	46c0      	nop			; (mov r8, r8)
 800766a:	46bd      	mov	sp, r7
 800766c:	b00d      	add	sp, #52	; 0x34
 800766e:	bd90      	pop	{r4, r7, pc}
 8007670:	40013000 	.word	0x40013000
 8007674:	40021000 	.word	0x40021000
 8007678:	50000400 	.word	0x50000400

0800767c <SPI_Write>:
* @brief  SPI Write a byte to device
* @param  Value: value to be written
* @retval None
*/
static void SPI_Write(uint8_t Value)
{
 800767c:	b5b0      	push	{r4, r5, r7, lr}
 800767e:	b084      	sub	sp, #16
 8007680:	af00      	add	r7, sp, #0
 8007682:	0002      	movs	r2, r0
 8007684:	1dfb      	adds	r3, r7, #7
 8007686:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007688:	230f      	movs	r3, #15
 800768a:	18fb      	adds	r3, r7, r3
 800768c:	2200      	movs	r2, #0
 800768e:	701a      	strb	r2, [r3, #0]
  
  while (__HAL_SPI_GET_FLAG(&pSpiHandle, SPI_FLAG_TXE) == RESET);
 8007690:	46c0      	nop			; (mov r8, r8)
 8007692:	4b0e      	ldr	r3, [pc, #56]	; (80076cc <SPI_Write+0x50>)
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	689b      	ldr	r3, [r3, #8]
 8007698:	2202      	movs	r2, #2
 800769a:	4013      	ands	r3, r2
 800769c:	2b02      	cmp	r3, #2
 800769e:	d1f8      	bne.n	8007692 <SPI_Write+0x16>
  status = HAL_SPI_Transmit(&pSpiHandle, (uint8_t*) &Value, 1, SpiTimeout);
 80076a0:	4b0b      	ldr	r3, [pc, #44]	; (80076d0 <SPI_Write+0x54>)
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	250f      	movs	r5, #15
 80076a6:	197c      	adds	r4, r7, r5
 80076a8:	1df9      	adds	r1, r7, #7
 80076aa:	4808      	ldr	r0, [pc, #32]	; (80076cc <SPI_Write+0x50>)
 80076ac:	2201      	movs	r2, #1
 80076ae:	f002 f800 	bl	80096b2 <HAL_SPI_Transmit>
 80076b2:	0003      	movs	r3, r0
 80076b4:	7023      	strb	r3, [r4, #0]
  
  /* Check the communication status */
  if (status != HAL_OK)
 80076b6:	197b      	adds	r3, r7, r5
 80076b8:	781b      	ldrb	r3, [r3, #0]
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d001      	beq.n	80076c2 <SPI_Write+0x46>
  {
    /* Execute user timeout callback */
    SPI_Error();
 80076be:	f000 f809 	bl	80076d4 <SPI_Error>
  }
}
 80076c2:	46c0      	nop			; (mov r8, r8)
 80076c4:	46bd      	mov	sp, r7
 80076c6:	b004      	add	sp, #16
 80076c8:	bdb0      	pop	{r4, r5, r7, pc}
 80076ca:	46c0      	nop			; (mov r8, r8)
 80076cc:	20000430 	.word	0x20000430
 80076d0:	20000170 	.word	0x20000170

080076d4 <SPI_Error>:
* @brief  SPI error treatment function
* @param  None
* @retval None
*/
static void SPI_Error(void)
{
 80076d4:	b580      	push	{r7, lr}
 80076d6:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication BUS */
  HAL_SPI_DeInit(&pSpiHandle);
 80076d8:	4b04      	ldr	r3, [pc, #16]	; (80076ec <SPI_Error+0x18>)
 80076da:	0018      	movs	r0, r3
 80076dc:	f001 ffc0 	bl	8009660 <HAL_SPI_DeInit>
  
  /* Re-Initiaize the SPI communication BUS */
  RadioSpiInit();
 80076e0:	f7ff feea 	bl	80074b8 <RadioSpiInit>
}
 80076e4:	46c0      	nop			; (mov r8, r8)
 80076e6:	46bd      	mov	sp, r7
 80076e8:	bd80      	pop	{r7, pc}
 80076ea:	46c0      	nop			; (mov r8, r8)
 80076ec:	20000430 	.word	0x20000430

080076f0 <RadioSpiWriteRegisters>:
* @param  cNbBytes: number of registers and bytes to be write
* @param  pcBuffer: pointer to the buffer of values have to be written into registers
* @retval StatusBytes
*/
StatusBytes RadioSpiWriteRegisters(uint8_t cRegAddress, uint8_t cNbBytes, uint8_t* pcBuffer)
{
 80076f0:	b5b0      	push	{r4, r5, r7, lr}
 80076f2:	b08a      	sub	sp, #40	; 0x28
 80076f4:	af02      	add	r7, sp, #8
 80076f6:	603a      	str	r2, [r7, #0]
 80076f8:	1dfb      	adds	r3, r7, #7
 80076fa:	1c02      	adds	r2, r0, #0
 80076fc:	701a      	strb	r2, [r3, #0]
 80076fe:	1dbb      	adds	r3, r7, #6
 8007700:	1c0a      	adds	r2, r1, #0
 8007702:	701a      	strb	r2, [r3, #0]
  uint8_t aHeader[2] = {0};
 8007704:	2110      	movs	r1, #16
 8007706:	187b      	adds	r3, r7, r1
 8007708:	2200      	movs	r2, #0
 800770a:	801a      	strh	r2, [r3, #0]
  uint16_t tmpstatus = 0x0000;
 800770c:	200e      	movs	r0, #14
 800770e:	183b      	adds	r3, r7, r0
 8007710:	2200      	movs	r2, #0
 8007712:	801a      	strh	r2, [r3, #0]
  radio_select_t selectedBand;
  
  StatusBytes *pStatus=(StatusBytes *)&tmpstatus;
 8007714:	183b      	adds	r3, r7, r0
 8007716:	61bb      	str	r3, [r7, #24]
  
  /* Built the aHeader bytes */
  aHeader[0] = WRITE_HEADER;
 8007718:	187b      	adds	r3, r7, r1
 800771a:	2200      	movs	r2, #0
 800771c:	701a      	strb	r2, [r3, #0]
  aHeader[1] = cRegAddress;
 800771e:	187b      	adds	r3, r7, r1
 8007720:	1dfa      	adds	r2, r7, #7
 8007722:	7812      	ldrb	r2, [r2, #0]
 8007724:	705a      	strb	r2, [r3, #1]
  
  SPI_ENTER_CRITICAL();
 8007726:	2300      	movs	r3, #0
 8007728:	2204      	movs	r2, #4
 800772a:	2104      	movs	r1, #4
 800772c:	2003      	movs	r0, #3
 800772e:	f7ff fe15 	bl	800735c <RadioGpioInterruptCmd>
  
  /* Puts the SPI chip select low to start the transaction */
  selectedBand = bandSelect();
 8007732:	f7fc fa29 	bl	8003b88 <bandSelect>
 8007736:	1c03      	adds	r3, r0, #0
 8007738:	1c1a      	adds	r2, r3, #0
 800773a:	210c      	movs	r1, #12
 800773c:	187b      	adds	r3, r7, r1
 800773e:	801a      	strh	r2, [r3, #0]
  if(selectedBand.conf_868 == SET)
 8007740:	187b      	adds	r3, r7, r1
 8007742:	781b      	ldrb	r3, [r3, #0]
 8007744:	2b01      	cmp	r3, #1
 8007746:	d10c      	bne.n	8007762 <RadioSpiWriteRegisters+0x72>
  {
	  RadioSpiHCSLow();
 8007748:	4b51      	ldr	r3, [pc, #324]	; (8007890 <RadioSpiWriteRegisters+0x1a0>)
 800774a:	2200      	movs	r2, #0
 800774c:	2140      	movs	r1, #64	; 0x40
 800774e:	0018      	movs	r0, r3
 8007750:	f000 ffc8 	bl	80086e4 <HAL_GPIO_WritePin>
	  RadioSpiSCSHigh();
 8007754:	4b4e      	ldr	r3, [pc, #312]	; (8007890 <RadioSpiWriteRegisters+0x1a0>)
 8007756:	2201      	movs	r2, #1
 8007758:	2120      	movs	r1, #32
 800775a:	0018      	movs	r0, r3
 800775c:	f000 ffc2 	bl	80086e4 <HAL_GPIO_WritePin>
 8007760:	e01d      	b.n	800779e <RadioSpiWriteRegisters+0xae>
  }
  else
  {
	  if (selectedBand.conf_433 == SET)
 8007762:	230c      	movs	r3, #12
 8007764:	18fb      	adds	r3, r7, r3
 8007766:	785b      	ldrb	r3, [r3, #1]
 8007768:	2b01      	cmp	r3, #1
 800776a:	d10c      	bne.n	8007786 <RadioSpiWriteRegisters+0x96>
	  {
		  RadioSpiHCSHigh();
 800776c:	4b48      	ldr	r3, [pc, #288]	; (8007890 <RadioSpiWriteRegisters+0x1a0>)
 800776e:	2201      	movs	r2, #1
 8007770:	2140      	movs	r1, #64	; 0x40
 8007772:	0018      	movs	r0, r3
 8007774:	f000 ffb6 	bl	80086e4 <HAL_GPIO_WritePin>
		  RadioSpiSCSLow();
 8007778:	4b45      	ldr	r3, [pc, #276]	; (8007890 <RadioSpiWriteRegisters+0x1a0>)
 800777a:	2200      	movs	r2, #0
 800777c:	2120      	movs	r1, #32
 800777e:	0018      	movs	r0, r3
 8007780:	f000 ffb0 	bl	80086e4 <HAL_GPIO_WritePin>
 8007784:	e00b      	b.n	800779e <RadioSpiWriteRegisters+0xae>
	  }
	  else /*ERROR FLAG*/
	  {
		  RadioSpiHCSLow();
 8007786:	4b42      	ldr	r3, [pc, #264]	; (8007890 <RadioSpiWriteRegisters+0x1a0>)
 8007788:	2200      	movs	r2, #0
 800778a:	2140      	movs	r1, #64	; 0x40
 800778c:	0018      	movs	r0, r3
 800778e:	f000 ffa9 	bl	80086e4 <HAL_GPIO_WritePin>
		  RadioSpiSCSHigh();
 8007792:	4b3f      	ldr	r3, [pc, #252]	; (8007890 <RadioSpiWriteRegisters+0x1a0>)
 8007794:	2201      	movs	r2, #1
 8007796:	2120      	movs	r1, #32
 8007798:	0018      	movs	r0, r3
 800779a:	f000 ffa3 	bl	80086e4 <HAL_GPIO_WritePin>
	  }
  }
  
  for (volatile uint16_t Index = 0; Index < CS_TO_SCLK_DELAY; Index++);
 800779e:	230a      	movs	r3, #10
 80077a0:	18fb      	adds	r3, r7, r3
 80077a2:	2200      	movs	r2, #0
 80077a4:	801a      	strh	r2, [r3, #0]
 80077a6:	e007      	b.n	80077b8 <RadioSpiWriteRegisters+0xc8>
 80077a8:	210a      	movs	r1, #10
 80077aa:	187b      	adds	r3, r7, r1
 80077ac:	881b      	ldrh	r3, [r3, #0]
 80077ae:	b29b      	uxth	r3, r3
 80077b0:	3301      	adds	r3, #1
 80077b2:	b29a      	uxth	r2, r3
 80077b4:	187b      	adds	r3, r7, r1
 80077b6:	801a      	strh	r2, [r3, #0]
 80077b8:	230a      	movs	r3, #10
 80077ba:	18fb      	adds	r3, r7, r3
 80077bc:	881b      	ldrh	r3, [r3, #0]
 80077be:	b29b      	uxth	r3, r3
 80077c0:	2bff      	cmp	r3, #255	; 0xff
 80077c2:	d9f1      	bls.n	80077a8 <RadioSpiWriteRegisters+0xb8>
  
  /* Write the aHeader bytes and read the SPIRIT1 status bytes */
  HAL_SPI_TransmitReceive(&pSpiHandle, (uint8_t *)&aHeader[0], (uint8_t *)&(tmpstatus), 1, SpiTimeout);
 80077c4:	4b33      	ldr	r3, [pc, #204]	; (8007894 <RadioSpiWriteRegisters+0x1a4>)
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	210e      	movs	r1, #14
 80077ca:	000c      	movs	r4, r1
 80077cc:	187a      	adds	r2, r7, r1
 80077ce:	2510      	movs	r5, #16
 80077d0:	1979      	adds	r1, r7, r5
 80077d2:	4831      	ldr	r0, [pc, #196]	; (8007898 <RadioSpiWriteRegisters+0x1a8>)
 80077d4:	9300      	str	r3, [sp, #0]
 80077d6:	2301      	movs	r3, #1
 80077d8:	f002 f8b9 	bl	800994e <HAL_SPI_TransmitReceive>
  tmpstatus = tmpstatus << 8;  
 80077dc:	0021      	movs	r1, r4
 80077de:	187b      	adds	r3, r7, r1
 80077e0:	881b      	ldrh	r3, [r3, #0]
 80077e2:	021b      	lsls	r3, r3, #8
 80077e4:	b29a      	uxth	r2, r3
 80077e6:	187b      	adds	r3, r7, r1
 80077e8:	801a      	strh	r2, [r3, #0]
  
  /* Write the aHeader bytes and read the SPIRIT1 status bytes */
  HAL_SPI_TransmitReceive(&pSpiHandle, (uint8_t *)&aHeader[1], (uint8_t *)&tmpstatus, 1, SpiTimeout);
 80077ea:	4b2a      	ldr	r3, [pc, #168]	; (8007894 <RadioSpiWriteRegisters+0x1a4>)
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	187c      	adds	r4, r7, r1
 80077f0:	197a      	adds	r2, r7, r5
 80077f2:	1c51      	adds	r1, r2, #1
 80077f4:	4828      	ldr	r0, [pc, #160]	; (8007898 <RadioSpiWriteRegisters+0x1a8>)
 80077f6:	9300      	str	r3, [sp, #0]
 80077f8:	2301      	movs	r3, #1
 80077fa:	0022      	movs	r2, r4
 80077fc:	f002 f8a7 	bl	800994e <HAL_SPI_TransmitReceive>
  
  /* Writes the registers according to the number of bytes */
  for (int index = 0; index < cNbBytes; index++)
 8007800:	2300      	movs	r3, #0
 8007802:	61fb      	str	r3, [r7, #28]
 8007804:	e009      	b.n	800781a <RadioSpiWriteRegisters+0x12a>
  {
    SPI_Write(pcBuffer[index]);
 8007806:	69fb      	ldr	r3, [r7, #28]
 8007808:	683a      	ldr	r2, [r7, #0]
 800780a:	18d3      	adds	r3, r2, r3
 800780c:	781b      	ldrb	r3, [r3, #0]
 800780e:	0018      	movs	r0, r3
 8007810:	f7ff ff34 	bl	800767c <SPI_Write>
  for (int index = 0; index < cNbBytes; index++)
 8007814:	69fb      	ldr	r3, [r7, #28]
 8007816:	3301      	adds	r3, #1
 8007818:	61fb      	str	r3, [r7, #28]
 800781a:	1dbb      	adds	r3, r7, #6
 800781c:	781b      	ldrb	r3, [r3, #0]
 800781e:	69fa      	ldr	r2, [r7, #28]
 8007820:	429a      	cmp	r2, r3
 8007822:	dbf0      	blt.n	8007806 <RadioSpiWriteRegisters+0x116>
  }
  
  /* To be sure to don't rise the Chip Select before the end of last sending */
  while (__HAL_SPI_GET_FLAG(&pSpiHandle, SPI_FLAG_TXE) == RESET);
 8007824:	46c0      	nop			; (mov r8, r8)
 8007826:	4b1c      	ldr	r3, [pc, #112]	; (8007898 <RadioSpiWriteRegisters+0x1a8>)
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	689b      	ldr	r3, [r3, #8]
 800782c:	2202      	movs	r2, #2
 800782e:	4013      	ands	r3, r2
 8007830:	2b02      	cmp	r3, #2
 8007832:	d1f8      	bne.n	8007826 <RadioSpiWriteRegisters+0x136>
  /* Puts the SPI chip select high to end the transaction */
  RadioSpiHCSHigh();
 8007834:	4b16      	ldr	r3, [pc, #88]	; (8007890 <RadioSpiWriteRegisters+0x1a0>)
 8007836:	2201      	movs	r2, #1
 8007838:	2140      	movs	r1, #64	; 0x40
 800783a:	0018      	movs	r0, r3
 800783c:	f000 ff52 	bl	80086e4 <HAL_GPIO_WritePin>
  RadioSpiSCSHigh();
 8007840:	4b13      	ldr	r3, [pc, #76]	; (8007890 <RadioSpiWriteRegisters+0x1a0>)
 8007842:	2201      	movs	r2, #1
 8007844:	2120      	movs	r1, #32
 8007846:	0018      	movs	r0, r3
 8007848:	f000 ff4c 	bl	80086e4 <HAL_GPIO_WritePin>

  
  SPI_EXIT_CRITICAL();
 800784c:	2301      	movs	r3, #1
 800784e:	2204      	movs	r2, #4
 8007850:	2104      	movs	r1, #4
 8007852:	2003      	movs	r0, #3
 8007854:	f7ff fd82 	bl	800735c <RadioGpioInterruptCmd>
  
  return *pStatus;
 8007858:	2414      	movs	r4, #20
 800785a:	193a      	adds	r2, r7, r4
 800785c:	69bb      	ldr	r3, [r7, #24]
 800785e:	0010      	movs	r0, r2
 8007860:	0019      	movs	r1, r3
 8007862:	2302      	movs	r3, #2
 8007864:	001a      	movs	r2, r3
 8007866:	f003 fb6d 	bl	800af44 <memcpy>
 800786a:	193a      	adds	r2, r7, r4
 800786c:	2300      	movs	r3, #0
 800786e:	7811      	ldrb	r1, [r2, #0]
 8007870:	20ff      	movs	r0, #255	; 0xff
 8007872:	4001      	ands	r1, r0
 8007874:	20ff      	movs	r0, #255	; 0xff
 8007876:	4383      	bics	r3, r0
 8007878:	430b      	orrs	r3, r1
 800787a:	7852      	ldrb	r2, [r2, #1]
 800787c:	21ff      	movs	r1, #255	; 0xff
 800787e:	400a      	ands	r2, r1
 8007880:	0212      	lsls	r2, r2, #8
 8007882:	4906      	ldr	r1, [pc, #24]	; (800789c <RadioSpiWriteRegisters+0x1ac>)
 8007884:	400b      	ands	r3, r1
 8007886:	4313      	orrs	r3, r2
  
}
 8007888:	1c18      	adds	r0, r3, #0
 800788a:	46bd      	mov	sp, r7
 800788c:	b008      	add	sp, #32
 800788e:	bdb0      	pop	{r4, r5, r7, pc}
 8007890:	50000400 	.word	0x50000400
 8007894:	20000170 	.word	0x20000170
 8007898:	20000430 	.word	0x20000430
 800789c:	ffff00ff 	.word	0xffff00ff

080078a0 <RadioSpiReadRegisters>:
* @param  cNbBytes: number of registers and bytes to be read
* @param  pcBuffer: pointer to the buffer of registers' values read
* @retval StatusBytes
*/
StatusBytes RadioSpiReadRegisters(uint8_t cRegAddress, uint8_t cNbBytes, uint8_t* pcBuffer)
{
 80078a0:	b5b0      	push	{r4, r5, r7, lr}
 80078a2:	b08a      	sub	sp, #40	; 0x28
 80078a4:	af02      	add	r7, sp, #8
 80078a6:	603a      	str	r2, [r7, #0]
 80078a8:	1dfb      	adds	r3, r7, #7
 80078aa:	1c02      	adds	r2, r0, #0
 80078ac:	701a      	strb	r2, [r3, #0]
 80078ae:	1dbb      	adds	r3, r7, #6
 80078b0:	1c0a      	adds	r2, r1, #0
 80078b2:	701a      	strb	r2, [r3, #0]
  uint16_t tmpstatus = 0x00;
 80078b4:	2112      	movs	r1, #18
 80078b6:	187b      	adds	r3, r7, r1
 80078b8:	2200      	movs	r2, #0
 80078ba:	801a      	strh	r2, [r3, #0]
  radio_select_t selectedBand;
  StatusBytes *pStatus = (StatusBytes *)&tmpstatus;
 80078bc:	187b      	adds	r3, r7, r1
 80078be:	61bb      	str	r3, [r7, #24]
  
  uint8_t aHeader[2] = {0};
 80078c0:	210c      	movs	r1, #12
 80078c2:	187b      	adds	r3, r7, r1
 80078c4:	2200      	movs	r2, #0
 80078c6:	801a      	strh	r2, [r3, #0]
  uint8_t dummy = 0xFF;
 80078c8:	230b      	movs	r3, #11
 80078ca:	18fb      	adds	r3, r7, r3
 80078cc:	22ff      	movs	r2, #255	; 0xff
 80078ce:	701a      	strb	r2, [r3, #0]
  
  /* Built the aHeader bytes */
  aHeader[0] = READ_HEADER;
 80078d0:	187b      	adds	r3, r7, r1
 80078d2:	2201      	movs	r2, #1
 80078d4:	701a      	strb	r2, [r3, #0]
  aHeader[1] = cRegAddress;
 80078d6:	187b      	adds	r3, r7, r1
 80078d8:	1dfa      	adds	r2, r7, #7
 80078da:	7812      	ldrb	r2, [r2, #0]
 80078dc:	705a      	strb	r2, [r3, #1]
  
  SPI_ENTER_CRITICAL();
 80078de:	2300      	movs	r3, #0
 80078e0:	2204      	movs	r2, #4
 80078e2:	2104      	movs	r1, #4
 80078e4:	2003      	movs	r0, #3
 80078e6:	f7ff fd39 	bl	800735c <RadioGpioInterruptCmd>
  
  /* Put the SPI chip select low to start the transaction */
  selectedBand = bandSelect();
 80078ea:	f7fc f94d 	bl	8003b88 <bandSelect>
 80078ee:	1c03      	adds	r3, r0, #0
 80078f0:	1c1a      	adds	r2, r3, #0
 80078f2:	2110      	movs	r1, #16
 80078f4:	187b      	adds	r3, r7, r1
 80078f6:	801a      	strh	r2, [r3, #0]
  if(selectedBand.conf_868 == SET)
 80078f8:	187b      	adds	r3, r7, r1
 80078fa:	781b      	ldrb	r3, [r3, #0]
 80078fc:	2b01      	cmp	r3, #1
 80078fe:	d10c      	bne.n	800791a <RadioSpiReadRegisters+0x7a>
  {
	  RadioSpiHCSLow();
 8007900:	4b54      	ldr	r3, [pc, #336]	; (8007a54 <RadioSpiReadRegisters+0x1b4>)
 8007902:	2200      	movs	r2, #0
 8007904:	2140      	movs	r1, #64	; 0x40
 8007906:	0018      	movs	r0, r3
 8007908:	f000 feec 	bl	80086e4 <HAL_GPIO_WritePin>
	  RadioSpiSCSHigh();
 800790c:	4b51      	ldr	r3, [pc, #324]	; (8007a54 <RadioSpiReadRegisters+0x1b4>)
 800790e:	2201      	movs	r2, #1
 8007910:	2120      	movs	r1, #32
 8007912:	0018      	movs	r0, r3
 8007914:	f000 fee6 	bl	80086e4 <HAL_GPIO_WritePin>
 8007918:	e01d      	b.n	8007956 <RadioSpiReadRegisters+0xb6>
  }
  else
  {
	  if (selectedBand.conf_433 == SET)
 800791a:	2310      	movs	r3, #16
 800791c:	18fb      	adds	r3, r7, r3
 800791e:	785b      	ldrb	r3, [r3, #1]
 8007920:	2b01      	cmp	r3, #1
 8007922:	d10c      	bne.n	800793e <RadioSpiReadRegisters+0x9e>
	  {
		  RadioSpiHCSHigh();
 8007924:	4b4b      	ldr	r3, [pc, #300]	; (8007a54 <RadioSpiReadRegisters+0x1b4>)
 8007926:	2201      	movs	r2, #1
 8007928:	2140      	movs	r1, #64	; 0x40
 800792a:	0018      	movs	r0, r3
 800792c:	f000 feda 	bl	80086e4 <HAL_GPIO_WritePin>
		  RadioSpiSCSLow();
 8007930:	4b48      	ldr	r3, [pc, #288]	; (8007a54 <RadioSpiReadRegisters+0x1b4>)
 8007932:	2200      	movs	r2, #0
 8007934:	2120      	movs	r1, #32
 8007936:	0018      	movs	r0, r3
 8007938:	f000 fed4 	bl	80086e4 <HAL_GPIO_WritePin>
 800793c:	e00b      	b.n	8007956 <RadioSpiReadRegisters+0xb6>
	  }
	  else /*ERROR FLAG*/
	  {
		  RadioSpiHCSLow();
 800793e:	4b45      	ldr	r3, [pc, #276]	; (8007a54 <RadioSpiReadRegisters+0x1b4>)
 8007940:	2200      	movs	r2, #0
 8007942:	2140      	movs	r1, #64	; 0x40
 8007944:	0018      	movs	r0, r3
 8007946:	f000 fecd 	bl	80086e4 <HAL_GPIO_WritePin>
		  RadioSpiSCSHigh();
 800794a:	4b42      	ldr	r3, [pc, #264]	; (8007a54 <RadioSpiReadRegisters+0x1b4>)
 800794c:	2201      	movs	r2, #1
 800794e:	2120      	movs	r1, #32
 8007950:	0018      	movs	r0, r3
 8007952:	f000 fec7 	bl	80086e4 <HAL_GPIO_WritePin>
	  }
  }

  
  for (volatile uint16_t Index = 0; Index < CS_TO_SCLK_DELAY; Index++);
 8007956:	2308      	movs	r3, #8
 8007958:	18fb      	adds	r3, r7, r3
 800795a:	2200      	movs	r2, #0
 800795c:	801a      	strh	r2, [r3, #0]
 800795e:	e007      	b.n	8007970 <RadioSpiReadRegisters+0xd0>
 8007960:	2108      	movs	r1, #8
 8007962:	187b      	adds	r3, r7, r1
 8007964:	881b      	ldrh	r3, [r3, #0]
 8007966:	b29b      	uxth	r3, r3
 8007968:	3301      	adds	r3, #1
 800796a:	b29a      	uxth	r2, r3
 800796c:	187b      	adds	r3, r7, r1
 800796e:	801a      	strh	r2, [r3, #0]
 8007970:	2308      	movs	r3, #8
 8007972:	18fb      	adds	r3, r7, r3
 8007974:	881b      	ldrh	r3, [r3, #0]
 8007976:	b29b      	uxth	r3, r3
 8007978:	2bff      	cmp	r3, #255	; 0xff
 800797a:	d9f1      	bls.n	8007960 <RadioSpiReadRegisters+0xc0>
  
  /* Write the aHeader bytes and read the SPIRIT1 status bytes */
  HAL_SPI_TransmitReceive(&pSpiHandle, (uint8_t *)&aHeader[0], (uint8_t *)&(tmpstatus), 1, SpiTimeout);
 800797c:	4b36      	ldr	r3, [pc, #216]	; (8007a58 <RadioSpiReadRegisters+0x1b8>)
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	2112      	movs	r1, #18
 8007982:	000c      	movs	r4, r1
 8007984:	187a      	adds	r2, r7, r1
 8007986:	250c      	movs	r5, #12
 8007988:	1979      	adds	r1, r7, r5
 800798a:	4834      	ldr	r0, [pc, #208]	; (8007a5c <RadioSpiReadRegisters+0x1bc>)
 800798c:	9300      	str	r3, [sp, #0]
 800798e:	2301      	movs	r3, #1
 8007990:	f001 ffdd 	bl	800994e <HAL_SPI_TransmitReceive>
  tmpstatus = tmpstatus << 8;  
 8007994:	0021      	movs	r1, r4
 8007996:	187b      	adds	r3, r7, r1
 8007998:	881b      	ldrh	r3, [r3, #0]
 800799a:	021b      	lsls	r3, r3, #8
 800799c:	b29a      	uxth	r2, r3
 800799e:	187b      	adds	r3, r7, r1
 80079a0:	801a      	strh	r2, [r3, #0]
  
  /* Write the aHeader bytes and read the SPIRIT1 status bytes */
  HAL_SPI_TransmitReceive(&pSpiHandle, (uint8_t *)&aHeader[1], (uint8_t *)&tmpstatus, 1, SpiTimeout);
 80079a2:	4b2d      	ldr	r3, [pc, #180]	; (8007a58 <RadioSpiReadRegisters+0x1b8>)
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	187c      	adds	r4, r7, r1
 80079a8:	197a      	adds	r2, r7, r5
 80079aa:	1c51      	adds	r1, r2, #1
 80079ac:	482b      	ldr	r0, [pc, #172]	; (8007a5c <RadioSpiReadRegisters+0x1bc>)
 80079ae:	9300      	str	r3, [sp, #0]
 80079b0:	2301      	movs	r3, #1
 80079b2:	0022      	movs	r2, r4
 80079b4:	f001 ffcb 	bl	800994e <HAL_SPI_TransmitReceive>
  
  for (int index = 0; index < cNbBytes; index++)
 80079b8:	2300      	movs	r3, #0
 80079ba:	61fb      	str	r3, [r7, #28]
 80079bc:	e00e      	b.n	80079dc <RadioSpiReadRegisters+0x13c>
  { 
    HAL_SPI_TransmitReceive(&pSpiHandle, (uint8_t *)&dummy, (uint8_t *)&(pcBuffer)[index], 1, SpiTimeout);
 80079be:	69fb      	ldr	r3, [r7, #28]
 80079c0:	683a      	ldr	r2, [r7, #0]
 80079c2:	18d2      	adds	r2, r2, r3
 80079c4:	4b24      	ldr	r3, [pc, #144]	; (8007a58 <RadioSpiReadRegisters+0x1b8>)
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	210b      	movs	r1, #11
 80079ca:	1879      	adds	r1, r7, r1
 80079cc:	4823      	ldr	r0, [pc, #140]	; (8007a5c <RadioSpiReadRegisters+0x1bc>)
 80079ce:	9300      	str	r3, [sp, #0]
 80079d0:	2301      	movs	r3, #1
 80079d2:	f001 ffbc 	bl	800994e <HAL_SPI_TransmitReceive>
  for (int index = 0; index < cNbBytes; index++)
 80079d6:	69fb      	ldr	r3, [r7, #28]
 80079d8:	3301      	adds	r3, #1
 80079da:	61fb      	str	r3, [r7, #28]
 80079dc:	1dbb      	adds	r3, r7, #6
 80079de:	781b      	ldrb	r3, [r3, #0]
 80079e0:	69fa      	ldr	r2, [r7, #28]
 80079e2:	429a      	cmp	r2, r3
 80079e4:	dbeb      	blt.n	80079be <RadioSpiReadRegisters+0x11e>
  } 
  
  /* To be sure to don't rise the Chip Select before the end of last sending */
  while (__HAL_SPI_GET_FLAG(&pSpiHandle, SPI_FLAG_TXE) == RESET);
 80079e6:	46c0      	nop			; (mov r8, r8)
 80079e8:	4b1c      	ldr	r3, [pc, #112]	; (8007a5c <RadioSpiReadRegisters+0x1bc>)
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	689b      	ldr	r3, [r3, #8]
 80079ee:	2202      	movs	r2, #2
 80079f0:	4013      	ands	r3, r2
 80079f2:	2b02      	cmp	r3, #2
 80079f4:	d1f8      	bne.n	80079e8 <RadioSpiReadRegisters+0x148>
  
  /* Put the SPI chip select high to end the transaction */
  RadioSpiHCSHigh();
 80079f6:	4b17      	ldr	r3, [pc, #92]	; (8007a54 <RadioSpiReadRegisters+0x1b4>)
 80079f8:	2201      	movs	r2, #1
 80079fa:	2140      	movs	r1, #64	; 0x40
 80079fc:	0018      	movs	r0, r3
 80079fe:	f000 fe71 	bl	80086e4 <HAL_GPIO_WritePin>
  RadioSpiSCSHigh();
 8007a02:	4b14      	ldr	r3, [pc, #80]	; (8007a54 <RadioSpiReadRegisters+0x1b4>)
 8007a04:	2201      	movs	r2, #1
 8007a06:	2120      	movs	r1, #32
 8007a08:	0018      	movs	r0, r3
 8007a0a:	f000 fe6b 	bl	80086e4 <HAL_GPIO_WritePin>
  
  SPI_EXIT_CRITICAL();
 8007a0e:	2301      	movs	r3, #1
 8007a10:	2204      	movs	r2, #4
 8007a12:	2104      	movs	r1, #4
 8007a14:	2003      	movs	r0, #3
 8007a16:	f7ff fca1 	bl	800735c <RadioGpioInterruptCmd>
  
  return *pStatus;
 8007a1a:	2414      	movs	r4, #20
 8007a1c:	193a      	adds	r2, r7, r4
 8007a1e:	69bb      	ldr	r3, [r7, #24]
 8007a20:	0010      	movs	r0, r2
 8007a22:	0019      	movs	r1, r3
 8007a24:	2302      	movs	r3, #2
 8007a26:	001a      	movs	r2, r3
 8007a28:	f003 fa8c 	bl	800af44 <memcpy>
 8007a2c:	193a      	adds	r2, r7, r4
 8007a2e:	2300      	movs	r3, #0
 8007a30:	7811      	ldrb	r1, [r2, #0]
 8007a32:	20ff      	movs	r0, #255	; 0xff
 8007a34:	4001      	ands	r1, r0
 8007a36:	20ff      	movs	r0, #255	; 0xff
 8007a38:	4383      	bics	r3, r0
 8007a3a:	430b      	orrs	r3, r1
 8007a3c:	7852      	ldrb	r2, [r2, #1]
 8007a3e:	21ff      	movs	r1, #255	; 0xff
 8007a40:	400a      	ands	r2, r1
 8007a42:	0212      	lsls	r2, r2, #8
 8007a44:	4906      	ldr	r1, [pc, #24]	; (8007a60 <RadioSpiReadRegisters+0x1c0>)
 8007a46:	400b      	ands	r3, r1
 8007a48:	4313      	orrs	r3, r2
  
}
 8007a4a:	1c18      	adds	r0, r3, #0
 8007a4c:	46bd      	mov	sp, r7
 8007a4e:	b008      	add	sp, #32
 8007a50:	bdb0      	pop	{r4, r5, r7, pc}
 8007a52:	46c0      	nop			; (mov r8, r8)
 8007a54:	50000400 	.word	0x50000400
 8007a58:	20000170 	.word	0x20000170
 8007a5c:	20000430 	.word	0x20000430
 8007a60:	ffff00ff 	.word	0xffff00ff

08007a64 <RadioSpiCommandStrobes>:
* @brief  Send a command
* @param  cCommandCode: command code to be sent
* @retval StatusBytes
*/
StatusBytes RadioSpiCommandStrobes(uint8_t cCommandCode)
{
 8007a64:	b5b0      	push	{r4, r5, r7, lr}
 8007a66:	b08a      	sub	sp, #40	; 0x28
 8007a68:	af02      	add	r7, sp, #8
 8007a6a:	0002      	movs	r2, r0
 8007a6c:	1dfb      	adds	r3, r7, #7
 8007a6e:	701a      	strb	r2, [r3, #0]
  uint8_t aHeader[2] = {0};
 8007a70:	2114      	movs	r1, #20
 8007a72:	187b      	adds	r3, r7, r1
 8007a74:	2200      	movs	r2, #0
 8007a76:	801a      	strh	r2, [r3, #0]
  uint16_t tmpstatus = 0x0000;
 8007a78:	2012      	movs	r0, #18
 8007a7a:	183b      	adds	r3, r7, r0
 8007a7c:	2200      	movs	r2, #0
 8007a7e:	801a      	strh	r2, [r3, #0]
  radio_select_t selectedBand;
  
  StatusBytes *pStatus = (StatusBytes *)&tmpstatus;
 8007a80:	183b      	adds	r3, r7, r0
 8007a82:	61fb      	str	r3, [r7, #28]
  
  /* Built the aHeader bytes */
  aHeader[0] = COMMAND_HEADER;
 8007a84:	187b      	adds	r3, r7, r1
 8007a86:	2280      	movs	r2, #128	; 0x80
 8007a88:	701a      	strb	r2, [r3, #0]
  aHeader[1] = cCommandCode;
 8007a8a:	187b      	adds	r3, r7, r1
 8007a8c:	1dfa      	adds	r2, r7, #7
 8007a8e:	7812      	ldrb	r2, [r2, #0]
 8007a90:	705a      	strb	r2, [r3, #1]
  
  SPI_ENTER_CRITICAL();
 8007a92:	2300      	movs	r3, #0
 8007a94:	2204      	movs	r2, #4
 8007a96:	2104      	movs	r1, #4
 8007a98:	2003      	movs	r0, #3
 8007a9a:	f7ff fc5f 	bl	800735c <RadioGpioInterruptCmd>
  
  /* Puts the SPI chip select low to start the transaction */
  selectedBand = bandSelect();
 8007a9e:	f7fc f873 	bl	8003b88 <bandSelect>
 8007aa2:	1c03      	adds	r3, r0, #0
 8007aa4:	1c1a      	adds	r2, r3, #0
 8007aa6:	2110      	movs	r1, #16
 8007aa8:	187b      	adds	r3, r7, r1
 8007aaa:	801a      	strh	r2, [r3, #0]
  if(selectedBand.conf_868 == SET)
 8007aac:	187b      	adds	r3, r7, r1
 8007aae:	781b      	ldrb	r3, [r3, #0]
 8007ab0:	2b01      	cmp	r3, #1
 8007ab2:	d10c      	bne.n	8007ace <RadioSpiCommandStrobes+0x6a>
  {
	  RadioSpiHCSLow();
 8007ab4:	4b48      	ldr	r3, [pc, #288]	; (8007bd8 <RadioSpiCommandStrobes+0x174>)
 8007ab6:	2200      	movs	r2, #0
 8007ab8:	2140      	movs	r1, #64	; 0x40
 8007aba:	0018      	movs	r0, r3
 8007abc:	f000 fe12 	bl	80086e4 <HAL_GPIO_WritePin>
	  RadioSpiSCSHigh();
 8007ac0:	4b45      	ldr	r3, [pc, #276]	; (8007bd8 <RadioSpiCommandStrobes+0x174>)
 8007ac2:	2201      	movs	r2, #1
 8007ac4:	2120      	movs	r1, #32
 8007ac6:	0018      	movs	r0, r3
 8007ac8:	f000 fe0c 	bl	80086e4 <HAL_GPIO_WritePin>
 8007acc:	e01d      	b.n	8007b0a <RadioSpiCommandStrobes+0xa6>
  }
  else
  {
	  if (selectedBand.conf_433 == SET)
 8007ace:	2310      	movs	r3, #16
 8007ad0:	18fb      	adds	r3, r7, r3
 8007ad2:	785b      	ldrb	r3, [r3, #1]
 8007ad4:	2b01      	cmp	r3, #1
 8007ad6:	d10c      	bne.n	8007af2 <RadioSpiCommandStrobes+0x8e>
	  {
		  RadioSpiHCSHigh();
 8007ad8:	4b3f      	ldr	r3, [pc, #252]	; (8007bd8 <RadioSpiCommandStrobes+0x174>)
 8007ada:	2201      	movs	r2, #1
 8007adc:	2140      	movs	r1, #64	; 0x40
 8007ade:	0018      	movs	r0, r3
 8007ae0:	f000 fe00 	bl	80086e4 <HAL_GPIO_WritePin>
		  RadioSpiSCSLow();
 8007ae4:	4b3c      	ldr	r3, [pc, #240]	; (8007bd8 <RadioSpiCommandStrobes+0x174>)
 8007ae6:	2200      	movs	r2, #0
 8007ae8:	2120      	movs	r1, #32
 8007aea:	0018      	movs	r0, r3
 8007aec:	f000 fdfa 	bl	80086e4 <HAL_GPIO_WritePin>
 8007af0:	e00b      	b.n	8007b0a <RadioSpiCommandStrobes+0xa6>
	  }
	  else /*ERROR FLAG*/
	  {
		  RadioSpiHCSLow();
 8007af2:	4b39      	ldr	r3, [pc, #228]	; (8007bd8 <RadioSpiCommandStrobes+0x174>)
 8007af4:	2200      	movs	r2, #0
 8007af6:	2140      	movs	r1, #64	; 0x40
 8007af8:	0018      	movs	r0, r3
 8007afa:	f000 fdf3 	bl	80086e4 <HAL_GPIO_WritePin>
		  RadioSpiSCSHigh();
 8007afe:	4b36      	ldr	r3, [pc, #216]	; (8007bd8 <RadioSpiCommandStrobes+0x174>)
 8007b00:	2201      	movs	r2, #1
 8007b02:	2120      	movs	r1, #32
 8007b04:	0018      	movs	r0, r3
 8007b06:	f000 fded 	bl	80086e4 <HAL_GPIO_WritePin>
	  }
  }

  for (volatile uint16_t Index = 0; Index < CS_TO_SCLK_DELAY; Index++);
 8007b0a:	230e      	movs	r3, #14
 8007b0c:	18fb      	adds	r3, r7, r3
 8007b0e:	2200      	movs	r2, #0
 8007b10:	801a      	strh	r2, [r3, #0]
 8007b12:	e007      	b.n	8007b24 <RadioSpiCommandStrobes+0xc0>
 8007b14:	210e      	movs	r1, #14
 8007b16:	187b      	adds	r3, r7, r1
 8007b18:	881b      	ldrh	r3, [r3, #0]
 8007b1a:	b29b      	uxth	r3, r3
 8007b1c:	3301      	adds	r3, #1
 8007b1e:	b29a      	uxth	r2, r3
 8007b20:	187b      	adds	r3, r7, r1
 8007b22:	801a      	strh	r2, [r3, #0]
 8007b24:	230e      	movs	r3, #14
 8007b26:	18fb      	adds	r3, r7, r3
 8007b28:	881b      	ldrh	r3, [r3, #0]
 8007b2a:	b29b      	uxth	r3, r3
 8007b2c:	2bff      	cmp	r3, #255	; 0xff
 8007b2e:	d9f1      	bls.n	8007b14 <RadioSpiCommandStrobes+0xb0>
  /* Write the aHeader bytes and read the SPIRIT1 status bytes */
  HAL_SPI_TransmitReceive(&pSpiHandle, (uint8_t *)&aHeader[0], (uint8_t *)&tmpstatus, 1, SpiTimeout);
 8007b30:	4b2a      	ldr	r3, [pc, #168]	; (8007bdc <RadioSpiCommandStrobes+0x178>)
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	2112      	movs	r1, #18
 8007b36:	000c      	movs	r4, r1
 8007b38:	187a      	adds	r2, r7, r1
 8007b3a:	2514      	movs	r5, #20
 8007b3c:	1979      	adds	r1, r7, r5
 8007b3e:	4828      	ldr	r0, [pc, #160]	; (8007be0 <RadioSpiCommandStrobes+0x17c>)
 8007b40:	9300      	str	r3, [sp, #0]
 8007b42:	2301      	movs	r3, #1
 8007b44:	f001 ff03 	bl	800994e <HAL_SPI_TransmitReceive>
  tmpstatus = tmpstatus<<8;  
 8007b48:	0021      	movs	r1, r4
 8007b4a:	187b      	adds	r3, r7, r1
 8007b4c:	881b      	ldrh	r3, [r3, #0]
 8007b4e:	021b      	lsls	r3, r3, #8
 8007b50:	b29a      	uxth	r2, r3
 8007b52:	187b      	adds	r3, r7, r1
 8007b54:	801a      	strh	r2, [r3, #0]
  
  /* Write the aHeader bytes and read the SPIRIT1 status bytes */
  HAL_SPI_TransmitReceive(&pSpiHandle, (uint8_t *)&aHeader[1], (uint8_t *)&tmpstatus, 1, SpiTimeout);
 8007b56:	4b21      	ldr	r3, [pc, #132]	; (8007bdc <RadioSpiCommandStrobes+0x178>)
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	187c      	adds	r4, r7, r1
 8007b5c:	197a      	adds	r2, r7, r5
 8007b5e:	1c51      	adds	r1, r2, #1
 8007b60:	481f      	ldr	r0, [pc, #124]	; (8007be0 <RadioSpiCommandStrobes+0x17c>)
 8007b62:	9300      	str	r3, [sp, #0]
 8007b64:	2301      	movs	r3, #1
 8007b66:	0022      	movs	r2, r4
 8007b68:	f001 fef1 	bl	800994e <HAL_SPI_TransmitReceive>
  
  /* To be sure to don't rise the Chip Select before the end of last sending */
  while (__HAL_SPI_GET_FLAG(&pSpiHandle, SPI_FLAG_TXE) == RESET);
 8007b6c:	46c0      	nop			; (mov r8, r8)
 8007b6e:	4b1c      	ldr	r3, [pc, #112]	; (8007be0 <RadioSpiCommandStrobes+0x17c>)
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	689b      	ldr	r3, [r3, #8]
 8007b74:	2202      	movs	r2, #2
 8007b76:	4013      	ands	r3, r2
 8007b78:	2b02      	cmp	r3, #2
 8007b7a:	d1f8      	bne.n	8007b6e <RadioSpiCommandStrobes+0x10a>
  
  /* Puts the SPI chip select high to end the transaction */
  RadioSpiHCSHigh();
 8007b7c:	4b16      	ldr	r3, [pc, #88]	; (8007bd8 <RadioSpiCommandStrobes+0x174>)
 8007b7e:	2201      	movs	r2, #1
 8007b80:	2140      	movs	r1, #64	; 0x40
 8007b82:	0018      	movs	r0, r3
 8007b84:	f000 fdae 	bl	80086e4 <HAL_GPIO_WritePin>
  RadioSpiSCSHigh();
 8007b88:	4b13      	ldr	r3, [pc, #76]	; (8007bd8 <RadioSpiCommandStrobes+0x174>)
 8007b8a:	2201      	movs	r2, #1
 8007b8c:	2120      	movs	r1, #32
 8007b8e:	0018      	movs	r0, r3
 8007b90:	f000 fda8 	bl	80086e4 <HAL_GPIO_WritePin>

  SPI_EXIT_CRITICAL();
 8007b94:	2301      	movs	r3, #1
 8007b96:	2204      	movs	r2, #4
 8007b98:	2104      	movs	r1, #4
 8007b9a:	2003      	movs	r0, #3
 8007b9c:	f7ff fbde 	bl	800735c <RadioGpioInterruptCmd>
  
  return *pStatus;
 8007ba0:	2418      	movs	r4, #24
 8007ba2:	193a      	adds	r2, r7, r4
 8007ba4:	69fb      	ldr	r3, [r7, #28]
 8007ba6:	0010      	movs	r0, r2
 8007ba8:	0019      	movs	r1, r3
 8007baa:	2302      	movs	r3, #2
 8007bac:	001a      	movs	r2, r3
 8007bae:	f003 f9c9 	bl	800af44 <memcpy>
 8007bb2:	193a      	adds	r2, r7, r4
 8007bb4:	2300      	movs	r3, #0
 8007bb6:	7811      	ldrb	r1, [r2, #0]
 8007bb8:	20ff      	movs	r0, #255	; 0xff
 8007bba:	4001      	ands	r1, r0
 8007bbc:	20ff      	movs	r0, #255	; 0xff
 8007bbe:	4383      	bics	r3, r0
 8007bc0:	430b      	orrs	r3, r1
 8007bc2:	7852      	ldrb	r2, [r2, #1]
 8007bc4:	21ff      	movs	r1, #255	; 0xff
 8007bc6:	400a      	ands	r2, r1
 8007bc8:	0212      	lsls	r2, r2, #8
 8007bca:	4906      	ldr	r1, [pc, #24]	; (8007be4 <RadioSpiCommandStrobes+0x180>)
 8007bcc:	400b      	ands	r3, r1
 8007bce:	4313      	orrs	r3, r2
  
}
 8007bd0:	1c18      	adds	r0, r3, #0
 8007bd2:	46bd      	mov	sp, r7
 8007bd4:	b008      	add	sp, #32
 8007bd6:	bdb0      	pop	{r4, r5, r7, pc}
 8007bd8:	50000400 	.word	0x50000400
 8007bdc:	20000170 	.word	0x20000170
 8007be0:	20000430 	.word	0x20000430
 8007be4:	ffff00ff 	.word	0xffff00ff

08007be8 <RadioSpiWriteFifo>:
* @param  cNbBytes: number of bytes to be written into TX FIFO
* @param  pcBuffer: pointer to data to write
* @retval StatusBytes
*/
StatusBytes RadioSpiWriteFifo(uint8_t cNbBytes, uint8_t* pcBuffer)
{
 8007be8:	b5b0      	push	{r4, r5, r7, lr}
 8007bea:	b08a      	sub	sp, #40	; 0x28
 8007bec:	af02      	add	r7, sp, #8
 8007bee:	0002      	movs	r2, r0
 8007bf0:	6039      	str	r1, [r7, #0]
 8007bf2:	1dfb      	adds	r3, r7, #7
 8007bf4:	701a      	strb	r2, [r3, #0]
  uint16_t tmpstatus = 0x0000;
 8007bf6:	2112      	movs	r1, #18
 8007bf8:	187b      	adds	r3, r7, r1
 8007bfa:	2200      	movs	r2, #0
 8007bfc:	801a      	strh	r2, [r3, #0]
  radio_select_t selectedBand;

  StatusBytes *pStatus = (StatusBytes *)&tmpstatus;
 8007bfe:	187b      	adds	r3, r7, r1
 8007c00:	61bb      	str	r3, [r7, #24]
  
  uint8_t aHeader[2] = {0};
 8007c02:	210c      	movs	r1, #12
 8007c04:	187b      	adds	r3, r7, r1
 8007c06:	2200      	movs	r2, #0
 8007c08:	801a      	strh	r2, [r3, #0]
  
  /* Built the aHeader bytes */
  aHeader[0] = WRITE_HEADER;
 8007c0a:	187b      	adds	r3, r7, r1
 8007c0c:	2200      	movs	r2, #0
 8007c0e:	701a      	strb	r2, [r3, #0]
  aHeader[1] = LINEAR_FIFO_ADDRESS;
 8007c10:	187b      	adds	r3, r7, r1
 8007c12:	22ff      	movs	r2, #255	; 0xff
 8007c14:	705a      	strb	r2, [r3, #1]
  
  SPI_ENTER_CRITICAL();
 8007c16:	2300      	movs	r3, #0
 8007c18:	2204      	movs	r2, #4
 8007c1a:	2104      	movs	r1, #4
 8007c1c:	2003      	movs	r0, #3
 8007c1e:	f7ff fb9d 	bl	800735c <RadioGpioInterruptCmd>
  
  /* Put the SPI chip select low to start the transaction */
  selectedBand = bandSelect();
 8007c22:	f7fb ffb1 	bl	8003b88 <bandSelect>
 8007c26:	1c03      	adds	r3, r0, #0
 8007c28:	1c1a      	adds	r2, r3, #0
 8007c2a:	2110      	movs	r1, #16
 8007c2c:	187b      	adds	r3, r7, r1
 8007c2e:	801a      	strh	r2, [r3, #0]
  if(selectedBand.conf_868 == SET)
 8007c30:	187b      	adds	r3, r7, r1
 8007c32:	781b      	ldrb	r3, [r3, #0]
 8007c34:	2b01      	cmp	r3, #1
 8007c36:	d10c      	bne.n	8007c52 <RadioSpiWriteFifo+0x6a>
  {
	  RadioSpiHCSLow();
 8007c38:	4b51      	ldr	r3, [pc, #324]	; (8007d80 <RadioSpiWriteFifo+0x198>)
 8007c3a:	2200      	movs	r2, #0
 8007c3c:	2140      	movs	r1, #64	; 0x40
 8007c3e:	0018      	movs	r0, r3
 8007c40:	f000 fd50 	bl	80086e4 <HAL_GPIO_WritePin>
	  RadioSpiSCSHigh();
 8007c44:	4b4e      	ldr	r3, [pc, #312]	; (8007d80 <RadioSpiWriteFifo+0x198>)
 8007c46:	2201      	movs	r2, #1
 8007c48:	2120      	movs	r1, #32
 8007c4a:	0018      	movs	r0, r3
 8007c4c:	f000 fd4a 	bl	80086e4 <HAL_GPIO_WritePin>
 8007c50:	e01d      	b.n	8007c8e <RadioSpiWriteFifo+0xa6>
  }
  else
  {
	  if (selectedBand.conf_433 == SET)
 8007c52:	2310      	movs	r3, #16
 8007c54:	18fb      	adds	r3, r7, r3
 8007c56:	785b      	ldrb	r3, [r3, #1]
 8007c58:	2b01      	cmp	r3, #1
 8007c5a:	d10c      	bne.n	8007c76 <RadioSpiWriteFifo+0x8e>
	  {
		  RadioSpiHCSHigh();
 8007c5c:	4b48      	ldr	r3, [pc, #288]	; (8007d80 <RadioSpiWriteFifo+0x198>)
 8007c5e:	2201      	movs	r2, #1
 8007c60:	2140      	movs	r1, #64	; 0x40
 8007c62:	0018      	movs	r0, r3
 8007c64:	f000 fd3e 	bl	80086e4 <HAL_GPIO_WritePin>
		  RadioSpiSCSLow();
 8007c68:	4b45      	ldr	r3, [pc, #276]	; (8007d80 <RadioSpiWriteFifo+0x198>)
 8007c6a:	2200      	movs	r2, #0
 8007c6c:	2120      	movs	r1, #32
 8007c6e:	0018      	movs	r0, r3
 8007c70:	f000 fd38 	bl	80086e4 <HAL_GPIO_WritePin>
 8007c74:	e00b      	b.n	8007c8e <RadioSpiWriteFifo+0xa6>
	  }
	  else /*ERROR FLAG*/
	  {
		  RadioSpiHCSLow();
 8007c76:	4b42      	ldr	r3, [pc, #264]	; (8007d80 <RadioSpiWriteFifo+0x198>)
 8007c78:	2200      	movs	r2, #0
 8007c7a:	2140      	movs	r1, #64	; 0x40
 8007c7c:	0018      	movs	r0, r3
 8007c7e:	f000 fd31 	bl	80086e4 <HAL_GPIO_WritePin>
		  RadioSpiSCSHigh();
 8007c82:	4b3f      	ldr	r3, [pc, #252]	; (8007d80 <RadioSpiWriteFifo+0x198>)
 8007c84:	2201      	movs	r2, #1
 8007c86:	2120      	movs	r1, #32
 8007c88:	0018      	movs	r0, r3
 8007c8a:	f000 fd2b 	bl	80086e4 <HAL_GPIO_WritePin>
	  }
  }

  
  for (volatile uint16_t Index = 0; Index < CS_TO_SCLK_DELAY; Index++);
 8007c8e:	230a      	movs	r3, #10
 8007c90:	18fb      	adds	r3, r7, r3
 8007c92:	2200      	movs	r2, #0
 8007c94:	801a      	strh	r2, [r3, #0]
 8007c96:	e007      	b.n	8007ca8 <RadioSpiWriteFifo+0xc0>
 8007c98:	210a      	movs	r1, #10
 8007c9a:	187b      	adds	r3, r7, r1
 8007c9c:	881b      	ldrh	r3, [r3, #0]
 8007c9e:	b29b      	uxth	r3, r3
 8007ca0:	3301      	adds	r3, #1
 8007ca2:	b29a      	uxth	r2, r3
 8007ca4:	187b      	adds	r3, r7, r1
 8007ca6:	801a      	strh	r2, [r3, #0]
 8007ca8:	230a      	movs	r3, #10
 8007caa:	18fb      	adds	r3, r7, r3
 8007cac:	881b      	ldrh	r3, [r3, #0]
 8007cae:	b29b      	uxth	r3, r3
 8007cb0:	2bff      	cmp	r3, #255	; 0xff
 8007cb2:	d9f1      	bls.n	8007c98 <RadioSpiWriteFifo+0xb0>
  
  /* Write the aHeader bytes and read the SPIRIT1 status bytes */
  HAL_SPI_TransmitReceive(&pSpiHandle, (uint8_t *)&aHeader[0], (uint8_t *)&tmpstatus, 1, SpiTimeout);
 8007cb4:	4b33      	ldr	r3, [pc, #204]	; (8007d84 <RadioSpiWriteFifo+0x19c>)
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	2112      	movs	r1, #18
 8007cba:	000c      	movs	r4, r1
 8007cbc:	187a      	adds	r2, r7, r1
 8007cbe:	250c      	movs	r5, #12
 8007cc0:	1979      	adds	r1, r7, r5
 8007cc2:	4831      	ldr	r0, [pc, #196]	; (8007d88 <RadioSpiWriteFifo+0x1a0>)
 8007cc4:	9300      	str	r3, [sp, #0]
 8007cc6:	2301      	movs	r3, #1
 8007cc8:	f001 fe41 	bl	800994e <HAL_SPI_TransmitReceive>
  tmpstatus = tmpstatus<<8;  
 8007ccc:	0021      	movs	r1, r4
 8007cce:	187b      	adds	r3, r7, r1
 8007cd0:	881b      	ldrh	r3, [r3, #0]
 8007cd2:	021b      	lsls	r3, r3, #8
 8007cd4:	b29a      	uxth	r2, r3
 8007cd6:	187b      	adds	r3, r7, r1
 8007cd8:	801a      	strh	r2, [r3, #0]
  
  /* Write the aHeader bytes and read the SPIRIT1 status bytes */
  HAL_SPI_TransmitReceive(&pSpiHandle, (uint8_t *)&aHeader[1], (uint8_t *)&tmpstatus, 1, SpiTimeout);
 8007cda:	4b2a      	ldr	r3, [pc, #168]	; (8007d84 <RadioSpiWriteFifo+0x19c>)
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	187c      	adds	r4, r7, r1
 8007ce0:	197a      	adds	r2, r7, r5
 8007ce2:	1c51      	adds	r1, r2, #1
 8007ce4:	4828      	ldr	r0, [pc, #160]	; (8007d88 <RadioSpiWriteFifo+0x1a0>)
 8007ce6:	9300      	str	r3, [sp, #0]
 8007ce8:	2301      	movs	r3, #1
 8007cea:	0022      	movs	r2, r4
 8007cec:	f001 fe2f 	bl	800994e <HAL_SPI_TransmitReceive>
  
  /* Writes the registers according to the number of bytes */
  for (int index = 0; index < cNbBytes; index++)
 8007cf0:	2300      	movs	r3, #0
 8007cf2:	61fb      	str	r3, [r7, #28]
 8007cf4:	e009      	b.n	8007d0a <RadioSpiWriteFifo+0x122>
  {
    SPI_Write(pcBuffer[index]);
 8007cf6:	69fb      	ldr	r3, [r7, #28]
 8007cf8:	683a      	ldr	r2, [r7, #0]
 8007cfa:	18d3      	adds	r3, r2, r3
 8007cfc:	781b      	ldrb	r3, [r3, #0]
 8007cfe:	0018      	movs	r0, r3
 8007d00:	f7ff fcbc 	bl	800767c <SPI_Write>
  for (int index = 0; index < cNbBytes; index++)
 8007d04:	69fb      	ldr	r3, [r7, #28]
 8007d06:	3301      	adds	r3, #1
 8007d08:	61fb      	str	r3, [r7, #28]
 8007d0a:	1dfb      	adds	r3, r7, #7
 8007d0c:	781b      	ldrb	r3, [r3, #0]
 8007d0e:	69fa      	ldr	r2, [r7, #28]
 8007d10:	429a      	cmp	r2, r3
 8007d12:	dbf0      	blt.n	8007cf6 <RadioSpiWriteFifo+0x10e>
  }
  
  /* To be sure to don't rise the Chip Select before the end of last sending */
  while (__HAL_SPI_GET_FLAG(&pSpiHandle, SPI_FLAG_TXE) == RESET); 
 8007d14:	46c0      	nop			; (mov r8, r8)
 8007d16:	4b1c      	ldr	r3, [pc, #112]	; (8007d88 <RadioSpiWriteFifo+0x1a0>)
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	689b      	ldr	r3, [r3, #8]
 8007d1c:	2202      	movs	r2, #2
 8007d1e:	4013      	ands	r3, r2
 8007d20:	2b02      	cmp	r3, #2
 8007d22:	d1f8      	bne.n	8007d16 <RadioSpiWriteFifo+0x12e>
  
  /* Put the SPI chip select high to end the transaction */
  RadioSpiHCSHigh();
 8007d24:	4b16      	ldr	r3, [pc, #88]	; (8007d80 <RadioSpiWriteFifo+0x198>)
 8007d26:	2201      	movs	r2, #1
 8007d28:	2140      	movs	r1, #64	; 0x40
 8007d2a:	0018      	movs	r0, r3
 8007d2c:	f000 fcda 	bl	80086e4 <HAL_GPIO_WritePin>
  RadioSpiSCSHigh();
 8007d30:	4b13      	ldr	r3, [pc, #76]	; (8007d80 <RadioSpiWriteFifo+0x198>)
 8007d32:	2201      	movs	r2, #1
 8007d34:	2120      	movs	r1, #32
 8007d36:	0018      	movs	r0, r3
 8007d38:	f000 fcd4 	bl	80086e4 <HAL_GPIO_WritePin>
  
  SPI_EXIT_CRITICAL();
 8007d3c:	2301      	movs	r3, #1
 8007d3e:	2204      	movs	r2, #4
 8007d40:	2104      	movs	r1, #4
 8007d42:	2003      	movs	r0, #3
 8007d44:	f7ff fb0a 	bl	800735c <RadioGpioInterruptCmd>
  
  return *pStatus; 
 8007d48:	2414      	movs	r4, #20
 8007d4a:	193a      	adds	r2, r7, r4
 8007d4c:	69bb      	ldr	r3, [r7, #24]
 8007d4e:	0010      	movs	r0, r2
 8007d50:	0019      	movs	r1, r3
 8007d52:	2302      	movs	r3, #2
 8007d54:	001a      	movs	r2, r3
 8007d56:	f003 f8f5 	bl	800af44 <memcpy>
 8007d5a:	193a      	adds	r2, r7, r4
 8007d5c:	2300      	movs	r3, #0
 8007d5e:	7811      	ldrb	r1, [r2, #0]
 8007d60:	20ff      	movs	r0, #255	; 0xff
 8007d62:	4001      	ands	r1, r0
 8007d64:	20ff      	movs	r0, #255	; 0xff
 8007d66:	4383      	bics	r3, r0
 8007d68:	430b      	orrs	r3, r1
 8007d6a:	7852      	ldrb	r2, [r2, #1]
 8007d6c:	21ff      	movs	r1, #255	; 0xff
 8007d6e:	400a      	ands	r2, r1
 8007d70:	0212      	lsls	r2, r2, #8
 8007d72:	4906      	ldr	r1, [pc, #24]	; (8007d8c <RadioSpiWriteFifo+0x1a4>)
 8007d74:	400b      	ands	r3, r1
 8007d76:	4313      	orrs	r3, r2
}
 8007d78:	1c18      	adds	r0, r3, #0
 8007d7a:	46bd      	mov	sp, r7
 8007d7c:	b008      	add	sp, #32
 8007d7e:	bdb0      	pop	{r4, r5, r7, pc}
 8007d80:	50000400 	.word	0x50000400
 8007d84:	20000170 	.word	0x20000170
 8007d88:	20000430 	.word	0x20000430
 8007d8c:	ffff00ff 	.word	0xffff00ff

08007d90 <RadioSpiReadFifo>:
* @param  cNbBytes: number of bytes to read from RX FIFO
* @param  pcBuffer: pointer to data read from RX FIFO
* @retval StatusBytes
*/
StatusBytes RadioSpiReadFifo(uint8_t cNbBytes, uint8_t* pcBuffer)
{
 8007d90:	b5b0      	push	{r4, r5, r7, lr}
 8007d92:	b08a      	sub	sp, #40	; 0x28
 8007d94:	af02      	add	r7, sp, #8
 8007d96:	0002      	movs	r2, r0
 8007d98:	6039      	str	r1, [r7, #0]
 8007d9a:	1dfb      	adds	r3, r7, #7
 8007d9c:	701a      	strb	r2, [r3, #0]
  uint16_t tmpstatus = 0x0000;
 8007d9e:	2112      	movs	r1, #18
 8007da0:	187b      	adds	r3, r7, r1
 8007da2:	2200      	movs	r2, #0
 8007da4:	801a      	strh	r2, [r3, #0]
  radio_select_t selectedBand;
  StatusBytes *pStatus = (StatusBytes *)&tmpstatus;
 8007da6:	187b      	adds	r3, r7, r1
 8007da8:	61bb      	str	r3, [r7, #24]
  
  uint8_t aHeader[2];
  uint8_t dummy=0xFF;
 8007daa:	230b      	movs	r3, #11
 8007dac:	18fb      	adds	r3, r7, r3
 8007dae:	22ff      	movs	r2, #255	; 0xff
 8007db0:	701a      	strb	r2, [r3, #0]
  
  /* Built the aHeader bytes */
  aHeader[0]=READ_HEADER;
 8007db2:	210c      	movs	r1, #12
 8007db4:	187b      	adds	r3, r7, r1
 8007db6:	2201      	movs	r2, #1
 8007db8:	701a      	strb	r2, [r3, #0]
  aHeader[1]=LINEAR_FIFO_ADDRESS;
 8007dba:	187b      	adds	r3, r7, r1
 8007dbc:	22ff      	movs	r2, #255	; 0xff
 8007dbe:	705a      	strb	r2, [r3, #1]
  
  SPI_ENTER_CRITICAL();
 8007dc0:	2300      	movs	r3, #0
 8007dc2:	2204      	movs	r2, #4
 8007dc4:	2104      	movs	r1, #4
 8007dc6:	2003      	movs	r0, #3
 8007dc8:	f7ff fac8 	bl	800735c <RadioGpioInterruptCmd>
  
  /* Put the SPI chip select low to start the transaction */
  selectedBand = bandSelect();
 8007dcc:	f7fb fedc 	bl	8003b88 <bandSelect>
 8007dd0:	1c03      	adds	r3, r0, #0
 8007dd2:	1c1a      	adds	r2, r3, #0
 8007dd4:	2110      	movs	r1, #16
 8007dd6:	187b      	adds	r3, r7, r1
 8007dd8:	801a      	strh	r2, [r3, #0]
  if(selectedBand.conf_868 == SET)
 8007dda:	187b      	adds	r3, r7, r1
 8007ddc:	781b      	ldrb	r3, [r3, #0]
 8007dde:	2b01      	cmp	r3, #1
 8007de0:	d10c      	bne.n	8007dfc <RadioSpiReadFifo+0x6c>
  {
	  RadioSpiHCSLow();
 8007de2:	4b54      	ldr	r3, [pc, #336]	; (8007f34 <RadioSpiReadFifo+0x1a4>)
 8007de4:	2200      	movs	r2, #0
 8007de6:	2140      	movs	r1, #64	; 0x40
 8007de8:	0018      	movs	r0, r3
 8007dea:	f000 fc7b 	bl	80086e4 <HAL_GPIO_WritePin>
	  RadioSpiSCSHigh();
 8007dee:	4b51      	ldr	r3, [pc, #324]	; (8007f34 <RadioSpiReadFifo+0x1a4>)
 8007df0:	2201      	movs	r2, #1
 8007df2:	2120      	movs	r1, #32
 8007df4:	0018      	movs	r0, r3
 8007df6:	f000 fc75 	bl	80086e4 <HAL_GPIO_WritePin>
 8007dfa:	e01d      	b.n	8007e38 <RadioSpiReadFifo+0xa8>
  }
  else
  {
	  if (selectedBand.conf_433 == SET)
 8007dfc:	2310      	movs	r3, #16
 8007dfe:	18fb      	adds	r3, r7, r3
 8007e00:	785b      	ldrb	r3, [r3, #1]
 8007e02:	2b01      	cmp	r3, #1
 8007e04:	d10c      	bne.n	8007e20 <RadioSpiReadFifo+0x90>
	  {
		  RadioSpiHCSHigh();
 8007e06:	4b4b      	ldr	r3, [pc, #300]	; (8007f34 <RadioSpiReadFifo+0x1a4>)
 8007e08:	2201      	movs	r2, #1
 8007e0a:	2140      	movs	r1, #64	; 0x40
 8007e0c:	0018      	movs	r0, r3
 8007e0e:	f000 fc69 	bl	80086e4 <HAL_GPIO_WritePin>
		  RadioSpiSCSLow();
 8007e12:	4b48      	ldr	r3, [pc, #288]	; (8007f34 <RadioSpiReadFifo+0x1a4>)
 8007e14:	2200      	movs	r2, #0
 8007e16:	2120      	movs	r1, #32
 8007e18:	0018      	movs	r0, r3
 8007e1a:	f000 fc63 	bl	80086e4 <HAL_GPIO_WritePin>
 8007e1e:	e00b      	b.n	8007e38 <RadioSpiReadFifo+0xa8>
	  }
	  else /*ERROR FLAG*/
	  {
		  RadioSpiHCSLow();
 8007e20:	4b44      	ldr	r3, [pc, #272]	; (8007f34 <RadioSpiReadFifo+0x1a4>)
 8007e22:	2200      	movs	r2, #0
 8007e24:	2140      	movs	r1, #64	; 0x40
 8007e26:	0018      	movs	r0, r3
 8007e28:	f000 fc5c 	bl	80086e4 <HAL_GPIO_WritePin>
		  RadioSpiSCSHigh();
 8007e2c:	4b41      	ldr	r3, [pc, #260]	; (8007f34 <RadioSpiReadFifo+0x1a4>)
 8007e2e:	2201      	movs	r2, #1
 8007e30:	2120      	movs	r1, #32
 8007e32:	0018      	movs	r0, r3
 8007e34:	f000 fc56 	bl	80086e4 <HAL_GPIO_WritePin>
	  }
  }

  
  for (volatile uint16_t Index = 0; Index < CS_TO_SCLK_DELAY; Index++);
 8007e38:	2308      	movs	r3, #8
 8007e3a:	18fb      	adds	r3, r7, r3
 8007e3c:	2200      	movs	r2, #0
 8007e3e:	801a      	strh	r2, [r3, #0]
 8007e40:	e007      	b.n	8007e52 <RadioSpiReadFifo+0xc2>
 8007e42:	2108      	movs	r1, #8
 8007e44:	187b      	adds	r3, r7, r1
 8007e46:	881b      	ldrh	r3, [r3, #0]
 8007e48:	b29b      	uxth	r3, r3
 8007e4a:	3301      	adds	r3, #1
 8007e4c:	b29a      	uxth	r2, r3
 8007e4e:	187b      	adds	r3, r7, r1
 8007e50:	801a      	strh	r2, [r3, #0]
 8007e52:	2308      	movs	r3, #8
 8007e54:	18fb      	adds	r3, r7, r3
 8007e56:	881b      	ldrh	r3, [r3, #0]
 8007e58:	b29b      	uxth	r3, r3
 8007e5a:	2bff      	cmp	r3, #255	; 0xff
 8007e5c:	d9f1      	bls.n	8007e42 <RadioSpiReadFifo+0xb2>
  
  /* Write the aHeader bytes and read the SPIRIT1 status bytes */
  HAL_SPI_TransmitReceive(&pSpiHandle, (uint8_t *)&aHeader[0], (uint8_t *)&tmpstatus, 1, SpiTimeout);
 8007e5e:	4b36      	ldr	r3, [pc, #216]	; (8007f38 <RadioSpiReadFifo+0x1a8>)
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	2112      	movs	r1, #18
 8007e64:	000c      	movs	r4, r1
 8007e66:	187a      	adds	r2, r7, r1
 8007e68:	250c      	movs	r5, #12
 8007e6a:	1979      	adds	r1, r7, r5
 8007e6c:	4833      	ldr	r0, [pc, #204]	; (8007f3c <RadioSpiReadFifo+0x1ac>)
 8007e6e:	9300      	str	r3, [sp, #0]
 8007e70:	2301      	movs	r3, #1
 8007e72:	f001 fd6c 	bl	800994e <HAL_SPI_TransmitReceive>
  tmpstatus = tmpstatus<<8;  
 8007e76:	0021      	movs	r1, r4
 8007e78:	187b      	adds	r3, r7, r1
 8007e7a:	881b      	ldrh	r3, [r3, #0]
 8007e7c:	021b      	lsls	r3, r3, #8
 8007e7e:	b29a      	uxth	r2, r3
 8007e80:	187b      	adds	r3, r7, r1
 8007e82:	801a      	strh	r2, [r3, #0]
  
  /* Write the aHeader bytes and read the SPIRIT1 status bytes */
  HAL_SPI_TransmitReceive(&pSpiHandle, (uint8_t *)&aHeader[1], (uint8_t *)&tmpstatus, 1, SpiTimeout);
 8007e84:	4b2c      	ldr	r3, [pc, #176]	; (8007f38 <RadioSpiReadFifo+0x1a8>)
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	187c      	adds	r4, r7, r1
 8007e8a:	197a      	adds	r2, r7, r5
 8007e8c:	1c51      	adds	r1, r2, #1
 8007e8e:	482b      	ldr	r0, [pc, #172]	; (8007f3c <RadioSpiReadFifo+0x1ac>)
 8007e90:	9300      	str	r3, [sp, #0]
 8007e92:	2301      	movs	r3, #1
 8007e94:	0022      	movs	r2, r4
 8007e96:	f001 fd5a 	bl	800994e <HAL_SPI_TransmitReceive>
  
  for (int index = 0; index < cNbBytes; index++)
 8007e9a:	2300      	movs	r3, #0
 8007e9c:	61fb      	str	r3, [r7, #28]
 8007e9e:	e00e      	b.n	8007ebe <RadioSpiReadFifo+0x12e>
  { 
    HAL_SPI_TransmitReceive(&pSpiHandle, (uint8_t *)&dummy, (uint8_t *)&pcBuffer[index], 1, SpiTimeout);
 8007ea0:	69fb      	ldr	r3, [r7, #28]
 8007ea2:	683a      	ldr	r2, [r7, #0]
 8007ea4:	18d2      	adds	r2, r2, r3
 8007ea6:	4b24      	ldr	r3, [pc, #144]	; (8007f38 <RadioSpiReadFifo+0x1a8>)
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	210b      	movs	r1, #11
 8007eac:	1879      	adds	r1, r7, r1
 8007eae:	4823      	ldr	r0, [pc, #140]	; (8007f3c <RadioSpiReadFifo+0x1ac>)
 8007eb0:	9300      	str	r3, [sp, #0]
 8007eb2:	2301      	movs	r3, #1
 8007eb4:	f001 fd4b 	bl	800994e <HAL_SPI_TransmitReceive>
  for (int index = 0; index < cNbBytes; index++)
 8007eb8:	69fb      	ldr	r3, [r7, #28]
 8007eba:	3301      	adds	r3, #1
 8007ebc:	61fb      	str	r3, [r7, #28]
 8007ebe:	1dfb      	adds	r3, r7, #7
 8007ec0:	781b      	ldrb	r3, [r3, #0]
 8007ec2:	69fa      	ldr	r2, [r7, #28]
 8007ec4:	429a      	cmp	r2, r3
 8007ec6:	dbeb      	blt.n	8007ea0 <RadioSpiReadFifo+0x110>
  } 
  
  /* To be sure to don't rise the Chip Select before the end of last sending */
  while(__HAL_SPI_GET_FLAG(&pSpiHandle, SPI_FLAG_TXE) == RESET);
 8007ec8:	46c0      	nop			; (mov r8, r8)
 8007eca:	4b1c      	ldr	r3, [pc, #112]	; (8007f3c <RadioSpiReadFifo+0x1ac>)
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	689b      	ldr	r3, [r3, #8]
 8007ed0:	2202      	movs	r2, #2
 8007ed2:	4013      	ands	r3, r2
 8007ed4:	2b02      	cmp	r3, #2
 8007ed6:	d1f8      	bne.n	8007eca <RadioSpiReadFifo+0x13a>
  
  /* Put the SPI chip select high to end the transaction */
  RadioSpiHCSHigh();
 8007ed8:	4b16      	ldr	r3, [pc, #88]	; (8007f34 <RadioSpiReadFifo+0x1a4>)
 8007eda:	2201      	movs	r2, #1
 8007edc:	2140      	movs	r1, #64	; 0x40
 8007ede:	0018      	movs	r0, r3
 8007ee0:	f000 fc00 	bl	80086e4 <HAL_GPIO_WritePin>
  RadioSpiSCSHigh();
 8007ee4:	4b13      	ldr	r3, [pc, #76]	; (8007f34 <RadioSpiReadFifo+0x1a4>)
 8007ee6:	2201      	movs	r2, #1
 8007ee8:	2120      	movs	r1, #32
 8007eea:	0018      	movs	r0, r3
 8007eec:	f000 fbfa 	bl	80086e4 <HAL_GPIO_WritePin>

  SPI_EXIT_CRITICAL();
 8007ef0:	2301      	movs	r3, #1
 8007ef2:	2204      	movs	r2, #4
 8007ef4:	2104      	movs	r1, #4
 8007ef6:	2003      	movs	r0, #3
 8007ef8:	f7ff fa30 	bl	800735c <RadioGpioInterruptCmd>
  
  return *pStatus;  
 8007efc:	2414      	movs	r4, #20
 8007efe:	193a      	adds	r2, r7, r4
 8007f00:	69bb      	ldr	r3, [r7, #24]
 8007f02:	0010      	movs	r0, r2
 8007f04:	0019      	movs	r1, r3
 8007f06:	2302      	movs	r3, #2
 8007f08:	001a      	movs	r2, r3
 8007f0a:	f003 f81b 	bl	800af44 <memcpy>
 8007f0e:	193a      	adds	r2, r7, r4
 8007f10:	2300      	movs	r3, #0
 8007f12:	7811      	ldrb	r1, [r2, #0]
 8007f14:	20ff      	movs	r0, #255	; 0xff
 8007f16:	4001      	ands	r1, r0
 8007f18:	20ff      	movs	r0, #255	; 0xff
 8007f1a:	4383      	bics	r3, r0
 8007f1c:	430b      	orrs	r3, r1
 8007f1e:	7852      	ldrb	r2, [r2, #1]
 8007f20:	21ff      	movs	r1, #255	; 0xff
 8007f22:	400a      	ands	r2, r1
 8007f24:	0212      	lsls	r2, r2, #8
 8007f26:	4906      	ldr	r1, [pc, #24]	; (8007f40 <RadioSpiReadFifo+0x1b0>)
 8007f28:	400b      	ands	r3, r1
 8007f2a:	4313      	orrs	r3, r2
}
 8007f2c:	1c18      	adds	r0, r3, #0
 8007f2e:	46bd      	mov	sp, r7
 8007f30:	b008      	add	sp, #32
 8007f32:	bdb0      	pop	{r4, r5, r7, pc}
 8007f34:	50000400 	.word	0x50000400
 8007f38:	20000170 	.word	0x20000170
 8007f3c:	20000430 	.word	0x20000430
 8007f40:	ffff00ff 	.word	0xffff00ff

08007f44 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8007f44:	b580      	push	{r7, lr}
 8007f46:	b082      	sub	sp, #8
 8007f48:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8007f4a:	1dfb      	adds	r3, r7, #7
 8007f4c:	2200      	movs	r2, #0
 8007f4e:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8007f50:	4b0b      	ldr	r3, [pc, #44]	; (8007f80 <HAL_Init+0x3c>)
 8007f52:	681a      	ldr	r2, [r3, #0]
 8007f54:	4b0a      	ldr	r3, [pc, #40]	; (8007f80 <HAL_Init+0x3c>)
 8007f56:	2140      	movs	r1, #64	; 0x40
 8007f58:	430a      	orrs	r2, r1
 8007f5a:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8007f5c:	2000      	movs	r0, #0
 8007f5e:	f000 f811 	bl	8007f84 <HAL_InitTick>
 8007f62:	1e03      	subs	r3, r0, #0
 8007f64:	d003      	beq.n	8007f6e <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8007f66:	1dfb      	adds	r3, r7, #7
 8007f68:	2201      	movs	r2, #1
 8007f6a:	701a      	strb	r2, [r3, #0]
 8007f6c:	e001      	b.n	8007f72 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8007f6e:	f7fb febf 	bl	8003cf0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8007f72:	1dfb      	adds	r3, r7, #7
 8007f74:	781b      	ldrb	r3, [r3, #0]
}
 8007f76:	0018      	movs	r0, r3
 8007f78:	46bd      	mov	sp, r7
 8007f7a:	b002      	add	sp, #8
 8007f7c:	bd80      	pop	{r7, pc}
 8007f7e:	46c0      	nop			; (mov r8, r8)
 8007f80:	40022000 	.word	0x40022000

08007f84 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8007f84:	b580      	push	{r7, lr}
 8007f86:	b084      	sub	sp, #16
 8007f88:	af00      	add	r7, sp, #0
 8007f8a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8007f8c:	230f      	movs	r3, #15
 8007f8e:	18fb      	adds	r3, r7, r3
 8007f90:	2200      	movs	r2, #0
 8007f92:	701a      	strb	r2, [r3, #0]

  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 8007f94:	4b0f      	ldr	r3, [pc, #60]	; (8007fd4 <HAL_InitTick+0x50>)
 8007f96:	681a      	ldr	r2, [r3, #0]
 8007f98:	23fa      	movs	r3, #250	; 0xfa
 8007f9a:	0099      	lsls	r1, r3, #2
 8007f9c:	0010      	movs	r0, r2
 8007f9e:	f7f8 f8b3 	bl	8000108 <__udivsi3>
 8007fa2:	0003      	movs	r3, r0
 8007fa4:	0018      	movs	r0, r3
 8007fa6:	f000 f940 	bl	800822a <HAL_SYSTICK_Config>
 8007faa:	1e03      	subs	r3, r0, #0
 8007fac:	d004      	beq.n	8007fb8 <HAL_InitTick+0x34>
  {
    status = HAL_ERROR;
 8007fae:	230f      	movs	r3, #15
 8007fb0:	18fb      	adds	r3, r7, r3
 8007fb2:	2201      	movs	r2, #1
 8007fb4:	701a      	strb	r2, [r3, #0]
 8007fb6:	e006      	b.n	8007fc6 <HAL_InitTick+0x42>
  }
  else
  {
    /*Configure the SysTick IRQ priority */
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0);
 8007fb8:	6879      	ldr	r1, [r7, #4]
 8007fba:	2301      	movs	r3, #1
 8007fbc:	425b      	negs	r3, r3
 8007fbe:	2200      	movs	r2, #0
 8007fc0:	0018      	movs	r0, r3
 8007fc2:	f000 f8fd 	bl	80081c0 <HAL_NVIC_SetPriority>
  }

  /* Return function status */
  return status;
 8007fc6:	230f      	movs	r3, #15
 8007fc8:	18fb      	adds	r3, r7, r3
 8007fca:	781b      	ldrb	r3, [r3, #0]
}
 8007fcc:	0018      	movs	r0, r3
 8007fce:	46bd      	mov	sp, r7
 8007fd0:	b004      	add	sp, #16
 8007fd2:	bd80      	pop	{r7, pc}
 8007fd4:	2000014c 	.word	0x2000014c

08007fd8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8007fd8:	b580      	push	{r7, lr}
 8007fda:	af00      	add	r7, sp, #0
  uwTick++;
 8007fdc:	4b03      	ldr	r3, [pc, #12]	; (8007fec <HAL_IncTick+0x14>)
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	1c5a      	adds	r2, r3, #1
 8007fe2:	4b02      	ldr	r3, [pc, #8]	; (8007fec <HAL_IncTick+0x14>)
 8007fe4:	601a      	str	r2, [r3, #0]
}
 8007fe6:	46c0      	nop			; (mov r8, r8)
 8007fe8:	46bd      	mov	sp, r7
 8007fea:	bd80      	pop	{r7, pc}
 8007fec:	20000488 	.word	0x20000488

08007ff0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8007ff0:	b580      	push	{r7, lr}
 8007ff2:	af00      	add	r7, sp, #0
  return uwTick;
 8007ff4:	4b02      	ldr	r3, [pc, #8]	; (8008000 <HAL_GetTick+0x10>)
 8007ff6:	681b      	ldr	r3, [r3, #0]
}
 8007ff8:	0018      	movs	r0, r3
 8007ffa:	46bd      	mov	sp, r7
 8007ffc:	bd80      	pop	{r7, pc}
 8007ffe:	46c0      	nop			; (mov r8, r8)
 8008000:	20000488 	.word	0x20000488

08008004 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8008004:	b580      	push	{r7, lr}
 8008006:	b084      	sub	sp, #16
 8008008:	af00      	add	r7, sp, #0
 800800a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800800c:	f7ff fff0 	bl	8007ff0 <HAL_GetTick>
 8008010:	0003      	movs	r3, r0
 8008012:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	3301      	adds	r3, #1
 800801c:	d002      	beq.n	8008024 <HAL_Delay+0x20>
  {
    wait++;
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	3301      	adds	r3, #1
 8008022:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8008024:	46c0      	nop			; (mov r8, r8)
 8008026:	f7ff ffe3 	bl	8007ff0 <HAL_GetTick>
 800802a:	0002      	movs	r2, r0
 800802c:	68bb      	ldr	r3, [r7, #8]
 800802e:	1ad3      	subs	r3, r2, r3
 8008030:	68fa      	ldr	r2, [r7, #12]
 8008032:	429a      	cmp	r2, r3
 8008034:	d8f7      	bhi.n	8008026 <HAL_Delay+0x22>
  {
  }
}
 8008036:	46c0      	nop			; (mov r8, r8)
 8008038:	46bd      	mov	sp, r7
 800803a:	b004      	add	sp, #16
 800803c:	bd80      	pop	{r7, pc}
	...

08008040 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8008040:	b580      	push	{r7, lr}
 8008042:	b082      	sub	sp, #8
 8008044:	af00      	add	r7, sp, #0
 8008046:	0002      	movs	r2, r0
 8008048:	1dfb      	adds	r3, r7, #7
 800804a:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800804c:	1dfb      	adds	r3, r7, #7
 800804e:	781b      	ldrb	r3, [r3, #0]
 8008050:	001a      	movs	r2, r3
 8008052:	231f      	movs	r3, #31
 8008054:	401a      	ands	r2, r3
 8008056:	4b04      	ldr	r3, [pc, #16]	; (8008068 <NVIC_EnableIRQ+0x28>)
 8008058:	2101      	movs	r1, #1
 800805a:	4091      	lsls	r1, r2
 800805c:	000a      	movs	r2, r1
 800805e:	601a      	str	r2, [r3, #0]
}
 8008060:	46c0      	nop			; (mov r8, r8)
 8008062:	46bd      	mov	sp, r7
 8008064:	b002      	add	sp, #8
 8008066:	bd80      	pop	{r7, pc}
 8008068:	e000e100 	.word	0xe000e100

0800806c <NVIC_DisableIRQ>:
  \brief   Disable External Interrupt
  \details Disables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800806c:	b580      	push	{r7, lr}
 800806e:	b082      	sub	sp, #8
 8008070:	af00      	add	r7, sp, #0
 8008072:	0002      	movs	r2, r0
 8008074:	1dfb      	adds	r3, r7, #7
 8008076:	701a      	strb	r2, [r3, #0]
  NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8008078:	1dfb      	adds	r3, r7, #7
 800807a:	781b      	ldrb	r3, [r3, #0]
 800807c:	001a      	movs	r2, r3
 800807e:	231f      	movs	r3, #31
 8008080:	4013      	ands	r3, r2
 8008082:	4905      	ldr	r1, [pc, #20]	; (8008098 <NVIC_DisableIRQ+0x2c>)
 8008084:	2201      	movs	r2, #1
 8008086:	409a      	lsls	r2, r3
 8008088:	0013      	movs	r3, r2
 800808a:	2280      	movs	r2, #128	; 0x80
 800808c:	508b      	str	r3, [r1, r2]
}
 800808e:	46c0      	nop			; (mov r8, r8)
 8008090:	46bd      	mov	sp, r7
 8008092:	b002      	add	sp, #8
 8008094:	bd80      	pop	{r7, pc}
 8008096:	46c0      	nop			; (mov r8, r8)
 8008098:	e000e100 	.word	0xe000e100

0800809c <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800809c:	b590      	push	{r4, r7, lr}
 800809e:	b083      	sub	sp, #12
 80080a0:	af00      	add	r7, sp, #0
 80080a2:	0002      	movs	r2, r0
 80080a4:	6039      	str	r1, [r7, #0]
 80080a6:	1dfb      	adds	r3, r7, #7
 80080a8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
 80080aa:	1dfb      	adds	r3, r7, #7
 80080ac:	781b      	ldrb	r3, [r3, #0]
 80080ae:	2b7f      	cmp	r3, #127	; 0x7f
 80080b0:	d932      	bls.n	8008118 <NVIC_SetPriority+0x7c>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80080b2:	4a2f      	ldr	r2, [pc, #188]	; (8008170 <NVIC_SetPriority+0xd4>)
 80080b4:	1dfb      	adds	r3, r7, #7
 80080b6:	781b      	ldrb	r3, [r3, #0]
 80080b8:	0019      	movs	r1, r3
 80080ba:	230f      	movs	r3, #15
 80080bc:	400b      	ands	r3, r1
 80080be:	3b08      	subs	r3, #8
 80080c0:	089b      	lsrs	r3, r3, #2
 80080c2:	3306      	adds	r3, #6
 80080c4:	009b      	lsls	r3, r3, #2
 80080c6:	18d3      	adds	r3, r2, r3
 80080c8:	3304      	adds	r3, #4
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	1dfa      	adds	r2, r7, #7
 80080ce:	7812      	ldrb	r2, [r2, #0]
 80080d0:	0011      	movs	r1, r2
 80080d2:	2203      	movs	r2, #3
 80080d4:	400a      	ands	r2, r1
 80080d6:	00d2      	lsls	r2, r2, #3
 80080d8:	21ff      	movs	r1, #255	; 0xff
 80080da:	4091      	lsls	r1, r2
 80080dc:	000a      	movs	r2, r1
 80080de:	43d2      	mvns	r2, r2
 80080e0:	401a      	ands	r2, r3
 80080e2:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80080e4:	683b      	ldr	r3, [r7, #0]
 80080e6:	019b      	lsls	r3, r3, #6
 80080e8:	22ff      	movs	r2, #255	; 0xff
 80080ea:	401a      	ands	r2, r3
 80080ec:	1dfb      	adds	r3, r7, #7
 80080ee:	781b      	ldrb	r3, [r3, #0]
 80080f0:	0018      	movs	r0, r3
 80080f2:	2303      	movs	r3, #3
 80080f4:	4003      	ands	r3, r0
 80080f6:	00db      	lsls	r3, r3, #3
 80080f8:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80080fa:	481d      	ldr	r0, [pc, #116]	; (8008170 <NVIC_SetPriority+0xd4>)
 80080fc:	1dfb      	adds	r3, r7, #7
 80080fe:	781b      	ldrb	r3, [r3, #0]
 8008100:	001c      	movs	r4, r3
 8008102:	230f      	movs	r3, #15
 8008104:	4023      	ands	r3, r4
 8008106:	3b08      	subs	r3, #8
 8008108:	089b      	lsrs	r3, r3, #2
 800810a:	430a      	orrs	r2, r1
 800810c:	3306      	adds	r3, #6
 800810e:	009b      	lsls	r3, r3, #2
 8008110:	18c3      	adds	r3, r0, r3
 8008112:	3304      	adds	r3, #4
 8008114:	601a      	str	r2, [r3, #0]
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8008116:	e027      	b.n	8008168 <NVIC_SetPriority+0xcc>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8008118:	4a16      	ldr	r2, [pc, #88]	; (8008174 <NVIC_SetPriority+0xd8>)
 800811a:	1dfb      	adds	r3, r7, #7
 800811c:	781b      	ldrb	r3, [r3, #0]
 800811e:	b25b      	sxtb	r3, r3
 8008120:	089b      	lsrs	r3, r3, #2
 8008122:	33c0      	adds	r3, #192	; 0xc0
 8008124:	009b      	lsls	r3, r3, #2
 8008126:	589b      	ldr	r3, [r3, r2]
 8008128:	1dfa      	adds	r2, r7, #7
 800812a:	7812      	ldrb	r2, [r2, #0]
 800812c:	0011      	movs	r1, r2
 800812e:	2203      	movs	r2, #3
 8008130:	400a      	ands	r2, r1
 8008132:	00d2      	lsls	r2, r2, #3
 8008134:	21ff      	movs	r1, #255	; 0xff
 8008136:	4091      	lsls	r1, r2
 8008138:	000a      	movs	r2, r1
 800813a:	43d2      	mvns	r2, r2
 800813c:	401a      	ands	r2, r3
 800813e:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8008140:	683b      	ldr	r3, [r7, #0]
 8008142:	019b      	lsls	r3, r3, #6
 8008144:	22ff      	movs	r2, #255	; 0xff
 8008146:	401a      	ands	r2, r3
 8008148:	1dfb      	adds	r3, r7, #7
 800814a:	781b      	ldrb	r3, [r3, #0]
 800814c:	0018      	movs	r0, r3
 800814e:	2303      	movs	r3, #3
 8008150:	4003      	ands	r3, r0
 8008152:	00db      	lsls	r3, r3, #3
 8008154:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8008156:	4807      	ldr	r0, [pc, #28]	; (8008174 <NVIC_SetPriority+0xd8>)
 8008158:	1dfb      	adds	r3, r7, #7
 800815a:	781b      	ldrb	r3, [r3, #0]
 800815c:	b25b      	sxtb	r3, r3
 800815e:	089b      	lsrs	r3, r3, #2
 8008160:	430a      	orrs	r2, r1
 8008162:	33c0      	adds	r3, #192	; 0xc0
 8008164:	009b      	lsls	r3, r3, #2
 8008166:	501a      	str	r2, [r3, r0]
}
 8008168:	46c0      	nop			; (mov r8, r8)
 800816a:	46bd      	mov	sp, r7
 800816c:	b003      	add	sp, #12
 800816e:	bd90      	pop	{r4, r7, pc}
 8008170:	e000ed00 	.word	0xe000ed00
 8008174:	e000e100 	.word	0xe000e100

08008178 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8008178:	b580      	push	{r7, lr}
 800817a:	b082      	sub	sp, #8
 800817c:	af00      	add	r7, sp, #0
 800817e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	3b01      	subs	r3, #1
 8008184:	4a0c      	ldr	r2, [pc, #48]	; (80081b8 <SysTick_Config+0x40>)
 8008186:	4293      	cmp	r3, r2
 8008188:	d901      	bls.n	800818e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800818a:	2301      	movs	r3, #1
 800818c:	e010      	b.n	80081b0 <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800818e:	4b0b      	ldr	r3, [pc, #44]	; (80081bc <SysTick_Config+0x44>)
 8008190:	687a      	ldr	r2, [r7, #4]
 8008192:	3a01      	subs	r2, #1
 8008194:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8008196:	2301      	movs	r3, #1
 8008198:	425b      	negs	r3, r3
 800819a:	2103      	movs	r1, #3
 800819c:	0018      	movs	r0, r3
 800819e:	f7ff ff7d 	bl	800809c <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80081a2:	4b06      	ldr	r3, [pc, #24]	; (80081bc <SysTick_Config+0x44>)
 80081a4:	2200      	movs	r2, #0
 80081a6:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80081a8:	4b04      	ldr	r3, [pc, #16]	; (80081bc <SysTick_Config+0x44>)
 80081aa:	2207      	movs	r2, #7
 80081ac:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80081ae:	2300      	movs	r3, #0
}
 80081b0:	0018      	movs	r0, r3
 80081b2:	46bd      	mov	sp, r7
 80081b4:	b002      	add	sp, #8
 80081b6:	bd80      	pop	{r7, pc}
 80081b8:	00ffffff 	.word	0x00ffffff
 80081bc:	e000e010 	.word	0xe000e010

080081c0 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80081c0:	b580      	push	{r7, lr}
 80081c2:	b084      	sub	sp, #16
 80081c4:	af00      	add	r7, sp, #0
 80081c6:	60b9      	str	r1, [r7, #8]
 80081c8:	607a      	str	r2, [r7, #4]
 80081ca:	210f      	movs	r1, #15
 80081cc:	187b      	adds	r3, r7, r1
 80081ce:	1c02      	adds	r2, r0, #0
 80081d0:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80081d2:	68ba      	ldr	r2, [r7, #8]
 80081d4:	187b      	adds	r3, r7, r1
 80081d6:	781b      	ldrb	r3, [r3, #0]
 80081d8:	b25b      	sxtb	r3, r3
 80081da:	0011      	movs	r1, r2
 80081dc:	0018      	movs	r0, r3
 80081de:	f7ff ff5d 	bl	800809c <NVIC_SetPriority>
}
 80081e2:	46c0      	nop			; (mov r8, r8)
 80081e4:	46bd      	mov	sp, r7
 80081e6:	b004      	add	sp, #16
 80081e8:	bd80      	pop	{r7, pc}

080081ea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80081ea:	b580      	push	{r7, lr}
 80081ec:	b082      	sub	sp, #8
 80081ee:	af00      	add	r7, sp, #0
 80081f0:	0002      	movs	r2, r0
 80081f2:	1dfb      	adds	r3, r7, #7
 80081f4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80081f6:	1dfb      	adds	r3, r7, #7
 80081f8:	781b      	ldrb	r3, [r3, #0]
 80081fa:	b25b      	sxtb	r3, r3
 80081fc:	0018      	movs	r0, r3
 80081fe:	f7ff ff1f 	bl	8008040 <NVIC_EnableIRQ>
}
 8008202:	46c0      	nop			; (mov r8, r8)
 8008204:	46bd      	mov	sp, r7
 8008206:	b002      	add	sp, #8
 8008208:	bd80      	pop	{r7, pc}

0800820a <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800820a:	b580      	push	{r7, lr}
 800820c:	b082      	sub	sp, #8
 800820e:	af00      	add	r7, sp, #0
 8008210:	0002      	movs	r2, r0
 8008212:	1dfb      	adds	r3, r7, #7
 8008214:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8008216:	1dfb      	adds	r3, r7, #7
 8008218:	781b      	ldrb	r3, [r3, #0]
 800821a:	b25b      	sxtb	r3, r3
 800821c:	0018      	movs	r0, r3
 800821e:	f7ff ff25 	bl	800806c <NVIC_DisableIRQ>
}
 8008222:	46c0      	nop			; (mov r8, r8)
 8008224:	46bd      	mov	sp, r7
 8008226:	b002      	add	sp, #8
 8008228:	bd80      	pop	{r7, pc}

0800822a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800822a:	b580      	push	{r7, lr}
 800822c:	b082      	sub	sp, #8
 800822e:	af00      	add	r7, sp, #0
 8008230:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	0018      	movs	r0, r3
 8008236:	f7ff ff9f 	bl	8008178 <SysTick_Config>
 800823a:	0003      	movs	r3, r0
}
 800823c:	0018      	movs	r0, r3
 800823e:	46bd      	mov	sp, r7
 8008240:	b002      	add	sp, #8
 8008242:	bd80      	pop	{r7, pc}

08008244 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008244:	b580      	push	{r7, lr}
 8008246:	b086      	sub	sp, #24
 8008248:	af00      	add	r7, sp, #0
 800824a:	6078      	str	r0, [r7, #4]
 800824c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800824e:	2300      	movs	r3, #0
 8008250:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8008252:	2300      	movs	r3, #0
 8008254:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8008256:	2300      	movs	r3, #0
 8008258:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,(GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 800825a:	e14f      	b.n	80084fc <HAL_GPIO_Init+0x2b8>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 800825c:	683b      	ldr	r3, [r7, #0]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	2101      	movs	r1, #1
 8008262:	697a      	ldr	r2, [r7, #20]
 8008264:	4091      	lsls	r1, r2
 8008266:	000a      	movs	r2, r1
 8008268:	4013      	ands	r3, r2
 800826a:	60fb      	str	r3, [r7, #12]
    
    if(iocurrent)
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	2b00      	cmp	r3, #0
 8008270:	d100      	bne.n	8008274 <HAL_GPIO_Init+0x30>
 8008272:	e140      	b.n	80084f6 <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 8008274:	683b      	ldr	r3, [r7, #0]
 8008276:	685b      	ldr	r3, [r3, #4]
 8008278:	2b02      	cmp	r3, #2
 800827a:	d003      	beq.n	8008284 <HAL_GPIO_Init+0x40>
 800827c:	683b      	ldr	r3, [r7, #0]
 800827e:	685b      	ldr	r3, [r3, #4]
 8008280:	2b12      	cmp	r3, #18
 8008282:	d123      	bne.n	80082cc <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */ 
        temp = GPIOx->AFR[position >> 3U];
 8008284:	697b      	ldr	r3, [r7, #20]
 8008286:	08da      	lsrs	r2, r3, #3
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	3208      	adds	r2, #8
 800828c:	0092      	lsls	r2, r2, #2
 800828e:	58d3      	ldr	r3, [r2, r3]
 8008290:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 8008292:	697b      	ldr	r3, [r7, #20]
 8008294:	2207      	movs	r2, #7
 8008296:	4013      	ands	r3, r2
 8008298:	009b      	lsls	r3, r3, #2
 800829a:	220f      	movs	r2, #15
 800829c:	409a      	lsls	r2, r3
 800829e:	0013      	movs	r3, r2
 80082a0:	43da      	mvns	r2, r3
 80082a2:	693b      	ldr	r3, [r7, #16]
 80082a4:	4013      	ands	r3, r2
 80082a6:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U)) ;
 80082a8:	683b      	ldr	r3, [r7, #0]
 80082aa:	691a      	ldr	r2, [r3, #16]
 80082ac:	697b      	ldr	r3, [r7, #20]
 80082ae:	2107      	movs	r1, #7
 80082b0:	400b      	ands	r3, r1
 80082b2:	009b      	lsls	r3, r3, #2
 80082b4:	409a      	lsls	r2, r3
 80082b6:	0013      	movs	r3, r2
 80082b8:	693a      	ldr	r2, [r7, #16]
 80082ba:	4313      	orrs	r3, r2
 80082bc:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80082be:	697b      	ldr	r3, [r7, #20]
 80082c0:	08da      	lsrs	r2, r3, #3
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	3208      	adds	r2, #8
 80082c6:	0092      	lsls	r2, r2, #2
 80082c8:	6939      	ldr	r1, [r7, #16]
 80082ca:	50d1      	str	r1, [r2, r3]
      } 

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80082cc:	683b      	ldr	r3, [r7, #0]
 80082ce:	685b      	ldr	r3, [r3, #4]
 80082d0:	2b01      	cmp	r3, #1
 80082d2:	d00b      	beq.n	80082ec <HAL_GPIO_Init+0xa8>
 80082d4:	683b      	ldr	r3, [r7, #0]
 80082d6:	685b      	ldr	r3, [r3, #4]
 80082d8:	2b02      	cmp	r3, #2
 80082da:	d007      	beq.n	80082ec <HAL_GPIO_Init+0xa8>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80082dc:	683b      	ldr	r3, [r7, #0]
 80082de:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80082e0:	2b11      	cmp	r3, #17
 80082e2:	d003      	beq.n	80082ec <HAL_GPIO_Init+0xa8>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80082e4:	683b      	ldr	r3, [r7, #0]
 80082e6:	685b      	ldr	r3, [r3, #4]
 80082e8:	2b12      	cmp	r3, #18
 80082ea:	d130      	bne.n	800834e <HAL_GPIO_Init+0x10a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	689b      	ldr	r3, [r3, #8]
 80082f0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80082f2:	697b      	ldr	r3, [r7, #20]
 80082f4:	005b      	lsls	r3, r3, #1
 80082f6:	2203      	movs	r2, #3
 80082f8:	409a      	lsls	r2, r3
 80082fa:	0013      	movs	r3, r2
 80082fc:	43da      	mvns	r2, r3
 80082fe:	693b      	ldr	r3, [r7, #16]
 8008300:	4013      	ands	r3, r2
 8008302:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008304:	683b      	ldr	r3, [r7, #0]
 8008306:	68da      	ldr	r2, [r3, #12]
 8008308:	697b      	ldr	r3, [r7, #20]
 800830a:	005b      	lsls	r3, r3, #1
 800830c:	409a      	lsls	r2, r3
 800830e:	0013      	movs	r3, r2
 8008310:	693a      	ldr	r2, [r7, #16]
 8008312:	4313      	orrs	r3, r2
 8008314:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	693a      	ldr	r2, [r7, #16]
 800831a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp= GPIOx->OTYPER;
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	685b      	ldr	r3, [r3, #4]
 8008320:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8008322:	2201      	movs	r2, #1
 8008324:	697b      	ldr	r3, [r7, #20]
 8008326:	409a      	lsls	r2, r3
 8008328:	0013      	movs	r3, r2
 800832a:	43da      	mvns	r2, r3
 800832c:	693b      	ldr	r3, [r7, #16]
 800832e:	4013      	ands	r3, r2
 8008330:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8008332:	683b      	ldr	r3, [r7, #0]
 8008334:	685b      	ldr	r3, [r3, #4]
 8008336:	091b      	lsrs	r3, r3, #4
 8008338:	2201      	movs	r2, #1
 800833a:	401a      	ands	r2, r3
 800833c:	697b      	ldr	r3, [r7, #20]
 800833e:	409a      	lsls	r2, r3
 8008340:	0013      	movs	r3, r2
 8008342:	693a      	ldr	r2, [r7, #16]
 8008344:	4313      	orrs	r3, r2
 8008346:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	693a      	ldr	r2, [r7, #16]
 800834c:	605a      	str	r2, [r3, #4]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8008354:	697b      	ldr	r3, [r7, #20]
 8008356:	005b      	lsls	r3, r3, #1
 8008358:	2203      	movs	r2, #3
 800835a:	409a      	lsls	r2, r3
 800835c:	0013      	movs	r3, r2
 800835e:	43da      	mvns	r2, r3
 8008360:	693b      	ldr	r3, [r7, #16]
 8008362:	4013      	ands	r3, r2
 8008364:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008366:	683b      	ldr	r3, [r7, #0]
 8008368:	685b      	ldr	r3, [r3, #4]
 800836a:	2203      	movs	r2, #3
 800836c:	401a      	ands	r2, r3
 800836e:	697b      	ldr	r3, [r7, #20]
 8008370:	005b      	lsls	r3, r3, #1
 8008372:	409a      	lsls	r2, r3
 8008374:	0013      	movs	r3, r2
 8008376:	693a      	ldr	r2, [r7, #16]
 8008378:	4313      	orrs	r3, r2
 800837a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	693a      	ldr	r2, [r7, #16]
 8008380:	601a      	str	r2, [r3, #0]

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	68db      	ldr	r3, [r3, #12]
 8008386:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8008388:	697b      	ldr	r3, [r7, #20]
 800838a:	005b      	lsls	r3, r3, #1
 800838c:	2203      	movs	r2, #3
 800838e:	409a      	lsls	r2, r3
 8008390:	0013      	movs	r3, r2
 8008392:	43da      	mvns	r2, r3
 8008394:	693b      	ldr	r3, [r7, #16]
 8008396:	4013      	ands	r3, r2
 8008398:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U)); 
 800839a:	683b      	ldr	r3, [r7, #0]
 800839c:	689a      	ldr	r2, [r3, #8]
 800839e:	697b      	ldr	r3, [r7, #20]
 80083a0:	005b      	lsls	r3, r3, #1
 80083a2:	409a      	lsls	r2, r3
 80083a4:	0013      	movs	r3, r2
 80083a6:	693a      	ldr	r2, [r7, #16]
 80083a8:	4313      	orrs	r3, r2
 80083aa:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	693a      	ldr	r2, [r7, #16]
 80083b0:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 80083b2:	683b      	ldr	r3, [r7, #0]
 80083b4:	685a      	ldr	r2, [r3, #4]
 80083b6:	2380      	movs	r3, #128	; 0x80
 80083b8:	055b      	lsls	r3, r3, #21
 80083ba:	4013      	ands	r3, r2
 80083bc:	d100      	bne.n	80083c0 <HAL_GPIO_Init+0x17c>
 80083be:	e09a      	b.n	80084f6 <HAL_GPIO_Init+0x2b2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80083c0:	4b54      	ldr	r3, [pc, #336]	; (8008514 <HAL_GPIO_Init+0x2d0>)
 80083c2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80083c4:	4b53      	ldr	r3, [pc, #332]	; (8008514 <HAL_GPIO_Init+0x2d0>)
 80083c6:	2101      	movs	r1, #1
 80083c8:	430a      	orrs	r2, r1
 80083ca:	635a      	str	r2, [r3, #52]	; 0x34
        
        temp = SYSCFG->EXTICR[position >> 2U];
 80083cc:	4a52      	ldr	r2, [pc, #328]	; (8008518 <HAL_GPIO_Init+0x2d4>)
 80083ce:	697b      	ldr	r3, [r7, #20]
 80083d0:	089b      	lsrs	r3, r3, #2
 80083d2:	3302      	adds	r3, #2
 80083d4:	009b      	lsls	r3, r3, #2
 80083d6:	589b      	ldr	r3, [r3, r2]
 80083d8:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 80083da:	697b      	ldr	r3, [r7, #20]
 80083dc:	2203      	movs	r2, #3
 80083de:	4013      	ands	r3, r2
 80083e0:	009b      	lsls	r3, r3, #2
 80083e2:	220f      	movs	r2, #15
 80083e4:	409a      	lsls	r2, r3
 80083e6:	0013      	movs	r3, r2
 80083e8:	43da      	mvns	r2, r3
 80083ea:	693b      	ldr	r3, [r7, #16]
 80083ec:	4013      	ands	r3, r2
 80083ee:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80083f0:	687a      	ldr	r2, [r7, #4]
 80083f2:	23a0      	movs	r3, #160	; 0xa0
 80083f4:	05db      	lsls	r3, r3, #23
 80083f6:	429a      	cmp	r2, r3
 80083f8:	d019      	beq.n	800842e <HAL_GPIO_Init+0x1ea>
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	4a47      	ldr	r2, [pc, #284]	; (800851c <HAL_GPIO_Init+0x2d8>)
 80083fe:	4293      	cmp	r3, r2
 8008400:	d013      	beq.n	800842a <HAL_GPIO_Init+0x1e6>
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	4a46      	ldr	r2, [pc, #280]	; (8008520 <HAL_GPIO_Init+0x2dc>)
 8008406:	4293      	cmp	r3, r2
 8008408:	d00d      	beq.n	8008426 <HAL_GPIO_Init+0x1e2>
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	4a45      	ldr	r2, [pc, #276]	; (8008524 <HAL_GPIO_Init+0x2e0>)
 800840e:	4293      	cmp	r3, r2
 8008410:	d007      	beq.n	8008422 <HAL_GPIO_Init+0x1de>
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	4a44      	ldr	r2, [pc, #272]	; (8008528 <HAL_GPIO_Init+0x2e4>)
 8008416:	4293      	cmp	r3, r2
 8008418:	d101      	bne.n	800841e <HAL_GPIO_Init+0x1da>
 800841a:	2305      	movs	r3, #5
 800841c:	e008      	b.n	8008430 <HAL_GPIO_Init+0x1ec>
 800841e:	2306      	movs	r3, #6
 8008420:	e006      	b.n	8008430 <HAL_GPIO_Init+0x1ec>
 8008422:	2303      	movs	r3, #3
 8008424:	e004      	b.n	8008430 <HAL_GPIO_Init+0x1ec>
 8008426:	2302      	movs	r3, #2
 8008428:	e002      	b.n	8008430 <HAL_GPIO_Init+0x1ec>
 800842a:	2301      	movs	r3, #1
 800842c:	e000      	b.n	8008430 <HAL_GPIO_Init+0x1ec>
 800842e:	2300      	movs	r3, #0
 8008430:	697a      	ldr	r2, [r7, #20]
 8008432:	2103      	movs	r1, #3
 8008434:	400a      	ands	r2, r1
 8008436:	0092      	lsls	r2, r2, #2
 8008438:	4093      	lsls	r3, r2
 800843a:	693a      	ldr	r2, [r7, #16]
 800843c:	4313      	orrs	r3, r2
 800843e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008440:	4935      	ldr	r1, [pc, #212]	; (8008518 <HAL_GPIO_Init+0x2d4>)
 8008442:	697b      	ldr	r3, [r7, #20]
 8008444:	089b      	lsrs	r3, r3, #2
 8008446:	3302      	adds	r3, #2
 8008448:	009b      	lsls	r3, r3, #2
 800844a:	693a      	ldr	r2, [r7, #16]
 800844c:	505a      	str	r2, [r3, r1]
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800844e:	4b37      	ldr	r3, [pc, #220]	; (800852c <HAL_GPIO_Init+0x2e8>)
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8008454:	68fb      	ldr	r3, [r7, #12]
 8008456:	43da      	mvns	r2, r3
 8008458:	693b      	ldr	r3, [r7, #16]
 800845a:	4013      	ands	r3, r2
 800845c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800845e:	683b      	ldr	r3, [r7, #0]
 8008460:	685a      	ldr	r2, [r3, #4]
 8008462:	2380      	movs	r3, #128	; 0x80
 8008464:	025b      	lsls	r3, r3, #9
 8008466:	4013      	ands	r3, r2
 8008468:	d003      	beq.n	8008472 <HAL_GPIO_Init+0x22e>
        {
          temp |= iocurrent;
 800846a:	693a      	ldr	r2, [r7, #16]
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	4313      	orrs	r3, r2
 8008470:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8008472:	4b2e      	ldr	r3, [pc, #184]	; (800852c <HAL_GPIO_Init+0x2e8>)
 8008474:	693a      	ldr	r2, [r7, #16]
 8008476:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8008478:	4b2c      	ldr	r3, [pc, #176]	; (800852c <HAL_GPIO_Init+0x2e8>)
 800847a:	685b      	ldr	r3, [r3, #4]
 800847c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	43da      	mvns	r2, r3
 8008482:	693b      	ldr	r3, [r7, #16]
 8008484:	4013      	ands	r3, r2
 8008486:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8008488:	683b      	ldr	r3, [r7, #0]
 800848a:	685a      	ldr	r2, [r3, #4]
 800848c:	2380      	movs	r3, #128	; 0x80
 800848e:	029b      	lsls	r3, r3, #10
 8008490:	4013      	ands	r3, r2
 8008492:	d003      	beq.n	800849c <HAL_GPIO_Init+0x258>
        {
          temp |= iocurrent;
 8008494:	693a      	ldr	r2, [r7, #16]
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	4313      	orrs	r3, r2
 800849a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800849c:	4b23      	ldr	r3, [pc, #140]	; (800852c <HAL_GPIO_Init+0x2e8>)
 800849e:	693a      	ldr	r2, [r7, #16]
 80084a0:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80084a2:	4b22      	ldr	r3, [pc, #136]	; (800852c <HAL_GPIO_Init+0x2e8>)
 80084a4:	689b      	ldr	r3, [r3, #8]
 80084a6:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	43da      	mvns	r2, r3
 80084ac:	693b      	ldr	r3, [r7, #16]
 80084ae:	4013      	ands	r3, r2
 80084b0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80084b2:	683b      	ldr	r3, [r7, #0]
 80084b4:	685a      	ldr	r2, [r3, #4]
 80084b6:	2380      	movs	r3, #128	; 0x80
 80084b8:	035b      	lsls	r3, r3, #13
 80084ba:	4013      	ands	r3, r2
 80084bc:	d003      	beq.n	80084c6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80084be:	693a      	ldr	r2, [r7, #16]
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	4313      	orrs	r3, r2
 80084c4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80084c6:	4b19      	ldr	r3, [pc, #100]	; (800852c <HAL_GPIO_Init+0x2e8>)
 80084c8:	693a      	ldr	r2, [r7, #16]
 80084ca:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80084cc:	4b17      	ldr	r3, [pc, #92]	; (800852c <HAL_GPIO_Init+0x2e8>)
 80084ce:	68db      	ldr	r3, [r3, #12]
 80084d0:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	43da      	mvns	r2, r3
 80084d6:	693b      	ldr	r3, [r7, #16]
 80084d8:	4013      	ands	r3, r2
 80084da:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80084dc:	683b      	ldr	r3, [r7, #0]
 80084de:	685a      	ldr	r2, [r3, #4]
 80084e0:	2380      	movs	r3, #128	; 0x80
 80084e2:	039b      	lsls	r3, r3, #14
 80084e4:	4013      	ands	r3, r2
 80084e6:	d003      	beq.n	80084f0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80084e8:	693a      	ldr	r2, [r7, #16]
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	4313      	orrs	r3, r2
 80084ee:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80084f0:	4b0e      	ldr	r3, [pc, #56]	; (800852c <HAL_GPIO_Init+0x2e8>)
 80084f2:	693a      	ldr	r2, [r7, #16]
 80084f4:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 80084f6:	697b      	ldr	r3, [r7, #20]
 80084f8:	3301      	adds	r3, #1
 80084fa:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 80084fc:	683b      	ldr	r3, [r7, #0]
 80084fe:	681a      	ldr	r2, [r3, #0]
 8008500:	697b      	ldr	r3, [r7, #20]
 8008502:	40da      	lsrs	r2, r3
 8008504:	1e13      	subs	r3, r2, #0
 8008506:	d000      	beq.n	800850a <HAL_GPIO_Init+0x2c6>
 8008508:	e6a8      	b.n	800825c <HAL_GPIO_Init+0x18>
  }
}
 800850a:	46c0      	nop			; (mov r8, r8)
 800850c:	46bd      	mov	sp, r7
 800850e:	b006      	add	sp, #24
 8008510:	bd80      	pop	{r7, pc}
 8008512:	46c0      	nop			; (mov r8, r8)
 8008514:	40021000 	.word	0x40021000
 8008518:	40010000 	.word	0x40010000
 800851c:	50000400 	.word	0x50000400
 8008520:	50000800 	.word	0x50000800
 8008524:	50000c00 	.word	0x50000c00
 8008528:	50001c00 	.word	0x50001c00
 800852c:	40010400 	.word	0x40010400

08008530 <HAL_GPIO_DeInit>:
  *                   This parameter can be one of GPIO_PIN_x where x can be (0..15).
  *                   All port bits are not necessarily available on all GPIOs.
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{ 
 8008530:	b580      	push	{r7, lr}
 8008532:	b086      	sub	sp, #24
 8008534:	af00      	add	r7, sp, #0
 8008536:	6078      	str	r0, [r7, #4]
 8008538:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800853a:	2300      	movs	r3, #0
 800853c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800853e:	2300      	movs	r3, #0
 8008540:	613b      	str	r3, [r7, #16]
  uint32_t tmp = 0x00U;
 8008542:	2300      	movs	r3, #0
 8008544:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0)
 8008546:	e0b6      	b.n	80086b6 <HAL_GPIO_DeInit+0x186>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Pin) & (1U << position);
 8008548:	2201      	movs	r2, #1
 800854a:	697b      	ldr	r3, [r7, #20]
 800854c:	409a      	lsls	r2, r3
 800854e:	683b      	ldr	r3, [r7, #0]
 8008550:	4013      	ands	r3, r2
 8008552:	613b      	str	r3, [r7, #16]

    if(iocurrent)
 8008554:	693b      	ldr	r3, [r7, #16]
 8008556:	2b00      	cmp	r3, #0
 8008558:	d100      	bne.n	800855c <HAL_GPIO_DeInit+0x2c>
 800855a:	e0a9      	b.n	80086b0 <HAL_GPIO_DeInit+0x180>
    {
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floting Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	681a      	ldr	r2, [r3, #0]
 8008560:	697b      	ldr	r3, [r7, #20]
 8008562:	005b      	lsls	r3, r3, #1
 8008564:	2103      	movs	r1, #3
 8008566:	4099      	lsls	r1, r3
 8008568:	000b      	movs	r3, r1
 800856a:	431a      	orrs	r2, r3
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	601a      	str	r2, [r3, #0]
           
      /* Configure the default Alternate Function in current IO */ 
      GPIOx->AFR[position >> 3U] &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 8008570:	697b      	ldr	r3, [r7, #20]
 8008572:	08da      	lsrs	r2, r3, #3
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	3208      	adds	r2, #8
 8008578:	0092      	lsls	r2, r2, #2
 800857a:	58d3      	ldr	r3, [r2, r3]
 800857c:	697a      	ldr	r2, [r7, #20]
 800857e:	2107      	movs	r1, #7
 8008580:	400a      	ands	r2, r1
 8008582:	0092      	lsls	r2, r2, #2
 8008584:	210f      	movs	r1, #15
 8008586:	4091      	lsls	r1, r2
 8008588:	000a      	movs	r2, r1
 800858a:	43d1      	mvns	r1, r2
 800858c:	697a      	ldr	r2, [r7, #20]
 800858e:	08d2      	lsrs	r2, r2, #3
 8008590:	4019      	ands	r1, r3
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	3208      	adds	r2, #8
 8008596:	0092      	lsls	r2, r2, #2
 8008598:	50d1      	str	r1, [r2, r3]
      
      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	689b      	ldr	r3, [r3, #8]
 800859e:	697a      	ldr	r2, [r7, #20]
 80085a0:	0052      	lsls	r2, r2, #1
 80085a2:	2103      	movs	r1, #3
 80085a4:	4091      	lsls	r1, r2
 80085a6:	000a      	movs	r2, r1
 80085a8:	43d2      	mvns	r2, r2
 80085aa:	401a      	ands	r2, r3
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	609a      	str	r2, [r3, #8]
      
      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	685b      	ldr	r3, [r3, #4]
 80085b4:	2101      	movs	r1, #1
 80085b6:	697a      	ldr	r2, [r7, #20]
 80085b8:	4091      	lsls	r1, r2
 80085ba:	000a      	movs	r2, r1
 80085bc:	43d2      	mvns	r2, r2
 80085be:	401a      	ands	r2, r3
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	605a      	str	r2, [r3, #4]
      
      /* Deactivate the Pull-up oand Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	68db      	ldr	r3, [r3, #12]
 80085c8:	697a      	ldr	r2, [r7, #20]
 80085ca:	0052      	lsls	r2, r2, #1
 80085cc:	2103      	movs	r1, #3
 80085ce:	4091      	lsls	r1, r2
 80085d0:	000a      	movs	r2, r1
 80085d2:	43d2      	mvns	r2, r2
 80085d4:	401a      	ands	r2, r3
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	60da      	str	r2, [r3, #12]
      
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      
      tmp = SYSCFG->EXTICR[position >> 2U];
 80085da:	4a3c      	ldr	r2, [pc, #240]	; (80086cc <HAL_GPIO_DeInit+0x19c>)
 80085dc:	697b      	ldr	r3, [r7, #20]
 80085de:	089b      	lsrs	r3, r3, #2
 80085e0:	3302      	adds	r3, #2
 80085e2:	009b      	lsls	r3, r3, #2
 80085e4:	589b      	ldr	r3, [r3, r2]
 80085e6:	60fb      	str	r3, [r7, #12]
      tmp &= (((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 80085e8:	697b      	ldr	r3, [r7, #20]
 80085ea:	2203      	movs	r2, #3
 80085ec:	4013      	ands	r3, r2
 80085ee:	009b      	lsls	r3, r3, #2
 80085f0:	220f      	movs	r2, #15
 80085f2:	409a      	lsls	r2, r3
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	4013      	ands	r3, r2
 80085f8:	60fb      	str	r3, [r7, #12]
      if(tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 80085fa:	687a      	ldr	r2, [r7, #4]
 80085fc:	23a0      	movs	r3, #160	; 0xa0
 80085fe:	05db      	lsls	r3, r3, #23
 8008600:	429a      	cmp	r2, r3
 8008602:	d019      	beq.n	8008638 <HAL_GPIO_DeInit+0x108>
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	4a32      	ldr	r2, [pc, #200]	; (80086d0 <HAL_GPIO_DeInit+0x1a0>)
 8008608:	4293      	cmp	r3, r2
 800860a:	d013      	beq.n	8008634 <HAL_GPIO_DeInit+0x104>
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	4a31      	ldr	r2, [pc, #196]	; (80086d4 <HAL_GPIO_DeInit+0x1a4>)
 8008610:	4293      	cmp	r3, r2
 8008612:	d00d      	beq.n	8008630 <HAL_GPIO_DeInit+0x100>
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	4a30      	ldr	r2, [pc, #192]	; (80086d8 <HAL_GPIO_DeInit+0x1a8>)
 8008618:	4293      	cmp	r3, r2
 800861a:	d007      	beq.n	800862c <HAL_GPIO_DeInit+0xfc>
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	4a2f      	ldr	r2, [pc, #188]	; (80086dc <HAL_GPIO_DeInit+0x1ac>)
 8008620:	4293      	cmp	r3, r2
 8008622:	d101      	bne.n	8008628 <HAL_GPIO_DeInit+0xf8>
 8008624:	2305      	movs	r3, #5
 8008626:	e008      	b.n	800863a <HAL_GPIO_DeInit+0x10a>
 8008628:	2306      	movs	r3, #6
 800862a:	e006      	b.n	800863a <HAL_GPIO_DeInit+0x10a>
 800862c:	2303      	movs	r3, #3
 800862e:	e004      	b.n	800863a <HAL_GPIO_DeInit+0x10a>
 8008630:	2302      	movs	r3, #2
 8008632:	e002      	b.n	800863a <HAL_GPIO_DeInit+0x10a>
 8008634:	2301      	movs	r3, #1
 8008636:	e000      	b.n	800863a <HAL_GPIO_DeInit+0x10a>
 8008638:	2300      	movs	r3, #0
 800863a:	697a      	ldr	r2, [r7, #20]
 800863c:	2103      	movs	r1, #3
 800863e:	400a      	ands	r2, r1
 8008640:	0092      	lsls	r2, r2, #2
 8008642:	4093      	lsls	r3, r2
 8008644:	68fa      	ldr	r2, [r7, #12]
 8008646:	429a      	cmp	r2, r3
 8008648:	d132      	bne.n	80086b0 <HAL_GPIO_DeInit+0x180>
      {
        tmp = ((uint32_t)0x0FU) << (4U * (position & 0x03U));
 800864a:	697b      	ldr	r3, [r7, #20]
 800864c:	2203      	movs	r2, #3
 800864e:	4013      	ands	r3, r2
 8008650:	009b      	lsls	r3, r3, #2
 8008652:	220f      	movs	r2, #15
 8008654:	409a      	lsls	r2, r3
 8008656:	0013      	movs	r3, r2
 8008658:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 800865a:	4a1c      	ldr	r2, [pc, #112]	; (80086cc <HAL_GPIO_DeInit+0x19c>)
 800865c:	697b      	ldr	r3, [r7, #20]
 800865e:	089b      	lsrs	r3, r3, #2
 8008660:	3302      	adds	r3, #2
 8008662:	009b      	lsls	r3, r3, #2
 8008664:	589a      	ldr	r2, [r3, r2]
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	43d9      	mvns	r1, r3
 800866a:	4818      	ldr	r0, [pc, #96]	; (80086cc <HAL_GPIO_DeInit+0x19c>)
 800866c:	697b      	ldr	r3, [r7, #20]
 800866e:	089b      	lsrs	r3, r3, #2
 8008670:	400a      	ands	r2, r1
 8008672:	3302      	adds	r3, #2
 8008674:	009b      	lsls	r3, r3, #2
 8008676:	501a      	str	r2, [r3, r0]

        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8008678:	4b19      	ldr	r3, [pc, #100]	; (80086e0 <HAL_GPIO_DeInit+0x1b0>)
 800867a:	681a      	ldr	r2, [r3, #0]
 800867c:	693b      	ldr	r3, [r7, #16]
 800867e:	43d9      	mvns	r1, r3
 8008680:	4b17      	ldr	r3, [pc, #92]	; (80086e0 <HAL_GPIO_DeInit+0x1b0>)
 8008682:	400a      	ands	r2, r1
 8008684:	601a      	str	r2, [r3, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8008686:	4b16      	ldr	r3, [pc, #88]	; (80086e0 <HAL_GPIO_DeInit+0x1b0>)
 8008688:	685a      	ldr	r2, [r3, #4]
 800868a:	693b      	ldr	r3, [r7, #16]
 800868c:	43d9      	mvns	r1, r3
 800868e:	4b14      	ldr	r3, [pc, #80]	; (80086e0 <HAL_GPIO_DeInit+0x1b0>)
 8008690:	400a      	ands	r2, r1
 8008692:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8008694:	4b12      	ldr	r3, [pc, #72]	; (80086e0 <HAL_GPIO_DeInit+0x1b0>)
 8008696:	689a      	ldr	r2, [r3, #8]
 8008698:	693b      	ldr	r3, [r7, #16]
 800869a:	43d9      	mvns	r1, r3
 800869c:	4b10      	ldr	r3, [pc, #64]	; (80086e0 <HAL_GPIO_DeInit+0x1b0>)
 800869e:	400a      	ands	r2, r1
 80086a0:	609a      	str	r2, [r3, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 80086a2:	4b0f      	ldr	r3, [pc, #60]	; (80086e0 <HAL_GPIO_DeInit+0x1b0>)
 80086a4:	68da      	ldr	r2, [r3, #12]
 80086a6:	693b      	ldr	r3, [r7, #16]
 80086a8:	43d9      	mvns	r1, r3
 80086aa:	4b0d      	ldr	r3, [pc, #52]	; (80086e0 <HAL_GPIO_DeInit+0x1b0>)
 80086ac:	400a      	ands	r2, r1
 80086ae:	60da      	str	r2, [r3, #12]
      }
    }
     position++;
 80086b0:	697b      	ldr	r3, [r7, #20]
 80086b2:	3301      	adds	r3, #1
 80086b4:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0)
 80086b6:	683a      	ldr	r2, [r7, #0]
 80086b8:	697b      	ldr	r3, [r7, #20]
 80086ba:	40da      	lsrs	r2, r3
 80086bc:	1e13      	subs	r3, r2, #0
 80086be:	d000      	beq.n	80086c2 <HAL_GPIO_DeInit+0x192>
 80086c0:	e742      	b.n	8008548 <HAL_GPIO_DeInit+0x18>
  }
}
 80086c2:	46c0      	nop			; (mov r8, r8)
 80086c4:	46bd      	mov	sp, r7
 80086c6:	b006      	add	sp, #24
 80086c8:	bd80      	pop	{r7, pc}
 80086ca:	46c0      	nop			; (mov r8, r8)
 80086cc:	40010000 	.word	0x40010000
 80086d0:	50000400 	.word	0x50000400
 80086d4:	50000800 	.word	0x50000800
 80086d8:	50000c00 	.word	0x50000c00
 80086dc:	50001c00 	.word	0x50001c00
 80086e0:	40010400 	.word	0x40010400

080086e4 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80086e4:	b580      	push	{r7, lr}
 80086e6:	b082      	sub	sp, #8
 80086e8:	af00      	add	r7, sp, #0
 80086ea:	6078      	str	r0, [r7, #4]
 80086ec:	0008      	movs	r0, r1
 80086ee:	0011      	movs	r1, r2
 80086f0:	1cbb      	adds	r3, r7, #2
 80086f2:	1c02      	adds	r2, r0, #0
 80086f4:	801a      	strh	r2, [r3, #0]
 80086f6:	1c7b      	adds	r3, r7, #1
 80086f8:	1c0a      	adds	r2, r1, #0
 80086fa:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));
  
  if(PinState != GPIO_PIN_RESET)
 80086fc:	1c7b      	adds	r3, r7, #1
 80086fe:	781b      	ldrb	r3, [r3, #0]
 8008700:	2b00      	cmp	r3, #0
 8008702:	d004      	beq.n	800870e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8008704:	1cbb      	adds	r3, r7, #2
 8008706:	881a      	ldrh	r2, [r3, #0]
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 800870c:	e003      	b.n	8008716 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 800870e:	1cbb      	adds	r3, r7, #2
 8008710:	881a      	ldrh	r2, [r3, #0]
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	629a      	str	r2, [r3, #40]	; 0x28
}
 8008716:	46c0      	nop			; (mov r8, r8)
 8008718:	46bd      	mov	sp, r7
 800871a:	b002      	add	sp, #8
 800871c:	bd80      	pop	{r7, pc}

0800871e <HAL_GPIO_TogglePin>:
  *                All port bits are not necessarily available on all GPIOs.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800871e:	b580      	push	{r7, lr}
 8008720:	b082      	sub	sp, #8
 8008722:	af00      	add	r7, sp, #0
 8008724:	6078      	str	r0, [r7, #4]
 8008726:	000a      	movs	r2, r1
 8008728:	1cbb      	adds	r3, r7, #2
 800872a:	801a      	strh	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	695a      	ldr	r2, [r3, #20]
 8008730:	1cbb      	adds	r3, r7, #2
 8008732:	881b      	ldrh	r3, [r3, #0]
 8008734:	405a      	eors	r2, r3
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	615a      	str	r2, [r3, #20]
}
 800873a:	46c0      	nop			; (mov r8, r8)
 800873c:	46bd      	mov	sp, r7
 800873e:	b002      	add	sp, #8
 8008740:	bd80      	pop	{r7, pc}
	...

08008744 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8008744:	b580      	push	{r7, lr}
 8008746:	b082      	sub	sp, #8
 8008748:	af00      	add	r7, sp, #0
 800874a:	0002      	movs	r2, r0
 800874c:	1dbb      	adds	r3, r7, #6
 800874e:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET) 
 8008750:	4b09      	ldr	r3, [pc, #36]	; (8008778 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8008752:	695b      	ldr	r3, [r3, #20]
 8008754:	1dba      	adds	r2, r7, #6
 8008756:	8812      	ldrh	r2, [r2, #0]
 8008758:	4013      	ands	r3, r2
 800875a:	d008      	beq.n	800876e <HAL_GPIO_EXTI_IRQHandler+0x2a>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800875c:	4b06      	ldr	r3, [pc, #24]	; (8008778 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 800875e:	1dba      	adds	r2, r7, #6
 8008760:	8812      	ldrh	r2, [r2, #0]
 8008762:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8008764:	1dbb      	adds	r3, r7, #6
 8008766:	881b      	ldrh	r3, [r3, #0]
 8008768:	0018      	movs	r0, r3
 800876a:	f7fb fa8f 	bl	8003c8c <HAL_GPIO_EXTI_Callback>
  }
}
 800876e:	46c0      	nop			; (mov r8, r8)
 8008770:	46bd      	mov	sp, r7
 8008772:	b002      	add	sp, #8
 8008774:	bd80      	pop	{r7, pc}
 8008776:	46c0      	nop			; (mov r8, r8)
 8008778:	40010400 	.word	0x40010400

0800877c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800877c:	b5b0      	push	{r4, r5, r7, lr}
 800877e:	b08a      	sub	sp, #40	; 0x28
 8008780:	af00      	add	r7, sp, #0
 8008782:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	2b00      	cmp	r3, #0
 8008788:	d102      	bne.n	8008790 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800878a:	2301      	movs	r3, #1
 800878c:	f000 fbab 	bl	8008ee6 <HAL_RCC_OscConfig+0x76a>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008790:	4bce      	ldr	r3, [pc, #824]	; (8008acc <HAL_RCC_OscConfig+0x350>)
 8008792:	68db      	ldr	r3, [r3, #12]
 8008794:	220c      	movs	r2, #12
 8008796:	4013      	ands	r3, r2
 8008798:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800879a:	4bcc      	ldr	r3, [pc, #816]	; (8008acc <HAL_RCC_OscConfig+0x350>)
 800879c:	68da      	ldr	r2, [r3, #12]
 800879e:	2380      	movs	r3, #128	; 0x80
 80087a0:	025b      	lsls	r3, r3, #9
 80087a2:	4013      	ands	r3, r2
 80087a4:	61fb      	str	r3, [r7, #28]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	2201      	movs	r2, #1
 80087ac:	4013      	ands	r3, r2
 80087ae:	d100      	bne.n	80087b2 <HAL_RCC_OscConfig+0x36>
 80087b0:	e07e      	b.n	80088b0 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80087b2:	6a3b      	ldr	r3, [r7, #32]
 80087b4:	2b08      	cmp	r3, #8
 80087b6:	d007      	beq.n	80087c8 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80087b8:	6a3b      	ldr	r3, [r7, #32]
 80087ba:	2b0c      	cmp	r3, #12
 80087bc:	d112      	bne.n	80087e4 <HAL_RCC_OscConfig+0x68>
 80087be:	69fa      	ldr	r2, [r7, #28]
 80087c0:	2380      	movs	r3, #128	; 0x80
 80087c2:	025b      	lsls	r3, r3, #9
 80087c4:	429a      	cmp	r2, r3
 80087c6:	d10d      	bne.n	80087e4 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80087c8:	4bc0      	ldr	r3, [pc, #768]	; (8008acc <HAL_RCC_OscConfig+0x350>)
 80087ca:	681a      	ldr	r2, [r3, #0]
 80087cc:	2380      	movs	r3, #128	; 0x80
 80087ce:	029b      	lsls	r3, r3, #10
 80087d0:	4013      	ands	r3, r2
 80087d2:	d100      	bne.n	80087d6 <HAL_RCC_OscConfig+0x5a>
 80087d4:	e06b      	b.n	80088ae <HAL_RCC_OscConfig+0x132>
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	685b      	ldr	r3, [r3, #4]
 80087da:	2b00      	cmp	r3, #0
 80087dc:	d167      	bne.n	80088ae <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 80087de:	2301      	movs	r3, #1
 80087e0:	f000 fb81 	bl	8008ee6 <HAL_RCC_OscConfig+0x76a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	685a      	ldr	r2, [r3, #4]
 80087e8:	2380      	movs	r3, #128	; 0x80
 80087ea:	025b      	lsls	r3, r3, #9
 80087ec:	429a      	cmp	r2, r3
 80087ee:	d107      	bne.n	8008800 <HAL_RCC_OscConfig+0x84>
 80087f0:	4bb6      	ldr	r3, [pc, #728]	; (8008acc <HAL_RCC_OscConfig+0x350>)
 80087f2:	681a      	ldr	r2, [r3, #0]
 80087f4:	4bb5      	ldr	r3, [pc, #724]	; (8008acc <HAL_RCC_OscConfig+0x350>)
 80087f6:	2180      	movs	r1, #128	; 0x80
 80087f8:	0249      	lsls	r1, r1, #9
 80087fa:	430a      	orrs	r2, r1
 80087fc:	601a      	str	r2, [r3, #0]
 80087fe:	e027      	b.n	8008850 <HAL_RCC_OscConfig+0xd4>
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	685a      	ldr	r2, [r3, #4]
 8008804:	23a0      	movs	r3, #160	; 0xa0
 8008806:	02db      	lsls	r3, r3, #11
 8008808:	429a      	cmp	r2, r3
 800880a:	d10e      	bne.n	800882a <HAL_RCC_OscConfig+0xae>
 800880c:	4baf      	ldr	r3, [pc, #700]	; (8008acc <HAL_RCC_OscConfig+0x350>)
 800880e:	681a      	ldr	r2, [r3, #0]
 8008810:	4bae      	ldr	r3, [pc, #696]	; (8008acc <HAL_RCC_OscConfig+0x350>)
 8008812:	2180      	movs	r1, #128	; 0x80
 8008814:	02c9      	lsls	r1, r1, #11
 8008816:	430a      	orrs	r2, r1
 8008818:	601a      	str	r2, [r3, #0]
 800881a:	4bac      	ldr	r3, [pc, #688]	; (8008acc <HAL_RCC_OscConfig+0x350>)
 800881c:	681a      	ldr	r2, [r3, #0]
 800881e:	4bab      	ldr	r3, [pc, #684]	; (8008acc <HAL_RCC_OscConfig+0x350>)
 8008820:	2180      	movs	r1, #128	; 0x80
 8008822:	0249      	lsls	r1, r1, #9
 8008824:	430a      	orrs	r2, r1
 8008826:	601a      	str	r2, [r3, #0]
 8008828:	e012      	b.n	8008850 <HAL_RCC_OscConfig+0xd4>
 800882a:	4ba8      	ldr	r3, [pc, #672]	; (8008acc <HAL_RCC_OscConfig+0x350>)
 800882c:	681a      	ldr	r2, [r3, #0]
 800882e:	4ba7      	ldr	r3, [pc, #668]	; (8008acc <HAL_RCC_OscConfig+0x350>)
 8008830:	49a7      	ldr	r1, [pc, #668]	; (8008ad0 <HAL_RCC_OscConfig+0x354>)
 8008832:	400a      	ands	r2, r1
 8008834:	601a      	str	r2, [r3, #0]
 8008836:	4ba5      	ldr	r3, [pc, #660]	; (8008acc <HAL_RCC_OscConfig+0x350>)
 8008838:	681a      	ldr	r2, [r3, #0]
 800883a:	2380      	movs	r3, #128	; 0x80
 800883c:	025b      	lsls	r3, r3, #9
 800883e:	4013      	ands	r3, r2
 8008840:	60fb      	str	r3, [r7, #12]
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	4ba1      	ldr	r3, [pc, #644]	; (8008acc <HAL_RCC_OscConfig+0x350>)
 8008846:	681a      	ldr	r2, [r3, #0]
 8008848:	4ba0      	ldr	r3, [pc, #640]	; (8008acc <HAL_RCC_OscConfig+0x350>)
 800884a:	49a2      	ldr	r1, [pc, #648]	; (8008ad4 <HAL_RCC_OscConfig+0x358>)
 800884c:	400a      	ands	r2, r1
 800884e:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	685b      	ldr	r3, [r3, #4]
 8008854:	2b00      	cmp	r3, #0
 8008856:	d015      	beq.n	8008884 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008858:	f7ff fbca 	bl	8007ff0 <HAL_GetTick>
 800885c:	0003      	movs	r3, r0
 800885e:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8008860:	e009      	b.n	8008876 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008862:	f7ff fbc5 	bl	8007ff0 <HAL_GetTick>
 8008866:	0002      	movs	r2, r0
 8008868:	69bb      	ldr	r3, [r7, #24]
 800886a:	1ad3      	subs	r3, r2, r3
 800886c:	2b64      	cmp	r3, #100	; 0x64
 800886e:	d902      	bls.n	8008876 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8008870:	2303      	movs	r3, #3
 8008872:	f000 fb38 	bl	8008ee6 <HAL_RCC_OscConfig+0x76a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8008876:	4b95      	ldr	r3, [pc, #596]	; (8008acc <HAL_RCC_OscConfig+0x350>)
 8008878:	681a      	ldr	r2, [r3, #0]
 800887a:	2380      	movs	r3, #128	; 0x80
 800887c:	029b      	lsls	r3, r3, #10
 800887e:	4013      	ands	r3, r2
 8008880:	d0ef      	beq.n	8008862 <HAL_RCC_OscConfig+0xe6>
 8008882:	e015      	b.n	80088b0 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008884:	f7ff fbb4 	bl	8007ff0 <HAL_GetTick>
 8008888:	0003      	movs	r3, r0
 800888a:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800888c:	e008      	b.n	80088a0 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800888e:	f7ff fbaf 	bl	8007ff0 <HAL_GetTick>
 8008892:	0002      	movs	r2, r0
 8008894:	69bb      	ldr	r3, [r7, #24]
 8008896:	1ad3      	subs	r3, r2, r3
 8008898:	2b64      	cmp	r3, #100	; 0x64
 800889a:	d901      	bls.n	80088a0 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 800889c:	2303      	movs	r3, #3
 800889e:	e322      	b.n	8008ee6 <HAL_RCC_OscConfig+0x76a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80088a0:	4b8a      	ldr	r3, [pc, #552]	; (8008acc <HAL_RCC_OscConfig+0x350>)
 80088a2:	681a      	ldr	r2, [r3, #0]
 80088a4:	2380      	movs	r3, #128	; 0x80
 80088a6:	029b      	lsls	r3, r3, #10
 80088a8:	4013      	ands	r3, r2
 80088aa:	d1f0      	bne.n	800888e <HAL_RCC_OscConfig+0x112>
 80088ac:	e000      	b.n	80088b0 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80088ae:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	2202      	movs	r2, #2
 80088b6:	4013      	ands	r3, r2
 80088b8:	d100      	bne.n	80088bc <HAL_RCC_OscConfig+0x140>
 80088ba:	e08a      	b.n	80089d2 <HAL_RCC_OscConfig+0x256>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	68db      	ldr	r3, [r3, #12]
 80088c0:	617b      	str	r3, [r7, #20]
      hsi_state &= ~RCC_CR_HSIOUTEN;
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80088c2:	6a3b      	ldr	r3, [r7, #32]
 80088c4:	2b04      	cmp	r3, #4
 80088c6:	d005      	beq.n	80088d4 <HAL_RCC_OscConfig+0x158>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80088c8:	6a3b      	ldr	r3, [r7, #32]
 80088ca:	2b0c      	cmp	r3, #12
 80088cc:	d13d      	bne.n	800894a <HAL_RCC_OscConfig+0x1ce>
 80088ce:	69fb      	ldr	r3, [r7, #28]
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	d13a      	bne.n	800894a <HAL_RCC_OscConfig+0x1ce>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 80088d4:	4b7d      	ldr	r3, [pc, #500]	; (8008acc <HAL_RCC_OscConfig+0x350>)
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	2204      	movs	r2, #4
 80088da:	4013      	ands	r3, r2
 80088dc:	d004      	beq.n	80088e8 <HAL_RCC_OscConfig+0x16c>
 80088de:	697b      	ldr	r3, [r7, #20]
 80088e0:	2b00      	cmp	r3, #0
 80088e2:	d101      	bne.n	80088e8 <HAL_RCC_OscConfig+0x16c>
      {
        return HAL_ERROR;
 80088e4:	2301      	movs	r3, #1
 80088e6:	e2fe      	b.n	8008ee6 <HAL_RCC_OscConfig+0x76a>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80088e8:	4b78      	ldr	r3, [pc, #480]	; (8008acc <HAL_RCC_OscConfig+0x350>)
 80088ea:	685b      	ldr	r3, [r3, #4]
 80088ec:	4a7a      	ldr	r2, [pc, #488]	; (8008ad8 <HAL_RCC_OscConfig+0x35c>)
 80088ee:	4013      	ands	r3, r2
 80088f0:	0019      	movs	r1, r3
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	691b      	ldr	r3, [r3, #16]
 80088f6:	021a      	lsls	r2, r3, #8
 80088f8:	4b74      	ldr	r3, [pc, #464]	; (8008acc <HAL_RCC_OscConfig+0x350>)
 80088fa:	430a      	orrs	r2, r1
 80088fc:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80088fe:	4b73      	ldr	r3, [pc, #460]	; (8008acc <HAL_RCC_OscConfig+0x350>)
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	2209      	movs	r2, #9
 8008904:	4393      	bics	r3, r2
 8008906:	0019      	movs	r1, r3
 8008908:	4b70      	ldr	r3, [pc, #448]	; (8008acc <HAL_RCC_OscConfig+0x350>)
 800890a:	697a      	ldr	r2, [r7, #20]
 800890c:	430a      	orrs	r2, r1
 800890e:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8008910:	f000 fc1e 	bl	8009150 <HAL_RCC_GetSysClockFreq>
 8008914:	0001      	movs	r1, r0
 8008916:	4b6d      	ldr	r3, [pc, #436]	; (8008acc <HAL_RCC_OscConfig+0x350>)
 8008918:	68db      	ldr	r3, [r3, #12]
 800891a:	091b      	lsrs	r3, r3, #4
 800891c:	220f      	movs	r2, #15
 800891e:	4013      	ands	r3, r2
 8008920:	4a6e      	ldr	r2, [pc, #440]	; (8008adc <HAL_RCC_OscConfig+0x360>)
 8008922:	5cd3      	ldrb	r3, [r2, r3]
 8008924:	000a      	movs	r2, r1
 8008926:	40da      	lsrs	r2, r3
 8008928:	4b6d      	ldr	r3, [pc, #436]	; (8008ae0 <HAL_RCC_OscConfig+0x364>)
 800892a:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (TICK_INT_PRIORITY);
 800892c:	2513      	movs	r5, #19
 800892e:	197c      	adds	r4, r7, r5
 8008930:	2000      	movs	r0, #0
 8008932:	f7ff fb27 	bl	8007f84 <HAL_InitTick>
 8008936:	0003      	movs	r3, r0
 8008938:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 800893a:	197b      	adds	r3, r7, r5
 800893c:	781b      	ldrb	r3, [r3, #0]
 800893e:	2b00      	cmp	r3, #0
 8008940:	d047      	beq.n	80089d2 <HAL_RCC_OscConfig+0x256>
      {
        return status;
 8008942:	2313      	movs	r3, #19
 8008944:	18fb      	adds	r3, r7, r3
 8008946:	781b      	ldrb	r3, [r3, #0]
 8008948:	e2cd      	b.n	8008ee6 <HAL_RCC_OscConfig+0x76a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 800894a:	697b      	ldr	r3, [r7, #20]
 800894c:	2b00      	cmp	r3, #0
 800894e:	d027      	beq.n	80089a0 <HAL_RCC_OscConfig+0x224>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8008950:	4b5e      	ldr	r3, [pc, #376]	; (8008acc <HAL_RCC_OscConfig+0x350>)
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	2209      	movs	r2, #9
 8008956:	4393      	bics	r3, r2
 8008958:	0019      	movs	r1, r3
 800895a:	4b5c      	ldr	r3, [pc, #368]	; (8008acc <HAL_RCC_OscConfig+0x350>)
 800895c:	697a      	ldr	r2, [r7, #20]
 800895e:	430a      	orrs	r2, r1
 8008960:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008962:	f7ff fb45 	bl	8007ff0 <HAL_GetTick>
 8008966:	0003      	movs	r3, r0
 8008968:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800896a:	e008      	b.n	800897e <HAL_RCC_OscConfig+0x202>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800896c:	f7ff fb40 	bl	8007ff0 <HAL_GetTick>
 8008970:	0002      	movs	r2, r0
 8008972:	69bb      	ldr	r3, [r7, #24]
 8008974:	1ad3      	subs	r3, r2, r3
 8008976:	2b02      	cmp	r3, #2
 8008978:	d901      	bls.n	800897e <HAL_RCC_OscConfig+0x202>
          {
            return HAL_TIMEOUT;
 800897a:	2303      	movs	r3, #3
 800897c:	e2b3      	b.n	8008ee6 <HAL_RCC_OscConfig+0x76a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800897e:	4b53      	ldr	r3, [pc, #332]	; (8008acc <HAL_RCC_OscConfig+0x350>)
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	2204      	movs	r2, #4
 8008984:	4013      	ands	r3, r2
 8008986:	d0f1      	beq.n	800896c <HAL_RCC_OscConfig+0x1f0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008988:	4b50      	ldr	r3, [pc, #320]	; (8008acc <HAL_RCC_OscConfig+0x350>)
 800898a:	685b      	ldr	r3, [r3, #4]
 800898c:	4a52      	ldr	r2, [pc, #328]	; (8008ad8 <HAL_RCC_OscConfig+0x35c>)
 800898e:	4013      	ands	r3, r2
 8008990:	0019      	movs	r1, r3
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	691b      	ldr	r3, [r3, #16]
 8008996:	021a      	lsls	r2, r3, #8
 8008998:	4b4c      	ldr	r3, [pc, #304]	; (8008acc <HAL_RCC_OscConfig+0x350>)
 800899a:	430a      	orrs	r2, r1
 800899c:	605a      	str	r2, [r3, #4]
 800899e:	e018      	b.n	80089d2 <HAL_RCC_OscConfig+0x256>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80089a0:	4b4a      	ldr	r3, [pc, #296]	; (8008acc <HAL_RCC_OscConfig+0x350>)
 80089a2:	681a      	ldr	r2, [r3, #0]
 80089a4:	4b49      	ldr	r3, [pc, #292]	; (8008acc <HAL_RCC_OscConfig+0x350>)
 80089a6:	2101      	movs	r1, #1
 80089a8:	438a      	bics	r2, r1
 80089aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80089ac:	f7ff fb20 	bl	8007ff0 <HAL_GetTick>
 80089b0:	0003      	movs	r3, r0
 80089b2:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80089b4:	e008      	b.n	80089c8 <HAL_RCC_OscConfig+0x24c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80089b6:	f7ff fb1b 	bl	8007ff0 <HAL_GetTick>
 80089ba:	0002      	movs	r2, r0
 80089bc:	69bb      	ldr	r3, [r7, #24]
 80089be:	1ad3      	subs	r3, r2, r3
 80089c0:	2b02      	cmp	r3, #2
 80089c2:	d901      	bls.n	80089c8 <HAL_RCC_OscConfig+0x24c>
          {
            return HAL_TIMEOUT;
 80089c4:	2303      	movs	r3, #3
 80089c6:	e28e      	b.n	8008ee6 <HAL_RCC_OscConfig+0x76a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80089c8:	4b40      	ldr	r3, [pc, #256]	; (8008acc <HAL_RCC_OscConfig+0x350>)
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	2204      	movs	r2, #4
 80089ce:	4013      	ands	r3, r2
 80089d0:	d1f1      	bne.n	80089b6 <HAL_RCC_OscConfig+0x23a>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	2210      	movs	r2, #16
 80089d8:	4013      	ands	r3, r2
 80089da:	d100      	bne.n	80089de <HAL_RCC_OscConfig+0x262>
 80089dc:	e09e      	b.n	8008b1c <HAL_RCC_OscConfig+0x3a0>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if((sysclk_source == RCC_CFGR_SWS_MSI) )
 80089de:	6a3b      	ldr	r3, [r7, #32]
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	d13f      	bne.n	8008a64 <HAL_RCC_OscConfig+0x2e8>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80089e4:	4b39      	ldr	r3, [pc, #228]	; (8008acc <HAL_RCC_OscConfig+0x350>)
 80089e6:	681a      	ldr	r2, [r3, #0]
 80089e8:	2380      	movs	r3, #128	; 0x80
 80089ea:	009b      	lsls	r3, r3, #2
 80089ec:	4013      	ands	r3, r2
 80089ee:	d005      	beq.n	80089fc <HAL_RCC_OscConfig+0x280>
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	69db      	ldr	r3, [r3, #28]
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	d101      	bne.n	80089fc <HAL_RCC_OscConfig+0x280>
      {
        return HAL_ERROR;
 80089f8:	2301      	movs	r3, #1
 80089fa:	e274      	b.n	8008ee6 <HAL_RCC_OscConfig+0x76a>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80089fc:	4b33      	ldr	r3, [pc, #204]	; (8008acc <HAL_RCC_OscConfig+0x350>)
 80089fe:	685b      	ldr	r3, [r3, #4]
 8008a00:	4a38      	ldr	r2, [pc, #224]	; (8008ae4 <HAL_RCC_OscConfig+0x368>)
 8008a02:	4013      	ands	r3, r2
 8008a04:	0019      	movs	r1, r3
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008a0a:	4b30      	ldr	r3, [pc, #192]	; (8008acc <HAL_RCC_OscConfig+0x350>)
 8008a0c:	430a      	orrs	r2, r1
 8008a0e:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8008a10:	4b2e      	ldr	r3, [pc, #184]	; (8008acc <HAL_RCC_OscConfig+0x350>)
 8008a12:	685b      	ldr	r3, [r3, #4]
 8008a14:	021b      	lsls	r3, r3, #8
 8008a16:	0a19      	lsrs	r1, r3, #8
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	6a1b      	ldr	r3, [r3, #32]
 8008a1c:	061a      	lsls	r2, r3, #24
 8008a1e:	4b2b      	ldr	r3, [pc, #172]	; (8008acc <HAL_RCC_OscConfig+0x350>)
 8008a20:	430a      	orrs	r2, r1
 8008a22:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a28:	0b5b      	lsrs	r3, r3, #13
 8008a2a:	3301      	adds	r3, #1
 8008a2c:	2280      	movs	r2, #128	; 0x80
 8008a2e:	0212      	lsls	r2, r2, #8
 8008a30:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8008a32:	4b26      	ldr	r3, [pc, #152]	; (8008acc <HAL_RCC_OscConfig+0x350>)
 8008a34:	68db      	ldr	r3, [r3, #12]
 8008a36:	091b      	lsrs	r3, r3, #4
 8008a38:	210f      	movs	r1, #15
 8008a3a:	400b      	ands	r3, r1
 8008a3c:	4927      	ldr	r1, [pc, #156]	; (8008adc <HAL_RCC_OscConfig+0x360>)
 8008a3e:	5ccb      	ldrb	r3, [r1, r3]
 8008a40:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8008a42:	4b27      	ldr	r3, [pc, #156]	; (8008ae0 <HAL_RCC_OscConfig+0x364>)
 8008a44:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (TICK_INT_PRIORITY);
 8008a46:	2513      	movs	r5, #19
 8008a48:	197c      	adds	r4, r7, r5
 8008a4a:	2000      	movs	r0, #0
 8008a4c:	f7ff fa9a 	bl	8007f84 <HAL_InitTick>
 8008a50:	0003      	movs	r3, r0
 8008a52:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8008a54:	197b      	adds	r3, r7, r5
 8008a56:	781b      	ldrb	r3, [r3, #0]
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	d05f      	beq.n	8008b1c <HAL_RCC_OscConfig+0x3a0>
        {
          return status;
 8008a5c:	2313      	movs	r3, #19
 8008a5e:	18fb      	adds	r3, r7, r3
 8008a60:	781b      	ldrb	r3, [r3, #0]
 8008a62:	e240      	b.n	8008ee6 <HAL_RCC_OscConfig+0x76a>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	69db      	ldr	r3, [r3, #28]
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	d03d      	beq.n	8008ae8 <HAL_RCC_OscConfig+0x36c>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8008a6c:	4b17      	ldr	r3, [pc, #92]	; (8008acc <HAL_RCC_OscConfig+0x350>)
 8008a6e:	681a      	ldr	r2, [r3, #0]
 8008a70:	4b16      	ldr	r3, [pc, #88]	; (8008acc <HAL_RCC_OscConfig+0x350>)
 8008a72:	2180      	movs	r1, #128	; 0x80
 8008a74:	0049      	lsls	r1, r1, #1
 8008a76:	430a      	orrs	r2, r1
 8008a78:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008a7a:	f7ff fab9 	bl	8007ff0 <HAL_GetTick>
 8008a7e:	0003      	movs	r3, r0
 8008a80:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8008a82:	e008      	b.n	8008a96 <HAL_RCC_OscConfig+0x31a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8008a84:	f7ff fab4 	bl	8007ff0 <HAL_GetTick>
 8008a88:	0002      	movs	r2, r0
 8008a8a:	69bb      	ldr	r3, [r7, #24]
 8008a8c:	1ad3      	subs	r3, r2, r3
 8008a8e:	2b02      	cmp	r3, #2
 8008a90:	d901      	bls.n	8008a96 <HAL_RCC_OscConfig+0x31a>
          {
            return HAL_TIMEOUT;
 8008a92:	2303      	movs	r3, #3
 8008a94:	e227      	b.n	8008ee6 <HAL_RCC_OscConfig+0x76a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8008a96:	4b0d      	ldr	r3, [pc, #52]	; (8008acc <HAL_RCC_OscConfig+0x350>)
 8008a98:	681a      	ldr	r2, [r3, #0]
 8008a9a:	2380      	movs	r3, #128	; 0x80
 8008a9c:	009b      	lsls	r3, r3, #2
 8008a9e:	4013      	ands	r3, r2
 8008aa0:	d0f0      	beq.n	8008a84 <HAL_RCC_OscConfig+0x308>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8008aa2:	4b0a      	ldr	r3, [pc, #40]	; (8008acc <HAL_RCC_OscConfig+0x350>)
 8008aa4:	685b      	ldr	r3, [r3, #4]
 8008aa6:	4a0f      	ldr	r2, [pc, #60]	; (8008ae4 <HAL_RCC_OscConfig+0x368>)
 8008aa8:	4013      	ands	r3, r2
 8008aaa:	0019      	movs	r1, r3
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008ab0:	4b06      	ldr	r3, [pc, #24]	; (8008acc <HAL_RCC_OscConfig+0x350>)
 8008ab2:	430a      	orrs	r2, r1
 8008ab4:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8008ab6:	4b05      	ldr	r3, [pc, #20]	; (8008acc <HAL_RCC_OscConfig+0x350>)
 8008ab8:	685b      	ldr	r3, [r3, #4]
 8008aba:	021b      	lsls	r3, r3, #8
 8008abc:	0a19      	lsrs	r1, r3, #8
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	6a1b      	ldr	r3, [r3, #32]
 8008ac2:	061a      	lsls	r2, r3, #24
 8008ac4:	4b01      	ldr	r3, [pc, #4]	; (8008acc <HAL_RCC_OscConfig+0x350>)
 8008ac6:	430a      	orrs	r2, r1
 8008ac8:	605a      	str	r2, [r3, #4]
 8008aca:	e027      	b.n	8008b1c <HAL_RCC_OscConfig+0x3a0>
 8008acc:	40021000 	.word	0x40021000
 8008ad0:	fffeffff 	.word	0xfffeffff
 8008ad4:	fffbffff 	.word	0xfffbffff
 8008ad8:	ffffe0ff 	.word	0xffffe0ff
 8008adc:	0800b24c 	.word	0x0800b24c
 8008ae0:	2000014c 	.word	0x2000014c
 8008ae4:	ffff1fff 	.word	0xffff1fff
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8008ae8:	4bbd      	ldr	r3, [pc, #756]	; (8008de0 <HAL_RCC_OscConfig+0x664>)
 8008aea:	681a      	ldr	r2, [r3, #0]
 8008aec:	4bbc      	ldr	r3, [pc, #752]	; (8008de0 <HAL_RCC_OscConfig+0x664>)
 8008aee:	49bd      	ldr	r1, [pc, #756]	; (8008de4 <HAL_RCC_OscConfig+0x668>)
 8008af0:	400a      	ands	r2, r1
 8008af2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008af4:	f7ff fa7c 	bl	8007ff0 <HAL_GetTick>
 8008af8:	0003      	movs	r3, r0
 8008afa:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8008afc:	e008      	b.n	8008b10 <HAL_RCC_OscConfig+0x394>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8008afe:	f7ff fa77 	bl	8007ff0 <HAL_GetTick>
 8008b02:	0002      	movs	r2, r0
 8008b04:	69bb      	ldr	r3, [r7, #24]
 8008b06:	1ad3      	subs	r3, r2, r3
 8008b08:	2b02      	cmp	r3, #2
 8008b0a:	d901      	bls.n	8008b10 <HAL_RCC_OscConfig+0x394>
          {
            return HAL_TIMEOUT;
 8008b0c:	2303      	movs	r3, #3
 8008b0e:	e1ea      	b.n	8008ee6 <HAL_RCC_OscConfig+0x76a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8008b10:	4bb3      	ldr	r3, [pc, #716]	; (8008de0 <HAL_RCC_OscConfig+0x664>)
 8008b12:	681a      	ldr	r2, [r3, #0]
 8008b14:	2380      	movs	r3, #128	; 0x80
 8008b16:	009b      	lsls	r3, r3, #2
 8008b18:	4013      	ands	r3, r2
 8008b1a:	d1f0      	bne.n	8008afe <HAL_RCC_OscConfig+0x382>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	2208      	movs	r2, #8
 8008b22:	4013      	ands	r3, r2
 8008b24:	d036      	beq.n	8008b94 <HAL_RCC_OscConfig+0x418>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	695b      	ldr	r3, [r3, #20]
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	d019      	beq.n	8008b62 <HAL_RCC_OscConfig+0x3e6>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008b2e:	4bac      	ldr	r3, [pc, #688]	; (8008de0 <HAL_RCC_OscConfig+0x664>)
 8008b30:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8008b32:	4bab      	ldr	r3, [pc, #684]	; (8008de0 <HAL_RCC_OscConfig+0x664>)
 8008b34:	2101      	movs	r1, #1
 8008b36:	430a      	orrs	r2, r1
 8008b38:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008b3a:	f7ff fa59 	bl	8007ff0 <HAL_GetTick>
 8008b3e:	0003      	movs	r3, r0
 8008b40:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8008b42:	e008      	b.n	8008b56 <HAL_RCC_OscConfig+0x3da>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008b44:	f7ff fa54 	bl	8007ff0 <HAL_GetTick>
 8008b48:	0002      	movs	r2, r0
 8008b4a:	69bb      	ldr	r3, [r7, #24]
 8008b4c:	1ad3      	subs	r3, r2, r3
 8008b4e:	2b02      	cmp	r3, #2
 8008b50:	d901      	bls.n	8008b56 <HAL_RCC_OscConfig+0x3da>
        {
          return HAL_TIMEOUT;
 8008b52:	2303      	movs	r3, #3
 8008b54:	e1c7      	b.n	8008ee6 <HAL_RCC_OscConfig+0x76a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8008b56:	4ba2      	ldr	r3, [pc, #648]	; (8008de0 <HAL_RCC_OscConfig+0x664>)
 8008b58:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008b5a:	2202      	movs	r2, #2
 8008b5c:	4013      	ands	r3, r2
 8008b5e:	d0f1      	beq.n	8008b44 <HAL_RCC_OscConfig+0x3c8>
 8008b60:	e018      	b.n	8008b94 <HAL_RCC_OscConfig+0x418>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008b62:	4b9f      	ldr	r3, [pc, #636]	; (8008de0 <HAL_RCC_OscConfig+0x664>)
 8008b64:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8008b66:	4b9e      	ldr	r3, [pc, #632]	; (8008de0 <HAL_RCC_OscConfig+0x664>)
 8008b68:	2101      	movs	r1, #1
 8008b6a:	438a      	bics	r2, r1
 8008b6c:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008b6e:	f7ff fa3f 	bl	8007ff0 <HAL_GetTick>
 8008b72:	0003      	movs	r3, r0
 8008b74:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8008b76:	e008      	b.n	8008b8a <HAL_RCC_OscConfig+0x40e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008b78:	f7ff fa3a 	bl	8007ff0 <HAL_GetTick>
 8008b7c:	0002      	movs	r2, r0
 8008b7e:	69bb      	ldr	r3, [r7, #24]
 8008b80:	1ad3      	subs	r3, r2, r3
 8008b82:	2b02      	cmp	r3, #2
 8008b84:	d901      	bls.n	8008b8a <HAL_RCC_OscConfig+0x40e>
        {
          return HAL_TIMEOUT;
 8008b86:	2303      	movs	r3, #3
 8008b88:	e1ad      	b.n	8008ee6 <HAL_RCC_OscConfig+0x76a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8008b8a:	4b95      	ldr	r3, [pc, #596]	; (8008de0 <HAL_RCC_OscConfig+0x664>)
 8008b8c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008b8e:	2202      	movs	r2, #2
 8008b90:	4013      	ands	r3, r2
 8008b92:	d1f1      	bne.n	8008b78 <HAL_RCC_OscConfig+0x3fc>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	2204      	movs	r2, #4
 8008b9a:	4013      	ands	r3, r2
 8008b9c:	d100      	bne.n	8008ba0 <HAL_RCC_OscConfig+0x424>
 8008b9e:	e0af      	b.n	8008d00 <HAL_RCC_OscConfig+0x584>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008ba0:	2327      	movs	r3, #39	; 0x27
 8008ba2:	18fb      	adds	r3, r7, r3
 8008ba4:	2200      	movs	r2, #0
 8008ba6:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008ba8:	4b8d      	ldr	r3, [pc, #564]	; (8008de0 <HAL_RCC_OscConfig+0x664>)
 8008baa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008bac:	2380      	movs	r3, #128	; 0x80
 8008bae:	055b      	lsls	r3, r3, #21
 8008bb0:	4013      	ands	r3, r2
 8008bb2:	d10a      	bne.n	8008bca <HAL_RCC_OscConfig+0x44e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008bb4:	4b8a      	ldr	r3, [pc, #552]	; (8008de0 <HAL_RCC_OscConfig+0x664>)
 8008bb6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008bb8:	4b89      	ldr	r3, [pc, #548]	; (8008de0 <HAL_RCC_OscConfig+0x664>)
 8008bba:	2180      	movs	r1, #128	; 0x80
 8008bbc:	0549      	lsls	r1, r1, #21
 8008bbe:	430a      	orrs	r2, r1
 8008bc0:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8008bc2:	2327      	movs	r3, #39	; 0x27
 8008bc4:	18fb      	adds	r3, r7, r3
 8008bc6:	2201      	movs	r2, #1
 8008bc8:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008bca:	4b87      	ldr	r3, [pc, #540]	; (8008de8 <HAL_RCC_OscConfig+0x66c>)
 8008bcc:	681a      	ldr	r2, [r3, #0]
 8008bce:	2380      	movs	r3, #128	; 0x80
 8008bd0:	005b      	lsls	r3, r3, #1
 8008bd2:	4013      	ands	r3, r2
 8008bd4:	d11a      	bne.n	8008c0c <HAL_RCC_OscConfig+0x490>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008bd6:	4b84      	ldr	r3, [pc, #528]	; (8008de8 <HAL_RCC_OscConfig+0x66c>)
 8008bd8:	681a      	ldr	r2, [r3, #0]
 8008bda:	4b83      	ldr	r3, [pc, #524]	; (8008de8 <HAL_RCC_OscConfig+0x66c>)
 8008bdc:	2180      	movs	r1, #128	; 0x80
 8008bde:	0049      	lsls	r1, r1, #1
 8008be0:	430a      	orrs	r2, r1
 8008be2:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008be4:	f7ff fa04 	bl	8007ff0 <HAL_GetTick>
 8008be8:	0003      	movs	r3, r0
 8008bea:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008bec:	e008      	b.n	8008c00 <HAL_RCC_OscConfig+0x484>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008bee:	f7ff f9ff 	bl	8007ff0 <HAL_GetTick>
 8008bf2:	0002      	movs	r2, r0
 8008bf4:	69bb      	ldr	r3, [r7, #24]
 8008bf6:	1ad3      	subs	r3, r2, r3
 8008bf8:	2b64      	cmp	r3, #100	; 0x64
 8008bfa:	d901      	bls.n	8008c00 <HAL_RCC_OscConfig+0x484>
        {
          return HAL_TIMEOUT;
 8008bfc:	2303      	movs	r3, #3
 8008bfe:	e172      	b.n	8008ee6 <HAL_RCC_OscConfig+0x76a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008c00:	4b79      	ldr	r3, [pc, #484]	; (8008de8 <HAL_RCC_OscConfig+0x66c>)
 8008c02:	681a      	ldr	r2, [r3, #0]
 8008c04:	2380      	movs	r3, #128	; 0x80
 8008c06:	005b      	lsls	r3, r3, #1
 8008c08:	4013      	ands	r3, r2
 8008c0a:	d0f0      	beq.n	8008bee <HAL_RCC_OscConfig+0x472>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	689a      	ldr	r2, [r3, #8]
 8008c10:	2380      	movs	r3, #128	; 0x80
 8008c12:	005b      	lsls	r3, r3, #1
 8008c14:	429a      	cmp	r2, r3
 8008c16:	d107      	bne.n	8008c28 <HAL_RCC_OscConfig+0x4ac>
 8008c18:	4b71      	ldr	r3, [pc, #452]	; (8008de0 <HAL_RCC_OscConfig+0x664>)
 8008c1a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8008c1c:	4b70      	ldr	r3, [pc, #448]	; (8008de0 <HAL_RCC_OscConfig+0x664>)
 8008c1e:	2180      	movs	r1, #128	; 0x80
 8008c20:	0049      	lsls	r1, r1, #1
 8008c22:	430a      	orrs	r2, r1
 8008c24:	651a      	str	r2, [r3, #80]	; 0x50
 8008c26:	e031      	b.n	8008c8c <HAL_RCC_OscConfig+0x510>
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	689b      	ldr	r3, [r3, #8]
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	d10c      	bne.n	8008c4a <HAL_RCC_OscConfig+0x4ce>
 8008c30:	4b6b      	ldr	r3, [pc, #428]	; (8008de0 <HAL_RCC_OscConfig+0x664>)
 8008c32:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8008c34:	4b6a      	ldr	r3, [pc, #424]	; (8008de0 <HAL_RCC_OscConfig+0x664>)
 8008c36:	496b      	ldr	r1, [pc, #428]	; (8008de4 <HAL_RCC_OscConfig+0x668>)
 8008c38:	400a      	ands	r2, r1
 8008c3a:	651a      	str	r2, [r3, #80]	; 0x50
 8008c3c:	4b68      	ldr	r3, [pc, #416]	; (8008de0 <HAL_RCC_OscConfig+0x664>)
 8008c3e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8008c40:	4b67      	ldr	r3, [pc, #412]	; (8008de0 <HAL_RCC_OscConfig+0x664>)
 8008c42:	496a      	ldr	r1, [pc, #424]	; (8008dec <HAL_RCC_OscConfig+0x670>)
 8008c44:	400a      	ands	r2, r1
 8008c46:	651a      	str	r2, [r3, #80]	; 0x50
 8008c48:	e020      	b.n	8008c8c <HAL_RCC_OscConfig+0x510>
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	689a      	ldr	r2, [r3, #8]
 8008c4e:	23a0      	movs	r3, #160	; 0xa0
 8008c50:	00db      	lsls	r3, r3, #3
 8008c52:	429a      	cmp	r2, r3
 8008c54:	d10e      	bne.n	8008c74 <HAL_RCC_OscConfig+0x4f8>
 8008c56:	4b62      	ldr	r3, [pc, #392]	; (8008de0 <HAL_RCC_OscConfig+0x664>)
 8008c58:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8008c5a:	4b61      	ldr	r3, [pc, #388]	; (8008de0 <HAL_RCC_OscConfig+0x664>)
 8008c5c:	2180      	movs	r1, #128	; 0x80
 8008c5e:	00c9      	lsls	r1, r1, #3
 8008c60:	430a      	orrs	r2, r1
 8008c62:	651a      	str	r2, [r3, #80]	; 0x50
 8008c64:	4b5e      	ldr	r3, [pc, #376]	; (8008de0 <HAL_RCC_OscConfig+0x664>)
 8008c66:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8008c68:	4b5d      	ldr	r3, [pc, #372]	; (8008de0 <HAL_RCC_OscConfig+0x664>)
 8008c6a:	2180      	movs	r1, #128	; 0x80
 8008c6c:	0049      	lsls	r1, r1, #1
 8008c6e:	430a      	orrs	r2, r1
 8008c70:	651a      	str	r2, [r3, #80]	; 0x50
 8008c72:	e00b      	b.n	8008c8c <HAL_RCC_OscConfig+0x510>
 8008c74:	4b5a      	ldr	r3, [pc, #360]	; (8008de0 <HAL_RCC_OscConfig+0x664>)
 8008c76:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8008c78:	4b59      	ldr	r3, [pc, #356]	; (8008de0 <HAL_RCC_OscConfig+0x664>)
 8008c7a:	495a      	ldr	r1, [pc, #360]	; (8008de4 <HAL_RCC_OscConfig+0x668>)
 8008c7c:	400a      	ands	r2, r1
 8008c7e:	651a      	str	r2, [r3, #80]	; 0x50
 8008c80:	4b57      	ldr	r3, [pc, #348]	; (8008de0 <HAL_RCC_OscConfig+0x664>)
 8008c82:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8008c84:	4b56      	ldr	r3, [pc, #344]	; (8008de0 <HAL_RCC_OscConfig+0x664>)
 8008c86:	4959      	ldr	r1, [pc, #356]	; (8008dec <HAL_RCC_OscConfig+0x670>)
 8008c88:	400a      	ands	r2, r1
 8008c8a:	651a      	str	r2, [r3, #80]	; 0x50
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	689b      	ldr	r3, [r3, #8]
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	d015      	beq.n	8008cc0 <HAL_RCC_OscConfig+0x544>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008c94:	f7ff f9ac 	bl	8007ff0 <HAL_GetTick>
 8008c98:	0003      	movs	r3, r0
 8008c9a:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008c9c:	e009      	b.n	8008cb2 <HAL_RCC_OscConfig+0x536>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008c9e:	f7ff f9a7 	bl	8007ff0 <HAL_GetTick>
 8008ca2:	0002      	movs	r2, r0
 8008ca4:	69bb      	ldr	r3, [r7, #24]
 8008ca6:	1ad3      	subs	r3, r2, r3
 8008ca8:	4a51      	ldr	r2, [pc, #324]	; (8008df0 <HAL_RCC_OscConfig+0x674>)
 8008caa:	4293      	cmp	r3, r2
 8008cac:	d901      	bls.n	8008cb2 <HAL_RCC_OscConfig+0x536>
        {
          return HAL_TIMEOUT;
 8008cae:	2303      	movs	r3, #3
 8008cb0:	e119      	b.n	8008ee6 <HAL_RCC_OscConfig+0x76a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008cb2:	4b4b      	ldr	r3, [pc, #300]	; (8008de0 <HAL_RCC_OscConfig+0x664>)
 8008cb4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8008cb6:	2380      	movs	r3, #128	; 0x80
 8008cb8:	009b      	lsls	r3, r3, #2
 8008cba:	4013      	ands	r3, r2
 8008cbc:	d0ef      	beq.n	8008c9e <HAL_RCC_OscConfig+0x522>
 8008cbe:	e014      	b.n	8008cea <HAL_RCC_OscConfig+0x56e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008cc0:	f7ff f996 	bl	8007ff0 <HAL_GetTick>
 8008cc4:	0003      	movs	r3, r0
 8008cc6:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8008cc8:	e009      	b.n	8008cde <HAL_RCC_OscConfig+0x562>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008cca:	f7ff f991 	bl	8007ff0 <HAL_GetTick>
 8008cce:	0002      	movs	r2, r0
 8008cd0:	69bb      	ldr	r3, [r7, #24]
 8008cd2:	1ad3      	subs	r3, r2, r3
 8008cd4:	4a46      	ldr	r2, [pc, #280]	; (8008df0 <HAL_RCC_OscConfig+0x674>)
 8008cd6:	4293      	cmp	r3, r2
 8008cd8:	d901      	bls.n	8008cde <HAL_RCC_OscConfig+0x562>
        {
          return HAL_TIMEOUT;
 8008cda:	2303      	movs	r3, #3
 8008cdc:	e103      	b.n	8008ee6 <HAL_RCC_OscConfig+0x76a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8008cde:	4b40      	ldr	r3, [pc, #256]	; (8008de0 <HAL_RCC_OscConfig+0x664>)
 8008ce0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8008ce2:	2380      	movs	r3, #128	; 0x80
 8008ce4:	009b      	lsls	r3, r3, #2
 8008ce6:	4013      	ands	r3, r2
 8008ce8:	d1ef      	bne.n	8008cca <HAL_RCC_OscConfig+0x54e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8008cea:	2327      	movs	r3, #39	; 0x27
 8008cec:	18fb      	adds	r3, r7, r3
 8008cee:	781b      	ldrb	r3, [r3, #0]
 8008cf0:	2b01      	cmp	r3, #1
 8008cf2:	d105      	bne.n	8008d00 <HAL_RCC_OscConfig+0x584>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008cf4:	4b3a      	ldr	r3, [pc, #232]	; (8008de0 <HAL_RCC_OscConfig+0x664>)
 8008cf6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008cf8:	4b39      	ldr	r3, [pc, #228]	; (8008de0 <HAL_RCC_OscConfig+0x664>)
 8008cfa:	493e      	ldr	r1, [pc, #248]	; (8008df4 <HAL_RCC_OscConfig+0x678>)
 8008cfc:	400a      	ands	r2, r1
 8008cfe:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	2220      	movs	r2, #32
 8008d06:	4013      	ands	r3, r2
 8008d08:	d049      	beq.n	8008d9e <HAL_RCC_OscConfig+0x622>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	699b      	ldr	r3, [r3, #24]
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	d026      	beq.n	8008d60 <HAL_RCC_OscConfig+0x5e4>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8008d12:	4b33      	ldr	r3, [pc, #204]	; (8008de0 <HAL_RCC_OscConfig+0x664>)
 8008d14:	689a      	ldr	r2, [r3, #8]
 8008d16:	4b32      	ldr	r3, [pc, #200]	; (8008de0 <HAL_RCC_OscConfig+0x664>)
 8008d18:	2101      	movs	r1, #1
 8008d1a:	430a      	orrs	r2, r1
 8008d1c:	609a      	str	r2, [r3, #8]
 8008d1e:	4b30      	ldr	r3, [pc, #192]	; (8008de0 <HAL_RCC_OscConfig+0x664>)
 8008d20:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008d22:	4b2f      	ldr	r3, [pc, #188]	; (8008de0 <HAL_RCC_OscConfig+0x664>)
 8008d24:	2101      	movs	r1, #1
 8008d26:	430a      	orrs	r2, r1
 8008d28:	635a      	str	r2, [r3, #52]	; 0x34
 8008d2a:	4b33      	ldr	r3, [pc, #204]	; (8008df8 <HAL_RCC_OscConfig+0x67c>)
 8008d2c:	6a1a      	ldr	r2, [r3, #32]
 8008d2e:	4b32      	ldr	r3, [pc, #200]	; (8008df8 <HAL_RCC_OscConfig+0x67c>)
 8008d30:	2180      	movs	r1, #128	; 0x80
 8008d32:	0189      	lsls	r1, r1, #6
 8008d34:	430a      	orrs	r2, r1
 8008d36:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008d38:	f7ff f95a 	bl	8007ff0 <HAL_GetTick>
 8008d3c:	0003      	movs	r3, r0
 8008d3e:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8008d40:	e008      	b.n	8008d54 <HAL_RCC_OscConfig+0x5d8>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008d42:	f7ff f955 	bl	8007ff0 <HAL_GetTick>
 8008d46:	0002      	movs	r2, r0
 8008d48:	69bb      	ldr	r3, [r7, #24]
 8008d4a:	1ad3      	subs	r3, r2, r3
 8008d4c:	2b02      	cmp	r3, #2
 8008d4e:	d901      	bls.n	8008d54 <HAL_RCC_OscConfig+0x5d8>
          {
            return HAL_TIMEOUT;
 8008d50:	2303      	movs	r3, #3
 8008d52:	e0c8      	b.n	8008ee6 <HAL_RCC_OscConfig+0x76a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8008d54:	4b22      	ldr	r3, [pc, #136]	; (8008de0 <HAL_RCC_OscConfig+0x664>)
 8008d56:	689b      	ldr	r3, [r3, #8]
 8008d58:	2202      	movs	r2, #2
 8008d5a:	4013      	ands	r3, r2
 8008d5c:	d0f1      	beq.n	8008d42 <HAL_RCC_OscConfig+0x5c6>
 8008d5e:	e01e      	b.n	8008d9e <HAL_RCC_OscConfig+0x622>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8008d60:	4b1f      	ldr	r3, [pc, #124]	; (8008de0 <HAL_RCC_OscConfig+0x664>)
 8008d62:	689a      	ldr	r2, [r3, #8]
 8008d64:	4b1e      	ldr	r3, [pc, #120]	; (8008de0 <HAL_RCC_OscConfig+0x664>)
 8008d66:	2101      	movs	r1, #1
 8008d68:	438a      	bics	r2, r1
 8008d6a:	609a      	str	r2, [r3, #8]
 8008d6c:	4b22      	ldr	r3, [pc, #136]	; (8008df8 <HAL_RCC_OscConfig+0x67c>)
 8008d6e:	6a1a      	ldr	r2, [r3, #32]
 8008d70:	4b21      	ldr	r3, [pc, #132]	; (8008df8 <HAL_RCC_OscConfig+0x67c>)
 8008d72:	4922      	ldr	r1, [pc, #136]	; (8008dfc <HAL_RCC_OscConfig+0x680>)
 8008d74:	400a      	ands	r2, r1
 8008d76:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008d78:	f7ff f93a 	bl	8007ff0 <HAL_GetTick>
 8008d7c:	0003      	movs	r3, r0
 8008d7e:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8008d80:	e008      	b.n	8008d94 <HAL_RCC_OscConfig+0x618>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008d82:	f7ff f935 	bl	8007ff0 <HAL_GetTick>
 8008d86:	0002      	movs	r2, r0
 8008d88:	69bb      	ldr	r3, [r7, #24]
 8008d8a:	1ad3      	subs	r3, r2, r3
 8008d8c:	2b02      	cmp	r3, #2
 8008d8e:	d901      	bls.n	8008d94 <HAL_RCC_OscConfig+0x618>
          {
            return HAL_TIMEOUT;
 8008d90:	2303      	movs	r3, #3
 8008d92:	e0a8      	b.n	8008ee6 <HAL_RCC_OscConfig+0x76a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8008d94:	4b12      	ldr	r3, [pc, #72]	; (8008de0 <HAL_RCC_OscConfig+0x664>)
 8008d96:	689b      	ldr	r3, [r3, #8]
 8008d98:	2202      	movs	r2, #2
 8008d9a:	4013      	ands	r3, r2
 8008d9c:	d1f1      	bne.n	8008d82 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008da2:	2b00      	cmp	r3, #0
 8008da4:	d100      	bne.n	8008da8 <HAL_RCC_OscConfig+0x62c>
 8008da6:	e09d      	b.n	8008ee4 <HAL_RCC_OscConfig+0x768>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008da8:	6a3b      	ldr	r3, [r7, #32]
 8008daa:	2b0c      	cmp	r3, #12
 8008dac:	d100      	bne.n	8008db0 <HAL_RCC_OscConfig+0x634>
 8008dae:	e076      	b.n	8008e9e <HAL_RCC_OscConfig+0x722>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008db4:	2b02      	cmp	r3, #2
 8008db6:	d157      	bne.n	8008e68 <HAL_RCC_OscConfig+0x6ec>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008db8:	4b09      	ldr	r3, [pc, #36]	; (8008de0 <HAL_RCC_OscConfig+0x664>)
 8008dba:	681a      	ldr	r2, [r3, #0]
 8008dbc:	4b08      	ldr	r3, [pc, #32]	; (8008de0 <HAL_RCC_OscConfig+0x664>)
 8008dbe:	4910      	ldr	r1, [pc, #64]	; (8008e00 <HAL_RCC_OscConfig+0x684>)
 8008dc0:	400a      	ands	r2, r1
 8008dc2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008dc4:	f7ff f914 	bl	8007ff0 <HAL_GetTick>
 8008dc8:	0003      	movs	r3, r0
 8008dca:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8008dcc:	e01a      	b.n	8008e04 <HAL_RCC_OscConfig+0x688>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008dce:	f7ff f90f 	bl	8007ff0 <HAL_GetTick>
 8008dd2:	0002      	movs	r2, r0
 8008dd4:	69bb      	ldr	r3, [r7, #24]
 8008dd6:	1ad3      	subs	r3, r2, r3
 8008dd8:	2b02      	cmp	r3, #2
 8008dda:	d913      	bls.n	8008e04 <HAL_RCC_OscConfig+0x688>
          {
            return HAL_TIMEOUT;
 8008ddc:	2303      	movs	r3, #3
 8008dde:	e082      	b.n	8008ee6 <HAL_RCC_OscConfig+0x76a>
 8008de0:	40021000 	.word	0x40021000
 8008de4:	fffffeff 	.word	0xfffffeff
 8008de8:	40007000 	.word	0x40007000
 8008dec:	fffffbff 	.word	0xfffffbff
 8008df0:	00001388 	.word	0x00001388
 8008df4:	efffffff 	.word	0xefffffff
 8008df8:	40010000 	.word	0x40010000
 8008dfc:	ffffdfff 	.word	0xffffdfff
 8008e00:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8008e04:	4b3a      	ldr	r3, [pc, #232]	; (8008ef0 <HAL_RCC_OscConfig+0x774>)
 8008e06:	681a      	ldr	r2, [r3, #0]
 8008e08:	2380      	movs	r3, #128	; 0x80
 8008e0a:	049b      	lsls	r3, r3, #18
 8008e0c:	4013      	ands	r3, r2
 8008e0e:	d1de      	bne.n	8008dce <HAL_RCC_OscConfig+0x652>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008e10:	4b37      	ldr	r3, [pc, #220]	; (8008ef0 <HAL_RCC_OscConfig+0x774>)
 8008e12:	68db      	ldr	r3, [r3, #12]
 8008e14:	4a37      	ldr	r2, [pc, #220]	; (8008ef4 <HAL_RCC_OscConfig+0x778>)
 8008e16:	4013      	ands	r3, r2
 8008e18:	0019      	movs	r1, r3
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e22:	431a      	orrs	r2, r3
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008e28:	431a      	orrs	r2, r3
 8008e2a:	4b31      	ldr	r3, [pc, #196]	; (8008ef0 <HAL_RCC_OscConfig+0x774>)
 8008e2c:	430a      	orrs	r2, r1
 8008e2e:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008e30:	4b2f      	ldr	r3, [pc, #188]	; (8008ef0 <HAL_RCC_OscConfig+0x774>)
 8008e32:	681a      	ldr	r2, [r3, #0]
 8008e34:	4b2e      	ldr	r3, [pc, #184]	; (8008ef0 <HAL_RCC_OscConfig+0x774>)
 8008e36:	2180      	movs	r1, #128	; 0x80
 8008e38:	0449      	lsls	r1, r1, #17
 8008e3a:	430a      	orrs	r2, r1
 8008e3c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008e3e:	f7ff f8d7 	bl	8007ff0 <HAL_GetTick>
 8008e42:	0003      	movs	r3, r0
 8008e44:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8008e46:	e008      	b.n	8008e5a <HAL_RCC_OscConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008e48:	f7ff f8d2 	bl	8007ff0 <HAL_GetTick>
 8008e4c:	0002      	movs	r2, r0
 8008e4e:	69bb      	ldr	r3, [r7, #24]
 8008e50:	1ad3      	subs	r3, r2, r3
 8008e52:	2b02      	cmp	r3, #2
 8008e54:	d901      	bls.n	8008e5a <HAL_RCC_OscConfig+0x6de>
          {
            return HAL_TIMEOUT;
 8008e56:	2303      	movs	r3, #3
 8008e58:	e045      	b.n	8008ee6 <HAL_RCC_OscConfig+0x76a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8008e5a:	4b25      	ldr	r3, [pc, #148]	; (8008ef0 <HAL_RCC_OscConfig+0x774>)
 8008e5c:	681a      	ldr	r2, [r3, #0]
 8008e5e:	2380      	movs	r3, #128	; 0x80
 8008e60:	049b      	lsls	r3, r3, #18
 8008e62:	4013      	ands	r3, r2
 8008e64:	d0f0      	beq.n	8008e48 <HAL_RCC_OscConfig+0x6cc>
 8008e66:	e03d      	b.n	8008ee4 <HAL_RCC_OscConfig+0x768>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008e68:	4b21      	ldr	r3, [pc, #132]	; (8008ef0 <HAL_RCC_OscConfig+0x774>)
 8008e6a:	681a      	ldr	r2, [r3, #0]
 8008e6c:	4b20      	ldr	r3, [pc, #128]	; (8008ef0 <HAL_RCC_OscConfig+0x774>)
 8008e6e:	4922      	ldr	r1, [pc, #136]	; (8008ef8 <HAL_RCC_OscConfig+0x77c>)
 8008e70:	400a      	ands	r2, r1
 8008e72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008e74:	f7ff f8bc 	bl	8007ff0 <HAL_GetTick>
 8008e78:	0003      	movs	r3, r0
 8008e7a:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8008e7c:	e008      	b.n	8008e90 <HAL_RCC_OscConfig+0x714>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008e7e:	f7ff f8b7 	bl	8007ff0 <HAL_GetTick>
 8008e82:	0002      	movs	r2, r0
 8008e84:	69bb      	ldr	r3, [r7, #24]
 8008e86:	1ad3      	subs	r3, r2, r3
 8008e88:	2b02      	cmp	r3, #2
 8008e8a:	d901      	bls.n	8008e90 <HAL_RCC_OscConfig+0x714>
          {
            return HAL_TIMEOUT;
 8008e8c:	2303      	movs	r3, #3
 8008e8e:	e02a      	b.n	8008ee6 <HAL_RCC_OscConfig+0x76a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8008e90:	4b17      	ldr	r3, [pc, #92]	; (8008ef0 <HAL_RCC_OscConfig+0x774>)
 8008e92:	681a      	ldr	r2, [r3, #0]
 8008e94:	2380      	movs	r3, #128	; 0x80
 8008e96:	049b      	lsls	r3, r3, #18
 8008e98:	4013      	ands	r3, r2
 8008e9a:	d1f0      	bne.n	8008e7e <HAL_RCC_OscConfig+0x702>
 8008e9c:	e022      	b.n	8008ee4 <HAL_RCC_OscConfig+0x768>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ea2:	2b01      	cmp	r3, #1
 8008ea4:	d101      	bne.n	8008eaa <HAL_RCC_OscConfig+0x72e>
      {
        return HAL_ERROR;
 8008ea6:	2301      	movs	r3, #1
 8008ea8:	e01d      	b.n	8008ee6 <HAL_RCC_OscConfig+0x76a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8008eaa:	4b11      	ldr	r3, [pc, #68]	; (8008ef0 <HAL_RCC_OscConfig+0x774>)
 8008eac:	68db      	ldr	r3, [r3, #12]
 8008eae:	61fb      	str	r3, [r7, #28]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008eb0:	69fa      	ldr	r2, [r7, #28]
 8008eb2:	2380      	movs	r3, #128	; 0x80
 8008eb4:	025b      	lsls	r3, r3, #9
 8008eb6:	401a      	ands	r2, r3
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ebc:	429a      	cmp	r2, r3
 8008ebe:	d10f      	bne.n	8008ee0 <HAL_RCC_OscConfig+0x764>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8008ec0:	69fa      	ldr	r2, [r7, #28]
 8008ec2:	23f0      	movs	r3, #240	; 0xf0
 8008ec4:	039b      	lsls	r3, r3, #14
 8008ec6:	401a      	ands	r2, r3
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008ecc:	429a      	cmp	r2, r3
 8008ece:	d107      	bne.n	8008ee0 <HAL_RCC_OscConfig+0x764>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8008ed0:	69fa      	ldr	r2, [r7, #28]
 8008ed2:	23c0      	movs	r3, #192	; 0xc0
 8008ed4:	041b      	lsls	r3, r3, #16
 8008ed6:	401a      	ands	r2, r3
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8008edc:	429a      	cmp	r2, r3
 8008ede:	d001      	beq.n	8008ee4 <HAL_RCC_OscConfig+0x768>
        {
          return HAL_ERROR;
 8008ee0:	2301      	movs	r3, #1
 8008ee2:	e000      	b.n	8008ee6 <HAL_RCC_OscConfig+0x76a>
        }
      }
    }
  }

  return HAL_OK;
 8008ee4:	2300      	movs	r3, #0
}
 8008ee6:	0018      	movs	r0, r3
 8008ee8:	46bd      	mov	sp, r7
 8008eea:	b00a      	add	sp, #40	; 0x28
 8008eec:	bdb0      	pop	{r4, r5, r7, pc}
 8008eee:	46c0      	nop			; (mov r8, r8)
 8008ef0:	40021000 	.word	0x40021000
 8008ef4:	ff02ffff 	.word	0xff02ffff
 8008ef8:	feffffff 	.word	0xfeffffff

08008efc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008efc:	b5b0      	push	{r4, r5, r7, lr}
 8008efe:	b084      	sub	sp, #16
 8008f00:	af00      	add	r7, sp, #0
 8008f02:	6078      	str	r0, [r7, #4]
 8008f04:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	d101      	bne.n	8008f10 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008f0c:	2301      	movs	r3, #1
 8008f0e:	e10d      	b.n	800912c <HAL_RCC_ClockConfig+0x230>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8008f10:	4b88      	ldr	r3, [pc, #544]	; (8009134 <HAL_RCC_ClockConfig+0x238>)
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	2201      	movs	r2, #1
 8008f16:	4013      	ands	r3, r2
 8008f18:	683a      	ldr	r2, [r7, #0]
 8008f1a:	429a      	cmp	r2, r3
 8008f1c:	d911      	bls.n	8008f42 <HAL_RCC_ClockConfig+0x46>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008f1e:	4b85      	ldr	r3, [pc, #532]	; (8009134 <HAL_RCC_ClockConfig+0x238>)
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	2201      	movs	r2, #1
 8008f24:	4393      	bics	r3, r2
 8008f26:	0019      	movs	r1, r3
 8008f28:	4b82      	ldr	r3, [pc, #520]	; (8009134 <HAL_RCC_ClockConfig+0x238>)
 8008f2a:	683a      	ldr	r2, [r7, #0]
 8008f2c:	430a      	orrs	r2, r1
 8008f2e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008f30:	4b80      	ldr	r3, [pc, #512]	; (8009134 <HAL_RCC_ClockConfig+0x238>)
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	2201      	movs	r2, #1
 8008f36:	4013      	ands	r3, r2
 8008f38:	683a      	ldr	r2, [r7, #0]
 8008f3a:	429a      	cmp	r2, r3
 8008f3c:	d001      	beq.n	8008f42 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8008f3e:	2301      	movs	r3, #1
 8008f40:	e0f4      	b.n	800912c <HAL_RCC_ClockConfig+0x230>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	2202      	movs	r2, #2
 8008f48:	4013      	ands	r3, r2
 8008f4a:	d009      	beq.n	8008f60 <HAL_RCC_ClockConfig+0x64>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008f4c:	4b7a      	ldr	r3, [pc, #488]	; (8009138 <HAL_RCC_ClockConfig+0x23c>)
 8008f4e:	68db      	ldr	r3, [r3, #12]
 8008f50:	22f0      	movs	r2, #240	; 0xf0
 8008f52:	4393      	bics	r3, r2
 8008f54:	0019      	movs	r1, r3
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	689a      	ldr	r2, [r3, #8]
 8008f5a:	4b77      	ldr	r3, [pc, #476]	; (8009138 <HAL_RCC_ClockConfig+0x23c>)
 8008f5c:	430a      	orrs	r2, r1
 8008f5e:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	2201      	movs	r2, #1
 8008f66:	4013      	ands	r3, r2
 8008f68:	d100      	bne.n	8008f6c <HAL_RCC_ClockConfig+0x70>
 8008f6a:	e089      	b.n	8009080 <HAL_RCC_ClockConfig+0x184>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	685b      	ldr	r3, [r3, #4]
 8008f70:	2b02      	cmp	r3, #2
 8008f72:	d107      	bne.n	8008f84 <HAL_RCC_ClockConfig+0x88>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8008f74:	4b70      	ldr	r3, [pc, #448]	; (8009138 <HAL_RCC_ClockConfig+0x23c>)
 8008f76:	681a      	ldr	r2, [r3, #0]
 8008f78:	2380      	movs	r3, #128	; 0x80
 8008f7a:	029b      	lsls	r3, r3, #10
 8008f7c:	4013      	ands	r3, r2
 8008f7e:	d120      	bne.n	8008fc2 <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 8008f80:	2301      	movs	r3, #1
 8008f82:	e0d3      	b.n	800912c <HAL_RCC_ClockConfig+0x230>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	685b      	ldr	r3, [r3, #4]
 8008f88:	2b03      	cmp	r3, #3
 8008f8a:	d107      	bne.n	8008f9c <HAL_RCC_ClockConfig+0xa0>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008f8c:	4b6a      	ldr	r3, [pc, #424]	; (8009138 <HAL_RCC_ClockConfig+0x23c>)
 8008f8e:	681a      	ldr	r2, [r3, #0]
 8008f90:	2380      	movs	r3, #128	; 0x80
 8008f92:	049b      	lsls	r3, r3, #18
 8008f94:	4013      	ands	r3, r2
 8008f96:	d114      	bne.n	8008fc2 <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 8008f98:	2301      	movs	r3, #1
 8008f9a:	e0c7      	b.n	800912c <HAL_RCC_ClockConfig+0x230>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	685b      	ldr	r3, [r3, #4]
 8008fa0:	2b01      	cmp	r3, #1
 8008fa2:	d106      	bne.n	8008fb2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008fa4:	4b64      	ldr	r3, [pc, #400]	; (8009138 <HAL_RCC_ClockConfig+0x23c>)
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	2204      	movs	r2, #4
 8008faa:	4013      	ands	r3, r2
 8008fac:	d109      	bne.n	8008fc2 <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 8008fae:	2301      	movs	r3, #1
 8008fb0:	e0bc      	b.n	800912c <HAL_RCC_ClockConfig+0x230>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8008fb2:	4b61      	ldr	r3, [pc, #388]	; (8009138 <HAL_RCC_ClockConfig+0x23c>)
 8008fb4:	681a      	ldr	r2, [r3, #0]
 8008fb6:	2380      	movs	r3, #128	; 0x80
 8008fb8:	009b      	lsls	r3, r3, #2
 8008fba:	4013      	ands	r3, r2
 8008fbc:	d101      	bne.n	8008fc2 <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 8008fbe:	2301      	movs	r3, #1
 8008fc0:	e0b4      	b.n	800912c <HAL_RCC_ClockConfig+0x230>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8008fc2:	4b5d      	ldr	r3, [pc, #372]	; (8009138 <HAL_RCC_ClockConfig+0x23c>)
 8008fc4:	68db      	ldr	r3, [r3, #12]
 8008fc6:	2203      	movs	r2, #3
 8008fc8:	4393      	bics	r3, r2
 8008fca:	0019      	movs	r1, r3
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	685a      	ldr	r2, [r3, #4]
 8008fd0:	4b59      	ldr	r3, [pc, #356]	; (8009138 <HAL_RCC_ClockConfig+0x23c>)
 8008fd2:	430a      	orrs	r2, r1
 8008fd4:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8008fd6:	f7ff f80b 	bl	8007ff0 <HAL_GetTick>
 8008fda:	0003      	movs	r3, r0
 8008fdc:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	685b      	ldr	r3, [r3, #4]
 8008fe2:	2b02      	cmp	r3, #2
 8008fe4:	d111      	bne.n	800900a <HAL_RCC_ClockConfig+0x10e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8008fe6:	e009      	b.n	8008ffc <HAL_RCC_ClockConfig+0x100>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008fe8:	f7ff f802 	bl	8007ff0 <HAL_GetTick>
 8008fec:	0002      	movs	r2, r0
 8008fee:	68fb      	ldr	r3, [r7, #12]
 8008ff0:	1ad3      	subs	r3, r2, r3
 8008ff2:	4a52      	ldr	r2, [pc, #328]	; (800913c <HAL_RCC_ClockConfig+0x240>)
 8008ff4:	4293      	cmp	r3, r2
 8008ff6:	d901      	bls.n	8008ffc <HAL_RCC_ClockConfig+0x100>
        {
          return HAL_TIMEOUT;
 8008ff8:	2303      	movs	r3, #3
 8008ffa:	e097      	b.n	800912c <HAL_RCC_ClockConfig+0x230>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8008ffc:	4b4e      	ldr	r3, [pc, #312]	; (8009138 <HAL_RCC_ClockConfig+0x23c>)
 8008ffe:	68db      	ldr	r3, [r3, #12]
 8009000:	220c      	movs	r2, #12
 8009002:	4013      	ands	r3, r2
 8009004:	2b08      	cmp	r3, #8
 8009006:	d1ef      	bne.n	8008fe8 <HAL_RCC_ClockConfig+0xec>
 8009008:	e03a      	b.n	8009080 <HAL_RCC_ClockConfig+0x184>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	685b      	ldr	r3, [r3, #4]
 800900e:	2b03      	cmp	r3, #3
 8009010:	d111      	bne.n	8009036 <HAL_RCC_ClockConfig+0x13a>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8009012:	e009      	b.n	8009028 <HAL_RCC_ClockConfig+0x12c>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009014:	f7fe ffec 	bl	8007ff0 <HAL_GetTick>
 8009018:	0002      	movs	r2, r0
 800901a:	68fb      	ldr	r3, [r7, #12]
 800901c:	1ad3      	subs	r3, r2, r3
 800901e:	4a47      	ldr	r2, [pc, #284]	; (800913c <HAL_RCC_ClockConfig+0x240>)
 8009020:	4293      	cmp	r3, r2
 8009022:	d901      	bls.n	8009028 <HAL_RCC_ClockConfig+0x12c>
        {
          return HAL_TIMEOUT;
 8009024:	2303      	movs	r3, #3
 8009026:	e081      	b.n	800912c <HAL_RCC_ClockConfig+0x230>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8009028:	4b43      	ldr	r3, [pc, #268]	; (8009138 <HAL_RCC_ClockConfig+0x23c>)
 800902a:	68db      	ldr	r3, [r3, #12]
 800902c:	220c      	movs	r2, #12
 800902e:	4013      	ands	r3, r2
 8009030:	2b0c      	cmp	r3, #12
 8009032:	d1ef      	bne.n	8009014 <HAL_RCC_ClockConfig+0x118>
 8009034:	e024      	b.n	8009080 <HAL_RCC_ClockConfig+0x184>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	685b      	ldr	r3, [r3, #4]
 800903a:	2b01      	cmp	r3, #1
 800903c:	d11b      	bne.n	8009076 <HAL_RCC_ClockConfig+0x17a>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800903e:	e009      	b.n	8009054 <HAL_RCC_ClockConfig+0x158>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009040:	f7fe ffd6 	bl	8007ff0 <HAL_GetTick>
 8009044:	0002      	movs	r2, r0
 8009046:	68fb      	ldr	r3, [r7, #12]
 8009048:	1ad3      	subs	r3, r2, r3
 800904a:	4a3c      	ldr	r2, [pc, #240]	; (800913c <HAL_RCC_ClockConfig+0x240>)
 800904c:	4293      	cmp	r3, r2
 800904e:	d901      	bls.n	8009054 <HAL_RCC_ClockConfig+0x158>
        {
          return HAL_TIMEOUT;
 8009050:	2303      	movs	r3, #3
 8009052:	e06b      	b.n	800912c <HAL_RCC_ClockConfig+0x230>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8009054:	4b38      	ldr	r3, [pc, #224]	; (8009138 <HAL_RCC_ClockConfig+0x23c>)
 8009056:	68db      	ldr	r3, [r3, #12]
 8009058:	220c      	movs	r2, #12
 800905a:	4013      	ands	r3, r2
 800905c:	2b04      	cmp	r3, #4
 800905e:	d1ef      	bne.n	8009040 <HAL_RCC_ClockConfig+0x144>
 8009060:	e00e      	b.n	8009080 <HAL_RCC_ClockConfig+0x184>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009062:	f7fe ffc5 	bl	8007ff0 <HAL_GetTick>
 8009066:	0002      	movs	r2, r0
 8009068:	68fb      	ldr	r3, [r7, #12]
 800906a:	1ad3      	subs	r3, r2, r3
 800906c:	4a33      	ldr	r2, [pc, #204]	; (800913c <HAL_RCC_ClockConfig+0x240>)
 800906e:	4293      	cmp	r3, r2
 8009070:	d901      	bls.n	8009076 <HAL_RCC_ClockConfig+0x17a>
        {
          return HAL_TIMEOUT;
 8009072:	2303      	movs	r3, #3
 8009074:	e05a      	b.n	800912c <HAL_RCC_ClockConfig+0x230>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8009076:	4b30      	ldr	r3, [pc, #192]	; (8009138 <HAL_RCC_ClockConfig+0x23c>)
 8009078:	68db      	ldr	r3, [r3, #12]
 800907a:	220c      	movs	r2, #12
 800907c:	4013      	ands	r3, r2
 800907e:	d1f0      	bne.n	8009062 <HAL_RCC_ClockConfig+0x166>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8009080:	4b2c      	ldr	r3, [pc, #176]	; (8009134 <HAL_RCC_ClockConfig+0x238>)
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	2201      	movs	r2, #1
 8009086:	4013      	ands	r3, r2
 8009088:	683a      	ldr	r2, [r7, #0]
 800908a:	429a      	cmp	r2, r3
 800908c:	d211      	bcs.n	80090b2 <HAL_RCC_ClockConfig+0x1b6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800908e:	4b29      	ldr	r3, [pc, #164]	; (8009134 <HAL_RCC_ClockConfig+0x238>)
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	2201      	movs	r2, #1
 8009094:	4393      	bics	r3, r2
 8009096:	0019      	movs	r1, r3
 8009098:	4b26      	ldr	r3, [pc, #152]	; (8009134 <HAL_RCC_ClockConfig+0x238>)
 800909a:	683a      	ldr	r2, [r7, #0]
 800909c:	430a      	orrs	r2, r1
 800909e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80090a0:	4b24      	ldr	r3, [pc, #144]	; (8009134 <HAL_RCC_ClockConfig+0x238>)
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	2201      	movs	r2, #1
 80090a6:	4013      	ands	r3, r2
 80090a8:	683a      	ldr	r2, [r7, #0]
 80090aa:	429a      	cmp	r2, r3
 80090ac:	d001      	beq.n	80090b2 <HAL_RCC_ClockConfig+0x1b6>
    {
      return HAL_ERROR;
 80090ae:	2301      	movs	r3, #1
 80090b0:	e03c      	b.n	800912c <HAL_RCC_ClockConfig+0x230>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	681b      	ldr	r3, [r3, #0]
 80090b6:	2204      	movs	r2, #4
 80090b8:	4013      	ands	r3, r2
 80090ba:	d009      	beq.n	80090d0 <HAL_RCC_ClockConfig+0x1d4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80090bc:	4b1e      	ldr	r3, [pc, #120]	; (8009138 <HAL_RCC_ClockConfig+0x23c>)
 80090be:	68db      	ldr	r3, [r3, #12]
 80090c0:	4a1f      	ldr	r2, [pc, #124]	; (8009140 <HAL_RCC_ClockConfig+0x244>)
 80090c2:	4013      	ands	r3, r2
 80090c4:	0019      	movs	r1, r3
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	68da      	ldr	r2, [r3, #12]
 80090ca:	4b1b      	ldr	r3, [pc, #108]	; (8009138 <HAL_RCC_ClockConfig+0x23c>)
 80090cc:	430a      	orrs	r2, r1
 80090ce:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	2208      	movs	r2, #8
 80090d6:	4013      	ands	r3, r2
 80090d8:	d00a      	beq.n	80090f0 <HAL_RCC_ClockConfig+0x1f4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80090da:	4b17      	ldr	r3, [pc, #92]	; (8009138 <HAL_RCC_ClockConfig+0x23c>)
 80090dc:	68db      	ldr	r3, [r3, #12]
 80090de:	4a19      	ldr	r2, [pc, #100]	; (8009144 <HAL_RCC_ClockConfig+0x248>)
 80090e0:	4013      	ands	r3, r2
 80090e2:	0019      	movs	r1, r3
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	691b      	ldr	r3, [r3, #16]
 80090e8:	00da      	lsls	r2, r3, #3
 80090ea:	4b13      	ldr	r3, [pc, #76]	; (8009138 <HAL_RCC_ClockConfig+0x23c>)
 80090ec:	430a      	orrs	r2, r1
 80090ee:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80090f0:	f000 f82e 	bl	8009150 <HAL_RCC_GetSysClockFreq>
 80090f4:	0001      	movs	r1, r0
 80090f6:	4b10      	ldr	r3, [pc, #64]	; (8009138 <HAL_RCC_ClockConfig+0x23c>)
 80090f8:	68db      	ldr	r3, [r3, #12]
 80090fa:	091b      	lsrs	r3, r3, #4
 80090fc:	220f      	movs	r2, #15
 80090fe:	4013      	ands	r3, r2
 8009100:	4a11      	ldr	r2, [pc, #68]	; (8009148 <HAL_RCC_ClockConfig+0x24c>)
 8009102:	5cd3      	ldrb	r3, [r2, r3]
 8009104:	000a      	movs	r2, r1
 8009106:	40da      	lsrs	r2, r3
 8009108:	4b10      	ldr	r3, [pc, #64]	; (800914c <HAL_RCC_ClockConfig+0x250>)
 800910a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(TICK_INT_PRIORITY);
 800910c:	250b      	movs	r5, #11
 800910e:	197c      	adds	r4, r7, r5
 8009110:	2000      	movs	r0, #0
 8009112:	f7fe ff37 	bl	8007f84 <HAL_InitTick>
 8009116:	0003      	movs	r3, r0
 8009118:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 800911a:	197b      	adds	r3, r7, r5
 800911c:	781b      	ldrb	r3, [r3, #0]
 800911e:	2b00      	cmp	r3, #0
 8009120:	d003      	beq.n	800912a <HAL_RCC_ClockConfig+0x22e>
  {
    return status;
 8009122:	230b      	movs	r3, #11
 8009124:	18fb      	adds	r3, r7, r3
 8009126:	781b      	ldrb	r3, [r3, #0]
 8009128:	e000      	b.n	800912c <HAL_RCC_ClockConfig+0x230>
  }

  return HAL_OK;
 800912a:	2300      	movs	r3, #0
}
 800912c:	0018      	movs	r0, r3
 800912e:	46bd      	mov	sp, r7
 8009130:	b004      	add	sp, #16
 8009132:	bdb0      	pop	{r4, r5, r7, pc}
 8009134:	40022000 	.word	0x40022000
 8009138:	40021000 	.word	0x40021000
 800913c:	00001388 	.word	0x00001388
 8009140:	fffff8ff 	.word	0xfffff8ff
 8009144:	ffffc7ff 	.word	0xffffc7ff
 8009148:	0800b24c 	.word	0x0800b24c
 800914c:	2000014c 	.word	0x2000014c

08009150 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009150:	b580      	push	{r7, lr}
 8009152:	b086      	sub	sp, #24
 8009154:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8009156:	4b3b      	ldr	r3, [pc, #236]	; (8009244 <HAL_RCC_GetSysClockFreq+0xf4>)
 8009158:	68db      	ldr	r3, [r3, #12]
 800915a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	220c      	movs	r2, #12
 8009160:	4013      	ands	r3, r2
 8009162:	2b08      	cmp	r3, #8
 8009164:	d00e      	beq.n	8009184 <HAL_RCC_GetSysClockFreq+0x34>
 8009166:	2b0c      	cmp	r3, #12
 8009168:	d00f      	beq.n	800918a <HAL_RCC_GetSysClockFreq+0x3a>
 800916a:	2b04      	cmp	r3, #4
 800916c:	d157      	bne.n	800921e <HAL_RCC_GetSysClockFreq+0xce>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 800916e:	4b35      	ldr	r3, [pc, #212]	; (8009244 <HAL_RCC_GetSysClockFreq+0xf4>)
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	2210      	movs	r2, #16
 8009174:	4013      	ands	r3, r2
 8009176:	d002      	beq.n	800917e <HAL_RCC_GetSysClockFreq+0x2e>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8009178:	4b33      	ldr	r3, [pc, #204]	; (8009248 <HAL_RCC_GetSysClockFreq+0xf8>)
 800917a:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 800917c:	e05d      	b.n	800923a <HAL_RCC_GetSysClockFreq+0xea>
        sysclockfreq =  HSI_VALUE;
 800917e:	4b33      	ldr	r3, [pc, #204]	; (800924c <HAL_RCC_GetSysClockFreq+0xfc>)
 8009180:	613b      	str	r3, [r7, #16]
      break;
 8009182:	e05a      	b.n	800923a <HAL_RCC_GetSysClockFreq+0xea>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8009184:	4b32      	ldr	r3, [pc, #200]	; (8009250 <HAL_RCC_GetSysClockFreq+0x100>)
 8009186:	613b      	str	r3, [r7, #16]
      break;
 8009188:	e057      	b.n	800923a <HAL_RCC_GetSysClockFreq+0xea>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800918a:	68fb      	ldr	r3, [r7, #12]
 800918c:	0c9b      	lsrs	r3, r3, #18
 800918e:	220f      	movs	r2, #15
 8009190:	4013      	ands	r3, r2
 8009192:	4a30      	ldr	r2, [pc, #192]	; (8009254 <HAL_RCC_GetSysClockFreq+0x104>)
 8009194:	5cd3      	ldrb	r3, [r2, r3]
 8009196:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8009198:	68fb      	ldr	r3, [r7, #12]
 800919a:	0d9b      	lsrs	r3, r3, #22
 800919c:	2203      	movs	r2, #3
 800919e:	4013      	ands	r3, r2
 80091a0:	3301      	adds	r3, #1
 80091a2:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80091a4:	4b27      	ldr	r3, [pc, #156]	; (8009244 <HAL_RCC_GetSysClockFreq+0xf4>)
 80091a6:	68da      	ldr	r2, [r3, #12]
 80091a8:	2380      	movs	r3, #128	; 0x80
 80091aa:	025b      	lsls	r3, r3, #9
 80091ac:	4013      	ands	r3, r2
 80091ae:	d00f      	beq.n	80091d0 <HAL_RCC_GetSysClockFreq+0x80>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE * pllm) / plld;
 80091b0:	68b9      	ldr	r1, [r7, #8]
 80091b2:	000a      	movs	r2, r1
 80091b4:	0152      	lsls	r2, r2, #5
 80091b6:	1a52      	subs	r2, r2, r1
 80091b8:	0193      	lsls	r3, r2, #6
 80091ba:	1a9b      	subs	r3, r3, r2
 80091bc:	00db      	lsls	r3, r3, #3
 80091be:	185b      	adds	r3, r3, r1
 80091c0:	025b      	lsls	r3, r3, #9
 80091c2:	6879      	ldr	r1, [r7, #4]
 80091c4:	0018      	movs	r0, r3
 80091c6:	f7f6 ff9f 	bl	8000108 <__udivsi3>
 80091ca:	0003      	movs	r3, r0
 80091cc:	617b      	str	r3, [r7, #20]
 80091ce:	e023      	b.n	8009218 <HAL_RCC_GetSysClockFreq+0xc8>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80091d0:	4b1c      	ldr	r3, [pc, #112]	; (8009244 <HAL_RCC_GetSysClockFreq+0xf4>)
 80091d2:	681b      	ldr	r3, [r3, #0]
 80091d4:	2210      	movs	r2, #16
 80091d6:	4013      	ands	r3, r2
 80091d8:	d00f      	beq.n	80091fa <HAL_RCC_GetSysClockFreq+0xaa>
        {
          pllvco = ((HSI_VALUE >> 2) * pllm) / plld;
 80091da:	68b9      	ldr	r1, [r7, #8]
 80091dc:	000a      	movs	r2, r1
 80091de:	0152      	lsls	r2, r2, #5
 80091e0:	1a52      	subs	r2, r2, r1
 80091e2:	0193      	lsls	r3, r2, #6
 80091e4:	1a9b      	subs	r3, r3, r2
 80091e6:	00db      	lsls	r3, r3, #3
 80091e8:	185b      	adds	r3, r3, r1
 80091ea:	021b      	lsls	r3, r3, #8
 80091ec:	6879      	ldr	r1, [r7, #4]
 80091ee:	0018      	movs	r0, r3
 80091f0:	f7f6 ff8a 	bl	8000108 <__udivsi3>
 80091f4:	0003      	movs	r3, r0
 80091f6:	617b      	str	r3, [r7, #20]
 80091f8:	e00e      	b.n	8009218 <HAL_RCC_GetSysClockFreq+0xc8>
        }
        else
        {
         pllvco = (HSI_VALUE * pllm) / plld;
 80091fa:	68b9      	ldr	r1, [r7, #8]
 80091fc:	000a      	movs	r2, r1
 80091fe:	0152      	lsls	r2, r2, #5
 8009200:	1a52      	subs	r2, r2, r1
 8009202:	0193      	lsls	r3, r2, #6
 8009204:	1a9b      	subs	r3, r3, r2
 8009206:	00db      	lsls	r3, r3, #3
 8009208:	185b      	adds	r3, r3, r1
 800920a:	029b      	lsls	r3, r3, #10
 800920c:	6879      	ldr	r1, [r7, #4]
 800920e:	0018      	movs	r0, r3
 8009210:	f7f6 ff7a 	bl	8000108 <__udivsi3>
 8009214:	0003      	movs	r3, r0
 8009216:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 8009218:	697b      	ldr	r3, [r7, #20]
 800921a:	613b      	str	r3, [r7, #16]
      break;
 800921c:	e00d      	b.n	800923a <HAL_RCC_GetSysClockFreq+0xea>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 800921e:	4b09      	ldr	r3, [pc, #36]	; (8009244 <HAL_RCC_GetSysClockFreq+0xf4>)
 8009220:	685b      	ldr	r3, [r3, #4]
 8009222:	0b5b      	lsrs	r3, r3, #13
 8009224:	2207      	movs	r2, #7
 8009226:	4013      	ands	r3, r2
 8009228:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 800922a:	683b      	ldr	r3, [r7, #0]
 800922c:	3301      	adds	r3, #1
 800922e:	2280      	movs	r2, #128	; 0x80
 8009230:	0212      	lsls	r2, r2, #8
 8009232:	409a      	lsls	r2, r3
 8009234:	0013      	movs	r3, r2
 8009236:	613b      	str	r3, [r7, #16]
      break;
 8009238:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 800923a:	693b      	ldr	r3, [r7, #16]
}
 800923c:	0018      	movs	r0, r3
 800923e:	46bd      	mov	sp, r7
 8009240:	b006      	add	sp, #24
 8009242:	bd80      	pop	{r7, pc}
 8009244:	40021000 	.word	0x40021000
 8009248:	003d0900 	.word	0x003d0900
 800924c:	00f42400 	.word	0x00f42400
 8009250:	007a1200 	.word	0x007a1200
 8009254:	0800b264 	.word	0x0800b264

08009258 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009258:	b580      	push	{r7, lr}
 800925a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800925c:	4b02      	ldr	r3, [pc, #8]	; (8009268 <HAL_RCC_GetHCLKFreq+0x10>)
 800925e:	681b      	ldr	r3, [r3, #0]
}
 8009260:	0018      	movs	r0, r3
 8009262:	46bd      	mov	sp, r7
 8009264:	bd80      	pop	{r7, pc}
 8009266:	46c0      	nop			; (mov r8, r8)
 8009268:	2000014c 	.word	0x2000014c

0800926c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800926c:	b580      	push	{r7, lr}
 800926e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8009270:	f7ff fff2 	bl	8009258 <HAL_RCC_GetHCLKFreq>
 8009274:	0001      	movs	r1, r0
 8009276:	4b06      	ldr	r3, [pc, #24]	; (8009290 <HAL_RCC_GetPCLK1Freq+0x24>)
 8009278:	68db      	ldr	r3, [r3, #12]
 800927a:	0a1b      	lsrs	r3, r3, #8
 800927c:	2207      	movs	r2, #7
 800927e:	4013      	ands	r3, r2
 8009280:	4a04      	ldr	r2, [pc, #16]	; (8009294 <HAL_RCC_GetPCLK1Freq+0x28>)
 8009282:	5cd3      	ldrb	r3, [r2, r3]
 8009284:	40d9      	lsrs	r1, r3
 8009286:	000b      	movs	r3, r1
}
 8009288:	0018      	movs	r0, r3
 800928a:	46bd      	mov	sp, r7
 800928c:	bd80      	pop	{r7, pc}
 800928e:	46c0      	nop			; (mov r8, r8)
 8009290:	40021000 	.word	0x40021000
 8009294:	0800b25c 	.word	0x0800b25c

08009298 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009298:	b580      	push	{r7, lr}
 800929a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800929c:	f7ff ffdc 	bl	8009258 <HAL_RCC_GetHCLKFreq>
 80092a0:	0001      	movs	r1, r0
 80092a2:	4b06      	ldr	r3, [pc, #24]	; (80092bc <HAL_RCC_GetPCLK2Freq+0x24>)
 80092a4:	68db      	ldr	r3, [r3, #12]
 80092a6:	0adb      	lsrs	r3, r3, #11
 80092a8:	2207      	movs	r2, #7
 80092aa:	4013      	ands	r3, r2
 80092ac:	4a04      	ldr	r2, [pc, #16]	; (80092c0 <HAL_RCC_GetPCLK2Freq+0x28>)
 80092ae:	5cd3      	ldrb	r3, [r2, r3]
 80092b0:	40d9      	lsrs	r1, r3
 80092b2:	000b      	movs	r3, r1
}
 80092b4:	0018      	movs	r0, r3
 80092b6:	46bd      	mov	sp, r7
 80092b8:	bd80      	pop	{r7, pc}
 80092ba:	46c0      	nop			; (mov r8, r8)
 80092bc:	40021000 	.word	0x40021000
 80092c0:	0800b25c 	.word	0x0800b25c

080092c4 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80092c4:	b580      	push	{r7, lr}
 80092c6:	b086      	sub	sp, #24
 80092c8:	af00      	add	r7, sp, #0
 80092ca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	2220      	movs	r2, #32
 80092d2:	4013      	ands	r3, r2
 80092d4:	d106      	bne.n	80092e4 <HAL_RCCEx_PeriphCLKConfig+0x20>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	681a      	ldr	r2, [r3, #0]
 80092da:	2380      	movs	r3, #128	; 0x80
 80092dc:	011b      	lsls	r3, r3, #4
 80092de:	4013      	ands	r3, r2
 80092e0:	d100      	bne.n	80092e4 <HAL_RCCEx_PeriphCLKConfig+0x20>
 80092e2:	e0dd      	b.n	80094a0 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
    {
      assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->LCDClockSelection));
    }
#endif /* LCD */

    FlagStatus       pwrclkchanged = RESET;
 80092e4:	2317      	movs	r3, #23
 80092e6:	18fb      	adds	r3, r7, r3
 80092e8:	2200      	movs	r2, #0
 80092ea:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80092ec:	4b9c      	ldr	r3, [pc, #624]	; (8009560 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80092ee:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80092f0:	2380      	movs	r3, #128	; 0x80
 80092f2:	055b      	lsls	r3, r3, #21
 80092f4:	4013      	ands	r3, r2
 80092f6:	d10a      	bne.n	800930e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80092f8:	4b99      	ldr	r3, [pc, #612]	; (8009560 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80092fa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80092fc:	4b98      	ldr	r3, [pc, #608]	; (8009560 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80092fe:	2180      	movs	r1, #128	; 0x80
 8009300:	0549      	lsls	r1, r1, #21
 8009302:	430a      	orrs	r2, r1
 8009304:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8009306:	2317      	movs	r3, #23
 8009308:	18fb      	adds	r3, r7, r3
 800930a:	2201      	movs	r2, #1
 800930c:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800930e:	4b95      	ldr	r3, [pc, #596]	; (8009564 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 8009310:	681a      	ldr	r2, [r3, #0]
 8009312:	2380      	movs	r3, #128	; 0x80
 8009314:	005b      	lsls	r3, r3, #1
 8009316:	4013      	ands	r3, r2
 8009318:	d11a      	bne.n	8009350 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800931a:	4b92      	ldr	r3, [pc, #584]	; (8009564 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 800931c:	681a      	ldr	r2, [r3, #0]
 800931e:	4b91      	ldr	r3, [pc, #580]	; (8009564 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 8009320:	2180      	movs	r1, #128	; 0x80
 8009322:	0049      	lsls	r1, r1, #1
 8009324:	430a      	orrs	r2, r1
 8009326:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009328:	f7fe fe62 	bl	8007ff0 <HAL_GetTick>
 800932c:	0003      	movs	r3, r0
 800932e:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009330:	e008      	b.n	8009344 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009332:	f7fe fe5d 	bl	8007ff0 <HAL_GetTick>
 8009336:	0002      	movs	r2, r0
 8009338:	693b      	ldr	r3, [r7, #16]
 800933a:	1ad3      	subs	r3, r2, r3
 800933c:	2b64      	cmp	r3, #100	; 0x64
 800933e:	d901      	bls.n	8009344 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8009340:	2303      	movs	r3, #3
 8009342:	e108      	b.n	8009556 <HAL_RCCEx_PeriphCLKConfig+0x292>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009344:	4b87      	ldr	r3, [pc, #540]	; (8009564 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 8009346:	681a      	ldr	r2, [r3, #0]
 8009348:	2380      	movs	r3, #128	; 0x80
 800934a:	005b      	lsls	r3, r3, #1
 800934c:	4013      	ands	r3, r2
 800934e:	d0f0      	beq.n	8009332 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8009350:	4b83      	ldr	r3, [pc, #524]	; (8009560 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8009352:	681a      	ldr	r2, [r3, #0]
 8009354:	23c0      	movs	r3, #192	; 0xc0
 8009356:	039b      	lsls	r3, r3, #14
 8009358:	4013      	ands	r3, r2
 800935a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	685a      	ldr	r2, [r3, #4]
 8009360:	23c0      	movs	r3, #192	; 0xc0
 8009362:	039b      	lsls	r3, r3, #14
 8009364:	4013      	ands	r3, r2
 8009366:	68fa      	ldr	r2, [r7, #12]
 8009368:	429a      	cmp	r2, r3
 800936a:	d107      	bne.n	800937c <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	689a      	ldr	r2, [r3, #8]
 8009370:	23c0      	movs	r3, #192	; 0xc0
 8009372:	039b      	lsls	r3, r3, #14
 8009374:	4013      	ands	r3, r2
 8009376:	68fa      	ldr	r2, [r7, #12]
 8009378:	429a      	cmp	r2, r3
 800937a:	d013      	beq.n	80093a4 <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	685a      	ldr	r2, [r3, #4]
 8009380:	23c0      	movs	r3, #192	; 0xc0
 8009382:	029b      	lsls	r3, r3, #10
 8009384:	401a      	ands	r2, r3
 8009386:	23c0      	movs	r3, #192	; 0xc0
 8009388:	029b      	lsls	r3, r3, #10
 800938a:	429a      	cmp	r2, r3
 800938c:	d10a      	bne.n	80093a4 <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800938e:	4b74      	ldr	r3, [pc, #464]	; (8009560 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8009390:	681a      	ldr	r2, [r3, #0]
 8009392:	2380      	movs	r3, #128	; 0x80
 8009394:	029b      	lsls	r3, r3, #10
 8009396:	401a      	ands	r2, r3
 8009398:	2380      	movs	r3, #128	; 0x80
 800939a:	029b      	lsls	r3, r3, #10
 800939c:	429a      	cmp	r2, r3
 800939e:	d101      	bne.n	80093a4 <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 80093a0:	2301      	movs	r3, #1
 80093a2:	e0d8      	b.n	8009556 <HAL_RCCEx_PeriphCLKConfig+0x292>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 80093a4:	4b6e      	ldr	r3, [pc, #440]	; (8009560 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80093a6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80093a8:	23c0      	movs	r3, #192	; 0xc0
 80093aa:	029b      	lsls	r3, r3, #10
 80093ac:	4013      	ands	r3, r2
 80093ae:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 80093b0:	68fb      	ldr	r3, [r7, #12]
 80093b2:	2b00      	cmp	r3, #0
 80093b4:	d049      	beq.n	800944a <HAL_RCCEx_PeriphCLKConfig+0x186>
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	685a      	ldr	r2, [r3, #4]
 80093ba:	23c0      	movs	r3, #192	; 0xc0
 80093bc:	029b      	lsls	r3, r3, #10
 80093be:	4013      	ands	r3, r2
 80093c0:	68fa      	ldr	r2, [r7, #12]
 80093c2:	429a      	cmp	r2, r3
 80093c4:	d004      	beq.n	80093d0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	2220      	movs	r2, #32
 80093cc:	4013      	ands	r3, r2
 80093ce:	d10d      	bne.n	80093ec <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	689a      	ldr	r2, [r3, #8]
 80093d4:	23c0      	movs	r3, #192	; 0xc0
 80093d6:	029b      	lsls	r3, r3, #10
 80093d8:	4013      	ands	r3, r2
 80093da:	68fa      	ldr	r2, [r7, #12]
 80093dc:	429a      	cmp	r2, r3
 80093de:	d034      	beq.n	800944a <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	681a      	ldr	r2, [r3, #0]
 80093e4:	2380      	movs	r3, #128	; 0x80
 80093e6:	011b      	lsls	r3, r3, #4
 80093e8:	4013      	ands	r3, r2
 80093ea:	d02e      	beq.n	800944a <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 80093ec:	4b5c      	ldr	r3, [pc, #368]	; (8009560 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80093ee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80093f0:	4a5d      	ldr	r2, [pc, #372]	; (8009568 <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 80093f2:	4013      	ands	r3, r2
 80093f4:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80093f6:	4b5a      	ldr	r3, [pc, #360]	; (8009560 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80093f8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80093fa:	4b59      	ldr	r3, [pc, #356]	; (8009560 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80093fc:	2180      	movs	r1, #128	; 0x80
 80093fe:	0309      	lsls	r1, r1, #12
 8009400:	430a      	orrs	r2, r1
 8009402:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8009404:	4b56      	ldr	r3, [pc, #344]	; (8009560 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8009406:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8009408:	4b55      	ldr	r3, [pc, #340]	; (8009560 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 800940a:	4958      	ldr	r1, [pc, #352]	; (800956c <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 800940c:	400a      	ands	r2, r1
 800940e:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8009410:	4b53      	ldr	r3, [pc, #332]	; (8009560 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8009412:	68fa      	ldr	r2, [r7, #12]
 8009414:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8009416:	68fa      	ldr	r2, [r7, #12]
 8009418:	2380      	movs	r3, #128	; 0x80
 800941a:	005b      	lsls	r3, r3, #1
 800941c:	4013      	ands	r3, r2
 800941e:	d014      	beq.n	800944a <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009420:	f7fe fde6 	bl	8007ff0 <HAL_GetTick>
 8009424:	0003      	movs	r3, r0
 8009426:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8009428:	e009      	b.n	800943e <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800942a:	f7fe fde1 	bl	8007ff0 <HAL_GetTick>
 800942e:	0002      	movs	r2, r0
 8009430:	693b      	ldr	r3, [r7, #16]
 8009432:	1ad3      	subs	r3, r2, r3
 8009434:	4a4e      	ldr	r2, [pc, #312]	; (8009570 <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 8009436:	4293      	cmp	r3, r2
 8009438:	d901      	bls.n	800943e <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 800943a:	2303      	movs	r3, #3
 800943c:	e08b      	b.n	8009556 <HAL_RCCEx_PeriphCLKConfig+0x292>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800943e:	4b48      	ldr	r3, [pc, #288]	; (8009560 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8009440:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8009442:	2380      	movs	r3, #128	; 0x80
 8009444:	009b      	lsls	r3, r3, #2
 8009446:	4013      	ands	r3, r2
 8009448:	d0ef      	beq.n	800942a <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	685a      	ldr	r2, [r3, #4]
 800944e:	23c0      	movs	r3, #192	; 0xc0
 8009450:	029b      	lsls	r3, r3, #10
 8009452:	401a      	ands	r2, r3
 8009454:	23c0      	movs	r3, #192	; 0xc0
 8009456:	029b      	lsls	r3, r3, #10
 8009458:	429a      	cmp	r2, r3
 800945a:	d10c      	bne.n	8009476 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
 800945c:	4b40      	ldr	r3, [pc, #256]	; (8009560 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 800945e:	681b      	ldr	r3, [r3, #0]
 8009460:	4a44      	ldr	r2, [pc, #272]	; (8009574 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 8009462:	4013      	ands	r3, r2
 8009464:	0019      	movs	r1, r3
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	685a      	ldr	r2, [r3, #4]
 800946a:	23c0      	movs	r3, #192	; 0xc0
 800946c:	039b      	lsls	r3, r3, #14
 800946e:	401a      	ands	r2, r3
 8009470:	4b3b      	ldr	r3, [pc, #236]	; (8009560 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8009472:	430a      	orrs	r2, r1
 8009474:	601a      	str	r2, [r3, #0]
 8009476:	4b3a      	ldr	r3, [pc, #232]	; (8009560 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8009478:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	685a      	ldr	r2, [r3, #4]
 800947e:	23c0      	movs	r3, #192	; 0xc0
 8009480:	029b      	lsls	r3, r3, #10
 8009482:	401a      	ands	r2, r3
 8009484:	4b36      	ldr	r3, [pc, #216]	; (8009560 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8009486:	430a      	orrs	r2, r1
 8009488:	651a      	str	r2, [r3, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800948a:	2317      	movs	r3, #23
 800948c:	18fb      	adds	r3, r7, r3
 800948e:	781b      	ldrb	r3, [r3, #0]
 8009490:	2b01      	cmp	r3, #1
 8009492:	d105      	bne.n	80094a0 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009494:	4b32      	ldr	r3, [pc, #200]	; (8009560 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8009496:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009498:	4b31      	ldr	r3, [pc, #196]	; (8009560 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 800949a:	4937      	ldr	r1, [pc, #220]	; (8009578 <HAL_RCCEx_PeriphCLKConfig+0x2b4>)
 800949c:	400a      	ands	r2, r1
 800949e:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	681b      	ldr	r3, [r3, #0]
 80094a4:	2201      	movs	r2, #1
 80094a6:	4013      	ands	r3, r2
 80094a8:	d009      	beq.n	80094be <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80094aa:	4b2d      	ldr	r3, [pc, #180]	; (8009560 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80094ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80094ae:	2203      	movs	r2, #3
 80094b0:	4393      	bics	r3, r2
 80094b2:	0019      	movs	r1, r3
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	68da      	ldr	r2, [r3, #12]
 80094b8:	4b29      	ldr	r3, [pc, #164]	; (8009560 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80094ba:	430a      	orrs	r2, r1
 80094bc:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	681b      	ldr	r3, [r3, #0]
 80094c2:	2202      	movs	r2, #2
 80094c4:	4013      	ands	r3, r2
 80094c6:	d009      	beq.n	80094dc <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80094c8:	4b25      	ldr	r3, [pc, #148]	; (8009560 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80094ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80094cc:	220c      	movs	r2, #12
 80094ce:	4393      	bics	r3, r2
 80094d0:	0019      	movs	r1, r3
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	691a      	ldr	r2, [r3, #16]
 80094d6:	4b22      	ldr	r3, [pc, #136]	; (8009560 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80094d8:	430a      	orrs	r2, r1
 80094da:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	681b      	ldr	r3, [r3, #0]
 80094e0:	2204      	movs	r2, #4
 80094e2:	4013      	ands	r3, r2
 80094e4:	d009      	beq.n	80094fa <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80094e6:	4b1e      	ldr	r3, [pc, #120]	; (8009560 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80094e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80094ea:	4a24      	ldr	r2, [pc, #144]	; (800957c <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 80094ec:	4013      	ands	r3, r2
 80094ee:	0019      	movs	r1, r3
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	695a      	ldr	r2, [r3, #20]
 80094f4:	4b1a      	ldr	r3, [pc, #104]	; (8009560 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80094f6:	430a      	orrs	r2, r1
 80094f8:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	681b      	ldr	r3, [r3, #0]
 80094fe:	2208      	movs	r2, #8
 8009500:	4013      	ands	r3, r2
 8009502:	d009      	beq.n	8009518 <HAL_RCCEx_PeriphCLKConfig+0x254>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8009504:	4b16      	ldr	r3, [pc, #88]	; (8009560 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8009506:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009508:	4a1d      	ldr	r2, [pc, #116]	; (8009580 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800950a:	4013      	ands	r3, r2
 800950c:	0019      	movs	r1, r3
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	699a      	ldr	r2, [r3, #24]
 8009512:	4b13      	ldr	r3, [pc, #76]	; (8009560 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8009514:	430a      	orrs	r2, r1
 8009516:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	2240      	movs	r2, #64	; 0x40
 800951e:	4013      	ands	r3, r2
 8009520:	d009      	beq.n	8009536 <HAL_RCCEx_PeriphCLKConfig+0x272>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8009522:	4b0f      	ldr	r3, [pc, #60]	; (8009560 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8009524:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009526:	4a17      	ldr	r2, [pc, #92]	; (8009584 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8009528:	4013      	ands	r3, r2
 800952a:	0019      	movs	r1, r3
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	6a1a      	ldr	r2, [r3, #32]
 8009530:	4b0b      	ldr	r3, [pc, #44]	; (8009560 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8009532:	430a      	orrs	r2, r1
 8009534:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	681b      	ldr	r3, [r3, #0]
 800953a:	2280      	movs	r2, #128	; 0x80
 800953c:	4013      	ands	r3, r2
 800953e:	d009      	beq.n	8009554 <HAL_RCCEx_PeriphCLKConfig+0x290>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8009540:	4b07      	ldr	r3, [pc, #28]	; (8009560 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8009542:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009544:	4a10      	ldr	r2, [pc, #64]	; (8009588 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8009546:	4013      	ands	r3, r2
 8009548:	0019      	movs	r1, r3
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	69da      	ldr	r2, [r3, #28]
 800954e:	4b04      	ldr	r3, [pc, #16]	; (8009560 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8009550:	430a      	orrs	r2, r1
 8009552:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8009554:	2300      	movs	r3, #0
}
 8009556:	0018      	movs	r0, r3
 8009558:	46bd      	mov	sp, r7
 800955a:	b006      	add	sp, #24
 800955c:	bd80      	pop	{r7, pc}
 800955e:	46c0      	nop			; (mov r8, r8)
 8009560:	40021000 	.word	0x40021000
 8009564:	40007000 	.word	0x40007000
 8009568:	fffcffff 	.word	0xfffcffff
 800956c:	fff7ffff 	.word	0xfff7ffff
 8009570:	00001388 	.word	0x00001388
 8009574:	ffcfffff 	.word	0xffcfffff
 8009578:	efffffff 	.word	0xefffffff
 800957c:	fffff3ff 	.word	0xfffff3ff
 8009580:	ffffcfff 	.word	0xffffcfff
 8009584:	fbffffff 	.word	0xfbffffff
 8009588:	fff3ffff 	.word	0xfff3ffff

0800958c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800958c:	b580      	push	{r7, lr}
 800958e:	b082      	sub	sp, #8
 8009590:	af00      	add	r7, sp, #0
 8009592:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	2b00      	cmp	r3, #0
 8009598:	d101      	bne.n	800959e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800959a:	2301      	movs	r3, #1
 800959c:	e059      	b.n	8009652 <HAL_SPI_Init+0xc6>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	2200      	movs	r2, #0
 80095a2:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	2251      	movs	r2, #81	; 0x51
 80095a8:	5c9b      	ldrb	r3, [r3, r2]
 80095aa:	b2db      	uxtb	r3, r3
 80095ac:	2b00      	cmp	r3, #0
 80095ae:	d107      	bne.n	80095c0 <HAL_SPI_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	2250      	movs	r2, #80	; 0x50
 80095b4:	2100      	movs	r1, #0
 80095b6:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	0018      	movs	r0, r3
 80095bc:	f7fd ffb6 	bl	800752c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	2251      	movs	r2, #81	; 0x51
 80095c4:	2102      	movs	r1, #2
 80095c6:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	681a      	ldr	r2, [r3, #0]
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	681b      	ldr	r3, [r3, #0]
 80095d2:	2140      	movs	r1, #64	; 0x40
 80095d4:	438a      	bics	r2, r1
 80095d6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	685a      	ldr	r2, [r3, #4]
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	689b      	ldr	r3, [r3, #8]
 80095e0:	431a      	orrs	r2, r3
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	68db      	ldr	r3, [r3, #12]
 80095e6:	431a      	orrs	r2, r3
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	691b      	ldr	r3, [r3, #16]
 80095ec:	431a      	orrs	r2, r3
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	695b      	ldr	r3, [r3, #20]
 80095f2:	431a      	orrs	r2, r3
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	6999      	ldr	r1, [r3, #24]
 80095f8:	2380      	movs	r3, #128	; 0x80
 80095fa:	009b      	lsls	r3, r3, #2
 80095fc:	400b      	ands	r3, r1
 80095fe:	431a      	orrs	r2, r3
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	69db      	ldr	r3, [r3, #28]
 8009604:	431a      	orrs	r2, r3
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	6a1b      	ldr	r3, [r3, #32]
 800960a:	431a      	orrs	r2, r3
 800960c:	0011      	movs	r1, r2
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	681b      	ldr	r3, [r3, #0]
 8009616:	430a      	orrs	r2, r1
 8009618:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	699b      	ldr	r3, [r3, #24]
 800961e:	0c1b      	lsrs	r3, r3, #16
 8009620:	2204      	movs	r2, #4
 8009622:	4013      	ands	r3, r2
 8009624:	0019      	movs	r1, r3
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	430a      	orrs	r2, r1
 8009630:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	69da      	ldr	r2, [r3, #28]
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	681b      	ldr	r3, [r3, #0]
 800963c:	4907      	ldr	r1, [pc, #28]	; (800965c <HAL_SPI_Init+0xd0>)
 800963e:	400a      	ands	r2, r1
 8009640:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	2200      	movs	r2, #0
 8009646:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	2251      	movs	r2, #81	; 0x51
 800964c:	2101      	movs	r1, #1
 800964e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8009650:	2300      	movs	r3, #0
}
 8009652:	0018      	movs	r0, r3
 8009654:	46bd      	mov	sp, r7
 8009656:	b002      	add	sp, #8
 8009658:	bd80      	pop	{r7, pc}
 800965a:	46c0      	nop			; (mov r8, r8)
 800965c:	fffff7ff 	.word	0xfffff7ff

08009660 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8009660:	b580      	push	{r7, lr}
 8009662:	b082      	sub	sp, #8
 8009664:	af00      	add	r7, sp, #0
 8009666:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	2b00      	cmp	r3, #0
 800966c:	d101      	bne.n	8009672 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 800966e:	2301      	movs	r3, #1
 8009670:	e01b      	b.n	80096aa <HAL_SPI_DeInit+0x4a>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	2251      	movs	r2, #81	; 0x51
 8009676:	2102      	movs	r1, #2
 8009678:	5499      	strb	r1, [r3, r2]

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	681b      	ldr	r3, [r3, #0]
 800967e:	681a      	ldr	r2, [r3, #0]
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	2140      	movs	r1, #64	; 0x40
 8009686:	438a      	bics	r2, r1
 8009688:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	0018      	movs	r0, r3
 800968e:	f7fa fb43 	bl	8003d18 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	2200      	movs	r2, #0
 8009696:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	2251      	movs	r2, #81	; 0x51
 800969c:	2100      	movs	r1, #0
 800969e:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	2250      	movs	r2, #80	; 0x50
 80096a4:	2100      	movs	r1, #0
 80096a6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80096a8:	2300      	movs	r3, #0
}
 80096aa:	0018      	movs	r0, r3
 80096ac:	46bd      	mov	sp, r7
 80096ae:	b002      	add	sp, #8
 80096b0:	bd80      	pop	{r7, pc}

080096b2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80096b2:	b580      	push	{r7, lr}
 80096b4:	b088      	sub	sp, #32
 80096b6:	af00      	add	r7, sp, #0
 80096b8:	60f8      	str	r0, [r7, #12]
 80096ba:	60b9      	str	r1, [r7, #8]
 80096bc:	603b      	str	r3, [r7, #0]
 80096be:	1dbb      	adds	r3, r7, #6
 80096c0:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80096c2:	231f      	movs	r3, #31
 80096c4:	18fb      	adds	r3, r7, r3
 80096c6:	2200      	movs	r2, #0
 80096c8:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80096ca:	68fb      	ldr	r3, [r7, #12]
 80096cc:	2250      	movs	r2, #80	; 0x50
 80096ce:	5c9b      	ldrb	r3, [r3, r2]
 80096d0:	2b01      	cmp	r3, #1
 80096d2:	d101      	bne.n	80096d8 <HAL_SPI_Transmit+0x26>
 80096d4:	2302      	movs	r3, #2
 80096d6:	e136      	b.n	8009946 <HAL_SPI_Transmit+0x294>
 80096d8:	68fb      	ldr	r3, [r7, #12]
 80096da:	2250      	movs	r2, #80	; 0x50
 80096dc:	2101      	movs	r1, #1
 80096de:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80096e0:	f7fe fc86 	bl	8007ff0 <HAL_GetTick>
 80096e4:	0003      	movs	r3, r0
 80096e6:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80096e8:	2316      	movs	r3, #22
 80096ea:	18fb      	adds	r3, r7, r3
 80096ec:	1dba      	adds	r2, r7, #6
 80096ee:	8812      	ldrh	r2, [r2, #0]
 80096f0:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 80096f2:	68fb      	ldr	r3, [r7, #12]
 80096f4:	2251      	movs	r2, #81	; 0x51
 80096f6:	5c9b      	ldrb	r3, [r3, r2]
 80096f8:	b2db      	uxtb	r3, r3
 80096fa:	2b01      	cmp	r3, #1
 80096fc:	d004      	beq.n	8009708 <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 80096fe:	231f      	movs	r3, #31
 8009700:	18fb      	adds	r3, r7, r3
 8009702:	2202      	movs	r2, #2
 8009704:	701a      	strb	r2, [r3, #0]
    goto error;
 8009706:	e113      	b.n	8009930 <HAL_SPI_Transmit+0x27e>
  }

  if ((pData == NULL) || (Size == 0U))
 8009708:	68bb      	ldr	r3, [r7, #8]
 800970a:	2b00      	cmp	r3, #0
 800970c:	d003      	beq.n	8009716 <HAL_SPI_Transmit+0x64>
 800970e:	1dbb      	adds	r3, r7, #6
 8009710:	881b      	ldrh	r3, [r3, #0]
 8009712:	2b00      	cmp	r3, #0
 8009714:	d104      	bne.n	8009720 <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 8009716:	231f      	movs	r3, #31
 8009718:	18fb      	adds	r3, r7, r3
 800971a:	2201      	movs	r2, #1
 800971c:	701a      	strb	r2, [r3, #0]
    goto error;
 800971e:	e107      	b.n	8009930 <HAL_SPI_Transmit+0x27e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8009720:	68fb      	ldr	r3, [r7, #12]
 8009722:	2251      	movs	r2, #81	; 0x51
 8009724:	2103      	movs	r1, #3
 8009726:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	2200      	movs	r2, #0
 800972c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800972e:	68fb      	ldr	r3, [r7, #12]
 8009730:	68ba      	ldr	r2, [r7, #8]
 8009732:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8009734:	68fb      	ldr	r3, [r7, #12]
 8009736:	1dba      	adds	r2, r7, #6
 8009738:	8812      	ldrh	r2, [r2, #0]
 800973a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800973c:	68fb      	ldr	r3, [r7, #12]
 800973e:	1dba      	adds	r2, r7, #6
 8009740:	8812      	ldrh	r2, [r2, #0]
 8009742:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8009744:	68fb      	ldr	r3, [r7, #12]
 8009746:	2200      	movs	r2, #0
 8009748:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800974a:	68fb      	ldr	r3, [r7, #12]
 800974c:	2200      	movs	r2, #0
 800974e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8009750:	68fb      	ldr	r3, [r7, #12]
 8009752:	2200      	movs	r2, #0
 8009754:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8009756:	68fb      	ldr	r3, [r7, #12]
 8009758:	2200      	movs	r2, #0
 800975a:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800975c:	68fb      	ldr	r3, [r7, #12]
 800975e:	2200      	movs	r2, #0
 8009760:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009762:	68fb      	ldr	r3, [r7, #12]
 8009764:	689a      	ldr	r2, [r3, #8]
 8009766:	2380      	movs	r3, #128	; 0x80
 8009768:	021b      	lsls	r3, r3, #8
 800976a:	429a      	cmp	r2, r3
 800976c:	d108      	bne.n	8009780 <HAL_SPI_Transmit+0xce>
  {
    SPI_1LINE_TX(hspi);
 800976e:	68fb      	ldr	r3, [r7, #12]
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	681a      	ldr	r2, [r3, #0]
 8009774:	68fb      	ldr	r3, [r7, #12]
 8009776:	681b      	ldr	r3, [r3, #0]
 8009778:	2180      	movs	r1, #128	; 0x80
 800977a:	01c9      	lsls	r1, r1, #7
 800977c:	430a      	orrs	r2, r1
 800977e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009780:	68fb      	ldr	r3, [r7, #12]
 8009782:	681b      	ldr	r3, [r3, #0]
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	2240      	movs	r2, #64	; 0x40
 8009788:	4013      	ands	r3, r2
 800978a:	2b40      	cmp	r3, #64	; 0x40
 800978c:	d007      	beq.n	800979e <HAL_SPI_Transmit+0xec>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800978e:	68fb      	ldr	r3, [r7, #12]
 8009790:	681b      	ldr	r3, [r3, #0]
 8009792:	681a      	ldr	r2, [r3, #0]
 8009794:	68fb      	ldr	r3, [r7, #12]
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	2140      	movs	r1, #64	; 0x40
 800979a:	430a      	orrs	r2, r1
 800979c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	68da      	ldr	r2, [r3, #12]
 80097a2:	2380      	movs	r3, #128	; 0x80
 80097a4:	011b      	lsls	r3, r3, #4
 80097a6:	429a      	cmp	r2, r3
 80097a8:	d14e      	bne.n	8009848 <HAL_SPI_Transmit+0x196>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80097aa:	68fb      	ldr	r3, [r7, #12]
 80097ac:	685b      	ldr	r3, [r3, #4]
 80097ae:	2b00      	cmp	r3, #0
 80097b0:	d004      	beq.n	80097bc <HAL_SPI_Transmit+0x10a>
 80097b2:	2316      	movs	r3, #22
 80097b4:	18fb      	adds	r3, r7, r3
 80097b6:	881b      	ldrh	r3, [r3, #0]
 80097b8:	2b01      	cmp	r3, #1
 80097ba:	d13f      	bne.n	800983c <HAL_SPI_Transmit+0x18a>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80097bc:	68fb      	ldr	r3, [r7, #12]
 80097be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80097c0:	881a      	ldrh	r2, [r3, #0]
 80097c2:	68fb      	ldr	r3, [r7, #12]
 80097c4:	681b      	ldr	r3, [r3, #0]
 80097c6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80097c8:	68fb      	ldr	r3, [r7, #12]
 80097ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80097cc:	1c9a      	adds	r2, r3, #2
 80097ce:	68fb      	ldr	r3, [r7, #12]
 80097d0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80097d2:	68fb      	ldr	r3, [r7, #12]
 80097d4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80097d6:	b29b      	uxth	r3, r3
 80097d8:	3b01      	subs	r3, #1
 80097da:	b29a      	uxth	r2, r3
 80097dc:	68fb      	ldr	r3, [r7, #12]
 80097de:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80097e0:	e02c      	b.n	800983c <HAL_SPI_Transmit+0x18a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80097e2:	68fb      	ldr	r3, [r7, #12]
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	689b      	ldr	r3, [r3, #8]
 80097e8:	2202      	movs	r2, #2
 80097ea:	4013      	ands	r3, r2
 80097ec:	2b02      	cmp	r3, #2
 80097ee:	d112      	bne.n	8009816 <HAL_SPI_Transmit+0x164>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80097f0:	68fb      	ldr	r3, [r7, #12]
 80097f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80097f4:	881a      	ldrh	r2, [r3, #0]
 80097f6:	68fb      	ldr	r3, [r7, #12]
 80097f8:	681b      	ldr	r3, [r3, #0]
 80097fa:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80097fc:	68fb      	ldr	r3, [r7, #12]
 80097fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009800:	1c9a      	adds	r2, r3, #2
 8009802:	68fb      	ldr	r3, [r7, #12]
 8009804:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8009806:	68fb      	ldr	r3, [r7, #12]
 8009808:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800980a:	b29b      	uxth	r3, r3
 800980c:	3b01      	subs	r3, #1
 800980e:	b29a      	uxth	r2, r3
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	86da      	strh	r2, [r3, #54]	; 0x36
 8009814:	e012      	b.n	800983c <HAL_SPI_Transmit+0x18a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009816:	f7fe fbeb 	bl	8007ff0 <HAL_GetTick>
 800981a:	0002      	movs	r2, r0
 800981c:	69bb      	ldr	r3, [r7, #24]
 800981e:	1ad3      	subs	r3, r2, r3
 8009820:	683a      	ldr	r2, [r7, #0]
 8009822:	429a      	cmp	r2, r3
 8009824:	d802      	bhi.n	800982c <HAL_SPI_Transmit+0x17a>
 8009826:	683b      	ldr	r3, [r7, #0]
 8009828:	3301      	adds	r3, #1
 800982a:	d102      	bne.n	8009832 <HAL_SPI_Transmit+0x180>
 800982c:	683b      	ldr	r3, [r7, #0]
 800982e:	2b00      	cmp	r3, #0
 8009830:	d104      	bne.n	800983c <HAL_SPI_Transmit+0x18a>
        {
          errorcode = HAL_TIMEOUT;
 8009832:	231f      	movs	r3, #31
 8009834:	18fb      	adds	r3, r7, r3
 8009836:	2203      	movs	r2, #3
 8009838:	701a      	strb	r2, [r3, #0]
          goto error;
 800983a:	e079      	b.n	8009930 <HAL_SPI_Transmit+0x27e>
    while (hspi->TxXferCount > 0U)
 800983c:	68fb      	ldr	r3, [r7, #12]
 800983e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009840:	b29b      	uxth	r3, r3
 8009842:	2b00      	cmp	r3, #0
 8009844:	d1cd      	bne.n	80097e2 <HAL_SPI_Transmit+0x130>
 8009846:	e04f      	b.n	80098e8 <HAL_SPI_Transmit+0x236>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009848:	68fb      	ldr	r3, [r7, #12]
 800984a:	685b      	ldr	r3, [r3, #4]
 800984c:	2b00      	cmp	r3, #0
 800984e:	d004      	beq.n	800985a <HAL_SPI_Transmit+0x1a8>
 8009850:	2316      	movs	r3, #22
 8009852:	18fb      	adds	r3, r7, r3
 8009854:	881b      	ldrh	r3, [r3, #0]
 8009856:	2b01      	cmp	r3, #1
 8009858:	d141      	bne.n	80098de <HAL_SPI_Transmit+0x22c>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800985a:	68fb      	ldr	r3, [r7, #12]
 800985c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800985e:	68fb      	ldr	r3, [r7, #12]
 8009860:	681b      	ldr	r3, [r3, #0]
 8009862:	330c      	adds	r3, #12
 8009864:	7812      	ldrb	r2, [r2, #0]
 8009866:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8009868:	68fb      	ldr	r3, [r7, #12]
 800986a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800986c:	1c5a      	adds	r2, r3, #1
 800986e:	68fb      	ldr	r3, [r7, #12]
 8009870:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8009872:	68fb      	ldr	r3, [r7, #12]
 8009874:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009876:	b29b      	uxth	r3, r3
 8009878:	3b01      	subs	r3, #1
 800987a:	b29a      	uxth	r2, r3
 800987c:	68fb      	ldr	r3, [r7, #12]
 800987e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8009880:	e02d      	b.n	80098de <HAL_SPI_Transmit+0x22c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009882:	68fb      	ldr	r3, [r7, #12]
 8009884:	681b      	ldr	r3, [r3, #0]
 8009886:	689b      	ldr	r3, [r3, #8]
 8009888:	2202      	movs	r2, #2
 800988a:	4013      	ands	r3, r2
 800988c:	2b02      	cmp	r3, #2
 800988e:	d113      	bne.n	80098b8 <HAL_SPI_Transmit+0x206>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8009890:	68fb      	ldr	r3, [r7, #12]
 8009892:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009894:	68fb      	ldr	r3, [r7, #12]
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	330c      	adds	r3, #12
 800989a:	7812      	ldrb	r2, [r2, #0]
 800989c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800989e:	68fb      	ldr	r3, [r7, #12]
 80098a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80098a2:	1c5a      	adds	r2, r3, #1
 80098a4:	68fb      	ldr	r3, [r7, #12]
 80098a6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80098a8:	68fb      	ldr	r3, [r7, #12]
 80098aa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80098ac:	b29b      	uxth	r3, r3
 80098ae:	3b01      	subs	r3, #1
 80098b0:	b29a      	uxth	r2, r3
 80098b2:	68fb      	ldr	r3, [r7, #12]
 80098b4:	86da      	strh	r2, [r3, #54]	; 0x36
 80098b6:	e012      	b.n	80098de <HAL_SPI_Transmit+0x22c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80098b8:	f7fe fb9a 	bl	8007ff0 <HAL_GetTick>
 80098bc:	0002      	movs	r2, r0
 80098be:	69bb      	ldr	r3, [r7, #24]
 80098c0:	1ad3      	subs	r3, r2, r3
 80098c2:	683a      	ldr	r2, [r7, #0]
 80098c4:	429a      	cmp	r2, r3
 80098c6:	d802      	bhi.n	80098ce <HAL_SPI_Transmit+0x21c>
 80098c8:	683b      	ldr	r3, [r7, #0]
 80098ca:	3301      	adds	r3, #1
 80098cc:	d102      	bne.n	80098d4 <HAL_SPI_Transmit+0x222>
 80098ce:	683b      	ldr	r3, [r7, #0]
 80098d0:	2b00      	cmp	r3, #0
 80098d2:	d104      	bne.n	80098de <HAL_SPI_Transmit+0x22c>
        {
          errorcode = HAL_TIMEOUT;
 80098d4:	231f      	movs	r3, #31
 80098d6:	18fb      	adds	r3, r7, r3
 80098d8:	2203      	movs	r2, #3
 80098da:	701a      	strb	r2, [r3, #0]
          goto error;
 80098dc:	e028      	b.n	8009930 <HAL_SPI_Transmit+0x27e>
    while (hspi->TxXferCount > 0U)
 80098de:	68fb      	ldr	r3, [r7, #12]
 80098e0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80098e2:	b29b      	uxth	r3, r3
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	d1cc      	bne.n	8009882 <HAL_SPI_Transmit+0x1d0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80098e8:	69ba      	ldr	r2, [r7, #24]
 80098ea:	6839      	ldr	r1, [r7, #0]
 80098ec:	68fb      	ldr	r3, [r7, #12]
 80098ee:	0018      	movs	r0, r3
 80098f0:	f000 fa66 	bl	8009dc0 <SPI_EndRxTxTransaction>
 80098f4:	1e03      	subs	r3, r0, #0
 80098f6:	d002      	beq.n	80098fe <HAL_SPI_Transmit+0x24c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80098f8:	68fb      	ldr	r3, [r7, #12]
 80098fa:	2220      	movs	r2, #32
 80098fc:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80098fe:	68fb      	ldr	r3, [r7, #12]
 8009900:	689b      	ldr	r3, [r3, #8]
 8009902:	2b00      	cmp	r3, #0
 8009904:	d10a      	bne.n	800991c <HAL_SPI_Transmit+0x26a>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009906:	2300      	movs	r3, #0
 8009908:	613b      	str	r3, [r7, #16]
 800990a:	68fb      	ldr	r3, [r7, #12]
 800990c:	681b      	ldr	r3, [r3, #0]
 800990e:	68db      	ldr	r3, [r3, #12]
 8009910:	613b      	str	r3, [r7, #16]
 8009912:	68fb      	ldr	r3, [r7, #12]
 8009914:	681b      	ldr	r3, [r3, #0]
 8009916:	689b      	ldr	r3, [r3, #8]
 8009918:	613b      	str	r3, [r7, #16]
 800991a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800991c:	68fb      	ldr	r3, [r7, #12]
 800991e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009920:	2b00      	cmp	r3, #0
 8009922:	d004      	beq.n	800992e <HAL_SPI_Transmit+0x27c>
  {
    errorcode = HAL_ERROR;
 8009924:	231f      	movs	r3, #31
 8009926:	18fb      	adds	r3, r7, r3
 8009928:	2201      	movs	r2, #1
 800992a:	701a      	strb	r2, [r3, #0]
 800992c:	e000      	b.n	8009930 <HAL_SPI_Transmit+0x27e>
  }

error:
 800992e:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 8009930:	68fb      	ldr	r3, [r7, #12]
 8009932:	2251      	movs	r2, #81	; 0x51
 8009934:	2101      	movs	r1, #1
 8009936:	5499      	strb	r1, [r3, r2]
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8009938:	68fb      	ldr	r3, [r7, #12]
 800993a:	2250      	movs	r2, #80	; 0x50
 800993c:	2100      	movs	r1, #0
 800993e:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8009940:	231f      	movs	r3, #31
 8009942:	18fb      	adds	r3, r7, r3
 8009944:	781b      	ldrb	r3, [r3, #0]
}
 8009946:	0018      	movs	r0, r3
 8009948:	46bd      	mov	sp, r7
 800994a:	b008      	add	sp, #32
 800994c:	bd80      	pop	{r7, pc}

0800994e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800994e:	b580      	push	{r7, lr}
 8009950:	b08c      	sub	sp, #48	; 0x30
 8009952:	af00      	add	r7, sp, #0
 8009954:	60f8      	str	r0, [r7, #12]
 8009956:	60b9      	str	r1, [r7, #8]
 8009958:	607a      	str	r2, [r7, #4]
 800995a:	001a      	movs	r2, r3
 800995c:	1cbb      	adds	r3, r7, #2
 800995e:	801a      	strh	r2, [r3, #0]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8009960:	2301      	movs	r3, #1
 8009962:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8009964:	232b      	movs	r3, #43	; 0x2b
 8009966:	18fb      	adds	r3, r7, r3
 8009968:	2200      	movs	r2, #0
 800996a:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800996c:	68fb      	ldr	r3, [r7, #12]
 800996e:	2250      	movs	r2, #80	; 0x50
 8009970:	5c9b      	ldrb	r3, [r3, r2]
 8009972:	2b01      	cmp	r3, #1
 8009974:	d101      	bne.n	800997a <HAL_SPI_TransmitReceive+0x2c>
 8009976:	2302      	movs	r3, #2
 8009978:	e1a1      	b.n	8009cbe <HAL_SPI_TransmitReceive+0x370>
 800997a:	68fb      	ldr	r3, [r7, #12]
 800997c:	2250      	movs	r2, #80	; 0x50
 800997e:	2101      	movs	r1, #1
 8009980:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009982:	f7fe fb35 	bl	8007ff0 <HAL_GetTick>
 8009986:	0003      	movs	r3, r0
 8009988:	627b      	str	r3, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800998a:	2023      	movs	r0, #35	; 0x23
 800998c:	183b      	adds	r3, r7, r0
 800998e:	68fa      	ldr	r2, [r7, #12]
 8009990:	2151      	movs	r1, #81	; 0x51
 8009992:	5c52      	ldrb	r2, [r2, r1]
 8009994:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	685b      	ldr	r3, [r3, #4]
 800999a:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800999c:	231a      	movs	r3, #26
 800999e:	18fb      	adds	r3, r7, r3
 80099a0:	1cba      	adds	r2, r7, #2
 80099a2:	8812      	ldrh	r2, [r2, #0]
 80099a4:	801a      	strh	r2, [r3, #0]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80099a6:	183b      	adds	r3, r7, r0
 80099a8:	781b      	ldrb	r3, [r3, #0]
 80099aa:	2b01      	cmp	r3, #1
 80099ac:	d012      	beq.n	80099d4 <HAL_SPI_TransmitReceive+0x86>
 80099ae:	69fa      	ldr	r2, [r7, #28]
 80099b0:	2382      	movs	r3, #130	; 0x82
 80099b2:	005b      	lsls	r3, r3, #1
 80099b4:	429a      	cmp	r2, r3
 80099b6:	d108      	bne.n	80099ca <HAL_SPI_TransmitReceive+0x7c>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80099b8:	68fb      	ldr	r3, [r7, #12]
 80099ba:	689b      	ldr	r3, [r3, #8]
 80099bc:	2b00      	cmp	r3, #0
 80099be:	d104      	bne.n	80099ca <HAL_SPI_TransmitReceive+0x7c>
 80099c0:	2323      	movs	r3, #35	; 0x23
 80099c2:	18fb      	adds	r3, r7, r3
 80099c4:	781b      	ldrb	r3, [r3, #0]
 80099c6:	2b04      	cmp	r3, #4
 80099c8:	d004      	beq.n	80099d4 <HAL_SPI_TransmitReceive+0x86>
  {
    errorcode = HAL_BUSY;
 80099ca:	232b      	movs	r3, #43	; 0x2b
 80099cc:	18fb      	adds	r3, r7, r3
 80099ce:	2202      	movs	r2, #2
 80099d0:	701a      	strb	r2, [r3, #0]
    goto error;
 80099d2:	e169      	b.n	8009ca8 <HAL_SPI_TransmitReceive+0x35a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80099d4:	68bb      	ldr	r3, [r7, #8]
 80099d6:	2b00      	cmp	r3, #0
 80099d8:	d006      	beq.n	80099e8 <HAL_SPI_TransmitReceive+0x9a>
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	2b00      	cmp	r3, #0
 80099de:	d003      	beq.n	80099e8 <HAL_SPI_TransmitReceive+0x9a>
 80099e0:	1cbb      	adds	r3, r7, #2
 80099e2:	881b      	ldrh	r3, [r3, #0]
 80099e4:	2b00      	cmp	r3, #0
 80099e6:	d104      	bne.n	80099f2 <HAL_SPI_TransmitReceive+0xa4>
  {
    errorcode = HAL_ERROR;
 80099e8:	232b      	movs	r3, #43	; 0x2b
 80099ea:	18fb      	adds	r3, r7, r3
 80099ec:	2201      	movs	r2, #1
 80099ee:	701a      	strb	r2, [r3, #0]
    goto error;
 80099f0:	e15a      	b.n	8009ca8 <HAL_SPI_TransmitReceive+0x35a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80099f2:	68fb      	ldr	r3, [r7, #12]
 80099f4:	2251      	movs	r2, #81	; 0x51
 80099f6:	5c9b      	ldrb	r3, [r3, r2]
 80099f8:	b2db      	uxtb	r3, r3
 80099fa:	2b04      	cmp	r3, #4
 80099fc:	d003      	beq.n	8009a06 <HAL_SPI_TransmitReceive+0xb8>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80099fe:	68fb      	ldr	r3, [r7, #12]
 8009a00:	2251      	movs	r2, #81	; 0x51
 8009a02:	2105      	movs	r1, #5
 8009a04:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009a06:	68fb      	ldr	r3, [r7, #12]
 8009a08:	2200      	movs	r2, #0
 8009a0a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8009a0c:	68fb      	ldr	r3, [r7, #12]
 8009a0e:	687a      	ldr	r2, [r7, #4]
 8009a10:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8009a12:	68fb      	ldr	r3, [r7, #12]
 8009a14:	1cba      	adds	r2, r7, #2
 8009a16:	8812      	ldrh	r2, [r2, #0]
 8009a18:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8009a1a:	68fb      	ldr	r3, [r7, #12]
 8009a1c:	1cba      	adds	r2, r7, #2
 8009a1e:	8812      	ldrh	r2, [r2, #0]
 8009a20:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8009a22:	68fb      	ldr	r3, [r7, #12]
 8009a24:	68ba      	ldr	r2, [r7, #8]
 8009a26:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8009a28:	68fb      	ldr	r3, [r7, #12]
 8009a2a:	1cba      	adds	r2, r7, #2
 8009a2c:	8812      	ldrh	r2, [r2, #0]
 8009a2e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8009a30:	68fb      	ldr	r3, [r7, #12]
 8009a32:	1cba      	adds	r2, r7, #2
 8009a34:	8812      	ldrh	r2, [r2, #0]
 8009a36:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8009a38:	68fb      	ldr	r3, [r7, #12]
 8009a3a:	2200      	movs	r2, #0
 8009a3c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8009a3e:	68fb      	ldr	r3, [r7, #12]
 8009a40:	2200      	movs	r2, #0
 8009a42:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009a44:	68fb      	ldr	r3, [r7, #12]
 8009a46:	681b      	ldr	r3, [r3, #0]
 8009a48:	681b      	ldr	r3, [r3, #0]
 8009a4a:	2240      	movs	r2, #64	; 0x40
 8009a4c:	4013      	ands	r3, r2
 8009a4e:	2b40      	cmp	r3, #64	; 0x40
 8009a50:	d007      	beq.n	8009a62 <HAL_SPI_TransmitReceive+0x114>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009a52:	68fb      	ldr	r3, [r7, #12]
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	681a      	ldr	r2, [r3, #0]
 8009a58:	68fb      	ldr	r3, [r7, #12]
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	2140      	movs	r1, #64	; 0x40
 8009a5e:	430a      	orrs	r2, r1
 8009a60:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8009a62:	68fb      	ldr	r3, [r7, #12]
 8009a64:	68da      	ldr	r2, [r3, #12]
 8009a66:	2380      	movs	r3, #128	; 0x80
 8009a68:	011b      	lsls	r3, r3, #4
 8009a6a:	429a      	cmp	r2, r3
 8009a6c:	d000      	beq.n	8009a70 <HAL_SPI_TransmitReceive+0x122>
 8009a6e:	e07a      	b.n	8009b66 <HAL_SPI_TransmitReceive+0x218>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009a70:	68fb      	ldr	r3, [r7, #12]
 8009a72:	685b      	ldr	r3, [r3, #4]
 8009a74:	2b00      	cmp	r3, #0
 8009a76:	d004      	beq.n	8009a82 <HAL_SPI_TransmitReceive+0x134>
 8009a78:	231a      	movs	r3, #26
 8009a7a:	18fb      	adds	r3, r7, r3
 8009a7c:	881b      	ldrh	r3, [r3, #0]
 8009a7e:	2b01      	cmp	r3, #1
 8009a80:	d166      	bne.n	8009b50 <HAL_SPI_TransmitReceive+0x202>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009a82:	68fb      	ldr	r3, [r7, #12]
 8009a84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009a86:	881a      	ldrh	r2, [r3, #0]
 8009a88:	68fb      	ldr	r3, [r7, #12]
 8009a8a:	681b      	ldr	r3, [r3, #0]
 8009a8c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009a8e:	68fb      	ldr	r3, [r7, #12]
 8009a90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009a92:	1c9a      	adds	r2, r3, #2
 8009a94:	68fb      	ldr	r3, [r7, #12]
 8009a96:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8009a98:	68fb      	ldr	r3, [r7, #12]
 8009a9a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009a9c:	b29b      	uxth	r3, r3
 8009a9e:	3b01      	subs	r3, #1
 8009aa0:	b29a      	uxth	r2, r3
 8009aa2:	68fb      	ldr	r3, [r7, #12]
 8009aa4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009aa6:	e053      	b.n	8009b50 <HAL_SPI_TransmitReceive+0x202>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009aa8:	68fb      	ldr	r3, [r7, #12]
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	689b      	ldr	r3, [r3, #8]
 8009aae:	2202      	movs	r2, #2
 8009ab0:	4013      	ands	r3, r2
 8009ab2:	2b02      	cmp	r3, #2
 8009ab4:	d11b      	bne.n	8009aee <HAL_SPI_TransmitReceive+0x1a0>
 8009ab6:	68fb      	ldr	r3, [r7, #12]
 8009ab8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009aba:	b29b      	uxth	r3, r3
 8009abc:	2b00      	cmp	r3, #0
 8009abe:	d016      	beq.n	8009aee <HAL_SPI_TransmitReceive+0x1a0>
 8009ac0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009ac2:	2b01      	cmp	r3, #1
 8009ac4:	d113      	bne.n	8009aee <HAL_SPI_TransmitReceive+0x1a0>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009ac6:	68fb      	ldr	r3, [r7, #12]
 8009ac8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009aca:	881a      	ldrh	r2, [r3, #0]
 8009acc:	68fb      	ldr	r3, [r7, #12]
 8009ace:	681b      	ldr	r3, [r3, #0]
 8009ad0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009ad2:	68fb      	ldr	r3, [r7, #12]
 8009ad4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009ad6:	1c9a      	adds	r2, r3, #2
 8009ad8:	68fb      	ldr	r3, [r7, #12]
 8009ada:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8009adc:	68fb      	ldr	r3, [r7, #12]
 8009ade:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009ae0:	b29b      	uxth	r3, r3
 8009ae2:	3b01      	subs	r3, #1
 8009ae4:	b29a      	uxth	r2, r3
 8009ae6:	68fb      	ldr	r3, [r7, #12]
 8009ae8:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009aea:	2300      	movs	r3, #0
 8009aec:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009aee:	68fb      	ldr	r3, [r7, #12]
 8009af0:	681b      	ldr	r3, [r3, #0]
 8009af2:	689b      	ldr	r3, [r3, #8]
 8009af4:	2201      	movs	r2, #1
 8009af6:	4013      	ands	r3, r2
 8009af8:	2b01      	cmp	r3, #1
 8009afa:	d119      	bne.n	8009b30 <HAL_SPI_TransmitReceive+0x1e2>
 8009afc:	68fb      	ldr	r3, [r7, #12]
 8009afe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009b00:	b29b      	uxth	r3, r3
 8009b02:	2b00      	cmp	r3, #0
 8009b04:	d014      	beq.n	8009b30 <HAL_SPI_TransmitReceive+0x1e2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009b06:	68fb      	ldr	r3, [r7, #12]
 8009b08:	681b      	ldr	r3, [r3, #0]
 8009b0a:	68da      	ldr	r2, [r3, #12]
 8009b0c:	68fb      	ldr	r3, [r7, #12]
 8009b0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009b10:	b292      	uxth	r2, r2
 8009b12:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8009b14:	68fb      	ldr	r3, [r7, #12]
 8009b16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009b18:	1c9a      	adds	r2, r3, #2
 8009b1a:	68fb      	ldr	r3, [r7, #12]
 8009b1c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8009b1e:	68fb      	ldr	r3, [r7, #12]
 8009b20:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009b22:	b29b      	uxth	r3, r3
 8009b24:	3b01      	subs	r3, #1
 8009b26:	b29a      	uxth	r2, r3
 8009b28:	68fb      	ldr	r3, [r7, #12]
 8009b2a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009b2c:	2301      	movs	r3, #1
 8009b2e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8009b30:	f7fe fa5e 	bl	8007ff0 <HAL_GetTick>
 8009b34:	0002      	movs	r2, r0
 8009b36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b38:	1ad3      	subs	r3, r2, r3
 8009b3a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009b3c:	429a      	cmp	r2, r3
 8009b3e:	d807      	bhi.n	8009b50 <HAL_SPI_TransmitReceive+0x202>
 8009b40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b42:	3301      	adds	r3, #1
 8009b44:	d004      	beq.n	8009b50 <HAL_SPI_TransmitReceive+0x202>
      {
        errorcode = HAL_TIMEOUT;
 8009b46:	232b      	movs	r3, #43	; 0x2b
 8009b48:	18fb      	adds	r3, r7, r3
 8009b4a:	2203      	movs	r2, #3
 8009b4c:	701a      	strb	r2, [r3, #0]
        goto error;
 8009b4e:	e0ab      	b.n	8009ca8 <HAL_SPI_TransmitReceive+0x35a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009b50:	68fb      	ldr	r3, [r7, #12]
 8009b52:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009b54:	b29b      	uxth	r3, r3
 8009b56:	2b00      	cmp	r3, #0
 8009b58:	d1a6      	bne.n	8009aa8 <HAL_SPI_TransmitReceive+0x15a>
 8009b5a:	68fb      	ldr	r3, [r7, #12]
 8009b5c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009b5e:	b29b      	uxth	r3, r3
 8009b60:	2b00      	cmp	r3, #0
 8009b62:	d1a1      	bne.n	8009aa8 <HAL_SPI_TransmitReceive+0x15a>
 8009b64:	e07f      	b.n	8009c66 <HAL_SPI_TransmitReceive+0x318>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009b66:	68fb      	ldr	r3, [r7, #12]
 8009b68:	685b      	ldr	r3, [r3, #4]
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	d005      	beq.n	8009b7a <HAL_SPI_TransmitReceive+0x22c>
 8009b6e:	231a      	movs	r3, #26
 8009b70:	18fb      	adds	r3, r7, r3
 8009b72:	881b      	ldrh	r3, [r3, #0]
 8009b74:	2b01      	cmp	r3, #1
 8009b76:	d000      	beq.n	8009b7a <HAL_SPI_TransmitReceive+0x22c>
 8009b78:	e06b      	b.n	8009c52 <HAL_SPI_TransmitReceive+0x304>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8009b7a:	68fb      	ldr	r3, [r7, #12]
 8009b7c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009b7e:	68fb      	ldr	r3, [r7, #12]
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	330c      	adds	r3, #12
 8009b84:	7812      	ldrb	r2, [r2, #0]
 8009b86:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8009b88:	68fb      	ldr	r3, [r7, #12]
 8009b8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009b8c:	1c5a      	adds	r2, r3, #1
 8009b8e:	68fb      	ldr	r3, [r7, #12]
 8009b90:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8009b92:	68fb      	ldr	r3, [r7, #12]
 8009b94:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009b96:	b29b      	uxth	r3, r3
 8009b98:	3b01      	subs	r3, #1
 8009b9a:	b29a      	uxth	r2, r3
 8009b9c:	68fb      	ldr	r3, [r7, #12]
 8009b9e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009ba0:	e057      	b.n	8009c52 <HAL_SPI_TransmitReceive+0x304>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009ba2:	68fb      	ldr	r3, [r7, #12]
 8009ba4:	681b      	ldr	r3, [r3, #0]
 8009ba6:	689b      	ldr	r3, [r3, #8]
 8009ba8:	2202      	movs	r2, #2
 8009baa:	4013      	ands	r3, r2
 8009bac:	2b02      	cmp	r3, #2
 8009bae:	d11c      	bne.n	8009bea <HAL_SPI_TransmitReceive+0x29c>
 8009bb0:	68fb      	ldr	r3, [r7, #12]
 8009bb2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009bb4:	b29b      	uxth	r3, r3
 8009bb6:	2b00      	cmp	r3, #0
 8009bb8:	d017      	beq.n	8009bea <HAL_SPI_TransmitReceive+0x29c>
 8009bba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009bbc:	2b01      	cmp	r3, #1
 8009bbe:	d114      	bne.n	8009bea <HAL_SPI_TransmitReceive+0x29c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8009bc0:	68fb      	ldr	r3, [r7, #12]
 8009bc2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009bc4:	68fb      	ldr	r3, [r7, #12]
 8009bc6:	681b      	ldr	r3, [r3, #0]
 8009bc8:	330c      	adds	r3, #12
 8009bca:	7812      	ldrb	r2, [r2, #0]
 8009bcc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8009bce:	68fb      	ldr	r3, [r7, #12]
 8009bd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009bd2:	1c5a      	adds	r2, r3, #1
 8009bd4:	68fb      	ldr	r3, [r7, #12]
 8009bd6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8009bd8:	68fb      	ldr	r3, [r7, #12]
 8009bda:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009bdc:	b29b      	uxth	r3, r3
 8009bde:	3b01      	subs	r3, #1
 8009be0:	b29a      	uxth	r2, r3
 8009be2:	68fb      	ldr	r3, [r7, #12]
 8009be4:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009be6:	2300      	movs	r3, #0
 8009be8:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009bea:	68fb      	ldr	r3, [r7, #12]
 8009bec:	681b      	ldr	r3, [r3, #0]
 8009bee:	689b      	ldr	r3, [r3, #8]
 8009bf0:	2201      	movs	r2, #1
 8009bf2:	4013      	ands	r3, r2
 8009bf4:	2b01      	cmp	r3, #1
 8009bf6:	d119      	bne.n	8009c2c <HAL_SPI_TransmitReceive+0x2de>
 8009bf8:	68fb      	ldr	r3, [r7, #12]
 8009bfa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009bfc:	b29b      	uxth	r3, r3
 8009bfe:	2b00      	cmp	r3, #0
 8009c00:	d014      	beq.n	8009c2c <HAL_SPI_TransmitReceive+0x2de>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8009c02:	68fb      	ldr	r3, [r7, #12]
 8009c04:	681b      	ldr	r3, [r3, #0]
 8009c06:	68da      	ldr	r2, [r3, #12]
 8009c08:	68fb      	ldr	r3, [r7, #12]
 8009c0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c0c:	b2d2      	uxtb	r2, r2
 8009c0e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8009c10:	68fb      	ldr	r3, [r7, #12]
 8009c12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c14:	1c5a      	adds	r2, r3, #1
 8009c16:	68fb      	ldr	r3, [r7, #12]
 8009c18:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8009c1a:	68fb      	ldr	r3, [r7, #12]
 8009c1c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009c1e:	b29b      	uxth	r3, r3
 8009c20:	3b01      	subs	r3, #1
 8009c22:	b29a      	uxth	r2, r3
 8009c24:	68fb      	ldr	r3, [r7, #12]
 8009c26:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009c28:	2301      	movs	r3, #1
 8009c2a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8009c2c:	f7fe f9e0 	bl	8007ff0 <HAL_GetTick>
 8009c30:	0002      	movs	r2, r0
 8009c32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c34:	1ad3      	subs	r3, r2, r3
 8009c36:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009c38:	429a      	cmp	r2, r3
 8009c3a:	d802      	bhi.n	8009c42 <HAL_SPI_TransmitReceive+0x2f4>
 8009c3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c3e:	3301      	adds	r3, #1
 8009c40:	d102      	bne.n	8009c48 <HAL_SPI_TransmitReceive+0x2fa>
 8009c42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c44:	2b00      	cmp	r3, #0
 8009c46:	d104      	bne.n	8009c52 <HAL_SPI_TransmitReceive+0x304>
      {
        errorcode = HAL_TIMEOUT;
 8009c48:	232b      	movs	r3, #43	; 0x2b
 8009c4a:	18fb      	adds	r3, r7, r3
 8009c4c:	2203      	movs	r2, #3
 8009c4e:	701a      	strb	r2, [r3, #0]
        goto error;
 8009c50:	e02a      	b.n	8009ca8 <HAL_SPI_TransmitReceive+0x35a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009c52:	68fb      	ldr	r3, [r7, #12]
 8009c54:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009c56:	b29b      	uxth	r3, r3
 8009c58:	2b00      	cmp	r3, #0
 8009c5a:	d1a2      	bne.n	8009ba2 <HAL_SPI_TransmitReceive+0x254>
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009c60:	b29b      	uxth	r3, r3
 8009c62:	2b00      	cmp	r3, #0
 8009c64:	d19d      	bne.n	8009ba2 <HAL_SPI_TransmitReceive+0x254>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009c66:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009c68:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8009c6a:	68fb      	ldr	r3, [r7, #12]
 8009c6c:	0018      	movs	r0, r3
 8009c6e:	f000 f8a7 	bl	8009dc0 <SPI_EndRxTxTransaction>
 8009c72:	1e03      	subs	r3, r0, #0
 8009c74:	d007      	beq.n	8009c86 <HAL_SPI_TransmitReceive+0x338>
  {
    errorcode = HAL_ERROR;
 8009c76:	232b      	movs	r3, #43	; 0x2b
 8009c78:	18fb      	adds	r3, r7, r3
 8009c7a:	2201      	movs	r2, #1
 8009c7c:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009c7e:	68fb      	ldr	r3, [r7, #12]
 8009c80:	2220      	movs	r2, #32
 8009c82:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8009c84:	e010      	b.n	8009ca8 <HAL_SPI_TransmitReceive+0x35a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8009c86:	68fb      	ldr	r3, [r7, #12]
 8009c88:	689b      	ldr	r3, [r3, #8]
 8009c8a:	2b00      	cmp	r3, #0
 8009c8c:	d10b      	bne.n	8009ca6 <HAL_SPI_TransmitReceive+0x358>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009c8e:	2300      	movs	r3, #0
 8009c90:	617b      	str	r3, [r7, #20]
 8009c92:	68fb      	ldr	r3, [r7, #12]
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	68db      	ldr	r3, [r3, #12]
 8009c98:	617b      	str	r3, [r7, #20]
 8009c9a:	68fb      	ldr	r3, [r7, #12]
 8009c9c:	681b      	ldr	r3, [r3, #0]
 8009c9e:	689b      	ldr	r3, [r3, #8]
 8009ca0:	617b      	str	r3, [r7, #20]
 8009ca2:	697b      	ldr	r3, [r7, #20]
 8009ca4:	e000      	b.n	8009ca8 <HAL_SPI_TransmitReceive+0x35a>
  }

error :
 8009ca6:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 8009ca8:	68fb      	ldr	r3, [r7, #12]
 8009caa:	2251      	movs	r2, #81	; 0x51
 8009cac:	2101      	movs	r1, #1
 8009cae:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hspi);
 8009cb0:	68fb      	ldr	r3, [r7, #12]
 8009cb2:	2250      	movs	r2, #80	; 0x50
 8009cb4:	2100      	movs	r1, #0
 8009cb6:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8009cb8:	232b      	movs	r3, #43	; 0x2b
 8009cba:	18fb      	adds	r3, r7, r3
 8009cbc:	781b      	ldrb	r3, [r3, #0]
}
 8009cbe:	0018      	movs	r0, r3
 8009cc0:	46bd      	mov	sp, r7
 8009cc2:	b00c      	add	sp, #48	; 0x30
 8009cc4:	bd80      	pop	{r7, pc}

08009cc6 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8009cc6:	b580      	push	{r7, lr}
 8009cc8:	b082      	sub	sp, #8
 8009cca:	af00      	add	r7, sp, #0
 8009ccc:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	2251      	movs	r2, #81	; 0x51
 8009cd2:	5c9b      	ldrb	r3, [r3, r2]
 8009cd4:	b2db      	uxtb	r3, r3
}
 8009cd6:	0018      	movs	r0, r3
 8009cd8:	46bd      	mov	sp, r7
 8009cda:	b002      	add	sp, #8
 8009cdc:	bd80      	pop	{r7, pc}
	...

08009ce0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009ce0:	b580      	push	{r7, lr}
 8009ce2:	b084      	sub	sp, #16
 8009ce4:	af00      	add	r7, sp, #0
 8009ce6:	60f8      	str	r0, [r7, #12]
 8009ce8:	60b9      	str	r1, [r7, #8]
 8009cea:	603b      	str	r3, [r7, #0]
 8009cec:	1dfb      	adds	r3, r7, #7
 8009cee:	701a      	strb	r2, [r3, #0]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009cf0:	e050      	b.n	8009d94 <SPI_WaitFlagStateUntilTimeout+0xb4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8009cf2:	683b      	ldr	r3, [r7, #0]
 8009cf4:	3301      	adds	r3, #1
 8009cf6:	d04d      	beq.n	8009d94 <SPI_WaitFlagStateUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8009cf8:	f7fe f97a 	bl	8007ff0 <HAL_GetTick>
 8009cfc:	0002      	movs	r2, r0
 8009cfe:	69bb      	ldr	r3, [r7, #24]
 8009d00:	1ad3      	subs	r3, r2, r3
 8009d02:	683a      	ldr	r2, [r7, #0]
 8009d04:	429a      	cmp	r2, r3
 8009d06:	d902      	bls.n	8009d0e <SPI_WaitFlagStateUntilTimeout+0x2e>
 8009d08:	683b      	ldr	r3, [r7, #0]
 8009d0a:	2b00      	cmp	r3, #0
 8009d0c:	d142      	bne.n	8009d94 <SPI_WaitFlagStateUntilTimeout+0xb4>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009d0e:	68fb      	ldr	r3, [r7, #12]
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	685a      	ldr	r2, [r3, #4]
 8009d14:	68fb      	ldr	r3, [r7, #12]
 8009d16:	681b      	ldr	r3, [r3, #0]
 8009d18:	21e0      	movs	r1, #224	; 0xe0
 8009d1a:	438a      	bics	r2, r1
 8009d1c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009d1e:	68fb      	ldr	r3, [r7, #12]
 8009d20:	685a      	ldr	r2, [r3, #4]
 8009d22:	2382      	movs	r3, #130	; 0x82
 8009d24:	005b      	lsls	r3, r3, #1
 8009d26:	429a      	cmp	r2, r3
 8009d28:	d113      	bne.n	8009d52 <SPI_WaitFlagStateUntilTimeout+0x72>
 8009d2a:	68fb      	ldr	r3, [r7, #12]
 8009d2c:	689a      	ldr	r2, [r3, #8]
 8009d2e:	2380      	movs	r3, #128	; 0x80
 8009d30:	021b      	lsls	r3, r3, #8
 8009d32:	429a      	cmp	r2, r3
 8009d34:	d005      	beq.n	8009d42 <SPI_WaitFlagStateUntilTimeout+0x62>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009d36:	68fb      	ldr	r3, [r7, #12]
 8009d38:	689a      	ldr	r2, [r3, #8]
 8009d3a:	2380      	movs	r3, #128	; 0x80
 8009d3c:	00db      	lsls	r3, r3, #3
 8009d3e:	429a      	cmp	r2, r3
 8009d40:	d107      	bne.n	8009d52 <SPI_WaitFlagStateUntilTimeout+0x72>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009d42:	68fb      	ldr	r3, [r7, #12]
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	681a      	ldr	r2, [r3, #0]
 8009d48:	68fb      	ldr	r3, [r7, #12]
 8009d4a:	681b      	ldr	r3, [r3, #0]
 8009d4c:	2140      	movs	r1, #64	; 0x40
 8009d4e:	438a      	bics	r2, r1
 8009d50:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009d52:	68fb      	ldr	r3, [r7, #12]
 8009d54:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009d56:	2380      	movs	r3, #128	; 0x80
 8009d58:	019b      	lsls	r3, r3, #6
 8009d5a:	429a      	cmp	r2, r3
 8009d5c:	d110      	bne.n	8009d80 <SPI_WaitFlagStateUntilTimeout+0xa0>
        {
          SPI_RESET_CRC(hspi);
 8009d5e:	68fb      	ldr	r3, [r7, #12]
 8009d60:	681b      	ldr	r3, [r3, #0]
 8009d62:	681a      	ldr	r2, [r3, #0]
 8009d64:	68fb      	ldr	r3, [r7, #12]
 8009d66:	681b      	ldr	r3, [r3, #0]
 8009d68:	4914      	ldr	r1, [pc, #80]	; (8009dbc <SPI_WaitFlagStateUntilTimeout+0xdc>)
 8009d6a:	400a      	ands	r2, r1
 8009d6c:	601a      	str	r2, [r3, #0]
 8009d6e:	68fb      	ldr	r3, [r7, #12]
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	681a      	ldr	r2, [r3, #0]
 8009d74:	68fb      	ldr	r3, [r7, #12]
 8009d76:	681b      	ldr	r3, [r3, #0]
 8009d78:	2180      	movs	r1, #128	; 0x80
 8009d7a:	0189      	lsls	r1, r1, #6
 8009d7c:	430a      	orrs	r2, r1
 8009d7e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8009d80:	68fb      	ldr	r3, [r7, #12]
 8009d82:	2251      	movs	r2, #81	; 0x51
 8009d84:	2101      	movs	r1, #1
 8009d86:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009d88:	68fb      	ldr	r3, [r7, #12]
 8009d8a:	2250      	movs	r2, #80	; 0x50
 8009d8c:	2100      	movs	r1, #0
 8009d8e:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8009d90:	2303      	movs	r3, #3
 8009d92:	e00f      	b.n	8009db4 <SPI_WaitFlagStateUntilTimeout+0xd4>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009d94:	68fb      	ldr	r3, [r7, #12]
 8009d96:	681b      	ldr	r3, [r3, #0]
 8009d98:	689b      	ldr	r3, [r3, #8]
 8009d9a:	68ba      	ldr	r2, [r7, #8]
 8009d9c:	4013      	ands	r3, r2
 8009d9e:	68ba      	ldr	r2, [r7, #8]
 8009da0:	1ad3      	subs	r3, r2, r3
 8009da2:	425a      	negs	r2, r3
 8009da4:	4153      	adcs	r3, r2
 8009da6:	b2db      	uxtb	r3, r3
 8009da8:	001a      	movs	r2, r3
 8009daa:	1dfb      	adds	r3, r7, #7
 8009dac:	781b      	ldrb	r3, [r3, #0]
 8009dae:	429a      	cmp	r2, r3
 8009db0:	d19f      	bne.n	8009cf2 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8009db2:	2300      	movs	r3, #0
}
 8009db4:	0018      	movs	r0, r3
 8009db6:	46bd      	mov	sp, r7
 8009db8:	b004      	add	sp, #16
 8009dba:	bd80      	pop	{r7, pc}
 8009dbc:	ffffdfff 	.word	0xffffdfff

08009dc0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8009dc0:	b580      	push	{r7, lr}
 8009dc2:	b086      	sub	sp, #24
 8009dc4:	af02      	add	r7, sp, #8
 8009dc6:	60f8      	str	r0, [r7, #12]
 8009dc8:	60b9      	str	r1, [r7, #8]
 8009dca:	607a      	str	r2, [r7, #4]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009dcc:	68fb      	ldr	r3, [r7, #12]
 8009dce:	685a      	ldr	r2, [r3, #4]
 8009dd0:	2382      	movs	r3, #130	; 0x82
 8009dd2:	005b      	lsls	r3, r3, #1
 8009dd4:	429a      	cmp	r2, r3
 8009dd6:	d112      	bne.n	8009dfe <SPI_EndRxTxTransaction+0x3e>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009dd8:	68ba      	ldr	r2, [r7, #8]
 8009dda:	68f8      	ldr	r0, [r7, #12]
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	9300      	str	r3, [sp, #0]
 8009de0:	0013      	movs	r3, r2
 8009de2:	2200      	movs	r2, #0
 8009de4:	2180      	movs	r1, #128	; 0x80
 8009de6:	f7ff ff7b 	bl	8009ce0 <SPI_WaitFlagStateUntilTimeout>
 8009dea:	1e03      	subs	r3, r0, #0
 8009dec:	d020      	beq.n	8009e30 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009dee:	68fb      	ldr	r3, [r7, #12]
 8009df0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009df2:	2220      	movs	r2, #32
 8009df4:	431a      	orrs	r2, r3
 8009df6:	68fb      	ldr	r3, [r7, #12]
 8009df8:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8009dfa:	2303      	movs	r3, #3
 8009dfc:	e019      	b.n	8009e32 <SPI_EndRxTxTransaction+0x72>
    }
  }
  else
  {
    /* Control RXNE flag in case of Full-Duplex transfer */
    if (hspi->State == HAL_SPI_STATE_BUSY_TX_RX)
 8009dfe:	68fb      	ldr	r3, [r7, #12]
 8009e00:	2251      	movs	r2, #81	; 0x51
 8009e02:	5c9b      	ldrb	r3, [r3, r2]
 8009e04:	b2db      	uxtb	r3, r3
 8009e06:	2b05      	cmp	r3, #5
 8009e08:	d112      	bne.n	8009e30 <SPI_EndRxTxTransaction+0x70>
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8009e0a:	68ba      	ldr	r2, [r7, #8]
 8009e0c:	68f8      	ldr	r0, [r7, #12]
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	9300      	str	r3, [sp, #0]
 8009e12:	0013      	movs	r3, r2
 8009e14:	2200      	movs	r2, #0
 8009e16:	2101      	movs	r1, #1
 8009e18:	f7ff ff62 	bl	8009ce0 <SPI_WaitFlagStateUntilTimeout>
 8009e1c:	1e03      	subs	r3, r0, #0
 8009e1e:	d007      	beq.n	8009e30 <SPI_EndRxTxTransaction+0x70>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009e20:	68fb      	ldr	r3, [r7, #12]
 8009e22:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009e24:	2220      	movs	r2, #32
 8009e26:	431a      	orrs	r2, r3
 8009e28:	68fb      	ldr	r3, [r7, #12]
 8009e2a:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8009e2c:	2303      	movs	r3, #3
 8009e2e:	e000      	b.n	8009e32 <SPI_EndRxTxTransaction+0x72>
      }
    }
  }
  return HAL_OK;
 8009e30:	2300      	movs	r3, #0
}
 8009e32:	0018      	movs	r0, r3
 8009e34:	46bd      	mov	sp, r7
 8009e36:	b004      	add	sp, #16
 8009e38:	bd80      	pop	{r7, pc}

08009e3a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009e3a:	b580      	push	{r7, lr}
 8009e3c:	b082      	sub	sp, #8
 8009e3e:	af00      	add	r7, sp, #0
 8009e40:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	2b00      	cmp	r3, #0
 8009e46:	d101      	bne.n	8009e4c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009e48:	2301      	movs	r3, #1
 8009e4a:	e01e      	b.n	8009e8a <HAL_TIM_Base_Init+0x50>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	2239      	movs	r2, #57	; 0x39
 8009e50:	5c9b      	ldrb	r3, [r3, r2]
 8009e52:	b2db      	uxtb	r3, r3
 8009e54:	2b00      	cmp	r3, #0
 8009e56:	d107      	bne.n	8009e68 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	2238      	movs	r2, #56	; 0x38
 8009e5c:	2100      	movs	r1, #0
 8009e5e:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	0018      	movs	r0, r3
 8009e64:	f7f9 ff7e 	bl	8003d64 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	2239      	movs	r2, #57	; 0x39
 8009e6c:	2102      	movs	r1, #2
 8009e6e:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	681a      	ldr	r2, [r3, #0]
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	3304      	adds	r3, #4
 8009e78:	0019      	movs	r1, r3
 8009e7a:	0010      	movs	r0, r2
 8009e7c:	f000 fa2a 	bl	800a2d4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	2239      	movs	r2, #57	; 0x39
 8009e84:	2101      	movs	r1, #1
 8009e86:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8009e88:	2300      	movs	r3, #0
}
 8009e8a:	0018      	movs	r0, r3
 8009e8c:	46bd      	mov	sp, r7
 8009e8e:	b002      	add	sp, #8
 8009e90:	bd80      	pop	{r7, pc}

08009e92 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009e92:	b580      	push	{r7, lr}
 8009e94:	b084      	sub	sp, #16
 8009e96:	af00      	add	r7, sp, #0
 8009e98:	6078      	str	r0, [r7, #4]
 8009e9a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8009e9c:	683b      	ldr	r3, [r7, #0]
 8009e9e:	2b04      	cmp	r3, #4
 8009ea0:	d011      	beq.n	8009ec6 <HAL_TIM_OC_Start_IT+0x34>
 8009ea2:	d802      	bhi.n	8009eaa <HAL_TIM_OC_Start_IT+0x18>
 8009ea4:	2b00      	cmp	r3, #0
 8009ea6:	d005      	beq.n	8009eb4 <HAL_TIM_OC_Start_IT+0x22>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
      break;
    }

    default:
      break;
 8009ea8:	e028      	b.n	8009efc <HAL_TIM_OC_Start_IT+0x6a>
  switch (Channel)
 8009eaa:	2b08      	cmp	r3, #8
 8009eac:	d014      	beq.n	8009ed8 <HAL_TIM_OC_Start_IT+0x46>
 8009eae:	2b0c      	cmp	r3, #12
 8009eb0:	d01b      	beq.n	8009eea <HAL_TIM_OC_Start_IT+0x58>
      break;
 8009eb2:	e023      	b.n	8009efc <HAL_TIM_OC_Start_IT+0x6a>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	681b      	ldr	r3, [r3, #0]
 8009eb8:	68da      	ldr	r2, [r3, #12]
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	681b      	ldr	r3, [r3, #0]
 8009ebe:	2102      	movs	r1, #2
 8009ec0:	430a      	orrs	r2, r1
 8009ec2:	60da      	str	r2, [r3, #12]
      break;
 8009ec4:	e01a      	b.n	8009efc <HAL_TIM_OC_Start_IT+0x6a>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	681b      	ldr	r3, [r3, #0]
 8009eca:	68da      	ldr	r2, [r3, #12]
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	681b      	ldr	r3, [r3, #0]
 8009ed0:	2104      	movs	r1, #4
 8009ed2:	430a      	orrs	r2, r1
 8009ed4:	60da      	str	r2, [r3, #12]
      break;
 8009ed6:	e011      	b.n	8009efc <HAL_TIM_OC_Start_IT+0x6a>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	681b      	ldr	r3, [r3, #0]
 8009edc:	68da      	ldr	r2, [r3, #12]
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	2108      	movs	r1, #8
 8009ee4:	430a      	orrs	r2, r1
 8009ee6:	60da      	str	r2, [r3, #12]
      break;
 8009ee8:	e008      	b.n	8009efc <HAL_TIM_OC_Start_IT+0x6a>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	681b      	ldr	r3, [r3, #0]
 8009eee:	68da      	ldr	r2, [r3, #12]
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	681b      	ldr	r3, [r3, #0]
 8009ef4:	2110      	movs	r1, #16
 8009ef6:	430a      	orrs	r2, r1
 8009ef8:	60da      	str	r2, [r3, #12]
      break;
 8009efa:	46c0      	nop			; (mov r8, r8)
  }

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	681b      	ldr	r3, [r3, #0]
 8009f00:	6839      	ldr	r1, [r7, #0]
 8009f02:	2201      	movs	r2, #1
 8009f04:	0018      	movs	r0, r3
 8009f06:	f000 fad3 	bl	800a4b0 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	681b      	ldr	r3, [r3, #0]
 8009f0e:	689b      	ldr	r3, [r3, #8]
 8009f10:	2207      	movs	r2, #7
 8009f12:	4013      	ands	r3, r2
 8009f14:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009f16:	68fb      	ldr	r3, [r7, #12]
 8009f18:	2b06      	cmp	r3, #6
 8009f1a:	d007      	beq.n	8009f2c <HAL_TIM_OC_Start_IT+0x9a>
  {
    __HAL_TIM_ENABLE(htim);
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	681b      	ldr	r3, [r3, #0]
 8009f20:	681a      	ldr	r2, [r3, #0]
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	681b      	ldr	r3, [r3, #0]
 8009f26:	2101      	movs	r1, #1
 8009f28:	430a      	orrs	r2, r1
 8009f2a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009f2c:	2300      	movs	r3, #0
}
 8009f2e:	0018      	movs	r0, r3
 8009f30:	46bd      	mov	sp, r7
 8009f32:	b004      	add	sp, #16
 8009f34:	bd80      	pop	{r7, pc}

08009f36 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009f36:	b580      	push	{r7, lr}
 8009f38:	b082      	sub	sp, #8
 8009f3a:	af00      	add	r7, sp, #0
 8009f3c:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	681b      	ldr	r3, [r3, #0]
 8009f42:	691b      	ldr	r3, [r3, #16]
 8009f44:	2202      	movs	r2, #2
 8009f46:	4013      	ands	r3, r2
 8009f48:	2b02      	cmp	r3, #2
 8009f4a:	d124      	bne.n	8009f96 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	681b      	ldr	r3, [r3, #0]
 8009f50:	68db      	ldr	r3, [r3, #12]
 8009f52:	2202      	movs	r2, #2
 8009f54:	4013      	ands	r3, r2
 8009f56:	2b02      	cmp	r3, #2
 8009f58:	d11d      	bne.n	8009f96 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	681b      	ldr	r3, [r3, #0]
 8009f5e:	2203      	movs	r2, #3
 8009f60:	4252      	negs	r2, r2
 8009f62:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	2201      	movs	r2, #1
 8009f68:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	681b      	ldr	r3, [r3, #0]
 8009f6e:	699b      	ldr	r3, [r3, #24]
 8009f70:	2203      	movs	r2, #3
 8009f72:	4013      	ands	r3, r2
 8009f74:	d004      	beq.n	8009f80 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	0018      	movs	r0, r3
 8009f7a:	f000 f993 	bl	800a2a4 <HAL_TIM_IC_CaptureCallback>
 8009f7e:	e007      	b.n	8009f90 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	0018      	movs	r0, r3
 8009f84:	f000 f986 	bl	800a294 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	0018      	movs	r0, r3
 8009f8c:	f000 f992 	bl	800a2b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	2200      	movs	r2, #0
 8009f94:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	681b      	ldr	r3, [r3, #0]
 8009f9a:	691b      	ldr	r3, [r3, #16]
 8009f9c:	2204      	movs	r2, #4
 8009f9e:	4013      	ands	r3, r2
 8009fa0:	2b04      	cmp	r3, #4
 8009fa2:	d125      	bne.n	8009ff0 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	681b      	ldr	r3, [r3, #0]
 8009fa8:	68db      	ldr	r3, [r3, #12]
 8009faa:	2204      	movs	r2, #4
 8009fac:	4013      	ands	r3, r2
 8009fae:	2b04      	cmp	r3, #4
 8009fb0:	d11e      	bne.n	8009ff0 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	681b      	ldr	r3, [r3, #0]
 8009fb6:	2205      	movs	r2, #5
 8009fb8:	4252      	negs	r2, r2
 8009fba:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	2202      	movs	r2, #2
 8009fc0:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	681b      	ldr	r3, [r3, #0]
 8009fc6:	699a      	ldr	r2, [r3, #24]
 8009fc8:	23c0      	movs	r3, #192	; 0xc0
 8009fca:	009b      	lsls	r3, r3, #2
 8009fcc:	4013      	ands	r3, r2
 8009fce:	d004      	beq.n	8009fda <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	0018      	movs	r0, r3
 8009fd4:	f000 f966 	bl	800a2a4 <HAL_TIM_IC_CaptureCallback>
 8009fd8:	e007      	b.n	8009fea <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	0018      	movs	r0, r3
 8009fde:	f000 f959 	bl	800a294 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	0018      	movs	r0, r3
 8009fe6:	f000 f965 	bl	800a2b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	2200      	movs	r2, #0
 8009fee:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	681b      	ldr	r3, [r3, #0]
 8009ff4:	691b      	ldr	r3, [r3, #16]
 8009ff6:	2208      	movs	r2, #8
 8009ff8:	4013      	ands	r3, r2
 8009ffa:	2b08      	cmp	r3, #8
 8009ffc:	d124      	bne.n	800a048 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	681b      	ldr	r3, [r3, #0]
 800a002:	68db      	ldr	r3, [r3, #12]
 800a004:	2208      	movs	r2, #8
 800a006:	4013      	ands	r3, r2
 800a008:	2b08      	cmp	r3, #8
 800a00a:	d11d      	bne.n	800a048 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	2209      	movs	r2, #9
 800a012:	4252      	negs	r2, r2
 800a014:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	2204      	movs	r2, #4
 800a01a:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	681b      	ldr	r3, [r3, #0]
 800a020:	69db      	ldr	r3, [r3, #28]
 800a022:	2203      	movs	r2, #3
 800a024:	4013      	ands	r3, r2
 800a026:	d004      	beq.n	800a032 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	0018      	movs	r0, r3
 800a02c:	f000 f93a 	bl	800a2a4 <HAL_TIM_IC_CaptureCallback>
 800a030:	e007      	b.n	800a042 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	0018      	movs	r0, r3
 800a036:	f000 f92d 	bl	800a294 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	0018      	movs	r0, r3
 800a03e:	f000 f939 	bl	800a2b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	2200      	movs	r2, #0
 800a046:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	681b      	ldr	r3, [r3, #0]
 800a04c:	691b      	ldr	r3, [r3, #16]
 800a04e:	2210      	movs	r2, #16
 800a050:	4013      	ands	r3, r2
 800a052:	2b10      	cmp	r3, #16
 800a054:	d125      	bne.n	800a0a2 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	681b      	ldr	r3, [r3, #0]
 800a05a:	68db      	ldr	r3, [r3, #12]
 800a05c:	2210      	movs	r2, #16
 800a05e:	4013      	ands	r3, r2
 800a060:	2b10      	cmp	r3, #16
 800a062:	d11e      	bne.n	800a0a2 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	681b      	ldr	r3, [r3, #0]
 800a068:	2211      	movs	r2, #17
 800a06a:	4252      	negs	r2, r2
 800a06c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	2208      	movs	r2, #8
 800a072:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	681b      	ldr	r3, [r3, #0]
 800a078:	69da      	ldr	r2, [r3, #28]
 800a07a:	23c0      	movs	r3, #192	; 0xc0
 800a07c:	009b      	lsls	r3, r3, #2
 800a07e:	4013      	ands	r3, r2
 800a080:	d004      	beq.n	800a08c <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	0018      	movs	r0, r3
 800a086:	f000 f90d 	bl	800a2a4 <HAL_TIM_IC_CaptureCallback>
 800a08a:	e007      	b.n	800a09c <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	0018      	movs	r0, r3
 800a090:	f000 f900 	bl	800a294 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	0018      	movs	r0, r3
 800a098:	f000 f90c 	bl	800a2b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	2200      	movs	r2, #0
 800a0a0:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	681b      	ldr	r3, [r3, #0]
 800a0a6:	691b      	ldr	r3, [r3, #16]
 800a0a8:	2201      	movs	r2, #1
 800a0aa:	4013      	ands	r3, r2
 800a0ac:	2b01      	cmp	r3, #1
 800a0ae:	d10f      	bne.n	800a0d0 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	681b      	ldr	r3, [r3, #0]
 800a0b4:	68db      	ldr	r3, [r3, #12]
 800a0b6:	2201      	movs	r2, #1
 800a0b8:	4013      	ands	r3, r2
 800a0ba:	2b01      	cmp	r3, #1
 800a0bc:	d108      	bne.n	800a0d0 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	681b      	ldr	r3, [r3, #0]
 800a0c2:	2202      	movs	r2, #2
 800a0c4:	4252      	negs	r2, r2
 800a0c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	0018      	movs	r0, r3
 800a0cc:	f000 f8da 	bl	800a284 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	681b      	ldr	r3, [r3, #0]
 800a0d4:	691b      	ldr	r3, [r3, #16]
 800a0d6:	2240      	movs	r2, #64	; 0x40
 800a0d8:	4013      	ands	r3, r2
 800a0da:	2b40      	cmp	r3, #64	; 0x40
 800a0dc:	d10f      	bne.n	800a0fe <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	681b      	ldr	r3, [r3, #0]
 800a0e2:	68db      	ldr	r3, [r3, #12]
 800a0e4:	2240      	movs	r2, #64	; 0x40
 800a0e6:	4013      	ands	r3, r2
 800a0e8:	2b40      	cmp	r3, #64	; 0x40
 800a0ea:	d108      	bne.n	800a0fe <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	681b      	ldr	r3, [r3, #0]
 800a0f0:	2241      	movs	r2, #65	; 0x41
 800a0f2:	4252      	negs	r2, r2
 800a0f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	0018      	movs	r0, r3
 800a0fa:	f000 f8e3 	bl	800a2c4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800a0fe:	46c0      	nop			; (mov r8, r8)
 800a100:	46bd      	mov	sp, r7
 800a102:	b002      	add	sp, #8
 800a104:	bd80      	pop	{r7, pc}
	...

0800a108 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800a108:	b580      	push	{r7, lr}
 800a10a:	b084      	sub	sp, #16
 800a10c:	af00      	add	r7, sp, #0
 800a10e:	6078      	str	r0, [r7, #4]
 800a110:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	2238      	movs	r2, #56	; 0x38
 800a116:	5c9b      	ldrb	r3, [r3, r2]
 800a118:	2b01      	cmp	r3, #1
 800a11a:	d101      	bne.n	800a120 <HAL_TIM_ConfigClockSource+0x18>
 800a11c:	2302      	movs	r3, #2
 800a11e:	e0ab      	b.n	800a278 <HAL_TIM_ConfigClockSource+0x170>
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	2238      	movs	r2, #56	; 0x38
 800a124:	2101      	movs	r1, #1
 800a126:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	2239      	movs	r2, #57	; 0x39
 800a12c:	2102      	movs	r1, #2
 800a12e:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	681b      	ldr	r3, [r3, #0]
 800a134:	689b      	ldr	r3, [r3, #8]
 800a136:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a138:	68fb      	ldr	r3, [r7, #12]
 800a13a:	2277      	movs	r2, #119	; 0x77
 800a13c:	4393      	bics	r3, r2
 800a13e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a140:	68fb      	ldr	r3, [r7, #12]
 800a142:	4a4f      	ldr	r2, [pc, #316]	; (800a280 <HAL_TIM_ConfigClockSource+0x178>)
 800a144:	4013      	ands	r3, r2
 800a146:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	681b      	ldr	r3, [r3, #0]
 800a14c:	68fa      	ldr	r2, [r7, #12]
 800a14e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800a150:	683b      	ldr	r3, [r7, #0]
 800a152:	681b      	ldr	r3, [r3, #0]
 800a154:	2b40      	cmp	r3, #64	; 0x40
 800a156:	d100      	bne.n	800a15a <HAL_TIM_ConfigClockSource+0x52>
 800a158:	e06b      	b.n	800a232 <HAL_TIM_ConfigClockSource+0x12a>
 800a15a:	d80e      	bhi.n	800a17a <HAL_TIM_ConfigClockSource+0x72>
 800a15c:	2b10      	cmp	r3, #16
 800a15e:	d100      	bne.n	800a162 <HAL_TIM_ConfigClockSource+0x5a>
 800a160:	e077      	b.n	800a252 <HAL_TIM_ConfigClockSource+0x14a>
 800a162:	d803      	bhi.n	800a16c <HAL_TIM_ConfigClockSource+0x64>
 800a164:	2b00      	cmp	r3, #0
 800a166:	d100      	bne.n	800a16a <HAL_TIM_ConfigClockSource+0x62>
 800a168:	e073      	b.n	800a252 <HAL_TIM_ConfigClockSource+0x14a>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800a16a:	e07c      	b.n	800a266 <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 800a16c:	2b20      	cmp	r3, #32
 800a16e:	d100      	bne.n	800a172 <HAL_TIM_ConfigClockSource+0x6a>
 800a170:	e06f      	b.n	800a252 <HAL_TIM_ConfigClockSource+0x14a>
 800a172:	2b30      	cmp	r3, #48	; 0x30
 800a174:	d100      	bne.n	800a178 <HAL_TIM_ConfigClockSource+0x70>
 800a176:	e06c      	b.n	800a252 <HAL_TIM_ConfigClockSource+0x14a>
      break;
 800a178:	e075      	b.n	800a266 <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 800a17a:	2b70      	cmp	r3, #112	; 0x70
 800a17c:	d00e      	beq.n	800a19c <HAL_TIM_ConfigClockSource+0x94>
 800a17e:	d804      	bhi.n	800a18a <HAL_TIM_ConfigClockSource+0x82>
 800a180:	2b50      	cmp	r3, #80	; 0x50
 800a182:	d036      	beq.n	800a1f2 <HAL_TIM_ConfigClockSource+0xea>
 800a184:	2b60      	cmp	r3, #96	; 0x60
 800a186:	d044      	beq.n	800a212 <HAL_TIM_ConfigClockSource+0x10a>
      break;
 800a188:	e06d      	b.n	800a266 <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 800a18a:	2280      	movs	r2, #128	; 0x80
 800a18c:	0152      	lsls	r2, r2, #5
 800a18e:	4293      	cmp	r3, r2
 800a190:	d068      	beq.n	800a264 <HAL_TIM_ConfigClockSource+0x15c>
 800a192:	2280      	movs	r2, #128	; 0x80
 800a194:	0192      	lsls	r2, r2, #6
 800a196:	4293      	cmp	r3, r2
 800a198:	d017      	beq.n	800a1ca <HAL_TIM_ConfigClockSource+0xc2>
      break;
 800a19a:	e064      	b.n	800a266 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	6818      	ldr	r0, [r3, #0]
 800a1a0:	683b      	ldr	r3, [r7, #0]
 800a1a2:	6899      	ldr	r1, [r3, #8]
 800a1a4:	683b      	ldr	r3, [r7, #0]
 800a1a6:	685a      	ldr	r2, [r3, #4]
 800a1a8:	683b      	ldr	r3, [r7, #0]
 800a1aa:	68db      	ldr	r3, [r3, #12]
 800a1ac:	f000 f960 	bl	800a470 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	681b      	ldr	r3, [r3, #0]
 800a1b4:	689b      	ldr	r3, [r3, #8]
 800a1b6:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a1b8:	68fb      	ldr	r3, [r7, #12]
 800a1ba:	2277      	movs	r2, #119	; 0x77
 800a1bc:	4313      	orrs	r3, r2
 800a1be:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	681b      	ldr	r3, [r3, #0]
 800a1c4:	68fa      	ldr	r2, [r7, #12]
 800a1c6:	609a      	str	r2, [r3, #8]
      break;
 800a1c8:	e04d      	b.n	800a266 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	6818      	ldr	r0, [r3, #0]
 800a1ce:	683b      	ldr	r3, [r7, #0]
 800a1d0:	6899      	ldr	r1, [r3, #8]
 800a1d2:	683b      	ldr	r3, [r7, #0]
 800a1d4:	685a      	ldr	r2, [r3, #4]
 800a1d6:	683b      	ldr	r3, [r7, #0]
 800a1d8:	68db      	ldr	r3, [r3, #12]
 800a1da:	f000 f949 	bl	800a470 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	681b      	ldr	r3, [r3, #0]
 800a1e2:	689a      	ldr	r2, [r3, #8]
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	681b      	ldr	r3, [r3, #0]
 800a1e8:	2180      	movs	r1, #128	; 0x80
 800a1ea:	01c9      	lsls	r1, r1, #7
 800a1ec:	430a      	orrs	r2, r1
 800a1ee:	609a      	str	r2, [r3, #8]
      break;
 800a1f0:	e039      	b.n	800a266 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	6818      	ldr	r0, [r3, #0]
 800a1f6:	683b      	ldr	r3, [r7, #0]
 800a1f8:	6859      	ldr	r1, [r3, #4]
 800a1fa:	683b      	ldr	r3, [r7, #0]
 800a1fc:	68db      	ldr	r3, [r3, #12]
 800a1fe:	001a      	movs	r2, r3
 800a200:	f000 f8bc 	bl	800a37c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	681b      	ldr	r3, [r3, #0]
 800a208:	2150      	movs	r1, #80	; 0x50
 800a20a:	0018      	movs	r0, r3
 800a20c:	f000 f916 	bl	800a43c <TIM_ITRx_SetConfig>
      break;
 800a210:	e029      	b.n	800a266 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	6818      	ldr	r0, [r3, #0]
 800a216:	683b      	ldr	r3, [r7, #0]
 800a218:	6859      	ldr	r1, [r3, #4]
 800a21a:	683b      	ldr	r3, [r7, #0]
 800a21c:	68db      	ldr	r3, [r3, #12]
 800a21e:	001a      	movs	r2, r3
 800a220:	f000 f8da 	bl	800a3d8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	681b      	ldr	r3, [r3, #0]
 800a228:	2160      	movs	r1, #96	; 0x60
 800a22a:	0018      	movs	r0, r3
 800a22c:	f000 f906 	bl	800a43c <TIM_ITRx_SetConfig>
      break;
 800a230:	e019      	b.n	800a266 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	6818      	ldr	r0, [r3, #0]
 800a236:	683b      	ldr	r3, [r7, #0]
 800a238:	6859      	ldr	r1, [r3, #4]
 800a23a:	683b      	ldr	r3, [r7, #0]
 800a23c:	68db      	ldr	r3, [r3, #12]
 800a23e:	001a      	movs	r2, r3
 800a240:	f000 f89c 	bl	800a37c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	681b      	ldr	r3, [r3, #0]
 800a248:	2140      	movs	r1, #64	; 0x40
 800a24a:	0018      	movs	r0, r3
 800a24c:	f000 f8f6 	bl	800a43c <TIM_ITRx_SetConfig>
      break;
 800a250:	e009      	b.n	800a266 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	681a      	ldr	r2, [r3, #0]
 800a256:	683b      	ldr	r3, [r7, #0]
 800a258:	681b      	ldr	r3, [r3, #0]
 800a25a:	0019      	movs	r1, r3
 800a25c:	0010      	movs	r0, r2
 800a25e:	f000 f8ed 	bl	800a43c <TIM_ITRx_SetConfig>
      break;
 800a262:	e000      	b.n	800a266 <HAL_TIM_ConfigClockSource+0x15e>
      break;
 800a264:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	2239      	movs	r2, #57	; 0x39
 800a26a:	2101      	movs	r1, #1
 800a26c:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	2238      	movs	r2, #56	; 0x38
 800a272:	2100      	movs	r1, #0
 800a274:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800a276:	2300      	movs	r3, #0
}
 800a278:	0018      	movs	r0, r3
 800a27a:	46bd      	mov	sp, r7
 800a27c:	b004      	add	sp, #16
 800a27e:	bd80      	pop	{r7, pc}
 800a280:	ffff00ff 	.word	0xffff00ff

0800a284 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a284:	b580      	push	{r7, lr}
 800a286:	b082      	sub	sp, #8
 800a288:	af00      	add	r7, sp, #0
 800a28a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800a28c:	46c0      	nop			; (mov r8, r8)
 800a28e:	46bd      	mov	sp, r7
 800a290:	b002      	add	sp, #8
 800a292:	bd80      	pop	{r7, pc}

0800a294 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a294:	b580      	push	{r7, lr}
 800a296:	b082      	sub	sp, #8
 800a298:	af00      	add	r7, sp, #0
 800a29a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a29c:	46c0      	nop			; (mov r8, r8)
 800a29e:	46bd      	mov	sp, r7
 800a2a0:	b002      	add	sp, #8
 800a2a2:	bd80      	pop	{r7, pc}

0800a2a4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a2a4:	b580      	push	{r7, lr}
 800a2a6:	b082      	sub	sp, #8
 800a2a8:	af00      	add	r7, sp, #0
 800a2aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a2ac:	46c0      	nop			; (mov r8, r8)
 800a2ae:	46bd      	mov	sp, r7
 800a2b0:	b002      	add	sp, #8
 800a2b2:	bd80      	pop	{r7, pc}

0800a2b4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a2b4:	b580      	push	{r7, lr}
 800a2b6:	b082      	sub	sp, #8
 800a2b8:	af00      	add	r7, sp, #0
 800a2ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a2bc:	46c0      	nop			; (mov r8, r8)
 800a2be:	46bd      	mov	sp, r7
 800a2c0:	b002      	add	sp, #8
 800a2c2:	bd80      	pop	{r7, pc}

0800a2c4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a2c4:	b580      	push	{r7, lr}
 800a2c6:	b082      	sub	sp, #8
 800a2c8:	af00      	add	r7, sp, #0
 800a2ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a2cc:	46c0      	nop			; (mov r8, r8)
 800a2ce:	46bd      	mov	sp, r7
 800a2d0:	b002      	add	sp, #8
 800a2d2:	bd80      	pop	{r7, pc}

0800a2d4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800a2d4:	b580      	push	{r7, lr}
 800a2d6:	b084      	sub	sp, #16
 800a2d8:	af00      	add	r7, sp, #0
 800a2da:	6078      	str	r0, [r7, #4]
 800a2dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	681b      	ldr	r3, [r3, #0]
 800a2e2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a2e4:	687a      	ldr	r2, [r7, #4]
 800a2e6:	2380      	movs	r3, #128	; 0x80
 800a2e8:	05db      	lsls	r3, r3, #23
 800a2ea:	429a      	cmp	r2, r3
 800a2ec:	d007      	beq.n	800a2fe <TIM_Base_SetConfig+0x2a>
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	4a1f      	ldr	r2, [pc, #124]	; (800a370 <TIM_Base_SetConfig+0x9c>)
 800a2f2:	4293      	cmp	r3, r2
 800a2f4:	d003      	beq.n	800a2fe <TIM_Base_SetConfig+0x2a>
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	4a1e      	ldr	r2, [pc, #120]	; (800a374 <TIM_Base_SetConfig+0xa0>)
 800a2fa:	4293      	cmp	r3, r2
 800a2fc:	d108      	bne.n	800a310 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a2fe:	68fb      	ldr	r3, [r7, #12]
 800a300:	2270      	movs	r2, #112	; 0x70
 800a302:	4393      	bics	r3, r2
 800a304:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a306:	683b      	ldr	r3, [r7, #0]
 800a308:	685b      	ldr	r3, [r3, #4]
 800a30a:	68fa      	ldr	r2, [r7, #12]
 800a30c:	4313      	orrs	r3, r2
 800a30e:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a310:	687a      	ldr	r2, [r7, #4]
 800a312:	2380      	movs	r3, #128	; 0x80
 800a314:	05db      	lsls	r3, r3, #23
 800a316:	429a      	cmp	r2, r3
 800a318:	d007      	beq.n	800a32a <TIM_Base_SetConfig+0x56>
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	4a14      	ldr	r2, [pc, #80]	; (800a370 <TIM_Base_SetConfig+0x9c>)
 800a31e:	4293      	cmp	r3, r2
 800a320:	d003      	beq.n	800a32a <TIM_Base_SetConfig+0x56>
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	4a13      	ldr	r2, [pc, #76]	; (800a374 <TIM_Base_SetConfig+0xa0>)
 800a326:	4293      	cmp	r3, r2
 800a328:	d108      	bne.n	800a33c <TIM_Base_SetConfig+0x68>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a32a:	68fb      	ldr	r3, [r7, #12]
 800a32c:	4a12      	ldr	r2, [pc, #72]	; (800a378 <TIM_Base_SetConfig+0xa4>)
 800a32e:	4013      	ands	r3, r2
 800a330:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a332:	683b      	ldr	r3, [r7, #0]
 800a334:	68db      	ldr	r3, [r3, #12]
 800a336:	68fa      	ldr	r2, [r7, #12]
 800a338:	4313      	orrs	r3, r2
 800a33a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a33c:	68fb      	ldr	r3, [r7, #12]
 800a33e:	2280      	movs	r2, #128	; 0x80
 800a340:	4393      	bics	r3, r2
 800a342:	001a      	movs	r2, r3
 800a344:	683b      	ldr	r3, [r7, #0]
 800a346:	691b      	ldr	r3, [r3, #16]
 800a348:	4313      	orrs	r3, r2
 800a34a:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	68fa      	ldr	r2, [r7, #12]
 800a350:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a352:	683b      	ldr	r3, [r7, #0]
 800a354:	689a      	ldr	r2, [r3, #8]
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a35a:	683b      	ldr	r3, [r7, #0]
 800a35c:	681a      	ldr	r2, [r3, #0]
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	2201      	movs	r2, #1
 800a366:	615a      	str	r2, [r3, #20]
}
 800a368:	46c0      	nop			; (mov r8, r8)
 800a36a:	46bd      	mov	sp, r7
 800a36c:	b004      	add	sp, #16
 800a36e:	bd80      	pop	{r7, pc}
 800a370:	40010800 	.word	0x40010800
 800a374:	40011400 	.word	0x40011400
 800a378:	fffffcff 	.word	0xfffffcff

0800a37c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a37c:	b580      	push	{r7, lr}
 800a37e:	b086      	sub	sp, #24
 800a380:	af00      	add	r7, sp, #0
 800a382:	60f8      	str	r0, [r7, #12]
 800a384:	60b9      	str	r1, [r7, #8]
 800a386:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a388:	68fb      	ldr	r3, [r7, #12]
 800a38a:	6a1b      	ldr	r3, [r3, #32]
 800a38c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a38e:	68fb      	ldr	r3, [r7, #12]
 800a390:	6a1b      	ldr	r3, [r3, #32]
 800a392:	2201      	movs	r2, #1
 800a394:	4393      	bics	r3, r2
 800a396:	001a      	movs	r2, r3
 800a398:	68fb      	ldr	r3, [r7, #12]
 800a39a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a39c:	68fb      	ldr	r3, [r7, #12]
 800a39e:	699b      	ldr	r3, [r3, #24]
 800a3a0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a3a2:	693b      	ldr	r3, [r7, #16]
 800a3a4:	22f0      	movs	r2, #240	; 0xf0
 800a3a6:	4393      	bics	r3, r2
 800a3a8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	011b      	lsls	r3, r3, #4
 800a3ae:	693a      	ldr	r2, [r7, #16]
 800a3b0:	4313      	orrs	r3, r2
 800a3b2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a3b4:	697b      	ldr	r3, [r7, #20]
 800a3b6:	220a      	movs	r2, #10
 800a3b8:	4393      	bics	r3, r2
 800a3ba:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a3bc:	697a      	ldr	r2, [r7, #20]
 800a3be:	68bb      	ldr	r3, [r7, #8]
 800a3c0:	4313      	orrs	r3, r2
 800a3c2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a3c4:	68fb      	ldr	r3, [r7, #12]
 800a3c6:	693a      	ldr	r2, [r7, #16]
 800a3c8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a3ca:	68fb      	ldr	r3, [r7, #12]
 800a3cc:	697a      	ldr	r2, [r7, #20]
 800a3ce:	621a      	str	r2, [r3, #32]
}
 800a3d0:	46c0      	nop			; (mov r8, r8)
 800a3d2:	46bd      	mov	sp, r7
 800a3d4:	b006      	add	sp, #24
 800a3d6:	bd80      	pop	{r7, pc}

0800a3d8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a3d8:	b580      	push	{r7, lr}
 800a3da:	b086      	sub	sp, #24
 800a3dc:	af00      	add	r7, sp, #0
 800a3de:	60f8      	str	r0, [r7, #12]
 800a3e0:	60b9      	str	r1, [r7, #8]
 800a3e2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a3e4:	68fb      	ldr	r3, [r7, #12]
 800a3e6:	6a1b      	ldr	r3, [r3, #32]
 800a3e8:	2210      	movs	r2, #16
 800a3ea:	4393      	bics	r3, r2
 800a3ec:	001a      	movs	r2, r3
 800a3ee:	68fb      	ldr	r3, [r7, #12]
 800a3f0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a3f2:	68fb      	ldr	r3, [r7, #12]
 800a3f4:	699b      	ldr	r3, [r3, #24]
 800a3f6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a3f8:	68fb      	ldr	r3, [r7, #12]
 800a3fa:	6a1b      	ldr	r3, [r3, #32]
 800a3fc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a3fe:	697b      	ldr	r3, [r7, #20]
 800a400:	4a0d      	ldr	r2, [pc, #52]	; (800a438 <TIM_TI2_ConfigInputStage+0x60>)
 800a402:	4013      	ands	r3, r2
 800a404:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	031b      	lsls	r3, r3, #12
 800a40a:	697a      	ldr	r2, [r7, #20]
 800a40c:	4313      	orrs	r3, r2
 800a40e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a410:	693b      	ldr	r3, [r7, #16]
 800a412:	22a0      	movs	r2, #160	; 0xa0
 800a414:	4393      	bics	r3, r2
 800a416:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a418:	68bb      	ldr	r3, [r7, #8]
 800a41a:	011b      	lsls	r3, r3, #4
 800a41c:	693a      	ldr	r2, [r7, #16]
 800a41e:	4313      	orrs	r3, r2
 800a420:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a422:	68fb      	ldr	r3, [r7, #12]
 800a424:	697a      	ldr	r2, [r7, #20]
 800a426:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a428:	68fb      	ldr	r3, [r7, #12]
 800a42a:	693a      	ldr	r2, [r7, #16]
 800a42c:	621a      	str	r2, [r3, #32]
}
 800a42e:	46c0      	nop			; (mov r8, r8)
 800a430:	46bd      	mov	sp, r7
 800a432:	b006      	add	sp, #24
 800a434:	bd80      	pop	{r7, pc}
 800a436:	46c0      	nop			; (mov r8, r8)
 800a438:	ffff0fff 	.word	0xffff0fff

0800a43c <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a43c:	b580      	push	{r7, lr}
 800a43e:	b084      	sub	sp, #16
 800a440:	af00      	add	r7, sp, #0
 800a442:	6078      	str	r0, [r7, #4]
 800a444:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	689b      	ldr	r3, [r3, #8]
 800a44a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a44c:	68fb      	ldr	r3, [r7, #12]
 800a44e:	2270      	movs	r2, #112	; 0x70
 800a450:	4393      	bics	r3, r2
 800a452:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a454:	683a      	ldr	r2, [r7, #0]
 800a456:	68fb      	ldr	r3, [r7, #12]
 800a458:	4313      	orrs	r3, r2
 800a45a:	2207      	movs	r2, #7
 800a45c:	4313      	orrs	r3, r2
 800a45e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	68fa      	ldr	r2, [r7, #12]
 800a464:	609a      	str	r2, [r3, #8]
}
 800a466:	46c0      	nop			; (mov r8, r8)
 800a468:	46bd      	mov	sp, r7
 800a46a:	b004      	add	sp, #16
 800a46c:	bd80      	pop	{r7, pc}
	...

0800a470 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a470:	b580      	push	{r7, lr}
 800a472:	b086      	sub	sp, #24
 800a474:	af00      	add	r7, sp, #0
 800a476:	60f8      	str	r0, [r7, #12]
 800a478:	60b9      	str	r1, [r7, #8]
 800a47a:	607a      	str	r2, [r7, #4]
 800a47c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a47e:	68fb      	ldr	r3, [r7, #12]
 800a480:	689b      	ldr	r3, [r3, #8]
 800a482:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a484:	697b      	ldr	r3, [r7, #20]
 800a486:	4a09      	ldr	r2, [pc, #36]	; (800a4ac <TIM_ETR_SetConfig+0x3c>)
 800a488:	4013      	ands	r3, r2
 800a48a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a48c:	683b      	ldr	r3, [r7, #0]
 800a48e:	021a      	lsls	r2, r3, #8
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	431a      	orrs	r2, r3
 800a494:	68bb      	ldr	r3, [r7, #8]
 800a496:	4313      	orrs	r3, r2
 800a498:	697a      	ldr	r2, [r7, #20]
 800a49a:	4313      	orrs	r3, r2
 800a49c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a49e:	68fb      	ldr	r3, [r7, #12]
 800a4a0:	697a      	ldr	r2, [r7, #20]
 800a4a2:	609a      	str	r2, [r3, #8]
}
 800a4a4:	46c0      	nop			; (mov r8, r8)
 800a4a6:	46bd      	mov	sp, r7
 800a4a8:	b006      	add	sp, #24
 800a4aa:	bd80      	pop	{r7, pc}
 800a4ac:	ffff00ff 	.word	0xffff00ff

0800a4b0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
static void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a4b0:	b580      	push	{r7, lr}
 800a4b2:	b086      	sub	sp, #24
 800a4b4:	af00      	add	r7, sp, #0
 800a4b6:	60f8      	str	r0, [r7, #12]
 800a4b8:	60b9      	str	r1, [r7, #8]
 800a4ba:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a4bc:	68bb      	ldr	r3, [r7, #8]
 800a4be:	221f      	movs	r2, #31
 800a4c0:	4013      	ands	r3, r2
 800a4c2:	2201      	movs	r2, #1
 800a4c4:	409a      	lsls	r2, r3
 800a4c6:	0013      	movs	r3, r2
 800a4c8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a4ca:	68fb      	ldr	r3, [r7, #12]
 800a4cc:	6a1b      	ldr	r3, [r3, #32]
 800a4ce:	697a      	ldr	r2, [r7, #20]
 800a4d0:	43d2      	mvns	r2, r2
 800a4d2:	401a      	ands	r2, r3
 800a4d4:	68fb      	ldr	r3, [r7, #12]
 800a4d6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a4d8:	68fb      	ldr	r3, [r7, #12]
 800a4da:	6a1a      	ldr	r2, [r3, #32]
 800a4dc:	68bb      	ldr	r3, [r7, #8]
 800a4de:	211f      	movs	r1, #31
 800a4e0:	400b      	ands	r3, r1
 800a4e2:	6879      	ldr	r1, [r7, #4]
 800a4e4:	4099      	lsls	r1, r3
 800a4e6:	000b      	movs	r3, r1
 800a4e8:	431a      	orrs	r2, r3
 800a4ea:	68fb      	ldr	r3, [r7, #12]
 800a4ec:	621a      	str	r2, [r3, #32]
}
 800a4ee:	46c0      	nop			; (mov r8, r8)
 800a4f0:	46bd      	mov	sp, r7
 800a4f2:	b006      	add	sp, #24
 800a4f4:	bd80      	pop	{r7, pc}

0800a4f6 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a4f6:	b580      	push	{r7, lr}
 800a4f8:	b084      	sub	sp, #16
 800a4fa:	af00      	add	r7, sp, #0
 800a4fc:	6078      	str	r0, [r7, #4]
 800a4fe:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	2238      	movs	r2, #56	; 0x38
 800a504:	5c9b      	ldrb	r3, [r3, r2]
 800a506:	2b01      	cmp	r3, #1
 800a508:	d101      	bne.n	800a50e <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a50a:	2302      	movs	r3, #2
 800a50c:	e032      	b.n	800a574 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	2238      	movs	r2, #56	; 0x38
 800a512:	2101      	movs	r1, #1
 800a514:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	2239      	movs	r2, #57	; 0x39
 800a51a:	2102      	movs	r1, #2
 800a51c:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	681b      	ldr	r3, [r3, #0]
 800a522:	685b      	ldr	r3, [r3, #4]
 800a524:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	681b      	ldr	r3, [r3, #0]
 800a52a:	689b      	ldr	r3, [r3, #8]
 800a52c:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a52e:	68fb      	ldr	r3, [r7, #12]
 800a530:	2270      	movs	r2, #112	; 0x70
 800a532:	4393      	bics	r3, r2
 800a534:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a536:	683b      	ldr	r3, [r7, #0]
 800a538:	681b      	ldr	r3, [r3, #0]
 800a53a:	68fa      	ldr	r2, [r7, #12]
 800a53c:	4313      	orrs	r3, r2
 800a53e:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 800a540:	68bb      	ldr	r3, [r7, #8]
 800a542:	2280      	movs	r2, #128	; 0x80
 800a544:	4393      	bics	r3, r2
 800a546:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a548:	683b      	ldr	r3, [r7, #0]
 800a54a:	685b      	ldr	r3, [r3, #4]
 800a54c:	68ba      	ldr	r2, [r7, #8]
 800a54e:	4313      	orrs	r3, r2
 800a550:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	681b      	ldr	r3, [r3, #0]
 800a556:	68fa      	ldr	r2, [r7, #12]
 800a558:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	681b      	ldr	r3, [r3, #0]
 800a55e:	68ba      	ldr	r2, [r7, #8]
 800a560:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	2239      	movs	r2, #57	; 0x39
 800a566:	2101      	movs	r1, #1
 800a568:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	2238      	movs	r2, #56	; 0x38
 800a56e:	2100      	movs	r1, #0
 800a570:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800a572:	2300      	movs	r3, #0
}
 800a574:	0018      	movs	r0, r3
 800a576:	46bd      	mov	sp, r7
 800a578:	b004      	add	sp, #16
 800a57a:	bd80      	pop	{r7, pc}

0800a57c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a57c:	b580      	push	{r7, lr}
 800a57e:	b082      	sub	sp, #8
 800a580:	af00      	add	r7, sp, #0
 800a582:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	2b00      	cmp	r3, #0
 800a588:	d101      	bne.n	800a58e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a58a:	2301      	movs	r3, #1
 800a58c:	e044      	b.n	800a618 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a592:	2b00      	cmp	r3, #0
 800a594:	d107      	bne.n	800a5a6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	2270      	movs	r2, #112	; 0x70
 800a59a:	2100      	movs	r1, #0
 800a59c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	0018      	movs	r0, r3
 800a5a2:	f7f9 fbfd 	bl	8003da0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	2224      	movs	r2, #36	; 0x24
 800a5aa:	675a      	str	r2, [r3, #116]	; 0x74

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	681b      	ldr	r3, [r3, #0]
 800a5b0:	681a      	ldr	r2, [r3, #0]
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	681b      	ldr	r3, [r3, #0]
 800a5b6:	2101      	movs	r1, #1
 800a5b8:	438a      	bics	r2, r1
 800a5ba:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	0018      	movs	r0, r3
 800a5c0:	f000 f830 	bl	800a624 <UART_SetConfig>
 800a5c4:	0003      	movs	r3, r0
 800a5c6:	2b01      	cmp	r3, #1
 800a5c8:	d101      	bne.n	800a5ce <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800a5ca:	2301      	movs	r3, #1
 800a5cc:	e024      	b.n	800a618 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a5d2:	2b00      	cmp	r3, #0
 800a5d4:	d003      	beq.n	800a5de <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	0018      	movs	r0, r3
 800a5da:	f000 fb3b 	bl	800ac54 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	681b      	ldr	r3, [r3, #0]
 800a5e2:	685a      	ldr	r2, [r3, #4]
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	681b      	ldr	r3, [r3, #0]
 800a5e8:	490d      	ldr	r1, [pc, #52]	; (800a620 <HAL_UART_Init+0xa4>)
 800a5ea:	400a      	ands	r2, r1
 800a5ec:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	681b      	ldr	r3, [r3, #0]
 800a5f2:	689a      	ldr	r2, [r3, #8]
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	681b      	ldr	r3, [r3, #0]
 800a5f8:	212a      	movs	r1, #42	; 0x2a
 800a5fa:	438a      	bics	r2, r1
 800a5fc:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	681b      	ldr	r3, [r3, #0]
 800a602:	681a      	ldr	r2, [r3, #0]
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	681b      	ldr	r3, [r3, #0]
 800a608:	2101      	movs	r1, #1
 800a60a:	430a      	orrs	r2, r1
 800a60c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	0018      	movs	r0, r3
 800a612:	f000 fbd3 	bl	800adbc <UART_CheckIdleState>
 800a616:	0003      	movs	r3, r0
}
 800a618:	0018      	movs	r0, r3
 800a61a:	46bd      	mov	sp, r7
 800a61c:	b002      	add	sp, #8
 800a61e:	bd80      	pop	{r7, pc}
 800a620:	ffffb7ff 	.word	0xffffb7ff

0800a624 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a624:	b5b0      	push	{r4, r5, r7, lr}
 800a626:	b08e      	sub	sp, #56	; 0x38
 800a628:	af00      	add	r7, sp, #0
 800a62a:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 800a62c:	231b      	movs	r3, #27
 800a62e:	2218      	movs	r2, #24
 800a630:	4694      	mov	ip, r2
 800a632:	44bc      	add	ip, r7
 800a634:	4463      	add	r3, ip
 800a636:	2210      	movs	r2, #16
 800a638:	701a      	strb	r2, [r3, #0]
  uint32_t usartdiv                   = 0x00000000U;
 800a63a:	2300      	movs	r3, #0
 800a63c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef ret               = HAL_OK;
 800a63e:	2313      	movs	r3, #19
 800a640:	2218      	movs	r2, #24
 800a642:	4694      	mov	ip, r2
 800a644:	44bc      	add	ip, r7
 800a646:	4463      	add	r3, ip
 800a648:	2200      	movs	r2, #0
 800a64a:	701a      	strb	r2, [r3, #0]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 800a64c:	2300      	movs	r3, #0
 800a64e:	627b      	str	r3, [r7, #36]	; 0x24
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a650:	69fb      	ldr	r3, [r7, #28]
 800a652:	689a      	ldr	r2, [r3, #8]
 800a654:	69fb      	ldr	r3, [r7, #28]
 800a656:	691b      	ldr	r3, [r3, #16]
 800a658:	431a      	orrs	r2, r3
 800a65a:	69fb      	ldr	r3, [r7, #28]
 800a65c:	695b      	ldr	r3, [r3, #20]
 800a65e:	431a      	orrs	r2, r3
 800a660:	69fb      	ldr	r3, [r7, #28]
 800a662:	69db      	ldr	r3, [r3, #28]
 800a664:	4313      	orrs	r3, r2
 800a666:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a668:	69fb      	ldr	r3, [r7, #28]
 800a66a:	681b      	ldr	r3, [r3, #0]
 800a66c:	681b      	ldr	r3, [r3, #0]
 800a66e:	4ac8      	ldr	r2, [pc, #800]	; (800a990 <UART_SetConfig+0x36c>)
 800a670:	4013      	ands	r3, r2
 800a672:	0019      	movs	r1, r3
 800a674:	69fb      	ldr	r3, [r7, #28]
 800a676:	681b      	ldr	r3, [r3, #0]
 800a678:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a67a:	430a      	orrs	r2, r1
 800a67c:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a67e:	69fb      	ldr	r3, [r7, #28]
 800a680:	681b      	ldr	r3, [r3, #0]
 800a682:	685b      	ldr	r3, [r3, #4]
 800a684:	4ac3      	ldr	r2, [pc, #780]	; (800a994 <UART_SetConfig+0x370>)
 800a686:	4013      	ands	r3, r2
 800a688:	0019      	movs	r1, r3
 800a68a:	69fb      	ldr	r3, [r7, #28]
 800a68c:	68da      	ldr	r2, [r3, #12]
 800a68e:	69fb      	ldr	r3, [r7, #28]
 800a690:	681b      	ldr	r3, [r3, #0]
 800a692:	430a      	orrs	r2, r1
 800a694:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a696:	69fb      	ldr	r3, [r7, #28]
 800a698:	699b      	ldr	r3, [r3, #24]
 800a69a:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a69c:	69fb      	ldr	r3, [r7, #28]
 800a69e:	681b      	ldr	r3, [r3, #0]
 800a6a0:	4abd      	ldr	r2, [pc, #756]	; (800a998 <UART_SetConfig+0x374>)
 800a6a2:	4293      	cmp	r3, r2
 800a6a4:	d004      	beq.n	800a6b0 <UART_SetConfig+0x8c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800a6a6:	69fb      	ldr	r3, [r7, #28]
 800a6a8:	6a1b      	ldr	r3, [r3, #32]
 800a6aa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a6ac:	4313      	orrs	r3, r2
 800a6ae:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a6b0:	69fb      	ldr	r3, [r7, #28]
 800a6b2:	681b      	ldr	r3, [r3, #0]
 800a6b4:	689b      	ldr	r3, [r3, #8]
 800a6b6:	4ab9      	ldr	r2, [pc, #740]	; (800a99c <UART_SetConfig+0x378>)
 800a6b8:	4013      	ands	r3, r2
 800a6ba:	0019      	movs	r1, r3
 800a6bc:	69fb      	ldr	r3, [r7, #28]
 800a6be:	681b      	ldr	r3, [r3, #0]
 800a6c0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a6c2:	430a      	orrs	r2, r1
 800a6c4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a6c6:	69fb      	ldr	r3, [r7, #28]
 800a6c8:	681b      	ldr	r3, [r3, #0]
 800a6ca:	4ab5      	ldr	r2, [pc, #724]	; (800a9a0 <UART_SetConfig+0x37c>)
 800a6cc:	4293      	cmp	r3, r2
 800a6ce:	d134      	bne.n	800a73a <UART_SetConfig+0x116>
 800a6d0:	4bb4      	ldr	r3, [pc, #720]	; (800a9a4 <UART_SetConfig+0x380>)
 800a6d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a6d4:	2203      	movs	r2, #3
 800a6d6:	4013      	ands	r3, r2
 800a6d8:	2b01      	cmp	r3, #1
 800a6da:	d015      	beq.n	800a708 <UART_SetConfig+0xe4>
 800a6dc:	d304      	bcc.n	800a6e8 <UART_SetConfig+0xc4>
 800a6de:	2b02      	cmp	r3, #2
 800a6e0:	d00a      	beq.n	800a6f8 <UART_SetConfig+0xd4>
 800a6e2:	2b03      	cmp	r3, #3
 800a6e4:	d018      	beq.n	800a718 <UART_SetConfig+0xf4>
 800a6e6:	e01f      	b.n	800a728 <UART_SetConfig+0x104>
 800a6e8:	231b      	movs	r3, #27
 800a6ea:	2218      	movs	r2, #24
 800a6ec:	4694      	mov	ip, r2
 800a6ee:	44bc      	add	ip, r7
 800a6f0:	4463      	add	r3, ip
 800a6f2:	2201      	movs	r2, #1
 800a6f4:	701a      	strb	r2, [r3, #0]
 800a6f6:	e0ab      	b.n	800a850 <UART_SetConfig+0x22c>
 800a6f8:	231b      	movs	r3, #27
 800a6fa:	2218      	movs	r2, #24
 800a6fc:	4694      	mov	ip, r2
 800a6fe:	44bc      	add	ip, r7
 800a700:	4463      	add	r3, ip
 800a702:	2202      	movs	r2, #2
 800a704:	701a      	strb	r2, [r3, #0]
 800a706:	e0a3      	b.n	800a850 <UART_SetConfig+0x22c>
 800a708:	231b      	movs	r3, #27
 800a70a:	2218      	movs	r2, #24
 800a70c:	4694      	mov	ip, r2
 800a70e:	44bc      	add	ip, r7
 800a710:	4463      	add	r3, ip
 800a712:	2204      	movs	r2, #4
 800a714:	701a      	strb	r2, [r3, #0]
 800a716:	e09b      	b.n	800a850 <UART_SetConfig+0x22c>
 800a718:	231b      	movs	r3, #27
 800a71a:	2218      	movs	r2, #24
 800a71c:	4694      	mov	ip, r2
 800a71e:	44bc      	add	ip, r7
 800a720:	4463      	add	r3, ip
 800a722:	2208      	movs	r2, #8
 800a724:	701a      	strb	r2, [r3, #0]
 800a726:	e093      	b.n	800a850 <UART_SetConfig+0x22c>
 800a728:	231b      	movs	r3, #27
 800a72a:	2218      	movs	r2, #24
 800a72c:	4694      	mov	ip, r2
 800a72e:	44bc      	add	ip, r7
 800a730:	4463      	add	r3, ip
 800a732:	2210      	movs	r2, #16
 800a734:	701a      	strb	r2, [r3, #0]
 800a736:	46c0      	nop			; (mov r8, r8)
 800a738:	e08a      	b.n	800a850 <UART_SetConfig+0x22c>
 800a73a:	69fb      	ldr	r3, [r7, #28]
 800a73c:	681b      	ldr	r3, [r3, #0]
 800a73e:	4a9a      	ldr	r2, [pc, #616]	; (800a9a8 <UART_SetConfig+0x384>)
 800a740:	4293      	cmp	r3, r2
 800a742:	d137      	bne.n	800a7b4 <UART_SetConfig+0x190>
 800a744:	4b97      	ldr	r3, [pc, #604]	; (800a9a4 <UART_SetConfig+0x380>)
 800a746:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a748:	220c      	movs	r2, #12
 800a74a:	4013      	ands	r3, r2
 800a74c:	2b04      	cmp	r3, #4
 800a74e:	d018      	beq.n	800a782 <UART_SetConfig+0x15e>
 800a750:	d802      	bhi.n	800a758 <UART_SetConfig+0x134>
 800a752:	2b00      	cmp	r3, #0
 800a754:	d005      	beq.n	800a762 <UART_SetConfig+0x13e>
 800a756:	e024      	b.n	800a7a2 <UART_SetConfig+0x17e>
 800a758:	2b08      	cmp	r3, #8
 800a75a:	d00a      	beq.n	800a772 <UART_SetConfig+0x14e>
 800a75c:	2b0c      	cmp	r3, #12
 800a75e:	d018      	beq.n	800a792 <UART_SetConfig+0x16e>
 800a760:	e01f      	b.n	800a7a2 <UART_SetConfig+0x17e>
 800a762:	231b      	movs	r3, #27
 800a764:	2218      	movs	r2, #24
 800a766:	4694      	mov	ip, r2
 800a768:	44bc      	add	ip, r7
 800a76a:	4463      	add	r3, ip
 800a76c:	2200      	movs	r2, #0
 800a76e:	701a      	strb	r2, [r3, #0]
 800a770:	e06e      	b.n	800a850 <UART_SetConfig+0x22c>
 800a772:	231b      	movs	r3, #27
 800a774:	2218      	movs	r2, #24
 800a776:	4694      	mov	ip, r2
 800a778:	44bc      	add	ip, r7
 800a77a:	4463      	add	r3, ip
 800a77c:	2202      	movs	r2, #2
 800a77e:	701a      	strb	r2, [r3, #0]
 800a780:	e066      	b.n	800a850 <UART_SetConfig+0x22c>
 800a782:	231b      	movs	r3, #27
 800a784:	2218      	movs	r2, #24
 800a786:	4694      	mov	ip, r2
 800a788:	44bc      	add	ip, r7
 800a78a:	4463      	add	r3, ip
 800a78c:	2204      	movs	r2, #4
 800a78e:	701a      	strb	r2, [r3, #0]
 800a790:	e05e      	b.n	800a850 <UART_SetConfig+0x22c>
 800a792:	231b      	movs	r3, #27
 800a794:	2218      	movs	r2, #24
 800a796:	4694      	mov	ip, r2
 800a798:	44bc      	add	ip, r7
 800a79a:	4463      	add	r3, ip
 800a79c:	2208      	movs	r2, #8
 800a79e:	701a      	strb	r2, [r3, #0]
 800a7a0:	e056      	b.n	800a850 <UART_SetConfig+0x22c>
 800a7a2:	231b      	movs	r3, #27
 800a7a4:	2218      	movs	r2, #24
 800a7a6:	4694      	mov	ip, r2
 800a7a8:	44bc      	add	ip, r7
 800a7aa:	4463      	add	r3, ip
 800a7ac:	2210      	movs	r2, #16
 800a7ae:	701a      	strb	r2, [r3, #0]
 800a7b0:	46c0      	nop			; (mov r8, r8)
 800a7b2:	e04d      	b.n	800a850 <UART_SetConfig+0x22c>
 800a7b4:	69fb      	ldr	r3, [r7, #28]
 800a7b6:	681b      	ldr	r3, [r3, #0]
 800a7b8:	4a77      	ldr	r2, [pc, #476]	; (800a998 <UART_SetConfig+0x374>)
 800a7ba:	4293      	cmp	r3, r2
 800a7bc:	d141      	bne.n	800a842 <UART_SetConfig+0x21e>
 800a7be:	4b79      	ldr	r3, [pc, #484]	; (800a9a4 <UART_SetConfig+0x380>)
 800a7c0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800a7c2:	23c0      	movs	r3, #192	; 0xc0
 800a7c4:	011b      	lsls	r3, r3, #4
 800a7c6:	4013      	ands	r3, r2
 800a7c8:	2280      	movs	r2, #128	; 0x80
 800a7ca:	00d2      	lsls	r2, r2, #3
 800a7cc:	4293      	cmp	r3, r2
 800a7ce:	d01f      	beq.n	800a810 <UART_SetConfig+0x1ec>
 800a7d0:	2280      	movs	r2, #128	; 0x80
 800a7d2:	00d2      	lsls	r2, r2, #3
 800a7d4:	4293      	cmp	r3, r2
 800a7d6:	d802      	bhi.n	800a7de <UART_SetConfig+0x1ba>
 800a7d8:	2b00      	cmp	r3, #0
 800a7da:	d009      	beq.n	800a7f0 <UART_SetConfig+0x1cc>
 800a7dc:	e028      	b.n	800a830 <UART_SetConfig+0x20c>
 800a7de:	2280      	movs	r2, #128	; 0x80
 800a7e0:	0112      	lsls	r2, r2, #4
 800a7e2:	4293      	cmp	r3, r2
 800a7e4:	d00c      	beq.n	800a800 <UART_SetConfig+0x1dc>
 800a7e6:	22c0      	movs	r2, #192	; 0xc0
 800a7e8:	0112      	lsls	r2, r2, #4
 800a7ea:	4293      	cmp	r3, r2
 800a7ec:	d018      	beq.n	800a820 <UART_SetConfig+0x1fc>
 800a7ee:	e01f      	b.n	800a830 <UART_SetConfig+0x20c>
 800a7f0:	231b      	movs	r3, #27
 800a7f2:	2218      	movs	r2, #24
 800a7f4:	4694      	mov	ip, r2
 800a7f6:	44bc      	add	ip, r7
 800a7f8:	4463      	add	r3, ip
 800a7fa:	2200      	movs	r2, #0
 800a7fc:	701a      	strb	r2, [r3, #0]
 800a7fe:	e027      	b.n	800a850 <UART_SetConfig+0x22c>
 800a800:	231b      	movs	r3, #27
 800a802:	2218      	movs	r2, #24
 800a804:	4694      	mov	ip, r2
 800a806:	44bc      	add	ip, r7
 800a808:	4463      	add	r3, ip
 800a80a:	2202      	movs	r2, #2
 800a80c:	701a      	strb	r2, [r3, #0]
 800a80e:	e01f      	b.n	800a850 <UART_SetConfig+0x22c>
 800a810:	231b      	movs	r3, #27
 800a812:	2218      	movs	r2, #24
 800a814:	4694      	mov	ip, r2
 800a816:	44bc      	add	ip, r7
 800a818:	4463      	add	r3, ip
 800a81a:	2204      	movs	r2, #4
 800a81c:	701a      	strb	r2, [r3, #0]
 800a81e:	e017      	b.n	800a850 <UART_SetConfig+0x22c>
 800a820:	231b      	movs	r3, #27
 800a822:	2218      	movs	r2, #24
 800a824:	4694      	mov	ip, r2
 800a826:	44bc      	add	ip, r7
 800a828:	4463      	add	r3, ip
 800a82a:	2208      	movs	r2, #8
 800a82c:	701a      	strb	r2, [r3, #0]
 800a82e:	e00f      	b.n	800a850 <UART_SetConfig+0x22c>
 800a830:	231b      	movs	r3, #27
 800a832:	2218      	movs	r2, #24
 800a834:	4694      	mov	ip, r2
 800a836:	44bc      	add	ip, r7
 800a838:	4463      	add	r3, ip
 800a83a:	2210      	movs	r2, #16
 800a83c:	701a      	strb	r2, [r3, #0]
 800a83e:	46c0      	nop			; (mov r8, r8)
 800a840:	e006      	b.n	800a850 <UART_SetConfig+0x22c>
 800a842:	231b      	movs	r3, #27
 800a844:	2218      	movs	r2, #24
 800a846:	4694      	mov	ip, r2
 800a848:	44bc      	add	ip, r7
 800a84a:	4463      	add	r3, ip
 800a84c:	2210      	movs	r2, #16
 800a84e:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800a850:	69fb      	ldr	r3, [r7, #28]
 800a852:	681b      	ldr	r3, [r3, #0]
 800a854:	4a50      	ldr	r2, [pc, #320]	; (800a998 <UART_SetConfig+0x374>)
 800a856:	4293      	cmp	r3, r2
 800a858:	d000      	beq.n	800a85c <UART_SetConfig+0x238>
 800a85a:	e083      	b.n	800a964 <UART_SetConfig+0x340>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800a85c:	231b      	movs	r3, #27
 800a85e:	2218      	movs	r2, #24
 800a860:	4694      	mov	ip, r2
 800a862:	44bc      	add	ip, r7
 800a864:	4463      	add	r3, ip
 800a866:	781b      	ldrb	r3, [r3, #0]
 800a868:	2b02      	cmp	r3, #2
 800a86a:	d00d      	beq.n	800a888 <UART_SetConfig+0x264>
 800a86c:	dc02      	bgt.n	800a874 <UART_SetConfig+0x250>
 800a86e:	2b00      	cmp	r3, #0
 800a870:	d005      	beq.n	800a87e <UART_SetConfig+0x25a>
 800a872:	e01d      	b.n	800a8b0 <UART_SetConfig+0x28c>
 800a874:	2b04      	cmp	r3, #4
 800a876:	d012      	beq.n	800a89e <UART_SetConfig+0x27a>
 800a878:	2b08      	cmp	r3, #8
 800a87a:	d015      	beq.n	800a8a8 <UART_SetConfig+0x284>
 800a87c:	e018      	b.n	800a8b0 <UART_SetConfig+0x28c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 800a87e:	f7fe fcf5 	bl	800926c <HAL_RCC_GetPCLK1Freq>
 800a882:	0003      	movs	r3, r0
 800a884:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800a886:	e01b      	b.n	800a8c0 <UART_SetConfig+0x29c>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a888:	4b46      	ldr	r3, [pc, #280]	; (800a9a4 <UART_SetConfig+0x380>)
 800a88a:	681b      	ldr	r3, [r3, #0]
 800a88c:	2210      	movs	r2, #16
 800a88e:	4013      	ands	r3, r2
 800a890:	d002      	beq.n	800a898 <UART_SetConfig+0x274>
        {
          lpuart_ker_ck_pres = (uint32_t)(HSI_VALUE >> 2U);
 800a892:	4b46      	ldr	r3, [pc, #280]	; (800a9ac <UART_SetConfig+0x388>)
 800a894:	627b      	str	r3, [r7, #36]	; 0x24
        }
        else
        {
          lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
        }
        break;
 800a896:	e013      	b.n	800a8c0 <UART_SetConfig+0x29c>
          lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 800a898:	4b45      	ldr	r3, [pc, #276]	; (800a9b0 <UART_SetConfig+0x38c>)
 800a89a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800a89c:	e010      	b.n	800a8c0 <UART_SetConfig+0x29c>
      case UART_CLOCKSOURCE_SYSCLK:
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 800a89e:	f7fe fc57 	bl	8009150 <HAL_RCC_GetSysClockFreq>
 800a8a2:	0003      	movs	r3, r0
 800a8a4:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800a8a6:	e00b      	b.n	800a8c0 <UART_SetConfig+0x29c>
      case UART_CLOCKSOURCE_LSE:
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 800a8a8:	2380      	movs	r3, #128	; 0x80
 800a8aa:	021b      	lsls	r3, r3, #8
 800a8ac:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800a8ae:	e007      	b.n	800a8c0 <UART_SetConfig+0x29c>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 800a8b0:	2313      	movs	r3, #19
 800a8b2:	2218      	movs	r2, #24
 800a8b4:	4694      	mov	ip, r2
 800a8b6:	44bc      	add	ip, r7
 800a8b8:	4463      	add	r3, ip
 800a8ba:	2201      	movs	r2, #1
 800a8bc:	701a      	strb	r2, [r3, #0]
        break;
 800a8be:	46c0      	nop			; (mov r8, r8)
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 800a8c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8c2:	2b00      	cmp	r3, #0
 800a8c4:	d100      	bne.n	800a8c8 <UART_SetConfig+0x2a4>
 800a8c6:	e1a6      	b.n	800ac16 <UART_SetConfig+0x5f2>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a8c8:	69fb      	ldr	r3, [r7, #28]
 800a8ca:	685a      	ldr	r2, [r3, #4]
 800a8cc:	0013      	movs	r3, r2
 800a8ce:	005b      	lsls	r3, r3, #1
 800a8d0:	189b      	adds	r3, r3, r2
 800a8d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a8d4:	429a      	cmp	r2, r3
 800a8d6:	d305      	bcc.n	800a8e4 <UART_SetConfig+0x2c0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800a8d8:	69fb      	ldr	r3, [r7, #28]
 800a8da:	685b      	ldr	r3, [r3, #4]
 800a8dc:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a8de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a8e0:	429a      	cmp	r2, r3
 800a8e2:	d907      	bls.n	800a8f4 <UART_SetConfig+0x2d0>
      {
        ret = HAL_ERROR;
 800a8e4:	2313      	movs	r3, #19
 800a8e6:	2218      	movs	r2, #24
 800a8e8:	4694      	mov	ip, r2
 800a8ea:	44bc      	add	ip, r7
 800a8ec:	4463      	add	r3, ip
 800a8ee:	2201      	movs	r2, #1
 800a8f0:	701a      	strb	r2, [r3, #0]
 800a8f2:	e190      	b.n	800ac16 <UART_SetConfig+0x5f2>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(lpuart_ker_ck_pres, huart->Init.BaudRate));
 800a8f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8f6:	613b      	str	r3, [r7, #16]
 800a8f8:	2300      	movs	r3, #0
 800a8fa:	617b      	str	r3, [r7, #20]
 800a8fc:	6939      	ldr	r1, [r7, #16]
 800a8fe:	697a      	ldr	r2, [r7, #20]
 800a900:	000b      	movs	r3, r1
 800a902:	0e1b      	lsrs	r3, r3, #24
 800a904:	0010      	movs	r0, r2
 800a906:	0205      	lsls	r5, r0, #8
 800a908:	431d      	orrs	r5, r3
 800a90a:	000b      	movs	r3, r1
 800a90c:	021c      	lsls	r4, r3, #8
 800a90e:	69fb      	ldr	r3, [r7, #28]
 800a910:	685b      	ldr	r3, [r3, #4]
 800a912:	085b      	lsrs	r3, r3, #1
 800a914:	60bb      	str	r3, [r7, #8]
 800a916:	2300      	movs	r3, #0
 800a918:	60fb      	str	r3, [r7, #12]
 800a91a:	68b8      	ldr	r0, [r7, #8]
 800a91c:	68f9      	ldr	r1, [r7, #12]
 800a91e:	1900      	adds	r0, r0, r4
 800a920:	4169      	adcs	r1, r5
 800a922:	69fb      	ldr	r3, [r7, #28]
 800a924:	685b      	ldr	r3, [r3, #4]
 800a926:	603b      	str	r3, [r7, #0]
 800a928:	2300      	movs	r3, #0
 800a92a:	607b      	str	r3, [r7, #4]
 800a92c:	683a      	ldr	r2, [r7, #0]
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	f7f5 fdd8 	bl	80004e4 <__aeabi_uldivmod>
 800a934:	0003      	movs	r3, r0
 800a936:	000c      	movs	r4, r1
 800a938:	62fb      	str	r3, [r7, #44]	; 0x2c

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a93a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a93c:	4a1d      	ldr	r2, [pc, #116]	; (800a9b4 <UART_SetConfig+0x390>)
 800a93e:	4293      	cmp	r3, r2
 800a940:	d908      	bls.n	800a954 <UART_SetConfig+0x330>
 800a942:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a944:	4a1c      	ldr	r2, [pc, #112]	; (800a9b8 <UART_SetConfig+0x394>)
 800a946:	4293      	cmp	r3, r2
 800a948:	d804      	bhi.n	800a954 <UART_SetConfig+0x330>
        {
          huart->Instance->BRR = usartdiv;
 800a94a:	69fb      	ldr	r3, [r7, #28]
 800a94c:	681b      	ldr	r3, [r3, #0]
 800a94e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a950:	60da      	str	r2, [r3, #12]
 800a952:	e160      	b.n	800ac16 <UART_SetConfig+0x5f2>
        }
        else
        {
          ret = HAL_ERROR;
 800a954:	2313      	movs	r3, #19
 800a956:	2218      	movs	r2, #24
 800a958:	4694      	mov	ip, r2
 800a95a:	44bc      	add	ip, r7
 800a95c:	4463      	add	r3, ip
 800a95e:	2201      	movs	r2, #1
 800a960:	701a      	strb	r2, [r3, #0]
 800a962:	e158      	b.n	800ac16 <UART_SetConfig+0x5f2>
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a964:	69fb      	ldr	r3, [r7, #28]
 800a966:	69da      	ldr	r2, [r3, #28]
 800a968:	2380      	movs	r3, #128	; 0x80
 800a96a:	021b      	lsls	r3, r3, #8
 800a96c:	429a      	cmp	r2, r3
 800a96e:	d000      	beq.n	800a972 <UART_SetConfig+0x34e>
 800a970:	e0c3      	b.n	800aafa <UART_SetConfig+0x4d6>
  {
    switch (clocksource)
 800a972:	231b      	movs	r3, #27
 800a974:	2218      	movs	r2, #24
 800a976:	4694      	mov	ip, r2
 800a978:	44bc      	add	ip, r7
 800a97a:	4463      	add	r3, ip
 800a97c:	781b      	ldrb	r3, [r3, #0]
 800a97e:	2b08      	cmp	r3, #8
 800a980:	d900      	bls.n	800a984 <UART_SetConfig+0x360>
 800a982:	e086      	b.n	800aa92 <UART_SetConfig+0x46e>
 800a984:	009a      	lsls	r2, r3, #2
 800a986:	4b0d      	ldr	r3, [pc, #52]	; (800a9bc <UART_SetConfig+0x398>)
 800a988:	18d3      	adds	r3, r2, r3
 800a98a:	681b      	ldr	r3, [r3, #0]
 800a98c:	469f      	mov	pc, r3
 800a98e:	46c0      	nop			; (mov r8, r8)
 800a990:	efff69f3 	.word	0xefff69f3
 800a994:	ffffcfff 	.word	0xffffcfff
 800a998:	40004800 	.word	0x40004800
 800a99c:	fffff4ff 	.word	0xfffff4ff
 800a9a0:	40013800 	.word	0x40013800
 800a9a4:	40021000 	.word	0x40021000
 800a9a8:	40004400 	.word	0x40004400
 800a9ac:	003d0900 	.word	0x003d0900
 800a9b0:	00f42400 	.word	0x00f42400
 800a9b4:	000002ff 	.word	0x000002ff
 800a9b8:	000fffff 	.word	0x000fffff
 800a9bc:	0800b414 	.word	0x0800b414
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 800a9c0:	f7fe fc54 	bl	800926c <HAL_RCC_GetPCLK1Freq>
 800a9c4:	0003      	movs	r3, r0
 800a9c6:	005a      	lsls	r2, r3, #1
 800a9c8:	69fb      	ldr	r3, [r7, #28]
 800a9ca:	685b      	ldr	r3, [r3, #4]
 800a9cc:	085b      	lsrs	r3, r3, #1
 800a9ce:	18d2      	adds	r2, r2, r3
 800a9d0:	69fb      	ldr	r3, [r7, #28]
 800a9d2:	685b      	ldr	r3, [r3, #4]
 800a9d4:	0019      	movs	r1, r3
 800a9d6:	0010      	movs	r0, r2
 800a9d8:	f7f5 fb96 	bl	8000108 <__udivsi3>
 800a9dc:	0003      	movs	r3, r0
 800a9de:	b29b      	uxth	r3, r3
 800a9e0:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a9e2:	e05e      	b.n	800aaa2 <UART_SetConfig+0x47e>
      case UART_CLOCKSOURCE_PCLK2:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 800a9e4:	f7fe fc58 	bl	8009298 <HAL_RCC_GetPCLK2Freq>
 800a9e8:	0003      	movs	r3, r0
 800a9ea:	005a      	lsls	r2, r3, #1
 800a9ec:	69fb      	ldr	r3, [r7, #28]
 800a9ee:	685b      	ldr	r3, [r3, #4]
 800a9f0:	085b      	lsrs	r3, r3, #1
 800a9f2:	18d2      	adds	r2, r2, r3
 800a9f4:	69fb      	ldr	r3, [r7, #28]
 800a9f6:	685b      	ldr	r3, [r3, #4]
 800a9f8:	0019      	movs	r1, r3
 800a9fa:	0010      	movs	r0, r2
 800a9fc:	f7f5 fb84 	bl	8000108 <__udivsi3>
 800aa00:	0003      	movs	r3, r0
 800aa02:	b29b      	uxth	r3, r3
 800aa04:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800aa06:	e04c      	b.n	800aaa2 <UART_SetConfig+0x47e>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800aa08:	4b8b      	ldr	r3, [pc, #556]	; (800ac38 <UART_SetConfig+0x614>)
 800aa0a:	681b      	ldr	r3, [r3, #0]
 800aa0c:	2210      	movs	r2, #16
 800aa0e:	4013      	ands	r3, r2
 800aa10:	d00e      	beq.n	800aa30 <UART_SetConfig+0x40c>
        {
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8((HSI_VALUE >> 2U), huart->Init.BaudRate));
 800aa12:	69fb      	ldr	r3, [r7, #28]
 800aa14:	685b      	ldr	r3, [r3, #4]
 800aa16:	085b      	lsrs	r3, r3, #1
 800aa18:	4a88      	ldr	r2, [pc, #544]	; (800ac3c <UART_SetConfig+0x618>)
 800aa1a:	189a      	adds	r2, r3, r2
 800aa1c:	69fb      	ldr	r3, [r7, #28]
 800aa1e:	685b      	ldr	r3, [r3, #4]
 800aa20:	0019      	movs	r1, r3
 800aa22:	0010      	movs	r0, r2
 800aa24:	f7f5 fb70 	bl	8000108 <__udivsi3>
 800aa28:	0003      	movs	r3, r0
 800aa2a:	b29b      	uxth	r3, r3
 800aa2c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
        }
        break;
 800aa2e:	e038      	b.n	800aaa2 <UART_SetConfig+0x47e>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 800aa30:	69fb      	ldr	r3, [r7, #28]
 800aa32:	685b      	ldr	r3, [r3, #4]
 800aa34:	085b      	lsrs	r3, r3, #1
 800aa36:	4a82      	ldr	r2, [pc, #520]	; (800ac40 <UART_SetConfig+0x61c>)
 800aa38:	189a      	adds	r2, r3, r2
 800aa3a:	69fb      	ldr	r3, [r7, #28]
 800aa3c:	685b      	ldr	r3, [r3, #4]
 800aa3e:	0019      	movs	r1, r3
 800aa40:	0010      	movs	r0, r2
 800aa42:	f7f5 fb61 	bl	8000108 <__udivsi3>
 800aa46:	0003      	movs	r3, r0
 800aa48:	b29b      	uxth	r3, r3
 800aa4a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800aa4c:	e029      	b.n	800aaa2 <UART_SetConfig+0x47e>
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800aa4e:	f7fe fb7f 	bl	8009150 <HAL_RCC_GetSysClockFreq>
 800aa52:	0003      	movs	r3, r0
 800aa54:	005a      	lsls	r2, r3, #1
 800aa56:	69fb      	ldr	r3, [r7, #28]
 800aa58:	685b      	ldr	r3, [r3, #4]
 800aa5a:	085b      	lsrs	r3, r3, #1
 800aa5c:	18d2      	adds	r2, r2, r3
 800aa5e:	69fb      	ldr	r3, [r7, #28]
 800aa60:	685b      	ldr	r3, [r3, #4]
 800aa62:	0019      	movs	r1, r3
 800aa64:	0010      	movs	r0, r2
 800aa66:	f7f5 fb4f 	bl	8000108 <__udivsi3>
 800aa6a:	0003      	movs	r3, r0
 800aa6c:	b29b      	uxth	r3, r3
 800aa6e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800aa70:	e017      	b.n	800aaa2 <UART_SetConfig+0x47e>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800aa72:	69fb      	ldr	r3, [r7, #28]
 800aa74:	685b      	ldr	r3, [r3, #4]
 800aa76:	085b      	lsrs	r3, r3, #1
 800aa78:	2280      	movs	r2, #128	; 0x80
 800aa7a:	0252      	lsls	r2, r2, #9
 800aa7c:	189a      	adds	r2, r3, r2
 800aa7e:	69fb      	ldr	r3, [r7, #28]
 800aa80:	685b      	ldr	r3, [r3, #4]
 800aa82:	0019      	movs	r1, r3
 800aa84:	0010      	movs	r0, r2
 800aa86:	f7f5 fb3f 	bl	8000108 <__udivsi3>
 800aa8a:	0003      	movs	r3, r0
 800aa8c:	b29b      	uxth	r3, r3
 800aa8e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800aa90:	e007      	b.n	800aaa2 <UART_SetConfig+0x47e>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 800aa92:	2313      	movs	r3, #19
 800aa94:	2218      	movs	r2, #24
 800aa96:	4694      	mov	ip, r2
 800aa98:	44bc      	add	ip, r7
 800aa9a:	4463      	add	r3, ip
 800aa9c:	2201      	movs	r2, #1
 800aa9e:	701a      	strb	r2, [r3, #0]
        break;
 800aaa0:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800aaa2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aaa4:	2b0f      	cmp	r3, #15
 800aaa6:	d920      	bls.n	800aaea <UART_SetConfig+0x4c6>
 800aaa8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aaaa:	4a66      	ldr	r2, [pc, #408]	; (800ac44 <UART_SetConfig+0x620>)
 800aaac:	4293      	cmp	r3, r2
 800aaae:	d81c      	bhi.n	800aaea <UART_SetConfig+0x4c6>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800aab0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aab2:	b29a      	uxth	r2, r3
 800aab4:	200a      	movs	r0, #10
 800aab6:	2418      	movs	r4, #24
 800aab8:	193b      	adds	r3, r7, r4
 800aaba:	181b      	adds	r3, r3, r0
 800aabc:	210f      	movs	r1, #15
 800aabe:	438a      	bics	r2, r1
 800aac0:	801a      	strh	r2, [r3, #0]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800aac2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aac4:	085b      	lsrs	r3, r3, #1
 800aac6:	b29b      	uxth	r3, r3
 800aac8:	2207      	movs	r2, #7
 800aaca:	4013      	ands	r3, r2
 800aacc:	b299      	uxth	r1, r3
 800aace:	193b      	adds	r3, r7, r4
 800aad0:	181b      	adds	r3, r3, r0
 800aad2:	193a      	adds	r2, r7, r4
 800aad4:	1812      	adds	r2, r2, r0
 800aad6:	8812      	ldrh	r2, [r2, #0]
 800aad8:	430a      	orrs	r2, r1
 800aada:	801a      	strh	r2, [r3, #0]
      huart->Instance->BRR = brrtemp;
 800aadc:	69fb      	ldr	r3, [r7, #28]
 800aade:	681b      	ldr	r3, [r3, #0]
 800aae0:	193a      	adds	r2, r7, r4
 800aae2:	1812      	adds	r2, r2, r0
 800aae4:	8812      	ldrh	r2, [r2, #0]
 800aae6:	60da      	str	r2, [r3, #12]
 800aae8:	e095      	b.n	800ac16 <UART_SetConfig+0x5f2>
    }
    else
    {
      ret = HAL_ERROR;
 800aaea:	2313      	movs	r3, #19
 800aaec:	2218      	movs	r2, #24
 800aaee:	4694      	mov	ip, r2
 800aaf0:	44bc      	add	ip, r7
 800aaf2:	4463      	add	r3, ip
 800aaf4:	2201      	movs	r2, #1
 800aaf6:	701a      	strb	r2, [r3, #0]
 800aaf8:	e08d      	b.n	800ac16 <UART_SetConfig+0x5f2>
    }
  }
  else
  {
    switch (clocksource)
 800aafa:	231b      	movs	r3, #27
 800aafc:	2218      	movs	r2, #24
 800aafe:	4694      	mov	ip, r2
 800ab00:	44bc      	add	ip, r7
 800ab02:	4463      	add	r3, ip
 800ab04:	781b      	ldrb	r3, [r3, #0]
 800ab06:	2b08      	cmp	r3, #8
 800ab08:	d86a      	bhi.n	800abe0 <UART_SetConfig+0x5bc>
 800ab0a:	009a      	lsls	r2, r3, #2
 800ab0c:	4b4e      	ldr	r3, [pc, #312]	; (800ac48 <UART_SetConfig+0x624>)
 800ab0e:	18d3      	adds	r3, r2, r3
 800ab10:	681b      	ldr	r3, [r3, #0]
 800ab12:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 800ab14:	f7fe fbaa 	bl	800926c <HAL_RCC_GetPCLK1Freq>
 800ab18:	0002      	movs	r2, r0
 800ab1a:	69fb      	ldr	r3, [r7, #28]
 800ab1c:	685b      	ldr	r3, [r3, #4]
 800ab1e:	085b      	lsrs	r3, r3, #1
 800ab20:	18d2      	adds	r2, r2, r3
 800ab22:	69fb      	ldr	r3, [r7, #28]
 800ab24:	685b      	ldr	r3, [r3, #4]
 800ab26:	0019      	movs	r1, r3
 800ab28:	0010      	movs	r0, r2
 800ab2a:	f7f5 faed 	bl	8000108 <__udivsi3>
 800ab2e:	0003      	movs	r3, r0
 800ab30:	b29b      	uxth	r3, r3
 800ab32:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800ab34:	e05c      	b.n	800abf0 <UART_SetConfig+0x5cc>
      case UART_CLOCKSOURCE_PCLK2:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 800ab36:	f7fe fbaf 	bl	8009298 <HAL_RCC_GetPCLK2Freq>
 800ab3a:	0002      	movs	r2, r0
 800ab3c:	69fb      	ldr	r3, [r7, #28]
 800ab3e:	685b      	ldr	r3, [r3, #4]
 800ab40:	085b      	lsrs	r3, r3, #1
 800ab42:	18d2      	adds	r2, r2, r3
 800ab44:	69fb      	ldr	r3, [r7, #28]
 800ab46:	685b      	ldr	r3, [r3, #4]
 800ab48:	0019      	movs	r1, r3
 800ab4a:	0010      	movs	r0, r2
 800ab4c:	f7f5 fadc 	bl	8000108 <__udivsi3>
 800ab50:	0003      	movs	r3, r0
 800ab52:	b29b      	uxth	r3, r3
 800ab54:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800ab56:	e04b      	b.n	800abf0 <UART_SetConfig+0x5cc>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ab58:	4b37      	ldr	r3, [pc, #220]	; (800ac38 <UART_SetConfig+0x614>)
 800ab5a:	681b      	ldr	r3, [r3, #0]
 800ab5c:	2210      	movs	r2, #16
 800ab5e:	4013      	ands	r3, r2
 800ab60:	d00e      	beq.n	800ab80 <UART_SetConfig+0x55c>
        {
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16((HSI_VALUE >> 2U), huart->Init.BaudRate));
 800ab62:	69fb      	ldr	r3, [r7, #28]
 800ab64:	685b      	ldr	r3, [r3, #4]
 800ab66:	085b      	lsrs	r3, r3, #1
 800ab68:	4a38      	ldr	r2, [pc, #224]	; (800ac4c <UART_SetConfig+0x628>)
 800ab6a:	189a      	adds	r2, r3, r2
 800ab6c:	69fb      	ldr	r3, [r7, #28]
 800ab6e:	685b      	ldr	r3, [r3, #4]
 800ab70:	0019      	movs	r1, r3
 800ab72:	0010      	movs	r0, r2
 800ab74:	f7f5 fac8 	bl	8000108 <__udivsi3>
 800ab78:	0003      	movs	r3, r0
 800ab7a:	b29b      	uxth	r3, r3
 800ab7c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
        }
        break;
 800ab7e:	e037      	b.n	800abf0 <UART_SetConfig+0x5cc>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 800ab80:	69fb      	ldr	r3, [r7, #28]
 800ab82:	685b      	ldr	r3, [r3, #4]
 800ab84:	085b      	lsrs	r3, r3, #1
 800ab86:	4a32      	ldr	r2, [pc, #200]	; (800ac50 <UART_SetConfig+0x62c>)
 800ab88:	189a      	adds	r2, r3, r2
 800ab8a:	69fb      	ldr	r3, [r7, #28]
 800ab8c:	685b      	ldr	r3, [r3, #4]
 800ab8e:	0019      	movs	r1, r3
 800ab90:	0010      	movs	r0, r2
 800ab92:	f7f5 fab9 	bl	8000108 <__udivsi3>
 800ab96:	0003      	movs	r3, r0
 800ab98:	b29b      	uxth	r3, r3
 800ab9a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800ab9c:	e028      	b.n	800abf0 <UART_SetConfig+0x5cc>
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800ab9e:	f7fe fad7 	bl	8009150 <HAL_RCC_GetSysClockFreq>
 800aba2:	0002      	movs	r2, r0
 800aba4:	69fb      	ldr	r3, [r7, #28]
 800aba6:	685b      	ldr	r3, [r3, #4]
 800aba8:	085b      	lsrs	r3, r3, #1
 800abaa:	18d2      	adds	r2, r2, r3
 800abac:	69fb      	ldr	r3, [r7, #28]
 800abae:	685b      	ldr	r3, [r3, #4]
 800abb0:	0019      	movs	r1, r3
 800abb2:	0010      	movs	r0, r2
 800abb4:	f7f5 faa8 	bl	8000108 <__udivsi3>
 800abb8:	0003      	movs	r3, r0
 800abba:	b29b      	uxth	r3, r3
 800abbc:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800abbe:	e017      	b.n	800abf0 <UART_SetConfig+0x5cc>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800abc0:	69fb      	ldr	r3, [r7, #28]
 800abc2:	685b      	ldr	r3, [r3, #4]
 800abc4:	085b      	lsrs	r3, r3, #1
 800abc6:	2280      	movs	r2, #128	; 0x80
 800abc8:	0212      	lsls	r2, r2, #8
 800abca:	189a      	adds	r2, r3, r2
 800abcc:	69fb      	ldr	r3, [r7, #28]
 800abce:	685b      	ldr	r3, [r3, #4]
 800abd0:	0019      	movs	r1, r3
 800abd2:	0010      	movs	r0, r2
 800abd4:	f7f5 fa98 	bl	8000108 <__udivsi3>
 800abd8:	0003      	movs	r3, r0
 800abda:	b29b      	uxth	r3, r3
 800abdc:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800abde:	e007      	b.n	800abf0 <UART_SetConfig+0x5cc>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 800abe0:	2313      	movs	r3, #19
 800abe2:	2218      	movs	r2, #24
 800abe4:	4694      	mov	ip, r2
 800abe6:	44bc      	add	ip, r7
 800abe8:	4463      	add	r3, ip
 800abea:	2201      	movs	r2, #1
 800abec:	701a      	strb	r2, [r3, #0]
        break;
 800abee:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800abf0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800abf2:	2b0f      	cmp	r3, #15
 800abf4:	d908      	bls.n	800ac08 <UART_SetConfig+0x5e4>
 800abf6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800abf8:	4a12      	ldr	r2, [pc, #72]	; (800ac44 <UART_SetConfig+0x620>)
 800abfa:	4293      	cmp	r3, r2
 800abfc:	d804      	bhi.n	800ac08 <UART_SetConfig+0x5e4>
    {
      huart->Instance->BRR = usartdiv;
 800abfe:	69fb      	ldr	r3, [r7, #28]
 800ac00:	681b      	ldr	r3, [r3, #0]
 800ac02:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ac04:	60da      	str	r2, [r3, #12]
 800ac06:	e006      	b.n	800ac16 <UART_SetConfig+0x5f2>
    }
    else
    {
      ret = HAL_ERROR;
 800ac08:	2313      	movs	r3, #19
 800ac0a:	2218      	movs	r2, #24
 800ac0c:	4694      	mov	ip, r2
 800ac0e:	44bc      	add	ip, r7
 800ac10:	4463      	add	r3, ip
 800ac12:	2201      	movs	r2, #1
 800ac14:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800ac16:	69fb      	ldr	r3, [r7, #28]
 800ac18:	2200      	movs	r2, #0
 800ac1a:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 800ac1c:	69fb      	ldr	r3, [r7, #28]
 800ac1e:	2200      	movs	r2, #0
 800ac20:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 800ac22:	2313      	movs	r3, #19
 800ac24:	2218      	movs	r2, #24
 800ac26:	4694      	mov	ip, r2
 800ac28:	44bc      	add	ip, r7
 800ac2a:	4463      	add	r3, ip
 800ac2c:	781b      	ldrb	r3, [r3, #0]
}
 800ac2e:	0018      	movs	r0, r3
 800ac30:	46bd      	mov	sp, r7
 800ac32:	b00e      	add	sp, #56	; 0x38
 800ac34:	bdb0      	pop	{r4, r5, r7, pc}
 800ac36:	46c0      	nop			; (mov r8, r8)
 800ac38:	40021000 	.word	0x40021000
 800ac3c:	007a1200 	.word	0x007a1200
 800ac40:	01e84800 	.word	0x01e84800
 800ac44:	0000ffff 	.word	0x0000ffff
 800ac48:	0800b438 	.word	0x0800b438
 800ac4c:	003d0900 	.word	0x003d0900
 800ac50:	00f42400 	.word	0x00f42400

0800ac54 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800ac54:	b580      	push	{r7, lr}
 800ac56:	b082      	sub	sp, #8
 800ac58:	af00      	add	r7, sp, #0
 800ac5a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800ac5c:	687b      	ldr	r3, [r7, #4]
 800ac5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ac60:	2201      	movs	r2, #1
 800ac62:	4013      	ands	r3, r2
 800ac64:	d00b      	beq.n	800ac7e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	681b      	ldr	r3, [r3, #0]
 800ac6a:	685b      	ldr	r3, [r3, #4]
 800ac6c:	4a4a      	ldr	r2, [pc, #296]	; (800ad98 <UART_AdvFeatureConfig+0x144>)
 800ac6e:	4013      	ands	r3, r2
 800ac70:	0019      	movs	r1, r3
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	681b      	ldr	r3, [r3, #0]
 800ac7a:	430a      	orrs	r2, r1
 800ac7c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ac82:	2202      	movs	r2, #2
 800ac84:	4013      	ands	r3, r2
 800ac86:	d00b      	beq.n	800aca0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	681b      	ldr	r3, [r3, #0]
 800ac8c:	685b      	ldr	r3, [r3, #4]
 800ac8e:	4a43      	ldr	r2, [pc, #268]	; (800ad9c <UART_AdvFeatureConfig+0x148>)
 800ac90:	4013      	ands	r3, r2
 800ac92:	0019      	movs	r1, r3
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	681b      	ldr	r3, [r3, #0]
 800ac9c:	430a      	orrs	r2, r1
 800ac9e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aca4:	2204      	movs	r2, #4
 800aca6:	4013      	ands	r3, r2
 800aca8:	d00b      	beq.n	800acc2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	681b      	ldr	r3, [r3, #0]
 800acae:	685b      	ldr	r3, [r3, #4]
 800acb0:	4a3b      	ldr	r2, [pc, #236]	; (800ada0 <UART_AdvFeatureConfig+0x14c>)
 800acb2:	4013      	ands	r3, r2
 800acb4:	0019      	movs	r1, r3
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800acba:	687b      	ldr	r3, [r7, #4]
 800acbc:	681b      	ldr	r3, [r3, #0]
 800acbe:	430a      	orrs	r2, r1
 800acc0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800acc2:	687b      	ldr	r3, [r7, #4]
 800acc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800acc6:	2208      	movs	r2, #8
 800acc8:	4013      	ands	r3, r2
 800acca:	d00b      	beq.n	800ace4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	681b      	ldr	r3, [r3, #0]
 800acd0:	685b      	ldr	r3, [r3, #4]
 800acd2:	4a34      	ldr	r2, [pc, #208]	; (800ada4 <UART_AdvFeatureConfig+0x150>)
 800acd4:	4013      	ands	r3, r2
 800acd6:	0019      	movs	r1, r3
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	681b      	ldr	r3, [r3, #0]
 800ace0:	430a      	orrs	r2, r1
 800ace2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ace8:	2210      	movs	r2, #16
 800acea:	4013      	ands	r3, r2
 800acec:	d00b      	beq.n	800ad06 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800acee:	687b      	ldr	r3, [r7, #4]
 800acf0:	681b      	ldr	r3, [r3, #0]
 800acf2:	689b      	ldr	r3, [r3, #8]
 800acf4:	4a2c      	ldr	r2, [pc, #176]	; (800ada8 <UART_AdvFeatureConfig+0x154>)
 800acf6:	4013      	ands	r3, r2
 800acf8:	0019      	movs	r1, r3
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	681b      	ldr	r3, [r3, #0]
 800ad02:	430a      	orrs	r2, r1
 800ad04:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ad0a:	2220      	movs	r2, #32
 800ad0c:	4013      	ands	r3, r2
 800ad0e:	d00b      	beq.n	800ad28 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	681b      	ldr	r3, [r3, #0]
 800ad14:	689b      	ldr	r3, [r3, #8]
 800ad16:	4a25      	ldr	r2, [pc, #148]	; (800adac <UART_AdvFeatureConfig+0x158>)
 800ad18:	4013      	ands	r3, r2
 800ad1a:	0019      	movs	r1, r3
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	681b      	ldr	r3, [r3, #0]
 800ad24:	430a      	orrs	r2, r1
 800ad26:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ad2c:	2240      	movs	r2, #64	; 0x40
 800ad2e:	4013      	ands	r3, r2
 800ad30:	d01d      	beq.n	800ad6e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	681b      	ldr	r3, [r3, #0]
 800ad36:	685b      	ldr	r3, [r3, #4]
 800ad38:	4a1d      	ldr	r2, [pc, #116]	; (800adb0 <UART_AdvFeatureConfig+0x15c>)
 800ad3a:	4013      	ands	r3, r2
 800ad3c:	0019      	movs	r1, r3
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	681b      	ldr	r3, [r3, #0]
 800ad46:	430a      	orrs	r2, r1
 800ad48:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800ad4e:	2380      	movs	r3, #128	; 0x80
 800ad50:	035b      	lsls	r3, r3, #13
 800ad52:	429a      	cmp	r2, r3
 800ad54:	d10b      	bne.n	800ad6e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	681b      	ldr	r3, [r3, #0]
 800ad5a:	685b      	ldr	r3, [r3, #4]
 800ad5c:	4a15      	ldr	r2, [pc, #84]	; (800adb4 <UART_AdvFeatureConfig+0x160>)
 800ad5e:	4013      	ands	r3, r2
 800ad60:	0019      	movs	r1, r3
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	681b      	ldr	r3, [r3, #0]
 800ad6a:	430a      	orrs	r2, r1
 800ad6c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ad72:	2280      	movs	r2, #128	; 0x80
 800ad74:	4013      	ands	r3, r2
 800ad76:	d00b      	beq.n	800ad90 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	681b      	ldr	r3, [r3, #0]
 800ad7c:	685b      	ldr	r3, [r3, #4]
 800ad7e:	4a0e      	ldr	r2, [pc, #56]	; (800adb8 <UART_AdvFeatureConfig+0x164>)
 800ad80:	4013      	ands	r3, r2
 800ad82:	0019      	movs	r1, r3
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	681b      	ldr	r3, [r3, #0]
 800ad8c:	430a      	orrs	r2, r1
 800ad8e:	605a      	str	r2, [r3, #4]
  }
}
 800ad90:	46c0      	nop			; (mov r8, r8)
 800ad92:	46bd      	mov	sp, r7
 800ad94:	b002      	add	sp, #8
 800ad96:	bd80      	pop	{r7, pc}
 800ad98:	fffdffff 	.word	0xfffdffff
 800ad9c:	fffeffff 	.word	0xfffeffff
 800ada0:	fffbffff 	.word	0xfffbffff
 800ada4:	ffff7fff 	.word	0xffff7fff
 800ada8:	ffffefff 	.word	0xffffefff
 800adac:	ffffdfff 	.word	0xffffdfff
 800adb0:	ffefffff 	.word	0xffefffff
 800adb4:	ff9fffff 	.word	0xff9fffff
 800adb8:	fff7ffff 	.word	0xfff7ffff

0800adbc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800adbc:	b580      	push	{r7, lr}
 800adbe:	b086      	sub	sp, #24
 800adc0:	af02      	add	r7, sp, #8
 800adc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	2200      	movs	r2, #0
 800adc8:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800adca:	f7fd f911 	bl	8007ff0 <HAL_GetTick>
 800adce:	0003      	movs	r3, r0
 800add0:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800add2:	687b      	ldr	r3, [r7, #4]
 800add4:	681b      	ldr	r3, [r3, #0]
 800add6:	681b      	ldr	r3, [r3, #0]
 800add8:	2208      	movs	r2, #8
 800adda:	4013      	ands	r3, r2
 800addc:	2b08      	cmp	r3, #8
 800adde:	d10d      	bne.n	800adfc <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ade0:	68fa      	ldr	r2, [r7, #12]
 800ade2:	2380      	movs	r3, #128	; 0x80
 800ade4:	0399      	lsls	r1, r3, #14
 800ade6:	6878      	ldr	r0, [r7, #4]
 800ade8:	4b16      	ldr	r3, [pc, #88]	; (800ae44 <UART_CheckIdleState+0x88>)
 800adea:	9300      	str	r3, [sp, #0]
 800adec:	0013      	movs	r3, r2
 800adee:	2200      	movs	r2, #0
 800adf0:	f000 f82a 	bl	800ae48 <UART_WaitOnFlagUntilTimeout>
 800adf4:	1e03      	subs	r3, r0, #0
 800adf6:	d001      	beq.n	800adfc <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800adf8:	2303      	movs	r3, #3
 800adfa:	e01f      	b.n	800ae3c <UART_CheckIdleState+0x80>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	681b      	ldr	r3, [r3, #0]
 800ae00:	681b      	ldr	r3, [r3, #0]
 800ae02:	2204      	movs	r2, #4
 800ae04:	4013      	ands	r3, r2
 800ae06:	2b04      	cmp	r3, #4
 800ae08:	d10d      	bne.n	800ae26 <UART_CheckIdleState+0x6a>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ae0a:	68fa      	ldr	r2, [r7, #12]
 800ae0c:	2380      	movs	r3, #128	; 0x80
 800ae0e:	03d9      	lsls	r1, r3, #15
 800ae10:	6878      	ldr	r0, [r7, #4]
 800ae12:	4b0c      	ldr	r3, [pc, #48]	; (800ae44 <UART_CheckIdleState+0x88>)
 800ae14:	9300      	str	r3, [sp, #0]
 800ae16:	0013      	movs	r3, r2
 800ae18:	2200      	movs	r2, #0
 800ae1a:	f000 f815 	bl	800ae48 <UART_WaitOnFlagUntilTimeout>
 800ae1e:	1e03      	subs	r3, r0, #0
 800ae20:	d001      	beq.n	800ae26 <UART_CheckIdleState+0x6a>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ae22:	2303      	movs	r3, #3
 800ae24:	e00a      	b.n	800ae3c <UART_CheckIdleState+0x80>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800ae26:	687b      	ldr	r3, [r7, #4]
 800ae28:	2220      	movs	r2, #32
 800ae2a:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	2220      	movs	r2, #32
 800ae30:	679a      	str	r2, [r3, #120]	; 0x78

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ae32:	687b      	ldr	r3, [r7, #4]
 800ae34:	2270      	movs	r2, #112	; 0x70
 800ae36:	2100      	movs	r1, #0
 800ae38:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800ae3a:	2300      	movs	r3, #0
}
 800ae3c:	0018      	movs	r0, r3
 800ae3e:	46bd      	mov	sp, r7
 800ae40:	b004      	add	sp, #16
 800ae42:	bd80      	pop	{r7, pc}
 800ae44:	01ffffff 	.word	0x01ffffff

0800ae48 <UART_WaitOnFlagUntilTimeout>:
  * @param Tickstart Tick start value
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800ae48:	b580      	push	{r7, lr}
 800ae4a:	b084      	sub	sp, #16
 800ae4c:	af00      	add	r7, sp, #0
 800ae4e:	60f8      	str	r0, [r7, #12]
 800ae50:	60b9      	str	r1, [r7, #8]
 800ae52:	603b      	str	r3, [r7, #0]
 800ae54:	1dfb      	adds	r3, r7, #7
 800ae56:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ae58:	e029      	b.n	800aeae <UART_WaitOnFlagUntilTimeout+0x66>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ae5a:	69bb      	ldr	r3, [r7, #24]
 800ae5c:	3301      	adds	r3, #1
 800ae5e:	d026      	beq.n	800aeae <UART_WaitOnFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ae60:	f7fd f8c6 	bl	8007ff0 <HAL_GetTick>
 800ae64:	0002      	movs	r2, r0
 800ae66:	683b      	ldr	r3, [r7, #0]
 800ae68:	1ad3      	subs	r3, r2, r3
 800ae6a:	69ba      	ldr	r2, [r7, #24]
 800ae6c:	429a      	cmp	r2, r3
 800ae6e:	d302      	bcc.n	800ae76 <UART_WaitOnFlagUntilTimeout+0x2e>
 800ae70:	69bb      	ldr	r3, [r7, #24]
 800ae72:	2b00      	cmp	r3, #0
 800ae74:	d11b      	bne.n	800aeae <UART_WaitOnFlagUntilTimeout+0x66>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800ae76:	68fb      	ldr	r3, [r7, #12]
 800ae78:	681b      	ldr	r3, [r3, #0]
 800ae7a:	681a      	ldr	r2, [r3, #0]
 800ae7c:	68fb      	ldr	r3, [r7, #12]
 800ae7e:	681b      	ldr	r3, [r3, #0]
 800ae80:	4915      	ldr	r1, [pc, #84]	; (800aed8 <UART_WaitOnFlagUntilTimeout+0x90>)
 800ae82:	400a      	ands	r2, r1
 800ae84:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ae86:	68fb      	ldr	r3, [r7, #12]
 800ae88:	681b      	ldr	r3, [r3, #0]
 800ae8a:	689a      	ldr	r2, [r3, #8]
 800ae8c:	68fb      	ldr	r3, [r7, #12]
 800ae8e:	681b      	ldr	r3, [r3, #0]
 800ae90:	2101      	movs	r1, #1
 800ae92:	438a      	bics	r2, r1
 800ae94:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800ae96:	68fb      	ldr	r3, [r7, #12]
 800ae98:	2220      	movs	r2, #32
 800ae9a:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 800ae9c:	68fb      	ldr	r3, [r7, #12]
 800ae9e:	2220      	movs	r2, #32
 800aea0:	679a      	str	r2, [r3, #120]	; 0x78

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800aea2:	68fb      	ldr	r3, [r7, #12]
 800aea4:	2270      	movs	r2, #112	; 0x70
 800aea6:	2100      	movs	r1, #0
 800aea8:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800aeaa:	2303      	movs	r3, #3
 800aeac:	e00f      	b.n	800aece <UART_WaitOnFlagUntilTimeout+0x86>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800aeae:	68fb      	ldr	r3, [r7, #12]
 800aeb0:	681b      	ldr	r3, [r3, #0]
 800aeb2:	69db      	ldr	r3, [r3, #28]
 800aeb4:	68ba      	ldr	r2, [r7, #8]
 800aeb6:	4013      	ands	r3, r2
 800aeb8:	68ba      	ldr	r2, [r7, #8]
 800aeba:	1ad3      	subs	r3, r2, r3
 800aebc:	425a      	negs	r2, r3
 800aebe:	4153      	adcs	r3, r2
 800aec0:	b2db      	uxtb	r3, r3
 800aec2:	001a      	movs	r2, r3
 800aec4:	1dfb      	adds	r3, r7, #7
 800aec6:	781b      	ldrb	r3, [r3, #0]
 800aec8:	429a      	cmp	r2, r3
 800aeca:	d0c6      	beq.n	800ae5a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800aecc:	2300      	movs	r3, #0
}
 800aece:	0018      	movs	r0, r3
 800aed0:	46bd      	mov	sp, r7
 800aed2:	b004      	add	sp, #16
 800aed4:	bd80      	pop	{r7, pc}
 800aed6:	46c0      	nop			; (mov r8, r8)
 800aed8:	fffffe5f 	.word	0xfffffe5f

0800aedc <__errno>:
 800aedc:	4b01      	ldr	r3, [pc, #4]	; (800aee4 <__errno+0x8>)
 800aede:	6818      	ldr	r0, [r3, #0]
 800aee0:	4770      	bx	lr
 800aee2:	46c0      	nop			; (mov r8, r8)
 800aee4:	20000174 	.word	0x20000174

0800aee8 <__libc_init_array>:
 800aee8:	b570      	push	{r4, r5, r6, lr}
 800aeea:	2600      	movs	r6, #0
 800aeec:	4d0c      	ldr	r5, [pc, #48]	; (800af20 <__libc_init_array+0x38>)
 800aeee:	4c0d      	ldr	r4, [pc, #52]	; (800af24 <__libc_init_array+0x3c>)
 800aef0:	1b64      	subs	r4, r4, r5
 800aef2:	10a4      	asrs	r4, r4, #2
 800aef4:	42a6      	cmp	r6, r4
 800aef6:	d109      	bne.n	800af0c <__libc_init_array+0x24>
 800aef8:	2600      	movs	r6, #0
 800aefa:	f000 f8f1 	bl	800b0e0 <_init>
 800aefe:	4d0a      	ldr	r5, [pc, #40]	; (800af28 <__libc_init_array+0x40>)
 800af00:	4c0a      	ldr	r4, [pc, #40]	; (800af2c <__libc_init_array+0x44>)
 800af02:	1b64      	subs	r4, r4, r5
 800af04:	10a4      	asrs	r4, r4, #2
 800af06:	42a6      	cmp	r6, r4
 800af08:	d105      	bne.n	800af16 <__libc_init_array+0x2e>
 800af0a:	bd70      	pop	{r4, r5, r6, pc}
 800af0c:	00b3      	lsls	r3, r6, #2
 800af0e:	58eb      	ldr	r3, [r5, r3]
 800af10:	4798      	blx	r3
 800af12:	3601      	adds	r6, #1
 800af14:	e7ee      	b.n	800aef4 <__libc_init_array+0xc>
 800af16:	00b3      	lsls	r3, r6, #2
 800af18:	58eb      	ldr	r3, [r5, r3]
 800af1a:	4798      	blx	r3
 800af1c:	3601      	adds	r6, #1
 800af1e:	e7f2      	b.n	800af06 <__libc_init_array+0x1e>
 800af20:	0800b464 	.word	0x0800b464
 800af24:	0800b464 	.word	0x0800b464
 800af28:	0800b464 	.word	0x0800b464
 800af2c:	0800b468 	.word	0x0800b468

0800af30 <malloc>:
 800af30:	b510      	push	{r4, lr}
 800af32:	4b03      	ldr	r3, [pc, #12]	; (800af40 <malloc+0x10>)
 800af34:	0001      	movs	r1, r0
 800af36:	6818      	ldr	r0, [r3, #0]
 800af38:	f000 f816 	bl	800af68 <_malloc_r>
 800af3c:	bd10      	pop	{r4, pc}
 800af3e:	46c0      	nop			; (mov r8, r8)
 800af40:	20000174 	.word	0x20000174

0800af44 <memcpy>:
 800af44:	2300      	movs	r3, #0
 800af46:	b510      	push	{r4, lr}
 800af48:	429a      	cmp	r2, r3
 800af4a:	d100      	bne.n	800af4e <memcpy+0xa>
 800af4c:	bd10      	pop	{r4, pc}
 800af4e:	5ccc      	ldrb	r4, [r1, r3]
 800af50:	54c4      	strb	r4, [r0, r3]
 800af52:	3301      	adds	r3, #1
 800af54:	e7f8      	b.n	800af48 <memcpy+0x4>

0800af56 <memset>:
 800af56:	0003      	movs	r3, r0
 800af58:	1812      	adds	r2, r2, r0
 800af5a:	4293      	cmp	r3, r2
 800af5c:	d100      	bne.n	800af60 <memset+0xa>
 800af5e:	4770      	bx	lr
 800af60:	7019      	strb	r1, [r3, #0]
 800af62:	3301      	adds	r3, #1
 800af64:	e7f9      	b.n	800af5a <memset+0x4>
	...

0800af68 <_malloc_r>:
 800af68:	2303      	movs	r3, #3
 800af6a:	b570      	push	{r4, r5, r6, lr}
 800af6c:	1ccd      	adds	r5, r1, #3
 800af6e:	439d      	bics	r5, r3
 800af70:	3508      	adds	r5, #8
 800af72:	0006      	movs	r6, r0
 800af74:	2d0c      	cmp	r5, #12
 800af76:	d21e      	bcs.n	800afb6 <_malloc_r+0x4e>
 800af78:	250c      	movs	r5, #12
 800af7a:	42a9      	cmp	r1, r5
 800af7c:	d81d      	bhi.n	800afba <_malloc_r+0x52>
 800af7e:	0030      	movs	r0, r6
 800af80:	f000 f862 	bl	800b048 <__malloc_lock>
 800af84:	4a25      	ldr	r2, [pc, #148]	; (800b01c <_malloc_r+0xb4>)
 800af86:	6814      	ldr	r4, [r2, #0]
 800af88:	0021      	movs	r1, r4
 800af8a:	2900      	cmp	r1, #0
 800af8c:	d119      	bne.n	800afc2 <_malloc_r+0x5a>
 800af8e:	4c24      	ldr	r4, [pc, #144]	; (800b020 <_malloc_r+0xb8>)
 800af90:	6823      	ldr	r3, [r4, #0]
 800af92:	2b00      	cmp	r3, #0
 800af94:	d103      	bne.n	800af9e <_malloc_r+0x36>
 800af96:	0030      	movs	r0, r6
 800af98:	f000 f844 	bl	800b024 <_sbrk_r>
 800af9c:	6020      	str	r0, [r4, #0]
 800af9e:	0029      	movs	r1, r5
 800afa0:	0030      	movs	r0, r6
 800afa2:	f000 f83f 	bl	800b024 <_sbrk_r>
 800afa6:	1c43      	adds	r3, r0, #1
 800afa8:	d12b      	bne.n	800b002 <_malloc_r+0x9a>
 800afaa:	230c      	movs	r3, #12
 800afac:	0030      	movs	r0, r6
 800afae:	6033      	str	r3, [r6, #0]
 800afb0:	f000 f84b 	bl	800b04a <__malloc_unlock>
 800afb4:	e003      	b.n	800afbe <_malloc_r+0x56>
 800afb6:	2d00      	cmp	r5, #0
 800afb8:	dadf      	bge.n	800af7a <_malloc_r+0x12>
 800afba:	230c      	movs	r3, #12
 800afbc:	6033      	str	r3, [r6, #0]
 800afbe:	2000      	movs	r0, #0
 800afc0:	bd70      	pop	{r4, r5, r6, pc}
 800afc2:	680b      	ldr	r3, [r1, #0]
 800afc4:	1b5b      	subs	r3, r3, r5
 800afc6:	d419      	bmi.n	800affc <_malloc_r+0x94>
 800afc8:	2b0b      	cmp	r3, #11
 800afca:	d903      	bls.n	800afd4 <_malloc_r+0x6c>
 800afcc:	600b      	str	r3, [r1, #0]
 800afce:	18cc      	adds	r4, r1, r3
 800afd0:	6025      	str	r5, [r4, #0]
 800afd2:	e003      	b.n	800afdc <_malloc_r+0x74>
 800afd4:	684b      	ldr	r3, [r1, #4]
 800afd6:	428c      	cmp	r4, r1
 800afd8:	d10d      	bne.n	800aff6 <_malloc_r+0x8e>
 800afda:	6013      	str	r3, [r2, #0]
 800afdc:	0030      	movs	r0, r6
 800afde:	f000 f834 	bl	800b04a <__malloc_unlock>
 800afe2:	0020      	movs	r0, r4
 800afe4:	2207      	movs	r2, #7
 800afe6:	300b      	adds	r0, #11
 800afe8:	1d23      	adds	r3, r4, #4
 800afea:	4390      	bics	r0, r2
 800afec:	1ac3      	subs	r3, r0, r3
 800afee:	d0e7      	beq.n	800afc0 <_malloc_r+0x58>
 800aff0:	425a      	negs	r2, r3
 800aff2:	50e2      	str	r2, [r4, r3]
 800aff4:	e7e4      	b.n	800afc0 <_malloc_r+0x58>
 800aff6:	6063      	str	r3, [r4, #4]
 800aff8:	000c      	movs	r4, r1
 800affa:	e7ef      	b.n	800afdc <_malloc_r+0x74>
 800affc:	000c      	movs	r4, r1
 800affe:	6849      	ldr	r1, [r1, #4]
 800b000:	e7c3      	b.n	800af8a <_malloc_r+0x22>
 800b002:	2303      	movs	r3, #3
 800b004:	1cc4      	adds	r4, r0, #3
 800b006:	439c      	bics	r4, r3
 800b008:	42a0      	cmp	r0, r4
 800b00a:	d0e1      	beq.n	800afd0 <_malloc_r+0x68>
 800b00c:	1a21      	subs	r1, r4, r0
 800b00e:	0030      	movs	r0, r6
 800b010:	f000 f808 	bl	800b024 <_sbrk_r>
 800b014:	1c43      	adds	r3, r0, #1
 800b016:	d1db      	bne.n	800afd0 <_malloc_r+0x68>
 800b018:	e7c7      	b.n	800afaa <_malloc_r+0x42>
 800b01a:	46c0      	nop			; (mov r8, r8)
 800b01c:	200002ec 	.word	0x200002ec
 800b020:	200002f0 	.word	0x200002f0

0800b024 <_sbrk_r>:
 800b024:	2300      	movs	r3, #0
 800b026:	b570      	push	{r4, r5, r6, lr}
 800b028:	4c06      	ldr	r4, [pc, #24]	; (800b044 <_sbrk_r+0x20>)
 800b02a:	0005      	movs	r5, r0
 800b02c:	0008      	movs	r0, r1
 800b02e:	6023      	str	r3, [r4, #0]
 800b030:	f7f8 ff2e 	bl	8003e90 <_sbrk>
 800b034:	1c43      	adds	r3, r0, #1
 800b036:	d103      	bne.n	800b040 <_sbrk_r+0x1c>
 800b038:	6823      	ldr	r3, [r4, #0]
 800b03a:	2b00      	cmp	r3, #0
 800b03c:	d000      	beq.n	800b040 <_sbrk_r+0x1c>
 800b03e:	602b      	str	r3, [r5, #0]
 800b040:	bd70      	pop	{r4, r5, r6, pc}
 800b042:	46c0      	nop			; (mov r8, r8)
 800b044:	2000048c 	.word	0x2000048c

0800b048 <__malloc_lock>:
 800b048:	4770      	bx	lr

0800b04a <__malloc_unlock>:
 800b04a:	4770      	bx	lr

0800b04c <round>:
 800b04c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b04e:	004a      	lsls	r2, r1, #1
 800b050:	0007      	movs	r7, r0
 800b052:	481f      	ldr	r0, [pc, #124]	; (800b0d0 <round+0x84>)
 800b054:	0d52      	lsrs	r2, r2, #21
 800b056:	1815      	adds	r5, r2, r0
 800b058:	000e      	movs	r6, r1
 800b05a:	2d13      	cmp	r5, #19
 800b05c:	dc18      	bgt.n	800b090 <round+0x44>
 800b05e:	2d00      	cmp	r5, #0
 800b060:	da09      	bge.n	800b076 <round+0x2a>
 800b062:	0fcb      	lsrs	r3, r1, #31
 800b064:	07db      	lsls	r3, r3, #31
 800b066:	2200      	movs	r2, #0
 800b068:	1c69      	adds	r1, r5, #1
 800b06a:	d101      	bne.n	800b070 <round+0x24>
 800b06c:	4919      	ldr	r1, [pc, #100]	; (800b0d4 <round+0x88>)
 800b06e:	430b      	orrs	r3, r1
 800b070:	0019      	movs	r1, r3
 800b072:	0010      	movs	r0, r2
 800b074:	e017      	b.n	800b0a6 <round+0x5a>
 800b076:	4a18      	ldr	r2, [pc, #96]	; (800b0d8 <round+0x8c>)
 800b078:	412a      	asrs	r2, r5
 800b07a:	420a      	tst	r2, r1
 800b07c:	d101      	bne.n	800b082 <round+0x36>
 800b07e:	2f00      	cmp	r7, #0
 800b080:	d012      	beq.n	800b0a8 <round+0x5c>
 800b082:	2380      	movs	r3, #128	; 0x80
 800b084:	031b      	lsls	r3, r3, #12
 800b086:	412b      	asrs	r3, r5
 800b088:	199b      	adds	r3, r3, r6
 800b08a:	4393      	bics	r3, r2
 800b08c:	2200      	movs	r2, #0
 800b08e:	e7ef      	b.n	800b070 <round+0x24>
 800b090:	2d33      	cmp	r5, #51	; 0x33
 800b092:	dd0b      	ble.n	800b0ac <round+0x60>
 800b094:	2380      	movs	r3, #128	; 0x80
 800b096:	00db      	lsls	r3, r3, #3
 800b098:	429d      	cmp	r5, r3
 800b09a:	d105      	bne.n	800b0a8 <round+0x5c>
 800b09c:	003a      	movs	r2, r7
 800b09e:	000b      	movs	r3, r1
 800b0a0:	0038      	movs	r0, r7
 800b0a2:	f7f6 fa49 	bl	8001538 <__aeabi_dadd>
 800b0a6:	0007      	movs	r7, r0
 800b0a8:	0038      	movs	r0, r7
 800b0aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b0ac:	2601      	movs	r6, #1
 800b0ae:	480b      	ldr	r0, [pc, #44]	; (800b0dc <round+0x90>)
 800b0b0:	4276      	negs	r6, r6
 800b0b2:	1812      	adds	r2, r2, r0
 800b0b4:	40d6      	lsrs	r6, r2
 800b0b6:	423e      	tst	r6, r7
 800b0b8:	d0f6      	beq.n	800b0a8 <round+0x5c>
 800b0ba:	2233      	movs	r2, #51	; 0x33
 800b0bc:	1b55      	subs	r5, r2, r5
 800b0be:	3a32      	subs	r2, #50	; 0x32
 800b0c0:	40aa      	lsls	r2, r5
 800b0c2:	19d2      	adds	r2, r2, r7
 800b0c4:	42ba      	cmp	r2, r7
 800b0c6:	41a4      	sbcs	r4, r4
 800b0c8:	4264      	negs	r4, r4
 800b0ca:	190b      	adds	r3, r1, r4
 800b0cc:	43b2      	bics	r2, r6
 800b0ce:	e7cf      	b.n	800b070 <round+0x24>
 800b0d0:	fffffc01 	.word	0xfffffc01
 800b0d4:	3ff00000 	.word	0x3ff00000
 800b0d8:	000fffff 	.word	0x000fffff
 800b0dc:	fffffbed 	.word	0xfffffbed

0800b0e0 <_init>:
 800b0e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b0e2:	46c0      	nop			; (mov r8, r8)
 800b0e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b0e6:	bc08      	pop	{r3}
 800b0e8:	469e      	mov	lr, r3
 800b0ea:	4770      	bx	lr

0800b0ec <_fini>:
 800b0ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b0ee:	46c0      	nop			; (mov r8, r8)
 800b0f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b0f2:	bc08      	pop	{r3}
 800b0f4:	469e      	mov	lr, r3
 800b0f6:	4770      	bx	lr
