# Program 1: 
### Statement: Adder

### Name of file:
HA_Param.sv

### RTL Snapshot
![Screenshot of RTL view, full screen](<https://github.com/Arun-66/COD-Lab/blob/main/week6/PES2UG22EC027/SV_Files/Adder.png>)

# Program 2: 
### Statement: Asynchronous FF

### Name of file:
Asynchronous_FF.sv

### RTL Snapshot
![Screenshot of RTL view, full screen](<https://github.com/Arun-66/COD-Lab/blob/main/week6/PES2UG22EC027/SV_Files/Asynchronous_FF.png>)

# Program 3: 
### Statement: Synchronous FF

### Name of file:
Synchronous_FF.sv

### RTL Snapshot
![Screenshot of RTL view, full screen](<https://github.com/Arun-66/COD-Lab/blob/main/week6/PES2UG22EC027/SV_Files/Synchronous_FF.png>)

# Program 4: 
### Statement: 2:1 MUX

### Name of file:
MUX.sv

### RTL Snapshot
![Screenshot of RTL view, full screen](<https://github.com/Arun-66/COD-Lab/blob/main/week6/PES2UG22EC027/SV_Files/Mux.png>)

# Program 5: 
### Statement: Instruction Fetch Stage

### Name of file:
IF_Stage.sv

### RTL Snapshot
![Screenshot of RTL view, full screen](<https://github.com/Arun-66/COD-Lab/blob/main/week6/PES2UG22EC027/SV_Files/IF_Stage.png>)

# Program 6: 
### Statement: Instruction Memory

### Name of file:
Inst_Mem.sv

### RTL Snapshot
![Screenshot of RTL view, full screen](<https://github.com/Arun-66/COD-Lab/blob/main/week6/PES2UG22EC027/SV_Files/Inst_memory.png>)
