{
	"finish__design__instance__count__class:buffer": 19,
	"finish__design__instance__area__class:buffer": 920.102,
	"finish__design__instance__count__class:clock_buffer": 10,
	"finish__design__instance__area__class:clock_buffer": 462.874,
	"finish__design__instance__count__class:timing_repair_buffer": 15,
	"finish__design__instance__area__class:timing_repair_buffer": 773.338,
	"finish__design__instance__count__class:inverter": 41,
	"finish__design__instance__area__class:inverter": 694.31,
	"finish__design__instance__count__class:clock_inverter": 6,
	"finish__design__instance__area__class:clock_inverter": 146.765,
	"finish__design__instance__count__class:sequential_cell": 59,
	"finish__design__instance__area__class:sequential_cell": 5689.96,
	"finish__design__instance__count__class:multi_input_combinational_cell": 275,
	"finish__design__instance__area__class:multi_input_combinational_cell": 11399.7,
	"finish__design__instance__count": 425,
	"finish__design__instance__area": 20087,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 7.50171,
	"finish__clock__skew__setup": 0.0186962,
	"finish__clock__skew__hold": 0.0186962,
	"finish__timing__drv__max_slew_limit": 0.676853,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.921859,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.0148803,
	"finish__power__switching__total": 0.00818009,
	"finish__power__leakage__total": 1.70034e-07,
	"finish__power__total": 0.0230605,
	"finish__design__io": 14,
	"finish__design__die__area": 46576.1,
	"finish__design__core__area": 44088.7,
	"finish__design__instance__count": 550,
	"finish__design__instance__area": 20792.6,
	"finish__design__instance__count__stdcell": 550,
	"finish__design__instance__area__stdcell": 20792.6,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.471609,
	"finish__design__instance__utilization__stdcell": 0.471609,
	"finish__design__rows": 41,
	"finish__design__rows:GF018hv5v_green_sc9": 41,
	"finish__design__sites": 15621,
	"finish__design__sites:GF018hv5v_green_sc9": 15621,
	"finish__flow__warnings__count": 9,
	"finish__flow__errors__count": 0
}