
UART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000060f4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003bc  08006288  08006288  00007288  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006644  08006644  000081d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006644  08006644  00007644  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800664c  0800664c  000081d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800664c  0800664c  0000764c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006650  08006650  00007650  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08006654  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000081d4  2**0
                  CONTENTS
 10 .bss          00000174  200001d4  200001d4  000081d4  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000348  20000348  000081d4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000081d4  2**0
                  CONTENTS, READONLY
 13 .debug_info   00007053  00000000  00000000  00008204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000019dd  00000000  00000000  0000f257  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000008a0  00000000  00000000  00010c38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000650  00000000  00000000  000114d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021ba6  00000000  00000000  00011b28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000086a4  00000000  00000000  000336ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c6578  00000000  00000000  0003bd72  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001022ea  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000032bc  00000000  00000000  00102330  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000036  00000000  00000000  001055ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d4 	.word	0x200001d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800626c 	.word	0x0800626c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d8 	.word	0x200001d8
 80001cc:	0800626c 	.word	0x0800626c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b988 	b.w	8000f70 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	468e      	mov	lr, r1
 8000c80:	4604      	mov	r4, r0
 8000c82:	4688      	mov	r8, r1
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d14a      	bne.n	8000d1e <__udivmoddi4+0xa6>
 8000c88:	428a      	cmp	r2, r1
 8000c8a:	4617      	mov	r7, r2
 8000c8c:	d962      	bls.n	8000d54 <__udivmoddi4+0xdc>
 8000c8e:	fab2 f682 	clz	r6, r2
 8000c92:	b14e      	cbz	r6, 8000ca8 <__udivmoddi4+0x30>
 8000c94:	f1c6 0320 	rsb	r3, r6, #32
 8000c98:	fa01 f806 	lsl.w	r8, r1, r6
 8000c9c:	fa20 f303 	lsr.w	r3, r0, r3
 8000ca0:	40b7      	lsls	r7, r6
 8000ca2:	ea43 0808 	orr.w	r8, r3, r8
 8000ca6:	40b4      	lsls	r4, r6
 8000ca8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cac:	fa1f fc87 	uxth.w	ip, r7
 8000cb0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000cb4:	0c23      	lsrs	r3, r4, #16
 8000cb6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cba:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cbe:	fb01 f20c 	mul.w	r2, r1, ip
 8000cc2:	429a      	cmp	r2, r3
 8000cc4:	d909      	bls.n	8000cda <__udivmoddi4+0x62>
 8000cc6:	18fb      	adds	r3, r7, r3
 8000cc8:	f101 30ff 	add.w	r0, r1, #4294967295
 8000ccc:	f080 80ea 	bcs.w	8000ea4 <__udivmoddi4+0x22c>
 8000cd0:	429a      	cmp	r2, r3
 8000cd2:	f240 80e7 	bls.w	8000ea4 <__udivmoddi4+0x22c>
 8000cd6:	3902      	subs	r1, #2
 8000cd8:	443b      	add	r3, r7
 8000cda:	1a9a      	subs	r2, r3, r2
 8000cdc:	b2a3      	uxth	r3, r4
 8000cde:	fbb2 f0fe 	udiv	r0, r2, lr
 8000ce2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000ce6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cea:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cee:	459c      	cmp	ip, r3
 8000cf0:	d909      	bls.n	8000d06 <__udivmoddi4+0x8e>
 8000cf2:	18fb      	adds	r3, r7, r3
 8000cf4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cf8:	f080 80d6 	bcs.w	8000ea8 <__udivmoddi4+0x230>
 8000cfc:	459c      	cmp	ip, r3
 8000cfe:	f240 80d3 	bls.w	8000ea8 <__udivmoddi4+0x230>
 8000d02:	443b      	add	r3, r7
 8000d04:	3802      	subs	r0, #2
 8000d06:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d0a:	eba3 030c 	sub.w	r3, r3, ip
 8000d0e:	2100      	movs	r1, #0
 8000d10:	b11d      	cbz	r5, 8000d1a <__udivmoddi4+0xa2>
 8000d12:	40f3      	lsrs	r3, r6
 8000d14:	2200      	movs	r2, #0
 8000d16:	e9c5 3200 	strd	r3, r2, [r5]
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d905      	bls.n	8000d2e <__udivmoddi4+0xb6>
 8000d22:	b10d      	cbz	r5, 8000d28 <__udivmoddi4+0xb0>
 8000d24:	e9c5 0100 	strd	r0, r1, [r5]
 8000d28:	2100      	movs	r1, #0
 8000d2a:	4608      	mov	r0, r1
 8000d2c:	e7f5      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000d2e:	fab3 f183 	clz	r1, r3
 8000d32:	2900      	cmp	r1, #0
 8000d34:	d146      	bne.n	8000dc4 <__udivmoddi4+0x14c>
 8000d36:	4573      	cmp	r3, lr
 8000d38:	d302      	bcc.n	8000d40 <__udivmoddi4+0xc8>
 8000d3a:	4282      	cmp	r2, r0
 8000d3c:	f200 8105 	bhi.w	8000f4a <__udivmoddi4+0x2d2>
 8000d40:	1a84      	subs	r4, r0, r2
 8000d42:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d46:	2001      	movs	r0, #1
 8000d48:	4690      	mov	r8, r2
 8000d4a:	2d00      	cmp	r5, #0
 8000d4c:	d0e5      	beq.n	8000d1a <__udivmoddi4+0xa2>
 8000d4e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d52:	e7e2      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000d54:	2a00      	cmp	r2, #0
 8000d56:	f000 8090 	beq.w	8000e7a <__udivmoddi4+0x202>
 8000d5a:	fab2 f682 	clz	r6, r2
 8000d5e:	2e00      	cmp	r6, #0
 8000d60:	f040 80a4 	bne.w	8000eac <__udivmoddi4+0x234>
 8000d64:	1a8a      	subs	r2, r1, r2
 8000d66:	0c03      	lsrs	r3, r0, #16
 8000d68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d6c:	b280      	uxth	r0, r0
 8000d6e:	b2bc      	uxth	r4, r7
 8000d70:	2101      	movs	r1, #1
 8000d72:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d76:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d7a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d7e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d82:	429a      	cmp	r2, r3
 8000d84:	d907      	bls.n	8000d96 <__udivmoddi4+0x11e>
 8000d86:	18fb      	adds	r3, r7, r3
 8000d88:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d8c:	d202      	bcs.n	8000d94 <__udivmoddi4+0x11c>
 8000d8e:	429a      	cmp	r2, r3
 8000d90:	f200 80e0 	bhi.w	8000f54 <__udivmoddi4+0x2dc>
 8000d94:	46c4      	mov	ip, r8
 8000d96:	1a9b      	subs	r3, r3, r2
 8000d98:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d9c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000da0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000da4:	fb02 f404 	mul.w	r4, r2, r4
 8000da8:	429c      	cmp	r4, r3
 8000daa:	d907      	bls.n	8000dbc <__udivmoddi4+0x144>
 8000dac:	18fb      	adds	r3, r7, r3
 8000dae:	f102 30ff 	add.w	r0, r2, #4294967295
 8000db2:	d202      	bcs.n	8000dba <__udivmoddi4+0x142>
 8000db4:	429c      	cmp	r4, r3
 8000db6:	f200 80ca 	bhi.w	8000f4e <__udivmoddi4+0x2d6>
 8000dba:	4602      	mov	r2, r0
 8000dbc:	1b1b      	subs	r3, r3, r4
 8000dbe:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000dc2:	e7a5      	b.n	8000d10 <__udivmoddi4+0x98>
 8000dc4:	f1c1 0620 	rsb	r6, r1, #32
 8000dc8:	408b      	lsls	r3, r1
 8000dca:	fa22 f706 	lsr.w	r7, r2, r6
 8000dce:	431f      	orrs	r7, r3
 8000dd0:	fa0e f401 	lsl.w	r4, lr, r1
 8000dd4:	fa20 f306 	lsr.w	r3, r0, r6
 8000dd8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ddc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000de0:	4323      	orrs	r3, r4
 8000de2:	fa00 f801 	lsl.w	r8, r0, r1
 8000de6:	fa1f fc87 	uxth.w	ip, r7
 8000dea:	fbbe f0f9 	udiv	r0, lr, r9
 8000dee:	0c1c      	lsrs	r4, r3, #16
 8000df0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000df4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000df8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dfc:	45a6      	cmp	lr, r4
 8000dfe:	fa02 f201 	lsl.w	r2, r2, r1
 8000e02:	d909      	bls.n	8000e18 <__udivmoddi4+0x1a0>
 8000e04:	193c      	adds	r4, r7, r4
 8000e06:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e0a:	f080 809c 	bcs.w	8000f46 <__udivmoddi4+0x2ce>
 8000e0e:	45a6      	cmp	lr, r4
 8000e10:	f240 8099 	bls.w	8000f46 <__udivmoddi4+0x2ce>
 8000e14:	3802      	subs	r0, #2
 8000e16:	443c      	add	r4, r7
 8000e18:	eba4 040e 	sub.w	r4, r4, lr
 8000e1c:	fa1f fe83 	uxth.w	lr, r3
 8000e20:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e24:	fb09 4413 	mls	r4, r9, r3, r4
 8000e28:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e2c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e30:	45a4      	cmp	ip, r4
 8000e32:	d908      	bls.n	8000e46 <__udivmoddi4+0x1ce>
 8000e34:	193c      	adds	r4, r7, r4
 8000e36:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e3a:	f080 8082 	bcs.w	8000f42 <__udivmoddi4+0x2ca>
 8000e3e:	45a4      	cmp	ip, r4
 8000e40:	d97f      	bls.n	8000f42 <__udivmoddi4+0x2ca>
 8000e42:	3b02      	subs	r3, #2
 8000e44:	443c      	add	r4, r7
 8000e46:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e4a:	eba4 040c 	sub.w	r4, r4, ip
 8000e4e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e52:	4564      	cmp	r4, ip
 8000e54:	4673      	mov	r3, lr
 8000e56:	46e1      	mov	r9, ip
 8000e58:	d362      	bcc.n	8000f20 <__udivmoddi4+0x2a8>
 8000e5a:	d05f      	beq.n	8000f1c <__udivmoddi4+0x2a4>
 8000e5c:	b15d      	cbz	r5, 8000e76 <__udivmoddi4+0x1fe>
 8000e5e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e62:	eb64 0409 	sbc.w	r4, r4, r9
 8000e66:	fa04 f606 	lsl.w	r6, r4, r6
 8000e6a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e6e:	431e      	orrs	r6, r3
 8000e70:	40cc      	lsrs	r4, r1
 8000e72:	e9c5 6400 	strd	r6, r4, [r5]
 8000e76:	2100      	movs	r1, #0
 8000e78:	e74f      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000e7a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e7e:	0c01      	lsrs	r1, r0, #16
 8000e80:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e84:	b280      	uxth	r0, r0
 8000e86:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e8a:	463b      	mov	r3, r7
 8000e8c:	4638      	mov	r0, r7
 8000e8e:	463c      	mov	r4, r7
 8000e90:	46b8      	mov	r8, r7
 8000e92:	46be      	mov	lr, r7
 8000e94:	2620      	movs	r6, #32
 8000e96:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e9a:	eba2 0208 	sub.w	r2, r2, r8
 8000e9e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ea2:	e766      	b.n	8000d72 <__udivmoddi4+0xfa>
 8000ea4:	4601      	mov	r1, r0
 8000ea6:	e718      	b.n	8000cda <__udivmoddi4+0x62>
 8000ea8:	4610      	mov	r0, r2
 8000eaa:	e72c      	b.n	8000d06 <__udivmoddi4+0x8e>
 8000eac:	f1c6 0220 	rsb	r2, r6, #32
 8000eb0:	fa2e f302 	lsr.w	r3, lr, r2
 8000eb4:	40b7      	lsls	r7, r6
 8000eb6:	40b1      	lsls	r1, r6
 8000eb8:	fa20 f202 	lsr.w	r2, r0, r2
 8000ebc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ec0:	430a      	orrs	r2, r1
 8000ec2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000ec6:	b2bc      	uxth	r4, r7
 8000ec8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000ecc:	0c11      	lsrs	r1, r2, #16
 8000ece:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ed2:	fb08 f904 	mul.w	r9, r8, r4
 8000ed6:	40b0      	lsls	r0, r6
 8000ed8:	4589      	cmp	r9, r1
 8000eda:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000ede:	b280      	uxth	r0, r0
 8000ee0:	d93e      	bls.n	8000f60 <__udivmoddi4+0x2e8>
 8000ee2:	1879      	adds	r1, r7, r1
 8000ee4:	f108 3cff 	add.w	ip, r8, #4294967295
 8000ee8:	d201      	bcs.n	8000eee <__udivmoddi4+0x276>
 8000eea:	4589      	cmp	r9, r1
 8000eec:	d81f      	bhi.n	8000f2e <__udivmoddi4+0x2b6>
 8000eee:	eba1 0109 	sub.w	r1, r1, r9
 8000ef2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ef6:	fb09 f804 	mul.w	r8, r9, r4
 8000efa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000efe:	b292      	uxth	r2, r2
 8000f00:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f04:	4542      	cmp	r2, r8
 8000f06:	d229      	bcs.n	8000f5c <__udivmoddi4+0x2e4>
 8000f08:	18ba      	adds	r2, r7, r2
 8000f0a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f0e:	d2c4      	bcs.n	8000e9a <__udivmoddi4+0x222>
 8000f10:	4542      	cmp	r2, r8
 8000f12:	d2c2      	bcs.n	8000e9a <__udivmoddi4+0x222>
 8000f14:	f1a9 0102 	sub.w	r1, r9, #2
 8000f18:	443a      	add	r2, r7
 8000f1a:	e7be      	b.n	8000e9a <__udivmoddi4+0x222>
 8000f1c:	45f0      	cmp	r8, lr
 8000f1e:	d29d      	bcs.n	8000e5c <__udivmoddi4+0x1e4>
 8000f20:	ebbe 0302 	subs.w	r3, lr, r2
 8000f24:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f28:	3801      	subs	r0, #1
 8000f2a:	46e1      	mov	r9, ip
 8000f2c:	e796      	b.n	8000e5c <__udivmoddi4+0x1e4>
 8000f2e:	eba7 0909 	sub.w	r9, r7, r9
 8000f32:	4449      	add	r1, r9
 8000f34:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f38:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f3c:	fb09 f804 	mul.w	r8, r9, r4
 8000f40:	e7db      	b.n	8000efa <__udivmoddi4+0x282>
 8000f42:	4673      	mov	r3, lr
 8000f44:	e77f      	b.n	8000e46 <__udivmoddi4+0x1ce>
 8000f46:	4650      	mov	r0, sl
 8000f48:	e766      	b.n	8000e18 <__udivmoddi4+0x1a0>
 8000f4a:	4608      	mov	r0, r1
 8000f4c:	e6fd      	b.n	8000d4a <__udivmoddi4+0xd2>
 8000f4e:	443b      	add	r3, r7
 8000f50:	3a02      	subs	r2, #2
 8000f52:	e733      	b.n	8000dbc <__udivmoddi4+0x144>
 8000f54:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f58:	443b      	add	r3, r7
 8000f5a:	e71c      	b.n	8000d96 <__udivmoddi4+0x11e>
 8000f5c:	4649      	mov	r1, r9
 8000f5e:	e79c      	b.n	8000e9a <__udivmoddi4+0x222>
 8000f60:	eba1 0109 	sub.w	r1, r1, r9
 8000f64:	46c4      	mov	ip, r8
 8000f66:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f6a:	fb09 f804 	mul.w	r8, r9, r4
 8000f6e:	e7c4      	b.n	8000efa <__udivmoddi4+0x282>

08000f70 <__aeabi_idiv0>:
 8000f70:	4770      	bx	lr
 8000f72:	bf00      	nop

08000f74 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f74:	b480      	push	{r7}
 8000f76:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f78:	4b04      	ldr	r3, [pc, #16]	@ (8000f8c <__NVIC_GetPriorityGrouping+0x18>)
 8000f7a:	68db      	ldr	r3, [r3, #12]
 8000f7c:	0a1b      	lsrs	r3, r3, #8
 8000f7e:	f003 0307 	and.w	r3, r3, #7
}
 8000f82:	4618      	mov	r0, r3
 8000f84:	46bd      	mov	sp, r7
 8000f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8a:	4770      	bx	lr
 8000f8c:	e000ed00 	.word	0xe000ed00

08000f90 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f90:	b480      	push	{r7}
 8000f92:	b083      	sub	sp, #12
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	4603      	mov	r3, r0
 8000f98:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	db0b      	blt.n	8000fba <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000fa2:	79fb      	ldrb	r3, [r7, #7]
 8000fa4:	f003 021f 	and.w	r2, r3, #31
 8000fa8:	4907      	ldr	r1, [pc, #28]	@ (8000fc8 <__NVIC_EnableIRQ+0x38>)
 8000faa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fae:	095b      	lsrs	r3, r3, #5
 8000fb0:	2001      	movs	r0, #1
 8000fb2:	fa00 f202 	lsl.w	r2, r0, r2
 8000fb6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000fba:	bf00      	nop
 8000fbc:	370c      	adds	r7, #12
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc4:	4770      	bx	lr
 8000fc6:	bf00      	nop
 8000fc8:	e000e100 	.word	0xe000e100

08000fcc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000fcc:	b480      	push	{r7}
 8000fce:	b083      	sub	sp, #12
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	6039      	str	r1, [r7, #0]
 8000fd6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fd8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	db0a      	blt.n	8000ff6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fe0:	683b      	ldr	r3, [r7, #0]
 8000fe2:	b2da      	uxtb	r2, r3
 8000fe4:	490c      	ldr	r1, [pc, #48]	@ (8001018 <__NVIC_SetPriority+0x4c>)
 8000fe6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fea:	0112      	lsls	r2, r2, #4
 8000fec:	b2d2      	uxtb	r2, r2
 8000fee:	440b      	add	r3, r1
 8000ff0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ff4:	e00a      	b.n	800100c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ff6:	683b      	ldr	r3, [r7, #0]
 8000ff8:	b2da      	uxtb	r2, r3
 8000ffa:	4908      	ldr	r1, [pc, #32]	@ (800101c <__NVIC_SetPriority+0x50>)
 8000ffc:	79fb      	ldrb	r3, [r7, #7]
 8000ffe:	f003 030f 	and.w	r3, r3, #15
 8001002:	3b04      	subs	r3, #4
 8001004:	0112      	lsls	r2, r2, #4
 8001006:	b2d2      	uxtb	r2, r2
 8001008:	440b      	add	r3, r1
 800100a:	761a      	strb	r2, [r3, #24]
}
 800100c:	bf00      	nop
 800100e:	370c      	adds	r7, #12
 8001010:	46bd      	mov	sp, r7
 8001012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001016:	4770      	bx	lr
 8001018:	e000e100 	.word	0xe000e100
 800101c:	e000ed00 	.word	0xe000ed00

08001020 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001020:	b480      	push	{r7}
 8001022:	b089      	sub	sp, #36	@ 0x24
 8001024:	af00      	add	r7, sp, #0
 8001026:	60f8      	str	r0, [r7, #12]
 8001028:	60b9      	str	r1, [r7, #8]
 800102a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800102c:	68fb      	ldr	r3, [r7, #12]
 800102e:	f003 0307 	and.w	r3, r3, #7
 8001032:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001034:	69fb      	ldr	r3, [r7, #28]
 8001036:	f1c3 0307 	rsb	r3, r3, #7
 800103a:	2b04      	cmp	r3, #4
 800103c:	bf28      	it	cs
 800103e:	2304      	movcs	r3, #4
 8001040:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001042:	69fb      	ldr	r3, [r7, #28]
 8001044:	3304      	adds	r3, #4
 8001046:	2b06      	cmp	r3, #6
 8001048:	d902      	bls.n	8001050 <NVIC_EncodePriority+0x30>
 800104a:	69fb      	ldr	r3, [r7, #28]
 800104c:	3b03      	subs	r3, #3
 800104e:	e000      	b.n	8001052 <NVIC_EncodePriority+0x32>
 8001050:	2300      	movs	r3, #0
 8001052:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001054:	f04f 32ff 	mov.w	r2, #4294967295
 8001058:	69bb      	ldr	r3, [r7, #24]
 800105a:	fa02 f303 	lsl.w	r3, r2, r3
 800105e:	43da      	mvns	r2, r3
 8001060:	68bb      	ldr	r3, [r7, #8]
 8001062:	401a      	ands	r2, r3
 8001064:	697b      	ldr	r3, [r7, #20]
 8001066:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001068:	f04f 31ff 	mov.w	r1, #4294967295
 800106c:	697b      	ldr	r3, [r7, #20]
 800106e:	fa01 f303 	lsl.w	r3, r1, r3
 8001072:	43d9      	mvns	r1, r3
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001078:	4313      	orrs	r3, r2
         );
}
 800107a:	4618      	mov	r0, r3
 800107c:	3724      	adds	r7, #36	@ 0x24
 800107e:	46bd      	mov	sp, r7
 8001080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001084:	4770      	bx	lr

08001086 <LL_TIM_EnableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
 8001086:	b480      	push	{r7}
 8001088:	b083      	sub	sp, #12
 800108a:	af00      	add	r7, sp, #0
 800108c:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	f043 0201 	orr.w	r2, r3, #1
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	601a      	str	r2, [r3, #0]
}
 800109a:	bf00      	nop
 800109c:	370c      	adds	r7, #12
 800109e:	46bd      	mov	sp, r7
 80010a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a4:	4770      	bx	lr

080010a6 <LL_TIM_EnableARRPreload>:
  * @rmtoll CR1          ARPE          LL_TIM_EnableARRPreload
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableARRPreload(TIM_TypeDef *TIMx)
{
 80010a6:	b480      	push	{r7}
 80010a8:	b083      	sub	sp, #12
 80010aa:	af00      	add	r7, sp, #0
 80010ac:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	601a      	str	r2, [r3, #0]
}
 80010ba:	bf00      	nop
 80010bc:	370c      	adds	r7, #12
 80010be:	46bd      	mov	sp, r7
 80010c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c4:	4770      	bx	lr

080010c6 <LL_TIM_CC_EnableChannel>:
  *         @arg @ref LL_TIM_CHANNEL_CH3N
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_CC_EnableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
{
 80010c6:	b480      	push	{r7}
 80010c8:	b083      	sub	sp, #12
 80010ca:	af00      	add	r7, sp, #0
 80010cc:	6078      	str	r0, [r7, #4]
 80010ce:	6039      	str	r1, [r7, #0]
  SET_BIT(TIMx->CCER, Channels);
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	6a1a      	ldr	r2, [r3, #32]
 80010d4:	683b      	ldr	r3, [r7, #0]
 80010d6:	431a      	orrs	r2, r3
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	621a      	str	r2, [r3, #32]
}
 80010dc:	bf00      	nop
 80010de:	370c      	adds	r7, #12
 80010e0:	46bd      	mov	sp, r7
 80010e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e6:	4770      	bx	lr

080010e8 <LL_TIM_CC_DisableChannel>:
  *         @arg @ref LL_TIM_CHANNEL_CH3N
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_CC_DisableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
{
 80010e8:	b480      	push	{r7}
 80010ea:	b083      	sub	sp, #12
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	6078      	str	r0, [r7, #4]
 80010f0:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(TIMx->CCER, Channels);
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	6a1a      	ldr	r2, [r3, #32]
 80010f6:	683b      	ldr	r3, [r7, #0]
 80010f8:	43db      	mvns	r3, r3
 80010fa:	401a      	ands	r2, r3
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	621a      	str	r2, [r3, #32]
}
 8001100:	bf00      	nop
 8001102:	370c      	adds	r7, #12
 8001104:	46bd      	mov	sp, r7
 8001106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110a:	4770      	bx	lr

0800110c <LL_TIM_OC_EnableFast>:
  *         @arg @ref LL_TIM_CHANNEL_CH3
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_EnableFast(TIM_TypeDef *TIMx, uint32_t Channel)
{
 800110c:	b480      	push	{r7}
 800110e:	b085      	sub	sp, #20
 8001110:	af00      	add	r7, sp, #0
 8001112:	6078      	str	r0, [r7, #4]
 8001114:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8001116:	683b      	ldr	r3, [r7, #0]
 8001118:	2b01      	cmp	r3, #1
 800111a:	d01c      	beq.n	8001156 <LL_TIM_OC_EnableFast+0x4a>
 800111c:	683b      	ldr	r3, [r7, #0]
 800111e:	2b04      	cmp	r3, #4
 8001120:	d017      	beq.n	8001152 <LL_TIM_OC_EnableFast+0x46>
 8001122:	683b      	ldr	r3, [r7, #0]
 8001124:	2b10      	cmp	r3, #16
 8001126:	d012      	beq.n	800114e <LL_TIM_OC_EnableFast+0x42>
 8001128:	683b      	ldr	r3, [r7, #0]
 800112a:	2b40      	cmp	r3, #64	@ 0x40
 800112c:	d00d      	beq.n	800114a <LL_TIM_OC_EnableFast+0x3e>
 800112e:	683b      	ldr	r3, [r7, #0]
 8001130:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001134:	d007      	beq.n	8001146 <LL_TIM_OC_EnableFast+0x3a>
 8001136:	683b      	ldr	r3, [r7, #0]
 8001138:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800113c:	d101      	bne.n	8001142 <LL_TIM_OC_EnableFast+0x36>
 800113e:	2305      	movs	r3, #5
 8001140:	e00a      	b.n	8001158 <LL_TIM_OC_EnableFast+0x4c>
 8001142:	2306      	movs	r3, #6
 8001144:	e008      	b.n	8001158 <LL_TIM_OC_EnableFast+0x4c>
 8001146:	2304      	movs	r3, #4
 8001148:	e006      	b.n	8001158 <LL_TIM_OC_EnableFast+0x4c>
 800114a:	2303      	movs	r3, #3
 800114c:	e004      	b.n	8001158 <LL_TIM_OC_EnableFast+0x4c>
 800114e:	2302      	movs	r3, #2
 8001150:	e002      	b.n	8001158 <LL_TIM_OC_EnableFast+0x4c>
 8001152:	2301      	movs	r3, #1
 8001154:	e000      	b.n	8001158 <LL_TIM_OC_EnableFast+0x4c>
 8001156:	2300      	movs	r3, #0
 8001158:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	3318      	adds	r3, #24
 800115e:	4619      	mov	r1, r3
 8001160:	7bfb      	ldrb	r3, [r7, #15]
 8001162:	4a0a      	ldr	r2, [pc, #40]	@ (800118c <LL_TIM_OC_EnableFast+0x80>)
 8001164:	5cd3      	ldrb	r3, [r2, r3]
 8001166:	440b      	add	r3, r1
 8001168:	60bb      	str	r3, [r7, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 800116a:	68bb      	ldr	r3, [r7, #8]
 800116c:	681a      	ldr	r2, [r3, #0]
 800116e:	7bfb      	ldrb	r3, [r7, #15]
 8001170:	4907      	ldr	r1, [pc, #28]	@ (8001190 <LL_TIM_OC_EnableFast+0x84>)
 8001172:	5ccb      	ldrb	r3, [r1, r3]
 8001174:	4619      	mov	r1, r3
 8001176:	2304      	movs	r3, #4
 8001178:	408b      	lsls	r3, r1
 800117a:	431a      	orrs	r2, r3
 800117c:	68bb      	ldr	r3, [r7, #8]
 800117e:	601a      	str	r2, [r3, #0]

}
 8001180:	bf00      	nop
 8001182:	3714      	adds	r7, #20
 8001184:	46bd      	mov	sp, r7
 8001186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118a:	4770      	bx	lr
 800118c:	080062a8 	.word	0x080062a8
 8001190:	080062b0 	.word	0x080062b0

08001194 <LL_TIM_OC_EnablePreload>:
  *         @arg @ref LL_TIM_CHANNEL_CH3
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_EnablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
{
 8001194:	b480      	push	{r7}
 8001196:	b085      	sub	sp, #20
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
 800119c:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 800119e:	683b      	ldr	r3, [r7, #0]
 80011a0:	2b01      	cmp	r3, #1
 80011a2:	d01c      	beq.n	80011de <LL_TIM_OC_EnablePreload+0x4a>
 80011a4:	683b      	ldr	r3, [r7, #0]
 80011a6:	2b04      	cmp	r3, #4
 80011a8:	d017      	beq.n	80011da <LL_TIM_OC_EnablePreload+0x46>
 80011aa:	683b      	ldr	r3, [r7, #0]
 80011ac:	2b10      	cmp	r3, #16
 80011ae:	d012      	beq.n	80011d6 <LL_TIM_OC_EnablePreload+0x42>
 80011b0:	683b      	ldr	r3, [r7, #0]
 80011b2:	2b40      	cmp	r3, #64	@ 0x40
 80011b4:	d00d      	beq.n	80011d2 <LL_TIM_OC_EnablePreload+0x3e>
 80011b6:	683b      	ldr	r3, [r7, #0]
 80011b8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80011bc:	d007      	beq.n	80011ce <LL_TIM_OC_EnablePreload+0x3a>
 80011be:	683b      	ldr	r3, [r7, #0]
 80011c0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80011c4:	d101      	bne.n	80011ca <LL_TIM_OC_EnablePreload+0x36>
 80011c6:	2305      	movs	r3, #5
 80011c8:	e00a      	b.n	80011e0 <LL_TIM_OC_EnablePreload+0x4c>
 80011ca:	2306      	movs	r3, #6
 80011cc:	e008      	b.n	80011e0 <LL_TIM_OC_EnablePreload+0x4c>
 80011ce:	2304      	movs	r3, #4
 80011d0:	e006      	b.n	80011e0 <LL_TIM_OC_EnablePreload+0x4c>
 80011d2:	2303      	movs	r3, #3
 80011d4:	e004      	b.n	80011e0 <LL_TIM_OC_EnablePreload+0x4c>
 80011d6:	2302      	movs	r3, #2
 80011d8:	e002      	b.n	80011e0 <LL_TIM_OC_EnablePreload+0x4c>
 80011da:	2301      	movs	r3, #1
 80011dc:	e000      	b.n	80011e0 <LL_TIM_OC_EnablePreload+0x4c>
 80011de:	2300      	movs	r3, #0
 80011e0:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	3318      	adds	r3, #24
 80011e6:	4619      	mov	r1, r3
 80011e8:	7bfb      	ldrb	r3, [r7, #15]
 80011ea:	4a0a      	ldr	r2, [pc, #40]	@ (8001214 <LL_TIM_OC_EnablePreload+0x80>)
 80011ec:	5cd3      	ldrb	r3, [r2, r3]
 80011ee:	440b      	add	r3, r1
 80011f0:	60bb      	str	r3, [r7, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 80011f2:	68bb      	ldr	r3, [r7, #8]
 80011f4:	681a      	ldr	r2, [r3, #0]
 80011f6:	7bfb      	ldrb	r3, [r7, #15]
 80011f8:	4907      	ldr	r1, [pc, #28]	@ (8001218 <LL_TIM_OC_EnablePreload+0x84>)
 80011fa:	5ccb      	ldrb	r3, [r1, r3]
 80011fc:	4619      	mov	r1, r3
 80011fe:	2308      	movs	r3, #8
 8001200:	408b      	lsls	r3, r1
 8001202:	431a      	orrs	r2, r3
 8001204:	68bb      	ldr	r3, [r7, #8]
 8001206:	601a      	str	r2, [r3, #0]
}
 8001208:	bf00      	nop
 800120a:	3714      	adds	r7, #20
 800120c:	46bd      	mov	sp, r7
 800120e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001212:	4770      	bx	lr
 8001214:	080062a8 	.word	0x080062a8
 8001218:	080062b0 	.word	0x080062b0

0800121c <LL_TIM_SetClockSource>:
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
{
 800121c:	b480      	push	{r7}
 800121e:	b083      	sub	sp, #12
 8001220:	af00      	add	r7, sp, #0
 8001222:	6078      	str	r0, [r7, #4]
 8001224:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	689b      	ldr	r3, [r3, #8]
 800122a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800122e:	f023 0307 	bic.w	r3, r3, #7
 8001232:	683a      	ldr	r2, [r7, #0]
 8001234:	431a      	orrs	r2, r3
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	609a      	str	r2, [r3, #8]
}
 800123a:	bf00      	nop
 800123c:	370c      	adds	r7, #12
 800123e:	46bd      	mov	sp, r7
 8001240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001244:	4770      	bx	lr

08001246 <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC3REF
  *         @arg @ref LL_TIM_TRGO_OC4REF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 8001246:	b480      	push	{r7}
 8001248:	b083      	sub	sp, #12
 800124a:	af00      	add	r7, sp, #0
 800124c:	6078      	str	r0, [r7, #4]
 800124e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	685b      	ldr	r3, [r3, #4]
 8001254:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001258:	683b      	ldr	r3, [r7, #0]
 800125a:	431a      	orrs	r2, r3
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	605a      	str	r2, [r3, #4]
}
 8001260:	bf00      	nop
 8001262:	370c      	adds	r7, #12
 8001264:	46bd      	mov	sp, r7
 8001266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126a:	4770      	bx	lr

0800126c <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 800126c:	b480      	push	{r7}
 800126e:	b083      	sub	sp, #12
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	689b      	ldr	r3, [r3, #8]
 8001278:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	609a      	str	r2, [r3, #8]
}
 8001280:	bf00      	nop
 8001282:	370c      	adds	r7, #12
 8001284:	46bd      	mov	sp, r7
 8001286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128a:	4770      	bx	lr

0800128c <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 800128c:	b480      	push	{r7}
 800128e:	b083      	sub	sp, #12
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	68db      	ldr	r3, [r3, #12]
 8001298:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	60da      	str	r2, [r3, #12]
}
 80012a0:	bf00      	nop
 80012a2:	370c      	adds	r7, #12
 80012a4:	46bd      	mov	sp, r7
 80012a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012aa:	4770      	bx	lr

080012ac <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 80012ac:	b480      	push	{r7}
 80012ae:	b083      	sub	sp, #12
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.*/
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	691b      	ldr	r3, [r3, #16]
 80012b8:	f423 4290 	bic.w	r2, r3, #18432	@ 0x4800
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	695b      	ldr	r3, [r3, #20]
 80012c4:	f023 022a 	bic.w	r2, r3, #42	@ 0x2a
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	615a      	str	r2, [r3, #20]
}
 80012cc:	bf00      	nop
 80012ce:	370c      	adds	r7, #12
 80012d0:	46bd      	mov	sp, r7
 80012d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d6:	4770      	bx	lr

080012d8 <LL_USART_EnableIT_RXNE>:
  * @rmtoll CR1          RXNEIE        LL_USART_EnableIT_RXNE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_RXNE(USART_TypeDef *USARTx)
{
 80012d8:	b480      	push	{r7}
 80012da:	b089      	sub	sp, #36	@ 0x24
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	330c      	adds	r3, #12
 80012e4:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80012e6:	68fb      	ldr	r3, [r7, #12]
 80012e8:	e853 3f00 	ldrex	r3, [r3]
 80012ec:	60bb      	str	r3, [r7, #8]
   return(result);
 80012ee:	68bb      	ldr	r3, [r7, #8]
 80012f0:	f043 0320 	orr.w	r3, r3, #32
 80012f4:	61fb      	str	r3, [r7, #28]
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	330c      	adds	r3, #12
 80012fa:	69fa      	ldr	r2, [r7, #28]
 80012fc:	61ba      	str	r2, [r7, #24]
 80012fe:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001300:	6979      	ldr	r1, [r7, #20]
 8001302:	69ba      	ldr	r2, [r7, #24]
 8001304:	e841 2300 	strex	r3, r2, [r1]
 8001308:	613b      	str	r3, [r7, #16]
   return(result);
 800130a:	693b      	ldr	r3, [r7, #16]
 800130c:	2b00      	cmp	r3, #0
 800130e:	d1e7      	bne.n	80012e0 <LL_USART_EnableIT_RXNE+0x8>
}
 8001310:	bf00      	nop
 8001312:	bf00      	nop
 8001314:	3724      	adds	r7, #36	@ 0x24
 8001316:	46bd      	mov	sp, r7
 8001318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131c:	4770      	bx	lr

0800131e <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 800131e:	b480      	push	{r7}
 8001320:	b083      	sub	sp, #12
 8001322:	af00      	add	r7, sp, #0
 8001324:	6078      	str	r0, [r7, #4]
 8001326:	460b      	mov	r3, r1
 8001328:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 800132a:	78fa      	ldrb	r2, [r7, #3]
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	605a      	str	r2, [r3, #4]
}
 8001330:	bf00      	nop
 8001332:	370c      	adds	r7, #12
 8001334:	46bd      	mov	sp, r7
 8001336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133a:	4770      	bx	lr

0800133c <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 800133c:	b480      	push	{r7}
 800133e:	b083      	sub	sp, #12
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]
 8001344:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8001346:	683b      	ldr	r3, [r7, #0]
 8001348:	041a      	lsls	r2, r3, #16
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	619a      	str	r2, [r3, #24]
}
 800134e:	bf00      	nop
 8001350:	370c      	adds	r7, #12
 8001352:	46bd      	mov	sp, r7
 8001354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001358:	4770      	bx	lr

0800135a <LL_GPIO_TogglePin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 800135a:	b480      	push	{r7}
 800135c:	b085      	sub	sp, #20
 800135e:	af00      	add	r7, sp, #0
 8001360:	6078      	str	r0, [r7, #4]
 8001362:	6039      	str	r1, [r7, #0]
  uint32_t odr = READ_REG(GPIOx->ODR);
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	695b      	ldr	r3, [r3, #20]
 8001368:	60fb      	str	r3, [r7, #12]
  WRITE_REG(GPIOx->BSRR, ((odr & PinMask) << 16u) | (~odr & PinMask));
 800136a:	68fa      	ldr	r2, [r7, #12]
 800136c:	683b      	ldr	r3, [r7, #0]
 800136e:	4013      	ands	r3, r2
 8001370:	041a      	lsls	r2, r3, #16
 8001372:	68fb      	ldr	r3, [r7, #12]
 8001374:	43d9      	mvns	r1, r3
 8001376:	683b      	ldr	r3, [r7, #0]
 8001378:	400b      	ands	r3, r1
 800137a:	431a      	orrs	r2, r3
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	619a      	str	r2, [r3, #24]
}
 8001380:	bf00      	nop
 8001382:	3714      	adds	r7, #20
 8001384:	46bd      	mov	sp, r7
 8001386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138a:	4770      	bx	lr

0800138c <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 800138c:	b480      	push	{r7}
 800138e:	b085      	sub	sp, #20
 8001390:	af00      	add	r7, sp, #0
 8001392:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001394:	4b08      	ldr	r3, [pc, #32]	@ (80013b8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001396:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001398:	4907      	ldr	r1, [pc, #28]	@ (80013b8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	4313      	orrs	r3, r2
 800139e:	630b      	str	r3, [r1, #48]	@ 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80013a0:	4b05      	ldr	r3, [pc, #20]	@ (80013b8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80013a2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	4013      	ands	r3, r2
 80013a8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80013aa:	68fb      	ldr	r3, [r7, #12]
}
 80013ac:	bf00      	nop
 80013ae:	3714      	adds	r7, #20
 80013b0:	46bd      	mov	sp, r7
 80013b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b6:	4770      	bx	lr
 80013b8:	40023800 	.word	0x40023800

080013bc <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 80013bc:	b480      	push	{r7}
 80013be:	b085      	sub	sp, #20
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 80013c4:	4b08      	ldr	r3, [pc, #32]	@ (80013e8 <LL_APB1_GRP1_EnableClock+0x2c>)
 80013c6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80013c8:	4907      	ldr	r1, [pc, #28]	@ (80013e8 <LL_APB1_GRP1_EnableClock+0x2c>)
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	4313      	orrs	r3, r2
 80013ce:	640b      	str	r3, [r1, #64]	@ 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 80013d0:	4b05      	ldr	r3, [pc, #20]	@ (80013e8 <LL_APB1_GRP1_EnableClock+0x2c>)
 80013d2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	4013      	ands	r3, r2
 80013d8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80013da:	68fb      	ldr	r3, [r7, #12]
}
 80013dc:	bf00      	nop
 80013de:	3714      	adds	r7, #20
 80013e0:	46bd      	mov	sp, r7
 80013e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e6:	4770      	bx	lr
 80013e8:	40023800 	.word	0x40023800

080013ec <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 80013ec:	b480      	push	{r7}
 80013ee:	b085      	sub	sp, #20
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 80013f4:	4b08      	ldr	r3, [pc, #32]	@ (8001418 <LL_APB2_GRP1_EnableClock+0x2c>)
 80013f6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80013f8:	4907      	ldr	r1, [pc, #28]	@ (8001418 <LL_APB2_GRP1_EnableClock+0x2c>)
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	4313      	orrs	r3, r2
 80013fe:	644b      	str	r3, [r1, #68]	@ 0x44
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001400:	4b05      	ldr	r3, [pc, #20]	@ (8001418 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001402:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	4013      	ands	r3, r2
 8001408:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800140a:	68fb      	ldr	r3, [r7, #12]
}
 800140c:	bf00      	nop
 800140e:	3714      	adds	r7, #20
 8001410:	46bd      	mov	sp, r7
 8001412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001416:	4770      	bx	lr
 8001418:	40023800 	.word	0x40023800

0800141c <_write>:
/* USER CODE END Includes */

/* Private typedef -----------------------------------------------------------*/
/* USER CODE BEGIN PTD */
int _write(int file, char *p, int len)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b086      	sub	sp, #24
 8001420:	af00      	add	r7, sp, #0
 8001422:	60f8      	str	r0, [r7, #12]
 8001424:	60b9      	str	r1, [r7, #8]
 8001426:	607a      	str	r2, [r7, #4]
	for (int i = 0; i < len; i++)
 8001428:	2300      	movs	r3, #0
 800142a:	617b      	str	r3, [r7, #20]
 800142c:	e00d      	b.n	800144a <_write+0x2e>
	{
		LL_USART_TransmitData8(USART6, *(p + i));
 800142e:	697b      	ldr	r3, [r7, #20]
 8001430:	68ba      	ldr	r2, [r7, #8]
 8001432:	4413      	add	r3, r2
 8001434:	781b      	ldrb	r3, [r3, #0]
 8001436:	4619      	mov	r1, r3
 8001438:	4808      	ldr	r0, [pc, #32]	@ (800145c <_write+0x40>)
 800143a:	f7ff ff70 	bl	800131e <LL_USART_TransmitData8>
		HAL_Delay(1);
 800143e:	2001      	movs	r0, #1
 8001440:	f000 fc32 	bl	8001ca8 <HAL_Delay>
	for (int i = 0; i < len; i++)
 8001444:	697b      	ldr	r3, [r7, #20]
 8001446:	3301      	adds	r3, #1
 8001448:	617b      	str	r3, [r7, #20]
 800144a:	697a      	ldr	r2, [r7, #20]
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	429a      	cmp	r2, r3
 8001450:	dbed      	blt.n	800142e <_write+0x12>
	}

	return len;
 8001452:	687b      	ldr	r3, [r7, #4]
}
 8001454:	4618      	mov	r0, r3
 8001456:	3718      	adds	r7, #24
 8001458:	46bd      	mov	sp, r7
 800145a:	bd80      	pop	{r7, pc}
 800145c:	40011400 	.word	0x40011400

08001460 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001460:	b590      	push	{r4, r7, lr}
 8001462:	b083      	sub	sp, #12
 8001464:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	int count = 0;
 8001466:	2300      	movs	r3, #0
 8001468:	607b      	str	r3, [r7, #4]
	float f = 1.23;
 800146a:	4b45      	ldr	r3, [pc, #276]	@ (8001580 <main+0x120>)
 800146c:	603b      	str	r3, [r7, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800146e:	f000 fba9 	bl	8001bc4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001472:	f000 f899 	bl	80015a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001476:	f000 f9d3 	bl	8001820 <MX_GPIO_Init>
  MX_TIM3_Init();
 800147a:	f000 f8ff 	bl	800167c <MX_TIM3_Init>
  MX_USART6_UART_Init();
 800147e:	f000 f96f 	bl	8001760 <MX_USART6_UART_Init>
  /* USER CODE BEGIN 2 */

  LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 8001482:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001486:	483f      	ldr	r0, [pc, #252]	@ (8001584 <main+0x124>)
 8001488:	f7ff fe1d 	bl	80010c6 <LL_TIM_CC_EnableChannel>
  LL_TIM_EnableCounter(TIM3);
 800148c:	483d      	ldr	r0, [pc, #244]	@ (8001584 <main+0x124>)
 800148e:	f7ff fdfa 	bl	8001086 <LL_TIM_EnableCounter>

  TIM3->PSC = 5000;
 8001492:	4b3c      	ldr	r3, [pc, #240]	@ (8001584 <main+0x124>)
 8001494:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001498:	629a      	str	r2, [r3, #40]	@ 0x28
  HAL_Delay(100);
 800149a:	2064      	movs	r0, #100	@ 0x64
 800149c:	f000 fc04 	bl	8001ca8 <HAL_Delay>
  TIM3->PSC = 3500;
 80014a0:	4b38      	ldr	r3, [pc, #224]	@ (8001584 <main+0x124>)
 80014a2:	f640 52ac 	movw	r2, #3500	@ 0xdac
 80014a6:	629a      	str	r2, [r3, #40]	@ 0x28
  HAL_Delay(100);
 80014a8:	2064      	movs	r0, #100	@ 0x64
 80014aa:	f000 fbfd 	bl	8001ca8 <HAL_Delay>
  TIM3->PSC = 1500;
 80014ae:	4b35      	ldr	r3, [pc, #212]	@ (8001584 <main+0x124>)
 80014b0:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 80014b4:	629a      	str	r2, [r3, #40]	@ 0x28
  HAL_Delay(100);
 80014b6:	2064      	movs	r0, #100	@ 0x64
 80014b8:	f000 fbf6 	bl	8001ca8 <HAL_Delay>

  LL_TIM_CC_DisableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 80014bc:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80014c0:	4830      	ldr	r0, [pc, #192]	@ (8001584 <main+0x124>)
 80014c2:	f7ff fe11 	bl	80010e8 <LL_TIM_CC_DisableChannel>

  /* enable rx interrupt */
  LL_USART_EnableIT_RXNE(USART6);
 80014c6:	4830      	ldr	r0, [pc, #192]	@ (8001588 <main+0x128>)
 80014c8:	f7ff ff06 	bl	80012d8 <LL_USART_EnableIT_RXNE>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    if (uart6_rx_flag)
 80014cc:	4b2f      	ldr	r3, [pc, #188]	@ (800158c <main+0x12c>)
 80014ce:	781b      	ldrb	r3, [r3, #0]
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d0fb      	beq.n	80014cc <main+0x6c>
    {
    	uart6_rx_flag = 0;
 80014d4:	4b2d      	ldr	r3, [pc, #180]	@ (800158c <main+0x12c>)
 80014d6:	2200      	movs	r2, #0
 80014d8:	701a      	strb	r2, [r3, #0]
    	LL_USART_TransmitData8(USART6, uart6_rx_data);
 80014da:	4b2d      	ldr	r3, [pc, #180]	@ (8001590 <main+0x130>)
 80014dc:	781b      	ldrb	r3, [r3, #0]
 80014de:	4619      	mov	r1, r3
 80014e0:	4829      	ldr	r0, [pc, #164]	@ (8001588 <main+0x128>)
 80014e2:	f7ff ff1c 	bl	800131e <LL_USART_TransmitData8>

    	switch (uart6_rx_data)
 80014e6:	4b2a      	ldr	r3, [pc, #168]	@ (8001590 <main+0x130>)
 80014e8:	781b      	ldrb	r3, [r3, #0]
 80014ea:	2b32      	cmp	r3, #50	@ 0x32
 80014ec:	d017      	beq.n	800151e <main+0xbe>
 80014ee:	2b32      	cmp	r3, #50	@ 0x32
 80014f0:	dc1e      	bgt.n	8001530 <main+0xd0>
 80014f2:	2b30      	cmp	r3, #48	@ 0x30
 80014f4:	d002      	beq.n	80014fc <main+0x9c>
 80014f6:	2b31      	cmp	r3, #49	@ 0x31
 80014f8:	d008      	beq.n	800150c <main+0xac>
 80014fa:	e019      	b.n	8001530 <main+0xd0>
    	{
    	    case '0':
    		    LL_GPIO_TogglePin(GPIOC, LL_GPIO_PIN_0 | LL_GPIO_PIN_1 | LL_GPIO_PIN_2);
 80014fc:	2107      	movs	r1, #7
 80014fe:	4825      	ldr	r0, [pc, #148]	@ (8001594 <main+0x134>)
 8001500:	f7ff ff2b 	bl	800135a <LL_GPIO_TogglePin>
    		    printf("case 1");
 8001504:	4824      	ldr	r0, [pc, #144]	@ (8001598 <main+0x138>)
 8001506:	f002 ff35 	bl	8004374 <iprintf>
    		    break;
 800150a:	e011      	b.n	8001530 <main+0xd0>
    	    case '1':
    	    	LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 800150c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001510:	481c      	ldr	r0, [pc, #112]	@ (8001584 <main+0x124>)
 8001512:	f7ff fdd8 	bl	80010c6 <LL_TIM_CC_EnableChannel>
    	    	printf("case 2");
 8001516:	4821      	ldr	r0, [pc, #132]	@ (800159c <main+0x13c>)
 8001518:	f002 ff2c 	bl	8004374 <iprintf>
    	    	break;
 800151c:	e008      	b.n	8001530 <main+0xd0>
    	    case '2':
    	    	LL_TIM_CC_DisableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 800151e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001522:	4818      	ldr	r0, [pc, #96]	@ (8001584 <main+0x124>)
 8001524:	f7ff fde0 	bl	80010e8 <LL_TIM_CC_DisableChannel>
    	    	printf("case 3");
 8001528:	481d      	ldr	r0, [pc, #116]	@ (80015a0 <main+0x140>)
 800152a:	f002 ff23 	bl	8004374 <iprintf>
    	    	break;
 800152e:	bf00      	nop
    	}
    	printf("%d %f\n", count++, f+=0.001);
 8001530:	687c      	ldr	r4, [r7, #4]
 8001532:	1c63      	adds	r3, r4, #1
 8001534:	607b      	str	r3, [r7, #4]
 8001536:	6838      	ldr	r0, [r7, #0]
 8001538:	f7ff f806 	bl	8000548 <__aeabi_f2d>
 800153c:	a30e      	add	r3, pc, #56	@ (adr r3, 8001578 <main+0x118>)
 800153e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001542:	f7fe fea3 	bl	800028c <__adddf3>
 8001546:	4602      	mov	r2, r0
 8001548:	460b      	mov	r3, r1
 800154a:	4610      	mov	r0, r2
 800154c:	4619      	mov	r1, r3
 800154e:	f7ff fb2b 	bl	8000ba8 <__aeabi_d2f>
 8001552:	4603      	mov	r3, r0
 8001554:	603b      	str	r3, [r7, #0]
 8001556:	6838      	ldr	r0, [r7, #0]
 8001558:	f7fe fff6 	bl	8000548 <__aeabi_f2d>
 800155c:	4602      	mov	r2, r0
 800155e:	460b      	mov	r3, r1
 8001560:	4621      	mov	r1, r4
 8001562:	4810      	ldr	r0, [pc, #64]	@ (80015a4 <main+0x144>)
 8001564:	f002 ff06 	bl	8004374 <iprintf>
    	HAL_Delay(1000);
 8001568:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800156c:	f000 fb9c 	bl	8001ca8 <HAL_Delay>
    if (uart6_rx_flag)
 8001570:	e7ac      	b.n	80014cc <main+0x6c>
 8001572:	bf00      	nop
 8001574:	f3af 8000 	nop.w
 8001578:	d2f1a9fc 	.word	0xd2f1a9fc
 800157c:	3f50624d 	.word	0x3f50624d
 8001580:	3f9d70a4 	.word	0x3f9d70a4
 8001584:	40000400 	.word	0x40000400
 8001588:	40011400 	.word	0x40011400
 800158c:	200001f0 	.word	0x200001f0
 8001590:	200001f1 	.word	0x200001f1
 8001594:	40020800 	.word	0x40020800
 8001598:	08006288 	.word	0x08006288
 800159c:	08006290 	.word	0x08006290
 80015a0:	08006298 	.word	0x08006298
 80015a4:	080062a0 	.word	0x080062a0

080015a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b094      	sub	sp, #80	@ 0x50
 80015ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80015ae:	f107 0320 	add.w	r3, r7, #32
 80015b2:	2230      	movs	r2, #48	@ 0x30
 80015b4:	2100      	movs	r1, #0
 80015b6:	4618      	mov	r0, r3
 80015b8:	f002 ff31 	bl	800441e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80015bc:	f107 030c 	add.w	r3, r7, #12
 80015c0:	2200      	movs	r2, #0
 80015c2:	601a      	str	r2, [r3, #0]
 80015c4:	605a      	str	r2, [r3, #4]
 80015c6:	609a      	str	r2, [r3, #8]
 80015c8:	60da      	str	r2, [r3, #12]
 80015ca:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80015cc:	2300      	movs	r3, #0
 80015ce:	60bb      	str	r3, [r7, #8]
 80015d0:	4b28      	ldr	r3, [pc, #160]	@ (8001674 <SystemClock_Config+0xcc>)
 80015d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015d4:	4a27      	ldr	r2, [pc, #156]	@ (8001674 <SystemClock_Config+0xcc>)
 80015d6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80015da:	6413      	str	r3, [r2, #64]	@ 0x40
 80015dc:	4b25      	ldr	r3, [pc, #148]	@ (8001674 <SystemClock_Config+0xcc>)
 80015de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015e4:	60bb      	str	r3, [r7, #8]
 80015e6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80015e8:	2300      	movs	r3, #0
 80015ea:	607b      	str	r3, [r7, #4]
 80015ec:	4b22      	ldr	r3, [pc, #136]	@ (8001678 <SystemClock_Config+0xd0>)
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	4a21      	ldr	r2, [pc, #132]	@ (8001678 <SystemClock_Config+0xd0>)
 80015f2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80015f6:	6013      	str	r3, [r2, #0]
 80015f8:	4b1f      	ldr	r3, [pc, #124]	@ (8001678 <SystemClock_Config+0xd0>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001600:	607b      	str	r3, [r7, #4]
 8001602:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001604:	2301      	movs	r3, #1
 8001606:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001608:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800160c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800160e:	2302      	movs	r3, #2
 8001610:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001612:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001616:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001618:	2304      	movs	r3, #4
 800161a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800161c:	23a8      	movs	r3, #168	@ 0xa8
 800161e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001620:	2302      	movs	r3, #2
 8001622:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001624:	2304      	movs	r3, #4
 8001626:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001628:	f107 0320 	add.w	r3, r7, #32
 800162c:	4618      	mov	r0, r3
 800162e:	f000 fc45 	bl	8001ebc <HAL_RCC_OscConfig>
 8001632:	4603      	mov	r3, r0
 8001634:	2b00      	cmp	r3, #0
 8001636:	d001      	beq.n	800163c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001638:	f000 f920 	bl	800187c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800163c:	230f      	movs	r3, #15
 800163e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001640:	2302      	movs	r3, #2
 8001642:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001644:	2300      	movs	r3, #0
 8001646:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001648:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800164c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800164e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001652:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001654:	f107 030c 	add.w	r3, r7, #12
 8001658:	2105      	movs	r1, #5
 800165a:	4618      	mov	r0, r3
 800165c:	f000 fea6 	bl	80023ac <HAL_RCC_ClockConfig>
 8001660:	4603      	mov	r3, r0
 8001662:	2b00      	cmp	r3, #0
 8001664:	d001      	beq.n	800166a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001666:	f000 f909 	bl	800187c <Error_Handler>
  }
}
 800166a:	bf00      	nop
 800166c:	3750      	adds	r7, #80	@ 0x50
 800166e:	46bd      	mov	sp, r7
 8001670:	bd80      	pop	{r7, pc}
 8001672:	bf00      	nop
 8001674:	40023800 	.word	0x40023800
 8001678:	40007000 	.word	0x40007000

0800167c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	b094      	sub	sp, #80	@ 0x50
 8001680:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8001682:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001686:	2200      	movs	r2, #0
 8001688:	601a      	str	r2, [r3, #0]
 800168a:	605a      	str	r2, [r3, #4]
 800168c:	609a      	str	r2, [r3, #8]
 800168e:	60da      	str	r2, [r3, #12]
 8001690:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8001692:	f107 031c 	add.w	r3, r7, #28
 8001696:	2220      	movs	r2, #32
 8001698:	2100      	movs	r1, #0
 800169a:	4618      	mov	r0, r3
 800169c:	f002 febf 	bl	800441e <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016a0:	1d3b      	adds	r3, r7, #4
 80016a2:	2200      	movs	r2, #0
 80016a4:	601a      	str	r2, [r3, #0]
 80016a6:	605a      	str	r2, [r3, #4]
 80016a8:	609a      	str	r2, [r3, #8]
 80016aa:	60da      	str	r2, [r3, #12]
 80016ac:	611a      	str	r2, [r3, #16]
 80016ae:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 80016b0:	2002      	movs	r0, #2
 80016b2:	f7ff fe83 	bl	80013bc <LL_APB1_GRP1_EnableClock>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  TIM_InitStruct.Prescaler = 999;
 80016b6:	f240 33e7 	movw	r3, #999	@ 0x3e7
 80016ba:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 80016bc:	2300      	movs	r3, #0
 80016be:	643b      	str	r3, [r7, #64]	@ 0x40
  TIM_InitStruct.Autoreload = 20;
 80016c0:	2314      	movs	r3, #20
 80016c2:	647b      	str	r3, [r7, #68]	@ 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 80016c4:	2300      	movs	r3, #0
 80016c6:	64bb      	str	r3, [r7, #72]	@ 0x48
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 80016c8:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80016cc:	4619      	mov	r1, r3
 80016ce:	4822      	ldr	r0, [pc, #136]	@ (8001758 <MX_TIM3_Init+0xdc>)
 80016d0:	f001 fbd0 	bl	8002e74 <LL_TIM_Init>
  LL_TIM_EnableARRPreload(TIM3);
 80016d4:	4820      	ldr	r0, [pc, #128]	@ (8001758 <MX_TIM3_Init+0xdc>)
 80016d6:	f7ff fce6 	bl	80010a6 <LL_TIM_EnableARRPreload>
  LL_TIM_SetClockSource(TIM3, LL_TIM_CLOCKSOURCE_INTERNAL);
 80016da:	2100      	movs	r1, #0
 80016dc:	481e      	ldr	r0, [pc, #120]	@ (8001758 <MX_TIM3_Init+0xdc>)
 80016de:	f7ff fd9d 	bl	800121c <LL_TIM_SetClockSource>
  LL_TIM_OC_EnablePreload(TIM3, LL_TIM_CHANNEL_CH4);
 80016e2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80016e6:	481c      	ldr	r0, [pc, #112]	@ (8001758 <MX_TIM3_Init+0xdc>)
 80016e8:	f7ff fd54 	bl	8001194 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 80016ec:	2360      	movs	r3, #96	@ 0x60
 80016ee:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 80016f0:	2300      	movs	r3, #0
 80016f2:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 80016f4:	2300      	movs	r3, #0
 80016f6:	627b      	str	r3, [r7, #36]	@ 0x24
  TIM_OC_InitStruct.CompareValue = 10;
 80016f8:	230a      	movs	r3, #10
 80016fa:	62bb      	str	r3, [r7, #40]	@ 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 80016fc:	2300      	movs	r3, #0
 80016fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH4, &TIM_OC_InitStruct);
 8001700:	f107 031c 	add.w	r3, r7, #28
 8001704:	461a      	mov	r2, r3
 8001706:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800170a:	4813      	ldr	r0, [pc, #76]	@ (8001758 <MX_TIM3_Init+0xdc>)
 800170c:	f001 fc4c 	bl	8002fa8 <LL_TIM_OC_Init>
  LL_TIM_OC_EnableFast(TIM3, LL_TIM_CHANNEL_CH4);
 8001710:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001714:	4810      	ldr	r0, [pc, #64]	@ (8001758 <MX_TIM3_Init+0xdc>)
 8001716:	f7ff fcf9 	bl	800110c <LL_TIM_OC_EnableFast>
  LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
 800171a:	2100      	movs	r1, #0
 800171c:	480e      	ldr	r0, [pc, #56]	@ (8001758 <MX_TIM3_Init+0xdc>)
 800171e:	f7ff fd92 	bl	8001246 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM3);
 8001722:	480d      	ldr	r0, [pc, #52]	@ (8001758 <MX_TIM3_Init+0xdc>)
 8001724:	f7ff fda2 	bl	800126c <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8001728:	2002      	movs	r0, #2
 800172a:	f7ff fe2f 	bl	800138c <LL_AHB1_GRP1_EnableClock>
  /**TIM3 GPIO Configuration
  PB1   ------> TIM3_CH4
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_1;
 800172e:	2302      	movs	r3, #2
 8001730:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001732:	2302      	movs	r3, #2
 8001734:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001736:	2300      	movs	r3, #0
 8001738:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800173a:	2300      	movs	r3, #0
 800173c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800173e:	2300      	movs	r3, #0
 8001740:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 8001742:	2302      	movs	r3, #2
 8001744:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001746:	1d3b      	adds	r3, r7, #4
 8001748:	4619      	mov	r1, r3
 800174a:	4804      	ldr	r0, [pc, #16]	@ (800175c <MX_TIM3_Init+0xe0>)
 800174c:	f001 f965 	bl	8002a1a <LL_GPIO_Init>

}
 8001750:	bf00      	nop
 8001752:	3750      	adds	r7, #80	@ 0x50
 8001754:	46bd      	mov	sp, r7
 8001756:	bd80      	pop	{r7, pc}
 8001758:	40000400 	.word	0x40000400
 800175c:	40020400 	.word	0x40020400

08001760 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	b08e      	sub	sp, #56	@ 0x38
 8001764:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART6_Init 0 */

  /* USER CODE END USART6_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8001766:	f107 031c 	add.w	r3, r7, #28
 800176a:	2200      	movs	r2, #0
 800176c:	601a      	str	r2, [r3, #0]
 800176e:	605a      	str	r2, [r3, #4]
 8001770:	609a      	str	r2, [r3, #8]
 8001772:	60da      	str	r2, [r3, #12]
 8001774:	611a      	str	r2, [r3, #16]
 8001776:	615a      	str	r2, [r3, #20]
 8001778:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800177a:	1d3b      	adds	r3, r7, #4
 800177c:	2200      	movs	r2, #0
 800177e:	601a      	str	r2, [r3, #0]
 8001780:	605a      	str	r2, [r3, #4]
 8001782:	609a      	str	r2, [r3, #8]
 8001784:	60da      	str	r2, [r3, #12]
 8001786:	611a      	str	r2, [r3, #16]
 8001788:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART6);
 800178a:	2020      	movs	r0, #32
 800178c:	f7ff fe2e 	bl	80013ec <LL_APB2_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8001790:	2004      	movs	r0, #4
 8001792:	f7ff fdfb 	bl	800138c <LL_AHB1_GRP1_EnableClock>
  /**USART6 GPIO Configuration
  PC6   ------> USART6_TX
  PC7   ------> USART6_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 8001796:	23c0      	movs	r3, #192	@ 0xc0
 8001798:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800179a:	2302      	movs	r3, #2
 800179c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800179e:	2303      	movs	r3, #3
 80017a0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80017a2:	2300      	movs	r3, #0
 80017a4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80017a6:	2300      	movs	r3, #0
 80017a8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 80017aa:	2308      	movs	r3, #8
 80017ac:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017ae:	1d3b      	adds	r3, r7, #4
 80017b0:	4619      	mov	r1, r3
 80017b2:	4819      	ldr	r0, [pc, #100]	@ (8001818 <MX_USART6_UART_Init+0xb8>)
 80017b4:	f001 f931 	bl	8002a1a <LL_GPIO_Init>

  /* USART6 interrupt Init */
  NVIC_SetPriority(USART6_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 0, 0));
 80017b8:	f7ff fbdc 	bl	8000f74 <__NVIC_GetPriorityGrouping>
 80017bc:	4603      	mov	r3, r0
 80017be:	2200      	movs	r2, #0
 80017c0:	2100      	movs	r1, #0
 80017c2:	4618      	mov	r0, r3
 80017c4:	f7ff fc2c 	bl	8001020 <NVIC_EncodePriority>
 80017c8:	4603      	mov	r3, r0
 80017ca:	4619      	mov	r1, r3
 80017cc:	2047      	movs	r0, #71	@ 0x47
 80017ce:	f7ff fbfd 	bl	8000fcc <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART6_IRQn);
 80017d2:	2047      	movs	r0, #71	@ 0x47
 80017d4:	f7ff fbdc 	bl	8000f90 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 80017d8:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 80017dc:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 80017de:	2300      	movs	r3, #0
 80017e0:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 80017e2:	2300      	movs	r3, #0
 80017e4:	627b      	str	r3, [r7, #36]	@ 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 80017e6:	2300      	movs	r3, #0
 80017e8:	62bb      	str	r3, [r7, #40]	@ 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 80017ea:	230c      	movs	r3, #12
 80017ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 80017ee:	2300      	movs	r3, #0
 80017f0:	633b      	str	r3, [r7, #48]	@ 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 80017f2:	2300      	movs	r3, #0
 80017f4:	637b      	str	r3, [r7, #52]	@ 0x34
  LL_USART_Init(USART6, &USART_InitStruct);
 80017f6:	f107 031c 	add.w	r3, r7, #28
 80017fa:	4619      	mov	r1, r3
 80017fc:	4807      	ldr	r0, [pc, #28]	@ (800181c <MX_USART6_UART_Init+0xbc>)
 80017fe:	f002 f821 	bl	8003844 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART6);
 8001802:	4806      	ldr	r0, [pc, #24]	@ (800181c <MX_USART6_UART_Init+0xbc>)
 8001804:	f7ff fd52 	bl	80012ac <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART6);
 8001808:	4804      	ldr	r0, [pc, #16]	@ (800181c <MX_USART6_UART_Init+0xbc>)
 800180a:	f7ff fd3f 	bl	800128c <LL_USART_Enable>
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800180e:	bf00      	nop
 8001810:	3738      	adds	r7, #56	@ 0x38
 8001812:	46bd      	mov	sp, r7
 8001814:	bd80      	pop	{r7, pc}
 8001816:	bf00      	nop
 8001818:	40020800 	.word	0x40020800
 800181c:	40011400 	.word	0x40011400

08001820 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b086      	sub	sp, #24
 8001824:	af00      	add	r7, sp, #0
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001826:	463b      	mov	r3, r7
 8001828:	2200      	movs	r2, #0
 800182a:	601a      	str	r2, [r3, #0]
 800182c:	605a      	str	r2, [r3, #4]
 800182e:	609a      	str	r2, [r3, #8]
 8001830:	60da      	str	r2, [r3, #12]
 8001832:	611a      	str	r2, [r3, #16]
 8001834:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOH);
 8001836:	2080      	movs	r0, #128	@ 0x80
 8001838:	f7ff fda8 	bl	800138c <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 800183c:	2004      	movs	r0, #4
 800183e:	f7ff fda5 	bl	800138c <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8001842:	2002      	movs	r0, #2
 8001844:	f7ff fda2 	bl	800138c <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(GPIOC, LL_GPIO_PIN_0|LL_GPIO_PIN_1|LL_GPIO_PIN_2);
 8001848:	2107      	movs	r1, #7
 800184a:	480b      	ldr	r0, [pc, #44]	@ (8001878 <MX_GPIO_Init+0x58>)
 800184c:	f7ff fd76 	bl	800133c <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_0|LL_GPIO_PIN_1|LL_GPIO_PIN_2;
 8001850:	2307      	movs	r3, #7
 8001852:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001854:	2301      	movs	r3, #1
 8001856:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001858:	2300      	movs	r3, #0
 800185a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800185c:	2300      	movs	r3, #0
 800185e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001860:	2300      	movs	r3, #0
 8001862:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001864:	463b      	mov	r3, r7
 8001866:	4619      	mov	r1, r3
 8001868:	4803      	ldr	r0, [pc, #12]	@ (8001878 <MX_GPIO_Init+0x58>)
 800186a:	f001 f8d6 	bl	8002a1a <LL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800186e:	bf00      	nop
 8001870:	3718      	adds	r7, #24
 8001872:	46bd      	mov	sp, r7
 8001874:	bd80      	pop	{r7, pc}
 8001876:	bf00      	nop
 8001878:	40020800 	.word	0x40020800

0800187c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800187c:	b480      	push	{r7}
 800187e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001880:	b672      	cpsid	i
}
 8001882:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001884:	bf00      	nop
 8001886:	e7fd      	b.n	8001884 <Error_Handler+0x8>

08001888 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001888:	b480      	push	{r7}
 800188a:	b083      	sub	sp, #12
 800188c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800188e:	2300      	movs	r3, #0
 8001890:	607b      	str	r3, [r7, #4]
 8001892:	4b10      	ldr	r3, [pc, #64]	@ (80018d4 <HAL_MspInit+0x4c>)
 8001894:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001896:	4a0f      	ldr	r2, [pc, #60]	@ (80018d4 <HAL_MspInit+0x4c>)
 8001898:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800189c:	6453      	str	r3, [r2, #68]	@ 0x44
 800189e:	4b0d      	ldr	r3, [pc, #52]	@ (80018d4 <HAL_MspInit+0x4c>)
 80018a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018a2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80018a6:	607b      	str	r3, [r7, #4]
 80018a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80018aa:	2300      	movs	r3, #0
 80018ac:	603b      	str	r3, [r7, #0]
 80018ae:	4b09      	ldr	r3, [pc, #36]	@ (80018d4 <HAL_MspInit+0x4c>)
 80018b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018b2:	4a08      	ldr	r2, [pc, #32]	@ (80018d4 <HAL_MspInit+0x4c>)
 80018b4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80018b8:	6413      	str	r3, [r2, #64]	@ 0x40
 80018ba:	4b06      	ldr	r3, [pc, #24]	@ (80018d4 <HAL_MspInit+0x4c>)
 80018bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018c2:	603b      	str	r3, [r7, #0]
 80018c4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018c6:	bf00      	nop
 80018c8:	370c      	adds	r7, #12
 80018ca:	46bd      	mov	sp, r7
 80018cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d0:	4770      	bx	lr
 80018d2:	bf00      	nop
 80018d4:	40023800 	.word	0x40023800

080018d8 <LL_USART_IsActiveFlag_RXNE>:
{
 80018d8:	b480      	push	{r7}
 80018da:	b083      	sub	sp, #12
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_RXNE) == (USART_SR_RXNE));
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	f003 0320 	and.w	r3, r3, #32
 80018e8:	2b20      	cmp	r3, #32
 80018ea:	bf0c      	ite	eq
 80018ec:	2301      	moveq	r3, #1
 80018ee:	2300      	movne	r3, #0
 80018f0:	b2db      	uxtb	r3, r3
}
 80018f2:	4618      	mov	r0, r3
 80018f4:	370c      	adds	r7, #12
 80018f6:	46bd      	mov	sp, r7
 80018f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fc:	4770      	bx	lr

080018fe <LL_USART_ClearFlag_RXNE>:
{
 80018fe:	b480      	push	{r7}
 8001900:	b083      	sub	sp, #12
 8001902:	af00      	add	r7, sp, #0
 8001904:	6078      	str	r0, [r7, #4]
  WRITE_REG(USARTx->SR, ~(USART_SR_RXNE));
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	f06f 0220 	mvn.w	r2, #32
 800190c:	601a      	str	r2, [r3, #0]
}
 800190e:	bf00      	nop
 8001910:	370c      	adds	r7, #12
 8001912:	46bd      	mov	sp, r7
 8001914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001918:	4770      	bx	lr

0800191a <LL_USART_ReceiveData8>:
{
 800191a:	b480      	push	{r7}
 800191c:	b083      	sub	sp, #12
 800191e:	af00      	add	r7, sp, #0
 8001920:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->DR, USART_DR_DR));
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	685b      	ldr	r3, [r3, #4]
 8001926:	b2db      	uxtb	r3, r3
}
 8001928:	4618      	mov	r0, r3
 800192a:	370c      	adds	r7, #12
 800192c:	46bd      	mov	sp, r7
 800192e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001932:	4770      	bx	lr

08001934 <LL_USART_TransmitData8>:
{
 8001934:	b480      	push	{r7}
 8001936:	b083      	sub	sp, #12
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]
 800193c:	460b      	mov	r3, r1
 800193e:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 8001940:	78fa      	ldrb	r2, [r7, #3]
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	605a      	str	r2, [r3, #4]
}
 8001946:	bf00      	nop
 8001948:	370c      	adds	r7, #12
 800194a:	46bd      	mov	sp, r7
 800194c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001950:	4770      	bx	lr

08001952 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001952:	b480      	push	{r7}
 8001954:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001956:	bf00      	nop
 8001958:	e7fd      	b.n	8001956 <NMI_Handler+0x4>

0800195a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800195a:	b480      	push	{r7}
 800195c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800195e:	bf00      	nop
 8001960:	e7fd      	b.n	800195e <HardFault_Handler+0x4>

08001962 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001962:	b480      	push	{r7}
 8001964:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001966:	bf00      	nop
 8001968:	e7fd      	b.n	8001966 <MemManage_Handler+0x4>

0800196a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800196a:	b480      	push	{r7}
 800196c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800196e:	bf00      	nop
 8001970:	e7fd      	b.n	800196e <BusFault_Handler+0x4>

08001972 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001972:	b480      	push	{r7}
 8001974:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001976:	bf00      	nop
 8001978:	e7fd      	b.n	8001976 <UsageFault_Handler+0x4>

0800197a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800197a:	b480      	push	{r7}
 800197c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800197e:	bf00      	nop
 8001980:	46bd      	mov	sp, r7
 8001982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001986:	4770      	bx	lr

08001988 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001988:	b480      	push	{r7}
 800198a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800198c:	bf00      	nop
 800198e:	46bd      	mov	sp, r7
 8001990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001994:	4770      	bx	lr

08001996 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001996:	b480      	push	{r7}
 8001998:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800199a:	bf00      	nop
 800199c:	46bd      	mov	sp, r7
 800199e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a2:	4770      	bx	lr

080019a4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80019a8:	f000 f95e 	bl	8001c68 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80019ac:	bf00      	nop
 80019ae:	bd80      	pop	{r7, pc}

080019b0 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */
  if (LL_USART_IsActiveFlag_RXNE(USART6))
 80019b4:	480d      	ldr	r0, [pc, #52]	@ (80019ec <USART6_IRQHandler+0x3c>)
 80019b6:	f7ff ff8f 	bl	80018d8 <LL_USART_IsActiveFlag_RXNE>
 80019ba:	4603      	mov	r3, r0
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d012      	beq.n	80019e6 <USART6_IRQHandler+0x36>
  {
	  LL_USART_ClearFlag_RXNE(USART6);
 80019c0:	480a      	ldr	r0, [pc, #40]	@ (80019ec <USART6_IRQHandler+0x3c>)
 80019c2:	f7ff ff9c 	bl	80018fe <LL_USART_ClearFlag_RXNE>
	  uart6_rx_data = LL_USART_ReceiveData8(USART6);
 80019c6:	4809      	ldr	r0, [pc, #36]	@ (80019ec <USART6_IRQHandler+0x3c>)
 80019c8:	f7ff ffa7 	bl	800191a <LL_USART_ReceiveData8>
 80019cc:	4603      	mov	r3, r0
 80019ce:	461a      	mov	r2, r3
 80019d0:	4b07      	ldr	r3, [pc, #28]	@ (80019f0 <USART6_IRQHandler+0x40>)
 80019d2:	701a      	strb	r2, [r3, #0]
	  LL_USART_TransmitData8(USART6, uart6_rx_data);
 80019d4:	4b06      	ldr	r3, [pc, #24]	@ (80019f0 <USART6_IRQHandler+0x40>)
 80019d6:	781b      	ldrb	r3, [r3, #0]
 80019d8:	4619      	mov	r1, r3
 80019da:	4804      	ldr	r0, [pc, #16]	@ (80019ec <USART6_IRQHandler+0x3c>)
 80019dc:	f7ff ffaa 	bl	8001934 <LL_USART_TransmitData8>
	  uart6_rx_flag = 1;
 80019e0:	4b04      	ldr	r3, [pc, #16]	@ (80019f4 <USART6_IRQHandler+0x44>)
 80019e2:	2201      	movs	r2, #1
 80019e4:	701a      	strb	r2, [r3, #0]

  /* USER CODE END USART6_IRQn 0 */
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 80019e6:	bf00      	nop
 80019e8:	bd80      	pop	{r7, pc}
 80019ea:	bf00      	nop
 80019ec:	40011400 	.word	0x40011400
 80019f0:	200001f1 	.word	0x200001f1
 80019f4:	200001f0 	.word	0x200001f0

080019f8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80019f8:	b480      	push	{r7}
 80019fa:	af00      	add	r7, sp, #0
  return 1;
 80019fc:	2301      	movs	r3, #1
}
 80019fe:	4618      	mov	r0, r3
 8001a00:	46bd      	mov	sp, r7
 8001a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a06:	4770      	bx	lr

08001a08 <_kill>:

int _kill(int pid, int sig)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b082      	sub	sp, #8
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]
 8001a10:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001a12:	f002 fd57 	bl	80044c4 <__errno>
 8001a16:	4603      	mov	r3, r0
 8001a18:	2216      	movs	r2, #22
 8001a1a:	601a      	str	r2, [r3, #0]
  return -1;
 8001a1c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a20:	4618      	mov	r0, r3
 8001a22:	3708      	adds	r7, #8
 8001a24:	46bd      	mov	sp, r7
 8001a26:	bd80      	pop	{r7, pc}

08001a28 <_exit>:

void _exit (int status)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b082      	sub	sp, #8
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001a30:	f04f 31ff 	mov.w	r1, #4294967295
 8001a34:	6878      	ldr	r0, [r7, #4]
 8001a36:	f7ff ffe7 	bl	8001a08 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001a3a:	bf00      	nop
 8001a3c:	e7fd      	b.n	8001a3a <_exit+0x12>

08001a3e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001a3e:	b580      	push	{r7, lr}
 8001a40:	b086      	sub	sp, #24
 8001a42:	af00      	add	r7, sp, #0
 8001a44:	60f8      	str	r0, [r7, #12]
 8001a46:	60b9      	str	r1, [r7, #8]
 8001a48:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	617b      	str	r3, [r7, #20]
 8001a4e:	e00a      	b.n	8001a66 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001a50:	f3af 8000 	nop.w
 8001a54:	4601      	mov	r1, r0
 8001a56:	68bb      	ldr	r3, [r7, #8]
 8001a58:	1c5a      	adds	r2, r3, #1
 8001a5a:	60ba      	str	r2, [r7, #8]
 8001a5c:	b2ca      	uxtb	r2, r1
 8001a5e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a60:	697b      	ldr	r3, [r7, #20]
 8001a62:	3301      	adds	r3, #1
 8001a64:	617b      	str	r3, [r7, #20]
 8001a66:	697a      	ldr	r2, [r7, #20]
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	429a      	cmp	r2, r3
 8001a6c:	dbf0      	blt.n	8001a50 <_read+0x12>
  }

  return len;
 8001a6e:	687b      	ldr	r3, [r7, #4]
}
 8001a70:	4618      	mov	r0, r3
 8001a72:	3718      	adds	r7, #24
 8001a74:	46bd      	mov	sp, r7
 8001a76:	bd80      	pop	{r7, pc}

08001a78 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	b083      	sub	sp, #12
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001a80:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a84:	4618      	mov	r0, r3
 8001a86:	370c      	adds	r7, #12
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8e:	4770      	bx	lr

08001a90 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001a90:	b480      	push	{r7}
 8001a92:	b083      	sub	sp, #12
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
 8001a98:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001a9a:	683b      	ldr	r3, [r7, #0]
 8001a9c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001aa0:	605a      	str	r2, [r3, #4]
  return 0;
 8001aa2:	2300      	movs	r3, #0
}
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	370c      	adds	r7, #12
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aae:	4770      	bx	lr

08001ab0 <_isatty>:

int _isatty(int file)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	b083      	sub	sp, #12
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001ab8:	2301      	movs	r3, #1
}
 8001aba:	4618      	mov	r0, r3
 8001abc:	370c      	adds	r7, #12
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac4:	4770      	bx	lr

08001ac6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001ac6:	b480      	push	{r7}
 8001ac8:	b085      	sub	sp, #20
 8001aca:	af00      	add	r7, sp, #0
 8001acc:	60f8      	str	r0, [r7, #12]
 8001ace:	60b9      	str	r1, [r7, #8]
 8001ad0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001ad2:	2300      	movs	r3, #0
}
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	3714      	adds	r7, #20
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ade:	4770      	bx	lr

08001ae0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b086      	sub	sp, #24
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ae8:	4a14      	ldr	r2, [pc, #80]	@ (8001b3c <_sbrk+0x5c>)
 8001aea:	4b15      	ldr	r3, [pc, #84]	@ (8001b40 <_sbrk+0x60>)
 8001aec:	1ad3      	subs	r3, r2, r3
 8001aee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001af0:	697b      	ldr	r3, [r7, #20]
 8001af2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001af4:	4b13      	ldr	r3, [pc, #76]	@ (8001b44 <_sbrk+0x64>)
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d102      	bne.n	8001b02 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001afc:	4b11      	ldr	r3, [pc, #68]	@ (8001b44 <_sbrk+0x64>)
 8001afe:	4a12      	ldr	r2, [pc, #72]	@ (8001b48 <_sbrk+0x68>)
 8001b00:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b02:	4b10      	ldr	r3, [pc, #64]	@ (8001b44 <_sbrk+0x64>)
 8001b04:	681a      	ldr	r2, [r3, #0]
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	4413      	add	r3, r2
 8001b0a:	693a      	ldr	r2, [r7, #16]
 8001b0c:	429a      	cmp	r2, r3
 8001b0e:	d207      	bcs.n	8001b20 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b10:	f002 fcd8 	bl	80044c4 <__errno>
 8001b14:	4603      	mov	r3, r0
 8001b16:	220c      	movs	r2, #12
 8001b18:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b1a:	f04f 33ff 	mov.w	r3, #4294967295
 8001b1e:	e009      	b.n	8001b34 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b20:	4b08      	ldr	r3, [pc, #32]	@ (8001b44 <_sbrk+0x64>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b26:	4b07      	ldr	r3, [pc, #28]	@ (8001b44 <_sbrk+0x64>)
 8001b28:	681a      	ldr	r2, [r3, #0]
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	4413      	add	r3, r2
 8001b2e:	4a05      	ldr	r2, [pc, #20]	@ (8001b44 <_sbrk+0x64>)
 8001b30:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b32:	68fb      	ldr	r3, [r7, #12]
}
 8001b34:	4618      	mov	r0, r3
 8001b36:	3718      	adds	r7, #24
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	bd80      	pop	{r7, pc}
 8001b3c:	20020000 	.word	0x20020000
 8001b40:	00000400 	.word	0x00000400
 8001b44:	200001f4 	.word	0x200001f4
 8001b48:	20000348 	.word	0x20000348

08001b4c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001b4c:	b480      	push	{r7}
 8001b4e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001b50:	4b06      	ldr	r3, [pc, #24]	@ (8001b6c <SystemInit+0x20>)
 8001b52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001b56:	4a05      	ldr	r2, [pc, #20]	@ (8001b6c <SystemInit+0x20>)
 8001b58:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001b5c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b60:	bf00      	nop
 8001b62:	46bd      	mov	sp, r7
 8001b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b68:	4770      	bx	lr
 8001b6a:	bf00      	nop
 8001b6c:	e000ed00 	.word	0xe000ed00

08001b70 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001b70:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001ba8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001b74:	f7ff ffea 	bl	8001b4c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001b78:	480c      	ldr	r0, [pc, #48]	@ (8001bac <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001b7a:	490d      	ldr	r1, [pc, #52]	@ (8001bb0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001b7c:	4a0d      	ldr	r2, [pc, #52]	@ (8001bb4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001b7e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b80:	e002      	b.n	8001b88 <LoopCopyDataInit>

08001b82 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b82:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b84:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b86:	3304      	adds	r3, #4

08001b88 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b88:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b8a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b8c:	d3f9      	bcc.n	8001b82 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b8e:	4a0a      	ldr	r2, [pc, #40]	@ (8001bb8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001b90:	4c0a      	ldr	r4, [pc, #40]	@ (8001bbc <LoopFillZerobss+0x22>)
  movs r3, #0
 8001b92:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b94:	e001      	b.n	8001b9a <LoopFillZerobss>

08001b96 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b96:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b98:	3204      	adds	r2, #4

08001b9a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b9a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b9c:	d3fb      	bcc.n	8001b96 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8001b9e:	f002 fc97 	bl	80044d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001ba2:	f7ff fc5d 	bl	8001460 <main>
  bx  lr    
 8001ba6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001ba8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001bac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001bb0:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001bb4:	08006654 	.word	0x08006654
  ldr r2, =_sbss
 8001bb8:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001bbc:	20000348 	.word	0x20000348

08001bc0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001bc0:	e7fe      	b.n	8001bc0 <ADC_IRQHandler>
	...

08001bc4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001bc8:	4b0e      	ldr	r3, [pc, #56]	@ (8001c04 <HAL_Init+0x40>)
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	4a0d      	ldr	r2, [pc, #52]	@ (8001c04 <HAL_Init+0x40>)
 8001bce:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001bd2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001bd4:	4b0b      	ldr	r3, [pc, #44]	@ (8001c04 <HAL_Init+0x40>)
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	4a0a      	ldr	r2, [pc, #40]	@ (8001c04 <HAL_Init+0x40>)
 8001bda:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001bde:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001be0:	4b08      	ldr	r3, [pc, #32]	@ (8001c04 <HAL_Init+0x40>)
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	4a07      	ldr	r2, [pc, #28]	@ (8001c04 <HAL_Init+0x40>)
 8001be6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001bea:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001bec:	2003      	movs	r0, #3
 8001bee:	f000 f931 	bl	8001e54 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001bf2:	200f      	movs	r0, #15
 8001bf4:	f000 f808 	bl	8001c08 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001bf8:	f7ff fe46 	bl	8001888 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001bfc:	2300      	movs	r3, #0
}
 8001bfe:	4618      	mov	r0, r3
 8001c00:	bd80      	pop	{r7, pc}
 8001c02:	bf00      	nop
 8001c04:	40023c00 	.word	0x40023c00

08001c08 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b082      	sub	sp, #8
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001c10:	4b12      	ldr	r3, [pc, #72]	@ (8001c5c <HAL_InitTick+0x54>)
 8001c12:	681a      	ldr	r2, [r3, #0]
 8001c14:	4b12      	ldr	r3, [pc, #72]	@ (8001c60 <HAL_InitTick+0x58>)
 8001c16:	781b      	ldrb	r3, [r3, #0]
 8001c18:	4619      	mov	r1, r3
 8001c1a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001c1e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c22:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c26:	4618      	mov	r0, r3
 8001c28:	f000 f93b 	bl	8001ea2 <HAL_SYSTICK_Config>
 8001c2c:	4603      	mov	r3, r0
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d001      	beq.n	8001c36 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001c32:	2301      	movs	r3, #1
 8001c34:	e00e      	b.n	8001c54 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	2b0f      	cmp	r3, #15
 8001c3a:	d80a      	bhi.n	8001c52 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	6879      	ldr	r1, [r7, #4]
 8001c40:	f04f 30ff 	mov.w	r0, #4294967295
 8001c44:	f000 f911 	bl	8001e6a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c48:	4a06      	ldr	r2, [pc, #24]	@ (8001c64 <HAL_InitTick+0x5c>)
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001c4e:	2300      	movs	r3, #0
 8001c50:	e000      	b.n	8001c54 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001c52:	2301      	movs	r3, #1
}
 8001c54:	4618      	mov	r0, r3
 8001c56:	3708      	adds	r7, #8
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	bd80      	pop	{r7, pc}
 8001c5c:	20000000 	.word	0x20000000
 8001c60:	20000008 	.word	0x20000008
 8001c64:	20000004 	.word	0x20000004

08001c68 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c6c:	4b06      	ldr	r3, [pc, #24]	@ (8001c88 <HAL_IncTick+0x20>)
 8001c6e:	781b      	ldrb	r3, [r3, #0]
 8001c70:	461a      	mov	r2, r3
 8001c72:	4b06      	ldr	r3, [pc, #24]	@ (8001c8c <HAL_IncTick+0x24>)
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	4413      	add	r3, r2
 8001c78:	4a04      	ldr	r2, [pc, #16]	@ (8001c8c <HAL_IncTick+0x24>)
 8001c7a:	6013      	str	r3, [r2, #0]
}
 8001c7c:	bf00      	nop
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c84:	4770      	bx	lr
 8001c86:	bf00      	nop
 8001c88:	20000008 	.word	0x20000008
 8001c8c:	200001f8 	.word	0x200001f8

08001c90 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c90:	b480      	push	{r7}
 8001c92:	af00      	add	r7, sp, #0
  return uwTick;
 8001c94:	4b03      	ldr	r3, [pc, #12]	@ (8001ca4 <HAL_GetTick+0x14>)
 8001c96:	681b      	ldr	r3, [r3, #0]
}
 8001c98:	4618      	mov	r0, r3
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca0:	4770      	bx	lr
 8001ca2:	bf00      	nop
 8001ca4:	200001f8 	.word	0x200001f8

08001ca8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b084      	sub	sp, #16
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001cb0:	f7ff ffee 	bl	8001c90 <HAL_GetTick>
 8001cb4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001cc0:	d005      	beq.n	8001cce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001cc2:	4b0a      	ldr	r3, [pc, #40]	@ (8001cec <HAL_Delay+0x44>)
 8001cc4:	781b      	ldrb	r3, [r3, #0]
 8001cc6:	461a      	mov	r2, r3
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	4413      	add	r3, r2
 8001ccc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001cce:	bf00      	nop
 8001cd0:	f7ff ffde 	bl	8001c90 <HAL_GetTick>
 8001cd4:	4602      	mov	r2, r0
 8001cd6:	68bb      	ldr	r3, [r7, #8]
 8001cd8:	1ad3      	subs	r3, r2, r3
 8001cda:	68fa      	ldr	r2, [r7, #12]
 8001cdc:	429a      	cmp	r2, r3
 8001cde:	d8f7      	bhi.n	8001cd0 <HAL_Delay+0x28>
  {
  }
}
 8001ce0:	bf00      	nop
 8001ce2:	bf00      	nop
 8001ce4:	3710      	adds	r7, #16
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	bd80      	pop	{r7, pc}
 8001cea:	bf00      	nop
 8001cec:	20000008 	.word	0x20000008

08001cf0 <__NVIC_SetPriorityGrouping>:
{
 8001cf0:	b480      	push	{r7}
 8001cf2:	b085      	sub	sp, #20
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	f003 0307 	and.w	r3, r3, #7
 8001cfe:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d00:	4b0c      	ldr	r3, [pc, #48]	@ (8001d34 <__NVIC_SetPriorityGrouping+0x44>)
 8001d02:	68db      	ldr	r3, [r3, #12]
 8001d04:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d06:	68ba      	ldr	r2, [r7, #8]
 8001d08:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001d0c:	4013      	ands	r3, r2
 8001d0e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d14:	68bb      	ldr	r3, [r7, #8]
 8001d16:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d18:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001d1c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d20:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d22:	4a04      	ldr	r2, [pc, #16]	@ (8001d34 <__NVIC_SetPriorityGrouping+0x44>)
 8001d24:	68bb      	ldr	r3, [r7, #8]
 8001d26:	60d3      	str	r3, [r2, #12]
}
 8001d28:	bf00      	nop
 8001d2a:	3714      	adds	r7, #20
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d32:	4770      	bx	lr
 8001d34:	e000ed00 	.word	0xe000ed00

08001d38 <__NVIC_GetPriorityGrouping>:
{
 8001d38:	b480      	push	{r7}
 8001d3a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d3c:	4b04      	ldr	r3, [pc, #16]	@ (8001d50 <__NVIC_GetPriorityGrouping+0x18>)
 8001d3e:	68db      	ldr	r3, [r3, #12]
 8001d40:	0a1b      	lsrs	r3, r3, #8
 8001d42:	f003 0307 	and.w	r3, r3, #7
}
 8001d46:	4618      	mov	r0, r3
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4e:	4770      	bx	lr
 8001d50:	e000ed00 	.word	0xe000ed00

08001d54 <__NVIC_SetPriority>:
{
 8001d54:	b480      	push	{r7}
 8001d56:	b083      	sub	sp, #12
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	6039      	str	r1, [r7, #0]
 8001d5e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	db0a      	blt.n	8001d7e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d68:	683b      	ldr	r3, [r7, #0]
 8001d6a:	b2da      	uxtb	r2, r3
 8001d6c:	490c      	ldr	r1, [pc, #48]	@ (8001da0 <__NVIC_SetPriority+0x4c>)
 8001d6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d72:	0112      	lsls	r2, r2, #4
 8001d74:	b2d2      	uxtb	r2, r2
 8001d76:	440b      	add	r3, r1
 8001d78:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001d7c:	e00a      	b.n	8001d94 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d7e:	683b      	ldr	r3, [r7, #0]
 8001d80:	b2da      	uxtb	r2, r3
 8001d82:	4908      	ldr	r1, [pc, #32]	@ (8001da4 <__NVIC_SetPriority+0x50>)
 8001d84:	79fb      	ldrb	r3, [r7, #7]
 8001d86:	f003 030f 	and.w	r3, r3, #15
 8001d8a:	3b04      	subs	r3, #4
 8001d8c:	0112      	lsls	r2, r2, #4
 8001d8e:	b2d2      	uxtb	r2, r2
 8001d90:	440b      	add	r3, r1
 8001d92:	761a      	strb	r2, [r3, #24]
}
 8001d94:	bf00      	nop
 8001d96:	370c      	adds	r7, #12
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9e:	4770      	bx	lr
 8001da0:	e000e100 	.word	0xe000e100
 8001da4:	e000ed00 	.word	0xe000ed00

08001da8 <NVIC_EncodePriority>:
{
 8001da8:	b480      	push	{r7}
 8001daa:	b089      	sub	sp, #36	@ 0x24
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	60f8      	str	r0, [r7, #12]
 8001db0:	60b9      	str	r1, [r7, #8]
 8001db2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	f003 0307 	and.w	r3, r3, #7
 8001dba:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001dbc:	69fb      	ldr	r3, [r7, #28]
 8001dbe:	f1c3 0307 	rsb	r3, r3, #7
 8001dc2:	2b04      	cmp	r3, #4
 8001dc4:	bf28      	it	cs
 8001dc6:	2304      	movcs	r3, #4
 8001dc8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001dca:	69fb      	ldr	r3, [r7, #28]
 8001dcc:	3304      	adds	r3, #4
 8001dce:	2b06      	cmp	r3, #6
 8001dd0:	d902      	bls.n	8001dd8 <NVIC_EncodePriority+0x30>
 8001dd2:	69fb      	ldr	r3, [r7, #28]
 8001dd4:	3b03      	subs	r3, #3
 8001dd6:	e000      	b.n	8001dda <NVIC_EncodePriority+0x32>
 8001dd8:	2300      	movs	r3, #0
 8001dda:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ddc:	f04f 32ff 	mov.w	r2, #4294967295
 8001de0:	69bb      	ldr	r3, [r7, #24]
 8001de2:	fa02 f303 	lsl.w	r3, r2, r3
 8001de6:	43da      	mvns	r2, r3
 8001de8:	68bb      	ldr	r3, [r7, #8]
 8001dea:	401a      	ands	r2, r3
 8001dec:	697b      	ldr	r3, [r7, #20]
 8001dee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001df0:	f04f 31ff 	mov.w	r1, #4294967295
 8001df4:	697b      	ldr	r3, [r7, #20]
 8001df6:	fa01 f303 	lsl.w	r3, r1, r3
 8001dfa:	43d9      	mvns	r1, r3
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e00:	4313      	orrs	r3, r2
}
 8001e02:	4618      	mov	r0, r3
 8001e04:	3724      	adds	r7, #36	@ 0x24
 8001e06:	46bd      	mov	sp, r7
 8001e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0c:	4770      	bx	lr
	...

08001e10 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b082      	sub	sp, #8
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	3b01      	subs	r3, #1
 8001e1c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001e20:	d301      	bcc.n	8001e26 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e22:	2301      	movs	r3, #1
 8001e24:	e00f      	b.n	8001e46 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e26:	4a0a      	ldr	r2, [pc, #40]	@ (8001e50 <SysTick_Config+0x40>)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	3b01      	subs	r3, #1
 8001e2c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e2e:	210f      	movs	r1, #15
 8001e30:	f04f 30ff 	mov.w	r0, #4294967295
 8001e34:	f7ff ff8e 	bl	8001d54 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e38:	4b05      	ldr	r3, [pc, #20]	@ (8001e50 <SysTick_Config+0x40>)
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e3e:	4b04      	ldr	r3, [pc, #16]	@ (8001e50 <SysTick_Config+0x40>)
 8001e40:	2207      	movs	r2, #7
 8001e42:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e44:	2300      	movs	r3, #0
}
 8001e46:	4618      	mov	r0, r3
 8001e48:	3708      	adds	r7, #8
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	bd80      	pop	{r7, pc}
 8001e4e:	bf00      	nop
 8001e50:	e000e010 	.word	0xe000e010

08001e54 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b082      	sub	sp, #8
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e5c:	6878      	ldr	r0, [r7, #4]
 8001e5e:	f7ff ff47 	bl	8001cf0 <__NVIC_SetPriorityGrouping>
}
 8001e62:	bf00      	nop
 8001e64:	3708      	adds	r7, #8
 8001e66:	46bd      	mov	sp, r7
 8001e68:	bd80      	pop	{r7, pc}

08001e6a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001e6a:	b580      	push	{r7, lr}
 8001e6c:	b086      	sub	sp, #24
 8001e6e:	af00      	add	r7, sp, #0
 8001e70:	4603      	mov	r3, r0
 8001e72:	60b9      	str	r1, [r7, #8]
 8001e74:	607a      	str	r2, [r7, #4]
 8001e76:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001e78:	2300      	movs	r3, #0
 8001e7a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001e7c:	f7ff ff5c 	bl	8001d38 <__NVIC_GetPriorityGrouping>
 8001e80:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e82:	687a      	ldr	r2, [r7, #4]
 8001e84:	68b9      	ldr	r1, [r7, #8]
 8001e86:	6978      	ldr	r0, [r7, #20]
 8001e88:	f7ff ff8e 	bl	8001da8 <NVIC_EncodePriority>
 8001e8c:	4602      	mov	r2, r0
 8001e8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e92:	4611      	mov	r1, r2
 8001e94:	4618      	mov	r0, r3
 8001e96:	f7ff ff5d 	bl	8001d54 <__NVIC_SetPriority>
}
 8001e9a:	bf00      	nop
 8001e9c:	3718      	adds	r7, #24
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	bd80      	pop	{r7, pc}

08001ea2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ea2:	b580      	push	{r7, lr}
 8001ea4:	b082      	sub	sp, #8
 8001ea6:	af00      	add	r7, sp, #0
 8001ea8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001eaa:	6878      	ldr	r0, [r7, #4]
 8001eac:	f7ff ffb0 	bl	8001e10 <SysTick_Config>
 8001eb0:	4603      	mov	r3, r0
}
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	3708      	adds	r7, #8
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	bd80      	pop	{r7, pc}
	...

08001ebc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b086      	sub	sp, #24
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d101      	bne.n	8001ece <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001eca:	2301      	movs	r3, #1
 8001ecc:	e267      	b.n	800239e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	f003 0301 	and.w	r3, r3, #1
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d075      	beq.n	8001fc6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001eda:	4b88      	ldr	r3, [pc, #544]	@ (80020fc <HAL_RCC_OscConfig+0x240>)
 8001edc:	689b      	ldr	r3, [r3, #8]
 8001ede:	f003 030c 	and.w	r3, r3, #12
 8001ee2:	2b04      	cmp	r3, #4
 8001ee4:	d00c      	beq.n	8001f00 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001ee6:	4b85      	ldr	r3, [pc, #532]	@ (80020fc <HAL_RCC_OscConfig+0x240>)
 8001ee8:	689b      	ldr	r3, [r3, #8]
 8001eea:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001eee:	2b08      	cmp	r3, #8
 8001ef0:	d112      	bne.n	8001f18 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001ef2:	4b82      	ldr	r3, [pc, #520]	@ (80020fc <HAL_RCC_OscConfig+0x240>)
 8001ef4:	685b      	ldr	r3, [r3, #4]
 8001ef6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001efa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001efe:	d10b      	bne.n	8001f18 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f00:	4b7e      	ldr	r3, [pc, #504]	@ (80020fc <HAL_RCC_OscConfig+0x240>)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d05b      	beq.n	8001fc4 <HAL_RCC_OscConfig+0x108>
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	685b      	ldr	r3, [r3, #4]
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d157      	bne.n	8001fc4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001f14:	2301      	movs	r3, #1
 8001f16:	e242      	b.n	800239e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	685b      	ldr	r3, [r3, #4]
 8001f1c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001f20:	d106      	bne.n	8001f30 <HAL_RCC_OscConfig+0x74>
 8001f22:	4b76      	ldr	r3, [pc, #472]	@ (80020fc <HAL_RCC_OscConfig+0x240>)
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	4a75      	ldr	r2, [pc, #468]	@ (80020fc <HAL_RCC_OscConfig+0x240>)
 8001f28:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f2c:	6013      	str	r3, [r2, #0]
 8001f2e:	e01d      	b.n	8001f6c <HAL_RCC_OscConfig+0xb0>
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	685b      	ldr	r3, [r3, #4]
 8001f34:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001f38:	d10c      	bne.n	8001f54 <HAL_RCC_OscConfig+0x98>
 8001f3a:	4b70      	ldr	r3, [pc, #448]	@ (80020fc <HAL_RCC_OscConfig+0x240>)
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	4a6f      	ldr	r2, [pc, #444]	@ (80020fc <HAL_RCC_OscConfig+0x240>)
 8001f40:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001f44:	6013      	str	r3, [r2, #0]
 8001f46:	4b6d      	ldr	r3, [pc, #436]	@ (80020fc <HAL_RCC_OscConfig+0x240>)
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	4a6c      	ldr	r2, [pc, #432]	@ (80020fc <HAL_RCC_OscConfig+0x240>)
 8001f4c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f50:	6013      	str	r3, [r2, #0]
 8001f52:	e00b      	b.n	8001f6c <HAL_RCC_OscConfig+0xb0>
 8001f54:	4b69      	ldr	r3, [pc, #420]	@ (80020fc <HAL_RCC_OscConfig+0x240>)
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	4a68      	ldr	r2, [pc, #416]	@ (80020fc <HAL_RCC_OscConfig+0x240>)
 8001f5a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001f5e:	6013      	str	r3, [r2, #0]
 8001f60:	4b66      	ldr	r3, [pc, #408]	@ (80020fc <HAL_RCC_OscConfig+0x240>)
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	4a65      	ldr	r2, [pc, #404]	@ (80020fc <HAL_RCC_OscConfig+0x240>)
 8001f66:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001f6a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	685b      	ldr	r3, [r3, #4]
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d013      	beq.n	8001f9c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f74:	f7ff fe8c 	bl	8001c90 <HAL_GetTick>
 8001f78:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f7a:	e008      	b.n	8001f8e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f7c:	f7ff fe88 	bl	8001c90 <HAL_GetTick>
 8001f80:	4602      	mov	r2, r0
 8001f82:	693b      	ldr	r3, [r7, #16]
 8001f84:	1ad3      	subs	r3, r2, r3
 8001f86:	2b64      	cmp	r3, #100	@ 0x64
 8001f88:	d901      	bls.n	8001f8e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001f8a:	2303      	movs	r3, #3
 8001f8c:	e207      	b.n	800239e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f8e:	4b5b      	ldr	r3, [pc, #364]	@ (80020fc <HAL_RCC_OscConfig+0x240>)
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d0f0      	beq.n	8001f7c <HAL_RCC_OscConfig+0xc0>
 8001f9a:	e014      	b.n	8001fc6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f9c:	f7ff fe78 	bl	8001c90 <HAL_GetTick>
 8001fa0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001fa2:	e008      	b.n	8001fb6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001fa4:	f7ff fe74 	bl	8001c90 <HAL_GetTick>
 8001fa8:	4602      	mov	r2, r0
 8001faa:	693b      	ldr	r3, [r7, #16]
 8001fac:	1ad3      	subs	r3, r2, r3
 8001fae:	2b64      	cmp	r3, #100	@ 0x64
 8001fb0:	d901      	bls.n	8001fb6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001fb2:	2303      	movs	r3, #3
 8001fb4:	e1f3      	b.n	800239e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001fb6:	4b51      	ldr	r3, [pc, #324]	@ (80020fc <HAL_RCC_OscConfig+0x240>)
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d1f0      	bne.n	8001fa4 <HAL_RCC_OscConfig+0xe8>
 8001fc2:	e000      	b.n	8001fc6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001fc4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	f003 0302 	and.w	r3, r3, #2
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d063      	beq.n	800209a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001fd2:	4b4a      	ldr	r3, [pc, #296]	@ (80020fc <HAL_RCC_OscConfig+0x240>)
 8001fd4:	689b      	ldr	r3, [r3, #8]
 8001fd6:	f003 030c 	and.w	r3, r3, #12
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d00b      	beq.n	8001ff6 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001fde:	4b47      	ldr	r3, [pc, #284]	@ (80020fc <HAL_RCC_OscConfig+0x240>)
 8001fe0:	689b      	ldr	r3, [r3, #8]
 8001fe2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001fe6:	2b08      	cmp	r3, #8
 8001fe8:	d11c      	bne.n	8002024 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001fea:	4b44      	ldr	r3, [pc, #272]	@ (80020fc <HAL_RCC_OscConfig+0x240>)
 8001fec:	685b      	ldr	r3, [r3, #4]
 8001fee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d116      	bne.n	8002024 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ff6:	4b41      	ldr	r3, [pc, #260]	@ (80020fc <HAL_RCC_OscConfig+0x240>)
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	f003 0302 	and.w	r3, r3, #2
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d005      	beq.n	800200e <HAL_RCC_OscConfig+0x152>
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	68db      	ldr	r3, [r3, #12]
 8002006:	2b01      	cmp	r3, #1
 8002008:	d001      	beq.n	800200e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800200a:	2301      	movs	r3, #1
 800200c:	e1c7      	b.n	800239e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800200e:	4b3b      	ldr	r3, [pc, #236]	@ (80020fc <HAL_RCC_OscConfig+0x240>)
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	691b      	ldr	r3, [r3, #16]
 800201a:	00db      	lsls	r3, r3, #3
 800201c:	4937      	ldr	r1, [pc, #220]	@ (80020fc <HAL_RCC_OscConfig+0x240>)
 800201e:	4313      	orrs	r3, r2
 8002020:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002022:	e03a      	b.n	800209a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	68db      	ldr	r3, [r3, #12]
 8002028:	2b00      	cmp	r3, #0
 800202a:	d020      	beq.n	800206e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800202c:	4b34      	ldr	r3, [pc, #208]	@ (8002100 <HAL_RCC_OscConfig+0x244>)
 800202e:	2201      	movs	r2, #1
 8002030:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002032:	f7ff fe2d 	bl	8001c90 <HAL_GetTick>
 8002036:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002038:	e008      	b.n	800204c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800203a:	f7ff fe29 	bl	8001c90 <HAL_GetTick>
 800203e:	4602      	mov	r2, r0
 8002040:	693b      	ldr	r3, [r7, #16]
 8002042:	1ad3      	subs	r3, r2, r3
 8002044:	2b02      	cmp	r3, #2
 8002046:	d901      	bls.n	800204c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002048:	2303      	movs	r3, #3
 800204a:	e1a8      	b.n	800239e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800204c:	4b2b      	ldr	r3, [pc, #172]	@ (80020fc <HAL_RCC_OscConfig+0x240>)
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	f003 0302 	and.w	r3, r3, #2
 8002054:	2b00      	cmp	r3, #0
 8002056:	d0f0      	beq.n	800203a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002058:	4b28      	ldr	r3, [pc, #160]	@ (80020fc <HAL_RCC_OscConfig+0x240>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	691b      	ldr	r3, [r3, #16]
 8002064:	00db      	lsls	r3, r3, #3
 8002066:	4925      	ldr	r1, [pc, #148]	@ (80020fc <HAL_RCC_OscConfig+0x240>)
 8002068:	4313      	orrs	r3, r2
 800206a:	600b      	str	r3, [r1, #0]
 800206c:	e015      	b.n	800209a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800206e:	4b24      	ldr	r3, [pc, #144]	@ (8002100 <HAL_RCC_OscConfig+0x244>)
 8002070:	2200      	movs	r2, #0
 8002072:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002074:	f7ff fe0c 	bl	8001c90 <HAL_GetTick>
 8002078:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800207a:	e008      	b.n	800208e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800207c:	f7ff fe08 	bl	8001c90 <HAL_GetTick>
 8002080:	4602      	mov	r2, r0
 8002082:	693b      	ldr	r3, [r7, #16]
 8002084:	1ad3      	subs	r3, r2, r3
 8002086:	2b02      	cmp	r3, #2
 8002088:	d901      	bls.n	800208e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800208a:	2303      	movs	r3, #3
 800208c:	e187      	b.n	800239e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800208e:	4b1b      	ldr	r3, [pc, #108]	@ (80020fc <HAL_RCC_OscConfig+0x240>)
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f003 0302 	and.w	r3, r3, #2
 8002096:	2b00      	cmp	r3, #0
 8002098:	d1f0      	bne.n	800207c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	f003 0308 	and.w	r3, r3, #8
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d036      	beq.n	8002114 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	695b      	ldr	r3, [r3, #20]
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d016      	beq.n	80020dc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80020ae:	4b15      	ldr	r3, [pc, #84]	@ (8002104 <HAL_RCC_OscConfig+0x248>)
 80020b0:	2201      	movs	r2, #1
 80020b2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020b4:	f7ff fdec 	bl	8001c90 <HAL_GetTick>
 80020b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80020ba:	e008      	b.n	80020ce <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80020bc:	f7ff fde8 	bl	8001c90 <HAL_GetTick>
 80020c0:	4602      	mov	r2, r0
 80020c2:	693b      	ldr	r3, [r7, #16]
 80020c4:	1ad3      	subs	r3, r2, r3
 80020c6:	2b02      	cmp	r3, #2
 80020c8:	d901      	bls.n	80020ce <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80020ca:	2303      	movs	r3, #3
 80020cc:	e167      	b.n	800239e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80020ce:	4b0b      	ldr	r3, [pc, #44]	@ (80020fc <HAL_RCC_OscConfig+0x240>)
 80020d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80020d2:	f003 0302 	and.w	r3, r3, #2
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d0f0      	beq.n	80020bc <HAL_RCC_OscConfig+0x200>
 80020da:	e01b      	b.n	8002114 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80020dc:	4b09      	ldr	r3, [pc, #36]	@ (8002104 <HAL_RCC_OscConfig+0x248>)
 80020de:	2200      	movs	r2, #0
 80020e0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020e2:	f7ff fdd5 	bl	8001c90 <HAL_GetTick>
 80020e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80020e8:	e00e      	b.n	8002108 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80020ea:	f7ff fdd1 	bl	8001c90 <HAL_GetTick>
 80020ee:	4602      	mov	r2, r0
 80020f0:	693b      	ldr	r3, [r7, #16]
 80020f2:	1ad3      	subs	r3, r2, r3
 80020f4:	2b02      	cmp	r3, #2
 80020f6:	d907      	bls.n	8002108 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80020f8:	2303      	movs	r3, #3
 80020fa:	e150      	b.n	800239e <HAL_RCC_OscConfig+0x4e2>
 80020fc:	40023800 	.word	0x40023800
 8002100:	42470000 	.word	0x42470000
 8002104:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002108:	4b88      	ldr	r3, [pc, #544]	@ (800232c <HAL_RCC_OscConfig+0x470>)
 800210a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800210c:	f003 0302 	and.w	r3, r3, #2
 8002110:	2b00      	cmp	r3, #0
 8002112:	d1ea      	bne.n	80020ea <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	f003 0304 	and.w	r3, r3, #4
 800211c:	2b00      	cmp	r3, #0
 800211e:	f000 8097 	beq.w	8002250 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002122:	2300      	movs	r3, #0
 8002124:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002126:	4b81      	ldr	r3, [pc, #516]	@ (800232c <HAL_RCC_OscConfig+0x470>)
 8002128:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800212a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800212e:	2b00      	cmp	r3, #0
 8002130:	d10f      	bne.n	8002152 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002132:	2300      	movs	r3, #0
 8002134:	60bb      	str	r3, [r7, #8]
 8002136:	4b7d      	ldr	r3, [pc, #500]	@ (800232c <HAL_RCC_OscConfig+0x470>)
 8002138:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800213a:	4a7c      	ldr	r2, [pc, #496]	@ (800232c <HAL_RCC_OscConfig+0x470>)
 800213c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002140:	6413      	str	r3, [r2, #64]	@ 0x40
 8002142:	4b7a      	ldr	r3, [pc, #488]	@ (800232c <HAL_RCC_OscConfig+0x470>)
 8002144:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002146:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800214a:	60bb      	str	r3, [r7, #8]
 800214c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800214e:	2301      	movs	r3, #1
 8002150:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002152:	4b77      	ldr	r3, [pc, #476]	@ (8002330 <HAL_RCC_OscConfig+0x474>)
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800215a:	2b00      	cmp	r3, #0
 800215c:	d118      	bne.n	8002190 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800215e:	4b74      	ldr	r3, [pc, #464]	@ (8002330 <HAL_RCC_OscConfig+0x474>)
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	4a73      	ldr	r2, [pc, #460]	@ (8002330 <HAL_RCC_OscConfig+0x474>)
 8002164:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002168:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800216a:	f7ff fd91 	bl	8001c90 <HAL_GetTick>
 800216e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002170:	e008      	b.n	8002184 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002172:	f7ff fd8d 	bl	8001c90 <HAL_GetTick>
 8002176:	4602      	mov	r2, r0
 8002178:	693b      	ldr	r3, [r7, #16]
 800217a:	1ad3      	subs	r3, r2, r3
 800217c:	2b02      	cmp	r3, #2
 800217e:	d901      	bls.n	8002184 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002180:	2303      	movs	r3, #3
 8002182:	e10c      	b.n	800239e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002184:	4b6a      	ldr	r3, [pc, #424]	@ (8002330 <HAL_RCC_OscConfig+0x474>)
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800218c:	2b00      	cmp	r3, #0
 800218e:	d0f0      	beq.n	8002172 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	689b      	ldr	r3, [r3, #8]
 8002194:	2b01      	cmp	r3, #1
 8002196:	d106      	bne.n	80021a6 <HAL_RCC_OscConfig+0x2ea>
 8002198:	4b64      	ldr	r3, [pc, #400]	@ (800232c <HAL_RCC_OscConfig+0x470>)
 800219a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800219c:	4a63      	ldr	r2, [pc, #396]	@ (800232c <HAL_RCC_OscConfig+0x470>)
 800219e:	f043 0301 	orr.w	r3, r3, #1
 80021a2:	6713      	str	r3, [r2, #112]	@ 0x70
 80021a4:	e01c      	b.n	80021e0 <HAL_RCC_OscConfig+0x324>
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	689b      	ldr	r3, [r3, #8]
 80021aa:	2b05      	cmp	r3, #5
 80021ac:	d10c      	bne.n	80021c8 <HAL_RCC_OscConfig+0x30c>
 80021ae:	4b5f      	ldr	r3, [pc, #380]	@ (800232c <HAL_RCC_OscConfig+0x470>)
 80021b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021b2:	4a5e      	ldr	r2, [pc, #376]	@ (800232c <HAL_RCC_OscConfig+0x470>)
 80021b4:	f043 0304 	orr.w	r3, r3, #4
 80021b8:	6713      	str	r3, [r2, #112]	@ 0x70
 80021ba:	4b5c      	ldr	r3, [pc, #368]	@ (800232c <HAL_RCC_OscConfig+0x470>)
 80021bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021be:	4a5b      	ldr	r2, [pc, #364]	@ (800232c <HAL_RCC_OscConfig+0x470>)
 80021c0:	f043 0301 	orr.w	r3, r3, #1
 80021c4:	6713      	str	r3, [r2, #112]	@ 0x70
 80021c6:	e00b      	b.n	80021e0 <HAL_RCC_OscConfig+0x324>
 80021c8:	4b58      	ldr	r3, [pc, #352]	@ (800232c <HAL_RCC_OscConfig+0x470>)
 80021ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021cc:	4a57      	ldr	r2, [pc, #348]	@ (800232c <HAL_RCC_OscConfig+0x470>)
 80021ce:	f023 0301 	bic.w	r3, r3, #1
 80021d2:	6713      	str	r3, [r2, #112]	@ 0x70
 80021d4:	4b55      	ldr	r3, [pc, #340]	@ (800232c <HAL_RCC_OscConfig+0x470>)
 80021d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021d8:	4a54      	ldr	r2, [pc, #336]	@ (800232c <HAL_RCC_OscConfig+0x470>)
 80021da:	f023 0304 	bic.w	r3, r3, #4
 80021de:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	689b      	ldr	r3, [r3, #8]
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d015      	beq.n	8002214 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021e8:	f7ff fd52 	bl	8001c90 <HAL_GetTick>
 80021ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021ee:	e00a      	b.n	8002206 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021f0:	f7ff fd4e 	bl	8001c90 <HAL_GetTick>
 80021f4:	4602      	mov	r2, r0
 80021f6:	693b      	ldr	r3, [r7, #16]
 80021f8:	1ad3      	subs	r3, r2, r3
 80021fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021fe:	4293      	cmp	r3, r2
 8002200:	d901      	bls.n	8002206 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002202:	2303      	movs	r3, #3
 8002204:	e0cb      	b.n	800239e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002206:	4b49      	ldr	r3, [pc, #292]	@ (800232c <HAL_RCC_OscConfig+0x470>)
 8002208:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800220a:	f003 0302 	and.w	r3, r3, #2
 800220e:	2b00      	cmp	r3, #0
 8002210:	d0ee      	beq.n	80021f0 <HAL_RCC_OscConfig+0x334>
 8002212:	e014      	b.n	800223e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002214:	f7ff fd3c 	bl	8001c90 <HAL_GetTick>
 8002218:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800221a:	e00a      	b.n	8002232 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800221c:	f7ff fd38 	bl	8001c90 <HAL_GetTick>
 8002220:	4602      	mov	r2, r0
 8002222:	693b      	ldr	r3, [r7, #16]
 8002224:	1ad3      	subs	r3, r2, r3
 8002226:	f241 3288 	movw	r2, #5000	@ 0x1388
 800222a:	4293      	cmp	r3, r2
 800222c:	d901      	bls.n	8002232 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800222e:	2303      	movs	r3, #3
 8002230:	e0b5      	b.n	800239e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002232:	4b3e      	ldr	r3, [pc, #248]	@ (800232c <HAL_RCC_OscConfig+0x470>)
 8002234:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002236:	f003 0302 	and.w	r3, r3, #2
 800223a:	2b00      	cmp	r3, #0
 800223c:	d1ee      	bne.n	800221c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800223e:	7dfb      	ldrb	r3, [r7, #23]
 8002240:	2b01      	cmp	r3, #1
 8002242:	d105      	bne.n	8002250 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002244:	4b39      	ldr	r3, [pc, #228]	@ (800232c <HAL_RCC_OscConfig+0x470>)
 8002246:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002248:	4a38      	ldr	r2, [pc, #224]	@ (800232c <HAL_RCC_OscConfig+0x470>)
 800224a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800224e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	699b      	ldr	r3, [r3, #24]
 8002254:	2b00      	cmp	r3, #0
 8002256:	f000 80a1 	beq.w	800239c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800225a:	4b34      	ldr	r3, [pc, #208]	@ (800232c <HAL_RCC_OscConfig+0x470>)
 800225c:	689b      	ldr	r3, [r3, #8]
 800225e:	f003 030c 	and.w	r3, r3, #12
 8002262:	2b08      	cmp	r3, #8
 8002264:	d05c      	beq.n	8002320 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	699b      	ldr	r3, [r3, #24]
 800226a:	2b02      	cmp	r3, #2
 800226c:	d141      	bne.n	80022f2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800226e:	4b31      	ldr	r3, [pc, #196]	@ (8002334 <HAL_RCC_OscConfig+0x478>)
 8002270:	2200      	movs	r2, #0
 8002272:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002274:	f7ff fd0c 	bl	8001c90 <HAL_GetTick>
 8002278:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800227a:	e008      	b.n	800228e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800227c:	f7ff fd08 	bl	8001c90 <HAL_GetTick>
 8002280:	4602      	mov	r2, r0
 8002282:	693b      	ldr	r3, [r7, #16]
 8002284:	1ad3      	subs	r3, r2, r3
 8002286:	2b02      	cmp	r3, #2
 8002288:	d901      	bls.n	800228e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800228a:	2303      	movs	r3, #3
 800228c:	e087      	b.n	800239e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800228e:	4b27      	ldr	r3, [pc, #156]	@ (800232c <HAL_RCC_OscConfig+0x470>)
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002296:	2b00      	cmp	r3, #0
 8002298:	d1f0      	bne.n	800227c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	69da      	ldr	r2, [r3, #28]
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	6a1b      	ldr	r3, [r3, #32]
 80022a2:	431a      	orrs	r2, r3
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022a8:	019b      	lsls	r3, r3, #6
 80022aa:	431a      	orrs	r2, r3
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022b0:	085b      	lsrs	r3, r3, #1
 80022b2:	3b01      	subs	r3, #1
 80022b4:	041b      	lsls	r3, r3, #16
 80022b6:	431a      	orrs	r2, r3
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022bc:	061b      	lsls	r3, r3, #24
 80022be:	491b      	ldr	r1, [pc, #108]	@ (800232c <HAL_RCC_OscConfig+0x470>)
 80022c0:	4313      	orrs	r3, r2
 80022c2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80022c4:	4b1b      	ldr	r3, [pc, #108]	@ (8002334 <HAL_RCC_OscConfig+0x478>)
 80022c6:	2201      	movs	r2, #1
 80022c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022ca:	f7ff fce1 	bl	8001c90 <HAL_GetTick>
 80022ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80022d0:	e008      	b.n	80022e4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022d2:	f7ff fcdd 	bl	8001c90 <HAL_GetTick>
 80022d6:	4602      	mov	r2, r0
 80022d8:	693b      	ldr	r3, [r7, #16]
 80022da:	1ad3      	subs	r3, r2, r3
 80022dc:	2b02      	cmp	r3, #2
 80022de:	d901      	bls.n	80022e4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80022e0:	2303      	movs	r3, #3
 80022e2:	e05c      	b.n	800239e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80022e4:	4b11      	ldr	r3, [pc, #68]	@ (800232c <HAL_RCC_OscConfig+0x470>)
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d0f0      	beq.n	80022d2 <HAL_RCC_OscConfig+0x416>
 80022f0:	e054      	b.n	800239c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022f2:	4b10      	ldr	r3, [pc, #64]	@ (8002334 <HAL_RCC_OscConfig+0x478>)
 80022f4:	2200      	movs	r2, #0
 80022f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022f8:	f7ff fcca 	bl	8001c90 <HAL_GetTick>
 80022fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80022fe:	e008      	b.n	8002312 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002300:	f7ff fcc6 	bl	8001c90 <HAL_GetTick>
 8002304:	4602      	mov	r2, r0
 8002306:	693b      	ldr	r3, [r7, #16]
 8002308:	1ad3      	subs	r3, r2, r3
 800230a:	2b02      	cmp	r3, #2
 800230c:	d901      	bls.n	8002312 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800230e:	2303      	movs	r3, #3
 8002310:	e045      	b.n	800239e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002312:	4b06      	ldr	r3, [pc, #24]	@ (800232c <HAL_RCC_OscConfig+0x470>)
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800231a:	2b00      	cmp	r3, #0
 800231c:	d1f0      	bne.n	8002300 <HAL_RCC_OscConfig+0x444>
 800231e:	e03d      	b.n	800239c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	699b      	ldr	r3, [r3, #24]
 8002324:	2b01      	cmp	r3, #1
 8002326:	d107      	bne.n	8002338 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002328:	2301      	movs	r3, #1
 800232a:	e038      	b.n	800239e <HAL_RCC_OscConfig+0x4e2>
 800232c:	40023800 	.word	0x40023800
 8002330:	40007000 	.word	0x40007000
 8002334:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002338:	4b1b      	ldr	r3, [pc, #108]	@ (80023a8 <HAL_RCC_OscConfig+0x4ec>)
 800233a:	685b      	ldr	r3, [r3, #4]
 800233c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	699b      	ldr	r3, [r3, #24]
 8002342:	2b01      	cmp	r3, #1
 8002344:	d028      	beq.n	8002398 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002350:	429a      	cmp	r2, r3
 8002352:	d121      	bne.n	8002398 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800235e:	429a      	cmp	r2, r3
 8002360:	d11a      	bne.n	8002398 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002362:	68fa      	ldr	r2, [r7, #12]
 8002364:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002368:	4013      	ands	r3, r2
 800236a:	687a      	ldr	r2, [r7, #4]
 800236c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800236e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002370:	4293      	cmp	r3, r2
 8002372:	d111      	bne.n	8002398 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800237e:	085b      	lsrs	r3, r3, #1
 8002380:	3b01      	subs	r3, #1
 8002382:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002384:	429a      	cmp	r2, r3
 8002386:	d107      	bne.n	8002398 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002392:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002394:	429a      	cmp	r2, r3
 8002396:	d001      	beq.n	800239c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002398:	2301      	movs	r3, #1
 800239a:	e000      	b.n	800239e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800239c:	2300      	movs	r3, #0
}
 800239e:	4618      	mov	r0, r3
 80023a0:	3718      	adds	r7, #24
 80023a2:	46bd      	mov	sp, r7
 80023a4:	bd80      	pop	{r7, pc}
 80023a6:	bf00      	nop
 80023a8:	40023800 	.word	0x40023800

080023ac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b084      	sub	sp, #16
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
 80023b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d101      	bne.n	80023c0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80023bc:	2301      	movs	r3, #1
 80023be:	e0cc      	b.n	800255a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80023c0:	4b68      	ldr	r3, [pc, #416]	@ (8002564 <HAL_RCC_ClockConfig+0x1b8>)
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	f003 0307 	and.w	r3, r3, #7
 80023c8:	683a      	ldr	r2, [r7, #0]
 80023ca:	429a      	cmp	r2, r3
 80023cc:	d90c      	bls.n	80023e8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023ce:	4b65      	ldr	r3, [pc, #404]	@ (8002564 <HAL_RCC_ClockConfig+0x1b8>)
 80023d0:	683a      	ldr	r2, [r7, #0]
 80023d2:	b2d2      	uxtb	r2, r2
 80023d4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80023d6:	4b63      	ldr	r3, [pc, #396]	@ (8002564 <HAL_RCC_ClockConfig+0x1b8>)
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	f003 0307 	and.w	r3, r3, #7
 80023de:	683a      	ldr	r2, [r7, #0]
 80023e0:	429a      	cmp	r2, r3
 80023e2:	d001      	beq.n	80023e8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80023e4:	2301      	movs	r3, #1
 80023e6:	e0b8      	b.n	800255a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	f003 0302 	and.w	r3, r3, #2
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d020      	beq.n	8002436 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f003 0304 	and.w	r3, r3, #4
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d005      	beq.n	800240c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002400:	4b59      	ldr	r3, [pc, #356]	@ (8002568 <HAL_RCC_ClockConfig+0x1bc>)
 8002402:	689b      	ldr	r3, [r3, #8]
 8002404:	4a58      	ldr	r2, [pc, #352]	@ (8002568 <HAL_RCC_ClockConfig+0x1bc>)
 8002406:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800240a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	f003 0308 	and.w	r3, r3, #8
 8002414:	2b00      	cmp	r3, #0
 8002416:	d005      	beq.n	8002424 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002418:	4b53      	ldr	r3, [pc, #332]	@ (8002568 <HAL_RCC_ClockConfig+0x1bc>)
 800241a:	689b      	ldr	r3, [r3, #8]
 800241c:	4a52      	ldr	r2, [pc, #328]	@ (8002568 <HAL_RCC_ClockConfig+0x1bc>)
 800241e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002422:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002424:	4b50      	ldr	r3, [pc, #320]	@ (8002568 <HAL_RCC_ClockConfig+0x1bc>)
 8002426:	689b      	ldr	r3, [r3, #8]
 8002428:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	689b      	ldr	r3, [r3, #8]
 8002430:	494d      	ldr	r1, [pc, #308]	@ (8002568 <HAL_RCC_ClockConfig+0x1bc>)
 8002432:	4313      	orrs	r3, r2
 8002434:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f003 0301 	and.w	r3, r3, #1
 800243e:	2b00      	cmp	r3, #0
 8002440:	d044      	beq.n	80024cc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	685b      	ldr	r3, [r3, #4]
 8002446:	2b01      	cmp	r3, #1
 8002448:	d107      	bne.n	800245a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800244a:	4b47      	ldr	r3, [pc, #284]	@ (8002568 <HAL_RCC_ClockConfig+0x1bc>)
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002452:	2b00      	cmp	r3, #0
 8002454:	d119      	bne.n	800248a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002456:	2301      	movs	r3, #1
 8002458:	e07f      	b.n	800255a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	685b      	ldr	r3, [r3, #4]
 800245e:	2b02      	cmp	r3, #2
 8002460:	d003      	beq.n	800246a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002466:	2b03      	cmp	r3, #3
 8002468:	d107      	bne.n	800247a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800246a:	4b3f      	ldr	r3, [pc, #252]	@ (8002568 <HAL_RCC_ClockConfig+0x1bc>)
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002472:	2b00      	cmp	r3, #0
 8002474:	d109      	bne.n	800248a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002476:	2301      	movs	r3, #1
 8002478:	e06f      	b.n	800255a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800247a:	4b3b      	ldr	r3, [pc, #236]	@ (8002568 <HAL_RCC_ClockConfig+0x1bc>)
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	f003 0302 	and.w	r3, r3, #2
 8002482:	2b00      	cmp	r3, #0
 8002484:	d101      	bne.n	800248a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002486:	2301      	movs	r3, #1
 8002488:	e067      	b.n	800255a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800248a:	4b37      	ldr	r3, [pc, #220]	@ (8002568 <HAL_RCC_ClockConfig+0x1bc>)
 800248c:	689b      	ldr	r3, [r3, #8]
 800248e:	f023 0203 	bic.w	r2, r3, #3
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	685b      	ldr	r3, [r3, #4]
 8002496:	4934      	ldr	r1, [pc, #208]	@ (8002568 <HAL_RCC_ClockConfig+0x1bc>)
 8002498:	4313      	orrs	r3, r2
 800249a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800249c:	f7ff fbf8 	bl	8001c90 <HAL_GetTick>
 80024a0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024a2:	e00a      	b.n	80024ba <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80024a4:	f7ff fbf4 	bl	8001c90 <HAL_GetTick>
 80024a8:	4602      	mov	r2, r0
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	1ad3      	subs	r3, r2, r3
 80024ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80024b2:	4293      	cmp	r3, r2
 80024b4:	d901      	bls.n	80024ba <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80024b6:	2303      	movs	r3, #3
 80024b8:	e04f      	b.n	800255a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024ba:	4b2b      	ldr	r3, [pc, #172]	@ (8002568 <HAL_RCC_ClockConfig+0x1bc>)
 80024bc:	689b      	ldr	r3, [r3, #8]
 80024be:	f003 020c 	and.w	r2, r3, #12
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	685b      	ldr	r3, [r3, #4]
 80024c6:	009b      	lsls	r3, r3, #2
 80024c8:	429a      	cmp	r2, r3
 80024ca:	d1eb      	bne.n	80024a4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80024cc:	4b25      	ldr	r3, [pc, #148]	@ (8002564 <HAL_RCC_ClockConfig+0x1b8>)
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	f003 0307 	and.w	r3, r3, #7
 80024d4:	683a      	ldr	r2, [r7, #0]
 80024d6:	429a      	cmp	r2, r3
 80024d8:	d20c      	bcs.n	80024f4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024da:	4b22      	ldr	r3, [pc, #136]	@ (8002564 <HAL_RCC_ClockConfig+0x1b8>)
 80024dc:	683a      	ldr	r2, [r7, #0]
 80024de:	b2d2      	uxtb	r2, r2
 80024e0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80024e2:	4b20      	ldr	r3, [pc, #128]	@ (8002564 <HAL_RCC_ClockConfig+0x1b8>)
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f003 0307 	and.w	r3, r3, #7
 80024ea:	683a      	ldr	r2, [r7, #0]
 80024ec:	429a      	cmp	r2, r3
 80024ee:	d001      	beq.n	80024f4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80024f0:	2301      	movs	r3, #1
 80024f2:	e032      	b.n	800255a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	f003 0304 	and.w	r3, r3, #4
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d008      	beq.n	8002512 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002500:	4b19      	ldr	r3, [pc, #100]	@ (8002568 <HAL_RCC_ClockConfig+0x1bc>)
 8002502:	689b      	ldr	r3, [r3, #8]
 8002504:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	68db      	ldr	r3, [r3, #12]
 800250c:	4916      	ldr	r1, [pc, #88]	@ (8002568 <HAL_RCC_ClockConfig+0x1bc>)
 800250e:	4313      	orrs	r3, r2
 8002510:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f003 0308 	and.w	r3, r3, #8
 800251a:	2b00      	cmp	r3, #0
 800251c:	d009      	beq.n	8002532 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800251e:	4b12      	ldr	r3, [pc, #72]	@ (8002568 <HAL_RCC_ClockConfig+0x1bc>)
 8002520:	689b      	ldr	r3, [r3, #8]
 8002522:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	691b      	ldr	r3, [r3, #16]
 800252a:	00db      	lsls	r3, r3, #3
 800252c:	490e      	ldr	r1, [pc, #56]	@ (8002568 <HAL_RCC_ClockConfig+0x1bc>)
 800252e:	4313      	orrs	r3, r2
 8002530:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002532:	f000 f821 	bl	8002578 <HAL_RCC_GetSysClockFreq>
 8002536:	4602      	mov	r2, r0
 8002538:	4b0b      	ldr	r3, [pc, #44]	@ (8002568 <HAL_RCC_ClockConfig+0x1bc>)
 800253a:	689b      	ldr	r3, [r3, #8]
 800253c:	091b      	lsrs	r3, r3, #4
 800253e:	f003 030f 	and.w	r3, r3, #15
 8002542:	490a      	ldr	r1, [pc, #40]	@ (800256c <HAL_RCC_ClockConfig+0x1c0>)
 8002544:	5ccb      	ldrb	r3, [r1, r3]
 8002546:	fa22 f303 	lsr.w	r3, r2, r3
 800254a:	4a09      	ldr	r2, [pc, #36]	@ (8002570 <HAL_RCC_ClockConfig+0x1c4>)
 800254c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800254e:	4b09      	ldr	r3, [pc, #36]	@ (8002574 <HAL_RCC_ClockConfig+0x1c8>)
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	4618      	mov	r0, r3
 8002554:	f7ff fb58 	bl	8001c08 <HAL_InitTick>

  return HAL_OK;
 8002558:	2300      	movs	r3, #0
}
 800255a:	4618      	mov	r0, r3
 800255c:	3710      	adds	r7, #16
 800255e:	46bd      	mov	sp, r7
 8002560:	bd80      	pop	{r7, pc}
 8002562:	bf00      	nop
 8002564:	40023c00 	.word	0x40023c00
 8002568:	40023800 	.word	0x40023800
 800256c:	080062b8 	.word	0x080062b8
 8002570:	20000000 	.word	0x20000000
 8002574:	20000004 	.word	0x20000004

08002578 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002578:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800257c:	b094      	sub	sp, #80	@ 0x50
 800257e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002580:	2300      	movs	r3, #0
 8002582:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8002584:	2300      	movs	r3, #0
 8002586:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8002588:	2300      	movs	r3, #0
 800258a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800258c:	2300      	movs	r3, #0
 800258e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002590:	4b79      	ldr	r3, [pc, #484]	@ (8002778 <HAL_RCC_GetSysClockFreq+0x200>)
 8002592:	689b      	ldr	r3, [r3, #8]
 8002594:	f003 030c 	and.w	r3, r3, #12
 8002598:	2b08      	cmp	r3, #8
 800259a:	d00d      	beq.n	80025b8 <HAL_RCC_GetSysClockFreq+0x40>
 800259c:	2b08      	cmp	r3, #8
 800259e:	f200 80e1 	bhi.w	8002764 <HAL_RCC_GetSysClockFreq+0x1ec>
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d002      	beq.n	80025ac <HAL_RCC_GetSysClockFreq+0x34>
 80025a6:	2b04      	cmp	r3, #4
 80025a8:	d003      	beq.n	80025b2 <HAL_RCC_GetSysClockFreq+0x3a>
 80025aa:	e0db      	b.n	8002764 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80025ac:	4b73      	ldr	r3, [pc, #460]	@ (800277c <HAL_RCC_GetSysClockFreq+0x204>)
 80025ae:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80025b0:	e0db      	b.n	800276a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80025b2:	4b73      	ldr	r3, [pc, #460]	@ (8002780 <HAL_RCC_GetSysClockFreq+0x208>)
 80025b4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80025b6:	e0d8      	b.n	800276a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80025b8:	4b6f      	ldr	r3, [pc, #444]	@ (8002778 <HAL_RCC_GetSysClockFreq+0x200>)
 80025ba:	685b      	ldr	r3, [r3, #4]
 80025bc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80025c0:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80025c2:	4b6d      	ldr	r3, [pc, #436]	@ (8002778 <HAL_RCC_GetSysClockFreq+0x200>)
 80025c4:	685b      	ldr	r3, [r3, #4]
 80025c6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d063      	beq.n	8002696 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80025ce:	4b6a      	ldr	r3, [pc, #424]	@ (8002778 <HAL_RCC_GetSysClockFreq+0x200>)
 80025d0:	685b      	ldr	r3, [r3, #4]
 80025d2:	099b      	lsrs	r3, r3, #6
 80025d4:	2200      	movs	r2, #0
 80025d6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80025d8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80025da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80025dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80025e0:	633b      	str	r3, [r7, #48]	@ 0x30
 80025e2:	2300      	movs	r3, #0
 80025e4:	637b      	str	r3, [r7, #52]	@ 0x34
 80025e6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80025ea:	4622      	mov	r2, r4
 80025ec:	462b      	mov	r3, r5
 80025ee:	f04f 0000 	mov.w	r0, #0
 80025f2:	f04f 0100 	mov.w	r1, #0
 80025f6:	0159      	lsls	r1, r3, #5
 80025f8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80025fc:	0150      	lsls	r0, r2, #5
 80025fe:	4602      	mov	r2, r0
 8002600:	460b      	mov	r3, r1
 8002602:	4621      	mov	r1, r4
 8002604:	1a51      	subs	r1, r2, r1
 8002606:	6139      	str	r1, [r7, #16]
 8002608:	4629      	mov	r1, r5
 800260a:	eb63 0301 	sbc.w	r3, r3, r1
 800260e:	617b      	str	r3, [r7, #20]
 8002610:	f04f 0200 	mov.w	r2, #0
 8002614:	f04f 0300 	mov.w	r3, #0
 8002618:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800261c:	4659      	mov	r1, fp
 800261e:	018b      	lsls	r3, r1, #6
 8002620:	4651      	mov	r1, sl
 8002622:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002626:	4651      	mov	r1, sl
 8002628:	018a      	lsls	r2, r1, #6
 800262a:	4651      	mov	r1, sl
 800262c:	ebb2 0801 	subs.w	r8, r2, r1
 8002630:	4659      	mov	r1, fp
 8002632:	eb63 0901 	sbc.w	r9, r3, r1
 8002636:	f04f 0200 	mov.w	r2, #0
 800263a:	f04f 0300 	mov.w	r3, #0
 800263e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002642:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002646:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800264a:	4690      	mov	r8, r2
 800264c:	4699      	mov	r9, r3
 800264e:	4623      	mov	r3, r4
 8002650:	eb18 0303 	adds.w	r3, r8, r3
 8002654:	60bb      	str	r3, [r7, #8]
 8002656:	462b      	mov	r3, r5
 8002658:	eb49 0303 	adc.w	r3, r9, r3
 800265c:	60fb      	str	r3, [r7, #12]
 800265e:	f04f 0200 	mov.w	r2, #0
 8002662:	f04f 0300 	mov.w	r3, #0
 8002666:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800266a:	4629      	mov	r1, r5
 800266c:	024b      	lsls	r3, r1, #9
 800266e:	4621      	mov	r1, r4
 8002670:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002674:	4621      	mov	r1, r4
 8002676:	024a      	lsls	r2, r1, #9
 8002678:	4610      	mov	r0, r2
 800267a:	4619      	mov	r1, r3
 800267c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800267e:	2200      	movs	r2, #0
 8002680:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002682:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002684:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002688:	f7fe fade 	bl	8000c48 <__aeabi_uldivmod>
 800268c:	4602      	mov	r2, r0
 800268e:	460b      	mov	r3, r1
 8002690:	4613      	mov	r3, r2
 8002692:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002694:	e058      	b.n	8002748 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002696:	4b38      	ldr	r3, [pc, #224]	@ (8002778 <HAL_RCC_GetSysClockFreq+0x200>)
 8002698:	685b      	ldr	r3, [r3, #4]
 800269a:	099b      	lsrs	r3, r3, #6
 800269c:	2200      	movs	r2, #0
 800269e:	4618      	mov	r0, r3
 80026a0:	4611      	mov	r1, r2
 80026a2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80026a6:	623b      	str	r3, [r7, #32]
 80026a8:	2300      	movs	r3, #0
 80026aa:	627b      	str	r3, [r7, #36]	@ 0x24
 80026ac:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80026b0:	4642      	mov	r2, r8
 80026b2:	464b      	mov	r3, r9
 80026b4:	f04f 0000 	mov.w	r0, #0
 80026b8:	f04f 0100 	mov.w	r1, #0
 80026bc:	0159      	lsls	r1, r3, #5
 80026be:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80026c2:	0150      	lsls	r0, r2, #5
 80026c4:	4602      	mov	r2, r0
 80026c6:	460b      	mov	r3, r1
 80026c8:	4641      	mov	r1, r8
 80026ca:	ebb2 0a01 	subs.w	sl, r2, r1
 80026ce:	4649      	mov	r1, r9
 80026d0:	eb63 0b01 	sbc.w	fp, r3, r1
 80026d4:	f04f 0200 	mov.w	r2, #0
 80026d8:	f04f 0300 	mov.w	r3, #0
 80026dc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80026e0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80026e4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80026e8:	ebb2 040a 	subs.w	r4, r2, sl
 80026ec:	eb63 050b 	sbc.w	r5, r3, fp
 80026f0:	f04f 0200 	mov.w	r2, #0
 80026f4:	f04f 0300 	mov.w	r3, #0
 80026f8:	00eb      	lsls	r3, r5, #3
 80026fa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80026fe:	00e2      	lsls	r2, r4, #3
 8002700:	4614      	mov	r4, r2
 8002702:	461d      	mov	r5, r3
 8002704:	4643      	mov	r3, r8
 8002706:	18e3      	adds	r3, r4, r3
 8002708:	603b      	str	r3, [r7, #0]
 800270a:	464b      	mov	r3, r9
 800270c:	eb45 0303 	adc.w	r3, r5, r3
 8002710:	607b      	str	r3, [r7, #4]
 8002712:	f04f 0200 	mov.w	r2, #0
 8002716:	f04f 0300 	mov.w	r3, #0
 800271a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800271e:	4629      	mov	r1, r5
 8002720:	028b      	lsls	r3, r1, #10
 8002722:	4621      	mov	r1, r4
 8002724:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002728:	4621      	mov	r1, r4
 800272a:	028a      	lsls	r2, r1, #10
 800272c:	4610      	mov	r0, r2
 800272e:	4619      	mov	r1, r3
 8002730:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002732:	2200      	movs	r2, #0
 8002734:	61bb      	str	r3, [r7, #24]
 8002736:	61fa      	str	r2, [r7, #28]
 8002738:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800273c:	f7fe fa84 	bl	8000c48 <__aeabi_uldivmod>
 8002740:	4602      	mov	r2, r0
 8002742:	460b      	mov	r3, r1
 8002744:	4613      	mov	r3, r2
 8002746:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002748:	4b0b      	ldr	r3, [pc, #44]	@ (8002778 <HAL_RCC_GetSysClockFreq+0x200>)
 800274a:	685b      	ldr	r3, [r3, #4]
 800274c:	0c1b      	lsrs	r3, r3, #16
 800274e:	f003 0303 	and.w	r3, r3, #3
 8002752:	3301      	adds	r3, #1
 8002754:	005b      	lsls	r3, r3, #1
 8002756:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8002758:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800275a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800275c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002760:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002762:	e002      	b.n	800276a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002764:	4b05      	ldr	r3, [pc, #20]	@ (800277c <HAL_RCC_GetSysClockFreq+0x204>)
 8002766:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002768:	bf00      	nop
    }
  }
  return sysclockfreq;
 800276a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800276c:	4618      	mov	r0, r3
 800276e:	3750      	adds	r7, #80	@ 0x50
 8002770:	46bd      	mov	sp, r7
 8002772:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002776:	bf00      	nop
 8002778:	40023800 	.word	0x40023800
 800277c:	00f42400 	.word	0x00f42400
 8002780:	007a1200 	.word	0x007a1200

08002784 <LL_GPIO_SetPinMode>:
{
 8002784:	b480      	push	{r7}
 8002786:	b08b      	sub	sp, #44	@ 0x2c
 8002788:	af00      	add	r7, sp, #0
 800278a:	60f8      	str	r0, [r7, #12]
 800278c:	60b9      	str	r1, [r7, #8]
 800278e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	681a      	ldr	r2, [r3, #0]
 8002794:	68bb      	ldr	r3, [r7, #8]
 8002796:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002798:	697b      	ldr	r3, [r7, #20]
 800279a:	fa93 f3a3 	rbit	r3, r3
 800279e:	613b      	str	r3, [r7, #16]
  return result;
 80027a0:	693b      	ldr	r3, [r7, #16]
 80027a2:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80027a4:	69bb      	ldr	r3, [r7, #24]
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d101      	bne.n	80027ae <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 80027aa:	2320      	movs	r3, #32
 80027ac:	e003      	b.n	80027b6 <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 80027ae:	69bb      	ldr	r3, [r7, #24]
 80027b0:	fab3 f383 	clz	r3, r3
 80027b4:	b2db      	uxtb	r3, r3
 80027b6:	005b      	lsls	r3, r3, #1
 80027b8:	2103      	movs	r1, #3
 80027ba:	fa01 f303 	lsl.w	r3, r1, r3
 80027be:	43db      	mvns	r3, r3
 80027c0:	401a      	ands	r2, r3
 80027c2:	68bb      	ldr	r3, [r7, #8]
 80027c4:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027c6:	6a3b      	ldr	r3, [r7, #32]
 80027c8:	fa93 f3a3 	rbit	r3, r3
 80027cc:	61fb      	str	r3, [r7, #28]
  return result;
 80027ce:	69fb      	ldr	r3, [r7, #28]
 80027d0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80027d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d101      	bne.n	80027dc <LL_GPIO_SetPinMode+0x58>
    return 32U;
 80027d8:	2320      	movs	r3, #32
 80027da:	e003      	b.n	80027e4 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 80027dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027de:	fab3 f383 	clz	r3, r3
 80027e2:	b2db      	uxtb	r3, r3
 80027e4:	005b      	lsls	r3, r3, #1
 80027e6:	6879      	ldr	r1, [r7, #4]
 80027e8:	fa01 f303 	lsl.w	r3, r1, r3
 80027ec:	431a      	orrs	r2, r3
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	601a      	str	r2, [r3, #0]
}
 80027f2:	bf00      	nop
 80027f4:	372c      	adds	r7, #44	@ 0x2c
 80027f6:	46bd      	mov	sp, r7
 80027f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fc:	4770      	bx	lr

080027fe <LL_GPIO_SetPinOutputType>:
{
 80027fe:	b480      	push	{r7}
 8002800:	b085      	sub	sp, #20
 8002802:	af00      	add	r7, sp, #0
 8002804:	60f8      	str	r0, [r7, #12]
 8002806:	60b9      	str	r1, [r7, #8]
 8002808:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	685a      	ldr	r2, [r3, #4]
 800280e:	68bb      	ldr	r3, [r7, #8]
 8002810:	43db      	mvns	r3, r3
 8002812:	401a      	ands	r2, r3
 8002814:	68bb      	ldr	r3, [r7, #8]
 8002816:	6879      	ldr	r1, [r7, #4]
 8002818:	fb01 f303 	mul.w	r3, r1, r3
 800281c:	431a      	orrs	r2, r3
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	605a      	str	r2, [r3, #4]
}
 8002822:	bf00      	nop
 8002824:	3714      	adds	r7, #20
 8002826:	46bd      	mov	sp, r7
 8002828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800282c:	4770      	bx	lr

0800282e <LL_GPIO_SetPinSpeed>:
{
 800282e:	b480      	push	{r7}
 8002830:	b08b      	sub	sp, #44	@ 0x2c
 8002832:	af00      	add	r7, sp, #0
 8002834:	60f8      	str	r0, [r7, #12]
 8002836:	60b9      	str	r1, [r7, #8]
 8002838:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	689a      	ldr	r2, [r3, #8]
 800283e:	68bb      	ldr	r3, [r7, #8]
 8002840:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002842:	697b      	ldr	r3, [r7, #20]
 8002844:	fa93 f3a3 	rbit	r3, r3
 8002848:	613b      	str	r3, [r7, #16]
  return result;
 800284a:	693b      	ldr	r3, [r7, #16]
 800284c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800284e:	69bb      	ldr	r3, [r7, #24]
 8002850:	2b00      	cmp	r3, #0
 8002852:	d101      	bne.n	8002858 <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 8002854:	2320      	movs	r3, #32
 8002856:	e003      	b.n	8002860 <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 8002858:	69bb      	ldr	r3, [r7, #24]
 800285a:	fab3 f383 	clz	r3, r3
 800285e:	b2db      	uxtb	r3, r3
 8002860:	005b      	lsls	r3, r3, #1
 8002862:	2103      	movs	r1, #3
 8002864:	fa01 f303 	lsl.w	r3, r1, r3
 8002868:	43db      	mvns	r3, r3
 800286a:	401a      	ands	r2, r3
 800286c:	68bb      	ldr	r3, [r7, #8]
 800286e:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002870:	6a3b      	ldr	r3, [r7, #32]
 8002872:	fa93 f3a3 	rbit	r3, r3
 8002876:	61fb      	str	r3, [r7, #28]
  return result;
 8002878:	69fb      	ldr	r3, [r7, #28]
 800287a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800287c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800287e:	2b00      	cmp	r3, #0
 8002880:	d101      	bne.n	8002886 <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 8002882:	2320      	movs	r3, #32
 8002884:	e003      	b.n	800288e <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 8002886:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002888:	fab3 f383 	clz	r3, r3
 800288c:	b2db      	uxtb	r3, r3
 800288e:	005b      	lsls	r3, r3, #1
 8002890:	6879      	ldr	r1, [r7, #4]
 8002892:	fa01 f303 	lsl.w	r3, r1, r3
 8002896:	431a      	orrs	r2, r3
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	609a      	str	r2, [r3, #8]
}
 800289c:	bf00      	nop
 800289e:	372c      	adds	r7, #44	@ 0x2c
 80028a0:	46bd      	mov	sp, r7
 80028a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a6:	4770      	bx	lr

080028a8 <LL_GPIO_SetPinPull>:
{
 80028a8:	b480      	push	{r7}
 80028aa:	b08b      	sub	sp, #44	@ 0x2c
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	60f8      	str	r0, [r7, #12]
 80028b0:	60b9      	str	r1, [r7, #8]
 80028b2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	68da      	ldr	r2, [r3, #12]
 80028b8:	68bb      	ldr	r3, [r7, #8]
 80028ba:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028bc:	697b      	ldr	r3, [r7, #20]
 80028be:	fa93 f3a3 	rbit	r3, r3
 80028c2:	613b      	str	r3, [r7, #16]
  return result;
 80028c4:	693b      	ldr	r3, [r7, #16]
 80028c6:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80028c8:	69bb      	ldr	r3, [r7, #24]
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d101      	bne.n	80028d2 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 80028ce:	2320      	movs	r3, #32
 80028d0:	e003      	b.n	80028da <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 80028d2:	69bb      	ldr	r3, [r7, #24]
 80028d4:	fab3 f383 	clz	r3, r3
 80028d8:	b2db      	uxtb	r3, r3
 80028da:	005b      	lsls	r3, r3, #1
 80028dc:	2103      	movs	r1, #3
 80028de:	fa01 f303 	lsl.w	r3, r1, r3
 80028e2:	43db      	mvns	r3, r3
 80028e4:	401a      	ands	r2, r3
 80028e6:	68bb      	ldr	r3, [r7, #8]
 80028e8:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028ea:	6a3b      	ldr	r3, [r7, #32]
 80028ec:	fa93 f3a3 	rbit	r3, r3
 80028f0:	61fb      	str	r3, [r7, #28]
  return result;
 80028f2:	69fb      	ldr	r3, [r7, #28]
 80028f4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80028f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d101      	bne.n	8002900 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 80028fc:	2320      	movs	r3, #32
 80028fe:	e003      	b.n	8002908 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8002900:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002902:	fab3 f383 	clz	r3, r3
 8002906:	b2db      	uxtb	r3, r3
 8002908:	005b      	lsls	r3, r3, #1
 800290a:	6879      	ldr	r1, [r7, #4]
 800290c:	fa01 f303 	lsl.w	r3, r1, r3
 8002910:	431a      	orrs	r2, r3
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	60da      	str	r2, [r3, #12]
}
 8002916:	bf00      	nop
 8002918:	372c      	adds	r7, #44	@ 0x2c
 800291a:	46bd      	mov	sp, r7
 800291c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002920:	4770      	bx	lr

08002922 <LL_GPIO_SetAFPin_0_7>:
{
 8002922:	b480      	push	{r7}
 8002924:	b08b      	sub	sp, #44	@ 0x2c
 8002926:	af00      	add	r7, sp, #0
 8002928:	60f8      	str	r0, [r7, #12]
 800292a:	60b9      	str	r1, [r7, #8]
 800292c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	6a1a      	ldr	r2, [r3, #32]
 8002932:	68bb      	ldr	r3, [r7, #8]
 8002934:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002936:	697b      	ldr	r3, [r7, #20]
 8002938:	fa93 f3a3 	rbit	r3, r3
 800293c:	613b      	str	r3, [r7, #16]
  return result;
 800293e:	693b      	ldr	r3, [r7, #16]
 8002940:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002942:	69bb      	ldr	r3, [r7, #24]
 8002944:	2b00      	cmp	r3, #0
 8002946:	d101      	bne.n	800294c <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 8002948:	2320      	movs	r3, #32
 800294a:	e003      	b.n	8002954 <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 800294c:	69bb      	ldr	r3, [r7, #24]
 800294e:	fab3 f383 	clz	r3, r3
 8002952:	b2db      	uxtb	r3, r3
 8002954:	009b      	lsls	r3, r3, #2
 8002956:	210f      	movs	r1, #15
 8002958:	fa01 f303 	lsl.w	r3, r1, r3
 800295c:	43db      	mvns	r3, r3
 800295e:	401a      	ands	r2, r3
 8002960:	68bb      	ldr	r3, [r7, #8]
 8002962:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002964:	6a3b      	ldr	r3, [r7, #32]
 8002966:	fa93 f3a3 	rbit	r3, r3
 800296a:	61fb      	str	r3, [r7, #28]
  return result;
 800296c:	69fb      	ldr	r3, [r7, #28]
 800296e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8002970:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002972:	2b00      	cmp	r3, #0
 8002974:	d101      	bne.n	800297a <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 8002976:	2320      	movs	r3, #32
 8002978:	e003      	b.n	8002982 <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 800297a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800297c:	fab3 f383 	clz	r3, r3
 8002980:	b2db      	uxtb	r3, r3
 8002982:	009b      	lsls	r3, r3, #2
 8002984:	6879      	ldr	r1, [r7, #4]
 8002986:	fa01 f303 	lsl.w	r3, r1, r3
 800298a:	431a      	orrs	r2, r3
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	621a      	str	r2, [r3, #32]
}
 8002990:	bf00      	nop
 8002992:	372c      	adds	r7, #44	@ 0x2c
 8002994:	46bd      	mov	sp, r7
 8002996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299a:	4770      	bx	lr

0800299c <LL_GPIO_SetAFPin_8_15>:
{
 800299c:	b480      	push	{r7}
 800299e:	b08b      	sub	sp, #44	@ 0x2c
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	60f8      	str	r0, [r7, #12]
 80029a4:	60b9      	str	r1, [r7, #8]
 80029a6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80029ac:	68bb      	ldr	r3, [r7, #8]
 80029ae:	0a1b      	lsrs	r3, r3, #8
 80029b0:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029b2:	697b      	ldr	r3, [r7, #20]
 80029b4:	fa93 f3a3 	rbit	r3, r3
 80029b8:	613b      	str	r3, [r7, #16]
  return result;
 80029ba:	693b      	ldr	r3, [r7, #16]
 80029bc:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80029be:	69bb      	ldr	r3, [r7, #24]
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d101      	bne.n	80029c8 <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 80029c4:	2320      	movs	r3, #32
 80029c6:	e003      	b.n	80029d0 <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 80029c8:	69bb      	ldr	r3, [r7, #24]
 80029ca:	fab3 f383 	clz	r3, r3
 80029ce:	b2db      	uxtb	r3, r3
 80029d0:	009b      	lsls	r3, r3, #2
 80029d2:	210f      	movs	r1, #15
 80029d4:	fa01 f303 	lsl.w	r3, r1, r3
 80029d8:	43db      	mvns	r3, r3
 80029da:	401a      	ands	r2, r3
 80029dc:	68bb      	ldr	r3, [r7, #8]
 80029de:	0a1b      	lsrs	r3, r3, #8
 80029e0:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029e2:	6a3b      	ldr	r3, [r7, #32]
 80029e4:	fa93 f3a3 	rbit	r3, r3
 80029e8:	61fb      	str	r3, [r7, #28]
  return result;
 80029ea:	69fb      	ldr	r3, [r7, #28]
 80029ec:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80029ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d101      	bne.n	80029f8 <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 80029f4:	2320      	movs	r3, #32
 80029f6:	e003      	b.n	8002a00 <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 80029f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029fa:	fab3 f383 	clz	r3, r3
 80029fe:	b2db      	uxtb	r3, r3
 8002a00:	009b      	lsls	r3, r3, #2
 8002a02:	6879      	ldr	r1, [r7, #4]
 8002a04:	fa01 f303 	lsl.w	r3, r1, r3
 8002a08:	431a      	orrs	r2, r3
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8002a0e:	bf00      	nop
 8002a10:	372c      	adds	r7, #44	@ 0x2c
 8002a12:	46bd      	mov	sp, r7
 8002a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a18:	4770      	bx	lr

08002a1a <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8002a1a:	b580      	push	{r7, lr}
 8002a1c:	b08a      	sub	sp, #40	@ 0x28
 8002a1e:	af00      	add	r7, sp, #0
 8002a20:	6078      	str	r0, [r7, #4]
 8002a22:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 8002a24:	2300      	movs	r3, #0
 8002a26:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t currentpin = 0x00000000U;
 8002a28:	2300      	movs	r3, #0
 8002a2a:	623b      	str	r3, [r7, #32]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8002a2c:	683b      	ldr	r3, [r7, #0]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	61bb      	str	r3, [r7, #24]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a32:	69bb      	ldr	r3, [r7, #24]
 8002a34:	fa93 f3a3 	rbit	r3, r3
 8002a38:	617b      	str	r3, [r7, #20]
  return result;
 8002a3a:	697b      	ldr	r3, [r7, #20]
 8002a3c:	61fb      	str	r3, [r7, #28]
  if (value == 0U)
 8002a3e:	69fb      	ldr	r3, [r7, #28]
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d101      	bne.n	8002a48 <LL_GPIO_Init+0x2e>
    return 32U;
 8002a44:	2320      	movs	r3, #32
 8002a46:	e003      	b.n	8002a50 <LL_GPIO_Init+0x36>
  return __builtin_clz(value);
 8002a48:	69fb      	ldr	r3, [r7, #28]
 8002a4a:	fab3 f383 	clz	r3, r3
 8002a4e:	b2db      	uxtb	r3, r3
 8002a50:	627b      	str	r3, [r7, #36]	@ 0x24
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8002a52:	e057      	b.n	8002b04 <LL_GPIO_Init+0xea>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	681a      	ldr	r2, [r3, #0]
 8002a58:	2101      	movs	r1, #1
 8002a5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a5c:	fa01 f303 	lsl.w	r3, r1, r3
 8002a60:	4013      	ands	r3, r2
 8002a62:	623b      	str	r3, [r7, #32]
    
    if (currentpin)
 8002a64:	6a3b      	ldr	r3, [r7, #32]
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d049      	beq.n	8002afe <LL_GPIO_Init+0xe4>
    {
      
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8002a6a:	683b      	ldr	r3, [r7, #0]
 8002a6c:	685b      	ldr	r3, [r3, #4]
 8002a6e:	2b01      	cmp	r3, #1
 8002a70:	d003      	beq.n	8002a7a <LL_GPIO_Init+0x60>
 8002a72:	683b      	ldr	r3, [r7, #0]
 8002a74:	685b      	ldr	r3, [r3, #4]
 8002a76:	2b02      	cmp	r3, #2
 8002a78:	d10d      	bne.n	8002a96 <LL_GPIO_Init+0x7c>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        
        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8002a7a:	683b      	ldr	r3, [r7, #0]
 8002a7c:	689b      	ldr	r3, [r3, #8]
 8002a7e:	461a      	mov	r2, r3
 8002a80:	6a39      	ldr	r1, [r7, #32]
 8002a82:	6878      	ldr	r0, [r7, #4]
 8002a84:	f7ff fed3 	bl	800282e <LL_GPIO_SetPinSpeed>
        
        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
        
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 8002a88:	683b      	ldr	r3, [r7, #0]
 8002a8a:	68db      	ldr	r3, [r3, #12]
 8002a8c:	461a      	mov	r2, r3
 8002a8e:	6a39      	ldr	r1, [r7, #32]
 8002a90:	6878      	ldr	r0, [r7, #4]
 8002a92:	f7ff feb4 	bl	80027fe <LL_GPIO_SetPinOutputType>
      }
      
      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8002a96:	683b      	ldr	r3, [r7, #0]
 8002a98:	691b      	ldr	r3, [r3, #16]
 8002a9a:	461a      	mov	r2, r3
 8002a9c:	6a39      	ldr	r1, [r7, #32]
 8002a9e:	6878      	ldr	r0, [r7, #4]
 8002aa0:	f7ff ff02 	bl	80028a8 <LL_GPIO_SetPinPull>
      
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8002aa4:	683b      	ldr	r3, [r7, #0]
 8002aa6:	685b      	ldr	r3, [r3, #4]
 8002aa8:	2b02      	cmp	r3, #2
 8002aaa:	d121      	bne.n	8002af0 <LL_GPIO_Init+0xd6>
 8002aac:	6a3b      	ldr	r3, [r7, #32]
 8002aae:	60fb      	str	r3, [r7, #12]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	fa93 f3a3 	rbit	r3, r3
 8002ab6:	60bb      	str	r3, [r7, #8]
  return result;
 8002ab8:	68bb      	ldr	r3, [r7, #8]
 8002aba:	613b      	str	r3, [r7, #16]
  if (value == 0U)
 8002abc:	693b      	ldr	r3, [r7, #16]
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d101      	bne.n	8002ac6 <LL_GPIO_Init+0xac>
    return 32U;
 8002ac2:	2320      	movs	r3, #32
 8002ac4:	e003      	b.n	8002ace <LL_GPIO_Init+0xb4>
  return __builtin_clz(value);
 8002ac6:	693b      	ldr	r3, [r7, #16]
 8002ac8:	fab3 f383 	clz	r3, r3
 8002acc:	b2db      	uxtb	r3, r3
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));
        
        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 8002ace:	2b07      	cmp	r3, #7
 8002ad0:	d807      	bhi.n	8002ae2 <LL_GPIO_Init+0xc8>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8002ad2:	683b      	ldr	r3, [r7, #0]
 8002ad4:	695b      	ldr	r3, [r3, #20]
 8002ad6:	461a      	mov	r2, r3
 8002ad8:	6a39      	ldr	r1, [r7, #32]
 8002ada:	6878      	ldr	r0, [r7, #4]
 8002adc:	f7ff ff21 	bl	8002922 <LL_GPIO_SetAFPin_0_7>
 8002ae0:	e006      	b.n	8002af0 <LL_GPIO_Init+0xd6>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8002ae2:	683b      	ldr	r3, [r7, #0]
 8002ae4:	695b      	ldr	r3, [r3, #20]
 8002ae6:	461a      	mov	r2, r3
 8002ae8:	6a39      	ldr	r1, [r7, #32]
 8002aea:	6878      	ldr	r0, [r7, #4]
 8002aec:	f7ff ff56 	bl	800299c <LL_GPIO_SetAFPin_8_15>
        }
      }
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8002af0:	683b      	ldr	r3, [r7, #0]
 8002af2:	685b      	ldr	r3, [r3, #4]
 8002af4:	461a      	mov	r2, r3
 8002af6:	6a39      	ldr	r1, [r7, #32]
 8002af8:	6878      	ldr	r0, [r7, #4]
 8002afa:	f7ff fe43 	bl	8002784 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8002afe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b00:	3301      	adds	r3, #1
 8002b02:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8002b04:	683b      	ldr	r3, [r7, #0]
 8002b06:	681a      	ldr	r2, [r3, #0]
 8002b08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b0a:	fa22 f303 	lsr.w	r3, r2, r3
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d1a0      	bne.n	8002a54 <LL_GPIO_Init+0x3a>
  }

  return (SUCCESS);
 8002b12:	2300      	movs	r3, #0
}
 8002b14:	4618      	mov	r0, r3
 8002b16:	3728      	adds	r7, #40	@ 0x28
 8002b18:	46bd      	mov	sp, r7
 8002b1a:	bd80      	pop	{r7, pc}

08002b1c <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8002b1c:	b480      	push	{r7}
 8002b1e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8002b20:	4b04      	ldr	r3, [pc, #16]	@ (8002b34 <LL_RCC_GetSysClkSource+0x18>)
 8002b22:	689b      	ldr	r3, [r3, #8]
 8002b24:	f003 030c 	and.w	r3, r3, #12
}
 8002b28:	4618      	mov	r0, r3
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b30:	4770      	bx	lr
 8002b32:	bf00      	nop
 8002b34:	40023800 	.word	0x40023800

08002b38 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8002b38:	b480      	push	{r7}
 8002b3a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8002b3c:	4b04      	ldr	r3, [pc, #16]	@ (8002b50 <LL_RCC_GetAHBPrescaler+0x18>)
 8002b3e:	689b      	ldr	r3, [r3, #8]
 8002b40:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8002b44:	4618      	mov	r0, r3
 8002b46:	46bd      	mov	sp, r7
 8002b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b4c:	4770      	bx	lr
 8002b4e:	bf00      	nop
 8002b50:	40023800 	.word	0x40023800

08002b54 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8002b54:	b480      	push	{r7}
 8002b56:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8002b58:	4b04      	ldr	r3, [pc, #16]	@ (8002b6c <LL_RCC_GetAPB1Prescaler+0x18>)
 8002b5a:	689b      	ldr	r3, [r3, #8]
 8002b5c:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
}
 8002b60:	4618      	mov	r0, r3
 8002b62:	46bd      	mov	sp, r7
 8002b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b68:	4770      	bx	lr
 8002b6a:	bf00      	nop
 8002b6c:	40023800 	.word	0x40023800

08002b70 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8002b70:	b480      	push	{r7}
 8002b72:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8002b74:	4b04      	ldr	r3, [pc, #16]	@ (8002b88 <LL_RCC_GetAPB2Prescaler+0x18>)
 8002b76:	689b      	ldr	r3, [r3, #8]
 8002b78:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b84:	4770      	bx	lr
 8002b86:	bf00      	nop
 8002b88:	40023800 	.word	0x40023800

08002b8c <LL_RCC_PLL_GetMainSource>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8002b8c:	b480      	push	{r7}
 8002b8e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8002b90:	4b04      	ldr	r3, [pc, #16]	@ (8002ba4 <LL_RCC_PLL_GetMainSource+0x18>)
 8002b92:	685b      	ldr	r3, [r3, #4]
 8002b94:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
}
 8002b98:	4618      	mov	r0, r3
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba0:	4770      	bx	lr
 8002ba2:	bf00      	nop
 8002ba4:	40023800 	.word	0x40023800

08002ba8 <LL_RCC_PLL_GetN>:
  * @retval Between 50/192(*) and 432
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8002ba8:	b480      	push	{r7}
 8002baa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8002bac:	4b04      	ldr	r3, [pc, #16]	@ (8002bc0 <LL_RCC_PLL_GetN+0x18>)
 8002bae:	685b      	ldr	r3, [r3, #4]
 8002bb0:	099b      	lsrs	r3, r3, #6
 8002bb2:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 8002bb6:	4618      	mov	r0, r3
 8002bb8:	46bd      	mov	sp, r7
 8002bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bbe:	4770      	bx	lr
 8002bc0:	40023800 	.word	0x40023800

08002bc4 <LL_RCC_PLL_GetP>:
  *         @arg @ref LL_RCC_PLLP_DIV_4
  *         @arg @ref LL_RCC_PLLP_DIV_6
  *         @arg @ref LL_RCC_PLLP_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
{
 8002bc4:	b480      	push	{r7}
 8002bc6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 8002bc8:	4b04      	ldr	r3, [pc, #16]	@ (8002bdc <LL_RCC_PLL_GetP+0x18>)
 8002bca:	685b      	ldr	r3, [r3, #4]
 8002bcc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 8002bd0:	4618      	mov	r0, r3
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd8:	4770      	bx	lr
 8002bda:	bf00      	nop
 8002bdc:	40023800 	.word	0x40023800

08002be0 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_61
  *         @arg @ref LL_RCC_PLLM_DIV_62
  *         @arg @ref LL_RCC_PLLM_DIV_63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8002be0:	b480      	push	{r7}
 8002be2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8002be4:	4b04      	ldr	r3, [pc, #16]	@ (8002bf8 <LL_RCC_PLL_GetDivider+0x18>)
 8002be6:	685b      	ldr	r3, [r3, #4]
 8002be8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
}
 8002bec:	4618      	mov	r0, r3
 8002bee:	46bd      	mov	sp, r7
 8002bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf4:	4770      	bx	lr
 8002bf6:	bf00      	nop
 8002bf8:	40023800 	.word	0x40023800

08002bfc <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	b082      	sub	sp, #8
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8002c04:	f000 f820 	bl	8002c48 <RCC_GetSystemClockFreq>
 8002c08:	4602      	mov	r2, r0
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	4618      	mov	r0, r3
 8002c14:	f000 f840 	bl	8002c98 <RCC_GetHCLKClockFreq>
 8002c18:	4602      	mov	r2, r0
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	685b      	ldr	r3, [r3, #4]
 8002c22:	4618      	mov	r0, r3
 8002c24:	f000 f84e 	bl	8002cc4 <RCC_GetPCLK1ClockFreq>
 8002c28:	4602      	mov	r2, r0
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	685b      	ldr	r3, [r3, #4]
 8002c32:	4618      	mov	r0, r3
 8002c34:	f000 f85a 	bl	8002cec <RCC_GetPCLK2ClockFreq>
 8002c38:	4602      	mov	r2, r0
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	60da      	str	r2, [r3, #12]
}
 8002c3e:	bf00      	nop
 8002c40:	3708      	adds	r7, #8
 8002c42:	46bd      	mov	sp, r7
 8002c44:	bd80      	pop	{r7, pc}
	...

08002c48 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	b082      	sub	sp, #8
 8002c4c:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 8002c4e:	2300      	movs	r3, #0
 8002c50:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8002c52:	f7ff ff63 	bl	8002b1c <LL_RCC_GetSysClkSource>
 8002c56:	4603      	mov	r3, r0
 8002c58:	2b08      	cmp	r3, #8
 8002c5a:	d00c      	beq.n	8002c76 <RCC_GetSystemClockFreq+0x2e>
 8002c5c:	2b08      	cmp	r3, #8
 8002c5e:	d80f      	bhi.n	8002c80 <RCC_GetSystemClockFreq+0x38>
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d002      	beq.n	8002c6a <RCC_GetSystemClockFreq+0x22>
 8002c64:	2b04      	cmp	r3, #4
 8002c66:	d003      	beq.n	8002c70 <RCC_GetSystemClockFreq+0x28>
 8002c68:	e00a      	b.n	8002c80 <RCC_GetSystemClockFreq+0x38>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8002c6a:	4b09      	ldr	r3, [pc, #36]	@ (8002c90 <RCC_GetSystemClockFreq+0x48>)
 8002c6c:	607b      	str	r3, [r7, #4]
      break;
 8002c6e:	e00a      	b.n	8002c86 <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8002c70:	4b08      	ldr	r3, [pc, #32]	@ (8002c94 <RCC_GetSystemClockFreq+0x4c>)
 8002c72:	607b      	str	r3, [r7, #4]
      break;
 8002c74:	e007      	b.n	8002c86 <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLL);
 8002c76:	2008      	movs	r0, #8
 8002c78:	f000 f84c 	bl	8002d14 <RCC_PLL_GetFreqDomain_SYS>
 8002c7c:	6078      	str	r0, [r7, #4]
      break;
 8002c7e:	e002      	b.n	8002c86 <RCC_GetSystemClockFreq+0x3e>
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLLR);
      break;
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

    default:
      frequency = HSI_VALUE;
 8002c80:	4b03      	ldr	r3, [pc, #12]	@ (8002c90 <RCC_GetSystemClockFreq+0x48>)
 8002c82:	607b      	str	r3, [r7, #4]
      break;
 8002c84:	bf00      	nop
  }

  return frequency;
 8002c86:	687b      	ldr	r3, [r7, #4]
}
 8002c88:	4618      	mov	r0, r3
 8002c8a:	3708      	adds	r7, #8
 8002c8c:	46bd      	mov	sp, r7
 8002c8e:	bd80      	pop	{r7, pc}
 8002c90:	00f42400 	.word	0x00f42400
 8002c94:	007a1200 	.word	0x007a1200

08002c98 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	b082      	sub	sp, #8
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8002ca0:	f7ff ff4a 	bl	8002b38 <LL_RCC_GetAHBPrescaler>
 8002ca4:	4603      	mov	r3, r0
 8002ca6:	091b      	lsrs	r3, r3, #4
 8002ca8:	f003 030f 	and.w	r3, r3, #15
 8002cac:	4a04      	ldr	r2, [pc, #16]	@ (8002cc0 <RCC_GetHCLKClockFreq+0x28>)
 8002cae:	5cd3      	ldrb	r3, [r2, r3]
 8002cb0:	461a      	mov	r2, r3
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	40d3      	lsrs	r3, r2
}
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	3708      	adds	r7, #8
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	bd80      	pop	{r7, pc}
 8002cbe:	bf00      	nop
 8002cc0:	080062b8 	.word	0x080062b8

08002cc4 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	b082      	sub	sp, #8
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8002ccc:	f7ff ff42 	bl	8002b54 <LL_RCC_GetAPB1Prescaler>
 8002cd0:	4603      	mov	r3, r0
 8002cd2:	0a9b      	lsrs	r3, r3, #10
 8002cd4:	4a04      	ldr	r2, [pc, #16]	@ (8002ce8 <RCC_GetPCLK1ClockFreq+0x24>)
 8002cd6:	5cd3      	ldrb	r3, [r2, r3]
 8002cd8:	461a      	mov	r2, r3
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	40d3      	lsrs	r3, r2
}
 8002cde:	4618      	mov	r0, r3
 8002ce0:	3708      	adds	r7, #8
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	bd80      	pop	{r7, pc}
 8002ce6:	bf00      	nop
 8002ce8:	080062c8 	.word	0x080062c8

08002cec <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	b082      	sub	sp, #8
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8002cf4:	f7ff ff3c 	bl	8002b70 <LL_RCC_GetAPB2Prescaler>
 8002cf8:	4603      	mov	r3, r0
 8002cfa:	0b5b      	lsrs	r3, r3, #13
 8002cfc:	4a04      	ldr	r2, [pc, #16]	@ (8002d10 <RCC_GetPCLK2ClockFreq+0x24>)
 8002cfe:	5cd3      	ldrb	r3, [r2, r3]
 8002d00:	461a      	mov	r2, r3
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	40d3      	lsrs	r3, r2
}
 8002d06:	4618      	mov	r0, r3
 8002d08:	3708      	adds	r7, #8
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	bd80      	pop	{r7, pc}
 8002d0e:	bf00      	nop
 8002d10:	080062c8 	.word	0x080062c8

08002d14 <RCC_PLL_GetFreqDomain_SYS>:
  * @brief  Return PLL clock frequency used for system domain
  * @param  SYSCLK_Source System clock source
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(uint32_t SYSCLK_Source)
{
 8002d14:	b590      	push	{r4, r7, lr}
 8002d16:	b087      	sub	sp, #28
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = 0U;
 8002d1c:	2300      	movs	r3, #0
 8002d1e:	617b      	str	r3, [r7, #20]
  uint32_t pllsource = 0U;
 8002d20:	2300      	movs	r3, #0
 8002d22:	60fb      	str	r3, [r7, #12]
  uint32_t plloutputfreq = 0U;
 8002d24:	2300      	movs	r3, #0
 8002d26:	613b      	str	r3, [r7, #16]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / (PLLP or PLLR)
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 8002d28:	f7ff ff30 	bl	8002b8c <LL_RCC_PLL_GetMainSource>
 8002d2c:	60f8      	str	r0, [r7, #12]

  switch (pllsource)
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d004      	beq.n	8002d3e <RCC_PLL_GetFreqDomain_SYS+0x2a>
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002d3a:	d003      	beq.n	8002d44 <RCC_PLL_GetFreqDomain_SYS+0x30>
 8002d3c:	e005      	b.n	8002d4a <RCC_PLL_GetFreqDomain_SYS+0x36>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8002d3e:	4b12      	ldr	r3, [pc, #72]	@ (8002d88 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8002d40:	617b      	str	r3, [r7, #20]
      break;
 8002d42:	e005      	b.n	8002d50 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8002d44:	4b11      	ldr	r3, [pc, #68]	@ (8002d8c <RCC_PLL_GetFreqDomain_SYS+0x78>)
 8002d46:	617b      	str	r3, [r7, #20]
      break;
 8002d48:	e002      	b.n	8002d50 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    default:
      pllinputfreq = HSI_VALUE;
 8002d4a:	4b0f      	ldr	r3, [pc, #60]	@ (8002d88 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8002d4c:	617b      	str	r3, [r7, #20]
      break;
 8002d4e:	bf00      	nop
  }

  if (SYSCLK_Source == LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	2b08      	cmp	r3, #8
 8002d54:	d113      	bne.n	8002d7e <RCC_PLL_GetFreqDomain_SYS+0x6a>
  {
    plloutputfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8002d56:	f7ff ff43 	bl	8002be0 <LL_RCC_PLL_GetDivider>
 8002d5a:	4602      	mov	r2, r0
 8002d5c:	697b      	ldr	r3, [r7, #20]
 8002d5e:	fbb3 f4f2 	udiv	r4, r3, r2
 8002d62:	f7ff ff21 	bl	8002ba8 <LL_RCC_PLL_GetN>
 8002d66:	4603      	mov	r3, r0
 8002d68:	fb03 f404 	mul.w	r4, r3, r4
 8002d6c:	f7ff ff2a 	bl	8002bc4 <LL_RCC_PLL_GetP>
 8002d70:	4603      	mov	r3, r0
 8002d72:	0c1b      	lsrs	r3, r3, #16
 8002d74:	3301      	adds	r3, #1
 8002d76:	005b      	lsls	r3, r3, #1
 8002d78:	fbb4 f3f3 	udiv	r3, r4, r3
 8002d7c:	613b      	str	r3, [r7, #16]
    plloutputfreq = __LL_RCC_CALC_PLLRCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
                                               LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

  return plloutputfreq;
 8002d7e:	693b      	ldr	r3, [r7, #16]
}
 8002d80:	4618      	mov	r0, r3
 8002d82:	371c      	adds	r7, #28
 8002d84:	46bd      	mov	sp, r7
 8002d86:	bd90      	pop	{r4, r7, pc}
 8002d88:	00f42400 	.word	0x00f42400
 8002d8c:	007a1200 	.word	0x007a1200

08002d90 <LL_TIM_SetPrescaler>:
{
 8002d90:	b480      	push	{r7}
 8002d92:	b083      	sub	sp, #12
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	6078      	str	r0, [r7, #4]
 8002d98:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	683a      	ldr	r2, [r7, #0]
 8002d9e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002da0:	bf00      	nop
 8002da2:	370c      	adds	r7, #12
 8002da4:	46bd      	mov	sp, r7
 8002da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002daa:	4770      	bx	lr

08002dac <LL_TIM_SetAutoReload>:
{
 8002dac:	b480      	push	{r7}
 8002dae:	b083      	sub	sp, #12
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]
 8002db4:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	683a      	ldr	r2, [r7, #0]
 8002dba:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8002dbc:	bf00      	nop
 8002dbe:	370c      	adds	r7, #12
 8002dc0:	46bd      	mov	sp, r7
 8002dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc6:	4770      	bx	lr

08002dc8 <LL_TIM_SetRepetitionCounter>:
{
 8002dc8:	b480      	push	{r7}
 8002dca:	b083      	sub	sp, #12
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	6078      	str	r0, [r7, #4]
 8002dd0:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	683a      	ldr	r2, [r7, #0]
 8002dd6:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002dd8:	bf00      	nop
 8002dda:	370c      	adds	r7, #12
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de2:	4770      	bx	lr

08002de4 <LL_TIM_OC_SetCompareCH1>:
{
 8002de4:	b480      	push	{r7}
 8002de6:	b083      	sub	sp, #12
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
 8002dec:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	683a      	ldr	r2, [r7, #0]
 8002df2:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8002df4:	bf00      	nop
 8002df6:	370c      	adds	r7, #12
 8002df8:	46bd      	mov	sp, r7
 8002dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dfe:	4770      	bx	lr

08002e00 <LL_TIM_OC_SetCompareCH2>:
{
 8002e00:	b480      	push	{r7}
 8002e02:	b083      	sub	sp, #12
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
 8002e08:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	683a      	ldr	r2, [r7, #0]
 8002e0e:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8002e10:	bf00      	nop
 8002e12:	370c      	adds	r7, #12
 8002e14:	46bd      	mov	sp, r7
 8002e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1a:	4770      	bx	lr

08002e1c <LL_TIM_OC_SetCompareCH3>:
{
 8002e1c:	b480      	push	{r7}
 8002e1e:	b083      	sub	sp, #12
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	6078      	str	r0, [r7, #4]
 8002e24:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	683a      	ldr	r2, [r7, #0]
 8002e2a:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8002e2c:	bf00      	nop
 8002e2e:	370c      	adds	r7, #12
 8002e30:	46bd      	mov	sp, r7
 8002e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e36:	4770      	bx	lr

08002e38 <LL_TIM_OC_SetCompareCH4>:
{
 8002e38:	b480      	push	{r7}
 8002e3a:	b083      	sub	sp, #12
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	6078      	str	r0, [r7, #4]
 8002e40:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	683a      	ldr	r2, [r7, #0]
 8002e46:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8002e48:	bf00      	nop
 8002e4a:	370c      	adds	r7, #12
 8002e4c:	46bd      	mov	sp, r7
 8002e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e52:	4770      	bx	lr

08002e54 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 8002e54:	b480      	push	{r7}
 8002e56:	b083      	sub	sp, #12
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	695b      	ldr	r3, [r3, #20]
 8002e60:	f043 0201 	orr.w	r2, r3, #1
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	615a      	str	r2, [r3, #20]
}
 8002e68:	bf00      	nop
 8002e6a:	370c      	adds	r7, #12
 8002e6c:	46bd      	mov	sp, r7
 8002e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e72:	4770      	bx	lr

08002e74 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, const LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8002e74:	b580      	push	{r7, lr}
 8002e76:	b084      	sub	sp, #16
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]
 8002e7c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	4a3d      	ldr	r2, [pc, #244]	@ (8002f7c <LL_TIM_Init+0x108>)
 8002e88:	4293      	cmp	r3, r2
 8002e8a:	d013      	beq.n	8002eb4 <LL_TIM_Init+0x40>
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002e92:	d00f      	beq.n	8002eb4 <LL_TIM_Init+0x40>
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	4a3a      	ldr	r2, [pc, #232]	@ (8002f80 <LL_TIM_Init+0x10c>)
 8002e98:	4293      	cmp	r3, r2
 8002e9a:	d00b      	beq.n	8002eb4 <LL_TIM_Init+0x40>
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	4a39      	ldr	r2, [pc, #228]	@ (8002f84 <LL_TIM_Init+0x110>)
 8002ea0:	4293      	cmp	r3, r2
 8002ea2:	d007      	beq.n	8002eb4 <LL_TIM_Init+0x40>
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	4a38      	ldr	r2, [pc, #224]	@ (8002f88 <LL_TIM_Init+0x114>)
 8002ea8:	4293      	cmp	r3, r2
 8002eaa:	d003      	beq.n	8002eb4 <LL_TIM_Init+0x40>
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	4a37      	ldr	r2, [pc, #220]	@ (8002f8c <LL_TIM_Init+0x118>)
 8002eb0:	4293      	cmp	r3, r2
 8002eb2:	d106      	bne.n	8002ec2 <LL_TIM_Init+0x4e>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002eba:	683b      	ldr	r3, [r7, #0]
 8002ebc:	685b      	ldr	r3, [r3, #4]
 8002ebe:	4313      	orrs	r3, r2
 8002ec0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	4a2d      	ldr	r2, [pc, #180]	@ (8002f7c <LL_TIM_Init+0x108>)
 8002ec6:	4293      	cmp	r3, r2
 8002ec8:	d02b      	beq.n	8002f22 <LL_TIM_Init+0xae>
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002ed0:	d027      	beq.n	8002f22 <LL_TIM_Init+0xae>
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	4a2a      	ldr	r2, [pc, #168]	@ (8002f80 <LL_TIM_Init+0x10c>)
 8002ed6:	4293      	cmp	r3, r2
 8002ed8:	d023      	beq.n	8002f22 <LL_TIM_Init+0xae>
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	4a29      	ldr	r2, [pc, #164]	@ (8002f84 <LL_TIM_Init+0x110>)
 8002ede:	4293      	cmp	r3, r2
 8002ee0:	d01f      	beq.n	8002f22 <LL_TIM_Init+0xae>
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	4a28      	ldr	r2, [pc, #160]	@ (8002f88 <LL_TIM_Init+0x114>)
 8002ee6:	4293      	cmp	r3, r2
 8002ee8:	d01b      	beq.n	8002f22 <LL_TIM_Init+0xae>
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	4a27      	ldr	r2, [pc, #156]	@ (8002f8c <LL_TIM_Init+0x118>)
 8002eee:	4293      	cmp	r3, r2
 8002ef0:	d017      	beq.n	8002f22 <LL_TIM_Init+0xae>
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	4a26      	ldr	r2, [pc, #152]	@ (8002f90 <LL_TIM_Init+0x11c>)
 8002ef6:	4293      	cmp	r3, r2
 8002ef8:	d013      	beq.n	8002f22 <LL_TIM_Init+0xae>
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	4a25      	ldr	r2, [pc, #148]	@ (8002f94 <LL_TIM_Init+0x120>)
 8002efe:	4293      	cmp	r3, r2
 8002f00:	d00f      	beq.n	8002f22 <LL_TIM_Init+0xae>
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	4a24      	ldr	r2, [pc, #144]	@ (8002f98 <LL_TIM_Init+0x124>)
 8002f06:	4293      	cmp	r3, r2
 8002f08:	d00b      	beq.n	8002f22 <LL_TIM_Init+0xae>
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	4a23      	ldr	r2, [pc, #140]	@ (8002f9c <LL_TIM_Init+0x128>)
 8002f0e:	4293      	cmp	r3, r2
 8002f10:	d007      	beq.n	8002f22 <LL_TIM_Init+0xae>
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	4a22      	ldr	r2, [pc, #136]	@ (8002fa0 <LL_TIM_Init+0x12c>)
 8002f16:	4293      	cmp	r3, r2
 8002f18:	d003      	beq.n	8002f22 <LL_TIM_Init+0xae>
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	4a21      	ldr	r2, [pc, #132]	@ (8002fa4 <LL_TIM_Init+0x130>)
 8002f1e:	4293      	cmp	r3, r2
 8002f20:	d106      	bne.n	8002f30 <LL_TIM_Init+0xbc>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002f28:	683b      	ldr	r3, [r7, #0]
 8002f2a:	68db      	ldr	r3, [r3, #12]
 8002f2c:	4313      	orrs	r3, r2
 8002f2e:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	68fa      	ldr	r2, [r7, #12]
 8002f34:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8002f36:	683b      	ldr	r3, [r7, #0]
 8002f38:	689b      	ldr	r3, [r3, #8]
 8002f3a:	4619      	mov	r1, r3
 8002f3c:	6878      	ldr	r0, [r7, #4]
 8002f3e:	f7ff ff35 	bl	8002dac <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8002f42:	683b      	ldr	r3, [r7, #0]
 8002f44:	881b      	ldrh	r3, [r3, #0]
 8002f46:	4619      	mov	r1, r3
 8002f48:	6878      	ldr	r0, [r7, #4]
 8002f4a:	f7ff ff21 	bl	8002d90 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	4a0a      	ldr	r2, [pc, #40]	@ (8002f7c <LL_TIM_Init+0x108>)
 8002f52:	4293      	cmp	r3, r2
 8002f54:	d003      	beq.n	8002f5e <LL_TIM_Init+0xea>
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	4a0c      	ldr	r2, [pc, #48]	@ (8002f8c <LL_TIM_Init+0x118>)
 8002f5a:	4293      	cmp	r3, r2
 8002f5c:	d105      	bne.n	8002f6a <LL_TIM_Init+0xf6>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 8002f5e:	683b      	ldr	r3, [r7, #0]
 8002f60:	691b      	ldr	r3, [r3, #16]
 8002f62:	4619      	mov	r1, r3
 8002f64:	6878      	ldr	r0, [r7, #4]
 8002f66:	f7ff ff2f 	bl	8002dc8 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 8002f6a:	6878      	ldr	r0, [r7, #4]
 8002f6c:	f7ff ff72 	bl	8002e54 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 8002f70:	2300      	movs	r3, #0
}
 8002f72:	4618      	mov	r0, r3
 8002f74:	3710      	adds	r7, #16
 8002f76:	46bd      	mov	sp, r7
 8002f78:	bd80      	pop	{r7, pc}
 8002f7a:	bf00      	nop
 8002f7c:	40010000 	.word	0x40010000
 8002f80:	40000400 	.word	0x40000400
 8002f84:	40000800 	.word	0x40000800
 8002f88:	40000c00 	.word	0x40000c00
 8002f8c:	40010400 	.word	0x40010400
 8002f90:	40014000 	.word	0x40014000
 8002f94:	40014400 	.word	0x40014400
 8002f98:	40014800 	.word	0x40014800
 8002f9c:	40001800 	.word	0x40001800
 8002fa0:	40001c00 	.word	0x40001c00
 8002fa4:	40002000 	.word	0x40002000

08002fa8 <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, const LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	b086      	sub	sp, #24
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	60f8      	str	r0, [r7, #12]
 8002fb0:	60b9      	str	r1, [r7, #8]
 8002fb2:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 8002fb4:	2301      	movs	r3, #1
 8002fb6:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 8002fb8:	68bb      	ldr	r3, [r7, #8]
 8002fba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002fbe:	d027      	beq.n	8003010 <LL_TIM_OC_Init+0x68>
 8002fc0:	68bb      	ldr	r3, [r7, #8]
 8002fc2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002fc6:	d82a      	bhi.n	800301e <LL_TIM_OC_Init+0x76>
 8002fc8:	68bb      	ldr	r3, [r7, #8]
 8002fca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002fce:	d018      	beq.n	8003002 <LL_TIM_OC_Init+0x5a>
 8002fd0:	68bb      	ldr	r3, [r7, #8]
 8002fd2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002fd6:	d822      	bhi.n	800301e <LL_TIM_OC_Init+0x76>
 8002fd8:	68bb      	ldr	r3, [r7, #8]
 8002fda:	2b01      	cmp	r3, #1
 8002fdc:	d003      	beq.n	8002fe6 <LL_TIM_OC_Init+0x3e>
 8002fde:	68bb      	ldr	r3, [r7, #8]
 8002fe0:	2b10      	cmp	r3, #16
 8002fe2:	d007      	beq.n	8002ff4 <LL_TIM_OC_Init+0x4c>
      break;
    case LL_TIM_CHANNEL_CH4:
      result = OC4Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 8002fe4:	e01b      	b.n	800301e <LL_TIM_OC_Init+0x76>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 8002fe6:	6879      	ldr	r1, [r7, #4]
 8002fe8:	68f8      	ldr	r0, [r7, #12]
 8002fea:	f000 f81f 	bl	800302c <OC1Config>
 8002fee:	4603      	mov	r3, r0
 8002ff0:	75fb      	strb	r3, [r7, #23]
      break;
 8002ff2:	e015      	b.n	8003020 <LL_TIM_OC_Init+0x78>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 8002ff4:	6879      	ldr	r1, [r7, #4]
 8002ff6:	68f8      	ldr	r0, [r7, #12]
 8002ff8:	f000 f884 	bl	8003104 <OC2Config>
 8002ffc:	4603      	mov	r3, r0
 8002ffe:	75fb      	strb	r3, [r7, #23]
      break;
 8003000:	e00e      	b.n	8003020 <LL_TIM_OC_Init+0x78>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 8003002:	6879      	ldr	r1, [r7, #4]
 8003004:	68f8      	ldr	r0, [r7, #12]
 8003006:	f000 f8ed 	bl	80031e4 <OC3Config>
 800300a:	4603      	mov	r3, r0
 800300c:	75fb      	strb	r3, [r7, #23]
      break;
 800300e:	e007      	b.n	8003020 <LL_TIM_OC_Init+0x78>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 8003010:	6879      	ldr	r1, [r7, #4]
 8003012:	68f8      	ldr	r0, [r7, #12]
 8003014:	f000 f956 	bl	80032c4 <OC4Config>
 8003018:	4603      	mov	r3, r0
 800301a:	75fb      	strb	r3, [r7, #23]
      break;
 800301c:	e000      	b.n	8003020 <LL_TIM_OC_Init+0x78>
      break;
 800301e:	bf00      	nop
  }

  return result;
 8003020:	7dfb      	ldrb	r3, [r7, #23]
}
 8003022:	4618      	mov	r0, r3
 8003024:	3718      	adds	r7, #24
 8003026:	46bd      	mov	sp, r7
 8003028:	bd80      	pop	{r7, pc}
	...

0800302c <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800302c:	b580      	push	{r7, lr}
 800302e:	b086      	sub	sp, #24
 8003030:	af00      	add	r7, sp, #0
 8003032:	6078      	str	r0, [r7, #4]
 8003034:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	6a1b      	ldr	r3, [r3, #32]
 800303a:	f023 0201 	bic.w	r2, r3, #1
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	6a1b      	ldr	r3, [r3, #32]
 8003046:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	685b      	ldr	r3, [r3, #4]
 800304c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	699b      	ldr	r3, [r3, #24]
 8003052:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	f023 0303 	bic.w	r3, r3, #3
 800305a:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003062:	683b      	ldr	r3, [r7, #0]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	4313      	orrs	r3, r2
 8003068:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 800306a:	697b      	ldr	r3, [r7, #20]
 800306c:	f023 0202 	bic.w	r2, r3, #2
 8003070:	683b      	ldr	r3, [r7, #0]
 8003072:	691b      	ldr	r3, [r3, #16]
 8003074:	4313      	orrs	r3, r2
 8003076:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 8003078:	697b      	ldr	r3, [r7, #20]
 800307a:	f023 0201 	bic.w	r2, r3, #1
 800307e:	683b      	ldr	r3, [r7, #0]
 8003080:	685b      	ldr	r3, [r3, #4]
 8003082:	4313      	orrs	r3, r2
 8003084:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	4a1c      	ldr	r2, [pc, #112]	@ (80030fc <OC1Config+0xd0>)
 800308a:	4293      	cmp	r3, r2
 800308c:	d003      	beq.n	8003096 <OC1Config+0x6a>
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	4a1b      	ldr	r2, [pc, #108]	@ (8003100 <OC1Config+0xd4>)
 8003092:	4293      	cmp	r3, r2
 8003094:	d11e      	bne.n	80030d4 <OC1Config+0xa8>
    assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
    assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 8003096:	697b      	ldr	r3, [r7, #20]
 8003098:	f023 0208 	bic.w	r2, r3, #8
 800309c:	683b      	ldr	r3, [r7, #0]
 800309e:	695b      	ldr	r3, [r3, #20]
 80030a0:	009b      	lsls	r3, r3, #2
 80030a2:	4313      	orrs	r3, r2
 80030a4:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 80030a6:	697b      	ldr	r3, [r7, #20]
 80030a8:	f023 0204 	bic.w	r2, r3, #4
 80030ac:	683b      	ldr	r3, [r7, #0]
 80030ae:	689b      	ldr	r3, [r3, #8]
 80030b0:	009b      	lsls	r3, r3, #2
 80030b2:	4313      	orrs	r3, r2
 80030b4:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 80030b6:	693b      	ldr	r3, [r7, #16]
 80030b8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80030bc:	683b      	ldr	r3, [r7, #0]
 80030be:	699b      	ldr	r3, [r3, #24]
 80030c0:	4313      	orrs	r3, r2
 80030c2:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 80030c4:	693b      	ldr	r3, [r7, #16]
 80030c6:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80030ca:	683b      	ldr	r3, [r7, #0]
 80030cc:	69db      	ldr	r3, [r3, #28]
 80030ce:	005b      	lsls	r3, r3, #1
 80030d0:	4313      	orrs	r3, r2
 80030d2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	693a      	ldr	r2, [r7, #16]
 80030d8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	68fa      	ldr	r2, [r7, #12]
 80030de:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 80030e0:	683b      	ldr	r3, [r7, #0]
 80030e2:	68db      	ldr	r3, [r3, #12]
 80030e4:	4619      	mov	r1, r3
 80030e6:	6878      	ldr	r0, [r7, #4]
 80030e8:	f7ff fe7c 	bl	8002de4 <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	697a      	ldr	r2, [r7, #20]
 80030f0:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80030f2:	2300      	movs	r3, #0
}
 80030f4:	4618      	mov	r0, r3
 80030f6:	3718      	adds	r7, #24
 80030f8:	46bd      	mov	sp, r7
 80030fa:	bd80      	pop	{r7, pc}
 80030fc:	40010000 	.word	0x40010000
 8003100:	40010400 	.word	0x40010400

08003104 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8003104:	b580      	push	{r7, lr}
 8003106:	b086      	sub	sp, #24
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
 800310c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	6a1b      	ldr	r3, [r3, #32]
 8003112:	f023 0210 	bic.w	r2, r3, #16
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	6a1b      	ldr	r3, [r3, #32]
 800311e:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	685b      	ldr	r3, [r3, #4]
 8003124:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	699b      	ldr	r3, [r3, #24]
 800312a:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003132:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 800313a:	683b      	ldr	r3, [r7, #0]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	021b      	lsls	r3, r3, #8
 8003140:	4313      	orrs	r3, r2
 8003142:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 8003144:	697b      	ldr	r3, [r7, #20]
 8003146:	f023 0220 	bic.w	r2, r3, #32
 800314a:	683b      	ldr	r3, [r7, #0]
 800314c:	691b      	ldr	r3, [r3, #16]
 800314e:	011b      	lsls	r3, r3, #4
 8003150:	4313      	orrs	r3, r2
 8003152:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 8003154:	697b      	ldr	r3, [r7, #20]
 8003156:	f023 0210 	bic.w	r2, r3, #16
 800315a:	683b      	ldr	r3, [r7, #0]
 800315c:	685b      	ldr	r3, [r3, #4]
 800315e:	011b      	lsls	r3, r3, #4
 8003160:	4313      	orrs	r3, r2
 8003162:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	4a1d      	ldr	r2, [pc, #116]	@ (80031dc <OC2Config+0xd8>)
 8003168:	4293      	cmp	r3, r2
 800316a:	d003      	beq.n	8003174 <OC2Config+0x70>
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	4a1c      	ldr	r2, [pc, #112]	@ (80031e0 <OC2Config+0xdc>)
 8003170:	4293      	cmp	r3, r2
 8003172:	d11f      	bne.n	80031b4 <OC2Config+0xb0>
    assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
    assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 8003174:	697b      	ldr	r3, [r7, #20]
 8003176:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800317a:	683b      	ldr	r3, [r7, #0]
 800317c:	695b      	ldr	r3, [r3, #20]
 800317e:	019b      	lsls	r3, r3, #6
 8003180:	4313      	orrs	r3, r2
 8003182:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 8003184:	697b      	ldr	r3, [r7, #20]
 8003186:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 800318a:	683b      	ldr	r3, [r7, #0]
 800318c:	689b      	ldr	r3, [r3, #8]
 800318e:	019b      	lsls	r3, r3, #6
 8003190:	4313      	orrs	r3, r2
 8003192:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 8003194:	693b      	ldr	r3, [r7, #16]
 8003196:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800319a:	683b      	ldr	r3, [r7, #0]
 800319c:	699b      	ldr	r3, [r3, #24]
 800319e:	009b      	lsls	r3, r3, #2
 80031a0:	4313      	orrs	r3, r2
 80031a2:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 80031a4:	693b      	ldr	r3, [r7, #16]
 80031a6:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80031aa:	683b      	ldr	r3, [r7, #0]
 80031ac:	69db      	ldr	r3, [r3, #28]
 80031ae:	00db      	lsls	r3, r3, #3
 80031b0:	4313      	orrs	r3, r2
 80031b2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	693a      	ldr	r2, [r7, #16]
 80031b8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	68fa      	ldr	r2, [r7, #12]
 80031be:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 80031c0:	683b      	ldr	r3, [r7, #0]
 80031c2:	68db      	ldr	r3, [r3, #12]
 80031c4:	4619      	mov	r1, r3
 80031c6:	6878      	ldr	r0, [r7, #4]
 80031c8:	f7ff fe1a 	bl	8002e00 <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	697a      	ldr	r2, [r7, #20]
 80031d0:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80031d2:	2300      	movs	r3, #0
}
 80031d4:	4618      	mov	r0, r3
 80031d6:	3718      	adds	r7, #24
 80031d8:	46bd      	mov	sp, r7
 80031da:	bd80      	pop	{r7, pc}
 80031dc:	40010000 	.word	0x40010000
 80031e0:	40010400 	.word	0x40010400

080031e4 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	b086      	sub	sp, #24
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	6078      	str	r0, [r7, #4]
 80031ec:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	6a1b      	ldr	r3, [r3, #32]
 80031f2:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	6a1b      	ldr	r3, [r3, #32]
 80031fe:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	685b      	ldr	r3, [r3, #4]
 8003204:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	69db      	ldr	r3, [r3, #28]
 800320a:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	f023 0303 	bic.w	r3, r3, #3
 8003212:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800321a:	683b      	ldr	r3, [r7, #0]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	4313      	orrs	r3, r2
 8003220:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 8003222:	697b      	ldr	r3, [r7, #20]
 8003224:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8003228:	683b      	ldr	r3, [r7, #0]
 800322a:	691b      	ldr	r3, [r3, #16]
 800322c:	021b      	lsls	r3, r3, #8
 800322e:	4313      	orrs	r3, r2
 8003230:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 8003232:	697b      	ldr	r3, [r7, #20]
 8003234:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003238:	683b      	ldr	r3, [r7, #0]
 800323a:	685b      	ldr	r3, [r3, #4]
 800323c:	021b      	lsls	r3, r3, #8
 800323e:	4313      	orrs	r3, r2
 8003240:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	4a1d      	ldr	r2, [pc, #116]	@ (80032bc <OC3Config+0xd8>)
 8003246:	4293      	cmp	r3, r2
 8003248:	d003      	beq.n	8003252 <OC3Config+0x6e>
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	4a1c      	ldr	r2, [pc, #112]	@ (80032c0 <OC3Config+0xdc>)
 800324e:	4293      	cmp	r3, r2
 8003250:	d11f      	bne.n	8003292 <OC3Config+0xae>
    assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
    assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 8003252:	697b      	ldr	r3, [r7, #20]
 8003254:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8003258:	683b      	ldr	r3, [r7, #0]
 800325a:	695b      	ldr	r3, [r3, #20]
 800325c:	029b      	lsls	r3, r3, #10
 800325e:	4313      	orrs	r3, r2
 8003260:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 8003262:	697b      	ldr	r3, [r7, #20]
 8003264:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8003268:	683b      	ldr	r3, [r7, #0]
 800326a:	689b      	ldr	r3, [r3, #8]
 800326c:	029b      	lsls	r3, r3, #10
 800326e:	4313      	orrs	r3, r2
 8003270:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 8003272:	693b      	ldr	r3, [r7, #16]
 8003274:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003278:	683b      	ldr	r3, [r7, #0]
 800327a:	699b      	ldr	r3, [r3, #24]
 800327c:	011b      	lsls	r3, r3, #4
 800327e:	4313      	orrs	r3, r2
 8003280:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 8003282:	693b      	ldr	r3, [r7, #16]
 8003284:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8003288:	683b      	ldr	r3, [r7, #0]
 800328a:	69db      	ldr	r3, [r3, #28]
 800328c:	015b      	lsls	r3, r3, #5
 800328e:	4313      	orrs	r3, r2
 8003290:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	693a      	ldr	r2, [r7, #16]
 8003296:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	68fa      	ldr	r2, [r7, #12]
 800329c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 800329e:	683b      	ldr	r3, [r7, #0]
 80032a0:	68db      	ldr	r3, [r3, #12]
 80032a2:	4619      	mov	r1, r3
 80032a4:	6878      	ldr	r0, [r7, #4]
 80032a6:	f7ff fdb9 	bl	8002e1c <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	697a      	ldr	r2, [r7, #20]
 80032ae:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80032b0:	2300      	movs	r3, #0
}
 80032b2:	4618      	mov	r0, r3
 80032b4:	3718      	adds	r7, #24
 80032b6:	46bd      	mov	sp, r7
 80032b8:	bd80      	pop	{r7, pc}
 80032ba:	bf00      	nop
 80032bc:	40010000 	.word	0x40010000
 80032c0:	40010400 	.word	0x40010400

080032c4 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80032c4:	b580      	push	{r7, lr}
 80032c6:	b086      	sub	sp, #24
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]
 80032cc:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	6a1b      	ldr	r3, [r3, #32]
 80032d2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	6a1b      	ldr	r3, [r3, #32]
 80032de:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	685b      	ldr	r3, [r3, #4]
 80032e4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	69db      	ldr	r3, [r3, #28]
 80032ea:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80032f2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 80032fa:	683b      	ldr	r3, [r7, #0]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	021b      	lsls	r3, r3, #8
 8003300:	4313      	orrs	r3, r2
 8003302:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 8003304:	693b      	ldr	r3, [r7, #16]
 8003306:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800330a:	683b      	ldr	r3, [r7, #0]
 800330c:	691b      	ldr	r3, [r3, #16]
 800330e:	031b      	lsls	r3, r3, #12
 8003310:	4313      	orrs	r3, r2
 8003312:	613b      	str	r3, [r7, #16]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8003314:	693b      	ldr	r3, [r7, #16]
 8003316:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800331a:	683b      	ldr	r3, [r7, #0]
 800331c:	685b      	ldr	r3, [r3, #4]
 800331e:	031b      	lsls	r3, r3, #12
 8003320:	4313      	orrs	r3, r2
 8003322:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	4a11      	ldr	r2, [pc, #68]	@ (800336c <OC4Config+0xa8>)
 8003328:	4293      	cmp	r3, r2
 800332a:	d003      	beq.n	8003334 <OC4Config+0x70>
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	4a10      	ldr	r2, [pc, #64]	@ (8003370 <OC4Config+0xac>)
 8003330:	4293      	cmp	r3, r2
 8003332:	d107      	bne.n	8003344 <OC4Config+0x80>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 8003334:	697b      	ldr	r3, [r7, #20]
 8003336:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800333a:	683b      	ldr	r3, [r7, #0]
 800333c:	699b      	ldr	r3, [r3, #24]
 800333e:	019b      	lsls	r3, r3, #6
 8003340:	4313      	orrs	r3, r2
 8003342:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	697a      	ldr	r2, [r7, #20]
 8003348:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	68fa      	ldr	r2, [r7, #12]
 800334e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 8003350:	683b      	ldr	r3, [r7, #0]
 8003352:	68db      	ldr	r3, [r3, #12]
 8003354:	4619      	mov	r1, r3
 8003356:	6878      	ldr	r0, [r7, #4]
 8003358:	f7ff fd6e 	bl	8002e38 <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	693a      	ldr	r2, [r7, #16]
 8003360:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8003362:	2300      	movs	r3, #0
}
 8003364:	4618      	mov	r0, r3
 8003366:	3718      	adds	r7, #24
 8003368:	46bd      	mov	sp, r7
 800336a:	bd80      	pop	{r7, pc}
 800336c:	40010000 	.word	0x40010000
 8003370:	40010400 	.word	0x40010400

08003374 <LL_USART_IsEnabled>:
{
 8003374:	b480      	push	{r7}
 8003376:	b083      	sub	sp, #12
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	68db      	ldr	r3, [r3, #12]
 8003380:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003384:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003388:	bf0c      	ite	eq
 800338a:	2301      	moveq	r3, #1
 800338c:	2300      	movne	r3, #0
 800338e:	b2db      	uxtb	r3, r3
}
 8003390:	4618      	mov	r0, r3
 8003392:	370c      	adds	r7, #12
 8003394:	46bd      	mov	sp, r7
 8003396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800339a:	4770      	bx	lr

0800339c <LL_USART_SetStopBitsLength>:
{
 800339c:	b480      	push	{r7}
 800339e:	b083      	sub	sp, #12
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]
 80033a4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	691b      	ldr	r3, [r3, #16]
 80033aa:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80033ae:	683b      	ldr	r3, [r7, #0]
 80033b0:	431a      	orrs	r2, r3
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	611a      	str	r2, [r3, #16]
}
 80033b6:	bf00      	nop
 80033b8:	370c      	adds	r7, #12
 80033ba:	46bd      	mov	sp, r7
 80033bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c0:	4770      	bx	lr

080033c2 <LL_USART_SetHWFlowCtrl>:
{
 80033c2:	b480      	push	{r7}
 80033c4:	b083      	sub	sp, #12
 80033c6:	af00      	add	r7, sp, #0
 80033c8:	6078      	str	r0, [r7, #4]
 80033ca:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	695b      	ldr	r3, [r3, #20]
 80033d0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80033d4:	683b      	ldr	r3, [r7, #0]
 80033d6:	431a      	orrs	r2, r3
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	615a      	str	r2, [r3, #20]
}
 80033dc:	bf00      	nop
 80033de:	370c      	adds	r7, #12
 80033e0:	46bd      	mov	sp, r7
 80033e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e6:	4770      	bx	lr

080033e8 <LL_USART_SetBaudRate>:
{
 80033e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80033ec:	b0c0      	sub	sp, #256	@ 0x100
 80033ee:	af00      	add	r7, sp, #0
 80033f0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80033f4:	f8c7 10f8 	str.w	r1, [r7, #248]	@ 0xf8
 80033f8:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 80033fc:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8003400:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003404:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003408:	f040 810c 	bne.w	8003624 <LL_USART_SetBaudRate+0x23c>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 800340c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003410:	2200      	movs	r2, #0
 8003412:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003416:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800341a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800341e:	4622      	mov	r2, r4
 8003420:	462b      	mov	r3, r5
 8003422:	1891      	adds	r1, r2, r2
 8003424:	6639      	str	r1, [r7, #96]	@ 0x60
 8003426:	415b      	adcs	r3, r3
 8003428:	667b      	str	r3, [r7, #100]	@ 0x64
 800342a:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 800342e:	4621      	mov	r1, r4
 8003430:	eb12 0801 	adds.w	r8, r2, r1
 8003434:	4629      	mov	r1, r5
 8003436:	eb43 0901 	adc.w	r9, r3, r1
 800343a:	f04f 0200 	mov.w	r2, #0
 800343e:	f04f 0300 	mov.w	r3, #0
 8003442:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003446:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800344a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800344e:	4690      	mov	r8, r2
 8003450:	4699      	mov	r9, r3
 8003452:	4623      	mov	r3, r4
 8003454:	eb18 0303 	adds.w	r3, r8, r3
 8003458:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800345c:	462b      	mov	r3, r5
 800345e:	eb49 0303 	adc.w	r3, r9, r3
 8003462:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003466:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800346a:	2200      	movs	r2, #0
 800346c:	469a      	mov	sl, r3
 800346e:	4693      	mov	fp, r2
 8003470:	eb1a 030a 	adds.w	r3, sl, sl
 8003474:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003476:	eb4b 030b 	adc.w	r3, fp, fp
 800347a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800347c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003480:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003484:	f7fd fbe0 	bl	8000c48 <__aeabi_uldivmod>
 8003488:	4602      	mov	r2, r0
 800348a:	460b      	mov	r3, r1
 800348c:	4b64      	ldr	r3, [pc, #400]	@ (8003620 <LL_USART_SetBaudRate+0x238>)
 800348e:	fba3 2302 	umull	r2, r3, r3, r2
 8003492:	095b      	lsrs	r3, r3, #5
 8003494:	b29b      	uxth	r3, r3
 8003496:	011b      	lsls	r3, r3, #4
 8003498:	b29c      	uxth	r4, r3
 800349a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800349e:	2200      	movs	r2, #0
 80034a0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80034a4:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80034a8:	e9d7 8936 	ldrd	r8, r9, [r7, #216]	@ 0xd8
 80034ac:	4642      	mov	r2, r8
 80034ae:	464b      	mov	r3, r9
 80034b0:	1891      	adds	r1, r2, r2
 80034b2:	6539      	str	r1, [r7, #80]	@ 0x50
 80034b4:	415b      	adcs	r3, r3
 80034b6:	657b      	str	r3, [r7, #84]	@ 0x54
 80034b8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80034bc:	4641      	mov	r1, r8
 80034be:	1851      	adds	r1, r2, r1
 80034c0:	64b9      	str	r1, [r7, #72]	@ 0x48
 80034c2:	4649      	mov	r1, r9
 80034c4:	414b      	adcs	r3, r1
 80034c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80034c8:	f04f 0200 	mov.w	r2, #0
 80034cc:	f04f 0300 	mov.w	r3, #0
 80034d0:	e9d7 ab12 	ldrd	sl, fp, [r7, #72]	@ 0x48
 80034d4:	4659      	mov	r1, fp
 80034d6:	00cb      	lsls	r3, r1, #3
 80034d8:	4651      	mov	r1, sl
 80034da:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80034de:	4651      	mov	r1, sl
 80034e0:	00ca      	lsls	r2, r1, #3
 80034e2:	4610      	mov	r0, r2
 80034e4:	4619      	mov	r1, r3
 80034e6:	4603      	mov	r3, r0
 80034e8:	4642      	mov	r2, r8
 80034ea:	189b      	adds	r3, r3, r2
 80034ec:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80034f0:	464b      	mov	r3, r9
 80034f2:	460a      	mov	r2, r1
 80034f4:	eb42 0303 	adc.w	r3, r2, r3
 80034f8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80034fc:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8003500:	2200      	movs	r2, #0
 8003502:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003506:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 800350a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800350e:	460b      	mov	r3, r1
 8003510:	18db      	adds	r3, r3, r3
 8003512:	643b      	str	r3, [r7, #64]	@ 0x40
 8003514:	4613      	mov	r3, r2
 8003516:	eb42 0303 	adc.w	r3, r2, r3
 800351a:	647b      	str	r3, [r7, #68]	@ 0x44
 800351c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003520:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	@ 0xd0
 8003524:	f7fd fb90 	bl	8000c48 <__aeabi_uldivmod>
 8003528:	4602      	mov	r2, r0
 800352a:	460b      	mov	r3, r1
 800352c:	4611      	mov	r1, r2
 800352e:	4b3c      	ldr	r3, [pc, #240]	@ (8003620 <LL_USART_SetBaudRate+0x238>)
 8003530:	fba3 2301 	umull	r2, r3, r3, r1
 8003534:	095b      	lsrs	r3, r3, #5
 8003536:	2264      	movs	r2, #100	@ 0x64
 8003538:	fb02 f303 	mul.w	r3, r2, r3
 800353c:	1acb      	subs	r3, r1, r3
 800353e:	00db      	lsls	r3, r3, #3
 8003540:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003544:	4b36      	ldr	r3, [pc, #216]	@ (8003620 <LL_USART_SetBaudRate+0x238>)
 8003546:	fba3 2302 	umull	r2, r3, r3, r2
 800354a:	095b      	lsrs	r3, r3, #5
 800354c:	b29b      	uxth	r3, r3
 800354e:	005b      	lsls	r3, r3, #1
 8003550:	b29b      	uxth	r3, r3
 8003552:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003556:	b29b      	uxth	r3, r3
 8003558:	4423      	add	r3, r4
 800355a:	b29c      	uxth	r4, r3
 800355c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003560:	2200      	movs	r2, #0
 8003562:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003566:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800356a:	e9d7 8930 	ldrd	r8, r9, [r7, #192]	@ 0xc0
 800356e:	4642      	mov	r2, r8
 8003570:	464b      	mov	r3, r9
 8003572:	1891      	adds	r1, r2, r2
 8003574:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003576:	415b      	adcs	r3, r3
 8003578:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800357a:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800357e:	4641      	mov	r1, r8
 8003580:	1851      	adds	r1, r2, r1
 8003582:	6339      	str	r1, [r7, #48]	@ 0x30
 8003584:	4649      	mov	r1, r9
 8003586:	414b      	adcs	r3, r1
 8003588:	637b      	str	r3, [r7, #52]	@ 0x34
 800358a:	f04f 0200 	mov.w	r2, #0
 800358e:	f04f 0300 	mov.w	r3, #0
 8003592:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003596:	4659      	mov	r1, fp
 8003598:	00cb      	lsls	r3, r1, #3
 800359a:	4651      	mov	r1, sl
 800359c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80035a0:	4651      	mov	r1, sl
 80035a2:	00ca      	lsls	r2, r1, #3
 80035a4:	4610      	mov	r0, r2
 80035a6:	4619      	mov	r1, r3
 80035a8:	4603      	mov	r3, r0
 80035aa:	4642      	mov	r2, r8
 80035ac:	189b      	adds	r3, r3, r2
 80035ae:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80035b2:	464b      	mov	r3, r9
 80035b4:	460a      	mov	r2, r1
 80035b6:	eb42 0303 	adc.w	r3, r2, r3
 80035ba:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80035be:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80035c2:	2200      	movs	r2, #0
 80035c4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80035c8:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 80035cc:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80035d0:	460b      	mov	r3, r1
 80035d2:	18db      	adds	r3, r3, r3
 80035d4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80035d6:	4613      	mov	r3, r2
 80035d8:	eb42 0303 	adc.w	r3, r2, r3
 80035dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80035de:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80035e2:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	@ 0xb8
 80035e6:	f7fd fb2f 	bl	8000c48 <__aeabi_uldivmod>
 80035ea:	4602      	mov	r2, r0
 80035ec:	460b      	mov	r3, r1
 80035ee:	4b0c      	ldr	r3, [pc, #48]	@ (8003620 <LL_USART_SetBaudRate+0x238>)
 80035f0:	fba3 1302 	umull	r1, r3, r3, r2
 80035f4:	095b      	lsrs	r3, r3, #5
 80035f6:	2164      	movs	r1, #100	@ 0x64
 80035f8:	fb01 f303 	mul.w	r3, r1, r3
 80035fc:	1ad3      	subs	r3, r2, r3
 80035fe:	00db      	lsls	r3, r3, #3
 8003600:	3332      	adds	r3, #50	@ 0x32
 8003602:	4a07      	ldr	r2, [pc, #28]	@ (8003620 <LL_USART_SetBaudRate+0x238>)
 8003604:	fba2 2303 	umull	r2, r3, r2, r3
 8003608:	095b      	lsrs	r3, r3, #5
 800360a:	b29b      	uxth	r3, r3
 800360c:	f003 0307 	and.w	r3, r3, #7
 8003610:	b29b      	uxth	r3, r3
 8003612:	4423      	add	r3, r4
 8003614:	b29b      	uxth	r3, r3
 8003616:	461a      	mov	r2, r3
 8003618:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800361c:	609a      	str	r2, [r3, #8]
}
 800361e:	e108      	b.n	8003832 <LL_USART_SetBaudRate+0x44a>
 8003620:	51eb851f 	.word	0x51eb851f
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8003624:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003628:	2200      	movs	r2, #0
 800362a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800362e:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003632:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	@ 0xa8
 8003636:	4642      	mov	r2, r8
 8003638:	464b      	mov	r3, r9
 800363a:	1891      	adds	r1, r2, r2
 800363c:	6239      	str	r1, [r7, #32]
 800363e:	415b      	adcs	r3, r3
 8003640:	627b      	str	r3, [r7, #36]	@ 0x24
 8003642:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003646:	4641      	mov	r1, r8
 8003648:	1854      	adds	r4, r2, r1
 800364a:	4649      	mov	r1, r9
 800364c:	eb43 0501 	adc.w	r5, r3, r1
 8003650:	f04f 0200 	mov.w	r2, #0
 8003654:	f04f 0300 	mov.w	r3, #0
 8003658:	00eb      	lsls	r3, r5, #3
 800365a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800365e:	00e2      	lsls	r2, r4, #3
 8003660:	4614      	mov	r4, r2
 8003662:	461d      	mov	r5, r3
 8003664:	4643      	mov	r3, r8
 8003666:	18e3      	adds	r3, r4, r3
 8003668:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800366c:	464b      	mov	r3, r9
 800366e:	eb45 0303 	adc.w	r3, r5, r3
 8003672:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8003676:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800367a:	2200      	movs	r2, #0
 800367c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003680:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8003684:	f04f 0200 	mov.w	r2, #0
 8003688:	f04f 0300 	mov.w	r3, #0
 800368c:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	@ 0x98
 8003690:	4629      	mov	r1, r5
 8003692:	008b      	lsls	r3, r1, #2
 8003694:	4621      	mov	r1, r4
 8003696:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800369a:	4621      	mov	r1, r4
 800369c:	008a      	lsls	r2, r1, #2
 800369e:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
 80036a2:	f7fd fad1 	bl	8000c48 <__aeabi_uldivmod>
 80036a6:	4602      	mov	r2, r0
 80036a8:	460b      	mov	r3, r1
 80036aa:	4b65      	ldr	r3, [pc, #404]	@ (8003840 <LL_USART_SetBaudRate+0x458>)
 80036ac:	fba3 2302 	umull	r2, r3, r3, r2
 80036b0:	095b      	lsrs	r3, r3, #5
 80036b2:	b29b      	uxth	r3, r3
 80036b4:	011b      	lsls	r3, r3, #4
 80036b6:	b29c      	uxth	r4, r3
 80036b8:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80036bc:	2200      	movs	r2, #0
 80036be:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80036c2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80036c6:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	@ 0x90
 80036ca:	4642      	mov	r2, r8
 80036cc:	464b      	mov	r3, r9
 80036ce:	1891      	adds	r1, r2, r2
 80036d0:	61b9      	str	r1, [r7, #24]
 80036d2:	415b      	adcs	r3, r3
 80036d4:	61fb      	str	r3, [r7, #28]
 80036d6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80036da:	4641      	mov	r1, r8
 80036dc:	1851      	adds	r1, r2, r1
 80036de:	6139      	str	r1, [r7, #16]
 80036e0:	4649      	mov	r1, r9
 80036e2:	414b      	adcs	r3, r1
 80036e4:	617b      	str	r3, [r7, #20]
 80036e6:	f04f 0200 	mov.w	r2, #0
 80036ea:	f04f 0300 	mov.w	r3, #0
 80036ee:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80036f2:	4659      	mov	r1, fp
 80036f4:	00cb      	lsls	r3, r1, #3
 80036f6:	4651      	mov	r1, sl
 80036f8:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80036fc:	4651      	mov	r1, sl
 80036fe:	00ca      	lsls	r2, r1, #3
 8003700:	4610      	mov	r0, r2
 8003702:	4619      	mov	r1, r3
 8003704:	4603      	mov	r3, r0
 8003706:	4642      	mov	r2, r8
 8003708:	189b      	adds	r3, r3, r2
 800370a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800370e:	464b      	mov	r3, r9
 8003710:	460a      	mov	r2, r1
 8003712:	eb42 0303 	adc.w	r3, r2, r3
 8003716:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800371a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800371e:	2200      	movs	r2, #0
 8003720:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003724:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8003728:	f04f 0200 	mov.w	r2, #0
 800372c:	f04f 0300 	mov.w	r3, #0
 8003730:	e9d7 8920 	ldrd	r8, r9, [r7, #128]	@ 0x80
 8003734:	4649      	mov	r1, r9
 8003736:	008b      	lsls	r3, r1, #2
 8003738:	4641      	mov	r1, r8
 800373a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800373e:	4641      	mov	r1, r8
 8003740:	008a      	lsls	r2, r1, #2
 8003742:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	@ 0x88
 8003746:	f7fd fa7f 	bl	8000c48 <__aeabi_uldivmod>
 800374a:	4602      	mov	r2, r0
 800374c:	460b      	mov	r3, r1
 800374e:	4611      	mov	r1, r2
 8003750:	4b3b      	ldr	r3, [pc, #236]	@ (8003840 <LL_USART_SetBaudRate+0x458>)
 8003752:	fba3 2301 	umull	r2, r3, r3, r1
 8003756:	095b      	lsrs	r3, r3, #5
 8003758:	2264      	movs	r2, #100	@ 0x64
 800375a:	fb02 f303 	mul.w	r3, r2, r3
 800375e:	1acb      	subs	r3, r1, r3
 8003760:	011b      	lsls	r3, r3, #4
 8003762:	3332      	adds	r3, #50	@ 0x32
 8003764:	4a36      	ldr	r2, [pc, #216]	@ (8003840 <LL_USART_SetBaudRate+0x458>)
 8003766:	fba2 2303 	umull	r2, r3, r2, r3
 800376a:	095b      	lsrs	r3, r3, #5
 800376c:	b29b      	uxth	r3, r3
 800376e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003772:	b29b      	uxth	r3, r3
 8003774:	4423      	add	r3, r4
 8003776:	b29c      	uxth	r4, r3
 8003778:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800377c:	2200      	movs	r2, #0
 800377e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003780:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003782:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003786:	4642      	mov	r2, r8
 8003788:	464b      	mov	r3, r9
 800378a:	1891      	adds	r1, r2, r2
 800378c:	60b9      	str	r1, [r7, #8]
 800378e:	415b      	adcs	r3, r3
 8003790:	60fb      	str	r3, [r7, #12]
 8003792:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003796:	4641      	mov	r1, r8
 8003798:	1851      	adds	r1, r2, r1
 800379a:	6039      	str	r1, [r7, #0]
 800379c:	4649      	mov	r1, r9
 800379e:	414b      	adcs	r3, r1
 80037a0:	607b      	str	r3, [r7, #4]
 80037a2:	f04f 0200 	mov.w	r2, #0
 80037a6:	f04f 0300 	mov.w	r3, #0
 80037aa:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80037ae:	4659      	mov	r1, fp
 80037b0:	00cb      	lsls	r3, r1, #3
 80037b2:	4651      	mov	r1, sl
 80037b4:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80037b8:	4651      	mov	r1, sl
 80037ba:	00ca      	lsls	r2, r1, #3
 80037bc:	4610      	mov	r0, r2
 80037be:	4619      	mov	r1, r3
 80037c0:	4603      	mov	r3, r0
 80037c2:	4642      	mov	r2, r8
 80037c4:	189b      	adds	r3, r3, r2
 80037c6:	673b      	str	r3, [r7, #112]	@ 0x70
 80037c8:	464b      	mov	r3, r9
 80037ca:	460a      	mov	r2, r1
 80037cc:	eb42 0303 	adc.w	r3, r2, r3
 80037d0:	677b      	str	r3, [r7, #116]	@ 0x74
 80037d2:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80037d6:	2200      	movs	r2, #0
 80037d8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80037da:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80037dc:	f04f 0200 	mov.w	r2, #0
 80037e0:	f04f 0300 	mov.w	r3, #0
 80037e4:	e9d7 891a 	ldrd	r8, r9, [r7, #104]	@ 0x68
 80037e8:	4649      	mov	r1, r9
 80037ea:	008b      	lsls	r3, r1, #2
 80037ec:	4641      	mov	r1, r8
 80037ee:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80037f2:	4641      	mov	r1, r8
 80037f4:	008a      	lsls	r2, r1, #2
 80037f6:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 80037fa:	f7fd fa25 	bl	8000c48 <__aeabi_uldivmod>
 80037fe:	4602      	mov	r2, r0
 8003800:	460b      	mov	r3, r1
 8003802:	4b0f      	ldr	r3, [pc, #60]	@ (8003840 <LL_USART_SetBaudRate+0x458>)
 8003804:	fba3 1302 	umull	r1, r3, r3, r2
 8003808:	095b      	lsrs	r3, r3, #5
 800380a:	2164      	movs	r1, #100	@ 0x64
 800380c:	fb01 f303 	mul.w	r3, r1, r3
 8003810:	1ad3      	subs	r3, r2, r3
 8003812:	011b      	lsls	r3, r3, #4
 8003814:	3332      	adds	r3, #50	@ 0x32
 8003816:	4a0a      	ldr	r2, [pc, #40]	@ (8003840 <LL_USART_SetBaudRate+0x458>)
 8003818:	fba2 2303 	umull	r2, r3, r2, r3
 800381c:	095b      	lsrs	r3, r3, #5
 800381e:	b29b      	uxth	r3, r3
 8003820:	f003 030f 	and.w	r3, r3, #15
 8003824:	b29b      	uxth	r3, r3
 8003826:	4423      	add	r3, r4
 8003828:	b29b      	uxth	r3, r3
 800382a:	461a      	mov	r2, r3
 800382c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003830:	609a      	str	r2, [r3, #8]
}
 8003832:	bf00      	nop
 8003834:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003838:	46bd      	mov	sp, r7
 800383a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800383e:	bf00      	nop
 8003840:	51eb851f 	.word	0x51eb851f

08003844 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct)
{
 8003844:	b580      	push	{r7, lr}
 8003846:	b088      	sub	sp, #32
 8003848:	af00      	add	r7, sp, #0
 800384a:	6078      	str	r0, [r7, #4]
 800384c:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 800384e:	2301      	movs	r3, #1
 8003850:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8003852:	2300      	movs	r3, #0
 8003854:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8003856:	6878      	ldr	r0, [r7, #4]
 8003858:	f7ff fd8c 	bl	8003374 <LL_USART_IsEnabled>
 800385c:	4603      	mov	r3, r0
 800385e:	2b00      	cmp	r3, #0
 8003860:	d15e      	bne.n	8003920 <LL_USART_Init+0xdc>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	68db      	ldr	r3, [r3, #12]
 8003866:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 800386a:	f023 030c 	bic.w	r3, r3, #12
 800386e:	683a      	ldr	r2, [r7, #0]
 8003870:	6851      	ldr	r1, [r2, #4]
 8003872:	683a      	ldr	r2, [r7, #0]
 8003874:	68d2      	ldr	r2, [r2, #12]
 8003876:	4311      	orrs	r1, r2
 8003878:	683a      	ldr	r2, [r7, #0]
 800387a:	6912      	ldr	r2, [r2, #16]
 800387c:	4311      	orrs	r1, r2
 800387e:	683a      	ldr	r2, [r7, #0]
 8003880:	6992      	ldr	r2, [r2, #24]
 8003882:	430a      	orrs	r2, r1
 8003884:	431a      	orrs	r2, r3
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 800388a:	683b      	ldr	r3, [r7, #0]
 800388c:	689b      	ldr	r3, [r3, #8]
 800388e:	4619      	mov	r1, r3
 8003890:	6878      	ldr	r0, [r7, #4]
 8003892:	f7ff fd83 	bl	800339c <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8003896:	683b      	ldr	r3, [r7, #0]
 8003898:	695b      	ldr	r3, [r3, #20]
 800389a:	4619      	mov	r1, r3
 800389c:	6878      	ldr	r0, [r7, #4]
 800389e:	f7ff fd90 	bl	80033c2 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 80038a2:	f107 0308 	add.w	r3, r7, #8
 80038a6:	4618      	mov	r0, r3
 80038a8:	f7ff f9a8 	bl	8002bfc <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	4a1f      	ldr	r2, [pc, #124]	@ (800392c <LL_USART_Init+0xe8>)
 80038b0:	4293      	cmp	r3, r2
 80038b2:	d102      	bne.n	80038ba <LL_USART_Init+0x76>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 80038b4:	697b      	ldr	r3, [r7, #20]
 80038b6:	61bb      	str	r3, [r7, #24]
 80038b8:	e021      	b.n	80038fe <LL_USART_Init+0xba>
    }
    else if (USARTx == USART2)
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	4a1c      	ldr	r2, [pc, #112]	@ (8003930 <LL_USART_Init+0xec>)
 80038be:	4293      	cmp	r3, r2
 80038c0:	d102      	bne.n	80038c8 <LL_USART_Init+0x84>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 80038c2:	693b      	ldr	r3, [r7, #16]
 80038c4:	61bb      	str	r3, [r7, #24]
 80038c6:	e01a      	b.n	80038fe <LL_USART_Init+0xba>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	4a1a      	ldr	r2, [pc, #104]	@ (8003934 <LL_USART_Init+0xf0>)
 80038cc:	4293      	cmp	r3, r2
 80038ce:	d102      	bne.n	80038d6 <LL_USART_Init+0x92>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 80038d0:	693b      	ldr	r3, [r7, #16]
 80038d2:	61bb      	str	r3, [r7, #24]
 80038d4:	e013      	b.n	80038fe <LL_USART_Init+0xba>
    }
#endif /* USART3 */
#if defined(USART6)
    else if (USARTx == USART6)
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	4a17      	ldr	r2, [pc, #92]	@ (8003938 <LL_USART_Init+0xf4>)
 80038da:	4293      	cmp	r3, r2
 80038dc:	d102      	bne.n	80038e4 <LL_USART_Init+0xa0>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 80038de:	697b      	ldr	r3, [r7, #20]
 80038e0:	61bb      	str	r3, [r7, #24]
 80038e2:	e00c      	b.n	80038fe <LL_USART_Init+0xba>
    }
#endif /* USART6 */
#if defined(UART4)
    else if (USARTx == UART4)
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	4a15      	ldr	r2, [pc, #84]	@ (800393c <LL_USART_Init+0xf8>)
 80038e8:	4293      	cmp	r3, r2
 80038ea:	d102      	bne.n	80038f2 <LL_USART_Init+0xae>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 80038ec:	693b      	ldr	r3, [r7, #16]
 80038ee:	61bb      	str	r3, [r7, #24]
 80038f0:	e005      	b.n	80038fe <LL_USART_Init+0xba>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	4a12      	ldr	r2, [pc, #72]	@ (8003940 <LL_USART_Init+0xfc>)
 80038f6:	4293      	cmp	r3, r2
 80038f8:	d101      	bne.n	80038fe <LL_USART_Init+0xba>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 80038fa:	693b      	ldr	r3, [r7, #16]
 80038fc:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 80038fe:	69bb      	ldr	r3, [r7, #24]
 8003900:	2b00      	cmp	r3, #0
 8003902:	d00d      	beq.n	8003920 <LL_USART_Init+0xdc>
        && (USART_InitStruct->BaudRate != 0U))
 8003904:	683b      	ldr	r3, [r7, #0]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	2b00      	cmp	r3, #0
 800390a:	d009      	beq.n	8003920 <LL_USART_Init+0xdc>
    {
      status = SUCCESS;
 800390c:	2300      	movs	r3, #0
 800390e:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
                           periphclk,
                           USART_InitStruct->OverSampling,
 8003910:	683b      	ldr	r3, [r7, #0]
 8003912:	699a      	ldr	r2, [r3, #24]
                           USART_InitStruct->BaudRate);
 8003914:	683b      	ldr	r3, [r7, #0]
 8003916:	681b      	ldr	r3, [r3, #0]
      LL_USART_SetBaudRate(USARTx,
 8003918:	69b9      	ldr	r1, [r7, #24]
 800391a:	6878      	ldr	r0, [r7, #4]
 800391c:	f7ff fd64 	bl	80033e8 <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8003920:	7ffb      	ldrb	r3, [r7, #31]
}
 8003922:	4618      	mov	r0, r3
 8003924:	3720      	adds	r7, #32
 8003926:	46bd      	mov	sp, r7
 8003928:	bd80      	pop	{r7, pc}
 800392a:	bf00      	nop
 800392c:	40011000 	.word	0x40011000
 8003930:	40004400 	.word	0x40004400
 8003934:	40004800 	.word	0x40004800
 8003938:	40011400 	.word	0x40011400
 800393c:	40004c00 	.word	0x40004c00
 8003940:	40005000 	.word	0x40005000

08003944 <__cvt>:
 8003944:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003948:	ec57 6b10 	vmov	r6, r7, d0
 800394c:	2f00      	cmp	r7, #0
 800394e:	460c      	mov	r4, r1
 8003950:	4619      	mov	r1, r3
 8003952:	463b      	mov	r3, r7
 8003954:	bfbb      	ittet	lt
 8003956:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800395a:	461f      	movlt	r7, r3
 800395c:	2300      	movge	r3, #0
 800395e:	232d      	movlt	r3, #45	@ 0x2d
 8003960:	700b      	strb	r3, [r1, #0]
 8003962:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003964:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8003968:	4691      	mov	r9, r2
 800396a:	f023 0820 	bic.w	r8, r3, #32
 800396e:	bfbc      	itt	lt
 8003970:	4632      	movlt	r2, r6
 8003972:	4616      	movlt	r6, r2
 8003974:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8003978:	d005      	beq.n	8003986 <__cvt+0x42>
 800397a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800397e:	d100      	bne.n	8003982 <__cvt+0x3e>
 8003980:	3401      	adds	r4, #1
 8003982:	2102      	movs	r1, #2
 8003984:	e000      	b.n	8003988 <__cvt+0x44>
 8003986:	2103      	movs	r1, #3
 8003988:	ab03      	add	r3, sp, #12
 800398a:	9301      	str	r3, [sp, #4]
 800398c:	ab02      	add	r3, sp, #8
 800398e:	9300      	str	r3, [sp, #0]
 8003990:	ec47 6b10 	vmov	d0, r6, r7
 8003994:	4653      	mov	r3, sl
 8003996:	4622      	mov	r2, r4
 8003998:	f000 fe4a 	bl	8004630 <_dtoa_r>
 800399c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80039a0:	4605      	mov	r5, r0
 80039a2:	d119      	bne.n	80039d8 <__cvt+0x94>
 80039a4:	f019 0f01 	tst.w	r9, #1
 80039a8:	d00e      	beq.n	80039c8 <__cvt+0x84>
 80039aa:	eb00 0904 	add.w	r9, r0, r4
 80039ae:	2200      	movs	r2, #0
 80039b0:	2300      	movs	r3, #0
 80039b2:	4630      	mov	r0, r6
 80039b4:	4639      	mov	r1, r7
 80039b6:	f7fd f887 	bl	8000ac8 <__aeabi_dcmpeq>
 80039ba:	b108      	cbz	r0, 80039c0 <__cvt+0x7c>
 80039bc:	f8cd 900c 	str.w	r9, [sp, #12]
 80039c0:	2230      	movs	r2, #48	@ 0x30
 80039c2:	9b03      	ldr	r3, [sp, #12]
 80039c4:	454b      	cmp	r3, r9
 80039c6:	d31e      	bcc.n	8003a06 <__cvt+0xc2>
 80039c8:	9b03      	ldr	r3, [sp, #12]
 80039ca:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80039cc:	1b5b      	subs	r3, r3, r5
 80039ce:	4628      	mov	r0, r5
 80039d0:	6013      	str	r3, [r2, #0]
 80039d2:	b004      	add	sp, #16
 80039d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80039d8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80039dc:	eb00 0904 	add.w	r9, r0, r4
 80039e0:	d1e5      	bne.n	80039ae <__cvt+0x6a>
 80039e2:	7803      	ldrb	r3, [r0, #0]
 80039e4:	2b30      	cmp	r3, #48	@ 0x30
 80039e6:	d10a      	bne.n	80039fe <__cvt+0xba>
 80039e8:	2200      	movs	r2, #0
 80039ea:	2300      	movs	r3, #0
 80039ec:	4630      	mov	r0, r6
 80039ee:	4639      	mov	r1, r7
 80039f0:	f7fd f86a 	bl	8000ac8 <__aeabi_dcmpeq>
 80039f4:	b918      	cbnz	r0, 80039fe <__cvt+0xba>
 80039f6:	f1c4 0401 	rsb	r4, r4, #1
 80039fa:	f8ca 4000 	str.w	r4, [sl]
 80039fe:	f8da 3000 	ldr.w	r3, [sl]
 8003a02:	4499      	add	r9, r3
 8003a04:	e7d3      	b.n	80039ae <__cvt+0x6a>
 8003a06:	1c59      	adds	r1, r3, #1
 8003a08:	9103      	str	r1, [sp, #12]
 8003a0a:	701a      	strb	r2, [r3, #0]
 8003a0c:	e7d9      	b.n	80039c2 <__cvt+0x7e>

08003a0e <__exponent>:
 8003a0e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003a10:	2900      	cmp	r1, #0
 8003a12:	bfba      	itte	lt
 8003a14:	4249      	neglt	r1, r1
 8003a16:	232d      	movlt	r3, #45	@ 0x2d
 8003a18:	232b      	movge	r3, #43	@ 0x2b
 8003a1a:	2909      	cmp	r1, #9
 8003a1c:	7002      	strb	r2, [r0, #0]
 8003a1e:	7043      	strb	r3, [r0, #1]
 8003a20:	dd29      	ble.n	8003a76 <__exponent+0x68>
 8003a22:	f10d 0307 	add.w	r3, sp, #7
 8003a26:	461d      	mov	r5, r3
 8003a28:	270a      	movs	r7, #10
 8003a2a:	461a      	mov	r2, r3
 8003a2c:	fbb1 f6f7 	udiv	r6, r1, r7
 8003a30:	fb07 1416 	mls	r4, r7, r6, r1
 8003a34:	3430      	adds	r4, #48	@ 0x30
 8003a36:	f802 4c01 	strb.w	r4, [r2, #-1]
 8003a3a:	460c      	mov	r4, r1
 8003a3c:	2c63      	cmp	r4, #99	@ 0x63
 8003a3e:	f103 33ff 	add.w	r3, r3, #4294967295
 8003a42:	4631      	mov	r1, r6
 8003a44:	dcf1      	bgt.n	8003a2a <__exponent+0x1c>
 8003a46:	3130      	adds	r1, #48	@ 0x30
 8003a48:	1e94      	subs	r4, r2, #2
 8003a4a:	f803 1c01 	strb.w	r1, [r3, #-1]
 8003a4e:	1c41      	adds	r1, r0, #1
 8003a50:	4623      	mov	r3, r4
 8003a52:	42ab      	cmp	r3, r5
 8003a54:	d30a      	bcc.n	8003a6c <__exponent+0x5e>
 8003a56:	f10d 0309 	add.w	r3, sp, #9
 8003a5a:	1a9b      	subs	r3, r3, r2
 8003a5c:	42ac      	cmp	r4, r5
 8003a5e:	bf88      	it	hi
 8003a60:	2300      	movhi	r3, #0
 8003a62:	3302      	adds	r3, #2
 8003a64:	4403      	add	r3, r0
 8003a66:	1a18      	subs	r0, r3, r0
 8003a68:	b003      	add	sp, #12
 8003a6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003a6c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8003a70:	f801 6f01 	strb.w	r6, [r1, #1]!
 8003a74:	e7ed      	b.n	8003a52 <__exponent+0x44>
 8003a76:	2330      	movs	r3, #48	@ 0x30
 8003a78:	3130      	adds	r1, #48	@ 0x30
 8003a7a:	7083      	strb	r3, [r0, #2]
 8003a7c:	70c1      	strb	r1, [r0, #3]
 8003a7e:	1d03      	adds	r3, r0, #4
 8003a80:	e7f1      	b.n	8003a66 <__exponent+0x58>
	...

08003a84 <_printf_float>:
 8003a84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003a88:	b08d      	sub	sp, #52	@ 0x34
 8003a8a:	460c      	mov	r4, r1
 8003a8c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8003a90:	4616      	mov	r6, r2
 8003a92:	461f      	mov	r7, r3
 8003a94:	4605      	mov	r5, r0
 8003a96:	f000 fccb 	bl	8004430 <_localeconv_r>
 8003a9a:	6803      	ldr	r3, [r0, #0]
 8003a9c:	9304      	str	r3, [sp, #16]
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	f7fc fbe6 	bl	8000270 <strlen>
 8003aa4:	2300      	movs	r3, #0
 8003aa6:	930a      	str	r3, [sp, #40]	@ 0x28
 8003aa8:	f8d8 3000 	ldr.w	r3, [r8]
 8003aac:	9005      	str	r0, [sp, #20]
 8003aae:	3307      	adds	r3, #7
 8003ab0:	f023 0307 	bic.w	r3, r3, #7
 8003ab4:	f103 0208 	add.w	r2, r3, #8
 8003ab8:	f894 a018 	ldrb.w	sl, [r4, #24]
 8003abc:	f8d4 b000 	ldr.w	fp, [r4]
 8003ac0:	f8c8 2000 	str.w	r2, [r8]
 8003ac4:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003ac8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8003acc:	9307      	str	r3, [sp, #28]
 8003ace:	f8cd 8018 	str.w	r8, [sp, #24]
 8003ad2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8003ad6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003ada:	4b9c      	ldr	r3, [pc, #624]	@ (8003d4c <_printf_float+0x2c8>)
 8003adc:	f04f 32ff 	mov.w	r2, #4294967295
 8003ae0:	f7fd f824 	bl	8000b2c <__aeabi_dcmpun>
 8003ae4:	bb70      	cbnz	r0, 8003b44 <_printf_float+0xc0>
 8003ae6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003aea:	4b98      	ldr	r3, [pc, #608]	@ (8003d4c <_printf_float+0x2c8>)
 8003aec:	f04f 32ff 	mov.w	r2, #4294967295
 8003af0:	f7fc fffe 	bl	8000af0 <__aeabi_dcmple>
 8003af4:	bb30      	cbnz	r0, 8003b44 <_printf_float+0xc0>
 8003af6:	2200      	movs	r2, #0
 8003af8:	2300      	movs	r3, #0
 8003afa:	4640      	mov	r0, r8
 8003afc:	4649      	mov	r1, r9
 8003afe:	f7fc ffed 	bl	8000adc <__aeabi_dcmplt>
 8003b02:	b110      	cbz	r0, 8003b0a <_printf_float+0x86>
 8003b04:	232d      	movs	r3, #45	@ 0x2d
 8003b06:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003b0a:	4a91      	ldr	r2, [pc, #580]	@ (8003d50 <_printf_float+0x2cc>)
 8003b0c:	4b91      	ldr	r3, [pc, #580]	@ (8003d54 <_printf_float+0x2d0>)
 8003b0e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8003b12:	bf8c      	ite	hi
 8003b14:	4690      	movhi	r8, r2
 8003b16:	4698      	movls	r8, r3
 8003b18:	2303      	movs	r3, #3
 8003b1a:	6123      	str	r3, [r4, #16]
 8003b1c:	f02b 0304 	bic.w	r3, fp, #4
 8003b20:	6023      	str	r3, [r4, #0]
 8003b22:	f04f 0900 	mov.w	r9, #0
 8003b26:	9700      	str	r7, [sp, #0]
 8003b28:	4633      	mov	r3, r6
 8003b2a:	aa0b      	add	r2, sp, #44	@ 0x2c
 8003b2c:	4621      	mov	r1, r4
 8003b2e:	4628      	mov	r0, r5
 8003b30:	f000 f9d2 	bl	8003ed8 <_printf_common>
 8003b34:	3001      	adds	r0, #1
 8003b36:	f040 808d 	bne.w	8003c54 <_printf_float+0x1d0>
 8003b3a:	f04f 30ff 	mov.w	r0, #4294967295
 8003b3e:	b00d      	add	sp, #52	@ 0x34
 8003b40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003b44:	4642      	mov	r2, r8
 8003b46:	464b      	mov	r3, r9
 8003b48:	4640      	mov	r0, r8
 8003b4a:	4649      	mov	r1, r9
 8003b4c:	f7fc ffee 	bl	8000b2c <__aeabi_dcmpun>
 8003b50:	b140      	cbz	r0, 8003b64 <_printf_float+0xe0>
 8003b52:	464b      	mov	r3, r9
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	bfbc      	itt	lt
 8003b58:	232d      	movlt	r3, #45	@ 0x2d
 8003b5a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8003b5e:	4a7e      	ldr	r2, [pc, #504]	@ (8003d58 <_printf_float+0x2d4>)
 8003b60:	4b7e      	ldr	r3, [pc, #504]	@ (8003d5c <_printf_float+0x2d8>)
 8003b62:	e7d4      	b.n	8003b0e <_printf_float+0x8a>
 8003b64:	6863      	ldr	r3, [r4, #4]
 8003b66:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8003b6a:	9206      	str	r2, [sp, #24]
 8003b6c:	1c5a      	adds	r2, r3, #1
 8003b6e:	d13b      	bne.n	8003be8 <_printf_float+0x164>
 8003b70:	2306      	movs	r3, #6
 8003b72:	6063      	str	r3, [r4, #4]
 8003b74:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8003b78:	2300      	movs	r3, #0
 8003b7a:	6022      	str	r2, [r4, #0]
 8003b7c:	9303      	str	r3, [sp, #12]
 8003b7e:	ab0a      	add	r3, sp, #40	@ 0x28
 8003b80:	e9cd a301 	strd	sl, r3, [sp, #4]
 8003b84:	ab09      	add	r3, sp, #36	@ 0x24
 8003b86:	9300      	str	r3, [sp, #0]
 8003b88:	6861      	ldr	r1, [r4, #4]
 8003b8a:	ec49 8b10 	vmov	d0, r8, r9
 8003b8e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8003b92:	4628      	mov	r0, r5
 8003b94:	f7ff fed6 	bl	8003944 <__cvt>
 8003b98:	9b06      	ldr	r3, [sp, #24]
 8003b9a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8003b9c:	2b47      	cmp	r3, #71	@ 0x47
 8003b9e:	4680      	mov	r8, r0
 8003ba0:	d129      	bne.n	8003bf6 <_printf_float+0x172>
 8003ba2:	1cc8      	adds	r0, r1, #3
 8003ba4:	db02      	blt.n	8003bac <_printf_float+0x128>
 8003ba6:	6863      	ldr	r3, [r4, #4]
 8003ba8:	4299      	cmp	r1, r3
 8003baa:	dd41      	ble.n	8003c30 <_printf_float+0x1ac>
 8003bac:	f1aa 0a02 	sub.w	sl, sl, #2
 8003bb0:	fa5f fa8a 	uxtb.w	sl, sl
 8003bb4:	3901      	subs	r1, #1
 8003bb6:	4652      	mov	r2, sl
 8003bb8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8003bbc:	9109      	str	r1, [sp, #36]	@ 0x24
 8003bbe:	f7ff ff26 	bl	8003a0e <__exponent>
 8003bc2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8003bc4:	1813      	adds	r3, r2, r0
 8003bc6:	2a01      	cmp	r2, #1
 8003bc8:	4681      	mov	r9, r0
 8003bca:	6123      	str	r3, [r4, #16]
 8003bcc:	dc02      	bgt.n	8003bd4 <_printf_float+0x150>
 8003bce:	6822      	ldr	r2, [r4, #0]
 8003bd0:	07d2      	lsls	r2, r2, #31
 8003bd2:	d501      	bpl.n	8003bd8 <_printf_float+0x154>
 8003bd4:	3301      	adds	r3, #1
 8003bd6:	6123      	str	r3, [r4, #16]
 8003bd8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d0a2      	beq.n	8003b26 <_printf_float+0xa2>
 8003be0:	232d      	movs	r3, #45	@ 0x2d
 8003be2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003be6:	e79e      	b.n	8003b26 <_printf_float+0xa2>
 8003be8:	9a06      	ldr	r2, [sp, #24]
 8003bea:	2a47      	cmp	r2, #71	@ 0x47
 8003bec:	d1c2      	bne.n	8003b74 <_printf_float+0xf0>
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d1c0      	bne.n	8003b74 <_printf_float+0xf0>
 8003bf2:	2301      	movs	r3, #1
 8003bf4:	e7bd      	b.n	8003b72 <_printf_float+0xee>
 8003bf6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8003bfa:	d9db      	bls.n	8003bb4 <_printf_float+0x130>
 8003bfc:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8003c00:	d118      	bne.n	8003c34 <_printf_float+0x1b0>
 8003c02:	2900      	cmp	r1, #0
 8003c04:	6863      	ldr	r3, [r4, #4]
 8003c06:	dd0b      	ble.n	8003c20 <_printf_float+0x19c>
 8003c08:	6121      	str	r1, [r4, #16]
 8003c0a:	b913      	cbnz	r3, 8003c12 <_printf_float+0x18e>
 8003c0c:	6822      	ldr	r2, [r4, #0]
 8003c0e:	07d0      	lsls	r0, r2, #31
 8003c10:	d502      	bpl.n	8003c18 <_printf_float+0x194>
 8003c12:	3301      	adds	r3, #1
 8003c14:	440b      	add	r3, r1
 8003c16:	6123      	str	r3, [r4, #16]
 8003c18:	65a1      	str	r1, [r4, #88]	@ 0x58
 8003c1a:	f04f 0900 	mov.w	r9, #0
 8003c1e:	e7db      	b.n	8003bd8 <_printf_float+0x154>
 8003c20:	b913      	cbnz	r3, 8003c28 <_printf_float+0x1a4>
 8003c22:	6822      	ldr	r2, [r4, #0]
 8003c24:	07d2      	lsls	r2, r2, #31
 8003c26:	d501      	bpl.n	8003c2c <_printf_float+0x1a8>
 8003c28:	3302      	adds	r3, #2
 8003c2a:	e7f4      	b.n	8003c16 <_printf_float+0x192>
 8003c2c:	2301      	movs	r3, #1
 8003c2e:	e7f2      	b.n	8003c16 <_printf_float+0x192>
 8003c30:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8003c34:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003c36:	4299      	cmp	r1, r3
 8003c38:	db05      	blt.n	8003c46 <_printf_float+0x1c2>
 8003c3a:	6823      	ldr	r3, [r4, #0]
 8003c3c:	6121      	str	r1, [r4, #16]
 8003c3e:	07d8      	lsls	r0, r3, #31
 8003c40:	d5ea      	bpl.n	8003c18 <_printf_float+0x194>
 8003c42:	1c4b      	adds	r3, r1, #1
 8003c44:	e7e7      	b.n	8003c16 <_printf_float+0x192>
 8003c46:	2900      	cmp	r1, #0
 8003c48:	bfd4      	ite	le
 8003c4a:	f1c1 0202 	rsble	r2, r1, #2
 8003c4e:	2201      	movgt	r2, #1
 8003c50:	4413      	add	r3, r2
 8003c52:	e7e0      	b.n	8003c16 <_printf_float+0x192>
 8003c54:	6823      	ldr	r3, [r4, #0]
 8003c56:	055a      	lsls	r2, r3, #21
 8003c58:	d407      	bmi.n	8003c6a <_printf_float+0x1e6>
 8003c5a:	6923      	ldr	r3, [r4, #16]
 8003c5c:	4642      	mov	r2, r8
 8003c5e:	4631      	mov	r1, r6
 8003c60:	4628      	mov	r0, r5
 8003c62:	47b8      	blx	r7
 8003c64:	3001      	adds	r0, #1
 8003c66:	d12b      	bne.n	8003cc0 <_printf_float+0x23c>
 8003c68:	e767      	b.n	8003b3a <_printf_float+0xb6>
 8003c6a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8003c6e:	f240 80dd 	bls.w	8003e2c <_printf_float+0x3a8>
 8003c72:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8003c76:	2200      	movs	r2, #0
 8003c78:	2300      	movs	r3, #0
 8003c7a:	f7fc ff25 	bl	8000ac8 <__aeabi_dcmpeq>
 8003c7e:	2800      	cmp	r0, #0
 8003c80:	d033      	beq.n	8003cea <_printf_float+0x266>
 8003c82:	4a37      	ldr	r2, [pc, #220]	@ (8003d60 <_printf_float+0x2dc>)
 8003c84:	2301      	movs	r3, #1
 8003c86:	4631      	mov	r1, r6
 8003c88:	4628      	mov	r0, r5
 8003c8a:	47b8      	blx	r7
 8003c8c:	3001      	adds	r0, #1
 8003c8e:	f43f af54 	beq.w	8003b3a <_printf_float+0xb6>
 8003c92:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8003c96:	4543      	cmp	r3, r8
 8003c98:	db02      	blt.n	8003ca0 <_printf_float+0x21c>
 8003c9a:	6823      	ldr	r3, [r4, #0]
 8003c9c:	07d8      	lsls	r0, r3, #31
 8003c9e:	d50f      	bpl.n	8003cc0 <_printf_float+0x23c>
 8003ca0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003ca4:	4631      	mov	r1, r6
 8003ca6:	4628      	mov	r0, r5
 8003ca8:	47b8      	blx	r7
 8003caa:	3001      	adds	r0, #1
 8003cac:	f43f af45 	beq.w	8003b3a <_printf_float+0xb6>
 8003cb0:	f04f 0900 	mov.w	r9, #0
 8003cb4:	f108 38ff 	add.w	r8, r8, #4294967295
 8003cb8:	f104 0a1a 	add.w	sl, r4, #26
 8003cbc:	45c8      	cmp	r8, r9
 8003cbe:	dc09      	bgt.n	8003cd4 <_printf_float+0x250>
 8003cc0:	6823      	ldr	r3, [r4, #0]
 8003cc2:	079b      	lsls	r3, r3, #30
 8003cc4:	f100 8103 	bmi.w	8003ece <_printf_float+0x44a>
 8003cc8:	68e0      	ldr	r0, [r4, #12]
 8003cca:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8003ccc:	4298      	cmp	r0, r3
 8003cce:	bfb8      	it	lt
 8003cd0:	4618      	movlt	r0, r3
 8003cd2:	e734      	b.n	8003b3e <_printf_float+0xba>
 8003cd4:	2301      	movs	r3, #1
 8003cd6:	4652      	mov	r2, sl
 8003cd8:	4631      	mov	r1, r6
 8003cda:	4628      	mov	r0, r5
 8003cdc:	47b8      	blx	r7
 8003cde:	3001      	adds	r0, #1
 8003ce0:	f43f af2b 	beq.w	8003b3a <_printf_float+0xb6>
 8003ce4:	f109 0901 	add.w	r9, r9, #1
 8003ce8:	e7e8      	b.n	8003cbc <_printf_float+0x238>
 8003cea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	dc39      	bgt.n	8003d64 <_printf_float+0x2e0>
 8003cf0:	4a1b      	ldr	r2, [pc, #108]	@ (8003d60 <_printf_float+0x2dc>)
 8003cf2:	2301      	movs	r3, #1
 8003cf4:	4631      	mov	r1, r6
 8003cf6:	4628      	mov	r0, r5
 8003cf8:	47b8      	blx	r7
 8003cfa:	3001      	adds	r0, #1
 8003cfc:	f43f af1d 	beq.w	8003b3a <_printf_float+0xb6>
 8003d00:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8003d04:	ea59 0303 	orrs.w	r3, r9, r3
 8003d08:	d102      	bne.n	8003d10 <_printf_float+0x28c>
 8003d0a:	6823      	ldr	r3, [r4, #0]
 8003d0c:	07d9      	lsls	r1, r3, #31
 8003d0e:	d5d7      	bpl.n	8003cc0 <_printf_float+0x23c>
 8003d10:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003d14:	4631      	mov	r1, r6
 8003d16:	4628      	mov	r0, r5
 8003d18:	47b8      	blx	r7
 8003d1a:	3001      	adds	r0, #1
 8003d1c:	f43f af0d 	beq.w	8003b3a <_printf_float+0xb6>
 8003d20:	f04f 0a00 	mov.w	sl, #0
 8003d24:	f104 0b1a 	add.w	fp, r4, #26
 8003d28:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003d2a:	425b      	negs	r3, r3
 8003d2c:	4553      	cmp	r3, sl
 8003d2e:	dc01      	bgt.n	8003d34 <_printf_float+0x2b0>
 8003d30:	464b      	mov	r3, r9
 8003d32:	e793      	b.n	8003c5c <_printf_float+0x1d8>
 8003d34:	2301      	movs	r3, #1
 8003d36:	465a      	mov	r2, fp
 8003d38:	4631      	mov	r1, r6
 8003d3a:	4628      	mov	r0, r5
 8003d3c:	47b8      	blx	r7
 8003d3e:	3001      	adds	r0, #1
 8003d40:	f43f aefb 	beq.w	8003b3a <_printf_float+0xb6>
 8003d44:	f10a 0a01 	add.w	sl, sl, #1
 8003d48:	e7ee      	b.n	8003d28 <_printf_float+0x2a4>
 8003d4a:	bf00      	nop
 8003d4c:	7fefffff 	.word	0x7fefffff
 8003d50:	080062d4 	.word	0x080062d4
 8003d54:	080062d0 	.word	0x080062d0
 8003d58:	080062dc 	.word	0x080062dc
 8003d5c:	080062d8 	.word	0x080062d8
 8003d60:	080062e0 	.word	0x080062e0
 8003d64:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003d66:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8003d6a:	4553      	cmp	r3, sl
 8003d6c:	bfa8      	it	ge
 8003d6e:	4653      	movge	r3, sl
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	4699      	mov	r9, r3
 8003d74:	dc36      	bgt.n	8003de4 <_printf_float+0x360>
 8003d76:	f04f 0b00 	mov.w	fp, #0
 8003d7a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003d7e:	f104 021a 	add.w	r2, r4, #26
 8003d82:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003d84:	9306      	str	r3, [sp, #24]
 8003d86:	eba3 0309 	sub.w	r3, r3, r9
 8003d8a:	455b      	cmp	r3, fp
 8003d8c:	dc31      	bgt.n	8003df2 <_printf_float+0x36e>
 8003d8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003d90:	459a      	cmp	sl, r3
 8003d92:	dc3a      	bgt.n	8003e0a <_printf_float+0x386>
 8003d94:	6823      	ldr	r3, [r4, #0]
 8003d96:	07da      	lsls	r2, r3, #31
 8003d98:	d437      	bmi.n	8003e0a <_printf_float+0x386>
 8003d9a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003d9c:	ebaa 0903 	sub.w	r9, sl, r3
 8003da0:	9b06      	ldr	r3, [sp, #24]
 8003da2:	ebaa 0303 	sub.w	r3, sl, r3
 8003da6:	4599      	cmp	r9, r3
 8003da8:	bfa8      	it	ge
 8003daa:	4699      	movge	r9, r3
 8003dac:	f1b9 0f00 	cmp.w	r9, #0
 8003db0:	dc33      	bgt.n	8003e1a <_printf_float+0x396>
 8003db2:	f04f 0800 	mov.w	r8, #0
 8003db6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003dba:	f104 0b1a 	add.w	fp, r4, #26
 8003dbe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003dc0:	ebaa 0303 	sub.w	r3, sl, r3
 8003dc4:	eba3 0309 	sub.w	r3, r3, r9
 8003dc8:	4543      	cmp	r3, r8
 8003dca:	f77f af79 	ble.w	8003cc0 <_printf_float+0x23c>
 8003dce:	2301      	movs	r3, #1
 8003dd0:	465a      	mov	r2, fp
 8003dd2:	4631      	mov	r1, r6
 8003dd4:	4628      	mov	r0, r5
 8003dd6:	47b8      	blx	r7
 8003dd8:	3001      	adds	r0, #1
 8003dda:	f43f aeae 	beq.w	8003b3a <_printf_float+0xb6>
 8003dde:	f108 0801 	add.w	r8, r8, #1
 8003de2:	e7ec      	b.n	8003dbe <_printf_float+0x33a>
 8003de4:	4642      	mov	r2, r8
 8003de6:	4631      	mov	r1, r6
 8003de8:	4628      	mov	r0, r5
 8003dea:	47b8      	blx	r7
 8003dec:	3001      	adds	r0, #1
 8003dee:	d1c2      	bne.n	8003d76 <_printf_float+0x2f2>
 8003df0:	e6a3      	b.n	8003b3a <_printf_float+0xb6>
 8003df2:	2301      	movs	r3, #1
 8003df4:	4631      	mov	r1, r6
 8003df6:	4628      	mov	r0, r5
 8003df8:	9206      	str	r2, [sp, #24]
 8003dfa:	47b8      	blx	r7
 8003dfc:	3001      	adds	r0, #1
 8003dfe:	f43f ae9c 	beq.w	8003b3a <_printf_float+0xb6>
 8003e02:	9a06      	ldr	r2, [sp, #24]
 8003e04:	f10b 0b01 	add.w	fp, fp, #1
 8003e08:	e7bb      	b.n	8003d82 <_printf_float+0x2fe>
 8003e0a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003e0e:	4631      	mov	r1, r6
 8003e10:	4628      	mov	r0, r5
 8003e12:	47b8      	blx	r7
 8003e14:	3001      	adds	r0, #1
 8003e16:	d1c0      	bne.n	8003d9a <_printf_float+0x316>
 8003e18:	e68f      	b.n	8003b3a <_printf_float+0xb6>
 8003e1a:	9a06      	ldr	r2, [sp, #24]
 8003e1c:	464b      	mov	r3, r9
 8003e1e:	4442      	add	r2, r8
 8003e20:	4631      	mov	r1, r6
 8003e22:	4628      	mov	r0, r5
 8003e24:	47b8      	blx	r7
 8003e26:	3001      	adds	r0, #1
 8003e28:	d1c3      	bne.n	8003db2 <_printf_float+0x32e>
 8003e2a:	e686      	b.n	8003b3a <_printf_float+0xb6>
 8003e2c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8003e30:	f1ba 0f01 	cmp.w	sl, #1
 8003e34:	dc01      	bgt.n	8003e3a <_printf_float+0x3b6>
 8003e36:	07db      	lsls	r3, r3, #31
 8003e38:	d536      	bpl.n	8003ea8 <_printf_float+0x424>
 8003e3a:	2301      	movs	r3, #1
 8003e3c:	4642      	mov	r2, r8
 8003e3e:	4631      	mov	r1, r6
 8003e40:	4628      	mov	r0, r5
 8003e42:	47b8      	blx	r7
 8003e44:	3001      	adds	r0, #1
 8003e46:	f43f ae78 	beq.w	8003b3a <_printf_float+0xb6>
 8003e4a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003e4e:	4631      	mov	r1, r6
 8003e50:	4628      	mov	r0, r5
 8003e52:	47b8      	blx	r7
 8003e54:	3001      	adds	r0, #1
 8003e56:	f43f ae70 	beq.w	8003b3a <_printf_float+0xb6>
 8003e5a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8003e5e:	2200      	movs	r2, #0
 8003e60:	2300      	movs	r3, #0
 8003e62:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003e66:	f7fc fe2f 	bl	8000ac8 <__aeabi_dcmpeq>
 8003e6a:	b9c0      	cbnz	r0, 8003e9e <_printf_float+0x41a>
 8003e6c:	4653      	mov	r3, sl
 8003e6e:	f108 0201 	add.w	r2, r8, #1
 8003e72:	4631      	mov	r1, r6
 8003e74:	4628      	mov	r0, r5
 8003e76:	47b8      	blx	r7
 8003e78:	3001      	adds	r0, #1
 8003e7a:	d10c      	bne.n	8003e96 <_printf_float+0x412>
 8003e7c:	e65d      	b.n	8003b3a <_printf_float+0xb6>
 8003e7e:	2301      	movs	r3, #1
 8003e80:	465a      	mov	r2, fp
 8003e82:	4631      	mov	r1, r6
 8003e84:	4628      	mov	r0, r5
 8003e86:	47b8      	blx	r7
 8003e88:	3001      	adds	r0, #1
 8003e8a:	f43f ae56 	beq.w	8003b3a <_printf_float+0xb6>
 8003e8e:	f108 0801 	add.w	r8, r8, #1
 8003e92:	45d0      	cmp	r8, sl
 8003e94:	dbf3      	blt.n	8003e7e <_printf_float+0x3fa>
 8003e96:	464b      	mov	r3, r9
 8003e98:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8003e9c:	e6df      	b.n	8003c5e <_printf_float+0x1da>
 8003e9e:	f04f 0800 	mov.w	r8, #0
 8003ea2:	f104 0b1a 	add.w	fp, r4, #26
 8003ea6:	e7f4      	b.n	8003e92 <_printf_float+0x40e>
 8003ea8:	2301      	movs	r3, #1
 8003eaa:	4642      	mov	r2, r8
 8003eac:	e7e1      	b.n	8003e72 <_printf_float+0x3ee>
 8003eae:	2301      	movs	r3, #1
 8003eb0:	464a      	mov	r2, r9
 8003eb2:	4631      	mov	r1, r6
 8003eb4:	4628      	mov	r0, r5
 8003eb6:	47b8      	blx	r7
 8003eb8:	3001      	adds	r0, #1
 8003eba:	f43f ae3e 	beq.w	8003b3a <_printf_float+0xb6>
 8003ebe:	f108 0801 	add.w	r8, r8, #1
 8003ec2:	68e3      	ldr	r3, [r4, #12]
 8003ec4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8003ec6:	1a5b      	subs	r3, r3, r1
 8003ec8:	4543      	cmp	r3, r8
 8003eca:	dcf0      	bgt.n	8003eae <_printf_float+0x42a>
 8003ecc:	e6fc      	b.n	8003cc8 <_printf_float+0x244>
 8003ece:	f04f 0800 	mov.w	r8, #0
 8003ed2:	f104 0919 	add.w	r9, r4, #25
 8003ed6:	e7f4      	b.n	8003ec2 <_printf_float+0x43e>

08003ed8 <_printf_common>:
 8003ed8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003edc:	4616      	mov	r6, r2
 8003ede:	4698      	mov	r8, r3
 8003ee0:	688a      	ldr	r2, [r1, #8]
 8003ee2:	690b      	ldr	r3, [r1, #16]
 8003ee4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003ee8:	4293      	cmp	r3, r2
 8003eea:	bfb8      	it	lt
 8003eec:	4613      	movlt	r3, r2
 8003eee:	6033      	str	r3, [r6, #0]
 8003ef0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003ef4:	4607      	mov	r7, r0
 8003ef6:	460c      	mov	r4, r1
 8003ef8:	b10a      	cbz	r2, 8003efe <_printf_common+0x26>
 8003efa:	3301      	adds	r3, #1
 8003efc:	6033      	str	r3, [r6, #0]
 8003efe:	6823      	ldr	r3, [r4, #0]
 8003f00:	0699      	lsls	r1, r3, #26
 8003f02:	bf42      	ittt	mi
 8003f04:	6833      	ldrmi	r3, [r6, #0]
 8003f06:	3302      	addmi	r3, #2
 8003f08:	6033      	strmi	r3, [r6, #0]
 8003f0a:	6825      	ldr	r5, [r4, #0]
 8003f0c:	f015 0506 	ands.w	r5, r5, #6
 8003f10:	d106      	bne.n	8003f20 <_printf_common+0x48>
 8003f12:	f104 0a19 	add.w	sl, r4, #25
 8003f16:	68e3      	ldr	r3, [r4, #12]
 8003f18:	6832      	ldr	r2, [r6, #0]
 8003f1a:	1a9b      	subs	r3, r3, r2
 8003f1c:	42ab      	cmp	r3, r5
 8003f1e:	dc26      	bgt.n	8003f6e <_printf_common+0x96>
 8003f20:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003f24:	6822      	ldr	r2, [r4, #0]
 8003f26:	3b00      	subs	r3, #0
 8003f28:	bf18      	it	ne
 8003f2a:	2301      	movne	r3, #1
 8003f2c:	0692      	lsls	r2, r2, #26
 8003f2e:	d42b      	bmi.n	8003f88 <_printf_common+0xb0>
 8003f30:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003f34:	4641      	mov	r1, r8
 8003f36:	4638      	mov	r0, r7
 8003f38:	47c8      	blx	r9
 8003f3a:	3001      	adds	r0, #1
 8003f3c:	d01e      	beq.n	8003f7c <_printf_common+0xa4>
 8003f3e:	6823      	ldr	r3, [r4, #0]
 8003f40:	6922      	ldr	r2, [r4, #16]
 8003f42:	f003 0306 	and.w	r3, r3, #6
 8003f46:	2b04      	cmp	r3, #4
 8003f48:	bf02      	ittt	eq
 8003f4a:	68e5      	ldreq	r5, [r4, #12]
 8003f4c:	6833      	ldreq	r3, [r6, #0]
 8003f4e:	1aed      	subeq	r5, r5, r3
 8003f50:	68a3      	ldr	r3, [r4, #8]
 8003f52:	bf0c      	ite	eq
 8003f54:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003f58:	2500      	movne	r5, #0
 8003f5a:	4293      	cmp	r3, r2
 8003f5c:	bfc4      	itt	gt
 8003f5e:	1a9b      	subgt	r3, r3, r2
 8003f60:	18ed      	addgt	r5, r5, r3
 8003f62:	2600      	movs	r6, #0
 8003f64:	341a      	adds	r4, #26
 8003f66:	42b5      	cmp	r5, r6
 8003f68:	d11a      	bne.n	8003fa0 <_printf_common+0xc8>
 8003f6a:	2000      	movs	r0, #0
 8003f6c:	e008      	b.n	8003f80 <_printf_common+0xa8>
 8003f6e:	2301      	movs	r3, #1
 8003f70:	4652      	mov	r2, sl
 8003f72:	4641      	mov	r1, r8
 8003f74:	4638      	mov	r0, r7
 8003f76:	47c8      	blx	r9
 8003f78:	3001      	adds	r0, #1
 8003f7a:	d103      	bne.n	8003f84 <_printf_common+0xac>
 8003f7c:	f04f 30ff 	mov.w	r0, #4294967295
 8003f80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003f84:	3501      	adds	r5, #1
 8003f86:	e7c6      	b.n	8003f16 <_printf_common+0x3e>
 8003f88:	18e1      	adds	r1, r4, r3
 8003f8a:	1c5a      	adds	r2, r3, #1
 8003f8c:	2030      	movs	r0, #48	@ 0x30
 8003f8e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003f92:	4422      	add	r2, r4
 8003f94:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003f98:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003f9c:	3302      	adds	r3, #2
 8003f9e:	e7c7      	b.n	8003f30 <_printf_common+0x58>
 8003fa0:	2301      	movs	r3, #1
 8003fa2:	4622      	mov	r2, r4
 8003fa4:	4641      	mov	r1, r8
 8003fa6:	4638      	mov	r0, r7
 8003fa8:	47c8      	blx	r9
 8003faa:	3001      	adds	r0, #1
 8003fac:	d0e6      	beq.n	8003f7c <_printf_common+0xa4>
 8003fae:	3601      	adds	r6, #1
 8003fb0:	e7d9      	b.n	8003f66 <_printf_common+0x8e>
	...

08003fb4 <_printf_i>:
 8003fb4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003fb8:	7e0f      	ldrb	r7, [r1, #24]
 8003fba:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003fbc:	2f78      	cmp	r7, #120	@ 0x78
 8003fbe:	4691      	mov	r9, r2
 8003fc0:	4680      	mov	r8, r0
 8003fc2:	460c      	mov	r4, r1
 8003fc4:	469a      	mov	sl, r3
 8003fc6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003fca:	d807      	bhi.n	8003fdc <_printf_i+0x28>
 8003fcc:	2f62      	cmp	r7, #98	@ 0x62
 8003fce:	d80a      	bhi.n	8003fe6 <_printf_i+0x32>
 8003fd0:	2f00      	cmp	r7, #0
 8003fd2:	f000 80d1 	beq.w	8004178 <_printf_i+0x1c4>
 8003fd6:	2f58      	cmp	r7, #88	@ 0x58
 8003fd8:	f000 80b8 	beq.w	800414c <_printf_i+0x198>
 8003fdc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003fe0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003fe4:	e03a      	b.n	800405c <_printf_i+0xa8>
 8003fe6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003fea:	2b15      	cmp	r3, #21
 8003fec:	d8f6      	bhi.n	8003fdc <_printf_i+0x28>
 8003fee:	a101      	add	r1, pc, #4	@ (adr r1, 8003ff4 <_printf_i+0x40>)
 8003ff0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003ff4:	0800404d 	.word	0x0800404d
 8003ff8:	08004061 	.word	0x08004061
 8003ffc:	08003fdd 	.word	0x08003fdd
 8004000:	08003fdd 	.word	0x08003fdd
 8004004:	08003fdd 	.word	0x08003fdd
 8004008:	08003fdd 	.word	0x08003fdd
 800400c:	08004061 	.word	0x08004061
 8004010:	08003fdd 	.word	0x08003fdd
 8004014:	08003fdd 	.word	0x08003fdd
 8004018:	08003fdd 	.word	0x08003fdd
 800401c:	08003fdd 	.word	0x08003fdd
 8004020:	0800415f 	.word	0x0800415f
 8004024:	0800408b 	.word	0x0800408b
 8004028:	08004119 	.word	0x08004119
 800402c:	08003fdd 	.word	0x08003fdd
 8004030:	08003fdd 	.word	0x08003fdd
 8004034:	08004181 	.word	0x08004181
 8004038:	08003fdd 	.word	0x08003fdd
 800403c:	0800408b 	.word	0x0800408b
 8004040:	08003fdd 	.word	0x08003fdd
 8004044:	08003fdd 	.word	0x08003fdd
 8004048:	08004121 	.word	0x08004121
 800404c:	6833      	ldr	r3, [r6, #0]
 800404e:	1d1a      	adds	r2, r3, #4
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	6032      	str	r2, [r6, #0]
 8004054:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004058:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800405c:	2301      	movs	r3, #1
 800405e:	e09c      	b.n	800419a <_printf_i+0x1e6>
 8004060:	6833      	ldr	r3, [r6, #0]
 8004062:	6820      	ldr	r0, [r4, #0]
 8004064:	1d19      	adds	r1, r3, #4
 8004066:	6031      	str	r1, [r6, #0]
 8004068:	0606      	lsls	r6, r0, #24
 800406a:	d501      	bpl.n	8004070 <_printf_i+0xbc>
 800406c:	681d      	ldr	r5, [r3, #0]
 800406e:	e003      	b.n	8004078 <_printf_i+0xc4>
 8004070:	0645      	lsls	r5, r0, #25
 8004072:	d5fb      	bpl.n	800406c <_printf_i+0xb8>
 8004074:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004078:	2d00      	cmp	r5, #0
 800407a:	da03      	bge.n	8004084 <_printf_i+0xd0>
 800407c:	232d      	movs	r3, #45	@ 0x2d
 800407e:	426d      	negs	r5, r5
 8004080:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004084:	4858      	ldr	r0, [pc, #352]	@ (80041e8 <_printf_i+0x234>)
 8004086:	230a      	movs	r3, #10
 8004088:	e011      	b.n	80040ae <_printf_i+0xfa>
 800408a:	6821      	ldr	r1, [r4, #0]
 800408c:	6833      	ldr	r3, [r6, #0]
 800408e:	0608      	lsls	r0, r1, #24
 8004090:	f853 5b04 	ldr.w	r5, [r3], #4
 8004094:	d402      	bmi.n	800409c <_printf_i+0xe8>
 8004096:	0649      	lsls	r1, r1, #25
 8004098:	bf48      	it	mi
 800409a:	b2ad      	uxthmi	r5, r5
 800409c:	2f6f      	cmp	r7, #111	@ 0x6f
 800409e:	4852      	ldr	r0, [pc, #328]	@ (80041e8 <_printf_i+0x234>)
 80040a0:	6033      	str	r3, [r6, #0]
 80040a2:	bf14      	ite	ne
 80040a4:	230a      	movne	r3, #10
 80040a6:	2308      	moveq	r3, #8
 80040a8:	2100      	movs	r1, #0
 80040aa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80040ae:	6866      	ldr	r6, [r4, #4]
 80040b0:	60a6      	str	r6, [r4, #8]
 80040b2:	2e00      	cmp	r6, #0
 80040b4:	db05      	blt.n	80040c2 <_printf_i+0x10e>
 80040b6:	6821      	ldr	r1, [r4, #0]
 80040b8:	432e      	orrs	r6, r5
 80040ba:	f021 0104 	bic.w	r1, r1, #4
 80040be:	6021      	str	r1, [r4, #0]
 80040c0:	d04b      	beq.n	800415a <_printf_i+0x1a6>
 80040c2:	4616      	mov	r6, r2
 80040c4:	fbb5 f1f3 	udiv	r1, r5, r3
 80040c8:	fb03 5711 	mls	r7, r3, r1, r5
 80040cc:	5dc7      	ldrb	r7, [r0, r7]
 80040ce:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80040d2:	462f      	mov	r7, r5
 80040d4:	42bb      	cmp	r3, r7
 80040d6:	460d      	mov	r5, r1
 80040d8:	d9f4      	bls.n	80040c4 <_printf_i+0x110>
 80040da:	2b08      	cmp	r3, #8
 80040dc:	d10b      	bne.n	80040f6 <_printf_i+0x142>
 80040de:	6823      	ldr	r3, [r4, #0]
 80040e0:	07df      	lsls	r7, r3, #31
 80040e2:	d508      	bpl.n	80040f6 <_printf_i+0x142>
 80040e4:	6923      	ldr	r3, [r4, #16]
 80040e6:	6861      	ldr	r1, [r4, #4]
 80040e8:	4299      	cmp	r1, r3
 80040ea:	bfde      	ittt	le
 80040ec:	2330      	movle	r3, #48	@ 0x30
 80040ee:	f806 3c01 	strble.w	r3, [r6, #-1]
 80040f2:	f106 36ff 	addle.w	r6, r6, #4294967295
 80040f6:	1b92      	subs	r2, r2, r6
 80040f8:	6122      	str	r2, [r4, #16]
 80040fa:	f8cd a000 	str.w	sl, [sp]
 80040fe:	464b      	mov	r3, r9
 8004100:	aa03      	add	r2, sp, #12
 8004102:	4621      	mov	r1, r4
 8004104:	4640      	mov	r0, r8
 8004106:	f7ff fee7 	bl	8003ed8 <_printf_common>
 800410a:	3001      	adds	r0, #1
 800410c:	d14a      	bne.n	80041a4 <_printf_i+0x1f0>
 800410e:	f04f 30ff 	mov.w	r0, #4294967295
 8004112:	b004      	add	sp, #16
 8004114:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004118:	6823      	ldr	r3, [r4, #0]
 800411a:	f043 0320 	orr.w	r3, r3, #32
 800411e:	6023      	str	r3, [r4, #0]
 8004120:	4832      	ldr	r0, [pc, #200]	@ (80041ec <_printf_i+0x238>)
 8004122:	2778      	movs	r7, #120	@ 0x78
 8004124:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004128:	6823      	ldr	r3, [r4, #0]
 800412a:	6831      	ldr	r1, [r6, #0]
 800412c:	061f      	lsls	r7, r3, #24
 800412e:	f851 5b04 	ldr.w	r5, [r1], #4
 8004132:	d402      	bmi.n	800413a <_printf_i+0x186>
 8004134:	065f      	lsls	r7, r3, #25
 8004136:	bf48      	it	mi
 8004138:	b2ad      	uxthmi	r5, r5
 800413a:	6031      	str	r1, [r6, #0]
 800413c:	07d9      	lsls	r1, r3, #31
 800413e:	bf44      	itt	mi
 8004140:	f043 0320 	orrmi.w	r3, r3, #32
 8004144:	6023      	strmi	r3, [r4, #0]
 8004146:	b11d      	cbz	r5, 8004150 <_printf_i+0x19c>
 8004148:	2310      	movs	r3, #16
 800414a:	e7ad      	b.n	80040a8 <_printf_i+0xf4>
 800414c:	4826      	ldr	r0, [pc, #152]	@ (80041e8 <_printf_i+0x234>)
 800414e:	e7e9      	b.n	8004124 <_printf_i+0x170>
 8004150:	6823      	ldr	r3, [r4, #0]
 8004152:	f023 0320 	bic.w	r3, r3, #32
 8004156:	6023      	str	r3, [r4, #0]
 8004158:	e7f6      	b.n	8004148 <_printf_i+0x194>
 800415a:	4616      	mov	r6, r2
 800415c:	e7bd      	b.n	80040da <_printf_i+0x126>
 800415e:	6833      	ldr	r3, [r6, #0]
 8004160:	6825      	ldr	r5, [r4, #0]
 8004162:	6961      	ldr	r1, [r4, #20]
 8004164:	1d18      	adds	r0, r3, #4
 8004166:	6030      	str	r0, [r6, #0]
 8004168:	062e      	lsls	r6, r5, #24
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	d501      	bpl.n	8004172 <_printf_i+0x1be>
 800416e:	6019      	str	r1, [r3, #0]
 8004170:	e002      	b.n	8004178 <_printf_i+0x1c4>
 8004172:	0668      	lsls	r0, r5, #25
 8004174:	d5fb      	bpl.n	800416e <_printf_i+0x1ba>
 8004176:	8019      	strh	r1, [r3, #0]
 8004178:	2300      	movs	r3, #0
 800417a:	6123      	str	r3, [r4, #16]
 800417c:	4616      	mov	r6, r2
 800417e:	e7bc      	b.n	80040fa <_printf_i+0x146>
 8004180:	6833      	ldr	r3, [r6, #0]
 8004182:	1d1a      	adds	r2, r3, #4
 8004184:	6032      	str	r2, [r6, #0]
 8004186:	681e      	ldr	r6, [r3, #0]
 8004188:	6862      	ldr	r2, [r4, #4]
 800418a:	2100      	movs	r1, #0
 800418c:	4630      	mov	r0, r6
 800418e:	f7fc f81f 	bl	80001d0 <memchr>
 8004192:	b108      	cbz	r0, 8004198 <_printf_i+0x1e4>
 8004194:	1b80      	subs	r0, r0, r6
 8004196:	6060      	str	r0, [r4, #4]
 8004198:	6863      	ldr	r3, [r4, #4]
 800419a:	6123      	str	r3, [r4, #16]
 800419c:	2300      	movs	r3, #0
 800419e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80041a2:	e7aa      	b.n	80040fa <_printf_i+0x146>
 80041a4:	6923      	ldr	r3, [r4, #16]
 80041a6:	4632      	mov	r2, r6
 80041a8:	4649      	mov	r1, r9
 80041aa:	4640      	mov	r0, r8
 80041ac:	47d0      	blx	sl
 80041ae:	3001      	adds	r0, #1
 80041b0:	d0ad      	beq.n	800410e <_printf_i+0x15a>
 80041b2:	6823      	ldr	r3, [r4, #0]
 80041b4:	079b      	lsls	r3, r3, #30
 80041b6:	d413      	bmi.n	80041e0 <_printf_i+0x22c>
 80041b8:	68e0      	ldr	r0, [r4, #12]
 80041ba:	9b03      	ldr	r3, [sp, #12]
 80041bc:	4298      	cmp	r0, r3
 80041be:	bfb8      	it	lt
 80041c0:	4618      	movlt	r0, r3
 80041c2:	e7a6      	b.n	8004112 <_printf_i+0x15e>
 80041c4:	2301      	movs	r3, #1
 80041c6:	4632      	mov	r2, r6
 80041c8:	4649      	mov	r1, r9
 80041ca:	4640      	mov	r0, r8
 80041cc:	47d0      	blx	sl
 80041ce:	3001      	adds	r0, #1
 80041d0:	d09d      	beq.n	800410e <_printf_i+0x15a>
 80041d2:	3501      	adds	r5, #1
 80041d4:	68e3      	ldr	r3, [r4, #12]
 80041d6:	9903      	ldr	r1, [sp, #12]
 80041d8:	1a5b      	subs	r3, r3, r1
 80041da:	42ab      	cmp	r3, r5
 80041dc:	dcf2      	bgt.n	80041c4 <_printf_i+0x210>
 80041de:	e7eb      	b.n	80041b8 <_printf_i+0x204>
 80041e0:	2500      	movs	r5, #0
 80041e2:	f104 0619 	add.w	r6, r4, #25
 80041e6:	e7f5      	b.n	80041d4 <_printf_i+0x220>
 80041e8:	080062e2 	.word	0x080062e2
 80041ec:	080062f3 	.word	0x080062f3

080041f0 <std>:
 80041f0:	2300      	movs	r3, #0
 80041f2:	b510      	push	{r4, lr}
 80041f4:	4604      	mov	r4, r0
 80041f6:	e9c0 3300 	strd	r3, r3, [r0]
 80041fa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80041fe:	6083      	str	r3, [r0, #8]
 8004200:	8181      	strh	r1, [r0, #12]
 8004202:	6643      	str	r3, [r0, #100]	@ 0x64
 8004204:	81c2      	strh	r2, [r0, #14]
 8004206:	6183      	str	r3, [r0, #24]
 8004208:	4619      	mov	r1, r3
 800420a:	2208      	movs	r2, #8
 800420c:	305c      	adds	r0, #92	@ 0x5c
 800420e:	f000 f906 	bl	800441e <memset>
 8004212:	4b0d      	ldr	r3, [pc, #52]	@ (8004248 <std+0x58>)
 8004214:	6263      	str	r3, [r4, #36]	@ 0x24
 8004216:	4b0d      	ldr	r3, [pc, #52]	@ (800424c <std+0x5c>)
 8004218:	62a3      	str	r3, [r4, #40]	@ 0x28
 800421a:	4b0d      	ldr	r3, [pc, #52]	@ (8004250 <std+0x60>)
 800421c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800421e:	4b0d      	ldr	r3, [pc, #52]	@ (8004254 <std+0x64>)
 8004220:	6323      	str	r3, [r4, #48]	@ 0x30
 8004222:	4b0d      	ldr	r3, [pc, #52]	@ (8004258 <std+0x68>)
 8004224:	6224      	str	r4, [r4, #32]
 8004226:	429c      	cmp	r4, r3
 8004228:	d006      	beq.n	8004238 <std+0x48>
 800422a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800422e:	4294      	cmp	r4, r2
 8004230:	d002      	beq.n	8004238 <std+0x48>
 8004232:	33d0      	adds	r3, #208	@ 0xd0
 8004234:	429c      	cmp	r4, r3
 8004236:	d105      	bne.n	8004244 <std+0x54>
 8004238:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800423c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004240:	f000 b96a 	b.w	8004518 <__retarget_lock_init_recursive>
 8004244:	bd10      	pop	{r4, pc}
 8004246:	bf00      	nop
 8004248:	08004399 	.word	0x08004399
 800424c:	080043bb 	.word	0x080043bb
 8004250:	080043f3 	.word	0x080043f3
 8004254:	08004417 	.word	0x08004417
 8004258:	200001fc 	.word	0x200001fc

0800425c <stdio_exit_handler>:
 800425c:	4a02      	ldr	r2, [pc, #8]	@ (8004268 <stdio_exit_handler+0xc>)
 800425e:	4903      	ldr	r1, [pc, #12]	@ (800426c <stdio_exit_handler+0x10>)
 8004260:	4803      	ldr	r0, [pc, #12]	@ (8004270 <stdio_exit_handler+0x14>)
 8004262:	f000 b869 	b.w	8004338 <_fwalk_sglue>
 8004266:	bf00      	nop
 8004268:	2000000c 	.word	0x2000000c
 800426c:	08005e51 	.word	0x08005e51
 8004270:	2000001c 	.word	0x2000001c

08004274 <cleanup_stdio>:
 8004274:	6841      	ldr	r1, [r0, #4]
 8004276:	4b0c      	ldr	r3, [pc, #48]	@ (80042a8 <cleanup_stdio+0x34>)
 8004278:	4299      	cmp	r1, r3
 800427a:	b510      	push	{r4, lr}
 800427c:	4604      	mov	r4, r0
 800427e:	d001      	beq.n	8004284 <cleanup_stdio+0x10>
 8004280:	f001 fde6 	bl	8005e50 <_fflush_r>
 8004284:	68a1      	ldr	r1, [r4, #8]
 8004286:	4b09      	ldr	r3, [pc, #36]	@ (80042ac <cleanup_stdio+0x38>)
 8004288:	4299      	cmp	r1, r3
 800428a:	d002      	beq.n	8004292 <cleanup_stdio+0x1e>
 800428c:	4620      	mov	r0, r4
 800428e:	f001 fddf 	bl	8005e50 <_fflush_r>
 8004292:	68e1      	ldr	r1, [r4, #12]
 8004294:	4b06      	ldr	r3, [pc, #24]	@ (80042b0 <cleanup_stdio+0x3c>)
 8004296:	4299      	cmp	r1, r3
 8004298:	d004      	beq.n	80042a4 <cleanup_stdio+0x30>
 800429a:	4620      	mov	r0, r4
 800429c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80042a0:	f001 bdd6 	b.w	8005e50 <_fflush_r>
 80042a4:	bd10      	pop	{r4, pc}
 80042a6:	bf00      	nop
 80042a8:	200001fc 	.word	0x200001fc
 80042ac:	20000264 	.word	0x20000264
 80042b0:	200002cc 	.word	0x200002cc

080042b4 <global_stdio_init.part.0>:
 80042b4:	b510      	push	{r4, lr}
 80042b6:	4b0b      	ldr	r3, [pc, #44]	@ (80042e4 <global_stdio_init.part.0+0x30>)
 80042b8:	4c0b      	ldr	r4, [pc, #44]	@ (80042e8 <global_stdio_init.part.0+0x34>)
 80042ba:	4a0c      	ldr	r2, [pc, #48]	@ (80042ec <global_stdio_init.part.0+0x38>)
 80042bc:	601a      	str	r2, [r3, #0]
 80042be:	4620      	mov	r0, r4
 80042c0:	2200      	movs	r2, #0
 80042c2:	2104      	movs	r1, #4
 80042c4:	f7ff ff94 	bl	80041f0 <std>
 80042c8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80042cc:	2201      	movs	r2, #1
 80042ce:	2109      	movs	r1, #9
 80042d0:	f7ff ff8e 	bl	80041f0 <std>
 80042d4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80042d8:	2202      	movs	r2, #2
 80042da:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80042de:	2112      	movs	r1, #18
 80042e0:	f7ff bf86 	b.w	80041f0 <std>
 80042e4:	20000334 	.word	0x20000334
 80042e8:	200001fc 	.word	0x200001fc
 80042ec:	0800425d 	.word	0x0800425d

080042f0 <__sfp_lock_acquire>:
 80042f0:	4801      	ldr	r0, [pc, #4]	@ (80042f8 <__sfp_lock_acquire+0x8>)
 80042f2:	f000 b912 	b.w	800451a <__retarget_lock_acquire_recursive>
 80042f6:	bf00      	nop
 80042f8:	2000033d 	.word	0x2000033d

080042fc <__sfp_lock_release>:
 80042fc:	4801      	ldr	r0, [pc, #4]	@ (8004304 <__sfp_lock_release+0x8>)
 80042fe:	f000 b90d 	b.w	800451c <__retarget_lock_release_recursive>
 8004302:	bf00      	nop
 8004304:	2000033d 	.word	0x2000033d

08004308 <__sinit>:
 8004308:	b510      	push	{r4, lr}
 800430a:	4604      	mov	r4, r0
 800430c:	f7ff fff0 	bl	80042f0 <__sfp_lock_acquire>
 8004310:	6a23      	ldr	r3, [r4, #32]
 8004312:	b11b      	cbz	r3, 800431c <__sinit+0x14>
 8004314:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004318:	f7ff bff0 	b.w	80042fc <__sfp_lock_release>
 800431c:	4b04      	ldr	r3, [pc, #16]	@ (8004330 <__sinit+0x28>)
 800431e:	6223      	str	r3, [r4, #32]
 8004320:	4b04      	ldr	r3, [pc, #16]	@ (8004334 <__sinit+0x2c>)
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	2b00      	cmp	r3, #0
 8004326:	d1f5      	bne.n	8004314 <__sinit+0xc>
 8004328:	f7ff ffc4 	bl	80042b4 <global_stdio_init.part.0>
 800432c:	e7f2      	b.n	8004314 <__sinit+0xc>
 800432e:	bf00      	nop
 8004330:	08004275 	.word	0x08004275
 8004334:	20000334 	.word	0x20000334

08004338 <_fwalk_sglue>:
 8004338:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800433c:	4607      	mov	r7, r0
 800433e:	4688      	mov	r8, r1
 8004340:	4614      	mov	r4, r2
 8004342:	2600      	movs	r6, #0
 8004344:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004348:	f1b9 0901 	subs.w	r9, r9, #1
 800434c:	d505      	bpl.n	800435a <_fwalk_sglue+0x22>
 800434e:	6824      	ldr	r4, [r4, #0]
 8004350:	2c00      	cmp	r4, #0
 8004352:	d1f7      	bne.n	8004344 <_fwalk_sglue+0xc>
 8004354:	4630      	mov	r0, r6
 8004356:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800435a:	89ab      	ldrh	r3, [r5, #12]
 800435c:	2b01      	cmp	r3, #1
 800435e:	d907      	bls.n	8004370 <_fwalk_sglue+0x38>
 8004360:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004364:	3301      	adds	r3, #1
 8004366:	d003      	beq.n	8004370 <_fwalk_sglue+0x38>
 8004368:	4629      	mov	r1, r5
 800436a:	4638      	mov	r0, r7
 800436c:	47c0      	blx	r8
 800436e:	4306      	orrs	r6, r0
 8004370:	3568      	adds	r5, #104	@ 0x68
 8004372:	e7e9      	b.n	8004348 <_fwalk_sglue+0x10>

08004374 <iprintf>:
 8004374:	b40f      	push	{r0, r1, r2, r3}
 8004376:	b507      	push	{r0, r1, r2, lr}
 8004378:	4906      	ldr	r1, [pc, #24]	@ (8004394 <iprintf+0x20>)
 800437a:	ab04      	add	r3, sp, #16
 800437c:	6808      	ldr	r0, [r1, #0]
 800437e:	f853 2b04 	ldr.w	r2, [r3], #4
 8004382:	6881      	ldr	r1, [r0, #8]
 8004384:	9301      	str	r3, [sp, #4]
 8004386:	f001 fbc7 	bl	8005b18 <_vfiprintf_r>
 800438a:	b003      	add	sp, #12
 800438c:	f85d eb04 	ldr.w	lr, [sp], #4
 8004390:	b004      	add	sp, #16
 8004392:	4770      	bx	lr
 8004394:	20000018 	.word	0x20000018

08004398 <__sread>:
 8004398:	b510      	push	{r4, lr}
 800439a:	460c      	mov	r4, r1
 800439c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80043a0:	f000 f86c 	bl	800447c <_read_r>
 80043a4:	2800      	cmp	r0, #0
 80043a6:	bfab      	itete	ge
 80043a8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80043aa:	89a3      	ldrhlt	r3, [r4, #12]
 80043ac:	181b      	addge	r3, r3, r0
 80043ae:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80043b2:	bfac      	ite	ge
 80043b4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80043b6:	81a3      	strhlt	r3, [r4, #12]
 80043b8:	bd10      	pop	{r4, pc}

080043ba <__swrite>:
 80043ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80043be:	461f      	mov	r7, r3
 80043c0:	898b      	ldrh	r3, [r1, #12]
 80043c2:	05db      	lsls	r3, r3, #23
 80043c4:	4605      	mov	r5, r0
 80043c6:	460c      	mov	r4, r1
 80043c8:	4616      	mov	r6, r2
 80043ca:	d505      	bpl.n	80043d8 <__swrite+0x1e>
 80043cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80043d0:	2302      	movs	r3, #2
 80043d2:	2200      	movs	r2, #0
 80043d4:	f000 f840 	bl	8004458 <_lseek_r>
 80043d8:	89a3      	ldrh	r3, [r4, #12]
 80043da:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80043de:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80043e2:	81a3      	strh	r3, [r4, #12]
 80043e4:	4632      	mov	r2, r6
 80043e6:	463b      	mov	r3, r7
 80043e8:	4628      	mov	r0, r5
 80043ea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80043ee:	f000 b857 	b.w	80044a0 <_write_r>

080043f2 <__sseek>:
 80043f2:	b510      	push	{r4, lr}
 80043f4:	460c      	mov	r4, r1
 80043f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80043fa:	f000 f82d 	bl	8004458 <_lseek_r>
 80043fe:	1c43      	adds	r3, r0, #1
 8004400:	89a3      	ldrh	r3, [r4, #12]
 8004402:	bf15      	itete	ne
 8004404:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004406:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800440a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800440e:	81a3      	strheq	r3, [r4, #12]
 8004410:	bf18      	it	ne
 8004412:	81a3      	strhne	r3, [r4, #12]
 8004414:	bd10      	pop	{r4, pc}

08004416 <__sclose>:
 8004416:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800441a:	f000 b80d 	b.w	8004438 <_close_r>

0800441e <memset>:
 800441e:	4402      	add	r2, r0
 8004420:	4603      	mov	r3, r0
 8004422:	4293      	cmp	r3, r2
 8004424:	d100      	bne.n	8004428 <memset+0xa>
 8004426:	4770      	bx	lr
 8004428:	f803 1b01 	strb.w	r1, [r3], #1
 800442c:	e7f9      	b.n	8004422 <memset+0x4>
	...

08004430 <_localeconv_r>:
 8004430:	4800      	ldr	r0, [pc, #0]	@ (8004434 <_localeconv_r+0x4>)
 8004432:	4770      	bx	lr
 8004434:	20000158 	.word	0x20000158

08004438 <_close_r>:
 8004438:	b538      	push	{r3, r4, r5, lr}
 800443a:	4d06      	ldr	r5, [pc, #24]	@ (8004454 <_close_r+0x1c>)
 800443c:	2300      	movs	r3, #0
 800443e:	4604      	mov	r4, r0
 8004440:	4608      	mov	r0, r1
 8004442:	602b      	str	r3, [r5, #0]
 8004444:	f7fd fb18 	bl	8001a78 <_close>
 8004448:	1c43      	adds	r3, r0, #1
 800444a:	d102      	bne.n	8004452 <_close_r+0x1a>
 800444c:	682b      	ldr	r3, [r5, #0]
 800444e:	b103      	cbz	r3, 8004452 <_close_r+0x1a>
 8004450:	6023      	str	r3, [r4, #0]
 8004452:	bd38      	pop	{r3, r4, r5, pc}
 8004454:	20000338 	.word	0x20000338

08004458 <_lseek_r>:
 8004458:	b538      	push	{r3, r4, r5, lr}
 800445a:	4d07      	ldr	r5, [pc, #28]	@ (8004478 <_lseek_r+0x20>)
 800445c:	4604      	mov	r4, r0
 800445e:	4608      	mov	r0, r1
 8004460:	4611      	mov	r1, r2
 8004462:	2200      	movs	r2, #0
 8004464:	602a      	str	r2, [r5, #0]
 8004466:	461a      	mov	r2, r3
 8004468:	f7fd fb2d 	bl	8001ac6 <_lseek>
 800446c:	1c43      	adds	r3, r0, #1
 800446e:	d102      	bne.n	8004476 <_lseek_r+0x1e>
 8004470:	682b      	ldr	r3, [r5, #0]
 8004472:	b103      	cbz	r3, 8004476 <_lseek_r+0x1e>
 8004474:	6023      	str	r3, [r4, #0]
 8004476:	bd38      	pop	{r3, r4, r5, pc}
 8004478:	20000338 	.word	0x20000338

0800447c <_read_r>:
 800447c:	b538      	push	{r3, r4, r5, lr}
 800447e:	4d07      	ldr	r5, [pc, #28]	@ (800449c <_read_r+0x20>)
 8004480:	4604      	mov	r4, r0
 8004482:	4608      	mov	r0, r1
 8004484:	4611      	mov	r1, r2
 8004486:	2200      	movs	r2, #0
 8004488:	602a      	str	r2, [r5, #0]
 800448a:	461a      	mov	r2, r3
 800448c:	f7fd fad7 	bl	8001a3e <_read>
 8004490:	1c43      	adds	r3, r0, #1
 8004492:	d102      	bne.n	800449a <_read_r+0x1e>
 8004494:	682b      	ldr	r3, [r5, #0]
 8004496:	b103      	cbz	r3, 800449a <_read_r+0x1e>
 8004498:	6023      	str	r3, [r4, #0]
 800449a:	bd38      	pop	{r3, r4, r5, pc}
 800449c:	20000338 	.word	0x20000338

080044a0 <_write_r>:
 80044a0:	b538      	push	{r3, r4, r5, lr}
 80044a2:	4d07      	ldr	r5, [pc, #28]	@ (80044c0 <_write_r+0x20>)
 80044a4:	4604      	mov	r4, r0
 80044a6:	4608      	mov	r0, r1
 80044a8:	4611      	mov	r1, r2
 80044aa:	2200      	movs	r2, #0
 80044ac:	602a      	str	r2, [r5, #0]
 80044ae:	461a      	mov	r2, r3
 80044b0:	f7fc ffb4 	bl	800141c <_write>
 80044b4:	1c43      	adds	r3, r0, #1
 80044b6:	d102      	bne.n	80044be <_write_r+0x1e>
 80044b8:	682b      	ldr	r3, [r5, #0]
 80044ba:	b103      	cbz	r3, 80044be <_write_r+0x1e>
 80044bc:	6023      	str	r3, [r4, #0]
 80044be:	bd38      	pop	{r3, r4, r5, pc}
 80044c0:	20000338 	.word	0x20000338

080044c4 <__errno>:
 80044c4:	4b01      	ldr	r3, [pc, #4]	@ (80044cc <__errno+0x8>)
 80044c6:	6818      	ldr	r0, [r3, #0]
 80044c8:	4770      	bx	lr
 80044ca:	bf00      	nop
 80044cc:	20000018 	.word	0x20000018

080044d0 <__libc_init_array>:
 80044d0:	b570      	push	{r4, r5, r6, lr}
 80044d2:	4d0d      	ldr	r5, [pc, #52]	@ (8004508 <__libc_init_array+0x38>)
 80044d4:	4c0d      	ldr	r4, [pc, #52]	@ (800450c <__libc_init_array+0x3c>)
 80044d6:	1b64      	subs	r4, r4, r5
 80044d8:	10a4      	asrs	r4, r4, #2
 80044da:	2600      	movs	r6, #0
 80044dc:	42a6      	cmp	r6, r4
 80044de:	d109      	bne.n	80044f4 <__libc_init_array+0x24>
 80044e0:	4d0b      	ldr	r5, [pc, #44]	@ (8004510 <__libc_init_array+0x40>)
 80044e2:	4c0c      	ldr	r4, [pc, #48]	@ (8004514 <__libc_init_array+0x44>)
 80044e4:	f001 fec2 	bl	800626c <_init>
 80044e8:	1b64      	subs	r4, r4, r5
 80044ea:	10a4      	asrs	r4, r4, #2
 80044ec:	2600      	movs	r6, #0
 80044ee:	42a6      	cmp	r6, r4
 80044f0:	d105      	bne.n	80044fe <__libc_init_array+0x2e>
 80044f2:	bd70      	pop	{r4, r5, r6, pc}
 80044f4:	f855 3b04 	ldr.w	r3, [r5], #4
 80044f8:	4798      	blx	r3
 80044fa:	3601      	adds	r6, #1
 80044fc:	e7ee      	b.n	80044dc <__libc_init_array+0xc>
 80044fe:	f855 3b04 	ldr.w	r3, [r5], #4
 8004502:	4798      	blx	r3
 8004504:	3601      	adds	r6, #1
 8004506:	e7f2      	b.n	80044ee <__libc_init_array+0x1e>
 8004508:	0800664c 	.word	0x0800664c
 800450c:	0800664c 	.word	0x0800664c
 8004510:	0800664c 	.word	0x0800664c
 8004514:	08006650 	.word	0x08006650

08004518 <__retarget_lock_init_recursive>:
 8004518:	4770      	bx	lr

0800451a <__retarget_lock_acquire_recursive>:
 800451a:	4770      	bx	lr

0800451c <__retarget_lock_release_recursive>:
 800451c:	4770      	bx	lr

0800451e <quorem>:
 800451e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004522:	6903      	ldr	r3, [r0, #16]
 8004524:	690c      	ldr	r4, [r1, #16]
 8004526:	42a3      	cmp	r3, r4
 8004528:	4607      	mov	r7, r0
 800452a:	db7e      	blt.n	800462a <quorem+0x10c>
 800452c:	3c01      	subs	r4, #1
 800452e:	f101 0814 	add.w	r8, r1, #20
 8004532:	00a3      	lsls	r3, r4, #2
 8004534:	f100 0514 	add.w	r5, r0, #20
 8004538:	9300      	str	r3, [sp, #0]
 800453a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800453e:	9301      	str	r3, [sp, #4]
 8004540:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004544:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004548:	3301      	adds	r3, #1
 800454a:	429a      	cmp	r2, r3
 800454c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004550:	fbb2 f6f3 	udiv	r6, r2, r3
 8004554:	d32e      	bcc.n	80045b4 <quorem+0x96>
 8004556:	f04f 0a00 	mov.w	sl, #0
 800455a:	46c4      	mov	ip, r8
 800455c:	46ae      	mov	lr, r5
 800455e:	46d3      	mov	fp, sl
 8004560:	f85c 3b04 	ldr.w	r3, [ip], #4
 8004564:	b298      	uxth	r0, r3
 8004566:	fb06 a000 	mla	r0, r6, r0, sl
 800456a:	0c02      	lsrs	r2, r0, #16
 800456c:	0c1b      	lsrs	r3, r3, #16
 800456e:	fb06 2303 	mla	r3, r6, r3, r2
 8004572:	f8de 2000 	ldr.w	r2, [lr]
 8004576:	b280      	uxth	r0, r0
 8004578:	b292      	uxth	r2, r2
 800457a:	1a12      	subs	r2, r2, r0
 800457c:	445a      	add	r2, fp
 800457e:	f8de 0000 	ldr.w	r0, [lr]
 8004582:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004586:	b29b      	uxth	r3, r3
 8004588:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800458c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8004590:	b292      	uxth	r2, r2
 8004592:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8004596:	45e1      	cmp	r9, ip
 8004598:	f84e 2b04 	str.w	r2, [lr], #4
 800459c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80045a0:	d2de      	bcs.n	8004560 <quorem+0x42>
 80045a2:	9b00      	ldr	r3, [sp, #0]
 80045a4:	58eb      	ldr	r3, [r5, r3]
 80045a6:	b92b      	cbnz	r3, 80045b4 <quorem+0x96>
 80045a8:	9b01      	ldr	r3, [sp, #4]
 80045aa:	3b04      	subs	r3, #4
 80045ac:	429d      	cmp	r5, r3
 80045ae:	461a      	mov	r2, r3
 80045b0:	d32f      	bcc.n	8004612 <quorem+0xf4>
 80045b2:	613c      	str	r4, [r7, #16]
 80045b4:	4638      	mov	r0, r7
 80045b6:	f001 f97d 	bl	80058b4 <__mcmp>
 80045ba:	2800      	cmp	r0, #0
 80045bc:	db25      	blt.n	800460a <quorem+0xec>
 80045be:	4629      	mov	r1, r5
 80045c0:	2000      	movs	r0, #0
 80045c2:	f858 2b04 	ldr.w	r2, [r8], #4
 80045c6:	f8d1 c000 	ldr.w	ip, [r1]
 80045ca:	fa1f fe82 	uxth.w	lr, r2
 80045ce:	fa1f f38c 	uxth.w	r3, ip
 80045d2:	eba3 030e 	sub.w	r3, r3, lr
 80045d6:	4403      	add	r3, r0
 80045d8:	0c12      	lsrs	r2, r2, #16
 80045da:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80045de:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80045e2:	b29b      	uxth	r3, r3
 80045e4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80045e8:	45c1      	cmp	r9, r8
 80045ea:	f841 3b04 	str.w	r3, [r1], #4
 80045ee:	ea4f 4022 	mov.w	r0, r2, asr #16
 80045f2:	d2e6      	bcs.n	80045c2 <quorem+0xa4>
 80045f4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80045f8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80045fc:	b922      	cbnz	r2, 8004608 <quorem+0xea>
 80045fe:	3b04      	subs	r3, #4
 8004600:	429d      	cmp	r5, r3
 8004602:	461a      	mov	r2, r3
 8004604:	d30b      	bcc.n	800461e <quorem+0x100>
 8004606:	613c      	str	r4, [r7, #16]
 8004608:	3601      	adds	r6, #1
 800460a:	4630      	mov	r0, r6
 800460c:	b003      	add	sp, #12
 800460e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004612:	6812      	ldr	r2, [r2, #0]
 8004614:	3b04      	subs	r3, #4
 8004616:	2a00      	cmp	r2, #0
 8004618:	d1cb      	bne.n	80045b2 <quorem+0x94>
 800461a:	3c01      	subs	r4, #1
 800461c:	e7c6      	b.n	80045ac <quorem+0x8e>
 800461e:	6812      	ldr	r2, [r2, #0]
 8004620:	3b04      	subs	r3, #4
 8004622:	2a00      	cmp	r2, #0
 8004624:	d1ef      	bne.n	8004606 <quorem+0xe8>
 8004626:	3c01      	subs	r4, #1
 8004628:	e7ea      	b.n	8004600 <quorem+0xe2>
 800462a:	2000      	movs	r0, #0
 800462c:	e7ee      	b.n	800460c <quorem+0xee>
	...

08004630 <_dtoa_r>:
 8004630:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004634:	69c7      	ldr	r7, [r0, #28]
 8004636:	b097      	sub	sp, #92	@ 0x5c
 8004638:	ed8d 0b04 	vstr	d0, [sp, #16]
 800463c:	ec55 4b10 	vmov	r4, r5, d0
 8004640:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8004642:	9107      	str	r1, [sp, #28]
 8004644:	4681      	mov	r9, r0
 8004646:	920c      	str	r2, [sp, #48]	@ 0x30
 8004648:	9311      	str	r3, [sp, #68]	@ 0x44
 800464a:	b97f      	cbnz	r7, 800466c <_dtoa_r+0x3c>
 800464c:	2010      	movs	r0, #16
 800464e:	f000 fe09 	bl	8005264 <malloc>
 8004652:	4602      	mov	r2, r0
 8004654:	f8c9 001c 	str.w	r0, [r9, #28]
 8004658:	b920      	cbnz	r0, 8004664 <_dtoa_r+0x34>
 800465a:	4ba9      	ldr	r3, [pc, #676]	@ (8004900 <_dtoa_r+0x2d0>)
 800465c:	21ef      	movs	r1, #239	@ 0xef
 800465e:	48a9      	ldr	r0, [pc, #676]	@ (8004904 <_dtoa_r+0x2d4>)
 8004660:	f001 fcd0 	bl	8006004 <__assert_func>
 8004664:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8004668:	6007      	str	r7, [r0, #0]
 800466a:	60c7      	str	r7, [r0, #12]
 800466c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8004670:	6819      	ldr	r1, [r3, #0]
 8004672:	b159      	cbz	r1, 800468c <_dtoa_r+0x5c>
 8004674:	685a      	ldr	r2, [r3, #4]
 8004676:	604a      	str	r2, [r1, #4]
 8004678:	2301      	movs	r3, #1
 800467a:	4093      	lsls	r3, r2
 800467c:	608b      	str	r3, [r1, #8]
 800467e:	4648      	mov	r0, r9
 8004680:	f000 fee6 	bl	8005450 <_Bfree>
 8004684:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8004688:	2200      	movs	r2, #0
 800468a:	601a      	str	r2, [r3, #0]
 800468c:	1e2b      	subs	r3, r5, #0
 800468e:	bfb9      	ittee	lt
 8004690:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8004694:	9305      	strlt	r3, [sp, #20]
 8004696:	2300      	movge	r3, #0
 8004698:	6033      	strge	r3, [r6, #0]
 800469a:	9f05      	ldr	r7, [sp, #20]
 800469c:	4b9a      	ldr	r3, [pc, #616]	@ (8004908 <_dtoa_r+0x2d8>)
 800469e:	bfbc      	itt	lt
 80046a0:	2201      	movlt	r2, #1
 80046a2:	6032      	strlt	r2, [r6, #0]
 80046a4:	43bb      	bics	r3, r7
 80046a6:	d112      	bne.n	80046ce <_dtoa_r+0x9e>
 80046a8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80046aa:	f242 730f 	movw	r3, #9999	@ 0x270f
 80046ae:	6013      	str	r3, [r2, #0]
 80046b0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80046b4:	4323      	orrs	r3, r4
 80046b6:	f000 855a 	beq.w	800516e <_dtoa_r+0xb3e>
 80046ba:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80046bc:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800491c <_dtoa_r+0x2ec>
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	f000 855c 	beq.w	800517e <_dtoa_r+0xb4e>
 80046c6:	f10a 0303 	add.w	r3, sl, #3
 80046ca:	f000 bd56 	b.w	800517a <_dtoa_r+0xb4a>
 80046ce:	ed9d 7b04 	vldr	d7, [sp, #16]
 80046d2:	2200      	movs	r2, #0
 80046d4:	ec51 0b17 	vmov	r0, r1, d7
 80046d8:	2300      	movs	r3, #0
 80046da:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80046de:	f7fc f9f3 	bl	8000ac8 <__aeabi_dcmpeq>
 80046e2:	4680      	mov	r8, r0
 80046e4:	b158      	cbz	r0, 80046fe <_dtoa_r+0xce>
 80046e6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80046e8:	2301      	movs	r3, #1
 80046ea:	6013      	str	r3, [r2, #0]
 80046ec:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80046ee:	b113      	cbz	r3, 80046f6 <_dtoa_r+0xc6>
 80046f0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80046f2:	4b86      	ldr	r3, [pc, #536]	@ (800490c <_dtoa_r+0x2dc>)
 80046f4:	6013      	str	r3, [r2, #0]
 80046f6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8004920 <_dtoa_r+0x2f0>
 80046fa:	f000 bd40 	b.w	800517e <_dtoa_r+0xb4e>
 80046fe:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8004702:	aa14      	add	r2, sp, #80	@ 0x50
 8004704:	a915      	add	r1, sp, #84	@ 0x54
 8004706:	4648      	mov	r0, r9
 8004708:	f001 f984 	bl	8005a14 <__d2b>
 800470c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8004710:	9002      	str	r0, [sp, #8]
 8004712:	2e00      	cmp	r6, #0
 8004714:	d078      	beq.n	8004808 <_dtoa_r+0x1d8>
 8004716:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004718:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800471c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004720:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004724:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8004728:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800472c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8004730:	4619      	mov	r1, r3
 8004732:	2200      	movs	r2, #0
 8004734:	4b76      	ldr	r3, [pc, #472]	@ (8004910 <_dtoa_r+0x2e0>)
 8004736:	f7fb fda7 	bl	8000288 <__aeabi_dsub>
 800473a:	a36b      	add	r3, pc, #428	@ (adr r3, 80048e8 <_dtoa_r+0x2b8>)
 800473c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004740:	f7fb ff5a 	bl	80005f8 <__aeabi_dmul>
 8004744:	a36a      	add	r3, pc, #424	@ (adr r3, 80048f0 <_dtoa_r+0x2c0>)
 8004746:	e9d3 2300 	ldrd	r2, r3, [r3]
 800474a:	f7fb fd9f 	bl	800028c <__adddf3>
 800474e:	4604      	mov	r4, r0
 8004750:	4630      	mov	r0, r6
 8004752:	460d      	mov	r5, r1
 8004754:	f7fb fee6 	bl	8000524 <__aeabi_i2d>
 8004758:	a367      	add	r3, pc, #412	@ (adr r3, 80048f8 <_dtoa_r+0x2c8>)
 800475a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800475e:	f7fb ff4b 	bl	80005f8 <__aeabi_dmul>
 8004762:	4602      	mov	r2, r0
 8004764:	460b      	mov	r3, r1
 8004766:	4620      	mov	r0, r4
 8004768:	4629      	mov	r1, r5
 800476a:	f7fb fd8f 	bl	800028c <__adddf3>
 800476e:	4604      	mov	r4, r0
 8004770:	460d      	mov	r5, r1
 8004772:	f7fc f9f1 	bl	8000b58 <__aeabi_d2iz>
 8004776:	2200      	movs	r2, #0
 8004778:	4607      	mov	r7, r0
 800477a:	2300      	movs	r3, #0
 800477c:	4620      	mov	r0, r4
 800477e:	4629      	mov	r1, r5
 8004780:	f7fc f9ac 	bl	8000adc <__aeabi_dcmplt>
 8004784:	b140      	cbz	r0, 8004798 <_dtoa_r+0x168>
 8004786:	4638      	mov	r0, r7
 8004788:	f7fb fecc 	bl	8000524 <__aeabi_i2d>
 800478c:	4622      	mov	r2, r4
 800478e:	462b      	mov	r3, r5
 8004790:	f7fc f99a 	bl	8000ac8 <__aeabi_dcmpeq>
 8004794:	b900      	cbnz	r0, 8004798 <_dtoa_r+0x168>
 8004796:	3f01      	subs	r7, #1
 8004798:	2f16      	cmp	r7, #22
 800479a:	d852      	bhi.n	8004842 <_dtoa_r+0x212>
 800479c:	4b5d      	ldr	r3, [pc, #372]	@ (8004914 <_dtoa_r+0x2e4>)
 800479e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80047a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047a6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80047aa:	f7fc f997 	bl	8000adc <__aeabi_dcmplt>
 80047ae:	2800      	cmp	r0, #0
 80047b0:	d049      	beq.n	8004846 <_dtoa_r+0x216>
 80047b2:	3f01      	subs	r7, #1
 80047b4:	2300      	movs	r3, #0
 80047b6:	9310      	str	r3, [sp, #64]	@ 0x40
 80047b8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80047ba:	1b9b      	subs	r3, r3, r6
 80047bc:	1e5a      	subs	r2, r3, #1
 80047be:	bf45      	ittet	mi
 80047c0:	f1c3 0301 	rsbmi	r3, r3, #1
 80047c4:	9300      	strmi	r3, [sp, #0]
 80047c6:	2300      	movpl	r3, #0
 80047c8:	2300      	movmi	r3, #0
 80047ca:	9206      	str	r2, [sp, #24]
 80047cc:	bf54      	ite	pl
 80047ce:	9300      	strpl	r3, [sp, #0]
 80047d0:	9306      	strmi	r3, [sp, #24]
 80047d2:	2f00      	cmp	r7, #0
 80047d4:	db39      	blt.n	800484a <_dtoa_r+0x21a>
 80047d6:	9b06      	ldr	r3, [sp, #24]
 80047d8:	970d      	str	r7, [sp, #52]	@ 0x34
 80047da:	443b      	add	r3, r7
 80047dc:	9306      	str	r3, [sp, #24]
 80047de:	2300      	movs	r3, #0
 80047e0:	9308      	str	r3, [sp, #32]
 80047e2:	9b07      	ldr	r3, [sp, #28]
 80047e4:	2b09      	cmp	r3, #9
 80047e6:	d863      	bhi.n	80048b0 <_dtoa_r+0x280>
 80047e8:	2b05      	cmp	r3, #5
 80047ea:	bfc4      	itt	gt
 80047ec:	3b04      	subgt	r3, #4
 80047ee:	9307      	strgt	r3, [sp, #28]
 80047f0:	9b07      	ldr	r3, [sp, #28]
 80047f2:	f1a3 0302 	sub.w	r3, r3, #2
 80047f6:	bfcc      	ite	gt
 80047f8:	2400      	movgt	r4, #0
 80047fa:	2401      	movle	r4, #1
 80047fc:	2b03      	cmp	r3, #3
 80047fe:	d863      	bhi.n	80048c8 <_dtoa_r+0x298>
 8004800:	e8df f003 	tbb	[pc, r3]
 8004804:	2b375452 	.word	0x2b375452
 8004808:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800480c:	441e      	add	r6, r3
 800480e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8004812:	2b20      	cmp	r3, #32
 8004814:	bfc1      	itttt	gt
 8004816:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800481a:	409f      	lslgt	r7, r3
 800481c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8004820:	fa24 f303 	lsrgt.w	r3, r4, r3
 8004824:	bfd6      	itet	le
 8004826:	f1c3 0320 	rsble	r3, r3, #32
 800482a:	ea47 0003 	orrgt.w	r0, r7, r3
 800482e:	fa04 f003 	lslle.w	r0, r4, r3
 8004832:	f7fb fe67 	bl	8000504 <__aeabi_ui2d>
 8004836:	2201      	movs	r2, #1
 8004838:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800483c:	3e01      	subs	r6, #1
 800483e:	9212      	str	r2, [sp, #72]	@ 0x48
 8004840:	e776      	b.n	8004730 <_dtoa_r+0x100>
 8004842:	2301      	movs	r3, #1
 8004844:	e7b7      	b.n	80047b6 <_dtoa_r+0x186>
 8004846:	9010      	str	r0, [sp, #64]	@ 0x40
 8004848:	e7b6      	b.n	80047b8 <_dtoa_r+0x188>
 800484a:	9b00      	ldr	r3, [sp, #0]
 800484c:	1bdb      	subs	r3, r3, r7
 800484e:	9300      	str	r3, [sp, #0]
 8004850:	427b      	negs	r3, r7
 8004852:	9308      	str	r3, [sp, #32]
 8004854:	2300      	movs	r3, #0
 8004856:	930d      	str	r3, [sp, #52]	@ 0x34
 8004858:	e7c3      	b.n	80047e2 <_dtoa_r+0x1b2>
 800485a:	2301      	movs	r3, #1
 800485c:	9309      	str	r3, [sp, #36]	@ 0x24
 800485e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8004860:	eb07 0b03 	add.w	fp, r7, r3
 8004864:	f10b 0301 	add.w	r3, fp, #1
 8004868:	2b01      	cmp	r3, #1
 800486a:	9303      	str	r3, [sp, #12]
 800486c:	bfb8      	it	lt
 800486e:	2301      	movlt	r3, #1
 8004870:	e006      	b.n	8004880 <_dtoa_r+0x250>
 8004872:	2301      	movs	r3, #1
 8004874:	9309      	str	r3, [sp, #36]	@ 0x24
 8004876:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8004878:	2b00      	cmp	r3, #0
 800487a:	dd28      	ble.n	80048ce <_dtoa_r+0x29e>
 800487c:	469b      	mov	fp, r3
 800487e:	9303      	str	r3, [sp, #12]
 8004880:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8004884:	2100      	movs	r1, #0
 8004886:	2204      	movs	r2, #4
 8004888:	f102 0514 	add.w	r5, r2, #20
 800488c:	429d      	cmp	r5, r3
 800488e:	d926      	bls.n	80048de <_dtoa_r+0x2ae>
 8004890:	6041      	str	r1, [r0, #4]
 8004892:	4648      	mov	r0, r9
 8004894:	f000 fd9c 	bl	80053d0 <_Balloc>
 8004898:	4682      	mov	sl, r0
 800489a:	2800      	cmp	r0, #0
 800489c:	d142      	bne.n	8004924 <_dtoa_r+0x2f4>
 800489e:	4b1e      	ldr	r3, [pc, #120]	@ (8004918 <_dtoa_r+0x2e8>)
 80048a0:	4602      	mov	r2, r0
 80048a2:	f240 11af 	movw	r1, #431	@ 0x1af
 80048a6:	e6da      	b.n	800465e <_dtoa_r+0x2e>
 80048a8:	2300      	movs	r3, #0
 80048aa:	e7e3      	b.n	8004874 <_dtoa_r+0x244>
 80048ac:	2300      	movs	r3, #0
 80048ae:	e7d5      	b.n	800485c <_dtoa_r+0x22c>
 80048b0:	2401      	movs	r4, #1
 80048b2:	2300      	movs	r3, #0
 80048b4:	9307      	str	r3, [sp, #28]
 80048b6:	9409      	str	r4, [sp, #36]	@ 0x24
 80048b8:	f04f 3bff 	mov.w	fp, #4294967295
 80048bc:	2200      	movs	r2, #0
 80048be:	f8cd b00c 	str.w	fp, [sp, #12]
 80048c2:	2312      	movs	r3, #18
 80048c4:	920c      	str	r2, [sp, #48]	@ 0x30
 80048c6:	e7db      	b.n	8004880 <_dtoa_r+0x250>
 80048c8:	2301      	movs	r3, #1
 80048ca:	9309      	str	r3, [sp, #36]	@ 0x24
 80048cc:	e7f4      	b.n	80048b8 <_dtoa_r+0x288>
 80048ce:	f04f 0b01 	mov.w	fp, #1
 80048d2:	f8cd b00c 	str.w	fp, [sp, #12]
 80048d6:	465b      	mov	r3, fp
 80048d8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80048dc:	e7d0      	b.n	8004880 <_dtoa_r+0x250>
 80048de:	3101      	adds	r1, #1
 80048e0:	0052      	lsls	r2, r2, #1
 80048e2:	e7d1      	b.n	8004888 <_dtoa_r+0x258>
 80048e4:	f3af 8000 	nop.w
 80048e8:	636f4361 	.word	0x636f4361
 80048ec:	3fd287a7 	.word	0x3fd287a7
 80048f0:	8b60c8b3 	.word	0x8b60c8b3
 80048f4:	3fc68a28 	.word	0x3fc68a28
 80048f8:	509f79fb 	.word	0x509f79fb
 80048fc:	3fd34413 	.word	0x3fd34413
 8004900:	08006311 	.word	0x08006311
 8004904:	08006328 	.word	0x08006328
 8004908:	7ff00000 	.word	0x7ff00000
 800490c:	080062e1 	.word	0x080062e1
 8004910:	3ff80000 	.word	0x3ff80000
 8004914:	08006478 	.word	0x08006478
 8004918:	08006380 	.word	0x08006380
 800491c:	0800630d 	.word	0x0800630d
 8004920:	080062e0 	.word	0x080062e0
 8004924:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8004928:	6018      	str	r0, [r3, #0]
 800492a:	9b03      	ldr	r3, [sp, #12]
 800492c:	2b0e      	cmp	r3, #14
 800492e:	f200 80a1 	bhi.w	8004a74 <_dtoa_r+0x444>
 8004932:	2c00      	cmp	r4, #0
 8004934:	f000 809e 	beq.w	8004a74 <_dtoa_r+0x444>
 8004938:	2f00      	cmp	r7, #0
 800493a:	dd33      	ble.n	80049a4 <_dtoa_r+0x374>
 800493c:	4b9c      	ldr	r3, [pc, #624]	@ (8004bb0 <_dtoa_r+0x580>)
 800493e:	f007 020f 	and.w	r2, r7, #15
 8004942:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004946:	ed93 7b00 	vldr	d7, [r3]
 800494a:	05f8      	lsls	r0, r7, #23
 800494c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8004950:	ea4f 1427 	mov.w	r4, r7, asr #4
 8004954:	d516      	bpl.n	8004984 <_dtoa_r+0x354>
 8004956:	4b97      	ldr	r3, [pc, #604]	@ (8004bb4 <_dtoa_r+0x584>)
 8004958:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800495c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004960:	f7fb ff74 	bl	800084c <__aeabi_ddiv>
 8004964:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004968:	f004 040f 	and.w	r4, r4, #15
 800496c:	2603      	movs	r6, #3
 800496e:	4d91      	ldr	r5, [pc, #580]	@ (8004bb4 <_dtoa_r+0x584>)
 8004970:	b954      	cbnz	r4, 8004988 <_dtoa_r+0x358>
 8004972:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8004976:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800497a:	f7fb ff67 	bl	800084c <__aeabi_ddiv>
 800497e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004982:	e028      	b.n	80049d6 <_dtoa_r+0x3a6>
 8004984:	2602      	movs	r6, #2
 8004986:	e7f2      	b.n	800496e <_dtoa_r+0x33e>
 8004988:	07e1      	lsls	r1, r4, #31
 800498a:	d508      	bpl.n	800499e <_dtoa_r+0x36e>
 800498c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8004990:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004994:	f7fb fe30 	bl	80005f8 <__aeabi_dmul>
 8004998:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800499c:	3601      	adds	r6, #1
 800499e:	1064      	asrs	r4, r4, #1
 80049a0:	3508      	adds	r5, #8
 80049a2:	e7e5      	b.n	8004970 <_dtoa_r+0x340>
 80049a4:	f000 80af 	beq.w	8004b06 <_dtoa_r+0x4d6>
 80049a8:	427c      	negs	r4, r7
 80049aa:	4b81      	ldr	r3, [pc, #516]	@ (8004bb0 <_dtoa_r+0x580>)
 80049ac:	4d81      	ldr	r5, [pc, #516]	@ (8004bb4 <_dtoa_r+0x584>)
 80049ae:	f004 020f 	and.w	r2, r4, #15
 80049b2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80049b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049ba:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80049be:	f7fb fe1b 	bl	80005f8 <__aeabi_dmul>
 80049c2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80049c6:	1124      	asrs	r4, r4, #4
 80049c8:	2300      	movs	r3, #0
 80049ca:	2602      	movs	r6, #2
 80049cc:	2c00      	cmp	r4, #0
 80049ce:	f040 808f 	bne.w	8004af0 <_dtoa_r+0x4c0>
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d1d3      	bne.n	800497e <_dtoa_r+0x34e>
 80049d6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80049d8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80049dc:	2b00      	cmp	r3, #0
 80049de:	f000 8094 	beq.w	8004b0a <_dtoa_r+0x4da>
 80049e2:	4b75      	ldr	r3, [pc, #468]	@ (8004bb8 <_dtoa_r+0x588>)
 80049e4:	2200      	movs	r2, #0
 80049e6:	4620      	mov	r0, r4
 80049e8:	4629      	mov	r1, r5
 80049ea:	f7fc f877 	bl	8000adc <__aeabi_dcmplt>
 80049ee:	2800      	cmp	r0, #0
 80049f0:	f000 808b 	beq.w	8004b0a <_dtoa_r+0x4da>
 80049f4:	9b03      	ldr	r3, [sp, #12]
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	f000 8087 	beq.w	8004b0a <_dtoa_r+0x4da>
 80049fc:	f1bb 0f00 	cmp.w	fp, #0
 8004a00:	dd34      	ble.n	8004a6c <_dtoa_r+0x43c>
 8004a02:	4620      	mov	r0, r4
 8004a04:	4b6d      	ldr	r3, [pc, #436]	@ (8004bbc <_dtoa_r+0x58c>)
 8004a06:	2200      	movs	r2, #0
 8004a08:	4629      	mov	r1, r5
 8004a0a:	f7fb fdf5 	bl	80005f8 <__aeabi_dmul>
 8004a0e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004a12:	f107 38ff 	add.w	r8, r7, #4294967295
 8004a16:	3601      	adds	r6, #1
 8004a18:	465c      	mov	r4, fp
 8004a1a:	4630      	mov	r0, r6
 8004a1c:	f7fb fd82 	bl	8000524 <__aeabi_i2d>
 8004a20:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004a24:	f7fb fde8 	bl	80005f8 <__aeabi_dmul>
 8004a28:	4b65      	ldr	r3, [pc, #404]	@ (8004bc0 <_dtoa_r+0x590>)
 8004a2a:	2200      	movs	r2, #0
 8004a2c:	f7fb fc2e 	bl	800028c <__adddf3>
 8004a30:	4605      	mov	r5, r0
 8004a32:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8004a36:	2c00      	cmp	r4, #0
 8004a38:	d16a      	bne.n	8004b10 <_dtoa_r+0x4e0>
 8004a3a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004a3e:	4b61      	ldr	r3, [pc, #388]	@ (8004bc4 <_dtoa_r+0x594>)
 8004a40:	2200      	movs	r2, #0
 8004a42:	f7fb fc21 	bl	8000288 <__aeabi_dsub>
 8004a46:	4602      	mov	r2, r0
 8004a48:	460b      	mov	r3, r1
 8004a4a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004a4e:	462a      	mov	r2, r5
 8004a50:	4633      	mov	r3, r6
 8004a52:	f7fc f861 	bl	8000b18 <__aeabi_dcmpgt>
 8004a56:	2800      	cmp	r0, #0
 8004a58:	f040 8298 	bne.w	8004f8c <_dtoa_r+0x95c>
 8004a5c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004a60:	462a      	mov	r2, r5
 8004a62:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8004a66:	f7fc f839 	bl	8000adc <__aeabi_dcmplt>
 8004a6a:	bb38      	cbnz	r0, 8004abc <_dtoa_r+0x48c>
 8004a6c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8004a70:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8004a74:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	f2c0 8157 	blt.w	8004d2a <_dtoa_r+0x6fa>
 8004a7c:	2f0e      	cmp	r7, #14
 8004a7e:	f300 8154 	bgt.w	8004d2a <_dtoa_r+0x6fa>
 8004a82:	4b4b      	ldr	r3, [pc, #300]	@ (8004bb0 <_dtoa_r+0x580>)
 8004a84:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8004a88:	ed93 7b00 	vldr	d7, [r3]
 8004a8c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	ed8d 7b00 	vstr	d7, [sp]
 8004a94:	f280 80e5 	bge.w	8004c62 <_dtoa_r+0x632>
 8004a98:	9b03      	ldr	r3, [sp, #12]
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	f300 80e1 	bgt.w	8004c62 <_dtoa_r+0x632>
 8004aa0:	d10c      	bne.n	8004abc <_dtoa_r+0x48c>
 8004aa2:	4b48      	ldr	r3, [pc, #288]	@ (8004bc4 <_dtoa_r+0x594>)
 8004aa4:	2200      	movs	r2, #0
 8004aa6:	ec51 0b17 	vmov	r0, r1, d7
 8004aaa:	f7fb fda5 	bl	80005f8 <__aeabi_dmul>
 8004aae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004ab2:	f7fc f827 	bl	8000b04 <__aeabi_dcmpge>
 8004ab6:	2800      	cmp	r0, #0
 8004ab8:	f000 8266 	beq.w	8004f88 <_dtoa_r+0x958>
 8004abc:	2400      	movs	r4, #0
 8004abe:	4625      	mov	r5, r4
 8004ac0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8004ac2:	4656      	mov	r6, sl
 8004ac4:	ea6f 0803 	mvn.w	r8, r3
 8004ac8:	2700      	movs	r7, #0
 8004aca:	4621      	mov	r1, r4
 8004acc:	4648      	mov	r0, r9
 8004ace:	f000 fcbf 	bl	8005450 <_Bfree>
 8004ad2:	2d00      	cmp	r5, #0
 8004ad4:	f000 80bd 	beq.w	8004c52 <_dtoa_r+0x622>
 8004ad8:	b12f      	cbz	r7, 8004ae6 <_dtoa_r+0x4b6>
 8004ada:	42af      	cmp	r7, r5
 8004adc:	d003      	beq.n	8004ae6 <_dtoa_r+0x4b6>
 8004ade:	4639      	mov	r1, r7
 8004ae0:	4648      	mov	r0, r9
 8004ae2:	f000 fcb5 	bl	8005450 <_Bfree>
 8004ae6:	4629      	mov	r1, r5
 8004ae8:	4648      	mov	r0, r9
 8004aea:	f000 fcb1 	bl	8005450 <_Bfree>
 8004aee:	e0b0      	b.n	8004c52 <_dtoa_r+0x622>
 8004af0:	07e2      	lsls	r2, r4, #31
 8004af2:	d505      	bpl.n	8004b00 <_dtoa_r+0x4d0>
 8004af4:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004af8:	f7fb fd7e 	bl	80005f8 <__aeabi_dmul>
 8004afc:	3601      	adds	r6, #1
 8004afe:	2301      	movs	r3, #1
 8004b00:	1064      	asrs	r4, r4, #1
 8004b02:	3508      	adds	r5, #8
 8004b04:	e762      	b.n	80049cc <_dtoa_r+0x39c>
 8004b06:	2602      	movs	r6, #2
 8004b08:	e765      	b.n	80049d6 <_dtoa_r+0x3a6>
 8004b0a:	9c03      	ldr	r4, [sp, #12]
 8004b0c:	46b8      	mov	r8, r7
 8004b0e:	e784      	b.n	8004a1a <_dtoa_r+0x3ea>
 8004b10:	4b27      	ldr	r3, [pc, #156]	@ (8004bb0 <_dtoa_r+0x580>)
 8004b12:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8004b14:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8004b18:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8004b1c:	4454      	add	r4, sl
 8004b1e:	2900      	cmp	r1, #0
 8004b20:	d054      	beq.n	8004bcc <_dtoa_r+0x59c>
 8004b22:	4929      	ldr	r1, [pc, #164]	@ (8004bc8 <_dtoa_r+0x598>)
 8004b24:	2000      	movs	r0, #0
 8004b26:	f7fb fe91 	bl	800084c <__aeabi_ddiv>
 8004b2a:	4633      	mov	r3, r6
 8004b2c:	462a      	mov	r2, r5
 8004b2e:	f7fb fbab 	bl	8000288 <__aeabi_dsub>
 8004b32:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8004b36:	4656      	mov	r6, sl
 8004b38:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004b3c:	f7fc f80c 	bl	8000b58 <__aeabi_d2iz>
 8004b40:	4605      	mov	r5, r0
 8004b42:	f7fb fcef 	bl	8000524 <__aeabi_i2d>
 8004b46:	4602      	mov	r2, r0
 8004b48:	460b      	mov	r3, r1
 8004b4a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004b4e:	f7fb fb9b 	bl	8000288 <__aeabi_dsub>
 8004b52:	3530      	adds	r5, #48	@ 0x30
 8004b54:	4602      	mov	r2, r0
 8004b56:	460b      	mov	r3, r1
 8004b58:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004b5c:	f806 5b01 	strb.w	r5, [r6], #1
 8004b60:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8004b64:	f7fb ffba 	bl	8000adc <__aeabi_dcmplt>
 8004b68:	2800      	cmp	r0, #0
 8004b6a:	d172      	bne.n	8004c52 <_dtoa_r+0x622>
 8004b6c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004b70:	4911      	ldr	r1, [pc, #68]	@ (8004bb8 <_dtoa_r+0x588>)
 8004b72:	2000      	movs	r0, #0
 8004b74:	f7fb fb88 	bl	8000288 <__aeabi_dsub>
 8004b78:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8004b7c:	f7fb ffae 	bl	8000adc <__aeabi_dcmplt>
 8004b80:	2800      	cmp	r0, #0
 8004b82:	f040 80b4 	bne.w	8004cee <_dtoa_r+0x6be>
 8004b86:	42a6      	cmp	r6, r4
 8004b88:	f43f af70 	beq.w	8004a6c <_dtoa_r+0x43c>
 8004b8c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8004b90:	4b0a      	ldr	r3, [pc, #40]	@ (8004bbc <_dtoa_r+0x58c>)
 8004b92:	2200      	movs	r2, #0
 8004b94:	f7fb fd30 	bl	80005f8 <__aeabi_dmul>
 8004b98:	4b08      	ldr	r3, [pc, #32]	@ (8004bbc <_dtoa_r+0x58c>)
 8004b9a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8004b9e:	2200      	movs	r2, #0
 8004ba0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004ba4:	f7fb fd28 	bl	80005f8 <__aeabi_dmul>
 8004ba8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004bac:	e7c4      	b.n	8004b38 <_dtoa_r+0x508>
 8004bae:	bf00      	nop
 8004bb0:	08006478 	.word	0x08006478
 8004bb4:	08006450 	.word	0x08006450
 8004bb8:	3ff00000 	.word	0x3ff00000
 8004bbc:	40240000 	.word	0x40240000
 8004bc0:	401c0000 	.word	0x401c0000
 8004bc4:	40140000 	.word	0x40140000
 8004bc8:	3fe00000 	.word	0x3fe00000
 8004bcc:	4631      	mov	r1, r6
 8004bce:	4628      	mov	r0, r5
 8004bd0:	f7fb fd12 	bl	80005f8 <__aeabi_dmul>
 8004bd4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8004bd8:	9413      	str	r4, [sp, #76]	@ 0x4c
 8004bda:	4656      	mov	r6, sl
 8004bdc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004be0:	f7fb ffba 	bl	8000b58 <__aeabi_d2iz>
 8004be4:	4605      	mov	r5, r0
 8004be6:	f7fb fc9d 	bl	8000524 <__aeabi_i2d>
 8004bea:	4602      	mov	r2, r0
 8004bec:	460b      	mov	r3, r1
 8004bee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004bf2:	f7fb fb49 	bl	8000288 <__aeabi_dsub>
 8004bf6:	3530      	adds	r5, #48	@ 0x30
 8004bf8:	f806 5b01 	strb.w	r5, [r6], #1
 8004bfc:	4602      	mov	r2, r0
 8004bfe:	460b      	mov	r3, r1
 8004c00:	42a6      	cmp	r6, r4
 8004c02:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004c06:	f04f 0200 	mov.w	r2, #0
 8004c0a:	d124      	bne.n	8004c56 <_dtoa_r+0x626>
 8004c0c:	4baf      	ldr	r3, [pc, #700]	@ (8004ecc <_dtoa_r+0x89c>)
 8004c0e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8004c12:	f7fb fb3b 	bl	800028c <__adddf3>
 8004c16:	4602      	mov	r2, r0
 8004c18:	460b      	mov	r3, r1
 8004c1a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004c1e:	f7fb ff7b 	bl	8000b18 <__aeabi_dcmpgt>
 8004c22:	2800      	cmp	r0, #0
 8004c24:	d163      	bne.n	8004cee <_dtoa_r+0x6be>
 8004c26:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8004c2a:	49a8      	ldr	r1, [pc, #672]	@ (8004ecc <_dtoa_r+0x89c>)
 8004c2c:	2000      	movs	r0, #0
 8004c2e:	f7fb fb2b 	bl	8000288 <__aeabi_dsub>
 8004c32:	4602      	mov	r2, r0
 8004c34:	460b      	mov	r3, r1
 8004c36:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004c3a:	f7fb ff4f 	bl	8000adc <__aeabi_dcmplt>
 8004c3e:	2800      	cmp	r0, #0
 8004c40:	f43f af14 	beq.w	8004a6c <_dtoa_r+0x43c>
 8004c44:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8004c46:	1e73      	subs	r3, r6, #1
 8004c48:	9313      	str	r3, [sp, #76]	@ 0x4c
 8004c4a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8004c4e:	2b30      	cmp	r3, #48	@ 0x30
 8004c50:	d0f8      	beq.n	8004c44 <_dtoa_r+0x614>
 8004c52:	4647      	mov	r7, r8
 8004c54:	e03b      	b.n	8004cce <_dtoa_r+0x69e>
 8004c56:	4b9e      	ldr	r3, [pc, #632]	@ (8004ed0 <_dtoa_r+0x8a0>)
 8004c58:	f7fb fcce 	bl	80005f8 <__aeabi_dmul>
 8004c5c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004c60:	e7bc      	b.n	8004bdc <_dtoa_r+0x5ac>
 8004c62:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8004c66:	4656      	mov	r6, sl
 8004c68:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004c6c:	4620      	mov	r0, r4
 8004c6e:	4629      	mov	r1, r5
 8004c70:	f7fb fdec 	bl	800084c <__aeabi_ddiv>
 8004c74:	f7fb ff70 	bl	8000b58 <__aeabi_d2iz>
 8004c78:	4680      	mov	r8, r0
 8004c7a:	f7fb fc53 	bl	8000524 <__aeabi_i2d>
 8004c7e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004c82:	f7fb fcb9 	bl	80005f8 <__aeabi_dmul>
 8004c86:	4602      	mov	r2, r0
 8004c88:	460b      	mov	r3, r1
 8004c8a:	4620      	mov	r0, r4
 8004c8c:	4629      	mov	r1, r5
 8004c8e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8004c92:	f7fb faf9 	bl	8000288 <__aeabi_dsub>
 8004c96:	f806 4b01 	strb.w	r4, [r6], #1
 8004c9a:	9d03      	ldr	r5, [sp, #12]
 8004c9c:	eba6 040a 	sub.w	r4, r6, sl
 8004ca0:	42a5      	cmp	r5, r4
 8004ca2:	4602      	mov	r2, r0
 8004ca4:	460b      	mov	r3, r1
 8004ca6:	d133      	bne.n	8004d10 <_dtoa_r+0x6e0>
 8004ca8:	f7fb faf0 	bl	800028c <__adddf3>
 8004cac:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004cb0:	4604      	mov	r4, r0
 8004cb2:	460d      	mov	r5, r1
 8004cb4:	f7fb ff30 	bl	8000b18 <__aeabi_dcmpgt>
 8004cb8:	b9c0      	cbnz	r0, 8004cec <_dtoa_r+0x6bc>
 8004cba:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004cbe:	4620      	mov	r0, r4
 8004cc0:	4629      	mov	r1, r5
 8004cc2:	f7fb ff01 	bl	8000ac8 <__aeabi_dcmpeq>
 8004cc6:	b110      	cbz	r0, 8004cce <_dtoa_r+0x69e>
 8004cc8:	f018 0f01 	tst.w	r8, #1
 8004ccc:	d10e      	bne.n	8004cec <_dtoa_r+0x6bc>
 8004cce:	9902      	ldr	r1, [sp, #8]
 8004cd0:	4648      	mov	r0, r9
 8004cd2:	f000 fbbd 	bl	8005450 <_Bfree>
 8004cd6:	2300      	movs	r3, #0
 8004cd8:	7033      	strb	r3, [r6, #0]
 8004cda:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8004cdc:	3701      	adds	r7, #1
 8004cde:	601f      	str	r7, [r3, #0]
 8004ce0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	f000 824b 	beq.w	800517e <_dtoa_r+0xb4e>
 8004ce8:	601e      	str	r6, [r3, #0]
 8004cea:	e248      	b.n	800517e <_dtoa_r+0xb4e>
 8004cec:	46b8      	mov	r8, r7
 8004cee:	4633      	mov	r3, r6
 8004cf0:	461e      	mov	r6, r3
 8004cf2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004cf6:	2a39      	cmp	r2, #57	@ 0x39
 8004cf8:	d106      	bne.n	8004d08 <_dtoa_r+0x6d8>
 8004cfa:	459a      	cmp	sl, r3
 8004cfc:	d1f8      	bne.n	8004cf0 <_dtoa_r+0x6c0>
 8004cfe:	2230      	movs	r2, #48	@ 0x30
 8004d00:	f108 0801 	add.w	r8, r8, #1
 8004d04:	f88a 2000 	strb.w	r2, [sl]
 8004d08:	781a      	ldrb	r2, [r3, #0]
 8004d0a:	3201      	adds	r2, #1
 8004d0c:	701a      	strb	r2, [r3, #0]
 8004d0e:	e7a0      	b.n	8004c52 <_dtoa_r+0x622>
 8004d10:	4b6f      	ldr	r3, [pc, #444]	@ (8004ed0 <_dtoa_r+0x8a0>)
 8004d12:	2200      	movs	r2, #0
 8004d14:	f7fb fc70 	bl	80005f8 <__aeabi_dmul>
 8004d18:	2200      	movs	r2, #0
 8004d1a:	2300      	movs	r3, #0
 8004d1c:	4604      	mov	r4, r0
 8004d1e:	460d      	mov	r5, r1
 8004d20:	f7fb fed2 	bl	8000ac8 <__aeabi_dcmpeq>
 8004d24:	2800      	cmp	r0, #0
 8004d26:	d09f      	beq.n	8004c68 <_dtoa_r+0x638>
 8004d28:	e7d1      	b.n	8004cce <_dtoa_r+0x69e>
 8004d2a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004d2c:	2a00      	cmp	r2, #0
 8004d2e:	f000 80ea 	beq.w	8004f06 <_dtoa_r+0x8d6>
 8004d32:	9a07      	ldr	r2, [sp, #28]
 8004d34:	2a01      	cmp	r2, #1
 8004d36:	f300 80cd 	bgt.w	8004ed4 <_dtoa_r+0x8a4>
 8004d3a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8004d3c:	2a00      	cmp	r2, #0
 8004d3e:	f000 80c1 	beq.w	8004ec4 <_dtoa_r+0x894>
 8004d42:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8004d46:	9c08      	ldr	r4, [sp, #32]
 8004d48:	9e00      	ldr	r6, [sp, #0]
 8004d4a:	9a00      	ldr	r2, [sp, #0]
 8004d4c:	441a      	add	r2, r3
 8004d4e:	9200      	str	r2, [sp, #0]
 8004d50:	9a06      	ldr	r2, [sp, #24]
 8004d52:	2101      	movs	r1, #1
 8004d54:	441a      	add	r2, r3
 8004d56:	4648      	mov	r0, r9
 8004d58:	9206      	str	r2, [sp, #24]
 8004d5a:	f000 fc2d 	bl	80055b8 <__i2b>
 8004d5e:	4605      	mov	r5, r0
 8004d60:	b166      	cbz	r6, 8004d7c <_dtoa_r+0x74c>
 8004d62:	9b06      	ldr	r3, [sp, #24]
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	dd09      	ble.n	8004d7c <_dtoa_r+0x74c>
 8004d68:	42b3      	cmp	r3, r6
 8004d6a:	9a00      	ldr	r2, [sp, #0]
 8004d6c:	bfa8      	it	ge
 8004d6e:	4633      	movge	r3, r6
 8004d70:	1ad2      	subs	r2, r2, r3
 8004d72:	9200      	str	r2, [sp, #0]
 8004d74:	9a06      	ldr	r2, [sp, #24]
 8004d76:	1af6      	subs	r6, r6, r3
 8004d78:	1ad3      	subs	r3, r2, r3
 8004d7a:	9306      	str	r3, [sp, #24]
 8004d7c:	9b08      	ldr	r3, [sp, #32]
 8004d7e:	b30b      	cbz	r3, 8004dc4 <_dtoa_r+0x794>
 8004d80:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	f000 80c6 	beq.w	8004f14 <_dtoa_r+0x8e4>
 8004d88:	2c00      	cmp	r4, #0
 8004d8a:	f000 80c0 	beq.w	8004f0e <_dtoa_r+0x8de>
 8004d8e:	4629      	mov	r1, r5
 8004d90:	4622      	mov	r2, r4
 8004d92:	4648      	mov	r0, r9
 8004d94:	f000 fcc8 	bl	8005728 <__pow5mult>
 8004d98:	9a02      	ldr	r2, [sp, #8]
 8004d9a:	4601      	mov	r1, r0
 8004d9c:	4605      	mov	r5, r0
 8004d9e:	4648      	mov	r0, r9
 8004da0:	f000 fc20 	bl	80055e4 <__multiply>
 8004da4:	9902      	ldr	r1, [sp, #8]
 8004da6:	4680      	mov	r8, r0
 8004da8:	4648      	mov	r0, r9
 8004daa:	f000 fb51 	bl	8005450 <_Bfree>
 8004dae:	9b08      	ldr	r3, [sp, #32]
 8004db0:	1b1b      	subs	r3, r3, r4
 8004db2:	9308      	str	r3, [sp, #32]
 8004db4:	f000 80b1 	beq.w	8004f1a <_dtoa_r+0x8ea>
 8004db8:	9a08      	ldr	r2, [sp, #32]
 8004dba:	4641      	mov	r1, r8
 8004dbc:	4648      	mov	r0, r9
 8004dbe:	f000 fcb3 	bl	8005728 <__pow5mult>
 8004dc2:	9002      	str	r0, [sp, #8]
 8004dc4:	2101      	movs	r1, #1
 8004dc6:	4648      	mov	r0, r9
 8004dc8:	f000 fbf6 	bl	80055b8 <__i2b>
 8004dcc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004dce:	4604      	mov	r4, r0
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	f000 81d8 	beq.w	8005186 <_dtoa_r+0xb56>
 8004dd6:	461a      	mov	r2, r3
 8004dd8:	4601      	mov	r1, r0
 8004dda:	4648      	mov	r0, r9
 8004ddc:	f000 fca4 	bl	8005728 <__pow5mult>
 8004de0:	9b07      	ldr	r3, [sp, #28]
 8004de2:	2b01      	cmp	r3, #1
 8004de4:	4604      	mov	r4, r0
 8004de6:	f300 809f 	bgt.w	8004f28 <_dtoa_r+0x8f8>
 8004dea:	9b04      	ldr	r3, [sp, #16]
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	f040 8097 	bne.w	8004f20 <_dtoa_r+0x8f0>
 8004df2:	9b05      	ldr	r3, [sp, #20]
 8004df4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	f040 8093 	bne.w	8004f24 <_dtoa_r+0x8f4>
 8004dfe:	9b05      	ldr	r3, [sp, #20]
 8004e00:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004e04:	0d1b      	lsrs	r3, r3, #20
 8004e06:	051b      	lsls	r3, r3, #20
 8004e08:	b133      	cbz	r3, 8004e18 <_dtoa_r+0x7e8>
 8004e0a:	9b00      	ldr	r3, [sp, #0]
 8004e0c:	3301      	adds	r3, #1
 8004e0e:	9300      	str	r3, [sp, #0]
 8004e10:	9b06      	ldr	r3, [sp, #24]
 8004e12:	3301      	adds	r3, #1
 8004e14:	9306      	str	r3, [sp, #24]
 8004e16:	2301      	movs	r3, #1
 8004e18:	9308      	str	r3, [sp, #32]
 8004e1a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	f000 81b8 	beq.w	8005192 <_dtoa_r+0xb62>
 8004e22:	6923      	ldr	r3, [r4, #16]
 8004e24:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8004e28:	6918      	ldr	r0, [r3, #16]
 8004e2a:	f000 fb79 	bl	8005520 <__hi0bits>
 8004e2e:	f1c0 0020 	rsb	r0, r0, #32
 8004e32:	9b06      	ldr	r3, [sp, #24]
 8004e34:	4418      	add	r0, r3
 8004e36:	f010 001f 	ands.w	r0, r0, #31
 8004e3a:	f000 8082 	beq.w	8004f42 <_dtoa_r+0x912>
 8004e3e:	f1c0 0320 	rsb	r3, r0, #32
 8004e42:	2b04      	cmp	r3, #4
 8004e44:	dd73      	ble.n	8004f2e <_dtoa_r+0x8fe>
 8004e46:	9b00      	ldr	r3, [sp, #0]
 8004e48:	f1c0 001c 	rsb	r0, r0, #28
 8004e4c:	4403      	add	r3, r0
 8004e4e:	9300      	str	r3, [sp, #0]
 8004e50:	9b06      	ldr	r3, [sp, #24]
 8004e52:	4403      	add	r3, r0
 8004e54:	4406      	add	r6, r0
 8004e56:	9306      	str	r3, [sp, #24]
 8004e58:	9b00      	ldr	r3, [sp, #0]
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	dd05      	ble.n	8004e6a <_dtoa_r+0x83a>
 8004e5e:	9902      	ldr	r1, [sp, #8]
 8004e60:	461a      	mov	r2, r3
 8004e62:	4648      	mov	r0, r9
 8004e64:	f000 fcba 	bl	80057dc <__lshift>
 8004e68:	9002      	str	r0, [sp, #8]
 8004e6a:	9b06      	ldr	r3, [sp, #24]
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	dd05      	ble.n	8004e7c <_dtoa_r+0x84c>
 8004e70:	4621      	mov	r1, r4
 8004e72:	461a      	mov	r2, r3
 8004e74:	4648      	mov	r0, r9
 8004e76:	f000 fcb1 	bl	80057dc <__lshift>
 8004e7a:	4604      	mov	r4, r0
 8004e7c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d061      	beq.n	8004f46 <_dtoa_r+0x916>
 8004e82:	9802      	ldr	r0, [sp, #8]
 8004e84:	4621      	mov	r1, r4
 8004e86:	f000 fd15 	bl	80058b4 <__mcmp>
 8004e8a:	2800      	cmp	r0, #0
 8004e8c:	da5b      	bge.n	8004f46 <_dtoa_r+0x916>
 8004e8e:	2300      	movs	r3, #0
 8004e90:	9902      	ldr	r1, [sp, #8]
 8004e92:	220a      	movs	r2, #10
 8004e94:	4648      	mov	r0, r9
 8004e96:	f000 fafd 	bl	8005494 <__multadd>
 8004e9a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004e9c:	9002      	str	r0, [sp, #8]
 8004e9e:	f107 38ff 	add.w	r8, r7, #4294967295
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	f000 8177 	beq.w	8005196 <_dtoa_r+0xb66>
 8004ea8:	4629      	mov	r1, r5
 8004eaa:	2300      	movs	r3, #0
 8004eac:	220a      	movs	r2, #10
 8004eae:	4648      	mov	r0, r9
 8004eb0:	f000 faf0 	bl	8005494 <__multadd>
 8004eb4:	f1bb 0f00 	cmp.w	fp, #0
 8004eb8:	4605      	mov	r5, r0
 8004eba:	dc6f      	bgt.n	8004f9c <_dtoa_r+0x96c>
 8004ebc:	9b07      	ldr	r3, [sp, #28]
 8004ebe:	2b02      	cmp	r3, #2
 8004ec0:	dc49      	bgt.n	8004f56 <_dtoa_r+0x926>
 8004ec2:	e06b      	b.n	8004f9c <_dtoa_r+0x96c>
 8004ec4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004ec6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8004eca:	e73c      	b.n	8004d46 <_dtoa_r+0x716>
 8004ecc:	3fe00000 	.word	0x3fe00000
 8004ed0:	40240000 	.word	0x40240000
 8004ed4:	9b03      	ldr	r3, [sp, #12]
 8004ed6:	1e5c      	subs	r4, r3, #1
 8004ed8:	9b08      	ldr	r3, [sp, #32]
 8004eda:	42a3      	cmp	r3, r4
 8004edc:	db09      	blt.n	8004ef2 <_dtoa_r+0x8c2>
 8004ede:	1b1c      	subs	r4, r3, r4
 8004ee0:	9b03      	ldr	r3, [sp, #12]
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	f6bf af30 	bge.w	8004d48 <_dtoa_r+0x718>
 8004ee8:	9b00      	ldr	r3, [sp, #0]
 8004eea:	9a03      	ldr	r2, [sp, #12]
 8004eec:	1a9e      	subs	r6, r3, r2
 8004eee:	2300      	movs	r3, #0
 8004ef0:	e72b      	b.n	8004d4a <_dtoa_r+0x71a>
 8004ef2:	9b08      	ldr	r3, [sp, #32]
 8004ef4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8004ef6:	9408      	str	r4, [sp, #32]
 8004ef8:	1ae3      	subs	r3, r4, r3
 8004efa:	441a      	add	r2, r3
 8004efc:	9e00      	ldr	r6, [sp, #0]
 8004efe:	9b03      	ldr	r3, [sp, #12]
 8004f00:	920d      	str	r2, [sp, #52]	@ 0x34
 8004f02:	2400      	movs	r4, #0
 8004f04:	e721      	b.n	8004d4a <_dtoa_r+0x71a>
 8004f06:	9c08      	ldr	r4, [sp, #32]
 8004f08:	9e00      	ldr	r6, [sp, #0]
 8004f0a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8004f0c:	e728      	b.n	8004d60 <_dtoa_r+0x730>
 8004f0e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8004f12:	e751      	b.n	8004db8 <_dtoa_r+0x788>
 8004f14:	9a08      	ldr	r2, [sp, #32]
 8004f16:	9902      	ldr	r1, [sp, #8]
 8004f18:	e750      	b.n	8004dbc <_dtoa_r+0x78c>
 8004f1a:	f8cd 8008 	str.w	r8, [sp, #8]
 8004f1e:	e751      	b.n	8004dc4 <_dtoa_r+0x794>
 8004f20:	2300      	movs	r3, #0
 8004f22:	e779      	b.n	8004e18 <_dtoa_r+0x7e8>
 8004f24:	9b04      	ldr	r3, [sp, #16]
 8004f26:	e777      	b.n	8004e18 <_dtoa_r+0x7e8>
 8004f28:	2300      	movs	r3, #0
 8004f2a:	9308      	str	r3, [sp, #32]
 8004f2c:	e779      	b.n	8004e22 <_dtoa_r+0x7f2>
 8004f2e:	d093      	beq.n	8004e58 <_dtoa_r+0x828>
 8004f30:	9a00      	ldr	r2, [sp, #0]
 8004f32:	331c      	adds	r3, #28
 8004f34:	441a      	add	r2, r3
 8004f36:	9200      	str	r2, [sp, #0]
 8004f38:	9a06      	ldr	r2, [sp, #24]
 8004f3a:	441a      	add	r2, r3
 8004f3c:	441e      	add	r6, r3
 8004f3e:	9206      	str	r2, [sp, #24]
 8004f40:	e78a      	b.n	8004e58 <_dtoa_r+0x828>
 8004f42:	4603      	mov	r3, r0
 8004f44:	e7f4      	b.n	8004f30 <_dtoa_r+0x900>
 8004f46:	9b03      	ldr	r3, [sp, #12]
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	46b8      	mov	r8, r7
 8004f4c:	dc20      	bgt.n	8004f90 <_dtoa_r+0x960>
 8004f4e:	469b      	mov	fp, r3
 8004f50:	9b07      	ldr	r3, [sp, #28]
 8004f52:	2b02      	cmp	r3, #2
 8004f54:	dd1e      	ble.n	8004f94 <_dtoa_r+0x964>
 8004f56:	f1bb 0f00 	cmp.w	fp, #0
 8004f5a:	f47f adb1 	bne.w	8004ac0 <_dtoa_r+0x490>
 8004f5e:	4621      	mov	r1, r4
 8004f60:	465b      	mov	r3, fp
 8004f62:	2205      	movs	r2, #5
 8004f64:	4648      	mov	r0, r9
 8004f66:	f000 fa95 	bl	8005494 <__multadd>
 8004f6a:	4601      	mov	r1, r0
 8004f6c:	4604      	mov	r4, r0
 8004f6e:	9802      	ldr	r0, [sp, #8]
 8004f70:	f000 fca0 	bl	80058b4 <__mcmp>
 8004f74:	2800      	cmp	r0, #0
 8004f76:	f77f ada3 	ble.w	8004ac0 <_dtoa_r+0x490>
 8004f7a:	4656      	mov	r6, sl
 8004f7c:	2331      	movs	r3, #49	@ 0x31
 8004f7e:	f806 3b01 	strb.w	r3, [r6], #1
 8004f82:	f108 0801 	add.w	r8, r8, #1
 8004f86:	e59f      	b.n	8004ac8 <_dtoa_r+0x498>
 8004f88:	9c03      	ldr	r4, [sp, #12]
 8004f8a:	46b8      	mov	r8, r7
 8004f8c:	4625      	mov	r5, r4
 8004f8e:	e7f4      	b.n	8004f7a <_dtoa_r+0x94a>
 8004f90:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8004f94:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	f000 8101 	beq.w	800519e <_dtoa_r+0xb6e>
 8004f9c:	2e00      	cmp	r6, #0
 8004f9e:	dd05      	ble.n	8004fac <_dtoa_r+0x97c>
 8004fa0:	4629      	mov	r1, r5
 8004fa2:	4632      	mov	r2, r6
 8004fa4:	4648      	mov	r0, r9
 8004fa6:	f000 fc19 	bl	80057dc <__lshift>
 8004faa:	4605      	mov	r5, r0
 8004fac:	9b08      	ldr	r3, [sp, #32]
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d05c      	beq.n	800506c <_dtoa_r+0xa3c>
 8004fb2:	6869      	ldr	r1, [r5, #4]
 8004fb4:	4648      	mov	r0, r9
 8004fb6:	f000 fa0b 	bl	80053d0 <_Balloc>
 8004fba:	4606      	mov	r6, r0
 8004fbc:	b928      	cbnz	r0, 8004fca <_dtoa_r+0x99a>
 8004fbe:	4b82      	ldr	r3, [pc, #520]	@ (80051c8 <_dtoa_r+0xb98>)
 8004fc0:	4602      	mov	r2, r0
 8004fc2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8004fc6:	f7ff bb4a 	b.w	800465e <_dtoa_r+0x2e>
 8004fca:	692a      	ldr	r2, [r5, #16]
 8004fcc:	3202      	adds	r2, #2
 8004fce:	0092      	lsls	r2, r2, #2
 8004fd0:	f105 010c 	add.w	r1, r5, #12
 8004fd4:	300c      	adds	r0, #12
 8004fd6:	f001 f807 	bl	8005fe8 <memcpy>
 8004fda:	2201      	movs	r2, #1
 8004fdc:	4631      	mov	r1, r6
 8004fde:	4648      	mov	r0, r9
 8004fe0:	f000 fbfc 	bl	80057dc <__lshift>
 8004fe4:	f10a 0301 	add.w	r3, sl, #1
 8004fe8:	9300      	str	r3, [sp, #0]
 8004fea:	eb0a 030b 	add.w	r3, sl, fp
 8004fee:	9308      	str	r3, [sp, #32]
 8004ff0:	9b04      	ldr	r3, [sp, #16]
 8004ff2:	f003 0301 	and.w	r3, r3, #1
 8004ff6:	462f      	mov	r7, r5
 8004ff8:	9306      	str	r3, [sp, #24]
 8004ffa:	4605      	mov	r5, r0
 8004ffc:	9b00      	ldr	r3, [sp, #0]
 8004ffe:	9802      	ldr	r0, [sp, #8]
 8005000:	4621      	mov	r1, r4
 8005002:	f103 3bff 	add.w	fp, r3, #4294967295
 8005006:	f7ff fa8a 	bl	800451e <quorem>
 800500a:	4603      	mov	r3, r0
 800500c:	3330      	adds	r3, #48	@ 0x30
 800500e:	9003      	str	r0, [sp, #12]
 8005010:	4639      	mov	r1, r7
 8005012:	9802      	ldr	r0, [sp, #8]
 8005014:	9309      	str	r3, [sp, #36]	@ 0x24
 8005016:	f000 fc4d 	bl	80058b4 <__mcmp>
 800501a:	462a      	mov	r2, r5
 800501c:	9004      	str	r0, [sp, #16]
 800501e:	4621      	mov	r1, r4
 8005020:	4648      	mov	r0, r9
 8005022:	f000 fc63 	bl	80058ec <__mdiff>
 8005026:	68c2      	ldr	r2, [r0, #12]
 8005028:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800502a:	4606      	mov	r6, r0
 800502c:	bb02      	cbnz	r2, 8005070 <_dtoa_r+0xa40>
 800502e:	4601      	mov	r1, r0
 8005030:	9802      	ldr	r0, [sp, #8]
 8005032:	f000 fc3f 	bl	80058b4 <__mcmp>
 8005036:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005038:	4602      	mov	r2, r0
 800503a:	4631      	mov	r1, r6
 800503c:	4648      	mov	r0, r9
 800503e:	920c      	str	r2, [sp, #48]	@ 0x30
 8005040:	9309      	str	r3, [sp, #36]	@ 0x24
 8005042:	f000 fa05 	bl	8005450 <_Bfree>
 8005046:	9b07      	ldr	r3, [sp, #28]
 8005048:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800504a:	9e00      	ldr	r6, [sp, #0]
 800504c:	ea42 0103 	orr.w	r1, r2, r3
 8005050:	9b06      	ldr	r3, [sp, #24]
 8005052:	4319      	orrs	r1, r3
 8005054:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005056:	d10d      	bne.n	8005074 <_dtoa_r+0xa44>
 8005058:	2b39      	cmp	r3, #57	@ 0x39
 800505a:	d027      	beq.n	80050ac <_dtoa_r+0xa7c>
 800505c:	9a04      	ldr	r2, [sp, #16]
 800505e:	2a00      	cmp	r2, #0
 8005060:	dd01      	ble.n	8005066 <_dtoa_r+0xa36>
 8005062:	9b03      	ldr	r3, [sp, #12]
 8005064:	3331      	adds	r3, #49	@ 0x31
 8005066:	f88b 3000 	strb.w	r3, [fp]
 800506a:	e52e      	b.n	8004aca <_dtoa_r+0x49a>
 800506c:	4628      	mov	r0, r5
 800506e:	e7b9      	b.n	8004fe4 <_dtoa_r+0x9b4>
 8005070:	2201      	movs	r2, #1
 8005072:	e7e2      	b.n	800503a <_dtoa_r+0xa0a>
 8005074:	9904      	ldr	r1, [sp, #16]
 8005076:	2900      	cmp	r1, #0
 8005078:	db04      	blt.n	8005084 <_dtoa_r+0xa54>
 800507a:	9807      	ldr	r0, [sp, #28]
 800507c:	4301      	orrs	r1, r0
 800507e:	9806      	ldr	r0, [sp, #24]
 8005080:	4301      	orrs	r1, r0
 8005082:	d120      	bne.n	80050c6 <_dtoa_r+0xa96>
 8005084:	2a00      	cmp	r2, #0
 8005086:	ddee      	ble.n	8005066 <_dtoa_r+0xa36>
 8005088:	9902      	ldr	r1, [sp, #8]
 800508a:	9300      	str	r3, [sp, #0]
 800508c:	2201      	movs	r2, #1
 800508e:	4648      	mov	r0, r9
 8005090:	f000 fba4 	bl	80057dc <__lshift>
 8005094:	4621      	mov	r1, r4
 8005096:	9002      	str	r0, [sp, #8]
 8005098:	f000 fc0c 	bl	80058b4 <__mcmp>
 800509c:	2800      	cmp	r0, #0
 800509e:	9b00      	ldr	r3, [sp, #0]
 80050a0:	dc02      	bgt.n	80050a8 <_dtoa_r+0xa78>
 80050a2:	d1e0      	bne.n	8005066 <_dtoa_r+0xa36>
 80050a4:	07da      	lsls	r2, r3, #31
 80050a6:	d5de      	bpl.n	8005066 <_dtoa_r+0xa36>
 80050a8:	2b39      	cmp	r3, #57	@ 0x39
 80050aa:	d1da      	bne.n	8005062 <_dtoa_r+0xa32>
 80050ac:	2339      	movs	r3, #57	@ 0x39
 80050ae:	f88b 3000 	strb.w	r3, [fp]
 80050b2:	4633      	mov	r3, r6
 80050b4:	461e      	mov	r6, r3
 80050b6:	3b01      	subs	r3, #1
 80050b8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80050bc:	2a39      	cmp	r2, #57	@ 0x39
 80050be:	d04e      	beq.n	800515e <_dtoa_r+0xb2e>
 80050c0:	3201      	adds	r2, #1
 80050c2:	701a      	strb	r2, [r3, #0]
 80050c4:	e501      	b.n	8004aca <_dtoa_r+0x49a>
 80050c6:	2a00      	cmp	r2, #0
 80050c8:	dd03      	ble.n	80050d2 <_dtoa_r+0xaa2>
 80050ca:	2b39      	cmp	r3, #57	@ 0x39
 80050cc:	d0ee      	beq.n	80050ac <_dtoa_r+0xa7c>
 80050ce:	3301      	adds	r3, #1
 80050d0:	e7c9      	b.n	8005066 <_dtoa_r+0xa36>
 80050d2:	9a00      	ldr	r2, [sp, #0]
 80050d4:	9908      	ldr	r1, [sp, #32]
 80050d6:	f802 3c01 	strb.w	r3, [r2, #-1]
 80050da:	428a      	cmp	r2, r1
 80050dc:	d028      	beq.n	8005130 <_dtoa_r+0xb00>
 80050de:	9902      	ldr	r1, [sp, #8]
 80050e0:	2300      	movs	r3, #0
 80050e2:	220a      	movs	r2, #10
 80050e4:	4648      	mov	r0, r9
 80050e6:	f000 f9d5 	bl	8005494 <__multadd>
 80050ea:	42af      	cmp	r7, r5
 80050ec:	9002      	str	r0, [sp, #8]
 80050ee:	f04f 0300 	mov.w	r3, #0
 80050f2:	f04f 020a 	mov.w	r2, #10
 80050f6:	4639      	mov	r1, r7
 80050f8:	4648      	mov	r0, r9
 80050fa:	d107      	bne.n	800510c <_dtoa_r+0xadc>
 80050fc:	f000 f9ca 	bl	8005494 <__multadd>
 8005100:	4607      	mov	r7, r0
 8005102:	4605      	mov	r5, r0
 8005104:	9b00      	ldr	r3, [sp, #0]
 8005106:	3301      	adds	r3, #1
 8005108:	9300      	str	r3, [sp, #0]
 800510a:	e777      	b.n	8004ffc <_dtoa_r+0x9cc>
 800510c:	f000 f9c2 	bl	8005494 <__multadd>
 8005110:	4629      	mov	r1, r5
 8005112:	4607      	mov	r7, r0
 8005114:	2300      	movs	r3, #0
 8005116:	220a      	movs	r2, #10
 8005118:	4648      	mov	r0, r9
 800511a:	f000 f9bb 	bl	8005494 <__multadd>
 800511e:	4605      	mov	r5, r0
 8005120:	e7f0      	b.n	8005104 <_dtoa_r+0xad4>
 8005122:	f1bb 0f00 	cmp.w	fp, #0
 8005126:	bfcc      	ite	gt
 8005128:	465e      	movgt	r6, fp
 800512a:	2601      	movle	r6, #1
 800512c:	4456      	add	r6, sl
 800512e:	2700      	movs	r7, #0
 8005130:	9902      	ldr	r1, [sp, #8]
 8005132:	9300      	str	r3, [sp, #0]
 8005134:	2201      	movs	r2, #1
 8005136:	4648      	mov	r0, r9
 8005138:	f000 fb50 	bl	80057dc <__lshift>
 800513c:	4621      	mov	r1, r4
 800513e:	9002      	str	r0, [sp, #8]
 8005140:	f000 fbb8 	bl	80058b4 <__mcmp>
 8005144:	2800      	cmp	r0, #0
 8005146:	dcb4      	bgt.n	80050b2 <_dtoa_r+0xa82>
 8005148:	d102      	bne.n	8005150 <_dtoa_r+0xb20>
 800514a:	9b00      	ldr	r3, [sp, #0]
 800514c:	07db      	lsls	r3, r3, #31
 800514e:	d4b0      	bmi.n	80050b2 <_dtoa_r+0xa82>
 8005150:	4633      	mov	r3, r6
 8005152:	461e      	mov	r6, r3
 8005154:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005158:	2a30      	cmp	r2, #48	@ 0x30
 800515a:	d0fa      	beq.n	8005152 <_dtoa_r+0xb22>
 800515c:	e4b5      	b.n	8004aca <_dtoa_r+0x49a>
 800515e:	459a      	cmp	sl, r3
 8005160:	d1a8      	bne.n	80050b4 <_dtoa_r+0xa84>
 8005162:	2331      	movs	r3, #49	@ 0x31
 8005164:	f108 0801 	add.w	r8, r8, #1
 8005168:	f88a 3000 	strb.w	r3, [sl]
 800516c:	e4ad      	b.n	8004aca <_dtoa_r+0x49a>
 800516e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005170:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80051cc <_dtoa_r+0xb9c>
 8005174:	b11b      	cbz	r3, 800517e <_dtoa_r+0xb4e>
 8005176:	f10a 0308 	add.w	r3, sl, #8
 800517a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800517c:	6013      	str	r3, [r2, #0]
 800517e:	4650      	mov	r0, sl
 8005180:	b017      	add	sp, #92	@ 0x5c
 8005182:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005186:	9b07      	ldr	r3, [sp, #28]
 8005188:	2b01      	cmp	r3, #1
 800518a:	f77f ae2e 	ble.w	8004dea <_dtoa_r+0x7ba>
 800518e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005190:	9308      	str	r3, [sp, #32]
 8005192:	2001      	movs	r0, #1
 8005194:	e64d      	b.n	8004e32 <_dtoa_r+0x802>
 8005196:	f1bb 0f00 	cmp.w	fp, #0
 800519a:	f77f aed9 	ble.w	8004f50 <_dtoa_r+0x920>
 800519e:	4656      	mov	r6, sl
 80051a0:	9802      	ldr	r0, [sp, #8]
 80051a2:	4621      	mov	r1, r4
 80051a4:	f7ff f9bb 	bl	800451e <quorem>
 80051a8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80051ac:	f806 3b01 	strb.w	r3, [r6], #1
 80051b0:	eba6 020a 	sub.w	r2, r6, sl
 80051b4:	4593      	cmp	fp, r2
 80051b6:	ddb4      	ble.n	8005122 <_dtoa_r+0xaf2>
 80051b8:	9902      	ldr	r1, [sp, #8]
 80051ba:	2300      	movs	r3, #0
 80051bc:	220a      	movs	r2, #10
 80051be:	4648      	mov	r0, r9
 80051c0:	f000 f968 	bl	8005494 <__multadd>
 80051c4:	9002      	str	r0, [sp, #8]
 80051c6:	e7eb      	b.n	80051a0 <_dtoa_r+0xb70>
 80051c8:	08006380 	.word	0x08006380
 80051cc:	08006304 	.word	0x08006304

080051d0 <_free_r>:
 80051d0:	b538      	push	{r3, r4, r5, lr}
 80051d2:	4605      	mov	r5, r0
 80051d4:	2900      	cmp	r1, #0
 80051d6:	d041      	beq.n	800525c <_free_r+0x8c>
 80051d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80051dc:	1f0c      	subs	r4, r1, #4
 80051de:	2b00      	cmp	r3, #0
 80051e0:	bfb8      	it	lt
 80051e2:	18e4      	addlt	r4, r4, r3
 80051e4:	f000 f8e8 	bl	80053b8 <__malloc_lock>
 80051e8:	4a1d      	ldr	r2, [pc, #116]	@ (8005260 <_free_r+0x90>)
 80051ea:	6813      	ldr	r3, [r2, #0]
 80051ec:	b933      	cbnz	r3, 80051fc <_free_r+0x2c>
 80051ee:	6063      	str	r3, [r4, #4]
 80051f0:	6014      	str	r4, [r2, #0]
 80051f2:	4628      	mov	r0, r5
 80051f4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80051f8:	f000 b8e4 	b.w	80053c4 <__malloc_unlock>
 80051fc:	42a3      	cmp	r3, r4
 80051fe:	d908      	bls.n	8005212 <_free_r+0x42>
 8005200:	6820      	ldr	r0, [r4, #0]
 8005202:	1821      	adds	r1, r4, r0
 8005204:	428b      	cmp	r3, r1
 8005206:	bf01      	itttt	eq
 8005208:	6819      	ldreq	r1, [r3, #0]
 800520a:	685b      	ldreq	r3, [r3, #4]
 800520c:	1809      	addeq	r1, r1, r0
 800520e:	6021      	streq	r1, [r4, #0]
 8005210:	e7ed      	b.n	80051ee <_free_r+0x1e>
 8005212:	461a      	mov	r2, r3
 8005214:	685b      	ldr	r3, [r3, #4]
 8005216:	b10b      	cbz	r3, 800521c <_free_r+0x4c>
 8005218:	42a3      	cmp	r3, r4
 800521a:	d9fa      	bls.n	8005212 <_free_r+0x42>
 800521c:	6811      	ldr	r1, [r2, #0]
 800521e:	1850      	adds	r0, r2, r1
 8005220:	42a0      	cmp	r0, r4
 8005222:	d10b      	bne.n	800523c <_free_r+0x6c>
 8005224:	6820      	ldr	r0, [r4, #0]
 8005226:	4401      	add	r1, r0
 8005228:	1850      	adds	r0, r2, r1
 800522a:	4283      	cmp	r3, r0
 800522c:	6011      	str	r1, [r2, #0]
 800522e:	d1e0      	bne.n	80051f2 <_free_r+0x22>
 8005230:	6818      	ldr	r0, [r3, #0]
 8005232:	685b      	ldr	r3, [r3, #4]
 8005234:	6053      	str	r3, [r2, #4]
 8005236:	4408      	add	r0, r1
 8005238:	6010      	str	r0, [r2, #0]
 800523a:	e7da      	b.n	80051f2 <_free_r+0x22>
 800523c:	d902      	bls.n	8005244 <_free_r+0x74>
 800523e:	230c      	movs	r3, #12
 8005240:	602b      	str	r3, [r5, #0]
 8005242:	e7d6      	b.n	80051f2 <_free_r+0x22>
 8005244:	6820      	ldr	r0, [r4, #0]
 8005246:	1821      	adds	r1, r4, r0
 8005248:	428b      	cmp	r3, r1
 800524a:	bf04      	itt	eq
 800524c:	6819      	ldreq	r1, [r3, #0]
 800524e:	685b      	ldreq	r3, [r3, #4]
 8005250:	6063      	str	r3, [r4, #4]
 8005252:	bf04      	itt	eq
 8005254:	1809      	addeq	r1, r1, r0
 8005256:	6021      	streq	r1, [r4, #0]
 8005258:	6054      	str	r4, [r2, #4]
 800525a:	e7ca      	b.n	80051f2 <_free_r+0x22>
 800525c:	bd38      	pop	{r3, r4, r5, pc}
 800525e:	bf00      	nop
 8005260:	20000344 	.word	0x20000344

08005264 <malloc>:
 8005264:	4b02      	ldr	r3, [pc, #8]	@ (8005270 <malloc+0xc>)
 8005266:	4601      	mov	r1, r0
 8005268:	6818      	ldr	r0, [r3, #0]
 800526a:	f000 b825 	b.w	80052b8 <_malloc_r>
 800526e:	bf00      	nop
 8005270:	20000018 	.word	0x20000018

08005274 <sbrk_aligned>:
 8005274:	b570      	push	{r4, r5, r6, lr}
 8005276:	4e0f      	ldr	r6, [pc, #60]	@ (80052b4 <sbrk_aligned+0x40>)
 8005278:	460c      	mov	r4, r1
 800527a:	6831      	ldr	r1, [r6, #0]
 800527c:	4605      	mov	r5, r0
 800527e:	b911      	cbnz	r1, 8005286 <sbrk_aligned+0x12>
 8005280:	f000 fea2 	bl	8005fc8 <_sbrk_r>
 8005284:	6030      	str	r0, [r6, #0]
 8005286:	4621      	mov	r1, r4
 8005288:	4628      	mov	r0, r5
 800528a:	f000 fe9d 	bl	8005fc8 <_sbrk_r>
 800528e:	1c43      	adds	r3, r0, #1
 8005290:	d103      	bne.n	800529a <sbrk_aligned+0x26>
 8005292:	f04f 34ff 	mov.w	r4, #4294967295
 8005296:	4620      	mov	r0, r4
 8005298:	bd70      	pop	{r4, r5, r6, pc}
 800529a:	1cc4      	adds	r4, r0, #3
 800529c:	f024 0403 	bic.w	r4, r4, #3
 80052a0:	42a0      	cmp	r0, r4
 80052a2:	d0f8      	beq.n	8005296 <sbrk_aligned+0x22>
 80052a4:	1a21      	subs	r1, r4, r0
 80052a6:	4628      	mov	r0, r5
 80052a8:	f000 fe8e 	bl	8005fc8 <_sbrk_r>
 80052ac:	3001      	adds	r0, #1
 80052ae:	d1f2      	bne.n	8005296 <sbrk_aligned+0x22>
 80052b0:	e7ef      	b.n	8005292 <sbrk_aligned+0x1e>
 80052b2:	bf00      	nop
 80052b4:	20000340 	.word	0x20000340

080052b8 <_malloc_r>:
 80052b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80052bc:	1ccd      	adds	r5, r1, #3
 80052be:	f025 0503 	bic.w	r5, r5, #3
 80052c2:	3508      	adds	r5, #8
 80052c4:	2d0c      	cmp	r5, #12
 80052c6:	bf38      	it	cc
 80052c8:	250c      	movcc	r5, #12
 80052ca:	2d00      	cmp	r5, #0
 80052cc:	4606      	mov	r6, r0
 80052ce:	db01      	blt.n	80052d4 <_malloc_r+0x1c>
 80052d0:	42a9      	cmp	r1, r5
 80052d2:	d904      	bls.n	80052de <_malloc_r+0x26>
 80052d4:	230c      	movs	r3, #12
 80052d6:	6033      	str	r3, [r6, #0]
 80052d8:	2000      	movs	r0, #0
 80052da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80052de:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80053b4 <_malloc_r+0xfc>
 80052e2:	f000 f869 	bl	80053b8 <__malloc_lock>
 80052e6:	f8d8 3000 	ldr.w	r3, [r8]
 80052ea:	461c      	mov	r4, r3
 80052ec:	bb44      	cbnz	r4, 8005340 <_malloc_r+0x88>
 80052ee:	4629      	mov	r1, r5
 80052f0:	4630      	mov	r0, r6
 80052f2:	f7ff ffbf 	bl	8005274 <sbrk_aligned>
 80052f6:	1c43      	adds	r3, r0, #1
 80052f8:	4604      	mov	r4, r0
 80052fa:	d158      	bne.n	80053ae <_malloc_r+0xf6>
 80052fc:	f8d8 4000 	ldr.w	r4, [r8]
 8005300:	4627      	mov	r7, r4
 8005302:	2f00      	cmp	r7, #0
 8005304:	d143      	bne.n	800538e <_malloc_r+0xd6>
 8005306:	2c00      	cmp	r4, #0
 8005308:	d04b      	beq.n	80053a2 <_malloc_r+0xea>
 800530a:	6823      	ldr	r3, [r4, #0]
 800530c:	4639      	mov	r1, r7
 800530e:	4630      	mov	r0, r6
 8005310:	eb04 0903 	add.w	r9, r4, r3
 8005314:	f000 fe58 	bl	8005fc8 <_sbrk_r>
 8005318:	4581      	cmp	r9, r0
 800531a:	d142      	bne.n	80053a2 <_malloc_r+0xea>
 800531c:	6821      	ldr	r1, [r4, #0]
 800531e:	1a6d      	subs	r5, r5, r1
 8005320:	4629      	mov	r1, r5
 8005322:	4630      	mov	r0, r6
 8005324:	f7ff ffa6 	bl	8005274 <sbrk_aligned>
 8005328:	3001      	adds	r0, #1
 800532a:	d03a      	beq.n	80053a2 <_malloc_r+0xea>
 800532c:	6823      	ldr	r3, [r4, #0]
 800532e:	442b      	add	r3, r5
 8005330:	6023      	str	r3, [r4, #0]
 8005332:	f8d8 3000 	ldr.w	r3, [r8]
 8005336:	685a      	ldr	r2, [r3, #4]
 8005338:	bb62      	cbnz	r2, 8005394 <_malloc_r+0xdc>
 800533a:	f8c8 7000 	str.w	r7, [r8]
 800533e:	e00f      	b.n	8005360 <_malloc_r+0xa8>
 8005340:	6822      	ldr	r2, [r4, #0]
 8005342:	1b52      	subs	r2, r2, r5
 8005344:	d420      	bmi.n	8005388 <_malloc_r+0xd0>
 8005346:	2a0b      	cmp	r2, #11
 8005348:	d917      	bls.n	800537a <_malloc_r+0xc2>
 800534a:	1961      	adds	r1, r4, r5
 800534c:	42a3      	cmp	r3, r4
 800534e:	6025      	str	r5, [r4, #0]
 8005350:	bf18      	it	ne
 8005352:	6059      	strne	r1, [r3, #4]
 8005354:	6863      	ldr	r3, [r4, #4]
 8005356:	bf08      	it	eq
 8005358:	f8c8 1000 	streq.w	r1, [r8]
 800535c:	5162      	str	r2, [r4, r5]
 800535e:	604b      	str	r3, [r1, #4]
 8005360:	4630      	mov	r0, r6
 8005362:	f000 f82f 	bl	80053c4 <__malloc_unlock>
 8005366:	f104 000b 	add.w	r0, r4, #11
 800536a:	1d23      	adds	r3, r4, #4
 800536c:	f020 0007 	bic.w	r0, r0, #7
 8005370:	1ac2      	subs	r2, r0, r3
 8005372:	bf1c      	itt	ne
 8005374:	1a1b      	subne	r3, r3, r0
 8005376:	50a3      	strne	r3, [r4, r2]
 8005378:	e7af      	b.n	80052da <_malloc_r+0x22>
 800537a:	6862      	ldr	r2, [r4, #4]
 800537c:	42a3      	cmp	r3, r4
 800537e:	bf0c      	ite	eq
 8005380:	f8c8 2000 	streq.w	r2, [r8]
 8005384:	605a      	strne	r2, [r3, #4]
 8005386:	e7eb      	b.n	8005360 <_malloc_r+0xa8>
 8005388:	4623      	mov	r3, r4
 800538a:	6864      	ldr	r4, [r4, #4]
 800538c:	e7ae      	b.n	80052ec <_malloc_r+0x34>
 800538e:	463c      	mov	r4, r7
 8005390:	687f      	ldr	r7, [r7, #4]
 8005392:	e7b6      	b.n	8005302 <_malloc_r+0x4a>
 8005394:	461a      	mov	r2, r3
 8005396:	685b      	ldr	r3, [r3, #4]
 8005398:	42a3      	cmp	r3, r4
 800539a:	d1fb      	bne.n	8005394 <_malloc_r+0xdc>
 800539c:	2300      	movs	r3, #0
 800539e:	6053      	str	r3, [r2, #4]
 80053a0:	e7de      	b.n	8005360 <_malloc_r+0xa8>
 80053a2:	230c      	movs	r3, #12
 80053a4:	6033      	str	r3, [r6, #0]
 80053a6:	4630      	mov	r0, r6
 80053a8:	f000 f80c 	bl	80053c4 <__malloc_unlock>
 80053ac:	e794      	b.n	80052d8 <_malloc_r+0x20>
 80053ae:	6005      	str	r5, [r0, #0]
 80053b0:	e7d6      	b.n	8005360 <_malloc_r+0xa8>
 80053b2:	bf00      	nop
 80053b4:	20000344 	.word	0x20000344

080053b8 <__malloc_lock>:
 80053b8:	4801      	ldr	r0, [pc, #4]	@ (80053c0 <__malloc_lock+0x8>)
 80053ba:	f7ff b8ae 	b.w	800451a <__retarget_lock_acquire_recursive>
 80053be:	bf00      	nop
 80053c0:	2000033c 	.word	0x2000033c

080053c4 <__malloc_unlock>:
 80053c4:	4801      	ldr	r0, [pc, #4]	@ (80053cc <__malloc_unlock+0x8>)
 80053c6:	f7ff b8a9 	b.w	800451c <__retarget_lock_release_recursive>
 80053ca:	bf00      	nop
 80053cc:	2000033c 	.word	0x2000033c

080053d0 <_Balloc>:
 80053d0:	b570      	push	{r4, r5, r6, lr}
 80053d2:	69c6      	ldr	r6, [r0, #28]
 80053d4:	4604      	mov	r4, r0
 80053d6:	460d      	mov	r5, r1
 80053d8:	b976      	cbnz	r6, 80053f8 <_Balloc+0x28>
 80053da:	2010      	movs	r0, #16
 80053dc:	f7ff ff42 	bl	8005264 <malloc>
 80053e0:	4602      	mov	r2, r0
 80053e2:	61e0      	str	r0, [r4, #28]
 80053e4:	b920      	cbnz	r0, 80053f0 <_Balloc+0x20>
 80053e6:	4b18      	ldr	r3, [pc, #96]	@ (8005448 <_Balloc+0x78>)
 80053e8:	4818      	ldr	r0, [pc, #96]	@ (800544c <_Balloc+0x7c>)
 80053ea:	216b      	movs	r1, #107	@ 0x6b
 80053ec:	f000 fe0a 	bl	8006004 <__assert_func>
 80053f0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80053f4:	6006      	str	r6, [r0, #0]
 80053f6:	60c6      	str	r6, [r0, #12]
 80053f8:	69e6      	ldr	r6, [r4, #28]
 80053fa:	68f3      	ldr	r3, [r6, #12]
 80053fc:	b183      	cbz	r3, 8005420 <_Balloc+0x50>
 80053fe:	69e3      	ldr	r3, [r4, #28]
 8005400:	68db      	ldr	r3, [r3, #12]
 8005402:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005406:	b9b8      	cbnz	r0, 8005438 <_Balloc+0x68>
 8005408:	2101      	movs	r1, #1
 800540a:	fa01 f605 	lsl.w	r6, r1, r5
 800540e:	1d72      	adds	r2, r6, #5
 8005410:	0092      	lsls	r2, r2, #2
 8005412:	4620      	mov	r0, r4
 8005414:	f000 fe14 	bl	8006040 <_calloc_r>
 8005418:	b160      	cbz	r0, 8005434 <_Balloc+0x64>
 800541a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800541e:	e00e      	b.n	800543e <_Balloc+0x6e>
 8005420:	2221      	movs	r2, #33	@ 0x21
 8005422:	2104      	movs	r1, #4
 8005424:	4620      	mov	r0, r4
 8005426:	f000 fe0b 	bl	8006040 <_calloc_r>
 800542a:	69e3      	ldr	r3, [r4, #28]
 800542c:	60f0      	str	r0, [r6, #12]
 800542e:	68db      	ldr	r3, [r3, #12]
 8005430:	2b00      	cmp	r3, #0
 8005432:	d1e4      	bne.n	80053fe <_Balloc+0x2e>
 8005434:	2000      	movs	r0, #0
 8005436:	bd70      	pop	{r4, r5, r6, pc}
 8005438:	6802      	ldr	r2, [r0, #0]
 800543a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800543e:	2300      	movs	r3, #0
 8005440:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005444:	e7f7      	b.n	8005436 <_Balloc+0x66>
 8005446:	bf00      	nop
 8005448:	08006311 	.word	0x08006311
 800544c:	08006391 	.word	0x08006391

08005450 <_Bfree>:
 8005450:	b570      	push	{r4, r5, r6, lr}
 8005452:	69c6      	ldr	r6, [r0, #28]
 8005454:	4605      	mov	r5, r0
 8005456:	460c      	mov	r4, r1
 8005458:	b976      	cbnz	r6, 8005478 <_Bfree+0x28>
 800545a:	2010      	movs	r0, #16
 800545c:	f7ff ff02 	bl	8005264 <malloc>
 8005460:	4602      	mov	r2, r0
 8005462:	61e8      	str	r0, [r5, #28]
 8005464:	b920      	cbnz	r0, 8005470 <_Bfree+0x20>
 8005466:	4b09      	ldr	r3, [pc, #36]	@ (800548c <_Bfree+0x3c>)
 8005468:	4809      	ldr	r0, [pc, #36]	@ (8005490 <_Bfree+0x40>)
 800546a:	218f      	movs	r1, #143	@ 0x8f
 800546c:	f000 fdca 	bl	8006004 <__assert_func>
 8005470:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005474:	6006      	str	r6, [r0, #0]
 8005476:	60c6      	str	r6, [r0, #12]
 8005478:	b13c      	cbz	r4, 800548a <_Bfree+0x3a>
 800547a:	69eb      	ldr	r3, [r5, #28]
 800547c:	6862      	ldr	r2, [r4, #4]
 800547e:	68db      	ldr	r3, [r3, #12]
 8005480:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005484:	6021      	str	r1, [r4, #0]
 8005486:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800548a:	bd70      	pop	{r4, r5, r6, pc}
 800548c:	08006311 	.word	0x08006311
 8005490:	08006391 	.word	0x08006391

08005494 <__multadd>:
 8005494:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005498:	690d      	ldr	r5, [r1, #16]
 800549a:	4607      	mov	r7, r0
 800549c:	460c      	mov	r4, r1
 800549e:	461e      	mov	r6, r3
 80054a0:	f101 0c14 	add.w	ip, r1, #20
 80054a4:	2000      	movs	r0, #0
 80054a6:	f8dc 3000 	ldr.w	r3, [ip]
 80054aa:	b299      	uxth	r1, r3
 80054ac:	fb02 6101 	mla	r1, r2, r1, r6
 80054b0:	0c1e      	lsrs	r6, r3, #16
 80054b2:	0c0b      	lsrs	r3, r1, #16
 80054b4:	fb02 3306 	mla	r3, r2, r6, r3
 80054b8:	b289      	uxth	r1, r1
 80054ba:	3001      	adds	r0, #1
 80054bc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80054c0:	4285      	cmp	r5, r0
 80054c2:	f84c 1b04 	str.w	r1, [ip], #4
 80054c6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80054ca:	dcec      	bgt.n	80054a6 <__multadd+0x12>
 80054cc:	b30e      	cbz	r6, 8005512 <__multadd+0x7e>
 80054ce:	68a3      	ldr	r3, [r4, #8]
 80054d0:	42ab      	cmp	r3, r5
 80054d2:	dc19      	bgt.n	8005508 <__multadd+0x74>
 80054d4:	6861      	ldr	r1, [r4, #4]
 80054d6:	4638      	mov	r0, r7
 80054d8:	3101      	adds	r1, #1
 80054da:	f7ff ff79 	bl	80053d0 <_Balloc>
 80054de:	4680      	mov	r8, r0
 80054e0:	b928      	cbnz	r0, 80054ee <__multadd+0x5a>
 80054e2:	4602      	mov	r2, r0
 80054e4:	4b0c      	ldr	r3, [pc, #48]	@ (8005518 <__multadd+0x84>)
 80054e6:	480d      	ldr	r0, [pc, #52]	@ (800551c <__multadd+0x88>)
 80054e8:	21ba      	movs	r1, #186	@ 0xba
 80054ea:	f000 fd8b 	bl	8006004 <__assert_func>
 80054ee:	6922      	ldr	r2, [r4, #16]
 80054f0:	3202      	adds	r2, #2
 80054f2:	f104 010c 	add.w	r1, r4, #12
 80054f6:	0092      	lsls	r2, r2, #2
 80054f8:	300c      	adds	r0, #12
 80054fa:	f000 fd75 	bl	8005fe8 <memcpy>
 80054fe:	4621      	mov	r1, r4
 8005500:	4638      	mov	r0, r7
 8005502:	f7ff ffa5 	bl	8005450 <_Bfree>
 8005506:	4644      	mov	r4, r8
 8005508:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800550c:	3501      	adds	r5, #1
 800550e:	615e      	str	r6, [r3, #20]
 8005510:	6125      	str	r5, [r4, #16]
 8005512:	4620      	mov	r0, r4
 8005514:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005518:	08006380 	.word	0x08006380
 800551c:	08006391 	.word	0x08006391

08005520 <__hi0bits>:
 8005520:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8005524:	4603      	mov	r3, r0
 8005526:	bf36      	itet	cc
 8005528:	0403      	lslcc	r3, r0, #16
 800552a:	2000      	movcs	r0, #0
 800552c:	2010      	movcc	r0, #16
 800552e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005532:	bf3c      	itt	cc
 8005534:	021b      	lslcc	r3, r3, #8
 8005536:	3008      	addcc	r0, #8
 8005538:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800553c:	bf3c      	itt	cc
 800553e:	011b      	lslcc	r3, r3, #4
 8005540:	3004      	addcc	r0, #4
 8005542:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005546:	bf3c      	itt	cc
 8005548:	009b      	lslcc	r3, r3, #2
 800554a:	3002      	addcc	r0, #2
 800554c:	2b00      	cmp	r3, #0
 800554e:	db05      	blt.n	800555c <__hi0bits+0x3c>
 8005550:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8005554:	f100 0001 	add.w	r0, r0, #1
 8005558:	bf08      	it	eq
 800555a:	2020      	moveq	r0, #32
 800555c:	4770      	bx	lr

0800555e <__lo0bits>:
 800555e:	6803      	ldr	r3, [r0, #0]
 8005560:	4602      	mov	r2, r0
 8005562:	f013 0007 	ands.w	r0, r3, #7
 8005566:	d00b      	beq.n	8005580 <__lo0bits+0x22>
 8005568:	07d9      	lsls	r1, r3, #31
 800556a:	d421      	bmi.n	80055b0 <__lo0bits+0x52>
 800556c:	0798      	lsls	r0, r3, #30
 800556e:	bf49      	itett	mi
 8005570:	085b      	lsrmi	r3, r3, #1
 8005572:	089b      	lsrpl	r3, r3, #2
 8005574:	2001      	movmi	r0, #1
 8005576:	6013      	strmi	r3, [r2, #0]
 8005578:	bf5c      	itt	pl
 800557a:	6013      	strpl	r3, [r2, #0]
 800557c:	2002      	movpl	r0, #2
 800557e:	4770      	bx	lr
 8005580:	b299      	uxth	r1, r3
 8005582:	b909      	cbnz	r1, 8005588 <__lo0bits+0x2a>
 8005584:	0c1b      	lsrs	r3, r3, #16
 8005586:	2010      	movs	r0, #16
 8005588:	b2d9      	uxtb	r1, r3
 800558a:	b909      	cbnz	r1, 8005590 <__lo0bits+0x32>
 800558c:	3008      	adds	r0, #8
 800558e:	0a1b      	lsrs	r3, r3, #8
 8005590:	0719      	lsls	r1, r3, #28
 8005592:	bf04      	itt	eq
 8005594:	091b      	lsreq	r3, r3, #4
 8005596:	3004      	addeq	r0, #4
 8005598:	0799      	lsls	r1, r3, #30
 800559a:	bf04      	itt	eq
 800559c:	089b      	lsreq	r3, r3, #2
 800559e:	3002      	addeq	r0, #2
 80055a0:	07d9      	lsls	r1, r3, #31
 80055a2:	d403      	bmi.n	80055ac <__lo0bits+0x4e>
 80055a4:	085b      	lsrs	r3, r3, #1
 80055a6:	f100 0001 	add.w	r0, r0, #1
 80055aa:	d003      	beq.n	80055b4 <__lo0bits+0x56>
 80055ac:	6013      	str	r3, [r2, #0]
 80055ae:	4770      	bx	lr
 80055b0:	2000      	movs	r0, #0
 80055b2:	4770      	bx	lr
 80055b4:	2020      	movs	r0, #32
 80055b6:	4770      	bx	lr

080055b8 <__i2b>:
 80055b8:	b510      	push	{r4, lr}
 80055ba:	460c      	mov	r4, r1
 80055bc:	2101      	movs	r1, #1
 80055be:	f7ff ff07 	bl	80053d0 <_Balloc>
 80055c2:	4602      	mov	r2, r0
 80055c4:	b928      	cbnz	r0, 80055d2 <__i2b+0x1a>
 80055c6:	4b05      	ldr	r3, [pc, #20]	@ (80055dc <__i2b+0x24>)
 80055c8:	4805      	ldr	r0, [pc, #20]	@ (80055e0 <__i2b+0x28>)
 80055ca:	f240 1145 	movw	r1, #325	@ 0x145
 80055ce:	f000 fd19 	bl	8006004 <__assert_func>
 80055d2:	2301      	movs	r3, #1
 80055d4:	6144      	str	r4, [r0, #20]
 80055d6:	6103      	str	r3, [r0, #16]
 80055d8:	bd10      	pop	{r4, pc}
 80055da:	bf00      	nop
 80055dc:	08006380 	.word	0x08006380
 80055e0:	08006391 	.word	0x08006391

080055e4 <__multiply>:
 80055e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055e8:	4617      	mov	r7, r2
 80055ea:	690a      	ldr	r2, [r1, #16]
 80055ec:	693b      	ldr	r3, [r7, #16]
 80055ee:	429a      	cmp	r2, r3
 80055f0:	bfa8      	it	ge
 80055f2:	463b      	movge	r3, r7
 80055f4:	4689      	mov	r9, r1
 80055f6:	bfa4      	itt	ge
 80055f8:	460f      	movge	r7, r1
 80055fa:	4699      	movge	r9, r3
 80055fc:	693d      	ldr	r5, [r7, #16]
 80055fe:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8005602:	68bb      	ldr	r3, [r7, #8]
 8005604:	6879      	ldr	r1, [r7, #4]
 8005606:	eb05 060a 	add.w	r6, r5, sl
 800560a:	42b3      	cmp	r3, r6
 800560c:	b085      	sub	sp, #20
 800560e:	bfb8      	it	lt
 8005610:	3101      	addlt	r1, #1
 8005612:	f7ff fedd 	bl	80053d0 <_Balloc>
 8005616:	b930      	cbnz	r0, 8005626 <__multiply+0x42>
 8005618:	4602      	mov	r2, r0
 800561a:	4b41      	ldr	r3, [pc, #260]	@ (8005720 <__multiply+0x13c>)
 800561c:	4841      	ldr	r0, [pc, #260]	@ (8005724 <__multiply+0x140>)
 800561e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8005622:	f000 fcef 	bl	8006004 <__assert_func>
 8005626:	f100 0414 	add.w	r4, r0, #20
 800562a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800562e:	4623      	mov	r3, r4
 8005630:	2200      	movs	r2, #0
 8005632:	4573      	cmp	r3, lr
 8005634:	d320      	bcc.n	8005678 <__multiply+0x94>
 8005636:	f107 0814 	add.w	r8, r7, #20
 800563a:	f109 0114 	add.w	r1, r9, #20
 800563e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8005642:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8005646:	9302      	str	r3, [sp, #8]
 8005648:	1beb      	subs	r3, r5, r7
 800564a:	3b15      	subs	r3, #21
 800564c:	f023 0303 	bic.w	r3, r3, #3
 8005650:	3304      	adds	r3, #4
 8005652:	3715      	adds	r7, #21
 8005654:	42bd      	cmp	r5, r7
 8005656:	bf38      	it	cc
 8005658:	2304      	movcc	r3, #4
 800565a:	9301      	str	r3, [sp, #4]
 800565c:	9b02      	ldr	r3, [sp, #8]
 800565e:	9103      	str	r1, [sp, #12]
 8005660:	428b      	cmp	r3, r1
 8005662:	d80c      	bhi.n	800567e <__multiply+0x9a>
 8005664:	2e00      	cmp	r6, #0
 8005666:	dd03      	ble.n	8005670 <__multiply+0x8c>
 8005668:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800566c:	2b00      	cmp	r3, #0
 800566e:	d055      	beq.n	800571c <__multiply+0x138>
 8005670:	6106      	str	r6, [r0, #16]
 8005672:	b005      	add	sp, #20
 8005674:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005678:	f843 2b04 	str.w	r2, [r3], #4
 800567c:	e7d9      	b.n	8005632 <__multiply+0x4e>
 800567e:	f8b1 a000 	ldrh.w	sl, [r1]
 8005682:	f1ba 0f00 	cmp.w	sl, #0
 8005686:	d01f      	beq.n	80056c8 <__multiply+0xe4>
 8005688:	46c4      	mov	ip, r8
 800568a:	46a1      	mov	r9, r4
 800568c:	2700      	movs	r7, #0
 800568e:	f85c 2b04 	ldr.w	r2, [ip], #4
 8005692:	f8d9 3000 	ldr.w	r3, [r9]
 8005696:	fa1f fb82 	uxth.w	fp, r2
 800569a:	b29b      	uxth	r3, r3
 800569c:	fb0a 330b 	mla	r3, sl, fp, r3
 80056a0:	443b      	add	r3, r7
 80056a2:	f8d9 7000 	ldr.w	r7, [r9]
 80056a6:	0c12      	lsrs	r2, r2, #16
 80056a8:	0c3f      	lsrs	r7, r7, #16
 80056aa:	fb0a 7202 	mla	r2, sl, r2, r7
 80056ae:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80056b2:	b29b      	uxth	r3, r3
 80056b4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80056b8:	4565      	cmp	r5, ip
 80056ba:	f849 3b04 	str.w	r3, [r9], #4
 80056be:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80056c2:	d8e4      	bhi.n	800568e <__multiply+0xaa>
 80056c4:	9b01      	ldr	r3, [sp, #4]
 80056c6:	50e7      	str	r7, [r4, r3]
 80056c8:	9b03      	ldr	r3, [sp, #12]
 80056ca:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80056ce:	3104      	adds	r1, #4
 80056d0:	f1b9 0f00 	cmp.w	r9, #0
 80056d4:	d020      	beq.n	8005718 <__multiply+0x134>
 80056d6:	6823      	ldr	r3, [r4, #0]
 80056d8:	4647      	mov	r7, r8
 80056da:	46a4      	mov	ip, r4
 80056dc:	f04f 0a00 	mov.w	sl, #0
 80056e0:	f8b7 b000 	ldrh.w	fp, [r7]
 80056e4:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80056e8:	fb09 220b 	mla	r2, r9, fp, r2
 80056ec:	4452      	add	r2, sl
 80056ee:	b29b      	uxth	r3, r3
 80056f0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80056f4:	f84c 3b04 	str.w	r3, [ip], #4
 80056f8:	f857 3b04 	ldr.w	r3, [r7], #4
 80056fc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005700:	f8bc 3000 	ldrh.w	r3, [ip]
 8005704:	fb09 330a 	mla	r3, r9, sl, r3
 8005708:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800570c:	42bd      	cmp	r5, r7
 800570e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005712:	d8e5      	bhi.n	80056e0 <__multiply+0xfc>
 8005714:	9a01      	ldr	r2, [sp, #4]
 8005716:	50a3      	str	r3, [r4, r2]
 8005718:	3404      	adds	r4, #4
 800571a:	e79f      	b.n	800565c <__multiply+0x78>
 800571c:	3e01      	subs	r6, #1
 800571e:	e7a1      	b.n	8005664 <__multiply+0x80>
 8005720:	08006380 	.word	0x08006380
 8005724:	08006391 	.word	0x08006391

08005728 <__pow5mult>:
 8005728:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800572c:	4615      	mov	r5, r2
 800572e:	f012 0203 	ands.w	r2, r2, #3
 8005732:	4607      	mov	r7, r0
 8005734:	460e      	mov	r6, r1
 8005736:	d007      	beq.n	8005748 <__pow5mult+0x20>
 8005738:	4c25      	ldr	r4, [pc, #148]	@ (80057d0 <__pow5mult+0xa8>)
 800573a:	3a01      	subs	r2, #1
 800573c:	2300      	movs	r3, #0
 800573e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005742:	f7ff fea7 	bl	8005494 <__multadd>
 8005746:	4606      	mov	r6, r0
 8005748:	10ad      	asrs	r5, r5, #2
 800574a:	d03d      	beq.n	80057c8 <__pow5mult+0xa0>
 800574c:	69fc      	ldr	r4, [r7, #28]
 800574e:	b97c      	cbnz	r4, 8005770 <__pow5mult+0x48>
 8005750:	2010      	movs	r0, #16
 8005752:	f7ff fd87 	bl	8005264 <malloc>
 8005756:	4602      	mov	r2, r0
 8005758:	61f8      	str	r0, [r7, #28]
 800575a:	b928      	cbnz	r0, 8005768 <__pow5mult+0x40>
 800575c:	4b1d      	ldr	r3, [pc, #116]	@ (80057d4 <__pow5mult+0xac>)
 800575e:	481e      	ldr	r0, [pc, #120]	@ (80057d8 <__pow5mult+0xb0>)
 8005760:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8005764:	f000 fc4e 	bl	8006004 <__assert_func>
 8005768:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800576c:	6004      	str	r4, [r0, #0]
 800576e:	60c4      	str	r4, [r0, #12]
 8005770:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8005774:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005778:	b94c      	cbnz	r4, 800578e <__pow5mult+0x66>
 800577a:	f240 2171 	movw	r1, #625	@ 0x271
 800577e:	4638      	mov	r0, r7
 8005780:	f7ff ff1a 	bl	80055b8 <__i2b>
 8005784:	2300      	movs	r3, #0
 8005786:	f8c8 0008 	str.w	r0, [r8, #8]
 800578a:	4604      	mov	r4, r0
 800578c:	6003      	str	r3, [r0, #0]
 800578e:	f04f 0900 	mov.w	r9, #0
 8005792:	07eb      	lsls	r3, r5, #31
 8005794:	d50a      	bpl.n	80057ac <__pow5mult+0x84>
 8005796:	4631      	mov	r1, r6
 8005798:	4622      	mov	r2, r4
 800579a:	4638      	mov	r0, r7
 800579c:	f7ff ff22 	bl	80055e4 <__multiply>
 80057a0:	4631      	mov	r1, r6
 80057a2:	4680      	mov	r8, r0
 80057a4:	4638      	mov	r0, r7
 80057a6:	f7ff fe53 	bl	8005450 <_Bfree>
 80057aa:	4646      	mov	r6, r8
 80057ac:	106d      	asrs	r5, r5, #1
 80057ae:	d00b      	beq.n	80057c8 <__pow5mult+0xa0>
 80057b0:	6820      	ldr	r0, [r4, #0]
 80057b2:	b938      	cbnz	r0, 80057c4 <__pow5mult+0x9c>
 80057b4:	4622      	mov	r2, r4
 80057b6:	4621      	mov	r1, r4
 80057b8:	4638      	mov	r0, r7
 80057ba:	f7ff ff13 	bl	80055e4 <__multiply>
 80057be:	6020      	str	r0, [r4, #0]
 80057c0:	f8c0 9000 	str.w	r9, [r0]
 80057c4:	4604      	mov	r4, r0
 80057c6:	e7e4      	b.n	8005792 <__pow5mult+0x6a>
 80057c8:	4630      	mov	r0, r6
 80057ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80057ce:	bf00      	nop
 80057d0:	08006444 	.word	0x08006444
 80057d4:	08006311 	.word	0x08006311
 80057d8:	08006391 	.word	0x08006391

080057dc <__lshift>:
 80057dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80057e0:	460c      	mov	r4, r1
 80057e2:	6849      	ldr	r1, [r1, #4]
 80057e4:	6923      	ldr	r3, [r4, #16]
 80057e6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80057ea:	68a3      	ldr	r3, [r4, #8]
 80057ec:	4607      	mov	r7, r0
 80057ee:	4691      	mov	r9, r2
 80057f0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80057f4:	f108 0601 	add.w	r6, r8, #1
 80057f8:	42b3      	cmp	r3, r6
 80057fa:	db0b      	blt.n	8005814 <__lshift+0x38>
 80057fc:	4638      	mov	r0, r7
 80057fe:	f7ff fde7 	bl	80053d0 <_Balloc>
 8005802:	4605      	mov	r5, r0
 8005804:	b948      	cbnz	r0, 800581a <__lshift+0x3e>
 8005806:	4602      	mov	r2, r0
 8005808:	4b28      	ldr	r3, [pc, #160]	@ (80058ac <__lshift+0xd0>)
 800580a:	4829      	ldr	r0, [pc, #164]	@ (80058b0 <__lshift+0xd4>)
 800580c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8005810:	f000 fbf8 	bl	8006004 <__assert_func>
 8005814:	3101      	adds	r1, #1
 8005816:	005b      	lsls	r3, r3, #1
 8005818:	e7ee      	b.n	80057f8 <__lshift+0x1c>
 800581a:	2300      	movs	r3, #0
 800581c:	f100 0114 	add.w	r1, r0, #20
 8005820:	f100 0210 	add.w	r2, r0, #16
 8005824:	4618      	mov	r0, r3
 8005826:	4553      	cmp	r3, sl
 8005828:	db33      	blt.n	8005892 <__lshift+0xb6>
 800582a:	6920      	ldr	r0, [r4, #16]
 800582c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005830:	f104 0314 	add.w	r3, r4, #20
 8005834:	f019 091f 	ands.w	r9, r9, #31
 8005838:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800583c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8005840:	d02b      	beq.n	800589a <__lshift+0xbe>
 8005842:	f1c9 0e20 	rsb	lr, r9, #32
 8005846:	468a      	mov	sl, r1
 8005848:	2200      	movs	r2, #0
 800584a:	6818      	ldr	r0, [r3, #0]
 800584c:	fa00 f009 	lsl.w	r0, r0, r9
 8005850:	4310      	orrs	r0, r2
 8005852:	f84a 0b04 	str.w	r0, [sl], #4
 8005856:	f853 2b04 	ldr.w	r2, [r3], #4
 800585a:	459c      	cmp	ip, r3
 800585c:	fa22 f20e 	lsr.w	r2, r2, lr
 8005860:	d8f3      	bhi.n	800584a <__lshift+0x6e>
 8005862:	ebac 0304 	sub.w	r3, ip, r4
 8005866:	3b15      	subs	r3, #21
 8005868:	f023 0303 	bic.w	r3, r3, #3
 800586c:	3304      	adds	r3, #4
 800586e:	f104 0015 	add.w	r0, r4, #21
 8005872:	4560      	cmp	r0, ip
 8005874:	bf88      	it	hi
 8005876:	2304      	movhi	r3, #4
 8005878:	50ca      	str	r2, [r1, r3]
 800587a:	b10a      	cbz	r2, 8005880 <__lshift+0xa4>
 800587c:	f108 0602 	add.w	r6, r8, #2
 8005880:	3e01      	subs	r6, #1
 8005882:	4638      	mov	r0, r7
 8005884:	612e      	str	r6, [r5, #16]
 8005886:	4621      	mov	r1, r4
 8005888:	f7ff fde2 	bl	8005450 <_Bfree>
 800588c:	4628      	mov	r0, r5
 800588e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005892:	f842 0f04 	str.w	r0, [r2, #4]!
 8005896:	3301      	adds	r3, #1
 8005898:	e7c5      	b.n	8005826 <__lshift+0x4a>
 800589a:	3904      	subs	r1, #4
 800589c:	f853 2b04 	ldr.w	r2, [r3], #4
 80058a0:	f841 2f04 	str.w	r2, [r1, #4]!
 80058a4:	459c      	cmp	ip, r3
 80058a6:	d8f9      	bhi.n	800589c <__lshift+0xc0>
 80058a8:	e7ea      	b.n	8005880 <__lshift+0xa4>
 80058aa:	bf00      	nop
 80058ac:	08006380 	.word	0x08006380
 80058b0:	08006391 	.word	0x08006391

080058b4 <__mcmp>:
 80058b4:	690a      	ldr	r2, [r1, #16]
 80058b6:	4603      	mov	r3, r0
 80058b8:	6900      	ldr	r0, [r0, #16]
 80058ba:	1a80      	subs	r0, r0, r2
 80058bc:	b530      	push	{r4, r5, lr}
 80058be:	d10e      	bne.n	80058de <__mcmp+0x2a>
 80058c0:	3314      	adds	r3, #20
 80058c2:	3114      	adds	r1, #20
 80058c4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80058c8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80058cc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80058d0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80058d4:	4295      	cmp	r5, r2
 80058d6:	d003      	beq.n	80058e0 <__mcmp+0x2c>
 80058d8:	d205      	bcs.n	80058e6 <__mcmp+0x32>
 80058da:	f04f 30ff 	mov.w	r0, #4294967295
 80058de:	bd30      	pop	{r4, r5, pc}
 80058e0:	42a3      	cmp	r3, r4
 80058e2:	d3f3      	bcc.n	80058cc <__mcmp+0x18>
 80058e4:	e7fb      	b.n	80058de <__mcmp+0x2a>
 80058e6:	2001      	movs	r0, #1
 80058e8:	e7f9      	b.n	80058de <__mcmp+0x2a>
	...

080058ec <__mdiff>:
 80058ec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80058f0:	4689      	mov	r9, r1
 80058f2:	4606      	mov	r6, r0
 80058f4:	4611      	mov	r1, r2
 80058f6:	4648      	mov	r0, r9
 80058f8:	4614      	mov	r4, r2
 80058fa:	f7ff ffdb 	bl	80058b4 <__mcmp>
 80058fe:	1e05      	subs	r5, r0, #0
 8005900:	d112      	bne.n	8005928 <__mdiff+0x3c>
 8005902:	4629      	mov	r1, r5
 8005904:	4630      	mov	r0, r6
 8005906:	f7ff fd63 	bl	80053d0 <_Balloc>
 800590a:	4602      	mov	r2, r0
 800590c:	b928      	cbnz	r0, 800591a <__mdiff+0x2e>
 800590e:	4b3f      	ldr	r3, [pc, #252]	@ (8005a0c <__mdiff+0x120>)
 8005910:	f240 2137 	movw	r1, #567	@ 0x237
 8005914:	483e      	ldr	r0, [pc, #248]	@ (8005a10 <__mdiff+0x124>)
 8005916:	f000 fb75 	bl	8006004 <__assert_func>
 800591a:	2301      	movs	r3, #1
 800591c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8005920:	4610      	mov	r0, r2
 8005922:	b003      	add	sp, #12
 8005924:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005928:	bfbc      	itt	lt
 800592a:	464b      	movlt	r3, r9
 800592c:	46a1      	movlt	r9, r4
 800592e:	4630      	mov	r0, r6
 8005930:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8005934:	bfba      	itte	lt
 8005936:	461c      	movlt	r4, r3
 8005938:	2501      	movlt	r5, #1
 800593a:	2500      	movge	r5, #0
 800593c:	f7ff fd48 	bl	80053d0 <_Balloc>
 8005940:	4602      	mov	r2, r0
 8005942:	b918      	cbnz	r0, 800594c <__mdiff+0x60>
 8005944:	4b31      	ldr	r3, [pc, #196]	@ (8005a0c <__mdiff+0x120>)
 8005946:	f240 2145 	movw	r1, #581	@ 0x245
 800594a:	e7e3      	b.n	8005914 <__mdiff+0x28>
 800594c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8005950:	6926      	ldr	r6, [r4, #16]
 8005952:	60c5      	str	r5, [r0, #12]
 8005954:	f109 0310 	add.w	r3, r9, #16
 8005958:	f109 0514 	add.w	r5, r9, #20
 800595c:	f104 0e14 	add.w	lr, r4, #20
 8005960:	f100 0b14 	add.w	fp, r0, #20
 8005964:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8005968:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800596c:	9301      	str	r3, [sp, #4]
 800596e:	46d9      	mov	r9, fp
 8005970:	f04f 0c00 	mov.w	ip, #0
 8005974:	9b01      	ldr	r3, [sp, #4]
 8005976:	f85e 0b04 	ldr.w	r0, [lr], #4
 800597a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800597e:	9301      	str	r3, [sp, #4]
 8005980:	fa1f f38a 	uxth.w	r3, sl
 8005984:	4619      	mov	r1, r3
 8005986:	b283      	uxth	r3, r0
 8005988:	1acb      	subs	r3, r1, r3
 800598a:	0c00      	lsrs	r0, r0, #16
 800598c:	4463      	add	r3, ip
 800598e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8005992:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8005996:	b29b      	uxth	r3, r3
 8005998:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800599c:	4576      	cmp	r6, lr
 800599e:	f849 3b04 	str.w	r3, [r9], #4
 80059a2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80059a6:	d8e5      	bhi.n	8005974 <__mdiff+0x88>
 80059a8:	1b33      	subs	r3, r6, r4
 80059aa:	3b15      	subs	r3, #21
 80059ac:	f023 0303 	bic.w	r3, r3, #3
 80059b0:	3415      	adds	r4, #21
 80059b2:	3304      	adds	r3, #4
 80059b4:	42a6      	cmp	r6, r4
 80059b6:	bf38      	it	cc
 80059b8:	2304      	movcc	r3, #4
 80059ba:	441d      	add	r5, r3
 80059bc:	445b      	add	r3, fp
 80059be:	461e      	mov	r6, r3
 80059c0:	462c      	mov	r4, r5
 80059c2:	4544      	cmp	r4, r8
 80059c4:	d30e      	bcc.n	80059e4 <__mdiff+0xf8>
 80059c6:	f108 0103 	add.w	r1, r8, #3
 80059ca:	1b49      	subs	r1, r1, r5
 80059cc:	f021 0103 	bic.w	r1, r1, #3
 80059d0:	3d03      	subs	r5, #3
 80059d2:	45a8      	cmp	r8, r5
 80059d4:	bf38      	it	cc
 80059d6:	2100      	movcc	r1, #0
 80059d8:	440b      	add	r3, r1
 80059da:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80059de:	b191      	cbz	r1, 8005a06 <__mdiff+0x11a>
 80059e0:	6117      	str	r7, [r2, #16]
 80059e2:	e79d      	b.n	8005920 <__mdiff+0x34>
 80059e4:	f854 1b04 	ldr.w	r1, [r4], #4
 80059e8:	46e6      	mov	lr, ip
 80059ea:	0c08      	lsrs	r0, r1, #16
 80059ec:	fa1c fc81 	uxtah	ip, ip, r1
 80059f0:	4471      	add	r1, lr
 80059f2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80059f6:	b289      	uxth	r1, r1
 80059f8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80059fc:	f846 1b04 	str.w	r1, [r6], #4
 8005a00:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8005a04:	e7dd      	b.n	80059c2 <__mdiff+0xd6>
 8005a06:	3f01      	subs	r7, #1
 8005a08:	e7e7      	b.n	80059da <__mdiff+0xee>
 8005a0a:	bf00      	nop
 8005a0c:	08006380 	.word	0x08006380
 8005a10:	08006391 	.word	0x08006391

08005a14 <__d2b>:
 8005a14:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005a18:	460f      	mov	r7, r1
 8005a1a:	2101      	movs	r1, #1
 8005a1c:	ec59 8b10 	vmov	r8, r9, d0
 8005a20:	4616      	mov	r6, r2
 8005a22:	f7ff fcd5 	bl	80053d0 <_Balloc>
 8005a26:	4604      	mov	r4, r0
 8005a28:	b930      	cbnz	r0, 8005a38 <__d2b+0x24>
 8005a2a:	4602      	mov	r2, r0
 8005a2c:	4b23      	ldr	r3, [pc, #140]	@ (8005abc <__d2b+0xa8>)
 8005a2e:	4824      	ldr	r0, [pc, #144]	@ (8005ac0 <__d2b+0xac>)
 8005a30:	f240 310f 	movw	r1, #783	@ 0x30f
 8005a34:	f000 fae6 	bl	8006004 <__assert_func>
 8005a38:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8005a3c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005a40:	b10d      	cbz	r5, 8005a46 <__d2b+0x32>
 8005a42:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005a46:	9301      	str	r3, [sp, #4]
 8005a48:	f1b8 0300 	subs.w	r3, r8, #0
 8005a4c:	d023      	beq.n	8005a96 <__d2b+0x82>
 8005a4e:	4668      	mov	r0, sp
 8005a50:	9300      	str	r3, [sp, #0]
 8005a52:	f7ff fd84 	bl	800555e <__lo0bits>
 8005a56:	e9dd 1200 	ldrd	r1, r2, [sp]
 8005a5a:	b1d0      	cbz	r0, 8005a92 <__d2b+0x7e>
 8005a5c:	f1c0 0320 	rsb	r3, r0, #32
 8005a60:	fa02 f303 	lsl.w	r3, r2, r3
 8005a64:	430b      	orrs	r3, r1
 8005a66:	40c2      	lsrs	r2, r0
 8005a68:	6163      	str	r3, [r4, #20]
 8005a6a:	9201      	str	r2, [sp, #4]
 8005a6c:	9b01      	ldr	r3, [sp, #4]
 8005a6e:	61a3      	str	r3, [r4, #24]
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	bf0c      	ite	eq
 8005a74:	2201      	moveq	r2, #1
 8005a76:	2202      	movne	r2, #2
 8005a78:	6122      	str	r2, [r4, #16]
 8005a7a:	b1a5      	cbz	r5, 8005aa6 <__d2b+0x92>
 8005a7c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8005a80:	4405      	add	r5, r0
 8005a82:	603d      	str	r5, [r7, #0]
 8005a84:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8005a88:	6030      	str	r0, [r6, #0]
 8005a8a:	4620      	mov	r0, r4
 8005a8c:	b003      	add	sp, #12
 8005a8e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005a92:	6161      	str	r1, [r4, #20]
 8005a94:	e7ea      	b.n	8005a6c <__d2b+0x58>
 8005a96:	a801      	add	r0, sp, #4
 8005a98:	f7ff fd61 	bl	800555e <__lo0bits>
 8005a9c:	9b01      	ldr	r3, [sp, #4]
 8005a9e:	6163      	str	r3, [r4, #20]
 8005aa0:	3020      	adds	r0, #32
 8005aa2:	2201      	movs	r2, #1
 8005aa4:	e7e8      	b.n	8005a78 <__d2b+0x64>
 8005aa6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8005aaa:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8005aae:	6038      	str	r0, [r7, #0]
 8005ab0:	6918      	ldr	r0, [r3, #16]
 8005ab2:	f7ff fd35 	bl	8005520 <__hi0bits>
 8005ab6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8005aba:	e7e5      	b.n	8005a88 <__d2b+0x74>
 8005abc:	08006380 	.word	0x08006380
 8005ac0:	08006391 	.word	0x08006391

08005ac4 <__sfputc_r>:
 8005ac4:	6893      	ldr	r3, [r2, #8]
 8005ac6:	3b01      	subs	r3, #1
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	b410      	push	{r4}
 8005acc:	6093      	str	r3, [r2, #8]
 8005ace:	da08      	bge.n	8005ae2 <__sfputc_r+0x1e>
 8005ad0:	6994      	ldr	r4, [r2, #24]
 8005ad2:	42a3      	cmp	r3, r4
 8005ad4:	db01      	blt.n	8005ada <__sfputc_r+0x16>
 8005ad6:	290a      	cmp	r1, #10
 8005ad8:	d103      	bne.n	8005ae2 <__sfputc_r+0x1e>
 8005ada:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005ade:	f000 b9df 	b.w	8005ea0 <__swbuf_r>
 8005ae2:	6813      	ldr	r3, [r2, #0]
 8005ae4:	1c58      	adds	r0, r3, #1
 8005ae6:	6010      	str	r0, [r2, #0]
 8005ae8:	7019      	strb	r1, [r3, #0]
 8005aea:	4608      	mov	r0, r1
 8005aec:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005af0:	4770      	bx	lr

08005af2 <__sfputs_r>:
 8005af2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005af4:	4606      	mov	r6, r0
 8005af6:	460f      	mov	r7, r1
 8005af8:	4614      	mov	r4, r2
 8005afa:	18d5      	adds	r5, r2, r3
 8005afc:	42ac      	cmp	r4, r5
 8005afe:	d101      	bne.n	8005b04 <__sfputs_r+0x12>
 8005b00:	2000      	movs	r0, #0
 8005b02:	e007      	b.n	8005b14 <__sfputs_r+0x22>
 8005b04:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005b08:	463a      	mov	r2, r7
 8005b0a:	4630      	mov	r0, r6
 8005b0c:	f7ff ffda 	bl	8005ac4 <__sfputc_r>
 8005b10:	1c43      	adds	r3, r0, #1
 8005b12:	d1f3      	bne.n	8005afc <__sfputs_r+0xa>
 8005b14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005b18 <_vfiprintf_r>:
 8005b18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b1c:	460d      	mov	r5, r1
 8005b1e:	b09d      	sub	sp, #116	@ 0x74
 8005b20:	4614      	mov	r4, r2
 8005b22:	4698      	mov	r8, r3
 8005b24:	4606      	mov	r6, r0
 8005b26:	b118      	cbz	r0, 8005b30 <_vfiprintf_r+0x18>
 8005b28:	6a03      	ldr	r3, [r0, #32]
 8005b2a:	b90b      	cbnz	r3, 8005b30 <_vfiprintf_r+0x18>
 8005b2c:	f7fe fbec 	bl	8004308 <__sinit>
 8005b30:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005b32:	07d9      	lsls	r1, r3, #31
 8005b34:	d405      	bmi.n	8005b42 <_vfiprintf_r+0x2a>
 8005b36:	89ab      	ldrh	r3, [r5, #12]
 8005b38:	059a      	lsls	r2, r3, #22
 8005b3a:	d402      	bmi.n	8005b42 <_vfiprintf_r+0x2a>
 8005b3c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005b3e:	f7fe fcec 	bl	800451a <__retarget_lock_acquire_recursive>
 8005b42:	89ab      	ldrh	r3, [r5, #12]
 8005b44:	071b      	lsls	r3, r3, #28
 8005b46:	d501      	bpl.n	8005b4c <_vfiprintf_r+0x34>
 8005b48:	692b      	ldr	r3, [r5, #16]
 8005b4a:	b99b      	cbnz	r3, 8005b74 <_vfiprintf_r+0x5c>
 8005b4c:	4629      	mov	r1, r5
 8005b4e:	4630      	mov	r0, r6
 8005b50:	f000 f9e4 	bl	8005f1c <__swsetup_r>
 8005b54:	b170      	cbz	r0, 8005b74 <_vfiprintf_r+0x5c>
 8005b56:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005b58:	07dc      	lsls	r4, r3, #31
 8005b5a:	d504      	bpl.n	8005b66 <_vfiprintf_r+0x4e>
 8005b5c:	f04f 30ff 	mov.w	r0, #4294967295
 8005b60:	b01d      	add	sp, #116	@ 0x74
 8005b62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b66:	89ab      	ldrh	r3, [r5, #12]
 8005b68:	0598      	lsls	r0, r3, #22
 8005b6a:	d4f7      	bmi.n	8005b5c <_vfiprintf_r+0x44>
 8005b6c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005b6e:	f7fe fcd5 	bl	800451c <__retarget_lock_release_recursive>
 8005b72:	e7f3      	b.n	8005b5c <_vfiprintf_r+0x44>
 8005b74:	2300      	movs	r3, #0
 8005b76:	9309      	str	r3, [sp, #36]	@ 0x24
 8005b78:	2320      	movs	r3, #32
 8005b7a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005b7e:	f8cd 800c 	str.w	r8, [sp, #12]
 8005b82:	2330      	movs	r3, #48	@ 0x30
 8005b84:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8005d34 <_vfiprintf_r+0x21c>
 8005b88:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005b8c:	f04f 0901 	mov.w	r9, #1
 8005b90:	4623      	mov	r3, r4
 8005b92:	469a      	mov	sl, r3
 8005b94:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005b98:	b10a      	cbz	r2, 8005b9e <_vfiprintf_r+0x86>
 8005b9a:	2a25      	cmp	r2, #37	@ 0x25
 8005b9c:	d1f9      	bne.n	8005b92 <_vfiprintf_r+0x7a>
 8005b9e:	ebba 0b04 	subs.w	fp, sl, r4
 8005ba2:	d00b      	beq.n	8005bbc <_vfiprintf_r+0xa4>
 8005ba4:	465b      	mov	r3, fp
 8005ba6:	4622      	mov	r2, r4
 8005ba8:	4629      	mov	r1, r5
 8005baa:	4630      	mov	r0, r6
 8005bac:	f7ff ffa1 	bl	8005af2 <__sfputs_r>
 8005bb0:	3001      	adds	r0, #1
 8005bb2:	f000 80a7 	beq.w	8005d04 <_vfiprintf_r+0x1ec>
 8005bb6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005bb8:	445a      	add	r2, fp
 8005bba:	9209      	str	r2, [sp, #36]	@ 0x24
 8005bbc:	f89a 3000 	ldrb.w	r3, [sl]
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	f000 809f 	beq.w	8005d04 <_vfiprintf_r+0x1ec>
 8005bc6:	2300      	movs	r3, #0
 8005bc8:	f04f 32ff 	mov.w	r2, #4294967295
 8005bcc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005bd0:	f10a 0a01 	add.w	sl, sl, #1
 8005bd4:	9304      	str	r3, [sp, #16]
 8005bd6:	9307      	str	r3, [sp, #28]
 8005bd8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005bdc:	931a      	str	r3, [sp, #104]	@ 0x68
 8005bde:	4654      	mov	r4, sl
 8005be0:	2205      	movs	r2, #5
 8005be2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005be6:	4853      	ldr	r0, [pc, #332]	@ (8005d34 <_vfiprintf_r+0x21c>)
 8005be8:	f7fa faf2 	bl	80001d0 <memchr>
 8005bec:	9a04      	ldr	r2, [sp, #16]
 8005bee:	b9d8      	cbnz	r0, 8005c28 <_vfiprintf_r+0x110>
 8005bf0:	06d1      	lsls	r1, r2, #27
 8005bf2:	bf44      	itt	mi
 8005bf4:	2320      	movmi	r3, #32
 8005bf6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005bfa:	0713      	lsls	r3, r2, #28
 8005bfc:	bf44      	itt	mi
 8005bfe:	232b      	movmi	r3, #43	@ 0x2b
 8005c00:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005c04:	f89a 3000 	ldrb.w	r3, [sl]
 8005c08:	2b2a      	cmp	r3, #42	@ 0x2a
 8005c0a:	d015      	beq.n	8005c38 <_vfiprintf_r+0x120>
 8005c0c:	9a07      	ldr	r2, [sp, #28]
 8005c0e:	4654      	mov	r4, sl
 8005c10:	2000      	movs	r0, #0
 8005c12:	f04f 0c0a 	mov.w	ip, #10
 8005c16:	4621      	mov	r1, r4
 8005c18:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005c1c:	3b30      	subs	r3, #48	@ 0x30
 8005c1e:	2b09      	cmp	r3, #9
 8005c20:	d94b      	bls.n	8005cba <_vfiprintf_r+0x1a2>
 8005c22:	b1b0      	cbz	r0, 8005c52 <_vfiprintf_r+0x13a>
 8005c24:	9207      	str	r2, [sp, #28]
 8005c26:	e014      	b.n	8005c52 <_vfiprintf_r+0x13a>
 8005c28:	eba0 0308 	sub.w	r3, r0, r8
 8005c2c:	fa09 f303 	lsl.w	r3, r9, r3
 8005c30:	4313      	orrs	r3, r2
 8005c32:	9304      	str	r3, [sp, #16]
 8005c34:	46a2      	mov	sl, r4
 8005c36:	e7d2      	b.n	8005bde <_vfiprintf_r+0xc6>
 8005c38:	9b03      	ldr	r3, [sp, #12]
 8005c3a:	1d19      	adds	r1, r3, #4
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	9103      	str	r1, [sp, #12]
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	bfbb      	ittet	lt
 8005c44:	425b      	neglt	r3, r3
 8005c46:	f042 0202 	orrlt.w	r2, r2, #2
 8005c4a:	9307      	strge	r3, [sp, #28]
 8005c4c:	9307      	strlt	r3, [sp, #28]
 8005c4e:	bfb8      	it	lt
 8005c50:	9204      	strlt	r2, [sp, #16]
 8005c52:	7823      	ldrb	r3, [r4, #0]
 8005c54:	2b2e      	cmp	r3, #46	@ 0x2e
 8005c56:	d10a      	bne.n	8005c6e <_vfiprintf_r+0x156>
 8005c58:	7863      	ldrb	r3, [r4, #1]
 8005c5a:	2b2a      	cmp	r3, #42	@ 0x2a
 8005c5c:	d132      	bne.n	8005cc4 <_vfiprintf_r+0x1ac>
 8005c5e:	9b03      	ldr	r3, [sp, #12]
 8005c60:	1d1a      	adds	r2, r3, #4
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	9203      	str	r2, [sp, #12]
 8005c66:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005c6a:	3402      	adds	r4, #2
 8005c6c:	9305      	str	r3, [sp, #20]
 8005c6e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8005d44 <_vfiprintf_r+0x22c>
 8005c72:	7821      	ldrb	r1, [r4, #0]
 8005c74:	2203      	movs	r2, #3
 8005c76:	4650      	mov	r0, sl
 8005c78:	f7fa faaa 	bl	80001d0 <memchr>
 8005c7c:	b138      	cbz	r0, 8005c8e <_vfiprintf_r+0x176>
 8005c7e:	9b04      	ldr	r3, [sp, #16]
 8005c80:	eba0 000a 	sub.w	r0, r0, sl
 8005c84:	2240      	movs	r2, #64	@ 0x40
 8005c86:	4082      	lsls	r2, r0
 8005c88:	4313      	orrs	r3, r2
 8005c8a:	3401      	adds	r4, #1
 8005c8c:	9304      	str	r3, [sp, #16]
 8005c8e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005c92:	4829      	ldr	r0, [pc, #164]	@ (8005d38 <_vfiprintf_r+0x220>)
 8005c94:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005c98:	2206      	movs	r2, #6
 8005c9a:	f7fa fa99 	bl	80001d0 <memchr>
 8005c9e:	2800      	cmp	r0, #0
 8005ca0:	d03f      	beq.n	8005d22 <_vfiprintf_r+0x20a>
 8005ca2:	4b26      	ldr	r3, [pc, #152]	@ (8005d3c <_vfiprintf_r+0x224>)
 8005ca4:	bb1b      	cbnz	r3, 8005cee <_vfiprintf_r+0x1d6>
 8005ca6:	9b03      	ldr	r3, [sp, #12]
 8005ca8:	3307      	adds	r3, #7
 8005caa:	f023 0307 	bic.w	r3, r3, #7
 8005cae:	3308      	adds	r3, #8
 8005cb0:	9303      	str	r3, [sp, #12]
 8005cb2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005cb4:	443b      	add	r3, r7
 8005cb6:	9309      	str	r3, [sp, #36]	@ 0x24
 8005cb8:	e76a      	b.n	8005b90 <_vfiprintf_r+0x78>
 8005cba:	fb0c 3202 	mla	r2, ip, r2, r3
 8005cbe:	460c      	mov	r4, r1
 8005cc0:	2001      	movs	r0, #1
 8005cc2:	e7a8      	b.n	8005c16 <_vfiprintf_r+0xfe>
 8005cc4:	2300      	movs	r3, #0
 8005cc6:	3401      	adds	r4, #1
 8005cc8:	9305      	str	r3, [sp, #20]
 8005cca:	4619      	mov	r1, r3
 8005ccc:	f04f 0c0a 	mov.w	ip, #10
 8005cd0:	4620      	mov	r0, r4
 8005cd2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005cd6:	3a30      	subs	r2, #48	@ 0x30
 8005cd8:	2a09      	cmp	r2, #9
 8005cda:	d903      	bls.n	8005ce4 <_vfiprintf_r+0x1cc>
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d0c6      	beq.n	8005c6e <_vfiprintf_r+0x156>
 8005ce0:	9105      	str	r1, [sp, #20]
 8005ce2:	e7c4      	b.n	8005c6e <_vfiprintf_r+0x156>
 8005ce4:	fb0c 2101 	mla	r1, ip, r1, r2
 8005ce8:	4604      	mov	r4, r0
 8005cea:	2301      	movs	r3, #1
 8005cec:	e7f0      	b.n	8005cd0 <_vfiprintf_r+0x1b8>
 8005cee:	ab03      	add	r3, sp, #12
 8005cf0:	9300      	str	r3, [sp, #0]
 8005cf2:	462a      	mov	r2, r5
 8005cf4:	4b12      	ldr	r3, [pc, #72]	@ (8005d40 <_vfiprintf_r+0x228>)
 8005cf6:	a904      	add	r1, sp, #16
 8005cf8:	4630      	mov	r0, r6
 8005cfa:	f7fd fec3 	bl	8003a84 <_printf_float>
 8005cfe:	4607      	mov	r7, r0
 8005d00:	1c78      	adds	r0, r7, #1
 8005d02:	d1d6      	bne.n	8005cb2 <_vfiprintf_r+0x19a>
 8005d04:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005d06:	07d9      	lsls	r1, r3, #31
 8005d08:	d405      	bmi.n	8005d16 <_vfiprintf_r+0x1fe>
 8005d0a:	89ab      	ldrh	r3, [r5, #12]
 8005d0c:	059a      	lsls	r2, r3, #22
 8005d0e:	d402      	bmi.n	8005d16 <_vfiprintf_r+0x1fe>
 8005d10:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005d12:	f7fe fc03 	bl	800451c <__retarget_lock_release_recursive>
 8005d16:	89ab      	ldrh	r3, [r5, #12]
 8005d18:	065b      	lsls	r3, r3, #25
 8005d1a:	f53f af1f 	bmi.w	8005b5c <_vfiprintf_r+0x44>
 8005d1e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005d20:	e71e      	b.n	8005b60 <_vfiprintf_r+0x48>
 8005d22:	ab03      	add	r3, sp, #12
 8005d24:	9300      	str	r3, [sp, #0]
 8005d26:	462a      	mov	r2, r5
 8005d28:	4b05      	ldr	r3, [pc, #20]	@ (8005d40 <_vfiprintf_r+0x228>)
 8005d2a:	a904      	add	r1, sp, #16
 8005d2c:	4630      	mov	r0, r6
 8005d2e:	f7fe f941 	bl	8003fb4 <_printf_i>
 8005d32:	e7e4      	b.n	8005cfe <_vfiprintf_r+0x1e6>
 8005d34:	080063ea 	.word	0x080063ea
 8005d38:	080063f4 	.word	0x080063f4
 8005d3c:	08003a85 	.word	0x08003a85
 8005d40:	08005af3 	.word	0x08005af3
 8005d44:	080063f0 	.word	0x080063f0

08005d48 <__sflush_r>:
 8005d48:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005d4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005d50:	0716      	lsls	r6, r2, #28
 8005d52:	4605      	mov	r5, r0
 8005d54:	460c      	mov	r4, r1
 8005d56:	d454      	bmi.n	8005e02 <__sflush_r+0xba>
 8005d58:	684b      	ldr	r3, [r1, #4]
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	dc02      	bgt.n	8005d64 <__sflush_r+0x1c>
 8005d5e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	dd48      	ble.n	8005df6 <__sflush_r+0xae>
 8005d64:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005d66:	2e00      	cmp	r6, #0
 8005d68:	d045      	beq.n	8005df6 <__sflush_r+0xae>
 8005d6a:	2300      	movs	r3, #0
 8005d6c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005d70:	682f      	ldr	r7, [r5, #0]
 8005d72:	6a21      	ldr	r1, [r4, #32]
 8005d74:	602b      	str	r3, [r5, #0]
 8005d76:	d030      	beq.n	8005dda <__sflush_r+0x92>
 8005d78:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005d7a:	89a3      	ldrh	r3, [r4, #12]
 8005d7c:	0759      	lsls	r1, r3, #29
 8005d7e:	d505      	bpl.n	8005d8c <__sflush_r+0x44>
 8005d80:	6863      	ldr	r3, [r4, #4]
 8005d82:	1ad2      	subs	r2, r2, r3
 8005d84:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005d86:	b10b      	cbz	r3, 8005d8c <__sflush_r+0x44>
 8005d88:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005d8a:	1ad2      	subs	r2, r2, r3
 8005d8c:	2300      	movs	r3, #0
 8005d8e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005d90:	6a21      	ldr	r1, [r4, #32]
 8005d92:	4628      	mov	r0, r5
 8005d94:	47b0      	blx	r6
 8005d96:	1c43      	adds	r3, r0, #1
 8005d98:	89a3      	ldrh	r3, [r4, #12]
 8005d9a:	d106      	bne.n	8005daa <__sflush_r+0x62>
 8005d9c:	6829      	ldr	r1, [r5, #0]
 8005d9e:	291d      	cmp	r1, #29
 8005da0:	d82b      	bhi.n	8005dfa <__sflush_r+0xb2>
 8005da2:	4a2a      	ldr	r2, [pc, #168]	@ (8005e4c <__sflush_r+0x104>)
 8005da4:	40ca      	lsrs	r2, r1
 8005da6:	07d6      	lsls	r6, r2, #31
 8005da8:	d527      	bpl.n	8005dfa <__sflush_r+0xb2>
 8005daa:	2200      	movs	r2, #0
 8005dac:	6062      	str	r2, [r4, #4]
 8005dae:	04d9      	lsls	r1, r3, #19
 8005db0:	6922      	ldr	r2, [r4, #16]
 8005db2:	6022      	str	r2, [r4, #0]
 8005db4:	d504      	bpl.n	8005dc0 <__sflush_r+0x78>
 8005db6:	1c42      	adds	r2, r0, #1
 8005db8:	d101      	bne.n	8005dbe <__sflush_r+0x76>
 8005dba:	682b      	ldr	r3, [r5, #0]
 8005dbc:	b903      	cbnz	r3, 8005dc0 <__sflush_r+0x78>
 8005dbe:	6560      	str	r0, [r4, #84]	@ 0x54
 8005dc0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005dc2:	602f      	str	r7, [r5, #0]
 8005dc4:	b1b9      	cbz	r1, 8005df6 <__sflush_r+0xae>
 8005dc6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005dca:	4299      	cmp	r1, r3
 8005dcc:	d002      	beq.n	8005dd4 <__sflush_r+0x8c>
 8005dce:	4628      	mov	r0, r5
 8005dd0:	f7ff f9fe 	bl	80051d0 <_free_r>
 8005dd4:	2300      	movs	r3, #0
 8005dd6:	6363      	str	r3, [r4, #52]	@ 0x34
 8005dd8:	e00d      	b.n	8005df6 <__sflush_r+0xae>
 8005dda:	2301      	movs	r3, #1
 8005ddc:	4628      	mov	r0, r5
 8005dde:	47b0      	blx	r6
 8005de0:	4602      	mov	r2, r0
 8005de2:	1c50      	adds	r0, r2, #1
 8005de4:	d1c9      	bne.n	8005d7a <__sflush_r+0x32>
 8005de6:	682b      	ldr	r3, [r5, #0]
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d0c6      	beq.n	8005d7a <__sflush_r+0x32>
 8005dec:	2b1d      	cmp	r3, #29
 8005dee:	d001      	beq.n	8005df4 <__sflush_r+0xac>
 8005df0:	2b16      	cmp	r3, #22
 8005df2:	d11e      	bne.n	8005e32 <__sflush_r+0xea>
 8005df4:	602f      	str	r7, [r5, #0]
 8005df6:	2000      	movs	r0, #0
 8005df8:	e022      	b.n	8005e40 <__sflush_r+0xf8>
 8005dfa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005dfe:	b21b      	sxth	r3, r3
 8005e00:	e01b      	b.n	8005e3a <__sflush_r+0xf2>
 8005e02:	690f      	ldr	r7, [r1, #16]
 8005e04:	2f00      	cmp	r7, #0
 8005e06:	d0f6      	beq.n	8005df6 <__sflush_r+0xae>
 8005e08:	0793      	lsls	r3, r2, #30
 8005e0a:	680e      	ldr	r6, [r1, #0]
 8005e0c:	bf08      	it	eq
 8005e0e:	694b      	ldreq	r3, [r1, #20]
 8005e10:	600f      	str	r7, [r1, #0]
 8005e12:	bf18      	it	ne
 8005e14:	2300      	movne	r3, #0
 8005e16:	eba6 0807 	sub.w	r8, r6, r7
 8005e1a:	608b      	str	r3, [r1, #8]
 8005e1c:	f1b8 0f00 	cmp.w	r8, #0
 8005e20:	dde9      	ble.n	8005df6 <__sflush_r+0xae>
 8005e22:	6a21      	ldr	r1, [r4, #32]
 8005e24:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8005e26:	4643      	mov	r3, r8
 8005e28:	463a      	mov	r2, r7
 8005e2a:	4628      	mov	r0, r5
 8005e2c:	47b0      	blx	r6
 8005e2e:	2800      	cmp	r0, #0
 8005e30:	dc08      	bgt.n	8005e44 <__sflush_r+0xfc>
 8005e32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005e36:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005e3a:	81a3      	strh	r3, [r4, #12]
 8005e3c:	f04f 30ff 	mov.w	r0, #4294967295
 8005e40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005e44:	4407      	add	r7, r0
 8005e46:	eba8 0800 	sub.w	r8, r8, r0
 8005e4a:	e7e7      	b.n	8005e1c <__sflush_r+0xd4>
 8005e4c:	20400001 	.word	0x20400001

08005e50 <_fflush_r>:
 8005e50:	b538      	push	{r3, r4, r5, lr}
 8005e52:	690b      	ldr	r3, [r1, #16]
 8005e54:	4605      	mov	r5, r0
 8005e56:	460c      	mov	r4, r1
 8005e58:	b913      	cbnz	r3, 8005e60 <_fflush_r+0x10>
 8005e5a:	2500      	movs	r5, #0
 8005e5c:	4628      	mov	r0, r5
 8005e5e:	bd38      	pop	{r3, r4, r5, pc}
 8005e60:	b118      	cbz	r0, 8005e6a <_fflush_r+0x1a>
 8005e62:	6a03      	ldr	r3, [r0, #32]
 8005e64:	b90b      	cbnz	r3, 8005e6a <_fflush_r+0x1a>
 8005e66:	f7fe fa4f 	bl	8004308 <__sinit>
 8005e6a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d0f3      	beq.n	8005e5a <_fflush_r+0xa>
 8005e72:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005e74:	07d0      	lsls	r0, r2, #31
 8005e76:	d404      	bmi.n	8005e82 <_fflush_r+0x32>
 8005e78:	0599      	lsls	r1, r3, #22
 8005e7a:	d402      	bmi.n	8005e82 <_fflush_r+0x32>
 8005e7c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005e7e:	f7fe fb4c 	bl	800451a <__retarget_lock_acquire_recursive>
 8005e82:	4628      	mov	r0, r5
 8005e84:	4621      	mov	r1, r4
 8005e86:	f7ff ff5f 	bl	8005d48 <__sflush_r>
 8005e8a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005e8c:	07da      	lsls	r2, r3, #31
 8005e8e:	4605      	mov	r5, r0
 8005e90:	d4e4      	bmi.n	8005e5c <_fflush_r+0xc>
 8005e92:	89a3      	ldrh	r3, [r4, #12]
 8005e94:	059b      	lsls	r3, r3, #22
 8005e96:	d4e1      	bmi.n	8005e5c <_fflush_r+0xc>
 8005e98:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005e9a:	f7fe fb3f 	bl	800451c <__retarget_lock_release_recursive>
 8005e9e:	e7dd      	b.n	8005e5c <_fflush_r+0xc>

08005ea0 <__swbuf_r>:
 8005ea0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ea2:	460e      	mov	r6, r1
 8005ea4:	4614      	mov	r4, r2
 8005ea6:	4605      	mov	r5, r0
 8005ea8:	b118      	cbz	r0, 8005eb2 <__swbuf_r+0x12>
 8005eaa:	6a03      	ldr	r3, [r0, #32]
 8005eac:	b90b      	cbnz	r3, 8005eb2 <__swbuf_r+0x12>
 8005eae:	f7fe fa2b 	bl	8004308 <__sinit>
 8005eb2:	69a3      	ldr	r3, [r4, #24]
 8005eb4:	60a3      	str	r3, [r4, #8]
 8005eb6:	89a3      	ldrh	r3, [r4, #12]
 8005eb8:	071a      	lsls	r2, r3, #28
 8005eba:	d501      	bpl.n	8005ec0 <__swbuf_r+0x20>
 8005ebc:	6923      	ldr	r3, [r4, #16]
 8005ebe:	b943      	cbnz	r3, 8005ed2 <__swbuf_r+0x32>
 8005ec0:	4621      	mov	r1, r4
 8005ec2:	4628      	mov	r0, r5
 8005ec4:	f000 f82a 	bl	8005f1c <__swsetup_r>
 8005ec8:	b118      	cbz	r0, 8005ed2 <__swbuf_r+0x32>
 8005eca:	f04f 37ff 	mov.w	r7, #4294967295
 8005ece:	4638      	mov	r0, r7
 8005ed0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005ed2:	6823      	ldr	r3, [r4, #0]
 8005ed4:	6922      	ldr	r2, [r4, #16]
 8005ed6:	1a98      	subs	r0, r3, r2
 8005ed8:	6963      	ldr	r3, [r4, #20]
 8005eda:	b2f6      	uxtb	r6, r6
 8005edc:	4283      	cmp	r3, r0
 8005ede:	4637      	mov	r7, r6
 8005ee0:	dc05      	bgt.n	8005eee <__swbuf_r+0x4e>
 8005ee2:	4621      	mov	r1, r4
 8005ee4:	4628      	mov	r0, r5
 8005ee6:	f7ff ffb3 	bl	8005e50 <_fflush_r>
 8005eea:	2800      	cmp	r0, #0
 8005eec:	d1ed      	bne.n	8005eca <__swbuf_r+0x2a>
 8005eee:	68a3      	ldr	r3, [r4, #8]
 8005ef0:	3b01      	subs	r3, #1
 8005ef2:	60a3      	str	r3, [r4, #8]
 8005ef4:	6823      	ldr	r3, [r4, #0]
 8005ef6:	1c5a      	adds	r2, r3, #1
 8005ef8:	6022      	str	r2, [r4, #0]
 8005efa:	701e      	strb	r6, [r3, #0]
 8005efc:	6962      	ldr	r2, [r4, #20]
 8005efe:	1c43      	adds	r3, r0, #1
 8005f00:	429a      	cmp	r2, r3
 8005f02:	d004      	beq.n	8005f0e <__swbuf_r+0x6e>
 8005f04:	89a3      	ldrh	r3, [r4, #12]
 8005f06:	07db      	lsls	r3, r3, #31
 8005f08:	d5e1      	bpl.n	8005ece <__swbuf_r+0x2e>
 8005f0a:	2e0a      	cmp	r6, #10
 8005f0c:	d1df      	bne.n	8005ece <__swbuf_r+0x2e>
 8005f0e:	4621      	mov	r1, r4
 8005f10:	4628      	mov	r0, r5
 8005f12:	f7ff ff9d 	bl	8005e50 <_fflush_r>
 8005f16:	2800      	cmp	r0, #0
 8005f18:	d0d9      	beq.n	8005ece <__swbuf_r+0x2e>
 8005f1a:	e7d6      	b.n	8005eca <__swbuf_r+0x2a>

08005f1c <__swsetup_r>:
 8005f1c:	b538      	push	{r3, r4, r5, lr}
 8005f1e:	4b29      	ldr	r3, [pc, #164]	@ (8005fc4 <__swsetup_r+0xa8>)
 8005f20:	4605      	mov	r5, r0
 8005f22:	6818      	ldr	r0, [r3, #0]
 8005f24:	460c      	mov	r4, r1
 8005f26:	b118      	cbz	r0, 8005f30 <__swsetup_r+0x14>
 8005f28:	6a03      	ldr	r3, [r0, #32]
 8005f2a:	b90b      	cbnz	r3, 8005f30 <__swsetup_r+0x14>
 8005f2c:	f7fe f9ec 	bl	8004308 <__sinit>
 8005f30:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005f34:	0719      	lsls	r1, r3, #28
 8005f36:	d422      	bmi.n	8005f7e <__swsetup_r+0x62>
 8005f38:	06da      	lsls	r2, r3, #27
 8005f3a:	d407      	bmi.n	8005f4c <__swsetup_r+0x30>
 8005f3c:	2209      	movs	r2, #9
 8005f3e:	602a      	str	r2, [r5, #0]
 8005f40:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005f44:	81a3      	strh	r3, [r4, #12]
 8005f46:	f04f 30ff 	mov.w	r0, #4294967295
 8005f4a:	e033      	b.n	8005fb4 <__swsetup_r+0x98>
 8005f4c:	0758      	lsls	r0, r3, #29
 8005f4e:	d512      	bpl.n	8005f76 <__swsetup_r+0x5a>
 8005f50:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005f52:	b141      	cbz	r1, 8005f66 <__swsetup_r+0x4a>
 8005f54:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005f58:	4299      	cmp	r1, r3
 8005f5a:	d002      	beq.n	8005f62 <__swsetup_r+0x46>
 8005f5c:	4628      	mov	r0, r5
 8005f5e:	f7ff f937 	bl	80051d0 <_free_r>
 8005f62:	2300      	movs	r3, #0
 8005f64:	6363      	str	r3, [r4, #52]	@ 0x34
 8005f66:	89a3      	ldrh	r3, [r4, #12]
 8005f68:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005f6c:	81a3      	strh	r3, [r4, #12]
 8005f6e:	2300      	movs	r3, #0
 8005f70:	6063      	str	r3, [r4, #4]
 8005f72:	6923      	ldr	r3, [r4, #16]
 8005f74:	6023      	str	r3, [r4, #0]
 8005f76:	89a3      	ldrh	r3, [r4, #12]
 8005f78:	f043 0308 	orr.w	r3, r3, #8
 8005f7c:	81a3      	strh	r3, [r4, #12]
 8005f7e:	6923      	ldr	r3, [r4, #16]
 8005f80:	b94b      	cbnz	r3, 8005f96 <__swsetup_r+0x7a>
 8005f82:	89a3      	ldrh	r3, [r4, #12]
 8005f84:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005f88:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005f8c:	d003      	beq.n	8005f96 <__swsetup_r+0x7a>
 8005f8e:	4621      	mov	r1, r4
 8005f90:	4628      	mov	r0, r5
 8005f92:	f000 f8c1 	bl	8006118 <__smakebuf_r>
 8005f96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005f9a:	f013 0201 	ands.w	r2, r3, #1
 8005f9e:	d00a      	beq.n	8005fb6 <__swsetup_r+0x9a>
 8005fa0:	2200      	movs	r2, #0
 8005fa2:	60a2      	str	r2, [r4, #8]
 8005fa4:	6962      	ldr	r2, [r4, #20]
 8005fa6:	4252      	negs	r2, r2
 8005fa8:	61a2      	str	r2, [r4, #24]
 8005faa:	6922      	ldr	r2, [r4, #16]
 8005fac:	b942      	cbnz	r2, 8005fc0 <__swsetup_r+0xa4>
 8005fae:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005fb2:	d1c5      	bne.n	8005f40 <__swsetup_r+0x24>
 8005fb4:	bd38      	pop	{r3, r4, r5, pc}
 8005fb6:	0799      	lsls	r1, r3, #30
 8005fb8:	bf58      	it	pl
 8005fba:	6962      	ldrpl	r2, [r4, #20]
 8005fbc:	60a2      	str	r2, [r4, #8]
 8005fbe:	e7f4      	b.n	8005faa <__swsetup_r+0x8e>
 8005fc0:	2000      	movs	r0, #0
 8005fc2:	e7f7      	b.n	8005fb4 <__swsetup_r+0x98>
 8005fc4:	20000018 	.word	0x20000018

08005fc8 <_sbrk_r>:
 8005fc8:	b538      	push	{r3, r4, r5, lr}
 8005fca:	4d06      	ldr	r5, [pc, #24]	@ (8005fe4 <_sbrk_r+0x1c>)
 8005fcc:	2300      	movs	r3, #0
 8005fce:	4604      	mov	r4, r0
 8005fd0:	4608      	mov	r0, r1
 8005fd2:	602b      	str	r3, [r5, #0]
 8005fd4:	f7fb fd84 	bl	8001ae0 <_sbrk>
 8005fd8:	1c43      	adds	r3, r0, #1
 8005fda:	d102      	bne.n	8005fe2 <_sbrk_r+0x1a>
 8005fdc:	682b      	ldr	r3, [r5, #0]
 8005fde:	b103      	cbz	r3, 8005fe2 <_sbrk_r+0x1a>
 8005fe0:	6023      	str	r3, [r4, #0]
 8005fe2:	bd38      	pop	{r3, r4, r5, pc}
 8005fe4:	20000338 	.word	0x20000338

08005fe8 <memcpy>:
 8005fe8:	440a      	add	r2, r1
 8005fea:	4291      	cmp	r1, r2
 8005fec:	f100 33ff 	add.w	r3, r0, #4294967295
 8005ff0:	d100      	bne.n	8005ff4 <memcpy+0xc>
 8005ff2:	4770      	bx	lr
 8005ff4:	b510      	push	{r4, lr}
 8005ff6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005ffa:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005ffe:	4291      	cmp	r1, r2
 8006000:	d1f9      	bne.n	8005ff6 <memcpy+0xe>
 8006002:	bd10      	pop	{r4, pc}

08006004 <__assert_func>:
 8006004:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006006:	4614      	mov	r4, r2
 8006008:	461a      	mov	r2, r3
 800600a:	4b09      	ldr	r3, [pc, #36]	@ (8006030 <__assert_func+0x2c>)
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	4605      	mov	r5, r0
 8006010:	68d8      	ldr	r0, [r3, #12]
 8006012:	b14c      	cbz	r4, 8006028 <__assert_func+0x24>
 8006014:	4b07      	ldr	r3, [pc, #28]	@ (8006034 <__assert_func+0x30>)
 8006016:	9100      	str	r1, [sp, #0]
 8006018:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800601c:	4906      	ldr	r1, [pc, #24]	@ (8006038 <__assert_func+0x34>)
 800601e:	462b      	mov	r3, r5
 8006020:	f000 f842 	bl	80060a8 <fiprintf>
 8006024:	f000 f8d6 	bl	80061d4 <abort>
 8006028:	4b04      	ldr	r3, [pc, #16]	@ (800603c <__assert_func+0x38>)
 800602a:	461c      	mov	r4, r3
 800602c:	e7f3      	b.n	8006016 <__assert_func+0x12>
 800602e:	bf00      	nop
 8006030:	20000018 	.word	0x20000018
 8006034:	08006405 	.word	0x08006405
 8006038:	08006412 	.word	0x08006412
 800603c:	08006440 	.word	0x08006440

08006040 <_calloc_r>:
 8006040:	b570      	push	{r4, r5, r6, lr}
 8006042:	fba1 5402 	umull	r5, r4, r1, r2
 8006046:	b934      	cbnz	r4, 8006056 <_calloc_r+0x16>
 8006048:	4629      	mov	r1, r5
 800604a:	f7ff f935 	bl	80052b8 <_malloc_r>
 800604e:	4606      	mov	r6, r0
 8006050:	b928      	cbnz	r0, 800605e <_calloc_r+0x1e>
 8006052:	4630      	mov	r0, r6
 8006054:	bd70      	pop	{r4, r5, r6, pc}
 8006056:	220c      	movs	r2, #12
 8006058:	6002      	str	r2, [r0, #0]
 800605a:	2600      	movs	r6, #0
 800605c:	e7f9      	b.n	8006052 <_calloc_r+0x12>
 800605e:	462a      	mov	r2, r5
 8006060:	4621      	mov	r1, r4
 8006062:	f7fe f9dc 	bl	800441e <memset>
 8006066:	e7f4      	b.n	8006052 <_calloc_r+0x12>

08006068 <__ascii_mbtowc>:
 8006068:	b082      	sub	sp, #8
 800606a:	b901      	cbnz	r1, 800606e <__ascii_mbtowc+0x6>
 800606c:	a901      	add	r1, sp, #4
 800606e:	b142      	cbz	r2, 8006082 <__ascii_mbtowc+0x1a>
 8006070:	b14b      	cbz	r3, 8006086 <__ascii_mbtowc+0x1e>
 8006072:	7813      	ldrb	r3, [r2, #0]
 8006074:	600b      	str	r3, [r1, #0]
 8006076:	7812      	ldrb	r2, [r2, #0]
 8006078:	1e10      	subs	r0, r2, #0
 800607a:	bf18      	it	ne
 800607c:	2001      	movne	r0, #1
 800607e:	b002      	add	sp, #8
 8006080:	4770      	bx	lr
 8006082:	4610      	mov	r0, r2
 8006084:	e7fb      	b.n	800607e <__ascii_mbtowc+0x16>
 8006086:	f06f 0001 	mvn.w	r0, #1
 800608a:	e7f8      	b.n	800607e <__ascii_mbtowc+0x16>

0800608c <__ascii_wctomb>:
 800608c:	4603      	mov	r3, r0
 800608e:	4608      	mov	r0, r1
 8006090:	b141      	cbz	r1, 80060a4 <__ascii_wctomb+0x18>
 8006092:	2aff      	cmp	r2, #255	@ 0xff
 8006094:	d904      	bls.n	80060a0 <__ascii_wctomb+0x14>
 8006096:	228a      	movs	r2, #138	@ 0x8a
 8006098:	601a      	str	r2, [r3, #0]
 800609a:	f04f 30ff 	mov.w	r0, #4294967295
 800609e:	4770      	bx	lr
 80060a0:	700a      	strb	r2, [r1, #0]
 80060a2:	2001      	movs	r0, #1
 80060a4:	4770      	bx	lr
	...

080060a8 <fiprintf>:
 80060a8:	b40e      	push	{r1, r2, r3}
 80060aa:	b503      	push	{r0, r1, lr}
 80060ac:	4601      	mov	r1, r0
 80060ae:	ab03      	add	r3, sp, #12
 80060b0:	4805      	ldr	r0, [pc, #20]	@ (80060c8 <fiprintf+0x20>)
 80060b2:	f853 2b04 	ldr.w	r2, [r3], #4
 80060b6:	6800      	ldr	r0, [r0, #0]
 80060b8:	9301      	str	r3, [sp, #4]
 80060ba:	f7ff fd2d 	bl	8005b18 <_vfiprintf_r>
 80060be:	b002      	add	sp, #8
 80060c0:	f85d eb04 	ldr.w	lr, [sp], #4
 80060c4:	b003      	add	sp, #12
 80060c6:	4770      	bx	lr
 80060c8:	20000018 	.word	0x20000018

080060cc <__swhatbuf_r>:
 80060cc:	b570      	push	{r4, r5, r6, lr}
 80060ce:	460c      	mov	r4, r1
 80060d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80060d4:	2900      	cmp	r1, #0
 80060d6:	b096      	sub	sp, #88	@ 0x58
 80060d8:	4615      	mov	r5, r2
 80060da:	461e      	mov	r6, r3
 80060dc:	da0d      	bge.n	80060fa <__swhatbuf_r+0x2e>
 80060de:	89a3      	ldrh	r3, [r4, #12]
 80060e0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80060e4:	f04f 0100 	mov.w	r1, #0
 80060e8:	bf14      	ite	ne
 80060ea:	2340      	movne	r3, #64	@ 0x40
 80060ec:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80060f0:	2000      	movs	r0, #0
 80060f2:	6031      	str	r1, [r6, #0]
 80060f4:	602b      	str	r3, [r5, #0]
 80060f6:	b016      	add	sp, #88	@ 0x58
 80060f8:	bd70      	pop	{r4, r5, r6, pc}
 80060fa:	466a      	mov	r2, sp
 80060fc:	f000 f848 	bl	8006190 <_fstat_r>
 8006100:	2800      	cmp	r0, #0
 8006102:	dbec      	blt.n	80060de <__swhatbuf_r+0x12>
 8006104:	9901      	ldr	r1, [sp, #4]
 8006106:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800610a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800610e:	4259      	negs	r1, r3
 8006110:	4159      	adcs	r1, r3
 8006112:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006116:	e7eb      	b.n	80060f0 <__swhatbuf_r+0x24>

08006118 <__smakebuf_r>:
 8006118:	898b      	ldrh	r3, [r1, #12]
 800611a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800611c:	079d      	lsls	r5, r3, #30
 800611e:	4606      	mov	r6, r0
 8006120:	460c      	mov	r4, r1
 8006122:	d507      	bpl.n	8006134 <__smakebuf_r+0x1c>
 8006124:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006128:	6023      	str	r3, [r4, #0]
 800612a:	6123      	str	r3, [r4, #16]
 800612c:	2301      	movs	r3, #1
 800612e:	6163      	str	r3, [r4, #20]
 8006130:	b003      	add	sp, #12
 8006132:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006134:	ab01      	add	r3, sp, #4
 8006136:	466a      	mov	r2, sp
 8006138:	f7ff ffc8 	bl	80060cc <__swhatbuf_r>
 800613c:	9f00      	ldr	r7, [sp, #0]
 800613e:	4605      	mov	r5, r0
 8006140:	4639      	mov	r1, r7
 8006142:	4630      	mov	r0, r6
 8006144:	f7ff f8b8 	bl	80052b8 <_malloc_r>
 8006148:	b948      	cbnz	r0, 800615e <__smakebuf_r+0x46>
 800614a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800614e:	059a      	lsls	r2, r3, #22
 8006150:	d4ee      	bmi.n	8006130 <__smakebuf_r+0x18>
 8006152:	f023 0303 	bic.w	r3, r3, #3
 8006156:	f043 0302 	orr.w	r3, r3, #2
 800615a:	81a3      	strh	r3, [r4, #12]
 800615c:	e7e2      	b.n	8006124 <__smakebuf_r+0xc>
 800615e:	89a3      	ldrh	r3, [r4, #12]
 8006160:	6020      	str	r0, [r4, #0]
 8006162:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006166:	81a3      	strh	r3, [r4, #12]
 8006168:	9b01      	ldr	r3, [sp, #4]
 800616a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800616e:	b15b      	cbz	r3, 8006188 <__smakebuf_r+0x70>
 8006170:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006174:	4630      	mov	r0, r6
 8006176:	f000 f81d 	bl	80061b4 <_isatty_r>
 800617a:	b128      	cbz	r0, 8006188 <__smakebuf_r+0x70>
 800617c:	89a3      	ldrh	r3, [r4, #12]
 800617e:	f023 0303 	bic.w	r3, r3, #3
 8006182:	f043 0301 	orr.w	r3, r3, #1
 8006186:	81a3      	strh	r3, [r4, #12]
 8006188:	89a3      	ldrh	r3, [r4, #12]
 800618a:	431d      	orrs	r5, r3
 800618c:	81a5      	strh	r5, [r4, #12]
 800618e:	e7cf      	b.n	8006130 <__smakebuf_r+0x18>

08006190 <_fstat_r>:
 8006190:	b538      	push	{r3, r4, r5, lr}
 8006192:	4d07      	ldr	r5, [pc, #28]	@ (80061b0 <_fstat_r+0x20>)
 8006194:	2300      	movs	r3, #0
 8006196:	4604      	mov	r4, r0
 8006198:	4608      	mov	r0, r1
 800619a:	4611      	mov	r1, r2
 800619c:	602b      	str	r3, [r5, #0]
 800619e:	f7fb fc77 	bl	8001a90 <_fstat>
 80061a2:	1c43      	adds	r3, r0, #1
 80061a4:	d102      	bne.n	80061ac <_fstat_r+0x1c>
 80061a6:	682b      	ldr	r3, [r5, #0]
 80061a8:	b103      	cbz	r3, 80061ac <_fstat_r+0x1c>
 80061aa:	6023      	str	r3, [r4, #0]
 80061ac:	bd38      	pop	{r3, r4, r5, pc}
 80061ae:	bf00      	nop
 80061b0:	20000338 	.word	0x20000338

080061b4 <_isatty_r>:
 80061b4:	b538      	push	{r3, r4, r5, lr}
 80061b6:	4d06      	ldr	r5, [pc, #24]	@ (80061d0 <_isatty_r+0x1c>)
 80061b8:	2300      	movs	r3, #0
 80061ba:	4604      	mov	r4, r0
 80061bc:	4608      	mov	r0, r1
 80061be:	602b      	str	r3, [r5, #0]
 80061c0:	f7fb fc76 	bl	8001ab0 <_isatty>
 80061c4:	1c43      	adds	r3, r0, #1
 80061c6:	d102      	bne.n	80061ce <_isatty_r+0x1a>
 80061c8:	682b      	ldr	r3, [r5, #0]
 80061ca:	b103      	cbz	r3, 80061ce <_isatty_r+0x1a>
 80061cc:	6023      	str	r3, [r4, #0]
 80061ce:	bd38      	pop	{r3, r4, r5, pc}
 80061d0:	20000338 	.word	0x20000338

080061d4 <abort>:
 80061d4:	b508      	push	{r3, lr}
 80061d6:	2006      	movs	r0, #6
 80061d8:	f000 f82c 	bl	8006234 <raise>
 80061dc:	2001      	movs	r0, #1
 80061de:	f7fb fc23 	bl	8001a28 <_exit>

080061e2 <_raise_r>:
 80061e2:	291f      	cmp	r1, #31
 80061e4:	b538      	push	{r3, r4, r5, lr}
 80061e6:	4605      	mov	r5, r0
 80061e8:	460c      	mov	r4, r1
 80061ea:	d904      	bls.n	80061f6 <_raise_r+0x14>
 80061ec:	2316      	movs	r3, #22
 80061ee:	6003      	str	r3, [r0, #0]
 80061f0:	f04f 30ff 	mov.w	r0, #4294967295
 80061f4:	bd38      	pop	{r3, r4, r5, pc}
 80061f6:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80061f8:	b112      	cbz	r2, 8006200 <_raise_r+0x1e>
 80061fa:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80061fe:	b94b      	cbnz	r3, 8006214 <_raise_r+0x32>
 8006200:	4628      	mov	r0, r5
 8006202:	f000 f831 	bl	8006268 <_getpid_r>
 8006206:	4622      	mov	r2, r4
 8006208:	4601      	mov	r1, r0
 800620a:	4628      	mov	r0, r5
 800620c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006210:	f000 b818 	b.w	8006244 <_kill_r>
 8006214:	2b01      	cmp	r3, #1
 8006216:	d00a      	beq.n	800622e <_raise_r+0x4c>
 8006218:	1c59      	adds	r1, r3, #1
 800621a:	d103      	bne.n	8006224 <_raise_r+0x42>
 800621c:	2316      	movs	r3, #22
 800621e:	6003      	str	r3, [r0, #0]
 8006220:	2001      	movs	r0, #1
 8006222:	e7e7      	b.n	80061f4 <_raise_r+0x12>
 8006224:	2100      	movs	r1, #0
 8006226:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800622a:	4620      	mov	r0, r4
 800622c:	4798      	blx	r3
 800622e:	2000      	movs	r0, #0
 8006230:	e7e0      	b.n	80061f4 <_raise_r+0x12>
	...

08006234 <raise>:
 8006234:	4b02      	ldr	r3, [pc, #8]	@ (8006240 <raise+0xc>)
 8006236:	4601      	mov	r1, r0
 8006238:	6818      	ldr	r0, [r3, #0]
 800623a:	f7ff bfd2 	b.w	80061e2 <_raise_r>
 800623e:	bf00      	nop
 8006240:	20000018 	.word	0x20000018

08006244 <_kill_r>:
 8006244:	b538      	push	{r3, r4, r5, lr}
 8006246:	4d07      	ldr	r5, [pc, #28]	@ (8006264 <_kill_r+0x20>)
 8006248:	2300      	movs	r3, #0
 800624a:	4604      	mov	r4, r0
 800624c:	4608      	mov	r0, r1
 800624e:	4611      	mov	r1, r2
 8006250:	602b      	str	r3, [r5, #0]
 8006252:	f7fb fbd9 	bl	8001a08 <_kill>
 8006256:	1c43      	adds	r3, r0, #1
 8006258:	d102      	bne.n	8006260 <_kill_r+0x1c>
 800625a:	682b      	ldr	r3, [r5, #0]
 800625c:	b103      	cbz	r3, 8006260 <_kill_r+0x1c>
 800625e:	6023      	str	r3, [r4, #0]
 8006260:	bd38      	pop	{r3, r4, r5, pc}
 8006262:	bf00      	nop
 8006264:	20000338 	.word	0x20000338

08006268 <_getpid_r>:
 8006268:	f7fb bbc6 	b.w	80019f8 <_getpid>

0800626c <_init>:
 800626c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800626e:	bf00      	nop
 8006270:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006272:	bc08      	pop	{r3}
 8006274:	469e      	mov	lr, r3
 8006276:	4770      	bx	lr

08006278 <_fini>:
 8006278:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800627a:	bf00      	nop
 800627c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800627e:	bc08      	pop	{r3}
 8006280:	469e      	mov	lr, r3
 8006282:	4770      	bx	lr
