/* structural Verilog generated by lepton-netlist */
/* WARNING: This is a generated file, edits       */
/*          made here will be lost next time      */
/*          you run netlister!                    */

module \not found  (

      );

/* Port directions begin here */


/* Wires from the design */
wire GND ;
wire unnamed_net1 ;

/* continuous assignments */

/* Package instantiations */
options A1 (    );

RESISTOR R1 (
    .\1  ( GND ),
    .\2  ( unnamed_net1 )
    );

VOLTAGE_SOURCE V1 (
    .\1  ( unnamed_net1 ),
    .\2  ( GND )
    );

endmodule
