============================================================
   Tang Dynasty, V5.0.30786
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = E:/TD/bin/td.exe
   Run by =     ASUS
   Run Date =   Sat Apr 15 14:56:27 2023

   Run on =     DESKTOP-BICF4SF
============================================================
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1003 : finish command "import_device eagle_s20.db -package BG256" in  2.122693s wall, 0.890625s user + 0.218750s system = 1.109375s CPU (52.3%)

RUN-1004 : used memory is 149 MB, reserved memory is 108 MB, peak memory is 149 MB
RUN-1002 : start command "import_db CortexM0_SOC_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.0.30786.
RUN-1001 : Database version number 46126.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-6014 WARNING: Importing design, skipped an obsolete step parameter place:timing_factor.
RUN-6014 WARNING: Importing design, skipped an obsolete step parameter route:least_critical_net_perc.
RUN-6014 WARNING: Importing design, skipped an obsolete step parameter route:most_critical_net_perc.
RUN-6014 WARNING: Importing design, skipped an obsolete step parameter route:tactics.
RUN-1001 : Import flow parameters
RUN-1003 : finish command "import_db CortexM0_SOC_pr.db" in  7.105794s wall, 4.906250s user + 0.250000s system = 5.156250s CPU (72.6%)

RUN-1004 : used memory is 525 MB, reserved memory is 498 MB, peak memory is 525 MB
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1322, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  2.468720s wall, 2.296875s user + 0.140625s system = 2.437500s CPU (98.7%)

RUN-1004 : used memory is 680 MB, reserved memory is 653 MB, peak memory is 680 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  6.915762s wall, 0.296875s user + 0.171875s system = 0.468750s CPU (6.8%)

RUN-1004 : used memory is 707 MB, reserved memory is 681 MB, peak memory is 707 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.981821s wall, 2.781250s user + 0.343750s system = 3.125000s CPU (31.3%)

RUN-1004 : used memory is 564 MB, reserved memory is 535 MB, peak memory is 707 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(120)
HDL-1007 : elaborate module CortexM0_SoC in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module PLL in ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v(26)
HDL-1007 : elaborate module EG_LOGIC_BUFG in E:/TD/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",FBCLK_DIV=4,CLKC0_DIV=6,CLKC1_DIV=50,CLKC2_DIV=75,CLKC3_DIV=50,CLKC4_DIV=48,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",CLKC4_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=5,CLKC1_CPHASE=49,CLKC2_CPHASE=74,CLKC3_CPHASE=49,CLKC4_CPHASE=47,GMC_GAIN=4,ICP_CURRENT=13,KVCO=4,LPF_CAPACITOR=1,LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in E:/TD/arch/eagle_macro.v(930)
HDL-1007 : elaborate module cortexm0ds_logic in ../rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../rtl/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(461)
HDL-1007 : elaborate module AHBlite_LED in ../rtl/AHBlite_LED.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(518)
HDL-1007 : elaborate module AHBlite_UART in ../rtl/AHBlite_UART.v(1)
HDL-1007 : elaborate module AHBlite_Matrix_Key in ../rtl/AHBlite_Matrix_Key.v(1)
HDL-1007 : elaborate module AHBlite_QN8027_IIC in ../rtl/AHBlite_QN8027_IIC.v(1)
HDL-1007 : elaborate module AHBlite_SPI in ../rtl/AHBlite_SPI.v(1)
HDL-1007 : elaborate module AHBlite_GPIO in ../rtl/GPIO_IO.v(1)
HDL-1007 : elaborate module clkuart_pwm in ../rtl/clkuart_pwm.v(2)
HDL-1007 : elaborate module UART_RX in ../rtl/UART_RX.v(1)
HDL-1007 : elaborate module UART_TX in ../rtl/UART_TX.v(1)
HDL-1007 : elaborate module FIFO in ../rtl/FIFO.v(3)
HDL-1007 : elaborate module Block_RAM in ../rtl/Block_RAM.v(1)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  4.674756s wall, 3.859375s user + 0.265625s system = 4.125000s CPU (88.2%)

RUN-1004 : used memory is 285 MB, reserved memory is 301 MB, peak memory is 707 MB
RUN-1002 : start command "read_adc ../../week1/M0.adc"
RUN-1002 : start command "set_pin_assignment  Col[0]   LOCATION = E11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[1]   LOCATION = D11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[2]   LOCATION = C11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[3]   LOCATION = F10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[0]   LOCATION = D16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[1]   LOCATION = F15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[2]   LOCATION = B16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[3]   LOCATION = C15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[4]   LOCATION = C16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[5]   LOCATION = E13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[6]   LOCATION = E16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[7]   LOCATION = F16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SCL   LOCATION = P7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SDA   LOCATION = L8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RXD_1   LOCATION = F12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[0]   LOCATION = E10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[1]   LOCATION = C10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[2]   LOCATION = F9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[3]   LOCATION = D9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_CLK   LOCATION = D14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_CS   LOCATION = E15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_MISO   LOCATION = G14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SPI_MOSI   LOCATION = F14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWCLK   LOCATION = R2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWDIO   LOCATION = P2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  System_clk   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  TXD_1   LOCATION = D12; IOSTANDARD = LVCMOS33; "
USR-6010 WARNING: ADC constraints: pin LED[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin QN_REF24MHz has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "AHBlite_GPIO"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "AHBlite_LED"
SYN-1012 : SanityCheck: Model "AHBlite_Matrix_Key"
SYN-1012 : SanityCheck: Model "AHBlite_QN8027_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "AHBlite_SPI"
SYN-1012 : SanityCheck: Model "UART_RX"
SYN-1012 : SanityCheck: Model "UART_TX"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "AHBlite_UART"
SYN-1012 : SanityCheck: Model "clkuart_pwm"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1043 : Mark AHBlite_QN8027_IIC as IO macro for instance u36
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1016 : Merged 12 instances.
SYN-1026 : Infer Logic BRAM(ram_mem_al_u00)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u10)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u20)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u30)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 31 instances.
SYN-1027 : Infer Logic DRAM(al_ram_mem) read 32x8, write 32x8
SYN-1023 : Infer 1 Logic DRAMs, 0 Logic BRAMs.
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model AHBlite_GPIO
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model AHBlite_Decoder
SYN-1011 : Flatten model AHBlite_SlaveMUX
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model AHBlite_LED
SYN-1011 : Flatten model AHBlite_Matrix_Key
SYN-1011 : Flatten model AHBlite_QN8027_IIC
SYN-1011 : Flatten model AHBlite_Block_RAM
SYN-1011 : Flatten model Block_RAM
SYN-1011 : Flatten model AHBlite_SPI
SYN-1011 : Flatten model UART_RX
SYN-1011 : Flatten model UART_TX
SYN-1011 : Flatten model FIFO
SYN-1016 : Merged 5 instances.
SYN-1011 : Flatten model AHBlite_UART
SYN-1011 : Flatten model clkuart_pwm
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 61 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 22945/265 useful/useless nets, 22397/120 useful/useless insts
SYN-1021 : Optimized 36 onehot mux instances.
SYN-1020 : Optimized 74 distributor mux.
SYN-1016 : Merged 371 instances.
SYN-1015 : Optimize round 1, 1101 better
SYN-1014 : Optimize round 2
SYN-1032 : 22907/72 useful/useless nets, 22360/158 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 2, 326 better
SYN-1014 : Optimize round 3
SYN-1032 : 22902/2 useful/useless nets, 22355/0 useful/useless insts
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 146 inv instances.
SYN-1032 : 20872/408 useful/useless nets, 20638/354 useful/useless insts
SYN-1017 : Remove 2 const input seq instances
SYN-1002 :     K7vpw6_reg
SYN-1002 :     Xbopw6_reg
SYN-1019 : Optimized 17 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 1, 4064 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 5 inv instances.
SYN-1032 : 19859/22 useful/useless nets, 19625/14 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 27 better
SYN-1014 : Optimize round 3
SYN-1032 : 19853/0 useful/useless nets, 19619/1 useful/useless insts
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  6.997991s wall, 6.187500s user + 0.468750s system = 6.656250s CPU (95.1%)

RUN-1004 : used memory is 380 MB, reserved memory is 399 MB, peak memory is 707 MB
RUN-1002 : start command "report_area -file CortexM0_SOC_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        37
  #input                    9
  #output                  18
  #inout                   10

Gate Statistics
#Basic gates            20114
  #and                   9595
  #nand                     0
  #or                    2008
  #nor                      0
  #xor                     73
  #xnor                     0
  #buf                      0
  #not                   6420
  #bufif1                   2
  #MX21                   525
  #FADD                     0
  #DFF                   1491
  #LATCH                    0
#MACRO_ADD                 17
#MACRO_EQ                  68
#MACRO_MULT                 1
#MACRO_MUX                146

Report Hierarchy Area:
+----------------------------------------------------+
|Instance  |Module           |gates  |seq    |macros |
+----------------------------------------------------+
|top       |CortexM0_SoC     |18623  |1491   |96     |
|  u_logic |cortexm0ds_logic |18277  |1297   |14     |
+----------------------------------------------------+

RUN-1002 : start command "read_sdc ../../week1/Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1104 : Import SDC file ../../week1/Task2.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_rtl.db" in  3.316545s wall, 2.671875s user + 0.234375s system = 2.906250s CPU (87.6%)

RUN-1004 : used memory is 497 MB, reserved memory is 511 MB, peak memory is 707 MB
RUN-1002 : start command "optimize_gate -maparea CortexM0_SOC_gate.area"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 37 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u30"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u30"
SYN-2531 : Dram(UART1_TX/FIFO/al_ram_mem) write 32x8, read 32x8
SYN-2531 : DRAM UART1_TX/FIFO/al_ram_mem has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 195 instances.
SYN-2501 : Optimize round 1, 674 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 18 instances.
SYN-1032 : 21297/17 useful/useless nets, 20878/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 19946/68 useful/useless nets, 19624/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 69 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 8 macro adder
SYN-1016 : Merged 8 instances.
SYN-1032 : 20380/2 useful/useless nets, 20126/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 21017/4 useful/useless nets, 20763/4 useful/useless insts
SYN-1032 : 21745/74 useful/useless nets, 21312/68 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 67286, tnet num: 21765, tinst num: 21316, tnode num: 92681, tedge num: 103487.
TMR-2508 : Levelizing timing graph completed, there are 279 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.364331s wall, 1.078125s user + 0.046875s system = 1.125000s CPU (82.5%)

RUN-1004 : used memory is 652 MB, reserved memory is 658 MB, peak memory is 707 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 21765 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 325 (3.45), #lev = 6 (3.08)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 320 (3.41), #lev = 7 (3.08)
SYN-3001 : Logic optimization runtime opt =   0.09 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 885 instances into 327 LUTs, name keeping = 71%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 4710 (3.79), #lev = 34 (11.84)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 4684 (3.78), #lev = 33 (11.68)
SYN-3001 : Logic optimization runtime opt =   1.42 sec, map = 3512.97 sec
SYN-3001 : Mapper mapped 18626 instances into 4684 LUTs, name keeping = 36%.
RUN-1002 : start command "report_area -file CortexM0_SOC_gate.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        37
  #input                    9
  #output                  18
  #inout                   10

LUT Statistics
#Total_luts              5246
  #lut4                  4036
  #lut5                   975
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             235

Utilization Statistics
#lut                     5246   out of  19600   26.77%
#reg                     1481   out of  19600    7.56%
#le                         0
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#dram                       4
#pad                       37   out of    188   19.68%
  #ireg                     0
  #oreg                     9
  #treg                     0
#pll                        1   out of      4   25.00%

Report Hierarchy Area:
+--------------------------------------------------------------------+
|Instance  |Module           |lut    |ripple |seq    |bram   |dsp    |
+--------------------------------------------------------------------+
|top       |CortexM0_SoC     |5011   |235    |1490   |32     |3      |
|  u_logic |cortexm0ds_logic |4684   |173    |1296   |0      |3      |
+--------------------------------------------------------------------+

SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 185 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 29 adder to BLE ...
SYN-4008 : Packed 29 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 4 DRAM and 0 SEQ.
SYN-1001 : Packing model "cortexm0ds_logic" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1296 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 76 adder to BLE ...
SYN-4008 : Packed 76 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea CortexM0_SOC_gate.area" in  23.247727s wall, 21.343750s user + 0.656250s system = 22.000000s CPU (94.6%)

RUN-1004 : used memory is 568 MB, reserved memory is 596 MB, peak memory is 841 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 1 instances.
SYN-1016 : Merged 2 instances.
RUN-1002 : start command "read_sdc ../../week1/Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1104 : Import SDC file ../../week1/Task2.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_gate.db" in  4.124565s wall, 3.609375s user + 0.250000s system = 3.859375s CPU (93.6%)

RUN-1004 : used memory is 575 MB, reserved memory is 586 MB, peak memory is 841 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net Pwm_CLK driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net QN_REF24MHz_pad is clkc1 of pll CLK_gen/pll_inst.
SYN-4027 : Net clk is clkc4 of pll CLK_gen/pll_inst.
SYN-4019 : Net System_clk_pad is refclk of pll CLK_gen/pll_inst.
SYN-4020 : Net System_clk_pad is fbclk of pll CLK_gen/pll_inst.
SYN-4024 : Net "u_logic/SWCLKTCK_pad" drive clk pins.
SYN-4024 : Net "LED_Interface/light_clk" drive clk pins.
SYN-4025 : Tag rtl::Net LED_Interface/light_clk as clock net
SYN-4025 : Tag rtl::Net Pwm_CLK as clock net
SYN-4025 : Tag rtl::Net QN_REF24MHz_pad as clock net
SYN-4025 : Tag rtl::Net System_clk_pad as clock net
SYN-4025 : Tag rtl::Net clk as clock net
SYN-4025 : Tag rtl::Net u_logic/SWCLKTCK_pad as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_logic/SWCLKTCK_pad to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net LED_Interface/light_clk to drive 20 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 6671 instances
RUN-1001 : 5010 luts, 1481 seqs, 63 mslices, 38 lslices, 37 pads, 32 brams, 3 dsps
RUN-1001 : There are total 7018 nets
RUN-1001 : 3646 nets have 2 pins
RUN-1001 : 2409 nets have [3 - 5] pins
RUN-1001 : 565 nets have [6 - 10] pins
RUN-1001 : 200 nets have [11 - 20] pins
RUN-1001 : 193 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6669 instances, 5010 luts, 1481 seqs, 101 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 26%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 31842, tnet num: 6972, tinst num: 6669, tnode num: 36578, tedge num: 51636.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6972 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.123146s wall, 1.046875s user + 0.078125s system = 1.125000s CPU (100.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.63701e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 6669.
PHY-3001 : End clustering;  0.000090s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 26%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.43457e+06, overlap = 78.75
PHY-3002 : Step(2): len = 1.23311e+06, overlap = 79.3125
PHY-3002 : Step(3): len = 1.13108e+06, overlap = 82.7188
PHY-3002 : Step(4): len = 1.03335e+06, overlap = 87.1875
PHY-3002 : Step(5): len = 957915, overlap = 93.875
PHY-3002 : Step(6): len = 934660, overlap = 102.969
PHY-3002 : Step(7): len = 911823, overlap = 103.5
PHY-3002 : Step(8): len = 891482, overlap = 110.125
PHY-3002 : Step(9): len = 884698, overlap = 112.125
PHY-3002 : Step(10): len = 872577, overlap = 112.656
PHY-3002 : Step(11): len = 785601, overlap = 148.594
PHY-3002 : Step(12): len = 718144, overlap = 159.75
PHY-3002 : Step(13): len = 699635, overlap = 161.469
PHY-3002 : Step(14): len = 692856, overlap = 161.281
PHY-3002 : Step(15): len = 688359, overlap = 162.813
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.86742e-05
PHY-3002 : Step(16): len = 735585, overlap = 160.031
PHY-3002 : Step(17): len = 706098, overlap = 154.125
PHY-3002 : Step(18): len = 692585, overlap = 156.188
PHY-3002 : Step(19): len = 687927, overlap = 148.688
PHY-3002 : Step(20): len = 683990, overlap = 131.094
PHY-3002 : Step(21): len = 680605, overlap = 128
PHY-3002 : Step(22): len = 676635, overlap = 131.719
PHY-3002 : Step(23): len = 671439, overlap = 129.844
PHY-3002 : Step(24): len = 666542, overlap = 121.344
PHY-3002 : Step(25): len = 663609, overlap = 120.344
PHY-3002 : Step(26): len = 659334, overlap = 119.813
PHY-3002 : Step(27): len = 654369, overlap = 119.813
PHY-3002 : Step(28): len = 650165, overlap = 119.656
PHY-3002 : Step(29): len = 646138, overlap = 124.094
PHY-3002 : Step(30): len = 642285, overlap = 128.156
PHY-3002 : Step(31): len = 638207, overlap = 124.938
PHY-3002 : Step(32): len = 634194, overlap = 118
PHY-3002 : Step(33): len = 630734, overlap = 115.313
PHY-3002 : Step(34): len = 627282, overlap = 111.313
PHY-3002 : Step(35): len = 623436, overlap = 114.813
PHY-3002 : Step(36): len = 618954, overlap = 112.25
PHY-3002 : Step(37): len = 616508, overlap = 115.469
PHY-3002 : Step(38): len = 613796, overlap = 112.063
PHY-3002 : Step(39): len = 608783, overlap = 110.469
PHY-3002 : Step(40): len = 604639, overlap = 108.844
PHY-3002 : Step(41): len = 602622, overlap = 110.969
PHY-3002 : Step(42): len = 599230, overlap = 110.031
PHY-3002 : Step(43): len = 592371, overlap = 117.344
PHY-3002 : Step(44): len = 588644, overlap = 115.719
PHY-3002 : Step(45): len = 587187, overlap = 117.844
PHY-3002 : Step(46): len = 574163, overlap = 116.094
PHY-3002 : Step(47): len = 568501, overlap = 117.438
PHY-3002 : Step(48): len = 566361, overlap = 118.25
PHY-3002 : Step(49): len = 561829, overlap = 120.625
PHY-3002 : Step(50): len = 559222, overlap = 118.625
PHY-3002 : Step(51): len = 556767, overlap = 126.281
PHY-3002 : Step(52): len = 551610, overlap = 121.094
PHY-3002 : Step(53): len = 548873, overlap = 129.156
PHY-3002 : Step(54): len = 546156, overlap = 124.125
PHY-3002 : Step(55): len = 544301, overlap = 126.688
PHY-3002 : Step(56): len = 539216, overlap = 118.469
PHY-3002 : Step(57): len = 535412, overlap = 118.625
PHY-3002 : Step(58): len = 533104, overlap = 112.813
PHY-3002 : Step(59): len = 529921, overlap = 116.625
PHY-3002 : Step(60): len = 526736, overlap = 113.031
PHY-3002 : Step(61): len = 525101, overlap = 112.75
PHY-3002 : Step(62): len = 521204, overlap = 120.875
PHY-3002 : Step(63): len = 517788, overlap = 120.594
PHY-3002 : Step(64): len = 514704, overlap = 121.969
PHY-3002 : Step(65): len = 511885, overlap = 114.25
PHY-3002 : Step(66): len = 509379, overlap = 121.688
PHY-3002 : Step(67): len = 505161, overlap = 131.156
PHY-3002 : Step(68): len = 501692, overlap = 128.688
PHY-3002 : Step(69): len = 499539, overlap = 121.875
PHY-3002 : Step(70): len = 497385, overlap = 116.813
PHY-3002 : Step(71): len = 494220, overlap = 118.063
PHY-3002 : Step(72): len = 490764, overlap = 119
PHY-3002 : Step(73): len = 488273, overlap = 123.563
PHY-3002 : Step(74): len = 485450, overlap = 120.156
PHY-3002 : Step(75): len = 482895, overlap = 121.531
PHY-3002 : Step(76): len = 480748, overlap = 119.188
PHY-3002 : Step(77): len = 476544, overlap = 114.5
PHY-3002 : Step(78): len = 472952, overlap = 115.563
PHY-3002 : Step(79): len = 471691, overlap = 117.813
PHY-3002 : Step(80): len = 468519, overlap = 116.156
PHY-3002 : Step(81): len = 462083, overlap = 112.125
PHY-3002 : Step(82): len = 458915, overlap = 111.344
PHY-3002 : Step(83): len = 458195, overlap = 104.438
PHY-3002 : Step(84): len = 456969, overlap = 106.406
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000117348
PHY-3002 : Step(85): len = 458504, overlap = 106.813
PHY-3002 : Step(86): len = 463836, overlap = 96.7188
PHY-3002 : Step(87): len = 473700, overlap = 83.75
PHY-3002 : Step(88): len = 474280, overlap = 80.5
PHY-3002 : Step(89): len = 474482, overlap = 79.2813
PHY-3002 : Step(90): len = 475185, overlap = 86
PHY-3002 : Step(91): len = 476794, overlap = 79.1563
PHY-3002 : Step(92): len = 479059, overlap = 77.9063
PHY-3002 : Step(93): len = 480169, overlap = 77.3438
PHY-3002 : Step(94): len = 480846, overlap = 79
PHY-3002 : Step(95): len = 482566, overlap = 71.9063
PHY-3002 : Step(96): len = 484722, overlap = 70.9375
PHY-3002 : Step(97): len = 485241, overlap = 70.3438
PHY-3002 : Step(98): len = 485489, overlap = 67.3438
PHY-3002 : Step(99): len = 487062, overlap = 64.0938
PHY-3002 : Step(100): len = 487295, overlap = 65.8125
PHY-3002 : Step(101): len = 487024, overlap = 67.3438
PHY-3002 : Step(102): len = 486892, overlap = 64.3125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000221017
PHY-3002 : Step(103): len = 488815, overlap = 65.6563
PHY-3002 : Step(104): len = 493418, overlap = 62.6563
PHY-3002 : Step(105): len = 504280, overlap = 57.625
PHY-3002 : Step(106): len = 506731, overlap = 60.875
PHY-3002 : Step(107): len = 507650, overlap = 47.0625
PHY-3002 : Step(108): len = 508466, overlap = 49.7813
PHY-3002 : Step(109): len = 509429, overlap = 47.0938
PHY-3002 : Step(110): len = 510950, overlap = 46.1875
PHY-3002 : Step(111): len = 512237, overlap = 48.125
PHY-3002 : Step(112): len = 514442, overlap = 46.9688
PHY-3002 : Step(113): len = 516913, overlap = 46.0625
PHY-3002 : Step(114): len = 519242, overlap = 47.0313
PHY-3002 : Step(115): len = 519859, overlap = 46.8125
PHY-3002 : Step(116): len = 520367, overlap = 44.0625
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.082357s wall, 0.062500s user + 0.046875s system = 0.109375s CPU (132.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 32%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.21724e+06, over cnt = 1248(3%), over = 1836, worst = 6
PHY-1002 : len = 1.22423e+06, over cnt = 1068(3%), over = 1427, worst = 5
PHY-1002 : len = 1.23303e+06, over cnt = 820(2%), over = 1055, worst = 4
PHY-1002 : len = 1.2504e+06, over cnt = 612(1%), over = 756, worst = 4
PHY-1002 : len = 1.26554e+06, over cnt = 444(1%), over = 557, worst = 4
PHY-1001 : End global iterations;  1.763377s wall, 2.515625s user + 0.046875s system = 2.562500s CPU (145.3%)

PHY-1001 : Congestion index: top1 = 85.00, top5 = 75.00, top10 = 68.75, top15 = 61.25.
PHY-3001 : End congestion estimation;  2.473125s wall, 3.218750s user + 0.078125s system = 3.296875s CPU (133.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6972 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.596312s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (99.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.15641e-05
PHY-3002 : Step(117): len = 495940, overlap = 59.7813
PHY-3002 : Step(118): len = 474115, overlap = 80.4375
PHY-3002 : Step(119): len = 459915, overlap = 87.7813
PHY-3002 : Step(120): len = 445019, overlap = 98.5625
PHY-3002 : Step(121): len = 431698, overlap = 106.688
PHY-3002 : Step(122): len = 417076, overlap = 119.25
PHY-3002 : Step(123): len = 403705, overlap = 129.125
PHY-3002 : Step(124): len = 387058, overlap = 149.563
PHY-3002 : Step(125): len = 369606, overlap = 171.688
PHY-3002 : Step(126): len = 356663, overlap = 181.25
PHY-3002 : Step(127): len = 339979, overlap = 194.063
PHY-3002 : Step(128): len = 325551, overlap = 202.188
PHY-3002 : Step(129): len = 314970, overlap = 212.125
PHY-3002 : Step(130): len = 303622, overlap = 219.438
PHY-3002 : Step(131): len = 294723, overlap = 226.563
PHY-3002 : Step(132): len = 289729, overlap = 228.531
PHY-3002 : Step(133): len = 282717, overlap = 229.531
PHY-3002 : Step(134): len = 278624, overlap = 225.094
PHY-3002 : Step(135): len = 276994, overlap = 227.563
PHY-3002 : Step(136): len = 274116, overlap = 222.938
PHY-3002 : Step(137): len = 272820, overlap = 222.625
PHY-3002 : Step(138): len = 271749, overlap = 218.375
PHY-3002 : Step(139): len = 270128, overlap = 220.563
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.31283e-05
PHY-3002 : Step(140): len = 275652, overlap = 204.438
PHY-3002 : Step(141): len = 282169, overlap = 177.719
PHY-3002 : Step(142): len = 287043, overlap = 162.125
PHY-3002 : Step(143): len = 294662, overlap = 151.125
PHY-3002 : Step(144): len = 303021, overlap = 141.625
PHY-3002 : Step(145): len = 306748, overlap = 137.438
PHY-3002 : Step(146): len = 313979, overlap = 133.469
PHY-3002 : Step(147): len = 317066, overlap = 130.844
PHY-3002 : Step(148): len = 317823, overlap = 131.656
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.62565e-05
PHY-3002 : Step(149): len = 326802, overlap = 114.813
PHY-3002 : Step(150): len = 329946, overlap = 106.063
PHY-3002 : Step(151): len = 339771, overlap = 89.9063
PHY-3002 : Step(152): len = 347116, overlap = 73.2188
PHY-3002 : Step(153): len = 350443, overlap = 65.9688
PHY-3002 : Step(154): len = 356539, overlap = 55.2813
PHY-3002 : Step(155): len = 362639, overlap = 49.875
PHY-3002 : Step(156): len = 363628, overlap = 48.9688
PHY-3002 : Step(157): len = 362933, overlap = 48.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000172513
PHY-3002 : Step(158): len = 371668, overlap = 37.625
PHY-3002 : Step(159): len = 373227, overlap = 35.4063
PHY-3002 : Step(160): len = 382124, overlap = 26.75
PHY-3002 : Step(161): len = 386236, overlap = 23.1563
PHY-3002 : Step(162): len = 391327, overlap = 20.125
PHY-3002 : Step(163): len = 396267, overlap = 20.0938
PHY-3002 : Step(164): len = 400968, overlap = 20.6563
PHY-3002 : Step(165): len = 401962, overlap = 20.4688
PHY-3002 : Step(166): len = 402255, overlap = 22.7813
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000345026
PHY-3002 : Step(167): len = 411079, overlap = 14.5313
PHY-3002 : Step(168): len = 413561, overlap = 12.2813
PHY-3002 : Step(169): len = 421985, overlap = 7.625
PHY-3002 : Step(170): len = 425884, overlap = 5.75
PHY-3002 : Step(171): len = 430141, overlap = 3.625
PHY-3002 : Step(172): len = 436767, overlap = 2.125
PHY-3002 : Step(173): len = 439541, overlap = 1.75
PHY-3002 : Step(174): len = 442478, overlap = 1.875
PHY-3002 : Step(175): len = 446750, overlap = 1.8125
PHY-3002 : Step(176): len = 448262, overlap = 4.53125
PHY-3002 : Step(177): len = 447903, overlap = 7
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000690052
PHY-3002 : Step(178): len = 456138, overlap = 7.15625
PHY-3002 : Step(179): len = 457870, overlap = 6.53125
PHY-3002 : Step(180): len = 460783, overlap = 4.96875
PHY-3002 : Step(181): len = 464177, overlap = 4.71875
PHY-3002 : Step(182): len = 468270, overlap = 3.8125
PHY-3002 : Step(183): len = 472396, overlap = 2.875
PHY-3002 : Step(184): len = 478538, overlap = 1.8125
PHY-3002 : Step(185): len = 480208, overlap = 1.4375
PHY-3002 : Step(186): len = 481316, overlap = 1.0625
PHY-3002 : Step(187): len = 481726, overlap = 0.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 32%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.17344e+06, over cnt = 590(1%), over = 838, worst = 5
PHY-1002 : len = 1.1793e+06, over cnt = 349(0%), over = 443, worst = 4
PHY-1002 : len = 1.18252e+06, over cnt = 192(0%), over = 240, worst = 4
PHY-1002 : len = 1.18354e+06, over cnt = 134(0%), over = 175, worst = 4
PHY-1002 : len = 1.18339e+06, over cnt = 117(0%), over = 157, worst = 3
PHY-1001 : End global iterations;  1.238654s wall, 2.062500s user + 0.062500s system = 2.125000s CPU (171.6%)

PHY-1001 : Congestion index: top1 = 59.38, top5 = 49.38, top10 = 43.13, top15 = 40.00.
PHY-3001 : End congestion estimation;  1.908488s wall, 2.765625s user + 0.093750s system = 2.859375s CPU (149.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6972 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.672559s wall, 0.687500s user + 0.015625s system = 0.703125s CPU (104.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000471718
PHY-3002 : Step(188): len = 479878, overlap = 16.0938
PHY-3002 : Step(189): len = 473439, overlap = 14.9375
PHY-3002 : Step(190): len = 468273, overlap = 14.75
PHY-3002 : Step(191): len = 462168, overlap = 17.4375
PHY-3002 : Step(192): len = 455255, overlap = 13.4375
PHY-3002 : Step(193): len = 448130, overlap = 13.1875
PHY-3002 : Step(194): len = 441342, overlap = 14.5313
PHY-3002 : Step(195): len = 432410, overlap = 15.7188
PHY-3002 : Step(196): len = 426656, overlap = 16.2813
PHY-3002 : Step(197): len = 420371, overlap = 17.0625
PHY-3002 : Step(198): len = 414687, overlap = 17.75
PHY-3002 : Step(199): len = 410032, overlap = 18.25
PHY-3002 : Step(200): len = 405994, overlap = 18.5938
PHY-3002 : Step(201): len = 402433, overlap = 16.9063
PHY-3002 : Step(202): len = 399781, overlap = 15.3438
PHY-3002 : Step(203): len = 396218, overlap = 16.6563
PHY-3002 : Step(204): len = 393747, overlap = 16.7813
PHY-3002 : Step(205): len = 391643, overlap = 15.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000943437
PHY-3002 : Step(206): len = 398519, overlap = 14.3438
PHY-3002 : Step(207): len = 402304, overlap = 11.3438
PHY-3002 : Step(208): len = 407486, overlap = 10.4063
PHY-3002 : Step(209): len = 415919, overlap = 9.78125
PHY-3002 : Step(210): len = 419930, overlap = 8.59375
PHY-3002 : Step(211): len = 420774, overlap = 8.4375
PHY-3002 : Step(212): len = 421580, overlap = 9.15625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00187052
PHY-3002 : Step(213): len = 428538, overlap = 7.375
PHY-3002 : Step(214): len = 433584, overlap = 6.21875
PHY-3002 : Step(215): len = 438557, overlap = 5.65625
PHY-3002 : Step(216): len = 445195, overlap = 6.90625
PHY-3002 : Step(217): len = 449030, overlap = 5.1875
PHY-3002 : Step(218): len = 451303, overlap = 5.9375
PHY-3002 : Step(219): len = 453136, overlap = 5.875
PHY-3002 : Step(220): len = 454988, overlap = 5.96875
PHY-3002 : Step(221): len = 456653, overlap = 6.34375
PHY-3002 : Step(222): len = 460355, overlap = 6.90625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00364519
PHY-3002 : Step(223): len = 463344, overlap = 5.875
PHY-3002 : Step(224): len = 466380, overlap = 4.90625
PHY-3002 : Step(225): len = 470247, overlap = 5.5
PHY-3002 : Step(226): len = 475231, overlap = 4.375
PHY-3002 : Step(227): len = 476752, overlap = 4.21875
PHY-3002 : Step(228): len = 478611, overlap = 3.96875
PHY-3002 : Step(229): len = 481078, overlap = 3.03125
PHY-3002 : Step(230): len = 483666, overlap = 2.6875
PHY-3002 : Step(231): len = 485092, overlap = 3
PHY-3002 : Step(232): len = 486398, overlap = 2.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00696038
PHY-3002 : Step(233): len = 488628, overlap = 3
PHY-3002 : Step(234): len = 490727, overlap = 2.3125
PHY-3002 : Step(235): len = 492582, overlap = 2.53125
PHY-3002 : Step(236): len = 495558, overlap = 1.8125
PHY-3002 : Step(237): len = 497624, overlap = 1.53125
PHY-3002 : Step(238): len = 499524, overlap = 1.84375
PHY-3002 : Step(239): len = 501644, overlap = 2.15625
PHY-3002 : Step(240): len = 502960, overlap = 2.09375
PHY-3002 : Step(241): len = 504185, overlap = 2.34375
PHY-3002 : Step(242): len = 505230, overlap = 1.40625
PHY-3002 : Step(243): len = 506052, overlap = 2.03125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0127631
PHY-3002 : Step(244): len = 506867, overlap = 1.34375
PHY-3002 : Step(245): len = 509758, overlap = 1.375
PHY-3002 : Step(246): len = 511533, overlap = 0.5625
PHY-3002 : Step(247): len = 512075, overlap = 1.0625
PHY-3002 : Step(248): len = 513530, overlap = 0.65625
PHY-3002 : Step(249): len = 515018, overlap = 0.34375
PHY-3002 : Step(250): len = 515992, overlap = 0.75
PHY-3002 : Step(251): len = 517097, overlap = 0.75
PHY-3002 : Step(252): len = 518281, overlap = 1.53125
PHY-3002 : Step(253): len = 518967, overlap = 1.0625
PHY-3002 : Step(254): len = 519750, overlap = 1.375
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.0213929
PHY-3002 : Step(255): len = 520407, overlap = 1.0625
PHY-3002 : Step(256): len = 521897, overlap = 1.34375
PHY-3002 : Step(257): len = 523155, overlap = 1
PHY-3002 : Step(258): len = 524394, overlap = 1.4375
PHY-3002 : Step(259): len = 525556, overlap = 0.9375
PHY-3002 : Step(260): len = 526815, overlap = 1.1875
PHY-3002 : Step(261): len = 527813, overlap = 0.78125
PHY-3002 : Step(262): len = 529107, overlap = 0.71875
PHY-3002 : Step(263): len = 530057, overlap = 0.4375
PHY-3002 : Step(264): len = 531167, overlap = 0.5
PHY-3002 : Step(265): len = 532065, overlap = 0.5
PHY-3002 : Step(266): len = 532661, overlap = 0.59375
PHY-3002 : Step(267): len = 533630, overlap = 1.09375
PHY-3002 : Step(268): len = 534454, overlap = 0.59375
PHY-3002 : Step(269): len = 534931, overlap = 0.9375
PHY-3002 : Step(270): len = 535471, overlap = 0.5
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 71.13 peak overflow 1.16
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.36282e+06, over cnt = 369(1%), over = 449, worst = 4
PHY-1002 : len = 1.36431e+06, over cnt = 264(0%), over = 313, worst = 4
PHY-1002 : len = 1.36457e+06, over cnt = 205(0%), over = 245, worst = 3
PHY-1002 : len = 1.36356e+06, over cnt = 149(0%), over = 178, worst = 3
PHY-1002 : len = 1.35807e+06, over cnt = 127(0%), over = 148, worst = 3
PHY-1001 : End global iterations;  1.281517s wall, 2.125000s user + 0.046875s system = 2.171875s CPU (169.5%)

PHY-1001 : Congestion index: top1 = 56.88, top5 = 47.50, top10 = 43.13, top15 = 38.75.
PHY-1001 : End incremental global routing;  2.059759s wall, 2.906250s user + 0.062500s system = 2.968750s CPU (144.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6972 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.556301s wall, 0.562500s user + 0.015625s system = 0.578125s CPU (103.9%)

OPT-1001 : 8 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 37 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 6619 has valid locations, 47 needs to be replaced
PHY-3001 : design contains 6708 instances, 5019 luts, 1511 seqs, 101 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 543525
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 32%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.33166e+06, over cnt = 374(1%), over = 454, worst = 5
PHY-1002 : len = 1.33285e+06, over cnt = 264(0%), over = 315, worst = 5
PHY-1002 : len = 1.33306e+06, over cnt = 204(0%), over = 242, worst = 4
PHY-1002 : len = 1.332e+06, over cnt = 157(0%), over = 184, worst = 4
PHY-1002 : len = 1.32715e+06, over cnt = 127(0%), over = 147, worst = 4
PHY-1001 : End global iterations;  1.294660s wall, 2.265625s user + 0.031250s system = 2.296875s CPU (177.4%)

PHY-1001 : Congestion index: top1 = 55.00, top5 = 47.50, top10 = 42.50, top15 = 38.13.
PHY-3001 : End congestion estimation;  3.190677s wall, 4.125000s user + 0.093750s system = 4.218750s CPU (132.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7011 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.709863s wall, 0.687500s user + 0.031250s system = 0.718750s CPU (101.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(271): len = 542942, overlap = 0
PHY-3002 : Step(272): len = 542942, overlap = 0
PHY-3002 : Step(273): len = 542653, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 32%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.32763e+06, over cnt = 142(0%), over = 162, worst = 4
PHY-1002 : len = 1.32768e+06, over cnt = 131(0%), over = 151, worst = 4
PHY-1002 : len = 1.32758e+06, over cnt = 122(0%), over = 142, worst = 4
PHY-1002 : len = 1.32758e+06, over cnt = 122(0%), over = 142, worst = 4
PHY-1002 : len = 1.3275e+06, over cnt = 121(0%), over = 140, worst = 4
PHY-1001 : End global iterations;  0.683122s wall, 0.828125s user + 0.031250s system = 0.859375s CPU (125.8%)

PHY-1001 : Congestion index: top1 = 55.00, top5 = 47.50, top10 = 42.50, top15 = 38.13.
PHY-3001 : End congestion estimation;  1.379003s wall, 1.515625s user + 0.031250s system = 1.546875s CPU (112.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7011 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.611546s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (99.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0145167
PHY-3002 : Step(274): len = 542596, overlap = 0.5
PHY-3002 : Step(275): len = 542596, overlap = 0.5
PHY-3001 : Final: Len = 542596, Over = 0.5
PHY-3001 : End incremental placement;  6.656620s wall, 7.828125s user + 0.562500s system = 8.390625s CPU (126.0%)

OPT-1001 : End high-fanout net optimization;  10.120548s wall, 12.218750s user + 0.640625s system = 12.859375s CPU (127.1%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.33216e+06, over cnt = 376(1%), over = 458, worst = 5
PHY-1002 : len = 1.33352e+06, over cnt = 261(0%), over = 315, worst = 5
PHY-1002 : len = 1.33365e+06, over cnt = 198(0%), over = 237, worst = 4
PHY-1002 : len = 1.33364e+06, over cnt = 159(0%), over = 192, worst = 4
PHY-1002 : len = 1.3273e+06, over cnt = 123(0%), over = 144, worst = 4
PHY-1001 : End global iterations;  1.447694s wall, 2.312500s user + 0.000000s system = 2.312500s CPU (159.7%)

PHY-1001 : Congestion index: top1 = 55.00, top5 = 47.50, top10 = 41.25, top15 = 38.75.
OPT-1001 : End congestion update;  2.228182s wall, 3.078125s user + 0.000000s system = 3.078125s CPU (138.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7011 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.439679s wall, 0.453125s user + 0.031250s system = 0.484375s CPU (110.2%)

OPT-1001 : Start: WNS 15926 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  2.687018s wall, 3.546875s user + 0.031250s system = 3.578125s CPU (133.2%)

OPT-1001 : End physical optimization;  12.819582s wall, 15.890625s user + 0.671875s system = 16.562500s CPU (129.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5019 LUT to BLE ...
SYN-4008 : Packed 5019 LUT and 624 SEQ to BLE.
SYN-4003 : Packing 887 remaining SEQ's ...
SYN-4005 : Packed 845 SEQ with LUT/SLICE
SYN-4006 : 3552 single LUT's are left
SYN-4006 : 42 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 5061/5242 primitive instances ...
PHY-3001 : End packing;  1.700713s wall, 1.578125s user + 0.031250s system = 1.609375s CPU (94.6%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 3076 instances
RUN-1001 : 1498 mslices, 1499 lslices, 37 pads, 32 brams, 3 dsps
RUN-1001 : There are total 6605 nets
RUN-1001 : 2872 nets have 2 pins
RUN-1001 : 2623 nets have [3 - 5] pins
RUN-1001 : 650 nets have [6 - 10] pins
RUN-1001 : 234 nets have [11 - 20] pins
RUN-1001 : 224 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 3074 instances, 2997 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 37%
PHY-3001 : After packing: Len = 558003, Over = 18.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 37%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.36917e+06, over cnt = 288(0%), over = 332, worst = 3
PHY-1002 : len = 1.3699e+06, over cnt = 215(0%), over = 238, worst = 3
PHY-1002 : len = 1.3698e+06, over cnt = 157(0%), over = 171, worst = 3
PHY-1002 : len = 1.36854e+06, over cnt = 117(0%), over = 124, worst = 3
PHY-1002 : len = 1.36787e+06, over cnt = 105(0%), over = 110, worst = 3
PHY-1001 : End global iterations;  1.688516s wall, 2.500000s user + 0.046875s system = 2.546875s CPU (150.8%)

PHY-1001 : Congestion index: top1 = 57.50, top5 = 47.50, top10 = 41.88, top15 = 38.13.
PHY-3001 : End congestion estimation;  4.099874s wall, 4.890625s user + 0.078125s system = 4.968750s CPU (121.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6559 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.120887s wall, 0.968750s user + 0.031250s system = 1.000000s CPU (89.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000261317
PHY-3002 : Step(276): len = 540902, overlap = 13
PHY-3002 : Step(277): len = 529178, overlap = 14.25
PHY-3002 : Step(278): len = 521339, overlap = 16.75
PHY-3002 : Step(279): len = 514008, overlap = 23
PHY-3002 : Step(280): len = 507118, overlap = 30.25
PHY-3002 : Step(281): len = 501116, overlap = 30.75
PHY-3002 : Step(282): len = 494532, overlap = 35.75
PHY-3002 : Step(283): len = 489618, overlap = 33.75
PHY-3002 : Step(284): len = 484116, overlap = 40.5
PHY-3002 : Step(285): len = 479798, overlap = 44
PHY-3002 : Step(286): len = 475785, overlap = 46.25
PHY-3002 : Step(287): len = 471867, overlap = 50
PHY-3002 : Step(288): len = 469503, overlap = 49.25
PHY-3002 : Step(289): len = 466304, overlap = 53.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000522634
PHY-3002 : Step(290): len = 478675, overlap = 36.5
PHY-3002 : Step(291): len = 482308, overlap = 31
PHY-3002 : Step(292): len = 486529, overlap = 30
PHY-3002 : Step(293): len = 490499, overlap = 29.25
PHY-3002 : Step(294): len = 495243, overlap = 25.75
PHY-3002 : Step(295): len = 498534, overlap = 22.75
PHY-3002 : Step(296): len = 502939, overlap = 19.25
PHY-3002 : Step(297): len = 505849, overlap = 20
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00102457
PHY-3002 : Step(298): len = 514642, overlap = 14.75
PHY-3002 : Step(299): len = 518241, overlap = 12.75
PHY-3002 : Step(300): len = 523075, overlap = 12
PHY-3002 : Step(301): len = 528282, overlap = 13.5
PHY-3002 : Step(302): len = 532420, overlap = 11
PHY-3002 : Step(303): len = 535496, overlap = 12
PHY-3002 : Step(304): len = 539175, overlap = 11
PHY-3002 : Step(305): len = 542790, overlap = 9.25
PHY-3002 : Step(306): len = 544574, overlap = 10.5
PHY-3002 : Step(307): len = 549201, overlap = 8.5
PHY-3002 : Step(308): len = 551190, overlap = 8.25
PHY-3002 : Step(309): len = 552451, overlap = 7.5
PHY-3002 : Step(310): len = 554361, overlap = 9.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00201233
PHY-3002 : Step(311): len = 560650, overlap = 8
PHY-3002 : Step(312): len = 562617, overlap = 7.5
PHY-3002 : Step(313): len = 565753, overlap = 7
PHY-3002 : Step(314): len = 568526, overlap = 6
PHY-3002 : Step(315): len = 570929, overlap = 5.25
PHY-3002 : Step(316): len = 573407, overlap = 7
PHY-3002 : Step(317): len = 577631, overlap = 5.5
PHY-3002 : Step(318): len = 578238, overlap = 5
PHY-3002 : Step(319): len = 579391, overlap = 6.75
PHY-3002 : Step(320): len = 580711, overlap = 9.25
PHY-3002 : Step(321): len = 580933, overlap = 10.25
PHY-3002 : Step(322): len = 581238, overlap = 9
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0038939
PHY-3002 : Step(323): len = 584485, overlap = 10
PHY-3002 : Step(324): len = 586281, overlap = 9.25
PHY-3002 : Step(325): len = 588546, overlap = 8.5
PHY-3002 : Step(326): len = 589768, overlap = 6.75
PHY-3002 : Step(327): len = 590850, overlap = 7
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00632596
PHY-3002 : Step(328): len = 592130, overlap = 6.5
PHY-3002 : Step(329): len = 594275, overlap = 7.5
PHY-3002 : Step(330): len = 595947, overlap = 7.5
PHY-3002 : Step(331): len = 596453, overlap = 7.5
PHY-3002 : Step(332): len = 596938, overlap = 7
PHY-3002 : Step(333): len = 597881, overlap = 7.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  5.386387s wall, 4.265625s user + 3.609375s system = 7.875000s CPU (146.2%)

PHY-3001 : Trial Legalized: Len = 609329
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 36%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.48895e+06, over cnt = 267(0%), over = 309, worst = 3
PHY-1002 : len = 1.48968e+06, over cnt = 192(0%), over = 215, worst = 3
PHY-1002 : len = 1.48868e+06, over cnt = 144(0%), over = 161, worst = 3
PHY-1002 : len = 1.4862e+06, over cnt = 103(0%), over = 114, worst = 3
PHY-1002 : len = 1.48291e+06, over cnt = 76(0%), over = 81, worst = 2
PHY-1001 : End global iterations;  1.638189s wall, 2.234375s user + 0.031250s system = 2.265625s CPU (138.3%)

PHY-1001 : Congestion index: top1 = 60.63, top5 = 50.00, top10 = 45.63, top15 = 40.00.
PHY-3001 : End congestion estimation;  2.422171s wall, 3.031250s user + 0.031250s system = 3.062500s CPU (126.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6559 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.629946s wall, 0.640625s user + 0.015625s system = 0.656250s CPU (104.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000590915
PHY-3002 : Step(334): len = 589663, overlap = 5.5
PHY-3002 : Step(335): len = 579308, overlap = 7
PHY-3002 : Step(336): len = 570614, overlap = 9.5
PHY-3002 : Step(337): len = 563488, overlap = 12
PHY-3002 : Step(338): len = 557235, overlap = 13
PHY-3002 : Step(339): len = 552653, overlap = 14.5
PHY-3002 : Step(340): len = 549046, overlap = 17.25
PHY-3002 : Step(341): len = 543978, overlap = 18.25
PHY-3002 : Step(342): len = 541296, overlap = 18.25
PHY-3002 : Step(343): len = 538622, overlap = 18
PHY-3002 : Step(344): len = 535285, overlap = 22
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.051803s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (120.7%)

PHY-3001 : Legalized: Len = 544161, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.021566s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (144.9%)

PHY-3001 : 2 instances has been re-located, deltaX = 0, deltaY = 2, maxDist = 1.
PHY-3001 : Final: Len = 544203, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.34594e+06, over cnt = 313(0%), over = 357, worst = 3
PHY-1002 : len = 1.34646e+06, over cnt = 238(0%), over = 270, worst = 3
PHY-1002 : len = 1.34619e+06, over cnt = 142(0%), over = 164, worst = 3
PHY-1002 : len = 1.34286e+06, over cnt = 103(0%), over = 117, worst = 3
PHY-1002 : len = 1.34149e+06, over cnt = 81(0%), over = 92, worst = 3
PHY-1001 : End global iterations;  1.561225s wall, 2.218750s user + 0.109375s system = 2.328125s CPU (149.1%)

PHY-1001 : Congestion index: top1 = 60.00, top5 = 51.25, top10 = 45.63, top15 = 41.88.
PHY-1001 : End incremental global routing;  2.302258s wall, 2.937500s user + 0.109375s system = 3.046875s CPU (132.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6559 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.636966s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (107.9%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 37 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3031 has valid locations, 5 needs to be replaced
PHY-3001 : design contains 3078 instances, 3001 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 545092
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 37%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.34614e+06, over cnt = 314(0%), over = 358, worst = 3
PHY-1002 : len = 1.34665e+06, over cnt = 240(0%), over = 272, worst = 3
PHY-1002 : len = 1.34638e+06, over cnt = 144(0%), over = 166, worst = 3
PHY-1002 : len = 1.34305e+06, over cnt = 104(0%), over = 118, worst = 3
PHY-1002 : len = 1.34232e+06, over cnt = 83(0%), over = 94, worst = 3
PHY-1001 : End global iterations;  1.438840s wall, 2.312500s user + 0.015625s system = 2.328125s CPU (161.8%)

PHY-1001 : Congestion index: top1 = 60.63, top5 = 51.25, top10 = 45.63, top15 = 41.25.
PHY-3001 : End congestion estimation;  3.580972s wall, 4.421875s user + 0.046875s system = 4.468750s CPU (124.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6562 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.664208s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (103.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(345): len = 544776, overlap = 0
PHY-3002 : Step(346): len = 544776, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 37%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.34223e+06, over cnt = 86(0%), over = 97, worst = 3
PHY-1002 : len = 1.34225e+06, over cnt = 85(0%), over = 96, worst = 3
PHY-1002 : len = 1.34193e+06, over cnt = 79(0%), over = 89, worst = 3
PHY-1002 : len = 1.34173e+06, over cnt = 76(0%), over = 85, worst = 3
PHY-1002 : len = 1.34166e+06, over cnt = 75(0%), over = 84, worst = 3
PHY-1001 : End global iterations;  0.732086s wall, 0.781250s user + 0.015625s system = 0.796875s CPU (108.8%)

PHY-1001 : Congestion index: top1 = 60.63, top5 = 51.25, top10 = 45.63, top15 = 41.25.
PHY-3001 : End congestion estimation;  1.432455s wall, 1.484375s user + 0.015625s system = 1.500000s CPU (104.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6562 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.587731s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (98.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000295157
PHY-3002 : Step(347): len = 544815, overlap = 0.5
PHY-3002 : Step(348): len = 544815, overlap = 0.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013619s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (114.7%)

PHY-3001 : Legalized: Len = 544828, Over = 0
PHY-3001 : End spreading;  0.029383s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (159.5%)

PHY-3001 : Final: Len = 544828, Over = 0
PHY-3001 : End incremental placement;  6.866340s wall, 8.000000s user + 0.343750s system = 8.343750s CPU (121.5%)

OPT-1001 : End high-fanout net optimization;  11.190560s wall, 13.000000s user + 0.468750s system = 13.468750s CPU (120.4%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.3459e+06, over cnt = 313(0%), over = 357, worst = 3
PHY-1002 : len = 1.34642e+06, over cnt = 238(0%), over = 270, worst = 3
PHY-1002 : len = 1.34615e+06, over cnt = 142(0%), over = 164, worst = 3
PHY-1002 : len = 1.34282e+06, over cnt = 103(0%), over = 117, worst = 3
PHY-1002 : len = 1.34145e+06, over cnt = 81(0%), over = 92, worst = 3
PHY-1001 : End global iterations;  1.344356s wall, 2.062500s user + 0.031250s system = 2.093750s CPU (155.7%)

PHY-1001 : Congestion index: top1 = 60.00, top5 = 51.25, top10 = 45.63, top15 = 41.25.
OPT-1001 : End congestion update;  2.228619s wall, 2.953125s user + 0.031250s system = 2.984375s CPU (133.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6562 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.451735s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (100.3%)

OPT-1001 : Start: WNS 16635 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  2.680562s wall, 3.406250s user + 0.031250s system = 3.437500s CPU (128.2%)

OPT-1001 : End physical optimization;  13.881538s wall, 16.421875s user + 0.531250s system = 16.953125s CPU (122.1%)

RUN-1003 : finish command "place" in  82.986995s wall, 135.296875s user + 19.812500s system = 155.109375s CPU (186.9%)

RUN-1004 : used memory is 768 MB, reserved memory is 788 MB, peak memory is 841 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_place.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        37
  #input                    9
  #output                  18
  #inout                   10

Utilization Statistics
#lut                     5621   out of  19600   28.68%
#reg                     1514   out of  19600    7.72%
#le                      5663
  #lut only              4149   out of   5663   73.27%
  #reg only                42   out of   5663    0.74%
  #lut&reg               1472   out of   5663   25.99%
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       37   out of    188   19.68%
  #ireg                     0
  #oreg                     9
  #treg                     0
#pll                        1   out of      4   25.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    Col[3]         INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
    Col[2]         INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
    Col[1]         INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
    Col[0]         INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
     RSTn          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
     RXD_1         INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
   SPI_MISO        INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
     SWCLK         INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
  System_clk       INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
    LED[7]        OUTPUT        H16        LVCMOS33           8            N/A        NONE    
    LED[6]        OUTPUT         E2        LVCMOS33           8            N/A        NONE    
    LED[5]        OUTPUT         M7        LVCMOS33           8            N/A        NONE    
    LED[4]        OUTPUT        B15        LVCMOS33           8            N/A        NONE    
    LED[3]        OUTPUT        R15        LVCMOS33           8            N/A        NONE    
    LED[2]        OUTPUT        M16        LVCMOS33           8            N/A        NONE    
    LED[1]        OUTPUT        M15        LVCMOS33           8            N/A        NONE    
    LED[0]        OUTPUT         L1        LVCMOS33           8            N/A        NONE    
  QN_IIC_SCL      OUTPUT         P7        LVCMOS33           8            NONE       OREG    
  QN_REF24MHz     OUTPUT         B2        LVCMOS33           8            N/A        NONE    
    Row[3]        OUTPUT         D9        LVCMOS33           8            NONE       OREG    
    Row[2]        OUTPUT         F9        LVCMOS33           8            NONE       OREG    
    Row[1]        OUTPUT        C10        LVCMOS33           8            NONE       OREG    
    Row[0]        OUTPUT        E10        LVCMOS33           8            NONE       OREG    
    SPI_CLK       OUTPUT        D14        LVCMOS33           8            NONE       OREG    
    SPI_CS        OUTPUT        E15        LVCMOS33           8            NONE       OREG    
   SPI_MOSI       OUTPUT        F14        LVCMOS33           8            NONE       OREG    
     TXD_1        OUTPUT        D12        LVCMOS33           8            NONE       NONE    
     IO[7]         INOUT        F16        LVCMOS33           8           PULLUP      NONE    
     IO[6]         INOUT        E16        LVCMOS33           8           PULLUP      NONE    
     IO[5]         INOUT        E13        LVCMOS33           8           PULLUP      NONE    
     IO[4]         INOUT        C16        LVCMOS33           8           PULLUP      NONE    
     IO[3]         INOUT        C15        LVCMOS33           8           PULLUP      NONE    
     IO[2]         INOUT        B16        LVCMOS33           8           PULLUP      NONE    
     IO[1]         INOUT        F15        LVCMOS33           8           PULLUP      NONE    
     IO[0]         INOUT        D16        LVCMOS33           8           PULLUP      NONE    
  QN_IIC_SDA       INOUT         L8        LVCMOS33           8           PULLUP      OREG    
     SWDIO         INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |5663  |5532   |89     |1523   |32     |3      |
+----------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 3080 instances
RUN-1001 : 1502 mslices, 1499 lslices, 37 pads, 32 brams, 3 dsps
RUN-1001 : There are total 6608 nets
RUN-1001 : 2872 nets have 2 pins
RUN-1001 : 2620 nets have [3 - 5] pins
RUN-1001 : 650 nets have [6 - 10] pins
RUN-1001 : 240 nets have [11 - 20] pins
RUN-1001 : 224 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.3459e+06, over cnt = 313(0%), over = 357, worst = 3
PHY-1002 : len = 1.34642e+06, over cnt = 238(0%), over = 270, worst = 3
PHY-1002 : len = 1.34443e+06, over cnt = 134(0%), over = 152, worst = 3
PHY-1002 : len = 1.33829e+06, over cnt = 92(0%), over = 106, worst = 3
PHY-1002 : len = 1.29315e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.365040s wall, 2.015625s user + 0.031250s system = 2.046875s CPU (149.9%)

PHY-1001 : Congestion index: top1 = 58.75, top5 = 49.38, top10 = 43.13, top15 = 40.00.
PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6562 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 699 to 5
PHY-1001 : End pin swap;  0.616092s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (101.4%)

PHY-1001 : End global routing;  4.790768s wall, 5.437500s user + 0.046875s system = 5.484375s CPU (114.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 77232, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.175797s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (97.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 93448, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 0.688692s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (99.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 93448, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.009434s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (331.2%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 97% nets.
PHY-1002 : len = 997080, over cnt = 642(0%), over = 646, worst = 2
PHY-1001 : End Routed; 51.014308s wall, 76.843750s user + 1.234375s system = 78.078125s CPU (153.1%)

PHY-1001 : Update timing.....
PHY-1001 : 0/6447(0%) critical/total net(s), WNS 7.221ns, TNS 0.000ns, False end point 0.
PHY-1001 : End update timing;  2.048393s wall, 2.046875s user + 0.000000s system = 2.046875s CPU (99.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 997736, over cnt = 226(0%), over = 227, worst = 2
PHY-1001 : End DR Iter 1; 1.418675s wall, 2.078125s user + 0.000000s system = 2.078125s CPU (146.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 999736, over cnt = 74(0%), over = 74, worst = 1
PHY-1001 : End DR Iter 2; 0.610685s wall, 0.796875s user + 0.000000s system = 0.796875s CPU (130.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 1.00077e+06, over cnt = 16(0%), over = 16, worst = 1
PHY-1001 : End DR Iter 3; 0.231323s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (101.3%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 1.00114e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 4; 0.108467s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (115.2%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 1.00114e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 1.00114e+06
PHY-1001 : End DR Iter 5; 0.082703s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (94.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  68.309011s wall, 94.578125s user + 1.562500s system = 96.140625s CPU (140.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  73.778357s wall, 100.546875s user + 1.625000s system = 102.171875s CPU (138.5%)

RUN-1004 : used memory is 947 MB, reserved memory is 959 MB, peak memory is 1338 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        37
  #input                    9
  #output                  18
  #inout                   10

Utilization Statistics
#lut                     5621   out of  19600   28.68%
#reg                     1514   out of  19600    7.72%
#le                      5663
  #lut only              4149   out of   5663   73.27%
  #reg only                42   out of   5663    0.74%
  #lut&reg               1472   out of   5663   25.99%
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       37   out of    188   19.68%
  #ireg                     0
  #oreg                     9
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       6   out of     16   37.50%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    Col[3]         INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
    Col[2]         INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
    Col[1]         INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
    Col[0]         INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
     RSTn          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
     RXD_1         INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
   SPI_MISO        INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
     SWCLK         INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
  System_clk       INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
    LED[7]        OUTPUT        H16        LVCMOS33           8            N/A        NONE    
    LED[6]        OUTPUT         E2        LVCMOS33           8            N/A        NONE    
    LED[5]        OUTPUT         M7        LVCMOS33           8            N/A        NONE    
    LED[4]        OUTPUT        B15        LVCMOS33           8            N/A        NONE    
    LED[3]        OUTPUT        R15        LVCMOS33           8            N/A        NONE    
    LED[2]        OUTPUT        M16        LVCMOS33           8            N/A        NONE    
    LED[1]        OUTPUT        M15        LVCMOS33           8            N/A        NONE    
    LED[0]        OUTPUT         L1        LVCMOS33           8            N/A        NONE    
  QN_IIC_SCL      OUTPUT         P7        LVCMOS33           8            NONE       OREG    
  QN_REF24MHz     OUTPUT         B2        LVCMOS33           8            N/A        NONE    
    Row[3]        OUTPUT         D9        LVCMOS33           8            NONE       OREG    
    Row[2]        OUTPUT         F9        LVCMOS33           8            NONE       OREG    
    Row[1]        OUTPUT        C10        LVCMOS33           8            NONE       OREG    
    Row[0]        OUTPUT        E10        LVCMOS33           8            NONE       OREG    
    SPI_CLK       OUTPUT        D14        LVCMOS33           8            NONE       OREG    
    SPI_CS        OUTPUT        E15        LVCMOS33           8            NONE       OREG    
   SPI_MOSI       OUTPUT        F14        LVCMOS33           8            NONE       OREG    
     TXD_1        OUTPUT        D12        LVCMOS33           8            NONE       NONE    
     IO[7]         INOUT        F16        LVCMOS33           8           PULLUP      NONE    
     IO[6]         INOUT        E16        LVCMOS33           8           PULLUP      NONE    
     IO[5]         INOUT        E13        LVCMOS33           8           PULLUP      NONE    
     IO[4]         INOUT        C16        LVCMOS33           8           PULLUP      NONE    
     IO[3]         INOUT        C15        LVCMOS33           8           PULLUP      NONE    
     IO[2]         INOUT        B16        LVCMOS33           8           PULLUP      NONE    
     IO[1]         INOUT        F15        LVCMOS33           8           PULLUP      NONE    
     IO[0]         INOUT        D16        LVCMOS33           8           PULLUP      NONE    
  QN_IIC_SDA       INOUT         L8        LVCMOS33           8           PULLUP      OREG    
     SWDIO         INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |5663  |5532   |89     |1523   |32     |3      |
+----------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       2832  
    #2         2       1708  
    #3         3       470   
    #4         4       442   
    #5        5-10     687   
    #6       11-50     407   
    #7       51-100     17   
  Average     3.68           

RUN-1002 : start command "export_db CortexM0_SOC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_pr.db" in  4.600528s wall, 4.343750s user + 0.203125s system = 4.546875s CPU (98.8%)

RUN-1004 : used memory is 948 MB, reserved memory is 959 MB, peak memory is 1338 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 32038, tnet num: 6562, tinst num: 3078, tnode num: 36358, tedge num: 53673.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.250660s wall, 1.281250s user + 0.015625s system = 1.296875s CPU (103.7%)

RUN-1004 : used memory is 948 MB, reserved memory is 960 MB, peak memory is 1338 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net Pwm_CLK will be merged with clock CLK_gen/clk0_buf
PHY-1001 : net QN_REF24MHz_pad will be routed on clock mesh
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : net clk will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 6562 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 2. Number of clock nets = 6 (4 unconstrainted).
TMR-5009 WARNING: No clock constraint on 4 clock net(s): 
	LED_Interface/light_clk
	Pwm_CLK
	QN_REF24MHz_pad
	u_logic/SWCLKTCK_pad
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SOC_phy.timing, timing summary in CortexM0_SOC_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing" in  3.260254s wall, 3.140625s user + 0.125000s system = 3.265625s CPU (100.2%)

RUN-1004 : used memory is 1373 MB, reserved memory is 1386 MB, peak memory is 1373 MB
RUN-1002 : start command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:101000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 3080
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 6608, pip num: 78763
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 2875 valid insts, and 212691 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file CortexM0_SOC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:101000000000000000000000" in  17.318850s wall, 107.437500s user + 0.265625s system = 107.703125s CPU (621.9%)

RUN-1004 : used memory is 1477 MB, reserved memory is 1481 MB, peak memory is 1592 MB
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1322, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  3.147093s wall, 2.890625s user + 0.296875s system = 3.187500s CPU (101.3%)

RUN-1004 : used memory is 301 MB, reserved memory is 1590 MB, peak memory is 1592 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.045179s wall, 0.656250s user + 0.171875s system = 0.828125s CPU (11.8%)

RUN-1004 : used memory is 331 MB, reserved memory is 1622 MB, peak memory is 1592 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  10.784878s wall, 3.750000s user + 0.484375s system = 4.234375s CPU (39.3%)

RUN-1004 : used memory is 290 MB, reserved memory is 1580 MB, peak memory is 1592 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 51 in ../rtl/CortexM0_SoC.v(72)
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 51 in ../rtl/CortexM0_SoC.v(72)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(132)
HDL-1007 : elaborate module CortexM0_SoC in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module Keyboard in ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v(1)
HDL-1007 : elaborate module PLL in ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v(26)
HDL-1007 : elaborate module EG_LOGIC_BUFG in E:/TD/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",FBCLK_DIV=4,CLKC0_DIV=6,CLKC1_DIV=50,CLKC2_DIV=75,CLKC3_DIV=50,CLKC4_DIV=48,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",CLKC4_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=5,CLKC1_CPHASE=49,CLKC2_CPHASE=74,CLKC3_CPHASE=49,CLKC4_CPHASE=47,GMC_GAIN=4,ICP_CURRENT=13,KVCO=4,LPF_CAPACITOR=1,LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in E:/TD/arch/eagle_macro.v(930)
HDL-1007 : elaborate module cortexm0ds_logic in ../rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../rtl/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(473)
HDL-1007 : elaborate module AHBlite_LED in ../rtl/AHBlite_LED.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(530)
HDL-1007 : elaborate module AHBlite_UART in ../rtl/AHBlite_UART.v(1)
HDL-1007 : elaborate module AHBlite_Matrix_Key in ../rtl/AHBlite_Matrix_Key.v(1)
HDL-1007 : elaborate module AHBlite_QN8027_IIC in ../rtl/AHBlite_QN8027_IIC.v(1)
HDL-1007 : elaborate module AHBlite_SPI in ../rtl/AHBlite_SPI.v(1)
HDL-1007 : elaborate module AHBlite_GPIO in ../rtl/GPIO_IO.v(1)
HDL-1007 : elaborate module clkuart_pwm in ../rtl/clkuart_pwm.v(2)
HDL-1007 : elaborate module UART_RX in ../rtl/UART_RX.v(1)
HDL-1007 : elaborate module UART_TX in ../rtl/UART_TX.v(1)
HDL-1007 : elaborate module FIFO in ../rtl/FIFO.v(3)
HDL-1007 : elaborate module Block_RAM in ../rtl/Block_RAM.v(1)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  5.259069s wall, 5.218750s user + 0.171875s system = 5.390625s CPU (102.5%)

RUN-1004 : used memory is 543 MB, reserved memory is 753 MB, peak memory is 1592 MB
GUI-5004 WARNING: LED[7] has not been assigned location ...
GUI-5004 WARNING: LED[6] has not been assigned location ...
GUI-5004 WARNING: LED[5] has not been assigned location ...
GUI-5004 WARNING: LED[4] has not been assigned location ...
GUI-5004 WARNING: LED[3] has not been assigned location ...
GUI-5004 WARNING: LED[2] has not been assigned location ...
GUI-5004 WARNING: LED[1] has not been assigned location ...
GUI-5004 WARNING: LED[0] has not been assigned location ...
GUI-5004 WARNING: QN_REF24MHz has not been assigned location ...
GUI-5004 WARNING: SPI_IRQ has not been assigned location ...
GUI-5004 WARNING: key[7] has not been assigned location ...
GUI-5004 WARNING: key[6] has not been assigned location ...
GUI-5004 WARNING: key[5] has not been assigned location ...
GUI-5004 WARNING: key[4] has not been assigned location ...
GUI-5004 WARNING: key[3] has not been assigned location ...
GUI-5004 WARNING: key[2] has not been assigned location ...
GUI-5004 WARNING: key[1] has not been assigned location ...
GUI-5004 WARNING: key[0] has not been assigned location ...
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map Pull Type on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map Diff Resistor on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map InDelay on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map OutDelay on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map Pull Type on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map Diff Resistor on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map InDelay on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map OutDelay on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map Pull Type on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map Diff Resistor on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map InDelay on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map OutDelay on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map Pull Type on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map Diff Resistor on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map InDelay on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map OutDelay on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map Pull Type on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map Diff Resistor on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map InDelay on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map OutDelay on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map Pull Type on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map Diff Resistor on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map InDelay on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map OutDelay on pad 0.
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-5007 WARNING: 'clk' is already implicitly declared on line 51 in ../rtl/CortexM0_SoC.v(72)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v
HDL-1007 : analyze verilog file ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(132)
HDL-1007 : elaborate module CortexM0_SoC in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module Keyboard in ../../ARM_Cortex-M0-main/SD_card/SD_card/rtl/Keyboard.v(1)
HDL-1007 : elaborate module PLL in ../../ARM_Cortex-M0-main/SD_card/SD_card/prj/al_ip/PLL.v(26)
HDL-1007 : elaborate module EG_LOGIC_BUFG in E:/TD/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",FBCLK_DIV=4,CLKC0_DIV=6,CLKC1_DIV=50,CLKC2_DIV=75,CLKC3_DIV=50,CLKC4_DIV=48,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",CLKC4_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=5,CLKC1_CPHASE=49,CLKC2_CPHASE=74,CLKC3_CPHASE=49,CLKC4_CPHASE=47,GMC_GAIN=4,ICP_CURRENT=13,KVCO=4,LPF_CAPACITOR=1,LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in E:/TD/arch/eagle_macro.v(930)
HDL-1007 : elaborate module cortexm0ds_logic in ../rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../rtl/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(473)
HDL-1007 : elaborate module AHBlite_LED in ../rtl/AHBlite_LED.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(530)
HDL-1007 : elaborate module AHBlite_UART in ../rtl/AHBlite_UART.v(1)
HDL-1007 : elaborate module AHBlite_Matrix_Key in ../rtl/AHBlite_Matrix_Key.v(1)
HDL-1007 : elaborate module AHBlite_QN8027_IIC in ../rtl/AHBlite_QN8027_IIC.v(1)
HDL-1007 : elaborate module AHBlite_SPI in ../rtl/AHBlite_SPI.v(1)
HDL-1007 : elaborate module AHBlite_GPIO in ../rtl/GPIO_IO.v(1)
HDL-1007 : elaborate module clkuart_pwm in ../rtl/clkuart_pwm.v(2)
HDL-1007 : elaborate module UART_RX in ../rtl/UART_RX.v(1)
HDL-1007 : elaborate module UART_TX in ../rtl/UART_TX.v(1)
HDL-1007 : elaborate module FIFO in ../rtl/FIFO.v(3)
HDL-1007 : elaborate module Block_RAM in ../rtl/Block_RAM.v(1)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  6.408202s wall, 6.640625s user + 0.359375s system = 7.000000s CPU (109.2%)

RUN-1004 : used memory is 561 MB, reserved memory is 768 MB, peak memory is 1592 MB
GUI-5004 WARNING: IO[7] has not been assigned location ...
GUI-5004 WARNING: IO[6] has not been assigned location ...
GUI-5004 WARNING: IO[5] has not been assigned location ...
GUI-5004 WARNING: IO[4] has not been assigned location ...
GUI-5004 WARNING: IO[3] has not been assigned location ...
GUI-5004 WARNING: IO[2] has not been assigned location ...
GUI-5004 WARNING: QN_REF24MHz has not been assigned location ...
GUI-5004 WARNING: key[7] has not been assigned location ...
GUI-5004 WARNING: key[6] has not been assigned location ...
GUI-5004 WARNING: key[5] has not been assigned location ...
GUI-5004 WARNING: key[4] has not been assigned location ...
GUI-5004 WARNING: key[3] has not been assigned location ...
GUI-5004 WARNING: key[2] has not been assigned location ...
GUI-5004 WARNING: key[1] has not been assigned location ...
GUI-5004 WARNING: key[0] has not been assigned location ...
GUI-5004 WARNING: IO[7] has not been assigned location ...
GUI-5004 WARNING: IO[6] has not been assigned location ...
GUI-5004 WARNING: IO[5] has not been assigned location ...
GUI-5004 WARNING: IO[4] has not been assigned location ...
GUI-5004 WARNING: IO[3] has not been assigned location ...
GUI-5004 WARNING: IO[2] has not been assigned location ...
GUI-5004 WARNING: QN_REF24MHz has not been assigned location ...
GUI-5004 WARNING: key[7] has not been assigned location ...
GUI-5004 WARNING: key[6] has not been assigned location ...
GUI-5004 WARNING: key[5] has not been assigned location ...
GUI-5004 WARNING: key[4] has not been assigned location ...
GUI-5004 WARNING: key[3] has not been assigned location ...
GUI-5004 WARNING: key[2] has not been assigned location ...
GUI-5004 WARNING: key[1] has not been assigned location ...
GUI-5004 WARNING: key[0] has not been assigned location ...
Oops! 'Signal Segmentation Violation' raised. The backtrace:
[bt] (4)_chkstk
[bt] (5)RtlRestoreContext
[bt] (6)KiUserExceptionDispatcher
[bt] (7)QComboBox::findData
[bt] (8)QComboBox::findText
[bt] (11)QMetaObject::activate
[bt] (12)QAbstractButton::clicked
[bt] (13)QAbstractButton::click
[bt] (14)QAbstractButton::mouseReleaseEvent
[bt] (15)QWidget::event
[bt] (16)QApplicationPrivate::notify_helper
[bt] (17)QApplication::notify
[bt] (18)QCoreApplication::notifyInternal2
[bt] (19)QApplicationPrivate::sendMouseEvent
[bt] (20)QSizePolicy::QSizePolicy
[bt] (21)QSizePolicy::QSizePolicy
[bt] (22)QApplicationPrivate::notify_helper
[bt] (23)QApplication::notify
[bt] (24)QCoreApplication::notifyInternal2
[bt] (25)QGuiApplicationPrivate::processMouseEvent
[bt] (26)QWindowSystemInterface::sendWindowSystemEvents
[bt] (27)QEventDispatcherWin32::processEvents
[bt] (28)CallWindowProcW
[bt] (29)DispatchMessageW
[bt] (30)QEventDispatcherWin32::processEvents
[bt] (31)qt_plugin_query_metadata
[bt] (32)QEventLoop::exec
[bt] (33)QCoreApplication::exec
[bt] (37)BaseThreadInitThunk
[bt] (38)RtlUserThreadStart

