
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 792849                       # Simulator instruction rate (inst/s)
host_mem_usage                              201485268                       # Number of bytes of host memory used
host_op_rate                                   918756                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3464.63                       # Real time elapsed on the host
host_tick_rate                              298243656                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2746931621                       # Number of instructions simulated
sim_ops                                    3183151928                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.033305                       # Number of seconds simulated
sim_ticks                                1033304676515                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    41                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1795524                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3591034                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 139457914                       # Number of branches fetched
system.switch_cpus.committedInsts           746931620                       # Number of instructions committed
system.switch_cpus.committedOps             865142979                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               2477948864                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         2477948864                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    245470014                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    240022915                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    106141393                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            24557950                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses     725990819                       # Number of integer alu accesses
system.switch_cpus.num_int_insts            725990819                       # number of integer instructions
system.switch_cpus.num_int_register_reads   1203689969                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes    625165391                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           162320371                       # Number of load instructions
system.switch_cpus.num_mem_refs             282724309                       # number of memory refs
system.switch_cpus.num_store_insts          120403938                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses     101314258                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts            101314258                       # number of vector instructions
system.switch_cpus.num_vec_register_reads    126230937                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes     74227615                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu         499076676     57.69%     57.69% # Class of executed instruction
system.switch_cpus.op_class::IntMult         25841953      2.99%     60.67% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     60.67% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd        11320907      1.31%     61.98% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp         7489806      0.87%     62.85% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt         3081833      0.36%     63.20% # Class of executed instruction
system.switch_cpus.op_class::FloatMult       10213294      1.18%     64.39% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc     12290150      1.42%     65.81% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv         1719474      0.20%     66.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc       10661200      1.23%     67.24% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     67.24% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     67.24% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     67.24% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu           680864      0.08%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc           42554      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::MemRead        162320371     18.76%     86.08% # Class of executed instruction
system.switch_cpus.op_class::MemWrite       120403938     13.92%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total          865143020                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests           18                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2663937                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       172247                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5327874                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         172247                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1784592                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       749015                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1046491                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10936                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10936                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1784592                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      2679750                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      2706812                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      5386562                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5386562                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    161665792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    164035712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    325701504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               325701504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1795528                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1795528    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1795528                       # Request fanout histogram
system.membus.reqLayer0.occupancy          5565474223                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          5671750517                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy        17098205690                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2646788                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1685541                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2809400                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            17149                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           17149                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2646788                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      7991811                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7991811                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    460859264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              460859264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1831004                       # Total snoops (count)
system.tol2bus.snoopTraffic                  95873920                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4494941                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.038324                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.191978                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4322676     96.17%     96.17% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 172265      3.83%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4494941                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3783848826                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5554308645                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.data    114336768                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         114336768                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     47329024                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       47329024                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.data       893256                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             893256                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       369758                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            369758                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.data    110651554                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            110651554                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      45803552                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            45803552                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      45803552                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    110651554                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           156455105                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    739516.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   1771774.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000388838684                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        41828                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        41828                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            3284528                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            698155                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     893256                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    369758                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  1786512                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  739516                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                 14738                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            88116                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            58748                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            59403                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            55376                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4            61440                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            59516                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           197530                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7            67775                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            89638                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           178452                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          204073                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          163602                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          145818                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          103979                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          112421                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          125887                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            36858                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            33326                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            33241                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            32024                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            31278                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            36300                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            32298                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            38348                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            45746                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9           121506                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           65016                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           55368                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           57200                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           35538                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           38350                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           47096                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.16                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 40268752438                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                8858870000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            73489514938                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    22727.93                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               41477.93                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                  954431                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 383106                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                53.87                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               51.80                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              1786512                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              739516                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 886166                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 885608                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 34717                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 34975                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 41750                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 41796                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 41845                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 41847                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 41838                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 41833                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 41837                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 41847                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 41849                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 41898                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 41911                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 41896                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 41873                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 41828                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 41828                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 41828                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                   303                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      1173719                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   136.931991                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   130.709961                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    53.528417                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        66811      5.69%      5.69% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      1022565     87.12%     92.81% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        65401      5.57%     98.39% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        13422      1.14%     99.53% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         3824      0.33%     99.86% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         1214      0.10%     99.96% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895          358      0.03%     99.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023           89      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151           35      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      1173719                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        41828                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     42.358229                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    40.212143                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    13.497656                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-11            19      0.05%      0.05% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-15          168      0.40%      0.45% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-19          616      1.47%      1.92% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-23         1376      3.29%      5.21% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27         2589      6.19%     11.40% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31         3873      9.26%     20.66% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35         4695     11.22%     31.88% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39         5136     12.28%     44.16% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43         5016     11.99%     56.15% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47         4432     10.60%     66.75% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51         3778      9.03%     75.78% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55         3089      7.39%     83.17% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59         2244      5.36%     88.53% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63         1634      3.91%     92.44% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67         1193      2.85%     95.29% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71          732      1.75%     97.04% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75          475      1.14%     98.18% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::76-79          310      0.74%     98.92% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-83          194      0.46%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::84-87          114      0.27%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-91           66      0.16%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::92-95           31      0.07%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-99           24      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::100-103           13      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-107            6      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::108-111            5      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        41828                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        41828                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.679377                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.662167                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.761851                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            6860     16.40%     16.40% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             250      0.60%     17.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           34317     82.04%     99.04% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             247      0.59%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20             152      0.36%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22               2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        41828                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             113393536                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                 943232                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               47327552                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              114336768                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            47329024                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      109.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       45.80                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   110.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    45.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        1.22                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.86                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.36                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1033301221026                       # Total gap between requests
system.mem_ctrls0.avgGap                    818123.33                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    113393536                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     47327552                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.data 109738723.318701550364                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 45802126.977321356535                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      1786512                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       739516                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  73489514938                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 23962316552243                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     41135.75                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  32402701.97                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   53.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          5200804560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          2764270410                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         8024431800                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        2431580400                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    356562948810                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     96522469920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      553074151020                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       535.247893                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 247593528671                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 751207067844                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          3179627640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          1689993195                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         4626034560                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        1428573060                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    317577680250                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    129353643840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      539423197665                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       522.036927                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 333178050621                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 665622545894                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.data    115490816                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         115490816                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     48544896                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       48544896                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.data       902272                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             902272                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       379257                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            379257                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.data    111768405                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            111768405                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      46980234                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            46980234                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      46980234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    111768405                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           158748640                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    758512.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   1789511.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000401446708                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        42864                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        42864                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            3320704                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            716131                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     902272                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    379257                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  1804544                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  758514                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                 15033                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            87230                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            56527                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            64917                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            64835                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            57738                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            57581                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           195430                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            64626                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            86284                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           181701                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          212011                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          177173                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          139386                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          103273                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          111290                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          129509                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            34690                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            31414                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            39235                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            40802                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            40422                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            35774                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            37608                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            31426                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            42960                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9           120136                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           70620                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           53684                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           46724                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           39034                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           36558                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           57408                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.15                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 40701799498                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                8947555000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            74255130748                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    22744.65                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               41494.65                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  964741                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 392446                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                53.91                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               51.74                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              1804544                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              758514                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 895081                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 894430                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 35858                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 36144                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 42800                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 42854                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 42876                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 42878                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 42874                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 42873                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 42877                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 42878                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 42885                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 42941                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 42961                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 42951                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 42916                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 42865                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 42864                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 42864                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                   338                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      1190811                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   136.941375                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   130.683781                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    53.566955                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        68742      5.77%      5.77% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      1035883     86.99%     92.76% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        66996      5.63%     98.39% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        13600      1.14%     99.53% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         3927      0.33%     99.86% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         1204      0.10%     99.96% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895          330      0.03%     99.99% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023           98      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151           31      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      1190811                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        42864                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     41.748297                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    39.637033                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    13.309356                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-11            19      0.04%      0.04% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-15          171      0.40%      0.44% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-19          669      1.56%      2.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-23         1634      3.81%      5.82% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27         2780      6.49%     12.30% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31         3935      9.18%     21.48% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35         4959     11.57%     33.05% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39         5481     12.79%     45.84% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43         5250     12.25%     58.09% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47         4508     10.52%     68.60% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51         3916      9.14%     77.74% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55         2892      6.75%     84.49% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59         2087      4.87%     89.35% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63         1614      3.77%     93.12% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67         1084      2.53%     95.65% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71          739      1.72%     97.37% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75          462      1.08%     98.45% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::76-79          269      0.63%     99.08% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-83          165      0.38%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::84-87          104      0.24%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-91           48      0.11%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::92-95           36      0.08%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-99           18      0.04%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::100-103           12      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-107            5      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::108-111            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-115            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::116-119            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-123            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        42864                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        42864                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.695385                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.678600                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.752720                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            6727     15.69%     15.69% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             272      0.63%     16.33% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           35399     82.58%     98.91% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             267      0.62%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20             195      0.45%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21               4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        42864                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             114528704                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                 962112                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               48543680                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              115490816                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            48544896                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      110.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       46.98                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   111.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    46.98                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        1.23                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.87                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.37                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1033300286946                       # Total gap between requests
system.mem_ctrls1.avgGap                    806302.70                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    114528704                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     48543680                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.data 110837303.462390199304                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 46979057.680956229568                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      1804544                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       758514                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  74255130748                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 23948329957315                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     41148.97                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  31572693.39                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   53.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          5238161040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          2784129645                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         8144076780                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        2438387280                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    358395733650                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     94980792000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      553548925515                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       535.707365                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 243598347573                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 755202248942                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          3264286620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          1734998100                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         4633031760                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        1520956620                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    319620149280                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    127632999360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      539974066860                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       522.570041                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 328689296836                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 670111299679                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       868409                       # number of demand (read+write) hits
system.l2.demand_hits::total                   868409                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       868409                       # number of overall hits
system.l2.overall_hits::total                  868409                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      1795528                       # number of demand (read+write) misses
system.l2.demand_misses::total                1795528                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      1795528                       # number of overall misses
system.l2.overall_misses::total               1795528                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 165112571970                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     165112571970                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 165112571970                       # number of overall miss cycles
system.l2.overall_miss_latency::total    165112571970                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      2663937                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2663937                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2663937                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2663937                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.674013                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.674013                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.674013                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.674013                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 91957.670373                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91957.670373                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 91957.670373                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91957.670373                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              749015                       # number of writebacks
system.l2.writebacks::total                    749015                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      1795528                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1795528                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      1795528                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1795528                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 149757807119                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 149757807119                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 149757807119                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 149757807119                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.674013                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.674013                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.674013                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.674013                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 83405.999304                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83405.999304                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 83405.999304                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83405.999304                       # average overall mshr miss latency
system.l2.replacements                        1831004                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       936526                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           936526                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       936526                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       936526                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       136749                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        136749                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         6213                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6213                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        10936                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               10936                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   1022106198                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1022106198                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        17149                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             17149                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.637705                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.637705                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 93462.527249                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93462.527249                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        10936                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          10936                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    928592555                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    928592555                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.637705                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.637705                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 84911.535753                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84911.535753                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       862196                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            862196                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      1784592                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1784592                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 164090465772                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 164090465772                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2646788                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2646788                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.674248                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.674248                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 91948.448593                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91948.448593                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      1784592                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1784592                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 148829214564                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 148829214564                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.674248                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.674248                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 83396.773360                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83396.773360                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          512                       # Cycle average of tags in use
system.l2.tags.total_refs                     5192903                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1831516                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.835303                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      10.865186                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.128671                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   501.006143                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.021221                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000251                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.978528                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          165                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          301                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  87076700                       # Number of tag accesses
system.l2.tags.data_accesses                 87076700                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    966695323485                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1033304676515                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000204394                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    746931662                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2747136056                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000204394                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    746931662                       # number of overall hits
system.cpu.icache.overall_hits::total      2747136056                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          864                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            864                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          864                       # number of overall misses
system.cpu.icache.overall_misses::total           864                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst   2000205258                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    746931662                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2747136920                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000205258                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    746931662                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2747136920                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          240                       # number of writebacks
system.cpu.icache.writebacks::total               240                       # number of writebacks
system.cpu.icache.replacements                    240                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000204394                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    746931662                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2747136056                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          864                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           864                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000205258                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    746931662                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2747136920                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.943781                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2747136920                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               864                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          3179556.620370                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.943781                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999910                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999910                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      107138340744                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     107138340744                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    716478634                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    268571620                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        985050254                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    716478634                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    268571620                       # number of overall hits
system.cpu.dcache.overall_hits::total       985050254                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      7227019                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2663907                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        9890926                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      7227019                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2663907                       # number of overall misses
system.cpu.dcache.overall_misses::total       9890926                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 178295824308                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 178295824308                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 178295824308                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 178295824308                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    723705653                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    271235527                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    994941180                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    723705653                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    271235527                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    994941180                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009986                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.009821                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009941                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009986                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.009821                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009941                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 66930.198505                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 18026.201420                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 66930.198505                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 18026.201420                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      3778149                       # number of writebacks
system.cpu.dcache.writebacks::total           3778149                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      2663907                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2663907                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      2663907                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2663907                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 176074125870                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 176074125870                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 176074125870                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 176074125870                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.009821                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002677                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.009821                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002677                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 66096.198505                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66096.198505                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 66096.198505                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66096.198505                       # average overall mshr miss latency
system.cpu.dcache.replacements                9890799                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    410224979                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    154312824                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       564537803                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      6782974                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2646758                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       9429732                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 177183247875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 177183247875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    417007953                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    156959582                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    573967535                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.016266                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.016863                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.016429                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 66943.501399                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 18789.849794                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2646758                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2646758                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 174975851703                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 174975851703                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.016863                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004611                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 66109.501399                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66109.501399                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    306253655                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    114258796                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      420512451                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       444045                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        17149                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       461194                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1112576433                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1112576433                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    306697700                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    114275945                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    420973645                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001448                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000150                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001096                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 64877.044317                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  2412.382713                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        17149                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        17149                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   1098274167                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1098274167                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000150                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 64043.044317                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64043.044317                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     16027681                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data      6127964                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     22155645                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           99                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data           30                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          129                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      1517046                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1517046                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     16027780                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data      6127994                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     22155774                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000006                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000005                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000006                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 50568.200000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 11760.046512                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           30                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           30                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      1492026                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      1492026                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 49734.200000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 49734.200000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     16027780                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data      6127994                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     22155774                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     16027780                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data      6127994                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     22155774                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999320                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1039252728                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           9891055                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            105.069957                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   143.380514                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   112.618806                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.560080                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.439917                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          147                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           45                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       33265978351                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      33265978351                       # Number of data accesses

---------- End Simulation Statistics   ----------
