v 4
file . "signals_tb.vhdl" "729def90ff5db7c0bb9b7f8da50a744c14d49de7" "20230418135415.779":
  entity signals_tb at 1( 0) + 0 on 11;
  architecture test of signals_tb at 7( 82) + 0 on 12;
