// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module unet_pvm_top_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        t,
        x_31_out,
        x_31_out_ap_vld,
        x_30_out,
        x_30_out_ap_vld,
        x_29_out,
        x_29_out_ap_vld,
        x_28_out,
        x_28_out_ap_vld,
        x_27_out,
        x_27_out_ap_vld,
        x_26_out,
        x_26_out_ap_vld,
        x_25_out,
        x_25_out_ap_vld,
        x_24_out,
        x_24_out_ap_vld,
        x_23_out,
        x_23_out_ap_vld,
        x_22_out,
        x_22_out_ap_vld,
        x_21_out,
        x_21_out_ap_vld,
        x_20_out,
        x_20_out_ap_vld,
        x_19_out,
        x_19_out_ap_vld,
        x_18_out,
        x_18_out_ap_vld,
        x_17_out,
        x_17_out_ap_vld,
        x_16_out,
        x_16_out_ap_vld,
        x_15_out,
        x_15_out_ap_vld,
        x_14_out,
        x_14_out_ap_vld,
        x_13_out,
        x_13_out_ap_vld,
        x_12_out,
        x_12_out_ap_vld,
        x_11_out,
        x_11_out_ap_vld,
        x_10_out,
        x_10_out_ap_vld,
        x_9_out,
        x_9_out_ap_vld,
        x_8_out,
        x_8_out_ap_vld,
        x_7_out,
        x_7_out_ap_vld,
        x_6_out,
        x_6_out_ap_vld,
        x_5_out,
        x_5_out_ap_vld,
        x_4_out,
        x_4_out_ap_vld,
        x_3_out,
        x_3_out_ap_vld,
        x_2_out,
        x_2_out_ap_vld,
        x_1_out,
        x_1_out_ap_vld,
        x_out,
        x_out_ap_vld,
        mean_1_out,
        mean_1_out_ap_vld,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_address0,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_ce0,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_q0,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_address0,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_ce0,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_q0,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_address0,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_ce0,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_q0,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_address0,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_ce0,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [3:0] t;
output  [17:0] x_31_out;
output   x_31_out_ap_vld;
output  [17:0] x_30_out;
output   x_30_out_ap_vld;
output  [17:0] x_29_out;
output   x_29_out_ap_vld;
output  [17:0] x_28_out;
output   x_28_out_ap_vld;
output  [17:0] x_27_out;
output   x_27_out_ap_vld;
output  [17:0] x_26_out;
output   x_26_out_ap_vld;
output  [17:0] x_25_out;
output   x_25_out_ap_vld;
output  [17:0] x_24_out;
output   x_24_out_ap_vld;
output  [17:0] x_23_out;
output   x_23_out_ap_vld;
output  [17:0] x_22_out;
output   x_22_out_ap_vld;
output  [17:0] x_21_out;
output   x_21_out_ap_vld;
output  [17:0] x_20_out;
output   x_20_out_ap_vld;
output  [17:0] x_19_out;
output   x_19_out_ap_vld;
output  [17:0] x_18_out;
output   x_18_out_ap_vld;
output  [17:0] x_17_out;
output   x_17_out_ap_vld;
output  [17:0] x_16_out;
output   x_16_out_ap_vld;
output  [17:0] x_15_out;
output   x_15_out_ap_vld;
output  [17:0] x_14_out;
output   x_14_out_ap_vld;
output  [17:0] x_13_out;
output   x_13_out_ap_vld;
output  [17:0] x_12_out;
output   x_12_out_ap_vld;
output  [17:0] x_11_out;
output   x_11_out_ap_vld;
output  [17:0] x_10_out;
output   x_10_out_ap_vld;
output  [17:0] x_9_out;
output   x_9_out_ap_vld;
output  [17:0] x_8_out;
output   x_8_out_ap_vld;
output  [17:0] x_7_out;
output   x_7_out_ap_vld;
output  [17:0] x_6_out;
output   x_6_out_ap_vld;
output  [17:0] x_5_out;
output   x_5_out_ap_vld;
output  [17:0] x_4_out;
output   x_4_out_ap_vld;
output  [17:0] x_3_out;
output   x_3_out_ap_vld;
output  [17:0] x_2_out;
output   x_2_out_ap_vld;
output  [17:0] x_1_out;
output   x_1_out_ap_vld;
output  [17:0] x_out;
output   x_out_ap_vld;
output  [17:0] mean_1_out;
output   mean_1_out_ap_vld;
output  [6:0] unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_address0;
output   unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_ce0;
input  [17:0] unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_q0;
output  [6:0] unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_address0;
output   unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_ce0;
input  [17:0] unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_q0;
output  [6:0] unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_address0;
output   unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_ce0;
input  [17:0] unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_q0;
output  [6:0] unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_address0;
output   unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_ce0;
input  [17:0] unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_q0;

reg ap_idle;
reg x_31_out_ap_vld;
reg x_30_out_ap_vld;
reg x_29_out_ap_vld;
reg x_28_out_ap_vld;
reg x_27_out_ap_vld;
reg x_26_out_ap_vld;
reg x_25_out_ap_vld;
reg x_24_out_ap_vld;
reg x_23_out_ap_vld;
reg x_22_out_ap_vld;
reg x_21_out_ap_vld;
reg x_20_out_ap_vld;
reg x_19_out_ap_vld;
reg x_18_out_ap_vld;
reg x_17_out_ap_vld;
reg x_16_out_ap_vld;
reg x_15_out_ap_vld;
reg x_14_out_ap_vld;
reg x_13_out_ap_vld;
reg x_12_out_ap_vld;
reg x_11_out_ap_vld;
reg x_10_out_ap_vld;
reg x_9_out_ap_vld;
reg x_8_out_ap_vld;
reg x_7_out_ap_vld;
reg x_6_out_ap_vld;
reg x_5_out_ap_vld;
reg x_4_out_ap_vld;
reg x_3_out_ap_vld;
reg x_2_out_ap_vld;
reg x_1_out_ap_vld;
reg x_out_ap_vld;
reg mean_1_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln29_fu_640_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [4:0] trunc_ln29_fu_652_p1;
reg   [4:0] trunc_ln29_reg_1360;
wire    ap_block_pp0_stage0_11001;
wire   [1:0] trunc_ln29_1_fu_656_p1;
reg   [1:0] trunc_ln29_1_reg_1364;
wire   [63:0] zext_ln31_fu_678_p1;
wire    ap_block_pp0_stage0;
reg   [17:0] mean_fu_202;
wire   [17:0] mean_2_fu_1005_p3;
wire    ap_loop_init;
reg   [5:0] c_fu_206;
wire   [5:0] add_ln29_fu_646_p2;
reg   [5:0] ap_sig_allocacmp_c_2;
reg   [17:0] x_fu_210;
wire  signed [17:0] x_32_fu_757_p11;
reg   [17:0] x_1_fu_214;
reg   [17:0] x_2_fu_218;
reg   [17:0] x_3_fu_222;
reg   [17:0] x_4_fu_226;
reg   [17:0] x_5_fu_230;
reg   [17:0] x_6_fu_234;
reg   [17:0] x_7_fu_238;
reg   [17:0] x_8_fu_242;
reg   [17:0] x_9_fu_246;
reg   [17:0] x_10_fu_250;
reg   [17:0] x_11_fu_254;
reg   [17:0] x_12_fu_258;
reg   [17:0] x_13_fu_262;
reg   [17:0] x_14_fu_266;
reg   [17:0] x_15_fu_270;
reg   [17:0] x_16_fu_274;
reg   [17:0] x_17_fu_278;
reg   [17:0] x_18_fu_282;
reg   [17:0] x_19_fu_286;
reg   [17:0] x_20_fu_290;
reg   [17:0] x_21_fu_294;
reg   [17:0] x_22_fu_298;
reg   [17:0] x_23_fu_302;
reg   [17:0] x_24_fu_306;
reg   [17:0] x_25_fu_310;
reg   [17:0] x_26_fu_314;
reg   [17:0] x_27_fu_318;
reg   [17:0] x_28_fu_322;
reg   [17:0] x_29_fu_326;
reg   [17:0] x_30_fu_330;
reg   [17:0] x_31_fu_334;
wire    ap_block_pp0_stage0_01001;
reg    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_ce0_local;
reg    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_ce0_local;
reg    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_ce0_local;
reg    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_ce0_local;
wire   [2:0] lshr_ln_fu_660_p4;
wire   [6:0] or_ln_fu_670_p3;
wire   [17:0] x_32_fu_757_p9;
wire  signed [17:0] sext_ln32_fu_943_p0;
wire  signed [17:0] mean_1_fu_951_p1;
wire  signed [18:0] sext_ln32_1_fu_947_p1;
wire  signed [18:0] sext_ln32_fu_943_p1;
wire   [18:0] add_ln32_1_fu_957_p2;
wire   [17:0] mean_1_fu_951_p2;
wire   [0:0] tmp_fu_963_p3;
wire   [0:0] tmp_67_fu_971_p3;
wire   [0:0] xor_ln32_fu_979_p2;
wire   [0:0] and_ln32_fu_985_p2;
wire   [0:0] xor_ln32_1_fu_991_p2;
wire   [17:0] select_ln32_fu_997_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [1:0] x_32_fu_757_p1;
wire   [1:0] x_32_fu_757_p3;
wire  signed [1:0] x_32_fu_757_p5;
wire  signed [1:0] x_32_fu_757_p7;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 mean_fu_202 = 18'd0;
#0 c_fu_206 = 6'd0;
#0 x_fu_210 = 18'd0;
#0 x_1_fu_214 = 18'd0;
#0 x_2_fu_218 = 18'd0;
#0 x_3_fu_222 = 18'd0;
#0 x_4_fu_226 = 18'd0;
#0 x_5_fu_230 = 18'd0;
#0 x_6_fu_234 = 18'd0;
#0 x_7_fu_238 = 18'd0;
#0 x_8_fu_242 = 18'd0;
#0 x_9_fu_246 = 18'd0;
#0 x_10_fu_250 = 18'd0;
#0 x_11_fu_254 = 18'd0;
#0 x_12_fu_258 = 18'd0;
#0 x_13_fu_262 = 18'd0;
#0 x_14_fu_266 = 18'd0;
#0 x_15_fu_270 = 18'd0;
#0 x_16_fu_274 = 18'd0;
#0 x_17_fu_278 = 18'd0;
#0 x_18_fu_282 = 18'd0;
#0 x_19_fu_286 = 18'd0;
#0 x_20_fu_290 = 18'd0;
#0 x_21_fu_294 = 18'd0;
#0 x_22_fu_298 = 18'd0;
#0 x_23_fu_302 = 18'd0;
#0 x_24_fu_306 = 18'd0;
#0 x_25_fu_310 = 18'd0;
#0 x_26_fu_314 = 18'd0;
#0 x_27_fu_318 = 18'd0;
#0 x_28_fu_322 = 18'd0;
#0 x_29_fu_326 = 18'd0;
#0 x_30_fu_330 = 18'd0;
#0 x_31_fu_334 = 18'd0;
#0 ap_done_reg = 1'b0;
end

(* dissolve_hierarchy = "yes" *) unet_pvm_top_sparsemux_9_2_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 18 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 18 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 18 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 18 ),
    .def_WIDTH( 18 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 18 ))
sparsemux_9_2_18_1_1_U7(
    .din0(unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_q0),
    .din1(unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_q0),
    .din2(unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_q0),
    .din3(unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_q0),
    .def(x_32_fu_757_p9),
    .sel(trunc_ln29_1_reg_1364),
    .dout(x_32_fu_757_p11)
);

unet_pvm_top_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln29_fu_640_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            c_fu_206 <= add_ln29_fu_646_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            c_fu_206 <= 6'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            mean_fu_202 <= 18'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            mean_fu_202 <= mean_2_fu_1005_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        trunc_ln29_1_reg_1364 <= trunc_ln29_1_fu_656_p1;
        trunc_ln29_reg_1360 <= trunc_ln29_fu_652_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln29_reg_1360 == 5'd10))) begin
        x_10_fu_250 <= x_32_fu_757_p11;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln29_reg_1360 == 5'd11))) begin
        x_11_fu_254 <= x_32_fu_757_p11;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln29_reg_1360 == 5'd12))) begin
        x_12_fu_258 <= x_32_fu_757_p11;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln29_reg_1360 == 5'd13))) begin
        x_13_fu_262 <= x_32_fu_757_p11;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln29_reg_1360 == 5'd14))) begin
        x_14_fu_266 <= x_32_fu_757_p11;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln29_reg_1360 == 5'd15))) begin
        x_15_fu_270 <= x_32_fu_757_p11;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln29_reg_1360 == 5'd16))) begin
        x_16_fu_274 <= x_32_fu_757_p11;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln29_reg_1360 == 5'd17))) begin
        x_17_fu_278 <= x_32_fu_757_p11;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln29_reg_1360 == 5'd18))) begin
        x_18_fu_282 <= x_32_fu_757_p11;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln29_reg_1360 == 5'd19))) begin
        x_19_fu_286 <= x_32_fu_757_p11;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln29_reg_1360 == 5'd1))) begin
        x_1_fu_214 <= x_32_fu_757_p11;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln29_reg_1360 == 5'd20))) begin
        x_20_fu_290 <= x_32_fu_757_p11;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln29_reg_1360 == 5'd21))) begin
        x_21_fu_294 <= x_32_fu_757_p11;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln29_reg_1360 == 5'd22))) begin
        x_22_fu_298 <= x_32_fu_757_p11;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln29_reg_1360 == 5'd23))) begin
        x_23_fu_302 <= x_32_fu_757_p11;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln29_reg_1360 == 5'd24))) begin
        x_24_fu_306 <= x_32_fu_757_p11;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln29_reg_1360 == 5'd25))) begin
        x_25_fu_310 <= x_32_fu_757_p11;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln29_reg_1360 == 5'd26))) begin
        x_26_fu_314 <= x_32_fu_757_p11;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln29_reg_1360 == 5'd27))) begin
        x_27_fu_318 <= x_32_fu_757_p11;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln29_reg_1360 == 5'd28))) begin
        x_28_fu_322 <= x_32_fu_757_p11;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln29_reg_1360 == 5'd29))) begin
        x_29_fu_326 <= x_32_fu_757_p11;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln29_reg_1360 == 5'd2))) begin
        x_2_fu_218 <= x_32_fu_757_p11;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln29_reg_1360 == 5'd30))) begin
        x_30_fu_330 <= x_32_fu_757_p11;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln29_reg_1360 == 5'd31))) begin
        x_31_fu_334 <= x_32_fu_757_p11;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln29_reg_1360 == 5'd3))) begin
        x_3_fu_222 <= x_32_fu_757_p11;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln29_reg_1360 == 5'd4))) begin
        x_4_fu_226 <= x_32_fu_757_p11;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln29_reg_1360 == 5'd5))) begin
        x_5_fu_230 <= x_32_fu_757_p11;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln29_reg_1360 == 5'd6))) begin
        x_6_fu_234 <= x_32_fu_757_p11;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln29_reg_1360 == 5'd7))) begin
        x_7_fu_238 <= x_32_fu_757_p11;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln29_reg_1360 == 5'd8))) begin
        x_8_fu_242 <= x_32_fu_757_p11;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln29_reg_1360 == 5'd9))) begin
        x_9_fu_246 <= x_32_fu_757_p11;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln29_reg_1360 == 5'd0))) begin
        x_fu_210 <= x_32_fu_757_p11;
    end
end

always @ (*) begin
    if (((icmp_ln29_fu_640_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_c_2 = 6'd0;
    end else begin
        ap_sig_allocacmp_c_2 = c_fu_206;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln29_fu_640_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mean_1_out_ap_vld = 1'b1;
    end else begin
        mean_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_ce0_local = 1'b1;
    end else begin
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_ce0_local = 1'b1;
    end else begin
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_ce0_local = 1'b1;
    end else begin
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_ce0_local = 1'b1;
    end else begin
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln29_fu_640_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_10_out_ap_vld = 1'b1;
    end else begin
        x_10_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln29_fu_640_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_11_out_ap_vld = 1'b1;
    end else begin
        x_11_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln29_fu_640_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_12_out_ap_vld = 1'b1;
    end else begin
        x_12_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln29_fu_640_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_13_out_ap_vld = 1'b1;
    end else begin
        x_13_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln29_fu_640_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_14_out_ap_vld = 1'b1;
    end else begin
        x_14_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln29_fu_640_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_15_out_ap_vld = 1'b1;
    end else begin
        x_15_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln29_fu_640_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_16_out_ap_vld = 1'b1;
    end else begin
        x_16_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln29_fu_640_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_17_out_ap_vld = 1'b1;
    end else begin
        x_17_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln29_fu_640_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_18_out_ap_vld = 1'b1;
    end else begin
        x_18_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln29_fu_640_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_19_out_ap_vld = 1'b1;
    end else begin
        x_19_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln29_fu_640_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_1_out_ap_vld = 1'b1;
    end else begin
        x_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln29_fu_640_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_20_out_ap_vld = 1'b1;
    end else begin
        x_20_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln29_fu_640_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_21_out_ap_vld = 1'b1;
    end else begin
        x_21_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln29_fu_640_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_22_out_ap_vld = 1'b1;
    end else begin
        x_22_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln29_fu_640_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_23_out_ap_vld = 1'b1;
    end else begin
        x_23_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln29_fu_640_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_24_out_ap_vld = 1'b1;
    end else begin
        x_24_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln29_fu_640_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_25_out_ap_vld = 1'b1;
    end else begin
        x_25_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln29_fu_640_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_26_out_ap_vld = 1'b1;
    end else begin
        x_26_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln29_fu_640_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_27_out_ap_vld = 1'b1;
    end else begin
        x_27_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln29_fu_640_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_28_out_ap_vld = 1'b1;
    end else begin
        x_28_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln29_fu_640_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_29_out_ap_vld = 1'b1;
    end else begin
        x_29_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln29_fu_640_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_2_out_ap_vld = 1'b1;
    end else begin
        x_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln29_fu_640_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_30_out_ap_vld = 1'b1;
    end else begin
        x_30_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln29_fu_640_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_31_out_ap_vld = 1'b1;
    end else begin
        x_31_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln29_fu_640_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_3_out_ap_vld = 1'b1;
    end else begin
        x_3_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln29_fu_640_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_4_out_ap_vld = 1'b1;
    end else begin
        x_4_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln29_fu_640_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_5_out_ap_vld = 1'b1;
    end else begin
        x_5_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln29_fu_640_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_6_out_ap_vld = 1'b1;
    end else begin
        x_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln29_fu_640_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_7_out_ap_vld = 1'b1;
    end else begin
        x_7_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln29_fu_640_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_8_out_ap_vld = 1'b1;
    end else begin
        x_8_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln29_fu_640_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_9_out_ap_vld = 1'b1;
    end else begin
        x_9_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln29_fu_640_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_out_ap_vld = 1'b1;
    end else begin
        x_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln29_fu_646_p2 = (ap_sig_allocacmp_c_2 + 6'd1);

assign add_ln32_1_fu_957_p2 = ($signed(sext_ln32_1_fu_947_p1) + $signed(sext_ln32_fu_943_p1));

assign and_ln32_fu_985_p2 = (xor_ln32_fu_979_p2 & tmp_67_fu_971_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign icmp_ln29_fu_640_p2 = ((ap_sig_allocacmp_c_2 == 6'd32) ? 1'b1 : 1'b0);

assign lshr_ln_fu_660_p4 = {{ap_sig_allocacmp_c_2[4:2]}};

assign mean_1_fu_951_p1 = mean_fu_202;

assign mean_1_fu_951_p2 = ($signed(x_32_fu_757_p11) + $signed(mean_1_fu_951_p1));

assign mean_1_out = mean_fu_202;

assign mean_2_fu_1005_p3 = ((xor_ln32_1_fu_991_p2[0:0] == 1'b1) ? select_ln32_fu_997_p3 : mean_1_fu_951_p2);

assign or_ln_fu_670_p3 = {{t}, {lshr_ln_fu_660_p4}};

assign select_ln32_fu_997_p3 = ((and_ln32_fu_985_p2[0:0] == 1'b1) ? 18'd131071 : 18'd131072);

assign sext_ln32_1_fu_947_p1 = x_32_fu_757_p11;

assign sext_ln32_fu_943_p0 = mean_fu_202;

assign sext_ln32_fu_943_p1 = sext_ln32_fu_943_p0;

assign tmp_67_fu_971_p3 = mean_1_fu_951_p2[32'd17];

assign tmp_fu_963_p3 = add_ln32_1_fu_957_p2[32'd18];

assign trunc_ln29_1_fu_656_p1 = ap_sig_allocacmp_c_2[1:0];

assign trunc_ln29_fu_652_p1 = ap_sig_allocacmp_c_2[4:0];

assign unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_address0 = zext_ln31_fu_678_p1;

assign unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_ce0 = unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_ce0_local;

assign unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_address0 = zext_ln31_fu_678_p1;

assign unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_ce0 = unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_ce0_local;

assign unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_address0 = zext_ln31_fu_678_p1;

assign unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_ce0 = unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_ce0_local;

assign unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_address0 = zext_ln31_fu_678_p1;

assign unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_ce0 = unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_ce0_local;

assign x_10_out = x_10_fu_250;

assign x_11_out = x_11_fu_254;

assign x_12_out = x_12_fu_258;

assign x_13_out = x_13_fu_262;

assign x_14_out = x_14_fu_266;

assign x_15_out = x_15_fu_270;

assign x_16_out = x_16_fu_274;

assign x_17_out = x_17_fu_278;

assign x_18_out = x_18_fu_282;

assign x_19_out = x_19_fu_286;

assign x_1_out = x_1_fu_214;

assign x_20_out = x_20_fu_290;

assign x_21_out = x_21_fu_294;

assign x_22_out = x_22_fu_298;

assign x_23_out = x_23_fu_302;

assign x_24_out = x_24_fu_306;

assign x_25_out = x_25_fu_310;

assign x_26_out = x_26_fu_314;

assign x_27_out = x_27_fu_318;

assign x_28_out = x_28_fu_322;

assign x_29_out = x_29_fu_326;

assign x_2_out = x_2_fu_218;

assign x_30_out = x_30_fu_330;

assign x_31_out = x_31_fu_334;

assign x_32_fu_757_p9 = 'bx;

assign x_3_out = x_3_fu_222;

assign x_4_out = x_4_fu_226;

assign x_5_out = x_5_fu_230;

assign x_6_out = x_6_fu_234;

assign x_7_out = x_7_fu_238;

assign x_8_out = x_8_fu_242;

assign x_9_out = x_9_fu_246;

assign x_out = x_fu_210;

assign xor_ln32_1_fu_991_p2 = (tmp_fu_963_p3 ^ tmp_67_fu_971_p3);

assign xor_ln32_fu_979_p2 = (tmp_fu_963_p3 ^ 1'd1);

assign zext_ln31_fu_678_p1 = or_ln_fu_670_p3;

endmodule //unet_pvm_top_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2
