library ieee;
use ieee.std_logic_1164.all;

entity decoder_7segment is
	port (
		hex0: out std_logic_vector(6 downto 0);
		sw: in std_logic_vector(17 downto 0)
	);
end decoder_7segment;
	
ARCHITECTURE behavior of decoder_7segment is
begin
	HEX0(0) <= SW(0);

end behavior;