// SPDX-License-Identifier: (GPL-2.0 OR MIT)
//
// Copyright (C) 2016 Freescale Semiconductor, Inc.


/dts-v1/;

#include "imx6ull.dtsi"

/ {
	model = "Freescale i.MX6 ULL 14x14 EVK Board";
	compatible = "fsl,imx6ull-14x14-evk", "fsl,imx6ull";

	chosen {
		stdout-path = &uart1;
	};

	memory {
		reg = <0x80000000 0x20000000>;   /* 512M */
	};

	reserved-memory {
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;

		linux,cma {
			compatible = "shared-dma-pool";
			reusable;
			size = <0x14000000>;
			linux,cma-default;
		};
	};

	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		reg_can_3v3: regulator@0 {
			compatible = "regulator-fixed";
			reg = <0>;
			regulator-name = "can-3v3";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
		};

		reg_usb_ltemodule: regulator@1 {
			compatible = "regulator-fixed";
			regulator-name = "ltemodule-pwr";
			regulator-min-microvolt = <3800000>;
			regulator-max-microvolt = <3800000>;
			gpios = <&gpio5 5 GPIO_ACTIVE_HIGH>;
			enable-active-high;
			regulator-boot-on;
		};

		reg_vref_3v3: regulator@3 {
			compatible = "regulator-fixed";
			regulator-name = "vref-3v3";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
		};
	};
};

&cpu0 {
	clock-frequency = <900000000>;
	arm-supply = <&reg_arm>;
	soc-supply = <&reg_soc>;
};

&fec2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet1>;
	phy-mode = "rmii";
	phy-handle = <&ethphy0>;
	phy-reset-gpios = <&gpio5 9 GPIO_ACTIVE_LOW>;
	phy-reset-duration = <26>;
	status = "okay";

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy0: ethernet-phy@0 {
			compatible = "ethernet-phy-ieee802.3-c22";
			smsc,disable-energy-detect;
			reg = <0>;
		};

	};
};


&gpc {
	fsl,cpu_pupscr_sw2iso = <0x1>;
	fsl,cpu_pupscr_sw = <0x0>;
	fsl,cpu_pdnscr_iso2sw = <0x1>;
	fsl,cpu_pdnscr_iso = <0x1>;
	fsl,ldo-bypass = <0>; /* DCDC, ldo-enable */
};

&i2c2 {
	clock_frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c2>;
	status = "okay";
};

&i2c4 {
	clock_frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c4>;
	status = "okay";
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog_1>;
	imx6ul-evk { 
		pinctrl_adc1: adc1grp {
			fsl,pins = <
				MX6UL_PAD_GPIO1_IO00__GPIO1_IO00        0xb0
				MX6UL_PAD_GPIO1_IO01__GPIO1_IO01        0xb0
				MX6UL_PAD_GPIO1_IO02__GPIO1_IO02        0xb0
				MX6UL_PAD_GPIO1_IO03__GPIO1_IO03        0xb0
				MX6UL_PAD_GPIO1_IO04__GPIO1_IO04        0xb0
				MX6UL_PAD_GPIO1_IO05__GPIO1_IO05        0xb0
				MX6UL_PAD_GPIO1_IO08__GPIO1_IO08        0xb0
				MX6UL_PAD_GPIO1_IO09__GPIO1_IO09        0xb0
			>;
		};

		pinctrl_hog_1: hoggrp-1 {
			fsl,pins = <
		        MX6UL_PAD_CSI_DATA01__GPIO4_IO22          0xC0000000
				MX6UL_PAD_CSI_DATA03__GPIO4_IO24          0xC0000000
				MX6UL_PAD_CSI_DATA04__GPIO4_IO25          0xC0000000
				MX6UL_PAD_CSI_DATA05__GPIO4_IO26          0xC0000000
				MX6UL_PAD_CSI_DATA06__GPIO4_IO27          0xC0000000
				MX6UL_PAD_CSI_DATA07__GPIO4_IO28          0xC0000000
				MX6UL_PAD_ENET2_RX_DATA1__GPIO2_IO09      0xC0000000
				MX6UL_PAD_ENET2_RX_EN__GPIO2_IO10         0xC0000000
				MX6UL_PAD_ENET2_TX_DATA0__GPIO2_IO11      0xC0000000
				MX6UL_PAD_LCD_CLK__GPIO3_IO00             0xC0000000
				MX6UL_PAD_LCD_ENABLE__GPIO3_IO01          0xC0000000
				MX6UL_PAD_SD1_CLK__GPIO2_IO17             0xC0000000
				MX6UL_PAD_SD1_CMD__GPIO2_IO16             0xC0000000
				MX6UL_PAD_SD1_DATA0__GPIO2_IO18           0xC0000000
				MX6UL_PAD_SD1_DATA1__GPIO2_IO19           0xC0000000
				MX6UL_PAD_UART1_CTS_B__GPIO1_IO18         0xC0000000
				MX6UL_PAD_UART1_RTS_B__GPIO1_IO19         0xC0000000
				MX6UL_PAD_UART2_CTS_B__GPIO1_IO22         0xC0000000
				MX6UL_PAD_UART3_RX_DATA__GPIO1_IO25       0xC0000000
				MX6UL_PAD_UART3_TX_DATA__GPIO1_IO24       0xC0000000
				MX6UL_PAD_UART4_RX_DATA__GPIO1_IO29       0xC0000000
				MX6UL_PAD_UART4_TX_DATA__GPIO1_IO28       0xC0000000
				MX6UL_PAD_UART5_RX_DATA__GPIO1_IO31       0xC0000000
				MX6UL_PAD_UART5_TX_DATA__GPIO1_IO30       0xC0000000
				MX6UL_PAD_SNVS_TAMPER2__GPIO5_IO02        0x000110A0
                MX6UL_PAD_SNVS_TAMPER3__GPIO5_IO03        0x000110A0
 			>;
		};

		pinctrl_csi1: csi1grp {
			fsl,pins = <
				MX6UL_PAD_CSI_MCLK__CSI_MCLK		0x1b088
				MX6UL_PAD_CSI_PIXCLK__CSI_PIXCLK	0x1b088
				MX6UL_PAD_CSI_VSYNC__CSI_VSYNC		0x1b088
				MX6UL_PAD_CSI_HSYNC__CSI_HSYNC		0x1b088
				MX6UL_PAD_CSI_DATA00__CSI_DATA02	0x1b088
				MX6UL_PAD_CSI_DATA01__CSI_DATA03	0x1b088
				MX6UL_PAD_CSI_DATA02__CSI_DATA04	0x1b088
				MX6UL_PAD_CSI_DATA03__CSI_DATA05	0x1b088
				MX6UL_PAD_CSI_DATA04__CSI_DATA06	0x1b088
				MX6UL_PAD_CSI_DATA05__CSI_DATA07	0x1b088
				MX6UL_PAD_CSI_DATA06__CSI_DATA08	0x1b088
				MX6UL_PAD_CSI_DATA07__CSI_DATA09	0x1b088
			>;
		};

		pinctrl_enet2: enet2grp {
			fsl,pins = <
				MX6UL_PAD_ENET2_RX_EN__ENET2_RX_EN	0x1b0b0
				MX6UL_PAD_ENET2_RX_ER__ENET2_RX_ER	0x1b0b0
				MX6UL_PAD_ENET2_RX_DATA0__ENET2_RDATA00	0x1b0b0
				MX6UL_PAD_ENET2_RX_DATA1__ENET2_RDATA01	0x1b0b0
				MX6UL_PAD_ENET2_TX_EN__ENET2_TX_EN	0x1b0b0
				MX6UL_PAD_ENET2_TX_DATA0__ENET2_TDATA00	0x1b0b0
				MX6UL_PAD_ENET2_TX_DATA1__ENET2_TDATA01	0x1b0b0
				MX6UL_PAD_ENET2_TX_CLK__ENET2_REF_CLK1	0x4001b031
			>;
		};

		pinctrl_i2c2: i2c2grp {
			fsl,pins = <
				MX6UL_PAD_CSI_HSYNC__I2C2_SCL 0x4001b8b0
				MX6UL_PAD_CSI_VSYNC__I2C2_SDA 0x4001b8b0
			>;
		};

		pinctrl_i2c4: i2c4grp {               /* /dev/i3c-3  for LIS3DHTR*/
			fsl,pins = <
				MX6UL_PAD_LCD_DATA03__I2C4_SCL 0x4001b8b0	/*myir pin:90*/
				MX6UL_PAD_LCD_DATA02__I2C4_SDA 0x4001b8b0    /*myir pin:89*/
			>;
		};

		pinctrl_pwm5: pwm5grp {
			fsl,pins = <
				MX6UL_PAD_NAND_DQS__PWM5_OUT   0x110b0
			>;
		};
		pinctrl_pwm6: pwm6grp {
			fsl,pins = <
				MX6UL_PAD_JTAG_TDI__PWM6_OUT   0x110b0
			>;
		};
		pinctrl_pwm7: pwm7grp {
			fsl,pins = <
				MX6UL_PAD_JTAG_TCK__PWM7_OUT   0x110b0
			>;
		};
		pinctrl_pwm8: pwm8grp {
			fsl,pins = <
				MX6UL_PAD_JTAG_TRST_B__PWM8_OUT   0x110b0
			>;
		};

		pinctrl_qspi: qspigrp {
			fsl,pins = <
				MX6UL_PAD_NAND_WP_B__QSPI_A_SCLK      0x70a1
				MX6UL_PAD_NAND_READY_B__QSPI_A_DATA00 0x70a1
				MX6UL_PAD_NAND_CE0_B__QSPI_A_DATA01   0x70a1
				MX6UL_PAD_NAND_CE1_B__QSPI_A_DATA02   0x70a1
				MX6UL_PAD_NAND_CLE__QSPI_A_DATA03     0x70a1
				MX6UL_PAD_NAND_DQS__QSPI_A_SS0_B      0x70a1
			>;
		};

		pinctrl_uart1: uart1grp {
			fsl,pins = <
				MX6UL_PAD_UART1_TX_DATA__UART1_DCE_TX 0x1b0b1
				MX6UL_PAD_UART1_RX_DATA__UART1_DCE_RX 0x1b0b1
			>;
		};

		pinctrl_uart2: uart2grp {
			fsl,pins = <
				MX6UL_PAD_UART2_TX_DATA__UART2_DCE_TX	0x1b0b1
				MX6UL_PAD_UART2_RX_DATA__UART2_DCE_RX	0x1b0b1
			>;
		};

		pinctrl_flexcan1: flexcan1grp{
			fsl,pins = <
				MX6UL_PAD_UART3_RTS_B__FLEXCAN1_RX	0x1b020   /*myir pin: 62*/
				MX6UL_PAD_UART3_CTS_B__FLEXCAN1_TX	0x1b020   /*myir pin: 63*/
			>;
		};

		pinctrl_flexcan2: flexcan2grp{
			fsl,pins = <
				MX6UL_PAD_SD1_DATA3__FLEXCAN2_RX	0x1b020   	/*myir pin: 122*/
				MX6UL_PAD_SD1_DATA2__FLEXCAN2_TX	0x1b020	/*myir pin: 123*/
			>;
		};

		pinctrl_uart6: uart6grp {
			fsl,pins = <
				MX6UL_PAD_CSI_MCLK__UART6_DCE_TX 	0x1b0b1  	/*CSI_MCLK: myir pin 140*/
				MX6UL_PAD_CSI_PIXCLK__UART6_DCE_RX 	0x1b0b1  	/*CSI_PIXCLK: myir pin 139*/
				MX6UL_PAD_SNVS_TAMPER0__GPIO5_IO00 	0x1b0b1	/*GSM ON:myir pin 15*/
				MX6UL_PAD_SNVS_TAMPER1__GPIO5_IO01 	0x1b0b1	/*GSM RST:myir pin 14*/
			>;
		};

		pinctrl_uart8: uart8grp {
			fsl,pins = <
				MX6UL_PAD_ENET2_TX_DATA1__UART8_DCE_TX 0x1b0b1  /*ENET2_TXD1: myir pin 84*/
				MX6UL_PAD_ENET2_TX_EN__UART8_DCE_RX 0x1b0b1  /*ENET2_TXEN: myir pin 83*/

				MX6UL_PAD_ENET2_RX_ER__UART8_DCE_RTS 0x1b0b1      /*ENET2_RXER: myir pin 81*/
				MX6UL_PAD_ENET2_TX_CLK__UART8_DCE_CTS 0x1b0b1  /*ENET2_TX_CLK:  myir pin 78*/

				MX6UL_PAD_LCD_DATA01__GPIO3_IO06 0x1b0b1   /* WIFI reset: LCD_DATA1: gpio3.6: myir pin 88*/
				MX6UL_PAD_LCD_DATA00__GPIO3_IO05 0x1b0b1   /* WIFI reload:LCD_DATA0: gpio3.5 : myir pin 87*/
			>;
		};

		pinctrl_uart2dte: uart2dtegrp {
			fsl,pins = <
				MX6UL_PAD_UART2_TX_DATA__UART2_DTE_RX	0x1b0b1
				MX6UL_PAD_UART2_RX_DATA__UART2_DTE_TX	0x1b0b1
				MX6UL_PAD_UART3_RX_DATA__UART2_DTE_CTS	0x1b0b1
				MX6UL_PAD_UART3_TX_DATA__UART2_DTE_RTS	0x1b0b1
			>;
		};

		pinctrl_usdhc2: usdhc2grp {
			fsl,pins = <
				MX6UL_PAD_NAND_RE_B__USDHC2_CLK     0x10069
				MX6UL_PAD_NAND_WE_B__USDHC2_CMD     0x17059
				MX6UL_PAD_NAND_DATA00__USDHC2_DATA0 0x17059
				MX6UL_PAD_NAND_DATA01__USDHC2_DATA1 0x17059
				MX6UL_PAD_NAND_DATA02__USDHC2_DATA2 0x17059
				MX6UL_PAD_NAND_DATA03__USDHC2_DATA3 0x17059
			>;
		};

		pinctrl_usdhc2_8bit: usdhc2grp_8bit {
			fsl,pins = <
				MX6UL_PAD_NAND_RE_B__USDHC2_CLK     0x10069
				MX6UL_PAD_NAND_WE_B__USDHC2_CMD     0x17059
				MX6UL_PAD_NAND_DATA00__USDHC2_DATA0 0x17059
				MX6UL_PAD_NAND_DATA01__USDHC2_DATA1 0x17059
				MX6UL_PAD_NAND_DATA02__USDHC2_DATA2 0x17059
				MX6UL_PAD_NAND_DATA03__USDHC2_DATA3 0x17059
				MX6UL_PAD_NAND_DATA04__USDHC2_DATA4 0x17059
				MX6UL_PAD_NAND_DATA05__USDHC2_DATA5 0x17059
				MX6UL_PAD_NAND_DATA06__USDHC2_DATA6 0x17059
				MX6UL_PAD_NAND_DATA07__USDHC2_DATA7 0x17059
			>;
		};

		pinctrl_usdhc2_8bit_100mhz: usdhc2grp_8bit_100mhz {
			fsl,pins = <
				MX6UL_PAD_NAND_RE_B__USDHC2_CLK     0x100b9
				MX6UL_PAD_NAND_WE_B__USDHC2_CMD     0x170b9
				MX6UL_PAD_NAND_DATA00__USDHC2_DATA0 0x170b9
				MX6UL_PAD_NAND_DATA01__USDHC2_DATA1 0x170b9
				MX6UL_PAD_NAND_DATA02__USDHC2_DATA2 0x170b9
				MX6UL_PAD_NAND_DATA03__USDHC2_DATA3 0x170b9
				MX6UL_PAD_NAND_DATA04__USDHC2_DATA4 0x170b9
				MX6UL_PAD_NAND_DATA05__USDHC2_DATA5 0x170b9
				MX6UL_PAD_NAND_DATA06__USDHC2_DATA6 0x170b9
				MX6UL_PAD_NAND_DATA07__USDHC2_DATA7 0x170b9
			>;
		};

		pinctrl_usdhc2_8bit_200mhz: usdhc2grp_8bit_200mhz {
			fsl,pins = <
				MX6UL_PAD_NAND_RE_B__USDHC2_CLK     0x100f9
				MX6UL_PAD_NAND_WE_B__USDHC2_CMD     0x170f9
				MX6UL_PAD_NAND_DATA00__USDHC2_DATA0 0x170f9
				MX6UL_PAD_NAND_DATA01__USDHC2_DATA1 0x170f9
				MX6UL_PAD_NAND_DATA02__USDHC2_DATA2 0x170f9
				MX6UL_PAD_NAND_DATA03__USDHC2_DATA3 0x170f9
				MX6UL_PAD_NAND_DATA04__USDHC2_DATA4 0x170f9
				MX6UL_PAD_NAND_DATA05__USDHC2_DATA5 0x170f9
				MX6UL_PAD_NAND_DATA06__USDHC2_DATA6 0x170f9
				MX6UL_PAD_NAND_DATA07__USDHC2_DATA7 0x170f9
			>;
		};
	};
};

&iomuxc_snvs {
	pinctrl-names = "default_snvs";
	pinctrl-0 = <&pinctrl_hog_2>;
	imx6ul-evk {
		pinctrl_hog_2: hoggrp-2 {
			fsl,pins = <
				MX6ULL_PAD_SNVS_TAMPER0__GPIO5_IO00     0x80000000
				MX6ULL_PAD_SNVS_TAMPER9__GPIO5_IO09     0x1b0b0 /* enet1 reset */
				MX6ULL_PAD_SNVS_TAMPER7__GPIO5_IO07     0x1b0b0 /* LTE module WakeOut */
				MX6ULL_PAD_SNVS_TAMPER6__GPIO5_IO06     0x1b0b0 /* enet2 reset */
				MX6ULL_PAD_SNVS_TAMPER5__GPIO5_IO05     0x1b8b0 /* LTE module power */
				MX6ULL_PAD_SNVS_TAMPER3__GPIO5_IO03     0x1b0b0 /* Camera RST */
				MX6ULL_PAD_SNVS_TAMPER4__GPIO5_IO04     0x1b0b0 /* Camera PWRDN */
				MX6ULL_PAD_SNVS_TAMPER2__GPIO5_IO02     0x1b0b0 /* TP Reset */
			>;
		};

		pinctrl_spi4: spi4grp {
			fsl,pins = <
				MX6ULL_PAD_BOOT_MODE0__GPIO5_IO10        0x70a1
				MX6ULL_PAD_BOOT_MODE1__GPIO5_IO11        0x70a1
				MX6ULL_PAD_SNVS_TAMPER7__GPIO5_IO07      0x70a1
				MX6ULL_PAD_SNVS_TAMPER8__GPIO5_IO08      0x80000000
			>;
		};

		pinctrl_leds: ledgrp {
			fsl,pins = <
				MX6ULL_PAD_SNVS_TAMPER1__GPIO5_IO01 0x1b0b0
			>;
		};

		pinctrl_gpio_key: keygrp {
			fsl,pins = <
				MX6ULL_PAD_SNVS_TAMPER0__GPIO5_IO00 0x1b0b0
			>;
		};
	};
};

&pwm5 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm5>;
	status = "okay";
};

&pwm6 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm6>;
	status = "okay";
};

&pwm7 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm7>;
	status = "okay";
};

&pwm8 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm8>;
	status = "okay";
};

&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	status = "okay";
};


&uart2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2>;
	status = "okay";
};

&uart6 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart6>;
	status = "okay";
};

&uart8 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart8>;
	status = "okay";
};

&usbotg1 {
	dr_mode = "otg";
	srp-disable;
	hnp-disable;
	adp-disable;
	status = "okay";
};

&usbotg2 {
	dr_mode = "host";
	disable-over-current;
	status = "okay";
};

&usbphy1 {
	tx-d-cal = <0x5>;
	status = "okay";
};

&usbphy2 {
	tx-d-cal = <0x5>;
	status = "okay";
};

&wdog1 {
	status = "okay";
};

&gpmi {
	status = "disabled";
};

&usdhc2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc2_8bit>;
	bus-width = <8>;
	non-removable;
	status = "okay";
};

&adc1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_adc1>;
	vref-supply = <&reg_vref_3v3>;
	num-channels = <9>; 
	status = "okay";
};

&clks {
	assigned-clocks = <&clks IMX6UL_CLK_PLL3_PFD2>;
	assigned-clock-rates = <320000000>;
};
