$date
	Wed Aug  7 20:18:11 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_ram $end
$var wire 64 ! readData [63:0] $end
$var reg 16 " adr [15:0] $end
$var reg 32 # errors [31:0] $end
$var reg 32 $ index [31:0] $end
$var reg 64 % readData_ex [63:0] $end
$var reg 1 & readEn $end
$var reg 1 ' tbclk $end
$var reg 64 ( writeData [63:0] $end
$var reg 1 ) writeEn $end
$scope module T1 $end
$var wire 16 * adr [15:0] $end
$var wire 1 ' clk $end
$var wire 64 + readData [63:0] $end
$var wire 1 & readEn $end
$var wire 64 , writeData [63:0] $end
$var wire 1 ) writeEn $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx ,
bx +
bx *
x)
bx (
0'
x&
bx %
b0 $
b0 #
bx "
bx !
$end
#3
1'
#4
1)
1&
b100001 (
b100001 ,
b1 "
b1 *
#6
b101 $
0'
#9
b100001 !
b100001 +
1'
#10
b100001 %
0)
b1 (
b1 ,
#12
b1010 $
0'
