<stg><name>relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config19></name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry_ifconv:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %layer19_out, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="80" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry_ifconv:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i80 %layer18_out, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
entry_ifconv:2 %layer18_out_read = read i80 @_ssdm_op_Read.ap_fifo.volatile.i80P0A, i80 %layer18_out

]]></Node>
<StgValue><ssdm name="layer18_out_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="16" op_0_bw="80">
<![CDATA[
entry_ifconv:3 %trunc_ln44 = trunc i80 %layer18_out_read

]]></Node>
<StgValue><ssdm name="trunc_ln44"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="16" op_0_bw="16" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:4 %trunc_ln44_s = partselect i16 @_ssdm_op_PartSelect.i16.i80.i32.i32, i80 %layer18_out_read, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln44_s"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="16" op_0_bw="16" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:5 %trunc_ln44_5 = partselect i16 @_ssdm_op_PartSelect.i16.i80.i32.i32, i80 %layer18_out_read, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln44_5"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="16" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:6 %trunc_ln44_6 = partselect i16 @_ssdm_op_PartSelect.i16.i80.i32.i32, i80 %layer18_out_read, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln44_6"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="16" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:7 %trunc_ln44_7 = partselect i16 @_ssdm_op_PartSelect.i16.i80.i32.i32, i80 %layer18_out_read, i32 64, i32 79

]]></Node>
<StgValue><ssdm name="trunc_ln44_7"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:8 %icmp_ln51 = icmp_sgt  i16 %trunc_ln44, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln51"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="80" op_2_bw="32">
<![CDATA[
entry_ifconv:9 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i80.i32, i80 %layer18_out_read, i32 15

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="6" op_0_bw="6" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:10 %trunc_ln3 = partselect i6 @_ssdm_op_PartSelect.i6.i80.i32.i32, i80 %layer18_out_read, i32 4, i32 9

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="1" op_1_bw="80" op_2_bw="32">
<![CDATA[
entry_ifconv:11 %tmp_78 = bitselect i1 @_ssdm_op_BitSelect.i1.i80.i32, i80 %layer18_out_read, i32 3

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="3" op_0_bw="80">
<![CDATA[
entry_ifconv:12 %trunc_ln52 = trunc i80 %layer18_out_read

]]></Node>
<StgValue><ssdm name="trunc_ln52"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:13 %icmp_ln52 = icmp_ne  i3 %trunc_ln52, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln52"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1" op_1_bw="80" op_2_bw="32">
<![CDATA[
entry_ifconv:14 %tmp_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i80.i32, i80 %layer18_out_read, i32 9

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="80" op_2_bw="32">
<![CDATA[
entry_ifconv:15 %tmp_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i80.i32, i80 %layer18_out_read, i32 4

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:16 %or_ln52 = or i1 %tmp_80, i1 %icmp_ln52

]]></Node>
<StgValue><ssdm name="or_ln52"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:17 %and_ln52 = and i1 %or_ln52, i1 %tmp_78

]]></Node>
<StgValue><ssdm name="and_ln52"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="6" op_0_bw="1">
<![CDATA[
entry_ifconv:18 %zext_ln52 = zext i1 %and_ln52

]]></Node>
<StgValue><ssdm name="zext_ln52"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:19 %add_ln52 = add i6 %trunc_ln3, i6 %zext_ln52

]]></Node>
<StgValue><ssdm name="add_ln52"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="6" op_0_bw="6" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:20 %tmp_s = partselect i6 @_ssdm_op_PartSelect.i6.i80.i32.i32, i80 %layer18_out_read, i32 10, i32 15

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:21 %icmp_ln52_23 = icmp_eq  i6 %tmp_s, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln52_23"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
entry_ifconv:22 %tmp_81 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln52, i32 5

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:23 %not_tmp_146 = xor i1 %tmp_79, i1 1

]]></Node>
<StgValue><ssdm name="not_tmp_146"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:24 %and_ln52_42 = or i1 %tmp_81, i1 %not_tmp_146

]]></Node>
<StgValue><ssdm name="and_ln52_42"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:25 %empty = and i1 %icmp_ln52_23, i1 %and_ln52_42

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_36" val="1"/>
<literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:26 %or_ln52_35 = or i1 %empty, i1 %tmp

]]></Node>
<StgValue><ssdm name="or_ln52_35"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:27 %xor_ln52 = xor i1 %empty, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln52"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:28 %or_ln52_36 = or i1 %tmp, i1 %xor_ln52

]]></Node>
<StgValue><ssdm name="or_ln52_36"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_35" val="1"/>
<literal name="or_ln52_36" val="1"/>
<literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
entry_ifconv:29 %select_ln52 = select i1 %tmp, i6 0, i6 %add_ln52

]]></Node>
<StgValue><ssdm name="select_ln52"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_36" val="1"/>
<literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
entry_ifconv:30 %select_ln52_35 = select i1 %or_ln52_35, i6 %select_ln52, i6 63

]]></Node>
<StgValue><ssdm name="select_ln52_35"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
entry_ifconv:31 %select_ln52_36 = select i1 %or_ln52_36, i6 %select_ln52_35, i6 %add_ln52

]]></Node>
<StgValue><ssdm name="select_ln52_36"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
entry_ifconv:32 %out_data_0_0_0_0_0_load = select i1 %icmp_ln51, i6 %select_ln52_36, i6 0

]]></Node>
<StgValue><ssdm name="out_data_0_0_0_0_0_load"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:33 %icmp_ln51_11 = icmp_sgt  i16 %trunc_ln44_s, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_11"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="80" op_2_bw="32">
<![CDATA[
entry_ifconv:34 %tmp_82 = bitselect i1 @_ssdm_op_BitSelect.i1.i80.i32, i80 %layer18_out_read, i32 31

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="6" op_0_bw="6" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:35 %trunc_ln52_s = partselect i6 @_ssdm_op_PartSelect.i6.i80.i32.i32, i80 %layer18_out_read, i32 20, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln52_s"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="80" op_2_bw="32">
<![CDATA[
entry_ifconv:36 %tmp_83 = bitselect i1 @_ssdm_op_BitSelect.i1.i80.i32, i80 %layer18_out_read, i32 19

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="3" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:37 %tmp_77 = partselect i3 @_ssdm_op_PartSelect.i3.i80.i32.i32, i80 %layer18_out_read, i32 16, i32 18

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:38 %icmp_ln52_24 = icmp_ne  i3 %tmp_77, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln52_24"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="80" op_2_bw="32">
<![CDATA[
entry_ifconv:39 %tmp_84 = bitselect i1 @_ssdm_op_BitSelect.i1.i80.i32, i80 %layer18_out_read, i32 25

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="80" op_2_bw="32">
<![CDATA[
entry_ifconv:40 %tmp_85 = bitselect i1 @_ssdm_op_BitSelect.i1.i80.i32, i80 %layer18_out_read, i32 20

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:41 %or_ln52_37 = or i1 %tmp_85, i1 %icmp_ln52_24

]]></Node>
<StgValue><ssdm name="or_ln52_37"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:42 %and_ln52_11 = and i1 %or_ln52_37, i1 %tmp_83

]]></Node>
<StgValue><ssdm name="and_ln52_11"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="6" op_0_bw="1">
<![CDATA[
entry_ifconv:43 %zext_ln52_11 = zext i1 %and_ln52_11

]]></Node>
<StgValue><ssdm name="zext_ln52_11"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:44 %add_ln52_11 = add i6 %trunc_ln52_s, i6 %zext_ln52_11

]]></Node>
<StgValue><ssdm name="add_ln52_11"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="6" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:45 %tmp_86 = partselect i6 @_ssdm_op_PartSelect.i6.i80.i32.i32, i80 %layer18_out_read, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:46 %icmp_ln52_25 = icmp_eq  i6 %tmp_86, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln52_25"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
entry_ifconv:47 %tmp_87 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln52_11, i32 5

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:48 %not_tmp_153 = xor i1 %tmp_84, i1 1

]]></Node>
<StgValue><ssdm name="not_tmp_153"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:49 %and_ln52_44 = or i1 %tmp_87, i1 %not_tmp_153

]]></Node>
<StgValue><ssdm name="and_ln52_44"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:50 %empty_56 = and i1 %icmp_ln52_25, i1 %and_ln52_44

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_39" val="1"/>
<literal name="icmp_ln51_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:51 %or_ln52_38 = or i1 %empty_56, i1 %tmp_82

]]></Node>
<StgValue><ssdm name="or_ln52_38"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:52 %xor_ln52_11 = xor i1 %empty_56, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln52_11"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:53 %or_ln52_39 = or i1 %tmp_82, i1 %xor_ln52_11

]]></Node>
<StgValue><ssdm name="or_ln52_39"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_38" val="1"/>
<literal name="or_ln52_39" val="1"/>
<literal name="icmp_ln51_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
entry_ifconv:54 %select_ln52_37 = select i1 %tmp_82, i6 0, i6 %add_ln52_11

]]></Node>
<StgValue><ssdm name="select_ln52_37"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_39" val="1"/>
<literal name="icmp_ln51_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
entry_ifconv:55 %select_ln52_38 = select i1 %or_ln52_38, i6 %select_ln52_37, i6 63

]]></Node>
<StgValue><ssdm name="select_ln52_38"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
entry_ifconv:56 %select_ln52_39 = select i1 %or_ln52_39, i6 %select_ln52_38, i6 %add_ln52_11

]]></Node>
<StgValue><ssdm name="select_ln52_39"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
entry_ifconv:57 %out_data_0_1_0_0_0_load = select i1 %icmp_ln51_11, i6 %select_ln52_39, i6 0

]]></Node>
<StgValue><ssdm name="out_data_0_1_0_0_0_load"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:58 %icmp_ln51_12 = icmp_sgt  i16 %trunc_ln44_5, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_12"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="80" op_2_bw="32">
<![CDATA[
entry_ifconv:59 %tmp_88 = bitselect i1 @_ssdm_op_BitSelect.i1.i80.i32, i80 %layer18_out_read, i32 47

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="6" op_0_bw="6" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:60 %trunc_ln52_5 = partselect i6 @_ssdm_op_PartSelect.i6.i80.i32.i32, i80 %layer18_out_read, i32 36, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln52_5"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="80" op_2_bw="32">
<![CDATA[
entry_ifconv:61 %tmp_89 = bitselect i1 @_ssdm_op_BitSelect.i1.i80.i32, i80 %layer18_out_read, i32 35

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="3" op_0_bw="3" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:62 %tmp_90 = partselect i3 @_ssdm_op_PartSelect.i3.i80.i32.i32, i80 %layer18_out_read, i32 32, i32 34

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:63 %icmp_ln52_26 = icmp_ne  i3 %tmp_90, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln52_26"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="80" op_2_bw="32">
<![CDATA[
entry_ifconv:64 %tmp_91 = bitselect i1 @_ssdm_op_BitSelect.i1.i80.i32, i80 %layer18_out_read, i32 41

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="80" op_2_bw="32">
<![CDATA[
entry_ifconv:65 %tmp_92 = bitselect i1 @_ssdm_op_BitSelect.i1.i80.i32, i80 %layer18_out_read, i32 36

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:66 %or_ln52_40 = or i1 %tmp_92, i1 %icmp_ln52_26

]]></Node>
<StgValue><ssdm name="or_ln52_40"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:67 %and_ln52_12 = and i1 %or_ln52_40, i1 %tmp_89

]]></Node>
<StgValue><ssdm name="and_ln52_12"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="6" op_0_bw="1">
<![CDATA[
entry_ifconv:68 %zext_ln52_12 = zext i1 %and_ln52_12

]]></Node>
<StgValue><ssdm name="zext_ln52_12"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:69 %add_ln52_12 = add i6 %trunc_ln52_5, i6 %zext_ln52_12

]]></Node>
<StgValue><ssdm name="add_ln52_12"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="6" op_0_bw="6" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:70 %tmp_93 = partselect i6 @_ssdm_op_PartSelect.i6.i80.i32.i32, i80 %layer18_out_read, i32 42, i32 47

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:71 %icmp_ln52_27 = icmp_eq  i6 %tmp_93, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln52_27"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
entry_ifconv:72 %tmp_94 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln52_12, i32 5

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:73 %not_tmp_160 = xor i1 %tmp_91, i1 1

]]></Node>
<StgValue><ssdm name="not_tmp_160"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:74 %and_ln52_46 = or i1 %tmp_94, i1 %not_tmp_160

]]></Node>
<StgValue><ssdm name="and_ln52_46"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:75 %empty_57 = and i1 %icmp_ln52_27, i1 %and_ln52_46

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_42" val="1"/>
<literal name="icmp_ln51_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:76 %or_ln52_41 = or i1 %empty_57, i1 %tmp_88

]]></Node>
<StgValue><ssdm name="or_ln52_41"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:77 %xor_ln52_12 = xor i1 %empty_57, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln52_12"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:78 %or_ln52_42 = or i1 %tmp_88, i1 %xor_ln52_12

]]></Node>
<StgValue><ssdm name="or_ln52_42"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_41" val="1"/>
<literal name="or_ln52_42" val="1"/>
<literal name="icmp_ln51_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
entry_ifconv:79 %select_ln52_40 = select i1 %tmp_88, i6 0, i6 %add_ln52_12

]]></Node>
<StgValue><ssdm name="select_ln52_40"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_42" val="1"/>
<literal name="icmp_ln51_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
entry_ifconv:80 %select_ln52_41 = select i1 %or_ln52_41, i6 %select_ln52_40, i6 63

]]></Node>
<StgValue><ssdm name="select_ln52_41"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
entry_ifconv:81 %select_ln52_42 = select i1 %or_ln52_42, i6 %select_ln52_41, i6 %add_ln52_12

]]></Node>
<StgValue><ssdm name="select_ln52_42"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
entry_ifconv:82 %out_data_0_2_0_0_0_load = select i1 %icmp_ln51_12, i6 %select_ln52_42, i6 0

]]></Node>
<StgValue><ssdm name="out_data_0_2_0_0_0_load"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:83 %icmp_ln51_13 = icmp_sgt  i16 %trunc_ln44_6, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_13"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="80" op_2_bw="32">
<![CDATA[
entry_ifconv:84 %tmp_95 = bitselect i1 @_ssdm_op_BitSelect.i1.i80.i32, i80 %layer18_out_read, i32 63

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="6" op_0_bw="6" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:85 %trunc_ln52_6 = partselect i6 @_ssdm_op_PartSelect.i6.i80.i32.i32, i80 %layer18_out_read, i32 52, i32 57

]]></Node>
<StgValue><ssdm name="trunc_ln52_6"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="80" op_2_bw="32">
<![CDATA[
entry_ifconv:86 %tmp_96 = bitselect i1 @_ssdm_op_BitSelect.i1.i80.i32, i80 %layer18_out_read, i32 51

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="3" op_0_bw="3" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:87 %tmp_97 = partselect i3 @_ssdm_op_PartSelect.i3.i80.i32.i32, i80 %layer18_out_read, i32 48, i32 50

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:88 %icmp_ln52_28 = icmp_ne  i3 %tmp_97, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln52_28"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="80" op_2_bw="32">
<![CDATA[
entry_ifconv:89 %tmp_98 = bitselect i1 @_ssdm_op_BitSelect.i1.i80.i32, i80 %layer18_out_read, i32 57

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="80" op_2_bw="32">
<![CDATA[
entry_ifconv:90 %tmp_99 = bitselect i1 @_ssdm_op_BitSelect.i1.i80.i32, i80 %layer18_out_read, i32 52

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:91 %or_ln52_43 = or i1 %tmp_99, i1 %icmp_ln52_28

]]></Node>
<StgValue><ssdm name="or_ln52_43"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:92 %and_ln52_13 = and i1 %or_ln52_43, i1 %tmp_96

]]></Node>
<StgValue><ssdm name="and_ln52_13"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="6" op_0_bw="1">
<![CDATA[
entry_ifconv:93 %zext_ln52_13 = zext i1 %and_ln52_13

]]></Node>
<StgValue><ssdm name="zext_ln52_13"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:94 %add_ln52_13 = add i6 %trunc_ln52_6, i6 %zext_ln52_13

]]></Node>
<StgValue><ssdm name="add_ln52_13"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="6" op_0_bw="6" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:95 %tmp_100 = partselect i6 @_ssdm_op_PartSelect.i6.i80.i32.i32, i80 %layer18_out_read, i32 58, i32 63

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:96 %icmp_ln52_29 = icmp_eq  i6 %tmp_100, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln52_29"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
entry_ifconv:97 %tmp_101 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln52_13, i32 5

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:98 %not_tmp_167 = xor i1 %tmp_98, i1 1

]]></Node>
<StgValue><ssdm name="not_tmp_167"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:99 %and_ln52_48 = or i1 %tmp_101, i1 %not_tmp_167

]]></Node>
<StgValue><ssdm name="and_ln52_48"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:100 %empty_58 = and i1 %icmp_ln52_29, i1 %and_ln52_48

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_45" val="1"/>
<literal name="icmp_ln51_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:101 %or_ln52_44 = or i1 %empty_58, i1 %tmp_95

]]></Node>
<StgValue><ssdm name="or_ln52_44"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:102 %xor_ln52_13 = xor i1 %empty_58, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln52_13"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:103 %or_ln52_45 = or i1 %tmp_95, i1 %xor_ln52_13

]]></Node>
<StgValue><ssdm name="or_ln52_45"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_44" val="1"/>
<literal name="or_ln52_45" val="1"/>
<literal name="icmp_ln51_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
entry_ifconv:104 %select_ln52_43 = select i1 %tmp_95, i6 0, i6 %add_ln52_13

]]></Node>
<StgValue><ssdm name="select_ln52_43"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_45" val="1"/>
<literal name="icmp_ln51_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
entry_ifconv:105 %select_ln52_44 = select i1 %or_ln52_44, i6 %select_ln52_43, i6 63

]]></Node>
<StgValue><ssdm name="select_ln52_44"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
entry_ifconv:106 %select_ln52_45 = select i1 %or_ln52_45, i6 %select_ln52_44, i6 %add_ln52_13

]]></Node>
<StgValue><ssdm name="select_ln52_45"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
entry_ifconv:107 %out_data_0_3_0_0_0_load = select i1 %icmp_ln51_13, i6 %select_ln52_45, i6 0

]]></Node>
<StgValue><ssdm name="out_data_0_3_0_0_0_load"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:108 %icmp_ln51_14 = icmp_sgt  i16 %trunc_ln44_7, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_14"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="80" op_2_bw="32">
<![CDATA[
entry_ifconv:109 %tmp_102 = bitselect i1 @_ssdm_op_BitSelect.i1.i80.i32, i80 %layer18_out_read, i32 79

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="6" op_0_bw="6" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:110 %trunc_ln52_7 = partselect i6 @_ssdm_op_PartSelect.i6.i80.i32.i32, i80 %layer18_out_read, i32 68, i32 73

]]></Node>
<StgValue><ssdm name="trunc_ln52_7"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="80" op_2_bw="32">
<![CDATA[
entry_ifconv:111 %tmp_103 = bitselect i1 @_ssdm_op_BitSelect.i1.i80.i32, i80 %layer18_out_read, i32 67

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="3" op_0_bw="3" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:112 %tmp_104 = partselect i3 @_ssdm_op_PartSelect.i3.i80.i32.i32, i80 %layer18_out_read, i32 64, i32 66

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:113 %icmp_ln52_30 = icmp_ne  i3 %tmp_104, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln52_30"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="80" op_2_bw="32">
<![CDATA[
entry_ifconv:114 %tmp_105 = bitselect i1 @_ssdm_op_BitSelect.i1.i80.i32, i80 %layer18_out_read, i32 73

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="80" op_2_bw="32">
<![CDATA[
entry_ifconv:115 %tmp_106 = bitselect i1 @_ssdm_op_BitSelect.i1.i80.i32, i80 %layer18_out_read, i32 68

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:116 %or_ln52_46 = or i1 %tmp_106, i1 %icmp_ln52_30

]]></Node>
<StgValue><ssdm name="or_ln52_46"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:117 %and_ln52_14 = and i1 %or_ln52_46, i1 %tmp_103

]]></Node>
<StgValue><ssdm name="and_ln52_14"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="6" op_0_bw="1">
<![CDATA[
entry_ifconv:118 %zext_ln52_14 = zext i1 %and_ln52_14

]]></Node>
<StgValue><ssdm name="zext_ln52_14"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:119 %add_ln52_14 = add i6 %trunc_ln52_7, i6 %zext_ln52_14

]]></Node>
<StgValue><ssdm name="add_ln52_14"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="6" op_0_bw="6" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:120 %tmp_107 = partselect i6 @_ssdm_op_PartSelect.i6.i80.i32.i32, i80 %layer18_out_read, i32 74, i32 79

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry_ifconv:121 %icmp_ln52_31 = icmp_eq  i6 %tmp_107, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln52_31"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
entry_ifconv:122 %tmp_108 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln52_14, i32 5

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:123 %not_tmp_174 = xor i1 %tmp_105, i1 1

]]></Node>
<StgValue><ssdm name="not_tmp_174"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:124 %and_ln52_49 = or i1 %tmp_108, i1 %not_tmp_174

]]></Node>
<StgValue><ssdm name="and_ln52_49"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:125 %empty_59 = and i1 %icmp_ln52_31, i1 %and_ln52_49

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_48" val="1"/>
<literal name="icmp_ln51_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:126 %or_ln52_47 = or i1 %empty_59, i1 %tmp_102

]]></Node>
<StgValue><ssdm name="or_ln52_47"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:127 %xor_ln52_14 = xor i1 %empty_59, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln52_14"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:128 %or_ln52_48 = or i1 %tmp_102, i1 %xor_ln52_14

]]></Node>
<StgValue><ssdm name="or_ln52_48"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_47" val="1"/>
<literal name="or_ln52_48" val="1"/>
<literal name="icmp_ln51_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
entry_ifconv:129 %select_ln52_46 = select i1 %tmp_102, i6 0, i6 %add_ln52_14

]]></Node>
<StgValue><ssdm name="select_ln52_46"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln52_48" val="1"/>
<literal name="icmp_ln51_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
entry_ifconv:130 %select_ln52_47 = select i1 %or_ln52_47, i6 %select_ln52_46, i6 63

]]></Node>
<StgValue><ssdm name="select_ln52_47"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
entry_ifconv:131 %select_ln52_48 = select i1 %or_ln52_48, i6 %select_ln52_47, i6 %add_ln52_14

]]></Node>
<StgValue><ssdm name="select_ln52_48"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
entry_ifconv:132 %out_data_0_4_0_0_0_load = select i1 %icmp_ln51_14, i6 %select_ln52_48, i6 0

]]></Node>
<StgValue><ssdm name="out_data_0_4_0_0_0_load"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="30" op_0_bw="30" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6">
<![CDATA[
entry_ifconv:133 %p_s = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i6.i6.i6.i6.i6, i6 %out_data_0_4_0_0_0_load, i6 %out_data_0_3_0_0_0_load, i6 %out_data_0_2_0_0_0_load, i6 %out_data_0_1_0_0_0_load, i6 %out_data_0_0_0_0_0_load

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="30">
<![CDATA[
entry_ifconv:134 %write_ln57 = write void @_ssdm_op_Write.ap_fifo.volatile.i30P0A, i30 %layer19_out, i30 %p_s

]]></Node>
<StgValue><ssdm name="write_ln57"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0">
<![CDATA[
entry_ifconv:135 %ret_ln59 = ret

]]></Node>
<StgValue><ssdm name="ret_ln59"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
