Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Aug 24 09:59:27 2020
| Host         : Campo-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (14)
7. checking multiple_clock (30)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (30)
-------------------------------
 There are 30 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.833        0.000                      0                   51        0.090        0.000                      0                   51        2.633        0.000                       0                    36  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 5.000}        10.000          100.000         
  clk_out_clk_wiz_0     {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0    {0.000 25.000}       50.000          20.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out_clk_wiz_0_1   {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out_clk_wiz_0           4.833        0.000                      0                   51        0.206        0.000                      0                   51        4.130        0.000                       0                    32  
  clkfbout_clk_wiz_0                                                                                                                                                      2.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out_clk_wiz_0_1         4.835        0.000                      0                   51        0.206        0.000                      0                   51        4.130        0.000                       0                    32  
  clkfbout_clk_wiz_0_1                                                                                                                                                    2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out_clk_wiz_0_1  clk_out_clk_wiz_0          4.833        0.000                      0                   51        0.090        0.000                      0                   51  
clk_out_clk_wiz_0    clk_out_clk_wiz_0_1        4.833        0.000                      0                   51        0.090        0.000                      0                   51  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  vga_Clk/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  vga_Clk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  vga_Clk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  vga_Clk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  vga_Clk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  vga_Clk/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_0
  To Clock:  clk_out_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.833ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.833ns  (required time - arrival time)
  Source:                 vga_Sync/line_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/frame_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_wiz_0 rise@9.259ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.759ns  (logic 1.021ns (27.159%)  route 2.738ns (72.841%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.001ns = ( 7.258 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.387ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.632    -2.387    vga_Sync/clk_out
    SLICE_X6Y38          FDRE                                         r  vga_Sync/line_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.478    -1.909 r  vga_Sync/line_count_reg[1]/Q
                         net (fo=7, routed)           0.822    -1.086    vga_Sync/line_count_reg_n_0_[1]
    SLICE_X5Y38          LUT3 (Prop_lut3_I1_O)        0.295    -0.791 f  vga_Sync/line_count[6]_i_2/O
                         net (fo=3, routed)           0.487    -0.304    vga_Sync/line_count[6]_i_2_n_0
    SLICE_X4Y38          LUT6 (Prop_lut6_I0_O)        0.124    -0.180 r  vga_Sync/frame_count[9]_i_1/O
                         net (fo=18, routed)          0.868     0.688    vga_Sync/frame_count
    SLICE_X5Y36          LUT6 (Prop_lut6_I0_O)        0.124     0.812 r  vga_Sync/frame_count[10]_i_1/O
                         net (fo=4, routed)           0.560     1.373    vga_Sync/frame_count[10]_i_1_n_0
    SLICE_X6Y36          FDRE                                         r  vga_Sync/frame_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.512     7.258    vga_Sync/clk_out
    SLICE_X6Y36          FDRE                                         r  vga_Sync/frame_count_reg[3]/C
                         clock pessimism             -0.412     6.846    
                         clock uncertainty           -0.116     6.730    
    SLICE_X6Y36          FDRE (Setup_fdre_C_R)       -0.524     6.206    vga_Sync/frame_count_reg[3]
  -------------------------------------------------------------------
                         required time                          6.206    
                         arrival time                          -1.373    
  -------------------------------------------------------------------
                         slack                                  4.833    

Slack (MET) :             4.833ns  (required time - arrival time)
  Source:                 vga_Sync/line_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/frame_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_wiz_0 rise@9.259ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.759ns  (logic 1.021ns (27.159%)  route 2.738ns (72.841%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.001ns = ( 7.258 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.387ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.632    -2.387    vga_Sync/clk_out
    SLICE_X6Y38          FDRE                                         r  vga_Sync/line_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.478    -1.909 r  vga_Sync/line_count_reg[1]/Q
                         net (fo=7, routed)           0.822    -1.086    vga_Sync/line_count_reg_n_0_[1]
    SLICE_X5Y38          LUT3 (Prop_lut3_I1_O)        0.295    -0.791 f  vga_Sync/line_count[6]_i_2/O
                         net (fo=3, routed)           0.487    -0.304    vga_Sync/line_count[6]_i_2_n_0
    SLICE_X4Y38          LUT6 (Prop_lut6_I0_O)        0.124    -0.180 r  vga_Sync/frame_count[9]_i_1/O
                         net (fo=18, routed)          0.868     0.688    vga_Sync/frame_count
    SLICE_X5Y36          LUT6 (Prop_lut6_I0_O)        0.124     0.812 r  vga_Sync/frame_count[10]_i_1/O
                         net (fo=4, routed)           0.560     1.373    vga_Sync/frame_count[10]_i_1_n_0
    SLICE_X6Y36          FDRE                                         r  vga_Sync/frame_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.512     7.258    vga_Sync/clk_out
    SLICE_X6Y36          FDRE                                         r  vga_Sync/frame_count_reg[5]/C
                         clock pessimism             -0.412     6.846    
                         clock uncertainty           -0.116     6.730    
    SLICE_X6Y36          FDRE (Setup_fdre_C_R)       -0.524     6.206    vga_Sync/frame_count_reg[5]
  -------------------------------------------------------------------
                         required time                          6.206    
                         arrival time                          -1.373    
  -------------------------------------------------------------------
                         slack                                  4.833    

Slack (MET) :             4.901ns  (required time - arrival time)
  Source:                 vga_Sync/line_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/frame_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_wiz_0 rise@9.259ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.776ns  (logic 1.021ns (27.042%)  route 2.755ns (72.958%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.999ns = ( 7.260 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.387ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.632    -2.387    vga_Sync/clk_out
    SLICE_X6Y38          FDRE                                         r  vga_Sync/line_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.478    -1.909 r  vga_Sync/line_count_reg[1]/Q
                         net (fo=7, routed)           0.822    -1.086    vga_Sync/line_count_reg_n_0_[1]
    SLICE_X5Y38          LUT3 (Prop_lut3_I1_O)        0.295    -0.791 f  vga_Sync/line_count[6]_i_2/O
                         net (fo=3, routed)           0.487    -0.304    vga_Sync/line_count[6]_i_2_n_0
    SLICE_X4Y38          LUT6 (Prop_lut6_I0_O)        0.124    -0.180 r  vga_Sync/frame_count[9]_i_1/O
                         net (fo=18, routed)          0.868     0.688    vga_Sync/frame_count
    SLICE_X5Y36          LUT6 (Prop_lut6_I0_O)        0.124     0.812 r  vga_Sync/frame_count[10]_i_1/O
                         net (fo=4, routed)           0.577     1.389    vga_Sync/frame_count[10]_i_1_n_0
    SLICE_X3Y36          FDRE                                         r  vga_Sync/frame_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.514     7.260    vga_Sync/clk_out
    SLICE_X3Y36          FDRE                                         r  vga_Sync/frame_count_reg[10]/C
                         clock pessimism             -0.425     6.835    
                         clock uncertainty           -0.116     6.719    
    SLICE_X3Y36          FDRE (Setup_fdre_C_R)       -0.429     6.290    vga_Sync/frame_count_reg[10]
  -------------------------------------------------------------------
                         required time                          6.290    
                         arrival time                          -1.389    
  -------------------------------------------------------------------
                         slack                                  4.901    

Slack (MET) :             4.901ns  (required time - arrival time)
  Source:                 vga_Sync/line_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/frame_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_wiz_0 rise@9.259ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.776ns  (logic 1.021ns (27.042%)  route 2.755ns (72.958%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.999ns = ( 7.260 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.387ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.632    -2.387    vga_Sync/clk_out
    SLICE_X6Y38          FDRE                                         r  vga_Sync/line_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.478    -1.909 r  vga_Sync/line_count_reg[1]/Q
                         net (fo=7, routed)           0.822    -1.086    vga_Sync/line_count_reg_n_0_[1]
    SLICE_X5Y38          LUT3 (Prop_lut3_I1_O)        0.295    -0.791 f  vga_Sync/line_count[6]_i_2/O
                         net (fo=3, routed)           0.487    -0.304    vga_Sync/line_count[6]_i_2_n_0
    SLICE_X4Y38          LUT6 (Prop_lut6_I0_O)        0.124    -0.180 r  vga_Sync/frame_count[9]_i_1/O
                         net (fo=18, routed)          0.868     0.688    vga_Sync/frame_count
    SLICE_X5Y36          LUT6 (Prop_lut6_I0_O)        0.124     0.812 r  vga_Sync/frame_count[10]_i_1/O
                         net (fo=4, routed)           0.577     1.389    vga_Sync/frame_count[10]_i_1_n_0
    SLICE_X3Y36          FDRE                                         r  vga_Sync/frame_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.514     7.260    vga_Sync/clk_out
    SLICE_X3Y36          FDRE                                         r  vga_Sync/frame_count_reg[1]/C
                         clock pessimism             -0.425     6.835    
                         clock uncertainty           -0.116     6.719    
    SLICE_X3Y36          FDRE (Setup_fdre_C_R)       -0.429     6.290    vga_Sync/frame_count_reg[1]
  -------------------------------------------------------------------
                         required time                          6.290    
                         arrival time                          -1.389    
  -------------------------------------------------------------------
                         slack                                  4.901    

Slack (MET) :             5.229ns  (required time - arrival time)
  Source:                 vga_Sync/frame_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            checker_black_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_wiz_0 rise@9.259ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.452ns  (logic 1.126ns (32.615%)  route 2.326ns (67.385%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.996ns = ( 7.263 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.389ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.630    -2.389    vga_Sync/clk_out
    SLICE_X6Y36          FDRE                                         r  vga_Sync/frame_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.518    -1.871 f  vga_Sync/frame_count_reg[3]/Q
                         net (fo=7, routed)           0.994    -0.876    vga_Sync/frame_count_reg_n_0_[3]
    SLICE_X5Y36          LUT2 (Prop_lut2_I0_O)        0.152    -0.724 r  vga_Sync/frame_count[10]_i_4/O
                         net (fo=2, routed)           0.521    -0.203    vga_Sync/frame_count[10]_i_4_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I5_O)        0.332     0.129 r  vga_Sync/checker_black_counter[5]_i_4/O
                         net (fo=2, routed)           0.170     0.299    vga_Sync/checker_black_counter[5]_i_4_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I3_O)        0.124     0.423 r  vga_Sync/checker_black_counter[5]_i_1/O
                         net (fo=6, routed)           0.641     1.064    vga_Sync_n_0
    SLICE_X3Y39          FDRE                                         r  checker_black_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.517     7.263    vga_clk
    SLICE_X3Y39          FDRE                                         r  checker_black_counter_reg[0]/C
                         clock pessimism             -0.425     6.838    
                         clock uncertainty           -0.116     6.722    
    SLICE_X3Y39          FDRE (Setup_fdre_C_R)       -0.429     6.293    checker_black_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          6.293    
                         arrival time                          -1.064    
  -------------------------------------------------------------------
                         slack                                  5.229    

Slack (MET) :             5.229ns  (required time - arrival time)
  Source:                 vga_Sync/frame_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            checker_black_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_wiz_0 rise@9.259ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.452ns  (logic 1.126ns (32.615%)  route 2.326ns (67.385%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.996ns = ( 7.263 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.389ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.630    -2.389    vga_Sync/clk_out
    SLICE_X6Y36          FDRE                                         r  vga_Sync/frame_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.518    -1.871 f  vga_Sync/frame_count_reg[3]/Q
                         net (fo=7, routed)           0.994    -0.876    vga_Sync/frame_count_reg_n_0_[3]
    SLICE_X5Y36          LUT2 (Prop_lut2_I0_O)        0.152    -0.724 r  vga_Sync/frame_count[10]_i_4/O
                         net (fo=2, routed)           0.521    -0.203    vga_Sync/frame_count[10]_i_4_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I5_O)        0.332     0.129 r  vga_Sync/checker_black_counter[5]_i_4/O
                         net (fo=2, routed)           0.170     0.299    vga_Sync/checker_black_counter[5]_i_4_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I3_O)        0.124     0.423 r  vga_Sync/checker_black_counter[5]_i_1/O
                         net (fo=6, routed)           0.641     1.064    vga_Sync_n_0
    SLICE_X3Y39          FDRE                                         r  checker_black_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.517     7.263    vga_clk
    SLICE_X3Y39          FDRE                                         r  checker_black_counter_reg[1]/C
                         clock pessimism             -0.425     6.838    
                         clock uncertainty           -0.116     6.722    
    SLICE_X3Y39          FDRE (Setup_fdre_C_R)       -0.429     6.293    checker_black_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          6.293    
                         arrival time                          -1.064    
  -------------------------------------------------------------------
                         slack                                  5.229    

Slack (MET) :             5.248ns  (required time - arrival time)
  Source:                 vga_Sync/frame_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            checker_black_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_wiz_0 rise@9.259ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.444ns  (logic 1.126ns (32.697%)  route 2.318ns (67.303%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.998ns = ( 7.261 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.389ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.630    -2.389    vga_Sync/clk_out
    SLICE_X6Y36          FDRE                                         r  vga_Sync/frame_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.518    -1.871 f  vga_Sync/frame_count_reg[3]/Q
                         net (fo=7, routed)           0.994    -0.876    vga_Sync/frame_count_reg_n_0_[3]
    SLICE_X5Y36          LUT2 (Prop_lut2_I0_O)        0.152    -0.724 r  vga_Sync/frame_count[10]_i_4/O
                         net (fo=2, routed)           0.521    -0.203    vga_Sync/frame_count[10]_i_4_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I5_O)        0.332     0.129 r  vga_Sync/checker_black_counter[5]_i_4/O
                         net (fo=2, routed)           0.170     0.299    vga_Sync/checker_black_counter[5]_i_4_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I3_O)        0.124     0.423 r  vga_Sync/checker_black_counter[5]_i_1/O
                         net (fo=6, routed)           0.632     1.055    vga_Sync_n_0
    SLICE_X4Y39          FDRE                                         r  checker_black_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.515     7.261    vga_clk
    SLICE_X4Y39          FDRE                                         r  checker_black_counter_reg[2]/C
                         clock pessimism             -0.412     6.849    
                         clock uncertainty           -0.116     6.733    
    SLICE_X4Y39          FDRE (Setup_fdre_C_R)       -0.429     6.304    checker_black_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          6.304    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                  5.248    

Slack (MET) :             5.248ns  (required time - arrival time)
  Source:                 vga_Sync/frame_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            checker_black_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_wiz_0 rise@9.259ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.444ns  (logic 1.126ns (32.697%)  route 2.318ns (67.303%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.998ns = ( 7.261 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.389ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.630    -2.389    vga_Sync/clk_out
    SLICE_X6Y36          FDRE                                         r  vga_Sync/frame_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.518    -1.871 f  vga_Sync/frame_count_reg[3]/Q
                         net (fo=7, routed)           0.994    -0.876    vga_Sync/frame_count_reg_n_0_[3]
    SLICE_X5Y36          LUT2 (Prop_lut2_I0_O)        0.152    -0.724 r  vga_Sync/frame_count[10]_i_4/O
                         net (fo=2, routed)           0.521    -0.203    vga_Sync/frame_count[10]_i_4_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I5_O)        0.332     0.129 r  vga_Sync/checker_black_counter[5]_i_4/O
                         net (fo=2, routed)           0.170     0.299    vga_Sync/checker_black_counter[5]_i_4_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I3_O)        0.124     0.423 r  vga_Sync/checker_black_counter[5]_i_1/O
                         net (fo=6, routed)           0.632     1.055    vga_Sync_n_0
    SLICE_X4Y39          FDRE                                         r  checker_black_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.515     7.261    vga_clk
    SLICE_X4Y39          FDRE                                         r  checker_black_counter_reg[3]/C
                         clock pessimism             -0.412     6.849    
                         clock uncertainty           -0.116     6.733    
    SLICE_X4Y39          FDRE (Setup_fdre_C_R)       -0.429     6.304    checker_black_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          6.304    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                  5.248    

Slack (MET) :             5.248ns  (required time - arrival time)
  Source:                 vga_Sync/frame_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            checker_black_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_wiz_0 rise@9.259ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.444ns  (logic 1.126ns (32.697%)  route 2.318ns (67.303%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.998ns = ( 7.261 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.389ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.630    -2.389    vga_Sync/clk_out
    SLICE_X6Y36          FDRE                                         r  vga_Sync/frame_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.518    -1.871 f  vga_Sync/frame_count_reg[3]/Q
                         net (fo=7, routed)           0.994    -0.876    vga_Sync/frame_count_reg_n_0_[3]
    SLICE_X5Y36          LUT2 (Prop_lut2_I0_O)        0.152    -0.724 r  vga_Sync/frame_count[10]_i_4/O
                         net (fo=2, routed)           0.521    -0.203    vga_Sync/frame_count[10]_i_4_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I5_O)        0.332     0.129 r  vga_Sync/checker_black_counter[5]_i_4/O
                         net (fo=2, routed)           0.170     0.299    vga_Sync/checker_black_counter[5]_i_4_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I3_O)        0.124     0.423 r  vga_Sync/checker_black_counter[5]_i_1/O
                         net (fo=6, routed)           0.632     1.055    vga_Sync_n_0
    SLICE_X4Y39          FDRE                                         r  checker_black_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.515     7.261    vga_clk
    SLICE_X4Y39          FDRE                                         r  checker_black_counter_reg[4]/C
                         clock pessimism             -0.412     6.849    
                         clock uncertainty           -0.116     6.733    
    SLICE_X4Y39          FDRE (Setup_fdre_C_R)       -0.429     6.304    checker_black_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          6.304    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                  5.248    

Slack (MET) :             5.248ns  (required time - arrival time)
  Source:                 vga_Sync/frame_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            checker_black_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_wiz_0 rise@9.259ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.444ns  (logic 1.126ns (32.697%)  route 2.318ns (67.303%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.998ns = ( 7.261 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.389ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.630    -2.389    vga_Sync/clk_out
    SLICE_X6Y36          FDRE                                         r  vga_Sync/frame_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.518    -1.871 f  vga_Sync/frame_count_reg[3]/Q
                         net (fo=7, routed)           0.994    -0.876    vga_Sync/frame_count_reg_n_0_[3]
    SLICE_X5Y36          LUT2 (Prop_lut2_I0_O)        0.152    -0.724 r  vga_Sync/frame_count[10]_i_4/O
                         net (fo=2, routed)           0.521    -0.203    vga_Sync/frame_count[10]_i_4_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I5_O)        0.332     0.129 r  vga_Sync/checker_black_counter[5]_i_4/O
                         net (fo=2, routed)           0.170     0.299    vga_Sync/checker_black_counter[5]_i_4_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I3_O)        0.124     0.423 r  vga_Sync/checker_black_counter[5]_i_1/O
                         net (fo=6, routed)           0.632     1.055    vga_Sync_n_0
    SLICE_X4Y39          FDRE                                         r  checker_black_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.515     7.261    vga_clk
    SLICE_X4Y39          FDRE                                         r  checker_black_counter_reg[5]/C
                         clock pessimism             -0.412     6.849    
                         clock uncertainty           -0.116     6.733    
    SLICE_X4Y39          FDRE (Setup_fdre_C_R)       -0.429     6.304    checker_black_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          6.304    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                  5.248    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 vga_Sync/frame_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/frame_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.495%)  route 0.175ns (48.505%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.591    -0.538    vga_Sync/clk_out
    SLICE_X3Y36          FDRE                                         r  vga_Sync/frame_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  vga_Sync/frame_count_reg[1]/Q
                         net (fo=10, routed)          0.175    -0.222    vga_Sync/frame_count_reg_n_0_[1]
    SLICE_X6Y36          LUT6 (Prop_lut6_I2_O)        0.045    -0.177 r  vga_Sync/frame_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.177    vga_Sync/frame_count[5]_i_1_n_0
    SLICE_X6Y36          FDRE                                         r  vga_Sync/frame_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.859    -0.310    vga_Sync/clk_out
    SLICE_X6Y36          FDRE                                         r  vga_Sync/frame_count_reg[5]/C
                         clock pessimism             -0.195    -0.504    
    SLICE_X6Y36          FDRE (Hold_fdre_C_D)         0.121    -0.383    vga_Sync/frame_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 vga_Sync/frame_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/frame_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.189ns (53.788%)  route 0.162ns (46.212%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.591    -0.538    vga_Sync/clk_out
    SLICE_X3Y36          FDRE                                         r  vga_Sync/frame_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  vga_Sync/frame_count_reg[1]/Q
                         net (fo=10, routed)          0.162    -0.235    vga_Sync/frame_count_reg_n_0_[1]
    SLICE_X5Y36          LUT5 (Prop_lut5_I1_O)        0.048    -0.187 r  vga_Sync/frame_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    vga_Sync/frame_count[4]_i_1_n_0
    SLICE_X5Y36          FDRE                                         r  vga_Sync/frame_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.859    -0.310    vga_Sync/clk_out
    SLICE_X5Y36          FDRE                                         r  vga_Sync/frame_count_reg[4]/C
                         clock pessimism             -0.195    -0.504    
    SLICE_X5Y36          FDRE (Hold_fdre_C_D)         0.107    -0.397    vga_Sync/frame_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 vga_Sync/frame_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/frame_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (53.035%)  route 0.165ns (46.965%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.589    -0.540    vga_Sync/clk_out
    SLICE_X5Y35          FDRE                                         r  vga_Sync/frame_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  vga_Sync/frame_count_reg[8]/Q
                         net (fo=6, routed)           0.165    -0.235    vga_Sync/frame_count_reg_n_0_[8]
    SLICE_X3Y35          LUT4 (Prop_lut4_I3_O)        0.045    -0.190 r  vga_Sync/frame_count[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.190    vga_Sync/frame_count[9]_i_2_n_0
    SLICE_X3Y35          FDRE                                         r  vga_Sync/frame_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.861    -0.308    vga_Sync/clk_out
    SLICE_X3Y35          FDRE                                         r  vga_Sync/frame_count_reg[9]/C
                         clock pessimism             -0.195    -0.502    
    SLICE_X3Y35          FDRE (Hold_fdre_C_D)         0.091    -0.411    vga_Sync/frame_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 vga_Sync/frame_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/frame_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.390%)  route 0.162ns (46.610%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.591    -0.538    vga_Sync/clk_out
    SLICE_X3Y36          FDRE                                         r  vga_Sync/frame_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  vga_Sync/frame_count_reg[1]/Q
                         net (fo=10, routed)          0.162    -0.235    vga_Sync/frame_count_reg_n_0_[1]
    SLICE_X5Y36          LUT3 (Prop_lut3_I0_O)        0.045    -0.190 r  vga_Sync/frame_count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    vga_Sync/frame_count[2]_i_1_n_0
    SLICE_X5Y36          FDRE                                         r  vga_Sync/frame_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.859    -0.310    vga_Sync/clk_out
    SLICE_X5Y36          FDRE                                         r  vga_Sync/frame_count_reg[2]/C
                         clock pessimism             -0.195    -0.504    
    SLICE_X5Y36          FDRE (Hold_fdre_C_D)         0.091    -0.413    vga_Sync/frame_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 checker_black_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            checker_black_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.227ns (71.758%)  route 0.089ns (28.242%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.591    -0.538    vga_clk
    SLICE_X4Y39          FDRE                                         r  checker_black_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.128    -0.410 r  checker_black_counter_reg[3]/Q
                         net (fo=5, routed)           0.089    -0.321    checker_black_counter_reg[3]
    SLICE_X4Y39          LUT6 (Prop_lut6_I4_O)        0.099    -0.222 r  checker_black_counter[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.222    p_0_in[5]
    SLICE_X4Y39          FDRE                                         r  checker_black_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.862    -0.307    vga_clk
    SLICE_X4Y39          FDRE                                         r  checker_black_counter_reg[5]/C
                         clock pessimism             -0.232    -0.538    
    SLICE_X4Y39          FDRE (Hold_fdre_C_D)         0.092    -0.446    checker_black_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 vga_Sync/line_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/line_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.465%)  route 0.143ns (43.535%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.591    -0.538    vga_Sync/clk_out
    SLICE_X5Y38          FDRE                                         r  vga_Sync/line_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  vga_Sync/line_count_reg[4]/Q
                         net (fo=10, routed)          0.143    -0.254    vga_Sync/line_count_reg_n_0_[4]
    SLICE_X4Y38          LUT5 (Prop_lut5_I3_O)        0.045    -0.209 r  vga_Sync/line_count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    vga_Sync/line_count[6]
    SLICE_X4Y38          FDRE                                         r  vga_Sync/line_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.862    -0.307    vga_Sync/clk_out
    SLICE_X4Y38          FDRE                                         r  vga_Sync/line_count_reg[6]/C
                         clock pessimism             -0.219    -0.525    
    SLICE_X4Y38          FDRE (Hold_fdre_C_D)         0.091    -0.434    vga_Sync/line_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 vga_Sync/line_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/line_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.227ns (69.852%)  route 0.098ns (30.148%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.591    -0.538    vga_Sync/clk_out
    SLICE_X5Y38          FDRE                                         r  vga_Sync/line_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.128    -0.410 r  vga_Sync/line_count_reg[2]/Q
                         net (fo=6, routed)           0.098    -0.312    vga_Sync/line_count_reg_n_0_[2]
    SLICE_X5Y38          LUT6 (Prop_lut6_I3_O)        0.099    -0.213 r  vga_Sync/line_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    vga_Sync/line_count[5]
    SLICE_X5Y38          FDRE                                         r  vga_Sync/line_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.862    -0.307    vga_Sync/clk_out
    SLICE_X5Y38          FDRE                                         r  vga_Sync/line_count_reg[5]/C
                         clock pessimism             -0.232    -0.538    
    SLICE_X5Y38          FDRE (Hold_fdre_C_D)         0.092    -0.446    vga_Sync/line_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 vga_Sync/line_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/line_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.637%)  route 0.099ns (30.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.591    -0.538    vga_Sync/clk_out
    SLICE_X5Y38          FDRE                                         r  vga_Sync/line_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.128    -0.410 r  vga_Sync/line_count_reg[2]/Q
                         net (fo=6, routed)           0.099    -0.311    vga_Sync/line_count_reg_n_0_[2]
    SLICE_X5Y38          LUT6 (Prop_lut6_I3_O)        0.099    -0.212 r  vga_Sync/line_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    vga_Sync/line_count[4]
    SLICE_X5Y38          FDRE                                         r  vga_Sync/line_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.862    -0.307    vga_Sync/clk_out
    SLICE_X5Y38          FDRE                                         r  vga_Sync/line_count_reg[4]/C
                         clock pessimism             -0.232    -0.538    
    SLICE_X5Y38          FDRE (Hold_fdre_C_D)         0.091    -0.447    vga_Sync/line_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 vga_Sync/line_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/line_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.791%)  route 0.160ns (46.209%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.591    -0.538    vga_Sync/clk_out
    SLICE_X4Y38          FDRE                                         r  vga_Sync/line_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  vga_Sync/line_count_reg[6]/Q
                         net (fo=8, routed)           0.160    -0.238    vga_Sync/line_count_reg_n_0_[6]
    SLICE_X5Y37          LUT6 (Prop_lut6_I4_O)        0.045    -0.193 r  vga_Sync/line_count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    vga_Sync/line_count[7]
    SLICE_X5Y37          FDRE                                         r  vga_Sync/line_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.860    -0.309    vga_Sync/clk_out
    SLICE_X5Y37          FDRE                                         r  vga_Sync/line_count_reg[7]/C
                         clock pessimism             -0.216    -0.524    
    SLICE_X5Y37          FDRE (Hold_fdre_C_D)         0.092    -0.432    vga_Sync/line_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 checker_offset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            checker_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.600%)  route 0.168ns (47.400%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.589    -0.540    vga_clk
    SLICE_X4Y36          FDRE                                         r  checker_offset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  checker_offset_reg/Q
                         net (fo=2, routed)           0.168    -0.232    vga_Sync/checker_offset
    SLICE_X4Y37          LUT6 (Prop_lut6_I0_O)        0.045    -0.187 r  vga_Sync/checker_flag_i_1/O
                         net (fo=1, routed)           0.000    -0.187    vga_Sync_n_3
    SLICE_X4Y37          FDRE                                         r  checker_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.860    -0.309    vga_clk
    SLICE_X4Y37          FDRE                                         r  checker_flag_reg/C
                         clock pessimism             -0.216    -0.524    
    SLICE_X4Y37          FDRE (Hold_fdre_C_D)         0.091    -0.433    checker_flag_reg
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.247    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { vga_Clk/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         9.259       7.104      BUFGCTRL_X0Y0   vga_Clk/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      PLLE2_ADV_X1Y0  vga_Clk/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X3Y39     checker_black_counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X3Y39     checker_black_counter_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X4Y39     checker_black_counter_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X4Y39     checker_black_counter_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X4Y39     checker_black_counter_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X4Y39     checker_black_counter_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X4Y37     checker_flag_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X4Y36     checker_offset_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       9.259       150.741    PLLE2_ADV_X1Y0  vga_Clk/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X4Y37     checker_flag_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X5Y37     vga_Sync/line_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X5Y37     vga_Sync/line_count_reg[7]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X5Y37     vga_Sync/line_count_reg[8]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X5Y37     vga_Sync/line_count_reg[9]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X4Y39     checker_black_counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X4Y39     checker_black_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X4Y39     checker_black_counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X4Y39     checker_black_counter_reg[5]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X4Y37     checker_flag_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X3Y39     checker_black_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X3Y39     checker_black_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X4Y39     checker_black_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X4Y39     checker_black_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X4Y39     checker_black_counter_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X4Y39     checker_black_counter_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X4Y37     checker_flag_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X3Y37     vga_Sync/frame_count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X3Y36     vga_Sync/frame_count_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X3Y36     vga_Sync/frame_count_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { vga_Clk/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1   vga_Clk/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  vga_Clk/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  vga_Clk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y0  vga_Clk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y0  vga_Clk/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  vga_Clk/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  vga_Clk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  vga_Clk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  vga_Clk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  vga_Clk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  vga_Clk/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_0_1
  To Clock:  clk_out_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.835ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.835ns  (required time - arrival time)
  Source:                 vga_Sync/line_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/frame_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_wiz_0_1 rise@9.259ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.759ns  (logic 1.021ns (27.159%)  route 2.738ns (72.841%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.001ns = ( 7.258 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.387ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.632    -2.387    vga_Sync/clk_out
    SLICE_X6Y38          FDRE                                         r  vga_Sync/line_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.478    -1.909 r  vga_Sync/line_count_reg[1]/Q
                         net (fo=7, routed)           0.822    -1.086    vga_Sync/line_count_reg_n_0_[1]
    SLICE_X5Y38          LUT3 (Prop_lut3_I1_O)        0.295    -0.791 f  vga_Sync/line_count[6]_i_2/O
                         net (fo=3, routed)           0.487    -0.304    vga_Sync/line_count[6]_i_2_n_0
    SLICE_X4Y38          LUT6 (Prop_lut6_I0_O)        0.124    -0.180 r  vga_Sync/frame_count[9]_i_1/O
                         net (fo=18, routed)          0.868     0.688    vga_Sync/frame_count
    SLICE_X5Y36          LUT6 (Prop_lut6_I0_O)        0.124     0.812 r  vga_Sync/frame_count[10]_i_1/O
                         net (fo=4, routed)           0.560     1.373    vga_Sync/frame_count[10]_i_1_n_0
    SLICE_X6Y36          FDRE                                         r  vga_Sync/frame_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.512     7.258    vga_Sync/clk_out
    SLICE_X6Y36          FDRE                                         r  vga_Sync/frame_count_reg[3]/C
                         clock pessimism             -0.412     6.846    
                         clock uncertainty           -0.114     6.732    
    SLICE_X6Y36          FDRE (Setup_fdre_C_R)       -0.524     6.208    vga_Sync/frame_count_reg[3]
  -------------------------------------------------------------------
                         required time                          6.208    
                         arrival time                          -1.373    
  -------------------------------------------------------------------
                         slack                                  4.835    

Slack (MET) :             4.835ns  (required time - arrival time)
  Source:                 vga_Sync/line_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/frame_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_wiz_0_1 rise@9.259ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.759ns  (logic 1.021ns (27.159%)  route 2.738ns (72.841%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.001ns = ( 7.258 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.387ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.632    -2.387    vga_Sync/clk_out
    SLICE_X6Y38          FDRE                                         r  vga_Sync/line_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.478    -1.909 r  vga_Sync/line_count_reg[1]/Q
                         net (fo=7, routed)           0.822    -1.086    vga_Sync/line_count_reg_n_0_[1]
    SLICE_X5Y38          LUT3 (Prop_lut3_I1_O)        0.295    -0.791 f  vga_Sync/line_count[6]_i_2/O
                         net (fo=3, routed)           0.487    -0.304    vga_Sync/line_count[6]_i_2_n_0
    SLICE_X4Y38          LUT6 (Prop_lut6_I0_O)        0.124    -0.180 r  vga_Sync/frame_count[9]_i_1/O
                         net (fo=18, routed)          0.868     0.688    vga_Sync/frame_count
    SLICE_X5Y36          LUT6 (Prop_lut6_I0_O)        0.124     0.812 r  vga_Sync/frame_count[10]_i_1/O
                         net (fo=4, routed)           0.560     1.373    vga_Sync/frame_count[10]_i_1_n_0
    SLICE_X6Y36          FDRE                                         r  vga_Sync/frame_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.512     7.258    vga_Sync/clk_out
    SLICE_X6Y36          FDRE                                         r  vga_Sync/frame_count_reg[5]/C
                         clock pessimism             -0.412     6.846    
                         clock uncertainty           -0.114     6.732    
    SLICE_X6Y36          FDRE (Setup_fdre_C_R)       -0.524     6.208    vga_Sync/frame_count_reg[5]
  -------------------------------------------------------------------
                         required time                          6.208    
                         arrival time                          -1.373    
  -------------------------------------------------------------------
                         slack                                  4.835    

Slack (MET) :             4.903ns  (required time - arrival time)
  Source:                 vga_Sync/line_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/frame_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_wiz_0_1 rise@9.259ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.776ns  (logic 1.021ns (27.042%)  route 2.755ns (72.958%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.999ns = ( 7.260 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.387ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.632    -2.387    vga_Sync/clk_out
    SLICE_X6Y38          FDRE                                         r  vga_Sync/line_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.478    -1.909 r  vga_Sync/line_count_reg[1]/Q
                         net (fo=7, routed)           0.822    -1.086    vga_Sync/line_count_reg_n_0_[1]
    SLICE_X5Y38          LUT3 (Prop_lut3_I1_O)        0.295    -0.791 f  vga_Sync/line_count[6]_i_2/O
                         net (fo=3, routed)           0.487    -0.304    vga_Sync/line_count[6]_i_2_n_0
    SLICE_X4Y38          LUT6 (Prop_lut6_I0_O)        0.124    -0.180 r  vga_Sync/frame_count[9]_i_1/O
                         net (fo=18, routed)          0.868     0.688    vga_Sync/frame_count
    SLICE_X5Y36          LUT6 (Prop_lut6_I0_O)        0.124     0.812 r  vga_Sync/frame_count[10]_i_1/O
                         net (fo=4, routed)           0.577     1.389    vga_Sync/frame_count[10]_i_1_n_0
    SLICE_X3Y36          FDRE                                         r  vga_Sync/frame_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.514     7.260    vga_Sync/clk_out
    SLICE_X3Y36          FDRE                                         r  vga_Sync/frame_count_reg[10]/C
                         clock pessimism             -0.425     6.835    
                         clock uncertainty           -0.114     6.721    
    SLICE_X3Y36          FDRE (Setup_fdre_C_R)       -0.429     6.292    vga_Sync/frame_count_reg[10]
  -------------------------------------------------------------------
                         required time                          6.292    
                         arrival time                          -1.389    
  -------------------------------------------------------------------
                         slack                                  4.903    

Slack (MET) :             4.903ns  (required time - arrival time)
  Source:                 vga_Sync/line_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/frame_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_wiz_0_1 rise@9.259ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.776ns  (logic 1.021ns (27.042%)  route 2.755ns (72.958%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.999ns = ( 7.260 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.387ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.632    -2.387    vga_Sync/clk_out
    SLICE_X6Y38          FDRE                                         r  vga_Sync/line_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.478    -1.909 r  vga_Sync/line_count_reg[1]/Q
                         net (fo=7, routed)           0.822    -1.086    vga_Sync/line_count_reg_n_0_[1]
    SLICE_X5Y38          LUT3 (Prop_lut3_I1_O)        0.295    -0.791 f  vga_Sync/line_count[6]_i_2/O
                         net (fo=3, routed)           0.487    -0.304    vga_Sync/line_count[6]_i_2_n_0
    SLICE_X4Y38          LUT6 (Prop_lut6_I0_O)        0.124    -0.180 r  vga_Sync/frame_count[9]_i_1/O
                         net (fo=18, routed)          0.868     0.688    vga_Sync/frame_count
    SLICE_X5Y36          LUT6 (Prop_lut6_I0_O)        0.124     0.812 r  vga_Sync/frame_count[10]_i_1/O
                         net (fo=4, routed)           0.577     1.389    vga_Sync/frame_count[10]_i_1_n_0
    SLICE_X3Y36          FDRE                                         r  vga_Sync/frame_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.514     7.260    vga_Sync/clk_out
    SLICE_X3Y36          FDRE                                         r  vga_Sync/frame_count_reg[1]/C
                         clock pessimism             -0.425     6.835    
                         clock uncertainty           -0.114     6.721    
    SLICE_X3Y36          FDRE (Setup_fdre_C_R)       -0.429     6.292    vga_Sync/frame_count_reg[1]
  -------------------------------------------------------------------
                         required time                          6.292    
                         arrival time                          -1.389    
  -------------------------------------------------------------------
                         slack                                  4.903    

Slack (MET) :             5.231ns  (required time - arrival time)
  Source:                 vga_Sync/frame_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            checker_black_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_wiz_0_1 rise@9.259ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.452ns  (logic 1.126ns (32.615%)  route 2.326ns (67.385%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.996ns = ( 7.263 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.389ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.630    -2.389    vga_Sync/clk_out
    SLICE_X6Y36          FDRE                                         r  vga_Sync/frame_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.518    -1.871 f  vga_Sync/frame_count_reg[3]/Q
                         net (fo=7, routed)           0.994    -0.876    vga_Sync/frame_count_reg_n_0_[3]
    SLICE_X5Y36          LUT2 (Prop_lut2_I0_O)        0.152    -0.724 r  vga_Sync/frame_count[10]_i_4/O
                         net (fo=2, routed)           0.521    -0.203    vga_Sync/frame_count[10]_i_4_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I5_O)        0.332     0.129 r  vga_Sync/checker_black_counter[5]_i_4/O
                         net (fo=2, routed)           0.170     0.299    vga_Sync/checker_black_counter[5]_i_4_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I3_O)        0.124     0.423 r  vga_Sync/checker_black_counter[5]_i_1/O
                         net (fo=6, routed)           0.641     1.064    vga_Sync_n_0
    SLICE_X3Y39          FDRE                                         r  checker_black_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.517     7.263    vga_clk
    SLICE_X3Y39          FDRE                                         r  checker_black_counter_reg[0]/C
                         clock pessimism             -0.425     6.838    
                         clock uncertainty           -0.114     6.724    
    SLICE_X3Y39          FDRE (Setup_fdre_C_R)       -0.429     6.295    checker_black_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          6.295    
                         arrival time                          -1.064    
  -------------------------------------------------------------------
                         slack                                  5.231    

Slack (MET) :             5.231ns  (required time - arrival time)
  Source:                 vga_Sync/frame_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            checker_black_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_wiz_0_1 rise@9.259ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.452ns  (logic 1.126ns (32.615%)  route 2.326ns (67.385%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.996ns = ( 7.263 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.389ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.630    -2.389    vga_Sync/clk_out
    SLICE_X6Y36          FDRE                                         r  vga_Sync/frame_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.518    -1.871 f  vga_Sync/frame_count_reg[3]/Q
                         net (fo=7, routed)           0.994    -0.876    vga_Sync/frame_count_reg_n_0_[3]
    SLICE_X5Y36          LUT2 (Prop_lut2_I0_O)        0.152    -0.724 r  vga_Sync/frame_count[10]_i_4/O
                         net (fo=2, routed)           0.521    -0.203    vga_Sync/frame_count[10]_i_4_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I5_O)        0.332     0.129 r  vga_Sync/checker_black_counter[5]_i_4/O
                         net (fo=2, routed)           0.170     0.299    vga_Sync/checker_black_counter[5]_i_4_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I3_O)        0.124     0.423 r  vga_Sync/checker_black_counter[5]_i_1/O
                         net (fo=6, routed)           0.641     1.064    vga_Sync_n_0
    SLICE_X3Y39          FDRE                                         r  checker_black_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.517     7.263    vga_clk
    SLICE_X3Y39          FDRE                                         r  checker_black_counter_reg[1]/C
                         clock pessimism             -0.425     6.838    
                         clock uncertainty           -0.114     6.724    
    SLICE_X3Y39          FDRE (Setup_fdre_C_R)       -0.429     6.295    checker_black_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          6.295    
                         arrival time                          -1.064    
  -------------------------------------------------------------------
                         slack                                  5.231    

Slack (MET) :             5.250ns  (required time - arrival time)
  Source:                 vga_Sync/frame_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            checker_black_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_wiz_0_1 rise@9.259ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.444ns  (logic 1.126ns (32.697%)  route 2.318ns (67.303%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.998ns = ( 7.261 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.389ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.630    -2.389    vga_Sync/clk_out
    SLICE_X6Y36          FDRE                                         r  vga_Sync/frame_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.518    -1.871 f  vga_Sync/frame_count_reg[3]/Q
                         net (fo=7, routed)           0.994    -0.876    vga_Sync/frame_count_reg_n_0_[3]
    SLICE_X5Y36          LUT2 (Prop_lut2_I0_O)        0.152    -0.724 r  vga_Sync/frame_count[10]_i_4/O
                         net (fo=2, routed)           0.521    -0.203    vga_Sync/frame_count[10]_i_4_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I5_O)        0.332     0.129 r  vga_Sync/checker_black_counter[5]_i_4/O
                         net (fo=2, routed)           0.170     0.299    vga_Sync/checker_black_counter[5]_i_4_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I3_O)        0.124     0.423 r  vga_Sync/checker_black_counter[5]_i_1/O
                         net (fo=6, routed)           0.632     1.055    vga_Sync_n_0
    SLICE_X4Y39          FDRE                                         r  checker_black_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.515     7.261    vga_clk
    SLICE_X4Y39          FDRE                                         r  checker_black_counter_reg[2]/C
                         clock pessimism             -0.412     6.849    
                         clock uncertainty           -0.114     6.735    
    SLICE_X4Y39          FDRE (Setup_fdre_C_R)       -0.429     6.306    checker_black_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          6.306    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                  5.250    

Slack (MET) :             5.250ns  (required time - arrival time)
  Source:                 vga_Sync/frame_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            checker_black_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_wiz_0_1 rise@9.259ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.444ns  (logic 1.126ns (32.697%)  route 2.318ns (67.303%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.998ns = ( 7.261 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.389ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.630    -2.389    vga_Sync/clk_out
    SLICE_X6Y36          FDRE                                         r  vga_Sync/frame_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.518    -1.871 f  vga_Sync/frame_count_reg[3]/Q
                         net (fo=7, routed)           0.994    -0.876    vga_Sync/frame_count_reg_n_0_[3]
    SLICE_X5Y36          LUT2 (Prop_lut2_I0_O)        0.152    -0.724 r  vga_Sync/frame_count[10]_i_4/O
                         net (fo=2, routed)           0.521    -0.203    vga_Sync/frame_count[10]_i_4_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I5_O)        0.332     0.129 r  vga_Sync/checker_black_counter[5]_i_4/O
                         net (fo=2, routed)           0.170     0.299    vga_Sync/checker_black_counter[5]_i_4_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I3_O)        0.124     0.423 r  vga_Sync/checker_black_counter[5]_i_1/O
                         net (fo=6, routed)           0.632     1.055    vga_Sync_n_0
    SLICE_X4Y39          FDRE                                         r  checker_black_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.515     7.261    vga_clk
    SLICE_X4Y39          FDRE                                         r  checker_black_counter_reg[3]/C
                         clock pessimism             -0.412     6.849    
                         clock uncertainty           -0.114     6.735    
    SLICE_X4Y39          FDRE (Setup_fdre_C_R)       -0.429     6.306    checker_black_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          6.306    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                  5.250    

Slack (MET) :             5.250ns  (required time - arrival time)
  Source:                 vga_Sync/frame_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            checker_black_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_wiz_0_1 rise@9.259ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.444ns  (logic 1.126ns (32.697%)  route 2.318ns (67.303%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.998ns = ( 7.261 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.389ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.630    -2.389    vga_Sync/clk_out
    SLICE_X6Y36          FDRE                                         r  vga_Sync/frame_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.518    -1.871 f  vga_Sync/frame_count_reg[3]/Q
                         net (fo=7, routed)           0.994    -0.876    vga_Sync/frame_count_reg_n_0_[3]
    SLICE_X5Y36          LUT2 (Prop_lut2_I0_O)        0.152    -0.724 r  vga_Sync/frame_count[10]_i_4/O
                         net (fo=2, routed)           0.521    -0.203    vga_Sync/frame_count[10]_i_4_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I5_O)        0.332     0.129 r  vga_Sync/checker_black_counter[5]_i_4/O
                         net (fo=2, routed)           0.170     0.299    vga_Sync/checker_black_counter[5]_i_4_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I3_O)        0.124     0.423 r  vga_Sync/checker_black_counter[5]_i_1/O
                         net (fo=6, routed)           0.632     1.055    vga_Sync_n_0
    SLICE_X4Y39          FDRE                                         r  checker_black_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.515     7.261    vga_clk
    SLICE_X4Y39          FDRE                                         r  checker_black_counter_reg[4]/C
                         clock pessimism             -0.412     6.849    
                         clock uncertainty           -0.114     6.735    
    SLICE_X4Y39          FDRE (Setup_fdre_C_R)       -0.429     6.306    checker_black_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          6.306    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                  5.250    

Slack (MET) :             5.250ns  (required time - arrival time)
  Source:                 vga_Sync/frame_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            checker_black_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_wiz_0_1 rise@9.259ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.444ns  (logic 1.126ns (32.697%)  route 2.318ns (67.303%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.998ns = ( 7.261 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.389ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.630    -2.389    vga_Sync/clk_out
    SLICE_X6Y36          FDRE                                         r  vga_Sync/frame_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.518    -1.871 f  vga_Sync/frame_count_reg[3]/Q
                         net (fo=7, routed)           0.994    -0.876    vga_Sync/frame_count_reg_n_0_[3]
    SLICE_X5Y36          LUT2 (Prop_lut2_I0_O)        0.152    -0.724 r  vga_Sync/frame_count[10]_i_4/O
                         net (fo=2, routed)           0.521    -0.203    vga_Sync/frame_count[10]_i_4_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I5_O)        0.332     0.129 r  vga_Sync/checker_black_counter[5]_i_4/O
                         net (fo=2, routed)           0.170     0.299    vga_Sync/checker_black_counter[5]_i_4_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I3_O)        0.124     0.423 r  vga_Sync/checker_black_counter[5]_i_1/O
                         net (fo=6, routed)           0.632     1.055    vga_Sync_n_0
    SLICE_X4Y39          FDRE                                         r  checker_black_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.515     7.261    vga_clk
    SLICE_X4Y39          FDRE                                         r  checker_black_counter_reg[5]/C
                         clock pessimism             -0.412     6.849    
                         clock uncertainty           -0.114     6.735    
    SLICE_X4Y39          FDRE (Setup_fdre_C_R)       -0.429     6.306    checker_black_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          6.306    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                  5.250    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 vga_Sync/frame_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/frame_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.495%)  route 0.175ns (48.505%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.591    -0.538    vga_Sync/clk_out
    SLICE_X3Y36          FDRE                                         r  vga_Sync/frame_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  vga_Sync/frame_count_reg[1]/Q
                         net (fo=10, routed)          0.175    -0.222    vga_Sync/frame_count_reg_n_0_[1]
    SLICE_X6Y36          LUT6 (Prop_lut6_I2_O)        0.045    -0.177 r  vga_Sync/frame_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.177    vga_Sync/frame_count[5]_i_1_n_0
    SLICE_X6Y36          FDRE                                         r  vga_Sync/frame_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.859    -0.310    vga_Sync/clk_out
    SLICE_X6Y36          FDRE                                         r  vga_Sync/frame_count_reg[5]/C
                         clock pessimism             -0.195    -0.504    
    SLICE_X6Y36          FDRE (Hold_fdre_C_D)         0.121    -0.383    vga_Sync/frame_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 vga_Sync/frame_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/frame_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.189ns (53.788%)  route 0.162ns (46.212%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.591    -0.538    vga_Sync/clk_out
    SLICE_X3Y36          FDRE                                         r  vga_Sync/frame_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  vga_Sync/frame_count_reg[1]/Q
                         net (fo=10, routed)          0.162    -0.235    vga_Sync/frame_count_reg_n_0_[1]
    SLICE_X5Y36          LUT5 (Prop_lut5_I1_O)        0.048    -0.187 r  vga_Sync/frame_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    vga_Sync/frame_count[4]_i_1_n_0
    SLICE_X5Y36          FDRE                                         r  vga_Sync/frame_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.859    -0.310    vga_Sync/clk_out
    SLICE_X5Y36          FDRE                                         r  vga_Sync/frame_count_reg[4]/C
                         clock pessimism             -0.195    -0.504    
    SLICE_X5Y36          FDRE (Hold_fdre_C_D)         0.107    -0.397    vga_Sync/frame_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 vga_Sync/frame_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/frame_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (53.035%)  route 0.165ns (46.965%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.589    -0.540    vga_Sync/clk_out
    SLICE_X5Y35          FDRE                                         r  vga_Sync/frame_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  vga_Sync/frame_count_reg[8]/Q
                         net (fo=6, routed)           0.165    -0.235    vga_Sync/frame_count_reg_n_0_[8]
    SLICE_X3Y35          LUT4 (Prop_lut4_I3_O)        0.045    -0.190 r  vga_Sync/frame_count[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.190    vga_Sync/frame_count[9]_i_2_n_0
    SLICE_X3Y35          FDRE                                         r  vga_Sync/frame_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.861    -0.308    vga_Sync/clk_out
    SLICE_X3Y35          FDRE                                         r  vga_Sync/frame_count_reg[9]/C
                         clock pessimism             -0.195    -0.502    
    SLICE_X3Y35          FDRE (Hold_fdre_C_D)         0.091    -0.411    vga_Sync/frame_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 vga_Sync/frame_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/frame_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.390%)  route 0.162ns (46.610%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.591    -0.538    vga_Sync/clk_out
    SLICE_X3Y36          FDRE                                         r  vga_Sync/frame_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  vga_Sync/frame_count_reg[1]/Q
                         net (fo=10, routed)          0.162    -0.235    vga_Sync/frame_count_reg_n_0_[1]
    SLICE_X5Y36          LUT3 (Prop_lut3_I0_O)        0.045    -0.190 r  vga_Sync/frame_count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    vga_Sync/frame_count[2]_i_1_n_0
    SLICE_X5Y36          FDRE                                         r  vga_Sync/frame_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.859    -0.310    vga_Sync/clk_out
    SLICE_X5Y36          FDRE                                         r  vga_Sync/frame_count_reg[2]/C
                         clock pessimism             -0.195    -0.504    
    SLICE_X5Y36          FDRE (Hold_fdre_C_D)         0.091    -0.413    vga_Sync/frame_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 checker_black_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            checker_black_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.227ns (71.758%)  route 0.089ns (28.242%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.591    -0.538    vga_clk
    SLICE_X4Y39          FDRE                                         r  checker_black_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.128    -0.410 r  checker_black_counter_reg[3]/Q
                         net (fo=5, routed)           0.089    -0.321    checker_black_counter_reg[3]
    SLICE_X4Y39          LUT6 (Prop_lut6_I4_O)        0.099    -0.222 r  checker_black_counter[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.222    p_0_in[5]
    SLICE_X4Y39          FDRE                                         r  checker_black_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.862    -0.307    vga_clk
    SLICE_X4Y39          FDRE                                         r  checker_black_counter_reg[5]/C
                         clock pessimism             -0.232    -0.538    
    SLICE_X4Y39          FDRE (Hold_fdre_C_D)         0.092    -0.446    checker_black_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 vga_Sync/line_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/line_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.465%)  route 0.143ns (43.535%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.591    -0.538    vga_Sync/clk_out
    SLICE_X5Y38          FDRE                                         r  vga_Sync/line_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  vga_Sync/line_count_reg[4]/Q
                         net (fo=10, routed)          0.143    -0.254    vga_Sync/line_count_reg_n_0_[4]
    SLICE_X4Y38          LUT5 (Prop_lut5_I3_O)        0.045    -0.209 r  vga_Sync/line_count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    vga_Sync/line_count[6]
    SLICE_X4Y38          FDRE                                         r  vga_Sync/line_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.862    -0.307    vga_Sync/clk_out
    SLICE_X4Y38          FDRE                                         r  vga_Sync/line_count_reg[6]/C
                         clock pessimism             -0.219    -0.525    
    SLICE_X4Y38          FDRE (Hold_fdre_C_D)         0.091    -0.434    vga_Sync/line_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 vga_Sync/line_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/line_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.227ns (69.852%)  route 0.098ns (30.148%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.591    -0.538    vga_Sync/clk_out
    SLICE_X5Y38          FDRE                                         r  vga_Sync/line_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.128    -0.410 r  vga_Sync/line_count_reg[2]/Q
                         net (fo=6, routed)           0.098    -0.312    vga_Sync/line_count_reg_n_0_[2]
    SLICE_X5Y38          LUT6 (Prop_lut6_I3_O)        0.099    -0.213 r  vga_Sync/line_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    vga_Sync/line_count[5]
    SLICE_X5Y38          FDRE                                         r  vga_Sync/line_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.862    -0.307    vga_Sync/clk_out
    SLICE_X5Y38          FDRE                                         r  vga_Sync/line_count_reg[5]/C
                         clock pessimism             -0.232    -0.538    
    SLICE_X5Y38          FDRE (Hold_fdre_C_D)         0.092    -0.446    vga_Sync/line_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 vga_Sync/line_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/line_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.637%)  route 0.099ns (30.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.591    -0.538    vga_Sync/clk_out
    SLICE_X5Y38          FDRE                                         r  vga_Sync/line_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.128    -0.410 r  vga_Sync/line_count_reg[2]/Q
                         net (fo=6, routed)           0.099    -0.311    vga_Sync/line_count_reg_n_0_[2]
    SLICE_X5Y38          LUT6 (Prop_lut6_I3_O)        0.099    -0.212 r  vga_Sync/line_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    vga_Sync/line_count[4]
    SLICE_X5Y38          FDRE                                         r  vga_Sync/line_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.862    -0.307    vga_Sync/clk_out
    SLICE_X5Y38          FDRE                                         r  vga_Sync/line_count_reg[4]/C
                         clock pessimism             -0.232    -0.538    
    SLICE_X5Y38          FDRE (Hold_fdre_C_D)         0.091    -0.447    vga_Sync/line_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 vga_Sync/line_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/line_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.791%)  route 0.160ns (46.209%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.591    -0.538    vga_Sync/clk_out
    SLICE_X4Y38          FDRE                                         r  vga_Sync/line_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  vga_Sync/line_count_reg[6]/Q
                         net (fo=8, routed)           0.160    -0.238    vga_Sync/line_count_reg_n_0_[6]
    SLICE_X5Y37          LUT6 (Prop_lut6_I4_O)        0.045    -0.193 r  vga_Sync/line_count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    vga_Sync/line_count[7]
    SLICE_X5Y37          FDRE                                         r  vga_Sync/line_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.860    -0.309    vga_Sync/clk_out
    SLICE_X5Y37          FDRE                                         r  vga_Sync/line_count_reg[7]/C
                         clock pessimism             -0.216    -0.524    
    SLICE_X5Y37          FDRE (Hold_fdre_C_D)         0.092    -0.432    vga_Sync/line_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 checker_offset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            checker_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.600%)  route 0.168ns (47.400%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.589    -0.540    vga_clk
    SLICE_X4Y36          FDRE                                         r  checker_offset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  checker_offset_reg/Q
                         net (fo=2, routed)           0.168    -0.232    vga_Sync/checker_offset
    SLICE_X4Y37          LUT6 (Prop_lut6_I0_O)        0.045    -0.187 r  vga_Sync/checker_flag_i_1/O
                         net (fo=1, routed)           0.000    -0.187    vga_Sync_n_3
    SLICE_X4Y37          FDRE                                         r  checker_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.860    -0.309    vga_clk
    SLICE_X4Y37          FDRE                                         r  checker_flag_reg/C
                         clock pessimism             -0.216    -0.524    
    SLICE_X4Y37          FDRE (Hold_fdre_C_D)         0.091    -0.433    checker_flag_reg
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.247    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_wiz_0_1
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { vga_Clk/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         9.259       7.104      BUFGCTRL_X0Y0   vga_Clk/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      PLLE2_ADV_X1Y0  vga_Clk/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X3Y39     checker_black_counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X3Y39     checker_black_counter_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X4Y39     checker_black_counter_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X4Y39     checker_black_counter_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X4Y39     checker_black_counter_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X4Y39     checker_black_counter_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X4Y37     checker_flag_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X4Y36     checker_offset_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       9.259       150.741    PLLE2_ADV_X1Y0  vga_Clk/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X4Y37     checker_flag_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X5Y37     vga_Sync/line_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X5Y37     vga_Sync/line_count_reg[7]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X5Y37     vga_Sync/line_count_reg[8]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X5Y37     vga_Sync/line_count_reg[9]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X4Y39     checker_black_counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X4Y39     checker_black_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X4Y39     checker_black_counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X4Y39     checker_black_counter_reg[5]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X4Y37     checker_flag_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X3Y39     checker_black_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X3Y39     checker_black_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X4Y39     checker_black_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X4Y39     checker_black_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X4Y39     checker_black_counter_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X4Y39     checker_black_counter_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X4Y37     checker_flag_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X3Y37     vga_Sync/frame_count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X3Y36     vga_Sync/frame_count_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X3Y36     vga_Sync/frame_count_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { vga_Clk/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1   vga_Clk/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  vga_Clk/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  vga_Clk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y0  vga_Clk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y0  vga_Clk/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_0_1
  To Clock:  clk_out_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.833ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.833ns  (required time - arrival time)
  Source:                 vga_Sync/line_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/frame_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_wiz_0 rise@9.259ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.759ns  (logic 1.021ns (27.159%)  route 2.738ns (72.841%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.001ns = ( 7.258 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.387ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.632    -2.387    vga_Sync/clk_out
    SLICE_X6Y38          FDRE                                         r  vga_Sync/line_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.478    -1.909 r  vga_Sync/line_count_reg[1]/Q
                         net (fo=7, routed)           0.822    -1.086    vga_Sync/line_count_reg_n_0_[1]
    SLICE_X5Y38          LUT3 (Prop_lut3_I1_O)        0.295    -0.791 f  vga_Sync/line_count[6]_i_2/O
                         net (fo=3, routed)           0.487    -0.304    vga_Sync/line_count[6]_i_2_n_0
    SLICE_X4Y38          LUT6 (Prop_lut6_I0_O)        0.124    -0.180 r  vga_Sync/frame_count[9]_i_1/O
                         net (fo=18, routed)          0.868     0.688    vga_Sync/frame_count
    SLICE_X5Y36          LUT6 (Prop_lut6_I0_O)        0.124     0.812 r  vga_Sync/frame_count[10]_i_1/O
                         net (fo=4, routed)           0.560     1.373    vga_Sync/frame_count[10]_i_1_n_0
    SLICE_X6Y36          FDRE                                         r  vga_Sync/frame_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.512     7.258    vga_Sync/clk_out
    SLICE_X6Y36          FDRE                                         r  vga_Sync/frame_count_reg[3]/C
                         clock pessimism             -0.412     6.846    
                         clock uncertainty           -0.116     6.730    
    SLICE_X6Y36          FDRE (Setup_fdre_C_R)       -0.524     6.206    vga_Sync/frame_count_reg[3]
  -------------------------------------------------------------------
                         required time                          6.206    
                         arrival time                          -1.373    
  -------------------------------------------------------------------
                         slack                                  4.833    

Slack (MET) :             4.833ns  (required time - arrival time)
  Source:                 vga_Sync/line_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/frame_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_wiz_0 rise@9.259ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.759ns  (logic 1.021ns (27.159%)  route 2.738ns (72.841%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.001ns = ( 7.258 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.387ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.632    -2.387    vga_Sync/clk_out
    SLICE_X6Y38          FDRE                                         r  vga_Sync/line_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.478    -1.909 r  vga_Sync/line_count_reg[1]/Q
                         net (fo=7, routed)           0.822    -1.086    vga_Sync/line_count_reg_n_0_[1]
    SLICE_X5Y38          LUT3 (Prop_lut3_I1_O)        0.295    -0.791 f  vga_Sync/line_count[6]_i_2/O
                         net (fo=3, routed)           0.487    -0.304    vga_Sync/line_count[6]_i_2_n_0
    SLICE_X4Y38          LUT6 (Prop_lut6_I0_O)        0.124    -0.180 r  vga_Sync/frame_count[9]_i_1/O
                         net (fo=18, routed)          0.868     0.688    vga_Sync/frame_count
    SLICE_X5Y36          LUT6 (Prop_lut6_I0_O)        0.124     0.812 r  vga_Sync/frame_count[10]_i_1/O
                         net (fo=4, routed)           0.560     1.373    vga_Sync/frame_count[10]_i_1_n_0
    SLICE_X6Y36          FDRE                                         r  vga_Sync/frame_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.512     7.258    vga_Sync/clk_out
    SLICE_X6Y36          FDRE                                         r  vga_Sync/frame_count_reg[5]/C
                         clock pessimism             -0.412     6.846    
                         clock uncertainty           -0.116     6.730    
    SLICE_X6Y36          FDRE (Setup_fdre_C_R)       -0.524     6.206    vga_Sync/frame_count_reg[5]
  -------------------------------------------------------------------
                         required time                          6.206    
                         arrival time                          -1.373    
  -------------------------------------------------------------------
                         slack                                  4.833    

Slack (MET) :             4.901ns  (required time - arrival time)
  Source:                 vga_Sync/line_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/frame_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_wiz_0 rise@9.259ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.776ns  (logic 1.021ns (27.042%)  route 2.755ns (72.958%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.999ns = ( 7.260 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.387ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.632    -2.387    vga_Sync/clk_out
    SLICE_X6Y38          FDRE                                         r  vga_Sync/line_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.478    -1.909 r  vga_Sync/line_count_reg[1]/Q
                         net (fo=7, routed)           0.822    -1.086    vga_Sync/line_count_reg_n_0_[1]
    SLICE_X5Y38          LUT3 (Prop_lut3_I1_O)        0.295    -0.791 f  vga_Sync/line_count[6]_i_2/O
                         net (fo=3, routed)           0.487    -0.304    vga_Sync/line_count[6]_i_2_n_0
    SLICE_X4Y38          LUT6 (Prop_lut6_I0_O)        0.124    -0.180 r  vga_Sync/frame_count[9]_i_1/O
                         net (fo=18, routed)          0.868     0.688    vga_Sync/frame_count
    SLICE_X5Y36          LUT6 (Prop_lut6_I0_O)        0.124     0.812 r  vga_Sync/frame_count[10]_i_1/O
                         net (fo=4, routed)           0.577     1.389    vga_Sync/frame_count[10]_i_1_n_0
    SLICE_X3Y36          FDRE                                         r  vga_Sync/frame_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.514     7.260    vga_Sync/clk_out
    SLICE_X3Y36          FDRE                                         r  vga_Sync/frame_count_reg[10]/C
                         clock pessimism             -0.425     6.835    
                         clock uncertainty           -0.116     6.719    
    SLICE_X3Y36          FDRE (Setup_fdre_C_R)       -0.429     6.290    vga_Sync/frame_count_reg[10]
  -------------------------------------------------------------------
                         required time                          6.290    
                         arrival time                          -1.389    
  -------------------------------------------------------------------
                         slack                                  4.901    

Slack (MET) :             4.901ns  (required time - arrival time)
  Source:                 vga_Sync/line_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/frame_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_wiz_0 rise@9.259ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.776ns  (logic 1.021ns (27.042%)  route 2.755ns (72.958%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.999ns = ( 7.260 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.387ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.632    -2.387    vga_Sync/clk_out
    SLICE_X6Y38          FDRE                                         r  vga_Sync/line_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.478    -1.909 r  vga_Sync/line_count_reg[1]/Q
                         net (fo=7, routed)           0.822    -1.086    vga_Sync/line_count_reg_n_0_[1]
    SLICE_X5Y38          LUT3 (Prop_lut3_I1_O)        0.295    -0.791 f  vga_Sync/line_count[6]_i_2/O
                         net (fo=3, routed)           0.487    -0.304    vga_Sync/line_count[6]_i_2_n_0
    SLICE_X4Y38          LUT6 (Prop_lut6_I0_O)        0.124    -0.180 r  vga_Sync/frame_count[9]_i_1/O
                         net (fo=18, routed)          0.868     0.688    vga_Sync/frame_count
    SLICE_X5Y36          LUT6 (Prop_lut6_I0_O)        0.124     0.812 r  vga_Sync/frame_count[10]_i_1/O
                         net (fo=4, routed)           0.577     1.389    vga_Sync/frame_count[10]_i_1_n_0
    SLICE_X3Y36          FDRE                                         r  vga_Sync/frame_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.514     7.260    vga_Sync/clk_out
    SLICE_X3Y36          FDRE                                         r  vga_Sync/frame_count_reg[1]/C
                         clock pessimism             -0.425     6.835    
                         clock uncertainty           -0.116     6.719    
    SLICE_X3Y36          FDRE (Setup_fdre_C_R)       -0.429     6.290    vga_Sync/frame_count_reg[1]
  -------------------------------------------------------------------
                         required time                          6.290    
                         arrival time                          -1.389    
  -------------------------------------------------------------------
                         slack                                  4.901    

Slack (MET) :             5.229ns  (required time - arrival time)
  Source:                 vga_Sync/frame_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            checker_black_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_wiz_0 rise@9.259ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.452ns  (logic 1.126ns (32.615%)  route 2.326ns (67.385%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.996ns = ( 7.263 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.389ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.630    -2.389    vga_Sync/clk_out
    SLICE_X6Y36          FDRE                                         r  vga_Sync/frame_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.518    -1.871 f  vga_Sync/frame_count_reg[3]/Q
                         net (fo=7, routed)           0.994    -0.876    vga_Sync/frame_count_reg_n_0_[3]
    SLICE_X5Y36          LUT2 (Prop_lut2_I0_O)        0.152    -0.724 r  vga_Sync/frame_count[10]_i_4/O
                         net (fo=2, routed)           0.521    -0.203    vga_Sync/frame_count[10]_i_4_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I5_O)        0.332     0.129 r  vga_Sync/checker_black_counter[5]_i_4/O
                         net (fo=2, routed)           0.170     0.299    vga_Sync/checker_black_counter[5]_i_4_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I3_O)        0.124     0.423 r  vga_Sync/checker_black_counter[5]_i_1/O
                         net (fo=6, routed)           0.641     1.064    vga_Sync_n_0
    SLICE_X3Y39          FDRE                                         r  checker_black_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.517     7.263    vga_clk
    SLICE_X3Y39          FDRE                                         r  checker_black_counter_reg[0]/C
                         clock pessimism             -0.425     6.838    
                         clock uncertainty           -0.116     6.722    
    SLICE_X3Y39          FDRE (Setup_fdre_C_R)       -0.429     6.293    checker_black_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          6.293    
                         arrival time                          -1.064    
  -------------------------------------------------------------------
                         slack                                  5.229    

Slack (MET) :             5.229ns  (required time - arrival time)
  Source:                 vga_Sync/frame_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            checker_black_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_wiz_0 rise@9.259ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.452ns  (logic 1.126ns (32.615%)  route 2.326ns (67.385%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.996ns = ( 7.263 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.389ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.630    -2.389    vga_Sync/clk_out
    SLICE_X6Y36          FDRE                                         r  vga_Sync/frame_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.518    -1.871 f  vga_Sync/frame_count_reg[3]/Q
                         net (fo=7, routed)           0.994    -0.876    vga_Sync/frame_count_reg_n_0_[3]
    SLICE_X5Y36          LUT2 (Prop_lut2_I0_O)        0.152    -0.724 r  vga_Sync/frame_count[10]_i_4/O
                         net (fo=2, routed)           0.521    -0.203    vga_Sync/frame_count[10]_i_4_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I5_O)        0.332     0.129 r  vga_Sync/checker_black_counter[5]_i_4/O
                         net (fo=2, routed)           0.170     0.299    vga_Sync/checker_black_counter[5]_i_4_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I3_O)        0.124     0.423 r  vga_Sync/checker_black_counter[5]_i_1/O
                         net (fo=6, routed)           0.641     1.064    vga_Sync_n_0
    SLICE_X3Y39          FDRE                                         r  checker_black_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.517     7.263    vga_clk
    SLICE_X3Y39          FDRE                                         r  checker_black_counter_reg[1]/C
                         clock pessimism             -0.425     6.838    
                         clock uncertainty           -0.116     6.722    
    SLICE_X3Y39          FDRE (Setup_fdre_C_R)       -0.429     6.293    checker_black_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          6.293    
                         arrival time                          -1.064    
  -------------------------------------------------------------------
                         slack                                  5.229    

Slack (MET) :             5.248ns  (required time - arrival time)
  Source:                 vga_Sync/frame_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            checker_black_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_wiz_0 rise@9.259ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.444ns  (logic 1.126ns (32.697%)  route 2.318ns (67.303%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.998ns = ( 7.261 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.389ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.630    -2.389    vga_Sync/clk_out
    SLICE_X6Y36          FDRE                                         r  vga_Sync/frame_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.518    -1.871 f  vga_Sync/frame_count_reg[3]/Q
                         net (fo=7, routed)           0.994    -0.876    vga_Sync/frame_count_reg_n_0_[3]
    SLICE_X5Y36          LUT2 (Prop_lut2_I0_O)        0.152    -0.724 r  vga_Sync/frame_count[10]_i_4/O
                         net (fo=2, routed)           0.521    -0.203    vga_Sync/frame_count[10]_i_4_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I5_O)        0.332     0.129 r  vga_Sync/checker_black_counter[5]_i_4/O
                         net (fo=2, routed)           0.170     0.299    vga_Sync/checker_black_counter[5]_i_4_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I3_O)        0.124     0.423 r  vga_Sync/checker_black_counter[5]_i_1/O
                         net (fo=6, routed)           0.632     1.055    vga_Sync_n_0
    SLICE_X4Y39          FDRE                                         r  checker_black_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.515     7.261    vga_clk
    SLICE_X4Y39          FDRE                                         r  checker_black_counter_reg[2]/C
                         clock pessimism             -0.412     6.849    
                         clock uncertainty           -0.116     6.733    
    SLICE_X4Y39          FDRE (Setup_fdre_C_R)       -0.429     6.304    checker_black_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          6.304    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                  5.248    

Slack (MET) :             5.248ns  (required time - arrival time)
  Source:                 vga_Sync/frame_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            checker_black_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_wiz_0 rise@9.259ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.444ns  (logic 1.126ns (32.697%)  route 2.318ns (67.303%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.998ns = ( 7.261 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.389ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.630    -2.389    vga_Sync/clk_out
    SLICE_X6Y36          FDRE                                         r  vga_Sync/frame_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.518    -1.871 f  vga_Sync/frame_count_reg[3]/Q
                         net (fo=7, routed)           0.994    -0.876    vga_Sync/frame_count_reg_n_0_[3]
    SLICE_X5Y36          LUT2 (Prop_lut2_I0_O)        0.152    -0.724 r  vga_Sync/frame_count[10]_i_4/O
                         net (fo=2, routed)           0.521    -0.203    vga_Sync/frame_count[10]_i_4_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I5_O)        0.332     0.129 r  vga_Sync/checker_black_counter[5]_i_4/O
                         net (fo=2, routed)           0.170     0.299    vga_Sync/checker_black_counter[5]_i_4_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I3_O)        0.124     0.423 r  vga_Sync/checker_black_counter[5]_i_1/O
                         net (fo=6, routed)           0.632     1.055    vga_Sync_n_0
    SLICE_X4Y39          FDRE                                         r  checker_black_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.515     7.261    vga_clk
    SLICE_X4Y39          FDRE                                         r  checker_black_counter_reg[3]/C
                         clock pessimism             -0.412     6.849    
                         clock uncertainty           -0.116     6.733    
    SLICE_X4Y39          FDRE (Setup_fdre_C_R)       -0.429     6.304    checker_black_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          6.304    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                  5.248    

Slack (MET) :             5.248ns  (required time - arrival time)
  Source:                 vga_Sync/frame_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            checker_black_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_wiz_0 rise@9.259ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.444ns  (logic 1.126ns (32.697%)  route 2.318ns (67.303%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.998ns = ( 7.261 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.389ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.630    -2.389    vga_Sync/clk_out
    SLICE_X6Y36          FDRE                                         r  vga_Sync/frame_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.518    -1.871 f  vga_Sync/frame_count_reg[3]/Q
                         net (fo=7, routed)           0.994    -0.876    vga_Sync/frame_count_reg_n_0_[3]
    SLICE_X5Y36          LUT2 (Prop_lut2_I0_O)        0.152    -0.724 r  vga_Sync/frame_count[10]_i_4/O
                         net (fo=2, routed)           0.521    -0.203    vga_Sync/frame_count[10]_i_4_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I5_O)        0.332     0.129 r  vga_Sync/checker_black_counter[5]_i_4/O
                         net (fo=2, routed)           0.170     0.299    vga_Sync/checker_black_counter[5]_i_4_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I3_O)        0.124     0.423 r  vga_Sync/checker_black_counter[5]_i_1/O
                         net (fo=6, routed)           0.632     1.055    vga_Sync_n_0
    SLICE_X4Y39          FDRE                                         r  checker_black_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.515     7.261    vga_clk
    SLICE_X4Y39          FDRE                                         r  checker_black_counter_reg[4]/C
                         clock pessimism             -0.412     6.849    
                         clock uncertainty           -0.116     6.733    
    SLICE_X4Y39          FDRE (Setup_fdre_C_R)       -0.429     6.304    checker_black_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          6.304    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                  5.248    

Slack (MET) :             5.248ns  (required time - arrival time)
  Source:                 vga_Sync/frame_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            checker_black_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_wiz_0 rise@9.259ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.444ns  (logic 1.126ns (32.697%)  route 2.318ns (67.303%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.998ns = ( 7.261 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.389ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.630    -2.389    vga_Sync/clk_out
    SLICE_X6Y36          FDRE                                         r  vga_Sync/frame_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.518    -1.871 f  vga_Sync/frame_count_reg[3]/Q
                         net (fo=7, routed)           0.994    -0.876    vga_Sync/frame_count_reg_n_0_[3]
    SLICE_X5Y36          LUT2 (Prop_lut2_I0_O)        0.152    -0.724 r  vga_Sync/frame_count[10]_i_4/O
                         net (fo=2, routed)           0.521    -0.203    vga_Sync/frame_count[10]_i_4_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I5_O)        0.332     0.129 r  vga_Sync/checker_black_counter[5]_i_4/O
                         net (fo=2, routed)           0.170     0.299    vga_Sync/checker_black_counter[5]_i_4_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I3_O)        0.124     0.423 r  vga_Sync/checker_black_counter[5]_i_1/O
                         net (fo=6, routed)           0.632     1.055    vga_Sync_n_0
    SLICE_X4Y39          FDRE                                         r  checker_black_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.515     7.261    vga_clk
    SLICE_X4Y39          FDRE                                         r  checker_black_counter_reg[5]/C
                         clock pessimism             -0.412     6.849    
                         clock uncertainty           -0.116     6.733    
    SLICE_X4Y39          FDRE (Setup_fdre_C_R)       -0.429     6.304    checker_black_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          6.304    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                  5.248    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 vga_Sync/frame_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/frame_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.495%)  route 0.175ns (48.505%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.591    -0.538    vga_Sync/clk_out
    SLICE_X3Y36          FDRE                                         r  vga_Sync/frame_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  vga_Sync/frame_count_reg[1]/Q
                         net (fo=10, routed)          0.175    -0.222    vga_Sync/frame_count_reg_n_0_[1]
    SLICE_X6Y36          LUT6 (Prop_lut6_I2_O)        0.045    -0.177 r  vga_Sync/frame_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.177    vga_Sync/frame_count[5]_i_1_n_0
    SLICE_X6Y36          FDRE                                         r  vga_Sync/frame_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.859    -0.310    vga_Sync/clk_out
    SLICE_X6Y36          FDRE                                         r  vga_Sync/frame_count_reg[5]/C
                         clock pessimism             -0.195    -0.504    
                         clock uncertainty            0.116    -0.388    
    SLICE_X6Y36          FDRE (Hold_fdre_C_D)         0.121    -0.267    vga_Sync/frame_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 vga_Sync/frame_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/frame_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.189ns (53.788%)  route 0.162ns (46.212%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.591    -0.538    vga_Sync/clk_out
    SLICE_X3Y36          FDRE                                         r  vga_Sync/frame_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  vga_Sync/frame_count_reg[1]/Q
                         net (fo=10, routed)          0.162    -0.235    vga_Sync/frame_count_reg_n_0_[1]
    SLICE_X5Y36          LUT5 (Prop_lut5_I1_O)        0.048    -0.187 r  vga_Sync/frame_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    vga_Sync/frame_count[4]_i_1_n_0
    SLICE_X5Y36          FDRE                                         r  vga_Sync/frame_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.859    -0.310    vga_Sync/clk_out
    SLICE_X5Y36          FDRE                                         r  vga_Sync/frame_count_reg[4]/C
                         clock pessimism             -0.195    -0.504    
                         clock uncertainty            0.116    -0.388    
    SLICE_X5Y36          FDRE (Hold_fdre_C_D)         0.107    -0.281    vga_Sync/frame_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 vga_Sync/frame_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/frame_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (53.035%)  route 0.165ns (46.965%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.589    -0.540    vga_Sync/clk_out
    SLICE_X5Y35          FDRE                                         r  vga_Sync/frame_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  vga_Sync/frame_count_reg[8]/Q
                         net (fo=6, routed)           0.165    -0.235    vga_Sync/frame_count_reg_n_0_[8]
    SLICE_X3Y35          LUT4 (Prop_lut4_I3_O)        0.045    -0.190 r  vga_Sync/frame_count[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.190    vga_Sync/frame_count[9]_i_2_n_0
    SLICE_X3Y35          FDRE                                         r  vga_Sync/frame_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.861    -0.308    vga_Sync/clk_out
    SLICE_X3Y35          FDRE                                         r  vga_Sync/frame_count_reg[9]/C
                         clock pessimism             -0.195    -0.502    
                         clock uncertainty            0.116    -0.386    
    SLICE_X3Y35          FDRE (Hold_fdre_C_D)         0.091    -0.295    vga_Sync/frame_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 vga_Sync/frame_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/frame_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.390%)  route 0.162ns (46.610%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.591    -0.538    vga_Sync/clk_out
    SLICE_X3Y36          FDRE                                         r  vga_Sync/frame_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  vga_Sync/frame_count_reg[1]/Q
                         net (fo=10, routed)          0.162    -0.235    vga_Sync/frame_count_reg_n_0_[1]
    SLICE_X5Y36          LUT3 (Prop_lut3_I0_O)        0.045    -0.190 r  vga_Sync/frame_count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    vga_Sync/frame_count[2]_i_1_n_0
    SLICE_X5Y36          FDRE                                         r  vga_Sync/frame_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.859    -0.310    vga_Sync/clk_out
    SLICE_X5Y36          FDRE                                         r  vga_Sync/frame_count_reg[2]/C
                         clock pessimism             -0.195    -0.504    
                         clock uncertainty            0.116    -0.388    
    SLICE_X5Y36          FDRE (Hold_fdre_C_D)         0.091    -0.297    vga_Sync/frame_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 checker_black_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            checker_black_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.227ns (71.758%)  route 0.089ns (28.242%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.591    -0.538    vga_clk
    SLICE_X4Y39          FDRE                                         r  checker_black_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.128    -0.410 r  checker_black_counter_reg[3]/Q
                         net (fo=5, routed)           0.089    -0.321    checker_black_counter_reg[3]
    SLICE_X4Y39          LUT6 (Prop_lut6_I4_O)        0.099    -0.222 r  checker_black_counter[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.222    p_0_in[5]
    SLICE_X4Y39          FDRE                                         r  checker_black_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.862    -0.307    vga_clk
    SLICE_X4Y39          FDRE                                         r  checker_black_counter_reg[5]/C
                         clock pessimism             -0.232    -0.538    
                         clock uncertainty            0.116    -0.422    
    SLICE_X4Y39          FDRE (Hold_fdre_C_D)         0.092    -0.330    checker_black_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 vga_Sync/line_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/line_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.465%)  route 0.143ns (43.535%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.591    -0.538    vga_Sync/clk_out
    SLICE_X5Y38          FDRE                                         r  vga_Sync/line_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  vga_Sync/line_count_reg[4]/Q
                         net (fo=10, routed)          0.143    -0.254    vga_Sync/line_count_reg_n_0_[4]
    SLICE_X4Y38          LUT5 (Prop_lut5_I3_O)        0.045    -0.209 r  vga_Sync/line_count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    vga_Sync/line_count[6]
    SLICE_X4Y38          FDRE                                         r  vga_Sync/line_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.862    -0.307    vga_Sync/clk_out
    SLICE_X4Y38          FDRE                                         r  vga_Sync/line_count_reg[6]/C
                         clock pessimism             -0.219    -0.525    
                         clock uncertainty            0.116    -0.409    
    SLICE_X4Y38          FDRE (Hold_fdre_C_D)         0.091    -0.318    vga_Sync/line_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 vga_Sync/line_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/line_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.227ns (69.852%)  route 0.098ns (30.148%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.591    -0.538    vga_Sync/clk_out
    SLICE_X5Y38          FDRE                                         r  vga_Sync/line_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.128    -0.410 r  vga_Sync/line_count_reg[2]/Q
                         net (fo=6, routed)           0.098    -0.312    vga_Sync/line_count_reg_n_0_[2]
    SLICE_X5Y38          LUT6 (Prop_lut6_I3_O)        0.099    -0.213 r  vga_Sync/line_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    vga_Sync/line_count[5]
    SLICE_X5Y38          FDRE                                         r  vga_Sync/line_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.862    -0.307    vga_Sync/clk_out
    SLICE_X5Y38          FDRE                                         r  vga_Sync/line_count_reg[5]/C
                         clock pessimism             -0.232    -0.538    
                         clock uncertainty            0.116    -0.422    
    SLICE_X5Y38          FDRE (Hold_fdre_C_D)         0.092    -0.330    vga_Sync/line_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 vga_Sync/line_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/line_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.637%)  route 0.099ns (30.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.591    -0.538    vga_Sync/clk_out
    SLICE_X5Y38          FDRE                                         r  vga_Sync/line_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.128    -0.410 r  vga_Sync/line_count_reg[2]/Q
                         net (fo=6, routed)           0.099    -0.311    vga_Sync/line_count_reg_n_0_[2]
    SLICE_X5Y38          LUT6 (Prop_lut6_I3_O)        0.099    -0.212 r  vga_Sync/line_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    vga_Sync/line_count[4]
    SLICE_X5Y38          FDRE                                         r  vga_Sync/line_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.862    -0.307    vga_Sync/clk_out
    SLICE_X5Y38          FDRE                                         r  vga_Sync/line_count_reg[4]/C
                         clock pessimism             -0.232    -0.538    
                         clock uncertainty            0.116    -0.422    
    SLICE_X5Y38          FDRE (Hold_fdre_C_D)         0.091    -0.331    vga_Sync/line_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 vga_Sync/line_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/line_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.791%)  route 0.160ns (46.209%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.591    -0.538    vga_Sync/clk_out
    SLICE_X4Y38          FDRE                                         r  vga_Sync/line_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  vga_Sync/line_count_reg[6]/Q
                         net (fo=8, routed)           0.160    -0.238    vga_Sync/line_count_reg_n_0_[6]
    SLICE_X5Y37          LUT6 (Prop_lut6_I4_O)        0.045    -0.193 r  vga_Sync/line_count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    vga_Sync/line_count[7]
    SLICE_X5Y37          FDRE                                         r  vga_Sync/line_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.860    -0.309    vga_Sync/clk_out
    SLICE_X5Y37          FDRE                                         r  vga_Sync/line_count_reg[7]/C
                         clock pessimism             -0.216    -0.524    
                         clock uncertainty            0.116    -0.408    
    SLICE_X5Y37          FDRE (Hold_fdre_C_D)         0.092    -0.316    vga_Sync/line_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 checker_offset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            checker_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.600%)  route 0.168ns (47.400%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.589    -0.540    vga_clk
    SLICE_X4Y36          FDRE                                         r  checker_offset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  checker_offset_reg/Q
                         net (fo=2, routed)           0.168    -0.232    vga_Sync/checker_offset
    SLICE_X4Y37          LUT6 (Prop_lut6_I0_O)        0.045    -0.187 r  vga_Sync/checker_flag_i_1/O
                         net (fo=1, routed)           0.000    -0.187    vga_Sync_n_3
    SLICE_X4Y37          FDRE                                         r  checker_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.860    -0.309    vga_clk
    SLICE_X4Y37          FDRE                                         r  checker_flag_reg/C
                         clock pessimism             -0.216    -0.524    
                         clock uncertainty            0.116    -0.408    
    SLICE_X4Y37          FDRE (Hold_fdre_C_D)         0.091    -0.317    checker_flag_reg
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.131    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_0
  To Clock:  clk_out_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.833ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.833ns  (required time - arrival time)
  Source:                 vga_Sync/line_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/frame_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_wiz_0_1 rise@9.259ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.759ns  (logic 1.021ns (27.159%)  route 2.738ns (72.841%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.001ns = ( 7.258 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.387ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.632    -2.387    vga_Sync/clk_out
    SLICE_X6Y38          FDRE                                         r  vga_Sync/line_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.478    -1.909 r  vga_Sync/line_count_reg[1]/Q
                         net (fo=7, routed)           0.822    -1.086    vga_Sync/line_count_reg_n_0_[1]
    SLICE_X5Y38          LUT3 (Prop_lut3_I1_O)        0.295    -0.791 f  vga_Sync/line_count[6]_i_2/O
                         net (fo=3, routed)           0.487    -0.304    vga_Sync/line_count[6]_i_2_n_0
    SLICE_X4Y38          LUT6 (Prop_lut6_I0_O)        0.124    -0.180 r  vga_Sync/frame_count[9]_i_1/O
                         net (fo=18, routed)          0.868     0.688    vga_Sync/frame_count
    SLICE_X5Y36          LUT6 (Prop_lut6_I0_O)        0.124     0.812 r  vga_Sync/frame_count[10]_i_1/O
                         net (fo=4, routed)           0.560     1.373    vga_Sync/frame_count[10]_i_1_n_0
    SLICE_X6Y36          FDRE                                         r  vga_Sync/frame_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.512     7.258    vga_Sync/clk_out
    SLICE_X6Y36          FDRE                                         r  vga_Sync/frame_count_reg[3]/C
                         clock pessimism             -0.412     6.846    
                         clock uncertainty           -0.116     6.730    
    SLICE_X6Y36          FDRE (Setup_fdre_C_R)       -0.524     6.206    vga_Sync/frame_count_reg[3]
  -------------------------------------------------------------------
                         required time                          6.206    
                         arrival time                          -1.373    
  -------------------------------------------------------------------
                         slack                                  4.833    

Slack (MET) :             4.833ns  (required time - arrival time)
  Source:                 vga_Sync/line_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/frame_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_wiz_0_1 rise@9.259ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.759ns  (logic 1.021ns (27.159%)  route 2.738ns (72.841%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.001ns = ( 7.258 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.387ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.632    -2.387    vga_Sync/clk_out
    SLICE_X6Y38          FDRE                                         r  vga_Sync/line_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.478    -1.909 r  vga_Sync/line_count_reg[1]/Q
                         net (fo=7, routed)           0.822    -1.086    vga_Sync/line_count_reg_n_0_[1]
    SLICE_X5Y38          LUT3 (Prop_lut3_I1_O)        0.295    -0.791 f  vga_Sync/line_count[6]_i_2/O
                         net (fo=3, routed)           0.487    -0.304    vga_Sync/line_count[6]_i_2_n_0
    SLICE_X4Y38          LUT6 (Prop_lut6_I0_O)        0.124    -0.180 r  vga_Sync/frame_count[9]_i_1/O
                         net (fo=18, routed)          0.868     0.688    vga_Sync/frame_count
    SLICE_X5Y36          LUT6 (Prop_lut6_I0_O)        0.124     0.812 r  vga_Sync/frame_count[10]_i_1/O
                         net (fo=4, routed)           0.560     1.373    vga_Sync/frame_count[10]_i_1_n_0
    SLICE_X6Y36          FDRE                                         r  vga_Sync/frame_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.512     7.258    vga_Sync/clk_out
    SLICE_X6Y36          FDRE                                         r  vga_Sync/frame_count_reg[5]/C
                         clock pessimism             -0.412     6.846    
                         clock uncertainty           -0.116     6.730    
    SLICE_X6Y36          FDRE (Setup_fdre_C_R)       -0.524     6.206    vga_Sync/frame_count_reg[5]
  -------------------------------------------------------------------
                         required time                          6.206    
                         arrival time                          -1.373    
  -------------------------------------------------------------------
                         slack                                  4.833    

Slack (MET) :             4.901ns  (required time - arrival time)
  Source:                 vga_Sync/line_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/frame_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_wiz_0_1 rise@9.259ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.776ns  (logic 1.021ns (27.042%)  route 2.755ns (72.958%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.999ns = ( 7.260 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.387ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.632    -2.387    vga_Sync/clk_out
    SLICE_X6Y38          FDRE                                         r  vga_Sync/line_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.478    -1.909 r  vga_Sync/line_count_reg[1]/Q
                         net (fo=7, routed)           0.822    -1.086    vga_Sync/line_count_reg_n_0_[1]
    SLICE_X5Y38          LUT3 (Prop_lut3_I1_O)        0.295    -0.791 f  vga_Sync/line_count[6]_i_2/O
                         net (fo=3, routed)           0.487    -0.304    vga_Sync/line_count[6]_i_2_n_0
    SLICE_X4Y38          LUT6 (Prop_lut6_I0_O)        0.124    -0.180 r  vga_Sync/frame_count[9]_i_1/O
                         net (fo=18, routed)          0.868     0.688    vga_Sync/frame_count
    SLICE_X5Y36          LUT6 (Prop_lut6_I0_O)        0.124     0.812 r  vga_Sync/frame_count[10]_i_1/O
                         net (fo=4, routed)           0.577     1.389    vga_Sync/frame_count[10]_i_1_n_0
    SLICE_X3Y36          FDRE                                         r  vga_Sync/frame_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.514     7.260    vga_Sync/clk_out
    SLICE_X3Y36          FDRE                                         r  vga_Sync/frame_count_reg[10]/C
                         clock pessimism             -0.425     6.835    
                         clock uncertainty           -0.116     6.719    
    SLICE_X3Y36          FDRE (Setup_fdre_C_R)       -0.429     6.290    vga_Sync/frame_count_reg[10]
  -------------------------------------------------------------------
                         required time                          6.290    
                         arrival time                          -1.389    
  -------------------------------------------------------------------
                         slack                                  4.901    

Slack (MET) :             4.901ns  (required time - arrival time)
  Source:                 vga_Sync/line_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/frame_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_wiz_0_1 rise@9.259ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.776ns  (logic 1.021ns (27.042%)  route 2.755ns (72.958%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.999ns = ( 7.260 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.387ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.632    -2.387    vga_Sync/clk_out
    SLICE_X6Y38          FDRE                                         r  vga_Sync/line_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.478    -1.909 r  vga_Sync/line_count_reg[1]/Q
                         net (fo=7, routed)           0.822    -1.086    vga_Sync/line_count_reg_n_0_[1]
    SLICE_X5Y38          LUT3 (Prop_lut3_I1_O)        0.295    -0.791 f  vga_Sync/line_count[6]_i_2/O
                         net (fo=3, routed)           0.487    -0.304    vga_Sync/line_count[6]_i_2_n_0
    SLICE_X4Y38          LUT6 (Prop_lut6_I0_O)        0.124    -0.180 r  vga_Sync/frame_count[9]_i_1/O
                         net (fo=18, routed)          0.868     0.688    vga_Sync/frame_count
    SLICE_X5Y36          LUT6 (Prop_lut6_I0_O)        0.124     0.812 r  vga_Sync/frame_count[10]_i_1/O
                         net (fo=4, routed)           0.577     1.389    vga_Sync/frame_count[10]_i_1_n_0
    SLICE_X3Y36          FDRE                                         r  vga_Sync/frame_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.514     7.260    vga_Sync/clk_out
    SLICE_X3Y36          FDRE                                         r  vga_Sync/frame_count_reg[1]/C
                         clock pessimism             -0.425     6.835    
                         clock uncertainty           -0.116     6.719    
    SLICE_X3Y36          FDRE (Setup_fdre_C_R)       -0.429     6.290    vga_Sync/frame_count_reg[1]
  -------------------------------------------------------------------
                         required time                          6.290    
                         arrival time                          -1.389    
  -------------------------------------------------------------------
                         slack                                  4.901    

Slack (MET) :             5.229ns  (required time - arrival time)
  Source:                 vga_Sync/frame_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            checker_black_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_wiz_0_1 rise@9.259ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.452ns  (logic 1.126ns (32.615%)  route 2.326ns (67.385%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.996ns = ( 7.263 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.389ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.630    -2.389    vga_Sync/clk_out
    SLICE_X6Y36          FDRE                                         r  vga_Sync/frame_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.518    -1.871 f  vga_Sync/frame_count_reg[3]/Q
                         net (fo=7, routed)           0.994    -0.876    vga_Sync/frame_count_reg_n_0_[3]
    SLICE_X5Y36          LUT2 (Prop_lut2_I0_O)        0.152    -0.724 r  vga_Sync/frame_count[10]_i_4/O
                         net (fo=2, routed)           0.521    -0.203    vga_Sync/frame_count[10]_i_4_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I5_O)        0.332     0.129 r  vga_Sync/checker_black_counter[5]_i_4/O
                         net (fo=2, routed)           0.170     0.299    vga_Sync/checker_black_counter[5]_i_4_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I3_O)        0.124     0.423 r  vga_Sync/checker_black_counter[5]_i_1/O
                         net (fo=6, routed)           0.641     1.064    vga_Sync_n_0
    SLICE_X3Y39          FDRE                                         r  checker_black_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.517     7.263    vga_clk
    SLICE_X3Y39          FDRE                                         r  checker_black_counter_reg[0]/C
                         clock pessimism             -0.425     6.838    
                         clock uncertainty           -0.116     6.722    
    SLICE_X3Y39          FDRE (Setup_fdre_C_R)       -0.429     6.293    checker_black_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          6.293    
                         arrival time                          -1.064    
  -------------------------------------------------------------------
                         slack                                  5.229    

Slack (MET) :             5.229ns  (required time - arrival time)
  Source:                 vga_Sync/frame_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            checker_black_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_wiz_0_1 rise@9.259ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.452ns  (logic 1.126ns (32.615%)  route 2.326ns (67.385%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.996ns = ( 7.263 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.389ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.630    -2.389    vga_Sync/clk_out
    SLICE_X6Y36          FDRE                                         r  vga_Sync/frame_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.518    -1.871 f  vga_Sync/frame_count_reg[3]/Q
                         net (fo=7, routed)           0.994    -0.876    vga_Sync/frame_count_reg_n_0_[3]
    SLICE_X5Y36          LUT2 (Prop_lut2_I0_O)        0.152    -0.724 r  vga_Sync/frame_count[10]_i_4/O
                         net (fo=2, routed)           0.521    -0.203    vga_Sync/frame_count[10]_i_4_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I5_O)        0.332     0.129 r  vga_Sync/checker_black_counter[5]_i_4/O
                         net (fo=2, routed)           0.170     0.299    vga_Sync/checker_black_counter[5]_i_4_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I3_O)        0.124     0.423 r  vga_Sync/checker_black_counter[5]_i_1/O
                         net (fo=6, routed)           0.641     1.064    vga_Sync_n_0
    SLICE_X3Y39          FDRE                                         r  checker_black_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.517     7.263    vga_clk
    SLICE_X3Y39          FDRE                                         r  checker_black_counter_reg[1]/C
                         clock pessimism             -0.425     6.838    
                         clock uncertainty           -0.116     6.722    
    SLICE_X3Y39          FDRE (Setup_fdre_C_R)       -0.429     6.293    checker_black_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          6.293    
                         arrival time                          -1.064    
  -------------------------------------------------------------------
                         slack                                  5.229    

Slack (MET) :             5.248ns  (required time - arrival time)
  Source:                 vga_Sync/frame_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            checker_black_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_wiz_0_1 rise@9.259ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.444ns  (logic 1.126ns (32.697%)  route 2.318ns (67.303%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.998ns = ( 7.261 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.389ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.630    -2.389    vga_Sync/clk_out
    SLICE_X6Y36          FDRE                                         r  vga_Sync/frame_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.518    -1.871 f  vga_Sync/frame_count_reg[3]/Q
                         net (fo=7, routed)           0.994    -0.876    vga_Sync/frame_count_reg_n_0_[3]
    SLICE_X5Y36          LUT2 (Prop_lut2_I0_O)        0.152    -0.724 r  vga_Sync/frame_count[10]_i_4/O
                         net (fo=2, routed)           0.521    -0.203    vga_Sync/frame_count[10]_i_4_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I5_O)        0.332     0.129 r  vga_Sync/checker_black_counter[5]_i_4/O
                         net (fo=2, routed)           0.170     0.299    vga_Sync/checker_black_counter[5]_i_4_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I3_O)        0.124     0.423 r  vga_Sync/checker_black_counter[5]_i_1/O
                         net (fo=6, routed)           0.632     1.055    vga_Sync_n_0
    SLICE_X4Y39          FDRE                                         r  checker_black_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.515     7.261    vga_clk
    SLICE_X4Y39          FDRE                                         r  checker_black_counter_reg[2]/C
                         clock pessimism             -0.412     6.849    
                         clock uncertainty           -0.116     6.733    
    SLICE_X4Y39          FDRE (Setup_fdre_C_R)       -0.429     6.304    checker_black_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          6.304    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                  5.248    

Slack (MET) :             5.248ns  (required time - arrival time)
  Source:                 vga_Sync/frame_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            checker_black_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_wiz_0_1 rise@9.259ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.444ns  (logic 1.126ns (32.697%)  route 2.318ns (67.303%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.998ns = ( 7.261 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.389ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.630    -2.389    vga_Sync/clk_out
    SLICE_X6Y36          FDRE                                         r  vga_Sync/frame_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.518    -1.871 f  vga_Sync/frame_count_reg[3]/Q
                         net (fo=7, routed)           0.994    -0.876    vga_Sync/frame_count_reg_n_0_[3]
    SLICE_X5Y36          LUT2 (Prop_lut2_I0_O)        0.152    -0.724 r  vga_Sync/frame_count[10]_i_4/O
                         net (fo=2, routed)           0.521    -0.203    vga_Sync/frame_count[10]_i_4_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I5_O)        0.332     0.129 r  vga_Sync/checker_black_counter[5]_i_4/O
                         net (fo=2, routed)           0.170     0.299    vga_Sync/checker_black_counter[5]_i_4_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I3_O)        0.124     0.423 r  vga_Sync/checker_black_counter[5]_i_1/O
                         net (fo=6, routed)           0.632     1.055    vga_Sync_n_0
    SLICE_X4Y39          FDRE                                         r  checker_black_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.515     7.261    vga_clk
    SLICE_X4Y39          FDRE                                         r  checker_black_counter_reg[3]/C
                         clock pessimism             -0.412     6.849    
                         clock uncertainty           -0.116     6.733    
    SLICE_X4Y39          FDRE (Setup_fdre_C_R)       -0.429     6.304    checker_black_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          6.304    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                  5.248    

Slack (MET) :             5.248ns  (required time - arrival time)
  Source:                 vga_Sync/frame_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            checker_black_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_wiz_0_1 rise@9.259ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.444ns  (logic 1.126ns (32.697%)  route 2.318ns (67.303%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.998ns = ( 7.261 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.389ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.630    -2.389    vga_Sync/clk_out
    SLICE_X6Y36          FDRE                                         r  vga_Sync/frame_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.518    -1.871 f  vga_Sync/frame_count_reg[3]/Q
                         net (fo=7, routed)           0.994    -0.876    vga_Sync/frame_count_reg_n_0_[3]
    SLICE_X5Y36          LUT2 (Prop_lut2_I0_O)        0.152    -0.724 r  vga_Sync/frame_count[10]_i_4/O
                         net (fo=2, routed)           0.521    -0.203    vga_Sync/frame_count[10]_i_4_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I5_O)        0.332     0.129 r  vga_Sync/checker_black_counter[5]_i_4/O
                         net (fo=2, routed)           0.170     0.299    vga_Sync/checker_black_counter[5]_i_4_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I3_O)        0.124     0.423 r  vga_Sync/checker_black_counter[5]_i_1/O
                         net (fo=6, routed)           0.632     1.055    vga_Sync_n_0
    SLICE_X4Y39          FDRE                                         r  checker_black_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.515     7.261    vga_clk
    SLICE_X4Y39          FDRE                                         r  checker_black_counter_reg[4]/C
                         clock pessimism             -0.412     6.849    
                         clock uncertainty           -0.116     6.733    
    SLICE_X4Y39          FDRE (Setup_fdre_C_R)       -0.429     6.304    checker_black_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          6.304    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                  5.248    

Slack (MET) :             5.248ns  (required time - arrival time)
  Source:                 vga_Sync/frame_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            checker_black_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out_clk_wiz_0_1 rise@9.259ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.444ns  (logic 1.126ns (32.697%)  route 2.318ns (67.303%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.998ns = ( 7.261 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.389ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.630    -2.389    vga_Sync/clk_out
    SLICE_X6Y36          FDRE                                         r  vga_Sync/frame_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.518    -1.871 f  vga_Sync/frame_count_reg[3]/Q
                         net (fo=7, routed)           0.994    -0.876    vga_Sync/frame_count_reg_n_0_[3]
    SLICE_X5Y36          LUT2 (Prop_lut2_I0_O)        0.152    -0.724 r  vga_Sync/frame_count[10]_i_4/O
                         net (fo=2, routed)           0.521    -0.203    vga_Sync/frame_count[10]_i_4_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I5_O)        0.332     0.129 r  vga_Sync/checker_black_counter[5]_i_4/O
                         net (fo=2, routed)           0.170     0.299    vga_Sync/checker_black_counter[5]_i_4_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I3_O)        0.124     0.423 r  vga_Sync/checker_black_counter[5]_i_1/O
                         net (fo=6, routed)           0.632     1.055    vga_Sync_n_0
    SLICE_X4Y39          FDRE                                         r  checker_black_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.828    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.079 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     5.655    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.746 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          1.515     7.261    vga_clk
    SLICE_X4Y39          FDRE                                         r  checker_black_counter_reg[5]/C
                         clock pessimism             -0.412     6.849    
                         clock uncertainty           -0.116     6.733    
    SLICE_X4Y39          FDRE (Setup_fdre_C_R)       -0.429     6.304    checker_black_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          6.304    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                  5.248    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 vga_Sync/frame_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/frame_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.495%)  route 0.175ns (48.505%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.591    -0.538    vga_Sync/clk_out
    SLICE_X3Y36          FDRE                                         r  vga_Sync/frame_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  vga_Sync/frame_count_reg[1]/Q
                         net (fo=10, routed)          0.175    -0.222    vga_Sync/frame_count_reg_n_0_[1]
    SLICE_X6Y36          LUT6 (Prop_lut6_I2_O)        0.045    -0.177 r  vga_Sync/frame_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.177    vga_Sync/frame_count[5]_i_1_n_0
    SLICE_X6Y36          FDRE                                         r  vga_Sync/frame_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.859    -0.310    vga_Sync/clk_out
    SLICE_X6Y36          FDRE                                         r  vga_Sync/frame_count_reg[5]/C
                         clock pessimism             -0.195    -0.504    
                         clock uncertainty            0.116    -0.388    
    SLICE_X6Y36          FDRE (Hold_fdre_C_D)         0.121    -0.267    vga_Sync/frame_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 vga_Sync/frame_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/frame_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.189ns (53.788%)  route 0.162ns (46.212%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.591    -0.538    vga_Sync/clk_out
    SLICE_X3Y36          FDRE                                         r  vga_Sync/frame_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  vga_Sync/frame_count_reg[1]/Q
                         net (fo=10, routed)          0.162    -0.235    vga_Sync/frame_count_reg_n_0_[1]
    SLICE_X5Y36          LUT5 (Prop_lut5_I1_O)        0.048    -0.187 r  vga_Sync/frame_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    vga_Sync/frame_count[4]_i_1_n_0
    SLICE_X5Y36          FDRE                                         r  vga_Sync/frame_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.859    -0.310    vga_Sync/clk_out
    SLICE_X5Y36          FDRE                                         r  vga_Sync/frame_count_reg[4]/C
                         clock pessimism             -0.195    -0.504    
                         clock uncertainty            0.116    -0.388    
    SLICE_X5Y36          FDRE (Hold_fdre_C_D)         0.107    -0.281    vga_Sync/frame_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 vga_Sync/frame_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/frame_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (53.035%)  route 0.165ns (46.965%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.589    -0.540    vga_Sync/clk_out
    SLICE_X5Y35          FDRE                                         r  vga_Sync/frame_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  vga_Sync/frame_count_reg[8]/Q
                         net (fo=6, routed)           0.165    -0.235    vga_Sync/frame_count_reg_n_0_[8]
    SLICE_X3Y35          LUT4 (Prop_lut4_I3_O)        0.045    -0.190 r  vga_Sync/frame_count[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.190    vga_Sync/frame_count[9]_i_2_n_0
    SLICE_X3Y35          FDRE                                         r  vga_Sync/frame_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.861    -0.308    vga_Sync/clk_out
    SLICE_X3Y35          FDRE                                         r  vga_Sync/frame_count_reg[9]/C
                         clock pessimism             -0.195    -0.502    
                         clock uncertainty            0.116    -0.386    
    SLICE_X3Y35          FDRE (Hold_fdre_C_D)         0.091    -0.295    vga_Sync/frame_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 vga_Sync/frame_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/frame_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.390%)  route 0.162ns (46.610%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.591    -0.538    vga_Sync/clk_out
    SLICE_X3Y36          FDRE                                         r  vga_Sync/frame_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  vga_Sync/frame_count_reg[1]/Q
                         net (fo=10, routed)          0.162    -0.235    vga_Sync/frame_count_reg_n_0_[1]
    SLICE_X5Y36          LUT3 (Prop_lut3_I0_O)        0.045    -0.190 r  vga_Sync/frame_count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    vga_Sync/frame_count[2]_i_1_n_0
    SLICE_X5Y36          FDRE                                         r  vga_Sync/frame_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.859    -0.310    vga_Sync/clk_out
    SLICE_X5Y36          FDRE                                         r  vga_Sync/frame_count_reg[2]/C
                         clock pessimism             -0.195    -0.504    
                         clock uncertainty            0.116    -0.388    
    SLICE_X5Y36          FDRE (Hold_fdre_C_D)         0.091    -0.297    vga_Sync/frame_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 checker_black_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            checker_black_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.227ns (71.758%)  route 0.089ns (28.242%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.591    -0.538    vga_clk
    SLICE_X4Y39          FDRE                                         r  checker_black_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.128    -0.410 r  checker_black_counter_reg[3]/Q
                         net (fo=5, routed)           0.089    -0.321    checker_black_counter_reg[3]
    SLICE_X4Y39          LUT6 (Prop_lut6_I4_O)        0.099    -0.222 r  checker_black_counter[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.222    p_0_in[5]
    SLICE_X4Y39          FDRE                                         r  checker_black_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.862    -0.307    vga_clk
    SLICE_X4Y39          FDRE                                         r  checker_black_counter_reg[5]/C
                         clock pessimism             -0.232    -0.538    
                         clock uncertainty            0.116    -0.422    
    SLICE_X4Y39          FDRE (Hold_fdre_C_D)         0.092    -0.330    checker_black_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 vga_Sync/line_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/line_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.465%)  route 0.143ns (43.535%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.591    -0.538    vga_Sync/clk_out
    SLICE_X5Y38          FDRE                                         r  vga_Sync/line_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  vga_Sync/line_count_reg[4]/Q
                         net (fo=10, routed)          0.143    -0.254    vga_Sync/line_count_reg_n_0_[4]
    SLICE_X4Y38          LUT5 (Prop_lut5_I3_O)        0.045    -0.209 r  vga_Sync/line_count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    vga_Sync/line_count[6]
    SLICE_X4Y38          FDRE                                         r  vga_Sync/line_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.862    -0.307    vga_Sync/clk_out
    SLICE_X4Y38          FDRE                                         r  vga_Sync/line_count_reg[6]/C
                         clock pessimism             -0.219    -0.525    
                         clock uncertainty            0.116    -0.409    
    SLICE_X4Y38          FDRE (Hold_fdre_C_D)         0.091    -0.318    vga_Sync/line_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 vga_Sync/line_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/line_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.227ns (69.852%)  route 0.098ns (30.148%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.591    -0.538    vga_Sync/clk_out
    SLICE_X5Y38          FDRE                                         r  vga_Sync/line_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.128    -0.410 r  vga_Sync/line_count_reg[2]/Q
                         net (fo=6, routed)           0.098    -0.312    vga_Sync/line_count_reg_n_0_[2]
    SLICE_X5Y38          LUT6 (Prop_lut6_I3_O)        0.099    -0.213 r  vga_Sync/line_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    vga_Sync/line_count[5]
    SLICE_X5Y38          FDRE                                         r  vga_Sync/line_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.862    -0.307    vga_Sync/clk_out
    SLICE_X5Y38          FDRE                                         r  vga_Sync/line_count_reg[5]/C
                         clock pessimism             -0.232    -0.538    
                         clock uncertainty            0.116    -0.422    
    SLICE_X5Y38          FDRE (Hold_fdre_C_D)         0.092    -0.330    vga_Sync/line_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 vga_Sync/line_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/line_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.637%)  route 0.099ns (30.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.591    -0.538    vga_Sync/clk_out
    SLICE_X5Y38          FDRE                                         r  vga_Sync/line_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.128    -0.410 r  vga_Sync/line_count_reg[2]/Q
                         net (fo=6, routed)           0.099    -0.311    vga_Sync/line_count_reg_n_0_[2]
    SLICE_X5Y38          LUT6 (Prop_lut6_I3_O)        0.099    -0.212 r  vga_Sync/line_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    vga_Sync/line_count[4]
    SLICE_X5Y38          FDRE                                         r  vga_Sync/line_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.862    -0.307    vga_Sync/clk_out
    SLICE_X5Y38          FDRE                                         r  vga_Sync/line_count_reg[4]/C
                         clock pessimism             -0.232    -0.538    
                         clock uncertainty            0.116    -0.422    
    SLICE_X5Y38          FDRE (Hold_fdre_C_D)         0.091    -0.331    vga_Sync/line_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 vga_Sync/line_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_Sync/line_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.791%)  route 0.160ns (46.209%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.591    -0.538    vga_Sync/clk_out
    SLICE_X4Y38          FDRE                                         r  vga_Sync/line_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  vga_Sync/line_count_reg[6]/Q
                         net (fo=8, routed)           0.160    -0.238    vga_Sync/line_count_reg_n_0_[6]
    SLICE_X5Y37          LUT6 (Prop_lut6_I4_O)        0.045    -0.193 r  vga_Sync/line_count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    vga_Sync/line_count[7]
    SLICE_X5Y37          FDRE                                         r  vga_Sync/line_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.860    -0.309    vga_Sync/clk_out
    SLICE_X5Y37          FDRE                                         r  vga_Sync/line_count_reg[7]/C
                         clock pessimism             -0.216    -0.524    
                         clock uncertainty            0.116    -0.408    
    SLICE_X5Y37          FDRE (Hold_fdre_C_D)         0.092    -0.316    vga_Sync/line_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 checker_offset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            checker_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.600%)  route 0.168ns (47.400%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.589    -0.540    vga_clk
    SLICE_X4Y36          FDRE                                         r  checker_offset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  checker_offset_reg/Q
                         net (fo=2, routed)           0.168    -0.232    vga_Sync/checker_offset
    SLICE_X4Y37          LUT6 (Prop_lut6_I0_O)        0.045    -0.187 r  vga_Sync/checker_flag_i_1/O
                         net (fo=1, routed)           0.000    -0.187    vga_Sync_n_3
    SLICE_X4Y37          FDRE                                         r  checker_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    vga_Clk/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  vga_Clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    vga_Clk/inst/clk_in_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  vga_Clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    vga_Clk/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  vga_Clk/inst/clkout1_buf/O
                         net (fo=30, routed)          0.860    -0.309    vga_clk
    SLICE_X4Y37          FDRE                                         r  checker_flag_reg/C
                         clock pessimism             -0.216    -0.524    
                         clock uncertainty            0.116    -0.408    
    SLICE_X4Y37          FDRE (Hold_fdre_C_D)         0.091    -0.317    checker_flag_reg
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.131    





