# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../project_1/project_1.srcs/sources_1/new/BeltWarn.vhd" \
"../../../../../project_1/project_1.srcs/sources_1/new/Inv.vhd" \
"../../../../../project_1/project_1.srcs/sources_1/new/and2.vhd" \
"../../../../../project_1/project_1.srcs/sim_3/new/beltwarn_tb.vhd" \

# Do not sort compile order
nosort
