Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "/home/ericd/cse401/LAB1/tb_adder5_isim_beh.exe" -prj "/home/ericd/cse401/LAB1/tb_adder5_beh.prj" "work.tb_adder5" "work.glbl" 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Analyzing Verilog file "/home/ericd/cse401/LAB1/tb_adder5.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 82960 KB
Fuse CPU Usage: 430 ms
Compiling module fulladd
Compiling module adder5
Compiling module tb_adder5
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 4 Verilog Units
Built simulation executable /home/ericd/cse401/LAB1/tb_adder5_isim_beh.exe
Fuse Memory Usage: 1691696 KB
Fuse CPU Usage: 440 ms
GCC CPU Usage: 140 ms
