$date
	Sun Oct  1 08:40:50 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 2 ! din [1:0] $end
$var wire 2 " dout [1:0] $end
$var reg 7 # address [6:0] $end
$var reg 1 $ clk $end
$var reg 2 % p [1:0] $end
$var reg 1 & reset $end
$scope module CC $end
$var wire 2 ' din [1:0] $end
$var wire 2 ( v [1:0] $end
$var reg 2 ) dout [1:0] $end
$upscope $end
$scope module tab $end
$var wire 1 * clk $end
$var wire 2 + din [1:0] $end
$var wire 2 , dout [1:0] $end
$var wire 7 - line [6:0] $end
$var wire 1 . reset $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0.
b0 -
bx ,
bx +
0*
bx )
b0 (
bx '
0&
b0 %
0$
b0 #
bx "
bx !
$end
#1
1$
1*
#2
b11 )
b11 !
b11 +
b11 "
b11 '
b11 ,
0$
0*
1&
1.
#3
1$
1*
#4
0$
0*
0&
0.
#5
1$
1*
#6
b1 )
b1 !
b1 +
0$
0*
b10 #
b10 -
b1 "
b1 '
b1 ,
#7
b0 "
b0 '
b0 ,
b1 )
b1 !
b1 +
1$
1*
b1 %
b1 (
#8
0$
0*
#9
b0 )
b0 !
b0 +
1$
1*
b0 %
b0 (
#10
0$
0*
#11
b1 "
b1 '
b1 ,
b10 )
b10 !
b10 +
1$
1*
b11 %
b11 (
#12
0$
0*
#13
b0 )
b0 !
b0 +
b10 "
b10 '
b10 ,
1$
1*
b10 %
b10 (
#14
0$
0*
#15
b10 )
b10 !
b10 +
1$
1*
b1 %
b1 (
#16
0$
0*
#17
1$
1*
#18
0$
0*
#19
1$
1*
#20
0$
0*
#21
1$
1*
#22
0$
0*
#23
1$
1*
#24
0$
0*
#25
1$
1*
