####################################
## This file contains all attributes about your design
## You must specify all of them before run the synthesis
####################################

set vars(top_level_module) "cordic_cdr_asm_top"
set vars(clk_net) "clk"
set vars(clock_period) 20

# Compile design options (none, low, medium or high)
# WARNING: For map_effort only medium or high
set vars(map_effort) "high"
set vars(area_effort) "high"
set vars(power_effort) "high"
