# 32-bit-MIPS-based-RISC-processor
## MIPS Pipelined Processor Datapath 
![pipelined_MIPS_32](https://user-images.githubusercontent.com/65547096/233430145-62c66172-77d5-478b-8641-42f1370f116c.PNG) <br>
Fig. MIPS Pipelined Processor Datapath 
## Register Bank
![register_banl](https://user-images.githubusercontent.com/65547096/233432863-546fe132-2427-4ae4-8087-990bd870fd9f.PNG)<br>
Fig.Register Bank
## Pipelining
![clock_cycles](https://user-images.githubusercontent.com/65547096/233433038-67ce03be-2985-4a32-8fd3-b6e8195e995a.PNG)<br>
Fig.Pipelining
## Test Performed in TestBench
![problem statement1](https://user-images.githubusercontent.com/65547096/233433584-4580bf99-492d-463a-a58c-525c8386b611.PNG)
![problem_statment_1_2](https://user-images.githubusercontent.com/65547096/233433610-02aea793-153e-4b5b-8354-111fb701b0be.PNG)
Fig.Test Performed


