<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\wakuto\src\shinrabansho\cpu_fpga\src\Top.sv<br>
C:\Users\wakuto\src\shinrabansho\cpu_fpga\src\ip\cpu_rpll\cpu_rpll.v<br>
C:\Users\wakuto\src\shinrabansho\cpu_fpga\src\ip\dvi_clkdiv\dvi_clkdiv.v<br>
C:\Users\wakuto\src\shinrabansho\cpu_fpga\src\ip\dvi_x5_rpll\dvi_x5_rpll.v<br>
C:\Users\wakuto\src\shinrabansho\cpu_fpga\src\target\Alu.sv<br>
C:\Users\wakuto\src\shinrabansho\cpu_fpga\src\target\ClkCounter.sv<br>
C:\Users\wakuto\src\shinrabansho\cpu_fpga\src\target\Core.sv<br>
C:\Users\wakuto\src\shinrabansho\cpu_fpga\src\target\Decoupled.sv<br>
C:\Users\wakuto\src\shinrabansho\cpu_fpga\src\target\GeneralPurposeOutput.sv<br>
C:\Users\wakuto\src\shinrabansho\cpu_fpga\src\target\IOBus.sv<br>
C:\Users\wakuto\src\shinrabansho\cpu_fpga\src\target\Mem.sv<br>
C:\Users\wakuto\src\shinrabansho\cpu_fpga\src\target\Spi.sv<br>
C:\Users\wakuto\src\shinrabansho\cpu_fpga\src\target\Uart.sv<br>
C:\Users\wakuto\src\shinrabansho\cpu_fpga\src\target\VideoController.sv<br>
C:\Users\wakuto\src\shinrabansho\cpu_fpga\src\target\Vram.sv<br>
C:\Users\wakuto\src\shinrabansho\cpu_fpga\src\ip\hdmi_tx_gw.vhd<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 Education (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Jun 21 20:49:35 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>Top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.687s, Elapsed time = 0h 0m 0.598s, Peak memory usage = 358.129MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.484s, Elapsed time = 0h 0m 0.53s, Peak memory usage = 358.129MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.187s, Elapsed time = 0h 0m 0.181s, Peak memory usage = 358.129MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.39s, Elapsed time = 0h 0m 0.421s, Peak memory usage = 358.129MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.406s, Elapsed time = 0h 0m 0.456s, Peak memory usage = 358.129MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.068s, Peak memory usage = 358.129MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.032s, Peak memory usage = 358.129MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.026s, Peak memory usage = 358.129MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.5s, Elapsed time = 0h 0m 0.545s, Peak memory usage = 358.129MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.063s, Peak memory usage = 358.129MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.057s, Peak memory usage = 358.129MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 21s, Elapsed time = 0h 0m 22s, Peak memory usage = 358.129MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.343s, Elapsed time = 0h 0m 0.326s, Peak memory usage = 358.129MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.343s, Elapsed time = 0h 0m 0.351s, Peak memory usage = 358.129MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 24s, Elapsed time = 0h 0m 25s, Peak memory usage = 358.129MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>20</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>20</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>16</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>1447</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>197</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>278</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>10</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>36</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>230</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>522</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>113</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>59</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>3758</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>332</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>1322</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>2104</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>483</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>483</td>
</tr>
<tr>
<td class="label"><b>SSRAM </b></td>
<td>80</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16S1</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16S4</td>
<td>16</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16SDP1</td>
<td>12</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16SDP4</td>
<td>48</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>24</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>24</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC </b></td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER10</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>DSP </b></td>
<td></td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULT36X36</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>20</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSP</td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>11</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPX9B</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspCLKDIV</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsprPLL</td>
<td>2</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>4745(3782 LUT, 483 ALU, 80 RAM16) / 8640</td>
<td>55%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>1447 / 6693</td>
<td>22%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 6693</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>1447 / 6693</td>
<td>22%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>20 / 26</td>
<td>77%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>i_clk_27MHz</td>
<td>Base</td>
<td>37.037</td>
<td>27.0</td>
<td>0.000</td>
<td>18.519</td>
<td> </td>
<td> </td>
<td>i_clk_27MHz_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>83.333</td>
<td>12.0</td>
<td>0.000</td>
<td>41.667</td>
<td>i_clk_27MHz_ibuf/I</td>
<td>i_clk_27MHz</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>cpu_clk_gen/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>83.333</td>
<td>12.0</td>
<td>0.000</td>
<td>41.667</td>
<td>i_clk_27MHz_ibuf/I</td>
<td>i_clk_27MHz</td>
<td>cpu_clk_gen/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>cpu_clk_gen/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>166.667</td>
<td>6.0</td>
<td>0.000</td>
<td>83.333</td>
<td>i_clk_27MHz_ibuf/I</td>
<td>i_clk_27MHz</td>
<td>cpu_clk_gen/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>cpu_clk_gen/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>250.000</td>
<td>4.0</td>
<td>0.000</td>
<td>125.000</td>
<td>i_clk_27MHz_ibuf/I</td>
<td>i_clk_27MHz</td>
<td>cpu_clk_gen/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>6</td>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.3</td>
<td>0.000</td>
<td>1.347</td>
<td>i_clk_27MHz_ibuf/I</td>
<td>i_clk_27MHz</td>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>7</td>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.3</td>
<td>0.000</td>
<td>1.347</td>
<td>i_clk_27MHz_ibuf/I</td>
<td>i_clk_27MHz</td>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>8</td>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>5.387</td>
<td>185.6</td>
<td>0.000</td>
<td>2.694</td>
<td>i_clk_27MHz_ibuf/I</td>
<td>i_clk_27MHz</td>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>9</td>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>8.081</td>
<td>123.8</td>
<td>0.000</td>
<td>4.040</td>
<td>i_clk_27MHz_ibuf/I</td>
<td>i_clk_27MHz</td>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>10</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>13.468</td>
<td>74.2</td>
<td>0.000</td>
<td>6.734</td>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUT</td>
<td>dvi_x5_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
<td>12.000(MHz)</td>
<td>13.879(MHz)</td>
<td>41</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>74.250(MHz)</td>
<td>45.054(MHz)</td>
<td>13</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-41.891</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>460.779</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>418.888</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/m_inst_mod/adrb_mod_buf_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/vram_sync/n41_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>416.667</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.823</td>
<td>1.156</td>
<td>tCL</td>
<td>RR</td>
<td>886</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>418.549</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/m_inst_mod/adrb_mod_buf_2_s0/CLK</td>
</tr>
<tr>
<td>419.007</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>core/m_inst_mod/adrb_mod_buf_2_s0/Q</td>
</tr>
<tr>
<td>419.967</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_inst_mod/o_qb_30_s12/I1</td>
</tr>
<tr>
<td>421.066</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>core/m_inst_mod/o_qb_30_s12/F</td>
</tr>
<tr>
<td>422.026</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_inst_mod/o_qb_15_s17/I1</td>
</tr>
<tr>
<td>423.125</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/m_inst_mod/o_qb_15_s17/F</td>
</tr>
<tr>
<td>424.085</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_inst_mod/o_qb_15_s15/I1</td>
</tr>
<tr>
<td>425.184</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>core/m_inst_mod/o_qb_15_s15/F</td>
</tr>
<tr>
<td>426.144</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s6/RAD[0]</td>
</tr>
<tr>
<td>426.403</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s6/DO</td>
</tr>
<tr>
<td>427.363</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_s507/I1</td>
</tr>
<tr>
<td>428.462</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_s507/F</td>
</tr>
<tr>
<td>429.422</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_s443/I1</td>
</tr>
<tr>
<td>429.571</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_s443/O</td>
</tr>
<tr>
<td>430.531</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_s483/I0</td>
</tr>
<tr>
<td>431.563</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_s483/F</td>
</tr>
<tr>
<td>432.523</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_init/I0</td>
</tr>
<tr>
<td>433.555</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>core/m_regfile_ER_init/F</td>
</tr>
<tr>
<td>434.515</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/w_a_30_s4/I0</td>
</tr>
<tr>
<td>435.547</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/w_a_30_s4/F</td>
</tr>
<tr>
<td>436.507</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/w_a_30_s2/I1</td>
</tr>
<tr>
<td>437.606</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>core/w_a_30_s2/F</td>
</tr>
<tr>
<td>438.566</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/w_a_30_s0/I1</td>
</tr>
<tr>
<td>439.665</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>core/w_a_30_s0/F</td>
</tr>
<tr>
<td>440.625</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/alu/n30_s4/I3</td>
</tr>
<tr>
<td>441.251</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>core/alu/n30_s4/F</td>
</tr>
<tr>
<td>442.211</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/alu/n60_s2/I1</td>
</tr>
<tr>
<td>443.310</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>core/alu/n60_s2/F</td>
</tr>
<tr>
<td>444.270</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/alu/w_out_19_s9/I0</td>
</tr>
<tr>
<td>445.302</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>core/alu/w_out_19_s9/F</td>
</tr>
<tr>
<td>446.262</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/alu/w_out_3_s7/I0</td>
</tr>
<tr>
<td>447.294</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/alu/w_out_3_s7/F</td>
</tr>
<tr>
<td>448.254</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/alu/w_out_3_s4/I1</td>
</tr>
<tr>
<td>449.353</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>core/alu/w_out_3_s4/F</td>
</tr>
<tr>
<td>450.313</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/alu/w_out_3_s3/I0</td>
</tr>
<tr>
<td>451.345</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>core/alu/w_out_3_s3/F</td>
</tr>
<tr>
<td>452.305</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/io_bus/vc/vram_sync/n41_s12/I0</td>
</tr>
<tr>
<td>453.337</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/io_bus/vc/vram_sync/n41_s12/F</td>
</tr>
<tr>
<td>454.297</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/io_bus/vc/vram_sync/n41_s11/I2</td>
</tr>
<tr>
<td>455.119</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/io_bus/vc/vram_sync/n41_s11/F</td>
</tr>
<tr>
<td>456.079</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/io_bus/vc/vram_sync/n41_s6/I3</td>
</tr>
<tr>
<td>456.705</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/io_bus/vc/vram_sync/n41_s6/F</td>
</tr>
<tr>
<td>457.665</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/io_bus/vc/vram_sync/n41_s3/I3</td>
</tr>
<tr>
<td>458.291</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/io_bus/vc/vram_sync/n41_s3/F</td>
</tr>
<tr>
<td>459.251</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/io_bus/vc/vram_sync/n41_s2/I2</td>
</tr>
<tr>
<td>460.053</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>core/io_bus/vc/vram_sync/n41_s2/F</td>
</tr>
<tr>
<td>460.779</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/io_bus/vc/vram_sync/n41_s0/RESET</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>418.235</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.961</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/io_bus/vc/vram_sync/n41_s0/CLK</td>
</tr>
<tr>
<td>418.931</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>core/io_bus/vc/vram_sync/n41_s0</td>
</tr>
<tr>
<td>418.888</td>
<td>-0.043</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>core/io_bus/vc/vram_sync/n41_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.429</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 19.926, 47.184%; route: 21.846, 51.731%; tC2Q: 0.458, 1.085%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-40.510</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>459.041</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>418.531</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/m_inst_mod/adrb_mod_buf_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/vram_sync/n41_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>416.667</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.823</td>
<td>1.156</td>
<td>tCL</td>
<td>RR</td>
<td>886</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>418.549</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/m_inst_mod/adrb_mod_buf_2_s0/CLK</td>
</tr>
<tr>
<td>419.007</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>core/m_inst_mod/adrb_mod_buf_2_s0/Q</td>
</tr>
<tr>
<td>419.967</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_inst_mod/o_qb_30_s12/I1</td>
</tr>
<tr>
<td>421.066</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>core/m_inst_mod/o_qb_30_s12/F</td>
</tr>
<tr>
<td>422.026</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_inst_mod/o_qb_15_s17/I1</td>
</tr>
<tr>
<td>423.125</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/m_inst_mod/o_qb_15_s17/F</td>
</tr>
<tr>
<td>424.085</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_inst_mod/o_qb_15_s15/I1</td>
</tr>
<tr>
<td>425.184</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>core/m_inst_mod/o_qb_15_s15/F</td>
</tr>
<tr>
<td>426.144</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s6/RAD[0]</td>
</tr>
<tr>
<td>426.403</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s6/DO</td>
</tr>
<tr>
<td>427.363</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_s507/I1</td>
</tr>
<tr>
<td>428.462</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_s507/F</td>
</tr>
<tr>
<td>429.422</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_s443/I1</td>
</tr>
<tr>
<td>429.571</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_s443/O</td>
</tr>
<tr>
<td>430.531</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_s483/I0</td>
</tr>
<tr>
<td>431.563</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_s483/F</td>
</tr>
<tr>
<td>432.523</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_init/I0</td>
</tr>
<tr>
<td>433.555</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>core/m_regfile_ER_init/F</td>
</tr>
<tr>
<td>434.515</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/w_a_30_s4/I0</td>
</tr>
<tr>
<td>435.547</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/w_a_30_s4/F</td>
</tr>
<tr>
<td>436.507</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/w_a_30_s2/I1</td>
</tr>
<tr>
<td>437.606</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>core/w_a_30_s2/F</td>
</tr>
<tr>
<td>438.566</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/w_a_30_s0/I1</td>
</tr>
<tr>
<td>439.665</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>core/w_a_30_s0/F</td>
</tr>
<tr>
<td>440.625</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/alu/n30_s4/I3</td>
</tr>
<tr>
<td>441.251</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>core/alu/n30_s4/F</td>
</tr>
<tr>
<td>442.211</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/alu/w_out_25_s21/I2</td>
</tr>
<tr>
<td>443.033</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>core/alu/w_out_25_s21/F</td>
</tr>
<tr>
<td>443.993</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/alu/w_out_25_s17/I1</td>
</tr>
<tr>
<td>445.092</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>core/alu/w_out_25_s17/F</td>
</tr>
<tr>
<td>446.052</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/alu/w_out_25_s13/I0</td>
</tr>
<tr>
<td>447.084</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/alu/w_out_25_s13/F</td>
</tr>
<tr>
<td>448.044</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/alu/w_out_25_s7/I0</td>
</tr>
<tr>
<td>449.076</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/alu/w_out_25_s7/F</td>
</tr>
<tr>
<td>450.036</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/alu/w_out_25_s1/I3</td>
</tr>
<tr>
<td>450.662</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>core/alu/w_out_25_s1/F</td>
</tr>
<tr>
<td>451.622</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/alu/w_out_25_s/I1</td>
</tr>
<tr>
<td>452.721</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>core/alu/w_out_25_s/F</td>
</tr>
<tr>
<td>453.681</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/io_bus/if_vdata_in.valid_0_s6/I2</td>
</tr>
<tr>
<td>454.503</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>core/io_bus/if_vdata_in.valid_0_s6/F</td>
</tr>
<tr>
<td>455.463</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/io_bus/if_vdata_in.valid_0_s2/I0</td>
</tr>
<tr>
<td>456.495</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>core/io_bus/if_vdata_in.valid_0_s2/F</td>
</tr>
<tr>
<td>457.455</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/io_bus/if_vdata_in.valid_0_s10/I3</td>
</tr>
<tr>
<td>458.081</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>core/io_bus/if_vdata_in.valid_0_s10/F</td>
</tr>
<tr>
<td>459.041</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/io_bus/vc/vram_sync/n41_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>418.235</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.961</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/io_bus/vc/vram_sync/n41_s0/CLK</td>
</tr>
<tr>
<td>418.931</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>core/io_bus/vc/vram_sync/n41_s0</td>
</tr>
<tr>
<td>418.531</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>core/io_bus/vc/vram_sync/n41_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.429</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 18.914, 46.710%; route: 21.120, 52.158%; tC2Q: 0.458, 1.132%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.251</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>434.782</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>418.531</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/m_inst_mod/adrb_mod_buf_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_7_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>416.667</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.823</td>
<td>1.156</td>
<td>tCL</td>
<td>RR</td>
<td>886</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>418.549</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/m_inst_mod/adrb_mod_buf_1_s0/CLK</td>
</tr>
<tr>
<td>419.007</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>core/m_inst_mod/adrb_mod_buf_1_s0/Q</td>
</tr>
<tr>
<td>419.967</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_inst_mod/o_qb_39_s16/I1</td>
</tr>
<tr>
<td>421.066</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>core/m_inst_mod/o_qb_39_s16/F</td>
</tr>
<tr>
<td>422.026</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_inst_mod/o_qb_11_s22/I1</td>
</tr>
<tr>
<td>423.125</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/m_inst_mod/o_qb_11_s22/F</td>
</tr>
<tr>
<td>424.085</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_inst_mod/o_qb_11_s21/I2</td>
</tr>
<tr>
<td>424.907</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/m_inst_mod/o_qb_11_s21/F</td>
</tr>
<tr>
<td>425.867</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_inst_mod/o_qb_11_s17/I3</td>
</tr>
<tr>
<td>426.493</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>106</td>
<td>core/m_inst_mod/o_qb_11_s17/F</td>
</tr>
<tr>
<td>427.453</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s12/AD[1]</td>
</tr>
<tr>
<td>427.712</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s12/DO</td>
</tr>
<tr>
<td>428.672</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_s429/I1</td>
</tr>
<tr>
<td>429.771</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_s429/F</td>
</tr>
<tr>
<td>430.731</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_s499/I1</td>
</tr>
<tr>
<td>431.830</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_s499/F</td>
</tr>
<tr>
<td>432.790</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_init/I0</td>
</tr>
<tr>
<td>433.822</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>111</td>
<td>core/m_regfile_ER_init/F</td>
</tr>
<tr>
<td>434.782</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_7_s5/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>418.235</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.961</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_7_s5/CLK</td>
</tr>
<tr>
<td>418.931</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>core/io_bus/vc/vram_sync/w_draw_data_7_s5</td>
</tr>
<tr>
<td>418.531</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_7_s5</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.429</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.135, 43.953%; route: 8.640, 53.224%; tC2Q: 0.458, 2.823%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.251</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>434.782</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>418.531</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/m_inst_mod/adrb_mod_buf_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_6_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>416.667</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.823</td>
<td>1.156</td>
<td>tCL</td>
<td>RR</td>
<td>886</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>418.549</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/m_inst_mod/adrb_mod_buf_1_s0/CLK</td>
</tr>
<tr>
<td>419.007</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>core/m_inst_mod/adrb_mod_buf_1_s0/Q</td>
</tr>
<tr>
<td>419.967</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_inst_mod/o_qb_39_s16/I1</td>
</tr>
<tr>
<td>421.066</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>core/m_inst_mod/o_qb_39_s16/F</td>
</tr>
<tr>
<td>422.026</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_inst_mod/o_qb_11_s22/I1</td>
</tr>
<tr>
<td>423.125</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/m_inst_mod/o_qb_11_s22/F</td>
</tr>
<tr>
<td>424.085</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_inst_mod/o_qb_11_s21/I2</td>
</tr>
<tr>
<td>424.907</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/m_inst_mod/o_qb_11_s21/F</td>
</tr>
<tr>
<td>425.867</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_inst_mod/o_qb_11_s17/I3</td>
</tr>
<tr>
<td>426.493</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>106</td>
<td>core/m_inst_mod/o_qb_11_s17/F</td>
</tr>
<tr>
<td>427.453</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s12/AD[1]</td>
</tr>
<tr>
<td>427.712</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s12/DO</td>
</tr>
<tr>
<td>428.672</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_s429/I1</td>
</tr>
<tr>
<td>429.771</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_s429/F</td>
</tr>
<tr>
<td>430.731</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_s499/I1</td>
</tr>
<tr>
<td>431.830</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_s499/F</td>
</tr>
<tr>
<td>432.790</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_init/I0</td>
</tr>
<tr>
<td>433.822</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>111</td>
<td>core/m_regfile_ER_init/F</td>
</tr>
<tr>
<td>434.782</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_6_s5/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>418.235</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.961</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_6_s5/CLK</td>
</tr>
<tr>
<td>418.931</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>core/io_bus/vc/vram_sync/w_draw_data_6_s5</td>
</tr>
<tr>
<td>418.531</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_6_s5</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.429</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.135, 43.953%; route: 8.640, 53.224%; tC2Q: 0.458, 2.823%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.251</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>434.782</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>418.531</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/m_inst_mod/adrb_mod_buf_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_5_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>416.667</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>cpu_clk_gen/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>417.823</td>
<td>1.156</td>
<td>tCL</td>
<td>RR</td>
<td>886</td>
<td>cpu_clk_gen/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>418.549</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/m_inst_mod/adrb_mod_buf_1_s0/CLK</td>
</tr>
<tr>
<td>419.007</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>core/m_inst_mod/adrb_mod_buf_1_s0/Q</td>
</tr>
<tr>
<td>419.967</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_inst_mod/o_qb_39_s16/I1</td>
</tr>
<tr>
<td>421.066</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>core/m_inst_mod/o_qb_39_s16/F</td>
</tr>
<tr>
<td>422.026</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_inst_mod/o_qb_11_s22/I1</td>
</tr>
<tr>
<td>423.125</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/m_inst_mod/o_qb_11_s22/F</td>
</tr>
<tr>
<td>424.085</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_inst_mod/o_qb_11_s21/I2</td>
</tr>
<tr>
<td>424.907</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/m_inst_mod/o_qb_11_s21/F</td>
</tr>
<tr>
<td>425.867</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_inst_mod/o_qb_11_s17/I3</td>
</tr>
<tr>
<td>426.493</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>106</td>
<td>core/m_inst_mod/o_qb_11_s17/F</td>
</tr>
<tr>
<td>427.453</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s12/AD[1]</td>
</tr>
<tr>
<td>427.712</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_m_regfile_ER_RS_0_0_s12/DO</td>
</tr>
<tr>
<td>428.672</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_s429/I1</td>
</tr>
<tr>
<td>429.771</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_s429/F</td>
</tr>
<tr>
<td>430.731</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_s499/I1</td>
</tr>
<tr>
<td>431.830</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_RS_s499/F</td>
</tr>
<tr>
<td>432.790</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/m_regfile_ER_init/I0</td>
</tr>
<tr>
<td>433.822</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>111</td>
<td>core/m_regfile_ER_init/F</td>
</tr>
<tr>
<td>434.782</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_5_s5/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>417.508</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>418.235</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>677</td>
<td>dvi_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>418.961</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_5_s5/CLK</td>
</tr>
<tr>
<td>418.931</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>core/io_bus/vc/vram_sync/w_draw_data_5_s5</td>
</tr>
<tr>
<td>418.531</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>core/io_bus/vc/vram_sync/w_draw_data_5_s5</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.429</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.135, 43.953%; route: 8.640, 53.224%; tC2Q: 0.458, 2.823%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
