# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../ov5640_mnist_parallel.srcs/sources_1/bd/system/ipshared/f8d8/hdl" --include "../../../../ov5640_mnist_parallel.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../ov5640_mnist_parallel.srcs/sources_1/bd/system/ipshared/02c8/hdl/verilog" --include "../../../../ov5640_mnist_parallel.srcs/sources_1/bd/system/ipshared/1313/hdl" --include "../../../../ov5640_mnist_parallel.srcs/sources_1/bd/system/ipshared/0ab1/hdl" --include "D:/Vivado2017.4/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../ov5640_mnist_parallel.ip_user_files/ip/classify_ram/sim/classify_ram.v" \
"../../../../ov5640_mnist_parallel.ip_user_files/ip/fcnnW_buffer/sim/fcnnW_buffer.v" \
"../../../../ov5640_mnist_parallel.ip_user_files/ip/sigmoid_blkmem/sim/sigmoid_blkmem.v" \
"../../../../ov5640_mnist_parallel.ip_user_files/ip/pooling_ram/sim/pooling_ram.v" \
"../../../../ov5640_mnist_parallel.ip_user_files/ip/conv_ram/sim/conv_ram.v" \
"../../../../ov5640_mnist_parallel.ip_user_files/ip/fcnnb_blkmem/sim/fcnnb_blkmem.v" \
"../../../../ov5640_mnist_parallel.ip_user_files/ip/fcnnW_blkmem/sim/fcnnW_blkmem.v" \
"../../../../ov5640_mnist_parallel.ip_user_files/ip/BN_blkmem/sim/BN_blkmem.v" \
"../../../../ov5640_mnist_parallel.ip_user_files/ip/b2_blkmem/sim/b2_blkmem.v" \
"../../../../ov5640_mnist_parallel.ip_user_files/ip/W2_blkmem/sim/W2_blkmem.v" \
"../../../../ov5640_mnist_parallel.ip_user_files/ip/b1_blkmem/sim/b1_blkmem.v" \
"../../../../ov5640_mnist_parallel.ip_user_files/ip/W1_blkmem/sim/W1_blkmem.v" \
"../../../../ov5640_mnist_parallel.ip_user_files/ip/test_imgrom/sim/test_imgrom.v" \
"../../../../ov5640_mnist_parallel.srcs/sources_1/new/batch_normalization.v" \
"../../../../ov5640_mnist_parallel.srcs/sources_1/imports/new/convlayer.v" \
"../../../../ov5640_mnist_parallel.srcs/sources_1/imports/pooling/max2to1.v" \
"../../../../ov5640_mnist_parallel.srcs/sources_1/imports/pooling/max_pooling.v" \
"../../../../ov5640_mnist_parallel.srcs/sources_1/imports/pooling/max_pooling_1serial.v" \
"../../../../ov5640_mnist_parallel.srcs/sources_1/imports/pooling/max_pooling_core.v" \
"../../../../ov5640_mnist_parallel.srcs/sources_1/new/mnist_process.v" \
"../../../../ov5640_mnist_parallel.srcs/sources_1/new/out_select.v" \
"../../../../ov5640_mnist_parallel.srcs/sources_1/new/out_select_cell.v" \
"../../../../ov5640_mnist_parallel.srcs/sources_1/imports/pooling/pooling_ctrl.v" \
"../../../../ov5640_mnist_parallel.srcs/sources_1/new/sigmoid.v" \
"../../../../ov5640_mnist_parallel.srcs/sources_1/new/single_convcore.v" \
"../../../../ov5640_mnist_parallel.srcs/sim_1/new/mnist_process_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
