// Seed: 2250885756
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  parameter id_8 = 1;
endmodule
module module_1 #(
    parameter id_3 = 32'd31
) (
    input wor id_0,
    output supply0 id_1,
    output tri0 id_2,
    input tri1 _id_3,
    input tri0 id_4,
    input wire id_5,
    input supply0 id_6
);
  logic [1 'b0 : id_3] id_8;
  ;
  parameter id_9 = 1;
  module_0 modCall_1 (
      id_9,
      id_8,
      id_8,
      id_9,
      id_8,
      id_8,
      id_9
  );
  logic [1 : -1] id_10[(  1  ) : -1];
endmodule
