# Half-Adder-on-Vivado
Designed and verified a Half Adder in Verilog HDL using inputs a, b and outputs s, c. Implemented XOR and AND logic, tested via manual stimulus, and verified through simulation in Vivado. Performed RTL and Technology Schematic analysis to confirm correct functional behavior.


⚙️ Design Details
🔹 Module Description
Signal	Direction	Description
a	Input	First binary input bit
b	Input	Second binary input bit
s	Output	Sum output (a XOR b)
c	Output	Carry output (a AND b)

