Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat Jan 21 10:20:40 2023
| Host         : Bilal running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file proAceBD_wrapper_timing_summary_routed.rpt -pb proAceBD_wrapper_timing_summary_routed.pb -rpx proAceBD_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : proAceBD_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.844        0.000                      0                 9097        0.030        0.000                      0                 9097        4.020        0.000                       0                  5910  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.844        0.000                      0                 9097        0.030        0.000                      0                 9097        4.020        0.000                       0                  5910  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.844ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.844ns  (required time - arrival time)
  Source:                 proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.094ns  (logic 2.386ns (39.151%)  route 3.708ns (60.849%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  proAceBD_i/PYNQ_PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    proAceBD_i/PYNQ_PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  proAceBD_i/PYNQ_PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5910, routed)        1.700     2.994    proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y99         FDSE                                         r  proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDSE (Prop_fdse_C_Q)         0.478     3.472 f  proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=22, routed)          1.254     4.726    proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read[1]
    SLICE_X32Y97         LUT6 (Prop_lut6_I4_O)        0.295     5.021 r  proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.665     5.686    proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X32Y96         LUT3 (Prop_lut3_I2_O)        0.150     5.836 r  proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=19, routed)          0.980     6.816    proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X28Y92         LUT4 (Prop_lut4_I3_O)        0.348     7.164 r  proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.164    proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X28Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.714 r  proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.714    proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X28Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.953 r  proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.810     8.762    proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]
    SLICE_X30Y93         LUT3 (Prop_lut3_I0_O)        0.326     9.088 r  proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1/O
                         net (fo=1, routed)           0.000     9.088    proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[6]
    SLICE_X30Y93         FDRE                                         r  proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  proAceBD_i/PYNQ_PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    proAceBD_i/PYNQ_PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  proAceBD_i/PYNQ_PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5910, routed)        1.525    12.704    proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y93         FDRE                                         r  proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.264    12.968    
                         clock uncertainty           -0.154    12.814    
    SLICE_X30Y93         FDRE (Setup_fdre_C_D)        0.118    12.932    proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         12.932    
                         arrival time                          -9.088    
  -------------------------------------------------------------------
                         slack                                  3.844    

Slack (MET) :             3.954ns  (required time - arrival time)
  Source:                 proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.947ns  (logic 2.458ns (41.331%)  route 3.489ns (58.669%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  proAceBD_i/PYNQ_PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    proAceBD_i/PYNQ_PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  proAceBD_i/PYNQ_PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5910, routed)        1.700     2.994    proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y99         FDSE                                         r  proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDSE (Prop_fdse_C_Q)         0.478     3.472 f  proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=22, routed)          1.254     4.726    proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read[1]
    SLICE_X32Y97         LUT6 (Prop_lut6_I4_O)        0.295     5.021 r  proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.665     5.686    proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X32Y96         LUT3 (Prop_lut3_I2_O)        0.150     5.836 r  proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=19, routed)          0.980     6.816    proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X28Y92         LUT4 (Prop_lut4_I3_O)        0.348     7.164 r  proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.164    proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X28Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.714 r  proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.714    proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X28Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.048 r  proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.590     8.638    proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X30Y93         LUT3 (Prop_lut3_I0_O)        0.303     8.941 r  proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000     8.941    proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X30Y93         FDRE                                         r  proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  proAceBD_i/PYNQ_PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    proAceBD_i/PYNQ_PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  proAceBD_i/PYNQ_PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5910, routed)        1.525    12.704    proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y93         FDRE                                         r  proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.264    12.968    
                         clock uncertainty           -0.154    12.814    
    SLICE_X30Y93         FDRE (Setup_fdre_C_D)        0.081    12.895    proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         12.895    
                         arrival time                          -8.941    
  -------------------------------------------------------------------
                         slack                                  3.954    

Slack (MET) :             4.040ns  (required time - arrival time)
  Source:                 proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.857ns  (logic 2.342ns (39.987%)  route 3.515ns (60.013%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  proAceBD_i/PYNQ_PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    proAceBD_i/PYNQ_PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  proAceBD_i/PYNQ_PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5910, routed)        1.700     2.994    proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y99         FDSE                                         r  proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDSE (Prop_fdse_C_Q)         0.478     3.472 f  proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=22, routed)          1.254     4.726    proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read[1]
    SLICE_X32Y97         LUT6 (Prop_lut6_I4_O)        0.295     5.021 r  proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.665     5.686    proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X32Y96         LUT3 (Prop_lut3_I2_O)        0.150     5.836 r  proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=19, routed)          0.980     6.816    proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X28Y92         LUT4 (Prop_lut4_I3_O)        0.348     7.164 r  proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.164    proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X28Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.714 r  proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.714    proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X28Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.936 r  proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.616     8.552    proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]
    SLICE_X30Y93         LUT3 (Prop_lut3_I0_O)        0.299     8.851 r  proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1/O
                         net (fo=1, routed)           0.000     8.851    proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[4]
    SLICE_X30Y93         FDRE                                         r  proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  proAceBD_i/PYNQ_PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    proAceBD_i/PYNQ_PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  proAceBD_i/PYNQ_PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5910, routed)        1.525    12.704    proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y93         FDRE                                         r  proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                         clock pessimism              0.264    12.968    
                         clock uncertainty           -0.154    12.814    
    SLICE_X30Y93         FDRE (Setup_fdre_C_D)        0.077    12.891    proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
  -------------------------------------------------------------------
                         required time                         12.891    
                         arrival time                          -8.851    
  -------------------------------------------------------------------
                         slack                                  4.040    

Slack (MET) :             4.180ns  (required time - arrival time)
  Source:                 proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.758ns  (logic 2.433ns (42.256%)  route 3.325ns (57.744%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  proAceBD_i/PYNQ_PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    proAceBD_i/PYNQ_PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  proAceBD_i/PYNQ_PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5910, routed)        1.700     2.994    proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y99         FDSE                                         r  proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDSE (Prop_fdse_C_Q)         0.478     3.472 f  proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=22, routed)          1.254     4.726    proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read[1]
    SLICE_X32Y97         LUT6 (Prop_lut6_I4_O)        0.295     5.021 r  proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.665     5.686    proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X32Y96         LUT3 (Prop_lut3_I2_O)        0.150     5.836 r  proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=19, routed)          0.980     6.816    proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X28Y92         LUT4 (Prop_lut4_I3_O)        0.348     7.164 r  proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.164    proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X28Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.714 r  proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.714    proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X28Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.027 r  proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.426     8.453    proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X30Y93         LUT3 (Prop_lut3_I0_O)        0.299     8.752 r  proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     8.752    proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X30Y93         FDRE                                         r  proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  proAceBD_i/PYNQ_PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    proAceBD_i/PYNQ_PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  proAceBD_i/PYNQ_PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5910, routed)        1.525    12.704    proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y93         FDRE                                         r  proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.264    12.968    
                         clock uncertainty           -0.154    12.814    
    SLICE_X30Y93         FDRE (Setup_fdre_C_D)        0.118    12.932    proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.932    
                         arrival time                          -8.752    
  -------------------------------------------------------------------
                         slack                                  4.180    

Slack (MET) :             4.250ns  (required time - arrival time)
  Source:                 proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/round5/subSingleRoundSPN1/unitSingleRoundSPN2/sf/out_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/round5/stateOut_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.497ns  (logic 2.578ns (46.900%)  route 2.919ns (53.100%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 12.713 - 10.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  proAceBD_i/PYNQ_PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    proAceBD_i/PYNQ_PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  proAceBD_i/PYNQ_PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5910, routed)        1.711     3.005    proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/round5/subSingleRoundSPN1/unitSingleRoundSPN2/sf/s00_axi_aclk
    RAMB18_X2Y18         RAMB18E1                                     r  proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/round5/subSingleRoundSPN1/unitSingleRoundSPN2/sf/out_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y18         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     5.459 r  proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/round5/subSingleRoundSPN1/unitSingleRoundSPN2/sf/out_reg/DOBDO[5]
                         net (fo=3, routed)           2.919     8.378    proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/round5/subSingleRoundSPN3/unitSingleRoundSPN0/sf/stateOut_reg[63][5]
    SLICE_X54Y89         LUT6 (Prop_lut6_I0_O)        0.124     8.502 r  proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/round5/subSingleRoundSPN3/unitSingleRoundSPN0/sf/stateOut[61]_i_1__3/O
                         net (fo=1, routed)           0.000     8.502    proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/round5/p_0_out[61]
    SLICE_X54Y89         FDRE                                         r  proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/round5/stateOut_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  proAceBD_i/PYNQ_PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    proAceBD_i/PYNQ_PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  proAceBD_i/PYNQ_PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5910, routed)        1.534    12.713    proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/round5/s00_axi_aclk
    SLICE_X54Y89         FDRE                                         r  proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/round5/stateOut_reg[61]/C
                         clock pessimism              0.115    12.828    
                         clock uncertainty           -0.154    12.674    
    SLICE_X54Y89         FDRE (Setup_fdre_C_D)        0.079    12.753    proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/round5/stateOut_reg[61]
  -------------------------------------------------------------------
                         required time                         12.753    
                         arrival time                          -8.502    
  -------------------------------------------------------------------
                         slack                                  4.250    

Slack (MET) :             4.254ns  (required time - arrival time)
  Source:                 proAceBD_i/PYNQ_PS/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/slv_reg5_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.235ns  (logic 1.818ns (34.730%)  route 3.417ns (65.270%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  proAceBD_i/PYNQ_PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    proAceBD_i/PYNQ_PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  proAceBD_i/PYNQ_PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5910, routed)        1.737     3.031    proAceBD_i/PYNQ_PS/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  proAceBD_i/PYNQ_PS/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  proAceBD_i/PYNQ_PS/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.385     5.750    proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X32Y96         LUT4 (Prop_lut4_I3_O)        0.153     5.903 r  proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=32, routed)          1.398     7.301    proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X35Y70         LUT6 (Prop_lut6_I0_O)        0.331     7.632 r  proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/slv_reg5[15]_i_1/O
                         net (fo=8, routed)           0.633     8.265    proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0
    SLICE_X33Y67         FDRE                                         r  proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/slv_reg5_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  proAceBD_i/PYNQ_PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    proAceBD_i/PYNQ_PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  proAceBD_i/PYNQ_PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5910, routed)        1.471    12.650    proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y67         FDRE                                         r  proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/slv_reg5_reg[10]/C
                         clock pessimism              0.229    12.879    
                         clock uncertainty           -0.154    12.725    
    SLICE_X33Y67         FDRE (Setup_fdre_C_CE)      -0.205    12.520    proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/slv_reg5_reg[10]
  -------------------------------------------------------------------
                         required time                         12.520    
                         arrival time                          -8.265    
  -------------------------------------------------------------------
                         slack                                  4.254    

Slack (MET) :             4.262ns  (required time - arrival time)
  Source:                 proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.638ns  (logic 2.153ns (38.186%)  route 3.485ns (61.814%))
  Logic Levels:           5  (CARRY4=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  proAceBD_i/PYNQ_PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    proAceBD_i/PYNQ_PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  proAceBD_i/PYNQ_PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5910, routed)        1.700     2.994    proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y99         FDSE                                         r  proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDSE (Prop_fdse_C_Q)         0.478     3.472 f  proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=22, routed)          1.254     4.726    proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read[1]
    SLICE_X32Y97         LUT6 (Prop_lut6_I4_O)        0.295     5.021 r  proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.665     5.686    proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X32Y96         LUT3 (Prop_lut3_I2_O)        0.150     5.836 r  proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=19, routed)          0.980     6.816    proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X28Y92         LUT4 (Prop_lut4_I3_O)        0.348     7.164 r  proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.164    proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X28Y92         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.744 r  proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.587     8.330    proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]
    SLICE_X30Y92         LUT3 (Prop_lut3_I0_O)        0.302     8.632 r  proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]_i_1/O
                         net (fo=1, routed)           0.000     8.632    proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[2]
    SLICE_X30Y92         FDRE                                         r  proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  proAceBD_i/PYNQ_PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    proAceBD_i/PYNQ_PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  proAceBD_i/PYNQ_PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5910, routed)        1.524    12.703    proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y92         FDRE                                         r  proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/C
                         clock pessimism              0.264    12.967    
                         clock uncertainty           -0.154    12.813    
    SLICE_X30Y92         FDRE (Setup_fdre_C_D)        0.081    12.894    proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]
  -------------------------------------------------------------------
                         required time                         12.894    
                         arrival time                          -8.632    
  -------------------------------------------------------------------
                         slack                                  4.262    

Slack (MET) :             4.281ns  (required time - arrival time)
  Source:                 proAceBD_i/PYNQ_PS/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/slv_reg1_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.206ns  (logic 1.818ns (34.924%)  route 3.388ns (65.076%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 12.648 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  proAceBD_i/PYNQ_PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    proAceBD_i/PYNQ_PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  proAceBD_i/PYNQ_PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5910, routed)        1.737     3.031    proAceBD_i/PYNQ_PS/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  proAceBD_i/PYNQ_PS/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  proAceBD_i/PYNQ_PS/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.385     5.750    proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X32Y96         LUT4 (Prop_lut4_I3_O)        0.153     5.903 r  proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=32, routed)          1.410     7.313    proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X34Y70         LUT6 (Prop_lut6_I0_O)        0.331     7.644 r  proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/slv_reg1[15]_i_1/O
                         net (fo=8, routed)           0.592     8.236    proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0
    SLICE_X35Y70         FDRE                                         r  proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/slv_reg1_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  proAceBD_i/PYNQ_PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    proAceBD_i/PYNQ_PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  proAceBD_i/PYNQ_PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5910, routed)        1.469    12.648    proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y70         FDRE                                         r  proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/slv_reg1_reg[10]/C
                         clock pessimism              0.229    12.877    
                         clock uncertainty           -0.154    12.723    
    SLICE_X35Y70         FDRE (Setup_fdre_C_CE)      -0.205    12.518    proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/slv_reg1_reg[10]
  -------------------------------------------------------------------
                         required time                         12.518    
                         arrival time                          -8.236    
  -------------------------------------------------------------------
                         slack                                  4.281    

Slack (MET) :             4.281ns  (required time - arrival time)
  Source:                 proAceBD_i/PYNQ_PS/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/slv_reg1_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.206ns  (logic 1.818ns (34.924%)  route 3.388ns (65.076%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 12.648 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  proAceBD_i/PYNQ_PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    proAceBD_i/PYNQ_PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  proAceBD_i/PYNQ_PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5910, routed)        1.737     3.031    proAceBD_i/PYNQ_PS/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  proAceBD_i/PYNQ_PS/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  proAceBD_i/PYNQ_PS/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.385     5.750    proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X32Y96         LUT4 (Prop_lut4_I3_O)        0.153     5.903 r  proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=32, routed)          1.410     7.313    proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X34Y70         LUT6 (Prop_lut6_I0_O)        0.331     7.644 r  proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/slv_reg1[15]_i_1/O
                         net (fo=8, routed)           0.592     8.236    proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0
    SLICE_X35Y70         FDRE                                         r  proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/slv_reg1_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  proAceBD_i/PYNQ_PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    proAceBD_i/PYNQ_PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  proAceBD_i/PYNQ_PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5910, routed)        1.469    12.648    proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y70         FDRE                                         r  proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/slv_reg1_reg[11]/C
                         clock pessimism              0.229    12.877    
                         clock uncertainty           -0.154    12.723    
    SLICE_X35Y70         FDRE (Setup_fdre_C_CE)      -0.205    12.518    proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/slv_reg1_reg[11]
  -------------------------------------------------------------------
                         required time                         12.518    
                         arrival time                          -8.236    
  -------------------------------------------------------------------
                         slack                                  4.281    

Slack (MET) :             4.285ns  (required time - arrival time)
  Source:                 proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/round5/subSingleRoundSPN1/unitSingleRoundSPN2/sf/out_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/round5/stateOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.402ns  (logic 2.578ns (47.725%)  route 2.824ns (52.275%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  proAceBD_i/PYNQ_PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    proAceBD_i/PYNQ_PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  proAceBD_i/PYNQ_PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5910, routed)        1.712     3.006    proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/round5/subSingleRoundSPN1/unitSingleRoundSPN2/sf/s00_axi_aclk
    RAMB18_X2Y18         RAMB18E1                                     r  proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/round5/subSingleRoundSPN1/unitSingleRoundSPN2/sf/out_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     5.460 r  proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/round5/subSingleRoundSPN1/unitSingleRoundSPN2/sf/out_reg/DOADO[2]
                         net (fo=3, routed)           2.824     8.284    proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/round5/subSingleRoundSPN3/unitSingleRoundSPN0/sf/stateOut_reg[7][2]
    SLICE_X46Y85         LUT6 (Prop_lut6_I0_O)        0.124     8.408 r  proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/round5/subSingleRoundSPN3/unitSingleRoundSPN0/sf/stateOut[2]_i_1__3/O
                         net (fo=1, routed)           0.000     8.408    proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/round5/p_0_out[2]
    SLICE_X46Y85         FDRE                                         r  proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/round5/stateOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  proAceBD_i/PYNQ_PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    proAceBD_i/PYNQ_PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  proAceBD_i/PYNQ_PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5910, routed)        1.473    12.652    proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/round5/s00_axi_aclk
    SLICE_X46Y85         FDRE                                         r  proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/round5/stateOut_reg[2]/C
                         clock pessimism              0.115    12.767    
                         clock uncertainty           -0.154    12.613    
    SLICE_X46Y85         FDRE (Setup_fdre_C_D)        0.081    12.694    proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/round5/stateOut_reg[2]
  -------------------------------------------------------------------
                         required time                         12.694    
                         arrival time                          -8.408    
  -------------------------------------------------------------------
                         slack                                  4.285    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/wordOut1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/slv_reg9_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.733%)  route 0.203ns (55.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  proAceBD_i/PYNQ_PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    proAceBD_i/PYNQ_PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  proAceBD_i/PYNQ_PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5910, routed)        0.630     0.966    proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/s00_axi_aclk
    SLICE_X50Y136        FDRE                                         r  proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/wordOut1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y136        FDRE (Prop_fdre_C_Q)         0.164     1.130 r  proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/wordOut1_reg[23]/Q
                         net (fo=1, routed)           0.203     1.333    proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/wordOut1[23]
    SLICE_X44Y136        FDRE                                         r  proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/slv_reg9_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  proAceBD_i/PYNQ_PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    proAceBD_i/PYNQ_PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  proAceBD_i/PYNQ_PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5910, routed)        0.905     1.271    proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y136        FDRE                                         r  proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/slv_reg9_reg[23]/C
                         clock pessimism             -0.039     1.232    
    SLICE_X44Y136        FDRE (Hold_fdre_C_D)         0.070     1.302    proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/slv_reg9_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/wordOut1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/slv_reg9_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.148ns (45.572%)  route 0.177ns (54.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  proAceBD_i/PYNQ_PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    proAceBD_i/PYNQ_PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  proAceBD_i/PYNQ_PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5910, routed)        0.630     0.966    proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/s00_axi_aclk
    SLICE_X50Y136        FDRE                                         r  proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/wordOut1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y136        FDRE (Prop_fdre_C_Q)         0.148     1.114 r  proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/wordOut1_reg[20]/Q
                         net (fo=1, routed)           0.177     1.291    proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/wordOut1[20]
    SLICE_X46Y135        FDRE                                         r  proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/slv_reg9_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  proAceBD_i/PYNQ_PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    proAceBD_i/PYNQ_PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  proAceBD_i/PYNQ_PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5910, routed)        0.905     1.271    proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y135        FDRE                                         r  proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/slv_reg9_reg[20]/C
                         clock pessimism             -0.039     1.232    
    SLICE_X46Y135        FDRE (Hold_fdre_C_D)         0.010     1.242    proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/slv_reg9_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/extendedKey10/wkr2_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/extendedKey10/keyOut_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.187ns (42.023%)  route 0.258ns (57.977%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  proAceBD_i/PYNQ_PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    proAceBD_i/PYNQ_PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  proAceBD_i/PYNQ_PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5910, routed)        0.625     0.961    proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/extendedKey10/s00_axi_aclk
    SLICE_X51Y129        FDRE                                         r  proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/extendedKey10/wkr2_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y129        FDRE (Prop_fdre_C_Q)         0.141     1.102 r  proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/extendedKey10/wkr2_reg[21]/Q
                         net (fo=1, routed)           0.258     1.360    proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/extendedKey10/wkr2[21]
    SLICE_X46Y129        LUT2 (Prop_lut2_I1_O)        0.046     1.406 r  proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/extendedKey10/keyOut[53]_i_1/O
                         net (fo=1, routed)           0.000     1.406    proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/extendedKey10/p_0_out[53]
    SLICE_X46Y129        FDRE                                         r  proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/extendedKey10/keyOut_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  proAceBD_i/PYNQ_PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    proAceBD_i/PYNQ_PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  proAceBD_i/PYNQ_PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5910, routed)        0.899     1.265    proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/extendedKey10/s00_axi_aclk
    SLICE_X46Y129        FDRE                                         r  proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/extendedKey10/keyOut_reg[53]/C
                         clock pessimism             -0.039     1.226    
    SLICE_X46Y129        FDRE (Hold_fdre_C_D)         0.131     1.357    proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/extendedKey10/keyOut_reg[53]
  -------------------------------------------------------------------
                         required time                         -1.357    
                         arrival time                           1.406    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/round9/stateOut_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/round10/sw1/sb1/out_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.635%)  route 0.149ns (51.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.307ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  proAceBD_i/PYNQ_PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    proAceBD_i/PYNQ_PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  proAceBD_i/PYNQ_PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5910, routed)        0.630     0.966    proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/round9/s00_axi_aclk
    SLICE_X33Y121        FDRE                                         r  proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/round9/stateOut_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y121        FDRE (Prop_fdre_C_Q)         0.141     1.107 r  proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/round9/stateOut_reg[125]/Q
                         net (fo=1, routed)           0.149     1.256    proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/round10/sw1/sb1/out_reg_0[13]
    RAMB18_X2Y49         RAMB18E1                                     r  proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/round10/sw1/sb1/out_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  proAceBD_i/PYNQ_PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    proAceBD_i/PYNQ_PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  proAceBD_i/PYNQ_PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5910, routed)        0.941     1.307    proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/round10/sw1/sb1/s00_axi_aclk
    RAMB18_X2Y49         RAMB18E1                                     r  proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/round10/sw1/sb1/out_reg/CLKBWRCLK
                         clock pessimism             -0.285     1.022    
    RAMB18_X2Y49         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.205    proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/round10/sw1/sb1/out_reg
  -------------------------------------------------------------------
                         required time                         -1.205    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/extendedKey1/keyOut_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/extendedKey2/wkr3_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.230ns (52.130%)  route 0.211ns (47.870%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  proAceBD_i/PYNQ_PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    proAceBD_i/PYNQ_PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  proAceBD_i/PYNQ_PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5910, routed)        0.548     0.884    proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/extendedKey1/s00_axi_aclk
    SLICE_X48Y68         FDRE                                         r  proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/extendedKey1/keyOut_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y68         FDRE (Prop_fdre_C_Q)         0.128     1.012 r  proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/extendedKey1/keyOut_reg[44]/Q
                         net (fo=3, routed)           0.211     1.223    proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/extendedKey1/keyOut_reg[127]_0[44]
    SLICE_X50Y68         LUT4 (Prop_lut4_I3_O)        0.102     1.325 r  proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/extendedKey1/wkr3[12]_i_1__0/O
                         net (fo=1, routed)           0.000     1.325    proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/extendedKey2/wkr3_reg[31]_0[12]
    SLICE_X50Y68         FDRE                                         r  proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/extendedKey2/wkr3_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  proAceBD_i/PYNQ_PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    proAceBD_i/PYNQ_PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  proAceBD_i/PYNQ_PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5910, routed)        0.811     1.177    proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/extendedKey2/s00_axi_aclk
    SLICE_X50Y68         FDRE                                         r  proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/extendedKey2/wkr3_reg[12]/C
                         clock pessimism             -0.035     1.142    
    SLICE_X50Y68         FDRE (Hold_fdre_C_D)         0.131     1.273    proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/extendedKey2/wkr3_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/extendedKey7/sw0/sb3/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/extendedKey7/keyOut_reg[69]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.212ns (39.751%)  route 0.321ns (60.249%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.304ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  proAceBD_i/PYNQ_PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    proAceBD_i/PYNQ_PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  proAceBD_i/PYNQ_PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5910, routed)        0.583     0.919    proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/extendedKey7/sw0/sb3/s00_axi_aclk
    SLICE_X86Y94         FDRE                                         r  proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/extendedKey7/sw0/sb3/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y94         FDRE (Prop_fdre_C_Q)         0.164     1.083 r  proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/extendedKey7/sw0/sb3/out_reg[5]/Q
                         net (fo=4, routed)           0.321     1.404    proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/extendedKey7/wks[5]
    SLICE_X86Y107        LUT2 (Prop_lut2_I0_O)        0.048     1.452 r  proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/extendedKey7/keyOut[69]_i_1/O
                         net (fo=1, routed)           0.000     1.452    proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/extendedKey7/p_0_out[69]
    SLICE_X86Y107        FDRE                                         r  proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/extendedKey7/keyOut_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  proAceBD_i/PYNQ_PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    proAceBD_i/PYNQ_PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  proAceBD_i/PYNQ_PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5910, routed)        0.938     1.304    proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/extendedKey7/s00_axi_aclk
    SLICE_X86Y107        FDRE                                         r  proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/extendedKey7/keyOut_reg[69]/C
                         clock pessimism             -0.035     1.269    
    SLICE_X86Y107        FDRE (Hold_fdre_C_D)         0.131     1.400    proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/extendedKey7/keyOut_reg[69]
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           1.452    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/extendedKey1/keyOut_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/extendedKey2/wkr2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.227ns (51.802%)  route 0.211ns (48.198%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  proAceBD_i/PYNQ_PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    proAceBD_i/PYNQ_PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  proAceBD_i/PYNQ_PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5910, routed)        0.548     0.884    proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/extendedKey1/s00_axi_aclk
    SLICE_X48Y68         FDRE                                         r  proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/extendedKey1/keyOut_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y68         FDRE (Prop_fdre_C_Q)         0.128     1.012 r  proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/extendedKey1/keyOut_reg[44]/Q
                         net (fo=3, routed)           0.211     1.223    proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/extendedKey1/keyOut_reg[127]_0[44]
    SLICE_X50Y68         LUT3 (Prop_lut3_I0_O)        0.099     1.322 r  proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/extendedKey1/wkr2[12]_i_1__0/O
                         net (fo=1, routed)           0.000     1.322    proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/extendedKey2/wkr2_reg[31]_0[12]
    SLICE_X50Y68         FDRE                                         r  proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/extendedKey2/wkr2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  proAceBD_i/PYNQ_PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    proAceBD_i/PYNQ_PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  proAceBD_i/PYNQ_PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5910, routed)        0.811     1.177    proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/extendedKey2/s00_axi_aclk
    SLICE_X50Y68         FDRE                                         r  proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/extendedKey2/wkr2_reg[12]/C
                         clock pessimism             -0.035     1.142    
    SLICE_X50Y68         FDRE (Hold_fdre_C_D)         0.121     1.263    proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/extendedKey2/wkr2_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/extendedKey7/sw0/sb3/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/extendedKey7/keyOut_reg[101]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.209ns (39.410%)  route 0.321ns (60.590%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.304ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  proAceBD_i/PYNQ_PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    proAceBD_i/PYNQ_PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  proAceBD_i/PYNQ_PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5910, routed)        0.583     0.919    proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/extendedKey7/sw0/sb3/s00_axi_aclk
    SLICE_X86Y94         FDRE                                         r  proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/extendedKey7/sw0/sb3/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y94         FDRE (Prop_fdre_C_Q)         0.164     1.083 r  proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/extendedKey7/sw0/sb3/out_reg[5]/Q
                         net (fo=4, routed)           0.321     1.404    proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/extendedKey7/wks[5]
    SLICE_X86Y107        LUT2 (Prop_lut2_I0_O)        0.045     1.449 r  proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/extendedKey7/keyOut[101]_i_1/O
                         net (fo=1, routed)           0.000     1.449    proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/extendedKey7/p_0_out[101]
    SLICE_X86Y107        FDRE                                         r  proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/extendedKey7/keyOut_reg[101]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  proAceBD_i/PYNQ_PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    proAceBD_i/PYNQ_PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  proAceBD_i/PYNQ_PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5910, routed)        0.938     1.304    proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/extendedKey7/s00_axi_aclk
    SLICE_X86Y107        FDRE                                         r  proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/extendedKey7/keyOut_reg[101]/C
                         clock pessimism             -0.035     1.269    
    SLICE_X86Y107        FDRE (Hold_fdre_C_D)         0.121     1.390    proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/extendedKey7/keyOut_reg[101]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.449    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/extendedKey1/keyOut_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/extendedKey2/sw0/sb1/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.221ns (51.672%)  route 0.207ns (48.328%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  proAceBD_i/PYNQ_PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    proAceBD_i/PYNQ_PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  proAceBD_i/PYNQ_PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5910, routed)        0.547     0.883    proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/extendedKey1/s00_axi_aclk
    SLICE_X48Y69         FDRE                                         r  proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/extendedKey1/keyOut_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/extendedKey1/keyOut_reg[15]/Q
                         net (fo=10, routed)          0.207     1.230    proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/extendedKey2/sw0/sb1/out_reg[0]_0[1]
    SLICE_X53Y65         MUXF8 (Prop_muxf8_S_O)       0.080     1.310 r  proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/extendedKey2/sw0/sb1/out_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.310    proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/extendedKey2/sw0/sb1/out_reg[4]_i_1_n_0
    SLICE_X53Y65         FDRE                                         r  proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/extendedKey2/sw0/sb1/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  proAceBD_i/PYNQ_PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    proAceBD_i/PYNQ_PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  proAceBD_i/PYNQ_PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5910, routed)        0.814     1.180    proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/extendedKey2/sw0/sb1/s00_axi_aclk
    SLICE_X53Y65         FDRE                                         r  proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/extendedKey2/sw0/sb1/out_reg[4]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X53Y65         FDRE (Hold_fdre_C_D)         0.105     1.250    proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/extendedKey2/sw0/sb1/out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/extendedKey10/keyOut_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/round10/stateOut_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.534%)  route 0.232ns (55.466%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  proAceBD_i/PYNQ_PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    proAceBD_i/PYNQ_PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  proAceBD_i/PYNQ_PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5910, routed)        0.624     0.960    proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/extendedKey10/s00_axi_aclk
    SLICE_X51Y121        FDRE                                         r  proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/extendedKey10/keyOut_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y121        FDRE (Prop_fdre_C_Q)         0.141     1.101 r  proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/extendedKey10/keyOut_reg[27]/Q
                         net (fo=1, routed)           0.232     1.333    proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/extendedKey10/addRoundKey10[27]
    SLICE_X41Y121        LUT2 (Prop_lut2_I0_O)        0.045     1.378 r  proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/extendedKey10/stateOut[27]_i_1__8/O
                         net (fo=1, routed)           0.000     1.378    proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/round10/p_4_out[27]
    SLICE_X41Y121        FDRE                                         r  proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/round10/stateOut_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  proAceBD_i/PYNQ_PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    proAceBD_i/PYNQ_PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  proAceBD_i/PYNQ_PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5910, routed)        0.898     1.264    proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/round10/s00_axi_aclk
    SLICE_X41Y121        FDRE                                         r  proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/round10/stateOut_reg[27]/C
                         clock pessimism             -0.039     1.225    
    SLICE_X41Y121        FDRE (Hold_fdre_C_D)         0.091     1.316    proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/round10/stateOut_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.316    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { proAceBD_i/PYNQ_PS/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y24  proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/round1/subSingleRoundSPN3/unitSingleRoundSPN0/sb/out_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y24  proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/round1/subSingleRoundSPN3/unitSingleRoundSPN0/sb/out_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y25  proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/round1/subSingleRoundSPN3/unitSingleRoundSPN0/sf/out_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y25  proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/round1/subSingleRoundSPN3/unitSingleRoundSPN0/sf/out_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y22  proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/round1/subSingleRoundSPN3/unitSingleRoundSPN2/sb/out_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y22  proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/round1/subSingleRoundSPN3/unitSingleRoundSPN2/sb/out_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y23  proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/round1/subSingleRoundSPN3/unitSingleRoundSPN2/sf/out_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y23  proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/round1/subSingleRoundSPN3/unitSingleRoundSPN2/sf/out_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y49  proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/round10/sw1/sb1/out_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y49  proAceBD_i/proAcePL/inst/proAceIP_v1_0_S00_AXI_inst/uut/round10/sw1/sb1/out_reg/CLKBWRCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y82  proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y82  proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y82  proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y82  proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y82  proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y82  proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y82  proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y82  proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y84  proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y84  proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y82  proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y82  proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y82  proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y82  proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y82  proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y82  proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y82  proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y82  proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y84  proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y84  proAceBD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



