{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1750522061451 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1750522061451 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 21 23:07:41 2025 " "Processing started: Sat Jun 21 23:07:41 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1750522061451 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1750522061451 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Final -c Final " "Command: quartus_map --read_settings_files=on --write_settings_files=off Final -c Final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1750522061451 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1750522062014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "D:/ThietkeHDL/FinalLab/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750522062071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750522062071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "D:/ThietkeHDL/FinalLab/ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750522062073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750522062073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "D:/ThietkeHDL/FinalLab/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750522062073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750522062073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf.v 1 1 " "Found 1 design units, including 1 entities, in source file rf.v" { { "Info" "ISGN_ENTITY_NAME" "1 RF " "Found entity 1: RF" {  } { { "RF.v" "" { Text "D:/ThietkeHDL/FinalLab/RF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750522062073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750522062073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "D:/ThietkeHDL/FinalLab/rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750522062073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750522062073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.v" "" { Text "D:/ThietkeHDL/FinalLab/CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750522062073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750522062073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "D:/ThietkeHDL/FinalLab/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750522062084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750522062084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.v" "" { Text "D:/ThietkeHDL/FinalLab/Datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750522062084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750522062084 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "test.v " "Can't analyze file -- file test.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1750522062092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_tb " "Found entity 1: CPU_tb" {  } { { "CPU_tb.v" "" { Text "D:/ThietkeHDL/FinalLab/CPU_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750522062096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750522062096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath_tb " "Found entity 1: Datapath_tb" {  } { { "Datapath_tb.v" "" { Text "D:/ThietkeHDL/FinalLab/Datapath_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750522062098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750522062098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit_tb " "Found entity 1: control_unit_tb" {  } { { "control_unit_tb.v" "" { Text "D:/ThietkeHDL/FinalLab/control_unit_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750522062100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750522062100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_decoder " "Found entity 1: bus_decoder" {  } { { "bus_decoder.v" "" { Text "D:/ThietkeHDL/FinalLab/bus_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750522062104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750522062104 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 bus_mux.v(8) " "Verilog HDL Expression warning at bus_mux.v(8): truncated literal to match 6 bits" {  } { { "bus_mux.v" "" { Text "D:/ThietkeHDL/FinalLab/bus_mux.v" 8 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1750522062106 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 bus_mux.v(9) " "Verilog HDL Expression warning at bus_mux.v(9): truncated literal to match 6 bits" {  } { { "bus_mux.v" "" { Text "D:/ThietkeHDL/FinalLab/bus_mux.v" 9 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1750522062106 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 bus_mux.v(10) " "Verilog HDL Expression warning at bus_mux.v(10): truncated literal to match 6 bits" {  } { { "bus_mux.v" "" { Text "D:/ThietkeHDL/FinalLab/bus_mux.v" 10 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1750522062106 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 bus_mux.v(11) " "Verilog HDL Expression warning at bus_mux.v(11): truncated literal to match 6 bits" {  } { { "bus_mux.v" "" { Text "D:/ThietkeHDL/FinalLab/bus_mux.v" 11 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1750522062106 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 bus_mux.v(12) " "Verilog HDL Expression warning at bus_mux.v(12): truncated literal to match 6 bits" {  } { { "bus_mux.v" "" { Text "D:/ThietkeHDL/FinalLab/bus_mux.v" 12 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1750522062106 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 bus_mux.v(13) " "Verilog HDL Expression warning at bus_mux.v(13): truncated literal to match 6 bits" {  } { { "bus_mux.v" "" { Text "D:/ThietkeHDL/FinalLab/bus_mux.v" 13 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1750522062106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_mux " "Found entity 1: bus_mux" {  } { { "bus_mux.v" "" { Text "D:/ThietkeHDL/FinalLab/bus_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750522062106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750522062106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_bus.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_bus " "Found entity 1: simple_bus" {  } { { "simple_bus.v" "" { Text "D:/ThietkeHDL/FinalLab/simple_bus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750522062106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750522062106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpio.v 1 1 " "Found 1 design units, including 1 entities, in source file gpio.v" { { "Info" "ISGN_ENTITY_NAME" "1 gpio " "Found entity 1: gpio" {  } { { "gpio.v" "" { Text "D:/ThietkeHDL/FinalLab/gpio.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750522062114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750522062114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_we.v 1 1 " "Found 1 design units, including 1 entities, in source file register_we.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_we " "Found entity 1: register_we" {  } { { "register_we.v" "" { Text "D:/ThietkeHDL/FinalLab/register_we.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750522062116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750522062116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_we_8.v 1 1 " "Found 1 design units, including 1 entities, in source file register_we_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_we_8 " "Found entity 1: register_we_8" {  } { { "register_we_8.v" "" { Text "D:/ThietkeHDL/FinalLab/register_we_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750522062116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750522062116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "pwm.v" "" { Text "D:/ThietkeHDL/FinalLab/pwm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750522062116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750522062116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu1.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu1.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu1 " "Found entity 1: cpu1" {  } { { "cpu1.v" "" { Text "D:/ThietkeHDL/FinalLab/cpu1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750522062116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750522062116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc " "Found entity 1: soc" {  } { { "soc.v" "" { Text "D:/ThietkeHDL/FinalLab/soc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750522062124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750522062124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_tb " "Found entity 1: soc_tb" {  } { { "soc_tb.v" "" { Text "D:/ThietkeHDL/FinalLab/soc_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750522062124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750522062124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_gpio.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_gpio.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_gpio " "Found entity 1: tb_gpio" {  } { { "tb_gpio.v" "" { Text "D:/ThietkeHDL/FinalLab/tb_gpio.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750522062133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750522062133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_pwm " "Found entity 1: tb_pwm" {  } { { "tb_pwm.v" "" { Text "D:/ThietkeHDL/FinalLab/tb_pwm.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750522062136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750522062136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_pl.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_pl.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_pl " "Found entity 1: CPU_pl" {  } { { "CPU_pl.v" "" { Text "D:/ThietkeHDL/FinalLab/CPU_pl.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750522062136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750522062136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_pl_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_pl_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_pl_tb " "Found entity 1: cpu_pl_tb" {  } { { "cpu_pl_tb.v" "" { Text "D:/ThietkeHDL/FinalLab/cpu_pl_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750522062136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750522062136 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pcNext Datapath.v(98) " "Verilog HDL Implicit Net warning at Datapath.v(98): created implicit net for \"pcNext\"" {  } { { "Datapath.v" "" { Text "D:/ThietkeHDL/FinalLab/Datapath.v" 98 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750522062136 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "aluZero Datapath.v(135) " "Verilog HDL Implicit Net warning at Datapath.v(135): created implicit net for \"aluZero\"" {  } { { "Datapath.v" "" { Text "D:/ThietkeHDL/FinalLab/Datapath.v" 135 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750522062136 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "aluResult Datapath.v(136) " "Verilog HDL Implicit Net warning at Datapath.v(136): created implicit net for \"aluResult\"" {  } { { "Datapath.v" "" { Text "D:/ThietkeHDL/FinalLab/Datapath.v" 136 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750522062136 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "instr CPU_pl.v(54) " "Verilog HDL Implicit Net warning at CPU_pl.v(54): created implicit net for \"instr\"" {  } { { "CPU_pl.v" "" { Text "D:/ThietkeHDL/FinalLab/CPU_pl.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750522062136 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "aluZero CPU_pl.v(139) " "Verilog HDL Implicit Net warning at CPU_pl.v(139): created implicit net for \"aluZero\"" {  } { { "CPU_pl.v" "" { Text "D:/ThietkeHDL/FinalLab/CPU_pl.v" 139 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750522062136 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "aluResult CPU_pl.v(139) " "Verilog HDL Implicit Net warning at CPU_pl.v(139): created implicit net for \"aluResult\"" {  } { { "CPU_pl.v" "" { Text "D:/ThietkeHDL/FinalLab/CPU_pl.v" 139 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750522062136 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pcNext CPU_pl.v(177) " "Verilog HDL Implicit Net warning at CPU_pl.v(177): created implicit net for \"pcNext\"" {  } { { "CPU_pl.v" "" { Text "D:/ThietkeHDL/FinalLab/CPU_pl.v" 177 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750522062136 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "gpio " "Elaborating entity \"gpio\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1750522062212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_we register_we:reg_in " "Elaborating entity \"register_we\" for hierarchy \"register_we:reg_in\"" {  } { { "gpio.v" "reg_in" { Text "D:/ThietkeHDL/FinalLab/gpio.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750522062256 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "bRData\[16\] GND " "Pin \"bRData\[16\]\" is stuck at GND" {  } { { "gpio.v" "" { Text "D:/ThietkeHDL/FinalLab/gpio.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750522062717 "|gpio|bRData[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bRData\[17\] GND " "Pin \"bRData\[17\]\" is stuck at GND" {  } { { "gpio.v" "" { Text "D:/ThietkeHDL/FinalLab/gpio.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750522062717 "|gpio|bRData[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bRData\[18\] GND " "Pin \"bRData\[18\]\" is stuck at GND" {  } { { "gpio.v" "" { Text "D:/ThietkeHDL/FinalLab/gpio.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750522062717 "|gpio|bRData[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bRData\[19\] GND " "Pin \"bRData\[19\]\" is stuck at GND" {  } { { "gpio.v" "" { Text "D:/ThietkeHDL/FinalLab/gpio.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750522062717 "|gpio|bRData[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bRData\[20\] GND " "Pin \"bRData\[20\]\" is stuck at GND" {  } { { "gpio.v" "" { Text "D:/ThietkeHDL/FinalLab/gpio.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750522062717 "|gpio|bRData[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bRData\[21\] GND " "Pin \"bRData\[21\]\" is stuck at GND" {  } { { "gpio.v" "" { Text "D:/ThietkeHDL/FinalLab/gpio.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750522062717 "|gpio|bRData[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bRData\[22\] GND " "Pin \"bRData\[22\]\" is stuck at GND" {  } { { "gpio.v" "" { Text "D:/ThietkeHDL/FinalLab/gpio.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750522062717 "|gpio|bRData[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bRData\[23\] GND " "Pin \"bRData\[23\]\" is stuck at GND" {  } { { "gpio.v" "" { Text "D:/ThietkeHDL/FinalLab/gpio.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750522062717 "|gpio|bRData[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bRData\[24\] GND " "Pin \"bRData\[24\]\" is stuck at GND" {  } { { "gpio.v" "" { Text "D:/ThietkeHDL/FinalLab/gpio.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750522062717 "|gpio|bRData[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bRData\[25\] GND " "Pin \"bRData\[25\]\" is stuck at GND" {  } { { "gpio.v" "" { Text "D:/ThietkeHDL/FinalLab/gpio.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750522062717 "|gpio|bRData[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bRData\[26\] GND " "Pin \"bRData\[26\]\" is stuck at GND" {  } { { "gpio.v" "" { Text "D:/ThietkeHDL/FinalLab/gpio.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750522062717 "|gpio|bRData[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bRData\[27\] GND " "Pin \"bRData\[27\]\" is stuck at GND" {  } { { "gpio.v" "" { Text "D:/ThietkeHDL/FinalLab/gpio.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750522062717 "|gpio|bRData[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bRData\[28\] GND " "Pin \"bRData\[28\]\" is stuck at GND" {  } { { "gpio.v" "" { Text "D:/ThietkeHDL/FinalLab/gpio.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750522062717 "|gpio|bRData[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bRData\[29\] GND " "Pin \"bRData\[29\]\" is stuck at GND" {  } { { "gpio.v" "" { Text "D:/ThietkeHDL/FinalLab/gpio.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750522062717 "|gpio|bRData[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bRData\[30\] GND " "Pin \"bRData\[30\]\" is stuck at GND" {  } { { "gpio.v" "" { Text "D:/ThietkeHDL/FinalLab/gpio.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750522062717 "|gpio|bRData[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bRData\[31\] GND " "Pin \"bRData\[31\]\" is stuck at GND" {  } { { "gpio.v" "" { Text "D:/ThietkeHDL/FinalLab/gpio.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1750522062717 "|gpio|bRData[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1750522062717 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1750522062930 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750522062930 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "44 " "Design contains 44 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bAddr\[4\] " "No output dependent on input pin \"bAddr\[4\]\"" {  } { { "gpio.v" "" { Text "D:/ThietkeHDL/FinalLab/gpio.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750522062968 "|gpio|bAddr[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bAddr\[5\] " "No output dependent on input pin \"bAddr\[5\]\"" {  } { { "gpio.v" "" { Text "D:/ThietkeHDL/FinalLab/gpio.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750522062968 "|gpio|bAddr[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bAddr\[6\] " "No output dependent on input pin \"bAddr\[6\]\"" {  } { { "gpio.v" "" { Text "D:/ThietkeHDL/FinalLab/gpio.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750522062968 "|gpio|bAddr[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bAddr\[7\] " "No output dependent on input pin \"bAddr\[7\]\"" {  } { { "gpio.v" "" { Text "D:/ThietkeHDL/FinalLab/gpio.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750522062968 "|gpio|bAddr[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bAddr\[8\] " "No output dependent on input pin \"bAddr\[8\]\"" {  } { { "gpio.v" "" { Text "D:/ThietkeHDL/FinalLab/gpio.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750522062968 "|gpio|bAddr[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bAddr\[9\] " "No output dependent on input pin \"bAddr\[9\]\"" {  } { { "gpio.v" "" { Text "D:/ThietkeHDL/FinalLab/gpio.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750522062968 "|gpio|bAddr[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bAddr\[10\] " "No output dependent on input pin \"bAddr\[10\]\"" {  } { { "gpio.v" "" { Text "D:/ThietkeHDL/FinalLab/gpio.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750522062968 "|gpio|bAddr[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bAddr\[11\] " "No output dependent on input pin \"bAddr\[11\]\"" {  } { { "gpio.v" "" { Text "D:/ThietkeHDL/FinalLab/gpio.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750522062968 "|gpio|bAddr[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bAddr\[12\] " "No output dependent on input pin \"bAddr\[12\]\"" {  } { { "gpio.v" "" { Text "D:/ThietkeHDL/FinalLab/gpio.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750522062968 "|gpio|bAddr[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bAddr\[13\] " "No output dependent on input pin \"bAddr\[13\]\"" {  } { { "gpio.v" "" { Text "D:/ThietkeHDL/FinalLab/gpio.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750522062968 "|gpio|bAddr[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bAddr\[14\] " "No output dependent on input pin \"bAddr\[14\]\"" {  } { { "gpio.v" "" { Text "D:/ThietkeHDL/FinalLab/gpio.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750522062968 "|gpio|bAddr[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bAddr\[15\] " "No output dependent on input pin \"bAddr\[15\]\"" {  } { { "gpio.v" "" { Text "D:/ThietkeHDL/FinalLab/gpio.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750522062968 "|gpio|bAddr[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bAddr\[16\] " "No output dependent on input pin \"bAddr\[16\]\"" {  } { { "gpio.v" "" { Text "D:/ThietkeHDL/FinalLab/gpio.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750522062968 "|gpio|bAddr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bAddr\[17\] " "No output dependent on input pin \"bAddr\[17\]\"" {  } { { "gpio.v" "" { Text "D:/ThietkeHDL/FinalLab/gpio.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750522062968 "|gpio|bAddr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bAddr\[18\] " "No output dependent on input pin \"bAddr\[18\]\"" {  } { { "gpio.v" "" { Text "D:/ThietkeHDL/FinalLab/gpio.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750522062968 "|gpio|bAddr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bAddr\[19\] " "No output dependent on input pin \"bAddr\[19\]\"" {  } { { "gpio.v" "" { Text "D:/ThietkeHDL/FinalLab/gpio.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750522062968 "|gpio|bAddr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bAddr\[20\] " "No output dependent on input pin \"bAddr\[20\]\"" {  } { { "gpio.v" "" { Text "D:/ThietkeHDL/FinalLab/gpio.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750522062968 "|gpio|bAddr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bAddr\[21\] " "No output dependent on input pin \"bAddr\[21\]\"" {  } { { "gpio.v" "" { Text "D:/ThietkeHDL/FinalLab/gpio.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750522062968 "|gpio|bAddr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bAddr\[22\] " "No output dependent on input pin \"bAddr\[22\]\"" {  } { { "gpio.v" "" { Text "D:/ThietkeHDL/FinalLab/gpio.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750522062968 "|gpio|bAddr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bAddr\[23\] " "No output dependent on input pin \"bAddr\[23\]\"" {  } { { "gpio.v" "" { Text "D:/ThietkeHDL/FinalLab/gpio.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750522062968 "|gpio|bAddr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bAddr\[24\] " "No output dependent on input pin \"bAddr\[24\]\"" {  } { { "gpio.v" "" { Text "D:/ThietkeHDL/FinalLab/gpio.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750522062968 "|gpio|bAddr[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bAddr\[25\] " "No output dependent on input pin \"bAddr\[25\]\"" {  } { { "gpio.v" "" { Text "D:/ThietkeHDL/FinalLab/gpio.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750522062968 "|gpio|bAddr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bAddr\[26\] " "No output dependent on input pin \"bAddr\[26\]\"" {  } { { "gpio.v" "" { Text "D:/ThietkeHDL/FinalLab/gpio.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750522062968 "|gpio|bAddr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bAddr\[27\] " "No output dependent on input pin \"bAddr\[27\]\"" {  } { { "gpio.v" "" { Text "D:/ThietkeHDL/FinalLab/gpio.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750522062968 "|gpio|bAddr[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bAddr\[28\] " "No output dependent on input pin \"bAddr\[28\]\"" {  } { { "gpio.v" "" { Text "D:/ThietkeHDL/FinalLab/gpio.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750522062968 "|gpio|bAddr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bAddr\[29\] " "No output dependent on input pin \"bAddr\[29\]\"" {  } { { "gpio.v" "" { Text "D:/ThietkeHDL/FinalLab/gpio.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750522062968 "|gpio|bAddr[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bAddr\[30\] " "No output dependent on input pin \"bAddr\[30\]\"" {  } { { "gpio.v" "" { Text "D:/ThietkeHDL/FinalLab/gpio.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750522062968 "|gpio|bAddr[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bAddr\[31\] " "No output dependent on input pin \"bAddr\[31\]\"" {  } { { "gpio.v" "" { Text "D:/ThietkeHDL/FinalLab/gpio.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750522062968 "|gpio|bAddr[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bWData\[16\] " "No output dependent on input pin \"bWData\[16\]\"" {  } { { "gpio.v" "" { Text "D:/ThietkeHDL/FinalLab/gpio.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750522062968 "|gpio|bWData[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bWData\[17\] " "No output dependent on input pin \"bWData\[17\]\"" {  } { { "gpio.v" "" { Text "D:/ThietkeHDL/FinalLab/gpio.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750522062968 "|gpio|bWData[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bWData\[18\] " "No output dependent on input pin \"bWData\[18\]\"" {  } { { "gpio.v" "" { Text "D:/ThietkeHDL/FinalLab/gpio.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750522062968 "|gpio|bWData[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bWData\[19\] " "No output dependent on input pin \"bWData\[19\]\"" {  } { { "gpio.v" "" { Text "D:/ThietkeHDL/FinalLab/gpio.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750522062968 "|gpio|bWData[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bWData\[20\] " "No output dependent on input pin \"bWData\[20\]\"" {  } { { "gpio.v" "" { Text "D:/ThietkeHDL/FinalLab/gpio.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750522062968 "|gpio|bWData[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bWData\[21\] " "No output dependent on input pin \"bWData\[21\]\"" {  } { { "gpio.v" "" { Text "D:/ThietkeHDL/FinalLab/gpio.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750522062968 "|gpio|bWData[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bWData\[22\] " "No output dependent on input pin \"bWData\[22\]\"" {  } { { "gpio.v" "" { Text "D:/ThietkeHDL/FinalLab/gpio.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750522062968 "|gpio|bWData[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bWData\[23\] " "No output dependent on input pin \"bWData\[23\]\"" {  } { { "gpio.v" "" { Text "D:/ThietkeHDL/FinalLab/gpio.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750522062968 "|gpio|bWData[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bWData\[24\] " "No output dependent on input pin \"bWData\[24\]\"" {  } { { "gpio.v" "" { Text "D:/ThietkeHDL/FinalLab/gpio.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750522062968 "|gpio|bWData[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bWData\[25\] " "No output dependent on input pin \"bWData\[25\]\"" {  } { { "gpio.v" "" { Text "D:/ThietkeHDL/FinalLab/gpio.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750522062968 "|gpio|bWData[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bWData\[26\] " "No output dependent on input pin \"bWData\[26\]\"" {  } { { "gpio.v" "" { Text "D:/ThietkeHDL/FinalLab/gpio.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750522062968 "|gpio|bWData[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bWData\[27\] " "No output dependent on input pin \"bWData\[27\]\"" {  } { { "gpio.v" "" { Text "D:/ThietkeHDL/FinalLab/gpio.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750522062968 "|gpio|bWData[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bWData\[28\] " "No output dependent on input pin \"bWData\[28\]\"" {  } { { "gpio.v" "" { Text "D:/ThietkeHDL/FinalLab/gpio.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750522062968 "|gpio|bWData[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bWData\[29\] " "No output dependent on input pin \"bWData\[29\]\"" {  } { { "gpio.v" "" { Text "D:/ThietkeHDL/FinalLab/gpio.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750522062968 "|gpio|bWData[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bWData\[30\] " "No output dependent on input pin \"bWData\[30\]\"" {  } { { "gpio.v" "" { Text "D:/ThietkeHDL/FinalLab/gpio.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750522062968 "|gpio|bWData[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bWData\[31\] " "No output dependent on input pin \"bWData\[31\]\"" {  } { { "gpio.v" "" { Text "D:/ThietkeHDL/FinalLab/gpio.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750522062968 "|gpio|bWData[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1750522062968 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "182 " "Implemented 182 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "84 " "Implemented 84 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1750522062973 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1750522062973 ""} { "Info" "ICUT_CUT_TM_LCELLS" "50 " "Implemented 50 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1750522062973 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1750522062973 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 77 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 77 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4610 " "Peak virtual memory: 4610 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1750522063012 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 21 23:07:43 2025 " "Processing ended: Sat Jun 21 23:07:43 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1750522063012 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1750522063012 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1750522063012 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1750522063012 ""}
