C:/Xilinx/10.1/ISE/verilog/src/glbl.v
C:/AseemAshu/RtypeInstruction/Processor/controlunit.v
C:/AseemAshu/RtypeInstruction/Processor/shiftleft2.v
C:/AseemAshu/RtypeInstruction/Processor/memory.v
C:/AseemAshu/RtypeInstruction/Processor/au.v
C:/AseemAshu/RtypeInstruction/Processor/signext.v
C:/AseemAshu/RtypeInstruction/Processor/registers.v
C:/AseemAshu/RtypeInstruction/Processor/mux2to1.v
C:/AseemAshu/RtypeInstruction/Processor/insBank.v
C:/AseemAshu/RtypeInstruction/Processor/Rtypeinst.v
C:/AseemAshu/RtypeInstruction/Processor/Processor.v
C:/AseemAshu/RtypeInstruction/Processor/testprocessor.v
