#[doc = "Register `ECC_AGGR_COREPAC_REGS_ded_enable_clr_reg0` reader"]
pub type R = crate::R<EccAggrCorepacRegsDedEnableClrReg0Spec>;
#[doc = "Register `ECC_AGGR_COREPAC_REGS_ded_enable_clr_reg0` writer"]
pub type W = crate::W<EccAggrCorepacRegsDedEnableClrReg0Spec>;
#[doc = "Field `A53_DUAL_U_L2_TAGRAM_SPRAM_WAY0_ECC_SVBUS_ENABLE_CLR` reader - 0:0\\]
Interrupt Enable Clear Register for a53_dual_u_l2_tagram_spram_way0_ecc_svbus_pend"]
pub type A53DualUL2TagramSpramWay0EccSvbusEnableClrR = crate::BitReader;
#[doc = "Field `A53_DUAL_U_L2_TAGRAM_SPRAM_WAY0_ECC_SVBUS_ENABLE_CLR` writer - 0:0\\]
Interrupt Enable Clear Register for a53_dual_u_l2_tagram_spram_way0_ecc_svbus_pend"]
pub type A53DualUL2TagramSpramWay0EccSvbusEnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `A53_DUAL_U_L2_TAGRAM_SPRAM_WAY1_ECC_SVBUS_ENABLE_CLR` reader - 1:1\\]
Interrupt Enable Clear Register for a53_dual_u_l2_tagram_spram_way1_ecc_svbus_pend"]
pub type A53DualUL2TagramSpramWay1EccSvbusEnableClrR = crate::BitReader;
#[doc = "Field `A53_DUAL_U_L2_TAGRAM_SPRAM_WAY1_ECC_SVBUS_ENABLE_CLR` writer - 1:1\\]
Interrupt Enable Clear Register for a53_dual_u_l2_tagram_spram_way1_ecc_svbus_pend"]
pub type A53DualUL2TagramSpramWay1EccSvbusEnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `A53_DUAL_U_L2_TAGRAM_SPRAM_WAY2_ECC_SVBUS_ENABLE_CLR` reader - 2:2\\]
Interrupt Enable Clear Register for a53_dual_u_l2_tagram_spram_way2_ecc_svbus_pend"]
pub type A53DualUL2TagramSpramWay2EccSvbusEnableClrR = crate::BitReader;
#[doc = "Field `A53_DUAL_U_L2_TAGRAM_SPRAM_WAY2_ECC_SVBUS_ENABLE_CLR` writer - 2:2\\]
Interrupt Enable Clear Register for a53_dual_u_l2_tagram_spram_way2_ecc_svbus_pend"]
pub type A53DualUL2TagramSpramWay2EccSvbusEnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `A53_DUAL_U_L2_TAGRAM_SPRAM_WAY3_ECC_SVBUS_ENABLE_CLR` reader - 3:3\\]
Interrupt Enable Clear Register for a53_dual_u_l2_tagram_spram_way3_ecc_svbus_pend"]
pub type A53DualUL2TagramSpramWay3EccSvbusEnableClrR = crate::BitReader;
#[doc = "Field `A53_DUAL_U_L2_TAGRAM_SPRAM_WAY3_ECC_SVBUS_ENABLE_CLR` writer - 3:3\\]
Interrupt Enable Clear Register for a53_dual_u_l2_tagram_spram_way3_ecc_svbus_pend"]
pub type A53DualUL2TagramSpramWay3EccSvbusEnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `A53_DUAL_U_L2_TAGRAM_SPRAM_WAY4_ECC_SVBUS_ENABLE_CLR` reader - 4:4\\]
Interrupt Enable Clear Register for a53_dual_u_l2_tagram_spram_way4_ecc_svbus_pend"]
pub type A53DualUL2TagramSpramWay4EccSvbusEnableClrR = crate::BitReader;
#[doc = "Field `A53_DUAL_U_L2_TAGRAM_SPRAM_WAY4_ECC_SVBUS_ENABLE_CLR` writer - 4:4\\]
Interrupt Enable Clear Register for a53_dual_u_l2_tagram_spram_way4_ecc_svbus_pend"]
pub type A53DualUL2TagramSpramWay4EccSvbusEnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `A53_DUAL_U_L2_TAGRAM_SPRAM_WAY5_ECC_SVBUS_ENABLE_CLR` reader - 5:5\\]
Interrupt Enable Clear Register for a53_dual_u_l2_tagram_spram_way5_ecc_svbus_pend"]
pub type A53DualUL2TagramSpramWay5EccSvbusEnableClrR = crate::BitReader;
#[doc = "Field `A53_DUAL_U_L2_TAGRAM_SPRAM_WAY5_ECC_SVBUS_ENABLE_CLR` writer - 5:5\\]
Interrupt Enable Clear Register for a53_dual_u_l2_tagram_spram_way5_ecc_svbus_pend"]
pub type A53DualUL2TagramSpramWay5EccSvbusEnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `A53_DUAL_U_L2_TAGRAM_SPRAM_WAY6_ECC_SVBUS_ENABLE_CLR` reader - 6:6\\]
Interrupt Enable Clear Register for a53_dual_u_l2_tagram_spram_way6_ecc_svbus_pend"]
pub type A53DualUL2TagramSpramWay6EccSvbusEnableClrR = crate::BitReader;
#[doc = "Field `A53_DUAL_U_L2_TAGRAM_SPRAM_WAY6_ECC_SVBUS_ENABLE_CLR` writer - 6:6\\]
Interrupt Enable Clear Register for a53_dual_u_l2_tagram_spram_way6_ecc_svbus_pend"]
pub type A53DualUL2TagramSpramWay6EccSvbusEnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `A53_DUAL_U_L2_TAGRAM_SPRAM_WAY7_ECC_SVBUS_ENABLE_CLR` reader - 7:7\\]
Interrupt Enable Clear Register for a53_dual_u_l2_tagram_spram_way7_ecc_svbus_pend"]
pub type A53DualUL2TagramSpramWay7EccSvbusEnableClrR = crate::BitReader;
#[doc = "Field `A53_DUAL_U_L2_TAGRAM_SPRAM_WAY7_ECC_SVBUS_ENABLE_CLR` writer - 7:7\\]
Interrupt Enable Clear Register for a53_dual_u_l2_tagram_spram_way7_ecc_svbus_pend"]
pub type A53DualUL2TagramSpramWay7EccSvbusEnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `A53_DUAL_U_L2_TAGRAM_SPRAM_WAY8_ECC_SVBUS_ENABLE_CLR` reader - 8:8\\]
Interrupt Enable Clear Register for a53_dual_u_l2_tagram_spram_way8_ecc_svbus_pend"]
pub type A53DualUL2TagramSpramWay8EccSvbusEnableClrR = crate::BitReader;
#[doc = "Field `A53_DUAL_U_L2_TAGRAM_SPRAM_WAY8_ECC_SVBUS_ENABLE_CLR` writer - 8:8\\]
Interrupt Enable Clear Register for a53_dual_u_l2_tagram_spram_way8_ecc_svbus_pend"]
pub type A53DualUL2TagramSpramWay8EccSvbusEnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `A53_DUAL_U_L2_TAGRAM_SPRAM_WAY9_ECC_SVBUS_ENABLE_CLR` reader - 9:9\\]
Interrupt Enable Clear Register for a53_dual_u_l2_tagram_spram_way9_ecc_svbus_pend"]
pub type A53DualUL2TagramSpramWay9EccSvbusEnableClrR = crate::BitReader;
#[doc = "Field `A53_DUAL_U_L2_TAGRAM_SPRAM_WAY9_ECC_SVBUS_ENABLE_CLR` writer - 9:9\\]
Interrupt Enable Clear Register for a53_dual_u_l2_tagram_spram_way9_ecc_svbus_pend"]
pub type A53DualUL2TagramSpramWay9EccSvbusEnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `A53_DUAL_U_L2_TAGRAM_SPRAM_WAY10_ECC_SVBUS_ENABLE_CLR` reader - 10:10\\]
Interrupt Enable Clear Register for a53_dual_u_l2_tagram_spram_way10_ecc_svbus_pend"]
pub type A53DualUL2TagramSpramWay10EccSvbusEnableClrR = crate::BitReader;
#[doc = "Field `A53_DUAL_U_L2_TAGRAM_SPRAM_WAY10_ECC_SVBUS_ENABLE_CLR` writer - 10:10\\]
Interrupt Enable Clear Register for a53_dual_u_l2_tagram_spram_way10_ecc_svbus_pend"]
pub type A53DualUL2TagramSpramWay10EccSvbusEnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `A53_DUAL_U_L2_TAGRAM_SPRAM_WAY11_ECC_SVBUS_ENABLE_CLR` reader - 11:11\\]
Interrupt Enable Clear Register for a53_dual_u_l2_tagram_spram_way11_ecc_svbus_pend"]
pub type A53DualUL2TagramSpramWay11EccSvbusEnableClrR = crate::BitReader;
#[doc = "Field `A53_DUAL_U_L2_TAGRAM_SPRAM_WAY11_ECC_SVBUS_ENABLE_CLR` writer - 11:11\\]
Interrupt Enable Clear Register for a53_dual_u_l2_tagram_spram_way11_ecc_svbus_pend"]
pub type A53DualUL2TagramSpramWay11EccSvbusEnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `A53_DUAL_U_L2_TAGRAM_SPRAM_WAY12_ECC_SVBUS_ENABLE_CLR` reader - 12:12\\]
Interrupt Enable Clear Register for a53_dual_u_l2_tagram_spram_way12_ecc_svbus_pend"]
pub type A53DualUL2TagramSpramWay12EccSvbusEnableClrR = crate::BitReader;
#[doc = "Field `A53_DUAL_U_L2_TAGRAM_SPRAM_WAY12_ECC_SVBUS_ENABLE_CLR` writer - 12:12\\]
Interrupt Enable Clear Register for a53_dual_u_l2_tagram_spram_way12_ecc_svbus_pend"]
pub type A53DualUL2TagramSpramWay12EccSvbusEnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `A53_DUAL_U_L2_TAGRAM_SPRAM_WAY13_ECC_SVBUS_ENABLE_CLR` reader - 13:13\\]
Interrupt Enable Clear Register for a53_dual_u_l2_tagram_spram_way13_ecc_svbus_pend"]
pub type A53DualUL2TagramSpramWay13EccSvbusEnableClrR = crate::BitReader;
#[doc = "Field `A53_DUAL_U_L2_TAGRAM_SPRAM_WAY13_ECC_SVBUS_ENABLE_CLR` writer - 13:13\\]
Interrupt Enable Clear Register for a53_dual_u_l2_tagram_spram_way13_ecc_svbus_pend"]
pub type A53DualUL2TagramSpramWay13EccSvbusEnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `A53_DUAL_U_L2_TAGRAM_SPRAM_WAY14_ECC_SVBUS_ENABLE_CLR` reader - 14:14\\]
Interrupt Enable Clear Register for a53_dual_u_l2_tagram_spram_way14_ecc_svbus_pend"]
pub type A53DualUL2TagramSpramWay14EccSvbusEnableClrR = crate::BitReader;
#[doc = "Field `A53_DUAL_U_L2_TAGRAM_SPRAM_WAY14_ECC_SVBUS_ENABLE_CLR` writer - 14:14\\]
Interrupt Enable Clear Register for a53_dual_u_l2_tagram_spram_way14_ecc_svbus_pend"]
pub type A53DualUL2TagramSpramWay14EccSvbusEnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `A53_DUAL_U_L2_TAGRAM_SPRAM_WAY15_ECC_SVBUS_ENABLE_CLR` reader - 15:15\\]
Interrupt Enable Clear Register for a53_dual_u_l2_tagram_spram_way15_ecc_svbus_pend"]
pub type A53DualUL2TagramSpramWay15EccSvbusEnableClrR = crate::BitReader;
#[doc = "Field `A53_DUAL_U_L2_TAGRAM_SPRAM_WAY15_ECC_SVBUS_ENABLE_CLR` writer - 15:15\\]
Interrupt Enable Clear Register for a53_dual_u_l2_tagram_spram_way15_ecc_svbus_pend"]
pub type A53DualUL2TagramSpramWay15EccSvbusEnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `A53_DUAL_U_L2_DATARAM_SPRAM_0_ECC_SVBUS_ENABLE_CLR` reader - 16:16\\]
Interrupt Enable Clear Register for a53_dual_u_l2_dataram_spram_0_ecc_svbus_pend"]
pub type A53DualUL2DataramSpram0EccSvbusEnableClrR = crate::BitReader;
#[doc = "Field `A53_DUAL_U_L2_DATARAM_SPRAM_0_ECC_SVBUS_ENABLE_CLR` writer - 16:16\\]
Interrupt Enable Clear Register for a53_dual_u_l2_dataram_spram_0_ecc_svbus_pend"]
pub type A53DualUL2DataramSpram0EccSvbusEnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `A53_DUAL_U_L2_DATARAM_SPRAM_1_ECC_SVBUS_ENABLE_CLR` reader - 17:17\\]
Interrupt Enable Clear Register for a53_dual_u_l2_dataram_spram_1_ecc_svbus_pend"]
pub type A53DualUL2DataramSpram1EccSvbusEnableClrR = crate::BitReader;
#[doc = "Field `A53_DUAL_U_L2_DATARAM_SPRAM_1_ECC_SVBUS_ENABLE_CLR` writer - 17:17\\]
Interrupt Enable Clear Register for a53_dual_u_l2_dataram_spram_1_ecc_svbus_pend"]
pub type A53DualUL2DataramSpram1EccSvbusEnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `A53_DUAL_U_L2_DATARAM_SPRAM_2_ECC_SVBUS_ENABLE_CLR` reader - 18:18\\]
Interrupt Enable Clear Register for a53_dual_u_l2_dataram_spram_2_ecc_svbus_pend"]
pub type A53DualUL2DataramSpram2EccSvbusEnableClrR = crate::BitReader;
#[doc = "Field `A53_DUAL_U_L2_DATARAM_SPRAM_2_ECC_SVBUS_ENABLE_CLR` writer - 18:18\\]
Interrupt Enable Clear Register for a53_dual_u_l2_dataram_spram_2_ecc_svbus_pend"]
pub type A53DualUL2DataramSpram2EccSvbusEnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `A53_DUAL_U_L2_DATARAM_SPRAM_3_ECC_SVBUS_ENABLE_CLR` reader - 19:19\\]
Interrupt Enable Clear Register for a53_dual_u_l2_dataram_spram_3_ecc_svbus_pend"]
pub type A53DualUL2DataramSpram3EccSvbusEnableClrR = crate::BitReader;
#[doc = "Field `A53_DUAL_U_L2_DATARAM_SPRAM_3_ECC_SVBUS_ENABLE_CLR` writer - 19:19\\]
Interrupt Enable Clear Register for a53_dual_u_l2_dataram_spram_3_ecc_svbus_pend"]
pub type A53DualUL2DataramSpram3EccSvbusEnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `A53_DUAL_U_L2_DATARAM_SPRAM_4_ECC_SVBUS_ENABLE_CLR` reader - 20:20\\]
Interrupt Enable Clear Register for a53_dual_u_l2_dataram_spram_4_ecc_svbus_pend"]
pub type A53DualUL2DataramSpram4EccSvbusEnableClrR = crate::BitReader;
#[doc = "Field `A53_DUAL_U_L2_DATARAM_SPRAM_4_ECC_SVBUS_ENABLE_CLR` writer - 20:20\\]
Interrupt Enable Clear Register for a53_dual_u_l2_dataram_spram_4_ecc_svbus_pend"]
pub type A53DualUL2DataramSpram4EccSvbusEnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `A53_DUAL_U_L2_DATARAM_SPRAM_5_ECC_SVBUS_ENABLE_CLR` reader - 21:21\\]
Interrupt Enable Clear Register for a53_dual_u_l2_dataram_spram_5_ecc_svbus_pend"]
pub type A53DualUL2DataramSpram5EccSvbusEnableClrR = crate::BitReader;
#[doc = "Field `A53_DUAL_U_L2_DATARAM_SPRAM_5_ECC_SVBUS_ENABLE_CLR` writer - 21:21\\]
Interrupt Enable Clear Register for a53_dual_u_l2_dataram_spram_5_ecc_svbus_pend"]
pub type A53DualUL2DataramSpram5EccSvbusEnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `A53_DUAL_U_L2_DATARAM_SPRAM_6_ECC_SVBUS_ENABLE_CLR` reader - 22:22\\]
Interrupt Enable Clear Register for a53_dual_u_l2_dataram_spram_6_ecc_svbus_pend"]
pub type A53DualUL2DataramSpram6EccSvbusEnableClrR = crate::BitReader;
#[doc = "Field `A53_DUAL_U_L2_DATARAM_SPRAM_6_ECC_SVBUS_ENABLE_CLR` writer - 22:22\\]
Interrupt Enable Clear Register for a53_dual_u_l2_dataram_spram_6_ecc_svbus_pend"]
pub type A53DualUL2DataramSpram6EccSvbusEnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `A53_DUAL_U_L2_DATARAM_SPRAM_7_ECC_SVBUS_ENABLE_CLR` reader - 23:23\\]
Interrupt Enable Clear Register for a53_dual_u_l2_dataram_spram_7_ecc_svbus_pend"]
pub type A53DualUL2DataramSpram7EccSvbusEnableClrR = crate::BitReader;
#[doc = "Field `A53_DUAL_U_L2_DATARAM_SPRAM_7_ECC_SVBUS_ENABLE_CLR` writer - 23:23\\]
Interrupt Enable Clear Register for a53_dual_u_l2_dataram_spram_7_ecc_svbus_pend"]
pub type A53DualUL2DataramSpram7EccSvbusEnableClrW<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0 - 0:0\\]
Interrupt Enable Clear Register for a53_dual_u_l2_tagram_spram_way0_ecc_svbus_pend"]
    #[inline(always)]
    pub fn a53_dual_u_l2_tagram_spram_way0_ecc_svbus_enable_clr(
        &self,
    ) -> A53DualUL2TagramSpramWay0EccSvbusEnableClrR {
        A53DualUL2TagramSpramWay0EccSvbusEnableClrR::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - 1:1\\]
Interrupt Enable Clear Register for a53_dual_u_l2_tagram_spram_way1_ecc_svbus_pend"]
    #[inline(always)]
    pub fn a53_dual_u_l2_tagram_spram_way1_ecc_svbus_enable_clr(
        &self,
    ) -> A53DualUL2TagramSpramWay1EccSvbusEnableClrR {
        A53DualUL2TagramSpramWay1EccSvbusEnableClrR::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - 2:2\\]
Interrupt Enable Clear Register for a53_dual_u_l2_tagram_spram_way2_ecc_svbus_pend"]
    #[inline(always)]
    pub fn a53_dual_u_l2_tagram_spram_way2_ecc_svbus_enable_clr(
        &self,
    ) -> A53DualUL2TagramSpramWay2EccSvbusEnableClrR {
        A53DualUL2TagramSpramWay2EccSvbusEnableClrR::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - 3:3\\]
Interrupt Enable Clear Register for a53_dual_u_l2_tagram_spram_way3_ecc_svbus_pend"]
    #[inline(always)]
    pub fn a53_dual_u_l2_tagram_spram_way3_ecc_svbus_enable_clr(
        &self,
    ) -> A53DualUL2TagramSpramWay3EccSvbusEnableClrR {
        A53DualUL2TagramSpramWay3EccSvbusEnableClrR::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - 4:4\\]
Interrupt Enable Clear Register for a53_dual_u_l2_tagram_spram_way4_ecc_svbus_pend"]
    #[inline(always)]
    pub fn a53_dual_u_l2_tagram_spram_way4_ecc_svbus_enable_clr(
        &self,
    ) -> A53DualUL2TagramSpramWay4EccSvbusEnableClrR {
        A53DualUL2TagramSpramWay4EccSvbusEnableClrR::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - 5:5\\]
Interrupt Enable Clear Register for a53_dual_u_l2_tagram_spram_way5_ecc_svbus_pend"]
    #[inline(always)]
    pub fn a53_dual_u_l2_tagram_spram_way5_ecc_svbus_enable_clr(
        &self,
    ) -> A53DualUL2TagramSpramWay5EccSvbusEnableClrR {
        A53DualUL2TagramSpramWay5EccSvbusEnableClrR::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - 6:6\\]
Interrupt Enable Clear Register for a53_dual_u_l2_tagram_spram_way6_ecc_svbus_pend"]
    #[inline(always)]
    pub fn a53_dual_u_l2_tagram_spram_way6_ecc_svbus_enable_clr(
        &self,
    ) -> A53DualUL2TagramSpramWay6EccSvbusEnableClrR {
        A53DualUL2TagramSpramWay6EccSvbusEnableClrR::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - 7:7\\]
Interrupt Enable Clear Register for a53_dual_u_l2_tagram_spram_way7_ecc_svbus_pend"]
    #[inline(always)]
    pub fn a53_dual_u_l2_tagram_spram_way7_ecc_svbus_enable_clr(
        &self,
    ) -> A53DualUL2TagramSpramWay7EccSvbusEnableClrR {
        A53DualUL2TagramSpramWay7EccSvbusEnableClrR::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - 8:8\\]
Interrupt Enable Clear Register for a53_dual_u_l2_tagram_spram_way8_ecc_svbus_pend"]
    #[inline(always)]
    pub fn a53_dual_u_l2_tagram_spram_way8_ecc_svbus_enable_clr(
        &self,
    ) -> A53DualUL2TagramSpramWay8EccSvbusEnableClrR {
        A53DualUL2TagramSpramWay8EccSvbusEnableClrR::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - 9:9\\]
Interrupt Enable Clear Register for a53_dual_u_l2_tagram_spram_way9_ecc_svbus_pend"]
    #[inline(always)]
    pub fn a53_dual_u_l2_tagram_spram_way9_ecc_svbus_enable_clr(
        &self,
    ) -> A53DualUL2TagramSpramWay9EccSvbusEnableClrR {
        A53DualUL2TagramSpramWay9EccSvbusEnableClrR::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - 10:10\\]
Interrupt Enable Clear Register for a53_dual_u_l2_tagram_spram_way10_ecc_svbus_pend"]
    #[inline(always)]
    pub fn a53_dual_u_l2_tagram_spram_way10_ecc_svbus_enable_clr(
        &self,
    ) -> A53DualUL2TagramSpramWay10EccSvbusEnableClrR {
        A53DualUL2TagramSpramWay10EccSvbusEnableClrR::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11 - 11:11\\]
Interrupt Enable Clear Register for a53_dual_u_l2_tagram_spram_way11_ecc_svbus_pend"]
    #[inline(always)]
    pub fn a53_dual_u_l2_tagram_spram_way11_ecc_svbus_enable_clr(
        &self,
    ) -> A53DualUL2TagramSpramWay11EccSvbusEnableClrR {
        A53DualUL2TagramSpramWay11EccSvbusEnableClrR::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12 - 12:12\\]
Interrupt Enable Clear Register for a53_dual_u_l2_tagram_spram_way12_ecc_svbus_pend"]
    #[inline(always)]
    pub fn a53_dual_u_l2_tagram_spram_way12_ecc_svbus_enable_clr(
        &self,
    ) -> A53DualUL2TagramSpramWay12EccSvbusEnableClrR {
        A53DualUL2TagramSpramWay12EccSvbusEnableClrR::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13 - 13:13\\]
Interrupt Enable Clear Register for a53_dual_u_l2_tagram_spram_way13_ecc_svbus_pend"]
    #[inline(always)]
    pub fn a53_dual_u_l2_tagram_spram_way13_ecc_svbus_enable_clr(
        &self,
    ) -> A53DualUL2TagramSpramWay13EccSvbusEnableClrR {
        A53DualUL2TagramSpramWay13EccSvbusEnableClrR::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14 - 14:14\\]
Interrupt Enable Clear Register for a53_dual_u_l2_tagram_spram_way14_ecc_svbus_pend"]
    #[inline(always)]
    pub fn a53_dual_u_l2_tagram_spram_way14_ecc_svbus_enable_clr(
        &self,
    ) -> A53DualUL2TagramSpramWay14EccSvbusEnableClrR {
        A53DualUL2TagramSpramWay14EccSvbusEnableClrR::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15 - 15:15\\]
Interrupt Enable Clear Register for a53_dual_u_l2_tagram_spram_way15_ecc_svbus_pend"]
    #[inline(always)]
    pub fn a53_dual_u_l2_tagram_spram_way15_ecc_svbus_enable_clr(
        &self,
    ) -> A53DualUL2TagramSpramWay15EccSvbusEnableClrR {
        A53DualUL2TagramSpramWay15EccSvbusEnableClrR::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 16 - 16:16\\]
Interrupt Enable Clear Register for a53_dual_u_l2_dataram_spram_0_ecc_svbus_pend"]
    #[inline(always)]
    pub fn a53_dual_u_l2_dataram_spram_0_ecc_svbus_enable_clr(
        &self,
    ) -> A53DualUL2DataramSpram0EccSvbusEnableClrR {
        A53DualUL2DataramSpram0EccSvbusEnableClrR::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 17 - 17:17\\]
Interrupt Enable Clear Register for a53_dual_u_l2_dataram_spram_1_ecc_svbus_pend"]
    #[inline(always)]
    pub fn a53_dual_u_l2_dataram_spram_1_ecc_svbus_enable_clr(
        &self,
    ) -> A53DualUL2DataramSpram1EccSvbusEnableClrR {
        A53DualUL2DataramSpram1EccSvbusEnableClrR::new(((self.bits >> 17) & 1) != 0)
    }
    #[doc = "Bit 18 - 18:18\\]
Interrupt Enable Clear Register for a53_dual_u_l2_dataram_spram_2_ecc_svbus_pend"]
    #[inline(always)]
    pub fn a53_dual_u_l2_dataram_spram_2_ecc_svbus_enable_clr(
        &self,
    ) -> A53DualUL2DataramSpram2EccSvbusEnableClrR {
        A53DualUL2DataramSpram2EccSvbusEnableClrR::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 19 - 19:19\\]
Interrupt Enable Clear Register for a53_dual_u_l2_dataram_spram_3_ecc_svbus_pend"]
    #[inline(always)]
    pub fn a53_dual_u_l2_dataram_spram_3_ecc_svbus_enable_clr(
        &self,
    ) -> A53DualUL2DataramSpram3EccSvbusEnableClrR {
        A53DualUL2DataramSpram3EccSvbusEnableClrR::new(((self.bits >> 19) & 1) != 0)
    }
    #[doc = "Bit 20 - 20:20\\]
Interrupt Enable Clear Register for a53_dual_u_l2_dataram_spram_4_ecc_svbus_pend"]
    #[inline(always)]
    pub fn a53_dual_u_l2_dataram_spram_4_ecc_svbus_enable_clr(
        &self,
    ) -> A53DualUL2DataramSpram4EccSvbusEnableClrR {
        A53DualUL2DataramSpram4EccSvbusEnableClrR::new(((self.bits >> 20) & 1) != 0)
    }
    #[doc = "Bit 21 - 21:21\\]
Interrupt Enable Clear Register for a53_dual_u_l2_dataram_spram_5_ecc_svbus_pend"]
    #[inline(always)]
    pub fn a53_dual_u_l2_dataram_spram_5_ecc_svbus_enable_clr(
        &self,
    ) -> A53DualUL2DataramSpram5EccSvbusEnableClrR {
        A53DualUL2DataramSpram5EccSvbusEnableClrR::new(((self.bits >> 21) & 1) != 0)
    }
    #[doc = "Bit 22 - 22:22\\]
Interrupt Enable Clear Register for a53_dual_u_l2_dataram_spram_6_ecc_svbus_pend"]
    #[inline(always)]
    pub fn a53_dual_u_l2_dataram_spram_6_ecc_svbus_enable_clr(
        &self,
    ) -> A53DualUL2DataramSpram6EccSvbusEnableClrR {
        A53DualUL2DataramSpram6EccSvbusEnableClrR::new(((self.bits >> 22) & 1) != 0)
    }
    #[doc = "Bit 23 - 23:23\\]
Interrupt Enable Clear Register for a53_dual_u_l2_dataram_spram_7_ecc_svbus_pend"]
    #[inline(always)]
    pub fn a53_dual_u_l2_dataram_spram_7_ecc_svbus_enable_clr(
        &self,
    ) -> A53DualUL2DataramSpram7EccSvbusEnableClrR {
        A53DualUL2DataramSpram7EccSvbusEnableClrR::new(((self.bits >> 23) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - 0:0\\]
Interrupt Enable Clear Register for a53_dual_u_l2_tagram_spram_way0_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn a53_dual_u_l2_tagram_spram_way0_ecc_svbus_enable_clr(
        &mut self,
    ) -> A53DualUL2TagramSpramWay0EccSvbusEnableClrW<EccAggrCorepacRegsDedEnableClrReg0Spec> {
        A53DualUL2TagramSpramWay0EccSvbusEnableClrW::new(self, 0)
    }
    #[doc = "Bit 1 - 1:1\\]
Interrupt Enable Clear Register for a53_dual_u_l2_tagram_spram_way1_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn a53_dual_u_l2_tagram_spram_way1_ecc_svbus_enable_clr(
        &mut self,
    ) -> A53DualUL2TagramSpramWay1EccSvbusEnableClrW<EccAggrCorepacRegsDedEnableClrReg0Spec> {
        A53DualUL2TagramSpramWay1EccSvbusEnableClrW::new(self, 1)
    }
    #[doc = "Bit 2 - 2:2\\]
Interrupt Enable Clear Register for a53_dual_u_l2_tagram_spram_way2_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn a53_dual_u_l2_tagram_spram_way2_ecc_svbus_enable_clr(
        &mut self,
    ) -> A53DualUL2TagramSpramWay2EccSvbusEnableClrW<EccAggrCorepacRegsDedEnableClrReg0Spec> {
        A53DualUL2TagramSpramWay2EccSvbusEnableClrW::new(self, 2)
    }
    #[doc = "Bit 3 - 3:3\\]
Interrupt Enable Clear Register for a53_dual_u_l2_tagram_spram_way3_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn a53_dual_u_l2_tagram_spram_way3_ecc_svbus_enable_clr(
        &mut self,
    ) -> A53DualUL2TagramSpramWay3EccSvbusEnableClrW<EccAggrCorepacRegsDedEnableClrReg0Spec> {
        A53DualUL2TagramSpramWay3EccSvbusEnableClrW::new(self, 3)
    }
    #[doc = "Bit 4 - 4:4\\]
Interrupt Enable Clear Register for a53_dual_u_l2_tagram_spram_way4_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn a53_dual_u_l2_tagram_spram_way4_ecc_svbus_enable_clr(
        &mut self,
    ) -> A53DualUL2TagramSpramWay4EccSvbusEnableClrW<EccAggrCorepacRegsDedEnableClrReg0Spec> {
        A53DualUL2TagramSpramWay4EccSvbusEnableClrW::new(self, 4)
    }
    #[doc = "Bit 5 - 5:5\\]
Interrupt Enable Clear Register for a53_dual_u_l2_tagram_spram_way5_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn a53_dual_u_l2_tagram_spram_way5_ecc_svbus_enable_clr(
        &mut self,
    ) -> A53DualUL2TagramSpramWay5EccSvbusEnableClrW<EccAggrCorepacRegsDedEnableClrReg0Spec> {
        A53DualUL2TagramSpramWay5EccSvbusEnableClrW::new(self, 5)
    }
    #[doc = "Bit 6 - 6:6\\]
Interrupt Enable Clear Register for a53_dual_u_l2_tagram_spram_way6_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn a53_dual_u_l2_tagram_spram_way6_ecc_svbus_enable_clr(
        &mut self,
    ) -> A53DualUL2TagramSpramWay6EccSvbusEnableClrW<EccAggrCorepacRegsDedEnableClrReg0Spec> {
        A53DualUL2TagramSpramWay6EccSvbusEnableClrW::new(self, 6)
    }
    #[doc = "Bit 7 - 7:7\\]
Interrupt Enable Clear Register for a53_dual_u_l2_tagram_spram_way7_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn a53_dual_u_l2_tagram_spram_way7_ecc_svbus_enable_clr(
        &mut self,
    ) -> A53DualUL2TagramSpramWay7EccSvbusEnableClrW<EccAggrCorepacRegsDedEnableClrReg0Spec> {
        A53DualUL2TagramSpramWay7EccSvbusEnableClrW::new(self, 7)
    }
    #[doc = "Bit 8 - 8:8\\]
Interrupt Enable Clear Register for a53_dual_u_l2_tagram_spram_way8_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn a53_dual_u_l2_tagram_spram_way8_ecc_svbus_enable_clr(
        &mut self,
    ) -> A53DualUL2TagramSpramWay8EccSvbusEnableClrW<EccAggrCorepacRegsDedEnableClrReg0Spec> {
        A53DualUL2TagramSpramWay8EccSvbusEnableClrW::new(self, 8)
    }
    #[doc = "Bit 9 - 9:9\\]
Interrupt Enable Clear Register for a53_dual_u_l2_tagram_spram_way9_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn a53_dual_u_l2_tagram_spram_way9_ecc_svbus_enable_clr(
        &mut self,
    ) -> A53DualUL2TagramSpramWay9EccSvbusEnableClrW<EccAggrCorepacRegsDedEnableClrReg0Spec> {
        A53DualUL2TagramSpramWay9EccSvbusEnableClrW::new(self, 9)
    }
    #[doc = "Bit 10 - 10:10\\]
Interrupt Enable Clear Register for a53_dual_u_l2_tagram_spram_way10_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn a53_dual_u_l2_tagram_spram_way10_ecc_svbus_enable_clr(
        &mut self,
    ) -> A53DualUL2TagramSpramWay10EccSvbusEnableClrW<EccAggrCorepacRegsDedEnableClrReg0Spec> {
        A53DualUL2TagramSpramWay10EccSvbusEnableClrW::new(self, 10)
    }
    #[doc = "Bit 11 - 11:11\\]
Interrupt Enable Clear Register for a53_dual_u_l2_tagram_spram_way11_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn a53_dual_u_l2_tagram_spram_way11_ecc_svbus_enable_clr(
        &mut self,
    ) -> A53DualUL2TagramSpramWay11EccSvbusEnableClrW<EccAggrCorepacRegsDedEnableClrReg0Spec> {
        A53DualUL2TagramSpramWay11EccSvbusEnableClrW::new(self, 11)
    }
    #[doc = "Bit 12 - 12:12\\]
Interrupt Enable Clear Register for a53_dual_u_l2_tagram_spram_way12_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn a53_dual_u_l2_tagram_spram_way12_ecc_svbus_enable_clr(
        &mut self,
    ) -> A53DualUL2TagramSpramWay12EccSvbusEnableClrW<EccAggrCorepacRegsDedEnableClrReg0Spec> {
        A53DualUL2TagramSpramWay12EccSvbusEnableClrW::new(self, 12)
    }
    #[doc = "Bit 13 - 13:13\\]
Interrupt Enable Clear Register for a53_dual_u_l2_tagram_spram_way13_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn a53_dual_u_l2_tagram_spram_way13_ecc_svbus_enable_clr(
        &mut self,
    ) -> A53DualUL2TagramSpramWay13EccSvbusEnableClrW<EccAggrCorepacRegsDedEnableClrReg0Spec> {
        A53DualUL2TagramSpramWay13EccSvbusEnableClrW::new(self, 13)
    }
    #[doc = "Bit 14 - 14:14\\]
Interrupt Enable Clear Register for a53_dual_u_l2_tagram_spram_way14_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn a53_dual_u_l2_tagram_spram_way14_ecc_svbus_enable_clr(
        &mut self,
    ) -> A53DualUL2TagramSpramWay14EccSvbusEnableClrW<EccAggrCorepacRegsDedEnableClrReg0Spec> {
        A53DualUL2TagramSpramWay14EccSvbusEnableClrW::new(self, 14)
    }
    #[doc = "Bit 15 - 15:15\\]
Interrupt Enable Clear Register for a53_dual_u_l2_tagram_spram_way15_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn a53_dual_u_l2_tagram_spram_way15_ecc_svbus_enable_clr(
        &mut self,
    ) -> A53DualUL2TagramSpramWay15EccSvbusEnableClrW<EccAggrCorepacRegsDedEnableClrReg0Spec> {
        A53DualUL2TagramSpramWay15EccSvbusEnableClrW::new(self, 15)
    }
    #[doc = "Bit 16 - 16:16\\]
Interrupt Enable Clear Register for a53_dual_u_l2_dataram_spram_0_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn a53_dual_u_l2_dataram_spram_0_ecc_svbus_enable_clr(
        &mut self,
    ) -> A53DualUL2DataramSpram0EccSvbusEnableClrW<EccAggrCorepacRegsDedEnableClrReg0Spec> {
        A53DualUL2DataramSpram0EccSvbusEnableClrW::new(self, 16)
    }
    #[doc = "Bit 17 - 17:17\\]
Interrupt Enable Clear Register for a53_dual_u_l2_dataram_spram_1_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn a53_dual_u_l2_dataram_spram_1_ecc_svbus_enable_clr(
        &mut self,
    ) -> A53DualUL2DataramSpram1EccSvbusEnableClrW<EccAggrCorepacRegsDedEnableClrReg0Spec> {
        A53DualUL2DataramSpram1EccSvbusEnableClrW::new(self, 17)
    }
    #[doc = "Bit 18 - 18:18\\]
Interrupt Enable Clear Register for a53_dual_u_l2_dataram_spram_2_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn a53_dual_u_l2_dataram_spram_2_ecc_svbus_enable_clr(
        &mut self,
    ) -> A53DualUL2DataramSpram2EccSvbusEnableClrW<EccAggrCorepacRegsDedEnableClrReg0Spec> {
        A53DualUL2DataramSpram2EccSvbusEnableClrW::new(self, 18)
    }
    #[doc = "Bit 19 - 19:19\\]
Interrupt Enable Clear Register for a53_dual_u_l2_dataram_spram_3_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn a53_dual_u_l2_dataram_spram_3_ecc_svbus_enable_clr(
        &mut self,
    ) -> A53DualUL2DataramSpram3EccSvbusEnableClrW<EccAggrCorepacRegsDedEnableClrReg0Spec> {
        A53DualUL2DataramSpram3EccSvbusEnableClrW::new(self, 19)
    }
    #[doc = "Bit 20 - 20:20\\]
Interrupt Enable Clear Register for a53_dual_u_l2_dataram_spram_4_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn a53_dual_u_l2_dataram_spram_4_ecc_svbus_enable_clr(
        &mut self,
    ) -> A53DualUL2DataramSpram4EccSvbusEnableClrW<EccAggrCorepacRegsDedEnableClrReg0Spec> {
        A53DualUL2DataramSpram4EccSvbusEnableClrW::new(self, 20)
    }
    #[doc = "Bit 21 - 21:21\\]
Interrupt Enable Clear Register for a53_dual_u_l2_dataram_spram_5_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn a53_dual_u_l2_dataram_spram_5_ecc_svbus_enable_clr(
        &mut self,
    ) -> A53DualUL2DataramSpram5EccSvbusEnableClrW<EccAggrCorepacRegsDedEnableClrReg0Spec> {
        A53DualUL2DataramSpram5EccSvbusEnableClrW::new(self, 21)
    }
    #[doc = "Bit 22 - 22:22\\]
Interrupt Enable Clear Register for a53_dual_u_l2_dataram_spram_6_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn a53_dual_u_l2_dataram_spram_6_ecc_svbus_enable_clr(
        &mut self,
    ) -> A53DualUL2DataramSpram6EccSvbusEnableClrW<EccAggrCorepacRegsDedEnableClrReg0Spec> {
        A53DualUL2DataramSpram6EccSvbusEnableClrW::new(self, 22)
    }
    #[doc = "Bit 23 - 23:23\\]
Interrupt Enable Clear Register for a53_dual_u_l2_dataram_spram_7_ecc_svbus_pend"]
    #[inline(always)]
    #[must_use]
    pub fn a53_dual_u_l2_dataram_spram_7_ecc_svbus_enable_clr(
        &mut self,
    ) -> A53DualUL2DataramSpram7EccSvbusEnableClrW<EccAggrCorepacRegsDedEnableClrReg0Spec> {
        A53DualUL2DataramSpram7EccSvbusEnableClrW::new(self, 23)
    }
}
#[doc = "Interrupt Enable Clear Register 0\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`ecc_aggr_corepac_regs_ded_enable_clr_reg0::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ecc_aggr_corepac_regs_ded_enable_clr_reg0::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct EccAggrCorepacRegsDedEnableClrReg0Spec;
impl crate::RegisterSpec for EccAggrCorepacRegsDedEnableClrReg0Spec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`ecc_aggr_corepac_regs_ded_enable_clr_reg0::R`](R) reader structure"]
impl crate::Readable for EccAggrCorepacRegsDedEnableClrReg0Spec {}
#[doc = "`write(|w| ..)` method takes [`ecc_aggr_corepac_regs_ded_enable_clr_reg0::W`](W) writer structure"]
impl crate::Writable for EccAggrCorepacRegsDedEnableClrReg0Spec {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets ECC_AGGR_COREPAC_REGS_ded_enable_clr_reg0 to value 0"]
impl crate::Resettable for EccAggrCorepacRegsDedEnableClrReg0Spec {
    const RESET_VALUE: u32 = 0;
}
