Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Nov 19 11:01:59 2024
| Host         : COMSYS01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file UART_RX_timing_summary_routed.rpt -pb UART_RX_timing_summary_routed.pb -rpx UART_RX_timing_summary_routed.rpx -warn_on_violation
| Design       : UART_RX
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  55          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (55)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (131)
5. checking no_input_delay (2)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (55)
-------------------------
 There are 55 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (131)
--------------------------------------------------
 There are 131 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  140          inf        0.000                      0                  140           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           140 Endpoints
Min Delay           140 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_display_0/CA_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.196ns  (logic 4.463ns (48.530%)  route 4.733ns (51.470%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDCE                         0.000     0.000 r  my_display_0/CA_reg/C
    SLICE_X40Y42         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  my_display_0/CA_reg/Q
                         net (fo=13, routed)          1.148     1.604    UART_RX_ctl_0/reg9_0/CA_OBUF
    SLICE_X43Y37         LUT3 (Prop_lut3_I1_O)        0.150     1.754 r  UART_RX_ctl_0/reg9_0/AN_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.514     3.267    UART_RX_ctl_0/reg9_0/my_display_0/digit__3[2]
    SLICE_X43Y23         LUT6 (Prop_lut6_I1_O)        0.326     3.593 r  UART_RX_ctl_0/reg9_0/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.072     5.665    AN_OBUF[5]
    W16                  OBUF (Prop_obuf_I_O)         3.531     9.196 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.196    AN[5]
    W16                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_display_0/CA_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.178ns  (logic 4.458ns (48.573%)  route 4.720ns (51.427%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDCE                         0.000     0.000 r  my_display_0/CA_reg/C
    SLICE_X40Y42         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  my_display_0/CA_reg/Q
                         net (fo=13, routed)          1.148     1.604    UART_RX_ctl_0/reg9_0/CA_OBUF
    SLICE_X43Y37         LUT3 (Prop_lut3_I1_O)        0.150     1.754 r  UART_RX_ctl_0/reg9_0/AN_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.512     3.265    UART_RX_ctl_0/reg9_0/my_display_0/digit__3[2]
    SLICE_X43Y23         LUT6 (Prop_lut6_I4_O)        0.326     3.591 r  UART_RX_ctl_0/reg9_0/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.060     5.652    AN_OBUF[4]
    V16                  OBUF (Prop_obuf_I_O)         3.526     9.178 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.178    AN[4]
    V16                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_RX_ctl_0/reg9_0/reg_out_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.857ns  (logic 4.316ns (48.730%)  route 4.541ns (51.270%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDCE                         0.000     0.000 r  UART_RX_ctl_0/reg9_0/reg_out_reg[7]/C
    SLICE_X43Y38         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  UART_RX_ctl_0/reg9_0/reg_out_reg[7]/Q
                         net (fo=2, routed)           1.326     1.782    UART_RX_ctl_0/reg9_0/RX_DATA[7]
    SLICE_X43Y37         LUT3 (Prop_lut3_I0_O)        0.124     1.906 r  UART_RX_ctl_0/reg9_0/AN_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.152     3.059    UART_RX_ctl_0/reg9_0/my_display_0/digit__3[3]
    SLICE_X43Y38         LUT6 (Prop_lut6_I0_O)        0.124     3.183 r  UART_RX_ctl_0/reg9_0/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.063     5.245    AN_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         3.612     8.857 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.857    AN[3]
    T10                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_RX_ctl_0/reg9_0/reg_out_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.853ns  (logic 4.324ns (48.843%)  route 4.529ns (51.157%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDCE                         0.000     0.000 r  UART_RX_ctl_0/reg9_0/reg_out_reg[7]/C
    SLICE_X43Y38         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  UART_RX_ctl_0/reg9_0/reg_out_reg[7]/Q
                         net (fo=2, routed)           1.326     1.782    UART_RX_ctl_0/reg9_0/RX_DATA[7]
    SLICE_X43Y37         LUT3 (Prop_lut3_I0_O)        0.124     1.906 r  UART_RX_ctl_0/reg9_0/AN_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.141     3.048    UART_RX_ctl_0/reg9_0/my_display_0/digit__3[3]
    SLICE_X43Y38         LUT6 (Prop_lut6_I0_O)        0.124     3.172 r  UART_RX_ctl_0/reg9_0/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.061     5.233    AN_OBUF[2]
    T11                  OBUF (Prop_obuf_I_O)         3.620     8.853 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.853    AN[2]
    T11                                                               r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_RX_ctl_0/reg9_0/reg_out_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.658ns  (logic 4.342ns (50.148%)  route 4.316ns (49.852%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDCE                         0.000     0.000 r  UART_RX_ctl_0/reg9_0/reg_out_reg[7]/C
    SLICE_X43Y38         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  UART_RX_ctl_0/reg9_0/reg_out_reg[7]/Q
                         net (fo=2, routed)           1.326     1.782    UART_RX_ctl_0/reg9_0/RX_DATA[7]
    SLICE_X43Y37         LUT3 (Prop_lut3_I0_O)        0.124     1.906 r  UART_RX_ctl_0/reg9_0/AN_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.318     3.224    UART_RX_ctl_0/reg9_0/my_display_0/digit__3[3]
    SLICE_X43Y33         LUT6 (Prop_lut6_I0_O)        0.124     3.348 r  UART_RX_ctl_0/reg9_0/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.672     5.020    AN_OBUF[0]
    W14                  OBUF (Prop_obuf_I_O)         3.638     8.658 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.658    AN[0]
    W14                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_display_0/CA_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.516ns  (logic 4.291ns (50.391%)  route 4.225ns (49.609%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDCE                         0.000     0.000 r  my_display_0/CA_reg/C
    SLICE_X40Y42         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  my_display_0/CA_reg/Q
                         net (fo=13, routed)          1.654     2.110    UART_RX_ctl_0/reg9_0/CA_OBUF
    SLICE_X43Y38         LUT3 (Prop_lut3_I1_O)        0.124     2.234 r  UART_RX_ctl_0/reg9_0/AN_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.670     2.905    UART_RX_ctl_0/reg9_0/my_display_0/digit__3[1]
    SLICE_X43Y38         LUT6 (Prop_lut6_I5_O)        0.124     3.029 r  UART_RX_ctl_0/reg9_0/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.900     4.929    AN_OBUF[6]
    V12                  OBUF (Prop_obuf_I_O)         3.587     8.516 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.516    AN[6]
    V12                                                               r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_RX_ctl_0/reg9_0/reg_out_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.512ns  (logic 4.344ns (51.034%)  route 4.168ns (48.966%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDCE                         0.000     0.000 r  UART_RX_ctl_0/reg9_0/reg_out_reg[7]/C
    SLICE_X43Y38         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  UART_RX_ctl_0/reg9_0/reg_out_reg[7]/Q
                         net (fo=2, routed)           1.326     1.782    UART_RX_ctl_0/reg9_0/RX_DATA[7]
    SLICE_X43Y37         LUT3 (Prop_lut3_I0_O)        0.124     1.906 r  UART_RX_ctl_0/reg9_0/AN_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.317     3.223    UART_RX_ctl_0/reg9_0/my_display_0/digit__3[3]
    SLICE_X43Y33         LUT6 (Prop_lut6_I0_O)        0.124     3.347 r  UART_RX_ctl_0/reg9_0/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.525     4.872    AN_OBUF[1]
    Y14                  OBUF (Prop_obuf_I_O)         3.640     8.512 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.512    AN[1]
    Y14                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_RX_ctl_0/reg9_0/reg_out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            parity_error
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.864ns  (logic 4.298ns (54.646%)  route 3.567ns (45.354%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDCE                         0.000     0.000 r  UART_RX_ctl_0/reg9_0/reg_out_reg[1]/C
    SLICE_X42Y38         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  UART_RX_ctl_0/reg9_0/reg_out_reg[1]/Q
                         net (fo=8, routed)           0.838     1.356    UART_RX_ctl_0/reg9_0/RX_DATA[1]
    SLICE_X43Y37         LUT4 (Prop_lut4_I3_O)        0.124     1.480 r  UART_RX_ctl_0/reg9_0/parity_error_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.263     1.743    UART_RX_ctl_0/reg9_0/parity_error_OBUF_inst_i_2_n_0
    SLICE_X43Y37         LUT6 (Prop_lut6_I0_O)        0.124     1.867 r  UART_RX_ctl_0/reg9_0/parity_error_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.466     4.333    parity_error_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.532     7.864 r  parity_error_OBUF_inst/O
                         net (fo=0)                   0.000     7.864    parity_error
    N15                                                               r  parity_error (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UART_RX_ctl_0/reg9_0/reg_out_reg[8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.582ns  (logic 1.599ns (24.294%)  route 4.983ns (75.706%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 f  rst_IBUF_inst/O
                         net (fo=41, routed)          4.488     5.963    UART_RX_ctl_0/CNT_11_0/rst_IBUF
    SLICE_X41Y37         LUT6 (Prop_lut6_I1_O)        0.124     6.087 r  UART_RX_ctl_0/CNT_11_0/reg_out[8]_i_1/O
                         net (fo=1, routed)           0.495     6.582    UART_RX_ctl_0/reg9_0/E[8]
    SLICE_X39Y37         FDCE                                         r  UART_RX_ctl_0/reg9_0/reg_out_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            UART_RX_ctl_0/reg9_0/reg_out_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.464ns  (logic 1.599ns (24.739%)  route 4.865ns (75.261%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 f  rst_IBUF_inst/O
                         net (fo=41, routed)          4.486     5.961    UART_RX_ctl_0/CNT_11_0/rst_IBUF
    SLICE_X41Y37         LUT6 (Prop_lut6_I0_O)        0.124     6.085 r  UART_RX_ctl_0/CNT_11_0/reg_out[4]_i_1/O
                         net (fo=1, routed)           0.378     6.464    UART_RX_ctl_0/reg9_0/E[4]
    SLICE_X41Y37         FDCE                                         r  UART_RX_ctl_0/reg9_0/reg_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_RX_ctl_0/my_fsm_0/FSM_sequential_next_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            UART_RX_ctl_0/my_fsm_0/FSM_sequential_curr_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDCE                         0.000     0.000 r  UART_RX_ctl_0/my_fsm_0/FSM_sequential_next_state_reg[0]/C
    SLICE_X41Y38         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  UART_RX_ctl_0/my_fsm_0/FSM_sequential_next_state_reg[0]/Q
                         net (fo=1, routed)           0.097     0.238    UART_RX_ctl_0/my_fsm_0/next_state[0]
    SLICE_X40Y38         LUT2 (Prop_lut2_I0_O)        0.045     0.283 r  UART_RX_ctl_0/my_fsm_0/FSM_sequential_curr_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.283    UART_RX_ctl_0/my_fsm_0/FSM_sequential_curr_state[0]_i_1_n_0
    SLICE_X40Y38         FDRE                                         r  UART_RX_ctl_0/my_fsm_0/FSM_sequential_curr_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_tick_gen_0/tick_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_display_0/CA_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE                         0.000     0.000 r  my_tick_gen_0/tick_reg/C
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_tick_gen_0/tick_reg/Q
                         net (fo=2, routed)           0.097     0.238    my_tick_gen_0/tick
    SLICE_X40Y42         LUT2 (Prop_lut2_I0_O)        0.045     0.283 r  my_tick_gen_0/CA_i_1/O
                         net (fo=1, routed)           0.000     0.283    my_display_0/CA_reg_0
    SLICE_X40Y42         FDCE                                         r  my_display_0/CA_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_RX_ctl_0/CNT_542_0/CNT_542_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            UART_RX_ctl_0/CNT_542_0/CNT_542_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.227ns (77.066%)  route 0.068ns (22.934%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         FDCE                         0.000     0.000 r  UART_RX_ctl_0/CNT_542_0/CNT_542_reg[8]/C
    SLICE_X41Y39         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  UART_RX_ctl_0/CNT_542_0/CNT_542_reg[8]/Q
                         net (fo=5, routed)           0.068     0.196    UART_RX_ctl_0/CNT_542_0/CNT_542[8]
    SLICE_X41Y39         LUT6 (Prop_lut6_I1_O)        0.099     0.295 r  UART_RX_ctl_0/CNT_542_0/CNT_542[9]_i_1/O
                         net (fo=1, routed)           0.000     0.295    UART_RX_ctl_0/CNT_542_0/CNT_542[9]_i_1_n_0
    SLICE_X41Y39         FDCE                                         r  UART_RX_ctl_0/CNT_542_0/CNT_542_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_RX_ctl_0/my_fsm_0/FSM_sequential_curr_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART_RX_ctl_0/my_fsm_0/FSM_sequential_next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.186ns (62.835%)  route 0.110ns (37.165%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE                         0.000     0.000 r  UART_RX_ctl_0/my_fsm_0/FSM_sequential_curr_state_reg[0]/C
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UART_RX_ctl_0/my_fsm_0/FSM_sequential_curr_state_reg[0]/Q
                         net (fo=6, routed)           0.110     0.251    UART_RX_ctl_0/CNT_542_0/FSM_sequential_next_state_reg[0]_1
    SLICE_X41Y38         LUT6 (Prop_lut6_I3_O)        0.045     0.296 r  UART_RX_ctl_0/CNT_542_0/FSM_sequential_next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.296    UART_RX_ctl_0/my_fsm_0/D[0]
    SLICE_X41Y38         FDCE                                         r  UART_RX_ctl_0/my_fsm_0/FSM_sequential_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_RX_ctl_0/my_fsm_0/CNT_11_rst_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART_RX_ctl_0/CNT_11_0/CNT_11_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.186ns (55.335%)  route 0.150ns (44.665%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE                         0.000     0.000 r  UART_RX_ctl_0/my_fsm_0/CNT_11_rst_reg/C
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  UART_RX_ctl_0/my_fsm_0/CNT_11_rst_reg/Q
                         net (fo=5, routed)           0.150     0.291    UART_RX_ctl_0/CNT_11_0/CNT_11_rst
    SLICE_X42Y40         LUT3 (Prop_lut3_I2_O)        0.045     0.336 r  UART_RX_ctl_0/CNT_11_0/CNT_11[1]_i_1/O
                         net (fo=1, routed)           0.000     0.336    UART_RX_ctl_0/CNT_11_0/CNT_11[1]_i_1_n_0
    SLICE_X42Y40         FDCE                                         r  UART_RX_ctl_0/CNT_11_0/CNT_11_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_RX_ctl_0/my_fsm_0/CNT_542_rst_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART_RX_ctl_0/CNT_542_0/CNT_542_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.624%)  route 0.167ns (47.376%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE                         0.000     0.000 r  UART_RX_ctl_0/my_fsm_0/CNT_542_rst_reg/C
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  UART_RX_ctl_0/my_fsm_0/CNT_542_rst_reg/Q
                         net (fo=12, routed)          0.167     0.308    UART_RX_ctl_0/CNT_542_0/CNT_542_rst
    SLICE_X40Y39         LUT6 (Prop_lut6_I5_O)        0.045     0.353 r  UART_RX_ctl_0/CNT_542_0/CNT_542[10]_i_2/O
                         net (fo=1, routed)           0.000     0.353    UART_RX_ctl_0/CNT_542_0/p_1_in[10]
    SLICE_X40Y39         FDCE                                         r  UART_RX_ctl_0/CNT_542_0/CNT_542_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_RX_ctl_0/CNT_542_0/CNT_542_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            UART_RX_ctl_0/CNT_542_0/CNT_542_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.226ns (62.238%)  route 0.137ns (37.762%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDCE                         0.000     0.000 r  UART_RX_ctl_0/CNT_542_0/CNT_542_reg[3]/C
    SLICE_X40Y41         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  UART_RX_ctl_0/CNT_542_0/CNT_542_reg[3]/Q
                         net (fo=7, routed)           0.137     0.265    UART_RX_ctl_0/CNT_542_0/CNT_542[3]
    SLICE_X40Y41         LUT6 (Prop_lut6_I3_O)        0.098     0.363 r  UART_RX_ctl_0/CNT_542_0/CNT_542[5]_i_1/O
                         net (fo=1, routed)           0.000     0.363    UART_RX_ctl_0/CNT_542_0/CNT_542[5]_i_1_n_0
    SLICE_X40Y41         FDCE                                         r  UART_RX_ctl_0/CNT_542_0/CNT_542_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_tick_gen_0/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_tick_gen_0/cnt_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE                         0.000     0.000 r  my_tick_gen_0/cnt_reg[7]/C
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_tick_gen_0/cnt_reg[7]/Q
                         net (fo=2, routed)           0.117     0.258    my_tick_gen_0/cnt_reg[7]
    SLICE_X39Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  my_tick_gen_0/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.366    my_tick_gen_0/cnt_reg[4]_i_1_n_4
    SLICE_X39Y40         FDRE                                         r  my_tick_gen_0/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_RX_ctl_0/my_fsm_0/CNT_542_rst_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART_RX_ctl_0/CNT_542_0/CNT_542_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.186ns (50.736%)  route 0.181ns (49.264%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE                         0.000     0.000 r  UART_RX_ctl_0/my_fsm_0/CNT_542_rst_reg/C
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  UART_RX_ctl_0/my_fsm_0/CNT_542_rst_reg/Q
                         net (fo=12, routed)          0.181     0.322    UART_RX_ctl_0/CNT_542_0/CNT_542_rst
    SLICE_X41Y40         LUT6 (Prop_lut6_I0_O)        0.045     0.367 r  UART_RX_ctl_0/CNT_542_0/CNT_542[4]_i_1/O
                         net (fo=1, routed)           0.000     0.367    UART_RX_ctl_0/CNT_542_0/CNT_542[4]_i_1_n_0
    SLICE_X41Y40         FDCE                                         r  UART_RX_ctl_0/CNT_542_0/CNT_542_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_tick_gen_0/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_tick_gen_0/cnt_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE                         0.000     0.000 r  my_tick_gen_0/cnt_reg[15]/C
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_tick_gen_0/cnt_reg[15]/Q
                         net (fo=2, routed)           0.118     0.259    my_tick_gen_0/cnt_reg[15]
    SLICE_X39Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  my_tick_gen_0/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.367    my_tick_gen_0/cnt_reg[12]_i_1_n_4
    SLICE_X39Y42         FDRE                                         r  my_tick_gen_0/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------





