<profile>

<section name = "Vitis HLS Report for 'Loop_VITIS_LOOP_38_1_proc'" level="0">
<item name = "Date">Wed Feb 24 15:50:08 2021
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">batch</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sbva484-1-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.00 ns, 2.190 ns, 0.81 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_38_1">?, ?, 3, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 61, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 131, -</column>
<column name="Register">-, -, 225, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln38_fu_404_p2">+, 0, 0, 35, 28, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln878_fu_410_p2">icmp, 0, 0, 18, 28, 28</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">59, 11, 1, 11</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="gmem2_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem2_blk_n_R">9, 2, 1, 2</column>
<column name="i_reg_359">9, 2, 28, 56</column>
<column name="k0_1_blk_n">9, 2, 1, 2</column>
<column name="ret_V_1_loc_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">10, 0, 10, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="gmem2_addr_read_reg_488">64, 0, 64, 0</column>
<column name="i_reg_359">28, 0, 28, 0</column>
<column name="lshr_ln_reg_479">11, 0, 11, 0</column>
<column name="lshr_ln_reg_479_pp0_iter1_reg">11, 0, 11, 0</column>
<column name="trunc_ln40_2_reg_454">61, 0, 61, 0</column>
<column name="trunc_ln40_reg_484">4, 0, 4, 0</column>
<column name="trunc_ln40_reg_484_pp0_iter1_reg">4, 0, 4, 0</column>
<column name="trunc_ln_reg_448">28, 0, 28, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Loop_VITIS_LOOP_38_1_proc, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Loop_VITIS_LOOP_38_1_proc, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Loop_VITIS_LOOP_38_1_proc, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Loop_VITIS_LOOP_38_1_proc, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Loop_VITIS_LOOP_38_1_proc, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Loop_VITIS_LOOP_38_1_proc, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Loop_VITIS_LOOP_38_1_proc, return value</column>
<column name="ret_V_1_loc_dout">in, 32, ap_fifo, ret_V_1_loc, pointer</column>
<column name="ret_V_1_loc_empty_n">in, 1, ap_fifo, ret_V_1_loc, pointer</column>
<column name="ret_V_1_loc_read">out, 1, ap_fifo, ret_V_1_loc, pointer</column>
<column name="k1_buffer_V_0_address0">out, 11, ap_memory, k1_buffer_V_0, array</column>
<column name="k1_buffer_V_0_ce0">out, 1, ap_memory, k1_buffer_V_0, array</column>
<column name="k1_buffer_V_0_we0">out, 1, ap_memory, k1_buffer_V_0, array</column>
<column name="k1_buffer_V_0_d0">out, 64, ap_memory, k1_buffer_V_0, array</column>
<column name="k1_buffer_V_1_address0">out, 11, ap_memory, k1_buffer_V_1, array</column>
<column name="k1_buffer_V_1_ce0">out, 1, ap_memory, k1_buffer_V_1, array</column>
<column name="k1_buffer_V_1_we0">out, 1, ap_memory, k1_buffer_V_1, array</column>
<column name="k1_buffer_V_1_d0">out, 64, ap_memory, k1_buffer_V_1, array</column>
<column name="k1_buffer_V_2_address0">out, 11, ap_memory, k1_buffer_V_2, array</column>
<column name="k1_buffer_V_2_ce0">out, 1, ap_memory, k1_buffer_V_2, array</column>
<column name="k1_buffer_V_2_we0">out, 1, ap_memory, k1_buffer_V_2, array</column>
<column name="k1_buffer_V_2_d0">out, 64, ap_memory, k1_buffer_V_2, array</column>
<column name="k1_buffer_V_3_address0">out, 11, ap_memory, k1_buffer_V_3, array</column>
<column name="k1_buffer_V_3_ce0">out, 1, ap_memory, k1_buffer_V_3, array</column>
<column name="k1_buffer_V_3_we0">out, 1, ap_memory, k1_buffer_V_3, array</column>
<column name="k1_buffer_V_3_d0">out, 64, ap_memory, k1_buffer_V_3, array</column>
<column name="k1_buffer_V_4_address0">out, 11, ap_memory, k1_buffer_V_4, array</column>
<column name="k1_buffer_V_4_ce0">out, 1, ap_memory, k1_buffer_V_4, array</column>
<column name="k1_buffer_V_4_we0">out, 1, ap_memory, k1_buffer_V_4, array</column>
<column name="k1_buffer_V_4_d0">out, 64, ap_memory, k1_buffer_V_4, array</column>
<column name="k1_buffer_V_5_address0">out, 11, ap_memory, k1_buffer_V_5, array</column>
<column name="k1_buffer_V_5_ce0">out, 1, ap_memory, k1_buffer_V_5, array</column>
<column name="k1_buffer_V_5_we0">out, 1, ap_memory, k1_buffer_V_5, array</column>
<column name="k1_buffer_V_5_d0">out, 64, ap_memory, k1_buffer_V_5, array</column>
<column name="k1_buffer_V_6_address0">out, 11, ap_memory, k1_buffer_V_6, array</column>
<column name="k1_buffer_V_6_ce0">out, 1, ap_memory, k1_buffer_V_6, array</column>
<column name="k1_buffer_V_6_we0">out, 1, ap_memory, k1_buffer_V_6, array</column>
<column name="k1_buffer_V_6_d0">out, 64, ap_memory, k1_buffer_V_6, array</column>
<column name="k1_buffer_V_7_address0">out, 11, ap_memory, k1_buffer_V_7, array</column>
<column name="k1_buffer_V_7_ce0">out, 1, ap_memory, k1_buffer_V_7, array</column>
<column name="k1_buffer_V_7_we0">out, 1, ap_memory, k1_buffer_V_7, array</column>
<column name="k1_buffer_V_7_d0">out, 64, ap_memory, k1_buffer_V_7, array</column>
<column name="k1_buffer_V_8_address0">out, 11, ap_memory, k1_buffer_V_8, array</column>
<column name="k1_buffer_V_8_ce0">out, 1, ap_memory, k1_buffer_V_8, array</column>
<column name="k1_buffer_V_8_we0">out, 1, ap_memory, k1_buffer_V_8, array</column>
<column name="k1_buffer_V_8_d0">out, 64, ap_memory, k1_buffer_V_8, array</column>
<column name="k1_buffer_V_9_address0">out, 11, ap_memory, k1_buffer_V_9, array</column>
<column name="k1_buffer_V_9_ce0">out, 1, ap_memory, k1_buffer_V_9, array</column>
<column name="k1_buffer_V_9_we0">out, 1, ap_memory, k1_buffer_V_9, array</column>
<column name="k1_buffer_V_9_d0">out, 64, ap_memory, k1_buffer_V_9, array</column>
<column name="k1_buffer_V_10_address0">out, 11, ap_memory, k1_buffer_V_10, array</column>
<column name="k1_buffer_V_10_ce0">out, 1, ap_memory, k1_buffer_V_10, array</column>
<column name="k1_buffer_V_10_we0">out, 1, ap_memory, k1_buffer_V_10, array</column>
<column name="k1_buffer_V_10_d0">out, 64, ap_memory, k1_buffer_V_10, array</column>
<column name="k1_buffer_V_11_address0">out, 11, ap_memory, k1_buffer_V_11, array</column>
<column name="k1_buffer_V_11_ce0">out, 1, ap_memory, k1_buffer_V_11, array</column>
<column name="k1_buffer_V_11_we0">out, 1, ap_memory, k1_buffer_V_11, array</column>
<column name="k1_buffer_V_11_d0">out, 64, ap_memory, k1_buffer_V_11, array</column>
<column name="k1_buffer_V_12_address0">out, 11, ap_memory, k1_buffer_V_12, array</column>
<column name="k1_buffer_V_12_ce0">out, 1, ap_memory, k1_buffer_V_12, array</column>
<column name="k1_buffer_V_12_we0">out, 1, ap_memory, k1_buffer_V_12, array</column>
<column name="k1_buffer_V_12_d0">out, 64, ap_memory, k1_buffer_V_12, array</column>
<column name="k1_buffer_V_13_address0">out, 11, ap_memory, k1_buffer_V_13, array</column>
<column name="k1_buffer_V_13_ce0">out, 1, ap_memory, k1_buffer_V_13, array</column>
<column name="k1_buffer_V_13_we0">out, 1, ap_memory, k1_buffer_V_13, array</column>
<column name="k1_buffer_V_13_d0">out, 64, ap_memory, k1_buffer_V_13, array</column>
<column name="k1_buffer_V_14_address0">out, 11, ap_memory, k1_buffer_V_14, array</column>
<column name="k1_buffer_V_14_ce0">out, 1, ap_memory, k1_buffer_V_14, array</column>
<column name="k1_buffer_V_14_we0">out, 1, ap_memory, k1_buffer_V_14, array</column>
<column name="k1_buffer_V_14_d0">out, 64, ap_memory, k1_buffer_V_14, array</column>
<column name="k1_buffer_V_15_address0">out, 11, ap_memory, k1_buffer_V_15, array</column>
<column name="k1_buffer_V_15_ce0">out, 1, ap_memory, k1_buffer_V_15, array</column>
<column name="k1_buffer_V_15_we0">out, 1, ap_memory, k1_buffer_V_15, array</column>
<column name="k1_buffer_V_15_d0">out, 64, ap_memory, k1_buffer_V_15, array</column>
<column name="k0_1_dout">in, 64, ap_fifo, k0_1, pointer</column>
<column name="k0_1_empty_n">in, 1, ap_fifo, k0_1, pointer</column>
<column name="k0_1_read">out, 1, ap_fifo, k0_1, pointer</column>
<column name="m_axi_gmem2_AWVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWADDR">out, 64, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWLEN">out, 32, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWSIZE">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWBURST">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWLOCK">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWCACHE">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWPROT">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWQOS">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWREGION">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WDATA">out, 64, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WSTRB">out, 8, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WLAST">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARADDR">out, 64, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARLEN">out, 32, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARSIZE">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARBURST">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARLOCK">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARCACHE">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARPROT">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARQOS">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARREGION">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RVALID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RREADY">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RDATA">in, 64, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RLAST">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RUSER">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RRESP">in, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BVALID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BREADY">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BRESP">in, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BUSER">in, 1, m_axi, gmem2, pointer</column>
</table>
</item>
</section>
</profile>
