

================================================================
== Vivado HLS Report for 'Timer_on_clock'
================================================================
* Date:           Sun Jan 14 12:48:31 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        lab3
* Solution:       solution
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.29|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 1
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
* FSM state operations: 

 <State 1>: 7.29ns
ST_1: StgValue_2 (11)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk_i), !map !120

ST_1: StgValue_3 (12)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %rst_i), !map !124

ST_1: StgValue_4 (13)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i1* %en_i), !map !128

ST_1: StgValue_5 (14)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i13* %addr_bi), !map !132

ST_1: StgValue_6 (15)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32* %data_bi), !map !136

ST_1: StgValue_7 (16)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i4* %we_bi), !map !140

ST_1: StgValue_8 (17)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i32* %data_bo), !map !144

ST_1: StgValue_9 (18)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32* %Timer_m_tmr_V), !map !148

ST_1: StgValue_10 (19)  [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i32* %Timer_m_tval_V), !map !152

ST_1: StgValue_11 (20)  [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i32* %Timer_m_tconf_V), !map !156

ST_1: StgValue_12 (21)  [1/1] 0.00ns  loc: ../../lab1/src/Timer.cpp:25
:10  call void (...)* @_ssdm_op_SpecPort([6 x i8]* @p_str, i32 0, [7 x i8]* @p_str3, [6 x i8]* @p_str2, i32 0, i32 0, i1* %clk_i) nounwind

ST_1: StgValue_13 (22)  [1/1] 0.00ns  loc: ../../lab1/src/Timer.cpp:26
:11  call void (...)* @_ssdm_op_SpecPort([6 x i8]* @p_str, i32 0, [7 x i8]* @p_str3, [6 x i8]* @p_str4, i32 0, i32 0, i1* %rst_i) nounwind

ST_1: StgValue_14 (23)  [1/1] 0.00ns  loc: ../../lab1/src/Timer.cpp:27
:12  call void (...)* @_ssdm_op_SpecPort([6 x i8]* @p_str, i32 0, [7 x i8]* @p_str3, [5 x i8]* @p_str5, i32 0, i32 0, i1* %en_i) nounwind

ST_1: StgValue_15 (24)  [1/1] 0.00ns  loc: ../../lab1/src/Timer.cpp:28
:13  call void (...)* @_ssdm_op_SpecPort([6 x i8]* @p_str, i32 0, [12 x i8]* @p_str6, [8 x i8]* @p_str7, i32 0, i32 0, i13* %addr_bi) nounwind

ST_1: StgValue_16 (25)  [1/1] 0.00ns  loc: ../../lab1/src/Timer.cpp:29
:14  call void (...)* @_ssdm_op_SpecPort([6 x i8]* @p_str, i32 0, [6 x i8]* @p_str8, [8 x i8]* @p_str9, i32 0, i32 0, i32* %data_bi) nounwind

ST_1: StgValue_17 (26)  [1/1] 0.00ns  loc: ../../lab1/src/Timer.cpp:30
:15  call void (...)* @_ssdm_op_SpecPort([6 x i8]* @p_str, i32 0, [11 x i8]* @p_str10, [6 x i8]* @p_str11, i32 0, i32 0, i4* %we_bi) nounwind

ST_1: StgValue_18 (27)  [1/1] 0.00ns  loc: ../../lab1/src/Timer.cpp:31
:16  call void (...)* @_ssdm_op_SpecPort([6 x i8]* @p_str, i32 1, [14 x i8]* @p_str12, [8 x i8]* @p_str13, i32 0, i32 0, i32* %data_bo) nounwind

ST_1: StgValue_19 (28)  [1/1] 0.00ns  loc: ../../lab1/src/Timer.cpp:32
:17  call void (...)* @_ssdm_op_SpecProcessDef([6 x i8]* @p_str, i32 0, [9 x i8]* @p_str1) nounwind

ST_1: tmp_3 (29)  [1/1] 0.00ns  loc: ../../lab1/src/Timer.cpp:32
:18  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str18)

ST_1: StgValue_21 (30)  [1/1] 0.00ns  loc: ../../lab1/src/Timer.cpp:32
:19  call void (...)* @_ssdm_op_SpecProtocol(i32 1) nounwind

ST_1: tmp (31)  [1/1] 0.00ns  loc: ../../lab1/src/Timer.cpp:26
:20  %tmp = call i1 @_ssdm_op_Read.ap_auto.volatile.i1P(i1* %en_i)

ST_1: Timer_m_tmr_V_read (32)  [1/1] 0.00ns  loc: ../../lab1/src/Timer.cpp:50
:21  %Timer_m_tmr_V_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %Timer_m_tmr_V)

ST_1: t_V (33)  [1/1] 0.00ns  loc: ../../lab1/src/Timer.cpp:58
:22  %t_V = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %Timer_m_tval_V)

ST_1: StgValue_25 (34)  [1/1] 0.00ns  loc: ../../lab1/src/Timer.cpp:26
:23  br i1 %tmp, label %1, label %5

ST_1: tmp_5 (36)  [1/1] 0.00ns  loc: ../../lab1/src/Timer.cpp:42
:0  %tmp_5 = call i1 @_ssdm_op_Read.ap_auto.volatile.i1P(i1* %rst_i)

ST_1: StgValue_27 (37)  [1/1] 0.00ns  loc: ../../lab1/src/Timer.cpp:42
:1  br i1 %tmp_5, label %6, label %7

ST_1: Timer_m_tconf_V_read (39)  [1/1] 0.00ns  loc: ../../lab1/src/Timer.cpp:48
:0  %Timer_m_tconf_V_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %Timer_m_tconf_V)

ST_1: tmp_6 (40)  [1/1] 0.00ns  loc: ../../lab1/src/Timer.cpp:48
:1  %tmp_6 = trunc i32 %Timer_m_tconf_V_read to i1

ST_1: tmp_7 (41)  [1/1] 0.00ns  loc: ../../lab1/src/Timer.cpp:48
:2  %tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %Timer_m_tconf_V_read, i32 1)

ST_1: StgValue_31 (42)  [1/1] 1.97ns  loc: ../../lab1/src/Timer.cpp:48
:3  br i1 %tmp_7, label %._crit_edge, label %_ifconv

ST_1: tmp_9 (44)  [1/1] 3.25ns  loc: ../../lab1/src/Timer.cpp:58
_ifconv:0  %tmp_9 = icmp eq i32 %t_V, 0

ST_1: tmp_1 (45)  [1/1] 2.89ns  loc: ../../lab1/src/Timer.cpp:59
_ifconv:1  %tmp_1 = add i32 %t_V, -1

ST_1: Timer_m_tmr_V_load_t (46)  [1/1] 0.00ns  loc: ../../lab1/src/Timer.cpp:58 (grouped into LUT with out node storemerge2)
_ifconv:2  %Timer_m_tmr_V_load_t = select i1 %tmp_9, i32 %Timer_m_tmr_V_read, i32 %tmp_1

ST_1: tmp_s (47)  [1/1] 3.25ns  loc: ../../lab1/src/Timer.cpp:50
_ifconv:3  %tmp_s = icmp ult i32 %t_V, %Timer_m_tmr_V_read

ST_1: tmp_4 (48)  [1/1] 2.89ns  loc: ../../lab1/src/Timer.cpp:51
_ifconv:4  %tmp_4 = add i32 %t_V, 1

ST_1: tmp_4_s (49)  [1/1] 0.00ns  loc: ../../lab1/src/Timer.cpp:50 (grouped into LUT with out node storemerge2)
_ifconv:5  %tmp_4_s = select i1 %tmp_s, i32 %tmp_4, i32 0

ST_1: storemerge2 (50)  [1/1] 2.07ns  loc: ../../lab1/src/Timer.cpp:48 (out node of the LUT)
_ifconv:6  %storemerge2 = select i1 %tmp_6, i32 %tmp_4_s, i32 %Timer_m_tmr_V_load_t

ST_1: StgValue_39 (51)  [1/1] 0.00ns  loc: ../../lab1/src/Timer.cpp:62
_ifconv:7  call void @_ssdm_op_Write.ap_auto.i32P(i32* %Timer_m_tval_V, i32 %storemerge2)

ST_1: StgValue_40 (52)  [1/1] 1.97ns  loc: ../../lab1/src/Timer.cpp:65
_ifconv:8  br label %._crit_edge

ST_1: StgValue_41 (54)  [1/1] 0.00ns  loc: ../../lab1/src/Timer.cpp:43
:0  call void @_ssdm_op_Write.ap_auto.i32P(i32* %Timer_m_tval_V, i32 0)

ST_1: StgValue_42 (55)  [1/1] 0.00ns  loc: ../../lab1/src/Timer.cpp:44
:1  call void @_ssdm_op_Write.ap_auto.i32P(i32* %Timer_m_tmr_V, i32 0)

ST_1: StgValue_43 (56)  [1/1] 0.00ns  loc: ../../lab1/src/Timer.cpp:45
:2  call void @_ssdm_op_Write.ap_auto.i32P(i32* %Timer_m_tconf_V, i32 0)

ST_1: StgValue_44 (57)  [1/1] 1.97ns  loc: ../../lab1/src/Timer.cpp:46
:3  br label %._crit_edge

ST_1: tmp_8 (59)  [1/1] 0.00ns  loc: ../../lab1/src/Timer.cpp:27
:0  %tmp_8 = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %data_bi)

ST_1: val_V (60)  [1/1] 0.00ns  loc: ../../lab1/src/Timer.cpp:28
:1  %val_V = call i13 @_ssdm_op_Read.ap_auto.volatile.i13P(i13* %addr_bi)

ST_1: StgValue_47 (61)  [1/1] 2.93ns  loc: ../../lab1/src/Timer.cpp:30
:2  switch i13 %val_V, label %._crit_edge [
    i13 0, label %2
    i13 4, label %3
    i13 8, label %4
  ]

ST_1: StgValue_48 (63)  [1/1] 0.00ns  loc: ../../lab1/src/Timer.cpp:38
:0  call void @_ssdm_op_Write.ap_auto.i32P(i32* %Timer_m_tconf_V, i32 %tmp_8)

ST_1: StgValue_49 (64)  [1/1] 1.97ns  loc: ../../lab1/src/Timer.cpp:39
:1  br label %._crit_edge

ST_1: StgValue_50 (66)  [1/1] 0.00ns  loc: ../../lab1/src/Timer.cpp:35
:0  call void @_ssdm_op_Write.ap_auto.i32P(i32* %Timer_m_tval_V, i32 %tmp_8)

ST_1: StgValue_51 (67)  [1/1] 1.97ns  loc: ../../lab1/src/Timer.cpp:36
:1  br label %._crit_edge

ST_1: StgValue_52 (69)  [1/1] 0.00ns  loc: ../../lab1/src/Timer.cpp:32
:0  call void @_ssdm_op_Write.ap_auto.i32P(i32* %Timer_m_tmr_V, i32 %tmp_8)

ST_1: StgValue_53 (70)  [1/1] 1.97ns  loc: ../../lab1/src/Timer.cpp:33
:1  br label %._crit_edge

ST_1: v_V (72)  [1/1] 0.00ns
._crit_edge:0  %v_V = phi i32 [ %t_V, %1 ], [ %t_V, %4 ], [ %tmp_8, %3 ], [ %t_V, %2 ], [ 0, %6 ], [ %storemerge2, %_ifconv ], [ %t_V, %7 ]

ST_1: StgValue_55 (73)  [1/1] 0.00ns  loc: ../../lab1/src/Timer.cpp:67
._crit_edge:1  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %data_bo, i32 %v_V)

ST_1: empty (74)  [1/1] 0.00ns  loc: ../../lab1/src/Timer.cpp:67
._crit_edge:2  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str18, i32 %tmp_3)

ST_1: StgValue_57 (75)  [1/1] 0.00ns  loc: ../../lab1/src/Timer.cpp:67
._crit_edge:3  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ clk_i]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rst_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ en_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ addr_bi]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_bi]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ we_bi]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_bo]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ Timer_m_tmr_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ Timer_m_tval_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ Timer_m_tconf_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_2           (specbitsmap    ) [ 00]
StgValue_3           (specbitsmap    ) [ 00]
StgValue_4           (specbitsmap    ) [ 00]
StgValue_5           (specbitsmap    ) [ 00]
StgValue_6           (specbitsmap    ) [ 00]
StgValue_7           (specbitsmap    ) [ 00]
StgValue_8           (specbitsmap    ) [ 00]
StgValue_9           (specbitsmap    ) [ 00]
StgValue_10          (specbitsmap    ) [ 00]
StgValue_11          (specbitsmap    ) [ 00]
StgValue_12          (specport       ) [ 00]
StgValue_13          (specport       ) [ 00]
StgValue_14          (specport       ) [ 00]
StgValue_15          (specport       ) [ 00]
StgValue_16          (specport       ) [ 00]
StgValue_17          (specport       ) [ 00]
StgValue_18          (specport       ) [ 00]
StgValue_19          (specprocessdef ) [ 00]
tmp_3                (specregionbegin) [ 00]
StgValue_21          (specprotocol   ) [ 00]
tmp                  (read           ) [ 01]
Timer_m_tmr_V_read   (read           ) [ 00]
t_V                  (read           ) [ 00]
StgValue_25          (br             ) [ 00]
tmp_5                (read           ) [ 01]
StgValue_27          (br             ) [ 00]
Timer_m_tconf_V_read (read           ) [ 00]
tmp_6                (trunc          ) [ 01]
tmp_7                (bitselect      ) [ 01]
StgValue_31          (br             ) [ 00]
tmp_9                (icmp           ) [ 01]
tmp_1                (add            ) [ 00]
Timer_m_tmr_V_load_t (select         ) [ 00]
tmp_s                (icmp           ) [ 01]
tmp_4                (add            ) [ 00]
tmp_4_s              (select         ) [ 00]
storemerge2          (select         ) [ 00]
StgValue_39          (write          ) [ 00]
StgValue_40          (br             ) [ 00]
StgValue_41          (write          ) [ 00]
StgValue_42          (write          ) [ 00]
StgValue_43          (write          ) [ 00]
StgValue_44          (br             ) [ 00]
tmp_8                (read           ) [ 00]
val_V                (read           ) [ 01]
StgValue_47          (switch         ) [ 00]
StgValue_48          (write          ) [ 00]
StgValue_49          (br             ) [ 00]
StgValue_50          (write          ) [ 00]
StgValue_51          (br             ) [ 00]
StgValue_52          (write          ) [ 00]
StgValue_53          (br             ) [ 00]
v_V                  (phi            ) [ 00]
StgValue_55          (write          ) [ 00]
empty                (specregionend  ) [ 00]
StgValue_57          (ret            ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="clk_i">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="clk_i"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="rst_i">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rst_i"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="en_i">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="en_i"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="addr_bi">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="addr_bi"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_bi">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_bi"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="we_bi">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="we_bi"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_bo">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_bo"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="Timer_m_tmr_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Timer_m_tmr_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="Timer_m_tval_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Timer_m_tval_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="Timer_m_tconf_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Timer_m_tconf_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPort"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProcessDef"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.volatile.i13P"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="tmp_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="Timer_m_tmr_V_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Timer_m_tmr_V_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="t_V_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="t_V/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="tmp_5_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="Timer_m_tconf_V_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Timer_m_tconf_V_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_write_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="0" index="2" bw="32" slack="0"/>
<pin id="122" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_39/1 StgValue_41/1 StgValue_50/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_write_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="0" index="2" bw="32" slack="0"/>
<pin id="130" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_42/1 StgValue_52/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_write_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="0" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="0" index="2" bw="32" slack="0"/>
<pin id="138" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_43/1 StgValue_48/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="tmp_8_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="val_V_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="13" slack="0"/>
<pin id="150" dir="0" index="1" bw="13" slack="0"/>
<pin id="151" dir="1" index="2" bw="13" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val_V/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="StgValue_55_write_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="0" slack="0"/>
<pin id="159" dir="0" index="1" bw="32" slack="0"/>
<pin id="160" dir="0" index="2" bw="32" slack="0"/>
<pin id="161" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_55/1 "/>
</bind>
</comp>

<comp id="164" class="1005" name="v_V_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="166" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="v_V (phireg) "/>
</bind>
</comp>

<comp id="167" class="1004" name="v_V_phi_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="32" slack="0"/>
<pin id="171" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="172" dir="0" index="4" bw="32" slack="0"/>
<pin id="173" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="6" bw="32" slack="0"/>
<pin id="175" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="176" dir="0" index="8" bw="1" slack="0"/>
<pin id="177" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="178" dir="0" index="10" bw="32" slack="0"/>
<pin id="179" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="180" dir="0" index="12" bw="32" slack="0"/>
<pin id="181" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="14" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v_V/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="tmp_6_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="tmp_7_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="0" index="2" bw="1" slack="0"/>
<pin id="198" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="tmp_9_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="Timer_m_tmr_V_load_t_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="0" index="2" bw="32" slack="0"/>
<pin id="218" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Timer_m_tmr_V_load_t/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_s_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="tmp_4_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_4_s_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="0" index="2" bw="1" slack="0"/>
<pin id="238" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_4_s/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="storemerge2_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="0" index="2" bw="32" slack="0"/>
<pin id="246" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge2/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="92"><net_src comp="64" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="66" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="14" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="66" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="16" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="64" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="2" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="66" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="18" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="72" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="16" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="26" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="131"><net_src comp="72" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="14" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="26" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="139"><net_src comp="72" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="18" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="26" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="146"><net_src comp="74" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="8" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="76" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="6" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="154"><net_src comp="142" pin="2"/><net_sink comp="134" pin=2"/></net>

<net id="155"><net_src comp="142" pin="2"/><net_sink comp="118" pin=2"/></net>

<net id="156"><net_src comp="142" pin="2"/><net_sink comp="126" pin=2"/></net>

<net id="162"><net_src comp="84" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="12" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="183"><net_src comp="100" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="184"><net_src comp="100" pin="2"/><net_sink comp="167" pin=2"/></net>

<net id="185"><net_src comp="142" pin="2"/><net_sink comp="167" pin=4"/></net>

<net id="186"><net_src comp="100" pin="2"/><net_sink comp="167" pin=6"/></net>

<net id="187"><net_src comp="26" pin="0"/><net_sink comp="167" pin=8"/></net>

<net id="188"><net_src comp="100" pin="2"/><net_sink comp="167" pin=12"/></net>

<net id="189"><net_src comp="167" pin="14"/><net_sink comp="157" pin=2"/></net>

<net id="193"><net_src comp="112" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="199"><net_src comp="68" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="112" pin="2"/><net_sink comp="194" pin=1"/></net>

<net id="201"><net_src comp="48" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="206"><net_src comp="100" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="26" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="100" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="70" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="219"><net_src comp="202" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="94" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="221"><net_src comp="208" pin="2"/><net_sink comp="214" pin=2"/></net>

<net id="226"><net_src comp="100" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="94" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="100" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="48" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="239"><net_src comp="222" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="228" pin="2"/><net_sink comp="234" pin=1"/></net>

<net id="241"><net_src comp="26" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="247"><net_src comp="190" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="234" pin="3"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="214" pin="3"/><net_sink comp="242" pin=2"/></net>

<net id="250"><net_src comp="242" pin="3"/><net_sink comp="118" pin=2"/></net>

<net id="251"><net_src comp="242" pin="3"/><net_sink comp="167" pin=10"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_bo | {1 }
	Port: Timer_m_tmr_V | {1 }
	Port: Timer_m_tval_V | {1 }
	Port: Timer_m_tconf_V | {1 }
 - Input state : 
	Port: Timer::on_clock : rst_i | {1 }
	Port: Timer::on_clock : en_i | {1 }
	Port: Timer::on_clock : addr_bi | {1 }
	Port: Timer::on_clock : data_bi | {1 }
	Port: Timer::on_clock : Timer_m_tmr_V | {1 }
	Port: Timer::on_clock : Timer_m_tval_V | {1 }
	Port: Timer::on_clock : Timer_m_tconf_V | {1 }
  - Chain level:
	State 1
		StgValue_31 : 1
		Timer_m_tmr_V_load_t : 1
		tmp_4_s : 1
		storemerge2 : 2
		StgValue_39 : 3
		v_V : 3
		StgValue_55 : 4
		empty : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|    add   |           tmp_1_fu_208           |   101   |    37   |
|          |           tmp_4_fu_228           |   101   |    37   |
|----------|----------------------------------|---------|---------|
|          |    Timer_m_tmr_V_load_t_fu_214   |    0    |    32   |
|  select  |          tmp_4_s_fu_234          |    0    |    32   |
|          |        storemerge2_fu_242        |    0    |    32   |
|----------|----------------------------------|---------|---------|
|   icmp   |           tmp_9_fu_202           |    0    |    16   |
|          |           tmp_s_fu_222           |    0    |    16   |
|----------|----------------------------------|---------|---------|
|          |          tmp_read_fu_88          |    0    |    0    |
|          |   Timer_m_tmr_V_read_read_fu_94  |    0    |    0    |
|          |          t_V_read_fu_100         |    0    |    0    |
|   read   |         tmp_5_read_fu_106        |    0    |    0    |
|          | Timer_m_tconf_V_read_read_fu_112 |    0    |    0    |
|          |         tmp_8_read_fu_142        |    0    |    0    |
|          |         val_V_read_fu_148        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |         grp_write_fu_118         |    0    |    0    |
|   write  |         grp_write_fu_126         |    0    |    0    |
|          |         grp_write_fu_134         |    0    |    0    |
|          |     StgValue_55_write_fu_157     |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   trunc  |           tmp_6_fu_190           |    0    |    0    |
|----------|----------------------------------|---------|---------|
| bitselect|           tmp_7_fu_194           |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |   202   |   202   |
|----------|----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------+--------+
|           |   FF   |
+-----------+--------+
|v_V_reg_164|   32   |
+-----------+--------+
|   Total   |   32   |
+-----------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_118 |  p2  |   3  |  32  |   96   ||    15   |
| grp_write_fu_126 |  p2  |   2  |  32  |   64   ||    9    |
| grp_write_fu_134 |  p2  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   224  ||  5.0095 ||    33   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   202  |   202  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   33   |
|  Register |    -   |   32   |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   234  |   235  |
+-----------+--------+--------+--------+
