Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Apr 23 09:05:46 2024
| Host         : Vulcan running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file key_debounce_timing_summary_routed.rpt -pb key_debounce_timing_summary_routed.pb -rpx key_debounce_timing_summary_routed.rpx -warn_on_violation
| Design       : key_debounce
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (74)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (152)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (74)
-------------------------
 There are 74 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (152)
--------------------------------------------------
 There are 152 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  156          inf        0.000                      0                  156           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           156 Endpoints
Min Delay           156 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_r_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.635ns  (logic 2.328ns (64.056%)  route 1.306ns (35.944%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y138        FDCE                         0.000     0.000 r  led_r_reg[2]/C
    SLICE_X47Y138        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  led_r_reg[2]/Q
                         net (fo=2, routed)           1.306     1.529    led_OBUF[2]
    AR37                 OBUF (Prop_obuf_I_O)         2.105     3.635 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.635    led[2]
    AR37                                                              r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_r_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.617ns  (logic 2.337ns (64.618%)  route 1.280ns (35.382%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y138        FDCE                         0.000     0.000 r  led_r_reg[3]/C
    SLICE_X47Y138        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  led_r_reg[3]/Q
                         net (fo=2, routed)           1.280     1.503    led_OBUF[3]
    AT37                 OBUF (Prop_obuf_I_O)         2.114     3.617 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.617    led[3]
    AT37                                                              r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_r_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.550ns  (logic 2.324ns (65.456%)  route 1.226ns (34.544%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y138        FDCE                         0.000     0.000 r  led_r_reg[1]/C
    SLICE_X47Y138        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  led_r_reg[1]/Q
                         net (fo=2, routed)           1.226     1.449    led_OBUF[1]
    AN39                 OBUF (Prop_obuf_I_O)         2.101     3.550 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.550    led[1]
    AN39                                                              r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_r_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.522ns  (logic 2.313ns (65.668%)  route 1.209ns (34.332%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y138        FDPE                         0.000     0.000 r  led_r_reg[0]/C
    SLICE_X47Y138        FDPE (Prop_fdpe_C_Q)         0.223     0.223 r  led_r_reg[0]/Q
                         net (fo=2, routed)           1.209     1.432    led_OBUF[0]
    AM39                 OBUF (Prop_obuf_I_O)         2.090     3.522 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.522    led[0]
    AM39                                                              r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_jitter1_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_jitter1_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.422ns  (logic 0.431ns (12.594%)  route 2.991ns (87.406%))
  Logic Levels:           5  (FDCE=1 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y135        FDCE                         0.000     0.000 r  cnt_jitter1_reg[6]/C
    SLICE_X48Y135        FDCE (Prop_fdce_C_Q)         0.259     0.259 f  cnt_jitter1_reg[6]/Q
                         net (fo=2, routed)           0.893     1.152    cnt_jitter1_reg_n_0_[6]
    SLICE_X46Y134        LUT4 (Prop_lut4_I3_O)        0.043     1.195 r  state[0]_i_11/O
                         net (fo=1, routed)           0.164     1.359    state[0]_i_11_n_0
    SLICE_X46Y134        LUT5 (Prop_lut5_I4_O)        0.043     1.402 r  state[0]_i_7/O
                         net (fo=2, routed)           0.452     1.854    state[0]_i_7_n_0
    SLICE_X46Y135        LUT4 (Prop_lut4_I1_O)        0.043     1.897 r  cnt_jitter1[31]_i_2/O
                         net (fo=32, routed)          1.482     3.379    cnt_jitter1[31]_i_2_n_0
    SLICE_X48Y135        LUT6 (Prop_lut6_I4_O)        0.043     3.422 r  cnt_jitter1[8]_i_1/O
                         net (fo=1, routed)           0.000     3.422    cnt_jitter1[8]_i_1_n_0
    SLICE_X48Y135        FDCE                                         r  cnt_jitter1_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_jitter1_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_jitter1_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.351ns  (logic 0.431ns (12.862%)  route 2.920ns (87.138%))
  Logic Levels:           5  (FDCE=1 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y135        FDCE                         0.000     0.000 r  cnt_jitter1_reg[6]/C
    SLICE_X48Y135        FDCE (Prop_fdce_C_Q)         0.259     0.259 f  cnt_jitter1_reg[6]/Q
                         net (fo=2, routed)           0.893     1.152    cnt_jitter1_reg_n_0_[6]
    SLICE_X46Y134        LUT4 (Prop_lut4_I3_O)        0.043     1.195 r  state[0]_i_11/O
                         net (fo=1, routed)           0.164     1.359    state[0]_i_11_n_0
    SLICE_X46Y134        LUT5 (Prop_lut5_I4_O)        0.043     1.402 r  state[0]_i_7/O
                         net (fo=2, routed)           0.452     1.854    state[0]_i_7_n_0
    SLICE_X46Y135        LUT4 (Prop_lut4_I1_O)        0.043     1.897 r  cnt_jitter1[31]_i_2/O
                         net (fo=32, routed)          1.411     3.308    cnt_jitter1[31]_i_2_n_0
    SLICE_X48Y135        LUT6 (Prop_lut6_I4_O)        0.043     3.351 r  cnt_jitter1[6]_i_1/O
                         net (fo=1, routed)           0.000     3.351    cnt_jitter1[6]_i_1_n_0
    SLICE_X48Y135        FDCE                                         r  cnt_jitter1_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_jitter1_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_jitter1_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.267ns  (logic 0.431ns (13.193%)  route 2.836ns (86.807%))
  Logic Levels:           5  (FDCE=1 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y135        FDCE                         0.000     0.000 r  cnt_jitter1_reg[6]/C
    SLICE_X48Y135        FDCE (Prop_fdce_C_Q)         0.259     0.259 f  cnt_jitter1_reg[6]/Q
                         net (fo=2, routed)           0.893     1.152    cnt_jitter1_reg_n_0_[6]
    SLICE_X46Y134        LUT4 (Prop_lut4_I3_O)        0.043     1.195 r  state[0]_i_11/O
                         net (fo=1, routed)           0.164     1.359    state[0]_i_11_n_0
    SLICE_X46Y134        LUT5 (Prop_lut5_I4_O)        0.043     1.402 r  state[0]_i_7/O
                         net (fo=2, routed)           0.452     1.854    state[0]_i_7_n_0
    SLICE_X46Y135        LUT4 (Prop_lut4_I1_O)        0.043     1.897 r  cnt_jitter1[31]_i_2/O
                         net (fo=32, routed)          1.327     3.224    cnt_jitter1[31]_i_2_n_0
    SLICE_X48Y136        LUT6 (Prop_lut6_I4_O)        0.043     3.267 r  cnt_jitter1[11]_i_1/O
                         net (fo=1, routed)           0.000     3.267    cnt_jitter1[11]_i_1_n_0
    SLICE_X48Y136        FDCE                                         r  cnt_jitter1_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_jitter1_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_jitter1_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.263ns  (logic 0.431ns (13.209%)  route 2.832ns (86.791%))
  Logic Levels:           5  (FDCE=1 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y135        FDCE                         0.000     0.000 r  cnt_jitter1_reg[6]/C
    SLICE_X48Y135        FDCE (Prop_fdce_C_Q)         0.259     0.259 f  cnt_jitter1_reg[6]/Q
                         net (fo=2, routed)           0.893     1.152    cnt_jitter1_reg_n_0_[6]
    SLICE_X46Y134        LUT4 (Prop_lut4_I3_O)        0.043     1.195 r  state[0]_i_11/O
                         net (fo=1, routed)           0.164     1.359    state[0]_i_11_n_0
    SLICE_X46Y134        LUT5 (Prop_lut5_I4_O)        0.043     1.402 r  state[0]_i_7/O
                         net (fo=2, routed)           0.452     1.854    state[0]_i_7_n_0
    SLICE_X46Y135        LUT4 (Prop_lut4_I1_O)        0.043     1.897 r  cnt_jitter1[31]_i_2/O
                         net (fo=32, routed)          1.323     3.220    cnt_jitter1[31]_i_2_n_0
    SLICE_X48Y136        LUT6 (Prop_lut6_I4_O)        0.043     3.263 r  cnt_jitter1[10]_i_1/O
                         net (fo=1, routed)           0.000     3.263    cnt_jitter1[10]_i_1_n_0
    SLICE_X48Y136        FDCE                                         r  cnt_jitter1_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_jitter1_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_jitter1_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.171ns  (logic 0.431ns (13.591%)  route 2.740ns (86.409%))
  Logic Levels:           5  (FDCE=1 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y135        FDCE                         0.000     0.000 r  cnt_jitter1_reg[6]/C
    SLICE_X48Y135        FDCE (Prop_fdce_C_Q)         0.259     0.259 f  cnt_jitter1_reg[6]/Q
                         net (fo=2, routed)           0.893     1.152    cnt_jitter1_reg_n_0_[6]
    SLICE_X46Y134        LUT4 (Prop_lut4_I3_O)        0.043     1.195 r  state[0]_i_11/O
                         net (fo=1, routed)           0.164     1.359    state[0]_i_11_n_0
    SLICE_X46Y134        LUT5 (Prop_lut5_I4_O)        0.043     1.402 r  state[0]_i_7/O
                         net (fo=2, routed)           0.452     1.854    state[0]_i_7_n_0
    SLICE_X46Y135        LUT4 (Prop_lut4_I1_O)        0.043     1.897 r  cnt_jitter1[31]_i_2/O
                         net (fo=32, routed)          1.231     3.128    cnt_jitter1[31]_i_2_n_0
    SLICE_X48Y134        LUT6 (Prop_lut6_I4_O)        0.043     3.171 r  cnt_jitter1[1]_i_1/O
                         net (fo=1, routed)           0.000     3.171    cnt_jitter1[1]_i_1_n_0
    SLICE_X48Y134        FDCE                                         r  cnt_jitter1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_jitter1_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_jitter1_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.169ns  (logic 0.431ns (13.600%)  route 2.738ns (86.400%))
  Logic Levels:           5  (FDCE=1 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y135        FDCE                         0.000     0.000 r  cnt_jitter1_reg[6]/C
    SLICE_X48Y135        FDCE (Prop_fdce_C_Q)         0.259     0.259 f  cnt_jitter1_reg[6]/Q
                         net (fo=2, routed)           0.893     1.152    cnt_jitter1_reg_n_0_[6]
    SLICE_X46Y134        LUT4 (Prop_lut4_I3_O)        0.043     1.195 r  state[0]_i_11/O
                         net (fo=1, routed)           0.164     1.359    state[0]_i_11_n_0
    SLICE_X46Y134        LUT5 (Prop_lut5_I4_O)        0.043     1.402 r  state[0]_i_7/O
                         net (fo=2, routed)           0.452     1.854    state[0]_i_7_n_0
    SLICE_X46Y135        LUT4 (Prop_lut4_I1_O)        0.043     1.897 r  cnt_jitter1[31]_i_2/O
                         net (fo=32, routed)          1.229     3.126    cnt_jitter1[31]_i_2_n_0
    SLICE_X48Y134        LUT6 (Prop_lut6_I4_O)        0.043     3.169 r  cnt_jitter1[4]_i_1/O
                         net (fo=1, routed)           0.000     3.169    cnt_jitter1[4]_i_1_n_0
    SLICE_X48Y134        FDCE                                         r  cnt_jitter1_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_r_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            led_r_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.238ns  (logic 0.100ns (41.994%)  route 0.138ns (58.006%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y138        FDPE                         0.000     0.000 r  led_r_reg[0]/C
    SLICE_X47Y138        FDPE (Prop_fdpe_C_Q)         0.100     0.100 r  led_r_reg[0]/Q
                         net (fo=2, routed)           0.138     0.238    led_OBUF[0]
    SLICE_X47Y138        FDCE                                         r  led_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_dd_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_jitter2_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.128ns (49.051%)  route 0.133ns (50.949%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y134        FDCE                         0.000     0.000 r  key_dd_reg[1]/C
    SLICE_X47Y134        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  key_dd_reg[1]/Q
                         net (fo=68, routed)          0.133     0.233    p_0_in
    SLICE_X44Y134        LUT6 (Prop_lut6_I4_O)        0.028     0.261 r  cnt_jitter2[15]_i_1/O
                         net (fo=1, routed)           0.000     0.261    p_0_in__0[15]
    SLICE_X44Y134        FDCE                                         r  cnt_jitter2_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_dd_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_jitter2_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.128ns (48.920%)  route 0.134ns (51.080%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y134        FDCE                         0.000     0.000 r  key_dd_reg[1]/C
    SLICE_X47Y134        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  key_dd_reg[1]/Q
                         net (fo=68, routed)          0.134     0.234    p_0_in
    SLICE_X44Y134        LUT6 (Prop_lut6_I4_O)        0.028     0.262 r  cnt_jitter2[13]_i_1/O
                         net (fo=1, routed)           0.000     0.262    p_0_in__0[13]
    SLICE_X44Y134        FDCE                                         r  cnt_jitter2_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_dd_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_jitter2_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.128ns (48.903%)  route 0.134ns (51.097%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y134        FDCE                         0.000     0.000 r  key_dd_reg[1]/C
    SLICE_X47Y134        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  key_dd_reg[1]/Q
                         net (fo=68, routed)          0.134     0.234    p_0_in
    SLICE_X44Y134        LUT6 (Prop_lut6_I4_O)        0.028     0.262 r  cnt_jitter2[12]_i_1/O
                         net (fo=1, routed)           0.000     0.262    p_0_in__0[12]
    SLICE_X44Y134        FDCE                                         r  cnt_jitter2_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_r_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_r_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.100ns (37.982%)  route 0.163ns (62.018%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y138        FDCE                         0.000     0.000 r  led_r_reg[3]/C
    SLICE_X47Y138        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  led_r_reg[3]/Q
                         net (fo=2, routed)           0.163     0.263    led_OBUF[3]
    SLICE_X47Y138        FDPE                                         r  led_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_dd_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_jitter2_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.128ns (48.044%)  route 0.138ns (51.956%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y134        FDCE                         0.000     0.000 r  key_dd_reg[1]/C
    SLICE_X47Y134        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  key_dd_reg[1]/Q
                         net (fo=68, routed)          0.138     0.238    p_0_in
    SLICE_X44Y135        LUT6 (Prop_lut6_I4_O)        0.028     0.266 r  cnt_jitter2[19]_i_1/O
                         net (fo=1, routed)           0.000     0.266    p_0_in__0[19]
    SLICE_X44Y135        FDCE                                         r  cnt_jitter2_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_jitter2_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.128ns (47.872%)  route 0.139ns (52.128%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y131        FDCE                         0.000     0.000 r  state_reg[2]/C
    SLICE_X44Y131        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  state_reg[2]/Q
                         net (fo=70, routed)          0.139     0.239    state_reg_n_0_[2]
    SLICE_X44Y132        LUT6 (Prop_lut6_I3_O)        0.028     0.267 r  cnt_jitter2[4]_i_1/O
                         net (fo=1, routed)           0.000     0.267    p_0_in__0[4]
    SLICE_X44Y132        FDCE                                         r  cnt_jitter2_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_r_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_r_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.100ns (34.608%)  route 0.189ns (65.392%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y138        FDCE                         0.000     0.000 r  led_r_reg[2]/C
    SLICE_X47Y138        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  led_r_reg[2]/Q
                         net (fo=2, routed)           0.189     0.289    led_OBUF[2]
    SLICE_X47Y138        FDCE                                         r  led_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_jitter2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.128ns (44.012%)  route 0.163ns (55.988%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y131        FDCE                         0.000     0.000 r  state_reg[1]/C
    SLICE_X44Y131        FDCE (Prop_fdce_C_Q)         0.100     0.100 f  state_reg[1]/Q
                         net (fo=70, routed)          0.163     0.263    state_reg_n_0_[1]
    SLICE_X44Y132        LUT6 (Prop_lut6_I2_O)        0.028     0.291 r  cnt_jitter2[2]_i_1/O
                         net (fo=1, routed)           0.000     0.291    p_0_in__0[2]
    SLICE_X44Y132        FDCE                                         r  cnt_jitter2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_jitter2_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.128ns (43.998%)  route 0.163ns (56.002%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y131        FDCE                         0.000     0.000 r  state_reg[1]/C
    SLICE_X44Y131        FDCE (Prop_fdce_C_Q)         0.100     0.100 f  state_reg[1]/Q
                         net (fo=70, routed)          0.163     0.263    state_reg_n_0_[1]
    SLICE_X44Y132        LUT6 (Prop_lut6_I2_O)        0.028     0.291 r  cnt_jitter2[1]_i_1/O
                         net (fo=1, routed)           0.000     0.291    p_0_in__0[1]
    SLICE_X44Y132        FDCE                                         r  cnt_jitter2_reg[1]/D
  -------------------------------------------------------------------    -------------------





