(edif cpuclk
  (edifversion 2 0 0)
  (edifLevel 0)
  (keywordmap (keywordlevel 0))
(status
 (written
  (timeStamp 2024 05 21 15 10 47)
  (program "Vivado" (version "2017.4"))
  (comment "Built on 'Fri Dec 15 20:55:39 MST 2017'")
  (comment "Built by 'xbuild'")
(metax FILE0 (string "d:/CPU/CPU.srcs/sources_1/ip/cpuclk/cpuclk.v"))
(metax FILE1 (string "d:/CPU/CPU.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v"))
 )
)
  (Library hdi_primitives
    (edifLevel 0)
    (technology (numberDefinition ))
   (cell GND (celltype GENERIC)
     (view netlist (viewtype NETLIST)
       (interface 
        (port G (direction OUTPUT))
       )
     )
   )
   (cell VCC (celltype GENERIC)
     (view netlist (viewtype NETLIST)
       (interface 
        (port P (direction OUTPUT))
       )
     )
   )
   (cell BUFG (celltype GENERIC)
     (view netlist (viewtype NETLIST)
       (interface 
        (port O (direction OUTPUT))
        (port I (direction INPUT))
       )
     )
   )
   (cell IBUF (celltype GENERIC)
     (view netlist (viewtype NETLIST)
       (interface 
        (port O (direction OUTPUT))
        (port I (direction INPUT))
       )
     )
   )
   (cell PLLE2_ADV (celltype GENERIC)
     (view netlist (viewtype NETLIST)
       (interface 
        (port CLKFBOUT (direction OUTPUT))
        (port CLKOUT0 (direction OUTPUT))
        (port CLKOUT1 (direction OUTPUT))
        (port CLKOUT2 (direction OUTPUT))
        (port CLKOUT3 (direction OUTPUT))
        (port CLKOUT4 (direction OUTPUT))
        (port CLKOUT5 (direction OUTPUT))
        (port (array (rename DO "DO[15:0]") 16) (direction OUTPUT))
        (port DRDY (direction OUTPUT))
        (port LOCKED (direction OUTPUT))
        (port CLKFBIN (direction INPUT))
        (port CLKIN1 (direction INPUT))
        (port CLKIN2 (direction INPUT))
        (port CLKINSEL (direction INPUT))
        (port (array (rename DADDR "DADDR[6:0]") 7) (direction INPUT))
        (port DCLK (direction INPUT))
        (port DEN (direction INPUT))
        (port (array (rename DI "DI[15:0]") 16) (direction INPUT))
        (port DWE (direction INPUT))
        (port PWRDWN (direction INPUT))
        (port RST (direction INPUT))
       )
     )
   )
   (cell INV (celltype GENERIC)
     (view netlist (viewtype NETLIST)
       (interface
         (port I (direction INPUT))
         (port O (direction OUTPUT))
       )
     )
   )
  )
  (Library work
    (edifLevel 0)
    (technology (numberDefinition ))
   (cell cpuclk_cpuclk_clk_wiz (celltype GENERIC)
     (view cpuclk_clk_wiz (viewtype NETLIST)
       (interface 
        (port cpu_clk (direction OUTPUT)
           (property XLNX_LINE_FILE (integer 282625))
        )
        (port uart_clk (direction OUTPUT)
           (property XLNX_LINE_FILE (integer 282625))
        )
        (port clk_in1 (direction INPUT)
           (property XLNX_LINE_FILE (integer 282625))
        )
       )
       (contents
         (instance GND (viewref netlist (cellref GND (libraryref hdi_primitives))))
         (instance VCC (viewref netlist (cellref VCC (libraryref hdi_primitives))))
         (instance clkf_buf (viewref netlist (cellref BUFG (libraryref hdi_primitives)))
           (property BOX_TYPE (string "PRIMITIVE"))
           (property XLNX_LINE_FILE (integer 679937))
         )
         (instance clkin1_ibufg (viewref netlist (cellref IBUF (libraryref hdi_primitives)))
           (property BOX_TYPE (string "PRIMITIVE"))
           (property CAPACITANCE (string "DONT_CARE"))
           (property IBUF_DELAY_VALUE (string "0"))
           (property IOSTANDARD (string "DEFAULT"))
           (property IFD_DELAY_VALUE (string "AUTO"))
           (property XLNX_LINE_FILE (integer 331777))
         )
         (instance clkout1_buf (viewref netlist (cellref BUFG (libraryref hdi_primitives)))
           (property BOX_TYPE (string "PRIMITIVE"))
           (property XLNX_LINE_FILE (integer 716801))
         )
         (instance clkout2_buf (viewref netlist (cellref BUFG (libraryref hdi_primitives)))
           (property BOX_TYPE (string "PRIMITIVE"))
           (property XLNX_LINE_FILE (integer 737281))
         )
         (instance plle2_adv_inst (viewref netlist (cellref PLLE2_ADV (libraryref hdi_primitives)))
           (property BANDWIDTH (string "OPTIMIZED"))
           (property BOX_TYPE (string "PRIMITIVE"))
           (property CLKFBOUT_MULT (integer 46))
           (property CLKFBOUT_PHASE (string "0.000000"))
           (property CLKIN1_PERIOD (string "10.000000"))
           (property CLKIN2_PERIOD (string "0.000000"))
           (property CLKOUT0_DIVIDE (integer 40))
           (property CLKOUT0_DUTY_CYCLE (string "0.500000"))
           (property CLKOUT0_PHASE (string "0.000000"))
           (property CLKOUT1_DIVIDE (integer 92))
           (property CLKOUT1_DUTY_CYCLE (string "0.500000"))
           (property CLKOUT1_PHASE (string "0.000000"))
           (property CLKOUT2_DIVIDE (integer 1))
           (property CLKOUT2_DUTY_CYCLE (string "0.500000"))
           (property CLKOUT2_PHASE (string "0.000000"))
           (property CLKOUT3_DIVIDE (integer 1))
           (property CLKOUT3_DUTY_CYCLE (string "0.500000"))
           (property CLKOUT3_PHASE (string "0.000000"))
           (property CLKOUT4_DIVIDE (integer 1))
           (property CLKOUT4_DUTY_CYCLE (string "0.500000"))
           (property CLKOUT4_PHASE (string "0.000000"))
           (property CLKOUT5_DIVIDE (integer 1))
           (property CLKOUT5_DUTY_CYCLE (string "0.500000"))
           (property CLKOUT5_PHASE (string "0.000000"))
           (property COMPENSATION (string "ZHOLD"))
           (property DIVCLK_DIVIDE (integer 5))
           (property IS_CLKINSEL_INVERTED (string "1'b0"))
           (property IS_PWRDWN_INVERTED (string "1'b0"))
           (property IS_RST_INVERTED (string "1'b0"))
           (property REF_JITTER1 (string "0.010000"))
           (property REF_JITTER2 (string "0.010000"))
           (property STARTUP_WAIT (string "FALSE"))
           (property XLNX_LINE_FILE (integer 540673))
         )
         (net (rename &_const0_ "[]<const0>") (joined
          (portref CLKIN2 (instanceref plle2_adv_inst))
          (portref (member DADDR 6) (instanceref plle2_adv_inst))
          (portref (member DADDR 5) (instanceref plle2_adv_inst))
          (portref (member DADDR 4) (instanceref plle2_adv_inst))
          (portref (member DADDR 3) (instanceref plle2_adv_inst))
          (portref (member DADDR 2) (instanceref plle2_adv_inst))
          (portref (member DADDR 1) (instanceref plle2_adv_inst))
          (portref (member DADDR 0) (instanceref plle2_adv_inst))
          (portref DCLK (instanceref plle2_adv_inst))
          (portref DEN (instanceref plle2_adv_inst))
          (portref (member DI 15) (instanceref plle2_adv_inst))
          (portref (member DI 5) (instanceref plle2_adv_inst))
          (portref (member DI 4) (instanceref plle2_adv_inst))
          (portref (member DI 3) (instanceref plle2_adv_inst))
          (portref (member DI 2) (instanceref plle2_adv_inst))
          (portref (member DI 1) (instanceref plle2_adv_inst))
          (portref (member DI 0) (instanceref plle2_adv_inst))
          (portref (member DI 14) (instanceref plle2_adv_inst))
          (portref (member DI 13) (instanceref plle2_adv_inst))
          (portref (member DI 12) (instanceref plle2_adv_inst))
          (portref (member DI 11) (instanceref plle2_adv_inst))
          (portref (member DI 10) (instanceref plle2_adv_inst))
          (portref (member DI 9) (instanceref plle2_adv_inst))
          (portref (member DI 8) (instanceref plle2_adv_inst))
          (portref (member DI 7) (instanceref plle2_adv_inst))
          (portref (member DI 6) (instanceref plle2_adv_inst))
          (portref DWE (instanceref plle2_adv_inst))
          (portref G (instanceref GND))
          (portref PWRDWN (instanceref plle2_adv_inst))
          (portref RST (instanceref plle2_adv_inst))
          )
         )
         (net (rename &_const1_ "[]<const1>") (joined
          (portref CLKINSEL (instanceref plle2_adv_inst))
          (portref P (instanceref VCC))
          )
         )
         (net clk_in1 (joined
          (portref I (instanceref clkin1_ibufg))
          (portref clk_in1)
          )
         )
         (net clk_in1_cpuclk (joined
          (portref CLKIN1 (instanceref plle2_adv_inst))
          (portref O (instanceref clkin1_ibufg))
          )
         )
         (net clkfbout_buf_cpuclk (joined
          (portref CLKFBIN (instanceref plle2_adv_inst))
          (portref O (instanceref clkf_buf))
          )
         )
         (net clkfbout_cpuclk (joined
          (portref CLKFBOUT (instanceref plle2_adv_inst))
          (portref I (instanceref clkf_buf))
          )
         )
         (net cpu_clk (joined
          (portref O (instanceref clkout1_buf))
          (portref cpu_clk)
          )
         )
         (net cpu_clk_cpuclk (joined
          (portref CLKOUT0 (instanceref plle2_adv_inst))
          (portref I (instanceref clkout1_buf))
          )
         )
         (net uart_clk (joined
          (portref O (instanceref clkout2_buf))
          (portref uart_clk)
          )
         )
         (net uart_clk_cpuclk (joined
          (portref CLKOUT1 (instanceref plle2_adv_inst))
          (portref I (instanceref clkout2_buf))
          )
         )
       )

           (property ORIG_REF_NAME (string "cpuclk_clk_wiz"))
           (property XLNX_LINE_FILE (integer 282625))
     )
   )
   (cell cpuclk (celltype GENERIC)
     (view cpuclk (viewtype NETLIST)
       (interface 
        (port cpu_clk (direction OUTPUT)
           (property XLNX_LINE_FILE (integer 290816))
        )
        (port uart_clk (direction OUTPUT)
           (property XLNX_LINE_FILE (integer 290816))
        )
        (port clk_in1 (direction INPUT)
           (property XLNX_LINE_FILE (integer 290816))
        )
       )
       (contents
         (instance inst (viewref cpuclk_clk_wiz (cellref cpuclk_cpuclk_clk_wiz (libraryref work)))
           (property XLNX_LINE_FILE (integer 327680))
         )
         (net clk_in1 (joined
          (portref clk_in1 (instanceref inst))
          (portref clk_in1)
          )

           (property IBUF_LOW_PWR (boolean (true)))
         )
         (net cpu_clk (joined
          (portref cpu_clk (instanceref inst))
          (portref cpu_clk)
          )
         )
         (net uart_clk (joined
          (portref uart_clk (instanceref inst))
          (portref uart_clk)
          )
         )
       )

           (property CORE_GENERATION_INFO (string "cpuclk,clk_wiz_v5_4_3_0,{component_name=cpuclk,use_phase_alignment=true,use_min_o_jitter=false,use_max_i_jitter=false,use_dyn_phase_shift=false,use_inclk_switchover=false,use_dyn_reconfig=false,enable_axi=0,feedback_source=FDBK_AUTO,PRIMITIVE=PLL,num_out_clk=2,clkin1_period=10.000,clkin2_period=10.000,use_power_down=false,use_reset=false,use_locked=false,use_inclk_stopped=false,feedback_type=SINGLE,CLOCK_MGR_TYPE=NA,manual_override=false}"))
           (property XLNX_LINE_FILE (integer 290816))
     )
   )
  )
(comment "Reference To The Cell Of Highest Level")

  (design cpuclk
    (cellref cpuclk (libraryref work))
    (property MLO_VERSION_NUMBER (string "2017.4_9"))
    (property XLNX_PROJ_DIR (string "D:/CPU"))
    (property part (string "xc7a35tcsg324-1"))
  )
)
