$date
	Sun Nov 10 23:08:00 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module MooreFSM_tb $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # in $end
$var reg 1 $ reset $end
$scope module fsm $end
$var wire 1 " clk $end
$var wire 1 # in $end
$var wire 1 $ reset $end
$var reg 2 % current_state [1:0] $end
$var reg 2 & next_state [1:0] $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 &
b0 %
1$
0#
0"
0!
$end
#5
1"
#10
0"
0$
#15
1!
b1 %
1"
#20
0"
#25
1"
#30
b10 &
1!
0"
1#
#35
b0 &
1!
b10 %
1"
#40
0"
#45
b11 &
0!
b0 %
1"
#50
b1 &
0"
0#
#55
1!
b1 %
1"
#60
b10 &
1!
0"
1#
#65
b0 &
1!
b10 %
1"
#70
1!
b11 &
0"
0#
#75
b0 &
0!
b11 %
1"
#80
b10 &
0"
1#
#85
b0 &
1!
b10 %
1"
#90
1!
b11 &
0"
0#
#9#100
0"
#105
b1 &
b0 %
1"
#110
0"
#
#105
b0 &
1!
b10 %
1"
#110
b11 &
0!
b0 %
0"
1$
#115
1"
#120
0"
0$
#125
b10 &
b11 %
1"
#130
0"
#135
b0 &
1!
b10 %
1"
#140
0"
#145
b11 &
0!
b0 %
1"
#150
0"
#155
b10 &
b11 %
1"
#160
0"
#165
b0 &
1!
b10 %
1"
#170
0"
#175
b11 &
0!
b0 %
1"
#180
0"
#185
b10 &
b11 %
1"
#190
0"
#195
b0 &
1!
b10 %
1"
#200
0"
