Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : eight_bit_select_adder
Version: Q-2019.12-SP3
Date   : Wed Nov 22 22:53:47 2023
****************************************

Operating Conditions: typical   Library: osu05_stdcells
Wire Load Model Mode: top

  Startpoint: lower_adder/A_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: lower_adder/Cout_reg_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.20       0.20
  lower_adder/A_reg_reg[0]/CLK (DFFSR)                    0.00       0.20 r
  lower_adder/A_reg_reg[0]/Q (DFFSR)                      0.57       0.77 f
  lower_adder/lower_adder/fa0/U4/Y (XOR2X1)               0.29       1.06 f
  lower_adder/lower_adder/fa0/U3/Y (AOI22X1)              0.18       1.24 r
  U38/Y (INVX2)                                           0.14       1.38 f
  lower_adder/lower_adder/fa1/U4/Y (XOR2X1)               0.27       1.65 f
  lower_adder/lower_adder/fa1/U3/Y (AOI22X1)              0.20       1.85 r
  U33/Y (INVX2)                                           0.09       1.94 f
  U29/Y (INVX2)                                           0.13       2.07 r
  lower_adder/U22/Y (AOI22X1)                             0.14       2.21 f
  U35/Y (INVX1)                                           0.08       2.29 r
  lower_adder/Cout_reg_reg/D (DFFSR)                      0.00       2.29 r
  data arrival time                                                  2.29

  clock clk (rise edge)                                   2.81       2.81
  clock network delay (ideal)                             0.20       3.01
  clock uncertainty                                      -0.50       2.51
  lower_adder/Cout_reg_reg/CLK (DFFSR)                    0.00       2.51 r
  library setup time                                     -0.21       2.30
  data required time                                                 2.30
  --------------------------------------------------------------------------
  data required time                                                 2.30
  data arrival time                                                 -2.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


1
