// Seed: 1448458829
module module_0 (
    id_1
);
  output tri id_1;
  assign id_1 = -1;
  generate
    begin : LABEL_0
      logic id_2 = id_2;
    end
  endgenerate
endmodule
module module_1 #(
    parameter id_1 = 32'd34,
    parameter id_3 = 32'd64
);
  wor _id_1 = -1, id_2;
  wire [1 : -1] _id_3;
  assign id_2 = id_1.id_3;
  integer id_4;
  wire [id_1 : 1] id_5, id_6[id_3 : -1 'd0], id_7;
  module_0 modCall_1 (id_6);
  wire id_8;
  assign id_2 = id_1;
  parameter id_9 = 1;
endmodule
