
# iiitb_sipo - serial in parallel out shift register

The shift register, which allows serial input (one bit after the other through a single data line) and produces a parallel output is known as Serial-In Parallel-Out shift register.


## Introduction
Flip flops can be used to store a single bit of binary data (1or 0). However, in order to store multiple bits of data, we need multiple flip flops. N flip flops are to be connected in an order to store n bits of data. A Register is a device which is used to store such information. It is a group of flip flops connected in series used to store multiple bits of data.
The information stored within these registers can be transferred with the help of shift registers.
The logic circuit given below shows a serial-in-parallel-out shift register. The circuit consists of four D flip-flops which are connected. The clear (CLR) signal is connected in addition to the clock signal to all the 4 flip flops in order to RESET them. The output of the first flip flop is connected to the input of the next flip flop and so on. All these flip-flops are synchronous with each other since the same clock signal is applied to each flip flop.

![App Screenshot](https://github.com/adityasingh6256/iiitb_sipo/blob/06de0e1ca40f7cbad47a1649b86ddf0c33ef7c2a/images/ff1.png)

## Applications

1. Temporary data storage
2. Data transfer
3. Data manipulation
4. As counters
5. The SIPO register is used for converting serial to parallel data therefore in communication lines.




## Block diagram
![screenshot app](https://github.com/adityasingh6256/iiitb_sipo/blob/06de0e1ca40f7cbad47a1649b86ddf0c33ef7c2a/images/sipo_blockdiagram.gif)

## Functional Characteristics

![screenshot app](https://github.com/adityasingh6256/iiitb_sipo/blob/06de0e1ca40f7cbad47a1649b86ddf0c33ef7c2a/images/waveform.png)

![screenshot app](https://github.com/adityasingh6256/iiitb_sipo/blob/06de0e1ca40f7cbad47a1649b86ddf0c33ef7c2a/images/sipo_waveform.png)



## Functional Simulation

In ubuntu    
first install iverilog and gtkwave by   
```
$   sudo apt get update  
$   sudo apt get install iverilog gtkwave
```
Now To clone the Repository and download the Netlist files for Simulation, enter the following commands in your terminal.
```
$ sudo apt install -y git   
$ git clone https://github.com/adityasingh6256/iiitb_sipo   
$ cd iiitb_sipo    
$ iverilog iiitb_sipo.v iiitb_sipo_tb.v    
$ ./a.out    
$ gtkwave sipo.vcd
```
you will see your waveforms on gtkwave   
this is RTL simulation,this is very raw and initial level simulation for design
now we do synthesis   

## Synthesis   

here we convert out RTL design code to gate level netlist using sky 130Technology standard library.   
for synthesis we install yosys and gvim   
command for that   
```
$ sudo apt-get update   
$ sudo apt-get -y install yosys   
$ sudo apt install vim-gtk3   
```
yosys is for synthesis and gvim is just a text editor   
now command for synthesis   
```
read_liberty -lib ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib   
read_verilog iiitb_sipo.v   
synth -top iiitb_sipo   
dfflibmap -liberty ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib   
abc -liberty ../lib/sky130_fd_sc_hd__tt_025C_1v80.lib   
flatten   
show   
write_verilog -noattr iiitb_sipo_net.v
```
 when you give the command 'show' you will see this   
 <p align="center">
 <img width=""1300 height="600" src="https://github.com/adityasingh6256/iiitb_sipo/blob/817dbc966e7ecf252f59aff4c21112b9dec073b8/images/connections.png">
 </p><br>   
 And now you get your netlist file iiitb_sipo_net.v   
 
 ```
/* Generated by Yosys 0.9 (git sha1 1979e0b) */

module iiitb_sipo(d, rst, clk, q);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire \aa.clk ;
  wire \aa.d ;
  wire \aa.q ;
  wire \aa.rst ;
  wire \bb.clk ;
  wire \bb.d ;
  wire \bb.q ;
  wire \bb.rst ;
  wire \cc.clk ;
  wire \cc.d ;
  wire \cc.q ;
  wire \cc.rst ;
  input clk;
  input d;
  wire \dd.clk ;
  wire \dd.d ;
  wire \dd.q ;
  wire \dd.rst ;
  output [3:0] q;
  input rst;
  sky130_fd_sc_hd__nor2b_1 _16_ (
    .A(_03_),
    .B_N(_02_),
    .Y(_01_)
  );
  sky130_fd_sc_hd__dfxtp_1 _17_ (
    .CLK(\aa.clk ),
    .D(_00_),
    .Q(\aa.q )
  );
  sky130_fd_sc_hd__nor2b_1 _18_ (
    .A(_07_),
    .B_N(_06_),
    .Y(_05_)
  );
  sky130_fd_sc_hd__dfxtp_1 _19_ (
    .CLK(\bb.clk ),
    .D(_04_),
    .Q(\bb.q )
  );
  sky130_fd_sc_hd__nor2b_1 _20_ (
    .A(_11_),
    .B_N(_10_),
    .Y(_09_)
  );
  sky130_fd_sc_hd__dfxtp_1 _21_ (
    .CLK(\cc.clk ),
    .D(_08_),
    .Q(\cc.q )
  );
  sky130_fd_sc_hd__nor2b_1 _22_ (
    .A(_15_),
    .B_N(_14_),
    .Y(_13_)
  );
  sky130_fd_sc_hd__dfxtp_1 _23_ (
    .CLK(\dd.clk ),
    .D(_12_),
    .Q(\dd.q )
  );
  assign \aa.clk  = clk;
  assign \aa.d  = d;
  assign q[3] = \aa.q ;
  assign \aa.rst  = rst;
  assign _02_ = \aa.d ;
  assign _03_ = \aa.rst ;
  assign _00_ = _01_;
  assign \bb.clk  = clk;
  assign \bb.d  = q[3];
  assign q[2] = \bb.q ;
  assign \bb.rst  = rst;
  assign _06_ = \bb.d ;
  assign _07_ = \bb.rst ;
  assign _04_ = _05_;
  assign \cc.clk  = clk;
  assign \cc.d  = q[2];
  assign q[1] = \cc.q ;
  assign \cc.rst  = rst;
  assign _10_ = \cc.d ;
  assign _11_ = \cc.rst ;
  assign _08_ = _09_;
  assign \dd.clk  = clk;
  assign \dd.d  = q[1];
  assign q[0] = \dd.q ;
  assign \dd.rst  = rst;
  assign _14_ = \dd.d ;
  assign _15_ = \dd.rst ;
  assign _12_ = _13_;
endmodule      
```   

## Contributors
-   Aditya Singh
-   Kunal Ghosh
-   Vinay Rayapati   
   
## Acknowledgements


- Kunal Ghosh, Director, VSD Corp. Pvt. Ltd.
## Contact Information

- Aditya Singh ,M.Tech student, IIIT Bangalore, 12345adityasingh@gmail.com
- Kunal Ghosh, Director, VSD Corp. Pvt. Ltd. kunalghosh@gmail.com
