/**
 *
 * Copyright (C) 2011 AppliedMicro Confidential Information
 * All Rights Reserved.
 *
 * THIS WORK CONTAINS PROPRIETARY INFORMATION WHICH IS THE PROPERTY OF
 * AppliedMicro AND IS SUBJECT TO THE TERMS OF NON-DISCLOSURE AGREEMENT
 * BETWEEN AppliedMicro AND THE COMPANY USING THIS FILE.
 *
 * WARNING !!!
 * This is an auto-generated C header file for register definitions 
 * PLEASE DON'T MANUALLY MODIFY IN THIS FILE AS CHANGES WILL BE LOST
 */
#ifndef _APM_CLE_CSR_H__
#define _APM_CLE_CSR_H__

/*	Global Base Address	*/
#define CLE_LA_CSR_BASE_ADDR			0x01f240000ULL

/*    Address CLE_LA_CSR  Registers */
#define CLE_BID_ADDR                                         0x00000000
#define CLE_BID_DEFAULT                                      0x000005c0
#define INDADDR_ADDR                                         0x00000004
#define INDADDR_DEFAULT                                      0x00000000
#define INDCMD_ADDR                                          0x00000008
#define INDCMD_DEFAULT                                       0x00000000
#define INDCMD_STATUS_ADDR                                   0x0000000c
#define INDCMD_STATUS_DEFAULT                                0x00000000
#define DATA_RAM0_ADDR                                       0x00000010
#define DATA_RAM0_DEFAULT                                    0x00000000
#define DATA_RAM1_ADDR                                       0x00000014
#define DATA_RAM1_DEFAULT                                    0x00000000
#define DATA_RAM2_ADDR                                       0x00000018
#define DATA_RAM2_DEFAULT                                    0x00000000
#define DATA_RAM3_ADDR                                       0x0000001c
#define DATA_RAM3_DEFAULT                                    0x00000000
#define DATA_RAM4_ADDR                                       0x00000020
#define DATA_RAM4_DEFAULT                                    0x00000000
#define DATA_RAM5_ADDR                                       0x00000024
#define DATA_RAM5_DEFAULT                                    0x00000000
#define DATA_RAM6_ADDR                                       0x00000028
#define DATA_RAM6_DEFAULT                                    0x00000000
#define DATA_RAM7_ADDR                                       0x0000002c
#define DATA_RAM7_DEFAULT                                    0x00000000
#define DATA_RAM8_ADDR                                       0x00000030
#define DATA_RAM8_DEFAULT                                    0x00000000
#define DATA_RAM9_ADDR                                       0x00000034
#define DATA_RAM9_DEFAULT                                    0x00000000
#define DATA_RAM10_ADDR                                      0x00000038
#define DATA_RAM10_DEFAULT                                   0x00000000
#define DATA_RAM11_ADDR                                      0x0000003c
#define DATA_RAM11_DEFAULT                                   0x00000000
#define DATA_RAM12_ADDR                                      0x00000040
#define DATA_RAM12_DEFAULT                                   0x00000000
#define DATA_RAM13_ADDR                                      0x00000044
#define DATA_RAM13_DEFAULT                                   0x00000000
#define DATA_RAM14_ADDR                                      0x00000048
#define DATA_RAM14_DEFAULT                                   0x00000000
#define DATA_RAM15_ADDR                                      0x0000004c
#define DATA_RAM15_DEFAULT                                   0x00000000
#define DATA_RAM16_ADDR                                      0x00000050
#define DATA_RAM16_DEFAULT                                   0x00000000
#define AVL_CONFIG_ADDR                                      0x00000060
#define AVL_CONFIG_DEFAULT                                   0x03ffd7fc
#define AVL_STATUS_ADDR                                      0x00000064
#define AVL_STATUS_DEFAULT                                   0x00000000
#define CLE_INTERRUPT_ADDR                                   0x00000080
#define CLE_INTERRUPT_DEFAULT                                0x00000000
#define CLE_INTERRUPTMASK_ADDR                               0x00000084
#define AVL_SEARCH_INT_ADDR                                  0x00000088
#define AVL_SEARCH_INT_DEFAULT                               0x00000000
#define AVL_SEARCH_INTMASK_ADDR                              0x0000008c
#define SW_INT_ADDR                                          0x00000090
#define SW_INT_DEFAULT                                       0x00000000
#define PT_RAM0_CTRL_ADDR                                    0x000000a0
#define PT_RAM0_CTRL_DEFAULT                                 0x00000000
#define PT_RAM1_CTRL_ADDR                                    0x000000a4
#define PT_RAM1_CTRL_DEFAULT                                 0x00000000
#define PT_RAM2_CTRL_ADDR                                    0x000000a8
#define PT_RAM2_CTRL_DEFAULT                                 0x00000000
#define PT_RAM3_CTRL_ADDR                                    0x000000ac
#define PT_RAM3_CTRL_DEFAULT                                 0x00000000
#define AVL_RAM0_CTRL_ADDR                                   0x000000b0
#define AVL_RAM0_CTRL_DEFAULT                                0x00000000
#define AVL_RAM1_CTRL_ADDR                                   0x000000b4
#define AVL_RAM1_CTRL_DEFAULT                                0x00000000
#define AVL_RAM2_CTRL_ADDR                                   0x000000b8
#define AVL_RAM2_CTRL_DEFAULT                                0x00000000
#define AVL_RAM3_CTRL_ADDR                                   0x000000bc
#define AVL_RAM3_CTRL_DEFAULT                                0x00000000
#define DB_RAM_CTRL_ADDR                                     0x000000c0
#define DB_RAM_CTRL_DEFAULT                                  0x00000000
#define DS_CTL_ADDR                                          0x000000dc
#define DS_CTL_DEFAULT                                       0x00040a0b
#define PTRAM_ERR_DIAGNOSTIC_ADDR                            0x000000e0
#define PTRAM_ERR_DIAGNOSTIC_DEFAULT                         0x00000000
#define AVLRAM_ERR_DIAGNOSTIC_ADDR                           0x000000e4
#define AVLRAM_ERR_DIAGNOSTIC_DEFAULT                        0x00000000
#define DBRAM_ERR_DIAGNOSTIC_ADDR                            0x000000e8
#define DBRAM_ERR_DIAGNOSTIC_DEFAULT                         0x00000000
#define SNPTR2_ADDR                                          0x00000500
#define SNPTR2_DEFAULT                                       0x00000000
#define SPPTR2_ADDR                                          0x00000504
#define SPPTR2_DEFAULT                                       0x00000000
#define DFCLSRESDBPTR2_ADDR                                  0x00000508
#define DFCLSRESDBPTR2_DEFAULT                               0x00001c00
#define DFCLSRESDB2_0_ADDR                                   0x0000050c
#define DFCLSRESDB2_0_DEFAULT                                0x00000000
#define DFCLSRESDB2_1_ADDR                                   0x00000510
#define DFCLSRESDB2_1_DEFAULT                                0x00000000
#define DFCLSRESDB2_2_ADDR                                   0x00000514
#define DFCLSRESDB2_2_DEFAULT                                0x00000000
#define DFCLSRESDB2_3_ADDR                                   0x00000518
#define DFCLSRESDB2_3_DEFAULT                                0x00000000
#define DFCLSRESDB2_4_ADDR                                   0x0000051c
#define DFCLSRESDB2_4_DEFAULT                                0x00000000
#define DFCLSRESDB2_5_ADDR                                   0x00000520
#define DFCLSRESDB2_5_DEFAULT                                0x00000000
#define PARSER_CTL2_ADDR                                     0x00000530
#define PARSER_CTL2_DEFAULT                                  0x00000000
#define TMAXHOP2_ADDR                                        0x00000534
#define TMAXHOP2_DEFAULT                                     0x00000040
#define PORTNUM2_ADDR                                        0x00000538
#define PORTNUM2_DEFAULT                                     0x00000002
#define RSS_CTRL2_ADDR                                       0x0000053c
#define RSS_CTRL2_DEFAULT                                    0x00000000
#define PARSER_STATUS2_ADDR                                  0x00000570
#define PARSER_STATUS2_DEFAULT                               0x00000000
#define PARSER_STATUS2MASK_ADDR                              0x00000574
#define SNPTR_CHANGE_STATUS2_ADDR                            0x00000578
#define SNPTR_CHANGE_STATUS2_DEFAULT                         0x00000000
#define ITABLE2_ERR_DIAGNOSTIC_ADDR                          0x0000058c
#define ITABLE2_ERR_DIAGNOSTIC_DEFAULT                       0x00000000
#define PKTRAM2_ERR_DIAGNOSTIC_ADDR                          0x00000590
#define PKTRAM2_ERR_DIAGNOSTIC_DEFAULT                       0x00000000
#define ITABLE2_CTRL_ADDR                                    0x00000594
#define ITABLE2_CTRL_DEFAULT                                 0x00000000
#define LSTNVST2_ADDR                                        0x000005a0
#define LSTNVST2_DEFAULT                                     0x00000000
#define LSTTRCNVST2_0_ADDR                                   0x000005a4
#define LSTTRCNVST2_0_DEFAULT                                0x00000000
#define LSTTRCNVST2_1_ADDR                                   0x000005a8
#define LSTTRCNVST2_1_DEFAULT                                0x00000000
#define LSTTRCNVST2_2_ADDR                                   0x000005ac
#define LSTTRCNVST2_2_DEFAULT                                0x00000000
#define LSTTRCNVST2_3_ADDR                                   0x000005b0
#define LSTTRCNVST2_3_DEFAULT                                0x00000000
#define LSTTRCNVST2_4_ADDR                                   0x000005b4
#define LSTTRCNVST2_4_DEFAULT                                0x00000000
#define LSTTRCNVST2_5_ADDR                                   0x000005b8
#define LSTTRCNVST2_5_DEFAULT                                0x00000000
#define LSTTRCNVST2_6_ADDR                                   0x000005bc
#define LSTTRCNVST2_6_DEFAULT                                0x00000000
#define LSTTRCNVST2_7_ADDR                                   0x000005c0
#define LSTTRCNVST2_7_DEFAULT                                0x00000000
#define LSTTRCNVST2_8_ADDR                                   0x000005c4
#define LSTTRCNVST2_8_DEFAULT                                0x00000000
#define LSTTRCNVST2_9_ADDR                                   0x000005c8
#define LSTTRCNVST2_9_DEFAULT                                0x00000000
#define LSTTRCNVST2_10_ADDR                                  0x000005cc
#define LSTTRCNVST2_10_DEFAULT                               0x00000000
#define LSTTRCNVST2_11_ADDR                                  0x000005d0
#define LSTTRCNVST2_11_DEFAULT                               0x00000000
#define LSTTRCNVST2_12_ADDR                                  0x000005d4
#define LSTTRCNVST2_12_DEFAULT                               0x00000000
#define LSTTRCNVST2_13_ADDR                                  0x000005d8
#define LSTTRCNVST2_13_DEFAULT                               0x00000000
#define LSTTRCNVST2_14_ADDR                                  0x000005dc
#define LSTTRCNVST2_14_DEFAULT                               0x00000000
#define LSTTRCNVST2_15_ADDR                                  0x000005e0
#define LSTTRCNVST2_15_DEFAULT                               0x00000000
#define FTRCNVSTSTR2_0_ADDR                                  0x000005f0
#define FTRCNVSTSTR2_0_DEFAULT                               0x00000008
#define FTRCNVST2_0_ADDR                                     0x000005f4
#define FTRCNVST2_0_DEFAULT                                  0x00000000
#define FTRCNVST2_1_ADDR                                     0x000005f8
#define FTRCNVST2_1_DEFAULT                                  0x00000000
#define FTRCNVST2_2_ADDR                                     0x000005fc
#define FTRCNVST2_2_DEFAULT                                  0x00000000
#define FTRCNVST2_3_ADDR                                     0x00000600
#define FTRCNVST2_3_DEFAULT                                  0x00000000
#define FTRCNVST2_4_ADDR                                     0x00000604
#define FTRCNVST2_4_DEFAULT                                  0x00000000
#define FTRCNVST2_5_ADDR                                     0x00000608
#define FTRCNVST2_5_DEFAULT                                  0x00000000
#define FTRCNVST2_6_ADDR                                     0x0000060c
#define FTRCNVST2_6_DEFAULT                                  0x00000000
#define FTRCNVST2_7_ADDR                                     0x00000610
#define FTRCNVST2_7_DEFAULT                                  0x00000000
#define FTRCNVST2_8_ADDR                                     0x00000614
#define FTRCNVST2_8_DEFAULT                                  0x00000000
#define FTRCNVST2_9_ADDR                                     0x00000618
#define FTRCNVST2_9_DEFAULT                                  0x00000000
#define FTRCNVST2_10_ADDR                                    0x0000061c
#define FTRCNVST2_10_DEFAULT                                 0x00000000
#define FTRCNVST2_11_ADDR                                    0x00000620
#define FTRCNVST2_11_DEFAULT                                 0x00000000
#define FTRCNVST2_12_ADDR                                    0x00000624
#define FTRCNVST2_12_DEFAULT                                 0x00000000
#define FTRCNVST2_13_ADDR                                    0x00000628
#define FTRCNVST2_13_DEFAULT                                 0x00000000
#define FTRCNVST2_14_ADDR                                    0x0000062c
#define FTRCNVST2_14_DEFAULT                                 0x00000000
#define FTRCNVST2_15_ADDR                                    0x00000630
#define FTRCNVST2_15_DEFAULT                                 0x00000000
#define TRCNVSTMON2_0_ADDR                                   0x00000640
#define TRCNVSTMON2_0_DEFAULT                                0x00000000
#define TRCNVSTMONCNT2_0_ADDR                                0x00000644
#define TRCNVSTMONCNT2_0_DEFAULT                             0x00000000
#define TRCNVSTMON2_1_ADDR                                   0x00000648
#define TRCNVSTMON2_1_DEFAULT                                0x00000000
#define TRCNVSTMONCNT2_1_ADDR                                0x0000064c
#define TRCNVSTMONCNT2_1_DEFAULT                             0x00000000
#define TRCNVSTMON2_2_ADDR                                   0x00000650
#define TRCNVSTMON2_2_DEFAULT                                0x00000000
#define TRCNVSTMONCNT2_2_ADDR                                0x00000654
#define TRCNVSTMONCNT2_2_DEFAULT                             0x00000000
#define TRCNVSTMON2_3_ADDR                                   0x00000658
#define TRCNVSTMON2_3_DEFAULT                                0x00000000
#define TRCNVSTMONCNT2_3_ADDR                                0x0000065c
#define TRCNVSTMONCNT2_3_DEFAULT                             0x00000000
#define TRCNVSTMON2_4_ADDR                                   0x00000660
#define TRCNVSTMON2_4_DEFAULT                                0x00000000
#define TRCNVSTMONCNT2_4_ADDR                                0x00000664
#define TRCNVSTMONCNT2_4_DEFAULT                             0x00000000
#define TRCNVSTMON2_5_ADDR                                   0x00000668
#define TRCNVSTMON2_5_DEFAULT                                0x00000000
#define TRCNVSTMONCNT2_5_ADDR                                0x0000066c
#define TRCNVSTMONCNT2_5_DEFAULT                             0x00000000
#define TRCNVSTMON2_6_ADDR                                   0x00000670
#define TRCNVSTMON2_6_DEFAULT                                0x00000000
#define TRCNVSTMONCNT2_6_ADDR                                0x00000674
#define TRCNVSTMONCNT2_6_DEFAULT                             0x00000000
#define TRCNVSTMON2_7_ADDR                                   0x00000678
#define TRCNVSTMON2_7_DEFAULT                                0x00000000
#define TRCNVSTMONCNT2_7_ADDR                                0x0000067c
#define TRCNVSTMONCNT2_7_DEFAULT                             0x00000000
#define TRCNVSTMON2_8_ADDR                                   0x00000680
#define TRCNVSTMON2_8_DEFAULT                                0x00000000
#define TRCNVSTMONCNT2_8_ADDR                                0x00000684
#define TRCNVSTMONCNT2_8_DEFAULT                             0x00000000
#define TRCNVSTMON2_9_ADDR                                   0x00000688
#define TRCNVSTMON2_9_DEFAULT                                0x00000000
#define TRCNVSTMONCNT2_9_ADDR                                0x0000068c
#define TRCNVSTMONCNT2_9_DEFAULT                             0x00000000
#define TRCNVSTMON2_10_ADDR                                  0x00000690
#define TRCNVSTMON2_10_DEFAULT                               0x00000000
#define TRCNVSTMONCNT2_10_ADDR                               0x00000694
#define TRCNVSTMONCNT2_10_DEFAULT                            0x00000000
#define TRCNVSTMON2_11_ADDR                                  0x00000698
#define TRCNVSTMON2_11_DEFAULT                               0x00000000
#define TRCNVSTMONCNT2_11_ADDR                               0x0000069c
#define TRCNVSTMONCNT2_11_DEFAULT                            0x00000000
#define TRCNVSTMON2_12_ADDR                                  0x000006a0
#define TRCNVSTMON2_12_DEFAULT                               0x00000000
#define TRCNVSTMONCNT2_12_ADDR                               0x000006a4
#define TRCNVSTMONCNT2_12_DEFAULT                            0x00000000
#define TRCNVSTMON2_13_ADDR                                  0x000006a8
#define TRCNVSTMON2_13_DEFAULT                               0x00000000
#define TRCNVSTMONCNT2_13_ADDR                               0x000006ac
#define TRCNVSTMONCNT2_13_DEFAULT                            0x00000000
#define TRCNVSTMON2_14_ADDR                                  0x000006b0
#define TRCNVSTMON2_14_DEFAULT                               0x00000000
#define TRCNVSTMONCNT2_14_ADDR                               0x000006b4
#define TRCNVSTMONCNT2_14_DEFAULT                            0x00000000
#define TRCNVSTMON2_15_ADDR                                  0x000006b8
#define TRCNVSTMON2_15_DEFAULT                               0x00000000
#define TRCNVSTMONCNT2_15_ADDR                               0x000006bc
#define TRCNVSTMONCNT2_15_DEFAULT                            0x00000000
#define HASH_DIAG_CTL2_ADDR                                  0x000006c0
#define HASH_DIAG_CTL2_DEFAULT                               0x00000000
#define HASH_SEED_DEFAULT2_ADDR                              0x000006c4
#define HASH_SEED_DEFAULT2_DEFAULT                           0x00000000
#define HASH_RESULT_DIAG2_ADDR                               0x000006c8
#define HASH_RESULT_DIAG2_DEFAULT                            0x00000000
#define CLE_AMA_CFG_REG_ADDR                                 0x00000700
#define CLE_AMA_CFG_REG_DEFAULT                              0x00011110
#define TSIF_CFG_CTL_ADDR                                    0x00000720
#define TSIF_CFG_CTL_DEFAULT                                 0x00000388
#define RSIF_CFG_CTL_ADDR                                    0x00000724
#define RSIF_CFG_CTL_DEFAULT                                 0x8a810104
#define CLE_RSIF_FIFO_EMPTYSTS0_ADDR                         0x0000075c
#define CLE_RSIF_FIFO_EMPTYSTS0_DEFAULT                      0x0000003f
#define CLE_RSIF_INT_REG0_ADDR                               0x00000760
#define CLE_RSIF_INT_REG0_DEFAULT                            0x00000000
#define CLE_RSIF_INT_REG0MASK_ADDR                           0x00000764
#define CLE_RSIF_FINT_REG0_ADDR                              0x00000768
#define CLE_RSIF_FINT_REG0_DEFAULT                           0x00000000
#define CLE_RSIF_FINT_REG0MASK_ADDR                          0x0000076c
#define CLE_RSIF_STS_REG0_ADDR                               0x00000770
#define CLE_RSIF_STS_REG0_DEFAULT                            0x00000000
#define CLE_RSIF_FPBUFF_TIMEOUT_STSREG0_ADDR                 0x00000774
#define CLE_RSIF_FPBUFF_TIMEOUT_STSREG0_DEFAULT              0x00000000
#define CLE_RSIF_FPBUFF_TIMEOUT_PARTIALDROP_STSREG0_ADDR     0x00000778
#define CLE_RSIF_FPBUFF_TIMEOUT_PARTIALDROP_STSREG0_DEFAULT 0x00000000
#define CLE_RSIF_FPBUFF_MIRROR_TIMEOUT_STSREG0_ADDR          0x0000077c
#define CLE_RSIF_FPBUFF_MIRROR_TIMEOUT_STSREG0_DEFAULT       0x00000000
#define CLE_RSIF_FPBUFF_MIRROR_TIMEOUT_PARTIALDROP_STSREG0_ADDR 0x00000780
#define CLE_RSIF_FPBUFF_MIRROR_TIMEOUT_PARTIALDROP_STSREG0_DEFAULT 0x00000000
#define CLE_RSIF_MIRROR_ERR_STSREG0_ADDR                     0x00000784
#define CLE_RSIF_MIRROR_ERR_STSREG0_DEFAULT                  0x00000000
#define CLE_RSIF_STS_CNTR_REG0_ADDR                          0x00000788
#define CLE_RSIF_STS_CNTR_REG0_DEFAULT                       0x00000000
#define CLE_RSIF_STS_DROP_CNTR_REG0_ADDR                     0x0000078c
#define CLE_RSIF_STS_DROP_CNTR_REG0_DEFAULT                  0x00000000
#define CLE_RSIF_LERR_MASK_ADDR                              0x00000790
#define CLE_RSIF_LERR_MASK_DEFAULT                           0x0000001f
#define CLE_TSIF_FIFO_EMPTYSTS0_ADDR                         0x000007a0
#define CLE_TSIF_FIFO_EMPTYSTS0_DEFAULT                      0x00000007
#define CLE_TSIF_INT_REG0_ADDR                               0x000007a4
#define CLE_TSIF_INT_REG0_DEFAULT                            0x00000000
#define CLE_TSIF_INT_REG0MASK_ADDR                           0x000007a8
#define CLE_TSIF_FINT_REG0_ADDR                              0x000007ac
#define CLE_TSIF_FINT_REG0_DEFAULT                           0x00000000
#define CLE_TSIF_FINT_REG0MASK_ADDR                          0x000007b0
#define CLE_TSIF_STS_REG0_ADDR                               0x000007b4
#define CLE_TSIF_STS_REG0_DEFAULT                            0x00000000
#define CLE_TSIF_STS_REG1_ADDR                               0x000007b8
#define CLE_TSIF_STS_REG1_DEFAULT                            0x00000000

/*	Register cle_bid	*/ 
/*	 Fields revno	 */
#define REVNO_WIDTH                                                   2
#define REVNO_SHIFT                                                  14
#define REVNO_MASK                                           0x0000c000
#define REVNO_RD(src)                        (((src) & 0x0000c000)>>14)
#define REVNO_SET(dst,src) \
                      (((dst) & ~0x0000c000) | (((u32)(src)<<14) & 0x0000c000))
/*	 Fields busid	 */
#define BUSID_WIDTH                                                   2
#define BUSID_SHIFT                                                  12
#define BUSID_MASK                                           0x00003000
#define BUSID_RD(src)                        (((src) & 0x00003000)>>12)
#define BUSID_SET(dst,src) \
                      (((dst) & ~0x00003000) | (((u32)(src)<<12) & 0x00003000))
/*	 Fields deviceid	 */
#define DEVICEID_WIDTH                                               12
#define DEVICEID_SHIFT                                                0
#define DEVICEID_MASK                                        0x00000fff
#define DEVICEID_RD(src)                         (((src) & 0x00000fff))
#define DEVICEID_SET(dst,src) \
                          (((dst) & ~0x00000fff) | (((u32)(src)) & 0x00000fff))

/*	Register indaddr	*/ 
/*	 Fields addr	 */
#define ADDR_WIDTH                                                   32
#define ADDR_SHIFT                                                    0
#define ADDR_MASK                                            0xffffffff
#define ADDR_RD(src)                             (((src) & 0xffffffff))
#define ADDR_WR(src)                        (((u32)(src)) & 0xffffffff)
#define ADDR_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register indcmd	*/ 
/*	 Fields avl_update	 */
#define AVL_UPDATE_WIDTH                                              1
#define AVL_UPDATE_SHIFT                                              6
#define AVL_UPDATE_MASK                                      0x00000040
#define AVL_UPDATE_RD(src)                    (((src) & 0x00000040)>>6)
#define AVL_UPDATE_WR(src)               (((u32)(src)<<6) & 0x00000040)
#define AVL_UPDATE_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*	 Fields avl_search	 */
#define AVL_SEARCH_WIDTH                                              1
#define AVL_SEARCH_SHIFT                                              5
#define AVL_SEARCH_MASK                                      0x00000020
#define AVL_SEARCH_RD(src)                    (((src) & 0x00000020)>>5)
#define AVL_SEARCH_WR(src)               (((u32)(src)<<5) & 0x00000020)
#define AVL_SEARCH_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*	 Fields avl_del	 */
#define AVL_DEL_WIDTH                                                 1
#define AVL_DEL_SHIFT                                                 4
#define AVL_DEL_MASK                                         0x00000010
#define AVL_DEL_RD(src)                       (((src) & 0x00000010)>>4)
#define AVL_DEL_WR(src)                  (((u32)(src)<<4) & 0x00000010)
#define AVL_DEL_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*	 Fields avl_add	 */
#define AVL_ADD_WIDTH                                                 1
#define AVL_ADD_SHIFT                                                 3
#define AVL_ADD_MASK                                         0x00000008
#define AVL_ADD_RD(src)                       (((src) & 0x00000008)>>3)
#define AVL_ADD_WR(src)                  (((u32)(src)<<3) & 0x00000008)
#define AVL_ADD_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*	 Fields lock	 */ /* Add CLE */
#define CLE_LOCK_WIDTH                                                    1
#define CLE_LOCK_SHIFT                                                    2
#define CLE_LOCK_MASK                                            0x00000004
#define CLE_LOCK_RD(src)                          (((src) & 0x00000004)>>2)
#define CLE_LOCK_WR(src)                     (((u32)(src)<<2) & 0x00000004)
#define CLE_LOCK_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields read	 */
#define CLE_READ_WIDTH                                                    1
#define CLE_READ_SHIFT                                                    1
#define CLE_READ_MASK                                            0x00000002
#define CLE_READ_RD(src)                          (((src) & 0x00000002)>>1)
#define CLE_READ_WR(src)                     (((u32)(src)<<1) & 0x00000002)
#define CLE_READ_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields write	 */
#define CLE_WRITE_WIDTH                                                   1
#define CLE_WRITE_SHIFT                                                   0
#define CLE_WRITE_MASK                                           0x00000001
#define CLE_WRITE_RD(src)                            (((src) & 0x00000001))
#define CLE_WRITE_WR(src)                       (((u32)(src)) & 0x00000001)
#define CLE_WRITE_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register indcmd_status	*/ 
/*	 Fields avl_err	 */
#define AVL_ERR_WIDTH                                                 1
#define AVL_ERR_SHIFT                                                31
#define AVL_ERR_MASK                                         0x80000000
#define AVL_ERR_RD(src)                      (((src) & 0x80000000)>>31)
#define AVL_ERR_SET(dst,src) \
                      (((dst) & ~0x80000000) | (((u32)(src)<<31) & 0x80000000))
/*	 Fields avl_del_srch_add_addr	 */
#define AVL_DEL_SRCH_ADD_ADDR_WIDTH                                  11
#define AVL_DEL_SRCH_ADD_ADDR_SHIFT                                  17
#define AVL_DEL_SRCH_ADD_ADDR_MASK                           0x0ffe0000
#define AVL_DEL_SRCH_ADD_ADDR_RD(src)        (((src) & 0x0ffe0000)>>17)
#define AVL_DEL_SRCH_ADD_ADDR_SET(dst,src) \
                      (((dst) & ~0x0ffe0000) | (((u32)(src)<<17) & 0x0ffe0000))
/*	 Fields avl_search_hit_db_ptr	 */
#define AVL_SEARCH_HIT_DB_PTR_WIDTH                                  10
#define AVL_SEARCH_HIT_DB_PTR_SHIFT                                   7
#define AVL_SEARCH_HIT_DB_PTR_MASK                           0x0001ff80
#define AVL_SEARCH_HIT_DB_PTR_RD(src)         (((src) & 0x0001ff80)>>7)
#define AVL_SEARCH_HIT_DB_PTR_SET(dst,src) \
                       (((dst) & ~0x0001ff80) | (((u32)(src)<<7) & 0x0001ff80))
/*	 Fields avl_search_done_miss	 */
#define AVL_SEARCH_DONE_MISS_WIDTH                                    1
#define AVL_SEARCH_DONE_MISS_SHIFT                                    6
#define AVL_SEARCH_DONE_MISS_MASK                            0x00000040
#define AVL_SEARCH_DONE_MISS_RD(src)          (((src) & 0x00000040)>>6)
#define AVL_SEARCH_DONE_MISS_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*	 Fields avl_search_done_hit	 */
#define AVL_SEARCH_DONE_HIT_WIDTH                                     1
#define AVL_SEARCH_DONE_HIT_SHIFT                                     5
#define AVL_SEARCH_DONE_HIT_MASK                             0x00000020
#define AVL_SEARCH_DONE_HIT_RD(src)           (((src) & 0x00000020)>>5)
#define AVL_SEARCH_DONE_HIT_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*	 Fields avl_del_done	 */
#define AVL_DEL_DONE_WIDTH                                            1
#define AVL_DEL_DONE_SHIFT                                            4
#define AVL_DEL_DONE_MASK                                    0x00000010
#define AVL_DEL_DONE_RD(src)                  (((src) & 0x00000010)>>4)
#define AVL_DEL_DONE_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*	 Fields avl_add_done	 */
#define AVL_ADD_DONE_WIDTH                                            1
#define AVL_ADD_DONE_SHIFT                                            3
#define AVL_ADD_DONE_MASK                                    0x00000008
#define AVL_ADD_DONE_RD(src)                  (((src) & 0x00000008)>>3)
#define AVL_ADD_DONE_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*	 Fields avl_update_done	 */
#define AVL_UPDATE_DONE_WIDTH                                         1
#define AVL_UPDATE_DONE_SHIFT                                         2
#define AVL_UPDATE_DONE_MASK                                 0x00000004
#define AVL_UPDATE_DONE_RD(src)               (((src) & 0x00000004)>>2)
#define AVL_UPDATE_DONE_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields read_done	 */
#define READ_DONE_WIDTH                                               1
#define READ_DONE_SHIFT                                               1
#define READ_DONE_MASK                                       0x00000002
#define READ_DONE_RD(src)                     (((src) & 0x00000002)>>1)
#define READ_DONE_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields write_done	 */
#define WRITE_DONE_WIDTH                                              1
#define WRITE_DONE_SHIFT                                              0
#define WRITE_DONE_MASK                                      0x00000001
#define WRITE_DONE_RD(src)                       (((src) & 0x00000001))
#define WRITE_DONE_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register data_ram0	*/ 
/*	 Fields data	 */
#define DATA0_WIDTH                                                  32
#define DATA0_SHIFT                                                   0
#define DATA0_MASK                                           0xffffffff
#define DATA0_RD(src)                            (((src) & 0xffffffff))
#define DATA0_WR(src)                       (((u32)(src)) & 0xffffffff)
#define DATA0_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register data_ram1	*/ 
/*	 Fields data	 */
#define DATA1_WIDTH                                                  32
#define DATA1_SHIFT                                                   0
#define DATA1_MASK                                           0xffffffff
#define DATA1_RD(src)                            (((src) & 0xffffffff))
#define DATA1_WR(src)                       (((u32)(src)) & 0xffffffff)
#define DATA1_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register data_ram2	*/ 
/*	 Fields data	 */
#define DATA2_WIDTH                                                  32
#define DATA2_SHIFT                                                   0
#define DATA2_MASK                                           0xffffffff
#define DATA2_RD(src)                            (((src) & 0xffffffff))
#define DATA2_WR(src)                       (((u32)(src)) & 0xffffffff)
#define DATA2_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register data_ram3	*/ 
/*	 Fields data	 */
#define DATA3_WIDTH                                                  32
#define DATA3_SHIFT                                                   0
#define DATA3_MASK                                           0xffffffff
#define DATA3_RD(src)                            (((src) & 0xffffffff))
#define DATA3_WR(src)                       (((u32)(src)) & 0xffffffff)
#define DATA3_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register data_ram4	*/ 
/*	 Fields data	 */
#define DATA4_WIDTH                                                  32
#define DATA4_SHIFT                                                   0
#define DATA4_MASK                                           0xffffffff
#define DATA4_RD(src)                            (((src) & 0xffffffff))
#define DATA4_WR(src)                       (((u32)(src)) & 0xffffffff)
#define DATA4_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register data_ram5	*/ 
/*	 Fields data	 */
#define DATA5_WIDTH                                                  32
#define DATA5_SHIFT                                                   0
#define DATA5_MASK                                           0xffffffff
#define DATA5_RD(src)                            (((src) & 0xffffffff))
#define DATA5_WR(src)                       (((u32)(src)) & 0xffffffff)
#define DATA5_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register data_ram6	*/ 
/*	 Fields data	 */
#define DATA6_WIDTH                                                  32
#define DATA6_SHIFT                                                   0
#define DATA6_MASK                                           0xffffffff
#define DATA6_RD(src)                            (((src) & 0xffffffff))
#define DATA6_WR(src)                       (((u32)(src)) & 0xffffffff)
#define DATA6_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register data_ram7	*/ 
/*	 Fields data	 */
#define DATA7_WIDTH                                                  32
#define DATA7_SHIFT                                                   0
#define DATA7_MASK                                           0xffffffff
#define DATA7_RD(src)                            (((src) & 0xffffffff))
#define DATA7_WR(src)                       (((u32)(src)) & 0xffffffff)
#define DATA7_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register data_ram8	*/ 
/*	 Fields data	 */
#define DATA8_WIDTH                                                  32
#define DATA8_SHIFT                                                   0
#define DATA8_MASK                                           0xffffffff
#define DATA8_RD(src)                            (((src) & 0xffffffff))
#define DATA8_WR(src)                       (((u32)(src)) & 0xffffffff)
#define DATA8_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register data_ram9	*/ 
/*	 Fields data	 */
#define DATA9_WIDTH                                                  32
#define DATA9_SHIFT                                                   0
#define DATA9_MASK                                           0xffffffff
#define DATA9_RD(src)                            (((src) & 0xffffffff))
#define DATA9_WR(src)                       (((u32)(src)) & 0xffffffff)
#define DATA9_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register data_ram10	*/ 
/*	 Fields data	 */
#define DATA0_F1_WIDTH                                               32
#define DATA0_F1_SHIFT                                                0
#define DATA0_F1_MASK                                        0xffffffff
#define DATA0_F1_RD(src)                         (((src) & 0xffffffff))
#define DATA0_F1_WR(src)                    (((u32)(src)) & 0xffffffff)
#define DATA0_F1_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register data_ram11	*/ 
/*	 Fields data	 */
#define DATA1_F1_WIDTH                                               32
#define DATA1_F1_SHIFT                                                0
#define DATA1_F1_MASK                                        0xffffffff
#define DATA1_F1_RD(src)                         (((src) & 0xffffffff))
#define DATA1_F1_WR(src)                    (((u32)(src)) & 0xffffffff)
#define DATA1_F1_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register data_ram12	*/ 
/*	 Fields data	 */
#define DATA2_F1_WIDTH                                               32
#define DATA2_F1_SHIFT                                                0
#define DATA2_F1_MASK                                        0xffffffff
#define DATA2_F1_RD(src)                         (((src) & 0xffffffff))
#define DATA2_F1_WR(src)                    (((u32)(src)) & 0xffffffff)
#define DATA2_F1_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register data_ram13	*/ 
/*	 Fields data	 */
#define DATA3_F1_WIDTH                                               32
#define DATA3_F1_SHIFT                                                0
#define DATA3_F1_MASK                                        0xffffffff
#define DATA3_F1_RD(src)                         (((src) & 0xffffffff))
#define DATA3_F1_WR(src)                    (((u32)(src)) & 0xffffffff)
#define DATA3_F1_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register data_ram14	*/ 
/*	 Fields data	 */
#define DATA4_F1_WIDTH                                               32
#define DATA4_F1_SHIFT                                                0
#define DATA4_F1_MASK                                        0xffffffff
#define DATA4_F1_RD(src)                         (((src) & 0xffffffff))
#define DATA4_F1_WR(src)                    (((u32)(src)) & 0xffffffff)
#define DATA4_F1_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register data_ram15	*/ 
/*	 Fields data	 */
#define DATA5_F1_WIDTH                                               32
#define DATA5_F1_SHIFT                                                0
#define DATA5_F1_MASK                                        0xffffffff
#define DATA5_F1_RD(src)                         (((src) & 0xffffffff))
#define DATA5_F1_WR(src)                    (((u32)(src)) & 0xffffffff)
#define DATA5_F1_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register data_ram16	*/ 
/*	 Fields data	 */
#define DATA6_F1_WIDTH                                               32
#define DATA6_F1_SHIFT                                                0
#define DATA6_F1_MASK                                        0xffffffff
#define DATA6_F1_RD(src)                         (((src) & 0xffffffff))
#define DATA6_F1_WR(src)                    (((u32)(src)) & 0xffffffff)
#define DATA6_F1_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register avl_config	*/ 
/*	 Fields maxsteps_thresh	 */
#define MAXSTEPS_THRESH_WIDTH                                        12
#define MAXSTEPS_THRESH_SHIFT                                        14
#define MAXSTEPS_THRESH_MASK                                 0x03ffc000
#define MAXSTEPS_THRESH_RD(src)              (((src) & 0x03ffc000)>>14)
#define MAXSTEPS_THRESH_WR(src)         (((u32)(src)<<14) & 0x03ffc000)
#define MAXSTEPS_THRESH_SET(dst,src) \
                      (((dst) & ~0x03ffc000) | (((u32)(src)<<14) & 0x03ffc000))
/*	 Fields srchdb_depth	 */
#define SRCHDB_DEPTH_WIDTH                                           12
#define SRCHDB_DEPTH_SHIFT                                            2
#define SRCHDB_DEPTH_MASK                                    0x00003ffc
#define SRCHDB_DEPTH_RD(src)                  (((src) & 0x00003ffc)>>2)
#define SRCHDB_DEPTH_WR(src)             (((u32)(src)<<2) & 0x00003ffc)
#define SRCHDB_DEPTH_SET(dst,src) \
                       (((dst) & ~0x00003ffc) | (((u32)(src)<<2) & 0x00003ffc))
/*	 Fields string_size	 */
#define STRING_SIZE_WIDTH                                             2
#define STRING_SIZE_SHIFT                                             0
#define STRING_SIZE_MASK                                     0x00000003
#define STRING_SIZE_RD(src)                      (((src) & 0x00000003))
#define STRING_SIZE_WR(src)                 (((u32)(src)) & 0x00000003)
#define STRING_SIZE_SET(dst,src) \
                          (((dst) & ~0x00000003) | (((u32)(src)) & 0x00000003))

/*	Register avl_status	*/ 
/*	 Fields root_addr	 */
#define ROOT_ADDR_WIDTH                                              11
#define ROOT_ADDR_SHIFT                                              12
#define ROOT_ADDR_MASK                                       0x007ff000
#define ROOT_ADDR_RD(src)                    (((src) & 0x007ff000)>>12)
#define ROOT_ADDR_SET(dst,src) \
                      (((dst) & ~0x007ff000) | (((u32)(src)<<12) & 0x007ff000))
/*	 Fields node_cnt	 */
#define NODE_CNT_WIDTH                                               12
#define NODE_CNT_SHIFT                                                0
#define NODE_CNT_MASK                                        0x00000fff
#define NODE_CNT_RD(src)                         (((src) & 0x00000fff))
#define NODE_CNT_SET(dst,src) \
                          (((dst) & ~0x00000fff) | (((u32)(src)) & 0x00000fff))

/*	Register cle_INT	*/ 
/*	 Fields ptramaddr_ge_128	 */
#define PTRAMADDR_GE_128_WIDTH                                        1
#define PTRAMADDR_GE_128_SHIFT                                        1
#define PTRAMADDR_GE_128_MASK                                0x00000002
#define PTRAMADDR_GE_128_RD(src)              (((src) & 0x00000002)>>1)
#define PTRAMADDR_GE_128_WR(src)         (((u32)(src)<<1) & 0x00000002)
#define PTRAMADDR_GE_128_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields cle_int	 */
#define CLE_INT_WIDTH                                                 1
#define CLE_INT_SHIFT                                                 0
#define CLE_INT_MASK                                         0x00000001
#define CLE_INT_RD(src)                          (((src) & 0x00000001))
#define CLE_INT_WR(src)                     (((u32)(src)) & 0x00000001)
#define CLE_INT_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register cle_interruptMask	*/
/*    Mask Register Fields ptramaddr_ge_128Mask    */
#define PTRAMADDR_GE_128MASK_WIDTH                                    1
#define PTRAMADDR_GE_128MASK_SHIFT                                    1
#define PTRAMADDR_GE_128MASK_MASK                            0x00000002
#define PTRAMADDR_GE_128MASK_RD(src)          (((src) & 0x00000002)>>1)
#define PTRAMADDR_GE_128MASK_WR(src)     (((u32)(src)<<1) & 0x00000002)
#define PTRAMADDR_GE_128MASK_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*    Mask Register Fields cle_intMask    */
#define CLE_INTMASK_WIDTH                                             1
#define CLE_INTMASK_SHIFT                                             0
#define CLE_INTMASK_MASK                                     0x00000001
#define CLE_INTMASK_RD(src)                      (((src) & 0x00000001))
#define CLE_INTMASK_WR(src)                 (((u32)(src)) & 0x00000001)
#define CLE_INTMASK_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register avl_search_int	*/ 
/*	 Fields fatal_wrselfpointerr	 */
#define FATAL_WRSELFPOINTERR_WIDTH                                    1
#define FATAL_WRSELFPOINTERR_SHIFT                                   10
#define FATAL_WRSELFPOINTERR_MASK                            0x00000400
#define FATAL_WRSELFPOINTERR_RD(src)         (((src) & 0x00000400)>>10)
#define FATAL_WRSELFPOINTERR_WR(src)    (((u32)(src)<<10) & 0x00000400)
#define FATAL_WRSELFPOINTERR_SET(dst,src) \
                      (((dst) & ~0x00000400) | (((u32)(src)<<10) & 0x00000400))
/*	 Fields fatal_rdselfpointerr	 */
#define FATAL_RDSELFPOINTERR_WIDTH                                    1
#define FATAL_RDSELFPOINTERR_SHIFT                                    9
#define FATAL_RDSELFPOINTERR_MASK                            0x00000200
#define FATAL_RDSELFPOINTERR_RD(src)          (((src) & 0x00000200)>>9)
#define FATAL_RDSELFPOINTERR_WR(src)     (((u32)(src)<<9) & 0x00000200)
#define FATAL_RDSELFPOINTERR_SET(dst,src) \
                       (((dst) & ~0x00000200) | (((u32)(src)<<9) & 0x00000200))
/*	 Fields fatal_wrbalerr	 */
#define FATAL_WRBALERR_WIDTH                                          1
#define FATAL_WRBALERR_SHIFT                                          8
#define FATAL_WRBALERR_MASK                                  0x00000100
#define FATAL_WRBALERR_RD(src)                (((src) & 0x00000100)>>8)
#define FATAL_WRBALERR_WR(src)           (((u32)(src)<<8) & 0x00000100)
#define FATAL_WRBALERR_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields fatal_rdbalerr	 */
#define FATAL_RDBALERR_WIDTH                                          1
#define FATAL_RDBALERR_SHIFT                                          7
#define FATAL_RDBALERR_MASK                                  0x00000080
#define FATAL_RDBALERR_RD(src)                (((src) & 0x00000080)>>7)
#define FATAL_RDBALERR_WR(src)           (((u32)(src)<<7) & 0x00000080)
#define FATAL_RDBALERR_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*	 Fields fatal_maxstepserr	 */
#define FATAL_MAXSTEPSERR_WIDTH                                       1
#define FATAL_MAXSTEPSERR_SHIFT                                       6
#define FATAL_MAXSTEPSERR_MASK                               0x00000040
#define FATAL_MAXSTEPSERR_RD(src)             (((src) & 0x00000040)>>6)
#define FATAL_MAXSTEPSERR_WR(src)        (((u32)(src)<<6) & 0x00000040)
#define FATAL_MAXSTEPSERR_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*	 Fields fatal_rderr_ram	 */
#define FATAL_RDERR_RAM_WIDTH                                         1
#define FATAL_RDERR_RAM_SHIFT                                         5
#define FATAL_RDERR_RAM_MASK                                 0x00000020
#define FATAL_RDERR_RAM_RD(src)               (((src) & 0x00000020)>>5)
#define FATAL_RDERR_RAM_WR(src)          (((u32)(src)<<5) & 0x00000020)
#define FATAL_RDERR_RAM_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*	 Fields rderr_ram	 */
#define RDERR_RAM_WIDTH                                               1
#define RDERR_RAM_SHIFT                                               4
#define RDERR_RAM_MASK                                       0x00000010
#define RDERR_RAM_RD(src)                     (((src) & 0x00000010)>>4)
#define RDERR_RAM_WR(src)                (((u32)(src)<<4) & 0x00000010)
#define RDERR_RAM_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*	 Fields delerr_ridnotfound	 */
#define DELERR_RIDNOTFOUND_WIDTH                                      1
#define DELERR_RIDNOTFOUND_SHIFT                                      3
#define DELERR_RIDNOTFOUND_MASK                              0x00000008
#define DELERR_RIDNOTFOUND_RD(src)            (((src) & 0x00000008)>>3)
#define DELERR_RIDNOTFOUND_WR(src)       (((u32)(src)<<3) & 0x00000008)
#define DELERR_RIDNOTFOUND_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*	 Fields delerr_empty	 */
#define DELERR_EMPTY_WIDTH                                            1
#define DELERR_EMPTY_SHIFT                                            2
#define DELERR_EMPTY_MASK                                    0x00000004
#define DELERR_EMPTY_RD(src)                  (((src) & 0x00000004)>>2)
#define DELERR_EMPTY_WR(src)             (((u32)(src)<<2) & 0x00000004)
#define DELERR_EMPTY_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields adderr_ridduplicate	 */
#define ADDERR_RIDDUPLICATE_WIDTH                                     1
#define ADDERR_RIDDUPLICATE_SHIFT                                     1
#define ADDERR_RIDDUPLICATE_MASK                             0x00000002
#define ADDERR_RIDDUPLICATE_RD(src)           (((src) & 0x00000002)>>1)
#define ADDERR_RIDDUPLICATE_WR(src)      (((u32)(src)<<1) & 0x00000002)
#define ADDERR_RIDDUPLICATE_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields adderr_full	 */
#define ADDERR_FULL_WIDTH                                             1
#define ADDERR_FULL_SHIFT                                             0
#define ADDERR_FULL_MASK                                     0x00000001
#define ADDERR_FULL_RD(src)                      (((src) & 0x00000001))
#define ADDERR_FULL_WR(src)                 (((u32)(src)) & 0x00000001)
#define ADDERR_FULL_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register avl_search_intMask	*/
/*    Mask Register Fields fatal_wrselfpointerrMask    */
#define FATAL_WRSELFPOINTERRMASK_WIDTH                                1
#define FATAL_WRSELFPOINTERRMASK_SHIFT                               10
#define FATAL_WRSELFPOINTERRMASK_MASK                        0x00000400
#define FATAL_WRSELFPOINTERRMASK_RD(src)     (((src) & 0x00000400)>>10)
#define FATAL_WRSELFPOINTERRMASK_WR(src) \
                                                (((u32)(src)<<10) & 0x00000400)
#define FATAL_WRSELFPOINTERRMASK_SET(dst,src) \
                      (((dst) & ~0x00000400) | (((u32)(src)<<10) & 0x00000400))
/*    Mask Register Fields fatal_rdselfpointerrMask    */
#define FATAL_RDSELFPOINTERRMASK_WIDTH                                1
#define FATAL_RDSELFPOINTERRMASK_SHIFT                                9
#define FATAL_RDSELFPOINTERRMASK_MASK                        0x00000200
#define FATAL_RDSELFPOINTERRMASK_RD(src)      (((src) & 0x00000200)>>9)
#define FATAL_RDSELFPOINTERRMASK_WR(src) \
                                                 (((u32)(src)<<9) & 0x00000200)
#define FATAL_RDSELFPOINTERRMASK_SET(dst,src) \
                       (((dst) & ~0x00000200) | (((u32)(src)<<9) & 0x00000200))
/*    Mask Register Fields fatal_wrbalerrMask    */
#define FATAL_WRBALERRMASK_WIDTH                                      1
#define FATAL_WRBALERRMASK_SHIFT                                      8
#define FATAL_WRBALERRMASK_MASK                              0x00000100
#define FATAL_WRBALERRMASK_RD(src)            (((src) & 0x00000100)>>8)
#define FATAL_WRBALERRMASK_WR(src)       (((u32)(src)<<8) & 0x00000100)
#define FATAL_WRBALERRMASK_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*    Mask Register Fields fatal_rdbalerrMask    */
#define FATAL_RDBALERRMASK_WIDTH                                      1
#define FATAL_RDBALERRMASK_SHIFT                                      7
#define FATAL_RDBALERRMASK_MASK                              0x00000080
#define FATAL_RDBALERRMASK_RD(src)            (((src) & 0x00000080)>>7)
#define FATAL_RDBALERRMASK_WR(src)       (((u32)(src)<<7) & 0x00000080)
#define FATAL_RDBALERRMASK_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*    Mask Register Fields fatal_maxstepserrMask    */
#define FATAL_MAXSTEPSERRMASK_WIDTH                                   1
#define FATAL_MAXSTEPSERRMASK_SHIFT                                   6
#define FATAL_MAXSTEPSERRMASK_MASK                           0x00000040
#define FATAL_MAXSTEPSERRMASK_RD(src)         (((src) & 0x00000040)>>6)
#define FATAL_MAXSTEPSERRMASK_WR(src)    (((u32)(src)<<6) & 0x00000040)
#define FATAL_MAXSTEPSERRMASK_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*    Mask Register Fields fatal_rderr_ramMask    */
#define FATAL_RDERR_RAMMASK_WIDTH                                     1
#define FATAL_RDERR_RAMMASK_SHIFT                                     5
#define FATAL_RDERR_RAMMASK_MASK                             0x00000020
#define FATAL_RDERR_RAMMASK_RD(src)           (((src) & 0x00000020)>>5)
#define FATAL_RDERR_RAMMASK_WR(src)      (((u32)(src)<<5) & 0x00000020)
#define FATAL_RDERR_RAMMASK_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*    Mask Register Fields rderr_ramMask    */
#define RDERR_RAMMASK_WIDTH                                           1
#define RDERR_RAMMASK_SHIFT                                           4
#define RDERR_RAMMASK_MASK                                   0x00000010
#define RDERR_RAMMASK_RD(src)                 (((src) & 0x00000010)>>4)
#define RDERR_RAMMASK_WR(src)            (((u32)(src)<<4) & 0x00000010)
#define RDERR_RAMMASK_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*    Mask Register Fields delerr_ridnotfoundMask    */
#define DELERR_RIDNOTFOUNDMASK_WIDTH                                  1
#define DELERR_RIDNOTFOUNDMASK_SHIFT                                  3
#define DELERR_RIDNOTFOUNDMASK_MASK                          0x00000008
#define DELERR_RIDNOTFOUNDMASK_RD(src)        (((src) & 0x00000008)>>3)
#define DELERR_RIDNOTFOUNDMASK_WR(src)   (((u32)(src)<<3) & 0x00000008)
#define DELERR_RIDNOTFOUNDMASK_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*    Mask Register Fields delerr_emptyMask    */
#define DELERR_EMPTYMASK_WIDTH                                        1
#define DELERR_EMPTYMASK_SHIFT                                        2
#define DELERR_EMPTYMASK_MASK                                0x00000004
#define DELERR_EMPTYMASK_RD(src)              (((src) & 0x00000004)>>2)
#define DELERR_EMPTYMASK_WR(src)         (((u32)(src)<<2) & 0x00000004)
#define DELERR_EMPTYMASK_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*    Mask Register Fields adderr_ridduplicateMask    */
#define ADDERR_RIDDUPLICATEMASK_WIDTH                                 1
#define ADDERR_RIDDUPLICATEMASK_SHIFT                                 1
#define ADDERR_RIDDUPLICATEMASK_MASK                         0x00000002
#define ADDERR_RIDDUPLICATEMASK_RD(src)       (((src) & 0x00000002)>>1)
#define ADDERR_RIDDUPLICATEMASK_WR(src)  (((u32)(src)<<1) & 0x00000002)
#define ADDERR_RIDDUPLICATEMASK_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*    Mask Register Fields adderr_fullMask    */
#define ADDERR_FULLMASK_WIDTH                                         1
#define ADDERR_FULLMASK_SHIFT                                         0
#define ADDERR_FULLMASK_MASK                                 0x00000001
#define ADDERR_FULLMASK_RD(src)                  (((src) & 0x00000001))
#define ADDERR_FULLMASK_WR(src)             (((u32)(src)) & 0x00000001)
#define ADDERR_FULLMASK_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register sw_int	*/ 
/*	 Fields sw_int	 */
#define SW_INT_WIDTH                                                  1
#define SW_INT_SHIFT                                                  0
#define SW_INT_MASK                                          0x00000001
#define SW_INT_RD(src)                           (((src) & 0x00000001))
#define SW_INT_WR(src)                      (((u32)(src)) & 0x00000001)
#define SW_INT_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register pt_ram0_ctrl	*/ 
/*	 Fields rme	 */
#define RME_WIDTH                                                     1
#define RME_SHIFT                                                     2
#define RME_MASK                                             0x00000004
#define RME_RD(src)                           (((src) & 0x00000004)>>2)
#define RME_WR(src)                      (((u32)(src)<<2) & 0x00000004)
#define RME_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields rm	 */
#define RM_WIDTH                                                      2
#define RM_SHIFT                                                      0
#define RM_MASK                                              0x00000003
#define RM_RD(src)                               (((src) & 0x00000003))
#define RM_WR(src)                          (((u32)(src)) & 0x00000003)
#define RM_SET(dst,src) \
                          (((dst) & ~0x00000003) | (((u32)(src)) & 0x00000003))

/*	Register pt_ram1_ctrl	*/ 
/*	 Fields rme	 */
#define RME_F1_WIDTH                                                  1
#define RME_F1_SHIFT                                                  2
#define RME_F1_MASK                                          0x00000004
#define RME_F1_RD(src)                        (((src) & 0x00000004)>>2)
#define RME_F1_WR(src)                   (((u32)(src)<<2) & 0x00000004)
#define RME_F1_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields rm	 */
#define RM_F1_WIDTH                                                   2
#define RM_F1_SHIFT                                                   0
#define RM_F1_MASK                                           0x00000003
#define RM_F1_RD(src)                            (((src) & 0x00000003))
#define RM_F1_WR(src)                       (((u32)(src)) & 0x00000003)
#define RM_F1_SET(dst,src) \
                          (((dst) & ~0x00000003) | (((u32)(src)) & 0x00000003))

/*	Register pt_ram2_ctrl	*/ 
/*	 Fields rme	 */
#define RME_F2_WIDTH                                                  1
#define RME_F2_SHIFT                                                  2
#define RME_F2_MASK                                          0x00000004
#define RME_F2_RD(src)                        (((src) & 0x00000004)>>2)
#define RME_F2_WR(src)                   (((u32)(src)<<2) & 0x00000004)
#define RME_F2_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields rm	 */
#define RM_F2_WIDTH                                                   2
#define RM_F2_SHIFT                                                   0
#define RM_F2_MASK                                           0x00000003
#define RM_F2_RD(src)                            (((src) & 0x00000003))
#define RM_F2_WR(src)                       (((u32)(src)) & 0x00000003)
#define RM_F2_SET(dst,src) \
                          (((dst) & ~0x00000003) | (((u32)(src)) & 0x00000003))

/*	Register pt_ram3_ctrl	*/ 
/*	 Fields rme	 */
#define RME_F3_WIDTH                                                  1
#define RME_F3_SHIFT                                                  2
#define RME_F3_MASK                                          0x00000004
#define RME_F3_RD(src)                        (((src) & 0x00000004)>>2)
#define RME_F3_WR(src)                   (((u32)(src)<<2) & 0x00000004)
#define RME_F3_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields rm	 */
#define RM_F3_WIDTH                                                   2
#define RM_F3_SHIFT                                                   0
#define RM_F3_MASK                                           0x00000003
#define RM_F3_RD(src)                            (((src) & 0x00000003))
#define RM_F3_WR(src)                       (((u32)(src)) & 0x00000003)
#define RM_F3_SET(dst,src) \
                          (((dst) & ~0x00000003) | (((u32)(src)) & 0x00000003))

/*	Register avl_ram0_ctrl	*/ 
/*	 Fields rme	 */
#define RME_F4_WIDTH                                                  1
#define RME_F4_SHIFT                                                  2
#define RME_F4_MASK                                          0x00000004
#define RME_F4_RD(src)                        (((src) & 0x00000004)>>2)
#define RME_F4_WR(src)                   (((u32)(src)<<2) & 0x00000004)
#define RME_F4_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields rm	 */
#define RM_F4_WIDTH                                                   2
#define RM_F4_SHIFT                                                   0
#define RM_F4_MASK                                           0x00000003
#define RM_F4_RD(src)                            (((src) & 0x00000003))
#define RM_F4_WR(src)                       (((u32)(src)) & 0x00000003)
#define RM_F4_SET(dst,src) \
                          (((dst) & ~0x00000003) | (((u32)(src)) & 0x00000003))

/*	Register avl_ram1_ctrl	*/ 
/*	 Fields rme	 */
#define RME_F5_WIDTH                                                  1
#define RME_F5_SHIFT                                                  2
#define RME_F5_MASK                                          0x00000004
#define RME_F5_RD(src)                        (((src) & 0x00000004)>>2)
#define RME_F5_WR(src)                   (((u32)(src)<<2) & 0x00000004)
#define RME_F5_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields rm	 */
#define RM_F5_WIDTH                                                   2
#define RM_F5_SHIFT                                                   0
#define RM_F5_MASK                                           0x00000003
#define RM_F5_RD(src)                            (((src) & 0x00000003))
#define RM_F5_WR(src)                       (((u32)(src)) & 0x00000003)
#define RM_F5_SET(dst,src) \
                          (((dst) & ~0x00000003) | (((u32)(src)) & 0x00000003))

/*	Register avl_ram2_ctrl	*/ 
/*	 Fields rme	 */
#define RME_F6_WIDTH                                                  1
#define RME_F6_SHIFT                                                  2
#define RME_F6_MASK                                          0x00000004
#define RME_F6_RD(src)                        (((src) & 0x00000004)>>2)
#define RME_F6_WR(src)                   (((u32)(src)<<2) & 0x00000004)
#define RME_F6_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields rm	 */
#define RM_F6_WIDTH                                                   2
#define RM_F6_SHIFT                                                   0
#define RM_F6_MASK                                           0x00000003
#define RM_F6_RD(src)                            (((src) & 0x00000003))
#define RM_F6_WR(src)                       (((u32)(src)) & 0x00000003)
#define RM_F6_SET(dst,src) \
                          (((dst) & ~0x00000003) | (((u32)(src)) & 0x00000003))

/*	Register avl_ram3_ctrl	*/ 
/*	 Fields rme	 */
#define RME_F7_WIDTH                                                  1
#define RME_F7_SHIFT                                                  2
#define RME_F7_MASK                                          0x00000004
#define RME_F7_RD(src)                        (((src) & 0x00000004)>>2)
#define RME_F7_WR(src)                   (((u32)(src)<<2) & 0x00000004)
#define RME_F7_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields rm	 */
#define RM_F7_WIDTH                                                   2
#define RM_F7_SHIFT                                                   0
#define RM_F7_MASK                                           0x00000003
#define RM_F7_RD(src)                            (((src) & 0x00000003))
#define RM_F7_WR(src)                       (((u32)(src)) & 0x00000003)
#define RM_F7_SET(dst,src) \
                          (((dst) & ~0x00000003) | (((u32)(src)) & 0x00000003))

/*	Register db_ram_ctrl	*/ 
/*	 Fields rme	 */
#define RME_F8_WIDTH                                                  1
#define RME_F8_SHIFT                                                  2
#define RME_F8_MASK                                          0x00000004
#define RME_F8_RD(src)                        (((src) & 0x00000004)>>2)
#define RME_F8_WR(src)                   (((u32)(src)<<2) & 0x00000004)
#define RME_F8_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields rm	 */
#define RM_F8_WIDTH                                                   2
#define RM_F8_SHIFT                                                   0
#define RM_F8_MASK                                           0x00000003
#define RM_F8_RD(src)                            (((src) & 0x00000003))
#define RM_F8_WR(src)                       (((u32)(src)) & 0x00000003)
#define RM_F8_SET(dst,src) \
                          (((dst) & ~0x00000003) | (((u32)(src)) & 0x00000003))

/*	Register ds_ctl	*/ 
/*	 Fields sleep_stat	 */
#define SLEEP_STAT_WIDTH                                              4
#define SLEEP_STAT_SHIFT                                             28
#define SLEEP_STAT_MASK                                      0xf0000000
#define SLEEP_STAT_RD(src)                   (((src) & 0xf0000000)>>28)
#define SLEEP_STAT_SET(dst,src) \
                      (((dst) & ~0xf0000000) | (((u32)(src)<<28) & 0xf0000000))
/*	 Fields wake_stat	 */
#define WAKE_STAT_WIDTH                                               4
#define WAKE_STAT_SHIFT                                              24
#define WAKE_STAT_MASK                                       0x0f000000
#define WAKE_STAT_RD(src)                    (((src) & 0x0f000000)>>24)
#define WAKE_STAT_SET(dst,src) \
                      (((dst) & ~0x0f000000) | (((u32)(src)<<24) & 0x0f000000))
/*	 Fields in_progress_stat	 */
#define IN_PROGRESS_STAT_WIDTH                                        4
#define IN_PROGRESS_STAT_SHIFT                                       20
#define IN_PROGRESS_STAT_MASK                                0x00f00000
#define IN_PROGRESS_STAT_RD(src)             (((src) & 0x00f00000)>>20)
#define IN_PROGRESS_STAT_SET(dst,src) \
                      (((dst) & ~0x00f00000) | (((u32)(src)<<20) & 0x00f00000))
/*	 Fields ram_ds	 */
#define RAM_DS_WIDTH                                                  1
#define RAM_DS_SHIFT                                                 19
#define RAM_DS_MASK                                          0x00080000
#define RAM_DS_RD(src)                       (((src) & 0x00080000)>>19)
#define RAM_DS_SET(dst,src) \
                      (((dst) & ~0x00080000) | (((u32)(src)<<19) & 0x00080000))
/*	 Fields ram_rdy	 */
#define RAM_RDY_WIDTH                                                 1
#define RAM_RDY_SHIFT                                                18
#define RAM_RDY_MASK                                         0x00040000
#define RAM_RDY_RD(src)                      (((src) & 0x00040000)>>18)
#define RAM_RDY_SET(dst,src) \
                      (((dst) & ~0x00040000) | (((u32)(src)<<18) & 0x00040000))
/*	 Fields dis_enet_rx_empty_usage	 */
#define DIS_ENET_RX_EMPTY_USAGE_WIDTH                                 1
#define DIS_ENET_RX_EMPTY_USAGE_SHIFT                                17
#define DIS_ENET_RX_EMPTY_USAGE_MASK                         0x00020000
#define DIS_ENET_RX_EMPTY_USAGE_RD(src)      (((src) & 0x00020000)>>17)
#define DIS_ENET_RX_EMPTY_USAGE_WR(src) \
                                                (((u32)(src)<<17) & 0x00020000)
#define DIS_ENET_RX_EMPTY_USAGE_SET(dst,src) \
                      (((dst) & ~0x00020000) | (((u32)(src)<<17) & 0x00020000))
/*	 Fields ds_ctl_enable	 */
#define DS_CTL_ENABLE_WIDTH                                           1
#define DS_CTL_ENABLE_SHIFT                                          16
#define DS_CTL_ENABLE_MASK                                   0x00010000
#define DS_CTL_ENABLE_RD(src)                (((src) & 0x00010000)>>16)
#define DS_CTL_ENABLE_WR(src)           (((u32)(src)<<16) & 0x00010000)
#define DS_CTL_ENABLE_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*	 Fields ds_sleep_timeout_cnt	 */
#define DS_SLEEP_TIMEOUT_CNT_WIDTH                                    8
#define DS_SLEEP_TIMEOUT_CNT_SHIFT                                    8
#define DS_SLEEP_TIMEOUT_CNT_MASK                            0x0000ff00
#define DS_SLEEP_TIMEOUT_CNT_RD(src)          (((src) & 0x0000ff00)>>8)
#define DS_SLEEP_TIMEOUT_CNT_WR(src)     (((u32)(src)<<8) & 0x0000ff00)
#define DS_SLEEP_TIMEOUT_CNT_SET(dst,src) \
                       (((dst) & ~0x0000ff00) | (((u32)(src)<<8) & 0x0000ff00))
/*	 Fields ds_wake_timeout_cnt	 */
#define DS_WAKE_TIMEOUT_CNT_WIDTH                                     8
#define DS_WAKE_TIMEOUT_CNT_SHIFT                                     0
#define DS_WAKE_TIMEOUT_CNT_MASK                             0x000000ff
#define DS_WAKE_TIMEOUT_CNT_RD(src)              (((src) & 0x000000ff))
#define DS_WAKE_TIMEOUT_CNT_WR(src)         (((u32)(src)) & 0x000000ff)
#define DS_WAKE_TIMEOUT_CNT_SET(dst,src) \
                          (((dst) & ~0x000000ff) | (((u32)(src)) & 0x000000ff))

/*	Register ptram_err_diagnostic	*/ 
/*	 Fields Error_Addr	 */
#define ERROR_ADDR_WIDTH                                              9
#define ERROR_ADDR_SHIFT                                              2
#define ERROR_ADDR_MASK                                      0x000007fc
#define ERROR_ADDR_RD(src)                    (((src) & 0x000007fc)>>2)
#define ERROR_ADDR_WR(src)               (((u32)(src)<<2) & 0x000007fc)
#define ERROR_ADDR_SET(dst,src) \
                       (((dst) & ~0x000007fc) | (((u32)(src)<<2) & 0x000007fc))
/*	 Fields Error_Addr_Enable	 */
#define ERROR_ADDR_ENABLE_WIDTH                                       1
#define ERROR_ADDR_ENABLE_SHIFT                                       1
#define ERROR_ADDR_ENABLE_MASK                               0x00000002
#define ERROR_ADDR_ENABLE_RD(src)             (((src) & 0x00000002)>>1)
#define ERROR_ADDR_ENABLE_WR(src)        (((u32)(src)<<1) & 0x00000002)
#define ERROR_ADDR_ENABLE_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields Force_Read_Error_Enable	 */
#define FORCE_READ_ERROR_ENABLE_WIDTH                                 1
#define FORCE_READ_ERROR_ENABLE_SHIFT                                 0
#define FORCE_READ_ERROR_ENABLE_MASK                         0x00000001
#define FORCE_READ_ERROR_ENABLE_RD(src)          (((src) & 0x00000001))
#define FORCE_READ_ERROR_ENABLE_WR(src)     (((u32)(src)) & 0x00000001)
#define FORCE_READ_ERROR_ENABLE_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register avlram_err_diagnostic	*/ 
/*	 Fields Error_Addr	 */
#define ERROR_ADDR_F1_WIDTH                                           9
#define ERROR_ADDR_F1_SHIFT                                           2
#define ERROR_ADDR_F1_MASK                                   0x000007fc
#define ERROR_ADDR_F1_RD(src)                 (((src) & 0x000007fc)>>2)
#define ERROR_ADDR_F1_WR(src)            (((u32)(src)<<2) & 0x000007fc)
#define ERROR_ADDR_F1_SET(dst,src) \
                       (((dst) & ~0x000007fc) | (((u32)(src)<<2) & 0x000007fc))
/*	 Fields Error_Addr_Enable	 */
#define ERROR_ADDR_ENABLE_F1_WIDTH                                    1
#define ERROR_ADDR_ENABLE_F1_SHIFT                                    1
#define ERROR_ADDR_ENABLE_F1_MASK                            0x00000002
#define ERROR_ADDR_ENABLE_F1_RD(src)          (((src) & 0x00000002)>>1)
#define ERROR_ADDR_ENABLE_F1_WR(src)     (((u32)(src)<<1) & 0x00000002)
#define ERROR_ADDR_ENABLE_F1_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields Force_Read_Error_Enable	 */
#define FORCE_READ_ERROR_ENABLE_F1_WIDTH                              1
#define FORCE_READ_ERROR_ENABLE_F1_SHIFT                              0
#define FORCE_READ_ERROR_ENABLE_F1_MASK                      0x00000001
#define FORCE_READ_ERROR_ENABLE_F1_RD(src)       (((src) & 0x00000001))
#define FORCE_READ_ERROR_ENABLE_F1_WR(src)  (((u32)(src)) & 0x00000001)
#define FORCE_READ_ERROR_ENABLE_F1_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register dbram_err_diagnostic	*/ 
/*	 Fields Error_Addr	 */
#define ERROR_ADDR_F2_WIDTH                                          10
#define ERROR_ADDR_F2_SHIFT                                           2
#define ERROR_ADDR_F2_MASK                                   0x00000ffc
#define ERROR_ADDR_F2_RD(src)                 (((src) & 0x00000ffc)>>2)
#define ERROR_ADDR_F2_WR(src)            (((u32)(src)<<2) & 0x00000ffc)
#define ERROR_ADDR_F2_SET(dst,src) \
                       (((dst) & ~0x00000ffc) | (((u32)(src)<<2) & 0x00000ffc))
/*	 Fields Error_Addr_Enable	 */
#define ERROR_ADDR_ENABLE_F2_WIDTH                                    1
#define ERROR_ADDR_ENABLE_F2_SHIFT                                    1
#define ERROR_ADDR_ENABLE_F2_MASK                            0x00000002
#define ERROR_ADDR_ENABLE_F2_RD(src)          (((src) & 0x00000002)>>1)
#define ERROR_ADDR_ENABLE_F2_WR(src)     (((u32)(src)<<1) & 0x00000002)
#define ERROR_ADDR_ENABLE_F2_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields Force_Read_Error_Enable	 */
#define FORCE_READ_ERROR_ENABLE_F2_WIDTH                              1
#define FORCE_READ_ERROR_ENABLE_F2_SHIFT                              0
#define FORCE_READ_ERROR_ENABLE_F2_MASK                      0x00000001
#define FORCE_READ_ERROR_ENABLE_F2_RD(src)       (((src) & 0x00000001))
#define FORCE_READ_ERROR_ENABLE_F2_WR(src)  (((u32)(src)) & 0x00000001)
#define FORCE_READ_ERROR_ENABLE_F2_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register snptr2	*/ 
/*	 Fields wol_mode	 */
#define WOL_MODE2_WIDTH                                               1
#define WOL_MODE2_SHIFT                                              31
#define WOL_MODE2_MASK                                       0x80000000
#define WOL_MODE2_RD(src)                    (((src) & 0x80000000)>>31)
#define WOL_MODE2_WR(src)               (((u32)(src)<<31) & 0x80000000)
#define WOL_MODE2_SET(dst,src) \
                      (((dst) & ~0x80000000) | (((u32)(src)<<31) & 0x80000000))
/*	 Fields cle_eth_spare	 */
#define CLE_ETH_SPARE2_WIDTH                                          4
#define CLE_ETH_SPARE2_SHIFT                                         27
#define CLE_ETH_SPARE2_MASK                                  0x78000000
#define CLE_ETH_SPARE2_RD(src)               (((src) & 0x78000000)>>27)
#define CLE_ETH_SPARE2_WR(src)          (((u32)(src)<<27) & 0x78000000)
#define CLE_ETH_SPARE2_SET(dst,src) \
                      (((dst) & ~0x78000000) | (((u32)(src)<<27) & 0x78000000))
/*	 Fields snptr	 */
#define SNPTR2_WIDTH                                                 14
#define SNPTR2_SHIFT                                                  0
#define SNPTR2_MASK                                          0x00003fff
#define SNPTR2_RD(src)                           (((src) & 0x00003fff))
#define SNPTR2_WR(src)                      (((u32)(src)) & 0x00003fff)
#define SNPTR2_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register spptr2	*/ 
/*	 Fields spptr	 */
#define SPPTR2_WIDTH                                                  9
#define SPPTR2_SHIFT                                                  0
#define SPPTR2_MASK                                          0x000001ff
#define SPPTR2_RD(src)                           (((src) & 0x000001ff))
#define SPPTR2_WR(src)                      (((u32)(src)) & 0x000001ff)
#define SPPTR2_SET(dst,src) \
                          (((dst) & ~0x000001ff) | (((u32)(src)) & 0x000001ff))

/*	Register dfclsresdbptr2	*/ 
/*	 Fields dfclsresdbpriority	 */
#define DFCLSRESDBPRIORITY2_WIDTH                                     3
#define DFCLSRESDBPRIORITY2_SHIFT                                    10
#define DFCLSRESDBPRIORITY2_MASK                             0x00001c00
#define DFCLSRESDBPRIORITY2_RD(src)          (((src) & 0x00001c00)>>10)
#define DFCLSRESDBPRIORITY2_WR(src)     (((u32)(src)<<10) & 0x00001c00)
#define DFCLSRESDBPRIORITY2_SET(dst,src) \
                      (((dst) & ~0x00001c00) | (((u32)(src)<<10) & 0x00001c00))
/*	 Fields dfclsresdbptr	 */
#define DFCLSRESDBPTR2_WIDTH                                         10
#define DFCLSRESDBPTR2_SHIFT                                          0
#define DFCLSRESDBPTR2_MASK                                  0x000003ff
#define DFCLSRESDBPTR2_RD(src)                   (((src) & 0x000003ff))
#define DFCLSRESDBPTR2_WR(src)              (((u32)(src)) & 0x000003ff)
#define DFCLSRESDBPTR2_SET(dst,src) \
                          (((dst) & ~0x000003ff) | (((u32)(src)) & 0x000003ff))

/*	Register dfclsresdb2_0	*/ 
/*	 Fields dfclsresdb	 */
#define DFCLSRESDB0_WIDTH                                            32
#define DFCLSRESDB0_SHIFT                                             0
#define DFCLSRESDB0_MASK                                     0xffffffff
#define DFCLSRESDB0_RD(src)                      (((src) & 0xffffffff))
#define DFCLSRESDB0_WR(src)                 (((u32)(src)) & 0xffffffff)
#define DFCLSRESDB0_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register dfclsresdb2_1	*/ 
/*	 Fields dfclsresdb	 */
#define DFCLSRESDB1_WIDTH                                            32
#define DFCLSRESDB1_SHIFT                                             0
#define DFCLSRESDB1_MASK                                     0xffffffff
#define DFCLSRESDB1_RD(src)                      (((src) & 0xffffffff))
#define DFCLSRESDB1_WR(src)                 (((u32)(src)) & 0xffffffff)
#define DFCLSRESDB1_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register dfclsresdb2_2	*/ 
/*	 Fields dfclsresdb	 */
#define DFCLSRESDB2_WIDTH                                            32
#define DFCLSRESDB2_SHIFT                                             0
#define DFCLSRESDB2_MASK                                     0xffffffff
#define DFCLSRESDB2_RD(src)                      (((src) & 0xffffffff))
#define DFCLSRESDB2_WR(src)                 (((u32)(src)) & 0xffffffff)
#define DFCLSRESDB2_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register dfclsresdb2_3	*/ 
/*	 Fields dfclsresdb	 */
#define DFCLSRESDB3_WIDTH                                            32
#define DFCLSRESDB3_SHIFT                                             0
#define DFCLSRESDB3_MASK                                     0xffffffff
#define DFCLSRESDB3_RD(src)                      (((src) & 0xffffffff))
#define DFCLSRESDB3_WR(src)                 (((u32)(src)) & 0xffffffff)
#define DFCLSRESDB3_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register dfclsresdb2_4	*/ 
/*	 Fields dfclsresdb	 */
#define DFCLSRESDB4_WIDTH                                            32
#define DFCLSRESDB4_SHIFT                                             0
#define DFCLSRESDB4_MASK                                     0xffffffff
#define DFCLSRESDB4_RD(src)                      (((src) & 0xffffffff))
#define DFCLSRESDB4_WR(src)                 (((u32)(src)) & 0xffffffff)
#define DFCLSRESDB4_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register dfclsresdb2_5	*/ 
/*	 Fields dfclsresdb	 */
#define DFCLSRESDB5_WIDTH                                            32
#define DFCLSRESDB5_SHIFT                                             0
#define DFCLSRESDB5_MASK                                     0xffffffff
#define DFCLSRESDB5_RD(src)                      (((src) & 0xffffffff))
#define DFCLSRESDB5_WR(src)                 (((u32)(src)) & 0xffffffff)
#define DFCLSRESDB5_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register parser_ctl2	*/ 
/*	 Fields pkt_data_msk_en	 */
#define PKT_DATA_MSK_EN2_WIDTH                                        1
#define PKT_DATA_MSK_EN2_SHIFT                                       31
#define PKT_DATA_MSK_EN2_MASK                                0x80000000
#define PKT_DATA_MSK_EN2_RD(src)             (((src) & 0x80000000)>>31)
#define PKT_DATA_MSK_EN2_WR(src)        (((u32)(src)<<31) & 0x80000000)
#define PKT_DATA_MSK_EN2_SET(dst,src) \
                      (((dst) & ~0x80000000) | (((u32)(src)<<31) & 0x80000000))
/*	 Fields use_default_ptr_as_nxt_dec_ptr	 */
#define USE_DEFAULT_PTR_AS_NXT_DEC_PTR2_WIDTH                         1
#define USE_DEFAULT_PTR_AS_NXT_DEC_PTR2_SHIFT                        30
#define USE_DEFAULT_PTR_AS_NXT_DEC_PTR2_MASK                 0x40000000
#define USE_DEFAULT_PTR_AS_NXT_DEC_PTR2_RD(src) \
                                                    (((src) & 0x40000000)>>30)
#define USE_DEFAULT_PTR_AS_NXT_DEC_PTR2_WR(src) \
                                                (((u32)(src)<<30) & 0x40000000)
#define USE_DEFAULT_PTR_AS_NXT_DEC_PTR2_SET(dst,src) \
                      (((dst) & ~0x40000000) | (((u32)(src)<<30) & 0x40000000))
/*	 Fields parser_halt	 */
#define PARSER_HALT2_WIDTH                                            1
#define PARSER_HALT2_SHIFT                                            0
#define PARSER_HALT2_MASK                                    0x00000001
#define PARSER_HALT2_RD(src)                     (((src) & 0x00000001))
#define PARSER_HALT2_WR(src)                (((u32)(src)) & 0x00000001)
#define PARSER_HALT2_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register tmaxhop2	*/ 
/*	 Fields tmaxhop	 */
#define TMAXHOP2_WIDTH                                                8
#define TMAXHOP2_SHIFT                                                0
#define TMAXHOP2_MASK                                        0x000000ff
#define TMAXHOP2_RD(src)                         (((src) & 0x000000ff))
#define TMAXHOP2_WR(src)                    (((u32)(src)) & 0x000000ff)
#define TMAXHOP2_SET(dst,src) \
                          (((dst) & ~0x000000ff) | (((u32)(src)) & 0x000000ff))

/*	Register portnum2	*/ 
/*	 Fields portnum2	 */
#define PORTNUM22_WIDTH                                               8
#define PORTNUM22_SHIFT                                               0
#define PORTNUM22_MASK                                       0x000000ff
#define PORTNUM22_RD(src)                        (((src) & 0x000000ff))
#define PORTNUM22_WR(src)                   (((u32)(src)) & 0x000000ff)
#define PORTNUM22_SET(dst,src) \
                          (((dst) & ~0x000000ff) | (((u32)(src)) & 0x000000ff))

/*	Register rss_ctrl2	*/ 
/*	 Fields ipv6_hashtype	 */
#define IPV6_HASHTYPE2_WIDTH                                          2
#define IPV6_HASHTYPE2_SHIFT                                          3
#define IPV6_HASHTYPE2_MASK                                  0x00000018
#define IPV6_HASHTYPE2_RD(src)                (((src) & 0x00000018)>>3)
#define IPV6_HASHTYPE2_WR(src)           (((u32)(src)<<3) & 0x00000018)
#define IPV6_HASHTYPE2_SET(dst,src) \
                       (((dst) & ~0x00000018) | (((u32)(src)<<3) & 0x00000018))
/*	 Fields ipv4_hashtype	 */
#define IPV4_HASHTYPE2_WIDTH                                          2
#define IPV4_HASHTYPE2_SHIFT                                          1
#define IPV4_HASHTYPE2_MASK                                  0x00000006
#define IPV4_HASHTYPE2_RD(src)                (((src) & 0x00000006)>>1)
#define IPV4_HASHTYPE2_WR(src)           (((u32)(src)<<1) & 0x00000006)
#define IPV4_HASHTYPE2_SET(dst,src) \
                       (((dst) & ~0x00000006) | (((u32)(src)<<1) & 0x00000006))
/*	 Fields enable	 */
#define ENABLE2_WIDTH                                                 1
#define ENABLE2_SHIFT                                                 0
#define ENABLE2_MASK                                         0x00000001
#define ENABLE2_RD(src)                          (((src) & 0x00000001))
#define ENABLE2_WR(src)                     (((u32)(src)) & 0x00000001)
#define ENABLE2_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register parser_status2	*/ 
/*	 Fields itableErr	 */
#define ITABLEERR2_WIDTH                                              1
#define ITABLEERR2_SHIFT                                              8
#define ITABLEERR2_MASK                                      0x00000100
#define ITABLEERR2_RD(src)                    (((src) & 0x00000100)>>8)
#define ITABLEERR2_WR(src)               (((u32)(src)<<8) & 0x00000100)
#define ITABLEERR2_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields SrchDbRamErr	 */
#define SRCHDBRAMERR2_WIDTH                                           1
#define SRCHDBRAMERR2_SHIFT                                           7
#define SRCHDBRAMERR2_MASK                                   0x00000080
#define SRCHDBRAMERR2_RD(src)                 (((src) & 0x00000080)>>7)
#define SRCHDBRAMERR2_WR(src)            (((u32)(src)<<7) & 0x00000080)
#define SRCHDBRAMERR2_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*	 Fields PrsrDbRamErr	 */
#define PRSRDBRAMERR2_WIDTH                                           1
#define PRSRDBRAMERR2_SHIFT                                           6
#define PRSRDBRAMERR2_MASK                                   0x00000040
#define PRSRDBRAMERR2_RD(src)                 (((src) & 0x00000040)>>6)
#define PRSRDBRAMERR2_WR(src)            (((u32)(src)<<6) & 0x00000040)
#define PRSRDBRAMERR2_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*	 Fields PktRamErr	 */
#define PKTRAMERR2_WIDTH                                              1
#define PKTRAMERR2_SHIFT                                              5
#define PKTRAMERR2_MASK                                      0x00000020
#define PKTRAMERR2_RD(src)                    (((src) & 0x00000020)>>5)
#define PKTRAMERR2_WR(src)               (((u32)(src)<<5) & 0x00000020)
#define PKTRAMERR2_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*	 Fields PTRamErr	 */
#define PTRAMERR2_WIDTH                                               1
#define PTRAMERR2_SHIFT                                               4
#define PTRAMERR2_MASK                                       0x00000010
#define PTRAMERR2_RD(src)                     (((src) & 0x00000010)>>4)
#define PTRAMERR2_WR(src)                (((u32)(src)<<4) & 0x00000010)
#define PTRAMERR2_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*	 Fields PrsrInvMSBStrErr	 */
#define PRSRINVMSBSTRERR2_WIDTH                                       1
#define PRSRINVMSBSTRERR2_SHIFT                                       3
#define PRSRINVMSBSTRERR2_MASK                               0x00000008
#define PRSRINVMSBSTRERR2_RD(src)             (((src) & 0x00000008)>>3)
#define PRSRINVMSBSTRERR2_WR(src)        (((u32)(src)<<3) & 0x00000008)
#define PRSRINVMSBSTRERR2_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*	 Fields PktOffsetExEop	 */
#define PKTOFFSETEXEOP2_WIDTH                                         1
#define PKTOFFSETEXEOP2_SHIFT                                         2
#define PKTOFFSETEXEOP2_MASK                                 0x00000004
#define PKTOFFSETEXEOP2_RD(src)               (((src) & 0x00000004)>>2)
#define PKTOFFSETEXEOP2_WR(src)          (((u32)(src)<<2) & 0x00000004)
#define PKTOFFSETEXEOP2_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields maxhoperr	 */
#define MAXHOPERR2_WIDTH                                              1
#define MAXHOPERR2_SHIFT                                              1
#define MAXHOPERR2_MASK                                      0x00000002
#define MAXHOPERR2_RD(src)                    (((src) & 0x00000002)>>1)
#define MAXHOPERR2_WR(src)               (((u32)(src)<<1) & 0x00000002)
#define MAXHOPERR2_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields parser_halt_status	 */
#define PARSER_HALT_STATUS2_WIDTH                                     1
#define PARSER_HALT_STATUS2_SHIFT                                     0
#define PARSER_HALT_STATUS2_MASK                             0x00000001
#define PARSER_HALT_STATUS2_RD(src)              (((src) & 0x00000001))
#define PARSER_HALT_STATUS2_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register parser_status2Mask	*/
/*    Mask Register Fields itableErrMask    */
#define ITABLEERRMASK_WIDTH                                           1
#define ITABLEERRMASK_SHIFT                                           8
#define ITABLEERRMASK_MASK                                   0x00000100
#define ITABLEERRMASK_RD(src)                 (((src) & 0x00000100)>>8)
#define ITABLEERRMASK_WR(src)            (((u32)(src)<<8) & 0x00000100)
#define ITABLEERRMASK_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*    Mask Register Fields SrchDbRamErrMask    */
#define SRCHDBRAMERRMASK_WIDTH                                        1
#define SRCHDBRAMERRMASK_SHIFT                                        7
#define SRCHDBRAMERRMASK_MASK                                0x00000080
#define SRCHDBRAMERRMASK_RD(src)              (((src) & 0x00000080)>>7)
#define SRCHDBRAMERRMASK_WR(src)         (((u32)(src)<<7) & 0x00000080)
#define SRCHDBRAMERRMASK_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*    Mask Register Fields PrsrDbRamErrMask    */
#define PRSRDBRAMERRMASK_WIDTH                                        1
#define PRSRDBRAMERRMASK_SHIFT                                        6
#define PRSRDBRAMERRMASK_MASK                                0x00000040
#define PRSRDBRAMERRMASK_RD(src)              (((src) & 0x00000040)>>6)
#define PRSRDBRAMERRMASK_WR(src)         (((u32)(src)<<6) & 0x00000040)
#define PRSRDBRAMERRMASK_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*    Mask Register Fields PktRamErrMask    */
#define PKTRAMERRMASK_WIDTH                                           1
#define PKTRAMERRMASK_SHIFT                                           5
#define PKTRAMERRMASK_MASK                                   0x00000020
#define PKTRAMERRMASK_RD(src)                 (((src) & 0x00000020)>>5)
#define PKTRAMERRMASK_WR(src)            (((u32)(src)<<5) & 0x00000020)
#define PKTRAMERRMASK_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*    Mask Register Fields PTRamErrMask    */
#define PTRAMERRMASK_WIDTH                                            1
#define PTRAMERRMASK_SHIFT                                            4
#define PTRAMERRMASK_MASK                                    0x00000010
#define PTRAMERRMASK_RD(src)                  (((src) & 0x00000010)>>4)
#define PTRAMERRMASK_WR(src)             (((u32)(src)<<4) & 0x00000010)
#define PTRAMERRMASK_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*    Mask Register Fields PrsrInvMSBStrErrMask    */
#define PRSRINVMSBSTRERRMASK_WIDTH                                    1
#define PRSRINVMSBSTRERRMASK_SHIFT                                    3
#define PRSRINVMSBSTRERRMASK_MASK                            0x00000008
#define PRSRINVMSBSTRERRMASK_RD(src)          (((src) & 0x00000008)>>3)
#define PRSRINVMSBSTRERRMASK_WR(src)     (((u32)(src)<<3) & 0x00000008)
#define PRSRINVMSBSTRERRMASK_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*    Mask Register Fields PktOffsetExEopMask    */
#define PKTOFFSETEXEOPMASK_WIDTH                                      1
#define PKTOFFSETEXEOPMASK_SHIFT                                      2
#define PKTOFFSETEXEOPMASK_MASK                              0x00000004
#define PKTOFFSETEXEOPMASK_RD(src)            (((src) & 0x00000004)>>2)
#define PKTOFFSETEXEOPMASK_WR(src)       (((u32)(src)<<2) & 0x00000004)
#define PKTOFFSETEXEOPMASK_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*    Mask Register Fields maxhoperrMask    */
#define MAXHOPERRMASK_WIDTH                                           1
#define MAXHOPERRMASK_SHIFT                                           1
#define MAXHOPERRMASK_MASK                                   0x00000002
#define MAXHOPERRMASK_RD(src)                 (((src) & 0x00000002)>>1)
#define MAXHOPERRMASK_WR(src)            (((u32)(src)<<1) & 0x00000002)
#define MAXHOPERRMASK_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*    Mask Register Fields parser_halt_statusMask    */
#define PARSER_HALT_STATUSMASK_WIDTH                                  1
#define PARSER_HALT_STATUSMASK_SHIFT                                  0
#define PARSER_HALT_STATUSMASK_MASK                          0x00000001
#define PARSER_HALT_STATUSMASK_RD(src)           (((src) & 0x00000001))
#define PARSER_HALT_STATUSMASK_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register snptr_change_status2	*/ 
/*	 Fields snptr_change_done	 */
#define SNPTR_CHANGE_DONE2_WIDTH                                      1
#define SNPTR_CHANGE_DONE2_SHIFT                                      0
#define SNPTR_CHANGE_DONE2_MASK                              0x00000001
#define SNPTR_CHANGE_DONE2_RD(src)               (((src) & 0x00000001))
#define SNPTR_CHANGE_DONE2_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register itable2_err_diagnostic	*/ 
/*	 Fields Error_Addr	 */
#define ERROR_ADDR_F3_WIDTH                                           7
#define ERROR_ADDR_F3_SHIFT                                           2
#define ERROR_ADDR_F3_MASK                                   0x000001fc
#define ERROR_ADDR_F3_RD(src)                 (((src) & 0x000001fc)>>2)
#define ERROR_ADDR_F3_WR(src)            (((u32)(src)<<2) & 0x000001fc)
#define ERROR_ADDR_F3_SET(dst,src) \
                       (((dst) & ~0x000001fc) | (((u32)(src)<<2) & 0x000001fc))
/*	 Fields Error_Addr_Enable	 */
#define ERROR_ADDR_ENABLE_F3_WIDTH                                    1
#define ERROR_ADDR_ENABLE_F3_SHIFT                                    1
#define ERROR_ADDR_ENABLE_F3_MASK                            0x00000002
#define ERROR_ADDR_ENABLE_F3_RD(src)          (((src) & 0x00000002)>>1)
#define ERROR_ADDR_ENABLE_F3_WR(src)     (((u32)(src)<<1) & 0x00000002)
#define ERROR_ADDR_ENABLE_F3_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields Force_Read_Error_Enable	 */
#define FORCE_READ_ERROR_ENABLE_F3_WIDTH                              1
#define FORCE_READ_ERROR_ENABLE_F3_SHIFT                              0
#define FORCE_READ_ERROR_ENABLE_F3_MASK                      0x00000001
#define FORCE_READ_ERROR_ENABLE_F3_RD(src)       (((src) & 0x00000001))
#define FORCE_READ_ERROR_ENABLE_F3_WR(src)  (((u32)(src)) & 0x00000001)
#define FORCE_READ_ERROR_ENABLE_F3_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register pktram2_err_diagnostic	*/ 
/*	 Fields Error_Addr	 */
#define ERROR_ADDR_F4_WIDTH                                           5
#define ERROR_ADDR_F4_SHIFT                                           2
#define ERROR_ADDR_F4_MASK                                   0x0000007c
#define ERROR_ADDR_F4_RD(src)                 (((src) & 0x0000007c)>>2)
#define ERROR_ADDR_F4_WR(src)            (((u32)(src)<<2) & 0x0000007c)
#define ERROR_ADDR_F4_SET(dst,src) \
                       (((dst) & ~0x0000007c) | (((u32)(src)<<2) & 0x0000007c))
/*	 Fields Error_Addr_Enable	 */
#define ERROR_ADDR_ENABLE_F4_WIDTH                                    1
#define ERROR_ADDR_ENABLE_F4_SHIFT                                    1
#define ERROR_ADDR_ENABLE_F4_MASK                            0x00000002
#define ERROR_ADDR_ENABLE_F4_RD(src)          (((src) & 0x00000002)>>1)
#define ERROR_ADDR_ENABLE_F4_WR(src)     (((u32)(src)<<1) & 0x00000002)
#define ERROR_ADDR_ENABLE_F4_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields Force_Read_Error_Enable	 */
#define FORCE_READ_ERROR_ENABLE_F4_WIDTH                              1
#define FORCE_READ_ERROR_ENABLE_F4_SHIFT                              0
#define FORCE_READ_ERROR_ENABLE_F4_MASK                      0x00000001
#define FORCE_READ_ERROR_ENABLE_F4_RD(src)       (((src) & 0x00000001))
#define FORCE_READ_ERROR_ENABLE_F4_WR(src)  (((u32)(src)) & 0x00000001)
#define FORCE_READ_ERROR_ENABLE_F4_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register itable2_ctrl	*/ 
/*	 Fields rme	 */
#define RME_F9_WIDTH                                                  1
#define RME_F9_SHIFT                                                  2
#define RME_F9_MASK                                          0x00000004
#define RME_F9_RD(src)                        (((src) & 0x00000004)>>2)
#define RME_F9_WR(src)                   (((u32)(src)<<2) & 0x00000004)
#define RME_F9_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields rm	 */
#define RM_F9_WIDTH                                                   2
#define RM_F9_SHIFT                                                   0
#define RM_F9_MASK                                           0x00000003
#define RM_F9_RD(src)                            (((src) & 0x00000003))
#define RM_F9_WR(src)                       (((u32)(src)) & 0x00000003)
#define RM_F9_SET(dst,src) \
                          (((dst) & ~0x00000003) | (((u32)(src)) & 0x00000003))

/*	Register lstnvst2	*/ 
/*	 Fields lstnvst	 */
#define LSTNVST2_WIDTH                                               14
#define LSTNVST2_SHIFT                                                0
#define LSTNVST2_MASK                                        0x00003fff
#define LSTNVST2_RD(src)                         (((src) & 0x00003fff))
#define LSTNVST2_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst2_0	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST0_WIDTH                                              14
#define LTRCNVST0_SHIFT                                               0
#define LTRCNVST0_MASK                                       0x00003fff
#define LTRCNVST0_RD(src)                        (((src) & 0x00003fff))
#define LTRCNVST0_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst2_1	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST1_WIDTH                                              14
#define LTRCNVST1_SHIFT                                               0
#define LTRCNVST1_MASK                                       0x00003fff
#define LTRCNVST1_RD(src)                        (((src) & 0x00003fff))
#define LTRCNVST1_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst2_2	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST2_WIDTH                                              14
#define LTRCNVST2_SHIFT                                               0
#define LTRCNVST2_MASK                                       0x00003fff
#define LTRCNVST2_RD(src)                        (((src) & 0x00003fff))
#define LTRCNVST2_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst2_3	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST3_WIDTH                                              14
#define LTRCNVST3_SHIFT                                               0
#define LTRCNVST3_MASK                                       0x00003fff
#define LTRCNVST3_RD(src)                        (((src) & 0x00003fff))
#define LTRCNVST3_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst2_4	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST4_WIDTH                                              14
#define LTRCNVST4_SHIFT                                               0
#define LTRCNVST4_MASK                                       0x00003fff
#define LTRCNVST4_RD(src)                        (((src) & 0x00003fff))
#define LTRCNVST4_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst2_5	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST5_WIDTH                                              14
#define LTRCNVST5_SHIFT                                               0
#define LTRCNVST5_MASK                                       0x00003fff
#define LTRCNVST5_RD(src)                        (((src) & 0x00003fff))
#define LTRCNVST5_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst2_6	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST6_WIDTH                                              14
#define LTRCNVST6_SHIFT                                               0
#define LTRCNVST6_MASK                                       0x00003fff
#define LTRCNVST6_RD(src)                        (((src) & 0x00003fff))
#define LTRCNVST6_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst2_7	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST7_WIDTH                                              14
#define LTRCNVST7_SHIFT                                               0
#define LTRCNVST7_MASK                                       0x00003fff
#define LTRCNVST7_RD(src)                        (((src) & 0x00003fff))
#define LTRCNVST7_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst2_8	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST8_WIDTH                                              14
#define LTRCNVST8_SHIFT                                               0
#define LTRCNVST8_MASK                                       0x00003fff
#define LTRCNVST8_RD(src)                        (((src) & 0x00003fff))
#define LTRCNVST8_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst2_9	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST9_WIDTH                                              14
#define LTRCNVST9_SHIFT                                               0
#define LTRCNVST9_MASK                                       0x00003fff
#define LTRCNVST9_RD(src)                        (((src) & 0x00003fff))
#define LTRCNVST9_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst2_10	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST0_F1_WIDTH                                           14
#define LTRCNVST0_F1_SHIFT                                            0
#define LTRCNVST0_F1_MASK                                    0x00003fff
#define LTRCNVST0_F1_RD(src)                     (((src) & 0x00003fff))
#define LTRCNVST0_F1_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst2_11	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST1_F1_WIDTH                                           14
#define LTRCNVST1_F1_SHIFT                                            0
#define LTRCNVST1_F1_MASK                                    0x00003fff
#define LTRCNVST1_F1_RD(src)                     (((src) & 0x00003fff))
#define LTRCNVST1_F1_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst2_12	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST2_F1_WIDTH                                           14
#define LTRCNVST2_F1_SHIFT                                            0
#define LTRCNVST2_F1_MASK                                    0x00003fff
#define LTRCNVST2_F1_RD(src)                     (((src) & 0x00003fff))
#define LTRCNVST2_F1_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst2_13	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST3_F1_WIDTH                                           14
#define LTRCNVST3_F1_SHIFT                                            0
#define LTRCNVST3_F1_MASK                                    0x00003fff
#define LTRCNVST3_F1_RD(src)                     (((src) & 0x00003fff))
#define LTRCNVST3_F1_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst2_14	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST4_F1_WIDTH                                           14
#define LTRCNVST4_F1_SHIFT                                            0
#define LTRCNVST4_F1_MASK                                    0x00003fff
#define LTRCNVST4_F1_RD(src)                     (((src) & 0x00003fff))
#define LTRCNVST4_F1_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst2_15	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST5_F1_WIDTH                                           14
#define LTRCNVST5_F1_SHIFT                                            0
#define LTRCNVST5_F1_MASK                                    0x00003fff
#define LTRCNVST5_F1_RD(src)                     (((src) & 0x00003fff))
#define LTRCNVST5_F1_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvststr2_0	*/ 
/*	 Fields ftrcnvststrt	 */
#define FTRCNVSTSTRT0_WIDTH                                          14
#define FTRCNVSTSTRT0_SHIFT                                           0
#define FTRCNVSTSTRT0_MASK                                   0x00003fff
#define FTRCNVSTSTRT0_RD(src)                    (((src) & 0x00003fff))
#define FTRCNVSTSTRT0_WR(src)               (((u32)(src)) & 0x00003fff)
#define FTRCNVSTSTRT0_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst2_0	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST0_WIDTH                                              14
#define FTRCNVST0_SHIFT                                               0
#define FTRCNVST0_MASK                                       0x00003fff
#define FTRCNVST0_RD(src)                        (((src) & 0x00003fff))
#define FTRCNVST0_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst2_1	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST1_WIDTH                                              14
#define FTRCNVST1_SHIFT                                               0
#define FTRCNVST1_MASK                                       0x00003fff
#define FTRCNVST1_RD(src)                        (((src) & 0x00003fff))
#define FTRCNVST1_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst2_2	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST2_WIDTH                                              14
#define FTRCNVST2_SHIFT                                               0
#define FTRCNVST2_MASK                                       0x00003fff
#define FTRCNVST2_RD(src)                        (((src) & 0x00003fff))
#define FTRCNVST2_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst2_3	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST3_WIDTH                                              14
#define FTRCNVST3_SHIFT                                               0
#define FTRCNVST3_MASK                                       0x00003fff
#define FTRCNVST3_RD(src)                        (((src) & 0x00003fff))
#define FTRCNVST3_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst2_4	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST4_WIDTH                                              14
#define FTRCNVST4_SHIFT                                               0
#define FTRCNVST4_MASK                                       0x00003fff
#define FTRCNVST4_RD(src)                        (((src) & 0x00003fff))
#define FTRCNVST4_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst2_5	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST5_WIDTH                                              14
#define FTRCNVST5_SHIFT                                               0
#define FTRCNVST5_MASK                                       0x00003fff
#define FTRCNVST5_RD(src)                        (((src) & 0x00003fff))
#define FTRCNVST5_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst2_6	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST6_WIDTH                                              14
#define FTRCNVST6_SHIFT                                               0
#define FTRCNVST6_MASK                                       0x00003fff
#define FTRCNVST6_RD(src)                        (((src) & 0x00003fff))
#define FTRCNVST6_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst2_7	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST7_WIDTH                                              14
#define FTRCNVST7_SHIFT                                               0
#define FTRCNVST7_MASK                                       0x00003fff
#define FTRCNVST7_RD(src)                        (((src) & 0x00003fff))
#define FTRCNVST7_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst2_8	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST8_WIDTH                                              14
#define FTRCNVST8_SHIFT                                               0
#define FTRCNVST8_MASK                                       0x00003fff
#define FTRCNVST8_RD(src)                        (((src) & 0x00003fff))
#define FTRCNVST8_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst2_9	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST9_WIDTH                                              14
#define FTRCNVST9_SHIFT                                               0
#define FTRCNVST9_MASK                                       0x00003fff
#define FTRCNVST9_RD(src)                        (((src) & 0x00003fff))
#define FTRCNVST9_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst2_10	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST0_F1_WIDTH                                           14
#define FTRCNVST0_F1_SHIFT                                            0
#define FTRCNVST0_F1_MASK                                    0x00003fff
#define FTRCNVST0_F1_RD(src)                     (((src) & 0x00003fff))
#define FTRCNVST0_F1_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst2_11	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST1_F1_WIDTH                                           14
#define FTRCNVST1_F1_SHIFT                                            0
#define FTRCNVST1_F1_MASK                                    0x00003fff
#define FTRCNVST1_F1_RD(src)                     (((src) & 0x00003fff))
#define FTRCNVST1_F1_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst2_12	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST2_F1_WIDTH                                           14
#define FTRCNVST2_F1_SHIFT                                            0
#define FTRCNVST2_F1_MASK                                    0x00003fff
#define FTRCNVST2_F1_RD(src)                     (((src) & 0x00003fff))
#define FTRCNVST2_F1_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst2_13	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST3_F1_WIDTH                                           14
#define FTRCNVST3_F1_SHIFT                                            0
#define FTRCNVST3_F1_MASK                                    0x00003fff
#define FTRCNVST3_F1_RD(src)                     (((src) & 0x00003fff))
#define FTRCNVST3_F1_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst2_14	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST4_F1_WIDTH                                           14
#define FTRCNVST4_F1_SHIFT                                            0
#define FTRCNVST4_F1_MASK                                    0x00003fff
#define FTRCNVST4_F1_RD(src)                     (((src) & 0x00003fff))
#define FTRCNVST4_F1_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst2_15	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST5_F1_WIDTH                                           14
#define FTRCNVST5_F1_SHIFT                                            0
#define FTRCNVST5_F1_MASK                                    0x00003fff
#define FTRCNVST5_F1_RD(src)                     (((src) & 0x00003fff))
#define FTRCNVST5_F1_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmon2_0	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON0_WIDTH                                            14
#define TRCNVSTMON0_SHIFT                                             0
#define TRCNVSTMON0_MASK                                     0x00003fff
#define TRCNVSTMON0_RD(src)                      (((src) & 0x00003fff))
#define TRCNVSTMON0_WR(src)                 (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON0_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt2_0	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT0_WIDTH                                         32
#define TRCNVSTMONCNT0_SHIFT                                          0
#define TRCNVSTMONCNT0_MASK                                  0xffffffff
#define TRCNVSTMONCNT0_RD(src)                   (((src) & 0xffffffff))
#define TRCNVSTMONCNT0_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon2_1	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON1_WIDTH                                            14
#define TRCNVSTMON1_SHIFT                                             0
#define TRCNVSTMON1_MASK                                     0x00003fff
#define TRCNVSTMON1_RD(src)                      (((src) & 0x00003fff))
#define TRCNVSTMON1_WR(src)                 (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON1_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt2_1	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT1_WIDTH                                         32
#define TRCNVSTMONCNT1_SHIFT                                          0
#define TRCNVSTMONCNT1_MASK                                  0xffffffff
#define TRCNVSTMONCNT1_RD(src)                   (((src) & 0xffffffff))
#define TRCNVSTMONCNT1_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon2_2	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON2_WIDTH                                            14
#define TRCNVSTMON2_SHIFT                                             0
#define TRCNVSTMON2_MASK                                     0x00003fff
#define TRCNVSTMON2_RD(src)                      (((src) & 0x00003fff))
#define TRCNVSTMON2_WR(src)                 (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON2_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt2_2	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT2_WIDTH                                         32
#define TRCNVSTMONCNT2_SHIFT                                          0
#define TRCNVSTMONCNT2_MASK                                  0xffffffff
#define TRCNVSTMONCNT2_RD(src)                   (((src) & 0xffffffff))
#define TRCNVSTMONCNT2_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon2_3	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON3_WIDTH                                            14
#define TRCNVSTMON3_SHIFT                                             0
#define TRCNVSTMON3_MASK                                     0x00003fff
#define TRCNVSTMON3_RD(src)                      (((src) & 0x00003fff))
#define TRCNVSTMON3_WR(src)                 (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON3_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt2_3	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT3_WIDTH                                         32
#define TRCNVSTMONCNT3_SHIFT                                          0
#define TRCNVSTMONCNT3_MASK                                  0xffffffff
#define TRCNVSTMONCNT3_RD(src)                   (((src) & 0xffffffff))
#define TRCNVSTMONCNT3_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon2_4	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON4_WIDTH                                            14
#define TRCNVSTMON4_SHIFT                                             0
#define TRCNVSTMON4_MASK                                     0x00003fff
#define TRCNVSTMON4_RD(src)                      (((src) & 0x00003fff))
#define TRCNVSTMON4_WR(src)                 (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON4_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt2_4	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT4_WIDTH                                         32
#define TRCNVSTMONCNT4_SHIFT                                          0
#define TRCNVSTMONCNT4_MASK                                  0xffffffff
#define TRCNVSTMONCNT4_RD(src)                   (((src) & 0xffffffff))
#define TRCNVSTMONCNT4_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon2_5	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON5_WIDTH                                            14
#define TRCNVSTMON5_SHIFT                                             0
#define TRCNVSTMON5_MASK                                     0x00003fff
#define TRCNVSTMON5_RD(src)                      (((src) & 0x00003fff))
#define TRCNVSTMON5_WR(src)                 (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON5_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt2_5	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT5_WIDTH                                         32
#define TRCNVSTMONCNT5_SHIFT                                          0
#define TRCNVSTMONCNT5_MASK                                  0xffffffff
#define TRCNVSTMONCNT5_RD(src)                   (((src) & 0xffffffff))
#define TRCNVSTMONCNT5_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon2_6	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON6_WIDTH                                            14
#define TRCNVSTMON6_SHIFT                                             0
#define TRCNVSTMON6_MASK                                     0x00003fff
#define TRCNVSTMON6_RD(src)                      (((src) & 0x00003fff))
#define TRCNVSTMON6_WR(src)                 (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON6_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt2_6	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT6_WIDTH                                         32
#define TRCNVSTMONCNT6_SHIFT                                          0
#define TRCNVSTMONCNT6_MASK                                  0xffffffff
#define TRCNVSTMONCNT6_RD(src)                   (((src) & 0xffffffff))
#define TRCNVSTMONCNT6_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon2_7	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON7_WIDTH                                            14
#define TRCNVSTMON7_SHIFT                                             0
#define TRCNVSTMON7_MASK                                     0x00003fff
#define TRCNVSTMON7_RD(src)                      (((src) & 0x00003fff))
#define TRCNVSTMON7_WR(src)                 (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON7_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt2_7	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT7_WIDTH                                         32
#define TRCNVSTMONCNT7_SHIFT                                          0
#define TRCNVSTMONCNT7_MASK                                  0xffffffff
#define TRCNVSTMONCNT7_RD(src)                   (((src) & 0xffffffff))
#define TRCNVSTMONCNT7_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon2_8	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON8_WIDTH                                            14
#define TRCNVSTMON8_SHIFT                                             0
#define TRCNVSTMON8_MASK                                     0x00003fff
#define TRCNVSTMON8_RD(src)                      (((src) & 0x00003fff))
#define TRCNVSTMON8_WR(src)                 (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON8_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt2_8	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT8_WIDTH                                         32
#define TRCNVSTMONCNT8_SHIFT                                          0
#define TRCNVSTMONCNT8_MASK                                  0xffffffff
#define TRCNVSTMONCNT8_RD(src)                   (((src) & 0xffffffff))
#define TRCNVSTMONCNT8_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon2_9	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON9_WIDTH                                            14
#define TRCNVSTMON9_SHIFT                                             0
#define TRCNVSTMON9_MASK                                     0x00003fff
#define TRCNVSTMON9_RD(src)                      (((src) & 0x00003fff))
#define TRCNVSTMON9_WR(src)                 (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON9_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt2_9	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT9_WIDTH                                         32
#define TRCNVSTMONCNT9_SHIFT                                          0
#define TRCNVSTMONCNT9_MASK                                  0xffffffff
#define TRCNVSTMONCNT9_RD(src)                   (((src) & 0xffffffff))
#define TRCNVSTMONCNT9_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon2_10	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON0_F1_WIDTH                                         14
#define TRCNVSTMON0_F1_SHIFT                                          0
#define TRCNVSTMON0_F1_MASK                                  0x00003fff
#define TRCNVSTMON0_F1_RD(src)                   (((src) & 0x00003fff))
#define TRCNVSTMON0_F1_WR(src)              (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON0_F1_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt2_10	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT0_F1_WIDTH                                      32
#define TRCNVSTMONCNT0_F1_SHIFT                                       0
#define TRCNVSTMONCNT0_F1_MASK                               0xffffffff
#define TRCNVSTMONCNT0_F1_RD(src)                (((src) & 0xffffffff))
#define TRCNVSTMONCNT0_F1_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon2_11	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON1_F1_WIDTH                                         14
#define TRCNVSTMON1_F1_SHIFT                                          0
#define TRCNVSTMON1_F1_MASK                                  0x00003fff
#define TRCNVSTMON1_F1_RD(src)                   (((src) & 0x00003fff))
#define TRCNVSTMON1_F1_WR(src)              (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON1_F1_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt2_11	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT1_F1_WIDTH                                      32
#define TRCNVSTMONCNT1_F1_SHIFT                                       0
#define TRCNVSTMONCNT1_F1_MASK                               0xffffffff
#define TRCNVSTMONCNT1_F1_RD(src)                (((src) & 0xffffffff))
#define TRCNVSTMONCNT1_F1_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon2_12	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON2_F1_WIDTH                                         14
#define TRCNVSTMON2_F1_SHIFT                                          0
#define TRCNVSTMON2_F1_MASK                                  0x00003fff
#define TRCNVSTMON2_F1_RD(src)                   (((src) & 0x00003fff))
#define TRCNVSTMON2_F1_WR(src)              (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON2_F1_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt2_12	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT2_F1_WIDTH                                      32
#define TRCNVSTMONCNT2_F1_SHIFT                                       0
#define TRCNVSTMONCNT2_F1_MASK                               0xffffffff
#define TRCNVSTMONCNT2_F1_RD(src)                (((src) & 0xffffffff))
#define TRCNVSTMONCNT2_F1_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon2_13	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON3_F1_WIDTH                                         14
#define TRCNVSTMON3_F1_SHIFT                                          0
#define TRCNVSTMON3_F1_MASK                                  0x00003fff
#define TRCNVSTMON3_F1_RD(src)                   (((src) & 0x00003fff))
#define TRCNVSTMON3_F1_WR(src)              (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON3_F1_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt2_13	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT3_F1_WIDTH                                      32
#define TRCNVSTMONCNT3_F1_SHIFT                                       0
#define TRCNVSTMONCNT3_F1_MASK                               0xffffffff
#define TRCNVSTMONCNT3_F1_RD(src)                (((src) & 0xffffffff))
#define TRCNVSTMONCNT3_F1_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon2_14	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON4_F1_WIDTH                                         14
#define TRCNVSTMON4_F1_SHIFT                                          0
#define TRCNVSTMON4_F1_MASK                                  0x00003fff
#define TRCNVSTMON4_F1_RD(src)                   (((src) & 0x00003fff))
#define TRCNVSTMON4_F1_WR(src)              (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON4_F1_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt2_14	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT4_F1_WIDTH                                      32
#define TRCNVSTMONCNT4_F1_SHIFT                                       0
#define TRCNVSTMONCNT4_F1_MASK                               0xffffffff
#define TRCNVSTMONCNT4_F1_RD(src)                (((src) & 0xffffffff))
#define TRCNVSTMONCNT4_F1_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon2_15	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON5_F1_WIDTH                                         14
#define TRCNVSTMON5_F1_SHIFT                                          0
#define TRCNVSTMON5_F1_MASK                                  0x00003fff
#define TRCNVSTMON5_F1_RD(src)                   (((src) & 0x00003fff))
#define TRCNVSTMON5_F1_WR(src)              (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON5_F1_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt2_15	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT5_F1_WIDTH                                      32
#define TRCNVSTMONCNT5_F1_SHIFT                                       0
#define TRCNVSTMONCNT5_F1_MASK                               0xffffffff
#define TRCNVSTMONCNT5_F1_RD(src)                (((src) & 0xffffffff))
#define TRCNVSTMONCNT5_F1_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register hash_diag_ctl2	*/ 
/*	 Fields Hash_Result_Diagnostic_Enable	 */
#define HASH_RESULT_DIAGNOSTIC_ENABLE2_WIDTH                          1
#define HASH_RESULT_DIAGNOSTIC_ENABLE2_SHIFT                          0
#define HASH_RESULT_DIAGNOSTIC_ENABLE2_MASK                  0x00000001
#define HASH_RESULT_DIAGNOSTIC_ENABLE2_RD(src)   (((src) & 0x00000001))
#define HASH_RESULT_DIAGNOSTIC_ENABLE2_WR(src) \
                                                    (((u32)(src)) & 0x00000001)
#define HASH_RESULT_DIAGNOSTIC_ENABLE2_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register hash_seed_default2	*/ 
/*	 Fields Hash_Seed_Default	 */
#define HASH_SEED_DEFAULT2_WIDTH                                     32
#define HASH_SEED_DEFAULT2_SHIFT                                      0
#define HASH_SEED_DEFAULT2_MASK                              0xffffffff
#define HASH_SEED_DEFAULT2_RD(src)               (((src) & 0xffffffff))
#define HASH_SEED_DEFAULT2_WR(src)          (((u32)(src)) & 0xffffffff)
#define HASH_SEED_DEFAULT2_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register hash_result_diag2	*/ 
/*	 Fields Hash_Result_Diagnostic	 */
#define HASH_RESULT_DIAGNOSTIC2_WIDTH                                32
#define HASH_RESULT_DIAGNOSTIC2_SHIFT                                 0
#define HASH_RESULT_DIAGNOSTIC2_MASK                         0xffffffff
#define HASH_RESULT_DIAGNOSTIC2_RD(src)          (((src) & 0xffffffff))
#define HASH_RESULT_DIAGNOSTIC2_WR(src)     (((u32)(src)) & 0xffffffff)
#define HASH_RESULT_DIAGNOSTIC2_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register CLE_AMA_cfg_reg	*/ 
/*	 Fields csr_ama_rx_wrr_weights1	 */
#define CSR_AMA_RX_WRR_WEIGHTS1_WIDTH                                 4
#define CSR_AMA_RX_WRR_WEIGHTS1_SHIFT                                16
#define CSR_AMA_RX_WRR_WEIGHTS1_MASK                         0x000f0000
#define CSR_AMA_RX_WRR_WEIGHTS1_RD(src)      (((src) & 0x000f0000)>>16)
#define CSR_AMA_RX_WRR_WEIGHTS1_WR(src) \
                                                (((u32)(src)<<16) & 0x000f0000)
#define CSR_AMA_RX_WRR_WEIGHTS1_SET(dst,src) \
                      (((dst) & ~0x000f0000) | (((u32)(src)<<16) & 0x000f0000))
/*	 Fields csr_ama_rx_wrr_weights0	 */
#define CSR_AMA_RX_WRR_WEIGHTS0_WIDTH                                 4
#define CSR_AMA_RX_WRR_WEIGHTS0_SHIFT                                12
#define CSR_AMA_RX_WRR_WEIGHTS0_MASK                         0x0000f000
#define CSR_AMA_RX_WRR_WEIGHTS0_RD(src)      (((src) & 0x0000f000)>>12)
#define CSR_AMA_RX_WRR_WEIGHTS0_WR(src) \
                                                (((u32)(src)<<12) & 0x0000f000)
#define CSR_AMA_RX_WRR_WEIGHTS0_SET(dst,src) \
                      (((dst) & ~0x0000f000) | (((u32)(src)<<12) & 0x0000f000))
/*	 Fields csr_ama_tx_wrr_weights1	 */
#define CSR_AMA_TX_WRR_WEIGHTS1_WIDTH                                 4
#define CSR_AMA_TX_WRR_WEIGHTS1_SHIFT                                 8
#define CSR_AMA_TX_WRR_WEIGHTS1_MASK                         0x00000f00
#define CSR_AMA_TX_WRR_WEIGHTS1_RD(src)       (((src) & 0x00000f00)>>8)
#define CSR_AMA_TX_WRR_WEIGHTS1_WR(src)  (((u32)(src)<<8) & 0x00000f00)
#define CSR_AMA_TX_WRR_WEIGHTS1_SET(dst,src) \
                       (((dst) & ~0x00000f00) | (((u32)(src)<<8) & 0x00000f00))
/*	 Fields csr_ama_tx_wrr_weights0	 */
#define CSR_AMA_TX_WRR_WEIGHTS0_WIDTH                                 4
#define CSR_AMA_TX_WRR_WEIGHTS0_SHIFT                                 4
#define CSR_AMA_TX_WRR_WEIGHTS0_MASK                         0x000000f0
#define CSR_AMA_TX_WRR_WEIGHTS0_RD(src)       (((src) & 0x000000f0)>>4)
#define CSR_AMA_TX_WRR_WEIGHTS0_WR(src)  (((u32)(src)<<4) & 0x000000f0)
#define CSR_AMA_TX_WRR_WEIGHTS0_SET(dst,src) \
                       (((dst) & ~0x000000f0) | (((u32)(src)<<4) & 0x000000f0))
/*	 Fields rx_hi_priority	 */
#define RX_HI_PRIORITY_WIDTH                                          2
#define RX_HI_PRIORITY_SHIFT                                          2
#define RX_HI_PRIORITY_MASK                                  0x0000000c
#define RX_HI_PRIORITY_RD(src)                (((src) & 0x0000000c)>>2)
#define RX_HI_PRIORITY_WR(src)           (((u32)(src)<<2) & 0x0000000c)
#define RX_HI_PRIORITY_SET(dst,src) \
                       (((dst) & ~0x0000000c) | (((u32)(src)<<2) & 0x0000000c))
/*	 Fields tx_hi_priority	 */
#define TX_HI_PRIORITY_WIDTH                                          2
#define TX_HI_PRIORITY_SHIFT                                          0
#define TX_HI_PRIORITY_MASK                                  0x00000003
#define TX_HI_PRIORITY_RD(src)                   (((src) & 0x00000003))
#define TX_HI_PRIORITY_WR(src)              (((u32)(src)) & 0x00000003)
#define TX_HI_PRIORITY_SET(dst,src) \
                          (((dst) & ~0x00000003) | (((u32)(src)) & 0x00000003))

/*	Register tsif_cfg_ctl	*/ 
/*	 Fields msg_vc	 */
#define MSG_VC_WIDTH                                                  2
#define MSG_VC_SHIFT                                                 15
#define MSG_VC_MASK                                          0x00018000
#define MSG_VC_RD(src)                       (((src) & 0x00018000)>>15)
#define MSG_VC_WR(src)                  (((u32)(src)<<15) & 0x00018000)
#define MSG_VC_SET(dst,src) \
                      (((dst) & ~0x00018000) | (((u32)(src)<<15) & 0x00018000))
/*	 Fields insert_domainid	 */
#define INSERT_DOMAINID_WIDTH                                         1
#define INSERT_DOMAINID_SHIFT                                        14
#define INSERT_DOMAINID_MASK                                 0x00004000
#define INSERT_DOMAINID_RD(src)              (((src) & 0x00004000)>>14)
#define INSERT_DOMAINID_WR(src)         (((u32)(src)<<14) & 0x00004000)
#define INSERT_DOMAINID_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*	 Fields cle_drop_wmsg_en	 */
#define CLE_DROP_WMSG_EN_WIDTH                                        1
#define CLE_DROP_WMSG_EN_SHIFT                                       13
#define CLE_DROP_WMSG_EN_MASK                                0x00002000
#define CLE_DROP_WMSG_EN_RD(src)             (((src) & 0x00002000)>>13)
#define CLE_DROP_WMSG_EN_WR(src)        (((u32)(src)<<13) & 0x00002000)
#define CLE_DROP_WMSG_EN_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*	 Fields wmsg_swap	 */
#define WMSG_SWAP_WIDTH                                               1
#define WMSG_SWAP_SHIFT                                              12
#define WMSG_SWAP_MASK                                       0x00001000
#define WMSG_SWAP_RD(src)                    (((src) & 0x00001000)>>12)
#define WMSG_SWAP_WR(src)               (((u32)(src)<<12) & 0x00001000)
#define WMSG_SWAP_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*	 Fields big_endian	 */
#define BIG_ENDIAN_WIDTH                                              1
#define BIG_ENDIAN_SHIFT                                             11
#define BIG_ENDIAN_MASK                                      0x00000800
#define BIG_ENDIAN_RD(src)                   (((src) & 0x00000800)>>11)
#define BIG_ENDIAN_WR(src)              (((u32)(src)<<11) & 0x00000800)
#define BIG_ENDIAN_SET(dst,src) \
                      (((dst) & ~0x00000800) | (((u32)(src)<<11) & 0x00000800))
/*	 Fields sos_eos_perbuffer	 */
#define SOS_EOS_PERBUFFER_WIDTH                                       1
#define SOS_EOS_PERBUFFER_SHIFT                                      10
#define SOS_EOS_PERBUFFER_MASK                               0x00000400
#define SOS_EOS_PERBUFFER_RD(src)            (((src) & 0x00000400)>>10)
#define SOS_EOS_PERBUFFER_WR(src)       (((u32)(src)<<10) & 0x00000400)
#define SOS_EOS_PERBUFFER_SET(dst,src) \
                      (((dst) & ~0x00000400) | (((u32)(src)<<10) & 0x00000400))
/*	 Fields cmsg_wmsg	 */
#define CMSG_WMSG_WIDTH                                               1
#define CMSG_WMSG_SHIFT                                               9
#define CMSG_WMSG_MASK                                       0x00000200
#define CMSG_WMSG_RD(src)                     (((src) & 0x00000200)>>9)
#define CMSG_WMSG_WR(src)                (((u32)(src)<<9) & 0x00000200)
#define CMSG_WMSG_SET(dst,src) \
                       (((dst) & ~0x00000200) | (((u32)(src)<<9) & 0x00000200))
/*	 Fields dealloc_wmsg	 */
#define DEALLOC_WMSG_WIDTH                                            1
#define DEALLOC_WMSG_SHIFT                                            8
#define DEALLOC_WMSG_MASK                                    0x00000100
#define DEALLOC_WMSG_RD(src)                  (((src) & 0x00000100)>>8)
#define DEALLOC_WMSG_WR(src)             (((u32)(src)<<8) & 0x00000100)
#define DEALLOC_WMSG_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields rdm_threshold	 */
#define RDM_THRESHOLD_WIDTH                                           4
#define RDM_THRESHOLD_SHIFT                                           4
#define RDM_THRESHOLD_MASK                                   0x000000f0
#define RDM_THRESHOLD_RD(src)                 (((src) & 0x000000f0)>>4)
#define RDM_THRESHOLD_WR(src)            (((u32)(src)<<4) & 0x000000f0)
#define RDM_THRESHOLD_SET(dst,src) \
                       (((dst) & ~0x000000f0) | (((u32)(src)<<4) & 0x000000f0))
/*	 Fields rrm_threshold	 */
#define RRM_THRESHOLD_WIDTH                                           4
#define RRM_THRESHOLD_SHIFT                                           0
#define RRM_THRESHOLD_MASK                                   0x0000000f
#define RRM_THRESHOLD_RD(src)                    (((src) & 0x0000000f))
#define RRM_THRESHOLD_WR(src)               (((u32)(src)) & 0x0000000f)
#define RRM_THRESHOLD_SET(dst,src) \
                          (((dst) & ~0x0000000f) | (((u32)(src)) & 0x0000000f))

/*	Register rsif_cfg_ctl	*/ 
/*	 Fields fpbuff_timeout_en	 */
#define FPBUFF_TIMEOUT_EN_WIDTH                                       1
#define FPBUFF_TIMEOUT_EN_SHIFT                                      31
#define FPBUFF_TIMEOUT_EN_MASK                               0x80000000
#define FPBUFF_TIMEOUT_EN_RD(src)            (((src) & 0x80000000)>>31)
#define FPBUFF_TIMEOUT_EN_WR(src)       (((u32)(src)<<31) & 0x80000000)
#define FPBUFF_TIMEOUT_EN_SET(dst,src) \
                      (((dst) & ~0x80000000) | (((u32)(src)<<31) & 0x80000000))
/*	 Fields fpbuff_timeout	 */
#define FPBUFF_TIMEOUT_WIDTH                                          7
#define FPBUFF_TIMEOUT_SHIFT                                         24
#define FPBUFF_TIMEOUT_MASK                                  0x7f000000
#define FPBUFF_TIMEOUT_RD(src)               (((src) & 0x7f000000)>>24)
#define FPBUFF_TIMEOUT_WR(src)          (((u32)(src)<<24) & 0x7f000000)
#define FPBUFF_TIMEOUT_SET(dst,src) \
                      (((dst) & ~0x7f000000) | (((u32)(src)<<24) & 0x7f000000))
/*	 Fields cfg_rsif_rtype	 */
#define CFG_RSIF_RTYPE_WIDTH                                          5
#define CFG_RSIF_RTYPE_SHIFT                                         19
#define CFG_RSIF_RTYPE_MASK                                  0x00f80000
#define CFG_RSIF_RTYPE_RD(src)               (((src) & 0x00f80000)>>19)
#define CFG_RSIF_RTYPE_WR(src)          (((u32)(src)<<19) & 0x00f80000)
#define CFG_RSIF_RTYPE_SET(dst,src) \
                      (((dst) & ~0x00f80000) | (((u32)(src)<<19) & 0x00f80000))
/*	 Fields cfg_rsif_vc	 */ /* Add CLE */
#define CLE_CFG_RSIF_VC_WIDTH                                             2
#define CLE_CFG_RSIF_VC_SHIFT                                            17
#define CLE_CFG_RSIF_VC_MASK                                     0x00060000
#define CLE_CFG_RSIF_VC_RD(src)                  (((src) & 0x00060000)>>17)
#define CLE_CFG_RSIF_VC_WR(src)             (((u32)(src)<<17) & 0x00060000)
#define CLE_CFG_RSIF_VC_SET(dst,src) \
                      (((dst) & ~0x00060000) | (((u32)(src)<<17) & 0x00060000))
/*	 Fields buffer_threshold	 */
#define BUFFER_THRESHOLD_WIDTH                                        5
#define BUFFER_THRESHOLD_SHIFT                                       12
#define BUFFER_THRESHOLD_MASK                                0x0001f000
#define BUFFER_THRESHOLD_RD(src)             (((src) & 0x0001f000)>>12)
#define BUFFER_THRESHOLD_WR(src)        (((u32)(src)<<12) & 0x0001f000)
#define BUFFER_THRESHOLD_SET(dst,src) \
                      (((dst) & ~0x0001f000) | (((u32)(src)<<12) & 0x0001f000))
/*	 Fields rsif_wrrsp_disable	 */
#define RSIF_WRRSP_DISABLE_WIDTH                                      1
#define RSIF_WRRSP_DISABLE_SHIFT                                     11
#define RSIF_WRRSP_DISABLE_MASK                              0x00000800
#define RSIF_WRRSP_DISABLE_RD(src)           (((src) & 0x00000800)>>11)
#define RSIF_WRRSP_DISABLE_WR(src)      (((u32)(src)<<11) & 0x00000800)
#define RSIF_WRRSP_DISABLE_SET(dst,src) \
                      (((dst) & ~0x00000800) | (((u32)(src)<<11) & 0x00000800))
/*	 Fields dis_rsif_dsen_in_wol	 */
#define DIS_RSIF_DSEN_IN_WOL_WIDTH                                    1
#define DIS_RSIF_DSEN_IN_WOL_SHIFT                                   10
#define DIS_RSIF_DSEN_IN_WOL_MASK                            0x00000400
#define DIS_RSIF_DSEN_IN_WOL_RD(src)         (((src) & 0x00000400)>>10)
#define DIS_RSIF_DSEN_IN_WOL_WR(src)    (((u32)(src)<<10) & 0x00000400)
#define DIS_RSIF_DSEN_IN_WOL_SET(dst,src) \
                      (((dst) & ~0x00000400) | (((u32)(src)<<10) & 0x00000400))
/*	 Fields dis_rsif_dsen	 */
#define DIS_RSIF_DSEN_WIDTH                                           1
#define DIS_RSIF_DSEN_SHIFT                                           9
#define DIS_RSIF_DSEN_MASK                                   0x00000200
#define DIS_RSIF_DSEN_RD(src)                 (((src) & 0x00000200)>>9)
#define DIS_RSIF_DSEN_WR(src)            (((u32)(src)<<9) & 0x00000200)
#define DIS_RSIF_DSEN_SET(dst,src) \
                       (((dst) & ~0x00000200) | (((u32)(src)<<9) & 0x00000200))
/*	 Fields ctrl_buffer_threshold	 */
#define CTRL_BUFFER_THRESHOLD_WIDTH                                   5
#define CTRL_BUFFER_THRESHOLD_SHIFT                                   4
#define CTRL_BUFFER_THRESHOLD_MASK                           0x000001f0
#define CTRL_BUFFER_THRESHOLD_RD(src)         (((src) & 0x000001f0)>>4)
#define CTRL_BUFFER_THRESHOLD_WR(src)    (((u32)(src)<<4) & 0x000001f0)
#define CTRL_BUFFER_THRESHOLD_SET(dst,src) \
                       (((dst) & ~0x000001f0) | (((u32)(src)<<4) & 0x000001f0))
/*	 Fields big_endian	 */
#define BIG_ENDIAN_F1_WIDTH                                           1
#define BIG_ENDIAN_F1_SHIFT                                           3
#define BIG_ENDIAN_F1_MASK                                   0x00000008
#define BIG_ENDIAN_F1_RD(src)                 (((src) & 0x00000008)>>3)
#define BIG_ENDIAN_F1_WR(src)            (((u32)(src)<<3) & 0x00000008)
#define BIG_ENDIAN_F1_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*	 Fields cle_buffer_threshold	 */
#define CLE_BUFFER_THRESHOLD_WIDTH                                    3
#define CLE_BUFFER_THRESHOLD_SHIFT                                    0
#define CLE_BUFFER_THRESHOLD_MASK                            0x00000007
#define CLE_BUFFER_THRESHOLD_RD(src)             (((src) & 0x00000007))
#define CLE_BUFFER_THRESHOLD_WR(src)        (((u32)(src)) & 0x00000007)
#define CLE_BUFFER_THRESHOLD_SET(dst,src) \
                          (((dst) & ~0x00000007) | (((u32)(src)) & 0x00000007))

/*	Register CLE_RSIF_FIFO_EmptySts0	*/ 
/*	 Fields rsif_chksum_buff_fifo_empty	 */
#define RSIF_CHKSUM_BUFF_FIFO_EMPTY0_WIDTH                            1
#define RSIF_CHKSUM_BUFF_FIFO_EMPTY0_SHIFT                            5
#define RSIF_CHKSUM_BUFF_FIFO_EMPTY0_MASK                    0x00000020
#define RSIF_CHKSUM_BUFF_FIFO_EMPTY0_RD(src)  (((src) & 0x00000020)>>5)
#define RSIF_CHKSUM_BUFF_FIFO_EMPTY0_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*	 Fields rsif_timestamp_buff_fifo_empty	 */
#define RSIF_TIMESTAMP_BUFF_FIFO_EMPTY0_WIDTH                         1
#define RSIF_TIMESTAMP_BUFF_FIFO_EMPTY0_SHIFT                         4
#define RSIF_TIMESTAMP_BUFF_FIFO_EMPTY0_MASK                 0x00000010
#define RSIF_TIMESTAMP_BUFF_FIFO_EMPTY0_RD(src) \
                                                     (((src) & 0x00000010)>>4)
#define RSIF_TIMESTAMP_BUFF_FIFO_EMPTY0_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*	 Fields rsif_err_buff_fifo_empty	 */
#define RSIF_ERR_BUFF_FIFO_EMPTY0_WIDTH                               1
#define RSIF_ERR_BUFF_FIFO_EMPTY0_SHIFT                               3
#define RSIF_ERR_BUFF_FIFO_EMPTY0_MASK                       0x00000008
#define RSIF_ERR_BUFF_FIFO_EMPTY0_RD(src)     (((src) & 0x00000008)>>3)
#define RSIF_ERR_BUFF_FIFO_EMPTY0_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*	 Fields rsif_clebuff_fifo_empty	 */
#define RSIF_CLEBUFF_FIFO_EMPTY0_WIDTH                                1
#define RSIF_CLEBUFF_FIFO_EMPTY0_SHIFT                                2
#define RSIF_CLEBUFF_FIFO_EMPTY0_MASK                        0x00000004
#define RSIF_CLEBUFF_FIFO_EMPTY0_RD(src)      (((src) & 0x00000004)>>2)
#define RSIF_CLEBUFF_FIFO_EMPTY0_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields rsif_ctrlbuff_fifo_empty	 */
#define RSIF_CTRLBUFF_FIFO_EMPTY0_WIDTH                               1
#define RSIF_CTRLBUFF_FIFO_EMPTY0_SHIFT                               1
#define RSIF_CTRLBUFF_FIFO_EMPTY0_MASK                       0x00000002
#define RSIF_CTRLBUFF_FIFO_EMPTY0_RD(src)     (((src) & 0x00000002)>>1)
#define RSIF_CTRLBUFF_FIFO_EMPTY0_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields rsif_buf_fifo_empty	 */
#define RSIF_BUF_FIFO_EMPTY0_WIDTH                                    1
#define RSIF_BUF_FIFO_EMPTY0_SHIFT                                    0
#define RSIF_BUF_FIFO_EMPTY0_MASK                            0x00000001
#define RSIF_BUF_FIFO_EMPTY0_RD(src)             (((src) & 0x00000001))
#define RSIF_BUF_FIFO_EMPTY0_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register CLE_RSIF_Int_Reg0	*/ 
/*	 Fields rsif_chksum_buff_fifo_overfl_intr	 */
#define RSIF_CHKSUM_BUFF_FIFO_OVERFL_INTR0_WIDTH                      1
#define RSIF_CHKSUM_BUFF_FIFO_OVERFL_INTR0_SHIFT                     11
#define RSIF_CHKSUM_BUFF_FIFO_OVERFL_INTR0_MASK              0x00000800
#define RSIF_CHKSUM_BUFF_FIFO_OVERFL_INTR0_RD(src) \
                                                    (((src) & 0x00000800)>>11)
#define RSIF_CHKSUM_BUFF_FIFO_OVERFL_INTR0_WR(src) \
                                                (((u32)(src)<<11) & 0x00000800)
#define RSIF_CHKSUM_BUFF_FIFO_OVERFL_INTR0_SET(dst,src) \
                      (((dst) & ~0x00000800) | (((u32)(src)<<11) & 0x00000800))
/*	 Fields rsif_chksum_buff_fifo_underfl_intr	 */
#define RSIF_CHKSUM_BUFF_FIFO_UNDERFL_INTR0_WIDTH                     1
#define RSIF_CHKSUM_BUFF_FIFO_UNDERFL_INTR0_SHIFT                    10
#define RSIF_CHKSUM_BUFF_FIFO_UNDERFL_INTR0_MASK             0x00000400
#define RSIF_CHKSUM_BUFF_FIFO_UNDERFL_INTR0_RD(src) \
                                                    (((src) & 0x00000400)>>10)
#define RSIF_CHKSUM_BUFF_FIFO_UNDERFL_INTR0_WR(src) \
                                                (((u32)(src)<<10) & 0x00000400)
#define RSIF_CHKSUM_BUFF_FIFO_UNDERFL_INTR0_SET(dst,src) \
                      (((dst) & ~0x00000400) | (((u32)(src)<<10) & 0x00000400))
/*	 Fields rsif_timestamp_buff_fifo_overfl_intr	 */
#define RSIF_TIMESTAMP_BUFF_FIFO_OVERFL_INTR0_WIDTH                   1
#define RSIF_TIMESTAMP_BUFF_FIFO_OVERFL_INTR0_SHIFT                   9
#define RSIF_TIMESTAMP_BUFF_FIFO_OVERFL_INTR0_MASK           0x00000200
#define RSIF_TIMESTAMP_BUFF_FIFO_OVERFL_INTR0_RD(src) \
                                                     (((src) & 0x00000200)>>9)
#define RSIF_TIMESTAMP_BUFF_FIFO_OVERFL_INTR0_WR(src) \
                                                 (((u32)(src)<<9) & 0x00000200)
#define RSIF_TIMESTAMP_BUFF_FIFO_OVERFL_INTR0_SET(dst,src) \
                       (((dst) & ~0x00000200) | (((u32)(src)<<9) & 0x00000200))
/*	 Fields rsif_timestamp_buff_fifo_underfl_intr	 */
#define RSIF_TIMESTAMP_BUFF_FIFO_UNDERFL_INTR0_WIDTH                  1
#define RSIF_TIMESTAMP_BUFF_FIFO_UNDERFL_INTR0_SHIFT                  8
#define RSIF_TIMESTAMP_BUFF_FIFO_UNDERFL_INTR0_MASK          0x00000100
#define RSIF_TIMESTAMP_BUFF_FIFO_UNDERFL_INTR0_RD(src) \
                                                     (((src) & 0x00000100)>>8)
#define RSIF_TIMESTAMP_BUFF_FIFO_UNDERFL_INTR0_WR(src) \
                                                 (((u32)(src)<<8) & 0x00000100)
#define RSIF_TIMESTAMP_BUFF_FIFO_UNDERFL_INTR0_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields rsif_err_buff_fifo_overfl_intr	 */
#define RSIF_ERR_BUFF_FIFO_OVERFL_INTR0_WIDTH                         1
#define RSIF_ERR_BUFF_FIFO_OVERFL_INTR0_SHIFT                         7
#define RSIF_ERR_BUFF_FIFO_OVERFL_INTR0_MASK                 0x00000080
#define RSIF_ERR_BUFF_FIFO_OVERFL_INTR0_RD(src) \
                                                     (((src) & 0x00000080)>>7)
#define RSIF_ERR_BUFF_FIFO_OVERFL_INTR0_WR(src) \
                                                 (((u32)(src)<<7) & 0x00000080)
#define RSIF_ERR_BUFF_FIFO_OVERFL_INTR0_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*	 Fields rsif_err_buff_fifo_underfl_intr	 */
#define RSIF_ERR_BUFF_FIFO_UNDERFL_INTR0_WIDTH                        1
#define RSIF_ERR_BUFF_FIFO_UNDERFL_INTR0_SHIFT                        6
#define RSIF_ERR_BUFF_FIFO_UNDERFL_INTR0_MASK                0x00000040
#define RSIF_ERR_BUFF_FIFO_UNDERFL_INTR0_RD(src) \
                                                     (((src) & 0x00000040)>>6)
#define RSIF_ERR_BUFF_FIFO_UNDERFL_INTR0_WR(src) \
                                                 (((u32)(src)<<6) & 0x00000040)
#define RSIF_ERR_BUFF_FIFO_UNDERFL_INTR0_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*	 Fields rsif_clebuff_fifo_overfl_intr	 */
#define RSIF_CLEBUFF_FIFO_OVERFL_INTR0_WIDTH                          1
#define RSIF_CLEBUFF_FIFO_OVERFL_INTR0_SHIFT                          5
#define RSIF_CLEBUFF_FIFO_OVERFL_INTR0_MASK                  0x00000020
#define RSIF_CLEBUFF_FIFO_OVERFL_INTR0_RD(src) \
                                                     (((src) & 0x00000020)>>5)
#define RSIF_CLEBUFF_FIFO_OVERFL_INTR0_WR(src) \
                                                 (((u32)(src)<<5) & 0x00000020)
#define RSIF_CLEBUFF_FIFO_OVERFL_INTR0_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*	 Fields rsif_clebuff_fifo_underfl_intr	 */
#define RSIF_CLEBUFF_FIFO_UNDERFL_INTR0_WIDTH                         1
#define RSIF_CLEBUFF_FIFO_UNDERFL_INTR0_SHIFT                         4
#define RSIF_CLEBUFF_FIFO_UNDERFL_INTR0_MASK                 0x00000010
#define RSIF_CLEBUFF_FIFO_UNDERFL_INTR0_RD(src) \
                                                     (((src) & 0x00000010)>>4)
#define RSIF_CLEBUFF_FIFO_UNDERFL_INTR0_WR(src) \
                                                 (((u32)(src)<<4) & 0x00000010)
#define RSIF_CLEBUFF_FIFO_UNDERFL_INTR0_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*	 Fields rsif_ctrlbuff_fifo_overfl_intr	 */
#define RSIF_CTRLBUFF_FIFO_OVERFL_INTR0_WIDTH                         1
#define RSIF_CTRLBUFF_FIFO_OVERFL_INTR0_SHIFT                         3
#define RSIF_CTRLBUFF_FIFO_OVERFL_INTR0_MASK                 0x00000008
#define RSIF_CTRLBUFF_FIFO_OVERFL_INTR0_RD(src) \
                                                     (((src) & 0x00000008)>>3)
#define RSIF_CTRLBUFF_FIFO_OVERFL_INTR0_WR(src) \
                                                 (((u32)(src)<<3) & 0x00000008)
#define RSIF_CTRLBUFF_FIFO_OVERFL_INTR0_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*	 Fields rsif_ctrlbuff_fifo_underfl_intr	 */
#define RSIF_CTRLBUFF_FIFO_UNDERFL_INTR0_WIDTH                        1
#define RSIF_CTRLBUFF_FIFO_UNDERFL_INTR0_SHIFT                        2
#define RSIF_CTRLBUFF_FIFO_UNDERFL_INTR0_MASK                0x00000004
#define RSIF_CTRLBUFF_FIFO_UNDERFL_INTR0_RD(src) \
                                                     (((src) & 0x00000004)>>2)
#define RSIF_CTRLBUFF_FIFO_UNDERFL_INTR0_WR(src) \
                                                 (((u32)(src)<<2) & 0x00000004)
#define RSIF_CTRLBUFF_FIFO_UNDERFL_INTR0_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields rsif_buf_fifo_overfl_intr	 */
#define RSIF_BUF_FIFO_OVERFL_INTR0_WIDTH                              1
#define RSIF_BUF_FIFO_OVERFL_INTR0_SHIFT                              1
#define RSIF_BUF_FIFO_OVERFL_INTR0_MASK                      0x00000002
#define RSIF_BUF_FIFO_OVERFL_INTR0_RD(src)    (((src) & 0x00000002)>>1)
#define RSIF_BUF_FIFO_OVERFL_INTR0_WR(src) \
                                                 (((u32)(src)<<1) & 0x00000002)
#define RSIF_BUF_FIFO_OVERFL_INTR0_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields rsif_buf_fifo_underfl_intr	 */
#define RSIF_BUF_FIFO_UNDERFL_INTR0_WIDTH                             1
#define RSIF_BUF_FIFO_UNDERFL_INTR0_SHIFT                             0
#define RSIF_BUF_FIFO_UNDERFL_INTR0_MASK                     0x00000001
#define RSIF_BUF_FIFO_UNDERFL_INTR0_RD(src)      (((src) & 0x00000001))
#define RSIF_BUF_FIFO_UNDERFL_INTR0_WR(src) \
                                                    (((u32)(src)) & 0x00000001)
#define RSIF_BUF_FIFO_UNDERFL_INTR0_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register CLE_RSIF_Int_Reg0Mask	*/
/*    Mask Register Fields rsif_chksum_buff_fifo_overfl_intrMask    */
#define RSIF_CHKSUM_BUFF_FIFO_OVERFL_INTRMASK_WIDTH                   1
#define RSIF_CHKSUM_BUFF_FIFO_OVERFL_INTRMASK_SHIFT                  11
#define RSIF_CHKSUM_BUFF_FIFO_OVERFL_INTRMASK_MASK           0x00000800
#define RSIF_CHKSUM_BUFF_FIFO_OVERFL_INTRMASK_RD(src) \
                                                    (((src) & 0x00000800)>>11)
#define RSIF_CHKSUM_BUFF_FIFO_OVERFL_INTRMASK_WR(src) \
                                                (((u32)(src)<<11) & 0x00000800)
#define RSIF_CHKSUM_BUFF_FIFO_OVERFL_INTRMASK_SET(dst,src) \
                      (((dst) & ~0x00000800) | (((u32)(src)<<11) & 0x00000800))
/*    Mask Register Fields rsif_chksum_buff_fifo_underfl_intrMask    */
#define RSIF_CHKSUM_BUFF_FIFO_UNDERFL_INTRMASK_WIDTH                  1
#define RSIF_CHKSUM_BUFF_FIFO_UNDERFL_INTRMASK_SHIFT                 10
#define RSIF_CHKSUM_BUFF_FIFO_UNDERFL_INTRMASK_MASK          0x00000400
#define RSIF_CHKSUM_BUFF_FIFO_UNDERFL_INTRMASK_RD(src) \
                                                    (((src) & 0x00000400)>>10)
#define RSIF_CHKSUM_BUFF_FIFO_UNDERFL_INTRMASK_WR(src) \
                                                (((u32)(src)<<10) & 0x00000400)
#define RSIF_CHKSUM_BUFF_FIFO_UNDERFL_INTRMASK_SET(dst,src) \
                      (((dst) & ~0x00000400) | (((u32)(src)<<10) & 0x00000400))
/*    Mask Register Fields rsif_timestamp_buff_fifo_overfl_intrMask    */
#define RSIF_TIMESTAMP_BUFF_FIFO_OVERFL_INTRMASK_WIDTH                1
#define RSIF_TIMESTAMP_BUFF_FIFO_OVERFL_INTRMASK_SHIFT                9
#define RSIF_TIMESTAMP_BUFF_FIFO_OVERFL_INTRMASK_MASK        0x00000200
#define RSIF_TIMESTAMP_BUFF_FIFO_OVERFL_INTRMASK_RD(src) \
                                                     (((src) & 0x00000200)>>9)
#define RSIF_TIMESTAMP_BUFF_FIFO_OVERFL_INTRMASK_WR(src) \
                                                 (((u32)(src)<<9) & 0x00000200)
#define RSIF_TIMESTAMP_BUFF_FIFO_OVERFL_INTRMASK_SET(dst,src) \
                       (((dst) & ~0x00000200) | (((u32)(src)<<9) & 0x00000200))
/*    Mask Register Fields rsif_timestamp_buff_fifo_underfl_intrMask    */
#define RSIF_TIMESTAMP_BUFF_FIFO_UNDERFL_INTRMASK_WIDTH               1
#define RSIF_TIMESTAMP_BUFF_FIFO_UNDERFL_INTRMASK_SHIFT               8
#define RSIF_TIMESTAMP_BUFF_FIFO_UNDERFL_INTRMASK_MASK       0x00000100
#define RSIF_TIMESTAMP_BUFF_FIFO_UNDERFL_INTRMASK_RD(src) \
                                                     (((src) & 0x00000100)>>8)
#define RSIF_TIMESTAMP_BUFF_FIFO_UNDERFL_INTRMASK_WR(src) \
                                                 (((u32)(src)<<8) & 0x00000100)
#define RSIF_TIMESTAMP_BUFF_FIFO_UNDERFL_INTRMASK_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*    Mask Register Fields rsif_err_buff_fifo_overfl_intrMask    */
#define RSIF_ERR_BUFF_FIFO_OVERFL_INTRMASK_WIDTH                      1
#define RSIF_ERR_BUFF_FIFO_OVERFL_INTRMASK_SHIFT                      7
#define RSIF_ERR_BUFF_FIFO_OVERFL_INTRMASK_MASK              0x00000080
#define RSIF_ERR_BUFF_FIFO_OVERFL_INTRMASK_RD(src) \
                                                     (((src) & 0x00000080)>>7)
#define RSIF_ERR_BUFF_FIFO_OVERFL_INTRMASK_WR(src) \
                                                 (((u32)(src)<<7) & 0x00000080)
#define RSIF_ERR_BUFF_FIFO_OVERFL_INTRMASK_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*    Mask Register Fields rsif_err_buff_fifo_underfl_intrMask    */
#define RSIF_ERR_BUFF_FIFO_UNDERFL_INTRMASK_WIDTH                     1
#define RSIF_ERR_BUFF_FIFO_UNDERFL_INTRMASK_SHIFT                     6
#define RSIF_ERR_BUFF_FIFO_UNDERFL_INTRMASK_MASK             0x00000040
#define RSIF_ERR_BUFF_FIFO_UNDERFL_INTRMASK_RD(src) \
                                                     (((src) & 0x00000040)>>6)
#define RSIF_ERR_BUFF_FIFO_UNDERFL_INTRMASK_WR(src) \
                                                 (((u32)(src)<<6) & 0x00000040)
#define RSIF_ERR_BUFF_FIFO_UNDERFL_INTRMASK_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*    Mask Register Fields rsif_clebuff_fifo_overfl_intrMask    */
#define RSIF_CLEBUFF_FIFO_OVERFL_INTRMASK_WIDTH                       1
#define RSIF_CLEBUFF_FIFO_OVERFL_INTRMASK_SHIFT                       5
#define RSIF_CLEBUFF_FIFO_OVERFL_INTRMASK_MASK               0x00000020
#define RSIF_CLEBUFF_FIFO_OVERFL_INTRMASK_RD(src) \
                                                     (((src) & 0x00000020)>>5)
#define RSIF_CLEBUFF_FIFO_OVERFL_INTRMASK_WR(src) \
                                                 (((u32)(src)<<5) & 0x00000020)
#define RSIF_CLEBUFF_FIFO_OVERFL_INTRMASK_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*    Mask Register Fields rsif_clebuff_fifo_underfl_intrMask    */
#define RSIF_CLEBUFF_FIFO_UNDERFL_INTRMASK_WIDTH                      1
#define RSIF_CLEBUFF_FIFO_UNDERFL_INTRMASK_SHIFT                      4
#define RSIF_CLEBUFF_FIFO_UNDERFL_INTRMASK_MASK              0x00000010
#define RSIF_CLEBUFF_FIFO_UNDERFL_INTRMASK_RD(src) \
                                                     (((src) & 0x00000010)>>4)
#define RSIF_CLEBUFF_FIFO_UNDERFL_INTRMASK_WR(src) \
                                                 (((u32)(src)<<4) & 0x00000010)
#define RSIF_CLEBUFF_FIFO_UNDERFL_INTRMASK_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*    Mask Register Fields rsif_ctrlbuff_fifo_overfl_intrMask    */
#define RSIF_CTRLBUFF_FIFO_OVERFL_INTRMASK_WIDTH                      1
#define RSIF_CTRLBUFF_FIFO_OVERFL_INTRMASK_SHIFT                      3
#define RSIF_CTRLBUFF_FIFO_OVERFL_INTRMASK_MASK              0x00000008
#define RSIF_CTRLBUFF_FIFO_OVERFL_INTRMASK_RD(src) \
                                                     (((src) & 0x00000008)>>3)
#define RSIF_CTRLBUFF_FIFO_OVERFL_INTRMASK_WR(src) \
                                                 (((u32)(src)<<3) & 0x00000008)
#define RSIF_CTRLBUFF_FIFO_OVERFL_INTRMASK_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*    Mask Register Fields rsif_ctrlbuff_fifo_underfl_intrMask    */
#define RSIF_CTRLBUFF_FIFO_UNDERFL_INTRMASK_WIDTH                     1
#define RSIF_CTRLBUFF_FIFO_UNDERFL_INTRMASK_SHIFT                     2
#define RSIF_CTRLBUFF_FIFO_UNDERFL_INTRMASK_MASK             0x00000004
#define RSIF_CTRLBUFF_FIFO_UNDERFL_INTRMASK_RD(src) \
                                                     (((src) & 0x00000004)>>2)
#define RSIF_CTRLBUFF_FIFO_UNDERFL_INTRMASK_WR(src) \
                                                 (((u32)(src)<<2) & 0x00000004)
#define RSIF_CTRLBUFF_FIFO_UNDERFL_INTRMASK_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*    Mask Register Fields rsif_buf_fifo_overfl_intrMask    */
#define RSIF_BUF_FIFO_OVERFL_INTRMASK_WIDTH                           1
#define RSIF_BUF_FIFO_OVERFL_INTRMASK_SHIFT                           1
#define RSIF_BUF_FIFO_OVERFL_INTRMASK_MASK                   0x00000002
#define RSIF_BUF_FIFO_OVERFL_INTRMASK_RD(src) \
                                                     (((src) & 0x00000002)>>1)
#define RSIF_BUF_FIFO_OVERFL_INTRMASK_WR(src) \
                                                 (((u32)(src)<<1) & 0x00000002)
#define RSIF_BUF_FIFO_OVERFL_INTRMASK_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*    Mask Register Fields rsif_buf_fifo_underfl_intrMask    */
#define RSIF_BUF_FIFO_UNDERFL_INTRMASK_WIDTH                          1
#define RSIF_BUF_FIFO_UNDERFL_INTRMASK_SHIFT                          0
#define RSIF_BUF_FIFO_UNDERFL_INTRMASK_MASK                  0x00000001
#define RSIF_BUF_FIFO_UNDERFL_INTRMASK_RD(src)   (((src) & 0x00000001))
#define RSIF_BUF_FIFO_UNDERFL_INTRMASK_WR(src) \
                                                    (((u32)(src)) & 0x00000001)
#define RSIF_BUF_FIFO_UNDERFL_INTRMASK_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register CLE_RSIF_FInt_Reg0	*/ 
/*	 Fields cle_rsif_ss_lllength_gt_256_intr	 */
#define CLE_RSIF_SS_LLLENGTH_GT_256_INTR0_WIDTH                       1
#define CLE_RSIF_SS_LLLENGTH_GT_256_INTR0_SHIFT                       6
#define CLE_RSIF_SS_LLLENGTH_GT_256_INTR0_MASK               0x00000040
#define CLE_RSIF_SS_LLLENGTH_GT_256_INTR0_RD(src) \
                                                     (((src) & 0x00000040)>>6)
#define CLE_RSIF_SS_LLLENGTH_GT_256_INTR0_WR(src) \
                                                 (((u32)(src)<<6) & 0x00000040)
#define CLE_RSIF_SS_LLLENGTH_GT_256_INTR0_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*	 Fields rsif_ss_fpbuff_invld_enc_intr	 */
#define RSIF_SS_FPBUFF_INVLD_ENC_INTR0_WIDTH                          1
#define RSIF_SS_FPBUFF_INVLD_ENC_INTR0_SHIFT                          5
#define RSIF_SS_FPBUFF_INVLD_ENC_INTR0_MASK                  0x00000020
#define RSIF_SS_FPBUFF_INVLD_ENC_INTR0_RD(src) \
                                                     (((src) & 0x00000020)>>5)
#define RSIF_SS_FPBUFF_INVLD_ENC_INTR0_WR(src) \
                                                 (((u32)(src)<<5) & 0x00000020)
#define RSIF_SS_FPBUFF_INVLD_ENC_INTR0_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*	 Fields rsif_ss_mirrorerr_intr	 */
#define RSIF_SS_MIRRORERR_INTR0_WIDTH                                 1
#define RSIF_SS_MIRRORERR_INTR0_SHIFT                                 4
#define RSIF_SS_MIRRORERR_INTR0_MASK                         0x00000010
#define RSIF_SS_MIRRORERR_INTR0_RD(src)       (((src) & 0x00000010)>>4)
#define RSIF_SS_MIRRORERR_INTR0_WR(src)  (((u32)(src)<<4) & 0x00000010)
#define RSIF_SS_MIRRORERR_INTR0_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*	 Fields rsif_ss_split_boundary_intr	 */
#define RSIF_SS_SPLIT_BOUNDARY_INTR0_WIDTH                            1
#define RSIF_SS_SPLIT_BOUNDARY_INTR0_SHIFT                            3
#define RSIF_SS_SPLIT_BOUNDARY_INTR0_MASK                    0x00000008
#define RSIF_SS_SPLIT_BOUNDARY_INTR0_RD(src)  (((src) & 0x00000008)>>3)
#define RSIF_SS_SPLIT_BOUNDARY_INTR0_WR(src) \
                                                 (((u32)(src)<<3) & 0x00000008)
#define RSIF_SS_SPLIT_BOUNDARY_INTR0_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*	 Fields rsif_ss_fpbuff_timeout_intr	 */
#define RSIF_SS_FPBUFF_TIMEOUT_INTR0_WIDTH                            1
#define RSIF_SS_FPBUFF_TIMEOUT_INTR0_SHIFT                            2
#define RSIF_SS_FPBUFF_TIMEOUT_INTR0_MASK                    0x00000004
#define RSIF_SS_FPBUFF_TIMEOUT_INTR0_RD(src)  (((src) & 0x00000004)>>2)
#define RSIF_SS_FPBUFF_TIMEOUT_INTR0_WR(src) \
                                                 (((u32)(src)<<2) & 0x00000004)
#define RSIF_SS_FPBUFF_TIMEOUT_INTR0_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields rsif_ss_axi_wrerr_intr	 */
#define RSIF_SS_AXI_WRERR_INTR0_WIDTH                                 1
#define RSIF_SS_AXI_WRERR_INTR0_SHIFT                                 1
#define RSIF_SS_AXI_WRERR_INTR0_MASK                         0x00000002
#define RSIF_SS_AXI_WRERR_INTR0_RD(src)       (((src) & 0x00000002)>>1)
#define RSIF_SS_AXI_WRERR_INTR0_WR(src)  (((u32)(src)<<1) & 0x00000002)
#define RSIF_SS_AXI_WRERR_INTR0_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))

/*	Register CLE_RSIF_FInt_Reg0Mask	*/
/*    Mask Register Fields cle_rsif_ss_lllength_gt_256_intrMask    */
#define CLE_RSIF_SS_LLLENGTH_GT_256_INTRMASK_WIDTH                    1
#define CLE_RSIF_SS_LLLENGTH_GT_256_INTRMASK_SHIFT                    6
#define CLE_RSIF_SS_LLLENGTH_GT_256_INTRMASK_MASK            0x00000040
#define CLE_RSIF_SS_LLLENGTH_GT_256_INTRMASK_RD(src) \
                                                     (((src) & 0x00000040)>>6)
#define CLE_RSIF_SS_LLLENGTH_GT_256_INTRMASK_WR(src) \
                                                 (((u32)(src)<<6) & 0x00000040)
#define CLE_RSIF_SS_LLLENGTH_GT_256_INTRMASK_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*    Mask Register Fields rsif_ss_fpbuff_invld_enc_intrMask    */
#define RSIF_SS_FPBUFF_INVLD_ENC_INTRMASK_WIDTH                       1
#define RSIF_SS_FPBUFF_INVLD_ENC_INTRMASK_SHIFT                       5
#define RSIF_SS_FPBUFF_INVLD_ENC_INTRMASK_MASK               0x00000020
#define RSIF_SS_FPBUFF_INVLD_ENC_INTRMASK_RD(src) \
                                                     (((src) & 0x00000020)>>5)
#define RSIF_SS_FPBUFF_INVLD_ENC_INTRMASK_WR(src) \
                                                 (((u32)(src)<<5) & 0x00000020)
#define RSIF_SS_FPBUFF_INVLD_ENC_INTRMASK_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*    Mask Register Fields rsif_ss_mirrorerr_intrMask    */
#define RSIF_SS_MIRRORERR_INTRMASK_WIDTH                              1
#define RSIF_SS_MIRRORERR_INTRMASK_SHIFT                              4
#define RSIF_SS_MIRRORERR_INTRMASK_MASK                      0x00000010
#define RSIF_SS_MIRRORERR_INTRMASK_RD(src)    (((src) & 0x00000010)>>4)
#define RSIF_SS_MIRRORERR_INTRMASK_WR(src) \
                                                 (((u32)(src)<<4) & 0x00000010)
#define RSIF_SS_MIRRORERR_INTRMASK_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*    Mask Register Fields rsif_ss_split_boundary_intrMask    */
#define RSIF_SS_SPLIT_BOUNDARY_INTRMASK_WIDTH                         1
#define RSIF_SS_SPLIT_BOUNDARY_INTRMASK_SHIFT                         3
#define RSIF_SS_SPLIT_BOUNDARY_INTRMASK_MASK                 0x00000008
#define RSIF_SS_SPLIT_BOUNDARY_INTRMASK_RD(src) \
                                                     (((src) & 0x00000008)>>3)
#define RSIF_SS_SPLIT_BOUNDARY_INTRMASK_WR(src) \
                                                 (((u32)(src)<<3) & 0x00000008)
#define RSIF_SS_SPLIT_BOUNDARY_INTRMASK_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*    Mask Register Fields rsif_ss_fpbuff_timeout_intrMask    */
#define RSIF_SS_FPBUFF_TIMEOUT_INTRMASK_WIDTH                         1
#define RSIF_SS_FPBUFF_TIMEOUT_INTRMASK_SHIFT                         2
#define RSIF_SS_FPBUFF_TIMEOUT_INTRMASK_MASK                 0x00000004
#define RSIF_SS_FPBUFF_TIMEOUT_INTRMASK_RD(src) \
                                                     (((src) & 0x00000004)>>2)
#define RSIF_SS_FPBUFF_TIMEOUT_INTRMASK_WR(src) \
                                                 (((u32)(src)<<2) & 0x00000004)
#define RSIF_SS_FPBUFF_TIMEOUT_INTRMASK_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*    Mask Register Fields rsif_ss_axi_wrerr_intrMask    */
#define RSIF_SS_AXI_WRERR_INTRMASK_WIDTH                              1
#define RSIF_SS_AXI_WRERR_INTRMASK_SHIFT                              1
#define RSIF_SS_AXI_WRERR_INTRMASK_MASK                      0x00000002
#define RSIF_SS_AXI_WRERR_INTRMASK_RD(src)    (((src) & 0x00000002)>>1)
#define RSIF_SS_AXI_WRERR_INTRMASK_WR(src) \
                                                 (((u32)(src)<<1) & 0x00000002)
#define RSIF_SS_AXI_WRERR_INTRMASK_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))

/*	Register CLE_RSIF_Sts_Reg0	*/ 
/*	 Fields rsif_ss_axi_wrerr_bresp	 */
#define RSIF_SS_AXI_WRERR_BRESP0_WIDTH                                2
#define RSIF_SS_AXI_WRERR_BRESP0_SHIFT                                0
#define RSIF_SS_AXI_WRERR_BRESP0_MASK                        0x00000003
#define RSIF_SS_AXI_WRERR_BRESP0_RD(src)         (((src) & 0x00000003))
#define RSIF_SS_AXI_WRERR_BRESP0_SET(dst,src) \
                          (((dst) & ~0x00000003) | (((u32)(src)) & 0x00000003))

/*	Register CLE_RSIF_FPbuff_Timeout_StsReg0	*/ 
/*	 Fields sts_rsif_fpbuff_timeout_dropcnt	 */
#define STS_RSIF_FPBUFF_TIMEOUT_DROPCNT0_WIDTH                       16
#define STS_RSIF_FPBUFF_TIMEOUT_DROPCNT0_SHIFT                        0
#define STS_RSIF_FPBUFF_TIMEOUT_DROPCNT0_MASK                0x0000ffff
#define STS_RSIF_FPBUFF_TIMEOUT_DROPCNT0_RD(src) \
                                                        (((src) & 0x0000ffff))
#define STS_RSIF_FPBUFF_TIMEOUT_DROPCNT0_SET(dst,src) \
                          (((dst) & ~0x0000ffff) | (((u32)(src)) & 0x0000ffff))

/*	Register CLE_RSIF_FPbuff_Timeout_PartialDrop_StsReg0	*/ 
/*	 Fields sts_rsif_fpbuff_timeout_partial_dropcnt	 */
#define STS_RSIF_FPBUFF_TIMEOUT_PARTIAL_DROPCNT0_WIDTH               16
#define STS_RSIF_FPBUFF_TIMEOUT_PARTIAL_DROPCNT0_SHIFT                0
#define STS_RSIF_FPBUFF_TIMEOUT_PARTIAL_DROPCNT0_MASK        0x0000ffff
#define STS_RSIF_FPBUFF_TIMEOUT_PARTIAL_DROPCNT0_RD(src) \
                                                        (((src) & 0x0000ffff))
#define STS_RSIF_FPBUFF_TIMEOUT_PARTIAL_DROPCNT0_SET(dst,src) \
                          (((dst) & ~0x0000ffff) | (((u32)(src)) & 0x0000ffff))

/*	Register CLE_RSIF_FPbuff_Mirror_Timeout_StsReg0	*/ 
/*	 Fields sts_rsif_fpbuff_mirror_timeout_dropcnt	 */
#define STS_RSIF_FPBUFF_MIRROR_TIMEOUT_DROPCNT0_WIDTH                16
#define STS_RSIF_FPBUFF_MIRROR_TIMEOUT_DROPCNT0_SHIFT                 0
#define STS_RSIF_FPBUFF_MIRROR_TIMEOUT_DROPCNT0_MASK         0x0000ffff
#define STS_RSIF_FPBUFF_MIRROR_TIMEOUT_DROPCNT0_RD(src) \
                                                        (((src) & 0x0000ffff))
#define STS_RSIF_FPBUFF_MIRROR_TIMEOUT_DROPCNT0_SET(dst,src) \
                          (((dst) & ~0x0000ffff) | (((u32)(src)) & 0x0000ffff))

/*	Register CLE_RSIF_FPbuff_Mirror_Timeout_PartialDrop_StsReg0	*/ 
/*	 Fields sts_rsif_fpbuff_mirror_timeout_partial_dropcnt	 */
#define STS_RSIF_FPBUFF_MIRROR_TIMEOUT_PARTIAL_DROPCNT0_WIDTH        16
#define STS_RSIF_FPBUFF_MIRROR_TIMEOUT_PARTIAL_DROPCNT0_SHIFT                                                                       0
#define STS_RSIF_FPBUFF_MIRROR_TIMEOUT_PARTIAL_DROPCNT0_MASK 0x0000ffff
#define STS_RSIF_FPBUFF_MIRROR_TIMEOUT_PARTIAL_DROPCNT0_RD(src) \
                                                        (((src) & 0x0000ffff))
#define STS_RSIF_FPBUFF_MIRROR_TIMEOUT_PARTIAL_DROPCNT0_SET(dst,src) \
                          (((dst) & ~0x0000ffff) | (((u32)(src)) & 0x0000ffff))

/*	Register CLE_RSIF_Mirror_Err_StsReg0	*/ 
/*	 Fields sts_rsif_mirrorerr_dropcnt	 */
#define STS_RSIF_MIRRORERR_DROPCNT0_WIDTH                            16
#define STS_RSIF_MIRRORERR_DROPCNT0_SHIFT                             0
#define STS_RSIF_MIRRORERR_DROPCNT0_MASK                     0x0000ffff
#define STS_RSIF_MIRRORERR_DROPCNT0_RD(src)      (((src) & 0x0000ffff))
#define STS_RSIF_MIRRORERR_DROPCNT0_SET(dst,src) \
                          (((dst) & ~0x0000ffff) | (((u32)(src)) & 0x0000ffff))

/*	Register CLE_RSIF_Sts_Cntr_Reg0	*/ 
/*	 Fields sts_rsif_pkt_cntr	 */
#define STS_RSIF_PKT_CNTR0_WIDTH                                     32
#define STS_RSIF_PKT_CNTR0_SHIFT                                      0
#define STS_RSIF_PKT_CNTR0_MASK                              0xffffffff
#define STS_RSIF_PKT_CNTR0_RD(src)               (((src) & 0xffffffff))
#define STS_RSIF_PKT_CNTR0_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register CLE_RSIF_Sts_Drop_Cntr_Reg0	*/ 
/*	 Fields sts_rsif_cle_dropcnt	 */
#define STS_RSIF_CLE_DROPCNT0_WIDTH                                  16
#define STS_RSIF_CLE_DROPCNT0_SHIFT                                   0
#define STS_RSIF_CLE_DROPCNT0_MASK                           0x0000ffff
#define STS_RSIF_CLE_DROPCNT0_RD(src)            (((src) & 0x0000ffff))
#define STS_RSIF_CLE_DROPCNT0_SET(dst,src) \
                          (((dst) & ~0x0000ffff) | (((u32)(src)) & 0x0000ffff))

/*	Register CLE_RSIF_LERR_Mask	*/ 
/*	 Fields cfg_rsif_lerr_mask	 */
#define CFG_RSIF_LERR_MASK_WIDTH                                      5
#define CFG_RSIF_LERR_MASK_SHIFT                                      0
#define CFG_RSIF_LERR_MASK_MASK                              0x0000001f
#define CFG_RSIF_LERR_MASK_RD(src)               (((src) & 0x0000001f))
#define CFG_RSIF_LERR_MASK_WR(src)          (((u32)(src)) & 0x0000001f)
#define CFG_RSIF_LERR_MASK_SET(dst,src) \
                          (((dst) & ~0x0000001f) | (((u32)(src)) & 0x0000001f))

/*	Register CLE_TSIF_FIFO_EmptySts0	*/ 
/*	 Fields tsif_rdmbuff_fifo_empty	 */
#define TSIF_RDMBUFF_FIFO_EMPTY0_WIDTH                                1
#define TSIF_RDMBUFF_FIFO_EMPTY0_SHIFT                                2
#define TSIF_RDMBUFF_FIFO_EMPTY0_MASK                        0x00000004
#define TSIF_RDMBUFF_FIFO_EMPTY0_RD(src)      (((src) & 0x00000004)>>2)
#define TSIF_RDMBUFF_FIFO_EMPTY0_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields tsif_rrm_fifo_empty	 */
#define TSIF_RRM_FIFO_EMPTY0_WIDTH                                    1
#define TSIF_RRM_FIFO_EMPTY0_SHIFT                                    1
#define TSIF_RRM_FIFO_EMPTY0_MASK                            0x00000002
#define TSIF_RRM_FIFO_EMPTY0_RD(src)          (((src) & 0x00000002)>>1)
#define TSIF_RRM_FIFO_EMPTY0_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields tsif_amabuf_fifo_empty	 */
#define TSIF_AMABUF_FIFO_EMPTY0_WIDTH                                 1
#define TSIF_AMABUF_FIFO_EMPTY0_SHIFT                                 0
#define TSIF_AMABUF_FIFO_EMPTY0_MASK                         0x00000001
#define TSIF_AMABUF_FIFO_EMPTY0_RD(src)          (((src) & 0x00000001))
#define TSIF_AMABUF_FIFO_EMPTY0_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register CLE_TSIF_Int_Reg0	*/ 
/*	 Fields tsif_rdmbuff_fifo_overfl_intr	 */
#define TSIF_RDMBUFF_FIFO_OVERFL_INTR0_WIDTH                          1
#define TSIF_RDMBUFF_FIFO_OVERFL_INTR0_SHIFT                          5
#define TSIF_RDMBUFF_FIFO_OVERFL_INTR0_MASK                  0x00000020
#define TSIF_RDMBUFF_FIFO_OVERFL_INTR0_RD(src) \
                                                     (((src) & 0x00000020)>>5)
#define TSIF_RDMBUFF_FIFO_OVERFL_INTR0_WR(src) \
                                                 (((u32)(src)<<5) & 0x00000020)
#define TSIF_RDMBUFF_FIFO_OVERFL_INTR0_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*	 Fields tsif_rdmbuff_fifo_underfl_intr	 */
#define TSIF_RDMBUFF_FIFO_UNDERFL_INTR0_WIDTH                         1
#define TSIF_RDMBUFF_FIFO_UNDERFL_INTR0_SHIFT                         4
#define TSIF_RDMBUFF_FIFO_UNDERFL_INTR0_MASK                 0x00000010
#define TSIF_RDMBUFF_FIFO_UNDERFL_INTR0_RD(src) \
                                                     (((src) & 0x00000010)>>4)
#define TSIF_RDMBUFF_FIFO_UNDERFL_INTR0_WR(src) \
                                                 (((u32)(src)<<4) & 0x00000010)
#define TSIF_RDMBUFF_FIFO_UNDERFL_INTR0_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*	 Fields tsif_rrm_fifo_overfl_intr	 */
#define TSIF_RRM_FIFO_OVERFL_INTR0_WIDTH                              1
#define TSIF_RRM_FIFO_OVERFL_INTR0_SHIFT                              3
#define TSIF_RRM_FIFO_OVERFL_INTR0_MASK                      0x00000008
#define TSIF_RRM_FIFO_OVERFL_INTR0_RD(src)    (((src) & 0x00000008)>>3)
#define TSIF_RRM_FIFO_OVERFL_INTR0_WR(src) \
                                                 (((u32)(src)<<3) & 0x00000008)
#define TSIF_RRM_FIFO_OVERFL_INTR0_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*	 Fields tsif_rrm_fifo_underfl_intr	 */
#define TSIF_RRM_FIFO_UNDERFL_INTR0_WIDTH                             1
#define TSIF_RRM_FIFO_UNDERFL_INTR0_SHIFT                             2
#define TSIF_RRM_FIFO_UNDERFL_INTR0_MASK                     0x00000004
#define TSIF_RRM_FIFO_UNDERFL_INTR0_RD(src)   (((src) & 0x00000004)>>2)
#define TSIF_RRM_FIFO_UNDERFL_INTR0_WR(src) \
                                                 (((u32)(src)<<2) & 0x00000004)
#define TSIF_RRM_FIFO_UNDERFL_INTR0_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields tsif_amabuf_fifo_overfl_intr	 */
#define TSIF_AMABUF_FIFO_OVERFL_INTR0_WIDTH                           1
#define TSIF_AMABUF_FIFO_OVERFL_INTR0_SHIFT                           1
#define TSIF_AMABUF_FIFO_OVERFL_INTR0_MASK                   0x00000002
#define TSIF_AMABUF_FIFO_OVERFL_INTR0_RD(src) \
                                                     (((src) & 0x00000002)>>1)
#define TSIF_AMABUF_FIFO_OVERFL_INTR0_WR(src) \
                                                 (((u32)(src)<<1) & 0x00000002)
#define TSIF_AMABUF_FIFO_OVERFL_INTR0_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields tsif_amabuf_fifo_underfl_intr	 */
#define TSIF_AMABUF_FIFO_UNDERFL_INTR0_WIDTH                          1
#define TSIF_AMABUF_FIFO_UNDERFL_INTR0_SHIFT                          0
#define TSIF_AMABUF_FIFO_UNDERFL_INTR0_MASK                  0x00000001
#define TSIF_AMABUF_FIFO_UNDERFL_INTR0_RD(src)   (((src) & 0x00000001))
#define TSIF_AMABUF_FIFO_UNDERFL_INTR0_WR(src) \
                                                    (((u32)(src)) & 0x00000001)
#define TSIF_AMABUF_FIFO_UNDERFL_INTR0_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register CLE_TSIF_Int_Reg0Mask	*/
/*    Mask Register Fields tsif_rdmbuff_fifo_overfl_intrMask    */
#define TSIF_RDMBUFF_FIFO_OVERFL_INTRMASK_WIDTH                       1
#define TSIF_RDMBUFF_FIFO_OVERFL_INTRMASK_SHIFT                       5
#define TSIF_RDMBUFF_FIFO_OVERFL_INTRMASK_MASK               0x00000020
#define TSIF_RDMBUFF_FIFO_OVERFL_INTRMASK_RD(src) \
                                                     (((src) & 0x00000020)>>5)
#define TSIF_RDMBUFF_FIFO_OVERFL_INTRMASK_WR(src) \
                                                 (((u32)(src)<<5) & 0x00000020)
#define TSIF_RDMBUFF_FIFO_OVERFL_INTRMASK_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*    Mask Register Fields tsif_rdmbuff_fifo_underfl_intrMask    */
#define TSIF_RDMBUFF_FIFO_UNDERFL_INTRMASK_WIDTH                      1
#define TSIF_RDMBUFF_FIFO_UNDERFL_INTRMASK_SHIFT                      4
#define TSIF_RDMBUFF_FIFO_UNDERFL_INTRMASK_MASK              0x00000010
#define TSIF_RDMBUFF_FIFO_UNDERFL_INTRMASK_RD(src) \
                                                     (((src) & 0x00000010)>>4)
#define TSIF_RDMBUFF_FIFO_UNDERFL_INTRMASK_WR(src) \
                                                 (((u32)(src)<<4) & 0x00000010)
#define TSIF_RDMBUFF_FIFO_UNDERFL_INTRMASK_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*    Mask Register Fields tsif_rrm_fifo_overfl_intrMask    */
#define TSIF_RRM_FIFO_OVERFL_INTRMASK_WIDTH                           1
#define TSIF_RRM_FIFO_OVERFL_INTRMASK_SHIFT                           3
#define TSIF_RRM_FIFO_OVERFL_INTRMASK_MASK                   0x00000008
#define TSIF_RRM_FIFO_OVERFL_INTRMASK_RD(src) \
                                                     (((src) & 0x00000008)>>3)
#define TSIF_RRM_FIFO_OVERFL_INTRMASK_WR(src) \
                                                 (((u32)(src)<<3) & 0x00000008)
#define TSIF_RRM_FIFO_OVERFL_INTRMASK_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*    Mask Register Fields tsif_rrm_fifo_underfl_intrMask    */
#define TSIF_RRM_FIFO_UNDERFL_INTRMASK_WIDTH                          1
#define TSIF_RRM_FIFO_UNDERFL_INTRMASK_SHIFT                          2
#define TSIF_RRM_FIFO_UNDERFL_INTRMASK_MASK                  0x00000004
#define TSIF_RRM_FIFO_UNDERFL_INTRMASK_RD(src) \
                                                     (((src) & 0x00000004)>>2)
#define TSIF_RRM_FIFO_UNDERFL_INTRMASK_WR(src) \
                                                 (((u32)(src)<<2) & 0x00000004)
#define TSIF_RRM_FIFO_UNDERFL_INTRMASK_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*    Mask Register Fields tsif_amabuf_fifo_overfl_intrMask    */
#define TSIF_AMABUF_FIFO_OVERFL_INTRMASK_WIDTH                        1
#define TSIF_AMABUF_FIFO_OVERFL_INTRMASK_SHIFT                        1
#define TSIF_AMABUF_FIFO_OVERFL_INTRMASK_MASK                0x00000002
#define TSIF_AMABUF_FIFO_OVERFL_INTRMASK_RD(src) \
                                                     (((src) & 0x00000002)>>1)
#define TSIF_AMABUF_FIFO_OVERFL_INTRMASK_WR(src) \
                                                 (((u32)(src)<<1) & 0x00000002)
#define TSIF_AMABUF_FIFO_OVERFL_INTRMASK_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*    Mask Register Fields tsif_amabuf_fifo_underfl_intrMask    */
#define TSIF_AMABUF_FIFO_UNDERFL_INTRMASK_WIDTH                       1
#define TSIF_AMABUF_FIFO_UNDERFL_INTRMASK_SHIFT                       0
#define TSIF_AMABUF_FIFO_UNDERFL_INTRMASK_MASK               0x00000001
#define TSIF_AMABUF_FIFO_UNDERFL_INTRMASK_RD(src) \
                                                        (((src) & 0x00000001))
#define TSIF_AMABUF_FIFO_UNDERFL_INTRMASK_WR(src) \
                                                    (((u32)(src)) & 0x00000001)
#define TSIF_AMABUF_FIFO_UNDERFL_INTRMASK_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register CLE_TSIF_FInt_Reg0	*/ 
/*	 Fields cle_tsif_ss_tso_hdr_notinline_intr	 */
#define CLE_TSIF_SS_TSO_HDR_NOTINLINE_INTR0_WIDTH                     1
#define CLE_TSIF_SS_TSO_HDR_NOTINLINE_INTR0_SHIFT                     5
#define CLE_TSIF_SS_TSO_HDR_NOTINLINE_INTR0_MASK             0x00000020
#define CLE_TSIF_SS_TSO_HDR_NOTINLINE_INTR0_RD(src) \
                                                     (((src) & 0x00000020)>>5)
#define CLE_TSIF_SS_TSO_HDR_NOTINLINE_INTR0_WR(src) \
                                                 (((u32)(src)<<5) & 0x00000020)
#define CLE_TSIF_SS_TSO_HDR_NOTINLINE_INTR0_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*	 Fields tsif_ss_msg_ll_invld_intr	 */
#define TSIF_SS_MSG_LL_INVLD_INTR0_WIDTH                              1
#define TSIF_SS_MSG_LL_INVLD_INTR0_SHIFT                              4
#define TSIF_SS_MSG_LL_INVLD_INTR0_MASK                      0x00000010
#define TSIF_SS_MSG_LL_INVLD_INTR0_RD(src)    (((src) & 0x00000010)>>4)
#define TSIF_SS_MSG_LL_INVLD_INTR0_WR(src) \
                                                 (((u32)(src)<<4) & 0x00000010)
#define TSIF_SS_MSG_LL_INVLD_INTR0_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*	 Fields tsif_ss_tso_hdrlenerr_intr	 */
#define TSIF_SS_TSO_HDRLENERR_INTR0_WIDTH                             1
#define TSIF_SS_TSO_HDRLENERR_INTR0_SHIFT                             3
#define TSIF_SS_TSO_HDRLENERR_INTR0_MASK                     0x00000008
#define TSIF_SS_TSO_HDRLENERR_INTR0_RD(src)   (((src) & 0x00000008)>>3)
#define TSIF_SS_TSO_HDRLENERR_INTR0_WR(src) \
                                                 (((u32)(src)<<3) & 0x00000008)
#define TSIF_SS_TSO_HDRLENERR_INTR0_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*	 Fields tsif_ss_axi_llrderr_intr	 */
#define TSIF_SS_AXI_LLRDERR_INTR0_WIDTH                               1
#define TSIF_SS_AXI_LLRDERR_INTR0_SHIFT                               2
#define TSIF_SS_AXI_LLRDERR_INTR0_MASK                       0x00000004
#define TSIF_SS_AXI_LLRDERR_INTR0_RD(src)     (((src) & 0x00000004)>>2)
#define TSIF_SS_AXI_LLRDERR_INTR0_WR(src) \
                                                 (((u32)(src)<<2) & 0x00000004)
#define TSIF_SS_AXI_LLRDERR_INTR0_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields tsif_ss_axi_rderr_intr	 */
#define TSIF_SS_AXI_RDERR_INTR0_WIDTH                                 1
#define TSIF_SS_AXI_RDERR_INTR0_SHIFT                                 1
#define TSIF_SS_AXI_RDERR_INTR0_MASK                         0x00000002
#define TSIF_SS_AXI_RDERR_INTR0_RD(src)       (((src) & 0x00000002)>>1)
#define TSIF_SS_AXI_RDERR_INTR0_WR(src)  (((u32)(src)<<1) & 0x00000002)
#define TSIF_SS_AXI_RDERR_INTR0_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields tsif_ss_bad_msg_intr	 */
#define TSIF_SS_BAD_MSG_INTR0_WIDTH                                   1
#define TSIF_SS_BAD_MSG_INTR0_SHIFT                                   0
#define TSIF_SS_BAD_MSG_INTR0_MASK                           0x00000001
#define TSIF_SS_BAD_MSG_INTR0_RD(src)            (((src) & 0x00000001))
#define TSIF_SS_BAD_MSG_INTR0_WR(src)       (((u32)(src)) & 0x00000001)
#define TSIF_SS_BAD_MSG_INTR0_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register CLE_TSIF_FInt_Reg0Mask	*/
/*    Mask Register Fields cle_tsif_ss_tso_hdr_notinline_intrMask    */
#define CLE_TSIF_SS_TSO_HDR_NOTINLINE_INTRMASK_WIDTH                  1
#define CLE_TSIF_SS_TSO_HDR_NOTINLINE_INTRMASK_SHIFT                  5
#define CLE_TSIF_SS_TSO_HDR_NOTINLINE_INTRMASK_MASK          0x00000020
#define CLE_TSIF_SS_TSO_HDR_NOTINLINE_INTRMASK_RD(src) \
                                                     (((src) & 0x00000020)>>5)
#define CLE_TSIF_SS_TSO_HDR_NOTINLINE_INTRMASK_WR(src) \
                                                 (((u32)(src)<<5) & 0x00000020)
#define CLE_TSIF_SS_TSO_HDR_NOTINLINE_INTRMASK_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*    Mask Register Fields tsif_ss_msg_ll_invld_intrMask    */
#define TSIF_SS_MSG_LL_INVLD_INTRMASK_WIDTH                           1
#define TSIF_SS_MSG_LL_INVLD_INTRMASK_SHIFT                           4
#define TSIF_SS_MSG_LL_INVLD_INTRMASK_MASK                   0x00000010
#define TSIF_SS_MSG_LL_INVLD_INTRMASK_RD(src) \
                                                     (((src) & 0x00000010)>>4)
#define TSIF_SS_MSG_LL_INVLD_INTRMASK_WR(src) \
                                                 (((u32)(src)<<4) & 0x00000010)
#define TSIF_SS_MSG_LL_INVLD_INTRMASK_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*    Mask Register Fields tsif_ss_tso_hdrlenerr_intrMask    */
#define TSIF_SS_TSO_HDRLENERR_INTRMASK_WIDTH                          1
#define TSIF_SS_TSO_HDRLENERR_INTRMASK_SHIFT                          3
#define TSIF_SS_TSO_HDRLENERR_INTRMASK_MASK                  0x00000008
#define TSIF_SS_TSO_HDRLENERR_INTRMASK_RD(src) \
                                                     (((src) & 0x00000008)>>3)
#define TSIF_SS_TSO_HDRLENERR_INTRMASK_WR(src) \
                                                 (((u32)(src)<<3) & 0x00000008)
#define TSIF_SS_TSO_HDRLENERR_INTRMASK_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*    Mask Register Fields tsif_ss_axi_llrderr_intrMask    */
#define TSIF_SS_AXI_LLRDERR_INTRMASK_WIDTH                            1
#define TSIF_SS_AXI_LLRDERR_INTRMASK_SHIFT                            2
#define TSIF_SS_AXI_LLRDERR_INTRMASK_MASK                    0x00000004
#define TSIF_SS_AXI_LLRDERR_INTRMASK_RD(src)  (((src) & 0x00000004)>>2)
#define TSIF_SS_AXI_LLRDERR_INTRMASK_WR(src) \
                                                 (((u32)(src)<<2) & 0x00000004)
#define TSIF_SS_AXI_LLRDERR_INTRMASK_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*    Mask Register Fields tsif_ss_axi_rderr_intrMask    */
#define TSIF_SS_AXI_RDERR_INTRMASK_WIDTH                              1
#define TSIF_SS_AXI_RDERR_INTRMASK_SHIFT                              1
#define TSIF_SS_AXI_RDERR_INTRMASK_MASK                      0x00000002
#define TSIF_SS_AXI_RDERR_INTRMASK_RD(src)    (((src) & 0x00000002)>>1)
#define TSIF_SS_AXI_RDERR_INTRMASK_WR(src) \
                                                 (((u32)(src)<<1) & 0x00000002)
#define TSIF_SS_AXI_RDERR_INTRMASK_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*    Mask Register Fields tsif_ss_bad_msg_intrMask    */
#define TSIF_SS_BAD_MSG_INTRMASK_WIDTH                                1
#define TSIF_SS_BAD_MSG_INTRMASK_SHIFT                                0
#define TSIF_SS_BAD_MSG_INTRMASK_MASK                        0x00000001
#define TSIF_SS_BAD_MSG_INTRMASK_RD(src)         (((src) & 0x00000001))
#define TSIF_SS_BAD_MSG_INTRMASK_WR(src)    (((u32)(src)) & 0x00000001)
#define TSIF_SS_BAD_MSG_INTRMASK_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register CLE_TSIF_Sts_Reg0	*/ 
/*	 Fields tsif_ss_axi_llrderr_rresp	 */
#define TSIF_SS_AXI_LLRDERR_RRESP0_WIDTH                              2
#define TSIF_SS_AXI_LLRDERR_RRESP0_SHIFT                              2
#define TSIF_SS_AXI_LLRDERR_RRESP0_MASK                      0x0000000c
#define TSIF_SS_AXI_LLRDERR_RRESP0_RD(src)    (((src) & 0x0000000c)>>2)
#define TSIF_SS_AXI_LLRDERR_RRESP0_SET(dst,src) \
                       (((dst) & ~0x0000000c) | (((u32)(src)<<2) & 0x0000000c))
/*	 Fields tsif_ss_axi_rderr_rresp	 */
#define TSIF_SS_AXI_RDERR_RRESP0_WIDTH                                2
#define TSIF_SS_AXI_RDERR_RRESP0_SHIFT                                0
#define TSIF_SS_AXI_RDERR_RRESP0_MASK                        0x00000003
#define TSIF_SS_AXI_RDERR_RRESP0_RD(src)         (((src) & 0x00000003))
#define TSIF_SS_AXI_RDERR_RRESP0_SET(dst,src) \
                          (((dst) & ~0x00000003) | (((u32)(src)) & 0x00000003))

/*	Register CLE_TSIF_Sts_Reg1	*/ 
/*	 Fields sts_tsif_bad_wmsg_cntr	 */
#define STS_TSIF_BAD_WMSG_CNTR1_WIDTH                                16
#define STS_TSIF_BAD_WMSG_CNTR1_SHIFT                                16
#define STS_TSIF_BAD_WMSG_CNTR1_MASK                         0xffff0000
#define STS_TSIF_BAD_WMSG_CNTR1_RD(src)      (((src) & 0xffff0000)>>16)
#define STS_TSIF_BAD_WMSG_CNTR1_SET(dst,src) \
                      (((dst) & ~0xffff0000) | (((u32)(src)<<16) & 0xffff0000))
/*	 Fields sts_tsif_wmsg_cntr	 */
#define STS_TSIF_WMSG_CNTR1_WIDTH                                    16
#define STS_TSIF_WMSG_CNTR1_SHIFT                                     0
#define STS_TSIF_WMSG_CNTR1_MASK                             0x0000ffff
#define STS_TSIF_WMSG_CNTR1_RD(src)              (((src) & 0x0000ffff))
#define STS_TSIF_WMSG_CNTR1_SET(dst,src) \
                          (((dst) & ~0x0000ffff) | (((u32)(src)) & 0x0000ffff))

/*	Global Base Address	*/
#define QMI_SLAVE_BASE_ADDR			0x01f241000ULL

/*    Address QMI_SLAVE  Registers */
#define CFGSSQMI0_ADDR                                       0x00000000
#define CFGSSQMI0_DEFAULT                                    0x804c4041
#define CFGSSQMI1_ADDR                                       0x00000004
#define CFGSSQMI1_DEFAULT                                    0x0000b7a2
#define CFGSSQMIQM0_ADDR                                     0x00000008
#define CFGSSQMIQM0_DEFAULT                                  0x00000060
#define CFGSSQMIQM1_ADDR                                     0x0000000c
#define CFGSSQMIQM1_DEFAULT                                  0x0000006c
#define CFGSSQMIFPDISABLE_ADDR                               0x00000010
#define CFGSSQMIFPDISABLE_DEFAULT                            0x00000000
#define CFGSSQMIFPRESET_ADDR                                 0x00000014
#define CFGSSQMIFPRESET_DEFAULT                              0x00000000
#define CFGSSQMIWQDISABLE_ADDR                               0x00000018
#define CFGSSQMIWQDISABLE_DEFAULT                            0x00000000
#define CFGSSQMIWQRESET_ADDR                                 0x0000001c
#define CFGSSQMIWQRESET_DEFAULT                              0x00000000
#define STSSSQMIFPPTR0_ADDR                                  0x00000020
#define STSSSQMIFPPTR0_DEFAULT                               0x00000000
#define STSSSQMIFPPTR1_ADDR                                  0x00000024
#define STSSSQMIFPPTR1_DEFAULT                               0x00000000
#define STSSSQMIFPPTR2_ADDR                                  0x00000028
#define STSSSQMIFPPTR2_DEFAULT                               0x00000000
#define STSSSQMIFPPTR3_ADDR                                  0x0000002c
#define STSSSQMIFPPTR3_DEFAULT                               0x00000000
#define STSSSQMIFPNUMENTRIES0_ADDR                           0x00000030
#define STSSSQMIFPNUMENTRIES0_DEFAULT                        0x00000000
#define STSSSQMIFPNUMENTRIES1_ADDR                           0x00000034
#define STSSSQMIFPNUMENTRIES1_DEFAULT                        0x00000000
#define STSSSQMIFPNUMENTRIES2_ADDR                           0x00000038
#define STSSSQMIFPNUMENTRIES2_DEFAULT                        0x00000000
#define STSSSQMIFPNUMENTRIES3_ADDR                           0x0000003c
#define STSSSQMIFPNUMENTRIES3_DEFAULT                        0x00000000
#define STSSSQMIWQPTR0_ADDR                                  0x00000040
#define STSSSQMIWQPTR0_DEFAULT                               0x00000000
#define STSSSQMIWQPTR1_ADDR                                  0x00000044
#define STSSSQMIWQPTR1_DEFAULT                               0x00000000
#define STSSSQMIWQPTR2_ADDR                                  0x00000048
#define STSSSQMIWQPTR2_DEFAULT                               0x00000000
#define STSSSQMIWQPTR3_ADDR                                  0x0000004c
#define STSSSQMIWQPTR3_DEFAULT                               0x00000000
#define STSSSQMIWQNUMENTRIES0_ADDR                           0x00000050
#define STSSSQMIWQNUMENTRIES0_DEFAULT                        0x00000000
#define STSSSQMIWQNUMENTRIES1_ADDR                           0x00000054
#define STSSSQMIWQNUMENTRIES1_DEFAULT                        0x00000000
#define STSSSQMIWQNUMENTRIES2_ADDR                           0x00000058
#define STSSSQMIWQNUMENTRIES2_DEFAULT                        0x00000000
#define STSSSQMIWQNUMENTRIES3_ADDR                           0x0000005c
#define STSSSQMIWQNUMENTRIES3_DEFAULT                        0x00000000
#define STSSSQMIWQNUMENTRIES4_ADDR                           0x00000060
#define STSSSQMIWQNUMENTRIES4_DEFAULT                        0x00000000
#define STSSSQMIWQNUMENTRIES5_ADDR                           0x00000064
#define STSSSQMIWQNUMENTRIES5_DEFAULT                        0x00000000
#define STSSSQMIWQNUMENTRIES6_ADDR                           0x00000068
#define STSSSQMIWQNUMENTRIES6_DEFAULT                        0x00000000
#define STSSSQMIWQNUMENTRIES7_ADDR                           0x0000006c
#define STSSSQMIWQNUMENTRIES7_DEFAULT                        0x00000000
#define CFGSSQMISABENABLE_ADDR                               0x00000070
#define CFGSSQMISABENABLE_DEFAULT                            0x00000000
#define CFGSSQMISAB0_ADDR                                    0x00000074
#define CFGSSQMISAB0_DEFAULT                                 0x00000000
#define CFGSSQMISAB1_ADDR                                    0x00000078
#define CFGSSQMISAB1_DEFAULT                                 0x00000000
#define CFGSSQMISAB2_ADDR                                    0x0000007c
#define CFGSSQMISAB2_DEFAULT                                 0x00000000
#define CFGSSQMISAB3_ADDR                                    0x00000080
#define CFGSSQMISAB3_DEFAULT                                 0x00000000
#define CFGSSQMISAB4_ADDR                                    0x00000084
#define CFGSSQMISAB4_DEFAULT                                 0x00000000
#define CFGSSQMISAB5_ADDR                                    0x00000088
#define CFGSSQMISAB5_DEFAULT                                 0x00000000
#define CFGSSQMISAB6_ADDR                                    0x0000008c
#define CFGSSQMISAB6_DEFAULT                                 0x00000000
#define CFGSSQMISAB7_ADDR                                    0x00000090
#define CFGSSQMISAB7_DEFAULT                                 0x00000000
#define CFGSSQMISAB8_ADDR                                    0x00000094
#define CFGSSQMISAB8_DEFAULT                                 0x00000000
#define CFGSSQMISAB9_ADDR                                    0x00000098
#define CFGSSQMISAB9_DEFAULT                                 0x00000000
#define STSSSQMIINT0_ADDR                                    0x0000009c
#define STSSSQMIINT0_DEFAULT                                 0x00000000
#define STSSSQMIINT0MASK_ADDR                                0x000000a0
#define STSSSQMIINT1_ADDR                                    0x000000a4
#define STSSSQMIINT1_DEFAULT                                 0x00000000
#define STSSSQMIINT1MASK_ADDR                                0x000000a8
#define STSSSQMIINT2_ADDR                                    0x000000ac
#define STSSSQMIINT2_DEFAULT                                 0x00000000
#define STSSSQMIINT2MASK_ADDR                                0x000000b0
#define STSSSQMIINT3_ADDR                                    0x000000b4
#define STSSSQMIINT3_DEFAULT                                 0x00000000
#define STSSSQMIINT3MASK_ADDR                                0x000000b8
#define STSSSQMIINT4_ADDR                                    0x000000bc
#define STSSSQMIINT4_DEFAULT                                 0x00000000
#define STSSSQMIINT4MASK_ADDR                                0x000000c0
#define CFGSSQMIDBGCTRL_ADDR                                 0x000000c4
#define CFGSSQMIDBGCTRL_DEFAULT                              0x00000000
#define CFGSSQMIDBGDATA0_ADDR                                0x000000c8
#define CFGSSQMIDBGDATA0_DEFAULT                             0x00000000
#define CFGSSQMIDBGDATA1_ADDR                                0x000000cc
#define CFGSSQMIDBGDATA1_DEFAULT                             0x00000000
#define CFGSSQMIDBGDATA2_ADDR                                0x000000d0
#define CFGSSQMIDBGDATA2_DEFAULT                             0x00000000
#define CFGSSQMIDBGDATA3_ADDR                                0x000000d4
#define CFGSSQMIDBGDATA3_DEFAULT                             0x00000000
#define STSSSQMIDBGDATA_ADDR                                 0x000000d8
#define STSSSQMIDBGDATA_DEFAULT                              0x00000000
#define CFGSSQMIFPQASSOC_ADDR                                0x000000dc
#define CFGSSQMIFPQASSOC_DEFAULT                             0x00000000
#define CFGSSQMIWQASSOC_ADDR                                 0x000000e0
#define CFGSSQMIWQASSOC_DEFAULT                              0x00000000
#define CFGSSQMIMEMORY_ADDR                                  0x000000e4
#define CFGSSQMIMEMORY_DEFAULT                               0x00000000
#define STSSSQMIFIFO_ADDR                                    0x000000e8
#define STSSSQMIFIFO_DEFAULT                                 0x07ffffff
#define CFGSSQMIQMLITE_ADDR                                  0x000000ec
#define CFGSSQMIQMLITE_DEFAULT                               0x00000040
#define CFGSSQMIQMLITEFPQASSOC_ADDR                          0x000000f0
#define CFGSSQMIQMLITEFPQASSOC_DEFAULT                       0x00000000
#define CFGSSQMIQMLITEWQASSOC_ADDR                           0x000000f4
#define CFGSSQMIQMLITEWQASSOC_DEFAULT                        0x00000000
#define CFGSSQMIQMHOLD_ADDR                                  0x000000f8
#define CFGSSQMIQMHOLD_DEFAULT                               0x80000003
#define STSSSQMIQMHOLD_ADDR                                  0x000000fc
#define STSSSQMIQMHOLD_DEFAULT                               0x00000000
#define CFGSSQMIFPQVCASSOC0_ADDR                             0x00000100
#define CFGSSQMIFPQVCASSOC0_DEFAULT                          0x00000000
#define CFGSSQMIFPQVCASSOC1_ADDR                             0x00000104
#define CFGSSQMIFPQVCASSOC1_DEFAULT                          0x00000000
#define CFGSSQMIWQVCASSOC0_ADDR                              0x00000108
#define CFGSSQMIWQVCASSOC0_DEFAULT                           0x00000000
#define CFGSSQMIWQVCASSOC1_ADDR                              0x0000010c
#define CFGSSQMIWQVCASSOC1_DEFAULT                           0x00000000
#define CFGSSQMIQM2_ADDR                                     0x00000110
#define CFGSSQMIQM2_DEFAULT                                  0x00000078

/*	Register CfgSsQmi0	*/ 
/*	 Fields WQBavailFMWait	 */
#define WQBAVAILFMWAIT0_WIDTH                                         1
#define WQBAVAILFMWAIT0_SHIFT                                        31
#define WQBAVAILFMWAIT0_MASK                                 0x80000000
#define WQBAVAILFMWAIT0_RD(src)              (((src) & 0x80000000)>>31)
#define WQBAVAILFMWAIT0_WR(src)         (((u32)(src)<<31) & 0x80000000)
#define WQBAVAILFMWAIT0_SET(dst,src) \
                      (((dst) & ~0x80000000) | (((u32)(src)<<31) & 0x80000000))
/*	 Fields FPDecDiffThreshold	 */
#define FPDECDIFFTHRESHOLD0_WIDTH                                     4
#define FPDECDIFFTHRESHOLD0_SHIFT                                    27
#define FPDECDIFFTHRESHOLD0_MASK                             0x78000000
#define FPDECDIFFTHRESHOLD0_RD(src)          (((src) & 0x78000000)>>27)
#define FPDECDIFFTHRESHOLD0_WR(src)     (((u32)(src)<<27) & 0x78000000)
#define FPDECDIFFTHRESHOLD0_SET(dst,src) \
                      (((dst) & ~0x78000000) | (((u32)(src)<<27) & 0x78000000))
/*	 Fields WQDecDiffThreshold	 */
#define WQDECDIFFTHRESHOLD0_WIDTH                                     5
#define WQDECDIFFTHRESHOLD0_SHIFT                                    22
#define WQDECDIFFTHRESHOLD0_MASK                             0x07c00000
#define WQDECDIFFTHRESHOLD0_RD(src)          (((src) & 0x07c00000)>>22)
#define WQDECDIFFTHRESHOLD0_WR(src)     (((u32)(src)<<22) & 0x07c00000)
#define WQDECDIFFTHRESHOLD0_SET(dst,src) \
                      (((dst) & ~0x07c00000) | (((u32)(src)<<22) & 0x07c00000))
/*	 Fields DeallocThreshold	 */
#define DEALLOCTHRESHOLD0_WIDTH                                       4
#define DEALLOCTHRESHOLD0_SHIFT                                      18
#define DEALLOCTHRESHOLD0_MASK                               0x003c0000
#define DEALLOCTHRESHOLD0_RD(src)            (((src) & 0x003c0000)>>18)
#define DEALLOCTHRESHOLD0_WR(src)       (((u32)(src)<<18) & 0x003c0000)
#define DEALLOCTHRESHOLD0_SET(dst,src) \
                      (((dst) & ~0x003c0000) | (((u32)(src)<<18) & 0x003c0000))
/*	 Fields FPDecThreshold	 */
#define FPDECTHRESHOLD0_WIDTH                                         4
#define FPDECTHRESHOLD0_SHIFT                                        14
#define FPDECTHRESHOLD0_MASK                                 0x0003c000
#define FPDECTHRESHOLD0_RD(src)              (((src) & 0x0003c000)>>14)
#define FPDECTHRESHOLD0_WR(src)         (((u32)(src)<<14) & 0x0003c000)
#define FPDECTHRESHOLD0_SET(dst,src) \
                      (((dst) & ~0x0003c000) | (((u32)(src)<<14) & 0x0003c000))
/*	 Fields FPBAvlThreshold	 */
#define FPBAVLTHRESHOLD0_WIDTH                                        4
#define FPBAVLTHRESHOLD0_SHIFT                                       10
#define FPBAVLTHRESHOLD0_MASK                                0x00003c00
#define FPBAVLTHRESHOLD0_RD(src)             (((src) & 0x00003c00)>>10)
#define FPBAVLTHRESHOLD0_WR(src)        (((u32)(src)<<10) & 0x00003c00)
#define FPBAVLTHRESHOLD0_SET(dst,src) \
                      (((dst) & ~0x00003c00) | (((u32)(src)<<10) & 0x00003c00))
/*	 Fields WQDecThreshold	 */
#define WQDECTHRESHOLD0_WIDTH                                         5
#define WQDECTHRESHOLD0_SHIFT                                         5
#define WQDECTHRESHOLD0_MASK                                 0x000003e0
#define WQDECTHRESHOLD0_RD(src)               (((src) & 0x000003e0)>>5)
#define WQDECTHRESHOLD0_WR(src)          (((u32)(src)<<5) & 0x000003e0)
#define WQDECTHRESHOLD0_SET(dst,src) \
                       (((dst) & ~0x000003e0) | (((u32)(src)<<5) & 0x000003e0))
/*	 Fields WQBAvlThreshold	 */
#define WQBAVLTHRESHOLD0_WIDTH                                        5
#define WQBAVLTHRESHOLD0_SHIFT                                        0
#define WQBAVLTHRESHOLD0_MASK                                0x0000001f
#define WQBAVLTHRESHOLD0_RD(src)                 (((src) & 0x0000001f))
#define WQBAVLTHRESHOLD0_WR(src)            (((u32)(src)) & 0x0000001f)
#define WQBAVLTHRESHOLD0_SET(dst,src) \
                          (((dst) & ~0x0000001f) | (((u32)(src)) & 0x0000001f))

/*	Register CfgSsQmi1	*/ 
/*	 Fields CmOverrideLLFields	 */
#define CMOVERRIDELLFIELDS1_WIDTH                                     1
#define CMOVERRIDELLFIELDS1_SHIFT                                    15
#define CMOVERRIDELLFIELDS1_MASK                             0x00008000
#define CMOVERRIDELLFIELDS1_RD(src)          (((src) & 0x00008000)>>15)
#define CMOVERRIDELLFIELDS1_WR(src)     (((u32)(src)<<15) & 0x00008000)
#define CMOVERRIDELLFIELDS1_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*	 Fields CmCtrlbuffThreshold	 */
#define CMCTRLBUFFTHRESHOLD1_WIDTH                                    3
#define CMCTRLBUFFTHRESHOLD1_SHIFT                                   12
#define CMCTRLBUFFTHRESHOLD1_MASK                            0x00007000
#define CMCTRLBUFFTHRESHOLD1_RD(src)         (((src) & 0x00007000)>>12)
#define CMCTRLBUFFTHRESHOLD1_WR(src)    (((u32)(src)<<12) & 0x00007000)
#define CMCTRLBUFFTHRESHOLD1_SET(dst,src) \
                      (((dst) & ~0x00007000) | (((u32)(src)<<12) & 0x00007000))
/*	 Fields CmDatabuffThreshold	 */
#define CMDATABUFFTHRESHOLD1_WIDTH                                    5
#define CMDATABUFFTHRESHOLD1_SHIFT                                    7
#define CMDATABUFFTHRESHOLD1_MASK                            0x00000f80
#define CMDATABUFFTHRESHOLD1_RD(src)          (((src) & 0x00000f80)>>7)
#define CMDATABUFFTHRESHOLD1_WR(src)     (((u32)(src)<<7) & 0x00000f80)
#define CMDATABUFFTHRESHOLD1_SET(dst,src) \
                       (((dst) & ~0x00000f80) | (((u32)(src)<<7) & 0x00000f80))
/*	 Fields CmMsgfThreshold	 */
#define CMMSGFTHRESHOLD1_WIDTH                                        4
#define CMMSGFTHRESHOLD1_SHIFT                                        3
#define CMMSGFTHRESHOLD1_MASK                                0x00000078
#define CMMSGFTHRESHOLD1_RD(src)              (((src) & 0x00000078)>>3)
#define CMMSGFTHRESHOLD1_WR(src)         (((u32)(src)<<3) & 0x00000078)
#define CMMSGFTHRESHOLD1_SET(dst,src) \
                       (((dst) & ~0x00000078) | (((u32)(src)<<3) & 0x00000078))
/*	 Fields CmRegfThreshold	 */
#define CMREGFTHRESHOLD1_WIDTH                                        3
#define CMREGFTHRESHOLD1_SHIFT                                        0
#define CMREGFTHRESHOLD1_MASK                                0x00000007
#define CMREGFTHRESHOLD1_RD(src)                 (((src) & 0x00000007))
#define CMREGFTHRESHOLD1_WR(src)            (((u32)(src)) & 0x00000007)
#define CMREGFTHRESHOLD1_SET(dst,src) \
                          (((dst) & ~0x00000007) | (((u32)(src)) & 0x00000007))

/*	Register CfgSsQmiQM0	*/ 
/*	 Fields Address	 */
#define ADDRESS0_WIDTH                                               20
#define ADDRESS0_SHIFT                                                0
#define ADDRESS0_MASK                                        0x000fffff
#define ADDRESS0_RD(src)                         (((src) & 0x000fffff))
#define ADDRESS0_WR(src)                    (((u32)(src)) & 0x000fffff)
#define ADDRESS0_SET(dst,src) \
                          (((dst) & ~0x000fffff) | (((u32)(src)) & 0x000fffff))

/*	Register CfgSsQmiQM1	*/ 
/*	 Fields Address	 */
#define ADDRESS1_WIDTH                                               20
#define ADDRESS1_SHIFT                                                0
#define ADDRESS1_MASK                                        0x000fffff
#define ADDRESS1_RD(src)                         (((src) & 0x000fffff))
#define ADDRESS1_WR(src)                    (((u32)(src)) & 0x000fffff)
#define ADDRESS1_SET(dst,src) \
                          (((dst) & ~0x000fffff) | (((u32)(src)) & 0x000fffff))

/*	Register CfgSsQmiFPDisable	*/ 
/*	 Fields Disable	 */
#define DISABLE_WIDTH                                                32
#define DISABLE_SHIFT                                                 0
#define DISABLE_MASK                                         0xffffffff
#define DISABLE_RD(src)                          (((src) & 0xffffffff))
#define DISABLE_WR(src)                     (((u32)(src)) & 0xffffffff)
#define DISABLE_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register CfgSsQmiFPReset	*/ 
/*	 Fields Reset	 */
#define RESET_WIDTH                                                  32
#define RESET_SHIFT                                                   0
#define RESET_MASK                                           0xffffffff
#define RESET_RD(src)                            (((src) & 0xffffffff))
#define RESET_WR(src)                       (((u32)(src)) & 0xffffffff)
#define RESET_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register CfgSsQmiWQDisable	*/ 
/*	 Fields Disable	 */
#define DISABLE_F1_WIDTH                                             32
#define DISABLE_F1_SHIFT                                              0
#define DISABLE_F1_MASK                                      0xffffffff
#define DISABLE_F1_RD(src)                       (((src) & 0xffffffff))
#define DISABLE_F1_WR(src)                  (((u32)(src)) & 0xffffffff)
#define DISABLE_F1_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register CfgSsQmiWQReset	*/ 
/*	 Fields Reset	 */
#define RESET_F1_WIDTH                                               32
#define RESET_F1_SHIFT                                                0
#define RESET_F1_MASK                                        0xffffffff
#define RESET_F1_RD(src)                         (((src) & 0xffffffff))
#define RESET_F1_WR(src)                    (((u32)(src)) & 0xffffffff)
#define RESET_F1_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register StsSsQmiFPPtr0	*/ 
/*	 Fields FP7	 */
#define FP70_WIDTH                                                    3
#define FP70_SHIFT                                                   28
#define FP70_MASK                                            0x70000000
#define FP70_RD(src)                         (((src) & 0x70000000)>>28)
#define FP70_SET(dst,src) \
                      (((dst) & ~0x70000000) | (((u32)(src)<<28) & 0x70000000))
/*	 Fields FP6	 */
#define FP60_WIDTH                                                    3
#define FP60_SHIFT                                                   24
#define FP60_MASK                                            0x07000000
#define FP60_RD(src)                         (((src) & 0x07000000)>>24)
#define FP60_SET(dst,src) \
                      (((dst) & ~0x07000000) | (((u32)(src)<<24) & 0x07000000))
/*	 Fields FP5	 */
#define FP50_WIDTH                                                    3
#define FP50_SHIFT                                                   20
#define FP50_MASK                                            0x00700000
#define FP50_RD(src)                         (((src) & 0x00700000)>>20)
#define FP50_SET(dst,src) \
                      (((dst) & ~0x00700000) | (((u32)(src)<<20) & 0x00700000))
/*	 Fields FP4	 */
#define FP40_WIDTH                                                    3
#define FP40_SHIFT                                                   16
#define FP40_MASK                                            0x00070000
#define FP40_RD(src)                         (((src) & 0x00070000)>>16)
#define FP40_SET(dst,src) \
                      (((dst) & ~0x00070000) | (((u32)(src)<<16) & 0x00070000))
/*	 Fields FP3	 */
#define FP30_WIDTH                                                    3
#define FP30_SHIFT                                                   12
#define FP30_MASK                                            0x00007000
#define FP30_RD(src)                         (((src) & 0x00007000)>>12)
#define FP30_SET(dst,src) \
                      (((dst) & ~0x00007000) | (((u32)(src)<<12) & 0x00007000))
/*	 Fields FP2	 */
#define FP20_WIDTH                                                    3
#define FP20_SHIFT                                                    8
#define FP20_MASK                                            0x00000700
#define FP20_RD(src)                          (((src) & 0x00000700)>>8)
#define FP20_SET(dst,src) \
                       (((dst) & ~0x00000700) | (((u32)(src)<<8) & 0x00000700))
/*	 Fields FP1	 */
#define FP10_WIDTH                                                    3
#define FP10_SHIFT                                                    4
#define FP10_MASK                                            0x00000070
#define FP10_RD(src)                          (((src) & 0x00000070)>>4)
#define FP10_SET(dst,src) \
                       (((dst) & ~0x00000070) | (((u32)(src)<<4) & 0x00000070))
/*	 Fields FP0	 */
#define FP00_WIDTH                                                    3
#define FP00_SHIFT                                                    0
#define FP00_MASK                                            0x00000007
#define FP00_RD(src)                             (((src) & 0x00000007))
#define FP00_SET(dst,src) \
                          (((dst) & ~0x00000007) | (((u32)(src)) & 0x00000007))

/*	Register StsSsQmiFPPtr1	*/ 
/*	 Fields FP15	 */
#define FP151_WIDTH                                                   3
#define FP151_SHIFT                                                  28
#define FP151_MASK                                           0x70000000
#define FP151_RD(src)                        (((src) & 0x70000000)>>28)
#define FP151_SET(dst,src) \
                      (((dst) & ~0x70000000) | (((u32)(src)<<28) & 0x70000000))
/*	 Fields FP14	 */
#define FP141_WIDTH                                                   3
#define FP141_SHIFT                                                  24
#define FP141_MASK                                           0x07000000
#define FP141_RD(src)                        (((src) & 0x07000000)>>24)
#define FP141_SET(dst,src) \
                      (((dst) & ~0x07000000) | (((u32)(src)<<24) & 0x07000000))
/*	 Fields FP13	 */
#define FP131_WIDTH                                                   3
#define FP131_SHIFT                                                  20
#define FP131_MASK                                           0x00700000
#define FP131_RD(src)                        (((src) & 0x00700000)>>20)
#define FP131_SET(dst,src) \
                      (((dst) & ~0x00700000) | (((u32)(src)<<20) & 0x00700000))
/*	 Fields FP12	 */
#define FP121_WIDTH                                                   3
#define FP121_SHIFT                                                  16
#define FP121_MASK                                           0x00070000
#define FP121_RD(src)                        (((src) & 0x00070000)>>16)
#define FP121_SET(dst,src) \
                      (((dst) & ~0x00070000) | (((u32)(src)<<16) & 0x00070000))
/*	 Fields FP11	 */
#define FP111_WIDTH                                                   3
#define FP111_SHIFT                                                  12
#define FP111_MASK                                           0x00007000
#define FP111_RD(src)                        (((src) & 0x00007000)>>12)
#define FP111_SET(dst,src) \
                      (((dst) & ~0x00007000) | (((u32)(src)<<12) & 0x00007000))
/*	 Fields FP10	 */
#define FP101_WIDTH                                                   3
#define FP101_SHIFT                                                   8
#define FP101_MASK                                           0x00000700
#define FP101_RD(src)                         (((src) & 0x00000700)>>8)
#define FP101_SET(dst,src) \
                       (((dst) & ~0x00000700) | (((u32)(src)<<8) & 0x00000700))
/*	 Fields FP9	 */
#define FP91_WIDTH                                                    3
#define FP91_SHIFT                                                    4
#define FP91_MASK                                            0x00000070
#define FP91_RD(src)                          (((src) & 0x00000070)>>4)
#define FP91_SET(dst,src) \
                       (((dst) & ~0x00000070) | (((u32)(src)<<4) & 0x00000070))
/*	 Fields FP8	 */
#define FP81_WIDTH                                                    3
#define FP81_SHIFT                                                    0
#define FP81_MASK                                            0x00000007
#define FP81_RD(src)                             (((src) & 0x00000007))
#define FP81_SET(dst,src) \
                          (((dst) & ~0x00000007) | (((u32)(src)) & 0x00000007))

/*	Register StsSsQmiFPPtr2	*/ 
/*	 Fields FP23	 */
#define FP232_WIDTH                                                   3
#define FP232_SHIFT                                                  28
#define FP232_MASK                                           0x70000000
#define FP232_RD(src)                        (((src) & 0x70000000)>>28)
#define FP232_SET(dst,src) \
                      (((dst) & ~0x70000000) | (((u32)(src)<<28) & 0x70000000))
/*	 Fields FP22	 */
#define FP222_WIDTH                                                   3
#define FP222_SHIFT                                                  24
#define FP222_MASK                                           0x07000000
#define FP222_RD(src)                        (((src) & 0x07000000)>>24)
#define FP222_SET(dst,src) \
                      (((dst) & ~0x07000000) | (((u32)(src)<<24) & 0x07000000))
/*	 Fields FP21	 */
#define FP212_WIDTH                                                   3
#define FP212_SHIFT                                                  20
#define FP212_MASK                                           0x00700000
#define FP212_RD(src)                        (((src) & 0x00700000)>>20)
#define FP212_SET(dst,src) \
                      (((dst) & ~0x00700000) | (((u32)(src)<<20) & 0x00700000))
/*	 Fields FP20	 */
#define FP202_WIDTH                                                   3
#define FP202_SHIFT                                                  16
#define FP202_MASK                                           0x00070000
#define FP202_RD(src)                        (((src) & 0x00070000)>>16)
#define FP202_SET(dst,src) \
                      (((dst) & ~0x00070000) | (((u32)(src)<<16) & 0x00070000))
/*	 Fields FP19	 */
#define FP192_WIDTH                                                   3
#define FP192_SHIFT                                                  12
#define FP192_MASK                                           0x00007000
#define FP192_RD(src)                        (((src) & 0x00007000)>>12)
#define FP192_SET(dst,src) \
                      (((dst) & ~0x00007000) | (((u32)(src)<<12) & 0x00007000))
/*	 Fields FP18	 */
#define FP182_WIDTH                                                   3
#define FP182_SHIFT                                                   8
#define FP182_MASK                                           0x00000700
#define FP182_RD(src)                         (((src) & 0x00000700)>>8)
#define FP182_SET(dst,src) \
                       (((dst) & ~0x00000700) | (((u32)(src)<<8) & 0x00000700))
/*	 Fields FP17	 */
#define FP172_WIDTH                                                   3
#define FP172_SHIFT                                                   4
#define FP172_MASK                                           0x00000070
#define FP172_RD(src)                         (((src) & 0x00000070)>>4)
#define FP172_SET(dst,src) \
                       (((dst) & ~0x00000070) | (((u32)(src)<<4) & 0x00000070))
/*	 Fields FP16	 */
#define FP162_WIDTH                                                   3
#define FP162_SHIFT                                                   0
#define FP162_MASK                                           0x00000007
#define FP162_RD(src)                            (((src) & 0x00000007))
#define FP162_SET(dst,src) \
                          (((dst) & ~0x00000007) | (((u32)(src)) & 0x00000007))

/*	Register StsSsQmiFPPtr3	*/ 
/*	 Fields FP31	 */
#define FP313_WIDTH                                                   3
#define FP313_SHIFT                                                  28
#define FP313_MASK                                           0x70000000
#define FP313_RD(src)                        (((src) & 0x70000000)>>28)
#define FP313_SET(dst,src) \
                      (((dst) & ~0x70000000) | (((u32)(src)<<28) & 0x70000000))
/*	 Fields FP30	 */
#define FP303_WIDTH                                                   3
#define FP303_SHIFT                                                  24
#define FP303_MASK                                           0x07000000
#define FP303_RD(src)                        (((src) & 0x07000000)>>24)
#define FP303_SET(dst,src) \
                      (((dst) & ~0x07000000) | (((u32)(src)<<24) & 0x07000000))
/*	 Fields FP29	 */
#define FP293_WIDTH                                                   3
#define FP293_SHIFT                                                  20
#define FP293_MASK                                           0x00700000
#define FP293_RD(src)                        (((src) & 0x00700000)>>20)
#define FP293_SET(dst,src) \
                      (((dst) & ~0x00700000) | (((u32)(src)<<20) & 0x00700000))
/*	 Fields FP28	 */
#define FP283_WIDTH                                                   3
#define FP283_SHIFT                                                  16
#define FP283_MASK                                           0x00070000
#define FP283_RD(src)                        (((src) & 0x00070000)>>16)
#define FP283_SET(dst,src) \
                      (((dst) & ~0x00070000) | (((u32)(src)<<16) & 0x00070000))
/*	 Fields FP27	 */
#define FP273_WIDTH                                                   3
#define FP273_SHIFT                                                  12
#define FP273_MASK                                           0x00007000
#define FP273_RD(src)                        (((src) & 0x00007000)>>12)
#define FP273_SET(dst,src) \
                      (((dst) & ~0x00007000) | (((u32)(src)<<12) & 0x00007000))
/*	 Fields FP26	 */
#define FP263_WIDTH                                                   3
#define FP263_SHIFT                                                   8
#define FP263_MASK                                           0x00000700
#define FP263_RD(src)                         (((src) & 0x00000700)>>8)
#define FP263_SET(dst,src) \
                       (((dst) & ~0x00000700) | (((u32)(src)<<8) & 0x00000700))
/*	 Fields FP25	 */
#define FP253_WIDTH                                                   3
#define FP253_SHIFT                                                   4
#define FP253_MASK                                           0x00000070
#define FP253_RD(src)                         (((src) & 0x00000070)>>4)
#define FP253_SET(dst,src) \
                       (((dst) & ~0x00000070) | (((u32)(src)<<4) & 0x00000070))
/*	 Fields FP24	 */
#define FP243_WIDTH                                                   3
#define FP243_SHIFT                                                   0
#define FP243_MASK                                           0x00000007
#define FP243_RD(src)                            (((src) & 0x00000007))
#define FP243_SET(dst,src) \
                          (((dst) & ~0x00000007) | (((u32)(src)) & 0x00000007))

/*	Register StsSsQmiFPNumEntries0	*/ 
/*	 Fields FP7	 */
#define FP70_F1_WIDTH                                                 4
#define FP70_F1_SHIFT                                                28
#define FP70_F1_MASK                                         0xf0000000
#define FP70_F1_RD(src)                      (((src) & 0xf0000000)>>28)
#define FP70_F1_SET(dst,src) \
                      (((dst) & ~0xf0000000) | (((u32)(src)<<28) & 0xf0000000))
/*	 Fields FP6	 */
#define FP60_F1_WIDTH                                                 4
#define FP60_F1_SHIFT                                                24
#define FP60_F1_MASK                                         0x0f000000
#define FP60_F1_RD(src)                      (((src) & 0x0f000000)>>24)
#define FP60_F1_SET(dst,src) \
                      (((dst) & ~0x0f000000) | (((u32)(src)<<24) & 0x0f000000))
/*	 Fields FP5	 */
#define FP50_F1_WIDTH                                                 4
#define FP50_F1_SHIFT                                                20
#define FP50_F1_MASK                                         0x00f00000
#define FP50_F1_RD(src)                      (((src) & 0x00f00000)>>20)
#define FP50_F1_SET(dst,src) \
                      (((dst) & ~0x00f00000) | (((u32)(src)<<20) & 0x00f00000))
/*	 Fields FP4	 */
#define FP40_F1_WIDTH                                                 4
#define FP40_F1_SHIFT                                                16
#define FP40_F1_MASK                                         0x000f0000
#define FP40_F1_RD(src)                      (((src) & 0x000f0000)>>16)
#define FP40_F1_SET(dst,src) \
                      (((dst) & ~0x000f0000) | (((u32)(src)<<16) & 0x000f0000))
/*	 Fields FP3	 */
#define FP30_F1_WIDTH                                                 4
#define FP30_F1_SHIFT                                                12
#define FP30_F1_MASK                                         0x0000f000
#define FP30_F1_RD(src)                      (((src) & 0x0000f000)>>12)
#define FP30_F1_SET(dst,src) \
                      (((dst) & ~0x0000f000) | (((u32)(src)<<12) & 0x0000f000))
/*	 Fields FP2	 */
#define FP20_F1_WIDTH                                                 4
#define FP20_F1_SHIFT                                                 8
#define FP20_F1_MASK                                         0x00000f00
#define FP20_F1_RD(src)                       (((src) & 0x00000f00)>>8)
#define FP20_F1_SET(dst,src) \
                       (((dst) & ~0x00000f00) | (((u32)(src)<<8) & 0x00000f00))
/*	 Fields FP1	 */
#define FP10_F1_WIDTH                                                 4
#define FP10_F1_SHIFT                                                 4
#define FP10_F1_MASK                                         0x000000f0
#define FP10_F1_RD(src)                       (((src) & 0x000000f0)>>4)
#define FP10_F1_SET(dst,src) \
                       (((dst) & ~0x000000f0) | (((u32)(src)<<4) & 0x000000f0))
/*	 Fields FP0	 */
#define FP00_F1_WIDTH                                                 4
#define FP00_F1_SHIFT                                                 0
#define FP00_F1_MASK                                         0x0000000f
#define FP00_F1_RD(src)                          (((src) & 0x0000000f))
#define FP00_F1_SET(dst,src) \
                          (((dst) & ~0x0000000f) | (((u32)(src)) & 0x0000000f))

/*	Register StsSsQmiFPNumEntries1	*/ 
/*	 Fields FP15	 */
#define FP151_F1_WIDTH                                                4
#define FP151_F1_SHIFT                                               28
#define FP151_F1_MASK                                        0xf0000000
#define FP151_F1_RD(src)                     (((src) & 0xf0000000)>>28)
#define FP151_F1_SET(dst,src) \
                      (((dst) & ~0xf0000000) | (((u32)(src)<<28) & 0xf0000000))
/*	 Fields FP14	 */
#define FP141_F1_WIDTH                                                4
#define FP141_F1_SHIFT                                               24
#define FP141_F1_MASK                                        0x0f000000
#define FP141_F1_RD(src)                     (((src) & 0x0f000000)>>24)
#define FP141_F1_SET(dst,src) \
                      (((dst) & ~0x0f000000) | (((u32)(src)<<24) & 0x0f000000))
/*	 Fields FP13	 */
#define FP131_F1_WIDTH                                                4
#define FP131_F1_SHIFT                                               20
#define FP131_F1_MASK                                        0x00f00000
#define FP131_F1_RD(src)                     (((src) & 0x00f00000)>>20)
#define FP131_F1_SET(dst,src) \
                      (((dst) & ~0x00f00000) | (((u32)(src)<<20) & 0x00f00000))
/*	 Fields FP12	 */
#define FP121_F1_WIDTH                                                4
#define FP121_F1_SHIFT                                               16
#define FP121_F1_MASK                                        0x000f0000
#define FP121_F1_RD(src)                     (((src) & 0x000f0000)>>16)
#define FP121_F1_SET(dst,src) \
                      (((dst) & ~0x000f0000) | (((u32)(src)<<16) & 0x000f0000))
/*	 Fields FP11	 */
#define FP111_F1_WIDTH                                                4
#define FP111_F1_SHIFT                                               12
#define FP111_F1_MASK                                        0x0000f000
#define FP111_F1_RD(src)                     (((src) & 0x0000f000)>>12)
#define FP111_F1_SET(dst,src) \
                      (((dst) & ~0x0000f000) | (((u32)(src)<<12) & 0x0000f000))
/*	 Fields FP10	 */
#define FP101_F1_WIDTH                                                4
#define FP101_F1_SHIFT                                                8
#define FP101_F1_MASK                                        0x00000f00
#define FP101_F1_RD(src)                      (((src) & 0x00000f00)>>8)
#define FP101_F1_SET(dst,src) \
                       (((dst) & ~0x00000f00) | (((u32)(src)<<8) & 0x00000f00))
/*	 Fields FP9	 */
#define FP91_F1_WIDTH                                                 4
#define FP91_F1_SHIFT                                                 4
#define FP91_F1_MASK                                         0x000000f0
#define FP91_F1_RD(src)                       (((src) & 0x000000f0)>>4)
#define FP91_F1_SET(dst,src) \
                       (((dst) & ~0x000000f0) | (((u32)(src)<<4) & 0x000000f0))
/*	 Fields FP8	 */
#define FP81_F1_WIDTH                                                 4
#define FP81_F1_SHIFT                                                 0
#define FP81_F1_MASK                                         0x0000000f
#define FP81_F1_RD(src)                          (((src) & 0x0000000f))
#define FP81_F1_SET(dst,src) \
                          (((dst) & ~0x0000000f) | (((u32)(src)) & 0x0000000f))

/*	Register StsSsQmiFPNumEntries2	*/ 
/*	 Fields FP23	 */
#define FP232_F1_WIDTH                                                4
#define FP232_F1_SHIFT                                               28
#define FP232_F1_MASK                                        0xf0000000
#define FP232_F1_RD(src)                     (((src) & 0xf0000000)>>28)
#define FP232_F1_SET(dst,src) \
                      (((dst) & ~0xf0000000) | (((u32)(src)<<28) & 0xf0000000))
/*	 Fields FP22	 */
#define FP222_F1_WIDTH                                                4
#define FP222_F1_SHIFT                                               24
#define FP222_F1_MASK                                        0x0f000000
#define FP222_F1_RD(src)                     (((src) & 0x0f000000)>>24)
#define FP222_F1_SET(dst,src) \
                      (((dst) & ~0x0f000000) | (((u32)(src)<<24) & 0x0f000000))
/*	 Fields FP21	 */
#define FP212_F1_WIDTH                                                4
#define FP212_F1_SHIFT                                               20
#define FP212_F1_MASK                                        0x00f00000
#define FP212_F1_RD(src)                     (((src) & 0x00f00000)>>20)
#define FP212_F1_SET(dst,src) \
                      (((dst) & ~0x00f00000) | (((u32)(src)<<20) & 0x00f00000))
/*	 Fields FP20	 */
#define FP202_F1_WIDTH                                                4
#define FP202_F1_SHIFT                                               16
#define FP202_F1_MASK                                        0x000f0000
#define FP202_F1_RD(src)                     (((src) & 0x000f0000)>>16)
#define FP202_F1_SET(dst,src) \
                      (((dst) & ~0x000f0000) | (((u32)(src)<<16) & 0x000f0000))
/*	 Fields FP19	 */
#define FP192_F1_WIDTH                                                4
#define FP192_F1_SHIFT                                               12
#define FP192_F1_MASK                                        0x0000f000
#define FP192_F1_RD(src)                     (((src) & 0x0000f000)>>12)
#define FP192_F1_SET(dst,src) \
                      (((dst) & ~0x0000f000) | (((u32)(src)<<12) & 0x0000f000))
/*	 Fields FP18	 */
#define FP182_F1_WIDTH                                                4
#define FP182_F1_SHIFT                                                8
#define FP182_F1_MASK                                        0x00000f00
#define FP182_F1_RD(src)                      (((src) & 0x00000f00)>>8)
#define FP182_F1_SET(dst,src) \
                       (((dst) & ~0x00000f00) | (((u32)(src)<<8) & 0x00000f00))
/*	 Fields FP17	 */
#define FP172_F1_WIDTH                                                4
#define FP172_F1_SHIFT                                                4
#define FP172_F1_MASK                                        0x000000f0
#define FP172_F1_RD(src)                      (((src) & 0x000000f0)>>4)
#define FP172_F1_SET(dst,src) \
                       (((dst) & ~0x000000f0) | (((u32)(src)<<4) & 0x000000f0))
/*	 Fields FP16	 */
#define FP162_F1_WIDTH                                                4
#define FP162_F1_SHIFT                                                0
#define FP162_F1_MASK                                        0x0000000f
#define FP162_F1_RD(src)                         (((src) & 0x0000000f))
#define FP162_F1_SET(dst,src) \
                          (((dst) & ~0x0000000f) | (((u32)(src)) & 0x0000000f))

/*	Register StsSsQmiFPNumEntries3	*/ 
/*	 Fields FP31	 */
#define FP313_F1_WIDTH                                                4
#define FP313_F1_SHIFT                                               28
#define FP313_F1_MASK                                        0xf0000000
#define FP313_F1_RD(src)                     (((src) & 0xf0000000)>>28)
#define FP313_F1_SET(dst,src) \
                      (((dst) & ~0xf0000000) | (((u32)(src)<<28) & 0xf0000000))
/*	 Fields FP30	 */
#define FP303_F1_WIDTH                                                4
#define FP303_F1_SHIFT                                               24
#define FP303_F1_MASK                                        0x0f000000
#define FP303_F1_RD(src)                     (((src) & 0x0f000000)>>24)
#define FP303_F1_SET(dst,src) \
                      (((dst) & ~0x0f000000) | (((u32)(src)<<24) & 0x0f000000))
/*	 Fields FP29	 */
#define FP293_F1_WIDTH                                                4
#define FP293_F1_SHIFT                                               20
#define FP293_F1_MASK                                        0x00f00000
#define FP293_F1_RD(src)                     (((src) & 0x00f00000)>>20)
#define FP293_F1_SET(dst,src) \
                      (((dst) & ~0x00f00000) | (((u32)(src)<<20) & 0x00f00000))
/*	 Fields FP28	 */
#define FP283_F1_WIDTH                                                4
#define FP283_F1_SHIFT                                               16
#define FP283_F1_MASK                                        0x000f0000
#define FP283_F1_RD(src)                     (((src) & 0x000f0000)>>16)
#define FP283_F1_SET(dst,src) \
                      (((dst) & ~0x000f0000) | (((u32)(src)<<16) & 0x000f0000))
/*	 Fields FP27	 */
#define FP273_F1_WIDTH                                                4
#define FP273_F1_SHIFT                                               12
#define FP273_F1_MASK                                        0x0000f000
#define FP273_F1_RD(src)                     (((src) & 0x0000f000)>>12)
#define FP273_F1_SET(dst,src) \
                      (((dst) & ~0x0000f000) | (((u32)(src)<<12) & 0x0000f000))
/*	 Fields FP26	 */
#define FP263_F1_WIDTH                                                4
#define FP263_F1_SHIFT                                                8
#define FP263_F1_MASK                                        0x00000f00
#define FP263_F1_RD(src)                      (((src) & 0x00000f00)>>8)
#define FP263_F1_SET(dst,src) \
                       (((dst) & ~0x00000f00) | (((u32)(src)<<8) & 0x00000f00))
/*	 Fields FP25	 */
#define FP253_F1_WIDTH                                                4
#define FP253_F1_SHIFT                                                4
#define FP253_F1_MASK                                        0x000000f0
#define FP253_F1_RD(src)                      (((src) & 0x000000f0)>>4)
#define FP253_F1_SET(dst,src) \
                       (((dst) & ~0x000000f0) | (((u32)(src)<<4) & 0x000000f0))
/*	 Fields FP24	 */
#define FP243_F1_WIDTH                                                4
#define FP243_F1_SHIFT                                                0
#define FP243_F1_MASK                                        0x0000000f
#define FP243_F1_RD(src)                         (((src) & 0x0000000f))
#define FP243_F1_SET(dst,src) \
                          (((dst) & ~0x0000000f) | (((u32)(src)) & 0x0000000f))

/*	Register StsSsQmiWQPtr0	*/ 
/*	 Fields WQ7	 */
#define WQ70_WIDTH                                                    4
#define WQ70_SHIFT                                                   28
#define WQ70_MASK                                            0xf0000000
#define WQ70_RD(src)                         (((src) & 0xf0000000)>>28)
#define WQ70_SET(dst,src) \
                      (((dst) & ~0xf0000000) | (((u32)(src)<<28) & 0xf0000000))
/*	 Fields WQ6	 */
#define WQ60_WIDTH                                                    4
#define WQ60_SHIFT                                                   24
#define WQ60_MASK                                            0x0f000000
#define WQ60_RD(src)                         (((src) & 0x0f000000)>>24)
#define WQ60_SET(dst,src) \
                      (((dst) & ~0x0f000000) | (((u32)(src)<<24) & 0x0f000000))
/*	 Fields WQ5	 */
#define WQ50_WIDTH                                                    4
#define WQ50_SHIFT                                                   20
#define WQ50_MASK                                            0x00f00000
#define WQ50_RD(src)                         (((src) & 0x00f00000)>>20)
#define WQ50_SET(dst,src) \
                      (((dst) & ~0x00f00000) | (((u32)(src)<<20) & 0x00f00000))
/*	 Fields WQ4	 */
#define WQ40_WIDTH                                                    4
#define WQ40_SHIFT                                                   16
#define WQ40_MASK                                            0x000f0000
#define WQ40_RD(src)                         (((src) & 0x000f0000)>>16)
#define WQ40_SET(dst,src) \
                      (((dst) & ~0x000f0000) | (((u32)(src)<<16) & 0x000f0000))
/*	 Fields WQ3	 */
#define WQ30_WIDTH                                                    4
#define WQ30_SHIFT                                                   12
#define WQ30_MASK                                            0x0000f000
#define WQ30_RD(src)                         (((src) & 0x0000f000)>>12)
#define WQ30_SET(dst,src) \
                      (((dst) & ~0x0000f000) | (((u32)(src)<<12) & 0x0000f000))
/*	 Fields WQ2	 */
#define WQ20_WIDTH                                                    4
#define WQ20_SHIFT                                                    8
#define WQ20_MASK                                            0x00000f00
#define WQ20_RD(src)                          (((src) & 0x00000f00)>>8)
#define WQ20_SET(dst,src) \
                       (((dst) & ~0x00000f00) | (((u32)(src)<<8) & 0x00000f00))
/*	 Fields WQ1	 */
#define WQ10_WIDTH                                                    4
#define WQ10_SHIFT                                                    4
#define WQ10_MASK                                            0x000000f0
#define WQ10_RD(src)                          (((src) & 0x000000f0)>>4)
#define WQ10_SET(dst,src) \
                       (((dst) & ~0x000000f0) | (((u32)(src)<<4) & 0x000000f0))
/*	 Fields WQ0	 */
#define WQ00_WIDTH                                                    4
#define WQ00_SHIFT                                                    0
#define WQ00_MASK                                            0x0000000f
#define WQ00_RD(src)                             (((src) & 0x0000000f))
#define WQ00_SET(dst,src) \
                          (((dst) & ~0x0000000f) | (((u32)(src)) & 0x0000000f))

/*	Register StsSsQmiWQPtr1	*/ 
/*	 Fields WQ15	 */
#define WQ151_WIDTH                                                   4
#define WQ151_SHIFT                                                  28
#define WQ151_MASK                                           0xf0000000
#define WQ151_RD(src)                        (((src) & 0xf0000000)>>28)
#define WQ151_SET(dst,src) \
                      (((dst) & ~0xf0000000) | (((u32)(src)<<28) & 0xf0000000))
/*	 Fields WQ14	 */
#define WQ141_WIDTH                                                   4
#define WQ141_SHIFT                                                  24
#define WQ141_MASK                                           0x0f000000
#define WQ141_RD(src)                        (((src) & 0x0f000000)>>24)
#define WQ141_SET(dst,src) \
                      (((dst) & ~0x0f000000) | (((u32)(src)<<24) & 0x0f000000))
/*	 Fields WQ13	 */
#define WQ131_WIDTH                                                   4
#define WQ131_SHIFT                                                  20
#define WQ131_MASK                                           0x00f00000
#define WQ131_RD(src)                        (((src) & 0x00f00000)>>20)
#define WQ131_SET(dst,src) \
                      (((dst) & ~0x00f00000) | (((u32)(src)<<20) & 0x00f00000))
/*	 Fields WQ12	 */
#define WQ121_WIDTH                                                   4
#define WQ121_SHIFT                                                  16
#define WQ121_MASK                                           0x000f0000
#define WQ121_RD(src)                        (((src) & 0x000f0000)>>16)
#define WQ121_SET(dst,src) \
                      (((dst) & ~0x000f0000) | (((u32)(src)<<16) & 0x000f0000))
/*	 Fields WQ11	 */
#define WQ111_WIDTH                                                   4
#define WQ111_SHIFT                                                  12
#define WQ111_MASK                                           0x0000f000
#define WQ111_RD(src)                        (((src) & 0x0000f000)>>12)
#define WQ111_SET(dst,src) \
                      (((dst) & ~0x0000f000) | (((u32)(src)<<12) & 0x0000f000))
/*	 Fields WQ10	 */
#define WQ101_WIDTH                                                   4
#define WQ101_SHIFT                                                   8
#define WQ101_MASK                                           0x00000f00
#define WQ101_RD(src)                         (((src) & 0x00000f00)>>8)
#define WQ101_SET(dst,src) \
                       (((dst) & ~0x00000f00) | (((u32)(src)<<8) & 0x00000f00))
/*	 Fields WQ9	 */
#define WQ91_WIDTH                                                    4
#define WQ91_SHIFT                                                    4
#define WQ91_MASK                                            0x000000f0
#define WQ91_RD(src)                          (((src) & 0x000000f0)>>4)
#define WQ91_SET(dst,src) \
                       (((dst) & ~0x000000f0) | (((u32)(src)<<4) & 0x000000f0))
/*	 Fields WQ8	 */
#define WQ81_WIDTH                                                    4
#define WQ81_SHIFT                                                    0
#define WQ81_MASK                                            0x0000000f
#define WQ81_RD(src)                             (((src) & 0x0000000f))
#define WQ81_SET(dst,src) \
                          (((dst) & ~0x0000000f) | (((u32)(src)) & 0x0000000f))

/*	Register StsSsQmiWQPtr2	*/ 
/*	 Fields WQ23	 */
#define WQ232_WIDTH                                                   4
#define WQ232_SHIFT                                                  28
#define WQ232_MASK                                           0xf0000000
#define WQ232_RD(src)                        (((src) & 0xf0000000)>>28)
#define WQ232_SET(dst,src) \
                      (((dst) & ~0xf0000000) | (((u32)(src)<<28) & 0xf0000000))
/*	 Fields WQ22	 */
#define WQ222_WIDTH                                                   4
#define WQ222_SHIFT                                                  24
#define WQ222_MASK                                           0x0f000000
#define WQ222_RD(src)                        (((src) & 0x0f000000)>>24)
#define WQ222_SET(dst,src) \
                      (((dst) & ~0x0f000000) | (((u32)(src)<<24) & 0x0f000000))
/*	 Fields WQ21	 */
#define WQ212_WIDTH                                                   4
#define WQ212_SHIFT                                                  20
#define WQ212_MASK                                           0x00f00000
#define WQ212_RD(src)                        (((src) & 0x00f00000)>>20)
#define WQ212_SET(dst,src) \
                      (((dst) & ~0x00f00000) | (((u32)(src)<<20) & 0x00f00000))
/*	 Fields WQ20	 */
#define WQ202_WIDTH                                                   4
#define WQ202_SHIFT                                                  16
#define WQ202_MASK                                           0x000f0000
#define WQ202_RD(src)                        (((src) & 0x000f0000)>>16)
#define WQ202_SET(dst,src) \
                      (((dst) & ~0x000f0000) | (((u32)(src)<<16) & 0x000f0000))
/*	 Fields WQ19	 */
#define WQ192_WIDTH                                                   4
#define WQ192_SHIFT                                                  12
#define WQ192_MASK                                           0x0000f000
#define WQ192_RD(src)                        (((src) & 0x0000f000)>>12)
#define WQ192_SET(dst,src) \
                      (((dst) & ~0x0000f000) | (((u32)(src)<<12) & 0x0000f000))
/*	 Fields WQ18	 */
#define WQ182_WIDTH                                                   4
#define WQ182_SHIFT                                                   8
#define WQ182_MASK                                           0x00000f00
#define WQ182_RD(src)                         (((src) & 0x00000f00)>>8)
#define WQ182_SET(dst,src) \
                       (((dst) & ~0x00000f00) | (((u32)(src)<<8) & 0x00000f00))
/*	 Fields WQ17	 */
#define WQ172_WIDTH                                                   4
#define WQ172_SHIFT                                                   4
#define WQ172_MASK                                           0x000000f0
#define WQ172_RD(src)                         (((src) & 0x000000f0)>>4)
#define WQ172_SET(dst,src) \
                       (((dst) & ~0x000000f0) | (((u32)(src)<<4) & 0x000000f0))
/*	 Fields WQ16	 */
#define WQ162_WIDTH                                                   4
#define WQ162_SHIFT                                                   0
#define WQ162_MASK                                           0x0000000f
#define WQ162_RD(src)                            (((src) & 0x0000000f))
#define WQ162_SET(dst,src) \
                          (((dst) & ~0x0000000f) | (((u32)(src)) & 0x0000000f))

/*	Register StsSsQmiWQPtr3	*/ 
/*	 Fields WQ31	 */
#define WQ313_WIDTH                                                   4
#define WQ313_SHIFT                                                  28
#define WQ313_MASK                                           0xf0000000
#define WQ313_RD(src)                        (((src) & 0xf0000000)>>28)
#define WQ313_SET(dst,src) \
                      (((dst) & ~0xf0000000) | (((u32)(src)<<28) & 0xf0000000))
/*	 Fields WQ30	 */
#define WQ303_WIDTH                                                   4
#define WQ303_SHIFT                                                  24
#define WQ303_MASK                                           0x0f000000
#define WQ303_RD(src)                        (((src) & 0x0f000000)>>24)
#define WQ303_SET(dst,src) \
                      (((dst) & ~0x0f000000) | (((u32)(src)<<24) & 0x0f000000))
/*	 Fields WQ29	 */
#define WQ293_WIDTH                                                   4
#define WQ293_SHIFT                                                  20
#define WQ293_MASK                                           0x00f00000
#define WQ293_RD(src)                        (((src) & 0x00f00000)>>20)
#define WQ293_SET(dst,src) \
                      (((dst) & ~0x00f00000) | (((u32)(src)<<20) & 0x00f00000))
/*	 Fields WQ28	 */
#define WQ283_WIDTH                                                   4
#define WQ283_SHIFT                                                  16
#define WQ283_MASK                                           0x000f0000
#define WQ283_RD(src)                        (((src) & 0x000f0000)>>16)
#define WQ283_SET(dst,src) \
                      (((dst) & ~0x000f0000) | (((u32)(src)<<16) & 0x000f0000))
/*	 Fields WQ27	 */
#define WQ273_WIDTH                                                   4
#define WQ273_SHIFT                                                  12
#define WQ273_MASK                                           0x0000f000
#define WQ273_RD(src)                        (((src) & 0x0000f000)>>12)
#define WQ273_SET(dst,src) \
                      (((dst) & ~0x0000f000) | (((u32)(src)<<12) & 0x0000f000))
/*	 Fields WQ26	 */
#define WQ263_WIDTH                                                   4
#define WQ263_SHIFT                                                   8
#define WQ263_MASK                                           0x00000f00
#define WQ263_RD(src)                         (((src) & 0x00000f00)>>8)
#define WQ263_SET(dst,src) \
                       (((dst) & ~0x00000f00) | (((u32)(src)<<8) & 0x00000f00))
/*	 Fields WQ25	 */
#define WQ253_WIDTH                                                   4
#define WQ253_SHIFT                                                   4
#define WQ253_MASK                                           0x000000f0
#define WQ253_RD(src)                         (((src) & 0x000000f0)>>4)
#define WQ253_SET(dst,src) \
                       (((dst) & ~0x000000f0) | (((u32)(src)<<4) & 0x000000f0))
/*	 Fields WQ24	 */
#define WQ243_WIDTH                                                   4
#define WQ243_SHIFT                                                   0
#define WQ243_MASK                                           0x0000000f
#define WQ243_RD(src)                            (((src) & 0x0000000f))
#define WQ243_SET(dst,src) \
                          (((dst) & ~0x0000000f) | (((u32)(src)) & 0x0000000f))

/*	Register StsSsQmiWQNumEntries0	*/ 
/*	 Fields WQ3	 */
#define WQ30_F1_WIDTH                                                 5
#define WQ30_F1_SHIFT                                                24
#define WQ30_F1_MASK                                         0x1f000000
#define WQ30_F1_RD(src)                      (((src) & 0x1f000000)>>24)
#define WQ30_F1_SET(dst,src) \
                      (((dst) & ~0x1f000000) | (((u32)(src)<<24) & 0x1f000000))
/*	 Fields WQ2	 */
#define WQ20_F1_WIDTH                                                 5
#define WQ20_F1_SHIFT                                                16
#define WQ20_F1_MASK                                         0x001f0000
#define WQ20_F1_RD(src)                      (((src) & 0x001f0000)>>16)
#define WQ20_F1_SET(dst,src) \
                      (((dst) & ~0x001f0000) | (((u32)(src)<<16) & 0x001f0000))
/*	 Fields WQ1	 */
#define WQ10_F1_WIDTH                                                 5
#define WQ10_F1_SHIFT                                                 8
#define WQ10_F1_MASK                                         0x00001f00
#define WQ10_F1_RD(src)                       (((src) & 0x00001f00)>>8)
#define WQ10_F1_SET(dst,src) \
                       (((dst) & ~0x00001f00) | (((u32)(src)<<8) & 0x00001f00))
/*	 Fields WQ0	 */
#define WQ00_F1_WIDTH                                                 5
#define WQ00_F1_SHIFT                                                 0
#define WQ00_F1_MASK                                         0x0000001f
#define WQ00_F1_RD(src)                          (((src) & 0x0000001f))
#define WQ00_F1_SET(dst,src) \
                          (((dst) & ~0x0000001f) | (((u32)(src)) & 0x0000001f))

/*	Register StsSsQmiWQNumEntries1	*/ 
/*	 Fields WQ7	 */
#define WQ71_WIDTH                                                    5
#define WQ71_SHIFT                                                   24
#define WQ71_MASK                                            0x1f000000
#define WQ71_RD(src)                         (((src) & 0x1f000000)>>24)
#define WQ71_SET(dst,src) \
                      (((dst) & ~0x1f000000) | (((u32)(src)<<24) & 0x1f000000))
/*	 Fields WQ6	 */
#define WQ61_WIDTH                                                    5
#define WQ61_SHIFT                                                   16
#define WQ61_MASK                                            0x001f0000
#define WQ61_RD(src)                         (((src) & 0x001f0000)>>16)
#define WQ61_SET(dst,src) \
                      (((dst) & ~0x001f0000) | (((u32)(src)<<16) & 0x001f0000))
/*	 Fields WQ5	 */
#define WQ51_WIDTH                                                    5
#define WQ51_SHIFT                                                    8
#define WQ51_MASK                                            0x00001f00
#define WQ51_RD(src)                          (((src) & 0x00001f00)>>8)
#define WQ51_SET(dst,src) \
                       (((dst) & ~0x00001f00) | (((u32)(src)<<8) & 0x00001f00))
/*	 Fields WQ4	 */
#define WQ41_WIDTH                                                    5
#define WQ41_SHIFT                                                    0
#define WQ41_MASK                                            0x0000001f
#define WQ41_RD(src)                             (((src) & 0x0000001f))
#define WQ41_SET(dst,src) \
                          (((dst) & ~0x0000001f) | (((u32)(src)) & 0x0000001f))

/*	Register StsSsQmiWQNumEntries2	*/ 
/*	 Fields WQ11	 */
#define WQ112_WIDTH                                                   5
#define WQ112_SHIFT                                                  24
#define WQ112_MASK                                           0x1f000000
#define WQ112_RD(src)                        (((src) & 0x1f000000)>>24)
#define WQ112_SET(dst,src) \
                      (((dst) & ~0x1f000000) | (((u32)(src)<<24) & 0x1f000000))
/*	 Fields WQ10	 */
#define WQ102_WIDTH                                                   5
#define WQ102_SHIFT                                                  16
#define WQ102_MASK                                           0x001f0000
#define WQ102_RD(src)                        (((src) & 0x001f0000)>>16)
#define WQ102_SET(dst,src) \
                      (((dst) & ~0x001f0000) | (((u32)(src)<<16) & 0x001f0000))
/*	 Fields WQ9	 */
#define WQ92_WIDTH                                                    5
#define WQ92_SHIFT                                                    8
#define WQ92_MASK                                            0x00001f00
#define WQ92_RD(src)                          (((src) & 0x00001f00)>>8)
#define WQ92_SET(dst,src) \
                       (((dst) & ~0x00001f00) | (((u32)(src)<<8) & 0x00001f00))
/*	 Fields WQ8	 */
#define WQ82_WIDTH                                                    5
#define WQ82_SHIFT                                                    0
#define WQ82_MASK                                            0x0000001f
#define WQ82_RD(src)                             (((src) & 0x0000001f))
#define WQ82_SET(dst,src) \
                          (((dst) & ~0x0000001f) | (((u32)(src)) & 0x0000001f))

/*	Register StsSsQmiWQNumEntries3	*/ 
/*	 Fields WQ15	 */
#define WQ153_WIDTH                                                   5
#define WQ153_SHIFT                                                  24
#define WQ153_MASK                                           0x1f000000
#define WQ153_RD(src)                        (((src) & 0x1f000000)>>24)
#define WQ153_SET(dst,src) \
                      (((dst) & ~0x1f000000) | (((u32)(src)<<24) & 0x1f000000))
/*	 Fields WQ14	 */
#define WQ143_WIDTH                                                   5
#define WQ143_SHIFT                                                  16
#define WQ143_MASK                                           0x001f0000
#define WQ143_RD(src)                        (((src) & 0x001f0000)>>16)
#define WQ143_SET(dst,src) \
                      (((dst) & ~0x001f0000) | (((u32)(src)<<16) & 0x001f0000))
/*	 Fields WQ13	 */
#define WQ133_WIDTH                                                   5
#define WQ133_SHIFT                                                   8
#define WQ133_MASK                                           0x00001f00
#define WQ133_RD(src)                         (((src) & 0x00001f00)>>8)
#define WQ133_SET(dst,src) \
                       (((dst) & ~0x00001f00) | (((u32)(src)<<8) & 0x00001f00))
/*	 Fields WQ12	 */
#define WQ123_WIDTH                                                   5
#define WQ123_SHIFT                                                   0
#define WQ123_MASK                                           0x0000001f
#define WQ123_RD(src)                            (((src) & 0x0000001f))
#define WQ123_SET(dst,src) \
                          (((dst) & ~0x0000001f) | (((u32)(src)) & 0x0000001f))

/*	Register StsSsQmiWQNumEntries4	*/ 
/*	 Fields WQ19	 */
#define WQ194_WIDTH                                                   5
#define WQ194_SHIFT                                                  24
#define WQ194_MASK                                           0x1f000000
#define WQ194_RD(src)                        (((src) & 0x1f000000)>>24)
#define WQ194_SET(dst,src) \
                      (((dst) & ~0x1f000000) | (((u32)(src)<<24) & 0x1f000000))
/*	 Fields WQ18	 */
#define WQ184_WIDTH                                                   5
#define WQ184_SHIFT                                                  16
#define WQ184_MASK                                           0x001f0000
#define WQ184_RD(src)                        (((src) & 0x001f0000)>>16)
#define WQ184_SET(dst,src) \
                      (((dst) & ~0x001f0000) | (((u32)(src)<<16) & 0x001f0000))
/*	 Fields WQ17	 */
#define WQ174_WIDTH                                                   5
#define WQ174_SHIFT                                                   8
#define WQ174_MASK                                           0x00001f00
#define WQ174_RD(src)                         (((src) & 0x00001f00)>>8)
#define WQ174_SET(dst,src) \
                       (((dst) & ~0x00001f00) | (((u32)(src)<<8) & 0x00001f00))
/*	 Fields WQ16	 */
#define WQ164_WIDTH                                                   5
#define WQ164_SHIFT                                                   0
#define WQ164_MASK                                           0x0000001f
#define WQ164_RD(src)                            (((src) & 0x0000001f))
#define WQ164_SET(dst,src) \
                          (((dst) & ~0x0000001f) | (((u32)(src)) & 0x0000001f))

/*	Register StsSsQmiWQNumEntries5	*/ 
/*	 Fields WQ23	 */
#define WQ235_WIDTH                                                   5
#define WQ235_SHIFT                                                  24
#define WQ235_MASK                                           0x1f000000
#define WQ235_RD(src)                        (((src) & 0x1f000000)>>24)
#define WQ235_SET(dst,src) \
                      (((dst) & ~0x1f000000) | (((u32)(src)<<24) & 0x1f000000))
/*	 Fields WQ22	 */
#define WQ225_WIDTH                                                   5
#define WQ225_SHIFT                                                  16
#define WQ225_MASK                                           0x001f0000
#define WQ225_RD(src)                        (((src) & 0x001f0000)>>16)
#define WQ225_SET(dst,src) \
                      (((dst) & ~0x001f0000) | (((u32)(src)<<16) & 0x001f0000))
/*	 Fields WQ21	 */
#define WQ215_WIDTH                                                   5
#define WQ215_SHIFT                                                   8
#define WQ215_MASK                                           0x00001f00
#define WQ215_RD(src)                         (((src) & 0x00001f00)>>8)
#define WQ215_SET(dst,src) \
                       (((dst) & ~0x00001f00) | (((u32)(src)<<8) & 0x00001f00))
/*	 Fields WQ20	 */
#define WQ205_WIDTH                                                   5
#define WQ205_SHIFT                                                   0
#define WQ205_MASK                                           0x0000001f
#define WQ205_RD(src)                            (((src) & 0x0000001f))
#define WQ205_SET(dst,src) \
                          (((dst) & ~0x0000001f) | (((u32)(src)) & 0x0000001f))

/*	Register StsSsQmiWQNumEntries6	*/ 
/*	 Fields WQ27	 */
#define WQ276_WIDTH                                                   5
#define WQ276_SHIFT                                                  24
#define WQ276_MASK                                           0x1f000000
#define WQ276_RD(src)                        (((src) & 0x1f000000)>>24)
#define WQ276_SET(dst,src) \
                      (((dst) & ~0x1f000000) | (((u32)(src)<<24) & 0x1f000000))
/*	 Fields WQ26	 */
#define WQ266_WIDTH                                                   5
#define WQ266_SHIFT                                                  16
#define WQ266_MASK                                           0x001f0000
#define WQ266_RD(src)                        (((src) & 0x001f0000)>>16)
#define WQ266_SET(dst,src) \
                      (((dst) & ~0x001f0000) | (((u32)(src)<<16) & 0x001f0000))
/*	 Fields WQ25	 */
#define WQ256_WIDTH                                                   5
#define WQ256_SHIFT                                                   8
#define WQ256_MASK                                           0x00001f00
#define WQ256_RD(src)                         (((src) & 0x00001f00)>>8)
#define WQ256_SET(dst,src) \
                       (((dst) & ~0x00001f00) | (((u32)(src)<<8) & 0x00001f00))
/*	 Fields WQ24	 */
#define WQ246_WIDTH                                                   5
#define WQ246_SHIFT                                                   0
#define WQ246_MASK                                           0x0000001f
#define WQ246_RD(src)                            (((src) & 0x0000001f))
#define WQ246_SET(dst,src) \
                          (((dst) & ~0x0000001f) | (((u32)(src)) & 0x0000001f))

/*	Register StsSsQmiWQNumEntries7	*/ 
/*	 Fields WQ31	 */
#define WQ317_WIDTH                                                   5
#define WQ317_SHIFT                                                  24
#define WQ317_MASK                                           0x1f000000
#define WQ317_RD(src)                        (((src) & 0x1f000000)>>24)
#define WQ317_SET(dst,src) \
                      (((dst) & ~0x1f000000) | (((u32)(src)<<24) & 0x1f000000))
/*	 Fields WQ30	 */
#define WQ307_WIDTH                                                   5
#define WQ307_SHIFT                                                  16
#define WQ307_MASK                                           0x001f0000
#define WQ307_RD(src)                        (((src) & 0x001f0000)>>16)
#define WQ307_SET(dst,src) \
                      (((dst) & ~0x001f0000) | (((u32)(src)<<16) & 0x001f0000))
/*	 Fields WQ29	 */
#define WQ297_WIDTH                                                   5
#define WQ297_SHIFT                                                   8
#define WQ297_MASK                                           0x00001f00
#define WQ297_RD(src)                         (((src) & 0x00001f00)>>8)
#define WQ297_SET(dst,src) \
                       (((dst) & ~0x00001f00) | (((u32)(src)<<8) & 0x00001f00))
/*	 Fields WQ28	 */
#define WQ287_WIDTH                                                   5
#define WQ287_SHIFT                                                   0
#define WQ287_MASK                                           0x0000001f
#define WQ287_RD(src)                            (((src) & 0x0000001f))
#define WQ287_SET(dst,src) \
                          (((dst) & ~0x0000001f) | (((u32)(src)) & 0x0000001f))

/*	Register CfgSsQmiSabEnable	*/ 
/*	 Fields EnableMonitoring	 */
#define ENABLEMONITORING_WIDTH                                       20
#define ENABLEMONITORING_SHIFT                                        0
#define ENABLEMONITORING_MASK                                0x000fffff
#define ENABLEMONITORING_RD(src)                 (((src) & 0x000fffff))
#define ENABLEMONITORING_WR(src)            (((u32)(src)) & 0x000fffff)
#define ENABLEMONITORING_SET(dst,src) \
                          (((dst) & ~0x000fffff) | (((u32)(src)) & 0x000fffff))

/*	Register CfgSsQmiSab0	*/ 
/*	 Fields QID1	 */
#define QID10_WIDTH                                                  12
#define QID10_SHIFT                                                  16
#define QID10_MASK                                           0x0fff0000
#define QID10_RD(src)                        (((src) & 0x0fff0000)>>16)
#define QID10_WR(src)                   (((u32)(src)<<16) & 0x0fff0000)
#define QID10_SET(dst,src) \
                      (((dst) & ~0x0fff0000) | (((u32)(src)<<16) & 0x0fff0000))
/*	 Fields QID0	 */
#define QID00_WIDTH                                                  12
#define QID00_SHIFT                                                   0
#define QID00_MASK                                           0x00000fff
#define QID00_RD(src)                            (((src) & 0x00000fff))
#define QID00_WR(src)                       (((u32)(src)) & 0x00000fff)
#define QID00_SET(dst,src) \
                          (((dst) & ~0x00000fff) | (((u32)(src)) & 0x00000fff))

/*	Register CfgSsQmiSab1	*/ 
/*	 Fields QID3	 */
#define QID31_WIDTH                                                  12
#define QID31_SHIFT                                                  16
#define QID31_MASK                                           0x0fff0000
#define QID31_RD(src)                        (((src) & 0x0fff0000)>>16)
#define QID31_WR(src)                   (((u32)(src)<<16) & 0x0fff0000)
#define QID31_SET(dst,src) \
                      (((dst) & ~0x0fff0000) | (((u32)(src)<<16) & 0x0fff0000))
/*	 Fields QID2	 */
#define QID21_WIDTH                                                  12
#define QID21_SHIFT                                                   0
#define QID21_MASK                                           0x00000fff
#define QID21_RD(src)                            (((src) & 0x00000fff))
#define QID21_WR(src)                       (((u32)(src)) & 0x00000fff)
#define QID21_SET(dst,src) \
                          (((dst) & ~0x00000fff) | (((u32)(src)) & 0x00000fff))

/*	Register CfgSsQmiSab2	*/ 
/*	 Fields QID5	 */
#define QID52_WIDTH                                                  12
#define QID52_SHIFT                                                  16
#define QID52_MASK                                           0x0fff0000
#define QID52_RD(src)                        (((src) & 0x0fff0000)>>16)
#define QID52_WR(src)                   (((u32)(src)<<16) & 0x0fff0000)
#define QID52_SET(dst,src) \
                      (((dst) & ~0x0fff0000) | (((u32)(src)<<16) & 0x0fff0000))
/*	 Fields QID4	 */
#define QID42_WIDTH                                                  12
#define QID42_SHIFT                                                   0
#define QID42_MASK                                           0x00000fff
#define QID42_RD(src)                            (((src) & 0x00000fff))
#define QID42_WR(src)                       (((u32)(src)) & 0x00000fff)
#define QID42_SET(dst,src) \
                          (((dst) & ~0x00000fff) | (((u32)(src)) & 0x00000fff))

/*	Register CfgSsQmiSab3	*/ 
/*	 Fields QID7	 */
#define QID73_WIDTH                                                  12
#define QID73_SHIFT                                                  16
#define QID73_MASK                                           0x0fff0000
#define QID73_RD(src)                        (((src) & 0x0fff0000)>>16)
#define QID73_WR(src)                   (((u32)(src)<<16) & 0x0fff0000)
#define QID73_SET(dst,src) \
                      (((dst) & ~0x0fff0000) | (((u32)(src)<<16) & 0x0fff0000))
/*	 Fields QID6	 */
#define QID63_WIDTH                                                  12
#define QID63_SHIFT                                                   0
#define QID63_MASK                                           0x00000fff
#define QID63_RD(src)                            (((src) & 0x00000fff))
#define QID63_WR(src)                       (((u32)(src)) & 0x00000fff)
#define QID63_SET(dst,src) \
                          (((dst) & ~0x00000fff) | (((u32)(src)) & 0x00000fff))

/*	Register CfgSsQmiSab4	*/ 
/*	 Fields QID9	 */
#define QID94_WIDTH                                                  12
#define QID94_SHIFT                                                  16
#define QID94_MASK                                           0x0fff0000
#define QID94_RD(src)                        (((src) & 0x0fff0000)>>16)
#define QID94_WR(src)                   (((u32)(src)<<16) & 0x0fff0000)
#define QID94_SET(dst,src) \
                      (((dst) & ~0x0fff0000) | (((u32)(src)<<16) & 0x0fff0000))
/*	 Fields QID8	 */
#define QID84_WIDTH                                                  12
#define QID84_SHIFT                                                   0
#define QID84_MASK                                           0x00000fff
#define QID84_RD(src)                            (((src) & 0x00000fff))
#define QID84_WR(src)                       (((u32)(src)) & 0x00000fff)
#define QID84_SET(dst,src) \
                          (((dst) & ~0x00000fff) | (((u32)(src)) & 0x00000fff))

/*	Register CfgSsQmiSab5	*/ 
/*	 Fields QID11	 */
#define QID115_WIDTH                                                 12
#define QID115_SHIFT                                                 16
#define QID115_MASK                                          0x0fff0000
#define QID115_RD(src)                       (((src) & 0x0fff0000)>>16)
#define QID115_WR(src)                  (((u32)(src)<<16) & 0x0fff0000)
#define QID115_SET(dst,src) \
                      (((dst) & ~0x0fff0000) | (((u32)(src)<<16) & 0x0fff0000))
/*	 Fields QID10	 */
#define QID105_WIDTH                                                 12
#define QID105_SHIFT                                                  0
#define QID105_MASK                                          0x00000fff
#define QID105_RD(src)                           (((src) & 0x00000fff))
#define QID105_WR(src)                      (((u32)(src)) & 0x00000fff)
#define QID105_SET(dst,src) \
                          (((dst) & ~0x00000fff) | (((u32)(src)) & 0x00000fff))

/*	Register CfgSsQmiSab6	*/ 
/*	 Fields QID13	 */
#define QID136_WIDTH                                                 12
#define QID136_SHIFT                                                 16
#define QID136_MASK                                          0x0fff0000
#define QID136_RD(src)                       (((src) & 0x0fff0000)>>16)
#define QID136_WR(src)                  (((u32)(src)<<16) & 0x0fff0000)
#define QID136_SET(dst,src) \
                      (((dst) & ~0x0fff0000) | (((u32)(src)<<16) & 0x0fff0000))
/*	 Fields QID12	 */
#define QID126_WIDTH                                                 12
#define QID126_SHIFT                                                  0
#define QID126_MASK                                          0x00000fff
#define QID126_RD(src)                           (((src) & 0x00000fff))
#define QID126_WR(src)                      (((u32)(src)) & 0x00000fff)
#define QID126_SET(dst,src) \
                          (((dst) & ~0x00000fff) | (((u32)(src)) & 0x00000fff))

/*	Register CfgSsQmiSab7	*/ 
/*	 Fields QID15	 */
#define QID157_WIDTH                                                 12
#define QID157_SHIFT                                                 16
#define QID157_MASK                                          0x0fff0000
#define QID157_RD(src)                       (((src) & 0x0fff0000)>>16)
#define QID157_WR(src)                  (((u32)(src)<<16) & 0x0fff0000)
#define QID157_SET(dst,src) \
                      (((dst) & ~0x0fff0000) | (((u32)(src)<<16) & 0x0fff0000))
/*	 Fields QID14	 */
#define QID147_WIDTH                                                 12
#define QID147_SHIFT                                                  0
#define QID147_MASK                                          0x00000fff
#define QID147_RD(src)                           (((src) & 0x00000fff))
#define QID147_WR(src)                      (((u32)(src)) & 0x00000fff)
#define QID147_SET(dst,src) \
                          (((dst) & ~0x00000fff) | (((u32)(src)) & 0x00000fff))

/*	Register CfgSsQmiSab8	*/ 
/*	 Fields QID17	 */
#define QID178_WIDTH                                                 12
#define QID178_SHIFT                                                 16
#define QID178_MASK                                          0x0fff0000
#define QID178_RD(src)                       (((src) & 0x0fff0000)>>16)
#define QID178_WR(src)                  (((u32)(src)<<16) & 0x0fff0000)
#define QID178_SET(dst,src) \
                      (((dst) & ~0x0fff0000) | (((u32)(src)<<16) & 0x0fff0000))
/*	 Fields QID16	 */
#define QID168_WIDTH                                                 12
#define QID168_SHIFT                                                  0
#define QID168_MASK                                          0x00000fff
#define QID168_RD(src)                           (((src) & 0x00000fff))
#define QID168_WR(src)                      (((u32)(src)) & 0x00000fff)
#define QID168_SET(dst,src) \
                          (((dst) & ~0x00000fff) | (((u32)(src)) & 0x00000fff))

/*	Register CfgSsQmiSab9	*/ 
/*	 Fields QID19	 */
#define QID199_WIDTH                                                 12
#define QID199_SHIFT                                                 16
#define QID199_MASK                                          0x0fff0000
#define QID199_RD(src)                       (((src) & 0x0fff0000)>>16)
#define QID199_WR(src)                  (((u32)(src)<<16) & 0x0fff0000)
#define QID199_SET(dst,src) \
                      (((dst) & ~0x0fff0000) | (((u32)(src)<<16) & 0x0fff0000))
/*	 Fields QID18	 */
#define QID189_WIDTH                                                 12
#define QID189_SHIFT                                                  0
#define QID189_MASK                                          0x00000fff
#define QID189_RD(src)                           (((src) & 0x00000fff))
#define QID189_WR(src)                      (((u32)(src)) & 0x00000fff)
#define QID189_SET(dst,src) \
                          (((dst) & ~0x00000fff) | (((u32)(src)) & 0x00000fff))

/*	Register StsSsQmiInt0	*/ 
/*	 Fields FPOverflow	 */
#define FPOVERFLOW0_WIDTH                                            32
#define FPOVERFLOW0_SHIFT                                             0
#define FPOVERFLOW0_MASK                                     0xffffffff
#define FPOVERFLOW0_RD(src)                      (((src) & 0xffffffff))
#define FPOVERFLOW0_WR(src)                 (((u32)(src)) & 0xffffffff)
#define FPOVERFLOW0_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register StsSsQmiInt0Mask	*/
/*    Mask Register Fields FPOverflowMask    */
#define FPOVERFLOWMASK_WIDTH                                         32
#define FPOVERFLOWMASK_SHIFT                                          0
#define FPOVERFLOWMASK_MASK                                  0xffffffff
#define FPOVERFLOWMASK_RD(src)                   (((src) & 0xffffffff))
#define FPOVERFLOWMASK_WR(src)              (((u32)(src)) & 0xffffffff)
#define FPOVERFLOWMASK_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register StsSsQmiInt1	*/ 
/*	 Fields WQOverflow	 */
#define WQOVERFLOW1_WIDTH                                            32
#define WQOVERFLOW1_SHIFT                                             0
#define WQOVERFLOW1_MASK                                     0xffffffff
#define WQOVERFLOW1_RD(src)                      (((src) & 0xffffffff))
#define WQOVERFLOW1_WR(src)                 (((u32)(src)) & 0xffffffff)
#define WQOVERFLOW1_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register StsSsQmiInt1Mask	*/
/*    Mask Register Fields WQOverflowMask    */
#define WQOVERFLOWMASK_WIDTH                                         32
#define WQOVERFLOWMASK_SHIFT                                          0
#define WQOVERFLOWMASK_MASK                                  0xffffffff
#define WQOVERFLOWMASK_RD(src)                   (((src) & 0xffffffff))
#define WQOVERFLOWMASK_WR(src)              (((u32)(src)) & 0xffffffff)
#define WQOVERFLOWMASK_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register StsSsQmiInt2	*/ 
/*	 Fields FPUnderRun	 */
#define FPUNDERRUN2_WIDTH                                            32
#define FPUNDERRUN2_SHIFT                                             0
#define FPUNDERRUN2_MASK                                     0xffffffff
#define FPUNDERRUN2_RD(src)                      (((src) & 0xffffffff))
#define FPUNDERRUN2_WR(src)                 (((u32)(src)) & 0xffffffff)
#define FPUNDERRUN2_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register StsSsQmiInt2Mask	*/
/*    Mask Register Fields FPUnderRunMask    */
#define FPUNDERRUNMASK_WIDTH                                         32
#define FPUNDERRUNMASK_SHIFT                                          0
#define FPUNDERRUNMASK_MASK                                  0xffffffff
#define FPUNDERRUNMASK_RD(src)                   (((src) & 0xffffffff))
#define FPUNDERRUNMASK_WR(src)              (((u32)(src)) & 0xffffffff)
#define FPUNDERRUNMASK_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register StsSsQmiInt3	*/ 
/*	 Fields WQUnderRun	 */
#define WQUNDERRUN3_WIDTH                                            32
#define WQUNDERRUN3_SHIFT                                             0
#define WQUNDERRUN3_MASK                                     0xffffffff
#define WQUNDERRUN3_RD(src)                      (((src) & 0xffffffff))
#define WQUNDERRUN3_WR(src)                 (((u32)(src)) & 0xffffffff)
#define WQUNDERRUN3_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register StsSsQmiInt3Mask	*/
/*    Mask Register Fields WQUnderRunMask    */
#define WQUNDERRUNMASK_WIDTH                                         32
#define WQUNDERRUNMASK_SHIFT                                          0
#define WQUNDERRUNMASK_MASK                                  0xffffffff
#define WQUNDERRUNMASK_RD(src)                   (((src) & 0xffffffff))
#define WQUNDERRUNMASK_WR(src)              (((u32)(src)) & 0xffffffff)
#define WQUNDERRUNMASK_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register StsSsQmiInt4	*/ 
/*	 Fields axiwcmr_slverr	 */
#define AXIWCMR_SLVERR4_WIDTH                                         1
#define AXIWCMR_SLVERR4_SHIFT                                         1
#define AXIWCMR_SLVERR4_MASK                                 0x00000002
#define AXIWCMR_SLVERR4_RD(src)               (((src) & 0x00000002)>>1)
#define AXIWCMR_SLVERR4_WR(src)          (((u32)(src)<<1) & 0x00000002)
#define AXIWCMR_SLVERR4_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields axiwcmr_decerr	 */
#define AXIWCMR_DECERR4_WIDTH                                         1
#define AXIWCMR_DECERR4_SHIFT                                         0
#define AXIWCMR_DECERR4_MASK                                 0x00000001
#define AXIWCMR_DECERR4_RD(src)                  (((src) & 0x00000001))
#define AXIWCMR_DECERR4_WR(src)             (((u32)(src)) & 0x00000001)
#define AXIWCMR_DECERR4_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register StsSsQmiInt4Mask	*/
/*    Mask Register Fields axiwcmr_slverrMask    */
#define AXIWCMR_SLVERRMASK_WIDTH                                      1
#define AXIWCMR_SLVERRMASK_SHIFT                                      1
#define AXIWCMR_SLVERRMASK_MASK                              0x00000002
#define AXIWCMR_SLVERRMASK_RD(src)            (((src) & 0x00000002)>>1)
#define AXIWCMR_SLVERRMASK_WR(src)       (((u32)(src)<<1) & 0x00000002)
#define AXIWCMR_SLVERRMASK_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*    Mask Register Fields axiwcmr_decerrMask    */
#define AXIWCMR_DECERRMASK_WIDTH                                      1
#define AXIWCMR_DECERRMASK_SHIFT                                      0
#define AXIWCMR_DECERRMASK_MASK                              0x00000001
#define AXIWCMR_DECERRMASK_RD(src)               (((src) & 0x00000001))
#define AXIWCMR_DECERRMASK_WR(src)          (((u32)(src)) & 0x00000001)
#define AXIWCMR_DECERRMASK_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register CfgSsQmiDbgCtrl	*/  /* Add CLE */
/*	 Fields PBID	 */
#define CLE_PBID_WIDTH                                                    6
#define CLE_PBID_SHIFT                                                   12
#define CLE_PBID_MASK                                            0x0003f000
#define CLE_PBID_RD(src)                         (((src) & 0x0003f000)>>12)
#define CLE_PBID_WR(src)                    (((u32)(src)<<12) & 0x0003f000)
#define CLE_PBID_SET(dst,src) \
                      (((dst) & ~0x0003f000) | (((u32)(src)<<12) & 0x0003f000))
/*	 Fields nAck	 */
#define CLE_NACK_WIDTH                                                    1
#define CLE_NACK_SHIFT                                                   11
#define CLE_NACK_MASK                                            0x00000800
#define CLE_NACK_RD(src)                         (((src) & 0x00000800)>>11)
#define CLE_NACK_WR(src)                    (((u32)(src)<<11) & 0x00000800)
#define CLE_NACK_SET(dst,src) \
                      (((dst) & ~0x00000800) | (((u32)(src)<<11) & 0x00000800))
/*	 Fields last	 */
#define CLE_LAST_WIDTH                                                    1
#define CLE_LAST_SHIFT                                                   10
#define CLE_LAST_MASK                                            0x00000400
#define CLE_LAST_RD(src)                         (((src) & 0x00000400)>>10)
#define CLE_LAST_WR(src)                    (((u32)(src)<<10) & 0x00000400)
#define CLE_LAST_SET(dst,src) \
                      (((dst) & ~0x00000400) | (((u32)(src)<<10) & 0x00000400))
/*	 Fields Push	 */
#define CLE_PUSH_WIDTH                                                    1
#define CLE_PUSH_SHIFT                                                    9
#define CLE_PUSH_MASK                                            0x00000200
#define CLE_PUSH_RD(src)                          (((src) & 0x00000200)>>9)
#define CLE_PUSH_WR(src)                     (((u32)(src)<<9) & 0x00000200)
#define CLE_PUSH_SET(dst,src) \
                       (((dst) & ~0x00000200) | (((u32)(src)<<9) & 0x00000200))
/*	 Fields Write	 */
#define CLE_WRITE_F2_WIDTH                                                1
#define CLE_WRITE_F2_SHIFT                                                8
#define CLE_WRITE_F2_MASK                                        0x00000100
#define CLE_WRITE_F2_RD(src)                      (((src) & 0x00000100)>>8)
#define CLE_WRITE_F2_WR(src)                 (((u32)(src)<<8) & 0x00000100)
#define CLE_WRITE_F2_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields Pop	 */
#define POP_WIDTH                                                     1
#define POP_SHIFT                                                     7
#define POP_MASK                                             0x00000080
#define POP_RD(src)                           (((src) & 0x00000080)>>7)
#define POP_WR(src)                      (((u32)(src)<<7) & 0x00000080)
#define POP_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*	 Fields Read	 */
#define CLE_READ_F2_WIDTH                                                1
#define CLE_READ_F2_SHIFT                                                6
#define CLE_READ_F2_MASK                                        0x00000040
#define CLE_READ_F2_RD(src)                       (((src) & 0x00000040)>>6)
#define CLE_READ_F2_WR(src)                  (((u32)(src)<<6) & 0x00000040)
#define CLE_READ_F2_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*	 Fields BufferAddr	 */
#define BUFFERADDR_WIDTH                                              6
#define BUFFERADDR_SHIFT                                              0
#define BUFFERADDR_MASK                                      0x0000003f
#define BUFFERADDR_RD(src)                       (((src) & 0x0000003f))
#define BUFFERADDR_WR(src)                  (((u32)(src)) & 0x0000003f)
#define BUFFERADDR_SET(dst,src) \
                          (((dst) & ~0x0000003f) | (((u32)(src)) & 0x0000003f))

/*	Register CfgSsQmiDbgData0	*/ 
/*	 Fields Data	 */
#define DATA0_F2_WIDTH                                               32
#define DATA0_F2_SHIFT                                                0
#define DATA0_F2_MASK                                        0xffffffff
#define DATA0_F2_RD(src)                         (((src) & 0xffffffff))
#define DATA0_F2_WR(src)                    (((u32)(src)) & 0xffffffff)
#define DATA0_F2_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register CfgSsQmiDbgData1	*/ 
/*	 Fields Data	 */
#define CLE_DATA1_F2_WIDTH                                               32
#define CLE_DATA1_F2_SHIFT                                                0
#define CLE_DATA1_F2_MASK                                        0xffffffff
#define CLE_DATA1_F2_RD(src)                         (((src) & 0xffffffff))
#define CLE_DATA1_F2_WR(src)                    (((u32)(src)) & 0xffffffff)
#define CLE_DATA1_F2_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register CfgSsQmiDbgData2	*/ 
/*	 Fields Data	 */
#define DATA2_F2_WIDTH                                               32
#define DATA2_F2_SHIFT                                                0
#define DATA2_F2_MASK                                        0xffffffff
#define DATA2_F2_RD(src)                         (((src) & 0xffffffff))
#define DATA2_F2_WR(src)                    (((u32)(src)) & 0xffffffff)
#define DATA2_F2_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register CfgSsQmiDbgData3	*/ 
/*	 Fields Data	 */
#define DATA3_F2_WIDTH                                               32
#define DATA3_F2_SHIFT                                                0
#define DATA3_F2_MASK                                        0xffffffff
#define DATA3_F2_RD(src)                         (((src) & 0xffffffff))
#define DATA3_F2_WR(src)                    (((u32)(src)) & 0xffffffff)
#define DATA3_F2_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register StsSsQmiDbgData	*/  /* Add CLE */
/*	 Fields Data	 */
#define CLE_DATA_WIDTH                                                   32
#define CLE_DATA_SHIFT                                                    0
#define CLE_DATA_MASK                                            0xffffffff
#define CLE_DATA_RD(src)                             (((src) & 0xffffffff))
#define CLE_DATA_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register CfgSsQmiFPQAssoc	*/ 
/*	 Fields Association	 */
#define ASSOCIATION_WIDTH                                            32
#define ASSOCIATION_SHIFT                                             0
#define ASSOCIATION_MASK                                     0xffffffff
#define ASSOCIATION_RD(src)                      (((src) & 0xffffffff))
#define ASSOCIATION_WR(src)                 (((u32)(src)) & 0xffffffff)
#define ASSOCIATION_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register CfgSsQmiWQAssoc	*/ 
/*	 Fields Association	 */
#define ASSOCIATION_F1_WIDTH                                         32
#define ASSOCIATION_F1_SHIFT                                          0
#define ASSOCIATION_F1_MASK                                  0xffffffff
#define ASSOCIATION_F1_RD(src)                   (((src) & 0xffffffff))
#define ASSOCIATION_F1_WR(src)              (((u32)(src)) & 0xffffffff)
#define ASSOCIATION_F1_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register CfgSsQmiMemory	*/ 
/*	 Fields RMA	 */
#define RMA_WIDTH                                                     2
#define RMA_SHIFT                                                     4
#define RMA_MASK                                             0x00000030
#define RMA_RD(src)                           (((src) & 0x00000030)>>4)
#define RMA_WR(src)                      (((u32)(src)<<4) & 0x00000030)
#define RMA_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields RMB	 */
#define RMB_WIDTH                                                     2
#define RMB_SHIFT                                                     2
#define RMB_MASK                                             0x0000000c
#define RMB_RD(src)                           (((src) & 0x0000000c)>>2)
#define RMB_WR(src)                      (((u32)(src)<<2) & 0x0000000c)
#define RMB_SET(dst,src) \
                       (((dst) & ~0x0000000c) | (((u32)(src)<<2) & 0x0000000c))
/*	 Fields RMEA	 */
#define RMEA_WIDTH                                                    1
#define RMEA_SHIFT                                                    1
#define RMEA_MASK                                            0x00000002
#define RMEA_RD(src)                          (((src) & 0x00000002)>>1)
#define RMEA_WR(src)                     (((u32)(src)<<1) & 0x00000002)
#define RMEA_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields RMEB	 */
#define RMEB_WIDTH                                                    1
#define RMEB_SHIFT                                                    0
#define RMEB_MASK                                            0x00000001
#define RMEB_RD(src)                             (((src) & 0x00000001))
#define RMEB_WR(src)                        (((u32)(src)) & 0x00000001)
#define RMEB_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register StsSsQmiFifo	*/ 
/*	 Fields empty	 */
#define EMPTY_WIDTH                                                  27
#define EMPTY_SHIFT                                                   0
#define EMPTY_MASK                                           0x07ffffff
#define EMPTY_RD(src)                            (((src) & 0x07ffffff))
#define EMPTY_SET(dst,src) \
                          (((dst) & ~0x07ffffff) | (((u32)(src)) & 0x07ffffff))

/*	Register CfgSsQmiQMLite	*/ 
/*	 Fields Address	 */
#define ADDRESS_WIDTH                                                20
#define ADDRESS_SHIFT                                                 0
#define ADDRESS_MASK                                         0x000fffff
#define ADDRESS_RD(src)                          (((src) & 0x000fffff))
#define ADDRESS_WR(src)                     (((u32)(src)) & 0x000fffff)
#define ADDRESS_SET(dst,src) \
                          (((dst) & ~0x000fffff) | (((u32)(src)) & 0x000fffff))

/*	Register CfgSsQmiQMLiteFPQAssoc	*/ 
/*	 Fields Association	 */
#define ASSOCIATION_F2_WIDTH                                         32
#define ASSOCIATION_F2_SHIFT                                          0
#define ASSOCIATION_F2_MASK                                  0xffffffff
#define ASSOCIATION_F2_RD(src)                   (((src) & 0xffffffff))
#define ASSOCIATION_F2_WR(src)              (((u32)(src)) & 0xffffffff)
#define ASSOCIATION_F2_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register CfgSsQmiQMLiteWQAssoc	*/ 
/*	 Fields Association	 */
#define ASSOCIATION_F3_WIDTH                                         32
#define ASSOCIATION_F3_SHIFT                                          0
#define ASSOCIATION_F3_MASK                                  0xffffffff
#define ASSOCIATION_F3_RD(src)                   (((src) & 0xffffffff))
#define ASSOCIATION_F3_WR(src)              (((u32)(src)) & 0xffffffff)
#define ASSOCIATION_F3_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register CfgSsQmiQMHold	*/ 
/*	 Fields QMLite_hold_en	 */
#define QMLITE_HOLD_EN_WIDTH                                          1
#define QMLITE_HOLD_EN_SHIFT                                         31
#define QMLITE_HOLD_EN_MASK                                  0x80000000
#define QMLITE_HOLD_EN_RD(src)               (((src) & 0x80000000)>>31)
#define QMLITE_HOLD_EN_WR(src)          (((u32)(src)<<31) & 0x80000000)
#define QMLITE_HOLD_EN_SET(dst,src) \
                      (((dst) & ~0x80000000) | (((u32)(src)<<31) & 0x80000000))
/*	 Fields QM2_hold_en	 */
#define QM2_HOLD_EN_WIDTH                                             1
#define QM2_HOLD_EN_SHIFT                                             2
#define QM2_HOLD_EN_MASK                                     0x00000004
#define QM2_HOLD_EN_RD(src)                   (((src) & 0x00000004)>>2)
#define QM2_HOLD_EN_WR(src)              (((u32)(src)<<2) & 0x00000004)
#define QM2_HOLD_EN_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields QM1_hold_en	 */
#define QM1_HOLD_EN_WIDTH                                             1
#define QM1_HOLD_EN_SHIFT                                             1
#define QM1_HOLD_EN_MASK                                     0x00000002
#define QM1_HOLD_EN_RD(src)                   (((src) & 0x00000002)>>1)
#define QM1_HOLD_EN_WR(src)              (((u32)(src)<<1) & 0x00000002)
#define QM1_HOLD_EN_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields QM0_hold_en	 */
#define QM0_HOLD_EN_WIDTH                                             1
#define QM0_HOLD_EN_SHIFT                                             0
#define QM0_HOLD_EN_MASK                                     0x00000001
#define QM0_HOLD_EN_RD(src)                      (((src) & 0x00000001))
#define QM0_HOLD_EN_WR(src)                 (((u32)(src)) & 0x00000001)
#define QM0_HOLD_EN_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register StsSsQmiQMHold	*/ 
/*	 Fields QMLite_hold	 */
#define QMLITE_HOLD_WIDTH                                             1
#define QMLITE_HOLD_SHIFT                                            31
#define QMLITE_HOLD_MASK                                     0x80000000
#define QMLITE_HOLD_RD(src)                  (((src) & 0x80000000)>>31)
#define QMLITE_HOLD_SET(dst,src) \
                      (((dst) & ~0x80000000) | (((u32)(src)<<31) & 0x80000000))
/*	 Fields QM2_hold	 */
#define QM2_HOLD_WIDTH                                                1
#define QM2_HOLD_SHIFT                                                2
#define QM2_HOLD_MASK                                        0x00000004
#define QM2_HOLD_RD(src)                      (((src) & 0x00000004)>>2)
#define QM2_HOLD_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields QM1_hold	 */
#define QM1_HOLD_WIDTH                                                1
#define QM1_HOLD_SHIFT                                                1
#define QM1_HOLD_MASK                                        0x00000002
#define QM1_HOLD_RD(src)                      (((src) & 0x00000002)>>1)
#define QM1_HOLD_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields QM0_hold	 */
#define QM0_HOLD_WIDTH                                                1
#define QM0_HOLD_SHIFT                                                0
#define QM0_HOLD_MASK                                        0x00000001
#define QM0_HOLD_RD(src)                         (((src) & 0x00000001))
#define QM0_HOLD_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register CfgSsQmiFPQVCAssoc0	*/ 
/*	 Fields Association	 */
#define ASSOCIATION0_WIDTH                                           32
#define ASSOCIATION0_SHIFT                                            0
#define ASSOCIATION0_MASK                                    0xffffffff
#define ASSOCIATION0_RD(src)                     (((src) & 0xffffffff))
#define ASSOCIATION0_WR(src)                (((u32)(src)) & 0xffffffff)
#define ASSOCIATION0_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register CfgSsQmiFPQVCAssoc1	*/ 
/*	 Fields Association	 */
#define ASSOCIATION1_WIDTH                                           32
#define ASSOCIATION1_SHIFT                                            0
#define ASSOCIATION1_MASK                                    0xffffffff
#define ASSOCIATION1_RD(src)                     (((src) & 0xffffffff))
#define ASSOCIATION1_WR(src)                (((u32)(src)) & 0xffffffff)
#define ASSOCIATION1_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register CfgSsQmiWQVCAssoc0	*/ 
/*	 Fields Association	 */
#define ASSOCIATION0_F1_WIDTH                                        32
#define ASSOCIATION0_F1_SHIFT                                         0
#define ASSOCIATION0_F1_MASK                                 0xffffffff
#define ASSOCIATION0_F1_RD(src)                  (((src) & 0xffffffff))
#define ASSOCIATION0_F1_WR(src)             (((u32)(src)) & 0xffffffff)
#define ASSOCIATION0_F1_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register CfgSsQmiWQVCAssoc1	*/ 
/*	 Fields Association	 */
#define ASSOCIATION1_F1_WIDTH                                        32
#define ASSOCIATION1_F1_SHIFT                                         0
#define ASSOCIATION1_F1_MASK                                 0xffffffff
#define ASSOCIATION1_F1_RD(src)                  (((src) & 0xffffffff))
#define ASSOCIATION1_F1_WR(src)             (((u32)(src)) & 0xffffffff)
#define ASSOCIATION1_F1_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register CfgSsQmiQM2	*/ 
/*	 Fields Address	 */
#define ADDRESS2_WIDTH                                               20
#define ADDRESS2_SHIFT                                                0
#define ADDRESS2_MASK                                        0x000fffff
#define ADDRESS2_RD(src)                         (((src) & 0x000fffff))
#define ADDRESS2_WR(src)                    (((u32)(src)) & 0x000fffff)
#define ADDRESS2_SET(dst,src) \
                          (((dst) & ~0x000fffff) | (((u32)(src)) & 0x000fffff))

/*	Global Base Address	*/
#define CLE_CLKRST_CSR_BASE_ADDR			0x01f24c000ULL

/*    Address CLE_CLKRST_CSR  Registers */
#define LA_SRST_ADDR                                         0x00000000
#define LA_SRST_DEFAULT                                      0x00000007
#define LA_CLKEN_ADDR                                        0x00000008
#define LA_CLKEN_DEFAULT                                     0x00000000

/*	Register la_srst	*/ 
/*	 Fields la_reset	 */
#define LA_RESET_WIDTH                                                1
#define LA_RESET_SHIFT                                                2
#define LA_RESET_MASK                                        0x00000004
#define LA_RESET_RD(src)                      (((src) & 0x00000004)>>2)
#define LA_RESET_WR(src)                 (((u32)(src)<<2) & 0x00000004)
#define LA_RESET_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields qmi_csr_reset	 */
#define QMI_CSR_RESET_WIDTH                                           1
#define QMI_CSR_RESET_SHIFT                                           1
#define QMI_CSR_RESET_MASK                                   0x00000002
#define QMI_CSR_RESET_RD(src)                 (((src) & 0x00000002)>>1)
#define QMI_CSR_RESET_WR(src)            (((u32)(src)<<1) & 0x00000002)
#define QMI_CSR_RESET_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields csr_reset	 */
#define CSR_RESET_WIDTH                                               1
#define CSR_RESET_SHIFT                                               0
#define CSR_RESET_MASK                                       0x00000001
#define CSR_RESET_RD(src)                        (((src) & 0x00000001))
#define CSR_RESET_WR(src)                   (((u32)(src)) & 0x00000001)
#define CSR_RESET_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register la_clken	*/ 
/*	 Fields la_ds_clken	 */
#define LA_DS_CLKEN_WIDTH                                             1
#define LA_DS_CLKEN_SHIFT                                             3
#define LA_DS_CLKEN_MASK                                     0x00000008
#define LA_DS_CLKEN_RD(src)                   (((src) & 0x00000008)>>3)
#define LA_DS_CLKEN_WR(src)              (((u32)(src)<<3) & 0x00000008)
#define LA_DS_CLKEN_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*	 Fields la_clken	 */
#define LA_CLKEN_WIDTH                                                1
#define LA_CLKEN_SHIFT                                                2
#define LA_CLKEN_MASK                                        0x00000004
#define LA_CLKEN_RD(src)                      (((src) & 0x00000004)>>2)
#define LA_CLKEN_WR(src)                 (((u32)(src)<<2) & 0x00000004)
#define LA_CLKEN_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields qmi_csr_clken	 */
#define QMI_CSR_CLKEN_WIDTH                                           1
#define QMI_CSR_CLKEN_SHIFT                                           1
#define QMI_CSR_CLKEN_MASK                                   0x00000002
#define QMI_CSR_CLKEN_RD(src)                 (((src) & 0x00000002)>>1)
#define QMI_CSR_CLKEN_WR(src)            (((u32)(src)<<1) & 0x00000002)
#define QMI_CSR_CLKEN_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields csr_clken	 */
#define CSR_CLKEN_WIDTH                                               1
#define CSR_CLKEN_SHIFT                                               0
#define CSR_CLKEN_MASK                                       0x00000001
#define CSR_CLKEN_RD(src)                        (((src) & 0x00000001))
#define CSR_CLKEN_WR(src)                   (((u32)(src)) & 0x00000001)
#define CSR_CLKEN_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Global Base Address	*/
#define GLBL_DIAG_CSR_BASE_ADDR			0x01f24d000ULL

/*    Address GLBL_DIAG_CSR  Registers */
#define CFG_DIAG_SEL_ADDR                                    0x00000000
#define CFG_DIAG_SEL_DEFAULT                                 0x00000000
#define CFG_READ_BW_LAT_ADDR_MASK_ADDR                       0x00000004
#define CFG_READ_BW_LAT_ADDR_MASK_DEFAULT                    0x00000000
#define CFG_READ_BW_LAT_ADDR_PAT_ADDR                        0x00000008
#define CFG_READ_BW_LAT_ADDR_PAT_DEFAULT                     0xffffffff
#define CFG_WRITE_BW_LAT_ADDR_MASK_ADDR                      0x0000000c
#define CFG_WRITE_BW_LAT_ADDR_MASK_DEFAULT                   0x00000000
#define CFG_WRITE_BW_LAT_ADDR_PAT_ADDR                       0x00000010
#define CFG_WRITE_BW_LAT_ADDR_PAT_DEFAULT                    0xffffffff
#define CFG_DIAG_START_STOP_ADDR                             0x00000014
#define CFG_DIAG_START_STOP_DEFAULT                          0x000003ff
#define CFG_BW_MSTR_STOP_CNT_ADDR                            0x00000018
#define CFG_BW_MSTR_STOP_CNT_DEFAULT                         0x00040004
#define CFG_BW_SLV_STOP_CNT_ADDR                             0x0000001c
#define CFG_BW_SLV_STOP_CNT_DEFAULT                          0x00040004
#define STS_READ_LATENCY_OUTPUT_ADDR                         0x00000020
#define STS_READ_LATENCY_OUTPUT_DEFAULT                      0x00000000
#define STS_AXI_MRD_BW_CLK_CNT_ADDR                          0x00000024
#define STS_AXI_MRD_BW_CLK_CNT_DEFAULT                       0x00000000
#define STS_AXI_MRD_BW_BYTE_CNT_ADDR                         0x00000028
#define STS_AXI_MRD_BW_BYTE_CNT_DEFAULT                      0x00000000
#define STS_AXI_MWR_BW_CLK_CNT_ADDR                          0x0000002c
#define STS_AXI_MWR_BW_CLK_CNT_DEFAULT                       0x00000000
#define STS_AXI_MWR_BW_BYTE_CNT_ADDR                         0x00000030
#define STS_AXI_MWR_BW_BYTE_CNT_DEFAULT                      0x00000000
#define STS_AXI_SRD_BW_CLK_CNT_ADDR                          0x00000034
#define STS_AXI_SRD_BW_CLK_CNT_DEFAULT                       0x00000000
#define STS_AXI_SRD_BW_BYTE_CNT_ADDR                         0x00000038
#define STS_AXI_SRD_BW_BYTE_CNT_DEFAULT                      0x00000000
#define STS_AXI_SWR_BW_CLK_CNT_ADDR                          0x0000003c
#define STS_AXI_SWR_BW_CLK_CNT_DEFAULT                       0x00000000
#define STS_AXI_SWR_BW_BYTE_CNT_ADDR                         0x00000040
#define STS_AXI_SWR_BW_BYTE_CNT_DEFAULT                      0x00000000
#define CFG_DBG_TRIG_CTRL_ADDR                               0x00000044
#define CFG_DBG_TRIG_CTRL_DEFAULT                            0x00000000
#define CFG_DBG_PAT_REG_0_ADDR                               0x00000048
#define CFG_DBG_PAT_REG_0_DEFAULT                            0x00000000
#define CFG_DBG_PAT_MASK_REG_0_ADDR                          0x0000004c
#define CFG_DBG_PAT_MASK_REG_0_DEFAULT                       0x00000000
#define CFG_DBG_PAT_REG_1_ADDR                               0x00000050
#define CFG_DBG_PAT_REG_1_DEFAULT                            0x00000000
#define CFG_DBG_PAT_MASK_REG_1_ADDR                          0x00000054
#define CFG_DBG_PAT_MASK_REG_1_DEFAULT                       0x00000000
#define DBG_TRIG_OUT_ADDR                                    0x00000058
#define DBG_TRIG_OUT_DEFAULT                                 0x00000000
#define DBG_TRIG_INT_ADDR                                    0x0000005c
#define DBG_TRIG_INT_DEFAULT                                 0x00000000
#define DBG_TRIG_INTMASK_ADDR                                0x00000060
#define INTR_STS_ADDR                                        0x00000064
#define INTR_STS_DEFAULT                                     0x00000000
#define CFG_MEM_ECC_BYPASS_ADDR                              0x00000068
#define CFG_MEM_ECC_BYPASS_DEFAULT                           0x00000000
#define CFG_MEM_PWRDN_DIS_ADDR                               0x0000006c
#define CFG_MEM_PWRDN_DIS_DEFAULT                            0x00000000
#define CFG_MEM_RAM_SHUTDOWN_ADDR                            0x00000070
#define CFG_MEM_RAM_SHUTDOWN_DEFAULT                         0xffffffff
#define BLOCK_MEM_RDY_ADDR                                   0x00000074
#define BLOCK_MEM_RDY_DEFAULT                                0xffffffff
#define STS_READ_LATENCY_TOT_READ_REQS_ADDR                  0x0000008c
#define STS_READ_LATENCY_TOT_READ_REQS_DEFAULT               0x00000000
#define CFG_LT_MSTR_STOP_CNT_ADDR                            0x00000090
#define CFG_LT_MSTR_STOP_CNT_DEFAULT                         0x00040000
#define CFG_BW_SRD_TRIG_CAP_ADDR                             0x000000a0
#define CFG_BW_SRD_TRIG_CAP_DEFAULT                          0x00000000
#define CFG_BW_SWR_TRIG_CAP_ADDR                             0x000000a4
#define CFG_BW_SWR_TRIG_CAP_DEFAULT                          0x00000000
#define CFG_BW_MRD_TRIG_CAP_ADDR                             0x000000a8
#define CFG_BW_MRD_TRIG_CAP_DEFAULT                          0x00000000
#define CFG_BW_MWR_TRIG_CAP_ADDR                             0x000000ac
#define CFG_BW_MWR_TRIG_CAP_DEFAULT                          0x00000000
#define CFG_LT_MRD_TRIG_CAP_ADDR                             0x000000b0
#define CFG_LT_MRD_TRIG_CAP_DEFAULT                          0x00000000
#define DBG_BLOCK_AXI_ADDR                                   0x000000b4
#define DBG_BLOCK_AXI_DEFAULT                                0x00000000
#define DBG_BLOCK_NON_AXI_ADDR                               0x000000b8
#define DBG_BLOCK_NON_AXI_DEFAULT                            0x00000000
#define DBG_AXI_SHIM_OUT_ADDR                                0x000000bc
#define DBG_AXI_SHIM_OUT_DEFAULT                             0x00000000

/*	Register CFG_DIAG_SEL	*/ 
/*	 Fields CFG_SHIM_BLK_DBUS_MUX_SELECT	 */
#define CFG_SHIM_BLK_DBUS_MUX_SELECT_WIDTH                            1
#define CFG_SHIM_BLK_DBUS_MUX_SELECT_SHIFT                           12
#define CFG_SHIM_BLK_DBUS_MUX_SELECT_MASK                    0x00001000
#define CFG_SHIM_BLK_DBUS_MUX_SELECT_RD(src) \
                                                    (((src) & 0x00001000)>>12)
#define CFG_SHIM_BLK_DBUS_MUX_SELECT_WR(src) \
                                                (((u32)(src)<<12) & 0x00001000)
#define CFG_SHIM_BLK_DBUS_MUX_SELECT_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*	 Fields CFG_AXI_NON_AXI_MUX_SELECT	 */
#define CFG_AXI_NON_AXI_MUX_SELECT_WIDTH                              1
#define CFG_AXI_NON_AXI_MUX_SELECT_SHIFT                             11
#define CFG_AXI_NON_AXI_MUX_SELECT_MASK                      0x00000800
#define CFG_AXI_NON_AXI_MUX_SELECT_RD(src)   (((src) & 0x00000800)>>11)
#define CFG_AXI_NON_AXI_MUX_SELECT_WR(src) \
                                                (((u32)(src)<<11) & 0x00000800)
#define CFG_AXI_NON_AXI_MUX_SELECT_SET(dst,src) \
                      (((dst) & ~0x00000800) | (((u32)(src)<<11) & 0x00000800))
/*	 Fields CFG_MUX_SELECTOR	 */
#define CFG_MUX_SELECTOR_WIDTH                                       11
#define CFG_MUX_SELECTOR_SHIFT                                        0
#define CFG_MUX_SELECTOR_MASK                                0x000007ff
#define CFG_MUX_SELECTOR_RD(src)                 (((src) & 0x000007ff))
#define CFG_MUX_SELECTOR_WR(src)            (((u32)(src)) & 0x000007ff)
#define CFG_MUX_SELECTOR_SET(dst,src) \
                          (((dst) & ~0x000007ff) | (((u32)(src)) & 0x000007ff))

/*	Register CFG_READ_BW_LAT_ADDR_MASK	*/ 
/*	 Fields READ_ADDR_MASK	 */
#define READ_ADDR_MASK_WIDTH                                         32
#define READ_ADDR_MASK_SHIFT                                          0
#define READ_ADDR_MASK_MASK                                  0xffffffff
#define READ_ADDR_MASK_RD(src)                   (((src) & 0xffffffff))
#define READ_ADDR_MASK_WR(src)              (((u32)(src)) & 0xffffffff)
#define READ_ADDR_MASK_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register CFG_READ_BW_LAT_ADDR_PAT	*/ 
/*	 Fields READ_ADDR_PAT	 */
#define READ_ADDR_PAT_WIDTH                                          32
#define READ_ADDR_PAT_SHIFT                                           0
#define READ_ADDR_PAT_MASK                                   0xffffffff
#define READ_ADDR_PAT_RD(src)                    (((src) & 0xffffffff))
#define READ_ADDR_PAT_WR(src)               (((u32)(src)) & 0xffffffff)
#define READ_ADDR_PAT_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register CFG_WRITE_BW_LAT_ADDR_MASK	*/ 
/*	 Fields WRITE_ADDR_MASK	 */
#define WRITE_ADDR_MASK_WIDTH                                        32
#define WRITE_ADDR_MASK_SHIFT                                         0
#define WRITE_ADDR_MASK_MASK                                 0xffffffff
#define WRITE_ADDR_MASK_RD(src)                  (((src) & 0xffffffff))
#define WRITE_ADDR_MASK_WR(src)             (((u32)(src)) & 0xffffffff)
#define WRITE_ADDR_MASK_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register CFG_WRITE_BW_LAT_ADDR_PAT	*/ 
/*	 Fields WRITE_ADDR_PAT	 */
#define WRITE_ADDR_PAT_WIDTH                                         32
#define WRITE_ADDR_PAT_SHIFT                                          0
#define WRITE_ADDR_PAT_MASK                                  0xffffffff
#define WRITE_ADDR_PAT_RD(src)                   (((src) & 0xffffffff))
#define WRITE_ADDR_PAT_WR(src)              (((u32)(src)) & 0xffffffff)
#define WRITE_ADDR_PAT_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register CFG_DIAG_START_STOP	*/ 
/*	 Fields CTRL_AddCap_MRD_LT	 */
#define CTRL_ADDCAP_MRD_LT_WIDTH                                      1
#define CTRL_ADDCAP_MRD_LT_SHIFT                                      9
#define CTRL_ADDCAP_MRD_LT_MASK                              0x00000200
#define CTRL_ADDCAP_MRD_LT_RD(src)            (((src) & 0x00000200)>>9)
#define CTRL_ADDCAP_MRD_LT_WR(src)       (((u32)(src)<<9) & 0x00000200)
#define CTRL_ADDCAP_MRD_LT_SET(dst,src) \
                       (((dst) & ~0x00000200) | (((u32)(src)<<9) & 0x00000200))
/*	 Fields CTRL_AddCap_SRD_BW	 */
#define CTRL_ADDCAP_SRD_BW_WIDTH                                      1
#define CTRL_ADDCAP_SRD_BW_SHIFT                                      8
#define CTRL_ADDCAP_SRD_BW_MASK                              0x00000100
#define CTRL_ADDCAP_SRD_BW_RD(src)            (((src) & 0x00000100)>>8)
#define CTRL_ADDCAP_SRD_BW_WR(src)       (((u32)(src)<<8) & 0x00000100)
#define CTRL_ADDCAP_SRD_BW_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields CTRL_AddCap_MRD_BW	 */
#define CTRL_ADDCAP_MRD_BW_WIDTH                                      1
#define CTRL_ADDCAP_MRD_BW_SHIFT                                      7
#define CTRL_ADDCAP_MRD_BW_MASK                              0x00000080
#define CTRL_ADDCAP_MRD_BW_RD(src)            (((src) & 0x00000080)>>7)
#define CTRL_ADDCAP_MRD_BW_WR(src)       (((u32)(src)<<7) & 0x00000080)
#define CTRL_ADDCAP_MRD_BW_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*	 Fields CTRL_AddCap_SWR_BW	 */
#define CTRL_ADDCAP_SWR_BW_WIDTH                                      1
#define CTRL_ADDCAP_SWR_BW_SHIFT                                      6
#define CTRL_ADDCAP_SWR_BW_MASK                              0x00000040
#define CTRL_ADDCAP_SWR_BW_RD(src)            (((src) & 0x00000040)>>6)
#define CTRL_ADDCAP_SWR_BW_WR(src)       (((u32)(src)<<6) & 0x00000040)
#define CTRL_ADDCAP_SWR_BW_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*	 Fields CTRL_AddCap_MWR_BW	 */
#define CTRL_ADDCAP_MWR_BW_WIDTH                                      1
#define CTRL_ADDCAP_MWR_BW_SHIFT                                      5
#define CTRL_ADDCAP_MWR_BW_MASK                              0x00000020
#define CTRL_ADDCAP_MWR_BW_RD(src)            (((src) & 0x00000020)>>5)
#define CTRL_ADDCAP_MWR_BW_WR(src)       (((u32)(src)<<5) & 0x00000020)
#define CTRL_ADDCAP_MWR_BW_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*	 Fields START_MRD_LT	 */
#define START_MRD_LT_WIDTH                                            1
#define START_MRD_LT_SHIFT                                            4
#define START_MRD_LT_MASK                                    0x00000010
#define START_MRD_LT_RD(src)                  (((src) & 0x00000010)>>4)
#define START_MRD_LT_WR(src)             (((u32)(src)<<4) & 0x00000010)
#define START_MRD_LT_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*	 Fields START_SRD_BW	 */
#define START_SRD_BW_WIDTH                                            1
#define START_SRD_BW_SHIFT                                            3
#define START_SRD_BW_MASK                                    0x00000008
#define START_SRD_BW_RD(src)                  (((src) & 0x00000008)>>3)
#define START_SRD_BW_WR(src)             (((u32)(src)<<3) & 0x00000008)
#define START_SRD_BW_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*	 Fields START_MRD_BW	 */
#define START_MRD_BW_WIDTH                                            1
#define START_MRD_BW_SHIFT                                            2
#define START_MRD_BW_MASK                                    0x00000004
#define START_MRD_BW_RD(src)                  (((src) & 0x00000004)>>2)
#define START_MRD_BW_WR(src)             (((u32)(src)<<2) & 0x00000004)
#define START_MRD_BW_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields START_SWR_BW	 */
#define START_SWR_BW_WIDTH                                            1
#define START_SWR_BW_SHIFT                                            1
#define START_SWR_BW_MASK                                    0x00000002
#define START_SWR_BW_RD(src)                  (((src) & 0x00000002)>>1)
#define START_SWR_BW_WR(src)             (((u32)(src)<<1) & 0x00000002)
#define START_SWR_BW_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields START_MWR_BW	 */
#define START_MWR_BW_WIDTH                                            1
#define START_MWR_BW_SHIFT                                            0
#define START_MWR_BW_MASK                                    0x00000001
#define START_MWR_BW_RD(src)                     (((src) & 0x00000001))
#define START_MWR_BW_WR(src)                (((u32)(src)) & 0x00000001)
#define START_MWR_BW_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register CFG_BW_MSTR_STOP_CNT	*/ 
/*	 Fields MSTR_STOP_RD_CNT	 */
#define MSTR_STOP_RD_CNT_WIDTH                                       16
#define MSTR_STOP_RD_CNT_SHIFT                                       16
#define MSTR_STOP_RD_CNT_MASK                                0xffff0000
#define MSTR_STOP_RD_CNT_RD(src)             (((src) & 0xffff0000)>>16)
#define MSTR_STOP_RD_CNT_WR(src)        (((u32)(src)<<16) & 0xffff0000)
#define MSTR_STOP_RD_CNT_SET(dst,src) \
                      (((dst) & ~0xffff0000) | (((u32)(src)<<16) & 0xffff0000))
/*	 Fields MSTR_STOP_WR_CNT	 */
#define MSTR_STOP_WR_CNT_WIDTH                                       16
#define MSTR_STOP_WR_CNT_SHIFT                                        0
#define MSTR_STOP_WR_CNT_MASK                                0x0000ffff
#define MSTR_STOP_WR_CNT_RD(src)                 (((src) & 0x0000ffff))
#define MSTR_STOP_WR_CNT_WR(src)            (((u32)(src)) & 0x0000ffff)
#define MSTR_STOP_WR_CNT_SET(dst,src) \
                          (((dst) & ~0x0000ffff) | (((u32)(src)) & 0x0000ffff))

/*	Register CFG_BW_SLV_STOP_CNT	*/ 
/*	 Fields SLV_STOP_RD_CNT	 */
#define SLV_STOP_RD_CNT_WIDTH                                        16
#define SLV_STOP_RD_CNT_SHIFT                                        16
#define SLV_STOP_RD_CNT_MASK                                 0xffff0000
#define SLV_STOP_RD_CNT_RD(src)              (((src) & 0xffff0000)>>16)
#define SLV_STOP_RD_CNT_WR(src)         (((u32)(src)<<16) & 0xffff0000)
#define SLV_STOP_RD_CNT_SET(dst,src) \
                      (((dst) & ~0xffff0000) | (((u32)(src)<<16) & 0xffff0000))
/*	 Fields SLV_STOP_WR_CNT	 */
#define SLV_STOP_WR_CNT_WIDTH                                        16
#define SLV_STOP_WR_CNT_SHIFT                                         0
#define SLV_STOP_WR_CNT_MASK                                 0x0000ffff
#define SLV_STOP_WR_CNT_RD(src)                  (((src) & 0x0000ffff))
#define SLV_STOP_WR_CNT_WR(src)             (((u32)(src)) & 0x0000ffff)
#define SLV_STOP_WR_CNT_SET(dst,src) \
                          (((dst) & ~0x0000ffff) | (((u32)(src)) & 0x0000ffff))

/*	Register STS_READ_LATENCY_OUTPUT	*/ 
/*	 Fields READ_TOT	 */
#define READ_TOT_WIDTH                                               22
#define READ_TOT_SHIFT                                                0
#define READ_TOT_MASK                                        0x003fffff
#define READ_TOT_RD(src)                         (((src) & 0x003fffff))
#define READ_TOT_SET(dst,src) \
                          (((dst) & ~0x003fffff) | (((u32)(src)) & 0x003fffff))

/*	Register STS_AXI_MRD_BW_CLK_CNT	*/ 
/*	 Fields MSTR_READ_BW_CLK_CNT	 */
#define MSTR_READ_BW_CLK_CNT_WIDTH                                   32
#define MSTR_READ_BW_CLK_CNT_SHIFT                                    0
#define MSTR_READ_BW_CLK_CNT_MASK                            0xffffffff
#define MSTR_READ_BW_CLK_CNT_RD(src)             (((src) & 0xffffffff))
#define MSTR_READ_BW_CLK_CNT_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register STS_AXI_MRD_BW_BYTE_CNT	*/ 
/*	 Fields MSTR_READ_BW_BYTE_CNT	 */
#define MSTR_READ_BW_BYTE_CNT_WIDTH                                  32
#define MSTR_READ_BW_BYTE_CNT_SHIFT                                   0
#define MSTR_READ_BW_BYTE_CNT_MASK                           0xffffffff
#define MSTR_READ_BW_BYTE_CNT_RD(src)            (((src) & 0xffffffff))
#define MSTR_READ_BW_BYTE_CNT_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register STS_AXI_MWR_BW_CLK_CNT	*/ 
/*	 Fields MSTR_WRITE_BW_CLK_CNT	 */
#define MSTR_WRITE_BW_CLK_CNT_WIDTH                                  32
#define MSTR_WRITE_BW_CLK_CNT_SHIFT                                   0
#define MSTR_WRITE_BW_CLK_CNT_MASK                           0xffffffff
#define MSTR_WRITE_BW_CLK_CNT_RD(src)            (((src) & 0xffffffff))
#define MSTR_WRITE_BW_CLK_CNT_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register STS_AXI_MWR_BW_BYTE_CNT	*/ 
/*	 Fields MSTR_WRITE_BW_BYTE_CNT	 */
#define MSTR_WRITE_BW_BYTE_CNT_WIDTH                                 32
#define MSTR_WRITE_BW_BYTE_CNT_SHIFT                                  0
#define MSTR_WRITE_BW_BYTE_CNT_MASK                          0xffffffff
#define MSTR_WRITE_BW_BYTE_CNT_RD(src)           (((src) & 0xffffffff))
#define MSTR_WRITE_BW_BYTE_CNT_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register STS_AXI_SRD_BW_CLK_CNT	*/ 
/*	 Fields SLV_READ_BW_CLK_CNT	 */
#define SLV_READ_BW_CLK_CNT_WIDTH                                    32
#define SLV_READ_BW_CLK_CNT_SHIFT                                     0
#define SLV_READ_BW_CLK_CNT_MASK                             0xffffffff
#define SLV_READ_BW_CLK_CNT_RD(src)              (((src) & 0xffffffff))
#define SLV_READ_BW_CLK_CNT_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register STS_AXI_SRD_BW_BYTE_CNT	*/ 
/*	 Fields SLV_READ_BW_BYTE_CNT	 */
#define SLV_READ_BW_BYTE_CNT_WIDTH                                   32
#define SLV_READ_BW_BYTE_CNT_SHIFT                                    0
#define SLV_READ_BW_BYTE_CNT_MASK                            0xffffffff
#define SLV_READ_BW_BYTE_CNT_RD(src)             (((src) & 0xffffffff))
#define SLV_READ_BW_BYTE_CNT_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register STS_AXI_SWR_BW_CLK_CNT	*/ 
/*	 Fields SLV_WRITE_BW_CLK_CNT	 */
#define SLV_WRITE_BW_CLK_CNT_WIDTH                                   32
#define SLV_WRITE_BW_CLK_CNT_SHIFT                                    0
#define SLV_WRITE_BW_CLK_CNT_MASK                            0xffffffff
#define SLV_WRITE_BW_CLK_CNT_RD(src)             (((src) & 0xffffffff))
#define SLV_WRITE_BW_CLK_CNT_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register STS_AXI_SWR_BW_BYTE_CNT	*/ 
/*	 Fields SLV_WRITE_BW_BYTE_CNT	 */
#define SLV_WRITE_BW_BYTE_CNT_WIDTH                                  32
#define SLV_WRITE_BW_BYTE_CNT_SHIFT                                   0
#define SLV_WRITE_BW_BYTE_CNT_MASK                           0xffffffff
#define SLV_WRITE_BW_BYTE_CNT_RD(src)            (((src) & 0xffffffff))
#define SLV_WRITE_BW_BYTE_CNT_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register CFG_DBG_TRIG_CTRL	*/ 
/*	 Fields TRIG_EN_OUT_CTRL	 */
#define TRIG_EN_OUT_CTRL_WIDTH                                        1
#define TRIG_EN_OUT_CTRL_SHIFT                                        5
#define TRIG_EN_OUT_CTRL_MASK                                0x00000020
#define TRIG_EN_OUT_CTRL_RD(src)              (((src) & 0x00000020)>>5)
#define TRIG_EN_OUT_CTRL_WR(src)         (((u32)(src)<<5) & 0x00000020)
#define TRIG_EN_OUT_CTRL_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*	 Fields TRIG_EN	 */
#define TRIG_EN_WIDTH                                                 1
#define TRIG_EN_SHIFT                                                 4
#define TRIG_EN_MASK                                         0x00000010
#define TRIG_EN_RD(src)                       (((src) & 0x00000010)>>4)
#define TRIG_EN_WR(src)                  (((u32)(src)<<4) & 0x00000010)
#define TRIG_EN_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*	 Fields AND_E	 */
#define AND_E_WIDTH                                                   2
#define AND_E_SHIFT                                                   2
#define AND_E_MASK                                           0x0000000c
#define AND_E_RD(src)                         (((src) & 0x0000000c)>>2)
#define AND_E_WR(src)                    (((u32)(src)<<2) & 0x0000000c)
#define AND_E_SET(dst,src) \
                       (((dst) & ~0x0000000c) | (((u32)(src)<<2) & 0x0000000c))
/*	 Fields OR_E	 */
#define OR_E_WIDTH                                                    2
#define OR_E_SHIFT                                                    0
#define OR_E_MASK                                            0x00000003
#define OR_E_RD(src)                             (((src) & 0x00000003))
#define OR_E_WR(src)                        (((u32)(src)) & 0x00000003)
#define OR_E_SET(dst,src) \
                          (((dst) & ~0x00000003) | (((u32)(src)) & 0x00000003))

/*	Register CFG_DBG_PAT_REG_0	*/ 
/*	 Fields PATTERN	 */
#define PATTERN0_WIDTH                                               32
#define PATTERN0_SHIFT                                                0
#define PATTERN0_MASK                                        0xffffffff
#define PATTERN0_RD(src)                         (((src) & 0xffffffff))
#define PATTERN0_WR(src)                    (((u32)(src)) & 0xffffffff)
#define PATTERN0_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register CFG_DBG_PAT_MASK_REG_0	*/ 
/*	 Fields PAT_MASK	 */
#define PAT_MASK0_WIDTH                                              32
#define PAT_MASK0_SHIFT                                               0
#define PAT_MASK0_MASK                                       0xffffffff
#define PAT_MASK0_RD(src)                        (((src) & 0xffffffff))
#define PAT_MASK0_WR(src)                   (((u32)(src)) & 0xffffffff)
#define PAT_MASK0_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register CFG_DBG_PAT_REG_1	*/ 
/*	 Fields PATTERN	 */
#define PATTERN1_WIDTH                                               32
#define PATTERN1_SHIFT                                                0
#define PATTERN1_MASK                                        0xffffffff
#define PATTERN1_RD(src)                         (((src) & 0xffffffff))
#define PATTERN1_WR(src)                    (((u32)(src)) & 0xffffffff)
#define PATTERN1_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register CFG_DBG_PAT_MASK_REG_1	*/ 
/*	 Fields PAT_MASK	 */
#define PAT_MASK1_WIDTH                                              32
#define PAT_MASK1_SHIFT                                               0
#define PAT_MASK1_MASK                                       0xffffffff
#define PAT_MASK1_RD(src)                        (((src) & 0xffffffff))
#define PAT_MASK1_WR(src)                   (((u32)(src)) & 0xffffffff)
#define PAT_MASK1_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register DBG_TRIG_OUT	*/ 
/*	 Fields DBG_OUT	 */
#define DBG_OUT_WIDTH                                                32
#define DBG_OUT_SHIFT                                                 0
#define DBG_OUT_MASK                                         0xffffffff
#define DBG_OUT_RD(src)                          (((src) & 0xffffffff))
#define DBG_OUT_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register DBG_TRIG_INT	*/ 
/*	 Fields DBG_INT	 */
#define DBG_INT_WIDTH                                                 1
#define DBG_INT_SHIFT                                                 0
#define DBG_INT_MASK                                         0x00000001
#define DBG_INT_RD(src)                          (((src) & 0x00000001))
#define DBG_INT_WR(src)                     (((u32)(src)) & 0x00000001)
#define DBG_INT_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register DBG_TRIG_INTMask	*/
/*    Mask Register Fields DBG_INTMask    */
#define DBG_INTMASK_WIDTH                                             1
#define DBG_INTMASK_SHIFT                                             0
#define DBG_INTMASK_MASK                                     0x00000001
#define DBG_INTMASK_RD(src)                      (((src) & 0x00000001))
#define DBG_INTMASK_WR(src)                 (((u32)(src)) & 0x00000001)
#define DBG_INTMASK_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register INTR_STS	*/ 
/*	 Fields DIAGMOD_INT	 */
#define DIAGMOD_INT_WIDTH                                             1
#define DIAGMOD_INT_SHIFT                                             1
#define DIAGMOD_INT_MASK                                     0x00000002
#define DIAGMOD_INT_RD(src)                   (((src) & 0x00000002)>>1)
#define DIAGMOD_INT_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields ERRMOD_INT	 */
#define ERRMOD_INT_WIDTH                                              1
#define ERRMOD_INT_SHIFT                                              0
#define ERRMOD_INT_MASK                                      0x00000001
#define ERRMOD_INT_RD(src)                       (((src) & 0x00000001))
#define ERRMOD_INT_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register CFG_MEM_ECC_BYPASS	*/ 
/*	 Fields CFG_ECC_BYPASS	 */
#define CFG_ECC_BYPASS_WIDTH                                         16
#define CFG_ECC_BYPASS_SHIFT                                          0
#define CFG_ECC_BYPASS_MASK                                  0x0000ffff
#define CFG_ECC_BYPASS_RD(src)                   (((src) & 0x0000ffff))
#define CFG_ECC_BYPASS_WR(src)              (((u32)(src)) & 0x0000ffff)
#define CFG_ECC_BYPASS_SET(dst,src) \
                          (((dst) & ~0x0000ffff) | (((u32)(src)) & 0x0000ffff))

/*	Register CFG_MEM_PWRDN_DIS	*/ 
/*	 Fields CFG_ECC_PWRDN_DIS	 */
#define CFG_ECC_PWRDN_DIS_WIDTH                                      16
#define CFG_ECC_PWRDN_DIS_SHIFT                                      16
#define CFG_ECC_PWRDN_DIS_MASK                               0xffff0000
#define CFG_ECC_PWRDN_DIS_RD(src)            (((src) & 0xffff0000)>>16)
#define CFG_ECC_PWRDN_DIS_WR(src)       (((u32)(src)<<16) & 0xffff0000)
#define CFG_ECC_PWRDN_DIS_SET(dst,src) \
                      (((dst) & ~0xffff0000) | (((u32)(src)<<16) & 0xffff0000))
/*	 Fields CFG_PWRDN_DIS	 */
#define CFG_PWRDN_DIS_WIDTH                                          16
#define CFG_PWRDN_DIS_SHIFT                                           0
#define CFG_PWRDN_DIS_MASK                                   0x0000ffff
#define CFG_PWRDN_DIS_RD(src)                    (((src) & 0x0000ffff))
#define CFG_PWRDN_DIS_WR(src)               (((u32)(src)) & 0x0000ffff)
#define CFG_PWRDN_DIS_SET(dst,src) \
                          (((dst) & ~0x0000ffff) | (((u32)(src)) & 0x0000ffff))

/*	Register CFG_MEM_RAM_SHUTDOWN	*/ 
/*	 Fields CFG_RAM_SHUTDOWN_EN	 */
#define CFG_RAM_SHUTDOWN_EN_WIDTH                                    32
#define CFG_RAM_SHUTDOWN_EN_SHIFT                                     0
#define CFG_RAM_SHUTDOWN_EN_MASK                             0xffffffff
#define CFG_RAM_SHUTDOWN_EN_RD(src)              (((src) & 0xffffffff))
#define CFG_RAM_SHUTDOWN_EN_WR(src)         (((u32)(src)) & 0xffffffff)
#define CFG_RAM_SHUTDOWN_EN_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register BLOCK_MEM_RDY	*/ 
/*	 Fields MEM_RDY	 */
#define MEM_RDY_WIDTH                                                32
#define MEM_RDY_SHIFT                                                 0
#define MEM_RDY_MASK                                         0xffffffff
#define MEM_RDY_RD(src)                          (((src) & 0xffffffff))
#define MEM_RDY_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register STS_READ_LATENCY_TOT_READ_REQS	*/ 
/*	 Fields TOT_READS	 */
#define TOT_READS_WIDTH                                              16
#define TOT_READS_SHIFT                                              16
#define TOT_READS_MASK                                       0xffff0000
#define TOT_READS_RD(src)                    (((src) & 0xffff0000)>>16)
#define TOT_READS_SET(dst,src) \
                      (((dst) & ~0xffff0000) | (((u32)(src)<<16) & 0xffff0000))

/*	Register CFG_LT_MSTR_STOP_CNT	*/ 
/*	 Fields MSTR_LT_STOP_CNT	 */
#define MSTR_LT_STOP_CNT_WIDTH                                       16
#define MSTR_LT_STOP_CNT_SHIFT                                       16
#define MSTR_LT_STOP_CNT_MASK                                0xffff0000
#define MSTR_LT_STOP_CNT_RD(src)             (((src) & 0xffff0000)>>16)
#define MSTR_LT_STOP_CNT_WR(src)        (((u32)(src)<<16) & 0xffff0000)
#define MSTR_LT_STOP_CNT_SET(dst,src) \
                      (((dst) & ~0xffff0000) | (((u32)(src)<<16) & 0xffff0000))

/*	Register CFG_BW_SRD_TRIG_CAP	*/ 
/*	 Fields CAP_ADD_BWSRD	 */
#define CAP_ADD_BWSRD_WIDTH                                          32
#define CAP_ADD_BWSRD_SHIFT                                           0
#define CAP_ADD_BWSRD_MASK                                   0xffffffff
#define CAP_ADD_BWSRD_RD(src)                    (((src) & 0xffffffff))
#define CAP_ADD_BWSRD_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register CFG_BW_SWR_TRIG_CAP	*/ 
/*	 Fields CAP_ADD_BWSWR	 */
#define CAP_ADD_BWSWR_WIDTH                                          32
#define CAP_ADD_BWSWR_SHIFT                                           0
#define CAP_ADD_BWSWR_MASK                                   0xffffffff
#define CAP_ADD_BWSWR_RD(src)                    (((src) & 0xffffffff))
#define CAP_ADD_BWSWR_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register CFG_BW_MRD_TRIG_CAP	*/ 
/*	 Fields CAP_ADD_BWMRD	 */
#define CAP_ADD_BWMRD_WIDTH                                          32
#define CAP_ADD_BWMRD_SHIFT                                           0
#define CAP_ADD_BWMRD_MASK                                   0xffffffff
#define CAP_ADD_BWMRD_RD(src)                    (((src) & 0xffffffff))
#define CAP_ADD_BWMRD_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register CFG_BW_MWR_TRIG_CAP	*/ 
/*	 Fields CAP_ADD_BWMWR	 */
#define CAP_ADD_BWMWR_WIDTH                                          32
#define CAP_ADD_BWMWR_SHIFT                                           0
#define CAP_ADD_BWMWR_MASK                                   0xffffffff
#define CAP_ADD_BWMWR_RD(src)                    (((src) & 0xffffffff))
#define CAP_ADD_BWMWR_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register CFG_LT_MRD_TRIG_CAP	*/ 
/*	 Fields CAP_ADD_LTMRD	 */
#define CAP_ADD_LTMRD_WIDTH                                          32
#define CAP_ADD_LTMRD_SHIFT                                           0
#define CAP_ADD_LTMRD_MASK                                   0xffffffff
#define CAP_ADD_LTMRD_RD(src)                    (((src) & 0xffffffff))
#define CAP_ADD_LTMRD_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register DBG_BLOCK_AXI	*/ 
/*	 Fields DBG_BUS_BLOCK_AXI	 */
#define DBG_BUS_BLOCK_AXI_WIDTH                                      32
#define DBG_BUS_BLOCK_AXI_SHIFT                                       0
#define DBG_BUS_BLOCK_AXI_MASK                               0xffffffff
#define DBG_BUS_BLOCK_AXI_RD(src)                (((src) & 0xffffffff))
#define DBG_BUS_BLOCK_AXI_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register DBG_BLOCK_NON_AXI	*/ 
/*	 Fields DBG_BUS_BLOCK_NON_AXI	 */
#define DBG_BUS_BLOCK_NON_AXI_WIDTH                                  32
#define DBG_BUS_BLOCK_NON_AXI_SHIFT                                   0
#define DBG_BUS_BLOCK_NON_AXI_MASK                           0xffffffff
#define DBG_BUS_BLOCK_NON_AXI_RD(src)            (((src) & 0xffffffff))
#define DBG_BUS_BLOCK_NON_AXI_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register DBG_AXI_SHIM_OUT	*/ 
/*	 Fields DBG_BUS_SHIM	 */
#define DBG_BUS_SHIM_WIDTH                                           32
#define DBG_BUS_SHIM_SHIFT                                            0
#define DBG_BUS_SHIM_MASK                                    0xffffffff
#define DBG_BUS_SHIM_RD(src)                     (((src) & 0xffffffff))
#define DBG_BUS_SHIM_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Global Base Address	*/ /* Add CLE */
#define CLE_GLBL_ERR_CSR_BASE_ADDR			0x01f24d000ULL

/*    Address GLBL_ERR_CSR  Registers */
#define GLBL_ERR_STS_ADDR                                            0x00000800
#define GLBL_ERR_STS_DEFAULT                                         0x00000000
#define GLBL_SEC_ERRL_ADDR                                           0x00000810
#define GLBL_SEC_ERRL_DEFAULT                                        0x00000000
#define GLBL_SEC_ERRLMASK_ADDR                                       0x00000814
#define GLBL_SEC_ERRH_ADDR                                           0x00000818
#define GLBL_SEC_ERRH_DEFAULT                                        0x00000000
#define GLBL_SEC_ERRHMASK_ADDR                                       0x0000081c
#define GLBL_MSEC_ERRL_ADDR                                          0x00000820
#define GLBL_MSEC_ERRL_DEFAULT                                       0x00000000
#define GLBL_MSEC_ERRLMASK_ADDR                                      0x00000824
#define GLBL_MSEC_ERRH_ADDR                                          0x00000828
#define GLBL_MSEC_ERRH_DEFAULT                                       0x00000000
#define GLBL_MSEC_ERRHMASK_ADDR                                      0x0000082c
#define GLBL_DED_ERRL_ADDR                                           0x00000830
#define GLBL_DED_ERRL_DEFAULT                                        0x00000000
#define GLBL_DED_ERRLMASK_ADDR                                       0x00000834
#define GLBL_DED_ERRH_ADDR                                           0x00000838
#define GLBL_DED_ERRH_DEFAULT                                        0x00000000
#define GLBL_DED_ERRHMASK_ADDR                                       0x0000083c
#define GLBL_MDED_ERRL_ADDR                                          0x00000840
#define GLBL_MDED_ERRL_DEFAULT                                       0x00000000
#define GLBL_MDED_ERRLMASK_ADDR                                      0x00000844
#define GLBL_MDED_ERRH_ADDR                                          0x00000848
#define GLBL_MDED_ERRH_DEFAULT                                       0x00000000
#define GLBL_MDED_ERRHMASK_ADDR                                      0x0000084c
#define GLBL_MERR_ADDR_ADDR                                          0x00000850
#define GLBL_MERR_ADDR_DEFAULT                                       0x00000000
#define GLBL_MERR_REQINFO_ADDR                                       0x00000854
#define GLBL_MERR_REQINFO_DEFAULT                                    0x00000000
#define GLBL_TRANS_ERR_ADDR                                          0x00000860
#define GLBL_TRANS_ERR_DEFAULT                                       0x00000000
#define GLBL_TRANS_ERRMASK_ADDR                                      0x00000864
#define GLBL_WDERR_ADDR_ADDR                                         0x00000870
#define GLBL_WDERR_ADDR_DEFAULT                                      0x00000000
#define GLBL_WDERR_REQINFO_ADDR                                      0x00000874
#define GLBL_WDERR_REQINFO_DEFAULT                                   0x00000000
#define GLBL_DEVERR_ADDR_ADDR                                        0x00000878
#define GLBL_DEVERR_ADDR_DEFAULT                                     0x00000000
#define GLBL_DEVERR_REQINFO_ADDR                                     0x0000087c
#define GLBL_DEVERR_REQINFO_DEFAULT                                  0x00000000
#define GLBL_SEC_ERRL_ALS_ADDR                                       0x00000880
#define GLBL_SEC_ERRL_ALS_DEFAULT                                    0x00000000
#define GLBL_SEC_ERRH_ALS_ADDR                                       0x00000884
#define GLBL_SEC_ERRH_ALS_DEFAULT                                    0x00000000
#define GLBL_DED_ERRL_ALS_ADDR                                       0x00000888
#define GLBL_DED_ERRL_ALS_DEFAULT                                    0x00000000
#define GLBL_DED_ERRH_ALS_ADDR                                       0x0000088c
#define GLBL_DED_ERRH_ALS_DEFAULT                                    0x00000000
#define GLBL_TRANS_ERR_ALS_ADDR                                      0x00000890
#define GLBL_TRANS_ERR_ALS_DEFAULT                                   0x00000000

/*	Register GLBL_ERR_STS	*/ 
/*	 Fields SHIM_ERR	 */
#define SHIM_ERR_WIDTH                                                        1
#define SHIM_ERR_SHIFT                                                        5
#define SHIM_ERR_MASK                                                0x00000020
#define SHIM_ERR_RD(src)                              (((src) & 0x00000020)>>5)
#define SHIM_ERR_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*	 Fields TRANS_ERR	 */
#define TRANS_ERR_WIDTH                                                       1
#define TRANS_ERR_SHIFT                                                       4
#define TRANS_ERR_MASK                                               0x00000010
#define TRANS_ERR_RD(src)                             (((src) & 0x00000010)>>4)
#define TRANS_ERR_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*	 Fields MDED_ERR	 */
#define MDED_ERR_WIDTH                                                        1
#define MDED_ERR_SHIFT                                                        3
#define MDED_ERR_MASK                                                0x00000008
#define MDED_ERR_RD(src)                              (((src) & 0x00000008)>>3)
#define MDED_ERR_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*	 Fields DED_ERR	 */
#define DED_ERR_WIDTH                                                         1
#define DED_ERR_SHIFT                                                         2
#define DED_ERR_MASK                                                 0x00000004
#define DED_ERR_RD(src)                               (((src) & 0x00000004)>>2)
#define DED_ERR_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields MSEC_ERR	 */
#define MSEC_ERR_WIDTH                                                        1
#define MSEC_ERR_SHIFT                                                        1
#define MSEC_ERR_MASK                                                0x00000002
#define MSEC_ERR_RD(src)                              (((src) & 0x00000002)>>1)
#define MSEC_ERR_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields SEC_ERR	 */
#define SEC_ERR_WIDTH                                                         1
#define SEC_ERR_SHIFT                                                         0
#define SEC_ERR_MASK                                                 0x00000001
#define SEC_ERR_RD(src)                                  (((src) & 0x00000001))
#define SEC_ERR_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register GLBL_SEC_ERRL	*/ 
/*	 Fields SEC31	 */
#define SEC31_WIDTH                                                           1
#define SEC31_SHIFT                                                          31
#define SEC31_MASK                                                   0x80000000
#define SEC31_RD(src)                                (((src) & 0x80000000)>>31)
#define SEC31_WR(src)                           (((u32)(src)<<31) & 0x80000000)
#define SEC31_SET(dst,src) \
                      (((dst) & ~0x80000000) | (((u32)(src)<<31) & 0x80000000))
/*	 Fields SEC30	 */
#define SEC30_WIDTH                                                           1
#define SEC30_SHIFT                                                          30
#define SEC30_MASK                                                   0x40000000
#define SEC30_RD(src)                                (((src) & 0x40000000)>>30)
#define SEC30_WR(src)                           (((u32)(src)<<30) & 0x40000000)
#define SEC30_SET(dst,src) \
                      (((dst) & ~0x40000000) | (((u32)(src)<<30) & 0x40000000))
/*	 Fields SEC29	 */
#define SEC29_WIDTH                                                           1
#define SEC29_SHIFT                                                          29
#define SEC29_MASK                                                   0x20000000
#define SEC29_RD(src)                                (((src) & 0x20000000)>>29)
#define SEC29_WR(src)                           (((u32)(src)<<29) & 0x20000000)
#define SEC29_SET(dst,src) \
                      (((dst) & ~0x20000000) | (((u32)(src)<<29) & 0x20000000))
/*	 Fields SEC28	 */
#define SEC28_WIDTH                                                           1
#define SEC28_SHIFT                                                          28
#define SEC28_MASK                                                   0x10000000
#define SEC28_RD(src)                                (((src) & 0x10000000)>>28)
#define SEC28_WR(src)                           (((u32)(src)<<28) & 0x10000000)
#define SEC28_SET(dst,src) \
                      (((dst) & ~0x10000000) | (((u32)(src)<<28) & 0x10000000))
/*	 Fields SEC27	 */
#define SEC27_WIDTH                                                           1
#define SEC27_SHIFT                                                          27
#define SEC27_MASK                                                   0x08000000
#define SEC27_RD(src)                                (((src) & 0x08000000)>>27)
#define SEC27_WR(src)                           (((u32)(src)<<27) & 0x08000000)
#define SEC27_SET(dst,src) \
                      (((dst) & ~0x08000000) | (((u32)(src)<<27) & 0x08000000))
/*	 Fields SEC26	 */
#define SEC26_WIDTH                                                           1
#define SEC26_SHIFT                                                          26
#define SEC26_MASK                                                   0x04000000
#define SEC26_RD(src)                                (((src) & 0x04000000)>>26)
#define SEC26_WR(src)                           (((u32)(src)<<26) & 0x04000000)
#define SEC26_SET(dst,src) \
                      (((dst) & ~0x04000000) | (((u32)(src)<<26) & 0x04000000))
/*	 Fields SEC25	 */
#define SEC25_WIDTH                                                           1
#define SEC25_SHIFT                                                          25
#define SEC25_MASK                                                   0x02000000
#define SEC25_RD(src)                                (((src) & 0x02000000)>>25)
#define SEC25_WR(src)                           (((u32)(src)<<25) & 0x02000000)
#define SEC25_SET(dst,src) \
                      (((dst) & ~0x02000000) | (((u32)(src)<<25) & 0x02000000))
/*	 Fields SEC24	 */
#define SEC24_WIDTH                                                           1
#define SEC24_SHIFT                                                          24
#define SEC24_MASK                                                   0x01000000
#define SEC24_RD(src)                                (((src) & 0x01000000)>>24)
#define SEC24_WR(src)                           (((u32)(src)<<24) & 0x01000000)
#define SEC24_SET(dst,src) \
                      (((dst) & ~0x01000000) | (((u32)(src)<<24) & 0x01000000))
/*	 Fields SEC23	 */
#define SEC23_WIDTH                                                           1
#define SEC23_SHIFT                                                          23
#define SEC23_MASK                                                   0x00800000
#define SEC23_RD(src)                                (((src) & 0x00800000)>>23)
#define SEC23_WR(src)                           (((u32)(src)<<23) & 0x00800000)
#define SEC23_SET(dst,src) \
                      (((dst) & ~0x00800000) | (((u32)(src)<<23) & 0x00800000))
/*	 Fields SEC22	 */
#define SEC22_WIDTH                                                           1
#define SEC22_SHIFT                                                          22
#define SEC22_MASK                                                   0x00400000
#define SEC22_RD(src)                                (((src) & 0x00400000)>>22)
#define SEC22_WR(src)                           (((u32)(src)<<22) & 0x00400000)
#define SEC22_SET(dst,src) \
                      (((dst) & ~0x00400000) | (((u32)(src)<<22) & 0x00400000))
/*	 Fields SEC21	 */
#define SEC21_WIDTH                                                           1
#define SEC21_SHIFT                                                          21
#define SEC21_MASK                                                   0x00200000
#define SEC21_RD(src)                                (((src) & 0x00200000)>>21)
#define SEC21_WR(src)                           (((u32)(src)<<21) & 0x00200000)
#define SEC21_SET(dst,src) \
                      (((dst) & ~0x00200000) | (((u32)(src)<<21) & 0x00200000))
/*	 Fields SEC20	 */
#define SEC20_WIDTH                                                           1
#define SEC20_SHIFT                                                          20
#define SEC20_MASK                                                   0x00100000
#define SEC20_RD(src)                                (((src) & 0x00100000)>>20)
#define SEC20_WR(src)                           (((u32)(src)<<20) & 0x00100000)
#define SEC20_SET(dst,src) \
                      (((dst) & ~0x00100000) | (((u32)(src)<<20) & 0x00100000))
/*	 Fields SEC19	 */
#define SEC19_WIDTH                                                           1
#define SEC19_SHIFT                                                          19
#define SEC19_MASK                                                   0x00080000
#define SEC19_RD(src)                                (((src) & 0x00080000)>>19)
#define SEC19_WR(src)                           (((u32)(src)<<19) & 0x00080000)
#define SEC19_SET(dst,src) \
                      (((dst) & ~0x00080000) | (((u32)(src)<<19) & 0x00080000))
/*	 Fields SEC18	 */
#define SEC18_WIDTH                                                           1
#define SEC18_SHIFT                                                          18
#define SEC18_MASK                                                   0x00040000
#define SEC18_RD(src)                                (((src) & 0x00040000)>>18)
#define SEC18_WR(src)                           (((u32)(src)<<18) & 0x00040000)
#define SEC18_SET(dst,src) \
                      (((dst) & ~0x00040000) | (((u32)(src)<<18) & 0x00040000))
/*	 Fields SEC17	 */
#define SEC17_WIDTH                                                           1
#define SEC17_SHIFT                                                          17
#define SEC17_MASK                                                   0x00020000
#define SEC17_RD(src)                                (((src) & 0x00020000)>>17)
#define SEC17_WR(src)                           (((u32)(src)<<17) & 0x00020000)
#define SEC17_SET(dst,src) \
                      (((dst) & ~0x00020000) | (((u32)(src)<<17) & 0x00020000))
/*	 Fields SEC16	 */
#define SEC16_WIDTH                                                           1
#define SEC16_SHIFT                                                          16
#define SEC16_MASK                                                   0x00010000
#define SEC16_RD(src)                                (((src) & 0x00010000)>>16)
#define SEC16_WR(src)                           (((u32)(src)<<16) & 0x00010000)
#define SEC16_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*	 Fields SEC15	 */
#define SEC15_WIDTH                                                           1
#define SEC15_SHIFT                                                          15
#define SEC15_MASK                                                   0x00008000
#define SEC15_RD(src)                                (((src) & 0x00008000)>>15)
#define SEC15_WR(src)                           (((u32)(src)<<15) & 0x00008000)
#define SEC15_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*	 Fields SEC14	 */
#define SEC14_WIDTH                                                           1
#define SEC14_SHIFT                                                          14
#define SEC14_MASK                                                   0x00004000
#define SEC14_RD(src)                                (((src) & 0x00004000)>>14)
#define SEC14_WR(src)                           (((u32)(src)<<14) & 0x00004000)
#define SEC14_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*	 Fields SEC13	 */
#define SEC13_WIDTH                                                           1
#define SEC13_SHIFT                                                          13
#define SEC13_MASK                                                   0x00002000
#define SEC13_RD(src)                                (((src) & 0x00002000)>>13)
#define SEC13_WR(src)                           (((u32)(src)<<13) & 0x00002000)
#define SEC13_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*	 Fields SEC12	 */
#define SEC12_WIDTH                                                           1
#define SEC12_SHIFT                                                          12
#define SEC12_MASK                                                   0x00001000
#define SEC12_RD(src)                                (((src) & 0x00001000)>>12)
#define SEC12_WR(src)                           (((u32)(src)<<12) & 0x00001000)
#define SEC12_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*	 Fields SEC11	 */
#define SEC11_WIDTH                                                           1
#define SEC11_SHIFT                                                          11
#define SEC11_MASK                                                   0x00000800
#define SEC11_RD(src)                                (((src) & 0x00000800)>>11)
#define SEC11_WR(src)                           (((u32)(src)<<11) & 0x00000800)
#define SEC11_SET(dst,src) \
                      (((dst) & ~0x00000800) | (((u32)(src)<<11) & 0x00000800))
/*	 Fields SEC10	 */
#define SEC10_WIDTH                                                           1
#define SEC10_SHIFT                                                          10
#define SEC10_MASK                                                   0x00000400
#define SEC10_RD(src)                                (((src) & 0x00000400)>>10)
#define SEC10_WR(src)                           (((u32)(src)<<10) & 0x00000400)
#define SEC10_SET(dst,src) \
                      (((dst) & ~0x00000400) | (((u32)(src)<<10) & 0x00000400))
/*	 Fields SEC9	 */
#define SEC9_WIDTH                                                            1
#define SEC9_SHIFT                                                            9
#define SEC9_MASK                                                    0x00000200
#define SEC9_RD(src)                                  (((src) & 0x00000200)>>9)
#define SEC9_WR(src)                             (((u32)(src)<<9) & 0x00000200)
#define SEC9_SET(dst,src) \
                       (((dst) & ~0x00000200) | (((u32)(src)<<9) & 0x00000200))
/*	 Fields SEC8	 */
#define SEC8_WIDTH                                                            1
#define SEC8_SHIFT                                                            8
#define SEC8_MASK                                                    0x00000100
#define SEC8_RD(src)                                  (((src) & 0x00000100)>>8)
#define SEC8_WR(src)                             (((u32)(src)<<8) & 0x00000100)
#define SEC8_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields SEC7	 */
#define SEC7_WIDTH                                                            1
#define SEC7_SHIFT                                                            7
#define SEC7_MASK                                                    0x00000080
#define SEC7_RD(src)                                  (((src) & 0x00000080)>>7)
#define SEC7_WR(src)                             (((u32)(src)<<7) & 0x00000080)
#define SEC7_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*	 Fields SEC6	 */
#define SEC6_WIDTH                                                            1
#define SEC6_SHIFT                                                            6
#define SEC6_MASK                                                    0x00000040
#define SEC6_RD(src)                                  (((src) & 0x00000040)>>6)
#define SEC6_WR(src)                             (((u32)(src)<<6) & 0x00000040)
#define SEC6_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*	 Fields SEC5	 */
#define SEC5_WIDTH                                                            1
#define SEC5_SHIFT                                                            5
#define SEC5_MASK                                                    0x00000020
#define SEC5_RD(src)                                  (((src) & 0x00000020)>>5)
#define SEC5_WR(src)                             (((u32)(src)<<5) & 0x00000020)
#define SEC5_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*	 Fields SEC4	 */
#define SEC4_WIDTH                                                            1
#define SEC4_SHIFT                                                            4
#define SEC4_MASK                                                    0x00000010
#define SEC4_RD(src)                                  (((src) & 0x00000010)>>4)
#define SEC4_WR(src)                             (((u32)(src)<<4) & 0x00000010)
#define SEC4_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*	 Fields SEC3	 */
#define SEC3_WIDTH                                                            1
#define SEC3_SHIFT                                                            3
#define SEC3_MASK                                                    0x00000008
#define SEC3_RD(src)                                  (((src) & 0x00000008)>>3)
#define SEC3_WR(src)                             (((u32)(src)<<3) & 0x00000008)
#define SEC3_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*	 Fields SEC2	 */
#define SEC2_WIDTH                                                            1
#define SEC2_SHIFT                                                            2
#define SEC2_MASK                                                    0x00000004
#define SEC2_RD(src)                                  (((src) & 0x00000004)>>2)
#define SEC2_WR(src)                             (((u32)(src)<<2) & 0x00000004)
#define SEC2_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields SEC1	 */
#define SEC1_WIDTH                                                            1
#define SEC1_SHIFT                                                            1
#define SEC1_MASK                                                    0x00000002
#define SEC1_RD(src)                                  (((src) & 0x00000002)>>1)
#define SEC1_WR(src)                             (((u32)(src)<<1) & 0x00000002)
#define SEC1_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields SEC0	 */
#define SEC0_WIDTH                                                            1
#define SEC0_SHIFT                                                            0
#define SEC0_MASK                                                    0x00000001
#define SEC0_RD(src)                                     (((src) & 0x00000001))
#define SEC0_WR(src)                                (((u32)(src)) & 0x00000001)
#define SEC0_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register GLBL_SEC_ERRLMask	*/
/*    Mask Register Fields SEC31Mask    */
#define SEC31MASK_WIDTH                                                       1
#define SEC31MASK_SHIFT                                                      31
#define SEC31MASK_MASK                                               0x80000000
#define SEC31MASK_RD(src)                            (((src) & 0x80000000)>>31)
#define SEC31MASK_WR(src)                       (((u32)(src)<<31) & 0x80000000)
#define SEC31MASK_SET(dst,src) \
                      (((dst) & ~0x80000000) | (((u32)(src)<<31) & 0x80000000))
/*    Mask Register Fields SEC30Mask    */
#define SEC30MASK_WIDTH                                                       1
#define SEC30MASK_SHIFT                                                      30
#define SEC30MASK_MASK                                               0x40000000
#define SEC30MASK_RD(src)                            (((src) & 0x40000000)>>30)
#define SEC30MASK_WR(src)                       (((u32)(src)<<30) & 0x40000000)
#define SEC30MASK_SET(dst,src) \
                      (((dst) & ~0x40000000) | (((u32)(src)<<30) & 0x40000000))
/*    Mask Register Fields SEC29Mask    */
#define SEC29MASK_WIDTH                                                       1
#define SEC29MASK_SHIFT                                                      29
#define SEC29MASK_MASK                                               0x20000000
#define SEC29MASK_RD(src)                            (((src) & 0x20000000)>>29)
#define SEC29MASK_WR(src)                       (((u32)(src)<<29) & 0x20000000)
#define SEC29MASK_SET(dst,src) \
                      (((dst) & ~0x20000000) | (((u32)(src)<<29) & 0x20000000))
/*    Mask Register Fields SEC28Mask    */
#define SEC28MASK_WIDTH                                                       1
#define SEC28MASK_SHIFT                                                      28
#define SEC28MASK_MASK                                               0x10000000
#define SEC28MASK_RD(src)                            (((src) & 0x10000000)>>28)
#define SEC28MASK_WR(src)                       (((u32)(src)<<28) & 0x10000000)
#define SEC28MASK_SET(dst,src) \
                      (((dst) & ~0x10000000) | (((u32)(src)<<28) & 0x10000000))
/*    Mask Register Fields SEC27Mask    */
#define SEC27MASK_WIDTH                                                       1
#define SEC27MASK_SHIFT                                                      27
#define SEC27MASK_MASK                                               0x08000000
#define SEC27MASK_RD(src)                            (((src) & 0x08000000)>>27)
#define SEC27MASK_WR(src)                       (((u32)(src)<<27) & 0x08000000)
#define SEC27MASK_SET(dst,src) \
                      (((dst) & ~0x08000000) | (((u32)(src)<<27) & 0x08000000))
/*    Mask Register Fields SEC26Mask    */
#define SEC26MASK_WIDTH                                                       1
#define SEC26MASK_SHIFT                                                      26
#define SEC26MASK_MASK                                               0x04000000
#define SEC26MASK_RD(src)                            (((src) & 0x04000000)>>26)
#define SEC26MASK_WR(src)                       (((u32)(src)<<26) & 0x04000000)
#define SEC26MASK_SET(dst,src) \
                      (((dst) & ~0x04000000) | (((u32)(src)<<26) & 0x04000000))
/*    Mask Register Fields SEC25Mask    */
#define SEC25MASK_WIDTH                                                       1
#define SEC25MASK_SHIFT                                                      25
#define SEC25MASK_MASK                                               0x02000000
#define SEC25MASK_RD(src)                            (((src) & 0x02000000)>>25)
#define SEC25MASK_WR(src)                       (((u32)(src)<<25) & 0x02000000)
#define SEC25MASK_SET(dst,src) \
                      (((dst) & ~0x02000000) | (((u32)(src)<<25) & 0x02000000))
/*    Mask Register Fields SEC24Mask    */
#define SEC24MASK_WIDTH                                                       1
#define SEC24MASK_SHIFT                                                      24
#define SEC24MASK_MASK                                               0x01000000
#define SEC24MASK_RD(src)                            (((src) & 0x01000000)>>24)
#define SEC24MASK_WR(src)                       (((u32)(src)<<24) & 0x01000000)
#define SEC24MASK_SET(dst,src) \
                      (((dst) & ~0x01000000) | (((u32)(src)<<24) & 0x01000000))
/*    Mask Register Fields SEC23Mask    */
#define SEC23MASK_WIDTH                                                       1
#define SEC23MASK_SHIFT                                                      23
#define SEC23MASK_MASK                                               0x00800000
#define SEC23MASK_RD(src)                            (((src) & 0x00800000)>>23)
#define SEC23MASK_WR(src)                       (((u32)(src)<<23) & 0x00800000)
#define SEC23MASK_SET(dst,src) \
                      (((dst) & ~0x00800000) | (((u32)(src)<<23) & 0x00800000))
/*    Mask Register Fields SEC22Mask    */
#define SEC22MASK_WIDTH                                                       1
#define SEC22MASK_SHIFT                                                      22
#define SEC22MASK_MASK                                               0x00400000
#define SEC22MASK_RD(src)                            (((src) & 0x00400000)>>22)
#define SEC22MASK_WR(src)                       (((u32)(src)<<22) & 0x00400000)
#define SEC22MASK_SET(dst,src) \
                      (((dst) & ~0x00400000) | (((u32)(src)<<22) & 0x00400000))
/*    Mask Register Fields SEC21Mask    */
#define SEC21MASK_WIDTH                                                       1
#define SEC21MASK_SHIFT                                                      21
#define SEC21MASK_MASK                                               0x00200000
#define SEC21MASK_RD(src)                            (((src) & 0x00200000)>>21)
#define SEC21MASK_WR(src)                       (((u32)(src)<<21) & 0x00200000)
#define SEC21MASK_SET(dst,src) \
                      (((dst) & ~0x00200000) | (((u32)(src)<<21) & 0x00200000))
/*    Mask Register Fields SEC20Mask    */
#define SEC20MASK_WIDTH                                                       1
#define SEC20MASK_SHIFT                                                      20
#define SEC20MASK_MASK                                               0x00100000
#define SEC20MASK_RD(src)                            (((src) & 0x00100000)>>20)
#define SEC20MASK_WR(src)                       (((u32)(src)<<20) & 0x00100000)
#define SEC20MASK_SET(dst,src) \
                      (((dst) & ~0x00100000) | (((u32)(src)<<20) & 0x00100000))
/*    Mask Register Fields SEC19Mask    */
#define SEC19MASK_WIDTH                                                       1
#define SEC19MASK_SHIFT                                                      19
#define SEC19MASK_MASK                                               0x00080000
#define SEC19MASK_RD(src)                            (((src) & 0x00080000)>>19)
#define SEC19MASK_WR(src)                       (((u32)(src)<<19) & 0x00080000)
#define SEC19MASK_SET(dst,src) \
                      (((dst) & ~0x00080000) | (((u32)(src)<<19) & 0x00080000))
/*    Mask Register Fields SEC18Mask    */
#define SEC18MASK_WIDTH                                                       1
#define SEC18MASK_SHIFT                                                      18
#define SEC18MASK_MASK                                               0x00040000
#define SEC18MASK_RD(src)                            (((src) & 0x00040000)>>18)
#define SEC18MASK_WR(src)                       (((u32)(src)<<18) & 0x00040000)
#define SEC18MASK_SET(dst,src) \
                      (((dst) & ~0x00040000) | (((u32)(src)<<18) & 0x00040000))
/*    Mask Register Fields SEC17Mask    */
#define SEC17MASK_WIDTH                                                       1
#define SEC17MASK_SHIFT                                                      17
#define SEC17MASK_MASK                                               0x00020000
#define SEC17MASK_RD(src)                            (((src) & 0x00020000)>>17)
#define SEC17MASK_WR(src)                       (((u32)(src)<<17) & 0x00020000)
#define SEC17MASK_SET(dst,src) \
                      (((dst) & ~0x00020000) | (((u32)(src)<<17) & 0x00020000))
/*    Mask Register Fields SEC16Mask    */
#define SEC16MASK_WIDTH                                                       1
#define SEC16MASK_SHIFT                                                      16
#define SEC16MASK_MASK                                               0x00010000
#define SEC16MASK_RD(src)                            (((src) & 0x00010000)>>16)
#define SEC16MASK_WR(src)                       (((u32)(src)<<16) & 0x00010000)
#define SEC16MASK_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*    Mask Register Fields SEC15Mask    */
#define SEC15MASK_WIDTH                                                       1
#define SEC15MASK_SHIFT                                                      15
#define SEC15MASK_MASK                                               0x00008000
#define SEC15MASK_RD(src)                            (((src) & 0x00008000)>>15)
#define SEC15MASK_WR(src)                       (((u32)(src)<<15) & 0x00008000)
#define SEC15MASK_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*    Mask Register Fields SEC14Mask    */
#define SEC14MASK_WIDTH                                                       1
#define SEC14MASK_SHIFT                                                      14
#define SEC14MASK_MASK                                               0x00004000
#define SEC14MASK_RD(src)                            (((src) & 0x00004000)>>14)
#define SEC14MASK_WR(src)                       (((u32)(src)<<14) & 0x00004000)
#define SEC14MASK_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*    Mask Register Fields SEC13Mask    */
#define SEC13MASK_WIDTH                                                       1
#define SEC13MASK_SHIFT                                                      13
#define SEC13MASK_MASK                                               0x00002000
#define SEC13MASK_RD(src)                            (((src) & 0x00002000)>>13)
#define SEC13MASK_WR(src)                       (((u32)(src)<<13) & 0x00002000)
#define SEC13MASK_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*    Mask Register Fields SEC12Mask    */
#define SEC12MASK_WIDTH                                                       1
#define SEC12MASK_SHIFT                                                      12
#define SEC12MASK_MASK                                               0x00001000
#define SEC12MASK_RD(src)                            (((src) & 0x00001000)>>12)
#define SEC12MASK_WR(src)                       (((u32)(src)<<12) & 0x00001000)
#define SEC12MASK_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*    Mask Register Fields SEC11Mask    */
#define SEC11MASK_WIDTH                                                       1
#define SEC11MASK_SHIFT                                                      11
#define SEC11MASK_MASK                                               0x00000800
#define SEC11MASK_RD(src)                            (((src) & 0x00000800)>>11)
#define SEC11MASK_WR(src)                       (((u32)(src)<<11) & 0x00000800)
#define SEC11MASK_SET(dst,src) \
                      (((dst) & ~0x00000800) | (((u32)(src)<<11) & 0x00000800))
/*    Mask Register Fields SEC10Mask    */
#define SEC10MASK_WIDTH                                                       1
#define SEC10MASK_SHIFT                                                      10
#define SEC10MASK_MASK                                               0x00000400
#define SEC10MASK_RD(src)                            (((src) & 0x00000400)>>10)
#define SEC10MASK_WR(src)                       (((u32)(src)<<10) & 0x00000400)
#define SEC10MASK_SET(dst,src) \
                      (((dst) & ~0x00000400) | (((u32)(src)<<10) & 0x00000400))
/*    Mask Register Fields SEC9Mask    */
#define SEC9MASK_WIDTH                                                        1
#define SEC9MASK_SHIFT                                                        9
#define SEC9MASK_MASK                                                0x00000200
#define SEC9MASK_RD(src)                              (((src) & 0x00000200)>>9)
#define SEC9MASK_WR(src)                         (((u32)(src)<<9) & 0x00000200)
#define SEC9MASK_SET(dst,src) \
                       (((dst) & ~0x00000200) | (((u32)(src)<<9) & 0x00000200))
/*    Mask Register Fields SEC8Mask    */
#define SEC8MASK_WIDTH                                                        1
#define SEC8MASK_SHIFT                                                        8
#define SEC8MASK_MASK                                                0x00000100
#define SEC8MASK_RD(src)                              (((src) & 0x00000100)>>8)
#define SEC8MASK_WR(src)                         (((u32)(src)<<8) & 0x00000100)
#define SEC8MASK_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*    Mask Register Fields SEC7Mask    */
#define SEC7MASK_WIDTH                                                        1
#define SEC7MASK_SHIFT                                                        7
#define SEC7MASK_MASK                                                0x00000080
#define SEC7MASK_RD(src)                              (((src) & 0x00000080)>>7)
#define SEC7MASK_WR(src)                         (((u32)(src)<<7) & 0x00000080)
#define SEC7MASK_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*    Mask Register Fields SEC6Mask    */
#define SEC6MASK_WIDTH                                                        1
#define SEC6MASK_SHIFT                                                        6
#define SEC6MASK_MASK                                                0x00000040
#define SEC6MASK_RD(src)                              (((src) & 0x00000040)>>6)
#define SEC6MASK_WR(src)                         (((u32)(src)<<6) & 0x00000040)
#define SEC6MASK_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*    Mask Register Fields SEC5Mask    */
#define SEC5MASK_WIDTH                                                        1
#define SEC5MASK_SHIFT                                                        5
#define SEC5MASK_MASK                                                0x00000020
#define SEC5MASK_RD(src)                              (((src) & 0x00000020)>>5)
#define SEC5MASK_WR(src)                         (((u32)(src)<<5) & 0x00000020)
#define SEC5MASK_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*    Mask Register Fields SEC4Mask    */
#define SEC4MASK_WIDTH                                                        1
#define SEC4MASK_SHIFT                                                        4
#define SEC4MASK_MASK                                                0x00000010
#define SEC4MASK_RD(src)                              (((src) & 0x00000010)>>4)
#define SEC4MASK_WR(src)                         (((u32)(src)<<4) & 0x00000010)
#define SEC4MASK_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*    Mask Register Fields SEC3Mask    */
#define SEC3MASK_WIDTH                                                        1
#define SEC3MASK_SHIFT                                                        3
#define SEC3MASK_MASK                                                0x00000008
#define SEC3MASK_RD(src)                              (((src) & 0x00000008)>>3)
#define SEC3MASK_WR(src)                         (((u32)(src)<<3) & 0x00000008)
#define SEC3MASK_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*    Mask Register Fields SEC2Mask    */
#define SEC2MASK_WIDTH                                                        1
#define SEC2MASK_SHIFT                                                        2
#define SEC2MASK_MASK                                                0x00000004
#define SEC2MASK_RD(src)                              (((src) & 0x00000004)>>2)
#define SEC2MASK_WR(src)                         (((u32)(src)<<2) & 0x00000004)
#define SEC2MASK_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*    Mask Register Fields SEC1Mask    */
#define SEC1MASK_WIDTH                                                        1
#define SEC1MASK_SHIFT                                                        1
#define SEC1MASK_MASK                                                0x00000002
#define SEC1MASK_RD(src)                              (((src) & 0x00000002)>>1)
#define SEC1MASK_WR(src)                         (((u32)(src)<<1) & 0x00000002)
#define SEC1MASK_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*    Mask Register Fields SEC0Mask    */
#define SEC0MASK_WIDTH                                                        1
#define SEC0MASK_SHIFT                                                        0
#define SEC0MASK_MASK                                                0x00000001
#define SEC0MASK_RD(src)                                 (((src) & 0x00000001))
#define SEC0MASK_WR(src)                            (((u32)(src)) & 0x00000001)
#define SEC0MASK_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register GLBL_SEC_ERRH	*/ 
/*	 Fields SEC31	 */
#define SEC31_F1_WIDTH                                                        1
#define SEC31_F1_SHIFT                                                       31
#define SEC31_F1_MASK                                                0x80000000
#define SEC31_F1_RD(src)                             (((src) & 0x80000000)>>31)
#define SEC31_F1_WR(src)                        (((u32)(src)<<31) & 0x80000000)
#define SEC31_F1_SET(dst,src) \
                      (((dst) & ~0x80000000) | (((u32)(src)<<31) & 0x80000000))
/*	 Fields SEC30	 */
#define SEC30_F1_WIDTH                                                        1
#define SEC30_F1_SHIFT                                                       30
#define SEC30_F1_MASK                                                0x40000000
#define SEC30_F1_RD(src)                             (((src) & 0x40000000)>>30)
#define SEC30_F1_WR(src)                        (((u32)(src)<<30) & 0x40000000)
#define SEC30_F1_SET(dst,src) \
                      (((dst) & ~0x40000000) | (((u32)(src)<<30) & 0x40000000))
/*	 Fields SEC29	 */
#define SEC29_F1_WIDTH                                                        1
#define SEC29_F1_SHIFT                                                       29
#define SEC29_F1_MASK                                                0x20000000
#define SEC29_F1_RD(src)                             (((src) & 0x20000000)>>29)
#define SEC29_F1_WR(src)                        (((u32)(src)<<29) & 0x20000000)
#define SEC29_F1_SET(dst,src) \
                      (((dst) & ~0x20000000) | (((u32)(src)<<29) & 0x20000000))
/*	 Fields SEC28	 */
#define SEC28_F1_WIDTH                                                        1
#define SEC28_F1_SHIFT                                                       28
#define SEC28_F1_MASK                                                0x10000000
#define SEC28_F1_RD(src)                             (((src) & 0x10000000)>>28)
#define SEC28_F1_WR(src)                        (((u32)(src)<<28) & 0x10000000)
#define SEC28_F1_SET(dst,src) \
                      (((dst) & ~0x10000000) | (((u32)(src)<<28) & 0x10000000))
/*	 Fields SEC27	 */
#define SEC27_F1_WIDTH                                                        1
#define SEC27_F1_SHIFT                                                       27
#define SEC27_F1_MASK                                                0x08000000
#define SEC27_F1_RD(src)                             (((src) & 0x08000000)>>27)
#define SEC27_F1_WR(src)                        (((u32)(src)<<27) & 0x08000000)
#define SEC27_F1_SET(dst,src) \
                      (((dst) & ~0x08000000) | (((u32)(src)<<27) & 0x08000000))
/*	 Fields SEC26	 */
#define SEC26_F1_WIDTH                                                        1
#define SEC26_F1_SHIFT                                                       26
#define SEC26_F1_MASK                                                0x04000000
#define SEC26_F1_RD(src)                             (((src) & 0x04000000)>>26)
#define SEC26_F1_WR(src)                        (((u32)(src)<<26) & 0x04000000)
#define SEC26_F1_SET(dst,src) \
                      (((dst) & ~0x04000000) | (((u32)(src)<<26) & 0x04000000))
/*	 Fields SEC25	 */
#define SEC25_F1_WIDTH                                                        1
#define SEC25_F1_SHIFT                                                       25
#define SEC25_F1_MASK                                                0x02000000
#define SEC25_F1_RD(src)                             (((src) & 0x02000000)>>25)
#define SEC25_F1_WR(src)                        (((u32)(src)<<25) & 0x02000000)
#define SEC25_F1_SET(dst,src) \
                      (((dst) & ~0x02000000) | (((u32)(src)<<25) & 0x02000000))
/*	 Fields SEC24	 */
#define SEC24_F1_WIDTH                                                        1
#define SEC24_F1_SHIFT                                                       24
#define SEC24_F1_MASK                                                0x01000000
#define SEC24_F1_RD(src)                             (((src) & 0x01000000)>>24)
#define SEC24_F1_WR(src)                        (((u32)(src)<<24) & 0x01000000)
#define SEC24_F1_SET(dst,src) \
                      (((dst) & ~0x01000000) | (((u32)(src)<<24) & 0x01000000))
/*	 Fields SEC23	 */
#define SEC23_F1_WIDTH                                                        1
#define SEC23_F1_SHIFT                                                       23
#define SEC23_F1_MASK                                                0x00800000
#define SEC23_F1_RD(src)                             (((src) & 0x00800000)>>23)
#define SEC23_F1_WR(src)                        (((u32)(src)<<23) & 0x00800000)
#define SEC23_F1_SET(dst,src) \
                      (((dst) & ~0x00800000) | (((u32)(src)<<23) & 0x00800000))
/*	 Fields SEC22	 */
#define SEC22_F1_WIDTH                                                        1
#define SEC22_F1_SHIFT                                                       22
#define SEC22_F1_MASK                                                0x00400000
#define SEC22_F1_RD(src)                             (((src) & 0x00400000)>>22)
#define SEC22_F1_WR(src)                        (((u32)(src)<<22) & 0x00400000)
#define SEC22_F1_SET(dst,src) \
                      (((dst) & ~0x00400000) | (((u32)(src)<<22) & 0x00400000))
/*	 Fields SEC21	 */
#define SEC21_F1_WIDTH                                                        1
#define SEC21_F1_SHIFT                                                       21
#define SEC21_F1_MASK                                                0x00200000
#define SEC21_F1_RD(src)                             (((src) & 0x00200000)>>21)
#define SEC21_F1_WR(src)                        (((u32)(src)<<21) & 0x00200000)
#define SEC21_F1_SET(dst,src) \
                      (((dst) & ~0x00200000) | (((u32)(src)<<21) & 0x00200000))
/*	 Fields SEC20	 */
#define SEC20_F1_WIDTH                                                        1
#define SEC20_F1_SHIFT                                                       20
#define SEC20_F1_MASK                                                0x00100000
#define SEC20_F1_RD(src)                             (((src) & 0x00100000)>>20)
#define SEC20_F1_WR(src)                        (((u32)(src)<<20) & 0x00100000)
#define SEC20_F1_SET(dst,src) \
                      (((dst) & ~0x00100000) | (((u32)(src)<<20) & 0x00100000))
/*	 Fields SEC19	 */
#define SEC19_F1_WIDTH                                                        1
#define SEC19_F1_SHIFT                                                       19
#define SEC19_F1_MASK                                                0x00080000
#define SEC19_F1_RD(src)                             (((src) & 0x00080000)>>19)
#define SEC19_F1_WR(src)                        (((u32)(src)<<19) & 0x00080000)
#define SEC19_F1_SET(dst,src) \
                      (((dst) & ~0x00080000) | (((u32)(src)<<19) & 0x00080000))
/*	 Fields SEC18	 */
#define SEC18_F1_WIDTH                                                        1
#define SEC18_F1_SHIFT                                                       18
#define SEC18_F1_MASK                                                0x00040000
#define SEC18_F1_RD(src)                             (((src) & 0x00040000)>>18)
#define SEC18_F1_WR(src)                        (((u32)(src)<<18) & 0x00040000)
#define SEC18_F1_SET(dst,src) \
                      (((dst) & ~0x00040000) | (((u32)(src)<<18) & 0x00040000))
/*	 Fields SEC17	 */
#define SEC17_F1_WIDTH                                                        1
#define SEC17_F1_SHIFT                                                       17
#define SEC17_F1_MASK                                                0x00020000
#define SEC17_F1_RD(src)                             (((src) & 0x00020000)>>17)
#define SEC17_F1_WR(src)                        (((u32)(src)<<17) & 0x00020000)
#define SEC17_F1_SET(dst,src) \
                      (((dst) & ~0x00020000) | (((u32)(src)<<17) & 0x00020000))
/*	 Fields SEC16	 */
#define SEC16_F1_WIDTH                                                        1
#define SEC16_F1_SHIFT                                                       16
#define SEC16_F1_MASK                                                0x00010000
#define SEC16_F1_RD(src)                             (((src) & 0x00010000)>>16)
#define SEC16_F1_WR(src)                        (((u32)(src)<<16) & 0x00010000)
#define SEC16_F1_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*	 Fields SEC15	 */
#define SEC15_F1_WIDTH                                                        1
#define SEC15_F1_SHIFT                                                       15
#define SEC15_F1_MASK                                                0x00008000
#define SEC15_F1_RD(src)                             (((src) & 0x00008000)>>15)
#define SEC15_F1_WR(src)                        (((u32)(src)<<15) & 0x00008000)
#define SEC15_F1_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*	 Fields SEC14	 */
#define SEC14_F1_WIDTH                                                        1
#define SEC14_F1_SHIFT                                                       14
#define SEC14_F1_MASK                                                0x00004000
#define SEC14_F1_RD(src)                             (((src) & 0x00004000)>>14)
#define SEC14_F1_WR(src)                        (((u32)(src)<<14) & 0x00004000)
#define SEC14_F1_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*	 Fields SEC13	 */
#define SEC13_F1_WIDTH                                                        1
#define SEC13_F1_SHIFT                                                       13
#define SEC13_F1_MASK                                                0x00002000
#define SEC13_F1_RD(src)                             (((src) & 0x00002000)>>13)
#define SEC13_F1_WR(src)                        (((u32)(src)<<13) & 0x00002000)
#define SEC13_F1_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*	 Fields SEC12	 */
#define SEC12_F1_WIDTH                                                        1
#define SEC12_F1_SHIFT                                                       12
#define SEC12_F1_MASK                                                0x00001000
#define SEC12_F1_RD(src)                             (((src) & 0x00001000)>>12)
#define SEC12_F1_WR(src)                        (((u32)(src)<<12) & 0x00001000)
#define SEC12_F1_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*	 Fields SEC11	 */
#define SEC11_F1_WIDTH                                                        1
#define SEC11_F1_SHIFT                                                       11
#define SEC11_F1_MASK                                                0x00000800
#define SEC11_F1_RD(src)                             (((src) & 0x00000800)>>11)
#define SEC11_F1_WR(src)                        (((u32)(src)<<11) & 0x00000800)
#define SEC11_F1_SET(dst,src) \
                      (((dst) & ~0x00000800) | (((u32)(src)<<11) & 0x00000800))
/*	 Fields SEC10	 */
#define SEC10_F1_WIDTH                                                        1
#define SEC10_F1_SHIFT                                                       10
#define SEC10_F1_MASK                                                0x00000400
#define SEC10_F1_RD(src)                             (((src) & 0x00000400)>>10)
#define SEC10_F1_WR(src)                        (((u32)(src)<<10) & 0x00000400)
#define SEC10_F1_SET(dst,src) \
                      (((dst) & ~0x00000400) | (((u32)(src)<<10) & 0x00000400))
/*	 Fields SEC9	 */
#define SEC9_F1_WIDTH                                                         1
#define SEC9_F1_SHIFT                                                         9
#define SEC9_F1_MASK                                                 0x00000200
#define SEC9_F1_RD(src)                               (((src) & 0x00000200)>>9)
#define SEC9_F1_WR(src)                          (((u32)(src)<<9) & 0x00000200)
#define SEC9_F1_SET(dst,src) \
                       (((dst) & ~0x00000200) | (((u32)(src)<<9) & 0x00000200))
/*	 Fields SEC8	 */
#define SEC8_F1_WIDTH                                                         1
#define SEC8_F1_SHIFT                                                         8
#define SEC8_F1_MASK                                                 0x00000100
#define SEC8_F1_RD(src)                               (((src) & 0x00000100)>>8)
#define SEC8_F1_WR(src)                          (((u32)(src)<<8) & 0x00000100)
#define SEC8_F1_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields SEC7	 */
#define SEC7_F1_WIDTH                                                         1
#define SEC7_F1_SHIFT                                                         7
#define SEC7_F1_MASK                                                 0x00000080
#define SEC7_F1_RD(src)                               (((src) & 0x00000080)>>7)
#define SEC7_F1_WR(src)                          (((u32)(src)<<7) & 0x00000080)
#define SEC7_F1_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*	 Fields SEC6	 */
#define SEC6_F1_WIDTH                                                         1
#define SEC6_F1_SHIFT                                                         6
#define SEC6_F1_MASK                                                 0x00000040
#define SEC6_F1_RD(src)                               (((src) & 0x00000040)>>6)
#define SEC6_F1_WR(src)                          (((u32)(src)<<6) & 0x00000040)
#define SEC6_F1_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*	 Fields SEC5	 */
#define SEC5_F1_WIDTH                                                         1
#define SEC5_F1_SHIFT                                                         5
#define SEC5_F1_MASK                                                 0x00000020
#define SEC5_F1_RD(src)                               (((src) & 0x00000020)>>5)
#define SEC5_F1_WR(src)                          (((u32)(src)<<5) & 0x00000020)
#define SEC5_F1_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*	 Fields SEC4	 */
#define SEC4_F1_WIDTH                                                         1
#define SEC4_F1_SHIFT                                                         4
#define SEC4_F1_MASK                                                 0x00000010
#define SEC4_F1_RD(src)                               (((src) & 0x00000010)>>4)
#define SEC4_F1_WR(src)                          (((u32)(src)<<4) & 0x00000010)
#define SEC4_F1_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*	 Fields SEC3	 */
#define SEC3_F1_WIDTH                                                         1
#define SEC3_F1_SHIFT                                                         3
#define SEC3_F1_MASK                                                 0x00000008
#define SEC3_F1_RD(src)                               (((src) & 0x00000008)>>3)
#define SEC3_F1_WR(src)                          (((u32)(src)<<3) & 0x00000008)
#define SEC3_F1_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*	 Fields SEC2	 */
#define SEC2_F1_WIDTH                                                         1
#define SEC2_F1_SHIFT                                                         2
#define SEC2_F1_MASK                                                 0x00000004
#define SEC2_F1_RD(src)                               (((src) & 0x00000004)>>2)
#define SEC2_F1_WR(src)                          (((u32)(src)<<2) & 0x00000004)
#define SEC2_F1_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields SEC1	 */
#define SEC1_F1_WIDTH                                                         1
#define SEC1_F1_SHIFT                                                         1
#define SEC1_F1_MASK                                                 0x00000002
#define SEC1_F1_RD(src)                               (((src) & 0x00000002)>>1)
#define SEC1_F1_WR(src)                          (((u32)(src)<<1) & 0x00000002)
#define SEC1_F1_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields SEC0	 */
#define SEC0_F1_WIDTH                                                         1
#define SEC0_F1_SHIFT                                                         0
#define SEC0_F1_MASK                                                 0x00000001
#define SEC0_F1_RD(src)                                  (((src) & 0x00000001))
#define SEC0_F1_WR(src)                             (((u32)(src)) & 0x00000001)
#define SEC0_F1_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register GLBL_SEC_ERRHMask	*/
/*    Mask Register Fields SEC31Mask    */
#define SEC31MASK_F1_WIDTH                                                    1
#define SEC31MASK_F1_SHIFT                                                   31
#define SEC31MASK_F1_MASK                                            0x80000000
#define SEC31MASK_F1_RD(src)                         (((src) & 0x80000000)>>31)
#define SEC31MASK_F1_WR(src)                    (((u32)(src)<<31) & 0x80000000)
#define SEC31MASK_F1_SET(dst,src) \
                      (((dst) & ~0x80000000) | (((u32)(src)<<31) & 0x80000000))
/*    Mask Register Fields SEC30Mask    */
#define SEC30MASK_F1_WIDTH                                                    1
#define SEC30MASK_F1_SHIFT                                                   30
#define SEC30MASK_F1_MASK                                            0x40000000
#define SEC30MASK_F1_RD(src)                         (((src) & 0x40000000)>>30)
#define SEC30MASK_F1_WR(src)                    (((u32)(src)<<30) & 0x40000000)
#define SEC30MASK_F1_SET(dst,src) \
                      (((dst) & ~0x40000000) | (((u32)(src)<<30) & 0x40000000))
/*    Mask Register Fields SEC29Mask    */
#define SEC29MASK_F1_WIDTH                                                    1
#define SEC29MASK_F1_SHIFT                                                   29
#define SEC29MASK_F1_MASK                                            0x20000000
#define SEC29MASK_F1_RD(src)                         (((src) & 0x20000000)>>29)
#define SEC29MASK_F1_WR(src)                    (((u32)(src)<<29) & 0x20000000)
#define SEC29MASK_F1_SET(dst,src) \
                      (((dst) & ~0x20000000) | (((u32)(src)<<29) & 0x20000000))
/*    Mask Register Fields SEC28Mask    */
#define SEC28MASK_F1_WIDTH                                                    1
#define SEC28MASK_F1_SHIFT                                                   28
#define SEC28MASK_F1_MASK                                            0x10000000
#define SEC28MASK_F1_RD(src)                         (((src) & 0x10000000)>>28)
#define SEC28MASK_F1_WR(src)                    (((u32)(src)<<28) & 0x10000000)
#define SEC28MASK_F1_SET(dst,src) \
                      (((dst) & ~0x10000000) | (((u32)(src)<<28) & 0x10000000))
/*    Mask Register Fields SEC27Mask    */
#define SEC27MASK_F1_WIDTH                                                    1
#define SEC27MASK_F1_SHIFT                                                   27
#define SEC27MASK_F1_MASK                                            0x08000000
#define SEC27MASK_F1_RD(src)                         (((src) & 0x08000000)>>27)
#define SEC27MASK_F1_WR(src)                    (((u32)(src)<<27) & 0x08000000)
#define SEC27MASK_F1_SET(dst,src) \
                      (((dst) & ~0x08000000) | (((u32)(src)<<27) & 0x08000000))
/*    Mask Register Fields SEC26Mask    */
#define SEC26MASK_F1_WIDTH                                                    1
#define SEC26MASK_F1_SHIFT                                                   26
#define SEC26MASK_F1_MASK                                            0x04000000
#define SEC26MASK_F1_RD(src)                         (((src) & 0x04000000)>>26)
#define SEC26MASK_F1_WR(src)                    (((u32)(src)<<26) & 0x04000000)
#define SEC26MASK_F1_SET(dst,src) \
                      (((dst) & ~0x04000000) | (((u32)(src)<<26) & 0x04000000))
/*    Mask Register Fields SEC25Mask    */
#define SEC25MASK_F1_WIDTH                                                    1
#define SEC25MASK_F1_SHIFT                                                   25
#define SEC25MASK_F1_MASK                                            0x02000000
#define SEC25MASK_F1_RD(src)                         (((src) & 0x02000000)>>25)
#define SEC25MASK_F1_WR(src)                    (((u32)(src)<<25) & 0x02000000)
#define SEC25MASK_F1_SET(dst,src) \
                      (((dst) & ~0x02000000) | (((u32)(src)<<25) & 0x02000000))
/*    Mask Register Fields SEC24Mask    */
#define SEC24MASK_F1_WIDTH                                                    1
#define SEC24MASK_F1_SHIFT                                                   24
#define SEC24MASK_F1_MASK                                            0x01000000
#define SEC24MASK_F1_RD(src)                         (((src) & 0x01000000)>>24)
#define SEC24MASK_F1_WR(src)                    (((u32)(src)<<24) & 0x01000000)
#define SEC24MASK_F1_SET(dst,src) \
                      (((dst) & ~0x01000000) | (((u32)(src)<<24) & 0x01000000))
/*    Mask Register Fields SEC23Mask    */
#define SEC23MASK_F1_WIDTH                                                    1
#define SEC23MASK_F1_SHIFT                                                   23
#define SEC23MASK_F1_MASK                                            0x00800000
#define SEC23MASK_F1_RD(src)                         (((src) & 0x00800000)>>23)
#define SEC23MASK_F1_WR(src)                    (((u32)(src)<<23) & 0x00800000)
#define SEC23MASK_F1_SET(dst,src) \
                      (((dst) & ~0x00800000) | (((u32)(src)<<23) & 0x00800000))
/*    Mask Register Fields SEC22Mask    */
#define SEC22MASK_F1_WIDTH                                                    1
#define SEC22MASK_F1_SHIFT                                                   22
#define SEC22MASK_F1_MASK                                            0x00400000
#define SEC22MASK_F1_RD(src)                         (((src) & 0x00400000)>>22)
#define SEC22MASK_F1_WR(src)                    (((u32)(src)<<22) & 0x00400000)
#define SEC22MASK_F1_SET(dst,src) \
                      (((dst) & ~0x00400000) | (((u32)(src)<<22) & 0x00400000))
/*    Mask Register Fields SEC21Mask    */
#define SEC21MASK_F1_WIDTH                                                    1
#define SEC21MASK_F1_SHIFT                                                   21
#define SEC21MASK_F1_MASK                                            0x00200000
#define SEC21MASK_F1_RD(src)                         (((src) & 0x00200000)>>21)
#define SEC21MASK_F1_WR(src)                    (((u32)(src)<<21) & 0x00200000)
#define SEC21MASK_F1_SET(dst,src) \
                      (((dst) & ~0x00200000) | (((u32)(src)<<21) & 0x00200000))
/*    Mask Register Fields SEC20Mask    */
#define SEC20MASK_F1_WIDTH                                                    1
#define SEC20MASK_F1_SHIFT                                                   20
#define SEC20MASK_F1_MASK                                            0x00100000
#define SEC20MASK_F1_RD(src)                         (((src) & 0x00100000)>>20)
#define SEC20MASK_F1_WR(src)                    (((u32)(src)<<20) & 0x00100000)
#define SEC20MASK_F1_SET(dst,src) \
                      (((dst) & ~0x00100000) | (((u32)(src)<<20) & 0x00100000))
/*    Mask Register Fields SEC19Mask    */
#define SEC19MASK_F1_WIDTH                                                    1
#define SEC19MASK_F1_SHIFT                                                   19
#define SEC19MASK_F1_MASK                                            0x00080000
#define SEC19MASK_F1_RD(src)                         (((src) & 0x00080000)>>19)
#define SEC19MASK_F1_WR(src)                    (((u32)(src)<<19) & 0x00080000)
#define SEC19MASK_F1_SET(dst,src) \
                      (((dst) & ~0x00080000) | (((u32)(src)<<19) & 0x00080000))
/*    Mask Register Fields SEC18Mask    */
#define SEC18MASK_F1_WIDTH                                                    1
#define SEC18MASK_F1_SHIFT                                                   18
#define SEC18MASK_F1_MASK                                            0x00040000
#define SEC18MASK_F1_RD(src)                         (((src) & 0x00040000)>>18)
#define SEC18MASK_F1_WR(src)                    (((u32)(src)<<18) & 0x00040000)
#define SEC18MASK_F1_SET(dst,src) \
                      (((dst) & ~0x00040000) | (((u32)(src)<<18) & 0x00040000))
/*    Mask Register Fields SEC17Mask    */
#define SEC17MASK_F1_WIDTH                                                    1
#define SEC17MASK_F1_SHIFT                                                   17
#define SEC17MASK_F1_MASK                                            0x00020000
#define SEC17MASK_F1_RD(src)                         (((src) & 0x00020000)>>17)
#define SEC17MASK_F1_WR(src)                    (((u32)(src)<<17) & 0x00020000)
#define SEC17MASK_F1_SET(dst,src) \
                      (((dst) & ~0x00020000) | (((u32)(src)<<17) & 0x00020000))
/*    Mask Register Fields SEC16Mask    */
#define SEC16MASK_F1_WIDTH                                                    1
#define SEC16MASK_F1_SHIFT                                                   16
#define SEC16MASK_F1_MASK                                            0x00010000
#define SEC16MASK_F1_RD(src)                         (((src) & 0x00010000)>>16)
#define SEC16MASK_F1_WR(src)                    (((u32)(src)<<16) & 0x00010000)
#define SEC16MASK_F1_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*    Mask Register Fields SEC15Mask    */
#define SEC15MASK_F1_WIDTH                                                    1
#define SEC15MASK_F1_SHIFT                                                   15
#define SEC15MASK_F1_MASK                                            0x00008000
#define SEC15MASK_F1_RD(src)                         (((src) & 0x00008000)>>15)
#define SEC15MASK_F1_WR(src)                    (((u32)(src)<<15) & 0x00008000)
#define SEC15MASK_F1_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*    Mask Register Fields SEC14Mask    */
#define SEC14MASK_F1_WIDTH                                                    1
#define SEC14MASK_F1_SHIFT                                                   14
#define SEC14MASK_F1_MASK                                            0x00004000
#define SEC14MASK_F1_RD(src)                         (((src) & 0x00004000)>>14)
#define SEC14MASK_F1_WR(src)                    (((u32)(src)<<14) & 0x00004000)
#define SEC14MASK_F1_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*    Mask Register Fields SEC13Mask    */
#define SEC13MASK_F1_WIDTH                                                    1
#define SEC13MASK_F1_SHIFT                                                   13
#define SEC13MASK_F1_MASK                                            0x00002000
#define SEC13MASK_F1_RD(src)                         (((src) & 0x00002000)>>13)
#define SEC13MASK_F1_WR(src)                    (((u32)(src)<<13) & 0x00002000)
#define SEC13MASK_F1_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*    Mask Register Fields SEC12Mask    */
#define SEC12MASK_F1_WIDTH                                                    1
#define SEC12MASK_F1_SHIFT                                                   12
#define SEC12MASK_F1_MASK                                            0x00001000
#define SEC12MASK_F1_RD(src)                         (((src) & 0x00001000)>>12)
#define SEC12MASK_F1_WR(src)                    (((u32)(src)<<12) & 0x00001000)
#define SEC12MASK_F1_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*    Mask Register Fields SEC11Mask    */
#define SEC11MASK_F1_WIDTH                                                    1
#define SEC11MASK_F1_SHIFT                                                   11
#define SEC11MASK_F1_MASK                                            0x00000800
#define SEC11MASK_F1_RD(src)                         (((src) & 0x00000800)>>11)
#define SEC11MASK_F1_WR(src)                    (((u32)(src)<<11) & 0x00000800)
#define SEC11MASK_F1_SET(dst,src) \
                      (((dst) & ~0x00000800) | (((u32)(src)<<11) & 0x00000800))
/*    Mask Register Fields SEC10Mask    */
#define SEC10MASK_F1_WIDTH                                                    1
#define SEC10MASK_F1_SHIFT                                                   10
#define SEC10MASK_F1_MASK                                            0x00000400
#define SEC10MASK_F1_RD(src)                         (((src) & 0x00000400)>>10)
#define SEC10MASK_F1_WR(src)                    (((u32)(src)<<10) & 0x00000400)
#define SEC10MASK_F1_SET(dst,src) \
                      (((dst) & ~0x00000400) | (((u32)(src)<<10) & 0x00000400))
/*    Mask Register Fields SEC9Mask    */
#define SEC9MASK_F1_WIDTH                                                     1
#define SEC9MASK_F1_SHIFT                                                     9
#define SEC9MASK_F1_MASK                                             0x00000200
#define SEC9MASK_F1_RD(src)                           (((src) & 0x00000200)>>9)
#define SEC9MASK_F1_WR(src)                      (((u32)(src)<<9) & 0x00000200)
#define SEC9MASK_F1_SET(dst,src) \
                       (((dst) & ~0x00000200) | (((u32)(src)<<9) & 0x00000200))
/*    Mask Register Fields SEC8Mask    */
#define SEC8MASK_F1_WIDTH                                                     1
#define SEC8MASK_F1_SHIFT                                                     8
#define SEC8MASK_F1_MASK                                             0x00000100
#define SEC8MASK_F1_RD(src)                           (((src) & 0x00000100)>>8)
#define SEC8MASK_F1_WR(src)                      (((u32)(src)<<8) & 0x00000100)
#define SEC8MASK_F1_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*    Mask Register Fields SEC7Mask    */
#define SEC7MASK_F1_WIDTH                                                     1
#define SEC7MASK_F1_SHIFT                                                     7
#define SEC7MASK_F1_MASK                                             0x00000080
#define SEC7MASK_F1_RD(src)                           (((src) & 0x00000080)>>7)
#define SEC7MASK_F1_WR(src)                      (((u32)(src)<<7) & 0x00000080)
#define SEC7MASK_F1_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*    Mask Register Fields SEC6Mask    */
#define SEC6MASK_F1_WIDTH                                                     1
#define SEC6MASK_F1_SHIFT                                                     6
#define SEC6MASK_F1_MASK                                             0x00000040
#define SEC6MASK_F1_RD(src)                           (((src) & 0x00000040)>>6)
#define SEC6MASK_F1_WR(src)                      (((u32)(src)<<6) & 0x00000040)
#define SEC6MASK_F1_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*    Mask Register Fields SEC5Mask    */
#define SEC5MASK_F1_WIDTH                                                     1
#define SEC5MASK_F1_SHIFT                                                     5
#define SEC5MASK_F1_MASK                                             0x00000020
#define SEC5MASK_F1_RD(src)                           (((src) & 0x00000020)>>5)
#define SEC5MASK_F1_WR(src)                      (((u32)(src)<<5) & 0x00000020)
#define SEC5MASK_F1_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*    Mask Register Fields SEC4Mask    */
#define SEC4MASK_F1_WIDTH                                                     1
#define SEC4MASK_F1_SHIFT                                                     4
#define SEC4MASK_F1_MASK                                             0x00000010
#define SEC4MASK_F1_RD(src)                           (((src) & 0x00000010)>>4)
#define SEC4MASK_F1_WR(src)                      (((u32)(src)<<4) & 0x00000010)
#define SEC4MASK_F1_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*    Mask Register Fields SEC3Mask    */
#define SEC3MASK_F1_WIDTH                                                     1
#define SEC3MASK_F1_SHIFT                                                     3
#define SEC3MASK_F1_MASK                                             0x00000008
#define SEC3MASK_F1_RD(src)                           (((src) & 0x00000008)>>3)
#define SEC3MASK_F1_WR(src)                      (((u32)(src)<<3) & 0x00000008)
#define SEC3MASK_F1_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*    Mask Register Fields SEC2Mask    */
#define SEC2MASK_F1_WIDTH                                                     1
#define SEC2MASK_F1_SHIFT                                                     2
#define SEC2MASK_F1_MASK                                             0x00000004
#define SEC2MASK_F1_RD(src)                           (((src) & 0x00000004)>>2)
#define SEC2MASK_F1_WR(src)                      (((u32)(src)<<2) & 0x00000004)
#define SEC2MASK_F1_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*    Mask Register Fields SEC1Mask    */
#define SEC1MASK_F1_WIDTH                                                     1
#define SEC1MASK_F1_SHIFT                                                     1
#define SEC1MASK_F1_MASK                                             0x00000002
#define SEC1MASK_F1_RD(src)                           (((src) & 0x00000002)>>1)
#define SEC1MASK_F1_WR(src)                      (((u32)(src)<<1) & 0x00000002)
#define SEC1MASK_F1_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*    Mask Register Fields SEC0Mask    */
#define SEC0MASK_F1_WIDTH                                                     1
#define SEC0MASK_F1_SHIFT                                                     0
#define SEC0MASK_F1_MASK                                             0x00000001
#define SEC0MASK_F1_RD(src)                              (((src) & 0x00000001))
#define SEC0MASK_F1_WR(src)                         (((u32)(src)) & 0x00000001)
#define SEC0MASK_F1_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register GLBL_MSEC_ERRL	*/ 
/*	 Fields MSEC31	 */
#define MSEC31_WIDTH                                                          1
#define MSEC31_SHIFT                                                         31
#define MSEC31_MASK                                                  0x80000000
#define MSEC31_RD(src)                               (((src) & 0x80000000)>>31)
#define MSEC31_WR(src)                          (((u32)(src)<<31) & 0x80000000)
#define MSEC31_SET(dst,src) \
                      (((dst) & ~0x80000000) | (((u32)(src)<<31) & 0x80000000))
/*	 Fields MSEC30	 */
#define MSEC30_WIDTH                                                          1
#define MSEC30_SHIFT                                                         30
#define MSEC30_MASK                                                  0x40000000
#define MSEC30_RD(src)                               (((src) & 0x40000000)>>30)
#define MSEC30_WR(src)                          (((u32)(src)<<30) & 0x40000000)
#define MSEC30_SET(dst,src) \
                      (((dst) & ~0x40000000) | (((u32)(src)<<30) & 0x40000000))
/*	 Fields MSEC29	 */
#define MSEC29_WIDTH                                                          1
#define MSEC29_SHIFT                                                         29
#define MSEC29_MASK                                                  0x20000000
#define MSEC29_RD(src)                               (((src) & 0x20000000)>>29)
#define MSEC29_WR(src)                          (((u32)(src)<<29) & 0x20000000)
#define MSEC29_SET(dst,src) \
                      (((dst) & ~0x20000000) | (((u32)(src)<<29) & 0x20000000))
/*	 Fields MSEC28	 */
#define MSEC28_WIDTH                                                          1
#define MSEC28_SHIFT                                                         28
#define MSEC28_MASK                                                  0x10000000
#define MSEC28_RD(src)                               (((src) & 0x10000000)>>28)
#define MSEC28_WR(src)                          (((u32)(src)<<28) & 0x10000000)
#define MSEC28_SET(dst,src) \
                      (((dst) & ~0x10000000) | (((u32)(src)<<28) & 0x10000000))
/*	 Fields MSEC27	 */
#define MSEC27_WIDTH                                                          1
#define MSEC27_SHIFT                                                         27
#define MSEC27_MASK                                                  0x08000000
#define MSEC27_RD(src)                               (((src) & 0x08000000)>>27)
#define MSEC27_WR(src)                          (((u32)(src)<<27) & 0x08000000)
#define MSEC27_SET(dst,src) \
                      (((dst) & ~0x08000000) | (((u32)(src)<<27) & 0x08000000))
/*	 Fields MSEC26	 */
#define MSEC26_WIDTH                                                          1
#define MSEC26_SHIFT                                                         26
#define MSEC26_MASK                                                  0x04000000
#define MSEC26_RD(src)                               (((src) & 0x04000000)>>26)
#define MSEC26_WR(src)                          (((u32)(src)<<26) & 0x04000000)
#define MSEC26_SET(dst,src) \
                      (((dst) & ~0x04000000) | (((u32)(src)<<26) & 0x04000000))
/*	 Fields MSEC25	 */
#define MSEC25_WIDTH                                                          1
#define MSEC25_SHIFT                                                         25
#define MSEC25_MASK                                                  0x02000000
#define MSEC25_RD(src)                               (((src) & 0x02000000)>>25)
#define MSEC25_WR(src)                          (((u32)(src)<<25) & 0x02000000)
#define MSEC25_SET(dst,src) \
                      (((dst) & ~0x02000000) | (((u32)(src)<<25) & 0x02000000))
/*	 Fields MSEC24	 */
#define MSEC24_WIDTH                                                          1
#define MSEC24_SHIFT                                                         24
#define MSEC24_MASK                                                  0x01000000
#define MSEC24_RD(src)                               (((src) & 0x01000000)>>24)
#define MSEC24_WR(src)                          (((u32)(src)<<24) & 0x01000000)
#define MSEC24_SET(dst,src) \
                      (((dst) & ~0x01000000) | (((u32)(src)<<24) & 0x01000000))
/*	 Fields MSEC23	 */
#define MSEC23_WIDTH                                                          1
#define MSEC23_SHIFT                                                         23
#define MSEC23_MASK                                                  0x00800000
#define MSEC23_RD(src)                               (((src) & 0x00800000)>>23)
#define MSEC23_WR(src)                          (((u32)(src)<<23) & 0x00800000)
#define MSEC23_SET(dst,src) \
                      (((dst) & ~0x00800000) | (((u32)(src)<<23) & 0x00800000))
/*	 Fields MSEC22	 */
#define MSEC22_WIDTH                                                          1
#define MSEC22_SHIFT                                                         22
#define MSEC22_MASK                                                  0x00400000
#define MSEC22_RD(src)                               (((src) & 0x00400000)>>22)
#define MSEC22_WR(src)                          (((u32)(src)<<22) & 0x00400000)
#define MSEC22_SET(dst,src) \
                      (((dst) & ~0x00400000) | (((u32)(src)<<22) & 0x00400000))
/*	 Fields MSEC21	 */
#define MSEC21_WIDTH                                                          1
#define MSEC21_SHIFT                                                         21
#define MSEC21_MASK                                                  0x00200000
#define MSEC21_RD(src)                               (((src) & 0x00200000)>>21)
#define MSEC21_WR(src)                          (((u32)(src)<<21) & 0x00200000)
#define MSEC21_SET(dst,src) \
                      (((dst) & ~0x00200000) | (((u32)(src)<<21) & 0x00200000))
/*	 Fields MSEC20	 */
#define MSEC20_WIDTH                                                          1
#define MSEC20_SHIFT                                                         20
#define MSEC20_MASK                                                  0x00100000
#define MSEC20_RD(src)                               (((src) & 0x00100000)>>20)
#define MSEC20_WR(src)                          (((u32)(src)<<20) & 0x00100000)
#define MSEC20_SET(dst,src) \
                      (((dst) & ~0x00100000) | (((u32)(src)<<20) & 0x00100000))
/*	 Fields MSEC19	 */
#define MSEC19_WIDTH                                                          1
#define MSEC19_SHIFT                                                         19
#define MSEC19_MASK                                                  0x00080000
#define MSEC19_RD(src)                               (((src) & 0x00080000)>>19)
#define MSEC19_WR(src)                          (((u32)(src)<<19) & 0x00080000)
#define MSEC19_SET(dst,src) \
                      (((dst) & ~0x00080000) | (((u32)(src)<<19) & 0x00080000))
/*	 Fields MSEC18	 */
#define MSEC18_WIDTH                                                          1
#define MSEC18_SHIFT                                                         18
#define MSEC18_MASK                                                  0x00040000
#define MSEC18_RD(src)                               (((src) & 0x00040000)>>18)
#define MSEC18_WR(src)                          (((u32)(src)<<18) & 0x00040000)
#define MSEC18_SET(dst,src) \
                      (((dst) & ~0x00040000) | (((u32)(src)<<18) & 0x00040000))
/*	 Fields MSEC17	 */
#define MSEC17_WIDTH                                                          1
#define MSEC17_SHIFT                                                         17
#define MSEC17_MASK                                                  0x00020000
#define MSEC17_RD(src)                               (((src) & 0x00020000)>>17)
#define MSEC17_WR(src)                          (((u32)(src)<<17) & 0x00020000)
#define MSEC17_SET(dst,src) \
                      (((dst) & ~0x00020000) | (((u32)(src)<<17) & 0x00020000))
/*	 Fields MSEC16	 */
#define MSEC16_WIDTH                                                          1
#define MSEC16_SHIFT                                                         16
#define MSEC16_MASK                                                  0x00010000
#define MSEC16_RD(src)                               (((src) & 0x00010000)>>16)
#define MSEC16_WR(src)                          (((u32)(src)<<16) & 0x00010000)
#define MSEC16_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*	 Fields MSEC15	 */
#define MSEC15_WIDTH                                                          1
#define MSEC15_SHIFT                                                         15
#define MSEC15_MASK                                                  0x00008000
#define MSEC15_RD(src)                               (((src) & 0x00008000)>>15)
#define MSEC15_WR(src)                          (((u32)(src)<<15) & 0x00008000)
#define MSEC15_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*	 Fields MSEC14	 */
#define MSEC14_WIDTH                                                          1
#define MSEC14_SHIFT                                                         14
#define MSEC14_MASK                                                  0x00004000
#define MSEC14_RD(src)                               (((src) & 0x00004000)>>14)
#define MSEC14_WR(src)                          (((u32)(src)<<14) & 0x00004000)
#define MSEC14_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*	 Fields MSEC13	 */
#define MSEC13_WIDTH                                                          1
#define MSEC13_SHIFT                                                         13
#define MSEC13_MASK                                                  0x00002000
#define MSEC13_RD(src)                               (((src) & 0x00002000)>>13)
#define MSEC13_WR(src)                          (((u32)(src)<<13) & 0x00002000)
#define MSEC13_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*	 Fields MSEC12	 */
#define MSEC12_WIDTH                                                          1
#define MSEC12_SHIFT                                                         12
#define MSEC12_MASK                                                  0x00001000
#define MSEC12_RD(src)                               (((src) & 0x00001000)>>12)
#define MSEC12_WR(src)                          (((u32)(src)<<12) & 0x00001000)
#define MSEC12_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*	 Fields MSEC11	 */
#define MSEC11_WIDTH                                                          1
#define MSEC11_SHIFT                                                         11
#define MSEC11_MASK                                                  0x00000800
#define MSEC11_RD(src)                               (((src) & 0x00000800)>>11)
#define MSEC11_WR(src)                          (((u32)(src)<<11) & 0x00000800)
#define MSEC11_SET(dst,src) \
                      (((dst) & ~0x00000800) | (((u32)(src)<<11) & 0x00000800))
/*	 Fields MSEC10	 */
#define MSEC10_WIDTH                                                          1
#define MSEC10_SHIFT                                                         10
#define MSEC10_MASK                                                  0x00000400
#define MSEC10_RD(src)                               (((src) & 0x00000400)>>10)
#define MSEC10_WR(src)                          (((u32)(src)<<10) & 0x00000400)
#define MSEC10_SET(dst,src) \
                      (((dst) & ~0x00000400) | (((u32)(src)<<10) & 0x00000400))
/*	 Fields MSEC9	 */
#define MSEC9_WIDTH                                                           1
#define MSEC9_SHIFT                                                           9
#define MSEC9_MASK                                                   0x00000200
#define MSEC9_RD(src)                                 (((src) & 0x00000200)>>9)
#define MSEC9_WR(src)                            (((u32)(src)<<9) & 0x00000200)
#define MSEC9_SET(dst,src) \
                       (((dst) & ~0x00000200) | (((u32)(src)<<9) & 0x00000200))
/*	 Fields MSEC8	 */
#define MSEC8_WIDTH                                                           1
#define MSEC8_SHIFT                                                           8
#define MSEC8_MASK                                                   0x00000100
#define MSEC8_RD(src)                                 (((src) & 0x00000100)>>8)
#define MSEC8_WR(src)                            (((u32)(src)<<8) & 0x00000100)
#define MSEC8_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields MSEC7	 */
#define MSEC7_WIDTH                                                           1
#define MSEC7_SHIFT                                                           7
#define MSEC7_MASK                                                   0x00000080
#define MSEC7_RD(src)                                 (((src) & 0x00000080)>>7)
#define MSEC7_WR(src)                            (((u32)(src)<<7) & 0x00000080)
#define MSEC7_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*	 Fields MSEC6	 */
#define MSEC6_WIDTH                                                           1
#define MSEC6_SHIFT                                                           6
#define MSEC6_MASK                                                   0x00000040
#define MSEC6_RD(src)                                 (((src) & 0x00000040)>>6)
#define MSEC6_WR(src)                            (((u32)(src)<<6) & 0x00000040)
#define MSEC6_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*	 Fields MSEC5	 */
#define MSEC5_WIDTH                                                           1
#define MSEC5_SHIFT                                                           5
#define MSEC5_MASK                                                   0x00000020
#define MSEC5_RD(src)                                 (((src) & 0x00000020)>>5)
#define MSEC5_WR(src)                            (((u32)(src)<<5) & 0x00000020)
#define MSEC5_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*	 Fields MSEC4	 */
#define MSEC4_WIDTH                                                           1
#define MSEC4_SHIFT                                                           4
#define MSEC4_MASK                                                   0x00000010
#define MSEC4_RD(src)                                 (((src) & 0x00000010)>>4)
#define MSEC4_WR(src)                            (((u32)(src)<<4) & 0x00000010)
#define MSEC4_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*	 Fields MSEC3	 */
#define MSEC3_WIDTH                                                           1
#define MSEC3_SHIFT                                                           3
#define MSEC3_MASK                                                   0x00000008
#define MSEC3_RD(src)                                 (((src) & 0x00000008)>>3)
#define MSEC3_WR(src)                            (((u32)(src)<<3) & 0x00000008)
#define MSEC3_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*	 Fields MSEC2	 */
#define MSEC2_WIDTH                                                           1
#define MSEC2_SHIFT                                                           2
#define MSEC2_MASK                                                   0x00000004
#define MSEC2_RD(src)                                 (((src) & 0x00000004)>>2)
#define MSEC2_WR(src)                            (((u32)(src)<<2) & 0x00000004)
#define MSEC2_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields MSEC1	 */
#define MSEC1_WIDTH                                                           1
#define MSEC1_SHIFT                                                           1
#define MSEC1_MASK                                                   0x00000002
#define MSEC1_RD(src)                                 (((src) & 0x00000002)>>1)
#define MSEC1_WR(src)                            (((u32)(src)<<1) & 0x00000002)
#define MSEC1_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields MSEC0	 */
#define MSEC0_WIDTH                                                           1
#define MSEC0_SHIFT                                                           0
#define MSEC0_MASK                                                   0x00000001
#define MSEC0_RD(src)                                    (((src) & 0x00000001))
#define MSEC0_WR(src)                               (((u32)(src)) & 0x00000001)
#define MSEC0_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register GLBL_MSEC_ERRLMask	*/
/*    Mask Register Fields MSEC31Mask    */
#define MSEC31MASK_WIDTH                                                      1
#define MSEC31MASK_SHIFT                                                     31
#define MSEC31MASK_MASK                                              0x80000000
#define MSEC31MASK_RD(src)                           (((src) & 0x80000000)>>31)
#define MSEC31MASK_WR(src)                      (((u32)(src)<<31) & 0x80000000)
#define MSEC31MASK_SET(dst,src) \
                      (((dst) & ~0x80000000) | (((u32)(src)<<31) & 0x80000000))
/*    Mask Register Fields MSEC30Mask    */
#define MSEC30MASK_WIDTH                                                      1
#define MSEC30MASK_SHIFT                                                     30
#define MSEC30MASK_MASK                                              0x40000000
#define MSEC30MASK_RD(src)                           (((src) & 0x40000000)>>30)
#define MSEC30MASK_WR(src)                      (((u32)(src)<<30) & 0x40000000)
#define MSEC30MASK_SET(dst,src) \
                      (((dst) & ~0x40000000) | (((u32)(src)<<30) & 0x40000000))
/*    Mask Register Fields MSEC29Mask    */
#define MSEC29MASK_WIDTH                                                      1
#define MSEC29MASK_SHIFT                                                     29
#define MSEC29MASK_MASK                                              0x20000000
#define MSEC29MASK_RD(src)                           (((src) & 0x20000000)>>29)
#define MSEC29MASK_WR(src)                      (((u32)(src)<<29) & 0x20000000)
#define MSEC29MASK_SET(dst,src) \
                      (((dst) & ~0x20000000) | (((u32)(src)<<29) & 0x20000000))
/*    Mask Register Fields MSEC28Mask    */
#define MSEC28MASK_WIDTH                                                      1
#define MSEC28MASK_SHIFT                                                     28
#define MSEC28MASK_MASK                                              0x10000000
#define MSEC28MASK_RD(src)                           (((src) & 0x10000000)>>28)
#define MSEC28MASK_WR(src)                      (((u32)(src)<<28) & 0x10000000)
#define MSEC28MASK_SET(dst,src) \
                      (((dst) & ~0x10000000) | (((u32)(src)<<28) & 0x10000000))
/*    Mask Register Fields MSEC27Mask    */
#define MSEC27MASK_WIDTH                                                      1
#define MSEC27MASK_SHIFT                                                     27
#define MSEC27MASK_MASK                                              0x08000000
#define MSEC27MASK_RD(src)                           (((src) & 0x08000000)>>27)
#define MSEC27MASK_WR(src)                      (((u32)(src)<<27) & 0x08000000)
#define MSEC27MASK_SET(dst,src) \
                      (((dst) & ~0x08000000) | (((u32)(src)<<27) & 0x08000000))
/*    Mask Register Fields MSEC26Mask    */
#define MSEC26MASK_WIDTH                                                      1
#define MSEC26MASK_SHIFT                                                     26
#define MSEC26MASK_MASK                                              0x04000000
#define MSEC26MASK_RD(src)                           (((src) & 0x04000000)>>26)
#define MSEC26MASK_WR(src)                      (((u32)(src)<<26) & 0x04000000)
#define MSEC26MASK_SET(dst,src) \
                      (((dst) & ~0x04000000) | (((u32)(src)<<26) & 0x04000000))
/*    Mask Register Fields MSEC25Mask    */
#define MSEC25MASK_WIDTH                                                      1
#define MSEC25MASK_SHIFT                                                     25
#define MSEC25MASK_MASK                                              0x02000000
#define MSEC25MASK_RD(src)                           (((src) & 0x02000000)>>25)
#define MSEC25MASK_WR(src)                      (((u32)(src)<<25) & 0x02000000)
#define MSEC25MASK_SET(dst,src) \
                      (((dst) & ~0x02000000) | (((u32)(src)<<25) & 0x02000000))
/*    Mask Register Fields MSEC24Mask    */
#define MSEC24MASK_WIDTH                                                      1
#define MSEC24MASK_SHIFT                                                     24
#define MSEC24MASK_MASK                                              0x01000000
#define MSEC24MASK_RD(src)                           (((src) & 0x01000000)>>24)
#define MSEC24MASK_WR(src)                      (((u32)(src)<<24) & 0x01000000)
#define MSEC24MASK_SET(dst,src) \
                      (((dst) & ~0x01000000) | (((u32)(src)<<24) & 0x01000000))
/*    Mask Register Fields MSEC23Mask    */
#define MSEC23MASK_WIDTH                                                      1
#define MSEC23MASK_SHIFT                                                     23
#define MSEC23MASK_MASK                                              0x00800000
#define MSEC23MASK_RD(src)                           (((src) & 0x00800000)>>23)
#define MSEC23MASK_WR(src)                      (((u32)(src)<<23) & 0x00800000)
#define MSEC23MASK_SET(dst,src) \
                      (((dst) & ~0x00800000) | (((u32)(src)<<23) & 0x00800000))
/*    Mask Register Fields MSEC22Mask    */
#define MSEC22MASK_WIDTH                                                      1
#define MSEC22MASK_SHIFT                                                     22
#define MSEC22MASK_MASK                                              0x00400000
#define MSEC22MASK_RD(src)                           (((src) & 0x00400000)>>22)
#define MSEC22MASK_WR(src)                      (((u32)(src)<<22) & 0x00400000)
#define MSEC22MASK_SET(dst,src) \
                      (((dst) & ~0x00400000) | (((u32)(src)<<22) & 0x00400000))
/*    Mask Register Fields MSEC21Mask    */
#define MSEC21MASK_WIDTH                                                      1
#define MSEC21MASK_SHIFT                                                     21
#define MSEC21MASK_MASK                                              0x00200000
#define MSEC21MASK_RD(src)                           (((src) & 0x00200000)>>21)
#define MSEC21MASK_WR(src)                      (((u32)(src)<<21) & 0x00200000)
#define MSEC21MASK_SET(dst,src) \
                      (((dst) & ~0x00200000) | (((u32)(src)<<21) & 0x00200000))
/*    Mask Register Fields MSEC20Mask    */
#define MSEC20MASK_WIDTH                                                      1
#define MSEC20MASK_SHIFT                                                     20
#define MSEC20MASK_MASK                                              0x00100000
#define MSEC20MASK_RD(src)                           (((src) & 0x00100000)>>20)
#define MSEC20MASK_WR(src)                      (((u32)(src)<<20) & 0x00100000)
#define MSEC20MASK_SET(dst,src) \
                      (((dst) & ~0x00100000) | (((u32)(src)<<20) & 0x00100000))
/*    Mask Register Fields MSEC19Mask    */
#define MSEC19MASK_WIDTH                                                      1
#define MSEC19MASK_SHIFT                                                     19
#define MSEC19MASK_MASK                                              0x00080000
#define MSEC19MASK_RD(src)                           (((src) & 0x00080000)>>19)
#define MSEC19MASK_WR(src)                      (((u32)(src)<<19) & 0x00080000)
#define MSEC19MASK_SET(dst,src) \
                      (((dst) & ~0x00080000) | (((u32)(src)<<19) & 0x00080000))
/*    Mask Register Fields MSEC18Mask    */
#define MSEC18MASK_WIDTH                                                      1
#define MSEC18MASK_SHIFT                                                     18
#define MSEC18MASK_MASK                                              0x00040000
#define MSEC18MASK_RD(src)                           (((src) & 0x00040000)>>18)
#define MSEC18MASK_WR(src)                      (((u32)(src)<<18) & 0x00040000)
#define MSEC18MASK_SET(dst,src) \
                      (((dst) & ~0x00040000) | (((u32)(src)<<18) & 0x00040000))
/*    Mask Register Fields MSEC17Mask    */
#define MSEC17MASK_WIDTH                                                      1
#define MSEC17MASK_SHIFT                                                     17
#define MSEC17MASK_MASK                                              0x00020000
#define MSEC17MASK_RD(src)                           (((src) & 0x00020000)>>17)
#define MSEC17MASK_WR(src)                      (((u32)(src)<<17) & 0x00020000)
#define MSEC17MASK_SET(dst,src) \
                      (((dst) & ~0x00020000) | (((u32)(src)<<17) & 0x00020000))
/*    Mask Register Fields MSEC16Mask    */
#define MSEC16MASK_WIDTH                                                      1
#define MSEC16MASK_SHIFT                                                     16
#define MSEC16MASK_MASK                                              0x00010000
#define MSEC16MASK_RD(src)                           (((src) & 0x00010000)>>16)
#define MSEC16MASK_WR(src)                      (((u32)(src)<<16) & 0x00010000)
#define MSEC16MASK_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*    Mask Register Fields MSEC15Mask    */
#define MSEC15MASK_WIDTH                                                      1
#define MSEC15MASK_SHIFT                                                     15
#define MSEC15MASK_MASK                                              0x00008000
#define MSEC15MASK_RD(src)                           (((src) & 0x00008000)>>15)
#define MSEC15MASK_WR(src)                      (((u32)(src)<<15) & 0x00008000)
#define MSEC15MASK_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*    Mask Register Fields MSEC14Mask    */
#define MSEC14MASK_WIDTH                                                      1
#define MSEC14MASK_SHIFT                                                     14
#define MSEC14MASK_MASK                                              0x00004000
#define MSEC14MASK_RD(src)                           (((src) & 0x00004000)>>14)
#define MSEC14MASK_WR(src)                      (((u32)(src)<<14) & 0x00004000)
#define MSEC14MASK_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*    Mask Register Fields MSEC13Mask    */
#define MSEC13MASK_WIDTH                                                      1
#define MSEC13MASK_SHIFT                                                     13
#define MSEC13MASK_MASK                                              0x00002000
#define MSEC13MASK_RD(src)                           (((src) & 0x00002000)>>13)
#define MSEC13MASK_WR(src)                      (((u32)(src)<<13) & 0x00002000)
#define MSEC13MASK_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*    Mask Register Fields MSEC12Mask    */
#define MSEC12MASK_WIDTH                                                      1
#define MSEC12MASK_SHIFT                                                     12
#define MSEC12MASK_MASK                                              0x00001000
#define MSEC12MASK_RD(src)                           (((src) & 0x00001000)>>12)
#define MSEC12MASK_WR(src)                      (((u32)(src)<<12) & 0x00001000)
#define MSEC12MASK_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*    Mask Register Fields MSEC11Mask    */
#define MSEC11MASK_WIDTH                                                      1
#define MSEC11MASK_SHIFT                                                     11
#define MSEC11MASK_MASK                                              0x00000800
#define MSEC11MASK_RD(src)                           (((src) & 0x00000800)>>11)
#define MSEC11MASK_WR(src)                      (((u32)(src)<<11) & 0x00000800)
#define MSEC11MASK_SET(dst,src) \
                      (((dst) & ~0x00000800) | (((u32)(src)<<11) & 0x00000800))
/*    Mask Register Fields MSEC10Mask    */
#define MSEC10MASK_WIDTH                                                      1
#define MSEC10MASK_SHIFT                                                     10
#define MSEC10MASK_MASK                                              0x00000400
#define MSEC10MASK_RD(src)                           (((src) & 0x00000400)>>10)
#define MSEC10MASK_WR(src)                      (((u32)(src)<<10) & 0x00000400)
#define MSEC10MASK_SET(dst,src) \
                      (((dst) & ~0x00000400) | (((u32)(src)<<10) & 0x00000400))
/*    Mask Register Fields MSEC9Mask    */
#define MSEC9MASK_WIDTH                                                       1
#define MSEC9MASK_SHIFT                                                       9
#define MSEC9MASK_MASK                                               0x00000200
#define MSEC9MASK_RD(src)                             (((src) & 0x00000200)>>9)
#define MSEC9MASK_WR(src)                        (((u32)(src)<<9) & 0x00000200)
#define MSEC9MASK_SET(dst,src) \
                       (((dst) & ~0x00000200) | (((u32)(src)<<9) & 0x00000200))
/*    Mask Register Fields MSEC8Mask    */
#define MSEC8MASK_WIDTH                                                       1
#define MSEC8MASK_SHIFT                                                       8
#define MSEC8MASK_MASK                                               0x00000100
#define MSEC8MASK_RD(src)                             (((src) & 0x00000100)>>8)
#define MSEC8MASK_WR(src)                        (((u32)(src)<<8) & 0x00000100)
#define MSEC8MASK_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*    Mask Register Fields MSEC7Mask    */
#define MSEC7MASK_WIDTH                                                       1
#define MSEC7MASK_SHIFT                                                       7
#define MSEC7MASK_MASK                                               0x00000080
#define MSEC7MASK_RD(src)                             (((src) & 0x00000080)>>7)
#define MSEC7MASK_WR(src)                        (((u32)(src)<<7) & 0x00000080)
#define MSEC7MASK_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*    Mask Register Fields MSEC6Mask    */
#define MSEC6MASK_WIDTH                                                       1
#define MSEC6MASK_SHIFT                                                       6
#define MSEC6MASK_MASK                                               0x00000040
#define MSEC6MASK_RD(src)                             (((src) & 0x00000040)>>6)
#define MSEC6MASK_WR(src)                        (((u32)(src)<<6) & 0x00000040)
#define MSEC6MASK_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*    Mask Register Fields MSEC5Mask    */
#define MSEC5MASK_WIDTH                                                       1
#define MSEC5MASK_SHIFT                                                       5
#define MSEC5MASK_MASK                                               0x00000020
#define MSEC5MASK_RD(src)                             (((src) & 0x00000020)>>5)
#define MSEC5MASK_WR(src)                        (((u32)(src)<<5) & 0x00000020)
#define MSEC5MASK_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*    Mask Register Fields MSEC4Mask    */
#define MSEC4MASK_WIDTH                                                       1
#define MSEC4MASK_SHIFT                                                       4
#define MSEC4MASK_MASK                                               0x00000010
#define MSEC4MASK_RD(src)                             (((src) & 0x00000010)>>4)
#define MSEC4MASK_WR(src)                        (((u32)(src)<<4) & 0x00000010)
#define MSEC4MASK_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*    Mask Register Fields MSEC3Mask    */
#define MSEC3MASK_WIDTH                                                       1
#define MSEC3MASK_SHIFT                                                       3
#define MSEC3MASK_MASK                                               0x00000008
#define MSEC3MASK_RD(src)                             (((src) & 0x00000008)>>3)
#define MSEC3MASK_WR(src)                        (((u32)(src)<<3) & 0x00000008)
#define MSEC3MASK_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*    Mask Register Fields MSEC2Mask    */
#define MSEC2MASK_WIDTH                                                       1
#define MSEC2MASK_SHIFT                                                       2
#define MSEC2MASK_MASK                                               0x00000004
#define MSEC2MASK_RD(src)                             (((src) & 0x00000004)>>2)
#define MSEC2MASK_WR(src)                        (((u32)(src)<<2) & 0x00000004)
#define MSEC2MASK_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*    Mask Register Fields MSEC1Mask    */
#define MSEC1MASK_WIDTH                                                       1
#define MSEC1MASK_SHIFT                                                       1
#define MSEC1MASK_MASK                                               0x00000002
#define MSEC1MASK_RD(src)                             (((src) & 0x00000002)>>1)
#define MSEC1MASK_WR(src)                        (((u32)(src)<<1) & 0x00000002)
#define MSEC1MASK_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*    Mask Register Fields MSEC0Mask    */
#define MSEC0MASK_WIDTH                                                       1
#define MSEC0MASK_SHIFT                                                       0
#define MSEC0MASK_MASK                                               0x00000001
#define MSEC0MASK_RD(src)                                (((src) & 0x00000001))
#define MSEC0MASK_WR(src)                           (((u32)(src)) & 0x00000001)
#define MSEC0MASK_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register GLBL_MSEC_ERRH	*/ 
/*	 Fields MSEC63	 */
#define MSEC63_WIDTH                                                          1
#define MSEC63_SHIFT                                                         31
#define MSEC63_MASK                                                  0x80000000
#define MSEC63_RD(src)                               (((src) & 0x80000000)>>31)
#define MSEC63_WR(src)                          (((u32)(src)<<31) & 0x80000000)
#define MSEC63_SET(dst,src) \
                      (((dst) & ~0x80000000) | (((u32)(src)<<31) & 0x80000000))
/*	 Fields MSEC62	 */
#define MSEC62_WIDTH                                                          1
#define MSEC62_SHIFT                                                         30
#define MSEC62_MASK                                                  0x40000000
#define MSEC62_RD(src)                               (((src) & 0x40000000)>>30)
#define MSEC62_WR(src)                          (((u32)(src)<<30) & 0x40000000)
#define MSEC62_SET(dst,src) \
                      (((dst) & ~0x40000000) | (((u32)(src)<<30) & 0x40000000))
/*	 Fields MSEC61	 */
#define MSEC61_WIDTH                                                          1
#define MSEC61_SHIFT                                                         29
#define MSEC61_MASK                                                  0x20000000
#define MSEC61_RD(src)                               (((src) & 0x20000000)>>29)
#define MSEC61_WR(src)                          (((u32)(src)<<29) & 0x20000000)
#define MSEC61_SET(dst,src) \
                      (((dst) & ~0x20000000) | (((u32)(src)<<29) & 0x20000000))
/*	 Fields MSEC60	 */
#define MSEC60_WIDTH                                                          1
#define MSEC60_SHIFT                                                         28
#define MSEC60_MASK                                                  0x10000000
#define MSEC60_RD(src)                               (((src) & 0x10000000)>>28)
#define MSEC60_WR(src)                          (((u32)(src)<<28) & 0x10000000)
#define MSEC60_SET(dst,src) \
                      (((dst) & ~0x10000000) | (((u32)(src)<<28) & 0x10000000))
/*	 Fields MSEC59	 */
#define MSEC59_WIDTH                                                          1
#define MSEC59_SHIFT                                                         27
#define MSEC59_MASK                                                  0x08000000
#define MSEC59_RD(src)                               (((src) & 0x08000000)>>27)
#define MSEC59_WR(src)                          (((u32)(src)<<27) & 0x08000000)
#define MSEC59_SET(dst,src) \
                      (((dst) & ~0x08000000) | (((u32)(src)<<27) & 0x08000000))
/*	 Fields MSEC58	 */
#define MSEC58_WIDTH                                                          1
#define MSEC58_SHIFT                                                         26
#define MSEC58_MASK                                                  0x04000000
#define MSEC58_RD(src)                               (((src) & 0x04000000)>>26)
#define MSEC58_WR(src)                          (((u32)(src)<<26) & 0x04000000)
#define MSEC58_SET(dst,src) \
                      (((dst) & ~0x04000000) | (((u32)(src)<<26) & 0x04000000))
/*	 Fields MSEC57	 */
#define MSEC57_WIDTH                                                          1
#define MSEC57_SHIFT                                                         25
#define MSEC57_MASK                                                  0x02000000
#define MSEC57_RD(src)                               (((src) & 0x02000000)>>25)
#define MSEC57_WR(src)                          (((u32)(src)<<25) & 0x02000000)
#define MSEC57_SET(dst,src) \
                      (((dst) & ~0x02000000) | (((u32)(src)<<25) & 0x02000000))
/*	 Fields MSEC56	 */
#define MSEC56_WIDTH                                                          1
#define MSEC56_SHIFT                                                         24
#define MSEC56_MASK                                                  0x01000000
#define MSEC56_RD(src)                               (((src) & 0x01000000)>>24)
#define MSEC56_WR(src)                          (((u32)(src)<<24) & 0x01000000)
#define MSEC56_SET(dst,src) \
                      (((dst) & ~0x01000000) | (((u32)(src)<<24) & 0x01000000))
/*	 Fields MSEC55	 */
#define MSEC55_WIDTH                                                          1
#define MSEC55_SHIFT                                                         23
#define MSEC55_MASK                                                  0x00800000
#define MSEC55_RD(src)                               (((src) & 0x00800000)>>23)
#define MSEC55_WR(src)                          (((u32)(src)<<23) & 0x00800000)
#define MSEC55_SET(dst,src) \
                      (((dst) & ~0x00800000) | (((u32)(src)<<23) & 0x00800000))
/*	 Fields MSEC54	 */
#define MSEC54_WIDTH                                                          1
#define MSEC54_SHIFT                                                         22
#define MSEC54_MASK                                                  0x00400000
#define MSEC54_RD(src)                               (((src) & 0x00400000)>>22)
#define MSEC54_WR(src)                          (((u32)(src)<<22) & 0x00400000)
#define MSEC54_SET(dst,src) \
                      (((dst) & ~0x00400000) | (((u32)(src)<<22) & 0x00400000))
/*	 Fields MSEC53	 */
#define MSEC53_WIDTH                                                          1
#define MSEC53_SHIFT                                                         21
#define MSEC53_MASK                                                  0x00200000
#define MSEC53_RD(src)                               (((src) & 0x00200000)>>21)
#define MSEC53_WR(src)                          (((u32)(src)<<21) & 0x00200000)
#define MSEC53_SET(dst,src) \
                      (((dst) & ~0x00200000) | (((u32)(src)<<21) & 0x00200000))
/*	 Fields MSEC52	 */
#define MSEC52_WIDTH                                                          1
#define MSEC52_SHIFT                                                         20
#define MSEC52_MASK                                                  0x00100000
#define MSEC52_RD(src)                               (((src) & 0x00100000)>>20)
#define MSEC52_WR(src)                          (((u32)(src)<<20) & 0x00100000)
#define MSEC52_SET(dst,src) \
                      (((dst) & ~0x00100000) | (((u32)(src)<<20) & 0x00100000))
/*	 Fields MSEC51	 */
#define MSEC51_WIDTH                                                          1
#define MSEC51_SHIFT                                                         19
#define MSEC51_MASK                                                  0x00080000
#define MSEC51_RD(src)                               (((src) & 0x00080000)>>19)
#define MSEC51_WR(src)                          (((u32)(src)<<19) & 0x00080000)
#define MSEC51_SET(dst,src) \
                      (((dst) & ~0x00080000) | (((u32)(src)<<19) & 0x00080000))
/*	 Fields MSEC50	 */
#define MSEC50_WIDTH                                                          1
#define MSEC50_SHIFT                                                         18
#define MSEC50_MASK                                                  0x00040000
#define MSEC50_RD(src)                               (((src) & 0x00040000)>>18)
#define MSEC50_WR(src)                          (((u32)(src)<<18) & 0x00040000)
#define MSEC50_SET(dst,src) \
                      (((dst) & ~0x00040000) | (((u32)(src)<<18) & 0x00040000))
/*	 Fields MSEC49	 */
#define MSEC49_WIDTH                                                          1
#define MSEC49_SHIFT                                                         17
#define MSEC49_MASK                                                  0x00020000
#define MSEC49_RD(src)                               (((src) & 0x00020000)>>17)
#define MSEC49_WR(src)                          (((u32)(src)<<17) & 0x00020000)
#define MSEC49_SET(dst,src) \
                      (((dst) & ~0x00020000) | (((u32)(src)<<17) & 0x00020000))
/*	 Fields MSEC48	 */
#define MSEC48_WIDTH                                                          1
#define MSEC48_SHIFT                                                         16
#define MSEC48_MASK                                                  0x00010000
#define MSEC48_RD(src)                               (((src) & 0x00010000)>>16)
#define MSEC48_WR(src)                          (((u32)(src)<<16) & 0x00010000)
#define MSEC48_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*	 Fields MSEC47	 */
#define MSEC47_WIDTH                                                          1
#define MSEC47_SHIFT                                                         15
#define MSEC47_MASK                                                  0x00008000
#define MSEC47_RD(src)                               (((src) & 0x00008000)>>15)
#define MSEC47_WR(src)                          (((u32)(src)<<15) & 0x00008000)
#define MSEC47_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*	 Fields MSEC46	 */
#define MSEC46_WIDTH                                                          1
#define MSEC46_SHIFT                                                         14
#define MSEC46_MASK                                                  0x00004000
#define MSEC46_RD(src)                               (((src) & 0x00004000)>>14)
#define MSEC46_WR(src)                          (((u32)(src)<<14) & 0x00004000)
#define MSEC46_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*	 Fields MSEC45	 */
#define MSEC45_WIDTH                                                          1
#define MSEC45_SHIFT                                                         13
#define MSEC45_MASK                                                  0x00002000
#define MSEC45_RD(src)                               (((src) & 0x00002000)>>13)
#define MSEC45_WR(src)                          (((u32)(src)<<13) & 0x00002000)
#define MSEC45_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*	 Fields MSEC44	 */
#define MSEC44_WIDTH                                                          1
#define MSEC44_SHIFT                                                         12
#define MSEC44_MASK                                                  0x00001000
#define MSEC44_RD(src)                               (((src) & 0x00001000)>>12)
#define MSEC44_WR(src)                          (((u32)(src)<<12) & 0x00001000)
#define MSEC44_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*	 Fields MSEC43	 */
#define MSEC43_WIDTH                                                          1
#define MSEC43_SHIFT                                                         11
#define MSEC43_MASK                                                  0x00000800
#define MSEC43_RD(src)                               (((src) & 0x00000800)>>11)
#define MSEC43_WR(src)                          (((u32)(src)<<11) & 0x00000800)
#define MSEC43_SET(dst,src) \
                      (((dst) & ~0x00000800) | (((u32)(src)<<11) & 0x00000800))
/*	 Fields MSEC42	 */
#define MSEC42_WIDTH                                                          1
#define MSEC42_SHIFT                                                         10
#define MSEC42_MASK                                                  0x00000400
#define MSEC42_RD(src)                               (((src) & 0x00000400)>>10)
#define MSEC42_WR(src)                          (((u32)(src)<<10) & 0x00000400)
#define MSEC42_SET(dst,src) \
                      (((dst) & ~0x00000400) | (((u32)(src)<<10) & 0x00000400))
/*	 Fields MSEC41	 */
#define MSEC41_WIDTH                                                          1
#define MSEC41_SHIFT                                                          9
#define MSEC41_MASK                                                  0x00000200
#define MSEC41_RD(src)                                (((src) & 0x00000200)>>9)
#define MSEC41_WR(src)                           (((u32)(src)<<9) & 0x00000200)
#define MSEC41_SET(dst,src) \
                       (((dst) & ~0x00000200) | (((u32)(src)<<9) & 0x00000200))
/*	 Fields MSEC40	 */
#define MSEC40_WIDTH                                                          1
#define MSEC40_SHIFT                                                          8
#define MSEC40_MASK                                                  0x00000100
#define MSEC40_RD(src)                                (((src) & 0x00000100)>>8)
#define MSEC40_WR(src)                           (((u32)(src)<<8) & 0x00000100)
#define MSEC40_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields MSEC39	 */
#define MSEC39_WIDTH                                                          1
#define MSEC39_SHIFT                                                          7
#define MSEC39_MASK                                                  0x00000080
#define MSEC39_RD(src)                                (((src) & 0x00000080)>>7)
#define MSEC39_WR(src)                           (((u32)(src)<<7) & 0x00000080)
#define MSEC39_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*	 Fields MSEC38	 */
#define MSEC38_WIDTH                                                          1
#define MSEC38_SHIFT                                                          6
#define MSEC38_MASK                                                  0x00000040
#define MSEC38_RD(src)                                (((src) & 0x00000040)>>6)
#define MSEC38_WR(src)                           (((u32)(src)<<6) & 0x00000040)
#define MSEC38_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*	 Fields MSEC37	 */
#define MSEC37_WIDTH                                                          1
#define MSEC37_SHIFT                                                          5
#define MSEC37_MASK                                                  0x00000020
#define MSEC37_RD(src)                                (((src) & 0x00000020)>>5)
#define MSEC37_WR(src)                           (((u32)(src)<<5) & 0x00000020)
#define MSEC37_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*	 Fields MSEC36	 */
#define MSEC36_WIDTH                                                          1
#define MSEC36_SHIFT                                                          4
#define MSEC36_MASK                                                  0x00000010
#define MSEC36_RD(src)                                (((src) & 0x00000010)>>4)
#define MSEC36_WR(src)                           (((u32)(src)<<4) & 0x00000010)
#define MSEC36_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*	 Fields MSEC35	 */
#define MSEC35_WIDTH                                                          1
#define MSEC35_SHIFT                                                          3
#define MSEC35_MASK                                                  0x00000008
#define MSEC35_RD(src)                                (((src) & 0x00000008)>>3)
#define MSEC35_WR(src)                           (((u32)(src)<<3) & 0x00000008)
#define MSEC35_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*	 Fields MSEC34	 */
#define MSEC34_WIDTH                                                          1
#define MSEC34_SHIFT                                                          2
#define MSEC34_MASK                                                  0x00000004
#define MSEC34_RD(src)                                (((src) & 0x00000004)>>2)
#define MSEC34_WR(src)                           (((u32)(src)<<2) & 0x00000004)
#define MSEC34_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields MSEC33	 */
#define MSEC33_WIDTH                                                          1
#define MSEC33_SHIFT                                                          1
#define MSEC33_MASK                                                  0x00000002
#define MSEC33_RD(src)                                (((src) & 0x00000002)>>1)
#define MSEC33_WR(src)                           (((u32)(src)<<1) & 0x00000002)
#define MSEC33_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields MSEC32	 */
#define MSEC32_WIDTH                                                          1
#define MSEC32_SHIFT                                                          0
#define MSEC32_MASK                                                  0x00000001
#define MSEC32_RD(src)                                   (((src) & 0x00000001))
#define MSEC32_WR(src)                              (((u32)(src)) & 0x00000001)
#define MSEC32_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register GLBL_MSEC_ERRHMask	*/
/*    Mask Register Fields MSEC63Mask    */
#define MSEC63MASK_WIDTH                                                      1
#define MSEC63MASK_SHIFT                                                     31
#define MSEC63MASK_MASK                                              0x80000000
#define MSEC63MASK_RD(src)                           (((src) & 0x80000000)>>31)
#define MSEC63MASK_WR(src)                      (((u32)(src)<<31) & 0x80000000)
#define MSEC63MASK_SET(dst,src) \
                      (((dst) & ~0x80000000) | (((u32)(src)<<31) & 0x80000000))
/*    Mask Register Fields MSEC62Mask    */
#define MSEC62MASK_WIDTH                                                      1
#define MSEC62MASK_SHIFT                                                     30
#define MSEC62MASK_MASK                                              0x40000000
#define MSEC62MASK_RD(src)                           (((src) & 0x40000000)>>30)
#define MSEC62MASK_WR(src)                      (((u32)(src)<<30) & 0x40000000)
#define MSEC62MASK_SET(dst,src) \
                      (((dst) & ~0x40000000) | (((u32)(src)<<30) & 0x40000000))
/*    Mask Register Fields MSEC61Mask    */
#define MSEC61MASK_WIDTH                                                      1
#define MSEC61MASK_SHIFT                                                     29
#define MSEC61MASK_MASK                                              0x20000000
#define MSEC61MASK_RD(src)                           (((src) & 0x20000000)>>29)
#define MSEC61MASK_WR(src)                      (((u32)(src)<<29) & 0x20000000)
#define MSEC61MASK_SET(dst,src) \
                      (((dst) & ~0x20000000) | (((u32)(src)<<29) & 0x20000000))
/*    Mask Register Fields MSEC60Mask    */
#define MSEC60MASK_WIDTH                                                      1
#define MSEC60MASK_SHIFT                                                     28
#define MSEC60MASK_MASK                                              0x10000000
#define MSEC60MASK_RD(src)                           (((src) & 0x10000000)>>28)
#define MSEC60MASK_WR(src)                      (((u32)(src)<<28) & 0x10000000)
#define MSEC60MASK_SET(dst,src) \
                      (((dst) & ~0x10000000) | (((u32)(src)<<28) & 0x10000000))
/*    Mask Register Fields MSEC59Mask    */
#define MSEC59MASK_WIDTH                                                      1
#define MSEC59MASK_SHIFT                                                     27
#define MSEC59MASK_MASK                                              0x08000000
#define MSEC59MASK_RD(src)                           (((src) & 0x08000000)>>27)
#define MSEC59MASK_WR(src)                      (((u32)(src)<<27) & 0x08000000)
#define MSEC59MASK_SET(dst,src) \
                      (((dst) & ~0x08000000) | (((u32)(src)<<27) & 0x08000000))
/*    Mask Register Fields MSEC58Mask    */
#define MSEC58MASK_WIDTH                                                      1
#define MSEC58MASK_SHIFT                                                     26
#define MSEC58MASK_MASK                                              0x04000000
#define MSEC58MASK_RD(src)                           (((src) & 0x04000000)>>26)
#define MSEC58MASK_WR(src)                      (((u32)(src)<<26) & 0x04000000)
#define MSEC58MASK_SET(dst,src) \
                      (((dst) & ~0x04000000) | (((u32)(src)<<26) & 0x04000000))
/*    Mask Register Fields MSEC57Mask    */
#define MSEC57MASK_WIDTH                                                      1
#define MSEC57MASK_SHIFT                                                     25
#define MSEC57MASK_MASK                                              0x02000000
#define MSEC57MASK_RD(src)                           (((src) & 0x02000000)>>25)
#define MSEC57MASK_WR(src)                      (((u32)(src)<<25) & 0x02000000)
#define MSEC57MASK_SET(dst,src) \
                      (((dst) & ~0x02000000) | (((u32)(src)<<25) & 0x02000000))
/*    Mask Register Fields MSEC56Mask    */
#define MSEC56MASK_WIDTH                                                      1
#define MSEC56MASK_SHIFT                                                     24
#define MSEC56MASK_MASK                                              0x01000000
#define MSEC56MASK_RD(src)                           (((src) & 0x01000000)>>24)
#define MSEC56MASK_WR(src)                      (((u32)(src)<<24) & 0x01000000)
#define MSEC56MASK_SET(dst,src) \
                      (((dst) & ~0x01000000) | (((u32)(src)<<24) & 0x01000000))
/*    Mask Register Fields MSEC55Mask    */
#define MSEC55MASK_WIDTH                                                      1
#define MSEC55MASK_SHIFT                                                     23
#define MSEC55MASK_MASK                                              0x00800000
#define MSEC55MASK_RD(src)                           (((src) & 0x00800000)>>23)
#define MSEC55MASK_WR(src)                      (((u32)(src)<<23) & 0x00800000)
#define MSEC55MASK_SET(dst,src) \
                      (((dst) & ~0x00800000) | (((u32)(src)<<23) & 0x00800000))
/*    Mask Register Fields MSEC54Mask    */
#define MSEC54MASK_WIDTH                                                      1
#define MSEC54MASK_SHIFT                                                     22
#define MSEC54MASK_MASK                                              0x00400000
#define MSEC54MASK_RD(src)                           (((src) & 0x00400000)>>22)
#define MSEC54MASK_WR(src)                      (((u32)(src)<<22) & 0x00400000)
#define MSEC54MASK_SET(dst,src) \
                      (((dst) & ~0x00400000) | (((u32)(src)<<22) & 0x00400000))
/*    Mask Register Fields MSEC53Mask    */
#define MSEC53MASK_WIDTH                                                      1
#define MSEC53MASK_SHIFT                                                     21
#define MSEC53MASK_MASK                                              0x00200000
#define MSEC53MASK_RD(src)                           (((src) & 0x00200000)>>21)
#define MSEC53MASK_WR(src)                      (((u32)(src)<<21) & 0x00200000)
#define MSEC53MASK_SET(dst,src) \
                      (((dst) & ~0x00200000) | (((u32)(src)<<21) & 0x00200000))
/*    Mask Register Fields MSEC52Mask    */
#define MSEC52MASK_WIDTH                                                      1
#define MSEC52MASK_SHIFT                                                     20
#define MSEC52MASK_MASK                                              0x00100000
#define MSEC52MASK_RD(src)                           (((src) & 0x00100000)>>20)
#define MSEC52MASK_WR(src)                      (((u32)(src)<<20) & 0x00100000)
#define MSEC52MASK_SET(dst,src) \
                      (((dst) & ~0x00100000) | (((u32)(src)<<20) & 0x00100000))
/*    Mask Register Fields MSEC51Mask    */
#define MSEC51MASK_WIDTH                                                      1
#define MSEC51MASK_SHIFT                                                     19
#define MSEC51MASK_MASK                                              0x00080000
#define MSEC51MASK_RD(src)                           (((src) & 0x00080000)>>19)
#define MSEC51MASK_WR(src)                      (((u32)(src)<<19) & 0x00080000)
#define MSEC51MASK_SET(dst,src) \
                      (((dst) & ~0x00080000) | (((u32)(src)<<19) & 0x00080000))
/*    Mask Register Fields MSEC50Mask    */
#define MSEC50MASK_WIDTH                                                      1
#define MSEC50MASK_SHIFT                                                     18
#define MSEC50MASK_MASK                                              0x00040000
#define MSEC50MASK_RD(src)                           (((src) & 0x00040000)>>18)
#define MSEC50MASK_WR(src)                      (((u32)(src)<<18) & 0x00040000)
#define MSEC50MASK_SET(dst,src) \
                      (((dst) & ~0x00040000) | (((u32)(src)<<18) & 0x00040000))
/*    Mask Register Fields MSEC49Mask    */
#define MSEC49MASK_WIDTH                                                      1
#define MSEC49MASK_SHIFT                                                     17
#define MSEC49MASK_MASK                                              0x00020000
#define MSEC49MASK_RD(src)                           (((src) & 0x00020000)>>17)
#define MSEC49MASK_WR(src)                      (((u32)(src)<<17) & 0x00020000)
#define MSEC49MASK_SET(dst,src) \
                      (((dst) & ~0x00020000) | (((u32)(src)<<17) & 0x00020000))
/*    Mask Register Fields MSEC48Mask    */
#define MSEC48MASK_WIDTH                                                      1
#define MSEC48MASK_SHIFT                                                     16
#define MSEC48MASK_MASK                                              0x00010000
#define MSEC48MASK_RD(src)                           (((src) & 0x00010000)>>16)
#define MSEC48MASK_WR(src)                      (((u32)(src)<<16) & 0x00010000)
#define MSEC48MASK_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*    Mask Register Fields MSEC47Mask    */
#define MSEC47MASK_WIDTH                                                      1
#define MSEC47MASK_SHIFT                                                     15
#define MSEC47MASK_MASK                                              0x00008000
#define MSEC47MASK_RD(src)                           (((src) & 0x00008000)>>15)
#define MSEC47MASK_WR(src)                      (((u32)(src)<<15) & 0x00008000)
#define MSEC47MASK_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*    Mask Register Fields MSEC46Mask    */
#define MSEC46MASK_WIDTH                                                      1
#define MSEC46MASK_SHIFT                                                     14
#define MSEC46MASK_MASK                                              0x00004000
#define MSEC46MASK_RD(src)                           (((src) & 0x00004000)>>14)
#define MSEC46MASK_WR(src)                      (((u32)(src)<<14) & 0x00004000)
#define MSEC46MASK_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*    Mask Register Fields MSEC45Mask    */
#define MSEC45MASK_WIDTH                                                      1
#define MSEC45MASK_SHIFT                                                     13
#define MSEC45MASK_MASK                                              0x00002000
#define MSEC45MASK_RD(src)                           (((src) & 0x00002000)>>13)
#define MSEC45MASK_WR(src)                      (((u32)(src)<<13) & 0x00002000)
#define MSEC45MASK_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*    Mask Register Fields MSEC44Mask    */
#define MSEC44MASK_WIDTH                                                      1
#define MSEC44MASK_SHIFT                                                     12
#define MSEC44MASK_MASK                                              0x00001000
#define MSEC44MASK_RD(src)                           (((src) & 0x00001000)>>12)
#define MSEC44MASK_WR(src)                      (((u32)(src)<<12) & 0x00001000)
#define MSEC44MASK_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*    Mask Register Fields MSEC43Mask    */
#define MSEC43MASK_WIDTH                                                      1
#define MSEC43MASK_SHIFT                                                     11
#define MSEC43MASK_MASK                                              0x00000800
#define MSEC43MASK_RD(src)                           (((src) & 0x00000800)>>11)
#define MSEC43MASK_WR(src)                      (((u32)(src)<<11) & 0x00000800)
#define MSEC43MASK_SET(dst,src) \
                      (((dst) & ~0x00000800) | (((u32)(src)<<11) & 0x00000800))
/*    Mask Register Fields MSEC42Mask    */
#define MSEC42MASK_WIDTH                                                      1
#define MSEC42MASK_SHIFT                                                     10
#define MSEC42MASK_MASK                                              0x00000400
#define MSEC42MASK_RD(src)                           (((src) & 0x00000400)>>10)
#define MSEC42MASK_WR(src)                      (((u32)(src)<<10) & 0x00000400)
#define MSEC42MASK_SET(dst,src) \
                      (((dst) & ~0x00000400) | (((u32)(src)<<10) & 0x00000400))
/*    Mask Register Fields MSEC41Mask    */
#define MSEC41MASK_WIDTH                                                      1
#define MSEC41MASK_SHIFT                                                      9
#define MSEC41MASK_MASK                                              0x00000200
#define MSEC41MASK_RD(src)                            (((src) & 0x00000200)>>9)
#define MSEC41MASK_WR(src)                       (((u32)(src)<<9) & 0x00000200)
#define MSEC41MASK_SET(dst,src) \
                       (((dst) & ~0x00000200) | (((u32)(src)<<9) & 0x00000200))
/*    Mask Register Fields MSEC40Mask    */
#define MSEC40MASK_WIDTH                                                      1
#define MSEC40MASK_SHIFT                                                      8
#define MSEC40MASK_MASK                                              0x00000100
#define MSEC40MASK_RD(src)                            (((src) & 0x00000100)>>8)
#define MSEC40MASK_WR(src)                       (((u32)(src)<<8) & 0x00000100)
#define MSEC40MASK_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*    Mask Register Fields MSEC39Mask    */
#define MSEC39MASK_WIDTH                                                      1
#define MSEC39MASK_SHIFT                                                      7
#define MSEC39MASK_MASK                                              0x00000080
#define MSEC39MASK_RD(src)                            (((src) & 0x00000080)>>7)
#define MSEC39MASK_WR(src)                       (((u32)(src)<<7) & 0x00000080)
#define MSEC39MASK_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*    Mask Register Fields MSEC38Mask    */
#define MSEC38MASK_WIDTH                                                      1
#define MSEC38MASK_SHIFT                                                      6
#define MSEC38MASK_MASK                                              0x00000040
#define MSEC38MASK_RD(src)                            (((src) & 0x00000040)>>6)
#define MSEC38MASK_WR(src)                       (((u32)(src)<<6) & 0x00000040)
#define MSEC38MASK_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*    Mask Register Fields MSEC37Mask    */
#define MSEC37MASK_WIDTH                                                      1
#define MSEC37MASK_SHIFT                                                      5
#define MSEC37MASK_MASK                                              0x00000020
#define MSEC37MASK_RD(src)                            (((src) & 0x00000020)>>5)
#define MSEC37MASK_WR(src)                       (((u32)(src)<<5) & 0x00000020)
#define MSEC37MASK_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*    Mask Register Fields MSEC36Mask    */
#define MSEC36MASK_WIDTH                                                      1
#define MSEC36MASK_SHIFT                                                      4
#define MSEC36MASK_MASK                                              0x00000010
#define MSEC36MASK_RD(src)                            (((src) & 0x00000010)>>4)
#define MSEC36MASK_WR(src)                       (((u32)(src)<<4) & 0x00000010)
#define MSEC36MASK_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*    Mask Register Fields MSEC35Mask    */
#define MSEC35MASK_WIDTH                                                      1
#define MSEC35MASK_SHIFT                                                      3
#define MSEC35MASK_MASK                                              0x00000008
#define MSEC35MASK_RD(src)                            (((src) & 0x00000008)>>3)
#define MSEC35MASK_WR(src)                       (((u32)(src)<<3) & 0x00000008)
#define MSEC35MASK_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*    Mask Register Fields MSEC34Mask    */
#define MSEC34MASK_WIDTH                                                      1
#define MSEC34MASK_SHIFT                                                      2
#define MSEC34MASK_MASK                                              0x00000004
#define MSEC34MASK_RD(src)                            (((src) & 0x00000004)>>2)
#define MSEC34MASK_WR(src)                       (((u32)(src)<<2) & 0x00000004)
#define MSEC34MASK_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*    Mask Register Fields MSEC33Mask    */
#define MSEC33MASK_WIDTH                                                      1
#define MSEC33MASK_SHIFT                                                      1
#define MSEC33MASK_MASK                                              0x00000002
#define MSEC33MASK_RD(src)                            (((src) & 0x00000002)>>1)
#define MSEC33MASK_WR(src)                       (((u32)(src)<<1) & 0x00000002)
#define MSEC33MASK_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*    Mask Register Fields MSEC32Mask    */
#define MSEC32MASK_WIDTH                                                      1
#define MSEC32MASK_SHIFT                                                      0
#define MSEC32MASK_MASK                                              0x00000001
#define MSEC32MASK_RD(src)                               (((src) & 0x00000001))
#define MSEC32MASK_WR(src)                          (((u32)(src)) & 0x00000001)
#define MSEC32MASK_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register GLBL_DED_ERRL	*/ 
/*	 Fields DED31	 */
#define DED31_WIDTH                                                           1
#define DED31_SHIFT                                                          31
#define DED31_MASK                                                   0x80000000
#define DED31_RD(src)                                (((src) & 0x80000000)>>31)
#define DED31_WR(src)                           (((u32)(src)<<31) & 0x80000000)
#define DED31_SET(dst,src) \
                      (((dst) & ~0x80000000) | (((u32)(src)<<31) & 0x80000000))
/*	 Fields DED30	 */
#define DED30_WIDTH                                                           1
#define DED30_SHIFT                                                          30
#define DED30_MASK                                                   0x40000000
#define DED30_RD(src)                                (((src) & 0x40000000)>>30)
#define DED30_WR(src)                           (((u32)(src)<<30) & 0x40000000)
#define DED30_SET(dst,src) \
                      (((dst) & ~0x40000000) | (((u32)(src)<<30) & 0x40000000))
/*	 Fields DED29	 */
#define DED29_WIDTH                                                           1
#define DED29_SHIFT                                                          29
#define DED29_MASK                                                   0x20000000
#define DED29_RD(src)                                (((src) & 0x20000000)>>29)
#define DED29_WR(src)                           (((u32)(src)<<29) & 0x20000000)
#define DED29_SET(dst,src) \
                      (((dst) & ~0x20000000) | (((u32)(src)<<29) & 0x20000000))
/*	 Fields DED28	 */
#define DED28_WIDTH                                                           1
#define DED28_SHIFT                                                          28
#define DED28_MASK                                                   0x10000000
#define DED28_RD(src)                                (((src) & 0x10000000)>>28)
#define DED28_WR(src)                           (((u32)(src)<<28) & 0x10000000)
#define DED28_SET(dst,src) \
                      (((dst) & ~0x10000000) | (((u32)(src)<<28) & 0x10000000))
/*	 Fields DED27	 */
#define DED27_WIDTH                                                           1
#define DED27_SHIFT                                                          27
#define DED27_MASK                                                   0x08000000
#define DED27_RD(src)                                (((src) & 0x08000000)>>27)
#define DED27_WR(src)                           (((u32)(src)<<27) & 0x08000000)
#define DED27_SET(dst,src) \
                      (((dst) & ~0x08000000) | (((u32)(src)<<27) & 0x08000000))
/*	 Fields DED26	 */
#define DED26_WIDTH                                                           1
#define DED26_SHIFT                                                          26
#define DED26_MASK                                                   0x04000000
#define DED26_RD(src)                                (((src) & 0x04000000)>>26)
#define DED26_WR(src)                           (((u32)(src)<<26) & 0x04000000)
#define DED26_SET(dst,src) \
                      (((dst) & ~0x04000000) | (((u32)(src)<<26) & 0x04000000))
/*	 Fields DED25	 */
#define DED25_WIDTH                                                           1
#define DED25_SHIFT                                                          25
#define DED25_MASK                                                   0x02000000
#define DED25_RD(src)                                (((src) & 0x02000000)>>25)
#define DED25_WR(src)                           (((u32)(src)<<25) & 0x02000000)
#define DED25_SET(dst,src) \
                      (((dst) & ~0x02000000) | (((u32)(src)<<25) & 0x02000000))
/*	 Fields DED24	 */
#define DED24_WIDTH                                                           1
#define DED24_SHIFT                                                          24
#define DED24_MASK                                                   0x01000000
#define DED24_RD(src)                                (((src) & 0x01000000)>>24)
#define DED24_WR(src)                           (((u32)(src)<<24) & 0x01000000)
#define DED24_SET(dst,src) \
                      (((dst) & ~0x01000000) | (((u32)(src)<<24) & 0x01000000))
/*	 Fields DED23	 */
#define DED23_WIDTH                                                           1
#define DED23_SHIFT                                                          23
#define DED23_MASK                                                   0x00800000
#define DED23_RD(src)                                (((src) & 0x00800000)>>23)
#define DED23_WR(src)                           (((u32)(src)<<23) & 0x00800000)
#define DED23_SET(dst,src) \
                      (((dst) & ~0x00800000) | (((u32)(src)<<23) & 0x00800000))
/*	 Fields DED22	 */
#define DED22_WIDTH                                                           1
#define DED22_SHIFT                                                          22
#define DED22_MASK                                                   0x00400000
#define DED22_RD(src)                                (((src) & 0x00400000)>>22)
#define DED22_WR(src)                           (((u32)(src)<<22) & 0x00400000)
#define DED22_SET(dst,src) \
                      (((dst) & ~0x00400000) | (((u32)(src)<<22) & 0x00400000))
/*	 Fields DED21	 */
#define DED21_WIDTH                                                           1
#define DED21_SHIFT                                                          21
#define DED21_MASK                                                   0x00200000
#define DED21_RD(src)                                (((src) & 0x00200000)>>21)
#define DED21_WR(src)                           (((u32)(src)<<21) & 0x00200000)
#define DED21_SET(dst,src) \
                      (((dst) & ~0x00200000) | (((u32)(src)<<21) & 0x00200000))
/*	 Fields DED20	 */
#define DED20_WIDTH                                                           1
#define DED20_SHIFT                                                          20
#define DED20_MASK                                                   0x00100000
#define DED20_RD(src)                                (((src) & 0x00100000)>>20)
#define DED20_WR(src)                           (((u32)(src)<<20) & 0x00100000)
#define DED20_SET(dst,src) \
                      (((dst) & ~0x00100000) | (((u32)(src)<<20) & 0x00100000))
/*	 Fields DED19	 */
#define DED19_WIDTH                                                           1
#define DED19_SHIFT                                                          19
#define DED19_MASK                                                   0x00080000
#define DED19_RD(src)                                (((src) & 0x00080000)>>19)
#define DED19_WR(src)                           (((u32)(src)<<19) & 0x00080000)
#define DED19_SET(dst,src) \
                      (((dst) & ~0x00080000) | (((u32)(src)<<19) & 0x00080000))
/*	 Fields DED18	 */
#define DED18_WIDTH                                                           1
#define DED18_SHIFT                                                          18
#define DED18_MASK                                                   0x00040000
#define DED18_RD(src)                                (((src) & 0x00040000)>>18)
#define DED18_WR(src)                           (((u32)(src)<<18) & 0x00040000)
#define DED18_SET(dst,src) \
                      (((dst) & ~0x00040000) | (((u32)(src)<<18) & 0x00040000))
/*	 Fields DED17	 */
#define DED17_WIDTH                                                           1
#define DED17_SHIFT                                                          17
#define DED17_MASK                                                   0x00020000
#define DED17_RD(src)                                (((src) & 0x00020000)>>17)
#define DED17_WR(src)                           (((u32)(src)<<17) & 0x00020000)
#define DED17_SET(dst,src) \
                      (((dst) & ~0x00020000) | (((u32)(src)<<17) & 0x00020000))
/*	 Fields DED16	 */
#define DED16_WIDTH                                                           1
#define DED16_SHIFT                                                          16
#define DED16_MASK                                                   0x00010000
#define DED16_RD(src)                                (((src) & 0x00010000)>>16)
#define DED16_WR(src)                           (((u32)(src)<<16) & 0x00010000)
#define DED16_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*	 Fields DED15	 */
#define DED15_WIDTH                                                           1
#define DED15_SHIFT                                                          15
#define DED15_MASK                                                   0x00008000
#define DED15_RD(src)                                (((src) & 0x00008000)>>15)
#define DED15_WR(src)                           (((u32)(src)<<15) & 0x00008000)
#define DED15_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*	 Fields DED14	 */
#define DED14_WIDTH                                                           1
#define DED14_SHIFT                                                          14
#define DED14_MASK                                                   0x00004000
#define DED14_RD(src)                                (((src) & 0x00004000)>>14)
#define DED14_WR(src)                           (((u32)(src)<<14) & 0x00004000)
#define DED14_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*	 Fields DED13	 */
#define DED13_WIDTH                                                           1
#define DED13_SHIFT                                                          13
#define DED13_MASK                                                   0x00002000
#define DED13_RD(src)                                (((src) & 0x00002000)>>13)
#define DED13_WR(src)                           (((u32)(src)<<13) & 0x00002000)
#define DED13_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*	 Fields DED12	 */
#define DED12_WIDTH                                                           1
#define DED12_SHIFT                                                          12
#define DED12_MASK                                                   0x00001000
#define DED12_RD(src)                                (((src) & 0x00001000)>>12)
#define DED12_WR(src)                           (((u32)(src)<<12) & 0x00001000)
#define DED12_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*	 Fields DED11	 */
#define DED11_WIDTH                                                           1
#define DED11_SHIFT                                                          11
#define DED11_MASK                                                   0x00000800
#define DED11_RD(src)                                (((src) & 0x00000800)>>11)
#define DED11_WR(src)                           (((u32)(src)<<11) & 0x00000800)
#define DED11_SET(dst,src) \
                      (((dst) & ~0x00000800) | (((u32)(src)<<11) & 0x00000800))
/*	 Fields DED10	 */
#define DED10_WIDTH                                                           1
#define DED10_SHIFT                                                          10
#define DED10_MASK                                                   0x00000400
#define DED10_RD(src)                                (((src) & 0x00000400)>>10)
#define DED10_WR(src)                           (((u32)(src)<<10) & 0x00000400)
#define DED10_SET(dst,src) \
                      (((dst) & ~0x00000400) | (((u32)(src)<<10) & 0x00000400))
/*	 Fields DED9	 */
#define DED9_WIDTH                                                            1
#define DED9_SHIFT                                                            9
#define DED9_MASK                                                    0x00000200
#define DED9_RD(src)                                  (((src) & 0x00000200)>>9)
#define DED9_WR(src)                             (((u32)(src)<<9) & 0x00000200)
#define DED9_SET(dst,src) \
                       (((dst) & ~0x00000200) | (((u32)(src)<<9) & 0x00000200))
/*	 Fields DED8	 */
#define DED8_WIDTH                                                            1
#define DED8_SHIFT                                                            8
#define DED8_MASK                                                    0x00000100
#define DED8_RD(src)                                  (((src) & 0x00000100)>>8)
#define DED8_WR(src)                             (((u32)(src)<<8) & 0x00000100)
#define DED8_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields DED7	 */
#define DED7_WIDTH                                                            1
#define DED7_SHIFT                                                            7
#define DED7_MASK                                                    0x00000080
#define DED7_RD(src)                                  (((src) & 0x00000080)>>7)
#define DED7_WR(src)                             (((u32)(src)<<7) & 0x00000080)
#define DED7_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*	 Fields DED6	 */
#define DED6_WIDTH                                                            1
#define DED6_SHIFT                                                            6
#define DED6_MASK                                                    0x00000040
#define DED6_RD(src)                                  (((src) & 0x00000040)>>6)
#define DED6_WR(src)                             (((u32)(src)<<6) & 0x00000040)
#define DED6_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*	 Fields DED5	 */
#define DED5_WIDTH                                                            1
#define DED5_SHIFT                                                            5
#define DED5_MASK                                                    0x00000020
#define DED5_RD(src)                                  (((src) & 0x00000020)>>5)
#define DED5_WR(src)                             (((u32)(src)<<5) & 0x00000020)
#define DED5_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*	 Fields DED4	 */
#define DED4_WIDTH                                                            1
#define DED4_SHIFT                                                            4
#define DED4_MASK                                                    0x00000010
#define DED4_RD(src)                                  (((src) & 0x00000010)>>4)
#define DED4_WR(src)                             (((u32)(src)<<4) & 0x00000010)
#define DED4_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*	 Fields DED3	 */
#define DED3_WIDTH                                                            1
#define DED3_SHIFT                                                            3
#define DED3_MASK                                                    0x00000008
#define DED3_RD(src)                                  (((src) & 0x00000008)>>3)
#define DED3_WR(src)                             (((u32)(src)<<3) & 0x00000008)
#define DED3_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*	 Fields DED2	 */
#define DED2_WIDTH                                                            1
#define DED2_SHIFT                                                            2
#define DED2_MASK                                                    0x00000004
#define DED2_RD(src)                                  (((src) & 0x00000004)>>2)
#define DED2_WR(src)                             (((u32)(src)<<2) & 0x00000004)
#define DED2_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields DED1	 */
#define DED1_WIDTH                                                            1
#define DED1_SHIFT                                                            1
#define DED1_MASK                                                    0x00000002
#define DED1_RD(src)                                  (((src) & 0x00000002)>>1)
#define DED1_WR(src)                             (((u32)(src)<<1) & 0x00000002)
#define DED1_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields DED0	 */
#define DED0_WIDTH                                                            1
#define DED0_SHIFT                                                            0
#define DED0_MASK                                                    0x00000001
#define DED0_RD(src)                                     (((src) & 0x00000001))
#define DED0_WR(src)                                (((u32)(src)) & 0x00000001)
#define DED0_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register GLBL_DED_ERRLMask	*/
/*    Mask Register Fields DED31Mask    */
#define DED31MASK_WIDTH                                                       1
#define DED31MASK_SHIFT                                                      31
#define DED31MASK_MASK                                               0x80000000
#define DED31MASK_RD(src)                            (((src) & 0x80000000)>>31)
#define DED31MASK_WR(src)                       (((u32)(src)<<31) & 0x80000000)
#define DED31MASK_SET(dst,src) \
                      (((dst) & ~0x80000000) | (((u32)(src)<<31) & 0x80000000))
/*    Mask Register Fields DED30Mask    */
#define DED30MASK_WIDTH                                                       1
#define DED30MASK_SHIFT                                                      30
#define DED30MASK_MASK                                               0x40000000
#define DED30MASK_RD(src)                            (((src) & 0x40000000)>>30)
#define DED30MASK_WR(src)                       (((u32)(src)<<30) & 0x40000000)
#define DED30MASK_SET(dst,src) \
                      (((dst) & ~0x40000000) | (((u32)(src)<<30) & 0x40000000))
/*    Mask Register Fields DED29Mask    */
#define DED29MASK_WIDTH                                                       1
#define DED29MASK_SHIFT                                                      29
#define DED29MASK_MASK                                               0x20000000
#define DED29MASK_RD(src)                            (((src) & 0x20000000)>>29)
#define DED29MASK_WR(src)                       (((u32)(src)<<29) & 0x20000000)
#define DED29MASK_SET(dst,src) \
                      (((dst) & ~0x20000000) | (((u32)(src)<<29) & 0x20000000))
/*    Mask Register Fields DED28Mask    */
#define DED28MASK_WIDTH                                                       1
#define DED28MASK_SHIFT                                                      28
#define DED28MASK_MASK                                               0x10000000
#define DED28MASK_RD(src)                            (((src) & 0x10000000)>>28)
#define DED28MASK_WR(src)                       (((u32)(src)<<28) & 0x10000000)
#define DED28MASK_SET(dst,src) \
                      (((dst) & ~0x10000000) | (((u32)(src)<<28) & 0x10000000))
/*    Mask Register Fields DED27Mask    */
#define DED27MASK_WIDTH                                                       1
#define DED27MASK_SHIFT                                                      27
#define DED27MASK_MASK                                               0x08000000
#define DED27MASK_RD(src)                            (((src) & 0x08000000)>>27)
#define DED27MASK_WR(src)                       (((u32)(src)<<27) & 0x08000000)
#define DED27MASK_SET(dst,src) \
                      (((dst) & ~0x08000000) | (((u32)(src)<<27) & 0x08000000))
/*    Mask Register Fields DED26Mask    */
#define DED26MASK_WIDTH                                                       1
#define DED26MASK_SHIFT                                                      26
#define DED26MASK_MASK                                               0x04000000
#define DED26MASK_RD(src)                            (((src) & 0x04000000)>>26)
#define DED26MASK_WR(src)                       (((u32)(src)<<26) & 0x04000000)
#define DED26MASK_SET(dst,src) \
                      (((dst) & ~0x04000000) | (((u32)(src)<<26) & 0x04000000))
/*    Mask Register Fields DED25Mask    */
#define DED25MASK_WIDTH                                                       1
#define DED25MASK_SHIFT                                                      25
#define DED25MASK_MASK                                               0x02000000
#define DED25MASK_RD(src)                            (((src) & 0x02000000)>>25)
#define DED25MASK_WR(src)                       (((u32)(src)<<25) & 0x02000000)
#define DED25MASK_SET(dst,src) \
                      (((dst) & ~0x02000000) | (((u32)(src)<<25) & 0x02000000))
/*    Mask Register Fields DED24Mask    */
#define DED24MASK_WIDTH                                                       1
#define DED24MASK_SHIFT                                                      24
#define DED24MASK_MASK                                               0x01000000
#define DED24MASK_RD(src)                            (((src) & 0x01000000)>>24)
#define DED24MASK_WR(src)                       (((u32)(src)<<24) & 0x01000000)
#define DED24MASK_SET(dst,src) \
                      (((dst) & ~0x01000000) | (((u32)(src)<<24) & 0x01000000))
/*    Mask Register Fields DED23Mask    */
#define DED23MASK_WIDTH                                                       1
#define DED23MASK_SHIFT                                                      23
#define DED23MASK_MASK                                               0x00800000
#define DED23MASK_RD(src)                            (((src) & 0x00800000)>>23)
#define DED23MASK_WR(src)                       (((u32)(src)<<23) & 0x00800000)
#define DED23MASK_SET(dst,src) \
                      (((dst) & ~0x00800000) | (((u32)(src)<<23) & 0x00800000))
/*    Mask Register Fields DED22Mask    */
#define DED22MASK_WIDTH                                                       1
#define DED22MASK_SHIFT                                                      22
#define DED22MASK_MASK                                               0x00400000
#define DED22MASK_RD(src)                            (((src) & 0x00400000)>>22)
#define DED22MASK_WR(src)                       (((u32)(src)<<22) & 0x00400000)
#define DED22MASK_SET(dst,src) \
                      (((dst) & ~0x00400000) | (((u32)(src)<<22) & 0x00400000))
/*    Mask Register Fields DED21Mask    */
#define DED21MASK_WIDTH                                                       1
#define DED21MASK_SHIFT                                                      21
#define DED21MASK_MASK                                               0x00200000
#define DED21MASK_RD(src)                            (((src) & 0x00200000)>>21)
#define DED21MASK_WR(src)                       (((u32)(src)<<21) & 0x00200000)
#define DED21MASK_SET(dst,src) \
                      (((dst) & ~0x00200000) | (((u32)(src)<<21) & 0x00200000))
/*    Mask Register Fields DED20Mask    */
#define DED20MASK_WIDTH                                                       1
#define DED20MASK_SHIFT                                                      20
#define DED20MASK_MASK                                               0x00100000
#define DED20MASK_RD(src)                            (((src) & 0x00100000)>>20)
#define DED20MASK_WR(src)                       (((u32)(src)<<20) & 0x00100000)
#define DED20MASK_SET(dst,src) \
                      (((dst) & ~0x00100000) | (((u32)(src)<<20) & 0x00100000))
/*    Mask Register Fields DED19Mask    */
#define DED19MASK_WIDTH                                                       1
#define DED19MASK_SHIFT                                                      19
#define DED19MASK_MASK                                               0x00080000
#define DED19MASK_RD(src)                            (((src) & 0x00080000)>>19)
#define DED19MASK_WR(src)                       (((u32)(src)<<19) & 0x00080000)
#define DED19MASK_SET(dst,src) \
                      (((dst) & ~0x00080000) | (((u32)(src)<<19) & 0x00080000))
/*    Mask Register Fields DED18Mask    */
#define DED18MASK_WIDTH                                                       1
#define DED18MASK_SHIFT                                                      18
#define DED18MASK_MASK                                               0x00040000
#define DED18MASK_RD(src)                            (((src) & 0x00040000)>>18)
#define DED18MASK_WR(src)                       (((u32)(src)<<18) & 0x00040000)
#define DED18MASK_SET(dst,src) \
                      (((dst) & ~0x00040000) | (((u32)(src)<<18) & 0x00040000))
/*    Mask Register Fields DED17Mask    */
#define DED17MASK_WIDTH                                                       1
#define DED17MASK_SHIFT                                                      17
#define DED17MASK_MASK                                               0x00020000
#define DED17MASK_RD(src)                            (((src) & 0x00020000)>>17)
#define DED17MASK_WR(src)                       (((u32)(src)<<17) & 0x00020000)
#define DED17MASK_SET(dst,src) \
                      (((dst) & ~0x00020000) | (((u32)(src)<<17) & 0x00020000))
/*    Mask Register Fields DED16Mask    */
#define DED16MASK_WIDTH                                                       1
#define DED16MASK_SHIFT                                                      16
#define DED16MASK_MASK                                               0x00010000
#define DED16MASK_RD(src)                            (((src) & 0x00010000)>>16)
#define DED16MASK_WR(src)                       (((u32)(src)<<16) & 0x00010000)
#define DED16MASK_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*    Mask Register Fields DED15Mask    */
#define DED15MASK_WIDTH                                                       1
#define DED15MASK_SHIFT                                                      15
#define DED15MASK_MASK                                               0x00008000
#define DED15MASK_RD(src)                            (((src) & 0x00008000)>>15)
#define DED15MASK_WR(src)                       (((u32)(src)<<15) & 0x00008000)
#define DED15MASK_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*    Mask Register Fields DED14Mask    */
#define DED14MASK_WIDTH                                                       1
#define DED14MASK_SHIFT                                                      14
#define DED14MASK_MASK                                               0x00004000
#define DED14MASK_RD(src)                            (((src) & 0x00004000)>>14)
#define DED14MASK_WR(src)                       (((u32)(src)<<14) & 0x00004000)
#define DED14MASK_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*    Mask Register Fields DED13Mask    */
#define DED13MASK_WIDTH                                                       1
#define DED13MASK_SHIFT                                                      13
#define DED13MASK_MASK                                               0x00002000
#define DED13MASK_RD(src)                            (((src) & 0x00002000)>>13)
#define DED13MASK_WR(src)                       (((u32)(src)<<13) & 0x00002000)
#define DED13MASK_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*    Mask Register Fields DED12Mask    */
#define DED12MASK_WIDTH                                                       1
#define DED12MASK_SHIFT                                                      12
#define DED12MASK_MASK                                               0x00001000
#define DED12MASK_RD(src)                            (((src) & 0x00001000)>>12)
#define DED12MASK_WR(src)                       (((u32)(src)<<12) & 0x00001000)
#define DED12MASK_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*    Mask Register Fields DED11Mask    */
#define DED11MASK_WIDTH                                                       1
#define DED11MASK_SHIFT                                                      11
#define DED11MASK_MASK                                               0x00000800
#define DED11MASK_RD(src)                            (((src) & 0x00000800)>>11)
#define DED11MASK_WR(src)                       (((u32)(src)<<11) & 0x00000800)
#define DED11MASK_SET(dst,src) \
                      (((dst) & ~0x00000800) | (((u32)(src)<<11) & 0x00000800))
/*    Mask Register Fields DED10Mask    */
#define DED10MASK_WIDTH                                                       1
#define DED10MASK_SHIFT                                                      10
#define DED10MASK_MASK                                               0x00000400
#define DED10MASK_RD(src)                            (((src) & 0x00000400)>>10)
#define DED10MASK_WR(src)                       (((u32)(src)<<10) & 0x00000400)
#define DED10MASK_SET(dst,src) \
                      (((dst) & ~0x00000400) | (((u32)(src)<<10) & 0x00000400))
/*    Mask Register Fields DED9Mask    */
#define DED9MASK_WIDTH                                                        1
#define DED9MASK_SHIFT                                                        9
#define DED9MASK_MASK                                                0x00000200
#define DED9MASK_RD(src)                              (((src) & 0x00000200)>>9)
#define DED9MASK_WR(src)                         (((u32)(src)<<9) & 0x00000200)
#define DED9MASK_SET(dst,src) \
                       (((dst) & ~0x00000200) | (((u32)(src)<<9) & 0x00000200))
/*    Mask Register Fields DED8Mask    */
#define DED8MASK_WIDTH                                                        1
#define DED8MASK_SHIFT                                                        8
#define DED8MASK_MASK                                                0x00000100
#define DED8MASK_RD(src)                              (((src) & 0x00000100)>>8)
#define DED8MASK_WR(src)                         (((u32)(src)<<8) & 0x00000100)
#define DED8MASK_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*    Mask Register Fields DED7Mask    */
#define DED7MASK_WIDTH                                                        1
#define DED7MASK_SHIFT                                                        7
#define DED7MASK_MASK                                                0x00000080
#define DED7MASK_RD(src)                              (((src) & 0x00000080)>>7)
#define DED7MASK_WR(src)                         (((u32)(src)<<7) & 0x00000080)
#define DED7MASK_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*    Mask Register Fields DED6Mask    */
#define DED6MASK_WIDTH                                                        1
#define DED6MASK_SHIFT                                                        6
#define DED6MASK_MASK                                                0x00000040
#define DED6MASK_RD(src)                              (((src) & 0x00000040)>>6)
#define DED6MASK_WR(src)                         (((u32)(src)<<6) & 0x00000040)
#define DED6MASK_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*    Mask Register Fields DED5Mask    */
#define DED5MASK_WIDTH                                                        1
#define DED5MASK_SHIFT                                                        5
#define DED5MASK_MASK                                                0x00000020
#define DED5MASK_RD(src)                              (((src) & 0x00000020)>>5)
#define DED5MASK_WR(src)                         (((u32)(src)<<5) & 0x00000020)
#define DED5MASK_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*    Mask Register Fields DED4Mask    */
#define DED4MASK_WIDTH                                                        1
#define DED4MASK_SHIFT                                                        4
#define DED4MASK_MASK                                                0x00000010
#define DED4MASK_RD(src)                              (((src) & 0x00000010)>>4)
#define DED4MASK_WR(src)                         (((u32)(src)<<4) & 0x00000010)
#define DED4MASK_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*    Mask Register Fields DED3Mask    */
#define DED3MASK_WIDTH                                                        1
#define DED3MASK_SHIFT                                                        3
#define DED3MASK_MASK                                                0x00000008
#define DED3MASK_RD(src)                              (((src) & 0x00000008)>>3)
#define DED3MASK_WR(src)                         (((u32)(src)<<3) & 0x00000008)
#define DED3MASK_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*    Mask Register Fields DED2Mask    */
#define DED2MASK_WIDTH                                                        1
#define DED2MASK_SHIFT                                                        2
#define DED2MASK_MASK                                                0x00000004
#define DED2MASK_RD(src)                              (((src) & 0x00000004)>>2)
#define DED2MASK_WR(src)                         (((u32)(src)<<2) & 0x00000004)
#define DED2MASK_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*    Mask Register Fields DED1Mask    */
#define DED1MASK_WIDTH                                                        1
#define DED1MASK_SHIFT                                                        1
#define DED1MASK_MASK                                                0x00000002
#define DED1MASK_RD(src)                              (((src) & 0x00000002)>>1)
#define DED1MASK_WR(src)                         (((u32)(src)<<1) & 0x00000002)
#define DED1MASK_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*    Mask Register Fields DED0Mask    */
#define DED0MASK_WIDTH                                                        1
#define DED0MASK_SHIFT                                                        0
#define DED0MASK_MASK                                                0x00000001
#define DED0MASK_RD(src)                                 (((src) & 0x00000001))
#define DED0MASK_WR(src)                            (((u32)(src)) & 0x00000001)
#define DED0MASK_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register GLBL_DED_ERRH	*/ 
/*	 Fields DED63	 */
#define DED63_WIDTH                                                           1
#define DED63_SHIFT                                                          31
#define DED63_MASK                                                   0x80000000
#define DED63_RD(src)                                (((src) & 0x80000000)>>31)
#define DED63_WR(src)                           (((u32)(src)<<31) & 0x80000000)
#define DED63_SET(dst,src) \
                      (((dst) & ~0x80000000) | (((u32)(src)<<31) & 0x80000000))
/*	 Fields DED62	 */
#define DED62_WIDTH                                                           1
#define DED62_SHIFT                                                          30
#define DED62_MASK                                                   0x40000000
#define DED62_RD(src)                                (((src) & 0x40000000)>>30)
#define DED62_WR(src)                           (((u32)(src)<<30) & 0x40000000)
#define DED62_SET(dst,src) \
                      (((dst) & ~0x40000000) | (((u32)(src)<<30) & 0x40000000))
/*	 Fields DED61	 */
#define DED61_WIDTH                                                           1
#define DED61_SHIFT                                                          29
#define DED61_MASK                                                   0x20000000
#define DED61_RD(src)                                (((src) & 0x20000000)>>29)
#define DED61_WR(src)                           (((u32)(src)<<29) & 0x20000000)
#define DED61_SET(dst,src) \
                      (((dst) & ~0x20000000) | (((u32)(src)<<29) & 0x20000000))
/*	 Fields DED60	 */
#define DED60_WIDTH                                                           1
#define DED60_SHIFT                                                          28
#define DED60_MASK                                                   0x10000000
#define DED60_RD(src)                                (((src) & 0x10000000)>>28)
#define DED60_WR(src)                           (((u32)(src)<<28) & 0x10000000)
#define DED60_SET(dst,src) \
                      (((dst) & ~0x10000000) | (((u32)(src)<<28) & 0x10000000))
/*	 Fields DED59	 */
#define DED59_WIDTH                                                           1
#define DED59_SHIFT                                                          27
#define DED59_MASK                                                   0x08000000
#define DED59_RD(src)                                (((src) & 0x08000000)>>27)
#define DED59_WR(src)                           (((u32)(src)<<27) & 0x08000000)
#define DED59_SET(dst,src) \
                      (((dst) & ~0x08000000) | (((u32)(src)<<27) & 0x08000000))
/*	 Fields DED58	 */
#define DED58_WIDTH                                                           1
#define DED58_SHIFT                                                          26
#define DED58_MASK                                                   0x04000000
#define DED58_RD(src)                                (((src) & 0x04000000)>>26)
#define DED58_WR(src)                           (((u32)(src)<<26) & 0x04000000)
#define DED58_SET(dst,src) \
                      (((dst) & ~0x04000000) | (((u32)(src)<<26) & 0x04000000))
/*	 Fields DED57	 */
#define DED57_WIDTH                                                           1
#define DED57_SHIFT                                                          25
#define DED57_MASK                                                   0x02000000
#define DED57_RD(src)                                (((src) & 0x02000000)>>25)
#define DED57_WR(src)                           (((u32)(src)<<25) & 0x02000000)
#define DED57_SET(dst,src) \
                      (((dst) & ~0x02000000) | (((u32)(src)<<25) & 0x02000000))
/*	 Fields DED56	 */
#define DED56_WIDTH                                                           1
#define DED56_SHIFT                                                          24
#define DED56_MASK                                                   0x01000000
#define DED56_RD(src)                                (((src) & 0x01000000)>>24)
#define DED56_WR(src)                           (((u32)(src)<<24) & 0x01000000)
#define DED56_SET(dst,src) \
                      (((dst) & ~0x01000000) | (((u32)(src)<<24) & 0x01000000))
/*	 Fields DED55	 */
#define DED55_WIDTH                                                           1
#define DED55_SHIFT                                                          23
#define DED55_MASK                                                   0x00800000
#define DED55_RD(src)                                (((src) & 0x00800000)>>23)
#define DED55_WR(src)                           (((u32)(src)<<23) & 0x00800000)
#define DED55_SET(dst,src) \
                      (((dst) & ~0x00800000) | (((u32)(src)<<23) & 0x00800000))
/*	 Fields DED54	 */
#define DED54_WIDTH                                                           1
#define DED54_SHIFT                                                          22
#define DED54_MASK                                                   0x00400000
#define DED54_RD(src)                                (((src) & 0x00400000)>>22)
#define DED54_WR(src)                           (((u32)(src)<<22) & 0x00400000)
#define DED54_SET(dst,src) \
                      (((dst) & ~0x00400000) | (((u32)(src)<<22) & 0x00400000))
/*	 Fields DED53	 */
#define DED53_WIDTH                                                           1
#define DED53_SHIFT                                                          21
#define DED53_MASK                                                   0x00200000
#define DED53_RD(src)                                (((src) & 0x00200000)>>21)
#define DED53_WR(src)                           (((u32)(src)<<21) & 0x00200000)
#define DED53_SET(dst,src) \
                      (((dst) & ~0x00200000) | (((u32)(src)<<21) & 0x00200000))
/*	 Fields DED52	 */
#define DED52_WIDTH                                                           1
#define DED52_SHIFT                                                          20
#define DED52_MASK                                                   0x00100000
#define DED52_RD(src)                                (((src) & 0x00100000)>>20)
#define DED52_WR(src)                           (((u32)(src)<<20) & 0x00100000)
#define DED52_SET(dst,src) \
                      (((dst) & ~0x00100000) | (((u32)(src)<<20) & 0x00100000))
/*	 Fields DED51	 */
#define DED51_WIDTH                                                           1
#define DED51_SHIFT                                                          19
#define DED51_MASK                                                   0x00080000
#define DED51_RD(src)                                (((src) & 0x00080000)>>19)
#define DED51_WR(src)                           (((u32)(src)<<19) & 0x00080000)
#define DED51_SET(dst,src) \
                      (((dst) & ~0x00080000) | (((u32)(src)<<19) & 0x00080000))
/*	 Fields DED50	 */
#define DED50_WIDTH                                                           1
#define DED50_SHIFT                                                          18
#define DED50_MASK                                                   0x00040000
#define DED50_RD(src)                                (((src) & 0x00040000)>>18)
#define DED50_WR(src)                           (((u32)(src)<<18) & 0x00040000)
#define DED50_SET(dst,src) \
                      (((dst) & ~0x00040000) | (((u32)(src)<<18) & 0x00040000))
/*	 Fields DED49	 */
#define DED49_WIDTH                                                           1
#define DED49_SHIFT                                                          17
#define DED49_MASK                                                   0x00020000
#define DED49_RD(src)                                (((src) & 0x00020000)>>17)
#define DED49_WR(src)                           (((u32)(src)<<17) & 0x00020000)
#define DED49_SET(dst,src) \
                      (((dst) & ~0x00020000) | (((u32)(src)<<17) & 0x00020000))
/*	 Fields DED48	 */
#define DED48_WIDTH                                                           1
#define DED48_SHIFT                                                          16
#define DED48_MASK                                                   0x00010000
#define DED48_RD(src)                                (((src) & 0x00010000)>>16)
#define DED48_WR(src)                           (((u32)(src)<<16) & 0x00010000)
#define DED48_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*	 Fields DED47	 */
#define DED47_WIDTH                                                           1
#define DED47_SHIFT                                                          15
#define DED47_MASK                                                   0x00008000
#define DED47_RD(src)                                (((src) & 0x00008000)>>15)
#define DED47_WR(src)                           (((u32)(src)<<15) & 0x00008000)
#define DED47_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*	 Fields DED46	 */
#define DED46_WIDTH                                                           1
#define DED46_SHIFT                                                          14
#define DED46_MASK                                                   0x00004000
#define DED46_RD(src)                                (((src) & 0x00004000)>>14)
#define DED46_WR(src)                           (((u32)(src)<<14) & 0x00004000)
#define DED46_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*	 Fields DED45	 */
#define DED45_WIDTH                                                           1
#define DED45_SHIFT                                                          13
#define DED45_MASK                                                   0x00002000
#define DED45_RD(src)                                (((src) & 0x00002000)>>13)
#define DED45_WR(src)                           (((u32)(src)<<13) & 0x00002000)
#define DED45_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*	 Fields DED44	 */
#define DED44_WIDTH                                                           1
#define DED44_SHIFT                                                          12
#define DED44_MASK                                                   0x00001000
#define DED44_RD(src)                                (((src) & 0x00001000)>>12)
#define DED44_WR(src)                           (((u32)(src)<<12) & 0x00001000)
#define DED44_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*	 Fields DED43	 */
#define DED43_WIDTH                                                           1
#define DED43_SHIFT                                                          11
#define DED43_MASK                                                   0x00000800
#define DED43_RD(src)                                (((src) & 0x00000800)>>11)
#define DED43_WR(src)                           (((u32)(src)<<11) & 0x00000800)
#define DED43_SET(dst,src) \
                      (((dst) & ~0x00000800) | (((u32)(src)<<11) & 0x00000800))
/*	 Fields DED42	 */
#define DED42_WIDTH                                                           1
#define DED42_SHIFT                                                          10
#define DED42_MASK                                                   0x00000400
#define DED42_RD(src)                                (((src) & 0x00000400)>>10)
#define DED42_WR(src)                           (((u32)(src)<<10) & 0x00000400)
#define DED42_SET(dst,src) \
                      (((dst) & ~0x00000400) | (((u32)(src)<<10) & 0x00000400))
/*	 Fields DED41	 */
#define DED41_WIDTH                                                           1
#define DED41_SHIFT                                                           9
#define DED41_MASK                                                   0x00000200
#define DED41_RD(src)                                 (((src) & 0x00000200)>>9)
#define DED41_WR(src)                            (((u32)(src)<<9) & 0x00000200)
#define DED41_SET(dst,src) \
                       (((dst) & ~0x00000200) | (((u32)(src)<<9) & 0x00000200))
/*	 Fields DED40	 */
#define DED40_WIDTH                                                           1
#define DED40_SHIFT                                                           8
#define DED40_MASK                                                   0x00000100
#define DED40_RD(src)                                 (((src) & 0x00000100)>>8)
#define DED40_WR(src)                            (((u32)(src)<<8) & 0x00000100)
#define DED40_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields DED39	 */
#define DED39_WIDTH                                                           1
#define DED39_SHIFT                                                           7
#define DED39_MASK                                                   0x00000080
#define DED39_RD(src)                                 (((src) & 0x00000080)>>7)
#define DED39_WR(src)                            (((u32)(src)<<7) & 0x00000080)
#define DED39_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*	 Fields DED38	 */
#define DED38_WIDTH                                                           1
#define DED38_SHIFT                                                           6
#define DED38_MASK                                                   0x00000040
#define DED38_RD(src)                                 (((src) & 0x00000040)>>6)
#define DED38_WR(src)                            (((u32)(src)<<6) & 0x00000040)
#define DED38_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*	 Fields DED37	 */
#define DED37_WIDTH                                                           1
#define DED37_SHIFT                                                           5
#define DED37_MASK                                                   0x00000020
#define DED37_RD(src)                                 (((src) & 0x00000020)>>5)
#define DED37_WR(src)                            (((u32)(src)<<5) & 0x00000020)
#define DED37_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*	 Fields DED36	 */
#define DED36_WIDTH                                                           1
#define DED36_SHIFT                                                           4
#define DED36_MASK                                                   0x00000010
#define DED36_RD(src)                                 (((src) & 0x00000010)>>4)
#define DED36_WR(src)                            (((u32)(src)<<4) & 0x00000010)
#define DED36_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*	 Fields DED35	 */
#define DED35_WIDTH                                                           1
#define DED35_SHIFT                                                           3
#define DED35_MASK                                                   0x00000008
#define DED35_RD(src)                                 (((src) & 0x00000008)>>3)
#define DED35_WR(src)                            (((u32)(src)<<3) & 0x00000008)
#define DED35_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*	 Fields DED34	 */
#define DED34_WIDTH                                                           1
#define DED34_SHIFT                                                           2
#define DED34_MASK                                                   0x00000004
#define DED34_RD(src)                                 (((src) & 0x00000004)>>2)
#define DED34_WR(src)                            (((u32)(src)<<2) & 0x00000004)
#define DED34_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields DED33	 */
#define DED33_WIDTH                                                           1
#define DED33_SHIFT                                                           1
#define DED33_MASK                                                   0x00000002
#define DED33_RD(src)                                 (((src) & 0x00000002)>>1)
#define DED33_WR(src)                            (((u32)(src)<<1) & 0x00000002)
#define DED33_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields DED32	 */
#define DED32_WIDTH                                                           1
#define DED32_SHIFT                                                           0
#define DED32_MASK                                                   0x00000001
#define DED32_RD(src)                                    (((src) & 0x00000001))
#define DED32_WR(src)                               (((u32)(src)) & 0x00000001)
#define DED32_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register GLBL_DED_ERRHMask	*/
/*    Mask Register Fields DED63Mask    */
#define DED63MASK_WIDTH                                                       1
#define DED63MASK_SHIFT                                                      31
#define DED63MASK_MASK                                               0x80000000
#define DED63MASK_RD(src)                            (((src) & 0x80000000)>>31)
#define DED63MASK_WR(src)                       (((u32)(src)<<31) & 0x80000000)
#define DED63MASK_SET(dst,src) \
                      (((dst) & ~0x80000000) | (((u32)(src)<<31) & 0x80000000))
/*    Mask Register Fields DED62Mask    */
#define DED62MASK_WIDTH                                                       1
#define DED62MASK_SHIFT                                                      30
#define DED62MASK_MASK                                               0x40000000
#define DED62MASK_RD(src)                            (((src) & 0x40000000)>>30)
#define DED62MASK_WR(src)                       (((u32)(src)<<30) & 0x40000000)
#define DED62MASK_SET(dst,src) \
                      (((dst) & ~0x40000000) | (((u32)(src)<<30) & 0x40000000))
/*    Mask Register Fields DED61Mask    */
#define DED61MASK_WIDTH                                                       1
#define DED61MASK_SHIFT                                                      29
#define DED61MASK_MASK                                               0x20000000
#define DED61MASK_RD(src)                            (((src) & 0x20000000)>>29)
#define DED61MASK_WR(src)                       (((u32)(src)<<29) & 0x20000000)
#define DED61MASK_SET(dst,src) \
                      (((dst) & ~0x20000000) | (((u32)(src)<<29) & 0x20000000))
/*    Mask Register Fields DED60Mask    */
#define DED60MASK_WIDTH                                                       1
#define DED60MASK_SHIFT                                                      28
#define DED60MASK_MASK                                               0x10000000
#define DED60MASK_RD(src)                            (((src) & 0x10000000)>>28)
#define DED60MASK_WR(src)                       (((u32)(src)<<28) & 0x10000000)
#define DED60MASK_SET(dst,src) \
                      (((dst) & ~0x10000000) | (((u32)(src)<<28) & 0x10000000))
/*    Mask Register Fields DED59Mask    */
#define DED59MASK_WIDTH                                                       1
#define DED59MASK_SHIFT                                                      27
#define DED59MASK_MASK                                               0x08000000
#define DED59MASK_RD(src)                            (((src) & 0x08000000)>>27)
#define DED59MASK_WR(src)                       (((u32)(src)<<27) & 0x08000000)
#define DED59MASK_SET(dst,src) \
                      (((dst) & ~0x08000000) | (((u32)(src)<<27) & 0x08000000))
/*    Mask Register Fields DED58Mask    */
#define DED58MASK_WIDTH                                                       1
#define DED58MASK_SHIFT                                                      26
#define DED58MASK_MASK                                               0x04000000
#define DED58MASK_RD(src)                            (((src) & 0x04000000)>>26)
#define DED58MASK_WR(src)                       (((u32)(src)<<26) & 0x04000000)
#define DED58MASK_SET(dst,src) \
                      (((dst) & ~0x04000000) | (((u32)(src)<<26) & 0x04000000))
/*    Mask Register Fields DED57Mask    */
#define DED57MASK_WIDTH                                                       1
#define DED57MASK_SHIFT                                                      25
#define DED57MASK_MASK                                               0x02000000
#define DED57MASK_RD(src)                            (((src) & 0x02000000)>>25)
#define DED57MASK_WR(src)                       (((u32)(src)<<25) & 0x02000000)
#define DED57MASK_SET(dst,src) \
                      (((dst) & ~0x02000000) | (((u32)(src)<<25) & 0x02000000))
/*    Mask Register Fields DED56Mask    */
#define DED56MASK_WIDTH                                                       1
#define DED56MASK_SHIFT                                                      24
#define DED56MASK_MASK                                               0x01000000
#define DED56MASK_RD(src)                            (((src) & 0x01000000)>>24)
#define DED56MASK_WR(src)                       (((u32)(src)<<24) & 0x01000000)
#define DED56MASK_SET(dst,src) \
                      (((dst) & ~0x01000000) | (((u32)(src)<<24) & 0x01000000))
/*    Mask Register Fields DED55Mask    */
#define DED55MASK_WIDTH                                                       1
#define DED55MASK_SHIFT                                                      23
#define DED55MASK_MASK                                               0x00800000
#define DED55MASK_RD(src)                            (((src) & 0x00800000)>>23)
#define DED55MASK_WR(src)                       (((u32)(src)<<23) & 0x00800000)
#define DED55MASK_SET(dst,src) \
                      (((dst) & ~0x00800000) | (((u32)(src)<<23) & 0x00800000))
/*    Mask Register Fields DED54Mask    */
#define DED54MASK_WIDTH                                                       1
#define DED54MASK_SHIFT                                                      22
#define DED54MASK_MASK                                               0x00400000
#define DED54MASK_RD(src)                            (((src) & 0x00400000)>>22)
#define DED54MASK_WR(src)                       (((u32)(src)<<22) & 0x00400000)
#define DED54MASK_SET(dst,src) \
                      (((dst) & ~0x00400000) | (((u32)(src)<<22) & 0x00400000))
/*    Mask Register Fields DED53Mask    */
#define DED53MASK_WIDTH                                                       1
#define DED53MASK_SHIFT                                                      21
#define DED53MASK_MASK                                               0x00200000
#define DED53MASK_RD(src)                            (((src) & 0x00200000)>>21)
#define DED53MASK_WR(src)                       (((u32)(src)<<21) & 0x00200000)
#define DED53MASK_SET(dst,src) \
                      (((dst) & ~0x00200000) | (((u32)(src)<<21) & 0x00200000))
/*    Mask Register Fields DED52Mask    */
#define DED52MASK_WIDTH                                                       1
#define DED52MASK_SHIFT                                                      20
#define DED52MASK_MASK                                               0x00100000
#define DED52MASK_RD(src)                            (((src) & 0x00100000)>>20)
#define DED52MASK_WR(src)                       (((u32)(src)<<20) & 0x00100000)
#define DED52MASK_SET(dst,src) \
                      (((dst) & ~0x00100000) | (((u32)(src)<<20) & 0x00100000))
/*    Mask Register Fields DED51Mask    */
#define DED51MASK_WIDTH                                                       1
#define DED51MASK_SHIFT                                                      19
#define DED51MASK_MASK                                               0x00080000
#define DED51MASK_RD(src)                            (((src) & 0x00080000)>>19)
#define DED51MASK_WR(src)                       (((u32)(src)<<19) & 0x00080000)
#define DED51MASK_SET(dst,src) \
                      (((dst) & ~0x00080000) | (((u32)(src)<<19) & 0x00080000))
/*    Mask Register Fields DED50Mask    */
#define DED50MASK_WIDTH                                                       1
#define DED50MASK_SHIFT                                                      18
#define DED50MASK_MASK                                               0x00040000
#define DED50MASK_RD(src)                            (((src) & 0x00040000)>>18)
#define DED50MASK_WR(src)                       (((u32)(src)<<18) & 0x00040000)
#define DED50MASK_SET(dst,src) \
                      (((dst) & ~0x00040000) | (((u32)(src)<<18) & 0x00040000))
/*    Mask Register Fields DED49Mask    */
#define DED49MASK_WIDTH                                                       1
#define DED49MASK_SHIFT                                                      17
#define DED49MASK_MASK                                               0x00020000
#define DED49MASK_RD(src)                            (((src) & 0x00020000)>>17)
#define DED49MASK_WR(src)                       (((u32)(src)<<17) & 0x00020000)
#define DED49MASK_SET(dst,src) \
                      (((dst) & ~0x00020000) | (((u32)(src)<<17) & 0x00020000))
/*    Mask Register Fields DED48Mask    */
#define DED48MASK_WIDTH                                                       1
#define DED48MASK_SHIFT                                                      16
#define DED48MASK_MASK                                               0x00010000
#define DED48MASK_RD(src)                            (((src) & 0x00010000)>>16)
#define DED48MASK_WR(src)                       (((u32)(src)<<16) & 0x00010000)
#define DED48MASK_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*    Mask Register Fields DED47Mask    */
#define DED47MASK_WIDTH                                                       1
#define DED47MASK_SHIFT                                                      15
#define DED47MASK_MASK                                               0x00008000
#define DED47MASK_RD(src)                            (((src) & 0x00008000)>>15)
#define DED47MASK_WR(src)                       (((u32)(src)<<15) & 0x00008000)
#define DED47MASK_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*    Mask Register Fields DED46Mask    */
#define DED46MASK_WIDTH                                                       1
#define DED46MASK_SHIFT                                                      14
#define DED46MASK_MASK                                               0x00004000
#define DED46MASK_RD(src)                            (((src) & 0x00004000)>>14)
#define DED46MASK_WR(src)                       (((u32)(src)<<14) & 0x00004000)
#define DED46MASK_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*    Mask Register Fields DED45Mask    */
#define DED45MASK_WIDTH                                                       1
#define DED45MASK_SHIFT                                                      13
#define DED45MASK_MASK                                               0x00002000
#define DED45MASK_RD(src)                            (((src) & 0x00002000)>>13)
#define DED45MASK_WR(src)                       (((u32)(src)<<13) & 0x00002000)
#define DED45MASK_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*    Mask Register Fields DED44Mask    */
#define DED44MASK_WIDTH                                                       1
#define DED44MASK_SHIFT                                                      12
#define DED44MASK_MASK                                               0x00001000
#define DED44MASK_RD(src)                            (((src) & 0x00001000)>>12)
#define DED44MASK_WR(src)                       (((u32)(src)<<12) & 0x00001000)
#define DED44MASK_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*    Mask Register Fields DED43Mask    */
#define DED43MASK_WIDTH                                                       1
#define DED43MASK_SHIFT                                                      11
#define DED43MASK_MASK                                               0x00000800
#define DED43MASK_RD(src)                            (((src) & 0x00000800)>>11)
#define DED43MASK_WR(src)                       (((u32)(src)<<11) & 0x00000800)
#define DED43MASK_SET(dst,src) \
                      (((dst) & ~0x00000800) | (((u32)(src)<<11) & 0x00000800))
/*    Mask Register Fields DED42Mask    */
#define DED42MASK_WIDTH                                                       1
#define DED42MASK_SHIFT                                                      10
#define DED42MASK_MASK                                               0x00000400
#define DED42MASK_RD(src)                            (((src) & 0x00000400)>>10)
#define DED42MASK_WR(src)                       (((u32)(src)<<10) & 0x00000400)
#define DED42MASK_SET(dst,src) \
                      (((dst) & ~0x00000400) | (((u32)(src)<<10) & 0x00000400))
/*    Mask Register Fields DED41Mask    */
#define DED41MASK_WIDTH                                                       1
#define DED41MASK_SHIFT                                                       9
#define DED41MASK_MASK                                               0x00000200
#define DED41MASK_RD(src)                             (((src) & 0x00000200)>>9)
#define DED41MASK_WR(src)                        (((u32)(src)<<9) & 0x00000200)
#define DED41MASK_SET(dst,src) \
                       (((dst) & ~0x00000200) | (((u32)(src)<<9) & 0x00000200))
/*    Mask Register Fields DED40Mask    */
#define DED40MASK_WIDTH                                                       1
#define DED40MASK_SHIFT                                                       8
#define DED40MASK_MASK                                               0x00000100
#define DED40MASK_RD(src)                             (((src) & 0x00000100)>>8)
#define DED40MASK_WR(src)                        (((u32)(src)<<8) & 0x00000100)
#define DED40MASK_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*    Mask Register Fields DED39Mask    */
#define DED39MASK_WIDTH                                                       1
#define DED39MASK_SHIFT                                                       7
#define DED39MASK_MASK                                               0x00000080
#define DED39MASK_RD(src)                             (((src) & 0x00000080)>>7)
#define DED39MASK_WR(src)                        (((u32)(src)<<7) & 0x00000080)
#define DED39MASK_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*    Mask Register Fields DED38Mask    */
#define DED38MASK_WIDTH                                                       1
#define DED38MASK_SHIFT                                                       6
#define DED38MASK_MASK                                               0x00000040
#define DED38MASK_RD(src)                             (((src) & 0x00000040)>>6)
#define DED38MASK_WR(src)                        (((u32)(src)<<6) & 0x00000040)
#define DED38MASK_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*    Mask Register Fields DED37Mask    */
#define DED37MASK_WIDTH                                                       1
#define DED37MASK_SHIFT                                                       5
#define DED37MASK_MASK                                               0x00000020
#define DED37MASK_RD(src)                             (((src) & 0x00000020)>>5)
#define DED37MASK_WR(src)                        (((u32)(src)<<5) & 0x00000020)
#define DED37MASK_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*    Mask Register Fields DED36Mask    */
#define DED36MASK_WIDTH                                                       1
#define DED36MASK_SHIFT                                                       4
#define DED36MASK_MASK                                               0x00000010
#define DED36MASK_RD(src)                             (((src) & 0x00000010)>>4)
#define DED36MASK_WR(src)                        (((u32)(src)<<4) & 0x00000010)
#define DED36MASK_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*    Mask Register Fields DED35Mask    */
#define DED35MASK_WIDTH                                                       1
#define DED35MASK_SHIFT                                                       3
#define DED35MASK_MASK                                               0x00000008
#define DED35MASK_RD(src)                             (((src) & 0x00000008)>>3)
#define DED35MASK_WR(src)                        (((u32)(src)<<3) & 0x00000008)
#define DED35MASK_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*    Mask Register Fields DED34Mask    */
#define DED34MASK_WIDTH                                                       1
#define DED34MASK_SHIFT                                                       2
#define DED34MASK_MASK                                               0x00000004
#define DED34MASK_RD(src)                             (((src) & 0x00000004)>>2)
#define DED34MASK_WR(src)                        (((u32)(src)<<2) & 0x00000004)
#define DED34MASK_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*    Mask Register Fields DED33Mask    */
#define DED33MASK_WIDTH                                                       1
#define DED33MASK_SHIFT                                                       1
#define DED33MASK_MASK                                               0x00000002
#define DED33MASK_RD(src)                             (((src) & 0x00000002)>>1)
#define DED33MASK_WR(src)                        (((u32)(src)<<1) & 0x00000002)
#define DED33MASK_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*    Mask Register Fields DED32Mask    */
#define DED32MASK_WIDTH                                                       1
#define DED32MASK_SHIFT                                                       0
#define DED32MASK_MASK                                               0x00000001
#define DED32MASK_RD(src)                                (((src) & 0x00000001))
#define DED32MASK_WR(src)                           (((u32)(src)) & 0x00000001)
#define DED32MASK_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register GLBL_MDED_ERRL	*/ 
/*	 Fields MDED31	 */
#define MDED31_WIDTH                                                          1
#define MDED31_SHIFT                                                         31
#define MDED31_MASK                                                  0x80000000
#define MDED31_RD(src)                               (((src) & 0x80000000)>>31)
#define MDED31_WR(src)                          (((u32)(src)<<31) & 0x80000000)
#define MDED31_SET(dst,src) \
                      (((dst) & ~0x80000000) | (((u32)(src)<<31) & 0x80000000))
/*	 Fields MDED30	 */
#define MDED30_WIDTH                                                          1
#define MDED30_SHIFT                                                         30
#define MDED30_MASK                                                  0x40000000
#define MDED30_RD(src)                               (((src) & 0x40000000)>>30)
#define MDED30_WR(src)                          (((u32)(src)<<30) & 0x40000000)
#define MDED30_SET(dst,src) \
                      (((dst) & ~0x40000000) | (((u32)(src)<<30) & 0x40000000))
/*	 Fields MDED29	 */
#define MDED29_WIDTH                                                          1
#define MDED29_SHIFT                                                         29
#define MDED29_MASK                                                  0x20000000
#define MDED29_RD(src)                               (((src) & 0x20000000)>>29)
#define MDED29_WR(src)                          (((u32)(src)<<29) & 0x20000000)
#define MDED29_SET(dst,src) \
                      (((dst) & ~0x20000000) | (((u32)(src)<<29) & 0x20000000))
/*	 Fields MDED28	 */
#define MDED28_WIDTH                                                          1
#define MDED28_SHIFT                                                         28
#define MDED28_MASK                                                  0x10000000
#define MDED28_RD(src)                               (((src) & 0x10000000)>>28)
#define MDED28_WR(src)                          (((u32)(src)<<28) & 0x10000000)
#define MDED28_SET(dst,src) \
                      (((dst) & ~0x10000000) | (((u32)(src)<<28) & 0x10000000))
/*	 Fields MDED27	 */
#define MDED27_WIDTH                                                          1
#define MDED27_SHIFT                                                         27
#define MDED27_MASK                                                  0x08000000
#define MDED27_RD(src)                               (((src) & 0x08000000)>>27)
#define MDED27_WR(src)                          (((u32)(src)<<27) & 0x08000000)
#define MDED27_SET(dst,src) \
                      (((dst) & ~0x08000000) | (((u32)(src)<<27) & 0x08000000))
/*	 Fields MDED26	 */
#define MDED26_WIDTH                                                          1
#define MDED26_SHIFT                                                         26
#define MDED26_MASK                                                  0x04000000
#define MDED26_RD(src)                               (((src) & 0x04000000)>>26)
#define MDED26_WR(src)                          (((u32)(src)<<26) & 0x04000000)
#define MDED26_SET(dst,src) \
                      (((dst) & ~0x04000000) | (((u32)(src)<<26) & 0x04000000))
/*	 Fields MDED25	 */
#define MDED25_WIDTH                                                          1
#define MDED25_SHIFT                                                         25
#define MDED25_MASK                                                  0x02000000
#define MDED25_RD(src)                               (((src) & 0x02000000)>>25)
#define MDED25_WR(src)                          (((u32)(src)<<25) & 0x02000000)
#define MDED25_SET(dst,src) \
                      (((dst) & ~0x02000000) | (((u32)(src)<<25) & 0x02000000))
/*	 Fields MDED24	 */
#define MDED24_WIDTH                                                          1
#define MDED24_SHIFT                                                         24
#define MDED24_MASK                                                  0x01000000
#define MDED24_RD(src)                               (((src) & 0x01000000)>>24)
#define MDED24_WR(src)                          (((u32)(src)<<24) & 0x01000000)
#define MDED24_SET(dst,src) \
                      (((dst) & ~0x01000000) | (((u32)(src)<<24) & 0x01000000))
/*	 Fields MDED23	 */
#define MDED23_WIDTH                                                          1
#define MDED23_SHIFT                                                         23
#define MDED23_MASK                                                  0x00800000
#define MDED23_RD(src)                               (((src) & 0x00800000)>>23)
#define MDED23_WR(src)                          (((u32)(src)<<23) & 0x00800000)
#define MDED23_SET(dst,src) \
                      (((dst) & ~0x00800000) | (((u32)(src)<<23) & 0x00800000))
/*	 Fields MDED22	 */
#define MDED22_WIDTH                                                          1
#define MDED22_SHIFT                                                         22
#define MDED22_MASK                                                  0x00400000
#define MDED22_RD(src)                               (((src) & 0x00400000)>>22)
#define MDED22_WR(src)                          (((u32)(src)<<22) & 0x00400000)
#define MDED22_SET(dst,src) \
                      (((dst) & ~0x00400000) | (((u32)(src)<<22) & 0x00400000))
/*	 Fields MDED21	 */
#define MDED21_WIDTH                                                          1
#define MDED21_SHIFT                                                         21
#define MDED21_MASK                                                  0x00200000
#define MDED21_RD(src)                               (((src) & 0x00200000)>>21)
#define MDED21_WR(src)                          (((u32)(src)<<21) & 0x00200000)
#define MDED21_SET(dst,src) \
                      (((dst) & ~0x00200000) | (((u32)(src)<<21) & 0x00200000))
/*	 Fields MDED20	 */
#define MDED20_WIDTH                                                          1
#define MDED20_SHIFT                                                         20
#define MDED20_MASK                                                  0x00100000
#define MDED20_RD(src)                               (((src) & 0x00100000)>>20)
#define MDED20_WR(src)                          (((u32)(src)<<20) & 0x00100000)
#define MDED20_SET(dst,src) \
                      (((dst) & ~0x00100000) | (((u32)(src)<<20) & 0x00100000))
/*	 Fields MDED19	 */
#define MDED19_WIDTH                                                          1
#define MDED19_SHIFT                                                         19
#define MDED19_MASK                                                  0x00080000
#define MDED19_RD(src)                               (((src) & 0x00080000)>>19)
#define MDED19_WR(src)                          (((u32)(src)<<19) & 0x00080000)
#define MDED19_SET(dst,src) \
                      (((dst) & ~0x00080000) | (((u32)(src)<<19) & 0x00080000))
/*	 Fields MDED18	 */
#define MDED18_WIDTH                                                          1
#define MDED18_SHIFT                                                         18
#define MDED18_MASK                                                  0x00040000
#define MDED18_RD(src)                               (((src) & 0x00040000)>>18)
#define MDED18_WR(src)                          (((u32)(src)<<18) & 0x00040000)
#define MDED18_SET(dst,src) \
                      (((dst) & ~0x00040000) | (((u32)(src)<<18) & 0x00040000))
/*	 Fields MDED17	 */
#define MDED17_WIDTH                                                          1
#define MDED17_SHIFT                                                         17
#define MDED17_MASK                                                  0x00020000
#define MDED17_RD(src)                               (((src) & 0x00020000)>>17)
#define MDED17_WR(src)                          (((u32)(src)<<17) & 0x00020000)
#define MDED17_SET(dst,src) \
                      (((dst) & ~0x00020000) | (((u32)(src)<<17) & 0x00020000))
/*	 Fields MDED16	 */
#define MDED16_WIDTH                                                          1
#define MDED16_SHIFT                                                         16
#define MDED16_MASK                                                  0x00010000
#define MDED16_RD(src)                               (((src) & 0x00010000)>>16)
#define MDED16_WR(src)                          (((u32)(src)<<16) & 0x00010000)
#define MDED16_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*	 Fields MDED15	 */
#define MDED15_WIDTH                                                          1
#define MDED15_SHIFT                                                         15
#define MDED15_MASK                                                  0x00008000
#define MDED15_RD(src)                               (((src) & 0x00008000)>>15)
#define MDED15_WR(src)                          (((u32)(src)<<15) & 0x00008000)
#define MDED15_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*	 Fields MDED14	 */
#define MDED14_WIDTH                                                          1
#define MDED14_SHIFT                                                         14
#define MDED14_MASK                                                  0x00004000
#define MDED14_RD(src)                               (((src) & 0x00004000)>>14)
#define MDED14_WR(src)                          (((u32)(src)<<14) & 0x00004000)
#define MDED14_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*	 Fields MDED13	 */
#define MDED13_WIDTH                                                          1
#define MDED13_SHIFT                                                         13
#define MDED13_MASK                                                  0x00002000
#define MDED13_RD(src)                               (((src) & 0x00002000)>>13)
#define MDED13_WR(src)                          (((u32)(src)<<13) & 0x00002000)
#define MDED13_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*	 Fields MDED12	 */
#define MDED12_WIDTH                                                          1
#define MDED12_SHIFT                                                         12
#define MDED12_MASK                                                  0x00001000
#define MDED12_RD(src)                               (((src) & 0x00001000)>>12)
#define MDED12_WR(src)                          (((u32)(src)<<12) & 0x00001000)
#define MDED12_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*	 Fields MDED11	 */
#define MDED11_WIDTH                                                          1
#define MDED11_SHIFT                                                         11
#define MDED11_MASK                                                  0x00000800
#define MDED11_RD(src)                               (((src) & 0x00000800)>>11)
#define MDED11_WR(src)                          (((u32)(src)<<11) & 0x00000800)
#define MDED11_SET(dst,src) \
                      (((dst) & ~0x00000800) | (((u32)(src)<<11) & 0x00000800))
/*	 Fields MDED10	 */
#define MDED10_WIDTH                                                          1
#define MDED10_SHIFT                                                         10
#define MDED10_MASK                                                  0x00000400
#define MDED10_RD(src)                               (((src) & 0x00000400)>>10)
#define MDED10_WR(src)                          (((u32)(src)<<10) & 0x00000400)
#define MDED10_SET(dst,src) \
                      (((dst) & ~0x00000400) | (((u32)(src)<<10) & 0x00000400))
/*	 Fields MDED9	 */
#define MDED9_WIDTH                                                           1
#define MDED9_SHIFT                                                           9
#define MDED9_MASK                                                   0x00000200
#define MDED9_RD(src)                                 (((src) & 0x00000200)>>9)
#define MDED9_WR(src)                            (((u32)(src)<<9) & 0x00000200)
#define MDED9_SET(dst,src) \
                       (((dst) & ~0x00000200) | (((u32)(src)<<9) & 0x00000200))
/*	 Fields MDED8	 */
#define MDED8_WIDTH                                                           1
#define MDED8_SHIFT                                                           8
#define MDED8_MASK                                                   0x00000100
#define MDED8_RD(src)                                 (((src) & 0x00000100)>>8)
#define MDED8_WR(src)                            (((u32)(src)<<8) & 0x00000100)
#define MDED8_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields MDED7	 */
#define MDED7_WIDTH                                                           1
#define MDED7_SHIFT                                                           7
#define MDED7_MASK                                                   0x00000080
#define MDED7_RD(src)                                 (((src) & 0x00000080)>>7)
#define MDED7_WR(src)                            (((u32)(src)<<7) & 0x00000080)
#define MDED7_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*	 Fields MDED6	 */
#define MDED6_WIDTH                                                           1
#define MDED6_SHIFT                                                           6
#define MDED6_MASK                                                   0x00000040
#define MDED6_RD(src)                                 (((src) & 0x00000040)>>6)
#define MDED6_WR(src)                            (((u32)(src)<<6) & 0x00000040)
#define MDED6_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*	 Fields MDED5	 */
#define MDED5_WIDTH                                                           1
#define MDED5_SHIFT                                                           5
#define MDED5_MASK                                                   0x00000020
#define MDED5_RD(src)                                 (((src) & 0x00000020)>>5)
#define MDED5_WR(src)                            (((u32)(src)<<5) & 0x00000020)
#define MDED5_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*	 Fields MDED4	 */
#define MDED4_WIDTH                                                           1
#define MDED4_SHIFT                                                           4
#define MDED4_MASK                                                   0x00000010
#define MDED4_RD(src)                                 (((src) & 0x00000010)>>4)
#define MDED4_WR(src)                            (((u32)(src)<<4) & 0x00000010)
#define MDED4_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*	 Fields MDED3	 */
#define MDED3_WIDTH                                                           1
#define MDED3_SHIFT                                                           3
#define MDED3_MASK                                                   0x00000008
#define MDED3_RD(src)                                 (((src) & 0x00000008)>>3)
#define MDED3_WR(src)                            (((u32)(src)<<3) & 0x00000008)
#define MDED3_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*	 Fields MDED2	 */
#define MDED2_WIDTH                                                           1
#define MDED2_SHIFT                                                           2
#define MDED2_MASK                                                   0x00000004
#define MDED2_RD(src)                                 (((src) & 0x00000004)>>2)
#define MDED2_WR(src)                            (((u32)(src)<<2) & 0x00000004)
#define MDED2_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields MDED1	 */
#define MDED1_WIDTH                                                           1
#define MDED1_SHIFT                                                           1
#define MDED1_MASK                                                   0x00000002
#define MDED1_RD(src)                                 (((src) & 0x00000002)>>1)
#define MDED1_WR(src)                            (((u32)(src)<<1) & 0x00000002)
#define MDED1_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields MDED0	 */
#define MDED0_WIDTH                                                           1
#define MDED0_SHIFT                                                           0
#define MDED0_MASK                                                   0x00000001
#define MDED0_RD(src)                                    (((src) & 0x00000001))
#define MDED0_WR(src)                               (((u32)(src)) & 0x00000001)
#define MDED0_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register GLBL_MDED_ERRLMask	*/
/*    Mask Register Fields MDED31Mask    */
#define MDED31MASK_WIDTH                                                      1
#define MDED31MASK_SHIFT                                                     31
#define MDED31MASK_MASK                                              0x80000000
#define MDED31MASK_RD(src)                           (((src) & 0x80000000)>>31)
#define MDED31MASK_WR(src)                      (((u32)(src)<<31) & 0x80000000)
#define MDED31MASK_SET(dst,src) \
                      (((dst) & ~0x80000000) | (((u32)(src)<<31) & 0x80000000))
/*    Mask Register Fields MDED30Mask    */
#define MDED30MASK_WIDTH                                                      1
#define MDED30MASK_SHIFT                                                     30
#define MDED30MASK_MASK                                              0x40000000
#define MDED30MASK_RD(src)                           (((src) & 0x40000000)>>30)
#define MDED30MASK_WR(src)                      (((u32)(src)<<30) & 0x40000000)
#define MDED30MASK_SET(dst,src) \
                      (((dst) & ~0x40000000) | (((u32)(src)<<30) & 0x40000000))
/*    Mask Register Fields MDED29Mask    */
#define MDED29MASK_WIDTH                                                      1
#define MDED29MASK_SHIFT                                                     29
#define MDED29MASK_MASK                                              0x20000000
#define MDED29MASK_RD(src)                           (((src) & 0x20000000)>>29)
#define MDED29MASK_WR(src)                      (((u32)(src)<<29) & 0x20000000)
#define MDED29MASK_SET(dst,src) \
                      (((dst) & ~0x20000000) | (((u32)(src)<<29) & 0x20000000))
/*    Mask Register Fields MDED28Mask    */
#define MDED28MASK_WIDTH                                                      1
#define MDED28MASK_SHIFT                                                     28
#define MDED28MASK_MASK                                              0x10000000
#define MDED28MASK_RD(src)                           (((src) & 0x10000000)>>28)
#define MDED28MASK_WR(src)                      (((u32)(src)<<28) & 0x10000000)
#define MDED28MASK_SET(dst,src) \
                      (((dst) & ~0x10000000) | (((u32)(src)<<28) & 0x10000000))
/*    Mask Register Fields MDED27Mask    */
#define MDED27MASK_WIDTH                                                      1
#define MDED27MASK_SHIFT                                                     27
#define MDED27MASK_MASK                                              0x08000000
#define MDED27MASK_RD(src)                           (((src) & 0x08000000)>>27)
#define MDED27MASK_WR(src)                      (((u32)(src)<<27) & 0x08000000)
#define MDED27MASK_SET(dst,src) \
                      (((dst) & ~0x08000000) | (((u32)(src)<<27) & 0x08000000))
/*    Mask Register Fields MDED26Mask    */
#define MDED26MASK_WIDTH                                                      1
#define MDED26MASK_SHIFT                                                     26
#define MDED26MASK_MASK                                              0x04000000
#define MDED26MASK_RD(src)                           (((src) & 0x04000000)>>26)
#define MDED26MASK_WR(src)                      (((u32)(src)<<26) & 0x04000000)
#define MDED26MASK_SET(dst,src) \
                      (((dst) & ~0x04000000) | (((u32)(src)<<26) & 0x04000000))
/*    Mask Register Fields MDED25Mask    */
#define MDED25MASK_WIDTH                                                      1
#define MDED25MASK_SHIFT                                                     25
#define MDED25MASK_MASK                                              0x02000000
#define MDED25MASK_RD(src)                           (((src) & 0x02000000)>>25)
#define MDED25MASK_WR(src)                      (((u32)(src)<<25) & 0x02000000)
#define MDED25MASK_SET(dst,src) \
                      (((dst) & ~0x02000000) | (((u32)(src)<<25) & 0x02000000))
/*    Mask Register Fields MDED24Mask    */
#define MDED24MASK_WIDTH                                                      1
#define MDED24MASK_SHIFT                                                     24
#define MDED24MASK_MASK                                              0x01000000
#define MDED24MASK_RD(src)                           (((src) & 0x01000000)>>24)
#define MDED24MASK_WR(src)                      (((u32)(src)<<24) & 0x01000000)
#define MDED24MASK_SET(dst,src) \
                      (((dst) & ~0x01000000) | (((u32)(src)<<24) & 0x01000000))
/*    Mask Register Fields MDED23Mask    */
#define MDED23MASK_WIDTH                                                      1
#define MDED23MASK_SHIFT                                                     23
#define MDED23MASK_MASK                                              0x00800000
#define MDED23MASK_RD(src)                           (((src) & 0x00800000)>>23)
#define MDED23MASK_WR(src)                      (((u32)(src)<<23) & 0x00800000)
#define MDED23MASK_SET(dst,src) \
                      (((dst) & ~0x00800000) | (((u32)(src)<<23) & 0x00800000))
/*    Mask Register Fields MDED22Mask    */
#define MDED22MASK_WIDTH                                                      1
#define MDED22MASK_SHIFT                                                     22
#define MDED22MASK_MASK                                              0x00400000
#define MDED22MASK_RD(src)                           (((src) & 0x00400000)>>22)
#define MDED22MASK_WR(src)                      (((u32)(src)<<22) & 0x00400000)
#define MDED22MASK_SET(dst,src) \
                      (((dst) & ~0x00400000) | (((u32)(src)<<22) & 0x00400000))
/*    Mask Register Fields MDED21Mask    */
#define MDED21MASK_WIDTH                                                      1
#define MDED21MASK_SHIFT                                                     21
#define MDED21MASK_MASK                                              0x00200000
#define MDED21MASK_RD(src)                           (((src) & 0x00200000)>>21)
#define MDED21MASK_WR(src)                      (((u32)(src)<<21) & 0x00200000)
#define MDED21MASK_SET(dst,src) \
                      (((dst) & ~0x00200000) | (((u32)(src)<<21) & 0x00200000))
/*    Mask Register Fields MDED20Mask    */
#define MDED20MASK_WIDTH                                                      1
#define MDED20MASK_SHIFT                                                     20
#define MDED20MASK_MASK                                              0x00100000
#define MDED20MASK_RD(src)                           (((src) & 0x00100000)>>20)
#define MDED20MASK_WR(src)                      (((u32)(src)<<20) & 0x00100000)
#define MDED20MASK_SET(dst,src) \
                      (((dst) & ~0x00100000) | (((u32)(src)<<20) & 0x00100000))
/*    Mask Register Fields MDED19Mask    */
#define MDED19MASK_WIDTH                                                      1
#define MDED19MASK_SHIFT                                                     19
#define MDED19MASK_MASK                                              0x00080000
#define MDED19MASK_RD(src)                           (((src) & 0x00080000)>>19)
#define MDED19MASK_WR(src)                      (((u32)(src)<<19) & 0x00080000)
#define MDED19MASK_SET(dst,src) \
                      (((dst) & ~0x00080000) | (((u32)(src)<<19) & 0x00080000))
/*    Mask Register Fields MDED18Mask    */
#define MDED18MASK_WIDTH                                                      1
#define MDED18MASK_SHIFT                                                     18
#define MDED18MASK_MASK                                              0x00040000
#define MDED18MASK_RD(src)                           (((src) & 0x00040000)>>18)
#define MDED18MASK_WR(src)                      (((u32)(src)<<18) & 0x00040000)
#define MDED18MASK_SET(dst,src) \
                      (((dst) & ~0x00040000) | (((u32)(src)<<18) & 0x00040000))
/*    Mask Register Fields MDED17Mask    */
#define MDED17MASK_WIDTH                                                      1
#define MDED17MASK_SHIFT                                                     17
#define MDED17MASK_MASK                                              0x00020000
#define MDED17MASK_RD(src)                           (((src) & 0x00020000)>>17)
#define MDED17MASK_WR(src)                      (((u32)(src)<<17) & 0x00020000)
#define MDED17MASK_SET(dst,src) \
                      (((dst) & ~0x00020000) | (((u32)(src)<<17) & 0x00020000))
/*    Mask Register Fields MDED16Mask    */
#define MDED16MASK_WIDTH                                                      1
#define MDED16MASK_SHIFT                                                     16
#define MDED16MASK_MASK                                              0x00010000
#define MDED16MASK_RD(src)                           (((src) & 0x00010000)>>16)
#define MDED16MASK_WR(src)                      (((u32)(src)<<16) & 0x00010000)
#define MDED16MASK_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*    Mask Register Fields MDED15Mask    */
#define MDED15MASK_WIDTH                                                      1
#define MDED15MASK_SHIFT                                                     15
#define MDED15MASK_MASK                                              0x00008000
#define MDED15MASK_RD(src)                           (((src) & 0x00008000)>>15)
#define MDED15MASK_WR(src)                      (((u32)(src)<<15) & 0x00008000)
#define MDED15MASK_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*    Mask Register Fields MDED14Mask    */
#define MDED14MASK_WIDTH                                                      1
#define MDED14MASK_SHIFT                                                     14
#define MDED14MASK_MASK                                              0x00004000
#define MDED14MASK_RD(src)                           (((src) & 0x00004000)>>14)
#define MDED14MASK_WR(src)                      (((u32)(src)<<14) & 0x00004000)
#define MDED14MASK_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*    Mask Register Fields MDED13Mask    */
#define MDED13MASK_WIDTH                                                      1
#define MDED13MASK_SHIFT                                                     13
#define MDED13MASK_MASK                                              0x00002000
#define MDED13MASK_RD(src)                           (((src) & 0x00002000)>>13)
#define MDED13MASK_WR(src)                      (((u32)(src)<<13) & 0x00002000)
#define MDED13MASK_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*    Mask Register Fields MDED12Mask    */
#define MDED12MASK_WIDTH                                                      1
#define MDED12MASK_SHIFT                                                     12
#define MDED12MASK_MASK                                              0x00001000
#define MDED12MASK_RD(src)                           (((src) & 0x00001000)>>12)
#define MDED12MASK_WR(src)                      (((u32)(src)<<12) & 0x00001000)
#define MDED12MASK_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*    Mask Register Fields MDED11Mask    */
#define MDED11MASK_WIDTH                                                      1
#define MDED11MASK_SHIFT                                                     11
#define MDED11MASK_MASK                                              0x00000800
#define MDED11MASK_RD(src)                           (((src) & 0x00000800)>>11)
#define MDED11MASK_WR(src)                      (((u32)(src)<<11) & 0x00000800)
#define MDED11MASK_SET(dst,src) \
                      (((dst) & ~0x00000800) | (((u32)(src)<<11) & 0x00000800))
/*    Mask Register Fields MDED10Mask    */
#define MDED10MASK_WIDTH                                                      1
#define MDED10MASK_SHIFT                                                     10
#define MDED10MASK_MASK                                              0x00000400
#define MDED10MASK_RD(src)                           (((src) & 0x00000400)>>10)
#define MDED10MASK_WR(src)                      (((u32)(src)<<10) & 0x00000400)
#define MDED10MASK_SET(dst,src) \
                      (((dst) & ~0x00000400) | (((u32)(src)<<10) & 0x00000400))
/*    Mask Register Fields MDED9Mask    */
#define MDED9MASK_WIDTH                                                       1
#define MDED9MASK_SHIFT                                                       9
#define MDED9MASK_MASK                                               0x00000200
#define MDED9MASK_RD(src)                             (((src) & 0x00000200)>>9)
#define MDED9MASK_WR(src)                        (((u32)(src)<<9) & 0x00000200)
#define MDED9MASK_SET(dst,src) \
                       (((dst) & ~0x00000200) | (((u32)(src)<<9) & 0x00000200))
/*    Mask Register Fields MDED8Mask    */
#define MDED8MASK_WIDTH                                                       1
#define MDED8MASK_SHIFT                                                       8
#define MDED8MASK_MASK                                               0x00000100
#define MDED8MASK_RD(src)                             (((src) & 0x00000100)>>8)
#define MDED8MASK_WR(src)                        (((u32)(src)<<8) & 0x00000100)
#define MDED8MASK_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*    Mask Register Fields MDED7Mask    */
#define MDED7MASK_WIDTH                                                       1
#define MDED7MASK_SHIFT                                                       7
#define MDED7MASK_MASK                                               0x00000080
#define MDED7MASK_RD(src)                             (((src) & 0x00000080)>>7)
#define MDED7MASK_WR(src)                        (((u32)(src)<<7) & 0x00000080)
#define MDED7MASK_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*    Mask Register Fields MDED6Mask    */
#define MDED6MASK_WIDTH                                                       1
#define MDED6MASK_SHIFT                                                       6
#define MDED6MASK_MASK                                               0x00000040
#define MDED6MASK_RD(src)                             (((src) & 0x00000040)>>6)
#define MDED6MASK_WR(src)                        (((u32)(src)<<6) & 0x00000040)
#define MDED6MASK_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*    Mask Register Fields MDED5Mask    */
#define MDED5MASK_WIDTH                                                       1
#define MDED5MASK_SHIFT                                                       5
#define MDED5MASK_MASK                                               0x00000020
#define MDED5MASK_RD(src)                             (((src) & 0x00000020)>>5)
#define MDED5MASK_WR(src)                        (((u32)(src)<<5) & 0x00000020)
#define MDED5MASK_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*    Mask Register Fields MDED4Mask    */
#define MDED4MASK_WIDTH                                                       1
#define MDED4MASK_SHIFT                                                       4
#define MDED4MASK_MASK                                               0x00000010
#define MDED4MASK_RD(src)                             (((src) & 0x00000010)>>4)
#define MDED4MASK_WR(src)                        (((u32)(src)<<4) & 0x00000010)
#define MDED4MASK_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*    Mask Register Fields MDED3Mask    */
#define MDED3MASK_WIDTH                                                       1
#define MDED3MASK_SHIFT                                                       3
#define MDED3MASK_MASK                                               0x00000008
#define MDED3MASK_RD(src)                             (((src) & 0x00000008)>>3)
#define MDED3MASK_WR(src)                        (((u32)(src)<<3) & 0x00000008)
#define MDED3MASK_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*    Mask Register Fields MDED2Mask    */
#define MDED2MASK_WIDTH                                                       1
#define MDED2MASK_SHIFT                                                       2
#define MDED2MASK_MASK                                               0x00000004
#define MDED2MASK_RD(src)                             (((src) & 0x00000004)>>2)
#define MDED2MASK_WR(src)                        (((u32)(src)<<2) & 0x00000004)
#define MDED2MASK_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*    Mask Register Fields MDED1Mask    */
#define MDED1MASK_WIDTH                                                       1
#define MDED1MASK_SHIFT                                                       1
#define MDED1MASK_MASK                                               0x00000002
#define MDED1MASK_RD(src)                             (((src) & 0x00000002)>>1)
#define MDED1MASK_WR(src)                        (((u32)(src)<<1) & 0x00000002)
#define MDED1MASK_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*    Mask Register Fields MDED0Mask    */
#define MDED0MASK_WIDTH                                                       1
#define MDED0MASK_SHIFT                                                       0
#define MDED0MASK_MASK                                               0x00000001
#define MDED0MASK_RD(src)                                (((src) & 0x00000001))
#define MDED0MASK_WR(src)                           (((u32)(src)) & 0x00000001)
#define MDED0MASK_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register GLBL_MDED_ERRH	*/ 
/*	 Fields MDED63	 */
#define MDED63_WIDTH                                                          1
#define MDED63_SHIFT                                                         31
#define MDED63_MASK                                                  0x80000000
#define MDED63_RD(src)                               (((src) & 0x80000000)>>31)
#define MDED63_WR(src)                          (((u32)(src)<<31) & 0x80000000)
#define MDED63_SET(dst,src) \
                      (((dst) & ~0x80000000) | (((u32)(src)<<31) & 0x80000000))
/*	 Fields MDED62	 */
#define MDED62_WIDTH                                                          1
#define MDED62_SHIFT                                                         30
#define MDED62_MASK                                                  0x40000000
#define MDED62_RD(src)                               (((src) & 0x40000000)>>30)
#define MDED62_WR(src)                          (((u32)(src)<<30) & 0x40000000)
#define MDED62_SET(dst,src) \
                      (((dst) & ~0x40000000) | (((u32)(src)<<30) & 0x40000000))
/*	 Fields MDED61	 */
#define MDED61_WIDTH                                                          1
#define MDED61_SHIFT                                                         29
#define MDED61_MASK                                                  0x20000000
#define MDED61_RD(src)                               (((src) & 0x20000000)>>29)
#define MDED61_WR(src)                          (((u32)(src)<<29) & 0x20000000)
#define MDED61_SET(dst,src) \
                      (((dst) & ~0x20000000) | (((u32)(src)<<29) & 0x20000000))
/*	 Fields MDED60	 */
#define MDED60_WIDTH                                                          1
#define MDED60_SHIFT                                                         28
#define MDED60_MASK                                                  0x10000000
#define MDED60_RD(src)                               (((src) & 0x10000000)>>28)
#define MDED60_WR(src)                          (((u32)(src)<<28) & 0x10000000)
#define MDED60_SET(dst,src) \
                      (((dst) & ~0x10000000) | (((u32)(src)<<28) & 0x10000000))
/*	 Fields MDED59	 */
#define MDED59_WIDTH                                                          1
#define MDED59_SHIFT                                                         27
#define MDED59_MASK                                                  0x08000000
#define MDED59_RD(src)                               (((src) & 0x08000000)>>27)
#define MDED59_WR(src)                          (((u32)(src)<<27) & 0x08000000)
#define MDED59_SET(dst,src) \
                      (((dst) & ~0x08000000) | (((u32)(src)<<27) & 0x08000000))
/*	 Fields MDED58	 */
#define MDED58_WIDTH                                                          1
#define MDED58_SHIFT                                                         26
#define MDED58_MASK                                                  0x04000000
#define MDED58_RD(src)                               (((src) & 0x04000000)>>26)
#define MDED58_WR(src)                          (((u32)(src)<<26) & 0x04000000)
#define MDED58_SET(dst,src) \
                      (((dst) & ~0x04000000) | (((u32)(src)<<26) & 0x04000000))
/*	 Fields MDED57	 */
#define MDED57_WIDTH                                                          1
#define MDED57_SHIFT                                                         25
#define MDED57_MASK                                                  0x02000000
#define MDED57_RD(src)                               (((src) & 0x02000000)>>25)
#define MDED57_WR(src)                          (((u32)(src)<<25) & 0x02000000)
#define MDED57_SET(dst,src) \
                      (((dst) & ~0x02000000) | (((u32)(src)<<25) & 0x02000000))
/*	 Fields MDED56	 */
#define MDED56_WIDTH                                                          1
#define MDED56_SHIFT                                                         24
#define MDED56_MASK                                                  0x01000000
#define MDED56_RD(src)                               (((src) & 0x01000000)>>24)
#define MDED56_WR(src)                          (((u32)(src)<<24) & 0x01000000)
#define MDED56_SET(dst,src) \
                      (((dst) & ~0x01000000) | (((u32)(src)<<24) & 0x01000000))
/*	 Fields MDED55	 */
#define MDED55_WIDTH                                                          1
#define MDED55_SHIFT                                                         23
#define MDED55_MASK                                                  0x00800000
#define MDED55_RD(src)                               (((src) & 0x00800000)>>23)
#define MDED55_WR(src)                          (((u32)(src)<<23) & 0x00800000)
#define MDED55_SET(dst,src) \
                      (((dst) & ~0x00800000) | (((u32)(src)<<23) & 0x00800000))
/*	 Fields MDED54	 */
#define MDED54_WIDTH                                                          1
#define MDED54_SHIFT                                                         22
#define MDED54_MASK                                                  0x00400000
#define MDED54_RD(src)                               (((src) & 0x00400000)>>22)
#define MDED54_WR(src)                          (((u32)(src)<<22) & 0x00400000)
#define MDED54_SET(dst,src) \
                      (((dst) & ~0x00400000) | (((u32)(src)<<22) & 0x00400000))
/*	 Fields MDED53	 */
#define MDED53_WIDTH                                                          1
#define MDED53_SHIFT                                                         21
#define MDED53_MASK                                                  0x00200000
#define MDED53_RD(src)                               (((src) & 0x00200000)>>21)
#define MDED53_WR(src)                          (((u32)(src)<<21) & 0x00200000)
#define MDED53_SET(dst,src) \
                      (((dst) & ~0x00200000) | (((u32)(src)<<21) & 0x00200000))
/*	 Fields MDED52	 */
#define MDED52_WIDTH                                                          1
#define MDED52_SHIFT                                                         20
#define MDED52_MASK                                                  0x00100000
#define MDED52_RD(src)                               (((src) & 0x00100000)>>20)
#define MDED52_WR(src)                          (((u32)(src)<<20) & 0x00100000)
#define MDED52_SET(dst,src) \
                      (((dst) & ~0x00100000) | (((u32)(src)<<20) & 0x00100000))
/*	 Fields MDED51	 */
#define MDED51_WIDTH                                                          1
#define MDED51_SHIFT                                                         19
#define MDED51_MASK                                                  0x00080000
#define MDED51_RD(src)                               (((src) & 0x00080000)>>19)
#define MDED51_WR(src)                          (((u32)(src)<<19) & 0x00080000)
#define MDED51_SET(dst,src) \
                      (((dst) & ~0x00080000) | (((u32)(src)<<19) & 0x00080000))
/*	 Fields MDED50	 */
#define MDED50_WIDTH                                                          1
#define MDED50_SHIFT                                                         18
#define MDED50_MASK                                                  0x00040000
#define MDED50_RD(src)                               (((src) & 0x00040000)>>18)
#define MDED50_WR(src)                          (((u32)(src)<<18) & 0x00040000)
#define MDED50_SET(dst,src) \
                      (((dst) & ~0x00040000) | (((u32)(src)<<18) & 0x00040000))
/*	 Fields MDED49	 */
#define MDED49_WIDTH                                                          1
#define MDED49_SHIFT                                                         17
#define MDED49_MASK                                                  0x00020000
#define MDED49_RD(src)                               (((src) & 0x00020000)>>17)
#define MDED49_WR(src)                          (((u32)(src)<<17) & 0x00020000)
#define MDED49_SET(dst,src) \
                      (((dst) & ~0x00020000) | (((u32)(src)<<17) & 0x00020000))
/*	 Fields MDED48	 */
#define MDED48_WIDTH                                                          1
#define MDED48_SHIFT                                                         16
#define MDED48_MASK                                                  0x00010000
#define MDED48_RD(src)                               (((src) & 0x00010000)>>16)
#define MDED48_WR(src)                          (((u32)(src)<<16) & 0x00010000)
#define MDED48_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*	 Fields MDED47	 */
#define MDED47_WIDTH                                                          1
#define MDED47_SHIFT                                                         15
#define MDED47_MASK                                                  0x00008000
#define MDED47_RD(src)                               (((src) & 0x00008000)>>15)
#define MDED47_WR(src)                          (((u32)(src)<<15) & 0x00008000)
#define MDED47_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*	 Fields MDED46	 */
#define MDED46_WIDTH                                                          1
#define MDED46_SHIFT                                                         14
#define MDED46_MASK                                                  0x00004000
#define MDED46_RD(src)                               (((src) & 0x00004000)>>14)
#define MDED46_WR(src)                          (((u32)(src)<<14) & 0x00004000)
#define MDED46_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*	 Fields MDED45	 */
#define MDED45_WIDTH                                                          1
#define MDED45_SHIFT                                                         13
#define MDED45_MASK                                                  0x00002000
#define MDED45_RD(src)                               (((src) & 0x00002000)>>13)
#define MDED45_WR(src)                          (((u32)(src)<<13) & 0x00002000)
#define MDED45_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*	 Fields MDED44	 */
#define MDED44_WIDTH                                                          1
#define MDED44_SHIFT                                                         12
#define MDED44_MASK                                                  0x00001000
#define MDED44_RD(src)                               (((src) & 0x00001000)>>12)
#define MDED44_WR(src)                          (((u32)(src)<<12) & 0x00001000)
#define MDED44_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*	 Fields MDED43	 */
#define MDED43_WIDTH                                                          1
#define MDED43_SHIFT                                                         11
#define MDED43_MASK                                                  0x00000800
#define MDED43_RD(src)                               (((src) & 0x00000800)>>11)
#define MDED43_WR(src)                          (((u32)(src)<<11) & 0x00000800)
#define MDED43_SET(dst,src) \
                      (((dst) & ~0x00000800) | (((u32)(src)<<11) & 0x00000800))
/*	 Fields MDED42	 */
#define MDED42_WIDTH                                                          1
#define MDED42_SHIFT                                                         10
#define MDED42_MASK                                                  0x00000400
#define MDED42_RD(src)                               (((src) & 0x00000400)>>10)
#define MDED42_WR(src)                          (((u32)(src)<<10) & 0x00000400)
#define MDED42_SET(dst,src) \
                      (((dst) & ~0x00000400) | (((u32)(src)<<10) & 0x00000400))
/*	 Fields MDED41	 */
#define MDED41_WIDTH                                                          1
#define MDED41_SHIFT                                                          9
#define MDED41_MASK                                                  0x00000200
#define MDED41_RD(src)                                (((src) & 0x00000200)>>9)
#define MDED41_WR(src)                           (((u32)(src)<<9) & 0x00000200)
#define MDED41_SET(dst,src) \
                       (((dst) & ~0x00000200) | (((u32)(src)<<9) & 0x00000200))
/*	 Fields MDED40	 */
#define MDED40_WIDTH                                                          1
#define MDED40_SHIFT                                                          8
#define MDED40_MASK                                                  0x00000100
#define MDED40_RD(src)                                (((src) & 0x00000100)>>8)
#define MDED40_WR(src)                           (((u32)(src)<<8) & 0x00000100)
#define MDED40_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields MDED39	 */
#define MDED39_WIDTH                                                          1
#define MDED39_SHIFT                                                          7
#define MDED39_MASK                                                  0x00000080
#define MDED39_RD(src)                                (((src) & 0x00000080)>>7)
#define MDED39_WR(src)                           (((u32)(src)<<7) & 0x00000080)
#define MDED39_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*	 Fields MDED38	 */
#define MDED38_WIDTH                                                          1
#define MDED38_SHIFT                                                          6
#define MDED38_MASK                                                  0x00000040
#define MDED38_RD(src)                                (((src) & 0x00000040)>>6)
#define MDED38_WR(src)                           (((u32)(src)<<6) & 0x00000040)
#define MDED38_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*	 Fields MDED37	 */
#define MDED37_WIDTH                                                          1
#define MDED37_SHIFT                                                          5
#define MDED37_MASK                                                  0x00000020
#define MDED37_RD(src)                                (((src) & 0x00000020)>>5)
#define MDED37_WR(src)                           (((u32)(src)<<5) & 0x00000020)
#define MDED37_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*	 Fields MDED36	 */
#define MDED36_WIDTH                                                          1
#define MDED36_SHIFT                                                          4
#define MDED36_MASK                                                  0x00000010
#define MDED36_RD(src)                                (((src) & 0x00000010)>>4)
#define MDED36_WR(src)                           (((u32)(src)<<4) & 0x00000010)
#define MDED36_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*	 Fields MDED35	 */
#define MDED35_WIDTH                                                          1
#define MDED35_SHIFT                                                          3
#define MDED35_MASK                                                  0x00000008
#define MDED35_RD(src)                                (((src) & 0x00000008)>>3)
#define MDED35_WR(src)                           (((u32)(src)<<3) & 0x00000008)
#define MDED35_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*	 Fields MDED34	 */
#define MDED34_WIDTH                                                          1
#define MDED34_SHIFT                                                          2
#define MDED34_MASK                                                  0x00000004
#define MDED34_RD(src)                                (((src) & 0x00000004)>>2)
#define MDED34_WR(src)                           (((u32)(src)<<2) & 0x00000004)
#define MDED34_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields MDED33	 */
#define MDED33_WIDTH                                                          1
#define MDED33_SHIFT                                                          1
#define MDED33_MASK                                                  0x00000002
#define MDED33_RD(src)                                (((src) & 0x00000002)>>1)
#define MDED33_WR(src)                           (((u32)(src)<<1) & 0x00000002)
#define MDED33_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields MDED32	 */
#define MDED32_WIDTH                                                          1
#define MDED32_SHIFT                                                          0
#define MDED32_MASK                                                  0x00000001
#define MDED32_RD(src)                                   (((src) & 0x00000001))
#define MDED32_WR(src)                              (((u32)(src)) & 0x00000001)
#define MDED32_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register GLBL_MDED_ERRHMask	*/
/*    Mask Register Fields MDED63Mask    */
#define MDED63MASK_WIDTH                                                      1
#define MDED63MASK_SHIFT                                                     31
#define MDED63MASK_MASK                                              0x80000000
#define MDED63MASK_RD(src)                           (((src) & 0x80000000)>>31)
#define MDED63MASK_WR(src)                      (((u32)(src)<<31) & 0x80000000)
#define MDED63MASK_SET(dst,src) \
                      (((dst) & ~0x80000000) | (((u32)(src)<<31) & 0x80000000))
/*    Mask Register Fields MDED62Mask    */
#define MDED62MASK_WIDTH                                                      1
#define MDED62MASK_SHIFT                                                     30
#define MDED62MASK_MASK                                              0x40000000
#define MDED62MASK_RD(src)                           (((src) & 0x40000000)>>30)
#define MDED62MASK_WR(src)                      (((u32)(src)<<30) & 0x40000000)
#define MDED62MASK_SET(dst,src) \
                      (((dst) & ~0x40000000) | (((u32)(src)<<30) & 0x40000000))
/*    Mask Register Fields MDED61Mask    */
#define MDED61MASK_WIDTH                                                      1
#define MDED61MASK_SHIFT                                                     29
#define MDED61MASK_MASK                                              0x20000000
#define MDED61MASK_RD(src)                           (((src) & 0x20000000)>>29)
#define MDED61MASK_WR(src)                      (((u32)(src)<<29) & 0x20000000)
#define MDED61MASK_SET(dst,src) \
                      (((dst) & ~0x20000000) | (((u32)(src)<<29) & 0x20000000))
/*    Mask Register Fields MDED60Mask    */
#define MDED60MASK_WIDTH                                                      1
#define MDED60MASK_SHIFT                                                     28
#define MDED60MASK_MASK                                              0x10000000
#define MDED60MASK_RD(src)                           (((src) & 0x10000000)>>28)
#define MDED60MASK_WR(src)                      (((u32)(src)<<28) & 0x10000000)
#define MDED60MASK_SET(dst,src) \
                      (((dst) & ~0x10000000) | (((u32)(src)<<28) & 0x10000000))
/*    Mask Register Fields MDED59Mask    */
#define MDED59MASK_WIDTH                                                      1
#define MDED59MASK_SHIFT                                                     27
#define MDED59MASK_MASK                                              0x08000000
#define MDED59MASK_RD(src)                           (((src) & 0x08000000)>>27)
#define MDED59MASK_WR(src)                      (((u32)(src)<<27) & 0x08000000)
#define MDED59MASK_SET(dst,src) \
                      (((dst) & ~0x08000000) | (((u32)(src)<<27) & 0x08000000))
/*    Mask Register Fields MDED58Mask    */
#define MDED58MASK_WIDTH                                                      1
#define MDED58MASK_SHIFT                                                     26
#define MDED58MASK_MASK                                              0x04000000
#define MDED58MASK_RD(src)                           (((src) & 0x04000000)>>26)
#define MDED58MASK_WR(src)                      (((u32)(src)<<26) & 0x04000000)
#define MDED58MASK_SET(dst,src) \
                      (((dst) & ~0x04000000) | (((u32)(src)<<26) & 0x04000000))
/*    Mask Register Fields MDED57Mask    */
#define MDED57MASK_WIDTH                                                      1
#define MDED57MASK_SHIFT                                                     25
#define MDED57MASK_MASK                                              0x02000000
#define MDED57MASK_RD(src)                           (((src) & 0x02000000)>>25)
#define MDED57MASK_WR(src)                      (((u32)(src)<<25) & 0x02000000)
#define MDED57MASK_SET(dst,src) \
                      (((dst) & ~0x02000000) | (((u32)(src)<<25) & 0x02000000))
/*    Mask Register Fields MDED56Mask    */
#define MDED56MASK_WIDTH                                                      1
#define MDED56MASK_SHIFT                                                     24
#define MDED56MASK_MASK                                              0x01000000
#define MDED56MASK_RD(src)                           (((src) & 0x01000000)>>24)
#define MDED56MASK_WR(src)                      (((u32)(src)<<24) & 0x01000000)
#define MDED56MASK_SET(dst,src) \
                      (((dst) & ~0x01000000) | (((u32)(src)<<24) & 0x01000000))
/*    Mask Register Fields MDED55Mask    */
#define MDED55MASK_WIDTH                                                      1
#define MDED55MASK_SHIFT                                                     23
#define MDED55MASK_MASK                                              0x00800000
#define MDED55MASK_RD(src)                           (((src) & 0x00800000)>>23)
#define MDED55MASK_WR(src)                      (((u32)(src)<<23) & 0x00800000)
#define MDED55MASK_SET(dst,src) \
                      (((dst) & ~0x00800000) | (((u32)(src)<<23) & 0x00800000))
/*    Mask Register Fields MDED54Mask    */
#define MDED54MASK_WIDTH                                                      1
#define MDED54MASK_SHIFT                                                     22
#define MDED54MASK_MASK                                              0x00400000
#define MDED54MASK_RD(src)                           (((src) & 0x00400000)>>22)
#define MDED54MASK_WR(src)                      (((u32)(src)<<22) & 0x00400000)
#define MDED54MASK_SET(dst,src) \
                      (((dst) & ~0x00400000) | (((u32)(src)<<22) & 0x00400000))
/*    Mask Register Fields MDED53Mask    */
#define MDED53MASK_WIDTH                                                      1
#define MDED53MASK_SHIFT                                                     21
#define MDED53MASK_MASK                                              0x00200000
#define MDED53MASK_RD(src)                           (((src) & 0x00200000)>>21)
#define MDED53MASK_WR(src)                      (((u32)(src)<<21) & 0x00200000)
#define MDED53MASK_SET(dst,src) \
                      (((dst) & ~0x00200000) | (((u32)(src)<<21) & 0x00200000))
/*    Mask Register Fields MDED52Mask    */
#define MDED52MASK_WIDTH                                                      1
#define MDED52MASK_SHIFT                                                     20
#define MDED52MASK_MASK                                              0x00100000
#define MDED52MASK_RD(src)                           (((src) & 0x00100000)>>20)
#define MDED52MASK_WR(src)                      (((u32)(src)<<20) & 0x00100000)
#define MDED52MASK_SET(dst,src) \
                      (((dst) & ~0x00100000) | (((u32)(src)<<20) & 0x00100000))
/*    Mask Register Fields MDED51Mask    */
#define MDED51MASK_WIDTH                                                      1
#define MDED51MASK_SHIFT                                                     19
#define MDED51MASK_MASK                                              0x00080000
#define MDED51MASK_RD(src)                           (((src) & 0x00080000)>>19)
#define MDED51MASK_WR(src)                      (((u32)(src)<<19) & 0x00080000)
#define MDED51MASK_SET(dst,src) \
                      (((dst) & ~0x00080000) | (((u32)(src)<<19) & 0x00080000))
/*    Mask Register Fields MDED50Mask    */
#define MDED50MASK_WIDTH                                                      1
#define MDED50MASK_SHIFT                                                     18
#define MDED50MASK_MASK                                              0x00040000
#define MDED50MASK_RD(src)                           (((src) & 0x00040000)>>18)
#define MDED50MASK_WR(src)                      (((u32)(src)<<18) & 0x00040000)
#define MDED50MASK_SET(dst,src) \
                      (((dst) & ~0x00040000) | (((u32)(src)<<18) & 0x00040000))
/*    Mask Register Fields MDED49Mask    */
#define MDED49MASK_WIDTH                                                      1
#define MDED49MASK_SHIFT                                                     17
#define MDED49MASK_MASK                                              0x00020000
#define MDED49MASK_RD(src)                           (((src) & 0x00020000)>>17)
#define MDED49MASK_WR(src)                      (((u32)(src)<<17) & 0x00020000)
#define MDED49MASK_SET(dst,src) \
                      (((dst) & ~0x00020000) | (((u32)(src)<<17) & 0x00020000))
/*    Mask Register Fields MDED48Mask    */
#define MDED48MASK_WIDTH                                                      1
#define MDED48MASK_SHIFT                                                     16
#define MDED48MASK_MASK                                              0x00010000
#define MDED48MASK_RD(src)                           (((src) & 0x00010000)>>16)
#define MDED48MASK_WR(src)                      (((u32)(src)<<16) & 0x00010000)
#define MDED48MASK_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*    Mask Register Fields MDED47Mask    */
#define MDED47MASK_WIDTH                                                      1
#define MDED47MASK_SHIFT                                                     15
#define MDED47MASK_MASK                                              0x00008000
#define MDED47MASK_RD(src)                           (((src) & 0x00008000)>>15)
#define MDED47MASK_WR(src)                      (((u32)(src)<<15) & 0x00008000)
#define MDED47MASK_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*    Mask Register Fields MDED46Mask    */
#define MDED46MASK_WIDTH                                                      1
#define MDED46MASK_SHIFT                                                     14
#define MDED46MASK_MASK                                              0x00004000
#define MDED46MASK_RD(src)                           (((src) & 0x00004000)>>14)
#define MDED46MASK_WR(src)                      (((u32)(src)<<14) & 0x00004000)
#define MDED46MASK_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*    Mask Register Fields MDED45Mask    */
#define MDED45MASK_WIDTH                                                      1
#define MDED45MASK_SHIFT                                                     13
#define MDED45MASK_MASK                                              0x00002000
#define MDED45MASK_RD(src)                           (((src) & 0x00002000)>>13)
#define MDED45MASK_WR(src)                      (((u32)(src)<<13) & 0x00002000)
#define MDED45MASK_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*    Mask Register Fields MDED44Mask    */
#define MDED44MASK_WIDTH                                                      1
#define MDED44MASK_SHIFT                                                     12
#define MDED44MASK_MASK                                              0x00001000
#define MDED44MASK_RD(src)                           (((src) & 0x00001000)>>12)
#define MDED44MASK_WR(src)                      (((u32)(src)<<12) & 0x00001000)
#define MDED44MASK_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*    Mask Register Fields MDED43Mask    */
#define MDED43MASK_WIDTH                                                      1
#define MDED43MASK_SHIFT                                                     11
#define MDED43MASK_MASK                                              0x00000800
#define MDED43MASK_RD(src)                           (((src) & 0x00000800)>>11)
#define MDED43MASK_WR(src)                      (((u32)(src)<<11) & 0x00000800)
#define MDED43MASK_SET(dst,src) \
                      (((dst) & ~0x00000800) | (((u32)(src)<<11) & 0x00000800))
/*    Mask Register Fields MDED42Mask    */
#define MDED42MASK_WIDTH                                                      1
#define MDED42MASK_SHIFT                                                     10
#define MDED42MASK_MASK                                              0x00000400
#define MDED42MASK_RD(src)                           (((src) & 0x00000400)>>10)
#define MDED42MASK_WR(src)                      (((u32)(src)<<10) & 0x00000400)
#define MDED42MASK_SET(dst,src) \
                      (((dst) & ~0x00000400) | (((u32)(src)<<10) & 0x00000400))
/*    Mask Register Fields MDED41Mask    */
#define MDED41MASK_WIDTH                                                      1
#define MDED41MASK_SHIFT                                                      9
#define MDED41MASK_MASK                                              0x00000200
#define MDED41MASK_RD(src)                            (((src) & 0x00000200)>>9)
#define MDED41MASK_WR(src)                       (((u32)(src)<<9) & 0x00000200)
#define MDED41MASK_SET(dst,src) \
                       (((dst) & ~0x00000200) | (((u32)(src)<<9) & 0x00000200))
/*    Mask Register Fields MDED40Mask    */
#define MDED40MASK_WIDTH                                                      1
#define MDED40MASK_SHIFT                                                      8
#define MDED40MASK_MASK                                              0x00000100
#define MDED40MASK_RD(src)                            (((src) & 0x00000100)>>8)
#define MDED40MASK_WR(src)                       (((u32)(src)<<8) & 0x00000100)
#define MDED40MASK_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*    Mask Register Fields MDED39Mask    */
#define MDED39MASK_WIDTH                                                      1
#define MDED39MASK_SHIFT                                                      7
#define MDED39MASK_MASK                                              0x00000080
#define MDED39MASK_RD(src)                            (((src) & 0x00000080)>>7)
#define MDED39MASK_WR(src)                       (((u32)(src)<<7) & 0x00000080)
#define MDED39MASK_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*    Mask Register Fields MDED38Mask    */
#define MDED38MASK_WIDTH                                                      1
#define MDED38MASK_SHIFT                                                      6
#define MDED38MASK_MASK                                              0x00000040
#define MDED38MASK_RD(src)                            (((src) & 0x00000040)>>6)
#define MDED38MASK_WR(src)                       (((u32)(src)<<6) & 0x00000040)
#define MDED38MASK_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*    Mask Register Fields MDED37Mask    */
#define MDED37MASK_WIDTH                                                      1
#define MDED37MASK_SHIFT                                                      5
#define MDED37MASK_MASK                                              0x00000020
#define MDED37MASK_RD(src)                            (((src) & 0x00000020)>>5)
#define MDED37MASK_WR(src)                       (((u32)(src)<<5) & 0x00000020)
#define MDED37MASK_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*    Mask Register Fields MDED36Mask    */
#define MDED36MASK_WIDTH                                                      1
#define MDED36MASK_SHIFT                                                      4
#define MDED36MASK_MASK                                              0x00000010
#define MDED36MASK_RD(src)                            (((src) & 0x00000010)>>4)
#define MDED36MASK_WR(src)                       (((u32)(src)<<4) & 0x00000010)
#define MDED36MASK_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*    Mask Register Fields MDED35Mask    */
#define MDED35MASK_WIDTH                                                      1
#define MDED35MASK_SHIFT                                                      3
#define MDED35MASK_MASK                                              0x00000008
#define MDED35MASK_RD(src)                            (((src) & 0x00000008)>>3)
#define MDED35MASK_WR(src)                       (((u32)(src)<<3) & 0x00000008)
#define MDED35MASK_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*    Mask Register Fields MDED34Mask    */
#define MDED34MASK_WIDTH                                                      1
#define MDED34MASK_SHIFT                                                      2
#define MDED34MASK_MASK                                              0x00000004
#define MDED34MASK_RD(src)                            (((src) & 0x00000004)>>2)
#define MDED34MASK_WR(src)                       (((u32)(src)<<2) & 0x00000004)
#define MDED34MASK_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*    Mask Register Fields MDED33Mask    */
#define MDED33MASK_WIDTH                                                      1
#define MDED33MASK_SHIFT                                                      1
#define MDED33MASK_MASK                                              0x00000002
#define MDED33MASK_RD(src)                            (((src) & 0x00000002)>>1)
#define MDED33MASK_WR(src)                       (((u32)(src)<<1) & 0x00000002)
#define MDED33MASK_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*    Mask Register Fields MDED32Mask    */
#define MDED32MASK_WIDTH                                                      1
#define MDED32MASK_SHIFT                                                      0
#define MDED32MASK_MASK                                              0x00000001
#define MDED32MASK_RD(src)                               (((src) & 0x00000001))
#define MDED32MASK_WR(src)                          (((u32)(src)) & 0x00000001)
#define MDED32MASK_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register GLBL_MERR_ADDR	*/ 
/*	 Fields ERRADDRL	 */
#define ERRADDRL_WIDTH                                                       32
#define ERRADDRL_SHIFT                                                        0
#define ERRADDRL_MASK                                                0xffffffff
#define ERRADDRL_RD(src)                                 (((src) & 0xffffffff))
#define ERRADDRL_WR(src)                            (((u32)(src)) & 0xffffffff)
#define ERRADDRL_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register GLBL_MERR_REQINFO	*/ 
/*	 Fields ERRADDRH	 */
#define ERRADDRH_WIDTH                                                       10
#define ERRADDRH_SHIFT                                                       22
#define ERRADDRH_MASK                                                0xffc00000
#define ERRADDRH_RD(src)                             (((src) & 0xffc00000)>>22)
#define ERRADDRH_WR(src)                        (((u32)(src)<<22) & 0xffc00000)
#define ERRADDRH_SET(dst,src) \
                      (((dst) & ~0xffc00000) | (((u32)(src)<<22) & 0xffc00000))
/*	 Fields MSTRID	 */
#define MSTRID_WIDTH                                                          6
#define MSTRID_SHIFT                                                         16
#define MSTRID_MASK                                                  0x003f0000
#define MSTRID_RD(src)                               (((src) & 0x003f0000)>>16)
#define MSTRID_WR(src)                          (((u32)(src)<<16) & 0x003f0000)
#define MSTRID_SET(dst,src) \
                      (((dst) & ~0x003f0000) | (((u32)(src)<<16) & 0x003f0000))
/*	 Fields AUXINFO	 */
#define AUXINFO_WIDTH                                                         6
#define AUXINFO_SHIFT                                                        10
#define AUXINFO_MASK                                                 0x0000fc00
#define AUXINFO_RD(src)                              (((src) & 0x0000fc00)>>10)
#define AUXINFO_WR(src)                         (((u32)(src)<<10) & 0x0000fc00)
#define AUXINFO_SET(dst,src) \
                      (((dst) & ~0x0000fc00) | (((u32)(src)<<10) & 0x0000fc00))
/*	 Fields REQLEN	 */
#define REQLEN_WIDTH                                                          2
#define REQLEN_SHIFT                                                          4
#define REQLEN_MASK                                                  0x00000030
#define REQLEN_RD(src)                                (((src) & 0x00000030)>>4)
#define REQLEN_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define REQLEN_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields REQSIZE	 */
#define REQSIZE_WIDTH                                                         3
#define REQSIZE_SHIFT                                                         1
#define REQSIZE_MASK                                                 0x0000000e
#define REQSIZE_RD(src)                               (((src) & 0x0000000e)>>1)
#define REQSIZE_WR(src)                          (((u32)(src)<<1) & 0x0000000e)
#define REQSIZE_SET(dst,src) \
                       (((dst) & ~0x0000000e) | (((u32)(src)<<1) & 0x0000000e))
/*	 Fields REQTYPE	 */
#define REQTYPE_WIDTH                                                         1
#define REQTYPE_SHIFT                                                         0
#define REQTYPE_MASK                                                 0x00000001
#define REQTYPE_RD(src)                                  (((src) & 0x00000001))
#define REQTYPE_WR(src)                             (((u32)(src)) & 0x00000001)
#define REQTYPE_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register GLBL_TRANS_ERR	*/ 
/*	 Fields MSWRPOISON	 */
#define MSWRPOISON_WIDTH                                                      1
#define MSWRPOISON_SHIFT                                                     12
#define MSWRPOISON_MASK                                              0x00001000
#define MSWRPOISON_RD(src)                           (((src) & 0x00001000)>>12)
#define MSWRPOISON_WR(src)                      (((u32)(src)<<12) & 0x00001000)
#define MSWRPOISON_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*	 Fields SWRPOISON	 */
#define SWRPOISON_WIDTH                                                       1
#define SWRPOISON_SHIFT                                                      11
#define SWRPOISON_MASK                                               0x00000800
#define SWRPOISON_RD(src)                            (((src) & 0x00000800)>>11)
#define SWRPOISON_WR(src)                       (((u32)(src)<<11) & 0x00000800)
#define SWRPOISON_SET(dst,src) \
                      (((dst) & ~0x00000800) | (((u32)(src)<<11) & 0x00000800))
/*	 Fields SWRDYTMO	 */
#define SWRDYTMO_WIDTH                                                        1
#define SWRDYTMO_SHIFT                                                       10
#define SWRDYTMO_MASK                                                0x00000400
#define SWRDYTMO_RD(src)                             (((src) & 0x00000400)>>10)
#define SWRDYTMO_WR(src)                        (((u32)(src)<<10) & 0x00000400)
#define SWRDYTMO_SET(dst,src) \
                      (((dst) & ~0x00000400) | (((u32)(src)<<10) & 0x00000400))
/*	 Fields SWRESPTMO	 */
#define SWRESPTMO_WIDTH                                                       1
#define SWRESPTMO_SHIFT                                                       9
#define SWRESPTMO_MASK                                               0x00000200
#define SWRESPTMO_RD(src)                             (((src) & 0x00000200)>>9)
#define SWRESPTMO_WR(src)                        (((u32)(src)<<9) & 0x00000200)
#define SWRESPTMO_SET(dst,src) \
                       (((dst) & ~0x00000200) | (((u32)(src)<<9) & 0x00000200))
/*	 Fields MSWRERR	 */
#define MSWRERR_WIDTH                                                         1
#define MSWRERR_SHIFT                                                         8
#define MSWRERR_MASK                                                 0x00000100
#define MSWRERR_RD(src)                               (((src) & 0x00000100)>>8)
#define MSWRERR_WR(src)                          (((u32)(src)<<8) & 0x00000100)
#define MSWRERR_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields SWRERR	 */
#define SWRERR_WIDTH                                                          1
#define SWRERR_SHIFT                                                          7
#define SWRERR_MASK                                                  0x00000080
#define SWRERR_RD(src)                                (((src) & 0x00000080)>>7)
#define SWRERR_WR(src)                           (((u32)(src)<<7) & 0x00000080)
#define SWRERR_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*	 Fields SRRDYTMO	 */
#define SRRDYTMO_WIDTH                                                        1
#define SRRDYTMO_SHIFT                                                        3
#define SRRDYTMO_MASK                                                0x00000008
#define SRRDYTMO_RD(src)                              (((src) & 0x00000008)>>3)
#define SRRDYTMO_WR(src)                         (((u32)(src)<<3) & 0x00000008)
#define SRRDYTMO_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*	 Fields SRRESPTMO	 */
#define SRRESPTMO_WIDTH                                                       1
#define SRRESPTMO_SHIFT                                                       2
#define SRRESPTMO_MASK                                               0x00000004
#define SRRESPTMO_RD(src)                             (((src) & 0x00000004)>>2)
#define SRRESPTMO_WR(src)                        (((u32)(src)<<2) & 0x00000004)
#define SRRESPTMO_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields MSRDERR	 */
#define MSRDERR_WIDTH                                                         1
#define MSRDERR_SHIFT                                                         1
#define MSRDERR_MASK                                                 0x00000002
#define MSRDERR_RD(src)                               (((src) & 0x00000002)>>1)
#define MSRDERR_WR(src)                          (((u32)(src)<<1) & 0x00000002)
#define MSRDERR_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields SRDERR	 */
#define SRDERR_WIDTH                                                          1
#define SRDERR_SHIFT                                                          0
#define SRDERR_MASK                                                  0x00000001
#define SRDERR_RD(src)                                   (((src) & 0x00000001))
#define SRDERR_WR(src)                              (((u32)(src)) & 0x00000001)
#define SRDERR_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register GLBL_TRANS_ERRMask	*/
/*    Mask Register Fields MSWRPOISONMask    */
#define MSWRPOISONMASK_WIDTH                                                  1
#define MSWRPOISONMASK_SHIFT                                                 12
#define MSWRPOISONMASK_MASK                                          0x00001000
#define MSWRPOISONMASK_RD(src)                       (((src) & 0x00001000)>>12)
#define MSWRPOISONMASK_WR(src)                  (((u32)(src)<<12) & 0x00001000)
#define MSWRPOISONMASK_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*    Mask Register Fields SWRPOISONMask    */
#define SWRPOISONMASK_WIDTH                                                   1
#define SWRPOISONMASK_SHIFT                                                  11
#define SWRPOISONMASK_MASK                                           0x00000800
#define SWRPOISONMASK_RD(src)                        (((src) & 0x00000800)>>11)
#define SWRPOISONMASK_WR(src)                   (((u32)(src)<<11) & 0x00000800)
#define SWRPOISONMASK_SET(dst,src) \
                      (((dst) & ~0x00000800) | (((u32)(src)<<11) & 0x00000800))
/*    Mask Register Fields SWRDYTMOMask    */
#define SWRDYTMOMASK_WIDTH                                                    1
#define SWRDYTMOMASK_SHIFT                                                   10
#define SWRDYTMOMASK_MASK                                            0x00000400
#define SWRDYTMOMASK_RD(src)                         (((src) & 0x00000400)>>10)
#define SWRDYTMOMASK_WR(src)                    (((u32)(src)<<10) & 0x00000400)
#define SWRDYTMOMASK_SET(dst,src) \
                      (((dst) & ~0x00000400) | (((u32)(src)<<10) & 0x00000400))
/*    Mask Register Fields SWRESPTMOMask    */
#define SWRESPTMOMASK_WIDTH                                                   1
#define SWRESPTMOMASK_SHIFT                                                   9
#define SWRESPTMOMASK_MASK                                           0x00000200
#define SWRESPTMOMASK_RD(src)                         (((src) & 0x00000200)>>9)
#define SWRESPTMOMASK_WR(src)                    (((u32)(src)<<9) & 0x00000200)
#define SWRESPTMOMASK_SET(dst,src) \
                       (((dst) & ~0x00000200) | (((u32)(src)<<9) & 0x00000200))
/*    Mask Register Fields MSWRERRMask    */
#define MSWRERRMASK_WIDTH                                                     1
#define MSWRERRMASK_SHIFT                                                     8
#define MSWRERRMASK_MASK                                             0x00000100
#define MSWRERRMASK_RD(src)                           (((src) & 0x00000100)>>8)
#define MSWRERRMASK_WR(src)                      (((u32)(src)<<8) & 0x00000100)
#define MSWRERRMASK_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*    Mask Register Fields SWRERRMask    */
#define SWRERRMASK_WIDTH                                                      1
#define SWRERRMASK_SHIFT                                                      7
#define SWRERRMASK_MASK                                              0x00000080
#define SWRERRMASK_RD(src)                            (((src) & 0x00000080)>>7)
#define SWRERRMASK_WR(src)                       (((u32)(src)<<7) & 0x00000080)
#define SWRERRMASK_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*    Mask Register Fields SRRDYTMOMask    */
#define SRRDYTMOMASK_WIDTH                                                    1
#define SRRDYTMOMASK_SHIFT                                                    3
#define SRRDYTMOMASK_MASK                                            0x00000008
#define SRRDYTMOMASK_RD(src)                          (((src) & 0x00000008)>>3)
#define SRRDYTMOMASK_WR(src)                     (((u32)(src)<<3) & 0x00000008)
#define SRRDYTMOMASK_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*    Mask Register Fields SRRESPTMOMask    */
#define SRRESPTMOMASK_WIDTH                                                   1
#define SRRESPTMOMASK_SHIFT                                                   2
#define SRRESPTMOMASK_MASK                                           0x00000004
#define SRRESPTMOMASK_RD(src)                         (((src) & 0x00000004)>>2)
#define SRRESPTMOMASK_WR(src)                    (((u32)(src)<<2) & 0x00000004)
#define SRRESPTMOMASK_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*    Mask Register Fields MSRDERRMask    */
#define MSRDERRMASK_WIDTH                                                     1
#define MSRDERRMASK_SHIFT                                                     1
#define MSRDERRMASK_MASK                                             0x00000002
#define MSRDERRMASK_RD(src)                           (((src) & 0x00000002)>>1)
#define MSRDERRMASK_WR(src)                      (((u32)(src)<<1) & 0x00000002)
#define MSRDERRMASK_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*    Mask Register Fields SRDERRMask    */
#define SRDERRMASK_WIDTH                                                      1
#define SRDERRMASK_SHIFT                                                      0
#define SRDERRMASK_MASK                                              0x00000001
#define SRDERRMASK_RD(src)                               (((src) & 0x00000001))
#define SRDERRMASK_WR(src)                          (((u32)(src)) & 0x00000001)
#define SRDERRMASK_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register GLBL_WDERR_ADDR	*/ 
/*	 Fields ERRADDRL	 */
#define ERRADDRL_F1_WIDTH                                                    32
#define ERRADDRL_F1_SHIFT                                                     0
#define ERRADDRL_F1_MASK                                             0xffffffff
#define ERRADDRL_F1_RD(src)                              (((src) & 0xffffffff))
#define ERRADDRL_F1_WR(src)                         (((u32)(src)) & 0xffffffff)
#define ERRADDRL_F1_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register GLBL_WDERR_REQINFO	*/ 
/*	 Fields ERRADDRH	 */
#define ERRADDRH_F1_WIDTH                                                    10
#define ERRADDRH_F1_SHIFT                                                    22
#define ERRADDRH_F1_MASK                                             0xffc00000
#define ERRADDRH_F1_RD(src)                          (((src) & 0xffc00000)>>22)
#define ERRADDRH_F1_WR(src)                     (((u32)(src)<<22) & 0xffc00000)
#define ERRADDRH_F1_SET(dst,src) \
                      (((dst) & ~0xffc00000) | (((u32)(src)<<22) & 0xffc00000))
/*	 Fields MSTRID	 */
#define MSTRID_F1_WIDTH                                                       6
#define MSTRID_F1_SHIFT                                                      16
#define MSTRID_F1_MASK                                               0x003f0000
#define MSTRID_F1_RD(src)                            (((src) & 0x003f0000)>>16)
#define MSTRID_F1_WR(src)                       (((u32)(src)<<16) & 0x003f0000)
#define MSTRID_F1_SET(dst,src) \
                      (((dst) & ~0x003f0000) | (((u32)(src)<<16) & 0x003f0000))
/*	 Fields AUXINFO	 */
#define AUXINFO_F1_WIDTH                                                      6
#define AUXINFO_F1_SHIFT                                                     10
#define AUXINFO_F1_MASK                                              0x0000fc00
#define AUXINFO_F1_RD(src)                           (((src) & 0x0000fc00)>>10)
#define AUXINFO_F1_WR(src)                      (((u32)(src)<<10) & 0x0000fc00)
#define AUXINFO_F1_SET(dst,src) \
                      (((dst) & ~0x0000fc00) | (((u32)(src)<<10) & 0x0000fc00))
/*	 Fields REQLEN	 */
#define REQLEN_F1_WIDTH                                                       2
#define REQLEN_F1_SHIFT                                                       4
#define REQLEN_F1_MASK                                               0x00000030
#define REQLEN_F1_RD(src)                             (((src) & 0x00000030)>>4)
#define REQLEN_F1_WR(src)                        (((u32)(src)<<4) & 0x00000030)
#define REQLEN_F1_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields REQSIZE	 */
#define REQSIZE_F1_WIDTH                                                      3
#define REQSIZE_F1_SHIFT                                                      1
#define REQSIZE_F1_MASK                                              0x0000000e
#define REQSIZE_F1_RD(src)                            (((src) & 0x0000000e)>>1)
#define REQSIZE_F1_WR(src)                       (((u32)(src)<<1) & 0x0000000e)
#define REQSIZE_F1_SET(dst,src) \
                       (((dst) & ~0x0000000e) | (((u32)(src)<<1) & 0x0000000e))

/*	Register GLBL_DEVERR_ADDR	*/ 
/*	 Fields ERRADDRL	 */
#define ERRADDRL_F2_WIDTH                                                    32
#define ERRADDRL_F2_SHIFT                                                     0
#define ERRADDRL_F2_MASK                                             0xffffffff
#define ERRADDRL_F2_RD(src)                              (((src) & 0xffffffff))
#define ERRADDRL_F2_WR(src)                         (((u32)(src)) & 0xffffffff)
#define ERRADDRL_F2_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register GLBL_DEVERR_REQINFO	*/ 
/*	 Fields ERRADDRH	 */
#define ERRADDRH_F2_WIDTH                                                    10
#define ERRADDRH_F2_SHIFT                                                    22
#define ERRADDRH_F2_MASK                                             0xffc00000
#define ERRADDRH_F2_RD(src)                          (((src) & 0xffc00000)>>22)
#define ERRADDRH_F2_WR(src)                     (((u32)(src)<<22) & 0xffc00000)
#define ERRADDRH_F2_SET(dst,src) \
                      (((dst) & ~0xffc00000) | (((u32)(src)<<22) & 0xffc00000))
/*	 Fields MSTRID	 */
#define MSTRID_F2_WIDTH                                                       6
#define MSTRID_F2_SHIFT                                                      16
#define MSTRID_F2_MASK                                               0x003f0000
#define MSTRID_F2_RD(src)                            (((src) & 0x003f0000)>>16)
#define MSTRID_F2_WR(src)                       (((u32)(src)<<16) & 0x003f0000)
#define MSTRID_F2_SET(dst,src) \
                      (((dst) & ~0x003f0000) | (((u32)(src)<<16) & 0x003f0000))
/*	 Fields AUXINFO	 */
#define AUXINFO_F2_WIDTH                                                      6
#define AUXINFO_F2_SHIFT                                                     10
#define AUXINFO_F2_MASK                                              0x0000fc00
#define AUXINFO_F2_RD(src)                           (((src) & 0x0000fc00)>>10)
#define AUXINFO_F2_WR(src)                      (((u32)(src)<<10) & 0x0000fc00)
#define AUXINFO_F2_SET(dst,src) \
                      (((dst) & ~0x0000fc00) | (((u32)(src)<<10) & 0x0000fc00))
/*	 Fields REQLEN	 */
#define REQLEN_F2_WIDTH                                                       2
#define REQLEN_F2_SHIFT                                                       4
#define REQLEN_F2_MASK                                               0x00000030
#define REQLEN_F2_RD(src)                             (((src) & 0x00000030)>>4)
#define REQLEN_F2_WR(src)                        (((u32)(src)<<4) & 0x00000030)
#define REQLEN_F2_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields REQSIZE	 */
#define REQSIZE_F2_WIDTH                                                      3
#define REQSIZE_F2_SHIFT                                                      1
#define REQSIZE_F2_MASK                                              0x0000000e
#define REQSIZE_F2_RD(src)                            (((src) & 0x0000000e)>>1)
#define REQSIZE_F2_WR(src)                       (((u32)(src)<<1) & 0x0000000e)
#define REQSIZE_F2_SET(dst,src) \
                       (((dst) & ~0x0000000e) | (((u32)(src)<<1) & 0x0000000e))
/*	 Fields REQTYPE	 */
#define REQTYPE_F1_WIDTH                                                      1
#define REQTYPE_F1_SHIFT                                                      0
#define REQTYPE_F1_MASK                                              0x00000001
#define REQTYPE_F1_RD(src)                               (((src) & 0x00000001))
#define REQTYPE_F1_WR(src)                          (((u32)(src)) & 0x00000001)
#define REQTYPE_F1_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register GLBL_SEC_ERRL_ALS	*/ 
/*	 Fields SEC	 */
#define SEC_WIDTH                                                            32
#define SEC_SHIFT                                                             0
#define SEC_MASK                                                     0xffffffff
#define SEC_RD(src)                                      (((src) & 0xffffffff))
#define SEC_WR(src)                                 (((u32)(src)) & 0xffffffff)
#define SEC_SET(dst,src) (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register GLBL_SEC_ERRH_ALS	*/ 
/*	 Fields SEC	 */
#define SEC_F1_WIDTH                                                         32
#define SEC_F1_SHIFT                                                          0
#define SEC_F1_MASK                                                  0xffffffff
#define SEC_F1_RD(src)                                   (((src) & 0xffffffff))
#define SEC_F1_WR(src)                              (((u32)(src)) & 0xffffffff)
#define SEC_F1_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register GLBL_DED_ERRL_ALS	*/ 
/*	 Fields DED	 */
#define DED_WIDTH                                                            32
#define DED_SHIFT                                                             0
#define DED_MASK                                                     0xffffffff
#define DED_RD(src)                                      (((src) & 0xffffffff))
#define DED_WR(src)                                 (((u32)(src)) & 0xffffffff)
#define DED_SET(dst,src) (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register GLBL_DED_ERRH_ALS	*/ 
/*	 Fields DED	 */
#define DED_F1_WIDTH                                                         32
#define DED_F1_SHIFT                                                          0
#define DED_F1_MASK                                                  0xffffffff
#define DED_F1_RD(src)                                   (((src) & 0xffffffff))
#define DED_F1_WR(src)                              (((u32)(src)) & 0xffffffff)
#define DED_F1_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register GLBL_TRANS_ERR_ALS	*/ 
/*	 Fields SWRPOISON	 */
#define SWRPOISON_F1_WIDTH                                                    1
#define SWRPOISON_F1_SHIFT                                                   11
#define SWRPOISON_F1_MASK                                            0x00000800
#define SWRPOISON_F1_RD(src)                         (((src) & 0x00000800)>>11)
#define SWRPOISON_F1_WR(src)                    (((u32)(src)<<11) & 0x00000800)
#define SWRPOISON_F1_SET(dst,src) \
                      (((dst) & ~0x00000800) | (((u32)(src)<<11) & 0x00000800))
/*	 Fields SWRDYTMO	 */
#define SWRDYTMO_F1_WIDTH                                                     1
#define SWRDYTMO_F1_SHIFT                                                    10
#define SWRDYTMO_F1_MASK                                             0x00000400
#define SWRDYTMO_F1_RD(src)                          (((src) & 0x00000400)>>10)
#define SWRDYTMO_F1_WR(src)                     (((u32)(src)<<10) & 0x00000400)
#define SWRDYTMO_F1_SET(dst,src) \
                      (((dst) & ~0x00000400) | (((u32)(src)<<10) & 0x00000400))
/*	 Fields SWRESPTMO	 */
#define SWRESPTMO_F1_WIDTH                                                    1
#define SWRESPTMO_F1_SHIFT                                                    9
#define SWRESPTMO_F1_MASK                                            0x00000200
#define SWRESPTMO_F1_RD(src)                          (((src) & 0x00000200)>>9)
#define SWRESPTMO_F1_WR(src)                     (((u32)(src)<<9) & 0x00000200)
#define SWRESPTMO_F1_SET(dst,src) \
                       (((dst) & ~0x00000200) | (((u32)(src)<<9) & 0x00000200))
/*	 Fields SWRERR	 */
#define SWRERR_F1_WIDTH                                                       1
#define SWRERR_F1_SHIFT                                                       7
#define SWRERR_F1_MASK                                               0x00000080
#define SWRERR_F1_RD(src)                             (((src) & 0x00000080)>>7)
#define SWRERR_F1_WR(src)                        (((u32)(src)<<7) & 0x00000080)
#define SWRERR_F1_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*	 Fields SRRDYTMO	 */
#define SRRDYTMO_F1_WIDTH                                                     1
#define SRRDYTMO_F1_SHIFT                                                     3
#define SRRDYTMO_F1_MASK                                             0x00000008
#define SRRDYTMO_F1_RD(src)                           (((src) & 0x00000008)>>3)
#define SRRDYTMO_F1_WR(src)                      (((u32)(src)<<3) & 0x00000008)
#define SRRDYTMO_F1_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*	 Fields SRRESPTMO	 */
#define SRRESPTMO_F1_WIDTH                                                    1
#define SRRESPTMO_F1_SHIFT                                                    2
#define SRRESPTMO_F1_MASK                                            0x00000004
#define SRRESPTMO_F1_RD(src)                          (((src) & 0x00000004)>>2)
#define SRRESPTMO_F1_WR(src)                     (((u32)(src)<<2) & 0x00000004)
#define SRRESPTMO_F1_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields SRDERR	 */
#define SRDERR_F1_WIDTH                                                       1
#define SRDERR_F1_SHIFT                                                       0
#define SRDERR_F1_MASK                                               0x00000001
#define SRDERR_F1_RD(src)                                (((src) & 0x00000001))
#define SRDERR_F1_WR(src)                           (((u32)(src)) & 0x00000001)
#define SRDERR_F1_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Global Base Address	*/
#define CLE_SLAVE_SHIM_CSR_BASE_ADDR			0x01f24e000ULL

/*    Address SLAVE_SHIM_CSR  Registers */
#define CFG_SLV_RESP_TMO_CNTR_ADDR                                   0x00000004
#define CFG_SLV_RESP_TMO_CNTR_DEFAULT                                0x0000ffff
#define CFG_SLV_READY_TMO_CNTR_ADDR                                  0x00000008
#define CFG_SLV_READY_TMO_CNTR_DEFAULT                               0x0004ffff
#define INT_SLV_TMO_ADDR                                             0x0000000c
#define INT_SLV_TMO_DEFAULT                                          0x00000000
#define INT_SLV_TMOMASK_ADDR                                         0x00000010
#define CFG_AMA_MODE_ADDR                                            0x00000014
#define CFG_AMA_MODE_DEFAULT                                         0x00000000
#define CFG_SLV_CSR_TMO_CNTR_ADDR                                    0x00000018
#define CFG_SLV_CSR_TMO_CNTR_DEFAULT                                 0x0000ffff
#define CFG_MASK_DEV_ERR_RESP_ADDR                                   0x0000001c
#define CFG_MASK_DEV_ERR_RESP_DEFAULT                                0x00000000

/*	Register CFG_SLV_RESP_TMO_CNTR	*/ 
/*	 Fields CFG_CSR_POISON	 */
#define CFG_CSR_POISON_WIDTH                                                  1
#define CFG_CSR_POISON_SHIFT                                                 17
#define CFG_CSR_POISON_MASK                                          0x00020000
#define CFG_CSR_POISON_RD(src)                       (((src) & 0x00020000)>>17)
#define CFG_CSR_POISON_WR(src)                  (((u32)(src)<<17) & 0x00020000)
#define CFG_CSR_POISON_SET(dst,src) \
                      (((dst) & ~0x00020000) | (((u32)(src)<<17) & 0x00020000))
/*	 Fields CSR_ERR_RESP_EN	 */
#define CSR_ERR_RESP_EN_WIDTH                                                 1
#define CSR_ERR_RESP_EN_SHIFT                                                16
#define CSR_ERR_RESP_EN_MASK                                         0x00010000
#define CSR_ERR_RESP_EN_RD(src)                      (((src) & 0x00010000)>>16)
#define CSR_ERR_RESP_EN_WR(src)                 (((u32)(src)<<16) & 0x00010000)
#define CSR_ERR_RESP_EN_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*	 Fields CFG_CSR_RESP_TMO	 */
#define CFG_CSR_RESP_TMO_WIDTH                                               16
#define CFG_CSR_RESP_TMO_SHIFT                                                0
#define CFG_CSR_RESP_TMO_MASK                                        0x0000ffff
#define CFG_CSR_RESP_TMO_RD(src)                         (((src) & 0x0000ffff))
#define CFG_CSR_RESP_TMO_WR(src)                    (((u32)(src)) & 0x0000ffff)
#define CFG_CSR_RESP_TMO_SET(dst,src) \
                          (((dst) & ~0x0000ffff) | (((u32)(src)) & 0x0000ffff))

/*	Register CFG_SLV_READY_TMO_CNTR	*/ 
/*	 Fields CFG_CSR_READY_TMO	 */
#define CFG_CSR_READY_TMO_WIDTH                                              32
#define CFG_CSR_READY_TMO_SHIFT                                               0
#define CFG_CSR_READY_TMO_MASK                                       0xffffffff
#define CFG_CSR_READY_TMO_RD(src)                        (((src) & 0xffffffff))
#define CFG_CSR_READY_TMO_WR(src)                   (((u32)(src)) & 0xffffffff)
#define CFG_CSR_READY_TMO_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register INT_SLV_TMO	*/ 
/*	 Fields STS_CSR_TMO	 */
#define STS_CSR_TMO_WIDTH                                                     1
#define STS_CSR_TMO_SHIFT                                                     4
#define STS_CSR_TMO_MASK                                             0x00000010
#define STS_CSR_TMO_RD(src)                           (((src) & 0x00000010)>>4)
#define STS_CSR_TMO_WR(src)                      (((u32)(src)<<4) & 0x00000010)
#define STS_CSR_TMO_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*	 Fields STS_ARREADY_TMO	 */
#define STS_ARREADY_TMO_WIDTH                                                 1
#define STS_ARREADY_TMO_SHIFT                                                 3
#define STS_ARREADY_TMO_MASK                                         0x00000008
#define STS_ARREADY_TMO_RD(src)                       (((src) & 0x00000008)>>3)
#define STS_ARREADY_TMO_WR(src)                  (((u32)(src)<<3) & 0x00000008)
#define STS_ARREADY_TMO_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*	 Fields STS_RVALID_TMO	 */
#define STS_RVALID_TMO_WIDTH                                                  1
#define STS_RVALID_TMO_SHIFT                                                  2
#define STS_RVALID_TMO_MASK                                          0x00000004
#define STS_RVALID_TMO_RD(src)                        (((src) & 0x00000004)>>2)
#define STS_RVALID_TMO_WR(src)                   (((u32)(src)<<2) & 0x00000004)
#define STS_RVALID_TMO_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields STS_AWREADY_TMO	 */
#define STS_AWREADY_TMO_WIDTH                                                 1
#define STS_AWREADY_TMO_SHIFT                                                 1
#define STS_AWREADY_TMO_MASK                                         0x00000002
#define STS_AWREADY_TMO_RD(src)                       (((src) & 0x00000002)>>1)
#define STS_AWREADY_TMO_WR(src)                  (((u32)(src)<<1) & 0x00000002)
#define STS_AWREADY_TMO_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields STS_BVALID_TMO	 */
#define STS_BVALID_TMO_WIDTH                                                  1
#define STS_BVALID_TMO_SHIFT                                                  0
#define STS_BVALID_TMO_MASK                                          0x00000001
#define STS_BVALID_TMO_RD(src)                           (((src) & 0x00000001))
#define STS_BVALID_TMO_WR(src)                      (((u32)(src)) & 0x00000001)
#define STS_BVALID_TMO_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register INT_SLV_TMOMask	*/
/*    Mask Register Fields STS_CSR_TMOMask    */
#define STS_CSR_TMOMASK_WIDTH                                                 1
#define STS_CSR_TMOMASK_SHIFT                                                 4
#define STS_CSR_TMOMASK_MASK                                         0x00000010
#define STS_CSR_TMOMASK_RD(src)                       (((src) & 0x00000010)>>4)
#define STS_CSR_TMOMASK_WR(src)                  (((u32)(src)<<4) & 0x00000010)
#define STS_CSR_TMOMASK_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*    Mask Register Fields STS_ARREADY_TMOMask    */
#define STS_ARREADY_TMOMASK_WIDTH                                             1
#define STS_ARREADY_TMOMASK_SHIFT                                             3
#define STS_ARREADY_TMOMASK_MASK                                     0x00000008
#define STS_ARREADY_TMOMASK_RD(src)                   (((src) & 0x00000008)>>3)
#define STS_ARREADY_TMOMASK_WR(src)              (((u32)(src)<<3) & 0x00000008)
#define STS_ARREADY_TMOMASK_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*    Mask Register Fields STS_RVALID_TMOMask    */
#define STS_RVALID_TMOMASK_WIDTH                                              1
#define STS_RVALID_TMOMASK_SHIFT                                              2
#define STS_RVALID_TMOMASK_MASK                                      0x00000004
#define STS_RVALID_TMOMASK_RD(src)                    (((src) & 0x00000004)>>2)
#define STS_RVALID_TMOMASK_WR(src)               (((u32)(src)<<2) & 0x00000004)
#define STS_RVALID_TMOMASK_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*    Mask Register Fields STS_AWREADY_TMOMask    */
#define STS_AWREADY_TMOMASK_WIDTH                                             1
#define STS_AWREADY_TMOMASK_SHIFT                                             1
#define STS_AWREADY_TMOMASK_MASK                                     0x00000002
#define STS_AWREADY_TMOMASK_RD(src)                   (((src) & 0x00000002)>>1)
#define STS_AWREADY_TMOMASK_WR(src)              (((u32)(src)<<1) & 0x00000002)
#define STS_AWREADY_TMOMASK_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*    Mask Register Fields STS_BVALID_TMOMask    */
#define STS_BVALID_TMOMASK_WIDTH                                              1
#define STS_BVALID_TMOMASK_SHIFT                                              0
#define STS_BVALID_TMOMASK_MASK                                      0x00000001
#define STS_BVALID_TMOMASK_RD(src)                       (((src) & 0x00000001))
#define STS_BVALID_TMOMASK_WR(src)                  (((u32)(src)) & 0x00000001)
#define STS_BVALID_TMOMASK_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register CFG_AMA_MODE	*/ 
/*	 Fields CFG_RD2WR_EN	 */
#define CFG_RD2WR_EN_WIDTH                                                    1
#define CFG_RD2WR_EN_SHIFT                                                    1
#define CFG_RD2WR_EN_MASK                                            0x00000002
#define CFG_RD2WR_EN_RD(src)                          (((src) & 0x00000002)>>1)
#define CFG_RD2WR_EN_WR(src)                     (((u32)(src)<<1) & 0x00000002)
#define CFG_RD2WR_EN_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields CFG_AMA_MODE	 */
#define CFG_AMA_MODE_WIDTH                                            1
#define CFG_AMA_MODE_SHIFT                                            0
#define CFG_AMA_MODE_MASK                                    0x00000001
#define CFG_AMA_MODE_RD(src)                     (((src) & 0x00000001))
#define CFG_AMA_MODE_WR(src)                (((u32)(src)) & 0x00000001)
#define CFG_AMA_MODE_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register CFG_SLV_CSR_TMO_CNTR	*/ 
/*	 Fields CFG_CSR_TMO	 */
#define CFG_CSR_TMO_WIDTH                                                    16
#define CFG_CSR_TMO_SHIFT                                                     0
#define CFG_CSR_TMO_MASK                                             0x0000ffff
#define CFG_CSR_TMO_RD(src)                              (((src) & 0x0000ffff))
#define CFG_CSR_TMO_WR(src)                         (((u32)(src)) & 0x0000ffff)
#define CFG_CSR_TMO_SET(dst,src) \
                          (((dst) & ~0x0000ffff) | (((u32)(src)) & 0x0000ffff))

/*	Register CFG_MASK_DEV_ERR_RESP	*/ 
/*	 Fields MASK_DEV_ERR_RESP	 */
#define MASK_DEV_ERR_RESP_WIDTH                                               1
#define MASK_DEV_ERR_RESP_SHIFT                                               0
#define MASK_DEV_ERR_RESP_MASK                                       0x00000001
#define MASK_DEV_ERR_RESP_RD(src)                        (((src) & 0x00000001))
#define MASK_DEV_ERR_RESP_WR(src)                   (((u32)(src)) & 0x00000001)
#define MASK_DEV_ERR_RESP_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Global Base Address	*/
#define MASTER_SHIM_CSR_BASE_ADDR			0x01f24f000ULL

/*    Address MASTER_SHIM_CSR  Registers */
#define CFG_MST_IOB_SEL_ADDR                                         0x00000004
#define CFG_MST_IOB_SEL_DEFAULT                                      0x00000002
#define CFG_VC0_PREFETCH_ADDR                                        0x00000008
#define CFG_VC0_PREFETCH_DEFAULT                                     0x00000004
#define CFG_VC1_PREFETCH_ADDR                                        0x0000000c
#define CFG_VC1_PREFETCH_DEFAULT                                     0x00000004
#define CFG_VC2_PREFETCH_ADDR                                        0x00000010
#define CFG_VC2_PREFETCH_DEFAULT                                     0x00000004
#define VC0_TOKEN_USED_ADDR                                          0x00000014
#define VC0_TOKEN_USED_DEFAULT                                       0x00000000
#define VC1_TOKEN_USED_ADDR                                          0x00000018
#define VC1_TOKEN_USED_DEFAULT                                       0x00000000
#define VC2_TOKEN_USED_ADDR                                          0x0000001c
#define VC2_TOKEN_USED_DEFAULT                                       0x00000000
#define VC0_TOKEN_REQ_ADDR                                           0x00000020
#define VC0_TOKEN_REQ_DEFAULT                                        0x00000000
#define VC1_TOKEN_REQ_ADDR                                           0x00000024
#define VC1_TOKEN_REQ_DEFAULT                                        0x00000000
#define VC2_TOKEN_REQ_ADDR                                           0x00000028
#define VC2_TOKEN_REQ_DEFAULT                                        0x00000000

/*	Register CFG_MST_IOB_SEL	*/ 
/*	 Fields CFG_VC_BYPASS	 */
#define CFG_VC_BYPASS_WIDTH                                                   1
#define CFG_VC_BYPASS_SHIFT                                                   1
#define CFG_VC_BYPASS_MASK                                           0x00000002
#define CFG_VC_BYPASS_RD(src)                         (((src) & 0x00000002)>>1)
#define CFG_VC_BYPASS_WR(src)                    (((u32)(src)<<1) & 0x00000002)
#define CFG_VC_BYPASS_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields CFG_MST_IOB_SEL	 */
#define CFG_MST_IOB_SEL_WIDTH                                                 1
#define CFG_MST_IOB_SEL_SHIFT                                                 0
#define CFG_MST_IOB_SEL_MASK                                         0x00000001
#define CFG_MST_IOB_SEL_RD(src)                          (((src) & 0x00000001))
#define CFG_MST_IOB_SEL_WR(src)                     (((u32)(src)) & 0x00000001)
#define CFG_MST_IOB_SEL_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register CFG_VC0_PREFETCH	*/ 
/*	 Fields CFG_VC0_PREFETCH_CNT	 */
#define CFG_VC0_PREFETCH_CNT_WIDTH                                            4
#define CFG_VC0_PREFETCH_CNT_SHIFT                                            0
#define CFG_VC0_PREFETCH_CNT_MASK                                    0x0000000f
#define CFG_VC0_PREFETCH_CNT_RD(src)                     (((src) & 0x0000000f))
#define CFG_VC0_PREFETCH_CNT_WR(src)                (((u32)(src)) & 0x0000000f)
#define CFG_VC0_PREFETCH_CNT_SET(dst,src) \
                          (((dst) & ~0x0000000f) | (((u32)(src)) & 0x0000000f))

/*	Register CFG_VC1_PREFETCH	*/ 
/*	 Fields CFG_VC1_PREFETCH_CNT	 */
#define CFG_VC1_PREFETCH_CNT_WIDTH                                            4
#define CFG_VC1_PREFETCH_CNT_SHIFT                                            0
#define CFG_VC1_PREFETCH_CNT_MASK                                    0x0000000f
#define CFG_VC1_PREFETCH_CNT_RD(src)                     (((src) & 0x0000000f))
#define CFG_VC1_PREFETCH_CNT_WR(src)                (((u32)(src)) & 0x0000000f)
#define CFG_VC1_PREFETCH_CNT_SET(dst,src) \
                          (((dst) & ~0x0000000f) | (((u32)(src)) & 0x0000000f))

/*	Register CFG_VC2_PREFETCH	*/ 
/*	 Fields CFG_VC2_PREFETCH_CNT	 */
#define CFG_VC2_PREFETCH_CNT_WIDTH                                            4
#define CFG_VC2_PREFETCH_CNT_SHIFT                                            0
#define CFG_VC2_PREFETCH_CNT_MASK                                    0x0000000f
#define CFG_VC2_PREFETCH_CNT_RD(src)                     (((src) & 0x0000000f))
#define CFG_VC2_PREFETCH_CNT_WR(src)                (((u32)(src)) & 0x0000000f)
#define CFG_VC2_PREFETCH_CNT_SET(dst,src) \
                          (((dst) & ~0x0000000f) | (((u32)(src)) & 0x0000000f))

/*	Register VC0_TOKEN_USED	*/ 
/*	 Fields VC0_TOKEN_USED	 */
#define VC0_TOKEN_USED_WIDTH                                                 32
#define VC0_TOKEN_USED_SHIFT                                                  0
#define VC0_TOKEN_USED_MASK                                          0xffffffff
#define VC0_TOKEN_USED_RD(src)                           (((src) & 0xffffffff))
#define VC0_TOKEN_USED_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register VC1_TOKEN_USED	*/ 
/*	 Fields VC1_TOKEN_USED	 */
#define VC1_TOKEN_USED_WIDTH                                                 32
#define VC1_TOKEN_USED_SHIFT                                                  0
#define VC1_TOKEN_USED_MASK                                          0xffffffff
#define VC1_TOKEN_USED_RD(src)                           (((src) & 0xffffffff))
#define VC1_TOKEN_USED_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register VC2_TOKEN_USED	*/ 
/*	 Fields VC2_TOKEN_USED	 */
#define VC2_TOKEN_USED_WIDTH                                                 32
#define VC2_TOKEN_USED_SHIFT                                                  0
#define VC2_TOKEN_USED_MASK                                          0xffffffff
#define VC2_TOKEN_USED_RD(src)                           (((src) & 0xffffffff))
#define VC2_TOKEN_USED_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register VC0_TOKEN_REQ	*/ 
/*	 Fields VC0_TOKEN_REQ	 */
#define VC0_TOKEN_REQ_WIDTH                                                  32
#define VC0_TOKEN_REQ_SHIFT                                                   0
#define VC0_TOKEN_REQ_MASK                                           0xffffffff
#define VC0_TOKEN_REQ_RD(src)                            (((src) & 0xffffffff))
#define VC0_TOKEN_REQ_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register VC1_TOKEN_REQ	*/ 
/*	 Fields VC1_TOKEN_REQ	 */
#define VC1_TOKEN_REQ_WIDTH                                                  32
#define VC1_TOKEN_REQ_SHIFT                                                   0
#define VC1_TOKEN_REQ_MASK                                           0xffffffff
#define VC1_TOKEN_REQ_RD(src)                            (((src) & 0xffffffff))
#define VC1_TOKEN_REQ_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register VC2_TOKEN_REQ	*/ 
/*	 Fields VC2_TOKEN_REQ	 */
#define VC2_TOKEN_REQ_WIDTH                                                  32
#define VC2_TOKEN_REQ_SHIFT                                                   0
#define VC2_TOKEN_REQ_MASK                                           0xffffffff
#define VC2_TOKEN_REQ_RD(src)                            (((src) & 0xffffffff))
#define VC2_TOKEN_REQ_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Global Base Address	*/
#define CLE_2INLINE_CSR1_BASE_ADDR			0x01f226000ULL
#define CLE_2INLINE_CSR0_BASE_ADDR			0x01f216000ULL

/*    Address CLE_2INLINE_CSR0  Registers */
#define CLE_BID_ADDR                                         0x00000000
#define CLE_BID_DEFAULT                                      0x000005c0
#define INDADDR_ADDR                                         0x00000004
#define INDADDR_DEFAULT                                      0x00000000
#define INDCMD_ADDR                                          0x00000008
#define INDCMD_DEFAULT                                       0x00000000
#define INDCMD_STATUS_ADDR                                   0x0000000c
#define INDCMD_STATUS_DEFAULT                                0x00000000
#define DATA_RAM0_ADDR                                       0x00000010
#define DATA_RAM0_DEFAULT                                    0x00000000
#define DATA_RAM1_ADDR                                       0x00000014
#define DATA_RAM1_DEFAULT                                    0x00000000
#define DATA_RAM2_ADDR                                       0x00000018
#define DATA_RAM2_DEFAULT                                    0x00000000
#define DATA_RAM3_ADDR                                       0x0000001c
#define DATA_RAM3_DEFAULT                                    0x00000000
#define DATA_RAM4_ADDR                                       0x00000020
#define DATA_RAM4_DEFAULT                                    0x00000000
#define DATA_RAM5_ADDR                                       0x00000024
#define DATA_RAM5_DEFAULT                                    0x00000000
#define DATA_RAM6_ADDR                                       0x00000028
#define DATA_RAM6_DEFAULT                                    0x00000000
#define DATA_RAM7_ADDR                                       0x0000002c
#define DATA_RAM7_DEFAULT                                    0x00000000
#define DATA_RAM8_ADDR                                       0x00000030
#define DATA_RAM8_DEFAULT                                    0x00000000
#define DATA_RAM9_ADDR                                       0x00000034
#define DATA_RAM9_DEFAULT                                    0x00000000
#define DATA_RAM10_ADDR                                      0x00000038
#define DATA_RAM10_DEFAULT                                   0x00000000
#define DATA_RAM11_ADDR                                      0x0000003c
#define DATA_RAM11_DEFAULT                                   0x00000000
#define DATA_RAM12_ADDR                                      0x00000040
#define DATA_RAM12_DEFAULT                                   0x00000000
#define DATA_RAM13_ADDR                                      0x00000044
#define DATA_RAM13_DEFAULT                                   0x00000000
#define DATA_RAM14_ADDR                                      0x00000048
#define DATA_RAM14_DEFAULT                                   0x00000000
#define DATA_RAM15_ADDR                                      0x0000004c
#define DATA_RAM15_DEFAULT                                   0x00000000
#define DATA_RAM16_ADDR                                      0x00000050
#define DATA_RAM16_DEFAULT                                   0x00000000
#define AVL_CONFIG_ADDR                                      0x00000060
#define AVL_CONFIG_DEFAULT                                   0x03ffd7fc
#define AVL_STATUS_ADDR                                      0x00000064
#define AVL_STATUS_DEFAULT                                   0x00000000
#define CLE_INTERRUPT_ADDR                                   0x00000080
#define CLE_INTERRUPT_DEFAULT                                0x00000000
#define CLE_INTERRUPTMASK_ADDR                               0x00000084
#define AVL_SEARCH_INT_ADDR                                  0x00000088
#define AVL_SEARCH_INT_DEFAULT                               0x00000000
#define AVL_SEARCH_INTMASK_ADDR                              0x0000008c
#define SW_INT_ADDR                                          0x00000090
#define SW_INT_DEFAULT                                       0x00000000
#define PT_RAM0_CTRL_ADDR                                    0x000000a0
#define PT_RAM0_CTRL_DEFAULT                                 0x00000000
#define PT_RAM1_CTRL_ADDR                                    0x000000a4
#define PT_RAM1_CTRL_DEFAULT                                 0x00000000
#define PT_RAM2_CTRL_ADDR                                    0x000000a8
#define PT_RAM2_CTRL_DEFAULT                                 0x00000000
#define PT_RAM3_CTRL_ADDR                                    0x000000ac
#define PT_RAM3_CTRL_DEFAULT                                 0x00000000
#define AVL_RAM0_CTRL_ADDR                                   0x000000b0
#define AVL_RAM0_CTRL_DEFAULT                                0x00000000
#define AVL_RAM1_CTRL_ADDR                                   0x000000b4
#define AVL_RAM1_CTRL_DEFAULT                                0x00000000
#define AVL_RAM2_CTRL_ADDR                                   0x000000b8
#define AVL_RAM2_CTRL_DEFAULT                                0x00000000
#define AVL_RAM3_CTRL_ADDR                                   0x000000bc
#define AVL_RAM3_CTRL_DEFAULT                                0x00000000
#define DB_RAM_CTRL_ADDR                                     0x000000c0
#define DB_RAM_CTRL_DEFAULT                                  0x00000000
#define DS_CTL_ADDR                                          0x000000dc
#define DS_CTL_DEFAULT                                       0x00040a0b
#define PTRAM_ERR_DIAGNOSTIC_ADDR                            0x000000e0
#define PTRAM_ERR_DIAGNOSTIC_DEFAULT                         0x00000000
#define AVLRAM_ERR_DIAGNOSTIC_ADDR                           0x000000e4
#define AVLRAM_ERR_DIAGNOSTIC_DEFAULT                        0x00000000
#define DBRAM_ERR_DIAGNOSTIC_ADDR                            0x000000e8
#define DBRAM_ERR_DIAGNOSTIC_DEFAULT                         0x00000000
#define SNPTR0_ADDR                                          0x00000100
#define SNPTR0_DEFAULT                                       0x00000000
#define SPPTR0_ADDR                                          0x00000104
#define SPPTR0_DEFAULT                                       0x00000000
#define DFCLSRESDBPTR0_ADDR                                  0x00000108
#define DFCLSRESDBPTR0_DEFAULT                               0x00001c00
#define DFCLSRESDB0_0_ADDR                                   0x0000010c
#define DFCLSRESDB0_0_DEFAULT                                0x00000000
#define DFCLSRESDB0_1_ADDR                                   0x00000110
#define DFCLSRESDB0_1_DEFAULT                                0x00000000
#define DFCLSRESDB0_2_ADDR                                   0x00000114
#define DFCLSRESDB0_2_DEFAULT                                0x00000000
#define DFCLSRESDB0_3_ADDR                                   0x00000118
#define DFCLSRESDB0_3_DEFAULT                                0x00000000
#define DFCLSRESDB0_4_ADDR                                   0x0000011c
#define DFCLSRESDB0_4_DEFAULT                                0x00000000
#define DFCLSRESDB0_5_ADDR                                   0x00000120
#define DFCLSRESDB0_5_DEFAULT                                0x00000000
#define PARSER_CTL0_ADDR                                     0x00000130
#define PARSER_CTL0_DEFAULT                                  0x00000000
#define TMAXHOP0_ADDR                                        0x00000134
#define TMAXHOP0_DEFAULT                                     0x00000040
#define PORTNUM0_ADDR                                        0x00000138
#define PORTNUM0_DEFAULT                                     0x00000000
#define RSS_CTRL0_ADDR                                       0x0000013c
#define RSS_CTRL0_DEFAULT                                    0x00000000
#define PARSER_STATUS0_ADDR                                  0x00000170
#define PARSER_STATUS0_DEFAULT                               0x00000000
#define PARSER_STATUS0MASK_ADDR                              0x00000174
#define SNPTR_CHANGE_STATUS0_ADDR                            0x00000178
#define SNPTR_CHANGE_STATUS0_DEFAULT                         0x00000000
#define ITABLE0_ERR_DIAGNOSTIC_ADDR                          0x0000018c
#define ITABLE0_ERR_DIAGNOSTIC_DEFAULT                       0x00000000
#define PKTRAM0_ERR_DIAGNOSTIC_ADDR                          0x00000190
#define PKTRAM0_ERR_DIAGNOSTIC_DEFAULT                       0x00000000
#define ITABLE0_CTRL_ADDR                                    0x00000194
#define ITABLE0_CTRL_DEFAULT                                 0x00000000
#define LSTNVST0_ADDR                                        0x000001a0
#define LSTNVST0_DEFAULT                                     0x00000000
#define LSTTRCNVST0_0_ADDR                                   0x000001a4
#define LSTTRCNVST0_0_DEFAULT                                0x00000000
#define LSTTRCNVST0_1_ADDR                                   0x000001a8
#define LSTTRCNVST0_1_DEFAULT                                0x00000000
#define LSTTRCNVST0_2_ADDR                                   0x000001ac
#define LSTTRCNVST0_2_DEFAULT                                0x00000000
#define LSTTRCNVST0_3_ADDR                                   0x000001b0
#define LSTTRCNVST0_3_DEFAULT                                0x00000000
#define LSTTRCNVST0_4_ADDR                                   0x000001b4
#define LSTTRCNVST0_4_DEFAULT                                0x00000000
#define LSTTRCNVST0_5_ADDR                                   0x000001b8
#define LSTTRCNVST0_5_DEFAULT                                0x00000000
#define LSTTRCNVST0_6_ADDR                                   0x000001bc
#define LSTTRCNVST0_6_DEFAULT                                0x00000000
#define LSTTRCNVST0_7_ADDR                                   0x000001c0
#define LSTTRCNVST0_7_DEFAULT                                0x00000000
#define LSTTRCNVST0_8_ADDR                                   0x000001c4
#define LSTTRCNVST0_8_DEFAULT                                0x00000000
#define LSTTRCNVST0_9_ADDR                                   0x000001c8
#define LSTTRCNVST0_9_DEFAULT                                0x00000000
#define LSTTRCNVST0_10_ADDR                                  0x000001cc
#define LSTTRCNVST0_10_DEFAULT                               0x00000000
#define LSTTRCNVST0_11_ADDR                                  0x000001d0
#define LSTTRCNVST0_11_DEFAULT                               0x00000000
#define LSTTRCNVST0_12_ADDR                                  0x000001d4
#define LSTTRCNVST0_12_DEFAULT                               0x00000000
#define LSTTRCNVST0_13_ADDR                                  0x000001d8
#define LSTTRCNVST0_13_DEFAULT                               0x00000000
#define LSTTRCNVST0_14_ADDR                                  0x000001dc
#define LSTTRCNVST0_14_DEFAULT                               0x00000000
#define LSTTRCNVST0_15_ADDR                                  0x000001e0
#define LSTTRCNVST0_15_DEFAULT                               0x00000000
#define FTRCNVSTSTR0_0_ADDR                                  0x000001f0
#define FTRCNVSTSTR0_0_DEFAULT                               0x00000008
#define FTRCNVST0_0_ADDR                                     0x000001f4
#define FTRCNVST0_0_DEFAULT                                  0x00000000
#define FTRCNVST0_1_ADDR                                     0x000001f8
#define FTRCNVST0_1_DEFAULT                                  0x00000000
#define FTRCNVST0_2_ADDR                                     0x000001fc
#define FTRCNVST0_2_DEFAULT                                  0x00000000
#define FTRCNVST0_3_ADDR                                     0x00000200
#define FTRCNVST0_3_DEFAULT                                  0x00000000
#define FTRCNVST0_4_ADDR                                     0x00000204
#define FTRCNVST0_4_DEFAULT                                  0x00000000
#define FTRCNVST0_5_ADDR                                     0x00000208
#define FTRCNVST0_5_DEFAULT                                  0x00000000
#define FTRCNVST0_6_ADDR                                     0x0000020c
#define FTRCNVST0_6_DEFAULT                                  0x00000000
#define FTRCNVST0_7_ADDR                                     0x00000210
#define FTRCNVST0_7_DEFAULT                                  0x00000000
#define FTRCNVST0_8_ADDR                                     0x00000214
#define FTRCNVST0_8_DEFAULT                                  0x00000000
#define FTRCNVST0_9_ADDR                                     0x00000218
#define FTRCNVST0_9_DEFAULT                                  0x00000000
#define FTRCNVST0_10_ADDR                                    0x0000021c
#define FTRCNVST0_10_DEFAULT                                 0x00000000
#define FTRCNVST0_11_ADDR                                    0x00000220
#define FTRCNVST0_11_DEFAULT                                 0x00000000
#define FTRCNVST0_12_ADDR                                    0x00000224
#define FTRCNVST0_12_DEFAULT                                 0x00000000
#define FTRCNVST0_13_ADDR                                    0x00000228
#define FTRCNVST0_13_DEFAULT                                 0x00000000
#define FTRCNVST0_14_ADDR                                    0x0000022c
#define FTRCNVST0_14_DEFAULT                                 0x00000000
#define FTRCNVST0_15_ADDR                                    0x00000230
#define FTRCNVST0_15_DEFAULT                                 0x00000000
#define TRCNVSTMON0_0_ADDR                                   0x00000240
#define TRCNVSTMON0_0_DEFAULT                                0x00000000
#define TRCNVSTMONCNT0_0_ADDR                                0x00000244
#define TRCNVSTMONCNT0_0_DEFAULT                             0x00000000
#define TRCNVSTMON0_1_ADDR                                   0x00000248
#define TRCNVSTMON0_1_DEFAULT                                0x00000000
#define TRCNVSTMONCNT0_1_ADDR                                0x0000024c
#define TRCNVSTMONCNT0_1_DEFAULT                             0x00000000
#define TRCNVSTMON0_2_ADDR                                   0x00000250
#define TRCNVSTMON0_2_DEFAULT                                0x00000000
#define TRCNVSTMONCNT0_2_ADDR                                0x00000254
#define TRCNVSTMONCNT0_2_DEFAULT                             0x00000000
#define TRCNVSTMON0_3_ADDR                                   0x00000258
#define TRCNVSTMON0_3_DEFAULT                                0x00000000
#define TRCNVSTMONCNT0_3_ADDR                                0x0000025c
#define TRCNVSTMONCNT0_3_DEFAULT                             0x00000000
#define TRCNVSTMON0_4_ADDR                                   0x00000260
#define TRCNVSTMON0_4_DEFAULT                                0x00000000
#define TRCNVSTMONCNT0_4_ADDR                                0x00000264
#define TRCNVSTMONCNT0_4_DEFAULT                             0x00000000
#define TRCNVSTMON0_5_ADDR                                   0x00000268
#define TRCNVSTMON0_5_DEFAULT                                0x00000000
#define TRCNVSTMONCNT0_5_ADDR                                0x0000026c
#define TRCNVSTMONCNT0_5_DEFAULT                             0x00000000
#define TRCNVSTMON0_6_ADDR                                   0x00000270
#define TRCNVSTMON0_6_DEFAULT                                0x00000000
#define TRCNVSTMONCNT0_6_ADDR                                0x00000274
#define TRCNVSTMONCNT0_6_DEFAULT                             0x00000000
#define TRCNVSTMON0_7_ADDR                                   0x00000278
#define TRCNVSTMON0_7_DEFAULT                                0x00000000
#define TRCNVSTMONCNT0_7_ADDR                                0x0000027c
#define TRCNVSTMONCNT0_7_DEFAULT                             0x00000000
#define TRCNVSTMON0_8_ADDR                                   0x00000280
#define TRCNVSTMON0_8_DEFAULT                                0x00000000
#define TRCNVSTMONCNT0_8_ADDR                                0x00000284
#define TRCNVSTMONCNT0_8_DEFAULT                             0x00000000
#define TRCNVSTMON0_9_ADDR                                   0x00000288
#define TRCNVSTMON0_9_DEFAULT                                0x00000000
#define TRCNVSTMONCNT0_9_ADDR                                0x0000028c
#define TRCNVSTMONCNT0_9_DEFAULT                             0x00000000
#define TRCNVSTMON0_10_ADDR                                  0x00000290
#define TRCNVSTMON0_10_DEFAULT                               0x00000000
#define TRCNVSTMONCNT0_10_ADDR                               0x00000294
#define TRCNVSTMONCNT0_10_DEFAULT                            0x00000000
#define TRCNVSTMON0_11_ADDR                                  0x00000298
#define TRCNVSTMON0_11_DEFAULT                               0x00000000
#define TRCNVSTMONCNT0_11_ADDR                               0x0000029c
#define TRCNVSTMONCNT0_11_DEFAULT                            0x00000000
#define TRCNVSTMON0_12_ADDR                                  0x000002a0
#define TRCNVSTMON0_12_DEFAULT                               0x00000000
#define TRCNVSTMONCNT0_12_ADDR                               0x000002a4
#define TRCNVSTMONCNT0_12_DEFAULT                            0x00000000
#define TRCNVSTMON0_13_ADDR                                  0x000002a8
#define TRCNVSTMON0_13_DEFAULT                               0x00000000
#define TRCNVSTMONCNT0_13_ADDR                               0x000002ac
#define TRCNVSTMONCNT0_13_DEFAULT                            0x00000000
#define TRCNVSTMON0_14_ADDR                                  0x000002b0
#define TRCNVSTMON0_14_DEFAULT                               0x00000000
#define TRCNVSTMONCNT0_14_ADDR                               0x000002b4
#define TRCNVSTMONCNT0_14_DEFAULT                            0x00000000
#define TRCNVSTMON0_15_ADDR                                  0x000002b8
#define TRCNVSTMON0_15_DEFAULT                               0x00000000
#define TRCNVSTMONCNT0_15_ADDR                               0x000002bc
#define TRCNVSTMONCNT0_15_DEFAULT                            0x00000000
#define HASH_DIAG_CTL0_ADDR                                  0x000002c0
#define HASH_DIAG_CTL0_DEFAULT                               0x00000000
#define HASH_SEED_DEFAULT0_ADDR                              0x000002c4
#define HASH_SEED_DEFAULT0_DEFAULT                           0x00000000
#define HASH_RESULT_DIAG0_ADDR                               0x000002c8
#define HASH_RESULT_DIAG0_DEFAULT                            0x00000000
#define SNPTR1_ADDR                                          0x00000300
#define SNPTR1_DEFAULT                                       0x00000000
#define SPPTR1_ADDR                                          0x00000304
#define SPPTR1_DEFAULT                                       0x00000000
#define DFCLSRESDBPTR1_ADDR                                  0x00000308
#define DFCLSRESDBPTR1_DEFAULT                               0x00001c00
#define DFCLSRESDB1_0_ADDR                                   0x0000030c
#define DFCLSRESDB1_0_DEFAULT                                0x00000000
#define DFCLSRESDB1_1_ADDR                                   0x00000310
#define DFCLSRESDB1_1_DEFAULT                                0x00000000
#define DFCLSRESDB1_2_ADDR                                   0x00000314
#define DFCLSRESDB1_2_DEFAULT                                0x00000000
#define DFCLSRESDB1_3_ADDR                                   0x00000318
#define DFCLSRESDB1_3_DEFAULT                                0x00000000
#define DFCLSRESDB1_4_ADDR                                   0x0000031c
#define DFCLSRESDB1_4_DEFAULT                                0x00000000
#define DFCLSRESDB1_5_ADDR                                   0x00000320
#define DFCLSRESDB1_5_DEFAULT                                0x00000000
#define PARSER_CTL1_ADDR                                     0x00000330
#define PARSER_CTL1_DEFAULT                                  0x00000000
#define TMAXHOP1_ADDR                                        0x00000334
#define TMAXHOP1_DEFAULT                                     0x00000040
#define PORTNUM1_ADDR                                        0x00000338
#define PORTNUM1_DEFAULT                                     0x00000001
#define RSS_CTRL1_ADDR                                       0x0000033c
#define RSS_CTRL1_DEFAULT                                    0x00000000
#define PARSER_STATUS1_ADDR                                  0x00000370
#define PARSER_STATUS1_DEFAULT                               0x00000000
#define PARSER_STATUS1MASK_ADDR                              0x00000374
#define SNPTR_CHANGE_STATUS1_ADDR                            0x00000378
#define SNPTR_CHANGE_STATUS1_DEFAULT                         0x00000000
#define ITABLE1_ERR_DIAGNOSTIC_ADDR                          0x0000038c
#define ITABLE1_ERR_DIAGNOSTIC_DEFAULT                       0x00000000
#define PKTRAM1_ERR_DIAGNOSTIC_ADDR                          0x00000390
#define PKTRAM1_ERR_DIAGNOSTIC_DEFAULT                       0x00000000
#define ITABLE1_CTRL_ADDR                                    0x00000394
#define ITABLE1_CTRL_DEFAULT                                 0x00000000
#define LSTNVST1_ADDR                                        0x000003a0
#define LSTNVST1_DEFAULT                                     0x00000000
#define LSTTRCNVST1_0_ADDR                                   0x000003a4
#define LSTTRCNVST1_0_DEFAULT                                0x00000000
#define LSTTRCNVST1_1_ADDR                                   0x000003a8
#define LSTTRCNVST1_1_DEFAULT                                0x00000000
#define LSTTRCNVST1_2_ADDR                                   0x000003ac
#define LSTTRCNVST1_2_DEFAULT                                0x00000000
#define LSTTRCNVST1_3_ADDR                                   0x000003b0
#define LSTTRCNVST1_3_DEFAULT                                0x00000000
#define LSTTRCNVST1_4_ADDR                                   0x000003b4
#define LSTTRCNVST1_4_DEFAULT                                0x00000000
#define LSTTRCNVST1_5_ADDR                                   0x000003b8
#define LSTTRCNVST1_5_DEFAULT                                0x00000000
#define LSTTRCNVST1_6_ADDR                                   0x000003bc
#define LSTTRCNVST1_6_DEFAULT                                0x00000000
#define LSTTRCNVST1_7_ADDR                                   0x000003c0
#define LSTTRCNVST1_7_DEFAULT                                0x00000000
#define LSTTRCNVST1_8_ADDR                                   0x000003c4
#define LSTTRCNVST1_8_DEFAULT                                0x00000000
#define LSTTRCNVST1_9_ADDR                                   0x000003c8
#define LSTTRCNVST1_9_DEFAULT                                0x00000000
#define LSTTRCNVST1_10_ADDR                                  0x000003cc
#define LSTTRCNVST1_10_DEFAULT                               0x00000000
#define LSTTRCNVST1_11_ADDR                                  0x000003d0
#define LSTTRCNVST1_11_DEFAULT                               0x00000000
#define LSTTRCNVST1_12_ADDR                                  0x000003d4
#define LSTTRCNVST1_12_DEFAULT                               0x00000000
#define LSTTRCNVST1_13_ADDR                                  0x000003d8
#define LSTTRCNVST1_13_DEFAULT                               0x00000000
#define LSTTRCNVST1_14_ADDR                                  0x000003dc
#define LSTTRCNVST1_14_DEFAULT                               0x00000000
#define LSTTRCNVST1_15_ADDR                                  0x000003e0
#define LSTTRCNVST1_15_DEFAULT                               0x00000000
#define FTRCNVSTSTR1_0_ADDR                                  0x000003f0
#define FTRCNVSTSTR1_0_DEFAULT                               0x00000008
#define FTRCNVST1_0_ADDR                                     0x000003f4
#define FTRCNVST1_0_DEFAULT                                  0x00000000
#define FTRCNVST1_1_ADDR                                     0x000003f8
#define FTRCNVST1_1_DEFAULT                                  0x00000000
#define FTRCNVST1_2_ADDR                                     0x000003fc
#define FTRCNVST1_2_DEFAULT                                  0x00000000
#define FTRCNVST1_3_ADDR                                     0x00000400
#define FTRCNVST1_3_DEFAULT                                  0x00000000
#define FTRCNVST1_4_ADDR                                     0x00000404
#define FTRCNVST1_4_DEFAULT                                  0x00000000
#define FTRCNVST1_5_ADDR                                     0x00000408
#define FTRCNVST1_5_DEFAULT                                  0x00000000
#define FTRCNVST1_6_ADDR                                     0x0000040c
#define FTRCNVST1_6_DEFAULT                                  0x00000000
#define FTRCNVST1_7_ADDR                                     0x00000410
#define FTRCNVST1_7_DEFAULT                                  0x00000000
#define FTRCNVST1_8_ADDR                                     0x00000414
#define FTRCNVST1_8_DEFAULT                                  0x00000000
#define FTRCNVST1_9_ADDR                                     0x00000418
#define FTRCNVST1_9_DEFAULT                                  0x00000000
#define FTRCNVST1_10_ADDR                                    0x0000041c
#define FTRCNVST1_10_DEFAULT                                 0x00000000
#define FTRCNVST1_11_ADDR                                    0x00000420
#define FTRCNVST1_11_DEFAULT                                 0x00000000
#define FTRCNVST1_12_ADDR                                    0x00000424
#define FTRCNVST1_12_DEFAULT                                 0x00000000
#define FTRCNVST1_13_ADDR                                    0x00000428
#define FTRCNVST1_13_DEFAULT                                 0x00000000
#define FTRCNVST1_14_ADDR                                    0x0000042c
#define FTRCNVST1_14_DEFAULT                                 0x00000000
#define FTRCNVST1_15_ADDR                                    0x00000430
#define FTRCNVST1_15_DEFAULT                                 0x00000000
#define TRCNVSTMON1_0_ADDR                                   0x00000440
#define TRCNVSTMON1_0_DEFAULT                                0x00000000
#define TRCNVSTMONCNT1_0_ADDR                                0x00000444
#define TRCNVSTMONCNT1_0_DEFAULT                             0x00000000
#define TRCNVSTMON1_1_ADDR                                   0x00000448
#define TRCNVSTMON1_1_DEFAULT                                0x00000000
#define TRCNVSTMONCNT1_1_ADDR                                0x0000044c
#define TRCNVSTMONCNT1_1_DEFAULT                             0x00000000
#define TRCNVSTMON1_2_ADDR                                   0x00000450
#define TRCNVSTMON1_2_DEFAULT                                0x00000000
#define TRCNVSTMONCNT1_2_ADDR                                0x00000454
#define TRCNVSTMONCNT1_2_DEFAULT                             0x00000000
#define TRCNVSTMON1_3_ADDR                                   0x00000458
#define TRCNVSTMON1_3_DEFAULT                                0x00000000
#define TRCNVSTMONCNT1_3_ADDR                                0x0000045c
#define TRCNVSTMONCNT1_3_DEFAULT                             0x00000000
#define TRCNVSTMON1_4_ADDR                                   0x00000460
#define TRCNVSTMON1_4_DEFAULT                                0x00000000
#define TRCNVSTMONCNT1_4_ADDR                                0x00000464
#define TRCNVSTMONCNT1_4_DEFAULT                             0x00000000
#define TRCNVSTMON1_5_ADDR                                   0x00000468
#define TRCNVSTMON1_5_DEFAULT                                0x00000000
#define TRCNVSTMONCNT1_5_ADDR                                0x0000046c
#define TRCNVSTMONCNT1_5_DEFAULT                             0x00000000
#define TRCNVSTMON1_6_ADDR                                   0x00000470
#define TRCNVSTMON1_6_DEFAULT                                0x00000000
#define TRCNVSTMONCNT1_6_ADDR                                0x00000474
#define TRCNVSTMONCNT1_6_DEFAULT                             0x00000000
#define TRCNVSTMON1_7_ADDR                                   0x00000478
#define TRCNVSTMON1_7_DEFAULT                                0x00000000
#define TRCNVSTMONCNT1_7_ADDR                                0x0000047c
#define TRCNVSTMONCNT1_7_DEFAULT                             0x00000000
#define TRCNVSTMON1_8_ADDR                                   0x00000480
#define TRCNVSTMON1_8_DEFAULT                                0x00000000
#define TRCNVSTMONCNT1_8_ADDR                                0x00000484
#define TRCNVSTMONCNT1_8_DEFAULT                             0x00000000
#define TRCNVSTMON1_9_ADDR                                   0x00000488
#define TRCNVSTMON1_9_DEFAULT                                0x00000000
#define TRCNVSTMONCNT1_9_ADDR                                0x0000048c
#define TRCNVSTMONCNT1_9_DEFAULT                             0x00000000
#define TRCNVSTMON1_10_ADDR                                  0x00000490
#define TRCNVSTMON1_10_DEFAULT                               0x00000000
#define TRCNVSTMONCNT1_10_ADDR                               0x00000494
#define TRCNVSTMONCNT1_10_DEFAULT                            0x00000000
#define TRCNVSTMON1_11_ADDR                                  0x00000498
#define TRCNVSTMON1_11_DEFAULT                               0x00000000
#define TRCNVSTMONCNT1_11_ADDR                               0x0000049c
#define TRCNVSTMONCNT1_11_DEFAULT                            0x00000000
#define TRCNVSTMON1_12_ADDR                                  0x000004a0
#define TRCNVSTMON1_12_DEFAULT                               0x00000000
#define TRCNVSTMONCNT1_12_ADDR                               0x000004a4
#define TRCNVSTMONCNT1_12_DEFAULT                            0x00000000
#define TRCNVSTMON1_13_ADDR                                  0x000004a8
#define TRCNVSTMON1_13_DEFAULT                               0x00000000
#define TRCNVSTMONCNT1_13_ADDR                               0x000004ac
#define TRCNVSTMONCNT1_13_DEFAULT                            0x00000000
#define TRCNVSTMON1_14_ADDR                                  0x000004b0
#define TRCNVSTMON1_14_DEFAULT                               0x00000000
#define TRCNVSTMONCNT1_14_ADDR                               0x000004b4
#define TRCNVSTMONCNT1_14_DEFAULT                            0x00000000
#define TRCNVSTMON1_15_ADDR                                  0x000004b8
#define TRCNVSTMON1_15_DEFAULT                               0x00000000
#define TRCNVSTMONCNT1_15_ADDR                               0x000004bc
#define TRCNVSTMONCNT1_15_DEFAULT                            0x00000000
#define HASH_DIAG_CTL1_ADDR                                  0x000004c0
#define HASH_DIAG_CTL1_DEFAULT                               0x00000000
#define HASH_SEED_DEFAULT1_ADDR                              0x000004c4
#define HASH_SEED_DEFAULT1_DEFAULT                           0x00000000
#define HASH_RESULT_DIAG1_ADDR                               0x000004c8
#define HASH_RESULT_DIAG1_DEFAULT                            0x00000000

/*	Register cle_bid	*/ 
/*	 Fields revno	 */
#define REVNO_F2_WIDTH                                                2
#define REVNO_F2_SHIFT                                               14
#define REVNO_F2_MASK                                        0x0000c000
#define REVNO_F2_RD(src)                     (((src) & 0x0000c000)>>14)
#define REVNO_F2_SET(dst,src) \
                      (((dst) & ~0x0000c000) | (((u32)(src)<<14) & 0x0000c000))
/*	 Fields busid	 */
#define BUSID_F2_WIDTH                                                2
#define BUSID_F2_SHIFT                                               12
#define BUSID_F2_MASK                                        0x00003000
#define BUSID_F2_RD(src)                     (((src) & 0x00003000)>>12)
#define BUSID_F2_SET(dst,src) \
                      (((dst) & ~0x00003000) | (((u32)(src)<<12) & 0x00003000))
/*	 Fields deviceid	 */
#define DEVICEID_F2_WIDTH                                            12
#define DEVICEID_F2_SHIFT                                             0
#define DEVICEID_F2_MASK                                     0x00000fff
#define DEVICEID_F2_RD(src)                      (((src) & 0x00000fff))
#define DEVICEID_F2_SET(dst,src) \
                          (((dst) & ~0x00000fff) | (((u32)(src)) & 0x00000fff))

/*	Register indaddr	*/ 
/*	 Fields addr	 */
#define ADDR_F2_WIDTH                                                32
#define ADDR_F2_SHIFT                                                 0
#define ADDR_F2_MASK                                         0xffffffff
#define ADDR_F2_RD(src)                          (((src) & 0xffffffff))
#define ADDR_F2_WR(src)                     (((u32)(src)) & 0xffffffff)
#define ADDR_F2_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register indcmd	*/ 
/*	 Fields avl_update	 */
#define AVL_UPDATE_F1_WIDTH                                           1
#define AVL_UPDATE_F1_SHIFT                                           6
#define AVL_UPDATE_F1_MASK                                   0x00000040
#define AVL_UPDATE_F1_RD(src)                 (((src) & 0x00000040)>>6)
#define AVL_UPDATE_F1_WR(src)            (((u32)(src)<<6) & 0x00000040)
#define AVL_UPDATE_F1_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*	 Fields avl_search	 */
#define AVL_SEARCH_F1_WIDTH                                           1
#define AVL_SEARCH_F1_SHIFT                                           5
#define AVL_SEARCH_F1_MASK                                   0x00000020
#define AVL_SEARCH_F1_RD(src)                 (((src) & 0x00000020)>>5)
#define AVL_SEARCH_F1_WR(src)            (((u32)(src)<<5) & 0x00000020)
#define AVL_SEARCH_F1_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*	 Fields avl_del	 */
#define AVL_DEL_F1_WIDTH                                              1
#define AVL_DEL_F1_SHIFT                                              4
#define AVL_DEL_F1_MASK                                      0x00000010
#define AVL_DEL_F1_RD(src)                    (((src) & 0x00000010)>>4)
#define AVL_DEL_F1_WR(src)               (((u32)(src)<<4) & 0x00000010)
#define AVL_DEL_F1_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*	 Fields avl_add	 */
#define AVL_ADD_F1_WIDTH                                              1
#define AVL_ADD_F1_SHIFT                                              3
#define AVL_ADD_F1_MASK                                      0x00000008
#define AVL_ADD_F1_RD(src)                    (((src) & 0x00000008)>>3)
#define AVL_ADD_F1_WR(src)               (((u32)(src)<<3) & 0x00000008)
#define AVL_ADD_F1_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*	 Fields lock	 */
#define LOCK_F2_WIDTH                                                 1
#define LOCK_F2_SHIFT                                                 2
#define LOCK_F2_MASK                                         0x00000004
#define LOCK_F2_RD(src)                       (((src) & 0x00000004)>>2)
#define LOCK_F2_WR(src)                  (((u32)(src)<<2) & 0x00000004)
#define LOCK_F2_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields read	 */
#define READ_F4_WIDTH                                                 1
#define READ_F4_SHIFT                                                 1
#define READ_F4_MASK                                         0x00000002
#define READ_F4_RD(src)                       (((src) & 0x00000002)>>1)
#define READ_F4_WR(src)                  (((u32)(src)<<1) & 0x00000002)
#define READ_F4_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields write	 */
#define WRITE_F4_WIDTH                                                1
#define WRITE_F4_SHIFT                                                0
#define WRITE_F4_MASK                                        0x00000001
#define WRITE_F4_RD(src)                         (((src) & 0x00000001))
#define WRITE_F4_WR(src)                    (((u32)(src)) & 0x00000001)
#define WRITE_F4_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register indcmd_status	*/ 
/*	 Fields avl_err	 */
#define AVL_ERR_F1_WIDTH                                              1
#define AVL_ERR_F1_SHIFT                                             31
#define AVL_ERR_F1_MASK                                      0x80000000
#define AVL_ERR_F1_RD(src)                   (((src) & 0x80000000)>>31)
#define AVL_ERR_F1_SET(dst,src) \
                      (((dst) & ~0x80000000) | (((u32)(src)<<31) & 0x80000000))
/*	 Fields avl_del_srch_add_addr	 */
#define AVL_DEL_SRCH_ADD_ADDR_F1_WIDTH                               11
#define AVL_DEL_SRCH_ADD_ADDR_F1_SHIFT                               17
#define AVL_DEL_SRCH_ADD_ADDR_F1_MASK                        0x0ffe0000
#define AVL_DEL_SRCH_ADD_ADDR_F1_RD(src)     (((src) & 0x0ffe0000)>>17)
#define AVL_DEL_SRCH_ADD_ADDR_F1_SET(dst,src) \
                      (((dst) & ~0x0ffe0000) | (((u32)(src)<<17) & 0x0ffe0000))
/*	 Fields avl_search_hit_db_ptr	 */
#define AVL_SEARCH_HIT_DB_PTR_F1_WIDTH                               10
#define AVL_SEARCH_HIT_DB_PTR_F1_SHIFT                                7
#define AVL_SEARCH_HIT_DB_PTR_F1_MASK                        0x0001ff80
#define AVL_SEARCH_HIT_DB_PTR_F1_RD(src)      (((src) & 0x0001ff80)>>7)
#define AVL_SEARCH_HIT_DB_PTR_F1_SET(dst,src) \
                       (((dst) & ~0x0001ff80) | (((u32)(src)<<7) & 0x0001ff80))
/*	 Fields avl_search_done_miss	 */
#define AVL_SEARCH_DONE_MISS_F1_WIDTH                                 1
#define AVL_SEARCH_DONE_MISS_F1_SHIFT                                 6
#define AVL_SEARCH_DONE_MISS_F1_MASK                         0x00000040
#define AVL_SEARCH_DONE_MISS_F1_RD(src)       (((src) & 0x00000040)>>6)
#define AVL_SEARCH_DONE_MISS_F1_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*	 Fields avl_search_done_hit	 */
#define AVL_SEARCH_DONE_HIT_F1_WIDTH                                  1
#define AVL_SEARCH_DONE_HIT_F1_SHIFT                                  5
#define AVL_SEARCH_DONE_HIT_F1_MASK                          0x00000020
#define AVL_SEARCH_DONE_HIT_F1_RD(src)        (((src) & 0x00000020)>>5)
#define AVL_SEARCH_DONE_HIT_F1_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*	 Fields avl_del_done	 */
#define AVL_DEL_DONE_F1_WIDTH                                         1
#define AVL_DEL_DONE_F1_SHIFT                                         4
#define AVL_DEL_DONE_F1_MASK                                 0x00000010
#define AVL_DEL_DONE_F1_RD(src)               (((src) & 0x00000010)>>4)
#define AVL_DEL_DONE_F1_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*	 Fields avl_add_done	 */
#define AVL_ADD_DONE_F1_WIDTH                                         1
#define AVL_ADD_DONE_F1_SHIFT                                         3
#define AVL_ADD_DONE_F1_MASK                                 0x00000008
#define AVL_ADD_DONE_F1_RD(src)               (((src) & 0x00000008)>>3)
#define AVL_ADD_DONE_F1_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*	 Fields avl_update_done	 */
#define AVL_UPDATE_DONE_F1_WIDTH                                      1
#define AVL_UPDATE_DONE_F1_SHIFT                                      2
#define AVL_UPDATE_DONE_F1_MASK                              0x00000004
#define AVL_UPDATE_DONE_F1_RD(src)            (((src) & 0x00000004)>>2)
#define AVL_UPDATE_DONE_F1_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields read_done	 */
#define READ_DONE_F1_WIDTH                                            1
#define READ_DONE_F1_SHIFT                                            1
#define READ_DONE_F1_MASK                                    0x00000002
#define READ_DONE_F1_RD(src)                  (((src) & 0x00000002)>>1)
#define READ_DONE_F1_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields write_done	 */
#define WRITE_DONE_F1_WIDTH                                           1
#define WRITE_DONE_F1_SHIFT                                           0
#define WRITE_DONE_F1_MASK                                   0x00000001
#define WRITE_DONE_F1_RD(src)                    (((src) & 0x00000001))
#define WRITE_DONE_F1_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register data_ram0	*/ 
/*	 Fields data	 */
#define DATA0_F4_WIDTH                                               32
#define DATA0_F4_SHIFT                                                0
#define DATA0_F4_MASK                                        0xffffffff
#define DATA0_F4_RD(src)                         (((src) & 0xffffffff))
#define DATA0_F4_WR(src)                    (((u32)(src)) & 0xffffffff)
#define DATA0_F4_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register data_ram1	*/ 
/*	 Fields data	 */
#define DATA1_F4_WIDTH                                               32
#define DATA1_F4_SHIFT                                                0
#define DATA1_F4_MASK                                        0xffffffff
#define DATA1_F4_RD(src)                         (((src) & 0xffffffff))
#define DATA1_F4_WR(src)                    (((u32)(src)) & 0xffffffff)
#define DATA1_F4_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register data_ram2	*/ 
/*	 Fields data	 */
#define DATA2_F4_WIDTH                                               32
#define DATA2_F4_SHIFT                                                0
#define DATA2_F4_MASK                                        0xffffffff
#define DATA2_F4_RD(src)                         (((src) & 0xffffffff))
#define DATA2_F4_WR(src)                    (((u32)(src)) & 0xffffffff)
#define DATA2_F4_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register data_ram3	*/ 
/*	 Fields data	 */
#define DATA3_F4_WIDTH                                               32
#define DATA3_F4_SHIFT                                                0
#define DATA3_F4_MASK                                        0xffffffff
#define DATA3_F4_RD(src)                         (((src) & 0xffffffff))
#define DATA3_F4_WR(src)                    (((u32)(src)) & 0xffffffff)
#define DATA3_F4_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register data_ram4	*/ 
/*	 Fields data	 */
#define DATA4_F2_WIDTH                                               32
#define DATA4_F2_SHIFT                                                0
#define DATA4_F2_MASK                                        0xffffffff
#define DATA4_F2_RD(src)                         (((src) & 0xffffffff))
#define DATA4_F2_WR(src)                    (((u32)(src)) & 0xffffffff)
#define DATA4_F2_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register data_ram5	*/ 
/*	 Fields data	 */
#define DATA5_F2_WIDTH                                               32
#define DATA5_F2_SHIFT                                                0
#define DATA5_F2_MASK                                        0xffffffff
#define DATA5_F2_RD(src)                         (((src) & 0xffffffff))
#define DATA5_F2_WR(src)                    (((u32)(src)) & 0xffffffff)
#define DATA5_F2_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register data_ram6	*/ 
/*	 Fields data	 */
#define DATA6_F2_WIDTH                                               32
#define DATA6_F2_SHIFT                                                0
#define DATA6_F2_MASK                                        0xffffffff
#define DATA6_F2_RD(src)                         (((src) & 0xffffffff))
#define DATA6_F2_WR(src)                    (((u32)(src)) & 0xffffffff)
#define DATA6_F2_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register data_ram7	*/ 
/*	 Fields data	 */
#define DATA7_F1_WIDTH                                               32
#define DATA7_F1_SHIFT                                                0
#define DATA7_F1_MASK                                        0xffffffff
#define DATA7_F1_RD(src)                         (((src) & 0xffffffff))
#define DATA7_F1_WR(src)                    (((u32)(src)) & 0xffffffff)
#define DATA7_F1_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register data_ram8	*/ 
/*	 Fields data	 */
#define DATA8_F1_WIDTH                                               32
#define DATA8_F1_SHIFT                                                0
#define DATA8_F1_MASK                                        0xffffffff
#define DATA8_F1_RD(src)                         (((src) & 0xffffffff))
#define DATA8_F1_WR(src)                    (((u32)(src)) & 0xffffffff)
#define DATA8_F1_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register data_ram9	*/ 
/*	 Fields data	 */
#define DATA9_F1_WIDTH                                               32
#define DATA9_F1_SHIFT                                                0
#define DATA9_F1_MASK                                        0xffffffff
#define DATA9_F1_RD(src)                         (((src) & 0xffffffff))
#define DATA9_F1_WR(src)                    (((u32)(src)) & 0xffffffff)
#define DATA9_F1_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register data_ram10	*/ 
/*	 Fields data	 */
#define DATA0_F5_WIDTH                                               32
#define DATA0_F5_SHIFT                                                0
#define DATA0_F5_MASK                                        0xffffffff
#define DATA0_F5_RD(src)                         (((src) & 0xffffffff))
#define DATA0_F5_WR(src)                    (((u32)(src)) & 0xffffffff)
#define DATA0_F5_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register data_ram11	*/ 
/*	 Fields data	 */
#define DATA1_F5_WIDTH                                               32
#define DATA1_F5_SHIFT                                                0
#define DATA1_F5_MASK                                        0xffffffff
#define DATA1_F5_RD(src)                         (((src) & 0xffffffff))
#define DATA1_F5_WR(src)                    (((u32)(src)) & 0xffffffff)
#define DATA1_F5_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register data_ram12	*/ 
/*	 Fields data	 */
#define DATA2_F5_WIDTH                                               32
#define DATA2_F5_SHIFT                                                0
#define DATA2_F5_MASK                                        0xffffffff
#define DATA2_F5_RD(src)                         (((src) & 0xffffffff))
#define DATA2_F5_WR(src)                    (((u32)(src)) & 0xffffffff)
#define DATA2_F5_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register data_ram13	*/ 
/*	 Fields data	 */
#define DATA3_F5_WIDTH                                               32
#define DATA3_F5_SHIFT                                                0
#define DATA3_F5_MASK                                        0xffffffff
#define DATA3_F5_RD(src)                         (((src) & 0xffffffff))
#define DATA3_F5_WR(src)                    (((u32)(src)) & 0xffffffff)
#define DATA3_F5_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register data_ram14	*/ 
/*	 Fields data	 */
#define DATA4_F3_WIDTH                                               32
#define DATA4_F3_SHIFT                                                0
#define DATA4_F3_MASK                                        0xffffffff
#define DATA4_F3_RD(src)                         (((src) & 0xffffffff))
#define DATA4_F3_WR(src)                    (((u32)(src)) & 0xffffffff)
#define DATA4_F3_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register data_ram15	*/ 
/*	 Fields data	 */
#define DATA5_F3_WIDTH                                               32
#define DATA5_F3_SHIFT                                                0
#define DATA5_F3_MASK                                        0xffffffff
#define DATA5_F3_RD(src)                         (((src) & 0xffffffff))
#define DATA5_F3_WR(src)                    (((u32)(src)) & 0xffffffff)
#define DATA5_F3_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register data_ram16	*/ 
/*	 Fields data	 */
#define DATA6_F3_WIDTH                                               32
#define DATA6_F3_SHIFT                                                0
#define DATA6_F3_MASK                                        0xffffffff
#define DATA6_F3_RD(src)                         (((src) & 0xffffffff))
#define DATA6_F3_WR(src)                    (((u32)(src)) & 0xffffffff)
#define DATA6_F3_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register avl_config	*/ 
/*	 Fields maxsteps_thresh	 */
#define MAXSTEPS_THRESH_F1_WIDTH                                     12
#define MAXSTEPS_THRESH_F1_SHIFT                                     14
#define MAXSTEPS_THRESH_F1_MASK                              0x03ffc000
#define MAXSTEPS_THRESH_F1_RD(src)           (((src) & 0x03ffc000)>>14)
#define MAXSTEPS_THRESH_F1_WR(src)      (((u32)(src)<<14) & 0x03ffc000)
#define MAXSTEPS_THRESH_F1_SET(dst,src) \
                      (((dst) & ~0x03ffc000) | (((u32)(src)<<14) & 0x03ffc000))
/*	 Fields srchdb_depth	 */
#define SRCHDB_DEPTH_F1_WIDTH                                        12
#define SRCHDB_DEPTH_F1_SHIFT                                         2
#define SRCHDB_DEPTH_F1_MASK                                 0x00003ffc
#define SRCHDB_DEPTH_F1_RD(src)               (((src) & 0x00003ffc)>>2)
#define SRCHDB_DEPTH_F1_WR(src)          (((u32)(src)<<2) & 0x00003ffc)
#define SRCHDB_DEPTH_F1_SET(dst,src) \
                       (((dst) & ~0x00003ffc) | (((u32)(src)<<2) & 0x00003ffc))
/*	 Fields string_size	 */
#define STRING_SIZE_F1_WIDTH                                          2
#define STRING_SIZE_F1_SHIFT                                          0
#define STRING_SIZE_F1_MASK                                  0x00000003
#define STRING_SIZE_F1_RD(src)                   (((src) & 0x00000003))
#define STRING_SIZE_F1_WR(src)              (((u32)(src)) & 0x00000003)
#define STRING_SIZE_F1_SET(dst,src) \
                          (((dst) & ~0x00000003) | (((u32)(src)) & 0x00000003))

/*	Register avl_status	*/ 
/*	 Fields root_addr	 */
#define ROOT_ADDR_F1_WIDTH                                           11
#define ROOT_ADDR_F1_SHIFT                                           12
#define ROOT_ADDR_F1_MASK                                    0x007ff000
#define ROOT_ADDR_F1_RD(src)                 (((src) & 0x007ff000)>>12)
#define ROOT_ADDR_F1_SET(dst,src) \
                      (((dst) & ~0x007ff000) | (((u32)(src)<<12) & 0x007ff000))
/*	 Fields node_cnt	 */
#define NODE_CNT_F1_WIDTH                                            12
#define NODE_CNT_F1_SHIFT                                             0
#define NODE_CNT_F1_MASK                                     0x00000fff
#define NODE_CNT_F1_RD(src)                      (((src) & 0x00000fff))
#define NODE_CNT_F1_SET(dst,src) \
                          (((dst) & ~0x00000fff) | (((u32)(src)) & 0x00000fff))

/*	Register cle_INT	*/ 
/*	 Fields ptramaddr_ge_128	 */
#define PTRAMADDR_GE_128_F1_WIDTH                                     1
#define PTRAMADDR_GE_128_F1_SHIFT                                     1
#define PTRAMADDR_GE_128_F1_MASK                             0x00000002
#define PTRAMADDR_GE_128_F1_RD(src)           (((src) & 0x00000002)>>1)
#define PTRAMADDR_GE_128_F1_WR(src)      (((u32)(src)<<1) & 0x00000002)
#define PTRAMADDR_GE_128_F1_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields cle_int	 */
#define CLE_INT_F1_WIDTH                                              1
#define CLE_INT_F1_SHIFT                                              0
#define CLE_INT_F1_MASK                                      0x00000001
#define CLE_INT_F1_RD(src)                       (((src) & 0x00000001))
#define CLE_INT_F1_WR(src)                  (((u32)(src)) & 0x00000001)
#define CLE_INT_F1_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register cle_interruptMask	*/
/*    Mask Register Fields ptramaddr_ge_128Mask    */
#define PTRAMADDR_GE_128MASK_F1_WIDTH                                 1
#define PTRAMADDR_GE_128MASK_F1_SHIFT                                 1
#define PTRAMADDR_GE_128MASK_F1_MASK                         0x00000002
#define PTRAMADDR_GE_128MASK_F1_RD(src)       (((src) & 0x00000002)>>1)
#define PTRAMADDR_GE_128MASK_F1_WR(src)  (((u32)(src)<<1) & 0x00000002)
#define PTRAMADDR_GE_128MASK_F1_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*    Mask Register Fields cle_intMask    */
#define CLE_INTMASK_F1_WIDTH                                          1
#define CLE_INTMASK_F1_SHIFT                                          0
#define CLE_INTMASK_F1_MASK                                  0x00000001
#define CLE_INTMASK_F1_RD(src)                   (((src) & 0x00000001))
#define CLE_INTMASK_F1_WR(src)              (((u32)(src)) & 0x00000001)
#define CLE_INTMASK_F1_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register avl_search_int	*/ 
/*	 Fields fatal_wrselfpointerr	 */
#define FATAL_WRSELFPOINTERR_F1_WIDTH                                 1
#define FATAL_WRSELFPOINTERR_F1_SHIFT                                10
#define FATAL_WRSELFPOINTERR_F1_MASK                         0x00000400
#define FATAL_WRSELFPOINTERR_F1_RD(src)      (((src) & 0x00000400)>>10)
#define FATAL_WRSELFPOINTERR_F1_WR(src) \
                                                (((u32)(src)<<10) & 0x00000400)
#define FATAL_WRSELFPOINTERR_F1_SET(dst,src) \
                      (((dst) & ~0x00000400) | (((u32)(src)<<10) & 0x00000400))
/*	 Fields fatal_rdselfpointerr	 */
#define FATAL_RDSELFPOINTERR_F1_WIDTH                                 1
#define FATAL_RDSELFPOINTERR_F1_SHIFT                                 9
#define FATAL_RDSELFPOINTERR_F1_MASK                         0x00000200
#define FATAL_RDSELFPOINTERR_F1_RD(src)       (((src) & 0x00000200)>>9)
#define FATAL_RDSELFPOINTERR_F1_WR(src)  (((u32)(src)<<9) & 0x00000200)
#define FATAL_RDSELFPOINTERR_F1_SET(dst,src) \
                       (((dst) & ~0x00000200) | (((u32)(src)<<9) & 0x00000200))
/*	 Fields fatal_wrbalerr	 */
#define FATAL_WRBALERR_F1_WIDTH                                       1
#define FATAL_WRBALERR_F1_SHIFT                                       8
#define FATAL_WRBALERR_F1_MASK                               0x00000100
#define FATAL_WRBALERR_F1_RD(src)             (((src) & 0x00000100)>>8)
#define FATAL_WRBALERR_F1_WR(src)        (((u32)(src)<<8) & 0x00000100)
#define FATAL_WRBALERR_F1_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields fatal_rdbalerr	 */
#define FATAL_RDBALERR_F1_WIDTH                                       1
#define FATAL_RDBALERR_F1_SHIFT                                       7
#define FATAL_RDBALERR_F1_MASK                               0x00000080
#define FATAL_RDBALERR_F1_RD(src)             (((src) & 0x00000080)>>7)
#define FATAL_RDBALERR_F1_WR(src)        (((u32)(src)<<7) & 0x00000080)
#define FATAL_RDBALERR_F1_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*	 Fields fatal_maxstepserr	 */
#define FATAL_MAXSTEPSERR_F1_WIDTH                                    1
#define FATAL_MAXSTEPSERR_F1_SHIFT                                    6
#define FATAL_MAXSTEPSERR_F1_MASK                            0x00000040
#define FATAL_MAXSTEPSERR_F1_RD(src)          (((src) & 0x00000040)>>6)
#define FATAL_MAXSTEPSERR_F1_WR(src)     (((u32)(src)<<6) & 0x00000040)
#define FATAL_MAXSTEPSERR_F1_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*	 Fields fatal_rderr_ram	 */
#define FATAL_RDERR_RAM_F1_WIDTH                                      1
#define FATAL_RDERR_RAM_F1_SHIFT                                      5
#define FATAL_RDERR_RAM_F1_MASK                              0x00000020
#define FATAL_RDERR_RAM_F1_RD(src)            (((src) & 0x00000020)>>5)
#define FATAL_RDERR_RAM_F1_WR(src)       (((u32)(src)<<5) & 0x00000020)
#define FATAL_RDERR_RAM_F1_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*	 Fields rderr_ram	 */
#define RDERR_RAM_F1_WIDTH                                            1
#define RDERR_RAM_F1_SHIFT                                            4
#define RDERR_RAM_F1_MASK                                    0x00000010
#define RDERR_RAM_F1_RD(src)                  (((src) & 0x00000010)>>4)
#define RDERR_RAM_F1_WR(src)             (((u32)(src)<<4) & 0x00000010)
#define RDERR_RAM_F1_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*	 Fields delerr_ridnotfound	 */
#define DELERR_RIDNOTFOUND_F1_WIDTH                                   1
#define DELERR_RIDNOTFOUND_F1_SHIFT                                   3
#define DELERR_RIDNOTFOUND_F1_MASK                           0x00000008
#define DELERR_RIDNOTFOUND_F1_RD(src)         (((src) & 0x00000008)>>3)
#define DELERR_RIDNOTFOUND_F1_WR(src)    (((u32)(src)<<3) & 0x00000008)
#define DELERR_RIDNOTFOUND_F1_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*	 Fields delerr_empty	 */
#define DELERR_EMPTY_F1_WIDTH                                         1
#define DELERR_EMPTY_F1_SHIFT                                         2
#define DELERR_EMPTY_F1_MASK                                 0x00000004
#define DELERR_EMPTY_F1_RD(src)               (((src) & 0x00000004)>>2)
#define DELERR_EMPTY_F1_WR(src)          (((u32)(src)<<2) & 0x00000004)
#define DELERR_EMPTY_F1_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields adderr_ridduplicate	 */
#define ADDERR_RIDDUPLICATE_F1_WIDTH                                  1
#define ADDERR_RIDDUPLICATE_F1_SHIFT                                  1
#define ADDERR_RIDDUPLICATE_F1_MASK                          0x00000002
#define ADDERR_RIDDUPLICATE_F1_RD(src)        (((src) & 0x00000002)>>1)
#define ADDERR_RIDDUPLICATE_F1_WR(src)   (((u32)(src)<<1) & 0x00000002)
#define ADDERR_RIDDUPLICATE_F1_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields adderr_full	 */
#define ADDERR_FULL_F1_WIDTH                                          1
#define ADDERR_FULL_F1_SHIFT                                          0
#define ADDERR_FULL_F1_MASK                                  0x00000001
#define ADDERR_FULL_F1_RD(src)                   (((src) & 0x00000001))
#define ADDERR_FULL_F1_WR(src)              (((u32)(src)) & 0x00000001)
#define ADDERR_FULL_F1_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register avl_search_intMask	*/
/*    Mask Register Fields fatal_wrselfpointerrMask    */
#define FATAL_WRSELFPOINTERRMASK_F1_WIDTH                             1
#define FATAL_WRSELFPOINTERRMASK_F1_SHIFT                            10
#define FATAL_WRSELFPOINTERRMASK_F1_MASK                     0x00000400
#define FATAL_WRSELFPOINTERRMASK_F1_RD(src)  (((src) & 0x00000400)>>10)
#define FATAL_WRSELFPOINTERRMASK_F1_WR(src) \
                                                (((u32)(src)<<10) & 0x00000400)
#define FATAL_WRSELFPOINTERRMASK_F1_SET(dst,src) \
                      (((dst) & ~0x00000400) | (((u32)(src)<<10) & 0x00000400))
/*    Mask Register Fields fatal_rdselfpointerrMask    */
#define FATAL_RDSELFPOINTERRMASK_F1_WIDTH                             1
#define FATAL_RDSELFPOINTERRMASK_F1_SHIFT                             9
#define FATAL_RDSELFPOINTERRMASK_F1_MASK                     0x00000200
#define FATAL_RDSELFPOINTERRMASK_F1_RD(src)   (((src) & 0x00000200)>>9)
#define FATAL_RDSELFPOINTERRMASK_F1_WR(src) \
                                                 (((u32)(src)<<9) & 0x00000200)
#define FATAL_RDSELFPOINTERRMASK_F1_SET(dst,src) \
                       (((dst) & ~0x00000200) | (((u32)(src)<<9) & 0x00000200))
/*    Mask Register Fields fatal_wrbalerrMask    */
#define FATAL_WRBALERRMASK_F1_WIDTH                                   1
#define FATAL_WRBALERRMASK_F1_SHIFT                                   8
#define FATAL_WRBALERRMASK_F1_MASK                           0x00000100
#define FATAL_WRBALERRMASK_F1_RD(src)         (((src) & 0x00000100)>>8)
#define FATAL_WRBALERRMASK_F1_WR(src)    (((u32)(src)<<8) & 0x00000100)
#define FATAL_WRBALERRMASK_F1_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*    Mask Register Fields fatal_rdbalerrMask    */
#define FATAL_RDBALERRMASK_F1_WIDTH                                   1
#define FATAL_RDBALERRMASK_F1_SHIFT                                   7
#define FATAL_RDBALERRMASK_F1_MASK                           0x00000080
#define FATAL_RDBALERRMASK_F1_RD(src)         (((src) & 0x00000080)>>7)
#define FATAL_RDBALERRMASK_F1_WR(src)    (((u32)(src)<<7) & 0x00000080)
#define FATAL_RDBALERRMASK_F1_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*    Mask Register Fields fatal_maxstepserrMask    */
#define FATAL_MAXSTEPSERRMASK_F1_WIDTH                                1
#define FATAL_MAXSTEPSERRMASK_F1_SHIFT                                6
#define FATAL_MAXSTEPSERRMASK_F1_MASK                        0x00000040
#define FATAL_MAXSTEPSERRMASK_F1_RD(src)      (((src) & 0x00000040)>>6)
#define FATAL_MAXSTEPSERRMASK_F1_WR(src) \
                                                 (((u32)(src)<<6) & 0x00000040)
#define FATAL_MAXSTEPSERRMASK_F1_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*    Mask Register Fields fatal_rderr_ramMask    */
#define FATAL_RDERR_RAMMASK_F1_WIDTH                                  1
#define FATAL_RDERR_RAMMASK_F1_SHIFT                                  5
#define FATAL_RDERR_RAMMASK_F1_MASK                          0x00000020
#define FATAL_RDERR_RAMMASK_F1_RD(src)        (((src) & 0x00000020)>>5)
#define FATAL_RDERR_RAMMASK_F1_WR(src)   (((u32)(src)<<5) & 0x00000020)
#define FATAL_RDERR_RAMMASK_F1_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*    Mask Register Fields rderr_ramMask    */
#define RDERR_RAMMASK_F1_WIDTH                                        1
#define RDERR_RAMMASK_F1_SHIFT                                        4
#define RDERR_RAMMASK_F1_MASK                                0x00000010
#define RDERR_RAMMASK_F1_RD(src)              (((src) & 0x00000010)>>4)
#define RDERR_RAMMASK_F1_WR(src)         (((u32)(src)<<4) & 0x00000010)
#define RDERR_RAMMASK_F1_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*    Mask Register Fields delerr_ridnotfoundMask    */
#define DELERR_RIDNOTFOUNDMASK_F1_WIDTH                               1
#define DELERR_RIDNOTFOUNDMASK_F1_SHIFT                               3
#define DELERR_RIDNOTFOUNDMASK_F1_MASK                       0x00000008
#define DELERR_RIDNOTFOUNDMASK_F1_RD(src)     (((src) & 0x00000008)>>3)
#define DELERR_RIDNOTFOUNDMASK_F1_WR(src) \
                                                 (((u32)(src)<<3) & 0x00000008)
#define DELERR_RIDNOTFOUNDMASK_F1_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*    Mask Register Fields delerr_emptyMask    */
#define DELERR_EMPTYMASK_F1_WIDTH                                     1
#define DELERR_EMPTYMASK_F1_SHIFT                                     2
#define DELERR_EMPTYMASK_F1_MASK                             0x00000004
#define DELERR_EMPTYMASK_F1_RD(src)           (((src) & 0x00000004)>>2)
#define DELERR_EMPTYMASK_F1_WR(src)      (((u32)(src)<<2) & 0x00000004)
#define DELERR_EMPTYMASK_F1_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*    Mask Register Fields adderr_ridduplicateMask    */
#define ADDERR_RIDDUPLICATEMASK_F1_WIDTH                              1
#define ADDERR_RIDDUPLICATEMASK_F1_SHIFT                              1
#define ADDERR_RIDDUPLICATEMASK_F1_MASK                      0x00000002
#define ADDERR_RIDDUPLICATEMASK_F1_RD(src)    (((src) & 0x00000002)>>1)
#define ADDERR_RIDDUPLICATEMASK_F1_WR(src) \
                                                 (((u32)(src)<<1) & 0x00000002)
#define ADDERR_RIDDUPLICATEMASK_F1_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*    Mask Register Fields adderr_fullMask    */
#define ADDERR_FULLMASK_F1_WIDTH                                      1
#define ADDERR_FULLMASK_F1_SHIFT                                      0
#define ADDERR_FULLMASK_F1_MASK                              0x00000001
#define ADDERR_FULLMASK_F1_RD(src)               (((src) & 0x00000001))
#define ADDERR_FULLMASK_F1_WR(src)          (((u32)(src)) & 0x00000001)
#define ADDERR_FULLMASK_F1_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register sw_int	*/ 
/*	 Fields sw_int	 */
#define SW_INT_F1_WIDTH                                               1
#define SW_INT_F1_SHIFT                                               0
#define SW_INT_F1_MASK                                       0x00000001
#define SW_INT_F1_RD(src)                        (((src) & 0x00000001))
#define SW_INT_F1_WR(src)                   (((u32)(src)) & 0x00000001)
#define SW_INT_F1_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register pt_ram0_ctrl	*/ 
/*	 Fields rme	 */
#define RME_F10_WIDTH                                                 1
#define RME_F10_SHIFT                                                 2
#define RME_F10_MASK                                         0x00000004
#define RME_F10_RD(src)                       (((src) & 0x00000004)>>2)
#define RME_F10_WR(src)                  (((u32)(src)<<2) & 0x00000004)
#define RME_F10_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields rm	 */
#define RM_F20_WIDTH                                                  2
#define RM_F20_SHIFT                                                  0
#define RM_F20_MASK                                          0x00000003
#define RM_F20_RD(src)                           (((src) & 0x00000003))
#define RM_F20_WR(src)                      (((u32)(src)) & 0x00000003)
#define RM_F20_SET(dst,src) \
                          (((dst) & ~0x00000003) | (((u32)(src)) & 0x00000003))

/*	Register pt_ram1_ctrl	*/ 
/*	 Fields rme	 */
#define RME_F11_WIDTH                                                 1
#define RME_F11_SHIFT                                                 2
#define RME_F11_MASK                                         0x00000004
#define RME_F11_RD(src)                       (((src) & 0x00000004)>>2)
#define RME_F11_WR(src)                  (((u32)(src)<<2) & 0x00000004)
#define RME_F11_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields rm	 */
#define RM_F21_WIDTH                                                  2
#define RM_F21_SHIFT                                                  0
#define RM_F21_MASK                                          0x00000003
#define RM_F21_RD(src)                           (((src) & 0x00000003))
#define RM_F21_WR(src)                      (((u32)(src)) & 0x00000003)
#define RM_F21_SET(dst,src) \
                          (((dst) & ~0x00000003) | (((u32)(src)) & 0x00000003))

/*	Register pt_ram2_ctrl	*/ 
/*	 Fields rme	 */
#define RME_F12_WIDTH                                                 1
#define RME_F12_SHIFT                                                 2
#define RME_F12_MASK                                         0x00000004
#define RME_F12_RD(src)                       (((src) & 0x00000004)>>2)
#define RME_F12_WR(src)                  (((u32)(src)<<2) & 0x00000004)
#define RME_F12_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields rm	 */
#define RM_F22_WIDTH                                                  2
#define RM_F22_SHIFT                                                  0
#define RM_F22_MASK                                          0x00000003
#define RM_F22_RD(src)                           (((src) & 0x00000003))
#define RM_F22_WR(src)                      (((u32)(src)) & 0x00000003)
#define RM_F22_SET(dst,src) \
                          (((dst) & ~0x00000003) | (((u32)(src)) & 0x00000003))

/*	Register pt_ram3_ctrl	*/ 
/*	 Fields rme	 */
#define RME_F13_WIDTH                                                 1
#define RME_F13_SHIFT                                                 2
#define RME_F13_MASK                                         0x00000004
#define RME_F13_RD(src)                       (((src) & 0x00000004)>>2)
#define RME_F13_WR(src)                  (((u32)(src)<<2) & 0x00000004)
#define RME_F13_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields rm	 */
#define RM_F23_WIDTH                                                  2
#define RM_F23_SHIFT                                                  0
#define RM_F23_MASK                                          0x00000003
#define RM_F23_RD(src)                           (((src) & 0x00000003))
#define RM_F23_WR(src)                      (((u32)(src)) & 0x00000003)
#define RM_F23_SET(dst,src) \
                          (((dst) & ~0x00000003) | (((u32)(src)) & 0x00000003))

/*	Register avl_ram0_ctrl	*/ 
/*	 Fields rme	 */
#define RME_F14_WIDTH                                                 1
#define RME_F14_SHIFT                                                 2
#define RME_F14_MASK                                         0x00000004
#define RME_F14_RD(src)                       (((src) & 0x00000004)>>2)
#define RME_F14_WR(src)                  (((u32)(src)<<2) & 0x00000004)
#define RME_F14_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields rm	 */
#define RM_F24_WIDTH                                                  2
#define RM_F24_SHIFT                                                  0
#define RM_F24_MASK                                          0x00000003
#define RM_F24_RD(src)                           (((src) & 0x00000003))
#define RM_F24_WR(src)                      (((u32)(src)) & 0x00000003)
#define RM_F24_SET(dst,src) \
                          (((dst) & ~0x00000003) | (((u32)(src)) & 0x00000003))

/*	Register avl_ram1_ctrl	*/ 
/*	 Fields rme	 */
#define RME_F15_WIDTH                                                 1
#define RME_F15_SHIFT                                                 2
#define RME_F15_MASK                                         0x00000004
#define RME_F15_RD(src)                       (((src) & 0x00000004)>>2)
#define RME_F15_WR(src)                  (((u32)(src)<<2) & 0x00000004)
#define RME_F15_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields rm	 */
#define RM_F25_WIDTH                                                  2
#define RM_F25_SHIFT                                                  0
#define RM_F25_MASK                                          0x00000003
#define RM_F25_RD(src)                           (((src) & 0x00000003))
#define RM_F25_WR(src)                      (((u32)(src)) & 0x00000003)
#define RM_F25_SET(dst,src) \
                          (((dst) & ~0x00000003) | (((u32)(src)) & 0x00000003))

/*	Register avl_ram2_ctrl	*/ 
/*	 Fields rme	 */
#define RME_F16_WIDTH                                                 1
#define RME_F16_SHIFT                                                 2
#define RME_F16_MASK                                         0x00000004
#define RME_F16_RD(src)                       (((src) & 0x00000004)>>2)
#define RME_F16_WR(src)                  (((u32)(src)<<2) & 0x00000004)
#define RME_F16_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields rm	 */
#define RM_F26_WIDTH                                                  2
#define RM_F26_SHIFT                                                  0
#define RM_F26_MASK                                          0x00000003
#define RM_F26_RD(src)                           (((src) & 0x00000003))
#define RM_F26_WR(src)                      (((u32)(src)) & 0x00000003)
#define RM_F26_SET(dst,src) \
                          (((dst) & ~0x00000003) | (((u32)(src)) & 0x00000003))

/*	Register avl_ram3_ctrl	*/ 
/*	 Fields rme	 */
#define RME_F17_WIDTH                                                 1
#define RME_F17_SHIFT                                                 2
#define RME_F17_MASK                                         0x00000004
#define RME_F17_RD(src)                       (((src) & 0x00000004)>>2)
#define RME_F17_WR(src)                  (((u32)(src)<<2) & 0x00000004)
#define RME_F17_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields rm	 */
#define RM_F27_WIDTH                                                  2
#define RM_F27_SHIFT                                                  0
#define RM_F27_MASK                                          0x00000003
#define RM_F27_RD(src)                           (((src) & 0x00000003))
#define RM_F27_WR(src)                      (((u32)(src)) & 0x00000003)
#define RM_F27_SET(dst,src) \
                          (((dst) & ~0x00000003) | (((u32)(src)) & 0x00000003))

/*	Register db_ram_ctrl	*/ 
/*	 Fields rme	 */
#define RME_F18_WIDTH                                                 1
#define RME_F18_SHIFT                                                 2
#define RME_F18_MASK                                         0x00000004
#define RME_F18_RD(src)                       (((src) & 0x00000004)>>2)
#define RME_F18_WR(src)                  (((u32)(src)<<2) & 0x00000004)
#define RME_F18_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields rm	 */
#define RM_F28_WIDTH                                                  2
#define RM_F28_SHIFT                                                  0
#define RM_F28_MASK                                          0x00000003
#define RM_F28_RD(src)                           (((src) & 0x00000003))
#define RM_F28_WR(src)                      (((u32)(src)) & 0x00000003)
#define RM_F28_SET(dst,src) \
                          (((dst) & ~0x00000003) | (((u32)(src)) & 0x00000003))

/*	Register ds_ctl	*/ 
/*	 Fields sleep_stat	 */
#define SLEEP_STAT_F1_WIDTH                                           4
#define SLEEP_STAT_F1_SHIFT                                          28
#define SLEEP_STAT_F1_MASK                                   0xf0000000
#define SLEEP_STAT_F1_RD(src)                (((src) & 0xf0000000)>>28)
#define SLEEP_STAT_F1_SET(dst,src) \
                      (((dst) & ~0xf0000000) | (((u32)(src)<<28) & 0xf0000000))
/*	 Fields wake_stat	 */
#define WAKE_STAT_F1_WIDTH                                            4
#define WAKE_STAT_F1_SHIFT                                           24
#define WAKE_STAT_F1_MASK                                    0x0f000000
#define WAKE_STAT_F1_RD(src)                 (((src) & 0x0f000000)>>24)
#define WAKE_STAT_F1_SET(dst,src) \
                      (((dst) & ~0x0f000000) | (((u32)(src)<<24) & 0x0f000000))
/*	 Fields in_progress_stat	 */
#define IN_PROGRESS_STAT_F1_WIDTH                                     4
#define IN_PROGRESS_STAT_F1_SHIFT                                    20
#define IN_PROGRESS_STAT_F1_MASK                             0x00f00000
#define IN_PROGRESS_STAT_F1_RD(src)          (((src) & 0x00f00000)>>20)
#define IN_PROGRESS_STAT_F1_SET(dst,src) \
                      (((dst) & ~0x00f00000) | (((u32)(src)<<20) & 0x00f00000))
/*	 Fields ram_ds	 */
#define RAM_DS_F1_WIDTH                                               1
#define RAM_DS_F1_SHIFT                                              19
#define RAM_DS_F1_MASK                                       0x00080000
#define RAM_DS_F1_RD(src)                    (((src) & 0x00080000)>>19)
#define RAM_DS_F1_SET(dst,src) \
                      (((dst) & ~0x00080000) | (((u32)(src)<<19) & 0x00080000))
/*	 Fields ram_rdy	 */
#define RAM_RDY_F1_WIDTH                                              1
#define RAM_RDY_F1_SHIFT                                             18
#define RAM_RDY_F1_MASK                                      0x00040000
#define RAM_RDY_F1_RD(src)                   (((src) & 0x00040000)>>18)
#define RAM_RDY_F1_SET(dst,src) \
                      (((dst) & ~0x00040000) | (((u32)(src)<<18) & 0x00040000))
/*	 Fields dis_enet_rx_empty_usage	 */
#define DIS_ENET_RX_EMPTY_USAGE_F1_WIDTH                              1
#define DIS_ENET_RX_EMPTY_USAGE_F1_SHIFT                             17
#define DIS_ENET_RX_EMPTY_USAGE_F1_MASK                      0x00020000
#define DIS_ENET_RX_EMPTY_USAGE_F1_RD(src)   (((src) & 0x00020000)>>17)
#define DIS_ENET_RX_EMPTY_USAGE_F1_WR(src) \
                                                (((u32)(src)<<17) & 0x00020000)
#define DIS_ENET_RX_EMPTY_USAGE_F1_SET(dst,src) \
                      (((dst) & ~0x00020000) | (((u32)(src)<<17) & 0x00020000))
/*	 Fields ds_ctl_enable	 */
#define DS_CTL_ENABLE_F1_WIDTH                                        1
#define DS_CTL_ENABLE_F1_SHIFT                                       16
#define DS_CTL_ENABLE_F1_MASK                                0x00010000
#define DS_CTL_ENABLE_F1_RD(src)             (((src) & 0x00010000)>>16)
#define DS_CTL_ENABLE_F1_WR(src)        (((u32)(src)<<16) & 0x00010000)
#define DS_CTL_ENABLE_F1_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*	 Fields ds_sleep_timeout_cnt	 */
#define DS_SLEEP_TIMEOUT_CNT_F1_WIDTH                                 8
#define DS_SLEEP_TIMEOUT_CNT_F1_SHIFT                                 8
#define DS_SLEEP_TIMEOUT_CNT_F1_MASK                         0x0000ff00
#define DS_SLEEP_TIMEOUT_CNT_F1_RD(src)       (((src) & 0x0000ff00)>>8)
#define DS_SLEEP_TIMEOUT_CNT_F1_WR(src)  (((u32)(src)<<8) & 0x0000ff00)
#define DS_SLEEP_TIMEOUT_CNT_F1_SET(dst,src) \
                       (((dst) & ~0x0000ff00) | (((u32)(src)<<8) & 0x0000ff00))
/*	 Fields ds_wake_timeout_cnt	 */
#define DS_WAKE_TIMEOUT_CNT_F1_WIDTH                                  8
#define DS_WAKE_TIMEOUT_CNT_F1_SHIFT                                  0
#define DS_WAKE_TIMEOUT_CNT_F1_MASK                          0x000000ff
#define DS_WAKE_TIMEOUT_CNT_F1_RD(src)           (((src) & 0x000000ff))
#define DS_WAKE_TIMEOUT_CNT_F1_WR(src)      (((u32)(src)) & 0x000000ff)
#define DS_WAKE_TIMEOUT_CNT_F1_SET(dst,src) \
                          (((dst) & ~0x000000ff) | (((u32)(src)) & 0x000000ff))

/*	Register ptram_err_diagnostic	*/ 
/*	 Fields Error_Addr	 */
#define ERROR_ADDR_F5_WIDTH                                           9
#define ERROR_ADDR_F5_SHIFT                                           2
#define ERROR_ADDR_F5_MASK                                   0x000007fc
#define ERROR_ADDR_F5_RD(src)                 (((src) & 0x000007fc)>>2)
#define ERROR_ADDR_F5_WR(src)            (((u32)(src)<<2) & 0x000007fc)
#define ERROR_ADDR_F5_SET(dst,src) \
                       (((dst) & ~0x000007fc) | (((u32)(src)<<2) & 0x000007fc))
/*	 Fields Error_Addr_Enable	 */
#define ERROR_ADDR_ENABLE_F5_WIDTH                                    1
#define ERROR_ADDR_ENABLE_F5_SHIFT                                    1
#define ERROR_ADDR_ENABLE_F5_MASK                            0x00000002
#define ERROR_ADDR_ENABLE_F5_RD(src)          (((src) & 0x00000002)>>1)
#define ERROR_ADDR_ENABLE_F5_WR(src)     (((u32)(src)<<1) & 0x00000002)
#define ERROR_ADDR_ENABLE_F5_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields Force_Read_Error_Enable	 */
#define FORCE_READ_ERROR_ENABLE_F5_WIDTH                              1
#define FORCE_READ_ERROR_ENABLE_F5_SHIFT                              0
#define FORCE_READ_ERROR_ENABLE_F5_MASK                      0x00000001
#define FORCE_READ_ERROR_ENABLE_F5_RD(src)       (((src) & 0x00000001))
#define FORCE_READ_ERROR_ENABLE_F5_WR(src)  (((u32)(src)) & 0x00000001)
#define FORCE_READ_ERROR_ENABLE_F5_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register avlram_err_diagnostic	*/ 
/*	 Fields Error_Addr	 */
#define ERROR_ADDR_F6_WIDTH                                           9
#define ERROR_ADDR_F6_SHIFT                                           2
#define ERROR_ADDR_F6_MASK                                   0x000007fc
#define ERROR_ADDR_F6_RD(src)                 (((src) & 0x000007fc)>>2)
#define ERROR_ADDR_F6_WR(src)            (((u32)(src)<<2) & 0x000007fc)
#define ERROR_ADDR_F6_SET(dst,src) \
                       (((dst) & ~0x000007fc) | (((u32)(src)<<2) & 0x000007fc))
/*	 Fields Error_Addr_Enable	 */
#define ERROR_ADDR_ENABLE_F6_WIDTH                                    1
#define ERROR_ADDR_ENABLE_F6_SHIFT                                    1
#define ERROR_ADDR_ENABLE_F6_MASK                            0x00000002
#define ERROR_ADDR_ENABLE_F6_RD(src)          (((src) & 0x00000002)>>1)
#define ERROR_ADDR_ENABLE_F6_WR(src)     (((u32)(src)<<1) & 0x00000002)
#define ERROR_ADDR_ENABLE_F6_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields Force_Read_Error_Enable	 */
#define FORCE_READ_ERROR_ENABLE_F6_WIDTH                              1
#define FORCE_READ_ERROR_ENABLE_F6_SHIFT                              0
#define FORCE_READ_ERROR_ENABLE_F6_MASK                      0x00000001
#define FORCE_READ_ERROR_ENABLE_F6_RD(src)       (((src) & 0x00000001))
#define FORCE_READ_ERROR_ENABLE_F6_WR(src)  (((u32)(src)) & 0x00000001)
#define FORCE_READ_ERROR_ENABLE_F6_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register dbram_err_diagnostic	*/ 
/*	 Fields Error_Addr	 */
#define ERROR_ADDR_F7_WIDTH                                          10
#define ERROR_ADDR_F7_SHIFT                                           2
#define ERROR_ADDR_F7_MASK                                   0x00000ffc
#define ERROR_ADDR_F7_RD(src)                 (((src) & 0x00000ffc)>>2)
#define ERROR_ADDR_F7_WR(src)            (((u32)(src)<<2) & 0x00000ffc)
#define ERROR_ADDR_F7_SET(dst,src) \
                       (((dst) & ~0x00000ffc) | (((u32)(src)<<2) & 0x00000ffc))
/*	 Fields Error_Addr_Enable	 */
#define ERROR_ADDR_ENABLE_F7_WIDTH                                    1
#define ERROR_ADDR_ENABLE_F7_SHIFT                                    1
#define ERROR_ADDR_ENABLE_F7_MASK                            0x00000002
#define ERROR_ADDR_ENABLE_F7_RD(src)          (((src) & 0x00000002)>>1)
#define ERROR_ADDR_ENABLE_F7_WR(src)     (((u32)(src)<<1) & 0x00000002)
#define ERROR_ADDR_ENABLE_F7_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields Force_Read_Error_Enable	 */
#define FORCE_READ_ERROR_ENABLE_F7_WIDTH                              1
#define FORCE_READ_ERROR_ENABLE_F7_SHIFT                              0
#define FORCE_READ_ERROR_ENABLE_F7_MASK                      0x00000001
#define FORCE_READ_ERROR_ENABLE_F7_RD(src)       (((src) & 0x00000001))
#define FORCE_READ_ERROR_ENABLE_F7_WR(src)  (((u32)(src)) & 0x00000001)
#define FORCE_READ_ERROR_ENABLE_F7_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register snptr0	*/ 
/*	 Fields wol_mode	 */ /* Add CLE */
#define CLE_WOL_MODE0_WIDTH                                           1
#define CLE_WOL_MODE0_SHIFT                                          31
#define CLE_WOL_MODE0_MASK                                   0x80000000
#define CLE_WOL_MODE0_RD(src)                (((src) & 0x80000000)>>31)
#define CLE_WOL_MODE0_WR(src)           (((u32)(src)<<31) & 0x80000000)
#define CLE_WOL_MODE0_SET(dst,src) \
                      (((dst) & ~0x80000000) | (((u32)(src)<<31) & 0x80000000))
/*	 Fields cle_eth_spare	 */
#define CLE_ETH_SPARE0_WIDTH                                          4
#define CLE_ETH_SPARE0_SHIFT                                         27
#define CLE_ETH_SPARE0_MASK                                  0x78000000
#define CLE_ETH_SPARE0_RD(src)               (((src) & 0x78000000)>>27)
#define CLE_ETH_SPARE0_WR(src)          (((u32)(src)<<27) & 0x78000000)
#define CLE_ETH_SPARE0_SET(dst,src) \
                      (((dst) & ~0x78000000) | (((u32)(src)<<27) & 0x78000000))
/*	 Fields snptr	 */
#define SNPTR0_WIDTH                                                 14
#define SNPTR0_SHIFT                                                  0
#define SNPTR0_MASK                                          0x00003fff
#define SNPTR0_RD(src)                           (((src) & 0x00003fff))
#define SNPTR0_WR(src)                      (((u32)(src)) & 0x00003fff)
#define SNPTR0_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register spptr0	*/ 
/*	 Fields spptr	 */
#define SPPTR0_WIDTH                                                  9
#define SPPTR0_SHIFT                                                  0
#define SPPTR0_MASK                                          0x000001ff
#define SPPTR0_RD(src)                           (((src) & 0x000001ff))
#define SPPTR0_WR(src)                      (((u32)(src)) & 0x000001ff)
#define SPPTR0_SET(dst,src) \
                          (((dst) & ~0x000001ff) | (((u32)(src)) & 0x000001ff))

/*	Register dfclsresdbptr0	*/ 
/*	 Fields dfclsresdbpriority	 */
#define DFCLSRESDBPRIORITY0_WIDTH                                     3
#define DFCLSRESDBPRIORITY0_SHIFT                                    10
#define DFCLSRESDBPRIORITY0_MASK                             0x00001c00
#define DFCLSRESDBPRIORITY0_RD(src)          (((src) & 0x00001c00)>>10)
#define DFCLSRESDBPRIORITY0_WR(src)     (((u32)(src)<<10) & 0x00001c00)
#define DFCLSRESDBPRIORITY0_SET(dst,src) \
                      (((dst) & ~0x00001c00) | (((u32)(src)<<10) & 0x00001c00))
/*	 Fields dfclsresdbptr	 */
#define DFCLSRESDBPTR0_WIDTH                                         10
#define DFCLSRESDBPTR0_SHIFT                                          0
#define DFCLSRESDBPTR0_MASK                                  0x000003ff
#define DFCLSRESDBPTR0_RD(src)                   (((src) & 0x000003ff))
#define DFCLSRESDBPTR0_WR(src)              (((u32)(src)) & 0x000003ff)
#define DFCLSRESDBPTR0_SET(dst,src) \
                          (((dst) & ~0x000003ff) | (((u32)(src)) & 0x000003ff))

/*	Register dfclsresdb0_0	*/ 
/*	 Fields dfclsresdb	 */
#define DFCLSRESDB0_F1_WIDTH                                         32
#define DFCLSRESDB0_F1_SHIFT                                          0
#define DFCLSRESDB0_F1_MASK                                  0xffffffff
#define DFCLSRESDB0_F1_RD(src)                   (((src) & 0xffffffff))
#define DFCLSRESDB0_F1_WR(src)              (((u32)(src)) & 0xffffffff)
#define DFCLSRESDB0_F1_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register dfclsresdb0_1	*/ 
/*	 Fields dfclsresdb	 */
#define DFCLSRESDB1_F1_WIDTH                                         32
#define DFCLSRESDB1_F1_SHIFT                                          0
#define DFCLSRESDB1_F1_MASK                                  0xffffffff
#define DFCLSRESDB1_F1_RD(src)                   (((src) & 0xffffffff))
#define DFCLSRESDB1_F1_WR(src)              (((u32)(src)) & 0xffffffff)
#define DFCLSRESDB1_F1_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register dfclsresdb0_2	*/ 
/*	 Fields dfclsresdb	 */
#define DFCLSRESDB2_F1_WIDTH                                         32
#define DFCLSRESDB2_F1_SHIFT                                          0
#define DFCLSRESDB2_F1_MASK                                  0xffffffff
#define DFCLSRESDB2_F1_RD(src)                   (((src) & 0xffffffff))
#define DFCLSRESDB2_F1_WR(src)              (((u32)(src)) & 0xffffffff)
#define DFCLSRESDB2_F1_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register dfclsresdb0_3	*/ 
/*	 Fields dfclsresdb	 */
#define DFCLSRESDB3_F1_WIDTH                                         32
#define DFCLSRESDB3_F1_SHIFT                                          0
#define DFCLSRESDB3_F1_MASK                                  0xffffffff
#define DFCLSRESDB3_F1_RD(src)                   (((src) & 0xffffffff))
#define DFCLSRESDB3_F1_WR(src)              (((u32)(src)) & 0xffffffff)
#define DFCLSRESDB3_F1_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register dfclsresdb0_4	*/ 
/*	 Fields dfclsresdb	 */
#define DFCLSRESDB4_F1_WIDTH                                         32
#define DFCLSRESDB4_F1_SHIFT                                          0
#define DFCLSRESDB4_F1_MASK                                  0xffffffff
#define DFCLSRESDB4_F1_RD(src)                   (((src) & 0xffffffff))
#define DFCLSRESDB4_F1_WR(src)              (((u32)(src)) & 0xffffffff)
#define DFCLSRESDB4_F1_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register dfclsresdb0_5	*/ 
/*	 Fields dfclsresdb	 */
#define DFCLSRESDB5_F1_WIDTH                                         32
#define DFCLSRESDB5_F1_SHIFT                                          0
#define DFCLSRESDB5_F1_MASK                                  0xffffffff
#define DFCLSRESDB5_F1_RD(src)                   (((src) & 0xffffffff))
#define DFCLSRESDB5_F1_WR(src)              (((u32)(src)) & 0xffffffff)
#define DFCLSRESDB5_F1_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register parser_ctl0	*/ 
/*	 Fields pkt_data_msk_en	 */
#define PKT_DATA_MSK_EN0_WIDTH                                        1
#define PKT_DATA_MSK_EN0_SHIFT                                       31
#define PKT_DATA_MSK_EN0_MASK                                0x80000000
#define PKT_DATA_MSK_EN0_RD(src)             (((src) & 0x80000000)>>31)
#define PKT_DATA_MSK_EN0_WR(src)        (((u32)(src)<<31) & 0x80000000)
#define PKT_DATA_MSK_EN0_SET(dst,src) \
                      (((dst) & ~0x80000000) | (((u32)(src)<<31) & 0x80000000))
/*	 Fields use_default_ptr_as_nxt_dec_ptr	 */
#define USE_DEFAULT_PTR_AS_NXT_DEC_PTR0_WIDTH                         1
#define USE_DEFAULT_PTR_AS_NXT_DEC_PTR0_SHIFT                        30
#define USE_DEFAULT_PTR_AS_NXT_DEC_PTR0_MASK                 0x40000000
#define USE_DEFAULT_PTR_AS_NXT_DEC_PTR0_RD(src) \
                                                    (((src) & 0x40000000)>>30)
#define USE_DEFAULT_PTR_AS_NXT_DEC_PTR0_WR(src) \
                                                (((u32)(src)<<30) & 0x40000000)
#define USE_DEFAULT_PTR_AS_NXT_DEC_PTR0_SET(dst,src) \
                      (((dst) & ~0x40000000) | (((u32)(src)<<30) & 0x40000000))
/*	 Fields parser_halt	 */
#define PARSER_HALT0_WIDTH                                            1
#define PARSER_HALT0_SHIFT                                            0
#define PARSER_HALT0_MASK                                    0x00000001
#define PARSER_HALT0_RD(src)                     (((src) & 0x00000001))
#define PARSER_HALT0_WR(src)                (((u32)(src)) & 0x00000001)
#define PARSER_HALT0_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register tmaxhop0	*/ 
/*	 Fields tmaxhop	 */
#define TMAXHOP0_WIDTH                                                8
#define TMAXHOP0_SHIFT                                                0
#define TMAXHOP0_MASK                                        0x000000ff
#define TMAXHOP0_RD(src)                         (((src) & 0x000000ff))
#define TMAXHOP0_WR(src)                    (((u32)(src)) & 0x000000ff)
#define TMAXHOP0_SET(dst,src) \
                          (((dst) & ~0x000000ff) | (((u32)(src)) & 0x000000ff))

/*	Register portnum0	*/ 
/*	 Fields portnum0	 */
#define PORTNUM00_WIDTH                                               8
#define PORTNUM00_SHIFT                                               0
#define PORTNUM00_MASK                                       0x000000ff
#define PORTNUM00_RD(src)                        (((src) & 0x000000ff))
#define PORTNUM00_WR(src)                   (((u32)(src)) & 0x000000ff)
#define PORTNUM00_SET(dst,src) \
                          (((dst) & ~0x000000ff) | (((u32)(src)) & 0x000000ff))

/*	Register rss_ctrl0	*/ 
/*	 Fields ipv6_hashtype	 */
#define IPV6_HASHTYPE0_WIDTH                                          2
#define IPV6_HASHTYPE0_SHIFT                                          3
#define IPV6_HASHTYPE0_MASK                                  0x00000018
#define IPV6_HASHTYPE0_RD(src)                (((src) & 0x00000018)>>3)
#define IPV6_HASHTYPE0_WR(src)           (((u32)(src)<<3) & 0x00000018)
#define IPV6_HASHTYPE0_SET(dst,src) \
                       (((dst) & ~0x00000018) | (((u32)(src)<<3) & 0x00000018))
/*	 Fields ipv4_hashtype	 */
#define IPV4_HASHTYPE0_WIDTH                                          2
#define IPV4_HASHTYPE0_SHIFT                                          1
#define IPV4_HASHTYPE0_MASK                                  0x00000006
#define IPV4_HASHTYPE0_RD(src)                (((src) & 0x00000006)>>1)
#define IPV4_HASHTYPE0_WR(src)           (((u32)(src)<<1) & 0x00000006)
#define IPV4_HASHTYPE0_SET(dst,src) \
                       (((dst) & ~0x00000006) | (((u32)(src)<<1) & 0x00000006))
/*	 Fields enable	 */
#define ENABLE0_WIDTH                                                 1
#define ENABLE0_SHIFT                                                 0
#define ENABLE0_MASK                                         0x00000001
#define ENABLE0_RD(src)                          (((src) & 0x00000001))
#define ENABLE0_WR(src)                     (((u32)(src)) & 0x00000001)
#define ENABLE0_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register parser_status0	*/ 
/*	 Fields itableErr	 */
#define ITABLEERR0_WIDTH                                              1
#define ITABLEERR0_SHIFT                                              8
#define ITABLEERR0_MASK                                      0x00000100
#define ITABLEERR0_RD(src)                    (((src) & 0x00000100)>>8)
#define ITABLEERR0_WR(src)               (((u32)(src)<<8) & 0x00000100)
#define ITABLEERR0_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields SrchDbRamErr	 */
#define SRCHDBRAMERR0_WIDTH                                           1
#define SRCHDBRAMERR0_SHIFT                                           7
#define SRCHDBRAMERR0_MASK                                   0x00000080
#define SRCHDBRAMERR0_RD(src)                 (((src) & 0x00000080)>>7)
#define SRCHDBRAMERR0_WR(src)            (((u32)(src)<<7) & 0x00000080)
#define SRCHDBRAMERR0_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*	 Fields PrsrDbRamErr	 */
#define PRSRDBRAMERR0_WIDTH                                           1
#define PRSRDBRAMERR0_SHIFT                                           6
#define PRSRDBRAMERR0_MASK                                   0x00000040
#define PRSRDBRAMERR0_RD(src)                 (((src) & 0x00000040)>>6)
#define PRSRDBRAMERR0_WR(src)            (((u32)(src)<<6) & 0x00000040)
#define PRSRDBRAMERR0_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*	 Fields PktRamErr	 */
#define PKTRAMERR0_WIDTH                                              1
#define PKTRAMERR0_SHIFT                                              5
#define PKTRAMERR0_MASK                                      0x00000020
#define PKTRAMERR0_RD(src)                    (((src) & 0x00000020)>>5)
#define PKTRAMERR0_WR(src)               (((u32)(src)<<5) & 0x00000020)
#define PKTRAMERR0_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*	 Fields PTRamErr	 */
#define PTRAMERR0_WIDTH                                               1
#define PTRAMERR0_SHIFT                                               4
#define PTRAMERR0_MASK                                       0x00000010
#define PTRAMERR0_RD(src)                     (((src) & 0x00000010)>>4)
#define PTRAMERR0_WR(src)                (((u32)(src)<<4) & 0x00000010)
#define PTRAMERR0_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*	 Fields PrsrInvMSBStrErr	 */
#define PRSRINVMSBSTRERR0_WIDTH                                       1
#define PRSRINVMSBSTRERR0_SHIFT                                       3
#define PRSRINVMSBSTRERR0_MASK                               0x00000008
#define PRSRINVMSBSTRERR0_RD(src)             (((src) & 0x00000008)>>3)
#define PRSRINVMSBSTRERR0_WR(src)        (((u32)(src)<<3) & 0x00000008)
#define PRSRINVMSBSTRERR0_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*	 Fields PktOffsetExEop	 */
#define PKTOFFSETEXEOP0_WIDTH                                         1
#define PKTOFFSETEXEOP0_SHIFT                                         2
#define PKTOFFSETEXEOP0_MASK                                 0x00000004
#define PKTOFFSETEXEOP0_RD(src)               (((src) & 0x00000004)>>2)
#define PKTOFFSETEXEOP0_WR(src)          (((u32)(src)<<2) & 0x00000004)
#define PKTOFFSETEXEOP0_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields maxhoperr	 */
#define MAXHOPERR0_WIDTH                                              1
#define MAXHOPERR0_SHIFT                                              1
#define MAXHOPERR0_MASK                                      0x00000002
#define MAXHOPERR0_RD(src)                    (((src) & 0x00000002)>>1)
#define MAXHOPERR0_WR(src)               (((u32)(src)<<1) & 0x00000002)
#define MAXHOPERR0_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields parser_halt_status	 */
#define PARSER_HALT_STATUS0_WIDTH                                     1
#define PARSER_HALT_STATUS0_SHIFT                                     0
#define PARSER_HALT_STATUS0_MASK                             0x00000001
#define PARSER_HALT_STATUS0_RD(src)              (((src) & 0x00000001))
#define PARSER_HALT_STATUS0_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register parser_status0Mask	*/
/*    Mask Register Fields itableErrMask    */
#define ITABLEERRMASK_F1_WIDTH                                        1
#define ITABLEERRMASK_F1_SHIFT                                        8
#define ITABLEERRMASK_F1_MASK                                0x00000100
#define ITABLEERRMASK_F1_RD(src)              (((src) & 0x00000100)>>8)
#define ITABLEERRMASK_F1_WR(src)         (((u32)(src)<<8) & 0x00000100)
#define ITABLEERRMASK_F1_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*    Mask Register Fields SrchDbRamErrMask    */
#define SRCHDBRAMERRMASK_F1_WIDTH                                     1
#define SRCHDBRAMERRMASK_F1_SHIFT                                     7
#define SRCHDBRAMERRMASK_F1_MASK                             0x00000080
#define SRCHDBRAMERRMASK_F1_RD(src)           (((src) & 0x00000080)>>7)
#define SRCHDBRAMERRMASK_F1_WR(src)      (((u32)(src)<<7) & 0x00000080)
#define SRCHDBRAMERRMASK_F1_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*    Mask Register Fields PrsrDbRamErrMask    */
#define PRSRDBRAMERRMASK_F1_WIDTH                                     1
#define PRSRDBRAMERRMASK_F1_SHIFT                                     6
#define PRSRDBRAMERRMASK_F1_MASK                             0x00000040
#define PRSRDBRAMERRMASK_F1_RD(src)           (((src) & 0x00000040)>>6)
#define PRSRDBRAMERRMASK_F1_WR(src)      (((u32)(src)<<6) & 0x00000040)
#define PRSRDBRAMERRMASK_F1_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*    Mask Register Fields PktRamErrMask    */
#define PKTRAMERRMASK_F1_WIDTH                                        1
#define PKTRAMERRMASK_F1_SHIFT                                        5
#define PKTRAMERRMASK_F1_MASK                                0x00000020
#define PKTRAMERRMASK_F1_RD(src)              (((src) & 0x00000020)>>5)
#define PKTRAMERRMASK_F1_WR(src)         (((u32)(src)<<5) & 0x00000020)
#define PKTRAMERRMASK_F1_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*    Mask Register Fields PTRamErrMask    */
#define PTRAMERRMASK_F1_WIDTH                                         1
#define PTRAMERRMASK_F1_SHIFT                                         4
#define PTRAMERRMASK_F1_MASK                                 0x00000010
#define PTRAMERRMASK_F1_RD(src)               (((src) & 0x00000010)>>4)
#define PTRAMERRMASK_F1_WR(src)          (((u32)(src)<<4) & 0x00000010)
#define PTRAMERRMASK_F1_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*    Mask Register Fields PrsrInvMSBStrErrMask    */
#define PRSRINVMSBSTRERRMASK_F1_WIDTH                                 1
#define PRSRINVMSBSTRERRMASK_F1_SHIFT                                 3
#define PRSRINVMSBSTRERRMASK_F1_MASK                         0x00000008
#define PRSRINVMSBSTRERRMASK_F1_RD(src)       (((src) & 0x00000008)>>3)
#define PRSRINVMSBSTRERRMASK_F1_WR(src)  (((u32)(src)<<3) & 0x00000008)
#define PRSRINVMSBSTRERRMASK_F1_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*    Mask Register Fields PktOffsetExEopMask    */
#define PKTOFFSETEXEOPMASK_F1_WIDTH                                   1
#define PKTOFFSETEXEOPMASK_F1_SHIFT                                   2
#define PKTOFFSETEXEOPMASK_F1_MASK                           0x00000004
#define PKTOFFSETEXEOPMASK_F1_RD(src)         (((src) & 0x00000004)>>2)
#define PKTOFFSETEXEOPMASK_F1_WR(src)    (((u32)(src)<<2) & 0x00000004)
#define PKTOFFSETEXEOPMASK_F1_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*    Mask Register Fields maxhoperrMask    */
#define MAXHOPERRMASK_F1_WIDTH                                        1
#define MAXHOPERRMASK_F1_SHIFT                                        1
#define MAXHOPERRMASK_F1_MASK                                0x00000002
#define MAXHOPERRMASK_F1_RD(src)              (((src) & 0x00000002)>>1)
#define MAXHOPERRMASK_F1_WR(src)         (((u32)(src)<<1) & 0x00000002)
#define MAXHOPERRMASK_F1_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*    Mask Register Fields parser_halt_statusMask    */
#define PARSER_HALT_STATUSMASK_F1_WIDTH                               1
#define PARSER_HALT_STATUSMASK_F1_SHIFT                               0
#define PARSER_HALT_STATUSMASK_F1_MASK                       0x00000001
#define PARSER_HALT_STATUSMASK_F1_RD(src)        (((src) & 0x00000001))
#define PARSER_HALT_STATUSMASK_F1_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register snptr_change_status0	*/ 
/*	 Fields snptr_change_done	 */
#define SNPTR_CHANGE_DONE0_WIDTH                                      1
#define SNPTR_CHANGE_DONE0_SHIFT                                      0
#define SNPTR_CHANGE_DONE0_MASK                              0x00000001
#define SNPTR_CHANGE_DONE0_RD(src)               (((src) & 0x00000001))
#define SNPTR_CHANGE_DONE0_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register itable0_err_diagnostic	*/ 
/*	 Fields Error_Addr	 */
#define ERROR_ADDR_F8_WIDTH                                           7
#define ERROR_ADDR_F8_SHIFT                                           2
#define ERROR_ADDR_F8_MASK                                   0x000001fc
#define ERROR_ADDR_F8_RD(src)                 (((src) & 0x000001fc)>>2)
#define ERROR_ADDR_F8_WR(src)            (((u32)(src)<<2) & 0x000001fc)
#define ERROR_ADDR_F8_SET(dst,src) \
                       (((dst) & ~0x000001fc) | (((u32)(src)<<2) & 0x000001fc))
/*	 Fields Error_Addr_Enable	 */
#define ERROR_ADDR_ENABLE_F8_WIDTH                                    1
#define ERROR_ADDR_ENABLE_F8_SHIFT                                    1
#define ERROR_ADDR_ENABLE_F8_MASK                            0x00000002
#define ERROR_ADDR_ENABLE_F8_RD(src)          (((src) & 0x00000002)>>1)
#define ERROR_ADDR_ENABLE_F8_WR(src)     (((u32)(src)<<1) & 0x00000002)
#define ERROR_ADDR_ENABLE_F8_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields Force_Read_Error_Enable	 */
#define FORCE_READ_ERROR_ENABLE_F8_WIDTH                              1
#define FORCE_READ_ERROR_ENABLE_F8_SHIFT                              0
#define FORCE_READ_ERROR_ENABLE_F8_MASK                      0x00000001
#define FORCE_READ_ERROR_ENABLE_F8_RD(src)       (((src) & 0x00000001))
#define FORCE_READ_ERROR_ENABLE_F8_WR(src)  (((u32)(src)) & 0x00000001)
#define FORCE_READ_ERROR_ENABLE_F8_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register pktram0_err_diagnostic	*/ 
/*	 Fields Error_Addr	 */
#define ERROR_ADDR_F9_WIDTH                                           6
#define ERROR_ADDR_F9_SHIFT                                           2
#define ERROR_ADDR_F9_MASK                                   0x000000fc
#define ERROR_ADDR_F9_RD(src)                 (((src) & 0x000000fc)>>2)
#define ERROR_ADDR_F9_WR(src)            (((u32)(src)<<2) & 0x000000fc)
#define ERROR_ADDR_F9_SET(dst,src) \
                       (((dst) & ~0x000000fc) | (((u32)(src)<<2) & 0x000000fc))
/*	 Fields Error_Addr_Enable	 */
#define ERROR_ADDR_ENABLE_F9_WIDTH                                    1
#define ERROR_ADDR_ENABLE_F9_SHIFT                                    1
#define ERROR_ADDR_ENABLE_F9_MASK                            0x00000002
#define ERROR_ADDR_ENABLE_F9_RD(src)          (((src) & 0x00000002)>>1)
#define ERROR_ADDR_ENABLE_F9_WR(src)     (((u32)(src)<<1) & 0x00000002)
#define ERROR_ADDR_ENABLE_F9_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields Force_Read_Error_Enable	 */
#define FORCE_READ_ERROR_ENABLE_F9_WIDTH                              1
#define FORCE_READ_ERROR_ENABLE_F9_SHIFT                              0
#define FORCE_READ_ERROR_ENABLE_F9_MASK                      0x00000001
#define FORCE_READ_ERROR_ENABLE_F9_RD(src)       (((src) & 0x00000001))
#define FORCE_READ_ERROR_ENABLE_F9_WR(src)  (((u32)(src)) & 0x00000001)
#define FORCE_READ_ERROR_ENABLE_F9_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register itable0_ctrl	*/ 
/*	 Fields rme	 */
#define RME_F19_WIDTH                                                 1
#define RME_F19_SHIFT                                                 2
#define RME_F19_MASK                                         0x00000004
#define RME_F19_RD(src)                       (((src) & 0x00000004)>>2)
#define RME_F19_WR(src)                  (((u32)(src)<<2) & 0x00000004)
#define RME_F19_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields rm	 */
#define RM_F29_WIDTH                                                  2
#define RM_F29_SHIFT                                                  0
#define RM_F29_MASK                                          0x00000003
#define RM_F29_RD(src)                           (((src) & 0x00000003))
#define RM_F29_WR(src)                      (((u32)(src)) & 0x00000003)
#define RM_F29_SET(dst,src) \
                          (((dst) & ~0x00000003) | (((u32)(src)) & 0x00000003))

/*	Register lstnvst0	*/ 
/*	 Fields lstnvst	 */
#define LSTNVST0_WIDTH                                               14
#define LSTNVST0_SHIFT                                                0
#define LSTNVST0_MASK                                        0x00003fff
#define LSTNVST0_RD(src)                         (((src) & 0x00003fff))
#define LSTNVST0_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst0_0	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST0_F2_WIDTH                                           14
#define LTRCNVST0_F2_SHIFT                                            0
#define LTRCNVST0_F2_MASK                                    0x00003fff
#define LTRCNVST0_F2_RD(src)                     (((src) & 0x00003fff))
#define LTRCNVST0_F2_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst0_1	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST1_F2_WIDTH                                           14
#define LTRCNVST1_F2_SHIFT                                            0
#define LTRCNVST1_F2_MASK                                    0x00003fff
#define LTRCNVST1_F2_RD(src)                     (((src) & 0x00003fff))
#define LTRCNVST1_F2_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst0_2	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST2_F2_WIDTH                                           14
#define LTRCNVST2_F2_SHIFT                                            0
#define LTRCNVST2_F2_MASK                                    0x00003fff
#define LTRCNVST2_F2_RD(src)                     (((src) & 0x00003fff))
#define LTRCNVST2_F2_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst0_3	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST3_F2_WIDTH                                           14
#define LTRCNVST3_F2_SHIFT                                            0
#define LTRCNVST3_F2_MASK                                    0x00003fff
#define LTRCNVST3_F2_RD(src)                     (((src) & 0x00003fff))
#define LTRCNVST3_F2_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst0_4	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST4_F2_WIDTH                                           14
#define LTRCNVST4_F2_SHIFT                                            0
#define LTRCNVST4_F2_MASK                                    0x00003fff
#define LTRCNVST4_F2_RD(src)                     (((src) & 0x00003fff))
#define LTRCNVST4_F2_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst0_5	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST5_F2_WIDTH                                           14
#define LTRCNVST5_F2_SHIFT                                            0
#define LTRCNVST5_F2_MASK                                    0x00003fff
#define LTRCNVST5_F2_RD(src)                     (((src) & 0x00003fff))
#define LTRCNVST5_F2_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst0_6	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST6_F1_WIDTH                                           14
#define LTRCNVST6_F1_SHIFT                                            0
#define LTRCNVST6_F1_MASK                                    0x00003fff
#define LTRCNVST6_F1_RD(src)                     (((src) & 0x00003fff))
#define LTRCNVST6_F1_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst0_7	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST7_F1_WIDTH                                           14
#define LTRCNVST7_F1_SHIFT                                            0
#define LTRCNVST7_F1_MASK                                    0x00003fff
#define LTRCNVST7_F1_RD(src)                     (((src) & 0x00003fff))
#define LTRCNVST7_F1_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst0_8	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST8_F1_WIDTH                                           14
#define LTRCNVST8_F1_SHIFT                                            0
#define LTRCNVST8_F1_MASK                                    0x00003fff
#define LTRCNVST8_F1_RD(src)                     (((src) & 0x00003fff))
#define LTRCNVST8_F1_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst0_9	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST9_F1_WIDTH                                           14
#define LTRCNVST9_F1_SHIFT                                            0
#define LTRCNVST9_F1_MASK                                    0x00003fff
#define LTRCNVST9_F1_RD(src)                     (((src) & 0x00003fff))
#define LTRCNVST9_F1_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst0_10	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST0_F3_WIDTH                                           14
#define LTRCNVST0_F3_SHIFT                                            0
#define LTRCNVST0_F3_MASK                                    0x00003fff
#define LTRCNVST0_F3_RD(src)                     (((src) & 0x00003fff))
#define LTRCNVST0_F3_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst0_11	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST1_F3_WIDTH                                           14
#define LTRCNVST1_F3_SHIFT                                            0
#define LTRCNVST1_F3_MASK                                    0x00003fff
#define LTRCNVST1_F3_RD(src)                     (((src) & 0x00003fff))
#define LTRCNVST1_F3_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst0_12	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST2_F3_WIDTH                                           14
#define LTRCNVST2_F3_SHIFT                                            0
#define LTRCNVST2_F3_MASK                                    0x00003fff
#define LTRCNVST2_F3_RD(src)                     (((src) & 0x00003fff))
#define LTRCNVST2_F3_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst0_13	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST3_F3_WIDTH                                           14
#define LTRCNVST3_F3_SHIFT                                            0
#define LTRCNVST3_F3_MASK                                    0x00003fff
#define LTRCNVST3_F3_RD(src)                     (((src) & 0x00003fff))
#define LTRCNVST3_F3_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst0_14	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST4_F3_WIDTH                                           14
#define LTRCNVST4_F3_SHIFT                                            0
#define LTRCNVST4_F3_MASK                                    0x00003fff
#define LTRCNVST4_F3_RD(src)                     (((src) & 0x00003fff))
#define LTRCNVST4_F3_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst0_15	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST5_F3_WIDTH                                           14
#define LTRCNVST5_F3_SHIFT                                            0
#define LTRCNVST5_F3_MASK                                    0x00003fff
#define LTRCNVST5_F3_RD(src)                     (((src) & 0x00003fff))
#define LTRCNVST5_F3_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvststr0_0	*/ 
/*	 Fields ftrcnvststrt	 */
#define FTRCNVSTSTRT0_F1_WIDTH                                       14
#define FTRCNVSTSTRT0_F1_SHIFT                                        0
#define FTRCNVSTSTRT0_F1_MASK                                0x00003fff
#define FTRCNVSTSTRT0_F1_RD(src)                 (((src) & 0x00003fff))
#define FTRCNVSTSTRT0_F1_WR(src)            (((u32)(src)) & 0x00003fff)
#define FTRCNVSTSTRT0_F1_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst0_0	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST0_F2_WIDTH                                           14
#define FTRCNVST0_F2_SHIFT                                            0
#define FTRCNVST0_F2_MASK                                    0x00003fff
#define FTRCNVST0_F2_RD(src)                     (((src) & 0x00003fff))
#define FTRCNVST0_F2_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst0_1	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST1_F2_WIDTH                                           14
#define FTRCNVST1_F2_SHIFT                                            0
#define FTRCNVST1_F2_MASK                                    0x00003fff
#define FTRCNVST1_F2_RD(src)                     (((src) & 0x00003fff))
#define FTRCNVST1_F2_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst0_2	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST2_F2_WIDTH                                           14
#define FTRCNVST2_F2_SHIFT                                            0
#define FTRCNVST2_F2_MASK                                    0x00003fff
#define FTRCNVST2_F2_RD(src)                     (((src) & 0x00003fff))
#define FTRCNVST2_F2_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst0_3	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST3_F2_WIDTH                                           14
#define FTRCNVST3_F2_SHIFT                                            0
#define FTRCNVST3_F2_MASK                                    0x00003fff
#define FTRCNVST3_F2_RD(src)                     (((src) & 0x00003fff))
#define FTRCNVST3_F2_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst0_4	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST4_F2_WIDTH                                           14
#define FTRCNVST4_F2_SHIFT                                            0
#define FTRCNVST4_F2_MASK                                    0x00003fff
#define FTRCNVST4_F2_RD(src)                     (((src) & 0x00003fff))
#define FTRCNVST4_F2_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst0_5	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST5_F2_WIDTH                                           14
#define FTRCNVST5_F2_SHIFT                                            0
#define FTRCNVST5_F2_MASK                                    0x00003fff
#define FTRCNVST5_F2_RD(src)                     (((src) & 0x00003fff))
#define FTRCNVST5_F2_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst0_6	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST6_F1_WIDTH                                           14
#define FTRCNVST6_F1_SHIFT                                            0
#define FTRCNVST6_F1_MASK                                    0x00003fff
#define FTRCNVST6_F1_RD(src)                     (((src) & 0x00003fff))
#define FTRCNVST6_F1_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst0_7	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST7_F1_WIDTH                                           14
#define FTRCNVST7_F1_SHIFT                                            0
#define FTRCNVST7_F1_MASK                                    0x00003fff
#define FTRCNVST7_F1_RD(src)                     (((src) & 0x00003fff))
#define FTRCNVST7_F1_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst0_8	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST8_F1_WIDTH                                           14
#define FTRCNVST8_F1_SHIFT                                            0
#define FTRCNVST8_F1_MASK                                    0x00003fff
#define FTRCNVST8_F1_RD(src)                     (((src) & 0x00003fff))
#define FTRCNVST8_F1_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst0_9	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST9_F1_WIDTH                                           14
#define FTRCNVST9_F1_SHIFT                                            0
#define FTRCNVST9_F1_MASK                                    0x00003fff
#define FTRCNVST9_F1_RD(src)                     (((src) & 0x00003fff))
#define FTRCNVST9_F1_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst0_10	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST0_F3_WIDTH                                           14
#define FTRCNVST0_F3_SHIFT                                            0
#define FTRCNVST0_F3_MASK                                    0x00003fff
#define FTRCNVST0_F3_RD(src)                     (((src) & 0x00003fff))
#define FTRCNVST0_F3_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst0_11	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST1_F3_WIDTH                                           14
#define FTRCNVST1_F3_SHIFT                                            0
#define FTRCNVST1_F3_MASK                                    0x00003fff
#define FTRCNVST1_F3_RD(src)                     (((src) & 0x00003fff))
#define FTRCNVST1_F3_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst0_12	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST2_F3_WIDTH                                           14
#define FTRCNVST2_F3_SHIFT                                            0
#define FTRCNVST2_F3_MASK                                    0x00003fff
#define FTRCNVST2_F3_RD(src)                     (((src) & 0x00003fff))
#define FTRCNVST2_F3_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst0_13	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST3_F3_WIDTH                                           14
#define FTRCNVST3_F3_SHIFT                                            0
#define FTRCNVST3_F3_MASK                                    0x00003fff
#define FTRCNVST3_F3_RD(src)                     (((src) & 0x00003fff))
#define FTRCNVST3_F3_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst0_14	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST4_F3_WIDTH                                           14
#define FTRCNVST4_F3_SHIFT                                            0
#define FTRCNVST4_F3_MASK                                    0x00003fff
#define FTRCNVST4_F3_RD(src)                     (((src) & 0x00003fff))
#define FTRCNVST4_F3_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst0_15	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST5_F3_WIDTH                                           14
#define FTRCNVST5_F3_SHIFT                                            0
#define FTRCNVST5_F3_MASK                                    0x00003fff
#define FTRCNVST5_F3_RD(src)                     (((src) & 0x00003fff))
#define FTRCNVST5_F3_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmon0_0	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON0_F2_WIDTH                                         14
#define TRCNVSTMON0_F2_SHIFT                                          0
#define TRCNVSTMON0_F2_MASK                                  0x00003fff
#define TRCNVSTMON0_F2_RD(src)                   (((src) & 0x00003fff))
#define TRCNVSTMON0_F2_WR(src)              (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON0_F2_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt0_0	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT0_F2_WIDTH                                      32
#define TRCNVSTMONCNT0_F2_SHIFT                                       0
#define TRCNVSTMONCNT0_F2_MASK                               0xffffffff
#define TRCNVSTMONCNT0_F2_RD(src)                (((src) & 0xffffffff))
#define TRCNVSTMONCNT0_F2_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon0_1	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON1_F2_WIDTH                                         14
#define TRCNVSTMON1_F2_SHIFT                                          0
#define TRCNVSTMON1_F2_MASK                                  0x00003fff
#define TRCNVSTMON1_F2_RD(src)                   (((src) & 0x00003fff))
#define TRCNVSTMON1_F2_WR(src)              (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON1_F2_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt0_1	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT1_F2_WIDTH                                      32
#define TRCNVSTMONCNT1_F2_SHIFT                                       0
#define TRCNVSTMONCNT1_F2_MASK                               0xffffffff
#define TRCNVSTMONCNT1_F2_RD(src)                (((src) & 0xffffffff))
#define TRCNVSTMONCNT1_F2_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon0_2	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON2_F2_WIDTH                                         14
#define TRCNVSTMON2_F2_SHIFT                                          0
#define TRCNVSTMON2_F2_MASK                                  0x00003fff
#define TRCNVSTMON2_F2_RD(src)                   (((src) & 0x00003fff))
#define TRCNVSTMON2_F2_WR(src)              (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON2_F2_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt0_2	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT2_F2_WIDTH                                      32
#define TRCNVSTMONCNT2_F2_SHIFT                                       0
#define TRCNVSTMONCNT2_F2_MASK                               0xffffffff
#define TRCNVSTMONCNT2_F2_RD(src)                (((src) & 0xffffffff))
#define TRCNVSTMONCNT2_F2_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon0_3	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON3_F2_WIDTH                                         14
#define TRCNVSTMON3_F2_SHIFT                                          0
#define TRCNVSTMON3_F2_MASK                                  0x00003fff
#define TRCNVSTMON3_F2_RD(src)                   (((src) & 0x00003fff))
#define TRCNVSTMON3_F2_WR(src)              (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON3_F2_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt0_3	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT3_F2_WIDTH                                      32
#define TRCNVSTMONCNT3_F2_SHIFT                                       0
#define TRCNVSTMONCNT3_F2_MASK                               0xffffffff
#define TRCNVSTMONCNT3_F2_RD(src)                (((src) & 0xffffffff))
#define TRCNVSTMONCNT3_F2_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon0_4	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON4_F2_WIDTH                                         14
#define TRCNVSTMON4_F2_SHIFT                                          0
#define TRCNVSTMON4_F2_MASK                                  0x00003fff
#define TRCNVSTMON4_F2_RD(src)                   (((src) & 0x00003fff))
#define TRCNVSTMON4_F2_WR(src)              (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON4_F2_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt0_4	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT4_F2_WIDTH                                      32
#define TRCNVSTMONCNT4_F2_SHIFT                                       0
#define TRCNVSTMONCNT4_F2_MASK                               0xffffffff
#define TRCNVSTMONCNT4_F2_RD(src)                (((src) & 0xffffffff))
#define TRCNVSTMONCNT4_F2_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon0_5	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON5_F2_WIDTH                                         14
#define TRCNVSTMON5_F2_SHIFT                                          0
#define TRCNVSTMON5_F2_MASK                                  0x00003fff
#define TRCNVSTMON5_F2_RD(src)                   (((src) & 0x00003fff))
#define TRCNVSTMON5_F2_WR(src)              (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON5_F2_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt0_5	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT5_F2_WIDTH                                      32
#define TRCNVSTMONCNT5_F2_SHIFT                                       0
#define TRCNVSTMONCNT5_F2_MASK                               0xffffffff
#define TRCNVSTMONCNT5_F2_RD(src)                (((src) & 0xffffffff))
#define TRCNVSTMONCNT5_F2_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon0_6	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON6_F1_WIDTH                                         14
#define TRCNVSTMON6_F1_SHIFT                                          0
#define TRCNVSTMON6_F1_MASK                                  0x00003fff
#define TRCNVSTMON6_F1_RD(src)                   (((src) & 0x00003fff))
#define TRCNVSTMON6_F1_WR(src)              (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON6_F1_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt0_6	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT6_F1_WIDTH                                      32
#define TRCNVSTMONCNT6_F1_SHIFT                                       0
#define TRCNVSTMONCNT6_F1_MASK                               0xffffffff
#define TRCNVSTMONCNT6_F1_RD(src)                (((src) & 0xffffffff))
#define TRCNVSTMONCNT6_F1_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon0_7	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON7_F1_WIDTH                                         14
#define TRCNVSTMON7_F1_SHIFT                                          0
#define TRCNVSTMON7_F1_MASK                                  0x00003fff
#define TRCNVSTMON7_F1_RD(src)                   (((src) & 0x00003fff))
#define TRCNVSTMON7_F1_WR(src)              (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON7_F1_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt0_7	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT7_F1_WIDTH                                      32
#define TRCNVSTMONCNT7_F1_SHIFT                                       0
#define TRCNVSTMONCNT7_F1_MASK                               0xffffffff
#define TRCNVSTMONCNT7_F1_RD(src)                (((src) & 0xffffffff))
#define TRCNVSTMONCNT7_F1_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon0_8	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON8_F1_WIDTH                                         14
#define TRCNVSTMON8_F1_SHIFT                                          0
#define TRCNVSTMON8_F1_MASK                                  0x00003fff
#define TRCNVSTMON8_F1_RD(src)                   (((src) & 0x00003fff))
#define TRCNVSTMON8_F1_WR(src)              (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON8_F1_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt0_8	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT8_F1_WIDTH                                      32
#define TRCNVSTMONCNT8_F1_SHIFT                                       0
#define TRCNVSTMONCNT8_F1_MASK                               0xffffffff
#define TRCNVSTMONCNT8_F1_RD(src)                (((src) & 0xffffffff))
#define TRCNVSTMONCNT8_F1_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon0_9	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON9_F1_WIDTH                                         14
#define TRCNVSTMON9_F1_SHIFT                                          0
#define TRCNVSTMON9_F1_MASK                                  0x00003fff
#define TRCNVSTMON9_F1_RD(src)                   (((src) & 0x00003fff))
#define TRCNVSTMON9_F1_WR(src)              (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON9_F1_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt0_9	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT9_F1_WIDTH                                      32
#define TRCNVSTMONCNT9_F1_SHIFT                                       0
#define TRCNVSTMONCNT9_F1_MASK                               0xffffffff
#define TRCNVSTMONCNT9_F1_RD(src)                (((src) & 0xffffffff))
#define TRCNVSTMONCNT9_F1_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon0_10	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON0_F3_WIDTH                                         14
#define TRCNVSTMON0_F3_SHIFT                                          0
#define TRCNVSTMON0_F3_MASK                                  0x00003fff
#define TRCNVSTMON0_F3_RD(src)                   (((src) & 0x00003fff))
#define TRCNVSTMON0_F3_WR(src)              (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON0_F3_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt0_10	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT0_F3_WIDTH                                      32
#define TRCNVSTMONCNT0_F3_SHIFT                                       0
#define TRCNVSTMONCNT0_F3_MASK                               0xffffffff
#define TRCNVSTMONCNT0_F3_RD(src)                (((src) & 0xffffffff))
#define TRCNVSTMONCNT0_F3_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon0_11	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON1_F3_WIDTH                                         14
#define TRCNVSTMON1_F3_SHIFT                                          0
#define TRCNVSTMON1_F3_MASK                                  0x00003fff
#define TRCNVSTMON1_F3_RD(src)                   (((src) & 0x00003fff))
#define TRCNVSTMON1_F3_WR(src)              (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON1_F3_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt0_11	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT1_F3_WIDTH                                      32
#define TRCNVSTMONCNT1_F3_SHIFT                                       0
#define TRCNVSTMONCNT1_F3_MASK                               0xffffffff
#define TRCNVSTMONCNT1_F3_RD(src)                (((src) & 0xffffffff))
#define TRCNVSTMONCNT1_F3_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon0_12	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON2_F3_WIDTH                                         14
#define TRCNVSTMON2_F3_SHIFT                                          0
#define TRCNVSTMON2_F3_MASK                                  0x00003fff
#define TRCNVSTMON2_F3_RD(src)                   (((src) & 0x00003fff))
#define TRCNVSTMON2_F3_WR(src)              (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON2_F3_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt0_12	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT2_F3_WIDTH                                      32
#define TRCNVSTMONCNT2_F3_SHIFT                                       0
#define TRCNVSTMONCNT2_F3_MASK                               0xffffffff
#define TRCNVSTMONCNT2_F3_RD(src)                (((src) & 0xffffffff))
#define TRCNVSTMONCNT2_F3_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon0_13	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON3_F3_WIDTH                                         14
#define TRCNVSTMON3_F3_SHIFT                                          0
#define TRCNVSTMON3_F3_MASK                                  0x00003fff
#define TRCNVSTMON3_F3_RD(src)                   (((src) & 0x00003fff))
#define TRCNVSTMON3_F3_WR(src)              (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON3_F3_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt0_13	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT3_F3_WIDTH                                      32
#define TRCNVSTMONCNT3_F3_SHIFT                                       0
#define TRCNVSTMONCNT3_F3_MASK                               0xffffffff
#define TRCNVSTMONCNT3_F3_RD(src)                (((src) & 0xffffffff))
#define TRCNVSTMONCNT3_F3_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon0_14	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON4_F3_WIDTH                                         14
#define TRCNVSTMON4_F3_SHIFT                                          0
#define TRCNVSTMON4_F3_MASK                                  0x00003fff
#define TRCNVSTMON4_F3_RD(src)                   (((src) & 0x00003fff))
#define TRCNVSTMON4_F3_WR(src)              (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON4_F3_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt0_14	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT4_F3_WIDTH                                      32
#define TRCNVSTMONCNT4_F3_SHIFT                                       0
#define TRCNVSTMONCNT4_F3_MASK                               0xffffffff
#define TRCNVSTMONCNT4_F3_RD(src)                (((src) & 0xffffffff))
#define TRCNVSTMONCNT4_F3_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon0_15	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON5_F3_WIDTH                                         14
#define TRCNVSTMON5_F3_SHIFT                                          0
#define TRCNVSTMON5_F3_MASK                                  0x00003fff
#define TRCNVSTMON5_F3_RD(src)                   (((src) & 0x00003fff))
#define TRCNVSTMON5_F3_WR(src)              (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON5_F3_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt0_15	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT5_F3_WIDTH                                      32
#define TRCNVSTMONCNT5_F3_SHIFT                                       0
#define TRCNVSTMONCNT5_F3_MASK                               0xffffffff
#define TRCNVSTMONCNT5_F3_RD(src)                (((src) & 0xffffffff))
#define TRCNVSTMONCNT5_F3_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register hash_diag_ctl0	*/ 
/*	 Fields Hash_Result_Diagnostic_Enable	 */
#define HASH_RESULT_DIAGNOSTIC_ENABLE0_WIDTH                          1
#define HASH_RESULT_DIAGNOSTIC_ENABLE0_SHIFT                          0
#define HASH_RESULT_DIAGNOSTIC_ENABLE0_MASK                  0x00000001
#define HASH_RESULT_DIAGNOSTIC_ENABLE0_RD(src)   (((src) & 0x00000001))
#define HASH_RESULT_DIAGNOSTIC_ENABLE0_WR(src) \
                                                    (((u32)(src)) & 0x00000001)
#define HASH_RESULT_DIAGNOSTIC_ENABLE0_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register hash_seed_default0	*/ 
/*	 Fields Hash_Seed_Default	 */
#define HASH_SEED_DEFAULT0_WIDTH                                     32
#define HASH_SEED_DEFAULT0_SHIFT                                      0
#define HASH_SEED_DEFAULT0_MASK                              0xffffffff
#define HASH_SEED_DEFAULT0_RD(src)               (((src) & 0xffffffff))
#define HASH_SEED_DEFAULT0_WR(src)          (((u32)(src)) & 0xffffffff)
#define HASH_SEED_DEFAULT0_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register hash_result_diag0	*/ 
/*	 Fields Hash_Result_Diagnostic	 */
#define HASH_RESULT_DIAGNOSTIC0_WIDTH                                32
#define HASH_RESULT_DIAGNOSTIC0_SHIFT                                 0
#define HASH_RESULT_DIAGNOSTIC0_MASK                         0xffffffff
#define HASH_RESULT_DIAGNOSTIC0_RD(src)          (((src) & 0xffffffff))
#define HASH_RESULT_DIAGNOSTIC0_WR(src)     (((u32)(src)) & 0xffffffff)
#define HASH_RESULT_DIAGNOSTIC0_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register snptr1	*/ 
/*	 Fields wol_mode	 */
#define WOL_MODE1_WIDTH                                               1
#define WOL_MODE1_SHIFT                                              31
#define WOL_MODE1_MASK                                       0x80000000
#define WOL_MODE1_RD(src)                    (((src) & 0x80000000)>>31)
#define WOL_MODE1_WR(src)               (((u32)(src)<<31) & 0x80000000)
#define WOL_MODE1_SET(dst,src) \
                      (((dst) & ~0x80000000) | (((u32)(src)<<31) & 0x80000000))
/*	 Fields cle_eth_spare	 */
#define CLE_ETH_SPARE1_WIDTH                                          4
#define CLE_ETH_SPARE1_SHIFT                                         27
#define CLE_ETH_SPARE1_MASK                                  0x78000000
#define CLE_ETH_SPARE1_RD(src)               (((src) & 0x78000000)>>27)
#define CLE_ETH_SPARE1_WR(src)          (((u32)(src)<<27) & 0x78000000)
#define CLE_ETH_SPARE1_SET(dst,src) \
                      (((dst) & ~0x78000000) | (((u32)(src)<<27) & 0x78000000))
/*	 Fields snptr	 */
#define SNPTR1_WIDTH                                                 14
#define SNPTR1_SHIFT                                                  0
#define SNPTR1_MASK                                          0x00003fff
#define SNPTR1_RD(src)                           (((src) & 0x00003fff))
#define SNPTR1_WR(src)                      (((u32)(src)) & 0x00003fff)
#define SNPTR1_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register spptr1	*/ 
/*	 Fields spptr	 */
#define SPPTR1_WIDTH                                                  9
#define SPPTR1_SHIFT                                                  0
#define SPPTR1_MASK                                          0x000001ff
#define SPPTR1_RD(src)                           (((src) & 0x000001ff))
#define SPPTR1_WR(src)                      (((u32)(src)) & 0x000001ff)
#define SPPTR1_SET(dst,src) \
                          (((dst) & ~0x000001ff) | (((u32)(src)) & 0x000001ff))

/*	Register dfclsresdbptr1	*/ 
/*	 Fields dfclsresdbpriority	 */
#define DFCLSRESDBPRIORITY1_WIDTH                                     3
#define DFCLSRESDBPRIORITY1_SHIFT                                    10
#define DFCLSRESDBPRIORITY1_MASK                             0x00001c00
#define DFCLSRESDBPRIORITY1_RD(src)          (((src) & 0x00001c00)>>10)
#define DFCLSRESDBPRIORITY1_WR(src)     (((u32)(src)<<10) & 0x00001c00)
#define DFCLSRESDBPRIORITY1_SET(dst,src) \
                      (((dst) & ~0x00001c00) | (((u32)(src)<<10) & 0x00001c00))
/*	 Fields dfclsresdbptr	 */
#define DFCLSRESDBPTR1_WIDTH                                         10
#define DFCLSRESDBPTR1_SHIFT                                          0
#define DFCLSRESDBPTR1_MASK                                  0x000003ff
#define DFCLSRESDBPTR1_RD(src)                   (((src) & 0x000003ff))
#define DFCLSRESDBPTR1_WR(src)              (((u32)(src)) & 0x000003ff)
#define DFCLSRESDBPTR1_SET(dst,src) \
                          (((dst) & ~0x000003ff) | (((u32)(src)) & 0x000003ff))

/*	Register dfclsresdb1_0	*/ 
/*	 Fields dfclsresdb	 */
#define DFCLSRESDB0_F2_WIDTH                                         32
#define DFCLSRESDB0_F2_SHIFT                                          0
#define DFCLSRESDB0_F2_MASK                                  0xffffffff
#define DFCLSRESDB0_F2_RD(src)                   (((src) & 0xffffffff))
#define DFCLSRESDB0_F2_WR(src)              (((u32)(src)) & 0xffffffff)
#define DFCLSRESDB0_F2_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register dfclsresdb1_1	*/ 
/*	 Fields dfclsresdb	 */
#define DFCLSRESDB1_F2_WIDTH                                         32
#define DFCLSRESDB1_F2_SHIFT                                          0
#define DFCLSRESDB1_F2_MASK                                  0xffffffff
#define DFCLSRESDB1_F2_RD(src)                   (((src) & 0xffffffff))
#define DFCLSRESDB1_F2_WR(src)              (((u32)(src)) & 0xffffffff)
#define DFCLSRESDB1_F2_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register dfclsresdb1_2	*/ 
/*	 Fields dfclsresdb	 */
#define DFCLSRESDB2_F2_WIDTH                                         32
#define DFCLSRESDB2_F2_SHIFT                                          0
#define DFCLSRESDB2_F2_MASK                                  0xffffffff
#define DFCLSRESDB2_F2_RD(src)                   (((src) & 0xffffffff))
#define DFCLSRESDB2_F2_WR(src)              (((u32)(src)) & 0xffffffff)
#define DFCLSRESDB2_F2_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register dfclsresdb1_3	*/ 
/*	 Fields dfclsresdb	 */
#define DFCLSRESDB3_F2_WIDTH                                         32
#define DFCLSRESDB3_F2_SHIFT                                          0
#define DFCLSRESDB3_F2_MASK                                  0xffffffff
#define DFCLSRESDB3_F2_RD(src)                   (((src) & 0xffffffff))
#define DFCLSRESDB3_F2_WR(src)              (((u32)(src)) & 0xffffffff)
#define DFCLSRESDB3_F2_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register dfclsresdb1_4	*/ 
/*	 Fields dfclsresdb	 */
#define DFCLSRESDB4_F2_WIDTH                                         32
#define DFCLSRESDB4_F2_SHIFT                                          0
#define DFCLSRESDB4_F2_MASK                                  0xffffffff
#define DFCLSRESDB4_F2_RD(src)                   (((src) & 0xffffffff))
#define DFCLSRESDB4_F2_WR(src)              (((u32)(src)) & 0xffffffff)
#define DFCLSRESDB4_F2_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register dfclsresdb1_5	*/ 
/*	 Fields dfclsresdb	 */
#define DFCLSRESDB5_F2_WIDTH                                         32
#define DFCLSRESDB5_F2_SHIFT                                          0
#define DFCLSRESDB5_F2_MASK                                  0xffffffff
#define DFCLSRESDB5_F2_RD(src)                   (((src) & 0xffffffff))
#define DFCLSRESDB5_F2_WR(src)              (((u32)(src)) & 0xffffffff)
#define DFCLSRESDB5_F2_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register parser_ctl1	*/ 
/*	 Fields pkt_data_msk_en	 */
#define PKT_DATA_MSK_EN1_WIDTH                                        1
#define PKT_DATA_MSK_EN1_SHIFT                                       31
#define PKT_DATA_MSK_EN1_MASK                                0x80000000
#define PKT_DATA_MSK_EN1_RD(src)             (((src) & 0x80000000)>>31)
#define PKT_DATA_MSK_EN1_WR(src)        (((u32)(src)<<31) & 0x80000000)
#define PKT_DATA_MSK_EN1_SET(dst,src) \
                      (((dst) & ~0x80000000) | (((u32)(src)<<31) & 0x80000000))
/*	 Fields use_default_ptr_as_nxt_dec_ptr	 */
#define USE_DEFAULT_PTR_AS_NXT_DEC_PTR1_WIDTH                         1
#define USE_DEFAULT_PTR_AS_NXT_DEC_PTR1_SHIFT                        30
#define USE_DEFAULT_PTR_AS_NXT_DEC_PTR1_MASK                 0x40000000
#define USE_DEFAULT_PTR_AS_NXT_DEC_PTR1_RD(src) \
                                                    (((src) & 0x40000000)>>30)
#define USE_DEFAULT_PTR_AS_NXT_DEC_PTR1_WR(src) \
                                                (((u32)(src)<<30) & 0x40000000)
#define USE_DEFAULT_PTR_AS_NXT_DEC_PTR1_SET(dst,src) \
                      (((dst) & ~0x40000000) | (((u32)(src)<<30) & 0x40000000))
/*	 Fields parser_halt	 */
#define PARSER_HALT1_WIDTH                                            1
#define PARSER_HALT1_SHIFT                                            0
#define PARSER_HALT1_MASK                                    0x00000001
#define PARSER_HALT1_RD(src)                     (((src) & 0x00000001))
#define PARSER_HALT1_WR(src)                (((u32)(src)) & 0x00000001)
#define PARSER_HALT1_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register tmaxhop1	*/ 
/*	 Fields tmaxhop	 */
#define TMAXHOP1_WIDTH                                                8
#define TMAXHOP1_SHIFT                                                0
#define TMAXHOP1_MASK                                        0x000000ff
#define TMAXHOP1_RD(src)                         (((src) & 0x000000ff))
#define TMAXHOP1_WR(src)                    (((u32)(src)) & 0x000000ff)
#define TMAXHOP1_SET(dst,src) \
                          (((dst) & ~0x000000ff) | (((u32)(src)) & 0x000000ff))

/*	Register portnum1	*/ 
/*	 Fields portnum1	 */
#define PORTNUM11_WIDTH                                               8
#define PORTNUM11_SHIFT                                               0
#define PORTNUM11_MASK                                       0x000000ff
#define PORTNUM11_RD(src)                        (((src) & 0x000000ff))
#define PORTNUM11_WR(src)                   (((u32)(src)) & 0x000000ff)
#define PORTNUM11_SET(dst,src) \
                          (((dst) & ~0x000000ff) | (((u32)(src)) & 0x000000ff))

/*	Register rss_ctrl1	*/ 
/*	 Fields ipv6_hashtype	 */
#define IPV6_HASHTYPE1_WIDTH                                          2
#define IPV6_HASHTYPE1_SHIFT                                          3
#define IPV6_HASHTYPE1_MASK                                  0x00000018
#define IPV6_HASHTYPE1_RD(src)                (((src) & 0x00000018)>>3)
#define IPV6_HASHTYPE1_WR(src)           (((u32)(src)<<3) & 0x00000018)
#define IPV6_HASHTYPE1_SET(dst,src) \
                       (((dst) & ~0x00000018) | (((u32)(src)<<3) & 0x00000018))
/*	 Fields ipv4_hashtype	 */
#define IPV4_HASHTYPE1_WIDTH                                          2
#define IPV4_HASHTYPE1_SHIFT                                          1
#define IPV4_HASHTYPE1_MASK                                  0x00000006
#define IPV4_HASHTYPE1_RD(src)                (((src) & 0x00000006)>>1)
#define IPV4_HASHTYPE1_WR(src)           (((u32)(src)<<1) & 0x00000006)
#define IPV4_HASHTYPE1_SET(dst,src) \
                       (((dst) & ~0x00000006) | (((u32)(src)<<1) & 0x00000006))
/*	 Fields enable	 */
#define ENABLE1_WIDTH                                                 1
#define ENABLE1_SHIFT                                                 0
#define ENABLE1_MASK                                         0x00000001
#define ENABLE1_RD(src)                          (((src) & 0x00000001))
#define ENABLE1_WR(src)                     (((u32)(src)) & 0x00000001)
#define ENABLE1_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register parser_status1	*/ 
/*	 Fields itableErr	 */
#define ITABLEERR1_WIDTH                                              1
#define ITABLEERR1_SHIFT                                              8
#define ITABLEERR1_MASK                                      0x00000100
#define ITABLEERR1_RD(src)                    (((src) & 0x00000100)>>8)
#define ITABLEERR1_WR(src)               (((u32)(src)<<8) & 0x00000100)
#define ITABLEERR1_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields SrchDbRamErr	 */
#define SRCHDBRAMERR1_WIDTH                                           1
#define SRCHDBRAMERR1_SHIFT                                           7
#define SRCHDBRAMERR1_MASK                                   0x00000080
#define SRCHDBRAMERR1_RD(src)                 (((src) & 0x00000080)>>7)
#define SRCHDBRAMERR1_WR(src)            (((u32)(src)<<7) & 0x00000080)
#define SRCHDBRAMERR1_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*	 Fields PrsrDbRamErr	 */
#define PRSRDBRAMERR1_WIDTH                                           1
#define PRSRDBRAMERR1_SHIFT                                           6
#define PRSRDBRAMERR1_MASK                                   0x00000040
#define PRSRDBRAMERR1_RD(src)                 (((src) & 0x00000040)>>6)
#define PRSRDBRAMERR1_WR(src)            (((u32)(src)<<6) & 0x00000040)
#define PRSRDBRAMERR1_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*	 Fields PktRamErr	 */
#define PKTRAMERR1_WIDTH                                              1
#define PKTRAMERR1_SHIFT                                              5
#define PKTRAMERR1_MASK                                      0x00000020
#define PKTRAMERR1_RD(src)                    (((src) & 0x00000020)>>5)
#define PKTRAMERR1_WR(src)               (((u32)(src)<<5) & 0x00000020)
#define PKTRAMERR1_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*	 Fields PTRamErr	 */
#define PTRAMERR1_WIDTH                                               1
#define PTRAMERR1_SHIFT                                               4
#define PTRAMERR1_MASK                                       0x00000010
#define PTRAMERR1_RD(src)                     (((src) & 0x00000010)>>4)
#define PTRAMERR1_WR(src)                (((u32)(src)<<4) & 0x00000010)
#define PTRAMERR1_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*	 Fields PrsrInvMSBStrErr	 */
#define PRSRINVMSBSTRERR1_WIDTH                                       1
#define PRSRINVMSBSTRERR1_SHIFT                                       3
#define PRSRINVMSBSTRERR1_MASK                               0x00000008
#define PRSRINVMSBSTRERR1_RD(src)             (((src) & 0x00000008)>>3)
#define PRSRINVMSBSTRERR1_WR(src)        (((u32)(src)<<3) & 0x00000008)
#define PRSRINVMSBSTRERR1_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*	 Fields PktOffsetExEop	 */
#define PKTOFFSETEXEOP1_WIDTH                                         1
#define PKTOFFSETEXEOP1_SHIFT                                         2
#define PKTOFFSETEXEOP1_MASK                                 0x00000004
#define PKTOFFSETEXEOP1_RD(src)               (((src) & 0x00000004)>>2)
#define PKTOFFSETEXEOP1_WR(src)          (((u32)(src)<<2) & 0x00000004)
#define PKTOFFSETEXEOP1_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields maxhoperr	 */
#define MAXHOPERR1_WIDTH                                              1
#define MAXHOPERR1_SHIFT                                              1
#define MAXHOPERR1_MASK                                      0x00000002
#define MAXHOPERR1_RD(src)                    (((src) & 0x00000002)>>1)
#define MAXHOPERR1_WR(src)               (((u32)(src)<<1) & 0x00000002)
#define MAXHOPERR1_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields parser_halt_status	 */
#define PARSER_HALT_STATUS1_WIDTH                                     1
#define PARSER_HALT_STATUS1_SHIFT                                     0
#define PARSER_HALT_STATUS1_MASK                             0x00000001
#define PARSER_HALT_STATUS1_RD(src)              (((src) & 0x00000001))
#define PARSER_HALT_STATUS1_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register parser_status1Mask	*/
/*    Mask Register Fields itableErrMask    */
#define ITABLEERRMASK_F2_WIDTH                                        1
#define ITABLEERRMASK_F2_SHIFT                                        8
#define ITABLEERRMASK_F2_MASK                                0x00000100
#define ITABLEERRMASK_F2_RD(src)              (((src) & 0x00000100)>>8)
#define ITABLEERRMASK_F2_WR(src)         (((u32)(src)<<8) & 0x00000100)
#define ITABLEERRMASK_F2_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*    Mask Register Fields SrchDbRamErrMask    */
#define SRCHDBRAMERRMASK_F2_WIDTH                                     1
#define SRCHDBRAMERRMASK_F2_SHIFT                                     7
#define SRCHDBRAMERRMASK_F2_MASK                             0x00000080
#define SRCHDBRAMERRMASK_F2_RD(src)           (((src) & 0x00000080)>>7)
#define SRCHDBRAMERRMASK_F2_WR(src)      (((u32)(src)<<7) & 0x00000080)
#define SRCHDBRAMERRMASK_F2_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*    Mask Register Fields PrsrDbRamErrMask    */
#define PRSRDBRAMERRMASK_F2_WIDTH                                     1
#define PRSRDBRAMERRMASK_F2_SHIFT                                     6
#define PRSRDBRAMERRMASK_F2_MASK                             0x00000040
#define PRSRDBRAMERRMASK_F2_RD(src)           (((src) & 0x00000040)>>6)
#define PRSRDBRAMERRMASK_F2_WR(src)      (((u32)(src)<<6) & 0x00000040)
#define PRSRDBRAMERRMASK_F2_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*    Mask Register Fields PktRamErrMask    */
#define PKTRAMERRMASK_F2_WIDTH                                        1
#define PKTRAMERRMASK_F2_SHIFT                                        5
#define PKTRAMERRMASK_F2_MASK                                0x00000020
#define PKTRAMERRMASK_F2_RD(src)              (((src) & 0x00000020)>>5)
#define PKTRAMERRMASK_F2_WR(src)         (((u32)(src)<<5) & 0x00000020)
#define PKTRAMERRMASK_F2_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*    Mask Register Fields PTRamErrMask    */
#define PTRAMERRMASK_F2_WIDTH                                         1
#define PTRAMERRMASK_F2_SHIFT                                         4
#define PTRAMERRMASK_F2_MASK                                 0x00000010
#define PTRAMERRMASK_F2_RD(src)               (((src) & 0x00000010)>>4)
#define PTRAMERRMASK_F2_WR(src)          (((u32)(src)<<4) & 0x00000010)
#define PTRAMERRMASK_F2_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*    Mask Register Fields PrsrInvMSBStrErrMask    */
#define PRSRINVMSBSTRERRMASK_F2_WIDTH                                 1
#define PRSRINVMSBSTRERRMASK_F2_SHIFT                                 3
#define PRSRINVMSBSTRERRMASK_F2_MASK                         0x00000008
#define PRSRINVMSBSTRERRMASK_F2_RD(src)       (((src) & 0x00000008)>>3)
#define PRSRINVMSBSTRERRMASK_F2_WR(src)  (((u32)(src)<<3) & 0x00000008)
#define PRSRINVMSBSTRERRMASK_F2_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*    Mask Register Fields PktOffsetExEopMask    */
#define PKTOFFSETEXEOPMASK_F2_WIDTH                                   1
#define PKTOFFSETEXEOPMASK_F2_SHIFT                                   2
#define PKTOFFSETEXEOPMASK_F2_MASK                           0x00000004
#define PKTOFFSETEXEOPMASK_F2_RD(src)         (((src) & 0x00000004)>>2)
#define PKTOFFSETEXEOPMASK_F2_WR(src)    (((u32)(src)<<2) & 0x00000004)
#define PKTOFFSETEXEOPMASK_F2_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*    Mask Register Fields maxhoperrMask    */
#define MAXHOPERRMASK_F2_WIDTH                                        1
#define MAXHOPERRMASK_F2_SHIFT                                        1
#define MAXHOPERRMASK_F2_MASK                                0x00000002
#define MAXHOPERRMASK_F2_RD(src)              (((src) & 0x00000002)>>1)
#define MAXHOPERRMASK_F2_WR(src)         (((u32)(src)<<1) & 0x00000002)
#define MAXHOPERRMASK_F2_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*    Mask Register Fields parser_halt_statusMask    */
#define PARSER_HALT_STATUSMASK_F2_WIDTH                               1
#define PARSER_HALT_STATUSMASK_F2_SHIFT                               0
#define PARSER_HALT_STATUSMASK_F2_MASK                       0x00000001
#define PARSER_HALT_STATUSMASK_F2_RD(src)        (((src) & 0x00000001))
#define PARSER_HALT_STATUSMASK_F2_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register snptr_change_status1	*/ 
/*	 Fields snptr_change_done	 */
#define SNPTR_CHANGE_DONE1_WIDTH                                      1
#define SNPTR_CHANGE_DONE1_SHIFT                                      0
#define SNPTR_CHANGE_DONE1_MASK                              0x00000001
#define SNPTR_CHANGE_DONE1_RD(src)               (((src) & 0x00000001))
#define SNPTR_CHANGE_DONE1_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register itable1_err_diagnostic	*/ 
/*	 Fields Error_Addr	 */
#define ERROR_ADDR_F10_WIDTH                                          7
#define ERROR_ADDR_F10_SHIFT                                          2
#define ERROR_ADDR_F10_MASK                                  0x000001fc
#define ERROR_ADDR_F10_RD(src)                (((src) & 0x000001fc)>>2)
#define ERROR_ADDR_F10_WR(src)           (((u32)(src)<<2) & 0x000001fc)
#define ERROR_ADDR_F10_SET(dst,src) \
                       (((dst) & ~0x000001fc) | (((u32)(src)<<2) & 0x000001fc))
/*	 Fields Error_Addr_Enable	 */
#define ERROR_ADDR_ENABLE_F10_WIDTH                                   1
#define ERROR_ADDR_ENABLE_F10_SHIFT                                   1
#define ERROR_ADDR_ENABLE_F10_MASK                           0x00000002
#define ERROR_ADDR_ENABLE_F10_RD(src)         (((src) & 0x00000002)>>1)
#define ERROR_ADDR_ENABLE_F10_WR(src)    (((u32)(src)<<1) & 0x00000002)
#define ERROR_ADDR_ENABLE_F10_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields Force_Read_Error_Enable	 */
#define FORCE_READ_ERROR_ENABLE_F10_WIDTH                             1
#define FORCE_READ_ERROR_ENABLE_F10_SHIFT                             0
#define FORCE_READ_ERROR_ENABLE_F10_MASK                     0x00000001
#define FORCE_READ_ERROR_ENABLE_F10_RD(src)      (((src) & 0x00000001))
#define FORCE_READ_ERROR_ENABLE_F10_WR(src) \
                                                    (((u32)(src)) & 0x00000001)
#define FORCE_READ_ERROR_ENABLE_F10_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register pktram1_err_diagnostic	*/ 
/*	 Fields Error_Addr	 */
#define ERROR_ADDR_F11_WIDTH                                          6
#define ERROR_ADDR_F11_SHIFT                                          2
#define ERROR_ADDR_F11_MASK                                  0x000000fc
#define ERROR_ADDR_F11_RD(src)                (((src) & 0x000000fc)>>2)
#define ERROR_ADDR_F11_WR(src)           (((u32)(src)<<2) & 0x000000fc)
#define ERROR_ADDR_F11_SET(dst,src) \
                       (((dst) & ~0x000000fc) | (((u32)(src)<<2) & 0x000000fc))
/*	 Fields Error_Addr_Enable	 */
#define ERROR_ADDR_ENABLE_F11_WIDTH                                   1
#define ERROR_ADDR_ENABLE_F11_SHIFT                                   1
#define ERROR_ADDR_ENABLE_F11_MASK                           0x00000002
#define ERROR_ADDR_ENABLE_F11_RD(src)         (((src) & 0x00000002)>>1)
#define ERROR_ADDR_ENABLE_F11_WR(src)    (((u32)(src)<<1) & 0x00000002)
#define ERROR_ADDR_ENABLE_F11_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields Force_Read_Error_Enable	 */
#define FORCE_READ_ERROR_ENABLE_F11_WIDTH                             1
#define FORCE_READ_ERROR_ENABLE_F11_SHIFT                             0
#define FORCE_READ_ERROR_ENABLE_F11_MASK                     0x00000001
#define FORCE_READ_ERROR_ENABLE_F11_RD(src)      (((src) & 0x00000001))
#define FORCE_READ_ERROR_ENABLE_F11_WR(src) \
                                                    (((u32)(src)) & 0x00000001)
#define FORCE_READ_ERROR_ENABLE_F11_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register itable1_ctrl	*/ 
/*	 Fields rme	 */
#define RME_F20_WIDTH                                                 1
#define RME_F20_SHIFT                                                 2
#define RME_F20_MASK                                         0x00000004
#define RME_F20_RD(src)                       (((src) & 0x00000004)>>2)
#define RME_F20_WR(src)                  (((u32)(src)<<2) & 0x00000004)
#define RME_F20_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields rm	 */
#define RM_F30_WIDTH                                                  2
#define RM_F30_SHIFT                                                  0
#define RM_F30_MASK                                          0x00000003
#define RM_F30_RD(src)                           (((src) & 0x00000003))
#define RM_F30_WR(src)                      (((u32)(src)) & 0x00000003)
#define RM_F30_SET(dst,src) \
                          (((dst) & ~0x00000003) | (((u32)(src)) & 0x00000003))

/*	Register lstnvst1	*/ 
/*	 Fields lstnvst	 */
#define LSTNVST1_WIDTH                                               14
#define LSTNVST1_SHIFT                                                0
#define LSTNVST1_MASK                                        0x00003fff
#define LSTNVST1_RD(src)                         (((src) & 0x00003fff))
#define LSTNVST1_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst1_0	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST0_F4_WIDTH                                           14
#define LTRCNVST0_F4_SHIFT                                            0
#define LTRCNVST0_F4_MASK                                    0x00003fff
#define LTRCNVST0_F4_RD(src)                     (((src) & 0x00003fff))
#define LTRCNVST0_F4_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst1_1	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST1_F4_WIDTH                                           14
#define LTRCNVST1_F4_SHIFT                                            0
#define LTRCNVST1_F4_MASK                                    0x00003fff
#define LTRCNVST1_F4_RD(src)                     (((src) & 0x00003fff))
#define LTRCNVST1_F4_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst1_2	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST2_F4_WIDTH                                           14
#define LTRCNVST2_F4_SHIFT                                            0
#define LTRCNVST2_F4_MASK                                    0x00003fff
#define LTRCNVST2_F4_RD(src)                     (((src) & 0x00003fff))
#define LTRCNVST2_F4_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst1_3	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST3_F4_WIDTH                                           14
#define LTRCNVST3_F4_SHIFT                                            0
#define LTRCNVST3_F4_MASK                                    0x00003fff
#define LTRCNVST3_F4_RD(src)                     (((src) & 0x00003fff))
#define LTRCNVST3_F4_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst1_4	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST4_F4_WIDTH                                           14
#define LTRCNVST4_F4_SHIFT                                            0
#define LTRCNVST4_F4_MASK                                    0x00003fff
#define LTRCNVST4_F4_RD(src)                     (((src) & 0x00003fff))
#define LTRCNVST4_F4_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst1_5	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST5_F4_WIDTH                                           14
#define LTRCNVST5_F4_SHIFT                                            0
#define LTRCNVST5_F4_MASK                                    0x00003fff
#define LTRCNVST5_F4_RD(src)                     (((src) & 0x00003fff))
#define LTRCNVST5_F4_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst1_6	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST6_F2_WIDTH                                           14
#define LTRCNVST6_F2_SHIFT                                            0
#define LTRCNVST6_F2_MASK                                    0x00003fff
#define LTRCNVST6_F2_RD(src)                     (((src) & 0x00003fff))
#define LTRCNVST6_F2_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst1_7	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST7_F2_WIDTH                                           14
#define LTRCNVST7_F2_SHIFT                                            0
#define LTRCNVST7_F2_MASK                                    0x00003fff
#define LTRCNVST7_F2_RD(src)                     (((src) & 0x00003fff))
#define LTRCNVST7_F2_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst1_8	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST8_F2_WIDTH                                           14
#define LTRCNVST8_F2_SHIFT                                            0
#define LTRCNVST8_F2_MASK                                    0x00003fff
#define LTRCNVST8_F2_RD(src)                     (((src) & 0x00003fff))
#define LTRCNVST8_F2_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst1_9	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST9_F2_WIDTH                                           14
#define LTRCNVST9_F2_SHIFT                                            0
#define LTRCNVST9_F2_MASK                                    0x00003fff
#define LTRCNVST9_F2_RD(src)                     (((src) & 0x00003fff))
#define LTRCNVST9_F2_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst1_10	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST0_F5_WIDTH                                           14
#define LTRCNVST0_F5_SHIFT                                            0
#define LTRCNVST0_F5_MASK                                    0x00003fff
#define LTRCNVST0_F5_RD(src)                     (((src) & 0x00003fff))
#define LTRCNVST0_F5_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst1_11	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST1_F5_WIDTH                                           14
#define LTRCNVST1_F5_SHIFT                                            0
#define LTRCNVST1_F5_MASK                                    0x00003fff
#define LTRCNVST1_F5_RD(src)                     (((src) & 0x00003fff))
#define LTRCNVST1_F5_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst1_12	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST2_F5_WIDTH                                           14
#define LTRCNVST2_F5_SHIFT                                            0
#define LTRCNVST2_F5_MASK                                    0x00003fff
#define LTRCNVST2_F5_RD(src)                     (((src) & 0x00003fff))
#define LTRCNVST2_F5_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst1_13	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST3_F5_WIDTH                                           14
#define LTRCNVST3_F5_SHIFT                                            0
#define LTRCNVST3_F5_MASK                                    0x00003fff
#define LTRCNVST3_F5_RD(src)                     (((src) & 0x00003fff))
#define LTRCNVST3_F5_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst1_14	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST4_F5_WIDTH                                           14
#define LTRCNVST4_F5_SHIFT                                            0
#define LTRCNVST4_F5_MASK                                    0x00003fff
#define LTRCNVST4_F5_RD(src)                     (((src) & 0x00003fff))
#define LTRCNVST4_F5_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst1_15	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST5_F5_WIDTH                                           14
#define LTRCNVST5_F5_SHIFT                                            0
#define LTRCNVST5_F5_MASK                                    0x00003fff
#define LTRCNVST5_F5_RD(src)                     (((src) & 0x00003fff))
#define LTRCNVST5_F5_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvststr1_0	*/ 
/*	 Fields ftrcnvststrt	 */
#define FTRCNVSTSTRT0_F2_WIDTH                                       14
#define FTRCNVSTSTRT0_F2_SHIFT                                        0
#define FTRCNVSTSTRT0_F2_MASK                                0x00003fff
#define FTRCNVSTSTRT0_F2_RD(src)                 (((src) & 0x00003fff))
#define FTRCNVSTSTRT0_F2_WR(src)            (((u32)(src)) & 0x00003fff)
#define FTRCNVSTSTRT0_F2_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst1_0	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST0_F4_WIDTH                                           14
#define FTRCNVST0_F4_SHIFT                                            0
#define FTRCNVST0_F4_MASK                                    0x00003fff
#define FTRCNVST0_F4_RD(src)                     (((src) & 0x00003fff))
#define FTRCNVST0_F4_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst1_1	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST1_F4_WIDTH                                           14
#define FTRCNVST1_F4_SHIFT                                            0
#define FTRCNVST1_F4_MASK                                    0x00003fff
#define FTRCNVST1_F4_RD(src)                     (((src) & 0x00003fff))
#define FTRCNVST1_F4_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst1_2	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST2_F4_WIDTH                                           14
#define FTRCNVST2_F4_SHIFT                                            0
#define FTRCNVST2_F4_MASK                                    0x00003fff
#define FTRCNVST2_F4_RD(src)                     (((src) & 0x00003fff))
#define FTRCNVST2_F4_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst1_3	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST3_F4_WIDTH                                           14
#define FTRCNVST3_F4_SHIFT                                            0
#define FTRCNVST3_F4_MASK                                    0x00003fff
#define FTRCNVST3_F4_RD(src)                     (((src) & 0x00003fff))
#define FTRCNVST3_F4_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst1_4	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST4_F4_WIDTH                                           14
#define FTRCNVST4_F4_SHIFT                                            0
#define FTRCNVST4_F4_MASK                                    0x00003fff
#define FTRCNVST4_F4_RD(src)                     (((src) & 0x00003fff))
#define FTRCNVST4_F4_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst1_5	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST5_F4_WIDTH                                           14
#define FTRCNVST5_F4_SHIFT                                            0
#define FTRCNVST5_F4_MASK                                    0x00003fff
#define FTRCNVST5_F4_RD(src)                     (((src) & 0x00003fff))
#define FTRCNVST5_F4_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst1_6	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST6_F2_WIDTH                                           14
#define FTRCNVST6_F2_SHIFT                                            0
#define FTRCNVST6_F2_MASK                                    0x00003fff
#define FTRCNVST6_F2_RD(src)                     (((src) & 0x00003fff))
#define FTRCNVST6_F2_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst1_7	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST7_F2_WIDTH                                           14
#define FTRCNVST7_F2_SHIFT                                            0
#define FTRCNVST7_F2_MASK                                    0x00003fff
#define FTRCNVST7_F2_RD(src)                     (((src) & 0x00003fff))
#define FTRCNVST7_F2_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst1_8	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST8_F2_WIDTH                                           14
#define FTRCNVST8_F2_SHIFT                                            0
#define FTRCNVST8_F2_MASK                                    0x00003fff
#define FTRCNVST8_F2_RD(src)                     (((src) & 0x00003fff))
#define FTRCNVST8_F2_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst1_9	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST9_F2_WIDTH                                           14
#define FTRCNVST9_F2_SHIFT                                            0
#define FTRCNVST9_F2_MASK                                    0x00003fff
#define FTRCNVST9_F2_RD(src)                     (((src) & 0x00003fff))
#define FTRCNVST9_F2_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst1_10	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST0_F5_WIDTH                                           14
#define FTRCNVST0_F5_SHIFT                                            0
#define FTRCNVST0_F5_MASK                                    0x00003fff
#define FTRCNVST0_F5_RD(src)                     (((src) & 0x00003fff))
#define FTRCNVST0_F5_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst1_11	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST1_F5_WIDTH                                           14
#define FTRCNVST1_F5_SHIFT                                            0
#define FTRCNVST1_F5_MASK                                    0x00003fff
#define FTRCNVST1_F5_RD(src)                     (((src) & 0x00003fff))
#define FTRCNVST1_F5_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst1_12	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST2_F5_WIDTH                                           14
#define FTRCNVST2_F5_SHIFT                                            0
#define FTRCNVST2_F5_MASK                                    0x00003fff
#define FTRCNVST2_F5_RD(src)                     (((src) & 0x00003fff))
#define FTRCNVST2_F5_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst1_13	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST3_F5_WIDTH                                           14
#define FTRCNVST3_F5_SHIFT                                            0
#define FTRCNVST3_F5_MASK                                    0x00003fff
#define FTRCNVST3_F5_RD(src)                     (((src) & 0x00003fff))
#define FTRCNVST3_F5_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst1_14	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST4_F5_WIDTH                                           14
#define FTRCNVST4_F5_SHIFT                                            0
#define FTRCNVST4_F5_MASK                                    0x00003fff
#define FTRCNVST4_F5_RD(src)                     (((src) & 0x00003fff))
#define FTRCNVST4_F5_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst1_15	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST5_F5_WIDTH                                           14
#define FTRCNVST5_F5_SHIFT                                            0
#define FTRCNVST5_F5_MASK                                    0x00003fff
#define FTRCNVST5_F5_RD(src)                     (((src) & 0x00003fff))
#define FTRCNVST5_F5_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmon1_0	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON0_F4_WIDTH                                         14
#define TRCNVSTMON0_F4_SHIFT                                          0
#define TRCNVSTMON0_F4_MASK                                  0x00003fff
#define TRCNVSTMON0_F4_RD(src)                   (((src) & 0x00003fff))
#define TRCNVSTMON0_F4_WR(src)              (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON0_F4_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt1_0	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT0_F4_WIDTH                                      32
#define TRCNVSTMONCNT0_F4_SHIFT                                       0
#define TRCNVSTMONCNT0_F4_MASK                               0xffffffff
#define TRCNVSTMONCNT0_F4_RD(src)                (((src) & 0xffffffff))
#define TRCNVSTMONCNT0_F4_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon1_1	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON1_F4_WIDTH                                         14
#define TRCNVSTMON1_F4_SHIFT                                          0
#define TRCNVSTMON1_F4_MASK                                  0x00003fff
#define TRCNVSTMON1_F4_RD(src)                   (((src) & 0x00003fff))
#define TRCNVSTMON1_F4_WR(src)              (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON1_F4_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt1_1	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT1_F4_WIDTH                                      32
#define TRCNVSTMONCNT1_F4_SHIFT                                       0
#define TRCNVSTMONCNT1_F4_MASK                               0xffffffff
#define TRCNVSTMONCNT1_F4_RD(src)                (((src) & 0xffffffff))
#define TRCNVSTMONCNT1_F4_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon1_2	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON2_F4_WIDTH                                         14
#define TRCNVSTMON2_F4_SHIFT                                          0
#define TRCNVSTMON2_F4_MASK                                  0x00003fff
#define TRCNVSTMON2_F4_RD(src)                   (((src) & 0x00003fff))
#define TRCNVSTMON2_F4_WR(src)              (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON2_F4_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt1_2	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT2_F4_WIDTH                                      32
#define TRCNVSTMONCNT2_F4_SHIFT                                       0
#define TRCNVSTMONCNT2_F4_MASK                               0xffffffff
#define TRCNVSTMONCNT2_F4_RD(src)                (((src) & 0xffffffff))
#define TRCNVSTMONCNT2_F4_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon1_3	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON3_F4_WIDTH                                         14
#define TRCNVSTMON3_F4_SHIFT                                          0
#define TRCNVSTMON3_F4_MASK                                  0x00003fff
#define TRCNVSTMON3_F4_RD(src)                   (((src) & 0x00003fff))
#define TRCNVSTMON3_F4_WR(src)              (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON3_F4_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt1_3	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT3_F4_WIDTH                                      32
#define TRCNVSTMONCNT3_F4_SHIFT                                       0
#define TRCNVSTMONCNT3_F4_MASK                               0xffffffff
#define TRCNVSTMONCNT3_F4_RD(src)                (((src) & 0xffffffff))
#define TRCNVSTMONCNT3_F4_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon1_4	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON4_F4_WIDTH                                         14
#define TRCNVSTMON4_F4_SHIFT                                          0
#define TRCNVSTMON4_F4_MASK                                  0x00003fff
#define TRCNVSTMON4_F4_RD(src)                   (((src) & 0x00003fff))
#define TRCNVSTMON4_F4_WR(src)              (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON4_F4_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt1_4	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT4_F4_WIDTH                                      32
#define TRCNVSTMONCNT4_F4_SHIFT                                       0
#define TRCNVSTMONCNT4_F4_MASK                               0xffffffff
#define TRCNVSTMONCNT4_F4_RD(src)                (((src) & 0xffffffff))
#define TRCNVSTMONCNT4_F4_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon1_5	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON5_F4_WIDTH                                         14
#define TRCNVSTMON5_F4_SHIFT                                          0
#define TRCNVSTMON5_F4_MASK                                  0x00003fff
#define TRCNVSTMON5_F4_RD(src)                   (((src) & 0x00003fff))
#define TRCNVSTMON5_F4_WR(src)              (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON5_F4_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt1_5	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT5_F4_WIDTH                                      32
#define TRCNVSTMONCNT5_F4_SHIFT                                       0
#define TRCNVSTMONCNT5_F4_MASK                               0xffffffff
#define TRCNVSTMONCNT5_F4_RD(src)                (((src) & 0xffffffff))
#define TRCNVSTMONCNT5_F4_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon1_6	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON6_F2_WIDTH                                         14
#define TRCNVSTMON6_F2_SHIFT                                          0
#define TRCNVSTMON6_F2_MASK                                  0x00003fff
#define TRCNVSTMON6_F2_RD(src)                   (((src) & 0x00003fff))
#define TRCNVSTMON6_F2_WR(src)              (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON6_F2_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt1_6	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT6_F2_WIDTH                                      32
#define TRCNVSTMONCNT6_F2_SHIFT                                       0
#define TRCNVSTMONCNT6_F2_MASK                               0xffffffff
#define TRCNVSTMONCNT6_F2_RD(src)                (((src) & 0xffffffff))
#define TRCNVSTMONCNT6_F2_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon1_7	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON7_F2_WIDTH                                         14
#define TRCNVSTMON7_F2_SHIFT                                          0
#define TRCNVSTMON7_F2_MASK                                  0x00003fff
#define TRCNVSTMON7_F2_RD(src)                   (((src) & 0x00003fff))
#define TRCNVSTMON7_F2_WR(src)              (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON7_F2_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt1_7	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT7_F2_WIDTH                                      32
#define TRCNVSTMONCNT7_F2_SHIFT                                       0
#define TRCNVSTMONCNT7_F2_MASK                               0xffffffff
#define TRCNVSTMONCNT7_F2_RD(src)                (((src) & 0xffffffff))
#define TRCNVSTMONCNT7_F2_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon1_8	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON8_F2_WIDTH                                         14
#define TRCNVSTMON8_F2_SHIFT                                          0
#define TRCNVSTMON8_F2_MASK                                  0x00003fff
#define TRCNVSTMON8_F2_RD(src)                   (((src) & 0x00003fff))
#define TRCNVSTMON8_F2_WR(src)              (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON8_F2_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt1_8	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT8_F2_WIDTH                                      32
#define TRCNVSTMONCNT8_F2_SHIFT                                       0
#define TRCNVSTMONCNT8_F2_MASK                               0xffffffff
#define TRCNVSTMONCNT8_F2_RD(src)                (((src) & 0xffffffff))
#define TRCNVSTMONCNT8_F2_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon1_9	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON9_F2_WIDTH                                         14
#define TRCNVSTMON9_F2_SHIFT                                          0
#define TRCNVSTMON9_F2_MASK                                  0x00003fff
#define TRCNVSTMON9_F2_RD(src)                   (((src) & 0x00003fff))
#define TRCNVSTMON9_F2_WR(src)              (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON9_F2_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt1_9	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT9_F2_WIDTH                                      32
#define TRCNVSTMONCNT9_F2_SHIFT                                       0
#define TRCNVSTMONCNT9_F2_MASK                               0xffffffff
#define TRCNVSTMONCNT9_F2_RD(src)                (((src) & 0xffffffff))
#define TRCNVSTMONCNT9_F2_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon1_10	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON0_F5_WIDTH                                         14
#define TRCNVSTMON0_F5_SHIFT                                          0
#define TRCNVSTMON0_F5_MASK                                  0x00003fff
#define TRCNVSTMON0_F5_RD(src)                   (((src) & 0x00003fff))
#define TRCNVSTMON0_F5_WR(src)              (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON0_F5_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt1_10	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT0_F5_WIDTH                                      32
#define TRCNVSTMONCNT0_F5_SHIFT                                       0
#define TRCNVSTMONCNT0_F5_MASK                               0xffffffff
#define TRCNVSTMONCNT0_F5_RD(src)                (((src) & 0xffffffff))
#define TRCNVSTMONCNT0_F5_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon1_11	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON1_F5_WIDTH                                         14
#define TRCNVSTMON1_F5_SHIFT                                          0
#define TRCNVSTMON1_F5_MASK                                  0x00003fff
#define TRCNVSTMON1_F5_RD(src)                   (((src) & 0x00003fff))
#define TRCNVSTMON1_F5_WR(src)              (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON1_F5_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt1_11	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT1_F5_WIDTH                                      32
#define TRCNVSTMONCNT1_F5_SHIFT                                       0
#define TRCNVSTMONCNT1_F5_MASK                               0xffffffff
#define TRCNVSTMONCNT1_F5_RD(src)                (((src) & 0xffffffff))
#define TRCNVSTMONCNT1_F5_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon1_12	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON2_F5_WIDTH                                         14
#define TRCNVSTMON2_F5_SHIFT                                          0
#define TRCNVSTMON2_F5_MASK                                  0x00003fff
#define TRCNVSTMON2_F5_RD(src)                   (((src) & 0x00003fff))
#define TRCNVSTMON2_F5_WR(src)              (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON2_F5_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt1_12	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT2_F5_WIDTH                                      32
#define TRCNVSTMONCNT2_F5_SHIFT                                       0
#define TRCNVSTMONCNT2_F5_MASK                               0xffffffff
#define TRCNVSTMONCNT2_F5_RD(src)                (((src) & 0xffffffff))
#define TRCNVSTMONCNT2_F5_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon1_13	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON3_F5_WIDTH                                         14
#define TRCNVSTMON3_F5_SHIFT                                          0
#define TRCNVSTMON3_F5_MASK                                  0x00003fff
#define TRCNVSTMON3_F5_RD(src)                   (((src) & 0x00003fff))
#define TRCNVSTMON3_F5_WR(src)              (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON3_F5_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt1_13	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT3_F5_WIDTH                                      32
#define TRCNVSTMONCNT3_F5_SHIFT                                       0
#define TRCNVSTMONCNT3_F5_MASK                               0xffffffff
#define TRCNVSTMONCNT3_F5_RD(src)                (((src) & 0xffffffff))
#define TRCNVSTMONCNT3_F5_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon1_14	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON4_F5_WIDTH                                         14
#define TRCNVSTMON4_F5_SHIFT                                          0
#define TRCNVSTMON4_F5_MASK                                  0x00003fff
#define TRCNVSTMON4_F5_RD(src)                   (((src) & 0x00003fff))
#define TRCNVSTMON4_F5_WR(src)              (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON4_F5_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt1_14	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT4_F5_WIDTH                                      32
#define TRCNVSTMONCNT4_F5_SHIFT                                       0
#define TRCNVSTMONCNT4_F5_MASK                               0xffffffff
#define TRCNVSTMONCNT4_F5_RD(src)                (((src) & 0xffffffff))
#define TRCNVSTMONCNT4_F5_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon1_15	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON5_F5_WIDTH                                         14
#define TRCNVSTMON5_F5_SHIFT                                          0
#define TRCNVSTMON5_F5_MASK                                  0x00003fff
#define TRCNVSTMON5_F5_RD(src)                   (((src) & 0x00003fff))
#define TRCNVSTMON5_F5_WR(src)              (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON5_F5_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt1_15	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT5_F5_WIDTH                                      32
#define TRCNVSTMONCNT5_F5_SHIFT                                       0
#define TRCNVSTMONCNT5_F5_MASK                               0xffffffff
#define TRCNVSTMONCNT5_F5_RD(src)                (((src) & 0xffffffff))
#define TRCNVSTMONCNT5_F5_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register hash_diag_ctl1	*/ 
/*	 Fields Hash_Result_Diagnostic_Enable	 */
#define HASH_RESULT_DIAGNOSTIC_ENABLE1_WIDTH                          1
#define HASH_RESULT_DIAGNOSTIC_ENABLE1_SHIFT                          0
#define HASH_RESULT_DIAGNOSTIC_ENABLE1_MASK                  0x00000001
#define HASH_RESULT_DIAGNOSTIC_ENABLE1_RD(src)   (((src) & 0x00000001))
#define HASH_RESULT_DIAGNOSTIC_ENABLE1_WR(src) \
                                                    (((u32)(src)) & 0x00000001)
#define HASH_RESULT_DIAGNOSTIC_ENABLE1_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register hash_seed_default1	*/ 
/*	 Fields Hash_Seed_Default	 */
#define HASH_SEED_DEFAULT1_WIDTH                                     32
#define HASH_SEED_DEFAULT1_SHIFT                                      0
#define HASH_SEED_DEFAULT1_MASK                              0xffffffff
#define HASH_SEED_DEFAULT1_RD(src)               (((src) & 0xffffffff))
#define HASH_SEED_DEFAULT1_WR(src)          (((u32)(src)) & 0xffffffff)
#define HASH_SEED_DEFAULT1_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register hash_result_diag1	*/ 
/*	 Fields Hash_Result_Diagnostic	 */
#define HASH_RESULT_DIAGNOSTIC1_WIDTH                                32
#define HASH_RESULT_DIAGNOSTIC1_SHIFT                                 0
#define HASH_RESULT_DIAGNOSTIC1_MASK                         0xffffffff
#define HASH_RESULT_DIAGNOSTIC1_RD(src)          (((src) & 0xffffffff))
#define HASH_RESULT_DIAGNOSTIC1_WR(src)     (((u32)(src)) & 0xffffffff)
#define HASH_RESULT_DIAGNOSTIC1_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*    Address CLE_2INLINE_CSR1  Registers */

/*	Global Base Address	*/
#define CLE_3INLINE_CSR3_BASE_ADDR			0x01f726000ULL
#define CLE_3INLINE_CSR2_BASE_ADDR			0x01f716000ULL
#define CLE_3INLINE_CSR1_BASE_ADDR			0x01f626000ULL
#define CLE_3INLINE_CSR0_BASE_ADDR			0x01f616000ULL

/*    Address CLE_3INLINE_CSR0  Registers */
#define CLE_BID_ADDR                                         0x00000000
#define CLE_BID_DEFAULT                                      0x000005c0
#define INDADDR_ADDR                                         0x00000004
#define INDADDR_DEFAULT                                      0x00000000
#define INDCMD_ADDR                                          0x00000008
#define INDCMD_DEFAULT                                       0x00000000
#define INDCMD_STATUS_ADDR                                   0x0000000c
#define INDCMD_STATUS_DEFAULT                                0x00000000
#define DATA_RAM0_ADDR                                       0x00000010
#define DATA_RAM0_DEFAULT                                    0x00000000
#define DATA_RAM1_ADDR                                       0x00000014
#define DATA_RAM1_DEFAULT                                    0x00000000
#define DATA_RAM2_ADDR                                       0x00000018
#define DATA_RAM2_DEFAULT                                    0x00000000
#define DATA_RAM3_ADDR                                       0x0000001c
#define DATA_RAM3_DEFAULT                                    0x00000000
#define DATA_RAM4_ADDR                                       0x00000020
#define DATA_RAM4_DEFAULT                                    0x00000000
#define DATA_RAM5_ADDR                                       0x00000024
#define DATA_RAM5_DEFAULT                                    0x00000000
#define DATA_RAM6_ADDR                                       0x00000028
#define DATA_RAM6_DEFAULT                                    0x00000000
#define DATA_RAM7_ADDR                                       0x0000002c
#define DATA_RAM7_DEFAULT                                    0x00000000
#define DATA_RAM8_ADDR                                       0x00000030
#define DATA_RAM8_DEFAULT                                    0x00000000
#define DATA_RAM9_ADDR                                       0x00000034
#define DATA_RAM9_DEFAULT                                    0x00000000
#define DATA_RAM10_ADDR                                      0x00000038
#define DATA_RAM10_DEFAULT                                   0x00000000
#define DATA_RAM11_ADDR                                      0x0000003c
#define DATA_RAM11_DEFAULT                                   0x00000000
#define DATA_RAM12_ADDR                                      0x00000040
#define DATA_RAM12_DEFAULT                                   0x00000000
#define DATA_RAM13_ADDR                                      0x00000044
#define DATA_RAM13_DEFAULT                                   0x00000000
#define DATA_RAM14_ADDR                                      0x00000048
#define DATA_RAM14_DEFAULT                                   0x00000000
#define DATA_RAM15_ADDR                                      0x0000004c
#define DATA_RAM15_DEFAULT                                   0x00000000
#define DATA_RAM16_ADDR                                      0x00000050
#define DATA_RAM16_DEFAULT                                   0x00000000
#define AVL_CONFIG_ADDR                                      0x00000060
#define AVL_CONFIG_DEFAULT                                   0x03ffd7fc
#define AVL_STATUS_ADDR                                      0x00000064
#define AVL_STATUS_DEFAULT                                   0x00000000
#define CLE_INTERRUPT_ADDR                                   0x00000080
#define CLE_INTERRUPT_DEFAULT                                0x00000000
#define CLE_INTERRUPTMASK_ADDR                               0x00000084
#define AVL_SEARCH_INT_ADDR                                  0x00000088
#define AVL_SEARCH_INT_DEFAULT                               0x00000000
#define AVL_SEARCH_INTMASK_ADDR                              0x0000008c
#define SW_INT_ADDR                                          0x00000090
#define SW_INT_DEFAULT                                       0x00000000
#define PT_RAM0_CTRL_ADDR                                    0x000000a0
#define PT_RAM0_CTRL_DEFAULT                                 0x00000000
#define PT_RAM1_CTRL_ADDR                                    0x000000a4
#define PT_RAM1_CTRL_DEFAULT                                 0x00000000
#define PT_RAM2_CTRL_ADDR                                    0x000000a8
#define PT_RAM2_CTRL_DEFAULT                                 0x00000000
#define PT_RAM3_CTRL_ADDR                                    0x000000ac
#define PT_RAM3_CTRL_DEFAULT                                 0x00000000
#define AVL_RAM0_CTRL_ADDR                                   0x000000b0
#define AVL_RAM0_CTRL_DEFAULT                                0x00000000
#define AVL_RAM1_CTRL_ADDR                                   0x000000b4
#define AVL_RAM1_CTRL_DEFAULT                                0x00000000
#define AVL_RAM2_CTRL_ADDR                                   0x000000b8
#define AVL_RAM2_CTRL_DEFAULT                                0x00000000
#define AVL_RAM3_CTRL_ADDR                                   0x000000bc
#define AVL_RAM3_CTRL_DEFAULT                                0x00000000
#define DB_RAM_CTRL_ADDR                                     0x000000c0
#define DB_RAM_CTRL_DEFAULT                                  0x00000000
#define DS_CTL_ADDR                                          0x000000dc
#define DS_CTL_DEFAULT                                       0x00040a0b
#define PTRAM_ERR_DIAGNOSTIC_ADDR                            0x000000e0
#define PTRAM_ERR_DIAGNOSTIC_DEFAULT                         0x00000000
#define AVLRAM_ERR_DIAGNOSTIC_ADDR                           0x000000e4
#define AVLRAM_ERR_DIAGNOSTIC_DEFAULT                        0x00000000
#define DBRAM_ERR_DIAGNOSTIC_ADDR                            0x000000e8
#define DBRAM_ERR_DIAGNOSTIC_DEFAULT                         0x00000000
#define SNPTR0_ADDR                                          0x00000100
#define SNPTR0_DEFAULT                                       0x00000000
#define SPPTR0_ADDR                                          0x00000104
#define SPPTR0_DEFAULT                                       0x00000000
#define DFCLSRESDBPTR0_ADDR                                  0x00000108
#define DFCLSRESDBPTR0_DEFAULT                               0x00001c00
#define DFCLSRESDB0_0_ADDR                                   0x0000010c
#define DFCLSRESDB0_0_DEFAULT                                0x00000000
#define DFCLSRESDB0_1_ADDR                                   0x00000110
#define DFCLSRESDB0_1_DEFAULT                                0x00000000
#define DFCLSRESDB0_2_ADDR                                   0x00000114
#define DFCLSRESDB0_2_DEFAULT                                0x00000000
#define DFCLSRESDB0_3_ADDR                                   0x00000118
#define DFCLSRESDB0_3_DEFAULT                                0x00000000
#define DFCLSRESDB0_4_ADDR                                   0x0000011c
#define DFCLSRESDB0_4_DEFAULT                                0x00000000
#define DFCLSRESDB0_5_ADDR                                   0x00000120
#define DFCLSRESDB0_5_DEFAULT                                0x00000000
#define PARSER_CTL0_ADDR                                     0x00000130
#define PARSER_CTL0_DEFAULT                                  0x00000000
#define TMAXHOP0_ADDR                                        0x00000134
#define TMAXHOP0_DEFAULT                                     0x00000040
#define PORTNUM0_ADDR                                        0x00000138
#define PORTNUM0_DEFAULT                                     0x00000000
#define RSS_CTRL0_ADDR                                       0x0000013c
#define RSS_CTRL0_DEFAULT                                    0x00000000
#define PARSER_STATUS0_ADDR                                  0x00000170
#define PARSER_STATUS0_DEFAULT                               0x00000000
#define PARSER_STATUS0MASK_ADDR                              0x00000174
#define SNPTR_CHANGE_STATUS0_ADDR                            0x00000178
#define SNPTR_CHANGE_STATUS0_DEFAULT                         0x00000000
#define DCPLR0_FIFO_EMPTY_STS_ADDR                           0x0000017c
#define DCPLR0_FIFO_EMPTY_STS_DEFAULT                        0x0000000f
#define ITABLE0_ERR_DIAGNOSTIC_ADDR                          0x0000018c
#define ITABLE0_ERR_DIAGNOSTIC_DEFAULT                       0x00000000
#define PKTRAM0_ERR_DIAGNOSTIC_ADDR                          0x00000190
#define PKTRAM0_ERR_DIAGNOSTIC_DEFAULT                       0x00000000
#define ITABLE0_CTRL_ADDR                                    0x00000194
#define ITABLE0_CTRL_DEFAULT                                 0x00000000
#define LSTNVST0_ADDR                                        0x000001a0
#define LSTNVST0_DEFAULT                                     0x00000000
#define LSTTRCNVST0_0_ADDR                                   0x000001a4
#define LSTTRCNVST0_0_DEFAULT                                0x00000000
#define LSTTRCNVST0_1_ADDR                                   0x000001a8
#define LSTTRCNVST0_1_DEFAULT                                0x00000000
#define LSTTRCNVST0_2_ADDR                                   0x000001ac
#define LSTTRCNVST0_2_DEFAULT                                0x00000000
#define LSTTRCNVST0_3_ADDR                                   0x000001b0
#define LSTTRCNVST0_3_DEFAULT                                0x00000000
#define LSTTRCNVST0_4_ADDR                                   0x000001b4
#define LSTTRCNVST0_4_DEFAULT                                0x00000000
#define LSTTRCNVST0_5_ADDR                                   0x000001b8
#define LSTTRCNVST0_5_DEFAULT                                0x00000000
#define LSTTRCNVST0_6_ADDR                                   0x000001bc
#define LSTTRCNVST0_6_DEFAULT                                0x00000000
#define LSTTRCNVST0_7_ADDR                                   0x000001c0
#define LSTTRCNVST0_7_DEFAULT                                0x00000000
#define LSTTRCNVST0_8_ADDR                                   0x000001c4
#define LSTTRCNVST0_8_DEFAULT                                0x00000000
#define LSTTRCNVST0_9_ADDR                                   0x000001c8
#define LSTTRCNVST0_9_DEFAULT                                0x00000000
#define LSTTRCNVST0_10_ADDR                                  0x000001cc
#define LSTTRCNVST0_10_DEFAULT                               0x00000000
#define LSTTRCNVST0_11_ADDR                                  0x000001d0
#define LSTTRCNVST0_11_DEFAULT                               0x00000000
#define LSTTRCNVST0_12_ADDR                                  0x000001d4
#define LSTTRCNVST0_12_DEFAULT                               0x00000000
#define LSTTRCNVST0_13_ADDR                                  0x000001d8
#define LSTTRCNVST0_13_DEFAULT                               0x00000000
#define LSTTRCNVST0_14_ADDR                                  0x000001dc
#define LSTTRCNVST0_14_DEFAULT                               0x00000000
#define LSTTRCNVST0_15_ADDR                                  0x000001e0
#define LSTTRCNVST0_15_DEFAULT                               0x00000000
#define FTRCNVSTSTR0_0_ADDR                                  0x000001f0
#define FTRCNVSTSTR0_0_DEFAULT                               0x00000008
#define FTRCNVST0_0_ADDR                                     0x000001f4
#define FTRCNVST0_0_DEFAULT                                  0x00000000
#define FTRCNVST0_1_ADDR                                     0x000001f8
#define FTRCNVST0_1_DEFAULT                                  0x00000000
#define FTRCNVST0_2_ADDR                                     0x000001fc
#define FTRCNVST0_2_DEFAULT                                  0x00000000
#define FTRCNVST0_3_ADDR                                     0x00000200
#define FTRCNVST0_3_DEFAULT                                  0x00000000
#define FTRCNVST0_4_ADDR                                     0x00000204
#define FTRCNVST0_4_DEFAULT                                  0x00000000
#define FTRCNVST0_5_ADDR                                     0x00000208
#define FTRCNVST0_5_DEFAULT                                  0x00000000
#define FTRCNVST0_6_ADDR                                     0x0000020c
#define FTRCNVST0_6_DEFAULT                                  0x00000000
#define FTRCNVST0_7_ADDR                                     0x00000210
#define FTRCNVST0_7_DEFAULT                                  0x00000000
#define FTRCNVST0_8_ADDR                                     0x00000214
#define FTRCNVST0_8_DEFAULT                                  0x00000000
#define FTRCNVST0_9_ADDR                                     0x00000218
#define FTRCNVST0_9_DEFAULT                                  0x00000000
#define FTRCNVST0_10_ADDR                                    0x0000021c
#define FTRCNVST0_10_DEFAULT                                 0x00000000
#define FTRCNVST0_11_ADDR                                    0x00000220
#define FTRCNVST0_11_DEFAULT                                 0x00000000
#define FTRCNVST0_12_ADDR                                    0x00000224
#define FTRCNVST0_12_DEFAULT                                 0x00000000
#define FTRCNVST0_13_ADDR                                    0x00000228
#define FTRCNVST0_13_DEFAULT                                 0x00000000
#define FTRCNVST0_14_ADDR                                    0x0000022c
#define FTRCNVST0_14_DEFAULT                                 0x00000000
#define FTRCNVST0_15_ADDR                                    0x00000230
#define FTRCNVST0_15_DEFAULT                                 0x00000000
#define TRCNVSTMON0_0_ADDR                                   0x00000240
#define TRCNVSTMON0_0_DEFAULT                                0x00000000
#define TRCNVSTMONCNT0_0_ADDR                                0x00000244
#define TRCNVSTMONCNT0_0_DEFAULT                             0x00000000
#define TRCNVSTMON0_1_ADDR                                   0x00000248
#define TRCNVSTMON0_1_DEFAULT                                0x00000000
#define TRCNVSTMONCNT0_1_ADDR                                0x0000024c
#define TRCNVSTMONCNT0_1_DEFAULT                             0x00000000
#define TRCNVSTMON0_2_ADDR                                   0x00000250
#define TRCNVSTMON0_2_DEFAULT                                0x00000000
#define TRCNVSTMONCNT0_2_ADDR                                0x00000254
#define TRCNVSTMONCNT0_2_DEFAULT                             0x00000000
#define TRCNVSTMON0_3_ADDR                                   0x00000258
#define TRCNVSTMON0_3_DEFAULT                                0x00000000
#define TRCNVSTMONCNT0_3_ADDR                                0x0000025c
#define TRCNVSTMONCNT0_3_DEFAULT                             0x00000000
#define TRCNVSTMON0_4_ADDR                                   0x00000260
#define TRCNVSTMON0_4_DEFAULT                                0x00000000
#define TRCNVSTMONCNT0_4_ADDR                                0x00000264
#define TRCNVSTMONCNT0_4_DEFAULT                             0x00000000
#define TRCNVSTMON0_5_ADDR                                   0x00000268
#define TRCNVSTMON0_5_DEFAULT                                0x00000000
#define TRCNVSTMONCNT0_5_ADDR                                0x0000026c
#define TRCNVSTMONCNT0_5_DEFAULT                             0x00000000
#define TRCNVSTMON0_6_ADDR                                   0x00000270
#define TRCNVSTMON0_6_DEFAULT                                0x00000000
#define TRCNVSTMONCNT0_6_ADDR                                0x00000274
#define TRCNVSTMONCNT0_6_DEFAULT                             0x00000000
#define TRCNVSTMON0_7_ADDR                                   0x00000278
#define TRCNVSTMON0_7_DEFAULT                                0x00000000
#define TRCNVSTMONCNT0_7_ADDR                                0x0000027c
#define TRCNVSTMONCNT0_7_DEFAULT                             0x00000000
#define TRCNVSTMON0_8_ADDR                                   0x00000280
#define TRCNVSTMON0_8_DEFAULT                                0x00000000
#define TRCNVSTMONCNT0_8_ADDR                                0x00000284
#define TRCNVSTMONCNT0_8_DEFAULT                             0x00000000
#define TRCNVSTMON0_9_ADDR                                   0x00000288
#define TRCNVSTMON0_9_DEFAULT                                0x00000000
#define TRCNVSTMONCNT0_9_ADDR                                0x0000028c
#define TRCNVSTMONCNT0_9_DEFAULT                             0x00000000
#define TRCNVSTMON0_10_ADDR                                  0x00000290
#define TRCNVSTMON0_10_DEFAULT                               0x00000000
#define TRCNVSTMONCNT0_10_ADDR                               0x00000294
#define TRCNVSTMONCNT0_10_DEFAULT                            0x00000000
#define TRCNVSTMON0_11_ADDR                                  0x00000298
#define TRCNVSTMON0_11_DEFAULT                               0x00000000
#define TRCNVSTMONCNT0_11_ADDR                               0x0000029c
#define TRCNVSTMONCNT0_11_DEFAULT                            0x00000000
#define TRCNVSTMON0_12_ADDR                                  0x000002a0
#define TRCNVSTMON0_12_DEFAULT                               0x00000000
#define TRCNVSTMONCNT0_12_ADDR                               0x000002a4
#define TRCNVSTMONCNT0_12_DEFAULT                            0x00000000
#define TRCNVSTMON0_13_ADDR                                  0x000002a8
#define TRCNVSTMON0_13_DEFAULT                               0x00000000
#define TRCNVSTMONCNT0_13_ADDR                               0x000002ac
#define TRCNVSTMONCNT0_13_DEFAULT                            0x00000000
#define TRCNVSTMON0_14_ADDR                                  0x000002b0
#define TRCNVSTMON0_14_DEFAULT                               0x00000000
#define TRCNVSTMONCNT0_14_ADDR                               0x000002b4
#define TRCNVSTMONCNT0_14_DEFAULT                            0x00000000
#define TRCNVSTMON0_15_ADDR                                  0x000002b8
#define TRCNVSTMON0_15_DEFAULT                               0x00000000
#define TRCNVSTMONCNT0_15_ADDR                               0x000002bc
#define TRCNVSTMONCNT0_15_DEFAULT                            0x00000000
#define HASH_DIAG_CTL0_ADDR                                  0x000002c0
#define HASH_DIAG_CTL0_DEFAULT                               0x00000000
#define HASH_SEED_DEFAULT0_ADDR                              0x000002c4
#define HASH_SEED_DEFAULT0_DEFAULT                           0x00000000
#define HASH_RESULT_DIAG0_ADDR                               0x000002c8
#define HASH_RESULT_DIAG0_DEFAULT                            0x00000000
#define SNPTR1_ADDR                                          0x00000300
#define SNPTR1_DEFAULT                                       0x00000000
#define SPPTR1_ADDR                                          0x00000304
#define SPPTR1_DEFAULT                                       0x00000000
#define DFCLSRESDBPTR1_ADDR                                  0x00000308
#define DFCLSRESDBPTR1_DEFAULT                               0x00001c00
#define DFCLSRESDB1_0_ADDR                                   0x0000030c
#define DFCLSRESDB1_0_DEFAULT                                0x00000000
#define DFCLSRESDB1_1_ADDR                                   0x00000310
#define DFCLSRESDB1_1_DEFAULT                                0x00000000
#define DFCLSRESDB1_2_ADDR                                   0x00000314
#define DFCLSRESDB1_2_DEFAULT                                0x00000000
#define DFCLSRESDB1_3_ADDR                                   0x00000318
#define DFCLSRESDB1_3_DEFAULT                                0x00000000
#define DFCLSRESDB1_4_ADDR                                   0x0000031c
#define DFCLSRESDB1_4_DEFAULT                                0x00000000
#define DFCLSRESDB1_5_ADDR                                   0x00000320
#define DFCLSRESDB1_5_DEFAULT                                0x00000000
#define PARSER_CTL1_ADDR                                     0x00000330
#define PARSER_CTL1_DEFAULT                                  0x00000000
#define TMAXHOP1_ADDR                                        0x00000334
#define TMAXHOP1_DEFAULT                                     0x00000040
#define PORTNUM1_ADDR                                        0x00000338
#define PORTNUM1_DEFAULT                                     0x00000001
#define RSS_CTRL1_ADDR                                       0x0000033c
#define RSS_CTRL1_DEFAULT                                    0x00000000
#define PARSER_STATUS1_ADDR                                  0x00000370
#define PARSER_STATUS1_DEFAULT                               0x00000000
#define PARSER_STATUS1MASK_ADDR                              0x00000374
#define SNPTR_CHANGE_STATUS1_ADDR                            0x00000378
#define SNPTR_CHANGE_STATUS1_DEFAULT                         0x00000000
#define DCPLR1_FIFO_EMPTY_STS_ADDR                           0x0000037c
#define DCPLR1_FIFO_EMPTY_STS_DEFAULT                        0x0000000f
#define ITABLE1_ERR_DIAGNOSTIC_ADDR                          0x0000038c
#define ITABLE1_ERR_DIAGNOSTIC_DEFAULT                       0x00000000
#define PKTRAM1_ERR_DIAGNOSTIC_ADDR                          0x00000390
#define PKTRAM1_ERR_DIAGNOSTIC_DEFAULT                       0x00000000
#define ITABLE1_CTRL_ADDR                                    0x00000394
#define ITABLE1_CTRL_DEFAULT                                 0x00000000
#define LSTNVST1_ADDR                                        0x000003a0
#define LSTNVST1_DEFAULT                                     0x00000000
#define LSTTRCNVST1_0_ADDR                                   0x000003a4
#define LSTTRCNVST1_0_DEFAULT                                0x00000000
#define LSTTRCNVST1_1_ADDR                                   0x000003a8
#define LSTTRCNVST1_1_DEFAULT                                0x00000000
#define LSTTRCNVST1_2_ADDR                                   0x000003ac
#define LSTTRCNVST1_2_DEFAULT                                0x00000000
#define LSTTRCNVST1_3_ADDR                                   0x000003b0
#define LSTTRCNVST1_3_DEFAULT                                0x00000000
#define LSTTRCNVST1_4_ADDR                                   0x000003b4
#define LSTTRCNVST1_4_DEFAULT                                0x00000000
#define LSTTRCNVST1_5_ADDR                                   0x000003b8
#define LSTTRCNVST1_5_DEFAULT                                0x00000000
#define LSTTRCNVST1_6_ADDR                                   0x000003bc
#define LSTTRCNVST1_6_DEFAULT                                0x00000000
#define LSTTRCNVST1_7_ADDR                                   0x000003c0
#define LSTTRCNVST1_7_DEFAULT                                0x00000000
#define LSTTRCNVST1_8_ADDR                                   0x000003c4
#define LSTTRCNVST1_8_DEFAULT                                0x00000000
#define LSTTRCNVST1_9_ADDR                                   0x000003c8
#define LSTTRCNVST1_9_DEFAULT                                0x00000000
#define LSTTRCNVST1_10_ADDR                                  0x000003cc
#define LSTTRCNVST1_10_DEFAULT                               0x00000000
#define LSTTRCNVST1_11_ADDR                                  0x000003d0
#define LSTTRCNVST1_11_DEFAULT                               0x00000000
#define LSTTRCNVST1_12_ADDR                                  0x000003d4
#define LSTTRCNVST1_12_DEFAULT                               0x00000000
#define LSTTRCNVST1_13_ADDR                                  0x000003d8
#define LSTTRCNVST1_13_DEFAULT                               0x00000000
#define LSTTRCNVST1_14_ADDR                                  0x000003dc
#define LSTTRCNVST1_14_DEFAULT                               0x00000000
#define LSTTRCNVST1_15_ADDR                                  0x000003e0
#define LSTTRCNVST1_15_DEFAULT                               0x00000000
#define FTRCNVSTSTR1_0_ADDR                                  0x000003f0
#define FTRCNVSTSTR1_0_DEFAULT                               0x00000008
#define FTRCNVST1_0_ADDR                                     0x000003f4
#define FTRCNVST1_0_DEFAULT                                  0x00000000
#define FTRCNVST1_1_ADDR                                     0x000003f8
#define FTRCNVST1_1_DEFAULT                                  0x00000000
#define FTRCNVST1_2_ADDR                                     0x000003fc
#define FTRCNVST1_2_DEFAULT                                  0x00000000
#define FTRCNVST1_3_ADDR                                     0x00000400
#define FTRCNVST1_3_DEFAULT                                  0x00000000
#define FTRCNVST1_4_ADDR                                     0x00000404
#define FTRCNVST1_4_DEFAULT                                  0x00000000
#define FTRCNVST1_5_ADDR                                     0x00000408
#define FTRCNVST1_5_DEFAULT                                  0x00000000
#define FTRCNVST1_6_ADDR                                     0x0000040c
#define FTRCNVST1_6_DEFAULT                                  0x00000000
#define FTRCNVST1_7_ADDR                                     0x00000410
#define FTRCNVST1_7_DEFAULT                                  0x00000000
#define FTRCNVST1_8_ADDR                                     0x00000414
#define FTRCNVST1_8_DEFAULT                                  0x00000000
#define FTRCNVST1_9_ADDR                                     0x00000418
#define FTRCNVST1_9_DEFAULT                                  0x00000000
#define FTRCNVST1_10_ADDR                                    0x0000041c
#define FTRCNVST1_10_DEFAULT                                 0x00000000
#define FTRCNVST1_11_ADDR                                    0x00000420
#define FTRCNVST1_11_DEFAULT                                 0x00000000
#define FTRCNVST1_12_ADDR                                    0x00000424
#define FTRCNVST1_12_DEFAULT                                 0x00000000
#define FTRCNVST1_13_ADDR                                    0x00000428
#define FTRCNVST1_13_DEFAULT                                 0x00000000
#define FTRCNVST1_14_ADDR                                    0x0000042c
#define FTRCNVST1_14_DEFAULT                                 0x00000000
#define FTRCNVST1_15_ADDR                                    0x00000430
#define FTRCNVST1_15_DEFAULT                                 0x00000000
#define TRCNVSTMON1_0_ADDR                                   0x00000440
#define TRCNVSTMON1_0_DEFAULT                                0x00000000
#define TRCNVSTMONCNT1_0_ADDR                                0x00000444
#define TRCNVSTMONCNT1_0_DEFAULT                             0x00000000
#define TRCNVSTMON1_1_ADDR                                   0x00000448
#define TRCNVSTMON1_1_DEFAULT                                0x00000000
#define TRCNVSTMONCNT1_1_ADDR                                0x0000044c
#define TRCNVSTMONCNT1_1_DEFAULT                             0x00000000
#define TRCNVSTMON1_2_ADDR                                   0x00000450
#define TRCNVSTMON1_2_DEFAULT                                0x00000000
#define TRCNVSTMONCNT1_2_ADDR                                0x00000454
#define TRCNVSTMONCNT1_2_DEFAULT                             0x00000000
#define TRCNVSTMON1_3_ADDR                                   0x00000458
#define TRCNVSTMON1_3_DEFAULT                                0x00000000
#define TRCNVSTMONCNT1_3_ADDR                                0x0000045c
#define TRCNVSTMONCNT1_3_DEFAULT                             0x00000000
#define TRCNVSTMON1_4_ADDR                                   0x00000460
#define TRCNVSTMON1_4_DEFAULT                                0x00000000
#define TRCNVSTMONCNT1_4_ADDR                                0x00000464
#define TRCNVSTMONCNT1_4_DEFAULT                             0x00000000
#define TRCNVSTMON1_5_ADDR                                   0x00000468
#define TRCNVSTMON1_5_DEFAULT                                0x00000000
#define TRCNVSTMONCNT1_5_ADDR                                0x0000046c
#define TRCNVSTMONCNT1_5_DEFAULT                             0x00000000
#define TRCNVSTMON1_6_ADDR                                   0x00000470
#define TRCNVSTMON1_6_DEFAULT                                0x00000000
#define TRCNVSTMONCNT1_6_ADDR                                0x00000474
#define TRCNVSTMONCNT1_6_DEFAULT                             0x00000000
#define TRCNVSTMON1_7_ADDR                                   0x00000478
#define TRCNVSTMON1_7_DEFAULT                                0x00000000
#define TRCNVSTMONCNT1_7_ADDR                                0x0000047c
#define TRCNVSTMONCNT1_7_DEFAULT                             0x00000000
#define TRCNVSTMON1_8_ADDR                                   0x00000480
#define TRCNVSTMON1_8_DEFAULT                                0x00000000
#define TRCNVSTMONCNT1_8_ADDR                                0x00000484
#define TRCNVSTMONCNT1_8_DEFAULT                             0x00000000
#define TRCNVSTMON1_9_ADDR                                   0x00000488
#define TRCNVSTMON1_9_DEFAULT                                0x00000000
#define TRCNVSTMONCNT1_9_ADDR                                0x0000048c
#define TRCNVSTMONCNT1_9_DEFAULT                             0x00000000
#define TRCNVSTMON1_10_ADDR                                  0x00000490
#define TRCNVSTMON1_10_DEFAULT                               0x00000000
#define TRCNVSTMONCNT1_10_ADDR                               0x00000494
#define TRCNVSTMONCNT1_10_DEFAULT                            0x00000000
#define TRCNVSTMON1_11_ADDR                                  0x00000498
#define TRCNVSTMON1_11_DEFAULT                               0x00000000
#define TRCNVSTMONCNT1_11_ADDR                               0x0000049c
#define TRCNVSTMONCNT1_11_DEFAULT                            0x00000000
#define TRCNVSTMON1_12_ADDR                                  0x000004a0
#define TRCNVSTMON1_12_DEFAULT                               0x00000000
#define TRCNVSTMONCNT1_12_ADDR                               0x000004a4
#define TRCNVSTMONCNT1_12_DEFAULT                            0x00000000
#define TRCNVSTMON1_13_ADDR                                  0x000004a8
#define TRCNVSTMON1_13_DEFAULT                               0x00000000
#define TRCNVSTMONCNT1_13_ADDR                               0x000004ac
#define TRCNVSTMONCNT1_13_DEFAULT                            0x00000000
#define TRCNVSTMON1_14_ADDR                                  0x000004b0
#define TRCNVSTMON1_14_DEFAULT                               0x00000000
#define TRCNVSTMONCNT1_14_ADDR                               0x000004b4
#define TRCNVSTMONCNT1_14_DEFAULT                            0x00000000
#define TRCNVSTMON1_15_ADDR                                  0x000004b8
#define TRCNVSTMON1_15_DEFAULT                               0x00000000
#define TRCNVSTMONCNT1_15_ADDR                               0x000004bc
#define TRCNVSTMONCNT1_15_DEFAULT                            0x00000000
#define HASH_DIAG_CTL1_ADDR                                  0x000004c0
#define HASH_DIAG_CTL1_DEFAULT                               0x00000000
#define HASH_SEED_DEFAULT1_ADDR                              0x000004c4
#define HASH_SEED_DEFAULT1_DEFAULT                           0x00000000
#define HASH_RESULT_DIAG1_ADDR                               0x000004c8
#define HASH_RESULT_DIAG1_DEFAULT                            0x00000000
#define SNPTR2_ADDR                                          0x00000500
#define SNPTR2_DEFAULT                                       0x00000000
#define SPPTR2_ADDR                                          0x00000504
#define SPPTR2_DEFAULT                                       0x00000000
#define DFCLSRESDBPTR2_ADDR                                  0x00000508
#define DFCLSRESDBPTR2_DEFAULT                               0x00001c00
#define DFCLSRESDB2_0_ADDR                                   0x0000050c
#define DFCLSRESDB2_0_DEFAULT                                0x00000000
#define DFCLSRESDB2_1_ADDR                                   0x00000510
#define DFCLSRESDB2_1_DEFAULT                                0x00000000
#define DFCLSRESDB2_2_ADDR                                   0x00000514
#define DFCLSRESDB2_2_DEFAULT                                0x00000000
#define DFCLSRESDB2_3_ADDR                                   0x00000518
#define DFCLSRESDB2_3_DEFAULT                                0x00000000
#define DFCLSRESDB2_4_ADDR                                   0x0000051c
#define DFCLSRESDB2_4_DEFAULT                                0x00000000
#define DFCLSRESDB2_5_ADDR                                   0x00000520
#define DFCLSRESDB2_5_DEFAULT                                0x00000000
#define PARSER_CTL2_ADDR                                     0x00000530
#define PARSER_CTL2_DEFAULT                                  0x00000000
#define TMAXHOP2_ADDR                                        0x00000534
#define TMAXHOP2_DEFAULT                                     0x00000040
#define PORTNUM2_ADDR                                        0x00000538
#define PORTNUM2_DEFAULT                                     0x00000002
#define RSS_CTRL2_ADDR                                       0x0000053c
#define RSS_CTRL2_DEFAULT                                    0x00000000
#define PARSER_STATUS2_ADDR                                  0x00000570
#define PARSER_STATUS2_DEFAULT                               0x00000000
#define PARSER_STATUS2MASK_ADDR                              0x00000574
#define SNPTR_CHANGE_STATUS2_ADDR                            0x00000578
#define SNPTR_CHANGE_STATUS2_DEFAULT                         0x00000000
#define DCPLR2_FIFO_EMPTY_STS_ADDR                           0x0000057c
#define DCPLR2_FIFO_EMPTY_STS_DEFAULT                        0x0000000f
#define ITABLE2_ERR_DIAGNOSTIC_ADDR                          0x0000058c
#define ITABLE2_ERR_DIAGNOSTIC_DEFAULT                       0x00000000
#define PKTRAM2_ERR_DIAGNOSTIC_ADDR                          0x00000590
#define PKTRAM2_ERR_DIAGNOSTIC_DEFAULT                       0x00000000
#define ITABLE2_CTRL_ADDR                                    0x00000594
#define ITABLE2_CTRL_DEFAULT                                 0x00000000
#define LSTNVST2_ADDR                                        0x000005a0
#define LSTNVST2_DEFAULT                                     0x00000000
#define LSTTRCNVST2_0_ADDR                                   0x000005a4
#define LSTTRCNVST2_0_DEFAULT                                0x00000000
#define LSTTRCNVST2_1_ADDR                                   0x000005a8
#define LSTTRCNVST2_1_DEFAULT                                0x00000000
#define LSTTRCNVST2_2_ADDR                                   0x000005ac
#define LSTTRCNVST2_2_DEFAULT                                0x00000000
#define LSTTRCNVST2_3_ADDR                                   0x000005b0
#define LSTTRCNVST2_3_DEFAULT                                0x00000000
#define LSTTRCNVST2_4_ADDR                                   0x000005b4
#define LSTTRCNVST2_4_DEFAULT                                0x00000000
#define LSTTRCNVST2_5_ADDR                                   0x000005b8
#define LSTTRCNVST2_5_DEFAULT                                0x00000000
#define LSTTRCNVST2_6_ADDR                                   0x000005bc
#define LSTTRCNVST2_6_DEFAULT                                0x00000000
#define LSTTRCNVST2_7_ADDR                                   0x000005c0
#define LSTTRCNVST2_7_DEFAULT                                0x00000000
#define LSTTRCNVST2_8_ADDR                                   0x000005c4
#define LSTTRCNVST2_8_DEFAULT                                0x00000000
#define LSTTRCNVST2_9_ADDR                                   0x000005c8
#define LSTTRCNVST2_9_DEFAULT                                0x00000000
#define LSTTRCNVST2_10_ADDR                                  0x000005cc
#define LSTTRCNVST2_10_DEFAULT                               0x00000000
#define LSTTRCNVST2_11_ADDR                                  0x000005d0
#define LSTTRCNVST2_11_DEFAULT                               0x00000000
#define LSTTRCNVST2_12_ADDR                                  0x000005d4
#define LSTTRCNVST2_12_DEFAULT                               0x00000000
#define LSTTRCNVST2_13_ADDR                                  0x000005d8
#define LSTTRCNVST2_13_DEFAULT                               0x00000000
#define LSTTRCNVST2_14_ADDR                                  0x000005dc
#define LSTTRCNVST2_14_DEFAULT                               0x00000000
#define LSTTRCNVST2_15_ADDR                                  0x000005e0
#define LSTTRCNVST2_15_DEFAULT                               0x00000000
#define FTRCNVSTSTR2_0_ADDR                                  0x000005f0
#define FTRCNVSTSTR2_0_DEFAULT                               0x00000008
#define FTRCNVST2_0_ADDR                                     0x000005f4
#define FTRCNVST2_0_DEFAULT                                  0x00000000
#define FTRCNVST2_1_ADDR                                     0x000005f8
#define FTRCNVST2_1_DEFAULT                                  0x00000000
#define FTRCNVST2_2_ADDR                                     0x000005fc
#define FTRCNVST2_2_DEFAULT                                  0x00000000
#define FTRCNVST2_3_ADDR                                     0x00000600
#define FTRCNVST2_3_DEFAULT                                  0x00000000
#define FTRCNVST2_4_ADDR                                     0x00000604
#define FTRCNVST2_4_DEFAULT                                  0x00000000
#define FTRCNVST2_5_ADDR                                     0x00000608
#define FTRCNVST2_5_DEFAULT                                  0x00000000
#define FTRCNVST2_6_ADDR                                     0x0000060c
#define FTRCNVST2_6_DEFAULT                                  0x00000000
#define FTRCNVST2_7_ADDR                                     0x00000610
#define FTRCNVST2_7_DEFAULT                                  0x00000000
#define FTRCNVST2_8_ADDR                                     0x00000614
#define FTRCNVST2_8_DEFAULT                                  0x00000000
#define FTRCNVST2_9_ADDR                                     0x00000618
#define FTRCNVST2_9_DEFAULT                                  0x00000000
#define FTRCNVST2_10_ADDR                                    0x0000061c
#define FTRCNVST2_10_DEFAULT                                 0x00000000
#define FTRCNVST2_11_ADDR                                    0x00000620
#define FTRCNVST2_11_DEFAULT                                 0x00000000
#define FTRCNVST2_12_ADDR                                    0x00000624
#define FTRCNVST2_12_DEFAULT                                 0x00000000
#define FTRCNVST2_13_ADDR                                    0x00000628
#define FTRCNVST2_13_DEFAULT                                 0x00000000
#define FTRCNVST2_14_ADDR                                    0x0000062c
#define FTRCNVST2_14_DEFAULT                                 0x00000000
#define FTRCNVST2_15_ADDR                                    0x00000630
#define FTRCNVST2_15_DEFAULT                                 0x00000000
#define TRCNVSTMON2_0_ADDR                                   0x00000640
#define TRCNVSTMON2_0_DEFAULT                                0x00000000
#define TRCNVSTMONCNT2_0_ADDR                                0x00000644
#define TRCNVSTMONCNT2_0_DEFAULT                             0x00000000
#define TRCNVSTMON2_1_ADDR                                   0x00000648
#define TRCNVSTMON2_1_DEFAULT                                0x00000000
#define TRCNVSTMONCNT2_1_ADDR                                0x0000064c
#define TRCNVSTMONCNT2_1_DEFAULT                             0x00000000
#define TRCNVSTMON2_2_ADDR                                   0x00000650
#define TRCNVSTMON2_2_DEFAULT                                0x00000000
#define TRCNVSTMONCNT2_2_ADDR                                0x00000654
#define TRCNVSTMONCNT2_2_DEFAULT                             0x00000000
#define TRCNVSTMON2_3_ADDR                                   0x00000658
#define TRCNVSTMON2_3_DEFAULT                                0x00000000
#define TRCNVSTMONCNT2_3_ADDR                                0x0000065c
#define TRCNVSTMONCNT2_3_DEFAULT                             0x00000000
#define TRCNVSTMON2_4_ADDR                                   0x00000660
#define TRCNVSTMON2_4_DEFAULT                                0x00000000
#define TRCNVSTMONCNT2_4_ADDR                                0x00000664
#define TRCNVSTMONCNT2_4_DEFAULT                             0x00000000
#define TRCNVSTMON2_5_ADDR                                   0x00000668
#define TRCNVSTMON2_5_DEFAULT                                0x00000000
#define TRCNVSTMONCNT2_5_ADDR                                0x0000066c
#define TRCNVSTMONCNT2_5_DEFAULT                             0x00000000
#define TRCNVSTMON2_6_ADDR                                   0x00000670
#define TRCNVSTMON2_6_DEFAULT                                0x00000000
#define TRCNVSTMONCNT2_6_ADDR                                0x00000674
#define TRCNVSTMONCNT2_6_DEFAULT                             0x00000000
#define TRCNVSTMON2_7_ADDR                                   0x00000678
#define TRCNVSTMON2_7_DEFAULT                                0x00000000
#define TRCNVSTMONCNT2_7_ADDR                                0x0000067c
#define TRCNVSTMONCNT2_7_DEFAULT                             0x00000000
#define TRCNVSTMON2_8_ADDR                                   0x00000680
#define TRCNVSTMON2_8_DEFAULT                                0x00000000
#define TRCNVSTMONCNT2_8_ADDR                                0x00000684
#define TRCNVSTMONCNT2_8_DEFAULT                             0x00000000
#define TRCNVSTMON2_9_ADDR                                   0x00000688
#define TRCNVSTMON2_9_DEFAULT                                0x00000000
#define TRCNVSTMONCNT2_9_ADDR                                0x0000068c
#define TRCNVSTMONCNT2_9_DEFAULT                             0x00000000
#define TRCNVSTMON2_10_ADDR                                  0x00000690
#define TRCNVSTMON2_10_DEFAULT                               0x00000000
#define TRCNVSTMONCNT2_10_ADDR                               0x00000694
#define TRCNVSTMONCNT2_10_DEFAULT                            0x00000000
#define TRCNVSTMON2_11_ADDR                                  0x00000698
#define TRCNVSTMON2_11_DEFAULT                               0x00000000
#define TRCNVSTMONCNT2_11_ADDR                               0x0000069c
#define TRCNVSTMONCNT2_11_DEFAULT                            0x00000000
#define TRCNVSTMON2_12_ADDR                                  0x000006a0
#define TRCNVSTMON2_12_DEFAULT                               0x00000000
#define TRCNVSTMONCNT2_12_ADDR                               0x000006a4
#define TRCNVSTMONCNT2_12_DEFAULT                            0x00000000
#define TRCNVSTMON2_13_ADDR                                  0x000006a8
#define TRCNVSTMON2_13_DEFAULT                               0x00000000
#define TRCNVSTMONCNT2_13_ADDR                               0x000006ac
#define TRCNVSTMONCNT2_13_DEFAULT                            0x00000000
#define TRCNVSTMON2_14_ADDR                                  0x000006b0
#define TRCNVSTMON2_14_DEFAULT                               0x00000000
#define TRCNVSTMONCNT2_14_ADDR                               0x000006b4
#define TRCNVSTMONCNT2_14_DEFAULT                            0x00000000
#define TRCNVSTMON2_15_ADDR                                  0x000006b8
#define TRCNVSTMON2_15_DEFAULT                               0x00000000
#define TRCNVSTMONCNT2_15_ADDR                               0x000006bc
#define TRCNVSTMONCNT2_15_DEFAULT                            0x00000000
#define HASH_DIAG_CTL2_ADDR                                  0x000006c0
#define HASH_DIAG_CTL2_DEFAULT                               0x00000000
#define HASH_SEED_DEFAULT2_ADDR                              0x000006c4
#define HASH_SEED_DEFAULT2_DEFAULT                           0x00000000
#define HASH_RESULT_DIAG2_ADDR                               0x000006c8
#define HASH_RESULT_DIAG2_DEFAULT                            0x00000000

/*	Register cle_bid	*/ 
/*	 Fields revno	 */
#define REVNO_F6_WIDTH                                                2
#define REVNO_F6_SHIFT                                               14
#define REVNO_F6_MASK                                        0x0000c000
#define REVNO_F6_RD(src)                     (((src) & 0x0000c000)>>14)
#define REVNO_F6_SET(dst,src) \
                      (((dst) & ~0x0000c000) | (((u32)(src)<<14) & 0x0000c000))
/*	 Fields busid	 */
#define BUSID_F6_WIDTH                                                2
#define BUSID_F6_SHIFT                                               12
#define BUSID_F6_MASK                                        0x00003000
#define BUSID_F6_RD(src)                     (((src) & 0x00003000)>>12)
#define BUSID_F6_SET(dst,src) \
                      (((dst) & ~0x00003000) | (((u32)(src)<<12) & 0x00003000))
/*	 Fields deviceid	 */
#define DEVICEID_F6_WIDTH                                            12
#define DEVICEID_F6_SHIFT                                             0
#define DEVICEID_F6_MASK                                     0x00000fff
#define DEVICEID_F6_RD(src)                      (((src) & 0x00000fff))
#define DEVICEID_F6_SET(dst,src) \
                          (((dst) & ~0x00000fff) | (((u32)(src)) & 0x00000fff))

/*	Register indaddr	*/ 
/*	 Fields addr	 */
#define ADDR_F6_WIDTH                                                32
#define ADDR_F6_SHIFT                                                 0
#define ADDR_F6_MASK                                         0xffffffff
#define ADDR_F6_RD(src)                          (((src) & 0xffffffff))
#define ADDR_F6_WR(src)                     (((u32)(src)) & 0xffffffff)
#define ADDR_F6_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register indcmd	*/ 
/*	 Fields avl_update	 */
#define AVL_UPDATE_F3_WIDTH                                           1
#define AVL_UPDATE_F3_SHIFT                                           6
#define AVL_UPDATE_F3_MASK                                   0x00000040
#define AVL_UPDATE_F3_RD(src)                 (((src) & 0x00000040)>>6)
#define AVL_UPDATE_F3_WR(src)            (((u32)(src)<<6) & 0x00000040)
#define AVL_UPDATE_F3_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*	 Fields avl_search	 */
#define AVL_SEARCH_F3_WIDTH                                           1
#define AVL_SEARCH_F3_SHIFT                                           5
#define AVL_SEARCH_F3_MASK                                   0x00000020
#define AVL_SEARCH_F3_RD(src)                 (((src) & 0x00000020)>>5)
#define AVL_SEARCH_F3_WR(src)            (((u32)(src)<<5) & 0x00000020)
#define AVL_SEARCH_F3_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*	 Fields avl_del	 */
#define AVL_DEL_F3_WIDTH                                              1
#define AVL_DEL_F3_SHIFT                                              4
#define AVL_DEL_F3_MASK                                      0x00000010
#define AVL_DEL_F3_RD(src)                    (((src) & 0x00000010)>>4)
#define AVL_DEL_F3_WR(src)               (((u32)(src)<<4) & 0x00000010)
#define AVL_DEL_F3_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*	 Fields avl_add	 */
#define AVL_ADD_F3_WIDTH                                              1
#define AVL_ADD_F3_SHIFT                                              3
#define AVL_ADD_F3_MASK                                      0x00000008
#define AVL_ADD_F3_RD(src)                    (((src) & 0x00000008)>>3)
#define AVL_ADD_F3_WR(src)               (((u32)(src)<<3) & 0x00000008)
#define AVL_ADD_F3_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*	 Fields lock	 */
#define LOCK_F6_WIDTH                                                 1
#define LOCK_F6_SHIFT                                                 2
#define LOCK_F6_MASK                                         0x00000004
#define LOCK_F6_RD(src)                       (((src) & 0x00000004)>>2)
#define LOCK_F6_WR(src)                  (((u32)(src)<<2) & 0x00000004)
#define LOCK_F6_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields read	 */
#define READ_F8_WIDTH                                                 1
#define READ_F8_SHIFT                                                 1
#define READ_F8_MASK                                         0x00000002
#define READ_F8_RD(src)                       (((src) & 0x00000002)>>1)
#define READ_F8_WR(src)                  (((u32)(src)<<1) & 0x00000002)
#define READ_F8_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields write	 */
#define WRITE_F8_WIDTH                                                1
#define WRITE_F8_SHIFT                                                0
#define WRITE_F8_MASK                                        0x00000001
#define WRITE_F8_RD(src)                         (((src) & 0x00000001))
#define WRITE_F8_WR(src)                    (((u32)(src)) & 0x00000001)
#define WRITE_F8_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register indcmd_status	*/ 
/*	 Fields avl_err	 */
#define AVL_ERR_F3_WIDTH                                              1
#define AVL_ERR_F3_SHIFT                                             31
#define AVL_ERR_F3_MASK                                      0x80000000
#define AVL_ERR_F3_RD(src)                   (((src) & 0x80000000)>>31)
#define AVL_ERR_F3_SET(dst,src) \
                      (((dst) & ~0x80000000) | (((u32)(src)<<31) & 0x80000000))
/*	 Fields avl_del_srch_add_addr	 */
#define AVL_DEL_SRCH_ADD_ADDR_F3_WIDTH                               11
#define AVL_DEL_SRCH_ADD_ADDR_F3_SHIFT                               17
#define AVL_DEL_SRCH_ADD_ADDR_F3_MASK                        0x0ffe0000
#define AVL_DEL_SRCH_ADD_ADDR_F3_RD(src)     (((src) & 0x0ffe0000)>>17)
#define AVL_DEL_SRCH_ADD_ADDR_F3_SET(dst,src) \
                      (((dst) & ~0x0ffe0000) | (((u32)(src)<<17) & 0x0ffe0000))
/*	 Fields avl_search_hit_db_ptr	 */
#define AVL_SEARCH_HIT_DB_PTR_F3_WIDTH                               10
#define AVL_SEARCH_HIT_DB_PTR_F3_SHIFT                                7
#define AVL_SEARCH_HIT_DB_PTR_F3_MASK                        0x0001ff80
#define AVL_SEARCH_HIT_DB_PTR_F3_RD(src)      (((src) & 0x0001ff80)>>7)
#define AVL_SEARCH_HIT_DB_PTR_F3_SET(dst,src) \
                       (((dst) & ~0x0001ff80) | (((u32)(src)<<7) & 0x0001ff80))
/*	 Fields avl_search_done_miss	 */
#define AVL_SEARCH_DONE_MISS_F3_WIDTH                                 1
#define AVL_SEARCH_DONE_MISS_F3_SHIFT                                 6
#define AVL_SEARCH_DONE_MISS_F3_MASK                         0x00000040
#define AVL_SEARCH_DONE_MISS_F3_RD(src)       (((src) & 0x00000040)>>6)
#define AVL_SEARCH_DONE_MISS_F3_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*	 Fields avl_search_done_hit	 */
#define AVL_SEARCH_DONE_HIT_F3_WIDTH                                  1
#define AVL_SEARCH_DONE_HIT_F3_SHIFT                                  5
#define AVL_SEARCH_DONE_HIT_F3_MASK                          0x00000020
#define AVL_SEARCH_DONE_HIT_F3_RD(src)        (((src) & 0x00000020)>>5)
#define AVL_SEARCH_DONE_HIT_F3_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*	 Fields avl_del_done	 */
#define AVL_DEL_DONE_F3_WIDTH                                         1
#define AVL_DEL_DONE_F3_SHIFT                                         4
#define AVL_DEL_DONE_F3_MASK                                 0x00000010
#define AVL_DEL_DONE_F3_RD(src)               (((src) & 0x00000010)>>4)
#define AVL_DEL_DONE_F3_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*	 Fields avl_add_done	 */
#define AVL_ADD_DONE_F3_WIDTH                                         1
#define AVL_ADD_DONE_F3_SHIFT                                         3
#define AVL_ADD_DONE_F3_MASK                                 0x00000008
#define AVL_ADD_DONE_F3_RD(src)               (((src) & 0x00000008)>>3)
#define AVL_ADD_DONE_F3_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*	 Fields avl_update_done	 */
#define AVL_UPDATE_DONE_F3_WIDTH                                      1
#define AVL_UPDATE_DONE_F3_SHIFT                                      2
#define AVL_UPDATE_DONE_F3_MASK                              0x00000004
#define AVL_UPDATE_DONE_F3_RD(src)            (((src) & 0x00000004)>>2)
#define AVL_UPDATE_DONE_F3_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields read_done	 */
#define READ_DONE_F3_WIDTH                                            1
#define READ_DONE_F3_SHIFT                                            1
#define READ_DONE_F3_MASK                                    0x00000002
#define READ_DONE_F3_RD(src)                  (((src) & 0x00000002)>>1)
#define READ_DONE_F3_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields write_done	 */
#define WRITE_DONE_F3_WIDTH                                           1
#define WRITE_DONE_F3_SHIFT                                           0
#define WRITE_DONE_F3_MASK                                   0x00000001
#define WRITE_DONE_F3_RD(src)                    (((src) & 0x00000001))
#define WRITE_DONE_F3_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register data_ram0	*/ 
/*	 Fields data	 */
#define DATA0_F8_WIDTH                                               32
#define DATA0_F8_SHIFT                                                0
#define DATA0_F8_MASK                                        0xffffffff
#define DATA0_F8_RD(src)                         (((src) & 0xffffffff))
#define DATA0_F8_WR(src)                    (((u32)(src)) & 0xffffffff)
#define DATA0_F8_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register data_ram1	*/ 
/*	 Fields data	 */
#define DATA1_F8_WIDTH                                               32
#define DATA1_F8_SHIFT                                                0
#define DATA1_F8_MASK                                        0xffffffff
#define DATA1_F8_RD(src)                         (((src) & 0xffffffff))
#define DATA1_F8_WR(src)                    (((u32)(src)) & 0xffffffff)
#define DATA1_F8_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register data_ram2	*/ 
/*	 Fields data	 */
#define DATA2_F8_WIDTH                                               32
#define DATA2_F8_SHIFT                                                0
#define DATA2_F8_MASK                                        0xffffffff
#define DATA2_F8_RD(src)                         (((src) & 0xffffffff))
#define DATA2_F8_WR(src)                    (((u32)(src)) & 0xffffffff)
#define DATA2_F8_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register data_ram3	*/ 
/*	 Fields data	 */
#define DATA3_F8_WIDTH                                               32
#define DATA3_F8_SHIFT                                                0
#define DATA3_F8_MASK                                        0xffffffff
#define DATA3_F8_RD(src)                         (((src) & 0xffffffff))
#define DATA3_F8_WR(src)                    (((u32)(src)) & 0xffffffff)
#define DATA3_F8_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register data_ram4	*/ 
/*	 Fields data	 */
#define DATA4_F6_WIDTH                                               32
#define DATA4_F6_SHIFT                                                0
#define DATA4_F6_MASK                                        0xffffffff
#define DATA4_F6_RD(src)                         (((src) & 0xffffffff))
#define DATA4_F6_WR(src)                    (((u32)(src)) & 0xffffffff)
#define DATA4_F6_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register data_ram5	*/ 
/*	 Fields data	 */
#define DATA5_F6_WIDTH                                               32
#define DATA5_F6_SHIFT                                                0
#define DATA5_F6_MASK                                        0xffffffff
#define DATA5_F6_RD(src)                         (((src) & 0xffffffff))
#define DATA5_F6_WR(src)                    (((u32)(src)) & 0xffffffff)
#define DATA5_F6_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register data_ram6	*/ 
/*	 Fields data	 */
#define DATA6_F6_WIDTH                                               32
#define DATA6_F6_SHIFT                                                0
#define DATA6_F6_MASK                                        0xffffffff
#define DATA6_F6_RD(src)                         (((src) & 0xffffffff))
#define DATA6_F6_WR(src)                    (((u32)(src)) & 0xffffffff)
#define DATA6_F6_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register data_ram7	*/ 
/*	 Fields data	 */
#define DATA7_F3_WIDTH                                               32
#define DATA7_F3_SHIFT                                                0
#define DATA7_F3_MASK                                        0xffffffff
#define DATA7_F3_RD(src)                         (((src) & 0xffffffff))
#define DATA7_F3_WR(src)                    (((u32)(src)) & 0xffffffff)
#define DATA7_F3_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register data_ram8	*/ 
/*	 Fields data	 */
#define DATA8_F3_WIDTH                                               32
#define DATA8_F3_SHIFT                                                0
#define DATA8_F3_MASK                                        0xffffffff
#define DATA8_F3_RD(src)                         (((src) & 0xffffffff))
#define DATA8_F3_WR(src)                    (((u32)(src)) & 0xffffffff)
#define DATA8_F3_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register data_ram9	*/ 
/*	 Fields data	 */
#define DATA9_F3_WIDTH                                               32
#define DATA9_F3_SHIFT                                                0
#define DATA9_F3_MASK                                        0xffffffff
#define DATA9_F3_RD(src)                         (((src) & 0xffffffff))
#define DATA9_F3_WR(src)                    (((u32)(src)) & 0xffffffff)
#define DATA9_F3_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register data_ram10	*/ 
/*	 Fields data	 */
#define DATA0_F9_WIDTH                                               32
#define DATA0_F9_SHIFT                                                0
#define DATA0_F9_MASK                                        0xffffffff
#define DATA0_F9_RD(src)                         (((src) & 0xffffffff))
#define DATA0_F9_WR(src)                    (((u32)(src)) & 0xffffffff)
#define DATA0_F9_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register data_ram11	*/ 
/*	 Fields data	 */
#define DATA1_F9_WIDTH                                               32
#define DATA1_F9_SHIFT                                                0
#define DATA1_F9_MASK                                        0xffffffff
#define DATA1_F9_RD(src)                         (((src) & 0xffffffff))
#define DATA1_F9_WR(src)                    (((u32)(src)) & 0xffffffff)
#define DATA1_F9_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register data_ram12	*/ 
/*	 Fields data	 */
#define DATA2_F9_WIDTH                                               32
#define DATA2_F9_SHIFT                                                0
#define DATA2_F9_MASK                                        0xffffffff
#define DATA2_F9_RD(src)                         (((src) & 0xffffffff))
#define DATA2_F9_WR(src)                    (((u32)(src)) & 0xffffffff)
#define DATA2_F9_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register data_ram13	*/ 
/*	 Fields data	 */
#define DATA3_F9_WIDTH                                               32
#define DATA3_F9_SHIFT                                                0
#define DATA3_F9_MASK                                        0xffffffff
#define DATA3_F9_RD(src)                         (((src) & 0xffffffff))
#define DATA3_F9_WR(src)                    (((u32)(src)) & 0xffffffff)
#define DATA3_F9_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register data_ram14	*/ 
/*	 Fields data	 */
#define DATA4_F7_WIDTH                                               32
#define DATA4_F7_SHIFT                                                0
#define DATA4_F7_MASK                                        0xffffffff
#define DATA4_F7_RD(src)                         (((src) & 0xffffffff))
#define DATA4_F7_WR(src)                    (((u32)(src)) & 0xffffffff)
#define DATA4_F7_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register data_ram15	*/ 
/*	 Fields data	 */
#define DATA5_F7_WIDTH                                               32
#define DATA5_F7_SHIFT                                                0
#define DATA5_F7_MASK                                        0xffffffff
#define DATA5_F7_RD(src)                         (((src) & 0xffffffff))
#define DATA5_F7_WR(src)                    (((u32)(src)) & 0xffffffff)
#define DATA5_F7_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register data_ram16	*/ 
/*	 Fields data	 */
#define DATA6_F7_WIDTH                                               32
#define DATA6_F7_SHIFT                                                0
#define DATA6_F7_MASK                                        0xffffffff
#define DATA6_F7_RD(src)                         (((src) & 0xffffffff))
#define DATA6_F7_WR(src)                    (((u32)(src)) & 0xffffffff)
#define DATA6_F7_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register avl_config	*/ 
/*	 Fields maxsteps_thresh	 */
#define MAXSTEPS_THRESH_F3_WIDTH                                     12
#define MAXSTEPS_THRESH_F3_SHIFT                                     14
#define MAXSTEPS_THRESH_F3_MASK                              0x03ffc000
#define MAXSTEPS_THRESH_F3_RD(src)           (((src) & 0x03ffc000)>>14)
#define MAXSTEPS_THRESH_F3_WR(src)      (((u32)(src)<<14) & 0x03ffc000)
#define MAXSTEPS_THRESH_F3_SET(dst,src) \
                      (((dst) & ~0x03ffc000) | (((u32)(src)<<14) & 0x03ffc000))
/*	 Fields srchdb_depth	 */
#define SRCHDB_DEPTH_F3_WIDTH                                        12
#define SRCHDB_DEPTH_F3_SHIFT                                         2
#define SRCHDB_DEPTH_F3_MASK                                 0x00003ffc
#define SRCHDB_DEPTH_F3_RD(src)               (((src) & 0x00003ffc)>>2)
#define SRCHDB_DEPTH_F3_WR(src)          (((u32)(src)<<2) & 0x00003ffc)
#define SRCHDB_DEPTH_F3_SET(dst,src) \
                       (((dst) & ~0x00003ffc) | (((u32)(src)<<2) & 0x00003ffc))
/*	 Fields string_size	 */
#define STRING_SIZE_F3_WIDTH                                          2
#define STRING_SIZE_F3_SHIFT                                          0
#define STRING_SIZE_F3_MASK                                  0x00000003
#define STRING_SIZE_F3_RD(src)                   (((src) & 0x00000003))
#define STRING_SIZE_F3_WR(src)              (((u32)(src)) & 0x00000003)
#define STRING_SIZE_F3_SET(dst,src) \
                          (((dst) & ~0x00000003) | (((u32)(src)) & 0x00000003))

/*	Register avl_status	*/ 
/*	 Fields root_addr	 */
#define ROOT_ADDR_F3_WIDTH                                           11
#define ROOT_ADDR_F3_SHIFT                                           12
#define ROOT_ADDR_F3_MASK                                    0x007ff000
#define ROOT_ADDR_F3_RD(src)                 (((src) & 0x007ff000)>>12)
#define ROOT_ADDR_F3_SET(dst,src) \
                      (((dst) & ~0x007ff000) | (((u32)(src)<<12) & 0x007ff000))
/*	 Fields node_cnt	 */
#define NODE_CNT_F3_WIDTH                                            12
#define NODE_CNT_F3_SHIFT                                             0
#define NODE_CNT_F3_MASK                                     0x00000fff
#define NODE_CNT_F3_RD(src)                      (((src) & 0x00000fff))
#define NODE_CNT_F3_SET(dst,src) \
                          (((dst) & ~0x00000fff) | (((u32)(src)) & 0x00000fff))

/*	Register cle_INT	*/ 
/*	 Fields ptramaddr_ge_128	 */
#define PTRAMADDR_GE_128_F3_WIDTH                                     1
#define PTRAMADDR_GE_128_F3_SHIFT                                     1
#define PTRAMADDR_GE_128_F3_MASK                             0x00000002
#define PTRAMADDR_GE_128_F3_RD(src)           (((src) & 0x00000002)>>1)
#define PTRAMADDR_GE_128_F3_WR(src)      (((u32)(src)<<1) & 0x00000002)
#define PTRAMADDR_GE_128_F3_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields cle_int	 */
#define CLE_INT_F3_WIDTH                                              1
#define CLE_INT_F3_SHIFT                                              0
#define CLE_INT_F3_MASK                                      0x00000001
#define CLE_INT_F3_RD(src)                       (((src) & 0x00000001))
#define CLE_INT_F3_WR(src)                  (((u32)(src)) & 0x00000001)
#define CLE_INT_F3_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register cle_interruptMask	*/
/*    Mask Register Fields ptramaddr_ge_128Mask    */
#define PTRAMADDR_GE_128MASK_F3_WIDTH                                 1
#define PTRAMADDR_GE_128MASK_F3_SHIFT                                 1
#define PTRAMADDR_GE_128MASK_F3_MASK                         0x00000002
#define PTRAMADDR_GE_128MASK_F3_RD(src)       (((src) & 0x00000002)>>1)
#define PTRAMADDR_GE_128MASK_F3_WR(src)  (((u32)(src)<<1) & 0x00000002)
#define PTRAMADDR_GE_128MASK_F3_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*    Mask Register Fields cle_intMask    */
#define CLE_INTMASK_F3_WIDTH                                          1
#define CLE_INTMASK_F3_SHIFT                                          0
#define CLE_INTMASK_F3_MASK                                  0x00000001
#define CLE_INTMASK_F3_RD(src)                   (((src) & 0x00000001))
#define CLE_INTMASK_F3_WR(src)              (((u32)(src)) & 0x00000001)
#define CLE_INTMASK_F3_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register avl_search_int	*/ 
/*	 Fields fatal_wrselfpointerr	 */
#define FATAL_WRSELFPOINTERR_F3_WIDTH                                 1
#define FATAL_WRSELFPOINTERR_F3_SHIFT                                10
#define FATAL_WRSELFPOINTERR_F3_MASK                         0x00000400
#define FATAL_WRSELFPOINTERR_F3_RD(src)      (((src) & 0x00000400)>>10)
#define FATAL_WRSELFPOINTERR_F3_WR(src) \
                                                (((u32)(src)<<10) & 0x00000400)
#define FATAL_WRSELFPOINTERR_F3_SET(dst,src) \
                      (((dst) & ~0x00000400) | (((u32)(src)<<10) & 0x00000400))
/*	 Fields fatal_rdselfpointerr	 */
#define FATAL_RDSELFPOINTERR_F3_WIDTH                                 1
#define FATAL_RDSELFPOINTERR_F3_SHIFT                                 9
#define FATAL_RDSELFPOINTERR_F3_MASK                         0x00000200
#define FATAL_RDSELFPOINTERR_F3_RD(src)       (((src) & 0x00000200)>>9)
#define FATAL_RDSELFPOINTERR_F3_WR(src)  (((u32)(src)<<9) & 0x00000200)
#define FATAL_RDSELFPOINTERR_F3_SET(dst,src) \
                       (((dst) & ~0x00000200) | (((u32)(src)<<9) & 0x00000200))
/*	 Fields fatal_wrbalerr	 */
#define FATAL_WRBALERR_F3_WIDTH                                       1
#define FATAL_WRBALERR_F3_SHIFT                                       8
#define FATAL_WRBALERR_F3_MASK                               0x00000100
#define FATAL_WRBALERR_F3_RD(src)             (((src) & 0x00000100)>>8)
#define FATAL_WRBALERR_F3_WR(src)        (((u32)(src)<<8) & 0x00000100)
#define FATAL_WRBALERR_F3_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields fatal_rdbalerr	 */
#define FATAL_RDBALERR_F3_WIDTH                                       1
#define FATAL_RDBALERR_F3_SHIFT                                       7
#define FATAL_RDBALERR_F3_MASK                               0x00000080
#define FATAL_RDBALERR_F3_RD(src)             (((src) & 0x00000080)>>7)
#define FATAL_RDBALERR_F3_WR(src)        (((u32)(src)<<7) & 0x00000080)
#define FATAL_RDBALERR_F3_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*	 Fields fatal_maxstepserr	 */
#define FATAL_MAXSTEPSERR_F3_WIDTH                                    1
#define FATAL_MAXSTEPSERR_F3_SHIFT                                    6
#define FATAL_MAXSTEPSERR_F3_MASK                            0x00000040
#define FATAL_MAXSTEPSERR_F3_RD(src)          (((src) & 0x00000040)>>6)
#define FATAL_MAXSTEPSERR_F3_WR(src)     (((u32)(src)<<6) & 0x00000040)
#define FATAL_MAXSTEPSERR_F3_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*	 Fields fatal_rderr_ram	 */
#define FATAL_RDERR_RAM_F3_WIDTH                                      1
#define FATAL_RDERR_RAM_F3_SHIFT                                      5
#define FATAL_RDERR_RAM_F3_MASK                              0x00000020
#define FATAL_RDERR_RAM_F3_RD(src)            (((src) & 0x00000020)>>5)
#define FATAL_RDERR_RAM_F3_WR(src)       (((u32)(src)<<5) & 0x00000020)
#define FATAL_RDERR_RAM_F3_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*	 Fields rderr_ram	 */
#define RDERR_RAM_F3_WIDTH                                            1
#define RDERR_RAM_F3_SHIFT                                            4
#define RDERR_RAM_F3_MASK                                    0x00000010
#define RDERR_RAM_F3_RD(src)                  (((src) & 0x00000010)>>4)
#define RDERR_RAM_F3_WR(src)             (((u32)(src)<<4) & 0x00000010)
#define RDERR_RAM_F3_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*	 Fields delerr_ridnotfound	 */
#define DELERR_RIDNOTFOUND_F3_WIDTH                                   1
#define DELERR_RIDNOTFOUND_F3_SHIFT                                   3
#define DELERR_RIDNOTFOUND_F3_MASK                           0x00000008
#define DELERR_RIDNOTFOUND_F3_RD(src)         (((src) & 0x00000008)>>3)
#define DELERR_RIDNOTFOUND_F3_WR(src)    (((u32)(src)<<3) & 0x00000008)
#define DELERR_RIDNOTFOUND_F3_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*	 Fields delerr_empty	 */
#define DELERR_EMPTY_F3_WIDTH                                         1
#define DELERR_EMPTY_F3_SHIFT                                         2
#define DELERR_EMPTY_F3_MASK                                 0x00000004
#define DELERR_EMPTY_F3_RD(src)               (((src) & 0x00000004)>>2)
#define DELERR_EMPTY_F3_WR(src)          (((u32)(src)<<2) & 0x00000004)
#define DELERR_EMPTY_F3_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields adderr_ridduplicate	 */
#define ADDERR_RIDDUPLICATE_F3_WIDTH                                  1
#define ADDERR_RIDDUPLICATE_F3_SHIFT                                  1
#define ADDERR_RIDDUPLICATE_F3_MASK                          0x00000002
#define ADDERR_RIDDUPLICATE_F3_RD(src)        (((src) & 0x00000002)>>1)
#define ADDERR_RIDDUPLICATE_F3_WR(src)   (((u32)(src)<<1) & 0x00000002)
#define ADDERR_RIDDUPLICATE_F3_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields adderr_full	 */
#define ADDERR_FULL_F3_WIDTH                                          1
#define ADDERR_FULL_F3_SHIFT                                          0
#define ADDERR_FULL_F3_MASK                                  0x00000001
#define ADDERR_FULL_F3_RD(src)                   (((src) & 0x00000001))
#define ADDERR_FULL_F3_WR(src)              (((u32)(src)) & 0x00000001)
#define ADDERR_FULL_F3_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register avl_search_intMask	*/
/*    Mask Register Fields fatal_wrselfpointerrMask    */
#define FATAL_WRSELFPOINTERRMASK_F3_WIDTH                             1
#define FATAL_WRSELFPOINTERRMASK_F3_SHIFT                            10
#define FATAL_WRSELFPOINTERRMASK_F3_MASK                     0x00000400
#define FATAL_WRSELFPOINTERRMASK_F3_RD(src)  (((src) & 0x00000400)>>10)
#define FATAL_WRSELFPOINTERRMASK_F3_WR(src) \
                                                (((u32)(src)<<10) & 0x00000400)
#define FATAL_WRSELFPOINTERRMASK_F3_SET(dst,src) \
                      (((dst) & ~0x00000400) | (((u32)(src)<<10) & 0x00000400))
/*    Mask Register Fields fatal_rdselfpointerrMask    */
#define FATAL_RDSELFPOINTERRMASK_F3_WIDTH                             1
#define FATAL_RDSELFPOINTERRMASK_F3_SHIFT                             9
#define FATAL_RDSELFPOINTERRMASK_F3_MASK                     0x00000200
#define FATAL_RDSELFPOINTERRMASK_F3_RD(src)   (((src) & 0x00000200)>>9)
#define FATAL_RDSELFPOINTERRMASK_F3_WR(src) \
                                                 (((u32)(src)<<9) & 0x00000200)
#define FATAL_RDSELFPOINTERRMASK_F3_SET(dst,src) \
                       (((dst) & ~0x00000200) | (((u32)(src)<<9) & 0x00000200))
/*    Mask Register Fields fatal_wrbalerrMask    */
#define FATAL_WRBALERRMASK_F3_WIDTH                                   1
#define FATAL_WRBALERRMASK_F3_SHIFT                                   8
#define FATAL_WRBALERRMASK_F3_MASK                           0x00000100
#define FATAL_WRBALERRMASK_F3_RD(src)         (((src) & 0x00000100)>>8)
#define FATAL_WRBALERRMASK_F3_WR(src)    (((u32)(src)<<8) & 0x00000100)
#define FATAL_WRBALERRMASK_F3_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*    Mask Register Fields fatal_rdbalerrMask    */
#define FATAL_RDBALERRMASK_F3_WIDTH                                   1
#define FATAL_RDBALERRMASK_F3_SHIFT                                   7
#define FATAL_RDBALERRMASK_F3_MASK                           0x00000080
#define FATAL_RDBALERRMASK_F3_RD(src)         (((src) & 0x00000080)>>7)
#define FATAL_RDBALERRMASK_F3_WR(src)    (((u32)(src)<<7) & 0x00000080)
#define FATAL_RDBALERRMASK_F3_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*    Mask Register Fields fatal_maxstepserrMask    */
#define FATAL_MAXSTEPSERRMASK_F3_WIDTH                                1
#define FATAL_MAXSTEPSERRMASK_F3_SHIFT                                6
#define FATAL_MAXSTEPSERRMASK_F3_MASK                        0x00000040
#define FATAL_MAXSTEPSERRMASK_F3_RD(src)      (((src) & 0x00000040)>>6)
#define FATAL_MAXSTEPSERRMASK_F3_WR(src) \
                                                 (((u32)(src)<<6) & 0x00000040)
#define FATAL_MAXSTEPSERRMASK_F3_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*    Mask Register Fields fatal_rderr_ramMask    */
#define FATAL_RDERR_RAMMASK_F3_WIDTH                                  1
#define FATAL_RDERR_RAMMASK_F3_SHIFT                                  5
#define FATAL_RDERR_RAMMASK_F3_MASK                          0x00000020
#define FATAL_RDERR_RAMMASK_F3_RD(src)        (((src) & 0x00000020)>>5)
#define FATAL_RDERR_RAMMASK_F3_WR(src)   (((u32)(src)<<5) & 0x00000020)
#define FATAL_RDERR_RAMMASK_F3_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*    Mask Register Fields rderr_ramMask    */
#define RDERR_RAMMASK_F3_WIDTH                                        1
#define RDERR_RAMMASK_F3_SHIFT                                        4
#define RDERR_RAMMASK_F3_MASK                                0x00000010
#define RDERR_RAMMASK_F3_RD(src)              (((src) & 0x00000010)>>4)
#define RDERR_RAMMASK_F3_WR(src)         (((u32)(src)<<4) & 0x00000010)
#define RDERR_RAMMASK_F3_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*    Mask Register Fields delerr_ridnotfoundMask    */
#define DELERR_RIDNOTFOUNDMASK_F3_WIDTH                               1
#define DELERR_RIDNOTFOUNDMASK_F3_SHIFT                               3
#define DELERR_RIDNOTFOUNDMASK_F3_MASK                       0x00000008
#define DELERR_RIDNOTFOUNDMASK_F3_RD(src)     (((src) & 0x00000008)>>3)
#define DELERR_RIDNOTFOUNDMASK_F3_WR(src) \
                                                 (((u32)(src)<<3) & 0x00000008)
#define DELERR_RIDNOTFOUNDMASK_F3_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*    Mask Register Fields delerr_emptyMask    */
#define DELERR_EMPTYMASK_F3_WIDTH                                     1
#define DELERR_EMPTYMASK_F3_SHIFT                                     2
#define DELERR_EMPTYMASK_F3_MASK                             0x00000004
#define DELERR_EMPTYMASK_F3_RD(src)           (((src) & 0x00000004)>>2)
#define DELERR_EMPTYMASK_F3_WR(src)      (((u32)(src)<<2) & 0x00000004)
#define DELERR_EMPTYMASK_F3_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*    Mask Register Fields adderr_ridduplicateMask    */
#define ADDERR_RIDDUPLICATEMASK_F3_WIDTH                              1
#define ADDERR_RIDDUPLICATEMASK_F3_SHIFT                              1
#define ADDERR_RIDDUPLICATEMASK_F3_MASK                      0x00000002
#define ADDERR_RIDDUPLICATEMASK_F3_RD(src)    (((src) & 0x00000002)>>1)
#define ADDERR_RIDDUPLICATEMASK_F3_WR(src) \
                                                 (((u32)(src)<<1) & 0x00000002)
#define ADDERR_RIDDUPLICATEMASK_F3_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*    Mask Register Fields adderr_fullMask    */
#define ADDERR_FULLMASK_F3_WIDTH                                      1
#define ADDERR_FULLMASK_F3_SHIFT                                      0
#define ADDERR_FULLMASK_F3_MASK                              0x00000001
#define ADDERR_FULLMASK_F3_RD(src)               (((src) & 0x00000001))
#define ADDERR_FULLMASK_F3_WR(src)          (((u32)(src)) & 0x00000001)
#define ADDERR_FULLMASK_F3_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register sw_int	*/ 
/*	 Fields sw_int	 */
#define SW_INT_F3_WIDTH                                               1
#define SW_INT_F3_SHIFT                                               0
#define SW_INT_F3_MASK                                       0x00000001
#define SW_INT_F3_RD(src)                        (((src) & 0x00000001))
#define SW_INT_F3_WR(src)                   (((u32)(src)) & 0x00000001)
#define SW_INT_F3_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register pt_ram0_ctrl	*/ 
/*	 Fields rme	 */
#define RME_F32_WIDTH                                                 1
#define RME_F32_SHIFT                                                 2
#define RME_F32_MASK                                         0x00000004
#define RME_F32_RD(src)                       (((src) & 0x00000004)>>2)
#define RME_F32_WR(src)                  (((u32)(src)<<2) & 0x00000004)
#define RME_F32_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields rm	 */
#define RM_F64_WIDTH                                                  2
#define RM_F64_SHIFT                                                  0
#define RM_F64_MASK                                          0x00000003
#define RM_F64_RD(src)                           (((src) & 0x00000003))
#define RM_F64_WR(src)                      (((u32)(src)) & 0x00000003)
#define RM_F64_SET(dst,src) \
                          (((dst) & ~0x00000003) | (((u32)(src)) & 0x00000003))

/*	Register pt_ram1_ctrl	*/ 
/*	 Fields rme	 */
#define RME_F33_WIDTH                                                 1
#define RME_F33_SHIFT                                                 2
#define RME_F33_MASK                                         0x00000004
#define RME_F33_RD(src)                       (((src) & 0x00000004)>>2)
#define RME_F33_WR(src)                  (((u32)(src)<<2) & 0x00000004)
#define RME_F33_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields rm	 */
#define RM_F65_WIDTH                                                  2
#define RM_F65_SHIFT                                                  0
#define RM_F65_MASK                                          0x00000003
#define RM_F65_RD(src)                           (((src) & 0x00000003))
#define RM_F65_WR(src)                      (((u32)(src)) & 0x00000003)
#define RM_F65_SET(dst,src) \
                          (((dst) & ~0x00000003) | (((u32)(src)) & 0x00000003))

/*	Register pt_ram2_ctrl	*/ 
/*	 Fields rme	 */
#define RME_F34_WIDTH                                                 1
#define RME_F34_SHIFT                                                 2
#define RME_F34_MASK                                         0x00000004
#define RME_F34_RD(src)                       (((src) & 0x00000004)>>2)
#define RME_F34_WR(src)                  (((u32)(src)<<2) & 0x00000004)
#define RME_F34_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields rm	 */
#define RM_F66_WIDTH                                                  2
#define RM_F66_SHIFT                                                  0
#define RM_F66_MASK                                          0x00000003
#define RM_F66_RD(src)                           (((src) & 0x00000003))
#define RM_F66_WR(src)                      (((u32)(src)) & 0x00000003)
#define RM_F66_SET(dst,src) \
                          (((dst) & ~0x00000003) | (((u32)(src)) & 0x00000003))

/*	Register pt_ram3_ctrl	*/ 
/*	 Fields rme	 */
#define RME_F35_WIDTH                                                 1
#define RME_F35_SHIFT                                                 2
#define RME_F35_MASK                                         0x00000004
#define RME_F35_RD(src)                       (((src) & 0x00000004)>>2)
#define RME_F35_WR(src)                  (((u32)(src)<<2) & 0x00000004)
#define RME_F35_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields rm	 */
#define RM_F67_WIDTH                                                  2
#define RM_F67_SHIFT                                                  0
#define RM_F67_MASK                                          0x00000003
#define RM_F67_RD(src)                           (((src) & 0x00000003))
#define RM_F67_WR(src)                      (((u32)(src)) & 0x00000003)
#define RM_F67_SET(dst,src) \
                          (((dst) & ~0x00000003) | (((u32)(src)) & 0x00000003))

/*	Register avl_ram0_ctrl	*/ 
/*	 Fields rme	 */
#define RME_F36_WIDTH                                                 1
#define RME_F36_SHIFT                                                 2
#define RME_F36_MASK                                         0x00000004
#define RME_F36_RD(src)                       (((src) & 0x00000004)>>2)
#define RME_F36_WR(src)                  (((u32)(src)<<2) & 0x00000004)
#define RME_F36_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields rm	 */
#define RM_F68_WIDTH                                                  2
#define RM_F68_SHIFT                                                  0
#define RM_F68_MASK                                          0x00000003
#define RM_F68_RD(src)                           (((src) & 0x00000003))
#define RM_F68_WR(src)                      (((u32)(src)) & 0x00000003)
#define RM_F68_SET(dst,src) \
                          (((dst) & ~0x00000003) | (((u32)(src)) & 0x00000003))

/*	Register avl_ram1_ctrl	*/ 
/*	 Fields rme	 */
#define RME_F37_WIDTH                                                 1
#define RME_F37_SHIFT                                                 2
#define RME_F37_MASK                                         0x00000004
#define RME_F37_RD(src)                       (((src) & 0x00000004)>>2)
#define RME_F37_WR(src)                  (((u32)(src)<<2) & 0x00000004)
#define RME_F37_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields rm	 */
#define RM_F69_WIDTH                                                  2
#define RM_F69_SHIFT                                                  0
#define RM_F69_MASK                                          0x00000003
#define RM_F69_RD(src)                           (((src) & 0x00000003))
#define RM_F69_WR(src)                      (((u32)(src)) & 0x00000003)
#define RM_F69_SET(dst,src) \
                          (((dst) & ~0x00000003) | (((u32)(src)) & 0x00000003))

/*	Register avl_ram2_ctrl	*/ 
/*	 Fields rme	 */
#define RME_F38_WIDTH                                                 1
#define RME_F38_SHIFT                                                 2
#define RME_F38_MASK                                         0x00000004
#define RME_F38_RD(src)                       (((src) & 0x00000004)>>2)
#define RME_F38_WR(src)                  (((u32)(src)<<2) & 0x00000004)
#define RME_F38_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields rm	 */
#define RM_F70_WIDTH                                                  2
#define RM_F70_SHIFT                                                  0
#define RM_F70_MASK                                          0x00000003
#define RM_F70_RD(src)                           (((src) & 0x00000003))
#define RM_F70_WR(src)                      (((u32)(src)) & 0x00000003)
#define RM_F70_SET(dst,src) \
                          (((dst) & ~0x00000003) | (((u32)(src)) & 0x00000003))

/*	Register avl_ram3_ctrl	*/ 
/*	 Fields rme	 */
#define RME_F39_WIDTH                                                 1
#define RME_F39_SHIFT                                                 2
#define RME_F39_MASK                                         0x00000004
#define RME_F39_RD(src)                       (((src) & 0x00000004)>>2)
#define RME_F39_WR(src)                  (((u32)(src)<<2) & 0x00000004)
#define RME_F39_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields rm	 */
#define RM_F71_WIDTH                                                  2
#define RM_F71_SHIFT                                                  0
#define RM_F71_MASK                                          0x00000003
#define RM_F71_RD(src)                           (((src) & 0x00000003))
#define RM_F71_WR(src)                      (((u32)(src)) & 0x00000003)
#define RM_F71_SET(dst,src) \
                          (((dst) & ~0x00000003) | (((u32)(src)) & 0x00000003))

/*	Register db_ram_ctrl	*/ 
/*	 Fields rme	 */
#define RME_F40_WIDTH                                                 1
#define RME_F40_SHIFT                                                 2
#define RME_F40_MASK                                         0x00000004
#define RME_F40_RD(src)                       (((src) & 0x00000004)>>2)
#define RME_F40_WR(src)                  (((u32)(src)<<2) & 0x00000004)
#define RME_F40_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields rm	 */
#define RM_F72_WIDTH                                                  2
#define RM_F72_SHIFT                                                  0
#define RM_F72_MASK                                          0x00000003
#define RM_F72_RD(src)                           (((src) & 0x00000003))
#define RM_F72_WR(src)                      (((u32)(src)) & 0x00000003)
#define RM_F72_SET(dst,src) \
                          (((dst) & ~0x00000003) | (((u32)(src)) & 0x00000003))

/*	Register ds_ctl	*/ 
/*	 Fields sleep_stat	 */
#define SLEEP_STAT_F3_WIDTH                                           4
#define SLEEP_STAT_F3_SHIFT                                          28
#define SLEEP_STAT_F3_MASK                                   0xf0000000
#define SLEEP_STAT_F3_RD(src)                (((src) & 0xf0000000)>>28)
#define SLEEP_STAT_F3_SET(dst,src) \
                      (((dst) & ~0xf0000000) | (((u32)(src)<<28) & 0xf0000000))
/*	 Fields wake_stat	 */
#define WAKE_STAT_F3_WIDTH                                            4
#define WAKE_STAT_F3_SHIFT                                           24
#define WAKE_STAT_F3_MASK                                    0x0f000000
#define WAKE_STAT_F3_RD(src)                 (((src) & 0x0f000000)>>24)
#define WAKE_STAT_F3_SET(dst,src) \
                      (((dst) & ~0x0f000000) | (((u32)(src)<<24) & 0x0f000000))
/*	 Fields in_progress_stat	 */
#define IN_PROGRESS_STAT_F3_WIDTH                                     4
#define IN_PROGRESS_STAT_F3_SHIFT                                    20
#define IN_PROGRESS_STAT_F3_MASK                             0x00f00000
#define IN_PROGRESS_STAT_F3_RD(src)          (((src) & 0x00f00000)>>20)
#define IN_PROGRESS_STAT_F3_SET(dst,src) \
                      (((dst) & ~0x00f00000) | (((u32)(src)<<20) & 0x00f00000))
/*	 Fields ram_ds	 */
#define RAM_DS_F3_WIDTH                                               1
#define RAM_DS_F3_SHIFT                                              19
#define RAM_DS_F3_MASK                                       0x00080000
#define RAM_DS_F3_RD(src)                    (((src) & 0x00080000)>>19)
#define RAM_DS_F3_SET(dst,src) \
                      (((dst) & ~0x00080000) | (((u32)(src)<<19) & 0x00080000))
/*	 Fields ram_rdy	 */
#define RAM_RDY_F3_WIDTH                                              1
#define RAM_RDY_F3_SHIFT                                             18
#define RAM_RDY_F3_MASK                                      0x00040000
#define RAM_RDY_F3_RD(src)                   (((src) & 0x00040000)>>18)
#define RAM_RDY_F3_SET(dst,src) \
                      (((dst) & ~0x00040000) | (((u32)(src)<<18) & 0x00040000))
/*	 Fields dis_enet_rx_empty_usage	 */
#define DIS_ENET_RX_EMPTY_USAGE_F3_WIDTH                              1
#define DIS_ENET_RX_EMPTY_USAGE_F3_SHIFT                             17
#define DIS_ENET_RX_EMPTY_USAGE_F3_MASK                      0x00020000
#define DIS_ENET_RX_EMPTY_USAGE_F3_RD(src)   (((src) & 0x00020000)>>17)
#define DIS_ENET_RX_EMPTY_USAGE_F3_WR(src) \
                                                (((u32)(src)<<17) & 0x00020000)
#define DIS_ENET_RX_EMPTY_USAGE_F3_SET(dst,src) \
                      (((dst) & ~0x00020000) | (((u32)(src)<<17) & 0x00020000))
/*	 Fields ds_ctl_enable	 */
#define DS_CTL_ENABLE_F3_WIDTH                                        1
#define DS_CTL_ENABLE_F3_SHIFT                                       16
#define DS_CTL_ENABLE_F3_MASK                                0x00010000
#define DS_CTL_ENABLE_F3_RD(src)             (((src) & 0x00010000)>>16)
#define DS_CTL_ENABLE_F3_WR(src)        (((u32)(src)<<16) & 0x00010000)
#define DS_CTL_ENABLE_F3_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*	 Fields ds_sleep_timeout_cnt	 */
#define DS_SLEEP_TIMEOUT_CNT_F3_WIDTH                                 8
#define DS_SLEEP_TIMEOUT_CNT_F3_SHIFT                                 8
#define DS_SLEEP_TIMEOUT_CNT_F3_MASK                         0x0000ff00
#define DS_SLEEP_TIMEOUT_CNT_F3_RD(src)       (((src) & 0x0000ff00)>>8)
#define DS_SLEEP_TIMEOUT_CNT_F3_WR(src)  (((u32)(src)<<8) & 0x0000ff00)
#define DS_SLEEP_TIMEOUT_CNT_F3_SET(dst,src) \
                       (((dst) & ~0x0000ff00) | (((u32)(src)<<8) & 0x0000ff00))
/*	 Fields ds_wake_timeout_cnt	 */
#define DS_WAKE_TIMEOUT_CNT_F3_WIDTH                                  8
#define DS_WAKE_TIMEOUT_CNT_F3_SHIFT                                  0
#define DS_WAKE_TIMEOUT_CNT_F3_MASK                          0x000000ff
#define DS_WAKE_TIMEOUT_CNT_F3_RD(src)           (((src) & 0x000000ff))
#define DS_WAKE_TIMEOUT_CNT_F3_WR(src)      (((u32)(src)) & 0x000000ff)
#define DS_WAKE_TIMEOUT_CNT_F3_SET(dst,src) \
                          (((dst) & ~0x000000ff) | (((u32)(src)) & 0x000000ff))

/*	Register ptram_err_diagnostic	*/ 
/*	 Fields Error_Addr	 */
#define ERROR_ADDR_F19_WIDTH                                          9
#define ERROR_ADDR_F19_SHIFT                                          2
#define ERROR_ADDR_F19_MASK                                  0x000007fc
#define ERROR_ADDR_F19_RD(src)                (((src) & 0x000007fc)>>2)
#define ERROR_ADDR_F19_WR(src)           (((u32)(src)<<2) & 0x000007fc)
#define ERROR_ADDR_F19_SET(dst,src) \
                       (((dst) & ~0x000007fc) | (((u32)(src)<<2) & 0x000007fc))
/*	 Fields Error_Addr_Enable	 */
#define ERROR_ADDR_ENABLE_F19_WIDTH                                   1
#define ERROR_ADDR_ENABLE_F19_SHIFT                                   1
#define ERROR_ADDR_ENABLE_F19_MASK                           0x00000002
#define ERROR_ADDR_ENABLE_F19_RD(src)         (((src) & 0x00000002)>>1)
#define ERROR_ADDR_ENABLE_F19_WR(src)    (((u32)(src)<<1) & 0x00000002)
#define ERROR_ADDR_ENABLE_F19_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields Force_Read_Error_Enable	 */
#define FORCE_READ_ERROR_ENABLE_F19_WIDTH                             1
#define FORCE_READ_ERROR_ENABLE_F19_SHIFT                             0
#define FORCE_READ_ERROR_ENABLE_F19_MASK                     0x00000001
#define FORCE_READ_ERROR_ENABLE_F19_RD(src)      (((src) & 0x00000001))
#define FORCE_READ_ERROR_ENABLE_F19_WR(src) \
                                                    (((u32)(src)) & 0x00000001)
#define FORCE_READ_ERROR_ENABLE_F19_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register avlram_err_diagnostic	*/ 
/*	 Fields Error_Addr	 */
#define ERROR_ADDR_F20_WIDTH                                          9
#define ERROR_ADDR_F20_SHIFT                                          2
#define ERROR_ADDR_F20_MASK                                  0x000007fc
#define ERROR_ADDR_F20_RD(src)                (((src) & 0x000007fc)>>2)
#define ERROR_ADDR_F20_WR(src)           (((u32)(src)<<2) & 0x000007fc)
#define ERROR_ADDR_F20_SET(dst,src) \
                       (((dst) & ~0x000007fc) | (((u32)(src)<<2) & 0x000007fc))
/*	 Fields Error_Addr_Enable	 */
#define ERROR_ADDR_ENABLE_F20_WIDTH                                   1
#define ERROR_ADDR_ENABLE_F20_SHIFT                                   1
#define ERROR_ADDR_ENABLE_F20_MASK                           0x00000002
#define ERROR_ADDR_ENABLE_F20_RD(src)         (((src) & 0x00000002)>>1)
#define ERROR_ADDR_ENABLE_F20_WR(src)    (((u32)(src)<<1) & 0x00000002)
#define ERROR_ADDR_ENABLE_F20_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields Force_Read_Error_Enable	 */
#define FORCE_READ_ERROR_ENABLE_F20_WIDTH                             1
#define FORCE_READ_ERROR_ENABLE_F20_SHIFT                             0
#define FORCE_READ_ERROR_ENABLE_F20_MASK                     0x00000001
#define FORCE_READ_ERROR_ENABLE_F20_RD(src)      (((src) & 0x00000001))
#define FORCE_READ_ERROR_ENABLE_F20_WR(src) \
                                                    (((u32)(src)) & 0x00000001)
#define FORCE_READ_ERROR_ENABLE_F20_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register dbram_err_diagnostic	*/ 
/*	 Fields Error_Addr	 */
#define ERROR_ADDR_F21_WIDTH                                         10
#define ERROR_ADDR_F21_SHIFT                                          2
#define ERROR_ADDR_F21_MASK                                  0x00000ffc
#define ERROR_ADDR_F21_RD(src)                (((src) & 0x00000ffc)>>2)
#define ERROR_ADDR_F21_WR(src)           (((u32)(src)<<2) & 0x00000ffc)
#define ERROR_ADDR_F21_SET(dst,src) \
                       (((dst) & ~0x00000ffc) | (((u32)(src)<<2) & 0x00000ffc))
/*	 Fields Error_Addr_Enable	 */
#define ERROR_ADDR_ENABLE_F21_WIDTH                                   1
#define ERROR_ADDR_ENABLE_F21_SHIFT                                   1
#define ERROR_ADDR_ENABLE_F21_MASK                           0x00000002
#define ERROR_ADDR_ENABLE_F21_RD(src)         (((src) & 0x00000002)>>1)
#define ERROR_ADDR_ENABLE_F21_WR(src)    (((u32)(src)<<1) & 0x00000002)
#define ERROR_ADDR_ENABLE_F21_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields Force_Read_Error_Enable	 */
#define FORCE_READ_ERROR_ENABLE_F21_WIDTH                             1
#define FORCE_READ_ERROR_ENABLE_F21_SHIFT                             0
#define FORCE_READ_ERROR_ENABLE_F21_MASK                     0x00000001
#define FORCE_READ_ERROR_ENABLE_F21_RD(src)      (((src) & 0x00000001))
#define FORCE_READ_ERROR_ENABLE_F21_WR(src) \
                                                    (((u32)(src)) & 0x00000001)
#define FORCE_READ_ERROR_ENABLE_F21_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register snptr0	*/ 
/*	 Fields wol_mode	 */
#define WOL_MODE0_F4_WIDTH                                            1
#define WOL_MODE0_F4_SHIFT                                           31
#define WOL_MODE0_F4_MASK                                    0x80000000
#define WOL_MODE0_F4_RD(src)                 (((src) & 0x80000000)>>31)
#define WOL_MODE0_F4_WR(src)            (((u32)(src)<<31) & 0x80000000)
#define WOL_MODE0_F4_SET(dst,src) \
                      (((dst) & ~0x80000000) | (((u32)(src)<<31) & 0x80000000))
/*	 Fields cle_eth_spare	 */
#define CLE_ETH_SPARE0_F2_WIDTH                                       4
#define CLE_ETH_SPARE0_F2_SHIFT                                      27
#define CLE_ETH_SPARE0_F2_MASK                               0x78000000
#define CLE_ETH_SPARE0_F2_RD(src)            (((src) & 0x78000000)>>27)
#define CLE_ETH_SPARE0_F2_WR(src)       (((u32)(src)<<27) & 0x78000000)
#define CLE_ETH_SPARE0_F2_SET(dst,src) \
                      (((dst) & ~0x78000000) | (((u32)(src)<<27) & 0x78000000))
/*	 Fields snptr	 */
#define SNPTR0_F2_WIDTH                                              14
#define SNPTR0_F2_SHIFT                                               0
#define SNPTR0_F2_MASK                                       0x00003fff
#define SNPTR0_F2_RD(src)                        (((src) & 0x00003fff))
#define SNPTR0_F2_WR(src)                   (((u32)(src)) & 0x00003fff)
#define SNPTR0_F2_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register spptr0	*/ 
/*	 Fields spptr	 */
#define SPPTR0_F2_WIDTH                                               9
#define SPPTR0_F2_SHIFT                                               0
#define SPPTR0_F2_MASK                                       0x000001ff
#define SPPTR0_F2_RD(src)                        (((src) & 0x000001ff))
#define SPPTR0_F2_WR(src)                   (((u32)(src)) & 0x000001ff)
#define SPPTR0_F2_SET(dst,src) \
                          (((dst) & ~0x000001ff) | (((u32)(src)) & 0x000001ff))

/*	Register dfclsresdbptr0	*/ 
/*	 Fields dfclsresdbpriority	 */
#define DFCLSRESDBPRIORITY0_F2_WIDTH                                  3
#define DFCLSRESDBPRIORITY0_F2_SHIFT                                 10
#define DFCLSRESDBPRIORITY0_F2_MASK                          0x00001c00
#define DFCLSRESDBPRIORITY0_F2_RD(src)       (((src) & 0x00001c00)>>10)
#define DFCLSRESDBPRIORITY0_F2_WR(src)  (((u32)(src)<<10) & 0x00001c00)
#define DFCLSRESDBPRIORITY0_F2_SET(dst,src) \
                      (((dst) & ~0x00001c00) | (((u32)(src)<<10) & 0x00001c00))
/*	 Fields dfclsresdbptr	 */
#define DFCLSRESDBPTR0_F2_WIDTH                                      10
#define DFCLSRESDBPTR0_F2_SHIFT                                       0
#define DFCLSRESDBPTR0_F2_MASK                               0x000003ff
#define DFCLSRESDBPTR0_F2_RD(src)                (((src) & 0x000003ff))
#define DFCLSRESDBPTR0_F2_WR(src)           (((u32)(src)) & 0x000003ff)
#define DFCLSRESDBPTR0_F2_SET(dst,src) \
                          (((dst) & ~0x000003ff) | (((u32)(src)) & 0x000003ff))

/*	Register dfclsresdb0_0	*/ 
/*	 Fields dfclsresdb	 */
#define DFCLSRESDB0_F5_WIDTH                                         32
#define DFCLSRESDB0_F5_SHIFT                                          0
#define DFCLSRESDB0_F5_MASK                                  0xffffffff
#define DFCLSRESDB0_F5_RD(src)                   (((src) & 0xffffffff))
#define DFCLSRESDB0_F5_WR(src)              (((u32)(src)) & 0xffffffff)
#define DFCLSRESDB0_F5_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register dfclsresdb0_1	*/ 
/*	 Fields dfclsresdb	 */
#define DFCLSRESDB1_F5_WIDTH                                         32
#define DFCLSRESDB1_F5_SHIFT                                          0
#define DFCLSRESDB1_F5_MASK                                  0xffffffff
#define DFCLSRESDB1_F5_RD(src)                   (((src) & 0xffffffff))
#define DFCLSRESDB1_F5_WR(src)              (((u32)(src)) & 0xffffffff)
#define DFCLSRESDB1_F5_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register dfclsresdb0_2	*/ 
/*	 Fields dfclsresdb	 */
#define DFCLSRESDB2_F5_WIDTH                                         32
#define DFCLSRESDB2_F5_SHIFT                                          0
#define DFCLSRESDB2_F5_MASK                                  0xffffffff
#define DFCLSRESDB2_F5_RD(src)                   (((src) & 0xffffffff))
#define DFCLSRESDB2_F5_WR(src)              (((u32)(src)) & 0xffffffff)
#define DFCLSRESDB2_F5_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register dfclsresdb0_3	*/ 
/*	 Fields dfclsresdb	 */
#define DFCLSRESDB3_F5_WIDTH                                         32
#define DFCLSRESDB3_F5_SHIFT                                          0
#define DFCLSRESDB3_F5_MASK                                  0xffffffff
#define DFCLSRESDB3_F5_RD(src)                   (((src) & 0xffffffff))
#define DFCLSRESDB3_F5_WR(src)              (((u32)(src)) & 0xffffffff)
#define DFCLSRESDB3_F5_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register dfclsresdb0_4	*/ 
/*	 Fields dfclsresdb	 */
#define DFCLSRESDB4_F5_WIDTH                                         32
#define DFCLSRESDB4_F5_SHIFT                                          0
#define DFCLSRESDB4_F5_MASK                                  0xffffffff
#define DFCLSRESDB4_F5_RD(src)                   (((src) & 0xffffffff))
#define DFCLSRESDB4_F5_WR(src)              (((u32)(src)) & 0xffffffff)
#define DFCLSRESDB4_F5_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register dfclsresdb0_5	*/ 
/*	 Fields dfclsresdb	 */
#define DFCLSRESDB5_F5_WIDTH                                         32
#define DFCLSRESDB5_F5_SHIFT                                          0
#define DFCLSRESDB5_F5_MASK                                  0xffffffff
#define DFCLSRESDB5_F5_RD(src)                   (((src) & 0xffffffff))
#define DFCLSRESDB5_F5_WR(src)              (((u32)(src)) & 0xffffffff)
#define DFCLSRESDB5_F5_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register parser_ctl0	*/ 
/*	 Fields pkt_data_msk_en	 */
#define PKT_DATA_MSK_EN0_F2_WIDTH                                     1
#define PKT_DATA_MSK_EN0_F2_SHIFT                                    31
#define PKT_DATA_MSK_EN0_F2_MASK                             0x80000000
#define PKT_DATA_MSK_EN0_F2_RD(src)          (((src) & 0x80000000)>>31)
#define PKT_DATA_MSK_EN0_F2_WR(src)     (((u32)(src)<<31) & 0x80000000)
#define PKT_DATA_MSK_EN0_F2_SET(dst,src) \
                      (((dst) & ~0x80000000) | (((u32)(src)<<31) & 0x80000000))
/*	 Fields use_default_ptr_as_nxt_dec_ptr	 */
#define USE_DEFAULT_PTR_AS_NXT_DEC_PTR0_F2_WIDTH                      1
#define USE_DEFAULT_PTR_AS_NXT_DEC_PTR0_F2_SHIFT                     30
#define USE_DEFAULT_PTR_AS_NXT_DEC_PTR0_F2_MASK              0x40000000
#define USE_DEFAULT_PTR_AS_NXT_DEC_PTR0_F2_RD(src) \
                                                    (((src) & 0x40000000)>>30)
#define USE_DEFAULT_PTR_AS_NXT_DEC_PTR0_F2_WR(src) \
                                                (((u32)(src)<<30) & 0x40000000)
#define USE_DEFAULT_PTR_AS_NXT_DEC_PTR0_F2_SET(dst,src) \
                      (((dst) & ~0x40000000) | (((u32)(src)<<30) & 0x40000000))
/*	 Fields parser_halt	 */
#define PARSER_HALT0_F2_WIDTH                                         1
#define PARSER_HALT0_F2_SHIFT                                         0
#define PARSER_HALT0_F2_MASK                                 0x00000001
#define PARSER_HALT0_F2_RD(src)                  (((src) & 0x00000001))
#define PARSER_HALT0_F2_WR(src)             (((u32)(src)) & 0x00000001)
#define PARSER_HALT0_F2_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register tmaxhop0	*/ 
/*	 Fields tmaxhop	 */
#define TMAXHOP0_F2_WIDTH                                             8
#define TMAXHOP0_F2_SHIFT                                             0
#define TMAXHOP0_F2_MASK                                     0x000000ff
#define TMAXHOP0_F2_RD(src)                      (((src) & 0x000000ff))
#define TMAXHOP0_F2_WR(src)                 (((u32)(src)) & 0x000000ff)
#define TMAXHOP0_F2_SET(dst,src) \
                          (((dst) & ~0x000000ff) | (((u32)(src)) & 0x000000ff))

/*	Register portnum0	*/ 
/*	 Fields portnum0	 */
#define PORTNUM00_F2_WIDTH                                            8
#define PORTNUM00_F2_SHIFT                                            0
#define PORTNUM00_F2_MASK                                    0x000000ff
#define PORTNUM00_F2_RD(src)                     (((src) & 0x000000ff))
#define PORTNUM00_F2_WR(src)                (((u32)(src)) & 0x000000ff)
#define PORTNUM00_F2_SET(dst,src) \
                          (((dst) & ~0x000000ff) | (((u32)(src)) & 0x000000ff))

/*	Register rss_ctrl0	*/ 
/*	 Fields ipv6_hashtype	 */
#define IPV6_HASHTYPE0_F2_WIDTH                                       2
#define IPV6_HASHTYPE0_F2_SHIFT                                       3
#define IPV6_HASHTYPE0_F2_MASK                               0x00000018
#define IPV6_HASHTYPE0_F2_RD(src)             (((src) & 0x00000018)>>3)
#define IPV6_HASHTYPE0_F2_WR(src)        (((u32)(src)<<3) & 0x00000018)
#define IPV6_HASHTYPE0_F2_SET(dst,src) \
                       (((dst) & ~0x00000018) | (((u32)(src)<<3) & 0x00000018))
/*	 Fields ipv4_hashtype	 */
#define IPV4_HASHTYPE0_F2_WIDTH                                       2
#define IPV4_HASHTYPE0_F2_SHIFT                                       1
#define IPV4_HASHTYPE0_F2_MASK                               0x00000006
#define IPV4_HASHTYPE0_F2_RD(src)             (((src) & 0x00000006)>>1)
#define IPV4_HASHTYPE0_F2_WR(src)        (((u32)(src)<<1) & 0x00000006)
#define IPV4_HASHTYPE0_F2_SET(dst,src) \
                       (((dst) & ~0x00000006) | (((u32)(src)<<1) & 0x00000006))
/*	 Fields enable	 */
#define ENABLE0_F4_WIDTH                                              1
#define ENABLE0_F4_SHIFT                                              0
#define ENABLE0_F4_MASK                                      0x00000001
#define ENABLE0_F4_RD(src)                       (((src) & 0x00000001))
#define ENABLE0_F4_WR(src)                  (((u32)(src)) & 0x00000001)
#define ENABLE0_F4_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register parser_status0	*/ 
/*	 Fields itableErr	 */
#define ITABLEERR0_F2_WIDTH                                           1
#define ITABLEERR0_F2_SHIFT                                           8
#define ITABLEERR0_F2_MASK                                   0x00000100
#define ITABLEERR0_F2_RD(src)                 (((src) & 0x00000100)>>8)
#define ITABLEERR0_F2_WR(src)            (((u32)(src)<<8) & 0x00000100)
#define ITABLEERR0_F2_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields SrchDbRamErr	 */
#define SRCHDBRAMERR0_F2_WIDTH                                        1
#define SRCHDBRAMERR0_F2_SHIFT                                        7
#define SRCHDBRAMERR0_F2_MASK                                0x00000080
#define SRCHDBRAMERR0_F2_RD(src)              (((src) & 0x00000080)>>7)
#define SRCHDBRAMERR0_F2_WR(src)         (((u32)(src)<<7) & 0x00000080)
#define SRCHDBRAMERR0_F2_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*	 Fields PrsrDbRamErr	 */
#define PRSRDBRAMERR0_F2_WIDTH                                        1
#define PRSRDBRAMERR0_F2_SHIFT                                        6
#define PRSRDBRAMERR0_F2_MASK                                0x00000040
#define PRSRDBRAMERR0_F2_RD(src)              (((src) & 0x00000040)>>6)
#define PRSRDBRAMERR0_F2_WR(src)         (((u32)(src)<<6) & 0x00000040)
#define PRSRDBRAMERR0_F2_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*	 Fields PktRamErr	 */
#define PKTRAMERR0_F2_WIDTH                                           1
#define PKTRAMERR0_F2_SHIFT                                           5
#define PKTRAMERR0_F2_MASK                                   0x00000020
#define PKTRAMERR0_F2_RD(src)                 (((src) & 0x00000020)>>5)
#define PKTRAMERR0_F2_WR(src)            (((u32)(src)<<5) & 0x00000020)
#define PKTRAMERR0_F2_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*	 Fields PTRamErr	 */
#define PTRAMERR0_F2_WIDTH                                            1
#define PTRAMERR0_F2_SHIFT                                            4
#define PTRAMERR0_F2_MASK                                    0x00000010
#define PTRAMERR0_F2_RD(src)                  (((src) & 0x00000010)>>4)
#define PTRAMERR0_F2_WR(src)             (((u32)(src)<<4) & 0x00000010)
#define PTRAMERR0_F2_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*	 Fields PrsrInvMSBStrErr	 */
#define PRSRINVMSBSTRERR0_F2_WIDTH                                    1
#define PRSRINVMSBSTRERR0_F2_SHIFT                                    3
#define PRSRINVMSBSTRERR0_F2_MASK                            0x00000008
#define PRSRINVMSBSTRERR0_F2_RD(src)          (((src) & 0x00000008)>>3)
#define PRSRINVMSBSTRERR0_F2_WR(src)     (((u32)(src)<<3) & 0x00000008)
#define PRSRINVMSBSTRERR0_F2_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*	 Fields PktOffsetExEop	 */
#define PKTOFFSETEXEOP0_F2_WIDTH                                      1
#define PKTOFFSETEXEOP0_F2_SHIFT                                      2
#define PKTOFFSETEXEOP0_F2_MASK                              0x00000004
#define PKTOFFSETEXEOP0_F2_RD(src)            (((src) & 0x00000004)>>2)
#define PKTOFFSETEXEOP0_F2_WR(src)       (((u32)(src)<<2) & 0x00000004)
#define PKTOFFSETEXEOP0_F2_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields maxhoperr	 */
#define MAXHOPERR0_F2_WIDTH                                           1
#define MAXHOPERR0_F2_SHIFT                                           1
#define MAXHOPERR0_F2_MASK                                   0x00000002
#define MAXHOPERR0_F2_RD(src)                 (((src) & 0x00000002)>>1)
#define MAXHOPERR0_F2_WR(src)            (((u32)(src)<<1) & 0x00000002)
#define MAXHOPERR0_F2_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields parser_halt_status	 */
#define PARSER_HALT_STATUS0_F2_WIDTH                                  1
#define PARSER_HALT_STATUS0_F2_SHIFT                                  0
#define PARSER_HALT_STATUS0_F2_MASK                          0x00000001
#define PARSER_HALT_STATUS0_F2_RD(src)           (((src) & 0x00000001))
#define PARSER_HALT_STATUS0_F2_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register parser_status0Mask	*/
/*    Mask Register Fields itableErrMask    */
#define ITABLEERRMASK_F5_WIDTH                                        1
#define ITABLEERRMASK_F5_SHIFT                                        8
#define ITABLEERRMASK_F5_MASK                                0x00000100
#define ITABLEERRMASK_F5_RD(src)              (((src) & 0x00000100)>>8)
#define ITABLEERRMASK_F5_WR(src)         (((u32)(src)<<8) & 0x00000100)
#define ITABLEERRMASK_F5_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*    Mask Register Fields SrchDbRamErrMask    */
#define SRCHDBRAMERRMASK_F5_WIDTH                                     1
#define SRCHDBRAMERRMASK_F5_SHIFT                                     7
#define SRCHDBRAMERRMASK_F5_MASK                             0x00000080
#define SRCHDBRAMERRMASK_F5_RD(src)           (((src) & 0x00000080)>>7)
#define SRCHDBRAMERRMASK_F5_WR(src)      (((u32)(src)<<7) & 0x00000080)
#define SRCHDBRAMERRMASK_F5_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*    Mask Register Fields PrsrDbRamErrMask    */
#define PRSRDBRAMERRMASK_F5_WIDTH                                     1
#define PRSRDBRAMERRMASK_F5_SHIFT                                     6
#define PRSRDBRAMERRMASK_F5_MASK                             0x00000040
#define PRSRDBRAMERRMASK_F5_RD(src)           (((src) & 0x00000040)>>6)
#define PRSRDBRAMERRMASK_F5_WR(src)      (((u32)(src)<<6) & 0x00000040)
#define PRSRDBRAMERRMASK_F5_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*    Mask Register Fields PktRamErrMask    */
#define PKTRAMERRMASK_F5_WIDTH                                        1
#define PKTRAMERRMASK_F5_SHIFT                                        5
#define PKTRAMERRMASK_F5_MASK                                0x00000020
#define PKTRAMERRMASK_F5_RD(src)              (((src) & 0x00000020)>>5)
#define PKTRAMERRMASK_F5_WR(src)         (((u32)(src)<<5) & 0x00000020)
#define PKTRAMERRMASK_F5_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*    Mask Register Fields PTRamErrMask    */
#define PTRAMERRMASK_F5_WIDTH                                         1
#define PTRAMERRMASK_F5_SHIFT                                         4
#define PTRAMERRMASK_F5_MASK                                 0x00000010
#define PTRAMERRMASK_F5_RD(src)               (((src) & 0x00000010)>>4)
#define PTRAMERRMASK_F5_WR(src)          (((u32)(src)<<4) & 0x00000010)
#define PTRAMERRMASK_F5_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*    Mask Register Fields PrsrInvMSBStrErrMask    */
#define PRSRINVMSBSTRERRMASK_F5_WIDTH                                 1
#define PRSRINVMSBSTRERRMASK_F5_SHIFT                                 3
#define PRSRINVMSBSTRERRMASK_F5_MASK                         0x00000008
#define PRSRINVMSBSTRERRMASK_F5_RD(src)       (((src) & 0x00000008)>>3)
#define PRSRINVMSBSTRERRMASK_F5_WR(src)  (((u32)(src)<<3) & 0x00000008)
#define PRSRINVMSBSTRERRMASK_F5_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*    Mask Register Fields PktOffsetExEopMask    */
#define PKTOFFSETEXEOPMASK_F5_WIDTH                                   1
#define PKTOFFSETEXEOPMASK_F5_SHIFT                                   2
#define PKTOFFSETEXEOPMASK_F5_MASK                           0x00000004
#define PKTOFFSETEXEOPMASK_F5_RD(src)         (((src) & 0x00000004)>>2)
#define PKTOFFSETEXEOPMASK_F5_WR(src)    (((u32)(src)<<2) & 0x00000004)
#define PKTOFFSETEXEOPMASK_F5_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*    Mask Register Fields maxhoperrMask    */
#define MAXHOPERRMASK_F5_WIDTH                                        1
#define MAXHOPERRMASK_F5_SHIFT                                        1
#define MAXHOPERRMASK_F5_MASK                                0x00000002
#define MAXHOPERRMASK_F5_RD(src)              (((src) & 0x00000002)>>1)
#define MAXHOPERRMASK_F5_WR(src)         (((u32)(src)<<1) & 0x00000002)
#define MAXHOPERRMASK_F5_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*    Mask Register Fields parser_halt_statusMask    */
#define PARSER_HALT_STATUSMASK_F5_WIDTH                               1
#define PARSER_HALT_STATUSMASK_F5_SHIFT                               0
#define PARSER_HALT_STATUSMASK_F5_MASK                       0x00000001
#define PARSER_HALT_STATUSMASK_F5_RD(src)        (((src) & 0x00000001))
#define PARSER_HALT_STATUSMASK_F5_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register snptr_change_status0	*/ 
/*	 Fields snptr_change_done	 */
#define SNPTR_CHANGE_DONE0_F2_WIDTH                                   1
#define SNPTR_CHANGE_DONE0_F2_SHIFT                                   0
#define SNPTR_CHANGE_DONE0_F2_MASK                           0x00000001
#define SNPTR_CHANGE_DONE0_F2_RD(src)            (((src) & 0x00000001))
#define SNPTR_CHANGE_DONE0_F2_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register dcplr0_fifo_empty_sts	*/ 
/*	 Fields srchstr_fifo_empty	 */
#define SRCHSTR_FIFO_EMPTY_WIDTH                                      1
#define SRCHSTR_FIFO_EMPTY_SHIFT                                      3
#define SRCHSTR_FIFO_EMPTY_MASK                              0x00000008
#define SRCHSTR_FIFO_EMPTY_RD(src)            (((src) & 0x00000008)>>3)
#define SRCHSTR_FIFO_EMPTY_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*	 Fields hash_fifo_empty	 */
#define HASH_FIFO_EMPTY_WIDTH                                         1
#define HASH_FIFO_EMPTY_SHIFT                                         2
#define HASH_FIFO_EMPTY_MASK                                 0x00000004
#define HASH_FIFO_EMPTY_RD(src)               (((src) & 0x00000004)>>2)
#define HASH_FIFO_EMPTY_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields dbout_fifo_empty	 */
#define DBOUT_FIFO_EMPTY_WIDTH                                        1
#define DBOUT_FIFO_EMPTY_SHIFT                                        1
#define DBOUT_FIFO_EMPTY_MASK                                0x00000002
#define DBOUT_FIFO_EMPTY_RD(src)              (((src) & 0x00000002)>>1)
#define DBOUT_FIFO_EMPTY_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields dbctl_fifo_empty	 */
#define DBCTL_FIFO_EMPTY_WIDTH                                        1
#define DBCTL_FIFO_EMPTY_SHIFT                                        0
#define DBCTL_FIFO_EMPTY_MASK                                0x00000001
#define DBCTL_FIFO_EMPTY_RD(src)                 (((src) & 0x00000001))
#define DBCTL_FIFO_EMPTY_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register itable0_err_diagnostic	*/ 
/*	 Fields Error_Addr	 */
#define ERROR_ADDR_F22_WIDTH                                          7
#define ERROR_ADDR_F22_SHIFT                                          2
#define ERROR_ADDR_F22_MASK                                  0x000001fc
#define ERROR_ADDR_F22_RD(src)                (((src) & 0x000001fc)>>2)
#define ERROR_ADDR_F22_WR(src)           (((u32)(src)<<2) & 0x000001fc)
#define ERROR_ADDR_F22_SET(dst,src) \
                       (((dst) & ~0x000001fc) | (((u32)(src)<<2) & 0x000001fc))
/*	 Fields Error_Addr_Enable	 */
#define ERROR_ADDR_ENABLE_F22_WIDTH                                   1
#define ERROR_ADDR_ENABLE_F22_SHIFT                                   1
#define ERROR_ADDR_ENABLE_F22_MASK                           0x00000002
#define ERROR_ADDR_ENABLE_F22_RD(src)         (((src) & 0x00000002)>>1)
#define ERROR_ADDR_ENABLE_F22_WR(src)    (((u32)(src)<<1) & 0x00000002)
#define ERROR_ADDR_ENABLE_F22_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields Force_Read_Error_Enable	 */
#define FORCE_READ_ERROR_ENABLE_F22_WIDTH                             1
#define FORCE_READ_ERROR_ENABLE_F22_SHIFT                             0
#define FORCE_READ_ERROR_ENABLE_F22_MASK                     0x00000001
#define FORCE_READ_ERROR_ENABLE_F22_RD(src)      (((src) & 0x00000001))
#define FORCE_READ_ERROR_ENABLE_F22_WR(src) \
                                                    (((u32)(src)) & 0x00000001)
#define FORCE_READ_ERROR_ENABLE_F22_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register pktram0_err_diagnostic	*/ 
/*	 Fields Error_Addr	 */
#define ERROR_ADDR_F23_WIDTH                                          6
#define ERROR_ADDR_F23_SHIFT                                          2
#define ERROR_ADDR_F23_MASK                                  0x000000fc
#define ERROR_ADDR_F23_RD(src)                (((src) & 0x000000fc)>>2)
#define ERROR_ADDR_F23_WR(src)           (((u32)(src)<<2) & 0x000000fc)
#define ERROR_ADDR_F23_SET(dst,src) \
                       (((dst) & ~0x000000fc) | (((u32)(src)<<2) & 0x000000fc))
/*	 Fields Error_Addr_Enable	 */
#define ERROR_ADDR_ENABLE_F23_WIDTH                                   1
#define ERROR_ADDR_ENABLE_F23_SHIFT                                   1
#define ERROR_ADDR_ENABLE_F23_MASK                           0x00000002
#define ERROR_ADDR_ENABLE_F23_RD(src)         (((src) & 0x00000002)>>1)
#define ERROR_ADDR_ENABLE_F23_WR(src)    (((u32)(src)<<1) & 0x00000002)
#define ERROR_ADDR_ENABLE_F23_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields Force_Read_Error_Enable	 */
#define FORCE_READ_ERROR_ENABLE_F23_WIDTH                             1
#define FORCE_READ_ERROR_ENABLE_F23_SHIFT                             0
#define FORCE_READ_ERROR_ENABLE_F23_MASK                     0x00000001
#define FORCE_READ_ERROR_ENABLE_F23_RD(src)      (((src) & 0x00000001))
#define FORCE_READ_ERROR_ENABLE_F23_WR(src) \
                                                    (((u32)(src)) & 0x00000001)
#define FORCE_READ_ERROR_ENABLE_F23_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register itable0_ctrl	*/ 
/*	 Fields rme	 */
#define RME_F41_WIDTH                                                 1
#define RME_F41_SHIFT                                                 2
#define RME_F41_MASK                                         0x00000004
#define RME_F41_RD(src)                       (((src) & 0x00000004)>>2)
#define RME_F41_WR(src)                  (((u32)(src)<<2) & 0x00000004)
#define RME_F41_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields rm	 */
#define RM_F73_WIDTH                                                  2
#define RM_F73_SHIFT                                                  0
#define RM_F73_MASK                                          0x00000003
#define RM_F73_RD(src)                           (((src) & 0x00000003))
#define RM_F73_WR(src)                      (((u32)(src)) & 0x00000003)
#define RM_F73_SET(dst,src) \
                          (((dst) & ~0x00000003) | (((u32)(src)) & 0x00000003))

/*	Register lstnvst0	*/ 
/*	 Fields lstnvst	 */
#define LSTNVST0_F2_WIDTH                                            14
#define LSTNVST0_F2_SHIFT                                             0
#define LSTNVST0_F2_MASK                                     0x00003fff
#define LSTNVST0_F2_RD(src)                      (((src) & 0x00003fff))
#define LSTNVST0_F2_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst0_0	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST0_F10_WIDTH                                          14
#define LTRCNVST0_F10_SHIFT                                           0
#define LTRCNVST0_F10_MASK                                   0x00003fff
#define LTRCNVST0_F10_RD(src)                    (((src) & 0x00003fff))
#define LTRCNVST0_F10_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst0_1	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST1_F10_WIDTH                                          14
#define LTRCNVST1_F10_SHIFT                                           0
#define LTRCNVST1_F10_MASK                                   0x00003fff
#define LTRCNVST1_F10_RD(src)                    (((src) & 0x00003fff))
#define LTRCNVST1_F10_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst0_2	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST2_F10_WIDTH                                          14
#define LTRCNVST2_F10_SHIFT                                           0
#define LTRCNVST2_F10_MASK                                   0x00003fff
#define LTRCNVST2_F10_RD(src)                    (((src) & 0x00003fff))
#define LTRCNVST2_F10_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst0_3	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST3_F10_WIDTH                                          14
#define LTRCNVST3_F10_SHIFT                                           0
#define LTRCNVST3_F10_MASK                                   0x00003fff
#define LTRCNVST3_F10_RD(src)                    (((src) & 0x00003fff))
#define LTRCNVST3_F10_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst0_4	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST4_F10_WIDTH                                          14
#define LTRCNVST4_F10_SHIFT                                           0
#define LTRCNVST4_F10_MASK                                   0x00003fff
#define LTRCNVST4_F10_RD(src)                    (((src) & 0x00003fff))
#define LTRCNVST4_F10_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst0_5	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST5_F10_WIDTH                                          14
#define LTRCNVST5_F10_SHIFT                                           0
#define LTRCNVST5_F10_MASK                                   0x00003fff
#define LTRCNVST5_F10_RD(src)                    (((src) & 0x00003fff))
#define LTRCNVST5_F10_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst0_6	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST6_F5_WIDTH                                           14
#define LTRCNVST6_F5_SHIFT                                            0
#define LTRCNVST6_F5_MASK                                    0x00003fff
#define LTRCNVST6_F5_RD(src)                     (((src) & 0x00003fff))
#define LTRCNVST6_F5_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst0_7	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST7_F5_WIDTH                                           14
#define LTRCNVST7_F5_SHIFT                                            0
#define LTRCNVST7_F5_MASK                                    0x00003fff
#define LTRCNVST7_F5_RD(src)                     (((src) & 0x00003fff))
#define LTRCNVST7_F5_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst0_8	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST8_F5_WIDTH                                           14
#define LTRCNVST8_F5_SHIFT                                            0
#define LTRCNVST8_F5_MASK                                    0x00003fff
#define LTRCNVST8_F5_RD(src)                     (((src) & 0x00003fff))
#define LTRCNVST8_F5_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst0_9	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST9_F5_WIDTH                                           14
#define LTRCNVST9_F5_SHIFT                                            0
#define LTRCNVST9_F5_MASK                                    0x00003fff
#define LTRCNVST9_F5_RD(src)                     (((src) & 0x00003fff))
#define LTRCNVST9_F5_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst0_10	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST0_F11_WIDTH                                          14
#define LTRCNVST0_F11_SHIFT                                           0
#define LTRCNVST0_F11_MASK                                   0x00003fff
#define LTRCNVST0_F11_RD(src)                    (((src) & 0x00003fff))
#define LTRCNVST0_F11_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst0_11	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST1_F11_WIDTH                                          14
#define LTRCNVST1_F11_SHIFT                                           0
#define LTRCNVST1_F11_MASK                                   0x00003fff
#define LTRCNVST1_F11_RD(src)                    (((src) & 0x00003fff))
#define LTRCNVST1_F11_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst0_12	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST2_F11_WIDTH                                          14
#define LTRCNVST2_F11_SHIFT                                           0
#define LTRCNVST2_F11_MASK                                   0x00003fff
#define LTRCNVST2_F11_RD(src)                    (((src) & 0x00003fff))
#define LTRCNVST2_F11_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst0_13	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST3_F11_WIDTH                                          14
#define LTRCNVST3_F11_SHIFT                                           0
#define LTRCNVST3_F11_MASK                                   0x00003fff
#define LTRCNVST3_F11_RD(src)                    (((src) & 0x00003fff))
#define LTRCNVST3_F11_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst0_14	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST4_F11_WIDTH                                          14
#define LTRCNVST4_F11_SHIFT                                           0
#define LTRCNVST4_F11_MASK                                   0x00003fff
#define LTRCNVST4_F11_RD(src)                    (((src) & 0x00003fff))
#define LTRCNVST4_F11_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst0_15	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST5_F11_WIDTH                                          14
#define LTRCNVST5_F11_SHIFT                                           0
#define LTRCNVST5_F11_MASK                                   0x00003fff
#define LTRCNVST5_F11_RD(src)                    (((src) & 0x00003fff))
#define LTRCNVST5_F11_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvststr0_0	*/ 
/*	 Fields ftrcnvststrt	 */
#define FTRCNVSTSTRT0_F5_WIDTH                                       14
#define FTRCNVSTSTRT0_F5_SHIFT                                        0
#define FTRCNVSTSTRT0_F5_MASK                                0x00003fff
#define FTRCNVSTSTRT0_F5_RD(src)                 (((src) & 0x00003fff))
#define FTRCNVSTSTRT0_F5_WR(src)            (((u32)(src)) & 0x00003fff)
#define FTRCNVSTSTRT0_F5_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst0_0	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST0_F10_WIDTH                                          14
#define FTRCNVST0_F10_SHIFT                                           0
#define FTRCNVST0_F10_MASK                                   0x00003fff
#define FTRCNVST0_F10_RD(src)                    (((src) & 0x00003fff))
#define FTRCNVST0_F10_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst0_1	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST1_F10_WIDTH                                          14
#define FTRCNVST1_F10_SHIFT                                           0
#define FTRCNVST1_F10_MASK                                   0x00003fff
#define FTRCNVST1_F10_RD(src)                    (((src) & 0x00003fff))
#define FTRCNVST1_F10_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst0_2	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST2_F10_WIDTH                                          14
#define FTRCNVST2_F10_SHIFT                                           0
#define FTRCNVST2_F10_MASK                                   0x00003fff
#define FTRCNVST2_F10_RD(src)                    (((src) & 0x00003fff))
#define FTRCNVST2_F10_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst0_3	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST3_F10_WIDTH                                          14
#define FTRCNVST3_F10_SHIFT                                           0
#define FTRCNVST3_F10_MASK                                   0x00003fff
#define FTRCNVST3_F10_RD(src)                    (((src) & 0x00003fff))
#define FTRCNVST3_F10_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst0_4	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST4_F10_WIDTH                                          14
#define FTRCNVST4_F10_SHIFT                                           0
#define FTRCNVST4_F10_MASK                                   0x00003fff
#define FTRCNVST4_F10_RD(src)                    (((src) & 0x00003fff))
#define FTRCNVST4_F10_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst0_5	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST5_F10_WIDTH                                          14
#define FTRCNVST5_F10_SHIFT                                           0
#define FTRCNVST5_F10_MASK                                   0x00003fff
#define FTRCNVST5_F10_RD(src)                    (((src) & 0x00003fff))
#define FTRCNVST5_F10_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst0_6	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST6_F5_WIDTH                                           14
#define FTRCNVST6_F5_SHIFT                                            0
#define FTRCNVST6_F5_MASK                                    0x00003fff
#define FTRCNVST6_F5_RD(src)                     (((src) & 0x00003fff))
#define FTRCNVST6_F5_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst0_7	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST7_F5_WIDTH                                           14
#define FTRCNVST7_F5_SHIFT                                            0
#define FTRCNVST7_F5_MASK                                    0x00003fff
#define FTRCNVST7_F5_RD(src)                     (((src) & 0x00003fff))
#define FTRCNVST7_F5_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst0_8	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST8_F5_WIDTH                                           14
#define FTRCNVST8_F5_SHIFT                                            0
#define FTRCNVST8_F5_MASK                                    0x00003fff
#define FTRCNVST8_F5_RD(src)                     (((src) & 0x00003fff))
#define FTRCNVST8_F5_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst0_9	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST9_F5_WIDTH                                           14
#define FTRCNVST9_F5_SHIFT                                            0
#define FTRCNVST9_F5_MASK                                    0x00003fff
#define FTRCNVST9_F5_RD(src)                     (((src) & 0x00003fff))
#define FTRCNVST9_F5_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst0_10	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST0_F11_WIDTH                                          14
#define FTRCNVST0_F11_SHIFT                                           0
#define FTRCNVST0_F11_MASK                                   0x00003fff
#define FTRCNVST0_F11_RD(src)                    (((src) & 0x00003fff))
#define FTRCNVST0_F11_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst0_11	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST1_F11_WIDTH                                          14
#define FTRCNVST1_F11_SHIFT                                           0
#define FTRCNVST1_F11_MASK                                   0x00003fff
#define FTRCNVST1_F11_RD(src)                    (((src) & 0x00003fff))
#define FTRCNVST1_F11_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst0_12	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST2_F11_WIDTH                                          14
#define FTRCNVST2_F11_SHIFT                                           0
#define FTRCNVST2_F11_MASK                                   0x00003fff
#define FTRCNVST2_F11_RD(src)                    (((src) & 0x00003fff))
#define FTRCNVST2_F11_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst0_13	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST3_F11_WIDTH                                          14
#define FTRCNVST3_F11_SHIFT                                           0
#define FTRCNVST3_F11_MASK                                   0x00003fff
#define FTRCNVST3_F11_RD(src)                    (((src) & 0x00003fff))
#define FTRCNVST3_F11_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst0_14	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST4_F11_WIDTH                                          14
#define FTRCNVST4_F11_SHIFT                                           0
#define FTRCNVST4_F11_MASK                                   0x00003fff
#define FTRCNVST4_F11_RD(src)                    (((src) & 0x00003fff))
#define FTRCNVST4_F11_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst0_15	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST5_F11_WIDTH                                          14
#define FTRCNVST5_F11_SHIFT                                           0
#define FTRCNVST5_F11_MASK                                   0x00003fff
#define FTRCNVST5_F11_RD(src)                    (((src) & 0x00003fff))
#define FTRCNVST5_F11_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmon0_0	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON0_F10_WIDTH                                        14
#define TRCNVSTMON0_F10_SHIFT                                         0
#define TRCNVSTMON0_F10_MASK                                 0x00003fff
#define TRCNVSTMON0_F10_RD(src)                  (((src) & 0x00003fff))
#define TRCNVSTMON0_F10_WR(src)             (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON0_F10_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt0_0	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT0_F10_WIDTH                                     32
#define TRCNVSTMONCNT0_F10_SHIFT                                      0
#define TRCNVSTMONCNT0_F10_MASK                              0xffffffff
#define TRCNVSTMONCNT0_F10_RD(src)               (((src) & 0xffffffff))
#define TRCNVSTMONCNT0_F10_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon0_1	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON1_F10_WIDTH                                        14
#define TRCNVSTMON1_F10_SHIFT                                         0
#define TRCNVSTMON1_F10_MASK                                 0x00003fff
#define TRCNVSTMON1_F10_RD(src)                  (((src) & 0x00003fff))
#define TRCNVSTMON1_F10_WR(src)             (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON1_F10_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt0_1	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT1_F10_WIDTH                                     32
#define TRCNVSTMONCNT1_F10_SHIFT                                      0
#define TRCNVSTMONCNT1_F10_MASK                              0xffffffff
#define TRCNVSTMONCNT1_F10_RD(src)               (((src) & 0xffffffff))
#define TRCNVSTMONCNT1_F10_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon0_2	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON2_F10_WIDTH                                        14
#define TRCNVSTMON2_F10_SHIFT                                         0
#define TRCNVSTMON2_F10_MASK                                 0x00003fff
#define TRCNVSTMON2_F10_RD(src)                  (((src) & 0x00003fff))
#define TRCNVSTMON2_F10_WR(src)             (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON2_F10_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt0_2	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT2_F10_WIDTH                                     32
#define TRCNVSTMONCNT2_F10_SHIFT                                      0
#define TRCNVSTMONCNT2_F10_MASK                              0xffffffff
#define TRCNVSTMONCNT2_F10_RD(src)               (((src) & 0xffffffff))
#define TRCNVSTMONCNT2_F10_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon0_3	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON3_F10_WIDTH                                        14
#define TRCNVSTMON3_F10_SHIFT                                         0
#define TRCNVSTMON3_F10_MASK                                 0x00003fff
#define TRCNVSTMON3_F10_RD(src)                  (((src) & 0x00003fff))
#define TRCNVSTMON3_F10_WR(src)             (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON3_F10_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt0_3	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT3_F10_WIDTH                                     32
#define TRCNVSTMONCNT3_F10_SHIFT                                      0
#define TRCNVSTMONCNT3_F10_MASK                              0xffffffff
#define TRCNVSTMONCNT3_F10_RD(src)               (((src) & 0xffffffff))
#define TRCNVSTMONCNT3_F10_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon0_4	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON4_F10_WIDTH                                        14
#define TRCNVSTMON4_F10_SHIFT                                         0
#define TRCNVSTMON4_F10_MASK                                 0x00003fff
#define TRCNVSTMON4_F10_RD(src)                  (((src) & 0x00003fff))
#define TRCNVSTMON4_F10_WR(src)             (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON4_F10_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt0_4	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT4_F10_WIDTH                                     32
#define TRCNVSTMONCNT4_F10_SHIFT                                      0
#define TRCNVSTMONCNT4_F10_MASK                              0xffffffff
#define TRCNVSTMONCNT4_F10_RD(src)               (((src) & 0xffffffff))
#define TRCNVSTMONCNT4_F10_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon0_5	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON5_F10_WIDTH                                        14
#define TRCNVSTMON5_F10_SHIFT                                         0
#define TRCNVSTMON5_F10_MASK                                 0x00003fff
#define TRCNVSTMON5_F10_RD(src)                  (((src) & 0x00003fff))
#define TRCNVSTMON5_F10_WR(src)             (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON5_F10_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt0_5	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT5_F10_WIDTH                                     32
#define TRCNVSTMONCNT5_F10_SHIFT                                      0
#define TRCNVSTMONCNT5_F10_MASK                              0xffffffff
#define TRCNVSTMONCNT5_F10_RD(src)               (((src) & 0xffffffff))
#define TRCNVSTMONCNT5_F10_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon0_6	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON6_F5_WIDTH                                         14
#define TRCNVSTMON6_F5_SHIFT                                          0
#define TRCNVSTMON6_F5_MASK                                  0x00003fff
#define TRCNVSTMON6_F5_RD(src)                   (((src) & 0x00003fff))
#define TRCNVSTMON6_F5_WR(src)              (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON6_F5_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt0_6	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT6_F5_WIDTH                                      32
#define TRCNVSTMONCNT6_F5_SHIFT                                       0
#define TRCNVSTMONCNT6_F5_MASK                               0xffffffff
#define TRCNVSTMONCNT6_F5_RD(src)                (((src) & 0xffffffff))
#define TRCNVSTMONCNT6_F5_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon0_7	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON7_F5_WIDTH                                         14
#define TRCNVSTMON7_F5_SHIFT                                          0
#define TRCNVSTMON7_F5_MASK                                  0x00003fff
#define TRCNVSTMON7_F5_RD(src)                   (((src) & 0x00003fff))
#define TRCNVSTMON7_F5_WR(src)              (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON7_F5_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt0_7	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT7_F5_WIDTH                                      32
#define TRCNVSTMONCNT7_F5_SHIFT                                       0
#define TRCNVSTMONCNT7_F5_MASK                               0xffffffff
#define TRCNVSTMONCNT7_F5_RD(src)                (((src) & 0xffffffff))
#define TRCNVSTMONCNT7_F5_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon0_8	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON8_F5_WIDTH                                         14
#define TRCNVSTMON8_F5_SHIFT                                          0
#define TRCNVSTMON8_F5_MASK                                  0x00003fff
#define TRCNVSTMON8_F5_RD(src)                   (((src) & 0x00003fff))
#define TRCNVSTMON8_F5_WR(src)              (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON8_F5_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt0_8	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT8_F5_WIDTH                                      32
#define TRCNVSTMONCNT8_F5_SHIFT                                       0
#define TRCNVSTMONCNT8_F5_MASK                               0xffffffff
#define TRCNVSTMONCNT8_F5_RD(src)                (((src) & 0xffffffff))
#define TRCNVSTMONCNT8_F5_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon0_9	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON9_F5_WIDTH                                         14
#define TRCNVSTMON9_F5_SHIFT                                          0
#define TRCNVSTMON9_F5_MASK                                  0x00003fff
#define TRCNVSTMON9_F5_RD(src)                   (((src) & 0x00003fff))
#define TRCNVSTMON9_F5_WR(src)              (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON9_F5_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt0_9	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT9_F5_WIDTH                                      32
#define TRCNVSTMONCNT9_F5_SHIFT                                       0
#define TRCNVSTMONCNT9_F5_MASK                               0xffffffff
#define TRCNVSTMONCNT9_F5_RD(src)                (((src) & 0xffffffff))
#define TRCNVSTMONCNT9_F5_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon0_10	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON0_F11_WIDTH                                        14
#define TRCNVSTMON0_F11_SHIFT                                         0
#define TRCNVSTMON0_F11_MASK                                 0x00003fff
#define TRCNVSTMON0_F11_RD(src)                  (((src) & 0x00003fff))
#define TRCNVSTMON0_F11_WR(src)             (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON0_F11_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt0_10	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT0_F11_WIDTH                                     32
#define TRCNVSTMONCNT0_F11_SHIFT                                      0
#define TRCNVSTMONCNT0_F11_MASK                              0xffffffff
#define TRCNVSTMONCNT0_F11_RD(src)               (((src) & 0xffffffff))
#define TRCNVSTMONCNT0_F11_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon0_11	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON1_F11_WIDTH                                        14
#define TRCNVSTMON1_F11_SHIFT                                         0
#define TRCNVSTMON1_F11_MASK                                 0x00003fff
#define TRCNVSTMON1_F11_RD(src)                  (((src) & 0x00003fff))
#define TRCNVSTMON1_F11_WR(src)             (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON1_F11_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt0_11	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT1_F11_WIDTH                                     32
#define TRCNVSTMONCNT1_F11_SHIFT                                      0
#define TRCNVSTMONCNT1_F11_MASK                              0xffffffff
#define TRCNVSTMONCNT1_F11_RD(src)               (((src) & 0xffffffff))
#define TRCNVSTMONCNT1_F11_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon0_12	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON2_F11_WIDTH                                        14
#define TRCNVSTMON2_F11_SHIFT                                         0
#define TRCNVSTMON2_F11_MASK                                 0x00003fff
#define TRCNVSTMON2_F11_RD(src)                  (((src) & 0x00003fff))
#define TRCNVSTMON2_F11_WR(src)             (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON2_F11_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt0_12	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT2_F11_WIDTH                                     32
#define TRCNVSTMONCNT2_F11_SHIFT                                      0
#define TRCNVSTMONCNT2_F11_MASK                              0xffffffff
#define TRCNVSTMONCNT2_F11_RD(src)               (((src) & 0xffffffff))
#define TRCNVSTMONCNT2_F11_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon0_13	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON3_F11_WIDTH                                        14
#define TRCNVSTMON3_F11_SHIFT                                         0
#define TRCNVSTMON3_F11_MASK                                 0x00003fff
#define TRCNVSTMON3_F11_RD(src)                  (((src) & 0x00003fff))
#define TRCNVSTMON3_F11_WR(src)             (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON3_F11_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt0_13	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT3_F11_WIDTH                                     32
#define TRCNVSTMONCNT3_F11_SHIFT                                      0
#define TRCNVSTMONCNT3_F11_MASK                              0xffffffff
#define TRCNVSTMONCNT3_F11_RD(src)               (((src) & 0xffffffff))
#define TRCNVSTMONCNT3_F11_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon0_14	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON4_F11_WIDTH                                        14
#define TRCNVSTMON4_F11_SHIFT                                         0
#define TRCNVSTMON4_F11_MASK                                 0x00003fff
#define TRCNVSTMON4_F11_RD(src)                  (((src) & 0x00003fff))
#define TRCNVSTMON4_F11_WR(src)             (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON4_F11_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt0_14	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT4_F11_WIDTH                                     32
#define TRCNVSTMONCNT4_F11_SHIFT                                      0
#define TRCNVSTMONCNT4_F11_MASK                              0xffffffff
#define TRCNVSTMONCNT4_F11_RD(src)               (((src) & 0xffffffff))
#define TRCNVSTMONCNT4_F11_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon0_15	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON5_F11_WIDTH                                        14
#define TRCNVSTMON5_F11_SHIFT                                         0
#define TRCNVSTMON5_F11_MASK                                 0x00003fff
#define TRCNVSTMON5_F11_RD(src)                  (((src) & 0x00003fff))
#define TRCNVSTMON5_F11_WR(src)             (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON5_F11_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt0_15	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT5_F11_WIDTH                                     32
#define TRCNVSTMONCNT5_F11_SHIFT                                      0
#define TRCNVSTMONCNT5_F11_MASK                              0xffffffff
#define TRCNVSTMONCNT5_F11_RD(src)               (((src) & 0xffffffff))
#define TRCNVSTMONCNT5_F11_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register hash_diag_ctl0	*/ 
/*	 Fields Hash_Result_Diagnostic_Enable	 */
#define HASH_RESULT_DIAGNOSTIC_ENABLE0_F2_WIDTH                       1
#define HASH_RESULT_DIAGNOSTIC_ENABLE0_F2_SHIFT                       0
#define HASH_RESULT_DIAGNOSTIC_ENABLE0_F2_MASK               0x00000001
#define HASH_RESULT_DIAGNOSTIC_ENABLE0_F2_RD(src) \
                                                        (((src) & 0x00000001))
#define HASH_RESULT_DIAGNOSTIC_ENABLE0_F2_WR(src) \
                                                    (((u32)(src)) & 0x00000001)
#define HASH_RESULT_DIAGNOSTIC_ENABLE0_F2_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register hash_seed_default0	*/ 
/*	 Fields Hash_Seed_Default	 */
#define HASH_SEED_DEFAULT0_F2_WIDTH                                  32
#define HASH_SEED_DEFAULT0_F2_SHIFT                                   0
#define HASH_SEED_DEFAULT0_F2_MASK                           0xffffffff
#define HASH_SEED_DEFAULT0_F2_RD(src)            (((src) & 0xffffffff))
#define HASH_SEED_DEFAULT0_F2_WR(src)       (((u32)(src)) & 0xffffffff)
#define HASH_SEED_DEFAULT0_F2_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register hash_result_diag0	*/ 
/*	 Fields Hash_Result_Diagnostic	 */
#define HASH_RESULT_DIAGNOSTIC0_F2_WIDTH                             32
#define HASH_RESULT_DIAGNOSTIC0_F2_SHIFT                              0
#define HASH_RESULT_DIAGNOSTIC0_F2_MASK                      0xffffffff
#define HASH_RESULT_DIAGNOSTIC0_F2_RD(src)       (((src) & 0xffffffff))
#define HASH_RESULT_DIAGNOSTIC0_F2_WR(src)  (((u32)(src)) & 0xffffffff)
#define HASH_RESULT_DIAGNOSTIC0_F2_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register snptr1	*/ 
/*	 Fields wol_mode	 */
#define WOL_MODE1_F4_WIDTH                                            1
#define WOL_MODE1_F4_SHIFT                                           31
#define WOL_MODE1_F4_MASK                                    0x80000000
#define WOL_MODE1_F4_RD(src)                 (((src) & 0x80000000)>>31)
#define WOL_MODE1_F4_WR(src)            (((u32)(src)<<31) & 0x80000000)
#define WOL_MODE1_F4_SET(dst,src) \
                      (((dst) & ~0x80000000) | (((u32)(src)<<31) & 0x80000000))
/*	 Fields cle_eth_spare	 */
#define CLE_ETH_SPARE1_F2_WIDTH                                       4
#define CLE_ETH_SPARE1_F2_SHIFT                                      27
#define CLE_ETH_SPARE1_F2_MASK                               0x78000000
#define CLE_ETH_SPARE1_F2_RD(src)            (((src) & 0x78000000)>>27)
#define CLE_ETH_SPARE1_F2_WR(src)       (((u32)(src)<<27) & 0x78000000)
#define CLE_ETH_SPARE1_F2_SET(dst,src) \
                      (((dst) & ~0x78000000) | (((u32)(src)<<27) & 0x78000000))
/*	 Fields snptr	 */
#define SNPTR1_F2_WIDTH                                              14
#define SNPTR1_F2_SHIFT                                               0
#define SNPTR1_F2_MASK                                       0x00003fff
#define SNPTR1_F2_RD(src)                        (((src) & 0x00003fff))
#define SNPTR1_F2_WR(src)                   (((u32)(src)) & 0x00003fff)
#define SNPTR1_F2_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register spptr1	*/ 
/*	 Fields spptr	 */
#define SPPTR1_F2_WIDTH                                               9
#define SPPTR1_F2_SHIFT                                               0
#define SPPTR1_F2_MASK                                       0x000001ff
#define SPPTR1_F2_RD(src)                        (((src) & 0x000001ff))
#define SPPTR1_F2_WR(src)                   (((u32)(src)) & 0x000001ff)
#define SPPTR1_F2_SET(dst,src) \
                          (((dst) & ~0x000001ff) | (((u32)(src)) & 0x000001ff))

/*	Register dfclsresdbptr1	*/ 
/*	 Fields dfclsresdbpriority	 */
#define DFCLSRESDBPRIORITY1_F2_WIDTH                                  3
#define DFCLSRESDBPRIORITY1_F2_SHIFT                                 10
#define DFCLSRESDBPRIORITY1_F2_MASK                          0x00001c00
#define DFCLSRESDBPRIORITY1_F2_RD(src)       (((src) & 0x00001c00)>>10)
#define DFCLSRESDBPRIORITY1_F2_WR(src)  (((u32)(src)<<10) & 0x00001c00)
#define DFCLSRESDBPRIORITY1_F2_SET(dst,src) \
                      (((dst) & ~0x00001c00) | (((u32)(src)<<10) & 0x00001c00))
/*	 Fields dfclsresdbptr	 */
#define DFCLSRESDBPTR1_F2_WIDTH                                      10
#define DFCLSRESDBPTR1_F2_SHIFT                                       0
#define DFCLSRESDBPTR1_F2_MASK                               0x000003ff
#define DFCLSRESDBPTR1_F2_RD(src)                (((src) & 0x000003ff))
#define DFCLSRESDBPTR1_F2_WR(src)           (((u32)(src)) & 0x000003ff)
#define DFCLSRESDBPTR1_F2_SET(dst,src) \
                          (((dst) & ~0x000003ff) | (((u32)(src)) & 0x000003ff))

/*	Register dfclsresdb1_0	*/ 
/*	 Fields dfclsresdb	 */
#define DFCLSRESDB0_F6_WIDTH                                         32
#define DFCLSRESDB0_F6_SHIFT                                          0
#define DFCLSRESDB0_F6_MASK                                  0xffffffff
#define DFCLSRESDB0_F6_RD(src)                   (((src) & 0xffffffff))
#define DFCLSRESDB0_F6_WR(src)              (((u32)(src)) & 0xffffffff)
#define DFCLSRESDB0_F6_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register dfclsresdb1_1	*/ 
/*	 Fields dfclsresdb	 */
#define DFCLSRESDB1_F6_WIDTH                                         32
#define DFCLSRESDB1_F6_SHIFT                                          0
#define DFCLSRESDB1_F6_MASK                                  0xffffffff
#define DFCLSRESDB1_F6_RD(src)                   (((src) & 0xffffffff))
#define DFCLSRESDB1_F6_WR(src)              (((u32)(src)) & 0xffffffff)
#define DFCLSRESDB1_F6_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register dfclsresdb1_2	*/ 
/*	 Fields dfclsresdb	 */
#define DFCLSRESDB2_F6_WIDTH                                         32
#define DFCLSRESDB2_F6_SHIFT                                          0
#define DFCLSRESDB2_F6_MASK                                  0xffffffff
#define DFCLSRESDB2_F6_RD(src)                   (((src) & 0xffffffff))
#define DFCLSRESDB2_F6_WR(src)              (((u32)(src)) & 0xffffffff)
#define DFCLSRESDB2_F6_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register dfclsresdb1_3	*/ 
/*	 Fields dfclsresdb	 */
#define DFCLSRESDB3_F6_WIDTH                                         32
#define DFCLSRESDB3_F6_SHIFT                                          0
#define DFCLSRESDB3_F6_MASK                                  0xffffffff
#define DFCLSRESDB3_F6_RD(src)                   (((src) & 0xffffffff))
#define DFCLSRESDB3_F6_WR(src)              (((u32)(src)) & 0xffffffff)
#define DFCLSRESDB3_F6_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register dfclsresdb1_4	*/ 
/*	 Fields dfclsresdb	 */
#define DFCLSRESDB4_F6_WIDTH                                         32
#define DFCLSRESDB4_F6_SHIFT                                          0
#define DFCLSRESDB4_F6_MASK                                  0xffffffff
#define DFCLSRESDB4_F6_RD(src)                   (((src) & 0xffffffff))
#define DFCLSRESDB4_F6_WR(src)              (((u32)(src)) & 0xffffffff)
#define DFCLSRESDB4_F6_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register dfclsresdb1_5	*/ 
/*	 Fields dfclsresdb	 */
#define DFCLSRESDB5_F6_WIDTH                                         32
#define DFCLSRESDB5_F6_SHIFT                                          0
#define DFCLSRESDB5_F6_MASK                                  0xffffffff
#define DFCLSRESDB5_F6_RD(src)                   (((src) & 0xffffffff))
#define DFCLSRESDB5_F6_WR(src)              (((u32)(src)) & 0xffffffff)
#define DFCLSRESDB5_F6_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register parser_ctl1	*/ 
/*	 Fields pkt_data_msk_en	 */
#define PKT_DATA_MSK_EN1_F2_WIDTH                                     1
#define PKT_DATA_MSK_EN1_F2_SHIFT                                    31
#define PKT_DATA_MSK_EN1_F2_MASK                             0x80000000
#define PKT_DATA_MSK_EN1_F2_RD(src)          (((src) & 0x80000000)>>31)
#define PKT_DATA_MSK_EN1_F2_WR(src)     (((u32)(src)<<31) & 0x80000000)
#define PKT_DATA_MSK_EN1_F2_SET(dst,src) \
                      (((dst) & ~0x80000000) | (((u32)(src)<<31) & 0x80000000))
/*	 Fields use_default_ptr_as_nxt_dec_ptr	 */
#define USE_DEFAULT_PTR_AS_NXT_DEC_PTR1_F2_WIDTH                      1
#define USE_DEFAULT_PTR_AS_NXT_DEC_PTR1_F2_SHIFT                     30
#define USE_DEFAULT_PTR_AS_NXT_DEC_PTR1_F2_MASK              0x40000000
#define USE_DEFAULT_PTR_AS_NXT_DEC_PTR1_F2_RD(src) \
                                                    (((src) & 0x40000000)>>30)
#define USE_DEFAULT_PTR_AS_NXT_DEC_PTR1_F2_WR(src) \
                                                (((u32)(src)<<30) & 0x40000000)
#define USE_DEFAULT_PTR_AS_NXT_DEC_PTR1_F2_SET(dst,src) \
                      (((dst) & ~0x40000000) | (((u32)(src)<<30) & 0x40000000))
/*	 Fields parser_halt	 */
#define PARSER_HALT1_F2_WIDTH                                         1
#define PARSER_HALT1_F2_SHIFT                                         0
#define PARSER_HALT1_F2_MASK                                 0x00000001
#define PARSER_HALT1_F2_RD(src)                  (((src) & 0x00000001))
#define PARSER_HALT1_F2_WR(src)             (((u32)(src)) & 0x00000001)
#define PARSER_HALT1_F2_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register tmaxhop1	*/ 
/*	 Fields tmaxhop	 */
#define TMAXHOP1_F2_WIDTH                                             8
#define TMAXHOP1_F2_SHIFT                                             0
#define TMAXHOP1_F2_MASK                                     0x000000ff
#define TMAXHOP1_F2_RD(src)                      (((src) & 0x000000ff))
#define TMAXHOP1_F2_WR(src)                 (((u32)(src)) & 0x000000ff)
#define TMAXHOP1_F2_SET(dst,src) \
                          (((dst) & ~0x000000ff) | (((u32)(src)) & 0x000000ff))

/*	Register portnum1	*/ 
/*	 Fields portnum1	 */
#define PORTNUM11_F2_WIDTH                                            8
#define PORTNUM11_F2_SHIFT                                            0
#define PORTNUM11_F2_MASK                                    0x000000ff
#define PORTNUM11_F2_RD(src)                     (((src) & 0x000000ff))
#define PORTNUM11_F2_WR(src)                (((u32)(src)) & 0x000000ff)
#define PORTNUM11_F2_SET(dst,src) \
                          (((dst) & ~0x000000ff) | (((u32)(src)) & 0x000000ff))

/*	Register rss_ctrl1	*/ 
/*	 Fields ipv6_hashtype	 */
#define IPV6_HASHTYPE1_F2_WIDTH                                       2
#define IPV6_HASHTYPE1_F2_SHIFT                                       3
#define IPV6_HASHTYPE1_F2_MASK                               0x00000018
#define IPV6_HASHTYPE1_F2_RD(src)             (((src) & 0x00000018)>>3)
#define IPV6_HASHTYPE1_F2_WR(src)        (((u32)(src)<<3) & 0x00000018)
#define IPV6_HASHTYPE1_F2_SET(dst,src) \
                       (((dst) & ~0x00000018) | (((u32)(src)<<3) & 0x00000018))
/*	 Fields ipv4_hashtype	 */
#define IPV4_HASHTYPE1_F2_WIDTH                                       2
#define IPV4_HASHTYPE1_F2_SHIFT                                       1
#define IPV4_HASHTYPE1_F2_MASK                               0x00000006
#define IPV4_HASHTYPE1_F2_RD(src)             (((src) & 0x00000006)>>1)
#define IPV4_HASHTYPE1_F2_WR(src)        (((u32)(src)<<1) & 0x00000006)
#define IPV4_HASHTYPE1_F2_SET(dst,src) \
                       (((dst) & ~0x00000006) | (((u32)(src)<<1) & 0x00000006))
/*	 Fields enable	 */
#define ENABLE1_F4_WIDTH                                              1
#define ENABLE1_F4_SHIFT                                              0
#define ENABLE1_F4_MASK                                      0x00000001
#define ENABLE1_F4_RD(src)                       (((src) & 0x00000001))
#define ENABLE1_F4_WR(src)                  (((u32)(src)) & 0x00000001)
#define ENABLE1_F4_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register parser_status1	*/ 
/*	 Fields itableErr	 */
#define ITABLEERR1_F2_WIDTH                                           1
#define ITABLEERR1_F2_SHIFT                                           8
#define ITABLEERR1_F2_MASK                                   0x00000100
#define ITABLEERR1_F2_RD(src)                 (((src) & 0x00000100)>>8)
#define ITABLEERR1_F2_WR(src)            (((u32)(src)<<8) & 0x00000100)
#define ITABLEERR1_F2_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields SrchDbRamErr	 */
#define SRCHDBRAMERR1_F2_WIDTH                                        1
#define SRCHDBRAMERR1_F2_SHIFT                                        7
#define SRCHDBRAMERR1_F2_MASK                                0x00000080
#define SRCHDBRAMERR1_F2_RD(src)              (((src) & 0x00000080)>>7)
#define SRCHDBRAMERR1_F2_WR(src)         (((u32)(src)<<7) & 0x00000080)
#define SRCHDBRAMERR1_F2_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*	 Fields PrsrDbRamErr	 */
#define PRSRDBRAMERR1_F2_WIDTH                                        1
#define PRSRDBRAMERR1_F2_SHIFT                                        6
#define PRSRDBRAMERR1_F2_MASK                                0x00000040
#define PRSRDBRAMERR1_F2_RD(src)              (((src) & 0x00000040)>>6)
#define PRSRDBRAMERR1_F2_WR(src)         (((u32)(src)<<6) & 0x00000040)
#define PRSRDBRAMERR1_F2_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*	 Fields PktRamErr	 */
#define PKTRAMERR1_F2_WIDTH                                           1
#define PKTRAMERR1_F2_SHIFT                                           5
#define PKTRAMERR1_F2_MASK                                   0x00000020
#define PKTRAMERR1_F2_RD(src)                 (((src) & 0x00000020)>>5)
#define PKTRAMERR1_F2_WR(src)            (((u32)(src)<<5) & 0x00000020)
#define PKTRAMERR1_F2_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*	 Fields PTRamErr	 */
#define PTRAMERR1_F2_WIDTH                                            1
#define PTRAMERR1_F2_SHIFT                                            4
#define PTRAMERR1_F2_MASK                                    0x00000010
#define PTRAMERR1_F2_RD(src)                  (((src) & 0x00000010)>>4)
#define PTRAMERR1_F2_WR(src)             (((u32)(src)<<4) & 0x00000010)
#define PTRAMERR1_F2_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*	 Fields PrsrInvMSBStrErr	 */
#define PRSRINVMSBSTRERR1_F2_WIDTH                                    1
#define PRSRINVMSBSTRERR1_F2_SHIFT                                    3
#define PRSRINVMSBSTRERR1_F2_MASK                            0x00000008
#define PRSRINVMSBSTRERR1_F2_RD(src)          (((src) & 0x00000008)>>3)
#define PRSRINVMSBSTRERR1_F2_WR(src)     (((u32)(src)<<3) & 0x00000008)
#define PRSRINVMSBSTRERR1_F2_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*	 Fields PktOffsetExEop	 */
#define PKTOFFSETEXEOP1_F2_WIDTH                                      1
#define PKTOFFSETEXEOP1_F2_SHIFT                                      2
#define PKTOFFSETEXEOP1_F2_MASK                              0x00000004
#define PKTOFFSETEXEOP1_F2_RD(src)            (((src) & 0x00000004)>>2)
#define PKTOFFSETEXEOP1_F2_WR(src)       (((u32)(src)<<2) & 0x00000004)
#define PKTOFFSETEXEOP1_F2_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields maxhoperr	 */
#define MAXHOPERR1_F2_WIDTH                                           1
#define MAXHOPERR1_F2_SHIFT                                           1
#define MAXHOPERR1_F2_MASK                                   0x00000002
#define MAXHOPERR1_F2_RD(src)                 (((src) & 0x00000002)>>1)
#define MAXHOPERR1_F2_WR(src)            (((u32)(src)<<1) & 0x00000002)
#define MAXHOPERR1_F2_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields parser_halt_status	 */
#define PARSER_HALT_STATUS1_F2_WIDTH                                  1
#define PARSER_HALT_STATUS1_F2_SHIFT                                  0
#define PARSER_HALT_STATUS1_F2_MASK                          0x00000001
#define PARSER_HALT_STATUS1_F2_RD(src)           (((src) & 0x00000001))
#define PARSER_HALT_STATUS1_F2_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register parser_status1Mask	*/
/*    Mask Register Fields itableErrMask    */
#define ITABLEERRMASK_F6_WIDTH                                        1
#define ITABLEERRMASK_F6_SHIFT                                        8
#define ITABLEERRMASK_F6_MASK                                0x00000100
#define ITABLEERRMASK_F6_RD(src)              (((src) & 0x00000100)>>8)
#define ITABLEERRMASK_F6_WR(src)         (((u32)(src)<<8) & 0x00000100)
#define ITABLEERRMASK_F6_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*    Mask Register Fields SrchDbRamErrMask    */
#define SRCHDBRAMERRMASK_F6_WIDTH                                     1
#define SRCHDBRAMERRMASK_F6_SHIFT                                     7
#define SRCHDBRAMERRMASK_F6_MASK                             0x00000080
#define SRCHDBRAMERRMASK_F6_RD(src)           (((src) & 0x00000080)>>7)
#define SRCHDBRAMERRMASK_F6_WR(src)      (((u32)(src)<<7) & 0x00000080)
#define SRCHDBRAMERRMASK_F6_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*    Mask Register Fields PrsrDbRamErrMask    */
#define PRSRDBRAMERRMASK_F6_WIDTH                                     1
#define PRSRDBRAMERRMASK_F6_SHIFT                                     6
#define PRSRDBRAMERRMASK_F6_MASK                             0x00000040
#define PRSRDBRAMERRMASK_F6_RD(src)           (((src) & 0x00000040)>>6)
#define PRSRDBRAMERRMASK_F6_WR(src)      (((u32)(src)<<6) & 0x00000040)
#define PRSRDBRAMERRMASK_F6_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*    Mask Register Fields PktRamErrMask    */
#define PKTRAMERRMASK_F6_WIDTH                                        1
#define PKTRAMERRMASK_F6_SHIFT                                        5
#define PKTRAMERRMASK_F6_MASK                                0x00000020
#define PKTRAMERRMASK_F6_RD(src)              (((src) & 0x00000020)>>5)
#define PKTRAMERRMASK_F6_WR(src)         (((u32)(src)<<5) & 0x00000020)
#define PKTRAMERRMASK_F6_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*    Mask Register Fields PTRamErrMask    */
#define PTRAMERRMASK_F6_WIDTH                                         1
#define PTRAMERRMASK_F6_SHIFT                                         4
#define PTRAMERRMASK_F6_MASK                                 0x00000010
#define PTRAMERRMASK_F6_RD(src)               (((src) & 0x00000010)>>4)
#define PTRAMERRMASK_F6_WR(src)          (((u32)(src)<<4) & 0x00000010)
#define PTRAMERRMASK_F6_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*    Mask Register Fields PrsrInvMSBStrErrMask    */
#define PRSRINVMSBSTRERRMASK_F6_WIDTH                                 1
#define PRSRINVMSBSTRERRMASK_F6_SHIFT                                 3
#define PRSRINVMSBSTRERRMASK_F6_MASK                         0x00000008
#define PRSRINVMSBSTRERRMASK_F6_RD(src)       (((src) & 0x00000008)>>3)
#define PRSRINVMSBSTRERRMASK_F6_WR(src)  (((u32)(src)<<3) & 0x00000008)
#define PRSRINVMSBSTRERRMASK_F6_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*    Mask Register Fields PktOffsetExEopMask    */
#define PKTOFFSETEXEOPMASK_F6_WIDTH                                   1
#define PKTOFFSETEXEOPMASK_F6_SHIFT                                   2
#define PKTOFFSETEXEOPMASK_F6_MASK                           0x00000004
#define PKTOFFSETEXEOPMASK_F6_RD(src)         (((src) & 0x00000004)>>2)
#define PKTOFFSETEXEOPMASK_F6_WR(src)    (((u32)(src)<<2) & 0x00000004)
#define PKTOFFSETEXEOPMASK_F6_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*    Mask Register Fields maxhoperrMask    */
#define MAXHOPERRMASK_F6_WIDTH                                        1
#define MAXHOPERRMASK_F6_SHIFT                                        1
#define MAXHOPERRMASK_F6_MASK                                0x00000002
#define MAXHOPERRMASK_F6_RD(src)              (((src) & 0x00000002)>>1)
#define MAXHOPERRMASK_F6_WR(src)         (((u32)(src)<<1) & 0x00000002)
#define MAXHOPERRMASK_F6_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*    Mask Register Fields parser_halt_statusMask    */
#define PARSER_HALT_STATUSMASK_F6_WIDTH                               1
#define PARSER_HALT_STATUSMASK_F6_SHIFT                               0
#define PARSER_HALT_STATUSMASK_F6_MASK                       0x00000001
#define PARSER_HALT_STATUSMASK_F6_RD(src)        (((src) & 0x00000001))
#define PARSER_HALT_STATUSMASK_F6_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register snptr_change_status1	*/ 
/*	 Fields snptr_change_done	 */
#define SNPTR_CHANGE_DONE1_F2_WIDTH                                   1
#define SNPTR_CHANGE_DONE1_F2_SHIFT                                   0
#define SNPTR_CHANGE_DONE1_F2_MASK                           0x00000001
#define SNPTR_CHANGE_DONE1_F2_RD(src)            (((src) & 0x00000001))
#define SNPTR_CHANGE_DONE1_F2_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register dcplr1_fifo_empty_sts	*/ 
/*	 Fields srchstr_fifo_empty	 */
#define SRCHSTR_FIFO_EMPTY_F1_WIDTH                                   1
#define SRCHSTR_FIFO_EMPTY_F1_SHIFT                                   3
#define SRCHSTR_FIFO_EMPTY_F1_MASK                           0x00000008
#define SRCHSTR_FIFO_EMPTY_F1_RD(src)         (((src) & 0x00000008)>>3)
#define SRCHSTR_FIFO_EMPTY_F1_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*	 Fields hash_fifo_empty	 */
#define HASH_FIFO_EMPTY_F1_WIDTH                                      1
#define HASH_FIFO_EMPTY_F1_SHIFT                                      2
#define HASH_FIFO_EMPTY_F1_MASK                              0x00000004
#define HASH_FIFO_EMPTY_F1_RD(src)            (((src) & 0x00000004)>>2)
#define HASH_FIFO_EMPTY_F1_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields dbout_fifo_empty	 */
#define DBOUT_FIFO_EMPTY_F1_WIDTH                                     1
#define DBOUT_FIFO_EMPTY_F1_SHIFT                                     1
#define DBOUT_FIFO_EMPTY_F1_MASK                             0x00000002
#define DBOUT_FIFO_EMPTY_F1_RD(src)           (((src) & 0x00000002)>>1)
#define DBOUT_FIFO_EMPTY_F1_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields dbctl_fifo_empty	 */
#define DBCTL_FIFO_EMPTY_F1_WIDTH                                     1
#define DBCTL_FIFO_EMPTY_F1_SHIFT                                     0
#define DBCTL_FIFO_EMPTY_F1_MASK                             0x00000001
#define DBCTL_FIFO_EMPTY_F1_RD(src)              (((src) & 0x00000001))
#define DBCTL_FIFO_EMPTY_F1_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register itable1_err_diagnostic	*/ 
/*	 Fields Error_Addr	 */
#define ERROR_ADDR_F24_WIDTH                                          7
#define ERROR_ADDR_F24_SHIFT                                          2
#define ERROR_ADDR_F24_MASK                                  0x000001fc
#define ERROR_ADDR_F24_RD(src)                (((src) & 0x000001fc)>>2)
#define ERROR_ADDR_F24_WR(src)           (((u32)(src)<<2) & 0x000001fc)
#define ERROR_ADDR_F24_SET(dst,src) \
                       (((dst) & ~0x000001fc) | (((u32)(src)<<2) & 0x000001fc))
/*	 Fields Error_Addr_Enable	 */
#define ERROR_ADDR_ENABLE_F24_WIDTH                                   1
#define ERROR_ADDR_ENABLE_F24_SHIFT                                   1
#define ERROR_ADDR_ENABLE_F24_MASK                           0x00000002
#define ERROR_ADDR_ENABLE_F24_RD(src)         (((src) & 0x00000002)>>1)
#define ERROR_ADDR_ENABLE_F24_WR(src)    (((u32)(src)<<1) & 0x00000002)
#define ERROR_ADDR_ENABLE_F24_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields Force_Read_Error_Enable	 */
#define FORCE_READ_ERROR_ENABLE_F24_WIDTH                             1
#define FORCE_READ_ERROR_ENABLE_F24_SHIFT                             0
#define FORCE_READ_ERROR_ENABLE_F24_MASK                     0x00000001
#define FORCE_READ_ERROR_ENABLE_F24_RD(src)      (((src) & 0x00000001))
#define FORCE_READ_ERROR_ENABLE_F24_WR(src) \
                                                    (((u32)(src)) & 0x00000001)
#define FORCE_READ_ERROR_ENABLE_F24_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register pktram1_err_diagnostic	*/ 
/*	 Fields Error_Addr	 */
#define ERROR_ADDR_F25_WIDTH                                          6
#define ERROR_ADDR_F25_SHIFT                                          2
#define ERROR_ADDR_F25_MASK                                  0x000000fc
#define ERROR_ADDR_F25_RD(src)                (((src) & 0x000000fc)>>2)
#define ERROR_ADDR_F25_WR(src)           (((u32)(src)<<2) & 0x000000fc)
#define ERROR_ADDR_F25_SET(dst,src) \
                       (((dst) & ~0x000000fc) | (((u32)(src)<<2) & 0x000000fc))
/*	 Fields Error_Addr_Enable	 */
#define ERROR_ADDR_ENABLE_F25_WIDTH                                   1
#define ERROR_ADDR_ENABLE_F25_SHIFT                                   1
#define ERROR_ADDR_ENABLE_F25_MASK                           0x00000002
#define ERROR_ADDR_ENABLE_F25_RD(src)         (((src) & 0x00000002)>>1)
#define ERROR_ADDR_ENABLE_F25_WR(src)    (((u32)(src)<<1) & 0x00000002)
#define ERROR_ADDR_ENABLE_F25_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields Force_Read_Error_Enable	 */
#define FORCE_READ_ERROR_ENABLE_F25_WIDTH                             1
#define FORCE_READ_ERROR_ENABLE_F25_SHIFT                             0
#define FORCE_READ_ERROR_ENABLE_F25_MASK                     0x00000001
#define FORCE_READ_ERROR_ENABLE_F25_RD(src)      (((src) & 0x00000001))
#define FORCE_READ_ERROR_ENABLE_F25_WR(src) \
                                                    (((u32)(src)) & 0x00000001)
#define FORCE_READ_ERROR_ENABLE_F25_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register itable1_ctrl	*/ 
/*	 Fields rme	 */
#define RME_F42_WIDTH                                                 1
#define RME_F42_SHIFT                                                 2
#define RME_F42_MASK                                         0x00000004
#define RME_F42_RD(src)                       (((src) & 0x00000004)>>2)
#define RME_F42_WR(src)                  (((u32)(src)<<2) & 0x00000004)
#define RME_F42_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields rm	 */
#define RM_F74_WIDTH                                                  2
#define RM_F74_SHIFT                                                  0
#define RM_F74_MASK                                          0x00000003
#define RM_F74_RD(src)                           (((src) & 0x00000003))
#define RM_F74_WR(src)                      (((u32)(src)) & 0x00000003)
#define RM_F74_SET(dst,src) \
                          (((dst) & ~0x00000003) | (((u32)(src)) & 0x00000003))

/*	Register lstnvst1	*/ 
/*	 Fields lstnvst	 */
#define LSTNVST1_F2_WIDTH                                            14
#define LSTNVST1_F2_SHIFT                                             0
#define LSTNVST1_F2_MASK                                     0x00003fff
#define LSTNVST1_F2_RD(src)                      (((src) & 0x00003fff))
#define LSTNVST1_F2_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst1_0	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST0_F12_WIDTH                                          14
#define LTRCNVST0_F12_SHIFT                                           0
#define LTRCNVST0_F12_MASK                                   0x00003fff
#define LTRCNVST0_F12_RD(src)                    (((src) & 0x00003fff))
#define LTRCNVST0_F12_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst1_1	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST1_F12_WIDTH                                          14
#define LTRCNVST1_F12_SHIFT                                           0
#define LTRCNVST1_F12_MASK                                   0x00003fff
#define LTRCNVST1_F12_RD(src)                    (((src) & 0x00003fff))
#define LTRCNVST1_F12_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst1_2	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST2_F12_WIDTH                                          14
#define LTRCNVST2_F12_SHIFT                                           0
#define LTRCNVST2_F12_MASK                                   0x00003fff
#define LTRCNVST2_F12_RD(src)                    (((src) & 0x00003fff))
#define LTRCNVST2_F12_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst1_3	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST3_F12_WIDTH                                          14
#define LTRCNVST3_F12_SHIFT                                           0
#define LTRCNVST3_F12_MASK                                   0x00003fff
#define LTRCNVST3_F12_RD(src)                    (((src) & 0x00003fff))
#define LTRCNVST3_F12_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst1_4	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST4_F12_WIDTH                                          14
#define LTRCNVST4_F12_SHIFT                                           0
#define LTRCNVST4_F12_MASK                                   0x00003fff
#define LTRCNVST4_F12_RD(src)                    (((src) & 0x00003fff))
#define LTRCNVST4_F12_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst1_5	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST5_F12_WIDTH                                          14
#define LTRCNVST5_F12_SHIFT                                           0
#define LTRCNVST5_F12_MASK                                   0x00003fff
#define LTRCNVST5_F12_RD(src)                    (((src) & 0x00003fff))
#define LTRCNVST5_F12_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst1_6	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST6_F6_WIDTH                                           14
#define LTRCNVST6_F6_SHIFT                                            0
#define LTRCNVST6_F6_MASK                                    0x00003fff
#define LTRCNVST6_F6_RD(src)                     (((src) & 0x00003fff))
#define LTRCNVST6_F6_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst1_7	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST7_F6_WIDTH                                           14
#define LTRCNVST7_F6_SHIFT                                            0
#define LTRCNVST7_F6_MASK                                    0x00003fff
#define LTRCNVST7_F6_RD(src)                     (((src) & 0x00003fff))
#define LTRCNVST7_F6_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst1_8	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST8_F6_WIDTH                                           14
#define LTRCNVST8_F6_SHIFT                                            0
#define LTRCNVST8_F6_MASK                                    0x00003fff
#define LTRCNVST8_F6_RD(src)                     (((src) & 0x00003fff))
#define LTRCNVST8_F6_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst1_9	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST9_F6_WIDTH                                           14
#define LTRCNVST9_F6_SHIFT                                            0
#define LTRCNVST9_F6_MASK                                    0x00003fff
#define LTRCNVST9_F6_RD(src)                     (((src) & 0x00003fff))
#define LTRCNVST9_F6_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst1_10	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST0_F13_WIDTH                                          14
#define LTRCNVST0_F13_SHIFT                                           0
#define LTRCNVST0_F13_MASK                                   0x00003fff
#define LTRCNVST0_F13_RD(src)                    (((src) & 0x00003fff))
#define LTRCNVST0_F13_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst1_11	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST1_F13_WIDTH                                          14
#define LTRCNVST1_F13_SHIFT                                           0
#define LTRCNVST1_F13_MASK                                   0x00003fff
#define LTRCNVST1_F13_RD(src)                    (((src) & 0x00003fff))
#define LTRCNVST1_F13_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst1_12	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST2_F13_WIDTH                                          14
#define LTRCNVST2_F13_SHIFT                                           0
#define LTRCNVST2_F13_MASK                                   0x00003fff
#define LTRCNVST2_F13_RD(src)                    (((src) & 0x00003fff))
#define LTRCNVST2_F13_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst1_13	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST3_F13_WIDTH                                          14
#define LTRCNVST3_F13_SHIFT                                           0
#define LTRCNVST3_F13_MASK                                   0x00003fff
#define LTRCNVST3_F13_RD(src)                    (((src) & 0x00003fff))
#define LTRCNVST3_F13_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst1_14	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST4_F13_WIDTH                                          14
#define LTRCNVST4_F13_SHIFT                                           0
#define LTRCNVST4_F13_MASK                                   0x00003fff
#define LTRCNVST4_F13_RD(src)                    (((src) & 0x00003fff))
#define LTRCNVST4_F13_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst1_15	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST5_F13_WIDTH                                          14
#define LTRCNVST5_F13_SHIFT                                           0
#define LTRCNVST5_F13_MASK                                   0x00003fff
#define LTRCNVST5_F13_RD(src)                    (((src) & 0x00003fff))
#define LTRCNVST5_F13_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvststr1_0	*/ 
/*	 Fields ftrcnvststrt	 */
#define FTRCNVSTSTRT0_F6_WIDTH                                       14
#define FTRCNVSTSTRT0_F6_SHIFT                                        0
#define FTRCNVSTSTRT0_F6_MASK                                0x00003fff
#define FTRCNVSTSTRT0_F6_RD(src)                 (((src) & 0x00003fff))
#define FTRCNVSTSTRT0_F6_WR(src)            (((u32)(src)) & 0x00003fff)
#define FTRCNVSTSTRT0_F6_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst1_0	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST0_F12_WIDTH                                          14
#define FTRCNVST0_F12_SHIFT                                           0
#define FTRCNVST0_F12_MASK                                   0x00003fff
#define FTRCNVST0_F12_RD(src)                    (((src) & 0x00003fff))
#define FTRCNVST0_F12_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst1_1	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST1_F12_WIDTH                                          14
#define FTRCNVST1_F12_SHIFT                                           0
#define FTRCNVST1_F12_MASK                                   0x00003fff
#define FTRCNVST1_F12_RD(src)                    (((src) & 0x00003fff))
#define FTRCNVST1_F12_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst1_2	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST2_F12_WIDTH                                          14
#define FTRCNVST2_F12_SHIFT                                           0
#define FTRCNVST2_F12_MASK                                   0x00003fff
#define FTRCNVST2_F12_RD(src)                    (((src) & 0x00003fff))
#define FTRCNVST2_F12_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst1_3	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST3_F12_WIDTH                                          14
#define FTRCNVST3_F12_SHIFT                                           0
#define FTRCNVST3_F12_MASK                                   0x00003fff
#define FTRCNVST3_F12_RD(src)                    (((src) & 0x00003fff))
#define FTRCNVST3_F12_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst1_4	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST4_F12_WIDTH                                          14
#define FTRCNVST4_F12_SHIFT                                           0
#define FTRCNVST4_F12_MASK                                   0x00003fff
#define FTRCNVST4_F12_RD(src)                    (((src) & 0x00003fff))
#define FTRCNVST4_F12_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst1_5	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST5_F12_WIDTH                                          14
#define FTRCNVST5_F12_SHIFT                                           0
#define FTRCNVST5_F12_MASK                                   0x00003fff
#define FTRCNVST5_F12_RD(src)                    (((src) & 0x00003fff))
#define FTRCNVST5_F12_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst1_6	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST6_F6_WIDTH                                           14
#define FTRCNVST6_F6_SHIFT                                            0
#define FTRCNVST6_F6_MASK                                    0x00003fff
#define FTRCNVST6_F6_RD(src)                     (((src) & 0x00003fff))
#define FTRCNVST6_F6_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst1_7	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST7_F6_WIDTH                                           14
#define FTRCNVST7_F6_SHIFT                                            0
#define FTRCNVST7_F6_MASK                                    0x00003fff
#define FTRCNVST7_F6_RD(src)                     (((src) & 0x00003fff))
#define FTRCNVST7_F6_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst1_8	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST8_F6_WIDTH                                           14
#define FTRCNVST8_F6_SHIFT                                            0
#define FTRCNVST8_F6_MASK                                    0x00003fff
#define FTRCNVST8_F6_RD(src)                     (((src) & 0x00003fff))
#define FTRCNVST8_F6_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst1_9	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST9_F6_WIDTH                                           14
#define FTRCNVST9_F6_SHIFT                                            0
#define FTRCNVST9_F6_MASK                                    0x00003fff
#define FTRCNVST9_F6_RD(src)                     (((src) & 0x00003fff))
#define FTRCNVST9_F6_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst1_10	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST0_F13_WIDTH                                          14
#define FTRCNVST0_F13_SHIFT                                           0
#define FTRCNVST0_F13_MASK                                   0x00003fff
#define FTRCNVST0_F13_RD(src)                    (((src) & 0x00003fff))
#define FTRCNVST0_F13_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst1_11	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST1_F13_WIDTH                                          14
#define FTRCNVST1_F13_SHIFT                                           0
#define FTRCNVST1_F13_MASK                                   0x00003fff
#define FTRCNVST1_F13_RD(src)                    (((src) & 0x00003fff))
#define FTRCNVST1_F13_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst1_12	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST2_F13_WIDTH                                          14
#define FTRCNVST2_F13_SHIFT                                           0
#define FTRCNVST2_F13_MASK                                   0x00003fff
#define FTRCNVST2_F13_RD(src)                    (((src) & 0x00003fff))
#define FTRCNVST2_F13_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst1_13	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST3_F13_WIDTH                                          14
#define FTRCNVST3_F13_SHIFT                                           0
#define FTRCNVST3_F13_MASK                                   0x00003fff
#define FTRCNVST3_F13_RD(src)                    (((src) & 0x00003fff))
#define FTRCNVST3_F13_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst1_14	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST4_F13_WIDTH                                          14
#define FTRCNVST4_F13_SHIFT                                           0
#define FTRCNVST4_F13_MASK                                   0x00003fff
#define FTRCNVST4_F13_RD(src)                    (((src) & 0x00003fff))
#define FTRCNVST4_F13_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst1_15	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST5_F13_WIDTH                                          14
#define FTRCNVST5_F13_SHIFT                                           0
#define FTRCNVST5_F13_MASK                                   0x00003fff
#define FTRCNVST5_F13_RD(src)                    (((src) & 0x00003fff))
#define FTRCNVST5_F13_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmon1_0	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON0_F12_WIDTH                                        14
#define TRCNVSTMON0_F12_SHIFT                                         0
#define TRCNVSTMON0_F12_MASK                                 0x00003fff
#define TRCNVSTMON0_F12_RD(src)                  (((src) & 0x00003fff))
#define TRCNVSTMON0_F12_WR(src)             (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON0_F12_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt1_0	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT0_F12_WIDTH                                     32
#define TRCNVSTMONCNT0_F12_SHIFT                                      0
#define TRCNVSTMONCNT0_F12_MASK                              0xffffffff
#define TRCNVSTMONCNT0_F12_RD(src)               (((src) & 0xffffffff))
#define TRCNVSTMONCNT0_F12_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon1_1	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON1_F12_WIDTH                                        14
#define TRCNVSTMON1_F12_SHIFT                                         0
#define TRCNVSTMON1_F12_MASK                                 0x00003fff
#define TRCNVSTMON1_F12_RD(src)                  (((src) & 0x00003fff))
#define TRCNVSTMON1_F12_WR(src)             (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON1_F12_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt1_1	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT1_F12_WIDTH                                     32
#define TRCNVSTMONCNT1_F12_SHIFT                                      0
#define TRCNVSTMONCNT1_F12_MASK                              0xffffffff
#define TRCNVSTMONCNT1_F12_RD(src)               (((src) & 0xffffffff))
#define TRCNVSTMONCNT1_F12_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon1_2	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON2_F12_WIDTH                                        14
#define TRCNVSTMON2_F12_SHIFT                                         0
#define TRCNVSTMON2_F12_MASK                                 0x00003fff
#define TRCNVSTMON2_F12_RD(src)                  (((src) & 0x00003fff))
#define TRCNVSTMON2_F12_WR(src)             (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON2_F12_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt1_2	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT2_F12_WIDTH                                     32
#define TRCNVSTMONCNT2_F12_SHIFT                                      0
#define TRCNVSTMONCNT2_F12_MASK                              0xffffffff
#define TRCNVSTMONCNT2_F12_RD(src)               (((src) & 0xffffffff))
#define TRCNVSTMONCNT2_F12_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon1_3	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON3_F12_WIDTH                                        14
#define TRCNVSTMON3_F12_SHIFT                                         0
#define TRCNVSTMON3_F12_MASK                                 0x00003fff
#define TRCNVSTMON3_F12_RD(src)                  (((src) & 0x00003fff))
#define TRCNVSTMON3_F12_WR(src)             (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON3_F12_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt1_3	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT3_F12_WIDTH                                     32
#define TRCNVSTMONCNT3_F12_SHIFT                                      0
#define TRCNVSTMONCNT3_F12_MASK                              0xffffffff
#define TRCNVSTMONCNT3_F12_RD(src)               (((src) & 0xffffffff))
#define TRCNVSTMONCNT3_F12_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon1_4	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON4_F12_WIDTH                                        14
#define TRCNVSTMON4_F12_SHIFT                                         0
#define TRCNVSTMON4_F12_MASK                                 0x00003fff
#define TRCNVSTMON4_F12_RD(src)                  (((src) & 0x00003fff))
#define TRCNVSTMON4_F12_WR(src)             (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON4_F12_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt1_4	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT4_F12_WIDTH                                     32
#define TRCNVSTMONCNT4_F12_SHIFT                                      0
#define TRCNVSTMONCNT4_F12_MASK                              0xffffffff
#define TRCNVSTMONCNT4_F12_RD(src)               (((src) & 0xffffffff))
#define TRCNVSTMONCNT4_F12_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon1_5	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON5_F12_WIDTH                                        14
#define TRCNVSTMON5_F12_SHIFT                                         0
#define TRCNVSTMON5_F12_MASK                                 0x00003fff
#define TRCNVSTMON5_F12_RD(src)                  (((src) & 0x00003fff))
#define TRCNVSTMON5_F12_WR(src)             (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON5_F12_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt1_5	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT5_F12_WIDTH                                     32
#define TRCNVSTMONCNT5_F12_SHIFT                                      0
#define TRCNVSTMONCNT5_F12_MASK                              0xffffffff
#define TRCNVSTMONCNT5_F12_RD(src)               (((src) & 0xffffffff))
#define TRCNVSTMONCNT5_F12_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon1_6	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON6_F6_WIDTH                                         14
#define TRCNVSTMON6_F6_SHIFT                                          0
#define TRCNVSTMON6_F6_MASK                                  0x00003fff
#define TRCNVSTMON6_F6_RD(src)                   (((src) & 0x00003fff))
#define TRCNVSTMON6_F6_WR(src)              (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON6_F6_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt1_6	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT6_F6_WIDTH                                      32
#define TRCNVSTMONCNT6_F6_SHIFT                                       0
#define TRCNVSTMONCNT6_F6_MASK                               0xffffffff
#define TRCNVSTMONCNT6_F6_RD(src)                (((src) & 0xffffffff))
#define TRCNVSTMONCNT6_F6_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon1_7	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON7_F6_WIDTH                                         14
#define TRCNVSTMON7_F6_SHIFT                                          0
#define TRCNVSTMON7_F6_MASK                                  0x00003fff
#define TRCNVSTMON7_F6_RD(src)                   (((src) & 0x00003fff))
#define TRCNVSTMON7_F6_WR(src)              (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON7_F6_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt1_7	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT7_F6_WIDTH                                      32
#define TRCNVSTMONCNT7_F6_SHIFT                                       0
#define TRCNVSTMONCNT7_F6_MASK                               0xffffffff
#define TRCNVSTMONCNT7_F6_RD(src)                (((src) & 0xffffffff))
#define TRCNVSTMONCNT7_F6_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon1_8	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON8_F6_WIDTH                                         14
#define TRCNVSTMON8_F6_SHIFT                                          0
#define TRCNVSTMON8_F6_MASK                                  0x00003fff
#define TRCNVSTMON8_F6_RD(src)                   (((src) & 0x00003fff))
#define TRCNVSTMON8_F6_WR(src)              (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON8_F6_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt1_8	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT8_F6_WIDTH                                      32
#define TRCNVSTMONCNT8_F6_SHIFT                                       0
#define TRCNVSTMONCNT8_F6_MASK                               0xffffffff
#define TRCNVSTMONCNT8_F6_RD(src)                (((src) & 0xffffffff))
#define TRCNVSTMONCNT8_F6_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon1_9	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON9_F6_WIDTH                                         14
#define TRCNVSTMON9_F6_SHIFT                                          0
#define TRCNVSTMON9_F6_MASK                                  0x00003fff
#define TRCNVSTMON9_F6_RD(src)                   (((src) & 0x00003fff))
#define TRCNVSTMON9_F6_WR(src)              (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON9_F6_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt1_9	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT9_F6_WIDTH                                      32
#define TRCNVSTMONCNT9_F6_SHIFT                                       0
#define TRCNVSTMONCNT9_F6_MASK                               0xffffffff
#define TRCNVSTMONCNT9_F6_RD(src)                (((src) & 0xffffffff))
#define TRCNVSTMONCNT9_F6_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon1_10	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON0_F13_WIDTH                                        14
#define TRCNVSTMON0_F13_SHIFT                                         0
#define TRCNVSTMON0_F13_MASK                                 0x00003fff
#define TRCNVSTMON0_F13_RD(src)                  (((src) & 0x00003fff))
#define TRCNVSTMON0_F13_WR(src)             (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON0_F13_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt1_10	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT0_F13_WIDTH                                     32
#define TRCNVSTMONCNT0_F13_SHIFT                                      0
#define TRCNVSTMONCNT0_F13_MASK                              0xffffffff
#define TRCNVSTMONCNT0_F13_RD(src)               (((src) & 0xffffffff))
#define TRCNVSTMONCNT0_F13_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon1_11	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON1_F13_WIDTH                                        14
#define TRCNVSTMON1_F13_SHIFT                                         0
#define TRCNVSTMON1_F13_MASK                                 0x00003fff
#define TRCNVSTMON1_F13_RD(src)                  (((src) & 0x00003fff))
#define TRCNVSTMON1_F13_WR(src)             (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON1_F13_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt1_11	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT1_F13_WIDTH                                     32
#define TRCNVSTMONCNT1_F13_SHIFT                                      0
#define TRCNVSTMONCNT1_F13_MASK                              0xffffffff
#define TRCNVSTMONCNT1_F13_RD(src)               (((src) & 0xffffffff))
#define TRCNVSTMONCNT1_F13_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon1_12	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON2_F13_WIDTH                                        14
#define TRCNVSTMON2_F13_SHIFT                                         0
#define TRCNVSTMON2_F13_MASK                                 0x00003fff
#define TRCNVSTMON2_F13_RD(src)                  (((src) & 0x00003fff))
#define TRCNVSTMON2_F13_WR(src)             (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON2_F13_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt1_12	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT2_F13_WIDTH                                     32
#define TRCNVSTMONCNT2_F13_SHIFT                                      0
#define TRCNVSTMONCNT2_F13_MASK                              0xffffffff
#define TRCNVSTMONCNT2_F13_RD(src)               (((src) & 0xffffffff))
#define TRCNVSTMONCNT2_F13_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon1_13	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON3_F13_WIDTH                                        14
#define TRCNVSTMON3_F13_SHIFT                                         0
#define TRCNVSTMON3_F13_MASK                                 0x00003fff
#define TRCNVSTMON3_F13_RD(src)                  (((src) & 0x00003fff))
#define TRCNVSTMON3_F13_WR(src)             (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON3_F13_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt1_13	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT3_F13_WIDTH                                     32
#define TRCNVSTMONCNT3_F13_SHIFT                                      0
#define TRCNVSTMONCNT3_F13_MASK                              0xffffffff
#define TRCNVSTMONCNT3_F13_RD(src)               (((src) & 0xffffffff))
#define TRCNVSTMONCNT3_F13_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon1_14	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON4_F13_WIDTH                                        14
#define TRCNVSTMON4_F13_SHIFT                                         0
#define TRCNVSTMON4_F13_MASK                                 0x00003fff
#define TRCNVSTMON4_F13_RD(src)                  (((src) & 0x00003fff))
#define TRCNVSTMON4_F13_WR(src)             (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON4_F13_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt1_14	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT4_F13_WIDTH                                     32
#define TRCNVSTMONCNT4_F13_SHIFT                                      0
#define TRCNVSTMONCNT4_F13_MASK                              0xffffffff
#define TRCNVSTMONCNT4_F13_RD(src)               (((src) & 0xffffffff))
#define TRCNVSTMONCNT4_F13_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon1_15	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON5_F13_WIDTH                                        14
#define TRCNVSTMON5_F13_SHIFT                                         0
#define TRCNVSTMON5_F13_MASK                                 0x00003fff
#define TRCNVSTMON5_F13_RD(src)                  (((src) & 0x00003fff))
#define TRCNVSTMON5_F13_WR(src)             (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON5_F13_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt1_15	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT5_F13_WIDTH                                     32
#define TRCNVSTMONCNT5_F13_SHIFT                                      0
#define TRCNVSTMONCNT5_F13_MASK                              0xffffffff
#define TRCNVSTMONCNT5_F13_RD(src)               (((src) & 0xffffffff))
#define TRCNVSTMONCNT5_F13_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register hash_diag_ctl1	*/ 
/*	 Fields Hash_Result_Diagnostic_Enable	 */
#define HASH_RESULT_DIAGNOSTIC_ENABLE1_F2_WIDTH                       1
#define HASH_RESULT_DIAGNOSTIC_ENABLE1_F2_SHIFT                       0
#define HASH_RESULT_DIAGNOSTIC_ENABLE1_F2_MASK               0x00000001
#define HASH_RESULT_DIAGNOSTIC_ENABLE1_F2_RD(src) \
                                                        (((src) & 0x00000001))
#define HASH_RESULT_DIAGNOSTIC_ENABLE1_F2_WR(src) \
                                                    (((u32)(src)) & 0x00000001)
#define HASH_RESULT_DIAGNOSTIC_ENABLE1_F2_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register hash_seed_default1	*/ 
/*	 Fields Hash_Seed_Default	 */
#define HASH_SEED_DEFAULT1_F2_WIDTH                                  32
#define HASH_SEED_DEFAULT1_F2_SHIFT                                   0
#define HASH_SEED_DEFAULT1_F2_MASK                           0xffffffff
#define HASH_SEED_DEFAULT1_F2_RD(src)            (((src) & 0xffffffff))
#define HASH_SEED_DEFAULT1_F2_WR(src)       (((u32)(src)) & 0xffffffff)
#define HASH_SEED_DEFAULT1_F2_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register hash_result_diag1	*/ 
/*	 Fields Hash_Result_Diagnostic	 */
#define HASH_RESULT_DIAGNOSTIC1_F2_WIDTH                             32
#define HASH_RESULT_DIAGNOSTIC1_F2_SHIFT                              0
#define HASH_RESULT_DIAGNOSTIC1_F2_MASK                      0xffffffff
#define HASH_RESULT_DIAGNOSTIC1_F2_RD(src)       (((src) & 0xffffffff))
#define HASH_RESULT_DIAGNOSTIC1_F2_WR(src)  (((u32)(src)) & 0xffffffff)
#define HASH_RESULT_DIAGNOSTIC1_F2_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register snptr2	*/ 
/*	 Fields wol_mode	 */
#define WOL_MODE2_F2_WIDTH                                            1
#define WOL_MODE2_F2_SHIFT                                           31
#define WOL_MODE2_F2_MASK                                    0x80000000
#define WOL_MODE2_F2_RD(src)                 (((src) & 0x80000000)>>31)
#define WOL_MODE2_F2_WR(src)            (((u32)(src)<<31) & 0x80000000)
#define WOL_MODE2_F2_SET(dst,src) \
                      (((dst) & ~0x80000000) | (((u32)(src)<<31) & 0x80000000))
/*	 Fields cle_eth_spare	 */
#define CLE_ETH_SPARE2_F1_WIDTH                                       4
#define CLE_ETH_SPARE2_F1_SHIFT                                      27
#define CLE_ETH_SPARE2_F1_MASK                               0x78000000
#define CLE_ETH_SPARE2_F1_RD(src)            (((src) & 0x78000000)>>27)
#define CLE_ETH_SPARE2_F1_WR(src)       (((u32)(src)<<27) & 0x78000000)
#define CLE_ETH_SPARE2_F1_SET(dst,src) \
                      (((dst) & ~0x78000000) | (((u32)(src)<<27) & 0x78000000))
/*	 Fields snptr	 */
#define SNPTR2_F1_WIDTH                                              14
#define SNPTR2_F1_SHIFT                                               0
#define SNPTR2_F1_MASK                                       0x00003fff
#define SNPTR2_F1_RD(src)                        (((src) & 0x00003fff))
#define SNPTR2_F1_WR(src)                   (((u32)(src)) & 0x00003fff)
#define SNPTR2_F1_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register spptr2	*/ 
/*	 Fields spptr	 */
#define SPPTR2_F1_WIDTH                                               9
#define SPPTR2_F1_SHIFT                                               0
#define SPPTR2_F1_MASK                                       0x000001ff
#define SPPTR2_F1_RD(src)                        (((src) & 0x000001ff))
#define SPPTR2_F1_WR(src)                   (((u32)(src)) & 0x000001ff)
#define SPPTR2_F1_SET(dst,src) \
                          (((dst) & ~0x000001ff) | (((u32)(src)) & 0x000001ff))

/*	Register dfclsresdbptr2	*/ 
/*	 Fields dfclsresdbpriority	 */
#define DFCLSRESDBPRIORITY2_F1_WIDTH                                  3
#define DFCLSRESDBPRIORITY2_F1_SHIFT                                 10
#define DFCLSRESDBPRIORITY2_F1_MASK                          0x00001c00
#define DFCLSRESDBPRIORITY2_F1_RD(src)       (((src) & 0x00001c00)>>10)
#define DFCLSRESDBPRIORITY2_F1_WR(src)  (((u32)(src)<<10) & 0x00001c00)
#define DFCLSRESDBPRIORITY2_F1_SET(dst,src) \
                      (((dst) & ~0x00001c00) | (((u32)(src)<<10) & 0x00001c00))
/*	 Fields dfclsresdbptr	 */
#define DFCLSRESDBPTR2_F1_WIDTH                                      10
#define DFCLSRESDBPTR2_F1_SHIFT                                       0
#define DFCLSRESDBPTR2_F1_MASK                               0x000003ff
#define DFCLSRESDBPTR2_F1_RD(src)                (((src) & 0x000003ff))
#define DFCLSRESDBPTR2_F1_WR(src)           (((u32)(src)) & 0x000003ff)
#define DFCLSRESDBPTR2_F1_SET(dst,src) \
                          (((dst) & ~0x000003ff) | (((u32)(src)) & 0x000003ff))

/*	Register dfclsresdb2_0	*/ 
/*	 Fields dfclsresdb	 */
#define DFCLSRESDB0_F7_WIDTH                                         32
#define DFCLSRESDB0_F7_SHIFT                                          0
#define DFCLSRESDB0_F7_MASK                                  0xffffffff
#define DFCLSRESDB0_F7_RD(src)                   (((src) & 0xffffffff))
#define DFCLSRESDB0_F7_WR(src)              (((u32)(src)) & 0xffffffff)
#define DFCLSRESDB0_F7_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register dfclsresdb2_1	*/ 
/*	 Fields dfclsresdb	 */
#define DFCLSRESDB1_F7_WIDTH                                         32
#define DFCLSRESDB1_F7_SHIFT                                          0
#define DFCLSRESDB1_F7_MASK                                  0xffffffff
#define DFCLSRESDB1_F7_RD(src)                   (((src) & 0xffffffff))
#define DFCLSRESDB1_F7_WR(src)              (((u32)(src)) & 0xffffffff)
#define DFCLSRESDB1_F7_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register dfclsresdb2_2	*/ 
/*	 Fields dfclsresdb	 */
#define DFCLSRESDB2_F7_WIDTH                                         32
#define DFCLSRESDB2_F7_SHIFT                                          0
#define DFCLSRESDB2_F7_MASK                                  0xffffffff
#define DFCLSRESDB2_F7_RD(src)                   (((src) & 0xffffffff))
#define DFCLSRESDB2_F7_WR(src)              (((u32)(src)) & 0xffffffff)
#define DFCLSRESDB2_F7_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register dfclsresdb2_3	*/ 
/*	 Fields dfclsresdb	 */
#define DFCLSRESDB3_F7_WIDTH                                         32
#define DFCLSRESDB3_F7_SHIFT                                          0
#define DFCLSRESDB3_F7_MASK                                  0xffffffff
#define DFCLSRESDB3_F7_RD(src)                   (((src) & 0xffffffff))
#define DFCLSRESDB3_F7_WR(src)              (((u32)(src)) & 0xffffffff)
#define DFCLSRESDB3_F7_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register dfclsresdb2_4	*/ 
/*	 Fields dfclsresdb	 */
#define DFCLSRESDB4_F7_WIDTH                                         32
#define DFCLSRESDB4_F7_SHIFT                                          0
#define DFCLSRESDB4_F7_MASK                                  0xffffffff
#define DFCLSRESDB4_F7_RD(src)                   (((src) & 0xffffffff))
#define DFCLSRESDB4_F7_WR(src)              (((u32)(src)) & 0xffffffff)
#define DFCLSRESDB4_F7_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register dfclsresdb2_5	*/ 
/*	 Fields dfclsresdb	 */
#define DFCLSRESDB5_F7_WIDTH                                         32
#define DFCLSRESDB5_F7_SHIFT                                          0
#define DFCLSRESDB5_F7_MASK                                  0xffffffff
#define DFCLSRESDB5_F7_RD(src)                   (((src) & 0xffffffff))
#define DFCLSRESDB5_F7_WR(src)              (((u32)(src)) & 0xffffffff)
#define DFCLSRESDB5_F7_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register parser_ctl2	*/ 
/*	 Fields pkt_data_msk_en	 */
#define PKT_DATA_MSK_EN2_F1_WIDTH                                     1
#define PKT_DATA_MSK_EN2_F1_SHIFT                                    31
#define PKT_DATA_MSK_EN2_F1_MASK                             0x80000000
#define PKT_DATA_MSK_EN2_F1_RD(src)          (((src) & 0x80000000)>>31)
#define PKT_DATA_MSK_EN2_F1_WR(src)     (((u32)(src)<<31) & 0x80000000)
#define PKT_DATA_MSK_EN2_F1_SET(dst,src) \
                      (((dst) & ~0x80000000) | (((u32)(src)<<31) & 0x80000000))
/*	 Fields use_default_ptr_as_nxt_dec_ptr	 */
#define USE_DEFAULT_PTR_AS_NXT_DEC_PTR2_F1_WIDTH                      1
#define USE_DEFAULT_PTR_AS_NXT_DEC_PTR2_F1_SHIFT                     30
#define USE_DEFAULT_PTR_AS_NXT_DEC_PTR2_F1_MASK              0x40000000
#define USE_DEFAULT_PTR_AS_NXT_DEC_PTR2_F1_RD(src) \
                                                    (((src) & 0x40000000)>>30)
#define USE_DEFAULT_PTR_AS_NXT_DEC_PTR2_F1_WR(src) \
                                                (((u32)(src)<<30) & 0x40000000)
#define USE_DEFAULT_PTR_AS_NXT_DEC_PTR2_F1_SET(dst,src) \
                      (((dst) & ~0x40000000) | (((u32)(src)<<30) & 0x40000000))
/*	 Fields parser_halt	 */
#define PARSER_HALT2_F1_WIDTH                                         1
#define PARSER_HALT2_F1_SHIFT                                         0
#define PARSER_HALT2_F1_MASK                                 0x00000001
#define PARSER_HALT2_F1_RD(src)                  (((src) & 0x00000001))
#define PARSER_HALT2_F1_WR(src)             (((u32)(src)) & 0x00000001)
#define PARSER_HALT2_F1_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register tmaxhop2	*/ 
/*	 Fields tmaxhop	 */
#define TMAXHOP2_F1_WIDTH                                             8
#define TMAXHOP2_F1_SHIFT                                             0
#define TMAXHOP2_F1_MASK                                     0x000000ff
#define TMAXHOP2_F1_RD(src)                      (((src) & 0x000000ff))
#define TMAXHOP2_F1_WR(src)                 (((u32)(src)) & 0x000000ff)
#define TMAXHOP2_F1_SET(dst,src) \
                          (((dst) & ~0x000000ff) | (((u32)(src)) & 0x000000ff))

/*	Register portnum2	*/ 
/*	 Fields portnum2	 */
#define PORTNUM22_F1_WIDTH                                            8
#define PORTNUM22_F1_SHIFT                                            0
#define PORTNUM22_F1_MASK                                    0x000000ff
#define PORTNUM22_F1_RD(src)                     (((src) & 0x000000ff))
#define PORTNUM22_F1_WR(src)                (((u32)(src)) & 0x000000ff)
#define PORTNUM22_F1_SET(dst,src) \
                          (((dst) & ~0x000000ff) | (((u32)(src)) & 0x000000ff))

/*	Register rss_ctrl2	*/ 
/*	 Fields ipv6_hashtype	 */
#define IPV6_HASHTYPE2_F1_WIDTH                                       2
#define IPV6_HASHTYPE2_F1_SHIFT                                       3
#define IPV6_HASHTYPE2_F1_MASK                               0x00000018
#define IPV6_HASHTYPE2_F1_RD(src)             (((src) & 0x00000018)>>3)
#define IPV6_HASHTYPE2_F1_WR(src)        (((u32)(src)<<3) & 0x00000018)
#define IPV6_HASHTYPE2_F1_SET(dst,src) \
                       (((dst) & ~0x00000018) | (((u32)(src)<<3) & 0x00000018))
/*	 Fields ipv4_hashtype	 */
#define IPV4_HASHTYPE2_F1_WIDTH                                       2
#define IPV4_HASHTYPE2_F1_SHIFT                                       1
#define IPV4_HASHTYPE2_F1_MASK                               0x00000006
#define IPV4_HASHTYPE2_F1_RD(src)             (((src) & 0x00000006)>>1)
#define IPV4_HASHTYPE2_F1_WR(src)        (((u32)(src)<<1) & 0x00000006)
#define IPV4_HASHTYPE2_F1_SET(dst,src) \
                       (((dst) & ~0x00000006) | (((u32)(src)<<1) & 0x00000006))
/*	 Fields enable	 */
#define ENABLE2_F2_WIDTH                                              1
#define ENABLE2_F2_SHIFT                                              0
#define ENABLE2_F2_MASK                                      0x00000001
#define ENABLE2_F2_RD(src)                       (((src) & 0x00000001))
#define ENABLE2_F2_WR(src)                  (((u32)(src)) & 0x00000001)
#define ENABLE2_F2_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register parser_status2	*/ 
/*	 Fields itableErr	 */
#define ITABLEERR2_F1_WIDTH                                           1
#define ITABLEERR2_F1_SHIFT                                           8
#define ITABLEERR2_F1_MASK                                   0x00000100
#define ITABLEERR2_F1_RD(src)                 (((src) & 0x00000100)>>8)
#define ITABLEERR2_F1_WR(src)            (((u32)(src)<<8) & 0x00000100)
#define ITABLEERR2_F1_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields SrchDbRamErr	 */
#define SRCHDBRAMERR2_F1_WIDTH                                        1
#define SRCHDBRAMERR2_F1_SHIFT                                        7
#define SRCHDBRAMERR2_F1_MASK                                0x00000080
#define SRCHDBRAMERR2_F1_RD(src)              (((src) & 0x00000080)>>7)
#define SRCHDBRAMERR2_F1_WR(src)         (((u32)(src)<<7) & 0x00000080)
#define SRCHDBRAMERR2_F1_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*	 Fields PrsrDbRamErr	 */
#define PRSRDBRAMERR2_F1_WIDTH                                        1
#define PRSRDBRAMERR2_F1_SHIFT                                        6
#define PRSRDBRAMERR2_F1_MASK                                0x00000040
#define PRSRDBRAMERR2_F1_RD(src)              (((src) & 0x00000040)>>6)
#define PRSRDBRAMERR2_F1_WR(src)         (((u32)(src)<<6) & 0x00000040)
#define PRSRDBRAMERR2_F1_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*	 Fields PktRamErr	 */
#define PKTRAMERR2_F1_WIDTH                                           1
#define PKTRAMERR2_F1_SHIFT                                           5
#define PKTRAMERR2_F1_MASK                                   0x00000020
#define PKTRAMERR2_F1_RD(src)                 (((src) & 0x00000020)>>5)
#define PKTRAMERR2_F1_WR(src)            (((u32)(src)<<5) & 0x00000020)
#define PKTRAMERR2_F1_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*	 Fields PTRamErr	 */
#define PTRAMERR2_F1_WIDTH                                            1
#define PTRAMERR2_F1_SHIFT                                            4
#define PTRAMERR2_F1_MASK                                    0x00000010
#define PTRAMERR2_F1_RD(src)                  (((src) & 0x00000010)>>4)
#define PTRAMERR2_F1_WR(src)             (((u32)(src)<<4) & 0x00000010)
#define PTRAMERR2_F1_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*	 Fields PrsrInvMSBStrErr	 */
#define PRSRINVMSBSTRERR2_F1_WIDTH                                    1
#define PRSRINVMSBSTRERR2_F1_SHIFT                                    3
#define PRSRINVMSBSTRERR2_F1_MASK                            0x00000008
#define PRSRINVMSBSTRERR2_F1_RD(src)          (((src) & 0x00000008)>>3)
#define PRSRINVMSBSTRERR2_F1_WR(src)     (((u32)(src)<<3) & 0x00000008)
#define PRSRINVMSBSTRERR2_F1_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*	 Fields PktOffsetExEop	 */
#define PKTOFFSETEXEOP2_F1_WIDTH                                      1
#define PKTOFFSETEXEOP2_F1_SHIFT                                      2
#define PKTOFFSETEXEOP2_F1_MASK                              0x00000004
#define PKTOFFSETEXEOP2_F1_RD(src)            (((src) & 0x00000004)>>2)
#define PKTOFFSETEXEOP2_F1_WR(src)       (((u32)(src)<<2) & 0x00000004)
#define PKTOFFSETEXEOP2_F1_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields maxhoperr	 */
#define MAXHOPERR2_F1_WIDTH                                           1
#define MAXHOPERR2_F1_SHIFT                                           1
#define MAXHOPERR2_F1_MASK                                   0x00000002
#define MAXHOPERR2_F1_RD(src)                 (((src) & 0x00000002)>>1)
#define MAXHOPERR2_F1_WR(src)            (((u32)(src)<<1) & 0x00000002)
#define MAXHOPERR2_F1_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields parser_halt_status	 */
#define PARSER_HALT_STATUS2_F1_WIDTH                                  1
#define PARSER_HALT_STATUS2_F1_SHIFT                                  0
#define PARSER_HALT_STATUS2_F1_MASK                          0x00000001
#define PARSER_HALT_STATUS2_F1_RD(src)           (((src) & 0x00000001))
#define PARSER_HALT_STATUS2_F1_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register parser_status2Mask	*/
/*    Mask Register Fields itableErrMask    */
#define ITABLEERRMASK_F7_WIDTH                                        1
#define ITABLEERRMASK_F7_SHIFT                                        8
#define ITABLEERRMASK_F7_MASK                                0x00000100
#define ITABLEERRMASK_F7_RD(src)              (((src) & 0x00000100)>>8)
#define ITABLEERRMASK_F7_WR(src)         (((u32)(src)<<8) & 0x00000100)
#define ITABLEERRMASK_F7_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*    Mask Register Fields SrchDbRamErrMask    */
#define SRCHDBRAMERRMASK_F7_WIDTH                                     1
#define SRCHDBRAMERRMASK_F7_SHIFT                                     7
#define SRCHDBRAMERRMASK_F7_MASK                             0x00000080
#define SRCHDBRAMERRMASK_F7_RD(src)           (((src) & 0x00000080)>>7)
#define SRCHDBRAMERRMASK_F7_WR(src)      (((u32)(src)<<7) & 0x00000080)
#define SRCHDBRAMERRMASK_F7_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*    Mask Register Fields PrsrDbRamErrMask    */
#define PRSRDBRAMERRMASK_F7_WIDTH                                     1
#define PRSRDBRAMERRMASK_F7_SHIFT                                     6
#define PRSRDBRAMERRMASK_F7_MASK                             0x00000040
#define PRSRDBRAMERRMASK_F7_RD(src)           (((src) & 0x00000040)>>6)
#define PRSRDBRAMERRMASK_F7_WR(src)      (((u32)(src)<<6) & 0x00000040)
#define PRSRDBRAMERRMASK_F7_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*    Mask Register Fields PktRamErrMask    */
#define PKTRAMERRMASK_F7_WIDTH                                        1
#define PKTRAMERRMASK_F7_SHIFT                                        5
#define PKTRAMERRMASK_F7_MASK                                0x00000020
#define PKTRAMERRMASK_F7_RD(src)              (((src) & 0x00000020)>>5)
#define PKTRAMERRMASK_F7_WR(src)         (((u32)(src)<<5) & 0x00000020)
#define PKTRAMERRMASK_F7_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*    Mask Register Fields PTRamErrMask    */
#define PTRAMERRMASK_F7_WIDTH                                         1
#define PTRAMERRMASK_F7_SHIFT                                         4
#define PTRAMERRMASK_F7_MASK                                 0x00000010
#define PTRAMERRMASK_F7_RD(src)               (((src) & 0x00000010)>>4)
#define PTRAMERRMASK_F7_WR(src)          (((u32)(src)<<4) & 0x00000010)
#define PTRAMERRMASK_F7_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*    Mask Register Fields PrsrInvMSBStrErrMask    */
#define PRSRINVMSBSTRERRMASK_F7_WIDTH                                 1
#define PRSRINVMSBSTRERRMASK_F7_SHIFT                                 3
#define PRSRINVMSBSTRERRMASK_F7_MASK                         0x00000008
#define PRSRINVMSBSTRERRMASK_F7_RD(src)       (((src) & 0x00000008)>>3)
#define PRSRINVMSBSTRERRMASK_F7_WR(src)  (((u32)(src)<<3) & 0x00000008)
#define PRSRINVMSBSTRERRMASK_F7_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*    Mask Register Fields PktOffsetExEopMask    */
#define PKTOFFSETEXEOPMASK_F7_WIDTH                                   1
#define PKTOFFSETEXEOPMASK_F7_SHIFT                                   2
#define PKTOFFSETEXEOPMASK_F7_MASK                           0x00000004
#define PKTOFFSETEXEOPMASK_F7_RD(src)         (((src) & 0x00000004)>>2)
#define PKTOFFSETEXEOPMASK_F7_WR(src)    (((u32)(src)<<2) & 0x00000004)
#define PKTOFFSETEXEOPMASK_F7_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*    Mask Register Fields maxhoperrMask    */
#define MAXHOPERRMASK_F7_WIDTH                                        1
#define MAXHOPERRMASK_F7_SHIFT                                        1
#define MAXHOPERRMASK_F7_MASK                                0x00000002
#define MAXHOPERRMASK_F7_RD(src)              (((src) & 0x00000002)>>1)
#define MAXHOPERRMASK_F7_WR(src)         (((u32)(src)<<1) & 0x00000002)
#define MAXHOPERRMASK_F7_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*    Mask Register Fields parser_halt_statusMask    */
#define PARSER_HALT_STATUSMASK_F7_WIDTH                               1
#define PARSER_HALT_STATUSMASK_F7_SHIFT                               0
#define PARSER_HALT_STATUSMASK_F7_MASK                       0x00000001
#define PARSER_HALT_STATUSMASK_F7_RD(src)        (((src) & 0x00000001))
#define PARSER_HALT_STATUSMASK_F7_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register snptr_change_status2	*/ 
/*	 Fields snptr_change_done	 */
#define SNPTR_CHANGE_DONE2_F1_WIDTH                                   1
#define SNPTR_CHANGE_DONE2_F1_SHIFT                                   0
#define SNPTR_CHANGE_DONE2_F1_MASK                           0x00000001
#define SNPTR_CHANGE_DONE2_F1_RD(src)            (((src) & 0x00000001))
#define SNPTR_CHANGE_DONE2_F1_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register dcplr2_fifo_empty_sts	*/ 
/*	 Fields srchstr_fifo_empty	 */
#define SRCHSTR_FIFO_EMPTY_F2_WIDTH                                   1
#define SRCHSTR_FIFO_EMPTY_F2_SHIFT                                   3
#define SRCHSTR_FIFO_EMPTY_F2_MASK                           0x00000008
#define SRCHSTR_FIFO_EMPTY_F2_RD(src)         (((src) & 0x00000008)>>3)
#define SRCHSTR_FIFO_EMPTY_F2_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*	 Fields hash_fifo_empty	 */
#define HASH_FIFO_EMPTY_F2_WIDTH                                      1
#define HASH_FIFO_EMPTY_F2_SHIFT                                      2
#define HASH_FIFO_EMPTY_F2_MASK                              0x00000004
#define HASH_FIFO_EMPTY_F2_RD(src)            (((src) & 0x00000004)>>2)
#define HASH_FIFO_EMPTY_F2_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields dbout_fifo_empty	 */
#define DBOUT_FIFO_EMPTY_F2_WIDTH                                     1
#define DBOUT_FIFO_EMPTY_F2_SHIFT                                     1
#define DBOUT_FIFO_EMPTY_F2_MASK                             0x00000002
#define DBOUT_FIFO_EMPTY_F2_RD(src)           (((src) & 0x00000002)>>1)
#define DBOUT_FIFO_EMPTY_F2_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields dbctl_fifo_empty	 */
#define DBCTL_FIFO_EMPTY_F2_WIDTH                                     1
#define DBCTL_FIFO_EMPTY_F2_SHIFT                                     0
#define DBCTL_FIFO_EMPTY_F2_MASK                             0x00000001
#define DBCTL_FIFO_EMPTY_F2_RD(src)              (((src) & 0x00000001))
#define DBCTL_FIFO_EMPTY_F2_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register itable2_err_diagnostic	*/ 
/*	 Fields Error_Addr	 */
#define ERROR_ADDR_F26_WIDTH                                          7
#define ERROR_ADDR_F26_SHIFT                                          2
#define ERROR_ADDR_F26_MASK                                  0x000001fc
#define ERROR_ADDR_F26_RD(src)                (((src) & 0x000001fc)>>2)
#define ERROR_ADDR_F26_WR(src)           (((u32)(src)<<2) & 0x000001fc)
#define ERROR_ADDR_F26_SET(dst,src) \
                       (((dst) & ~0x000001fc) | (((u32)(src)<<2) & 0x000001fc))
/*	 Fields Error_Addr_Enable	 */
#define ERROR_ADDR_ENABLE_F26_WIDTH                                   1
#define ERROR_ADDR_ENABLE_F26_SHIFT                                   1
#define ERROR_ADDR_ENABLE_F26_MASK                           0x00000002
#define ERROR_ADDR_ENABLE_F26_RD(src)         (((src) & 0x00000002)>>1)
#define ERROR_ADDR_ENABLE_F26_WR(src)    (((u32)(src)<<1) & 0x00000002)
#define ERROR_ADDR_ENABLE_F26_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields Force_Read_Error_Enable	 */
#define FORCE_READ_ERROR_ENABLE_F26_WIDTH                             1
#define FORCE_READ_ERROR_ENABLE_F26_SHIFT                             0
#define FORCE_READ_ERROR_ENABLE_F26_MASK                     0x00000001
#define FORCE_READ_ERROR_ENABLE_F26_RD(src)      (((src) & 0x00000001))
#define FORCE_READ_ERROR_ENABLE_F26_WR(src) \
                                                    (((u32)(src)) & 0x00000001)
#define FORCE_READ_ERROR_ENABLE_F26_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register pktram2_err_diagnostic	*/ 
/*	 Fields Error_Addr	 */
#define ERROR_ADDR_F27_WIDTH                                          6
#define ERROR_ADDR_F27_SHIFT                                          2
#define ERROR_ADDR_F27_MASK                                  0x000000fc
#define ERROR_ADDR_F27_RD(src)                (((src) & 0x000000fc)>>2)
#define ERROR_ADDR_F27_WR(src)           (((u32)(src)<<2) & 0x000000fc)
#define ERROR_ADDR_F27_SET(dst,src) \
                       (((dst) & ~0x000000fc) | (((u32)(src)<<2) & 0x000000fc))
/*	 Fields Error_Addr_Enable	 */
#define ERROR_ADDR_ENABLE_F27_WIDTH                                   1
#define ERROR_ADDR_ENABLE_F27_SHIFT                                   1
#define ERROR_ADDR_ENABLE_F27_MASK                           0x00000002
#define ERROR_ADDR_ENABLE_F27_RD(src)         (((src) & 0x00000002)>>1)
#define ERROR_ADDR_ENABLE_F27_WR(src)    (((u32)(src)<<1) & 0x00000002)
#define ERROR_ADDR_ENABLE_F27_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields Force_Read_Error_Enable	 */
#define FORCE_READ_ERROR_ENABLE_F27_WIDTH                             1
#define FORCE_READ_ERROR_ENABLE_F27_SHIFT                             0
#define FORCE_READ_ERROR_ENABLE_F27_MASK                     0x00000001
#define FORCE_READ_ERROR_ENABLE_F27_RD(src)      (((src) & 0x00000001))
#define FORCE_READ_ERROR_ENABLE_F27_WR(src) \
                                                    (((u32)(src)) & 0x00000001)
#define FORCE_READ_ERROR_ENABLE_F27_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register itable2_ctrl	*/ 
/*	 Fields rme	 */
#define RME_F43_WIDTH                                                 1
#define RME_F43_SHIFT                                                 2
#define RME_F43_MASK                                         0x00000004
#define RME_F43_RD(src)                       (((src) & 0x00000004)>>2)
#define RME_F43_WR(src)                  (((u32)(src)<<2) & 0x00000004)
#define RME_F43_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields rm	 */
#define RM_F75_WIDTH                                                  2
#define RM_F75_SHIFT                                                  0
#define RM_F75_MASK                                          0x00000003
#define RM_F75_RD(src)                           (((src) & 0x00000003))
#define RM_F75_WR(src)                      (((u32)(src)) & 0x00000003)
#define RM_F75_SET(dst,src) \
                          (((dst) & ~0x00000003) | (((u32)(src)) & 0x00000003))

/*	Register lstnvst2	*/ 
/*	 Fields lstnvst	 */
#define LSTNVST2_F1_WIDTH                                            14
#define LSTNVST2_F1_SHIFT                                             0
#define LSTNVST2_F1_MASK                                     0x00003fff
#define LSTNVST2_F1_RD(src)                      (((src) & 0x00003fff))
#define LSTNVST2_F1_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst2_0	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST0_F14_WIDTH                                          14
#define LTRCNVST0_F14_SHIFT                                           0
#define LTRCNVST0_F14_MASK                                   0x00003fff
#define LTRCNVST0_F14_RD(src)                    (((src) & 0x00003fff))
#define LTRCNVST0_F14_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst2_1	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST1_F14_WIDTH                                          14
#define LTRCNVST1_F14_SHIFT                                           0
#define LTRCNVST1_F14_MASK                                   0x00003fff
#define LTRCNVST1_F14_RD(src)                    (((src) & 0x00003fff))
#define LTRCNVST1_F14_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst2_2	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST2_F14_WIDTH                                          14
#define LTRCNVST2_F14_SHIFT                                           0
#define LTRCNVST2_F14_MASK                                   0x00003fff
#define LTRCNVST2_F14_RD(src)                    (((src) & 0x00003fff))
#define LTRCNVST2_F14_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst2_3	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST3_F14_WIDTH                                          14
#define LTRCNVST3_F14_SHIFT                                           0
#define LTRCNVST3_F14_MASK                                   0x00003fff
#define LTRCNVST3_F14_RD(src)                    (((src) & 0x00003fff))
#define LTRCNVST3_F14_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst2_4	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST4_F14_WIDTH                                          14
#define LTRCNVST4_F14_SHIFT                                           0
#define LTRCNVST4_F14_MASK                                   0x00003fff
#define LTRCNVST4_F14_RD(src)                    (((src) & 0x00003fff))
#define LTRCNVST4_F14_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst2_5	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST5_F14_WIDTH                                          14
#define LTRCNVST5_F14_SHIFT                                           0
#define LTRCNVST5_F14_MASK                                   0x00003fff
#define LTRCNVST5_F14_RD(src)                    (((src) & 0x00003fff))
#define LTRCNVST5_F14_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst2_6	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST6_F7_WIDTH                                           14
#define LTRCNVST6_F7_SHIFT                                            0
#define LTRCNVST6_F7_MASK                                    0x00003fff
#define LTRCNVST6_F7_RD(src)                     (((src) & 0x00003fff))
#define LTRCNVST6_F7_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst2_7	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST7_F7_WIDTH                                           14
#define LTRCNVST7_F7_SHIFT                                            0
#define LTRCNVST7_F7_MASK                                    0x00003fff
#define LTRCNVST7_F7_RD(src)                     (((src) & 0x00003fff))
#define LTRCNVST7_F7_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst2_8	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST8_F7_WIDTH                                           14
#define LTRCNVST8_F7_SHIFT                                            0
#define LTRCNVST8_F7_MASK                                    0x00003fff
#define LTRCNVST8_F7_RD(src)                     (((src) & 0x00003fff))
#define LTRCNVST8_F7_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst2_9	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST9_F7_WIDTH                                           14
#define LTRCNVST9_F7_SHIFT                                            0
#define LTRCNVST9_F7_MASK                                    0x00003fff
#define LTRCNVST9_F7_RD(src)                     (((src) & 0x00003fff))
#define LTRCNVST9_F7_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst2_10	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST0_F15_WIDTH                                          14
#define LTRCNVST0_F15_SHIFT                                           0
#define LTRCNVST0_F15_MASK                                   0x00003fff
#define LTRCNVST0_F15_RD(src)                    (((src) & 0x00003fff))
#define LTRCNVST0_F15_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst2_11	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST1_F15_WIDTH                                          14
#define LTRCNVST1_F15_SHIFT                                           0
#define LTRCNVST1_F15_MASK                                   0x00003fff
#define LTRCNVST1_F15_RD(src)                    (((src) & 0x00003fff))
#define LTRCNVST1_F15_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst2_12	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST2_F15_WIDTH                                          14
#define LTRCNVST2_F15_SHIFT                                           0
#define LTRCNVST2_F15_MASK                                   0x00003fff
#define LTRCNVST2_F15_RD(src)                    (((src) & 0x00003fff))
#define LTRCNVST2_F15_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst2_13	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST3_F15_WIDTH                                          14
#define LTRCNVST3_F15_SHIFT                                           0
#define LTRCNVST3_F15_MASK                                   0x00003fff
#define LTRCNVST3_F15_RD(src)                    (((src) & 0x00003fff))
#define LTRCNVST3_F15_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst2_14	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST4_F15_WIDTH                                          14
#define LTRCNVST4_F15_SHIFT                                           0
#define LTRCNVST4_F15_MASK                                   0x00003fff
#define LTRCNVST4_F15_RD(src)                    (((src) & 0x00003fff))
#define LTRCNVST4_F15_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst2_15	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST5_F15_WIDTH                                          14
#define LTRCNVST5_F15_SHIFT                                           0
#define LTRCNVST5_F15_MASK                                   0x00003fff
#define LTRCNVST5_F15_RD(src)                    (((src) & 0x00003fff))
#define LTRCNVST5_F15_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvststr2_0	*/ 
/*	 Fields ftrcnvststrt	 */
#define FTRCNVSTSTRT0_F7_WIDTH                                       14
#define FTRCNVSTSTRT0_F7_SHIFT                                        0
#define FTRCNVSTSTRT0_F7_MASK                                0x00003fff
#define FTRCNVSTSTRT0_F7_RD(src)                 (((src) & 0x00003fff))
#define FTRCNVSTSTRT0_F7_WR(src)            (((u32)(src)) & 0x00003fff)
#define FTRCNVSTSTRT0_F7_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst2_0	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST0_F14_WIDTH                                          14
#define FTRCNVST0_F14_SHIFT                                           0
#define FTRCNVST0_F14_MASK                                   0x00003fff
#define FTRCNVST0_F14_RD(src)                    (((src) & 0x00003fff))
#define FTRCNVST0_F14_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst2_1	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST1_F14_WIDTH                                          14
#define FTRCNVST1_F14_SHIFT                                           0
#define FTRCNVST1_F14_MASK                                   0x00003fff
#define FTRCNVST1_F14_RD(src)                    (((src) & 0x00003fff))
#define FTRCNVST1_F14_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst2_2	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST2_F14_WIDTH                                          14
#define FTRCNVST2_F14_SHIFT                                           0
#define FTRCNVST2_F14_MASK                                   0x00003fff
#define FTRCNVST2_F14_RD(src)                    (((src) & 0x00003fff))
#define FTRCNVST2_F14_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst2_3	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST3_F14_WIDTH                                          14
#define FTRCNVST3_F14_SHIFT                                           0
#define FTRCNVST3_F14_MASK                                   0x00003fff
#define FTRCNVST3_F14_RD(src)                    (((src) & 0x00003fff))
#define FTRCNVST3_F14_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst2_4	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST4_F14_WIDTH                                          14
#define FTRCNVST4_F14_SHIFT                                           0
#define FTRCNVST4_F14_MASK                                   0x00003fff
#define FTRCNVST4_F14_RD(src)                    (((src) & 0x00003fff))
#define FTRCNVST4_F14_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst2_5	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST5_F14_WIDTH                                          14
#define FTRCNVST5_F14_SHIFT                                           0
#define FTRCNVST5_F14_MASK                                   0x00003fff
#define FTRCNVST5_F14_RD(src)                    (((src) & 0x00003fff))
#define FTRCNVST5_F14_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst2_6	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST6_F7_WIDTH                                           14
#define FTRCNVST6_F7_SHIFT                                            0
#define FTRCNVST6_F7_MASK                                    0x00003fff
#define FTRCNVST6_F7_RD(src)                     (((src) & 0x00003fff))
#define FTRCNVST6_F7_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst2_7	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST7_F7_WIDTH                                           14
#define FTRCNVST7_F7_SHIFT                                            0
#define FTRCNVST7_F7_MASK                                    0x00003fff
#define FTRCNVST7_F7_RD(src)                     (((src) & 0x00003fff))
#define FTRCNVST7_F7_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst2_8	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST8_F7_WIDTH                                           14
#define FTRCNVST8_F7_SHIFT                                            0
#define FTRCNVST8_F7_MASK                                    0x00003fff
#define FTRCNVST8_F7_RD(src)                     (((src) & 0x00003fff))
#define FTRCNVST8_F7_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst2_9	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST9_F7_WIDTH                                           14
#define FTRCNVST9_F7_SHIFT                                            0
#define FTRCNVST9_F7_MASK                                    0x00003fff
#define FTRCNVST9_F7_RD(src)                     (((src) & 0x00003fff))
#define FTRCNVST9_F7_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst2_10	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST0_F15_WIDTH                                          14
#define FTRCNVST0_F15_SHIFT                                           0
#define FTRCNVST0_F15_MASK                                   0x00003fff
#define FTRCNVST0_F15_RD(src)                    (((src) & 0x00003fff))
#define FTRCNVST0_F15_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst2_11	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST1_F15_WIDTH                                          14
#define FTRCNVST1_F15_SHIFT                                           0
#define FTRCNVST1_F15_MASK                                   0x00003fff
#define FTRCNVST1_F15_RD(src)                    (((src) & 0x00003fff))
#define FTRCNVST1_F15_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst2_12	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST2_F15_WIDTH                                          14
#define FTRCNVST2_F15_SHIFT                                           0
#define FTRCNVST2_F15_MASK                                   0x00003fff
#define FTRCNVST2_F15_RD(src)                    (((src) & 0x00003fff))
#define FTRCNVST2_F15_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst2_13	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST3_F15_WIDTH                                          14
#define FTRCNVST3_F15_SHIFT                                           0
#define FTRCNVST3_F15_MASK                                   0x00003fff
#define FTRCNVST3_F15_RD(src)                    (((src) & 0x00003fff))
#define FTRCNVST3_F15_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst2_14	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST4_F15_WIDTH                                          14
#define FTRCNVST4_F15_SHIFT                                           0
#define FTRCNVST4_F15_MASK                                   0x00003fff
#define FTRCNVST4_F15_RD(src)                    (((src) & 0x00003fff))
#define FTRCNVST4_F15_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst2_15	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST5_F15_WIDTH                                          14
#define FTRCNVST5_F15_SHIFT                                           0
#define FTRCNVST5_F15_MASK                                   0x00003fff
#define FTRCNVST5_F15_RD(src)                    (((src) & 0x00003fff))
#define FTRCNVST5_F15_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmon2_0	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON0_F14_WIDTH                                        14
#define TRCNVSTMON0_F14_SHIFT                                         0
#define TRCNVSTMON0_F14_MASK                                 0x00003fff
#define TRCNVSTMON0_F14_RD(src)                  (((src) & 0x00003fff))
#define TRCNVSTMON0_F14_WR(src)             (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON0_F14_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt2_0	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT0_F14_WIDTH                                     32
#define TRCNVSTMONCNT0_F14_SHIFT                                      0
#define TRCNVSTMONCNT0_F14_MASK                              0xffffffff
#define TRCNVSTMONCNT0_F14_RD(src)               (((src) & 0xffffffff))
#define TRCNVSTMONCNT0_F14_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon2_1	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON1_F14_WIDTH                                        14
#define TRCNVSTMON1_F14_SHIFT                                         0
#define TRCNVSTMON1_F14_MASK                                 0x00003fff
#define TRCNVSTMON1_F14_RD(src)                  (((src) & 0x00003fff))
#define TRCNVSTMON1_F14_WR(src)             (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON1_F14_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt2_1	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT1_F14_WIDTH                                     32
#define TRCNVSTMONCNT1_F14_SHIFT                                      0
#define TRCNVSTMONCNT1_F14_MASK                              0xffffffff
#define TRCNVSTMONCNT1_F14_RD(src)               (((src) & 0xffffffff))
#define TRCNVSTMONCNT1_F14_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon2_2	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON2_F14_WIDTH                                        14
#define TRCNVSTMON2_F14_SHIFT                                         0
#define TRCNVSTMON2_F14_MASK                                 0x00003fff
#define TRCNVSTMON2_F14_RD(src)                  (((src) & 0x00003fff))
#define TRCNVSTMON2_F14_WR(src)             (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON2_F14_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt2_2	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT2_F14_WIDTH                                     32
#define TRCNVSTMONCNT2_F14_SHIFT                                      0
#define TRCNVSTMONCNT2_F14_MASK                              0xffffffff
#define TRCNVSTMONCNT2_F14_RD(src)               (((src) & 0xffffffff))
#define TRCNVSTMONCNT2_F14_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon2_3	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON3_F14_WIDTH                                        14
#define TRCNVSTMON3_F14_SHIFT                                         0
#define TRCNVSTMON3_F14_MASK                                 0x00003fff
#define TRCNVSTMON3_F14_RD(src)                  (((src) & 0x00003fff))
#define TRCNVSTMON3_F14_WR(src)             (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON3_F14_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt2_3	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT3_F14_WIDTH                                     32
#define TRCNVSTMONCNT3_F14_SHIFT                                      0
#define TRCNVSTMONCNT3_F14_MASK                              0xffffffff
#define TRCNVSTMONCNT3_F14_RD(src)               (((src) & 0xffffffff))
#define TRCNVSTMONCNT3_F14_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon2_4	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON4_F14_WIDTH                                        14
#define TRCNVSTMON4_F14_SHIFT                                         0
#define TRCNVSTMON4_F14_MASK                                 0x00003fff
#define TRCNVSTMON4_F14_RD(src)                  (((src) & 0x00003fff))
#define TRCNVSTMON4_F14_WR(src)             (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON4_F14_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt2_4	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT4_F14_WIDTH                                     32
#define TRCNVSTMONCNT4_F14_SHIFT                                      0
#define TRCNVSTMONCNT4_F14_MASK                              0xffffffff
#define TRCNVSTMONCNT4_F14_RD(src)               (((src) & 0xffffffff))
#define TRCNVSTMONCNT4_F14_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon2_5	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON5_F14_WIDTH                                        14
#define TRCNVSTMON5_F14_SHIFT                                         0
#define TRCNVSTMON5_F14_MASK                                 0x00003fff
#define TRCNVSTMON5_F14_RD(src)                  (((src) & 0x00003fff))
#define TRCNVSTMON5_F14_WR(src)             (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON5_F14_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt2_5	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT5_F14_WIDTH                                     32
#define TRCNVSTMONCNT5_F14_SHIFT                                      0
#define TRCNVSTMONCNT5_F14_MASK                              0xffffffff
#define TRCNVSTMONCNT5_F14_RD(src)               (((src) & 0xffffffff))
#define TRCNVSTMONCNT5_F14_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon2_6	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON6_F7_WIDTH                                         14
#define TRCNVSTMON6_F7_SHIFT                                          0
#define TRCNVSTMON6_F7_MASK                                  0x00003fff
#define TRCNVSTMON6_F7_RD(src)                   (((src) & 0x00003fff))
#define TRCNVSTMON6_F7_WR(src)              (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON6_F7_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt2_6	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT6_F7_WIDTH                                      32
#define TRCNVSTMONCNT6_F7_SHIFT                                       0
#define TRCNVSTMONCNT6_F7_MASK                               0xffffffff
#define TRCNVSTMONCNT6_F7_RD(src)                (((src) & 0xffffffff))
#define TRCNVSTMONCNT6_F7_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon2_7	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON7_F7_WIDTH                                         14
#define TRCNVSTMON7_F7_SHIFT                                          0
#define TRCNVSTMON7_F7_MASK                                  0x00003fff
#define TRCNVSTMON7_F7_RD(src)                   (((src) & 0x00003fff))
#define TRCNVSTMON7_F7_WR(src)              (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON7_F7_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt2_7	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT7_F7_WIDTH                                      32
#define TRCNVSTMONCNT7_F7_SHIFT                                       0
#define TRCNVSTMONCNT7_F7_MASK                               0xffffffff
#define TRCNVSTMONCNT7_F7_RD(src)                (((src) & 0xffffffff))
#define TRCNVSTMONCNT7_F7_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon2_8	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON8_F7_WIDTH                                         14
#define TRCNVSTMON8_F7_SHIFT                                          0
#define TRCNVSTMON8_F7_MASK                                  0x00003fff
#define TRCNVSTMON8_F7_RD(src)                   (((src) & 0x00003fff))
#define TRCNVSTMON8_F7_WR(src)              (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON8_F7_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt2_8	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT8_F7_WIDTH                                      32
#define TRCNVSTMONCNT8_F7_SHIFT                                       0
#define TRCNVSTMONCNT8_F7_MASK                               0xffffffff
#define TRCNVSTMONCNT8_F7_RD(src)                (((src) & 0xffffffff))
#define TRCNVSTMONCNT8_F7_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon2_9	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON9_F7_WIDTH                                         14
#define TRCNVSTMON9_F7_SHIFT                                          0
#define TRCNVSTMON9_F7_MASK                                  0x00003fff
#define TRCNVSTMON9_F7_RD(src)                   (((src) & 0x00003fff))
#define TRCNVSTMON9_F7_WR(src)              (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON9_F7_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt2_9	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT9_F7_WIDTH                                      32
#define TRCNVSTMONCNT9_F7_SHIFT                                       0
#define TRCNVSTMONCNT9_F7_MASK                               0xffffffff
#define TRCNVSTMONCNT9_F7_RD(src)                (((src) & 0xffffffff))
#define TRCNVSTMONCNT9_F7_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon2_10	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON0_F15_WIDTH                                        14
#define TRCNVSTMON0_F15_SHIFT                                         0
#define TRCNVSTMON0_F15_MASK                                 0x00003fff
#define TRCNVSTMON0_F15_RD(src)                  (((src) & 0x00003fff))
#define TRCNVSTMON0_F15_WR(src)             (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON0_F15_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt2_10	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT0_F15_WIDTH                                     32
#define TRCNVSTMONCNT0_F15_SHIFT                                      0
#define TRCNVSTMONCNT0_F15_MASK                              0xffffffff
#define TRCNVSTMONCNT0_F15_RD(src)               (((src) & 0xffffffff))
#define TRCNVSTMONCNT0_F15_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon2_11	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON1_F15_WIDTH                                        14
#define TRCNVSTMON1_F15_SHIFT                                         0
#define TRCNVSTMON1_F15_MASK                                 0x00003fff
#define TRCNVSTMON1_F15_RD(src)                  (((src) & 0x00003fff))
#define TRCNVSTMON1_F15_WR(src)             (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON1_F15_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt2_11	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT1_F15_WIDTH                                     32
#define TRCNVSTMONCNT1_F15_SHIFT                                      0
#define TRCNVSTMONCNT1_F15_MASK                              0xffffffff
#define TRCNVSTMONCNT1_F15_RD(src)               (((src) & 0xffffffff))
#define TRCNVSTMONCNT1_F15_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon2_12	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON2_F15_WIDTH                                        14
#define TRCNVSTMON2_F15_SHIFT                                         0
#define TRCNVSTMON2_F15_MASK                                 0x00003fff
#define TRCNVSTMON2_F15_RD(src)                  (((src) & 0x00003fff))
#define TRCNVSTMON2_F15_WR(src)             (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON2_F15_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt2_12	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT2_F15_WIDTH                                     32
#define TRCNVSTMONCNT2_F15_SHIFT                                      0
#define TRCNVSTMONCNT2_F15_MASK                              0xffffffff
#define TRCNVSTMONCNT2_F15_RD(src)               (((src) & 0xffffffff))
#define TRCNVSTMONCNT2_F15_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon2_13	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON3_F15_WIDTH                                        14
#define TRCNVSTMON3_F15_SHIFT                                         0
#define TRCNVSTMON3_F15_MASK                                 0x00003fff
#define TRCNVSTMON3_F15_RD(src)                  (((src) & 0x00003fff))
#define TRCNVSTMON3_F15_WR(src)             (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON3_F15_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt2_13	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT3_F15_WIDTH                                     32
#define TRCNVSTMONCNT3_F15_SHIFT                                      0
#define TRCNVSTMONCNT3_F15_MASK                              0xffffffff
#define TRCNVSTMONCNT3_F15_RD(src)               (((src) & 0xffffffff))
#define TRCNVSTMONCNT3_F15_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon2_14	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON4_F15_WIDTH                                        14
#define TRCNVSTMON4_F15_SHIFT                                         0
#define TRCNVSTMON4_F15_MASK                                 0x00003fff
#define TRCNVSTMON4_F15_RD(src)                  (((src) & 0x00003fff))
#define TRCNVSTMON4_F15_WR(src)             (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON4_F15_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt2_14	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT4_F15_WIDTH                                     32
#define TRCNVSTMONCNT4_F15_SHIFT                                      0
#define TRCNVSTMONCNT4_F15_MASK                              0xffffffff
#define TRCNVSTMONCNT4_F15_RD(src)               (((src) & 0xffffffff))
#define TRCNVSTMONCNT4_F15_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon2_15	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON5_F15_WIDTH                                        14
#define TRCNVSTMON5_F15_SHIFT                                         0
#define TRCNVSTMON5_F15_MASK                                 0x00003fff
#define TRCNVSTMON5_F15_RD(src)                  (((src) & 0x00003fff))
#define TRCNVSTMON5_F15_WR(src)             (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON5_F15_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt2_15	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT5_F15_WIDTH                                     32
#define TRCNVSTMONCNT5_F15_SHIFT                                      0
#define TRCNVSTMONCNT5_F15_MASK                              0xffffffff
#define TRCNVSTMONCNT5_F15_RD(src)               (((src) & 0xffffffff))
#define TRCNVSTMONCNT5_F15_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register hash_diag_ctl2	*/ 
/*	 Fields Hash_Result_Diagnostic_Enable	 */
#define HASH_RESULT_DIAGNOSTIC_ENABLE2_F1_WIDTH                       1
#define HASH_RESULT_DIAGNOSTIC_ENABLE2_F1_SHIFT                       0
#define HASH_RESULT_DIAGNOSTIC_ENABLE2_F1_MASK               0x00000001
#define HASH_RESULT_DIAGNOSTIC_ENABLE2_F1_RD(src) \
                                                        (((src) & 0x00000001))
#define HASH_RESULT_DIAGNOSTIC_ENABLE2_F1_WR(src) \
                                                    (((u32)(src)) & 0x00000001)
#define HASH_RESULT_DIAGNOSTIC_ENABLE2_F1_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register hash_seed_default2	*/ 
/*	 Fields Hash_Seed_Default	 */
#define HASH_SEED_DEFAULT2_F1_WIDTH                                  32
#define HASH_SEED_DEFAULT2_F1_SHIFT                                   0
#define HASH_SEED_DEFAULT2_F1_MASK                           0xffffffff
#define HASH_SEED_DEFAULT2_F1_RD(src)            (((src) & 0xffffffff))
#define HASH_SEED_DEFAULT2_F1_WR(src)       (((u32)(src)) & 0xffffffff)
#define HASH_SEED_DEFAULT2_F1_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register hash_result_diag2	*/ 
/*	 Fields Hash_Result_Diagnostic	 */
#define HASH_RESULT_DIAGNOSTIC2_F1_WIDTH                             32
#define HASH_RESULT_DIAGNOSTIC2_F1_SHIFT                              0
#define HASH_RESULT_DIAGNOSTIC2_F1_MASK                      0xffffffff
#define HASH_RESULT_DIAGNOSTIC2_F1_RD(src)       (((src) & 0xffffffff))
#define HASH_RESULT_DIAGNOSTIC2_F1_WR(src)  (((u32)(src)) & 0xffffffff)
#define HASH_RESULT_DIAGNOSTIC2_F1_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*    Address CLE_3INLINE_CSR1  Registers */

/*    Address CLE_3INLINE_CSR2  Registers */

/*    Address CLE_3INLINE_CSR3  Registers */

/*	Global Base Address	*/
#define CLE_LITE_CSR_BASE_ADDR			0x017026000ULL

/*    Address CLE_LITE_CSR  Registers */
#define CLE_BID_ADDR                                         0x00000000
#define CLE_BID_DEFAULT                                      0x000005c0
#define INDADDR_ADDR                                         0x00000004
#define INDADDR_DEFAULT                                      0x00000000
#define INDCMD_ADDR                                          0x00000008
#define INDCMD_DEFAULT                                       0x00000000
#define INDCMD_STATUS_ADDR                                   0x0000000c
#define INDCMD_STATUS_DEFAULT                                0x00000000
#define DATA_RAM0_ADDR                                       0x00000010
#define DATA_RAM0_DEFAULT                                    0x00000000
#define DATA_RAM1_ADDR                                       0x00000014
#define DATA_RAM1_DEFAULT                                    0x00000000
#define DATA_RAM2_ADDR                                       0x00000018
#define DATA_RAM2_DEFAULT                                    0x00000000
#define DATA_RAM3_ADDR                                       0x0000001c
#define DATA_RAM3_DEFAULT                                    0x00000000
#define DATA_RAM4_ADDR                                       0x00000020
#define DATA_RAM4_DEFAULT                                    0x00000000
#define DATA_RAM5_ADDR                                       0x00000024
#define DATA_RAM5_DEFAULT                                    0x00000000
#define DATA_RAM6_ADDR                                       0x00000028
#define DATA_RAM6_DEFAULT                                    0x00000000
#define DATA_RAM7_ADDR                                       0x0000002c
#define DATA_RAM7_DEFAULT                                    0x00000000
#define DATA_RAM8_ADDR                                       0x00000030
#define DATA_RAM8_DEFAULT                                    0x00000000
#define DATA_RAM9_ADDR                                       0x00000034
#define DATA_RAM9_DEFAULT                                    0x00000000
#define DATA_RAM10_ADDR                                      0x00000038
#define DATA_RAM10_DEFAULT                                   0x00000000
#define DATA_RAM11_ADDR                                      0x0000003c
#define DATA_RAM11_DEFAULT                                   0x00000000
#define DATA_RAM12_ADDR                                      0x00000040
#define DATA_RAM12_DEFAULT                                   0x00000000
#define DATA_RAM13_ADDR                                      0x00000044
#define DATA_RAM13_DEFAULT                                   0x00000000
#define DATA_RAM14_ADDR                                      0x00000048
#define DATA_RAM14_DEFAULT                                   0x00000000
#define DATA_RAM15_ADDR                                      0x0000004c
#define DATA_RAM15_DEFAULT                                   0x00000000
#define DATA_RAM16_ADDR                                      0x00000050
#define DATA_RAM16_DEFAULT                                   0x00000000
#define CLE_INTERRUPT_ADDR                                   0x00000080
#define CLE_INTERRUPT_DEFAULT                                0x00000000
#define CLE_INTERRUPTMASK_ADDR                               0x00000084
#define SW_INT_ADDR                                          0x00000090
#define SW_INT_DEFAULT                                       0x00000000
#define PT_RAM0_CTRL_ADDR                                    0x000000a0
#define PT_RAM0_CTRL_DEFAULT                                 0x00000000
#define PT_RAM1_CTRL_ADDR                                    0x000000a4
#define PT_RAM1_CTRL_DEFAULT                                 0x00000000
#define PT_RAM2_CTRL_ADDR                                    0x000000a8
#define PT_RAM2_CTRL_DEFAULT                                 0x00000000
#define PT_RAM3_CTRL_ADDR                                    0x000000ac
#define PT_RAM3_CTRL_DEFAULT                                 0x00000000
#define DS_CTL_ADDR                                          0x000000dc
#define DS_CTL_DEFAULT                                       0x00040a0b
#define PTRAM_ERR_DIAGNOSTIC_ADDR                            0x000000e0
#define PTRAM_ERR_DIAGNOSTIC_DEFAULT                         0x00000000
#define DBRAM_ERR_DIAGNOSTIC_ADDR                            0x000000e8
#define DBRAM_ERR_DIAGNOSTIC_DEFAULT                         0x00000000
#define SNPTR0_ADDR                                          0x00000100
#define SNPTR0_DEFAULT                                       0x00000000
#define SPPTR0_ADDR                                          0x00000104
#define SPPTR0_DEFAULT                                       0x00000000
#define DFCLSRESDBPTR0_ADDR                                  0x00000108
#define DFCLSRESDBPTR0_DEFAULT                               0x00001c00
#define DFCLSRESDB0_0_ADDR                                   0x0000010c
#define DFCLSRESDB0_0_DEFAULT                                0x00000000
#define DFCLSRESDB0_1_ADDR                                   0x00000110
#define DFCLSRESDB0_1_DEFAULT                                0x00000000
#define DFCLSRESDB0_2_ADDR                                   0x00000114
#define DFCLSRESDB0_2_DEFAULT                                0x00000000
#define DFCLSRESDB0_3_ADDR                                   0x00000118
#define DFCLSRESDB0_3_DEFAULT                                0x00000000
#define DFCLSRESDB0_4_ADDR                                   0x0000011c
#define DFCLSRESDB0_4_DEFAULT                                0x00000000
#define DFCLSRESDB0_5_ADDR                                   0x00000120
#define DFCLSRESDB0_5_DEFAULT                                0x00000000
#define PARSER_CTL0_ADDR                                     0x00000130
#define PARSER_CTL0_DEFAULT                                  0x00000000
#define TMAXHOP0_ADDR                                        0x00000134
#define TMAXHOP0_DEFAULT                                     0x00000040
#define PORTNUM0_ADDR                                        0x00000138
#define PORTNUM0_DEFAULT                                     0x00000000
#define PARSER_STATUS0_ADDR                                  0x00000170
#define PARSER_STATUS0_DEFAULT                               0x00000000
#define PARSER_STATUS0MASK_ADDR                              0x00000174
#define SNPTR_CHANGE_STATUS0_ADDR                            0x00000178
#define SNPTR_CHANGE_STATUS0_DEFAULT                         0x00000000
#define PKTRAM0_ERR_DIAGNOSTIC_ADDR                          0x00000190
#define PKTRAM0_ERR_DIAGNOSTIC_DEFAULT                       0x00000000
#define LSTNVST0_ADDR                                        0x000001a0
#define LSTNVST0_DEFAULT                                     0x00000000
#define LSTTRCNVST0_0_ADDR                                   0x000001a4
#define LSTTRCNVST0_0_DEFAULT                                0x00000000
#define LSTTRCNVST0_1_ADDR                                   0x000001a8
#define LSTTRCNVST0_1_DEFAULT                                0x00000000
#define LSTTRCNVST0_2_ADDR                                   0x000001ac
#define LSTTRCNVST0_2_DEFAULT                                0x00000000
#define LSTTRCNVST0_3_ADDR                                   0x000001b0
#define LSTTRCNVST0_3_DEFAULT                                0x00000000
#define LSTTRCNVST0_4_ADDR                                   0x000001b4
#define LSTTRCNVST0_4_DEFAULT                                0x00000000
#define LSTTRCNVST0_5_ADDR                                   0x000001b8
#define LSTTRCNVST0_5_DEFAULT                                0x00000000
#define LSTTRCNVST0_6_ADDR                                   0x000001bc
#define LSTTRCNVST0_6_DEFAULT                                0x00000000
#define LSTTRCNVST0_7_ADDR                                   0x000001c0
#define LSTTRCNVST0_7_DEFAULT                                0x00000000
#define LSTTRCNVST0_8_ADDR                                   0x000001c4
#define LSTTRCNVST0_8_DEFAULT                                0x00000000
#define LSTTRCNVST0_9_ADDR                                   0x000001c8
#define LSTTRCNVST0_9_DEFAULT                                0x00000000
#define LSTTRCNVST0_10_ADDR                                  0x000001cc
#define LSTTRCNVST0_10_DEFAULT                               0x00000000
#define LSTTRCNVST0_11_ADDR                                  0x000001d0
#define LSTTRCNVST0_11_DEFAULT                               0x00000000
#define LSTTRCNVST0_12_ADDR                                  0x000001d4
#define LSTTRCNVST0_12_DEFAULT                               0x00000000
#define LSTTRCNVST0_13_ADDR                                  0x000001d8
#define LSTTRCNVST0_13_DEFAULT                               0x00000000
#define LSTTRCNVST0_14_ADDR                                  0x000001dc
#define LSTTRCNVST0_14_DEFAULT                               0x00000000
#define LSTTRCNVST0_15_ADDR                                  0x000001e0
#define LSTTRCNVST0_15_DEFAULT                               0x00000000
#define FTRCNVSTSTR0_0_ADDR                                  0x000001f0
#define FTRCNVSTSTR0_0_DEFAULT                               0x00000008
#define FTRCNVST0_0_ADDR                                     0x000001f4
#define FTRCNVST0_0_DEFAULT                                  0x00000000
#define FTRCNVST0_1_ADDR                                     0x000001f8
#define FTRCNVST0_1_DEFAULT                                  0x00000000
#define FTRCNVST0_2_ADDR                                     0x000001fc
#define FTRCNVST0_2_DEFAULT                                  0x00000000
#define FTRCNVST0_3_ADDR                                     0x00000200
#define FTRCNVST0_3_DEFAULT                                  0x00000000
#define FTRCNVST0_4_ADDR                                     0x00000204
#define FTRCNVST0_4_DEFAULT                                  0x00000000
#define FTRCNVST0_5_ADDR                                     0x00000208
#define FTRCNVST0_5_DEFAULT                                  0x00000000
#define FTRCNVST0_6_ADDR                                     0x0000020c
#define FTRCNVST0_6_DEFAULT                                  0x00000000
#define FTRCNVST0_7_ADDR                                     0x00000210
#define FTRCNVST0_7_DEFAULT                                  0x00000000
#define FTRCNVST0_8_ADDR                                     0x00000214
#define FTRCNVST0_8_DEFAULT                                  0x00000000
#define FTRCNVST0_9_ADDR                                     0x00000218
#define FTRCNVST0_9_DEFAULT                                  0x00000000
#define FTRCNVST0_10_ADDR                                    0x0000021c
#define FTRCNVST0_10_DEFAULT                                 0x00000000
#define FTRCNVST0_11_ADDR                                    0x00000220
#define FTRCNVST0_11_DEFAULT                                 0x00000000
#define FTRCNVST0_12_ADDR                                    0x00000224
#define FTRCNVST0_12_DEFAULT                                 0x00000000
#define FTRCNVST0_13_ADDR                                    0x00000228
#define FTRCNVST0_13_DEFAULT                                 0x00000000
#define FTRCNVST0_14_ADDR                                    0x0000022c
#define FTRCNVST0_14_DEFAULT                                 0x00000000
#define FTRCNVST0_15_ADDR                                    0x00000230
#define FTRCNVST0_15_DEFAULT                                 0x00000000
#define TRCNVSTMON0_0_ADDR                                   0x00000240
#define TRCNVSTMON0_0_DEFAULT                                0x00000000
#define TRCNVSTMONCNT0_0_ADDR                                0x00000244
#define TRCNVSTMONCNT0_0_DEFAULT                             0x00000000
#define TRCNVSTMON0_1_ADDR                                   0x00000248
#define TRCNVSTMON0_1_DEFAULT                                0x00000000
#define TRCNVSTMONCNT0_1_ADDR                                0x0000024c
#define TRCNVSTMONCNT0_1_DEFAULT                             0x00000000
#define TRCNVSTMON0_2_ADDR                                   0x00000250
#define TRCNVSTMON0_2_DEFAULT                                0x00000000
#define TRCNVSTMONCNT0_2_ADDR                                0x00000254
#define TRCNVSTMONCNT0_2_DEFAULT                             0x00000000
#define TRCNVSTMON0_3_ADDR                                   0x00000258
#define TRCNVSTMON0_3_DEFAULT                                0x00000000
#define TRCNVSTMONCNT0_3_ADDR                                0x0000025c
#define TRCNVSTMONCNT0_3_DEFAULT                             0x00000000
#define TRCNVSTMON0_4_ADDR                                   0x00000260
#define TRCNVSTMON0_4_DEFAULT                                0x00000000
#define TRCNVSTMONCNT0_4_ADDR                                0x00000264
#define TRCNVSTMONCNT0_4_DEFAULT                             0x00000000
#define TRCNVSTMON0_5_ADDR                                   0x00000268
#define TRCNVSTMON0_5_DEFAULT                                0x00000000
#define TRCNVSTMONCNT0_5_ADDR                                0x0000026c
#define TRCNVSTMONCNT0_5_DEFAULT                             0x00000000
#define TRCNVSTMON0_6_ADDR                                   0x00000270
#define TRCNVSTMON0_6_DEFAULT                                0x00000000
#define TRCNVSTMONCNT0_6_ADDR                                0x00000274
#define TRCNVSTMONCNT0_6_DEFAULT                             0x00000000
#define TRCNVSTMON0_7_ADDR                                   0x00000278
#define TRCNVSTMON0_7_DEFAULT                                0x00000000
#define TRCNVSTMONCNT0_7_ADDR                                0x0000027c
#define TRCNVSTMONCNT0_7_DEFAULT                             0x00000000
#define TRCNVSTMON0_8_ADDR                                   0x00000280
#define TRCNVSTMON0_8_DEFAULT                                0x00000000
#define TRCNVSTMONCNT0_8_ADDR                                0x00000284
#define TRCNVSTMONCNT0_8_DEFAULT                             0x00000000
#define TRCNVSTMON0_9_ADDR                                   0x00000288
#define TRCNVSTMON0_9_DEFAULT                                0x00000000
#define TRCNVSTMONCNT0_9_ADDR                                0x0000028c
#define TRCNVSTMONCNT0_9_DEFAULT                             0x00000000
#define TRCNVSTMON0_10_ADDR                                  0x00000290
#define TRCNVSTMON0_10_DEFAULT                               0x00000000
#define TRCNVSTMONCNT0_10_ADDR                               0x00000294
#define TRCNVSTMONCNT0_10_DEFAULT                            0x00000000
#define TRCNVSTMON0_11_ADDR                                  0x00000298
#define TRCNVSTMON0_11_DEFAULT                               0x00000000
#define TRCNVSTMONCNT0_11_ADDR                               0x0000029c
#define TRCNVSTMONCNT0_11_DEFAULT                            0x00000000
#define TRCNVSTMON0_12_ADDR                                  0x000002a0
#define TRCNVSTMON0_12_DEFAULT                               0x00000000
#define TRCNVSTMONCNT0_12_ADDR                               0x000002a4
#define TRCNVSTMONCNT0_12_DEFAULT                            0x00000000
#define TRCNVSTMON0_13_ADDR                                  0x000002a8
#define TRCNVSTMON0_13_DEFAULT                               0x00000000
#define TRCNVSTMONCNT0_13_ADDR                               0x000002ac
#define TRCNVSTMONCNT0_13_DEFAULT                            0x00000000
#define TRCNVSTMON0_14_ADDR                                  0x000002b0
#define TRCNVSTMON0_14_DEFAULT                               0x00000000
#define TRCNVSTMONCNT0_14_ADDR                               0x000002b4
#define TRCNVSTMONCNT0_14_DEFAULT                            0x00000000
#define TRCNVSTMON0_15_ADDR                                  0x000002b8
#define TRCNVSTMON0_15_DEFAULT                               0x00000000
#define TRCNVSTMONCNT0_15_ADDR                               0x000002bc
#define TRCNVSTMONCNT0_15_DEFAULT                            0x00000000

/*	Register cle_bid	*/ 
/*	 Fields revno	 */
#define REVNO_F14_WIDTH                                               2
#define REVNO_F14_SHIFT                                              14
#define REVNO_F14_MASK                                       0x0000c000
#define REVNO_F14_RD(src)                    (((src) & 0x0000c000)>>14)
#define REVNO_F14_SET(dst,src) \
                      (((dst) & ~0x0000c000) | (((u32)(src)<<14) & 0x0000c000))
/*	 Fields busid	 */
#define BUSID_F14_WIDTH                                               2
#define BUSID_F14_SHIFT                                              12
#define BUSID_F14_MASK                                       0x00003000
#define BUSID_F14_RD(src)                    (((src) & 0x00003000)>>12)
#define BUSID_F14_SET(dst,src) \
                      (((dst) & ~0x00003000) | (((u32)(src)<<12) & 0x00003000))
/*	 Fields deviceid	 */
#define DEVICEID_F14_WIDTH                                           12
#define DEVICEID_F14_SHIFT                                            0
#define DEVICEID_F14_MASK                                    0x00000fff
#define DEVICEID_F14_RD(src)                     (((src) & 0x00000fff))
#define DEVICEID_F14_SET(dst,src) \
                          (((dst) & ~0x00000fff) | (((u32)(src)) & 0x00000fff))

/*	Register indaddr	*/ 
/*	 Fields addr	 */
#define ADDR_F14_WIDTH                                               32
#define ADDR_F14_SHIFT                                                0
#define ADDR_F14_MASK                                        0xffffffff
#define ADDR_F14_RD(src)                         (((src) & 0xffffffff))
#define ADDR_F14_WR(src)                    (((u32)(src)) & 0xffffffff)
#define ADDR_F14_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register indcmd	*/ 
/*	 Fields avl_update	 */
#define AVL_UPDATE_F7_WIDTH                                           1
#define AVL_UPDATE_F7_SHIFT                                           6
#define AVL_UPDATE_F7_MASK                                   0x00000040
#define AVL_UPDATE_F7_RD(src)                 (((src) & 0x00000040)>>6)
#define AVL_UPDATE_F7_WR(src)            (((u32)(src)<<6) & 0x00000040)
#define AVL_UPDATE_F7_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*	 Fields avl_search	 */
#define AVL_SEARCH_F7_WIDTH                                           1
#define AVL_SEARCH_F7_SHIFT                                           5
#define AVL_SEARCH_F7_MASK                                   0x00000020
#define AVL_SEARCH_F7_RD(src)                 (((src) & 0x00000020)>>5)
#define AVL_SEARCH_F7_WR(src)            (((u32)(src)<<5) & 0x00000020)
#define AVL_SEARCH_F7_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*	 Fields avl_del	 */
#define AVL_DEL_F7_WIDTH                                              1
#define AVL_DEL_F7_SHIFT                                              4
#define AVL_DEL_F7_MASK                                      0x00000010
#define AVL_DEL_F7_RD(src)                    (((src) & 0x00000010)>>4)
#define AVL_DEL_F7_WR(src)               (((u32)(src)<<4) & 0x00000010)
#define AVL_DEL_F7_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*	 Fields avl_add	 */
#define AVL_ADD_F7_WIDTH                                              1
#define AVL_ADD_F7_SHIFT                                              3
#define AVL_ADD_F7_MASK                                      0x00000008
#define AVL_ADD_F7_RD(src)                    (((src) & 0x00000008)>>3)
#define AVL_ADD_F7_WR(src)               (((u32)(src)<<3) & 0x00000008)
#define AVL_ADD_F7_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*	 Fields lock	 */
#define LOCK_F14_WIDTH                                                1
#define LOCK_F14_SHIFT                                                2
#define LOCK_F14_MASK                                        0x00000004
#define LOCK_F14_RD(src)                      (((src) & 0x00000004)>>2)
#define LOCK_F14_WR(src)                 (((u32)(src)<<2) & 0x00000004)
#define LOCK_F14_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields read	 */
#define READ_F16_WIDTH                                                1
#define READ_F16_SHIFT                                                1
#define READ_F16_MASK                                        0x00000002
#define READ_F16_RD(src)                      (((src) & 0x00000002)>>1)
#define READ_F16_WR(src)                 (((u32)(src)<<1) & 0x00000002)
#define READ_F16_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields write	 */
#define WRITE_F16_WIDTH                                               1
#define WRITE_F16_SHIFT                                               0
#define WRITE_F16_MASK                                       0x00000001
#define WRITE_F16_RD(src)                        (((src) & 0x00000001))
#define WRITE_F16_WR(src)                   (((u32)(src)) & 0x00000001)
#define WRITE_F16_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register indcmd_status	*/ 
/*	 Fields avl_err	 */
#define AVL_ERR_F7_WIDTH                                              1
#define AVL_ERR_F7_SHIFT                                             31
#define AVL_ERR_F7_MASK                                      0x80000000
#define AVL_ERR_F7_RD(src)                   (((src) & 0x80000000)>>31)
#define AVL_ERR_F7_SET(dst,src) \
                      (((dst) & ~0x80000000) | (((u32)(src)<<31) & 0x80000000))
/*	 Fields avl_del_srch_add_addr	 */
#define AVL_DEL_SRCH_ADD_ADDR_F7_WIDTH                               11
#define AVL_DEL_SRCH_ADD_ADDR_F7_SHIFT                               17
#define AVL_DEL_SRCH_ADD_ADDR_F7_MASK                        0x0ffe0000
#define AVL_DEL_SRCH_ADD_ADDR_F7_RD(src)     (((src) & 0x0ffe0000)>>17)
#define AVL_DEL_SRCH_ADD_ADDR_F7_SET(dst,src) \
                      (((dst) & ~0x0ffe0000) | (((u32)(src)<<17) & 0x0ffe0000))
/*	 Fields avl_search_hit_db_ptr	 */
#define AVL_SEARCH_HIT_DB_PTR_F7_WIDTH                               10
#define AVL_SEARCH_HIT_DB_PTR_F7_SHIFT                                7
#define AVL_SEARCH_HIT_DB_PTR_F7_MASK                        0x0001ff80
#define AVL_SEARCH_HIT_DB_PTR_F7_RD(src)      (((src) & 0x0001ff80)>>7)
#define AVL_SEARCH_HIT_DB_PTR_F7_SET(dst,src) \
                       (((dst) & ~0x0001ff80) | (((u32)(src)<<7) & 0x0001ff80))
/*	 Fields avl_search_done_miss	 */
#define AVL_SEARCH_DONE_MISS_F7_WIDTH                                 1
#define AVL_SEARCH_DONE_MISS_F7_SHIFT                                 6
#define AVL_SEARCH_DONE_MISS_F7_MASK                         0x00000040
#define AVL_SEARCH_DONE_MISS_F7_RD(src)       (((src) & 0x00000040)>>6)
#define AVL_SEARCH_DONE_MISS_F7_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*	 Fields avl_search_done_hit	 */
#define AVL_SEARCH_DONE_HIT_F7_WIDTH                                  1
#define AVL_SEARCH_DONE_HIT_F7_SHIFT                                  5
#define AVL_SEARCH_DONE_HIT_F7_MASK                          0x00000020
#define AVL_SEARCH_DONE_HIT_F7_RD(src)        (((src) & 0x00000020)>>5)
#define AVL_SEARCH_DONE_HIT_F7_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*	 Fields avl_del_done	 */
#define AVL_DEL_DONE_F7_WIDTH                                         1
#define AVL_DEL_DONE_F7_SHIFT                                         4
#define AVL_DEL_DONE_F7_MASK                                 0x00000010
#define AVL_DEL_DONE_F7_RD(src)               (((src) & 0x00000010)>>4)
#define AVL_DEL_DONE_F7_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*	 Fields avl_add_done	 */
#define AVL_ADD_DONE_F7_WIDTH                                         1
#define AVL_ADD_DONE_F7_SHIFT                                         3
#define AVL_ADD_DONE_F7_MASK                                 0x00000008
#define AVL_ADD_DONE_F7_RD(src)               (((src) & 0x00000008)>>3)
#define AVL_ADD_DONE_F7_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*	 Fields avl_update_done	 */
#define AVL_UPDATE_DONE_F7_WIDTH                                      1
#define AVL_UPDATE_DONE_F7_SHIFT                                      2
#define AVL_UPDATE_DONE_F7_MASK                              0x00000004
#define AVL_UPDATE_DONE_F7_RD(src)            (((src) & 0x00000004)>>2)
#define AVL_UPDATE_DONE_F7_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields read_done	 */
#define READ_DONE_F7_WIDTH                                            1
#define READ_DONE_F7_SHIFT                                            1
#define READ_DONE_F7_MASK                                    0x00000002
#define READ_DONE_F7_RD(src)                  (((src) & 0x00000002)>>1)
#define READ_DONE_F7_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields write_done	 */
#define WRITE_DONE_F7_WIDTH                                           1
#define WRITE_DONE_F7_SHIFT                                           0
#define WRITE_DONE_F7_MASK                                   0x00000001
#define WRITE_DONE_F7_RD(src)                    (((src) & 0x00000001))
#define WRITE_DONE_F7_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register data_ram0	*/ 
/*	 Fields data	 */
#define DATA0_F16_WIDTH                                              32
#define DATA0_F16_SHIFT                                               0
#define DATA0_F16_MASK                                       0xffffffff
#define DATA0_F16_RD(src)                        (((src) & 0xffffffff))
#define DATA0_F16_WR(src)                   (((u32)(src)) & 0xffffffff)
#define DATA0_F16_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register data_ram1	*/ 
/*	 Fields data	 */
#define DATA1_F16_WIDTH                                              32
#define DATA1_F16_SHIFT                                               0
#define DATA1_F16_MASK                                       0xffffffff
#define DATA1_F16_RD(src)                        (((src) & 0xffffffff))
#define DATA1_F16_WR(src)                   (((u32)(src)) & 0xffffffff)
#define DATA1_F16_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register data_ram2	*/ 
/*	 Fields data	 */
#define DATA2_F16_WIDTH                                              32
#define DATA2_F16_SHIFT                                               0
#define DATA2_F16_MASK                                       0xffffffff
#define DATA2_F16_RD(src)                        (((src) & 0xffffffff))
#define DATA2_F16_WR(src)                   (((u32)(src)) & 0xffffffff)
#define DATA2_F16_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register data_ram3	*/ 
/*	 Fields data	 */
#define DATA3_F16_WIDTH                                              32
#define DATA3_F16_SHIFT                                               0
#define DATA3_F16_MASK                                       0xffffffff
#define DATA3_F16_RD(src)                        (((src) & 0xffffffff))
#define DATA3_F16_WR(src)                   (((u32)(src)) & 0xffffffff)
#define DATA3_F16_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register data_ram4	*/ 
/*	 Fields data	 */
#define DATA4_F14_WIDTH                                              32
#define DATA4_F14_SHIFT                                               0
#define DATA4_F14_MASK                                       0xffffffff
#define DATA4_F14_RD(src)                        (((src) & 0xffffffff))
#define DATA4_F14_WR(src)                   (((u32)(src)) & 0xffffffff)
#define DATA4_F14_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register data_ram5	*/ 
/*	 Fields data	 */
#define DATA5_F14_WIDTH                                              32
#define DATA5_F14_SHIFT                                               0
#define DATA5_F14_MASK                                       0xffffffff
#define DATA5_F14_RD(src)                        (((src) & 0xffffffff))
#define DATA5_F14_WR(src)                   (((u32)(src)) & 0xffffffff)
#define DATA5_F14_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register data_ram6	*/ 
/*	 Fields data	 */
#define DATA6_F14_WIDTH                                              32
#define DATA6_F14_SHIFT                                               0
#define DATA6_F14_MASK                                       0xffffffff
#define DATA6_F14_RD(src)                        (((src) & 0xffffffff))
#define DATA6_F14_WR(src)                   (((u32)(src)) & 0xffffffff)
#define DATA6_F14_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register data_ram7	*/ 
/*	 Fields data	 */
#define DATA7_F7_WIDTH                                               32
#define DATA7_F7_SHIFT                                                0
#define DATA7_F7_MASK                                        0xffffffff
#define DATA7_F7_RD(src)                         (((src) & 0xffffffff))
#define DATA7_F7_WR(src)                    (((u32)(src)) & 0xffffffff)
#define DATA7_F7_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register data_ram8	*/ 
/*	 Fields data	 */
#define DATA8_F7_WIDTH                                               32
#define DATA8_F7_SHIFT                                                0
#define DATA8_F7_MASK                                        0xffffffff
#define DATA8_F7_RD(src)                         (((src) & 0xffffffff))
#define DATA8_F7_WR(src)                    (((u32)(src)) & 0xffffffff)
#define DATA8_F7_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register data_ram9	*/ 
/*	 Fields data	 */
#define DATA9_F7_WIDTH                                               32
#define DATA9_F7_SHIFT                                                0
#define DATA9_F7_MASK                                        0xffffffff
#define DATA9_F7_RD(src)                         (((src) & 0xffffffff))
#define DATA9_F7_WR(src)                    (((u32)(src)) & 0xffffffff)
#define DATA9_F7_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register data_ram10	*/ 
/*	 Fields data	 */
#define DATA0_F17_WIDTH                                              32
#define DATA0_F17_SHIFT                                               0
#define DATA0_F17_MASK                                       0xffffffff
#define DATA0_F17_RD(src)                        (((src) & 0xffffffff))
#define DATA0_F17_WR(src)                   (((u32)(src)) & 0xffffffff)
#define DATA0_F17_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register data_ram11	*/ 
/*	 Fields data	 */
#define DATA1_F17_WIDTH                                              32
#define DATA1_F17_SHIFT                                               0
#define DATA1_F17_MASK                                       0xffffffff
#define DATA1_F17_RD(src)                        (((src) & 0xffffffff))
#define DATA1_F17_WR(src)                   (((u32)(src)) & 0xffffffff)
#define DATA1_F17_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register data_ram12	*/ 
/*	 Fields data	 */
#define DATA2_F17_WIDTH                                              32
#define DATA2_F17_SHIFT                                               0
#define DATA2_F17_MASK                                       0xffffffff
#define DATA2_F17_RD(src)                        (((src) & 0xffffffff))
#define DATA2_F17_WR(src)                   (((u32)(src)) & 0xffffffff)
#define DATA2_F17_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register data_ram13	*/ 
/*	 Fields data	 */
#define DATA3_F17_WIDTH                                              32
#define DATA3_F17_SHIFT                                               0
#define DATA3_F17_MASK                                       0xffffffff
#define DATA3_F17_RD(src)                        (((src) & 0xffffffff))
#define DATA3_F17_WR(src)                   (((u32)(src)) & 0xffffffff)
#define DATA3_F17_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register data_ram14	*/ 
/*	 Fields data	 */
#define DATA4_F15_WIDTH                                              32
#define DATA4_F15_SHIFT                                               0
#define DATA4_F15_MASK                                       0xffffffff
#define DATA4_F15_RD(src)                        (((src) & 0xffffffff))
#define DATA4_F15_WR(src)                   (((u32)(src)) & 0xffffffff)
#define DATA4_F15_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register data_ram15	*/ 
/*	 Fields data	 */
#define DATA5_F15_WIDTH                                              32
#define DATA5_F15_SHIFT                                               0
#define DATA5_F15_MASK                                       0xffffffff
#define DATA5_F15_RD(src)                        (((src) & 0xffffffff))
#define DATA5_F15_WR(src)                   (((u32)(src)) & 0xffffffff)
#define DATA5_F15_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register data_ram16	*/ 
/*	 Fields data	 */
#define DATA6_F15_WIDTH                                              32
#define DATA6_F15_SHIFT                                               0
#define DATA6_F15_MASK                                       0xffffffff
#define DATA6_F15_RD(src)                        (((src) & 0xffffffff))
#define DATA6_F15_WR(src)                   (((u32)(src)) & 0xffffffff)
#define DATA6_F15_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register cle_INT	*/ 
/*	 Fields ptramaddr_ge_128	 */
#define PTRAMADDR_GE_128_F7_WIDTH                                     1
#define PTRAMADDR_GE_128_F7_SHIFT                                     1
#define PTRAMADDR_GE_128_F7_MASK                             0x00000002
#define PTRAMADDR_GE_128_F7_RD(src)           (((src) & 0x00000002)>>1)
#define PTRAMADDR_GE_128_F7_WR(src)      (((u32)(src)<<1) & 0x00000002)
#define PTRAMADDR_GE_128_F7_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields cle_int	 */
#define CLE_INT_F7_WIDTH                                              1
#define CLE_INT_F7_SHIFT                                              0
#define CLE_INT_F7_MASK                                      0x00000001
#define CLE_INT_F7_RD(src)                       (((src) & 0x00000001))
#define CLE_INT_F7_WR(src)                  (((u32)(src)) & 0x00000001)
#define CLE_INT_F7_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register cle_interruptMask	*/
/*    Mask Register Fields ptramaddr_ge_128Mask    */
#define PTRAMADDR_GE_128MASK_F7_WIDTH                                 1
#define PTRAMADDR_GE_128MASK_F7_SHIFT                                 1
#define PTRAMADDR_GE_128MASK_F7_MASK                         0x00000002
#define PTRAMADDR_GE_128MASK_F7_RD(src)       (((src) & 0x00000002)>>1)
#define PTRAMADDR_GE_128MASK_F7_WR(src)  (((u32)(src)<<1) & 0x00000002)
#define PTRAMADDR_GE_128MASK_F7_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*    Mask Register Fields cle_intMask    */
#define CLE_INTMASK_F7_WIDTH                                          1
#define CLE_INTMASK_F7_SHIFT                                          0
#define CLE_INTMASK_F7_MASK                                  0x00000001
#define CLE_INTMASK_F7_RD(src)                   (((src) & 0x00000001))
#define CLE_INTMASK_F7_WR(src)              (((u32)(src)) & 0x00000001)
#define CLE_INTMASK_F7_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register sw_int	*/ 
/*	 Fields sw_int	 */
#define SW_INT_F7_WIDTH                                               1
#define SW_INT_F7_SHIFT                                               0
#define SW_INT_F7_MASK                                       0x00000001
#define SW_INT_F7_RD(src)                        (((src) & 0x00000001))
#define SW_INT_F7_WR(src)                   (((u32)(src)) & 0x00000001)
#define SW_INT_F7_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register pt_ram0_ctrl	*/ 
/*	 Fields rme	 */
#define RME_F80_WIDTH                                                 1
#define RME_F80_SHIFT                                                 2
#define RME_F80_MASK                                         0x00000004
#define RME_F80_RD(src)                       (((src) & 0x00000004)>>2)
#define RME_F80_WR(src)                  (((u32)(src)<<2) & 0x00000004)
#define RME_F80_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields rm	 */
#define RM_F160_WIDTH                                                 2
#define RM_F160_SHIFT                                                 0
#define RM_F160_MASK                                         0x00000003
#define RM_F160_RD(src)                          (((src) & 0x00000003))
#define RM_F160_WR(src)                     (((u32)(src)) & 0x00000003)
#define RM_F160_SET(dst,src) \
                          (((dst) & ~0x00000003) | (((u32)(src)) & 0x00000003))

/*	Register pt_ram1_ctrl	*/ 
/*	 Fields rme	 */
#define RME_F81_WIDTH                                                 1
#define RME_F81_SHIFT                                                 2
#define RME_F81_MASK                                         0x00000004
#define RME_F81_RD(src)                       (((src) & 0x00000004)>>2)
#define RME_F81_WR(src)                  (((u32)(src)<<2) & 0x00000004)
#define RME_F81_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields rm	 */
#define RM_F161_WIDTH                                                 2
#define RM_F161_SHIFT                                                 0
#define RM_F161_MASK                                         0x00000003
#define RM_F161_RD(src)                          (((src) & 0x00000003))
#define RM_F161_WR(src)                     (((u32)(src)) & 0x00000003)
#define RM_F161_SET(dst,src) \
                          (((dst) & ~0x00000003) | (((u32)(src)) & 0x00000003))

/*	Register pt_ram2_ctrl	*/ 
/*	 Fields rme	 */
#define RME_F82_WIDTH                                                 1
#define RME_F82_SHIFT                                                 2
#define RME_F82_MASK                                         0x00000004
#define RME_F82_RD(src)                       (((src) & 0x00000004)>>2)
#define RME_F82_WR(src)                  (((u32)(src)<<2) & 0x00000004)
#define RME_F82_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields rm	 */
#define RM_F162_WIDTH                                                 2
#define RM_F162_SHIFT                                                 0
#define RM_F162_MASK                                         0x00000003
#define RM_F162_RD(src)                          (((src) & 0x00000003))
#define RM_F162_WR(src)                     (((u32)(src)) & 0x00000003)
#define RM_F162_SET(dst,src) \
                          (((dst) & ~0x00000003) | (((u32)(src)) & 0x00000003))

/*	Register pt_ram3_ctrl	*/ 
/*	 Fields rme	 */
#define RME_F83_WIDTH                                                 1
#define RME_F83_SHIFT                                                 2
#define RME_F83_MASK                                         0x00000004
#define RME_F83_RD(src)                       (((src) & 0x00000004)>>2)
#define RME_F83_WR(src)                  (((u32)(src)<<2) & 0x00000004)
#define RME_F83_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields rm	 */
#define RM_F163_WIDTH                                                 2
#define RM_F163_SHIFT                                                 0
#define RM_F163_MASK                                         0x00000003
#define RM_F163_RD(src)                          (((src) & 0x00000003))
#define RM_F163_WR(src)                     (((u32)(src)) & 0x00000003)
#define RM_F163_SET(dst,src) \
                          (((dst) & ~0x00000003) | (((u32)(src)) & 0x00000003))

/*	Register ds_ctl	*/ 
/*	 Fields sleep_stat	 */
#define SLEEP_STAT_F7_WIDTH                                           4
#define SLEEP_STAT_F7_SHIFT                                          28
#define SLEEP_STAT_F7_MASK                                   0xf0000000
#define SLEEP_STAT_F7_RD(src)                (((src) & 0xf0000000)>>28)
#define SLEEP_STAT_F7_SET(dst,src) \
                      (((dst) & ~0xf0000000) | (((u32)(src)<<28) & 0xf0000000))
/*	 Fields wake_stat	 */
#define WAKE_STAT_F7_WIDTH                                            4
#define WAKE_STAT_F7_SHIFT                                           24
#define WAKE_STAT_F7_MASK                                    0x0f000000
#define WAKE_STAT_F7_RD(src)                 (((src) & 0x0f000000)>>24)
#define WAKE_STAT_F7_SET(dst,src) \
                      (((dst) & ~0x0f000000) | (((u32)(src)<<24) & 0x0f000000))
/*	 Fields in_progress_stat	 */
#define IN_PROGRESS_STAT_F7_WIDTH                                     4
#define IN_PROGRESS_STAT_F7_SHIFT                                    20
#define IN_PROGRESS_STAT_F7_MASK                             0x00f00000
#define IN_PROGRESS_STAT_F7_RD(src)          (((src) & 0x00f00000)>>20)
#define IN_PROGRESS_STAT_F7_SET(dst,src) \
                      (((dst) & ~0x00f00000) | (((u32)(src)<<20) & 0x00f00000))
/*	 Fields ram_ds	 */
#define RAM_DS_F7_WIDTH                                               1
#define RAM_DS_F7_SHIFT                                              19
#define RAM_DS_F7_MASK                                       0x00080000
#define RAM_DS_F7_RD(src)                    (((src) & 0x00080000)>>19)
#define RAM_DS_F7_SET(dst,src) \
                      (((dst) & ~0x00080000) | (((u32)(src)<<19) & 0x00080000))
/*	 Fields ram_rdy	 */
#define RAM_RDY_F7_WIDTH                                              1
#define RAM_RDY_F7_SHIFT                                             18
#define RAM_RDY_F7_MASK                                      0x00040000
#define RAM_RDY_F7_RD(src)                   (((src) & 0x00040000)>>18)
#define RAM_RDY_F7_SET(dst,src) \
                      (((dst) & ~0x00040000) | (((u32)(src)<<18) & 0x00040000))
/*	 Fields dis_enet_rx_empty_usage	 */
#define DIS_ENET_RX_EMPTY_USAGE_F7_WIDTH                              1
#define DIS_ENET_RX_EMPTY_USAGE_F7_SHIFT                             17
#define DIS_ENET_RX_EMPTY_USAGE_F7_MASK                      0x00020000
#define DIS_ENET_RX_EMPTY_USAGE_F7_RD(src)   (((src) & 0x00020000)>>17)
#define DIS_ENET_RX_EMPTY_USAGE_F7_WR(src) \
                                                (((u32)(src)<<17) & 0x00020000)
#define DIS_ENET_RX_EMPTY_USAGE_F7_SET(dst,src) \
                      (((dst) & ~0x00020000) | (((u32)(src)<<17) & 0x00020000))
/*	 Fields ds_ctl_enable	 */
#define DS_CTL_ENABLE_F7_WIDTH                                        1
#define DS_CTL_ENABLE_F7_SHIFT                                       16
#define DS_CTL_ENABLE_F7_MASK                                0x00010000
#define DS_CTL_ENABLE_F7_RD(src)             (((src) & 0x00010000)>>16)
#define DS_CTL_ENABLE_F7_WR(src)        (((u32)(src)<<16) & 0x00010000)
#define DS_CTL_ENABLE_F7_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*	 Fields ds_sleep_timeout_cnt	 */
#define DS_SLEEP_TIMEOUT_CNT_F7_WIDTH                                 8
#define DS_SLEEP_TIMEOUT_CNT_F7_SHIFT                                 8
#define DS_SLEEP_TIMEOUT_CNT_F7_MASK                         0x0000ff00
#define DS_SLEEP_TIMEOUT_CNT_F7_RD(src)       (((src) & 0x0000ff00)>>8)
#define DS_SLEEP_TIMEOUT_CNT_F7_WR(src)  (((u32)(src)<<8) & 0x0000ff00)
#define DS_SLEEP_TIMEOUT_CNT_F7_SET(dst,src) \
                       (((dst) & ~0x0000ff00) | (((u32)(src)<<8) & 0x0000ff00))
/*	 Fields ds_wake_timeout_cnt	 */
#define DS_WAKE_TIMEOUT_CNT_F7_WIDTH                                  8
#define DS_WAKE_TIMEOUT_CNT_F7_SHIFT                                  0
#define DS_WAKE_TIMEOUT_CNT_F7_MASK                          0x000000ff
#define DS_WAKE_TIMEOUT_CNT_F7_RD(src)           (((src) & 0x000000ff))
#define DS_WAKE_TIMEOUT_CNT_F7_WR(src)      (((u32)(src)) & 0x000000ff)
#define DS_WAKE_TIMEOUT_CNT_F7_SET(dst,src) \
                          (((dst) & ~0x000000ff) | (((u32)(src)) & 0x000000ff))

/*	Register ptram_err_diagnostic	*/ 
/*	 Fields Error_Addr	 */
#define ERROR_ADDR_F55_WIDTH                                          9
#define ERROR_ADDR_F55_SHIFT                                          2
#define ERROR_ADDR_F55_MASK                                  0x000007fc
#define ERROR_ADDR_F55_RD(src)                (((src) & 0x000007fc)>>2)
#define ERROR_ADDR_F55_WR(src)           (((u32)(src)<<2) & 0x000007fc)
#define ERROR_ADDR_F55_SET(dst,src) \
                       (((dst) & ~0x000007fc) | (((u32)(src)<<2) & 0x000007fc))
/*	 Fields Error_Addr_Enable	 */
#define ERROR_ADDR_ENABLE_F55_WIDTH                                   1
#define ERROR_ADDR_ENABLE_F55_SHIFT                                   1
#define ERROR_ADDR_ENABLE_F55_MASK                           0x00000002
#define ERROR_ADDR_ENABLE_F55_RD(src)         (((src) & 0x00000002)>>1)
#define ERROR_ADDR_ENABLE_F55_WR(src)    (((u32)(src)<<1) & 0x00000002)
#define ERROR_ADDR_ENABLE_F55_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields Force_Read_Error_Enable	 */
#define FORCE_READ_ERROR_ENABLE_F55_WIDTH                             1
#define FORCE_READ_ERROR_ENABLE_F55_SHIFT                             0
#define FORCE_READ_ERROR_ENABLE_F55_MASK                     0x00000001
#define FORCE_READ_ERROR_ENABLE_F55_RD(src)      (((src) & 0x00000001))
#define FORCE_READ_ERROR_ENABLE_F55_WR(src) \
                                                    (((u32)(src)) & 0x00000001)
#define FORCE_READ_ERROR_ENABLE_F55_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register dbram_err_diagnostic	*/ 
/*	 Fields Error_Addr	 */
#define ERROR_ADDR_F56_WIDTH                                         10
#define ERROR_ADDR_F56_SHIFT                                          2
#define ERROR_ADDR_F56_MASK                                  0x00000ffc
#define ERROR_ADDR_F56_RD(src)                (((src) & 0x00000ffc)>>2)
#define ERROR_ADDR_F56_WR(src)           (((u32)(src)<<2) & 0x00000ffc)
#define ERROR_ADDR_F56_SET(dst,src) \
                       (((dst) & ~0x00000ffc) | (((u32)(src)<<2) & 0x00000ffc))
/*	 Fields Error_Addr_Enable	 */
#define ERROR_ADDR_ENABLE_F56_WIDTH                                   1
#define ERROR_ADDR_ENABLE_F56_SHIFT                                   1
#define ERROR_ADDR_ENABLE_F56_MASK                           0x00000002
#define ERROR_ADDR_ENABLE_F56_RD(src)         (((src) & 0x00000002)>>1)
#define ERROR_ADDR_ENABLE_F56_WR(src)    (((u32)(src)<<1) & 0x00000002)
#define ERROR_ADDR_ENABLE_F56_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields Force_Read_Error_Enable	 */
#define FORCE_READ_ERROR_ENABLE_F56_WIDTH                             1
#define FORCE_READ_ERROR_ENABLE_F56_SHIFT                             0
#define FORCE_READ_ERROR_ENABLE_F56_MASK                     0x00000001
#define FORCE_READ_ERROR_ENABLE_F56_RD(src)      (((src) & 0x00000001))
#define FORCE_READ_ERROR_ENABLE_F56_WR(src) \
                                                    (((u32)(src)) & 0x00000001)
#define FORCE_READ_ERROR_ENABLE_F56_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register snptr0	*/ 
/*	 Fields wol_mode	 */
#define WOL_MODE0_F12_WIDTH                                           1
#define WOL_MODE0_F12_SHIFT                                          31
#define WOL_MODE0_F12_MASK                                   0x80000000
#define WOL_MODE0_F12_RD(src)                (((src) & 0x80000000)>>31)
#define WOL_MODE0_F12_WR(src)           (((u32)(src)<<31) & 0x80000000)
#define WOL_MODE0_F12_SET(dst,src) \
                      (((dst) & ~0x80000000) | (((u32)(src)<<31) & 0x80000000))
/*	 Fields cle_eth_spare	 */
#define CLE_ETH_SPARE0_F6_WIDTH                                       4
#define CLE_ETH_SPARE0_F6_SHIFT                                      27
#define CLE_ETH_SPARE0_F6_MASK                               0x78000000
#define CLE_ETH_SPARE0_F6_RD(src)            (((src) & 0x78000000)>>27)
#define CLE_ETH_SPARE0_F6_WR(src)       (((u32)(src)<<27) & 0x78000000)
#define CLE_ETH_SPARE0_F6_SET(dst,src) \
                      (((dst) & ~0x78000000) | (((u32)(src)<<27) & 0x78000000))
/*	 Fields snptr	 */
#define SNPTR0_F6_WIDTH                                              14
#define SNPTR0_F6_SHIFT                                               0
#define SNPTR0_F6_MASK                                       0x00003fff
#define SNPTR0_F6_RD(src)                        (((src) & 0x00003fff))
#define SNPTR0_F6_WR(src)                   (((u32)(src)) & 0x00003fff)
#define SNPTR0_F6_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register spptr0	*/ 
/*	 Fields spptr	 */
#define SPPTR0_F6_WIDTH                                               9
#define SPPTR0_F6_SHIFT                                               0
#define SPPTR0_F6_MASK                                       0x000001ff
#define SPPTR0_F6_RD(src)                        (((src) & 0x000001ff))
#define SPPTR0_F6_WR(src)                   (((u32)(src)) & 0x000001ff)
#define SPPTR0_F6_SET(dst,src) \
                          (((dst) & ~0x000001ff) | (((u32)(src)) & 0x000001ff))

/*	Register dfclsresdbptr0	*/ 
/*	 Fields dfclsresdbpriority	 */
#define DFCLSRESDBPRIORITY0_F6_WIDTH                                  3
#define DFCLSRESDBPRIORITY0_F6_SHIFT                                 10
#define DFCLSRESDBPRIORITY0_F6_MASK                          0x00001c00
#define DFCLSRESDBPRIORITY0_F6_RD(src)       (((src) & 0x00001c00)>>10)
#define DFCLSRESDBPRIORITY0_F6_WR(src)  (((u32)(src)<<10) & 0x00001c00)
#define DFCLSRESDBPRIORITY0_F6_SET(dst,src) \
                      (((dst) & ~0x00001c00) | (((u32)(src)<<10) & 0x00001c00))
/*	 Fields dfclsresdbptr	 */
#define DFCLSRESDBPTR0_F6_WIDTH                                      10
#define DFCLSRESDBPTR0_F6_SHIFT                                       0
#define DFCLSRESDBPTR0_F6_MASK                               0x000003ff
#define DFCLSRESDBPTR0_F6_RD(src)                (((src) & 0x000003ff))
#define DFCLSRESDBPTR0_F6_WR(src)           (((u32)(src)) & 0x000003ff)
#define DFCLSRESDBPTR0_F6_SET(dst,src) \
                          (((dst) & ~0x000003ff) | (((u32)(src)) & 0x000003ff))

/*	Register dfclsresdb0_0	*/ 
/*	 Fields dfclsresdb	 */
#define DFCLSRESDB0_F17_WIDTH                                        32
#define DFCLSRESDB0_F17_SHIFT                                         0
#define DFCLSRESDB0_F17_MASK                                 0xffffffff
#define DFCLSRESDB0_F17_RD(src)                  (((src) & 0xffffffff))
#define DFCLSRESDB0_F17_WR(src)             (((u32)(src)) & 0xffffffff)
#define DFCLSRESDB0_F17_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register dfclsresdb0_1	*/ 
/*	 Fields dfclsresdb	 */
#define DFCLSRESDB1_F17_WIDTH                                        32
#define DFCLSRESDB1_F17_SHIFT                                         0
#define DFCLSRESDB1_F17_MASK                                 0xffffffff
#define DFCLSRESDB1_F17_RD(src)                  (((src) & 0xffffffff))
#define DFCLSRESDB1_F17_WR(src)             (((u32)(src)) & 0xffffffff)
#define DFCLSRESDB1_F17_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register dfclsresdb0_2	*/ 
/*	 Fields dfclsresdb	 */
#define DFCLSRESDB2_F17_WIDTH                                        32
#define DFCLSRESDB2_F17_SHIFT                                         0
#define DFCLSRESDB2_F17_MASK                                 0xffffffff
#define DFCLSRESDB2_F17_RD(src)                  (((src) & 0xffffffff))
#define DFCLSRESDB2_F17_WR(src)             (((u32)(src)) & 0xffffffff)
#define DFCLSRESDB2_F17_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register dfclsresdb0_3	*/ 
/*	 Fields dfclsresdb	 */
#define DFCLSRESDB3_F17_WIDTH                                        32
#define DFCLSRESDB3_F17_SHIFT                                         0
#define DFCLSRESDB3_F17_MASK                                 0xffffffff
#define DFCLSRESDB3_F17_RD(src)                  (((src) & 0xffffffff))
#define DFCLSRESDB3_F17_WR(src)             (((u32)(src)) & 0xffffffff)
#define DFCLSRESDB3_F17_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register dfclsresdb0_4	*/ 
/*	 Fields dfclsresdb	 */
#define DFCLSRESDB4_F17_WIDTH                                        32
#define DFCLSRESDB4_F17_SHIFT                                         0
#define DFCLSRESDB4_F17_MASK                                 0xffffffff
#define DFCLSRESDB4_F17_RD(src)                  (((src) & 0xffffffff))
#define DFCLSRESDB4_F17_WR(src)             (((u32)(src)) & 0xffffffff)
#define DFCLSRESDB4_F17_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register dfclsresdb0_5	*/ 
/*	 Fields dfclsresdb	 */
#define DFCLSRESDB5_F17_WIDTH                                        32
#define DFCLSRESDB5_F17_SHIFT                                         0
#define DFCLSRESDB5_F17_MASK                                 0xffffffff
#define DFCLSRESDB5_F17_RD(src)                  (((src) & 0xffffffff))
#define DFCLSRESDB5_F17_WR(src)             (((u32)(src)) & 0xffffffff)
#define DFCLSRESDB5_F17_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register parser_ctl0	*/ 
/*	 Fields pkt_data_msk_en	 */
#define PKT_DATA_MSK_EN0_F6_WIDTH                                     1
#define PKT_DATA_MSK_EN0_F6_SHIFT                                    31
#define PKT_DATA_MSK_EN0_F6_MASK                             0x80000000
#define PKT_DATA_MSK_EN0_F6_RD(src)          (((src) & 0x80000000)>>31)
#define PKT_DATA_MSK_EN0_F6_WR(src)     (((u32)(src)<<31) & 0x80000000)
#define PKT_DATA_MSK_EN0_F6_SET(dst,src) \
                      (((dst) & ~0x80000000) | (((u32)(src)<<31) & 0x80000000))
/*	 Fields use_default_ptr_as_nxt_dec_ptr	 */
#define USE_DEFAULT_PTR_AS_NXT_DEC_PTR0_F6_WIDTH                      1
#define USE_DEFAULT_PTR_AS_NXT_DEC_PTR0_F6_SHIFT                     30
#define USE_DEFAULT_PTR_AS_NXT_DEC_PTR0_F6_MASK              0x40000000
#define USE_DEFAULT_PTR_AS_NXT_DEC_PTR0_F6_RD(src) \
                                                    (((src) & 0x40000000)>>30)
#define USE_DEFAULT_PTR_AS_NXT_DEC_PTR0_F6_WR(src) \
                                                (((u32)(src)<<30) & 0x40000000)
#define USE_DEFAULT_PTR_AS_NXT_DEC_PTR0_F6_SET(dst,src) \
                      (((dst) & ~0x40000000) | (((u32)(src)<<30) & 0x40000000))
/*	 Fields parser_halt	 */
#define PARSER_HALT0_F6_WIDTH                                         1
#define PARSER_HALT0_F6_SHIFT                                         0
#define PARSER_HALT0_F6_MASK                                 0x00000001
#define PARSER_HALT0_F6_RD(src)                  (((src) & 0x00000001))
#define PARSER_HALT0_F6_WR(src)             (((u32)(src)) & 0x00000001)
#define PARSER_HALT0_F6_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register tmaxhop0	*/ 
/*	 Fields tmaxhop	 */
#define TMAXHOP0_F6_WIDTH                                             8
#define TMAXHOP0_F6_SHIFT                                             0
#define TMAXHOP0_F6_MASK                                     0x000000ff
#define TMAXHOP0_F6_RD(src)                      (((src) & 0x000000ff))
#define TMAXHOP0_F6_WR(src)                 (((u32)(src)) & 0x000000ff)
#define TMAXHOP0_F6_SET(dst,src) \
                          (((dst) & ~0x000000ff) | (((u32)(src)) & 0x000000ff))

/*	Register portnum0	*/ 
/*	 Fields portnum0	 */
#define PORTNUM00_F6_WIDTH                                            8
#define PORTNUM00_F6_SHIFT                                            0
#define PORTNUM00_F6_MASK                                    0x000000ff
#define PORTNUM00_F6_RD(src)                     (((src) & 0x000000ff))
#define PORTNUM00_F6_WR(src)                (((u32)(src)) & 0x000000ff)
#define PORTNUM00_F6_SET(dst,src) \
                          (((dst) & ~0x000000ff) | (((u32)(src)) & 0x000000ff))

/*	Register parser_status0	*/ 
/*	 Fields itableErr	 */
#define ITABLEERR0_F6_WIDTH                                           1
#define ITABLEERR0_F6_SHIFT                                           8
#define ITABLEERR0_F6_MASK                                   0x00000100
#define ITABLEERR0_F6_RD(src)                 (((src) & 0x00000100)>>8)
#define ITABLEERR0_F6_WR(src)            (((u32)(src)<<8) & 0x00000100)
#define ITABLEERR0_F6_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields SrchDbRamErr	 */
#define SRCHDBRAMERR0_F6_WIDTH                                        1
#define SRCHDBRAMERR0_F6_SHIFT                                        7
#define SRCHDBRAMERR0_F6_MASK                                0x00000080
#define SRCHDBRAMERR0_F6_RD(src)              (((src) & 0x00000080)>>7)
#define SRCHDBRAMERR0_F6_WR(src)         (((u32)(src)<<7) & 0x00000080)
#define SRCHDBRAMERR0_F6_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*	 Fields PrsrDbRamErr	 */
#define PRSRDBRAMERR0_F6_WIDTH                                        1
#define PRSRDBRAMERR0_F6_SHIFT                                        6
#define PRSRDBRAMERR0_F6_MASK                                0x00000040
#define PRSRDBRAMERR0_F6_RD(src)              (((src) & 0x00000040)>>6)
#define PRSRDBRAMERR0_F6_WR(src)         (((u32)(src)<<6) & 0x00000040)
#define PRSRDBRAMERR0_F6_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*	 Fields PktRamErr	 */
#define PKTRAMERR0_F6_WIDTH                                           1
#define PKTRAMERR0_F6_SHIFT                                           5
#define PKTRAMERR0_F6_MASK                                   0x00000020
#define PKTRAMERR0_F6_RD(src)                 (((src) & 0x00000020)>>5)
#define PKTRAMERR0_F6_WR(src)            (((u32)(src)<<5) & 0x00000020)
#define PKTRAMERR0_F6_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*	 Fields PTRamErr	 */
#define PTRAMERR0_F6_WIDTH                                            1
#define PTRAMERR0_F6_SHIFT                                            4
#define PTRAMERR0_F6_MASK                                    0x00000010
#define PTRAMERR0_F6_RD(src)                  (((src) & 0x00000010)>>4)
#define PTRAMERR0_F6_WR(src)             (((u32)(src)<<4) & 0x00000010)
#define PTRAMERR0_F6_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*	 Fields PrsrInvMSBStrErr	 */
#define PRSRINVMSBSTRERR0_F6_WIDTH                                    1
#define PRSRINVMSBSTRERR0_F6_SHIFT                                    3
#define PRSRINVMSBSTRERR0_F6_MASK                            0x00000008
#define PRSRINVMSBSTRERR0_F6_RD(src)          (((src) & 0x00000008)>>3)
#define PRSRINVMSBSTRERR0_F6_WR(src)     (((u32)(src)<<3) & 0x00000008)
#define PRSRINVMSBSTRERR0_F6_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*	 Fields PktOffsetExEop	 */
#define PKTOFFSETEXEOP0_F6_WIDTH                                      1
#define PKTOFFSETEXEOP0_F6_SHIFT                                      2
#define PKTOFFSETEXEOP0_F6_MASK                              0x00000004
#define PKTOFFSETEXEOP0_F6_RD(src)            (((src) & 0x00000004)>>2)
#define PKTOFFSETEXEOP0_F6_WR(src)       (((u32)(src)<<2) & 0x00000004)
#define PKTOFFSETEXEOP0_F6_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields maxhoperr	 */
#define MAXHOPERR0_F6_WIDTH                                           1
#define MAXHOPERR0_F6_SHIFT                                           1
#define MAXHOPERR0_F6_MASK                                   0x00000002
#define MAXHOPERR0_F6_RD(src)                 (((src) & 0x00000002)>>1)
#define MAXHOPERR0_F6_WR(src)            (((u32)(src)<<1) & 0x00000002)
#define MAXHOPERR0_F6_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields parser_halt_status	 */
#define PARSER_HALT_STATUS0_F6_WIDTH                                  1
#define PARSER_HALT_STATUS0_F6_SHIFT                                  0
#define PARSER_HALT_STATUS0_F6_MASK                          0x00000001
#define PARSER_HALT_STATUS0_F6_RD(src)           (((src) & 0x00000001))
#define PARSER_HALT_STATUS0_F6_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register parser_status0Mask	*/
/*    Mask Register Fields itableErrMask    */
#define ITABLEERRMASK_F17_WIDTH                                       1
#define ITABLEERRMASK_F17_SHIFT                                       8
#define ITABLEERRMASK_F17_MASK                               0x00000100
#define ITABLEERRMASK_F17_RD(src)             (((src) & 0x00000100)>>8)
#define ITABLEERRMASK_F17_WR(src)        (((u32)(src)<<8) & 0x00000100)
#define ITABLEERRMASK_F17_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*    Mask Register Fields SrchDbRamErrMask    */
#define SRCHDBRAMERRMASK_F17_WIDTH                                    1
#define SRCHDBRAMERRMASK_F17_SHIFT                                    7
#define SRCHDBRAMERRMASK_F17_MASK                            0x00000080
#define SRCHDBRAMERRMASK_F17_RD(src)          (((src) & 0x00000080)>>7)
#define SRCHDBRAMERRMASK_F17_WR(src)     (((u32)(src)<<7) & 0x00000080)
#define SRCHDBRAMERRMASK_F17_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*    Mask Register Fields PrsrDbRamErrMask    */
#define PRSRDBRAMERRMASK_F17_WIDTH                                    1
#define PRSRDBRAMERRMASK_F17_SHIFT                                    6
#define PRSRDBRAMERRMASK_F17_MASK                            0x00000040
#define PRSRDBRAMERRMASK_F17_RD(src)          (((src) & 0x00000040)>>6)
#define PRSRDBRAMERRMASK_F17_WR(src)     (((u32)(src)<<6) & 0x00000040)
#define PRSRDBRAMERRMASK_F17_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*    Mask Register Fields PktRamErrMask    */
#define PKTRAMERRMASK_F17_WIDTH                                       1
#define PKTRAMERRMASK_F17_SHIFT                                       5
#define PKTRAMERRMASK_F17_MASK                               0x00000020
#define PKTRAMERRMASK_F17_RD(src)             (((src) & 0x00000020)>>5)
#define PKTRAMERRMASK_F17_WR(src)        (((u32)(src)<<5) & 0x00000020)
#define PKTRAMERRMASK_F17_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*    Mask Register Fields PTRamErrMask    */
#define PTRAMERRMASK_F17_WIDTH                                        1
#define PTRAMERRMASK_F17_SHIFT                                        4
#define PTRAMERRMASK_F17_MASK                                0x00000010
#define PTRAMERRMASK_F17_RD(src)              (((src) & 0x00000010)>>4)
#define PTRAMERRMASK_F17_WR(src)         (((u32)(src)<<4) & 0x00000010)
#define PTRAMERRMASK_F17_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*    Mask Register Fields PrsrInvMSBStrErrMask    */
#define PRSRINVMSBSTRERRMASK_F17_WIDTH                                1
#define PRSRINVMSBSTRERRMASK_F17_SHIFT                                3
#define PRSRINVMSBSTRERRMASK_F17_MASK                        0x00000008
#define PRSRINVMSBSTRERRMASK_F17_RD(src)      (((src) & 0x00000008)>>3)
#define PRSRINVMSBSTRERRMASK_F17_WR(src) \
                                                 (((u32)(src)<<3) & 0x00000008)
#define PRSRINVMSBSTRERRMASK_F17_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*    Mask Register Fields PktOffsetExEopMask    */
#define PKTOFFSETEXEOPMASK_F17_WIDTH                                  1
#define PKTOFFSETEXEOPMASK_F17_SHIFT                                  2
#define PKTOFFSETEXEOPMASK_F17_MASK                          0x00000004
#define PKTOFFSETEXEOPMASK_F17_RD(src)        (((src) & 0x00000004)>>2)
#define PKTOFFSETEXEOPMASK_F17_WR(src)   (((u32)(src)<<2) & 0x00000004)
#define PKTOFFSETEXEOPMASK_F17_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*    Mask Register Fields maxhoperrMask    */
#define MAXHOPERRMASK_F17_WIDTH                                       1
#define MAXHOPERRMASK_F17_SHIFT                                       1
#define MAXHOPERRMASK_F17_MASK                               0x00000002
#define MAXHOPERRMASK_F17_RD(src)             (((src) & 0x00000002)>>1)
#define MAXHOPERRMASK_F17_WR(src)        (((u32)(src)<<1) & 0x00000002)
#define MAXHOPERRMASK_F17_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*    Mask Register Fields parser_halt_statusMask    */
#define PARSER_HALT_STATUSMASK_F17_WIDTH                              1
#define PARSER_HALT_STATUSMASK_F17_SHIFT                              0
#define PARSER_HALT_STATUSMASK_F17_MASK                      0x00000001
#define PARSER_HALT_STATUSMASK_F17_RD(src)       (((src) & 0x00000001))
#define PARSER_HALT_STATUSMASK_F17_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register snptr_change_status0	*/ 
/*	 Fields snptr_change_done	 */
#define SNPTR_CHANGE_DONE0_F6_WIDTH                                   1
#define SNPTR_CHANGE_DONE0_F6_SHIFT                                   0
#define SNPTR_CHANGE_DONE0_F6_MASK                           0x00000001
#define SNPTR_CHANGE_DONE0_F6_RD(src)            (((src) & 0x00000001))
#define SNPTR_CHANGE_DONE0_F6_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register pktram0_err_diagnostic	*/ 
/*	 Fields Error_Addr	 */
#define ERROR_ADDR_F57_WIDTH                                          6
#define ERROR_ADDR_F57_SHIFT                                          2
#define ERROR_ADDR_F57_MASK                                  0x000000fc
#define ERROR_ADDR_F57_RD(src)                (((src) & 0x000000fc)>>2)
#define ERROR_ADDR_F57_WR(src)           (((u32)(src)<<2) & 0x000000fc)
#define ERROR_ADDR_F57_SET(dst,src) \
                       (((dst) & ~0x000000fc) | (((u32)(src)<<2) & 0x000000fc))
/*	 Fields Error_Addr_Enable	 */
#define ERROR_ADDR_ENABLE_F57_WIDTH                                   1
#define ERROR_ADDR_ENABLE_F57_SHIFT                                   1
#define ERROR_ADDR_ENABLE_F57_MASK                           0x00000002
#define ERROR_ADDR_ENABLE_F57_RD(src)         (((src) & 0x00000002)>>1)
#define ERROR_ADDR_ENABLE_F57_WR(src)    (((u32)(src)<<1) & 0x00000002)
#define ERROR_ADDR_ENABLE_F57_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields Force_Read_Error_Enable	 */
#define FORCE_READ_ERROR_ENABLE_F57_WIDTH                             1
#define FORCE_READ_ERROR_ENABLE_F57_SHIFT                             0
#define FORCE_READ_ERROR_ENABLE_F57_MASK                     0x00000001
#define FORCE_READ_ERROR_ENABLE_F57_RD(src)      (((src) & 0x00000001))
#define FORCE_READ_ERROR_ENABLE_F57_WR(src) \
                                                    (((u32)(src)) & 0x00000001)
#define FORCE_READ_ERROR_ENABLE_F57_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register lstnvst0	*/ 
/*	 Fields lstnvst	 */
#define LSTNVST0_F6_WIDTH                                            14
#define LSTNVST0_F6_SHIFT                                             0
#define LSTNVST0_F6_MASK                                     0x00003fff
#define LSTNVST0_F6_RD(src)                      (((src) & 0x00003fff))
#define LSTNVST0_F6_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst0_0	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST0_F34_WIDTH                                          14
#define LTRCNVST0_F34_SHIFT                                           0
#define LTRCNVST0_F34_MASK                                   0x00003fff
#define LTRCNVST0_F34_RD(src)                    (((src) & 0x00003fff))
#define LTRCNVST0_F34_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst0_1	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST1_F34_WIDTH                                          14
#define LTRCNVST1_F34_SHIFT                                           0
#define LTRCNVST1_F34_MASK                                   0x00003fff
#define LTRCNVST1_F34_RD(src)                    (((src) & 0x00003fff))
#define LTRCNVST1_F34_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst0_2	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST2_F34_WIDTH                                          14
#define LTRCNVST2_F34_SHIFT                                           0
#define LTRCNVST2_F34_MASK                                   0x00003fff
#define LTRCNVST2_F34_RD(src)                    (((src) & 0x00003fff))
#define LTRCNVST2_F34_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst0_3	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST3_F34_WIDTH                                          14
#define LTRCNVST3_F34_SHIFT                                           0
#define LTRCNVST3_F34_MASK                                   0x00003fff
#define LTRCNVST3_F34_RD(src)                    (((src) & 0x00003fff))
#define LTRCNVST3_F34_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst0_4	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST4_F34_WIDTH                                          14
#define LTRCNVST4_F34_SHIFT                                           0
#define LTRCNVST4_F34_MASK                                   0x00003fff
#define LTRCNVST4_F34_RD(src)                    (((src) & 0x00003fff))
#define LTRCNVST4_F34_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst0_5	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST5_F34_WIDTH                                          14
#define LTRCNVST5_F34_SHIFT                                           0
#define LTRCNVST5_F34_MASK                                   0x00003fff
#define LTRCNVST5_F34_RD(src)                    (((src) & 0x00003fff))
#define LTRCNVST5_F34_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst0_6	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST6_F17_WIDTH                                          14
#define LTRCNVST6_F17_SHIFT                                           0
#define LTRCNVST6_F17_MASK                                   0x00003fff
#define LTRCNVST6_F17_RD(src)                    (((src) & 0x00003fff))
#define LTRCNVST6_F17_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst0_7	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST7_F17_WIDTH                                          14
#define LTRCNVST7_F17_SHIFT                                           0
#define LTRCNVST7_F17_MASK                                   0x00003fff
#define LTRCNVST7_F17_RD(src)                    (((src) & 0x00003fff))
#define LTRCNVST7_F17_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst0_8	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST8_F17_WIDTH                                          14
#define LTRCNVST8_F17_SHIFT                                           0
#define LTRCNVST8_F17_MASK                                   0x00003fff
#define LTRCNVST8_F17_RD(src)                    (((src) & 0x00003fff))
#define LTRCNVST8_F17_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst0_9	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST9_F17_WIDTH                                          14
#define LTRCNVST9_F17_SHIFT                                           0
#define LTRCNVST9_F17_MASK                                   0x00003fff
#define LTRCNVST9_F17_RD(src)                    (((src) & 0x00003fff))
#define LTRCNVST9_F17_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst0_10	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST0_F35_WIDTH                                          14
#define LTRCNVST0_F35_SHIFT                                           0
#define LTRCNVST0_F35_MASK                                   0x00003fff
#define LTRCNVST0_F35_RD(src)                    (((src) & 0x00003fff))
#define LTRCNVST0_F35_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst0_11	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST1_F35_WIDTH                                          14
#define LTRCNVST1_F35_SHIFT                                           0
#define LTRCNVST1_F35_MASK                                   0x00003fff
#define LTRCNVST1_F35_RD(src)                    (((src) & 0x00003fff))
#define LTRCNVST1_F35_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst0_12	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST2_F35_WIDTH                                          14
#define LTRCNVST2_F35_SHIFT                                           0
#define LTRCNVST2_F35_MASK                                   0x00003fff
#define LTRCNVST2_F35_RD(src)                    (((src) & 0x00003fff))
#define LTRCNVST2_F35_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst0_13	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST3_F35_WIDTH                                          14
#define LTRCNVST3_F35_SHIFT                                           0
#define LTRCNVST3_F35_MASK                                   0x00003fff
#define LTRCNVST3_F35_RD(src)                    (((src) & 0x00003fff))
#define LTRCNVST3_F35_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst0_14	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST4_F35_WIDTH                                          14
#define LTRCNVST4_F35_SHIFT                                           0
#define LTRCNVST4_F35_MASK                                   0x00003fff
#define LTRCNVST4_F35_RD(src)                    (((src) & 0x00003fff))
#define LTRCNVST4_F35_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register lsttrcnvst0_15	*/ 
/*	 Fields ltrcnvst	 */
#define LTRCNVST5_F35_WIDTH                                          14
#define LTRCNVST5_F35_SHIFT                                           0
#define LTRCNVST5_F35_MASK                                   0x00003fff
#define LTRCNVST5_F35_RD(src)                    (((src) & 0x00003fff))
#define LTRCNVST5_F35_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvststr0_0	*/ 
/*	 Fields ftrcnvststrt	 */
#define FTRCNVSTSTRT0_F17_WIDTH                                      14
#define FTRCNVSTSTRT0_F17_SHIFT                                       0
#define FTRCNVSTSTRT0_F17_MASK                               0x00003fff
#define FTRCNVSTSTRT0_F17_RD(src)                (((src) & 0x00003fff))
#define FTRCNVSTSTRT0_F17_WR(src)           (((u32)(src)) & 0x00003fff)
#define FTRCNVSTSTRT0_F17_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst0_0	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST0_F34_WIDTH                                          14
#define FTRCNVST0_F34_SHIFT                                           0
#define FTRCNVST0_F34_MASK                                   0x00003fff
#define FTRCNVST0_F34_RD(src)                    (((src) & 0x00003fff))
#define FTRCNVST0_F34_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst0_1	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST1_F34_WIDTH                                          14
#define FTRCNVST1_F34_SHIFT                                           0
#define FTRCNVST1_F34_MASK                                   0x00003fff
#define FTRCNVST1_F34_RD(src)                    (((src) & 0x00003fff))
#define FTRCNVST1_F34_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst0_2	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST2_F34_WIDTH                                          14
#define FTRCNVST2_F34_SHIFT                                           0
#define FTRCNVST2_F34_MASK                                   0x00003fff
#define FTRCNVST2_F34_RD(src)                    (((src) & 0x00003fff))
#define FTRCNVST2_F34_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst0_3	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST3_F34_WIDTH                                          14
#define FTRCNVST3_F34_SHIFT                                           0
#define FTRCNVST3_F34_MASK                                   0x00003fff
#define FTRCNVST3_F34_RD(src)                    (((src) & 0x00003fff))
#define FTRCNVST3_F34_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst0_4	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST4_F34_WIDTH                                          14
#define FTRCNVST4_F34_SHIFT                                           0
#define FTRCNVST4_F34_MASK                                   0x00003fff
#define FTRCNVST4_F34_RD(src)                    (((src) & 0x00003fff))
#define FTRCNVST4_F34_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst0_5	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST5_F34_WIDTH                                          14
#define FTRCNVST5_F34_SHIFT                                           0
#define FTRCNVST5_F34_MASK                                   0x00003fff
#define FTRCNVST5_F34_RD(src)                    (((src) & 0x00003fff))
#define FTRCNVST5_F34_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst0_6	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST6_F17_WIDTH                                          14
#define FTRCNVST6_F17_SHIFT                                           0
#define FTRCNVST6_F17_MASK                                   0x00003fff
#define FTRCNVST6_F17_RD(src)                    (((src) & 0x00003fff))
#define FTRCNVST6_F17_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst0_7	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST7_F17_WIDTH                                          14
#define FTRCNVST7_F17_SHIFT                                           0
#define FTRCNVST7_F17_MASK                                   0x00003fff
#define FTRCNVST7_F17_RD(src)                    (((src) & 0x00003fff))
#define FTRCNVST7_F17_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst0_8	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST8_F17_WIDTH                                          14
#define FTRCNVST8_F17_SHIFT                                           0
#define FTRCNVST8_F17_MASK                                   0x00003fff
#define FTRCNVST8_F17_RD(src)                    (((src) & 0x00003fff))
#define FTRCNVST8_F17_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst0_9	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST9_F17_WIDTH                                          14
#define FTRCNVST9_F17_SHIFT                                           0
#define FTRCNVST9_F17_MASK                                   0x00003fff
#define FTRCNVST9_F17_RD(src)                    (((src) & 0x00003fff))
#define FTRCNVST9_F17_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst0_10	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST0_F35_WIDTH                                          14
#define FTRCNVST0_F35_SHIFT                                           0
#define FTRCNVST0_F35_MASK                                   0x00003fff
#define FTRCNVST0_F35_RD(src)                    (((src) & 0x00003fff))
#define FTRCNVST0_F35_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst0_11	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST1_F35_WIDTH                                          14
#define FTRCNVST1_F35_SHIFT                                           0
#define FTRCNVST1_F35_MASK                                   0x00003fff
#define FTRCNVST1_F35_RD(src)                    (((src) & 0x00003fff))
#define FTRCNVST1_F35_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst0_12	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST2_F35_WIDTH                                          14
#define FTRCNVST2_F35_SHIFT                                           0
#define FTRCNVST2_F35_MASK                                   0x00003fff
#define FTRCNVST2_F35_RD(src)                    (((src) & 0x00003fff))
#define FTRCNVST2_F35_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst0_13	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST3_F35_WIDTH                                          14
#define FTRCNVST3_F35_SHIFT                                           0
#define FTRCNVST3_F35_MASK                                   0x00003fff
#define FTRCNVST3_F35_RD(src)                    (((src) & 0x00003fff))
#define FTRCNVST3_F35_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst0_14	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST4_F35_WIDTH                                          14
#define FTRCNVST4_F35_SHIFT                                           0
#define FTRCNVST4_F35_MASK                                   0x00003fff
#define FTRCNVST4_F35_RD(src)                    (((src) & 0x00003fff))
#define FTRCNVST4_F35_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register ftrcnvst0_15	*/ 
/*	 Fields ftrcnvst	 */
#define FTRCNVST5_F35_WIDTH                                          14
#define FTRCNVST5_F35_SHIFT                                           0
#define FTRCNVST5_F35_MASK                                   0x00003fff
#define FTRCNVST5_F35_RD(src)                    (((src) & 0x00003fff))
#define FTRCNVST5_F35_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmon0_0	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON0_F34_WIDTH                                        14
#define TRCNVSTMON0_F34_SHIFT                                         0
#define TRCNVSTMON0_F34_MASK                                 0x00003fff
#define TRCNVSTMON0_F34_RD(src)                  (((src) & 0x00003fff))
#define TRCNVSTMON0_F34_WR(src)             (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON0_F34_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt0_0	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT0_F34_WIDTH                                     32
#define TRCNVSTMONCNT0_F34_SHIFT                                      0
#define TRCNVSTMONCNT0_F34_MASK                              0xffffffff
#define TRCNVSTMONCNT0_F34_RD(src)               (((src) & 0xffffffff))
#define TRCNVSTMONCNT0_F34_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon0_1	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON1_F34_WIDTH                                        14
#define TRCNVSTMON1_F34_SHIFT                                         0
#define TRCNVSTMON1_F34_MASK                                 0x00003fff
#define TRCNVSTMON1_F34_RD(src)                  (((src) & 0x00003fff))
#define TRCNVSTMON1_F34_WR(src)             (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON1_F34_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt0_1	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT1_F34_WIDTH                                     32
#define TRCNVSTMONCNT1_F34_SHIFT                                      0
#define TRCNVSTMONCNT1_F34_MASK                              0xffffffff
#define TRCNVSTMONCNT1_F34_RD(src)               (((src) & 0xffffffff))
#define TRCNVSTMONCNT1_F34_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon0_2	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON2_F34_WIDTH                                        14
#define TRCNVSTMON2_F34_SHIFT                                         0
#define TRCNVSTMON2_F34_MASK                                 0x00003fff
#define TRCNVSTMON2_F34_RD(src)                  (((src) & 0x00003fff))
#define TRCNVSTMON2_F34_WR(src)             (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON2_F34_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt0_2	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT2_F34_WIDTH                                     32
#define TRCNVSTMONCNT2_F34_SHIFT                                      0
#define TRCNVSTMONCNT2_F34_MASK                              0xffffffff
#define TRCNVSTMONCNT2_F34_RD(src)               (((src) & 0xffffffff))
#define TRCNVSTMONCNT2_F34_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon0_3	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON3_F34_WIDTH                                        14
#define TRCNVSTMON3_F34_SHIFT                                         0
#define TRCNVSTMON3_F34_MASK                                 0x00003fff
#define TRCNVSTMON3_F34_RD(src)                  (((src) & 0x00003fff))
#define TRCNVSTMON3_F34_WR(src)             (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON3_F34_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt0_3	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT3_F34_WIDTH                                     32
#define TRCNVSTMONCNT3_F34_SHIFT                                      0
#define TRCNVSTMONCNT3_F34_MASK                              0xffffffff
#define TRCNVSTMONCNT3_F34_RD(src)               (((src) & 0xffffffff))
#define TRCNVSTMONCNT3_F34_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon0_4	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON4_F34_WIDTH                                        14
#define TRCNVSTMON4_F34_SHIFT                                         0
#define TRCNVSTMON4_F34_MASK                                 0x00003fff
#define TRCNVSTMON4_F34_RD(src)                  (((src) & 0x00003fff))
#define TRCNVSTMON4_F34_WR(src)             (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON4_F34_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt0_4	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT4_F34_WIDTH                                     32
#define TRCNVSTMONCNT4_F34_SHIFT                                      0
#define TRCNVSTMONCNT4_F34_MASK                              0xffffffff
#define TRCNVSTMONCNT4_F34_RD(src)               (((src) & 0xffffffff))
#define TRCNVSTMONCNT4_F34_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon0_5	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON5_F34_WIDTH                                        14
#define TRCNVSTMON5_F34_SHIFT                                         0
#define TRCNVSTMON5_F34_MASK                                 0x00003fff
#define TRCNVSTMON5_F34_RD(src)                  (((src) & 0x00003fff))
#define TRCNVSTMON5_F34_WR(src)             (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON5_F34_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt0_5	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT5_F34_WIDTH                                     32
#define TRCNVSTMONCNT5_F34_SHIFT                                      0
#define TRCNVSTMONCNT5_F34_MASK                              0xffffffff
#define TRCNVSTMONCNT5_F34_RD(src)               (((src) & 0xffffffff))
#define TRCNVSTMONCNT5_F34_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon0_6	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON6_F17_WIDTH                                        14
#define TRCNVSTMON6_F17_SHIFT                                         0
#define TRCNVSTMON6_F17_MASK                                 0x00003fff
#define TRCNVSTMON6_F17_RD(src)                  (((src) & 0x00003fff))
#define TRCNVSTMON6_F17_WR(src)             (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON6_F17_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt0_6	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT6_F17_WIDTH                                     32
#define TRCNVSTMONCNT6_F17_SHIFT                                      0
#define TRCNVSTMONCNT6_F17_MASK                              0xffffffff
#define TRCNVSTMONCNT6_F17_RD(src)               (((src) & 0xffffffff))
#define TRCNVSTMONCNT6_F17_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon0_7	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON7_F17_WIDTH                                        14
#define TRCNVSTMON7_F17_SHIFT                                         0
#define TRCNVSTMON7_F17_MASK                                 0x00003fff
#define TRCNVSTMON7_F17_RD(src)                  (((src) & 0x00003fff))
#define TRCNVSTMON7_F17_WR(src)             (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON7_F17_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt0_7	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT7_F17_WIDTH                                     32
#define TRCNVSTMONCNT7_F17_SHIFT                                      0
#define TRCNVSTMONCNT7_F17_MASK                              0xffffffff
#define TRCNVSTMONCNT7_F17_RD(src)               (((src) & 0xffffffff))
#define TRCNVSTMONCNT7_F17_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon0_8	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON8_F17_WIDTH                                        14
#define TRCNVSTMON8_F17_SHIFT                                         0
#define TRCNVSTMON8_F17_MASK                                 0x00003fff
#define TRCNVSTMON8_F17_RD(src)                  (((src) & 0x00003fff))
#define TRCNVSTMON8_F17_WR(src)             (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON8_F17_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt0_8	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT8_F17_WIDTH                                     32
#define TRCNVSTMONCNT8_F17_SHIFT                                      0
#define TRCNVSTMONCNT8_F17_MASK                              0xffffffff
#define TRCNVSTMONCNT8_F17_RD(src)               (((src) & 0xffffffff))
#define TRCNVSTMONCNT8_F17_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon0_9	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON9_F17_WIDTH                                        14
#define TRCNVSTMON9_F17_SHIFT                                         0
#define TRCNVSTMON9_F17_MASK                                 0x00003fff
#define TRCNVSTMON9_F17_RD(src)                  (((src) & 0x00003fff))
#define TRCNVSTMON9_F17_WR(src)             (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON9_F17_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt0_9	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT9_F17_WIDTH                                     32
#define TRCNVSTMONCNT9_F17_SHIFT                                      0
#define TRCNVSTMONCNT9_F17_MASK                              0xffffffff
#define TRCNVSTMONCNT9_F17_RD(src)               (((src) & 0xffffffff))
#define TRCNVSTMONCNT9_F17_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon0_10	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON0_F35_WIDTH                                        14
#define TRCNVSTMON0_F35_SHIFT                                         0
#define TRCNVSTMON0_F35_MASK                                 0x00003fff
#define TRCNVSTMON0_F35_RD(src)                  (((src) & 0x00003fff))
#define TRCNVSTMON0_F35_WR(src)             (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON0_F35_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt0_10	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT0_F35_WIDTH                                     32
#define TRCNVSTMONCNT0_F35_SHIFT                                      0
#define TRCNVSTMONCNT0_F35_MASK                              0xffffffff
#define TRCNVSTMONCNT0_F35_RD(src)               (((src) & 0xffffffff))
#define TRCNVSTMONCNT0_F35_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon0_11	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON1_F35_WIDTH                                        14
#define TRCNVSTMON1_F35_SHIFT                                         0
#define TRCNVSTMON1_F35_MASK                                 0x00003fff
#define TRCNVSTMON1_F35_RD(src)                  (((src) & 0x00003fff))
#define TRCNVSTMON1_F35_WR(src)             (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON1_F35_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt0_11	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT1_F35_WIDTH                                     32
#define TRCNVSTMONCNT1_F35_SHIFT                                      0
#define TRCNVSTMONCNT1_F35_MASK                              0xffffffff
#define TRCNVSTMONCNT1_F35_RD(src)               (((src) & 0xffffffff))
#define TRCNVSTMONCNT1_F35_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon0_12	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON2_F35_WIDTH                                        14
#define TRCNVSTMON2_F35_SHIFT                                         0
#define TRCNVSTMON2_F35_MASK                                 0x00003fff
#define TRCNVSTMON2_F35_RD(src)                  (((src) & 0x00003fff))
#define TRCNVSTMON2_F35_WR(src)             (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON2_F35_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt0_12	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT2_F35_WIDTH                                     32
#define TRCNVSTMONCNT2_F35_SHIFT                                      0
#define TRCNVSTMONCNT2_F35_MASK                              0xffffffff
#define TRCNVSTMONCNT2_F35_RD(src)               (((src) & 0xffffffff))
#define TRCNVSTMONCNT2_F35_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon0_13	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON3_F35_WIDTH                                        14
#define TRCNVSTMON3_F35_SHIFT                                         0
#define TRCNVSTMON3_F35_MASK                                 0x00003fff
#define TRCNVSTMON3_F35_RD(src)                  (((src) & 0x00003fff))
#define TRCNVSTMON3_F35_WR(src)             (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON3_F35_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt0_13	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT3_F35_WIDTH                                     32
#define TRCNVSTMONCNT3_F35_SHIFT                                      0
#define TRCNVSTMONCNT3_F35_MASK                              0xffffffff
#define TRCNVSTMONCNT3_F35_RD(src)               (((src) & 0xffffffff))
#define TRCNVSTMONCNT3_F35_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon0_14	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON4_F35_WIDTH                                        14
#define TRCNVSTMON4_F35_SHIFT                                         0
#define TRCNVSTMON4_F35_MASK                                 0x00003fff
#define TRCNVSTMON4_F35_RD(src)                  (((src) & 0x00003fff))
#define TRCNVSTMON4_F35_WR(src)             (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON4_F35_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt0_14	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT4_F35_WIDTH                                     32
#define TRCNVSTMONCNT4_F35_SHIFT                                      0
#define TRCNVSTMONCNT4_F35_MASK                              0xffffffff
#define TRCNVSTMONCNT4_F35_RD(src)               (((src) & 0xffffffff))
#define TRCNVSTMONCNT4_F35_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register trcnvstmon0_15	*/ 
/*	 Fields trcnvstmon	 */
#define TRCNVSTMON5_F35_WIDTH                                        14
#define TRCNVSTMON5_F35_SHIFT                                         0
#define TRCNVSTMON5_F35_MASK                                 0x00003fff
#define TRCNVSTMON5_F35_RD(src)                  (((src) & 0x00003fff))
#define TRCNVSTMON5_F35_WR(src)             (((u32)(src)) & 0x00003fff)
#define TRCNVSTMON5_F35_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register trcnvstmoncnt0_15	*/ 
/*	 Fields trcnvstmoncnt	 */
#define TRCNVSTMONCNT5_F35_WIDTH                                     32
#define TRCNVSTMONCNT5_F35_SHIFT                                      0
#define TRCNVSTMONCNT5_F35_MASK                              0xffffffff
#define TRCNVSTMONCNT5_F35_RD(src)               (((src) & 0xffffffff))
#define TRCNVSTMONCNT5_F35_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))
	


#endif
