{
   "ActiveEmotionalView":"Default View",
   "Color Coded_ScaleFactor":"0.494869",
   "Color Coded_TopLeft":"0,-200",
   "Default View_Layers":"/proc_sys_reset_0_peripheral_aresetn:true|/v_tc_out_irq:true|/processing_system7_0_FCLK_CLK2:true|/axi_dynclk_0_PXL_CLK_O:true|/proc_sys_reset_1_peripheral_aresetn:true|/processing_system7_0_FCLK_RESET0_N:true|/axi_vdma_0_mm2s_introut:true|/axi_vdma_0_s2mm_introut:true|/axi_dynclk_0_PXL_CLK_5X_O:true|/rst_ps7_0_100M_interconnect_aresetn:true|/proc_sys_reset_0_interconnect_aresetn:true|/processing_system7_0_FCLK_CLK0:true|/rst_ps7_0_100M_peripheral_aresetn:true|/ACLK_1:true|/clk_wiz_0_clk_out1:true|",
   "Default View_ScaleFactor":"0.48752",
   "Default View_TopLeft":"-86,-142",
   "Display-PortTypeClock":"true",
   "Display-PortTypeInterrupt":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_ScaleFactor":"0.498868",
   "Grouping and No Loops_TopLeft":"0,-231",
   "Interfaces View_Layers":"/axi_vdma_0_s2mm_introut:false|/proc_sys_reset_0_interconnect_aresetn:false|/axi_dynclk_0_PXL_CLK_5X_O:false|/processing_system7_0_FCLK_RESET0_N:false|/proc_sys_reset_0_peripheral_aresetn:false|/clk_wiz_0_clk_out1:false|/rst_ps7_0_100M_interconnect_aresetn:false|/v_tc_out_irq:false|/processing_system7_0_FCLK_CLK2:false|/processing_system7_0_FCLK_CLK0:false|/ACLK_1:false|/rst_ps7_0_100M_peripheral_aresetn:false|/axi_vdma_0_mm2s_introut:false|/axi_dynclk_0_PXL_CLK_O:false|/proc_sys_reset_1_peripheral_aresetn:false|",
   "Interfaces View_ScaleFactor":"0.695672",
   "Interfaces View_TopLeft":"0,-210",
   "No Loops_ScaleFactor":"0.473603",
   "No Loops_TopLeft":"0,-57",
   "Reduced Jogs_ExpandedHierarchyInLayout":"",
   "Reduced Jogs_Layers":"/axi_vdma_0_s2mm_introut:true|/proc_sys_reset_0_interconnect_aresetn:true|/axi_dynclk_0_PXL_CLK_5X_O:true|/processing_system7_0_FCLK_RESET0_N:true|/proc_sys_reset_0_peripheral_aresetn:true|/clk_wiz_0_clk_out1:true|/rst_ps7_0_100M_interconnect_aresetn:true|/v_tc_out_irq:true|/processing_system7_0_FCLK_CLK2:true|/processing_system7_0_FCLK_CLK0:true|/ACLK_1:true|/rst_ps7_0_100M_peripheral_aresetn:true|/axi_vdma_0_mm2s_introut:true|/axi_dynclk_0_PXL_CLK_O:true|/proc_sys_reset_1_peripheral_aresetn:true|",
   "Reduced Jogs_Layout":"# # String gsaved with Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 9 -x 3260 -y 810 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 9 -x 3260 -y 950 -defaultsOSRD
preplace port hdmi_out_ddc -pg 1 -lvl 9 -x 3260 -y 980 -defaultsOSRD
preplace port hdmi_out -pg 1 -lvl 9 -x 3260 -y 190 -defaultsOSRD
preplace port btns_4bits -pg 1 -lvl 9 -x 3260 -y 1040 -defaultsOSRD
preplace portBus led -pg 1 -lvl 9 -x 3260 -y 670 -defaultsOSRD
preplace inst axi_dynclk_0 -pg 1 -lvl 5 -x 1870 -y 390 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 24 23 21 22 25 20} -defaultsOSRD -pinY s00_axi 0L -pinY REF_CLK_I 40L -pinY PXL_CLK_O 40R -pinY PXL_CLK_5X_O 0R -pinY LOCKED_O 20R -pinY s00_axi_aclk 60L -pinY s00_axi_aresetn 20L
preplace inst axi_gpio_0 -pg 1 -lvl 8 -x 3130 -y 1040 -defaultsOSRD -pinY S_AXI 0L -pinY GPIO 0R -pinY s_axi_aclk 20L -pinY s_axi_aresetn 60L
preplace inst axi_interconnect_0 -pg 1 -lvl 2 -x 580 -y 730 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 74 71 75 72 76 73 77} -defaultsOSRD -pinY S00_AXI 0L -pinY S01_AXI 20L -pinY M00_AXI 60R -pinY ACLK 40L -pinY ARESETN 120L -pinY S00_ACLK 60L -pinY S00_ARESETN 140L -pinY S01_ACLK 80L -pinY S01_ARESETN 160L -pinY M00_ACLK 100L -pinY M00_ARESETN 180L
preplace inst axi_vdma_0 -pg 1 -lvl 5 -x 1870 -y 90 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 48 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 17 49 50 51 52 53 54 55 56 57 58 59 60 61 63 66 67 64 65 62 68 69 71 70} -defaultsOSRD -pinY S_AXI_LITE 0L -pinY M_AXI_MM2S 60R -pinY M_AXI_S2MM 40R -pinY M_AXIS_MM2S 20R -pinY S_AXIS_S2MM 20L -pinY s_axi_lite_aclk 60L -pinY m_axi_mm2s_aclk 120L -pinY m_axis_mm2s_aclk 140L -pinY m_axi_s2mm_aclk 80L -pinY s_axis_s2mm_aclk 100L -pinY axi_resetn 40L -pinBusY mm2s_frame_ptr_out 80R -pinBusY s2mm_frame_ptr_out 100R -pinY mm2s_introut 140R -pinY s2mm_introut 120R
preplace inst axis_subset_converter_out -pg 1 -lvl 6 -x 2390 -y 110 -defaultsOSRD -pinY S_AXIS 0L -pinY M_AXIS 40R -pinY aclk 20L -pinY aresetn 100L
preplace inst proc_sys_reset_0 -pg 1 -lvl 1 -x 210 -y 1050 -swap {1 0 2 3 4 7 8 9 5 6} -defaultsOSRD -pinY slowest_sync_clk 20L -pinY ext_reset_in 0L -pinY aux_reset_in 40L -pinY mb_debug_sys_rst 60L -pinY dcm_locked 80L -pinY mb_reset 40R -pinBusY bus_struct_reset 60R -pinBusY peripheral_reset 80R -pinBusY interconnect_aresetn 0R -pinBusY peripheral_aresetn 20R
preplace inst proc_sys_reset_1 -pg 1 -lvl 7 -x 2810 -y 1100 -swap {0 1 2 3 4 6 7 8 9 5} -defaultsOSRD -pinY slowest_sync_clk 0L -pinY ext_reset_in 20L -pinY aux_reset_in 40L -pinY mb_debug_sys_rst 60L -pinY dcm_locked 80L -pinY mb_reset 20R -pinBusY bus_struct_reset 40R -pinBusY peripheral_reset 60R -pinBusY interconnect_aresetn 80R -pinBusY peripheral_aresetn 0R
preplace inst processing_system7_0 -pg 1 -lvl 3 -x 1020 -y 790 -swap {16 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 30 17 18 19 20 21 22 41 24 25 26 27 28 29 23 31 32 33 80 35 36 37 38 39 40 0 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 34 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 121 126 128 122 124 123 119 120 125 127} -defaultsOSRD -pinY DDR 20R -pinY FIXED_IO 160R -pinY IIC_0 190R -pinY USBIND_0 40R -pinY S_AXI_HP0_FIFO_CTRL 20L -pinY M_AXI_GP0 0R -pinY S_AXI_HP0 0L -pinY TTC0_WAVE0_OUT 250R -pinY TTC0_WAVE1_OUT 290R -pinY TTC0_WAVE2_OUT 330R -pinY M_AXI_GP0_ACLK 40L -pinY S_AXI_HP0_ACLK 220L -pinBusY IRQ_F2P 60L -pinY FCLK_CLK0 210R -pinY FCLK_CLK1 230R -pinY FCLK_CLK2 270R -pinY FCLK_RESET0_N 310R
preplace inst ps7_0_axi_periph -pg 1 -lvl 4 -x 1460 -y 90 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 112 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 39 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 75 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 92 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 139 132 140 133 141 134 142 135 143 136 144 137 145 138} -defaultsOSRD -pinY S00_AXI 220L -pinY M00_AXI 500R -pinY M01_AXI 240R -pinY M02_AXI 0R -pinY M03_AXI 300R -pinY M04_AXI 480R -pinY ACLK 380L -pinY ARESETN 240L -pinY S00_ACLK 400L -pinY S00_ARESETN 260L -pinY M00_ACLK 420L -pinY M00_ARESETN 280L -pinY M01_ACLK 440L -pinY M01_ARESETN 300L -pinY M02_ACLK 460L -pinY M02_ARESETN 320L -pinY M03_ACLK 480L -pinY M03_ARESETN 340L -pinY M04_ACLK 500L -pinY M04_ARESETN 360L
preplace inst rgb2dvi_0 -pg 1 -lvl 8 -x 3130 -y 190 -swap {0 1 2 3 4 5 6 7 8 9 12 10 11} -defaultsOSRD -pinY TMDS 0R -pinY RGB 0L -pinY aRst_n 240L -pinY PixelClk 200L -pinY SerialClk 220L
preplace inst rst_ps7_0_100M -pg 1 -lvl 3 -x 1020 -y 550 -swap {3 4 0 1 2 6 7 8 5 9} -defaultsOSRD -pinY slowest_sync_clk 60L -pinY ext_reset_in 80L -pinY aux_reset_in 0L -pinY mb_debug_sys_rst 20L -pinY dcm_locked 40L -pinY mb_reset 20R -pinBusY bus_struct_reset 40R -pinBusY peripheral_reset 60R -pinBusY interconnect_aresetn 0R -pinBusY peripheral_aresetn 80R
preplace inst v_axi4s_vid_out_0 -pg 1 -lvl 7 -x 2810 -y 150 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 25 21 22 23 26 24 27 33 28 29 30 31 32} -defaultsOSRD -pinY video_in 0L -pinY vtiming_in 20L -pinY vid_io_out 40R -pinY aclk 120L -pinY aclken 40L -pinY aresetn 60L -pinY fid 80L -pinY vid_io_out_clk 140L -pinY vid_io_out_ce 100L -pinY vid_io_out_reset 160L -pinY vtg_ce 160R -pinY locked 60R -pinY overflow 80R -pinY underflow 100R -pinBusY fifo_read_level 120R -pinBusY status 140R
preplace inst v_tc_out -pg 1 -lvl 6 -x 2390 -y 430 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 25 26 30 27 24 28 32 31 29 33} -defaultsOSRD -pinY ctrl 0L -pinY vtiming_out 0R -pinY clk 40L -pinY clken 60L -pinY s_axi_aclk 140L -pinY s_axi_aclken 80L -pinY gen_clken 20L -pinY resetn 100L -pinY s_axi_aresetn 160L -pinY irq 20R -pinY fsync_in 120L -pinBusY fsync_out 40R
preplace inst xlconcat_0 -pg 1 -lvl 2 -x 580 -y 530 -swap {2 1 3 4 0 5} -defaultsOSRD -pinBusY In0 40L -pinBusY In1 20L -pinBusY In2 60L -pinBusY In3 80L -pinBusY In4 0L -pinBusY dout 80R
preplace inst xlconstant_axis_sc_reset -pg 1 -lvl 5 -x 1870 -y 550 -defaultsOSRD -pinBusY dout 0R
preplace inst clk_wiz_0 -pg 1 -lvl 7 -x 2810 -y 870 -swap {1 0 2 3} -defaultsOSRD -pinY resetn 20L -pinY clk_in1 0L -pinY clk_out1 0R -pinY locked 20R
preplace inst ACF_AXI_mini_0 -pg 1 -lvl 8 -x 3130 -y 670 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 24 23 22 20 21} -defaultsOSRD -pinY s00_axi 0L -pinY smpl_clk 80L -pinY CH1 60L -pinBusY diag 0R -pinY s00_axi_aclk 20L -pinY s00_axi_aresetn 40L
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 7 40 990 NJ 990 760 1180 1300 1060 1700J 1020 NJ 1020 2620
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 3 5 1320 670 1660 650 2200 710 NJ 710 NJ
preplace netloc rst_ps7_0_100M_interconnect_aresetn 1 3 1 1260 330n
preplace netloc ACLK_1 1 0 7 20 970 400 1010 780 730 1260 1020 1680 30 2140 270 N
preplace netloc proc_sys_reset_0_interconnect_aresetn 1 1 1 380 850n
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 1 1 420 870n
preplace netloc axi_dynclk_0_PXL_CLK_O 1 5 3 2140 290 2640 390 NJ
preplace netloc xlconcat_0_dout 1 2 1 740 610n
preplace netloc v_tc_out_irq 1 1 6 440 470 NJ 470 1280J 650 1620J 610 2220J 370 2540
preplace netloc axi_dynclk_0_PXL_CLK_5X_O 1 5 3 2180J 330 2600J 410 N
preplace netloc v_axi4s_vid_out_0_vtg_ce 1 5 3 2240 310 2620J 370 2980
preplace netloc axi_dynclk_0_LOCKED_O 1 5 3 2200J 350 2580J 430 N
preplace netloc axi_vdma_0_mm2s_introut 1 1 5 380 10 NJ 10 NJ 10 1700J 290 2040
preplace netloc axi_vdma_0_s2mm_introut 1 1 5 420 30 NJ 30 NJ 30 1640J 310 2060
preplace netloc xlconstant_axis_sc_reset_dout 1 5 1 2120J 210n
preplace netloc proc_sys_reset_1_peripheral_aresetn 1 7 1 N 1100
preplace netloc clk_wiz_0_clk_out1 1 7 1 2980 730n
preplace netloc processing_system7_0_FCLK_CLK0 1 2 6 800 490 1300 1000 1600 630 2240 650 2580 690 3000
preplace netloc processing_system7_0_FCLK_CLK2 1 3 5 1260J 1040 1620J 1000 NJ 1000 NJ 1000 3020
preplace netloc ACF_AXI_mini_0_diag 1 8 1 NJ 670
preplace netloc rgb2dvi_0_TMDS 1 8 1 NJ 190
preplace netloc axi_interconnect_0_M00_AXI 1 2 1 N 790
preplace netloc processing_system7_0_IIC_0 1 3 6 NJ 980 NJ 980 NJ 980 NJ 980 NJ 980 NJ
preplace netloc processing_system7_0_DDR 1 3 6 NJ 810 NJ 810 NJ 810 NJ 810 NJ 810 NJ
preplace netloc axi_vdma_0_M_AXI_S2MM 1 1 5 440 970 720J 710 NJ 710 NJ 710 2100
preplace netloc axis_subset_converter_out_M_AXIS 1 6 1 N 150
preplace netloc processing_system7_0_M_AXI_GP0 1 3 1 1240 310n
preplace netloc ps7_0_axi_periph_M01_AXI 1 4 2 NJ 330 2160
preplace netloc ps7_0_axi_periph_M02_AXI 1 4 1 N 90
preplace netloc axi_vdma_0_M_AXIS_MM2S 1 5 1 N 110
preplace netloc axi_vdma_0_M_AXI_MM2S 1 1 5 440 670 720J 690 NJ 690 NJ 690 2080
preplace netloc axi_gpio_0_GPIO 1 8 1 NJ 1040
preplace netloc v_tc_out_vtiming_out 1 6 1 2560 170n
preplace netloc ps7_0_axi_periph_M00_AXI 1 4 4 1640 1040 NJ 1040 NJ 1040 NJ
preplace netloc ps7_0_axi_periph_M03_AXI 1 4 1 N 390
preplace netloc v_axi4s_vid_out_0_vid_io_out 1 7 1 N 190
preplace netloc processing_system7_0_FIXED_IO 1 3 6 NJ 950 NJ 950 NJ 950 NJ 950 NJ 950 NJ
preplace netloc ps7_0_axi_periph_M04_AXI 1 4 4 1700 670 NJ 670 NJ 670 NJ
levelinfo -pg 1 0 210 580 1020 1460 1870 2390 2810 3130 3260
pagesize -pg 1 -db -bbox -sgen 0 0 3400 1240
",
   "Reduced Jogs_ScaleFactor":"0.454091",
   "Reduced Jogs_TopLeft":"0,-161",
   "guistr":"# # String gsaved with Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 9 -x 3060 -y 820 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 9 -x 3060 -y 790 -defaultsOSRD
preplace port hdmi_out_ddc -pg 1 -lvl 9 -x 3060 -y 850 -defaultsOSRD
preplace port hdmi_out -pg 1 -lvl 9 -x 3060 -y 340 -defaultsOSRD
preplace port btns_4bits -pg 1 -lvl 9 -x 3060 -y 910 -defaultsOSRD
preplace portBus led -pg 1 -lvl 9 -x 3060 -y 1070 -defaultsOSRD
preplace portBus je -pg 1 -lvl 0 -x 0 -y 680 -defaultsOSRD
preplace inst axi_dynclk_0 -pg 1 -lvl 5 -x 1830 -y 490 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 24 21 22 23 20 25} -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 8 -x 2920 -y 910 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 2 -x 570 -y 520 -defaultsOSRD
preplace inst axi_vdma_0 -pg 1 -lvl 5 -x 1830 -y 290 -defaultsOSRD
preplace inst axis_subset_converter_out -pg 1 -lvl 6 -x 2240 -y 290 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 1 -x 200 -y 470 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 3 -x 1000 -y 900 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 4 -x 1440 -y 610 -defaultsOSRD
preplace inst rgb2dvi_0 -pg 1 -lvl 8 -x 2920 -y 340 -swap {0 1 2 3 4 5 6 7 8 9 11 12 10} -defaultsOSRD
preplace inst rst_ps7_0_100M -pg 1 -lvl 3 -x 1000 -y 550 -swap {0 1 2 3 4 7 8 9 5 6} -defaultsOSRD
preplace inst v_axi4s_vid_out_0 -pg 1 -lvl 7 -x 2600 -y 370 -defaultsOSRD
preplace inst v_tc_out -pg 1 -lvl 6 -x 2240 -y 540 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 2 -x 570 -y 260 -defaultsOSRD
preplace inst xlconstant_axis_sc_reset -pg 1 -lvl 5 -x 1830 -y 70 -defaultsOSRD
preplace inst ACF_AXI_mini_0 -pg 1 -lvl 8 -x 2920 -y 1070 -defaultsOSRD
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 4 20 370 NJ 370 750 450 1230
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 3 5 1250 410 1640 610 2070 690 NJ 690 2760
preplace netloc rst_ps7_0_100M_interconnect_aresetn 1 3 1 N 510
preplace netloc ACLK_1 1 0 7 30 570 400 670 720 730 1240 850 1600 600 2040 210 2450
preplace netloc proc_sys_reset_0_interconnect_aresetn 1 1 1 N 490
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 1 1 380 510n
preplace netloc axi_dynclk_0_PXL_CLK_O 1 5 3 2070 400 2430 520 2800J
preplace netloc xlconcat_0_dout 1 2 1 740 260n
preplace netloc v_tc_out_irq 1 1 6 380 10 NJ 10 NJ 10 NJ 10 NJ 10 2400
preplace netloc axi_dynclk_0_PXL_CLK_5X_O 1 5 3 2030J 380 2440J 530 2790
preplace netloc v_axi4s_vid_out_0_vtg_ce 1 5 3 2080 200 NJ 200 2760
preplace netloc axi_dynclk_0_LOCKED_O 1 5 3 2010 370 2450J 510 2760J
preplace netloc axi_vdma_0_mm2s_introut 1 1 5 400 150 NJ 150 NJ 150 NJ 150 2010
preplace netloc axi_vdma_0_s2mm_introut 1 1 5 410 160 NJ 160 NJ 160 NJ 160 2000
preplace netloc xlconstant_axis_sc_reset_dout 1 5 1 2070J 70n
preplace netloc processing_system7_0_FCLK_CLK0 1 2 6 760 440 1260 400 1630 580 2050 390 2420J 540 2790
preplace netloc processing_system7_0_FCLK_CLK2 1 3 5 NJ 990 NJ 990 NJ 990 NJ 990 2750
preplace netloc ACF_AXI_mini_0_diag 1 8 1 NJ 1070
preplace netloc je_1 1 0 8 NJ 680 NJ 680 NJ 680 1270J 840 NJ 840 NJ 840 NJ 840 2770J
preplace netloc processing_system7_0_DDR 1 3 6 1250J 820 NJ 820 NJ 820 NJ 820 NJ 820 NJ
preplace netloc processing_system7_0_IIC_0 1 3 6 NJ 830 NJ 830 NJ 830 NJ 830 NJ 830 3040J
preplace netloc ps7_0_axi_periph_M02_AXI 1 4 1 1590 220n
preplace netloc v_tc_out_vtiming_out 1 6 1 2410 310n
preplace netloc ps7_0_axi_periph_M03_AXI 1 4 1 1620 460n
preplace netloc ps7_0_axi_periph_M04_AXI 1 4 4 NJ 650 2020J 680 NJ 680 2800
preplace netloc axi_gpio_0_GPIO 1 8 1 NJ 910
preplace netloc ps7_0_axi_periph_M01_AXI 1 4 2 N 590 2060J
preplace netloc axi_vdma_0_M_AXI_S2MM 1 1 5 370 130 NJ 130 NJ 130 1590J 140 2020
preplace netloc processing_system7_0_FIXED_IO 1 3 6 NJ 810 1640J 790 NJ 790 NJ 790 NJ 790 NJ
preplace netloc axi_vdma_0_M_AXI_MM2S 1 1 5 390 140 NJ 140 NJ 140 1640J 130 2030
preplace netloc axis_subset_converter_out_M_AXIS 1 6 1 N 290
preplace netloc ps7_0_axi_periph_M00_AXI 1 4 4 1610J 850 NJ 850 NJ 850 2780
preplace netloc v_axi4s_vid_out_0_vid_io_out 1 7 1 N 310
preplace netloc processing_system7_0_M_AXI_GP0 1 3 1 1280 470n
preplace netloc rgb2dvi_0_TMDS 1 8 1 NJ 340
preplace netloc axi_interconnect_0_M00_AXI 1 2 1 730 520n
preplace netloc axi_vdma_0_M_AXIS_MM2S 1 5 1 N 270
levelinfo -pg 1 0 200 570 1000 1440 1830 2240 2600 2920 3060
pagesize -pg 1 -db -bbox -sgen -90 0 3200 1170
"
}
{
   "da_axi4_cnt":"19",
   "da_board_cnt":"6",
   "da_clkrst_cnt":"5",
   "da_ps7_cnt":"1"
}
