
Blinky.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007b4c  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  08007cd4  08007cd4  00017cd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007cf0  08007cf0  0002007c  2**0
                  CONTENTS
  4 .ARM          00000008  08007cf0  08007cf0  00017cf0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007cf8  08007cf8  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007cf8  08007cf8  00017cf8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007cfc  08007cfc  00017cfc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  08007d00  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002007c  2**0
                  CONTENTS
 10 .bss          00000940  2000007c  2000007c  0002007c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200009bc  200009bc  0002007c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY
 14 .debug_info   000145ae  00000000  00000000  000200ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00003864  00000000  00000000  0003469d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001108  00000000  00000000  00037f08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000cfc  00000000  00000000  00039010  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000232b8  00000000  00000000  00039d0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001696e  00000000  00000000  0005cfc4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000cad6e  00000000  00000000  00073932  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  000049bc  00000000  00000000  0013e6a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000056  00000000  00000000  0014305c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000007c 	.word	0x2000007c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08007cbc 	.word	0x08007cbc

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000080 	.word	0x20000080
 80001c4:	08007cbc 	.word	0x08007cbc

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80001dc:	f000 b970 	b.w	80004c0 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9e08      	ldr	r6, [sp, #32]
 80001fe:	460d      	mov	r5, r1
 8000200:	4604      	mov	r4, r0
 8000202:	460f      	mov	r7, r1
 8000204:	2b00      	cmp	r3, #0
 8000206:	d14a      	bne.n	800029e <__udivmoddi4+0xa6>
 8000208:	428a      	cmp	r2, r1
 800020a:	4694      	mov	ip, r2
 800020c:	d965      	bls.n	80002da <__udivmoddi4+0xe2>
 800020e:	fab2 f382 	clz	r3, r2
 8000212:	b143      	cbz	r3, 8000226 <__udivmoddi4+0x2e>
 8000214:	fa02 fc03 	lsl.w	ip, r2, r3
 8000218:	f1c3 0220 	rsb	r2, r3, #32
 800021c:	409f      	lsls	r7, r3
 800021e:	fa20 f202 	lsr.w	r2, r0, r2
 8000222:	4317      	orrs	r7, r2
 8000224:	409c      	lsls	r4, r3
 8000226:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 800022a:	fa1f f58c 	uxth.w	r5, ip
 800022e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000232:	0c22      	lsrs	r2, r4, #16
 8000234:	fb0e 7711 	mls	r7, lr, r1, r7
 8000238:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 800023c:	fb01 f005 	mul.w	r0, r1, r5
 8000240:	4290      	cmp	r0, r2
 8000242:	d90a      	bls.n	800025a <__udivmoddi4+0x62>
 8000244:	eb1c 0202 	adds.w	r2, ip, r2
 8000248:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 800024c:	f080 811c 	bcs.w	8000488 <__udivmoddi4+0x290>
 8000250:	4290      	cmp	r0, r2
 8000252:	f240 8119 	bls.w	8000488 <__udivmoddi4+0x290>
 8000256:	3902      	subs	r1, #2
 8000258:	4462      	add	r2, ip
 800025a:	1a12      	subs	r2, r2, r0
 800025c:	b2a4      	uxth	r4, r4
 800025e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000262:	fb0e 2210 	mls	r2, lr, r0, r2
 8000266:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800026a:	fb00 f505 	mul.w	r5, r0, r5
 800026e:	42a5      	cmp	r5, r4
 8000270:	d90a      	bls.n	8000288 <__udivmoddi4+0x90>
 8000272:	eb1c 0404 	adds.w	r4, ip, r4
 8000276:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 800027a:	f080 8107 	bcs.w	800048c <__udivmoddi4+0x294>
 800027e:	42a5      	cmp	r5, r4
 8000280:	f240 8104 	bls.w	800048c <__udivmoddi4+0x294>
 8000284:	4464      	add	r4, ip
 8000286:	3802      	subs	r0, #2
 8000288:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800028c:	1b64      	subs	r4, r4, r5
 800028e:	2100      	movs	r1, #0
 8000290:	b11e      	cbz	r6, 800029a <__udivmoddi4+0xa2>
 8000292:	40dc      	lsrs	r4, r3
 8000294:	2300      	movs	r3, #0
 8000296:	e9c6 4300 	strd	r4, r3, [r6]
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d908      	bls.n	80002b4 <__udivmoddi4+0xbc>
 80002a2:	2e00      	cmp	r6, #0
 80002a4:	f000 80ed 	beq.w	8000482 <__udivmoddi4+0x28a>
 80002a8:	2100      	movs	r1, #0
 80002aa:	e9c6 0500 	strd	r0, r5, [r6]
 80002ae:	4608      	mov	r0, r1
 80002b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b4:	fab3 f183 	clz	r1, r3
 80002b8:	2900      	cmp	r1, #0
 80002ba:	d149      	bne.n	8000350 <__udivmoddi4+0x158>
 80002bc:	42ab      	cmp	r3, r5
 80002be:	d302      	bcc.n	80002c6 <__udivmoddi4+0xce>
 80002c0:	4282      	cmp	r2, r0
 80002c2:	f200 80f8 	bhi.w	80004b6 <__udivmoddi4+0x2be>
 80002c6:	1a84      	subs	r4, r0, r2
 80002c8:	eb65 0203 	sbc.w	r2, r5, r3
 80002cc:	2001      	movs	r0, #1
 80002ce:	4617      	mov	r7, r2
 80002d0:	2e00      	cmp	r6, #0
 80002d2:	d0e2      	beq.n	800029a <__udivmoddi4+0xa2>
 80002d4:	e9c6 4700 	strd	r4, r7, [r6]
 80002d8:	e7df      	b.n	800029a <__udivmoddi4+0xa2>
 80002da:	b902      	cbnz	r2, 80002de <__udivmoddi4+0xe6>
 80002dc:	deff      	udf	#255	; 0xff
 80002de:	fab2 f382 	clz	r3, r2
 80002e2:	2b00      	cmp	r3, #0
 80002e4:	f040 8090 	bne.w	8000408 <__udivmoddi4+0x210>
 80002e8:	1a8a      	subs	r2, r1, r2
 80002ea:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002ee:	fa1f fe8c 	uxth.w	lr, ip
 80002f2:	2101      	movs	r1, #1
 80002f4:	fbb2 f5f7 	udiv	r5, r2, r7
 80002f8:	fb07 2015 	mls	r0, r7, r5, r2
 80002fc:	0c22      	lsrs	r2, r4, #16
 80002fe:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000302:	fb0e f005 	mul.w	r0, lr, r5
 8000306:	4290      	cmp	r0, r2
 8000308:	d908      	bls.n	800031c <__udivmoddi4+0x124>
 800030a:	eb1c 0202 	adds.w	r2, ip, r2
 800030e:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000312:	d202      	bcs.n	800031a <__udivmoddi4+0x122>
 8000314:	4290      	cmp	r0, r2
 8000316:	f200 80cb 	bhi.w	80004b0 <__udivmoddi4+0x2b8>
 800031a:	4645      	mov	r5, r8
 800031c:	1a12      	subs	r2, r2, r0
 800031e:	b2a4      	uxth	r4, r4
 8000320:	fbb2 f0f7 	udiv	r0, r2, r7
 8000324:	fb07 2210 	mls	r2, r7, r0, r2
 8000328:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800032c:	fb0e fe00 	mul.w	lr, lr, r0
 8000330:	45a6      	cmp	lr, r4
 8000332:	d908      	bls.n	8000346 <__udivmoddi4+0x14e>
 8000334:	eb1c 0404 	adds.w	r4, ip, r4
 8000338:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 800033c:	d202      	bcs.n	8000344 <__udivmoddi4+0x14c>
 800033e:	45a6      	cmp	lr, r4
 8000340:	f200 80bb 	bhi.w	80004ba <__udivmoddi4+0x2c2>
 8000344:	4610      	mov	r0, r2
 8000346:	eba4 040e 	sub.w	r4, r4, lr
 800034a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 800034e:	e79f      	b.n	8000290 <__udivmoddi4+0x98>
 8000350:	f1c1 0720 	rsb	r7, r1, #32
 8000354:	408b      	lsls	r3, r1
 8000356:	fa22 fc07 	lsr.w	ip, r2, r7
 800035a:	ea4c 0c03 	orr.w	ip, ip, r3
 800035e:	fa05 f401 	lsl.w	r4, r5, r1
 8000362:	fa20 f307 	lsr.w	r3, r0, r7
 8000366:	40fd      	lsrs	r5, r7
 8000368:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800036c:	4323      	orrs	r3, r4
 800036e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000372:	fa1f fe8c 	uxth.w	lr, ip
 8000376:	fb09 5518 	mls	r5, r9, r8, r5
 800037a:	0c1c      	lsrs	r4, r3, #16
 800037c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000380:	fb08 f50e 	mul.w	r5, r8, lr
 8000384:	42a5      	cmp	r5, r4
 8000386:	fa02 f201 	lsl.w	r2, r2, r1
 800038a:	fa00 f001 	lsl.w	r0, r0, r1
 800038e:	d90b      	bls.n	80003a8 <__udivmoddi4+0x1b0>
 8000390:	eb1c 0404 	adds.w	r4, ip, r4
 8000394:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000398:	f080 8088 	bcs.w	80004ac <__udivmoddi4+0x2b4>
 800039c:	42a5      	cmp	r5, r4
 800039e:	f240 8085 	bls.w	80004ac <__udivmoddi4+0x2b4>
 80003a2:	f1a8 0802 	sub.w	r8, r8, #2
 80003a6:	4464      	add	r4, ip
 80003a8:	1b64      	subs	r4, r4, r5
 80003aa:	b29d      	uxth	r5, r3
 80003ac:	fbb4 f3f9 	udiv	r3, r4, r9
 80003b0:	fb09 4413 	mls	r4, r9, r3, r4
 80003b4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80003b8:	fb03 fe0e 	mul.w	lr, r3, lr
 80003bc:	45a6      	cmp	lr, r4
 80003be:	d908      	bls.n	80003d2 <__udivmoddi4+0x1da>
 80003c0:	eb1c 0404 	adds.w	r4, ip, r4
 80003c4:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 80003c8:	d26c      	bcs.n	80004a4 <__udivmoddi4+0x2ac>
 80003ca:	45a6      	cmp	lr, r4
 80003cc:	d96a      	bls.n	80004a4 <__udivmoddi4+0x2ac>
 80003ce:	3b02      	subs	r3, #2
 80003d0:	4464      	add	r4, ip
 80003d2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80003d6:	fba3 9502 	umull	r9, r5, r3, r2
 80003da:	eba4 040e 	sub.w	r4, r4, lr
 80003de:	42ac      	cmp	r4, r5
 80003e0:	46c8      	mov	r8, r9
 80003e2:	46ae      	mov	lr, r5
 80003e4:	d356      	bcc.n	8000494 <__udivmoddi4+0x29c>
 80003e6:	d053      	beq.n	8000490 <__udivmoddi4+0x298>
 80003e8:	b156      	cbz	r6, 8000400 <__udivmoddi4+0x208>
 80003ea:	ebb0 0208 	subs.w	r2, r0, r8
 80003ee:	eb64 040e 	sbc.w	r4, r4, lr
 80003f2:	fa04 f707 	lsl.w	r7, r4, r7
 80003f6:	40ca      	lsrs	r2, r1
 80003f8:	40cc      	lsrs	r4, r1
 80003fa:	4317      	orrs	r7, r2
 80003fc:	e9c6 7400 	strd	r7, r4, [r6]
 8000400:	4618      	mov	r0, r3
 8000402:	2100      	movs	r1, #0
 8000404:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000408:	f1c3 0120 	rsb	r1, r3, #32
 800040c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000410:	fa20 f201 	lsr.w	r2, r0, r1
 8000414:	fa25 f101 	lsr.w	r1, r5, r1
 8000418:	409d      	lsls	r5, r3
 800041a:	432a      	orrs	r2, r5
 800041c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000420:	fa1f fe8c 	uxth.w	lr, ip
 8000424:	fbb1 f0f7 	udiv	r0, r1, r7
 8000428:	fb07 1510 	mls	r5, r7, r0, r1
 800042c:	0c11      	lsrs	r1, r2, #16
 800042e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000432:	fb00 f50e 	mul.w	r5, r0, lr
 8000436:	428d      	cmp	r5, r1
 8000438:	fa04 f403 	lsl.w	r4, r4, r3
 800043c:	d908      	bls.n	8000450 <__udivmoddi4+0x258>
 800043e:	eb1c 0101 	adds.w	r1, ip, r1
 8000442:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000446:	d22f      	bcs.n	80004a8 <__udivmoddi4+0x2b0>
 8000448:	428d      	cmp	r5, r1
 800044a:	d92d      	bls.n	80004a8 <__udivmoddi4+0x2b0>
 800044c:	3802      	subs	r0, #2
 800044e:	4461      	add	r1, ip
 8000450:	1b49      	subs	r1, r1, r5
 8000452:	b292      	uxth	r2, r2
 8000454:	fbb1 f5f7 	udiv	r5, r1, r7
 8000458:	fb07 1115 	mls	r1, r7, r5, r1
 800045c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000460:	fb05 f10e 	mul.w	r1, r5, lr
 8000464:	4291      	cmp	r1, r2
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x282>
 8000468:	eb1c 0202 	adds.w	r2, ip, r2
 800046c:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000470:	d216      	bcs.n	80004a0 <__udivmoddi4+0x2a8>
 8000472:	4291      	cmp	r1, r2
 8000474:	d914      	bls.n	80004a0 <__udivmoddi4+0x2a8>
 8000476:	3d02      	subs	r5, #2
 8000478:	4462      	add	r2, ip
 800047a:	1a52      	subs	r2, r2, r1
 800047c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000480:	e738      	b.n	80002f4 <__udivmoddi4+0xfc>
 8000482:	4631      	mov	r1, r6
 8000484:	4630      	mov	r0, r6
 8000486:	e708      	b.n	800029a <__udivmoddi4+0xa2>
 8000488:	4639      	mov	r1, r7
 800048a:	e6e6      	b.n	800025a <__udivmoddi4+0x62>
 800048c:	4610      	mov	r0, r2
 800048e:	e6fb      	b.n	8000288 <__udivmoddi4+0x90>
 8000490:	4548      	cmp	r0, r9
 8000492:	d2a9      	bcs.n	80003e8 <__udivmoddi4+0x1f0>
 8000494:	ebb9 0802 	subs.w	r8, r9, r2
 8000498:	eb65 0e0c 	sbc.w	lr, r5, ip
 800049c:	3b01      	subs	r3, #1
 800049e:	e7a3      	b.n	80003e8 <__udivmoddi4+0x1f0>
 80004a0:	4645      	mov	r5, r8
 80004a2:	e7ea      	b.n	800047a <__udivmoddi4+0x282>
 80004a4:	462b      	mov	r3, r5
 80004a6:	e794      	b.n	80003d2 <__udivmoddi4+0x1da>
 80004a8:	4640      	mov	r0, r8
 80004aa:	e7d1      	b.n	8000450 <__udivmoddi4+0x258>
 80004ac:	46d0      	mov	r8, sl
 80004ae:	e77b      	b.n	80003a8 <__udivmoddi4+0x1b0>
 80004b0:	3d02      	subs	r5, #2
 80004b2:	4462      	add	r2, ip
 80004b4:	e732      	b.n	800031c <__udivmoddi4+0x124>
 80004b6:	4608      	mov	r0, r1
 80004b8:	e70a      	b.n	80002d0 <__udivmoddi4+0xd8>
 80004ba:	4464      	add	r4, ip
 80004bc:	3802      	subs	r0, #2
 80004be:	e742      	b.n	8000346 <__udivmoddi4+0x14e>

080004c0 <__aeabi_idiv0>:
 80004c0:	4770      	bx	lr
 80004c2:	bf00      	nop

080004c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004c4:	b580      	push	{r7, lr}
 80004c6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004c8:	f000 fbfa 	bl	8000cc0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004cc:	f000 f818 	bl	8000500 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004d0:	f000 f914 	bl	80006fc <MX_GPIO_Init>
  MX_I2C1_Init();
 80004d4:	f000 f87e 	bl	80005d4 <MX_I2C1_Init>
  MX_I2S3_Init();
 80004d8:	f000 f8aa 	bl	8000630 <MX_I2S3_Init>
  MX_SPI1_Init();
 80004dc:	f000 f8d8 	bl	8000690 <MX_SPI1_Init>
  MX_USB_HOST_Init();
 80004e0:	f006 ff98 	bl	8007414 <MX_USB_HOST_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  LD3_GPIO_Port->ODR^=LD3_Pin;
 80004e4:	4b05      	ldr	r3, [pc, #20]	; (80004fc <main+0x38>)
 80004e6:	695b      	ldr	r3, [r3, #20]
 80004e8:	4a04      	ldr	r2, [pc, #16]	; (80004fc <main+0x38>)
 80004ea:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80004ee:	6153      	str	r3, [r2, #20]
	  HAL_Delay(100);
 80004f0:	2064      	movs	r0, #100	; 0x64
 80004f2:	f000 fc57 	bl	8000da4 <HAL_Delay>
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 80004f6:	f006 ffb3 	bl	8007460 <MX_USB_HOST_Process>
	  LD3_GPIO_Port->ODR^=LD3_Pin;
 80004fa:	e7f3      	b.n	80004e4 <main+0x20>
 80004fc:	40020c00 	.word	0x40020c00

08000500 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000500:	b580      	push	{r7, lr}
 8000502:	b094      	sub	sp, #80	; 0x50
 8000504:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000506:	f107 0320 	add.w	r3, r7, #32
 800050a:	2230      	movs	r2, #48	; 0x30
 800050c:	2100      	movs	r1, #0
 800050e:	4618      	mov	r0, r3
 8000510:	f007 fb44 	bl	8007b9c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000514:	f107 030c 	add.w	r3, r7, #12
 8000518:	2200      	movs	r2, #0
 800051a:	601a      	str	r2, [r3, #0]
 800051c:	605a      	str	r2, [r3, #4]
 800051e:	609a      	str	r2, [r3, #8]
 8000520:	60da      	str	r2, [r3, #12]
 8000522:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000524:	2300      	movs	r3, #0
 8000526:	60bb      	str	r3, [r7, #8]
 8000528:	4b28      	ldr	r3, [pc, #160]	; (80005cc <SystemClock_Config+0xcc>)
 800052a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800052c:	4a27      	ldr	r2, [pc, #156]	; (80005cc <SystemClock_Config+0xcc>)
 800052e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000532:	6413      	str	r3, [r2, #64]	; 0x40
 8000534:	4b25      	ldr	r3, [pc, #148]	; (80005cc <SystemClock_Config+0xcc>)
 8000536:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000538:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800053c:	60bb      	str	r3, [r7, #8]
 800053e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000540:	2300      	movs	r3, #0
 8000542:	607b      	str	r3, [r7, #4]
 8000544:	4b22      	ldr	r3, [pc, #136]	; (80005d0 <SystemClock_Config+0xd0>)
 8000546:	681b      	ldr	r3, [r3, #0]
 8000548:	4a21      	ldr	r2, [pc, #132]	; (80005d0 <SystemClock_Config+0xd0>)
 800054a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800054e:	6013      	str	r3, [r2, #0]
 8000550:	4b1f      	ldr	r3, [pc, #124]	; (80005d0 <SystemClock_Config+0xd0>)
 8000552:	681b      	ldr	r3, [r3, #0]
 8000554:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000558:	607b      	str	r3, [r7, #4]
 800055a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800055c:	2301      	movs	r3, #1
 800055e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000560:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000564:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000566:	2302      	movs	r3, #2
 8000568:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800056a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800056e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000570:	2308      	movs	r3, #8
 8000572:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000574:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000578:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800057a:	2302      	movs	r3, #2
 800057c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800057e:	2307      	movs	r3, #7
 8000580:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000582:	f107 0320 	add.w	r3, r7, #32
 8000586:	4618      	mov	r0, r3
 8000588:	f003 fa4c 	bl	8003a24 <HAL_RCC_OscConfig>
 800058c:	4603      	mov	r3, r0
 800058e:	2b00      	cmp	r3, #0
 8000590:	d001      	beq.n	8000596 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000592:	f000 f9b1 	bl	80008f8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000596:	230f      	movs	r3, #15
 8000598:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800059a:	2302      	movs	r3, #2
 800059c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800059e:	2300      	movs	r3, #0
 80005a0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80005a2:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80005a6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80005a8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80005ac:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80005ae:	f107 030c 	add.w	r3, r7, #12
 80005b2:	2105      	movs	r1, #5
 80005b4:	4618      	mov	r0, r3
 80005b6:	f003 fcad 	bl	8003f14 <HAL_RCC_ClockConfig>
 80005ba:	4603      	mov	r3, r0
 80005bc:	2b00      	cmp	r3, #0
 80005be:	d001      	beq.n	80005c4 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80005c0:	f000 f99a 	bl	80008f8 <Error_Handler>
  }
}
 80005c4:	bf00      	nop
 80005c6:	3750      	adds	r7, #80	; 0x50
 80005c8:	46bd      	mov	sp, r7
 80005ca:	bd80      	pop	{r7, pc}
 80005cc:	40023800 	.word	0x40023800
 80005d0:	40007000 	.word	0x40007000

080005d4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80005d8:	4b12      	ldr	r3, [pc, #72]	; (8000624 <MX_I2C1_Init+0x50>)
 80005da:	4a13      	ldr	r2, [pc, #76]	; (8000628 <MX_I2C1_Init+0x54>)
 80005dc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80005de:	4b11      	ldr	r3, [pc, #68]	; (8000624 <MX_I2C1_Init+0x50>)
 80005e0:	4a12      	ldr	r2, [pc, #72]	; (800062c <MX_I2C1_Init+0x58>)
 80005e2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80005e4:	4b0f      	ldr	r3, [pc, #60]	; (8000624 <MX_I2C1_Init+0x50>)
 80005e6:	2200      	movs	r2, #0
 80005e8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80005ea:	4b0e      	ldr	r3, [pc, #56]	; (8000624 <MX_I2C1_Init+0x50>)
 80005ec:	2200      	movs	r2, #0
 80005ee:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80005f0:	4b0c      	ldr	r3, [pc, #48]	; (8000624 <MX_I2C1_Init+0x50>)
 80005f2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80005f6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80005f8:	4b0a      	ldr	r3, [pc, #40]	; (8000624 <MX_I2C1_Init+0x50>)
 80005fa:	2200      	movs	r2, #0
 80005fc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80005fe:	4b09      	ldr	r3, [pc, #36]	; (8000624 <MX_I2C1_Init+0x50>)
 8000600:	2200      	movs	r2, #0
 8000602:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000604:	4b07      	ldr	r3, [pc, #28]	; (8000624 <MX_I2C1_Init+0x50>)
 8000606:	2200      	movs	r2, #0
 8000608:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800060a:	4b06      	ldr	r3, [pc, #24]	; (8000624 <MX_I2C1_Init+0x50>)
 800060c:	2200      	movs	r2, #0
 800060e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000610:	4804      	ldr	r0, [pc, #16]	; (8000624 <MX_I2C1_Init+0x50>)
 8000612:	f002 fc23 	bl	8002e5c <HAL_I2C_Init>
 8000616:	4603      	mov	r3, r0
 8000618:	2b00      	cmp	r3, #0
 800061a:	d001      	beq.n	8000620 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800061c:	f000 f96c 	bl	80008f8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000620:	bf00      	nop
 8000622:	bd80      	pop	{r7, pc}
 8000624:	20000098 	.word	0x20000098
 8000628:	40005400 	.word	0x40005400
 800062c:	000186a0 	.word	0x000186a0

08000630 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8000634:	4b13      	ldr	r3, [pc, #76]	; (8000684 <MX_I2S3_Init+0x54>)
 8000636:	4a14      	ldr	r2, [pc, #80]	; (8000688 <MX_I2S3_Init+0x58>)
 8000638:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 800063a:	4b12      	ldr	r3, [pc, #72]	; (8000684 <MX_I2S3_Init+0x54>)
 800063c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000640:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8000642:	4b10      	ldr	r3, [pc, #64]	; (8000684 <MX_I2S3_Init+0x54>)
 8000644:	2200      	movs	r2, #0
 8000646:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000648:	4b0e      	ldr	r3, [pc, #56]	; (8000684 <MX_I2S3_Init+0x54>)
 800064a:	2200      	movs	r2, #0
 800064c:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 800064e:	4b0d      	ldr	r3, [pc, #52]	; (8000684 <MX_I2S3_Init+0x54>)
 8000650:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000654:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 8000656:	4b0b      	ldr	r3, [pc, #44]	; (8000684 <MX_I2S3_Init+0x54>)
 8000658:	4a0c      	ldr	r2, [pc, #48]	; (800068c <MX_I2S3_Init+0x5c>)
 800065a:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 800065c:	4b09      	ldr	r3, [pc, #36]	; (8000684 <MX_I2S3_Init+0x54>)
 800065e:	2200      	movs	r2, #0
 8000660:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8000662:	4b08      	ldr	r3, [pc, #32]	; (8000684 <MX_I2S3_Init+0x54>)
 8000664:	2200      	movs	r2, #0
 8000666:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8000668:	4b06      	ldr	r3, [pc, #24]	; (8000684 <MX_I2S3_Init+0x54>)
 800066a:	2200      	movs	r2, #0
 800066c:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 800066e:	4805      	ldr	r0, [pc, #20]	; (8000684 <MX_I2S3_Init+0x54>)
 8000670:	f002 fd38 	bl	80030e4 <HAL_I2S_Init>
 8000674:	4603      	mov	r3, r0
 8000676:	2b00      	cmp	r3, #0
 8000678:	d001      	beq.n	800067e <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 800067a:	f000 f93d 	bl	80008f8 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 800067e:	bf00      	nop
 8000680:	bd80      	pop	{r7, pc}
 8000682:	bf00      	nop
 8000684:	200000ec 	.word	0x200000ec
 8000688:	40003c00 	.word	0x40003c00
 800068c:	00017700 	.word	0x00017700

08000690 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000690:	b580      	push	{r7, lr}
 8000692:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000694:	4b17      	ldr	r3, [pc, #92]	; (80006f4 <MX_SPI1_Init+0x64>)
 8000696:	4a18      	ldr	r2, [pc, #96]	; (80006f8 <MX_SPI1_Init+0x68>)
 8000698:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800069a:	4b16      	ldr	r3, [pc, #88]	; (80006f4 <MX_SPI1_Init+0x64>)
 800069c:	f44f 7282 	mov.w	r2, #260	; 0x104
 80006a0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80006a2:	4b14      	ldr	r3, [pc, #80]	; (80006f4 <MX_SPI1_Init+0x64>)
 80006a4:	2200      	movs	r2, #0
 80006a6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80006a8:	4b12      	ldr	r3, [pc, #72]	; (80006f4 <MX_SPI1_Init+0x64>)
 80006aa:	2200      	movs	r2, #0
 80006ac:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80006ae:	4b11      	ldr	r3, [pc, #68]	; (80006f4 <MX_SPI1_Init+0x64>)
 80006b0:	2200      	movs	r2, #0
 80006b2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80006b4:	4b0f      	ldr	r3, [pc, #60]	; (80006f4 <MX_SPI1_Init+0x64>)
 80006b6:	2200      	movs	r2, #0
 80006b8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80006ba:	4b0e      	ldr	r3, [pc, #56]	; (80006f4 <MX_SPI1_Init+0x64>)
 80006bc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80006c0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80006c2:	4b0c      	ldr	r3, [pc, #48]	; (80006f4 <MX_SPI1_Init+0x64>)
 80006c4:	2200      	movs	r2, #0
 80006c6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80006c8:	4b0a      	ldr	r3, [pc, #40]	; (80006f4 <MX_SPI1_Init+0x64>)
 80006ca:	2200      	movs	r2, #0
 80006cc:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80006ce:	4b09      	ldr	r3, [pc, #36]	; (80006f4 <MX_SPI1_Init+0x64>)
 80006d0:	2200      	movs	r2, #0
 80006d2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80006d4:	4b07      	ldr	r3, [pc, #28]	; (80006f4 <MX_SPI1_Init+0x64>)
 80006d6:	2200      	movs	r2, #0
 80006d8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80006da:	4b06      	ldr	r3, [pc, #24]	; (80006f4 <MX_SPI1_Init+0x64>)
 80006dc:	220a      	movs	r2, #10
 80006de:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80006e0:	4804      	ldr	r0, [pc, #16]	; (80006f4 <MX_SPI1_Init+0x64>)
 80006e2:	f003 ff63 	bl	80045ac <HAL_SPI_Init>
 80006e6:	4603      	mov	r3, r0
 80006e8:	2b00      	cmp	r3, #0
 80006ea:	d001      	beq.n	80006f0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80006ec:	f000 f904 	bl	80008f8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80006f0:	bf00      	nop
 80006f2:	bd80      	pop	{r7, pc}
 80006f4:	20000134 	.word	0x20000134
 80006f8:	40013000 	.word	0x40013000

080006fc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	b08c      	sub	sp, #48	; 0x30
 8000700:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000702:	f107 031c 	add.w	r3, r7, #28
 8000706:	2200      	movs	r2, #0
 8000708:	601a      	str	r2, [r3, #0]
 800070a:	605a      	str	r2, [r3, #4]
 800070c:	609a      	str	r2, [r3, #8]
 800070e:	60da      	str	r2, [r3, #12]
 8000710:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000712:	2300      	movs	r3, #0
 8000714:	61bb      	str	r3, [r7, #24]
 8000716:	4b72      	ldr	r3, [pc, #456]	; (80008e0 <MX_GPIO_Init+0x1e4>)
 8000718:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800071a:	4a71      	ldr	r2, [pc, #452]	; (80008e0 <MX_GPIO_Init+0x1e4>)
 800071c:	f043 0310 	orr.w	r3, r3, #16
 8000720:	6313      	str	r3, [r2, #48]	; 0x30
 8000722:	4b6f      	ldr	r3, [pc, #444]	; (80008e0 <MX_GPIO_Init+0x1e4>)
 8000724:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000726:	f003 0310 	and.w	r3, r3, #16
 800072a:	61bb      	str	r3, [r7, #24]
 800072c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800072e:	2300      	movs	r3, #0
 8000730:	617b      	str	r3, [r7, #20]
 8000732:	4b6b      	ldr	r3, [pc, #428]	; (80008e0 <MX_GPIO_Init+0x1e4>)
 8000734:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000736:	4a6a      	ldr	r2, [pc, #424]	; (80008e0 <MX_GPIO_Init+0x1e4>)
 8000738:	f043 0304 	orr.w	r3, r3, #4
 800073c:	6313      	str	r3, [r2, #48]	; 0x30
 800073e:	4b68      	ldr	r3, [pc, #416]	; (80008e0 <MX_GPIO_Init+0x1e4>)
 8000740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000742:	f003 0304 	and.w	r3, r3, #4
 8000746:	617b      	str	r3, [r7, #20]
 8000748:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800074a:	2300      	movs	r3, #0
 800074c:	613b      	str	r3, [r7, #16]
 800074e:	4b64      	ldr	r3, [pc, #400]	; (80008e0 <MX_GPIO_Init+0x1e4>)
 8000750:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000752:	4a63      	ldr	r2, [pc, #396]	; (80008e0 <MX_GPIO_Init+0x1e4>)
 8000754:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000758:	6313      	str	r3, [r2, #48]	; 0x30
 800075a:	4b61      	ldr	r3, [pc, #388]	; (80008e0 <MX_GPIO_Init+0x1e4>)
 800075c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800075e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000762:	613b      	str	r3, [r7, #16]
 8000764:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000766:	2300      	movs	r3, #0
 8000768:	60fb      	str	r3, [r7, #12]
 800076a:	4b5d      	ldr	r3, [pc, #372]	; (80008e0 <MX_GPIO_Init+0x1e4>)
 800076c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800076e:	4a5c      	ldr	r2, [pc, #368]	; (80008e0 <MX_GPIO_Init+0x1e4>)
 8000770:	f043 0301 	orr.w	r3, r3, #1
 8000774:	6313      	str	r3, [r2, #48]	; 0x30
 8000776:	4b5a      	ldr	r3, [pc, #360]	; (80008e0 <MX_GPIO_Init+0x1e4>)
 8000778:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800077a:	f003 0301 	and.w	r3, r3, #1
 800077e:	60fb      	str	r3, [r7, #12]
 8000780:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000782:	2300      	movs	r3, #0
 8000784:	60bb      	str	r3, [r7, #8]
 8000786:	4b56      	ldr	r3, [pc, #344]	; (80008e0 <MX_GPIO_Init+0x1e4>)
 8000788:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800078a:	4a55      	ldr	r2, [pc, #340]	; (80008e0 <MX_GPIO_Init+0x1e4>)
 800078c:	f043 0302 	orr.w	r3, r3, #2
 8000790:	6313      	str	r3, [r2, #48]	; 0x30
 8000792:	4b53      	ldr	r3, [pc, #332]	; (80008e0 <MX_GPIO_Init+0x1e4>)
 8000794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000796:	f003 0302 	and.w	r3, r3, #2
 800079a:	60bb      	str	r3, [r7, #8]
 800079c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800079e:	2300      	movs	r3, #0
 80007a0:	607b      	str	r3, [r7, #4]
 80007a2:	4b4f      	ldr	r3, [pc, #316]	; (80008e0 <MX_GPIO_Init+0x1e4>)
 80007a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007a6:	4a4e      	ldr	r2, [pc, #312]	; (80008e0 <MX_GPIO_Init+0x1e4>)
 80007a8:	f043 0308 	orr.w	r3, r3, #8
 80007ac:	6313      	str	r3, [r2, #48]	; 0x30
 80007ae:	4b4c      	ldr	r3, [pc, #304]	; (80008e0 <MX_GPIO_Init+0x1e4>)
 80007b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007b2:	f003 0308 	and.w	r3, r3, #8
 80007b6:	607b      	str	r3, [r7, #4]
 80007b8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 80007ba:	2200      	movs	r2, #0
 80007bc:	2108      	movs	r1, #8
 80007be:	4849      	ldr	r0, [pc, #292]	; (80008e4 <MX_GPIO_Init+0x1e8>)
 80007c0:	f000 fdc2 	bl	8001348 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80007c4:	2201      	movs	r2, #1
 80007c6:	2101      	movs	r1, #1
 80007c8:	4847      	ldr	r0, [pc, #284]	; (80008e8 <MX_GPIO_Init+0x1ec>)
 80007ca:	f000 fdbd 	bl	8001348 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80007ce:	2200      	movs	r2, #0
 80007d0:	f24f 0110 	movw	r1, #61456	; 0xf010
 80007d4:	4845      	ldr	r0, [pc, #276]	; (80008ec <MX_GPIO_Init+0x1f0>)
 80007d6:	f000 fdb7 	bl	8001348 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 80007da:	2308      	movs	r3, #8
 80007dc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007de:	2301      	movs	r3, #1
 80007e0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007e2:	2300      	movs	r3, #0
 80007e4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007e6:	2300      	movs	r3, #0
 80007e8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 80007ea:	f107 031c 	add.w	r3, r7, #28
 80007ee:	4619      	mov	r1, r3
 80007f0:	483c      	ldr	r0, [pc, #240]	; (80008e4 <MX_GPIO_Init+0x1e8>)
 80007f2:	f000 fc0d 	bl	8001010 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 80007f6:	2301      	movs	r3, #1
 80007f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007fa:	2301      	movs	r3, #1
 80007fc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007fe:	2300      	movs	r3, #0
 8000800:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000802:	2300      	movs	r3, #0
 8000804:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000806:	f107 031c 	add.w	r3, r7, #28
 800080a:	4619      	mov	r1, r3
 800080c:	4836      	ldr	r0, [pc, #216]	; (80008e8 <MX_GPIO_Init+0x1ec>)
 800080e:	f000 fbff 	bl	8001010 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8000812:	2308      	movs	r3, #8
 8000814:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000816:	2302      	movs	r3, #2
 8000818:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800081a:	2300      	movs	r3, #0
 800081c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800081e:	2300      	movs	r3, #0
 8000820:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000822:	2305      	movs	r3, #5
 8000824:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8000826:	f107 031c 	add.w	r3, r7, #28
 800082a:	4619      	mov	r1, r3
 800082c:	482e      	ldr	r0, [pc, #184]	; (80008e8 <MX_GPIO_Init+0x1ec>)
 800082e:	f000 fbef 	bl	8001010 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000832:	2301      	movs	r3, #1
 8000834:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000836:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 800083a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800083c:	2300      	movs	r3, #0
 800083e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000840:	f107 031c 	add.w	r3, r7, #28
 8000844:	4619      	mov	r1, r3
 8000846:	482a      	ldr	r0, [pc, #168]	; (80008f0 <MX_GPIO_Init+0x1f4>)
 8000848:	f000 fbe2 	bl	8001010 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 800084c:	2304      	movs	r3, #4
 800084e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000850:	2300      	movs	r3, #0
 8000852:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000854:	2300      	movs	r3, #0
 8000856:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000858:	f107 031c 	add.w	r3, r7, #28
 800085c:	4619      	mov	r1, r3
 800085e:	4825      	ldr	r0, [pc, #148]	; (80008f4 <MX_GPIO_Init+0x1f8>)
 8000860:	f000 fbd6 	bl	8001010 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8000864:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000868:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800086a:	2302      	movs	r3, #2
 800086c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800086e:	2300      	movs	r3, #0
 8000870:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000872:	2300      	movs	r3, #0
 8000874:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000876:	2305      	movs	r3, #5
 8000878:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 800087a:	f107 031c 	add.w	r3, r7, #28
 800087e:	4619      	mov	r1, r3
 8000880:	481c      	ldr	r0, [pc, #112]	; (80008f4 <MX_GPIO_Init+0x1f8>)
 8000882:	f000 fbc5 	bl	8001010 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000886:	f24f 0310 	movw	r3, #61456	; 0xf010
 800088a:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800088c:	2301      	movs	r3, #1
 800088e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000890:	2300      	movs	r3, #0
 8000892:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000894:	2300      	movs	r3, #0
 8000896:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000898:	f107 031c 	add.w	r3, r7, #28
 800089c:	4619      	mov	r1, r3
 800089e:	4813      	ldr	r0, [pc, #76]	; (80008ec <MX_GPIO_Init+0x1f0>)
 80008a0:	f000 fbb6 	bl	8001010 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 80008a4:	2320      	movs	r3, #32
 80008a6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008a8:	2300      	movs	r3, #0
 80008aa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ac:	2300      	movs	r3, #0
 80008ae:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80008b0:	f107 031c 	add.w	r3, r7, #28
 80008b4:	4619      	mov	r1, r3
 80008b6:	480d      	ldr	r0, [pc, #52]	; (80008ec <MX_GPIO_Init+0x1f0>)
 80008b8:	f000 fbaa 	bl	8001010 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 80008bc:	2302      	movs	r3, #2
 80008be:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80008c0:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80008c4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c6:	2300      	movs	r3, #0
 80008c8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 80008ca:	f107 031c 	add.w	r3, r7, #28
 80008ce:	4619      	mov	r1, r3
 80008d0:	4804      	ldr	r0, [pc, #16]	; (80008e4 <MX_GPIO_Init+0x1e8>)
 80008d2:	f000 fb9d 	bl	8001010 <HAL_GPIO_Init>

}
 80008d6:	bf00      	nop
 80008d8:	3730      	adds	r7, #48	; 0x30
 80008da:	46bd      	mov	sp, r7
 80008dc:	bd80      	pop	{r7, pc}
 80008de:	bf00      	nop
 80008e0:	40023800 	.word	0x40023800
 80008e4:	40021000 	.word	0x40021000
 80008e8:	40020800 	.word	0x40020800
 80008ec:	40020c00 	.word	0x40020c00
 80008f0:	40020000 	.word	0x40020000
 80008f4:	40020400 	.word	0x40020400

080008f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008f8:	b480      	push	{r7}
 80008fa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008fc:	b672      	cpsid	i
}
 80008fe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000900:	e7fe      	b.n	8000900 <Error_Handler+0x8>
	...

08000904 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	b082      	sub	sp, #8
 8000908:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800090a:	2300      	movs	r3, #0
 800090c:	607b      	str	r3, [r7, #4]
 800090e:	4b10      	ldr	r3, [pc, #64]	; (8000950 <HAL_MspInit+0x4c>)
 8000910:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000912:	4a0f      	ldr	r2, [pc, #60]	; (8000950 <HAL_MspInit+0x4c>)
 8000914:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000918:	6453      	str	r3, [r2, #68]	; 0x44
 800091a:	4b0d      	ldr	r3, [pc, #52]	; (8000950 <HAL_MspInit+0x4c>)
 800091c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800091e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000922:	607b      	str	r3, [r7, #4]
 8000924:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000926:	2300      	movs	r3, #0
 8000928:	603b      	str	r3, [r7, #0]
 800092a:	4b09      	ldr	r3, [pc, #36]	; (8000950 <HAL_MspInit+0x4c>)
 800092c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800092e:	4a08      	ldr	r2, [pc, #32]	; (8000950 <HAL_MspInit+0x4c>)
 8000930:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000934:	6413      	str	r3, [r2, #64]	; 0x40
 8000936:	4b06      	ldr	r3, [pc, #24]	; (8000950 <HAL_MspInit+0x4c>)
 8000938:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800093a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800093e:	603b      	str	r3, [r7, #0]
 8000940:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000942:	2007      	movs	r0, #7
 8000944:	f000 fb22 	bl	8000f8c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000948:	bf00      	nop
 800094a:	3708      	adds	r7, #8
 800094c:	46bd      	mov	sp, r7
 800094e:	bd80      	pop	{r7, pc}
 8000950:	40023800 	.word	0x40023800

08000954 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	b08a      	sub	sp, #40	; 0x28
 8000958:	af00      	add	r7, sp, #0
 800095a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800095c:	f107 0314 	add.w	r3, r7, #20
 8000960:	2200      	movs	r2, #0
 8000962:	601a      	str	r2, [r3, #0]
 8000964:	605a      	str	r2, [r3, #4]
 8000966:	609a      	str	r2, [r3, #8]
 8000968:	60da      	str	r2, [r3, #12]
 800096a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	681b      	ldr	r3, [r3, #0]
 8000970:	4a19      	ldr	r2, [pc, #100]	; (80009d8 <HAL_I2C_MspInit+0x84>)
 8000972:	4293      	cmp	r3, r2
 8000974:	d12c      	bne.n	80009d0 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000976:	2300      	movs	r3, #0
 8000978:	613b      	str	r3, [r7, #16]
 800097a:	4b18      	ldr	r3, [pc, #96]	; (80009dc <HAL_I2C_MspInit+0x88>)
 800097c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800097e:	4a17      	ldr	r2, [pc, #92]	; (80009dc <HAL_I2C_MspInit+0x88>)
 8000980:	f043 0302 	orr.w	r3, r3, #2
 8000984:	6313      	str	r3, [r2, #48]	; 0x30
 8000986:	4b15      	ldr	r3, [pc, #84]	; (80009dc <HAL_I2C_MspInit+0x88>)
 8000988:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800098a:	f003 0302 	and.w	r3, r3, #2
 800098e:	613b      	str	r3, [r7, #16]
 8000990:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000992:	f44f 7310 	mov.w	r3, #576	; 0x240
 8000996:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000998:	2312      	movs	r3, #18
 800099a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800099c:	2301      	movs	r3, #1
 800099e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009a0:	2300      	movs	r3, #0
 80009a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80009a4:	2304      	movs	r3, #4
 80009a6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009a8:	f107 0314 	add.w	r3, r7, #20
 80009ac:	4619      	mov	r1, r3
 80009ae:	480c      	ldr	r0, [pc, #48]	; (80009e0 <HAL_I2C_MspInit+0x8c>)
 80009b0:	f000 fb2e 	bl	8001010 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80009b4:	2300      	movs	r3, #0
 80009b6:	60fb      	str	r3, [r7, #12]
 80009b8:	4b08      	ldr	r3, [pc, #32]	; (80009dc <HAL_I2C_MspInit+0x88>)
 80009ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009bc:	4a07      	ldr	r2, [pc, #28]	; (80009dc <HAL_I2C_MspInit+0x88>)
 80009be:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80009c2:	6413      	str	r3, [r2, #64]	; 0x40
 80009c4:	4b05      	ldr	r3, [pc, #20]	; (80009dc <HAL_I2C_MspInit+0x88>)
 80009c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009c8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80009cc:	60fb      	str	r3, [r7, #12]
 80009ce:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80009d0:	bf00      	nop
 80009d2:	3728      	adds	r7, #40	; 0x28
 80009d4:	46bd      	mov	sp, r7
 80009d6:	bd80      	pop	{r7, pc}
 80009d8:	40005400 	.word	0x40005400
 80009dc:	40023800 	.word	0x40023800
 80009e0:	40020400 	.word	0x40020400

080009e4 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 80009e4:	b580      	push	{r7, lr}
 80009e6:	b08e      	sub	sp, #56	; 0x38
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009ec:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80009f0:	2200      	movs	r2, #0
 80009f2:	601a      	str	r2, [r3, #0]
 80009f4:	605a      	str	r2, [r3, #4]
 80009f6:	609a      	str	r2, [r3, #8]
 80009f8:	60da      	str	r2, [r3, #12]
 80009fa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80009fc:	f107 0314 	add.w	r3, r7, #20
 8000a00:	2200      	movs	r2, #0
 8000a02:	601a      	str	r2, [r3, #0]
 8000a04:	605a      	str	r2, [r3, #4]
 8000a06:	609a      	str	r2, [r3, #8]
 8000a08:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	681b      	ldr	r3, [r3, #0]
 8000a0e:	4a31      	ldr	r2, [pc, #196]	; (8000ad4 <HAL_I2S_MspInit+0xf0>)
 8000a10:	4293      	cmp	r3, r2
 8000a12:	d15a      	bne.n	8000aca <HAL_I2S_MspInit+0xe6>
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000a14:	2301      	movs	r3, #1
 8000a16:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8000a18:	23c0      	movs	r3, #192	; 0xc0
 8000a1a:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8000a1c:	2302      	movs	r3, #2
 8000a1e:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000a20:	f107 0314 	add.w	r3, r7, #20
 8000a24:	4618      	mov	r0, r3
 8000a26:	f003 fc81 	bl	800432c <HAL_RCCEx_PeriphCLKConfig>
 8000a2a:	4603      	mov	r3, r0
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	d001      	beq.n	8000a34 <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 8000a30:	f7ff ff62 	bl	80008f8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000a34:	2300      	movs	r3, #0
 8000a36:	613b      	str	r3, [r7, #16]
 8000a38:	4b27      	ldr	r3, [pc, #156]	; (8000ad8 <HAL_I2S_MspInit+0xf4>)
 8000a3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a3c:	4a26      	ldr	r2, [pc, #152]	; (8000ad8 <HAL_I2S_MspInit+0xf4>)
 8000a3e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000a42:	6413      	str	r3, [r2, #64]	; 0x40
 8000a44:	4b24      	ldr	r3, [pc, #144]	; (8000ad8 <HAL_I2S_MspInit+0xf4>)
 8000a46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a48:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000a4c:	613b      	str	r3, [r7, #16]
 8000a4e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a50:	2300      	movs	r3, #0
 8000a52:	60fb      	str	r3, [r7, #12]
 8000a54:	4b20      	ldr	r3, [pc, #128]	; (8000ad8 <HAL_I2S_MspInit+0xf4>)
 8000a56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a58:	4a1f      	ldr	r2, [pc, #124]	; (8000ad8 <HAL_I2S_MspInit+0xf4>)
 8000a5a:	f043 0301 	orr.w	r3, r3, #1
 8000a5e:	6313      	str	r3, [r2, #48]	; 0x30
 8000a60:	4b1d      	ldr	r3, [pc, #116]	; (8000ad8 <HAL_I2S_MspInit+0xf4>)
 8000a62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a64:	f003 0301 	and.w	r3, r3, #1
 8000a68:	60fb      	str	r3, [r7, #12]
 8000a6a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a6c:	2300      	movs	r3, #0
 8000a6e:	60bb      	str	r3, [r7, #8]
 8000a70:	4b19      	ldr	r3, [pc, #100]	; (8000ad8 <HAL_I2S_MspInit+0xf4>)
 8000a72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a74:	4a18      	ldr	r2, [pc, #96]	; (8000ad8 <HAL_I2S_MspInit+0xf4>)
 8000a76:	f043 0304 	orr.w	r3, r3, #4
 8000a7a:	6313      	str	r3, [r2, #48]	; 0x30
 8000a7c:	4b16      	ldr	r3, [pc, #88]	; (8000ad8 <HAL_I2S_MspInit+0xf4>)
 8000a7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a80:	f003 0304 	and.w	r3, r3, #4
 8000a84:	60bb      	str	r3, [r7, #8]
 8000a86:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000a88:	2310      	movs	r3, #16
 8000a8a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a8c:	2302      	movs	r3, #2
 8000a8e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a90:	2300      	movs	r3, #0
 8000a92:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a94:	2300      	movs	r3, #0
 8000a96:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000a98:	2306      	movs	r3, #6
 8000a9a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000a9c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	480e      	ldr	r0, [pc, #56]	; (8000adc <HAL_I2S_MspInit+0xf8>)
 8000aa4:	f000 fab4 	bl	8001010 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000aa8:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8000aac:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000aae:	2302      	movs	r3, #2
 8000ab0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000aba:	2306      	movs	r3, #6
 8000abc:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000abe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ac2:	4619      	mov	r1, r3
 8000ac4:	4806      	ldr	r0, [pc, #24]	; (8000ae0 <HAL_I2S_MspInit+0xfc>)
 8000ac6:	f000 faa3 	bl	8001010 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8000aca:	bf00      	nop
 8000acc:	3738      	adds	r7, #56	; 0x38
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	bd80      	pop	{r7, pc}
 8000ad2:	bf00      	nop
 8000ad4:	40003c00 	.word	0x40003c00
 8000ad8:	40023800 	.word	0x40023800
 8000adc:	40020000 	.word	0x40020000
 8000ae0:	40020800 	.word	0x40020800

08000ae4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	b08a      	sub	sp, #40	; 0x28
 8000ae8:	af00      	add	r7, sp, #0
 8000aea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000aec:	f107 0314 	add.w	r3, r7, #20
 8000af0:	2200      	movs	r2, #0
 8000af2:	601a      	str	r2, [r3, #0]
 8000af4:	605a      	str	r2, [r3, #4]
 8000af6:	609a      	str	r2, [r3, #8]
 8000af8:	60da      	str	r2, [r3, #12]
 8000afa:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	4a19      	ldr	r2, [pc, #100]	; (8000b68 <HAL_SPI_MspInit+0x84>)
 8000b02:	4293      	cmp	r3, r2
 8000b04:	d12b      	bne.n	8000b5e <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000b06:	2300      	movs	r3, #0
 8000b08:	613b      	str	r3, [r7, #16]
 8000b0a:	4b18      	ldr	r3, [pc, #96]	; (8000b6c <HAL_SPI_MspInit+0x88>)
 8000b0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b0e:	4a17      	ldr	r2, [pc, #92]	; (8000b6c <HAL_SPI_MspInit+0x88>)
 8000b10:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000b14:	6453      	str	r3, [r2, #68]	; 0x44
 8000b16:	4b15      	ldr	r3, [pc, #84]	; (8000b6c <HAL_SPI_MspInit+0x88>)
 8000b18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b1a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000b1e:	613b      	str	r3, [r7, #16]
 8000b20:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b22:	2300      	movs	r3, #0
 8000b24:	60fb      	str	r3, [r7, #12]
 8000b26:	4b11      	ldr	r3, [pc, #68]	; (8000b6c <HAL_SPI_MspInit+0x88>)
 8000b28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b2a:	4a10      	ldr	r2, [pc, #64]	; (8000b6c <HAL_SPI_MspInit+0x88>)
 8000b2c:	f043 0301 	orr.w	r3, r3, #1
 8000b30:	6313      	str	r3, [r2, #48]	; 0x30
 8000b32:	4b0e      	ldr	r3, [pc, #56]	; (8000b6c <HAL_SPI_MspInit+0x88>)
 8000b34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b36:	f003 0301 	and.w	r3, r3, #1
 8000b3a:	60fb      	str	r3, [r7, #12]
 8000b3c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000b3e:	23e0      	movs	r3, #224	; 0xe0
 8000b40:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b42:	2302      	movs	r3, #2
 8000b44:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b46:	2300      	movs	r3, #0
 8000b48:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000b4e:	2305      	movs	r3, #5
 8000b50:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b52:	f107 0314 	add.w	r3, r7, #20
 8000b56:	4619      	mov	r1, r3
 8000b58:	4805      	ldr	r0, [pc, #20]	; (8000b70 <HAL_SPI_MspInit+0x8c>)
 8000b5a:	f000 fa59 	bl	8001010 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000b5e:	bf00      	nop
 8000b60:	3728      	adds	r7, #40	; 0x28
 8000b62:	46bd      	mov	sp, r7
 8000b64:	bd80      	pop	{r7, pc}
 8000b66:	bf00      	nop
 8000b68:	40013000 	.word	0x40013000
 8000b6c:	40023800 	.word	0x40023800
 8000b70:	40020000 	.word	0x40020000

08000b74 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b74:	b480      	push	{r7}
 8000b76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b78:	e7fe      	b.n	8000b78 <NMI_Handler+0x4>

08000b7a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b7a:	b480      	push	{r7}
 8000b7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b7e:	e7fe      	b.n	8000b7e <HardFault_Handler+0x4>

08000b80 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b80:	b480      	push	{r7}
 8000b82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b84:	e7fe      	b.n	8000b84 <MemManage_Handler+0x4>

08000b86 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b86:	b480      	push	{r7}
 8000b88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b8a:	e7fe      	b.n	8000b8a <BusFault_Handler+0x4>

08000b8c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b8c:	b480      	push	{r7}
 8000b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b90:	e7fe      	b.n	8000b90 <UsageFault_Handler+0x4>

08000b92 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b92:	b480      	push	{r7}
 8000b94:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b96:	bf00      	nop
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9e:	4770      	bx	lr

08000ba0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ba0:	b480      	push	{r7}
 8000ba2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ba4:	bf00      	nop
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bac:	4770      	bx	lr

08000bae <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000bae:	b480      	push	{r7}
 8000bb0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000bb2:	bf00      	nop
 8000bb4:	46bd      	mov	sp, r7
 8000bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bba:	4770      	bx	lr

08000bbc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000bc0:	f000 f8d0 	bl	8000d64 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000bc4:	bf00      	nop
 8000bc6:	bd80      	pop	{r7, pc}

08000bc8 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8000bcc:	4802      	ldr	r0, [pc, #8]	; (8000bd8 <OTG_FS_IRQHandler+0x10>)
 8000bce:	f000 fe3f 	bl	8001850 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000bd2:	bf00      	nop
 8000bd4:	bd80      	pop	{r7, pc}
 8000bd6:	bf00      	nop
 8000bd8:	20000570 	.word	0x20000570

08000bdc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b086      	sub	sp, #24
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000be4:	4a14      	ldr	r2, [pc, #80]	; (8000c38 <_sbrk+0x5c>)
 8000be6:	4b15      	ldr	r3, [pc, #84]	; (8000c3c <_sbrk+0x60>)
 8000be8:	1ad3      	subs	r3, r2, r3
 8000bea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000bec:	697b      	ldr	r3, [r7, #20]
 8000bee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000bf0:	4b13      	ldr	r3, [pc, #76]	; (8000c40 <_sbrk+0x64>)
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d102      	bne.n	8000bfe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000bf8:	4b11      	ldr	r3, [pc, #68]	; (8000c40 <_sbrk+0x64>)
 8000bfa:	4a12      	ldr	r2, [pc, #72]	; (8000c44 <_sbrk+0x68>)
 8000bfc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000bfe:	4b10      	ldr	r3, [pc, #64]	; (8000c40 <_sbrk+0x64>)
 8000c00:	681a      	ldr	r2, [r3, #0]
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	4413      	add	r3, r2
 8000c06:	693a      	ldr	r2, [r7, #16]
 8000c08:	429a      	cmp	r2, r3
 8000c0a:	d207      	bcs.n	8000c1c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c0c:	f006 ffde 	bl	8007bcc <__errno>
 8000c10:	4603      	mov	r3, r0
 8000c12:	220c      	movs	r2, #12
 8000c14:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c16:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000c1a:	e009      	b.n	8000c30 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c1c:	4b08      	ldr	r3, [pc, #32]	; (8000c40 <_sbrk+0x64>)
 8000c1e:	681b      	ldr	r3, [r3, #0]
 8000c20:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c22:	4b07      	ldr	r3, [pc, #28]	; (8000c40 <_sbrk+0x64>)
 8000c24:	681a      	ldr	r2, [r3, #0]
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	4413      	add	r3, r2
 8000c2a:	4a05      	ldr	r2, [pc, #20]	; (8000c40 <_sbrk+0x64>)
 8000c2c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c2e:	68fb      	ldr	r3, [r7, #12]
}
 8000c30:	4618      	mov	r0, r3
 8000c32:	3718      	adds	r7, #24
 8000c34:	46bd      	mov	sp, r7
 8000c36:	bd80      	pop	{r7, pc}
 8000c38:	20020000 	.word	0x20020000
 8000c3c:	00000400 	.word	0x00000400
 8000c40:	2000018c 	.word	0x2000018c
 8000c44:	200009c0 	.word	0x200009c0

08000c48 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c48:	b480      	push	{r7}
 8000c4a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000c4c:	4b06      	ldr	r3, [pc, #24]	; (8000c68 <SystemInit+0x20>)
 8000c4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000c52:	4a05      	ldr	r2, [pc, #20]	; (8000c68 <SystemInit+0x20>)
 8000c54:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000c58:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c5c:	bf00      	nop
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c64:	4770      	bx	lr
 8000c66:	bf00      	nop
 8000c68:	e000ed00 	.word	0xe000ed00

08000c6c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000c6c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000ca4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000c70:	480d      	ldr	r0, [pc, #52]	; (8000ca8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000c72:	490e      	ldr	r1, [pc, #56]	; (8000cac <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000c74:	4a0e      	ldr	r2, [pc, #56]	; (8000cb0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000c76:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c78:	e002      	b.n	8000c80 <LoopCopyDataInit>

08000c7a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c7a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c7c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c7e:	3304      	adds	r3, #4

08000c80 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c80:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c82:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c84:	d3f9      	bcc.n	8000c7a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c86:	4a0b      	ldr	r2, [pc, #44]	; (8000cb4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000c88:	4c0b      	ldr	r4, [pc, #44]	; (8000cb8 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000c8a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c8c:	e001      	b.n	8000c92 <LoopFillZerobss>

08000c8e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c8e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c90:	3204      	adds	r2, #4

08000c92 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c92:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c94:	d3fb      	bcc.n	8000c8e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000c96:	f7ff ffd7 	bl	8000c48 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000c9a:	f006 ff9d 	bl	8007bd8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000c9e:	f7ff fc11 	bl	80004c4 <main>
  bx  lr    
 8000ca2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000ca4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000ca8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000cac:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8000cb0:	08007d00 	.word	0x08007d00
  ldr r2, =_sbss
 8000cb4:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8000cb8:	200009bc 	.word	0x200009bc

08000cbc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000cbc:	e7fe      	b.n	8000cbc <ADC_IRQHandler>
	...

08000cc0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000cc4:	4b0e      	ldr	r3, [pc, #56]	; (8000d00 <HAL_Init+0x40>)
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	4a0d      	ldr	r2, [pc, #52]	; (8000d00 <HAL_Init+0x40>)
 8000cca:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000cce:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000cd0:	4b0b      	ldr	r3, [pc, #44]	; (8000d00 <HAL_Init+0x40>)
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	4a0a      	ldr	r2, [pc, #40]	; (8000d00 <HAL_Init+0x40>)
 8000cd6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000cda:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000cdc:	4b08      	ldr	r3, [pc, #32]	; (8000d00 <HAL_Init+0x40>)
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	4a07      	ldr	r2, [pc, #28]	; (8000d00 <HAL_Init+0x40>)
 8000ce2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ce6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ce8:	2003      	movs	r0, #3
 8000cea:	f000 f94f 	bl	8000f8c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000cee:	2000      	movs	r0, #0
 8000cf0:	f000 f808 	bl	8000d04 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000cf4:	f7ff fe06 	bl	8000904 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000cf8:	2300      	movs	r3, #0
}
 8000cfa:	4618      	mov	r0, r3
 8000cfc:	bd80      	pop	{r7, pc}
 8000cfe:	bf00      	nop
 8000d00:	40023c00 	.word	0x40023c00

08000d04 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b082      	sub	sp, #8
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d0c:	4b12      	ldr	r3, [pc, #72]	; (8000d58 <HAL_InitTick+0x54>)
 8000d0e:	681a      	ldr	r2, [r3, #0]
 8000d10:	4b12      	ldr	r3, [pc, #72]	; (8000d5c <HAL_InitTick+0x58>)
 8000d12:	781b      	ldrb	r3, [r3, #0]
 8000d14:	4619      	mov	r1, r3
 8000d16:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d1a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d22:	4618      	mov	r0, r3
 8000d24:	f000 f967 	bl	8000ff6 <HAL_SYSTICK_Config>
 8000d28:	4603      	mov	r3, r0
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d001      	beq.n	8000d32 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000d2e:	2301      	movs	r3, #1
 8000d30:	e00e      	b.n	8000d50 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	2b0f      	cmp	r3, #15
 8000d36:	d80a      	bhi.n	8000d4e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d38:	2200      	movs	r2, #0
 8000d3a:	6879      	ldr	r1, [r7, #4]
 8000d3c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000d40:	f000 f92f 	bl	8000fa2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000d44:	4a06      	ldr	r2, [pc, #24]	; (8000d60 <HAL_InitTick+0x5c>)
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	e000      	b.n	8000d50 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000d4e:	2301      	movs	r3, #1
}
 8000d50:	4618      	mov	r0, r3
 8000d52:	3708      	adds	r7, #8
 8000d54:	46bd      	mov	sp, r7
 8000d56:	bd80      	pop	{r7, pc}
 8000d58:	20000000 	.word	0x20000000
 8000d5c:	20000008 	.word	0x20000008
 8000d60:	20000004 	.word	0x20000004

08000d64 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d64:	b480      	push	{r7}
 8000d66:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d68:	4b06      	ldr	r3, [pc, #24]	; (8000d84 <HAL_IncTick+0x20>)
 8000d6a:	781b      	ldrb	r3, [r3, #0]
 8000d6c:	461a      	mov	r2, r3
 8000d6e:	4b06      	ldr	r3, [pc, #24]	; (8000d88 <HAL_IncTick+0x24>)
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	4413      	add	r3, r2
 8000d74:	4a04      	ldr	r2, [pc, #16]	; (8000d88 <HAL_IncTick+0x24>)
 8000d76:	6013      	str	r3, [r2, #0]
}
 8000d78:	bf00      	nop
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d80:	4770      	bx	lr
 8000d82:	bf00      	nop
 8000d84:	20000008 	.word	0x20000008
 8000d88:	20000190 	.word	0x20000190

08000d8c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d8c:	b480      	push	{r7}
 8000d8e:	af00      	add	r7, sp, #0
  return uwTick;
 8000d90:	4b03      	ldr	r3, [pc, #12]	; (8000da0 <HAL_GetTick+0x14>)
 8000d92:	681b      	ldr	r3, [r3, #0]
}
 8000d94:	4618      	mov	r0, r3
 8000d96:	46bd      	mov	sp, r7
 8000d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9c:	4770      	bx	lr
 8000d9e:	bf00      	nop
 8000da0:	20000190 	.word	0x20000190

08000da4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b084      	sub	sp, #16
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000dac:	f7ff ffee 	bl	8000d8c <HAL_GetTick>
 8000db0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000db6:	68fb      	ldr	r3, [r7, #12]
 8000db8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000dbc:	d005      	beq.n	8000dca <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000dbe:	4b0a      	ldr	r3, [pc, #40]	; (8000de8 <HAL_Delay+0x44>)
 8000dc0:	781b      	ldrb	r3, [r3, #0]
 8000dc2:	461a      	mov	r2, r3
 8000dc4:	68fb      	ldr	r3, [r7, #12]
 8000dc6:	4413      	add	r3, r2
 8000dc8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000dca:	bf00      	nop
 8000dcc:	f7ff ffde 	bl	8000d8c <HAL_GetTick>
 8000dd0:	4602      	mov	r2, r0
 8000dd2:	68bb      	ldr	r3, [r7, #8]
 8000dd4:	1ad3      	subs	r3, r2, r3
 8000dd6:	68fa      	ldr	r2, [r7, #12]
 8000dd8:	429a      	cmp	r2, r3
 8000dda:	d8f7      	bhi.n	8000dcc <HAL_Delay+0x28>
  {
  }
}
 8000ddc:	bf00      	nop
 8000dde:	bf00      	nop
 8000de0:	3710      	adds	r7, #16
 8000de2:	46bd      	mov	sp, r7
 8000de4:	bd80      	pop	{r7, pc}
 8000de6:	bf00      	nop
 8000de8:	20000008 	.word	0x20000008

08000dec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000dec:	b480      	push	{r7}
 8000dee:	b085      	sub	sp, #20
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	f003 0307 	and.w	r3, r3, #7
 8000dfa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000dfc:	4b0c      	ldr	r3, [pc, #48]	; (8000e30 <__NVIC_SetPriorityGrouping+0x44>)
 8000dfe:	68db      	ldr	r3, [r3, #12]
 8000e00:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e02:	68ba      	ldr	r2, [r7, #8]
 8000e04:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000e08:	4013      	ands	r3, r2
 8000e0a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e0c:	68fb      	ldr	r3, [r7, #12]
 8000e0e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e10:	68bb      	ldr	r3, [r7, #8]
 8000e12:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e14:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000e18:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e1c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e1e:	4a04      	ldr	r2, [pc, #16]	; (8000e30 <__NVIC_SetPriorityGrouping+0x44>)
 8000e20:	68bb      	ldr	r3, [r7, #8]
 8000e22:	60d3      	str	r3, [r2, #12]
}
 8000e24:	bf00      	nop
 8000e26:	3714      	adds	r7, #20
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2e:	4770      	bx	lr
 8000e30:	e000ed00 	.word	0xe000ed00

08000e34 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e34:	b480      	push	{r7}
 8000e36:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e38:	4b04      	ldr	r3, [pc, #16]	; (8000e4c <__NVIC_GetPriorityGrouping+0x18>)
 8000e3a:	68db      	ldr	r3, [r3, #12]
 8000e3c:	0a1b      	lsrs	r3, r3, #8
 8000e3e:	f003 0307 	and.w	r3, r3, #7
}
 8000e42:	4618      	mov	r0, r3
 8000e44:	46bd      	mov	sp, r7
 8000e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e4a:	4770      	bx	lr
 8000e4c:	e000ed00 	.word	0xe000ed00

08000e50 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e50:	b480      	push	{r7}
 8000e52:	b083      	sub	sp, #12
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	4603      	mov	r3, r0
 8000e58:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	db0b      	blt.n	8000e7a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e62:	79fb      	ldrb	r3, [r7, #7]
 8000e64:	f003 021f 	and.w	r2, r3, #31
 8000e68:	4907      	ldr	r1, [pc, #28]	; (8000e88 <__NVIC_EnableIRQ+0x38>)
 8000e6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e6e:	095b      	lsrs	r3, r3, #5
 8000e70:	2001      	movs	r0, #1
 8000e72:	fa00 f202 	lsl.w	r2, r0, r2
 8000e76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000e7a:	bf00      	nop
 8000e7c:	370c      	adds	r7, #12
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e84:	4770      	bx	lr
 8000e86:	bf00      	nop
 8000e88:	e000e100 	.word	0xe000e100

08000e8c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e8c:	b480      	push	{r7}
 8000e8e:	b083      	sub	sp, #12
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	4603      	mov	r3, r0
 8000e94:	6039      	str	r1, [r7, #0]
 8000e96:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	db0a      	blt.n	8000eb6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ea0:	683b      	ldr	r3, [r7, #0]
 8000ea2:	b2da      	uxtb	r2, r3
 8000ea4:	490c      	ldr	r1, [pc, #48]	; (8000ed8 <__NVIC_SetPriority+0x4c>)
 8000ea6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eaa:	0112      	lsls	r2, r2, #4
 8000eac:	b2d2      	uxtb	r2, r2
 8000eae:	440b      	add	r3, r1
 8000eb0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000eb4:	e00a      	b.n	8000ecc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000eb6:	683b      	ldr	r3, [r7, #0]
 8000eb8:	b2da      	uxtb	r2, r3
 8000eba:	4908      	ldr	r1, [pc, #32]	; (8000edc <__NVIC_SetPriority+0x50>)
 8000ebc:	79fb      	ldrb	r3, [r7, #7]
 8000ebe:	f003 030f 	and.w	r3, r3, #15
 8000ec2:	3b04      	subs	r3, #4
 8000ec4:	0112      	lsls	r2, r2, #4
 8000ec6:	b2d2      	uxtb	r2, r2
 8000ec8:	440b      	add	r3, r1
 8000eca:	761a      	strb	r2, [r3, #24]
}
 8000ecc:	bf00      	nop
 8000ece:	370c      	adds	r7, #12
 8000ed0:	46bd      	mov	sp, r7
 8000ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed6:	4770      	bx	lr
 8000ed8:	e000e100 	.word	0xe000e100
 8000edc:	e000ed00 	.word	0xe000ed00

08000ee0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ee0:	b480      	push	{r7}
 8000ee2:	b089      	sub	sp, #36	; 0x24
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	60f8      	str	r0, [r7, #12]
 8000ee8:	60b9      	str	r1, [r7, #8]
 8000eea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000eec:	68fb      	ldr	r3, [r7, #12]
 8000eee:	f003 0307 	and.w	r3, r3, #7
 8000ef2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ef4:	69fb      	ldr	r3, [r7, #28]
 8000ef6:	f1c3 0307 	rsb	r3, r3, #7
 8000efa:	2b04      	cmp	r3, #4
 8000efc:	bf28      	it	cs
 8000efe:	2304      	movcs	r3, #4
 8000f00:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f02:	69fb      	ldr	r3, [r7, #28]
 8000f04:	3304      	adds	r3, #4
 8000f06:	2b06      	cmp	r3, #6
 8000f08:	d902      	bls.n	8000f10 <NVIC_EncodePriority+0x30>
 8000f0a:	69fb      	ldr	r3, [r7, #28]
 8000f0c:	3b03      	subs	r3, #3
 8000f0e:	e000      	b.n	8000f12 <NVIC_EncodePriority+0x32>
 8000f10:	2300      	movs	r3, #0
 8000f12:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f14:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000f18:	69bb      	ldr	r3, [r7, #24]
 8000f1a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f1e:	43da      	mvns	r2, r3
 8000f20:	68bb      	ldr	r3, [r7, #8]
 8000f22:	401a      	ands	r2, r3
 8000f24:	697b      	ldr	r3, [r7, #20]
 8000f26:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f28:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000f2c:	697b      	ldr	r3, [r7, #20]
 8000f2e:	fa01 f303 	lsl.w	r3, r1, r3
 8000f32:	43d9      	mvns	r1, r3
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f38:	4313      	orrs	r3, r2
         );
}
 8000f3a:	4618      	mov	r0, r3
 8000f3c:	3724      	adds	r7, #36	; 0x24
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f44:	4770      	bx	lr
	...

08000f48 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b082      	sub	sp, #8
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	3b01      	subs	r3, #1
 8000f54:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000f58:	d301      	bcc.n	8000f5e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000f5a:	2301      	movs	r3, #1
 8000f5c:	e00f      	b.n	8000f7e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f5e:	4a0a      	ldr	r2, [pc, #40]	; (8000f88 <SysTick_Config+0x40>)
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	3b01      	subs	r3, #1
 8000f64:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000f66:	210f      	movs	r1, #15
 8000f68:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000f6c:	f7ff ff8e 	bl	8000e8c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f70:	4b05      	ldr	r3, [pc, #20]	; (8000f88 <SysTick_Config+0x40>)
 8000f72:	2200      	movs	r2, #0
 8000f74:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f76:	4b04      	ldr	r3, [pc, #16]	; (8000f88 <SysTick_Config+0x40>)
 8000f78:	2207      	movs	r2, #7
 8000f7a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000f7c:	2300      	movs	r3, #0
}
 8000f7e:	4618      	mov	r0, r3
 8000f80:	3708      	adds	r7, #8
 8000f82:	46bd      	mov	sp, r7
 8000f84:	bd80      	pop	{r7, pc}
 8000f86:	bf00      	nop
 8000f88:	e000e010 	.word	0xe000e010

08000f8c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b082      	sub	sp, #8
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f94:	6878      	ldr	r0, [r7, #4]
 8000f96:	f7ff ff29 	bl	8000dec <__NVIC_SetPriorityGrouping>
}
 8000f9a:	bf00      	nop
 8000f9c:	3708      	adds	r7, #8
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	bd80      	pop	{r7, pc}

08000fa2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000fa2:	b580      	push	{r7, lr}
 8000fa4:	b086      	sub	sp, #24
 8000fa6:	af00      	add	r7, sp, #0
 8000fa8:	4603      	mov	r3, r0
 8000faa:	60b9      	str	r1, [r7, #8]
 8000fac:	607a      	str	r2, [r7, #4]
 8000fae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000fb4:	f7ff ff3e 	bl	8000e34 <__NVIC_GetPriorityGrouping>
 8000fb8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000fba:	687a      	ldr	r2, [r7, #4]
 8000fbc:	68b9      	ldr	r1, [r7, #8]
 8000fbe:	6978      	ldr	r0, [r7, #20]
 8000fc0:	f7ff ff8e 	bl	8000ee0 <NVIC_EncodePriority>
 8000fc4:	4602      	mov	r2, r0
 8000fc6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fca:	4611      	mov	r1, r2
 8000fcc:	4618      	mov	r0, r3
 8000fce:	f7ff ff5d 	bl	8000e8c <__NVIC_SetPriority>
}
 8000fd2:	bf00      	nop
 8000fd4:	3718      	adds	r7, #24
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	bd80      	pop	{r7, pc}

08000fda <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000fda:	b580      	push	{r7, lr}
 8000fdc:	b082      	sub	sp, #8
 8000fde:	af00      	add	r7, sp, #0
 8000fe0:	4603      	mov	r3, r0
 8000fe2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000fe4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fe8:	4618      	mov	r0, r3
 8000fea:	f7ff ff31 	bl	8000e50 <__NVIC_EnableIRQ>
}
 8000fee:	bf00      	nop
 8000ff0:	3708      	adds	r7, #8
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	bd80      	pop	{r7, pc}

08000ff6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000ff6:	b580      	push	{r7, lr}
 8000ff8:	b082      	sub	sp, #8
 8000ffa:	af00      	add	r7, sp, #0
 8000ffc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000ffe:	6878      	ldr	r0, [r7, #4]
 8001000:	f7ff ffa2 	bl	8000f48 <SysTick_Config>
 8001004:	4603      	mov	r3, r0
}
 8001006:	4618      	mov	r0, r3
 8001008:	3708      	adds	r7, #8
 800100a:	46bd      	mov	sp, r7
 800100c:	bd80      	pop	{r7, pc}
	...

08001010 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001010:	b480      	push	{r7}
 8001012:	b089      	sub	sp, #36	; 0x24
 8001014:	af00      	add	r7, sp, #0
 8001016:	6078      	str	r0, [r7, #4]
 8001018:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800101a:	2300      	movs	r3, #0
 800101c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800101e:	2300      	movs	r3, #0
 8001020:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001022:	2300      	movs	r3, #0
 8001024:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001026:	2300      	movs	r3, #0
 8001028:	61fb      	str	r3, [r7, #28]
 800102a:	e16b      	b.n	8001304 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800102c:	2201      	movs	r2, #1
 800102e:	69fb      	ldr	r3, [r7, #28]
 8001030:	fa02 f303 	lsl.w	r3, r2, r3
 8001034:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001036:	683b      	ldr	r3, [r7, #0]
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	697a      	ldr	r2, [r7, #20]
 800103c:	4013      	ands	r3, r2
 800103e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001040:	693a      	ldr	r2, [r7, #16]
 8001042:	697b      	ldr	r3, [r7, #20]
 8001044:	429a      	cmp	r2, r3
 8001046:	f040 815a 	bne.w	80012fe <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800104a:	683b      	ldr	r3, [r7, #0]
 800104c:	685b      	ldr	r3, [r3, #4]
 800104e:	f003 0303 	and.w	r3, r3, #3
 8001052:	2b01      	cmp	r3, #1
 8001054:	d005      	beq.n	8001062 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001056:	683b      	ldr	r3, [r7, #0]
 8001058:	685b      	ldr	r3, [r3, #4]
 800105a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800105e:	2b02      	cmp	r3, #2
 8001060:	d130      	bne.n	80010c4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	689b      	ldr	r3, [r3, #8]
 8001066:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001068:	69fb      	ldr	r3, [r7, #28]
 800106a:	005b      	lsls	r3, r3, #1
 800106c:	2203      	movs	r2, #3
 800106e:	fa02 f303 	lsl.w	r3, r2, r3
 8001072:	43db      	mvns	r3, r3
 8001074:	69ba      	ldr	r2, [r7, #24]
 8001076:	4013      	ands	r3, r2
 8001078:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800107a:	683b      	ldr	r3, [r7, #0]
 800107c:	68da      	ldr	r2, [r3, #12]
 800107e:	69fb      	ldr	r3, [r7, #28]
 8001080:	005b      	lsls	r3, r3, #1
 8001082:	fa02 f303 	lsl.w	r3, r2, r3
 8001086:	69ba      	ldr	r2, [r7, #24]
 8001088:	4313      	orrs	r3, r2
 800108a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	69ba      	ldr	r2, [r7, #24]
 8001090:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	685b      	ldr	r3, [r3, #4]
 8001096:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001098:	2201      	movs	r2, #1
 800109a:	69fb      	ldr	r3, [r7, #28]
 800109c:	fa02 f303 	lsl.w	r3, r2, r3
 80010a0:	43db      	mvns	r3, r3
 80010a2:	69ba      	ldr	r2, [r7, #24]
 80010a4:	4013      	ands	r3, r2
 80010a6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80010a8:	683b      	ldr	r3, [r7, #0]
 80010aa:	685b      	ldr	r3, [r3, #4]
 80010ac:	091b      	lsrs	r3, r3, #4
 80010ae:	f003 0201 	and.w	r2, r3, #1
 80010b2:	69fb      	ldr	r3, [r7, #28]
 80010b4:	fa02 f303 	lsl.w	r3, r2, r3
 80010b8:	69ba      	ldr	r2, [r7, #24]
 80010ba:	4313      	orrs	r3, r2
 80010bc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	69ba      	ldr	r2, [r7, #24]
 80010c2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80010c4:	683b      	ldr	r3, [r7, #0]
 80010c6:	685b      	ldr	r3, [r3, #4]
 80010c8:	f003 0303 	and.w	r3, r3, #3
 80010cc:	2b03      	cmp	r3, #3
 80010ce:	d017      	beq.n	8001100 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	68db      	ldr	r3, [r3, #12]
 80010d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80010d6:	69fb      	ldr	r3, [r7, #28]
 80010d8:	005b      	lsls	r3, r3, #1
 80010da:	2203      	movs	r2, #3
 80010dc:	fa02 f303 	lsl.w	r3, r2, r3
 80010e0:	43db      	mvns	r3, r3
 80010e2:	69ba      	ldr	r2, [r7, #24]
 80010e4:	4013      	ands	r3, r2
 80010e6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80010e8:	683b      	ldr	r3, [r7, #0]
 80010ea:	689a      	ldr	r2, [r3, #8]
 80010ec:	69fb      	ldr	r3, [r7, #28]
 80010ee:	005b      	lsls	r3, r3, #1
 80010f0:	fa02 f303 	lsl.w	r3, r2, r3
 80010f4:	69ba      	ldr	r2, [r7, #24]
 80010f6:	4313      	orrs	r3, r2
 80010f8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	69ba      	ldr	r2, [r7, #24]
 80010fe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001100:	683b      	ldr	r3, [r7, #0]
 8001102:	685b      	ldr	r3, [r3, #4]
 8001104:	f003 0303 	and.w	r3, r3, #3
 8001108:	2b02      	cmp	r3, #2
 800110a:	d123      	bne.n	8001154 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800110c:	69fb      	ldr	r3, [r7, #28]
 800110e:	08da      	lsrs	r2, r3, #3
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	3208      	adds	r2, #8
 8001114:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001118:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800111a:	69fb      	ldr	r3, [r7, #28]
 800111c:	f003 0307 	and.w	r3, r3, #7
 8001120:	009b      	lsls	r3, r3, #2
 8001122:	220f      	movs	r2, #15
 8001124:	fa02 f303 	lsl.w	r3, r2, r3
 8001128:	43db      	mvns	r3, r3
 800112a:	69ba      	ldr	r2, [r7, #24]
 800112c:	4013      	ands	r3, r2
 800112e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001130:	683b      	ldr	r3, [r7, #0]
 8001132:	691a      	ldr	r2, [r3, #16]
 8001134:	69fb      	ldr	r3, [r7, #28]
 8001136:	f003 0307 	and.w	r3, r3, #7
 800113a:	009b      	lsls	r3, r3, #2
 800113c:	fa02 f303 	lsl.w	r3, r2, r3
 8001140:	69ba      	ldr	r2, [r7, #24]
 8001142:	4313      	orrs	r3, r2
 8001144:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001146:	69fb      	ldr	r3, [r7, #28]
 8001148:	08da      	lsrs	r2, r3, #3
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	3208      	adds	r2, #8
 800114e:	69b9      	ldr	r1, [r7, #24]
 8001150:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800115a:	69fb      	ldr	r3, [r7, #28]
 800115c:	005b      	lsls	r3, r3, #1
 800115e:	2203      	movs	r2, #3
 8001160:	fa02 f303 	lsl.w	r3, r2, r3
 8001164:	43db      	mvns	r3, r3
 8001166:	69ba      	ldr	r2, [r7, #24]
 8001168:	4013      	ands	r3, r2
 800116a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800116c:	683b      	ldr	r3, [r7, #0]
 800116e:	685b      	ldr	r3, [r3, #4]
 8001170:	f003 0203 	and.w	r2, r3, #3
 8001174:	69fb      	ldr	r3, [r7, #28]
 8001176:	005b      	lsls	r3, r3, #1
 8001178:	fa02 f303 	lsl.w	r3, r2, r3
 800117c:	69ba      	ldr	r2, [r7, #24]
 800117e:	4313      	orrs	r3, r2
 8001180:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	69ba      	ldr	r2, [r7, #24]
 8001186:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001188:	683b      	ldr	r3, [r7, #0]
 800118a:	685b      	ldr	r3, [r3, #4]
 800118c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001190:	2b00      	cmp	r3, #0
 8001192:	f000 80b4 	beq.w	80012fe <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001196:	2300      	movs	r3, #0
 8001198:	60fb      	str	r3, [r7, #12]
 800119a:	4b60      	ldr	r3, [pc, #384]	; (800131c <HAL_GPIO_Init+0x30c>)
 800119c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800119e:	4a5f      	ldr	r2, [pc, #380]	; (800131c <HAL_GPIO_Init+0x30c>)
 80011a0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80011a4:	6453      	str	r3, [r2, #68]	; 0x44
 80011a6:	4b5d      	ldr	r3, [pc, #372]	; (800131c <HAL_GPIO_Init+0x30c>)
 80011a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011aa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80011ae:	60fb      	str	r3, [r7, #12]
 80011b0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80011b2:	4a5b      	ldr	r2, [pc, #364]	; (8001320 <HAL_GPIO_Init+0x310>)
 80011b4:	69fb      	ldr	r3, [r7, #28]
 80011b6:	089b      	lsrs	r3, r3, #2
 80011b8:	3302      	adds	r3, #2
 80011ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011be:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80011c0:	69fb      	ldr	r3, [r7, #28]
 80011c2:	f003 0303 	and.w	r3, r3, #3
 80011c6:	009b      	lsls	r3, r3, #2
 80011c8:	220f      	movs	r2, #15
 80011ca:	fa02 f303 	lsl.w	r3, r2, r3
 80011ce:	43db      	mvns	r3, r3
 80011d0:	69ba      	ldr	r2, [r7, #24]
 80011d2:	4013      	ands	r3, r2
 80011d4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	4a52      	ldr	r2, [pc, #328]	; (8001324 <HAL_GPIO_Init+0x314>)
 80011da:	4293      	cmp	r3, r2
 80011dc:	d02b      	beq.n	8001236 <HAL_GPIO_Init+0x226>
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	4a51      	ldr	r2, [pc, #324]	; (8001328 <HAL_GPIO_Init+0x318>)
 80011e2:	4293      	cmp	r3, r2
 80011e4:	d025      	beq.n	8001232 <HAL_GPIO_Init+0x222>
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	4a50      	ldr	r2, [pc, #320]	; (800132c <HAL_GPIO_Init+0x31c>)
 80011ea:	4293      	cmp	r3, r2
 80011ec:	d01f      	beq.n	800122e <HAL_GPIO_Init+0x21e>
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	4a4f      	ldr	r2, [pc, #316]	; (8001330 <HAL_GPIO_Init+0x320>)
 80011f2:	4293      	cmp	r3, r2
 80011f4:	d019      	beq.n	800122a <HAL_GPIO_Init+0x21a>
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	4a4e      	ldr	r2, [pc, #312]	; (8001334 <HAL_GPIO_Init+0x324>)
 80011fa:	4293      	cmp	r3, r2
 80011fc:	d013      	beq.n	8001226 <HAL_GPIO_Init+0x216>
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	4a4d      	ldr	r2, [pc, #308]	; (8001338 <HAL_GPIO_Init+0x328>)
 8001202:	4293      	cmp	r3, r2
 8001204:	d00d      	beq.n	8001222 <HAL_GPIO_Init+0x212>
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	4a4c      	ldr	r2, [pc, #304]	; (800133c <HAL_GPIO_Init+0x32c>)
 800120a:	4293      	cmp	r3, r2
 800120c:	d007      	beq.n	800121e <HAL_GPIO_Init+0x20e>
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	4a4b      	ldr	r2, [pc, #300]	; (8001340 <HAL_GPIO_Init+0x330>)
 8001212:	4293      	cmp	r3, r2
 8001214:	d101      	bne.n	800121a <HAL_GPIO_Init+0x20a>
 8001216:	2307      	movs	r3, #7
 8001218:	e00e      	b.n	8001238 <HAL_GPIO_Init+0x228>
 800121a:	2308      	movs	r3, #8
 800121c:	e00c      	b.n	8001238 <HAL_GPIO_Init+0x228>
 800121e:	2306      	movs	r3, #6
 8001220:	e00a      	b.n	8001238 <HAL_GPIO_Init+0x228>
 8001222:	2305      	movs	r3, #5
 8001224:	e008      	b.n	8001238 <HAL_GPIO_Init+0x228>
 8001226:	2304      	movs	r3, #4
 8001228:	e006      	b.n	8001238 <HAL_GPIO_Init+0x228>
 800122a:	2303      	movs	r3, #3
 800122c:	e004      	b.n	8001238 <HAL_GPIO_Init+0x228>
 800122e:	2302      	movs	r3, #2
 8001230:	e002      	b.n	8001238 <HAL_GPIO_Init+0x228>
 8001232:	2301      	movs	r3, #1
 8001234:	e000      	b.n	8001238 <HAL_GPIO_Init+0x228>
 8001236:	2300      	movs	r3, #0
 8001238:	69fa      	ldr	r2, [r7, #28]
 800123a:	f002 0203 	and.w	r2, r2, #3
 800123e:	0092      	lsls	r2, r2, #2
 8001240:	4093      	lsls	r3, r2
 8001242:	69ba      	ldr	r2, [r7, #24]
 8001244:	4313      	orrs	r3, r2
 8001246:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001248:	4935      	ldr	r1, [pc, #212]	; (8001320 <HAL_GPIO_Init+0x310>)
 800124a:	69fb      	ldr	r3, [r7, #28]
 800124c:	089b      	lsrs	r3, r3, #2
 800124e:	3302      	adds	r3, #2
 8001250:	69ba      	ldr	r2, [r7, #24]
 8001252:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001256:	4b3b      	ldr	r3, [pc, #236]	; (8001344 <HAL_GPIO_Init+0x334>)
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800125c:	693b      	ldr	r3, [r7, #16]
 800125e:	43db      	mvns	r3, r3
 8001260:	69ba      	ldr	r2, [r7, #24]
 8001262:	4013      	ands	r3, r2
 8001264:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001266:	683b      	ldr	r3, [r7, #0]
 8001268:	685b      	ldr	r3, [r3, #4]
 800126a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800126e:	2b00      	cmp	r3, #0
 8001270:	d003      	beq.n	800127a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001272:	69ba      	ldr	r2, [r7, #24]
 8001274:	693b      	ldr	r3, [r7, #16]
 8001276:	4313      	orrs	r3, r2
 8001278:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800127a:	4a32      	ldr	r2, [pc, #200]	; (8001344 <HAL_GPIO_Init+0x334>)
 800127c:	69bb      	ldr	r3, [r7, #24]
 800127e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001280:	4b30      	ldr	r3, [pc, #192]	; (8001344 <HAL_GPIO_Init+0x334>)
 8001282:	685b      	ldr	r3, [r3, #4]
 8001284:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001286:	693b      	ldr	r3, [r7, #16]
 8001288:	43db      	mvns	r3, r3
 800128a:	69ba      	ldr	r2, [r7, #24]
 800128c:	4013      	ands	r3, r2
 800128e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001290:	683b      	ldr	r3, [r7, #0]
 8001292:	685b      	ldr	r3, [r3, #4]
 8001294:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001298:	2b00      	cmp	r3, #0
 800129a:	d003      	beq.n	80012a4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800129c:	69ba      	ldr	r2, [r7, #24]
 800129e:	693b      	ldr	r3, [r7, #16]
 80012a0:	4313      	orrs	r3, r2
 80012a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80012a4:	4a27      	ldr	r2, [pc, #156]	; (8001344 <HAL_GPIO_Init+0x334>)
 80012a6:	69bb      	ldr	r3, [r7, #24]
 80012a8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80012aa:	4b26      	ldr	r3, [pc, #152]	; (8001344 <HAL_GPIO_Init+0x334>)
 80012ac:	689b      	ldr	r3, [r3, #8]
 80012ae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012b0:	693b      	ldr	r3, [r7, #16]
 80012b2:	43db      	mvns	r3, r3
 80012b4:	69ba      	ldr	r2, [r7, #24]
 80012b6:	4013      	ands	r3, r2
 80012b8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80012ba:	683b      	ldr	r3, [r7, #0]
 80012bc:	685b      	ldr	r3, [r3, #4]
 80012be:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d003      	beq.n	80012ce <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80012c6:	69ba      	ldr	r2, [r7, #24]
 80012c8:	693b      	ldr	r3, [r7, #16]
 80012ca:	4313      	orrs	r3, r2
 80012cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80012ce:	4a1d      	ldr	r2, [pc, #116]	; (8001344 <HAL_GPIO_Init+0x334>)
 80012d0:	69bb      	ldr	r3, [r7, #24]
 80012d2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80012d4:	4b1b      	ldr	r3, [pc, #108]	; (8001344 <HAL_GPIO_Init+0x334>)
 80012d6:	68db      	ldr	r3, [r3, #12]
 80012d8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012da:	693b      	ldr	r3, [r7, #16]
 80012dc:	43db      	mvns	r3, r3
 80012de:	69ba      	ldr	r2, [r7, #24]
 80012e0:	4013      	ands	r3, r2
 80012e2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80012e4:	683b      	ldr	r3, [r7, #0]
 80012e6:	685b      	ldr	r3, [r3, #4]
 80012e8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d003      	beq.n	80012f8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80012f0:	69ba      	ldr	r2, [r7, #24]
 80012f2:	693b      	ldr	r3, [r7, #16]
 80012f4:	4313      	orrs	r3, r2
 80012f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80012f8:	4a12      	ldr	r2, [pc, #72]	; (8001344 <HAL_GPIO_Init+0x334>)
 80012fa:	69bb      	ldr	r3, [r7, #24]
 80012fc:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80012fe:	69fb      	ldr	r3, [r7, #28]
 8001300:	3301      	adds	r3, #1
 8001302:	61fb      	str	r3, [r7, #28]
 8001304:	69fb      	ldr	r3, [r7, #28]
 8001306:	2b0f      	cmp	r3, #15
 8001308:	f67f ae90 	bls.w	800102c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800130c:	bf00      	nop
 800130e:	bf00      	nop
 8001310:	3724      	adds	r7, #36	; 0x24
 8001312:	46bd      	mov	sp, r7
 8001314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001318:	4770      	bx	lr
 800131a:	bf00      	nop
 800131c:	40023800 	.word	0x40023800
 8001320:	40013800 	.word	0x40013800
 8001324:	40020000 	.word	0x40020000
 8001328:	40020400 	.word	0x40020400
 800132c:	40020800 	.word	0x40020800
 8001330:	40020c00 	.word	0x40020c00
 8001334:	40021000 	.word	0x40021000
 8001338:	40021400 	.word	0x40021400
 800133c:	40021800 	.word	0x40021800
 8001340:	40021c00 	.word	0x40021c00
 8001344:	40013c00 	.word	0x40013c00

08001348 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001348:	b480      	push	{r7}
 800134a:	b083      	sub	sp, #12
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]
 8001350:	460b      	mov	r3, r1
 8001352:	807b      	strh	r3, [r7, #2]
 8001354:	4613      	mov	r3, r2
 8001356:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001358:	787b      	ldrb	r3, [r7, #1]
 800135a:	2b00      	cmp	r3, #0
 800135c:	d003      	beq.n	8001366 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800135e:	887a      	ldrh	r2, [r7, #2]
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001364:	e003      	b.n	800136e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001366:	887b      	ldrh	r3, [r7, #2]
 8001368:	041a      	lsls	r2, r3, #16
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	619a      	str	r2, [r3, #24]
}
 800136e:	bf00      	nop
 8001370:	370c      	adds	r7, #12
 8001372:	46bd      	mov	sp, r7
 8001374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001378:	4770      	bx	lr

0800137a <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 800137a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800137c:	b08f      	sub	sp, #60	; 0x3c
 800137e:	af0a      	add	r7, sp, #40	; 0x28
 8001380:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	2b00      	cmp	r3, #0
 8001386:	d101      	bne.n	800138c <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8001388:	2301      	movs	r3, #1
 800138a:	e054      	b.n	8001436 <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	f893 32f9 	ldrb.w	r3, [r3, #761]	; 0x2f9
 8001398:	b2db      	uxtb	r3, r3
 800139a:	2b00      	cmp	r3, #0
 800139c:	d106      	bne.n	80013ac <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	2200      	movs	r2, #0
 80013a2:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 80013a6:	6878      	ldr	r0, [r7, #4]
 80013a8:	f006 f892 	bl	80074d0 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	2203      	movs	r2, #3
 80013b0:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80013b4:	68fb      	ldr	r3, [r7, #12]
 80013b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80013b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d102      	bne.n	80013c6 <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	2200      	movs	r2, #0
 80013c4:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	4618      	mov	r0, r3
 80013cc:	f003 f9e9 	bl	80047a2 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	603b      	str	r3, [r7, #0]
 80013d6:	687e      	ldr	r6, [r7, #4]
 80013d8:	466d      	mov	r5, sp
 80013da:	f106 0410 	add.w	r4, r6, #16
 80013de:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80013e0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80013e2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80013e4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80013e6:	e894 0003 	ldmia.w	r4, {r0, r1}
 80013ea:	e885 0003 	stmia.w	r5, {r0, r1}
 80013ee:	1d33      	adds	r3, r6, #4
 80013f0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80013f2:	6838      	ldr	r0, [r7, #0]
 80013f4:	f003 f963 	bl	80046be <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	2101      	movs	r1, #1
 80013fe:	4618      	mov	r0, r3
 8001400:	f003 f9e0 	bl	80047c4 <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	603b      	str	r3, [r7, #0]
 800140a:	687e      	ldr	r6, [r7, #4]
 800140c:	466d      	mov	r5, sp
 800140e:	f106 0410 	add.w	r4, r6, #16
 8001412:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001414:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001416:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001418:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800141a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800141e:	e885 0003 	stmia.w	r5, {r0, r1}
 8001422:	1d33      	adds	r3, r6, #4
 8001424:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001426:	6838      	ldr	r0, [r7, #0]
 8001428:	f003 fb46 	bl	8004ab8 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	2201      	movs	r2, #1
 8001430:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  return HAL_OK;
 8001434:	2300      	movs	r3, #0
}
 8001436:	4618      	mov	r0, r3
 8001438:	3714      	adds	r7, #20
 800143a:	46bd      	mov	sp, r7
 800143c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800143e <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 800143e:	b590      	push	{r4, r7, lr}
 8001440:	b089      	sub	sp, #36	; 0x24
 8001442:	af04      	add	r7, sp, #16
 8001444:	6078      	str	r0, [r7, #4]
 8001446:	4608      	mov	r0, r1
 8001448:	4611      	mov	r1, r2
 800144a:	461a      	mov	r2, r3
 800144c:	4603      	mov	r3, r0
 800144e:	70fb      	strb	r3, [r7, #3]
 8001450:	460b      	mov	r3, r1
 8001452:	70bb      	strb	r3, [r7, #2]
 8001454:	4613      	mov	r3, r2
 8001456:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 800145e:	2b01      	cmp	r3, #1
 8001460:	d101      	bne.n	8001466 <HAL_HCD_HC_Init+0x28>
 8001462:	2302      	movs	r3, #2
 8001464:	e076      	b.n	8001554 <HAL_HCD_HC_Init+0x116>
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	2201      	movs	r2, #1
 800146a:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  hhcd->hc[ch_num].do_ping = 0U;
 800146e:	78fb      	ldrb	r3, [r7, #3]
 8001470:	687a      	ldr	r2, [r7, #4]
 8001472:	212c      	movs	r1, #44	; 0x2c
 8001474:	fb01 f303 	mul.w	r3, r1, r3
 8001478:	4413      	add	r3, r2
 800147a:	333d      	adds	r3, #61	; 0x3d
 800147c:	2200      	movs	r2, #0
 800147e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8001480:	78fb      	ldrb	r3, [r7, #3]
 8001482:	687a      	ldr	r2, [r7, #4]
 8001484:	212c      	movs	r1, #44	; 0x2c
 8001486:	fb01 f303 	mul.w	r3, r1, r3
 800148a:	4413      	add	r3, r2
 800148c:	3338      	adds	r3, #56	; 0x38
 800148e:	787a      	ldrb	r2, [r7, #1]
 8001490:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 8001492:	78fb      	ldrb	r3, [r7, #3]
 8001494:	687a      	ldr	r2, [r7, #4]
 8001496:	212c      	movs	r1, #44	; 0x2c
 8001498:	fb01 f303 	mul.w	r3, r1, r3
 800149c:	4413      	add	r3, r2
 800149e:	3340      	adds	r3, #64	; 0x40
 80014a0:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80014a2:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80014a4:	78fb      	ldrb	r3, [r7, #3]
 80014a6:	687a      	ldr	r2, [r7, #4]
 80014a8:	212c      	movs	r1, #44	; 0x2c
 80014aa:	fb01 f303 	mul.w	r3, r1, r3
 80014ae:	4413      	add	r3, r2
 80014b0:	3339      	adds	r3, #57	; 0x39
 80014b2:	78fa      	ldrb	r2, [r7, #3]
 80014b4:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 80014b6:	78fb      	ldrb	r3, [r7, #3]
 80014b8:	687a      	ldr	r2, [r7, #4]
 80014ba:	212c      	movs	r1, #44	; 0x2c
 80014bc:	fb01 f303 	mul.w	r3, r1, r3
 80014c0:	4413      	add	r3, r2
 80014c2:	333f      	adds	r3, #63	; 0x3f
 80014c4:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 80014c8:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 80014ca:	78fb      	ldrb	r3, [r7, #3]
 80014cc:	78ba      	ldrb	r2, [r7, #2]
 80014ce:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80014d2:	b2d0      	uxtb	r0, r2
 80014d4:	687a      	ldr	r2, [r7, #4]
 80014d6:	212c      	movs	r1, #44	; 0x2c
 80014d8:	fb01 f303 	mul.w	r3, r1, r3
 80014dc:	4413      	add	r3, r2
 80014de:	333a      	adds	r3, #58	; 0x3a
 80014e0:	4602      	mov	r2, r0
 80014e2:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 80014e4:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	da09      	bge.n	8001500 <HAL_HCD_HC_Init+0xc2>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 80014ec:	78fb      	ldrb	r3, [r7, #3]
 80014ee:	687a      	ldr	r2, [r7, #4]
 80014f0:	212c      	movs	r1, #44	; 0x2c
 80014f2:	fb01 f303 	mul.w	r3, r1, r3
 80014f6:	4413      	add	r3, r2
 80014f8:	333b      	adds	r3, #59	; 0x3b
 80014fa:	2201      	movs	r2, #1
 80014fc:	701a      	strb	r2, [r3, #0]
 80014fe:	e008      	b.n	8001512 <HAL_HCD_HC_Init+0xd4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8001500:	78fb      	ldrb	r3, [r7, #3]
 8001502:	687a      	ldr	r2, [r7, #4]
 8001504:	212c      	movs	r1, #44	; 0x2c
 8001506:	fb01 f303 	mul.w	r3, r1, r3
 800150a:	4413      	add	r3, r2
 800150c:	333b      	adds	r3, #59	; 0x3b
 800150e:	2200      	movs	r2, #0
 8001510:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8001512:	78fb      	ldrb	r3, [r7, #3]
 8001514:	687a      	ldr	r2, [r7, #4]
 8001516:	212c      	movs	r1, #44	; 0x2c
 8001518:	fb01 f303 	mul.w	r3, r1, r3
 800151c:	4413      	add	r3, r2
 800151e:	333c      	adds	r3, #60	; 0x3c
 8001520:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001524:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	6818      	ldr	r0, [r3, #0]
 800152a:	787c      	ldrb	r4, [r7, #1]
 800152c:	78ba      	ldrb	r2, [r7, #2]
 800152e:	78f9      	ldrb	r1, [r7, #3]
 8001530:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001532:	9302      	str	r3, [sp, #8]
 8001534:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001538:	9301      	str	r3, [sp, #4]
 800153a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800153e:	9300      	str	r3, [sp, #0]
 8001540:	4623      	mov	r3, r4
 8001542:	f003 fc33 	bl	8004dac <USB_HC_Init>
 8001546:	4603      	mov	r3, r0
 8001548:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	2200      	movs	r2, #0
 800154e:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8001552:	7bfb      	ldrb	r3, [r7, #15]
}
 8001554:	4618      	mov	r0, r3
 8001556:	3714      	adds	r7, #20
 8001558:	46bd      	mov	sp, r7
 800155a:	bd90      	pop	{r4, r7, pc}

0800155c <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	b084      	sub	sp, #16
 8001560:	af00      	add	r7, sp, #0
 8001562:	6078      	str	r0, [r7, #4]
 8001564:	460b      	mov	r3, r1
 8001566:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8001568:	2300      	movs	r3, #0
 800156a:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8001572:	2b01      	cmp	r3, #1
 8001574:	d101      	bne.n	800157a <HAL_HCD_HC_Halt+0x1e>
 8001576:	2302      	movs	r3, #2
 8001578:	e00f      	b.n	800159a <HAL_HCD_HC_Halt+0x3e>
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	2201      	movs	r2, #1
 800157e:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	78fa      	ldrb	r2, [r7, #3]
 8001588:	4611      	mov	r1, r2
 800158a:	4618      	mov	r0, r3
 800158c:	f003 fe6f 	bl	800526e <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	2200      	movs	r2, #0
 8001594:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8001598:	7bfb      	ldrb	r3, [r7, #15]
}
 800159a:	4618      	mov	r0, r3
 800159c:	3710      	adds	r7, #16
 800159e:	46bd      	mov	sp, r7
 80015a0:	bd80      	pop	{r7, pc}
	...

080015a4 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b082      	sub	sp, #8
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
 80015ac:	4608      	mov	r0, r1
 80015ae:	4611      	mov	r1, r2
 80015b0:	461a      	mov	r2, r3
 80015b2:	4603      	mov	r3, r0
 80015b4:	70fb      	strb	r3, [r7, #3]
 80015b6:	460b      	mov	r3, r1
 80015b8:	70bb      	strb	r3, [r7, #2]
 80015ba:	4613      	mov	r3, r2
 80015bc:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 80015be:	78fb      	ldrb	r3, [r7, #3]
 80015c0:	687a      	ldr	r2, [r7, #4]
 80015c2:	212c      	movs	r1, #44	; 0x2c
 80015c4:	fb01 f303 	mul.w	r3, r1, r3
 80015c8:	4413      	add	r3, r2
 80015ca:	333b      	adds	r3, #59	; 0x3b
 80015cc:	78ba      	ldrb	r2, [r7, #2]
 80015ce:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 80015d0:	78fb      	ldrb	r3, [r7, #3]
 80015d2:	687a      	ldr	r2, [r7, #4]
 80015d4:	212c      	movs	r1, #44	; 0x2c
 80015d6:	fb01 f303 	mul.w	r3, r1, r3
 80015da:	4413      	add	r3, r2
 80015dc:	333f      	adds	r3, #63	; 0x3f
 80015de:	787a      	ldrb	r2, [r7, #1]
 80015e0:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 80015e2:	7c3b      	ldrb	r3, [r7, #16]
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d112      	bne.n	800160e <HAL_HCD_HC_SubmitRequest+0x6a>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 80015e8:	78fb      	ldrb	r3, [r7, #3]
 80015ea:	687a      	ldr	r2, [r7, #4]
 80015ec:	212c      	movs	r1, #44	; 0x2c
 80015ee:	fb01 f303 	mul.w	r3, r1, r3
 80015f2:	4413      	add	r3, r2
 80015f4:	3342      	adds	r3, #66	; 0x42
 80015f6:	2203      	movs	r2, #3
 80015f8:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 80015fa:	78fb      	ldrb	r3, [r7, #3]
 80015fc:	687a      	ldr	r2, [r7, #4]
 80015fe:	212c      	movs	r1, #44	; 0x2c
 8001600:	fb01 f303 	mul.w	r3, r1, r3
 8001604:	4413      	add	r3, r2
 8001606:	333d      	adds	r3, #61	; 0x3d
 8001608:	7f3a      	ldrb	r2, [r7, #28]
 800160a:	701a      	strb	r2, [r3, #0]
 800160c:	e008      	b.n	8001620 <HAL_HCD_HC_SubmitRequest+0x7c>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800160e:	78fb      	ldrb	r3, [r7, #3]
 8001610:	687a      	ldr	r2, [r7, #4]
 8001612:	212c      	movs	r1, #44	; 0x2c
 8001614:	fb01 f303 	mul.w	r3, r1, r3
 8001618:	4413      	add	r3, r2
 800161a:	3342      	adds	r3, #66	; 0x42
 800161c:	2202      	movs	r2, #2
 800161e:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8001620:	787b      	ldrb	r3, [r7, #1]
 8001622:	2b03      	cmp	r3, #3
 8001624:	f200 80c6 	bhi.w	80017b4 <HAL_HCD_HC_SubmitRequest+0x210>
 8001628:	a201      	add	r2, pc, #4	; (adr r2, 8001630 <HAL_HCD_HC_SubmitRequest+0x8c>)
 800162a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800162e:	bf00      	nop
 8001630:	08001641 	.word	0x08001641
 8001634:	080017a1 	.word	0x080017a1
 8001638:	080016a5 	.word	0x080016a5
 800163c:	08001723 	.word	0x08001723
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 8001640:	7c3b      	ldrb	r3, [r7, #16]
 8001642:	2b01      	cmp	r3, #1
 8001644:	f040 80b8 	bne.w	80017b8 <HAL_HCD_HC_SubmitRequest+0x214>
 8001648:	78bb      	ldrb	r3, [r7, #2]
 800164a:	2b00      	cmp	r3, #0
 800164c:	f040 80b4 	bne.w	80017b8 <HAL_HCD_HC_SubmitRequest+0x214>
      {
        if (length == 0U)
 8001650:	8b3b      	ldrh	r3, [r7, #24]
 8001652:	2b00      	cmp	r3, #0
 8001654:	d108      	bne.n	8001668 <HAL_HCD_HC_SubmitRequest+0xc4>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 8001656:	78fb      	ldrb	r3, [r7, #3]
 8001658:	687a      	ldr	r2, [r7, #4]
 800165a:	212c      	movs	r1, #44	; 0x2c
 800165c:	fb01 f303 	mul.w	r3, r1, r3
 8001660:	4413      	add	r3, r2
 8001662:	3355      	adds	r3, #85	; 0x55
 8001664:	2201      	movs	r2, #1
 8001666:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001668:	78fb      	ldrb	r3, [r7, #3]
 800166a:	687a      	ldr	r2, [r7, #4]
 800166c:	212c      	movs	r1, #44	; 0x2c
 800166e:	fb01 f303 	mul.w	r3, r1, r3
 8001672:	4413      	add	r3, r2
 8001674:	3355      	adds	r3, #85	; 0x55
 8001676:	781b      	ldrb	r3, [r3, #0]
 8001678:	2b00      	cmp	r3, #0
 800167a:	d109      	bne.n	8001690 <HAL_HCD_HC_SubmitRequest+0xec>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800167c:	78fb      	ldrb	r3, [r7, #3]
 800167e:	687a      	ldr	r2, [r7, #4]
 8001680:	212c      	movs	r1, #44	; 0x2c
 8001682:	fb01 f303 	mul.w	r3, r1, r3
 8001686:	4413      	add	r3, r2
 8001688:	3342      	adds	r3, #66	; 0x42
 800168a:	2200      	movs	r2, #0
 800168c:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 800168e:	e093      	b.n	80017b8 <HAL_HCD_HC_SubmitRequest+0x214>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001690:	78fb      	ldrb	r3, [r7, #3]
 8001692:	687a      	ldr	r2, [r7, #4]
 8001694:	212c      	movs	r1, #44	; 0x2c
 8001696:	fb01 f303 	mul.w	r3, r1, r3
 800169a:	4413      	add	r3, r2
 800169c:	3342      	adds	r3, #66	; 0x42
 800169e:	2202      	movs	r2, #2
 80016a0:	701a      	strb	r2, [r3, #0]
      break;
 80016a2:	e089      	b.n	80017b8 <HAL_HCD_HC_SubmitRequest+0x214>

    case EP_TYPE_BULK:
      if (direction == 0U)
 80016a4:	78bb      	ldrb	r3, [r7, #2]
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d11d      	bne.n	80016e6 <HAL_HCD_HC_SubmitRequest+0x142>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80016aa:	78fb      	ldrb	r3, [r7, #3]
 80016ac:	687a      	ldr	r2, [r7, #4]
 80016ae:	212c      	movs	r1, #44	; 0x2c
 80016b0:	fb01 f303 	mul.w	r3, r1, r3
 80016b4:	4413      	add	r3, r2
 80016b6:	3355      	adds	r3, #85	; 0x55
 80016b8:	781b      	ldrb	r3, [r3, #0]
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d109      	bne.n	80016d2 <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80016be:	78fb      	ldrb	r3, [r7, #3]
 80016c0:	687a      	ldr	r2, [r7, #4]
 80016c2:	212c      	movs	r1, #44	; 0x2c
 80016c4:	fb01 f303 	mul.w	r3, r1, r3
 80016c8:	4413      	add	r3, r2
 80016ca:	3342      	adds	r3, #66	; 0x42
 80016cc:	2200      	movs	r2, #0
 80016ce:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 80016d0:	e073      	b.n	80017ba <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80016d2:	78fb      	ldrb	r3, [r7, #3]
 80016d4:	687a      	ldr	r2, [r7, #4]
 80016d6:	212c      	movs	r1, #44	; 0x2c
 80016d8:	fb01 f303 	mul.w	r3, r1, r3
 80016dc:	4413      	add	r3, r2
 80016de:	3342      	adds	r3, #66	; 0x42
 80016e0:	2202      	movs	r2, #2
 80016e2:	701a      	strb	r2, [r3, #0]
      break;
 80016e4:	e069      	b.n	80017ba <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80016e6:	78fb      	ldrb	r3, [r7, #3]
 80016e8:	687a      	ldr	r2, [r7, #4]
 80016ea:	212c      	movs	r1, #44	; 0x2c
 80016ec:	fb01 f303 	mul.w	r3, r1, r3
 80016f0:	4413      	add	r3, r2
 80016f2:	3354      	adds	r3, #84	; 0x54
 80016f4:	781b      	ldrb	r3, [r3, #0]
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d109      	bne.n	800170e <HAL_HCD_HC_SubmitRequest+0x16a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80016fa:	78fb      	ldrb	r3, [r7, #3]
 80016fc:	687a      	ldr	r2, [r7, #4]
 80016fe:	212c      	movs	r1, #44	; 0x2c
 8001700:	fb01 f303 	mul.w	r3, r1, r3
 8001704:	4413      	add	r3, r2
 8001706:	3342      	adds	r3, #66	; 0x42
 8001708:	2200      	movs	r2, #0
 800170a:	701a      	strb	r2, [r3, #0]
      break;
 800170c:	e055      	b.n	80017ba <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800170e:	78fb      	ldrb	r3, [r7, #3]
 8001710:	687a      	ldr	r2, [r7, #4]
 8001712:	212c      	movs	r1, #44	; 0x2c
 8001714:	fb01 f303 	mul.w	r3, r1, r3
 8001718:	4413      	add	r3, r2
 800171a:	3342      	adds	r3, #66	; 0x42
 800171c:	2202      	movs	r2, #2
 800171e:	701a      	strb	r2, [r3, #0]
      break;
 8001720:	e04b      	b.n	80017ba <HAL_HCD_HC_SubmitRequest+0x216>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8001722:	78bb      	ldrb	r3, [r7, #2]
 8001724:	2b00      	cmp	r3, #0
 8001726:	d11d      	bne.n	8001764 <HAL_HCD_HC_SubmitRequest+0x1c0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001728:	78fb      	ldrb	r3, [r7, #3]
 800172a:	687a      	ldr	r2, [r7, #4]
 800172c:	212c      	movs	r1, #44	; 0x2c
 800172e:	fb01 f303 	mul.w	r3, r1, r3
 8001732:	4413      	add	r3, r2
 8001734:	3355      	adds	r3, #85	; 0x55
 8001736:	781b      	ldrb	r3, [r3, #0]
 8001738:	2b00      	cmp	r3, #0
 800173a:	d109      	bne.n	8001750 <HAL_HCD_HC_SubmitRequest+0x1ac>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800173c:	78fb      	ldrb	r3, [r7, #3]
 800173e:	687a      	ldr	r2, [r7, #4]
 8001740:	212c      	movs	r1, #44	; 0x2c
 8001742:	fb01 f303 	mul.w	r3, r1, r3
 8001746:	4413      	add	r3, r2
 8001748:	3342      	adds	r3, #66	; 0x42
 800174a:	2200      	movs	r2, #0
 800174c:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 800174e:	e034      	b.n	80017ba <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001750:	78fb      	ldrb	r3, [r7, #3]
 8001752:	687a      	ldr	r2, [r7, #4]
 8001754:	212c      	movs	r1, #44	; 0x2c
 8001756:	fb01 f303 	mul.w	r3, r1, r3
 800175a:	4413      	add	r3, r2
 800175c:	3342      	adds	r3, #66	; 0x42
 800175e:	2202      	movs	r2, #2
 8001760:	701a      	strb	r2, [r3, #0]
      break;
 8001762:	e02a      	b.n	80017ba <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8001764:	78fb      	ldrb	r3, [r7, #3]
 8001766:	687a      	ldr	r2, [r7, #4]
 8001768:	212c      	movs	r1, #44	; 0x2c
 800176a:	fb01 f303 	mul.w	r3, r1, r3
 800176e:	4413      	add	r3, r2
 8001770:	3354      	adds	r3, #84	; 0x54
 8001772:	781b      	ldrb	r3, [r3, #0]
 8001774:	2b00      	cmp	r3, #0
 8001776:	d109      	bne.n	800178c <HAL_HCD_HC_SubmitRequest+0x1e8>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001778:	78fb      	ldrb	r3, [r7, #3]
 800177a:	687a      	ldr	r2, [r7, #4]
 800177c:	212c      	movs	r1, #44	; 0x2c
 800177e:	fb01 f303 	mul.w	r3, r1, r3
 8001782:	4413      	add	r3, r2
 8001784:	3342      	adds	r3, #66	; 0x42
 8001786:	2200      	movs	r2, #0
 8001788:	701a      	strb	r2, [r3, #0]
      break;
 800178a:	e016      	b.n	80017ba <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800178c:	78fb      	ldrb	r3, [r7, #3]
 800178e:	687a      	ldr	r2, [r7, #4]
 8001790:	212c      	movs	r1, #44	; 0x2c
 8001792:	fb01 f303 	mul.w	r3, r1, r3
 8001796:	4413      	add	r3, r2
 8001798:	3342      	adds	r3, #66	; 0x42
 800179a:	2202      	movs	r2, #2
 800179c:	701a      	strb	r2, [r3, #0]
      break;
 800179e:	e00c      	b.n	80017ba <HAL_HCD_HC_SubmitRequest+0x216>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80017a0:	78fb      	ldrb	r3, [r7, #3]
 80017a2:	687a      	ldr	r2, [r7, #4]
 80017a4:	212c      	movs	r1, #44	; 0x2c
 80017a6:	fb01 f303 	mul.w	r3, r1, r3
 80017aa:	4413      	add	r3, r2
 80017ac:	3342      	adds	r3, #66	; 0x42
 80017ae:	2200      	movs	r2, #0
 80017b0:	701a      	strb	r2, [r3, #0]
      break;
 80017b2:	e002      	b.n	80017ba <HAL_HCD_HC_SubmitRequest+0x216>

    default:
      break;
 80017b4:	bf00      	nop
 80017b6:	e000      	b.n	80017ba <HAL_HCD_HC_SubmitRequest+0x216>
      break;
 80017b8:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 80017ba:	78fb      	ldrb	r3, [r7, #3]
 80017bc:	687a      	ldr	r2, [r7, #4]
 80017be:	212c      	movs	r1, #44	; 0x2c
 80017c0:	fb01 f303 	mul.w	r3, r1, r3
 80017c4:	4413      	add	r3, r2
 80017c6:	3344      	adds	r3, #68	; 0x44
 80017c8:	697a      	ldr	r2, [r7, #20]
 80017ca:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 80017cc:	78fb      	ldrb	r3, [r7, #3]
 80017ce:	8b3a      	ldrh	r2, [r7, #24]
 80017d0:	6879      	ldr	r1, [r7, #4]
 80017d2:	202c      	movs	r0, #44	; 0x2c
 80017d4:	fb00 f303 	mul.w	r3, r0, r3
 80017d8:	440b      	add	r3, r1
 80017da:	334c      	adds	r3, #76	; 0x4c
 80017dc:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 80017de:	78fb      	ldrb	r3, [r7, #3]
 80017e0:	687a      	ldr	r2, [r7, #4]
 80017e2:	212c      	movs	r1, #44	; 0x2c
 80017e4:	fb01 f303 	mul.w	r3, r1, r3
 80017e8:	4413      	add	r3, r2
 80017ea:	3360      	adds	r3, #96	; 0x60
 80017ec:	2200      	movs	r2, #0
 80017ee:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 80017f0:	78fb      	ldrb	r3, [r7, #3]
 80017f2:	687a      	ldr	r2, [r7, #4]
 80017f4:	212c      	movs	r1, #44	; 0x2c
 80017f6:	fb01 f303 	mul.w	r3, r1, r3
 80017fa:	4413      	add	r3, r2
 80017fc:	3350      	adds	r3, #80	; 0x50
 80017fe:	2200      	movs	r2, #0
 8001800:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001802:	78fb      	ldrb	r3, [r7, #3]
 8001804:	687a      	ldr	r2, [r7, #4]
 8001806:	212c      	movs	r1, #44	; 0x2c
 8001808:	fb01 f303 	mul.w	r3, r1, r3
 800180c:	4413      	add	r3, r2
 800180e:	3339      	adds	r3, #57	; 0x39
 8001810:	78fa      	ldrb	r2, [r7, #3]
 8001812:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8001814:	78fb      	ldrb	r3, [r7, #3]
 8001816:	687a      	ldr	r2, [r7, #4]
 8001818:	212c      	movs	r1, #44	; 0x2c
 800181a:	fb01 f303 	mul.w	r3, r1, r3
 800181e:	4413      	add	r3, r2
 8001820:	3361      	adds	r3, #97	; 0x61
 8001822:	2200      	movs	r2, #0
 8001824:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	6818      	ldr	r0, [r3, #0]
 800182a:	78fb      	ldrb	r3, [r7, #3]
 800182c:	222c      	movs	r2, #44	; 0x2c
 800182e:	fb02 f303 	mul.w	r3, r2, r3
 8001832:	3338      	adds	r3, #56	; 0x38
 8001834:	687a      	ldr	r2, [r7, #4]
 8001836:	18d1      	adds	r1, r2, r3
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	691b      	ldr	r3, [r3, #16]
 800183c:	b2db      	uxtb	r3, r3
 800183e:	461a      	mov	r2, r3
 8001840:	f003 fbc2 	bl	8004fc8 <USB_HC_StartXfer>
 8001844:	4603      	mov	r3, r0
}
 8001846:	4618      	mov	r0, r3
 8001848:	3708      	adds	r7, #8
 800184a:	46bd      	mov	sp, r7
 800184c:	bd80      	pop	{r7, pc}
 800184e:	bf00      	nop

08001850 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	b086      	sub	sp, #24
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800185e:	693b      	ldr	r3, [r7, #16]
 8001860:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	4618      	mov	r0, r3
 8001868:	f003 f8e5 	bl	8004a36 <USB_GetMode>
 800186c:	4603      	mov	r3, r0
 800186e:	2b01      	cmp	r3, #1
 8001870:	f040 80f6 	bne.w	8001a60 <HAL_HCD_IRQHandler+0x210>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	4618      	mov	r0, r3
 800187a:	f003 f8c9 	bl	8004a10 <USB_ReadInterrupts>
 800187e:	4603      	mov	r3, r0
 8001880:	2b00      	cmp	r3, #0
 8001882:	f000 80ec 	beq.w	8001a5e <HAL_HCD_IRQHandler+0x20e>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	4618      	mov	r0, r3
 800188c:	f003 f8c0 	bl	8004a10 <USB_ReadInterrupts>
 8001890:	4603      	mov	r3, r0
 8001892:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001896:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800189a:	d104      	bne.n	80018a6 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80018a4:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	4618      	mov	r0, r3
 80018ac:	f003 f8b0 	bl	8004a10 <USB_ReadInterrupts>
 80018b0:	4603      	mov	r3, r0
 80018b2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80018b6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80018ba:	d104      	bne.n	80018c6 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80018c4:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	4618      	mov	r0, r3
 80018cc:	f003 f8a0 	bl	8004a10 <USB_ReadInterrupts>
 80018d0:	4603      	mov	r3, r0
 80018d2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80018d6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80018da:	d104      	bne.n	80018e6 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80018e4:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	4618      	mov	r0, r3
 80018ec:	f003 f890 	bl	8004a10 <USB_ReadInterrupts>
 80018f0:	4603      	mov	r3, r0
 80018f2:	f003 0302 	and.w	r3, r3, #2
 80018f6:	2b02      	cmp	r3, #2
 80018f8:	d103      	bne.n	8001902 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	2202      	movs	r2, #2
 8001900:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	4618      	mov	r0, r3
 8001908:	f003 f882 	bl	8004a10 <USB_ReadInterrupts>
 800190c:	4603      	mov	r3, r0
 800190e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001912:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001916:	d11c      	bne.n	8001952 <HAL_HCD_IRQHandler+0x102>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8001920:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8001922:	68fb      	ldr	r3, [r7, #12]
 8001924:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	f003 0301 	and.w	r3, r3, #1
 800192e:	2b00      	cmp	r3, #0
 8001930:	d10f      	bne.n	8001952 <HAL_HCD_IRQHandler+0x102>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8001932:	2110      	movs	r1, #16
 8001934:	6938      	ldr	r0, [r7, #16]
 8001936:	f002 ff91 	bl	800485c <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 800193a:	6938      	ldr	r0, [r7, #16]
 800193c:	f002 ffb2 	bl	80048a4 <USB_FlushRxFifo>

        /* Restore FS Clock */
        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	2101      	movs	r1, #1
 8001946:	4618      	mov	r0, r3
 8001948:	f003 f96a 	bl	8004c20 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 800194c:	6878      	ldr	r0, [r7, #4]
 800194e:	f005 fe3d 	bl	80075cc <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	4618      	mov	r0, r3
 8001958:	f003 f85a 	bl	8004a10 <USB_ReadInterrupts>
 800195c:	4603      	mov	r3, r0
 800195e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001962:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001966:	d102      	bne.n	800196e <HAL_HCD_IRQHandler+0x11e>
    {
      HCD_Port_IRQHandler(hhcd);
 8001968:	6878      	ldr	r0, [r7, #4]
 800196a:	f001 fa03 	bl	8002d74 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	4618      	mov	r0, r3
 8001974:	f003 f84c 	bl	8004a10 <USB_ReadInterrupts>
 8001978:	4603      	mov	r3, r0
 800197a:	f003 0308 	and.w	r3, r3, #8
 800197e:	2b08      	cmp	r3, #8
 8001980:	d106      	bne.n	8001990 <HAL_HCD_IRQHandler+0x140>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8001982:	6878      	ldr	r0, [r7, #4]
 8001984:	f005 fe06 	bl	8007594 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	2208      	movs	r2, #8
 800198e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	4618      	mov	r0, r3
 8001996:	f003 f83b 	bl	8004a10 <USB_ReadInterrupts>
 800199a:	4603      	mov	r3, r0
 800199c:	f003 0310 	and.w	r3, r3, #16
 80019a0:	2b10      	cmp	r3, #16
 80019a2:	d101      	bne.n	80019a8 <HAL_HCD_IRQHandler+0x158>
 80019a4:	2301      	movs	r3, #1
 80019a6:	e000      	b.n	80019aa <HAL_HCD_IRQHandler+0x15a>
 80019a8:	2300      	movs	r3, #0
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d012      	beq.n	80019d4 <HAL_HCD_IRQHandler+0x184>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	699a      	ldr	r2, [r3, #24]
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	f022 0210 	bic.w	r2, r2, #16
 80019bc:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 80019be:	6878      	ldr	r0, [r7, #4]
 80019c0:	f001 f906 	bl	8002bd0 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	699a      	ldr	r2, [r3, #24]
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	f042 0210 	orr.w	r2, r2, #16
 80019d2:	619a      	str	r2, [r3, #24]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	4618      	mov	r0, r3
 80019da:	f003 f819 	bl	8004a10 <USB_ReadInterrupts>
 80019de:	4603      	mov	r3, r0
 80019e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019e4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80019e8:	d13a      	bne.n	8001a60 <HAL_HCD_IRQHandler+0x210>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	4618      	mov	r0, r3
 80019f0:	f003 fc2c 	bl	800524c <USB_HC_ReadInterrupt>
 80019f4:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80019f6:	2300      	movs	r3, #0
 80019f8:	617b      	str	r3, [r7, #20]
 80019fa:	e025      	b.n	8001a48 <HAL_HCD_IRQHandler+0x1f8>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 80019fc:	697b      	ldr	r3, [r7, #20]
 80019fe:	f003 030f 	and.w	r3, r3, #15
 8001a02:	68ba      	ldr	r2, [r7, #8]
 8001a04:	fa22 f303 	lsr.w	r3, r2, r3
 8001a08:	f003 0301 	and.w	r3, r3, #1
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d018      	beq.n	8001a42 <HAL_HCD_IRQHandler+0x1f2>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8001a10:	697b      	ldr	r3, [r7, #20]
 8001a12:	015a      	lsls	r2, r3, #5
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	4413      	add	r3, r2
 8001a18:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001a22:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001a26:	d106      	bne.n	8001a36 <HAL_HCD_IRQHandler+0x1e6>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8001a28:	697b      	ldr	r3, [r7, #20]
 8001a2a:	b2db      	uxtb	r3, r3
 8001a2c:	4619      	mov	r1, r3
 8001a2e:	6878      	ldr	r0, [r7, #4]
 8001a30:	f000 f8ab 	bl	8001b8a <HCD_HC_IN_IRQHandler>
 8001a34:	e005      	b.n	8001a42 <HAL_HCD_IRQHandler+0x1f2>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8001a36:	697b      	ldr	r3, [r7, #20]
 8001a38:	b2db      	uxtb	r3, r3
 8001a3a:	4619      	mov	r1, r3
 8001a3c:	6878      	ldr	r0, [r7, #4]
 8001a3e:	f000 fcc6 	bl	80023ce <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001a42:	697b      	ldr	r3, [r7, #20]
 8001a44:	3301      	adds	r3, #1
 8001a46:	617b      	str	r3, [r7, #20]
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	689b      	ldr	r3, [r3, #8]
 8001a4c:	697a      	ldr	r2, [r7, #20]
 8001a4e:	429a      	cmp	r2, r3
 8001a50:	d3d4      	bcc.n	80019fc <HAL_HCD_IRQHandler+0x1ac>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001a5a:	615a      	str	r2, [r3, #20]
 8001a5c:	e000      	b.n	8001a60 <HAL_HCD_IRQHandler+0x210>
      return;
 8001a5e:	bf00      	nop
    }
  }
}
 8001a60:	3718      	adds	r7, #24
 8001a62:	46bd      	mov	sp, r7
 8001a64:	bd80      	pop	{r7, pc}

08001a66 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8001a66:	b580      	push	{r7, lr}
 8001a68:	b082      	sub	sp, #8
 8001a6a:	af00      	add	r7, sp, #0
 8001a6c:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8001a74:	2b01      	cmp	r3, #1
 8001a76:	d101      	bne.n	8001a7c <HAL_HCD_Start+0x16>
 8001a78:	2302      	movs	r3, #2
 8001a7a:	e013      	b.n	8001aa4 <HAL_HCD_Start+0x3e>
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	2201      	movs	r2, #1
 8001a80:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	2101      	movs	r1, #1
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	f003 f92c 	bl	8004ce8 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	4618      	mov	r0, r3
 8001a96:	f002 fe73 	bl	8004780 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8001aa2:	2300      	movs	r3, #0
}
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	3708      	adds	r7, #8
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	bd80      	pop	{r7, pc}

08001aac <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b082      	sub	sp, #8
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8001aba:	2b01      	cmp	r3, #1
 8001abc:	d101      	bne.n	8001ac2 <HAL_HCD_Stop+0x16>
 8001abe:	2302      	movs	r3, #2
 8001ac0:	e00d      	b.n	8001ade <HAL_HCD_Stop+0x32>
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	2201      	movs	r2, #1
 8001ac6:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_StopHost(hhcd->Instance);
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	4618      	mov	r0, r3
 8001ad0:	f003 fd26 	bl	8005520 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8001adc:	2300      	movs	r3, #0
}
 8001ade:	4618      	mov	r0, r3
 8001ae0:	3708      	adds	r7, #8
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	bd80      	pop	{r7, pc}

08001ae6 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8001ae6:	b580      	push	{r7, lr}
 8001ae8:	b082      	sub	sp, #8
 8001aea:	af00      	add	r7, sp, #0
 8001aec:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	4618      	mov	r0, r3
 8001af4:	f003 f8ce 	bl	8004c94 <USB_ResetPort>
 8001af8:	4603      	mov	r3, r0
}
 8001afa:	4618      	mov	r0, r3
 8001afc:	3708      	adds	r7, #8
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bd80      	pop	{r7, pc}

08001b02 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001b02:	b480      	push	{r7}
 8001b04:	b083      	sub	sp, #12
 8001b06:	af00      	add	r7, sp, #0
 8001b08:	6078      	str	r0, [r7, #4]
 8001b0a:	460b      	mov	r3, r1
 8001b0c:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8001b0e:	78fb      	ldrb	r3, [r7, #3]
 8001b10:	687a      	ldr	r2, [r7, #4]
 8001b12:	212c      	movs	r1, #44	; 0x2c
 8001b14:	fb01 f303 	mul.w	r3, r1, r3
 8001b18:	4413      	add	r3, r2
 8001b1a:	3360      	adds	r3, #96	; 0x60
 8001b1c:	781b      	ldrb	r3, [r3, #0]
}
 8001b1e:	4618      	mov	r0, r3
 8001b20:	370c      	adds	r7, #12
 8001b22:	46bd      	mov	sp, r7
 8001b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b28:	4770      	bx	lr

08001b2a <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001b2a:	b480      	push	{r7}
 8001b2c:	b083      	sub	sp, #12
 8001b2e:	af00      	add	r7, sp, #0
 8001b30:	6078      	str	r0, [r7, #4]
 8001b32:	460b      	mov	r3, r1
 8001b34:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8001b36:	78fb      	ldrb	r3, [r7, #3]
 8001b38:	687a      	ldr	r2, [r7, #4]
 8001b3a:	212c      	movs	r1, #44	; 0x2c
 8001b3c:	fb01 f303 	mul.w	r3, r1, r3
 8001b40:	4413      	add	r3, r2
 8001b42:	3350      	adds	r3, #80	; 0x50
 8001b44:	681b      	ldr	r3, [r3, #0]
}
 8001b46:	4618      	mov	r0, r3
 8001b48:	370c      	adds	r7, #12
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b50:	4770      	bx	lr

08001b52 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8001b52:	b580      	push	{r7, lr}
 8001b54:	b082      	sub	sp, #8
 8001b56:	af00      	add	r7, sp, #0
 8001b58:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	4618      	mov	r0, r3
 8001b60:	f003 f912 	bl	8004d88 <USB_GetCurrentFrame>
 8001b64:	4603      	mov	r3, r0
}
 8001b66:	4618      	mov	r0, r3
 8001b68:	3708      	adds	r7, #8
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	bd80      	pop	{r7, pc}

08001b6e <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8001b6e:	b580      	push	{r7, lr}
 8001b70:	b082      	sub	sp, #8
 8001b72:	af00      	add	r7, sp, #0
 8001b74:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	f003 f8ed 	bl	8004d5a <USB_GetHostSpeed>
 8001b80:	4603      	mov	r3, r0
}
 8001b82:	4618      	mov	r0, r3
 8001b84:	3708      	adds	r7, #8
 8001b86:	46bd      	mov	sp, r7
 8001b88:	bd80      	pop	{r7, pc}

08001b8a <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001b8a:	b580      	push	{r7, lr}
 8001b8c:	b086      	sub	sp, #24
 8001b8e:	af00      	add	r7, sp, #0
 8001b90:	6078      	str	r0, [r7, #4]
 8001b92:	460b      	mov	r3, r1
 8001b94:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001b9c:	697b      	ldr	r3, [r7, #20]
 8001b9e:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8001ba0:	78fb      	ldrb	r3, [r7, #3]
 8001ba2:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	015a      	lsls	r2, r3, #5
 8001ba8:	693b      	ldr	r3, [r7, #16]
 8001baa:	4413      	add	r3, r2
 8001bac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001bb0:	689b      	ldr	r3, [r3, #8]
 8001bb2:	f003 0304 	and.w	r3, r3, #4
 8001bb6:	2b04      	cmp	r3, #4
 8001bb8:	d119      	bne.n	8001bee <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	015a      	lsls	r2, r3, #5
 8001bbe:	693b      	ldr	r3, [r7, #16]
 8001bc0:	4413      	add	r3, r2
 8001bc2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001bc6:	461a      	mov	r2, r3
 8001bc8:	2304      	movs	r3, #4
 8001bca:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	015a      	lsls	r2, r3, #5
 8001bd0:	693b      	ldr	r3, [r7, #16]
 8001bd2:	4413      	add	r3, r2
 8001bd4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001bd8:	68db      	ldr	r3, [r3, #12]
 8001bda:	68fa      	ldr	r2, [r7, #12]
 8001bdc:	0151      	lsls	r1, r2, #5
 8001bde:	693a      	ldr	r2, [r7, #16]
 8001be0:	440a      	add	r2, r1
 8001be2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001be6:	f043 0302 	orr.w	r3, r3, #2
 8001bea:	60d3      	str	r3, [r2, #12]
 8001bec:	e101      	b.n	8001df2 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	015a      	lsls	r2, r3, #5
 8001bf2:	693b      	ldr	r3, [r7, #16]
 8001bf4:	4413      	add	r3, r2
 8001bf6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001bfa:	689b      	ldr	r3, [r3, #8]
 8001bfc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c00:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001c04:	d12b      	bne.n	8001c5e <HCD_HC_IN_IRQHandler+0xd4>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	015a      	lsls	r2, r3, #5
 8001c0a:	693b      	ldr	r3, [r7, #16]
 8001c0c:	4413      	add	r3, r2
 8001c0e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001c12:	461a      	mov	r2, r3
 8001c14:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001c18:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 8001c1a:	687a      	ldr	r2, [r7, #4]
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	212c      	movs	r1, #44	; 0x2c
 8001c20:	fb01 f303 	mul.w	r3, r1, r3
 8001c24:	4413      	add	r3, r2
 8001c26:	3361      	adds	r3, #97	; 0x61
 8001c28:	2207      	movs	r2, #7
 8001c2a:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	015a      	lsls	r2, r3, #5
 8001c30:	693b      	ldr	r3, [r7, #16]
 8001c32:	4413      	add	r3, r2
 8001c34:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001c38:	68db      	ldr	r3, [r3, #12]
 8001c3a:	68fa      	ldr	r2, [r7, #12]
 8001c3c:	0151      	lsls	r1, r2, #5
 8001c3e:	693a      	ldr	r2, [r7, #16]
 8001c40:	440a      	add	r2, r1
 8001c42:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001c46:	f043 0302 	orr.w	r3, r3, #2
 8001c4a:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	68fa      	ldr	r2, [r7, #12]
 8001c52:	b2d2      	uxtb	r2, r2
 8001c54:	4611      	mov	r1, r2
 8001c56:	4618      	mov	r0, r3
 8001c58:	f003 fb09 	bl	800526e <USB_HC_Halt>
 8001c5c:	e0c9      	b.n	8001df2 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	015a      	lsls	r2, r3, #5
 8001c62:	693b      	ldr	r3, [r7, #16]
 8001c64:	4413      	add	r3, r2
 8001c66:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001c6a:	689b      	ldr	r3, [r3, #8]
 8001c6c:	f003 0320 	and.w	r3, r3, #32
 8001c70:	2b20      	cmp	r3, #32
 8001c72:	d109      	bne.n	8001c88 <HCD_HC_IN_IRQHandler+0xfe>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	015a      	lsls	r2, r3, #5
 8001c78:	693b      	ldr	r3, [r7, #16]
 8001c7a:	4413      	add	r3, r2
 8001c7c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001c80:	461a      	mov	r2, r3
 8001c82:	2320      	movs	r3, #32
 8001c84:	6093      	str	r3, [r2, #8]
 8001c86:	e0b4      	b.n	8001df2 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	015a      	lsls	r2, r3, #5
 8001c8c:	693b      	ldr	r3, [r7, #16]
 8001c8e:	4413      	add	r3, r2
 8001c90:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001c94:	689b      	ldr	r3, [r3, #8]
 8001c96:	f003 0308 	and.w	r3, r3, #8
 8001c9a:	2b08      	cmp	r3, #8
 8001c9c:	d133      	bne.n	8001d06 <HCD_HC_IN_IRQHandler+0x17c>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	015a      	lsls	r2, r3, #5
 8001ca2:	693b      	ldr	r3, [r7, #16]
 8001ca4:	4413      	add	r3, r2
 8001ca6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001caa:	68db      	ldr	r3, [r3, #12]
 8001cac:	68fa      	ldr	r2, [r7, #12]
 8001cae:	0151      	lsls	r1, r2, #5
 8001cb0:	693a      	ldr	r2, [r7, #16]
 8001cb2:	440a      	add	r2, r1
 8001cb4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001cb8:	f043 0302 	orr.w	r3, r3, #2
 8001cbc:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 8001cbe:	687a      	ldr	r2, [r7, #4]
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	212c      	movs	r1, #44	; 0x2c
 8001cc4:	fb01 f303 	mul.w	r3, r1, r3
 8001cc8:	4413      	add	r3, r2
 8001cca:	3361      	adds	r3, #97	; 0x61
 8001ccc:	2205      	movs	r2, #5
 8001cce:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	015a      	lsls	r2, r3, #5
 8001cd4:	693b      	ldr	r3, [r7, #16]
 8001cd6:	4413      	add	r3, r2
 8001cd8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001cdc:	461a      	mov	r2, r3
 8001cde:	2310      	movs	r3, #16
 8001ce0:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	015a      	lsls	r2, r3, #5
 8001ce6:	693b      	ldr	r3, [r7, #16]
 8001ce8:	4413      	add	r3, r2
 8001cea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001cee:	461a      	mov	r2, r3
 8001cf0:	2308      	movs	r3, #8
 8001cf2:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	68fa      	ldr	r2, [r7, #12]
 8001cfa:	b2d2      	uxtb	r2, r2
 8001cfc:	4611      	mov	r1, r2
 8001cfe:	4618      	mov	r0, r3
 8001d00:	f003 fab5 	bl	800526e <USB_HC_Halt>
 8001d04:	e075      	b.n	8001df2 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	015a      	lsls	r2, r3, #5
 8001d0a:	693b      	ldr	r3, [r7, #16]
 8001d0c:	4413      	add	r3, r2
 8001d0e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d12:	689b      	ldr	r3, [r3, #8]
 8001d14:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001d18:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001d1c:	d134      	bne.n	8001d88 <HCD_HC_IN_IRQHandler+0x1fe>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	015a      	lsls	r2, r3, #5
 8001d22:	693b      	ldr	r3, [r7, #16]
 8001d24:	4413      	add	r3, r2
 8001d26:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d2a:	68db      	ldr	r3, [r3, #12]
 8001d2c:	68fa      	ldr	r2, [r7, #12]
 8001d2e:	0151      	lsls	r1, r2, #5
 8001d30:	693a      	ldr	r2, [r7, #16]
 8001d32:	440a      	add	r2, r1
 8001d34:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001d38:	f043 0302 	orr.w	r3, r3, #2
 8001d3c:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8001d3e:	687a      	ldr	r2, [r7, #4]
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	212c      	movs	r1, #44	; 0x2c
 8001d44:	fb01 f303 	mul.w	r3, r1, r3
 8001d48:	4413      	add	r3, r2
 8001d4a:	3361      	adds	r3, #97	; 0x61
 8001d4c:	2208      	movs	r2, #8
 8001d4e:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	015a      	lsls	r2, r3, #5
 8001d54:	693b      	ldr	r3, [r7, #16]
 8001d56:	4413      	add	r3, r2
 8001d58:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d5c:	461a      	mov	r2, r3
 8001d5e:	2310      	movs	r3, #16
 8001d60:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	015a      	lsls	r2, r3, #5
 8001d66:	693b      	ldr	r3, [r7, #16]
 8001d68:	4413      	add	r3, r2
 8001d6a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d6e:	461a      	mov	r2, r3
 8001d70:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001d74:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	68fa      	ldr	r2, [r7, #12]
 8001d7c:	b2d2      	uxtb	r2, r2
 8001d7e:	4611      	mov	r1, r2
 8001d80:	4618      	mov	r0, r3
 8001d82:	f003 fa74 	bl	800526e <USB_HC_Halt>
 8001d86:	e034      	b.n	8001df2 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	015a      	lsls	r2, r3, #5
 8001d8c:	693b      	ldr	r3, [r7, #16]
 8001d8e:	4413      	add	r3, r2
 8001d90:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d94:	689b      	ldr	r3, [r3, #8]
 8001d96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d9a:	2b80      	cmp	r3, #128	; 0x80
 8001d9c:	d129      	bne.n	8001df2 <HCD_HC_IN_IRQHandler+0x268>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	015a      	lsls	r2, r3, #5
 8001da2:	693b      	ldr	r3, [r7, #16]
 8001da4:	4413      	add	r3, r2
 8001da6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001daa:	68db      	ldr	r3, [r3, #12]
 8001dac:	68fa      	ldr	r2, [r7, #12]
 8001dae:	0151      	lsls	r1, r2, #5
 8001db0:	693a      	ldr	r2, [r7, #16]
 8001db2:	440a      	add	r2, r1
 8001db4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001db8:	f043 0302 	orr.w	r3, r3, #2
 8001dbc:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8001dbe:	687a      	ldr	r2, [r7, #4]
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	212c      	movs	r1, #44	; 0x2c
 8001dc4:	fb01 f303 	mul.w	r3, r1, r3
 8001dc8:	4413      	add	r3, r2
 8001dca:	3361      	adds	r3, #97	; 0x61
 8001dcc:	2206      	movs	r2, #6
 8001dce:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	68fa      	ldr	r2, [r7, #12]
 8001dd6:	b2d2      	uxtb	r2, r2
 8001dd8:	4611      	mov	r1, r2
 8001dda:	4618      	mov	r0, r3
 8001ddc:	f003 fa47 	bl	800526e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	015a      	lsls	r2, r3, #5
 8001de4:	693b      	ldr	r3, [r7, #16]
 8001de6:	4413      	add	r3, r2
 8001de8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001dec:	461a      	mov	r2, r3
 8001dee:	2380      	movs	r3, #128	; 0x80
 8001df0:	6093      	str	r3, [r2, #8]
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	015a      	lsls	r2, r3, #5
 8001df6:	693b      	ldr	r3, [r7, #16]
 8001df8:	4413      	add	r3, r2
 8001dfa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001dfe:	689b      	ldr	r3, [r3, #8]
 8001e00:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001e04:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001e08:	d122      	bne.n	8001e50 <HCD_HC_IN_IRQHandler+0x2c6>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	015a      	lsls	r2, r3, #5
 8001e0e:	693b      	ldr	r3, [r7, #16]
 8001e10:	4413      	add	r3, r2
 8001e12:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e16:	68db      	ldr	r3, [r3, #12]
 8001e18:	68fa      	ldr	r2, [r7, #12]
 8001e1a:	0151      	lsls	r1, r2, #5
 8001e1c:	693a      	ldr	r2, [r7, #16]
 8001e1e:	440a      	add	r2, r1
 8001e20:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001e24:	f043 0302 	orr.w	r3, r3, #2
 8001e28:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	68fa      	ldr	r2, [r7, #12]
 8001e30:	b2d2      	uxtb	r2, r2
 8001e32:	4611      	mov	r1, r2
 8001e34:	4618      	mov	r0, r3
 8001e36:	f003 fa1a 	bl	800526e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	015a      	lsls	r2, r3, #5
 8001e3e:	693b      	ldr	r3, [r7, #16]
 8001e40:	4413      	add	r3, r2
 8001e42:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e46:	461a      	mov	r2, r3
 8001e48:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001e4c:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8001e4e:	e2ba      	b.n	80023c6 <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	015a      	lsls	r2, r3, #5
 8001e54:	693b      	ldr	r3, [r7, #16]
 8001e56:	4413      	add	r3, r2
 8001e58:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e5c:	689b      	ldr	r3, [r3, #8]
 8001e5e:	f003 0301 	and.w	r3, r3, #1
 8001e62:	2b01      	cmp	r3, #1
 8001e64:	f040 811b 	bne.w	800209e <HCD_HC_IN_IRQHandler+0x514>
    if (hhcd->Init.dma_enable != 0U)
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	691b      	ldr	r3, [r3, #16]
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d019      	beq.n	8001ea4 <HCD_HC_IN_IRQHandler+0x31a>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8001e70:	687a      	ldr	r2, [r7, #4]
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	212c      	movs	r1, #44	; 0x2c
 8001e76:	fb01 f303 	mul.w	r3, r1, r3
 8001e7a:	4413      	add	r3, r2
 8001e7c:	3348      	adds	r3, #72	; 0x48
 8001e7e:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	0159      	lsls	r1, r3, #5
 8001e84:	693b      	ldr	r3, [r7, #16]
 8001e86:	440b      	add	r3, r1
 8001e88:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e8c:	691b      	ldr	r3, [r3, #16]
 8001e8e:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8001e92:	1ad2      	subs	r2, r2, r3
 8001e94:	6879      	ldr	r1, [r7, #4]
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	202c      	movs	r0, #44	; 0x2c
 8001e9a:	fb00 f303 	mul.w	r3, r0, r3
 8001e9e:	440b      	add	r3, r1
 8001ea0:	3350      	adds	r3, #80	; 0x50
 8001ea2:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 8001ea4:	687a      	ldr	r2, [r7, #4]
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	212c      	movs	r1, #44	; 0x2c
 8001eaa:	fb01 f303 	mul.w	r3, r1, r3
 8001eae:	4413      	add	r3, r2
 8001eb0:	3361      	adds	r3, #97	; 0x61
 8001eb2:	2201      	movs	r2, #1
 8001eb4:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8001eb6:	687a      	ldr	r2, [r7, #4]
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	212c      	movs	r1, #44	; 0x2c
 8001ebc:	fb01 f303 	mul.w	r3, r1, r3
 8001ec0:	4413      	add	r3, r2
 8001ec2:	335c      	adds	r3, #92	; 0x5c
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	015a      	lsls	r2, r3, #5
 8001ecc:	693b      	ldr	r3, [r7, #16]
 8001ece:	4413      	add	r3, r2
 8001ed0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ed4:	461a      	mov	r2, r3
 8001ed6:	2301      	movs	r3, #1
 8001ed8:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8001eda:	687a      	ldr	r2, [r7, #4]
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	212c      	movs	r1, #44	; 0x2c
 8001ee0:	fb01 f303 	mul.w	r3, r1, r3
 8001ee4:	4413      	add	r3, r2
 8001ee6:	333f      	adds	r3, #63	; 0x3f
 8001ee8:	781b      	ldrb	r3, [r3, #0]
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d009      	beq.n	8001f02 <HCD_HC_IN_IRQHandler+0x378>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8001eee:	687a      	ldr	r2, [r7, #4]
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	212c      	movs	r1, #44	; 0x2c
 8001ef4:	fb01 f303 	mul.w	r3, r1, r3
 8001ef8:	4413      	add	r3, r2
 8001efa:	333f      	adds	r3, #63	; 0x3f
 8001efc:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8001efe:	2b02      	cmp	r3, #2
 8001f00:	d121      	bne.n	8001f46 <HCD_HC_IN_IRQHandler+0x3bc>
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	015a      	lsls	r2, r3, #5
 8001f06:	693b      	ldr	r3, [r7, #16]
 8001f08:	4413      	add	r3, r2
 8001f0a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f0e:	68db      	ldr	r3, [r3, #12]
 8001f10:	68fa      	ldr	r2, [r7, #12]
 8001f12:	0151      	lsls	r1, r2, #5
 8001f14:	693a      	ldr	r2, [r7, #16]
 8001f16:	440a      	add	r2, r1
 8001f18:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001f1c:	f043 0302 	orr.w	r3, r3, #2
 8001f20:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	68fa      	ldr	r2, [r7, #12]
 8001f28:	b2d2      	uxtb	r2, r2
 8001f2a:	4611      	mov	r1, r2
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	f003 f99e 	bl	800526e <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	015a      	lsls	r2, r3, #5
 8001f36:	693b      	ldr	r3, [r7, #16]
 8001f38:	4413      	add	r3, r2
 8001f3a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f3e:	461a      	mov	r2, r3
 8001f40:	2310      	movs	r3, #16
 8001f42:	6093      	str	r3, [r2, #8]
 8001f44:	e066      	b.n	8002014 <HCD_HC_IN_IRQHandler+0x48a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8001f46:	687a      	ldr	r2, [r7, #4]
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	212c      	movs	r1, #44	; 0x2c
 8001f4c:	fb01 f303 	mul.w	r3, r1, r3
 8001f50:	4413      	add	r3, r2
 8001f52:	333f      	adds	r3, #63	; 0x3f
 8001f54:	781b      	ldrb	r3, [r3, #0]
 8001f56:	2b03      	cmp	r3, #3
 8001f58:	d127      	bne.n	8001faa <HCD_HC_IN_IRQHandler+0x420>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	015a      	lsls	r2, r3, #5
 8001f5e:	693b      	ldr	r3, [r7, #16]
 8001f60:	4413      	add	r3, r2
 8001f62:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	68fa      	ldr	r2, [r7, #12]
 8001f6a:	0151      	lsls	r1, r2, #5
 8001f6c:	693a      	ldr	r2, [r7, #16]
 8001f6e:	440a      	add	r2, r1
 8001f70:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001f74:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001f78:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8001f7a:	687a      	ldr	r2, [r7, #4]
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	212c      	movs	r1, #44	; 0x2c
 8001f80:	fb01 f303 	mul.w	r3, r1, r3
 8001f84:	4413      	add	r3, r2
 8001f86:	3360      	adds	r3, #96	; 0x60
 8001f88:	2201      	movs	r2, #1
 8001f8a:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	b2d9      	uxtb	r1, r3
 8001f90:	687a      	ldr	r2, [r7, #4]
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	202c      	movs	r0, #44	; 0x2c
 8001f96:	fb00 f303 	mul.w	r3, r0, r3
 8001f9a:	4413      	add	r3, r2
 8001f9c:	3360      	adds	r3, #96	; 0x60
 8001f9e:	781b      	ldrb	r3, [r3, #0]
 8001fa0:	461a      	mov	r2, r3
 8001fa2:	6878      	ldr	r0, [r7, #4]
 8001fa4:	f005 fb20 	bl	80075e8 <HAL_HCD_HC_NotifyURBChange_Callback>
 8001fa8:	e034      	b.n	8002014 <HCD_HC_IN_IRQHandler+0x48a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC)
 8001faa:	687a      	ldr	r2, [r7, #4]
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	212c      	movs	r1, #44	; 0x2c
 8001fb0:	fb01 f303 	mul.w	r3, r1, r3
 8001fb4:	4413      	add	r3, r2
 8001fb6:	333f      	adds	r3, #63	; 0x3f
 8001fb8:	781b      	ldrb	r3, [r3, #0]
 8001fba:	2b01      	cmp	r3, #1
 8001fbc:	d12a      	bne.n	8002014 <HCD_HC_IN_IRQHandler+0x48a>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8001fbe:	687a      	ldr	r2, [r7, #4]
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	212c      	movs	r1, #44	; 0x2c
 8001fc4:	fb01 f303 	mul.w	r3, r1, r3
 8001fc8:	4413      	add	r3, r2
 8001fca:	3360      	adds	r3, #96	; 0x60
 8001fcc:	2201      	movs	r2, #1
 8001fce:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].toggle_in ^= 1U;
 8001fd0:	687a      	ldr	r2, [r7, #4]
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	212c      	movs	r1, #44	; 0x2c
 8001fd6:	fb01 f303 	mul.w	r3, r1, r3
 8001fda:	4413      	add	r3, r2
 8001fdc:	3354      	adds	r3, #84	; 0x54
 8001fde:	781b      	ldrb	r3, [r3, #0]
 8001fe0:	f083 0301 	eor.w	r3, r3, #1
 8001fe4:	b2d8      	uxtb	r0, r3
 8001fe6:	687a      	ldr	r2, [r7, #4]
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	212c      	movs	r1, #44	; 0x2c
 8001fec:	fb01 f303 	mul.w	r3, r1, r3
 8001ff0:	4413      	add	r3, r2
 8001ff2:	3354      	adds	r3, #84	; 0x54
 8001ff4:	4602      	mov	r2, r0
 8001ff6:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	b2d9      	uxtb	r1, r3
 8001ffc:	687a      	ldr	r2, [r7, #4]
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	202c      	movs	r0, #44	; 0x2c
 8002002:	fb00 f303 	mul.w	r3, r0, r3
 8002006:	4413      	add	r3, r2
 8002008:	3360      	adds	r3, #96	; 0x60
 800200a:	781b      	ldrb	r3, [r3, #0]
 800200c:	461a      	mov	r2, r3
 800200e:	6878      	ldr	r0, [r7, #4]
 8002010:	f005 faea 	bl	80075e8 <HAL_HCD_HC_NotifyURBChange_Callback>
    if (hhcd->Init.dma_enable == 1U)
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	691b      	ldr	r3, [r3, #16]
 8002018:	2b01      	cmp	r3, #1
 800201a:	d12b      	bne.n	8002074 <HCD_HC_IN_IRQHandler+0x4ea>
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 800201c:	687a      	ldr	r2, [r7, #4]
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	212c      	movs	r1, #44	; 0x2c
 8002022:	fb01 f303 	mul.w	r3, r1, r3
 8002026:	4413      	add	r3, r2
 8002028:	3348      	adds	r3, #72	; 0x48
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	6879      	ldr	r1, [r7, #4]
 800202e:	68fa      	ldr	r2, [r7, #12]
 8002030:	202c      	movs	r0, #44	; 0x2c
 8002032:	fb00 f202 	mul.w	r2, r0, r2
 8002036:	440a      	add	r2, r1
 8002038:	3240      	adds	r2, #64	; 0x40
 800203a:	8812      	ldrh	r2, [r2, #0]
 800203c:	fbb3 f3f2 	udiv	r3, r3, r2
 8002040:	f003 0301 	and.w	r3, r3, #1
 8002044:	2b00      	cmp	r3, #0
 8002046:	f000 81be 	beq.w	80023c6 <HCD_HC_IN_IRQHandler+0x83c>
        hhcd->hc[ch_num].toggle_in ^= 1U;
 800204a:	687a      	ldr	r2, [r7, #4]
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	212c      	movs	r1, #44	; 0x2c
 8002050:	fb01 f303 	mul.w	r3, r1, r3
 8002054:	4413      	add	r3, r2
 8002056:	3354      	adds	r3, #84	; 0x54
 8002058:	781b      	ldrb	r3, [r3, #0]
 800205a:	f083 0301 	eor.w	r3, r3, #1
 800205e:	b2d8      	uxtb	r0, r3
 8002060:	687a      	ldr	r2, [r7, #4]
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	212c      	movs	r1, #44	; 0x2c
 8002066:	fb01 f303 	mul.w	r3, r1, r3
 800206a:	4413      	add	r3, r2
 800206c:	3354      	adds	r3, #84	; 0x54
 800206e:	4602      	mov	r2, r0
 8002070:	701a      	strb	r2, [r3, #0]
}
 8002072:	e1a8      	b.n	80023c6 <HCD_HC_IN_IRQHandler+0x83c>
      hhcd->hc[ch_num].toggle_in ^= 1U;
 8002074:	687a      	ldr	r2, [r7, #4]
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	212c      	movs	r1, #44	; 0x2c
 800207a:	fb01 f303 	mul.w	r3, r1, r3
 800207e:	4413      	add	r3, r2
 8002080:	3354      	adds	r3, #84	; 0x54
 8002082:	781b      	ldrb	r3, [r3, #0]
 8002084:	f083 0301 	eor.w	r3, r3, #1
 8002088:	b2d8      	uxtb	r0, r3
 800208a:	687a      	ldr	r2, [r7, #4]
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	212c      	movs	r1, #44	; 0x2c
 8002090:	fb01 f303 	mul.w	r3, r1, r3
 8002094:	4413      	add	r3, r2
 8002096:	3354      	adds	r3, #84	; 0x54
 8002098:	4602      	mov	r2, r0
 800209a:	701a      	strb	r2, [r3, #0]
}
 800209c:	e193      	b.n	80023c6 <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	015a      	lsls	r2, r3, #5
 80020a2:	693b      	ldr	r3, [r7, #16]
 80020a4:	4413      	add	r3, r2
 80020a6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80020aa:	689b      	ldr	r3, [r3, #8]
 80020ac:	f003 0302 	and.w	r3, r3, #2
 80020b0:	2b02      	cmp	r3, #2
 80020b2:	f040 8106 	bne.w	80022c2 <HCD_HC_IN_IRQHandler+0x738>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	015a      	lsls	r2, r3, #5
 80020ba:	693b      	ldr	r3, [r7, #16]
 80020bc:	4413      	add	r3, r2
 80020be:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80020c2:	68db      	ldr	r3, [r3, #12]
 80020c4:	68fa      	ldr	r2, [r7, #12]
 80020c6:	0151      	lsls	r1, r2, #5
 80020c8:	693a      	ldr	r2, [r7, #16]
 80020ca:	440a      	add	r2, r1
 80020cc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80020d0:	f023 0302 	bic.w	r3, r3, #2
 80020d4:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 80020d6:	687a      	ldr	r2, [r7, #4]
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	212c      	movs	r1, #44	; 0x2c
 80020dc:	fb01 f303 	mul.w	r3, r1, r3
 80020e0:	4413      	add	r3, r2
 80020e2:	3361      	adds	r3, #97	; 0x61
 80020e4:	781b      	ldrb	r3, [r3, #0]
 80020e6:	2b01      	cmp	r3, #1
 80020e8:	d109      	bne.n	80020fe <HCD_HC_IN_IRQHandler+0x574>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 80020ea:	687a      	ldr	r2, [r7, #4]
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	212c      	movs	r1, #44	; 0x2c
 80020f0:	fb01 f303 	mul.w	r3, r1, r3
 80020f4:	4413      	add	r3, r2
 80020f6:	3360      	adds	r3, #96	; 0x60
 80020f8:	2201      	movs	r2, #1
 80020fa:	701a      	strb	r2, [r3, #0]
 80020fc:	e0c9      	b.n	8002292 <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 80020fe:	687a      	ldr	r2, [r7, #4]
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	212c      	movs	r1, #44	; 0x2c
 8002104:	fb01 f303 	mul.w	r3, r1, r3
 8002108:	4413      	add	r3, r2
 800210a:	3361      	adds	r3, #97	; 0x61
 800210c:	781b      	ldrb	r3, [r3, #0]
 800210e:	2b05      	cmp	r3, #5
 8002110:	d109      	bne.n	8002126 <HCD_HC_IN_IRQHandler+0x59c>
      hhcd->hc[ch_num].urb_state = URB_STALL;
 8002112:	687a      	ldr	r2, [r7, #4]
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	212c      	movs	r1, #44	; 0x2c
 8002118:	fb01 f303 	mul.w	r3, r1, r3
 800211c:	4413      	add	r3, r2
 800211e:	3360      	adds	r3, #96	; 0x60
 8002120:	2205      	movs	r2, #5
 8002122:	701a      	strb	r2, [r3, #0]
 8002124:	e0b5      	b.n	8002292 <HCD_HC_IN_IRQHandler+0x708>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002126:	687a      	ldr	r2, [r7, #4]
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	212c      	movs	r1, #44	; 0x2c
 800212c:	fb01 f303 	mul.w	r3, r1, r3
 8002130:	4413      	add	r3, r2
 8002132:	3361      	adds	r3, #97	; 0x61
 8002134:	781b      	ldrb	r3, [r3, #0]
 8002136:	2b06      	cmp	r3, #6
 8002138:	d009      	beq.n	800214e <HCD_HC_IN_IRQHandler+0x5c4>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 800213a:	687a      	ldr	r2, [r7, #4]
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	212c      	movs	r1, #44	; 0x2c
 8002140:	fb01 f303 	mul.w	r3, r1, r3
 8002144:	4413      	add	r3, r2
 8002146:	3361      	adds	r3, #97	; 0x61
 8002148:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 800214a:	2b08      	cmp	r3, #8
 800214c:	d150      	bne.n	80021f0 <HCD_HC_IN_IRQHandler+0x666>
      hhcd->hc[ch_num].ErrCnt++;
 800214e:	687a      	ldr	r2, [r7, #4]
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	212c      	movs	r1, #44	; 0x2c
 8002154:	fb01 f303 	mul.w	r3, r1, r3
 8002158:	4413      	add	r3, r2
 800215a:	335c      	adds	r3, #92	; 0x5c
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	1c5a      	adds	r2, r3, #1
 8002160:	6879      	ldr	r1, [r7, #4]
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	202c      	movs	r0, #44	; 0x2c
 8002166:	fb00 f303 	mul.w	r3, r0, r3
 800216a:	440b      	add	r3, r1
 800216c:	335c      	adds	r3, #92	; 0x5c
 800216e:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8002170:	687a      	ldr	r2, [r7, #4]
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	212c      	movs	r1, #44	; 0x2c
 8002176:	fb01 f303 	mul.w	r3, r1, r3
 800217a:	4413      	add	r3, r2
 800217c:	335c      	adds	r3, #92	; 0x5c
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	2b02      	cmp	r3, #2
 8002182:	d912      	bls.n	80021aa <HCD_HC_IN_IRQHandler+0x620>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8002184:	687a      	ldr	r2, [r7, #4]
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	212c      	movs	r1, #44	; 0x2c
 800218a:	fb01 f303 	mul.w	r3, r1, r3
 800218e:	4413      	add	r3, r2
 8002190:	335c      	adds	r3, #92	; 0x5c
 8002192:	2200      	movs	r2, #0
 8002194:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002196:	687a      	ldr	r2, [r7, #4]
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	212c      	movs	r1, #44	; 0x2c
 800219c:	fb01 f303 	mul.w	r3, r1, r3
 80021a0:	4413      	add	r3, r2
 80021a2:	3360      	adds	r3, #96	; 0x60
 80021a4:	2204      	movs	r2, #4
 80021a6:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80021a8:	e073      	b.n	8002292 <HCD_HC_IN_IRQHandler+0x708>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80021aa:	687a      	ldr	r2, [r7, #4]
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	212c      	movs	r1, #44	; 0x2c
 80021b0:	fb01 f303 	mul.w	r3, r1, r3
 80021b4:	4413      	add	r3, r2
 80021b6:	3360      	adds	r3, #96	; 0x60
 80021b8:	2202      	movs	r2, #2
 80021ba:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	015a      	lsls	r2, r3, #5
 80021c0:	693b      	ldr	r3, [r7, #16]
 80021c2:	4413      	add	r3, r2
 80021c4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80021cc:	68bb      	ldr	r3, [r7, #8]
 80021ce:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80021d2:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80021d4:	68bb      	ldr	r3, [r7, #8]
 80021d6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80021da:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	015a      	lsls	r2, r3, #5
 80021e0:	693b      	ldr	r3, [r7, #16]
 80021e2:	4413      	add	r3, r2
 80021e4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80021e8:	461a      	mov	r2, r3
 80021ea:	68bb      	ldr	r3, [r7, #8]
 80021ec:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80021ee:	e050      	b.n	8002292 <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 80021f0:	687a      	ldr	r2, [r7, #4]
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	212c      	movs	r1, #44	; 0x2c
 80021f6:	fb01 f303 	mul.w	r3, r1, r3
 80021fa:	4413      	add	r3, r2
 80021fc:	3361      	adds	r3, #97	; 0x61
 80021fe:	781b      	ldrb	r3, [r3, #0]
 8002200:	2b03      	cmp	r3, #3
 8002202:	d122      	bne.n	800224a <HCD_HC_IN_IRQHandler+0x6c0>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8002204:	687a      	ldr	r2, [r7, #4]
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	212c      	movs	r1, #44	; 0x2c
 800220a:	fb01 f303 	mul.w	r3, r1, r3
 800220e:	4413      	add	r3, r2
 8002210:	3360      	adds	r3, #96	; 0x60
 8002212:	2202      	movs	r2, #2
 8002214:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	015a      	lsls	r2, r3, #5
 800221a:	693b      	ldr	r3, [r7, #16]
 800221c:	4413      	add	r3, r2
 800221e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002226:	68bb      	ldr	r3, [r7, #8]
 8002228:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800222c:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 800222e:	68bb      	ldr	r3, [r7, #8]
 8002230:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002234:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	015a      	lsls	r2, r3, #5
 800223a:	693b      	ldr	r3, [r7, #16]
 800223c:	4413      	add	r3, r2
 800223e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002242:	461a      	mov	r2, r3
 8002244:	68bb      	ldr	r3, [r7, #8]
 8002246:	6013      	str	r3, [r2, #0]
 8002248:	e023      	b.n	8002292 <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 800224a:	687a      	ldr	r2, [r7, #4]
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	212c      	movs	r1, #44	; 0x2c
 8002250:	fb01 f303 	mul.w	r3, r1, r3
 8002254:	4413      	add	r3, r2
 8002256:	3361      	adds	r3, #97	; 0x61
 8002258:	781b      	ldrb	r3, [r3, #0]
 800225a:	2b07      	cmp	r3, #7
 800225c:	d119      	bne.n	8002292 <HCD_HC_IN_IRQHandler+0x708>
      hhcd->hc[ch_num].ErrCnt++;
 800225e:	687a      	ldr	r2, [r7, #4]
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	212c      	movs	r1, #44	; 0x2c
 8002264:	fb01 f303 	mul.w	r3, r1, r3
 8002268:	4413      	add	r3, r2
 800226a:	335c      	adds	r3, #92	; 0x5c
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	1c5a      	adds	r2, r3, #1
 8002270:	6879      	ldr	r1, [r7, #4]
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	202c      	movs	r0, #44	; 0x2c
 8002276:	fb00 f303 	mul.w	r3, r0, r3
 800227a:	440b      	add	r3, r1
 800227c:	335c      	adds	r3, #92	; 0x5c
 800227e:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002280:	687a      	ldr	r2, [r7, #4]
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	212c      	movs	r1, #44	; 0x2c
 8002286:	fb01 f303 	mul.w	r3, r1, r3
 800228a:	4413      	add	r3, r2
 800228c:	3360      	adds	r3, #96	; 0x60
 800228e:	2204      	movs	r2, #4
 8002290:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	015a      	lsls	r2, r3, #5
 8002296:	693b      	ldr	r3, [r7, #16]
 8002298:	4413      	add	r3, r2
 800229a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800229e:	461a      	mov	r2, r3
 80022a0:	2302      	movs	r3, #2
 80022a2:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	b2d9      	uxtb	r1, r3
 80022a8:	687a      	ldr	r2, [r7, #4]
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	202c      	movs	r0, #44	; 0x2c
 80022ae:	fb00 f303 	mul.w	r3, r0, r3
 80022b2:	4413      	add	r3, r2
 80022b4:	3360      	adds	r3, #96	; 0x60
 80022b6:	781b      	ldrb	r3, [r3, #0]
 80022b8:	461a      	mov	r2, r3
 80022ba:	6878      	ldr	r0, [r7, #4]
 80022bc:	f005 f994 	bl	80075e8 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 80022c0:	e081      	b.n	80023c6 <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	015a      	lsls	r2, r3, #5
 80022c6:	693b      	ldr	r3, [r7, #16]
 80022c8:	4413      	add	r3, r2
 80022ca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80022ce:	689b      	ldr	r3, [r3, #8]
 80022d0:	f003 0310 	and.w	r3, r3, #16
 80022d4:	2b10      	cmp	r3, #16
 80022d6:	d176      	bne.n	80023c6 <HCD_HC_IN_IRQHandler+0x83c>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 80022d8:	687a      	ldr	r2, [r7, #4]
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	212c      	movs	r1, #44	; 0x2c
 80022de:	fb01 f303 	mul.w	r3, r1, r3
 80022e2:	4413      	add	r3, r2
 80022e4:	333f      	adds	r3, #63	; 0x3f
 80022e6:	781b      	ldrb	r3, [r3, #0]
 80022e8:	2b03      	cmp	r3, #3
 80022ea:	d121      	bne.n	8002330 <HCD_HC_IN_IRQHandler+0x7a6>
      hhcd->hc[ch_num].ErrCnt = 0U;
 80022ec:	687a      	ldr	r2, [r7, #4]
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	212c      	movs	r1, #44	; 0x2c
 80022f2:	fb01 f303 	mul.w	r3, r1, r3
 80022f6:	4413      	add	r3, r2
 80022f8:	335c      	adds	r3, #92	; 0x5c
 80022fa:	2200      	movs	r2, #0
 80022fc:	601a      	str	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	015a      	lsls	r2, r3, #5
 8002302:	693b      	ldr	r3, [r7, #16]
 8002304:	4413      	add	r3, r2
 8002306:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800230a:	68db      	ldr	r3, [r3, #12]
 800230c:	68fa      	ldr	r2, [r7, #12]
 800230e:	0151      	lsls	r1, r2, #5
 8002310:	693a      	ldr	r2, [r7, #16]
 8002312:	440a      	add	r2, r1
 8002314:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002318:	f043 0302 	orr.w	r3, r3, #2
 800231c:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	68fa      	ldr	r2, [r7, #12]
 8002324:	b2d2      	uxtb	r2, r2
 8002326:	4611      	mov	r1, r2
 8002328:	4618      	mov	r0, r3
 800232a:	f002 ffa0 	bl	800526e <USB_HC_Halt>
 800232e:	e041      	b.n	80023b4 <HCD_HC_IN_IRQHandler+0x82a>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8002330:	687a      	ldr	r2, [r7, #4]
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	212c      	movs	r1, #44	; 0x2c
 8002336:	fb01 f303 	mul.w	r3, r1, r3
 800233a:	4413      	add	r3, r2
 800233c:	333f      	adds	r3, #63	; 0x3f
 800233e:	781b      	ldrb	r3, [r3, #0]
 8002340:	2b00      	cmp	r3, #0
 8002342:	d009      	beq.n	8002358 <HCD_HC_IN_IRQHandler+0x7ce>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8002344:	687a      	ldr	r2, [r7, #4]
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	212c      	movs	r1, #44	; 0x2c
 800234a:	fb01 f303 	mul.w	r3, r1, r3
 800234e:	4413      	add	r3, r2
 8002350:	333f      	adds	r3, #63	; 0x3f
 8002352:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8002354:	2b02      	cmp	r3, #2
 8002356:	d12d      	bne.n	80023b4 <HCD_HC_IN_IRQHandler+0x82a>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8002358:	687a      	ldr	r2, [r7, #4]
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	212c      	movs	r1, #44	; 0x2c
 800235e:	fb01 f303 	mul.w	r3, r1, r3
 8002362:	4413      	add	r3, r2
 8002364:	335c      	adds	r3, #92	; 0x5c
 8002366:	2200      	movs	r2, #0
 8002368:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	691b      	ldr	r3, [r3, #16]
 800236e:	2b00      	cmp	r3, #0
 8002370:	d120      	bne.n	80023b4 <HCD_HC_IN_IRQHandler+0x82a>
        hhcd->hc[ch_num].state = HC_NAK;
 8002372:	687a      	ldr	r2, [r7, #4]
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	212c      	movs	r1, #44	; 0x2c
 8002378:	fb01 f303 	mul.w	r3, r1, r3
 800237c:	4413      	add	r3, r2
 800237e:	3361      	adds	r3, #97	; 0x61
 8002380:	2203      	movs	r2, #3
 8002382:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	015a      	lsls	r2, r3, #5
 8002388:	693b      	ldr	r3, [r7, #16]
 800238a:	4413      	add	r3, r2
 800238c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002390:	68db      	ldr	r3, [r3, #12]
 8002392:	68fa      	ldr	r2, [r7, #12]
 8002394:	0151      	lsls	r1, r2, #5
 8002396:	693a      	ldr	r2, [r7, #16]
 8002398:	440a      	add	r2, r1
 800239a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800239e:	f043 0302 	orr.w	r3, r3, #2
 80023a2:	60d3      	str	r3, [r2, #12]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	68fa      	ldr	r2, [r7, #12]
 80023aa:	b2d2      	uxtb	r2, r2
 80023ac:	4611      	mov	r1, r2
 80023ae:	4618      	mov	r0, r3
 80023b0:	f002 ff5d 	bl	800526e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	015a      	lsls	r2, r3, #5
 80023b8:	693b      	ldr	r3, [r7, #16]
 80023ba:	4413      	add	r3, r2
 80023bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80023c0:	461a      	mov	r2, r3
 80023c2:	2310      	movs	r3, #16
 80023c4:	6093      	str	r3, [r2, #8]
}
 80023c6:	bf00      	nop
 80023c8:	3718      	adds	r7, #24
 80023ca:	46bd      	mov	sp, r7
 80023cc:	bd80      	pop	{r7, pc}

080023ce <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80023ce:	b580      	push	{r7, lr}
 80023d0:	b088      	sub	sp, #32
 80023d2:	af00      	add	r7, sp, #0
 80023d4:	6078      	str	r0, [r7, #4]
 80023d6:	460b      	mov	r3, r1
 80023d8:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80023e0:	69fb      	ldr	r3, [r7, #28]
 80023e2:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)chnum;
 80023e4:	78fb      	ldrb	r3, [r7, #3]
 80023e6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t num_packets;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 80023e8:	697b      	ldr	r3, [r7, #20]
 80023ea:	015a      	lsls	r2, r3, #5
 80023ec:	69bb      	ldr	r3, [r7, #24]
 80023ee:	4413      	add	r3, r2
 80023f0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80023f4:	689b      	ldr	r3, [r3, #8]
 80023f6:	f003 0304 	and.w	r3, r3, #4
 80023fa:	2b04      	cmp	r3, #4
 80023fc:	d119      	bne.n	8002432 <HCD_HC_OUT_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 80023fe:	697b      	ldr	r3, [r7, #20]
 8002400:	015a      	lsls	r2, r3, #5
 8002402:	69bb      	ldr	r3, [r7, #24]
 8002404:	4413      	add	r3, r2
 8002406:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800240a:	461a      	mov	r2, r3
 800240c:	2304      	movs	r3, #4
 800240e:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002410:	697b      	ldr	r3, [r7, #20]
 8002412:	015a      	lsls	r2, r3, #5
 8002414:	69bb      	ldr	r3, [r7, #24]
 8002416:	4413      	add	r3, r2
 8002418:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800241c:	68db      	ldr	r3, [r3, #12]
 800241e:	697a      	ldr	r2, [r7, #20]
 8002420:	0151      	lsls	r1, r2, #5
 8002422:	69ba      	ldr	r2, [r7, #24]
 8002424:	440a      	add	r2, r1
 8002426:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800242a:	f043 0302 	orr.w	r3, r3, #2
 800242e:	60d3      	str	r3, [r2, #12]
  }
  else
  {
    /* ... */
  }
}
 8002430:	e3ca      	b.n	8002bc8 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8002432:	697b      	ldr	r3, [r7, #20]
 8002434:	015a      	lsls	r2, r3, #5
 8002436:	69bb      	ldr	r3, [r7, #24]
 8002438:	4413      	add	r3, r2
 800243a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800243e:	689b      	ldr	r3, [r3, #8]
 8002440:	f003 0320 	and.w	r3, r3, #32
 8002444:	2b20      	cmp	r3, #32
 8002446:	d13e      	bne.n	80024c6 <HCD_HC_OUT_IRQHandler+0xf8>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8002448:	697b      	ldr	r3, [r7, #20]
 800244a:	015a      	lsls	r2, r3, #5
 800244c:	69bb      	ldr	r3, [r7, #24]
 800244e:	4413      	add	r3, r2
 8002450:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002454:	461a      	mov	r2, r3
 8002456:	2320      	movs	r3, #32
 8002458:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 800245a:	687a      	ldr	r2, [r7, #4]
 800245c:	697b      	ldr	r3, [r7, #20]
 800245e:	212c      	movs	r1, #44	; 0x2c
 8002460:	fb01 f303 	mul.w	r3, r1, r3
 8002464:	4413      	add	r3, r2
 8002466:	333d      	adds	r3, #61	; 0x3d
 8002468:	781b      	ldrb	r3, [r3, #0]
 800246a:	2b01      	cmp	r3, #1
 800246c:	f040 83ac 	bne.w	8002bc8 <HCD_HC_OUT_IRQHandler+0x7fa>
      hhcd->hc[ch_num].do_ping = 0U;
 8002470:	687a      	ldr	r2, [r7, #4]
 8002472:	697b      	ldr	r3, [r7, #20]
 8002474:	212c      	movs	r1, #44	; 0x2c
 8002476:	fb01 f303 	mul.w	r3, r1, r3
 800247a:	4413      	add	r3, r2
 800247c:	333d      	adds	r3, #61	; 0x3d
 800247e:	2200      	movs	r2, #0
 8002480:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8002482:	687a      	ldr	r2, [r7, #4]
 8002484:	697b      	ldr	r3, [r7, #20]
 8002486:	212c      	movs	r1, #44	; 0x2c
 8002488:	fb01 f303 	mul.w	r3, r1, r3
 800248c:	4413      	add	r3, r2
 800248e:	3360      	adds	r3, #96	; 0x60
 8002490:	2202      	movs	r2, #2
 8002492:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002494:	697b      	ldr	r3, [r7, #20]
 8002496:	015a      	lsls	r2, r3, #5
 8002498:	69bb      	ldr	r3, [r7, #24]
 800249a:	4413      	add	r3, r2
 800249c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80024a0:	68db      	ldr	r3, [r3, #12]
 80024a2:	697a      	ldr	r2, [r7, #20]
 80024a4:	0151      	lsls	r1, r2, #5
 80024a6:	69ba      	ldr	r2, [r7, #24]
 80024a8:	440a      	add	r2, r1
 80024aa:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80024ae:	f043 0302 	orr.w	r3, r3, #2
 80024b2:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	697a      	ldr	r2, [r7, #20]
 80024ba:	b2d2      	uxtb	r2, r2
 80024bc:	4611      	mov	r1, r2
 80024be:	4618      	mov	r0, r3
 80024c0:	f002 fed5 	bl	800526e <USB_HC_Halt>
}
 80024c4:	e380      	b.n	8002bc8 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 80024c6:	697b      	ldr	r3, [r7, #20]
 80024c8:	015a      	lsls	r2, r3, #5
 80024ca:	69bb      	ldr	r3, [r7, #24]
 80024cc:	4413      	add	r3, r2
 80024ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80024d2:	689b      	ldr	r3, [r3, #8]
 80024d4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80024d8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80024dc:	d122      	bne.n	8002524 <HCD_HC_OUT_IRQHandler+0x156>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80024de:	697b      	ldr	r3, [r7, #20]
 80024e0:	015a      	lsls	r2, r3, #5
 80024e2:	69bb      	ldr	r3, [r7, #24]
 80024e4:	4413      	add	r3, r2
 80024e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80024ea:	68db      	ldr	r3, [r3, #12]
 80024ec:	697a      	ldr	r2, [r7, #20]
 80024ee:	0151      	lsls	r1, r2, #5
 80024f0:	69ba      	ldr	r2, [r7, #24]
 80024f2:	440a      	add	r2, r1
 80024f4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80024f8:	f043 0302 	orr.w	r3, r3, #2
 80024fc:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	697a      	ldr	r2, [r7, #20]
 8002504:	b2d2      	uxtb	r2, r2
 8002506:	4611      	mov	r1, r2
 8002508:	4618      	mov	r0, r3
 800250a:	f002 feb0 	bl	800526e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 800250e:	697b      	ldr	r3, [r7, #20]
 8002510:	015a      	lsls	r2, r3, #5
 8002512:	69bb      	ldr	r3, [r7, #24]
 8002514:	4413      	add	r3, r2
 8002516:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800251a:	461a      	mov	r2, r3
 800251c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002520:	6093      	str	r3, [r2, #8]
}
 8002522:	e351      	b.n	8002bc8 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8002524:	697b      	ldr	r3, [r7, #20]
 8002526:	015a      	lsls	r2, r3, #5
 8002528:	69bb      	ldr	r3, [r7, #24]
 800252a:	4413      	add	r3, r2
 800252c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002530:	689b      	ldr	r3, [r3, #8]
 8002532:	f003 0301 	and.w	r3, r3, #1
 8002536:	2b01      	cmp	r3, #1
 8002538:	d150      	bne.n	80025dc <HCD_HC_OUT_IRQHandler+0x20e>
    hhcd->hc[ch_num].ErrCnt = 0U;
 800253a:	687a      	ldr	r2, [r7, #4]
 800253c:	697b      	ldr	r3, [r7, #20]
 800253e:	212c      	movs	r1, #44	; 0x2c
 8002540:	fb01 f303 	mul.w	r3, r1, r3
 8002544:	4413      	add	r3, r2
 8002546:	335c      	adds	r3, #92	; 0x5c
 8002548:	2200      	movs	r2, #0
 800254a:	601a      	str	r2, [r3, #0]
    if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 800254c:	697b      	ldr	r3, [r7, #20]
 800254e:	015a      	lsls	r2, r3, #5
 8002550:	69bb      	ldr	r3, [r7, #24]
 8002552:	4413      	add	r3, r2
 8002554:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002558:	689b      	ldr	r3, [r3, #8]
 800255a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800255e:	2b40      	cmp	r3, #64	; 0x40
 8002560:	d111      	bne.n	8002586 <HCD_HC_OUT_IRQHandler+0x1b8>
      hhcd->hc[ch_num].do_ping = 1U;
 8002562:	687a      	ldr	r2, [r7, #4]
 8002564:	697b      	ldr	r3, [r7, #20]
 8002566:	212c      	movs	r1, #44	; 0x2c
 8002568:	fb01 f303 	mul.w	r3, r1, r3
 800256c:	4413      	add	r3, r2
 800256e:	333d      	adds	r3, #61	; 0x3d
 8002570:	2201      	movs	r2, #1
 8002572:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8002574:	697b      	ldr	r3, [r7, #20]
 8002576:	015a      	lsls	r2, r3, #5
 8002578:	69bb      	ldr	r3, [r7, #24]
 800257a:	4413      	add	r3, r2
 800257c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002580:	461a      	mov	r2, r3
 8002582:	2340      	movs	r3, #64	; 0x40
 8002584:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002586:	697b      	ldr	r3, [r7, #20]
 8002588:	015a      	lsls	r2, r3, #5
 800258a:	69bb      	ldr	r3, [r7, #24]
 800258c:	4413      	add	r3, r2
 800258e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002592:	68db      	ldr	r3, [r3, #12]
 8002594:	697a      	ldr	r2, [r7, #20]
 8002596:	0151      	lsls	r1, r2, #5
 8002598:	69ba      	ldr	r2, [r7, #24]
 800259a:	440a      	add	r2, r1
 800259c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80025a0:	f043 0302 	orr.w	r3, r3, #2
 80025a4:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	697a      	ldr	r2, [r7, #20]
 80025ac:	b2d2      	uxtb	r2, r2
 80025ae:	4611      	mov	r1, r2
 80025b0:	4618      	mov	r0, r3
 80025b2:	f002 fe5c 	bl	800526e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 80025b6:	697b      	ldr	r3, [r7, #20]
 80025b8:	015a      	lsls	r2, r3, #5
 80025ba:	69bb      	ldr	r3, [r7, #24]
 80025bc:	4413      	add	r3, r2
 80025be:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80025c2:	461a      	mov	r2, r3
 80025c4:	2301      	movs	r3, #1
 80025c6:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 80025c8:	687a      	ldr	r2, [r7, #4]
 80025ca:	697b      	ldr	r3, [r7, #20]
 80025cc:	212c      	movs	r1, #44	; 0x2c
 80025ce:	fb01 f303 	mul.w	r3, r1, r3
 80025d2:	4413      	add	r3, r2
 80025d4:	3361      	adds	r3, #97	; 0x61
 80025d6:	2201      	movs	r2, #1
 80025d8:	701a      	strb	r2, [r3, #0]
}
 80025da:	e2f5      	b.n	8002bc8 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 80025dc:	697b      	ldr	r3, [r7, #20]
 80025de:	015a      	lsls	r2, r3, #5
 80025e0:	69bb      	ldr	r3, [r7, #24]
 80025e2:	4413      	add	r3, r2
 80025e4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80025e8:	689b      	ldr	r3, [r3, #8]
 80025ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80025ee:	2b40      	cmp	r3, #64	; 0x40
 80025f0:	d13c      	bne.n	800266c <HCD_HC_OUT_IRQHandler+0x29e>
    hhcd->hc[ch_num].state = HC_NYET;
 80025f2:	687a      	ldr	r2, [r7, #4]
 80025f4:	697b      	ldr	r3, [r7, #20]
 80025f6:	212c      	movs	r1, #44	; 0x2c
 80025f8:	fb01 f303 	mul.w	r3, r1, r3
 80025fc:	4413      	add	r3, r2
 80025fe:	3361      	adds	r3, #97	; 0x61
 8002600:	2204      	movs	r2, #4
 8002602:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8002604:	687a      	ldr	r2, [r7, #4]
 8002606:	697b      	ldr	r3, [r7, #20]
 8002608:	212c      	movs	r1, #44	; 0x2c
 800260a:	fb01 f303 	mul.w	r3, r1, r3
 800260e:	4413      	add	r3, r2
 8002610:	333d      	adds	r3, #61	; 0x3d
 8002612:	2201      	movs	r2, #1
 8002614:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8002616:	687a      	ldr	r2, [r7, #4]
 8002618:	697b      	ldr	r3, [r7, #20]
 800261a:	212c      	movs	r1, #44	; 0x2c
 800261c:	fb01 f303 	mul.w	r3, r1, r3
 8002620:	4413      	add	r3, r2
 8002622:	335c      	adds	r3, #92	; 0x5c
 8002624:	2200      	movs	r2, #0
 8002626:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002628:	697b      	ldr	r3, [r7, #20]
 800262a:	015a      	lsls	r2, r3, #5
 800262c:	69bb      	ldr	r3, [r7, #24]
 800262e:	4413      	add	r3, r2
 8002630:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002634:	68db      	ldr	r3, [r3, #12]
 8002636:	697a      	ldr	r2, [r7, #20]
 8002638:	0151      	lsls	r1, r2, #5
 800263a:	69ba      	ldr	r2, [r7, #24]
 800263c:	440a      	add	r2, r1
 800263e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002642:	f043 0302 	orr.w	r3, r3, #2
 8002646:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	697a      	ldr	r2, [r7, #20]
 800264e:	b2d2      	uxtb	r2, r2
 8002650:	4611      	mov	r1, r2
 8002652:	4618      	mov	r0, r3
 8002654:	f002 fe0b 	bl	800526e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8002658:	697b      	ldr	r3, [r7, #20]
 800265a:	015a      	lsls	r2, r3, #5
 800265c:	69bb      	ldr	r3, [r7, #24]
 800265e:	4413      	add	r3, r2
 8002660:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002664:	461a      	mov	r2, r3
 8002666:	2340      	movs	r3, #64	; 0x40
 8002668:	6093      	str	r3, [r2, #8]
}
 800266a:	e2ad      	b.n	8002bc8 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 800266c:	697b      	ldr	r3, [r7, #20]
 800266e:	015a      	lsls	r2, r3, #5
 8002670:	69bb      	ldr	r3, [r7, #24]
 8002672:	4413      	add	r3, r2
 8002674:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002678:	689b      	ldr	r3, [r3, #8]
 800267a:	f003 0308 	and.w	r3, r3, #8
 800267e:	2b08      	cmp	r3, #8
 8002680:	d12a      	bne.n	80026d8 <HCD_HC_OUT_IRQHandler+0x30a>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8002682:	697b      	ldr	r3, [r7, #20]
 8002684:	015a      	lsls	r2, r3, #5
 8002686:	69bb      	ldr	r3, [r7, #24]
 8002688:	4413      	add	r3, r2
 800268a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800268e:	461a      	mov	r2, r3
 8002690:	2308      	movs	r3, #8
 8002692:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002694:	697b      	ldr	r3, [r7, #20]
 8002696:	015a      	lsls	r2, r3, #5
 8002698:	69bb      	ldr	r3, [r7, #24]
 800269a:	4413      	add	r3, r2
 800269c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80026a0:	68db      	ldr	r3, [r3, #12]
 80026a2:	697a      	ldr	r2, [r7, #20]
 80026a4:	0151      	lsls	r1, r2, #5
 80026a6:	69ba      	ldr	r2, [r7, #24]
 80026a8:	440a      	add	r2, r1
 80026aa:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80026ae:	f043 0302 	orr.w	r3, r3, #2
 80026b2:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	697a      	ldr	r2, [r7, #20]
 80026ba:	b2d2      	uxtb	r2, r2
 80026bc:	4611      	mov	r1, r2
 80026be:	4618      	mov	r0, r3
 80026c0:	f002 fdd5 	bl	800526e <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 80026c4:	687a      	ldr	r2, [r7, #4]
 80026c6:	697b      	ldr	r3, [r7, #20]
 80026c8:	212c      	movs	r1, #44	; 0x2c
 80026ca:	fb01 f303 	mul.w	r3, r1, r3
 80026ce:	4413      	add	r3, r2
 80026d0:	3361      	adds	r3, #97	; 0x61
 80026d2:	2205      	movs	r2, #5
 80026d4:	701a      	strb	r2, [r3, #0]
}
 80026d6:	e277      	b.n	8002bc8 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 80026d8:	697b      	ldr	r3, [r7, #20]
 80026da:	015a      	lsls	r2, r3, #5
 80026dc:	69bb      	ldr	r3, [r7, #24]
 80026de:	4413      	add	r3, r2
 80026e0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80026e4:	689b      	ldr	r3, [r3, #8]
 80026e6:	f003 0310 	and.w	r3, r3, #16
 80026ea:	2b10      	cmp	r3, #16
 80026ec:	d150      	bne.n	8002790 <HCD_HC_OUT_IRQHandler+0x3c2>
    hhcd->hc[ch_num].ErrCnt = 0U;
 80026ee:	687a      	ldr	r2, [r7, #4]
 80026f0:	697b      	ldr	r3, [r7, #20]
 80026f2:	212c      	movs	r1, #44	; 0x2c
 80026f4:	fb01 f303 	mul.w	r3, r1, r3
 80026f8:	4413      	add	r3, r2
 80026fa:	335c      	adds	r3, #92	; 0x5c
 80026fc:	2200      	movs	r2, #0
 80026fe:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8002700:	687a      	ldr	r2, [r7, #4]
 8002702:	697b      	ldr	r3, [r7, #20]
 8002704:	212c      	movs	r1, #44	; 0x2c
 8002706:	fb01 f303 	mul.w	r3, r1, r3
 800270a:	4413      	add	r3, r2
 800270c:	3361      	adds	r3, #97	; 0x61
 800270e:	2203      	movs	r2, #3
 8002710:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 8002712:	687a      	ldr	r2, [r7, #4]
 8002714:	697b      	ldr	r3, [r7, #20]
 8002716:	212c      	movs	r1, #44	; 0x2c
 8002718:	fb01 f303 	mul.w	r3, r1, r3
 800271c:	4413      	add	r3, r2
 800271e:	333d      	adds	r3, #61	; 0x3d
 8002720:	781b      	ldrb	r3, [r3, #0]
 8002722:	2b00      	cmp	r3, #0
 8002724:	d112      	bne.n	800274c <HCD_HC_OUT_IRQHandler+0x37e>
      if (hhcd->hc[ch_num].speed == HCD_DEVICE_SPEED_HIGH)
 8002726:	687a      	ldr	r2, [r7, #4]
 8002728:	697b      	ldr	r3, [r7, #20]
 800272a:	212c      	movs	r1, #44	; 0x2c
 800272c:	fb01 f303 	mul.w	r3, r1, r3
 8002730:	4413      	add	r3, r2
 8002732:	333c      	adds	r3, #60	; 0x3c
 8002734:	781b      	ldrb	r3, [r3, #0]
 8002736:	2b00      	cmp	r3, #0
 8002738:	d108      	bne.n	800274c <HCD_HC_OUT_IRQHandler+0x37e>
        hhcd->hc[ch_num].do_ping = 1U;
 800273a:	687a      	ldr	r2, [r7, #4]
 800273c:	697b      	ldr	r3, [r7, #20]
 800273e:	212c      	movs	r1, #44	; 0x2c
 8002740:	fb01 f303 	mul.w	r3, r1, r3
 8002744:	4413      	add	r3, r2
 8002746:	333d      	adds	r3, #61	; 0x3d
 8002748:	2201      	movs	r2, #1
 800274a:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800274c:	697b      	ldr	r3, [r7, #20]
 800274e:	015a      	lsls	r2, r3, #5
 8002750:	69bb      	ldr	r3, [r7, #24]
 8002752:	4413      	add	r3, r2
 8002754:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002758:	68db      	ldr	r3, [r3, #12]
 800275a:	697a      	ldr	r2, [r7, #20]
 800275c:	0151      	lsls	r1, r2, #5
 800275e:	69ba      	ldr	r2, [r7, #24]
 8002760:	440a      	add	r2, r1
 8002762:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002766:	f043 0302 	orr.w	r3, r3, #2
 800276a:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	697a      	ldr	r2, [r7, #20]
 8002772:	b2d2      	uxtb	r2, r2
 8002774:	4611      	mov	r1, r2
 8002776:	4618      	mov	r0, r3
 8002778:	f002 fd79 	bl	800526e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800277c:	697b      	ldr	r3, [r7, #20]
 800277e:	015a      	lsls	r2, r3, #5
 8002780:	69bb      	ldr	r3, [r7, #24]
 8002782:	4413      	add	r3, r2
 8002784:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002788:	461a      	mov	r2, r3
 800278a:	2310      	movs	r3, #16
 800278c:	6093      	str	r3, [r2, #8]
}
 800278e:	e21b      	b.n	8002bc8 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8002790:	697b      	ldr	r3, [r7, #20]
 8002792:	015a      	lsls	r2, r3, #5
 8002794:	69bb      	ldr	r3, [r7, #24]
 8002796:	4413      	add	r3, r2
 8002798:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800279c:	689b      	ldr	r3, [r3, #8]
 800279e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80027a2:	2b80      	cmp	r3, #128	; 0x80
 80027a4:	d174      	bne.n	8002890 <HCD_HC_OUT_IRQHandler+0x4c2>
    if (hhcd->Init.dma_enable == 0U)
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	691b      	ldr	r3, [r3, #16]
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d121      	bne.n	80027f2 <HCD_HC_OUT_IRQHandler+0x424>
      hhcd->hc[ch_num].state = HC_XACTERR;
 80027ae:	687a      	ldr	r2, [r7, #4]
 80027b0:	697b      	ldr	r3, [r7, #20]
 80027b2:	212c      	movs	r1, #44	; 0x2c
 80027b4:	fb01 f303 	mul.w	r3, r1, r3
 80027b8:	4413      	add	r3, r2
 80027ba:	3361      	adds	r3, #97	; 0x61
 80027bc:	2206      	movs	r2, #6
 80027be:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80027c0:	697b      	ldr	r3, [r7, #20]
 80027c2:	015a      	lsls	r2, r3, #5
 80027c4:	69bb      	ldr	r3, [r7, #24]
 80027c6:	4413      	add	r3, r2
 80027c8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80027cc:	68db      	ldr	r3, [r3, #12]
 80027ce:	697a      	ldr	r2, [r7, #20]
 80027d0:	0151      	lsls	r1, r2, #5
 80027d2:	69ba      	ldr	r2, [r7, #24]
 80027d4:	440a      	add	r2, r1
 80027d6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80027da:	f043 0302 	orr.w	r3, r3, #2
 80027de:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	697a      	ldr	r2, [r7, #20]
 80027e6:	b2d2      	uxtb	r2, r2
 80027e8:	4611      	mov	r1, r2
 80027ea:	4618      	mov	r0, r3
 80027ec:	f002 fd3f 	bl	800526e <USB_HC_Halt>
 80027f0:	e044      	b.n	800287c <HCD_HC_OUT_IRQHandler+0x4ae>
      hhcd->hc[ch_num].ErrCnt++;
 80027f2:	687a      	ldr	r2, [r7, #4]
 80027f4:	697b      	ldr	r3, [r7, #20]
 80027f6:	212c      	movs	r1, #44	; 0x2c
 80027f8:	fb01 f303 	mul.w	r3, r1, r3
 80027fc:	4413      	add	r3, r2
 80027fe:	335c      	adds	r3, #92	; 0x5c
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	1c5a      	adds	r2, r3, #1
 8002804:	6879      	ldr	r1, [r7, #4]
 8002806:	697b      	ldr	r3, [r7, #20]
 8002808:	202c      	movs	r0, #44	; 0x2c
 800280a:	fb00 f303 	mul.w	r3, r0, r3
 800280e:	440b      	add	r3, r1
 8002810:	335c      	adds	r3, #92	; 0x5c
 8002812:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8002814:	687a      	ldr	r2, [r7, #4]
 8002816:	697b      	ldr	r3, [r7, #20]
 8002818:	212c      	movs	r1, #44	; 0x2c
 800281a:	fb01 f303 	mul.w	r3, r1, r3
 800281e:	4413      	add	r3, r2
 8002820:	335c      	adds	r3, #92	; 0x5c
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	2b02      	cmp	r3, #2
 8002826:	d920      	bls.n	800286a <HCD_HC_OUT_IRQHandler+0x49c>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8002828:	687a      	ldr	r2, [r7, #4]
 800282a:	697b      	ldr	r3, [r7, #20]
 800282c:	212c      	movs	r1, #44	; 0x2c
 800282e:	fb01 f303 	mul.w	r3, r1, r3
 8002832:	4413      	add	r3, r2
 8002834:	335c      	adds	r3, #92	; 0x5c
 8002836:	2200      	movs	r2, #0
 8002838:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 800283a:	687a      	ldr	r2, [r7, #4]
 800283c:	697b      	ldr	r3, [r7, #20]
 800283e:	212c      	movs	r1, #44	; 0x2c
 8002840:	fb01 f303 	mul.w	r3, r1, r3
 8002844:	4413      	add	r3, r2
 8002846:	3360      	adds	r3, #96	; 0x60
 8002848:	2204      	movs	r2, #4
 800284a:	701a      	strb	r2, [r3, #0]
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num,
 800284c:	697b      	ldr	r3, [r7, #20]
 800284e:	b2d9      	uxtb	r1, r3
 8002850:	687a      	ldr	r2, [r7, #4]
 8002852:	697b      	ldr	r3, [r7, #20]
 8002854:	202c      	movs	r0, #44	; 0x2c
 8002856:	fb00 f303 	mul.w	r3, r0, r3
 800285a:	4413      	add	r3, r2
 800285c:	3360      	adds	r3, #96	; 0x60
 800285e:	781b      	ldrb	r3, [r3, #0]
 8002860:	461a      	mov	r2, r3
 8002862:	6878      	ldr	r0, [r7, #4]
 8002864:	f004 fec0 	bl	80075e8 <HAL_HCD_HC_NotifyURBChange_Callback>
 8002868:	e008      	b.n	800287c <HCD_HC_OUT_IRQHandler+0x4ae>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 800286a:	687a      	ldr	r2, [r7, #4]
 800286c:	697b      	ldr	r3, [r7, #20]
 800286e:	212c      	movs	r1, #44	; 0x2c
 8002870:	fb01 f303 	mul.w	r3, r1, r3
 8002874:	4413      	add	r3, r2
 8002876:	3360      	adds	r3, #96	; 0x60
 8002878:	2202      	movs	r2, #2
 800287a:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 800287c:	697b      	ldr	r3, [r7, #20]
 800287e:	015a      	lsls	r2, r3, #5
 8002880:	69bb      	ldr	r3, [r7, #24]
 8002882:	4413      	add	r3, r2
 8002884:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002888:	461a      	mov	r2, r3
 800288a:	2380      	movs	r3, #128	; 0x80
 800288c:	6093      	str	r3, [r2, #8]
}
 800288e:	e19b      	b.n	8002bc8 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8002890:	697b      	ldr	r3, [r7, #20]
 8002892:	015a      	lsls	r2, r3, #5
 8002894:	69bb      	ldr	r3, [r7, #24]
 8002896:	4413      	add	r3, r2
 8002898:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800289c:	689b      	ldr	r3, [r3, #8]
 800289e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80028a2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80028a6:	d134      	bne.n	8002912 <HCD_HC_OUT_IRQHandler+0x544>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80028a8:	697b      	ldr	r3, [r7, #20]
 80028aa:	015a      	lsls	r2, r3, #5
 80028ac:	69bb      	ldr	r3, [r7, #24]
 80028ae:	4413      	add	r3, r2
 80028b0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80028b4:	68db      	ldr	r3, [r3, #12]
 80028b6:	697a      	ldr	r2, [r7, #20]
 80028b8:	0151      	lsls	r1, r2, #5
 80028ba:	69ba      	ldr	r2, [r7, #24]
 80028bc:	440a      	add	r2, r1
 80028be:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80028c2:	f043 0302 	orr.w	r3, r3, #2
 80028c6:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	697a      	ldr	r2, [r7, #20]
 80028ce:	b2d2      	uxtb	r2, r2
 80028d0:	4611      	mov	r1, r2
 80028d2:	4618      	mov	r0, r3
 80028d4:	f002 fccb 	bl	800526e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80028d8:	697b      	ldr	r3, [r7, #20]
 80028da:	015a      	lsls	r2, r3, #5
 80028dc:	69bb      	ldr	r3, [r7, #24]
 80028de:	4413      	add	r3, r2
 80028e0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80028e4:	461a      	mov	r2, r3
 80028e6:	2310      	movs	r3, #16
 80028e8:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 80028ea:	697b      	ldr	r3, [r7, #20]
 80028ec:	015a      	lsls	r2, r3, #5
 80028ee:	69bb      	ldr	r3, [r7, #24]
 80028f0:	4413      	add	r3, r2
 80028f2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80028f6:	461a      	mov	r2, r3
 80028f8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80028fc:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 80028fe:	687a      	ldr	r2, [r7, #4]
 8002900:	697b      	ldr	r3, [r7, #20]
 8002902:	212c      	movs	r1, #44	; 0x2c
 8002904:	fb01 f303 	mul.w	r3, r1, r3
 8002908:	4413      	add	r3, r2
 800290a:	3361      	adds	r3, #97	; 0x61
 800290c:	2208      	movs	r2, #8
 800290e:	701a      	strb	r2, [r3, #0]
}
 8002910:	e15a      	b.n	8002bc8 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8002912:	697b      	ldr	r3, [r7, #20]
 8002914:	015a      	lsls	r2, r3, #5
 8002916:	69bb      	ldr	r3, [r7, #24]
 8002918:	4413      	add	r3, r2
 800291a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800291e:	689b      	ldr	r3, [r3, #8]
 8002920:	f003 0302 	and.w	r3, r3, #2
 8002924:	2b02      	cmp	r3, #2
 8002926:	f040 814f 	bne.w	8002bc8 <HCD_HC_OUT_IRQHandler+0x7fa>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 800292a:	697b      	ldr	r3, [r7, #20]
 800292c:	015a      	lsls	r2, r3, #5
 800292e:	69bb      	ldr	r3, [r7, #24]
 8002930:	4413      	add	r3, r2
 8002932:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002936:	68db      	ldr	r3, [r3, #12]
 8002938:	697a      	ldr	r2, [r7, #20]
 800293a:	0151      	lsls	r1, r2, #5
 800293c:	69ba      	ldr	r2, [r7, #24]
 800293e:	440a      	add	r2, r1
 8002940:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002944:	f023 0302 	bic.w	r3, r3, #2
 8002948:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 800294a:	687a      	ldr	r2, [r7, #4]
 800294c:	697b      	ldr	r3, [r7, #20]
 800294e:	212c      	movs	r1, #44	; 0x2c
 8002950:	fb01 f303 	mul.w	r3, r1, r3
 8002954:	4413      	add	r3, r2
 8002956:	3361      	adds	r3, #97	; 0x61
 8002958:	781b      	ldrb	r3, [r3, #0]
 800295a:	2b01      	cmp	r3, #1
 800295c:	d17d      	bne.n	8002a5a <HCD_HC_OUT_IRQHandler+0x68c>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 800295e:	687a      	ldr	r2, [r7, #4]
 8002960:	697b      	ldr	r3, [r7, #20]
 8002962:	212c      	movs	r1, #44	; 0x2c
 8002964:	fb01 f303 	mul.w	r3, r1, r3
 8002968:	4413      	add	r3, r2
 800296a:	3360      	adds	r3, #96	; 0x60
 800296c:	2201      	movs	r2, #1
 800296e:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8002970:	687a      	ldr	r2, [r7, #4]
 8002972:	697b      	ldr	r3, [r7, #20]
 8002974:	212c      	movs	r1, #44	; 0x2c
 8002976:	fb01 f303 	mul.w	r3, r1, r3
 800297a:	4413      	add	r3, r2
 800297c:	333f      	adds	r3, #63	; 0x3f
 800297e:	781b      	ldrb	r3, [r3, #0]
 8002980:	2b02      	cmp	r3, #2
 8002982:	d00a      	beq.n	800299a <HCD_HC_OUT_IRQHandler+0x5cc>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 8002984:	687a      	ldr	r2, [r7, #4]
 8002986:	697b      	ldr	r3, [r7, #20]
 8002988:	212c      	movs	r1, #44	; 0x2c
 800298a:	fb01 f303 	mul.w	r3, r1, r3
 800298e:	4413      	add	r3, r2
 8002990:	333f      	adds	r3, #63	; 0x3f
 8002992:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8002994:	2b03      	cmp	r3, #3
 8002996:	f040 8100 	bne.w	8002b9a <HCD_HC_OUT_IRQHandler+0x7cc>
        if (hhcd->Init.dma_enable == 0U)
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	691b      	ldr	r3, [r3, #16]
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d113      	bne.n	80029ca <HCD_HC_OUT_IRQHandler+0x5fc>
          hhcd->hc[ch_num].toggle_out ^= 1U;
 80029a2:	687a      	ldr	r2, [r7, #4]
 80029a4:	697b      	ldr	r3, [r7, #20]
 80029a6:	212c      	movs	r1, #44	; 0x2c
 80029a8:	fb01 f303 	mul.w	r3, r1, r3
 80029ac:	4413      	add	r3, r2
 80029ae:	3355      	adds	r3, #85	; 0x55
 80029b0:	781b      	ldrb	r3, [r3, #0]
 80029b2:	f083 0301 	eor.w	r3, r3, #1
 80029b6:	b2d8      	uxtb	r0, r3
 80029b8:	687a      	ldr	r2, [r7, #4]
 80029ba:	697b      	ldr	r3, [r7, #20]
 80029bc:	212c      	movs	r1, #44	; 0x2c
 80029be:	fb01 f303 	mul.w	r3, r1, r3
 80029c2:	4413      	add	r3, r2
 80029c4:	3355      	adds	r3, #85	; 0x55
 80029c6:	4602      	mov	r2, r0
 80029c8:	701a      	strb	r2, [r3, #0]
        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[ch_num].xfer_len > 0U))
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	691b      	ldr	r3, [r3, #16]
 80029ce:	2b01      	cmp	r3, #1
 80029d0:	f040 80e3 	bne.w	8002b9a <HCD_HC_OUT_IRQHandler+0x7cc>
 80029d4:	687a      	ldr	r2, [r7, #4]
 80029d6:	697b      	ldr	r3, [r7, #20]
 80029d8:	212c      	movs	r1, #44	; 0x2c
 80029da:	fb01 f303 	mul.w	r3, r1, r3
 80029de:	4413      	add	r3, r2
 80029e0:	334c      	adds	r3, #76	; 0x4c
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	f000 80d8 	beq.w	8002b9a <HCD_HC_OUT_IRQHandler+0x7cc>
          num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 80029ea:	687a      	ldr	r2, [r7, #4]
 80029ec:	697b      	ldr	r3, [r7, #20]
 80029ee:	212c      	movs	r1, #44	; 0x2c
 80029f0:	fb01 f303 	mul.w	r3, r1, r3
 80029f4:	4413      	add	r3, r2
 80029f6:	334c      	adds	r3, #76	; 0x4c
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	6879      	ldr	r1, [r7, #4]
 80029fc:	697a      	ldr	r2, [r7, #20]
 80029fe:	202c      	movs	r0, #44	; 0x2c
 8002a00:	fb00 f202 	mul.w	r2, r0, r2
 8002a04:	440a      	add	r2, r1
 8002a06:	3240      	adds	r2, #64	; 0x40
 8002a08:	8812      	ldrh	r2, [r2, #0]
 8002a0a:	4413      	add	r3, r2
 8002a0c:	3b01      	subs	r3, #1
 8002a0e:	6879      	ldr	r1, [r7, #4]
 8002a10:	697a      	ldr	r2, [r7, #20]
 8002a12:	202c      	movs	r0, #44	; 0x2c
 8002a14:	fb00 f202 	mul.w	r2, r0, r2
 8002a18:	440a      	add	r2, r1
 8002a1a:	3240      	adds	r2, #64	; 0x40
 8002a1c:	8812      	ldrh	r2, [r2, #0]
 8002a1e:	fbb3 f3f2 	udiv	r3, r3, r2
 8002a22:	60fb      	str	r3, [r7, #12]
          if ((num_packets & 1U) != 0U)
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	f003 0301 	and.w	r3, r3, #1
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	f000 80b5 	beq.w	8002b9a <HCD_HC_OUT_IRQHandler+0x7cc>
            hhcd->hc[ch_num].toggle_out ^= 1U;
 8002a30:	687a      	ldr	r2, [r7, #4]
 8002a32:	697b      	ldr	r3, [r7, #20]
 8002a34:	212c      	movs	r1, #44	; 0x2c
 8002a36:	fb01 f303 	mul.w	r3, r1, r3
 8002a3a:	4413      	add	r3, r2
 8002a3c:	3355      	adds	r3, #85	; 0x55
 8002a3e:	781b      	ldrb	r3, [r3, #0]
 8002a40:	f083 0301 	eor.w	r3, r3, #1
 8002a44:	b2d8      	uxtb	r0, r3
 8002a46:	687a      	ldr	r2, [r7, #4]
 8002a48:	697b      	ldr	r3, [r7, #20]
 8002a4a:	212c      	movs	r1, #44	; 0x2c
 8002a4c:	fb01 f303 	mul.w	r3, r1, r3
 8002a50:	4413      	add	r3, r2
 8002a52:	3355      	adds	r3, #85	; 0x55
 8002a54:	4602      	mov	r2, r0
 8002a56:	701a      	strb	r2, [r3, #0]
 8002a58:	e09f      	b.n	8002b9a <HCD_HC_OUT_IRQHandler+0x7cc>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8002a5a:	687a      	ldr	r2, [r7, #4]
 8002a5c:	697b      	ldr	r3, [r7, #20]
 8002a5e:	212c      	movs	r1, #44	; 0x2c
 8002a60:	fb01 f303 	mul.w	r3, r1, r3
 8002a64:	4413      	add	r3, r2
 8002a66:	3361      	adds	r3, #97	; 0x61
 8002a68:	781b      	ldrb	r3, [r3, #0]
 8002a6a:	2b03      	cmp	r3, #3
 8002a6c:	d109      	bne.n	8002a82 <HCD_HC_OUT_IRQHandler+0x6b4>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8002a6e:	687a      	ldr	r2, [r7, #4]
 8002a70:	697b      	ldr	r3, [r7, #20]
 8002a72:	212c      	movs	r1, #44	; 0x2c
 8002a74:	fb01 f303 	mul.w	r3, r1, r3
 8002a78:	4413      	add	r3, r2
 8002a7a:	3360      	adds	r3, #96	; 0x60
 8002a7c:	2202      	movs	r2, #2
 8002a7e:	701a      	strb	r2, [r3, #0]
 8002a80:	e08b      	b.n	8002b9a <HCD_HC_OUT_IRQHandler+0x7cc>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 8002a82:	687a      	ldr	r2, [r7, #4]
 8002a84:	697b      	ldr	r3, [r7, #20]
 8002a86:	212c      	movs	r1, #44	; 0x2c
 8002a88:	fb01 f303 	mul.w	r3, r1, r3
 8002a8c:	4413      	add	r3, r2
 8002a8e:	3361      	adds	r3, #97	; 0x61
 8002a90:	781b      	ldrb	r3, [r3, #0]
 8002a92:	2b04      	cmp	r3, #4
 8002a94:	d109      	bne.n	8002aaa <HCD_HC_OUT_IRQHandler+0x6dc>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8002a96:	687a      	ldr	r2, [r7, #4]
 8002a98:	697b      	ldr	r3, [r7, #20]
 8002a9a:	212c      	movs	r1, #44	; 0x2c
 8002a9c:	fb01 f303 	mul.w	r3, r1, r3
 8002aa0:	4413      	add	r3, r2
 8002aa2:	3360      	adds	r3, #96	; 0x60
 8002aa4:	2202      	movs	r2, #2
 8002aa6:	701a      	strb	r2, [r3, #0]
 8002aa8:	e077      	b.n	8002b9a <HCD_HC_OUT_IRQHandler+0x7cc>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8002aaa:	687a      	ldr	r2, [r7, #4]
 8002aac:	697b      	ldr	r3, [r7, #20]
 8002aae:	212c      	movs	r1, #44	; 0x2c
 8002ab0:	fb01 f303 	mul.w	r3, r1, r3
 8002ab4:	4413      	add	r3, r2
 8002ab6:	3361      	adds	r3, #97	; 0x61
 8002ab8:	781b      	ldrb	r3, [r3, #0]
 8002aba:	2b05      	cmp	r3, #5
 8002abc:	d109      	bne.n	8002ad2 <HCD_HC_OUT_IRQHandler+0x704>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8002abe:	687a      	ldr	r2, [r7, #4]
 8002ac0:	697b      	ldr	r3, [r7, #20]
 8002ac2:	212c      	movs	r1, #44	; 0x2c
 8002ac4:	fb01 f303 	mul.w	r3, r1, r3
 8002ac8:	4413      	add	r3, r2
 8002aca:	3360      	adds	r3, #96	; 0x60
 8002acc:	2205      	movs	r2, #5
 8002ace:	701a      	strb	r2, [r3, #0]
 8002ad0:	e063      	b.n	8002b9a <HCD_HC_OUT_IRQHandler+0x7cc>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002ad2:	687a      	ldr	r2, [r7, #4]
 8002ad4:	697b      	ldr	r3, [r7, #20]
 8002ad6:	212c      	movs	r1, #44	; 0x2c
 8002ad8:	fb01 f303 	mul.w	r3, r1, r3
 8002adc:	4413      	add	r3, r2
 8002ade:	3361      	adds	r3, #97	; 0x61
 8002ae0:	781b      	ldrb	r3, [r3, #0]
 8002ae2:	2b06      	cmp	r3, #6
 8002ae4:	d009      	beq.n	8002afa <HCD_HC_OUT_IRQHandler+0x72c>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8002ae6:	687a      	ldr	r2, [r7, #4]
 8002ae8:	697b      	ldr	r3, [r7, #20]
 8002aea:	212c      	movs	r1, #44	; 0x2c
 8002aec:	fb01 f303 	mul.w	r3, r1, r3
 8002af0:	4413      	add	r3, r2
 8002af2:	3361      	adds	r3, #97	; 0x61
 8002af4:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002af6:	2b08      	cmp	r3, #8
 8002af8:	d14f      	bne.n	8002b9a <HCD_HC_OUT_IRQHandler+0x7cc>
      hhcd->hc[ch_num].ErrCnt++;
 8002afa:	687a      	ldr	r2, [r7, #4]
 8002afc:	697b      	ldr	r3, [r7, #20]
 8002afe:	212c      	movs	r1, #44	; 0x2c
 8002b00:	fb01 f303 	mul.w	r3, r1, r3
 8002b04:	4413      	add	r3, r2
 8002b06:	335c      	adds	r3, #92	; 0x5c
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	1c5a      	adds	r2, r3, #1
 8002b0c:	6879      	ldr	r1, [r7, #4]
 8002b0e:	697b      	ldr	r3, [r7, #20]
 8002b10:	202c      	movs	r0, #44	; 0x2c
 8002b12:	fb00 f303 	mul.w	r3, r0, r3
 8002b16:	440b      	add	r3, r1
 8002b18:	335c      	adds	r3, #92	; 0x5c
 8002b1a:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8002b1c:	687a      	ldr	r2, [r7, #4]
 8002b1e:	697b      	ldr	r3, [r7, #20]
 8002b20:	212c      	movs	r1, #44	; 0x2c
 8002b22:	fb01 f303 	mul.w	r3, r1, r3
 8002b26:	4413      	add	r3, r2
 8002b28:	335c      	adds	r3, #92	; 0x5c
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	2b02      	cmp	r3, #2
 8002b2e:	d912      	bls.n	8002b56 <HCD_HC_OUT_IRQHandler+0x788>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8002b30:	687a      	ldr	r2, [r7, #4]
 8002b32:	697b      	ldr	r3, [r7, #20]
 8002b34:	212c      	movs	r1, #44	; 0x2c
 8002b36:	fb01 f303 	mul.w	r3, r1, r3
 8002b3a:	4413      	add	r3, r2
 8002b3c:	335c      	adds	r3, #92	; 0x5c
 8002b3e:	2200      	movs	r2, #0
 8002b40:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002b42:	687a      	ldr	r2, [r7, #4]
 8002b44:	697b      	ldr	r3, [r7, #20]
 8002b46:	212c      	movs	r1, #44	; 0x2c
 8002b48:	fb01 f303 	mul.w	r3, r1, r3
 8002b4c:	4413      	add	r3, r2
 8002b4e:	3360      	adds	r3, #96	; 0x60
 8002b50:	2204      	movs	r2, #4
 8002b52:	701a      	strb	r2, [r3, #0]
 8002b54:	e021      	b.n	8002b9a <HCD_HC_OUT_IRQHandler+0x7cc>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8002b56:	687a      	ldr	r2, [r7, #4]
 8002b58:	697b      	ldr	r3, [r7, #20]
 8002b5a:	212c      	movs	r1, #44	; 0x2c
 8002b5c:	fb01 f303 	mul.w	r3, r1, r3
 8002b60:	4413      	add	r3, r2
 8002b62:	3360      	adds	r3, #96	; 0x60
 8002b64:	2202      	movs	r2, #2
 8002b66:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8002b68:	697b      	ldr	r3, [r7, #20]
 8002b6a:	015a      	lsls	r2, r3, #5
 8002b6c:	69bb      	ldr	r3, [r7, #24]
 8002b6e:	4413      	add	r3, r2
 8002b70:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002b78:	693b      	ldr	r3, [r7, #16]
 8002b7a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002b7e:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002b80:	693b      	ldr	r3, [r7, #16]
 8002b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002b86:	613b      	str	r3, [r7, #16]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8002b88:	697b      	ldr	r3, [r7, #20]
 8002b8a:	015a      	lsls	r2, r3, #5
 8002b8c:	69bb      	ldr	r3, [r7, #24]
 8002b8e:	4413      	add	r3, r2
 8002b90:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002b94:	461a      	mov	r2, r3
 8002b96:	693b      	ldr	r3, [r7, #16]
 8002b98:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8002b9a:	697b      	ldr	r3, [r7, #20]
 8002b9c:	015a      	lsls	r2, r3, #5
 8002b9e:	69bb      	ldr	r3, [r7, #24]
 8002ba0:	4413      	add	r3, r2
 8002ba2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002ba6:	461a      	mov	r2, r3
 8002ba8:	2302      	movs	r3, #2
 8002baa:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8002bac:	697b      	ldr	r3, [r7, #20]
 8002bae:	b2d9      	uxtb	r1, r3
 8002bb0:	687a      	ldr	r2, [r7, #4]
 8002bb2:	697b      	ldr	r3, [r7, #20]
 8002bb4:	202c      	movs	r0, #44	; 0x2c
 8002bb6:	fb00 f303 	mul.w	r3, r0, r3
 8002bba:	4413      	add	r3, r2
 8002bbc:	3360      	adds	r3, #96	; 0x60
 8002bbe:	781b      	ldrb	r3, [r3, #0]
 8002bc0:	461a      	mov	r2, r3
 8002bc2:	6878      	ldr	r0, [r7, #4]
 8002bc4:	f004 fd10 	bl	80075e8 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8002bc8:	bf00      	nop
 8002bca:	3720      	adds	r7, #32
 8002bcc:	46bd      	mov	sp, r7
 8002bce:	bd80      	pop	{r7, pc}

08002bd0 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b08a      	sub	sp, #40	; 0x28
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002bde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002be0:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	6a1b      	ldr	r3, [r3, #32]
 8002be8:	61fb      	str	r3, [r7, #28]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8002bea:	69fb      	ldr	r3, [r7, #28]
 8002bec:	f003 030f 	and.w	r3, r3, #15
 8002bf0:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8002bf2:	69fb      	ldr	r3, [r7, #28]
 8002bf4:	0c5b      	lsrs	r3, r3, #17
 8002bf6:	f003 030f 	and.w	r3, r3, #15
 8002bfa:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002bfc:	69fb      	ldr	r3, [r7, #28]
 8002bfe:	091b      	lsrs	r3, r3, #4
 8002c00:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002c04:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8002c06:	697b      	ldr	r3, [r7, #20]
 8002c08:	2b02      	cmp	r3, #2
 8002c0a:	d004      	beq.n	8002c16 <HCD_RXQLVL_IRQHandler+0x46>
 8002c0c:	697b      	ldr	r3, [r7, #20]
 8002c0e:	2b05      	cmp	r3, #5
 8002c10:	f000 80a9 	beq.w	8002d66 <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8002c14:	e0aa      	b.n	8002d6c <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 8002c16:	693b      	ldr	r3, [r7, #16]
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	f000 80a6 	beq.w	8002d6a <HCD_RXQLVL_IRQHandler+0x19a>
 8002c1e:	687a      	ldr	r2, [r7, #4]
 8002c20:	69bb      	ldr	r3, [r7, #24]
 8002c22:	212c      	movs	r1, #44	; 0x2c
 8002c24:	fb01 f303 	mul.w	r3, r1, r3
 8002c28:	4413      	add	r3, r2
 8002c2a:	3344      	adds	r3, #68	; 0x44
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	f000 809b 	beq.w	8002d6a <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 8002c34:	687a      	ldr	r2, [r7, #4]
 8002c36:	69bb      	ldr	r3, [r7, #24]
 8002c38:	212c      	movs	r1, #44	; 0x2c
 8002c3a:	fb01 f303 	mul.w	r3, r1, r3
 8002c3e:	4413      	add	r3, r2
 8002c40:	3350      	adds	r3, #80	; 0x50
 8002c42:	681a      	ldr	r2, [r3, #0]
 8002c44:	693b      	ldr	r3, [r7, #16]
 8002c46:	441a      	add	r2, r3
 8002c48:	6879      	ldr	r1, [r7, #4]
 8002c4a:	69bb      	ldr	r3, [r7, #24]
 8002c4c:	202c      	movs	r0, #44	; 0x2c
 8002c4e:	fb00 f303 	mul.w	r3, r0, r3
 8002c52:	440b      	add	r3, r1
 8002c54:	334c      	adds	r3, #76	; 0x4c
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	429a      	cmp	r2, r3
 8002c5a:	d87a      	bhi.n	8002d52 <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	6818      	ldr	r0, [r3, #0]
 8002c60:	687a      	ldr	r2, [r7, #4]
 8002c62:	69bb      	ldr	r3, [r7, #24]
 8002c64:	212c      	movs	r1, #44	; 0x2c
 8002c66:	fb01 f303 	mul.w	r3, r1, r3
 8002c6a:	4413      	add	r3, r2
 8002c6c:	3344      	adds	r3, #68	; 0x44
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	693a      	ldr	r2, [r7, #16]
 8002c72:	b292      	uxth	r2, r2
 8002c74:	4619      	mov	r1, r3
 8002c76:	f001 fe73 	bl	8004960 <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 8002c7a:	687a      	ldr	r2, [r7, #4]
 8002c7c:	69bb      	ldr	r3, [r7, #24]
 8002c7e:	212c      	movs	r1, #44	; 0x2c
 8002c80:	fb01 f303 	mul.w	r3, r1, r3
 8002c84:	4413      	add	r3, r2
 8002c86:	3344      	adds	r3, #68	; 0x44
 8002c88:	681a      	ldr	r2, [r3, #0]
 8002c8a:	693b      	ldr	r3, [r7, #16]
 8002c8c:	441a      	add	r2, r3
 8002c8e:	6879      	ldr	r1, [r7, #4]
 8002c90:	69bb      	ldr	r3, [r7, #24]
 8002c92:	202c      	movs	r0, #44	; 0x2c
 8002c94:	fb00 f303 	mul.w	r3, r0, r3
 8002c98:	440b      	add	r3, r1
 8002c9a:	3344      	adds	r3, #68	; 0x44
 8002c9c:	601a      	str	r2, [r3, #0]
          hhcd->hc[ch_num].xfer_count += pktcnt;
 8002c9e:	687a      	ldr	r2, [r7, #4]
 8002ca0:	69bb      	ldr	r3, [r7, #24]
 8002ca2:	212c      	movs	r1, #44	; 0x2c
 8002ca4:	fb01 f303 	mul.w	r3, r1, r3
 8002ca8:	4413      	add	r3, r2
 8002caa:	3350      	adds	r3, #80	; 0x50
 8002cac:	681a      	ldr	r2, [r3, #0]
 8002cae:	693b      	ldr	r3, [r7, #16]
 8002cb0:	441a      	add	r2, r3
 8002cb2:	6879      	ldr	r1, [r7, #4]
 8002cb4:	69bb      	ldr	r3, [r7, #24]
 8002cb6:	202c      	movs	r0, #44	; 0x2c
 8002cb8:	fb00 f303 	mul.w	r3, r0, r3
 8002cbc:	440b      	add	r3, r1
 8002cbe:	3350      	adds	r3, #80	; 0x50
 8002cc0:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8002cc2:	69bb      	ldr	r3, [r7, #24]
 8002cc4:	015a      	lsls	r2, r3, #5
 8002cc6:	6a3b      	ldr	r3, [r7, #32]
 8002cc8:	4413      	add	r3, r2
 8002cca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002cce:	691b      	ldr	r3, [r3, #16]
 8002cd0:	0cdb      	lsrs	r3, r3, #19
 8002cd2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002cd6:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8002cd8:	687a      	ldr	r2, [r7, #4]
 8002cda:	69bb      	ldr	r3, [r7, #24]
 8002cdc:	212c      	movs	r1, #44	; 0x2c
 8002cde:	fb01 f303 	mul.w	r3, r1, r3
 8002ce2:	4413      	add	r3, r2
 8002ce4:	3340      	adds	r3, #64	; 0x40
 8002ce6:	881b      	ldrh	r3, [r3, #0]
 8002ce8:	461a      	mov	r2, r3
 8002cea:	693b      	ldr	r3, [r7, #16]
 8002cec:	4293      	cmp	r3, r2
 8002cee:	d13c      	bne.n	8002d6a <HCD_RXQLVL_IRQHandler+0x19a>
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d039      	beq.n	8002d6a <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 8002cf6:	69bb      	ldr	r3, [r7, #24]
 8002cf8:	015a      	lsls	r2, r3, #5
 8002cfa:	6a3b      	ldr	r3, [r7, #32]
 8002cfc:	4413      	add	r3, r2
 8002cfe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002d06:	68bb      	ldr	r3, [r7, #8]
 8002d08:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002d0c:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002d0e:	68bb      	ldr	r3, [r7, #8]
 8002d10:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002d14:	60bb      	str	r3, [r7, #8]
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 8002d16:	69bb      	ldr	r3, [r7, #24]
 8002d18:	015a      	lsls	r2, r3, #5
 8002d1a:	6a3b      	ldr	r3, [r7, #32]
 8002d1c:	4413      	add	r3, r2
 8002d1e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002d22:	461a      	mov	r2, r3
 8002d24:	68bb      	ldr	r3, [r7, #8]
 8002d26:	6013      	str	r3, [r2, #0]
            hhcd->hc[ch_num].toggle_in ^= 1U;
 8002d28:	687a      	ldr	r2, [r7, #4]
 8002d2a:	69bb      	ldr	r3, [r7, #24]
 8002d2c:	212c      	movs	r1, #44	; 0x2c
 8002d2e:	fb01 f303 	mul.w	r3, r1, r3
 8002d32:	4413      	add	r3, r2
 8002d34:	3354      	adds	r3, #84	; 0x54
 8002d36:	781b      	ldrb	r3, [r3, #0]
 8002d38:	f083 0301 	eor.w	r3, r3, #1
 8002d3c:	b2d8      	uxtb	r0, r3
 8002d3e:	687a      	ldr	r2, [r7, #4]
 8002d40:	69bb      	ldr	r3, [r7, #24]
 8002d42:	212c      	movs	r1, #44	; 0x2c
 8002d44:	fb01 f303 	mul.w	r3, r1, r3
 8002d48:	4413      	add	r3, r2
 8002d4a:	3354      	adds	r3, #84	; 0x54
 8002d4c:	4602      	mov	r2, r0
 8002d4e:	701a      	strb	r2, [r3, #0]
      break;
 8002d50:	e00b      	b.n	8002d6a <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002d52:	687a      	ldr	r2, [r7, #4]
 8002d54:	69bb      	ldr	r3, [r7, #24]
 8002d56:	212c      	movs	r1, #44	; 0x2c
 8002d58:	fb01 f303 	mul.w	r3, r1, r3
 8002d5c:	4413      	add	r3, r2
 8002d5e:	3360      	adds	r3, #96	; 0x60
 8002d60:	2204      	movs	r2, #4
 8002d62:	701a      	strb	r2, [r3, #0]
      break;
 8002d64:	e001      	b.n	8002d6a <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 8002d66:	bf00      	nop
 8002d68:	e000      	b.n	8002d6c <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 8002d6a:	bf00      	nop
  }
}
 8002d6c:	bf00      	nop
 8002d6e:	3728      	adds	r7, #40	; 0x28
 8002d70:	46bd      	mov	sp, r7
 8002d72:	bd80      	pop	{r7, pc}

08002d74 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002d74:	b580      	push	{r7, lr}
 8002d76:	b086      	sub	sp, #24
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002d82:	697b      	ldr	r3, [r7, #20]
 8002d84:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8002d86:	693b      	ldr	r3, [r7, #16]
 8002d88:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8002d90:	693b      	ldr	r3, [r7, #16]
 8002d92:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8002d9a:	68bb      	ldr	r3, [r7, #8]
 8002d9c:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8002da0:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	f003 0302 	and.w	r3, r3, #2
 8002da8:	2b02      	cmp	r3, #2
 8002daa:	d10b      	bne.n	8002dc4 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	f003 0301 	and.w	r3, r3, #1
 8002db2:	2b01      	cmp	r3, #1
 8002db4:	d102      	bne.n	8002dbc <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8002db6:	6878      	ldr	r0, [r7, #4]
 8002db8:	f004 fbfa 	bl	80075b0 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8002dbc:	68bb      	ldr	r3, [r7, #8]
 8002dbe:	f043 0302 	orr.w	r3, r3, #2
 8002dc2:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	f003 0308 	and.w	r3, r3, #8
 8002dca:	2b08      	cmp	r3, #8
 8002dcc:	d132      	bne.n	8002e34 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8002dce:	68bb      	ldr	r3, [r7, #8]
 8002dd0:	f043 0308 	orr.w	r3, r3, #8
 8002dd4:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	f003 0304 	and.w	r3, r3, #4
 8002ddc:	2b04      	cmp	r3, #4
 8002dde:	d126      	bne.n	8002e2e <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	699b      	ldr	r3, [r3, #24]
 8002de4:	2b02      	cmp	r3, #2
 8002de6:	d113      	bne.n	8002e10 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8002dee:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002df2:	d106      	bne.n	8002e02 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	2102      	movs	r1, #2
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	f001 ff10 	bl	8004c20 <USB_InitFSLSPClkSel>
 8002e00:	e011      	b.n	8002e26 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	2101      	movs	r1, #1
 8002e08:	4618      	mov	r0, r3
 8002e0a:	f001 ff09 	bl	8004c20 <USB_InitFSLSPClkSel>
 8002e0e:	e00a      	b.n	8002e26 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	68db      	ldr	r3, [r3, #12]
 8002e14:	2b01      	cmp	r3, #1
 8002e16:	d106      	bne.n	8002e26 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 8002e18:	693b      	ldr	r3, [r7, #16]
 8002e1a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002e1e:	461a      	mov	r2, r3
 8002e20:	f64e 2360 	movw	r3, #60000	; 0xea60
 8002e24:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8002e26:	6878      	ldr	r0, [r7, #4]
 8002e28:	f004 fbec 	bl	8007604 <HAL_HCD_PortEnabled_Callback>
 8002e2c:	e002      	b.n	8002e34 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8002e2e:	6878      	ldr	r0, [r7, #4]
 8002e30:	f004 fbf6 	bl	8007620 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	f003 0320 	and.w	r3, r3, #32
 8002e3a:	2b20      	cmp	r3, #32
 8002e3c:	d103      	bne.n	8002e46 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8002e3e:	68bb      	ldr	r3, [r7, #8]
 8002e40:	f043 0320 	orr.w	r3, r3, #32
 8002e44:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8002e46:	693b      	ldr	r3, [r7, #16]
 8002e48:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002e4c:	461a      	mov	r2, r3
 8002e4e:	68bb      	ldr	r3, [r7, #8]
 8002e50:	6013      	str	r3, [r2, #0]
}
 8002e52:	bf00      	nop
 8002e54:	3718      	adds	r7, #24
 8002e56:	46bd      	mov	sp, r7
 8002e58:	bd80      	pop	{r7, pc}
	...

08002e5c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	b084      	sub	sp, #16
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d101      	bne.n	8002e6e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002e6a:	2301      	movs	r3, #1
 8002e6c:	e12b      	b.n	80030c6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e74:	b2db      	uxtb	r3, r3
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d106      	bne.n	8002e88 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002e82:	6878      	ldr	r0, [r7, #4]
 8002e84:	f7fd fd66 	bl	8000954 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	2224      	movs	r2, #36	; 0x24
 8002e8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	681a      	ldr	r2, [r3, #0]
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f022 0201 	bic.w	r2, r2, #1
 8002e9e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	681a      	ldr	r2, [r3, #0]
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002eae:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	681a      	ldr	r2, [r3, #0]
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002ebe:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002ec0:	f001 fa20 	bl	8004304 <HAL_RCC_GetPCLK1Freq>
 8002ec4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	685b      	ldr	r3, [r3, #4]
 8002eca:	4a81      	ldr	r2, [pc, #516]	; (80030d0 <HAL_I2C_Init+0x274>)
 8002ecc:	4293      	cmp	r3, r2
 8002ece:	d807      	bhi.n	8002ee0 <HAL_I2C_Init+0x84>
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	4a80      	ldr	r2, [pc, #512]	; (80030d4 <HAL_I2C_Init+0x278>)
 8002ed4:	4293      	cmp	r3, r2
 8002ed6:	bf94      	ite	ls
 8002ed8:	2301      	movls	r3, #1
 8002eda:	2300      	movhi	r3, #0
 8002edc:	b2db      	uxtb	r3, r3
 8002ede:	e006      	b.n	8002eee <HAL_I2C_Init+0x92>
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	4a7d      	ldr	r2, [pc, #500]	; (80030d8 <HAL_I2C_Init+0x27c>)
 8002ee4:	4293      	cmp	r3, r2
 8002ee6:	bf94      	ite	ls
 8002ee8:	2301      	movls	r3, #1
 8002eea:	2300      	movhi	r3, #0
 8002eec:	b2db      	uxtb	r3, r3
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d001      	beq.n	8002ef6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002ef2:	2301      	movs	r3, #1
 8002ef4:	e0e7      	b.n	80030c6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	4a78      	ldr	r2, [pc, #480]	; (80030dc <HAL_I2C_Init+0x280>)
 8002efa:	fba2 2303 	umull	r2, r3, r2, r3
 8002efe:	0c9b      	lsrs	r3, r3, #18
 8002f00:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	685b      	ldr	r3, [r3, #4]
 8002f08:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	68ba      	ldr	r2, [r7, #8]
 8002f12:	430a      	orrs	r2, r1
 8002f14:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	6a1b      	ldr	r3, [r3, #32]
 8002f1c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	685b      	ldr	r3, [r3, #4]
 8002f24:	4a6a      	ldr	r2, [pc, #424]	; (80030d0 <HAL_I2C_Init+0x274>)
 8002f26:	4293      	cmp	r3, r2
 8002f28:	d802      	bhi.n	8002f30 <HAL_I2C_Init+0xd4>
 8002f2a:	68bb      	ldr	r3, [r7, #8]
 8002f2c:	3301      	adds	r3, #1
 8002f2e:	e009      	b.n	8002f44 <HAL_I2C_Init+0xe8>
 8002f30:	68bb      	ldr	r3, [r7, #8]
 8002f32:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002f36:	fb02 f303 	mul.w	r3, r2, r3
 8002f3a:	4a69      	ldr	r2, [pc, #420]	; (80030e0 <HAL_I2C_Init+0x284>)
 8002f3c:	fba2 2303 	umull	r2, r3, r2, r3
 8002f40:	099b      	lsrs	r3, r3, #6
 8002f42:	3301      	adds	r3, #1
 8002f44:	687a      	ldr	r2, [r7, #4]
 8002f46:	6812      	ldr	r2, [r2, #0]
 8002f48:	430b      	orrs	r3, r1
 8002f4a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	69db      	ldr	r3, [r3, #28]
 8002f52:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002f56:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	685b      	ldr	r3, [r3, #4]
 8002f5e:	495c      	ldr	r1, [pc, #368]	; (80030d0 <HAL_I2C_Init+0x274>)
 8002f60:	428b      	cmp	r3, r1
 8002f62:	d819      	bhi.n	8002f98 <HAL_I2C_Init+0x13c>
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	1e59      	subs	r1, r3, #1
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	685b      	ldr	r3, [r3, #4]
 8002f6c:	005b      	lsls	r3, r3, #1
 8002f6e:	fbb1 f3f3 	udiv	r3, r1, r3
 8002f72:	1c59      	adds	r1, r3, #1
 8002f74:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002f78:	400b      	ands	r3, r1
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d00a      	beq.n	8002f94 <HAL_I2C_Init+0x138>
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	1e59      	subs	r1, r3, #1
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	685b      	ldr	r3, [r3, #4]
 8002f86:	005b      	lsls	r3, r3, #1
 8002f88:	fbb1 f3f3 	udiv	r3, r1, r3
 8002f8c:	3301      	adds	r3, #1
 8002f8e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f92:	e051      	b.n	8003038 <HAL_I2C_Init+0x1dc>
 8002f94:	2304      	movs	r3, #4
 8002f96:	e04f      	b.n	8003038 <HAL_I2C_Init+0x1dc>
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	689b      	ldr	r3, [r3, #8]
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d111      	bne.n	8002fc4 <HAL_I2C_Init+0x168>
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	1e58      	subs	r0, r3, #1
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	6859      	ldr	r1, [r3, #4]
 8002fa8:	460b      	mov	r3, r1
 8002faa:	005b      	lsls	r3, r3, #1
 8002fac:	440b      	add	r3, r1
 8002fae:	fbb0 f3f3 	udiv	r3, r0, r3
 8002fb2:	3301      	adds	r3, #1
 8002fb4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	bf0c      	ite	eq
 8002fbc:	2301      	moveq	r3, #1
 8002fbe:	2300      	movne	r3, #0
 8002fc0:	b2db      	uxtb	r3, r3
 8002fc2:	e012      	b.n	8002fea <HAL_I2C_Init+0x18e>
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	1e58      	subs	r0, r3, #1
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	6859      	ldr	r1, [r3, #4]
 8002fcc:	460b      	mov	r3, r1
 8002fce:	009b      	lsls	r3, r3, #2
 8002fd0:	440b      	add	r3, r1
 8002fd2:	0099      	lsls	r1, r3, #2
 8002fd4:	440b      	add	r3, r1
 8002fd6:	fbb0 f3f3 	udiv	r3, r0, r3
 8002fda:	3301      	adds	r3, #1
 8002fdc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	bf0c      	ite	eq
 8002fe4:	2301      	moveq	r3, #1
 8002fe6:	2300      	movne	r3, #0
 8002fe8:	b2db      	uxtb	r3, r3
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d001      	beq.n	8002ff2 <HAL_I2C_Init+0x196>
 8002fee:	2301      	movs	r3, #1
 8002ff0:	e022      	b.n	8003038 <HAL_I2C_Init+0x1dc>
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	689b      	ldr	r3, [r3, #8]
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d10e      	bne.n	8003018 <HAL_I2C_Init+0x1bc>
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	1e58      	subs	r0, r3, #1
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	6859      	ldr	r1, [r3, #4]
 8003002:	460b      	mov	r3, r1
 8003004:	005b      	lsls	r3, r3, #1
 8003006:	440b      	add	r3, r1
 8003008:	fbb0 f3f3 	udiv	r3, r0, r3
 800300c:	3301      	adds	r3, #1
 800300e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003012:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003016:	e00f      	b.n	8003038 <HAL_I2C_Init+0x1dc>
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	1e58      	subs	r0, r3, #1
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	6859      	ldr	r1, [r3, #4]
 8003020:	460b      	mov	r3, r1
 8003022:	009b      	lsls	r3, r3, #2
 8003024:	440b      	add	r3, r1
 8003026:	0099      	lsls	r1, r3, #2
 8003028:	440b      	add	r3, r1
 800302a:	fbb0 f3f3 	udiv	r3, r0, r3
 800302e:	3301      	adds	r3, #1
 8003030:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003034:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003038:	6879      	ldr	r1, [r7, #4]
 800303a:	6809      	ldr	r1, [r1, #0]
 800303c:	4313      	orrs	r3, r2
 800303e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	69da      	ldr	r2, [r3, #28]
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	6a1b      	ldr	r3, [r3, #32]
 8003052:	431a      	orrs	r2, r3
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	430a      	orrs	r2, r1
 800305a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	689b      	ldr	r3, [r3, #8]
 8003062:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003066:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800306a:	687a      	ldr	r2, [r7, #4]
 800306c:	6911      	ldr	r1, [r2, #16]
 800306e:	687a      	ldr	r2, [r7, #4]
 8003070:	68d2      	ldr	r2, [r2, #12]
 8003072:	4311      	orrs	r1, r2
 8003074:	687a      	ldr	r2, [r7, #4]
 8003076:	6812      	ldr	r2, [r2, #0]
 8003078:	430b      	orrs	r3, r1
 800307a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	68db      	ldr	r3, [r3, #12]
 8003082:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	695a      	ldr	r2, [r3, #20]
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	699b      	ldr	r3, [r3, #24]
 800308e:	431a      	orrs	r2, r3
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	430a      	orrs	r2, r1
 8003096:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	681a      	ldr	r2, [r3, #0]
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f042 0201 	orr.w	r2, r2, #1
 80030a6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	2200      	movs	r2, #0
 80030ac:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	2220      	movs	r2, #32
 80030b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	2200      	movs	r2, #0
 80030ba:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	2200      	movs	r2, #0
 80030c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80030c4:	2300      	movs	r3, #0
}
 80030c6:	4618      	mov	r0, r3
 80030c8:	3710      	adds	r7, #16
 80030ca:	46bd      	mov	sp, r7
 80030cc:	bd80      	pop	{r7, pc}
 80030ce:	bf00      	nop
 80030d0:	000186a0 	.word	0x000186a0
 80030d4:	001e847f 	.word	0x001e847f
 80030d8:	003d08ff 	.word	0x003d08ff
 80030dc:	431bde83 	.word	0x431bde83
 80030e0:	10624dd3 	.word	0x10624dd3

080030e4 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	b088      	sub	sp, #32
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d101      	bne.n	80030f6 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 80030f2:	2301      	movs	r3, #1
 80030f4:	e128      	b.n	8003348 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80030fc:	b2db      	uxtb	r3, r3
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d109      	bne.n	8003116 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	2200      	movs	r2, #0
 8003106:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	4a90      	ldr	r2, [pc, #576]	; (8003350 <HAL_I2S_Init+0x26c>)
 800310e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8003110:	6878      	ldr	r0, [r7, #4]
 8003112:	f7fd fc67 	bl	80009e4 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	2202      	movs	r2, #2
 800311a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	69db      	ldr	r3, [r3, #28]
 8003124:	687a      	ldr	r2, [r7, #4]
 8003126:	6812      	ldr	r2, [r2, #0]
 8003128:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 800312c:	f023 030f 	bic.w	r3, r3, #15
 8003130:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	2202      	movs	r2, #2
 8003138:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	695b      	ldr	r3, [r3, #20]
 800313e:	2b02      	cmp	r3, #2
 8003140:	d060      	beq.n	8003204 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	68db      	ldr	r3, [r3, #12]
 8003146:	2b00      	cmp	r3, #0
 8003148:	d102      	bne.n	8003150 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 800314a:	2310      	movs	r3, #16
 800314c:	617b      	str	r3, [r7, #20]
 800314e:	e001      	b.n	8003154 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8003150:	2320      	movs	r3, #32
 8003152:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	689b      	ldr	r3, [r3, #8]
 8003158:	2b20      	cmp	r3, #32
 800315a:	d802      	bhi.n	8003162 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 800315c:	697b      	ldr	r3, [r7, #20]
 800315e:	005b      	lsls	r3, r3, #1
 8003160:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8003162:	2001      	movs	r0, #1
 8003164:	f001 f9c4 	bl	80044f0 <HAL_RCCEx_GetPeriphCLKFreq>
 8003168:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	691b      	ldr	r3, [r3, #16]
 800316e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003172:	d125      	bne.n	80031c0 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	68db      	ldr	r3, [r3, #12]
 8003178:	2b00      	cmp	r3, #0
 800317a:	d010      	beq.n	800319e <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800317c:	697b      	ldr	r3, [r7, #20]
 800317e:	009b      	lsls	r3, r3, #2
 8003180:	68fa      	ldr	r2, [r7, #12]
 8003182:	fbb2 f2f3 	udiv	r2, r2, r3
 8003186:	4613      	mov	r3, r2
 8003188:	009b      	lsls	r3, r3, #2
 800318a:	4413      	add	r3, r2
 800318c:	005b      	lsls	r3, r3, #1
 800318e:	461a      	mov	r2, r3
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	695b      	ldr	r3, [r3, #20]
 8003194:	fbb2 f3f3 	udiv	r3, r2, r3
 8003198:	3305      	adds	r3, #5
 800319a:	613b      	str	r3, [r7, #16]
 800319c:	e01f      	b.n	80031de <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800319e:	697b      	ldr	r3, [r7, #20]
 80031a0:	00db      	lsls	r3, r3, #3
 80031a2:	68fa      	ldr	r2, [r7, #12]
 80031a4:	fbb2 f2f3 	udiv	r2, r2, r3
 80031a8:	4613      	mov	r3, r2
 80031aa:	009b      	lsls	r3, r3, #2
 80031ac:	4413      	add	r3, r2
 80031ae:	005b      	lsls	r3, r3, #1
 80031b0:	461a      	mov	r2, r3
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	695b      	ldr	r3, [r3, #20]
 80031b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80031ba:	3305      	adds	r3, #5
 80031bc:	613b      	str	r3, [r7, #16]
 80031be:	e00e      	b.n	80031de <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80031c0:	68fa      	ldr	r2, [r7, #12]
 80031c2:	697b      	ldr	r3, [r7, #20]
 80031c4:	fbb2 f2f3 	udiv	r2, r2, r3
 80031c8:	4613      	mov	r3, r2
 80031ca:	009b      	lsls	r3, r3, #2
 80031cc:	4413      	add	r3, r2
 80031ce:	005b      	lsls	r3, r3, #1
 80031d0:	461a      	mov	r2, r3
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	695b      	ldr	r3, [r3, #20]
 80031d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80031da:	3305      	adds	r3, #5
 80031dc:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 80031de:	693b      	ldr	r3, [r7, #16]
 80031e0:	4a5c      	ldr	r2, [pc, #368]	; (8003354 <HAL_I2S_Init+0x270>)
 80031e2:	fba2 2303 	umull	r2, r3, r2, r3
 80031e6:	08db      	lsrs	r3, r3, #3
 80031e8:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 80031ea:	693b      	ldr	r3, [r7, #16]
 80031ec:	f003 0301 	and.w	r3, r3, #1
 80031f0:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 80031f2:	693a      	ldr	r2, [r7, #16]
 80031f4:	69bb      	ldr	r3, [r7, #24]
 80031f6:	1ad3      	subs	r3, r2, r3
 80031f8:	085b      	lsrs	r3, r3, #1
 80031fa:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 80031fc:	69bb      	ldr	r3, [r7, #24]
 80031fe:	021b      	lsls	r3, r3, #8
 8003200:	61bb      	str	r3, [r7, #24]
 8003202:	e003      	b.n	800320c <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8003204:	2302      	movs	r3, #2
 8003206:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8003208:	2300      	movs	r3, #0
 800320a:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 800320c:	69fb      	ldr	r3, [r7, #28]
 800320e:	2b01      	cmp	r3, #1
 8003210:	d902      	bls.n	8003218 <HAL_I2S_Init+0x134>
 8003212:	69fb      	ldr	r3, [r7, #28]
 8003214:	2bff      	cmp	r3, #255	; 0xff
 8003216:	d907      	bls.n	8003228 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800321c:	f043 0210 	orr.w	r2, r3, #16
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 8003224:	2301      	movs	r3, #1
 8003226:	e08f      	b.n	8003348 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	691a      	ldr	r2, [r3, #16]
 800322c:	69bb      	ldr	r3, [r7, #24]
 800322e:	ea42 0103 	orr.w	r1, r2, r3
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	69fa      	ldr	r2, [r7, #28]
 8003238:	430a      	orrs	r2, r1
 800323a:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	69db      	ldr	r3, [r3, #28]
 8003242:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8003246:	f023 030f 	bic.w	r3, r3, #15
 800324a:	687a      	ldr	r2, [r7, #4]
 800324c:	6851      	ldr	r1, [r2, #4]
 800324e:	687a      	ldr	r2, [r7, #4]
 8003250:	6892      	ldr	r2, [r2, #8]
 8003252:	4311      	orrs	r1, r2
 8003254:	687a      	ldr	r2, [r7, #4]
 8003256:	68d2      	ldr	r2, [r2, #12]
 8003258:	4311      	orrs	r1, r2
 800325a:	687a      	ldr	r2, [r7, #4]
 800325c:	6992      	ldr	r2, [r2, #24]
 800325e:	430a      	orrs	r2, r1
 8003260:	431a      	orrs	r2, r3
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800326a:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	6a1b      	ldr	r3, [r3, #32]
 8003270:	2b01      	cmp	r3, #1
 8003272:	d161      	bne.n	8003338 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	4a38      	ldr	r2, [pc, #224]	; (8003358 <HAL_I2S_Init+0x274>)
 8003278:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	4a37      	ldr	r2, [pc, #220]	; (800335c <HAL_I2S_Init+0x278>)
 8003280:	4293      	cmp	r3, r2
 8003282:	d101      	bne.n	8003288 <HAL_I2S_Init+0x1a4>
 8003284:	4b36      	ldr	r3, [pc, #216]	; (8003360 <HAL_I2S_Init+0x27c>)
 8003286:	e001      	b.n	800328c <HAL_I2S_Init+0x1a8>
 8003288:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800328c:	69db      	ldr	r3, [r3, #28]
 800328e:	687a      	ldr	r2, [r7, #4]
 8003290:	6812      	ldr	r2, [r2, #0]
 8003292:	4932      	ldr	r1, [pc, #200]	; (800335c <HAL_I2S_Init+0x278>)
 8003294:	428a      	cmp	r2, r1
 8003296:	d101      	bne.n	800329c <HAL_I2S_Init+0x1b8>
 8003298:	4a31      	ldr	r2, [pc, #196]	; (8003360 <HAL_I2S_Init+0x27c>)
 800329a:	e001      	b.n	80032a0 <HAL_I2S_Init+0x1bc>
 800329c:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 80032a0:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80032a4:	f023 030f 	bic.w	r3, r3, #15
 80032a8:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	4a2b      	ldr	r2, [pc, #172]	; (800335c <HAL_I2S_Init+0x278>)
 80032b0:	4293      	cmp	r3, r2
 80032b2:	d101      	bne.n	80032b8 <HAL_I2S_Init+0x1d4>
 80032b4:	4b2a      	ldr	r3, [pc, #168]	; (8003360 <HAL_I2S_Init+0x27c>)
 80032b6:	e001      	b.n	80032bc <HAL_I2S_Init+0x1d8>
 80032b8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80032bc:	2202      	movs	r2, #2
 80032be:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	4a25      	ldr	r2, [pc, #148]	; (800335c <HAL_I2S_Init+0x278>)
 80032c6:	4293      	cmp	r3, r2
 80032c8:	d101      	bne.n	80032ce <HAL_I2S_Init+0x1ea>
 80032ca:	4b25      	ldr	r3, [pc, #148]	; (8003360 <HAL_I2S_Init+0x27c>)
 80032cc:	e001      	b.n	80032d2 <HAL_I2S_Init+0x1ee>
 80032ce:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80032d2:	69db      	ldr	r3, [r3, #28]
 80032d4:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	685b      	ldr	r3, [r3, #4]
 80032da:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80032de:	d003      	beq.n	80032e8 <HAL_I2S_Init+0x204>
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	685b      	ldr	r3, [r3, #4]
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d103      	bne.n	80032f0 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 80032e8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80032ec:	613b      	str	r3, [r7, #16]
 80032ee:	e001      	b.n	80032f4 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 80032f0:	2300      	movs	r3, #0
 80032f2:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 80032f4:	693b      	ldr	r3, [r7, #16]
 80032f6:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	689b      	ldr	r3, [r3, #8]
 80032fc:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80032fe:	4313      	orrs	r3, r2
 8003300:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	68db      	ldr	r3, [r3, #12]
 8003306:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003308:	4313      	orrs	r3, r2
 800330a:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	699b      	ldr	r3, [r3, #24]
 8003310:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003312:	4313      	orrs	r3, r2
 8003314:	b29a      	uxth	r2, r3
 8003316:	897b      	ldrh	r3, [r7, #10]
 8003318:	4313      	orrs	r3, r2
 800331a:	b29b      	uxth	r3, r3
 800331c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003320:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	4a0d      	ldr	r2, [pc, #52]	; (800335c <HAL_I2S_Init+0x278>)
 8003328:	4293      	cmp	r3, r2
 800332a:	d101      	bne.n	8003330 <HAL_I2S_Init+0x24c>
 800332c:	4b0c      	ldr	r3, [pc, #48]	; (8003360 <HAL_I2S_Init+0x27c>)
 800332e:	e001      	b.n	8003334 <HAL_I2S_Init+0x250>
 8003330:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003334:	897a      	ldrh	r2, [r7, #10]
 8003336:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	2200      	movs	r2, #0
 800333c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	2201      	movs	r2, #1
 8003342:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8003346:	2300      	movs	r3, #0
}
 8003348:	4618      	mov	r0, r3
 800334a:	3720      	adds	r7, #32
 800334c:	46bd      	mov	sp, r7
 800334e:	bd80      	pop	{r7, pc}
 8003350:	0800345b 	.word	0x0800345b
 8003354:	cccccccd 	.word	0xcccccccd
 8003358:	08003571 	.word	0x08003571
 800335c:	40003800 	.word	0x40003800
 8003360:	40003400 	.word	0x40003400

08003364 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003364:	b480      	push	{r7}
 8003366:	b083      	sub	sp, #12
 8003368:	af00      	add	r7, sp, #0
 800336a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 800336c:	bf00      	nop
 800336e:	370c      	adds	r7, #12
 8003370:	46bd      	mov	sp, r7
 8003372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003376:	4770      	bx	lr

08003378 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003378:	b480      	push	{r7}
 800337a:	b083      	sub	sp, #12
 800337c:	af00      	add	r7, sp, #0
 800337e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8003380:	bf00      	nop
 8003382:	370c      	adds	r7, #12
 8003384:	46bd      	mov	sp, r7
 8003386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800338a:	4770      	bx	lr

0800338c <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 800338c:	b480      	push	{r7}
 800338e:	b083      	sub	sp, #12
 8003390:	af00      	add	r7, sp, #0
 8003392:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8003394:	bf00      	nop
 8003396:	370c      	adds	r7, #12
 8003398:	46bd      	mov	sp, r7
 800339a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800339e:	4770      	bx	lr

080033a0 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 80033a0:	b580      	push	{r7, lr}
 80033a2:	b082      	sub	sp, #8
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033ac:	881a      	ldrh	r2, [r3, #0]
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033b8:	1c9a      	adds	r2, r3, #2
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033c2:	b29b      	uxth	r3, r3
 80033c4:	3b01      	subs	r3, #1
 80033c6:	b29a      	uxth	r2, r3
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033d0:	b29b      	uxth	r3, r3
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d10e      	bne.n	80033f4 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	685a      	ldr	r2, [r3, #4]
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80033e4:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	2201      	movs	r2, #1
 80033ea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 80033ee:	6878      	ldr	r0, [r7, #4]
 80033f0:	f7ff ffb8 	bl	8003364 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80033f4:	bf00      	nop
 80033f6:	3708      	adds	r7, #8
 80033f8:	46bd      	mov	sp, r7
 80033fa:	bd80      	pop	{r7, pc}

080033fc <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 80033fc:	b580      	push	{r7, lr}
 80033fe:	b082      	sub	sp, #8
 8003400:	af00      	add	r7, sp, #0
 8003402:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	68da      	ldr	r2, [r3, #12]
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800340e:	b292      	uxth	r2, r2
 8003410:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003416:	1c9a      	adds	r2, r3, #2
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003420:	b29b      	uxth	r3, r3
 8003422:	3b01      	subs	r3, #1
 8003424:	b29a      	uxth	r2, r3
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800342e:	b29b      	uxth	r3, r3
 8003430:	2b00      	cmp	r3, #0
 8003432:	d10e      	bne.n	8003452 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	685a      	ldr	r2, [r3, #4]
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003442:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	2201      	movs	r2, #1
 8003448:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 800344c:	6878      	ldr	r0, [r7, #4]
 800344e:	f7ff ff93 	bl	8003378 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003452:	bf00      	nop
 8003454:	3708      	adds	r7, #8
 8003456:	46bd      	mov	sp, r7
 8003458:	bd80      	pop	{r7, pc}

0800345a <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800345a:	b580      	push	{r7, lr}
 800345c:	b086      	sub	sp, #24
 800345e:	af00      	add	r7, sp, #0
 8003460:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	689b      	ldr	r3, [r3, #8]
 8003468:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003470:	b2db      	uxtb	r3, r3
 8003472:	2b04      	cmp	r3, #4
 8003474:	d13a      	bne.n	80034ec <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8003476:	697b      	ldr	r3, [r7, #20]
 8003478:	f003 0301 	and.w	r3, r3, #1
 800347c:	2b01      	cmp	r3, #1
 800347e:	d109      	bne.n	8003494 <I2S_IRQHandler+0x3a>
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	685b      	ldr	r3, [r3, #4]
 8003486:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800348a:	2b40      	cmp	r3, #64	; 0x40
 800348c:	d102      	bne.n	8003494 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 800348e:	6878      	ldr	r0, [r7, #4]
 8003490:	f7ff ffb4 	bl	80033fc <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003494:	697b      	ldr	r3, [r7, #20]
 8003496:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800349a:	2b40      	cmp	r3, #64	; 0x40
 800349c:	d126      	bne.n	80034ec <I2S_IRQHandler+0x92>
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	685b      	ldr	r3, [r3, #4]
 80034a4:	f003 0320 	and.w	r3, r3, #32
 80034a8:	2b20      	cmp	r3, #32
 80034aa:	d11f      	bne.n	80034ec <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	685a      	ldr	r2, [r3, #4]
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80034ba:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80034bc:	2300      	movs	r3, #0
 80034be:	613b      	str	r3, [r7, #16]
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	68db      	ldr	r3, [r3, #12]
 80034c6:	613b      	str	r3, [r7, #16]
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	689b      	ldr	r3, [r3, #8]
 80034ce:	613b      	str	r3, [r7, #16]
 80034d0:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	2201      	movs	r2, #1
 80034d6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034de:	f043 0202 	orr.w	r2, r3, #2
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80034e6:	6878      	ldr	r0, [r7, #4]
 80034e8:	f7ff ff50 	bl	800338c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80034f2:	b2db      	uxtb	r3, r3
 80034f4:	2b03      	cmp	r3, #3
 80034f6:	d136      	bne.n	8003566 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 80034f8:	697b      	ldr	r3, [r7, #20]
 80034fa:	f003 0302 	and.w	r3, r3, #2
 80034fe:	2b02      	cmp	r3, #2
 8003500:	d109      	bne.n	8003516 <I2S_IRQHandler+0xbc>
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	685b      	ldr	r3, [r3, #4]
 8003508:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800350c:	2b80      	cmp	r3, #128	; 0x80
 800350e:	d102      	bne.n	8003516 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8003510:	6878      	ldr	r0, [r7, #4]
 8003512:	f7ff ff45 	bl	80033a0 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003516:	697b      	ldr	r3, [r7, #20]
 8003518:	f003 0308 	and.w	r3, r3, #8
 800351c:	2b08      	cmp	r3, #8
 800351e:	d122      	bne.n	8003566 <I2S_IRQHandler+0x10c>
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	685b      	ldr	r3, [r3, #4]
 8003526:	f003 0320 	and.w	r3, r3, #32
 800352a:	2b20      	cmp	r3, #32
 800352c:	d11b      	bne.n	8003566 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	685a      	ldr	r2, [r3, #4]
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800353c:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800353e:	2300      	movs	r3, #0
 8003540:	60fb      	str	r3, [r7, #12]
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	689b      	ldr	r3, [r3, #8]
 8003548:	60fb      	str	r3, [r7, #12]
 800354a:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	2201      	movs	r2, #1
 8003550:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003558:	f043 0204 	orr.w	r2, r3, #4
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003560:	6878      	ldr	r0, [r7, #4]
 8003562:	f7ff ff13 	bl	800338c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003566:	bf00      	nop
 8003568:	3718      	adds	r7, #24
 800356a:	46bd      	mov	sp, r7
 800356c:	bd80      	pop	{r7, pc}
	...

08003570 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003570:	b580      	push	{r7, lr}
 8003572:	b088      	sub	sp, #32
 8003574:	af00      	add	r7, sp, #0
 8003576:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	689b      	ldr	r3, [r3, #8]
 800357e:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	4a92      	ldr	r2, [pc, #584]	; (80037d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003586:	4293      	cmp	r3, r2
 8003588:	d101      	bne.n	800358e <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 800358a:	4b92      	ldr	r3, [pc, #584]	; (80037d4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800358c:	e001      	b.n	8003592 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 800358e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003592:	689b      	ldr	r3, [r3, #8]
 8003594:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	685b      	ldr	r3, [r3, #4]
 800359c:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	4a8b      	ldr	r2, [pc, #556]	; (80037d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80035a4:	4293      	cmp	r3, r2
 80035a6:	d101      	bne.n	80035ac <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 80035a8:	4b8a      	ldr	r3, [pc, #552]	; (80037d4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80035aa:	e001      	b.n	80035b0 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 80035ac:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80035b0:	685b      	ldr	r3, [r3, #4]
 80035b2:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	685b      	ldr	r3, [r3, #4]
 80035b8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80035bc:	d004      	beq.n	80035c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	685b      	ldr	r3, [r3, #4]
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	f040 8099 	bne.w	80036fa <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 80035c8:	69fb      	ldr	r3, [r7, #28]
 80035ca:	f003 0302 	and.w	r3, r3, #2
 80035ce:	2b02      	cmp	r3, #2
 80035d0:	d107      	bne.n	80035e2 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 80035d2:	697b      	ldr	r3, [r7, #20]
 80035d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d002      	beq.n	80035e2 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 80035dc:	6878      	ldr	r0, [r7, #4]
 80035de:	f000 f925 	bl	800382c <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 80035e2:	69bb      	ldr	r3, [r7, #24]
 80035e4:	f003 0301 	and.w	r3, r3, #1
 80035e8:	2b01      	cmp	r3, #1
 80035ea:	d107      	bne.n	80035fc <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 80035ec:	693b      	ldr	r3, [r7, #16]
 80035ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d002      	beq.n	80035fc <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 80035f6:	6878      	ldr	r0, [r7, #4]
 80035f8:	f000 f9c8 	bl	800398c <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80035fc:	69bb      	ldr	r3, [r7, #24]
 80035fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003602:	2b40      	cmp	r3, #64	; 0x40
 8003604:	d13a      	bne.n	800367c <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8003606:	693b      	ldr	r3, [r7, #16]
 8003608:	f003 0320 	and.w	r3, r3, #32
 800360c:	2b00      	cmp	r3, #0
 800360e:	d035      	beq.n	800367c <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	4a6e      	ldr	r2, [pc, #440]	; (80037d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003616:	4293      	cmp	r3, r2
 8003618:	d101      	bne.n	800361e <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 800361a:	4b6e      	ldr	r3, [pc, #440]	; (80037d4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800361c:	e001      	b.n	8003622 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 800361e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003622:	685a      	ldr	r2, [r3, #4]
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	4969      	ldr	r1, [pc, #420]	; (80037d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800362a:	428b      	cmp	r3, r1
 800362c:	d101      	bne.n	8003632 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 800362e:	4b69      	ldr	r3, [pc, #420]	; (80037d4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003630:	e001      	b.n	8003636 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8003632:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003636:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800363a:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	685a      	ldr	r2, [r3, #4]
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800364a:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800364c:	2300      	movs	r3, #0
 800364e:	60fb      	str	r3, [r7, #12]
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	68db      	ldr	r3, [r3, #12]
 8003656:	60fb      	str	r3, [r7, #12]
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	689b      	ldr	r3, [r3, #8]
 800365e:	60fb      	str	r3, [r7, #12]
 8003660:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	2201      	movs	r2, #1
 8003666:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800366e:	f043 0202 	orr.w	r2, r3, #2
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003676:	6878      	ldr	r0, [r7, #4]
 8003678:	f7ff fe88 	bl	800338c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800367c:	69fb      	ldr	r3, [r7, #28]
 800367e:	f003 0308 	and.w	r3, r3, #8
 8003682:	2b08      	cmp	r3, #8
 8003684:	f040 80c3 	bne.w	800380e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8003688:	697b      	ldr	r3, [r7, #20]
 800368a:	f003 0320 	and.w	r3, r3, #32
 800368e:	2b00      	cmp	r3, #0
 8003690:	f000 80bd 	beq.w	800380e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	685a      	ldr	r2, [r3, #4]
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80036a2:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	4a49      	ldr	r2, [pc, #292]	; (80037d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80036aa:	4293      	cmp	r3, r2
 80036ac:	d101      	bne.n	80036b2 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 80036ae:	4b49      	ldr	r3, [pc, #292]	; (80037d4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80036b0:	e001      	b.n	80036b6 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 80036b2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80036b6:	685a      	ldr	r2, [r3, #4]
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	4944      	ldr	r1, [pc, #272]	; (80037d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80036be:	428b      	cmp	r3, r1
 80036c0:	d101      	bne.n	80036c6 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 80036c2:	4b44      	ldr	r3, [pc, #272]	; (80037d4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80036c4:	e001      	b.n	80036ca <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 80036c6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80036ca:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80036ce:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80036d0:	2300      	movs	r3, #0
 80036d2:	60bb      	str	r3, [r7, #8]
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	689b      	ldr	r3, [r3, #8]
 80036da:	60bb      	str	r3, [r7, #8]
 80036dc:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	2201      	movs	r2, #1
 80036e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036ea:	f043 0204 	orr.w	r2, r3, #4
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80036f2:	6878      	ldr	r0, [r7, #4]
 80036f4:	f7ff fe4a 	bl	800338c <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80036f8:	e089      	b.n	800380e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 80036fa:	69bb      	ldr	r3, [r7, #24]
 80036fc:	f003 0302 	and.w	r3, r3, #2
 8003700:	2b02      	cmp	r3, #2
 8003702:	d107      	bne.n	8003714 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8003704:	693b      	ldr	r3, [r7, #16]
 8003706:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800370a:	2b00      	cmp	r3, #0
 800370c:	d002      	beq.n	8003714 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 800370e:	6878      	ldr	r0, [r7, #4]
 8003710:	f000 f8be 	bl	8003890 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8003714:	69fb      	ldr	r3, [r7, #28]
 8003716:	f003 0301 	and.w	r3, r3, #1
 800371a:	2b01      	cmp	r3, #1
 800371c:	d107      	bne.n	800372e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 800371e:	697b      	ldr	r3, [r7, #20]
 8003720:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003724:	2b00      	cmp	r3, #0
 8003726:	d002      	beq.n	800372e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8003728:	6878      	ldr	r0, [r7, #4]
 800372a:	f000 f8fd 	bl	8003928 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800372e:	69fb      	ldr	r3, [r7, #28]
 8003730:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003734:	2b40      	cmp	r3, #64	; 0x40
 8003736:	d12f      	bne.n	8003798 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8003738:	697b      	ldr	r3, [r7, #20]
 800373a:	f003 0320 	and.w	r3, r3, #32
 800373e:	2b00      	cmp	r3, #0
 8003740:	d02a      	beq.n	8003798 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	685a      	ldr	r2, [r3, #4]
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003750:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	4a1e      	ldr	r2, [pc, #120]	; (80037d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003758:	4293      	cmp	r3, r2
 800375a:	d101      	bne.n	8003760 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 800375c:	4b1d      	ldr	r3, [pc, #116]	; (80037d4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800375e:	e001      	b.n	8003764 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8003760:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003764:	685a      	ldr	r2, [r3, #4]
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	4919      	ldr	r1, [pc, #100]	; (80037d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800376c:	428b      	cmp	r3, r1
 800376e:	d101      	bne.n	8003774 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8003770:	4b18      	ldr	r3, [pc, #96]	; (80037d4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003772:	e001      	b.n	8003778 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8003774:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003778:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800377c:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	2201      	movs	r2, #1
 8003782:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800378a:	f043 0202 	orr.w	r2, r3, #2
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003792:	6878      	ldr	r0, [r7, #4]
 8003794:	f7ff fdfa 	bl	800338c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8003798:	69bb      	ldr	r3, [r7, #24]
 800379a:	f003 0308 	and.w	r3, r3, #8
 800379e:	2b08      	cmp	r3, #8
 80037a0:	d136      	bne.n	8003810 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 80037a2:	693b      	ldr	r3, [r7, #16]
 80037a4:	f003 0320 	and.w	r3, r3, #32
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d031      	beq.n	8003810 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	4a07      	ldr	r2, [pc, #28]	; (80037d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80037b2:	4293      	cmp	r3, r2
 80037b4:	d101      	bne.n	80037ba <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 80037b6:	4b07      	ldr	r3, [pc, #28]	; (80037d4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80037b8:	e001      	b.n	80037be <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 80037ba:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80037be:	685a      	ldr	r2, [r3, #4]
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	4902      	ldr	r1, [pc, #8]	; (80037d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80037c6:	428b      	cmp	r3, r1
 80037c8:	d106      	bne.n	80037d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 80037ca:	4b02      	ldr	r3, [pc, #8]	; (80037d4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80037cc:	e006      	b.n	80037dc <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 80037ce:	bf00      	nop
 80037d0:	40003800 	.word	0x40003800
 80037d4:	40003400 	.word	0x40003400
 80037d8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80037dc:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80037e0:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	685a      	ldr	r2, [r3, #4]
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80037f0:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	2201      	movs	r2, #1
 80037f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037fe:	f043 0204 	orr.w	r2, r3, #4
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003806:	6878      	ldr	r0, [r7, #4]
 8003808:	f7ff fdc0 	bl	800338c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800380c:	e000      	b.n	8003810 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800380e:	bf00      	nop
}
 8003810:	bf00      	nop
 8003812:	3720      	adds	r7, #32
 8003814:	46bd      	mov	sp, r7
 8003816:	bd80      	pop	{r7, pc}

08003818 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003818:	b480      	push	{r7}
 800381a:	b083      	sub	sp, #12
 800381c:	af00      	add	r7, sp, #0
 800381e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8003820:	bf00      	nop
 8003822:	370c      	adds	r7, #12
 8003824:	46bd      	mov	sp, r7
 8003826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800382a:	4770      	bx	lr

0800382c <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 800382c:	b580      	push	{r7, lr}
 800382e:	b082      	sub	sp, #8
 8003830:	af00      	add	r7, sp, #0
 8003832:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003838:	1c99      	adds	r1, r3, #2
 800383a:	687a      	ldr	r2, [r7, #4]
 800383c:	6251      	str	r1, [r2, #36]	; 0x24
 800383e:	881a      	ldrh	r2, [r3, #0]
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800384a:	b29b      	uxth	r3, r3
 800384c:	3b01      	subs	r3, #1
 800384e:	b29a      	uxth	r2, r3
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003858:	b29b      	uxth	r3, r3
 800385a:	2b00      	cmp	r3, #0
 800385c:	d113      	bne.n	8003886 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	685a      	ldr	r2, [r3, #4]
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800386c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003872:	b29b      	uxth	r3, r3
 8003874:	2b00      	cmp	r3, #0
 8003876:	d106      	bne.n	8003886 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	2201      	movs	r2, #1
 800387c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003880:	6878      	ldr	r0, [r7, #4]
 8003882:	f7ff ffc9 	bl	8003818 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003886:	bf00      	nop
 8003888:	3708      	adds	r7, #8
 800388a:	46bd      	mov	sp, r7
 800388c:	bd80      	pop	{r7, pc}
	...

08003890 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8003890:	b580      	push	{r7, lr}
 8003892:	b082      	sub	sp, #8
 8003894:	af00      	add	r7, sp, #0
 8003896:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800389c:	1c99      	adds	r1, r3, #2
 800389e:	687a      	ldr	r2, [r7, #4]
 80038a0:	6251      	str	r1, [r2, #36]	; 0x24
 80038a2:	8819      	ldrh	r1, [r3, #0]
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	4a1d      	ldr	r2, [pc, #116]	; (8003920 <I2SEx_TxISR_I2SExt+0x90>)
 80038aa:	4293      	cmp	r3, r2
 80038ac:	d101      	bne.n	80038b2 <I2SEx_TxISR_I2SExt+0x22>
 80038ae:	4b1d      	ldr	r3, [pc, #116]	; (8003924 <I2SEx_TxISR_I2SExt+0x94>)
 80038b0:	e001      	b.n	80038b6 <I2SEx_TxISR_I2SExt+0x26>
 80038b2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80038b6:	460a      	mov	r2, r1
 80038b8:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038be:	b29b      	uxth	r3, r3
 80038c0:	3b01      	subs	r3, #1
 80038c2:	b29a      	uxth	r2, r3
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038cc:	b29b      	uxth	r3, r3
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d121      	bne.n	8003916 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	4a12      	ldr	r2, [pc, #72]	; (8003920 <I2SEx_TxISR_I2SExt+0x90>)
 80038d8:	4293      	cmp	r3, r2
 80038da:	d101      	bne.n	80038e0 <I2SEx_TxISR_I2SExt+0x50>
 80038dc:	4b11      	ldr	r3, [pc, #68]	; (8003924 <I2SEx_TxISR_I2SExt+0x94>)
 80038de:	e001      	b.n	80038e4 <I2SEx_TxISR_I2SExt+0x54>
 80038e0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80038e4:	685a      	ldr	r2, [r3, #4]
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	490d      	ldr	r1, [pc, #52]	; (8003920 <I2SEx_TxISR_I2SExt+0x90>)
 80038ec:	428b      	cmp	r3, r1
 80038ee:	d101      	bne.n	80038f4 <I2SEx_TxISR_I2SExt+0x64>
 80038f0:	4b0c      	ldr	r3, [pc, #48]	; (8003924 <I2SEx_TxISR_I2SExt+0x94>)
 80038f2:	e001      	b.n	80038f8 <I2SEx_TxISR_I2SExt+0x68>
 80038f4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80038f8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80038fc:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003902:	b29b      	uxth	r3, r3
 8003904:	2b00      	cmp	r3, #0
 8003906:	d106      	bne.n	8003916 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	2201      	movs	r2, #1
 800390c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003910:	6878      	ldr	r0, [r7, #4]
 8003912:	f7ff ff81 	bl	8003818 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003916:	bf00      	nop
 8003918:	3708      	adds	r7, #8
 800391a:	46bd      	mov	sp, r7
 800391c:	bd80      	pop	{r7, pc}
 800391e:	bf00      	nop
 8003920:	40003800 	.word	0x40003800
 8003924:	40003400 	.word	0x40003400

08003928 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8003928:	b580      	push	{r7, lr}
 800392a:	b082      	sub	sp, #8
 800392c:	af00      	add	r7, sp, #0
 800392e:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	68d8      	ldr	r0, [r3, #12]
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800393a:	1c99      	adds	r1, r3, #2
 800393c:	687a      	ldr	r2, [r7, #4]
 800393e:	62d1      	str	r1, [r2, #44]	; 0x2c
 8003940:	b282      	uxth	r2, r0
 8003942:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003948:	b29b      	uxth	r3, r3
 800394a:	3b01      	subs	r3, #1
 800394c:	b29a      	uxth	r2, r3
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003956:	b29b      	uxth	r3, r3
 8003958:	2b00      	cmp	r3, #0
 800395a:	d113      	bne.n	8003984 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	685a      	ldr	r2, [r3, #4]
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800396a:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003970:	b29b      	uxth	r3, r3
 8003972:	2b00      	cmp	r3, #0
 8003974:	d106      	bne.n	8003984 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	2201      	movs	r2, #1
 800397a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800397e:	6878      	ldr	r0, [r7, #4]
 8003980:	f7ff ff4a 	bl	8003818 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003984:	bf00      	nop
 8003986:	3708      	adds	r7, #8
 8003988:	46bd      	mov	sp, r7
 800398a:	bd80      	pop	{r7, pc}

0800398c <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 800398c:	b580      	push	{r7, lr}
 800398e:	b082      	sub	sp, #8
 8003990:	af00      	add	r7, sp, #0
 8003992:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	4a20      	ldr	r2, [pc, #128]	; (8003a1c <I2SEx_RxISR_I2SExt+0x90>)
 800399a:	4293      	cmp	r3, r2
 800399c:	d101      	bne.n	80039a2 <I2SEx_RxISR_I2SExt+0x16>
 800399e:	4b20      	ldr	r3, [pc, #128]	; (8003a20 <I2SEx_RxISR_I2SExt+0x94>)
 80039a0:	e001      	b.n	80039a6 <I2SEx_RxISR_I2SExt+0x1a>
 80039a2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80039a6:	68d8      	ldr	r0, [r3, #12]
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039ac:	1c99      	adds	r1, r3, #2
 80039ae:	687a      	ldr	r2, [r7, #4]
 80039b0:	62d1      	str	r1, [r2, #44]	; 0x2c
 80039b2:	b282      	uxth	r2, r0
 80039b4:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80039ba:	b29b      	uxth	r3, r3
 80039bc:	3b01      	subs	r3, #1
 80039be:	b29a      	uxth	r2, r3
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80039c8:	b29b      	uxth	r3, r3
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d121      	bne.n	8003a12 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	4a12      	ldr	r2, [pc, #72]	; (8003a1c <I2SEx_RxISR_I2SExt+0x90>)
 80039d4:	4293      	cmp	r3, r2
 80039d6:	d101      	bne.n	80039dc <I2SEx_RxISR_I2SExt+0x50>
 80039d8:	4b11      	ldr	r3, [pc, #68]	; (8003a20 <I2SEx_RxISR_I2SExt+0x94>)
 80039da:	e001      	b.n	80039e0 <I2SEx_RxISR_I2SExt+0x54>
 80039dc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80039e0:	685a      	ldr	r2, [r3, #4]
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	490d      	ldr	r1, [pc, #52]	; (8003a1c <I2SEx_RxISR_I2SExt+0x90>)
 80039e8:	428b      	cmp	r3, r1
 80039ea:	d101      	bne.n	80039f0 <I2SEx_RxISR_I2SExt+0x64>
 80039ec:	4b0c      	ldr	r3, [pc, #48]	; (8003a20 <I2SEx_RxISR_I2SExt+0x94>)
 80039ee:	e001      	b.n	80039f4 <I2SEx_RxISR_I2SExt+0x68>
 80039f0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80039f4:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80039f8:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039fe:	b29b      	uxth	r3, r3
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d106      	bne.n	8003a12 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	2201      	movs	r2, #1
 8003a08:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003a0c:	6878      	ldr	r0, [r7, #4]
 8003a0e:	f7ff ff03 	bl	8003818 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003a12:	bf00      	nop
 8003a14:	3708      	adds	r7, #8
 8003a16:	46bd      	mov	sp, r7
 8003a18:	bd80      	pop	{r7, pc}
 8003a1a:	bf00      	nop
 8003a1c:	40003800 	.word	0x40003800
 8003a20:	40003400 	.word	0x40003400

08003a24 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003a24:	b580      	push	{r7, lr}
 8003a26:	b086      	sub	sp, #24
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d101      	bne.n	8003a36 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003a32:	2301      	movs	r3, #1
 8003a34:	e267      	b.n	8003f06 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f003 0301 	and.w	r3, r3, #1
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d075      	beq.n	8003b2e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003a42:	4b88      	ldr	r3, [pc, #544]	; (8003c64 <HAL_RCC_OscConfig+0x240>)
 8003a44:	689b      	ldr	r3, [r3, #8]
 8003a46:	f003 030c 	and.w	r3, r3, #12
 8003a4a:	2b04      	cmp	r3, #4
 8003a4c:	d00c      	beq.n	8003a68 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003a4e:	4b85      	ldr	r3, [pc, #532]	; (8003c64 <HAL_RCC_OscConfig+0x240>)
 8003a50:	689b      	ldr	r3, [r3, #8]
 8003a52:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003a56:	2b08      	cmp	r3, #8
 8003a58:	d112      	bne.n	8003a80 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003a5a:	4b82      	ldr	r3, [pc, #520]	; (8003c64 <HAL_RCC_OscConfig+0x240>)
 8003a5c:	685b      	ldr	r3, [r3, #4]
 8003a5e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003a62:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003a66:	d10b      	bne.n	8003a80 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a68:	4b7e      	ldr	r3, [pc, #504]	; (8003c64 <HAL_RCC_OscConfig+0x240>)
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d05b      	beq.n	8003b2c <HAL_RCC_OscConfig+0x108>
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	685b      	ldr	r3, [r3, #4]
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d157      	bne.n	8003b2c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003a7c:	2301      	movs	r3, #1
 8003a7e:	e242      	b.n	8003f06 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	685b      	ldr	r3, [r3, #4]
 8003a84:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003a88:	d106      	bne.n	8003a98 <HAL_RCC_OscConfig+0x74>
 8003a8a:	4b76      	ldr	r3, [pc, #472]	; (8003c64 <HAL_RCC_OscConfig+0x240>)
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	4a75      	ldr	r2, [pc, #468]	; (8003c64 <HAL_RCC_OscConfig+0x240>)
 8003a90:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a94:	6013      	str	r3, [r2, #0]
 8003a96:	e01d      	b.n	8003ad4 <HAL_RCC_OscConfig+0xb0>
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	685b      	ldr	r3, [r3, #4]
 8003a9c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003aa0:	d10c      	bne.n	8003abc <HAL_RCC_OscConfig+0x98>
 8003aa2:	4b70      	ldr	r3, [pc, #448]	; (8003c64 <HAL_RCC_OscConfig+0x240>)
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	4a6f      	ldr	r2, [pc, #444]	; (8003c64 <HAL_RCC_OscConfig+0x240>)
 8003aa8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003aac:	6013      	str	r3, [r2, #0]
 8003aae:	4b6d      	ldr	r3, [pc, #436]	; (8003c64 <HAL_RCC_OscConfig+0x240>)
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	4a6c      	ldr	r2, [pc, #432]	; (8003c64 <HAL_RCC_OscConfig+0x240>)
 8003ab4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ab8:	6013      	str	r3, [r2, #0]
 8003aba:	e00b      	b.n	8003ad4 <HAL_RCC_OscConfig+0xb0>
 8003abc:	4b69      	ldr	r3, [pc, #420]	; (8003c64 <HAL_RCC_OscConfig+0x240>)
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	4a68      	ldr	r2, [pc, #416]	; (8003c64 <HAL_RCC_OscConfig+0x240>)
 8003ac2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003ac6:	6013      	str	r3, [r2, #0]
 8003ac8:	4b66      	ldr	r3, [pc, #408]	; (8003c64 <HAL_RCC_OscConfig+0x240>)
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	4a65      	ldr	r2, [pc, #404]	; (8003c64 <HAL_RCC_OscConfig+0x240>)
 8003ace:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003ad2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	685b      	ldr	r3, [r3, #4]
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d013      	beq.n	8003b04 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003adc:	f7fd f956 	bl	8000d8c <HAL_GetTick>
 8003ae0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ae2:	e008      	b.n	8003af6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003ae4:	f7fd f952 	bl	8000d8c <HAL_GetTick>
 8003ae8:	4602      	mov	r2, r0
 8003aea:	693b      	ldr	r3, [r7, #16]
 8003aec:	1ad3      	subs	r3, r2, r3
 8003aee:	2b64      	cmp	r3, #100	; 0x64
 8003af0:	d901      	bls.n	8003af6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003af2:	2303      	movs	r3, #3
 8003af4:	e207      	b.n	8003f06 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003af6:	4b5b      	ldr	r3, [pc, #364]	; (8003c64 <HAL_RCC_OscConfig+0x240>)
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d0f0      	beq.n	8003ae4 <HAL_RCC_OscConfig+0xc0>
 8003b02:	e014      	b.n	8003b2e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b04:	f7fd f942 	bl	8000d8c <HAL_GetTick>
 8003b08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b0a:	e008      	b.n	8003b1e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003b0c:	f7fd f93e 	bl	8000d8c <HAL_GetTick>
 8003b10:	4602      	mov	r2, r0
 8003b12:	693b      	ldr	r3, [r7, #16]
 8003b14:	1ad3      	subs	r3, r2, r3
 8003b16:	2b64      	cmp	r3, #100	; 0x64
 8003b18:	d901      	bls.n	8003b1e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003b1a:	2303      	movs	r3, #3
 8003b1c:	e1f3      	b.n	8003f06 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b1e:	4b51      	ldr	r3, [pc, #324]	; (8003c64 <HAL_RCC_OscConfig+0x240>)
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d1f0      	bne.n	8003b0c <HAL_RCC_OscConfig+0xe8>
 8003b2a:	e000      	b.n	8003b2e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b2c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f003 0302 	and.w	r3, r3, #2
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d063      	beq.n	8003c02 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003b3a:	4b4a      	ldr	r3, [pc, #296]	; (8003c64 <HAL_RCC_OscConfig+0x240>)
 8003b3c:	689b      	ldr	r3, [r3, #8]
 8003b3e:	f003 030c 	and.w	r3, r3, #12
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d00b      	beq.n	8003b5e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003b46:	4b47      	ldr	r3, [pc, #284]	; (8003c64 <HAL_RCC_OscConfig+0x240>)
 8003b48:	689b      	ldr	r3, [r3, #8]
 8003b4a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003b4e:	2b08      	cmp	r3, #8
 8003b50:	d11c      	bne.n	8003b8c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003b52:	4b44      	ldr	r3, [pc, #272]	; (8003c64 <HAL_RCC_OscConfig+0x240>)
 8003b54:	685b      	ldr	r3, [r3, #4]
 8003b56:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d116      	bne.n	8003b8c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b5e:	4b41      	ldr	r3, [pc, #260]	; (8003c64 <HAL_RCC_OscConfig+0x240>)
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f003 0302 	and.w	r3, r3, #2
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d005      	beq.n	8003b76 <HAL_RCC_OscConfig+0x152>
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	68db      	ldr	r3, [r3, #12]
 8003b6e:	2b01      	cmp	r3, #1
 8003b70:	d001      	beq.n	8003b76 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003b72:	2301      	movs	r3, #1
 8003b74:	e1c7      	b.n	8003f06 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b76:	4b3b      	ldr	r3, [pc, #236]	; (8003c64 <HAL_RCC_OscConfig+0x240>)
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	691b      	ldr	r3, [r3, #16]
 8003b82:	00db      	lsls	r3, r3, #3
 8003b84:	4937      	ldr	r1, [pc, #220]	; (8003c64 <HAL_RCC_OscConfig+0x240>)
 8003b86:	4313      	orrs	r3, r2
 8003b88:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b8a:	e03a      	b.n	8003c02 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	68db      	ldr	r3, [r3, #12]
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d020      	beq.n	8003bd6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003b94:	4b34      	ldr	r3, [pc, #208]	; (8003c68 <HAL_RCC_OscConfig+0x244>)
 8003b96:	2201      	movs	r2, #1
 8003b98:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b9a:	f7fd f8f7 	bl	8000d8c <HAL_GetTick>
 8003b9e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ba0:	e008      	b.n	8003bb4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003ba2:	f7fd f8f3 	bl	8000d8c <HAL_GetTick>
 8003ba6:	4602      	mov	r2, r0
 8003ba8:	693b      	ldr	r3, [r7, #16]
 8003baa:	1ad3      	subs	r3, r2, r3
 8003bac:	2b02      	cmp	r3, #2
 8003bae:	d901      	bls.n	8003bb4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003bb0:	2303      	movs	r3, #3
 8003bb2:	e1a8      	b.n	8003f06 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003bb4:	4b2b      	ldr	r3, [pc, #172]	; (8003c64 <HAL_RCC_OscConfig+0x240>)
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f003 0302 	and.w	r3, r3, #2
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d0f0      	beq.n	8003ba2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003bc0:	4b28      	ldr	r3, [pc, #160]	; (8003c64 <HAL_RCC_OscConfig+0x240>)
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	691b      	ldr	r3, [r3, #16]
 8003bcc:	00db      	lsls	r3, r3, #3
 8003bce:	4925      	ldr	r1, [pc, #148]	; (8003c64 <HAL_RCC_OscConfig+0x240>)
 8003bd0:	4313      	orrs	r3, r2
 8003bd2:	600b      	str	r3, [r1, #0]
 8003bd4:	e015      	b.n	8003c02 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003bd6:	4b24      	ldr	r3, [pc, #144]	; (8003c68 <HAL_RCC_OscConfig+0x244>)
 8003bd8:	2200      	movs	r2, #0
 8003bda:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bdc:	f7fd f8d6 	bl	8000d8c <HAL_GetTick>
 8003be0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003be2:	e008      	b.n	8003bf6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003be4:	f7fd f8d2 	bl	8000d8c <HAL_GetTick>
 8003be8:	4602      	mov	r2, r0
 8003bea:	693b      	ldr	r3, [r7, #16]
 8003bec:	1ad3      	subs	r3, r2, r3
 8003bee:	2b02      	cmp	r3, #2
 8003bf0:	d901      	bls.n	8003bf6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003bf2:	2303      	movs	r3, #3
 8003bf4:	e187      	b.n	8003f06 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003bf6:	4b1b      	ldr	r3, [pc, #108]	; (8003c64 <HAL_RCC_OscConfig+0x240>)
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	f003 0302 	and.w	r3, r3, #2
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d1f0      	bne.n	8003be4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	f003 0308 	and.w	r3, r3, #8
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d036      	beq.n	8003c7c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	695b      	ldr	r3, [r3, #20]
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d016      	beq.n	8003c44 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003c16:	4b15      	ldr	r3, [pc, #84]	; (8003c6c <HAL_RCC_OscConfig+0x248>)
 8003c18:	2201      	movs	r2, #1
 8003c1a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c1c:	f7fd f8b6 	bl	8000d8c <HAL_GetTick>
 8003c20:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c22:	e008      	b.n	8003c36 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003c24:	f7fd f8b2 	bl	8000d8c <HAL_GetTick>
 8003c28:	4602      	mov	r2, r0
 8003c2a:	693b      	ldr	r3, [r7, #16]
 8003c2c:	1ad3      	subs	r3, r2, r3
 8003c2e:	2b02      	cmp	r3, #2
 8003c30:	d901      	bls.n	8003c36 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003c32:	2303      	movs	r3, #3
 8003c34:	e167      	b.n	8003f06 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c36:	4b0b      	ldr	r3, [pc, #44]	; (8003c64 <HAL_RCC_OscConfig+0x240>)
 8003c38:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c3a:	f003 0302 	and.w	r3, r3, #2
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d0f0      	beq.n	8003c24 <HAL_RCC_OscConfig+0x200>
 8003c42:	e01b      	b.n	8003c7c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003c44:	4b09      	ldr	r3, [pc, #36]	; (8003c6c <HAL_RCC_OscConfig+0x248>)
 8003c46:	2200      	movs	r2, #0
 8003c48:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c4a:	f7fd f89f 	bl	8000d8c <HAL_GetTick>
 8003c4e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c50:	e00e      	b.n	8003c70 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003c52:	f7fd f89b 	bl	8000d8c <HAL_GetTick>
 8003c56:	4602      	mov	r2, r0
 8003c58:	693b      	ldr	r3, [r7, #16]
 8003c5a:	1ad3      	subs	r3, r2, r3
 8003c5c:	2b02      	cmp	r3, #2
 8003c5e:	d907      	bls.n	8003c70 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003c60:	2303      	movs	r3, #3
 8003c62:	e150      	b.n	8003f06 <HAL_RCC_OscConfig+0x4e2>
 8003c64:	40023800 	.word	0x40023800
 8003c68:	42470000 	.word	0x42470000
 8003c6c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c70:	4b88      	ldr	r3, [pc, #544]	; (8003e94 <HAL_RCC_OscConfig+0x470>)
 8003c72:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c74:	f003 0302 	and.w	r3, r3, #2
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d1ea      	bne.n	8003c52 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	f003 0304 	and.w	r3, r3, #4
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	f000 8097 	beq.w	8003db8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c8a:	2300      	movs	r3, #0
 8003c8c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003c8e:	4b81      	ldr	r3, [pc, #516]	; (8003e94 <HAL_RCC_OscConfig+0x470>)
 8003c90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d10f      	bne.n	8003cba <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c9a:	2300      	movs	r3, #0
 8003c9c:	60bb      	str	r3, [r7, #8]
 8003c9e:	4b7d      	ldr	r3, [pc, #500]	; (8003e94 <HAL_RCC_OscConfig+0x470>)
 8003ca0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ca2:	4a7c      	ldr	r2, [pc, #496]	; (8003e94 <HAL_RCC_OscConfig+0x470>)
 8003ca4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003ca8:	6413      	str	r3, [r2, #64]	; 0x40
 8003caa:	4b7a      	ldr	r3, [pc, #488]	; (8003e94 <HAL_RCC_OscConfig+0x470>)
 8003cac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003cb2:	60bb      	str	r3, [r7, #8]
 8003cb4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003cb6:	2301      	movs	r3, #1
 8003cb8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cba:	4b77      	ldr	r3, [pc, #476]	; (8003e98 <HAL_RCC_OscConfig+0x474>)
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d118      	bne.n	8003cf8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003cc6:	4b74      	ldr	r3, [pc, #464]	; (8003e98 <HAL_RCC_OscConfig+0x474>)
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	4a73      	ldr	r2, [pc, #460]	; (8003e98 <HAL_RCC_OscConfig+0x474>)
 8003ccc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003cd0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003cd2:	f7fd f85b 	bl	8000d8c <HAL_GetTick>
 8003cd6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cd8:	e008      	b.n	8003cec <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003cda:	f7fd f857 	bl	8000d8c <HAL_GetTick>
 8003cde:	4602      	mov	r2, r0
 8003ce0:	693b      	ldr	r3, [r7, #16]
 8003ce2:	1ad3      	subs	r3, r2, r3
 8003ce4:	2b02      	cmp	r3, #2
 8003ce6:	d901      	bls.n	8003cec <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003ce8:	2303      	movs	r3, #3
 8003cea:	e10c      	b.n	8003f06 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cec:	4b6a      	ldr	r3, [pc, #424]	; (8003e98 <HAL_RCC_OscConfig+0x474>)
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d0f0      	beq.n	8003cda <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	689b      	ldr	r3, [r3, #8]
 8003cfc:	2b01      	cmp	r3, #1
 8003cfe:	d106      	bne.n	8003d0e <HAL_RCC_OscConfig+0x2ea>
 8003d00:	4b64      	ldr	r3, [pc, #400]	; (8003e94 <HAL_RCC_OscConfig+0x470>)
 8003d02:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d04:	4a63      	ldr	r2, [pc, #396]	; (8003e94 <HAL_RCC_OscConfig+0x470>)
 8003d06:	f043 0301 	orr.w	r3, r3, #1
 8003d0a:	6713      	str	r3, [r2, #112]	; 0x70
 8003d0c:	e01c      	b.n	8003d48 <HAL_RCC_OscConfig+0x324>
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	689b      	ldr	r3, [r3, #8]
 8003d12:	2b05      	cmp	r3, #5
 8003d14:	d10c      	bne.n	8003d30 <HAL_RCC_OscConfig+0x30c>
 8003d16:	4b5f      	ldr	r3, [pc, #380]	; (8003e94 <HAL_RCC_OscConfig+0x470>)
 8003d18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d1a:	4a5e      	ldr	r2, [pc, #376]	; (8003e94 <HAL_RCC_OscConfig+0x470>)
 8003d1c:	f043 0304 	orr.w	r3, r3, #4
 8003d20:	6713      	str	r3, [r2, #112]	; 0x70
 8003d22:	4b5c      	ldr	r3, [pc, #368]	; (8003e94 <HAL_RCC_OscConfig+0x470>)
 8003d24:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d26:	4a5b      	ldr	r2, [pc, #364]	; (8003e94 <HAL_RCC_OscConfig+0x470>)
 8003d28:	f043 0301 	orr.w	r3, r3, #1
 8003d2c:	6713      	str	r3, [r2, #112]	; 0x70
 8003d2e:	e00b      	b.n	8003d48 <HAL_RCC_OscConfig+0x324>
 8003d30:	4b58      	ldr	r3, [pc, #352]	; (8003e94 <HAL_RCC_OscConfig+0x470>)
 8003d32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d34:	4a57      	ldr	r2, [pc, #348]	; (8003e94 <HAL_RCC_OscConfig+0x470>)
 8003d36:	f023 0301 	bic.w	r3, r3, #1
 8003d3a:	6713      	str	r3, [r2, #112]	; 0x70
 8003d3c:	4b55      	ldr	r3, [pc, #340]	; (8003e94 <HAL_RCC_OscConfig+0x470>)
 8003d3e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d40:	4a54      	ldr	r2, [pc, #336]	; (8003e94 <HAL_RCC_OscConfig+0x470>)
 8003d42:	f023 0304 	bic.w	r3, r3, #4
 8003d46:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	689b      	ldr	r3, [r3, #8]
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d015      	beq.n	8003d7c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d50:	f7fd f81c 	bl	8000d8c <HAL_GetTick>
 8003d54:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d56:	e00a      	b.n	8003d6e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003d58:	f7fd f818 	bl	8000d8c <HAL_GetTick>
 8003d5c:	4602      	mov	r2, r0
 8003d5e:	693b      	ldr	r3, [r7, #16]
 8003d60:	1ad3      	subs	r3, r2, r3
 8003d62:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d66:	4293      	cmp	r3, r2
 8003d68:	d901      	bls.n	8003d6e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003d6a:	2303      	movs	r3, #3
 8003d6c:	e0cb      	b.n	8003f06 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d6e:	4b49      	ldr	r3, [pc, #292]	; (8003e94 <HAL_RCC_OscConfig+0x470>)
 8003d70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d72:	f003 0302 	and.w	r3, r3, #2
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d0ee      	beq.n	8003d58 <HAL_RCC_OscConfig+0x334>
 8003d7a:	e014      	b.n	8003da6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d7c:	f7fd f806 	bl	8000d8c <HAL_GetTick>
 8003d80:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d82:	e00a      	b.n	8003d9a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003d84:	f7fd f802 	bl	8000d8c <HAL_GetTick>
 8003d88:	4602      	mov	r2, r0
 8003d8a:	693b      	ldr	r3, [r7, #16]
 8003d8c:	1ad3      	subs	r3, r2, r3
 8003d8e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d92:	4293      	cmp	r3, r2
 8003d94:	d901      	bls.n	8003d9a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003d96:	2303      	movs	r3, #3
 8003d98:	e0b5      	b.n	8003f06 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d9a:	4b3e      	ldr	r3, [pc, #248]	; (8003e94 <HAL_RCC_OscConfig+0x470>)
 8003d9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d9e:	f003 0302 	and.w	r3, r3, #2
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d1ee      	bne.n	8003d84 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003da6:	7dfb      	ldrb	r3, [r7, #23]
 8003da8:	2b01      	cmp	r3, #1
 8003daa:	d105      	bne.n	8003db8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003dac:	4b39      	ldr	r3, [pc, #228]	; (8003e94 <HAL_RCC_OscConfig+0x470>)
 8003dae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003db0:	4a38      	ldr	r2, [pc, #224]	; (8003e94 <HAL_RCC_OscConfig+0x470>)
 8003db2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003db6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	699b      	ldr	r3, [r3, #24]
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	f000 80a1 	beq.w	8003f04 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003dc2:	4b34      	ldr	r3, [pc, #208]	; (8003e94 <HAL_RCC_OscConfig+0x470>)
 8003dc4:	689b      	ldr	r3, [r3, #8]
 8003dc6:	f003 030c 	and.w	r3, r3, #12
 8003dca:	2b08      	cmp	r3, #8
 8003dcc:	d05c      	beq.n	8003e88 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	699b      	ldr	r3, [r3, #24]
 8003dd2:	2b02      	cmp	r3, #2
 8003dd4:	d141      	bne.n	8003e5a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003dd6:	4b31      	ldr	r3, [pc, #196]	; (8003e9c <HAL_RCC_OscConfig+0x478>)
 8003dd8:	2200      	movs	r2, #0
 8003dda:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ddc:	f7fc ffd6 	bl	8000d8c <HAL_GetTick>
 8003de0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003de2:	e008      	b.n	8003df6 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003de4:	f7fc ffd2 	bl	8000d8c <HAL_GetTick>
 8003de8:	4602      	mov	r2, r0
 8003dea:	693b      	ldr	r3, [r7, #16]
 8003dec:	1ad3      	subs	r3, r2, r3
 8003dee:	2b02      	cmp	r3, #2
 8003df0:	d901      	bls.n	8003df6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003df2:	2303      	movs	r3, #3
 8003df4:	e087      	b.n	8003f06 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003df6:	4b27      	ldr	r3, [pc, #156]	; (8003e94 <HAL_RCC_OscConfig+0x470>)
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d1f0      	bne.n	8003de4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	69da      	ldr	r2, [r3, #28]
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	6a1b      	ldr	r3, [r3, #32]
 8003e0a:	431a      	orrs	r2, r3
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e10:	019b      	lsls	r3, r3, #6
 8003e12:	431a      	orrs	r2, r3
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e18:	085b      	lsrs	r3, r3, #1
 8003e1a:	3b01      	subs	r3, #1
 8003e1c:	041b      	lsls	r3, r3, #16
 8003e1e:	431a      	orrs	r2, r3
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e24:	061b      	lsls	r3, r3, #24
 8003e26:	491b      	ldr	r1, [pc, #108]	; (8003e94 <HAL_RCC_OscConfig+0x470>)
 8003e28:	4313      	orrs	r3, r2
 8003e2a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003e2c:	4b1b      	ldr	r3, [pc, #108]	; (8003e9c <HAL_RCC_OscConfig+0x478>)
 8003e2e:	2201      	movs	r2, #1
 8003e30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e32:	f7fc ffab 	bl	8000d8c <HAL_GetTick>
 8003e36:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e38:	e008      	b.n	8003e4c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e3a:	f7fc ffa7 	bl	8000d8c <HAL_GetTick>
 8003e3e:	4602      	mov	r2, r0
 8003e40:	693b      	ldr	r3, [r7, #16]
 8003e42:	1ad3      	subs	r3, r2, r3
 8003e44:	2b02      	cmp	r3, #2
 8003e46:	d901      	bls.n	8003e4c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003e48:	2303      	movs	r3, #3
 8003e4a:	e05c      	b.n	8003f06 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e4c:	4b11      	ldr	r3, [pc, #68]	; (8003e94 <HAL_RCC_OscConfig+0x470>)
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d0f0      	beq.n	8003e3a <HAL_RCC_OscConfig+0x416>
 8003e58:	e054      	b.n	8003f04 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e5a:	4b10      	ldr	r3, [pc, #64]	; (8003e9c <HAL_RCC_OscConfig+0x478>)
 8003e5c:	2200      	movs	r2, #0
 8003e5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e60:	f7fc ff94 	bl	8000d8c <HAL_GetTick>
 8003e64:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e66:	e008      	b.n	8003e7a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e68:	f7fc ff90 	bl	8000d8c <HAL_GetTick>
 8003e6c:	4602      	mov	r2, r0
 8003e6e:	693b      	ldr	r3, [r7, #16]
 8003e70:	1ad3      	subs	r3, r2, r3
 8003e72:	2b02      	cmp	r3, #2
 8003e74:	d901      	bls.n	8003e7a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003e76:	2303      	movs	r3, #3
 8003e78:	e045      	b.n	8003f06 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e7a:	4b06      	ldr	r3, [pc, #24]	; (8003e94 <HAL_RCC_OscConfig+0x470>)
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d1f0      	bne.n	8003e68 <HAL_RCC_OscConfig+0x444>
 8003e86:	e03d      	b.n	8003f04 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	699b      	ldr	r3, [r3, #24]
 8003e8c:	2b01      	cmp	r3, #1
 8003e8e:	d107      	bne.n	8003ea0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003e90:	2301      	movs	r3, #1
 8003e92:	e038      	b.n	8003f06 <HAL_RCC_OscConfig+0x4e2>
 8003e94:	40023800 	.word	0x40023800
 8003e98:	40007000 	.word	0x40007000
 8003e9c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003ea0:	4b1b      	ldr	r3, [pc, #108]	; (8003f10 <HAL_RCC_OscConfig+0x4ec>)
 8003ea2:	685b      	ldr	r3, [r3, #4]
 8003ea4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	699b      	ldr	r3, [r3, #24]
 8003eaa:	2b01      	cmp	r3, #1
 8003eac:	d028      	beq.n	8003f00 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003eb8:	429a      	cmp	r2, r3
 8003eba:	d121      	bne.n	8003f00 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ec6:	429a      	cmp	r2, r3
 8003ec8:	d11a      	bne.n	8003f00 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003eca:	68fa      	ldr	r2, [r7, #12]
 8003ecc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003ed0:	4013      	ands	r3, r2
 8003ed2:	687a      	ldr	r2, [r7, #4]
 8003ed4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003ed6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003ed8:	4293      	cmp	r3, r2
 8003eda:	d111      	bne.n	8003f00 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ee6:	085b      	lsrs	r3, r3, #1
 8003ee8:	3b01      	subs	r3, #1
 8003eea:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003eec:	429a      	cmp	r2, r3
 8003eee:	d107      	bne.n	8003f00 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003efa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003efc:	429a      	cmp	r2, r3
 8003efe:	d001      	beq.n	8003f04 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003f00:	2301      	movs	r3, #1
 8003f02:	e000      	b.n	8003f06 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003f04:	2300      	movs	r3, #0
}
 8003f06:	4618      	mov	r0, r3
 8003f08:	3718      	adds	r7, #24
 8003f0a:	46bd      	mov	sp, r7
 8003f0c:	bd80      	pop	{r7, pc}
 8003f0e:	bf00      	nop
 8003f10:	40023800 	.word	0x40023800

08003f14 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003f14:	b580      	push	{r7, lr}
 8003f16:	b084      	sub	sp, #16
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	6078      	str	r0, [r7, #4]
 8003f1c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d101      	bne.n	8003f28 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003f24:	2301      	movs	r3, #1
 8003f26:	e0cc      	b.n	80040c2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003f28:	4b68      	ldr	r3, [pc, #416]	; (80040cc <HAL_RCC_ClockConfig+0x1b8>)
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	f003 0307 	and.w	r3, r3, #7
 8003f30:	683a      	ldr	r2, [r7, #0]
 8003f32:	429a      	cmp	r2, r3
 8003f34:	d90c      	bls.n	8003f50 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f36:	4b65      	ldr	r3, [pc, #404]	; (80040cc <HAL_RCC_ClockConfig+0x1b8>)
 8003f38:	683a      	ldr	r2, [r7, #0]
 8003f3a:	b2d2      	uxtb	r2, r2
 8003f3c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f3e:	4b63      	ldr	r3, [pc, #396]	; (80040cc <HAL_RCC_ClockConfig+0x1b8>)
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f003 0307 	and.w	r3, r3, #7
 8003f46:	683a      	ldr	r2, [r7, #0]
 8003f48:	429a      	cmp	r2, r3
 8003f4a:	d001      	beq.n	8003f50 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003f4c:	2301      	movs	r3, #1
 8003f4e:	e0b8      	b.n	80040c2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	f003 0302 	and.w	r3, r3, #2
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d020      	beq.n	8003f9e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f003 0304 	and.w	r3, r3, #4
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d005      	beq.n	8003f74 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003f68:	4b59      	ldr	r3, [pc, #356]	; (80040d0 <HAL_RCC_ClockConfig+0x1bc>)
 8003f6a:	689b      	ldr	r3, [r3, #8]
 8003f6c:	4a58      	ldr	r2, [pc, #352]	; (80040d0 <HAL_RCC_ClockConfig+0x1bc>)
 8003f6e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003f72:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f003 0308 	and.w	r3, r3, #8
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d005      	beq.n	8003f8c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003f80:	4b53      	ldr	r3, [pc, #332]	; (80040d0 <HAL_RCC_ClockConfig+0x1bc>)
 8003f82:	689b      	ldr	r3, [r3, #8]
 8003f84:	4a52      	ldr	r2, [pc, #328]	; (80040d0 <HAL_RCC_ClockConfig+0x1bc>)
 8003f86:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003f8a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f8c:	4b50      	ldr	r3, [pc, #320]	; (80040d0 <HAL_RCC_ClockConfig+0x1bc>)
 8003f8e:	689b      	ldr	r3, [r3, #8]
 8003f90:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	689b      	ldr	r3, [r3, #8]
 8003f98:	494d      	ldr	r1, [pc, #308]	; (80040d0 <HAL_RCC_ClockConfig+0x1bc>)
 8003f9a:	4313      	orrs	r3, r2
 8003f9c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f003 0301 	and.w	r3, r3, #1
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d044      	beq.n	8004034 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	685b      	ldr	r3, [r3, #4]
 8003fae:	2b01      	cmp	r3, #1
 8003fb0:	d107      	bne.n	8003fc2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003fb2:	4b47      	ldr	r3, [pc, #284]	; (80040d0 <HAL_RCC_ClockConfig+0x1bc>)
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d119      	bne.n	8003ff2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003fbe:	2301      	movs	r3, #1
 8003fc0:	e07f      	b.n	80040c2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	685b      	ldr	r3, [r3, #4]
 8003fc6:	2b02      	cmp	r3, #2
 8003fc8:	d003      	beq.n	8003fd2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003fce:	2b03      	cmp	r3, #3
 8003fd0:	d107      	bne.n	8003fe2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003fd2:	4b3f      	ldr	r3, [pc, #252]	; (80040d0 <HAL_RCC_ClockConfig+0x1bc>)
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d109      	bne.n	8003ff2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003fde:	2301      	movs	r3, #1
 8003fe0:	e06f      	b.n	80040c2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003fe2:	4b3b      	ldr	r3, [pc, #236]	; (80040d0 <HAL_RCC_ClockConfig+0x1bc>)
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	f003 0302 	and.w	r3, r3, #2
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d101      	bne.n	8003ff2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003fee:	2301      	movs	r3, #1
 8003ff0:	e067      	b.n	80040c2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003ff2:	4b37      	ldr	r3, [pc, #220]	; (80040d0 <HAL_RCC_ClockConfig+0x1bc>)
 8003ff4:	689b      	ldr	r3, [r3, #8]
 8003ff6:	f023 0203 	bic.w	r2, r3, #3
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	685b      	ldr	r3, [r3, #4]
 8003ffe:	4934      	ldr	r1, [pc, #208]	; (80040d0 <HAL_RCC_ClockConfig+0x1bc>)
 8004000:	4313      	orrs	r3, r2
 8004002:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004004:	f7fc fec2 	bl	8000d8c <HAL_GetTick>
 8004008:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800400a:	e00a      	b.n	8004022 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800400c:	f7fc febe 	bl	8000d8c <HAL_GetTick>
 8004010:	4602      	mov	r2, r0
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	1ad3      	subs	r3, r2, r3
 8004016:	f241 3288 	movw	r2, #5000	; 0x1388
 800401a:	4293      	cmp	r3, r2
 800401c:	d901      	bls.n	8004022 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800401e:	2303      	movs	r3, #3
 8004020:	e04f      	b.n	80040c2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004022:	4b2b      	ldr	r3, [pc, #172]	; (80040d0 <HAL_RCC_ClockConfig+0x1bc>)
 8004024:	689b      	ldr	r3, [r3, #8]
 8004026:	f003 020c 	and.w	r2, r3, #12
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	685b      	ldr	r3, [r3, #4]
 800402e:	009b      	lsls	r3, r3, #2
 8004030:	429a      	cmp	r2, r3
 8004032:	d1eb      	bne.n	800400c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004034:	4b25      	ldr	r3, [pc, #148]	; (80040cc <HAL_RCC_ClockConfig+0x1b8>)
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f003 0307 	and.w	r3, r3, #7
 800403c:	683a      	ldr	r2, [r7, #0]
 800403e:	429a      	cmp	r2, r3
 8004040:	d20c      	bcs.n	800405c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004042:	4b22      	ldr	r3, [pc, #136]	; (80040cc <HAL_RCC_ClockConfig+0x1b8>)
 8004044:	683a      	ldr	r2, [r7, #0]
 8004046:	b2d2      	uxtb	r2, r2
 8004048:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800404a:	4b20      	ldr	r3, [pc, #128]	; (80040cc <HAL_RCC_ClockConfig+0x1b8>)
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f003 0307 	and.w	r3, r3, #7
 8004052:	683a      	ldr	r2, [r7, #0]
 8004054:	429a      	cmp	r2, r3
 8004056:	d001      	beq.n	800405c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004058:	2301      	movs	r3, #1
 800405a:	e032      	b.n	80040c2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	f003 0304 	and.w	r3, r3, #4
 8004064:	2b00      	cmp	r3, #0
 8004066:	d008      	beq.n	800407a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004068:	4b19      	ldr	r3, [pc, #100]	; (80040d0 <HAL_RCC_ClockConfig+0x1bc>)
 800406a:	689b      	ldr	r3, [r3, #8]
 800406c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	68db      	ldr	r3, [r3, #12]
 8004074:	4916      	ldr	r1, [pc, #88]	; (80040d0 <HAL_RCC_ClockConfig+0x1bc>)
 8004076:	4313      	orrs	r3, r2
 8004078:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	f003 0308 	and.w	r3, r3, #8
 8004082:	2b00      	cmp	r3, #0
 8004084:	d009      	beq.n	800409a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004086:	4b12      	ldr	r3, [pc, #72]	; (80040d0 <HAL_RCC_ClockConfig+0x1bc>)
 8004088:	689b      	ldr	r3, [r3, #8]
 800408a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	691b      	ldr	r3, [r3, #16]
 8004092:	00db      	lsls	r3, r3, #3
 8004094:	490e      	ldr	r1, [pc, #56]	; (80040d0 <HAL_RCC_ClockConfig+0x1bc>)
 8004096:	4313      	orrs	r3, r2
 8004098:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800409a:	f000 f821 	bl	80040e0 <HAL_RCC_GetSysClockFreq>
 800409e:	4602      	mov	r2, r0
 80040a0:	4b0b      	ldr	r3, [pc, #44]	; (80040d0 <HAL_RCC_ClockConfig+0x1bc>)
 80040a2:	689b      	ldr	r3, [r3, #8]
 80040a4:	091b      	lsrs	r3, r3, #4
 80040a6:	f003 030f 	and.w	r3, r3, #15
 80040aa:	490a      	ldr	r1, [pc, #40]	; (80040d4 <HAL_RCC_ClockConfig+0x1c0>)
 80040ac:	5ccb      	ldrb	r3, [r1, r3]
 80040ae:	fa22 f303 	lsr.w	r3, r2, r3
 80040b2:	4a09      	ldr	r2, [pc, #36]	; (80040d8 <HAL_RCC_ClockConfig+0x1c4>)
 80040b4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80040b6:	4b09      	ldr	r3, [pc, #36]	; (80040dc <HAL_RCC_ClockConfig+0x1c8>)
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	4618      	mov	r0, r3
 80040bc:	f7fc fe22 	bl	8000d04 <HAL_InitTick>

  return HAL_OK;
 80040c0:	2300      	movs	r3, #0
}
 80040c2:	4618      	mov	r0, r3
 80040c4:	3710      	adds	r7, #16
 80040c6:	46bd      	mov	sp, r7
 80040c8:	bd80      	pop	{r7, pc}
 80040ca:	bf00      	nop
 80040cc:	40023c00 	.word	0x40023c00
 80040d0:	40023800 	.word	0x40023800
 80040d4:	08007cd8 	.word	0x08007cd8
 80040d8:	20000000 	.word	0x20000000
 80040dc:	20000004 	.word	0x20000004

080040e0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80040e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80040e4:	b094      	sub	sp, #80	; 0x50
 80040e6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80040e8:	2300      	movs	r3, #0
 80040ea:	647b      	str	r3, [r7, #68]	; 0x44
 80040ec:	2300      	movs	r3, #0
 80040ee:	64fb      	str	r3, [r7, #76]	; 0x4c
 80040f0:	2300      	movs	r3, #0
 80040f2:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80040f4:	2300      	movs	r3, #0
 80040f6:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80040f8:	4b79      	ldr	r3, [pc, #484]	; (80042e0 <HAL_RCC_GetSysClockFreq+0x200>)
 80040fa:	689b      	ldr	r3, [r3, #8]
 80040fc:	f003 030c 	and.w	r3, r3, #12
 8004100:	2b08      	cmp	r3, #8
 8004102:	d00d      	beq.n	8004120 <HAL_RCC_GetSysClockFreq+0x40>
 8004104:	2b08      	cmp	r3, #8
 8004106:	f200 80e1 	bhi.w	80042cc <HAL_RCC_GetSysClockFreq+0x1ec>
 800410a:	2b00      	cmp	r3, #0
 800410c:	d002      	beq.n	8004114 <HAL_RCC_GetSysClockFreq+0x34>
 800410e:	2b04      	cmp	r3, #4
 8004110:	d003      	beq.n	800411a <HAL_RCC_GetSysClockFreq+0x3a>
 8004112:	e0db      	b.n	80042cc <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004114:	4b73      	ldr	r3, [pc, #460]	; (80042e4 <HAL_RCC_GetSysClockFreq+0x204>)
 8004116:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8004118:	e0db      	b.n	80042d2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800411a:	4b73      	ldr	r3, [pc, #460]	; (80042e8 <HAL_RCC_GetSysClockFreq+0x208>)
 800411c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800411e:	e0d8      	b.n	80042d2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004120:	4b6f      	ldr	r3, [pc, #444]	; (80042e0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004122:	685b      	ldr	r3, [r3, #4]
 8004124:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004128:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800412a:	4b6d      	ldr	r3, [pc, #436]	; (80042e0 <HAL_RCC_GetSysClockFreq+0x200>)
 800412c:	685b      	ldr	r3, [r3, #4]
 800412e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004132:	2b00      	cmp	r3, #0
 8004134:	d063      	beq.n	80041fe <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004136:	4b6a      	ldr	r3, [pc, #424]	; (80042e0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004138:	685b      	ldr	r3, [r3, #4]
 800413a:	099b      	lsrs	r3, r3, #6
 800413c:	2200      	movs	r2, #0
 800413e:	63bb      	str	r3, [r7, #56]	; 0x38
 8004140:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004142:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004144:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004148:	633b      	str	r3, [r7, #48]	; 0x30
 800414a:	2300      	movs	r3, #0
 800414c:	637b      	str	r3, [r7, #52]	; 0x34
 800414e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004152:	4622      	mov	r2, r4
 8004154:	462b      	mov	r3, r5
 8004156:	f04f 0000 	mov.w	r0, #0
 800415a:	f04f 0100 	mov.w	r1, #0
 800415e:	0159      	lsls	r1, r3, #5
 8004160:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004164:	0150      	lsls	r0, r2, #5
 8004166:	4602      	mov	r2, r0
 8004168:	460b      	mov	r3, r1
 800416a:	4621      	mov	r1, r4
 800416c:	1a51      	subs	r1, r2, r1
 800416e:	6139      	str	r1, [r7, #16]
 8004170:	4629      	mov	r1, r5
 8004172:	eb63 0301 	sbc.w	r3, r3, r1
 8004176:	617b      	str	r3, [r7, #20]
 8004178:	f04f 0200 	mov.w	r2, #0
 800417c:	f04f 0300 	mov.w	r3, #0
 8004180:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004184:	4659      	mov	r1, fp
 8004186:	018b      	lsls	r3, r1, #6
 8004188:	4651      	mov	r1, sl
 800418a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800418e:	4651      	mov	r1, sl
 8004190:	018a      	lsls	r2, r1, #6
 8004192:	4651      	mov	r1, sl
 8004194:	ebb2 0801 	subs.w	r8, r2, r1
 8004198:	4659      	mov	r1, fp
 800419a:	eb63 0901 	sbc.w	r9, r3, r1
 800419e:	f04f 0200 	mov.w	r2, #0
 80041a2:	f04f 0300 	mov.w	r3, #0
 80041a6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80041aa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80041ae:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80041b2:	4690      	mov	r8, r2
 80041b4:	4699      	mov	r9, r3
 80041b6:	4623      	mov	r3, r4
 80041b8:	eb18 0303 	adds.w	r3, r8, r3
 80041bc:	60bb      	str	r3, [r7, #8]
 80041be:	462b      	mov	r3, r5
 80041c0:	eb49 0303 	adc.w	r3, r9, r3
 80041c4:	60fb      	str	r3, [r7, #12]
 80041c6:	f04f 0200 	mov.w	r2, #0
 80041ca:	f04f 0300 	mov.w	r3, #0
 80041ce:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80041d2:	4629      	mov	r1, r5
 80041d4:	024b      	lsls	r3, r1, #9
 80041d6:	4621      	mov	r1, r4
 80041d8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80041dc:	4621      	mov	r1, r4
 80041de:	024a      	lsls	r2, r1, #9
 80041e0:	4610      	mov	r0, r2
 80041e2:	4619      	mov	r1, r3
 80041e4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80041e6:	2200      	movs	r2, #0
 80041e8:	62bb      	str	r3, [r7, #40]	; 0x28
 80041ea:	62fa      	str	r2, [r7, #44]	; 0x2c
 80041ec:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80041f0:	f7fb ffea 	bl	80001c8 <__aeabi_uldivmod>
 80041f4:	4602      	mov	r2, r0
 80041f6:	460b      	mov	r3, r1
 80041f8:	4613      	mov	r3, r2
 80041fa:	64fb      	str	r3, [r7, #76]	; 0x4c
 80041fc:	e058      	b.n	80042b0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80041fe:	4b38      	ldr	r3, [pc, #224]	; (80042e0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004200:	685b      	ldr	r3, [r3, #4]
 8004202:	099b      	lsrs	r3, r3, #6
 8004204:	2200      	movs	r2, #0
 8004206:	4618      	mov	r0, r3
 8004208:	4611      	mov	r1, r2
 800420a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800420e:	623b      	str	r3, [r7, #32]
 8004210:	2300      	movs	r3, #0
 8004212:	627b      	str	r3, [r7, #36]	; 0x24
 8004214:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004218:	4642      	mov	r2, r8
 800421a:	464b      	mov	r3, r9
 800421c:	f04f 0000 	mov.w	r0, #0
 8004220:	f04f 0100 	mov.w	r1, #0
 8004224:	0159      	lsls	r1, r3, #5
 8004226:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800422a:	0150      	lsls	r0, r2, #5
 800422c:	4602      	mov	r2, r0
 800422e:	460b      	mov	r3, r1
 8004230:	4641      	mov	r1, r8
 8004232:	ebb2 0a01 	subs.w	sl, r2, r1
 8004236:	4649      	mov	r1, r9
 8004238:	eb63 0b01 	sbc.w	fp, r3, r1
 800423c:	f04f 0200 	mov.w	r2, #0
 8004240:	f04f 0300 	mov.w	r3, #0
 8004244:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004248:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800424c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004250:	ebb2 040a 	subs.w	r4, r2, sl
 8004254:	eb63 050b 	sbc.w	r5, r3, fp
 8004258:	f04f 0200 	mov.w	r2, #0
 800425c:	f04f 0300 	mov.w	r3, #0
 8004260:	00eb      	lsls	r3, r5, #3
 8004262:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004266:	00e2      	lsls	r2, r4, #3
 8004268:	4614      	mov	r4, r2
 800426a:	461d      	mov	r5, r3
 800426c:	4643      	mov	r3, r8
 800426e:	18e3      	adds	r3, r4, r3
 8004270:	603b      	str	r3, [r7, #0]
 8004272:	464b      	mov	r3, r9
 8004274:	eb45 0303 	adc.w	r3, r5, r3
 8004278:	607b      	str	r3, [r7, #4]
 800427a:	f04f 0200 	mov.w	r2, #0
 800427e:	f04f 0300 	mov.w	r3, #0
 8004282:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004286:	4629      	mov	r1, r5
 8004288:	028b      	lsls	r3, r1, #10
 800428a:	4621      	mov	r1, r4
 800428c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004290:	4621      	mov	r1, r4
 8004292:	028a      	lsls	r2, r1, #10
 8004294:	4610      	mov	r0, r2
 8004296:	4619      	mov	r1, r3
 8004298:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800429a:	2200      	movs	r2, #0
 800429c:	61bb      	str	r3, [r7, #24]
 800429e:	61fa      	str	r2, [r7, #28]
 80042a0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80042a4:	f7fb ff90 	bl	80001c8 <__aeabi_uldivmod>
 80042a8:	4602      	mov	r2, r0
 80042aa:	460b      	mov	r3, r1
 80042ac:	4613      	mov	r3, r2
 80042ae:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80042b0:	4b0b      	ldr	r3, [pc, #44]	; (80042e0 <HAL_RCC_GetSysClockFreq+0x200>)
 80042b2:	685b      	ldr	r3, [r3, #4]
 80042b4:	0c1b      	lsrs	r3, r3, #16
 80042b6:	f003 0303 	and.w	r3, r3, #3
 80042ba:	3301      	adds	r3, #1
 80042bc:	005b      	lsls	r3, r3, #1
 80042be:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80042c0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80042c2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80042c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80042c8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80042ca:	e002      	b.n	80042d2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80042cc:	4b05      	ldr	r3, [pc, #20]	; (80042e4 <HAL_RCC_GetSysClockFreq+0x204>)
 80042ce:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80042d0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80042d2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80042d4:	4618      	mov	r0, r3
 80042d6:	3750      	adds	r7, #80	; 0x50
 80042d8:	46bd      	mov	sp, r7
 80042da:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80042de:	bf00      	nop
 80042e0:	40023800 	.word	0x40023800
 80042e4:	00f42400 	.word	0x00f42400
 80042e8:	007a1200 	.word	0x007a1200

080042ec <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80042ec:	b480      	push	{r7}
 80042ee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80042f0:	4b03      	ldr	r3, [pc, #12]	; (8004300 <HAL_RCC_GetHCLKFreq+0x14>)
 80042f2:	681b      	ldr	r3, [r3, #0]
}
 80042f4:	4618      	mov	r0, r3
 80042f6:	46bd      	mov	sp, r7
 80042f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042fc:	4770      	bx	lr
 80042fe:	bf00      	nop
 8004300:	20000000 	.word	0x20000000

08004304 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004304:	b580      	push	{r7, lr}
 8004306:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004308:	f7ff fff0 	bl	80042ec <HAL_RCC_GetHCLKFreq>
 800430c:	4602      	mov	r2, r0
 800430e:	4b05      	ldr	r3, [pc, #20]	; (8004324 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004310:	689b      	ldr	r3, [r3, #8]
 8004312:	0a9b      	lsrs	r3, r3, #10
 8004314:	f003 0307 	and.w	r3, r3, #7
 8004318:	4903      	ldr	r1, [pc, #12]	; (8004328 <HAL_RCC_GetPCLK1Freq+0x24>)
 800431a:	5ccb      	ldrb	r3, [r1, r3]
 800431c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004320:	4618      	mov	r0, r3
 8004322:	bd80      	pop	{r7, pc}
 8004324:	40023800 	.word	0x40023800
 8004328:	08007ce8 	.word	0x08007ce8

0800432c <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800432c:	b580      	push	{r7, lr}
 800432e:	b086      	sub	sp, #24
 8004330:	af00      	add	r7, sp, #0
 8004332:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004334:	2300      	movs	r3, #0
 8004336:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004338:	2300      	movs	r3, #0
 800433a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	f003 0301 	and.w	r3, r3, #1
 8004344:	2b00      	cmp	r3, #0
 8004346:	d105      	bne.n	8004354 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004350:	2b00      	cmp	r3, #0
 8004352:	d035      	beq.n	80043c0 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004354:	4b62      	ldr	r3, [pc, #392]	; (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004356:	2200      	movs	r2, #0
 8004358:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800435a:	f7fc fd17 	bl	8000d8c <HAL_GetTick>
 800435e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004360:	e008      	b.n	8004374 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004362:	f7fc fd13 	bl	8000d8c <HAL_GetTick>
 8004366:	4602      	mov	r2, r0
 8004368:	697b      	ldr	r3, [r7, #20]
 800436a:	1ad3      	subs	r3, r2, r3
 800436c:	2b02      	cmp	r3, #2
 800436e:	d901      	bls.n	8004374 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004370:	2303      	movs	r3, #3
 8004372:	e0b0      	b.n	80044d6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004374:	4b5b      	ldr	r3, [pc, #364]	; (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800437c:	2b00      	cmp	r3, #0
 800437e:	d1f0      	bne.n	8004362 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	685b      	ldr	r3, [r3, #4]
 8004384:	019a      	lsls	r2, r3, #6
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	689b      	ldr	r3, [r3, #8]
 800438a:	071b      	lsls	r3, r3, #28
 800438c:	4955      	ldr	r1, [pc, #340]	; (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800438e:	4313      	orrs	r3, r2
 8004390:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004394:	4b52      	ldr	r3, [pc, #328]	; (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004396:	2201      	movs	r2, #1
 8004398:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800439a:	f7fc fcf7 	bl	8000d8c <HAL_GetTick>
 800439e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80043a0:	e008      	b.n	80043b4 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80043a2:	f7fc fcf3 	bl	8000d8c <HAL_GetTick>
 80043a6:	4602      	mov	r2, r0
 80043a8:	697b      	ldr	r3, [r7, #20]
 80043aa:	1ad3      	subs	r3, r2, r3
 80043ac:	2b02      	cmp	r3, #2
 80043ae:	d901      	bls.n	80043b4 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80043b0:	2303      	movs	r3, #3
 80043b2:	e090      	b.n	80044d6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80043b4:	4b4b      	ldr	r3, [pc, #300]	; (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d0f0      	beq.n	80043a2 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f003 0302 	and.w	r3, r3, #2
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	f000 8083 	beq.w	80044d4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80043ce:	2300      	movs	r3, #0
 80043d0:	60fb      	str	r3, [r7, #12]
 80043d2:	4b44      	ldr	r3, [pc, #272]	; (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80043d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043d6:	4a43      	ldr	r2, [pc, #268]	; (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80043d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80043dc:	6413      	str	r3, [r2, #64]	; 0x40
 80043de:	4b41      	ldr	r3, [pc, #260]	; (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80043e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80043e6:	60fb      	str	r3, [r7, #12]
 80043e8:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80043ea:	4b3f      	ldr	r3, [pc, #252]	; (80044e8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	4a3e      	ldr	r2, [pc, #248]	; (80044e8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80043f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80043f4:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80043f6:	f7fc fcc9 	bl	8000d8c <HAL_GetTick>
 80043fa:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80043fc:	e008      	b.n	8004410 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80043fe:	f7fc fcc5 	bl	8000d8c <HAL_GetTick>
 8004402:	4602      	mov	r2, r0
 8004404:	697b      	ldr	r3, [r7, #20]
 8004406:	1ad3      	subs	r3, r2, r3
 8004408:	2b02      	cmp	r3, #2
 800440a:	d901      	bls.n	8004410 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 800440c:	2303      	movs	r3, #3
 800440e:	e062      	b.n	80044d6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004410:	4b35      	ldr	r3, [pc, #212]	; (80044e8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004418:	2b00      	cmp	r3, #0
 800441a:	d0f0      	beq.n	80043fe <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800441c:	4b31      	ldr	r3, [pc, #196]	; (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800441e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004420:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004424:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004426:	693b      	ldr	r3, [r7, #16]
 8004428:	2b00      	cmp	r3, #0
 800442a:	d02f      	beq.n	800448c <HAL_RCCEx_PeriphCLKConfig+0x160>
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	68db      	ldr	r3, [r3, #12]
 8004430:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004434:	693a      	ldr	r2, [r7, #16]
 8004436:	429a      	cmp	r2, r3
 8004438:	d028      	beq.n	800448c <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800443a:	4b2a      	ldr	r3, [pc, #168]	; (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800443c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800443e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004442:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004444:	4b29      	ldr	r3, [pc, #164]	; (80044ec <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004446:	2201      	movs	r2, #1
 8004448:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800444a:	4b28      	ldr	r3, [pc, #160]	; (80044ec <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800444c:	2200      	movs	r2, #0
 800444e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004450:	4a24      	ldr	r2, [pc, #144]	; (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004452:	693b      	ldr	r3, [r7, #16]
 8004454:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004456:	4b23      	ldr	r3, [pc, #140]	; (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004458:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800445a:	f003 0301 	and.w	r3, r3, #1
 800445e:	2b01      	cmp	r3, #1
 8004460:	d114      	bne.n	800448c <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004462:	f7fc fc93 	bl	8000d8c <HAL_GetTick>
 8004466:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004468:	e00a      	b.n	8004480 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800446a:	f7fc fc8f 	bl	8000d8c <HAL_GetTick>
 800446e:	4602      	mov	r2, r0
 8004470:	697b      	ldr	r3, [r7, #20]
 8004472:	1ad3      	subs	r3, r2, r3
 8004474:	f241 3288 	movw	r2, #5000	; 0x1388
 8004478:	4293      	cmp	r3, r2
 800447a:	d901      	bls.n	8004480 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 800447c:	2303      	movs	r3, #3
 800447e:	e02a      	b.n	80044d6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004480:	4b18      	ldr	r3, [pc, #96]	; (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004482:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004484:	f003 0302 	and.w	r3, r3, #2
 8004488:	2b00      	cmp	r3, #0
 800448a:	d0ee      	beq.n	800446a <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	68db      	ldr	r3, [r3, #12]
 8004490:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004494:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004498:	d10d      	bne.n	80044b6 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 800449a:	4b12      	ldr	r3, [pc, #72]	; (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800449c:	689b      	ldr	r3, [r3, #8]
 800449e:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	68db      	ldr	r3, [r3, #12]
 80044a6:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80044aa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80044ae:	490d      	ldr	r1, [pc, #52]	; (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80044b0:	4313      	orrs	r3, r2
 80044b2:	608b      	str	r3, [r1, #8]
 80044b4:	e005      	b.n	80044c2 <HAL_RCCEx_PeriphCLKConfig+0x196>
 80044b6:	4b0b      	ldr	r3, [pc, #44]	; (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80044b8:	689b      	ldr	r3, [r3, #8]
 80044ba:	4a0a      	ldr	r2, [pc, #40]	; (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80044bc:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80044c0:	6093      	str	r3, [r2, #8]
 80044c2:	4b08      	ldr	r3, [pc, #32]	; (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80044c4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	68db      	ldr	r3, [r3, #12]
 80044ca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80044ce:	4905      	ldr	r1, [pc, #20]	; (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80044d0:	4313      	orrs	r3, r2
 80044d2:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 80044d4:	2300      	movs	r3, #0
}
 80044d6:	4618      	mov	r0, r3
 80044d8:	3718      	adds	r7, #24
 80044da:	46bd      	mov	sp, r7
 80044dc:	bd80      	pop	{r7, pc}
 80044de:	bf00      	nop
 80044e0:	42470068 	.word	0x42470068
 80044e4:	40023800 	.word	0x40023800
 80044e8:	40007000 	.word	0x40007000
 80044ec:	42470e40 	.word	0x42470e40

080044f0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80044f0:	b480      	push	{r7}
 80044f2:	b087      	sub	sp, #28
 80044f4:	af00      	add	r7, sp, #0
 80044f6:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 80044f8:	2300      	movs	r3, #0
 80044fa:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 80044fc:	2300      	movs	r3, #0
 80044fe:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8004500:	2300      	movs	r3, #0
 8004502:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8004504:	2300      	movs	r3, #0
 8004506:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	2b01      	cmp	r3, #1
 800450c:	d13e      	bne.n	800458c <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 800450e:	4b23      	ldr	r3, [pc, #140]	; (800459c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8004510:	689b      	ldr	r3, [r3, #8]
 8004512:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004516:	60fb      	str	r3, [r7, #12]
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	2b00      	cmp	r3, #0
 800451c:	d005      	beq.n	800452a <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	2b01      	cmp	r3, #1
 8004522:	d12f      	bne.n	8004584 <HAL_RCCEx_GetPeriphCLKFreq+0x94>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8004524:	4b1e      	ldr	r3, [pc, #120]	; (80045a0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004526:	617b      	str	r3, [r7, #20]
          break;
 8004528:	e02f      	b.n	800458a <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800452a:	4b1c      	ldr	r3, [pc, #112]	; (800459c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800452c:	685b      	ldr	r3, [r3, #4]
 800452e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004532:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004536:	d108      	bne.n	800454a <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004538:	4b18      	ldr	r3, [pc, #96]	; (800459c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800453a:	685b      	ldr	r3, [r3, #4]
 800453c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004540:	4a18      	ldr	r2, [pc, #96]	; (80045a4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8004542:	fbb2 f3f3 	udiv	r3, r2, r3
 8004546:	613b      	str	r3, [r7, #16]
 8004548:	e007      	b.n	800455a <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800454a:	4b14      	ldr	r3, [pc, #80]	; (800459c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800454c:	685b      	ldr	r3, [r3, #4]
 800454e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004552:	4a15      	ldr	r2, [pc, #84]	; (80045a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8004554:	fbb2 f3f3 	udiv	r3, r2, r3
 8004558:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 800455a:	4b10      	ldr	r3, [pc, #64]	; (800459c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800455c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004560:	099b      	lsrs	r3, r3, #6
 8004562:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004566:	693b      	ldr	r3, [r7, #16]
 8004568:	fb02 f303 	mul.w	r3, r2, r3
 800456c:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 800456e:	4b0b      	ldr	r3, [pc, #44]	; (800459c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8004570:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004574:	0f1b      	lsrs	r3, r3, #28
 8004576:	f003 0307 	and.w	r3, r3, #7
 800457a:	68ba      	ldr	r2, [r7, #8]
 800457c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004580:	617b      	str	r3, [r7, #20]
          break;
 8004582:	e002      	b.n	800458a <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8004584:	2300      	movs	r3, #0
 8004586:	617b      	str	r3, [r7, #20]
          break;
 8004588:	bf00      	nop
        }
      }
      break;
 800458a:	bf00      	nop
    }
  }
  return frequency;
 800458c:	697b      	ldr	r3, [r7, #20]
}
 800458e:	4618      	mov	r0, r3
 8004590:	371c      	adds	r7, #28
 8004592:	46bd      	mov	sp, r7
 8004594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004598:	4770      	bx	lr
 800459a:	bf00      	nop
 800459c:	40023800 	.word	0x40023800
 80045a0:	00bb8000 	.word	0x00bb8000
 80045a4:	007a1200 	.word	0x007a1200
 80045a8:	00f42400 	.word	0x00f42400

080045ac <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80045ac:	b580      	push	{r7, lr}
 80045ae:	b082      	sub	sp, #8
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d101      	bne.n	80045be <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80045ba:	2301      	movs	r3, #1
 80045bc:	e07b      	b.n	80046b6 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d108      	bne.n	80045d8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	685b      	ldr	r3, [r3, #4]
 80045ca:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80045ce:	d009      	beq.n	80045e4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	2200      	movs	r2, #0
 80045d4:	61da      	str	r2, [r3, #28]
 80045d6:	e005      	b.n	80045e4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	2200      	movs	r2, #0
 80045dc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	2200      	movs	r2, #0
 80045e2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	2200      	movs	r2, #0
 80045e8:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80045f0:	b2db      	uxtb	r3, r3
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d106      	bne.n	8004604 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	2200      	movs	r2, #0
 80045fa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80045fe:	6878      	ldr	r0, [r7, #4]
 8004600:	f7fc fa70 	bl	8000ae4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	2202      	movs	r2, #2
 8004608:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	681a      	ldr	r2, [r3, #0]
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800461a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	685b      	ldr	r3, [r3, #4]
 8004620:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	689b      	ldr	r3, [r3, #8]
 8004628:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800462c:	431a      	orrs	r2, r3
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	68db      	ldr	r3, [r3, #12]
 8004632:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004636:	431a      	orrs	r2, r3
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	691b      	ldr	r3, [r3, #16]
 800463c:	f003 0302 	and.w	r3, r3, #2
 8004640:	431a      	orrs	r2, r3
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	695b      	ldr	r3, [r3, #20]
 8004646:	f003 0301 	and.w	r3, r3, #1
 800464a:	431a      	orrs	r2, r3
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	699b      	ldr	r3, [r3, #24]
 8004650:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004654:	431a      	orrs	r2, r3
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	69db      	ldr	r3, [r3, #28]
 800465a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800465e:	431a      	orrs	r2, r3
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	6a1b      	ldr	r3, [r3, #32]
 8004664:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004668:	ea42 0103 	orr.w	r1, r2, r3
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004670:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	430a      	orrs	r2, r1
 800467a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	699b      	ldr	r3, [r3, #24]
 8004680:	0c1b      	lsrs	r3, r3, #16
 8004682:	f003 0104 	and.w	r1, r3, #4
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800468a:	f003 0210 	and.w	r2, r3, #16
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	430a      	orrs	r2, r1
 8004694:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	69da      	ldr	r2, [r3, #28]
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80046a4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	2200      	movs	r2, #0
 80046aa:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	2201      	movs	r2, #1
 80046b0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80046b4:	2300      	movs	r3, #0
}
 80046b6:	4618      	mov	r0, r3
 80046b8:	3708      	adds	r7, #8
 80046ba:	46bd      	mov	sp, r7
 80046bc:	bd80      	pop	{r7, pc}

080046be <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80046be:	b084      	sub	sp, #16
 80046c0:	b580      	push	{r7, lr}
 80046c2:	b084      	sub	sp, #16
 80046c4:	af00      	add	r7, sp, #0
 80046c6:	6078      	str	r0, [r7, #4]
 80046c8:	f107 001c 	add.w	r0, r7, #28
 80046cc:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80046d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046d2:	2b01      	cmp	r3, #1
 80046d4:	d122      	bne.n	800471c <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046da:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	68db      	ldr	r3, [r3, #12]
 80046e6:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80046ea:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80046ee:	687a      	ldr	r2, [r7, #4]
 80046f0:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	68db      	ldr	r3, [r3, #12]
 80046f6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80046fe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004700:	2b01      	cmp	r3, #1
 8004702:	d105      	bne.n	8004710 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	68db      	ldr	r3, [r3, #12]
 8004708:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004710:	6878      	ldr	r0, [r7, #4]
 8004712:	f000 f99f 	bl	8004a54 <USB_CoreReset>
 8004716:	4603      	mov	r3, r0
 8004718:	73fb      	strb	r3, [r7, #15]
 800471a:	e01a      	b.n	8004752 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	68db      	ldr	r3, [r3, #12]
 8004720:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004728:	6878      	ldr	r0, [r7, #4]
 800472a:	f000 f993 	bl	8004a54 <USB_CoreReset>
 800472e:	4603      	mov	r3, r0
 8004730:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8004732:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004734:	2b00      	cmp	r3, #0
 8004736:	d106      	bne.n	8004746 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800473c:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	639a      	str	r2, [r3, #56]	; 0x38
 8004744:	e005      	b.n	8004752 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800474a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8004752:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004754:	2b01      	cmp	r3, #1
 8004756:	d10b      	bne.n	8004770 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	689b      	ldr	r3, [r3, #8]
 800475c:	f043 0206 	orr.w	r2, r3, #6
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	689b      	ldr	r3, [r3, #8]
 8004768:	f043 0220 	orr.w	r2, r3, #32
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8004770:	7bfb      	ldrb	r3, [r7, #15]
}
 8004772:	4618      	mov	r0, r3
 8004774:	3710      	adds	r7, #16
 8004776:	46bd      	mov	sp, r7
 8004778:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800477c:	b004      	add	sp, #16
 800477e:	4770      	bx	lr

08004780 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004780:	b480      	push	{r7}
 8004782:	b083      	sub	sp, #12
 8004784:	af00      	add	r7, sp, #0
 8004786:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	689b      	ldr	r3, [r3, #8]
 800478c:	f043 0201 	orr.w	r2, r3, #1
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004794:	2300      	movs	r3, #0
}
 8004796:	4618      	mov	r0, r3
 8004798:	370c      	adds	r7, #12
 800479a:	46bd      	mov	sp, r7
 800479c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a0:	4770      	bx	lr

080047a2 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80047a2:	b480      	push	{r7}
 80047a4:	b083      	sub	sp, #12
 80047a6:	af00      	add	r7, sp, #0
 80047a8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	689b      	ldr	r3, [r3, #8]
 80047ae:	f023 0201 	bic.w	r2, r3, #1
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80047b6:	2300      	movs	r3, #0
}
 80047b8:	4618      	mov	r0, r3
 80047ba:	370c      	adds	r7, #12
 80047bc:	46bd      	mov	sp, r7
 80047be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c2:	4770      	bx	lr

080047c4 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80047c4:	b580      	push	{r7, lr}
 80047c6:	b084      	sub	sp, #16
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	6078      	str	r0, [r7, #4]
 80047cc:	460b      	mov	r3, r1
 80047ce:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80047d0:	2300      	movs	r3, #0
 80047d2:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	68db      	ldr	r3, [r3, #12]
 80047d8:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80047e0:	78fb      	ldrb	r3, [r7, #3]
 80047e2:	2b01      	cmp	r3, #1
 80047e4:	d115      	bne.n	8004812 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	68db      	ldr	r3, [r3, #12]
 80047ea:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80047f2:	2001      	movs	r0, #1
 80047f4:	f7fc fad6 	bl	8000da4 <HAL_Delay>
      ms++;
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	3301      	adds	r3, #1
 80047fc:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 80047fe:	6878      	ldr	r0, [r7, #4]
 8004800:	f000 f919 	bl	8004a36 <USB_GetMode>
 8004804:	4603      	mov	r3, r0
 8004806:	2b01      	cmp	r3, #1
 8004808:	d01e      	beq.n	8004848 <USB_SetCurrentMode+0x84>
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	2b31      	cmp	r3, #49	; 0x31
 800480e:	d9f0      	bls.n	80047f2 <USB_SetCurrentMode+0x2e>
 8004810:	e01a      	b.n	8004848 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8004812:	78fb      	ldrb	r3, [r7, #3]
 8004814:	2b00      	cmp	r3, #0
 8004816:	d115      	bne.n	8004844 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	68db      	ldr	r3, [r3, #12]
 800481c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8004824:	2001      	movs	r0, #1
 8004826:	f7fc fabd 	bl	8000da4 <HAL_Delay>
      ms++;
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	3301      	adds	r3, #1
 800482e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8004830:	6878      	ldr	r0, [r7, #4]
 8004832:	f000 f900 	bl	8004a36 <USB_GetMode>
 8004836:	4603      	mov	r3, r0
 8004838:	2b00      	cmp	r3, #0
 800483a:	d005      	beq.n	8004848 <USB_SetCurrentMode+0x84>
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	2b31      	cmp	r3, #49	; 0x31
 8004840:	d9f0      	bls.n	8004824 <USB_SetCurrentMode+0x60>
 8004842:	e001      	b.n	8004848 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8004844:	2301      	movs	r3, #1
 8004846:	e005      	b.n	8004854 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	2b32      	cmp	r3, #50	; 0x32
 800484c:	d101      	bne.n	8004852 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800484e:	2301      	movs	r3, #1
 8004850:	e000      	b.n	8004854 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8004852:	2300      	movs	r3, #0
}
 8004854:	4618      	mov	r0, r3
 8004856:	3710      	adds	r7, #16
 8004858:	46bd      	mov	sp, r7
 800485a:	bd80      	pop	{r7, pc}

0800485c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800485c:	b480      	push	{r7}
 800485e:	b085      	sub	sp, #20
 8004860:	af00      	add	r7, sp, #0
 8004862:	6078      	str	r0, [r7, #4]
 8004864:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8004866:	2300      	movs	r3, #0
 8004868:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800486a:	683b      	ldr	r3, [r7, #0]
 800486c:	019b      	lsls	r3, r3, #6
 800486e:	f043 0220 	orr.w	r2, r3, #32
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	3301      	adds	r3, #1
 800487a:	60fb      	str	r3, [r7, #12]
 800487c:	4a08      	ldr	r2, [pc, #32]	; (80048a0 <USB_FlushTxFifo+0x44>)
 800487e:	4293      	cmp	r3, r2
 8004880:	d901      	bls.n	8004886 <USB_FlushTxFifo+0x2a>
    {
      return HAL_TIMEOUT;
 8004882:	2303      	movs	r3, #3
 8004884:	e006      	b.n	8004894 <USB_FlushTxFifo+0x38>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	691b      	ldr	r3, [r3, #16]
 800488a:	f003 0320 	and.w	r3, r3, #32
 800488e:	2b20      	cmp	r3, #32
 8004890:	d0f1      	beq.n	8004876 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8004892:	2300      	movs	r3, #0
}
 8004894:	4618      	mov	r0, r3
 8004896:	3714      	adds	r7, #20
 8004898:	46bd      	mov	sp, r7
 800489a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800489e:	4770      	bx	lr
 80048a0:	00030d40 	.word	0x00030d40

080048a4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80048a4:	b480      	push	{r7}
 80048a6:	b085      	sub	sp, #20
 80048a8:	af00      	add	r7, sp, #0
 80048aa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80048ac:	2300      	movs	r3, #0
 80048ae:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	2210      	movs	r2, #16
 80048b4:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	3301      	adds	r3, #1
 80048ba:	60fb      	str	r3, [r7, #12]
 80048bc:	4a08      	ldr	r2, [pc, #32]	; (80048e0 <USB_FlushRxFifo+0x3c>)
 80048be:	4293      	cmp	r3, r2
 80048c0:	d901      	bls.n	80048c6 <USB_FlushRxFifo+0x22>
    {
      return HAL_TIMEOUT;
 80048c2:	2303      	movs	r3, #3
 80048c4:	e006      	b.n	80048d4 <USB_FlushRxFifo+0x30>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	691b      	ldr	r3, [r3, #16]
 80048ca:	f003 0310 	and.w	r3, r3, #16
 80048ce:	2b10      	cmp	r3, #16
 80048d0:	d0f1      	beq.n	80048b6 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 80048d2:	2300      	movs	r3, #0
}
 80048d4:	4618      	mov	r0, r3
 80048d6:	3714      	adds	r7, #20
 80048d8:	46bd      	mov	sp, r7
 80048da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048de:	4770      	bx	lr
 80048e0:	00030d40 	.word	0x00030d40

080048e4 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80048e4:	b480      	push	{r7}
 80048e6:	b089      	sub	sp, #36	; 0x24
 80048e8:	af00      	add	r7, sp, #0
 80048ea:	60f8      	str	r0, [r7, #12]
 80048ec:	60b9      	str	r1, [r7, #8]
 80048ee:	4611      	mov	r1, r2
 80048f0:	461a      	mov	r2, r3
 80048f2:	460b      	mov	r3, r1
 80048f4:	71fb      	strb	r3, [r7, #7]
 80048f6:	4613      	mov	r3, r2
 80048f8:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80048fe:	68bb      	ldr	r3, [r7, #8]
 8004900:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8004902:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004906:	2b00      	cmp	r3, #0
 8004908:	d123      	bne.n	8004952 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800490a:	88bb      	ldrh	r3, [r7, #4]
 800490c:	3303      	adds	r3, #3
 800490e:	089b      	lsrs	r3, r3, #2
 8004910:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8004912:	2300      	movs	r3, #0
 8004914:	61bb      	str	r3, [r7, #24]
 8004916:	e018      	b.n	800494a <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8004918:	79fb      	ldrb	r3, [r7, #7]
 800491a:	031a      	lsls	r2, r3, #12
 800491c:	697b      	ldr	r3, [r7, #20]
 800491e:	4413      	add	r3, r2
 8004920:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004924:	461a      	mov	r2, r3
 8004926:	69fb      	ldr	r3, [r7, #28]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	6013      	str	r3, [r2, #0]
      pSrc++;
 800492c:	69fb      	ldr	r3, [r7, #28]
 800492e:	3301      	adds	r3, #1
 8004930:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8004932:	69fb      	ldr	r3, [r7, #28]
 8004934:	3301      	adds	r3, #1
 8004936:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8004938:	69fb      	ldr	r3, [r7, #28]
 800493a:	3301      	adds	r3, #1
 800493c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800493e:	69fb      	ldr	r3, [r7, #28]
 8004940:	3301      	adds	r3, #1
 8004942:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8004944:	69bb      	ldr	r3, [r7, #24]
 8004946:	3301      	adds	r3, #1
 8004948:	61bb      	str	r3, [r7, #24]
 800494a:	69ba      	ldr	r2, [r7, #24]
 800494c:	693b      	ldr	r3, [r7, #16]
 800494e:	429a      	cmp	r2, r3
 8004950:	d3e2      	bcc.n	8004918 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8004952:	2300      	movs	r3, #0
}
 8004954:	4618      	mov	r0, r3
 8004956:	3724      	adds	r7, #36	; 0x24
 8004958:	46bd      	mov	sp, r7
 800495a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800495e:	4770      	bx	lr

08004960 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8004960:	b480      	push	{r7}
 8004962:	b08b      	sub	sp, #44	; 0x2c
 8004964:	af00      	add	r7, sp, #0
 8004966:	60f8      	str	r0, [r7, #12]
 8004968:	60b9      	str	r1, [r7, #8]
 800496a:	4613      	mov	r3, r2
 800496c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8004972:	68bb      	ldr	r3, [r7, #8]
 8004974:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8004976:	88fb      	ldrh	r3, [r7, #6]
 8004978:	089b      	lsrs	r3, r3, #2
 800497a:	b29b      	uxth	r3, r3
 800497c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800497e:	88fb      	ldrh	r3, [r7, #6]
 8004980:	f003 0303 	and.w	r3, r3, #3
 8004984:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8004986:	2300      	movs	r3, #0
 8004988:	623b      	str	r3, [r7, #32]
 800498a:	e014      	b.n	80049b6 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800498c:	69bb      	ldr	r3, [r7, #24]
 800498e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004992:	681a      	ldr	r2, [r3, #0]
 8004994:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004996:	601a      	str	r2, [r3, #0]
    pDest++;
 8004998:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800499a:	3301      	adds	r3, #1
 800499c:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800499e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049a0:	3301      	adds	r3, #1
 80049a2:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80049a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049a6:	3301      	adds	r3, #1
 80049a8:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80049aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049ac:	3301      	adds	r3, #1
 80049ae:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 80049b0:	6a3b      	ldr	r3, [r7, #32]
 80049b2:	3301      	adds	r3, #1
 80049b4:	623b      	str	r3, [r7, #32]
 80049b6:	6a3a      	ldr	r2, [r7, #32]
 80049b8:	697b      	ldr	r3, [r7, #20]
 80049ba:	429a      	cmp	r2, r3
 80049bc:	d3e6      	bcc.n	800498c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80049be:	8bfb      	ldrh	r3, [r7, #30]
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d01e      	beq.n	8004a02 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80049c4:	2300      	movs	r3, #0
 80049c6:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80049c8:	69bb      	ldr	r3, [r7, #24]
 80049ca:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80049ce:	461a      	mov	r2, r3
 80049d0:	f107 0310 	add.w	r3, r7, #16
 80049d4:	6812      	ldr	r2, [r2, #0]
 80049d6:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80049d8:	693a      	ldr	r2, [r7, #16]
 80049da:	6a3b      	ldr	r3, [r7, #32]
 80049dc:	b2db      	uxtb	r3, r3
 80049de:	00db      	lsls	r3, r3, #3
 80049e0:	fa22 f303 	lsr.w	r3, r2, r3
 80049e4:	b2da      	uxtb	r2, r3
 80049e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049e8:	701a      	strb	r2, [r3, #0]
      i++;
 80049ea:	6a3b      	ldr	r3, [r7, #32]
 80049ec:	3301      	adds	r3, #1
 80049ee:	623b      	str	r3, [r7, #32]
      pDest++;
 80049f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049f2:	3301      	adds	r3, #1
 80049f4:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 80049f6:	8bfb      	ldrh	r3, [r7, #30]
 80049f8:	3b01      	subs	r3, #1
 80049fa:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80049fc:	8bfb      	ldrh	r3, [r7, #30]
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d1ea      	bne.n	80049d8 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8004a02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8004a04:	4618      	mov	r0, r3
 8004a06:	372c      	adds	r7, #44	; 0x2c
 8004a08:	46bd      	mov	sp, r7
 8004a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a0e:	4770      	bx	lr

08004a10 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8004a10:	b480      	push	{r7}
 8004a12:	b085      	sub	sp, #20
 8004a14:	af00      	add	r7, sp, #0
 8004a16:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	695b      	ldr	r3, [r3, #20]
 8004a1c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	699b      	ldr	r3, [r3, #24]
 8004a22:	68fa      	ldr	r2, [r7, #12]
 8004a24:	4013      	ands	r3, r2
 8004a26:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8004a28:	68fb      	ldr	r3, [r7, #12]
}
 8004a2a:	4618      	mov	r0, r3
 8004a2c:	3714      	adds	r7, #20
 8004a2e:	46bd      	mov	sp, r7
 8004a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a34:	4770      	bx	lr

08004a36 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8004a36:	b480      	push	{r7}
 8004a38:	b083      	sub	sp, #12
 8004a3a:	af00      	add	r7, sp, #0
 8004a3c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	695b      	ldr	r3, [r3, #20]
 8004a42:	f003 0301 	and.w	r3, r3, #1
}
 8004a46:	4618      	mov	r0, r3
 8004a48:	370c      	adds	r7, #12
 8004a4a:	46bd      	mov	sp, r7
 8004a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a50:	4770      	bx	lr
	...

08004a54 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8004a54:	b480      	push	{r7}
 8004a56:	b085      	sub	sp, #20
 8004a58:	af00      	add	r7, sp, #0
 8004a5a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004a5c:	2300      	movs	r3, #0
 8004a5e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	3301      	adds	r3, #1
 8004a64:	60fb      	str	r3, [r7, #12]
 8004a66:	4a13      	ldr	r2, [pc, #76]	; (8004ab4 <USB_CoreReset+0x60>)
 8004a68:	4293      	cmp	r3, r2
 8004a6a:	d901      	bls.n	8004a70 <USB_CoreReset+0x1c>
    {
      return HAL_TIMEOUT;
 8004a6c:	2303      	movs	r3, #3
 8004a6e:	e01a      	b.n	8004aa6 <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	691b      	ldr	r3, [r3, #16]
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	daf3      	bge.n	8004a60 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8004a78:	2300      	movs	r3, #0
 8004a7a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	691b      	ldr	r3, [r3, #16]
 8004a80:	f043 0201 	orr.w	r2, r3, #1
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	3301      	adds	r3, #1
 8004a8c:	60fb      	str	r3, [r7, #12]
 8004a8e:	4a09      	ldr	r2, [pc, #36]	; (8004ab4 <USB_CoreReset+0x60>)
 8004a90:	4293      	cmp	r3, r2
 8004a92:	d901      	bls.n	8004a98 <USB_CoreReset+0x44>
    {
      return HAL_TIMEOUT;
 8004a94:	2303      	movs	r3, #3
 8004a96:	e006      	b.n	8004aa6 <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	691b      	ldr	r3, [r3, #16]
 8004a9c:	f003 0301 	and.w	r3, r3, #1
 8004aa0:	2b01      	cmp	r3, #1
 8004aa2:	d0f1      	beq.n	8004a88 <USB_CoreReset+0x34>

  return HAL_OK;
 8004aa4:	2300      	movs	r3, #0
}
 8004aa6:	4618      	mov	r0, r3
 8004aa8:	3714      	adds	r7, #20
 8004aaa:	46bd      	mov	sp, r7
 8004aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab0:	4770      	bx	lr
 8004ab2:	bf00      	nop
 8004ab4:	00030d40 	.word	0x00030d40

08004ab8 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004ab8:	b084      	sub	sp, #16
 8004aba:	b580      	push	{r7, lr}
 8004abc:	b084      	sub	sp, #16
 8004abe:	af00      	add	r7, sp, #0
 8004ac0:	6078      	str	r0, [r7, #4]
 8004ac2:	f107 001c 	add.w	r0, r7, #28
 8004ac6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	60bb      	str	r3, [r7, #8]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8004ace:	68bb      	ldr	r3, [r7, #8]
 8004ad0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8004ad4:	461a      	mov	r2, r3
 8004ad6:	2300      	movs	r3, #0
 8004ad8:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ade:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004aea:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004af6:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b02:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d018      	beq.n	8004b3c <USB_HostInit+0x84>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 8004b0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b0c:	2b01      	cmp	r3, #1
 8004b0e:	d10a      	bne.n	8004b26 <USB_HostInit+0x6e>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8004b10:	68bb      	ldr	r3, [r7, #8]
 8004b12:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	68ba      	ldr	r2, [r7, #8]
 8004b1a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004b1e:	f043 0304 	orr.w	r3, r3, #4
 8004b22:	6013      	str	r3, [r2, #0]
 8004b24:	e014      	b.n	8004b50 <USB_HostInit+0x98>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8004b26:	68bb      	ldr	r3, [r7, #8]
 8004b28:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	68ba      	ldr	r2, [r7, #8]
 8004b30:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004b34:	f023 0304 	bic.w	r3, r3, #4
 8004b38:	6013      	str	r3, [r2, #0]
 8004b3a:	e009      	b.n	8004b50 <USB_HostInit+0x98>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8004b3c:	68bb      	ldr	r3, [r7, #8]
 8004b3e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	68ba      	ldr	r2, [r7, #8]
 8004b46:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004b4a:	f023 0304 	bic.w	r3, r3, #4
 8004b4e:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 8004b50:	2110      	movs	r1, #16
 8004b52:	6878      	ldr	r0, [r7, #4]
 8004b54:	f7ff fe82 	bl	800485c <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 8004b58:	6878      	ldr	r0, [r7, #4]
 8004b5a:	f7ff fea3 	bl	80048a4 <USB_FlushRxFifo>

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8004b5e:	2300      	movs	r3, #0
 8004b60:	60fb      	str	r3, [r7, #12]
 8004b62:	e015      	b.n	8004b90 <USB_HostInit+0xd8>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	015a      	lsls	r2, r3, #5
 8004b68:	68bb      	ldr	r3, [r7, #8]
 8004b6a:	4413      	add	r3, r2
 8004b6c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004b70:	461a      	mov	r2, r3
 8004b72:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004b76:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	015a      	lsls	r2, r3, #5
 8004b7c:	68bb      	ldr	r3, [r7, #8]
 8004b7e:	4413      	add	r3, r2
 8004b80:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004b84:	461a      	mov	r2, r3
 8004b86:	2300      	movs	r3, #0
 8004b88:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	3301      	adds	r3, #1
 8004b8e:	60fb      	str	r3, [r7, #12]
 8004b90:	6a3b      	ldr	r3, [r7, #32]
 8004b92:	68fa      	ldr	r2, [r7, #12]
 8004b94:	429a      	cmp	r2, r3
 8004b96:	d3e5      	bcc.n	8004b64 <USB_HostInit+0xac>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	2200      	movs	r2, #0
 8004b9c:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004ba4:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004baa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d00b      	beq.n	8004bca <USB_HostInit+0x112>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004bb8:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	4a13      	ldr	r2, [pc, #76]	; (8004c0c <USB_HostInit+0x154>)
 8004bbe:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	4a13      	ldr	r2, [pc, #76]	; (8004c10 <USB_HostInit+0x158>)
 8004bc4:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 8004bc8:	e009      	b.n	8004bde <USB_HostInit+0x126>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	2280      	movs	r2, #128	; 0x80
 8004bce:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	4a10      	ldr	r2, [pc, #64]	; (8004c14 <USB_HostInit+0x15c>)
 8004bd4:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	4a0f      	ldr	r2, [pc, #60]	; (8004c18 <USB_HostInit+0x160>)
 8004bda:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8004bde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d105      	bne.n	8004bf0 <USB_HostInit+0x138>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	699b      	ldr	r3, [r3, #24]
 8004be8:	f043 0210 	orr.w	r2, r3, #16
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	699a      	ldr	r2, [r3, #24]
 8004bf4:	4b09      	ldr	r3, [pc, #36]	; (8004c1c <USB_HostInit+0x164>)
 8004bf6:	4313      	orrs	r3, r2
 8004bf8:	687a      	ldr	r2, [r7, #4]
 8004bfa:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return HAL_OK;
 8004bfc:	2300      	movs	r3, #0
}
 8004bfe:	4618      	mov	r0, r3
 8004c00:	3710      	adds	r7, #16
 8004c02:	46bd      	mov	sp, r7
 8004c04:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004c08:	b004      	add	sp, #16
 8004c0a:	4770      	bx	lr
 8004c0c:	01000200 	.word	0x01000200
 8004c10:	00e00300 	.word	0x00e00300
 8004c14:	00600080 	.word	0x00600080
 8004c18:	004000e0 	.word	0x004000e0
 8004c1c:	a3200008 	.word	0xa3200008

08004c20 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8004c20:	b480      	push	{r7}
 8004c22:	b085      	sub	sp, #20
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	6078      	str	r0, [r7, #4]
 8004c28:	460b      	mov	r3, r1
 8004c2a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	68fa      	ldr	r2, [r7, #12]
 8004c3a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004c3e:	f023 0303 	bic.w	r3, r3, #3
 8004c42:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004c4a:	681a      	ldr	r2, [r3, #0]
 8004c4c:	78fb      	ldrb	r3, [r7, #3]
 8004c4e:	f003 0303 	and.w	r3, r3, #3
 8004c52:	68f9      	ldr	r1, [r7, #12]
 8004c54:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8004c58:	4313      	orrs	r3, r2
 8004c5a:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8004c5c:	78fb      	ldrb	r3, [r7, #3]
 8004c5e:	2b01      	cmp	r3, #1
 8004c60:	d107      	bne.n	8004c72 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004c68:	461a      	mov	r2, r3
 8004c6a:	f64b 3380 	movw	r3, #48000	; 0xbb80
 8004c6e:	6053      	str	r3, [r2, #4]
 8004c70:	e009      	b.n	8004c86 <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 8004c72:	78fb      	ldrb	r3, [r7, #3]
 8004c74:	2b02      	cmp	r3, #2
 8004c76:	d106      	bne.n	8004c86 <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004c7e:	461a      	mov	r2, r3
 8004c80:	f241 7370 	movw	r3, #6000	; 0x1770
 8004c84:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 8004c86:	2300      	movs	r3, #0
}
 8004c88:	4618      	mov	r0, r3
 8004c8a:	3714      	adds	r7, #20
 8004c8c:	46bd      	mov	sp, r7
 8004c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c92:	4770      	bx	lr

08004c94 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 8004c94:	b580      	push	{r7, lr}
 8004c96:	b084      	sub	sp, #16
 8004c98:	af00      	add	r7, sp, #0
 8004c9a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8004ca0:	2300      	movs	r3, #0
 8004ca2:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8004cae:	68bb      	ldr	r3, [r7, #8]
 8004cb0:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8004cb4:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8004cb6:	68bb      	ldr	r3, [r7, #8]
 8004cb8:	68fa      	ldr	r2, [r7, #12]
 8004cba:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8004cbe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004cc2:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8004cc4:	2064      	movs	r0, #100	; 0x64
 8004cc6:	f7fc f86d 	bl	8000da4 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8004cca:	68bb      	ldr	r3, [r7, #8]
 8004ccc:	68fa      	ldr	r2, [r7, #12]
 8004cce:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8004cd2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004cd6:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8004cd8:	200a      	movs	r0, #10
 8004cda:	f7fc f863 	bl	8000da4 <HAL_Delay>

  return HAL_OK;
 8004cde:	2300      	movs	r3, #0
}
 8004ce0:	4618      	mov	r0, r3
 8004ce2:	3710      	adds	r7, #16
 8004ce4:	46bd      	mov	sp, r7
 8004ce6:	bd80      	pop	{r7, pc}

08004ce8 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8004ce8:	b480      	push	{r7}
 8004cea:	b085      	sub	sp, #20
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	6078      	str	r0, [r7, #4]
 8004cf0:	460b      	mov	r3, r1
 8004cf2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8004cf8:	2300      	movs	r3, #0
 8004cfa:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8004d06:	68bb      	ldr	r3, [r7, #8]
 8004d08:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8004d0c:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8004d0e:	68bb      	ldr	r3, [r7, #8]
 8004d10:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d109      	bne.n	8004d2c <USB_DriveVbus+0x44>
 8004d18:	78fb      	ldrb	r3, [r7, #3]
 8004d1a:	2b01      	cmp	r3, #1
 8004d1c:	d106      	bne.n	8004d2c <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8004d1e:	68bb      	ldr	r3, [r7, #8]
 8004d20:	68fa      	ldr	r2, [r7, #12]
 8004d22:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8004d26:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004d2a:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8004d2c:	68bb      	ldr	r3, [r7, #8]
 8004d2e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004d32:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004d36:	d109      	bne.n	8004d4c <USB_DriveVbus+0x64>
 8004d38:	78fb      	ldrb	r3, [r7, #3]
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d106      	bne.n	8004d4c <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8004d3e:	68bb      	ldr	r3, [r7, #8]
 8004d40:	68fa      	ldr	r2, [r7, #12]
 8004d42:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8004d46:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004d4a:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8004d4c:	2300      	movs	r3, #0
}
 8004d4e:	4618      	mov	r0, r3
 8004d50:	3714      	adds	r7, #20
 8004d52:	46bd      	mov	sp, r7
 8004d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d58:	4770      	bx	lr

08004d5a <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8004d5a:	b480      	push	{r7}
 8004d5c:	b085      	sub	sp, #20
 8004d5e:	af00      	add	r7, sp, #0
 8004d60:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8004d66:	2300      	movs	r3, #0
 8004d68:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8004d74:	68bb      	ldr	r3, [r7, #8]
 8004d76:	0c5b      	lsrs	r3, r3, #17
 8004d78:	f003 0303 	and.w	r3, r3, #3
}
 8004d7c:	4618      	mov	r0, r3
 8004d7e:	3714      	adds	r7, #20
 8004d80:	46bd      	mov	sp, r7
 8004d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d86:	4770      	bx	lr

08004d88 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 8004d88:	b480      	push	{r7}
 8004d8a:	b085      	sub	sp, #20
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004d9a:	689b      	ldr	r3, [r3, #8]
 8004d9c:	b29b      	uxth	r3, r3
}
 8004d9e:	4618      	mov	r0, r3
 8004da0:	3714      	adds	r7, #20
 8004da2:	46bd      	mov	sp, r7
 8004da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da8:	4770      	bx	lr
	...

08004dac <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8004dac:	b580      	push	{r7, lr}
 8004dae:	b088      	sub	sp, #32
 8004db0:	af00      	add	r7, sp, #0
 8004db2:	6078      	str	r0, [r7, #4]
 8004db4:	4608      	mov	r0, r1
 8004db6:	4611      	mov	r1, r2
 8004db8:	461a      	mov	r2, r3
 8004dba:	4603      	mov	r3, r0
 8004dbc:	70fb      	strb	r3, [r7, #3]
 8004dbe:	460b      	mov	r3, r1
 8004dc0:	70bb      	strb	r3, [r7, #2]
 8004dc2:	4613      	mov	r3, r2
 8004dc4:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8004dc6:	2300      	movs	r3, #0
 8004dc8:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 8004dce:	78fb      	ldrb	r3, [r7, #3]
 8004dd0:	015a      	lsls	r2, r3, #5
 8004dd2:	693b      	ldr	r3, [r7, #16]
 8004dd4:	4413      	add	r3, r2
 8004dd6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004dda:	461a      	mov	r2, r3
 8004ddc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004de0:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8004de2:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8004de6:	2b03      	cmp	r3, #3
 8004de8:	d87e      	bhi.n	8004ee8 <USB_HC_Init+0x13c>
 8004dea:	a201      	add	r2, pc, #4	; (adr r2, 8004df0 <USB_HC_Init+0x44>)
 8004dec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004df0:	08004e01 	.word	0x08004e01
 8004df4:	08004eab 	.word	0x08004eab
 8004df8:	08004e01 	.word	0x08004e01
 8004dfc:	08004e6d 	.word	0x08004e6d
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8004e00:	78fb      	ldrb	r3, [r7, #3]
 8004e02:	015a      	lsls	r2, r3, #5
 8004e04:	693b      	ldr	r3, [r7, #16]
 8004e06:	4413      	add	r3, r2
 8004e08:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004e0c:	461a      	mov	r2, r3
 8004e0e:	f240 439d 	movw	r3, #1181	; 0x49d
 8004e12:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8004e14:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	da10      	bge.n	8004e3e <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8004e1c:	78fb      	ldrb	r3, [r7, #3]
 8004e1e:	015a      	lsls	r2, r3, #5
 8004e20:	693b      	ldr	r3, [r7, #16]
 8004e22:	4413      	add	r3, r2
 8004e24:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004e28:	68db      	ldr	r3, [r3, #12]
 8004e2a:	78fa      	ldrb	r2, [r7, #3]
 8004e2c:	0151      	lsls	r1, r2, #5
 8004e2e:	693a      	ldr	r2, [r7, #16]
 8004e30:	440a      	add	r2, r1
 8004e32:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004e36:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004e3a:	60d3      	str	r3, [r2, #12]
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
      }
      break;
 8004e3c:	e057      	b.n	8004eee <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d051      	beq.n	8004eee <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 8004e4a:	78fb      	ldrb	r3, [r7, #3]
 8004e4c:	015a      	lsls	r2, r3, #5
 8004e4e:	693b      	ldr	r3, [r7, #16]
 8004e50:	4413      	add	r3, r2
 8004e52:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004e56:	68db      	ldr	r3, [r3, #12]
 8004e58:	78fa      	ldrb	r2, [r7, #3]
 8004e5a:	0151      	lsls	r1, r2, #5
 8004e5c:	693a      	ldr	r2, [r7, #16]
 8004e5e:	440a      	add	r2, r1
 8004e60:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004e64:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8004e68:	60d3      	str	r3, [r2, #12]
      break;
 8004e6a:	e040      	b.n	8004eee <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8004e6c:	78fb      	ldrb	r3, [r7, #3]
 8004e6e:	015a      	lsls	r2, r3, #5
 8004e70:	693b      	ldr	r3, [r7, #16]
 8004e72:	4413      	add	r3, r2
 8004e74:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004e78:	461a      	mov	r2, r3
 8004e7a:	f240 639d 	movw	r3, #1693	; 0x69d
 8004e7e:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8004e80:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	da34      	bge.n	8004ef2 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8004e88:	78fb      	ldrb	r3, [r7, #3]
 8004e8a:	015a      	lsls	r2, r3, #5
 8004e8c:	693b      	ldr	r3, [r7, #16]
 8004e8e:	4413      	add	r3, r2
 8004e90:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004e94:	68db      	ldr	r3, [r3, #12]
 8004e96:	78fa      	ldrb	r2, [r7, #3]
 8004e98:	0151      	lsls	r1, r2, #5
 8004e9a:	693a      	ldr	r2, [r7, #16]
 8004e9c:	440a      	add	r2, r1
 8004e9e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004ea2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004ea6:	60d3      	str	r3, [r2, #12]
      }

      break;
 8004ea8:	e023      	b.n	8004ef2 <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8004eaa:	78fb      	ldrb	r3, [r7, #3]
 8004eac:	015a      	lsls	r2, r3, #5
 8004eae:	693b      	ldr	r3, [r7, #16]
 8004eb0:	4413      	add	r3, r2
 8004eb2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004eb6:	461a      	mov	r2, r3
 8004eb8:	f240 2325 	movw	r3, #549	; 0x225
 8004ebc:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8004ebe:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	da17      	bge.n	8004ef6 <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8004ec6:	78fb      	ldrb	r3, [r7, #3]
 8004ec8:	015a      	lsls	r2, r3, #5
 8004eca:	693b      	ldr	r3, [r7, #16]
 8004ecc:	4413      	add	r3, r2
 8004ece:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004ed2:	68db      	ldr	r3, [r3, #12]
 8004ed4:	78fa      	ldrb	r2, [r7, #3]
 8004ed6:	0151      	lsls	r1, r2, #5
 8004ed8:	693a      	ldr	r2, [r7, #16]
 8004eda:	440a      	add	r2, r1
 8004edc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004ee0:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 8004ee4:	60d3      	str	r3, [r2, #12]
      }
      break;
 8004ee6:	e006      	b.n	8004ef6 <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 8004ee8:	2301      	movs	r3, #1
 8004eea:	77fb      	strb	r3, [r7, #31]
      break;
 8004eec:	e004      	b.n	8004ef8 <USB_HC_Init+0x14c>
      break;
 8004eee:	bf00      	nop
 8004ef0:	e002      	b.n	8004ef8 <USB_HC_Init+0x14c>
      break;
 8004ef2:	bf00      	nop
 8004ef4:	e000      	b.n	8004ef8 <USB_HC_Init+0x14c>
      break;
 8004ef6:	bf00      	nop
  }

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8004ef8:	693b      	ldr	r3, [r7, #16]
 8004efa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004efe:	699a      	ldr	r2, [r3, #24]
 8004f00:	78fb      	ldrb	r3, [r7, #3]
 8004f02:	f003 030f 	and.w	r3, r3, #15
 8004f06:	2101      	movs	r1, #1
 8004f08:	fa01 f303 	lsl.w	r3, r1, r3
 8004f0c:	6939      	ldr	r1, [r7, #16]
 8004f0e:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8004f12:	4313      	orrs	r3, r2
 8004f14:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	699b      	ldr	r3, [r3, #24]
 8004f1a:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8004f22:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	da03      	bge.n	8004f32 <USB_HC_Init+0x186>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8004f2a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004f2e:	61bb      	str	r3, [r7, #24]
 8004f30:	e001      	b.n	8004f36 <USB_HC_Init+0x18a>
  }
  else
  {
    HCcharEpDir = 0U;
 8004f32:	2300      	movs	r3, #0
 8004f34:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8004f36:	6878      	ldr	r0, [r7, #4]
 8004f38:	f7ff ff0f 	bl	8004d5a <USB_GetHostSpeed>
 8004f3c:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8004f3e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004f42:	2b02      	cmp	r3, #2
 8004f44:	d106      	bne.n	8004f54 <USB_HC_Init+0x1a8>
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	2b02      	cmp	r3, #2
 8004f4a:	d003      	beq.n	8004f54 <USB_HC_Init+0x1a8>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8004f4c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004f50:	617b      	str	r3, [r7, #20]
 8004f52:	e001      	b.n	8004f58 <USB_HC_Init+0x1ac>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8004f54:	2300      	movs	r3, #0
 8004f56:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8004f58:	787b      	ldrb	r3, [r7, #1]
 8004f5a:	059b      	lsls	r3, r3, #22
 8004f5c:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8004f60:	78bb      	ldrb	r3, [r7, #2]
 8004f62:	02db      	lsls	r3, r3, #11
 8004f64:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8004f68:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8004f6a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8004f6e:	049b      	lsls	r3, r3, #18
 8004f70:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8004f74:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8004f76:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8004f78:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8004f7c:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8004f7e:	69bb      	ldr	r3, [r7, #24]
 8004f80:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8004f82:	78fb      	ldrb	r3, [r7, #3]
 8004f84:	0159      	lsls	r1, r3, #5
 8004f86:	693b      	ldr	r3, [r7, #16]
 8004f88:	440b      	add	r3, r1
 8004f8a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004f8e:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8004f90:	697b      	ldr	r3, [r7, #20]
 8004f92:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8004f94:	600b      	str	r3, [r1, #0]

  if (ep_type == EP_TYPE_INTR)
 8004f96:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8004f9a:	2b03      	cmp	r3, #3
 8004f9c:	d10f      	bne.n	8004fbe <USB_HC_Init+0x212>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
 8004f9e:	78fb      	ldrb	r3, [r7, #3]
 8004fa0:	015a      	lsls	r2, r3, #5
 8004fa2:	693b      	ldr	r3, [r7, #16]
 8004fa4:	4413      	add	r3, r2
 8004fa6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	78fa      	ldrb	r2, [r7, #3]
 8004fae:	0151      	lsls	r1, r2, #5
 8004fb0:	693a      	ldr	r2, [r7, #16]
 8004fb2:	440a      	add	r2, r1
 8004fb4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004fb8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004fbc:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8004fbe:	7ffb      	ldrb	r3, [r7, #31]
}
 8004fc0:	4618      	mov	r0, r3
 8004fc2:	3720      	adds	r7, #32
 8004fc4:	46bd      	mov	sp, r7
 8004fc6:	bd80      	pop	{r7, pc}

08004fc8 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8004fc8:	b580      	push	{r7, lr}
 8004fca:	b08c      	sub	sp, #48	; 0x30
 8004fcc:	af02      	add	r7, sp, #8
 8004fce:	60f8      	str	r0, [r7, #12]
 8004fd0:	60b9      	str	r1, [r7, #8]
 8004fd2:	4613      	mov	r3, r2
 8004fd4:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8004fda:	68bb      	ldr	r3, [r7, #8]
 8004fdc:	785b      	ldrb	r3, [r3, #1]
 8004fde:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 8004fe0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004fe4:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004fea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d02d      	beq.n	800504e <USB_HC_StartXfer+0x86>
 8004ff2:	68bb      	ldr	r3, [r7, #8]
 8004ff4:	791b      	ldrb	r3, [r3, #4]
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d129      	bne.n	800504e <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping  in case of NYET/NAK */
    if ((dma == 1U) && ((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)))
 8004ffa:	79fb      	ldrb	r3, [r7, #7]
 8004ffc:	2b01      	cmp	r3, #1
 8004ffe:	d117      	bne.n	8005030 <USB_HC_StartXfer+0x68>
 8005000:	68bb      	ldr	r3, [r7, #8]
 8005002:	79db      	ldrb	r3, [r3, #7]
 8005004:	2b00      	cmp	r3, #0
 8005006:	d003      	beq.n	8005010 <USB_HC_StartXfer+0x48>
 8005008:	68bb      	ldr	r3, [r7, #8]
 800500a:	79db      	ldrb	r3, [r3, #7]
 800500c:	2b02      	cmp	r3, #2
 800500e:	d10f      	bne.n	8005030 <USB_HC_StartXfer+0x68>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8005010:	69fb      	ldr	r3, [r7, #28]
 8005012:	015a      	lsls	r2, r3, #5
 8005014:	6a3b      	ldr	r3, [r7, #32]
 8005016:	4413      	add	r3, r2
 8005018:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800501c:	68db      	ldr	r3, [r3, #12]
 800501e:	69fa      	ldr	r2, [r7, #28]
 8005020:	0151      	lsls	r1, r2, #5
 8005022:	6a3a      	ldr	r2, [r7, #32]
 8005024:	440a      	add	r2, r1
 8005026:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800502a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800502e:	60d3      	str	r3, [r2, #12]
                                               USB_OTG_HCINTMSK_ACKM |
                                               USB_OTG_HCINTMSK_NAKM);
    }

    if ((dma == 0U) && (hc->do_ping == 1U))
 8005030:	79fb      	ldrb	r3, [r7, #7]
 8005032:	2b00      	cmp	r3, #0
 8005034:	d10b      	bne.n	800504e <USB_HC_StartXfer+0x86>
 8005036:	68bb      	ldr	r3, [r7, #8]
 8005038:	795b      	ldrb	r3, [r3, #5]
 800503a:	2b01      	cmp	r3, #1
 800503c:	d107      	bne.n	800504e <USB_HC_StartXfer+0x86>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 800503e:	68bb      	ldr	r3, [r7, #8]
 8005040:	785b      	ldrb	r3, [r3, #1]
 8005042:	4619      	mov	r1, r3
 8005044:	68f8      	ldr	r0, [r7, #12]
 8005046:	f000 fa2f 	bl	80054a8 <USB_DoPing>
      return HAL_OK;
 800504a:	2300      	movs	r3, #0
 800504c:	e0f8      	b.n	8005240 <USB_HC_StartXfer+0x278>
    }

  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 800504e:	68bb      	ldr	r3, [r7, #8]
 8005050:	695b      	ldr	r3, [r3, #20]
 8005052:	2b00      	cmp	r3, #0
 8005054:	d018      	beq.n	8005088 <USB_HC_StartXfer+0xc0>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8005056:	68bb      	ldr	r3, [r7, #8]
 8005058:	695b      	ldr	r3, [r3, #20]
 800505a:	68ba      	ldr	r2, [r7, #8]
 800505c:	8912      	ldrh	r2, [r2, #8]
 800505e:	4413      	add	r3, r2
 8005060:	3b01      	subs	r3, #1
 8005062:	68ba      	ldr	r2, [r7, #8]
 8005064:	8912      	ldrh	r2, [r2, #8]
 8005066:	fbb3 f3f2 	udiv	r3, r3, r2
 800506a:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 800506c:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800506e:	8b7b      	ldrh	r3, [r7, #26]
 8005070:	429a      	cmp	r2, r3
 8005072:	d90b      	bls.n	800508c <USB_HC_StartXfer+0xc4>
    {
      num_packets = max_hc_pkt_count;
 8005074:	8b7b      	ldrh	r3, [r7, #26]
 8005076:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8005078:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800507a:	68ba      	ldr	r2, [r7, #8]
 800507c:	8912      	ldrh	r2, [r2, #8]
 800507e:	fb03 f202 	mul.w	r2, r3, r2
 8005082:	68bb      	ldr	r3, [r7, #8]
 8005084:	611a      	str	r2, [r3, #16]
 8005086:	e001      	b.n	800508c <USB_HC_StartXfer+0xc4>
    }
  }
  else
  {
    num_packets = 1U;
 8005088:	2301      	movs	r3, #1
 800508a:	84fb      	strh	r3, [r7, #38]	; 0x26

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 800508c:	68bb      	ldr	r3, [r7, #8]
 800508e:	78db      	ldrb	r3, [r3, #3]
 8005090:	2b00      	cmp	r3, #0
 8005092:	d007      	beq.n	80050a4 <USB_HC_StartXfer+0xdc>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8005094:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8005096:	68ba      	ldr	r2, [r7, #8]
 8005098:	8912      	ldrh	r2, [r2, #8]
 800509a:	fb03 f202 	mul.w	r2, r3, r2
 800509e:	68bb      	ldr	r3, [r7, #8]
 80050a0:	611a      	str	r2, [r3, #16]
 80050a2:	e003      	b.n	80050ac <USB_HC_StartXfer+0xe4>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 80050a4:	68bb      	ldr	r3, [r7, #8]
 80050a6:	695a      	ldr	r2, [r3, #20]
 80050a8:	68bb      	ldr	r3, [r7, #8]
 80050aa:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80050ac:	68bb      	ldr	r3, [r7, #8]
 80050ae:	691b      	ldr	r3, [r3, #16]
 80050b0:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80050b4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80050b6:	04d9      	lsls	r1, r3, #19
 80050b8:	4b63      	ldr	r3, [pc, #396]	; (8005248 <USB_HC_StartXfer+0x280>)
 80050ba:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80050bc:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 80050be:	68bb      	ldr	r3, [r7, #8]
 80050c0:	7a9b      	ldrb	r3, [r3, #10]
 80050c2:	075b      	lsls	r3, r3, #29
 80050c4:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80050c8:	69f9      	ldr	r1, [r7, #28]
 80050ca:	0148      	lsls	r0, r1, #5
 80050cc:	6a39      	ldr	r1, [r7, #32]
 80050ce:	4401      	add	r1, r0
 80050d0:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80050d4:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80050d6:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 80050d8:	79fb      	ldrb	r3, [r7, #7]
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d009      	beq.n	80050f2 <USB_HC_StartXfer+0x12a>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 80050de:	68bb      	ldr	r3, [r7, #8]
 80050e0:	68d9      	ldr	r1, [r3, #12]
 80050e2:	69fb      	ldr	r3, [r7, #28]
 80050e4:	015a      	lsls	r2, r3, #5
 80050e6:	6a3b      	ldr	r3, [r7, #32]
 80050e8:	4413      	add	r3, r2
 80050ea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80050ee:	460a      	mov	r2, r1
 80050f0:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 80050f2:	6a3b      	ldr	r3, [r7, #32]
 80050f4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80050f8:	689b      	ldr	r3, [r3, #8]
 80050fa:	f003 0301 	and.w	r3, r3, #1
 80050fe:	2b00      	cmp	r3, #0
 8005100:	bf0c      	ite	eq
 8005102:	2301      	moveq	r3, #1
 8005104:	2300      	movne	r3, #0
 8005106:	b2db      	uxtb	r3, r3
 8005108:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 800510a:	69fb      	ldr	r3, [r7, #28]
 800510c:	015a      	lsls	r2, r3, #5
 800510e:	6a3b      	ldr	r3, [r7, #32]
 8005110:	4413      	add	r3, r2
 8005112:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	69fa      	ldr	r2, [r7, #28]
 800511a:	0151      	lsls	r1, r2, #5
 800511c:	6a3a      	ldr	r2, [r7, #32]
 800511e:	440a      	add	r2, r1
 8005120:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005124:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8005128:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 800512a:	69fb      	ldr	r3, [r7, #28]
 800512c:	015a      	lsls	r2, r3, #5
 800512e:	6a3b      	ldr	r3, [r7, #32]
 8005130:	4413      	add	r3, r2
 8005132:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005136:	681a      	ldr	r2, [r3, #0]
 8005138:	7e7b      	ldrb	r3, [r7, #25]
 800513a:	075b      	lsls	r3, r3, #29
 800513c:	69f9      	ldr	r1, [r7, #28]
 800513e:	0148      	lsls	r0, r1, #5
 8005140:	6a39      	ldr	r1, [r7, #32]
 8005142:	4401      	add	r1, r0
 8005144:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 8005148:	4313      	orrs	r3, r2
 800514a:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 800514c:	69fb      	ldr	r3, [r7, #28]
 800514e:	015a      	lsls	r2, r3, #5
 8005150:	6a3b      	ldr	r3, [r7, #32]
 8005152:	4413      	add	r3, r2
 8005154:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800515c:	693b      	ldr	r3, [r7, #16]
 800515e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005162:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8005164:	68bb      	ldr	r3, [r7, #8]
 8005166:	78db      	ldrb	r3, [r3, #3]
 8005168:	2b00      	cmp	r3, #0
 800516a:	d004      	beq.n	8005176 <USB_HC_StartXfer+0x1ae>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800516c:	693b      	ldr	r3, [r7, #16]
 800516e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005172:	613b      	str	r3, [r7, #16]
 8005174:	e003      	b.n	800517e <USB_HC_StartXfer+0x1b6>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8005176:	693b      	ldr	r3, [r7, #16]
 8005178:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800517c:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800517e:	693b      	ldr	r3, [r7, #16]
 8005180:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005184:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8005186:	69fb      	ldr	r3, [r7, #28]
 8005188:	015a      	lsls	r2, r3, #5
 800518a:	6a3b      	ldr	r3, [r7, #32]
 800518c:	4413      	add	r3, r2
 800518e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005192:	461a      	mov	r2, r3
 8005194:	693b      	ldr	r3, [r7, #16]
 8005196:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8005198:	79fb      	ldrb	r3, [r7, #7]
 800519a:	2b00      	cmp	r3, #0
 800519c:	d001      	beq.n	80051a2 <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 800519e:	2300      	movs	r3, #0
 80051a0:	e04e      	b.n	8005240 <USB_HC_StartXfer+0x278>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 80051a2:	68bb      	ldr	r3, [r7, #8]
 80051a4:	78db      	ldrb	r3, [r3, #3]
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d149      	bne.n	800523e <USB_HC_StartXfer+0x276>
 80051aa:	68bb      	ldr	r3, [r7, #8]
 80051ac:	695b      	ldr	r3, [r3, #20]
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d045      	beq.n	800523e <USB_HC_StartXfer+0x276>
  {
    switch (hc->ep_type)
 80051b2:	68bb      	ldr	r3, [r7, #8]
 80051b4:	79db      	ldrb	r3, [r3, #7]
 80051b6:	2b03      	cmp	r3, #3
 80051b8:	d830      	bhi.n	800521c <USB_HC_StartXfer+0x254>
 80051ba:	a201      	add	r2, pc, #4	; (adr r2, 80051c0 <USB_HC_StartXfer+0x1f8>)
 80051bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051c0:	080051d1 	.word	0x080051d1
 80051c4:	080051f5 	.word	0x080051f5
 80051c8:	080051d1 	.word	0x080051d1
 80051cc:	080051f5 	.word	0x080051f5
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80051d0:	68bb      	ldr	r3, [r7, #8]
 80051d2:	695b      	ldr	r3, [r3, #20]
 80051d4:	3303      	adds	r3, #3
 80051d6:	089b      	lsrs	r3, r3, #2
 80051d8:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 80051da:	8afa      	ldrh	r2, [r7, #22]
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051e0:	b29b      	uxth	r3, r3
 80051e2:	429a      	cmp	r2, r3
 80051e4:	d91c      	bls.n	8005220 <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	699b      	ldr	r3, [r3, #24]
 80051ea:	f043 0220 	orr.w	r2, r3, #32
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	619a      	str	r2, [r3, #24]
        }
        break;
 80051f2:	e015      	b.n	8005220 <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80051f4:	68bb      	ldr	r3, [r7, #8]
 80051f6:	695b      	ldr	r3, [r3, #20]
 80051f8:	3303      	adds	r3, #3
 80051fa:	089b      	lsrs	r3, r3, #2
 80051fc:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 80051fe:	8afa      	ldrh	r2, [r7, #22]
 8005200:	6a3b      	ldr	r3, [r7, #32]
 8005202:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005206:	691b      	ldr	r3, [r3, #16]
 8005208:	b29b      	uxth	r3, r3
 800520a:	429a      	cmp	r2, r3
 800520c:	d90a      	bls.n	8005224 <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	699b      	ldr	r3, [r3, #24]
 8005212:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	619a      	str	r2, [r3, #24]
        }
        break;
 800521a:	e003      	b.n	8005224 <USB_HC_StartXfer+0x25c>

      default:
        break;
 800521c:	bf00      	nop
 800521e:	e002      	b.n	8005226 <USB_HC_StartXfer+0x25e>
        break;
 8005220:	bf00      	nop
 8005222:	e000      	b.n	8005226 <USB_HC_StartXfer+0x25e>
        break;
 8005224:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8005226:	68bb      	ldr	r3, [r7, #8]
 8005228:	68d9      	ldr	r1, [r3, #12]
 800522a:	68bb      	ldr	r3, [r7, #8]
 800522c:	785a      	ldrb	r2, [r3, #1]
 800522e:	68bb      	ldr	r3, [r7, #8]
 8005230:	695b      	ldr	r3, [r3, #20]
 8005232:	b29b      	uxth	r3, r3
 8005234:	2000      	movs	r0, #0
 8005236:	9000      	str	r0, [sp, #0]
 8005238:	68f8      	ldr	r0, [r7, #12]
 800523a:	f7ff fb53 	bl	80048e4 <USB_WritePacket>
  }

  return HAL_OK;
 800523e:	2300      	movs	r3, #0
}
 8005240:	4618      	mov	r0, r3
 8005242:	3728      	adds	r7, #40	; 0x28
 8005244:	46bd      	mov	sp, r7
 8005246:	bd80      	pop	{r7, pc}
 8005248:	1ff80000 	.word	0x1ff80000

0800524c <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800524c:	b480      	push	{r7}
 800524e:	b085      	sub	sp, #20
 8005250:	af00      	add	r7, sp, #0
 8005252:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800525e:	695b      	ldr	r3, [r3, #20]
 8005260:	b29b      	uxth	r3, r3
}
 8005262:	4618      	mov	r0, r3
 8005264:	3714      	adds	r7, #20
 8005266:	46bd      	mov	sp, r7
 8005268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800526c:	4770      	bx	lr

0800526e <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800526e:	b480      	push	{r7}
 8005270:	b089      	sub	sp, #36	; 0x24
 8005272:	af00      	add	r7, sp, #0
 8005274:	6078      	str	r0, [r7, #4]
 8005276:	460b      	mov	r3, r1
 8005278:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	61bb      	str	r3, [r7, #24]
  uint32_t hcnum = (uint32_t)hc_num;
 800527e:	78fb      	ldrb	r3, [r7, #3]
 8005280:	617b      	str	r3, [r7, #20]
  uint32_t count = 0U;
 8005282:	2300      	movs	r3, #0
 8005284:	61fb      	str	r3, [r7, #28]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8005286:	697b      	ldr	r3, [r7, #20]
 8005288:	015a      	lsls	r2, r3, #5
 800528a:	69bb      	ldr	r3, [r7, #24]
 800528c:	4413      	add	r3, r2
 800528e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	0c9b      	lsrs	r3, r3, #18
 8005296:	f003 0303 	and.w	r3, r3, #3
 800529a:	613b      	str	r3, [r7, #16]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 800529c:	697b      	ldr	r3, [r7, #20]
 800529e:	015a      	lsls	r2, r3, #5
 80052a0:	69bb      	ldr	r3, [r7, #24]
 80052a2:	4413      	add	r3, r2
 80052a4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	0fdb      	lsrs	r3, r3, #31
 80052ac:	f003 0301 	and.w	r3, r3, #1
 80052b0:	60fb      	str	r3, [r7, #12]

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	689b      	ldr	r3, [r3, #8]
 80052b6:	f003 0320 	and.w	r3, r3, #32
 80052ba:	2b20      	cmp	r3, #32
 80052bc:	d104      	bne.n	80052c8 <USB_HC_Halt+0x5a>
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d101      	bne.n	80052c8 <USB_HC_Halt+0x5a>
      (ChannelEna == 0U))
  {
    return HAL_OK;
 80052c4:	2300      	movs	r3, #0
 80052c6:	e0e8      	b.n	800549a <USB_HC_Halt+0x22c>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 80052c8:	693b      	ldr	r3, [r7, #16]
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d002      	beq.n	80052d4 <USB_HC_Halt+0x66>
 80052ce:	693b      	ldr	r3, [r7, #16]
 80052d0:	2b02      	cmp	r3, #2
 80052d2:	d173      	bne.n	80053bc <USB_HC_Halt+0x14e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80052d4:	697b      	ldr	r3, [r7, #20]
 80052d6:	015a      	lsls	r2, r3, #5
 80052d8:	69bb      	ldr	r3, [r7, #24]
 80052da:	4413      	add	r3, r2
 80052dc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	697a      	ldr	r2, [r7, #20]
 80052e4:	0151      	lsls	r1, r2, #5
 80052e6:	69ba      	ldr	r2, [r7, #24]
 80052e8:	440a      	add	r2, r1
 80052ea:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80052ee:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80052f2:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	689b      	ldr	r3, [r3, #8]
 80052f8:	f003 0320 	and.w	r3, r3, #32
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	f040 80cb 	bne.w	8005498 <USB_HC_Halt+0x22a>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005306:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800530a:	2b00      	cmp	r3, #0
 800530c:	d143      	bne.n	8005396 <USB_HC_Halt+0x128>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800530e:	697b      	ldr	r3, [r7, #20]
 8005310:	015a      	lsls	r2, r3, #5
 8005312:	69bb      	ldr	r3, [r7, #24]
 8005314:	4413      	add	r3, r2
 8005316:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	697a      	ldr	r2, [r7, #20]
 800531e:	0151      	lsls	r1, r2, #5
 8005320:	69ba      	ldr	r2, [r7, #24]
 8005322:	440a      	add	r2, r1
 8005324:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005328:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800532c:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800532e:	697b      	ldr	r3, [r7, #20]
 8005330:	015a      	lsls	r2, r3, #5
 8005332:	69bb      	ldr	r3, [r7, #24]
 8005334:	4413      	add	r3, r2
 8005336:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	697a      	ldr	r2, [r7, #20]
 800533e:	0151      	lsls	r1, r2, #5
 8005340:	69ba      	ldr	r2, [r7, #24]
 8005342:	440a      	add	r2, r1
 8005344:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005348:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800534c:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800534e:	697b      	ldr	r3, [r7, #20]
 8005350:	015a      	lsls	r2, r3, #5
 8005352:	69bb      	ldr	r3, [r7, #24]
 8005354:	4413      	add	r3, r2
 8005356:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	697a      	ldr	r2, [r7, #20]
 800535e:	0151      	lsls	r1, r2, #5
 8005360:	69ba      	ldr	r2, [r7, #24]
 8005362:	440a      	add	r2, r1
 8005364:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005368:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800536c:	6013      	str	r3, [r2, #0]
        do
        {
          if (++count > 1000U)
 800536e:	69fb      	ldr	r3, [r7, #28]
 8005370:	3301      	adds	r3, #1
 8005372:	61fb      	str	r3, [r7, #28]
 8005374:	69fb      	ldr	r3, [r7, #28]
 8005376:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800537a:	d81d      	bhi.n	80053b8 <USB_HC_Halt+0x14a>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800537c:	697b      	ldr	r3, [r7, #20]
 800537e:	015a      	lsls	r2, r3, #5
 8005380:	69bb      	ldr	r3, [r7, #24]
 8005382:	4413      	add	r3, r2
 8005384:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800538e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005392:	d0ec      	beq.n	800536e <USB_HC_Halt+0x100>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005394:	e080      	b.n	8005498 <USB_HC_Halt+0x22a>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005396:	697b      	ldr	r3, [r7, #20]
 8005398:	015a      	lsls	r2, r3, #5
 800539a:	69bb      	ldr	r3, [r7, #24]
 800539c:	4413      	add	r3, r2
 800539e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	697a      	ldr	r2, [r7, #20]
 80053a6:	0151      	lsls	r1, r2, #5
 80053a8:	69ba      	ldr	r2, [r7, #24]
 80053aa:	440a      	add	r2, r1
 80053ac:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80053b0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80053b4:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80053b6:	e06f      	b.n	8005498 <USB_HC_Halt+0x22a>
            break;
 80053b8:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80053ba:	e06d      	b.n	8005498 <USB_HC_Halt+0x22a>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80053bc:	697b      	ldr	r3, [r7, #20]
 80053be:	015a      	lsls	r2, r3, #5
 80053c0:	69bb      	ldr	r3, [r7, #24]
 80053c2:	4413      	add	r3, r2
 80053c4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	697a      	ldr	r2, [r7, #20]
 80053cc:	0151      	lsls	r1, r2, #5
 80053ce:	69ba      	ldr	r2, [r7, #24]
 80053d0:	440a      	add	r2, r1
 80053d2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80053d6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80053da:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 80053dc:	69bb      	ldr	r3, [r7, #24]
 80053de:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80053e2:	691b      	ldr	r3, [r3, #16]
 80053e4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d143      	bne.n	8005474 <USB_HC_Halt+0x206>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80053ec:	697b      	ldr	r3, [r7, #20]
 80053ee:	015a      	lsls	r2, r3, #5
 80053f0:	69bb      	ldr	r3, [r7, #24]
 80053f2:	4413      	add	r3, r2
 80053f4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	697a      	ldr	r2, [r7, #20]
 80053fc:	0151      	lsls	r1, r2, #5
 80053fe:	69ba      	ldr	r2, [r7, #24]
 8005400:	440a      	add	r2, r1
 8005402:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005406:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800540a:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800540c:	697b      	ldr	r3, [r7, #20]
 800540e:	015a      	lsls	r2, r3, #5
 8005410:	69bb      	ldr	r3, [r7, #24]
 8005412:	4413      	add	r3, r2
 8005414:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	697a      	ldr	r2, [r7, #20]
 800541c:	0151      	lsls	r1, r2, #5
 800541e:	69ba      	ldr	r2, [r7, #24]
 8005420:	440a      	add	r2, r1
 8005422:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005426:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800542a:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800542c:	697b      	ldr	r3, [r7, #20]
 800542e:	015a      	lsls	r2, r3, #5
 8005430:	69bb      	ldr	r3, [r7, #24]
 8005432:	4413      	add	r3, r2
 8005434:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	697a      	ldr	r2, [r7, #20]
 800543c:	0151      	lsls	r1, r2, #5
 800543e:	69ba      	ldr	r2, [r7, #24]
 8005440:	440a      	add	r2, r1
 8005442:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005446:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800544a:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 800544c:	69fb      	ldr	r3, [r7, #28]
 800544e:	3301      	adds	r3, #1
 8005450:	61fb      	str	r3, [r7, #28]
 8005452:	69fb      	ldr	r3, [r7, #28]
 8005454:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005458:	d81d      	bhi.n	8005496 <USB_HC_Halt+0x228>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800545a:	697b      	ldr	r3, [r7, #20]
 800545c:	015a      	lsls	r2, r3, #5
 800545e:	69bb      	ldr	r3, [r7, #24]
 8005460:	4413      	add	r3, r2
 8005462:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800546c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005470:	d0ec      	beq.n	800544c <USB_HC_Halt+0x1de>
 8005472:	e011      	b.n	8005498 <USB_HC_Halt+0x22a>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005474:	697b      	ldr	r3, [r7, #20]
 8005476:	015a      	lsls	r2, r3, #5
 8005478:	69bb      	ldr	r3, [r7, #24]
 800547a:	4413      	add	r3, r2
 800547c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	697a      	ldr	r2, [r7, #20]
 8005484:	0151      	lsls	r1, r2, #5
 8005486:	69ba      	ldr	r2, [r7, #24]
 8005488:	440a      	add	r2, r1
 800548a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800548e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005492:	6013      	str	r3, [r2, #0]
 8005494:	e000      	b.n	8005498 <USB_HC_Halt+0x22a>
          break;
 8005496:	bf00      	nop
    }
  }

  return HAL_OK;
 8005498:	2300      	movs	r3, #0
}
 800549a:	4618      	mov	r0, r3
 800549c:	3724      	adds	r7, #36	; 0x24
 800549e:	46bd      	mov	sp, r7
 80054a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a4:	4770      	bx	lr
	...

080054a8 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 80054a8:	b480      	push	{r7}
 80054aa:	b087      	sub	sp, #28
 80054ac:	af00      	add	r7, sp, #0
 80054ae:	6078      	str	r0, [r7, #4]
 80054b0:	460b      	mov	r3, r1
 80054b2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 80054b8:	78fb      	ldrb	r3, [r7, #3]
 80054ba:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 80054bc:	2301      	movs	r3, #1
 80054be:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	04da      	lsls	r2, r3, #19
 80054c4:	4b15      	ldr	r3, [pc, #84]	; (800551c <USB_DoPing+0x74>)
 80054c6:	4013      	ands	r3, r2
 80054c8:	693a      	ldr	r2, [r7, #16]
 80054ca:	0151      	lsls	r1, r2, #5
 80054cc:	697a      	ldr	r2, [r7, #20]
 80054ce:	440a      	add	r2, r1
 80054d0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80054d4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80054d8:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 80054da:	693b      	ldr	r3, [r7, #16]
 80054dc:	015a      	lsls	r2, r3, #5
 80054de:	697b      	ldr	r3, [r7, #20]
 80054e0:	4413      	add	r3, r2
 80054e2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80054ea:	68bb      	ldr	r3, [r7, #8]
 80054ec:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80054f0:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 80054f2:	68bb      	ldr	r3, [r7, #8]
 80054f4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80054f8:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 80054fa:	693b      	ldr	r3, [r7, #16]
 80054fc:	015a      	lsls	r2, r3, #5
 80054fe:	697b      	ldr	r3, [r7, #20]
 8005500:	4413      	add	r3, r2
 8005502:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005506:	461a      	mov	r2, r3
 8005508:	68bb      	ldr	r3, [r7, #8]
 800550a:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 800550c:	2300      	movs	r3, #0
}
 800550e:	4618      	mov	r0, r3
 8005510:	371c      	adds	r7, #28
 8005512:	46bd      	mov	sp, r7
 8005514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005518:	4770      	bx	lr
 800551a:	bf00      	nop
 800551c:	1ff80000 	.word	0x1ff80000

08005520 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8005520:	b580      	push	{r7, lr}
 8005522:	b086      	sub	sp, #24
 8005524:	af00      	add	r7, sp, #0
 8005526:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 800552c:	2300      	movs	r3, #0
 800552e:	617b      	str	r3, [r7, #20]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8005530:	6878      	ldr	r0, [r7, #4]
 8005532:	f7ff f936 	bl	80047a2 <USB_DisableGlobalInt>

  /* Flush FIFO */
  (void)USB_FlushTxFifo(USBx, 0x10U);
 8005536:	2110      	movs	r1, #16
 8005538:	6878      	ldr	r0, [r7, #4]
 800553a:	f7ff f98f 	bl	800485c <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 800553e:	6878      	ldr	r0, [r7, #4]
 8005540:	f7ff f9b0 	bl	80048a4 <USB_FlushRxFifo>

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8005544:	2300      	movs	r3, #0
 8005546:	613b      	str	r3, [r7, #16]
 8005548:	e01f      	b.n	800558a <USB_StopHost+0x6a>
  {
    value = USBx_HC(i)->HCCHAR;
 800554a:	693b      	ldr	r3, [r7, #16]
 800554c:	015a      	lsls	r2, r3, #5
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	4413      	add	r3, r2
 8005552:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	60bb      	str	r3, [r7, #8]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800555a:	68bb      	ldr	r3, [r7, #8]
 800555c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005560:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8005562:	68bb      	ldr	r3, [r7, #8]
 8005564:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005568:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800556a:	68bb      	ldr	r3, [r7, #8]
 800556c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005570:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 8005572:	693b      	ldr	r3, [r7, #16]
 8005574:	015a      	lsls	r2, r3, #5
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	4413      	add	r3, r2
 800557a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800557e:	461a      	mov	r2, r3
 8005580:	68bb      	ldr	r3, [r7, #8]
 8005582:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8005584:	693b      	ldr	r3, [r7, #16]
 8005586:	3301      	adds	r3, #1
 8005588:	613b      	str	r3, [r7, #16]
 800558a:	693b      	ldr	r3, [r7, #16]
 800558c:	2b0f      	cmp	r3, #15
 800558e:	d9dc      	bls.n	800554a <USB_StopHost+0x2a>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8005590:	2300      	movs	r3, #0
 8005592:	613b      	str	r3, [r7, #16]
 8005594:	e034      	b.n	8005600 <USB_StopHost+0xe0>
  {
    value = USBx_HC(i)->HCCHAR;
 8005596:	693b      	ldr	r3, [r7, #16]
 8005598:	015a      	lsls	r2, r3, #5
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	4413      	add	r3, r2
 800559e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHDIS;
 80055a6:	68bb      	ldr	r3, [r7, #8]
 80055a8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80055ac:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHENA;
 80055ae:	68bb      	ldr	r3, [r7, #8]
 80055b0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80055b4:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80055b6:	68bb      	ldr	r3, [r7, #8]
 80055b8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80055bc:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 80055be:	693b      	ldr	r3, [r7, #16]
 80055c0:	015a      	lsls	r2, r3, #5
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	4413      	add	r3, r2
 80055c6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80055ca:	461a      	mov	r2, r3
 80055cc:	68bb      	ldr	r3, [r7, #8]
 80055ce:	6013      	str	r3, [r2, #0]

    do
    {
      if (++count > 1000U)
 80055d0:	697b      	ldr	r3, [r7, #20]
 80055d2:	3301      	adds	r3, #1
 80055d4:	617b      	str	r3, [r7, #20]
 80055d6:	697b      	ldr	r3, [r7, #20]
 80055d8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80055dc:	d80c      	bhi.n	80055f8 <USB_StopHost+0xd8>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80055de:	693b      	ldr	r3, [r7, #16]
 80055e0:	015a      	lsls	r2, r3, #5
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	4413      	add	r3, r2
 80055e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80055f0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80055f4:	d0ec      	beq.n	80055d0 <USB_StopHost+0xb0>
 80055f6:	e000      	b.n	80055fa <USB_StopHost+0xda>
        break;
 80055f8:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 80055fa:	693b      	ldr	r3, [r7, #16]
 80055fc:	3301      	adds	r3, #1
 80055fe:	613b      	str	r3, [r7, #16]
 8005600:	693b      	ldr	r3, [r7, #16]
 8005602:	2b0f      	cmp	r3, #15
 8005604:	d9c7      	bls.n	8005596 <USB_StopHost+0x76>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800560c:	461a      	mov	r2, r3
 800560e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005612:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800561a:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 800561c:	6878      	ldr	r0, [r7, #4]
 800561e:	f7ff f8af 	bl	8004780 <USB_EnableGlobalInt>

  return HAL_OK;
 8005622:	2300      	movs	r3, #0
}
 8005624:	4618      	mov	r0, r3
 8005626:	3718      	adds	r7, #24
 8005628:	46bd      	mov	sp, r7
 800562a:	bd80      	pop	{r7, pc}

0800562c <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 800562c:	b590      	push	{r4, r7, lr}
 800562e:	b089      	sub	sp, #36	; 0x24
 8005630:	af04      	add	r7, sp, #16
 8005632:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 8005634:	2301      	movs	r3, #1
 8005636:	2202      	movs	r2, #2
 8005638:	2102      	movs	r1, #2
 800563a:	6878      	ldr	r0, [r7, #4]
 800563c:	f000 fc66 	bl	8005f0c <USBH_FindInterface>
 8005640:	4603      	mov	r3, r0
 8005642:	73fb      	strb	r3, [r7, #15]
                                 ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8005644:	7bfb      	ldrb	r3, [r7, #15]
 8005646:	2bff      	cmp	r3, #255	; 0xff
 8005648:	d002      	beq.n	8005650 <USBH_CDC_InterfaceInit+0x24>
 800564a:	7bfb      	ldrb	r3, [r7, #15]
 800564c:	2b01      	cmp	r3, #1
 800564e:	d901      	bls.n	8005654 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8005650:	2302      	movs	r3, #2
 8005652:	e13d      	b.n	80058d0 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 8005654:	7bfb      	ldrb	r3, [r7, #15]
 8005656:	4619      	mov	r1, r3
 8005658:	6878      	ldr	r0, [r7, #4]
 800565a:	f000 fc3b 	bl	8005ed4 <USBH_SelectInterface>
 800565e:	4603      	mov	r3, r0
 8005660:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 8005662:	7bbb      	ldrb	r3, [r7, #14]
 8005664:	2b00      	cmp	r3, #0
 8005666:	d001      	beq.n	800566c <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 8005668:	2302      	movs	r3, #2
 800566a:	e131      	b.n	80058d0 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 8005672:	2050      	movs	r0, #80	; 0x50
 8005674:	f002 f9d6 	bl	8007a24 <malloc>
 8005678:	4603      	mov	r3, r0
 800567a:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005682:	69db      	ldr	r3, [r3, #28]
 8005684:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 8005686:	68bb      	ldr	r3, [r7, #8]
 8005688:	2b00      	cmp	r3, #0
 800568a:	d101      	bne.n	8005690 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 800568c:	2302      	movs	r3, #2
 800568e:	e11f      	b.n	80058d0 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 8005690:	2250      	movs	r2, #80	; 0x50
 8005692:	2100      	movs	r1, #0
 8005694:	68b8      	ldr	r0, [r7, #8]
 8005696:	f002 fa81 	bl	8007b9c <memset>

  /*Collect the notification endpoint address and length*/
  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 800569a:	7bfb      	ldrb	r3, [r7, #15]
 800569c:	687a      	ldr	r2, [r7, #4]
 800569e:	211a      	movs	r1, #26
 80056a0:	fb01 f303 	mul.w	r3, r1, r3
 80056a4:	4413      	add	r3, r2
 80056a6:	f203 334e 	addw	r3, r3, #846	; 0x34e
 80056aa:	781b      	ldrb	r3, [r3, #0]
 80056ac:	b25b      	sxtb	r3, r3
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	da15      	bge.n	80056de <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80056b2:	7bfb      	ldrb	r3, [r7, #15]
 80056b4:	687a      	ldr	r2, [r7, #4]
 80056b6:	211a      	movs	r1, #26
 80056b8:	fb01 f303 	mul.w	r3, r1, r3
 80056bc:	4413      	add	r3, r2
 80056be:	f203 334e 	addw	r3, r3, #846	; 0x34e
 80056c2:	781a      	ldrb	r2, [r3, #0]
 80056c4:	68bb      	ldr	r3, [r7, #8]
 80056c6:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80056c8:	7bfb      	ldrb	r3, [r7, #15]
 80056ca:	687a      	ldr	r2, [r7, #4]
 80056cc:	211a      	movs	r1, #26
 80056ce:	fb01 f303 	mul.w	r3, r1, r3
 80056d2:	4413      	add	r3, r2
 80056d4:	f503 7354 	add.w	r3, r3, #848	; 0x350
 80056d8:	881a      	ldrh	r2, [r3, #0]
 80056da:	68bb      	ldr	r3, [r7, #8]
 80056dc:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 80056de:	68bb      	ldr	r3, [r7, #8]
 80056e0:	785b      	ldrb	r3, [r3, #1]
 80056e2:	4619      	mov	r1, r3
 80056e4:	6878      	ldr	r0, [r7, #4]
 80056e6:	f001 fe32 	bl	800734e <USBH_AllocPipe>
 80056ea:	4603      	mov	r3, r0
 80056ec:	461a      	mov	r2, r3
 80056ee:	68bb      	ldr	r3, [r7, #8]
 80056f0:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 80056f2:	68bb      	ldr	r3, [r7, #8]
 80056f4:	7819      	ldrb	r1, [r3, #0]
 80056f6:	68bb      	ldr	r3, [r7, #8]
 80056f8:	7858      	ldrb	r0, [r3, #1]
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8005706:	68ba      	ldr	r2, [r7, #8]
 8005708:	8952      	ldrh	r2, [r2, #10]
 800570a:	9202      	str	r2, [sp, #8]
 800570c:	2203      	movs	r2, #3
 800570e:	9201      	str	r2, [sp, #4]
 8005710:	9300      	str	r3, [sp, #0]
 8005712:	4623      	mov	r3, r4
 8005714:	4602      	mov	r2, r0
 8005716:	6878      	ldr	r0, [r7, #4]
 8005718:	f001 fdea 	bl	80072f0 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                CDC_Handle->CommItf.NotifEpSize);

  USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 800571c:	68bb      	ldr	r3, [r7, #8]
 800571e:	781b      	ldrb	r3, [r3, #0]
 8005720:	2200      	movs	r2, #0
 8005722:	4619      	mov	r1, r3
 8005724:	6878      	ldr	r0, [r7, #4]
 8005726:	f002 f8f9 	bl	800791c <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 800572a:	2300      	movs	r3, #0
 800572c:	2200      	movs	r2, #0
 800572e:	210a      	movs	r1, #10
 8005730:	6878      	ldr	r0, [r7, #4]
 8005732:	f000 fbeb 	bl	8005f0c <USBH_FindInterface>
 8005736:	4603      	mov	r3, r0
 8005738:	73fb      	strb	r3, [r7, #15]
                                 RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800573a:	7bfb      	ldrb	r3, [r7, #15]
 800573c:	2bff      	cmp	r3, #255	; 0xff
 800573e:	d002      	beq.n	8005746 <USBH_CDC_InterfaceInit+0x11a>
 8005740:	7bfb      	ldrb	r3, [r7, #15]
 8005742:	2b01      	cmp	r3, #1
 8005744:	d901      	bls.n	800574a <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8005746:	2302      	movs	r3, #2
 8005748:	e0c2      	b.n	80058d0 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 800574a:	7bfb      	ldrb	r3, [r7, #15]
 800574c:	687a      	ldr	r2, [r7, #4]
 800574e:	211a      	movs	r1, #26
 8005750:	fb01 f303 	mul.w	r3, r1, r3
 8005754:	4413      	add	r3, r2
 8005756:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800575a:	781b      	ldrb	r3, [r3, #0]
 800575c:	b25b      	sxtb	r3, r3
 800575e:	2b00      	cmp	r3, #0
 8005760:	da16      	bge.n	8005790 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8005762:	7bfb      	ldrb	r3, [r7, #15]
 8005764:	687a      	ldr	r2, [r7, #4]
 8005766:	211a      	movs	r1, #26
 8005768:	fb01 f303 	mul.w	r3, r1, r3
 800576c:	4413      	add	r3, r2
 800576e:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8005772:	781a      	ldrb	r2, [r3, #0]
 8005774:	68bb      	ldr	r3, [r7, #8]
 8005776:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8005778:	7bfb      	ldrb	r3, [r7, #15]
 800577a:	687a      	ldr	r2, [r7, #4]
 800577c:	211a      	movs	r1, #26
 800577e:	fb01 f303 	mul.w	r3, r1, r3
 8005782:	4413      	add	r3, r2
 8005784:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8005788:	881a      	ldrh	r2, [r3, #0]
 800578a:	68bb      	ldr	r3, [r7, #8]
 800578c:	835a      	strh	r2, [r3, #26]
 800578e:	e015      	b.n	80057bc <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8005790:	7bfb      	ldrb	r3, [r7, #15]
 8005792:	687a      	ldr	r2, [r7, #4]
 8005794:	211a      	movs	r1, #26
 8005796:	fb01 f303 	mul.w	r3, r1, r3
 800579a:	4413      	add	r3, r2
 800579c:	f203 334e 	addw	r3, r3, #846	; 0x34e
 80057a0:	781a      	ldrb	r2, [r3, #0]
 80057a2:	68bb      	ldr	r3, [r7, #8]
 80057a4:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80057a6:	7bfb      	ldrb	r3, [r7, #15]
 80057a8:	687a      	ldr	r2, [r7, #4]
 80057aa:	211a      	movs	r1, #26
 80057ac:	fb01 f303 	mul.w	r3, r1, r3
 80057b0:	4413      	add	r3, r2
 80057b2:	f503 7354 	add.w	r3, r3, #848	; 0x350
 80057b6:	881a      	ldrh	r2, [r3, #0]
 80057b8:	68bb      	ldr	r3, [r7, #8]
 80057ba:	831a      	strh	r2, [r3, #24]
  }

  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U)
 80057bc:	7bfb      	ldrb	r3, [r7, #15]
 80057be:	687a      	ldr	r2, [r7, #4]
 80057c0:	211a      	movs	r1, #26
 80057c2:	fb01 f303 	mul.w	r3, r1, r3
 80057c6:	4413      	add	r3, r2
 80057c8:	f203 3356 	addw	r3, r3, #854	; 0x356
 80057cc:	781b      	ldrb	r3, [r3, #0]
 80057ce:	b25b      	sxtb	r3, r3
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	da16      	bge.n	8005802 <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 80057d4:	7bfb      	ldrb	r3, [r7, #15]
 80057d6:	687a      	ldr	r2, [r7, #4]
 80057d8:	211a      	movs	r1, #26
 80057da:	fb01 f303 	mul.w	r3, r1, r3
 80057de:	4413      	add	r3, r2
 80057e0:	f203 3356 	addw	r3, r3, #854	; 0x356
 80057e4:	781a      	ldrb	r2, [r3, #0]
 80057e6:	68bb      	ldr	r3, [r7, #8]
 80057e8:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 80057ea:	7bfb      	ldrb	r3, [r7, #15]
 80057ec:	687a      	ldr	r2, [r7, #4]
 80057ee:	211a      	movs	r1, #26
 80057f0:	fb01 f303 	mul.w	r3, r1, r3
 80057f4:	4413      	add	r3, r2
 80057f6:	f503 7356 	add.w	r3, r3, #856	; 0x358
 80057fa:	881a      	ldrh	r2, [r3, #0]
 80057fc:	68bb      	ldr	r3, [r7, #8]
 80057fe:	835a      	strh	r2, [r3, #26]
 8005800:	e015      	b.n	800582e <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8005802:	7bfb      	ldrb	r3, [r7, #15]
 8005804:	687a      	ldr	r2, [r7, #4]
 8005806:	211a      	movs	r1, #26
 8005808:	fb01 f303 	mul.w	r3, r1, r3
 800580c:	4413      	add	r3, r2
 800580e:	f203 3356 	addw	r3, r3, #854	; 0x356
 8005812:	781a      	ldrb	r2, [r3, #0]
 8005814:	68bb      	ldr	r3, [r7, #8]
 8005816:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8005818:	7bfb      	ldrb	r3, [r7, #15]
 800581a:	687a      	ldr	r2, [r7, #4]
 800581c:	211a      	movs	r1, #26
 800581e:	fb01 f303 	mul.w	r3, r1, r3
 8005822:	4413      	add	r3, r2
 8005824:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8005828:	881a      	ldrh	r2, [r3, #0]
 800582a:	68bb      	ldr	r3, [r7, #8]
 800582c:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 800582e:	68bb      	ldr	r3, [r7, #8]
 8005830:	7b9b      	ldrb	r3, [r3, #14]
 8005832:	4619      	mov	r1, r3
 8005834:	6878      	ldr	r0, [r7, #4]
 8005836:	f001 fd8a 	bl	800734e <USBH_AllocPipe>
 800583a:	4603      	mov	r3, r0
 800583c:	461a      	mov	r2, r3
 800583e:	68bb      	ldr	r3, [r7, #8]
 8005840:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 8005842:	68bb      	ldr	r3, [r7, #8]
 8005844:	7bdb      	ldrb	r3, [r3, #15]
 8005846:	4619      	mov	r1, r3
 8005848:	6878      	ldr	r0, [r7, #4]
 800584a:	f001 fd80 	bl	800734e <USBH_AllocPipe>
 800584e:	4603      	mov	r3, r0
 8005850:	461a      	mov	r2, r3
 8005852:	68bb      	ldr	r3, [r7, #8]
 8005854:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 8005856:	68bb      	ldr	r3, [r7, #8]
 8005858:	7b59      	ldrb	r1, [r3, #13]
 800585a:	68bb      	ldr	r3, [r7, #8]
 800585c:	7b98      	ldrb	r0, [r3, #14]
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800586a:	68ba      	ldr	r2, [r7, #8]
 800586c:	8b12      	ldrh	r2, [r2, #24]
 800586e:	9202      	str	r2, [sp, #8]
 8005870:	2202      	movs	r2, #2
 8005872:	9201      	str	r2, [sp, #4]
 8005874:	9300      	str	r3, [sp, #0]
 8005876:	4623      	mov	r3, r4
 8005878:	4602      	mov	r2, r0
 800587a:	6878      	ldr	r0, [r7, #4]
 800587c:	f001 fd38 	bl	80072f0 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 8005880:	68bb      	ldr	r3, [r7, #8]
 8005882:	7b19      	ldrb	r1, [r3, #12]
 8005884:	68bb      	ldr	r3, [r7, #8]
 8005886:	7bd8      	ldrb	r0, [r3, #15]
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8005894:	68ba      	ldr	r2, [r7, #8]
 8005896:	8b52      	ldrh	r2, [r2, #26]
 8005898:	9202      	str	r2, [sp, #8]
 800589a:	2202      	movs	r2, #2
 800589c:	9201      	str	r2, [sp, #4]
 800589e:	9300      	str	r3, [sp, #0]
 80058a0:	4623      	mov	r3, r4
 80058a2:	4602      	mov	r2, r0
 80058a4:	6878      	ldr	r0, [r7, #4]
 80058a6:	f001 fd23 	bl	80072f0 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 80058aa:	68bb      	ldr	r3, [r7, #8]
 80058ac:	2200      	movs	r2, #0
 80058ae:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 80058b2:	68bb      	ldr	r3, [r7, #8]
 80058b4:	7b5b      	ldrb	r3, [r3, #13]
 80058b6:	2200      	movs	r2, #0
 80058b8:	4619      	mov	r1, r3
 80058ba:	6878      	ldr	r0, [r7, #4]
 80058bc:	f002 f82e 	bl	800791c <USBH_LL_SetToggle>
  USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 80058c0:	68bb      	ldr	r3, [r7, #8]
 80058c2:	7b1b      	ldrb	r3, [r3, #12]
 80058c4:	2200      	movs	r2, #0
 80058c6:	4619      	mov	r1, r3
 80058c8:	6878      	ldr	r0, [r7, #4]
 80058ca:	f002 f827 	bl	800791c <USBH_LL_SetToggle>

  return USBH_OK;
 80058ce:	2300      	movs	r3, #0
}
 80058d0:	4618      	mov	r0, r3
 80058d2:	3714      	adds	r7, #20
 80058d4:	46bd      	mov	sp, r7
 80058d6:	bd90      	pop	{r4, r7, pc}

080058d8 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 80058d8:	b580      	push	{r7, lr}
 80058da:	b084      	sub	sp, #16
 80058dc:	af00      	add	r7, sp, #0
 80058de:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80058e6:	69db      	ldr	r3, [r3, #28]
 80058e8:	60fb      	str	r3, [r7, #12]

  if (CDC_Handle->CommItf.NotifPipe)
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	781b      	ldrb	r3, [r3, #0]
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d00e      	beq.n	8005910 <USBH_CDC_InterfaceDeInit+0x38>
  {
    USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	781b      	ldrb	r3, [r3, #0]
 80058f6:	4619      	mov	r1, r3
 80058f8:	6878      	ldr	r0, [r7, #4]
 80058fa:	f001 fd18 	bl	800732e <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	781b      	ldrb	r3, [r3, #0]
 8005902:	4619      	mov	r1, r3
 8005904:	6878      	ldr	r0, [r7, #4]
 8005906:	f001 fd43 	bl	8007390 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	2200      	movs	r2, #0
 800590e:	701a      	strb	r2, [r3, #0]
  }

  if (CDC_Handle->DataItf.InPipe)
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	7b1b      	ldrb	r3, [r3, #12]
 8005914:	2b00      	cmp	r3, #0
 8005916:	d00e      	beq.n	8005936 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	7b1b      	ldrb	r3, [r3, #12]
 800591c:	4619      	mov	r1, r3
 800591e:	6878      	ldr	r0, [r7, #4]
 8005920:	f001 fd05 	bl	800732e <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	7b1b      	ldrb	r3, [r3, #12]
 8005928:	4619      	mov	r1, r3
 800592a:	6878      	ldr	r0, [r7, #4]
 800592c:	f001 fd30 	bl	8007390 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	2200      	movs	r2, #0
 8005934:	731a      	strb	r2, [r3, #12]
  }

  if (CDC_Handle->DataItf.OutPipe)
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	7b5b      	ldrb	r3, [r3, #13]
 800593a:	2b00      	cmp	r3, #0
 800593c:	d00e      	beq.n	800595c <USBH_CDC_InterfaceDeInit+0x84>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	7b5b      	ldrb	r3, [r3, #13]
 8005942:	4619      	mov	r1, r3
 8005944:	6878      	ldr	r0, [r7, #4]
 8005946:	f001 fcf2 	bl	800732e <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	7b5b      	ldrb	r3, [r3, #13]
 800594e:	4619      	mov	r1, r3
 8005950:	6878      	ldr	r0, [r7, #4]
 8005952:	f001 fd1d 	bl	8007390 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	2200      	movs	r2, #0
 800595a:	735a      	strb	r2, [r3, #13]
  }

  if (phost->pActiveClass->pData)
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005962:	69db      	ldr	r3, [r3, #28]
 8005964:	2b00      	cmp	r3, #0
 8005966:	d00b      	beq.n	8005980 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800596e:	69db      	ldr	r3, [r3, #28]
 8005970:	4618      	mov	r0, r3
 8005972:	f002 f85f 	bl	8007a34 <free>
    phost->pActiveClass->pData = 0U;
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800597c:	2200      	movs	r2, #0
 800597e:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8005980:	2300      	movs	r3, #0
}
 8005982:	4618      	mov	r0, r3
 8005984:	3710      	adds	r7, #16
 8005986:	46bd      	mov	sp, r7
 8005988:	bd80      	pop	{r7, pc}

0800598a <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 800598a:	b580      	push	{r7, lr}
 800598c:	b084      	sub	sp, #16
 800598e:	af00      	add	r7, sp, #0
 8005990:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005998:	69db      	ldr	r3, [r3, #28]
 800599a:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	3340      	adds	r3, #64	; 0x40
 80059a0:	4619      	mov	r1, r3
 80059a2:	6878      	ldr	r0, [r7, #4]
 80059a4:	f000 f8b1 	bl	8005b0a <GetLineCoding>
 80059a8:	4603      	mov	r3, r0
 80059aa:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 80059ac:	7afb      	ldrb	r3, [r7, #11]
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d105      	bne.n	80059be <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80059b8:	2102      	movs	r1, #2
 80059ba:	6878      	ldr	r0, [r7, #4]
 80059bc:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 80059be:	7afb      	ldrb	r3, [r7, #11]
}
 80059c0:	4618      	mov	r0, r3
 80059c2:	3710      	adds	r7, #16
 80059c4:	46bd      	mov	sp, r7
 80059c6:	bd80      	pop	{r7, pc}

080059c8 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 80059c8:	b580      	push	{r7, lr}
 80059ca:	b084      	sub	sp, #16
 80059cc:	af00      	add	r7, sp, #0
 80059ce:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 80059d0:	2301      	movs	r3, #1
 80059d2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 80059d4:	2300      	movs	r3, #0
 80059d6:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80059de:	69db      	ldr	r3, [r3, #28]
 80059e0:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 80059e2:	68bb      	ldr	r3, [r7, #8]
 80059e4:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80059e8:	2b04      	cmp	r3, #4
 80059ea:	d877      	bhi.n	8005adc <USBH_CDC_Process+0x114>
 80059ec:	a201      	add	r2, pc, #4	; (adr r2, 80059f4 <USBH_CDC_Process+0x2c>)
 80059ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059f2:	bf00      	nop
 80059f4:	08005a09 	.word	0x08005a09
 80059f8:	08005a0f 	.word	0x08005a0f
 80059fc:	08005a3f 	.word	0x08005a3f
 8005a00:	08005ab3 	.word	0x08005ab3
 8005a04:	08005ac1 	.word	0x08005ac1
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 8005a08:	2300      	movs	r3, #0
 8005a0a:	73fb      	strb	r3, [r7, #15]
      break;
 8005a0c:	e06d      	b.n	8005aea <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 8005a0e:	68bb      	ldr	r3, [r7, #8]
 8005a10:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005a12:	4619      	mov	r1, r3
 8005a14:	6878      	ldr	r0, [r7, #4]
 8005a16:	f000 f897 	bl	8005b48 <SetLineCoding>
 8005a1a:	4603      	mov	r3, r0
 8005a1c:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8005a1e:	7bbb      	ldrb	r3, [r7, #14]
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d104      	bne.n	8005a2e <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8005a24:	68bb      	ldr	r3, [r7, #8]
 8005a26:	2202      	movs	r2, #2
 8005a28:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8005a2c:	e058      	b.n	8005ae0 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 8005a2e:	7bbb      	ldrb	r3, [r7, #14]
 8005a30:	2b01      	cmp	r3, #1
 8005a32:	d055      	beq.n	8005ae0 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 8005a34:	68bb      	ldr	r3, [r7, #8]
 8005a36:	2204      	movs	r2, #4
 8005a38:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 8005a3c:	e050      	b.n	8005ae0 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 8005a3e:	68bb      	ldr	r3, [r7, #8]
 8005a40:	3340      	adds	r3, #64	; 0x40
 8005a42:	4619      	mov	r1, r3
 8005a44:	6878      	ldr	r0, [r7, #4]
 8005a46:	f000 f860 	bl	8005b0a <GetLineCoding>
 8005a4a:	4603      	mov	r3, r0
 8005a4c:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8005a4e:	7bbb      	ldrb	r3, [r7, #14]
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d126      	bne.n	8005aa2 <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 8005a54:	68bb      	ldr	r3, [r7, #8]
 8005a56:	2200      	movs	r2, #0
 8005a58:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8005a5c:	68bb      	ldr	r3, [r7, #8]
 8005a5e:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 8005a62:	68bb      	ldr	r3, [r7, #8]
 8005a64:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005a66:	791b      	ldrb	r3, [r3, #4]
 8005a68:	429a      	cmp	r2, r3
 8005a6a:	d13b      	bne.n	8005ae4 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8005a6c:	68bb      	ldr	r3, [r7, #8]
 8005a6e:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 8005a72:	68bb      	ldr	r3, [r7, #8]
 8005a74:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005a76:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8005a78:	429a      	cmp	r2, r3
 8005a7a:	d133      	bne.n	8005ae4 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8005a7c:	68bb      	ldr	r3, [r7, #8]
 8005a7e:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 8005a82:	68bb      	ldr	r3, [r7, #8]
 8005a84:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005a86:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8005a88:	429a      	cmp	r2, r3
 8005a8a:	d12b      	bne.n	8005ae4 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8005a8c:	68bb      	ldr	r3, [r7, #8]
 8005a8e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005a90:	68bb      	ldr	r3, [r7, #8]
 8005a92:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005a94:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8005a96:	429a      	cmp	r2, r3
 8005a98:	d124      	bne.n	8005ae4 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 8005a9a:	6878      	ldr	r0, [r7, #4]
 8005a9c:	f000 f958 	bl	8005d50 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8005aa0:	e020      	b.n	8005ae4 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 8005aa2:	7bbb      	ldrb	r3, [r7, #14]
 8005aa4:	2b01      	cmp	r3, #1
 8005aa6:	d01d      	beq.n	8005ae4 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 8005aa8:	68bb      	ldr	r3, [r7, #8]
 8005aaa:	2204      	movs	r2, #4
 8005aac:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 8005ab0:	e018      	b.n	8005ae4 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 8005ab2:	6878      	ldr	r0, [r7, #4]
 8005ab4:	f000 f867 	bl	8005b86 <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 8005ab8:	6878      	ldr	r0, [r7, #4]
 8005aba:	f000 f8da 	bl	8005c72 <CDC_ProcessReception>
      break;
 8005abe:	e014      	b.n	8005aea <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 8005ac0:	2100      	movs	r1, #0
 8005ac2:	6878      	ldr	r0, [r7, #4]
 8005ac4:	f000 ffe3 	bl	8006a8e <USBH_ClrFeature>
 8005ac8:	4603      	mov	r3, r0
 8005aca:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8005acc:	7bbb      	ldrb	r3, [r7, #14]
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d10a      	bne.n	8005ae8 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 8005ad2:	68bb      	ldr	r3, [r7, #8]
 8005ad4:	2200      	movs	r2, #0
 8005ad6:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      }
      break;
 8005ada:	e005      	b.n	8005ae8 <USBH_CDC_Process+0x120>

    default:
      break;
 8005adc:	bf00      	nop
 8005ade:	e004      	b.n	8005aea <USBH_CDC_Process+0x122>
      break;
 8005ae0:	bf00      	nop
 8005ae2:	e002      	b.n	8005aea <USBH_CDC_Process+0x122>
      break;
 8005ae4:	bf00      	nop
 8005ae6:	e000      	b.n	8005aea <USBH_CDC_Process+0x122>
      break;
 8005ae8:	bf00      	nop

  }

  return status;
 8005aea:	7bfb      	ldrb	r3, [r7, #15]
}
 8005aec:	4618      	mov	r0, r3
 8005aee:	3710      	adds	r7, #16
 8005af0:	46bd      	mov	sp, r7
 8005af2:	bd80      	pop	{r7, pc}

08005af4 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8005af4:	b480      	push	{r7}
 8005af6:	b083      	sub	sp, #12
 8005af8:	af00      	add	r7, sp, #0
 8005afa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8005afc:	2300      	movs	r3, #0
}
 8005afe:	4618      	mov	r0, r3
 8005b00:	370c      	adds	r7, #12
 8005b02:	46bd      	mov	sp, r7
 8005b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b08:	4770      	bx	lr

08005b0a <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 8005b0a:	b580      	push	{r7, lr}
 8005b0c:	b082      	sub	sp, #8
 8005b0e:	af00      	add	r7, sp, #0
 8005b10:	6078      	str	r0, [r7, #4]
 8005b12:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	22a1      	movs	r2, #161	; 0xa1
 8005b18:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	2221      	movs	r2, #33	; 0x21
 8005b1e:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	2200      	movs	r2, #0
 8005b24:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	2200      	movs	r2, #0
 8005b2a:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	2207      	movs	r2, #7
 8005b30:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8005b32:	683b      	ldr	r3, [r7, #0]
 8005b34:	2207      	movs	r2, #7
 8005b36:	4619      	mov	r1, r3
 8005b38:	6878      	ldr	r0, [r7, #4]
 8005b3a:	f001 f988 	bl	8006e4e <USBH_CtlReq>
 8005b3e:	4603      	mov	r3, r0
}
 8005b40:	4618      	mov	r0, r3
 8005b42:	3708      	adds	r7, #8
 8005b44:	46bd      	mov	sp, r7
 8005b46:	bd80      	pop	{r7, pc}

08005b48 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8005b48:	b580      	push	{r7, lr}
 8005b4a:	b082      	sub	sp, #8
 8005b4c:	af00      	add	r7, sp, #0
 8005b4e:	6078      	str	r0, [r7, #4]
 8005b50:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	2221      	movs	r2, #33	; 0x21
 8005b56:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	2220      	movs	r2, #32
 8005b5c:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	2200      	movs	r2, #0
 8005b62:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	2200      	movs	r2, #0
 8005b68:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	2207      	movs	r2, #7
 8005b6e:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8005b70:	683b      	ldr	r3, [r7, #0]
 8005b72:	2207      	movs	r2, #7
 8005b74:	4619      	mov	r1, r3
 8005b76:	6878      	ldr	r0, [r7, #4]
 8005b78:	f001 f969 	bl	8006e4e <USBH_CtlReq>
 8005b7c:	4603      	mov	r3, r0
}
 8005b7e:	4618      	mov	r0, r3
 8005b80:	3708      	adds	r7, #8
 8005b82:	46bd      	mov	sp, r7
 8005b84:	bd80      	pop	{r7, pc}

08005b86 <CDC_ProcessTransmission>:
* @brief  The function is responsible for sending data to the device
*  @param  pdev: Selected device
* @retval None
*/
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 8005b86:	b580      	push	{r7, lr}
 8005b88:	b086      	sub	sp, #24
 8005b8a:	af02      	add	r7, sp, #8
 8005b8c:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005b94:	69db      	ldr	r3, [r3, #28]
 8005b96:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8005b98:	2300      	movs	r3, #0
 8005b9a:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8005ba2:	2b01      	cmp	r3, #1
 8005ba4:	d002      	beq.n	8005bac <CDC_ProcessTransmission+0x26>
 8005ba6:	2b02      	cmp	r3, #2
 8005ba8:	d023      	beq.n	8005bf2 <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 8005baa:	e05e      	b.n	8005c6a <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bb0:	68fa      	ldr	r2, [r7, #12]
 8005bb2:	8b12      	ldrh	r2, [r2, #24]
 8005bb4:	4293      	cmp	r3, r2
 8005bb6:	d90b      	bls.n	8005bd0 <CDC_ProcessTransmission+0x4a>
        USBH_BulkSendData(phost,
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	69d9      	ldr	r1, [r3, #28]
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	8b1a      	ldrh	r2, [r3, #24]
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	7b5b      	ldrb	r3, [r3, #13]
 8005bc4:	2001      	movs	r0, #1
 8005bc6:	9000      	str	r0, [sp, #0]
 8005bc8:	6878      	ldr	r0, [r7, #4]
 8005bca:	f001 fb4e 	bl	800726a <USBH_BulkSendData>
 8005bce:	e00b      	b.n	8005be8 <CDC_ProcessTransmission+0x62>
        USBH_BulkSendData(phost,
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	69d9      	ldr	r1, [r3, #28]
                          (uint16_t)CDC_Handle->TxDataLength,
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        USBH_BulkSendData(phost,
 8005bd8:	b29a      	uxth	r2, r3
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	7b5b      	ldrb	r3, [r3, #13]
 8005bde:	2001      	movs	r0, #1
 8005be0:	9000      	str	r0, [sp, #0]
 8005be2:	6878      	ldr	r0, [r7, #4]
 8005be4:	f001 fb41 	bl	800726a <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	2202      	movs	r2, #2
 8005bec:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8005bf0:	e03b      	b.n	8005c6a <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	7b5b      	ldrb	r3, [r3, #13]
 8005bf6:	4619      	mov	r1, r3
 8005bf8:	6878      	ldr	r0, [r7, #4]
 8005bfa:	f001 fe65 	bl	80078c8 <USBH_LL_GetURBState>
 8005bfe:	4603      	mov	r3, r0
 8005c00:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 8005c02:	7afb      	ldrb	r3, [r7, #11]
 8005c04:	2b01      	cmp	r3, #1
 8005c06:	d128      	bne.n	8005c5a <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c0c:	68fa      	ldr	r2, [r7, #12]
 8005c0e:	8b12      	ldrh	r2, [r2, #24]
 8005c10:	4293      	cmp	r3, r2
 8005c12:	d90e      	bls.n	8005c32 <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c18:	68fa      	ldr	r2, [r7, #12]
 8005c1a:	8b12      	ldrh	r2, [r2, #24]
 8005c1c:	1a9a      	subs	r2, r3, r2
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	625a      	str	r2, [r3, #36]	; 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	69db      	ldr	r3, [r3, #28]
 8005c26:	68fa      	ldr	r2, [r7, #12]
 8005c28:	8b12      	ldrh	r2, [r2, #24]
 8005c2a:	441a      	add	r2, r3
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	61da      	str	r2, [r3, #28]
 8005c30:	e002      	b.n	8005c38 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	2200      	movs	r2, #0
 8005c36:	625a      	str	r2, [r3, #36]	; 0x24
        if (CDC_Handle->TxDataLength > 0U)
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d004      	beq.n	8005c4a <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	2201      	movs	r2, #1
 8005c44:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8005c48:	e00e      	b.n	8005c68 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	2200      	movs	r2, #0
 8005c4e:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
          USBH_CDC_TransmitCallback(phost);
 8005c52:	6878      	ldr	r0, [r7, #4]
 8005c54:	f000 f868 	bl	8005d28 <USBH_CDC_TransmitCallback>
      break;
 8005c58:	e006      	b.n	8005c68 <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 8005c5a:	7afb      	ldrb	r3, [r7, #11]
 8005c5c:	2b02      	cmp	r3, #2
 8005c5e:	d103      	bne.n	8005c68 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	2201      	movs	r2, #1
 8005c64:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8005c68:	bf00      	nop
  }
}
 8005c6a:	bf00      	nop
 8005c6c:	3710      	adds	r7, #16
 8005c6e:	46bd      	mov	sp, r7
 8005c70:	bd80      	pop	{r7, pc}

08005c72 <CDC_ProcessReception>:
*  @param  pdev: Selected device
* @retval None
*/

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 8005c72:	b580      	push	{r7, lr}
 8005c74:	b086      	sub	sp, #24
 8005c76:	af00      	add	r7, sp, #0
 8005c78:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005c80:	69db      	ldr	r3, [r3, #28]
 8005c82:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8005c84:	2300      	movs	r3, #0
 8005c86:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 8005c88:	697b      	ldr	r3, [r7, #20]
 8005c8a:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 8005c8e:	2b03      	cmp	r3, #3
 8005c90:	d002      	beq.n	8005c98 <CDC_ProcessReception+0x26>
 8005c92:	2b04      	cmp	r3, #4
 8005c94:	d00e      	beq.n	8005cb4 <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 8005c96:	e043      	b.n	8005d20 <CDC_ProcessReception+0xae>
      USBH_BulkReceiveData(phost,
 8005c98:	697b      	ldr	r3, [r7, #20]
 8005c9a:	6a19      	ldr	r1, [r3, #32]
 8005c9c:	697b      	ldr	r3, [r7, #20]
 8005c9e:	8b5a      	ldrh	r2, [r3, #26]
 8005ca0:	697b      	ldr	r3, [r7, #20]
 8005ca2:	7b1b      	ldrb	r3, [r3, #12]
 8005ca4:	6878      	ldr	r0, [r7, #4]
 8005ca6:	f001 fb05 	bl	80072b4 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 8005caa:	697b      	ldr	r3, [r7, #20]
 8005cac:	2204      	movs	r2, #4
 8005cae:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 8005cb2:	e035      	b.n	8005d20 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8005cb4:	697b      	ldr	r3, [r7, #20]
 8005cb6:	7b1b      	ldrb	r3, [r3, #12]
 8005cb8:	4619      	mov	r1, r3
 8005cba:	6878      	ldr	r0, [r7, #4]
 8005cbc:	f001 fe04 	bl	80078c8 <USBH_LL_GetURBState>
 8005cc0:	4603      	mov	r3, r0
 8005cc2:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 8005cc4:	7cfb      	ldrb	r3, [r7, #19]
 8005cc6:	2b01      	cmp	r3, #1
 8005cc8:	d129      	bne.n	8005d1e <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 8005cca:	697b      	ldr	r3, [r7, #20]
 8005ccc:	7b1b      	ldrb	r3, [r3, #12]
 8005cce:	4619      	mov	r1, r3
 8005cd0:	6878      	ldr	r0, [r7, #4]
 8005cd2:	f001 fd67 	bl	80077a4 <USBH_LL_GetLastXferSize>
 8005cd6:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 8005cd8:	697b      	ldr	r3, [r7, #20]
 8005cda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cdc:	68fa      	ldr	r2, [r7, #12]
 8005cde:	429a      	cmp	r2, r3
 8005ce0:	d016      	beq.n	8005d10 <CDC_ProcessReception+0x9e>
 8005ce2:	697b      	ldr	r3, [r7, #20]
 8005ce4:	8b5b      	ldrh	r3, [r3, #26]
 8005ce6:	461a      	mov	r2, r3
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	4293      	cmp	r3, r2
 8005cec:	d910      	bls.n	8005d10 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length ;
 8005cee:	697b      	ldr	r3, [r7, #20]
 8005cf0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	1ad2      	subs	r2, r2, r3
 8005cf6:	697b      	ldr	r3, [r7, #20]
 8005cf8:	629a      	str	r2, [r3, #40]	; 0x28
          CDC_Handle->pRxData += length;
 8005cfa:	697b      	ldr	r3, [r7, #20]
 8005cfc:	6a1a      	ldr	r2, [r3, #32]
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	441a      	add	r2, r3
 8005d02:	697b      	ldr	r3, [r7, #20]
 8005d04:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 8005d06:	697b      	ldr	r3, [r7, #20]
 8005d08:	2203      	movs	r2, #3
 8005d0a:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 8005d0e:	e006      	b.n	8005d1e <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 8005d10:	697b      	ldr	r3, [r7, #20]
 8005d12:	2200      	movs	r2, #0
 8005d14:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
          USBH_CDC_ReceiveCallback(phost);
 8005d18:	6878      	ldr	r0, [r7, #4]
 8005d1a:	f000 f80f 	bl	8005d3c <USBH_CDC_ReceiveCallback>
      break;
 8005d1e:	bf00      	nop
  }
}
 8005d20:	bf00      	nop
 8005d22:	3718      	adds	r7, #24
 8005d24:	46bd      	mov	sp, r7
 8005d26:	bd80      	pop	{r7, pc}

08005d28 <USBH_CDC_TransmitCallback>:
* @brief  The function informs user that data have been received
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8005d28:	b480      	push	{r7}
 8005d2a:	b083      	sub	sp, #12
 8005d2c:	af00      	add	r7, sp, #0
 8005d2e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8005d30:	bf00      	nop
 8005d32:	370c      	adds	r7, #12
 8005d34:	46bd      	mov	sp, r7
 8005d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d3a:	4770      	bx	lr

08005d3c <USBH_CDC_ReceiveCallback>:
* @brief  The function informs user that data have been sent
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8005d3c:	b480      	push	{r7}
 8005d3e:	b083      	sub	sp, #12
 8005d40:	af00      	add	r7, sp, #0
 8005d42:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8005d44:	bf00      	nop
 8005d46:	370c      	adds	r7, #12
 8005d48:	46bd      	mov	sp, r7
 8005d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d4e:	4770      	bx	lr

08005d50 <USBH_CDC_LineCodingChanged>:
* @brief  The function informs user that Settings have been changed
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8005d50:	b480      	push	{r7}
 8005d52:	b083      	sub	sp, #12
 8005d54:	af00      	add	r7, sp, #0
 8005d56:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8005d58:	bf00      	nop
 8005d5a:	370c      	adds	r7, #12
 8005d5c:	46bd      	mov	sp, r7
 8005d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d62:	4770      	bx	lr

08005d64 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                              uint8_t id), uint8_t id)
{
 8005d64:	b580      	push	{r7, lr}
 8005d66:	b084      	sub	sp, #16
 8005d68:	af00      	add	r7, sp, #0
 8005d6a:	60f8      	str	r0, [r7, #12]
 8005d6c:	60b9      	str	r1, [r7, #8]
 8005d6e:	4613      	mov	r3, r2
 8005d70:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d101      	bne.n	8005d7c <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8005d78:	2302      	movs	r3, #2
 8005d7a:	e029      	b.n	8005dd0 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	79fa      	ldrb	r2, [r7, #7]
 8005d80:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	2200      	movs	r2, #0
 8005d88:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	2200      	movs	r2, #0
 8005d90:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  DeInitStateMachine(phost);
 8005d94:	68f8      	ldr	r0, [r7, #12]
 8005d96:	f000 f81f 	bl	8005dd8 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	2200      	movs	r2, #0
 8005d9e:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	2200      	movs	r2, #0
 8005da6:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	2200      	movs	r2, #0
 8005dae:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	2200      	movs	r2, #0
 8005db6:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8005dba:	68bb      	ldr	r3, [r7, #8]
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d003      	beq.n	8005dc8 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	68ba      	ldr	r2, [r7, #8]
 8005dc4:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  USBH_LL_Init(phost);
 8005dc8:	68f8      	ldr	r0, [r7, #12]
 8005dca:	f001 fc37 	bl	800763c <USBH_LL_Init>

  return USBH_OK;
 8005dce:	2300      	movs	r3, #0
}
 8005dd0:	4618      	mov	r0, r3
 8005dd2:	3710      	adds	r7, #16
 8005dd4:	46bd      	mov	sp, r7
 8005dd6:	bd80      	pop	{r7, pc}

08005dd8 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8005dd8:	b480      	push	{r7}
 8005dda:	b085      	sub	sp, #20
 8005ddc:	af00      	add	r7, sp, #0
 8005dde:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 8005de0:	2300      	movs	r3, #0
 8005de2:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8005de4:	2300      	movs	r3, #0
 8005de6:	60fb      	str	r3, [r7, #12]
 8005de8:	e009      	b.n	8005dfe <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 8005dea:	687a      	ldr	r2, [r7, #4]
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	33e0      	adds	r3, #224	; 0xe0
 8005df0:	009b      	lsls	r3, r3, #2
 8005df2:	4413      	add	r3, r2
 8005df4:	2200      	movs	r2, #0
 8005df6:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	3301      	adds	r3, #1
 8005dfc:	60fb      	str	r3, [r7, #12]
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	2b0e      	cmp	r3, #14
 8005e02:	d9f2      	bls.n	8005dea <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8005e04:	2300      	movs	r3, #0
 8005e06:	60fb      	str	r3, [r7, #12]
 8005e08:	e009      	b.n	8005e1e <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 8005e0a:	687a      	ldr	r2, [r7, #4]
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	4413      	add	r3, r2
 8005e10:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8005e14:	2200      	movs	r2, #0
 8005e16:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	3301      	adds	r3, #1
 8005e1c:	60fb      	str	r3, [r7, #12]
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005e24:	d3f1      	bcc.n	8005e0a <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	2200      	movs	r2, #0
 8005e2a:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	2200      	movs	r2, #0
 8005e30:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	2201      	movs	r2, #1
 8005e36:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	2200      	movs	r2, #0
 8005e3c:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	2201      	movs	r2, #1
 8005e44:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	2240      	movs	r2, #64	; 0x40
 8005e4a:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	2200      	movs	r2, #0
 8005e50:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	2200      	movs	r2, #0
 8005e56:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = USBH_SPEED_FULL;
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	2201      	movs	r2, #1
 8005e5e:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	2200      	movs	r2, #0
 8005e66:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	2200      	movs	r2, #0
 8005e6e:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 8005e72:	2300      	movs	r3, #0
}
 8005e74:	4618      	mov	r0, r3
 8005e76:	3714      	adds	r7, #20
 8005e78:	46bd      	mov	sp, r7
 8005e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e7e:	4770      	bx	lr

08005e80 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8005e80:	b480      	push	{r7}
 8005e82:	b085      	sub	sp, #20
 8005e84:	af00      	add	r7, sp, #0
 8005e86:	6078      	str	r0, [r7, #4]
 8005e88:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8005e8a:	2300      	movs	r3, #0
 8005e8c:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8005e8e:	683b      	ldr	r3, [r7, #0]
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d016      	beq.n	8005ec2 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d10e      	bne.n	8005ebc <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8005ea4:	1c59      	adds	r1, r3, #1
 8005ea6:	687a      	ldr	r2, [r7, #4]
 8005ea8:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 8005eac:	687a      	ldr	r2, [r7, #4]
 8005eae:	33de      	adds	r3, #222	; 0xde
 8005eb0:	6839      	ldr	r1, [r7, #0]
 8005eb2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8005eb6:	2300      	movs	r3, #0
 8005eb8:	73fb      	strb	r3, [r7, #15]
 8005eba:	e004      	b.n	8005ec6 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8005ebc:	2302      	movs	r3, #2
 8005ebe:	73fb      	strb	r3, [r7, #15]
 8005ec0:	e001      	b.n	8005ec6 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8005ec2:	2302      	movs	r3, #2
 8005ec4:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8005ec6:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ec8:	4618      	mov	r0, r3
 8005eca:	3714      	adds	r7, #20
 8005ecc:	46bd      	mov	sp, r7
 8005ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed2:	4770      	bx	lr

08005ed4 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8005ed4:	b480      	push	{r7}
 8005ed6:	b085      	sub	sp, #20
 8005ed8:	af00      	add	r7, sp, #0
 8005eda:	6078      	str	r0, [r7, #4]
 8005edc:	460b      	mov	r3, r1
 8005ede:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8005ee0:	2300      	movs	r3, #0
 8005ee2:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 8005eea:	78fa      	ldrb	r2, [r7, #3]
 8005eec:	429a      	cmp	r2, r3
 8005eee:	d204      	bcs.n	8005efa <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	78fa      	ldrb	r2, [r7, #3]
 8005ef4:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
 8005ef8:	e001      	b.n	8005efe <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8005efa:	2302      	movs	r3, #2
 8005efc:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8005efe:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f00:	4618      	mov	r0, r3
 8005f02:	3714      	adds	r7, #20
 8005f04:	46bd      	mov	sp, r7
 8005f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f0a:	4770      	bx	lr

08005f0c <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8005f0c:	b480      	push	{r7}
 8005f0e:	b087      	sub	sp, #28
 8005f10:	af00      	add	r7, sp, #0
 8005f12:	6078      	str	r0, [r7, #4]
 8005f14:	4608      	mov	r0, r1
 8005f16:	4611      	mov	r1, r2
 8005f18:	461a      	mov	r2, r3
 8005f1a:	4603      	mov	r3, r0
 8005f1c:	70fb      	strb	r3, [r7, #3]
 8005f1e:	460b      	mov	r3, r1
 8005f20:	70bb      	strb	r3, [r7, #2]
 8005f22:	4613      	mov	r3, r2
 8005f24:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8005f26:	2300      	movs	r3, #0
 8005f28:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)0;
 8005f2a:	2300      	movs	r3, #0
 8005f2c:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	f503 734e 	add.w	r3, r3, #824	; 0x338
 8005f34:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8005f36:	e025      	b.n	8005f84 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8005f38:	7dfb      	ldrb	r3, [r7, #23]
 8005f3a:	221a      	movs	r2, #26
 8005f3c:	fb02 f303 	mul.w	r3, r2, r3
 8005f40:	3308      	adds	r3, #8
 8005f42:	68fa      	ldr	r2, [r7, #12]
 8005f44:	4413      	add	r3, r2
 8005f46:	3302      	adds	r3, #2
 8005f48:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8005f4a:	693b      	ldr	r3, [r7, #16]
 8005f4c:	795b      	ldrb	r3, [r3, #5]
 8005f4e:	78fa      	ldrb	r2, [r7, #3]
 8005f50:	429a      	cmp	r2, r3
 8005f52:	d002      	beq.n	8005f5a <USBH_FindInterface+0x4e>
 8005f54:	78fb      	ldrb	r3, [r7, #3]
 8005f56:	2bff      	cmp	r3, #255	; 0xff
 8005f58:	d111      	bne.n	8005f7e <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8005f5a:	693b      	ldr	r3, [r7, #16]
 8005f5c:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8005f5e:	78ba      	ldrb	r2, [r7, #2]
 8005f60:	429a      	cmp	r2, r3
 8005f62:	d002      	beq.n	8005f6a <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8005f64:	78bb      	ldrb	r3, [r7, #2]
 8005f66:	2bff      	cmp	r3, #255	; 0xff
 8005f68:	d109      	bne.n	8005f7e <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8005f6a:	693b      	ldr	r3, [r7, #16]
 8005f6c:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8005f6e:	787a      	ldrb	r2, [r7, #1]
 8005f70:	429a      	cmp	r2, r3
 8005f72:	d002      	beq.n	8005f7a <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8005f74:	787b      	ldrb	r3, [r7, #1]
 8005f76:	2bff      	cmp	r3, #255	; 0xff
 8005f78:	d101      	bne.n	8005f7e <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8005f7a:	7dfb      	ldrb	r3, [r7, #23]
 8005f7c:	e006      	b.n	8005f8c <USBH_FindInterface+0x80>
    }
    if_ix++;
 8005f7e:	7dfb      	ldrb	r3, [r7, #23]
 8005f80:	3301      	adds	r3, #1
 8005f82:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8005f84:	7dfb      	ldrb	r3, [r7, #23]
 8005f86:	2b01      	cmp	r3, #1
 8005f88:	d9d6      	bls.n	8005f38 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8005f8a:	23ff      	movs	r3, #255	; 0xff
}
 8005f8c:	4618      	mov	r0, r3
 8005f8e:	371c      	adds	r7, #28
 8005f90:	46bd      	mov	sp, r7
 8005f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f96:	4770      	bx	lr

08005f98 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 8005f98:	b580      	push	{r7, lr}
 8005f9a:	b082      	sub	sp, #8
 8005f9c:	af00      	add	r7, sp, #0
 8005f9e:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 8005fa0:	6878      	ldr	r0, [r7, #4]
 8005fa2:	f001 fb87 	bl	80076b4 <USBH_LL_Start>

  /* Activate VBUS on the port */
  USBH_LL_DriverVBUS(phost, TRUE);
 8005fa6:	2101      	movs	r1, #1
 8005fa8:	6878      	ldr	r0, [r7, #4]
 8005faa:	f001 fca0 	bl	80078ee <USBH_LL_DriverVBUS>

  return USBH_OK;
 8005fae:	2300      	movs	r3, #0
}
 8005fb0:	4618      	mov	r0, r3
 8005fb2:	3708      	adds	r7, #8
 8005fb4:	46bd      	mov	sp, r7
 8005fb6:	bd80      	pop	{r7, pc}

08005fb8 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 8005fb8:	b580      	push	{r7, lr}
 8005fba:	b088      	sub	sp, #32
 8005fbc:	af04      	add	r7, sp, #16
 8005fbe:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8005fc0:	2302      	movs	r3, #2
 8005fc2:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8005fc4:	2300      	movs	r3, #0
 8005fc6:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 8005fce:	b2db      	uxtb	r3, r3
 8005fd0:	2b01      	cmp	r3, #1
 8005fd2:	d102      	bne.n	8005fda <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	2203      	movs	r2, #3
 8005fd8:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	781b      	ldrb	r3, [r3, #0]
 8005fde:	b2db      	uxtb	r3, r3
 8005fe0:	2b0b      	cmp	r3, #11
 8005fe2:	f200 81b3 	bhi.w	800634c <USBH_Process+0x394>
 8005fe6:	a201      	add	r2, pc, #4	; (adr r2, 8005fec <USBH_Process+0x34>)
 8005fe8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005fec:	0800601d 	.word	0x0800601d
 8005ff0:	0800604f 	.word	0x0800604f
 8005ff4:	080060b7 	.word	0x080060b7
 8005ff8:	080062e7 	.word	0x080062e7
 8005ffc:	0800634d 	.word	0x0800634d
 8006000:	0800615b 	.word	0x0800615b
 8006004:	0800628d 	.word	0x0800628d
 8006008:	08006191 	.word	0x08006191
 800600c:	080061b1 	.word	0x080061b1
 8006010:	080061d1 	.word	0x080061d1
 8006014:	080061ff 	.word	0x080061ff
 8006018:	080062cf 	.word	0x080062cf
  {
    case HOST_IDLE :

      if (phost->device.is_connected)
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 8006022:	b2db      	uxtb	r3, r3
 8006024:	2b00      	cmp	r3, #0
 8006026:	f000 8193 	beq.w	8006350 <USBH_Process+0x398>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	2201      	movs	r2, #1
 800602e:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8006030:	20c8      	movs	r0, #200	; 0xc8
 8006032:	f001 fca3 	bl	800797c <USBH_Delay>
        USBH_LL_ResetPort(phost);
 8006036:	6878      	ldr	r0, [r7, #4]
 8006038:	f001 fb99 	bl	800776e <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	2200      	movs	r2, #0
 8006040:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	2200      	movs	r2, #0
 8006048:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800604c:	e180      	b.n	8006350 <USBH_Process+0x398>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 8006054:	2b01      	cmp	r3, #1
 8006056:	d107      	bne.n	8006068 <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	2200      	movs	r2, #0
 800605c:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	2202      	movs	r2, #2
 8006064:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8006066:	e182      	b.n	800636e <USBH_Process+0x3b6>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800606e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006072:	d914      	bls.n	800609e <USBH_Process+0xe6>
          phost->device.RstCnt++;
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800607a:	3301      	adds	r3, #1
 800607c:	b2da      	uxtb	r2, r3
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800608a:	2b03      	cmp	r3, #3
 800608c:	d903      	bls.n	8006096 <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	220d      	movs	r2, #13
 8006092:	701a      	strb	r2, [r3, #0]
      break;
 8006094:	e16b      	b.n	800636e <USBH_Process+0x3b6>
            phost->gState = HOST_IDLE;
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	2200      	movs	r2, #0
 800609a:	701a      	strb	r2, [r3, #0]
      break;
 800609c:	e167      	b.n	800636e <USBH_Process+0x3b6>
          phost->Timeout += 10U;
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 80060a4:	f103 020a 	add.w	r2, r3, #10
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 80060ae:	200a      	movs	r0, #10
 80060b0:	f001 fc64 	bl	800797c <USBH_Delay>
      break;
 80060b4:	e15b      	b.n	800636e <USBH_Process+0x3b6>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d005      	beq.n	80060cc <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80060c6:	2104      	movs	r1, #4
 80060c8:	6878      	ldr	r0, [r7, #4]
 80060ca:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 80060cc:	2064      	movs	r0, #100	; 0x64
 80060ce:	f001 fc55 	bl	800797c <USBH_Delay>

      phost->device.speed = USBH_LL_GetSpeed(phost);
 80060d2:	6878      	ldr	r0, [r7, #4]
 80060d4:	f001 fb24 	bl	8007720 <USBH_LL_GetSpeed>
 80060d8:	4603      	mov	r3, r0
 80060da:	461a      	mov	r2, r3
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	2205      	movs	r2, #5
 80060e6:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 80060e8:	2100      	movs	r1, #0
 80060ea:	6878      	ldr	r0, [r7, #4]
 80060ec:	f001 f92f 	bl	800734e <USBH_AllocPipe>
 80060f0:	4603      	mov	r3, r0
 80060f2:	461a      	mov	r2, r3
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 80060f8:	2180      	movs	r1, #128	; 0x80
 80060fa:	6878      	ldr	r0, [r7, #4]
 80060fc:	f001 f927 	bl	800734e <USBH_AllocPipe>
 8006100:	4603      	mov	r3, r0
 8006102:	461a      	mov	r2, r3
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	7919      	ldrb	r1, [r3, #4]
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8006118:	687a      	ldr	r2, [r7, #4]
 800611a:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800611c:	b292      	uxth	r2, r2
 800611e:	9202      	str	r2, [sp, #8]
 8006120:	2200      	movs	r2, #0
 8006122:	9201      	str	r2, [sp, #4]
 8006124:	9300      	str	r3, [sp, #0]
 8006126:	4603      	mov	r3, r0
 8006128:	2280      	movs	r2, #128	; 0x80
 800612a:	6878      	ldr	r0, [r7, #4]
 800612c:	f001 f8e0 	bl	80072f0 <USBH_OpenPipe>

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	7959      	ldrb	r1, [r3, #5]
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8006140:	687a      	ldr	r2, [r7, #4]
 8006142:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8006144:	b292      	uxth	r2, r2
 8006146:	9202      	str	r2, [sp, #8]
 8006148:	2200      	movs	r2, #0
 800614a:	9201      	str	r2, [sp, #4]
 800614c:	9300      	str	r3, [sp, #0]
 800614e:	4603      	mov	r3, r0
 8006150:	2200      	movs	r2, #0
 8006152:	6878      	ldr	r0, [r7, #4]
 8006154:	f001 f8cc 	bl	80072f0 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8006158:	e109      	b.n	800636e <USBH_Process+0x3b6>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 800615a:	6878      	ldr	r0, [r7, #4]
 800615c:	f000 f90c 	bl	8006378 <USBH_HandleEnum>
 8006160:	4603      	mov	r3, r0
 8006162:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8006164:	7bbb      	ldrb	r3, [r7, #14]
 8006166:	b2db      	uxtb	r3, r3
 8006168:	2b00      	cmp	r3, #0
 800616a:	f040 80f3 	bne.w	8006354 <USBH_Process+0x39c>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	2200      	movs	r2, #0
 8006172:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 800617c:	2b01      	cmp	r3, #1
 800617e:	d103      	bne.n	8006188 <USBH_Process+0x1d0>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	2208      	movs	r2, #8
 8006184:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 8006186:	e0e5      	b.n	8006354 <USBH_Process+0x39c>
          phost->gState = HOST_INPUT;
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	2207      	movs	r2, #7
 800618c:	701a      	strb	r2, [r3, #0]
      break;
 800618e:	e0e1      	b.n	8006354 <USBH_Process+0x39c>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006196:	2b00      	cmp	r3, #0
 8006198:	f000 80de 	beq.w	8006358 <USBH_Process+0x3a0>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80061a2:	2101      	movs	r1, #1
 80061a4:	6878      	ldr	r0, [r7, #4]
 80061a6:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	2208      	movs	r2, #8
 80061ac:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 80061ae:	e0d3      	b.n	8006358 <USBH_Process+0x3a0>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 80061b6:	b29b      	uxth	r3, r3
 80061b8:	4619      	mov	r1, r3
 80061ba:	6878      	ldr	r0, [r7, #4]
 80061bc:	f000 fc20 	bl	8006a00 <USBH_SetCfg>
 80061c0:	4603      	mov	r3, r0
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	f040 80ca 	bne.w	800635c <USBH_Process+0x3a4>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	2209      	movs	r2, #9
 80061cc:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 80061ce:	e0c5      	b.n	800635c <USBH_Process+0x3a4>

    case  HOST_SET_WAKEUP_FEATURE:

      if ((phost->device.CfgDesc.bmAttributes) & (1U << 5))
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 80061d6:	f003 0320 	and.w	r3, r3, #32
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d00b      	beq.n	80061f6 <USBH_Process+0x23e>
      {
        if (USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP) == USBH_OK)
 80061de:	2101      	movs	r1, #1
 80061e0:	6878      	ldr	r0, [r7, #4]
 80061e2:	f000 fc30 	bl	8006a46 <USBH_SetFeature>
 80061e6:	4603      	mov	r3, r0
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	f040 80b9 	bne.w	8006360 <USBH_Process+0x3a8>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	220a      	movs	r2, #10
 80061f2:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 80061f4:	e0b4      	b.n	8006360 <USBH_Process+0x3a8>
        phost->gState = HOST_CHECK_CLASS;
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	220a      	movs	r2, #10
 80061fa:	701a      	strb	r2, [r3, #0]
      break;
 80061fc:	e0b0      	b.n	8006360 <USBH_Process+0x3a8>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8006204:	2b00      	cmp	r3, #0
 8006206:	f000 80ad 	beq.w	8006364 <USBH_Process+0x3ac>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	2200      	movs	r2, #0
 800620e:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8006212:	2300      	movs	r3, #0
 8006214:	73fb      	strb	r3, [r7, #15]
 8006216:	e016      	b.n	8006246 <USBH_Process+0x28e>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8006218:	7bfa      	ldrb	r2, [r7, #15]
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	32de      	adds	r2, #222	; 0xde
 800621e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006222:	791a      	ldrb	r2, [r3, #4]
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 800622a:	429a      	cmp	r2, r3
 800622c:	d108      	bne.n	8006240 <USBH_Process+0x288>
          {
            phost->pActiveClass = phost->pClass[idx];
 800622e:	7bfa      	ldrb	r2, [r7, #15]
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	32de      	adds	r2, #222	; 0xde
 8006234:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 800623e:	e005      	b.n	800624c <USBH_Process+0x294>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8006240:	7bfb      	ldrb	r3, [r7, #15]
 8006242:	3301      	adds	r3, #1
 8006244:	73fb      	strb	r3, [r7, #15]
 8006246:	7bfb      	ldrb	r3, [r7, #15]
 8006248:	2b00      	cmp	r3, #0
 800624a:	d0e5      	beq.n	8006218 <USBH_Process+0x260>
          }
        }

        if (phost->pActiveClass != NULL)
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006252:	2b00      	cmp	r3, #0
 8006254:	d016      	beq.n	8006284 <USBH_Process+0x2cc>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800625c:	689b      	ldr	r3, [r3, #8]
 800625e:	6878      	ldr	r0, [r7, #4]
 8006260:	4798      	blx	r3
 8006262:	4603      	mov	r3, r0
 8006264:	2b00      	cmp	r3, #0
 8006266:	d109      	bne.n	800627c <USBH_Process+0x2c4>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	2206      	movs	r2, #6
 800626c:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006274:	2103      	movs	r1, #3
 8006276:	6878      	ldr	r0, [r7, #4]
 8006278:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800627a:	e073      	b.n	8006364 <USBH_Process+0x3ac>
            phost->gState = HOST_ABORT_STATE;
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	220d      	movs	r2, #13
 8006280:	701a      	strb	r2, [r3, #0]
      break;
 8006282:	e06f      	b.n	8006364 <USBH_Process+0x3ac>
          phost->gState = HOST_ABORT_STATE;
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	220d      	movs	r2, #13
 8006288:	701a      	strb	r2, [r3, #0]
      break;
 800628a:	e06b      	b.n	8006364 <USBH_Process+0x3ac>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006292:	2b00      	cmp	r3, #0
 8006294:	d017      	beq.n	80062c6 <USBH_Process+0x30e>
      {
        status = phost->pActiveClass->Requests(phost);
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800629c:	691b      	ldr	r3, [r3, #16]
 800629e:	6878      	ldr	r0, [r7, #4]
 80062a0:	4798      	blx	r3
 80062a2:	4603      	mov	r3, r0
 80062a4:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 80062a6:	7bbb      	ldrb	r3, [r7, #14]
 80062a8:	b2db      	uxtb	r3, r3
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d103      	bne.n	80062b6 <USBH_Process+0x2fe>
        {
          phost->gState = HOST_CLASS;
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	220b      	movs	r2, #11
 80062b2:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 80062b4:	e058      	b.n	8006368 <USBH_Process+0x3b0>
        else if (status == USBH_FAIL)
 80062b6:	7bbb      	ldrb	r3, [r7, #14]
 80062b8:	b2db      	uxtb	r3, r3
 80062ba:	2b02      	cmp	r3, #2
 80062bc:	d154      	bne.n	8006368 <USBH_Process+0x3b0>
          phost->gState = HOST_ABORT_STATE;
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	220d      	movs	r2, #13
 80062c2:	701a      	strb	r2, [r3, #0]
      break;
 80062c4:	e050      	b.n	8006368 <USBH_Process+0x3b0>
        phost->gState = HOST_ABORT_STATE;
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	220d      	movs	r2, #13
 80062ca:	701a      	strb	r2, [r3, #0]
      break;
 80062cc:	e04c      	b.n	8006368 <USBH_Process+0x3b0>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d049      	beq.n	800636c <USBH_Process+0x3b4>
      {
        phost->pActiveClass->BgndProcess(phost);
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80062de:	695b      	ldr	r3, [r3, #20]
 80062e0:	6878      	ldr	r0, [r7, #4]
 80062e2:	4798      	blx	r3
      }
      break;
 80062e4:	e042      	b.n	800636c <USBH_Process+0x3b4>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	2200      	movs	r2, #0
 80062ea:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      DeInitStateMachine(phost);
 80062ee:	6878      	ldr	r0, [r7, #4]
 80062f0:	f7ff fd72 	bl	8005dd8 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d009      	beq.n	8006312 <USBH_Process+0x35a>
      {
        phost->pActiveClass->DeInit(phost);
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006304:	68db      	ldr	r3, [r3, #12]
 8006306:	6878      	ldr	r0, [r7, #4]
 8006308:	4798      	blx	r3
        phost->pActiveClass = NULL;
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	2200      	movs	r2, #0
 800630e:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006318:	2b00      	cmp	r3, #0
 800631a:	d005      	beq.n	8006328 <USBH_Process+0x370>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006322:	2105      	movs	r1, #5
 8006324:	6878      	ldr	r0, [r7, #4]
 8006326:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 800632e:	b2db      	uxtb	r3, r3
 8006330:	2b01      	cmp	r3, #1
 8006332:	d107      	bne.n	8006344 <USBH_Process+0x38c>
      {
        phost->device.is_ReEnumerated = 0U;
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	2200      	movs	r2, #0
 8006338:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        USBH_Start(phost);
 800633c:	6878      	ldr	r0, [r7, #4]
 800633e:	f7ff fe2b 	bl	8005f98 <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8006342:	e014      	b.n	800636e <USBH_Process+0x3b6>
        USBH_LL_Start(phost);
 8006344:	6878      	ldr	r0, [r7, #4]
 8006346:	f001 f9b5 	bl	80076b4 <USBH_LL_Start>
      break;
 800634a:	e010      	b.n	800636e <USBH_Process+0x3b6>

    case HOST_ABORT_STATE:
    default :
      break;
 800634c:	bf00      	nop
 800634e:	e00e      	b.n	800636e <USBH_Process+0x3b6>
      break;
 8006350:	bf00      	nop
 8006352:	e00c      	b.n	800636e <USBH_Process+0x3b6>
      break;
 8006354:	bf00      	nop
 8006356:	e00a      	b.n	800636e <USBH_Process+0x3b6>
    break;
 8006358:	bf00      	nop
 800635a:	e008      	b.n	800636e <USBH_Process+0x3b6>
      break;
 800635c:	bf00      	nop
 800635e:	e006      	b.n	800636e <USBH_Process+0x3b6>
      break;
 8006360:	bf00      	nop
 8006362:	e004      	b.n	800636e <USBH_Process+0x3b6>
      break;
 8006364:	bf00      	nop
 8006366:	e002      	b.n	800636e <USBH_Process+0x3b6>
      break;
 8006368:	bf00      	nop
 800636a:	e000      	b.n	800636e <USBH_Process+0x3b6>
      break;
 800636c:	bf00      	nop
  }
  return USBH_OK;
 800636e:	2300      	movs	r3, #0
}
 8006370:	4618      	mov	r0, r3
 8006372:	3710      	adds	r7, #16
 8006374:	46bd      	mov	sp, r7
 8006376:	bd80      	pop	{r7, pc}

08006378 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8006378:	b580      	push	{r7, lr}
 800637a:	b088      	sub	sp, #32
 800637c:	af04      	add	r7, sp, #16
 800637e:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8006380:	2301      	movs	r3, #1
 8006382:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8006384:	2301      	movs	r3, #1
 8006386:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	785b      	ldrb	r3, [r3, #1]
 800638c:	2b07      	cmp	r3, #7
 800638e:	f200 81c1 	bhi.w	8006714 <USBH_HandleEnum+0x39c>
 8006392:	a201      	add	r2, pc, #4	; (adr r2, 8006398 <USBH_HandleEnum+0x20>)
 8006394:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006398:	080063b9 	.word	0x080063b9
 800639c:	08006477 	.word	0x08006477
 80063a0:	080064e1 	.word	0x080064e1
 80063a4:	0800656f 	.word	0x0800656f
 80063a8:	080065d9 	.word	0x080065d9
 80063ac:	08006649 	.word	0x08006649
 80063b0:	0800668f 	.word	0x0800668f
 80063b4:	080066d5 	.word	0x080066d5
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 80063b8:	2108      	movs	r1, #8
 80063ba:	6878      	ldr	r0, [r7, #4]
 80063bc:	f000 fa50 	bl	8006860 <USBH_Get_DevDesc>
 80063c0:	4603      	mov	r3, r0
 80063c2:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80063c4:	7bbb      	ldrb	r3, [r7, #14]
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d130      	bne.n	800642c <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	2201      	movs	r2, #1
 80063d8:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	7919      	ldrb	r1, [r3, #4]
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 80063ea:	687a      	ldr	r2, [r7, #4]
 80063ec:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80063ee:	b292      	uxth	r2, r2
 80063f0:	9202      	str	r2, [sp, #8]
 80063f2:	2200      	movs	r2, #0
 80063f4:	9201      	str	r2, [sp, #4]
 80063f6:	9300      	str	r3, [sp, #0]
 80063f8:	4603      	mov	r3, r0
 80063fa:	2280      	movs	r2, #128	; 0x80
 80063fc:	6878      	ldr	r0, [r7, #4]
 80063fe:	f000 ff77 	bl	80072f0 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	7959      	ldrb	r1, [r3, #5]
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 8006412:	687a      	ldr	r2, [r7, #4]
 8006414:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8006416:	b292      	uxth	r2, r2
 8006418:	9202      	str	r2, [sp, #8]
 800641a:	2200      	movs	r2, #0
 800641c:	9201      	str	r2, [sp, #4]
 800641e:	9300      	str	r3, [sp, #0]
 8006420:	4603      	mov	r3, r0
 8006422:	2200      	movs	r2, #0
 8006424:	6878      	ldr	r0, [r7, #4]
 8006426:	f000 ff63 	bl	80072f0 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800642a:	e175      	b.n	8006718 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800642c:	7bbb      	ldrb	r3, [r7, #14]
 800642e:	2b03      	cmp	r3, #3
 8006430:	f040 8172 	bne.w	8006718 <USBH_HandleEnum+0x3a0>
        phost->device.EnumCnt++;
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800643a:	3301      	adds	r3, #1
 800643c:	b2da      	uxtb	r2, r3
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800644a:	2b03      	cmp	r3, #3
 800644c:	d903      	bls.n	8006456 <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	220d      	movs	r2, #13
 8006452:	701a      	strb	r2, [r3, #0]
      break;
 8006454:	e160      	b.n	8006718 <USBH_HandleEnum+0x3a0>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	795b      	ldrb	r3, [r3, #5]
 800645a:	4619      	mov	r1, r3
 800645c:	6878      	ldr	r0, [r7, #4]
 800645e:	f000 ff97 	bl	8007390 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	791b      	ldrb	r3, [r3, #4]
 8006466:	4619      	mov	r1, r3
 8006468:	6878      	ldr	r0, [r7, #4]
 800646a:	f000 ff91 	bl	8007390 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	2200      	movs	r2, #0
 8006472:	701a      	strb	r2, [r3, #0]
      break;
 8006474:	e150      	b.n	8006718 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 8006476:	2112      	movs	r1, #18
 8006478:	6878      	ldr	r0, [r7, #4]
 800647a:	f000 f9f1 	bl	8006860 <USBH_Get_DevDesc>
 800647e:	4603      	mov	r3, r0
 8006480:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8006482:	7bbb      	ldrb	r3, [r7, #14]
 8006484:	2b00      	cmp	r3, #0
 8006486:	d103      	bne.n	8006490 <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	2202      	movs	r2, #2
 800648c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800648e:	e145      	b.n	800671c <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006490:	7bbb      	ldrb	r3, [r7, #14]
 8006492:	2b03      	cmp	r3, #3
 8006494:	f040 8142 	bne.w	800671c <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800649e:	3301      	adds	r3, #1
 80064a0:	b2da      	uxtb	r2, r3
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80064ae:	2b03      	cmp	r3, #3
 80064b0:	d903      	bls.n	80064ba <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	220d      	movs	r2, #13
 80064b6:	701a      	strb	r2, [r3, #0]
      break;
 80064b8:	e130      	b.n	800671c <USBH_HandleEnum+0x3a4>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	795b      	ldrb	r3, [r3, #5]
 80064be:	4619      	mov	r1, r3
 80064c0:	6878      	ldr	r0, [r7, #4]
 80064c2:	f000 ff65 	bl	8007390 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	791b      	ldrb	r3, [r3, #4]
 80064ca:	4619      	mov	r1, r3
 80064cc:	6878      	ldr	r0, [r7, #4]
 80064ce:	f000 ff5f 	bl	8007390 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	2200      	movs	r2, #0
 80064d6:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	2200      	movs	r2, #0
 80064dc:	701a      	strb	r2, [r3, #0]
      break;
 80064de:	e11d      	b.n	800671c <USBH_HandleEnum+0x3a4>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 80064e0:	2101      	movs	r1, #1
 80064e2:	6878      	ldr	r0, [r7, #4]
 80064e4:	f000 fa68 	bl	80069b8 <USBH_SetAddress>
 80064e8:	4603      	mov	r3, r0
 80064ea:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80064ec:	7bbb      	ldrb	r3, [r7, #14]
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d132      	bne.n	8006558 <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 80064f2:	2002      	movs	r0, #2
 80064f4:	f001 fa42 	bl	800797c <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	2201      	movs	r2, #1
 80064fc:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	2203      	movs	r2, #3
 8006504:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	7919      	ldrb	r1, [r3, #4]
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 8006516:	687a      	ldr	r2, [r7, #4]
 8006518:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800651a:	b292      	uxth	r2, r2
 800651c:	9202      	str	r2, [sp, #8]
 800651e:	2200      	movs	r2, #0
 8006520:	9201      	str	r2, [sp, #4]
 8006522:	9300      	str	r3, [sp, #0]
 8006524:	4603      	mov	r3, r0
 8006526:	2280      	movs	r2, #128	; 0x80
 8006528:	6878      	ldr	r0, [r7, #4]
 800652a:	f000 fee1 	bl	80072f0 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	7959      	ldrb	r1, [r3, #5]
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800653e:	687a      	ldr	r2, [r7, #4]
 8006540:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8006542:	b292      	uxth	r2, r2
 8006544:	9202      	str	r2, [sp, #8]
 8006546:	2200      	movs	r2, #0
 8006548:	9201      	str	r2, [sp, #4]
 800654a:	9300      	str	r3, [sp, #0]
 800654c:	4603      	mov	r3, r0
 800654e:	2200      	movs	r2, #0
 8006550:	6878      	ldr	r0, [r7, #4]
 8006552:	f000 fecd 	bl	80072f0 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8006556:	e0e3      	b.n	8006720 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006558:	7bbb      	ldrb	r3, [r7, #14]
 800655a:	2b03      	cmp	r3, #3
 800655c:	f040 80e0 	bne.w	8006720 <USBH_HandleEnum+0x3a8>
        phost->gState = HOST_ABORT_STATE;
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	220d      	movs	r2, #13
 8006564:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	2200      	movs	r2, #0
 800656a:	705a      	strb	r2, [r3, #1]
      break;
 800656c:	e0d8      	b.n	8006720 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 800656e:	2109      	movs	r1, #9
 8006570:	6878      	ldr	r0, [r7, #4]
 8006572:	f000 f99d 	bl	80068b0 <USBH_Get_CfgDesc>
 8006576:	4603      	mov	r3, r0
 8006578:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800657a:	7bbb      	ldrb	r3, [r7, #14]
 800657c:	2b00      	cmp	r3, #0
 800657e:	d103      	bne.n	8006588 <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	2204      	movs	r2, #4
 8006584:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8006586:	e0cd      	b.n	8006724 <USBH_HandleEnum+0x3ac>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006588:	7bbb      	ldrb	r3, [r7, #14]
 800658a:	2b03      	cmp	r3, #3
 800658c:	f040 80ca 	bne.w	8006724 <USBH_HandleEnum+0x3ac>
        phost->device.EnumCnt++;
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006596:	3301      	adds	r3, #1
 8006598:	b2da      	uxtb	r2, r3
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80065a6:	2b03      	cmp	r3, #3
 80065a8:	d903      	bls.n	80065b2 <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	220d      	movs	r2, #13
 80065ae:	701a      	strb	r2, [r3, #0]
      break;
 80065b0:	e0b8      	b.n	8006724 <USBH_HandleEnum+0x3ac>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	795b      	ldrb	r3, [r3, #5]
 80065b6:	4619      	mov	r1, r3
 80065b8:	6878      	ldr	r0, [r7, #4]
 80065ba:	f000 fee9 	bl	8007390 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	791b      	ldrb	r3, [r3, #4]
 80065c2:	4619      	mov	r1, r3
 80065c4:	6878      	ldr	r0, [r7, #4]
 80065c6:	f000 fee3 	bl	8007390 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	2200      	movs	r2, #0
 80065ce:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	2200      	movs	r2, #0
 80065d4:	701a      	strb	r2, [r3, #0]
      break;
 80065d6:	e0a5      	b.n	8006724 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 80065de:	4619      	mov	r1, r3
 80065e0:	6878      	ldr	r0, [r7, #4]
 80065e2:	f000 f965 	bl	80068b0 <USBH_Get_CfgDesc>
 80065e6:	4603      	mov	r3, r0
 80065e8:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80065ea:	7bbb      	ldrb	r3, [r7, #14]
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d103      	bne.n	80065f8 <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	2205      	movs	r2, #5
 80065f4:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80065f6:	e097      	b.n	8006728 <USBH_HandleEnum+0x3b0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80065f8:	7bbb      	ldrb	r3, [r7, #14]
 80065fa:	2b03      	cmp	r3, #3
 80065fc:	f040 8094 	bne.w	8006728 <USBH_HandleEnum+0x3b0>
        phost->device.EnumCnt++;
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006606:	3301      	adds	r3, #1
 8006608:	b2da      	uxtb	r2, r3
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006616:	2b03      	cmp	r3, #3
 8006618:	d903      	bls.n	8006622 <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	220d      	movs	r2, #13
 800661e:	701a      	strb	r2, [r3, #0]
      break;
 8006620:	e082      	b.n	8006728 <USBH_HandleEnum+0x3b0>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	795b      	ldrb	r3, [r3, #5]
 8006626:	4619      	mov	r1, r3
 8006628:	6878      	ldr	r0, [r7, #4]
 800662a:	f000 feb1 	bl	8007390 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	791b      	ldrb	r3, [r3, #4]
 8006632:	4619      	mov	r1, r3
 8006634:	6878      	ldr	r0, [r7, #4]
 8006636:	f000 feab 	bl	8007390 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	2200      	movs	r2, #0
 800663e:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	2200      	movs	r2, #0
 8006644:	701a      	strb	r2, [r3, #0]
      break;
 8006646:	e06f      	b.n	8006728 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 800664e:	2b00      	cmp	r3, #0
 8006650:	d019      	beq.n	8006686 <USBH_HandleEnum+0x30e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800665e:	23ff      	movs	r3, #255	; 0xff
 8006660:	6878      	ldr	r0, [r7, #4]
 8006662:	f000 f949 	bl	80068f8 <USBH_Get_StringDesc>
 8006666:	4603      	mov	r3, r0
 8006668:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800666a:	7bbb      	ldrb	r3, [r7, #14]
 800666c:	2b00      	cmp	r3, #0
 800666e:	d103      	bne.n	8006678 <USBH_HandleEnum+0x300>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	2206      	movs	r2, #6
 8006674:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 8006676:	e059      	b.n	800672c <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006678:	7bbb      	ldrb	r3, [r7, #14]
 800667a:	2b03      	cmp	r3, #3
 800667c:	d156      	bne.n	800672c <USBH_HandleEnum+0x3b4>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	2206      	movs	r2, #6
 8006682:	705a      	strb	r2, [r3, #1]
      break;
 8006684:	e052      	b.n	800672c <USBH_HandleEnum+0x3b4>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	2206      	movs	r2, #6
 800668a:	705a      	strb	r2, [r3, #1]
      break;
 800668c:	e04e      	b.n	800672c <USBH_HandleEnum+0x3b4>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 8006694:	2b00      	cmp	r3, #0
 8006696:	d019      	beq.n	80066cc <USBH_HandleEnum+0x354>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 80066a4:	23ff      	movs	r3, #255	; 0xff
 80066a6:	6878      	ldr	r0, [r7, #4]
 80066a8:	f000 f926 	bl	80068f8 <USBH_Get_StringDesc>
 80066ac:	4603      	mov	r3, r0
 80066ae:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80066b0:	7bbb      	ldrb	r3, [r7, #14]
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d103      	bne.n	80066be <USBH_HandleEnum+0x346>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	2207      	movs	r2, #7
 80066ba:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 80066bc:	e038      	b.n	8006730 <USBH_HandleEnum+0x3b8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80066be:	7bbb      	ldrb	r3, [r7, #14]
 80066c0:	2b03      	cmp	r3, #3
 80066c2:	d135      	bne.n	8006730 <USBH_HandleEnum+0x3b8>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	2207      	movs	r2, #7
 80066c8:	705a      	strb	r2, [r3, #1]
      break;
 80066ca:	e031      	b.n	8006730 <USBH_HandleEnum+0x3b8>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	2207      	movs	r2, #7
 80066d0:	705a      	strb	r2, [r3, #1]
      break;
 80066d2:	e02d      	b.n	8006730 <USBH_HandleEnum+0x3b8>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d017      	beq.n	800670e <USBH_HandleEnum+0x396>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 80066ea:	23ff      	movs	r3, #255	; 0xff
 80066ec:	6878      	ldr	r0, [r7, #4]
 80066ee:	f000 f903 	bl	80068f8 <USBH_Get_StringDesc>
 80066f2:	4603      	mov	r3, r0
 80066f4:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80066f6:	7bbb      	ldrb	r3, [r7, #14]
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d102      	bne.n	8006702 <USBH_HandleEnum+0x38a>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 80066fc:	2300      	movs	r3, #0
 80066fe:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8006700:	e018      	b.n	8006734 <USBH_HandleEnum+0x3bc>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006702:	7bbb      	ldrb	r3, [r7, #14]
 8006704:	2b03      	cmp	r3, #3
 8006706:	d115      	bne.n	8006734 <USBH_HandleEnum+0x3bc>
          Status = USBH_OK;
 8006708:	2300      	movs	r3, #0
 800670a:	73fb      	strb	r3, [r7, #15]
      break;
 800670c:	e012      	b.n	8006734 <USBH_HandleEnum+0x3bc>
        Status = USBH_OK;
 800670e:	2300      	movs	r3, #0
 8006710:	73fb      	strb	r3, [r7, #15]
      break;
 8006712:	e00f      	b.n	8006734 <USBH_HandleEnum+0x3bc>

    default:
      break;
 8006714:	bf00      	nop
 8006716:	e00e      	b.n	8006736 <USBH_HandleEnum+0x3be>
      break;
 8006718:	bf00      	nop
 800671a:	e00c      	b.n	8006736 <USBH_HandleEnum+0x3be>
      break;
 800671c:	bf00      	nop
 800671e:	e00a      	b.n	8006736 <USBH_HandleEnum+0x3be>
      break;
 8006720:	bf00      	nop
 8006722:	e008      	b.n	8006736 <USBH_HandleEnum+0x3be>
      break;
 8006724:	bf00      	nop
 8006726:	e006      	b.n	8006736 <USBH_HandleEnum+0x3be>
      break;
 8006728:	bf00      	nop
 800672a:	e004      	b.n	8006736 <USBH_HandleEnum+0x3be>
      break;
 800672c:	bf00      	nop
 800672e:	e002      	b.n	8006736 <USBH_HandleEnum+0x3be>
      break;
 8006730:	bf00      	nop
 8006732:	e000      	b.n	8006736 <USBH_HandleEnum+0x3be>
      break;
 8006734:	bf00      	nop
  }
  return Status;
 8006736:	7bfb      	ldrb	r3, [r7, #15]
}
 8006738:	4618      	mov	r0, r3
 800673a:	3710      	adds	r7, #16
 800673c:	46bd      	mov	sp, r7
 800673e:	bd80      	pop	{r7, pc}

08006740 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8006740:	b480      	push	{r7}
 8006742:	b083      	sub	sp, #12
 8006744:	af00      	add	r7, sp, #0
 8006746:	6078      	str	r0, [r7, #4]
 8006748:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	683a      	ldr	r2, [r7, #0]
 800674e:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 8006752:	bf00      	nop
 8006754:	370c      	adds	r7, #12
 8006756:	46bd      	mov	sp, r7
 8006758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800675c:	4770      	bx	lr

0800675e <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800675e:	b580      	push	{r7, lr}
 8006760:	b082      	sub	sp, #8
 8006762:	af00      	add	r7, sp, #0
 8006764:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800676c:	1c5a      	adds	r2, r3, #1
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 8006774:	6878      	ldr	r0, [r7, #4]
 8006776:	f000 f804 	bl	8006782 <USBH_HandleSof>
}
 800677a:	bf00      	nop
 800677c:	3708      	adds	r7, #8
 800677e:	46bd      	mov	sp, r7
 8006780:	bd80      	pop	{r7, pc}

08006782 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8006782:	b580      	push	{r7, lr}
 8006784:	b082      	sub	sp, #8
 8006786:	af00      	add	r7, sp, #0
 8006788:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	781b      	ldrb	r3, [r3, #0]
 800678e:	b2db      	uxtb	r3, r3
 8006790:	2b0b      	cmp	r3, #11
 8006792:	d10a      	bne.n	80067aa <USBH_HandleSof+0x28>
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800679a:	2b00      	cmp	r3, #0
 800679c:	d005      	beq.n	80067aa <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80067a4:	699b      	ldr	r3, [r3, #24]
 80067a6:	6878      	ldr	r0, [r7, #4]
 80067a8:	4798      	blx	r3
  }
}
 80067aa:	bf00      	nop
 80067ac:	3708      	adds	r7, #8
 80067ae:	46bd      	mov	sp, r7
 80067b0:	bd80      	pop	{r7, pc}

080067b2 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 80067b2:	b480      	push	{r7}
 80067b4:	b083      	sub	sp, #12
 80067b6:	af00      	add	r7, sp, #0
 80067b8:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	2201      	movs	r2, #1
 80067be:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return;
 80067c2:	bf00      	nop
}
 80067c4:	370c      	adds	r7, #12
 80067c6:	46bd      	mov	sp, r7
 80067c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067cc:	4770      	bx	lr

080067ce <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 80067ce:	b480      	push	{r7}
 80067d0:	b083      	sub	sp, #12
 80067d2:	af00      	add	r7, sp, #0
 80067d4:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	2200      	movs	r2, #0
 80067da:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 80067de:	bf00      	nop
}
 80067e0:	370c      	adds	r7, #12
 80067e2:	46bd      	mov	sp, r7
 80067e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e8:	4770      	bx	lr

080067ea <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 80067ea:	b480      	push	{r7}
 80067ec:	b083      	sub	sp, #12
 80067ee:	af00      	add	r7, sp, #0
 80067f0:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	2201      	movs	r2, #1
 80067f6:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	2200      	movs	r2, #0
 80067fe:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	2200      	movs	r2, #0
 8006806:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 800680a:	2300      	movs	r3, #0
}
 800680c:	4618      	mov	r0, r3
 800680e:	370c      	adds	r7, #12
 8006810:	46bd      	mov	sp, r7
 8006812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006816:	4770      	bx	lr

08006818 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8006818:	b580      	push	{r7, lr}
 800681a:	b082      	sub	sp, #8
 800681c:	af00      	add	r7, sp, #0
 800681e:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	2201      	movs	r2, #1
 8006824:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	2200      	movs	r2, #0
 800682c:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	2200      	movs	r2, #0
 8006834:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  USBH_LL_Stop(phost);
 8006838:	6878      	ldr	r0, [r7, #4]
 800683a:	f000 ff56 	bl	80076ea <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe(phost, phost->Control.pipe_in);
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	791b      	ldrb	r3, [r3, #4]
 8006842:	4619      	mov	r1, r3
 8006844:	6878      	ldr	r0, [r7, #4]
 8006846:	f000 fda3 	bl	8007390 <USBH_FreePipe>
  USBH_FreePipe(phost, phost->Control.pipe_out);
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	795b      	ldrb	r3, [r3, #5]
 800684e:	4619      	mov	r1, r3
 8006850:	6878      	ldr	r0, [r7, #4]
 8006852:	f000 fd9d 	bl	8007390 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 8006856:	2300      	movs	r3, #0
}
 8006858:	4618      	mov	r0, r3
 800685a:	3708      	adds	r7, #8
 800685c:	46bd      	mov	sp, r7
 800685e:	bd80      	pop	{r7, pc}

08006860 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 8006860:	b580      	push	{r7, lr}
 8006862:	b086      	sub	sp, #24
 8006864:	af02      	add	r7, sp, #8
 8006866:	6078      	str	r0, [r7, #4]
 8006868:	460b      	mov	r3, r1
 800686a:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_DEVICE, phost->device.Data,
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 8006872:	78fb      	ldrb	r3, [r7, #3]
 8006874:	b29b      	uxth	r3, r3
 8006876:	9300      	str	r3, [sp, #0]
 8006878:	4613      	mov	r3, r2
 800687a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800687e:	2100      	movs	r1, #0
 8006880:	6878      	ldr	r0, [r7, #4]
 8006882:	f000 f864 	bl	800694e <USBH_GetDescriptor>
 8006886:	4603      	mov	r3, r0
 8006888:	73fb      	strb	r3, [r7, #15]
 800688a:	7bfb      	ldrb	r3, [r7, #15]
 800688c:	2b00      	cmp	r3, #0
 800688e:	d10a      	bne.n	80068a6 <USBH_Get_DevDesc+0x46>
                                   (uint16_t)length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	f203 3026 	addw	r0, r3, #806	; 0x326
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800689c:	78fa      	ldrb	r2, [r7, #3]
 800689e:	b292      	uxth	r2, r2
 80068a0:	4619      	mov	r1, r3
 80068a2:	f000 f918 	bl	8006ad6 <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 80068a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80068a8:	4618      	mov	r0, r3
 80068aa:	3710      	adds	r7, #16
 80068ac:	46bd      	mov	sp, r7
 80068ae:	bd80      	pop	{r7, pc}

080068b0 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 80068b0:	b580      	push	{r7, lr}
 80068b2:	b086      	sub	sp, #24
 80068b4:	af02      	add	r7, sp, #8
 80068b6:	6078      	str	r0, [r7, #4]
 80068b8:	460b      	mov	r3, r1
 80068ba:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;;
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	331c      	adds	r3, #28
 80068c0:	60fb      	str	r3, [r7, #12]

  if ((status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 80068c2:	887b      	ldrh	r3, [r7, #2]
 80068c4:	9300      	str	r3, [sp, #0]
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80068cc:	2100      	movs	r1, #0
 80068ce:	6878      	ldr	r0, [r7, #4]
 80068d0:	f000 f83d 	bl	800694e <USBH_GetDescriptor>
 80068d4:	4603      	mov	r3, r0
 80068d6:	72fb      	strb	r3, [r7, #11]
 80068d8:	7afb      	ldrb	r3, [r7, #11]
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d107      	bne.n	80068ee <USBH_Get_CfgDesc+0x3e>
                                   USB_DESC_CONFIGURATION, pData, length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseCfgDesc(&phost->device.CfgDesc, pData, length);
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	f503 734e 	add.w	r3, r3, #824	; 0x338
 80068e4:	887a      	ldrh	r2, [r7, #2]
 80068e6:	68f9      	ldr	r1, [r7, #12]
 80068e8:	4618      	mov	r0, r3
 80068ea:	f000 f964 	bl	8006bb6 <USBH_ParseCfgDesc>
  }

  return status;
 80068ee:	7afb      	ldrb	r3, [r7, #11]
}
 80068f0:	4618      	mov	r0, r3
 80068f2:	3710      	adds	r7, #16
 80068f4:	46bd      	mov	sp, r7
 80068f6:	bd80      	pop	{r7, pc}

080068f8 <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 80068f8:	b580      	push	{r7, lr}
 80068fa:	b088      	sub	sp, #32
 80068fc:	af02      	add	r7, sp, #8
 80068fe:	60f8      	str	r0, [r7, #12]
 8006900:	607a      	str	r2, [r7, #4]
 8006902:	461a      	mov	r2, r3
 8006904:	460b      	mov	r3, r1
 8006906:	72fb      	strb	r3, [r7, #11]
 8006908:	4613      	mov	r3, r2
 800690a:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
 800690c:	7afb      	ldrb	r3, [r7, #11]
 800690e:	b29b      	uxth	r3, r3
 8006910:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8006914:	b29a      	uxth	r2, r3
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_STRING | string_index,
                                   phost->device.Data, length)) == USBH_OK)
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 800691c:	893b      	ldrh	r3, [r7, #8]
 800691e:	9300      	str	r3, [sp, #0]
 8006920:	460b      	mov	r3, r1
 8006922:	2100      	movs	r1, #0
 8006924:	68f8      	ldr	r0, [r7, #12]
 8006926:	f000 f812 	bl	800694e <USBH_GetDescriptor>
 800692a:	4603      	mov	r3, r0
 800692c:	75fb      	strb	r3, [r7, #23]
 800692e:	7dfb      	ldrb	r3, [r7, #23]
 8006930:	2b00      	cmp	r3, #0
 8006932:	d107      	bne.n	8006944 <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800693a:	893a      	ldrh	r2, [r7, #8]
 800693c:	6879      	ldr	r1, [r7, #4]
 800693e:	4618      	mov	r0, r3
 8006940:	f000 fa37 	bl	8006db2 <USBH_ParseStringDesc>
  }

  return status;
 8006944:	7dfb      	ldrb	r3, [r7, #23]
}
 8006946:	4618      	mov	r0, r3
 8006948:	3718      	adds	r7, #24
 800694a:	46bd      	mov	sp, r7
 800694c:	bd80      	pop	{r7, pc}

0800694e <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 800694e:	b580      	push	{r7, lr}
 8006950:	b084      	sub	sp, #16
 8006952:	af00      	add	r7, sp, #0
 8006954:	60f8      	str	r0, [r7, #12]
 8006956:	607b      	str	r3, [r7, #4]
 8006958:	460b      	mov	r3, r1
 800695a:	72fb      	strb	r3, [r7, #11]
 800695c:	4613      	mov	r3, r2
 800695e:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	789b      	ldrb	r3, [r3, #2]
 8006964:	2b01      	cmp	r3, #1
 8006966:	d11c      	bne.n	80069a2 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8006968:	7afb      	ldrb	r3, [r7, #11]
 800696a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800696e:	b2da      	uxtb	r2, r3
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	2206      	movs	r2, #6
 8006978:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	893a      	ldrh	r2, [r7, #8]
 800697e:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8006980:	893b      	ldrh	r3, [r7, #8]
 8006982:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8006986:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800698a:	d104      	bne.n	8006996 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	f240 4209 	movw	r2, #1033	; 0x409
 8006992:	829a      	strh	r2, [r3, #20]
 8006994:	e002      	b.n	800699c <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	2200      	movs	r2, #0
 800699a:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	8b3a      	ldrh	r2, [r7, #24]
 80069a0:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 80069a2:	8b3b      	ldrh	r3, [r7, #24]
 80069a4:	461a      	mov	r2, r3
 80069a6:	6879      	ldr	r1, [r7, #4]
 80069a8:	68f8      	ldr	r0, [r7, #12]
 80069aa:	f000 fa50 	bl	8006e4e <USBH_CtlReq>
 80069ae:	4603      	mov	r3, r0
}
 80069b0:	4618      	mov	r0, r3
 80069b2:	3710      	adds	r7, #16
 80069b4:	46bd      	mov	sp, r7
 80069b6:	bd80      	pop	{r7, pc}

080069b8 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 80069b8:	b580      	push	{r7, lr}
 80069ba:	b082      	sub	sp, #8
 80069bc:	af00      	add	r7, sp, #0
 80069be:	6078      	str	r0, [r7, #4]
 80069c0:	460b      	mov	r3, r1
 80069c2:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	789b      	ldrb	r3, [r3, #2]
 80069c8:	2b01      	cmp	r3, #1
 80069ca:	d10f      	bne.n	80069ec <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	2200      	movs	r2, #0
 80069d0:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	2205      	movs	r2, #5
 80069d6:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 80069d8:	78fb      	ldrb	r3, [r7, #3]
 80069da:	b29a      	uxth	r2, r3
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	2200      	movs	r2, #0
 80069e4:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	2200      	movs	r2, #0
 80069ea:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 80069ec:	2200      	movs	r2, #0
 80069ee:	2100      	movs	r1, #0
 80069f0:	6878      	ldr	r0, [r7, #4]
 80069f2:	f000 fa2c 	bl	8006e4e <USBH_CtlReq>
 80069f6:	4603      	mov	r3, r0
}
 80069f8:	4618      	mov	r0, r3
 80069fa:	3708      	adds	r7, #8
 80069fc:	46bd      	mov	sp, r7
 80069fe:	bd80      	pop	{r7, pc}

08006a00 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8006a00:	b580      	push	{r7, lr}
 8006a02:	b082      	sub	sp, #8
 8006a04:	af00      	add	r7, sp, #0
 8006a06:	6078      	str	r0, [r7, #4]
 8006a08:	460b      	mov	r3, r1
 8006a0a:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	789b      	ldrb	r3, [r3, #2]
 8006a10:	2b01      	cmp	r3, #1
 8006a12:	d10e      	bne.n	8006a32 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	2200      	movs	r2, #0
 8006a18:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	2209      	movs	r2, #9
 8006a1e:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	887a      	ldrh	r2, [r7, #2]
 8006a24:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	2200      	movs	r2, #0
 8006a2a:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	2200      	movs	r2, #0
 8006a30:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 8006a32:	2200      	movs	r2, #0
 8006a34:	2100      	movs	r1, #0
 8006a36:	6878      	ldr	r0, [r7, #4]
 8006a38:	f000 fa09 	bl	8006e4e <USBH_CtlReq>
 8006a3c:	4603      	mov	r3, r0
}
 8006a3e:	4618      	mov	r0, r3
 8006a40:	3708      	adds	r7, #8
 8006a42:	46bd      	mov	sp, r7
 8006a44:	bd80      	pop	{r7, pc}

08006a46 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
*/
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8006a46:	b580      	push	{r7, lr}
 8006a48:	b082      	sub	sp, #8
 8006a4a:	af00      	add	r7, sp, #0
 8006a4c:	6078      	str	r0, [r7, #4]
 8006a4e:	460b      	mov	r3, r1
 8006a50:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	789b      	ldrb	r3, [r3, #2]
 8006a56:	2b01      	cmp	r3, #1
 8006a58:	d10f      	bne.n	8006a7a <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	2200      	movs	r2, #0
 8006a5e:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	2203      	movs	r2, #3
 8006a64:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8006a66:	78fb      	ldrb	r3, [r7, #3]
 8006a68:	b29a      	uxth	r2, r3
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	2200      	movs	r2, #0
 8006a72:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	2200      	movs	r2, #0
 8006a78:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 8006a7a:	2200      	movs	r2, #0
 8006a7c:	2100      	movs	r1, #0
 8006a7e:	6878      	ldr	r0, [r7, #4]
 8006a80:	f000 f9e5 	bl	8006e4e <USBH_CtlReq>
 8006a84:	4603      	mov	r3, r0
}
 8006a86:	4618      	mov	r0, r3
 8006a88:	3708      	adds	r7, #8
 8006a8a:	46bd      	mov	sp, r7
 8006a8c:	bd80      	pop	{r7, pc}

08006a8e <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8006a8e:	b580      	push	{r7, lr}
 8006a90:	b082      	sub	sp, #8
 8006a92:	af00      	add	r7, sp, #0
 8006a94:	6078      	str	r0, [r7, #4]
 8006a96:	460b      	mov	r3, r1
 8006a98:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	789b      	ldrb	r3, [r3, #2]
 8006a9e:	2b01      	cmp	r3, #1
 8006aa0:	d10f      	bne.n	8006ac2 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	2202      	movs	r2, #2
 8006aa6:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	2201      	movs	r2, #1
 8006aac:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	2200      	movs	r2, #0
 8006ab2:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8006ab4:	78fb      	ldrb	r3, [r7, #3]
 8006ab6:	b29a      	uxth	r2, r3
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	2200      	movs	r2, #0
 8006ac0:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U, 0U);
 8006ac2:	2200      	movs	r2, #0
 8006ac4:	2100      	movs	r1, #0
 8006ac6:	6878      	ldr	r0, [r7, #4]
 8006ac8:	f000 f9c1 	bl	8006e4e <USBH_CtlReq>
 8006acc:	4603      	mov	r3, r0
}
 8006ace:	4618      	mov	r0, r3
 8006ad0:	3708      	adds	r7, #8
 8006ad2:	46bd      	mov	sp, r7
 8006ad4:	bd80      	pop	{r7, pc}

08006ad6 <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 8006ad6:	b480      	push	{r7}
 8006ad8:	b085      	sub	sp, #20
 8006ada:	af00      	add	r7, sp, #0
 8006adc:	60f8      	str	r0, [r7, #12]
 8006ade:	60b9      	str	r1, [r7, #8]
 8006ae0:	4613      	mov	r3, r2
 8006ae2:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 8006ae4:	68bb      	ldr	r3, [r7, #8]
 8006ae6:	781a      	ldrb	r2, [r3, #0]
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 8006aec:	68bb      	ldr	r3, [r7, #8]
 8006aee:	785a      	ldrb	r2, [r3, #1]
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 8006af4:	68bb      	ldr	r3, [r7, #8]
 8006af6:	3302      	adds	r3, #2
 8006af8:	781b      	ldrb	r3, [r3, #0]
 8006afa:	b29a      	uxth	r2, r3
 8006afc:	68bb      	ldr	r3, [r7, #8]
 8006afe:	3303      	adds	r3, #3
 8006b00:	781b      	ldrb	r3, [r3, #0]
 8006b02:	b29b      	uxth	r3, r3
 8006b04:	021b      	lsls	r3, r3, #8
 8006b06:	b29b      	uxth	r3, r3
 8006b08:	4313      	orrs	r3, r2
 8006b0a:	b29a      	uxth	r2, r3
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 8006b10:	68bb      	ldr	r3, [r7, #8]
 8006b12:	791a      	ldrb	r2, [r3, #4]
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 8006b18:	68bb      	ldr	r3, [r7, #8]
 8006b1a:	795a      	ldrb	r2, [r3, #5]
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 8006b20:	68bb      	ldr	r3, [r7, #8]
 8006b22:	799a      	ldrb	r2, [r3, #6]
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 8006b28:	68bb      	ldr	r3, [r7, #8]
 8006b2a:	79da      	ldrb	r2, [r3, #7]
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	71da      	strb	r2, [r3, #7]

  if (length > 8U)
 8006b30:	88fb      	ldrh	r3, [r7, #6]
 8006b32:	2b08      	cmp	r3, #8
 8006b34:	d939      	bls.n	8006baa <USBH_ParseDevDesc+0xd4>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 8006b36:	68bb      	ldr	r3, [r7, #8]
 8006b38:	3308      	adds	r3, #8
 8006b3a:	781b      	ldrb	r3, [r3, #0]
 8006b3c:	b29a      	uxth	r2, r3
 8006b3e:	68bb      	ldr	r3, [r7, #8]
 8006b40:	3309      	adds	r3, #9
 8006b42:	781b      	ldrb	r3, [r3, #0]
 8006b44:	b29b      	uxth	r3, r3
 8006b46:	021b      	lsls	r3, r3, #8
 8006b48:	b29b      	uxth	r3, r3
 8006b4a:	4313      	orrs	r3, r2
 8006b4c:	b29a      	uxth	r2, r3
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 8006b52:	68bb      	ldr	r3, [r7, #8]
 8006b54:	330a      	adds	r3, #10
 8006b56:	781b      	ldrb	r3, [r3, #0]
 8006b58:	b29a      	uxth	r2, r3
 8006b5a:	68bb      	ldr	r3, [r7, #8]
 8006b5c:	330b      	adds	r3, #11
 8006b5e:	781b      	ldrb	r3, [r3, #0]
 8006b60:	b29b      	uxth	r3, r3
 8006b62:	021b      	lsls	r3, r3, #8
 8006b64:	b29b      	uxth	r3, r3
 8006b66:	4313      	orrs	r3, r2
 8006b68:	b29a      	uxth	r2, r3
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 8006b6e:	68bb      	ldr	r3, [r7, #8]
 8006b70:	330c      	adds	r3, #12
 8006b72:	781b      	ldrb	r3, [r3, #0]
 8006b74:	b29a      	uxth	r2, r3
 8006b76:	68bb      	ldr	r3, [r7, #8]
 8006b78:	330d      	adds	r3, #13
 8006b7a:	781b      	ldrb	r3, [r3, #0]
 8006b7c:	b29b      	uxth	r3, r3
 8006b7e:	021b      	lsls	r3, r3, #8
 8006b80:	b29b      	uxth	r3, r3
 8006b82:	4313      	orrs	r3, r2
 8006b84:	b29a      	uxth	r2, r3
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 8006b8a:	68bb      	ldr	r3, [r7, #8]
 8006b8c:	7b9a      	ldrb	r2, [r3, #14]
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 8006b92:	68bb      	ldr	r3, [r7, #8]
 8006b94:	7bda      	ldrb	r2, [r3, #15]
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 8006b9a:	68bb      	ldr	r3, [r7, #8]
 8006b9c:	7c1a      	ldrb	r2, [r3, #16]
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 8006ba2:	68bb      	ldr	r3, [r7, #8]
 8006ba4:	7c5a      	ldrb	r2, [r3, #17]
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	745a      	strb	r2, [r3, #17]
  }
}
 8006baa:	bf00      	nop
 8006bac:	3714      	adds	r7, #20
 8006bae:	46bd      	mov	sp, r7
 8006bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bb4:	4770      	bx	lr

08006bb6 <USBH_ParseCfgDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseCfgDesc(USBH_CfgDescTypeDef *cfg_desc, uint8_t *buf,
                              uint16_t length)
{
 8006bb6:	b580      	push	{r7, lr}
 8006bb8:	b08a      	sub	sp, #40	; 0x28
 8006bba:	af00      	add	r7, sp, #0
 8006bbc:	60f8      	str	r0, [r7, #12]
 8006bbe:	60b9      	str	r1, [r7, #8]
 8006bc0:	4613      	mov	r3, r2
 8006bc2:	80fb      	strh	r3, [r7, #6]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 8006bc4:	68bb      	ldr	r3, [r7, #8]
 8006bc6:	627b      	str	r3, [r7, #36]	; 0x24
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8006bc8:	2300      	movs	r3, #0
 8006bca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint8_t                      ep_ix = 0U;
 8006bce:	2300      	movs	r3, #0
 8006bd0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 8006bd4:	68bb      	ldr	r3, [r7, #8]
 8006bd6:	627b      	str	r3, [r7, #36]	; 0x24

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 8006bd8:	68bb      	ldr	r3, [r7, #8]
 8006bda:	781a      	ldrb	r2, [r3, #0]
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 8006be0:	68bb      	ldr	r3, [r7, #8]
 8006be2:	785a      	ldrb	r2, [r3, #1]
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = LE16(buf + 2);
 8006be8:	68bb      	ldr	r3, [r7, #8]
 8006bea:	3302      	adds	r3, #2
 8006bec:	781b      	ldrb	r3, [r3, #0]
 8006bee:	b29a      	uxth	r2, r3
 8006bf0:	68bb      	ldr	r3, [r7, #8]
 8006bf2:	3303      	adds	r3, #3
 8006bf4:	781b      	ldrb	r3, [r3, #0]
 8006bf6:	b29b      	uxth	r3, r3
 8006bf8:	021b      	lsls	r3, r3, #8
 8006bfa:	b29b      	uxth	r3, r3
 8006bfc:	4313      	orrs	r3, r2
 8006bfe:	b29a      	uxth	r2, r3
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 8006c04:	68bb      	ldr	r3, [r7, #8]
 8006c06:	791a      	ldrb	r2, [r3, #4]
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 8006c0c:	68bb      	ldr	r3, [r7, #8]
 8006c0e:	795a      	ldrb	r2, [r3, #5]
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 8006c14:	68bb      	ldr	r3, [r7, #8]
 8006c16:	799a      	ldrb	r2, [r3, #6]
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 8006c1c:	68bb      	ldr	r3, [r7, #8]
 8006c1e:	79da      	ldrb	r2, [r3, #7]
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 8006c24:	68bb      	ldr	r3, [r7, #8]
 8006c26:	7a1a      	ldrb	r2, [r3, #8]
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 8006c2c:	88fb      	ldrh	r3, [r7, #6]
 8006c2e:	2b09      	cmp	r3, #9
 8006c30:	d95f      	bls.n	8006cf2 <USBH_ParseCfgDesc+0x13c>
  {
    ptr = USB_LEN_CFG_DESC;
 8006c32:	2309      	movs	r3, #9
 8006c34:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)0;
 8006c36:	2300      	movs	r3, #0
 8006c38:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8006c3a:	e051      	b.n	8006ce0 <USBH_ParseCfgDesc+0x12a>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8006c3c:	f107 0316 	add.w	r3, r7, #22
 8006c40:	4619      	mov	r1, r3
 8006c42:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006c44:	f000 f8e8 	bl	8006e18 <USBH_GetNextDesc>
 8006c48:	6278      	str	r0, [r7, #36]	; 0x24
      if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE)
 8006c4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c4c:	785b      	ldrb	r3, [r3, #1]
 8006c4e:	2b04      	cmp	r3, #4
 8006c50:	d146      	bne.n	8006ce0 <USBH_ParseCfgDesc+0x12a>
      {
        pif = &cfg_desc->Itf_Desc[if_ix];
 8006c52:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006c56:	221a      	movs	r2, #26
 8006c58:	fb02 f303 	mul.w	r3, r2, r3
 8006c5c:	3308      	adds	r3, #8
 8006c5e:	68fa      	ldr	r2, [r7, #12]
 8006c60:	4413      	add	r3, r2
 8006c62:	3302      	adds	r3, #2
 8006c64:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 8006c66:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006c68:	69f8      	ldr	r0, [r7, #28]
 8006c6a:	f000 f846 	bl	8006cfa <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8006c6e:	2300      	movs	r3, #0
 8006c70:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        pep = (USBH_EpDescTypeDef *)0;
 8006c74:	2300      	movs	r3, #0
 8006c76:	61bb      	str	r3, [r7, #24]
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8006c78:	e022      	b.n	8006cc0 <USBH_ParseCfgDesc+0x10a>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8006c7a:	f107 0316 	add.w	r3, r7, #22
 8006c7e:	4619      	mov	r1, r3
 8006c80:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006c82:	f000 f8c9 	bl	8006e18 <USBH_GetNextDesc>
 8006c86:	6278      	str	r0, [r7, #36]	; 0x24
          if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT)
 8006c88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c8a:	785b      	ldrb	r3, [r3, #1]
 8006c8c:	2b05      	cmp	r3, #5
 8006c8e:	d117      	bne.n	8006cc0 <USBH_ParseCfgDesc+0x10a>
          {
            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8006c90:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006c94:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8006c98:	3201      	adds	r2, #1
 8006c9a:	00d2      	lsls	r2, r2, #3
 8006c9c:	211a      	movs	r1, #26
 8006c9e:	fb01 f303 	mul.w	r3, r1, r3
 8006ca2:	4413      	add	r3, r2
 8006ca4:	3308      	adds	r3, #8
 8006ca6:	68fa      	ldr	r2, [r7, #12]
 8006ca8:	4413      	add	r3, r2
 8006caa:	3304      	adds	r3, #4
 8006cac:	61bb      	str	r3, [r7, #24]
            USBH_ParseEPDesc(pep, (uint8_t *)(void *)pdesc);
 8006cae:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006cb0:	69b8      	ldr	r0, [r7, #24]
 8006cb2:	f000 f851 	bl	8006d58 <USBH_ParseEPDesc>
            ep_ix++;
 8006cb6:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8006cba:	3301      	adds	r3, #1
 8006cbc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8006cc0:	69fb      	ldr	r3, [r7, #28]
 8006cc2:	791b      	ldrb	r3, [r3, #4]
 8006cc4:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8006cc8:	429a      	cmp	r2, r3
 8006cca:	d204      	bcs.n	8006cd6 <USBH_ParseCfgDesc+0x120>
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	885a      	ldrh	r2, [r3, #2]
 8006cd0:	8afb      	ldrh	r3, [r7, #22]
 8006cd2:	429a      	cmp	r2, r3
 8006cd4:	d8d1      	bhi.n	8006c7a <USBH_ParseCfgDesc+0xc4>
          }
        }
        if_ix++;
 8006cd6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006cda:	3301      	adds	r3, #1
 8006cdc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8006ce0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006ce4:	2b01      	cmp	r3, #1
 8006ce6:	d804      	bhi.n	8006cf2 <USBH_ParseCfgDesc+0x13c>
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	885a      	ldrh	r2, [r3, #2]
 8006cec:	8afb      	ldrh	r3, [r7, #22]
 8006cee:	429a      	cmp	r2, r3
 8006cf0:	d8a4      	bhi.n	8006c3c <USBH_ParseCfgDesc+0x86>
      }
    }
  }
}
 8006cf2:	bf00      	nop
 8006cf4:	3728      	adds	r7, #40	; 0x28
 8006cf6:	46bd      	mov	sp, r7
 8006cf8:	bd80      	pop	{r7, pc}

08006cfa <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 8006cfa:	b480      	push	{r7}
 8006cfc:	b083      	sub	sp, #12
 8006cfe:	af00      	add	r7, sp, #0
 8006d00:	6078      	str	r0, [r7, #4]
 8006d02:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 8006d04:	683b      	ldr	r3, [r7, #0]
 8006d06:	781a      	ldrb	r2, [r3, #0]
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 8006d0c:	683b      	ldr	r3, [r7, #0]
 8006d0e:	785a      	ldrb	r2, [r3, #1]
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 8006d14:	683b      	ldr	r3, [r7, #0]
 8006d16:	789a      	ldrb	r2, [r3, #2]
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 8006d1c:	683b      	ldr	r3, [r7, #0]
 8006d1e:	78da      	ldrb	r2, [r3, #3]
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 8006d24:	683b      	ldr	r3, [r7, #0]
 8006d26:	791a      	ldrb	r2, [r3, #4]
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 8006d2c:	683b      	ldr	r3, [r7, #0]
 8006d2e:	795a      	ldrb	r2, [r3, #5]
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 8006d34:	683b      	ldr	r3, [r7, #0]
 8006d36:	799a      	ldrb	r2, [r3, #6]
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 8006d3c:	683b      	ldr	r3, [r7, #0]
 8006d3e:	79da      	ldrb	r2, [r3, #7]
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 8006d44:	683b      	ldr	r3, [r7, #0]
 8006d46:	7a1a      	ldrb	r2, [r3, #8]
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	721a      	strb	r2, [r3, #8]
}
 8006d4c:	bf00      	nop
 8006d4e:	370c      	adds	r7, #12
 8006d50:	46bd      	mov	sp, r7
 8006d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d56:	4770      	bx	lr

08006d58 <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval None
  */
static void  USBH_ParseEPDesc(USBH_EpDescTypeDef  *ep_descriptor,
                              uint8_t *buf)
{
 8006d58:	b480      	push	{r7}
 8006d5a:	b083      	sub	sp, #12
 8006d5c:	af00      	add	r7, sp, #0
 8006d5e:	6078      	str	r0, [r7, #4]
 8006d60:	6039      	str	r1, [r7, #0]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 8006d62:	683b      	ldr	r3, [r7, #0]
 8006d64:	781a      	ldrb	r2, [r3, #0]
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 8006d6a:	683b      	ldr	r3, [r7, #0]
 8006d6c:	785a      	ldrb	r2, [r3, #1]
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 8006d72:	683b      	ldr	r3, [r7, #0]
 8006d74:	789a      	ldrb	r2, [r3, #2]
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 8006d7a:	683b      	ldr	r3, [r7, #0]
 8006d7c:	78da      	ldrb	r2, [r3, #3]
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 8006d82:	683b      	ldr	r3, [r7, #0]
 8006d84:	3304      	adds	r3, #4
 8006d86:	781b      	ldrb	r3, [r3, #0]
 8006d88:	b29a      	uxth	r2, r3
 8006d8a:	683b      	ldr	r3, [r7, #0]
 8006d8c:	3305      	adds	r3, #5
 8006d8e:	781b      	ldrb	r3, [r3, #0]
 8006d90:	b29b      	uxth	r3, r3
 8006d92:	021b      	lsls	r3, r3, #8
 8006d94:	b29b      	uxth	r3, r3
 8006d96:	4313      	orrs	r3, r2
 8006d98:	b29a      	uxth	r2, r3
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 8006d9e:	683b      	ldr	r3, [r7, #0]
 8006da0:	799a      	ldrb	r2, [r3, #6]
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	719a      	strb	r2, [r3, #6]
}
 8006da6:	bf00      	nop
 8006da8:	370c      	adds	r7, #12
 8006daa:	46bd      	mov	sp, r7
 8006dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006db0:	4770      	bx	lr

08006db2 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 8006db2:	b480      	push	{r7}
 8006db4:	b087      	sub	sp, #28
 8006db6:	af00      	add	r7, sp, #0
 8006db8:	60f8      	str	r0, [r7, #12]
 8006dba:	60b9      	str	r1, [r7, #8]
 8006dbc:	4613      	mov	r3, r2
 8006dbe:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	3301      	adds	r3, #1
 8006dc4:	781b      	ldrb	r3, [r3, #0]
 8006dc6:	2b03      	cmp	r3, #3
 8006dc8:	d120      	bne.n	8006e0c <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	781b      	ldrb	r3, [r3, #0]
 8006dce:	1e9a      	subs	r2, r3, #2
 8006dd0:	88fb      	ldrh	r3, [r7, #6]
 8006dd2:	4293      	cmp	r3, r2
 8006dd4:	bf28      	it	cs
 8006dd6:	4613      	movcs	r3, r2
 8006dd8:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	3302      	adds	r3, #2
 8006dde:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 8006de0:	2300      	movs	r3, #0
 8006de2:	82fb      	strh	r3, [r7, #22]
 8006de4:	e00b      	b.n	8006dfe <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8006de6:	8afb      	ldrh	r3, [r7, #22]
 8006de8:	68fa      	ldr	r2, [r7, #12]
 8006dea:	4413      	add	r3, r2
 8006dec:	781a      	ldrb	r2, [r3, #0]
 8006dee:	68bb      	ldr	r3, [r7, #8]
 8006df0:	701a      	strb	r2, [r3, #0]
      pdest++;
 8006df2:	68bb      	ldr	r3, [r7, #8]
 8006df4:	3301      	adds	r3, #1
 8006df6:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8006df8:	8afb      	ldrh	r3, [r7, #22]
 8006dfa:	3302      	adds	r3, #2
 8006dfc:	82fb      	strh	r3, [r7, #22]
 8006dfe:	8afa      	ldrh	r2, [r7, #22]
 8006e00:	8abb      	ldrh	r3, [r7, #20]
 8006e02:	429a      	cmp	r2, r3
 8006e04:	d3ef      	bcc.n	8006de6 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 8006e06:	68bb      	ldr	r3, [r7, #8]
 8006e08:	2200      	movs	r2, #0
 8006e0a:	701a      	strb	r2, [r3, #0]
  }
}
 8006e0c:	bf00      	nop
 8006e0e:	371c      	adds	r7, #28
 8006e10:	46bd      	mov	sp, r7
 8006e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e16:	4770      	bx	lr

08006e18 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 8006e18:	b480      	push	{r7}
 8006e1a:	b085      	sub	sp, #20
 8006e1c:	af00      	add	r7, sp, #0
 8006e1e:	6078      	str	r0, [r7, #4]
 8006e20:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 8006e22:	683b      	ldr	r3, [r7, #0]
 8006e24:	881a      	ldrh	r2, [r3, #0]
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	781b      	ldrb	r3, [r3, #0]
 8006e2a:	b29b      	uxth	r3, r3
 8006e2c:	4413      	add	r3, r2
 8006e2e:	b29a      	uxth	r2, r3
 8006e30:	683b      	ldr	r3, [r7, #0]
 8006e32:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	781b      	ldrb	r3, [r3, #0]
 8006e38:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	4413      	add	r3, r2
 8006e3e:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8006e40:	68fb      	ldr	r3, [r7, #12]
}
 8006e42:	4618      	mov	r0, r3
 8006e44:	3714      	adds	r7, #20
 8006e46:	46bd      	mov	sp, r7
 8006e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e4c:	4770      	bx	lr

08006e4e <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8006e4e:	b580      	push	{r7, lr}
 8006e50:	b086      	sub	sp, #24
 8006e52:	af00      	add	r7, sp, #0
 8006e54:	60f8      	str	r0, [r7, #12]
 8006e56:	60b9      	str	r1, [r7, #8]
 8006e58:	4613      	mov	r3, r2
 8006e5a:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8006e5c:	2301      	movs	r3, #1
 8006e5e:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	789b      	ldrb	r3, [r3, #2]
 8006e64:	2b01      	cmp	r3, #1
 8006e66:	d002      	beq.n	8006e6e <USBH_CtlReq+0x20>
 8006e68:	2b02      	cmp	r3, #2
 8006e6a:	d00f      	beq.n	8006e8c <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 8006e6c:	e027      	b.n	8006ebe <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	68ba      	ldr	r2, [r7, #8]
 8006e72:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	88fa      	ldrh	r2, [r7, #6]
 8006e78:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	2201      	movs	r2, #1
 8006e7e:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	2202      	movs	r2, #2
 8006e84:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8006e86:	2301      	movs	r3, #1
 8006e88:	75fb      	strb	r3, [r7, #23]
      break;
 8006e8a:	e018      	b.n	8006ebe <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 8006e8c:	68f8      	ldr	r0, [r7, #12]
 8006e8e:	f000 f81b 	bl	8006ec8 <USBH_HandleControl>
 8006e92:	4603      	mov	r3, r0
 8006e94:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 8006e96:	7dfb      	ldrb	r3, [r7, #23]
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d002      	beq.n	8006ea2 <USBH_CtlReq+0x54>
 8006e9c:	7dfb      	ldrb	r3, [r7, #23]
 8006e9e:	2b03      	cmp	r3, #3
 8006ea0:	d106      	bne.n	8006eb0 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	2201      	movs	r2, #1
 8006ea6:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	2200      	movs	r2, #0
 8006eac:	761a      	strb	r2, [r3, #24]
      break;
 8006eae:	e005      	b.n	8006ebc <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 8006eb0:	7dfb      	ldrb	r3, [r7, #23]
 8006eb2:	2b02      	cmp	r3, #2
 8006eb4:	d102      	bne.n	8006ebc <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	2201      	movs	r2, #1
 8006eba:	709a      	strb	r2, [r3, #2]
      break;
 8006ebc:	bf00      	nop
  }
  return status;
 8006ebe:	7dfb      	ldrb	r3, [r7, #23]
}
 8006ec0:	4618      	mov	r0, r3
 8006ec2:	3718      	adds	r7, #24
 8006ec4:	46bd      	mov	sp, r7
 8006ec6:	bd80      	pop	{r7, pc}

08006ec8 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 8006ec8:	b580      	push	{r7, lr}
 8006eca:	b086      	sub	sp, #24
 8006ecc:	af02      	add	r7, sp, #8
 8006ece:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8006ed0:	2301      	movs	r3, #1
 8006ed2:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8006ed4:	2300      	movs	r3, #0
 8006ed6:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	7e1b      	ldrb	r3, [r3, #24]
 8006edc:	3b01      	subs	r3, #1
 8006ede:	2b0a      	cmp	r3, #10
 8006ee0:	f200 8156 	bhi.w	8007190 <USBH_HandleControl+0x2c8>
 8006ee4:	a201      	add	r2, pc, #4	; (adr r2, 8006eec <USBH_HandleControl+0x24>)
 8006ee6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006eea:	bf00      	nop
 8006eec:	08006f19 	.word	0x08006f19
 8006ef0:	08006f33 	.word	0x08006f33
 8006ef4:	08006f9d 	.word	0x08006f9d
 8006ef8:	08006fc3 	.word	0x08006fc3
 8006efc:	08006ffb 	.word	0x08006ffb
 8006f00:	08007025 	.word	0x08007025
 8006f04:	08007077 	.word	0x08007077
 8006f08:	08007099 	.word	0x08007099
 8006f0c:	080070d5 	.word	0x080070d5
 8006f10:	080070fb 	.word	0x080070fb
 8006f14:	08007139 	.word	0x08007139
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	f103 0110 	add.w	r1, r3, #16
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	795b      	ldrb	r3, [r3, #5]
 8006f22:	461a      	mov	r2, r3
 8006f24:	6878      	ldr	r0, [r7, #4]
 8006f26:	f000 f943 	bl	80071b0 <USBH_CtlSendSetup>
                        phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	2202      	movs	r2, #2
 8006f2e:	761a      	strb	r2, [r3, #24]
      break;
 8006f30:	e139      	b.n	80071a6 <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	795b      	ldrb	r3, [r3, #5]
 8006f36:	4619      	mov	r1, r3
 8006f38:	6878      	ldr	r0, [r7, #4]
 8006f3a:	f000 fcc5 	bl	80078c8 <USBH_LL_GetURBState>
 8006f3e:	4603      	mov	r3, r0
 8006f40:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 8006f42:	7bbb      	ldrb	r3, [r7, #14]
 8006f44:	2b01      	cmp	r3, #1
 8006f46:	d11e      	bne.n	8006f86 <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	7c1b      	ldrb	r3, [r3, #16]
 8006f4c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8006f50:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	8adb      	ldrh	r3, [r3, #22]
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d00a      	beq.n	8006f70 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 8006f5a:	7b7b      	ldrb	r3, [r7, #13]
 8006f5c:	2b80      	cmp	r3, #128	; 0x80
 8006f5e:	d103      	bne.n	8006f68 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	2203      	movs	r2, #3
 8006f64:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8006f66:	e115      	b.n	8007194 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	2205      	movs	r2, #5
 8006f6c:	761a      	strb	r2, [r3, #24]
      break;
 8006f6e:	e111      	b.n	8007194 <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 8006f70:	7b7b      	ldrb	r3, [r7, #13]
 8006f72:	2b80      	cmp	r3, #128	; 0x80
 8006f74:	d103      	bne.n	8006f7e <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	2209      	movs	r2, #9
 8006f7a:	761a      	strb	r2, [r3, #24]
      break;
 8006f7c:	e10a      	b.n	8007194 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	2207      	movs	r2, #7
 8006f82:	761a      	strb	r2, [r3, #24]
      break;
 8006f84:	e106      	b.n	8007194 <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 8006f86:	7bbb      	ldrb	r3, [r7, #14]
 8006f88:	2b04      	cmp	r3, #4
 8006f8a:	d003      	beq.n	8006f94 <USBH_HandleControl+0xcc>
 8006f8c:	7bbb      	ldrb	r3, [r7, #14]
 8006f8e:	2b02      	cmp	r3, #2
 8006f90:	f040 8100 	bne.w	8007194 <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	220b      	movs	r2, #11
 8006f98:	761a      	strb	r2, [r3, #24]
      break;
 8006f9a:	e0fb      	b.n	8007194 <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8006fa2:	b29a      	uxth	r2, r3
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	81da      	strh	r2, [r3, #14]
      USBH_CtlReceiveData(phost, phost->Control.buff, phost->Control.length,
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	6899      	ldr	r1, [r3, #8]
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	899a      	ldrh	r2, [r3, #12]
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	791b      	ldrb	r3, [r3, #4]
 8006fb4:	6878      	ldr	r0, [r7, #4]
 8006fb6:	f000 f93a 	bl	800722e <USBH_CtlReceiveData>
                          phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	2204      	movs	r2, #4
 8006fbe:	761a      	strb	r2, [r3, #24]
      break;
 8006fc0:	e0f1      	b.n	80071a6 <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	791b      	ldrb	r3, [r3, #4]
 8006fc6:	4619      	mov	r1, r3
 8006fc8:	6878      	ldr	r0, [r7, #4]
 8006fca:	f000 fc7d 	bl	80078c8 <USBH_LL_GetURBState>
 8006fce:	4603      	mov	r3, r0
 8006fd0:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 8006fd2:	7bbb      	ldrb	r3, [r7, #14]
 8006fd4:	2b01      	cmp	r3, #1
 8006fd6:	d102      	bne.n	8006fde <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	2209      	movs	r2, #9
 8006fdc:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 8006fde:	7bbb      	ldrb	r3, [r7, #14]
 8006fe0:	2b05      	cmp	r3, #5
 8006fe2:	d102      	bne.n	8006fea <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 8006fe4:	2303      	movs	r3, #3
 8006fe6:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8006fe8:	e0d6      	b.n	8007198 <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 8006fea:	7bbb      	ldrb	r3, [r7, #14]
 8006fec:	2b04      	cmp	r3, #4
 8006fee:	f040 80d3 	bne.w	8007198 <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	220b      	movs	r2, #11
 8006ff6:	761a      	strb	r2, [r3, #24]
      break;
 8006ff8:	e0ce      	b.n	8007198 <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	6899      	ldr	r1, [r3, #8]
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	899a      	ldrh	r2, [r3, #12]
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	795b      	ldrb	r3, [r3, #5]
 8007006:	2001      	movs	r0, #1
 8007008:	9000      	str	r0, [sp, #0]
 800700a:	6878      	ldr	r0, [r7, #4]
 800700c:	f000 f8ea 	bl	80071e4 <USBH_CtlSendData>
                       phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8007016:	b29a      	uxth	r2, r3
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	2206      	movs	r2, #6
 8007020:	761a      	strb	r2, [r3, #24]
      break;
 8007022:	e0c0      	b.n	80071a6 <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	795b      	ldrb	r3, [r3, #5]
 8007028:	4619      	mov	r1, r3
 800702a:	6878      	ldr	r0, [r7, #4]
 800702c:	f000 fc4c 	bl	80078c8 <USBH_LL_GetURBState>
 8007030:	4603      	mov	r3, r0
 8007032:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8007034:	7bbb      	ldrb	r3, [r7, #14]
 8007036:	2b01      	cmp	r3, #1
 8007038:	d103      	bne.n	8007042 <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	2207      	movs	r2, #7
 800703e:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8007040:	e0ac      	b.n	800719c <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 8007042:	7bbb      	ldrb	r3, [r7, #14]
 8007044:	2b05      	cmp	r3, #5
 8007046:	d105      	bne.n	8007054 <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	220c      	movs	r2, #12
 800704c:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800704e:	2303      	movs	r3, #3
 8007050:	73fb      	strb	r3, [r7, #15]
      break;
 8007052:	e0a3      	b.n	800719c <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 8007054:	7bbb      	ldrb	r3, [r7, #14]
 8007056:	2b02      	cmp	r3, #2
 8007058:	d103      	bne.n	8007062 <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	2205      	movs	r2, #5
 800705e:	761a      	strb	r2, [r3, #24]
      break;
 8007060:	e09c      	b.n	800719c <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 8007062:	7bbb      	ldrb	r3, [r7, #14]
 8007064:	2b04      	cmp	r3, #4
 8007066:	f040 8099 	bne.w	800719c <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	220b      	movs	r2, #11
 800706e:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 8007070:	2302      	movs	r3, #2
 8007072:	73fb      	strb	r3, [r7, #15]
      break;
 8007074:	e092      	b.n	800719c <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      USBH_CtlReceiveData(phost, 0U, 0U, phost->Control.pipe_in);
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	791b      	ldrb	r3, [r3, #4]
 800707a:	2200      	movs	r2, #0
 800707c:	2100      	movs	r1, #0
 800707e:	6878      	ldr	r0, [r7, #4]
 8007080:	f000 f8d5 	bl	800722e <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800708a:	b29a      	uxth	r2, r3
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	2208      	movs	r2, #8
 8007094:	761a      	strb	r2, [r3, #24]

      break;
 8007096:	e086      	b.n	80071a6 <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	791b      	ldrb	r3, [r3, #4]
 800709c:	4619      	mov	r1, r3
 800709e:	6878      	ldr	r0, [r7, #4]
 80070a0:	f000 fc12 	bl	80078c8 <USBH_LL_GetURBState>
 80070a4:	4603      	mov	r3, r0
 80070a6:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 80070a8:	7bbb      	ldrb	r3, [r7, #14]
 80070aa:	2b01      	cmp	r3, #1
 80070ac:	d105      	bne.n	80070ba <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	220d      	movs	r2, #13
 80070b2:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 80070b4:	2300      	movs	r3, #0
 80070b6:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 80070b8:	e072      	b.n	80071a0 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 80070ba:	7bbb      	ldrb	r3, [r7, #14]
 80070bc:	2b04      	cmp	r3, #4
 80070be:	d103      	bne.n	80070c8 <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	220b      	movs	r2, #11
 80070c4:	761a      	strb	r2, [r3, #24]
      break;
 80070c6:	e06b      	b.n	80071a0 <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 80070c8:	7bbb      	ldrb	r3, [r7, #14]
 80070ca:	2b05      	cmp	r3, #5
 80070cc:	d168      	bne.n	80071a0 <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 80070ce:	2303      	movs	r3, #3
 80070d0:	73fb      	strb	r3, [r7, #15]
      break;
 80070d2:	e065      	b.n	80071a0 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      USBH_CtlSendData(phost, 0U, 0U, phost->Control.pipe_out, 1U);
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	795b      	ldrb	r3, [r3, #5]
 80070d8:	2201      	movs	r2, #1
 80070da:	9200      	str	r2, [sp, #0]
 80070dc:	2200      	movs	r2, #0
 80070de:	2100      	movs	r1, #0
 80070e0:	6878      	ldr	r0, [r7, #4]
 80070e2:	f000 f87f 	bl	80071e4 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 80070ec:	b29a      	uxth	r2, r3
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	220a      	movs	r2, #10
 80070f6:	761a      	strb	r2, [r3, #24]
      break;
 80070f8:	e055      	b.n	80071a6 <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	795b      	ldrb	r3, [r3, #5]
 80070fe:	4619      	mov	r1, r3
 8007100:	6878      	ldr	r0, [r7, #4]
 8007102:	f000 fbe1 	bl	80078c8 <USBH_LL_GetURBState>
 8007106:	4603      	mov	r3, r0
 8007108:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800710a:	7bbb      	ldrb	r3, [r7, #14]
 800710c:	2b01      	cmp	r3, #1
 800710e:	d105      	bne.n	800711c <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 8007110:	2300      	movs	r3, #0
 8007112:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	220d      	movs	r2, #13
 8007118:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800711a:	e043      	b.n	80071a4 <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 800711c:	7bbb      	ldrb	r3, [r7, #14]
 800711e:	2b02      	cmp	r3, #2
 8007120:	d103      	bne.n	800712a <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	2209      	movs	r2, #9
 8007126:	761a      	strb	r2, [r3, #24]
      break;
 8007128:	e03c      	b.n	80071a4 <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 800712a:	7bbb      	ldrb	r3, [r7, #14]
 800712c:	2b04      	cmp	r3, #4
 800712e:	d139      	bne.n	80071a4 <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	220b      	movs	r2, #11
 8007134:	761a      	strb	r2, [r3, #24]
      break;
 8007136:	e035      	b.n	80071a4 <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	7e5b      	ldrb	r3, [r3, #25]
 800713c:	3301      	adds	r3, #1
 800713e:	b2da      	uxtb	r2, r3
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	765a      	strb	r2, [r3, #25]
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	7e5b      	ldrb	r3, [r3, #25]
 8007148:	2b02      	cmp	r3, #2
 800714a:	d806      	bhi.n	800715a <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	2201      	movs	r2, #1
 8007150:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	2201      	movs	r2, #1
 8007156:	709a      	strb	r2, [r3, #2]
        USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 8007158:	e025      	b.n	80071a6 <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8007160:	2106      	movs	r1, #6
 8007162:	6878      	ldr	r0, [r7, #4]
 8007164:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	2200      	movs	r2, #0
 800716a:	765a      	strb	r2, [r3, #25]
        USBH_FreePipe(phost, phost->Control.pipe_out);
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	795b      	ldrb	r3, [r3, #5]
 8007170:	4619      	mov	r1, r3
 8007172:	6878      	ldr	r0, [r7, #4]
 8007174:	f000 f90c 	bl	8007390 <USBH_FreePipe>
        USBH_FreePipe(phost, phost->Control.pipe_in);
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	791b      	ldrb	r3, [r3, #4]
 800717c:	4619      	mov	r1, r3
 800717e:	6878      	ldr	r0, [r7, #4]
 8007180:	f000 f906 	bl	8007390 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	2200      	movs	r2, #0
 8007188:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800718a:	2302      	movs	r3, #2
 800718c:	73fb      	strb	r3, [r7, #15]
      break;
 800718e:	e00a      	b.n	80071a6 <USBH_HandleControl+0x2de>

    default:
      break;
 8007190:	bf00      	nop
 8007192:	e008      	b.n	80071a6 <USBH_HandleControl+0x2de>
      break;
 8007194:	bf00      	nop
 8007196:	e006      	b.n	80071a6 <USBH_HandleControl+0x2de>
      break;
 8007198:	bf00      	nop
 800719a:	e004      	b.n	80071a6 <USBH_HandleControl+0x2de>
      break;
 800719c:	bf00      	nop
 800719e:	e002      	b.n	80071a6 <USBH_HandleControl+0x2de>
      break;
 80071a0:	bf00      	nop
 80071a2:	e000      	b.n	80071a6 <USBH_HandleControl+0x2de>
      break;
 80071a4:	bf00      	nop
  }

  return status;
 80071a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80071a8:	4618      	mov	r0, r3
 80071aa:	3710      	adds	r7, #16
 80071ac:	46bd      	mov	sp, r7
 80071ae:	bd80      	pop	{r7, pc}

080071b0 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 80071b0:	b580      	push	{r7, lr}
 80071b2:	b088      	sub	sp, #32
 80071b4:	af04      	add	r7, sp, #16
 80071b6:	60f8      	str	r0, [r7, #12]
 80071b8:	60b9      	str	r1, [r7, #8]
 80071ba:	4613      	mov	r3, r2
 80071bc:	71fb      	strb	r3, [r7, #7]

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 80071be:	79f9      	ldrb	r1, [r7, #7]
 80071c0:	2300      	movs	r3, #0
 80071c2:	9303      	str	r3, [sp, #12]
 80071c4:	2308      	movs	r3, #8
 80071c6:	9302      	str	r3, [sp, #8]
 80071c8:	68bb      	ldr	r3, [r7, #8]
 80071ca:	9301      	str	r3, [sp, #4]
 80071cc:	2300      	movs	r3, #0
 80071ce:	9300      	str	r3, [sp, #0]
 80071d0:	2300      	movs	r3, #0
 80071d2:	2200      	movs	r2, #0
 80071d4:	68f8      	ldr	r0, [r7, #12]
 80071d6:	f000 fb46 	bl	8007866 <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_SETUP,       /* Type setup       */
                    buff,                 /* data buffer      */
                    USBH_SETUP_PKT_SIZE,  /* data length      */
                    0U);
  return USBH_OK;
 80071da:	2300      	movs	r3, #0
}
 80071dc:	4618      	mov	r0, r3
 80071de:	3710      	adds	r7, #16
 80071e0:	46bd      	mov	sp, r7
 80071e2:	bd80      	pop	{r7, pc}

080071e4 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 80071e4:	b580      	push	{r7, lr}
 80071e6:	b088      	sub	sp, #32
 80071e8:	af04      	add	r7, sp, #16
 80071ea:	60f8      	str	r0, [r7, #12]
 80071ec:	60b9      	str	r1, [r7, #8]
 80071ee:	4611      	mov	r1, r2
 80071f0:	461a      	mov	r2, r3
 80071f2:	460b      	mov	r3, r1
 80071f4:	80fb      	strh	r3, [r7, #6]
 80071f6:	4613      	mov	r3, r2
 80071f8:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8007200:	2b00      	cmp	r3, #0
 8007202:	d001      	beq.n	8007208 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8007204:	2300      	movs	r3, #0
 8007206:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 8007208:	7979      	ldrb	r1, [r7, #5]
 800720a:	7e3b      	ldrb	r3, [r7, #24]
 800720c:	9303      	str	r3, [sp, #12]
 800720e:	88fb      	ldrh	r3, [r7, #6]
 8007210:	9302      	str	r3, [sp, #8]
 8007212:	68bb      	ldr	r3, [r7, #8]
 8007214:	9301      	str	r3, [sp, #4]
 8007216:	2301      	movs	r3, #1
 8007218:	9300      	str	r3, [sp, #0]
 800721a:	2300      	movs	r3, #0
 800721c:	2200      	movs	r2, #0
 800721e:	68f8      	ldr	r0, [r7, #12]
 8007220:	f000 fb21 	bl	8007866 <USBH_LL_SubmitURB>
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8007224:	2300      	movs	r3, #0
}
 8007226:	4618      	mov	r0, r3
 8007228:	3710      	adds	r7, #16
 800722a:	46bd      	mov	sp, r7
 800722c:	bd80      	pop	{r7, pc}

0800722e <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800722e:	b580      	push	{r7, lr}
 8007230:	b088      	sub	sp, #32
 8007232:	af04      	add	r7, sp, #16
 8007234:	60f8      	str	r0, [r7, #12]
 8007236:	60b9      	str	r1, [r7, #8]
 8007238:	4611      	mov	r1, r2
 800723a:	461a      	mov	r2, r3
 800723c:	460b      	mov	r3, r1
 800723e:	80fb      	strh	r3, [r7, #6]
 8007240:	4613      	mov	r3, r2
 8007242:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 8007244:	7979      	ldrb	r1, [r7, #5]
 8007246:	2300      	movs	r3, #0
 8007248:	9303      	str	r3, [sp, #12]
 800724a:	88fb      	ldrh	r3, [r7, #6]
 800724c:	9302      	str	r3, [sp, #8]
 800724e:	68bb      	ldr	r3, [r7, #8]
 8007250:	9301      	str	r3, [sp, #4]
 8007252:	2301      	movs	r3, #1
 8007254:	9300      	str	r3, [sp, #0]
 8007256:	2300      	movs	r3, #0
 8007258:	2201      	movs	r2, #1
 800725a:	68f8      	ldr	r0, [r7, #12]
 800725c:	f000 fb03 	bl	8007866 <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 8007260:	2300      	movs	r3, #0

}
 8007262:	4618      	mov	r0, r3
 8007264:	3710      	adds	r7, #16
 8007266:	46bd      	mov	sp, r7
 8007268:	bd80      	pop	{r7, pc}

0800726a <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800726a:	b580      	push	{r7, lr}
 800726c:	b088      	sub	sp, #32
 800726e:	af04      	add	r7, sp, #16
 8007270:	60f8      	str	r0, [r7, #12]
 8007272:	60b9      	str	r1, [r7, #8]
 8007274:	4611      	mov	r1, r2
 8007276:	461a      	mov	r2, r3
 8007278:	460b      	mov	r3, r1
 800727a:	80fb      	strh	r3, [r7, #6]
 800727c:	4613      	mov	r3, r2
 800727e:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8007286:	2b00      	cmp	r3, #0
 8007288:	d001      	beq.n	800728e <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800728a:	2300      	movs	r3, #0
 800728c:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800728e:	7979      	ldrb	r1, [r7, #5]
 8007290:	7e3b      	ldrb	r3, [r7, #24]
 8007292:	9303      	str	r3, [sp, #12]
 8007294:	88fb      	ldrh	r3, [r7, #6]
 8007296:	9302      	str	r3, [sp, #8]
 8007298:	68bb      	ldr	r3, [r7, #8]
 800729a:	9301      	str	r3, [sp, #4]
 800729c:	2301      	movs	r3, #1
 800729e:	9300      	str	r3, [sp, #0]
 80072a0:	2302      	movs	r3, #2
 80072a2:	2200      	movs	r2, #0
 80072a4:	68f8      	ldr	r0, [r7, #12]
 80072a6:	f000 fade 	bl	8007866 <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 80072aa:	2300      	movs	r3, #0
}
 80072ac:	4618      	mov	r0, r3
 80072ae:	3710      	adds	r7, #16
 80072b0:	46bd      	mov	sp, r7
 80072b2:	bd80      	pop	{r7, pc}

080072b4 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 80072b4:	b580      	push	{r7, lr}
 80072b6:	b088      	sub	sp, #32
 80072b8:	af04      	add	r7, sp, #16
 80072ba:	60f8      	str	r0, [r7, #12]
 80072bc:	60b9      	str	r1, [r7, #8]
 80072be:	4611      	mov	r1, r2
 80072c0:	461a      	mov	r2, r3
 80072c2:	460b      	mov	r3, r1
 80072c4:	80fb      	strh	r3, [r7, #6]
 80072c6:	4613      	mov	r3, r2
 80072c8:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 80072ca:	7979      	ldrb	r1, [r7, #5]
 80072cc:	2300      	movs	r3, #0
 80072ce:	9303      	str	r3, [sp, #12]
 80072d0:	88fb      	ldrh	r3, [r7, #6]
 80072d2:	9302      	str	r3, [sp, #8]
 80072d4:	68bb      	ldr	r3, [r7, #8]
 80072d6:	9301      	str	r3, [sp, #4]
 80072d8:	2301      	movs	r3, #1
 80072da:	9300      	str	r3, [sp, #0]
 80072dc:	2302      	movs	r3, #2
 80072de:	2201      	movs	r2, #1
 80072e0:	68f8      	ldr	r0, [r7, #12]
 80072e2:	f000 fac0 	bl	8007866 <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 80072e6:	2300      	movs	r3, #0
}
 80072e8:	4618      	mov	r0, r3
 80072ea:	3710      	adds	r7, #16
 80072ec:	46bd      	mov	sp, r7
 80072ee:	bd80      	pop	{r7, pc}

080072f0 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80072f0:	b580      	push	{r7, lr}
 80072f2:	b086      	sub	sp, #24
 80072f4:	af04      	add	r7, sp, #16
 80072f6:	6078      	str	r0, [r7, #4]
 80072f8:	4608      	mov	r0, r1
 80072fa:	4611      	mov	r1, r2
 80072fc:	461a      	mov	r2, r3
 80072fe:	4603      	mov	r3, r0
 8007300:	70fb      	strb	r3, [r7, #3]
 8007302:	460b      	mov	r3, r1
 8007304:	70bb      	strb	r3, [r7, #2]
 8007306:	4613      	mov	r3, r2
 8007308:	707b      	strb	r3, [r7, #1]
  USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800730a:	7878      	ldrb	r0, [r7, #1]
 800730c:	78ba      	ldrb	r2, [r7, #2]
 800730e:	78f9      	ldrb	r1, [r7, #3]
 8007310:	8b3b      	ldrh	r3, [r7, #24]
 8007312:	9302      	str	r3, [sp, #8]
 8007314:	7d3b      	ldrb	r3, [r7, #20]
 8007316:	9301      	str	r3, [sp, #4]
 8007318:	7c3b      	ldrb	r3, [r7, #16]
 800731a:	9300      	str	r3, [sp, #0]
 800731c:	4603      	mov	r3, r0
 800731e:	6878      	ldr	r0, [r7, #4]
 8007320:	f000 fa53 	bl	80077ca <USBH_LL_OpenPipe>

  return USBH_OK;
 8007324:	2300      	movs	r3, #0
}
 8007326:	4618      	mov	r0, r3
 8007328:	3708      	adds	r7, #8
 800732a:	46bd      	mov	sp, r7
 800732c:	bd80      	pop	{r7, pc}

0800732e <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800732e:	b580      	push	{r7, lr}
 8007330:	b082      	sub	sp, #8
 8007332:	af00      	add	r7, sp, #0
 8007334:	6078      	str	r0, [r7, #4]
 8007336:	460b      	mov	r3, r1
 8007338:	70fb      	strb	r3, [r7, #3]
  USBH_LL_ClosePipe(phost, pipe_num);
 800733a:	78fb      	ldrb	r3, [r7, #3]
 800733c:	4619      	mov	r1, r3
 800733e:	6878      	ldr	r0, [r7, #4]
 8007340:	f000 fa72 	bl	8007828 <USBH_LL_ClosePipe>

  return USBH_OK;
 8007344:	2300      	movs	r3, #0
}
 8007346:	4618      	mov	r0, r3
 8007348:	3708      	adds	r7, #8
 800734a:	46bd      	mov	sp, r7
 800734c:	bd80      	pop	{r7, pc}

0800734e <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800734e:	b580      	push	{r7, lr}
 8007350:	b084      	sub	sp, #16
 8007352:	af00      	add	r7, sp, #0
 8007354:	6078      	str	r0, [r7, #4]
 8007356:	460b      	mov	r3, r1
 8007358:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800735a:	6878      	ldr	r0, [r7, #4]
 800735c:	f000 f836 	bl	80073cc <USBH_GetFreePipe>
 8007360:	4603      	mov	r3, r0
 8007362:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 8007364:	89fb      	ldrh	r3, [r7, #14]
 8007366:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800736a:	4293      	cmp	r3, r2
 800736c:	d00a      	beq.n	8007384 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = 0x8000U | ep_addr;
 800736e:	78fa      	ldrb	r2, [r7, #3]
 8007370:	89fb      	ldrh	r3, [r7, #14]
 8007372:	f003 030f 	and.w	r3, r3, #15
 8007376:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800737a:	6879      	ldr	r1, [r7, #4]
 800737c:	33e0      	adds	r3, #224	; 0xe0
 800737e:	009b      	lsls	r3, r3, #2
 8007380:	440b      	add	r3, r1
 8007382:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 8007384:	89fb      	ldrh	r3, [r7, #14]
 8007386:	b2db      	uxtb	r3, r3
}
 8007388:	4618      	mov	r0, r3
 800738a:	3710      	adds	r7, #16
 800738c:	46bd      	mov	sp, r7
 800738e:	bd80      	pop	{r7, pc}

08007390 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8007390:	b480      	push	{r7}
 8007392:	b083      	sub	sp, #12
 8007394:	af00      	add	r7, sp, #0
 8007396:	6078      	str	r0, [r7, #4]
 8007398:	460b      	mov	r3, r1
 800739a:	70fb      	strb	r3, [r7, #3]
  if (idx < 11U)
 800739c:	78fb      	ldrb	r3, [r7, #3]
 800739e:	2b0a      	cmp	r3, #10
 80073a0:	d80d      	bhi.n	80073be <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 80073a2:	78fb      	ldrb	r3, [r7, #3]
 80073a4:	687a      	ldr	r2, [r7, #4]
 80073a6:	33e0      	adds	r3, #224	; 0xe0
 80073a8:	009b      	lsls	r3, r3, #2
 80073aa:	4413      	add	r3, r2
 80073ac:	685a      	ldr	r2, [r3, #4]
 80073ae:	78fb      	ldrb	r3, [r7, #3]
 80073b0:	f3c2 020e 	ubfx	r2, r2, #0, #15
 80073b4:	6879      	ldr	r1, [r7, #4]
 80073b6:	33e0      	adds	r3, #224	; 0xe0
 80073b8:	009b      	lsls	r3, r3, #2
 80073ba:	440b      	add	r3, r1
 80073bc:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 80073be:	2300      	movs	r3, #0
}
 80073c0:	4618      	mov	r0, r3
 80073c2:	370c      	adds	r7, #12
 80073c4:	46bd      	mov	sp, r7
 80073c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ca:	4770      	bx	lr

080073cc <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 80073cc:	b480      	push	{r7}
 80073ce:	b085      	sub	sp, #20
 80073d0:	af00      	add	r7, sp, #0
 80073d2:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 80073d4:	2300      	movs	r3, #0
 80073d6:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < 11U ; idx++)
 80073d8:	2300      	movs	r3, #0
 80073da:	73fb      	strb	r3, [r7, #15]
 80073dc:	e00f      	b.n	80073fe <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 80073de:	7bfb      	ldrb	r3, [r7, #15]
 80073e0:	687a      	ldr	r2, [r7, #4]
 80073e2:	33e0      	adds	r3, #224	; 0xe0
 80073e4:	009b      	lsls	r3, r3, #2
 80073e6:	4413      	add	r3, r2
 80073e8:	685b      	ldr	r3, [r3, #4]
 80073ea:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d102      	bne.n	80073f8 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 80073f2:	7bfb      	ldrb	r3, [r7, #15]
 80073f4:	b29b      	uxth	r3, r3
 80073f6:	e007      	b.n	8007408 <USBH_GetFreePipe+0x3c>
  for (idx = 0U ; idx < 11U ; idx++)
 80073f8:	7bfb      	ldrb	r3, [r7, #15]
 80073fa:	3301      	adds	r3, #1
 80073fc:	73fb      	strb	r3, [r7, #15]
 80073fe:	7bfb      	ldrb	r3, [r7, #15]
 8007400:	2b0a      	cmp	r3, #10
 8007402:	d9ec      	bls.n	80073de <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 8007404:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 8007408:	4618      	mov	r0, r3
 800740a:	3714      	adds	r7, #20
 800740c:	46bd      	mov	sp, r7
 800740e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007412:	4770      	bx	lr

08007414 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 8007414:	b580      	push	{r7, lr}
 8007416:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 8007418:	2201      	movs	r2, #1
 800741a:	490e      	ldr	r1, [pc, #56]	; (8007454 <MX_USB_HOST_Init+0x40>)
 800741c:	480e      	ldr	r0, [pc, #56]	; (8007458 <MX_USB_HOST_Init+0x44>)
 800741e:	f7fe fca1 	bl	8005d64 <USBH_Init>
 8007422:	4603      	mov	r3, r0
 8007424:	2b00      	cmp	r3, #0
 8007426:	d001      	beq.n	800742c <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 8007428:	f7f9 fa66 	bl	80008f8 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800742c:	490b      	ldr	r1, [pc, #44]	; (800745c <MX_USB_HOST_Init+0x48>)
 800742e:	480a      	ldr	r0, [pc, #40]	; (8007458 <MX_USB_HOST_Init+0x44>)
 8007430:	f7fe fd26 	bl	8005e80 <USBH_RegisterClass>
 8007434:	4603      	mov	r3, r0
 8007436:	2b00      	cmp	r3, #0
 8007438:	d001      	beq.n	800743e <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800743a:	f7f9 fa5d 	bl	80008f8 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800743e:	4806      	ldr	r0, [pc, #24]	; (8007458 <MX_USB_HOST_Init+0x44>)
 8007440:	f7fe fdaa 	bl	8005f98 <USBH_Start>
 8007444:	4603      	mov	r3, r0
 8007446:	2b00      	cmp	r3, #0
 8007448:	d001      	beq.n	800744e <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800744a:	f7f9 fa55 	bl	80008f8 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800744e:	bf00      	nop
 8007450:	bd80      	pop	{r7, pc}
 8007452:	bf00      	nop
 8007454:	08007475 	.word	0x08007475
 8007458:	20000194 	.word	0x20000194
 800745c:	2000000c 	.word	0x2000000c

08007460 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 8007460:	b580      	push	{r7, lr}
 8007462:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 8007464:	4802      	ldr	r0, [pc, #8]	; (8007470 <MX_USB_HOST_Process+0x10>)
 8007466:	f7fe fda7 	bl	8005fb8 <USBH_Process>
}
 800746a:	bf00      	nop
 800746c:	bd80      	pop	{r7, pc}
 800746e:	bf00      	nop
 8007470:	20000194 	.word	0x20000194

08007474 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 8007474:	b480      	push	{r7}
 8007476:	b083      	sub	sp, #12
 8007478:	af00      	add	r7, sp, #0
 800747a:	6078      	str	r0, [r7, #4]
 800747c:	460b      	mov	r3, r1
 800747e:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 8007480:	78fb      	ldrb	r3, [r7, #3]
 8007482:	3b01      	subs	r3, #1
 8007484:	2b04      	cmp	r3, #4
 8007486:	d819      	bhi.n	80074bc <USBH_UserProcess+0x48>
 8007488:	a201      	add	r2, pc, #4	; (adr r2, 8007490 <USBH_UserProcess+0x1c>)
 800748a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800748e:	bf00      	nop
 8007490:	080074bd 	.word	0x080074bd
 8007494:	080074ad 	.word	0x080074ad
 8007498:	080074bd 	.word	0x080074bd
 800749c:	080074b5 	.word	0x080074b5
 80074a0:	080074a5 	.word	0x080074a5
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 80074a4:	4b09      	ldr	r3, [pc, #36]	; (80074cc <USBH_UserProcess+0x58>)
 80074a6:	2203      	movs	r2, #3
 80074a8:	701a      	strb	r2, [r3, #0]
  break;
 80074aa:	e008      	b.n	80074be <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 80074ac:	4b07      	ldr	r3, [pc, #28]	; (80074cc <USBH_UserProcess+0x58>)
 80074ae:	2202      	movs	r2, #2
 80074b0:	701a      	strb	r2, [r3, #0]
  break;
 80074b2:	e004      	b.n	80074be <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 80074b4:	4b05      	ldr	r3, [pc, #20]	; (80074cc <USBH_UserProcess+0x58>)
 80074b6:	2201      	movs	r2, #1
 80074b8:	701a      	strb	r2, [r3, #0]
  break;
 80074ba:	e000      	b.n	80074be <USBH_UserProcess+0x4a>

  default:
  break;
 80074bc:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 80074be:	bf00      	nop
 80074c0:	370c      	adds	r7, #12
 80074c2:	46bd      	mov	sp, r7
 80074c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074c8:	4770      	bx	lr
 80074ca:	bf00      	nop
 80074cc:	2000056c 	.word	0x2000056c

080074d0 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 80074d0:	b580      	push	{r7, lr}
 80074d2:	b08a      	sub	sp, #40	; 0x28
 80074d4:	af00      	add	r7, sp, #0
 80074d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80074d8:	f107 0314 	add.w	r3, r7, #20
 80074dc:	2200      	movs	r2, #0
 80074de:	601a      	str	r2, [r3, #0]
 80074e0:	605a      	str	r2, [r3, #4]
 80074e2:	609a      	str	r2, [r3, #8]
 80074e4:	60da      	str	r2, [r3, #12]
 80074e6:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80074f0:	d147      	bne.n	8007582 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80074f2:	2300      	movs	r3, #0
 80074f4:	613b      	str	r3, [r7, #16]
 80074f6:	4b25      	ldr	r3, [pc, #148]	; (800758c <HAL_HCD_MspInit+0xbc>)
 80074f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80074fa:	4a24      	ldr	r2, [pc, #144]	; (800758c <HAL_HCD_MspInit+0xbc>)
 80074fc:	f043 0301 	orr.w	r3, r3, #1
 8007500:	6313      	str	r3, [r2, #48]	; 0x30
 8007502:	4b22      	ldr	r3, [pc, #136]	; (800758c <HAL_HCD_MspInit+0xbc>)
 8007504:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007506:	f003 0301 	and.w	r3, r3, #1
 800750a:	613b      	str	r3, [r7, #16]
 800750c:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800750e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007512:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8007514:	2300      	movs	r3, #0
 8007516:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007518:	2300      	movs	r3, #0
 800751a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800751c:	f107 0314 	add.w	r3, r7, #20
 8007520:	4619      	mov	r1, r3
 8007522:	481b      	ldr	r0, [pc, #108]	; (8007590 <HAL_HCD_MspInit+0xc0>)
 8007524:	f7f9 fd74 	bl	8001010 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8007528:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800752c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800752e:	2302      	movs	r3, #2
 8007530:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007532:	2300      	movs	r3, #0
 8007534:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007536:	2300      	movs	r3, #0
 8007538:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800753a:	230a      	movs	r3, #10
 800753c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800753e:	f107 0314 	add.w	r3, r7, #20
 8007542:	4619      	mov	r1, r3
 8007544:	4812      	ldr	r0, [pc, #72]	; (8007590 <HAL_HCD_MspInit+0xc0>)
 8007546:	f7f9 fd63 	bl	8001010 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800754a:	4b10      	ldr	r3, [pc, #64]	; (800758c <HAL_HCD_MspInit+0xbc>)
 800754c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800754e:	4a0f      	ldr	r2, [pc, #60]	; (800758c <HAL_HCD_MspInit+0xbc>)
 8007550:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007554:	6353      	str	r3, [r2, #52]	; 0x34
 8007556:	2300      	movs	r3, #0
 8007558:	60fb      	str	r3, [r7, #12]
 800755a:	4b0c      	ldr	r3, [pc, #48]	; (800758c <HAL_HCD_MspInit+0xbc>)
 800755c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800755e:	4a0b      	ldr	r2, [pc, #44]	; (800758c <HAL_HCD_MspInit+0xbc>)
 8007560:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007564:	6453      	str	r3, [r2, #68]	; 0x44
 8007566:	4b09      	ldr	r3, [pc, #36]	; (800758c <HAL_HCD_MspInit+0xbc>)
 8007568:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800756a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800756e:	60fb      	str	r3, [r7, #12]
 8007570:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8007572:	2200      	movs	r2, #0
 8007574:	2100      	movs	r1, #0
 8007576:	2043      	movs	r0, #67	; 0x43
 8007578:	f7f9 fd13 	bl	8000fa2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800757c:	2043      	movs	r0, #67	; 0x43
 800757e:	f7f9 fd2c 	bl	8000fda <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8007582:	bf00      	nop
 8007584:	3728      	adds	r7, #40	; 0x28
 8007586:	46bd      	mov	sp, r7
 8007588:	bd80      	pop	{r7, pc}
 800758a:	bf00      	nop
 800758c:	40023800 	.word	0x40023800
 8007590:	40020000 	.word	0x40020000

08007594 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8007594:	b580      	push	{r7, lr}
 8007596:	b082      	sub	sp, #8
 8007598:	af00      	add	r7, sp, #0
 800759a:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 80075a2:	4618      	mov	r0, r3
 80075a4:	f7ff f8db 	bl	800675e <USBH_LL_IncTimer>
}
 80075a8:	bf00      	nop
 80075aa:	3708      	adds	r7, #8
 80075ac:	46bd      	mov	sp, r7
 80075ae:	bd80      	pop	{r7, pc}

080075b0 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 80075b0:	b580      	push	{r7, lr}
 80075b2:	b082      	sub	sp, #8
 80075b4:	af00      	add	r7, sp, #0
 80075b6:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 80075be:	4618      	mov	r0, r3
 80075c0:	f7ff f913 	bl	80067ea <USBH_LL_Connect>
}
 80075c4:	bf00      	nop
 80075c6:	3708      	adds	r7, #8
 80075c8:	46bd      	mov	sp, r7
 80075ca:	bd80      	pop	{r7, pc}

080075cc <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 80075cc:	b580      	push	{r7, lr}
 80075ce:	b082      	sub	sp, #8
 80075d0:	af00      	add	r7, sp, #0
 80075d2:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 80075da:	4618      	mov	r0, r3
 80075dc:	f7ff f91c 	bl	8006818 <USBH_LL_Disconnect>
}
 80075e0:	bf00      	nop
 80075e2:	3708      	adds	r7, #8
 80075e4:	46bd      	mov	sp, r7
 80075e6:	bd80      	pop	{r7, pc}

080075e8 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 80075e8:	b480      	push	{r7}
 80075ea:	b083      	sub	sp, #12
 80075ec:	af00      	add	r7, sp, #0
 80075ee:	6078      	str	r0, [r7, #4]
 80075f0:	460b      	mov	r3, r1
 80075f2:	70fb      	strb	r3, [r7, #3]
 80075f4:	4613      	mov	r3, r2
 80075f6:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 80075f8:	bf00      	nop
 80075fa:	370c      	adds	r7, #12
 80075fc:	46bd      	mov	sp, r7
 80075fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007602:	4770      	bx	lr

08007604 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8007604:	b580      	push	{r7, lr}
 8007606:	b082      	sub	sp, #8
 8007608:	af00      	add	r7, sp, #0
 800760a:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8007612:	4618      	mov	r0, r3
 8007614:	f7ff f8cd 	bl	80067b2 <USBH_LL_PortEnabled>
}
 8007618:	bf00      	nop
 800761a:	3708      	adds	r7, #8
 800761c:	46bd      	mov	sp, r7
 800761e:	bd80      	pop	{r7, pc}

08007620 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8007620:	b580      	push	{r7, lr}
 8007622:	b082      	sub	sp, #8
 8007624:	af00      	add	r7, sp, #0
 8007626:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800762e:	4618      	mov	r0, r3
 8007630:	f7ff f8cd 	bl	80067ce <USBH_LL_PortDisabled>
}
 8007634:	bf00      	nop
 8007636:	3708      	adds	r7, #8
 8007638:	46bd      	mov	sp, r7
 800763a:	bd80      	pop	{r7, pc}

0800763c <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800763c:	b580      	push	{r7, lr}
 800763e:	b082      	sub	sp, #8
 8007640:	af00      	add	r7, sp, #0
 8007642:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800764a:	2b01      	cmp	r3, #1
 800764c:	d12a      	bne.n	80076a4 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800764e:	4a18      	ldr	r2, [pc, #96]	; (80076b0 <USBH_LL_Init+0x74>)
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
  phost->pData = &hhcd_USB_OTG_FS;
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	4a15      	ldr	r2, [pc, #84]	; (80076b0 <USBH_LL_Init+0x74>)
 800765a:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800765e:	4b14      	ldr	r3, [pc, #80]	; (80076b0 <USBH_LL_Init+0x74>)
 8007660:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8007664:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 8007666:	4b12      	ldr	r3, [pc, #72]	; (80076b0 <USBH_LL_Init+0x74>)
 8007668:	2208      	movs	r2, #8
 800766a:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800766c:	4b10      	ldr	r3, [pc, #64]	; (80076b0 <USBH_LL_Init+0x74>)
 800766e:	2201      	movs	r2, #1
 8007670:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8007672:	4b0f      	ldr	r3, [pc, #60]	; (80076b0 <USBH_LL_Init+0x74>)
 8007674:	2200      	movs	r2, #0
 8007676:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8007678:	4b0d      	ldr	r3, [pc, #52]	; (80076b0 <USBH_LL_Init+0x74>)
 800767a:	2202      	movs	r2, #2
 800767c:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800767e:	4b0c      	ldr	r3, [pc, #48]	; (80076b0 <USBH_LL_Init+0x74>)
 8007680:	2200      	movs	r2, #0
 8007682:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8007684:	480a      	ldr	r0, [pc, #40]	; (80076b0 <USBH_LL_Init+0x74>)
 8007686:	f7f9 fe78 	bl	800137a <HAL_HCD_Init>
 800768a:	4603      	mov	r3, r0
 800768c:	2b00      	cmp	r3, #0
 800768e:	d001      	beq.n	8007694 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 8007690:	f7f9 f932 	bl	80008f8 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 8007694:	4806      	ldr	r0, [pc, #24]	; (80076b0 <USBH_LL_Init+0x74>)
 8007696:	f7fa fa5c 	bl	8001b52 <HAL_HCD_GetCurrentFrame>
 800769a:	4603      	mov	r3, r0
 800769c:	4619      	mov	r1, r3
 800769e:	6878      	ldr	r0, [r7, #4]
 80076a0:	f7ff f84e 	bl	8006740 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 80076a4:	2300      	movs	r3, #0
}
 80076a6:	4618      	mov	r0, r3
 80076a8:	3708      	adds	r7, #8
 80076aa:	46bd      	mov	sp, r7
 80076ac:	bd80      	pop	{r7, pc}
 80076ae:	bf00      	nop
 80076b0:	20000570 	.word	0x20000570

080076b4 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 80076b4:	b580      	push	{r7, lr}
 80076b6:	b084      	sub	sp, #16
 80076b8:	af00      	add	r7, sp, #0
 80076ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80076bc:	2300      	movs	r3, #0
 80076be:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80076c0:	2300      	movs	r3, #0
 80076c2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80076ca:	4618      	mov	r0, r3
 80076cc:	f7fa f9cb 	bl	8001a66 <HAL_HCD_Start>
 80076d0:	4603      	mov	r3, r0
 80076d2:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80076d4:	7bfb      	ldrb	r3, [r7, #15]
 80076d6:	4618      	mov	r0, r3
 80076d8:	f000 f95c 	bl	8007994 <USBH_Get_USB_Status>
 80076dc:	4603      	mov	r3, r0
 80076de:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80076e0:	7bbb      	ldrb	r3, [r7, #14]
}
 80076e2:	4618      	mov	r0, r3
 80076e4:	3710      	adds	r7, #16
 80076e6:	46bd      	mov	sp, r7
 80076e8:	bd80      	pop	{r7, pc}

080076ea <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 80076ea:	b580      	push	{r7, lr}
 80076ec:	b084      	sub	sp, #16
 80076ee:	af00      	add	r7, sp, #0
 80076f0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80076f2:	2300      	movs	r3, #0
 80076f4:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80076f6:	2300      	movs	r3, #0
 80076f8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8007700:	4618      	mov	r0, r3
 8007702:	f7fa f9d3 	bl	8001aac <HAL_HCD_Stop>
 8007706:	4603      	mov	r3, r0
 8007708:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800770a:	7bfb      	ldrb	r3, [r7, #15]
 800770c:	4618      	mov	r0, r3
 800770e:	f000 f941 	bl	8007994 <USBH_Get_USB_Status>
 8007712:	4603      	mov	r3, r0
 8007714:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007716:	7bbb      	ldrb	r3, [r7, #14]
}
 8007718:	4618      	mov	r0, r3
 800771a:	3710      	adds	r7, #16
 800771c:	46bd      	mov	sp, r7
 800771e:	bd80      	pop	{r7, pc}

08007720 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 8007720:	b580      	push	{r7, lr}
 8007722:	b084      	sub	sp, #16
 8007724:	af00      	add	r7, sp, #0
 8007726:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 8007728:	2301      	movs	r3, #1
 800772a:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8007732:	4618      	mov	r0, r3
 8007734:	f7fa fa1b 	bl	8001b6e <HAL_HCD_GetCurrentSpeed>
 8007738:	4603      	mov	r3, r0
 800773a:	2b02      	cmp	r3, #2
 800773c:	d00c      	beq.n	8007758 <USBH_LL_GetSpeed+0x38>
 800773e:	2b02      	cmp	r3, #2
 8007740:	d80d      	bhi.n	800775e <USBH_LL_GetSpeed+0x3e>
 8007742:	2b00      	cmp	r3, #0
 8007744:	d002      	beq.n	800774c <USBH_LL_GetSpeed+0x2c>
 8007746:	2b01      	cmp	r3, #1
 8007748:	d003      	beq.n	8007752 <USBH_LL_GetSpeed+0x32>
 800774a:	e008      	b.n	800775e <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800774c:	2300      	movs	r3, #0
 800774e:	73fb      	strb	r3, [r7, #15]
    break;
 8007750:	e008      	b.n	8007764 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 8007752:	2301      	movs	r3, #1
 8007754:	73fb      	strb	r3, [r7, #15]
    break;
 8007756:	e005      	b.n	8007764 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 8007758:	2302      	movs	r3, #2
 800775a:	73fb      	strb	r3, [r7, #15]
    break;
 800775c:	e002      	b.n	8007764 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800775e:	2301      	movs	r3, #1
 8007760:	73fb      	strb	r3, [r7, #15]
    break;
 8007762:	bf00      	nop
  }
  return  speed;
 8007764:	7bfb      	ldrb	r3, [r7, #15]
}
 8007766:	4618      	mov	r0, r3
 8007768:	3710      	adds	r7, #16
 800776a:	46bd      	mov	sp, r7
 800776c:	bd80      	pop	{r7, pc}

0800776e <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800776e:	b580      	push	{r7, lr}
 8007770:	b084      	sub	sp, #16
 8007772:	af00      	add	r7, sp, #0
 8007774:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007776:	2300      	movs	r3, #0
 8007778:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800777a:	2300      	movs	r3, #0
 800777c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8007784:	4618      	mov	r0, r3
 8007786:	f7fa f9ae 	bl	8001ae6 <HAL_HCD_ResetPort>
 800778a:	4603      	mov	r3, r0
 800778c:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800778e:	7bfb      	ldrb	r3, [r7, #15]
 8007790:	4618      	mov	r0, r3
 8007792:	f000 f8ff 	bl	8007994 <USBH_Get_USB_Status>
 8007796:	4603      	mov	r3, r0
 8007798:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800779a:	7bbb      	ldrb	r3, [r7, #14]
}
 800779c:	4618      	mov	r0, r3
 800779e:	3710      	adds	r7, #16
 80077a0:	46bd      	mov	sp, r7
 80077a2:	bd80      	pop	{r7, pc}

080077a4 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80077a4:	b580      	push	{r7, lr}
 80077a6:	b082      	sub	sp, #8
 80077a8:	af00      	add	r7, sp, #0
 80077aa:	6078      	str	r0, [r7, #4]
 80077ac:	460b      	mov	r3, r1
 80077ae:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80077b6:	78fa      	ldrb	r2, [r7, #3]
 80077b8:	4611      	mov	r1, r2
 80077ba:	4618      	mov	r0, r3
 80077bc:	f7fa f9b5 	bl	8001b2a <HAL_HCD_HC_GetXferCount>
 80077c0:	4603      	mov	r3, r0
}
 80077c2:	4618      	mov	r0, r3
 80077c4:	3708      	adds	r7, #8
 80077c6:	46bd      	mov	sp, r7
 80077c8:	bd80      	pop	{r7, pc}

080077ca <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80077ca:	b590      	push	{r4, r7, lr}
 80077cc:	b089      	sub	sp, #36	; 0x24
 80077ce:	af04      	add	r7, sp, #16
 80077d0:	6078      	str	r0, [r7, #4]
 80077d2:	4608      	mov	r0, r1
 80077d4:	4611      	mov	r1, r2
 80077d6:	461a      	mov	r2, r3
 80077d8:	4603      	mov	r3, r0
 80077da:	70fb      	strb	r3, [r7, #3]
 80077dc:	460b      	mov	r3, r1
 80077de:	70bb      	strb	r3, [r7, #2]
 80077e0:	4613      	mov	r3, r2
 80077e2:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80077e4:	2300      	movs	r3, #0
 80077e6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80077e8:	2300      	movs	r3, #0
 80077ea:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 80077f2:	787c      	ldrb	r4, [r7, #1]
 80077f4:	78ba      	ldrb	r2, [r7, #2]
 80077f6:	78f9      	ldrb	r1, [r7, #3]
 80077f8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80077fa:	9302      	str	r3, [sp, #8]
 80077fc:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8007800:	9301      	str	r3, [sp, #4]
 8007802:	f897 3020 	ldrb.w	r3, [r7, #32]
 8007806:	9300      	str	r3, [sp, #0]
 8007808:	4623      	mov	r3, r4
 800780a:	f7f9 fe18 	bl	800143e <HAL_HCD_HC_Init>
 800780e:	4603      	mov	r3, r0
 8007810:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 8007812:	7bfb      	ldrb	r3, [r7, #15]
 8007814:	4618      	mov	r0, r3
 8007816:	f000 f8bd 	bl	8007994 <USBH_Get_USB_Status>
 800781a:	4603      	mov	r3, r0
 800781c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800781e:	7bbb      	ldrb	r3, [r7, #14]
}
 8007820:	4618      	mov	r0, r3
 8007822:	3714      	adds	r7, #20
 8007824:	46bd      	mov	sp, r7
 8007826:	bd90      	pop	{r4, r7, pc}

08007828 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8007828:	b580      	push	{r7, lr}
 800782a:	b084      	sub	sp, #16
 800782c:	af00      	add	r7, sp, #0
 800782e:	6078      	str	r0, [r7, #4]
 8007830:	460b      	mov	r3, r1
 8007832:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007834:	2300      	movs	r3, #0
 8007836:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007838:	2300      	movs	r3, #0
 800783a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8007842:	78fa      	ldrb	r2, [r7, #3]
 8007844:	4611      	mov	r1, r2
 8007846:	4618      	mov	r0, r3
 8007848:	f7f9 fe88 	bl	800155c <HAL_HCD_HC_Halt>
 800784c:	4603      	mov	r3, r0
 800784e:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8007850:	7bfb      	ldrb	r3, [r7, #15]
 8007852:	4618      	mov	r0, r3
 8007854:	f000 f89e 	bl	8007994 <USBH_Get_USB_Status>
 8007858:	4603      	mov	r3, r0
 800785a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800785c:	7bbb      	ldrb	r3, [r7, #14]
}
 800785e:	4618      	mov	r0, r3
 8007860:	3710      	adds	r7, #16
 8007862:	46bd      	mov	sp, r7
 8007864:	bd80      	pop	{r7, pc}

08007866 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 8007866:	b590      	push	{r4, r7, lr}
 8007868:	b089      	sub	sp, #36	; 0x24
 800786a:	af04      	add	r7, sp, #16
 800786c:	6078      	str	r0, [r7, #4]
 800786e:	4608      	mov	r0, r1
 8007870:	4611      	mov	r1, r2
 8007872:	461a      	mov	r2, r3
 8007874:	4603      	mov	r3, r0
 8007876:	70fb      	strb	r3, [r7, #3]
 8007878:	460b      	mov	r3, r1
 800787a:	70bb      	strb	r3, [r7, #2]
 800787c:	4613      	mov	r3, r2
 800787e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007880:	2300      	movs	r3, #0
 8007882:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007884:	2300      	movs	r3, #0
 8007886:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800788e:	787c      	ldrb	r4, [r7, #1]
 8007890:	78ba      	ldrb	r2, [r7, #2]
 8007892:	78f9      	ldrb	r1, [r7, #3]
 8007894:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8007898:	9303      	str	r3, [sp, #12]
 800789a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800789c:	9302      	str	r3, [sp, #8]
 800789e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078a0:	9301      	str	r3, [sp, #4]
 80078a2:	f897 3020 	ldrb.w	r3, [r7, #32]
 80078a6:	9300      	str	r3, [sp, #0]
 80078a8:	4623      	mov	r3, r4
 80078aa:	f7f9 fe7b 	bl	80015a4 <HAL_HCD_HC_SubmitRequest>
 80078ae:	4603      	mov	r3, r0
 80078b0:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 80078b2:	7bfb      	ldrb	r3, [r7, #15]
 80078b4:	4618      	mov	r0, r3
 80078b6:	f000 f86d 	bl	8007994 <USBH_Get_USB_Status>
 80078ba:	4603      	mov	r3, r0
 80078bc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80078be:	7bbb      	ldrb	r3, [r7, #14]
}
 80078c0:	4618      	mov	r0, r3
 80078c2:	3714      	adds	r7, #20
 80078c4:	46bd      	mov	sp, r7
 80078c6:	bd90      	pop	{r4, r7, pc}

080078c8 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80078c8:	b580      	push	{r7, lr}
 80078ca:	b082      	sub	sp, #8
 80078cc:	af00      	add	r7, sp, #0
 80078ce:	6078      	str	r0, [r7, #4]
 80078d0:	460b      	mov	r3, r1
 80078d2:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80078da:	78fa      	ldrb	r2, [r7, #3]
 80078dc:	4611      	mov	r1, r2
 80078de:	4618      	mov	r0, r3
 80078e0:	f7fa f90f 	bl	8001b02 <HAL_HCD_HC_GetURBState>
 80078e4:	4603      	mov	r3, r0
}
 80078e6:	4618      	mov	r0, r3
 80078e8:	3708      	adds	r7, #8
 80078ea:	46bd      	mov	sp, r7
 80078ec:	bd80      	pop	{r7, pc}

080078ee <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 80078ee:	b580      	push	{r7, lr}
 80078f0:	b082      	sub	sp, #8
 80078f2:	af00      	add	r7, sp, #0
 80078f4:	6078      	str	r0, [r7, #4]
 80078f6:	460b      	mov	r3, r1
 80078f8:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 8007900:	2b01      	cmp	r3, #1
 8007902:	d103      	bne.n	800790c <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 8007904:	78fb      	ldrb	r3, [r7, #3]
 8007906:	4618      	mov	r0, r3
 8007908:	f000 f870 	bl	80079ec <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800790c:	20c8      	movs	r0, #200	; 0xc8
 800790e:	f7f9 fa49 	bl	8000da4 <HAL_Delay>
  return USBH_OK;
 8007912:	2300      	movs	r3, #0
}
 8007914:	4618      	mov	r0, r3
 8007916:	3708      	adds	r7, #8
 8007918:	46bd      	mov	sp, r7
 800791a:	bd80      	pop	{r7, pc}

0800791c <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800791c:	b480      	push	{r7}
 800791e:	b085      	sub	sp, #20
 8007920:	af00      	add	r7, sp, #0
 8007922:	6078      	str	r0, [r7, #4]
 8007924:	460b      	mov	r3, r1
 8007926:	70fb      	strb	r3, [r7, #3]
 8007928:	4613      	mov	r3, r2
 800792a:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8007932:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 8007934:	78fb      	ldrb	r3, [r7, #3]
 8007936:	68fa      	ldr	r2, [r7, #12]
 8007938:	212c      	movs	r1, #44	; 0x2c
 800793a:	fb01 f303 	mul.w	r3, r1, r3
 800793e:	4413      	add	r3, r2
 8007940:	333b      	adds	r3, #59	; 0x3b
 8007942:	781b      	ldrb	r3, [r3, #0]
 8007944:	2b00      	cmp	r3, #0
 8007946:	d009      	beq.n	800795c <USBH_LL_SetToggle+0x40>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 8007948:	78fb      	ldrb	r3, [r7, #3]
 800794a:	68fa      	ldr	r2, [r7, #12]
 800794c:	212c      	movs	r1, #44	; 0x2c
 800794e:	fb01 f303 	mul.w	r3, r1, r3
 8007952:	4413      	add	r3, r2
 8007954:	3354      	adds	r3, #84	; 0x54
 8007956:	78ba      	ldrb	r2, [r7, #2]
 8007958:	701a      	strb	r2, [r3, #0]
 800795a:	e008      	b.n	800796e <USBH_LL_SetToggle+0x52>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800795c:	78fb      	ldrb	r3, [r7, #3]
 800795e:	68fa      	ldr	r2, [r7, #12]
 8007960:	212c      	movs	r1, #44	; 0x2c
 8007962:	fb01 f303 	mul.w	r3, r1, r3
 8007966:	4413      	add	r3, r2
 8007968:	3355      	adds	r3, #85	; 0x55
 800796a:	78ba      	ldrb	r2, [r7, #2]
 800796c:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800796e:	2300      	movs	r3, #0
}
 8007970:	4618      	mov	r0, r3
 8007972:	3714      	adds	r7, #20
 8007974:	46bd      	mov	sp, r7
 8007976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800797a:	4770      	bx	lr

0800797c <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800797c:	b580      	push	{r7, lr}
 800797e:	b082      	sub	sp, #8
 8007980:	af00      	add	r7, sp, #0
 8007982:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8007984:	6878      	ldr	r0, [r7, #4]
 8007986:	f7f9 fa0d 	bl	8000da4 <HAL_Delay>
}
 800798a:	bf00      	nop
 800798c:	3708      	adds	r7, #8
 800798e:	46bd      	mov	sp, r7
 8007990:	bd80      	pop	{r7, pc}
	...

08007994 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8007994:	b480      	push	{r7}
 8007996:	b085      	sub	sp, #20
 8007998:	af00      	add	r7, sp, #0
 800799a:	4603      	mov	r3, r0
 800799c:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800799e:	2300      	movs	r3, #0
 80079a0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80079a2:	79fb      	ldrb	r3, [r7, #7]
 80079a4:	2b03      	cmp	r3, #3
 80079a6:	d817      	bhi.n	80079d8 <USBH_Get_USB_Status+0x44>
 80079a8:	a201      	add	r2, pc, #4	; (adr r2, 80079b0 <USBH_Get_USB_Status+0x1c>)
 80079aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079ae:	bf00      	nop
 80079b0:	080079c1 	.word	0x080079c1
 80079b4:	080079c7 	.word	0x080079c7
 80079b8:	080079cd 	.word	0x080079cd
 80079bc:	080079d3 	.word	0x080079d3
  {
    case HAL_OK :
      usb_status = USBH_OK;
 80079c0:	2300      	movs	r3, #0
 80079c2:	73fb      	strb	r3, [r7, #15]
    break;
 80079c4:	e00b      	b.n	80079de <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 80079c6:	2302      	movs	r3, #2
 80079c8:	73fb      	strb	r3, [r7, #15]
    break;
 80079ca:	e008      	b.n	80079de <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 80079cc:	2301      	movs	r3, #1
 80079ce:	73fb      	strb	r3, [r7, #15]
    break;
 80079d0:	e005      	b.n	80079de <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 80079d2:	2302      	movs	r3, #2
 80079d4:	73fb      	strb	r3, [r7, #15]
    break;
 80079d6:	e002      	b.n	80079de <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 80079d8:	2302      	movs	r3, #2
 80079da:	73fb      	strb	r3, [r7, #15]
    break;
 80079dc:	bf00      	nop
  }
  return usb_status;
 80079de:	7bfb      	ldrb	r3, [r7, #15]
}
 80079e0:	4618      	mov	r0, r3
 80079e2:	3714      	adds	r7, #20
 80079e4:	46bd      	mov	sp, r7
 80079e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ea:	4770      	bx	lr

080079ec <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 80079ec:	b580      	push	{r7, lr}
 80079ee:	b084      	sub	sp, #16
 80079f0:	af00      	add	r7, sp, #0
 80079f2:	4603      	mov	r3, r0
 80079f4:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 80079f6:	79fb      	ldrb	r3, [r7, #7]
 80079f8:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 80079fa:	79fb      	ldrb	r3, [r7, #7]
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d102      	bne.n	8007a06 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_SET;
 8007a00:	2301      	movs	r3, #1
 8007a02:	73fb      	strb	r3, [r7, #15]
 8007a04:	e001      	b.n	8007a0a <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 8007a06:	2300      	movs	r3, #0
 8007a08:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 8007a0a:	7bfb      	ldrb	r3, [r7, #15]
 8007a0c:	461a      	mov	r2, r3
 8007a0e:	2101      	movs	r1, #1
 8007a10:	4803      	ldr	r0, [pc, #12]	; (8007a20 <MX_DriverVbusFS+0x34>)
 8007a12:	f7f9 fc99 	bl	8001348 <HAL_GPIO_WritePin>
}
 8007a16:	bf00      	nop
 8007a18:	3710      	adds	r7, #16
 8007a1a:	46bd      	mov	sp, r7
 8007a1c:	bd80      	pop	{r7, pc}
 8007a1e:	bf00      	nop
 8007a20:	40020800 	.word	0x40020800

08007a24 <malloc>:
 8007a24:	4b02      	ldr	r3, [pc, #8]	; (8007a30 <malloc+0xc>)
 8007a26:	4601      	mov	r1, r0
 8007a28:	6818      	ldr	r0, [r3, #0]
 8007a2a:	f000 b82b 	b.w	8007a84 <_malloc_r>
 8007a2e:	bf00      	nop
 8007a30:	20000078 	.word	0x20000078

08007a34 <free>:
 8007a34:	4b02      	ldr	r3, [pc, #8]	; (8007a40 <free+0xc>)
 8007a36:	4601      	mov	r1, r0
 8007a38:	6818      	ldr	r0, [r3, #0]
 8007a3a:	f000 b8f3 	b.w	8007c24 <_free_r>
 8007a3e:	bf00      	nop
 8007a40:	20000078 	.word	0x20000078

08007a44 <sbrk_aligned>:
 8007a44:	b570      	push	{r4, r5, r6, lr}
 8007a46:	4e0e      	ldr	r6, [pc, #56]	; (8007a80 <sbrk_aligned+0x3c>)
 8007a48:	460c      	mov	r4, r1
 8007a4a:	6831      	ldr	r1, [r6, #0]
 8007a4c:	4605      	mov	r5, r0
 8007a4e:	b911      	cbnz	r1, 8007a56 <sbrk_aligned+0x12>
 8007a50:	f000 f8ac 	bl	8007bac <_sbrk_r>
 8007a54:	6030      	str	r0, [r6, #0]
 8007a56:	4621      	mov	r1, r4
 8007a58:	4628      	mov	r0, r5
 8007a5a:	f000 f8a7 	bl	8007bac <_sbrk_r>
 8007a5e:	1c43      	adds	r3, r0, #1
 8007a60:	d00a      	beq.n	8007a78 <sbrk_aligned+0x34>
 8007a62:	1cc4      	adds	r4, r0, #3
 8007a64:	f024 0403 	bic.w	r4, r4, #3
 8007a68:	42a0      	cmp	r0, r4
 8007a6a:	d007      	beq.n	8007a7c <sbrk_aligned+0x38>
 8007a6c:	1a21      	subs	r1, r4, r0
 8007a6e:	4628      	mov	r0, r5
 8007a70:	f000 f89c 	bl	8007bac <_sbrk_r>
 8007a74:	3001      	adds	r0, #1
 8007a76:	d101      	bne.n	8007a7c <sbrk_aligned+0x38>
 8007a78:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8007a7c:	4620      	mov	r0, r4
 8007a7e:	bd70      	pop	{r4, r5, r6, pc}
 8007a80:	20000878 	.word	0x20000878

08007a84 <_malloc_r>:
 8007a84:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007a88:	1ccd      	adds	r5, r1, #3
 8007a8a:	f025 0503 	bic.w	r5, r5, #3
 8007a8e:	3508      	adds	r5, #8
 8007a90:	2d0c      	cmp	r5, #12
 8007a92:	bf38      	it	cc
 8007a94:	250c      	movcc	r5, #12
 8007a96:	2d00      	cmp	r5, #0
 8007a98:	4607      	mov	r7, r0
 8007a9a:	db01      	blt.n	8007aa0 <_malloc_r+0x1c>
 8007a9c:	42a9      	cmp	r1, r5
 8007a9e:	d905      	bls.n	8007aac <_malloc_r+0x28>
 8007aa0:	230c      	movs	r3, #12
 8007aa2:	603b      	str	r3, [r7, #0]
 8007aa4:	2600      	movs	r6, #0
 8007aa6:	4630      	mov	r0, r6
 8007aa8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007aac:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8007b80 <_malloc_r+0xfc>
 8007ab0:	f000 f868 	bl	8007b84 <__malloc_lock>
 8007ab4:	f8d8 3000 	ldr.w	r3, [r8]
 8007ab8:	461c      	mov	r4, r3
 8007aba:	bb5c      	cbnz	r4, 8007b14 <_malloc_r+0x90>
 8007abc:	4629      	mov	r1, r5
 8007abe:	4638      	mov	r0, r7
 8007ac0:	f7ff ffc0 	bl	8007a44 <sbrk_aligned>
 8007ac4:	1c43      	adds	r3, r0, #1
 8007ac6:	4604      	mov	r4, r0
 8007ac8:	d155      	bne.n	8007b76 <_malloc_r+0xf2>
 8007aca:	f8d8 4000 	ldr.w	r4, [r8]
 8007ace:	4626      	mov	r6, r4
 8007ad0:	2e00      	cmp	r6, #0
 8007ad2:	d145      	bne.n	8007b60 <_malloc_r+0xdc>
 8007ad4:	2c00      	cmp	r4, #0
 8007ad6:	d048      	beq.n	8007b6a <_malloc_r+0xe6>
 8007ad8:	6823      	ldr	r3, [r4, #0]
 8007ada:	4631      	mov	r1, r6
 8007adc:	4638      	mov	r0, r7
 8007ade:	eb04 0903 	add.w	r9, r4, r3
 8007ae2:	f000 f863 	bl	8007bac <_sbrk_r>
 8007ae6:	4581      	cmp	r9, r0
 8007ae8:	d13f      	bne.n	8007b6a <_malloc_r+0xe6>
 8007aea:	6821      	ldr	r1, [r4, #0]
 8007aec:	1a6d      	subs	r5, r5, r1
 8007aee:	4629      	mov	r1, r5
 8007af0:	4638      	mov	r0, r7
 8007af2:	f7ff ffa7 	bl	8007a44 <sbrk_aligned>
 8007af6:	3001      	adds	r0, #1
 8007af8:	d037      	beq.n	8007b6a <_malloc_r+0xe6>
 8007afa:	6823      	ldr	r3, [r4, #0]
 8007afc:	442b      	add	r3, r5
 8007afe:	6023      	str	r3, [r4, #0]
 8007b00:	f8d8 3000 	ldr.w	r3, [r8]
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d038      	beq.n	8007b7a <_malloc_r+0xf6>
 8007b08:	685a      	ldr	r2, [r3, #4]
 8007b0a:	42a2      	cmp	r2, r4
 8007b0c:	d12b      	bne.n	8007b66 <_malloc_r+0xe2>
 8007b0e:	2200      	movs	r2, #0
 8007b10:	605a      	str	r2, [r3, #4]
 8007b12:	e00f      	b.n	8007b34 <_malloc_r+0xb0>
 8007b14:	6822      	ldr	r2, [r4, #0]
 8007b16:	1b52      	subs	r2, r2, r5
 8007b18:	d41f      	bmi.n	8007b5a <_malloc_r+0xd6>
 8007b1a:	2a0b      	cmp	r2, #11
 8007b1c:	d917      	bls.n	8007b4e <_malloc_r+0xca>
 8007b1e:	1961      	adds	r1, r4, r5
 8007b20:	42a3      	cmp	r3, r4
 8007b22:	6025      	str	r5, [r4, #0]
 8007b24:	bf18      	it	ne
 8007b26:	6059      	strne	r1, [r3, #4]
 8007b28:	6863      	ldr	r3, [r4, #4]
 8007b2a:	bf08      	it	eq
 8007b2c:	f8c8 1000 	streq.w	r1, [r8]
 8007b30:	5162      	str	r2, [r4, r5]
 8007b32:	604b      	str	r3, [r1, #4]
 8007b34:	4638      	mov	r0, r7
 8007b36:	f104 060b 	add.w	r6, r4, #11
 8007b3a:	f000 f829 	bl	8007b90 <__malloc_unlock>
 8007b3e:	f026 0607 	bic.w	r6, r6, #7
 8007b42:	1d23      	adds	r3, r4, #4
 8007b44:	1af2      	subs	r2, r6, r3
 8007b46:	d0ae      	beq.n	8007aa6 <_malloc_r+0x22>
 8007b48:	1b9b      	subs	r3, r3, r6
 8007b4a:	50a3      	str	r3, [r4, r2]
 8007b4c:	e7ab      	b.n	8007aa6 <_malloc_r+0x22>
 8007b4e:	42a3      	cmp	r3, r4
 8007b50:	6862      	ldr	r2, [r4, #4]
 8007b52:	d1dd      	bne.n	8007b10 <_malloc_r+0x8c>
 8007b54:	f8c8 2000 	str.w	r2, [r8]
 8007b58:	e7ec      	b.n	8007b34 <_malloc_r+0xb0>
 8007b5a:	4623      	mov	r3, r4
 8007b5c:	6864      	ldr	r4, [r4, #4]
 8007b5e:	e7ac      	b.n	8007aba <_malloc_r+0x36>
 8007b60:	4634      	mov	r4, r6
 8007b62:	6876      	ldr	r6, [r6, #4]
 8007b64:	e7b4      	b.n	8007ad0 <_malloc_r+0x4c>
 8007b66:	4613      	mov	r3, r2
 8007b68:	e7cc      	b.n	8007b04 <_malloc_r+0x80>
 8007b6a:	230c      	movs	r3, #12
 8007b6c:	603b      	str	r3, [r7, #0]
 8007b6e:	4638      	mov	r0, r7
 8007b70:	f000 f80e 	bl	8007b90 <__malloc_unlock>
 8007b74:	e797      	b.n	8007aa6 <_malloc_r+0x22>
 8007b76:	6025      	str	r5, [r4, #0]
 8007b78:	e7dc      	b.n	8007b34 <_malloc_r+0xb0>
 8007b7a:	605b      	str	r3, [r3, #4]
 8007b7c:	deff      	udf	#255	; 0xff
 8007b7e:	bf00      	nop
 8007b80:	20000874 	.word	0x20000874

08007b84 <__malloc_lock>:
 8007b84:	4801      	ldr	r0, [pc, #4]	; (8007b8c <__malloc_lock+0x8>)
 8007b86:	f000 b84b 	b.w	8007c20 <__retarget_lock_acquire_recursive>
 8007b8a:	bf00      	nop
 8007b8c:	200009b8 	.word	0x200009b8

08007b90 <__malloc_unlock>:
 8007b90:	4801      	ldr	r0, [pc, #4]	; (8007b98 <__malloc_unlock+0x8>)
 8007b92:	f000 b846 	b.w	8007c22 <__retarget_lock_release_recursive>
 8007b96:	bf00      	nop
 8007b98:	200009b8 	.word	0x200009b8

08007b9c <memset>:
 8007b9c:	4402      	add	r2, r0
 8007b9e:	4603      	mov	r3, r0
 8007ba0:	4293      	cmp	r3, r2
 8007ba2:	d100      	bne.n	8007ba6 <memset+0xa>
 8007ba4:	4770      	bx	lr
 8007ba6:	f803 1b01 	strb.w	r1, [r3], #1
 8007baa:	e7f9      	b.n	8007ba0 <memset+0x4>

08007bac <_sbrk_r>:
 8007bac:	b538      	push	{r3, r4, r5, lr}
 8007bae:	4d06      	ldr	r5, [pc, #24]	; (8007bc8 <_sbrk_r+0x1c>)
 8007bb0:	2300      	movs	r3, #0
 8007bb2:	4604      	mov	r4, r0
 8007bb4:	4608      	mov	r0, r1
 8007bb6:	602b      	str	r3, [r5, #0]
 8007bb8:	f7f9 f810 	bl	8000bdc <_sbrk>
 8007bbc:	1c43      	adds	r3, r0, #1
 8007bbe:	d102      	bne.n	8007bc6 <_sbrk_r+0x1a>
 8007bc0:	682b      	ldr	r3, [r5, #0]
 8007bc2:	b103      	cbz	r3, 8007bc6 <_sbrk_r+0x1a>
 8007bc4:	6023      	str	r3, [r4, #0]
 8007bc6:	bd38      	pop	{r3, r4, r5, pc}
 8007bc8:	200009b4 	.word	0x200009b4

08007bcc <__errno>:
 8007bcc:	4b01      	ldr	r3, [pc, #4]	; (8007bd4 <__errno+0x8>)
 8007bce:	6818      	ldr	r0, [r3, #0]
 8007bd0:	4770      	bx	lr
 8007bd2:	bf00      	nop
 8007bd4:	20000078 	.word	0x20000078

08007bd8 <__libc_init_array>:
 8007bd8:	b570      	push	{r4, r5, r6, lr}
 8007bda:	4d0d      	ldr	r5, [pc, #52]	; (8007c10 <__libc_init_array+0x38>)
 8007bdc:	4c0d      	ldr	r4, [pc, #52]	; (8007c14 <__libc_init_array+0x3c>)
 8007bde:	1b64      	subs	r4, r4, r5
 8007be0:	10a4      	asrs	r4, r4, #2
 8007be2:	2600      	movs	r6, #0
 8007be4:	42a6      	cmp	r6, r4
 8007be6:	d109      	bne.n	8007bfc <__libc_init_array+0x24>
 8007be8:	4d0b      	ldr	r5, [pc, #44]	; (8007c18 <__libc_init_array+0x40>)
 8007bea:	4c0c      	ldr	r4, [pc, #48]	; (8007c1c <__libc_init_array+0x44>)
 8007bec:	f000 f866 	bl	8007cbc <_init>
 8007bf0:	1b64      	subs	r4, r4, r5
 8007bf2:	10a4      	asrs	r4, r4, #2
 8007bf4:	2600      	movs	r6, #0
 8007bf6:	42a6      	cmp	r6, r4
 8007bf8:	d105      	bne.n	8007c06 <__libc_init_array+0x2e>
 8007bfa:	bd70      	pop	{r4, r5, r6, pc}
 8007bfc:	f855 3b04 	ldr.w	r3, [r5], #4
 8007c00:	4798      	blx	r3
 8007c02:	3601      	adds	r6, #1
 8007c04:	e7ee      	b.n	8007be4 <__libc_init_array+0xc>
 8007c06:	f855 3b04 	ldr.w	r3, [r5], #4
 8007c0a:	4798      	blx	r3
 8007c0c:	3601      	adds	r6, #1
 8007c0e:	e7f2      	b.n	8007bf6 <__libc_init_array+0x1e>
 8007c10:	08007cf8 	.word	0x08007cf8
 8007c14:	08007cf8 	.word	0x08007cf8
 8007c18:	08007cf8 	.word	0x08007cf8
 8007c1c:	08007cfc 	.word	0x08007cfc

08007c20 <__retarget_lock_acquire_recursive>:
 8007c20:	4770      	bx	lr

08007c22 <__retarget_lock_release_recursive>:
 8007c22:	4770      	bx	lr

08007c24 <_free_r>:
 8007c24:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007c26:	2900      	cmp	r1, #0
 8007c28:	d044      	beq.n	8007cb4 <_free_r+0x90>
 8007c2a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007c2e:	9001      	str	r0, [sp, #4]
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	f1a1 0404 	sub.w	r4, r1, #4
 8007c36:	bfb8      	it	lt
 8007c38:	18e4      	addlt	r4, r4, r3
 8007c3a:	f7ff ffa3 	bl	8007b84 <__malloc_lock>
 8007c3e:	4a1e      	ldr	r2, [pc, #120]	; (8007cb8 <_free_r+0x94>)
 8007c40:	9801      	ldr	r0, [sp, #4]
 8007c42:	6813      	ldr	r3, [r2, #0]
 8007c44:	b933      	cbnz	r3, 8007c54 <_free_r+0x30>
 8007c46:	6063      	str	r3, [r4, #4]
 8007c48:	6014      	str	r4, [r2, #0]
 8007c4a:	b003      	add	sp, #12
 8007c4c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007c50:	f7ff bf9e 	b.w	8007b90 <__malloc_unlock>
 8007c54:	42a3      	cmp	r3, r4
 8007c56:	d908      	bls.n	8007c6a <_free_r+0x46>
 8007c58:	6825      	ldr	r5, [r4, #0]
 8007c5a:	1961      	adds	r1, r4, r5
 8007c5c:	428b      	cmp	r3, r1
 8007c5e:	bf01      	itttt	eq
 8007c60:	6819      	ldreq	r1, [r3, #0]
 8007c62:	685b      	ldreq	r3, [r3, #4]
 8007c64:	1949      	addeq	r1, r1, r5
 8007c66:	6021      	streq	r1, [r4, #0]
 8007c68:	e7ed      	b.n	8007c46 <_free_r+0x22>
 8007c6a:	461a      	mov	r2, r3
 8007c6c:	685b      	ldr	r3, [r3, #4]
 8007c6e:	b10b      	cbz	r3, 8007c74 <_free_r+0x50>
 8007c70:	42a3      	cmp	r3, r4
 8007c72:	d9fa      	bls.n	8007c6a <_free_r+0x46>
 8007c74:	6811      	ldr	r1, [r2, #0]
 8007c76:	1855      	adds	r5, r2, r1
 8007c78:	42a5      	cmp	r5, r4
 8007c7a:	d10b      	bne.n	8007c94 <_free_r+0x70>
 8007c7c:	6824      	ldr	r4, [r4, #0]
 8007c7e:	4421      	add	r1, r4
 8007c80:	1854      	adds	r4, r2, r1
 8007c82:	42a3      	cmp	r3, r4
 8007c84:	6011      	str	r1, [r2, #0]
 8007c86:	d1e0      	bne.n	8007c4a <_free_r+0x26>
 8007c88:	681c      	ldr	r4, [r3, #0]
 8007c8a:	685b      	ldr	r3, [r3, #4]
 8007c8c:	6053      	str	r3, [r2, #4]
 8007c8e:	440c      	add	r4, r1
 8007c90:	6014      	str	r4, [r2, #0]
 8007c92:	e7da      	b.n	8007c4a <_free_r+0x26>
 8007c94:	d902      	bls.n	8007c9c <_free_r+0x78>
 8007c96:	230c      	movs	r3, #12
 8007c98:	6003      	str	r3, [r0, #0]
 8007c9a:	e7d6      	b.n	8007c4a <_free_r+0x26>
 8007c9c:	6825      	ldr	r5, [r4, #0]
 8007c9e:	1961      	adds	r1, r4, r5
 8007ca0:	428b      	cmp	r3, r1
 8007ca2:	bf04      	itt	eq
 8007ca4:	6819      	ldreq	r1, [r3, #0]
 8007ca6:	685b      	ldreq	r3, [r3, #4]
 8007ca8:	6063      	str	r3, [r4, #4]
 8007caa:	bf04      	itt	eq
 8007cac:	1949      	addeq	r1, r1, r5
 8007cae:	6021      	streq	r1, [r4, #0]
 8007cb0:	6054      	str	r4, [r2, #4]
 8007cb2:	e7ca      	b.n	8007c4a <_free_r+0x26>
 8007cb4:	b003      	add	sp, #12
 8007cb6:	bd30      	pop	{r4, r5, pc}
 8007cb8:	20000874 	.word	0x20000874

08007cbc <_init>:
 8007cbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007cbe:	bf00      	nop
 8007cc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007cc2:	bc08      	pop	{r3}
 8007cc4:	469e      	mov	lr, r3
 8007cc6:	4770      	bx	lr

08007cc8 <_fini>:
 8007cc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007cca:	bf00      	nop
 8007ccc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007cce:	bc08      	pop	{r3}
 8007cd0:	469e      	mov	lr, r3
 8007cd2:	4770      	bx	lr
