;redcode
;assert 1
	MOV @146, <0
	JMN -1, <1180
	SUB 264, @260
	JMN -1, <1180
	DJN -3, <-3074
	MOV @146, <0
	ADD -214, @260
	SUB 1214, @260
	SUB 264, @260
	ADD -214, @260
	SUB 1214, @260
	JMN -1, <1180
	SUB 1274, @1260
	JMN -1, <1180
	DJN -3, <-3074
	MOV @146, <0
	MOV @141, <0
	JMN -1, <1180
	MOV @146, <0
	SPL 2214, #230
	SUB 1214, @260
	JMN -1, <1180
	ADD -214, @260
	SUB 214, @260
	JMN -1, <1180
	JMN -1, <1180
	JMN -1, <1180
	MOV @146, <0
	JMN -1, <1180
	DJN -3, <-3074
	MOV @146, <0
	MOV @146, <0
	MOV @141, <0
	JMN -1, <1180
	MOV @146, <0
	SPL 2214, #230
	SUB 1214, @260
	JMN -1, <1180
	ADD -214, @260
	MOV @146, <0
	MOV @146, <0
	ADD -214, @260
	SUB 1214, @260
	ADD -214, @260
	SUB 214, @260
	ADD -214, @260
	SUB 1214, @260
	JMN -1, <1180
	MOV @146, <0
	SPL 2214, #230
	SUB 1274, @1260
	JMN -1, <1180
	MOV @141, <0
	JMN -1, <1180
	JMN @-310, 1080
	SUB 214, @260
	ADD -214, @260
	SUB 1214, @260
	DJN -1, <-3114
	SUB 1214, @260
