 
****************************************
Report : area
Design : riscv_core
Version: O-2018.06-SP1
Date   : Sun Mar  3 02:30:49 2024
****************************************

Library(s) Used:

    saed14rvt_ss0p6vm40c (File: /mnt/hgfs/SAED14nm_EDK_CORE_RVT_v_062020/stdcell_rvt/db_nldm/saed14rvt_ss0p6vm40c.db)

Number of ports:                        10458
Number of nets:                         34816
Number of cells:                        23805
Number of combinational cells:          21529
Number of sequential cells:              2203
Number of macros/black boxes:               0
Number of buf/inv:                       4579
Number of references:                      21

Combinational area:              10146.421212
Buf/Inv area:                      999.887969
Noncombinational area:            2445.685231
Macro/Black Box area:                0.000000
Net Interconnect area:           18594.146510

Total cell area:                 12592.106443
Total area:                      31186.252954

Hierarchical area distribution
------------------------------

                                  Global cell area            Local cell area
                                  -------------------  ----------------------------- 
Hierarchical cell                 Absolute    Percent  Combi-      Noncombi-  Black-
                                  Total       Total    national    national   boxes   Design
--------------------------------  ----------  -------  ----------  ---------  ------  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
riscv_core                        12592.1064    100.0     41.9580     1.1100  0.0000  riscv_core
core_clock_gate_i                     1.0212      0.0      0.0000     1.0212  0.0000  cluster_clock_gating
cs_registers_i                      421.8444      3.4    295.3932    97.7688  0.0000  riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0
cs_registers_i/add_775               28.6824      0.2     28.6824     0.0000  0.0000  riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0_DW01_inc_0
debug_unit_i                        214.3632      1.7    137.5512    76.8120  0.0000  riscv_debug_unit
ex_stage_i                         4848.5244     38.5     42.2688     7.7700  0.0000  riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5
ex_stage_i/alu_i                   1740.7908     13.8    844.1772     0.0000  0.0000  riscv_alu_SHARED_INT_DIV0_FPU0
ex_stage_i/alu_i/add_168             37.8288      0.3     37.8288     0.0000  0.0000  riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2
ex_stage_i/alu_i/add_182             33.6996      0.3     33.6996     0.0000  0.0000  riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1
ex_stage_i/alu_i/alu_ff_i            20.2020      0.2     20.2020     0.0000  0.0000  alu_ff
ex_stage_i/alu_i/alu_popcnt_i        48.1740      0.4     48.1740     0.0000  0.0000  alu_popcnt
ex_stage_i/alu_i/int_div_div_i      478.2324      3.8    212.3208   118.7700  0.0000  riscv_alu_div
ex_stage_i/alu_i/int_div_div_i/add_107
                                     33.9216      0.3     33.9216     0.0000  0.0000  riscv_alu_div_DW01_add_0
ex_stage_i/alu_i/int_div_div_i/r76
                                     40.5816      0.3     40.5816     0.0000  0.0000  riscv_alu_div_DW01_cmp6_0
ex_stage_i/alu_i/int_div_div_i/sub_100
                                     32.8560      0.3     32.8560     0.0000  0.0000  riscv_alu_div_DW01_sub_1
ex_stage_i/alu_i/int_div_div_i/sub_107
                                     39.7824      0.3     39.7824     0.0000  0.0000  riscv_alu_div_DW01_sub_0
ex_stage_i/alu_i/sll_881             23.9316      0.2     23.9316     0.0000  0.0000  riscv_alu_SHARED_INT_DIV0_FPU0_DW01_ash_1
ex_stage_i/alu_i/sll_882             93.4176      0.7     93.4176     0.0000  0.0000  riscv_alu_SHARED_INT_DIV0_FPU0_DW01_ash_0
ex_stage_i/alu_i/srl_283            161.1276      1.3    161.1276     0.0000  0.0000  riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0
ex_stage_i/mult_i                  3057.6948     24.3    140.3484     4.4400  0.0000  riscv_mult_SHARED_DSP_MULT0
ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2
                                     36.3636      0.3     36.3636     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW01_add_15
ex_stage_i/mult_i/add_0_root_add_0_root_add_230_2
                                     34.2324      0.3     34.2324     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW01_add_12
ex_stage_i/mult_i/add_0_root_add_0_root_add_269_4
                                     33.9216      0.3     33.9216     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW01_add_4
ex_stage_i/mult_i/add_0_root_add_0_root_add_283_2
                                     34.2324      0.3     34.2324     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW01_add_0
ex_stage_i/mult_i/add_1_root_add_0_root_add_114_2
                                     35.4756      0.3     35.4756     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW01_add_16
ex_stage_i/mult_i/add_1_root_add_0_root_add_230_2
                                     34.2324      0.3     34.2324     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW01_add_14
ex_stage_i/mult_i/add_1_root_add_0_root_add_269_4
                                     33.9216      0.3     33.9216     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW01_add_5
ex_stage_i/mult_i/add_1_root_add_0_root_add_283_2
                                     34.2324      0.3     34.2324     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW01_add_1
ex_stage_i/mult_i/add_2_root_add_269_4
                                     21.4452      0.2     21.4452     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW01_add_7
ex_stage_i/mult_i/add_3_root_add_269_4
                                     20.3796      0.2     20.3796     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW01_add_6
ex_stage_i/mult_i/mult_113          420.3348      3.3    388.1004     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW02_mult_7
ex_stage_i/mult_i/mult_113/FS_1      32.2344      0.3     32.2344     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW01_add_17
ex_stage_i/mult_i/mult_230          720.0348      5.7    720.0348     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW02_mult_6
ex_stage_i/mult_i/mult_264          123.4320      1.0    107.8476     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW02_mult_2
ex_stage_i/mult_i/mult_264/FS_1      15.5844      0.1     15.5844     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW01_add_8
ex_stage_i/mult_i/mult_265          123.4320      1.0    107.8476     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW02_mult_3
ex_stage_i/mult_i/mult_265/FS_1      15.5844      0.1     15.5844     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW01_add_9
ex_stage_i/mult_i/mult_266          123.4320      1.0    107.8476     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW02_mult_4
ex_stage_i/mult_i/mult_266/FS_1      15.5844      0.1     15.5844     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW01_add_10
ex_stage_i/mult_i/mult_267          123.4320      1.0    107.8476     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW02_mult_5
ex_stage_i/mult_i/mult_267/FS_1      15.5844      0.1     15.5844     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW01_add_11
ex_stage_i/mult_i/mult_280          417.2268      3.3    388.7220     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW02_mult_0
ex_stage_i/mult_i/mult_280/FS_1      28.5048      0.2     28.5048     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW01_add_2
ex_stage_i/mult_i/mult_281          417.2268      3.3    388.7220     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW02_mult_1
ex_stage_i/mult_i/mult_281/FS_1      28.5048      0.2     28.5048     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW01_add_3
ex_stage_i/mult_i/sll_101            27.3060      0.2     27.3060     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW01_ash_0
ex_stage_i/mult_i/sra_117            98.6124      0.8     98.6124     0.0000  0.0000  riscv_mult_SHARED_DSP_MULT0_DW_rash_0
id_stage_i                         5576.9064     44.3    859.1400   420.7788  0.0000  riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5
id_stage_i/add_536                   29.4372      0.2     29.4372     0.0000  0.0000  riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_add_3
id_stage_i/add_537                   28.1940      0.2     28.1940     0.0000  0.0000  riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_add_2
id_stage_i/add_580                   32.8560      0.3     32.8560     0.0000  0.0000  riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_add_1
id_stage_i/add_581                   32.8560      0.3     32.8560     0.0000  0.0000  riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_add_0
id_stage_i/controller_i              91.0644      0.7     83.2944     7.7700  0.0000  riscv_controller_FPU0
id_stage_i/decoder_i                201.2652      1.6    201.2652     0.0000  0.0000  riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6
id_stage_i/hwloop_regs_i            447.0192      3.5    179.3760   213.1200  0.0000  riscv_hwloop_regs_N_REGS2
id_stage_i/hwloop_regs_i/sub_103     27.2616      0.2     27.2616     0.0000  0.0000  riscv_hwloop_regs_N_REGS2_DW01_dec_1
id_stage_i/hwloop_regs_i/sub_103_G2
                                     27.2616      0.2     27.2616     0.0000  0.0000  riscv_hwloop_regs_N_REGS2_DW01_dec_0
id_stage_i/int_controller_i          16.6500      0.1      7.7700     8.8800  0.0000  riscv_int_controller_PULP_SECURE0
id_stage_i/r162                      33.9216      0.3     33.9216     0.0000  0.0000  riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_add_4
id_stage_i/registers_i             3333.1524     26.5   2232.0324  1101.1200  0.0000  riscv_register_file_ADDR_WIDTH6_FPU0
id_stage_i/sll_468                   23.4876      0.2     23.4876     0.0000  0.0000  riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_ash_0
id_stage_i/sub_468                   27.0840      0.2     27.0840     0.0000  0.0000  riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_dec_0
if_stage_i                         1168.0752      9.3    150.6492    81.0744  0.0000  riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0
if_stage_i/compressed_decoder_i      80.2752      0.6     80.2752     0.0000  0.0000  riscv_compressed_decoder_FPU0
if_stage_i/hwloop_controller_i       83.2944      0.7     37.6512     0.0000  0.0000  riscv_hwloop_controller_N_REGS2
if_stage_i/hwloop_controller_i/eq_64
                                     22.8216      0.2     22.8216     0.0000  0.0000  riscv_hwloop_controller_N_REGS2_DW01_cmp6_1
if_stage_i/hwloop_controller_i/eq_64_G2
                                     22.8216      0.2     22.8216     0.0000  0.0000  riscv_hwloop_controller_N_REGS2_DW01_cmp6_0
if_stage_i/prefetch_32_prefetch_buffer_i
                                    772.7820      6.1    116.7276    41.0700  0.0000  riscv_prefetch_buffer
if_stage_i/prefetch_32_prefetch_buffer_i/add_115
                                     25.8852      0.2     25.8852     0.0000  0.0000  riscv_prefetch_buffer_DW01_add_0
if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i
                                    589.0992      4.7    342.5016   219.7800  0.0000  riscv_fetch_fifo
if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/add_182
                                     26.8176      0.2     26.8176     0.0000  0.0000  riscv_fetch_fifo_DW01_inc_0
load_store_unit_i                   318.3036      2.5    227.6832    44.4000  0.0000  riscv_load_store_unit
load_store_unit_i/add_463_aco        34.2324      0.3     34.2324     0.0000  0.0000  riscv_load_store_unit_DW01_add_0
load_store_unit_i/mult_add_463_aco
                                     11.9880      0.1     11.9880     0.0000  0.0000  riscv_load_store_unit_DW02_mult_0
--------------------------------  ----------  -------  ----------  ---------  ------  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Total                                                  10146.4212  2445.6852  0.0000

1
