
ubuntu-preinstalled/colcrt:     file format elf32-littlearm


Disassembly of section .init:

000005b4 <.init>:
 5b4:	push	{r3, lr}
 5b8:	bl	a94 <abort@plt+0x400>
 5bc:	pop	{r3, pc}

Disassembly of section .plt:

000005c0 <strcmp@plt-0x14>:
 5c0:	push	{lr}		; (str lr, [sp, #-4]!)
 5c4:	ldr	lr, [pc, #4]	; 5d0 <strcmp@plt-0x4>
 5c8:	add	lr, pc, lr
 5cc:	ldr	pc, [lr, #8]!
 5d0:	andeq	r0, r1, r8, lsr #19

000005d4 <strcmp@plt>:
 5d4:	add	ip, pc, #0, 12
 5d8:	add	ip, ip, #16, 20	; 0x10000
 5dc:	ldr	pc, [ip, #2472]!	; 0x9a8

000005e0 <__cxa_finalize@plt>:
 5e0:	add	ip, pc, #0, 12
 5e4:	add	ip, ip, #16, 20	; 0x10000
 5e8:	ldr	pc, [ip, #2464]!	; 0x9a0

000005ec <fflush@plt>:
 5ec:	add	ip, pc, #0, 12
 5f0:	add	ip, ip, #16, 20	; 0x10000
 5f4:	ldr	pc, [ip, #2456]!	; 0x998

000005f8 <wcwidth@plt>:
 5f8:	add	ip, pc, #0, 12
 5fc:	add	ip, ip, #16, 20	; 0x10000
 600:	ldr	pc, [ip, #2448]!	; 0x990

00000604 <ferror@plt>:
 604:	add	ip, pc, #0, 12
 608:	add	ip, ip, #16, 20	; 0x10000
 60c:	ldr	pc, [ip, #2440]!	; 0x988

00000610 <err@plt>:
 610:	add	ip, pc, #0, 12
 614:	add	ip, ip, #16, 20	; 0x10000
 618:	ldr	pc, [ip, #2432]!	; 0x980

0000061c <putwchar@plt>:
 61c:	add	ip, pc, #0, 12
 620:	add	ip, ip, #16, 20	; 0x10000
 624:	ldr	pc, [ip, #2424]!	; 0x978

00000628 <fwrite@plt>:
 628:	add	ip, pc, #0, 12
 62c:	add	ip, ip, #16, 20	; 0x10000
 630:	ldr	pc, [ip, #2416]!	; 0x970

00000634 <__wmemcpy_chk@plt>:
 634:	add	ip, pc, #0, 12
 638:	add	ip, ip, #16, 20	; 0x10000
 63c:	ldr	pc, [ip, #2408]!	; 0x968

00000640 <wmemset@plt>:
 640:	add	ip, pc, #0, 12
 644:	add	ip, ip, #16, 20	; 0x10000
 648:	ldr	pc, [ip, #2400]!	; 0x960

0000064c <__libc_start_main@plt>:
 64c:	add	ip, pc, #0, 12
 650:	add	ip, ip, #16, 20	; 0x10000
 654:	ldr	pc, [ip, #2392]!	; 0x958

00000658 <__gmon_start__@plt>:
 658:	add	ip, pc, #0, 12
 65c:	add	ip, ip, #16, 20	; 0x10000
 660:	ldr	pc, [ip, #2384]!	; 0x950

00000664 <exit@plt>:
 664:	add	ip, pc, #0, 12
 668:	add	ip, ip, #16, 20	; 0x10000
 66c:	ldr	pc, [ip, #2376]!	; 0x948

00000670 <getwc@plt>:
 670:	add	ip, pc, #0, 12
 674:	add	ip, ip, #16, 20	; 0x10000
 678:	ldr	pc, [ip, #2368]!	; 0x940

0000067c <setlocale@plt>:
 67c:	add	ip, pc, #0, 12
 680:	add	ip, ip, #16, 20	; 0x10000
 684:	ldr	pc, [ip, #2360]!	; 0x938

00000688 <freopen@plt>:
 688:	add	ip, pc, #0, 12
 68c:	add	ip, ip, #16, 20	; 0x10000
 690:	ldr	pc, [ip, #2352]!	; 0x930

00000694 <abort@plt>:
 694:	add	ip, pc, #0, 12
 698:	add	ip, ip, #16, 20	; 0x10000
 69c:	ldr	pc, [ip, #2344]!	; 0x928

Disassembly of section .text:

000006a0 <.text>:
 6a0:	svcmi	0x00f0e92d
 6a4:	stc	6, cr4, [sp, #-544]!	; 0xfffffde0
 6a8:	strmi	r8, [r7], -r2, lsl #22
 6ac:	ldrdcs	r4, [r6], -r1
 6b0:	svccc	0x00014ed1
 6b4:			; <UNDEFINED> instruction: 0xf1084479
 6b8:	addlt	r0, r3, r4, lsl #16
 6bc:			; <UNDEFINED> instruction: 0xf7ff447e
 6c0:			; <UNDEFINED> instruction: 0xf8d8efde
 6c4:	bicslt	r4, ip, r0
 6c8:	and	r2, r8, r1, lsl #4
 6cc:	stmdblt	fp, {r0, r1, r5, r6, fp, ip, sp, lr}^
 6d0:	ldmpl	r3!, {r1, r3, r6, r7, r8, r9, fp, lr}^
 6d4:			; <UNDEFINED> instruction: 0xf858701a
 6d8:	svccc	0x00014f04
 6dc:	stmdavc	r3!, {r2, r7, r8, ip, sp, pc}
 6e0:	rscsle	r2, r3, sp, lsr #22
 6e4:	blcs	b5e778 <abort@plt+0xb5e0e4>
 6e8:	stmibmi	r5, {r2, r3, r4, r5, ip, lr, pc}^
 6ec:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
 6f0:	svc	0x0070f7ff
 6f4:			; <UNDEFINED> instruction: 0xf0402800
 6f8:			; <UNDEFINED> instruction: 0xf1088158
 6fc:	svccc	0x00010804
 700:			; <UNDEFINED> instruction: 0xf04f4bc0
 704:	stmibmi	r0, {r5, r8, fp}^
 708:	movwge	pc, #2271	; 0x8df	; <UNPREDICTABLE>
 70c:	bmi	ff0118f8 <abort@plt+0xff011264>
 710:	ldrbtmi	r5, [sl], #2291	; 0x8f3
 714:	bne	43bf3c <abort@plt+0x43b8a8>
 718:	movwls	r5, #6325	; 0x18b5
 71c:	stmdavs	r8!, {r8, r9, sl, fp, sp}
 720:	rscshi	pc, r8, r0, lsl #6
 724:	svc	0x00a4f7ff
 728:	strmi	r1, [r4], -r3, asr #24
 72c:			; <UNDEFINED> instruction: 0xf1a0d063
 730:	blcs	4c1358 <abort@plt+0x4c0cc4>
 734:	addshi	pc, r1, r0, lsl #4
 738:			; <UNDEFINED> instruction: 0xf013e8df
 73c:	andseq	r0, lr, r6, lsl #1
 740:	addeq	r0, pc, r6, ror r0	; <UNPREDICTABLE>
 744:	addeq	r0, pc, pc, lsl #1
 748:	subseq	r0, r7, r7, asr r0
 74c:	addeq	r0, pc, pc, lsl #1
 750:	addeq	r0, pc, pc, lsl #1
 754:	addeq	r0, pc, pc, lsl #1
 758:	addeq	r0, pc, pc, lsl #1
 75c:	addeq	r0, pc, pc, lsl #1
 760:	sbcseq	r0, r0, pc, lsl #1
 764:	blcs	c9e8f8 <abort@plt+0xc9e264>
 768:	stmiavc	r3!, {r0, r1, r2, r3, r4, r5, r7, r8, ip, lr, pc}
 76c:			; <UNDEFINED> instruction: 0xd1bc2b00
 770:	ldmpl	r3!, {r3, r5, r7, r8, r9, fp, lr}^
 774:			; <UNDEFINED> instruction: 0xe7ae701a
 778:	eorcs	r4, r0, r7, lsr #23
 77c:	andlt	pc, r3, r6, asr r8	; <UNPREDICTABLE>
 780:	ldrdcc	pc, [r0], -fp
 784:			; <UNDEFINED> instruction: 0xf0233308
 788:	blcc	413ac <abort@plt+0x40d18>
 78c:	andcc	pc, r0, fp, asr #17
 790:	svc	0x0032f7ff
 794:	ldrdne	pc, [r0], -fp
 798:	svclt	0x00b82801
 79c:	bl	87a8 <abort@plt+0x8114>
 7a0:			; <UNDEFINED> instruction: 0xf1bc0c01
 7a4:	vpmax.f32	d0, d16, d4
 7a8:	blmi	fe720a60 <abort@plt+0xfe7203cc>
 7ac:	cdpeq	0, 8, cr15, cr4, cr15, {2}
 7b0:	strtcs	r4, [r0], #-2715	; 0xfffff565
 7b4:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
 7b8:			; <UNDEFINED> instruction: 0xf8cb58b2
 7bc:	blx	3b07c6 <abort@plt+0x3b0132>
 7c0:	bl	853d4 <abort@plt+0x84d40>
 7c4:	ldmdavs	sl, {r0, r1, r7, r8, r9}
 7c8:	rsbsle	r2, r0, r0, lsl #20
 7cc:	svclt	0x00082a2d
 7d0:	svclt	0x000c2c7c
 7d4:	tstcs	r0, r1, lsl #2
 7d8:	svclt	0x00082a5f
 7dc:	tsteq	r1, r1, asr #32	; <UNPREDICTABLE>
 7e0:			; <UNDEFINED> instruction: 0xf0002900
 7e4:	eorcs	r8, fp, #185	; 0xb9
 7e8:	stmdavs	r8!, {r1, r3, r4, sp, lr}
 7ec:	svc	0x0040f7ff
 7f0:	strmi	r1, [r4], -r3, asr #24
 7f4:	blmi	fe2f4e68 <abort@plt+0xfe2f47d4>
 7f8:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
 7fc:			; <UNDEFINED> instruction: 0xf9eaf000
 800:	ldmdavs	r8, {r0, r8, r9, fp, ip, pc}
 804:	mrc	7, 7, APSR_nzcv, cr2, cr15, {7}
 808:			; <UNDEFINED> instruction: 0xf7ff6828
 80c:	stmdacs	r0, {r2, r3, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
 810:	sbchi	pc, r7, r0, asr #32
 814:	stcle	15, cr2, [r1], {0}
 818:	strmi	r9, [r4], -r1, lsl #22
 81c:			; <UNDEFINED> instruction: 0xf7ff6818
 820:	strtmi	lr, [r0], -r6, ror #29
 824:	svc	0x001ef7ff
 828:	ldrbtmi	r4, [ip], #-3199	; 0xfffff381
 82c:			; <UNDEFINED> instruction: 0xf5b36823
 830:	stclle	15, cr7, [sl], #-528	; 0xfffffdf0
 834:	movwcc	r4, #10365	; 0x287d
 838:	tstcs	r0, r7, ror sl
 83c:	andvs	r4, r3, r8, ror r4
 840:	stmdavs	r8!, {r0, r1, r4, r5, r7, fp, ip, lr}
 844:	bfi	r6, r9, #0, #18
 848:	ldmpl	r2!, {r0, r1, r4, r5, r6, r8, r9, fp, lr}^
 84c:	blcs	1a8a0 <abort@plt+0x1a20c>
 850:	blcc	74b84 <abort@plt+0x744f0>
 854:	andsvs	r6, r3, r8, lsr #16
 858:			; <UNDEFINED> instruction: 0xf7ffe7c8
 85c:	blmi	1bbc39c <abort@plt+0x1bbbd08>
 860:	andlt	pc, r3, r6, asr r8	; <UNPREDICTABLE>
 864:	ldrdne	pc, [r0], -fp
 868:	svclt	0x00b82801
 86c:	bl	48878 <abort@plt+0x481e4>
 870:			; <UNDEFINED> instruction: 0xf1bc0c00
 874:	mcrrle	15, 8, r0, r4, cr4
 878:	ldrdcc	pc, [r0], -sl
 87c:			; <UNDEFINED> instruction: 0xf8df2284
 880:	ldfcsp	f6, [pc], {160}	; 0xa0
 884:	andne	pc, r3, #2048	; 0x800
 888:	andcc	pc, lr, r6, asr r8	; <UNPREDICTABLE>
 88c:	andgt	pc, r0, fp, asr #17
 890:	orreq	lr, r2, #3072	; 0xc00
 894:	bmi	1674ef8 <abort@plt+0x1674864>
 898:	ldmdavc	r2, {r1, r4, r5, r7, fp, ip, lr}
 89c:			; <UNDEFINED> instruction: 0xd1a42a00
 8a0:	andscs	pc, r0, #13828096	; 0xd30000
 8a4:	movwvc	pc, #17667	; 0x4503	; <UNPREDICTABLE>
 8a8:	bcs	9964 <abort@plt+0x92d0>
 8ac:	bl	f4eec <abort@plt+0xf4858>
 8b0:	ldrmi	r0, [sl], -r0, lsl #1
 8b4:	blmi	13e9c4 <abort@plt+0x13e330>
 8b8:			; <UNDEFINED> instruction: 0xd1fb4290
 8bc:	orreq	lr, r1, r3, lsr #23
 8c0:	addsmi	r3, r9, #4, 22	; 0x1000
 8c4:	ldr	sp, [r0, r4, lsl #18]
 8c8:			; <UNDEFINED> instruction: 0xf8c34299
 8cc:	stmle	ip, {r2, ip, pc}
 8d0:	stmdbcs	r4, {r0, r1, r4, r6, fp, ip, sp, lr, pc}
 8d4:	rscsle	r2, r7, r0, lsl #20
 8d8:	str	r6, [r7, r8, lsr #16]
 8dc:			; <UNDEFINED> instruction: 0xf7ff6828
 8e0:	ldmdacs	r8!, {r3, r6, r7, r9, sl, fp, sp, lr, pc}
 8e4:	ldmdacs	r9!, {r4, r5, ip, lr, pc}
 8e8:	ldmdacs	r7!, {r1, r5, ip, lr, pc}
 8ec:	svcge	0x007df47f
 8f0:	stmdavs	r8!, {r0, r1, r2, r3, r6, r9, fp, lr}
 8f4:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}
 8f8:	svclt	0x00483b02
 8fc:	andsvs	r2, r3, r0, lsl #6
 900:	stmdavs	r8!, {r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}
 904:	andgt	pc, r0, fp, asr #17
 908:	eorscs	lr, lr, r0, ror r7
 90c:			; <UNDEFINED> instruction: 0xf962f000
 910:	str	r6, [pc, r3, lsr #16]
 914:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx2
 918:			; <UNDEFINED> instruction: 0xf8d81a10
 91c:			; <UNDEFINED> instruction: 0xf7ff0000
 920:	stmdacs	r0, {r2, r4, r5, r7, r9, sl, fp, sp, lr, pc}
 924:	stmdavs	r8!, {r0, r4, r6, ip, lr, pc}
 928:			; <UNDEFINED> instruction: 0xf1083f01
 92c:	ldrbt	r0, [r9], r4, lsl #16
 930:	ldrbtmi	r4, [ip], #-3136	; 0xfffff3c0
 934:			; <UNDEFINED> instruction: 0xf5b36823
 938:	ble	b60754 <abort@plt+0xb600c0>
 93c:	movwcc	r4, #6718	; 0x1a3e
 940:	ldrbtmi	r6, [sl], #-2088	; 0xfffff7d8
 944:	smmla	r1, r3, r0, r6
 948:	ldrbtmi	r4, [sl], #-2620	; 0xfffff5c4
 94c:	blcs	1a9a0 <abort@plt+0x1a30c>
 950:	svcge	0x007ff73f
 954:	strb	r6, [r9, -r8, lsr #16]
 958:	svclt	0x00082a7c
 95c:	svclt	0x000c2c2d
 960:	tstcs	r0, r1, lsl #2
 964:	svclt	0x00082c5f
 968:	tsteq	r1, r1, asr #32	; <UNPREDICTABLE>
 96c:			; <UNDEFINED> instruction: 0xf47f2900
 970:	bcs	82c660 <abort@plt+0x82bfcc>
 974:	svcge	0x0039f47f
 978:	eorsle	r2, r8, r1, lsl #16
 97c:			; <UNDEFINED> instruction: 0x4619469e
 980:	ldrmi	r2, [ip], r1, lsl #4
 984:	andcc	lr, r1, #2
 988:	eorle	r4, r9, r2, lsl #5
 98c:	svccc	0x0004f851
 990:	nopeq	{51}	; 0x33
 994:			; <UNDEFINED> instruction: 0xe728d0f7
 998:			; <UNDEFINED> instruction: 0xf000203e
 99c:	stmdavs	r3!, {r0, r1, r3, r4, r8, fp, ip, sp, lr, pc}
 9a0:	smlabtcs	r0, ip, r7, lr
 9a4:			; <UNDEFINED> instruction: 0xf7ff2001
 9a8:	stmdavc	r3!, {r2, r4, r5, r9, sl, fp, sp, lr, pc}
 9ac:			; <UNDEFINED> instruction: 0xf47f2b2d
 9b0:	blmi	8ec454 <abort@plt+0x8ebdc0>
 9b4:	stmdami	r3!, {r1, r5, r9, sp}
 9b8:	ldmpl	r3!, {r0, r8, sp}^
 9bc:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
 9c0:	mrc	7, 1, APSR_nzcv, cr2, cr15, {7}
 9c4:			; <UNDEFINED> instruction: 0xf7ff2001
 9c8:	blls	7c308 <abort@plt+0x7bc74>
 9cc:			; <UNDEFINED> instruction: 0xf7ff6818
 9d0:	ldmdbmi	sp, {r1, r2, r3, r9, sl, fp, sp, lr, pc}
 9d4:	ldrdcs	pc, [r0], -r8
 9d8:	ldrbtmi	r2, [r9], #-1
 9dc:	mrc	7, 0, APSR_nzcv, cr8, cr15, {7}
 9e0:	orreq	lr, r2, #12, 22	; 0x3000
 9e4:	blmi	13eb24 <abort@plt+0x13e490>
 9e8:			; <UNDEFINED> instruction: 0xd1fb459e
 9ec:			; <UNDEFINED> instruction: 0x601ce6fd
 9f0:	svclt	0x0000e6fb
 9f4:	andeq	r0, r0, r8, lsl #13
 9f8:			; <UNDEFINED> instruction: 0x000108b8
 9fc:	andeq	r0, r0, ip, asr r0
 a00:	andeq	r0, r0, r2, asr r6
 a04:	andeq	r0, r0, r8, ror r0
 a08:	andeq	r0, r0, ip, asr r6
 a0c:	strdeq	r0, [r1], -r2
 a10:	andeq	r0, r0, r0, ror r0
 a14:	andeq	r0, r0, r0, rrx
 a18:	andeq	r0, r0, ip, rrx
 a1c:	andeq	r0, r1, r0, asr r8
 a20:	andeq	r0, r0, r0, lsl #1
 a24:	andeq	r0, r1, ip, lsl #16
 a28:	ldrdeq	r0, [r1], -sl
 a2c:	andeq	r0, r1, r8, asr #15
 a30:	andeq	r0, r1, r0, lsl r7
 a34:	ldrdeq	r0, [r1], -r2
 a38:	andeq	r0, r1, r2, asr #13
 a3c:			; <UNDEFINED> instruction: 0x000106ba
 a40:	andeq	r0, r0, r4, rrx
 a44:	andeq	r0, r0, r8, lsl #7
 a48:	muleq	r0, r2, r3
 a4c:	bleq	3cb90 <abort@plt+0x3c4fc>
 a50:	cdpeq	0, 0, cr15, cr0, cr15, {2}
 a54:	strbtmi	fp, [sl], -r2, lsl #24
 a58:	strlt	fp, [r1], #-1028	; 0xfffffbfc
 a5c:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
 a60:	ldrmi	sl, [sl], #776	; 0x308
 a64:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
 a68:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
 a6c:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
 a70:			; <UNDEFINED> instruction: 0xf85a4b06
 a74:	stmdami	r6, {r0, r1, ip, sp}
 a78:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
 a7c:	stcl	7, cr15, [r6, #1020]!	; 0x3fc
 a80:	mcr	7, 0, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
 a84:	strdeq	r0, [r1], -r4
 a88:	andeq	r0, r0, r0, asr r0
 a8c:	andeq	r0, r0, r4, ror r0
 a90:	andeq	r0, r0, ip, ror r0
 a94:	ldr	r3, [pc, #20]	; ab0 <abort@plt+0x41c>
 a98:	ldr	r2, [pc, #20]	; ab4 <abort@plt+0x420>
 a9c:	add	r3, pc, r3
 aa0:	ldr	r2, [r3, r2]
 aa4:	cmp	r2, #0
 aa8:	bxeq	lr
 aac:	b	658 <__gmon_start__@plt>
 ab0:	ldrdeq	r0, [r1], -r4
 ab4:	andeq	r0, r0, r8, rrx
 ab8:	blmi	1d2ad8 <abort@plt+0x1d2444>
 abc:	bmi	1d1ca4 <abort@plt+0x1d1610>
 ac0:	addmi	r4, r3, #2063597568	; 0x7b000000
 ac4:	andle	r4, r3, sl, ror r4
 ac8:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
 acc:	ldrmi	fp, [r8, -r3, lsl #2]
 ad0:	svclt	0x00004770
 ad4:	andeq	r0, r1, ip, asr #10
 ad8:	andeq	r0, r1, r8, asr #10
 adc:			; <UNDEFINED> instruction: 0x000104b0
 ae0:	andeq	r0, r0, r8, asr r0
 ae4:	stmdbmi	r9, {r3, fp, lr}
 ae8:	bmi	251cd0 <abort@plt+0x25163c>
 aec:	bne	251cd8 <abort@plt+0x251644>
 af0:	svceq	0x00cb447a
 af4:			; <UNDEFINED> instruction: 0x01a1eb03
 af8:	andle	r1, r3, r9, asr #32
 afc:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
 b00:	ldrmi	fp, [r8, -r3, lsl #2]
 b04:	svclt	0x00004770
 b08:	andeq	r0, r1, r0, lsr #10
 b0c:	andeq	r0, r1, ip, lsl r5
 b10:	andeq	r0, r1, r4, lsl #9
 b14:	andeq	r0, r0, r4, lsl #1
 b18:	blmi	2adf40 <abort@plt+0x2ad8ac>
 b1c:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
 b20:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
 b24:	blmi	26f0d8 <abort@plt+0x26ea44>
 b28:	ldrdlt	r5, [r3, -r3]!
 b2c:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
 b30:			; <UNDEFINED> instruction: 0xf7ff6818
 b34:			; <UNDEFINED> instruction: 0xf7ffed56
 b38:	blmi	1c0a3c <abort@plt+0x1c03a8>
 b3c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
 b40:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
 b44:	andeq	r0, r1, sl, ror #9
 b48:	andeq	r0, r1, r4, asr r4
 b4c:	andeq	r0, r0, r4, asr r0
 b50:	ldrdeq	r0, [r1], -r2
 b54:	andeq	r0, r1, sl, asr #9
 b58:	svclt	0x0000e7c4
 b5c:	vst3.<illegal width 64>	{d27-d29}, [pc :256], r0
 b60:	blmi	69db78 <abort@plt+0x69d4e4>
 b64:			; <UNDEFINED> instruction: 0xf500fb04
 b68:	ldrbtmi	r4, [fp], #-2585	; 0xfffff5e7
 b6c:	ldmdbne	r7!, {r1, r2, r3, r4, r7, fp, ip, lr}^
 b70:	blx	117142 <abort@plt+0x116aae>
 b74:	movwlt	r6, #8449	; 0x2101
 b78:	ldrtmi	r4, [sp], -ip, lsl #12
 b7c:	blcs	8123d0 <abort@plt+0x811d3c>
 b80:	blcs	1f34bac <abort@plt+0x1f34518>
 b84:	stmdavs	r3!, {r0, r1, r2, r3, r4, r8, ip, lr, pc}
 b88:	stceq	0, cr15, [r0], #-140	; 0xffffff74
 b8c:	svclt	0x00182b7c
 b90:	svceq	0x0000f1bc
 b94:			; <UNDEFINED> instruction: 0xf855d117
 b98:	strcc	r3, [r4], #-3844	; 0xfffff0fc
 b9c:	mvnle	r2, r0, lsl #22
 ba0:	bcs	1f09c28 <abort@plt+0x1f09594>
 ba4:	andvs	fp, sl, r8, lsl #30
 ba8:	stmdavs	fp, {r1, ip, lr, pc}
 bac:	andvs	fp, ip, r3, lsl #18
 bb0:	svccs	0x0004f857
 bb4:	bcs	cfcc <abort@plt+0xc938>
 bb8:	vst4.<illegal width 64>	{d29,d31,d33,d35}, [pc :256], r3
 bbc:	andcs	r7, r0, #4, 6	; 0x10000000
 bc0:			; <UNDEFINED> instruction: 0xf000fb03
 bc4:	ldcllt	0, cr5, [r0], #200	; 0xc8
 bc8:	svclt	0x00004770
 bcc:	andeq	r0, r1, sl, lsl #8
 bd0:	andeq	r0, r0, r0, lsl #1
 bd4:			; <UNDEFINED> instruction: 0xf5b04b3f
 bd8:	push	{r0, r2, r7, r8, r9, sl, fp, ip, sp, lr}
 bdc:	ldrbtmi	r4, [fp], #-2032	; 0xfffff810
 be0:			; <UNDEFINED> instruction: 0xf040bfd8
 be4:			; <UNDEFINED> instruction: 0xf8df0501
 be8:	ldmdavs	ip, {r4, r5, r6, r7, ip, pc}
 bec:			; <UNDEFINED> instruction: 0xf44fbfc8
 bf0:	ldrbtmi	r7, [r9], #1413	; 0x585
 bf4:			; <UNDEFINED> instruction: 0xf0444607
 bf8:	adcsmi	r0, r5, #1048576	; 0x100000
 bfc:	cdpne	13, 7, cr13, cr1, cr10, {0}
 c00:			; <UNDEFINED> instruction: 0xf7ff4630
 c04:	ldrtmi	pc, [r0], -fp, lsr #31	; <UNPREDICTABLE>
 c08:	ldrtmi	r3, [r1], -r1, lsl #12
 c0c:			; <UNDEFINED> instruction: 0xffa6f7ff
 c10:	mvnsle	r4, lr, lsr #5
 c14:	ble	16516cc <abort@plt+0x1651038>
 c18:	vst2.8	{d20,d22}, [pc :256], r0
 c1c:	bmi	c1cc34 <abort@plt+0xc1c5a0>
 c20:			; <UNDEFINED> instruction: 0xf8592300
 c24:			; <UNDEFINED> instruction: 0xf8598001
 c28:	blx	18c3a <abort@plt+0x185a6>
 c2c:	blx	21c46 <abort@plt+0x215b2>
 c30:	and	r8, r3, r5, lsl #10
 c34:	strvc	pc, [r4], #-1284	; 0xfffffafc
 c38:	eorle	r4, r1, r5, lsr #5
 c3c:			; <UNDEFINED> instruction: 0x46a27832
 c40:	tstmi	r3, #32, 16	; 0x200000
 c44:	movwcs	sp, #4369	; 0x1111
 c48:	rscsle	r2, r3, r0, lsl #16
 c4c:	ldcl	7, cr15, [r4], {255}	; 0xff
 c50:	svclt	0x00d81e03
 c54:	beq	13d084 <abort@plt+0x13c9f0>
 c58:			; <UNDEFINED> instruction: 0xf8dadd05
 c5c:	bl	280c64 <abort@plt+0x2805d0>
 c60:			; <UNDEFINED> instruction: 0xf7ff0a83
 c64:			; <UNDEFINED> instruction: 0xf8daecdc
 c68:	stmdacs	r0, {}	; <UNPREDICTABLE>
 c6c:			; <UNDEFINED> instruction: 0xf504d1ee
 c70:	andcs	r7, sl, r4, lsl #8
 c74:	ldcl	7, cr15, [r2], {255}	; 0xff
 c78:			; <UNDEFINED> instruction: 0xf04f42a5
 c7c:	bicsle	r0, sp, r0, lsl #6
 c80:	strvc	pc, [r5], #1479	; 0x5c7
 c84:	strcc	r2, [r1], #-1412	; 0xfffffa7c
 c88:	strvc	pc, [r4], -pc, asr #8
 c8c:	tsthi	r7, r6, lsl #22	; <UNPREDICTABLE>
 c90:			; <UNDEFINED> instruction: 0x13acf648
 c94:	vqdmulh.s<illegal width 8>	d15, d4, d5
 c98:			; <UNDEFINED> instruction: 0xf7ff4640
 c9c:	blx	17bfd6 <abort@plt+0x17b942>
 ca0:	tstcs	r0, r7, lsl #4	; <UNPREDICTABLE>
 ca4:	andhi	pc, r4, r6, lsl #22
 ca8:	stcl	7, cr15, [sl], {255}	; 0xff
 cac:	bmi	392ce8 <abort@plt+0x392654>
 cb0:	ldrbtmi	r2, [r8], #-1024	; 0xfffffc00
 cb4:	strcs	r4, [r1, #-2829]	; 0xfffff4f3
 cb8:	ldrbtmi	r6, [fp], #-2049	; 0xfffff7ff
 cbc:	andvs	r1, r7, pc, asr #23
 cc0:	andcs	pc, r2, r9, asr r8	; <UNPREDICTABLE>
 cc4:	andsvs	r6, r4, sp, lsl r0
 cc8:			; <UNDEFINED> instruction: 0x87f0e8bd
 ccc:			; <UNDEFINED> instruction: 0xf8594b03
 cd0:	ldrb	r8, [r5, r3]
 cd4:	andeq	r0, r1, lr, lsr #8
 cd8:	andeq	r0, r1, r2, lsl #7
 cdc:	andeq	r0, r0, r0, lsl #1
 ce0:	andeq	r0, r0, r0, rrx
 ce4:	andeq	r0, r1, r2, asr r3
 ce8:	andeq	r0, r0, ip, rrx
 cec:	andeq	r0, r1, r2, asr r3
 cf0:	mvnsmi	lr, #737280	; 0xb4000
 cf4:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
 cf8:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
 cfc:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
 d00:	mrrc	7, 15, pc, r8, cr15	; <UNPREDICTABLE>
 d04:	blne	1d91f00 <abort@plt+0x1d9186c>
 d08:	strhle	r1, [sl], -r6
 d0c:	strcs	r3, [r0], #-3332	; 0xfffff2fc
 d10:	svccc	0x0004f855
 d14:	strbmi	r3, [sl], -r1, lsl #8
 d18:	ldrtmi	r4, [r8], -r1, asr #12
 d1c:	adcmi	r4, r6, #152, 14	; 0x2600000
 d20:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
 d24:	svclt	0x000083f8
 d28:	andeq	r0, r1, sl, ror r1
 d2c:	andeq	r0, r1, r0, ror r1
 d30:	svclt	0x00004770

Disassembly of section .fini:

00000d34 <.fini>:
 d34:	push	{r3, lr}
 d38:	pop	{r3, pc}
