<stg><name>fft32</name>


<trans_list>

<trans id="2598" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2599" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2600" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2601" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2602" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2603" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2604" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2605" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2606" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2607" from="9" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2609" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2610" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2611" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2612" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2613" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2614" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2615" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2616" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2617" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2618" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2619" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2620" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2621" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2622" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2623" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2624" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2625" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2626" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2627" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2628" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2629" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2630" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2631" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2632" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2633" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2634" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2635" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2636" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2637" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2638" from="39" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2640" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2641" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2642" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2643" from="43" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2644" from="43" to="74">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2646" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2647" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2648" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2649" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2650" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2651" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2652" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2653" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2654" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2655" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2656" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2657" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2658" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2659" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2660" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2661" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2662" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2663" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2664" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2665" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2666" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2667" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2668" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2669" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2670" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2671" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2672" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2673" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2674" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2675" from="73" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2677" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2678" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2679" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2680" from="77" to="78">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2681" from="77" to="101">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2683" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2684" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2685" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2686" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2687" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2688" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2689" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2690" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2691" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2692" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2693" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2694" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2695" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2696" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2697" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2698" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2699" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2700" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2701" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2702" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2703" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2704" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2705" from="100" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2707" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2708" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2709" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2710" from="104" to="105">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2711" from="104" to="128">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2713" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2714" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2715" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2716" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2717" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2718" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2719" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2720" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2721" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2722" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2723" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2724" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2725" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2726" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2727" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2728" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2729" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2730" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2731" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2732" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2733" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2734" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2735" from="127" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2737" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2738" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2739" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2740" from="131" to="132">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2741" from="131" to="162">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2743" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2744" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2745" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2746" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2747" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2748" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2749" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2750" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2751" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2752" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2753" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2754" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2755" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2756" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2757" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2758" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2759" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2760" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2761" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2762" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2763" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2764" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2765" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2766" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2767" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2768" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2769" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2770" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2771" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2772" from="161" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2774" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2775" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2776" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2777" from="165" to="166">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2778" from="165" to="196">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2780" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2781" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2782" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2783" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2784" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2785" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2786" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2787" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2788" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2789" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2790" from="176" to="177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2791" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2792" from="178" to="179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2793" from="179" to="180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2794" from="180" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2795" from="181" to="182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2796" from="182" to="183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2797" from="183" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2798" from="184" to="185">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2799" from="185" to="186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2800" from="186" to="187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2801" from="187" to="188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2802" from="188" to="189">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2803" from="189" to="190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2804" from="190" to="191">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2805" from="191" to="192">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2806" from="192" to="193">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2807" from="193" to="194">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2808" from="194" to="195">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2809" from="195" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2811" from="196" to="197">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2812" from="197" to="198">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2813" from="198" to="199">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2814" from="199" to="200">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2815" from="199" to="230">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2817" from="200" to="201">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2818" from="201" to="202">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2819" from="202" to="203">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2820" from="203" to="204">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2821" from="204" to="205">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2822" from="205" to="206">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2823" from="206" to="207">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2824" from="207" to="208">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2825" from="208" to="209">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2826" from="209" to="210">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2827" from="210" to="211">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2828" from="211" to="212">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2829" from="212" to="213">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2830" from="213" to="214">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2831" from="214" to="215">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2832" from="215" to="216">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2833" from="216" to="217">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2834" from="217" to="218">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2835" from="218" to="219">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2836" from="219" to="220">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2837" from="220" to="221">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2838" from="221" to="222">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2839" from="222" to="223">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2840" from="223" to="224">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2841" from="224" to="225">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2842" from="225" to="226">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2843" from="226" to="227">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2844" from="227" to="228">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2845" from="228" to="229">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2846" from="229" to="199">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2848" from="230" to="231">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2849" from="231" to="232">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2850" from="232" to="233">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2851" from="233" to="234">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2852" from="233" to="264">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2854" from="234" to="235">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2855" from="235" to="236">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2856" from="236" to="237">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2857" from="237" to="238">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2858" from="238" to="239">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2859" from="239" to="240">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2860" from="240" to="241">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2861" from="241" to="242">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2862" from="242" to="243">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2863" from="243" to="244">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2864" from="244" to="245">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2865" from="245" to="246">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2866" from="246" to="247">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2867" from="247" to="248">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2868" from="248" to="249">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2869" from="249" to="250">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2870" from="250" to="251">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2871" from="251" to="252">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2872" from="252" to="253">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2873" from="253" to="254">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2874" from="254" to="255">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2875" from="255" to="256">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2876" from="256" to="257">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2877" from="257" to="258">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2878" from="258" to="259">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2879" from="259" to="260">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2880" from="260" to="261">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2881" from="261" to="262">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2882" from="262" to="263">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2883" from="263" to="233">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2885" from="264" to="265">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2886" from="265" to="266">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2887" from="266" to="267">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2888" from="267" to="268">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2889" from="268" to="269">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2890" from="269" to="270">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2891" from="270" to="271">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2892" from="271" to="272">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2893" from="272" to="273">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="274" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="3" op_0_bw="32">
<![CDATA[
entry:0 %k = alloca i32 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="16" op_0_bw="32">
<![CDATA[
entry:1 %w_real_3_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="w_real_3_1"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="16" op_0_bw="32">
<![CDATA[
entry:2 %w_real_3_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="w_real_3_2"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="16" op_0_bw="32">
<![CDATA[
entry:3 %w_real_3_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="w_real_3_3"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="16" op_0_bw="32">
<![CDATA[
entry:4 %w_imag_3_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="w_imag_3_1"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="32">
<![CDATA[
entry:5 %w_imag_3_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="w_imag_3_2"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="32">
<![CDATA[
entry:6 %w_imag_3_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="w_imag_3_3"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="64">
<![CDATA[
entry:7 %stage1_real_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage1_real_loc"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="64">
<![CDATA[
entry:8 %stage1_real_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage1_real_1_loc"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="64">
<![CDATA[
entry:9 %stage1_real_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage1_real_2_loc"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="64">
<![CDATA[
entry:10 %stage1_real_3_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage1_real_3_loc"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="64">
<![CDATA[
entry:11 %stage1_real_4_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage1_real_4_loc"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="64">
<![CDATA[
entry:12 %stage1_real_5_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage1_real_5_loc"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="64">
<![CDATA[
entry:13 %stage1_real_6_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage1_real_6_loc"/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="64">
<![CDATA[
entry:14 %stage1_real_7_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage1_real_7_loc"/></StgValue>
</operation>

<operation id="289" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="64">
<![CDATA[
entry:15 %stage1_real_8_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage1_real_8_loc"/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="64">
<![CDATA[
entry:16 %stage1_real_9_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage1_real_9_loc"/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="64">
<![CDATA[
entry:17 %stage1_real_10_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage1_real_10_loc"/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="64">
<![CDATA[
entry:18 %stage1_real_11_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage1_real_11_loc"/></StgValue>
</operation>

<operation id="293" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="64">
<![CDATA[
entry:19 %stage1_real_12_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage1_real_12_loc"/></StgValue>
</operation>

<operation id="294" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="64">
<![CDATA[
entry:20 %stage1_real_13_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage1_real_13_loc"/></StgValue>
</operation>

<operation id="295" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="64">
<![CDATA[
entry:21 %stage1_real_14_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage1_real_14_loc"/></StgValue>
</operation>

<operation id="296" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="64">
<![CDATA[
entry:22 %stage1_real_15_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage1_real_15_loc"/></StgValue>
</operation>

<operation id="297" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="64">
<![CDATA[
entry:23 %stage1_real_16_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage1_real_16_loc"/></StgValue>
</operation>

<operation id="298" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="64">
<![CDATA[
entry:24 %stage1_real_17_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage1_real_17_loc"/></StgValue>
</operation>

<operation id="299" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="64">
<![CDATA[
entry:25 %stage1_real_18_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage1_real_18_loc"/></StgValue>
</operation>

<operation id="300" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="64">
<![CDATA[
entry:26 %stage1_real_19_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage1_real_19_loc"/></StgValue>
</operation>

<operation id="301" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="64">
<![CDATA[
entry:27 %stage1_real_20_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage1_real_20_loc"/></StgValue>
</operation>

<operation id="302" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="64">
<![CDATA[
entry:28 %stage1_real_21_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage1_real_21_loc"/></StgValue>
</operation>

<operation id="303" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="64">
<![CDATA[
entry:29 %stage1_real_22_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage1_real_22_loc"/></StgValue>
</operation>

<operation id="304" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="64">
<![CDATA[
entry:30 %stage1_real_23_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage1_real_23_loc"/></StgValue>
</operation>

<operation id="305" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="64">
<![CDATA[
entry:31 %stage1_real_24_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage1_real_24_loc"/></StgValue>
</operation>

<operation id="306" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="64">
<![CDATA[
entry:32 %stage1_real_25_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage1_real_25_loc"/></StgValue>
</operation>

<operation id="307" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="64">
<![CDATA[
entry:33 %stage1_real_26_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage1_real_26_loc"/></StgValue>
</operation>

<operation id="308" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="64">
<![CDATA[
entry:34 %stage1_real_27_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage1_real_27_loc"/></StgValue>
</operation>

<operation id="309" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="64">
<![CDATA[
entry:35 %stage1_real_28_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage1_real_28_loc"/></StgValue>
</operation>

<operation id="310" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="64">
<![CDATA[
entry:36 %stage1_real_29_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage1_real_29_loc"/></StgValue>
</operation>

<operation id="311" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="64">
<![CDATA[
entry:37 %stage1_real_30_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage1_real_30_loc"/></StgValue>
</operation>

<operation id="312" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="64">
<![CDATA[
entry:38 %stage1_real_31_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage1_real_31_loc"/></StgValue>
</operation>

<operation id="313" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="64">
<![CDATA[
entry:39 %stage1_imag_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage1_imag_loc"/></StgValue>
</operation>

<operation id="314" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="64">
<![CDATA[
entry:40 %stage1_imag_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage1_imag_1_loc"/></StgValue>
</operation>

<operation id="315" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="64">
<![CDATA[
entry:41 %stage1_imag_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage1_imag_2_loc"/></StgValue>
</operation>

<operation id="316" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="64">
<![CDATA[
entry:42 %stage1_imag_3_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage1_imag_3_loc"/></StgValue>
</operation>

<operation id="317" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="64">
<![CDATA[
entry:43 %stage1_imag_4_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage1_imag_4_loc"/></StgValue>
</operation>

<operation id="318" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="64">
<![CDATA[
entry:44 %stage1_imag_5_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage1_imag_5_loc"/></StgValue>
</operation>

<operation id="319" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="64">
<![CDATA[
entry:45 %stage1_imag_6_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage1_imag_6_loc"/></StgValue>
</operation>

<operation id="320" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="64">
<![CDATA[
entry:46 %stage1_imag_7_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage1_imag_7_loc"/></StgValue>
</operation>

<operation id="321" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="64">
<![CDATA[
entry:47 %stage1_imag_8_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage1_imag_8_loc"/></StgValue>
</operation>

<operation id="322" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="64">
<![CDATA[
entry:48 %stage1_imag_9_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage1_imag_9_loc"/></StgValue>
</operation>

<operation id="323" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="64">
<![CDATA[
entry:49 %stage1_imag_10_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage1_imag_10_loc"/></StgValue>
</operation>

<operation id="324" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="64">
<![CDATA[
entry:50 %stage1_imag_11_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage1_imag_11_loc"/></StgValue>
</operation>

<operation id="325" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="64">
<![CDATA[
entry:51 %stage1_imag_12_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage1_imag_12_loc"/></StgValue>
</operation>

<operation id="326" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="64">
<![CDATA[
entry:52 %stage1_imag_13_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage1_imag_13_loc"/></StgValue>
</operation>

<operation id="327" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="64">
<![CDATA[
entry:53 %stage1_imag_14_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage1_imag_14_loc"/></StgValue>
</operation>

<operation id="328" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="64">
<![CDATA[
entry:54 %stage1_imag_15_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage1_imag_15_loc"/></StgValue>
</operation>

<operation id="329" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="64">
<![CDATA[
entry:55 %stage1_imag_16_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage1_imag_16_loc"/></StgValue>
</operation>

<operation id="330" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="64">
<![CDATA[
entry:56 %stage1_imag_17_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage1_imag_17_loc"/></StgValue>
</operation>

<operation id="331" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="64">
<![CDATA[
entry:57 %stage1_imag_18_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage1_imag_18_loc"/></StgValue>
</operation>

<operation id="332" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="64">
<![CDATA[
entry:58 %stage1_imag_19_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage1_imag_19_loc"/></StgValue>
</operation>

<operation id="333" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="64">
<![CDATA[
entry:59 %stage1_imag_20_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage1_imag_20_loc"/></StgValue>
</operation>

<operation id="334" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="64">
<![CDATA[
entry:60 %stage1_imag_21_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage1_imag_21_loc"/></StgValue>
</operation>

<operation id="335" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="64">
<![CDATA[
entry:61 %stage1_imag_22_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage1_imag_22_loc"/></StgValue>
</operation>

<operation id="336" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="64">
<![CDATA[
entry:62 %stage1_imag_23_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage1_imag_23_loc"/></StgValue>
</operation>

<operation id="337" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="64">
<![CDATA[
entry:63 %stage1_imag_24_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage1_imag_24_loc"/></StgValue>
</operation>

<operation id="338" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="64">
<![CDATA[
entry:64 %stage1_imag_25_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage1_imag_25_loc"/></StgValue>
</operation>

<operation id="339" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="64">
<![CDATA[
entry:65 %stage1_imag_26_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage1_imag_26_loc"/></StgValue>
</operation>

<operation id="340" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="64">
<![CDATA[
entry:66 %stage1_imag_27_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage1_imag_27_loc"/></StgValue>
</operation>

<operation id="341" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="64">
<![CDATA[
entry:67 %stage1_imag_28_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage1_imag_28_loc"/></StgValue>
</operation>

<operation id="342" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="64">
<![CDATA[
entry:68 %stage1_imag_29_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage1_imag_29_loc"/></StgValue>
</operation>

<operation id="343" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="64">
<![CDATA[
entry:69 %stage1_imag_30_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage1_imag_30_loc"/></StgValue>
</operation>

<operation id="344" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="64">
<![CDATA[
entry:70 %stage1_imag_31_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage1_imag_31_loc"/></StgValue>
</operation>

<operation id="345" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="64">
<![CDATA[
entry:71 %stage0_real_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage0_real_loc"/></StgValue>
</operation>

<operation id="346" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="64">
<![CDATA[
entry:72 %stage0_real_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage0_real_1_loc"/></StgValue>
</operation>

<operation id="347" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="64">
<![CDATA[
entry:73 %stage0_real_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage0_real_2_loc"/></StgValue>
</operation>

<operation id="348" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="64">
<![CDATA[
entry:74 %stage0_real_3_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage0_real_3_loc"/></StgValue>
</operation>

<operation id="349" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="64">
<![CDATA[
entry:75 %stage0_real_4_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage0_real_4_loc"/></StgValue>
</operation>

<operation id="350" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="64">
<![CDATA[
entry:76 %stage0_real_5_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage0_real_5_loc"/></StgValue>
</operation>

<operation id="351" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="64">
<![CDATA[
entry:77 %stage0_real_6_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage0_real_6_loc"/></StgValue>
</operation>

<operation id="352" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="64">
<![CDATA[
entry:78 %stage0_real_7_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage0_real_7_loc"/></StgValue>
</operation>

<operation id="353" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="64">
<![CDATA[
entry:79 %stage0_real_8_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage0_real_8_loc"/></StgValue>
</operation>

<operation id="354" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="64">
<![CDATA[
entry:80 %stage0_real_9_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage0_real_9_loc"/></StgValue>
</operation>

<operation id="355" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="64">
<![CDATA[
entry:81 %stage0_real_10_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage0_real_10_loc"/></StgValue>
</operation>

<operation id="356" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="64">
<![CDATA[
entry:82 %stage0_real_11_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage0_real_11_loc"/></StgValue>
</operation>

<operation id="357" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="64">
<![CDATA[
entry:83 %stage0_real_12_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage0_real_12_loc"/></StgValue>
</operation>

<operation id="358" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="64">
<![CDATA[
entry:84 %stage0_real_13_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage0_real_13_loc"/></StgValue>
</operation>

<operation id="359" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="64">
<![CDATA[
entry:85 %stage0_real_14_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage0_real_14_loc"/></StgValue>
</operation>

<operation id="360" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="64">
<![CDATA[
entry:86 %stage0_real_15_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage0_real_15_loc"/></StgValue>
</operation>

<operation id="361" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="64">
<![CDATA[
entry:87 %stage0_real_16_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage0_real_16_loc"/></StgValue>
</operation>

<operation id="362" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="64">
<![CDATA[
entry:88 %stage0_real_17_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage0_real_17_loc"/></StgValue>
</operation>

<operation id="363" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="64">
<![CDATA[
entry:89 %stage0_real_18_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage0_real_18_loc"/></StgValue>
</operation>

<operation id="364" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="64">
<![CDATA[
entry:90 %stage0_real_19_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage0_real_19_loc"/></StgValue>
</operation>

<operation id="365" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="64">
<![CDATA[
entry:91 %stage0_real_20_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage0_real_20_loc"/></StgValue>
</operation>

<operation id="366" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="64">
<![CDATA[
entry:92 %stage0_real_21_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage0_real_21_loc"/></StgValue>
</operation>

<operation id="367" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="64">
<![CDATA[
entry:93 %stage0_real_22_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage0_real_22_loc"/></StgValue>
</operation>

<operation id="368" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="64">
<![CDATA[
entry:94 %stage0_real_23_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage0_real_23_loc"/></StgValue>
</operation>

<operation id="369" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="64">
<![CDATA[
entry:95 %stage0_real_24_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage0_real_24_loc"/></StgValue>
</operation>

<operation id="370" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="64">
<![CDATA[
entry:96 %stage0_real_25_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage0_real_25_loc"/></StgValue>
</operation>

<operation id="371" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="64">
<![CDATA[
entry:97 %stage0_real_26_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage0_real_26_loc"/></StgValue>
</operation>

<operation id="372" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="64">
<![CDATA[
entry:98 %stage0_real_27_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage0_real_27_loc"/></StgValue>
</operation>

<operation id="373" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="64">
<![CDATA[
entry:99 %stage0_real_28_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage0_real_28_loc"/></StgValue>
</operation>

<operation id="374" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="64">
<![CDATA[
entry:100 %stage0_real_29_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage0_real_29_loc"/></StgValue>
</operation>

<operation id="375" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="64">
<![CDATA[
entry:101 %stage0_real_30_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage0_real_30_loc"/></StgValue>
</operation>

<operation id="376" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="64">
<![CDATA[
entry:102 %stage0_real_31_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage0_real_31_loc"/></StgValue>
</operation>

<operation id="377" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="64">
<![CDATA[
entry:103 %stage0_imag_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage0_imag_loc"/></StgValue>
</operation>

<operation id="378" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="64">
<![CDATA[
entry:104 %stage0_imag_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage0_imag_1_loc"/></StgValue>
</operation>

<operation id="379" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="64">
<![CDATA[
entry:105 %stage0_imag_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage0_imag_2_loc"/></StgValue>
</operation>

<operation id="380" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="64">
<![CDATA[
entry:106 %stage0_imag_3_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage0_imag_3_loc"/></StgValue>
</operation>

<operation id="381" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="64">
<![CDATA[
entry:107 %stage0_imag_4_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage0_imag_4_loc"/></StgValue>
</operation>

<operation id="382" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="64">
<![CDATA[
entry:108 %stage0_imag_5_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage0_imag_5_loc"/></StgValue>
</operation>

<operation id="383" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="64">
<![CDATA[
entry:109 %stage0_imag_6_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage0_imag_6_loc"/></StgValue>
</operation>

<operation id="384" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="64">
<![CDATA[
entry:110 %stage0_imag_7_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage0_imag_7_loc"/></StgValue>
</operation>

<operation id="385" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="64">
<![CDATA[
entry:111 %stage0_imag_8_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage0_imag_8_loc"/></StgValue>
</operation>

<operation id="386" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="64">
<![CDATA[
entry:112 %stage0_imag_9_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage0_imag_9_loc"/></StgValue>
</operation>

<operation id="387" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="64">
<![CDATA[
entry:113 %stage0_imag_10_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage0_imag_10_loc"/></StgValue>
</operation>

<operation id="388" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="64">
<![CDATA[
entry:114 %stage0_imag_11_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage0_imag_11_loc"/></StgValue>
</operation>

<operation id="389" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="64">
<![CDATA[
entry:115 %stage0_imag_12_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage0_imag_12_loc"/></StgValue>
</operation>

<operation id="390" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="64">
<![CDATA[
entry:116 %stage0_imag_13_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage0_imag_13_loc"/></StgValue>
</operation>

<operation id="391" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="64">
<![CDATA[
entry:117 %stage0_imag_14_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage0_imag_14_loc"/></StgValue>
</operation>

<operation id="392" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="64">
<![CDATA[
entry:118 %stage0_imag_15_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage0_imag_15_loc"/></StgValue>
</operation>

<operation id="393" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="64">
<![CDATA[
entry:119 %stage0_imag_16_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage0_imag_16_loc"/></StgValue>
</operation>

<operation id="394" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="64">
<![CDATA[
entry:120 %stage0_imag_17_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage0_imag_17_loc"/></StgValue>
</operation>

<operation id="395" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="64">
<![CDATA[
entry:121 %stage0_imag_18_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage0_imag_18_loc"/></StgValue>
</operation>

<operation id="396" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="64">
<![CDATA[
entry:122 %stage0_imag_19_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage0_imag_19_loc"/></StgValue>
</operation>

<operation id="397" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="64">
<![CDATA[
entry:123 %stage0_imag_20_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage0_imag_20_loc"/></StgValue>
</operation>

<operation id="398" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="64">
<![CDATA[
entry:124 %stage0_imag_21_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage0_imag_21_loc"/></StgValue>
</operation>

<operation id="399" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="64">
<![CDATA[
entry:125 %stage0_imag_22_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage0_imag_22_loc"/></StgValue>
</operation>

<operation id="400" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="64">
<![CDATA[
entry:126 %stage0_imag_23_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage0_imag_23_loc"/></StgValue>
</operation>

<operation id="401" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="64">
<![CDATA[
entry:127 %stage0_imag_24_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage0_imag_24_loc"/></StgValue>
</operation>

<operation id="402" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="64">
<![CDATA[
entry:128 %stage0_imag_25_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage0_imag_25_loc"/></StgValue>
</operation>

<operation id="403" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="64">
<![CDATA[
entry:129 %stage0_imag_26_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage0_imag_26_loc"/></StgValue>
</operation>

<operation id="404" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="64">
<![CDATA[
entry:130 %stage0_imag_27_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage0_imag_27_loc"/></StgValue>
</operation>

<operation id="405" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="64">
<![CDATA[
entry:131 %stage0_imag_28_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage0_imag_28_loc"/></StgValue>
</operation>

<operation id="406" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="64">
<![CDATA[
entry:132 %stage0_imag_29_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage0_imag_29_loc"/></StgValue>
</operation>

<operation id="407" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="64">
<![CDATA[
entry:133 %stage0_imag_30_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage0_imag_30_loc"/></StgValue>
</operation>

<operation id="408" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="64">
<![CDATA[
entry:134 %stage0_imag_31_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="stage0_imag_31_loc"/></StgValue>
</operation>

<operation id="409" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="64">
<![CDATA[
entry:135 %data_real_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_real_loc"/></StgValue>
</operation>

<operation id="410" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="64">
<![CDATA[
entry:136 %data_real_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_real_1_loc"/></StgValue>
</operation>

<operation id="411" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="64">
<![CDATA[
entry:137 %data_real_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_real_2_loc"/></StgValue>
</operation>

<operation id="412" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="64">
<![CDATA[
entry:138 %data_real_3_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_real_3_loc"/></StgValue>
</operation>

<operation id="413" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="64">
<![CDATA[
entry:139 %data_real_4_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_real_4_loc"/></StgValue>
</operation>

<operation id="414" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="64">
<![CDATA[
entry:140 %data_real_5_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_real_5_loc"/></StgValue>
</operation>

<operation id="415" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="64">
<![CDATA[
entry:141 %data_real_6_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_real_6_loc"/></StgValue>
</operation>

<operation id="416" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="64">
<![CDATA[
entry:142 %data_real_7_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_real_7_loc"/></StgValue>
</operation>

<operation id="417" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="64">
<![CDATA[
entry:143 %data_real_8_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_real_8_loc"/></StgValue>
</operation>

<operation id="418" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="64">
<![CDATA[
entry:144 %data_real_9_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_real_9_loc"/></StgValue>
</operation>

<operation id="419" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="64">
<![CDATA[
entry:145 %data_real_10_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_real_10_loc"/></StgValue>
</operation>

<operation id="420" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="64">
<![CDATA[
entry:146 %data_real_11_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_real_11_loc"/></StgValue>
</operation>

<operation id="421" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="64">
<![CDATA[
entry:147 %data_real_12_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_real_12_loc"/></StgValue>
</operation>

<operation id="422" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="64">
<![CDATA[
entry:148 %data_real_13_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_real_13_loc"/></StgValue>
</operation>

<operation id="423" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="64">
<![CDATA[
entry:149 %data_real_14_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_real_14_loc"/></StgValue>
</operation>

<operation id="424" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="64">
<![CDATA[
entry:150 %data_real_15_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_real_15_loc"/></StgValue>
</operation>

<operation id="425" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="64">
<![CDATA[
entry:151 %data_real_16_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_real_16_loc"/></StgValue>
</operation>

<operation id="426" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="64">
<![CDATA[
entry:152 %data_real_17_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_real_17_loc"/></StgValue>
</operation>

<operation id="427" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="64">
<![CDATA[
entry:153 %data_real_18_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_real_18_loc"/></StgValue>
</operation>

<operation id="428" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="64">
<![CDATA[
entry:154 %data_real_19_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_real_19_loc"/></StgValue>
</operation>

<operation id="429" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="64">
<![CDATA[
entry:155 %data_real_20_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_real_20_loc"/></StgValue>
</operation>

<operation id="430" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="64">
<![CDATA[
entry:156 %data_real_21_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_real_21_loc"/></StgValue>
</operation>

<operation id="431" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="64">
<![CDATA[
entry:157 %data_real_22_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_real_22_loc"/></StgValue>
</operation>

<operation id="432" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="64">
<![CDATA[
entry:158 %data_real_23_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_real_23_loc"/></StgValue>
</operation>

<operation id="433" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="64">
<![CDATA[
entry:159 %data_real_24_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_real_24_loc"/></StgValue>
</operation>

<operation id="434" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="64">
<![CDATA[
entry:160 %data_real_25_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_real_25_loc"/></StgValue>
</operation>

<operation id="435" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="64">
<![CDATA[
entry:161 %data_real_26_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_real_26_loc"/></StgValue>
</operation>

<operation id="436" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="64">
<![CDATA[
entry:162 %data_real_27_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_real_27_loc"/></StgValue>
</operation>

<operation id="437" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="64">
<![CDATA[
entry:163 %data_real_28_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_real_28_loc"/></StgValue>
</operation>

<operation id="438" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="64">
<![CDATA[
entry:164 %data_real_29_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_real_29_loc"/></StgValue>
</operation>

<operation id="439" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="64">
<![CDATA[
entry:165 %data_real_30_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_real_30_loc"/></StgValue>
</operation>

<operation id="440" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="64">
<![CDATA[
entry:166 %data_real_31_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_real_31_loc"/></StgValue>
</operation>

<operation id="441" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="64">
<![CDATA[
entry:167 %data_imag_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_imag_loc"/></StgValue>
</operation>

<operation id="442" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="64">
<![CDATA[
entry:168 %data_imag_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_imag_1_loc"/></StgValue>
</operation>

<operation id="443" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="64">
<![CDATA[
entry:169 %data_imag_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_imag_2_loc"/></StgValue>
</operation>

<operation id="444" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="64">
<![CDATA[
entry:170 %data_imag_3_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_imag_3_loc"/></StgValue>
</operation>

<operation id="445" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="64">
<![CDATA[
entry:171 %data_imag_4_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_imag_4_loc"/></StgValue>
</operation>

<operation id="446" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="64">
<![CDATA[
entry:172 %data_imag_5_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_imag_5_loc"/></StgValue>
</operation>

<operation id="447" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="64">
<![CDATA[
entry:173 %data_imag_6_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_imag_6_loc"/></StgValue>
</operation>

<operation id="448" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="64">
<![CDATA[
entry:174 %data_imag_7_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_imag_7_loc"/></StgValue>
</operation>

<operation id="449" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="64">
<![CDATA[
entry:175 %data_imag_8_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_imag_8_loc"/></StgValue>
</operation>

<operation id="450" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="64">
<![CDATA[
entry:176 %data_imag_9_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_imag_9_loc"/></StgValue>
</operation>

<operation id="451" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="64">
<![CDATA[
entry:177 %data_imag_10_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_imag_10_loc"/></StgValue>
</operation>

<operation id="452" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="64">
<![CDATA[
entry:178 %data_imag_11_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_imag_11_loc"/></StgValue>
</operation>

<operation id="453" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="64">
<![CDATA[
entry:179 %data_imag_12_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_imag_12_loc"/></StgValue>
</operation>

<operation id="454" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="64">
<![CDATA[
entry:180 %data_imag_13_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_imag_13_loc"/></StgValue>
</operation>

<operation id="455" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="64">
<![CDATA[
entry:181 %data_imag_14_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_imag_14_loc"/></StgValue>
</operation>

<operation id="456" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="64">
<![CDATA[
entry:182 %data_imag_15_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_imag_15_loc"/></StgValue>
</operation>

<operation id="457" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="64">
<![CDATA[
entry:183 %data_imag_16_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_imag_16_loc"/></StgValue>
</operation>

<operation id="458" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="64">
<![CDATA[
entry:184 %data_imag_17_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_imag_17_loc"/></StgValue>
</operation>

<operation id="459" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="64">
<![CDATA[
entry:185 %data_imag_18_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_imag_18_loc"/></StgValue>
</operation>

<operation id="460" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="64">
<![CDATA[
entry:186 %data_imag_19_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_imag_19_loc"/></StgValue>
</operation>

<operation id="461" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="64">
<![CDATA[
entry:187 %data_imag_20_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_imag_20_loc"/></StgValue>
</operation>

<operation id="462" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="64">
<![CDATA[
entry:188 %data_imag_21_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_imag_21_loc"/></StgValue>
</operation>

<operation id="463" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="64">
<![CDATA[
entry:189 %data_imag_22_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_imag_22_loc"/></StgValue>
</operation>

<operation id="464" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="64">
<![CDATA[
entry:190 %data_imag_23_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_imag_23_loc"/></StgValue>
</operation>

<operation id="465" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="64">
<![CDATA[
entry:191 %data_imag_24_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_imag_24_loc"/></StgValue>
</operation>

<operation id="466" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="64">
<![CDATA[
entry:192 %data_imag_25_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_imag_25_loc"/></StgValue>
</operation>

<operation id="467" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="64">
<![CDATA[
entry:193 %data_imag_26_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_imag_26_loc"/></StgValue>
</operation>

<operation id="468" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="64">
<![CDATA[
entry:194 %data_imag_27_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_imag_27_loc"/></StgValue>
</operation>

<operation id="469" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="64">
<![CDATA[
entry:195 %data_imag_28_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_imag_28_loc"/></StgValue>
</operation>

<operation id="470" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="64">
<![CDATA[
entry:196 %data_imag_29_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_imag_29_loc"/></StgValue>
</operation>

<operation id="471" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="64">
<![CDATA[
entry:197 %data_imag_30_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_imag_30_loc"/></StgValue>
</operation>

<operation id="472" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="64">
<![CDATA[
entry:198 %data_imag_31_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_imag_31_loc"/></StgValue>
</operation>

<operation id="473" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32">
<![CDATA[
entry:205 %empty = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="474" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:403 %store_ln118 = store i3 1, i3 %k

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="475" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="0">
<![CDATA[
entry:206 %call_ln0 = call void @fft32_Pipeline_input_loop, i48 %in_stream, i16 %data_imag_31_loc, i16 %data_imag_30_loc, i16 %data_imag_29_loc, i16 %data_imag_28_loc, i16 %data_imag_27_loc, i16 %data_imag_26_loc, i16 %data_imag_25_loc, i16 %data_imag_24_loc, i16 %data_imag_23_loc, i16 %data_imag_22_loc, i16 %data_imag_21_loc, i16 %data_imag_20_loc, i16 %data_imag_19_loc, i16 %data_imag_18_loc, i16 %data_imag_17_loc, i16 %data_imag_16_loc, i16 %data_imag_15_loc, i16 %data_imag_14_loc, i16 %data_imag_13_loc, i16 %data_imag_12_loc, i16 %data_imag_11_loc, i16 %data_imag_10_loc, i16 %data_imag_9_loc, i16 %data_imag_8_loc, i16 %data_imag_7_loc, i16 %data_imag_6_loc, i16 %data_imag_5_loc, i16 %data_imag_4_loc, i16 %data_imag_3_loc, i16 %data_imag_2_loc, i16 %data_imag_1_loc, i16 %data_imag_loc, i16 %data_real_31_loc, i16 %data_real_30_loc, i16 %data_real_29_loc, i16 %data_real_28_loc, i16 %data_real_27_loc, i16 %data_real_26_loc, i16 %data_real_25_loc, i16 %data_real_24_loc, i16 %data_real_23_loc, i16 %data_real_22_loc, i16 %data_real_21_loc, i16 %data_real_20_loc, i16 %data_real_19_loc, i16 %data_real_18_loc, i16 %data_real_17_loc, i16 %data_real_16_loc, i16 %data_real_15_loc, i16 %data_real_14_loc, i16 %data_real_13_loc, i16 %data_real_12_loc, i16 %data_real_11_loc, i16 %data_real_10_loc, i16 %data_real_9_loc, i16 %data_real_8_loc, i16 %data_real_7_loc, i16 %data_real_6_loc, i16 %data_real_5_loc, i16 %data_real_4_loc, i16 %data_real_3_loc, i16 %data_real_2_loc, i16 %data_real_1_loc, i16 %data_real_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="476" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16">
<![CDATA[
entry:402 %call_ln0 = call void @fft32_Pipeline_4, i16 %w_real_3_3, i16 %w_real_3_2, i16 %w_real_3_1, i16 %w_imag_3_3, i16 %w_imag_3_2, i16 %w_imag_3_1

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="477" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="0">
<![CDATA[
entry:206 %call_ln0 = call void @fft32_Pipeline_input_loop, i48 %in_stream, i16 %data_imag_31_loc, i16 %data_imag_30_loc, i16 %data_imag_29_loc, i16 %data_imag_28_loc, i16 %data_imag_27_loc, i16 %data_imag_26_loc, i16 %data_imag_25_loc, i16 %data_imag_24_loc, i16 %data_imag_23_loc, i16 %data_imag_22_loc, i16 %data_imag_21_loc, i16 %data_imag_20_loc, i16 %data_imag_19_loc, i16 %data_imag_18_loc, i16 %data_imag_17_loc, i16 %data_imag_16_loc, i16 %data_imag_15_loc, i16 %data_imag_14_loc, i16 %data_imag_13_loc, i16 %data_imag_12_loc, i16 %data_imag_11_loc, i16 %data_imag_10_loc, i16 %data_imag_9_loc, i16 %data_imag_8_loc, i16 %data_imag_7_loc, i16 %data_imag_6_loc, i16 %data_imag_5_loc, i16 %data_imag_4_loc, i16 %data_imag_3_loc, i16 %data_imag_2_loc, i16 %data_imag_1_loc, i16 %data_imag_loc, i16 %data_real_31_loc, i16 %data_real_30_loc, i16 %data_real_29_loc, i16 %data_real_28_loc, i16 %data_real_27_loc, i16 %data_real_26_loc, i16 %data_real_25_loc, i16 %data_real_24_loc, i16 %data_real_23_loc, i16 %data_real_22_loc, i16 %data_real_21_loc, i16 %data_real_20_loc, i16 %data_real_19_loc, i16 %data_real_18_loc, i16 %data_real_17_loc, i16 %data_real_16_loc, i16 %data_real_15_loc, i16 %data_real_14_loc, i16 %data_real_13_loc, i16 %data_real_12_loc, i16 %data_real_11_loc, i16 %data_real_10_loc, i16 %data_real_9_loc, i16 %data_real_8_loc, i16 %data_real_7_loc, i16 %data_real_6_loc, i16 %data_real_5_loc, i16 %data_real_4_loc, i16 %data_real_3_loc, i16 %data_real_2_loc, i16 %data_real_1_loc, i16 %data_real_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="478" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16">
<![CDATA[
entry:402 %call_ln0 = call void @fft32_Pipeline_4, i16 %w_real_3_3, i16 %w_real_3_2, i16 %w_real_3_1, i16 %w_imag_3_3, i16 %w_imag_3_2, i16 %w_imag_3_1

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="479" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:207 %data_imag_31_loc_load = load i16 %data_imag_31_loc

]]></Node>
<StgValue><ssdm name="data_imag_31_loc_load"/></StgValue>
</operation>

<operation id="480" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:208 %data_imag_30_loc_load = load i16 %data_imag_30_loc

]]></Node>
<StgValue><ssdm name="data_imag_30_loc_load"/></StgValue>
</operation>

<operation id="481" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:209 %data_imag_29_loc_load = load i16 %data_imag_29_loc

]]></Node>
<StgValue><ssdm name="data_imag_29_loc_load"/></StgValue>
</operation>

<operation id="482" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:210 %data_imag_28_loc_load = load i16 %data_imag_28_loc

]]></Node>
<StgValue><ssdm name="data_imag_28_loc_load"/></StgValue>
</operation>

<operation id="483" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:211 %data_imag_27_loc_load = load i16 %data_imag_27_loc

]]></Node>
<StgValue><ssdm name="data_imag_27_loc_load"/></StgValue>
</operation>

<operation id="484" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:212 %data_imag_26_loc_load = load i16 %data_imag_26_loc

]]></Node>
<StgValue><ssdm name="data_imag_26_loc_load"/></StgValue>
</operation>

<operation id="485" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:213 %data_imag_25_loc_load = load i16 %data_imag_25_loc

]]></Node>
<StgValue><ssdm name="data_imag_25_loc_load"/></StgValue>
</operation>

<operation id="486" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:214 %data_imag_24_loc_load = load i16 %data_imag_24_loc

]]></Node>
<StgValue><ssdm name="data_imag_24_loc_load"/></StgValue>
</operation>

<operation id="487" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:215 %data_imag_23_loc_load = load i16 %data_imag_23_loc

]]></Node>
<StgValue><ssdm name="data_imag_23_loc_load"/></StgValue>
</operation>

<operation id="488" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:216 %data_imag_22_loc_load = load i16 %data_imag_22_loc

]]></Node>
<StgValue><ssdm name="data_imag_22_loc_load"/></StgValue>
</operation>

<operation id="489" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:217 %data_imag_21_loc_load = load i16 %data_imag_21_loc

]]></Node>
<StgValue><ssdm name="data_imag_21_loc_load"/></StgValue>
</operation>

<operation id="490" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:218 %data_imag_20_loc_load = load i16 %data_imag_20_loc

]]></Node>
<StgValue><ssdm name="data_imag_20_loc_load"/></StgValue>
</operation>

<operation id="491" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:219 %data_imag_19_loc_load = load i16 %data_imag_19_loc

]]></Node>
<StgValue><ssdm name="data_imag_19_loc_load"/></StgValue>
</operation>

<operation id="492" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:220 %data_imag_18_loc_load = load i16 %data_imag_18_loc

]]></Node>
<StgValue><ssdm name="data_imag_18_loc_load"/></StgValue>
</operation>

<operation id="493" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:221 %data_imag_17_loc_load = load i16 %data_imag_17_loc

]]></Node>
<StgValue><ssdm name="data_imag_17_loc_load"/></StgValue>
</operation>

<operation id="494" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:222 %data_imag_16_loc_load = load i16 %data_imag_16_loc

]]></Node>
<StgValue><ssdm name="data_imag_16_loc_load"/></StgValue>
</operation>

<operation id="495" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:223 %data_imag_15_loc_load = load i16 %data_imag_15_loc

]]></Node>
<StgValue><ssdm name="data_imag_15_loc_load"/></StgValue>
</operation>

<operation id="496" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:224 %data_imag_14_loc_load = load i16 %data_imag_14_loc

]]></Node>
<StgValue><ssdm name="data_imag_14_loc_load"/></StgValue>
</operation>

<operation id="497" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:225 %data_imag_13_loc_load = load i16 %data_imag_13_loc

]]></Node>
<StgValue><ssdm name="data_imag_13_loc_load"/></StgValue>
</operation>

<operation id="498" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:226 %data_imag_12_loc_load = load i16 %data_imag_12_loc

]]></Node>
<StgValue><ssdm name="data_imag_12_loc_load"/></StgValue>
</operation>

<operation id="499" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:227 %data_imag_11_loc_load = load i16 %data_imag_11_loc

]]></Node>
<StgValue><ssdm name="data_imag_11_loc_load"/></StgValue>
</operation>

<operation id="500" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:228 %data_imag_10_loc_load = load i16 %data_imag_10_loc

]]></Node>
<StgValue><ssdm name="data_imag_10_loc_load"/></StgValue>
</operation>

<operation id="501" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:229 %data_imag_9_loc_load = load i16 %data_imag_9_loc

]]></Node>
<StgValue><ssdm name="data_imag_9_loc_load"/></StgValue>
</operation>

<operation id="502" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:230 %data_imag_8_loc_load = load i16 %data_imag_8_loc

]]></Node>
<StgValue><ssdm name="data_imag_8_loc_load"/></StgValue>
</operation>

<operation id="503" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:231 %data_imag_7_loc_load = load i16 %data_imag_7_loc

]]></Node>
<StgValue><ssdm name="data_imag_7_loc_load"/></StgValue>
</operation>

<operation id="504" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:232 %data_imag_6_loc_load = load i16 %data_imag_6_loc

]]></Node>
<StgValue><ssdm name="data_imag_6_loc_load"/></StgValue>
</operation>

<operation id="505" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:233 %data_imag_5_loc_load = load i16 %data_imag_5_loc

]]></Node>
<StgValue><ssdm name="data_imag_5_loc_load"/></StgValue>
</operation>

<operation id="506" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:234 %data_imag_4_loc_load = load i16 %data_imag_4_loc

]]></Node>
<StgValue><ssdm name="data_imag_4_loc_load"/></StgValue>
</operation>

<operation id="507" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:235 %data_imag_3_loc_load = load i16 %data_imag_3_loc

]]></Node>
<StgValue><ssdm name="data_imag_3_loc_load"/></StgValue>
</operation>

<operation id="508" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:236 %data_imag_2_loc_load = load i16 %data_imag_2_loc

]]></Node>
<StgValue><ssdm name="data_imag_2_loc_load"/></StgValue>
</operation>

<operation id="509" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:237 %data_imag_1_loc_load = load i16 %data_imag_1_loc

]]></Node>
<StgValue><ssdm name="data_imag_1_loc_load"/></StgValue>
</operation>

<operation id="510" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:238 %data_imag_loc_load = load i16 %data_imag_loc

]]></Node>
<StgValue><ssdm name="data_imag_loc_load"/></StgValue>
</operation>

<operation id="511" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:239 %data_real_31_loc_load = load i16 %data_real_31_loc

]]></Node>
<StgValue><ssdm name="data_real_31_loc_load"/></StgValue>
</operation>

<operation id="512" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:240 %data_real_30_loc_load = load i16 %data_real_30_loc

]]></Node>
<StgValue><ssdm name="data_real_30_loc_load"/></StgValue>
</operation>

<operation id="513" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:241 %data_real_29_loc_load = load i16 %data_real_29_loc

]]></Node>
<StgValue><ssdm name="data_real_29_loc_load"/></StgValue>
</operation>

<operation id="514" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:242 %data_real_28_loc_load = load i16 %data_real_28_loc

]]></Node>
<StgValue><ssdm name="data_real_28_loc_load"/></StgValue>
</operation>

<operation id="515" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:243 %data_real_27_loc_load = load i16 %data_real_27_loc

]]></Node>
<StgValue><ssdm name="data_real_27_loc_load"/></StgValue>
</operation>

<operation id="516" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:244 %data_real_26_loc_load = load i16 %data_real_26_loc

]]></Node>
<StgValue><ssdm name="data_real_26_loc_load"/></StgValue>
</operation>

<operation id="517" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:245 %data_real_25_loc_load = load i16 %data_real_25_loc

]]></Node>
<StgValue><ssdm name="data_real_25_loc_load"/></StgValue>
</operation>

<operation id="518" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:246 %data_real_24_loc_load = load i16 %data_real_24_loc

]]></Node>
<StgValue><ssdm name="data_real_24_loc_load"/></StgValue>
</operation>

<operation id="519" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:247 %data_real_23_loc_load = load i16 %data_real_23_loc

]]></Node>
<StgValue><ssdm name="data_real_23_loc_load"/></StgValue>
</operation>

<operation id="520" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:248 %data_real_22_loc_load = load i16 %data_real_22_loc

]]></Node>
<StgValue><ssdm name="data_real_22_loc_load"/></StgValue>
</operation>

<operation id="521" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:249 %data_real_21_loc_load = load i16 %data_real_21_loc

]]></Node>
<StgValue><ssdm name="data_real_21_loc_load"/></StgValue>
</operation>

<operation id="522" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:250 %data_real_20_loc_load = load i16 %data_real_20_loc

]]></Node>
<StgValue><ssdm name="data_real_20_loc_load"/></StgValue>
</operation>

<operation id="523" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:251 %data_real_19_loc_load = load i16 %data_real_19_loc

]]></Node>
<StgValue><ssdm name="data_real_19_loc_load"/></StgValue>
</operation>

<operation id="524" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:252 %data_real_18_loc_load = load i16 %data_real_18_loc

]]></Node>
<StgValue><ssdm name="data_real_18_loc_load"/></StgValue>
</operation>

<operation id="525" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:253 %data_real_17_loc_load = load i16 %data_real_17_loc

]]></Node>
<StgValue><ssdm name="data_real_17_loc_load"/></StgValue>
</operation>

<operation id="526" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:254 %data_real_16_loc_load = load i16 %data_real_16_loc

]]></Node>
<StgValue><ssdm name="data_real_16_loc_load"/></StgValue>
</operation>

<operation id="527" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:255 %data_real_15_loc_load = load i16 %data_real_15_loc

]]></Node>
<StgValue><ssdm name="data_real_15_loc_load"/></StgValue>
</operation>

<operation id="528" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:256 %data_real_14_loc_load = load i16 %data_real_14_loc

]]></Node>
<StgValue><ssdm name="data_real_14_loc_load"/></StgValue>
</operation>

<operation id="529" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:257 %data_real_13_loc_load = load i16 %data_real_13_loc

]]></Node>
<StgValue><ssdm name="data_real_13_loc_load"/></StgValue>
</operation>

<operation id="530" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:258 %data_real_12_loc_load = load i16 %data_real_12_loc

]]></Node>
<StgValue><ssdm name="data_real_12_loc_load"/></StgValue>
</operation>

<operation id="531" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:259 %data_real_11_loc_load = load i16 %data_real_11_loc

]]></Node>
<StgValue><ssdm name="data_real_11_loc_load"/></StgValue>
</operation>

<operation id="532" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:260 %data_real_10_loc_load = load i16 %data_real_10_loc

]]></Node>
<StgValue><ssdm name="data_real_10_loc_load"/></StgValue>
</operation>

<operation id="533" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:261 %data_real_9_loc_load = load i16 %data_real_9_loc

]]></Node>
<StgValue><ssdm name="data_real_9_loc_load"/></StgValue>
</operation>

<operation id="534" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:262 %data_real_8_loc_load = load i16 %data_real_8_loc

]]></Node>
<StgValue><ssdm name="data_real_8_loc_load"/></StgValue>
</operation>

<operation id="535" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:263 %data_real_7_loc_load = load i16 %data_real_7_loc

]]></Node>
<StgValue><ssdm name="data_real_7_loc_load"/></StgValue>
</operation>

<operation id="536" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:264 %data_real_6_loc_load = load i16 %data_real_6_loc

]]></Node>
<StgValue><ssdm name="data_real_6_loc_load"/></StgValue>
</operation>

<operation id="537" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:265 %data_real_5_loc_load = load i16 %data_real_5_loc

]]></Node>
<StgValue><ssdm name="data_real_5_loc_load"/></StgValue>
</operation>

<operation id="538" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:266 %data_real_4_loc_load = load i16 %data_real_4_loc

]]></Node>
<StgValue><ssdm name="data_real_4_loc_load"/></StgValue>
</operation>

<operation id="539" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:267 %data_real_3_loc_load = load i16 %data_real_3_loc

]]></Node>
<StgValue><ssdm name="data_real_3_loc_load"/></StgValue>
</operation>

<operation id="540" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:268 %data_real_2_loc_load = load i16 %data_real_2_loc

]]></Node>
<StgValue><ssdm name="data_real_2_loc_load"/></StgValue>
</operation>

<operation id="541" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:269 %data_real_1_loc_load = load i16 %data_real_1_loc

]]></Node>
<StgValue><ssdm name="data_real_1_loc_load"/></StgValue>
</operation>

<operation id="542" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:270 %data_real_loc_load = load i16 %data_real_loc

]]></Node>
<StgValue><ssdm name="data_real_loc_load"/></StgValue>
</operation>

<operation id="543" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:271 %empty_31 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="544" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16">
<![CDATA[
entry:272 %call_ln0 = call void @fft32_Pipeline_bit_rev_assign_loop, i16 %data_real_loc_load, i16 %data_real_1_loc_load, i16 %data_real_2_loc_load, i16 %data_real_3_loc_load, i16 %data_real_4_loc_load, i16 %data_real_5_loc_load, i16 %data_real_6_loc_load, i16 %data_real_7_loc_load, i16 %data_real_8_loc_load, i16 %data_real_9_loc_load, i16 %data_real_10_loc_load, i16 %data_real_11_loc_load, i16 %data_real_12_loc_load, i16 %data_real_13_loc_load, i16 %data_real_14_loc_load, i16 %data_real_15_loc_load, i16 %data_real_16_loc_load, i16 %data_real_17_loc_load, i16 %data_real_18_loc_load, i16 %data_real_19_loc_load, i16 %data_real_20_loc_load, i16 %data_real_21_loc_load, i16 %data_real_22_loc_load, i16 %data_real_23_loc_load, i16 %data_real_24_loc_load, i16 %data_real_25_loc_load, i16 %data_real_26_loc_load, i16 %data_real_27_loc_load, i16 %data_real_28_loc_load, i16 %data_real_29_loc_load, i16 %data_real_30_loc_load, i16 %data_real_31_loc_load, i16 %data_imag_loc_load, i16 %data_imag_1_loc_load, i16 %data_imag_2_loc_load, i16 %data_imag_3_loc_load, i16 %data_imag_4_loc_load, i16 %data_imag_5_loc_load, i16 %data_imag_6_loc_load, i16 %data_imag_7_loc_load, i16 %data_imag_8_loc_load, i16 %data_imag_9_loc_load, i16 %data_imag_10_loc_load, i16 %data_imag_11_loc_load, i16 %data_imag_12_loc_load, i16 %data_imag_13_loc_load, i16 %data_imag_14_loc_load, i16 %data_imag_15_loc_load, i16 %data_imag_16_loc_load, i16 %data_imag_17_loc_load, i16 %data_imag_18_loc_load, i16 %data_imag_19_loc_load, i16 %data_imag_20_loc_load, i16 %data_imag_21_loc_load, i16 %data_imag_22_loc_load, i16 %data_imag_23_loc_load, i16 %data_imag_24_loc_load, i16 %data_imag_25_loc_load, i16 %data_imag_26_loc_load, i16 %data_imag_27_loc_load, i16 %data_imag_28_loc_load, i16 %data_imag_29_loc_load, i16 %data_imag_30_loc_load, i16 %data_imag_31_loc_load, i16 %stage0_imag_31_loc, i16 %stage0_imag_30_loc, i16 %stage0_imag_29_loc, i16 %stage0_imag_28_loc, i16 %stage0_imag_27_loc, i16 %stage0_imag_26_loc, i16 %stage0_imag_25_loc, i16 %stage0_imag_24_loc, i16 %stage0_imag_23_loc, i16 %stage0_imag_22_loc, i16 %stage0_imag_21_loc, i16 %stage0_imag_20_loc, i16 %stage0_imag_19_loc, i16 %stage0_imag_18_loc, i16 %stage0_imag_17_loc, i16 %stage0_imag_16_loc, i16 %stage0_imag_15_loc, i16 %stage0_imag_14_loc, i16 %stage0_imag_13_loc, i16 %stage0_imag_12_loc, i16 %stage0_imag_11_loc, i16 %stage0_imag_10_loc, i16 %stage0_imag_9_loc, i16 %stage0_imag_8_loc, i16 %stage0_imag_7_loc, i16 %stage0_imag_6_loc, i16 %stage0_imag_5_loc, i16 %stage0_imag_4_loc, i16 %stage0_imag_3_loc, i16 %stage0_imag_2_loc, i16 %stage0_imag_1_loc, i16 %stage0_imag_loc, i16 %stage0_real_31_loc, i16 %stage0_real_30_loc, i16 %stage0_real_29_loc, i16 %stage0_real_28_loc, i16 %stage0_real_27_loc, i16 %stage0_real_26_loc, i16 %stage0_real_25_loc, i16 %stage0_real_24_loc, i16 %stage0_real_23_loc, i16 %stage0_real_22_loc, i16 %stage0_real_21_loc, i16 %stage0_real_20_loc, i16 %stage0_real_19_loc, i16 %stage0_real_18_loc, i16 %stage0_real_17_loc, i16 %stage0_real_16_loc, i16 %stage0_real_15_loc, i16 %stage0_real_14_loc, i16 %stage0_real_13_loc, i16 %stage0_real_12_loc, i16 %stage0_real_11_loc, i16 %stage0_real_10_loc, i16 %stage0_real_9_loc, i16 %stage0_real_8_loc, i16 %stage0_real_7_loc, i16 %stage0_real_6_loc, i16 %stage0_real_5_loc, i16 %stage0_real_4_loc, i16 %stage0_real_3_loc, i16 %stage0_real_2_loc, i16 %stage0_real_1_loc, i16 %stage0_real_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="545" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16">
<![CDATA[
entry:272 %call_ln0 = call void @fft32_Pipeline_bit_rev_assign_loop, i16 %data_real_loc_load, i16 %data_real_1_loc_load, i16 %data_real_2_loc_load, i16 %data_real_3_loc_load, i16 %data_real_4_loc_load, i16 %data_real_5_loc_load, i16 %data_real_6_loc_load, i16 %data_real_7_loc_load, i16 %data_real_8_loc_load, i16 %data_real_9_loc_load, i16 %data_real_10_loc_load, i16 %data_real_11_loc_load, i16 %data_real_12_loc_load, i16 %data_real_13_loc_load, i16 %data_real_14_loc_load, i16 %data_real_15_loc_load, i16 %data_real_16_loc_load, i16 %data_real_17_loc_load, i16 %data_real_18_loc_load, i16 %data_real_19_loc_load, i16 %data_real_20_loc_load, i16 %data_real_21_loc_load, i16 %data_real_22_loc_load, i16 %data_real_23_loc_load, i16 %data_real_24_loc_load, i16 %data_real_25_loc_load, i16 %data_real_26_loc_load, i16 %data_real_27_loc_load, i16 %data_real_28_loc_load, i16 %data_real_29_loc_load, i16 %data_real_30_loc_load, i16 %data_real_31_loc_load, i16 %data_imag_loc_load, i16 %data_imag_1_loc_load, i16 %data_imag_2_loc_load, i16 %data_imag_3_loc_load, i16 %data_imag_4_loc_load, i16 %data_imag_5_loc_load, i16 %data_imag_6_loc_load, i16 %data_imag_7_loc_load, i16 %data_imag_8_loc_load, i16 %data_imag_9_loc_load, i16 %data_imag_10_loc_load, i16 %data_imag_11_loc_load, i16 %data_imag_12_loc_load, i16 %data_imag_13_loc_load, i16 %data_imag_14_loc_load, i16 %data_imag_15_loc_load, i16 %data_imag_16_loc_load, i16 %data_imag_17_loc_load, i16 %data_imag_18_loc_load, i16 %data_imag_19_loc_load, i16 %data_imag_20_loc_load, i16 %data_imag_21_loc_load, i16 %data_imag_22_loc_load, i16 %data_imag_23_loc_load, i16 %data_imag_24_loc_load, i16 %data_imag_25_loc_load, i16 %data_imag_26_loc_load, i16 %data_imag_27_loc_load, i16 %data_imag_28_loc_load, i16 %data_imag_29_loc_load, i16 %data_imag_30_loc_load, i16 %data_imag_31_loc_load, i16 %stage0_imag_31_loc, i16 %stage0_imag_30_loc, i16 %stage0_imag_29_loc, i16 %stage0_imag_28_loc, i16 %stage0_imag_27_loc, i16 %stage0_imag_26_loc, i16 %stage0_imag_25_loc, i16 %stage0_imag_24_loc, i16 %stage0_imag_23_loc, i16 %stage0_imag_22_loc, i16 %stage0_imag_21_loc, i16 %stage0_imag_20_loc, i16 %stage0_imag_19_loc, i16 %stage0_imag_18_loc, i16 %stage0_imag_17_loc, i16 %stage0_imag_16_loc, i16 %stage0_imag_15_loc, i16 %stage0_imag_14_loc, i16 %stage0_imag_13_loc, i16 %stage0_imag_12_loc, i16 %stage0_imag_11_loc, i16 %stage0_imag_10_loc, i16 %stage0_imag_9_loc, i16 %stage0_imag_8_loc, i16 %stage0_imag_7_loc, i16 %stage0_imag_6_loc, i16 %stage0_imag_5_loc, i16 %stage0_imag_4_loc, i16 %stage0_imag_3_loc, i16 %stage0_imag_2_loc, i16 %stage0_imag_1_loc, i16 %stage0_imag_loc, i16 %stage0_real_31_loc, i16 %stage0_real_30_loc, i16 %stage0_real_29_loc, i16 %stage0_real_28_loc, i16 %stage0_real_27_loc, i16 %stage0_real_26_loc, i16 %stage0_real_25_loc, i16 %stage0_real_24_loc, i16 %stage0_real_23_loc, i16 %stage0_real_22_loc, i16 %stage0_real_21_loc, i16 %stage0_real_20_loc, i16 %stage0_real_19_loc, i16 %stage0_real_18_loc, i16 %stage0_real_17_loc, i16 %stage0_real_16_loc, i16 %stage0_real_15_loc, i16 %stage0_real_14_loc, i16 %stage0_real_13_loc, i16 %stage0_real_12_loc, i16 %stage0_real_11_loc, i16 %stage0_real_10_loc, i16 %stage0_real_9_loc, i16 %stage0_real_8_loc, i16 %stage0_real_7_loc, i16 %stage0_real_6_loc, i16 %stage0_real_5_loc, i16 %stage0_real_4_loc, i16 %stage0_real_3_loc, i16 %stage0_real_2_loc, i16 %stage0_real_1_loc, i16 %stage0_real_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="546" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:273 %stage0_imag_31_loc_load = load i16 %stage0_imag_31_loc

]]></Node>
<StgValue><ssdm name="stage0_imag_31_loc_load"/></StgValue>
</operation>

<operation id="547" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:274 %stage0_imag_30_loc_load = load i16 %stage0_imag_30_loc

]]></Node>
<StgValue><ssdm name="stage0_imag_30_loc_load"/></StgValue>
</operation>

<operation id="548" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:275 %stage0_imag_29_loc_load = load i16 %stage0_imag_29_loc

]]></Node>
<StgValue><ssdm name="stage0_imag_29_loc_load"/></StgValue>
</operation>

<operation id="549" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:276 %stage0_imag_28_loc_load = load i16 %stage0_imag_28_loc

]]></Node>
<StgValue><ssdm name="stage0_imag_28_loc_load"/></StgValue>
</operation>

<operation id="550" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:277 %stage0_imag_27_loc_load = load i16 %stage0_imag_27_loc

]]></Node>
<StgValue><ssdm name="stage0_imag_27_loc_load"/></StgValue>
</operation>

<operation id="551" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:278 %stage0_imag_26_loc_load = load i16 %stage0_imag_26_loc

]]></Node>
<StgValue><ssdm name="stage0_imag_26_loc_load"/></StgValue>
</operation>

<operation id="552" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:279 %stage0_imag_25_loc_load = load i16 %stage0_imag_25_loc

]]></Node>
<StgValue><ssdm name="stage0_imag_25_loc_load"/></StgValue>
</operation>

<operation id="553" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:280 %stage0_imag_24_loc_load = load i16 %stage0_imag_24_loc

]]></Node>
<StgValue><ssdm name="stage0_imag_24_loc_load"/></StgValue>
</operation>

<operation id="554" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:281 %stage0_imag_23_loc_load = load i16 %stage0_imag_23_loc

]]></Node>
<StgValue><ssdm name="stage0_imag_23_loc_load"/></StgValue>
</operation>

<operation id="555" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:282 %stage0_imag_22_loc_load = load i16 %stage0_imag_22_loc

]]></Node>
<StgValue><ssdm name="stage0_imag_22_loc_load"/></StgValue>
</operation>

<operation id="556" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:283 %stage0_imag_21_loc_load = load i16 %stage0_imag_21_loc

]]></Node>
<StgValue><ssdm name="stage0_imag_21_loc_load"/></StgValue>
</operation>

<operation id="557" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:284 %stage0_imag_20_loc_load = load i16 %stage0_imag_20_loc

]]></Node>
<StgValue><ssdm name="stage0_imag_20_loc_load"/></StgValue>
</operation>

<operation id="558" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:285 %stage0_imag_19_loc_load = load i16 %stage0_imag_19_loc

]]></Node>
<StgValue><ssdm name="stage0_imag_19_loc_load"/></StgValue>
</operation>

<operation id="559" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:286 %stage0_imag_18_loc_load = load i16 %stage0_imag_18_loc

]]></Node>
<StgValue><ssdm name="stage0_imag_18_loc_load"/></StgValue>
</operation>

<operation id="560" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:287 %stage0_imag_17_loc_load = load i16 %stage0_imag_17_loc

]]></Node>
<StgValue><ssdm name="stage0_imag_17_loc_load"/></StgValue>
</operation>

<operation id="561" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:288 %stage0_imag_16_loc_load = load i16 %stage0_imag_16_loc

]]></Node>
<StgValue><ssdm name="stage0_imag_16_loc_load"/></StgValue>
</operation>

<operation id="562" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:289 %stage0_imag_15_loc_load = load i16 %stage0_imag_15_loc

]]></Node>
<StgValue><ssdm name="stage0_imag_15_loc_load"/></StgValue>
</operation>

<operation id="563" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:290 %stage0_imag_14_loc_load = load i16 %stage0_imag_14_loc

]]></Node>
<StgValue><ssdm name="stage0_imag_14_loc_load"/></StgValue>
</operation>

<operation id="564" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:291 %stage0_imag_13_loc_load = load i16 %stage0_imag_13_loc

]]></Node>
<StgValue><ssdm name="stage0_imag_13_loc_load"/></StgValue>
</operation>

<operation id="565" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:292 %stage0_imag_12_loc_load = load i16 %stage0_imag_12_loc

]]></Node>
<StgValue><ssdm name="stage0_imag_12_loc_load"/></StgValue>
</operation>

<operation id="566" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:293 %stage0_imag_11_loc_load = load i16 %stage0_imag_11_loc

]]></Node>
<StgValue><ssdm name="stage0_imag_11_loc_load"/></StgValue>
</operation>

<operation id="567" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:294 %stage0_imag_10_loc_load = load i16 %stage0_imag_10_loc

]]></Node>
<StgValue><ssdm name="stage0_imag_10_loc_load"/></StgValue>
</operation>

<operation id="568" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:295 %stage0_imag_9_loc_load = load i16 %stage0_imag_9_loc

]]></Node>
<StgValue><ssdm name="stage0_imag_9_loc_load"/></StgValue>
</operation>

<operation id="569" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:296 %stage0_imag_8_loc_load = load i16 %stage0_imag_8_loc

]]></Node>
<StgValue><ssdm name="stage0_imag_8_loc_load"/></StgValue>
</operation>

<operation id="570" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:297 %stage0_imag_7_loc_load = load i16 %stage0_imag_7_loc

]]></Node>
<StgValue><ssdm name="stage0_imag_7_loc_load"/></StgValue>
</operation>

<operation id="571" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:298 %stage0_imag_6_loc_load = load i16 %stage0_imag_6_loc

]]></Node>
<StgValue><ssdm name="stage0_imag_6_loc_load"/></StgValue>
</operation>

<operation id="572" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:299 %stage0_imag_5_loc_load = load i16 %stage0_imag_5_loc

]]></Node>
<StgValue><ssdm name="stage0_imag_5_loc_load"/></StgValue>
</operation>

<operation id="573" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:300 %stage0_imag_4_loc_load = load i16 %stage0_imag_4_loc

]]></Node>
<StgValue><ssdm name="stage0_imag_4_loc_load"/></StgValue>
</operation>

<operation id="574" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:301 %stage0_imag_3_loc_load = load i16 %stage0_imag_3_loc

]]></Node>
<StgValue><ssdm name="stage0_imag_3_loc_load"/></StgValue>
</operation>

<operation id="575" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:302 %stage0_imag_2_loc_load = load i16 %stage0_imag_2_loc

]]></Node>
<StgValue><ssdm name="stage0_imag_2_loc_load"/></StgValue>
</operation>

<operation id="576" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:303 %stage0_imag_1_loc_load = load i16 %stage0_imag_1_loc

]]></Node>
<StgValue><ssdm name="stage0_imag_1_loc_load"/></StgValue>
</operation>

<operation id="577" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:304 %stage0_imag_loc_load = load i16 %stage0_imag_loc

]]></Node>
<StgValue><ssdm name="stage0_imag_loc_load"/></StgValue>
</operation>

<operation id="578" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:305 %stage0_real_31_loc_load = load i16 %stage0_real_31_loc

]]></Node>
<StgValue><ssdm name="stage0_real_31_loc_load"/></StgValue>
</operation>

<operation id="579" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:306 %stage0_real_30_loc_load = load i16 %stage0_real_30_loc

]]></Node>
<StgValue><ssdm name="stage0_real_30_loc_load"/></StgValue>
</operation>

<operation id="580" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:307 %stage0_real_29_loc_load = load i16 %stage0_real_29_loc

]]></Node>
<StgValue><ssdm name="stage0_real_29_loc_load"/></StgValue>
</operation>

<operation id="581" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:308 %stage0_real_28_loc_load = load i16 %stage0_real_28_loc

]]></Node>
<StgValue><ssdm name="stage0_real_28_loc_load"/></StgValue>
</operation>

<operation id="582" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:309 %stage0_real_27_loc_load = load i16 %stage0_real_27_loc

]]></Node>
<StgValue><ssdm name="stage0_real_27_loc_load"/></StgValue>
</operation>

<operation id="583" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:310 %stage0_real_26_loc_load = load i16 %stage0_real_26_loc

]]></Node>
<StgValue><ssdm name="stage0_real_26_loc_load"/></StgValue>
</operation>

<operation id="584" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:311 %stage0_real_25_loc_load = load i16 %stage0_real_25_loc

]]></Node>
<StgValue><ssdm name="stage0_real_25_loc_load"/></StgValue>
</operation>

<operation id="585" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:312 %stage0_real_24_loc_load = load i16 %stage0_real_24_loc

]]></Node>
<StgValue><ssdm name="stage0_real_24_loc_load"/></StgValue>
</operation>

<operation id="586" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:313 %stage0_real_23_loc_load = load i16 %stage0_real_23_loc

]]></Node>
<StgValue><ssdm name="stage0_real_23_loc_load"/></StgValue>
</operation>

<operation id="587" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:314 %stage0_real_22_loc_load = load i16 %stage0_real_22_loc

]]></Node>
<StgValue><ssdm name="stage0_real_22_loc_load"/></StgValue>
</operation>

<operation id="588" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:315 %stage0_real_21_loc_load = load i16 %stage0_real_21_loc

]]></Node>
<StgValue><ssdm name="stage0_real_21_loc_load"/></StgValue>
</operation>

<operation id="589" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:316 %stage0_real_20_loc_load = load i16 %stage0_real_20_loc

]]></Node>
<StgValue><ssdm name="stage0_real_20_loc_load"/></StgValue>
</operation>

<operation id="590" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:317 %stage0_real_19_loc_load = load i16 %stage0_real_19_loc

]]></Node>
<StgValue><ssdm name="stage0_real_19_loc_load"/></StgValue>
</operation>

<operation id="591" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:318 %stage0_real_18_loc_load = load i16 %stage0_real_18_loc

]]></Node>
<StgValue><ssdm name="stage0_real_18_loc_load"/></StgValue>
</operation>

<operation id="592" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:319 %stage0_real_17_loc_load = load i16 %stage0_real_17_loc

]]></Node>
<StgValue><ssdm name="stage0_real_17_loc_load"/></StgValue>
</operation>

<operation id="593" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:320 %stage0_real_16_loc_load = load i16 %stage0_real_16_loc

]]></Node>
<StgValue><ssdm name="stage0_real_16_loc_load"/></StgValue>
</operation>

<operation id="594" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:321 %stage0_real_15_loc_load = load i16 %stage0_real_15_loc

]]></Node>
<StgValue><ssdm name="stage0_real_15_loc_load"/></StgValue>
</operation>

<operation id="595" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:322 %stage0_real_14_loc_load = load i16 %stage0_real_14_loc

]]></Node>
<StgValue><ssdm name="stage0_real_14_loc_load"/></StgValue>
</operation>

<operation id="596" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:323 %stage0_real_13_loc_load = load i16 %stage0_real_13_loc

]]></Node>
<StgValue><ssdm name="stage0_real_13_loc_load"/></StgValue>
</operation>

<operation id="597" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:324 %stage0_real_12_loc_load = load i16 %stage0_real_12_loc

]]></Node>
<StgValue><ssdm name="stage0_real_12_loc_load"/></StgValue>
</operation>

<operation id="598" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:325 %stage0_real_11_loc_load = load i16 %stage0_real_11_loc

]]></Node>
<StgValue><ssdm name="stage0_real_11_loc_load"/></StgValue>
</operation>

<operation id="599" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:326 %stage0_real_10_loc_load = load i16 %stage0_real_10_loc

]]></Node>
<StgValue><ssdm name="stage0_real_10_loc_load"/></StgValue>
</operation>

<operation id="600" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:327 %stage0_real_9_loc_load = load i16 %stage0_real_9_loc

]]></Node>
<StgValue><ssdm name="stage0_real_9_loc_load"/></StgValue>
</operation>

<operation id="601" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:328 %stage0_real_8_loc_load = load i16 %stage0_real_8_loc

]]></Node>
<StgValue><ssdm name="stage0_real_8_loc_load"/></StgValue>
</operation>

<operation id="602" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:329 %stage0_real_7_loc_load = load i16 %stage0_real_7_loc

]]></Node>
<StgValue><ssdm name="stage0_real_7_loc_load"/></StgValue>
</operation>

<operation id="603" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:330 %stage0_real_6_loc_load = load i16 %stage0_real_6_loc

]]></Node>
<StgValue><ssdm name="stage0_real_6_loc_load"/></StgValue>
</operation>

<operation id="604" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:331 %stage0_real_5_loc_load = load i16 %stage0_real_5_loc

]]></Node>
<StgValue><ssdm name="stage0_real_5_loc_load"/></StgValue>
</operation>

<operation id="605" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:332 %stage0_real_4_loc_load = load i16 %stage0_real_4_loc

]]></Node>
<StgValue><ssdm name="stage0_real_4_loc_load"/></StgValue>
</operation>

<operation id="606" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:333 %stage0_real_3_loc_load = load i16 %stage0_real_3_loc

]]></Node>
<StgValue><ssdm name="stage0_real_3_loc_load"/></StgValue>
</operation>

<operation id="607" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:334 %stage0_real_2_loc_load = load i16 %stage0_real_2_loc

]]></Node>
<StgValue><ssdm name="stage0_real_2_loc_load"/></StgValue>
</operation>

<operation id="608" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:335 %stage0_real_1_loc_load = load i16 %stage0_real_1_loc

]]></Node>
<StgValue><ssdm name="stage0_real_1_loc_load"/></StgValue>
</operation>

<operation id="609" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:336 %stage0_real_loc_load = load i16 %stage0_real_loc

]]></Node>
<StgValue><ssdm name="stage0_real_loc_load"/></StgValue>
</operation>

<operation id="610" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16">
<![CDATA[
entry:337 %call_ln0 = call void @fft32_Pipeline_stage1_loop, i16 %stage0_imag_31_loc_load, i16 %stage0_imag_30_loc_load, i16 %stage0_imag_29_loc_load, i16 %stage0_imag_28_loc_load, i16 %stage0_imag_27_loc_load, i16 %stage0_imag_26_loc_load, i16 %stage0_imag_25_loc_load, i16 %stage0_imag_24_loc_load, i16 %stage0_imag_23_loc_load, i16 %stage0_imag_22_loc_load, i16 %stage0_imag_21_loc_load, i16 %stage0_imag_20_loc_load, i16 %stage0_imag_19_loc_load, i16 %stage0_imag_18_loc_load, i16 %stage0_imag_17_loc_load, i16 %stage0_imag_16_loc_load, i16 %stage0_imag_15_loc_load, i16 %stage0_imag_14_loc_load, i16 %stage0_imag_13_loc_load, i16 %stage0_imag_12_loc_load, i16 %stage0_imag_11_loc_load, i16 %stage0_imag_10_loc_load, i16 %stage0_imag_9_loc_load, i16 %stage0_imag_8_loc_load, i16 %stage0_imag_7_loc_load, i16 %stage0_imag_6_loc_load, i16 %stage0_imag_5_loc_load, i16 %stage0_imag_4_loc_load, i16 %stage0_imag_3_loc_load, i16 %stage0_imag_2_loc_load, i16 %stage0_imag_1_loc_load, i16 %stage0_imag_loc_load, i16 %stage0_real_31_loc_load, i16 %stage0_real_30_loc_load, i16 %stage0_real_29_loc_load, i16 %stage0_real_28_loc_load, i16 %stage0_real_27_loc_load, i16 %stage0_real_26_loc_load, i16 %stage0_real_25_loc_load, i16 %stage0_real_24_loc_load, i16 %stage0_real_23_loc_load, i16 %stage0_real_22_loc_load, i16 %stage0_real_21_loc_load, i16 %stage0_real_20_loc_load, i16 %stage0_real_19_loc_load, i16 %stage0_real_18_loc_load, i16 %stage0_real_17_loc_load, i16 %stage0_real_16_loc_load, i16 %stage0_real_15_loc_load, i16 %stage0_real_14_loc_load, i16 %stage0_real_13_loc_load, i16 %stage0_real_12_loc_load, i16 %stage0_real_11_loc_load, i16 %stage0_real_10_loc_load, i16 %stage0_real_9_loc_load, i16 %stage0_real_8_loc_load, i16 %stage0_real_7_loc_load, i16 %stage0_real_6_loc_load, i16 %stage0_real_5_loc_load, i16 %stage0_real_4_loc_load, i16 %stage0_real_3_loc_load, i16 %stage0_real_2_loc_load, i16 %stage0_real_1_loc_load, i16 %stage0_real_loc_load, i16 %stage1_imag_31_loc, i16 %stage1_imag_30_loc, i16 %stage1_imag_29_loc, i16 %stage1_imag_28_loc, i16 %stage1_imag_27_loc, i16 %stage1_imag_26_loc, i16 %stage1_imag_25_loc, i16 %stage1_imag_24_loc, i16 %stage1_imag_23_loc, i16 %stage1_imag_22_loc, i16 %stage1_imag_21_loc, i16 %stage1_imag_20_loc, i16 %stage1_imag_19_loc, i16 %stage1_imag_18_loc, i16 %stage1_imag_17_loc, i16 %stage1_imag_16_loc, i16 %stage1_imag_15_loc, i16 %stage1_imag_14_loc, i16 %stage1_imag_13_loc, i16 %stage1_imag_12_loc, i16 %stage1_imag_11_loc, i16 %stage1_imag_10_loc, i16 %stage1_imag_9_loc, i16 %stage1_imag_8_loc, i16 %stage1_imag_7_loc, i16 %stage1_imag_6_loc, i16 %stage1_imag_5_loc, i16 %stage1_imag_4_loc, i16 %stage1_imag_3_loc, i16 %stage1_imag_2_loc, i16 %stage1_imag_1_loc, i16 %stage1_imag_loc, i16 %stage1_real_31_loc, i16 %stage1_real_30_loc, i16 %stage1_real_29_loc, i16 %stage1_real_28_loc, i16 %stage1_real_27_loc, i16 %stage1_real_26_loc, i16 %stage1_real_25_loc, i16 %stage1_real_24_loc, i16 %stage1_real_23_loc, i16 %stage1_real_22_loc, i16 %stage1_real_21_loc, i16 %stage1_real_20_loc, i16 %stage1_real_19_loc, i16 %stage1_real_18_loc, i16 %stage1_real_17_loc, i16 %stage1_real_16_loc, i16 %stage1_real_15_loc, i16 %stage1_real_14_loc, i16 %stage1_real_13_loc, i16 %stage1_real_12_loc, i16 %stage1_real_11_loc, i16 %stage1_real_10_loc, i16 %stage1_real_9_loc, i16 %stage1_real_8_loc, i16 %stage1_real_7_loc, i16 %stage1_real_6_loc, i16 %stage1_real_5_loc, i16 %stage1_real_4_loc, i16 %stage1_real_3_loc, i16 %stage1_real_2_loc, i16 %stage1_real_1_loc, i16 %stage1_real_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="611" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16">
<![CDATA[
entry:337 %call_ln0 = call void @fft32_Pipeline_stage1_loop, i16 %stage0_imag_31_loc_load, i16 %stage0_imag_30_loc_load, i16 %stage0_imag_29_loc_load, i16 %stage0_imag_28_loc_load, i16 %stage0_imag_27_loc_load, i16 %stage0_imag_26_loc_load, i16 %stage0_imag_25_loc_load, i16 %stage0_imag_24_loc_load, i16 %stage0_imag_23_loc_load, i16 %stage0_imag_22_loc_load, i16 %stage0_imag_21_loc_load, i16 %stage0_imag_20_loc_load, i16 %stage0_imag_19_loc_load, i16 %stage0_imag_18_loc_load, i16 %stage0_imag_17_loc_load, i16 %stage0_imag_16_loc_load, i16 %stage0_imag_15_loc_load, i16 %stage0_imag_14_loc_load, i16 %stage0_imag_13_loc_load, i16 %stage0_imag_12_loc_load, i16 %stage0_imag_11_loc_load, i16 %stage0_imag_10_loc_load, i16 %stage0_imag_9_loc_load, i16 %stage0_imag_8_loc_load, i16 %stage0_imag_7_loc_load, i16 %stage0_imag_6_loc_load, i16 %stage0_imag_5_loc_load, i16 %stage0_imag_4_loc_load, i16 %stage0_imag_3_loc_load, i16 %stage0_imag_2_loc_load, i16 %stage0_imag_1_loc_load, i16 %stage0_imag_loc_load, i16 %stage0_real_31_loc_load, i16 %stage0_real_30_loc_load, i16 %stage0_real_29_loc_load, i16 %stage0_real_28_loc_load, i16 %stage0_real_27_loc_load, i16 %stage0_real_26_loc_load, i16 %stage0_real_25_loc_load, i16 %stage0_real_24_loc_load, i16 %stage0_real_23_loc_load, i16 %stage0_real_22_loc_load, i16 %stage0_real_21_loc_load, i16 %stage0_real_20_loc_load, i16 %stage0_real_19_loc_load, i16 %stage0_real_18_loc_load, i16 %stage0_real_17_loc_load, i16 %stage0_real_16_loc_load, i16 %stage0_real_15_loc_load, i16 %stage0_real_14_loc_load, i16 %stage0_real_13_loc_load, i16 %stage0_real_12_loc_load, i16 %stage0_real_11_loc_load, i16 %stage0_real_10_loc_load, i16 %stage0_real_9_loc_load, i16 %stage0_real_8_loc_load, i16 %stage0_real_7_loc_load, i16 %stage0_real_6_loc_load, i16 %stage0_real_5_loc_load, i16 %stage0_real_4_loc_load, i16 %stage0_real_3_loc_load, i16 %stage0_real_2_loc_load, i16 %stage0_real_1_loc_load, i16 %stage0_real_loc_load, i16 %stage1_imag_31_loc, i16 %stage1_imag_30_loc, i16 %stage1_imag_29_loc, i16 %stage1_imag_28_loc, i16 %stage1_imag_27_loc, i16 %stage1_imag_26_loc, i16 %stage1_imag_25_loc, i16 %stage1_imag_24_loc, i16 %stage1_imag_23_loc, i16 %stage1_imag_22_loc, i16 %stage1_imag_21_loc, i16 %stage1_imag_20_loc, i16 %stage1_imag_19_loc, i16 %stage1_imag_18_loc, i16 %stage1_imag_17_loc, i16 %stage1_imag_16_loc, i16 %stage1_imag_15_loc, i16 %stage1_imag_14_loc, i16 %stage1_imag_13_loc, i16 %stage1_imag_12_loc, i16 %stage1_imag_11_loc, i16 %stage1_imag_10_loc, i16 %stage1_imag_9_loc, i16 %stage1_imag_8_loc, i16 %stage1_imag_7_loc, i16 %stage1_imag_6_loc, i16 %stage1_imag_5_loc, i16 %stage1_imag_4_loc, i16 %stage1_imag_3_loc, i16 %stage1_imag_2_loc, i16 %stage1_imag_1_loc, i16 %stage1_imag_loc, i16 %stage1_real_31_loc, i16 %stage1_real_30_loc, i16 %stage1_real_29_loc, i16 %stage1_real_28_loc, i16 %stage1_real_27_loc, i16 %stage1_real_26_loc, i16 %stage1_real_25_loc, i16 %stage1_real_24_loc, i16 %stage1_real_23_loc, i16 %stage1_real_22_loc, i16 %stage1_real_21_loc, i16 %stage1_real_20_loc, i16 %stage1_real_19_loc, i16 %stage1_real_18_loc, i16 %stage1_real_17_loc, i16 %stage1_real_16_loc, i16 %stage1_real_15_loc, i16 %stage1_real_14_loc, i16 %stage1_real_13_loc, i16 %stage1_real_12_loc, i16 %stage1_real_11_loc, i16 %stage1_real_10_loc, i16 %stage1_real_9_loc, i16 %stage1_real_8_loc, i16 %stage1_real_7_loc, i16 %stage1_real_6_loc, i16 %stage1_real_5_loc, i16 %stage1_real_4_loc, i16 %stage1_real_3_loc, i16 %stage1_real_2_loc, i16 %stage1_real_1_loc, i16 %stage1_real_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="612" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:199 %spectopmodule_ln64 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2

]]></Node>
<StgValue><ssdm name="spectopmodule_ln64"/></StgValue>
</operation>

<operation id="613" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:200 %specinterface_ln64 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln64"/></StgValue>
</operation>

<operation id="614" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:201 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %in_stream, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="615" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0" op_1_bw="48">
<![CDATA[
entry:202 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i48 %in_stream

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="616" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:203 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %out_stream, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="617" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="48">
<![CDATA[
entry:204 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i48 %out_stream

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="618" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:338 %stage1_imag_31_loc_load = load i16 %stage1_imag_31_loc

]]></Node>
<StgValue><ssdm name="stage1_imag_31_loc_load"/></StgValue>
</operation>

<operation id="619" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:339 %stage1_imag_30_loc_load = load i16 %stage1_imag_30_loc

]]></Node>
<StgValue><ssdm name="stage1_imag_30_loc_load"/></StgValue>
</operation>

<operation id="620" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:340 %stage1_imag_29_loc_load = load i16 %stage1_imag_29_loc

]]></Node>
<StgValue><ssdm name="stage1_imag_29_loc_load"/></StgValue>
</operation>

<operation id="621" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:341 %stage1_imag_28_loc_load = load i16 %stage1_imag_28_loc

]]></Node>
<StgValue><ssdm name="stage1_imag_28_loc_load"/></StgValue>
</operation>

<operation id="622" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:342 %stage1_imag_27_loc_load = load i16 %stage1_imag_27_loc

]]></Node>
<StgValue><ssdm name="stage1_imag_27_loc_load"/></StgValue>
</operation>

<operation id="623" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:343 %stage1_imag_26_loc_load = load i16 %stage1_imag_26_loc

]]></Node>
<StgValue><ssdm name="stage1_imag_26_loc_load"/></StgValue>
</operation>

<operation id="624" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:344 %stage1_imag_25_loc_load = load i16 %stage1_imag_25_loc

]]></Node>
<StgValue><ssdm name="stage1_imag_25_loc_load"/></StgValue>
</operation>

<operation id="625" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:345 %stage1_imag_24_loc_load = load i16 %stage1_imag_24_loc

]]></Node>
<StgValue><ssdm name="stage1_imag_24_loc_load"/></StgValue>
</operation>

<operation id="626" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:346 %stage1_imag_23_loc_load = load i16 %stage1_imag_23_loc

]]></Node>
<StgValue><ssdm name="stage1_imag_23_loc_load"/></StgValue>
</operation>

<operation id="627" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:347 %stage1_imag_22_loc_load = load i16 %stage1_imag_22_loc

]]></Node>
<StgValue><ssdm name="stage1_imag_22_loc_load"/></StgValue>
</operation>

<operation id="628" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:348 %stage1_imag_21_loc_load = load i16 %stage1_imag_21_loc

]]></Node>
<StgValue><ssdm name="stage1_imag_21_loc_load"/></StgValue>
</operation>

<operation id="629" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:349 %stage1_imag_20_loc_load = load i16 %stage1_imag_20_loc

]]></Node>
<StgValue><ssdm name="stage1_imag_20_loc_load"/></StgValue>
</operation>

<operation id="630" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:350 %stage1_imag_19_loc_load = load i16 %stage1_imag_19_loc

]]></Node>
<StgValue><ssdm name="stage1_imag_19_loc_load"/></StgValue>
</operation>

<operation id="631" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:351 %stage1_imag_18_loc_load = load i16 %stage1_imag_18_loc

]]></Node>
<StgValue><ssdm name="stage1_imag_18_loc_load"/></StgValue>
</operation>

<operation id="632" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:352 %stage1_imag_17_loc_load = load i16 %stage1_imag_17_loc

]]></Node>
<StgValue><ssdm name="stage1_imag_17_loc_load"/></StgValue>
</operation>

<operation id="633" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:353 %stage1_imag_16_loc_load = load i16 %stage1_imag_16_loc

]]></Node>
<StgValue><ssdm name="stage1_imag_16_loc_load"/></StgValue>
</operation>

<operation id="634" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:354 %stage1_imag_15_loc_load = load i16 %stage1_imag_15_loc

]]></Node>
<StgValue><ssdm name="stage1_imag_15_loc_load"/></StgValue>
</operation>

<operation id="635" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:355 %stage1_imag_14_loc_load = load i16 %stage1_imag_14_loc

]]></Node>
<StgValue><ssdm name="stage1_imag_14_loc_load"/></StgValue>
</operation>

<operation id="636" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:356 %stage1_imag_13_loc_load = load i16 %stage1_imag_13_loc

]]></Node>
<StgValue><ssdm name="stage1_imag_13_loc_load"/></StgValue>
</operation>

<operation id="637" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:357 %stage1_imag_12_loc_load = load i16 %stage1_imag_12_loc

]]></Node>
<StgValue><ssdm name="stage1_imag_12_loc_load"/></StgValue>
</operation>

<operation id="638" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:358 %stage1_imag_11_loc_load = load i16 %stage1_imag_11_loc

]]></Node>
<StgValue><ssdm name="stage1_imag_11_loc_load"/></StgValue>
</operation>

<operation id="639" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:359 %stage1_imag_10_loc_load = load i16 %stage1_imag_10_loc

]]></Node>
<StgValue><ssdm name="stage1_imag_10_loc_load"/></StgValue>
</operation>

<operation id="640" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:360 %stage1_imag_9_loc_load = load i16 %stage1_imag_9_loc

]]></Node>
<StgValue><ssdm name="stage1_imag_9_loc_load"/></StgValue>
</operation>

<operation id="641" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:361 %stage1_imag_8_loc_load = load i16 %stage1_imag_8_loc

]]></Node>
<StgValue><ssdm name="stage1_imag_8_loc_load"/></StgValue>
</operation>

<operation id="642" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:362 %stage1_imag_7_loc_load = load i16 %stage1_imag_7_loc

]]></Node>
<StgValue><ssdm name="stage1_imag_7_loc_load"/></StgValue>
</operation>

<operation id="643" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:363 %stage1_imag_6_loc_load = load i16 %stage1_imag_6_loc

]]></Node>
<StgValue><ssdm name="stage1_imag_6_loc_load"/></StgValue>
</operation>

<operation id="644" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:364 %stage1_imag_5_loc_load = load i16 %stage1_imag_5_loc

]]></Node>
<StgValue><ssdm name="stage1_imag_5_loc_load"/></StgValue>
</operation>

<operation id="645" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:365 %stage1_imag_4_loc_load = load i16 %stage1_imag_4_loc

]]></Node>
<StgValue><ssdm name="stage1_imag_4_loc_load"/></StgValue>
</operation>

<operation id="646" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:366 %stage1_imag_3_loc_load = load i16 %stage1_imag_3_loc

]]></Node>
<StgValue><ssdm name="stage1_imag_3_loc_load"/></StgValue>
</operation>

<operation id="647" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:367 %stage1_imag_2_loc_load = load i16 %stage1_imag_2_loc

]]></Node>
<StgValue><ssdm name="stage1_imag_2_loc_load"/></StgValue>
</operation>

<operation id="648" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:368 %stage1_imag_1_loc_load = load i16 %stage1_imag_1_loc

]]></Node>
<StgValue><ssdm name="stage1_imag_1_loc_load"/></StgValue>
</operation>

<operation id="649" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:369 %stage1_imag_loc_load = load i16 %stage1_imag_loc

]]></Node>
<StgValue><ssdm name="stage1_imag_loc_load"/></StgValue>
</operation>

<operation id="650" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:370 %stage1_real_31_loc_load = load i16 %stage1_real_31_loc

]]></Node>
<StgValue><ssdm name="stage1_real_31_loc_load"/></StgValue>
</operation>

<operation id="651" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:371 %stage1_real_30_loc_load = load i16 %stage1_real_30_loc

]]></Node>
<StgValue><ssdm name="stage1_real_30_loc_load"/></StgValue>
</operation>

<operation id="652" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:372 %stage1_real_29_loc_load = load i16 %stage1_real_29_loc

]]></Node>
<StgValue><ssdm name="stage1_real_29_loc_load"/></StgValue>
</operation>

<operation id="653" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:373 %stage1_real_28_loc_load = load i16 %stage1_real_28_loc

]]></Node>
<StgValue><ssdm name="stage1_real_28_loc_load"/></StgValue>
</operation>

<operation id="654" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:374 %stage1_real_27_loc_load = load i16 %stage1_real_27_loc

]]></Node>
<StgValue><ssdm name="stage1_real_27_loc_load"/></StgValue>
</operation>

<operation id="655" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:375 %stage1_real_26_loc_load = load i16 %stage1_real_26_loc

]]></Node>
<StgValue><ssdm name="stage1_real_26_loc_load"/></StgValue>
</operation>

<operation id="656" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:376 %stage1_real_25_loc_load = load i16 %stage1_real_25_loc

]]></Node>
<StgValue><ssdm name="stage1_real_25_loc_load"/></StgValue>
</operation>

<operation id="657" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:377 %stage1_real_24_loc_load = load i16 %stage1_real_24_loc

]]></Node>
<StgValue><ssdm name="stage1_real_24_loc_load"/></StgValue>
</operation>

<operation id="658" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:378 %stage1_real_23_loc_load = load i16 %stage1_real_23_loc

]]></Node>
<StgValue><ssdm name="stage1_real_23_loc_load"/></StgValue>
</operation>

<operation id="659" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:379 %stage1_real_22_loc_load = load i16 %stage1_real_22_loc

]]></Node>
<StgValue><ssdm name="stage1_real_22_loc_load"/></StgValue>
</operation>

<operation id="660" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:380 %stage1_real_21_loc_load = load i16 %stage1_real_21_loc

]]></Node>
<StgValue><ssdm name="stage1_real_21_loc_load"/></StgValue>
</operation>

<operation id="661" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:381 %stage1_real_20_loc_load = load i16 %stage1_real_20_loc

]]></Node>
<StgValue><ssdm name="stage1_real_20_loc_load"/></StgValue>
</operation>

<operation id="662" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:382 %stage1_real_19_loc_load = load i16 %stage1_real_19_loc

]]></Node>
<StgValue><ssdm name="stage1_real_19_loc_load"/></StgValue>
</operation>

<operation id="663" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:383 %stage1_real_18_loc_load = load i16 %stage1_real_18_loc

]]></Node>
<StgValue><ssdm name="stage1_real_18_loc_load"/></StgValue>
</operation>

<operation id="664" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:384 %stage1_real_17_loc_load = load i16 %stage1_real_17_loc

]]></Node>
<StgValue><ssdm name="stage1_real_17_loc_load"/></StgValue>
</operation>

<operation id="665" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:385 %stage1_real_16_loc_load = load i16 %stage1_real_16_loc

]]></Node>
<StgValue><ssdm name="stage1_real_16_loc_load"/></StgValue>
</operation>

<operation id="666" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:386 %stage1_real_15_loc_load = load i16 %stage1_real_15_loc

]]></Node>
<StgValue><ssdm name="stage1_real_15_loc_load"/></StgValue>
</operation>

<operation id="667" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:387 %stage1_real_14_loc_load = load i16 %stage1_real_14_loc

]]></Node>
<StgValue><ssdm name="stage1_real_14_loc_load"/></StgValue>
</operation>

<operation id="668" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:388 %stage1_real_13_loc_load = load i16 %stage1_real_13_loc

]]></Node>
<StgValue><ssdm name="stage1_real_13_loc_load"/></StgValue>
</operation>

<operation id="669" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:389 %stage1_real_12_loc_load = load i16 %stage1_real_12_loc

]]></Node>
<StgValue><ssdm name="stage1_real_12_loc_load"/></StgValue>
</operation>

<operation id="670" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:390 %stage1_real_11_loc_load = load i16 %stage1_real_11_loc

]]></Node>
<StgValue><ssdm name="stage1_real_11_loc_load"/></StgValue>
</operation>

<operation id="671" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:391 %stage1_real_10_loc_load = load i16 %stage1_real_10_loc

]]></Node>
<StgValue><ssdm name="stage1_real_10_loc_load"/></StgValue>
</operation>

<operation id="672" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:392 %stage1_real_9_loc_load = load i16 %stage1_real_9_loc

]]></Node>
<StgValue><ssdm name="stage1_real_9_loc_load"/></StgValue>
</operation>

<operation id="673" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:393 %stage1_real_8_loc_load = load i16 %stage1_real_8_loc

]]></Node>
<StgValue><ssdm name="stage1_real_8_loc_load"/></StgValue>
</operation>

<operation id="674" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:394 %stage1_real_7_loc_load = load i16 %stage1_real_7_loc

]]></Node>
<StgValue><ssdm name="stage1_real_7_loc_load"/></StgValue>
</operation>

<operation id="675" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:395 %stage1_real_6_loc_load = load i16 %stage1_real_6_loc

]]></Node>
<StgValue><ssdm name="stage1_real_6_loc_load"/></StgValue>
</operation>

<operation id="676" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:396 %stage1_real_5_loc_load = load i16 %stage1_real_5_loc

]]></Node>
<StgValue><ssdm name="stage1_real_5_loc_load"/></StgValue>
</operation>

<operation id="677" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:397 %stage1_real_4_loc_load = load i16 %stage1_real_4_loc

]]></Node>
<StgValue><ssdm name="stage1_real_4_loc_load"/></StgValue>
</operation>

<operation id="678" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:398 %stage1_real_3_loc_load = load i16 %stage1_real_3_loc

]]></Node>
<StgValue><ssdm name="stage1_real_3_loc_load"/></StgValue>
</operation>

<operation id="679" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:399 %stage1_real_2_loc_load = load i16 %stage1_real_2_loc

]]></Node>
<StgValue><ssdm name="stage1_real_2_loc_load"/></StgValue>
</operation>

<operation id="680" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:400 %stage1_real_1_loc_load = load i16 %stage1_real_1_loc

]]></Node>
<StgValue><ssdm name="stage1_real_1_loc_load"/></StgValue>
</operation>

<operation id="681" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:401 %stage1_real_loc_load = load i16 %stage1_real_loc

]]></Node>
<StgValue><ssdm name="stage1_real_loc_load"/></StgValue>
</operation>

<operation id="682" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="0">
<![CDATA[
entry:404 %br_ln118 = br void %for.body107

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="683" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.body107:0 %k_8 = load i3 %k

]]></Node>
<StgValue><ssdm name="k_8"/></StgValue>
</operation>

<operation id="684" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body107:1 %icmp_ln118 = icmp_eq  i3 %k_8, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln118"/></StgValue>
</operation>

<operation id="685" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body107:2 %br_ln118 = br i1 %icmp_ln118, void %for.body107.split_ifconv, void %for.end126

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>

<operation id="686" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="2" op_0_bw="3">
<![CDATA[
for.body107.split_ifconv:8 %trunc_ln120 = trunc i3 %k_8

]]></Node>
<StgValue><ssdm name="trunc_ln120"/></StgValue>
</operation>

<operation id="687" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="2">
<![CDATA[
for.body107.split_ifconv:9 %zext_ln120_1 = zext i2 %trunc_ln120

]]></Node>
<StgValue><ssdm name="zext_ln120_1"/></StgValue>
</operation>

<operation id="688" st_id="9" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="64" op_0_bw="32">
<![CDATA[
for.body107.split_ifconv:10 %conv = sitodp i32 %zext_ln120_1

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="689" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body107.split_ifconv:67 %add_ln118 = add i3 %k_8, i3 1

]]></Node>
<StgValue><ssdm name="add_ln118"/></StgValue>
</operation>

<operation id="690" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body107.split_ifconv:74 %store_ln118 = store i3 %add_ln118, i3 %k

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="691" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="3" op_0_bw="32">
<![CDATA[
for.end126:0 %k_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="692" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="16" op_0_bw="32">
<![CDATA[
for.end126:1 %w_real_3_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="w_real_3_4"/></StgValue>
</operation>

<operation id="693" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="16" op_0_bw="32">
<![CDATA[
for.end126:2 %w_real_3_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="w_real_3_5"/></StgValue>
</operation>

<operation id="694" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="16" op_0_bw="32">
<![CDATA[
for.end126:3 %w_real_3_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="w_real_3_6"/></StgValue>
</operation>

<operation id="695" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="16" op_0_bw="32">
<![CDATA[
for.end126:4 %w_imag_3_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="w_imag_3_4"/></StgValue>
</operation>

<operation id="696" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="16" op_0_bw="32">
<![CDATA[
for.end126:5 %w_imag_3_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="w_imag_3_5"/></StgValue>
</operation>

<operation id="697" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="16" op_0_bw="32">
<![CDATA[
for.end126:6 %w_imag_3_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="w_imag_3_6"/></StgValue>
</operation>

<operation id="698" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.end126:7 %w_real_3_1_load = load i16 %w_real_3_1

]]></Node>
<StgValue><ssdm name="w_real_3_1_load"/></StgValue>
</operation>

<operation id="699" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.end126:8 %w_real_3_2_load = load i16 %w_real_3_2

]]></Node>
<StgValue><ssdm name="w_real_3_2_load"/></StgValue>
</operation>

<operation id="700" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.end126:9 %w_real_3_3_load = load i16 %w_real_3_3

]]></Node>
<StgValue><ssdm name="w_real_3_3_load"/></StgValue>
</operation>

<operation id="701" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.end126:10 %w_imag_3_1_load = load i16 %w_imag_3_1

]]></Node>
<StgValue><ssdm name="w_imag_3_1_load"/></StgValue>
</operation>

<operation id="702" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.end126:11 %w_imag_3_2_load = load i16 %w_imag_3_2

]]></Node>
<StgValue><ssdm name="w_imag_3_2_load"/></StgValue>
</operation>

<operation id="703" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.end126:12 %w_imag_3_3_load = load i16 %w_imag_3_3

]]></Node>
<StgValue><ssdm name="w_imag_3_3_load"/></StgValue>
</operation>

<operation id="704" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="28" op_0_bw="16">
<![CDATA[
for.end126:13 %sext_ln10 = sext i16 %w_real_3_1_load

]]></Node>
<StgValue><ssdm name="sext_ln10"/></StgValue>
</operation>

<operation id="705" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="28" op_0_bw="16">
<![CDATA[
for.end126:14 %sext_ln10_1 = sext i16 %stage1_real_1_loc_load

]]></Node>
<StgValue><ssdm name="sext_ln10_1"/></StgValue>
</operation>

<operation id="706" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="28" op_0_bw="16">
<![CDATA[
for.end126:15 %sext_ln10_2 = sext i16 %w_imag_3_1_load

]]></Node>
<StgValue><ssdm name="sext_ln10_2"/></StgValue>
</operation>

<operation id="707" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="28" op_0_bw="16">
<![CDATA[
for.end126:16 %sext_ln10_3 = sext i16 %stage1_imag_1_loc_load

]]></Node>
<StgValue><ssdm name="sext_ln10_3"/></StgValue>
</operation>

<operation id="708" st_id="9" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126:17 %mul_ln10 = mul i28 %sext_ln10, i28 %sext_ln10_1

]]></Node>
<StgValue><ssdm name="mul_ln10"/></StgValue>
</operation>

<operation id="709" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126:18 %mul_ln10_1 = mul i28 %sext_ln10_2, i28 %sext_ln10_3

]]></Node>
<StgValue><ssdm name="mul_ln10_1"/></StgValue>
</operation>

<operation id="710" st_id="9" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126:21 %mul_ln11 = mul i28 %sext_ln10_2, i28 %sext_ln10_1

]]></Node>
<StgValue><ssdm name="mul_ln11"/></StgValue>
</operation>

<operation id="711" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126:22 %mul_ln11_1 = mul i28 %sext_ln10, i28 %sext_ln10_3

]]></Node>
<StgValue><ssdm name="mul_ln11_1"/></StgValue>
</operation>

<operation id="712" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="28" op_0_bw="16">
<![CDATA[
for.end126:25 %sext_ln10_4 = sext i16 %w_real_3_2_load

]]></Node>
<StgValue><ssdm name="sext_ln10_4"/></StgValue>
</operation>

<operation id="713" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="28" op_0_bw="16">
<![CDATA[
for.end126:26 %sext_ln10_5 = sext i16 %stage1_real_2_loc_load

]]></Node>
<StgValue><ssdm name="sext_ln10_5"/></StgValue>
</operation>

<operation id="714" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="28" op_0_bw="16">
<![CDATA[
for.end126:27 %sext_ln10_6 = sext i16 %w_imag_3_2_load

]]></Node>
<StgValue><ssdm name="sext_ln10_6"/></StgValue>
</operation>

<operation id="715" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="28" op_0_bw="16">
<![CDATA[
for.end126:28 %sext_ln10_7 = sext i16 %stage1_imag_2_loc_load

]]></Node>
<StgValue><ssdm name="sext_ln10_7"/></StgValue>
</operation>

<operation id="716" st_id="9" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126:29 %mul_ln10_2 = mul i28 %sext_ln10_4, i28 %sext_ln10_5

]]></Node>
<StgValue><ssdm name="mul_ln10_2"/></StgValue>
</operation>

<operation id="717" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126:30 %mul_ln10_3 = mul i28 %sext_ln10_6, i28 %sext_ln10_7

]]></Node>
<StgValue><ssdm name="mul_ln10_3"/></StgValue>
</operation>

<operation id="718" st_id="9" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126:33 %mul_ln11_2 = mul i28 %sext_ln10_6, i28 %sext_ln10_5

]]></Node>
<StgValue><ssdm name="mul_ln11_2"/></StgValue>
</operation>

<operation id="719" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126:34 %mul_ln11_3 = mul i28 %sext_ln10_4, i28 %sext_ln10_7

]]></Node>
<StgValue><ssdm name="mul_ln11_3"/></StgValue>
</operation>

<operation id="720" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="28" op_0_bw="16">
<![CDATA[
for.end126:37 %sext_ln10_8 = sext i16 %w_real_3_3_load

]]></Node>
<StgValue><ssdm name="sext_ln10_8"/></StgValue>
</operation>

<operation id="721" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="28" op_0_bw="16">
<![CDATA[
for.end126:38 %sext_ln10_9 = sext i16 %stage1_real_3_loc_load

]]></Node>
<StgValue><ssdm name="sext_ln10_9"/></StgValue>
</operation>

<operation id="722" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="28" op_0_bw="16">
<![CDATA[
for.end126:39 %sext_ln10_10 = sext i16 %w_imag_3_3_load

]]></Node>
<StgValue><ssdm name="sext_ln10_10"/></StgValue>
</operation>

<operation id="723" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="28" op_0_bw="16">
<![CDATA[
for.end126:40 %sext_ln10_11 = sext i16 %stage1_imag_3_loc_load

]]></Node>
<StgValue><ssdm name="sext_ln10_11"/></StgValue>
</operation>

<operation id="724" st_id="9" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126:41 %mul_ln10_4 = mul i28 %sext_ln10_8, i28 %sext_ln10_9

]]></Node>
<StgValue><ssdm name="mul_ln10_4"/></StgValue>
</operation>

<operation id="725" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126:42 %mul_ln10_5 = mul i28 %sext_ln10_10, i28 %sext_ln10_11

]]></Node>
<StgValue><ssdm name="mul_ln10_5"/></StgValue>
</operation>

<operation id="726" st_id="9" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126:45 %mul_ln11_4 = mul i28 %sext_ln10_10, i28 %sext_ln10_9

]]></Node>
<StgValue><ssdm name="mul_ln11_4"/></StgValue>
</operation>

<operation id="727" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126:46 %mul_ln11_5 = mul i28 %sext_ln10_8, i28 %sext_ln10_11

]]></Node>
<StgValue><ssdm name="mul_ln11_5"/></StgValue>
</operation>

<operation id="728" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16">
<![CDATA[
for.end126:55 %call_ln10 = call void @fft32_Pipeline_5, i16 %w_imag_3_3_load, i16 %w_imag_3_2_load, i16 %w_imag_3_1_load, i16 %w_real_3_3_load, i16 %w_real_3_2_load, i16 %w_real_3_1_load, i16 %w_real_3_6, i16 %w_real_3_5, i16 %w_real_3_4, i16 %w_imag_3_6, i16 %w_imag_3_5, i16 %w_imag_3_4

]]></Node>
<StgValue><ssdm name="call_ln10"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="729" st_id="10" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="64" op_0_bw="32">
<![CDATA[
for.body107.split_ifconv:10 %conv = sitodp i32 %zext_ln120_1

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="730" st_id="11" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="64" op_0_bw="32">
<![CDATA[
for.body107.split_ifconv:10 %conv = sitodp i32 %zext_ln120_1

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="731" st_id="12" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="64" op_0_bw="32">
<![CDATA[
for.body107.split_ifconv:10 %conv = sitodp i32 %zext_ln120_1

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="732" st_id="13" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="64" op_0_bw="32">
<![CDATA[
for.body107.split_ifconv:10 %conv = sitodp i32 %zext_ln120_1

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="733" st_id="14" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="64" op_0_bw="32">
<![CDATA[
for.body107.split_ifconv:10 %conv = sitodp i32 %zext_ln120_1

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="734" st_id="15" stage="7" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.split_ifconv:11 %mul = dmul i64 %conv, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="735" st_id="16" stage="6" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.split_ifconv:11 %mul = dmul i64 %conv, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="736" st_id="17" stage="5" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.split_ifconv:11 %mul = dmul i64 %conv, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="737" st_id="18" stage="4" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.split_ifconv:11 %mul = dmul i64 %conv, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="738" st_id="19" stage="3" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.split_ifconv:11 %mul = dmul i64 %conv, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="739" st_id="20" stage="2" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.split_ifconv:11 %mul = dmul i64 %conv, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="740" st_id="21" stage="1" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.split_ifconv:11 %mul = dmul i64 %conv, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="741" st_id="22" stage="7" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.split_ifconv:12 %mul1 = dmul i64 %mul, i64 0

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="742" st_id="23" stage="6" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.split_ifconv:12 %mul1 = dmul i64 %mul, i64 0

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="743" st_id="24" stage="5" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.split_ifconv:12 %mul1 = dmul i64 %mul, i64 0

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="744" st_id="25" stage="4" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.split_ifconv:12 %mul1 = dmul i64 %mul, i64 0

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="745" st_id="26" stage="3" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.split_ifconv:12 %mul1 = dmul i64 %mul, i64 0

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="746" st_id="27" stage="2" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.split_ifconv:12 %mul1 = dmul i64 %mul, i64 0

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="747" st_id="28" stage="1" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.split_ifconv:12 %mul1 = dmul i64 %mul, i64 0

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="748" st_id="29" stage="7" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.split_ifconv:13 %pf = dmul i64 %mul1, i64 0.03125

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="749" st_id="30" stage="6" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.split_ifconv:13 %pf = dmul i64 %mul1, i64 0.03125

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="750" st_id="31" stage="5" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.split_ifconv:13 %pf = dmul i64 %mul1, i64 0.03125

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="751" st_id="32" stage="4" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.split_ifconv:13 %pf = dmul i64 %mul1, i64 0.03125

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="752" st_id="33" stage="3" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.split_ifconv:13 %pf = dmul i64 %mul1, i64 0.03125

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="753" st_id="34" stage="2" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.split_ifconv:13 %pf = dmul i64 %mul1, i64 0.03125

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="754" st_id="35" stage="1" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.split_ifconv:13 %pf = dmul i64 %mul1, i64 0.03125

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="755" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="64" op_0_bw="64">
<![CDATA[
for.body107.split_ifconv:14 %bitcast_ln724 = bitcast i64 %pf

]]></Node>
<StgValue><ssdm name="bitcast_ln724"/></StgValue>
</operation>

<operation id="756" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="63" op_0_bw="64">
<![CDATA[
for.body107.split_ifconv:15 %trunc_ln120_1 = trunc i64 %bitcast_ln724

]]></Node>
<StgValue><ssdm name="trunc_ln120_1"/></StgValue>
</operation>

<operation id="757" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body107.split_ifconv:16 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724, i32 63

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="758" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body107.split_ifconv:17 %tmp1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="759" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="12" op_0_bw="11">
<![CDATA[
for.body107.split_ifconv:18 %zext_ln120 = zext i11 %tmp1

]]></Node>
<StgValue><ssdm name="zext_ln120"/></StgValue>
</operation>

<operation id="760" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="52" op_0_bw="64">
<![CDATA[
for.body107.split_ifconv:19 %trunc_ln120_2 = trunc i64 %bitcast_ln724

]]></Node>
<StgValue><ssdm name="trunc_ln120_2"/></StgValue>
</operation>

<operation id="761" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
for.body107.split_ifconv:20 %zext_ln120_2_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln120_2

]]></Node>
<StgValue><ssdm name="zext_ln120_2_cast"/></StgValue>
</operation>

<operation id="762" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="54" op_0_bw="53">
<![CDATA[
for.body107.split_ifconv:21 %zext_ln120_2 = zext i53 %zext_ln120_2_cast

]]></Node>
<StgValue><ssdm name="zext_ln120_2"/></StgValue>
</operation>

<operation id="763" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.body107.split_ifconv:22 %sub_ln120 = sub i54 0, i54 %zext_ln120_2

]]></Node>
<StgValue><ssdm name="sub_ln120"/></StgValue>
</operation>

<operation id="764" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
for.body107.split_ifconv:23 %select_ln120 = select i1 %tmp, i54 %sub_ln120, i54 %zext_ln120_2

]]></Node>
<StgValue><ssdm name="select_ln120"/></StgValue>
</operation>

<operation id="765" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.body107.split_ifconv:24 %icmp_ln120 = icmp_eq  i63 %trunc_ln120_1, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln120"/></StgValue>
</operation>

<operation id="766" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body107.split_ifconv:25 %sub_ln120_1 = sub i12 1075, i12 %zext_ln120

]]></Node>
<StgValue><ssdm name="sub_ln120_1"/></StgValue>
</operation>

<operation id="767" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body107.split_ifconv:26 %icmp_ln120_1 = icmp_sgt  i12 %sub_ln120_1, i12 12

]]></Node>
<StgValue><ssdm name="icmp_ln120_1"/></StgValue>
</operation>

<operation id="768" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body107.split_ifconv:27 %add_ln120 = add i12 %sub_ln120_1, i12 4084

]]></Node>
<StgValue><ssdm name="add_ln120"/></StgValue>
</operation>

<operation id="769" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body107.split_ifconv:28 %sub_ln120_2 = sub i12 12, i12 %sub_ln120_1

]]></Node>
<StgValue><ssdm name="sub_ln120_2"/></StgValue>
</operation>

<operation id="770" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.body107.split_ifconv:29 %select_ln120_1 = select i1 %icmp_ln120_1, i12 %add_ln120, i12 %sub_ln120_2

]]></Node>
<StgValue><ssdm name="select_ln120_1"/></StgValue>
</operation>

<operation id="771" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body107.split_ifconv:31 %icmp_ln120_2 = icmp_eq  i12 %sub_ln120_1, i12 12

]]></Node>
<StgValue><ssdm name="icmp_ln120_2"/></StgValue>
</operation>

<operation id="772" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="16" op_0_bw="54">
<![CDATA[
for.body107.split_ifconv:32 %angle = trunc i54 %select_ln120

]]></Node>
<StgValue><ssdm name="angle"/></StgValue>
</operation>

<operation id="773" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body107.split_ifconv:40 %tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %select_ln120_1, i32 4, i32 11

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="774" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body107.split_ifconv:41 %icmp_ln120_4 = icmp_eq  i8 %tmp_3, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln120_4"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="775" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="12">
<![CDATA[
for.body107.split_ifconv:30 %sext_ln120 = sext i12 %select_ln120_1

]]></Node>
<StgValue><ssdm name="sext_ln120"/></StgValue>
</operation>

<operation id="776" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body107.split_ifconv:33 %icmp_ln120_3 = icmp_ult  i12 %select_ln120_1, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln120_3"/></StgValue>
</operation>

<operation id="777" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="54" op_0_bw="32">
<![CDATA[
for.body107.split_ifconv:34 %zext_ln120_4 = zext i32 %sext_ln120

]]></Node>
<StgValue><ssdm name="zext_ln120_4"/></StgValue>
</operation>

<operation id="778" st_id="37" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.body107.split_ifconv:35 %ashr_ln120 = ashr i54 %select_ln120, i54 %zext_ln120_4

]]></Node>
<StgValue><ssdm name="ashr_ln120"/></StgValue>
</operation>

<operation id="779" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="16" op_0_bw="54">
<![CDATA[
for.body107.split_ifconv:36 %angle_1 = trunc i54 %ashr_ln120

]]></Node>
<StgValue><ssdm name="angle_1"/></StgValue>
</operation>

<operation id="780" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body107.split_ifconv:37 %angle_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724, i32 63

]]></Node>
<StgValue><ssdm name="angle_2"/></StgValue>
</operation>

<operation id="781" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.split_ifconv:38 %select_ln120_2 = select i1 %angle_2, i16 65535, i16 0

]]></Node>
<StgValue><ssdm name="select_ln120_2"/></StgValue>
</operation>

<operation id="782" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.split_ifconv:39 %angle_3 = select i1 %icmp_ln120_3, i16 %angle_1, i16 %select_ln120_2

]]></Node>
<StgValue><ssdm name="angle_3"/></StgValue>
</operation>

<operation id="783" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_4" val="1"/>
<literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="16" op_0_bw="32">
<![CDATA[
for.body107.split_ifconv:42 %sext_ln120cast = trunc i32 %sext_ln120

]]></Node>
<StgValue><ssdm name="sext_ln120cast"/></StgValue>
</operation>

<operation id="784" st_id="37" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_4" val="1"/>
<literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body107.split_ifconv:43 %shl_ln120 = shl i16 %angle, i16 %sext_ln120cast

]]></Node>
<StgValue><ssdm name="shl_ln120"/></StgValue>
</operation>

<operation id="785" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.split_ifconv:44 %angle_5 = select i1 %icmp_ln120_4, i16 %shl_ln120, i16 0

]]></Node>
<StgValue><ssdm name="angle_5"/></StgValue>
</operation>

<operation id="786" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.split_ifconv:45 %angle_6 = select i1 %icmp_ln120, i16 0, i16 %angle_5

]]></Node>
<StgValue><ssdm name="angle_6"/></StgValue>
</operation>

<operation id="787" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body107.split_ifconv:46 %xor_ln120 = xor i1 %icmp_ln120, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln120"/></StgValue>
</operation>

<operation id="788" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body107.split_ifconv:47 %and_ln120 = and i1 %icmp_ln120_2, i1 %xor_ln120

]]></Node>
<StgValue><ssdm name="and_ln120"/></StgValue>
</operation>

<operation id="789" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.split_ifconv:48 %angle_7 = select i1 %and_ln120, i16 %angle, i16 %angle_6

]]></Node>
<StgValue><ssdm name="angle_7"/></StgValue>
</operation>

<operation id="790" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body107.split_ifconv:49 %or_ln120 = or i1 %icmp_ln120, i1 %icmp_ln120_2

]]></Node>
<StgValue><ssdm name="or_ln120"/></StgValue>
</operation>

<operation id="791" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body107.split_ifconv:50 %xor_ln120_1 = xor i1 %or_ln120, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln120_1"/></StgValue>
</operation>

<operation id="792" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body107.split_ifconv:51 %and_ln120_1 = and i1 %icmp_ln120_1, i1 %xor_ln120_1

]]></Node>
<StgValue><ssdm name="and_ln120_1"/></StgValue>
</operation>

<operation id="793" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.split_ifconv:52 %angle_8 = select i1 %and_ln120_1, i16 %angle_3, i16 %angle_7

]]></Node>
<StgValue><ssdm name="angle_8"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="794" st_id="38" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="126" op_3_bw="0">
<![CDATA[
for.body107.split_ifconv:53 %call_ret_i = call i28 @generic_sincos<16, 4>, i16 %angle_8, i126 %cordic_apfixed_circ_table_arctan_128

]]></Node>
<StgValue><ssdm name="call_ret_i"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="795" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body107.split_ifconv:0 %w_real_3_1_load_1 = load i16 %w_real_3_1

]]></Node>
<StgValue><ssdm name="w_real_3_1_load_1"/></StgValue>
</operation>

<operation id="796" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body107.split_ifconv:1 %w_real_3_2_load_1 = load i16 %w_real_3_2

]]></Node>
<StgValue><ssdm name="w_real_3_2_load_1"/></StgValue>
</operation>

<operation id="797" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body107.split_ifconv:2 %w_real_3_3_load_1 = load i16 %w_real_3_3

]]></Node>
<StgValue><ssdm name="w_real_3_3_load_1"/></StgValue>
</operation>

<operation id="798" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body107.split_ifconv:3 %w_imag_3_1_load_1 = load i16 %w_imag_3_1

]]></Node>
<StgValue><ssdm name="w_imag_3_1_load_1"/></StgValue>
</operation>

<operation id="799" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body107.split_ifconv:4 %w_imag_3_2_load_1 = load i16 %w_imag_3_2

]]></Node>
<StgValue><ssdm name="w_imag_3_2_load_1"/></StgValue>
</operation>

<operation id="800" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body107.split_ifconv:5 %w_imag_3_3_load_1 = load i16 %w_imag_3_3

]]></Node>
<StgValue><ssdm name="w_imag_3_3_load_1"/></StgValue>
</operation>

<operation id="801" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body107.split_ifconv:6 %speclooptripcount_ln118 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln118"/></StgValue>
</operation>

<operation id="802" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body107.split_ifconv:7 %specloopname_ln118 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln118"/></StgValue>
</operation>

<operation id="803" st_id="39" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="126" op_3_bw="0">
<![CDATA[
for.body107.split_ifconv:53 %call_ret_i = call i28 @generic_sincos<16, 4>, i16 %angle_8, i126 %cordic_apfixed_circ_table_arctan_128

]]></Node>
<StgValue><ssdm name="call_ret_i"/></StgValue>
</operation>

<operation id="804" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="14" op_0_bw="28">
<![CDATA[
for.body107.split_ifconv:54 %w_real_1 = extractvalue i28 %call_ret_i

]]></Node>
<StgValue><ssdm name="w_real_1"/></StgValue>
</operation>

<operation id="805" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="16" op_0_bw="14">
<![CDATA[
for.body107.split_ifconv:55 %sext_ln121 = sext i14 %w_real_1

]]></Node>
<StgValue><ssdm name="sext_ln121"/></StgValue>
</operation>

<operation id="806" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body107.split_ifconv:56 %icmp_ln121 = icmp_eq  i2 %trunc_ln120, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln121"/></StgValue>
</operation>

<operation id="807" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body107.split_ifconv:57 %icmp_ln121_1 = icmp_eq  i2 %trunc_ln120, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln121_1"/></StgValue>
</operation>

<operation id="808" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body107.split_ifconv:58 %or_ln121 = or i1 %icmp_ln121, i1 %icmp_ln121_1

]]></Node>
<StgValue><ssdm name="or_ln121"/></StgValue>
</operation>

<operation id="809" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.split_ifconv:59 %w_real_3 = select i1 %or_ln121, i16 %w_real_3_3_load_1, i16 %sext_ln121

]]></Node>
<StgValue><ssdm name="w_real_3"/></StgValue>
</operation>

<operation id="810" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.split_ifconv:60 %w_real_3_9 = select i1 %icmp_ln121_1, i16 %sext_ln121, i16 %w_real_3_2_load_1

]]></Node>
<StgValue><ssdm name="w_real_3_9"/></StgValue>
</operation>

<operation id="811" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.split_ifconv:61 %w_real_3_10 = select i1 %icmp_ln121, i16 %sext_ln121, i16 %w_real_3_1_load_1

]]></Node>
<StgValue><ssdm name="w_real_3_10"/></StgValue>
</operation>

<operation id="812" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="14" op_0_bw="28">
<![CDATA[
for.body107.split_ifconv:62 %w_imag_1 = extractvalue i28 %call_ret_i

]]></Node>
<StgValue><ssdm name="w_imag_1"/></StgValue>
</operation>

<operation id="813" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="16" op_0_bw="14">
<![CDATA[
for.body107.split_ifconv:63 %sext_ln122 = sext i14 %w_imag_1

]]></Node>
<StgValue><ssdm name="sext_ln122"/></StgValue>
</operation>

<operation id="814" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.split_ifconv:64 %w_imag_3 = select i1 %or_ln121, i16 %w_imag_3_3_load_1, i16 %sext_ln122

]]></Node>
<StgValue><ssdm name="w_imag_3"/></StgValue>
</operation>

<operation id="815" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.split_ifconv:65 %w_imag_3_9 = select i1 %icmp_ln121_1, i16 %sext_ln122, i16 %w_imag_3_2_load_1

]]></Node>
<StgValue><ssdm name="w_imag_3_9"/></StgValue>
</operation>

<operation id="816" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.split_ifconv:66 %w_imag_3_10 = select i1 %icmp_ln121, i16 %sext_ln122, i16 %w_imag_3_1_load_1

]]></Node>
<StgValue><ssdm name="w_imag_3_10"/></StgValue>
</operation>

<operation id="817" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body107.split_ifconv:68 %store_ln118 = store i16 %w_imag_3, i16 %w_imag_3_3

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="818" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body107.split_ifconv:69 %store_ln118 = store i16 %w_imag_3_9, i16 %w_imag_3_2

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="819" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body107.split_ifconv:70 %store_ln118 = store i16 %w_imag_3_10, i16 %w_imag_3_1

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="820" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body107.split_ifconv:71 %store_ln118 = store i16 %w_real_3, i16 %w_real_3_3

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="821" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body107.split_ifconv:72 %store_ln118 = store i16 %w_real_3_9, i16 %w_real_3_2

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="822" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body107.split_ifconv:73 %store_ln118 = store i16 %w_real_3_10, i16 %w_real_3_1

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="823" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="0">
<![CDATA[
for.body107.split_ifconv:75 %br_ln118 = br void %for.body107

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="824" st_id="40" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126:18 %mul_ln10_1 = mul i28 %sext_ln10_2, i28 %sext_ln10_3

]]></Node>
<StgValue><ssdm name="mul_ln10_1"/></StgValue>
</operation>

<operation id="825" st_id="40" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126:22 %mul_ln11_1 = mul i28 %sext_ln10, i28 %sext_ln10_3

]]></Node>
<StgValue><ssdm name="mul_ln11_1"/></StgValue>
</operation>

<operation id="826" st_id="40" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126:30 %mul_ln10_3 = mul i28 %sext_ln10_6, i28 %sext_ln10_7

]]></Node>
<StgValue><ssdm name="mul_ln10_3"/></StgValue>
</operation>

<operation id="827" st_id="40" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126:34 %mul_ln11_3 = mul i28 %sext_ln10_4, i28 %sext_ln10_7

]]></Node>
<StgValue><ssdm name="mul_ln11_3"/></StgValue>
</operation>

<operation id="828" st_id="40" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126:42 %mul_ln10_5 = mul i28 %sext_ln10_10, i28 %sext_ln10_11

]]></Node>
<StgValue><ssdm name="mul_ln10_5"/></StgValue>
</operation>

<operation id="829" st_id="40" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126:46 %mul_ln11_5 = mul i28 %sext_ln10_8, i28 %sext_ln10_11

]]></Node>
<StgValue><ssdm name="mul_ln11_5"/></StgValue>
</operation>

<operation id="830" st_id="40" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16">
<![CDATA[
for.end126:55 %call_ln10 = call void @fft32_Pipeline_5, i16 %w_imag_3_3_load, i16 %w_imag_3_2_load, i16 %w_imag_3_1_load, i16 %w_real_3_3_load, i16 %w_real_3_2_load, i16 %w_real_3_1_load, i16 %w_real_3_6, i16 %w_real_3_5, i16 %w_real_3_4, i16 %w_imag_3_6, i16 %w_imag_3_5, i16 %w_imag_3_4

]]></Node>
<StgValue><ssdm name="call_ln10"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="831" st_id="41" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126:18 %mul_ln10_1 = mul i28 %sext_ln10_2, i28 %sext_ln10_3

]]></Node>
<StgValue><ssdm name="mul_ln10_1"/></StgValue>
</operation>

<operation id="832" st_id="41" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126:19 %sub_ln10 = sub i28 %mul_ln10, i28 %mul_ln10_1

]]></Node>
<StgValue><ssdm name="sub_ln10"/></StgValue>
</operation>

<operation id="833" st_id="41" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126:22 %mul_ln11_1 = mul i28 %sext_ln10, i28 %sext_ln10_3

]]></Node>
<StgValue><ssdm name="mul_ln11_1"/></StgValue>
</operation>

<operation id="834" st_id="41" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126:23 %add_ln11 = add i28 %mul_ln11, i28 %mul_ln11_1

]]></Node>
<StgValue><ssdm name="add_ln11"/></StgValue>
</operation>

<operation id="835" st_id="41" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126:30 %mul_ln10_3 = mul i28 %sext_ln10_6, i28 %sext_ln10_7

]]></Node>
<StgValue><ssdm name="mul_ln10_3"/></StgValue>
</operation>

<operation id="836" st_id="41" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126:31 %sub_ln10_1 = sub i28 %mul_ln10_2, i28 %mul_ln10_3

]]></Node>
<StgValue><ssdm name="sub_ln10_1"/></StgValue>
</operation>

<operation id="837" st_id="41" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126:34 %mul_ln11_3 = mul i28 %sext_ln10_4, i28 %sext_ln10_7

]]></Node>
<StgValue><ssdm name="mul_ln11_3"/></StgValue>
</operation>

<operation id="838" st_id="41" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126:35 %add_ln11_1 = add i28 %mul_ln11_2, i28 %mul_ln11_3

]]></Node>
<StgValue><ssdm name="add_ln11_1"/></StgValue>
</operation>

<operation id="839" st_id="41" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126:42 %mul_ln10_5 = mul i28 %sext_ln10_10, i28 %sext_ln10_11

]]></Node>
<StgValue><ssdm name="mul_ln10_5"/></StgValue>
</operation>

<operation id="840" st_id="41" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126:43 %sub_ln10_2 = sub i28 %mul_ln10_4, i28 %mul_ln10_5

]]></Node>
<StgValue><ssdm name="sub_ln10_2"/></StgValue>
</operation>

<operation id="841" st_id="41" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126:46 %mul_ln11_5 = mul i28 %sext_ln10_8, i28 %sext_ln10_11

]]></Node>
<StgValue><ssdm name="mul_ln11_5"/></StgValue>
</operation>

<operation id="842" st_id="41" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126:47 %add_ln11_2 = add i28 %mul_ln11_4, i28 %mul_ln11_5

]]></Node>
<StgValue><ssdm name="add_ln11_2"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="843" st_id="42" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126:19 %sub_ln10 = sub i28 %mul_ln10, i28 %mul_ln10_1

]]></Node>
<StgValue><ssdm name="sub_ln10"/></StgValue>
</operation>

<operation id="844" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end126:20 %br = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="br"/></StgValue>
</operation>

<operation id="845" st_id="42" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126:23 %add_ln11 = add i28 %mul_ln11, i28 %mul_ln11_1

]]></Node>
<StgValue><ssdm name="add_ln11"/></StgValue>
</operation>

<operation id="846" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end126:24 %bi = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="bi"/></StgValue>
</operation>

<operation id="847" st_id="42" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126:31 %sub_ln10_1 = sub i28 %mul_ln10_2, i28 %mul_ln10_3

]]></Node>
<StgValue><ssdm name="sub_ln10_1"/></StgValue>
</operation>

<operation id="848" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end126:32 %cr = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_1, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="cr"/></StgValue>
</operation>

<operation id="849" st_id="42" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126:35 %add_ln11_1 = add i28 %mul_ln11_2, i28 %mul_ln11_3

]]></Node>
<StgValue><ssdm name="add_ln11_1"/></StgValue>
</operation>

<operation id="850" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end126:36 %ci = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_1, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="ci"/></StgValue>
</operation>

<operation id="851" st_id="42" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126:43 %sub_ln10_2 = sub i28 %mul_ln10_4, i28 %mul_ln10_5

]]></Node>
<StgValue><ssdm name="sub_ln10_2"/></StgValue>
</operation>

<operation id="852" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end126:44 %dr = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_2, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="dr"/></StgValue>
</operation>

<operation id="853" st_id="42" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126:47 %add_ln11_2 = add i28 %mul_ln11_4, i28 %mul_ln11_5

]]></Node>
<StgValue><ssdm name="add_ln11_2"/></StgValue>
</operation>

<operation id="854" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end126:48 %di = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_2, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="di"/></StgValue>
</operation>

<operation id="855" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126:49 %ar0 = add i16 %br, i16 %stage1_real_loc_load

]]></Node>
<StgValue><ssdm name="ar0"/></StgValue>
</operation>

<operation id="856" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126:50 %ar1 = sub i16 %stage1_real_loc_load, i16 %br

]]></Node>
<StgValue><ssdm name="ar1"/></StgValue>
</operation>

<operation id="857" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126:51 %cr0 = add i16 %dr, i16 %cr

]]></Node>
<StgValue><ssdm name="cr0"/></StgValue>
</operation>

<operation id="858" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126:52 %ci0 = add i16 %di, i16 %ci

]]></Node>
<StgValue><ssdm name="ci0"/></StgValue>
</operation>

<operation id="859" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126:53 %cr1 = sub i16 %cr, i16 %dr

]]></Node>
<StgValue><ssdm name="cr1"/></StgValue>
</operation>

<operation id="860" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126:54 %ci1 = sub i16 %ci, i16 %di

]]></Node>
<StgValue><ssdm name="ci1"/></StgValue>
</operation>

<operation id="861" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126:56 %ai0_1 = add i16 %bi, i16 %stage1_imag_loc_load

]]></Node>
<StgValue><ssdm name="ai0_1"/></StgValue>
</operation>

<operation id="862" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126:57 %ai1_1 = sub i16 %stage1_imag_loc_load, i16 %bi

]]></Node>
<StgValue><ssdm name="ai1_1"/></StgValue>
</operation>

<operation id="863" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126:58 %stage2_real_61 = sub i16 %ar0, i16 %cr0

]]></Node>
<StgValue><ssdm name="stage2_real_61"/></StgValue>
</operation>

<operation id="864" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.end126:59 %store_ln118 = store i3 1, i3 %k_1

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="865" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="0">
<![CDATA[
for.end126:60 %br_ln118 = br void %for.body107.1

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="866" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.body107.1:0 %k_9 = load i3 %k_1

]]></Node>
<StgValue><ssdm name="k_9"/></StgValue>
</operation>

<operation id="867" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body107.1:1 %icmp_ln118_1 = icmp_eq  i3 %k_9, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln118_1"/></StgValue>
</operation>

<operation id="868" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body107.1:2 %br_ln118 = br i1 %icmp_ln118_1, void %for.body107.1.split_ifconv, void %for.end126.1

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>

<operation id="869" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="2" op_0_bw="3">
<![CDATA[
for.body107.1.split_ifconv:8 %trunc_ln120_6 = trunc i3 %k_9

]]></Node>
<StgValue><ssdm name="trunc_ln120_6"/></StgValue>
</operation>

<operation id="870" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="2">
<![CDATA[
for.body107.1.split_ifconv:9 %zext_ln120_5 = zext i2 %trunc_ln120_6

]]></Node>
<StgValue><ssdm name="zext_ln120_5"/></StgValue>
</operation>

<operation id="871" st_id="43" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="64" op_0_bw="32">
<![CDATA[
for.body107.1.split_ifconv:10 %conv_1 = sitodp i32 %zext_ln120_5

]]></Node>
<StgValue><ssdm name="conv_1"/></StgValue>
</operation>

<operation id="872" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body107.1.split_ifconv:67 %add_ln118_1 = add i3 %k_9, i3 1

]]></Node>
<StgValue><ssdm name="add_ln118_1"/></StgValue>
</operation>

<operation id="873" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body107.1.split_ifconv:74 %store_ln118 = store i3 %add_ln118_1, i3 %k_1

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="874" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="3" op_0_bw="32">
<![CDATA[
for.end126.1:0 %k_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="k_2"/></StgValue>
</operation>

<operation id="875" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="16" op_0_bw="32">
<![CDATA[
for.end126.1:1 %w_real_3_11 = alloca i32 1

]]></Node>
<StgValue><ssdm name="w_real_3_11"/></StgValue>
</operation>

<operation id="876" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="16" op_0_bw="32">
<![CDATA[
for.end126.1:2 %w_real_3_12 = alloca i32 1

]]></Node>
<StgValue><ssdm name="w_real_3_12"/></StgValue>
</operation>

<operation id="877" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="16" op_0_bw="32">
<![CDATA[
for.end126.1:3 %w_real_3_13 = alloca i32 1

]]></Node>
<StgValue><ssdm name="w_real_3_13"/></StgValue>
</operation>

<operation id="878" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="16" op_0_bw="32">
<![CDATA[
for.end126.1:4 %w_imag_3_11 = alloca i32 1

]]></Node>
<StgValue><ssdm name="w_imag_3_11"/></StgValue>
</operation>

<operation id="879" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="16" op_0_bw="32">
<![CDATA[
for.end126.1:5 %w_imag_3_12 = alloca i32 1

]]></Node>
<StgValue><ssdm name="w_imag_3_12"/></StgValue>
</operation>

<operation id="880" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="16" op_0_bw="32">
<![CDATA[
for.end126.1:6 %w_imag_3_13 = alloca i32 1

]]></Node>
<StgValue><ssdm name="w_imag_3_13"/></StgValue>
</operation>

<operation id="881" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.end126.1:7 %w_real_3_4_load = load i16 %w_real_3_4

]]></Node>
<StgValue><ssdm name="w_real_3_4_load"/></StgValue>
</operation>

<operation id="882" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.end126.1:8 %w_real_3_5_load = load i16 %w_real_3_5

]]></Node>
<StgValue><ssdm name="w_real_3_5_load"/></StgValue>
</operation>

<operation id="883" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.end126.1:9 %w_real_3_6_load = load i16 %w_real_3_6

]]></Node>
<StgValue><ssdm name="w_real_3_6_load"/></StgValue>
</operation>

<operation id="884" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.end126.1:10 %w_imag_3_4_load = load i16 %w_imag_3_4

]]></Node>
<StgValue><ssdm name="w_imag_3_4_load"/></StgValue>
</operation>

<operation id="885" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.end126.1:11 %w_imag_3_5_load = load i16 %w_imag_3_5

]]></Node>
<StgValue><ssdm name="w_imag_3_5_load"/></StgValue>
</operation>

<operation id="886" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.end126.1:12 %w_imag_3_6_load = load i16 %w_imag_3_6

]]></Node>
<StgValue><ssdm name="w_imag_3_6_load"/></StgValue>
</operation>

<operation id="887" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.1:13 %a_real_8 = add i16 %cr0, i16 %ar0

]]></Node>
<StgValue><ssdm name="a_real_8"/></StgValue>
</operation>

<operation id="888" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.1:16 %a_imag_8 = add i16 %ci0, i16 %ai0_1

]]></Node>
<StgValue><ssdm name="a_imag_8"/></StgValue>
</operation>

<operation id="889" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="28" op_0_bw="16">
<![CDATA[
for.end126.1:17 %sext_ln10_12 = sext i16 %w_real_3_4_load

]]></Node>
<StgValue><ssdm name="sext_ln10_12"/></StgValue>
</operation>

<operation id="890" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="28" op_0_bw="16">
<![CDATA[
for.end126.1:18 %sext_ln10_13 = sext i16 %stage1_real_5_loc_load

]]></Node>
<StgValue><ssdm name="sext_ln10_13"/></StgValue>
</operation>

<operation id="891" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="28" op_0_bw="16">
<![CDATA[
for.end126.1:19 %sext_ln10_14 = sext i16 %w_imag_3_4_load

]]></Node>
<StgValue><ssdm name="sext_ln10_14"/></StgValue>
</operation>

<operation id="892" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="28" op_0_bw="16">
<![CDATA[
for.end126.1:20 %sext_ln10_15 = sext i16 %stage1_imag_5_loc_load

]]></Node>
<StgValue><ssdm name="sext_ln10_15"/></StgValue>
</operation>

<operation id="893" st_id="43" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.1:21 %mul_ln10_6 = mul i28 %sext_ln10_12, i28 %sext_ln10_13

]]></Node>
<StgValue><ssdm name="mul_ln10_6"/></StgValue>
</operation>

<operation id="894" st_id="43" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.1:22 %mul_ln10_7 = mul i28 %sext_ln10_14, i28 %sext_ln10_15

]]></Node>
<StgValue><ssdm name="mul_ln10_7"/></StgValue>
</operation>

<operation id="895" st_id="43" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.1:25 %mul_ln11_6 = mul i28 %sext_ln10_14, i28 %sext_ln10_13

]]></Node>
<StgValue><ssdm name="mul_ln11_6"/></StgValue>
</operation>

<operation id="896" st_id="43" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.1:26 %mul_ln11_7 = mul i28 %sext_ln10_12, i28 %sext_ln10_15

]]></Node>
<StgValue><ssdm name="mul_ln11_7"/></StgValue>
</operation>

<operation id="897" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="28" op_0_bw="16">
<![CDATA[
for.end126.1:29 %sext_ln10_16 = sext i16 %w_real_3_5_load

]]></Node>
<StgValue><ssdm name="sext_ln10_16"/></StgValue>
</operation>

<operation id="898" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="28" op_0_bw="16">
<![CDATA[
for.end126.1:30 %sext_ln10_17 = sext i16 %stage1_real_6_loc_load

]]></Node>
<StgValue><ssdm name="sext_ln10_17"/></StgValue>
</operation>

<operation id="899" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="28" op_0_bw="16">
<![CDATA[
for.end126.1:31 %sext_ln10_18 = sext i16 %w_imag_3_5_load

]]></Node>
<StgValue><ssdm name="sext_ln10_18"/></StgValue>
</operation>

<operation id="900" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="28" op_0_bw="16">
<![CDATA[
for.end126.1:32 %sext_ln10_19 = sext i16 %stage1_imag_6_loc_load

]]></Node>
<StgValue><ssdm name="sext_ln10_19"/></StgValue>
</operation>

<operation id="901" st_id="43" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.1:33 %mul_ln10_8 = mul i28 %sext_ln10_16, i28 %sext_ln10_17

]]></Node>
<StgValue><ssdm name="mul_ln10_8"/></StgValue>
</operation>

<operation id="902" st_id="43" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.1:34 %mul_ln10_9 = mul i28 %sext_ln10_18, i28 %sext_ln10_19

]]></Node>
<StgValue><ssdm name="mul_ln10_9"/></StgValue>
</operation>

<operation id="903" st_id="43" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.1:37 %mul_ln11_8 = mul i28 %sext_ln10_18, i28 %sext_ln10_17

]]></Node>
<StgValue><ssdm name="mul_ln11_8"/></StgValue>
</operation>

<operation id="904" st_id="43" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.1:38 %mul_ln11_9 = mul i28 %sext_ln10_16, i28 %sext_ln10_19

]]></Node>
<StgValue><ssdm name="mul_ln11_9"/></StgValue>
</operation>

<operation id="905" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="28" op_0_bw="16">
<![CDATA[
for.end126.1:41 %sext_ln10_20 = sext i16 %w_real_3_6_load

]]></Node>
<StgValue><ssdm name="sext_ln10_20"/></StgValue>
</operation>

<operation id="906" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="28" op_0_bw="16">
<![CDATA[
for.end126.1:42 %sext_ln10_21 = sext i16 %stage1_real_7_loc_load

]]></Node>
<StgValue><ssdm name="sext_ln10_21"/></StgValue>
</operation>

<operation id="907" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="28" op_0_bw="16">
<![CDATA[
for.end126.1:43 %sext_ln10_22 = sext i16 %w_imag_3_6_load

]]></Node>
<StgValue><ssdm name="sext_ln10_22"/></StgValue>
</operation>

<operation id="908" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="28" op_0_bw="16">
<![CDATA[
for.end126.1:44 %sext_ln10_23 = sext i16 %stage1_imag_7_loc_load

]]></Node>
<StgValue><ssdm name="sext_ln10_23"/></StgValue>
</operation>

<operation id="909" st_id="43" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.1:45 %mul_ln10_10 = mul i28 %sext_ln10_20, i28 %sext_ln10_21

]]></Node>
<StgValue><ssdm name="mul_ln10_10"/></StgValue>
</operation>

<operation id="910" st_id="43" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.1:46 %mul_ln10_11 = mul i28 %sext_ln10_22, i28 %sext_ln10_23

]]></Node>
<StgValue><ssdm name="mul_ln10_11"/></StgValue>
</operation>

<operation id="911" st_id="43" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.1:49 %mul_ln11_10 = mul i28 %sext_ln10_22, i28 %sext_ln10_21

]]></Node>
<StgValue><ssdm name="mul_ln11_10"/></StgValue>
</operation>

<operation id="912" st_id="43" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.1:50 %mul_ln11_11 = mul i28 %sext_ln10_20, i28 %sext_ln10_23

]]></Node>
<StgValue><ssdm name="mul_ln11_11"/></StgValue>
</operation>

<operation id="913" st_id="43" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16">
<![CDATA[
for.end126.1:59 %call_ln10 = call void @fft32_Pipeline_6, i16 %w_imag_3_6_load, i16 %w_imag_3_5_load, i16 %w_imag_3_4_load, i16 %w_real_3_6_load, i16 %w_real_3_5_load, i16 %w_real_3_4_load, i16 %w_real_3_13, i16 %w_real_3_12, i16 %w_real_3_11, i16 %w_imag_3_13, i16 %w_imag_3_12, i16 %w_imag_3_11

]]></Node>
<StgValue><ssdm name="call_ln10"/></StgValue>
</operation>

<operation id="914" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.1:60 %stage2_imag_61 = sub i16 %ai0_1, i16 %ci0

]]></Node>
<StgValue><ssdm name="stage2_imag_61"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="915" st_id="44" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="64" op_0_bw="32">
<![CDATA[
for.body107.1.split_ifconv:10 %conv_1 = sitodp i32 %zext_ln120_5

]]></Node>
<StgValue><ssdm name="conv_1"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="916" st_id="45" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="64" op_0_bw="32">
<![CDATA[
for.body107.1.split_ifconv:10 %conv_1 = sitodp i32 %zext_ln120_5

]]></Node>
<StgValue><ssdm name="conv_1"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="917" st_id="46" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="64" op_0_bw="32">
<![CDATA[
for.body107.1.split_ifconv:10 %conv_1 = sitodp i32 %zext_ln120_5

]]></Node>
<StgValue><ssdm name="conv_1"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="918" st_id="47" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="64" op_0_bw="32">
<![CDATA[
for.body107.1.split_ifconv:10 %conv_1 = sitodp i32 %zext_ln120_5

]]></Node>
<StgValue><ssdm name="conv_1"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="919" st_id="48" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="64" op_0_bw="32">
<![CDATA[
for.body107.1.split_ifconv:10 %conv_1 = sitodp i32 %zext_ln120_5

]]></Node>
<StgValue><ssdm name="conv_1"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="920" st_id="49" stage="7" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.1.split_ifconv:11 %mul108_1 = dmul i64 %conv_1, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul108_1"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="921" st_id="50" stage="6" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.1.split_ifconv:11 %mul108_1 = dmul i64 %conv_1, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul108_1"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="922" st_id="51" stage="5" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.1.split_ifconv:11 %mul108_1 = dmul i64 %conv_1, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul108_1"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="923" st_id="52" stage="4" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.1.split_ifconv:11 %mul108_1 = dmul i64 %conv_1, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul108_1"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="924" st_id="53" stage="3" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.1.split_ifconv:11 %mul108_1 = dmul i64 %conv_1, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul108_1"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="925" st_id="54" stage="2" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.1.split_ifconv:11 %mul108_1 = dmul i64 %conv_1, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul108_1"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="926" st_id="55" stage="1" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.1.split_ifconv:11 %mul108_1 = dmul i64 %conv_1, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul108_1"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="927" st_id="56" stage="7" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.1.split_ifconv:12 %mul110_1 = dmul i64 %mul108_1, i64 0

]]></Node>
<StgValue><ssdm name="mul110_1"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="928" st_id="57" stage="6" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.1.split_ifconv:12 %mul110_1 = dmul i64 %mul108_1, i64 0

]]></Node>
<StgValue><ssdm name="mul110_1"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="929" st_id="58" stage="5" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.1.split_ifconv:12 %mul110_1 = dmul i64 %mul108_1, i64 0

]]></Node>
<StgValue><ssdm name="mul110_1"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="930" st_id="59" stage="4" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.1.split_ifconv:12 %mul110_1 = dmul i64 %mul108_1, i64 0

]]></Node>
<StgValue><ssdm name="mul110_1"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="931" st_id="60" stage="3" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.1.split_ifconv:12 %mul110_1 = dmul i64 %mul108_1, i64 0

]]></Node>
<StgValue><ssdm name="mul110_1"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="932" st_id="61" stage="2" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.1.split_ifconv:12 %mul110_1 = dmul i64 %mul108_1, i64 0

]]></Node>
<StgValue><ssdm name="mul110_1"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="933" st_id="62" stage="1" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.1.split_ifconv:12 %mul110_1 = dmul i64 %mul108_1, i64 0

]]></Node>
<StgValue><ssdm name="mul110_1"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="934" st_id="63" stage="7" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.1.split_ifconv:13 %pf_1 = dmul i64 %mul110_1, i64 0.03125

]]></Node>
<StgValue><ssdm name="pf_1"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="935" st_id="64" stage="6" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.1.split_ifconv:13 %pf_1 = dmul i64 %mul110_1, i64 0.03125

]]></Node>
<StgValue><ssdm name="pf_1"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="936" st_id="65" stage="5" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.1.split_ifconv:13 %pf_1 = dmul i64 %mul110_1, i64 0.03125

]]></Node>
<StgValue><ssdm name="pf_1"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="937" st_id="66" stage="4" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.1.split_ifconv:13 %pf_1 = dmul i64 %mul110_1, i64 0.03125

]]></Node>
<StgValue><ssdm name="pf_1"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="938" st_id="67" stage="3" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.1.split_ifconv:13 %pf_1 = dmul i64 %mul110_1, i64 0.03125

]]></Node>
<StgValue><ssdm name="pf_1"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="939" st_id="68" stage="2" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.1.split_ifconv:13 %pf_1 = dmul i64 %mul110_1, i64 0.03125

]]></Node>
<StgValue><ssdm name="pf_1"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="940" st_id="69" stage="1" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.1.split_ifconv:13 %pf_1 = dmul i64 %mul110_1, i64 0.03125

]]></Node>
<StgValue><ssdm name="pf_1"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="941" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="64" op_0_bw="64">
<![CDATA[
for.body107.1.split_ifconv:14 %bitcast_ln724_1 = bitcast i64 %pf_1

]]></Node>
<StgValue><ssdm name="bitcast_ln724_1"/></StgValue>
</operation>

<operation id="942" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="63" op_0_bw="64">
<![CDATA[
for.body107.1.split_ifconv:15 %trunc_ln120_7 = trunc i64 %bitcast_ln724_1

]]></Node>
<StgValue><ssdm name="trunc_ln120_7"/></StgValue>
</operation>

<operation id="943" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body107.1.split_ifconv:16 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724_1, i32 63

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="944" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body107.1.split_ifconv:17 %tmp_s = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724_1, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="945" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="12" op_0_bw="11">
<![CDATA[
for.body107.1.split_ifconv:18 %zext_ln120_3 = zext i11 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln120_3"/></StgValue>
</operation>

<operation id="946" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="52" op_0_bw="64">
<![CDATA[
for.body107.1.split_ifconv:19 %trunc_ln120_8 = trunc i64 %bitcast_ln724_1

]]></Node>
<StgValue><ssdm name="trunc_ln120_8"/></StgValue>
</operation>

<operation id="947" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
for.body107.1.split_ifconv:20 %zext_ln120_7_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln120_8

]]></Node>
<StgValue><ssdm name="zext_ln120_7_cast"/></StgValue>
</operation>

<operation id="948" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="54" op_0_bw="53">
<![CDATA[
for.body107.1.split_ifconv:21 %zext_ln120_7 = zext i53 %zext_ln120_7_cast

]]></Node>
<StgValue><ssdm name="zext_ln120_7"/></StgValue>
</operation>

<operation id="949" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.body107.1.split_ifconv:22 %sub_ln120_3 = sub i54 0, i54 %zext_ln120_7

]]></Node>
<StgValue><ssdm name="sub_ln120_3"/></StgValue>
</operation>

<operation id="950" st_id="70" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
for.body107.1.split_ifconv:23 %select_ln120_4 = select i1 %tmp_4, i54 %sub_ln120_3, i54 %zext_ln120_7

]]></Node>
<StgValue><ssdm name="select_ln120_4"/></StgValue>
</operation>

<operation id="951" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.body107.1.split_ifconv:24 %icmp_ln120_5 = icmp_eq  i63 %trunc_ln120_7, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln120_5"/></StgValue>
</operation>

<operation id="952" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body107.1.split_ifconv:25 %sub_ln120_4 = sub i12 1075, i12 %zext_ln120_3

]]></Node>
<StgValue><ssdm name="sub_ln120_4"/></StgValue>
</operation>

<operation id="953" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body107.1.split_ifconv:26 %icmp_ln120_6 = icmp_sgt  i12 %sub_ln120_4, i12 12

]]></Node>
<StgValue><ssdm name="icmp_ln120_6"/></StgValue>
</operation>

<operation id="954" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body107.1.split_ifconv:27 %add_ln120_1 = add i12 %sub_ln120_4, i12 4084

]]></Node>
<StgValue><ssdm name="add_ln120_1"/></StgValue>
</operation>

<operation id="955" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body107.1.split_ifconv:28 %sub_ln120_5 = sub i12 12, i12 %sub_ln120_4

]]></Node>
<StgValue><ssdm name="sub_ln120_5"/></StgValue>
</operation>

<operation id="956" st_id="70" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.body107.1.split_ifconv:29 %select_ln120_5 = select i1 %icmp_ln120_6, i12 %add_ln120_1, i12 %sub_ln120_5

]]></Node>
<StgValue><ssdm name="select_ln120_5"/></StgValue>
</operation>

<operation id="957" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body107.1.split_ifconv:31 %icmp_ln120_7 = icmp_eq  i12 %sub_ln120_4, i12 12

]]></Node>
<StgValue><ssdm name="icmp_ln120_7"/></StgValue>
</operation>

<operation id="958" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="16" op_0_bw="54">
<![CDATA[
for.body107.1.split_ifconv:32 %angle_9 = trunc i54 %select_ln120_4

]]></Node>
<StgValue><ssdm name="angle_9"/></StgValue>
</operation>

<operation id="959" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body107.1.split_ifconv:40 %tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %select_ln120_5, i32 4, i32 11

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="960" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body107.1.split_ifconv:41 %icmp_ln120_9 = icmp_eq  i8 %tmp_6, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln120_9"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="961" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="12">
<![CDATA[
for.body107.1.split_ifconv:30 %sext_ln120_2 = sext i12 %select_ln120_5

]]></Node>
<StgValue><ssdm name="sext_ln120_2"/></StgValue>
</operation>

<operation id="962" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body107.1.split_ifconv:33 %icmp_ln120_8 = icmp_ult  i12 %select_ln120_5, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln120_8"/></StgValue>
</operation>

<operation id="963" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="54" op_0_bw="32">
<![CDATA[
for.body107.1.split_ifconv:34 %zext_ln120_8 = zext i32 %sext_ln120_2

]]></Node>
<StgValue><ssdm name="zext_ln120_8"/></StgValue>
</operation>

<operation id="964" st_id="71" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.body107.1.split_ifconv:35 %ashr_ln120_1 = ashr i54 %select_ln120_4, i54 %zext_ln120_8

]]></Node>
<StgValue><ssdm name="ashr_ln120_1"/></StgValue>
</operation>

<operation id="965" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="16" op_0_bw="54">
<![CDATA[
for.body107.1.split_ifconv:36 %angle_10 = trunc i54 %ashr_ln120_1

]]></Node>
<StgValue><ssdm name="angle_10"/></StgValue>
</operation>

<operation id="966" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body107.1.split_ifconv:37 %angle_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724_1, i32 63

]]></Node>
<StgValue><ssdm name="angle_11"/></StgValue>
</operation>

<operation id="967" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.1.split_ifconv:38 %select_ln120_14 = select i1 %angle_11, i16 65535, i16 0

]]></Node>
<StgValue><ssdm name="select_ln120_14"/></StgValue>
</operation>

<operation id="968" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.1.split_ifconv:39 %angle_12 = select i1 %icmp_ln120_8, i16 %angle_10, i16 %select_ln120_14

]]></Node>
<StgValue><ssdm name="angle_12"/></StgValue>
</operation>

<operation id="969" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_9" val="1"/>
<literal name="icmp_ln120_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="16" op_0_bw="32">
<![CDATA[
for.body107.1.split_ifconv:42 %sext_ln120_2cast = trunc i32 %sext_ln120_2

]]></Node>
<StgValue><ssdm name="sext_ln120_2cast"/></StgValue>
</operation>

<operation id="970" st_id="71" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_9" val="1"/>
<literal name="icmp_ln120_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body107.1.split_ifconv:43 %shl_ln120_1 = shl i16 %angle_9, i16 %sext_ln120_2cast

]]></Node>
<StgValue><ssdm name="shl_ln120_1"/></StgValue>
</operation>

<operation id="971" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.1.split_ifconv:44 %angle_14 = select i1 %icmp_ln120_9, i16 %shl_ln120_1, i16 0

]]></Node>
<StgValue><ssdm name="angle_14"/></StgValue>
</operation>

<operation id="972" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.1.split_ifconv:45 %angle_15 = select i1 %icmp_ln120_5, i16 0, i16 %angle_14

]]></Node>
<StgValue><ssdm name="angle_15"/></StgValue>
</operation>

<operation id="973" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body107.1.split_ifconv:46 %xor_ln120_2 = xor i1 %icmp_ln120_5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln120_2"/></StgValue>
</operation>

<operation id="974" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body107.1.split_ifconv:47 %and_ln120_2 = and i1 %icmp_ln120_7, i1 %xor_ln120_2

]]></Node>
<StgValue><ssdm name="and_ln120_2"/></StgValue>
</operation>

<operation id="975" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.1.split_ifconv:48 %angle_16 = select i1 %and_ln120_2, i16 %angle_9, i16 %angle_15

]]></Node>
<StgValue><ssdm name="angle_16"/></StgValue>
</operation>

<operation id="976" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body107.1.split_ifconv:49 %or_ln120_1 = or i1 %icmp_ln120_5, i1 %icmp_ln120_7

]]></Node>
<StgValue><ssdm name="or_ln120_1"/></StgValue>
</operation>

<operation id="977" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body107.1.split_ifconv:50 %xor_ln120_3 = xor i1 %or_ln120_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln120_3"/></StgValue>
</operation>

<operation id="978" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body107.1.split_ifconv:51 %and_ln120_3 = and i1 %icmp_ln120_6, i1 %xor_ln120_3

]]></Node>
<StgValue><ssdm name="and_ln120_3"/></StgValue>
</operation>

<operation id="979" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.1.split_ifconv:52 %angle_17 = select i1 %and_ln120_3, i16 %angle_12, i16 %angle_16

]]></Node>
<StgValue><ssdm name="angle_17"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="980" st_id="72" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="126" op_3_bw="0">
<![CDATA[
for.body107.1.split_ifconv:53 %call_ret_i1 = call i28 @generic_sincos<16, 4>, i16 %angle_17, i126 %cordic_apfixed_circ_table_arctan_128

]]></Node>
<StgValue><ssdm name="call_ret_i1"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="981" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body107.1.split_ifconv:0 %w_real_3_4_load_1 = load i16 %w_real_3_4

]]></Node>
<StgValue><ssdm name="w_real_3_4_load_1"/></StgValue>
</operation>

<operation id="982" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body107.1.split_ifconv:1 %w_real_3_5_load_1 = load i16 %w_real_3_5

]]></Node>
<StgValue><ssdm name="w_real_3_5_load_1"/></StgValue>
</operation>

<operation id="983" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body107.1.split_ifconv:2 %w_real_3_6_load_1 = load i16 %w_real_3_6

]]></Node>
<StgValue><ssdm name="w_real_3_6_load_1"/></StgValue>
</operation>

<operation id="984" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body107.1.split_ifconv:3 %w_imag_3_4_load_1 = load i16 %w_imag_3_4

]]></Node>
<StgValue><ssdm name="w_imag_3_4_load_1"/></StgValue>
</operation>

<operation id="985" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body107.1.split_ifconv:4 %w_imag_3_5_load_1 = load i16 %w_imag_3_5

]]></Node>
<StgValue><ssdm name="w_imag_3_5_load_1"/></StgValue>
</operation>

<operation id="986" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body107.1.split_ifconv:5 %w_imag_3_6_load_1 = load i16 %w_imag_3_6

]]></Node>
<StgValue><ssdm name="w_imag_3_6_load_1"/></StgValue>
</operation>

<operation id="987" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body107.1.split_ifconv:6 %speclooptripcount_ln118 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln118"/></StgValue>
</operation>

<operation id="988" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body107.1.split_ifconv:7 %specloopname_ln118 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln118"/></StgValue>
</operation>

<operation id="989" st_id="73" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="126" op_3_bw="0">
<![CDATA[
for.body107.1.split_ifconv:53 %call_ret_i1 = call i28 @generic_sincos<16, 4>, i16 %angle_17, i126 %cordic_apfixed_circ_table_arctan_128

]]></Node>
<StgValue><ssdm name="call_ret_i1"/></StgValue>
</operation>

<operation id="990" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="14" op_0_bw="28">
<![CDATA[
for.body107.1.split_ifconv:54 %w_real_1_1 = extractvalue i28 %call_ret_i1

]]></Node>
<StgValue><ssdm name="w_real_1_1"/></StgValue>
</operation>

<operation id="991" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="16" op_0_bw="14">
<![CDATA[
for.body107.1.split_ifconv:55 %sext_ln121_1 = sext i14 %w_real_1_1

]]></Node>
<StgValue><ssdm name="sext_ln121_1"/></StgValue>
</operation>

<operation id="992" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body107.1.split_ifconv:56 %icmp_ln121_2 = icmp_eq  i2 %trunc_ln120_6, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln121_2"/></StgValue>
</operation>

<operation id="993" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body107.1.split_ifconv:57 %icmp_ln121_3 = icmp_eq  i2 %trunc_ln120_6, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln121_3"/></StgValue>
</operation>

<operation id="994" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body107.1.split_ifconv:58 %or_ln121_1 = or i1 %icmp_ln121_2, i1 %icmp_ln121_3

]]></Node>
<StgValue><ssdm name="or_ln121_1"/></StgValue>
</operation>

<operation id="995" st_id="73" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.1.split_ifconv:59 %w_real_3_15 = select i1 %or_ln121_1, i16 %w_real_3_6_load_1, i16 %sext_ln121_1

]]></Node>
<StgValue><ssdm name="w_real_3_15"/></StgValue>
</operation>

<operation id="996" st_id="73" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.1.split_ifconv:60 %w_real_3_16 = select i1 %icmp_ln121_3, i16 %sext_ln121_1, i16 %w_real_3_5_load_1

]]></Node>
<StgValue><ssdm name="w_real_3_16"/></StgValue>
</operation>

<operation id="997" st_id="73" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.1.split_ifconv:61 %w_real_3_17 = select i1 %icmp_ln121_2, i16 %sext_ln121_1, i16 %w_real_3_4_load_1

]]></Node>
<StgValue><ssdm name="w_real_3_17"/></StgValue>
</operation>

<operation id="998" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="14" op_0_bw="28">
<![CDATA[
for.body107.1.split_ifconv:62 %w_imag_1_1 = extractvalue i28 %call_ret_i1

]]></Node>
<StgValue><ssdm name="w_imag_1_1"/></StgValue>
</operation>

<operation id="999" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="16" op_0_bw="14">
<![CDATA[
for.body107.1.split_ifconv:63 %sext_ln122_1 = sext i14 %w_imag_1_1

]]></Node>
<StgValue><ssdm name="sext_ln122_1"/></StgValue>
</operation>

<operation id="1000" st_id="73" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.1.split_ifconv:64 %w_imag_3_15 = select i1 %or_ln121_1, i16 %w_imag_3_6_load_1, i16 %sext_ln122_1

]]></Node>
<StgValue><ssdm name="w_imag_3_15"/></StgValue>
</operation>

<operation id="1001" st_id="73" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.1.split_ifconv:65 %w_imag_3_16 = select i1 %icmp_ln121_3, i16 %sext_ln122_1, i16 %w_imag_3_5_load_1

]]></Node>
<StgValue><ssdm name="w_imag_3_16"/></StgValue>
</operation>

<operation id="1002" st_id="73" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.1.split_ifconv:66 %w_imag_3_17 = select i1 %icmp_ln121_2, i16 %sext_ln122_1, i16 %w_imag_3_4_load_1

]]></Node>
<StgValue><ssdm name="w_imag_3_17"/></StgValue>
</operation>

<operation id="1003" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body107.1.split_ifconv:68 %store_ln118 = store i16 %w_imag_3_15, i16 %w_imag_3_6

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="1004" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body107.1.split_ifconv:69 %store_ln118 = store i16 %w_imag_3_16, i16 %w_imag_3_5

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="1005" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body107.1.split_ifconv:70 %store_ln118 = store i16 %w_imag_3_17, i16 %w_imag_3_4

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="1006" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body107.1.split_ifconv:71 %store_ln118 = store i16 %w_real_3_15, i16 %w_real_3_6

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="1007" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body107.1.split_ifconv:72 %store_ln118 = store i16 %w_real_3_16, i16 %w_real_3_5

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="1008" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body107.1.split_ifconv:73 %store_ln118 = store i16 %w_real_3_17, i16 %w_real_3_4

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="1009" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="0">
<![CDATA[
for.body107.1.split_ifconv:75 %br_ln118 = br void %for.body107.1

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="1010" st_id="74" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.1:22 %mul_ln10_7 = mul i28 %sext_ln10_14, i28 %sext_ln10_15

]]></Node>
<StgValue><ssdm name="mul_ln10_7"/></StgValue>
</operation>

<operation id="1011" st_id="74" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.1:26 %mul_ln11_7 = mul i28 %sext_ln10_12, i28 %sext_ln10_15

]]></Node>
<StgValue><ssdm name="mul_ln11_7"/></StgValue>
</operation>

<operation id="1012" st_id="74" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.1:34 %mul_ln10_9 = mul i28 %sext_ln10_18, i28 %sext_ln10_19

]]></Node>
<StgValue><ssdm name="mul_ln10_9"/></StgValue>
</operation>

<operation id="1013" st_id="74" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.1:38 %mul_ln11_9 = mul i28 %sext_ln10_16, i28 %sext_ln10_19

]]></Node>
<StgValue><ssdm name="mul_ln11_9"/></StgValue>
</operation>

<operation id="1014" st_id="74" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.1:46 %mul_ln10_11 = mul i28 %sext_ln10_22, i28 %sext_ln10_23

]]></Node>
<StgValue><ssdm name="mul_ln10_11"/></StgValue>
</operation>

<operation id="1015" st_id="74" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.1:50 %mul_ln11_11 = mul i28 %sext_ln10_20, i28 %sext_ln10_23

]]></Node>
<StgValue><ssdm name="mul_ln11_11"/></StgValue>
</operation>

<operation id="1016" st_id="74" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16">
<![CDATA[
for.end126.1:59 %call_ln10 = call void @fft32_Pipeline_6, i16 %w_imag_3_6_load, i16 %w_imag_3_5_load, i16 %w_imag_3_4_load, i16 %w_real_3_6_load, i16 %w_real_3_5_load, i16 %w_real_3_4_load, i16 %w_real_3_13, i16 %w_real_3_12, i16 %w_real_3_11, i16 %w_imag_3_13, i16 %w_imag_3_12, i16 %w_imag_3_11

]]></Node>
<StgValue><ssdm name="call_ln10"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="1017" st_id="75" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.1:22 %mul_ln10_7 = mul i28 %sext_ln10_14, i28 %sext_ln10_15

]]></Node>
<StgValue><ssdm name="mul_ln10_7"/></StgValue>
</operation>

<operation id="1018" st_id="75" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.1:23 %sub_ln10_3 = sub i28 %mul_ln10_6, i28 %mul_ln10_7

]]></Node>
<StgValue><ssdm name="sub_ln10_3"/></StgValue>
</operation>

<operation id="1019" st_id="75" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.1:26 %mul_ln11_7 = mul i28 %sext_ln10_12, i28 %sext_ln10_15

]]></Node>
<StgValue><ssdm name="mul_ln11_7"/></StgValue>
</operation>

<operation id="1020" st_id="75" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.1:27 %add_ln11_3 = add i28 %mul_ln11_6, i28 %mul_ln11_7

]]></Node>
<StgValue><ssdm name="add_ln11_3"/></StgValue>
</operation>

<operation id="1021" st_id="75" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.1:34 %mul_ln10_9 = mul i28 %sext_ln10_18, i28 %sext_ln10_19

]]></Node>
<StgValue><ssdm name="mul_ln10_9"/></StgValue>
</operation>

<operation id="1022" st_id="75" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.1:35 %sub_ln10_4 = sub i28 %mul_ln10_8, i28 %mul_ln10_9

]]></Node>
<StgValue><ssdm name="sub_ln10_4"/></StgValue>
</operation>

<operation id="1023" st_id="75" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.1:38 %mul_ln11_9 = mul i28 %sext_ln10_16, i28 %sext_ln10_19

]]></Node>
<StgValue><ssdm name="mul_ln11_9"/></StgValue>
</operation>

<operation id="1024" st_id="75" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.1:39 %add_ln11_4 = add i28 %mul_ln11_8, i28 %mul_ln11_9

]]></Node>
<StgValue><ssdm name="add_ln11_4"/></StgValue>
</operation>

<operation id="1025" st_id="75" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.1:46 %mul_ln10_11 = mul i28 %sext_ln10_22, i28 %sext_ln10_23

]]></Node>
<StgValue><ssdm name="mul_ln10_11"/></StgValue>
</operation>

<operation id="1026" st_id="75" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.1:47 %sub_ln10_5 = sub i28 %mul_ln10_10, i28 %mul_ln10_11

]]></Node>
<StgValue><ssdm name="sub_ln10_5"/></StgValue>
</operation>

<operation id="1027" st_id="75" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.1:50 %mul_ln11_11 = mul i28 %sext_ln10_20, i28 %sext_ln10_23

]]></Node>
<StgValue><ssdm name="mul_ln11_11"/></StgValue>
</operation>

<operation id="1028" st_id="75" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.1:51 %add_ln11_5 = add i28 %mul_ln11_10, i28 %mul_ln11_11

]]></Node>
<StgValue><ssdm name="add_ln11_5"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="1029" st_id="76" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.1:14 %stage2_real_60 = add i16 %ci1, i16 %ar1

]]></Node>
<StgValue><ssdm name="stage2_real_60"/></StgValue>
</operation>

<operation id="1030" st_id="76" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.1:15 %stage2_real_62 = sub i16 %ar1, i16 %ci1

]]></Node>
<StgValue><ssdm name="stage2_real_62"/></StgValue>
</operation>

<operation id="1031" st_id="76" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.1:23 %sub_ln10_3 = sub i28 %mul_ln10_6, i28 %mul_ln10_7

]]></Node>
<StgValue><ssdm name="sub_ln10_3"/></StgValue>
</operation>

<operation id="1032" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end126.1:24 %br_1 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_3, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="br_1"/></StgValue>
</operation>

<operation id="1033" st_id="76" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.1:27 %add_ln11_3 = add i28 %mul_ln11_6, i28 %mul_ln11_7

]]></Node>
<StgValue><ssdm name="add_ln11_3"/></StgValue>
</operation>

<operation id="1034" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end126.1:28 %bi_1 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_3, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="bi_1"/></StgValue>
</operation>

<operation id="1035" st_id="76" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.1:35 %sub_ln10_4 = sub i28 %mul_ln10_8, i28 %mul_ln10_9

]]></Node>
<StgValue><ssdm name="sub_ln10_4"/></StgValue>
</operation>

<operation id="1036" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end126.1:36 %cr_1 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_4, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="cr_1"/></StgValue>
</operation>

<operation id="1037" st_id="76" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.1:39 %add_ln11_4 = add i28 %mul_ln11_8, i28 %mul_ln11_9

]]></Node>
<StgValue><ssdm name="add_ln11_4"/></StgValue>
</operation>

<operation id="1038" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end126.1:40 %ci_1 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_4, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="ci_1"/></StgValue>
</operation>

<operation id="1039" st_id="76" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.1:47 %sub_ln10_5 = sub i28 %mul_ln10_10, i28 %mul_ln10_11

]]></Node>
<StgValue><ssdm name="sub_ln10_5"/></StgValue>
</operation>

<operation id="1040" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end126.1:48 %dr_1 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_5, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="dr_1"/></StgValue>
</operation>

<operation id="1041" st_id="76" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.1:51 %add_ln11_5 = add i28 %mul_ln11_10, i28 %mul_ln11_11

]]></Node>
<StgValue><ssdm name="add_ln11_5"/></StgValue>
</operation>

<operation id="1042" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end126.1:52 %di_1 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_5, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="di_1"/></StgValue>
</operation>

<operation id="1043" st_id="76" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.1:53 %ar0_1 = add i16 %br_1, i16 %stage1_real_4_loc_load

]]></Node>
<StgValue><ssdm name="ar0_1"/></StgValue>
</operation>

<operation id="1044" st_id="76" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.1:54 %ar1_1 = sub i16 %stage1_real_4_loc_load, i16 %br_1

]]></Node>
<StgValue><ssdm name="ar1_1"/></StgValue>
</operation>

<operation id="1045" st_id="76" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.1:55 %cr0_1 = add i16 %dr_1, i16 %cr_1

]]></Node>
<StgValue><ssdm name="cr0_1"/></StgValue>
</operation>

<operation id="1046" st_id="76" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.1:56 %ci0_1 = add i16 %di_1, i16 %ci_1

]]></Node>
<StgValue><ssdm name="ci0_1"/></StgValue>
</operation>

<operation id="1047" st_id="76" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.1:57 %cr1_1 = sub i16 %cr_1, i16 %dr_1

]]></Node>
<StgValue><ssdm name="cr1_1"/></StgValue>
</operation>

<operation id="1048" st_id="76" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.1:58 %ci1_1 = sub i16 %ci_1, i16 %di_1

]]></Node>
<StgValue><ssdm name="ci1_1"/></StgValue>
</operation>

<operation id="1049" st_id="76" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.1:61 %stage2_imag_60 = sub i16 %ai1_1, i16 %cr1

]]></Node>
<StgValue><ssdm name="stage2_imag_60"/></StgValue>
</operation>

<operation id="1050" st_id="76" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.1:62 %ai0_2 = add i16 %bi_1, i16 %stage1_imag_4_loc_load

]]></Node>
<StgValue><ssdm name="ai0_2"/></StgValue>
</operation>

<operation id="1051" st_id="76" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.1:63 %ai1_2 = sub i16 %stage1_imag_4_loc_load, i16 %bi_1

]]></Node>
<StgValue><ssdm name="ai1_2"/></StgValue>
</operation>

<operation id="1052" st_id="76" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.1:64 %stage2_real_64 = sub i16 %ar0_1, i16 %cr0_1

]]></Node>
<StgValue><ssdm name="stage2_real_64"/></StgValue>
</operation>

<operation id="1053" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.end126.1:65 %store_ln118 = store i3 1, i3 %k_2

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="1054" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="0">
<![CDATA[
for.end126.1:66 %br_ln118 = br void %for.body107.2

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="1055" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.body107.2:0 %k_10 = load i3 %k_2

]]></Node>
<StgValue><ssdm name="k_10"/></StgValue>
</operation>

<operation id="1056" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body107.2:1 %icmp_ln118_2 = icmp_eq  i3 %k_10, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln118_2"/></StgValue>
</operation>

<operation id="1057" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body107.2:2 %br_ln118 = br i1 %icmp_ln118_2, void %for.body107.2.split_ifconv, void %for.end126.2

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>

<operation id="1058" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="2" op_0_bw="3">
<![CDATA[
for.body107.2.split_ifconv:8 %trunc_ln120_12 = trunc i3 %k_10

]]></Node>
<StgValue><ssdm name="trunc_ln120_12"/></StgValue>
</operation>

<operation id="1059" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="2">
<![CDATA[
for.body107.2.split_ifconv:9 %zext_ln120_10 = zext i2 %trunc_ln120_12

]]></Node>
<StgValue><ssdm name="zext_ln120_10"/></StgValue>
</operation>

<operation id="1060" st_id="77" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="64" op_0_bw="32">
<![CDATA[
for.body107.2.split_ifconv:10 %conv_2 = sitodp i32 %zext_ln120_10

]]></Node>
<StgValue><ssdm name="conv_2"/></StgValue>
</operation>

<operation id="1061" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body107.2.split_ifconv:66 %add_ln118_2 = add i3 %k_10, i3 1

]]></Node>
<StgValue><ssdm name="add_ln118_2"/></StgValue>
</operation>

<operation id="1062" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body107.2.split_ifconv:73 %store_ln118 = store i3 %add_ln118_2, i3 %k_2

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="1063" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="3" op_0_bw="32">
<![CDATA[
for.end126.2:0 %k_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="k_3"/></StgValue>
</operation>

<operation id="1064" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="16" op_0_bw="32">
<![CDATA[
for.end126.2:1 %w_real_3_18 = alloca i32 1

]]></Node>
<StgValue><ssdm name="w_real_3_18"/></StgValue>
</operation>

<operation id="1065" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="16" op_0_bw="32">
<![CDATA[
for.end126.2:2 %w_real_3_19 = alloca i32 1

]]></Node>
<StgValue><ssdm name="w_real_3_19"/></StgValue>
</operation>

<operation id="1066" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="16" op_0_bw="32">
<![CDATA[
for.end126.2:3 %w_real_3_20 = alloca i32 1

]]></Node>
<StgValue><ssdm name="w_real_3_20"/></StgValue>
</operation>

<operation id="1067" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="16" op_0_bw="32">
<![CDATA[
for.end126.2:4 %w_imag_3_18 = alloca i32 1

]]></Node>
<StgValue><ssdm name="w_imag_3_18"/></StgValue>
</operation>

<operation id="1068" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="16" op_0_bw="32">
<![CDATA[
for.end126.2:5 %w_imag_3_19 = alloca i32 1

]]></Node>
<StgValue><ssdm name="w_imag_3_19"/></StgValue>
</operation>

<operation id="1069" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="16" op_0_bw="32">
<![CDATA[
for.end126.2:6 %w_imag_3_20 = alloca i32 1

]]></Node>
<StgValue><ssdm name="w_imag_3_20"/></StgValue>
</operation>

<operation id="1070" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.end126.2:7 %w_real_3_11_load = load i16 %w_real_3_11

]]></Node>
<StgValue><ssdm name="w_real_3_11_load"/></StgValue>
</operation>

<operation id="1071" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.end126.2:8 %w_real_3_12_load = load i16 %w_real_3_12

]]></Node>
<StgValue><ssdm name="w_real_3_12_load"/></StgValue>
</operation>

<operation id="1072" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.end126.2:9 %w_real_3_13_load = load i16 %w_real_3_13

]]></Node>
<StgValue><ssdm name="w_real_3_13_load"/></StgValue>
</operation>

<operation id="1073" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.end126.2:10 %w_imag_3_11_load = load i16 %w_imag_3_11

]]></Node>
<StgValue><ssdm name="w_imag_3_11_load"/></StgValue>
</operation>

<operation id="1074" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.end126.2:11 %w_imag_3_12_load = load i16 %w_imag_3_12

]]></Node>
<StgValue><ssdm name="w_imag_3_12_load"/></StgValue>
</operation>

<operation id="1075" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.end126.2:12 %w_imag_3_13_load = load i16 %w_imag_3_13

]]></Node>
<StgValue><ssdm name="w_imag_3_13_load"/></StgValue>
</operation>

<operation id="1076" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.2:13 %stage2_imag_62 = add i16 %cr1, i16 %ai1_1

]]></Node>
<StgValue><ssdm name="stage2_imag_62"/></StgValue>
</operation>

<operation id="1077" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.2:14 %a_real_9 = add i16 %cr0_1, i16 %ar0_1

]]></Node>
<StgValue><ssdm name="a_real_9"/></StgValue>
</operation>

<operation id="1078" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="28" op_0_bw="16">
<![CDATA[
for.end126.2:18 %sext_ln10_24 = sext i16 %w_real_3_11_load

]]></Node>
<StgValue><ssdm name="sext_ln10_24"/></StgValue>
</operation>

<operation id="1079" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="28" op_0_bw="16">
<![CDATA[
for.end126.2:19 %sext_ln10_25 = sext i16 %stage1_real_9_loc_load

]]></Node>
<StgValue><ssdm name="sext_ln10_25"/></StgValue>
</operation>

<operation id="1080" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="28" op_0_bw="16">
<![CDATA[
for.end126.2:20 %sext_ln10_26 = sext i16 %w_imag_3_11_load

]]></Node>
<StgValue><ssdm name="sext_ln10_26"/></StgValue>
</operation>

<operation id="1081" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="28" op_0_bw="16">
<![CDATA[
for.end126.2:21 %sext_ln10_27 = sext i16 %stage1_imag_9_loc_load

]]></Node>
<StgValue><ssdm name="sext_ln10_27"/></StgValue>
</operation>

<operation id="1082" st_id="77" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.2:22 %mul_ln10_12 = mul i28 %sext_ln10_24, i28 %sext_ln10_25

]]></Node>
<StgValue><ssdm name="mul_ln10_12"/></StgValue>
</operation>

<operation id="1083" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.2:23 %mul_ln10_13 = mul i28 %sext_ln10_26, i28 %sext_ln10_27

]]></Node>
<StgValue><ssdm name="mul_ln10_13"/></StgValue>
</operation>

<operation id="1084" st_id="77" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.2:26 %mul_ln11_12 = mul i28 %sext_ln10_26, i28 %sext_ln10_25

]]></Node>
<StgValue><ssdm name="mul_ln11_12"/></StgValue>
</operation>

<operation id="1085" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.2:27 %mul_ln11_13 = mul i28 %sext_ln10_24, i28 %sext_ln10_27

]]></Node>
<StgValue><ssdm name="mul_ln11_13"/></StgValue>
</operation>

<operation id="1086" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="28" op_0_bw="16">
<![CDATA[
for.end126.2:30 %sext_ln10_28 = sext i16 %w_real_3_12_load

]]></Node>
<StgValue><ssdm name="sext_ln10_28"/></StgValue>
</operation>

<operation id="1087" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="28" op_0_bw="16">
<![CDATA[
for.end126.2:31 %sext_ln10_29 = sext i16 %stage1_real_10_loc_load

]]></Node>
<StgValue><ssdm name="sext_ln10_29"/></StgValue>
</operation>

<operation id="1088" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="28" op_0_bw="16">
<![CDATA[
for.end126.2:32 %sext_ln10_30 = sext i16 %w_imag_3_12_load

]]></Node>
<StgValue><ssdm name="sext_ln10_30"/></StgValue>
</operation>

<operation id="1089" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="28" op_0_bw="16">
<![CDATA[
for.end126.2:33 %sext_ln10_31 = sext i16 %stage1_imag_10_loc_load

]]></Node>
<StgValue><ssdm name="sext_ln10_31"/></StgValue>
</operation>

<operation id="1090" st_id="77" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.2:34 %mul_ln10_14 = mul i28 %sext_ln10_28, i28 %sext_ln10_29

]]></Node>
<StgValue><ssdm name="mul_ln10_14"/></StgValue>
</operation>

<operation id="1091" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.2:35 %mul_ln10_15 = mul i28 %sext_ln10_30, i28 %sext_ln10_31

]]></Node>
<StgValue><ssdm name="mul_ln10_15"/></StgValue>
</operation>

<operation id="1092" st_id="77" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.2:38 %mul_ln11_14 = mul i28 %sext_ln10_30, i28 %sext_ln10_29

]]></Node>
<StgValue><ssdm name="mul_ln11_14"/></StgValue>
</operation>

<operation id="1093" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.2:39 %mul_ln11_15 = mul i28 %sext_ln10_28, i28 %sext_ln10_31

]]></Node>
<StgValue><ssdm name="mul_ln11_15"/></StgValue>
</operation>

<operation id="1094" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="28" op_0_bw="16">
<![CDATA[
for.end126.2:42 %sext_ln10_32 = sext i16 %w_real_3_13_load

]]></Node>
<StgValue><ssdm name="sext_ln10_32"/></StgValue>
</operation>

<operation id="1095" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="28" op_0_bw="16">
<![CDATA[
for.end126.2:43 %sext_ln10_33 = sext i16 %stage1_real_11_loc_load

]]></Node>
<StgValue><ssdm name="sext_ln10_33"/></StgValue>
</operation>

<operation id="1096" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="28" op_0_bw="16">
<![CDATA[
for.end126.2:44 %sext_ln10_34 = sext i16 %w_imag_3_13_load

]]></Node>
<StgValue><ssdm name="sext_ln10_34"/></StgValue>
</operation>

<operation id="1097" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="28" op_0_bw="16">
<![CDATA[
for.end126.2:45 %sext_ln10_35 = sext i16 %stage1_imag_11_loc_load

]]></Node>
<StgValue><ssdm name="sext_ln10_35"/></StgValue>
</operation>

<operation id="1098" st_id="77" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.2:46 %mul_ln10_16 = mul i28 %sext_ln10_32, i28 %sext_ln10_33

]]></Node>
<StgValue><ssdm name="mul_ln10_16"/></StgValue>
</operation>

<operation id="1099" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.2:47 %mul_ln10_17 = mul i28 %sext_ln10_34, i28 %sext_ln10_35

]]></Node>
<StgValue><ssdm name="mul_ln10_17"/></StgValue>
</operation>

<operation id="1100" st_id="77" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.2:50 %mul_ln11_16 = mul i28 %sext_ln10_34, i28 %sext_ln10_33

]]></Node>
<StgValue><ssdm name="mul_ln11_16"/></StgValue>
</operation>

<operation id="1101" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.2:51 %mul_ln11_17 = mul i28 %sext_ln10_32, i28 %sext_ln10_35

]]></Node>
<StgValue><ssdm name="mul_ln11_17"/></StgValue>
</operation>

<operation id="1102" st_id="77" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16">
<![CDATA[
for.end126.2:60 %call_ln10 = call void @fft32_Pipeline_7, i16 %w_imag_3_13_load, i16 %w_imag_3_12_load, i16 %w_imag_3_11_load, i16 %w_real_3_13_load, i16 %w_real_3_12_load, i16 %w_real_3_11_load, i16 %w_real_3_20, i16 %w_real_3_19, i16 %w_real_3_18, i16 %w_imag_3_20, i16 %w_imag_3_19, i16 %w_imag_3_18

]]></Node>
<StgValue><ssdm name="call_ln10"/></StgValue>
</operation>

<operation id="1103" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.end126.2:66 %store_ln118 = store i3 1, i3 %k_3

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="1104" st_id="78" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="64" op_0_bw="32">
<![CDATA[
for.body107.2.split_ifconv:10 %conv_2 = sitodp i32 %zext_ln120_10

]]></Node>
<StgValue><ssdm name="conv_2"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="1105" st_id="79" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="64" op_0_bw="32">
<![CDATA[
for.body107.2.split_ifconv:10 %conv_2 = sitodp i32 %zext_ln120_10

]]></Node>
<StgValue><ssdm name="conv_2"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="1106" st_id="80" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="64" op_0_bw="32">
<![CDATA[
for.body107.2.split_ifconv:10 %conv_2 = sitodp i32 %zext_ln120_10

]]></Node>
<StgValue><ssdm name="conv_2"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="1107" st_id="81" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="64" op_0_bw="32">
<![CDATA[
for.body107.2.split_ifconv:10 %conv_2 = sitodp i32 %zext_ln120_10

]]></Node>
<StgValue><ssdm name="conv_2"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="1108" st_id="82" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="64" op_0_bw="32">
<![CDATA[
for.body107.2.split_ifconv:10 %conv_2 = sitodp i32 %zext_ln120_10

]]></Node>
<StgValue><ssdm name="conv_2"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="1109" st_id="83" stage="7" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.2.split_ifconv:11 %mul108_2 = dmul i64 %conv_2, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul108_2"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="1110" st_id="84" stage="6" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.2.split_ifconv:11 %mul108_2 = dmul i64 %conv_2, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul108_2"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="1111" st_id="85" stage="5" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.2.split_ifconv:11 %mul108_2 = dmul i64 %conv_2, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul108_2"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="1112" st_id="86" stage="4" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.2.split_ifconv:11 %mul108_2 = dmul i64 %conv_2, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul108_2"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="1113" st_id="87" stage="3" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.2.split_ifconv:11 %mul108_2 = dmul i64 %conv_2, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul108_2"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="1114" st_id="88" stage="2" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.2.split_ifconv:11 %mul108_2 = dmul i64 %conv_2, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul108_2"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="1115" st_id="89" stage="1" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.2.split_ifconv:11 %mul108_2 = dmul i64 %conv_2, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul108_2"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="1116" st_id="90" stage="7" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.2.split_ifconv:12 %pf_2 = dmul i64 %mul108_2, i64 0.03125

]]></Node>
<StgValue><ssdm name="pf_2"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="1117" st_id="91" stage="6" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.2.split_ifconv:12 %pf_2 = dmul i64 %mul108_2, i64 0.03125

]]></Node>
<StgValue><ssdm name="pf_2"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="1118" st_id="92" stage="5" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.2.split_ifconv:12 %pf_2 = dmul i64 %mul108_2, i64 0.03125

]]></Node>
<StgValue><ssdm name="pf_2"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="1119" st_id="93" stage="4" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.2.split_ifconv:12 %pf_2 = dmul i64 %mul108_2, i64 0.03125

]]></Node>
<StgValue><ssdm name="pf_2"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="1120" st_id="94" stage="3" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.2.split_ifconv:12 %pf_2 = dmul i64 %mul108_2, i64 0.03125

]]></Node>
<StgValue><ssdm name="pf_2"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="1121" st_id="95" stage="2" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.2.split_ifconv:12 %pf_2 = dmul i64 %mul108_2, i64 0.03125

]]></Node>
<StgValue><ssdm name="pf_2"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="1122" st_id="96" stage="1" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.2.split_ifconv:12 %pf_2 = dmul i64 %mul108_2, i64 0.03125

]]></Node>
<StgValue><ssdm name="pf_2"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="1123" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="64" op_0_bw="64">
<![CDATA[
for.body107.2.split_ifconv:13 %bitcast_ln724_2 = bitcast i64 %pf_2

]]></Node>
<StgValue><ssdm name="bitcast_ln724_2"/></StgValue>
</operation>

<operation id="1124" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="63" op_0_bw="64">
<![CDATA[
for.body107.2.split_ifconv:14 %trunc_ln120_13 = trunc i64 %bitcast_ln724_2

]]></Node>
<StgValue><ssdm name="trunc_ln120_13"/></StgValue>
</operation>

<operation id="1125" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body107.2.split_ifconv:15 %tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724_2, i32 63

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="1126" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body107.2.split_ifconv:16 %tmp_5 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724_2, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="1127" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="12" op_0_bw="11">
<![CDATA[
for.body107.2.split_ifconv:17 %zext_ln120_6 = zext i11 %tmp_5

]]></Node>
<StgValue><ssdm name="zext_ln120_6"/></StgValue>
</operation>

<operation id="1128" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="52" op_0_bw="64">
<![CDATA[
for.body107.2.split_ifconv:18 %trunc_ln120_14 = trunc i64 %bitcast_ln724_2

]]></Node>
<StgValue><ssdm name="trunc_ln120_14"/></StgValue>
</operation>

<operation id="1129" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
for.body107.2.split_ifconv:19 %zext_ln120_11_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln120_14

]]></Node>
<StgValue><ssdm name="zext_ln120_11_cast"/></StgValue>
</operation>

<operation id="1130" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="54" op_0_bw="53">
<![CDATA[
for.body107.2.split_ifconv:20 %zext_ln120_11 = zext i53 %zext_ln120_11_cast

]]></Node>
<StgValue><ssdm name="zext_ln120_11"/></StgValue>
</operation>

<operation id="1131" st_id="97" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.body107.2.split_ifconv:21 %sub_ln120_6 = sub i54 0, i54 %zext_ln120_11

]]></Node>
<StgValue><ssdm name="sub_ln120_6"/></StgValue>
</operation>

<operation id="1132" st_id="97" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
for.body107.2.split_ifconv:22 %select_ln120_8 = select i1 %tmp_7, i54 %sub_ln120_6, i54 %zext_ln120_11

]]></Node>
<StgValue><ssdm name="select_ln120_8"/></StgValue>
</operation>

<operation id="1133" st_id="97" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.body107.2.split_ifconv:23 %icmp_ln120_10 = icmp_eq  i63 %trunc_ln120_13, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln120_10"/></StgValue>
</operation>

<operation id="1134" st_id="97" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body107.2.split_ifconv:24 %sub_ln120_7 = sub i12 1075, i12 %zext_ln120_6

]]></Node>
<StgValue><ssdm name="sub_ln120_7"/></StgValue>
</operation>

<operation id="1135" st_id="97" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body107.2.split_ifconv:25 %icmp_ln120_11 = icmp_sgt  i12 %sub_ln120_7, i12 12

]]></Node>
<StgValue><ssdm name="icmp_ln120_11"/></StgValue>
</operation>

<operation id="1136" st_id="97" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body107.2.split_ifconv:26 %add_ln120_2 = add i12 %sub_ln120_7, i12 4084

]]></Node>
<StgValue><ssdm name="add_ln120_2"/></StgValue>
</operation>

<operation id="1137" st_id="97" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body107.2.split_ifconv:27 %sub_ln120_8 = sub i12 12, i12 %sub_ln120_7

]]></Node>
<StgValue><ssdm name="sub_ln120_8"/></StgValue>
</operation>

<operation id="1138" st_id="97" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.body107.2.split_ifconv:28 %select_ln120_9 = select i1 %icmp_ln120_11, i12 %add_ln120_2, i12 %sub_ln120_8

]]></Node>
<StgValue><ssdm name="select_ln120_9"/></StgValue>
</operation>

<operation id="1139" st_id="97" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body107.2.split_ifconv:30 %icmp_ln120_12 = icmp_eq  i12 %sub_ln120_7, i12 12

]]></Node>
<StgValue><ssdm name="icmp_ln120_12"/></StgValue>
</operation>

<operation id="1140" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="16" op_0_bw="54">
<![CDATA[
for.body107.2.split_ifconv:31 %angle_18 = trunc i54 %select_ln120_8

]]></Node>
<StgValue><ssdm name="angle_18"/></StgValue>
</operation>

<operation id="1141" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body107.2.split_ifconv:39 %tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %select_ln120_9, i32 4, i32 11

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="1142" st_id="97" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body107.2.split_ifconv:40 %icmp_ln120_14 = icmp_eq  i8 %tmp_9, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln120_14"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="1143" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="12">
<![CDATA[
for.body107.2.split_ifconv:29 %sext_ln120_4 = sext i12 %select_ln120_9

]]></Node>
<StgValue><ssdm name="sext_ln120_4"/></StgValue>
</operation>

<operation id="1144" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body107.2.split_ifconv:32 %icmp_ln120_13 = icmp_ult  i12 %select_ln120_9, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln120_13"/></StgValue>
</operation>

<operation id="1145" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="54" op_0_bw="32">
<![CDATA[
for.body107.2.split_ifconv:33 %zext_ln120_13 = zext i32 %sext_ln120_4

]]></Node>
<StgValue><ssdm name="zext_ln120_13"/></StgValue>
</operation>

<operation id="1146" st_id="98" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.body107.2.split_ifconv:34 %ashr_ln120_2 = ashr i54 %select_ln120_8, i54 %zext_ln120_13

]]></Node>
<StgValue><ssdm name="ashr_ln120_2"/></StgValue>
</operation>

<operation id="1147" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="16" op_0_bw="54">
<![CDATA[
for.body107.2.split_ifconv:35 %angle_19 = trunc i54 %ashr_ln120_2

]]></Node>
<StgValue><ssdm name="angle_19"/></StgValue>
</operation>

<operation id="1148" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body107.2.split_ifconv:36 %angle_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724_2, i32 63

]]></Node>
<StgValue><ssdm name="angle_20"/></StgValue>
</operation>

<operation id="1149" st_id="98" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.2.split_ifconv:37 %select_ln120_26 = select i1 %angle_20, i16 65535, i16 0

]]></Node>
<StgValue><ssdm name="select_ln120_26"/></StgValue>
</operation>

<operation id="1150" st_id="98" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.2.split_ifconv:38 %angle_21 = select i1 %icmp_ln120_13, i16 %angle_19, i16 %select_ln120_26

]]></Node>
<StgValue><ssdm name="angle_21"/></StgValue>
</operation>

<operation id="1151" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_14" val="1"/>
<literal name="icmp_ln120_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="16" op_0_bw="32">
<![CDATA[
for.body107.2.split_ifconv:41 %sext_ln120_4cast = trunc i32 %sext_ln120_4

]]></Node>
<StgValue><ssdm name="sext_ln120_4cast"/></StgValue>
</operation>

<operation id="1152" st_id="98" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_14" val="1"/>
<literal name="icmp_ln120_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body107.2.split_ifconv:42 %shl_ln120_2 = shl i16 %angle_18, i16 %sext_ln120_4cast

]]></Node>
<StgValue><ssdm name="shl_ln120_2"/></StgValue>
</operation>

<operation id="1153" st_id="98" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.2.split_ifconv:43 %angle_23 = select i1 %icmp_ln120_14, i16 %shl_ln120_2, i16 0

]]></Node>
<StgValue><ssdm name="angle_23"/></StgValue>
</operation>

<operation id="1154" st_id="98" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.2.split_ifconv:44 %angle_24 = select i1 %icmp_ln120_10, i16 0, i16 %angle_23

]]></Node>
<StgValue><ssdm name="angle_24"/></StgValue>
</operation>

<operation id="1155" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body107.2.split_ifconv:45 %xor_ln120_4 = xor i1 %icmp_ln120_10, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln120_4"/></StgValue>
</operation>

<operation id="1156" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body107.2.split_ifconv:46 %and_ln120_4 = and i1 %icmp_ln120_12, i1 %xor_ln120_4

]]></Node>
<StgValue><ssdm name="and_ln120_4"/></StgValue>
</operation>

<operation id="1157" st_id="98" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.2.split_ifconv:47 %angle_25 = select i1 %and_ln120_4, i16 %angle_18, i16 %angle_24

]]></Node>
<StgValue><ssdm name="angle_25"/></StgValue>
</operation>

<operation id="1158" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body107.2.split_ifconv:48 %or_ln120_2 = or i1 %icmp_ln120_10, i1 %icmp_ln120_12

]]></Node>
<StgValue><ssdm name="or_ln120_2"/></StgValue>
</operation>

<operation id="1159" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body107.2.split_ifconv:49 %xor_ln120_5 = xor i1 %or_ln120_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln120_5"/></StgValue>
</operation>

<operation id="1160" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body107.2.split_ifconv:50 %and_ln120_5 = and i1 %icmp_ln120_11, i1 %xor_ln120_5

]]></Node>
<StgValue><ssdm name="and_ln120_5"/></StgValue>
</operation>

<operation id="1161" st_id="98" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.2.split_ifconv:51 %angle_26 = select i1 %and_ln120_5, i16 %angle_21, i16 %angle_25

]]></Node>
<StgValue><ssdm name="angle_26"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="1162" st_id="99" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="126" op_3_bw="0">
<![CDATA[
for.body107.2.split_ifconv:52 %call_ret_i2 = call i28 @generic_sincos<16, 4>, i16 %angle_26, i126 %cordic_apfixed_circ_table_arctan_128

]]></Node>
<StgValue><ssdm name="call_ret_i2"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="1163" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body107.2.split_ifconv:0 %w_real_3_11_load_1 = load i16 %w_real_3_11

]]></Node>
<StgValue><ssdm name="w_real_3_11_load_1"/></StgValue>
</operation>

<operation id="1164" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body107.2.split_ifconv:1 %w_real_3_12_load_1 = load i16 %w_real_3_12

]]></Node>
<StgValue><ssdm name="w_real_3_12_load_1"/></StgValue>
</operation>

<operation id="1165" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body107.2.split_ifconv:2 %w_real_3_13_load_1 = load i16 %w_real_3_13

]]></Node>
<StgValue><ssdm name="w_real_3_13_load_1"/></StgValue>
</operation>

<operation id="1166" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body107.2.split_ifconv:3 %w_imag_3_11_load_1 = load i16 %w_imag_3_11

]]></Node>
<StgValue><ssdm name="w_imag_3_11_load_1"/></StgValue>
</operation>

<operation id="1167" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body107.2.split_ifconv:4 %w_imag_3_12_load_1 = load i16 %w_imag_3_12

]]></Node>
<StgValue><ssdm name="w_imag_3_12_load_1"/></StgValue>
</operation>

<operation id="1168" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body107.2.split_ifconv:5 %w_imag_3_13_load_1 = load i16 %w_imag_3_13

]]></Node>
<StgValue><ssdm name="w_imag_3_13_load_1"/></StgValue>
</operation>

<operation id="1169" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body107.2.split_ifconv:6 %speclooptripcount_ln118 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln118"/></StgValue>
</operation>

<operation id="1170" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body107.2.split_ifconv:7 %specloopname_ln118 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln118"/></StgValue>
</operation>

<operation id="1171" st_id="100" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="126" op_3_bw="0">
<![CDATA[
for.body107.2.split_ifconv:52 %call_ret_i2 = call i28 @generic_sincos<16, 4>, i16 %angle_26, i126 %cordic_apfixed_circ_table_arctan_128

]]></Node>
<StgValue><ssdm name="call_ret_i2"/></StgValue>
</operation>

<operation id="1172" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="14" op_0_bw="28">
<![CDATA[
for.body107.2.split_ifconv:53 %w_real_1_2 = extractvalue i28 %call_ret_i2

]]></Node>
<StgValue><ssdm name="w_real_1_2"/></StgValue>
</operation>

<operation id="1173" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="16" op_0_bw="14">
<![CDATA[
for.body107.2.split_ifconv:54 %sext_ln121_2 = sext i14 %w_real_1_2

]]></Node>
<StgValue><ssdm name="sext_ln121_2"/></StgValue>
</operation>

<operation id="1174" st_id="100" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body107.2.split_ifconv:55 %icmp_ln121_4 = icmp_eq  i2 %trunc_ln120_12, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln121_4"/></StgValue>
</operation>

<operation id="1175" st_id="100" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body107.2.split_ifconv:56 %icmp_ln121_5 = icmp_eq  i2 %trunc_ln120_12, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln121_5"/></StgValue>
</operation>

<operation id="1176" st_id="100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body107.2.split_ifconv:57 %or_ln121_2 = or i1 %icmp_ln121_4, i1 %icmp_ln121_5

]]></Node>
<StgValue><ssdm name="or_ln121_2"/></StgValue>
</operation>

<operation id="1177" st_id="100" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.2.split_ifconv:58 %w_real_3_22 = select i1 %or_ln121_2, i16 %w_real_3_13_load_1, i16 %sext_ln121_2

]]></Node>
<StgValue><ssdm name="w_real_3_22"/></StgValue>
</operation>

<operation id="1178" st_id="100" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.2.split_ifconv:59 %w_real_3_23 = select i1 %icmp_ln121_5, i16 %sext_ln121_2, i16 %w_real_3_12_load_1

]]></Node>
<StgValue><ssdm name="w_real_3_23"/></StgValue>
</operation>

<operation id="1179" st_id="100" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.2.split_ifconv:60 %w_real_3_24 = select i1 %icmp_ln121_4, i16 %sext_ln121_2, i16 %w_real_3_11_load_1

]]></Node>
<StgValue><ssdm name="w_real_3_24"/></StgValue>
</operation>

<operation id="1180" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="14" op_0_bw="28">
<![CDATA[
for.body107.2.split_ifconv:61 %w_imag_1_2 = extractvalue i28 %call_ret_i2

]]></Node>
<StgValue><ssdm name="w_imag_1_2"/></StgValue>
</operation>

<operation id="1181" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="16" op_0_bw="14">
<![CDATA[
for.body107.2.split_ifconv:62 %sext_ln122_2 = sext i14 %w_imag_1_2

]]></Node>
<StgValue><ssdm name="sext_ln122_2"/></StgValue>
</operation>

<operation id="1182" st_id="100" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.2.split_ifconv:63 %w_imag_3_22 = select i1 %or_ln121_2, i16 %w_imag_3_13_load_1, i16 %sext_ln122_2

]]></Node>
<StgValue><ssdm name="w_imag_3_22"/></StgValue>
</operation>

<operation id="1183" st_id="100" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.2.split_ifconv:64 %w_imag_3_23 = select i1 %icmp_ln121_5, i16 %sext_ln122_2, i16 %w_imag_3_12_load_1

]]></Node>
<StgValue><ssdm name="w_imag_3_23"/></StgValue>
</operation>

<operation id="1184" st_id="100" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.2.split_ifconv:65 %w_imag_3_24 = select i1 %icmp_ln121_4, i16 %sext_ln122_2, i16 %w_imag_3_11_load_1

]]></Node>
<StgValue><ssdm name="w_imag_3_24"/></StgValue>
</operation>

<operation id="1185" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body107.2.split_ifconv:67 %store_ln118 = store i16 %w_imag_3_22, i16 %w_imag_3_13

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="1186" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body107.2.split_ifconv:68 %store_ln118 = store i16 %w_imag_3_23, i16 %w_imag_3_12

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="1187" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body107.2.split_ifconv:69 %store_ln118 = store i16 %w_imag_3_24, i16 %w_imag_3_11

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="1188" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body107.2.split_ifconv:70 %store_ln118 = store i16 %w_real_3_22, i16 %w_real_3_13

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="1189" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body107.2.split_ifconv:71 %store_ln118 = store i16 %w_real_3_23, i16 %w_real_3_12

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="1190" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body107.2.split_ifconv:72 %store_ln118 = store i16 %w_real_3_24, i16 %w_real_3_11

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="1191" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="0" op_0_bw="0">
<![CDATA[
for.body107.2.split_ifconv:74 %br_ln118 = br void %for.body107.2

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="1192" st_id="101" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.2:23 %mul_ln10_13 = mul i28 %sext_ln10_26, i28 %sext_ln10_27

]]></Node>
<StgValue><ssdm name="mul_ln10_13"/></StgValue>
</operation>

<operation id="1193" st_id="101" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.2:27 %mul_ln11_13 = mul i28 %sext_ln10_24, i28 %sext_ln10_27

]]></Node>
<StgValue><ssdm name="mul_ln11_13"/></StgValue>
</operation>

<operation id="1194" st_id="101" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.2:35 %mul_ln10_15 = mul i28 %sext_ln10_30, i28 %sext_ln10_31

]]></Node>
<StgValue><ssdm name="mul_ln10_15"/></StgValue>
</operation>

<operation id="1195" st_id="101" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.2:39 %mul_ln11_15 = mul i28 %sext_ln10_28, i28 %sext_ln10_31

]]></Node>
<StgValue><ssdm name="mul_ln11_15"/></StgValue>
</operation>

<operation id="1196" st_id="101" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.2:47 %mul_ln10_17 = mul i28 %sext_ln10_34, i28 %sext_ln10_35

]]></Node>
<StgValue><ssdm name="mul_ln10_17"/></StgValue>
</operation>

<operation id="1197" st_id="101" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.2:51 %mul_ln11_17 = mul i28 %sext_ln10_32, i28 %sext_ln10_35

]]></Node>
<StgValue><ssdm name="mul_ln11_17"/></StgValue>
</operation>

<operation id="1198" st_id="101" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16">
<![CDATA[
for.end126.2:60 %call_ln10 = call void @fft32_Pipeline_7, i16 %w_imag_3_13_load, i16 %w_imag_3_12_load, i16 %w_imag_3_11_load, i16 %w_real_3_13_load, i16 %w_real_3_12_load, i16 %w_real_3_11_load, i16 %w_real_3_20, i16 %w_real_3_19, i16 %w_real_3_18, i16 %w_imag_3_20, i16 %w_imag_3_19, i16 %w_imag_3_18

]]></Node>
<StgValue><ssdm name="call_ln10"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="1199" st_id="102" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.2:23 %mul_ln10_13 = mul i28 %sext_ln10_26, i28 %sext_ln10_27

]]></Node>
<StgValue><ssdm name="mul_ln10_13"/></StgValue>
</operation>

<operation id="1200" st_id="102" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.2:24 %sub_ln10_6 = sub i28 %mul_ln10_12, i28 %mul_ln10_13

]]></Node>
<StgValue><ssdm name="sub_ln10_6"/></StgValue>
</operation>

<operation id="1201" st_id="102" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.2:27 %mul_ln11_13 = mul i28 %sext_ln10_24, i28 %sext_ln10_27

]]></Node>
<StgValue><ssdm name="mul_ln11_13"/></StgValue>
</operation>

<operation id="1202" st_id="102" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.2:28 %add_ln11_6 = add i28 %mul_ln11_12, i28 %mul_ln11_13

]]></Node>
<StgValue><ssdm name="add_ln11_6"/></StgValue>
</operation>

<operation id="1203" st_id="102" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.2:35 %mul_ln10_15 = mul i28 %sext_ln10_30, i28 %sext_ln10_31

]]></Node>
<StgValue><ssdm name="mul_ln10_15"/></StgValue>
</operation>

<operation id="1204" st_id="102" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.2:36 %sub_ln10_7 = sub i28 %mul_ln10_14, i28 %mul_ln10_15

]]></Node>
<StgValue><ssdm name="sub_ln10_7"/></StgValue>
</operation>

<operation id="1205" st_id="102" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.2:39 %mul_ln11_15 = mul i28 %sext_ln10_28, i28 %sext_ln10_31

]]></Node>
<StgValue><ssdm name="mul_ln11_15"/></StgValue>
</operation>

<operation id="1206" st_id="102" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.2:40 %add_ln11_7 = add i28 %mul_ln11_14, i28 %mul_ln11_15

]]></Node>
<StgValue><ssdm name="add_ln11_7"/></StgValue>
</operation>

<operation id="1207" st_id="102" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.2:47 %mul_ln10_17 = mul i28 %sext_ln10_34, i28 %sext_ln10_35

]]></Node>
<StgValue><ssdm name="mul_ln10_17"/></StgValue>
</operation>

<operation id="1208" st_id="102" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.2:48 %sub_ln10_8 = sub i28 %mul_ln10_16, i28 %mul_ln10_17

]]></Node>
<StgValue><ssdm name="sub_ln10_8"/></StgValue>
</operation>

<operation id="1209" st_id="102" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.2:51 %mul_ln11_17 = mul i28 %sext_ln10_32, i28 %sext_ln10_35

]]></Node>
<StgValue><ssdm name="mul_ln11_17"/></StgValue>
</operation>

<operation id="1210" st_id="102" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.2:52 %add_ln11_8 = add i28 %mul_ln11_16, i28 %mul_ln11_17

]]></Node>
<StgValue><ssdm name="add_ln11_8"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="1211" st_id="103" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.2:15 %stage2_real_63 = add i16 %ci1_1, i16 %ar1_1

]]></Node>
<StgValue><ssdm name="stage2_real_63"/></StgValue>
</operation>

<operation id="1212" st_id="103" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.2:16 %stage2_real_65 = sub i16 %ar1_1, i16 %ci1_1

]]></Node>
<StgValue><ssdm name="stage2_real_65"/></StgValue>
</operation>

<operation id="1213" st_id="103" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.2:17 %a_imag_9 = add i16 %ci0_1, i16 %ai0_2

]]></Node>
<StgValue><ssdm name="a_imag_9"/></StgValue>
</operation>

<operation id="1214" st_id="103" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.2:24 %sub_ln10_6 = sub i28 %mul_ln10_12, i28 %mul_ln10_13

]]></Node>
<StgValue><ssdm name="sub_ln10_6"/></StgValue>
</operation>

<operation id="1215" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end126.2:25 %br_2 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_6, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="br_2"/></StgValue>
</operation>

<operation id="1216" st_id="103" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.2:28 %add_ln11_6 = add i28 %mul_ln11_12, i28 %mul_ln11_13

]]></Node>
<StgValue><ssdm name="add_ln11_6"/></StgValue>
</operation>

<operation id="1217" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end126.2:29 %bi_2 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_6, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="bi_2"/></StgValue>
</operation>

<operation id="1218" st_id="103" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.2:36 %sub_ln10_7 = sub i28 %mul_ln10_14, i28 %mul_ln10_15

]]></Node>
<StgValue><ssdm name="sub_ln10_7"/></StgValue>
</operation>

<operation id="1219" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end126.2:37 %cr_2 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_7, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="cr_2"/></StgValue>
</operation>

<operation id="1220" st_id="103" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.2:40 %add_ln11_7 = add i28 %mul_ln11_14, i28 %mul_ln11_15

]]></Node>
<StgValue><ssdm name="add_ln11_7"/></StgValue>
</operation>

<operation id="1221" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end126.2:41 %ci_2 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_7, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="ci_2"/></StgValue>
</operation>

<operation id="1222" st_id="103" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.2:48 %sub_ln10_8 = sub i28 %mul_ln10_16, i28 %mul_ln10_17

]]></Node>
<StgValue><ssdm name="sub_ln10_8"/></StgValue>
</operation>

<operation id="1223" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end126.2:49 %dr_2 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_8, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="dr_2"/></StgValue>
</operation>

<operation id="1224" st_id="103" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.2:52 %add_ln11_8 = add i28 %mul_ln11_16, i28 %mul_ln11_17

]]></Node>
<StgValue><ssdm name="add_ln11_8"/></StgValue>
</operation>

<operation id="1225" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end126.2:53 %di_2 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_8, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="di_2"/></StgValue>
</operation>

<operation id="1226" st_id="103" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.2:54 %ar0_2 = add i16 %br_2, i16 %stage1_real_8_loc_load

]]></Node>
<StgValue><ssdm name="ar0_2"/></StgValue>
</operation>

<operation id="1227" st_id="103" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.2:55 %ar1_2 = sub i16 %stage1_real_8_loc_load, i16 %br_2

]]></Node>
<StgValue><ssdm name="ar1_2"/></StgValue>
</operation>

<operation id="1228" st_id="103" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.2:56 %cr0_2 = add i16 %dr_2, i16 %cr_2

]]></Node>
<StgValue><ssdm name="cr0_2"/></StgValue>
</operation>

<operation id="1229" st_id="103" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.2:57 %ci0_2 = add i16 %di_2, i16 %ci_2

]]></Node>
<StgValue><ssdm name="ci0_2"/></StgValue>
</operation>

<operation id="1230" st_id="103" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.2:58 %cr1_2 = sub i16 %cr_2, i16 %dr_2

]]></Node>
<StgValue><ssdm name="cr1_2"/></StgValue>
</operation>

<operation id="1231" st_id="103" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.2:59 %ci1_2 = sub i16 %ci_2, i16 %di_2

]]></Node>
<StgValue><ssdm name="ci1_2"/></StgValue>
</operation>

<operation id="1232" st_id="103" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.2:61 %stage2_imag_64 = sub i16 %ai0_2, i16 %ci0_1

]]></Node>
<StgValue><ssdm name="stage2_imag_64"/></StgValue>
</operation>

<operation id="1233" st_id="103" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.2:62 %stage2_imag_63 = sub i16 %ai1_2, i16 %cr1_1

]]></Node>
<StgValue><ssdm name="stage2_imag_63"/></StgValue>
</operation>

<operation id="1234" st_id="103" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.2:63 %ai0_3 = add i16 %bi_2, i16 %stage1_imag_8_loc_load

]]></Node>
<StgValue><ssdm name="ai0_3"/></StgValue>
</operation>

<operation id="1235" st_id="103" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.2:64 %ai1_3 = sub i16 %stage1_imag_8_loc_load, i16 %bi_2

]]></Node>
<StgValue><ssdm name="ai1_3"/></StgValue>
</operation>

<operation id="1236" st_id="103" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.2:65 %stage2_real_67 = sub i16 %ar0_2, i16 %cr0_2

]]></Node>
<StgValue><ssdm name="stage2_real_67"/></StgValue>
</operation>

<operation id="1237" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="0" op_0_bw="0">
<![CDATA[
for.end126.2:67 %br_ln118 = br void %for.body107.3

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="1238" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.body107.3:0 %k_11 = load i3 %k_3

]]></Node>
<StgValue><ssdm name="k_11"/></StgValue>
</operation>

<operation id="1239" st_id="104" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body107.3:1 %icmp_ln118_3 = icmp_eq  i3 %k_11, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln118_3"/></StgValue>
</operation>

<operation id="1240" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body107.3:2 %br_ln118 = br i1 %icmp_ln118_3, void %for.body107.3.split_ifconv, void %for.end126.3

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>

<operation id="1241" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="2" op_0_bw="3">
<![CDATA[
for.body107.3.split_ifconv:8 %trunc_ln120_18 = trunc i3 %k_11

]]></Node>
<StgValue><ssdm name="trunc_ln120_18"/></StgValue>
</operation>

<operation id="1242" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="32" op_0_bw="2">
<![CDATA[
for.body107.3.split_ifconv:9 %zext_ln120_14 = zext i2 %trunc_ln120_18

]]></Node>
<StgValue><ssdm name="zext_ln120_14"/></StgValue>
</operation>

<operation id="1243" st_id="104" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="64" op_0_bw="32">
<![CDATA[
for.body107.3.split_ifconv:10 %conv_3 = sitodp i32 %zext_ln120_14

]]></Node>
<StgValue><ssdm name="conv_3"/></StgValue>
</operation>

<operation id="1244" st_id="104" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body107.3.split_ifconv:66 %add_ln118_3 = add i3 %k_11, i3 1

]]></Node>
<StgValue><ssdm name="add_ln118_3"/></StgValue>
</operation>

<operation id="1245" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body107.3.split_ifconv:73 %store_ln118 = store i3 %add_ln118_3, i3 %k_3

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="1246" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="3" op_0_bw="32">
<![CDATA[
for.end126.3:0 %k_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="k_4"/></StgValue>
</operation>

<operation id="1247" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="16" op_0_bw="32">
<![CDATA[
for.end126.3:1 %w_real_3_25 = alloca i32 1

]]></Node>
<StgValue><ssdm name="w_real_3_25"/></StgValue>
</operation>

<operation id="1248" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="16" op_0_bw="32">
<![CDATA[
for.end126.3:2 %w_real_3_26 = alloca i32 1

]]></Node>
<StgValue><ssdm name="w_real_3_26"/></StgValue>
</operation>

<operation id="1249" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="16" op_0_bw="32">
<![CDATA[
for.end126.3:3 %w_real_3_27 = alloca i32 1

]]></Node>
<StgValue><ssdm name="w_real_3_27"/></StgValue>
</operation>

<operation id="1250" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="16" op_0_bw="32">
<![CDATA[
for.end126.3:4 %w_imag_3_25 = alloca i32 1

]]></Node>
<StgValue><ssdm name="w_imag_3_25"/></StgValue>
</operation>

<operation id="1251" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="16" op_0_bw="32">
<![CDATA[
for.end126.3:5 %w_imag_3_26 = alloca i32 1

]]></Node>
<StgValue><ssdm name="w_imag_3_26"/></StgValue>
</operation>

<operation id="1252" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="16" op_0_bw="32">
<![CDATA[
for.end126.3:6 %w_imag_3_27 = alloca i32 1

]]></Node>
<StgValue><ssdm name="w_imag_3_27"/></StgValue>
</operation>

<operation id="1253" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.end126.3:7 %w_real_3_18_load = load i16 %w_real_3_18

]]></Node>
<StgValue><ssdm name="w_real_3_18_load"/></StgValue>
</operation>

<operation id="1254" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.end126.3:8 %w_real_3_19_load = load i16 %w_real_3_19

]]></Node>
<StgValue><ssdm name="w_real_3_19_load"/></StgValue>
</operation>

<operation id="1255" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.end126.3:9 %w_real_3_20_load = load i16 %w_real_3_20

]]></Node>
<StgValue><ssdm name="w_real_3_20_load"/></StgValue>
</operation>

<operation id="1256" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.end126.3:10 %w_imag_3_18_load = load i16 %w_imag_3_18

]]></Node>
<StgValue><ssdm name="w_imag_3_18_load"/></StgValue>
</operation>

<operation id="1257" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.end126.3:11 %w_imag_3_19_load = load i16 %w_imag_3_19

]]></Node>
<StgValue><ssdm name="w_imag_3_19_load"/></StgValue>
</operation>

<operation id="1258" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.end126.3:12 %w_imag_3_20_load = load i16 %w_imag_3_20

]]></Node>
<StgValue><ssdm name="w_imag_3_20_load"/></StgValue>
</operation>

<operation id="1259" st_id="104" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.3:13 %stage2_imag_65 = add i16 %cr1_1, i16 %ai1_2

]]></Node>
<StgValue><ssdm name="stage2_imag_65"/></StgValue>
</operation>

<operation id="1260" st_id="104" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.3:14 %a_real_10 = add i16 %cr0_2, i16 %ar0_2

]]></Node>
<StgValue><ssdm name="a_real_10"/></StgValue>
</operation>

<operation id="1261" st_id="104" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.3:15 %stage2_real_66 = add i16 %ci1_2, i16 %ar1_2

]]></Node>
<StgValue><ssdm name="stage2_real_66"/></StgValue>
</operation>

<operation id="1262" st_id="104" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.3:16 %stage2_real_68 = sub i16 %ar1_2, i16 %ci1_2

]]></Node>
<StgValue><ssdm name="stage2_real_68"/></StgValue>
</operation>

<operation id="1263" st_id="104" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.3:17 %a_imag_10 = add i16 %ci0_2, i16 %ai0_3

]]></Node>
<StgValue><ssdm name="a_imag_10"/></StgValue>
</operation>

<operation id="1264" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="28" op_0_bw="16">
<![CDATA[
for.end126.3:18 %sext_ln10_36 = sext i16 %w_real_3_18_load

]]></Node>
<StgValue><ssdm name="sext_ln10_36"/></StgValue>
</operation>

<operation id="1265" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="28" op_0_bw="16">
<![CDATA[
for.end126.3:19 %sext_ln10_37 = sext i16 %stage1_real_13_loc_load

]]></Node>
<StgValue><ssdm name="sext_ln10_37"/></StgValue>
</operation>

<operation id="1266" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="28" op_0_bw="16">
<![CDATA[
for.end126.3:20 %sext_ln10_38 = sext i16 %w_imag_3_18_load

]]></Node>
<StgValue><ssdm name="sext_ln10_38"/></StgValue>
</operation>

<operation id="1267" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="28" op_0_bw="16">
<![CDATA[
for.end126.3:21 %sext_ln10_39 = sext i16 %stage1_imag_13_loc_load

]]></Node>
<StgValue><ssdm name="sext_ln10_39"/></StgValue>
</operation>

<operation id="1268" st_id="104" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.3:22 %mul_ln10_18 = mul i28 %sext_ln10_36, i28 %sext_ln10_37

]]></Node>
<StgValue><ssdm name="mul_ln10_18"/></StgValue>
</operation>

<operation id="1269" st_id="104" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.3:23 %mul_ln10_19 = mul i28 %sext_ln10_38, i28 %sext_ln10_39

]]></Node>
<StgValue><ssdm name="mul_ln10_19"/></StgValue>
</operation>

<operation id="1270" st_id="104" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.3:26 %mul_ln11_18 = mul i28 %sext_ln10_38, i28 %sext_ln10_37

]]></Node>
<StgValue><ssdm name="mul_ln11_18"/></StgValue>
</operation>

<operation id="1271" st_id="104" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.3:27 %mul_ln11_19 = mul i28 %sext_ln10_36, i28 %sext_ln10_39

]]></Node>
<StgValue><ssdm name="mul_ln11_19"/></StgValue>
</operation>

<operation id="1272" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="28" op_0_bw="16">
<![CDATA[
for.end126.3:30 %sext_ln10_40 = sext i16 %w_real_3_19_load

]]></Node>
<StgValue><ssdm name="sext_ln10_40"/></StgValue>
</operation>

<operation id="1273" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="28" op_0_bw="16">
<![CDATA[
for.end126.3:31 %sext_ln10_41 = sext i16 %stage1_real_14_loc_load

]]></Node>
<StgValue><ssdm name="sext_ln10_41"/></StgValue>
</operation>

<operation id="1274" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="28" op_0_bw="16">
<![CDATA[
for.end126.3:32 %sext_ln10_42 = sext i16 %w_imag_3_19_load

]]></Node>
<StgValue><ssdm name="sext_ln10_42"/></StgValue>
</operation>

<operation id="1275" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="28" op_0_bw="16">
<![CDATA[
for.end126.3:33 %sext_ln10_43 = sext i16 %stage1_imag_14_loc_load

]]></Node>
<StgValue><ssdm name="sext_ln10_43"/></StgValue>
</operation>

<operation id="1276" st_id="104" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.3:34 %mul_ln10_20 = mul i28 %sext_ln10_40, i28 %sext_ln10_41

]]></Node>
<StgValue><ssdm name="mul_ln10_20"/></StgValue>
</operation>

<operation id="1277" st_id="104" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.3:35 %mul_ln10_21 = mul i28 %sext_ln10_42, i28 %sext_ln10_43

]]></Node>
<StgValue><ssdm name="mul_ln10_21"/></StgValue>
</operation>

<operation id="1278" st_id="104" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.3:38 %mul_ln11_20 = mul i28 %sext_ln10_42, i28 %sext_ln10_41

]]></Node>
<StgValue><ssdm name="mul_ln11_20"/></StgValue>
</operation>

<operation id="1279" st_id="104" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.3:39 %mul_ln11_21 = mul i28 %sext_ln10_40, i28 %sext_ln10_43

]]></Node>
<StgValue><ssdm name="mul_ln11_21"/></StgValue>
</operation>

<operation id="1280" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="28" op_0_bw="16">
<![CDATA[
for.end126.3:42 %sext_ln10_44 = sext i16 %w_real_3_20_load

]]></Node>
<StgValue><ssdm name="sext_ln10_44"/></StgValue>
</operation>

<operation id="1281" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="28" op_0_bw="16">
<![CDATA[
for.end126.3:43 %sext_ln10_45 = sext i16 %stage1_real_15_loc_load

]]></Node>
<StgValue><ssdm name="sext_ln10_45"/></StgValue>
</operation>

<operation id="1282" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="28" op_0_bw="16">
<![CDATA[
for.end126.3:44 %sext_ln10_46 = sext i16 %w_imag_3_20_load

]]></Node>
<StgValue><ssdm name="sext_ln10_46"/></StgValue>
</operation>

<operation id="1283" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="28" op_0_bw="16">
<![CDATA[
for.end126.3:45 %sext_ln10_47 = sext i16 %stage1_imag_15_loc_load

]]></Node>
<StgValue><ssdm name="sext_ln10_47"/></StgValue>
</operation>

<operation id="1284" st_id="104" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.3:46 %mul_ln10_22 = mul i28 %sext_ln10_44, i28 %sext_ln10_45

]]></Node>
<StgValue><ssdm name="mul_ln10_22"/></StgValue>
</operation>

<operation id="1285" st_id="104" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.3:47 %mul_ln10_23 = mul i28 %sext_ln10_46, i28 %sext_ln10_47

]]></Node>
<StgValue><ssdm name="mul_ln10_23"/></StgValue>
</operation>

<operation id="1286" st_id="104" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.3:50 %mul_ln11_22 = mul i28 %sext_ln10_46, i28 %sext_ln10_45

]]></Node>
<StgValue><ssdm name="mul_ln11_22"/></StgValue>
</operation>

<operation id="1287" st_id="104" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.3:51 %mul_ln11_23 = mul i28 %sext_ln10_44, i28 %sext_ln10_47

]]></Node>
<StgValue><ssdm name="mul_ln11_23"/></StgValue>
</operation>

<operation id="1288" st_id="104" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16">
<![CDATA[
for.end126.3:60 %call_ln10 = call void @fft32_Pipeline_8, i16 %w_imag_3_20_load, i16 %w_imag_3_19_load, i16 %w_imag_3_18_load, i16 %w_real_3_20_load, i16 %w_real_3_19_load, i16 %w_real_3_18_load, i16 %w_real_3_27, i16 %w_real_3_26, i16 %w_real_3_25, i16 %w_imag_3_27, i16 %w_imag_3_26, i16 %w_imag_3_25

]]></Node>
<StgValue><ssdm name="call_ln10"/></StgValue>
</operation>

<operation id="1289" st_id="104" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.3:61 %stage2_imag_67 = sub i16 %ai0_3, i16 %ci0_2

]]></Node>
<StgValue><ssdm name="stage2_imag_67"/></StgValue>
</operation>

<operation id="1290" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.end126.3:66 %store_ln118 = store i3 1, i3 %k_4

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="1291" st_id="105" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="64" op_0_bw="32">
<![CDATA[
for.body107.3.split_ifconv:10 %conv_3 = sitodp i32 %zext_ln120_14

]]></Node>
<StgValue><ssdm name="conv_3"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="1292" st_id="106" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="64" op_0_bw="32">
<![CDATA[
for.body107.3.split_ifconv:10 %conv_3 = sitodp i32 %zext_ln120_14

]]></Node>
<StgValue><ssdm name="conv_3"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="1293" st_id="107" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="64" op_0_bw="32">
<![CDATA[
for.body107.3.split_ifconv:10 %conv_3 = sitodp i32 %zext_ln120_14

]]></Node>
<StgValue><ssdm name="conv_3"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="1294" st_id="108" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="64" op_0_bw="32">
<![CDATA[
for.body107.3.split_ifconv:10 %conv_3 = sitodp i32 %zext_ln120_14

]]></Node>
<StgValue><ssdm name="conv_3"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="1295" st_id="109" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="64" op_0_bw="32">
<![CDATA[
for.body107.3.split_ifconv:10 %conv_3 = sitodp i32 %zext_ln120_14

]]></Node>
<StgValue><ssdm name="conv_3"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="1296" st_id="110" stage="7" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.3.split_ifconv:11 %mul108_3 = dmul i64 %conv_3, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul108_3"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="1297" st_id="111" stage="6" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.3.split_ifconv:11 %mul108_3 = dmul i64 %conv_3, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul108_3"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="1298" st_id="112" stage="5" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.3.split_ifconv:11 %mul108_3 = dmul i64 %conv_3, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul108_3"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="1299" st_id="113" stage="4" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.3.split_ifconv:11 %mul108_3 = dmul i64 %conv_3, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul108_3"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="1300" st_id="114" stage="3" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.3.split_ifconv:11 %mul108_3 = dmul i64 %conv_3, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul108_3"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="1301" st_id="115" stage="2" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.3.split_ifconv:11 %mul108_3 = dmul i64 %conv_3, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul108_3"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="1302" st_id="116" stage="1" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.3.split_ifconv:11 %mul108_3 = dmul i64 %conv_3, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul108_3"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="1303" st_id="117" stage="7" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.3.split_ifconv:12 %pf_3 = dmul i64 %mul108_3, i64 0.03125

]]></Node>
<StgValue><ssdm name="pf_3"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="1304" st_id="118" stage="6" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.3.split_ifconv:12 %pf_3 = dmul i64 %mul108_3, i64 0.03125

]]></Node>
<StgValue><ssdm name="pf_3"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="1305" st_id="119" stage="5" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.3.split_ifconv:12 %pf_3 = dmul i64 %mul108_3, i64 0.03125

]]></Node>
<StgValue><ssdm name="pf_3"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="1306" st_id="120" stage="4" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.3.split_ifconv:12 %pf_3 = dmul i64 %mul108_3, i64 0.03125

]]></Node>
<StgValue><ssdm name="pf_3"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="1307" st_id="121" stage="3" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.3.split_ifconv:12 %pf_3 = dmul i64 %mul108_3, i64 0.03125

]]></Node>
<StgValue><ssdm name="pf_3"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="1308" st_id="122" stage="2" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.3.split_ifconv:12 %pf_3 = dmul i64 %mul108_3, i64 0.03125

]]></Node>
<StgValue><ssdm name="pf_3"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="1309" st_id="123" stage="1" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.3.split_ifconv:12 %pf_3 = dmul i64 %mul108_3, i64 0.03125

]]></Node>
<StgValue><ssdm name="pf_3"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="1310" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="64" op_0_bw="64">
<![CDATA[
for.body107.3.split_ifconv:13 %bitcast_ln724_3 = bitcast i64 %pf_3

]]></Node>
<StgValue><ssdm name="bitcast_ln724_3"/></StgValue>
</operation>

<operation id="1311" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="63" op_0_bw="64">
<![CDATA[
for.body107.3.split_ifconv:14 %trunc_ln120_19 = trunc i64 %bitcast_ln724_3

]]></Node>
<StgValue><ssdm name="trunc_ln120_19"/></StgValue>
</operation>

<operation id="1312" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body107.3.split_ifconv:15 %tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724_3, i32 63

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="1313" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body107.3.split_ifconv:16 %tmp_8 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724_3, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="1314" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="12" op_0_bw="11">
<![CDATA[
for.body107.3.split_ifconv:17 %zext_ln120_9 = zext i11 %tmp_8

]]></Node>
<StgValue><ssdm name="zext_ln120_9"/></StgValue>
</operation>

<operation id="1315" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="52" op_0_bw="64">
<![CDATA[
for.body107.3.split_ifconv:18 %trunc_ln120_20 = trunc i64 %bitcast_ln724_3

]]></Node>
<StgValue><ssdm name="trunc_ln120_20"/></StgValue>
</operation>

<operation id="1316" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
for.body107.3.split_ifconv:19 %zext_ln120_16_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln120_20

]]></Node>
<StgValue><ssdm name="zext_ln120_16_cast"/></StgValue>
</operation>

<operation id="1317" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="54" op_0_bw="53">
<![CDATA[
for.body107.3.split_ifconv:20 %zext_ln120_16 = zext i53 %zext_ln120_16_cast

]]></Node>
<StgValue><ssdm name="zext_ln120_16"/></StgValue>
</operation>

<operation id="1318" st_id="124" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.body107.3.split_ifconv:21 %sub_ln120_9 = sub i54 0, i54 %zext_ln120_16

]]></Node>
<StgValue><ssdm name="sub_ln120_9"/></StgValue>
</operation>

<operation id="1319" st_id="124" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
for.body107.3.split_ifconv:22 %select_ln120_12 = select i1 %tmp_10, i54 %sub_ln120_9, i54 %zext_ln120_16

]]></Node>
<StgValue><ssdm name="select_ln120_12"/></StgValue>
</operation>

<operation id="1320" st_id="124" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.body107.3.split_ifconv:23 %icmp_ln120_15 = icmp_eq  i63 %trunc_ln120_19, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln120_15"/></StgValue>
</operation>

<operation id="1321" st_id="124" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body107.3.split_ifconv:24 %sub_ln120_10 = sub i12 1075, i12 %zext_ln120_9

]]></Node>
<StgValue><ssdm name="sub_ln120_10"/></StgValue>
</operation>

<operation id="1322" st_id="124" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body107.3.split_ifconv:25 %icmp_ln120_16 = icmp_sgt  i12 %sub_ln120_10, i12 12

]]></Node>
<StgValue><ssdm name="icmp_ln120_16"/></StgValue>
</operation>

<operation id="1323" st_id="124" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body107.3.split_ifconv:26 %add_ln120_3 = add i12 %sub_ln120_10, i12 4084

]]></Node>
<StgValue><ssdm name="add_ln120_3"/></StgValue>
</operation>

<operation id="1324" st_id="124" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body107.3.split_ifconv:27 %sub_ln120_11 = sub i12 12, i12 %sub_ln120_10

]]></Node>
<StgValue><ssdm name="sub_ln120_11"/></StgValue>
</operation>

<operation id="1325" st_id="124" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.body107.3.split_ifconv:28 %select_ln120_13 = select i1 %icmp_ln120_16, i12 %add_ln120_3, i12 %sub_ln120_11

]]></Node>
<StgValue><ssdm name="select_ln120_13"/></StgValue>
</operation>

<operation id="1326" st_id="124" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body107.3.split_ifconv:30 %icmp_ln120_17 = icmp_eq  i12 %sub_ln120_10, i12 12

]]></Node>
<StgValue><ssdm name="icmp_ln120_17"/></StgValue>
</operation>

<operation id="1327" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="16" op_0_bw="54">
<![CDATA[
for.body107.3.split_ifconv:31 %angle_27 = trunc i54 %select_ln120_12

]]></Node>
<StgValue><ssdm name="angle_27"/></StgValue>
</operation>

<operation id="1328" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body107.3.split_ifconv:39 %tmp_12 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %select_ln120_13, i32 4, i32 11

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="1329" st_id="124" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body107.3.split_ifconv:40 %icmp_ln120_19 = icmp_eq  i8 %tmp_12, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln120_19"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="1330" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="32" op_0_bw="12">
<![CDATA[
for.body107.3.split_ifconv:29 %sext_ln120_6 = sext i12 %select_ln120_13

]]></Node>
<StgValue><ssdm name="sext_ln120_6"/></StgValue>
</operation>

<operation id="1331" st_id="125" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body107.3.split_ifconv:32 %icmp_ln120_18 = icmp_ult  i12 %select_ln120_13, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln120_18"/></StgValue>
</operation>

<operation id="1332" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="54" op_0_bw="32">
<![CDATA[
for.body107.3.split_ifconv:33 %zext_ln120_17 = zext i32 %sext_ln120_6

]]></Node>
<StgValue><ssdm name="zext_ln120_17"/></StgValue>
</operation>

<operation id="1333" st_id="125" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.body107.3.split_ifconv:34 %ashr_ln120_3 = ashr i54 %select_ln120_12, i54 %zext_ln120_17

]]></Node>
<StgValue><ssdm name="ashr_ln120_3"/></StgValue>
</operation>

<operation id="1334" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="16" op_0_bw="54">
<![CDATA[
for.body107.3.split_ifconv:35 %angle_28 = trunc i54 %ashr_ln120_3

]]></Node>
<StgValue><ssdm name="angle_28"/></StgValue>
</operation>

<operation id="1335" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body107.3.split_ifconv:36 %angle_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724_3, i32 63

]]></Node>
<StgValue><ssdm name="angle_29"/></StgValue>
</operation>

<operation id="1336" st_id="125" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.3.split_ifconv:37 %select_ln120_34 = select i1 %angle_29, i16 65535, i16 0

]]></Node>
<StgValue><ssdm name="select_ln120_34"/></StgValue>
</operation>

<operation id="1337" st_id="125" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.3.split_ifconv:38 %angle_30 = select i1 %icmp_ln120_18, i16 %angle_28, i16 %select_ln120_34

]]></Node>
<StgValue><ssdm name="angle_30"/></StgValue>
</operation>

<operation id="1338" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_19" val="1"/>
<literal name="icmp_ln120_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="16" op_0_bw="32">
<![CDATA[
for.body107.3.split_ifconv:41 %sext_ln120_6cast = trunc i32 %sext_ln120_6

]]></Node>
<StgValue><ssdm name="sext_ln120_6cast"/></StgValue>
</operation>

<operation id="1339" st_id="125" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_19" val="1"/>
<literal name="icmp_ln120_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body107.3.split_ifconv:42 %shl_ln120_3 = shl i16 %angle_27, i16 %sext_ln120_6cast

]]></Node>
<StgValue><ssdm name="shl_ln120_3"/></StgValue>
</operation>

<operation id="1340" st_id="125" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.3.split_ifconv:43 %angle_32 = select i1 %icmp_ln120_19, i16 %shl_ln120_3, i16 0

]]></Node>
<StgValue><ssdm name="angle_32"/></StgValue>
</operation>

<operation id="1341" st_id="125" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.3.split_ifconv:44 %angle_33 = select i1 %icmp_ln120_15, i16 0, i16 %angle_32

]]></Node>
<StgValue><ssdm name="angle_33"/></StgValue>
</operation>

<operation id="1342" st_id="125" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body107.3.split_ifconv:45 %xor_ln120_6 = xor i1 %icmp_ln120_15, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln120_6"/></StgValue>
</operation>

<operation id="1343" st_id="125" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body107.3.split_ifconv:46 %and_ln120_6 = and i1 %icmp_ln120_17, i1 %xor_ln120_6

]]></Node>
<StgValue><ssdm name="and_ln120_6"/></StgValue>
</operation>

<operation id="1344" st_id="125" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.3.split_ifconv:47 %angle_34 = select i1 %and_ln120_6, i16 %angle_27, i16 %angle_33

]]></Node>
<StgValue><ssdm name="angle_34"/></StgValue>
</operation>

<operation id="1345" st_id="125" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body107.3.split_ifconv:48 %or_ln120_3 = or i1 %icmp_ln120_15, i1 %icmp_ln120_17

]]></Node>
<StgValue><ssdm name="or_ln120_3"/></StgValue>
</operation>

<operation id="1346" st_id="125" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body107.3.split_ifconv:49 %xor_ln120_7 = xor i1 %or_ln120_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln120_7"/></StgValue>
</operation>

<operation id="1347" st_id="125" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body107.3.split_ifconv:50 %and_ln120_7 = and i1 %icmp_ln120_16, i1 %xor_ln120_7

]]></Node>
<StgValue><ssdm name="and_ln120_7"/></StgValue>
</operation>

<operation id="1348" st_id="125" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.3.split_ifconv:51 %angle_35 = select i1 %and_ln120_7, i16 %angle_30, i16 %angle_34

]]></Node>
<StgValue><ssdm name="angle_35"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="1349" st_id="126" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="126" op_3_bw="0">
<![CDATA[
for.body107.3.split_ifconv:52 %call_ret_i3 = call i28 @generic_sincos<16, 4>, i16 %angle_35, i126 %cordic_apfixed_circ_table_arctan_128

]]></Node>
<StgValue><ssdm name="call_ret_i3"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="1350" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body107.3.split_ifconv:0 %w_real_3_18_load_1 = load i16 %w_real_3_18

]]></Node>
<StgValue><ssdm name="w_real_3_18_load_1"/></StgValue>
</operation>

<operation id="1351" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body107.3.split_ifconv:1 %w_real_3_19_load_1 = load i16 %w_real_3_19

]]></Node>
<StgValue><ssdm name="w_real_3_19_load_1"/></StgValue>
</operation>

<operation id="1352" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body107.3.split_ifconv:2 %w_real_3_20_load_1 = load i16 %w_real_3_20

]]></Node>
<StgValue><ssdm name="w_real_3_20_load_1"/></StgValue>
</operation>

<operation id="1353" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body107.3.split_ifconv:3 %w_imag_3_18_load_1 = load i16 %w_imag_3_18

]]></Node>
<StgValue><ssdm name="w_imag_3_18_load_1"/></StgValue>
</operation>

<operation id="1354" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body107.3.split_ifconv:4 %w_imag_3_19_load_1 = load i16 %w_imag_3_19

]]></Node>
<StgValue><ssdm name="w_imag_3_19_load_1"/></StgValue>
</operation>

<operation id="1355" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body107.3.split_ifconv:5 %w_imag_3_20_load_1 = load i16 %w_imag_3_20

]]></Node>
<StgValue><ssdm name="w_imag_3_20_load_1"/></StgValue>
</operation>

<operation id="1356" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body107.3.split_ifconv:6 %speclooptripcount_ln118 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln118"/></StgValue>
</operation>

<operation id="1357" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body107.3.split_ifconv:7 %specloopname_ln118 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln118"/></StgValue>
</operation>

<operation id="1358" st_id="127" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="126" op_3_bw="0">
<![CDATA[
for.body107.3.split_ifconv:52 %call_ret_i3 = call i28 @generic_sincos<16, 4>, i16 %angle_35, i126 %cordic_apfixed_circ_table_arctan_128

]]></Node>
<StgValue><ssdm name="call_ret_i3"/></StgValue>
</operation>

<operation id="1359" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="14" op_0_bw="28">
<![CDATA[
for.body107.3.split_ifconv:53 %w_real_1_3 = extractvalue i28 %call_ret_i3

]]></Node>
<StgValue><ssdm name="w_real_1_3"/></StgValue>
</operation>

<operation id="1360" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="16" op_0_bw="14">
<![CDATA[
for.body107.3.split_ifconv:54 %sext_ln121_3 = sext i14 %w_real_1_3

]]></Node>
<StgValue><ssdm name="sext_ln121_3"/></StgValue>
</operation>

<operation id="1361" st_id="127" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body107.3.split_ifconv:55 %icmp_ln121_6 = icmp_eq  i2 %trunc_ln120_18, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln121_6"/></StgValue>
</operation>

<operation id="1362" st_id="127" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body107.3.split_ifconv:56 %icmp_ln121_7 = icmp_eq  i2 %trunc_ln120_18, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln121_7"/></StgValue>
</operation>

<operation id="1363" st_id="127" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body107.3.split_ifconv:57 %or_ln121_3 = or i1 %icmp_ln121_6, i1 %icmp_ln121_7

]]></Node>
<StgValue><ssdm name="or_ln121_3"/></StgValue>
</operation>

<operation id="1364" st_id="127" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.3.split_ifconv:58 %w_real_3_29 = select i1 %or_ln121_3, i16 %w_real_3_20_load_1, i16 %sext_ln121_3

]]></Node>
<StgValue><ssdm name="w_real_3_29"/></StgValue>
</operation>

<operation id="1365" st_id="127" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.3.split_ifconv:59 %w_real_3_30 = select i1 %icmp_ln121_7, i16 %sext_ln121_3, i16 %w_real_3_19_load_1

]]></Node>
<StgValue><ssdm name="w_real_3_30"/></StgValue>
</operation>

<operation id="1366" st_id="127" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.3.split_ifconv:60 %w_real_3_31 = select i1 %icmp_ln121_6, i16 %sext_ln121_3, i16 %w_real_3_18_load_1

]]></Node>
<StgValue><ssdm name="w_real_3_31"/></StgValue>
</operation>

<operation id="1367" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="14" op_0_bw="28">
<![CDATA[
for.body107.3.split_ifconv:61 %w_imag_1_3 = extractvalue i28 %call_ret_i3

]]></Node>
<StgValue><ssdm name="w_imag_1_3"/></StgValue>
</operation>

<operation id="1368" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="16" op_0_bw="14">
<![CDATA[
for.body107.3.split_ifconv:62 %sext_ln122_3 = sext i14 %w_imag_1_3

]]></Node>
<StgValue><ssdm name="sext_ln122_3"/></StgValue>
</operation>

<operation id="1369" st_id="127" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.3.split_ifconv:63 %w_imag_3_29 = select i1 %or_ln121_3, i16 %w_imag_3_20_load_1, i16 %sext_ln122_3

]]></Node>
<StgValue><ssdm name="w_imag_3_29"/></StgValue>
</operation>

<operation id="1370" st_id="127" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.3.split_ifconv:64 %w_imag_3_30 = select i1 %icmp_ln121_7, i16 %sext_ln122_3, i16 %w_imag_3_19_load_1

]]></Node>
<StgValue><ssdm name="w_imag_3_30"/></StgValue>
</operation>

<operation id="1371" st_id="127" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.3.split_ifconv:65 %w_imag_3_31 = select i1 %icmp_ln121_6, i16 %sext_ln122_3, i16 %w_imag_3_18_load_1

]]></Node>
<StgValue><ssdm name="w_imag_3_31"/></StgValue>
</operation>

<operation id="1372" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body107.3.split_ifconv:67 %store_ln118 = store i16 %w_imag_3_29, i16 %w_imag_3_20

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="1373" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body107.3.split_ifconv:68 %store_ln118 = store i16 %w_imag_3_30, i16 %w_imag_3_19

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="1374" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body107.3.split_ifconv:69 %store_ln118 = store i16 %w_imag_3_31, i16 %w_imag_3_18

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="1375" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body107.3.split_ifconv:70 %store_ln118 = store i16 %w_real_3_29, i16 %w_real_3_20

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="1376" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body107.3.split_ifconv:71 %store_ln118 = store i16 %w_real_3_30, i16 %w_real_3_19

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="1377" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body107.3.split_ifconv:72 %store_ln118 = store i16 %w_real_3_31, i16 %w_real_3_18

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="1378" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="0" op_0_bw="0">
<![CDATA[
for.body107.3.split_ifconv:74 %br_ln118 = br void %for.body107.3

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="1379" st_id="128" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.3:23 %mul_ln10_19 = mul i28 %sext_ln10_38, i28 %sext_ln10_39

]]></Node>
<StgValue><ssdm name="mul_ln10_19"/></StgValue>
</operation>

<operation id="1380" st_id="128" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.3:27 %mul_ln11_19 = mul i28 %sext_ln10_36, i28 %sext_ln10_39

]]></Node>
<StgValue><ssdm name="mul_ln11_19"/></StgValue>
</operation>

<operation id="1381" st_id="128" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.3:35 %mul_ln10_21 = mul i28 %sext_ln10_42, i28 %sext_ln10_43

]]></Node>
<StgValue><ssdm name="mul_ln10_21"/></StgValue>
</operation>

<operation id="1382" st_id="128" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.3:39 %mul_ln11_21 = mul i28 %sext_ln10_40, i28 %sext_ln10_43

]]></Node>
<StgValue><ssdm name="mul_ln11_21"/></StgValue>
</operation>

<operation id="1383" st_id="128" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.3:47 %mul_ln10_23 = mul i28 %sext_ln10_46, i28 %sext_ln10_47

]]></Node>
<StgValue><ssdm name="mul_ln10_23"/></StgValue>
</operation>

<operation id="1384" st_id="128" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.3:51 %mul_ln11_23 = mul i28 %sext_ln10_44, i28 %sext_ln10_47

]]></Node>
<StgValue><ssdm name="mul_ln11_23"/></StgValue>
</operation>

<operation id="1385" st_id="128" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16">
<![CDATA[
for.end126.3:60 %call_ln10 = call void @fft32_Pipeline_8, i16 %w_imag_3_20_load, i16 %w_imag_3_19_load, i16 %w_imag_3_18_load, i16 %w_real_3_20_load, i16 %w_real_3_19_load, i16 %w_real_3_18_load, i16 %w_real_3_27, i16 %w_real_3_26, i16 %w_real_3_25, i16 %w_imag_3_27, i16 %w_imag_3_26, i16 %w_imag_3_25

]]></Node>
<StgValue><ssdm name="call_ln10"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="1386" st_id="129" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.3:23 %mul_ln10_19 = mul i28 %sext_ln10_38, i28 %sext_ln10_39

]]></Node>
<StgValue><ssdm name="mul_ln10_19"/></StgValue>
</operation>

<operation id="1387" st_id="129" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.3:24 %sub_ln10_9 = sub i28 %mul_ln10_18, i28 %mul_ln10_19

]]></Node>
<StgValue><ssdm name="sub_ln10_9"/></StgValue>
</operation>

<operation id="1388" st_id="129" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.3:27 %mul_ln11_19 = mul i28 %sext_ln10_36, i28 %sext_ln10_39

]]></Node>
<StgValue><ssdm name="mul_ln11_19"/></StgValue>
</operation>

<operation id="1389" st_id="129" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.3:28 %add_ln11_9 = add i28 %mul_ln11_18, i28 %mul_ln11_19

]]></Node>
<StgValue><ssdm name="add_ln11_9"/></StgValue>
</operation>

<operation id="1390" st_id="129" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.3:35 %mul_ln10_21 = mul i28 %sext_ln10_42, i28 %sext_ln10_43

]]></Node>
<StgValue><ssdm name="mul_ln10_21"/></StgValue>
</operation>

<operation id="1391" st_id="129" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.3:36 %sub_ln10_10 = sub i28 %mul_ln10_20, i28 %mul_ln10_21

]]></Node>
<StgValue><ssdm name="sub_ln10_10"/></StgValue>
</operation>

<operation id="1392" st_id="129" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.3:39 %mul_ln11_21 = mul i28 %sext_ln10_40, i28 %sext_ln10_43

]]></Node>
<StgValue><ssdm name="mul_ln11_21"/></StgValue>
</operation>

<operation id="1393" st_id="129" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.3:40 %add_ln11_10 = add i28 %mul_ln11_20, i28 %mul_ln11_21

]]></Node>
<StgValue><ssdm name="add_ln11_10"/></StgValue>
</operation>

<operation id="1394" st_id="129" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.3:47 %mul_ln10_23 = mul i28 %sext_ln10_46, i28 %sext_ln10_47

]]></Node>
<StgValue><ssdm name="mul_ln10_23"/></StgValue>
</operation>

<operation id="1395" st_id="129" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.3:48 %sub_ln10_11 = sub i28 %mul_ln10_22, i28 %mul_ln10_23

]]></Node>
<StgValue><ssdm name="sub_ln10_11"/></StgValue>
</operation>

<operation id="1396" st_id="129" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.3:51 %mul_ln11_23 = mul i28 %sext_ln10_44, i28 %sext_ln10_47

]]></Node>
<StgValue><ssdm name="mul_ln11_23"/></StgValue>
</operation>

<operation id="1397" st_id="129" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.3:52 %add_ln11_11 = add i28 %mul_ln11_22, i28 %mul_ln11_23

]]></Node>
<StgValue><ssdm name="add_ln11_11"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="1398" st_id="130" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.3:24 %sub_ln10_9 = sub i28 %mul_ln10_18, i28 %mul_ln10_19

]]></Node>
<StgValue><ssdm name="sub_ln10_9"/></StgValue>
</operation>

<operation id="1399" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end126.3:25 %br_3 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_9, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="br_3"/></StgValue>
</operation>

<operation id="1400" st_id="130" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.3:28 %add_ln11_9 = add i28 %mul_ln11_18, i28 %mul_ln11_19

]]></Node>
<StgValue><ssdm name="add_ln11_9"/></StgValue>
</operation>

<operation id="1401" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end126.3:29 %bi_3 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_9, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="bi_3"/></StgValue>
</operation>

<operation id="1402" st_id="130" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.3:36 %sub_ln10_10 = sub i28 %mul_ln10_20, i28 %mul_ln10_21

]]></Node>
<StgValue><ssdm name="sub_ln10_10"/></StgValue>
</operation>

<operation id="1403" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end126.3:37 %cr_3 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_10, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="cr_3"/></StgValue>
</operation>

<operation id="1404" st_id="130" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.3:40 %add_ln11_10 = add i28 %mul_ln11_20, i28 %mul_ln11_21

]]></Node>
<StgValue><ssdm name="add_ln11_10"/></StgValue>
</operation>

<operation id="1405" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end126.3:41 %ci_3 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_10, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="ci_3"/></StgValue>
</operation>

<operation id="1406" st_id="130" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.3:48 %sub_ln10_11 = sub i28 %mul_ln10_22, i28 %mul_ln10_23

]]></Node>
<StgValue><ssdm name="sub_ln10_11"/></StgValue>
</operation>

<operation id="1407" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end126.3:49 %dr_3 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_11, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="dr_3"/></StgValue>
</operation>

<operation id="1408" st_id="130" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.3:52 %add_ln11_11 = add i28 %mul_ln11_22, i28 %mul_ln11_23

]]></Node>
<StgValue><ssdm name="add_ln11_11"/></StgValue>
</operation>

<operation id="1409" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end126.3:53 %di_3 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_11, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="di_3"/></StgValue>
</operation>

<operation id="1410" st_id="130" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.3:54 %ar0_3 = add i16 %br_3, i16 %stage1_real_12_loc_load

]]></Node>
<StgValue><ssdm name="ar0_3"/></StgValue>
</operation>

<operation id="1411" st_id="130" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.3:55 %ar1_3 = sub i16 %stage1_real_12_loc_load, i16 %br_3

]]></Node>
<StgValue><ssdm name="ar1_3"/></StgValue>
</operation>

<operation id="1412" st_id="130" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.3:56 %cr0_3 = add i16 %dr_3, i16 %cr_3

]]></Node>
<StgValue><ssdm name="cr0_3"/></StgValue>
</operation>

<operation id="1413" st_id="130" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.3:57 %ci0_3 = add i16 %di_3, i16 %ci_3

]]></Node>
<StgValue><ssdm name="ci0_3"/></StgValue>
</operation>

<operation id="1414" st_id="130" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.3:58 %cr1_3 = sub i16 %cr_3, i16 %dr_3

]]></Node>
<StgValue><ssdm name="cr1_3"/></StgValue>
</operation>

<operation id="1415" st_id="130" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.3:59 %ci1_3 = sub i16 %ci_3, i16 %di_3

]]></Node>
<StgValue><ssdm name="ci1_3"/></StgValue>
</operation>

<operation id="1416" st_id="130" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.3:62 %stage2_imag_66 = sub i16 %ai1_3, i16 %cr1_2

]]></Node>
<StgValue><ssdm name="stage2_imag_66"/></StgValue>
</operation>

<operation id="1417" st_id="130" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.3:63 %ai0_4 = add i16 %bi_3, i16 %stage1_imag_12_loc_load

]]></Node>
<StgValue><ssdm name="ai0_4"/></StgValue>
</operation>

<operation id="1418" st_id="130" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.3:64 %ai1_4 = sub i16 %stage1_imag_12_loc_load, i16 %bi_3

]]></Node>
<StgValue><ssdm name="ai1_4"/></StgValue>
</operation>

<operation id="1419" st_id="130" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.3:65 %stage2_real_70 = sub i16 %ar0_3, i16 %cr0_3

]]></Node>
<StgValue><ssdm name="stage2_real_70"/></StgValue>
</operation>

<operation id="1420" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="0" op_0_bw="0">
<![CDATA[
for.end126.3:67 %br_ln118 = br void %for.body107.4

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="1421" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.body107.4:0 %k_12 = load i3 %k_4

]]></Node>
<StgValue><ssdm name="k_12"/></StgValue>
</operation>

<operation id="1422" st_id="131" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body107.4:1 %icmp_ln118_4 = icmp_eq  i3 %k_12, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln118_4"/></StgValue>
</operation>

<operation id="1423" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body107.4:2 %br_ln118 = br i1 %icmp_ln118_4, void %for.body107.4.split_ifconv, void %for.end126.4

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>

<operation id="1424" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="2" op_0_bw="3">
<![CDATA[
for.body107.4.split_ifconv:8 %trunc_ln120_24 = trunc i3 %k_12

]]></Node>
<StgValue><ssdm name="trunc_ln120_24"/></StgValue>
</operation>

<operation id="1425" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="32" op_0_bw="2">
<![CDATA[
for.body107.4.split_ifconv:9 %zext_ln120_19 = zext i2 %trunc_ln120_24

]]></Node>
<StgValue><ssdm name="zext_ln120_19"/></StgValue>
</operation>

<operation id="1426" st_id="131" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="64" op_0_bw="32">
<![CDATA[
for.body107.4.split_ifconv:10 %conv_4 = sitodp i32 %zext_ln120_19

]]></Node>
<StgValue><ssdm name="conv_4"/></StgValue>
</operation>

<operation id="1427" st_id="131" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body107.4.split_ifconv:67 %add_ln118_4 = add i3 %k_12, i3 1

]]></Node>
<StgValue><ssdm name="add_ln118_4"/></StgValue>
</operation>

<operation id="1428" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body107.4.split_ifconv:74 %store_ln118 = store i3 %add_ln118_4, i3 %k_4

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="1429" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="3" op_0_bw="32">
<![CDATA[
for.end126.4:0 %k_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="k_5"/></StgValue>
</operation>

<operation id="1430" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="16" op_0_bw="32">
<![CDATA[
for.end126.4:1 %w_real_3_32 = alloca i32 1

]]></Node>
<StgValue><ssdm name="w_real_3_32"/></StgValue>
</operation>

<operation id="1431" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="16" op_0_bw="32">
<![CDATA[
for.end126.4:2 %w_real_3_33 = alloca i32 1

]]></Node>
<StgValue><ssdm name="w_real_3_33"/></StgValue>
</operation>

<operation id="1432" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="16" op_0_bw="32">
<![CDATA[
for.end126.4:3 %w_real_3_34 = alloca i32 1

]]></Node>
<StgValue><ssdm name="w_real_3_34"/></StgValue>
</operation>

<operation id="1433" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="16" op_0_bw="32">
<![CDATA[
for.end126.4:4 %w_imag_3_32 = alloca i32 1

]]></Node>
<StgValue><ssdm name="w_imag_3_32"/></StgValue>
</operation>

<operation id="1434" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="16" op_0_bw="32">
<![CDATA[
for.end126.4:5 %w_imag_3_33 = alloca i32 1

]]></Node>
<StgValue><ssdm name="w_imag_3_33"/></StgValue>
</operation>

<operation id="1435" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="16" op_0_bw="32">
<![CDATA[
for.end126.4:6 %w_imag_3_34 = alloca i32 1

]]></Node>
<StgValue><ssdm name="w_imag_3_34"/></StgValue>
</operation>

<operation id="1436" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.end126.4:7 %w_real_3_25_load = load i16 %w_real_3_25

]]></Node>
<StgValue><ssdm name="w_real_3_25_load"/></StgValue>
</operation>

<operation id="1437" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.end126.4:8 %w_real_3_26_load = load i16 %w_real_3_26

]]></Node>
<StgValue><ssdm name="w_real_3_26_load"/></StgValue>
</operation>

<operation id="1438" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.end126.4:9 %w_real_3_27_load = load i16 %w_real_3_27

]]></Node>
<StgValue><ssdm name="w_real_3_27_load"/></StgValue>
</operation>

<operation id="1439" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.end126.4:10 %w_imag_3_25_load = load i16 %w_imag_3_25

]]></Node>
<StgValue><ssdm name="w_imag_3_25_load"/></StgValue>
</operation>

<operation id="1440" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.end126.4:11 %w_imag_3_26_load = load i16 %w_imag_3_26

]]></Node>
<StgValue><ssdm name="w_imag_3_26_load"/></StgValue>
</operation>

<operation id="1441" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.end126.4:12 %w_imag_3_27_load = load i16 %w_imag_3_27

]]></Node>
<StgValue><ssdm name="w_imag_3_27_load"/></StgValue>
</operation>

<operation id="1442" st_id="131" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.4:13 %stage2_imag_68 = add i16 %cr1_2, i16 %ai1_3

]]></Node>
<StgValue><ssdm name="stage2_imag_68"/></StgValue>
</operation>

<operation id="1443" st_id="131" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.4:14 %a_real_11 = add i16 %cr0_3, i16 %ar0_3

]]></Node>
<StgValue><ssdm name="a_real_11"/></StgValue>
</operation>

<operation id="1444" st_id="131" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.4:15 %stage2_real_69 = add i16 %ci1_3, i16 %ar1_3

]]></Node>
<StgValue><ssdm name="stage2_real_69"/></StgValue>
</operation>

<operation id="1445" st_id="131" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.4:16 %stage2_real_71 = sub i16 %ar1_3, i16 %ci1_3

]]></Node>
<StgValue><ssdm name="stage2_real_71"/></StgValue>
</operation>

<operation id="1446" st_id="131" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.4:17 %a_imag_11 = add i16 %ci0_3, i16 %ai0_4

]]></Node>
<StgValue><ssdm name="a_imag_11"/></StgValue>
</operation>

<operation id="1447" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="28" op_0_bw="16">
<![CDATA[
for.end126.4:18 %sext_ln10_48 = sext i16 %w_real_3_25_load

]]></Node>
<StgValue><ssdm name="sext_ln10_48"/></StgValue>
</operation>

<operation id="1448" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="28" op_0_bw="16">
<![CDATA[
for.end126.4:19 %sext_ln10_49 = sext i16 %stage1_real_17_loc_load

]]></Node>
<StgValue><ssdm name="sext_ln10_49"/></StgValue>
</operation>

<operation id="1449" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="28" op_0_bw="16">
<![CDATA[
for.end126.4:20 %sext_ln10_50 = sext i16 %w_imag_3_25_load

]]></Node>
<StgValue><ssdm name="sext_ln10_50"/></StgValue>
</operation>

<operation id="1450" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="28" op_0_bw="16">
<![CDATA[
for.end126.4:21 %sext_ln10_51 = sext i16 %stage1_imag_17_loc_load

]]></Node>
<StgValue><ssdm name="sext_ln10_51"/></StgValue>
</operation>

<operation id="1451" st_id="131" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.4:22 %mul_ln10_24 = mul i28 %sext_ln10_48, i28 %sext_ln10_49

]]></Node>
<StgValue><ssdm name="mul_ln10_24"/></StgValue>
</operation>

<operation id="1452" st_id="131" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.4:23 %mul_ln10_25 = mul i28 %sext_ln10_50, i28 %sext_ln10_51

]]></Node>
<StgValue><ssdm name="mul_ln10_25"/></StgValue>
</operation>

<operation id="1453" st_id="131" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.4:26 %mul_ln11_24 = mul i28 %sext_ln10_50, i28 %sext_ln10_49

]]></Node>
<StgValue><ssdm name="mul_ln11_24"/></StgValue>
</operation>

<operation id="1454" st_id="131" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.4:27 %mul_ln11_25 = mul i28 %sext_ln10_48, i28 %sext_ln10_51

]]></Node>
<StgValue><ssdm name="mul_ln11_25"/></StgValue>
</operation>

<operation id="1455" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="28" op_0_bw="16">
<![CDATA[
for.end126.4:30 %sext_ln10_52 = sext i16 %w_real_3_26_load

]]></Node>
<StgValue><ssdm name="sext_ln10_52"/></StgValue>
</operation>

<operation id="1456" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="28" op_0_bw="16">
<![CDATA[
for.end126.4:31 %sext_ln10_53 = sext i16 %stage1_real_18_loc_load

]]></Node>
<StgValue><ssdm name="sext_ln10_53"/></StgValue>
</operation>

<operation id="1457" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="28" op_0_bw="16">
<![CDATA[
for.end126.4:32 %sext_ln10_54 = sext i16 %w_imag_3_26_load

]]></Node>
<StgValue><ssdm name="sext_ln10_54"/></StgValue>
</operation>

<operation id="1458" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="28" op_0_bw="16">
<![CDATA[
for.end126.4:33 %sext_ln10_55 = sext i16 %stage1_imag_18_loc_load

]]></Node>
<StgValue><ssdm name="sext_ln10_55"/></StgValue>
</operation>

<operation id="1459" st_id="131" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.4:34 %mul_ln10_26 = mul i28 %sext_ln10_52, i28 %sext_ln10_53

]]></Node>
<StgValue><ssdm name="mul_ln10_26"/></StgValue>
</operation>

<operation id="1460" st_id="131" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.4:35 %mul_ln10_27 = mul i28 %sext_ln10_54, i28 %sext_ln10_55

]]></Node>
<StgValue><ssdm name="mul_ln10_27"/></StgValue>
</operation>

<operation id="1461" st_id="131" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.4:38 %mul_ln11_26 = mul i28 %sext_ln10_54, i28 %sext_ln10_53

]]></Node>
<StgValue><ssdm name="mul_ln11_26"/></StgValue>
</operation>

<operation id="1462" st_id="131" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.4:39 %mul_ln11_27 = mul i28 %sext_ln10_52, i28 %sext_ln10_55

]]></Node>
<StgValue><ssdm name="mul_ln11_27"/></StgValue>
</operation>

<operation id="1463" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="28" op_0_bw="16">
<![CDATA[
for.end126.4:42 %sext_ln10_56 = sext i16 %w_real_3_27_load

]]></Node>
<StgValue><ssdm name="sext_ln10_56"/></StgValue>
</operation>

<operation id="1464" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="28" op_0_bw="16">
<![CDATA[
for.end126.4:43 %sext_ln10_57 = sext i16 %stage1_real_19_loc_load

]]></Node>
<StgValue><ssdm name="sext_ln10_57"/></StgValue>
</operation>

<operation id="1465" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="28" op_0_bw="16">
<![CDATA[
for.end126.4:44 %sext_ln10_58 = sext i16 %w_imag_3_27_load

]]></Node>
<StgValue><ssdm name="sext_ln10_58"/></StgValue>
</operation>

<operation id="1466" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="28" op_0_bw="16">
<![CDATA[
for.end126.4:45 %sext_ln10_59 = sext i16 %stage1_imag_19_loc_load

]]></Node>
<StgValue><ssdm name="sext_ln10_59"/></StgValue>
</operation>

<operation id="1467" st_id="131" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.4:46 %mul_ln10_28 = mul i28 %sext_ln10_56, i28 %sext_ln10_57

]]></Node>
<StgValue><ssdm name="mul_ln10_28"/></StgValue>
</operation>

<operation id="1468" st_id="131" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.4:47 %mul_ln10_29 = mul i28 %sext_ln10_58, i28 %sext_ln10_59

]]></Node>
<StgValue><ssdm name="mul_ln10_29"/></StgValue>
</operation>

<operation id="1469" st_id="131" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.4:50 %mul_ln11_28 = mul i28 %sext_ln10_58, i28 %sext_ln10_57

]]></Node>
<StgValue><ssdm name="mul_ln11_28"/></StgValue>
</operation>

<operation id="1470" st_id="131" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.4:51 %mul_ln11_29 = mul i28 %sext_ln10_56, i28 %sext_ln10_59

]]></Node>
<StgValue><ssdm name="mul_ln11_29"/></StgValue>
</operation>

<operation id="1471" st_id="131" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16">
<![CDATA[
for.end126.4:60 %call_ln10 = call void @fft32_Pipeline_9, i16 %w_imag_3_27_load, i16 %w_imag_3_26_load, i16 %w_imag_3_25_load, i16 %w_real_3_27_load, i16 %w_real_3_26_load, i16 %w_real_3_25_load, i16 %w_real_3_34, i16 %w_real_3_33, i16 %w_real_3_32, i16 %w_imag_3_34, i16 %w_imag_3_33, i16 %w_imag_3_32

]]></Node>
<StgValue><ssdm name="call_ln10"/></StgValue>
</operation>

<operation id="1472" st_id="131" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.4:61 %stage2_imag_70 = sub i16 %ai0_4, i16 %ci0_3

]]></Node>
<StgValue><ssdm name="stage2_imag_70"/></StgValue>
</operation>

<operation id="1473" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.end126.4:66 %store_ln118 = store i3 1, i3 %k_5

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="1474" st_id="132" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="64" op_0_bw="32">
<![CDATA[
for.body107.4.split_ifconv:10 %conv_4 = sitodp i32 %zext_ln120_19

]]></Node>
<StgValue><ssdm name="conv_4"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="1475" st_id="133" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="64" op_0_bw="32">
<![CDATA[
for.body107.4.split_ifconv:10 %conv_4 = sitodp i32 %zext_ln120_19

]]></Node>
<StgValue><ssdm name="conv_4"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="1476" st_id="134" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="64" op_0_bw="32">
<![CDATA[
for.body107.4.split_ifconv:10 %conv_4 = sitodp i32 %zext_ln120_19

]]></Node>
<StgValue><ssdm name="conv_4"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="1477" st_id="135" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="64" op_0_bw="32">
<![CDATA[
for.body107.4.split_ifconv:10 %conv_4 = sitodp i32 %zext_ln120_19

]]></Node>
<StgValue><ssdm name="conv_4"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="1478" st_id="136" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="64" op_0_bw="32">
<![CDATA[
for.body107.4.split_ifconv:10 %conv_4 = sitodp i32 %zext_ln120_19

]]></Node>
<StgValue><ssdm name="conv_4"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="1479" st_id="137" stage="7" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.4.split_ifconv:11 %mul108_4 = dmul i64 %conv_4, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul108_4"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="1480" st_id="138" stage="6" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.4.split_ifconv:11 %mul108_4 = dmul i64 %conv_4, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul108_4"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="1481" st_id="139" stage="5" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.4.split_ifconv:11 %mul108_4 = dmul i64 %conv_4, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul108_4"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="1482" st_id="140" stage="4" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.4.split_ifconv:11 %mul108_4 = dmul i64 %conv_4, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul108_4"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="1483" st_id="141" stage="3" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.4.split_ifconv:11 %mul108_4 = dmul i64 %conv_4, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul108_4"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="1484" st_id="142" stage="2" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.4.split_ifconv:11 %mul108_4 = dmul i64 %conv_4, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul108_4"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="1485" st_id="143" stage="1" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.4.split_ifconv:11 %mul108_4 = dmul i64 %conv_4, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul108_4"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="1486" st_id="144" stage="7" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.4.split_ifconv:12 %mul110_4 = dmul i64 %mul108_4, i64 2

]]></Node>
<StgValue><ssdm name="mul110_4"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="1487" st_id="145" stage="6" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.4.split_ifconv:12 %mul110_4 = dmul i64 %mul108_4, i64 2

]]></Node>
<StgValue><ssdm name="mul110_4"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="1488" st_id="146" stage="5" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.4.split_ifconv:12 %mul110_4 = dmul i64 %mul108_4, i64 2

]]></Node>
<StgValue><ssdm name="mul110_4"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="1489" st_id="147" stage="4" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.4.split_ifconv:12 %mul110_4 = dmul i64 %mul108_4, i64 2

]]></Node>
<StgValue><ssdm name="mul110_4"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="1490" st_id="148" stage="3" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.4.split_ifconv:12 %mul110_4 = dmul i64 %mul108_4, i64 2

]]></Node>
<StgValue><ssdm name="mul110_4"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="1491" st_id="149" stage="2" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.4.split_ifconv:12 %mul110_4 = dmul i64 %mul108_4, i64 2

]]></Node>
<StgValue><ssdm name="mul110_4"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="1492" st_id="150" stage="1" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.4.split_ifconv:12 %mul110_4 = dmul i64 %mul108_4, i64 2

]]></Node>
<StgValue><ssdm name="mul110_4"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="1493" st_id="151" stage="7" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.4.split_ifconv:13 %pf_4 = dmul i64 %mul110_4, i64 0.03125

]]></Node>
<StgValue><ssdm name="pf_4"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="1494" st_id="152" stage="6" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.4.split_ifconv:13 %pf_4 = dmul i64 %mul110_4, i64 0.03125

]]></Node>
<StgValue><ssdm name="pf_4"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="1495" st_id="153" stage="5" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.4.split_ifconv:13 %pf_4 = dmul i64 %mul110_4, i64 0.03125

]]></Node>
<StgValue><ssdm name="pf_4"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="1496" st_id="154" stage="4" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.4.split_ifconv:13 %pf_4 = dmul i64 %mul110_4, i64 0.03125

]]></Node>
<StgValue><ssdm name="pf_4"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="1497" st_id="155" stage="3" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.4.split_ifconv:13 %pf_4 = dmul i64 %mul110_4, i64 0.03125

]]></Node>
<StgValue><ssdm name="pf_4"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="1498" st_id="156" stage="2" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.4.split_ifconv:13 %pf_4 = dmul i64 %mul110_4, i64 0.03125

]]></Node>
<StgValue><ssdm name="pf_4"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="1499" st_id="157" stage="1" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.4.split_ifconv:13 %pf_4 = dmul i64 %mul110_4, i64 0.03125

]]></Node>
<StgValue><ssdm name="pf_4"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="1500" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="64" op_0_bw="64">
<![CDATA[
for.body107.4.split_ifconv:14 %bitcast_ln724_4 = bitcast i64 %pf_4

]]></Node>
<StgValue><ssdm name="bitcast_ln724_4"/></StgValue>
</operation>

<operation id="1501" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="63" op_0_bw="64">
<![CDATA[
for.body107.4.split_ifconv:15 %trunc_ln120_25 = trunc i64 %bitcast_ln724_4

]]></Node>
<StgValue><ssdm name="trunc_ln120_25"/></StgValue>
</operation>

<operation id="1502" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body107.4.split_ifconv:16 %tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724_4, i32 63

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="1503" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body107.4.split_ifconv:17 %tmp_11 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724_4, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="1504" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="12" op_0_bw="11">
<![CDATA[
for.body107.4.split_ifconv:18 %zext_ln120_12 = zext i11 %tmp_11

]]></Node>
<StgValue><ssdm name="zext_ln120_12"/></StgValue>
</operation>

<operation id="1505" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="52" op_0_bw="64">
<![CDATA[
for.body107.4.split_ifconv:19 %trunc_ln120_26 = trunc i64 %bitcast_ln724_4

]]></Node>
<StgValue><ssdm name="trunc_ln120_26"/></StgValue>
</operation>

<operation id="1506" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
for.body107.4.split_ifconv:20 %zext_ln120_20_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln120_26

]]></Node>
<StgValue><ssdm name="zext_ln120_20_cast"/></StgValue>
</operation>

<operation id="1507" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="54" op_0_bw="53">
<![CDATA[
for.body107.4.split_ifconv:21 %zext_ln120_20 = zext i53 %zext_ln120_20_cast

]]></Node>
<StgValue><ssdm name="zext_ln120_20"/></StgValue>
</operation>

<operation id="1508" st_id="158" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.body107.4.split_ifconv:22 %sub_ln120_12 = sub i54 0, i54 %zext_ln120_20

]]></Node>
<StgValue><ssdm name="sub_ln120_12"/></StgValue>
</operation>

<operation id="1509" st_id="158" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
for.body107.4.split_ifconv:23 %select_ln120_16 = select i1 %tmp_13, i54 %sub_ln120_12, i54 %zext_ln120_20

]]></Node>
<StgValue><ssdm name="select_ln120_16"/></StgValue>
</operation>

<operation id="1510" st_id="158" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.body107.4.split_ifconv:24 %icmp_ln120_20 = icmp_eq  i63 %trunc_ln120_25, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln120_20"/></StgValue>
</operation>

<operation id="1511" st_id="158" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body107.4.split_ifconv:25 %sub_ln120_13 = sub i12 1075, i12 %zext_ln120_12

]]></Node>
<StgValue><ssdm name="sub_ln120_13"/></StgValue>
</operation>

<operation id="1512" st_id="158" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body107.4.split_ifconv:26 %icmp_ln120_21 = icmp_sgt  i12 %sub_ln120_13, i12 12

]]></Node>
<StgValue><ssdm name="icmp_ln120_21"/></StgValue>
</operation>

<operation id="1513" st_id="158" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body107.4.split_ifconv:27 %add_ln120_4 = add i12 %sub_ln120_13, i12 4084

]]></Node>
<StgValue><ssdm name="add_ln120_4"/></StgValue>
</operation>

<operation id="1514" st_id="158" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body107.4.split_ifconv:28 %sub_ln120_14 = sub i12 12, i12 %sub_ln120_13

]]></Node>
<StgValue><ssdm name="sub_ln120_14"/></StgValue>
</operation>

<operation id="1515" st_id="158" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.body107.4.split_ifconv:29 %select_ln120_17 = select i1 %icmp_ln120_21, i12 %add_ln120_4, i12 %sub_ln120_14

]]></Node>
<StgValue><ssdm name="select_ln120_17"/></StgValue>
</operation>

<operation id="1516" st_id="158" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body107.4.split_ifconv:31 %icmp_ln120_22 = icmp_eq  i12 %sub_ln120_13, i12 12

]]></Node>
<StgValue><ssdm name="icmp_ln120_22"/></StgValue>
</operation>

<operation id="1517" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="16" op_0_bw="54">
<![CDATA[
for.body107.4.split_ifconv:32 %angle_36 = trunc i54 %select_ln120_16

]]></Node>
<StgValue><ssdm name="angle_36"/></StgValue>
</operation>

<operation id="1518" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body107.4.split_ifconv:40 %tmp_15 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %select_ln120_17, i32 4, i32 11

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="1519" st_id="158" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body107.4.split_ifconv:41 %icmp_ln120_24 = icmp_eq  i8 %tmp_15, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln120_24"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="1520" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="32" op_0_bw="12">
<![CDATA[
for.body107.4.split_ifconv:30 %sext_ln120_8 = sext i12 %select_ln120_17

]]></Node>
<StgValue><ssdm name="sext_ln120_8"/></StgValue>
</operation>

<operation id="1521" st_id="159" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body107.4.split_ifconv:33 %icmp_ln120_23 = icmp_ult  i12 %select_ln120_17, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln120_23"/></StgValue>
</operation>

<operation id="1522" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="54" op_0_bw="32">
<![CDATA[
for.body107.4.split_ifconv:34 %zext_ln120_22 = zext i32 %sext_ln120_8

]]></Node>
<StgValue><ssdm name="zext_ln120_22"/></StgValue>
</operation>

<operation id="1523" st_id="159" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.body107.4.split_ifconv:35 %ashr_ln120_4 = ashr i54 %select_ln120_16, i54 %zext_ln120_22

]]></Node>
<StgValue><ssdm name="ashr_ln120_4"/></StgValue>
</operation>

<operation id="1524" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="16" op_0_bw="54">
<![CDATA[
for.body107.4.split_ifconv:36 %angle_37 = trunc i54 %ashr_ln120_4

]]></Node>
<StgValue><ssdm name="angle_37"/></StgValue>
</operation>

<operation id="1525" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body107.4.split_ifconv:37 %angle_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724_4, i32 63

]]></Node>
<StgValue><ssdm name="angle_38"/></StgValue>
</operation>

<operation id="1526" st_id="159" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.4.split_ifconv:38 %select_ln120_40 = select i1 %angle_38, i16 65535, i16 0

]]></Node>
<StgValue><ssdm name="select_ln120_40"/></StgValue>
</operation>

<operation id="1527" st_id="159" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.4.split_ifconv:39 %angle_39 = select i1 %icmp_ln120_23, i16 %angle_37, i16 %select_ln120_40

]]></Node>
<StgValue><ssdm name="angle_39"/></StgValue>
</operation>

<operation id="1528" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_24" val="1"/>
<literal name="icmp_ln120_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="16" op_0_bw="32">
<![CDATA[
for.body107.4.split_ifconv:42 %sext_ln120_8cast = trunc i32 %sext_ln120_8

]]></Node>
<StgValue><ssdm name="sext_ln120_8cast"/></StgValue>
</operation>

<operation id="1529" st_id="159" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_24" val="1"/>
<literal name="icmp_ln120_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body107.4.split_ifconv:43 %shl_ln120_4 = shl i16 %angle_36, i16 %sext_ln120_8cast

]]></Node>
<StgValue><ssdm name="shl_ln120_4"/></StgValue>
</operation>

<operation id="1530" st_id="159" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.4.split_ifconv:44 %angle_41 = select i1 %icmp_ln120_24, i16 %shl_ln120_4, i16 0

]]></Node>
<StgValue><ssdm name="angle_41"/></StgValue>
</operation>

<operation id="1531" st_id="159" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.4.split_ifconv:45 %angle_42 = select i1 %icmp_ln120_20, i16 0, i16 %angle_41

]]></Node>
<StgValue><ssdm name="angle_42"/></StgValue>
</operation>

<operation id="1532" st_id="159" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body107.4.split_ifconv:46 %xor_ln120_8 = xor i1 %icmp_ln120_20, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln120_8"/></StgValue>
</operation>

<operation id="1533" st_id="159" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body107.4.split_ifconv:47 %and_ln120_8 = and i1 %icmp_ln120_22, i1 %xor_ln120_8

]]></Node>
<StgValue><ssdm name="and_ln120_8"/></StgValue>
</operation>

<operation id="1534" st_id="159" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.4.split_ifconv:48 %angle_43 = select i1 %and_ln120_8, i16 %angle_36, i16 %angle_42

]]></Node>
<StgValue><ssdm name="angle_43"/></StgValue>
</operation>

<operation id="1535" st_id="159" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body107.4.split_ifconv:49 %or_ln120_4 = or i1 %icmp_ln120_20, i1 %icmp_ln120_22

]]></Node>
<StgValue><ssdm name="or_ln120_4"/></StgValue>
</operation>

<operation id="1536" st_id="159" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body107.4.split_ifconv:50 %xor_ln120_9 = xor i1 %or_ln120_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln120_9"/></StgValue>
</operation>

<operation id="1537" st_id="159" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body107.4.split_ifconv:51 %and_ln120_9 = and i1 %icmp_ln120_21, i1 %xor_ln120_9

]]></Node>
<StgValue><ssdm name="and_ln120_9"/></StgValue>
</operation>

<operation id="1538" st_id="159" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.4.split_ifconv:52 %angle_44 = select i1 %and_ln120_9, i16 %angle_39, i16 %angle_43

]]></Node>
<StgValue><ssdm name="angle_44"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="1539" st_id="160" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="126" op_3_bw="0">
<![CDATA[
for.body107.4.split_ifconv:53 %call_ret_i4 = call i28 @generic_sincos<16, 4>, i16 %angle_44, i126 %cordic_apfixed_circ_table_arctan_128

]]></Node>
<StgValue><ssdm name="call_ret_i4"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="1540" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body107.4.split_ifconv:0 %w_real_3_25_load_1 = load i16 %w_real_3_25

]]></Node>
<StgValue><ssdm name="w_real_3_25_load_1"/></StgValue>
</operation>

<operation id="1541" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body107.4.split_ifconv:1 %w_real_3_26_load_1 = load i16 %w_real_3_26

]]></Node>
<StgValue><ssdm name="w_real_3_26_load_1"/></StgValue>
</operation>

<operation id="1542" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body107.4.split_ifconv:2 %w_real_3_27_load_1 = load i16 %w_real_3_27

]]></Node>
<StgValue><ssdm name="w_real_3_27_load_1"/></StgValue>
</operation>

<operation id="1543" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body107.4.split_ifconv:3 %w_imag_3_25_load_1 = load i16 %w_imag_3_25

]]></Node>
<StgValue><ssdm name="w_imag_3_25_load_1"/></StgValue>
</operation>

<operation id="1544" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body107.4.split_ifconv:4 %w_imag_3_26_load_1 = load i16 %w_imag_3_26

]]></Node>
<StgValue><ssdm name="w_imag_3_26_load_1"/></StgValue>
</operation>

<operation id="1545" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body107.4.split_ifconv:5 %w_imag_3_27_load_1 = load i16 %w_imag_3_27

]]></Node>
<StgValue><ssdm name="w_imag_3_27_load_1"/></StgValue>
</operation>

<operation id="1546" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body107.4.split_ifconv:6 %speclooptripcount_ln118 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln118"/></StgValue>
</operation>

<operation id="1547" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body107.4.split_ifconv:7 %specloopname_ln118 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln118"/></StgValue>
</operation>

<operation id="1548" st_id="161" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="126" op_3_bw="0">
<![CDATA[
for.body107.4.split_ifconv:53 %call_ret_i4 = call i28 @generic_sincos<16, 4>, i16 %angle_44, i126 %cordic_apfixed_circ_table_arctan_128

]]></Node>
<StgValue><ssdm name="call_ret_i4"/></StgValue>
</operation>

<operation id="1549" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="14" op_0_bw="28">
<![CDATA[
for.body107.4.split_ifconv:54 %w_real_1_4 = extractvalue i28 %call_ret_i4

]]></Node>
<StgValue><ssdm name="w_real_1_4"/></StgValue>
</operation>

<operation id="1550" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="16" op_0_bw="14">
<![CDATA[
for.body107.4.split_ifconv:55 %sext_ln121_4 = sext i14 %w_real_1_4

]]></Node>
<StgValue><ssdm name="sext_ln121_4"/></StgValue>
</operation>

<operation id="1551" st_id="161" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body107.4.split_ifconv:56 %icmp_ln121_8 = icmp_eq  i2 %trunc_ln120_24, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln121_8"/></StgValue>
</operation>

<operation id="1552" st_id="161" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body107.4.split_ifconv:57 %icmp_ln121_9 = icmp_eq  i2 %trunc_ln120_24, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln121_9"/></StgValue>
</operation>

<operation id="1553" st_id="161" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body107.4.split_ifconv:58 %or_ln121_4 = or i1 %icmp_ln121_8, i1 %icmp_ln121_9

]]></Node>
<StgValue><ssdm name="or_ln121_4"/></StgValue>
</operation>

<operation id="1554" st_id="161" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.4.split_ifconv:59 %w_real_3_36 = select i1 %or_ln121_4, i16 %w_real_3_27_load_1, i16 %sext_ln121_4

]]></Node>
<StgValue><ssdm name="w_real_3_36"/></StgValue>
</operation>

<operation id="1555" st_id="161" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.4.split_ifconv:60 %w_real_3_37 = select i1 %icmp_ln121_9, i16 %sext_ln121_4, i16 %w_real_3_26_load_1

]]></Node>
<StgValue><ssdm name="w_real_3_37"/></StgValue>
</operation>

<operation id="1556" st_id="161" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.4.split_ifconv:61 %w_real_3_38 = select i1 %icmp_ln121_8, i16 %sext_ln121_4, i16 %w_real_3_25_load_1

]]></Node>
<StgValue><ssdm name="w_real_3_38"/></StgValue>
</operation>

<operation id="1557" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="14" op_0_bw="28">
<![CDATA[
for.body107.4.split_ifconv:62 %w_imag_1_4 = extractvalue i28 %call_ret_i4

]]></Node>
<StgValue><ssdm name="w_imag_1_4"/></StgValue>
</operation>

<operation id="1558" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="16" op_0_bw="14">
<![CDATA[
for.body107.4.split_ifconv:63 %sext_ln122_4 = sext i14 %w_imag_1_4

]]></Node>
<StgValue><ssdm name="sext_ln122_4"/></StgValue>
</operation>

<operation id="1559" st_id="161" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.4.split_ifconv:64 %w_imag_3_36 = select i1 %or_ln121_4, i16 %w_imag_3_27_load_1, i16 %sext_ln122_4

]]></Node>
<StgValue><ssdm name="w_imag_3_36"/></StgValue>
</operation>

<operation id="1560" st_id="161" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.4.split_ifconv:65 %w_imag_3_37 = select i1 %icmp_ln121_9, i16 %sext_ln122_4, i16 %w_imag_3_26_load_1

]]></Node>
<StgValue><ssdm name="w_imag_3_37"/></StgValue>
</operation>

<operation id="1561" st_id="161" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.4.split_ifconv:66 %w_imag_3_38 = select i1 %icmp_ln121_8, i16 %sext_ln122_4, i16 %w_imag_3_25_load_1

]]></Node>
<StgValue><ssdm name="w_imag_3_38"/></StgValue>
</operation>

<operation id="1562" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body107.4.split_ifconv:68 %store_ln118 = store i16 %w_imag_3_36, i16 %w_imag_3_27

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="1563" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body107.4.split_ifconv:69 %store_ln118 = store i16 %w_imag_3_37, i16 %w_imag_3_26

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="1564" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body107.4.split_ifconv:70 %store_ln118 = store i16 %w_imag_3_38, i16 %w_imag_3_25

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="1565" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body107.4.split_ifconv:71 %store_ln118 = store i16 %w_real_3_36, i16 %w_real_3_27

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="1566" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body107.4.split_ifconv:72 %store_ln118 = store i16 %w_real_3_37, i16 %w_real_3_26

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="1567" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body107.4.split_ifconv:73 %store_ln118 = store i16 %w_real_3_38, i16 %w_real_3_25

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="1568" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="0" op_0_bw="0">
<![CDATA[
for.body107.4.split_ifconv:75 %br_ln118 = br void %for.body107.4

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="1569" st_id="162" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.4:23 %mul_ln10_25 = mul i28 %sext_ln10_50, i28 %sext_ln10_51

]]></Node>
<StgValue><ssdm name="mul_ln10_25"/></StgValue>
</operation>

<operation id="1570" st_id="162" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.4:27 %mul_ln11_25 = mul i28 %sext_ln10_48, i28 %sext_ln10_51

]]></Node>
<StgValue><ssdm name="mul_ln11_25"/></StgValue>
</operation>

<operation id="1571" st_id="162" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.4:35 %mul_ln10_27 = mul i28 %sext_ln10_54, i28 %sext_ln10_55

]]></Node>
<StgValue><ssdm name="mul_ln10_27"/></StgValue>
</operation>

<operation id="1572" st_id="162" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.4:39 %mul_ln11_27 = mul i28 %sext_ln10_52, i28 %sext_ln10_55

]]></Node>
<StgValue><ssdm name="mul_ln11_27"/></StgValue>
</operation>

<operation id="1573" st_id="162" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.4:47 %mul_ln10_29 = mul i28 %sext_ln10_58, i28 %sext_ln10_59

]]></Node>
<StgValue><ssdm name="mul_ln10_29"/></StgValue>
</operation>

<operation id="1574" st_id="162" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.4:51 %mul_ln11_29 = mul i28 %sext_ln10_56, i28 %sext_ln10_59

]]></Node>
<StgValue><ssdm name="mul_ln11_29"/></StgValue>
</operation>

<operation id="1575" st_id="162" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16">
<![CDATA[
for.end126.4:60 %call_ln10 = call void @fft32_Pipeline_9, i16 %w_imag_3_27_load, i16 %w_imag_3_26_load, i16 %w_imag_3_25_load, i16 %w_real_3_27_load, i16 %w_real_3_26_load, i16 %w_real_3_25_load, i16 %w_real_3_34, i16 %w_real_3_33, i16 %w_real_3_32, i16 %w_imag_3_34, i16 %w_imag_3_33, i16 %w_imag_3_32

]]></Node>
<StgValue><ssdm name="call_ln10"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="1576" st_id="163" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.4:23 %mul_ln10_25 = mul i28 %sext_ln10_50, i28 %sext_ln10_51

]]></Node>
<StgValue><ssdm name="mul_ln10_25"/></StgValue>
</operation>

<operation id="1577" st_id="163" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.4:24 %sub_ln10_12 = sub i28 %mul_ln10_24, i28 %mul_ln10_25

]]></Node>
<StgValue><ssdm name="sub_ln10_12"/></StgValue>
</operation>

<operation id="1578" st_id="163" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.4:27 %mul_ln11_25 = mul i28 %sext_ln10_48, i28 %sext_ln10_51

]]></Node>
<StgValue><ssdm name="mul_ln11_25"/></StgValue>
</operation>

<operation id="1579" st_id="163" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.4:28 %add_ln11_12 = add i28 %mul_ln11_24, i28 %mul_ln11_25

]]></Node>
<StgValue><ssdm name="add_ln11_12"/></StgValue>
</operation>

<operation id="1580" st_id="163" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.4:35 %mul_ln10_27 = mul i28 %sext_ln10_54, i28 %sext_ln10_55

]]></Node>
<StgValue><ssdm name="mul_ln10_27"/></StgValue>
</operation>

<operation id="1581" st_id="163" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.4:36 %sub_ln10_13 = sub i28 %mul_ln10_26, i28 %mul_ln10_27

]]></Node>
<StgValue><ssdm name="sub_ln10_13"/></StgValue>
</operation>

<operation id="1582" st_id="163" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.4:39 %mul_ln11_27 = mul i28 %sext_ln10_52, i28 %sext_ln10_55

]]></Node>
<StgValue><ssdm name="mul_ln11_27"/></StgValue>
</operation>

<operation id="1583" st_id="163" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.4:40 %add_ln11_13 = add i28 %mul_ln11_26, i28 %mul_ln11_27

]]></Node>
<StgValue><ssdm name="add_ln11_13"/></StgValue>
</operation>

<operation id="1584" st_id="163" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.4:47 %mul_ln10_29 = mul i28 %sext_ln10_58, i28 %sext_ln10_59

]]></Node>
<StgValue><ssdm name="mul_ln10_29"/></StgValue>
</operation>

<operation id="1585" st_id="163" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.4:48 %sub_ln10_14 = sub i28 %mul_ln10_28, i28 %mul_ln10_29

]]></Node>
<StgValue><ssdm name="sub_ln10_14"/></StgValue>
</operation>

<operation id="1586" st_id="163" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.4:51 %mul_ln11_29 = mul i28 %sext_ln10_56, i28 %sext_ln10_59

]]></Node>
<StgValue><ssdm name="mul_ln11_29"/></StgValue>
</operation>

<operation id="1587" st_id="163" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.4:52 %add_ln11_14 = add i28 %mul_ln11_28, i28 %mul_ln11_29

]]></Node>
<StgValue><ssdm name="add_ln11_14"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="1588" st_id="164" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.4:24 %sub_ln10_12 = sub i28 %mul_ln10_24, i28 %mul_ln10_25

]]></Node>
<StgValue><ssdm name="sub_ln10_12"/></StgValue>
</operation>

<operation id="1589" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end126.4:25 %br_4 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_12, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="br_4"/></StgValue>
</operation>

<operation id="1590" st_id="164" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.4:28 %add_ln11_12 = add i28 %mul_ln11_24, i28 %mul_ln11_25

]]></Node>
<StgValue><ssdm name="add_ln11_12"/></StgValue>
</operation>

<operation id="1591" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end126.4:29 %bi_4 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_12, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="bi_4"/></StgValue>
</operation>

<operation id="1592" st_id="164" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.4:36 %sub_ln10_13 = sub i28 %mul_ln10_26, i28 %mul_ln10_27

]]></Node>
<StgValue><ssdm name="sub_ln10_13"/></StgValue>
</operation>

<operation id="1593" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end126.4:37 %cr_4 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_13, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="cr_4"/></StgValue>
</operation>

<operation id="1594" st_id="164" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.4:40 %add_ln11_13 = add i28 %mul_ln11_26, i28 %mul_ln11_27

]]></Node>
<StgValue><ssdm name="add_ln11_13"/></StgValue>
</operation>

<operation id="1595" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end126.4:41 %ci_4 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_13, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="ci_4"/></StgValue>
</operation>

<operation id="1596" st_id="164" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.4:48 %sub_ln10_14 = sub i28 %mul_ln10_28, i28 %mul_ln10_29

]]></Node>
<StgValue><ssdm name="sub_ln10_14"/></StgValue>
</operation>

<operation id="1597" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end126.4:49 %dr_4 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_14, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="dr_4"/></StgValue>
</operation>

<operation id="1598" st_id="164" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.4:52 %add_ln11_14 = add i28 %mul_ln11_28, i28 %mul_ln11_29

]]></Node>
<StgValue><ssdm name="add_ln11_14"/></StgValue>
</operation>

<operation id="1599" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end126.4:53 %di_4 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_14, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="di_4"/></StgValue>
</operation>

<operation id="1600" st_id="164" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.4:54 %ar0_4 = add i16 %br_4, i16 %stage1_real_16_loc_load

]]></Node>
<StgValue><ssdm name="ar0_4"/></StgValue>
</operation>

<operation id="1601" st_id="164" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.4:55 %ar1_4 = sub i16 %stage1_real_16_loc_load, i16 %br_4

]]></Node>
<StgValue><ssdm name="ar1_4"/></StgValue>
</operation>

<operation id="1602" st_id="164" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.4:56 %cr0_4 = add i16 %dr_4, i16 %cr_4

]]></Node>
<StgValue><ssdm name="cr0_4"/></StgValue>
</operation>

<operation id="1603" st_id="164" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.4:57 %ci0_4 = add i16 %di_4, i16 %ci_4

]]></Node>
<StgValue><ssdm name="ci0_4"/></StgValue>
</operation>

<operation id="1604" st_id="164" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.4:58 %cr1_4 = sub i16 %cr_4, i16 %dr_4

]]></Node>
<StgValue><ssdm name="cr1_4"/></StgValue>
</operation>

<operation id="1605" st_id="164" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.4:59 %ci1_4 = sub i16 %ci_4, i16 %di_4

]]></Node>
<StgValue><ssdm name="ci1_4"/></StgValue>
</operation>

<operation id="1606" st_id="164" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.4:62 %stage2_imag_69 = sub i16 %ai1_4, i16 %cr1_3

]]></Node>
<StgValue><ssdm name="stage2_imag_69"/></StgValue>
</operation>

<operation id="1607" st_id="164" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.4:63 %ai0_5 = add i16 %bi_4, i16 %stage1_imag_16_loc_load

]]></Node>
<StgValue><ssdm name="ai0_5"/></StgValue>
</operation>

<operation id="1608" st_id="164" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.4:64 %ai1_5 = sub i16 %stage1_imag_16_loc_load, i16 %bi_4

]]></Node>
<StgValue><ssdm name="ai1_5"/></StgValue>
</operation>

<operation id="1609" st_id="164" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.4:65 %stage2_real_73 = sub i16 %ar0_4, i16 %cr0_4

]]></Node>
<StgValue><ssdm name="stage2_real_73"/></StgValue>
</operation>

<operation id="1610" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="0" op_0_bw="0">
<![CDATA[
for.end126.4:67 %br_ln118 = br void %for.body107.5

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="1611" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.body107.5:0 %k_13 = load i3 %k_5

]]></Node>
<StgValue><ssdm name="k_13"/></StgValue>
</operation>

<operation id="1612" st_id="165" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body107.5:1 %icmp_ln118_5 = icmp_eq  i3 %k_13, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln118_5"/></StgValue>
</operation>

<operation id="1613" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body107.5:2 %br_ln118 = br i1 %icmp_ln118_5, void %for.body107.5.split_ifconv, void %for.end126.5

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>

<operation id="1614" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="2" op_0_bw="3">
<![CDATA[
for.body107.5.split_ifconv:8 %trunc_ln120_30 = trunc i3 %k_13

]]></Node>
<StgValue><ssdm name="trunc_ln120_30"/></StgValue>
</operation>

<operation id="1615" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="32" op_0_bw="2">
<![CDATA[
for.body107.5.split_ifconv:9 %zext_ln120_23 = zext i2 %trunc_ln120_30

]]></Node>
<StgValue><ssdm name="zext_ln120_23"/></StgValue>
</operation>

<operation id="1616" st_id="165" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="64" op_0_bw="32">
<![CDATA[
for.body107.5.split_ifconv:10 %conv_5 = sitodp i32 %zext_ln120_23

]]></Node>
<StgValue><ssdm name="conv_5"/></StgValue>
</operation>

<operation id="1617" st_id="165" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body107.5.split_ifconv:67 %add_ln118_5 = add i3 %k_13, i3 1

]]></Node>
<StgValue><ssdm name="add_ln118_5"/></StgValue>
</operation>

<operation id="1618" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body107.5.split_ifconv:74 %store_ln118 = store i3 %add_ln118_5, i3 %k_5

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="1619" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="3" op_0_bw="32">
<![CDATA[
for.end126.5:0 %k_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="k_6"/></StgValue>
</operation>

<operation id="1620" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="16" op_0_bw="32">
<![CDATA[
for.end126.5:1 %w_real_3_39 = alloca i32 1

]]></Node>
<StgValue><ssdm name="w_real_3_39"/></StgValue>
</operation>

<operation id="1621" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="16" op_0_bw="32">
<![CDATA[
for.end126.5:2 %w_real_3_40 = alloca i32 1

]]></Node>
<StgValue><ssdm name="w_real_3_40"/></StgValue>
</operation>

<operation id="1622" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="16" op_0_bw="32">
<![CDATA[
for.end126.5:3 %w_real_3_41 = alloca i32 1

]]></Node>
<StgValue><ssdm name="w_real_3_41"/></StgValue>
</operation>

<operation id="1623" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="16" op_0_bw="32">
<![CDATA[
for.end126.5:4 %w_imag_3_39 = alloca i32 1

]]></Node>
<StgValue><ssdm name="w_imag_3_39"/></StgValue>
</operation>

<operation id="1624" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="16" op_0_bw="32">
<![CDATA[
for.end126.5:5 %w_imag_3_40 = alloca i32 1

]]></Node>
<StgValue><ssdm name="w_imag_3_40"/></StgValue>
</operation>

<operation id="1625" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="16" op_0_bw="32">
<![CDATA[
for.end126.5:6 %w_imag_3_41 = alloca i32 1

]]></Node>
<StgValue><ssdm name="w_imag_3_41"/></StgValue>
</operation>

<operation id="1626" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.end126.5:7 %w_real_3_32_load = load i16 %w_real_3_32

]]></Node>
<StgValue><ssdm name="w_real_3_32_load"/></StgValue>
</operation>

<operation id="1627" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.end126.5:8 %w_real_3_33_load = load i16 %w_real_3_33

]]></Node>
<StgValue><ssdm name="w_real_3_33_load"/></StgValue>
</operation>

<operation id="1628" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.end126.5:9 %w_real_3_34_load = load i16 %w_real_3_34

]]></Node>
<StgValue><ssdm name="w_real_3_34_load"/></StgValue>
</operation>

<operation id="1629" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.end126.5:10 %w_imag_3_32_load = load i16 %w_imag_3_32

]]></Node>
<StgValue><ssdm name="w_imag_3_32_load"/></StgValue>
</operation>

<operation id="1630" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.end126.5:11 %w_imag_3_33_load = load i16 %w_imag_3_33

]]></Node>
<StgValue><ssdm name="w_imag_3_33_load"/></StgValue>
</operation>

<operation id="1631" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.end126.5:12 %w_imag_3_34_load = load i16 %w_imag_3_34

]]></Node>
<StgValue><ssdm name="w_imag_3_34_load"/></StgValue>
</operation>

<operation id="1632" st_id="165" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.5:13 %stage2_imag_71 = add i16 %cr1_3, i16 %ai1_4

]]></Node>
<StgValue><ssdm name="stage2_imag_71"/></StgValue>
</operation>

<operation id="1633" st_id="165" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.5:14 %a_real_12 = add i16 %cr0_4, i16 %ar0_4

]]></Node>
<StgValue><ssdm name="a_real_12"/></StgValue>
</operation>

<operation id="1634" st_id="165" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.5:15 %stage2_real_72 = add i16 %ci1_4, i16 %ar1_4

]]></Node>
<StgValue><ssdm name="stage2_real_72"/></StgValue>
</operation>

<operation id="1635" st_id="165" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.5:16 %stage2_real_74 = sub i16 %ar1_4, i16 %ci1_4

]]></Node>
<StgValue><ssdm name="stage2_real_74"/></StgValue>
</operation>

<operation id="1636" st_id="165" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.5:17 %a_imag_12 = add i16 %ci0_4, i16 %ai0_5

]]></Node>
<StgValue><ssdm name="a_imag_12"/></StgValue>
</operation>

<operation id="1637" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="28" op_0_bw="16">
<![CDATA[
for.end126.5:18 %sext_ln10_60 = sext i16 %w_real_3_32_load

]]></Node>
<StgValue><ssdm name="sext_ln10_60"/></StgValue>
</operation>

<operation id="1638" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="28" op_0_bw="16">
<![CDATA[
for.end126.5:19 %sext_ln10_61 = sext i16 %stage1_real_21_loc_load

]]></Node>
<StgValue><ssdm name="sext_ln10_61"/></StgValue>
</operation>

<operation id="1639" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="28" op_0_bw="16">
<![CDATA[
for.end126.5:20 %sext_ln10_62 = sext i16 %w_imag_3_32_load

]]></Node>
<StgValue><ssdm name="sext_ln10_62"/></StgValue>
</operation>

<operation id="1640" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="28" op_0_bw="16">
<![CDATA[
for.end126.5:21 %sext_ln10_63 = sext i16 %stage1_imag_21_loc_load

]]></Node>
<StgValue><ssdm name="sext_ln10_63"/></StgValue>
</operation>

<operation id="1641" st_id="165" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.5:22 %mul_ln10_30 = mul i28 %sext_ln10_60, i28 %sext_ln10_61

]]></Node>
<StgValue><ssdm name="mul_ln10_30"/></StgValue>
</operation>

<operation id="1642" st_id="165" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.5:23 %mul_ln10_31 = mul i28 %sext_ln10_62, i28 %sext_ln10_63

]]></Node>
<StgValue><ssdm name="mul_ln10_31"/></StgValue>
</operation>

<operation id="1643" st_id="165" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.5:26 %mul_ln11_30 = mul i28 %sext_ln10_62, i28 %sext_ln10_61

]]></Node>
<StgValue><ssdm name="mul_ln11_30"/></StgValue>
</operation>

<operation id="1644" st_id="165" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.5:27 %mul_ln11_31 = mul i28 %sext_ln10_60, i28 %sext_ln10_63

]]></Node>
<StgValue><ssdm name="mul_ln11_31"/></StgValue>
</operation>

<operation id="1645" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="28" op_0_bw="16">
<![CDATA[
for.end126.5:30 %sext_ln10_64 = sext i16 %w_real_3_33_load

]]></Node>
<StgValue><ssdm name="sext_ln10_64"/></StgValue>
</operation>

<operation id="1646" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="28" op_0_bw="16">
<![CDATA[
for.end126.5:31 %sext_ln10_65 = sext i16 %stage1_real_22_loc_load

]]></Node>
<StgValue><ssdm name="sext_ln10_65"/></StgValue>
</operation>

<operation id="1647" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="28" op_0_bw="16">
<![CDATA[
for.end126.5:32 %sext_ln10_66 = sext i16 %w_imag_3_33_load

]]></Node>
<StgValue><ssdm name="sext_ln10_66"/></StgValue>
</operation>

<operation id="1648" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="28" op_0_bw="16">
<![CDATA[
for.end126.5:33 %sext_ln10_67 = sext i16 %stage1_imag_22_loc_load

]]></Node>
<StgValue><ssdm name="sext_ln10_67"/></StgValue>
</operation>

<operation id="1649" st_id="165" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.5:34 %mul_ln10_32 = mul i28 %sext_ln10_64, i28 %sext_ln10_65

]]></Node>
<StgValue><ssdm name="mul_ln10_32"/></StgValue>
</operation>

<operation id="1650" st_id="165" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.5:35 %mul_ln10_33 = mul i28 %sext_ln10_66, i28 %sext_ln10_67

]]></Node>
<StgValue><ssdm name="mul_ln10_33"/></StgValue>
</operation>

<operation id="1651" st_id="165" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.5:38 %mul_ln11_32 = mul i28 %sext_ln10_66, i28 %sext_ln10_65

]]></Node>
<StgValue><ssdm name="mul_ln11_32"/></StgValue>
</operation>

<operation id="1652" st_id="165" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.5:39 %mul_ln11_33 = mul i28 %sext_ln10_64, i28 %sext_ln10_67

]]></Node>
<StgValue><ssdm name="mul_ln11_33"/></StgValue>
</operation>

<operation id="1653" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="28" op_0_bw="16">
<![CDATA[
for.end126.5:42 %sext_ln10_68 = sext i16 %w_real_3_34_load

]]></Node>
<StgValue><ssdm name="sext_ln10_68"/></StgValue>
</operation>

<operation id="1654" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="28" op_0_bw="16">
<![CDATA[
for.end126.5:43 %sext_ln10_69 = sext i16 %stage1_real_23_loc_load

]]></Node>
<StgValue><ssdm name="sext_ln10_69"/></StgValue>
</operation>

<operation id="1655" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="28" op_0_bw="16">
<![CDATA[
for.end126.5:44 %sext_ln10_70 = sext i16 %w_imag_3_34_load

]]></Node>
<StgValue><ssdm name="sext_ln10_70"/></StgValue>
</operation>

<operation id="1656" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="28" op_0_bw="16">
<![CDATA[
for.end126.5:45 %sext_ln10_71 = sext i16 %stage1_imag_23_loc_load

]]></Node>
<StgValue><ssdm name="sext_ln10_71"/></StgValue>
</operation>

<operation id="1657" st_id="165" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.5:46 %mul_ln10_34 = mul i28 %sext_ln10_68, i28 %sext_ln10_69

]]></Node>
<StgValue><ssdm name="mul_ln10_34"/></StgValue>
</operation>

<operation id="1658" st_id="165" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.5:47 %mul_ln10_35 = mul i28 %sext_ln10_70, i28 %sext_ln10_71

]]></Node>
<StgValue><ssdm name="mul_ln10_35"/></StgValue>
</operation>

<operation id="1659" st_id="165" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.5:50 %mul_ln11_34 = mul i28 %sext_ln10_70, i28 %sext_ln10_69

]]></Node>
<StgValue><ssdm name="mul_ln11_34"/></StgValue>
</operation>

<operation id="1660" st_id="165" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.5:51 %mul_ln11_35 = mul i28 %sext_ln10_68, i28 %sext_ln10_71

]]></Node>
<StgValue><ssdm name="mul_ln11_35"/></StgValue>
</operation>

<operation id="1661" st_id="165" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16">
<![CDATA[
for.end126.5:60 %call_ln10 = call void @fft32_Pipeline_10, i16 %w_imag_3_34_load, i16 %w_imag_3_33_load, i16 %w_imag_3_32_load, i16 %w_real_3_34_load, i16 %w_real_3_33_load, i16 %w_real_3_32_load, i16 %w_real_3_41, i16 %w_real_3_40, i16 %w_real_3_39, i16 %w_imag_3_41, i16 %w_imag_3_40, i16 %w_imag_3_39

]]></Node>
<StgValue><ssdm name="call_ln10"/></StgValue>
</operation>

<operation id="1662" st_id="165" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.5:61 %stage2_imag_73 = sub i16 %ai0_5, i16 %ci0_4

]]></Node>
<StgValue><ssdm name="stage2_imag_73"/></StgValue>
</operation>

<operation id="1663" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.end126.5:66 %store_ln118 = store i3 1, i3 %k_6

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="1664" st_id="166" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="64" op_0_bw="32">
<![CDATA[
for.body107.5.split_ifconv:10 %conv_5 = sitodp i32 %zext_ln120_23

]]></Node>
<StgValue><ssdm name="conv_5"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="1665" st_id="167" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="64" op_0_bw="32">
<![CDATA[
for.body107.5.split_ifconv:10 %conv_5 = sitodp i32 %zext_ln120_23

]]></Node>
<StgValue><ssdm name="conv_5"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="1666" st_id="168" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="64" op_0_bw="32">
<![CDATA[
for.body107.5.split_ifconv:10 %conv_5 = sitodp i32 %zext_ln120_23

]]></Node>
<StgValue><ssdm name="conv_5"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="1667" st_id="169" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="64" op_0_bw="32">
<![CDATA[
for.body107.5.split_ifconv:10 %conv_5 = sitodp i32 %zext_ln120_23

]]></Node>
<StgValue><ssdm name="conv_5"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="1668" st_id="170" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="64" op_0_bw="32">
<![CDATA[
for.body107.5.split_ifconv:10 %conv_5 = sitodp i32 %zext_ln120_23

]]></Node>
<StgValue><ssdm name="conv_5"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="1669" st_id="171" stage="7" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.5.split_ifconv:11 %mul108_5 = dmul i64 %conv_5, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul108_5"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="1670" st_id="172" stage="6" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.5.split_ifconv:11 %mul108_5 = dmul i64 %conv_5, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul108_5"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="1671" st_id="173" stage="5" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.5.split_ifconv:11 %mul108_5 = dmul i64 %conv_5, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul108_5"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="1672" st_id="174" stage="4" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.5.split_ifconv:11 %mul108_5 = dmul i64 %conv_5, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul108_5"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="1673" st_id="175" stage="3" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.5.split_ifconv:11 %mul108_5 = dmul i64 %conv_5, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul108_5"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="1674" st_id="176" stage="2" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.5.split_ifconv:11 %mul108_5 = dmul i64 %conv_5, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul108_5"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="1675" st_id="177" stage="1" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.5.split_ifconv:11 %mul108_5 = dmul i64 %conv_5, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul108_5"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="1676" st_id="178" stage="7" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.5.split_ifconv:12 %mul110_5 = dmul i64 %mul108_5, i64 2

]]></Node>
<StgValue><ssdm name="mul110_5"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="1677" st_id="179" stage="6" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.5.split_ifconv:12 %mul110_5 = dmul i64 %mul108_5, i64 2

]]></Node>
<StgValue><ssdm name="mul110_5"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="1678" st_id="180" stage="5" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.5.split_ifconv:12 %mul110_5 = dmul i64 %mul108_5, i64 2

]]></Node>
<StgValue><ssdm name="mul110_5"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="1679" st_id="181" stage="4" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.5.split_ifconv:12 %mul110_5 = dmul i64 %mul108_5, i64 2

]]></Node>
<StgValue><ssdm name="mul110_5"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="1680" st_id="182" stage="3" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.5.split_ifconv:12 %mul110_5 = dmul i64 %mul108_5, i64 2

]]></Node>
<StgValue><ssdm name="mul110_5"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="1681" st_id="183" stage="2" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.5.split_ifconv:12 %mul110_5 = dmul i64 %mul108_5, i64 2

]]></Node>
<StgValue><ssdm name="mul110_5"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="1682" st_id="184" stage="1" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.5.split_ifconv:12 %mul110_5 = dmul i64 %mul108_5, i64 2

]]></Node>
<StgValue><ssdm name="mul110_5"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="1683" st_id="185" stage="7" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.5.split_ifconv:13 %pf_5 = dmul i64 %mul110_5, i64 0.03125

]]></Node>
<StgValue><ssdm name="pf_5"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="1684" st_id="186" stage="6" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.5.split_ifconv:13 %pf_5 = dmul i64 %mul110_5, i64 0.03125

]]></Node>
<StgValue><ssdm name="pf_5"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="1685" st_id="187" stage="5" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.5.split_ifconv:13 %pf_5 = dmul i64 %mul110_5, i64 0.03125

]]></Node>
<StgValue><ssdm name="pf_5"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="1686" st_id="188" stage="4" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.5.split_ifconv:13 %pf_5 = dmul i64 %mul110_5, i64 0.03125

]]></Node>
<StgValue><ssdm name="pf_5"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="1687" st_id="189" stage="3" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.5.split_ifconv:13 %pf_5 = dmul i64 %mul110_5, i64 0.03125

]]></Node>
<StgValue><ssdm name="pf_5"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="1688" st_id="190" stage="2" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.5.split_ifconv:13 %pf_5 = dmul i64 %mul110_5, i64 0.03125

]]></Node>
<StgValue><ssdm name="pf_5"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="1689" st_id="191" stage="1" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.5.split_ifconv:13 %pf_5 = dmul i64 %mul110_5, i64 0.03125

]]></Node>
<StgValue><ssdm name="pf_5"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="1690" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="64" op_0_bw="64">
<![CDATA[
for.body107.5.split_ifconv:14 %bitcast_ln724_5 = bitcast i64 %pf_5

]]></Node>
<StgValue><ssdm name="bitcast_ln724_5"/></StgValue>
</operation>

<operation id="1691" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="63" op_0_bw="64">
<![CDATA[
for.body107.5.split_ifconv:15 %trunc_ln120_31 = trunc i64 %bitcast_ln724_5

]]></Node>
<StgValue><ssdm name="trunc_ln120_31"/></StgValue>
</operation>

<operation id="1692" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body107.5.split_ifconv:16 %tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724_5, i32 63

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="1693" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body107.5.split_ifconv:17 %tmp_14 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724_5, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="1694" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="12" op_0_bw="11">
<![CDATA[
for.body107.5.split_ifconv:18 %zext_ln120_15 = zext i11 %tmp_14

]]></Node>
<StgValue><ssdm name="zext_ln120_15"/></StgValue>
</operation>

<operation id="1695" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="52" op_0_bw="64">
<![CDATA[
for.body107.5.split_ifconv:19 %trunc_ln120_32 = trunc i64 %bitcast_ln724_5

]]></Node>
<StgValue><ssdm name="trunc_ln120_32"/></StgValue>
</operation>

<operation id="1696" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
for.body107.5.split_ifconv:20 %zext_ln120_24_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln120_32

]]></Node>
<StgValue><ssdm name="zext_ln120_24_cast"/></StgValue>
</operation>

<operation id="1697" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="54" op_0_bw="53">
<![CDATA[
for.body107.5.split_ifconv:21 %zext_ln120_24 = zext i53 %zext_ln120_24_cast

]]></Node>
<StgValue><ssdm name="zext_ln120_24"/></StgValue>
</operation>

<operation id="1698" st_id="192" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.body107.5.split_ifconv:22 %sub_ln120_15 = sub i54 0, i54 %zext_ln120_24

]]></Node>
<StgValue><ssdm name="sub_ln120_15"/></StgValue>
</operation>

<operation id="1699" st_id="192" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
for.body107.5.split_ifconv:23 %select_ln120_20 = select i1 %tmp_16, i54 %sub_ln120_15, i54 %zext_ln120_24

]]></Node>
<StgValue><ssdm name="select_ln120_20"/></StgValue>
</operation>

<operation id="1700" st_id="192" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.body107.5.split_ifconv:24 %icmp_ln120_25 = icmp_eq  i63 %trunc_ln120_31, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln120_25"/></StgValue>
</operation>

<operation id="1701" st_id="192" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body107.5.split_ifconv:25 %sub_ln120_16 = sub i12 1075, i12 %zext_ln120_15

]]></Node>
<StgValue><ssdm name="sub_ln120_16"/></StgValue>
</operation>

<operation id="1702" st_id="192" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body107.5.split_ifconv:26 %icmp_ln120_26 = icmp_sgt  i12 %sub_ln120_16, i12 12

]]></Node>
<StgValue><ssdm name="icmp_ln120_26"/></StgValue>
</operation>

<operation id="1703" st_id="192" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body107.5.split_ifconv:27 %add_ln120_5 = add i12 %sub_ln120_16, i12 4084

]]></Node>
<StgValue><ssdm name="add_ln120_5"/></StgValue>
</operation>

<operation id="1704" st_id="192" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body107.5.split_ifconv:28 %sub_ln120_17 = sub i12 12, i12 %sub_ln120_16

]]></Node>
<StgValue><ssdm name="sub_ln120_17"/></StgValue>
</operation>

<operation id="1705" st_id="192" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.body107.5.split_ifconv:29 %select_ln120_21 = select i1 %icmp_ln120_26, i12 %add_ln120_5, i12 %sub_ln120_17

]]></Node>
<StgValue><ssdm name="select_ln120_21"/></StgValue>
</operation>

<operation id="1706" st_id="192" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body107.5.split_ifconv:31 %icmp_ln120_27 = icmp_eq  i12 %sub_ln120_16, i12 12

]]></Node>
<StgValue><ssdm name="icmp_ln120_27"/></StgValue>
</operation>

<operation id="1707" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="16" op_0_bw="54">
<![CDATA[
for.body107.5.split_ifconv:32 %angle_45 = trunc i54 %select_ln120_20

]]></Node>
<StgValue><ssdm name="angle_45"/></StgValue>
</operation>

<operation id="1708" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body107.5.split_ifconv:40 %tmp_18 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %select_ln120_21, i32 4, i32 11

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="1709" st_id="192" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body107.5.split_ifconv:41 %icmp_ln120_29 = icmp_eq  i8 %tmp_18, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln120_29"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="1710" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="32" op_0_bw="12">
<![CDATA[
for.body107.5.split_ifconv:30 %sext_ln120_10 = sext i12 %select_ln120_21

]]></Node>
<StgValue><ssdm name="sext_ln120_10"/></StgValue>
</operation>

<operation id="1711" st_id="193" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body107.5.split_ifconv:33 %icmp_ln120_28 = icmp_ult  i12 %select_ln120_21, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln120_28"/></StgValue>
</operation>

<operation id="1712" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="54" op_0_bw="32">
<![CDATA[
for.body107.5.split_ifconv:34 %zext_ln120_25 = zext i32 %sext_ln120_10

]]></Node>
<StgValue><ssdm name="zext_ln120_25"/></StgValue>
</operation>

<operation id="1713" st_id="193" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.body107.5.split_ifconv:35 %ashr_ln120_5 = ashr i54 %select_ln120_20, i54 %zext_ln120_25

]]></Node>
<StgValue><ssdm name="ashr_ln120_5"/></StgValue>
</operation>

<operation id="1714" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="16" op_0_bw="54">
<![CDATA[
for.body107.5.split_ifconv:36 %angle_46 = trunc i54 %ashr_ln120_5

]]></Node>
<StgValue><ssdm name="angle_46"/></StgValue>
</operation>

<operation id="1715" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body107.5.split_ifconv:37 %angle_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724_5, i32 63

]]></Node>
<StgValue><ssdm name="angle_47"/></StgValue>
</operation>

<operation id="1716" st_id="193" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.5.split_ifconv:38 %select_ln120_46 = select i1 %angle_47, i16 65535, i16 0

]]></Node>
<StgValue><ssdm name="select_ln120_46"/></StgValue>
</operation>

<operation id="1717" st_id="193" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.5.split_ifconv:39 %angle_48 = select i1 %icmp_ln120_28, i16 %angle_46, i16 %select_ln120_46

]]></Node>
<StgValue><ssdm name="angle_48"/></StgValue>
</operation>

<operation id="1718" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_29" val="1"/>
<literal name="icmp_ln120_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="16" op_0_bw="32">
<![CDATA[
for.body107.5.split_ifconv:42 %sext_ln120_10cast = trunc i32 %sext_ln120_10

]]></Node>
<StgValue><ssdm name="sext_ln120_10cast"/></StgValue>
</operation>

<operation id="1719" st_id="193" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_29" val="1"/>
<literal name="icmp_ln120_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body107.5.split_ifconv:43 %shl_ln120_5 = shl i16 %angle_45, i16 %sext_ln120_10cast

]]></Node>
<StgValue><ssdm name="shl_ln120_5"/></StgValue>
</operation>

<operation id="1720" st_id="193" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.5.split_ifconv:44 %angle_50 = select i1 %icmp_ln120_29, i16 %shl_ln120_5, i16 0

]]></Node>
<StgValue><ssdm name="angle_50"/></StgValue>
</operation>

<operation id="1721" st_id="193" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.5.split_ifconv:45 %angle_51 = select i1 %icmp_ln120_25, i16 0, i16 %angle_50

]]></Node>
<StgValue><ssdm name="angle_51"/></StgValue>
</operation>

<operation id="1722" st_id="193" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body107.5.split_ifconv:46 %xor_ln120_10 = xor i1 %icmp_ln120_25, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln120_10"/></StgValue>
</operation>

<operation id="1723" st_id="193" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body107.5.split_ifconv:47 %and_ln120_10 = and i1 %icmp_ln120_27, i1 %xor_ln120_10

]]></Node>
<StgValue><ssdm name="and_ln120_10"/></StgValue>
</operation>

<operation id="1724" st_id="193" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.5.split_ifconv:48 %angle_52 = select i1 %and_ln120_10, i16 %angle_45, i16 %angle_51

]]></Node>
<StgValue><ssdm name="angle_52"/></StgValue>
</operation>

<operation id="1725" st_id="193" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body107.5.split_ifconv:49 %or_ln120_5 = or i1 %icmp_ln120_25, i1 %icmp_ln120_27

]]></Node>
<StgValue><ssdm name="or_ln120_5"/></StgValue>
</operation>

<operation id="1726" st_id="193" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body107.5.split_ifconv:50 %xor_ln120_11 = xor i1 %or_ln120_5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln120_11"/></StgValue>
</operation>

<operation id="1727" st_id="193" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body107.5.split_ifconv:51 %and_ln120_11 = and i1 %icmp_ln120_26, i1 %xor_ln120_11

]]></Node>
<StgValue><ssdm name="and_ln120_11"/></StgValue>
</operation>

<operation id="1728" st_id="193" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.5.split_ifconv:52 %angle_53 = select i1 %and_ln120_11, i16 %angle_48, i16 %angle_52

]]></Node>
<StgValue><ssdm name="angle_53"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="1729" st_id="194" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="126" op_3_bw="0">
<![CDATA[
for.body107.5.split_ifconv:53 %call_ret_i5 = call i28 @generic_sincos<16, 4>, i16 %angle_53, i126 %cordic_apfixed_circ_table_arctan_128

]]></Node>
<StgValue><ssdm name="call_ret_i5"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="1730" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body107.5.split_ifconv:0 %w_real_3_32_load_1 = load i16 %w_real_3_32

]]></Node>
<StgValue><ssdm name="w_real_3_32_load_1"/></StgValue>
</operation>

<operation id="1731" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body107.5.split_ifconv:1 %w_real_3_33_load_1 = load i16 %w_real_3_33

]]></Node>
<StgValue><ssdm name="w_real_3_33_load_1"/></StgValue>
</operation>

<operation id="1732" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body107.5.split_ifconv:2 %w_real_3_34_load_1 = load i16 %w_real_3_34

]]></Node>
<StgValue><ssdm name="w_real_3_34_load_1"/></StgValue>
</operation>

<operation id="1733" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body107.5.split_ifconv:3 %w_imag_3_32_load_1 = load i16 %w_imag_3_32

]]></Node>
<StgValue><ssdm name="w_imag_3_32_load_1"/></StgValue>
</operation>

<operation id="1734" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body107.5.split_ifconv:4 %w_imag_3_33_load_1 = load i16 %w_imag_3_33

]]></Node>
<StgValue><ssdm name="w_imag_3_33_load_1"/></StgValue>
</operation>

<operation id="1735" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body107.5.split_ifconv:5 %w_imag_3_34_load_1 = load i16 %w_imag_3_34

]]></Node>
<StgValue><ssdm name="w_imag_3_34_load_1"/></StgValue>
</operation>

<operation id="1736" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body107.5.split_ifconv:6 %speclooptripcount_ln118 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln118"/></StgValue>
</operation>

<operation id="1737" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body107.5.split_ifconv:7 %specloopname_ln118 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln118"/></StgValue>
</operation>

<operation id="1738" st_id="195" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="126" op_3_bw="0">
<![CDATA[
for.body107.5.split_ifconv:53 %call_ret_i5 = call i28 @generic_sincos<16, 4>, i16 %angle_53, i126 %cordic_apfixed_circ_table_arctan_128

]]></Node>
<StgValue><ssdm name="call_ret_i5"/></StgValue>
</operation>

<operation id="1739" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="14" op_0_bw="28">
<![CDATA[
for.body107.5.split_ifconv:54 %w_real_1_5 = extractvalue i28 %call_ret_i5

]]></Node>
<StgValue><ssdm name="w_real_1_5"/></StgValue>
</operation>

<operation id="1740" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="16" op_0_bw="14">
<![CDATA[
for.body107.5.split_ifconv:55 %sext_ln121_5 = sext i14 %w_real_1_5

]]></Node>
<StgValue><ssdm name="sext_ln121_5"/></StgValue>
</operation>

<operation id="1741" st_id="195" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body107.5.split_ifconv:56 %icmp_ln121_10 = icmp_eq  i2 %trunc_ln120_30, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln121_10"/></StgValue>
</operation>

<operation id="1742" st_id="195" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body107.5.split_ifconv:57 %icmp_ln121_11 = icmp_eq  i2 %trunc_ln120_30, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln121_11"/></StgValue>
</operation>

<operation id="1743" st_id="195" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body107.5.split_ifconv:58 %or_ln121_5 = or i1 %icmp_ln121_10, i1 %icmp_ln121_11

]]></Node>
<StgValue><ssdm name="or_ln121_5"/></StgValue>
</operation>

<operation id="1744" st_id="195" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.5.split_ifconv:59 %w_real_3_43 = select i1 %or_ln121_5, i16 %w_real_3_34_load_1, i16 %sext_ln121_5

]]></Node>
<StgValue><ssdm name="w_real_3_43"/></StgValue>
</operation>

<operation id="1745" st_id="195" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.5.split_ifconv:60 %w_real_3_44 = select i1 %icmp_ln121_11, i16 %sext_ln121_5, i16 %w_real_3_33_load_1

]]></Node>
<StgValue><ssdm name="w_real_3_44"/></StgValue>
</operation>

<operation id="1746" st_id="195" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.5.split_ifconv:61 %w_real_3_45 = select i1 %icmp_ln121_10, i16 %sext_ln121_5, i16 %w_real_3_32_load_1

]]></Node>
<StgValue><ssdm name="w_real_3_45"/></StgValue>
</operation>

<operation id="1747" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="14" op_0_bw="28">
<![CDATA[
for.body107.5.split_ifconv:62 %w_imag_1_5 = extractvalue i28 %call_ret_i5

]]></Node>
<StgValue><ssdm name="w_imag_1_5"/></StgValue>
</operation>

<operation id="1748" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="16" op_0_bw="14">
<![CDATA[
for.body107.5.split_ifconv:63 %sext_ln122_5 = sext i14 %w_imag_1_5

]]></Node>
<StgValue><ssdm name="sext_ln122_5"/></StgValue>
</operation>

<operation id="1749" st_id="195" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.5.split_ifconv:64 %w_imag_3_43 = select i1 %or_ln121_5, i16 %w_imag_3_34_load_1, i16 %sext_ln122_5

]]></Node>
<StgValue><ssdm name="w_imag_3_43"/></StgValue>
</operation>

<operation id="1750" st_id="195" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.5.split_ifconv:65 %w_imag_3_44 = select i1 %icmp_ln121_11, i16 %sext_ln122_5, i16 %w_imag_3_33_load_1

]]></Node>
<StgValue><ssdm name="w_imag_3_44"/></StgValue>
</operation>

<operation id="1751" st_id="195" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.5.split_ifconv:66 %w_imag_3_45 = select i1 %icmp_ln121_10, i16 %sext_ln122_5, i16 %w_imag_3_32_load_1

]]></Node>
<StgValue><ssdm name="w_imag_3_45"/></StgValue>
</operation>

<operation id="1752" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body107.5.split_ifconv:68 %store_ln118 = store i16 %w_imag_3_43, i16 %w_imag_3_34

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="1753" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body107.5.split_ifconv:69 %store_ln118 = store i16 %w_imag_3_44, i16 %w_imag_3_33

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="1754" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body107.5.split_ifconv:70 %store_ln118 = store i16 %w_imag_3_45, i16 %w_imag_3_32

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="1755" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body107.5.split_ifconv:71 %store_ln118 = store i16 %w_real_3_43, i16 %w_real_3_34

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="1756" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body107.5.split_ifconv:72 %store_ln118 = store i16 %w_real_3_44, i16 %w_real_3_33

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="1757" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body107.5.split_ifconv:73 %store_ln118 = store i16 %w_real_3_45, i16 %w_real_3_32

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="1758" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="0" op_0_bw="0">
<![CDATA[
for.body107.5.split_ifconv:75 %br_ln118 = br void %for.body107.5

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="1759" st_id="196" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.5:23 %mul_ln10_31 = mul i28 %sext_ln10_62, i28 %sext_ln10_63

]]></Node>
<StgValue><ssdm name="mul_ln10_31"/></StgValue>
</operation>

<operation id="1760" st_id="196" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.5:27 %mul_ln11_31 = mul i28 %sext_ln10_60, i28 %sext_ln10_63

]]></Node>
<StgValue><ssdm name="mul_ln11_31"/></StgValue>
</operation>

<operation id="1761" st_id="196" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.5:35 %mul_ln10_33 = mul i28 %sext_ln10_66, i28 %sext_ln10_67

]]></Node>
<StgValue><ssdm name="mul_ln10_33"/></StgValue>
</operation>

<operation id="1762" st_id="196" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.5:39 %mul_ln11_33 = mul i28 %sext_ln10_64, i28 %sext_ln10_67

]]></Node>
<StgValue><ssdm name="mul_ln11_33"/></StgValue>
</operation>

<operation id="1763" st_id="196" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.5:47 %mul_ln10_35 = mul i28 %sext_ln10_70, i28 %sext_ln10_71

]]></Node>
<StgValue><ssdm name="mul_ln10_35"/></StgValue>
</operation>

<operation id="1764" st_id="196" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.5:51 %mul_ln11_35 = mul i28 %sext_ln10_68, i28 %sext_ln10_71

]]></Node>
<StgValue><ssdm name="mul_ln11_35"/></StgValue>
</operation>

<operation id="1765" st_id="196" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16">
<![CDATA[
for.end126.5:60 %call_ln10 = call void @fft32_Pipeline_10, i16 %w_imag_3_34_load, i16 %w_imag_3_33_load, i16 %w_imag_3_32_load, i16 %w_real_3_34_load, i16 %w_real_3_33_load, i16 %w_real_3_32_load, i16 %w_real_3_41, i16 %w_real_3_40, i16 %w_real_3_39, i16 %w_imag_3_41, i16 %w_imag_3_40, i16 %w_imag_3_39

]]></Node>
<StgValue><ssdm name="call_ln10"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="1766" st_id="197" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.5:23 %mul_ln10_31 = mul i28 %sext_ln10_62, i28 %sext_ln10_63

]]></Node>
<StgValue><ssdm name="mul_ln10_31"/></StgValue>
</operation>

<operation id="1767" st_id="197" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.5:24 %sub_ln10_15 = sub i28 %mul_ln10_30, i28 %mul_ln10_31

]]></Node>
<StgValue><ssdm name="sub_ln10_15"/></StgValue>
</operation>

<operation id="1768" st_id="197" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.5:27 %mul_ln11_31 = mul i28 %sext_ln10_60, i28 %sext_ln10_63

]]></Node>
<StgValue><ssdm name="mul_ln11_31"/></StgValue>
</operation>

<operation id="1769" st_id="197" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.5:28 %add_ln11_15 = add i28 %mul_ln11_30, i28 %mul_ln11_31

]]></Node>
<StgValue><ssdm name="add_ln11_15"/></StgValue>
</operation>

<operation id="1770" st_id="197" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.5:35 %mul_ln10_33 = mul i28 %sext_ln10_66, i28 %sext_ln10_67

]]></Node>
<StgValue><ssdm name="mul_ln10_33"/></StgValue>
</operation>

<operation id="1771" st_id="197" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.5:36 %sub_ln10_16 = sub i28 %mul_ln10_32, i28 %mul_ln10_33

]]></Node>
<StgValue><ssdm name="sub_ln10_16"/></StgValue>
</operation>

<operation id="1772" st_id="197" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.5:39 %mul_ln11_33 = mul i28 %sext_ln10_64, i28 %sext_ln10_67

]]></Node>
<StgValue><ssdm name="mul_ln11_33"/></StgValue>
</operation>

<operation id="1773" st_id="197" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.5:40 %add_ln11_16 = add i28 %mul_ln11_32, i28 %mul_ln11_33

]]></Node>
<StgValue><ssdm name="add_ln11_16"/></StgValue>
</operation>

<operation id="1774" st_id="197" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.5:47 %mul_ln10_35 = mul i28 %sext_ln10_70, i28 %sext_ln10_71

]]></Node>
<StgValue><ssdm name="mul_ln10_35"/></StgValue>
</operation>

<operation id="1775" st_id="197" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.5:48 %sub_ln10_17 = sub i28 %mul_ln10_34, i28 %mul_ln10_35

]]></Node>
<StgValue><ssdm name="sub_ln10_17"/></StgValue>
</operation>

<operation id="1776" st_id="197" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.5:51 %mul_ln11_35 = mul i28 %sext_ln10_68, i28 %sext_ln10_71

]]></Node>
<StgValue><ssdm name="mul_ln11_35"/></StgValue>
</operation>

<operation id="1777" st_id="197" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.5:52 %add_ln11_17 = add i28 %mul_ln11_34, i28 %mul_ln11_35

]]></Node>
<StgValue><ssdm name="add_ln11_17"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="1778" st_id="198" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.5:24 %sub_ln10_15 = sub i28 %mul_ln10_30, i28 %mul_ln10_31

]]></Node>
<StgValue><ssdm name="sub_ln10_15"/></StgValue>
</operation>

<operation id="1779" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end126.5:25 %br_5 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_15, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="br_5"/></StgValue>
</operation>

<operation id="1780" st_id="198" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.5:28 %add_ln11_15 = add i28 %mul_ln11_30, i28 %mul_ln11_31

]]></Node>
<StgValue><ssdm name="add_ln11_15"/></StgValue>
</operation>

<operation id="1781" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end126.5:29 %bi_5 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_15, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="bi_5"/></StgValue>
</operation>

<operation id="1782" st_id="198" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.5:36 %sub_ln10_16 = sub i28 %mul_ln10_32, i28 %mul_ln10_33

]]></Node>
<StgValue><ssdm name="sub_ln10_16"/></StgValue>
</operation>

<operation id="1783" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end126.5:37 %cr_5 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_16, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="cr_5"/></StgValue>
</operation>

<operation id="1784" st_id="198" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.5:40 %add_ln11_16 = add i28 %mul_ln11_32, i28 %mul_ln11_33

]]></Node>
<StgValue><ssdm name="add_ln11_16"/></StgValue>
</operation>

<operation id="1785" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end126.5:41 %ci_5 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_16, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="ci_5"/></StgValue>
</operation>

<operation id="1786" st_id="198" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.5:48 %sub_ln10_17 = sub i28 %mul_ln10_34, i28 %mul_ln10_35

]]></Node>
<StgValue><ssdm name="sub_ln10_17"/></StgValue>
</operation>

<operation id="1787" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end126.5:49 %dr_5 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_17, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="dr_5"/></StgValue>
</operation>

<operation id="1788" st_id="198" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.5:52 %add_ln11_17 = add i28 %mul_ln11_34, i28 %mul_ln11_35

]]></Node>
<StgValue><ssdm name="add_ln11_17"/></StgValue>
</operation>

<operation id="1789" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end126.5:53 %di_5 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_17, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="di_5"/></StgValue>
</operation>

<operation id="1790" st_id="198" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.5:54 %ar0_5 = add i16 %br_5, i16 %stage1_real_20_loc_load

]]></Node>
<StgValue><ssdm name="ar0_5"/></StgValue>
</operation>

<operation id="1791" st_id="198" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.5:55 %ar1_5 = sub i16 %stage1_real_20_loc_load, i16 %br_5

]]></Node>
<StgValue><ssdm name="ar1_5"/></StgValue>
</operation>

<operation id="1792" st_id="198" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.5:56 %cr0_5 = add i16 %dr_5, i16 %cr_5

]]></Node>
<StgValue><ssdm name="cr0_5"/></StgValue>
</operation>

<operation id="1793" st_id="198" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.5:57 %ci0_5 = add i16 %di_5, i16 %ci_5

]]></Node>
<StgValue><ssdm name="ci0_5"/></StgValue>
</operation>

<operation id="1794" st_id="198" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.5:58 %cr1_5 = sub i16 %cr_5, i16 %dr_5

]]></Node>
<StgValue><ssdm name="cr1_5"/></StgValue>
</operation>

<operation id="1795" st_id="198" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.5:59 %ci1_5 = sub i16 %ci_5, i16 %di_5

]]></Node>
<StgValue><ssdm name="ci1_5"/></StgValue>
</operation>

<operation id="1796" st_id="198" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.5:62 %stage2_imag_72 = sub i16 %ai1_5, i16 %cr1_4

]]></Node>
<StgValue><ssdm name="stage2_imag_72"/></StgValue>
</operation>

<operation id="1797" st_id="198" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.5:63 %ai0_6 = add i16 %bi_5, i16 %stage1_imag_20_loc_load

]]></Node>
<StgValue><ssdm name="ai0_6"/></StgValue>
</operation>

<operation id="1798" st_id="198" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.5:64 %ai1_6 = sub i16 %stage1_imag_20_loc_load, i16 %bi_5

]]></Node>
<StgValue><ssdm name="ai1_6"/></StgValue>
</operation>

<operation id="1799" st_id="198" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.5:65 %stage2_real_76 = sub i16 %ar0_5, i16 %cr0_5

]]></Node>
<StgValue><ssdm name="stage2_real_76"/></StgValue>
</operation>

<operation id="1800" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="0" op_0_bw="0">
<![CDATA[
for.end126.5:67 %br_ln118 = br void %for.body107.6

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="1801" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.body107.6:0 %k_14 = load i3 %k_6

]]></Node>
<StgValue><ssdm name="k_14"/></StgValue>
</operation>

<operation id="1802" st_id="199" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body107.6:1 %icmp_ln118_6 = icmp_eq  i3 %k_14, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln118_6"/></StgValue>
</operation>

<operation id="1803" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body107.6:2 %br_ln118 = br i1 %icmp_ln118_6, void %for.body107.6.split_ifconv, void %for.end126.6

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>

<operation id="1804" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="2" op_0_bw="3">
<![CDATA[
for.body107.6.split_ifconv:8 %trunc_ln120_36 = trunc i3 %k_14

]]></Node>
<StgValue><ssdm name="trunc_ln120_36"/></StgValue>
</operation>

<operation id="1805" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="32" op_0_bw="2">
<![CDATA[
for.body107.6.split_ifconv:9 %zext_ln120_26 = zext i2 %trunc_ln120_36

]]></Node>
<StgValue><ssdm name="zext_ln120_26"/></StgValue>
</operation>

<operation id="1806" st_id="199" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="64" op_0_bw="32">
<![CDATA[
for.body107.6.split_ifconv:10 %conv_6 = sitodp i32 %zext_ln120_26

]]></Node>
<StgValue><ssdm name="conv_6"/></StgValue>
</operation>

<operation id="1807" st_id="199" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body107.6.split_ifconv:67 %add_ln118_6 = add i3 %k_14, i3 1

]]></Node>
<StgValue><ssdm name="add_ln118_6"/></StgValue>
</operation>

<operation id="1808" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body107.6.split_ifconv:74 %store_ln118 = store i3 %add_ln118_6, i3 %k_6

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="1809" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="3" op_0_bw="32">
<![CDATA[
for.end126.6:0 %k_7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="k_7"/></StgValue>
</operation>

<operation id="1810" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="16" op_0_bw="32">
<![CDATA[
for.end126.6:1 %w_real_3_46 = alloca i32 1

]]></Node>
<StgValue><ssdm name="w_real_3_46"/></StgValue>
</operation>

<operation id="1811" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="16" op_0_bw="32">
<![CDATA[
for.end126.6:2 %w_real_3_47 = alloca i32 1

]]></Node>
<StgValue><ssdm name="w_real_3_47"/></StgValue>
</operation>

<operation id="1812" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="16" op_0_bw="32">
<![CDATA[
for.end126.6:3 %w_real_3_51 = alloca i32 1

]]></Node>
<StgValue><ssdm name="w_real_3_51"/></StgValue>
</operation>

<operation id="1813" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="16" op_0_bw="32">
<![CDATA[
for.end126.6:4 %w_imag_3_46 = alloca i32 1

]]></Node>
<StgValue><ssdm name="w_imag_3_46"/></StgValue>
</operation>

<operation id="1814" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="16" op_0_bw="32">
<![CDATA[
for.end126.6:5 %w_imag_3_47 = alloca i32 1

]]></Node>
<StgValue><ssdm name="w_imag_3_47"/></StgValue>
</operation>

<operation id="1815" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="16" op_0_bw="32">
<![CDATA[
for.end126.6:6 %w_imag_3_51 = alloca i32 1

]]></Node>
<StgValue><ssdm name="w_imag_3_51"/></StgValue>
</operation>

<operation id="1816" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.end126.6:7 %w_real_3_39_load = load i16 %w_real_3_39

]]></Node>
<StgValue><ssdm name="w_real_3_39_load"/></StgValue>
</operation>

<operation id="1817" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.end126.6:8 %w_real_3_40_load = load i16 %w_real_3_40

]]></Node>
<StgValue><ssdm name="w_real_3_40_load"/></StgValue>
</operation>

<operation id="1818" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.end126.6:9 %w_real_3_41_load = load i16 %w_real_3_41

]]></Node>
<StgValue><ssdm name="w_real_3_41_load"/></StgValue>
</operation>

<operation id="1819" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.end126.6:10 %w_imag_3_39_load = load i16 %w_imag_3_39

]]></Node>
<StgValue><ssdm name="w_imag_3_39_load"/></StgValue>
</operation>

<operation id="1820" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.end126.6:11 %w_imag_3_40_load = load i16 %w_imag_3_40

]]></Node>
<StgValue><ssdm name="w_imag_3_40_load"/></StgValue>
</operation>

<operation id="1821" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.end126.6:12 %w_imag_3_41_load = load i16 %w_imag_3_41

]]></Node>
<StgValue><ssdm name="w_imag_3_41_load"/></StgValue>
</operation>

<operation id="1822" st_id="199" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.6:13 %stage2_imag_74 = add i16 %cr1_4, i16 %ai1_5

]]></Node>
<StgValue><ssdm name="stage2_imag_74"/></StgValue>
</operation>

<operation id="1823" st_id="199" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.6:14 %a_real_13 = add i16 %cr0_5, i16 %ar0_5

]]></Node>
<StgValue><ssdm name="a_real_13"/></StgValue>
</operation>

<operation id="1824" st_id="199" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.6:15 %stage2_real_75 = add i16 %ci1_5, i16 %ar1_5

]]></Node>
<StgValue><ssdm name="stage2_real_75"/></StgValue>
</operation>

<operation id="1825" st_id="199" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.6:16 %stage2_real_77 = sub i16 %ar1_5, i16 %ci1_5

]]></Node>
<StgValue><ssdm name="stage2_real_77"/></StgValue>
</operation>

<operation id="1826" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="28" op_0_bw="16">
<![CDATA[
for.end126.6:18 %sext_ln10_72 = sext i16 %w_real_3_39_load

]]></Node>
<StgValue><ssdm name="sext_ln10_72"/></StgValue>
</operation>

<operation id="1827" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="28" op_0_bw="16">
<![CDATA[
for.end126.6:19 %sext_ln10_73 = sext i16 %stage1_real_25_loc_load

]]></Node>
<StgValue><ssdm name="sext_ln10_73"/></StgValue>
</operation>

<operation id="1828" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="28" op_0_bw="16">
<![CDATA[
for.end126.6:20 %sext_ln10_74 = sext i16 %w_imag_3_39_load

]]></Node>
<StgValue><ssdm name="sext_ln10_74"/></StgValue>
</operation>

<operation id="1829" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="28" op_0_bw="16">
<![CDATA[
for.end126.6:21 %sext_ln10_75 = sext i16 %stage1_imag_25_loc_load

]]></Node>
<StgValue><ssdm name="sext_ln10_75"/></StgValue>
</operation>

<operation id="1830" st_id="199" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.6:22 %mul_ln10_36 = mul i28 %sext_ln10_72, i28 %sext_ln10_73

]]></Node>
<StgValue><ssdm name="mul_ln10_36"/></StgValue>
</operation>

<operation id="1831" st_id="199" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.6:23 %mul_ln10_37 = mul i28 %sext_ln10_74, i28 %sext_ln10_75

]]></Node>
<StgValue><ssdm name="mul_ln10_37"/></StgValue>
</operation>

<operation id="1832" st_id="199" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.6:26 %mul_ln11_36 = mul i28 %sext_ln10_74, i28 %sext_ln10_73

]]></Node>
<StgValue><ssdm name="mul_ln11_36"/></StgValue>
</operation>

<operation id="1833" st_id="199" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.6:27 %mul_ln11_37 = mul i28 %sext_ln10_72, i28 %sext_ln10_75

]]></Node>
<StgValue><ssdm name="mul_ln11_37"/></StgValue>
</operation>

<operation id="1834" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="28" op_0_bw="16">
<![CDATA[
for.end126.6:30 %sext_ln10_76 = sext i16 %w_real_3_40_load

]]></Node>
<StgValue><ssdm name="sext_ln10_76"/></StgValue>
</operation>

<operation id="1835" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="28" op_0_bw="16">
<![CDATA[
for.end126.6:31 %sext_ln10_77 = sext i16 %stage1_real_26_loc_load

]]></Node>
<StgValue><ssdm name="sext_ln10_77"/></StgValue>
</operation>

<operation id="1836" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="28" op_0_bw="16">
<![CDATA[
for.end126.6:32 %sext_ln10_78 = sext i16 %w_imag_3_40_load

]]></Node>
<StgValue><ssdm name="sext_ln10_78"/></StgValue>
</operation>

<operation id="1837" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="28" op_0_bw="16">
<![CDATA[
for.end126.6:33 %sext_ln10_79 = sext i16 %stage1_imag_26_loc_load

]]></Node>
<StgValue><ssdm name="sext_ln10_79"/></StgValue>
</operation>

<operation id="1838" st_id="199" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.6:34 %mul_ln10_38 = mul i28 %sext_ln10_76, i28 %sext_ln10_77

]]></Node>
<StgValue><ssdm name="mul_ln10_38"/></StgValue>
</operation>

<operation id="1839" st_id="199" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.6:35 %mul_ln10_39 = mul i28 %sext_ln10_78, i28 %sext_ln10_79

]]></Node>
<StgValue><ssdm name="mul_ln10_39"/></StgValue>
</operation>

<operation id="1840" st_id="199" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.6:38 %mul_ln11_38 = mul i28 %sext_ln10_78, i28 %sext_ln10_77

]]></Node>
<StgValue><ssdm name="mul_ln11_38"/></StgValue>
</operation>

<operation id="1841" st_id="199" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.6:39 %mul_ln11_39 = mul i28 %sext_ln10_76, i28 %sext_ln10_79

]]></Node>
<StgValue><ssdm name="mul_ln11_39"/></StgValue>
</operation>

<operation id="1842" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="28" op_0_bw="16">
<![CDATA[
for.end126.6:42 %sext_ln10_80 = sext i16 %w_real_3_41_load

]]></Node>
<StgValue><ssdm name="sext_ln10_80"/></StgValue>
</operation>

<operation id="1843" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="28" op_0_bw="16">
<![CDATA[
for.end126.6:43 %sext_ln10_81 = sext i16 %stage1_real_27_loc_load

]]></Node>
<StgValue><ssdm name="sext_ln10_81"/></StgValue>
</operation>

<operation id="1844" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="28" op_0_bw="16">
<![CDATA[
for.end126.6:44 %sext_ln10_82 = sext i16 %w_imag_3_41_load

]]></Node>
<StgValue><ssdm name="sext_ln10_82"/></StgValue>
</operation>

<operation id="1845" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="28" op_0_bw="16">
<![CDATA[
for.end126.6:45 %sext_ln10_83 = sext i16 %stage1_imag_27_loc_load

]]></Node>
<StgValue><ssdm name="sext_ln10_83"/></StgValue>
</operation>

<operation id="1846" st_id="199" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.6:46 %mul_ln10_40 = mul i28 %sext_ln10_80, i28 %sext_ln10_81

]]></Node>
<StgValue><ssdm name="mul_ln10_40"/></StgValue>
</operation>

<operation id="1847" st_id="199" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.6:47 %mul_ln10_41 = mul i28 %sext_ln10_82, i28 %sext_ln10_83

]]></Node>
<StgValue><ssdm name="mul_ln10_41"/></StgValue>
</operation>

<operation id="1848" st_id="199" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.6:50 %mul_ln11_40 = mul i28 %sext_ln10_82, i28 %sext_ln10_81

]]></Node>
<StgValue><ssdm name="mul_ln11_40"/></StgValue>
</operation>

<operation id="1849" st_id="199" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.6:51 %mul_ln11_41 = mul i28 %sext_ln10_80, i28 %sext_ln10_83

]]></Node>
<StgValue><ssdm name="mul_ln11_41"/></StgValue>
</operation>

<operation id="1850" st_id="199" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16">
<![CDATA[
for.end126.6:60 %call_ln10 = call void @fft32_Pipeline_11, i16 %w_imag_3_41_load, i16 %w_imag_3_40_load, i16 %w_imag_3_39_load, i16 %w_real_3_41_load, i16 %w_real_3_40_load, i16 %w_real_3_39_load, i16 %w_real_3_51, i16 %w_real_3_47, i16 %w_real_3_46, i16 %w_imag_3_51, i16 %w_imag_3_47, i16 %w_imag_3_46

]]></Node>
<StgValue><ssdm name="call_ln10"/></StgValue>
</operation>

<operation id="1851" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.end126.6:66 %store_ln118 = store i3 1, i3 %k_7

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="1852" st_id="200" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="64" op_0_bw="32">
<![CDATA[
for.body107.6.split_ifconv:10 %conv_6 = sitodp i32 %zext_ln120_26

]]></Node>
<StgValue><ssdm name="conv_6"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="1853" st_id="201" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="64" op_0_bw="32">
<![CDATA[
for.body107.6.split_ifconv:10 %conv_6 = sitodp i32 %zext_ln120_26

]]></Node>
<StgValue><ssdm name="conv_6"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="1854" st_id="202" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="64" op_0_bw="32">
<![CDATA[
for.body107.6.split_ifconv:10 %conv_6 = sitodp i32 %zext_ln120_26

]]></Node>
<StgValue><ssdm name="conv_6"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="1855" st_id="203" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="64" op_0_bw="32">
<![CDATA[
for.body107.6.split_ifconv:10 %conv_6 = sitodp i32 %zext_ln120_26

]]></Node>
<StgValue><ssdm name="conv_6"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="1856" st_id="204" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="64" op_0_bw="32">
<![CDATA[
for.body107.6.split_ifconv:10 %conv_6 = sitodp i32 %zext_ln120_26

]]></Node>
<StgValue><ssdm name="conv_6"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="1857" st_id="205" stage="7" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.6.split_ifconv:11 %mul108_6 = dmul i64 %conv_6, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul108_6"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="1858" st_id="206" stage="6" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.6.split_ifconv:11 %mul108_6 = dmul i64 %conv_6, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul108_6"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="1859" st_id="207" stage="5" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.6.split_ifconv:11 %mul108_6 = dmul i64 %conv_6, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul108_6"/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="1860" st_id="208" stage="4" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.6.split_ifconv:11 %mul108_6 = dmul i64 %conv_6, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul108_6"/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="1861" st_id="209" stage="3" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.6.split_ifconv:11 %mul108_6 = dmul i64 %conv_6, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul108_6"/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="1862" st_id="210" stage="2" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.6.split_ifconv:11 %mul108_6 = dmul i64 %conv_6, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul108_6"/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="1863" st_id="211" stage="1" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.6.split_ifconv:11 %mul108_6 = dmul i64 %conv_6, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul108_6"/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="1864" st_id="212" stage="7" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.6.split_ifconv:12 %mul110_6 = dmul i64 %mul108_6, i64 3

]]></Node>
<StgValue><ssdm name="mul110_6"/></StgValue>
</operation>
</state>

<state id="213" st_id="213">

<operation id="1865" st_id="213" stage="6" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.6.split_ifconv:12 %mul110_6 = dmul i64 %mul108_6, i64 3

]]></Node>
<StgValue><ssdm name="mul110_6"/></StgValue>
</operation>
</state>

<state id="214" st_id="214">

<operation id="1866" st_id="214" stage="5" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.6.split_ifconv:12 %mul110_6 = dmul i64 %mul108_6, i64 3

]]></Node>
<StgValue><ssdm name="mul110_6"/></StgValue>
</operation>
</state>

<state id="215" st_id="215">

<operation id="1867" st_id="215" stage="4" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.6.split_ifconv:12 %mul110_6 = dmul i64 %mul108_6, i64 3

]]></Node>
<StgValue><ssdm name="mul110_6"/></StgValue>
</operation>
</state>

<state id="216" st_id="216">

<operation id="1868" st_id="216" stage="3" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.6.split_ifconv:12 %mul110_6 = dmul i64 %mul108_6, i64 3

]]></Node>
<StgValue><ssdm name="mul110_6"/></StgValue>
</operation>
</state>

<state id="217" st_id="217">

<operation id="1869" st_id="217" stage="2" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.6.split_ifconv:12 %mul110_6 = dmul i64 %mul108_6, i64 3

]]></Node>
<StgValue><ssdm name="mul110_6"/></StgValue>
</operation>
</state>

<state id="218" st_id="218">

<operation id="1870" st_id="218" stage="1" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.6.split_ifconv:12 %mul110_6 = dmul i64 %mul108_6, i64 3

]]></Node>
<StgValue><ssdm name="mul110_6"/></StgValue>
</operation>
</state>

<state id="219" st_id="219">

<operation id="1871" st_id="219" stage="7" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.6.split_ifconv:13 %pf_6 = dmul i64 %mul110_6, i64 0.03125

]]></Node>
<StgValue><ssdm name="pf_6"/></StgValue>
</operation>
</state>

<state id="220" st_id="220">

<operation id="1872" st_id="220" stage="6" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.6.split_ifconv:13 %pf_6 = dmul i64 %mul110_6, i64 0.03125

]]></Node>
<StgValue><ssdm name="pf_6"/></StgValue>
</operation>
</state>

<state id="221" st_id="221">

<operation id="1873" st_id="221" stage="5" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.6.split_ifconv:13 %pf_6 = dmul i64 %mul110_6, i64 0.03125

]]></Node>
<StgValue><ssdm name="pf_6"/></StgValue>
</operation>
</state>

<state id="222" st_id="222">

<operation id="1874" st_id="222" stage="4" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.6.split_ifconv:13 %pf_6 = dmul i64 %mul110_6, i64 0.03125

]]></Node>
<StgValue><ssdm name="pf_6"/></StgValue>
</operation>
</state>

<state id="223" st_id="223">

<operation id="1875" st_id="223" stage="3" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.6.split_ifconv:13 %pf_6 = dmul i64 %mul110_6, i64 0.03125

]]></Node>
<StgValue><ssdm name="pf_6"/></StgValue>
</operation>
</state>

<state id="224" st_id="224">

<operation id="1876" st_id="224" stage="2" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.6.split_ifconv:13 %pf_6 = dmul i64 %mul110_6, i64 0.03125

]]></Node>
<StgValue><ssdm name="pf_6"/></StgValue>
</operation>
</state>

<state id="225" st_id="225">

<operation id="1877" st_id="225" stage="1" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.6.split_ifconv:13 %pf_6 = dmul i64 %mul110_6, i64 0.03125

]]></Node>
<StgValue><ssdm name="pf_6"/></StgValue>
</operation>
</state>

<state id="226" st_id="226">

<operation id="1878" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="64" op_0_bw="64">
<![CDATA[
for.body107.6.split_ifconv:14 %bitcast_ln724_6 = bitcast i64 %pf_6

]]></Node>
<StgValue><ssdm name="bitcast_ln724_6"/></StgValue>
</operation>

<operation id="1879" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="63" op_0_bw="64">
<![CDATA[
for.body107.6.split_ifconv:15 %trunc_ln120_37 = trunc i64 %bitcast_ln724_6

]]></Node>
<StgValue><ssdm name="trunc_ln120_37"/></StgValue>
</operation>

<operation id="1880" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body107.6.split_ifconv:16 %tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724_6, i32 63

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="1881" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body107.6.split_ifconv:17 %tmp_17 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724_6, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="1882" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="12" op_0_bw="11">
<![CDATA[
for.body107.6.split_ifconv:18 %zext_ln120_18 = zext i11 %tmp_17

]]></Node>
<StgValue><ssdm name="zext_ln120_18"/></StgValue>
</operation>

<operation id="1883" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="52" op_0_bw="64">
<![CDATA[
for.body107.6.split_ifconv:19 %trunc_ln120_38 = trunc i64 %bitcast_ln724_6

]]></Node>
<StgValue><ssdm name="trunc_ln120_38"/></StgValue>
</operation>

<operation id="1884" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
for.body107.6.split_ifconv:20 %zext_ln120_27_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln120_38

]]></Node>
<StgValue><ssdm name="zext_ln120_27_cast"/></StgValue>
</operation>

<operation id="1885" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="54" op_0_bw="53">
<![CDATA[
for.body107.6.split_ifconv:21 %zext_ln120_27 = zext i53 %zext_ln120_27_cast

]]></Node>
<StgValue><ssdm name="zext_ln120_27"/></StgValue>
</operation>

<operation id="1886" st_id="226" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.body107.6.split_ifconv:22 %sub_ln120_18 = sub i54 0, i54 %zext_ln120_27

]]></Node>
<StgValue><ssdm name="sub_ln120_18"/></StgValue>
</operation>

<operation id="1887" st_id="226" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
for.body107.6.split_ifconv:23 %select_ln120_24 = select i1 %tmp_19, i54 %sub_ln120_18, i54 %zext_ln120_27

]]></Node>
<StgValue><ssdm name="select_ln120_24"/></StgValue>
</operation>

<operation id="1888" st_id="226" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.body107.6.split_ifconv:24 %icmp_ln120_30 = icmp_eq  i63 %trunc_ln120_37, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln120_30"/></StgValue>
</operation>

<operation id="1889" st_id="226" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body107.6.split_ifconv:25 %sub_ln120_19 = sub i12 1075, i12 %zext_ln120_18

]]></Node>
<StgValue><ssdm name="sub_ln120_19"/></StgValue>
</operation>

<operation id="1890" st_id="226" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body107.6.split_ifconv:26 %icmp_ln120_31 = icmp_sgt  i12 %sub_ln120_19, i12 12

]]></Node>
<StgValue><ssdm name="icmp_ln120_31"/></StgValue>
</operation>

<operation id="1891" st_id="226" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body107.6.split_ifconv:27 %add_ln120_6 = add i12 %sub_ln120_19, i12 4084

]]></Node>
<StgValue><ssdm name="add_ln120_6"/></StgValue>
</operation>

<operation id="1892" st_id="226" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body107.6.split_ifconv:28 %sub_ln120_20 = sub i12 12, i12 %sub_ln120_19

]]></Node>
<StgValue><ssdm name="sub_ln120_20"/></StgValue>
</operation>

<operation id="1893" st_id="226" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.body107.6.split_ifconv:29 %select_ln120_25 = select i1 %icmp_ln120_31, i12 %add_ln120_6, i12 %sub_ln120_20

]]></Node>
<StgValue><ssdm name="select_ln120_25"/></StgValue>
</operation>

<operation id="1894" st_id="226" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body107.6.split_ifconv:31 %icmp_ln120_32 = icmp_eq  i12 %sub_ln120_19, i12 12

]]></Node>
<StgValue><ssdm name="icmp_ln120_32"/></StgValue>
</operation>

<operation id="1895" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="16" op_0_bw="54">
<![CDATA[
for.body107.6.split_ifconv:32 %angle_54 = trunc i54 %select_ln120_24

]]></Node>
<StgValue><ssdm name="angle_54"/></StgValue>
</operation>

<operation id="1896" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body107.6.split_ifconv:40 %tmp_21 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %select_ln120_25, i32 4, i32 11

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="1897" st_id="226" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body107.6.split_ifconv:41 %icmp_ln120_34 = icmp_eq  i8 %tmp_21, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln120_34"/></StgValue>
</operation>
</state>

<state id="227" st_id="227">

<operation id="1898" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="32" op_0_bw="12">
<![CDATA[
for.body107.6.split_ifconv:30 %sext_ln120_12 = sext i12 %select_ln120_25

]]></Node>
<StgValue><ssdm name="sext_ln120_12"/></StgValue>
</operation>

<operation id="1899" st_id="227" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body107.6.split_ifconv:33 %icmp_ln120_33 = icmp_ult  i12 %select_ln120_25, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln120_33"/></StgValue>
</operation>

<operation id="1900" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="54" op_0_bw="32">
<![CDATA[
for.body107.6.split_ifconv:34 %zext_ln120_28 = zext i32 %sext_ln120_12

]]></Node>
<StgValue><ssdm name="zext_ln120_28"/></StgValue>
</operation>

<operation id="1901" st_id="227" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.body107.6.split_ifconv:35 %ashr_ln120_6 = ashr i54 %select_ln120_24, i54 %zext_ln120_28

]]></Node>
<StgValue><ssdm name="ashr_ln120_6"/></StgValue>
</operation>

<operation id="1902" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="16" op_0_bw="54">
<![CDATA[
for.body107.6.split_ifconv:36 %angle_55 = trunc i54 %ashr_ln120_6

]]></Node>
<StgValue><ssdm name="angle_55"/></StgValue>
</operation>

<operation id="1903" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body107.6.split_ifconv:37 %angle_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724_6, i32 63

]]></Node>
<StgValue><ssdm name="angle_56"/></StgValue>
</operation>

<operation id="1904" st_id="227" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.6.split_ifconv:38 %select_ln120_52 = select i1 %angle_56, i16 65535, i16 0

]]></Node>
<StgValue><ssdm name="select_ln120_52"/></StgValue>
</operation>

<operation id="1905" st_id="227" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.6.split_ifconv:39 %angle_57 = select i1 %icmp_ln120_33, i16 %angle_55, i16 %select_ln120_52

]]></Node>
<StgValue><ssdm name="angle_57"/></StgValue>
</operation>

<operation id="1906" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_34" val="1"/>
<literal name="icmp_ln120_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="16" op_0_bw="32">
<![CDATA[
for.body107.6.split_ifconv:42 %sext_ln120_12cast = trunc i32 %sext_ln120_12

]]></Node>
<StgValue><ssdm name="sext_ln120_12cast"/></StgValue>
</operation>

<operation id="1907" st_id="227" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_34" val="1"/>
<literal name="icmp_ln120_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body107.6.split_ifconv:43 %shl_ln120_6 = shl i16 %angle_54, i16 %sext_ln120_12cast

]]></Node>
<StgValue><ssdm name="shl_ln120_6"/></StgValue>
</operation>

<operation id="1908" st_id="227" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.6.split_ifconv:44 %angle_59 = select i1 %icmp_ln120_34, i16 %shl_ln120_6, i16 0

]]></Node>
<StgValue><ssdm name="angle_59"/></StgValue>
</operation>

<operation id="1909" st_id="227" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.6.split_ifconv:45 %angle_60 = select i1 %icmp_ln120_30, i16 0, i16 %angle_59

]]></Node>
<StgValue><ssdm name="angle_60"/></StgValue>
</operation>

<operation id="1910" st_id="227" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body107.6.split_ifconv:46 %xor_ln120_12 = xor i1 %icmp_ln120_30, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln120_12"/></StgValue>
</operation>

<operation id="1911" st_id="227" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body107.6.split_ifconv:47 %and_ln120_12 = and i1 %icmp_ln120_32, i1 %xor_ln120_12

]]></Node>
<StgValue><ssdm name="and_ln120_12"/></StgValue>
</operation>

<operation id="1912" st_id="227" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.6.split_ifconv:48 %angle_61 = select i1 %and_ln120_12, i16 %angle_54, i16 %angle_60

]]></Node>
<StgValue><ssdm name="angle_61"/></StgValue>
</operation>

<operation id="1913" st_id="227" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body107.6.split_ifconv:49 %or_ln120_6 = or i1 %icmp_ln120_30, i1 %icmp_ln120_32

]]></Node>
<StgValue><ssdm name="or_ln120_6"/></StgValue>
</operation>

<operation id="1914" st_id="227" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body107.6.split_ifconv:50 %xor_ln120_13 = xor i1 %or_ln120_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln120_13"/></StgValue>
</operation>

<operation id="1915" st_id="227" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body107.6.split_ifconv:51 %and_ln120_13 = and i1 %icmp_ln120_31, i1 %xor_ln120_13

]]></Node>
<StgValue><ssdm name="and_ln120_13"/></StgValue>
</operation>

<operation id="1916" st_id="227" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.6.split_ifconv:52 %angle_62 = select i1 %and_ln120_13, i16 %angle_57, i16 %angle_61

]]></Node>
<StgValue><ssdm name="angle_62"/></StgValue>
</operation>
</state>

<state id="228" st_id="228">

<operation id="1917" st_id="228" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="126" op_3_bw="0">
<![CDATA[
for.body107.6.split_ifconv:53 %call_ret_i6 = call i28 @generic_sincos<16, 4>, i16 %angle_62, i126 %cordic_apfixed_circ_table_arctan_128

]]></Node>
<StgValue><ssdm name="call_ret_i6"/></StgValue>
</operation>
</state>

<state id="229" st_id="229">

<operation id="1918" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body107.6.split_ifconv:0 %w_real_3_39_load_1 = load i16 %w_real_3_39

]]></Node>
<StgValue><ssdm name="w_real_3_39_load_1"/></StgValue>
</operation>

<operation id="1919" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body107.6.split_ifconv:1 %w_real_3_40_load_1 = load i16 %w_real_3_40

]]></Node>
<StgValue><ssdm name="w_real_3_40_load_1"/></StgValue>
</operation>

<operation id="1920" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body107.6.split_ifconv:2 %w_real_3_41_load_1 = load i16 %w_real_3_41

]]></Node>
<StgValue><ssdm name="w_real_3_41_load_1"/></StgValue>
</operation>

<operation id="1921" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body107.6.split_ifconv:3 %w_imag_3_39_load_1 = load i16 %w_imag_3_39

]]></Node>
<StgValue><ssdm name="w_imag_3_39_load_1"/></StgValue>
</operation>

<operation id="1922" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body107.6.split_ifconv:4 %w_imag_3_40_load_1 = load i16 %w_imag_3_40

]]></Node>
<StgValue><ssdm name="w_imag_3_40_load_1"/></StgValue>
</operation>

<operation id="1923" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body107.6.split_ifconv:5 %w_imag_3_41_load_1 = load i16 %w_imag_3_41

]]></Node>
<StgValue><ssdm name="w_imag_3_41_load_1"/></StgValue>
</operation>

<operation id="1924" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body107.6.split_ifconv:6 %speclooptripcount_ln118 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln118"/></StgValue>
</operation>

<operation id="1925" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body107.6.split_ifconv:7 %specloopname_ln118 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln118"/></StgValue>
</operation>

<operation id="1926" st_id="229" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="126" op_3_bw="0">
<![CDATA[
for.body107.6.split_ifconv:53 %call_ret_i6 = call i28 @generic_sincos<16, 4>, i16 %angle_62, i126 %cordic_apfixed_circ_table_arctan_128

]]></Node>
<StgValue><ssdm name="call_ret_i6"/></StgValue>
</operation>

<operation id="1927" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="14" op_0_bw="28">
<![CDATA[
for.body107.6.split_ifconv:54 %w_real_1_6 = extractvalue i28 %call_ret_i6

]]></Node>
<StgValue><ssdm name="w_real_1_6"/></StgValue>
</operation>

<operation id="1928" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="16" op_0_bw="14">
<![CDATA[
for.body107.6.split_ifconv:55 %sext_ln121_6 = sext i14 %w_real_1_6

]]></Node>
<StgValue><ssdm name="sext_ln121_6"/></StgValue>
</operation>

<operation id="1929" st_id="229" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body107.6.split_ifconv:56 %icmp_ln121_12 = icmp_eq  i2 %trunc_ln120_36, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln121_12"/></StgValue>
</operation>

<operation id="1930" st_id="229" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body107.6.split_ifconv:57 %icmp_ln121_13 = icmp_eq  i2 %trunc_ln120_36, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln121_13"/></StgValue>
</operation>

<operation id="1931" st_id="229" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body107.6.split_ifconv:58 %or_ln121_6 = or i1 %icmp_ln121_12, i1 %icmp_ln121_13

]]></Node>
<StgValue><ssdm name="or_ln121_6"/></StgValue>
</operation>

<operation id="1932" st_id="229" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.6.split_ifconv:59 %w_real_3_56 = select i1 %or_ln121_6, i16 %w_real_3_41_load_1, i16 %sext_ln121_6

]]></Node>
<StgValue><ssdm name="w_real_3_56"/></StgValue>
</operation>

<operation id="1933" st_id="229" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.6.split_ifconv:60 %w_real_3_57 = select i1 %icmp_ln121_13, i16 %sext_ln121_6, i16 %w_real_3_40_load_1

]]></Node>
<StgValue><ssdm name="w_real_3_57"/></StgValue>
</operation>

<operation id="1934" st_id="229" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.6.split_ifconv:61 %w_real_3_58 = select i1 %icmp_ln121_12, i16 %sext_ln121_6, i16 %w_real_3_39_load_1

]]></Node>
<StgValue><ssdm name="w_real_3_58"/></StgValue>
</operation>

<operation id="1935" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="14" op_0_bw="28">
<![CDATA[
for.body107.6.split_ifconv:62 %w_imag_1_6 = extractvalue i28 %call_ret_i6

]]></Node>
<StgValue><ssdm name="w_imag_1_6"/></StgValue>
</operation>

<operation id="1936" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="16" op_0_bw="14">
<![CDATA[
for.body107.6.split_ifconv:63 %sext_ln122_6 = sext i14 %w_imag_1_6

]]></Node>
<StgValue><ssdm name="sext_ln122_6"/></StgValue>
</operation>

<operation id="1937" st_id="229" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.6.split_ifconv:64 %w_imag_3_56 = select i1 %or_ln121_6, i16 %w_imag_3_41_load_1, i16 %sext_ln122_6

]]></Node>
<StgValue><ssdm name="w_imag_3_56"/></StgValue>
</operation>

<operation id="1938" st_id="229" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.6.split_ifconv:65 %w_imag_3_57 = select i1 %icmp_ln121_13, i16 %sext_ln122_6, i16 %w_imag_3_40_load_1

]]></Node>
<StgValue><ssdm name="w_imag_3_57"/></StgValue>
</operation>

<operation id="1939" st_id="229" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.6.split_ifconv:66 %w_imag_3_58 = select i1 %icmp_ln121_12, i16 %sext_ln122_6, i16 %w_imag_3_39_load_1

]]></Node>
<StgValue><ssdm name="w_imag_3_58"/></StgValue>
</operation>

<operation id="1940" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body107.6.split_ifconv:68 %store_ln118 = store i16 %w_imag_3_56, i16 %w_imag_3_41

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="1941" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body107.6.split_ifconv:69 %store_ln118 = store i16 %w_imag_3_57, i16 %w_imag_3_40

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="1942" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body107.6.split_ifconv:70 %store_ln118 = store i16 %w_imag_3_58, i16 %w_imag_3_39

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="1943" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body107.6.split_ifconv:71 %store_ln118 = store i16 %w_real_3_56, i16 %w_real_3_41

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="1944" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body107.6.split_ifconv:72 %store_ln118 = store i16 %w_real_3_57, i16 %w_real_3_40

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="1945" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body107.6.split_ifconv:73 %store_ln118 = store i16 %w_real_3_58, i16 %w_real_3_39

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="1946" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="0" op_0_bw="0">
<![CDATA[
for.body107.6.split_ifconv:75 %br_ln118 = br void %for.body107.6

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>
</state>

<state id="230" st_id="230">

<operation id="1947" st_id="230" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.6:23 %mul_ln10_37 = mul i28 %sext_ln10_74, i28 %sext_ln10_75

]]></Node>
<StgValue><ssdm name="mul_ln10_37"/></StgValue>
</operation>

<operation id="1948" st_id="230" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.6:27 %mul_ln11_37 = mul i28 %sext_ln10_72, i28 %sext_ln10_75

]]></Node>
<StgValue><ssdm name="mul_ln11_37"/></StgValue>
</operation>

<operation id="1949" st_id="230" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.6:35 %mul_ln10_39 = mul i28 %sext_ln10_78, i28 %sext_ln10_79

]]></Node>
<StgValue><ssdm name="mul_ln10_39"/></StgValue>
</operation>

<operation id="1950" st_id="230" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.6:39 %mul_ln11_39 = mul i28 %sext_ln10_76, i28 %sext_ln10_79

]]></Node>
<StgValue><ssdm name="mul_ln11_39"/></StgValue>
</operation>

<operation id="1951" st_id="230" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.6:47 %mul_ln10_41 = mul i28 %sext_ln10_82, i28 %sext_ln10_83

]]></Node>
<StgValue><ssdm name="mul_ln10_41"/></StgValue>
</operation>

<operation id="1952" st_id="230" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.6:51 %mul_ln11_41 = mul i28 %sext_ln10_80, i28 %sext_ln10_83

]]></Node>
<StgValue><ssdm name="mul_ln11_41"/></StgValue>
</operation>

<operation id="1953" st_id="230" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16">
<![CDATA[
for.end126.6:60 %call_ln10 = call void @fft32_Pipeline_11, i16 %w_imag_3_41_load, i16 %w_imag_3_40_load, i16 %w_imag_3_39_load, i16 %w_real_3_41_load, i16 %w_real_3_40_load, i16 %w_real_3_39_load, i16 %w_real_3_51, i16 %w_real_3_47, i16 %w_real_3_46, i16 %w_imag_3_51, i16 %w_imag_3_47, i16 %w_imag_3_46

]]></Node>
<StgValue><ssdm name="call_ln10"/></StgValue>
</operation>
</state>

<state id="231" st_id="231">

<operation id="1954" st_id="231" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.6:23 %mul_ln10_37 = mul i28 %sext_ln10_74, i28 %sext_ln10_75

]]></Node>
<StgValue><ssdm name="mul_ln10_37"/></StgValue>
</operation>

<operation id="1955" st_id="231" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.6:24 %sub_ln10_18 = sub i28 %mul_ln10_36, i28 %mul_ln10_37

]]></Node>
<StgValue><ssdm name="sub_ln10_18"/></StgValue>
</operation>

<operation id="1956" st_id="231" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.6:27 %mul_ln11_37 = mul i28 %sext_ln10_72, i28 %sext_ln10_75

]]></Node>
<StgValue><ssdm name="mul_ln11_37"/></StgValue>
</operation>

<operation id="1957" st_id="231" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.6:28 %add_ln11_18 = add i28 %mul_ln11_36, i28 %mul_ln11_37

]]></Node>
<StgValue><ssdm name="add_ln11_18"/></StgValue>
</operation>

<operation id="1958" st_id="231" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.6:35 %mul_ln10_39 = mul i28 %sext_ln10_78, i28 %sext_ln10_79

]]></Node>
<StgValue><ssdm name="mul_ln10_39"/></StgValue>
</operation>

<operation id="1959" st_id="231" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.6:36 %sub_ln10_19 = sub i28 %mul_ln10_38, i28 %mul_ln10_39

]]></Node>
<StgValue><ssdm name="sub_ln10_19"/></StgValue>
</operation>

<operation id="1960" st_id="231" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.6:39 %mul_ln11_39 = mul i28 %sext_ln10_76, i28 %sext_ln10_79

]]></Node>
<StgValue><ssdm name="mul_ln11_39"/></StgValue>
</operation>

<operation id="1961" st_id="231" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.6:40 %add_ln11_19 = add i28 %mul_ln11_38, i28 %mul_ln11_39

]]></Node>
<StgValue><ssdm name="add_ln11_19"/></StgValue>
</operation>

<operation id="1962" st_id="231" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.6:47 %mul_ln10_41 = mul i28 %sext_ln10_82, i28 %sext_ln10_83

]]></Node>
<StgValue><ssdm name="mul_ln10_41"/></StgValue>
</operation>

<operation id="1963" st_id="231" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.6:48 %sub_ln10_20 = sub i28 %mul_ln10_40, i28 %mul_ln10_41

]]></Node>
<StgValue><ssdm name="sub_ln10_20"/></StgValue>
</operation>

<operation id="1964" st_id="231" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.6:51 %mul_ln11_41 = mul i28 %sext_ln10_80, i28 %sext_ln10_83

]]></Node>
<StgValue><ssdm name="mul_ln11_41"/></StgValue>
</operation>

<operation id="1965" st_id="231" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.6:52 %add_ln11_20 = add i28 %mul_ln11_40, i28 %mul_ln11_41

]]></Node>
<StgValue><ssdm name="add_ln11_20"/></StgValue>
</operation>
</state>

<state id="232" st_id="232">

<operation id="1966" st_id="232" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.6:17 %a_imag_13 = add i16 %ci0_5, i16 %ai0_6

]]></Node>
<StgValue><ssdm name="a_imag_13"/></StgValue>
</operation>

<operation id="1967" st_id="232" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.6:24 %sub_ln10_18 = sub i28 %mul_ln10_36, i28 %mul_ln10_37

]]></Node>
<StgValue><ssdm name="sub_ln10_18"/></StgValue>
</operation>

<operation id="1968" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end126.6:25 %br_6 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_18, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="br_6"/></StgValue>
</operation>

<operation id="1969" st_id="232" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.6:28 %add_ln11_18 = add i28 %mul_ln11_36, i28 %mul_ln11_37

]]></Node>
<StgValue><ssdm name="add_ln11_18"/></StgValue>
</operation>

<operation id="1970" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end126.6:29 %bi_6 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_18, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="bi_6"/></StgValue>
</operation>

<operation id="1971" st_id="232" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.6:36 %sub_ln10_19 = sub i28 %mul_ln10_38, i28 %mul_ln10_39

]]></Node>
<StgValue><ssdm name="sub_ln10_19"/></StgValue>
</operation>

<operation id="1972" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end126.6:37 %cr_6 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_19, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="cr_6"/></StgValue>
</operation>

<operation id="1973" st_id="232" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.6:40 %add_ln11_19 = add i28 %mul_ln11_38, i28 %mul_ln11_39

]]></Node>
<StgValue><ssdm name="add_ln11_19"/></StgValue>
</operation>

<operation id="1974" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end126.6:41 %ci_6 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_19, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="ci_6"/></StgValue>
</operation>

<operation id="1975" st_id="232" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.6:48 %sub_ln10_20 = sub i28 %mul_ln10_40, i28 %mul_ln10_41

]]></Node>
<StgValue><ssdm name="sub_ln10_20"/></StgValue>
</operation>

<operation id="1976" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end126.6:49 %dr_6 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_20, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="dr_6"/></StgValue>
</operation>

<operation id="1977" st_id="232" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.6:52 %add_ln11_20 = add i28 %mul_ln11_40, i28 %mul_ln11_41

]]></Node>
<StgValue><ssdm name="add_ln11_20"/></StgValue>
</operation>

<operation id="1978" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end126.6:53 %di_6 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_20, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="di_6"/></StgValue>
</operation>

<operation id="1979" st_id="232" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.6:54 %ar0_6 = add i16 %br_6, i16 %stage1_real_24_loc_load

]]></Node>
<StgValue><ssdm name="ar0_6"/></StgValue>
</operation>

<operation id="1980" st_id="232" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.6:55 %ar1_6 = sub i16 %stage1_real_24_loc_load, i16 %br_6

]]></Node>
<StgValue><ssdm name="ar1_6"/></StgValue>
</operation>

<operation id="1981" st_id="232" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.6:56 %cr0_6 = add i16 %dr_6, i16 %cr_6

]]></Node>
<StgValue><ssdm name="cr0_6"/></StgValue>
</operation>

<operation id="1982" st_id="232" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.6:57 %ci0_6 = add i16 %di_6, i16 %ci_6

]]></Node>
<StgValue><ssdm name="ci0_6"/></StgValue>
</operation>

<operation id="1983" st_id="232" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.6:58 %cr1_6 = sub i16 %cr_6, i16 %dr_6

]]></Node>
<StgValue><ssdm name="cr1_6"/></StgValue>
</operation>

<operation id="1984" st_id="232" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.6:59 %ci1_6 = sub i16 %ci_6, i16 %di_6

]]></Node>
<StgValue><ssdm name="ci1_6"/></StgValue>
</operation>

<operation id="1985" st_id="232" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.6:61 %stage2_imag_76 = sub i16 %ai0_6, i16 %ci0_5

]]></Node>
<StgValue><ssdm name="stage2_imag_76"/></StgValue>
</operation>

<operation id="1986" st_id="232" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.6:62 %stage2_imag_75 = sub i16 %ai1_6, i16 %cr1_5

]]></Node>
<StgValue><ssdm name="stage2_imag_75"/></StgValue>
</operation>

<operation id="1987" st_id="232" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.6:63 %ai0_7 = add i16 %bi_6, i16 %stage1_imag_24_loc_load

]]></Node>
<StgValue><ssdm name="ai0_7"/></StgValue>
</operation>

<operation id="1988" st_id="232" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.6:64 %ai1_7 = sub i16 %stage1_imag_24_loc_load, i16 %bi_6

]]></Node>
<StgValue><ssdm name="ai1_7"/></StgValue>
</operation>

<operation id="1989" st_id="232" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.6:65 %stage2_real_79 = sub i16 %ar0_6, i16 %cr0_6

]]></Node>
<StgValue><ssdm name="stage2_real_79"/></StgValue>
</operation>

<operation id="1990" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="0" op_0_bw="0">
<![CDATA[
for.end126.6:67 %br_ln118 = br void %for.body107.7

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>
</state>

<state id="233" st_id="233">

<operation id="1991" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.body107.7:0 %k_15 = load i3 %k_7

]]></Node>
<StgValue><ssdm name="k_15"/></StgValue>
</operation>

<operation id="1992" st_id="233" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body107.7:1 %icmp_ln118_7 = icmp_eq  i3 %k_15, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln118_7"/></StgValue>
</operation>

<operation id="1993" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body107.7:2 %br_ln118 = br i1 %icmp_ln118_7, void %for.body107.7.split_ifconv, void %for.end126.7

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>

<operation id="1994" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="2" op_0_bw="3">
<![CDATA[
for.body107.7.split_ifconv:8 %trunc_ln120_42 = trunc i3 %k_15

]]></Node>
<StgValue><ssdm name="trunc_ln120_42"/></StgValue>
</operation>

<operation id="1995" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="32" op_0_bw="2">
<![CDATA[
for.body107.7.split_ifconv:9 %zext_ln120_29 = zext i2 %trunc_ln120_42

]]></Node>
<StgValue><ssdm name="zext_ln120_29"/></StgValue>
</operation>

<operation id="1996" st_id="233" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="64" op_0_bw="32">
<![CDATA[
for.body107.7.split_ifconv:10 %conv_7 = sitodp i32 %zext_ln120_29

]]></Node>
<StgValue><ssdm name="conv_7"/></StgValue>
</operation>

<operation id="1997" st_id="233" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body107.7.split_ifconv:67 %add_ln118_7 = add i3 %k_15, i3 1

]]></Node>
<StgValue><ssdm name="add_ln118_7"/></StgValue>
</operation>

<operation id="1998" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body107.7.split_ifconv:74 %store_ln118 = store i3 %add_ln118_7, i3 %k_7

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="1999" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.end126.7:0 %w_real_3_46_load = load i16 %w_real_3_46

]]></Node>
<StgValue><ssdm name="w_real_3_46_load"/></StgValue>
</operation>

<operation id="2000" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.end126.7:1 %w_real_3_47_load = load i16 %w_real_3_47

]]></Node>
<StgValue><ssdm name="w_real_3_47_load"/></StgValue>
</operation>

<operation id="2001" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.end126.7:2 %w_real_3_51_load = load i16 %w_real_3_51

]]></Node>
<StgValue><ssdm name="w_real_3_51_load"/></StgValue>
</operation>

<operation id="2002" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.end126.7:3 %w_imag_3_46_load = load i16 %w_imag_3_46

]]></Node>
<StgValue><ssdm name="w_imag_3_46_load"/></StgValue>
</operation>

<operation id="2003" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.end126.7:4 %w_imag_3_47_load = load i16 %w_imag_3_47

]]></Node>
<StgValue><ssdm name="w_imag_3_47_load"/></StgValue>
</operation>

<operation id="2004" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.end126.7:5 %w_imag_3_51_load = load i16 %w_imag_3_51

]]></Node>
<StgValue><ssdm name="w_imag_3_51_load"/></StgValue>
</operation>

<operation id="2005" st_id="233" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.7:6 %stage2_imag_77 = add i16 %cr1_5, i16 %ai1_6

]]></Node>
<StgValue><ssdm name="stage2_imag_77"/></StgValue>
</operation>

<operation id="2006" st_id="233" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.7:7 %a_real_14 = add i16 %cr0_6, i16 %ar0_6

]]></Node>
<StgValue><ssdm name="a_real_14"/></StgValue>
</operation>

<operation id="2007" st_id="233" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.7:8 %stage2_real_78 = add i16 %ci1_6, i16 %ar1_6

]]></Node>
<StgValue><ssdm name="stage2_real_78"/></StgValue>
</operation>

<operation id="2008" st_id="233" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.7:9 %stage2_real_80 = sub i16 %ar1_6, i16 %ci1_6

]]></Node>
<StgValue><ssdm name="stage2_real_80"/></StgValue>
</operation>

<operation id="2009" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="28" op_0_bw="16">
<![CDATA[
for.end126.7:14 %sext_ln10_84 = sext i16 %w_real_3_46_load

]]></Node>
<StgValue><ssdm name="sext_ln10_84"/></StgValue>
</operation>

<operation id="2010" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="28" op_0_bw="16">
<![CDATA[
for.end126.7:15 %sext_ln10_85 = sext i16 %stage1_real_29_loc_load

]]></Node>
<StgValue><ssdm name="sext_ln10_85"/></StgValue>
</operation>

<operation id="2011" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="28" op_0_bw="16">
<![CDATA[
for.end126.7:16 %sext_ln10_86 = sext i16 %w_imag_3_46_load

]]></Node>
<StgValue><ssdm name="sext_ln10_86"/></StgValue>
</operation>

<operation id="2012" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="28" op_0_bw="16">
<![CDATA[
for.end126.7:17 %sext_ln10_87 = sext i16 %stage1_imag_29_loc_load

]]></Node>
<StgValue><ssdm name="sext_ln10_87"/></StgValue>
</operation>

<operation id="2013" st_id="233" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:18 %mul_ln10_42 = mul i28 %sext_ln10_84, i28 %sext_ln10_85

]]></Node>
<StgValue><ssdm name="mul_ln10_42"/></StgValue>
</operation>

<operation id="2014" st_id="233" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:19 %mul_ln10_43 = mul i28 %sext_ln10_86, i28 %sext_ln10_87

]]></Node>
<StgValue><ssdm name="mul_ln10_43"/></StgValue>
</operation>

<operation id="2015" st_id="233" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:22 %mul_ln11_42 = mul i28 %sext_ln10_86, i28 %sext_ln10_85

]]></Node>
<StgValue><ssdm name="mul_ln11_42"/></StgValue>
</operation>

<operation id="2016" st_id="233" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:23 %mul_ln11_43 = mul i28 %sext_ln10_84, i28 %sext_ln10_87

]]></Node>
<StgValue><ssdm name="mul_ln11_43"/></StgValue>
</operation>

<operation id="2017" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="28" op_0_bw="16">
<![CDATA[
for.end126.7:26 %sext_ln10_88 = sext i16 %w_real_3_47_load

]]></Node>
<StgValue><ssdm name="sext_ln10_88"/></StgValue>
</operation>

<operation id="2018" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="28" op_0_bw="16">
<![CDATA[
for.end126.7:27 %sext_ln10_89 = sext i16 %stage1_real_30_loc_load

]]></Node>
<StgValue><ssdm name="sext_ln10_89"/></StgValue>
</operation>

<operation id="2019" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="28" op_0_bw="16">
<![CDATA[
for.end126.7:28 %sext_ln10_90 = sext i16 %w_imag_3_47_load

]]></Node>
<StgValue><ssdm name="sext_ln10_90"/></StgValue>
</operation>

<operation id="2020" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="28" op_0_bw="16">
<![CDATA[
for.end126.7:29 %sext_ln10_91 = sext i16 %stage1_imag_30_loc_load

]]></Node>
<StgValue><ssdm name="sext_ln10_91"/></StgValue>
</operation>

<operation id="2021" st_id="233" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:30 %mul_ln10_44 = mul i28 %sext_ln10_88, i28 %sext_ln10_89

]]></Node>
<StgValue><ssdm name="mul_ln10_44"/></StgValue>
</operation>

<operation id="2022" st_id="233" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:31 %mul_ln10_45 = mul i28 %sext_ln10_90, i28 %sext_ln10_91

]]></Node>
<StgValue><ssdm name="mul_ln10_45"/></StgValue>
</operation>

<operation id="2023" st_id="233" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:34 %mul_ln11_44 = mul i28 %sext_ln10_90, i28 %sext_ln10_89

]]></Node>
<StgValue><ssdm name="mul_ln11_44"/></StgValue>
</operation>

<operation id="2024" st_id="233" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:35 %mul_ln11_45 = mul i28 %sext_ln10_88, i28 %sext_ln10_91

]]></Node>
<StgValue><ssdm name="mul_ln11_45"/></StgValue>
</operation>

<operation id="2025" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="28" op_0_bw="16">
<![CDATA[
for.end126.7:38 %sext_ln10_92 = sext i16 %w_real_3_51_load

]]></Node>
<StgValue><ssdm name="sext_ln10_92"/></StgValue>
</operation>

<operation id="2026" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="28" op_0_bw="16">
<![CDATA[
for.end126.7:39 %sext_ln10_93 = sext i16 %stage1_real_31_loc_load

]]></Node>
<StgValue><ssdm name="sext_ln10_93"/></StgValue>
</operation>

<operation id="2027" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="28" op_0_bw="16">
<![CDATA[
for.end126.7:40 %sext_ln10_94 = sext i16 %w_imag_3_51_load

]]></Node>
<StgValue><ssdm name="sext_ln10_94"/></StgValue>
</operation>

<operation id="2028" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="28" op_0_bw="16">
<![CDATA[
for.end126.7:41 %sext_ln10_95 = sext i16 %stage1_imag_31_loc_load

]]></Node>
<StgValue><ssdm name="sext_ln10_95"/></StgValue>
</operation>

<operation id="2029" st_id="233" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:42 %mul_ln10_46 = mul i28 %sext_ln10_92, i28 %sext_ln10_93

]]></Node>
<StgValue><ssdm name="mul_ln10_46"/></StgValue>
</operation>

<operation id="2030" st_id="233" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:43 %mul_ln10_47 = mul i28 %sext_ln10_94, i28 %sext_ln10_95

]]></Node>
<StgValue><ssdm name="mul_ln10_47"/></StgValue>
</operation>

<operation id="2031" st_id="233" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:46 %mul_ln11_46 = mul i28 %sext_ln10_94, i28 %sext_ln10_93

]]></Node>
<StgValue><ssdm name="mul_ln11_46"/></StgValue>
</operation>

<operation id="2032" st_id="233" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:47 %mul_ln11_47 = mul i28 %sext_ln10_92, i28 %sext_ln10_95

]]></Node>
<StgValue><ssdm name="mul_ln11_47"/></StgValue>
</operation>
</state>

<state id="234" st_id="234">

<operation id="2033" st_id="234" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="64" op_0_bw="32">
<![CDATA[
for.body107.7.split_ifconv:10 %conv_7 = sitodp i32 %zext_ln120_29

]]></Node>
<StgValue><ssdm name="conv_7"/></StgValue>
</operation>
</state>

<state id="235" st_id="235">

<operation id="2034" st_id="235" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="64" op_0_bw="32">
<![CDATA[
for.body107.7.split_ifconv:10 %conv_7 = sitodp i32 %zext_ln120_29

]]></Node>
<StgValue><ssdm name="conv_7"/></StgValue>
</operation>
</state>

<state id="236" st_id="236">

<operation id="2035" st_id="236" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="64" op_0_bw="32">
<![CDATA[
for.body107.7.split_ifconv:10 %conv_7 = sitodp i32 %zext_ln120_29

]]></Node>
<StgValue><ssdm name="conv_7"/></StgValue>
</operation>
</state>

<state id="237" st_id="237">

<operation id="2036" st_id="237" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="64" op_0_bw="32">
<![CDATA[
for.body107.7.split_ifconv:10 %conv_7 = sitodp i32 %zext_ln120_29

]]></Node>
<StgValue><ssdm name="conv_7"/></StgValue>
</operation>
</state>

<state id="238" st_id="238">

<operation id="2037" st_id="238" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="64" op_0_bw="32">
<![CDATA[
for.body107.7.split_ifconv:10 %conv_7 = sitodp i32 %zext_ln120_29

]]></Node>
<StgValue><ssdm name="conv_7"/></StgValue>
</operation>
</state>

<state id="239" st_id="239">

<operation id="2038" st_id="239" stage="7" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.7.split_ifconv:11 %mul108_7 = dmul i64 %conv_7, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul108_7"/></StgValue>
</operation>
</state>

<state id="240" st_id="240">

<operation id="2039" st_id="240" stage="6" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.7.split_ifconv:11 %mul108_7 = dmul i64 %conv_7, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul108_7"/></StgValue>
</operation>
</state>

<state id="241" st_id="241">

<operation id="2040" st_id="241" stage="5" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.7.split_ifconv:11 %mul108_7 = dmul i64 %conv_7, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul108_7"/></StgValue>
</operation>
</state>

<state id="242" st_id="242">

<operation id="2041" st_id="242" stage="4" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.7.split_ifconv:11 %mul108_7 = dmul i64 %conv_7, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul108_7"/></StgValue>
</operation>
</state>

<state id="243" st_id="243">

<operation id="2042" st_id="243" stage="3" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.7.split_ifconv:11 %mul108_7 = dmul i64 %conv_7, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul108_7"/></StgValue>
</operation>
</state>

<state id="244" st_id="244">

<operation id="2043" st_id="244" stage="2" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.7.split_ifconv:11 %mul108_7 = dmul i64 %conv_7, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul108_7"/></StgValue>
</operation>
</state>

<state id="245" st_id="245">

<operation id="2044" st_id="245" stage="1" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.7.split_ifconv:11 %mul108_7 = dmul i64 %conv_7, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul108_7"/></StgValue>
</operation>
</state>

<state id="246" st_id="246">

<operation id="2045" st_id="246" stage="7" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.7.split_ifconv:12 %mul110_7 = dmul i64 %mul108_7, i64 3

]]></Node>
<StgValue><ssdm name="mul110_7"/></StgValue>
</operation>
</state>

<state id="247" st_id="247">

<operation id="2046" st_id="247" stage="6" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.7.split_ifconv:12 %mul110_7 = dmul i64 %mul108_7, i64 3

]]></Node>
<StgValue><ssdm name="mul110_7"/></StgValue>
</operation>
</state>

<state id="248" st_id="248">

<operation id="2047" st_id="248" stage="5" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.7.split_ifconv:12 %mul110_7 = dmul i64 %mul108_7, i64 3

]]></Node>
<StgValue><ssdm name="mul110_7"/></StgValue>
</operation>
</state>

<state id="249" st_id="249">

<operation id="2048" st_id="249" stage="4" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.7.split_ifconv:12 %mul110_7 = dmul i64 %mul108_7, i64 3

]]></Node>
<StgValue><ssdm name="mul110_7"/></StgValue>
</operation>
</state>

<state id="250" st_id="250">

<operation id="2049" st_id="250" stage="3" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.7.split_ifconv:12 %mul110_7 = dmul i64 %mul108_7, i64 3

]]></Node>
<StgValue><ssdm name="mul110_7"/></StgValue>
</operation>
</state>

<state id="251" st_id="251">

<operation id="2050" st_id="251" stage="2" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.7.split_ifconv:12 %mul110_7 = dmul i64 %mul108_7, i64 3

]]></Node>
<StgValue><ssdm name="mul110_7"/></StgValue>
</operation>
</state>

<state id="252" st_id="252">

<operation id="2051" st_id="252" stage="1" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.7.split_ifconv:12 %mul110_7 = dmul i64 %mul108_7, i64 3

]]></Node>
<StgValue><ssdm name="mul110_7"/></StgValue>
</operation>
</state>

<state id="253" st_id="253">

<operation id="2052" st_id="253" stage="7" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.7.split_ifconv:13 %pf_7 = dmul i64 %mul110_7, i64 0.03125

]]></Node>
<StgValue><ssdm name="pf_7"/></StgValue>
</operation>
</state>

<state id="254" st_id="254">

<operation id="2053" st_id="254" stage="6" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.7.split_ifconv:13 %pf_7 = dmul i64 %mul110_7, i64 0.03125

]]></Node>
<StgValue><ssdm name="pf_7"/></StgValue>
</operation>
</state>

<state id="255" st_id="255">

<operation id="2054" st_id="255" stage="5" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.7.split_ifconv:13 %pf_7 = dmul i64 %mul110_7, i64 0.03125

]]></Node>
<StgValue><ssdm name="pf_7"/></StgValue>
</operation>
</state>

<state id="256" st_id="256">

<operation id="2055" st_id="256" stage="4" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.7.split_ifconv:13 %pf_7 = dmul i64 %mul110_7, i64 0.03125

]]></Node>
<StgValue><ssdm name="pf_7"/></StgValue>
</operation>
</state>

<state id="257" st_id="257">

<operation id="2056" st_id="257" stage="3" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.7.split_ifconv:13 %pf_7 = dmul i64 %mul110_7, i64 0.03125

]]></Node>
<StgValue><ssdm name="pf_7"/></StgValue>
</operation>
</state>

<state id="258" st_id="258">

<operation id="2057" st_id="258" stage="2" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.7.split_ifconv:13 %pf_7 = dmul i64 %mul110_7, i64 0.03125

]]></Node>
<StgValue><ssdm name="pf_7"/></StgValue>
</operation>
</state>

<state id="259" st_id="259">

<operation id="2058" st_id="259" stage="1" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body107.7.split_ifconv:13 %pf_7 = dmul i64 %mul110_7, i64 0.03125

]]></Node>
<StgValue><ssdm name="pf_7"/></StgValue>
</operation>
</state>

<state id="260" st_id="260">

<operation id="2059" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="64" op_0_bw="64">
<![CDATA[
for.body107.7.split_ifconv:14 %bitcast_ln724_7 = bitcast i64 %pf_7

]]></Node>
<StgValue><ssdm name="bitcast_ln724_7"/></StgValue>
</operation>

<operation id="2060" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="63" op_0_bw="64">
<![CDATA[
for.body107.7.split_ifconv:15 %trunc_ln120_43 = trunc i64 %bitcast_ln724_7

]]></Node>
<StgValue><ssdm name="trunc_ln120_43"/></StgValue>
</operation>

<operation id="2061" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body107.7.split_ifconv:16 %tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724_7, i32 63

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="2062" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body107.7.split_ifconv:17 %tmp_20 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724_7, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="2063" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="12" op_0_bw="11">
<![CDATA[
for.body107.7.split_ifconv:18 %zext_ln120_21 = zext i11 %tmp_20

]]></Node>
<StgValue><ssdm name="zext_ln120_21"/></StgValue>
</operation>

<operation id="2064" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="52" op_0_bw="64">
<![CDATA[
for.body107.7.split_ifconv:19 %trunc_ln120_44 = trunc i64 %bitcast_ln724_7

]]></Node>
<StgValue><ssdm name="trunc_ln120_44"/></StgValue>
</operation>

<operation id="2065" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
for.body107.7.split_ifconv:20 %zext_ln120_30_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln120_44

]]></Node>
<StgValue><ssdm name="zext_ln120_30_cast"/></StgValue>
</operation>

<operation id="2066" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="54" op_0_bw="53">
<![CDATA[
for.body107.7.split_ifconv:21 %zext_ln120_30 = zext i53 %zext_ln120_30_cast

]]></Node>
<StgValue><ssdm name="zext_ln120_30"/></StgValue>
</operation>

<operation id="2067" st_id="260" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.body107.7.split_ifconv:22 %sub_ln120_21 = sub i54 0, i54 %zext_ln120_30

]]></Node>
<StgValue><ssdm name="sub_ln120_21"/></StgValue>
</operation>

<operation id="2068" st_id="260" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
for.body107.7.split_ifconv:23 %select_ln120_28 = select i1 %tmp_22, i54 %sub_ln120_21, i54 %zext_ln120_30

]]></Node>
<StgValue><ssdm name="select_ln120_28"/></StgValue>
</operation>

<operation id="2069" st_id="260" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.body107.7.split_ifconv:24 %icmp_ln120_35 = icmp_eq  i63 %trunc_ln120_43, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln120_35"/></StgValue>
</operation>

<operation id="2070" st_id="260" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body107.7.split_ifconv:25 %sub_ln120_22 = sub i12 1075, i12 %zext_ln120_21

]]></Node>
<StgValue><ssdm name="sub_ln120_22"/></StgValue>
</operation>

<operation id="2071" st_id="260" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body107.7.split_ifconv:26 %icmp_ln120_36 = icmp_sgt  i12 %sub_ln120_22, i12 12

]]></Node>
<StgValue><ssdm name="icmp_ln120_36"/></StgValue>
</operation>

<operation id="2072" st_id="260" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body107.7.split_ifconv:27 %add_ln120_7 = add i12 %sub_ln120_22, i12 4084

]]></Node>
<StgValue><ssdm name="add_ln120_7"/></StgValue>
</operation>

<operation id="2073" st_id="260" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body107.7.split_ifconv:28 %sub_ln120_23 = sub i12 12, i12 %sub_ln120_22

]]></Node>
<StgValue><ssdm name="sub_ln120_23"/></StgValue>
</operation>

<operation id="2074" st_id="260" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.body107.7.split_ifconv:29 %select_ln120_29 = select i1 %icmp_ln120_36, i12 %add_ln120_7, i12 %sub_ln120_23

]]></Node>
<StgValue><ssdm name="select_ln120_29"/></StgValue>
</operation>

<operation id="2075" st_id="260" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body107.7.split_ifconv:31 %icmp_ln120_37 = icmp_eq  i12 %sub_ln120_22, i12 12

]]></Node>
<StgValue><ssdm name="icmp_ln120_37"/></StgValue>
</operation>

<operation id="2076" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="16" op_0_bw="54">
<![CDATA[
for.body107.7.split_ifconv:32 %angle_63 = trunc i54 %select_ln120_28

]]></Node>
<StgValue><ssdm name="angle_63"/></StgValue>
</operation>

<operation id="2077" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body107.7.split_ifconv:40 %tmp_24 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %select_ln120_29, i32 4, i32 11

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="2078" st_id="260" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body107.7.split_ifconv:41 %icmp_ln120_39 = icmp_eq  i8 %tmp_24, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln120_39"/></StgValue>
</operation>
</state>

<state id="261" st_id="261">

<operation id="2079" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="32" op_0_bw="12">
<![CDATA[
for.body107.7.split_ifconv:30 %sext_ln120_14 = sext i12 %select_ln120_29

]]></Node>
<StgValue><ssdm name="sext_ln120_14"/></StgValue>
</operation>

<operation id="2080" st_id="261" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body107.7.split_ifconv:33 %icmp_ln120_38 = icmp_ult  i12 %select_ln120_29, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln120_38"/></StgValue>
</operation>

<operation id="2081" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="54" op_0_bw="32">
<![CDATA[
for.body107.7.split_ifconv:34 %zext_ln120_31 = zext i32 %sext_ln120_14

]]></Node>
<StgValue><ssdm name="zext_ln120_31"/></StgValue>
</operation>

<operation id="2082" st_id="261" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.body107.7.split_ifconv:35 %ashr_ln120_7 = ashr i54 %select_ln120_28, i54 %zext_ln120_31

]]></Node>
<StgValue><ssdm name="ashr_ln120_7"/></StgValue>
</operation>

<operation id="2083" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="16" op_0_bw="54">
<![CDATA[
for.body107.7.split_ifconv:36 %angle_64 = trunc i54 %ashr_ln120_7

]]></Node>
<StgValue><ssdm name="angle_64"/></StgValue>
</operation>

<operation id="2084" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body107.7.split_ifconv:37 %angle_65 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724_7, i32 63

]]></Node>
<StgValue><ssdm name="angle_65"/></StgValue>
</operation>

<operation id="2085" st_id="261" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.7.split_ifconv:38 %select_ln120_58 = select i1 %angle_65, i16 65535, i16 0

]]></Node>
<StgValue><ssdm name="select_ln120_58"/></StgValue>
</operation>

<operation id="2086" st_id="261" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.7.split_ifconv:39 %angle_66 = select i1 %icmp_ln120_38, i16 %angle_64, i16 %select_ln120_58

]]></Node>
<StgValue><ssdm name="angle_66"/></StgValue>
</operation>

<operation id="2087" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_39" val="1"/>
<literal name="icmp_ln120_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="16" op_0_bw="32">
<![CDATA[
for.body107.7.split_ifconv:42 %sext_ln120_14cast = trunc i32 %sext_ln120_14

]]></Node>
<StgValue><ssdm name="sext_ln120_14cast"/></StgValue>
</operation>

<operation id="2088" st_id="261" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_39" val="1"/>
<literal name="icmp_ln120_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body107.7.split_ifconv:43 %shl_ln120_7 = shl i16 %angle_63, i16 %sext_ln120_14cast

]]></Node>
<StgValue><ssdm name="shl_ln120_7"/></StgValue>
</operation>

<operation id="2089" st_id="261" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.7.split_ifconv:44 %angle_68 = select i1 %icmp_ln120_39, i16 %shl_ln120_7, i16 0

]]></Node>
<StgValue><ssdm name="angle_68"/></StgValue>
</operation>

<operation id="2090" st_id="261" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.7.split_ifconv:45 %angle_69 = select i1 %icmp_ln120_35, i16 0, i16 %angle_68

]]></Node>
<StgValue><ssdm name="angle_69"/></StgValue>
</operation>

<operation id="2091" st_id="261" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body107.7.split_ifconv:46 %xor_ln120_14 = xor i1 %icmp_ln120_35, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln120_14"/></StgValue>
</operation>

<operation id="2092" st_id="261" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body107.7.split_ifconv:47 %and_ln120_14 = and i1 %icmp_ln120_37, i1 %xor_ln120_14

]]></Node>
<StgValue><ssdm name="and_ln120_14"/></StgValue>
</operation>

<operation id="2093" st_id="261" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.7.split_ifconv:48 %angle_70 = select i1 %and_ln120_14, i16 %angle_63, i16 %angle_69

]]></Node>
<StgValue><ssdm name="angle_70"/></StgValue>
</operation>

<operation id="2094" st_id="261" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body107.7.split_ifconv:49 %or_ln120_7 = or i1 %icmp_ln120_35, i1 %icmp_ln120_37

]]></Node>
<StgValue><ssdm name="or_ln120_7"/></StgValue>
</operation>

<operation id="2095" st_id="261" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body107.7.split_ifconv:50 %xor_ln120_15 = xor i1 %or_ln120_7, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln120_15"/></StgValue>
</operation>

<operation id="2096" st_id="261" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body107.7.split_ifconv:51 %and_ln120_15 = and i1 %icmp_ln120_36, i1 %xor_ln120_15

]]></Node>
<StgValue><ssdm name="and_ln120_15"/></StgValue>
</operation>

<operation id="2097" st_id="261" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.7.split_ifconv:52 %angle_71 = select i1 %and_ln120_15, i16 %angle_66, i16 %angle_70

]]></Node>
<StgValue><ssdm name="angle_71"/></StgValue>
</operation>
</state>

<state id="262" st_id="262">

<operation id="2098" st_id="262" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="126" op_3_bw="0">
<![CDATA[
for.body107.7.split_ifconv:53 %call_ret_i23 = call i28 @generic_sincos<16, 4>, i16 %angle_71, i126 %cordic_apfixed_circ_table_arctan_128

]]></Node>
<StgValue><ssdm name="call_ret_i23"/></StgValue>
</operation>
</state>

<state id="263" st_id="263">

<operation id="2099" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body107.7.split_ifconv:0 %w_real_3_46_load_1 = load i16 %w_real_3_46

]]></Node>
<StgValue><ssdm name="w_real_3_46_load_1"/></StgValue>
</operation>

<operation id="2100" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body107.7.split_ifconv:1 %w_real_3_47_load_1 = load i16 %w_real_3_47

]]></Node>
<StgValue><ssdm name="w_real_3_47_load_1"/></StgValue>
</operation>

<operation id="2101" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body107.7.split_ifconv:2 %w_real_3_51_load_1 = load i16 %w_real_3_51

]]></Node>
<StgValue><ssdm name="w_real_3_51_load_1"/></StgValue>
</operation>

<operation id="2102" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body107.7.split_ifconv:3 %w_imag_3_46_load_1 = load i16 %w_imag_3_46

]]></Node>
<StgValue><ssdm name="w_imag_3_46_load_1"/></StgValue>
</operation>

<operation id="2103" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body107.7.split_ifconv:4 %w_imag_3_47_load_1 = load i16 %w_imag_3_47

]]></Node>
<StgValue><ssdm name="w_imag_3_47_load_1"/></StgValue>
</operation>

<operation id="2104" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body107.7.split_ifconv:5 %w_imag_3_51_load_1 = load i16 %w_imag_3_51

]]></Node>
<StgValue><ssdm name="w_imag_3_51_load_1"/></StgValue>
</operation>

<operation id="2105" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body107.7.split_ifconv:6 %speclooptripcount_ln118 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln118"/></StgValue>
</operation>

<operation id="2106" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body107.7.split_ifconv:7 %specloopname_ln118 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln118"/></StgValue>
</operation>

<operation id="2107" st_id="263" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="126" op_3_bw="0">
<![CDATA[
for.body107.7.split_ifconv:53 %call_ret_i23 = call i28 @generic_sincos<16, 4>, i16 %angle_71, i126 %cordic_apfixed_circ_table_arctan_128

]]></Node>
<StgValue><ssdm name="call_ret_i23"/></StgValue>
</operation>

<operation id="2108" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="14" op_0_bw="28">
<![CDATA[
for.body107.7.split_ifconv:54 %w_real_1_7 = extractvalue i28 %call_ret_i23

]]></Node>
<StgValue><ssdm name="w_real_1_7"/></StgValue>
</operation>

<operation id="2109" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="16" op_0_bw="14">
<![CDATA[
for.body107.7.split_ifconv:55 %sext_ln121_7 = sext i14 %w_real_1_7

]]></Node>
<StgValue><ssdm name="sext_ln121_7"/></StgValue>
</operation>

<operation id="2110" st_id="263" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body107.7.split_ifconv:56 %icmp_ln121_14 = icmp_eq  i2 %trunc_ln120_42, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln121_14"/></StgValue>
</operation>

<operation id="2111" st_id="263" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body107.7.split_ifconv:57 %icmp_ln121_15 = icmp_eq  i2 %trunc_ln120_42, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln121_15"/></StgValue>
</operation>

<operation id="2112" st_id="263" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body107.7.split_ifconv:58 %or_ln121_7 = or i1 %icmp_ln121_14, i1 %icmp_ln121_15

]]></Node>
<StgValue><ssdm name="or_ln121_7"/></StgValue>
</operation>

<operation id="2113" st_id="263" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.7.split_ifconv:59 %w_real_3_60 = select i1 %or_ln121_7, i16 %w_real_3_51_load_1, i16 %sext_ln121_7

]]></Node>
<StgValue><ssdm name="w_real_3_60"/></StgValue>
</operation>

<operation id="2114" st_id="263" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.7.split_ifconv:60 %w_real_3_61 = select i1 %icmp_ln121_15, i16 %sext_ln121_7, i16 %w_real_3_47_load_1

]]></Node>
<StgValue><ssdm name="w_real_3_61"/></StgValue>
</operation>

<operation id="2115" st_id="263" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.7.split_ifconv:61 %w_real_3_62 = select i1 %icmp_ln121_14, i16 %sext_ln121_7, i16 %w_real_3_46_load_1

]]></Node>
<StgValue><ssdm name="w_real_3_62"/></StgValue>
</operation>

<operation id="2116" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="14" op_0_bw="28">
<![CDATA[
for.body107.7.split_ifconv:62 %w_imag_1_7 = extractvalue i28 %call_ret_i23

]]></Node>
<StgValue><ssdm name="w_imag_1_7"/></StgValue>
</operation>

<operation id="2117" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="16" op_0_bw="14">
<![CDATA[
for.body107.7.split_ifconv:63 %sext_ln122_7 = sext i14 %w_imag_1_7

]]></Node>
<StgValue><ssdm name="sext_ln122_7"/></StgValue>
</operation>

<operation id="2118" st_id="263" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.7.split_ifconv:64 %w_imag_3_60 = select i1 %or_ln121_7, i16 %w_imag_3_51_load_1, i16 %sext_ln122_7

]]></Node>
<StgValue><ssdm name="w_imag_3_60"/></StgValue>
</operation>

<operation id="2119" st_id="263" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.7.split_ifconv:65 %w_imag_3_61 = select i1 %icmp_ln121_15, i16 %sext_ln122_7, i16 %w_imag_3_47_load_1

]]></Node>
<StgValue><ssdm name="w_imag_3_61"/></StgValue>
</operation>

<operation id="2120" st_id="263" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body107.7.split_ifconv:66 %w_imag_3_62 = select i1 %icmp_ln121_14, i16 %sext_ln122_7, i16 %w_imag_3_46_load_1

]]></Node>
<StgValue><ssdm name="w_imag_3_62"/></StgValue>
</operation>

<operation id="2121" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body107.7.split_ifconv:68 %store_ln118 = store i16 %w_imag_3_60, i16 %w_imag_3_51

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="2122" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body107.7.split_ifconv:69 %store_ln118 = store i16 %w_imag_3_61, i16 %w_imag_3_47

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="2123" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body107.7.split_ifconv:70 %store_ln118 = store i16 %w_imag_3_62, i16 %w_imag_3_46

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="2124" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body107.7.split_ifconv:71 %store_ln118 = store i16 %w_real_3_60, i16 %w_real_3_51

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="2125" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body107.7.split_ifconv:72 %store_ln118 = store i16 %w_real_3_61, i16 %w_real_3_47

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="2126" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body107.7.split_ifconv:73 %store_ln118 = store i16 %w_real_3_62, i16 %w_real_3_46

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="2127" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="0" op_0_bw="0">
<![CDATA[
for.body107.7.split_ifconv:75 %br_ln118 = br void %for.body107.7

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>
</state>

<state id="264" st_id="264">

<operation id="2128" st_id="264" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:19 %mul_ln10_43 = mul i28 %sext_ln10_86, i28 %sext_ln10_87

]]></Node>
<StgValue><ssdm name="mul_ln10_43"/></StgValue>
</operation>

<operation id="2129" st_id="264" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:23 %mul_ln11_43 = mul i28 %sext_ln10_84, i28 %sext_ln10_87

]]></Node>
<StgValue><ssdm name="mul_ln11_43"/></StgValue>
</operation>

<operation id="2130" st_id="264" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:31 %mul_ln10_45 = mul i28 %sext_ln10_90, i28 %sext_ln10_91

]]></Node>
<StgValue><ssdm name="mul_ln10_45"/></StgValue>
</operation>

<operation id="2131" st_id="264" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:35 %mul_ln11_45 = mul i28 %sext_ln10_88, i28 %sext_ln10_91

]]></Node>
<StgValue><ssdm name="mul_ln11_45"/></StgValue>
</operation>

<operation id="2132" st_id="264" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:43 %mul_ln10_47 = mul i28 %sext_ln10_94, i28 %sext_ln10_95

]]></Node>
<StgValue><ssdm name="mul_ln10_47"/></StgValue>
</operation>

<operation id="2133" st_id="264" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:47 %mul_ln11_47 = mul i28 %sext_ln10_92, i28 %sext_ln10_95

]]></Node>
<StgValue><ssdm name="mul_ln11_47"/></StgValue>
</operation>
</state>

<state id="265" st_id="265">

<operation id="2134" st_id="265" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:19 %mul_ln10_43 = mul i28 %sext_ln10_86, i28 %sext_ln10_87

]]></Node>
<StgValue><ssdm name="mul_ln10_43"/></StgValue>
</operation>

<operation id="2135" st_id="265" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:20 %sub_ln10_21 = sub i28 %mul_ln10_42, i28 %mul_ln10_43

]]></Node>
<StgValue><ssdm name="sub_ln10_21"/></StgValue>
</operation>

<operation id="2136" st_id="265" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:23 %mul_ln11_43 = mul i28 %sext_ln10_84, i28 %sext_ln10_87

]]></Node>
<StgValue><ssdm name="mul_ln11_43"/></StgValue>
</operation>

<operation id="2137" st_id="265" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:24 %add_ln11_21 = add i28 %mul_ln11_42, i28 %mul_ln11_43

]]></Node>
<StgValue><ssdm name="add_ln11_21"/></StgValue>
</operation>

<operation id="2138" st_id="265" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:31 %mul_ln10_45 = mul i28 %sext_ln10_90, i28 %sext_ln10_91

]]></Node>
<StgValue><ssdm name="mul_ln10_45"/></StgValue>
</operation>

<operation id="2139" st_id="265" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:32 %sub_ln10_22 = sub i28 %mul_ln10_44, i28 %mul_ln10_45

]]></Node>
<StgValue><ssdm name="sub_ln10_22"/></StgValue>
</operation>

<operation id="2140" st_id="265" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:35 %mul_ln11_45 = mul i28 %sext_ln10_88, i28 %sext_ln10_91

]]></Node>
<StgValue><ssdm name="mul_ln11_45"/></StgValue>
</operation>

<operation id="2141" st_id="265" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:36 %add_ln11_22 = add i28 %mul_ln11_44, i28 %mul_ln11_45

]]></Node>
<StgValue><ssdm name="add_ln11_22"/></StgValue>
</operation>

<operation id="2142" st_id="265" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:43 %mul_ln10_47 = mul i28 %sext_ln10_94, i28 %sext_ln10_95

]]></Node>
<StgValue><ssdm name="mul_ln10_47"/></StgValue>
</operation>

<operation id="2143" st_id="265" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:44 %sub_ln10_23 = sub i28 %mul_ln10_46, i28 %mul_ln10_47

]]></Node>
<StgValue><ssdm name="sub_ln10_23"/></StgValue>
</operation>

<operation id="2144" st_id="265" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:47 %mul_ln11_47 = mul i28 %sext_ln10_92, i28 %sext_ln10_95

]]></Node>
<StgValue><ssdm name="mul_ln11_47"/></StgValue>
</operation>

<operation id="2145" st_id="265" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:48 %add_ln11_23 = add i28 %mul_ln11_46, i28 %mul_ln11_47

]]></Node>
<StgValue><ssdm name="add_ln11_23"/></StgValue>
</operation>
</state>

<state id="266" st_id="266">

<operation id="2146" st_id="266" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:20 %sub_ln10_21 = sub i28 %mul_ln10_42, i28 %mul_ln10_43

]]></Node>
<StgValue><ssdm name="sub_ln10_21"/></StgValue>
</operation>

<operation id="2147" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end126.7:21 %br_7 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_21, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="br_7"/></StgValue>
</operation>

<operation id="2148" st_id="266" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:24 %add_ln11_21 = add i28 %mul_ln11_42, i28 %mul_ln11_43

]]></Node>
<StgValue><ssdm name="add_ln11_21"/></StgValue>
</operation>

<operation id="2149" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end126.7:25 %bi_7 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_21, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="bi_7"/></StgValue>
</operation>

<operation id="2150" st_id="266" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:32 %sub_ln10_22 = sub i28 %mul_ln10_44, i28 %mul_ln10_45

]]></Node>
<StgValue><ssdm name="sub_ln10_22"/></StgValue>
</operation>

<operation id="2151" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end126.7:33 %cr_7 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_22, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="cr_7"/></StgValue>
</operation>

<operation id="2152" st_id="266" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:36 %add_ln11_22 = add i28 %mul_ln11_44, i28 %mul_ln11_45

]]></Node>
<StgValue><ssdm name="add_ln11_22"/></StgValue>
</operation>

<operation id="2153" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end126.7:37 %ci_7 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_22, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="ci_7"/></StgValue>
</operation>

<operation id="2154" st_id="266" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:44 %sub_ln10_23 = sub i28 %mul_ln10_46, i28 %mul_ln10_47

]]></Node>
<StgValue><ssdm name="sub_ln10_23"/></StgValue>
</operation>

<operation id="2155" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end126.7:45 %dr_7 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_23, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="dr_7"/></StgValue>
</operation>

<operation id="2156" st_id="266" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:48 %add_ln11_23 = add i28 %mul_ln11_46, i28 %mul_ln11_47

]]></Node>
<StgValue><ssdm name="add_ln11_23"/></StgValue>
</operation>

<operation id="2157" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end126.7:49 %di_7 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_23, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="di_7"/></StgValue>
</operation>

<operation id="2158" st_id="266" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.7:50 %ar0_7 = add i16 %br_7, i16 %stage1_real_28_loc_load

]]></Node>
<StgValue><ssdm name="ar0_7"/></StgValue>
</operation>

<operation id="2159" st_id="266" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.7:52 %ar1_7 = sub i16 %stage1_real_28_loc_load, i16 %br_7

]]></Node>
<StgValue><ssdm name="ar1_7"/></StgValue>
</operation>

<operation id="2160" st_id="266" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.7:55 %ci0_7 = add i16 %di_7, i16 %ci_7

]]></Node>
<StgValue><ssdm name="ci0_7"/></StgValue>
</operation>

<operation id="2161" st_id="266" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.7:57 %ci1_7 = sub i16 %ci_7, i16 %di_7

]]></Node>
<StgValue><ssdm name="ci1_7"/></StgValue>
</operation>

<operation id="2162" st_id="266" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.7:60 %add_ln35_7 = add i16 %ci1_7, i16 %ar1_7

]]></Node>
<StgValue><ssdm name="add_ln35_7"/></StgValue>
</operation>

<operation id="2163" st_id="266" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.7:64 %sub_ln37_7 = sub i16 %ar1_7, i16 %ci1_7

]]></Node>
<StgValue><ssdm name="sub_ln37_7"/></StgValue>
</operation>

<operation id="2164" st_id="266" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="126" op_3_bw="0">
<![CDATA[
for.end126.7:66 %call_ret_i7 = call i28 @generic_sincos<16, 4>, i16 0, i126 %cordic_apfixed_circ_table_arctan_128

]]></Node>
<StgValue><ssdm name="call_ret_i7"/></StgValue>
</operation>

<operation id="2165" st_id="266" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="126" op_3_bw="0">
<![CDATA[
for.end126.7:85 %call_ret_i8 = call i28 @generic_sincos<16, 4>, i16 64731, i126 %cordic_apfixed_circ_table_arctan_128

]]></Node>
<StgValue><ssdm name="call_ret_i8"/></StgValue>
</operation>

<operation id="2166" st_id="266" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="126" op_3_bw="0">
<![CDATA[
for.end126.7:104 %call_ret_i9 = call i28 @generic_sincos<16, 4>, i16 63927, i126 %cordic_apfixed_circ_table_arctan_128

]]></Node>
<StgValue><ssdm name="call_ret_i9"/></StgValue>
</operation>

<operation id="2167" st_id="266" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="126" op_3_bw="0">
<![CDATA[
for.end126.7:123 %call_ret_i10 = call i28 @generic_sincos<16, 4>, i16 63123, i126 %cordic_apfixed_circ_table_arctan_128

]]></Node>
<StgValue><ssdm name="call_ret_i10"/></StgValue>
</operation>

<operation id="2168" st_id="266" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="126" op_3_bw="0">
<![CDATA[
for.end126.7:142 %call_ret_i11 = call i28 @generic_sincos<16, 4>, i16 62319, i126 %cordic_apfixed_circ_table_arctan_128

]]></Node>
<StgValue><ssdm name="call_ret_i11"/></StgValue>
</operation>

<operation id="2169" st_id="266" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="126" op_3_bw="0">
<![CDATA[
for.end126.7:161 %call_ret_i12 = call i28 @generic_sincos<16, 4>, i16 61514, i126 %cordic_apfixed_circ_table_arctan_128

]]></Node>
<StgValue><ssdm name="call_ret_i12"/></StgValue>
</operation>

<operation id="2170" st_id="266" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="126" op_3_bw="0">
<![CDATA[
for.end126.7:180 %call_ret_i13 = call i28 @generic_sincos<16, 4>, i16 60710, i126 %cordic_apfixed_circ_table_arctan_128

]]></Node>
<StgValue><ssdm name="call_ret_i13"/></StgValue>
</operation>

<operation id="2171" st_id="266" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="126" op_3_bw="0">
<![CDATA[
for.end126.7:199 %call_ret_i14 = call i28 @generic_sincos<16, 4>, i16 59906, i126 %cordic_apfixed_circ_table_arctan_128

]]></Node>
<StgValue><ssdm name="call_ret_i14"/></StgValue>
</operation>

<operation id="2172" st_id="266" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="126" op_3_bw="0">
<![CDATA[
for.end126.7:218 %call_ret_i15 = call i28 @generic_sincos<16, 4>, i16 59102, i126 %cordic_apfixed_circ_table_arctan_128

]]></Node>
<StgValue><ssdm name="call_ret_i15"/></StgValue>
</operation>

<operation id="2173" st_id="266" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1768" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="126" op_3_bw="0">
<![CDATA[
for.end126.7:237 %call_ret_i16 = call i28 @generic_sincos<16, 4>, i16 58297, i126 %cordic_apfixed_circ_table_arctan_128

]]></Node>
<StgValue><ssdm name="call_ret_i16"/></StgValue>
</operation>

<operation id="2174" st_id="266" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1787" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="126" op_3_bw="0">
<![CDATA[
for.end126.7:256 %call_ret_i17 = call i28 @generic_sincos<16, 4>, i16 57493, i126 %cordic_apfixed_circ_table_arctan_128

]]></Node>
<StgValue><ssdm name="call_ret_i17"/></StgValue>
</operation>

<operation id="2175" st_id="266" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="126" op_3_bw="0">
<![CDATA[
for.end126.7:275 %call_ret_i18 = call i28 @generic_sincos<16, 4>, i16 56689, i126 %cordic_apfixed_circ_table_arctan_128

]]></Node>
<StgValue><ssdm name="call_ret_i18"/></StgValue>
</operation>

<operation id="2176" st_id="266" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="126" op_3_bw="0">
<![CDATA[
for.end126.7:294 %call_ret_i19 = call i28 @generic_sincos<16, 4>, i16 55885, i126 %cordic_apfixed_circ_table_arctan_128

]]></Node>
<StgValue><ssdm name="call_ret_i19"/></StgValue>
</operation>

<operation id="2177" st_id="266" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="126" op_3_bw="0">
<![CDATA[
for.end126.7:313 %call_ret_i20 = call i28 @generic_sincos<16, 4>, i16 55080, i126 %cordic_apfixed_circ_table_arctan_128

]]></Node>
<StgValue><ssdm name="call_ret_i20"/></StgValue>
</operation>

<operation id="2178" st_id="266" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1863" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="126" op_3_bw="0">
<![CDATA[
for.end126.7:332 %call_ret_i21 = call i28 @generic_sincos<16, 4>, i16 54276, i126 %cordic_apfixed_circ_table_arctan_128

]]></Node>
<StgValue><ssdm name="call_ret_i21"/></StgValue>
</operation>

<operation id="2179" st_id="266" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="126" op_3_bw="0">
<![CDATA[
for.end126.7:351 %call_ret_i22 = call i28 @generic_sincos<16, 4>, i16 53472, i126 %cordic_apfixed_circ_table_arctan_128

]]></Node>
<StgValue><ssdm name="call_ret_i22"/></StgValue>
</operation>
</state>

<state id="267" st_id="267">

<operation id="2180" st_id="267" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.7:10 %a_imag_14 = add i16 %ci0_6, i16 %ai0_7

]]></Node>
<StgValue><ssdm name="a_imag_14"/></StgValue>
</operation>

<operation id="2181" st_id="267" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.7:11 %stage2_imag_78 = sub i16 %ai1_7, i16 %cr1_6

]]></Node>
<StgValue><ssdm name="stage2_imag_78"/></StgValue>
</operation>

<operation id="2182" st_id="267" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.7:12 %stage2_imag_79 = sub i16 %ai0_7, i16 %ci0_6

]]></Node>
<StgValue><ssdm name="stage2_imag_79"/></StgValue>
</operation>

<operation id="2183" st_id="267" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.7:13 %stage2_imag_80 = add i16 %cr1_6, i16 %ai1_7

]]></Node>
<StgValue><ssdm name="stage2_imag_80"/></StgValue>
</operation>

<operation id="2184" st_id="267" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.7:51 %ai0 = add i16 %bi_7, i16 %stage1_imag_28_loc_load

]]></Node>
<StgValue><ssdm name="ai0"/></StgValue>
</operation>

<operation id="2185" st_id="267" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.7:53 %ai1 = sub i16 %stage1_imag_28_loc_load, i16 %bi_7

]]></Node>
<StgValue><ssdm name="ai1"/></StgValue>
</operation>

<operation id="2186" st_id="267" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.7:54 %cr0_7 = add i16 %dr_7, i16 %cr_7

]]></Node>
<StgValue><ssdm name="cr0_7"/></StgValue>
</operation>

<operation id="2187" st_id="267" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.7:56 %cr1_7 = sub i16 %cr_7, i16 %dr_7

]]></Node>
<StgValue><ssdm name="cr1_7"/></StgValue>
</operation>

<operation id="2188" st_id="267" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.7:58 %a_real = add i16 %cr0_7, i16 %ar0_7

]]></Node>
<StgValue><ssdm name="a_real"/></StgValue>
</operation>

<operation id="2189" st_id="267" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.7:59 %a_imag = add i16 %ci0_7, i16 %ai0

]]></Node>
<StgValue><ssdm name="a_imag"/></StgValue>
</operation>

<operation id="2190" st_id="267" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.7:61 %sub_ln35_7 = sub i16 %ai1, i16 %cr1_7

]]></Node>
<StgValue><ssdm name="sub_ln35_7"/></StgValue>
</operation>

<operation id="2191" st_id="267" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.7:62 %sub_ln36_14 = sub i16 %ar0_7, i16 %cr0_7

]]></Node>
<StgValue><ssdm name="sub_ln36_14"/></StgValue>
</operation>

<operation id="2192" st_id="267" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.7:63 %sub_ln36_15 = sub i16 %ai0, i16 %ci0_7

]]></Node>
<StgValue><ssdm name="sub_ln36_15"/></StgValue>
</operation>

<operation id="2193" st_id="267" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.7:65 %add_ln37_7 = add i16 %cr1_7, i16 %ai1

]]></Node>
<StgValue><ssdm name="add_ln37_7"/></StgValue>
</operation>

<operation id="2194" st_id="267" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="126" op_3_bw="0">
<![CDATA[
for.end126.7:66 %call_ret_i7 = call i28 @generic_sincos<16, 4>, i16 0, i126 %cordic_apfixed_circ_table_arctan_128

]]></Node>
<StgValue><ssdm name="call_ret_i7"/></StgValue>
</operation>

<operation id="2195" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="14" op_0_bw="28">
<![CDATA[
for.end126.7:67 %agg_result_i = extractvalue i28 %call_ret_i7

]]></Node>
<StgValue><ssdm name="agg_result_i"/></StgValue>
</operation>

<operation id="2196" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="14" op_0_bw="28">
<![CDATA[
for.end126.7:68 %agg_result_i1 = extractvalue i28 %call_ret_i7

]]></Node>
<StgValue><ssdm name="agg_result_i1"/></StgValue>
</operation>

<operation id="2197" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="28" op_0_bw="14">
<![CDATA[
for.end126.7:70 %sext_ln10_97 = sext i14 %agg_result_i

]]></Node>
<StgValue><ssdm name="sext_ln10_97"/></StgValue>
</operation>

<operation id="2198" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="28" op_0_bw="16">
<![CDATA[
for.end126.7:71 %sext_ln10_98 = sext i16 %a_imag_12

]]></Node>
<StgValue><ssdm name="sext_ln10_98"/></StgValue>
</operation>

<operation id="2199" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="28" op_0_bw="14">
<![CDATA[
for.end126.7:72 %sext_ln10_99 = sext i14 %agg_result_i1

]]></Node>
<StgValue><ssdm name="sext_ln10_99"/></StgValue>
</operation>

<operation id="2200" st_id="267" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:74 %mul_ln10_49 = mul i28 %sext_ln10_98, i28 %sext_ln10_99

]]></Node>
<StgValue><ssdm name="mul_ln10_49"/></StgValue>
</operation>

<operation id="2201" st_id="267" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:78 %mul_ln11_49 = mul i28 %sext_ln10_98, i28 %sext_ln10_97

]]></Node>
<StgValue><ssdm name="mul_ln11_49"/></StgValue>
</operation>

<operation id="2202" st_id="267" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="126" op_3_bw="0">
<![CDATA[
for.end126.7:85 %call_ret_i8 = call i28 @generic_sincos<16, 4>, i16 64731, i126 %cordic_apfixed_circ_table_arctan_128

]]></Node>
<StgValue><ssdm name="call_ret_i8"/></StgValue>
</operation>

<operation id="2203" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="14" op_0_bw="28">
<![CDATA[
for.end126.7:86 %agg_result_i2 = extractvalue i28 %call_ret_i8

]]></Node>
<StgValue><ssdm name="agg_result_i2"/></StgValue>
</operation>

<operation id="2204" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="14" op_0_bw="28">
<![CDATA[
for.end126.7:87 %agg_result_i3 = extractvalue i28 %call_ret_i8

]]></Node>
<StgValue><ssdm name="agg_result_i3"/></StgValue>
</operation>

<operation id="2205" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="28" op_0_bw="14">
<![CDATA[
for.end126.7:89 %sext_ln10_101 = sext i14 %agg_result_i2

]]></Node>
<StgValue><ssdm name="sext_ln10_101"/></StgValue>
</operation>

<operation id="2206" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="28" op_0_bw="16">
<![CDATA[
for.end126.7:90 %sext_ln10_102 = sext i16 %stage2_imag_72

]]></Node>
<StgValue><ssdm name="sext_ln10_102"/></StgValue>
</operation>

<operation id="2207" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="28" op_0_bw="14">
<![CDATA[
for.end126.7:91 %sext_ln10_103 = sext i14 %agg_result_i3

]]></Node>
<StgValue><ssdm name="sext_ln10_103"/></StgValue>
</operation>

<operation id="2208" st_id="267" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:93 %mul_ln10_51 = mul i28 %sext_ln10_102, i28 %sext_ln10_103

]]></Node>
<StgValue><ssdm name="mul_ln10_51"/></StgValue>
</operation>

<operation id="2209" st_id="267" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:97 %mul_ln11_51 = mul i28 %sext_ln10_102, i28 %sext_ln10_101

]]></Node>
<StgValue><ssdm name="mul_ln11_51"/></StgValue>
</operation>

<operation id="2210" st_id="267" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="126" op_3_bw="0">
<![CDATA[
for.end126.7:104 %call_ret_i9 = call i28 @generic_sincos<16, 4>, i16 63927, i126 %cordic_apfixed_circ_table_arctan_128

]]></Node>
<StgValue><ssdm name="call_ret_i9"/></StgValue>
</operation>

<operation id="2211" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="14" op_0_bw="28">
<![CDATA[
for.end126.7:105 %agg_result_i4 = extractvalue i28 %call_ret_i9

]]></Node>
<StgValue><ssdm name="agg_result_i4"/></StgValue>
</operation>

<operation id="2212" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="14" op_0_bw="28">
<![CDATA[
for.end126.7:106 %agg_result_i5 = extractvalue i28 %call_ret_i9

]]></Node>
<StgValue><ssdm name="agg_result_i5"/></StgValue>
</operation>

<operation id="2213" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="28" op_0_bw="14">
<![CDATA[
for.end126.7:108 %sext_ln10_105 = sext i14 %agg_result_i4

]]></Node>
<StgValue><ssdm name="sext_ln10_105"/></StgValue>
</operation>

<operation id="2214" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="28" op_0_bw="16">
<![CDATA[
for.end126.7:109 %sext_ln10_106 = sext i16 %stage2_imag_73

]]></Node>
<StgValue><ssdm name="sext_ln10_106"/></StgValue>
</operation>

<operation id="2215" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="28" op_0_bw="14">
<![CDATA[
for.end126.7:110 %sext_ln10_107 = sext i14 %agg_result_i5

]]></Node>
<StgValue><ssdm name="sext_ln10_107"/></StgValue>
</operation>

<operation id="2216" st_id="267" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:112 %mul_ln10_53 = mul i28 %sext_ln10_106, i28 %sext_ln10_107

]]></Node>
<StgValue><ssdm name="mul_ln10_53"/></StgValue>
</operation>

<operation id="2217" st_id="267" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:116 %mul_ln11_53 = mul i28 %sext_ln10_106, i28 %sext_ln10_105

]]></Node>
<StgValue><ssdm name="mul_ln11_53"/></StgValue>
</operation>

<operation id="2218" st_id="267" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="126" op_3_bw="0">
<![CDATA[
for.end126.7:123 %call_ret_i10 = call i28 @generic_sincos<16, 4>, i16 63123, i126 %cordic_apfixed_circ_table_arctan_128

]]></Node>
<StgValue><ssdm name="call_ret_i10"/></StgValue>
</operation>

<operation id="2219" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="14" op_0_bw="28">
<![CDATA[
for.end126.7:124 %agg_result_i6 = extractvalue i28 %call_ret_i10

]]></Node>
<StgValue><ssdm name="agg_result_i6"/></StgValue>
</operation>

<operation id="2220" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="14" op_0_bw="28">
<![CDATA[
for.end126.7:125 %agg_result_i7 = extractvalue i28 %call_ret_i10

]]></Node>
<StgValue><ssdm name="agg_result_i7"/></StgValue>
</operation>

<operation id="2221" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="28" op_0_bw="14">
<![CDATA[
for.end126.7:127 %sext_ln10_109 = sext i14 %agg_result_i6

]]></Node>
<StgValue><ssdm name="sext_ln10_109"/></StgValue>
</operation>

<operation id="2222" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="28" op_0_bw="16">
<![CDATA[
for.end126.7:128 %sext_ln10_110 = sext i16 %stage2_imag_74

]]></Node>
<StgValue><ssdm name="sext_ln10_110"/></StgValue>
</operation>

<operation id="2223" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="28" op_0_bw="14">
<![CDATA[
for.end126.7:129 %sext_ln10_111 = sext i14 %agg_result_i7

]]></Node>
<StgValue><ssdm name="sext_ln10_111"/></StgValue>
</operation>

<operation id="2224" st_id="267" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1662" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:131 %mul_ln10_55 = mul i28 %sext_ln10_110, i28 %sext_ln10_111

]]></Node>
<StgValue><ssdm name="mul_ln10_55"/></StgValue>
</operation>

<operation id="2225" st_id="267" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:135 %mul_ln11_55 = mul i28 %sext_ln10_110, i28 %sext_ln10_109

]]></Node>
<StgValue><ssdm name="mul_ln11_55"/></StgValue>
</operation>

<operation id="2226" st_id="267" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="126" op_3_bw="0">
<![CDATA[
for.end126.7:142 %call_ret_i11 = call i28 @generic_sincos<16, 4>, i16 62319, i126 %cordic_apfixed_circ_table_arctan_128

]]></Node>
<StgValue><ssdm name="call_ret_i11"/></StgValue>
</operation>

<operation id="2227" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="14" op_0_bw="28">
<![CDATA[
for.end126.7:143 %agg_result_i8 = extractvalue i28 %call_ret_i11

]]></Node>
<StgValue><ssdm name="agg_result_i8"/></StgValue>
</operation>

<operation id="2228" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="14" op_0_bw="28">
<![CDATA[
for.end126.7:144 %agg_result_i9 = extractvalue i28 %call_ret_i11

]]></Node>
<StgValue><ssdm name="agg_result_i9"/></StgValue>
</operation>

<operation id="2229" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="28" op_0_bw="14">
<![CDATA[
for.end126.7:146 %sext_ln10_113 = sext i14 %agg_result_i8

]]></Node>
<StgValue><ssdm name="sext_ln10_113"/></StgValue>
</operation>

<operation id="2230" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="28" op_0_bw="16">
<![CDATA[
for.end126.7:147 %sext_ln10_114 = sext i16 %a_imag_13

]]></Node>
<StgValue><ssdm name="sext_ln10_114"/></StgValue>
</operation>

<operation id="2231" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="28" op_0_bw="14">
<![CDATA[
for.end126.7:148 %sext_ln10_115 = sext i14 %agg_result_i9

]]></Node>
<StgValue><ssdm name="sext_ln10_115"/></StgValue>
</operation>

<operation id="2232" st_id="267" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:150 %mul_ln10_57 = mul i28 %sext_ln10_114, i28 %sext_ln10_115

]]></Node>
<StgValue><ssdm name="mul_ln10_57"/></StgValue>
</operation>

<operation id="2233" st_id="267" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:154 %mul_ln11_57 = mul i28 %sext_ln10_114, i28 %sext_ln10_113

]]></Node>
<StgValue><ssdm name="mul_ln11_57"/></StgValue>
</operation>

<operation id="2234" st_id="267" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="126" op_3_bw="0">
<![CDATA[
for.end126.7:161 %call_ret_i12 = call i28 @generic_sincos<16, 4>, i16 61514, i126 %cordic_apfixed_circ_table_arctan_128

]]></Node>
<StgValue><ssdm name="call_ret_i12"/></StgValue>
</operation>

<operation id="2235" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="14" op_0_bw="28">
<![CDATA[
for.end126.7:162 %agg_result_i10 = extractvalue i28 %call_ret_i12

]]></Node>
<StgValue><ssdm name="agg_result_i10"/></StgValue>
</operation>

<operation id="2236" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="14" op_0_bw="28">
<![CDATA[
for.end126.7:163 %agg_result_i11 = extractvalue i28 %call_ret_i12

]]></Node>
<StgValue><ssdm name="agg_result_i11"/></StgValue>
</operation>

<operation id="2237" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="28" op_0_bw="14">
<![CDATA[
for.end126.7:165 %sext_ln10_117 = sext i14 %agg_result_i10

]]></Node>
<StgValue><ssdm name="sext_ln10_117"/></StgValue>
</operation>

<operation id="2238" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="28" op_0_bw="16">
<![CDATA[
for.end126.7:166 %sext_ln10_118 = sext i16 %stage2_imag_75

]]></Node>
<StgValue><ssdm name="sext_ln10_118"/></StgValue>
</operation>

<operation id="2239" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="28" op_0_bw="14">
<![CDATA[
for.end126.7:167 %sext_ln10_119 = sext i14 %agg_result_i11

]]></Node>
<StgValue><ssdm name="sext_ln10_119"/></StgValue>
</operation>

<operation id="2240" st_id="267" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:169 %mul_ln10_59 = mul i28 %sext_ln10_118, i28 %sext_ln10_119

]]></Node>
<StgValue><ssdm name="mul_ln10_59"/></StgValue>
</operation>

<operation id="2241" st_id="267" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:173 %mul_ln11_59 = mul i28 %sext_ln10_118, i28 %sext_ln10_117

]]></Node>
<StgValue><ssdm name="mul_ln11_59"/></StgValue>
</operation>

<operation id="2242" st_id="267" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="126" op_3_bw="0">
<![CDATA[
for.end126.7:180 %call_ret_i13 = call i28 @generic_sincos<16, 4>, i16 60710, i126 %cordic_apfixed_circ_table_arctan_128

]]></Node>
<StgValue><ssdm name="call_ret_i13"/></StgValue>
</operation>

<operation id="2243" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="14" op_0_bw="28">
<![CDATA[
for.end126.7:181 %agg_result_i12 = extractvalue i28 %call_ret_i13

]]></Node>
<StgValue><ssdm name="agg_result_i12"/></StgValue>
</operation>

<operation id="2244" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="14" op_0_bw="28">
<![CDATA[
for.end126.7:182 %agg_result_i13 = extractvalue i28 %call_ret_i13

]]></Node>
<StgValue><ssdm name="agg_result_i13"/></StgValue>
</operation>

<operation id="2245" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="28" op_0_bw="14">
<![CDATA[
for.end126.7:184 %sext_ln10_121 = sext i14 %agg_result_i12

]]></Node>
<StgValue><ssdm name="sext_ln10_121"/></StgValue>
</operation>

<operation id="2246" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1716" bw="28" op_0_bw="16">
<![CDATA[
for.end126.7:185 %sext_ln10_122 = sext i16 %stage2_imag_76

]]></Node>
<StgValue><ssdm name="sext_ln10_122"/></StgValue>
</operation>

<operation id="2247" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1717" bw="28" op_0_bw="14">
<![CDATA[
for.end126.7:186 %sext_ln10_123 = sext i14 %agg_result_i13

]]></Node>
<StgValue><ssdm name="sext_ln10_123"/></StgValue>
</operation>

<operation id="2248" st_id="267" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:188 %mul_ln10_61 = mul i28 %sext_ln10_122, i28 %sext_ln10_123

]]></Node>
<StgValue><ssdm name="mul_ln10_61"/></StgValue>
</operation>

<operation id="2249" st_id="267" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:192 %mul_ln11_61 = mul i28 %sext_ln10_122, i28 %sext_ln10_121

]]></Node>
<StgValue><ssdm name="mul_ln11_61"/></StgValue>
</operation>

<operation id="2250" st_id="267" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="126" op_3_bw="0">
<![CDATA[
for.end126.7:199 %call_ret_i14 = call i28 @generic_sincos<16, 4>, i16 59906, i126 %cordic_apfixed_circ_table_arctan_128

]]></Node>
<StgValue><ssdm name="call_ret_i14"/></StgValue>
</operation>

<operation id="2251" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="14" op_0_bw="28">
<![CDATA[
for.end126.7:200 %agg_result_i14 = extractvalue i28 %call_ret_i14

]]></Node>
<StgValue><ssdm name="agg_result_i14"/></StgValue>
</operation>

<operation id="2252" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="14" op_0_bw="28">
<![CDATA[
for.end126.7:201 %agg_result_i15 = extractvalue i28 %call_ret_i14

]]></Node>
<StgValue><ssdm name="agg_result_i15"/></StgValue>
</operation>

<operation id="2253" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="28" op_0_bw="14">
<![CDATA[
for.end126.7:203 %sext_ln10_125 = sext i14 %agg_result_i14

]]></Node>
<StgValue><ssdm name="sext_ln10_125"/></StgValue>
</operation>

<operation id="2254" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1735" bw="28" op_0_bw="16">
<![CDATA[
for.end126.7:204 %sext_ln10_126 = sext i16 %stage2_imag_77

]]></Node>
<StgValue><ssdm name="sext_ln10_126"/></StgValue>
</operation>

<operation id="2255" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="28" op_0_bw="14">
<![CDATA[
for.end126.7:205 %sext_ln10_127 = sext i14 %agg_result_i15

]]></Node>
<StgValue><ssdm name="sext_ln10_127"/></StgValue>
</operation>

<operation id="2256" st_id="267" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:207 %mul_ln10_63 = mul i28 %sext_ln10_126, i28 %sext_ln10_127

]]></Node>
<StgValue><ssdm name="mul_ln10_63"/></StgValue>
</operation>

<operation id="2257" st_id="267" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:211 %mul_ln11_63 = mul i28 %sext_ln10_126, i28 %sext_ln10_125

]]></Node>
<StgValue><ssdm name="mul_ln11_63"/></StgValue>
</operation>

<operation id="2258" st_id="267" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="126" op_3_bw="0">
<![CDATA[
for.end126.7:218 %call_ret_i15 = call i28 @generic_sincos<16, 4>, i16 59102, i126 %cordic_apfixed_circ_table_arctan_128

]]></Node>
<StgValue><ssdm name="call_ret_i15"/></StgValue>
</operation>

<operation id="2259" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="14" op_0_bw="28">
<![CDATA[
for.end126.7:219 %agg_result_i16 = extractvalue i28 %call_ret_i15

]]></Node>
<StgValue><ssdm name="agg_result_i16"/></StgValue>
</operation>

<operation id="2260" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1751" bw="14" op_0_bw="28">
<![CDATA[
for.end126.7:220 %agg_result_i17 = extractvalue i28 %call_ret_i15

]]></Node>
<StgValue><ssdm name="agg_result_i17"/></StgValue>
</operation>

<operation id="2261" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="28" op_0_bw="14">
<![CDATA[
for.end126.7:222 %sext_ln10_129 = sext i14 %agg_result_i16

]]></Node>
<StgValue><ssdm name="sext_ln10_129"/></StgValue>
</operation>

<operation id="2262" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="28" op_0_bw="16">
<![CDATA[
for.end126.7:223 %sext_ln10_130 = sext i16 %a_imag_14

]]></Node>
<StgValue><ssdm name="sext_ln10_130"/></StgValue>
</operation>

<operation id="2263" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="28" op_0_bw="14">
<![CDATA[
for.end126.7:224 %sext_ln10_131 = sext i14 %agg_result_i17

]]></Node>
<StgValue><ssdm name="sext_ln10_131"/></StgValue>
</operation>

<operation id="2264" st_id="267" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:226 %mul_ln10_65 = mul i28 %sext_ln10_130, i28 %sext_ln10_131

]]></Node>
<StgValue><ssdm name="mul_ln10_65"/></StgValue>
</operation>

<operation id="2265" st_id="267" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:230 %mul_ln11_65 = mul i28 %sext_ln10_130, i28 %sext_ln10_129

]]></Node>
<StgValue><ssdm name="mul_ln11_65"/></StgValue>
</operation>

<operation id="2266" st_id="267" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1768" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="126" op_3_bw="0">
<![CDATA[
for.end126.7:237 %call_ret_i16 = call i28 @generic_sincos<16, 4>, i16 58297, i126 %cordic_apfixed_circ_table_arctan_128

]]></Node>
<StgValue><ssdm name="call_ret_i16"/></StgValue>
</operation>

<operation id="2267" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1769" bw="14" op_0_bw="28">
<![CDATA[
for.end126.7:238 %agg_result_i18 = extractvalue i28 %call_ret_i16

]]></Node>
<StgValue><ssdm name="agg_result_i18"/></StgValue>
</operation>

<operation id="2268" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1770" bw="14" op_0_bw="28">
<![CDATA[
for.end126.7:239 %agg_result_i19 = extractvalue i28 %call_ret_i16

]]></Node>
<StgValue><ssdm name="agg_result_i19"/></StgValue>
</operation>

<operation id="2269" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="28" op_0_bw="14">
<![CDATA[
for.end126.7:241 %sext_ln10_133 = sext i14 %agg_result_i18

]]></Node>
<StgValue><ssdm name="sext_ln10_133"/></StgValue>
</operation>

<operation id="2270" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="28" op_0_bw="16">
<![CDATA[
for.end126.7:242 %sext_ln10_134 = sext i16 %stage2_imag_78

]]></Node>
<StgValue><ssdm name="sext_ln10_134"/></StgValue>
</operation>

<operation id="2271" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="28" op_0_bw="14">
<![CDATA[
for.end126.7:243 %sext_ln10_135 = sext i14 %agg_result_i19

]]></Node>
<StgValue><ssdm name="sext_ln10_135"/></StgValue>
</operation>

<operation id="2272" st_id="267" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:245 %mul_ln10_67 = mul i28 %sext_ln10_134, i28 %sext_ln10_135

]]></Node>
<StgValue><ssdm name="mul_ln10_67"/></StgValue>
</operation>

<operation id="2273" st_id="267" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:249 %mul_ln11_67 = mul i28 %sext_ln10_134, i28 %sext_ln10_133

]]></Node>
<StgValue><ssdm name="mul_ln11_67"/></StgValue>
</operation>

<operation id="2274" st_id="267" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1787" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="126" op_3_bw="0">
<![CDATA[
for.end126.7:256 %call_ret_i17 = call i28 @generic_sincos<16, 4>, i16 57493, i126 %cordic_apfixed_circ_table_arctan_128

]]></Node>
<StgValue><ssdm name="call_ret_i17"/></StgValue>
</operation>

<operation id="2275" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1788" bw="14" op_0_bw="28">
<![CDATA[
for.end126.7:257 %agg_result_i20 = extractvalue i28 %call_ret_i17

]]></Node>
<StgValue><ssdm name="agg_result_i20"/></StgValue>
</operation>

<operation id="2276" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1789" bw="14" op_0_bw="28">
<![CDATA[
for.end126.7:258 %agg_result_i21 = extractvalue i28 %call_ret_i17

]]></Node>
<StgValue><ssdm name="agg_result_i21"/></StgValue>
</operation>

<operation id="2277" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="28" op_0_bw="14">
<![CDATA[
for.end126.7:260 %sext_ln10_137 = sext i14 %agg_result_i20

]]></Node>
<StgValue><ssdm name="sext_ln10_137"/></StgValue>
</operation>

<operation id="2278" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="28" op_0_bw="16">
<![CDATA[
for.end126.7:261 %sext_ln10_138 = sext i16 %stage2_imag_79

]]></Node>
<StgValue><ssdm name="sext_ln10_138"/></StgValue>
</operation>

<operation id="2279" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="28" op_0_bw="14">
<![CDATA[
for.end126.7:262 %sext_ln10_139 = sext i14 %agg_result_i21

]]></Node>
<StgValue><ssdm name="sext_ln10_139"/></StgValue>
</operation>

<operation id="2280" st_id="267" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1795" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:264 %mul_ln10_69 = mul i28 %sext_ln10_138, i28 %sext_ln10_139

]]></Node>
<StgValue><ssdm name="mul_ln10_69"/></StgValue>
</operation>

<operation id="2281" st_id="267" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:268 %mul_ln11_69 = mul i28 %sext_ln10_138, i28 %sext_ln10_137

]]></Node>
<StgValue><ssdm name="mul_ln11_69"/></StgValue>
</operation>

<operation id="2282" st_id="267" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="126" op_3_bw="0">
<![CDATA[
for.end126.7:275 %call_ret_i18 = call i28 @generic_sincos<16, 4>, i16 56689, i126 %cordic_apfixed_circ_table_arctan_128

]]></Node>
<StgValue><ssdm name="call_ret_i18"/></StgValue>
</operation>

<operation id="2283" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1807" bw="14" op_0_bw="28">
<![CDATA[
for.end126.7:276 %agg_result_i22 = extractvalue i28 %call_ret_i18

]]></Node>
<StgValue><ssdm name="agg_result_i22"/></StgValue>
</operation>

<operation id="2284" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="14" op_0_bw="28">
<![CDATA[
for.end126.7:277 %agg_result_i23 = extractvalue i28 %call_ret_i18

]]></Node>
<StgValue><ssdm name="agg_result_i23"/></StgValue>
</operation>

<operation id="2285" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1810" bw="28" op_0_bw="14">
<![CDATA[
for.end126.7:279 %sext_ln10_141 = sext i14 %agg_result_i22

]]></Node>
<StgValue><ssdm name="sext_ln10_141"/></StgValue>
</operation>

<operation id="2286" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1811" bw="28" op_0_bw="16">
<![CDATA[
for.end126.7:280 %sext_ln10_142 = sext i16 %stage2_imag_80

]]></Node>
<StgValue><ssdm name="sext_ln10_142"/></StgValue>
</operation>

<operation id="2287" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1812" bw="28" op_0_bw="14">
<![CDATA[
for.end126.7:281 %sext_ln10_143 = sext i14 %agg_result_i23

]]></Node>
<StgValue><ssdm name="sext_ln10_143"/></StgValue>
</operation>

<operation id="2288" st_id="267" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:283 %mul_ln10_71 = mul i28 %sext_ln10_142, i28 %sext_ln10_143

]]></Node>
<StgValue><ssdm name="mul_ln10_71"/></StgValue>
</operation>

<operation id="2289" st_id="267" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:287 %mul_ln11_71 = mul i28 %sext_ln10_142, i28 %sext_ln10_141

]]></Node>
<StgValue><ssdm name="mul_ln11_71"/></StgValue>
</operation>

<operation id="2290" st_id="267" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="126" op_3_bw="0">
<![CDATA[
for.end126.7:294 %call_ret_i19 = call i28 @generic_sincos<16, 4>, i16 55885, i126 %cordic_apfixed_circ_table_arctan_128

]]></Node>
<StgValue><ssdm name="call_ret_i19"/></StgValue>
</operation>

<operation id="2291" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="14" op_0_bw="28">
<![CDATA[
for.end126.7:295 %agg_result_i24 = extractvalue i28 %call_ret_i19

]]></Node>
<StgValue><ssdm name="agg_result_i24"/></StgValue>
</operation>

<operation id="2292" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="14" op_0_bw="28">
<![CDATA[
for.end126.7:296 %agg_result_i25 = extractvalue i28 %call_ret_i19

]]></Node>
<StgValue><ssdm name="agg_result_i25"/></StgValue>
</operation>

<operation id="2293" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="28" op_0_bw="14">
<![CDATA[
for.end126.7:298 %sext_ln10_145 = sext i14 %agg_result_i24

]]></Node>
<StgValue><ssdm name="sext_ln10_145"/></StgValue>
</operation>

<operation id="2294" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="28" op_0_bw="16">
<![CDATA[
for.end126.7:299 %sext_ln10_146 = sext i16 %a_imag

]]></Node>
<StgValue><ssdm name="sext_ln10_146"/></StgValue>
</operation>

<operation id="2295" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1831" bw="28" op_0_bw="14">
<![CDATA[
for.end126.7:300 %sext_ln10_147 = sext i14 %agg_result_i25

]]></Node>
<StgValue><ssdm name="sext_ln10_147"/></StgValue>
</operation>

<operation id="2296" st_id="267" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1833" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:302 %mul_ln10_73 = mul i28 %sext_ln10_146, i28 %sext_ln10_147

]]></Node>
<StgValue><ssdm name="mul_ln10_73"/></StgValue>
</operation>

<operation id="2297" st_id="267" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1837" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:306 %mul_ln11_73 = mul i28 %sext_ln10_146, i28 %sext_ln10_145

]]></Node>
<StgValue><ssdm name="mul_ln11_73"/></StgValue>
</operation>

<operation id="2298" st_id="267" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="126" op_3_bw="0">
<![CDATA[
for.end126.7:313 %call_ret_i20 = call i28 @generic_sincos<16, 4>, i16 55080, i126 %cordic_apfixed_circ_table_arctan_128

]]></Node>
<StgValue><ssdm name="call_ret_i20"/></StgValue>
</operation>

<operation id="2299" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="14" op_0_bw="28">
<![CDATA[
for.end126.7:314 %agg_result_i26 = extractvalue i28 %call_ret_i20

]]></Node>
<StgValue><ssdm name="agg_result_i26"/></StgValue>
</operation>

<operation id="2300" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="14" op_0_bw="28">
<![CDATA[
for.end126.7:315 %agg_result_i27 = extractvalue i28 %call_ret_i20

]]></Node>
<StgValue><ssdm name="agg_result_i27"/></StgValue>
</operation>

<operation id="2301" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="28" op_0_bw="14">
<![CDATA[
for.end126.7:317 %sext_ln10_149 = sext i14 %agg_result_i26

]]></Node>
<StgValue><ssdm name="sext_ln10_149"/></StgValue>
</operation>

<operation id="2302" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="28" op_0_bw="16">
<![CDATA[
for.end126.7:318 %sext_ln10_150 = sext i16 %sub_ln35_7

]]></Node>
<StgValue><ssdm name="sext_ln10_150"/></StgValue>
</operation>

<operation id="2303" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="28" op_0_bw="14">
<![CDATA[
for.end126.7:319 %sext_ln10_151 = sext i14 %agg_result_i27

]]></Node>
<StgValue><ssdm name="sext_ln10_151"/></StgValue>
</operation>

<operation id="2304" st_id="267" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1852" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:321 %mul_ln10_75 = mul i28 %sext_ln10_150, i28 %sext_ln10_151

]]></Node>
<StgValue><ssdm name="mul_ln10_75"/></StgValue>
</operation>

<operation id="2305" st_id="267" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:325 %mul_ln11_75 = mul i28 %sext_ln10_150, i28 %sext_ln10_149

]]></Node>
<StgValue><ssdm name="mul_ln11_75"/></StgValue>
</operation>

<operation id="2306" st_id="267" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1863" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="126" op_3_bw="0">
<![CDATA[
for.end126.7:332 %call_ret_i21 = call i28 @generic_sincos<16, 4>, i16 54276, i126 %cordic_apfixed_circ_table_arctan_128

]]></Node>
<StgValue><ssdm name="call_ret_i21"/></StgValue>
</operation>

<operation id="2307" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="14" op_0_bw="28">
<![CDATA[
for.end126.7:333 %agg_result_i28 = extractvalue i28 %call_ret_i21

]]></Node>
<StgValue><ssdm name="agg_result_i28"/></StgValue>
</operation>

<operation id="2308" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="14" op_0_bw="28">
<![CDATA[
for.end126.7:334 %agg_result_i29 = extractvalue i28 %call_ret_i21

]]></Node>
<StgValue><ssdm name="agg_result_i29"/></StgValue>
</operation>

<operation id="2309" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1867" bw="28" op_0_bw="14">
<![CDATA[
for.end126.7:336 %sext_ln10_153 = sext i14 %agg_result_i28

]]></Node>
<StgValue><ssdm name="sext_ln10_153"/></StgValue>
</operation>

<operation id="2310" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="28" op_0_bw="16">
<![CDATA[
for.end126.7:337 %sext_ln10_154 = sext i16 %sub_ln36_15

]]></Node>
<StgValue><ssdm name="sext_ln10_154"/></StgValue>
</operation>

<operation id="2311" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="28" op_0_bw="14">
<![CDATA[
for.end126.7:338 %sext_ln10_155 = sext i14 %agg_result_i29

]]></Node>
<StgValue><ssdm name="sext_ln10_155"/></StgValue>
</operation>

<operation id="2312" st_id="267" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1871" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:340 %mul_ln10_77 = mul i28 %sext_ln10_154, i28 %sext_ln10_155

]]></Node>
<StgValue><ssdm name="mul_ln10_77"/></StgValue>
</operation>

<operation id="2313" st_id="267" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:344 %mul_ln11_77 = mul i28 %sext_ln10_154, i28 %sext_ln10_153

]]></Node>
<StgValue><ssdm name="mul_ln11_77"/></StgValue>
</operation>

<operation id="2314" st_id="267" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="126" op_3_bw="0">
<![CDATA[
for.end126.7:351 %call_ret_i22 = call i28 @generic_sincos<16, 4>, i16 53472, i126 %cordic_apfixed_circ_table_arctan_128

]]></Node>
<StgValue><ssdm name="call_ret_i22"/></StgValue>
</operation>

<operation id="2315" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="14" op_0_bw="28">
<![CDATA[
for.end126.7:352 %agg_result_i30 = extractvalue i28 %call_ret_i22

]]></Node>
<StgValue><ssdm name="agg_result_i30"/></StgValue>
</operation>

<operation id="2316" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1884" bw="14" op_0_bw="28">
<![CDATA[
for.end126.7:353 %agg_result_i31 = extractvalue i28 %call_ret_i22

]]></Node>
<StgValue><ssdm name="agg_result_i31"/></StgValue>
</operation>

<operation id="2317" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="28" op_0_bw="14">
<![CDATA[
for.end126.7:355 %sext_ln10_157 = sext i14 %agg_result_i30

]]></Node>
<StgValue><ssdm name="sext_ln10_157"/></StgValue>
</operation>

<operation id="2318" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="28" op_0_bw="16">
<![CDATA[
for.end126.7:356 %sext_ln10_158 = sext i16 %add_ln37_7

]]></Node>
<StgValue><ssdm name="sext_ln10_158"/></StgValue>
</operation>

<operation id="2319" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1888" bw="28" op_0_bw="14">
<![CDATA[
for.end126.7:357 %sext_ln10_159 = sext i14 %agg_result_i31

]]></Node>
<StgValue><ssdm name="sext_ln10_159"/></StgValue>
</operation>

<operation id="2320" st_id="267" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1890" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:359 %mul_ln10_79 = mul i28 %sext_ln10_158, i28 %sext_ln10_159

]]></Node>
<StgValue><ssdm name="mul_ln10_79"/></StgValue>
</operation>

<operation id="2321" st_id="267" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:363 %mul_ln11_79 = mul i28 %sext_ln10_158, i28 %sext_ln10_157

]]></Node>
<StgValue><ssdm name="mul_ln11_79"/></StgValue>
</operation>
</state>

<state id="268" st_id="268">

<operation id="2322" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="28" op_0_bw="16">
<![CDATA[
for.end126.7:69 %sext_ln10_96 = sext i16 %a_real_12

]]></Node>
<StgValue><ssdm name="sext_ln10_96"/></StgValue>
</operation>

<operation id="2323" st_id="268" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:73 %mul_ln10_48 = mul i28 %sext_ln10_96, i28 %sext_ln10_97

]]></Node>
<StgValue><ssdm name="mul_ln10_48"/></StgValue>
</operation>

<operation id="2324" st_id="268" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:74 %mul_ln10_49 = mul i28 %sext_ln10_98, i28 %sext_ln10_99

]]></Node>
<StgValue><ssdm name="mul_ln10_49"/></StgValue>
</operation>

<operation id="2325" st_id="268" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:77 %mul_ln11_48 = mul i28 %sext_ln10_96, i28 %sext_ln10_99

]]></Node>
<StgValue><ssdm name="mul_ln11_48"/></StgValue>
</operation>

<operation id="2326" st_id="268" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:78 %mul_ln11_49 = mul i28 %sext_ln10_98, i28 %sext_ln10_97

]]></Node>
<StgValue><ssdm name="mul_ln11_49"/></StgValue>
</operation>

<operation id="2327" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="28" op_0_bw="16">
<![CDATA[
for.end126.7:88 %sext_ln10_100 = sext i16 %stage2_real_72

]]></Node>
<StgValue><ssdm name="sext_ln10_100"/></StgValue>
</operation>

<operation id="2328" st_id="268" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:92 %mul_ln10_50 = mul i28 %sext_ln10_100, i28 %sext_ln10_101

]]></Node>
<StgValue><ssdm name="mul_ln10_50"/></StgValue>
</operation>

<operation id="2329" st_id="268" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:93 %mul_ln10_51 = mul i28 %sext_ln10_102, i28 %sext_ln10_103

]]></Node>
<StgValue><ssdm name="mul_ln10_51"/></StgValue>
</operation>

<operation id="2330" st_id="268" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:96 %mul_ln11_50 = mul i28 %sext_ln10_100, i28 %sext_ln10_103

]]></Node>
<StgValue><ssdm name="mul_ln11_50"/></StgValue>
</operation>

<operation id="2331" st_id="268" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:97 %mul_ln11_51 = mul i28 %sext_ln10_102, i28 %sext_ln10_101

]]></Node>
<StgValue><ssdm name="mul_ln11_51"/></StgValue>
</operation>

<operation id="2332" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="28" op_0_bw="16">
<![CDATA[
for.end126.7:107 %sext_ln10_104 = sext i16 %stage2_real_73

]]></Node>
<StgValue><ssdm name="sext_ln10_104"/></StgValue>
</operation>

<operation id="2333" st_id="268" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:111 %mul_ln10_52 = mul i28 %sext_ln10_104, i28 %sext_ln10_105

]]></Node>
<StgValue><ssdm name="mul_ln10_52"/></StgValue>
</operation>

<operation id="2334" st_id="268" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:112 %mul_ln10_53 = mul i28 %sext_ln10_106, i28 %sext_ln10_107

]]></Node>
<StgValue><ssdm name="mul_ln10_53"/></StgValue>
</operation>

<operation id="2335" st_id="268" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:115 %mul_ln11_52 = mul i28 %sext_ln10_104, i28 %sext_ln10_107

]]></Node>
<StgValue><ssdm name="mul_ln11_52"/></StgValue>
</operation>

<operation id="2336" st_id="268" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:116 %mul_ln11_53 = mul i28 %sext_ln10_106, i28 %sext_ln10_105

]]></Node>
<StgValue><ssdm name="mul_ln11_53"/></StgValue>
</operation>

<operation id="2337" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="28" op_0_bw="16">
<![CDATA[
for.end126.7:126 %sext_ln10_108 = sext i16 %stage2_real_74

]]></Node>
<StgValue><ssdm name="sext_ln10_108"/></StgValue>
</operation>

<operation id="2338" st_id="268" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:130 %mul_ln10_54 = mul i28 %sext_ln10_108, i28 %sext_ln10_109

]]></Node>
<StgValue><ssdm name="mul_ln10_54"/></StgValue>
</operation>

<operation id="2339" st_id="268" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1662" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:131 %mul_ln10_55 = mul i28 %sext_ln10_110, i28 %sext_ln10_111

]]></Node>
<StgValue><ssdm name="mul_ln10_55"/></StgValue>
</operation>

<operation id="2340" st_id="268" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:134 %mul_ln11_54 = mul i28 %sext_ln10_108, i28 %sext_ln10_111

]]></Node>
<StgValue><ssdm name="mul_ln11_54"/></StgValue>
</operation>

<operation id="2341" st_id="268" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:135 %mul_ln11_55 = mul i28 %sext_ln10_110, i28 %sext_ln10_109

]]></Node>
<StgValue><ssdm name="mul_ln11_55"/></StgValue>
</operation>

<operation id="2342" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="28" op_0_bw="16">
<![CDATA[
for.end126.7:145 %sext_ln10_112 = sext i16 %a_real_13

]]></Node>
<StgValue><ssdm name="sext_ln10_112"/></StgValue>
</operation>

<operation id="2343" st_id="268" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:149 %mul_ln10_56 = mul i28 %sext_ln10_112, i28 %sext_ln10_113

]]></Node>
<StgValue><ssdm name="mul_ln10_56"/></StgValue>
</operation>

<operation id="2344" st_id="268" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:150 %mul_ln10_57 = mul i28 %sext_ln10_114, i28 %sext_ln10_115

]]></Node>
<StgValue><ssdm name="mul_ln10_57"/></StgValue>
</operation>

<operation id="2345" st_id="268" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:153 %mul_ln11_56 = mul i28 %sext_ln10_112, i28 %sext_ln10_115

]]></Node>
<StgValue><ssdm name="mul_ln11_56"/></StgValue>
</operation>

<operation id="2346" st_id="268" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:154 %mul_ln11_57 = mul i28 %sext_ln10_114, i28 %sext_ln10_113

]]></Node>
<StgValue><ssdm name="mul_ln11_57"/></StgValue>
</operation>

<operation id="2347" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="28" op_0_bw="16">
<![CDATA[
for.end126.7:164 %sext_ln10_116 = sext i16 %stage2_real_75

]]></Node>
<StgValue><ssdm name="sext_ln10_116"/></StgValue>
</operation>

<operation id="2348" st_id="268" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:168 %mul_ln10_58 = mul i28 %sext_ln10_116, i28 %sext_ln10_117

]]></Node>
<StgValue><ssdm name="mul_ln10_58"/></StgValue>
</operation>

<operation id="2349" st_id="268" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:169 %mul_ln10_59 = mul i28 %sext_ln10_118, i28 %sext_ln10_119

]]></Node>
<StgValue><ssdm name="mul_ln10_59"/></StgValue>
</operation>

<operation id="2350" st_id="268" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:172 %mul_ln11_58 = mul i28 %sext_ln10_116, i28 %sext_ln10_119

]]></Node>
<StgValue><ssdm name="mul_ln11_58"/></StgValue>
</operation>

<operation id="2351" st_id="268" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:173 %mul_ln11_59 = mul i28 %sext_ln10_118, i28 %sext_ln10_117

]]></Node>
<StgValue><ssdm name="mul_ln11_59"/></StgValue>
</operation>

<operation id="2352" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="28" op_0_bw="16">
<![CDATA[
for.end126.7:183 %sext_ln10_120 = sext i16 %stage2_real_76

]]></Node>
<StgValue><ssdm name="sext_ln10_120"/></StgValue>
</operation>

<operation id="2353" st_id="268" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:187 %mul_ln10_60 = mul i28 %sext_ln10_120, i28 %sext_ln10_121

]]></Node>
<StgValue><ssdm name="mul_ln10_60"/></StgValue>
</operation>

<operation id="2354" st_id="268" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:188 %mul_ln10_61 = mul i28 %sext_ln10_122, i28 %sext_ln10_123

]]></Node>
<StgValue><ssdm name="mul_ln10_61"/></StgValue>
</operation>

<operation id="2355" st_id="268" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:191 %mul_ln11_60 = mul i28 %sext_ln10_120, i28 %sext_ln10_123

]]></Node>
<StgValue><ssdm name="mul_ln11_60"/></StgValue>
</operation>

<operation id="2356" st_id="268" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:192 %mul_ln11_61 = mul i28 %sext_ln10_122, i28 %sext_ln10_121

]]></Node>
<StgValue><ssdm name="mul_ln11_61"/></StgValue>
</operation>

<operation id="2357" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="28" op_0_bw="16">
<![CDATA[
for.end126.7:202 %sext_ln10_124 = sext i16 %stage2_real_77

]]></Node>
<StgValue><ssdm name="sext_ln10_124"/></StgValue>
</operation>

<operation id="2358" st_id="268" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:206 %mul_ln10_62 = mul i28 %sext_ln10_124, i28 %sext_ln10_125

]]></Node>
<StgValue><ssdm name="mul_ln10_62"/></StgValue>
</operation>

<operation id="2359" st_id="268" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:207 %mul_ln10_63 = mul i28 %sext_ln10_126, i28 %sext_ln10_127

]]></Node>
<StgValue><ssdm name="mul_ln10_63"/></StgValue>
</operation>

<operation id="2360" st_id="268" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:210 %mul_ln11_62 = mul i28 %sext_ln10_124, i28 %sext_ln10_127

]]></Node>
<StgValue><ssdm name="mul_ln11_62"/></StgValue>
</operation>

<operation id="2361" st_id="268" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:211 %mul_ln11_63 = mul i28 %sext_ln10_126, i28 %sext_ln10_125

]]></Node>
<StgValue><ssdm name="mul_ln11_63"/></StgValue>
</operation>

<operation id="2362" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="28" op_0_bw="16">
<![CDATA[
for.end126.7:221 %sext_ln10_128 = sext i16 %a_real_14

]]></Node>
<StgValue><ssdm name="sext_ln10_128"/></StgValue>
</operation>

<operation id="2363" st_id="268" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:225 %mul_ln10_64 = mul i28 %sext_ln10_128, i28 %sext_ln10_129

]]></Node>
<StgValue><ssdm name="mul_ln10_64"/></StgValue>
</operation>

<operation id="2364" st_id="268" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:226 %mul_ln10_65 = mul i28 %sext_ln10_130, i28 %sext_ln10_131

]]></Node>
<StgValue><ssdm name="mul_ln10_65"/></StgValue>
</operation>

<operation id="2365" st_id="268" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:229 %mul_ln11_64 = mul i28 %sext_ln10_128, i28 %sext_ln10_131

]]></Node>
<StgValue><ssdm name="mul_ln11_64"/></StgValue>
</operation>

<operation id="2366" st_id="268" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:230 %mul_ln11_65 = mul i28 %sext_ln10_130, i28 %sext_ln10_129

]]></Node>
<StgValue><ssdm name="mul_ln11_65"/></StgValue>
</operation>

<operation id="2367" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="28" op_0_bw="16">
<![CDATA[
for.end126.7:240 %sext_ln10_132 = sext i16 %stage2_real_78

]]></Node>
<StgValue><ssdm name="sext_ln10_132"/></StgValue>
</operation>

<operation id="2368" st_id="268" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:244 %mul_ln10_66 = mul i28 %sext_ln10_132, i28 %sext_ln10_133

]]></Node>
<StgValue><ssdm name="mul_ln10_66"/></StgValue>
</operation>

<operation id="2369" st_id="268" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:245 %mul_ln10_67 = mul i28 %sext_ln10_134, i28 %sext_ln10_135

]]></Node>
<StgValue><ssdm name="mul_ln10_67"/></StgValue>
</operation>

<operation id="2370" st_id="268" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1779" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:248 %mul_ln11_66 = mul i28 %sext_ln10_132, i28 %sext_ln10_135

]]></Node>
<StgValue><ssdm name="mul_ln11_66"/></StgValue>
</operation>

<operation id="2371" st_id="268" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:249 %mul_ln11_67 = mul i28 %sext_ln10_134, i28 %sext_ln10_133

]]></Node>
<StgValue><ssdm name="mul_ln11_67"/></StgValue>
</operation>

<operation id="2372" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1790" bw="28" op_0_bw="16">
<![CDATA[
for.end126.7:259 %sext_ln10_136 = sext i16 %stage2_real_79

]]></Node>
<StgValue><ssdm name="sext_ln10_136"/></StgValue>
</operation>

<operation id="2373" st_id="268" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:263 %mul_ln10_68 = mul i28 %sext_ln10_136, i28 %sext_ln10_137

]]></Node>
<StgValue><ssdm name="mul_ln10_68"/></StgValue>
</operation>

<operation id="2374" st_id="268" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1795" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:264 %mul_ln10_69 = mul i28 %sext_ln10_138, i28 %sext_ln10_139

]]></Node>
<StgValue><ssdm name="mul_ln10_69"/></StgValue>
</operation>

<operation id="2375" st_id="268" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:267 %mul_ln11_68 = mul i28 %sext_ln10_136, i28 %sext_ln10_139

]]></Node>
<StgValue><ssdm name="mul_ln11_68"/></StgValue>
</operation>

<operation id="2376" st_id="268" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:268 %mul_ln11_69 = mul i28 %sext_ln10_138, i28 %sext_ln10_137

]]></Node>
<StgValue><ssdm name="mul_ln11_69"/></StgValue>
</operation>

<operation id="2377" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="28" op_0_bw="16">
<![CDATA[
for.end126.7:278 %sext_ln10_140 = sext i16 %stage2_real_80

]]></Node>
<StgValue><ssdm name="sext_ln10_140"/></StgValue>
</operation>

<operation id="2378" st_id="268" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:282 %mul_ln10_70 = mul i28 %sext_ln10_140, i28 %sext_ln10_141

]]></Node>
<StgValue><ssdm name="mul_ln10_70"/></StgValue>
</operation>

<operation id="2379" st_id="268" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:283 %mul_ln10_71 = mul i28 %sext_ln10_142, i28 %sext_ln10_143

]]></Node>
<StgValue><ssdm name="mul_ln10_71"/></StgValue>
</operation>

<operation id="2380" st_id="268" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:286 %mul_ln11_70 = mul i28 %sext_ln10_140, i28 %sext_ln10_143

]]></Node>
<StgValue><ssdm name="mul_ln11_70"/></StgValue>
</operation>

<operation id="2381" st_id="268" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:287 %mul_ln11_71 = mul i28 %sext_ln10_142, i28 %sext_ln10_141

]]></Node>
<StgValue><ssdm name="mul_ln11_71"/></StgValue>
</operation>

<operation id="2382" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="28" op_0_bw="16">
<![CDATA[
for.end126.7:297 %sext_ln10_144 = sext i16 %a_real

]]></Node>
<StgValue><ssdm name="sext_ln10_144"/></StgValue>
</operation>

<operation id="2383" st_id="268" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:301 %mul_ln10_72 = mul i28 %sext_ln10_144, i28 %sext_ln10_145

]]></Node>
<StgValue><ssdm name="mul_ln10_72"/></StgValue>
</operation>

<operation id="2384" st_id="268" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1833" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:302 %mul_ln10_73 = mul i28 %sext_ln10_146, i28 %sext_ln10_147

]]></Node>
<StgValue><ssdm name="mul_ln10_73"/></StgValue>
</operation>

<operation id="2385" st_id="268" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1836" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:305 %mul_ln11_72 = mul i28 %sext_ln10_144, i28 %sext_ln10_147

]]></Node>
<StgValue><ssdm name="mul_ln11_72"/></StgValue>
</operation>

<operation id="2386" st_id="268" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1837" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:306 %mul_ln11_73 = mul i28 %sext_ln10_146, i28 %sext_ln10_145

]]></Node>
<StgValue><ssdm name="mul_ln11_73"/></StgValue>
</operation>

<operation id="2387" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="28" op_0_bw="16">
<![CDATA[
for.end126.7:316 %sext_ln10_148 = sext i16 %add_ln35_7

]]></Node>
<StgValue><ssdm name="sext_ln10_148"/></StgValue>
</operation>

<operation id="2388" st_id="268" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1851" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:320 %mul_ln10_74 = mul i28 %sext_ln10_148, i28 %sext_ln10_149

]]></Node>
<StgValue><ssdm name="mul_ln10_74"/></StgValue>
</operation>

<operation id="2389" st_id="268" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1852" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:321 %mul_ln10_75 = mul i28 %sext_ln10_150, i28 %sext_ln10_151

]]></Node>
<StgValue><ssdm name="mul_ln10_75"/></StgValue>
</operation>

<operation id="2390" st_id="268" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1855" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:324 %mul_ln11_74 = mul i28 %sext_ln10_148, i28 %sext_ln10_151

]]></Node>
<StgValue><ssdm name="mul_ln11_74"/></StgValue>
</operation>

<operation id="2391" st_id="268" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:325 %mul_ln11_75 = mul i28 %sext_ln10_150, i28 %sext_ln10_149

]]></Node>
<StgValue><ssdm name="mul_ln11_75"/></StgValue>
</operation>

<operation id="2392" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1866" bw="28" op_0_bw="16">
<![CDATA[
for.end126.7:335 %sext_ln10_152 = sext i16 %sub_ln36_14

]]></Node>
<StgValue><ssdm name="sext_ln10_152"/></StgValue>
</operation>

<operation id="2393" st_id="268" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1870" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:339 %mul_ln10_76 = mul i28 %sext_ln10_152, i28 %sext_ln10_153

]]></Node>
<StgValue><ssdm name="mul_ln10_76"/></StgValue>
</operation>

<operation id="2394" st_id="268" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1871" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:340 %mul_ln10_77 = mul i28 %sext_ln10_154, i28 %sext_ln10_155

]]></Node>
<StgValue><ssdm name="mul_ln10_77"/></StgValue>
</operation>

<operation id="2395" st_id="268" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:343 %mul_ln11_76 = mul i28 %sext_ln10_152, i28 %sext_ln10_155

]]></Node>
<StgValue><ssdm name="mul_ln11_76"/></StgValue>
</operation>

<operation id="2396" st_id="268" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:344 %mul_ln11_77 = mul i28 %sext_ln10_154, i28 %sext_ln10_153

]]></Node>
<StgValue><ssdm name="mul_ln11_77"/></StgValue>
</operation>

<operation id="2397" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="28" op_0_bw="16">
<![CDATA[
for.end126.7:354 %sext_ln10_156 = sext i16 %sub_ln37_7

]]></Node>
<StgValue><ssdm name="sext_ln10_156"/></StgValue>
</operation>

<operation id="2398" st_id="268" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:358 %mul_ln10_78 = mul i28 %sext_ln10_156, i28 %sext_ln10_157

]]></Node>
<StgValue><ssdm name="mul_ln10_78"/></StgValue>
</operation>

<operation id="2399" st_id="268" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1890" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:359 %mul_ln10_79 = mul i28 %sext_ln10_158, i28 %sext_ln10_159

]]></Node>
<StgValue><ssdm name="mul_ln10_79"/></StgValue>
</operation>

<operation id="2400" st_id="268" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:362 %mul_ln11_78 = mul i28 %sext_ln10_156, i28 %sext_ln10_159

]]></Node>
<StgValue><ssdm name="mul_ln11_78"/></StgValue>
</operation>

<operation id="2401" st_id="268" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:363 %mul_ln11_79 = mul i28 %sext_ln10_158, i28 %sext_ln10_157

]]></Node>
<StgValue><ssdm name="mul_ln11_79"/></StgValue>
</operation>

<operation id="2402" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1901" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
for.end126.7:370 %empty_32 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>
</state>

<state id="269" st_id="269">

<operation id="2403" st_id="269" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:74 %mul_ln10_49 = mul i28 %sext_ln10_98, i28 %sext_ln10_99

]]></Node>
<StgValue><ssdm name="mul_ln10_49"/></StgValue>
</operation>

<operation id="2404" st_id="269" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:75 %sub_ln10_24 = sub i28 %mul_ln10_48, i28 %mul_ln10_49

]]></Node>
<StgValue><ssdm name="sub_ln10_24"/></StgValue>
</operation>

<operation id="2405" st_id="269" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:78 %mul_ln11_49 = mul i28 %sext_ln10_98, i28 %sext_ln10_97

]]></Node>
<StgValue><ssdm name="mul_ln11_49"/></StgValue>
</operation>

<operation id="2406" st_id="269" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:79 %add_ln11_24 = add i28 %mul_ln11_48, i28 %mul_ln11_49

]]></Node>
<StgValue><ssdm name="add_ln11_24"/></StgValue>
</operation>

<operation id="2407" st_id="269" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:93 %mul_ln10_51 = mul i28 %sext_ln10_102, i28 %sext_ln10_103

]]></Node>
<StgValue><ssdm name="mul_ln10_51"/></StgValue>
</operation>

<operation id="2408" st_id="269" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:94 %sub_ln10_25 = sub i28 %mul_ln10_50, i28 %mul_ln10_51

]]></Node>
<StgValue><ssdm name="sub_ln10_25"/></StgValue>
</operation>

<operation id="2409" st_id="269" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:97 %mul_ln11_51 = mul i28 %sext_ln10_102, i28 %sext_ln10_101

]]></Node>
<StgValue><ssdm name="mul_ln11_51"/></StgValue>
</operation>

<operation id="2410" st_id="269" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:98 %add_ln11_25 = add i28 %mul_ln11_50, i28 %mul_ln11_51

]]></Node>
<StgValue><ssdm name="add_ln11_25"/></StgValue>
</operation>

<operation id="2411" st_id="269" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:112 %mul_ln10_53 = mul i28 %sext_ln10_106, i28 %sext_ln10_107

]]></Node>
<StgValue><ssdm name="mul_ln10_53"/></StgValue>
</operation>

<operation id="2412" st_id="269" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:113 %sub_ln10_26 = sub i28 %mul_ln10_52, i28 %mul_ln10_53

]]></Node>
<StgValue><ssdm name="sub_ln10_26"/></StgValue>
</operation>

<operation id="2413" st_id="269" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:116 %mul_ln11_53 = mul i28 %sext_ln10_106, i28 %sext_ln10_105

]]></Node>
<StgValue><ssdm name="mul_ln11_53"/></StgValue>
</operation>

<operation id="2414" st_id="269" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:117 %add_ln11_26 = add i28 %mul_ln11_52, i28 %mul_ln11_53

]]></Node>
<StgValue><ssdm name="add_ln11_26"/></StgValue>
</operation>

<operation id="2415" st_id="269" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1662" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:131 %mul_ln10_55 = mul i28 %sext_ln10_110, i28 %sext_ln10_111

]]></Node>
<StgValue><ssdm name="mul_ln10_55"/></StgValue>
</operation>

<operation id="2416" st_id="269" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1663" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:132 %sub_ln10_27 = sub i28 %mul_ln10_54, i28 %mul_ln10_55

]]></Node>
<StgValue><ssdm name="sub_ln10_27"/></StgValue>
</operation>

<operation id="2417" st_id="269" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:135 %mul_ln11_55 = mul i28 %sext_ln10_110, i28 %sext_ln10_109

]]></Node>
<StgValue><ssdm name="mul_ln11_55"/></StgValue>
</operation>

<operation id="2418" st_id="269" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:136 %add_ln11_27 = add i28 %mul_ln11_54, i28 %mul_ln11_55

]]></Node>
<StgValue><ssdm name="add_ln11_27"/></StgValue>
</operation>

<operation id="2419" st_id="269" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:150 %mul_ln10_57 = mul i28 %sext_ln10_114, i28 %sext_ln10_115

]]></Node>
<StgValue><ssdm name="mul_ln10_57"/></StgValue>
</operation>

<operation id="2420" st_id="269" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:151 %sub_ln10_28 = sub i28 %mul_ln10_56, i28 %mul_ln10_57

]]></Node>
<StgValue><ssdm name="sub_ln10_28"/></StgValue>
</operation>

<operation id="2421" st_id="269" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:154 %mul_ln11_57 = mul i28 %sext_ln10_114, i28 %sext_ln10_113

]]></Node>
<StgValue><ssdm name="mul_ln11_57"/></StgValue>
</operation>

<operation id="2422" st_id="269" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:155 %add_ln11_28 = add i28 %mul_ln11_56, i28 %mul_ln11_57

]]></Node>
<StgValue><ssdm name="add_ln11_28"/></StgValue>
</operation>

<operation id="2423" st_id="269" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:169 %mul_ln10_59 = mul i28 %sext_ln10_118, i28 %sext_ln10_119

]]></Node>
<StgValue><ssdm name="mul_ln10_59"/></StgValue>
</operation>

<operation id="2424" st_id="269" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:170 %sub_ln10_29 = sub i28 %mul_ln10_58, i28 %mul_ln10_59

]]></Node>
<StgValue><ssdm name="sub_ln10_29"/></StgValue>
</operation>

<operation id="2425" st_id="269" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:173 %mul_ln11_59 = mul i28 %sext_ln10_118, i28 %sext_ln10_117

]]></Node>
<StgValue><ssdm name="mul_ln11_59"/></StgValue>
</operation>

<operation id="2426" st_id="269" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:174 %add_ln11_29 = add i28 %mul_ln11_58, i28 %mul_ln11_59

]]></Node>
<StgValue><ssdm name="add_ln11_29"/></StgValue>
</operation>

<operation id="2427" st_id="269" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:188 %mul_ln10_61 = mul i28 %sext_ln10_122, i28 %sext_ln10_123

]]></Node>
<StgValue><ssdm name="mul_ln10_61"/></StgValue>
</operation>

<operation id="2428" st_id="269" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:189 %sub_ln10_30 = sub i28 %mul_ln10_60, i28 %mul_ln10_61

]]></Node>
<StgValue><ssdm name="sub_ln10_30"/></StgValue>
</operation>

<operation id="2429" st_id="269" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:192 %mul_ln11_61 = mul i28 %sext_ln10_122, i28 %sext_ln10_121

]]></Node>
<StgValue><ssdm name="mul_ln11_61"/></StgValue>
</operation>

<operation id="2430" st_id="269" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:193 %add_ln11_30 = add i28 %mul_ln11_60, i28 %mul_ln11_61

]]></Node>
<StgValue><ssdm name="add_ln11_30"/></StgValue>
</operation>

<operation id="2431" st_id="269" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:207 %mul_ln10_63 = mul i28 %sext_ln10_126, i28 %sext_ln10_127

]]></Node>
<StgValue><ssdm name="mul_ln10_63"/></StgValue>
</operation>

<operation id="2432" st_id="269" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:208 %sub_ln10_31 = sub i28 %mul_ln10_62, i28 %mul_ln10_63

]]></Node>
<StgValue><ssdm name="sub_ln10_31"/></StgValue>
</operation>

<operation id="2433" st_id="269" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:211 %mul_ln11_63 = mul i28 %sext_ln10_126, i28 %sext_ln10_125

]]></Node>
<StgValue><ssdm name="mul_ln11_63"/></StgValue>
</operation>

<operation id="2434" st_id="269" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1743" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:212 %add_ln11_31 = add i28 %mul_ln11_62, i28 %mul_ln11_63

]]></Node>
<StgValue><ssdm name="add_ln11_31"/></StgValue>
</operation>

<operation id="2435" st_id="269" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:226 %mul_ln10_65 = mul i28 %sext_ln10_130, i28 %sext_ln10_131

]]></Node>
<StgValue><ssdm name="mul_ln10_65"/></StgValue>
</operation>

<operation id="2436" st_id="269" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:227 %sub_ln10_32 = sub i28 %mul_ln10_64, i28 %mul_ln10_65

]]></Node>
<StgValue><ssdm name="sub_ln10_32"/></StgValue>
</operation>

<operation id="2437" st_id="269" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:230 %mul_ln11_65 = mul i28 %sext_ln10_130, i28 %sext_ln10_129

]]></Node>
<StgValue><ssdm name="mul_ln11_65"/></StgValue>
</operation>

<operation id="2438" st_id="269" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:231 %add_ln11_32 = add i28 %mul_ln11_64, i28 %mul_ln11_65

]]></Node>
<StgValue><ssdm name="add_ln11_32"/></StgValue>
</operation>

<operation id="2439" st_id="269" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:245 %mul_ln10_67 = mul i28 %sext_ln10_134, i28 %sext_ln10_135

]]></Node>
<StgValue><ssdm name="mul_ln10_67"/></StgValue>
</operation>

<operation id="2440" st_id="269" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1777" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:246 %sub_ln10_33 = sub i28 %mul_ln10_66, i28 %mul_ln10_67

]]></Node>
<StgValue><ssdm name="sub_ln10_33"/></StgValue>
</operation>

<operation id="2441" st_id="269" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:249 %mul_ln11_67 = mul i28 %sext_ln10_134, i28 %sext_ln10_133

]]></Node>
<StgValue><ssdm name="mul_ln11_67"/></StgValue>
</operation>

<operation id="2442" st_id="269" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:250 %add_ln11_33 = add i28 %mul_ln11_66, i28 %mul_ln11_67

]]></Node>
<StgValue><ssdm name="add_ln11_33"/></StgValue>
</operation>

<operation id="2443" st_id="269" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1795" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:264 %mul_ln10_69 = mul i28 %sext_ln10_138, i28 %sext_ln10_139

]]></Node>
<StgValue><ssdm name="mul_ln10_69"/></StgValue>
</operation>

<operation id="2444" st_id="269" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1796" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:265 %sub_ln10_34 = sub i28 %mul_ln10_68, i28 %mul_ln10_69

]]></Node>
<StgValue><ssdm name="sub_ln10_34"/></StgValue>
</operation>

<operation id="2445" st_id="269" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:268 %mul_ln11_69 = mul i28 %sext_ln10_138, i28 %sext_ln10_137

]]></Node>
<StgValue><ssdm name="mul_ln11_69"/></StgValue>
</operation>

<operation id="2446" st_id="269" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1800" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:269 %add_ln11_34 = add i28 %mul_ln11_68, i28 %mul_ln11_69

]]></Node>
<StgValue><ssdm name="add_ln11_34"/></StgValue>
</operation>

<operation id="2447" st_id="269" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:283 %mul_ln10_71 = mul i28 %sext_ln10_142, i28 %sext_ln10_143

]]></Node>
<StgValue><ssdm name="mul_ln10_71"/></StgValue>
</operation>

<operation id="2448" st_id="269" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1815" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:284 %sub_ln10_35 = sub i28 %mul_ln10_70, i28 %mul_ln10_71

]]></Node>
<StgValue><ssdm name="sub_ln10_35"/></StgValue>
</operation>

<operation id="2449" st_id="269" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:287 %mul_ln11_71 = mul i28 %sext_ln10_142, i28 %sext_ln10_141

]]></Node>
<StgValue><ssdm name="mul_ln11_71"/></StgValue>
</operation>

<operation id="2450" st_id="269" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:288 %add_ln11_35 = add i28 %mul_ln11_70, i28 %mul_ln11_71

]]></Node>
<StgValue><ssdm name="add_ln11_35"/></StgValue>
</operation>

<operation id="2451" st_id="269" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1833" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:302 %mul_ln10_73 = mul i28 %sext_ln10_146, i28 %sext_ln10_147

]]></Node>
<StgValue><ssdm name="mul_ln10_73"/></StgValue>
</operation>

<operation id="2452" st_id="269" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:303 %sub_ln10_36 = sub i28 %mul_ln10_72, i28 %mul_ln10_73

]]></Node>
<StgValue><ssdm name="sub_ln10_36"/></StgValue>
</operation>

<operation id="2453" st_id="269" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1837" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:306 %mul_ln11_73 = mul i28 %sext_ln10_146, i28 %sext_ln10_145

]]></Node>
<StgValue><ssdm name="mul_ln11_73"/></StgValue>
</operation>

<operation id="2454" st_id="269" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:307 %add_ln11_36 = add i28 %mul_ln11_72, i28 %mul_ln11_73

]]></Node>
<StgValue><ssdm name="add_ln11_36"/></StgValue>
</operation>

<operation id="2455" st_id="269" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1852" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:321 %mul_ln10_75 = mul i28 %sext_ln10_150, i28 %sext_ln10_151

]]></Node>
<StgValue><ssdm name="mul_ln10_75"/></StgValue>
</operation>

<operation id="2456" st_id="269" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:322 %sub_ln10_37 = sub i28 %mul_ln10_74, i28 %mul_ln10_75

]]></Node>
<StgValue><ssdm name="sub_ln10_37"/></StgValue>
</operation>

<operation id="2457" st_id="269" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:325 %mul_ln11_75 = mul i28 %sext_ln10_150, i28 %sext_ln10_149

]]></Node>
<StgValue><ssdm name="mul_ln11_75"/></StgValue>
</operation>

<operation id="2458" st_id="269" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:326 %add_ln11_37 = add i28 %mul_ln11_74, i28 %mul_ln11_75

]]></Node>
<StgValue><ssdm name="add_ln11_37"/></StgValue>
</operation>

<operation id="2459" st_id="269" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1871" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:340 %mul_ln10_77 = mul i28 %sext_ln10_154, i28 %sext_ln10_155

]]></Node>
<StgValue><ssdm name="mul_ln10_77"/></StgValue>
</operation>

<operation id="2460" st_id="269" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:341 %sub_ln10_38 = sub i28 %mul_ln10_76, i28 %mul_ln10_77

]]></Node>
<StgValue><ssdm name="sub_ln10_38"/></StgValue>
</operation>

<operation id="2461" st_id="269" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:344 %mul_ln11_77 = mul i28 %sext_ln10_154, i28 %sext_ln10_153

]]></Node>
<StgValue><ssdm name="mul_ln11_77"/></StgValue>
</operation>

<operation id="2462" st_id="269" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:345 %add_ln11_38 = add i28 %mul_ln11_76, i28 %mul_ln11_77

]]></Node>
<StgValue><ssdm name="add_ln11_38"/></StgValue>
</operation>

<operation id="2463" st_id="269" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1890" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:359 %mul_ln10_79 = mul i28 %sext_ln10_158, i28 %sext_ln10_159

]]></Node>
<StgValue><ssdm name="mul_ln10_79"/></StgValue>
</operation>

<operation id="2464" st_id="269" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1891" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:360 %sub_ln10_39 = sub i28 %mul_ln10_78, i28 %mul_ln10_79

]]></Node>
<StgValue><ssdm name="sub_ln10_39"/></StgValue>
</operation>

<operation id="2465" st_id="269" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:363 %mul_ln11_79 = mul i28 %sext_ln10_158, i28 %sext_ln10_157

]]></Node>
<StgValue><ssdm name="mul_ln11_79"/></StgValue>
</operation>

<operation id="2466" st_id="269" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1895" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:364 %add_ln11_39 = add i28 %mul_ln11_78, i28 %mul_ln11_79

]]></Node>
<StgValue><ssdm name="add_ln11_39"/></StgValue>
</operation>
</state>

<state id="270" st_id="270">

<operation id="2467" st_id="270" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:75 %sub_ln10_24 = sub i28 %mul_ln10_48, i28 %mul_ln10_49

]]></Node>
<StgValue><ssdm name="sub_ln10_24"/></StgValue>
</operation>

<operation id="2468" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end126.7:76 %trunc_ln7 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_24, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="2469" st_id="270" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:79 %add_ln11_24 = add i28 %mul_ln11_48, i28 %mul_ln11_49

]]></Node>
<StgValue><ssdm name="add_ln11_24"/></StgValue>
</operation>

<operation id="2470" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end126.7:80 %trunc_ln8 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_24, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln8"/></StgValue>
</operation>

<operation id="2471" st_id="270" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:94 %sub_ln10_25 = sub i28 %mul_ln10_50, i28 %mul_ln10_51

]]></Node>
<StgValue><ssdm name="sub_ln10_25"/></StgValue>
</operation>

<operation id="2472" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end126.7:95 %trunc_ln10_s = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_25, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln10_s"/></StgValue>
</operation>

<operation id="2473" st_id="270" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:98 %add_ln11_25 = add i28 %mul_ln11_50, i28 %mul_ln11_51

]]></Node>
<StgValue><ssdm name="add_ln11_25"/></StgValue>
</operation>

<operation id="2474" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end126.7:99 %trunc_ln11_s = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_25, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln11_s"/></StgValue>
</operation>

<operation id="2475" st_id="270" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:113 %sub_ln10_26 = sub i28 %mul_ln10_52, i28 %mul_ln10_53

]]></Node>
<StgValue><ssdm name="sub_ln10_26"/></StgValue>
</operation>

<operation id="2476" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end126.7:114 %trunc_ln10_1 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_26, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln10_1"/></StgValue>
</operation>

<operation id="2477" st_id="270" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:117 %add_ln11_26 = add i28 %mul_ln11_52, i28 %mul_ln11_53

]]></Node>
<StgValue><ssdm name="add_ln11_26"/></StgValue>
</operation>

<operation id="2478" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end126.7:118 %trunc_ln11_1 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_26, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln11_1"/></StgValue>
</operation>

<operation id="2479" st_id="270" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1663" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:132 %sub_ln10_27 = sub i28 %mul_ln10_54, i28 %mul_ln10_55

]]></Node>
<StgValue><ssdm name="sub_ln10_27"/></StgValue>
</operation>

<operation id="2480" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end126.7:133 %trunc_ln10_2 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_27, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln10_2"/></StgValue>
</operation>

<operation id="2481" st_id="270" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:136 %add_ln11_27 = add i28 %mul_ln11_54, i28 %mul_ln11_55

]]></Node>
<StgValue><ssdm name="add_ln11_27"/></StgValue>
</operation>

<operation id="2482" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end126.7:137 %trunc_ln11_2 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_27, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln11_2"/></StgValue>
</operation>

<operation id="2483" st_id="270" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:151 %sub_ln10_28 = sub i28 %mul_ln10_56, i28 %mul_ln10_57

]]></Node>
<StgValue><ssdm name="sub_ln10_28"/></StgValue>
</operation>

<operation id="2484" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1683" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end126.7:152 %trunc_ln10_3 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_28, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln10_3"/></StgValue>
</operation>

<operation id="2485" st_id="270" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:155 %add_ln11_28 = add i28 %mul_ln11_56, i28 %mul_ln11_57

]]></Node>
<StgValue><ssdm name="add_ln11_28"/></StgValue>
</operation>

<operation id="2486" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end126.7:156 %trunc_ln11_3 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_28, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln11_3"/></StgValue>
</operation>

<operation id="2487" st_id="270" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:170 %sub_ln10_29 = sub i28 %mul_ln10_58, i28 %mul_ln10_59

]]></Node>
<StgValue><ssdm name="sub_ln10_29"/></StgValue>
</operation>

<operation id="2488" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end126.7:171 %trunc_ln10_4 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_29, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln10_4"/></StgValue>
</operation>

<operation id="2489" st_id="270" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:174 %add_ln11_29 = add i28 %mul_ln11_58, i28 %mul_ln11_59

]]></Node>
<StgValue><ssdm name="add_ln11_29"/></StgValue>
</operation>

<operation id="2490" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end126.7:175 %trunc_ln11_4 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_29, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln11_4"/></StgValue>
</operation>

<operation id="2491" st_id="270" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:189 %sub_ln10_30 = sub i28 %mul_ln10_60, i28 %mul_ln10_61

]]></Node>
<StgValue><ssdm name="sub_ln10_30"/></StgValue>
</operation>

<operation id="2492" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end126.7:190 %trunc_ln10_5 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_30, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln10_5"/></StgValue>
</operation>

<operation id="2493" st_id="270" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:193 %add_ln11_30 = add i28 %mul_ln11_60, i28 %mul_ln11_61

]]></Node>
<StgValue><ssdm name="add_ln11_30"/></StgValue>
</operation>

<operation id="2494" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end126.7:194 %trunc_ln11_5 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_30, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln11_5"/></StgValue>
</operation>

<operation id="2495" st_id="270" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:208 %sub_ln10_31 = sub i28 %mul_ln10_62, i28 %mul_ln10_63

]]></Node>
<StgValue><ssdm name="sub_ln10_31"/></StgValue>
</operation>

<operation id="2496" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end126.7:209 %trunc_ln10_6 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_31, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln10_6"/></StgValue>
</operation>

<operation id="2497" st_id="270" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1743" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:212 %add_ln11_31 = add i28 %mul_ln11_62, i28 %mul_ln11_63

]]></Node>
<StgValue><ssdm name="add_ln11_31"/></StgValue>
</operation>

<operation id="2498" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end126.7:213 %trunc_ln11_6 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_31, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln11_6"/></StgValue>
</operation>

<operation id="2499" st_id="270" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:227 %sub_ln10_32 = sub i28 %mul_ln10_64, i28 %mul_ln10_65

]]></Node>
<StgValue><ssdm name="sub_ln10_32"/></StgValue>
</operation>

<operation id="2500" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end126.7:228 %trunc_ln10_7 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_32, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln10_7"/></StgValue>
</operation>

<operation id="2501" st_id="270" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:231 %add_ln11_32 = add i28 %mul_ln11_64, i28 %mul_ln11_65

]]></Node>
<StgValue><ssdm name="add_ln11_32"/></StgValue>
</operation>

<operation id="2502" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end126.7:232 %trunc_ln11_7 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_32, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln11_7"/></StgValue>
</operation>

<operation id="2503" st_id="270" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1777" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:246 %sub_ln10_33 = sub i28 %mul_ln10_66, i28 %mul_ln10_67

]]></Node>
<StgValue><ssdm name="sub_ln10_33"/></StgValue>
</operation>

<operation id="2504" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1778" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end126.7:247 %trunc_ln10_8 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_33, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln10_8"/></StgValue>
</operation>

<operation id="2505" st_id="270" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:250 %add_ln11_33 = add i28 %mul_ln11_66, i28 %mul_ln11_67

]]></Node>
<StgValue><ssdm name="add_ln11_33"/></StgValue>
</operation>

<operation id="2506" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1782" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end126.7:251 %trunc_ln11_8 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_33, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln11_8"/></StgValue>
</operation>

<operation id="2507" st_id="270" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1796" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:265 %sub_ln10_34 = sub i28 %mul_ln10_68, i28 %mul_ln10_69

]]></Node>
<StgValue><ssdm name="sub_ln10_34"/></StgValue>
</operation>

<operation id="2508" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end126.7:266 %trunc_ln10_9 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_34, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln10_9"/></StgValue>
</operation>

<operation id="2509" st_id="270" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1800" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:269 %add_ln11_34 = add i28 %mul_ln11_68, i28 %mul_ln11_69

]]></Node>
<StgValue><ssdm name="add_ln11_34"/></StgValue>
</operation>

<operation id="2510" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end126.7:270 %trunc_ln11_9 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_34, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln11_9"/></StgValue>
</operation>

<operation id="2511" st_id="270" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1815" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:284 %sub_ln10_35 = sub i28 %mul_ln10_70, i28 %mul_ln10_71

]]></Node>
<StgValue><ssdm name="sub_ln10_35"/></StgValue>
</operation>

<operation id="2512" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end126.7:285 %trunc_ln10_10 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_35, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln10_10"/></StgValue>
</operation>

<operation id="2513" st_id="270" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:288 %add_ln11_35 = add i28 %mul_ln11_70, i28 %mul_ln11_71

]]></Node>
<StgValue><ssdm name="add_ln11_35"/></StgValue>
</operation>

<operation id="2514" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end126.7:289 %trunc_ln11_10 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_35, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln11_10"/></StgValue>
</operation>

<operation id="2515" st_id="270" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:303 %sub_ln10_36 = sub i28 %mul_ln10_72, i28 %mul_ln10_73

]]></Node>
<StgValue><ssdm name="sub_ln10_36"/></StgValue>
</operation>

<operation id="2516" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end126.7:304 %trunc_ln10_11 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_36, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln10_11"/></StgValue>
</operation>

<operation id="2517" st_id="270" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:307 %add_ln11_36 = add i28 %mul_ln11_72, i28 %mul_ln11_73

]]></Node>
<StgValue><ssdm name="add_ln11_36"/></StgValue>
</operation>

<operation id="2518" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end126.7:308 %trunc_ln11_11 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_36, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln11_11"/></StgValue>
</operation>

<operation id="2519" st_id="270" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:322 %sub_ln10_37 = sub i28 %mul_ln10_74, i28 %mul_ln10_75

]]></Node>
<StgValue><ssdm name="sub_ln10_37"/></StgValue>
</operation>

<operation id="2520" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1854" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end126.7:323 %trunc_ln10_12 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_37, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln10_12"/></StgValue>
</operation>

<operation id="2521" st_id="270" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:326 %add_ln11_37 = add i28 %mul_ln11_74, i28 %mul_ln11_75

]]></Node>
<StgValue><ssdm name="add_ln11_37"/></StgValue>
</operation>

<operation id="2522" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end126.7:327 %trunc_ln11_12 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_37, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln11_12"/></StgValue>
</operation>

<operation id="2523" st_id="270" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:341 %sub_ln10_38 = sub i28 %mul_ln10_76, i28 %mul_ln10_77

]]></Node>
<StgValue><ssdm name="sub_ln10_38"/></StgValue>
</operation>

<operation id="2524" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end126.7:342 %trunc_ln10_13 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_38, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln10_13"/></StgValue>
</operation>

<operation id="2525" st_id="270" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:345 %add_ln11_38 = add i28 %mul_ln11_76, i28 %mul_ln11_77

]]></Node>
<StgValue><ssdm name="add_ln11_38"/></StgValue>
</operation>

<operation id="2526" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end126.7:346 %trunc_ln11_13 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_38, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln11_13"/></StgValue>
</operation>

<operation id="2527" st_id="270" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1891" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:360 %sub_ln10_39 = sub i28 %mul_ln10_78, i28 %mul_ln10_79

]]></Node>
<StgValue><ssdm name="sub_ln10_39"/></StgValue>
</operation>

<operation id="2528" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1892" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end126.7:361 %trunc_ln10_14 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %sub_ln10_39, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln10_14"/></StgValue>
</operation>

<operation id="2529" st_id="270" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1895" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.end126.7:364 %add_ln11_39 = add i28 %mul_ln11_78, i28 %mul_ln11_79

]]></Node>
<StgValue><ssdm name="add_ln11_39"/></StgValue>
</operation>

<operation id="2530" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1896" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end126.7:365 %trunc_ln11_14 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln11_39, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln11_14"/></StgValue>
</operation>
</state>

<state id="271" st_id="271">

<operation id="2531" st_id="271" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.7:81 %stage2_real = add i16 %trunc_ln7, i16 %a_real_8

]]></Node>
<StgValue><ssdm name="stage2_real"/></StgValue>
</operation>

<operation id="2532" st_id="271" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.7:82 %stage2_imag = add i16 %trunc_ln8, i16 %a_imag_8

]]></Node>
<StgValue><ssdm name="stage2_imag"/></StgValue>
</operation>

<operation id="2533" st_id="271" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.7:83 %stage2_real_29 = sub i16 %a_real_8, i16 %trunc_ln7

]]></Node>
<StgValue><ssdm name="stage2_real_29"/></StgValue>
</operation>

<operation id="2534" st_id="271" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.7:84 %stage2_imag_29 = sub i16 %a_imag_8, i16 %trunc_ln8

]]></Node>
<StgValue><ssdm name="stage2_imag_29"/></StgValue>
</operation>

<operation id="2535" st_id="271" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.7:100 %stage2_real_30 = add i16 %trunc_ln10_s, i16 %stage2_real_60

]]></Node>
<StgValue><ssdm name="stage2_real_30"/></StgValue>
</operation>

<operation id="2536" st_id="271" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.7:101 %stage2_imag_30 = add i16 %trunc_ln11_s, i16 %stage2_imag_60

]]></Node>
<StgValue><ssdm name="stage2_imag_30"/></StgValue>
</operation>

<operation id="2537" st_id="271" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.7:102 %stage2_real_31 = sub i16 %stage2_real_60, i16 %trunc_ln10_s

]]></Node>
<StgValue><ssdm name="stage2_real_31"/></StgValue>
</operation>

<operation id="2538" st_id="271" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.7:103 %stage2_imag_31 = sub i16 %stage2_imag_60, i16 %trunc_ln11_s

]]></Node>
<StgValue><ssdm name="stage2_imag_31"/></StgValue>
</operation>

<operation id="2539" st_id="271" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.7:119 %stage2_real_32 = add i16 %trunc_ln10_1, i16 %stage2_real_61

]]></Node>
<StgValue><ssdm name="stage2_real_32"/></StgValue>
</operation>

<operation id="2540" st_id="271" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.7:120 %stage2_imag_32 = add i16 %trunc_ln11_1, i16 %stage2_imag_61

]]></Node>
<StgValue><ssdm name="stage2_imag_32"/></StgValue>
</operation>

<operation id="2541" st_id="271" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.7:121 %stage2_real_33 = sub i16 %stage2_real_61, i16 %trunc_ln10_1

]]></Node>
<StgValue><ssdm name="stage2_real_33"/></StgValue>
</operation>

<operation id="2542" st_id="271" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.7:122 %stage2_imag_33 = sub i16 %stage2_imag_61, i16 %trunc_ln11_1

]]></Node>
<StgValue><ssdm name="stage2_imag_33"/></StgValue>
</operation>

<operation id="2543" st_id="271" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.7:138 %stage2_real_34 = add i16 %trunc_ln10_2, i16 %stage2_real_62

]]></Node>
<StgValue><ssdm name="stage2_real_34"/></StgValue>
</operation>

<operation id="2544" st_id="271" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.7:139 %stage2_imag_34 = add i16 %trunc_ln11_2, i16 %stage2_imag_62

]]></Node>
<StgValue><ssdm name="stage2_imag_34"/></StgValue>
</operation>

<operation id="2545" st_id="271" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.7:140 %stage2_real_35 = sub i16 %stage2_real_62, i16 %trunc_ln10_2

]]></Node>
<StgValue><ssdm name="stage2_real_35"/></StgValue>
</operation>

<operation id="2546" st_id="271" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.7:141 %stage2_imag_35 = sub i16 %stage2_imag_62, i16 %trunc_ln11_2

]]></Node>
<StgValue><ssdm name="stage2_imag_35"/></StgValue>
</operation>

<operation id="2547" st_id="271" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.7:157 %stage2_real_36 = add i16 %trunc_ln10_3, i16 %a_real_9

]]></Node>
<StgValue><ssdm name="stage2_real_36"/></StgValue>
</operation>

<operation id="2548" st_id="271" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.7:158 %stage2_imag_36 = add i16 %trunc_ln11_3, i16 %a_imag_9

]]></Node>
<StgValue><ssdm name="stage2_imag_36"/></StgValue>
</operation>

<operation id="2549" st_id="271" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.7:159 %stage2_real_37 = sub i16 %a_real_9, i16 %trunc_ln10_3

]]></Node>
<StgValue><ssdm name="stage2_real_37"/></StgValue>
</operation>

<operation id="2550" st_id="271" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.7:160 %stage2_imag_37 = sub i16 %a_imag_9, i16 %trunc_ln11_3

]]></Node>
<StgValue><ssdm name="stage2_imag_37"/></StgValue>
</operation>

<operation id="2551" st_id="271" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1707" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.7:176 %stage2_real_38 = add i16 %trunc_ln10_4, i16 %stage2_real_63

]]></Node>
<StgValue><ssdm name="stage2_real_38"/></StgValue>
</operation>

<operation id="2552" st_id="271" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1708" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.7:177 %stage2_imag_38 = add i16 %trunc_ln11_4, i16 %stage2_imag_63

]]></Node>
<StgValue><ssdm name="stage2_imag_38"/></StgValue>
</operation>

<operation id="2553" st_id="271" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.7:178 %stage2_real_39 = sub i16 %stage2_real_63, i16 %trunc_ln10_4

]]></Node>
<StgValue><ssdm name="stage2_real_39"/></StgValue>
</operation>

<operation id="2554" st_id="271" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.7:179 %stage2_imag_39 = sub i16 %stage2_imag_63, i16 %trunc_ln11_4

]]></Node>
<StgValue><ssdm name="stage2_imag_39"/></StgValue>
</operation>

<operation id="2555" st_id="271" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.7:195 %stage2_real_40 = add i16 %trunc_ln10_5, i16 %stage2_real_64

]]></Node>
<StgValue><ssdm name="stage2_real_40"/></StgValue>
</operation>

<operation id="2556" st_id="271" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.7:196 %stage2_imag_40 = add i16 %trunc_ln11_5, i16 %stage2_imag_64

]]></Node>
<StgValue><ssdm name="stage2_imag_40"/></StgValue>
</operation>

<operation id="2557" st_id="271" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.7:197 %stage2_real_41 = sub i16 %stage2_real_64, i16 %trunc_ln10_5

]]></Node>
<StgValue><ssdm name="stage2_real_41"/></StgValue>
</operation>

<operation id="2558" st_id="271" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.7:198 %stage2_imag_41 = sub i16 %stage2_imag_64, i16 %trunc_ln11_5

]]></Node>
<StgValue><ssdm name="stage2_imag_41"/></StgValue>
</operation>

<operation id="2559" st_id="271" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.7:214 %stage2_real_42 = add i16 %trunc_ln10_6, i16 %stage2_real_65

]]></Node>
<StgValue><ssdm name="stage2_real_42"/></StgValue>
</operation>

<operation id="2560" st_id="271" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.7:215 %stage2_imag_42 = add i16 %trunc_ln11_6, i16 %stage2_imag_65

]]></Node>
<StgValue><ssdm name="stage2_imag_42"/></StgValue>
</operation>

<operation id="2561" st_id="271" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.7:216 %stage2_real_43 = sub i16 %stage2_real_65, i16 %trunc_ln10_6

]]></Node>
<StgValue><ssdm name="stage2_real_43"/></StgValue>
</operation>

<operation id="2562" st_id="271" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.7:217 %stage2_imag_43 = sub i16 %stage2_imag_65, i16 %trunc_ln11_6

]]></Node>
<StgValue><ssdm name="stage2_imag_43"/></StgValue>
</operation>

<operation id="2563" st_id="271" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.7:233 %stage2_real_44 = add i16 %trunc_ln10_7, i16 %a_real_10

]]></Node>
<StgValue><ssdm name="stage2_real_44"/></StgValue>
</operation>

<operation id="2564" st_id="271" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.7:234 %stage2_imag_44 = add i16 %trunc_ln11_7, i16 %a_imag_10

]]></Node>
<StgValue><ssdm name="stage2_imag_44"/></StgValue>
</operation>

<operation id="2565" st_id="271" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.7:235 %stage2_real_45 = sub i16 %a_real_10, i16 %trunc_ln10_7

]]></Node>
<StgValue><ssdm name="stage2_real_45"/></StgValue>
</operation>

<operation id="2566" st_id="271" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1767" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.7:236 %stage2_imag_45 = sub i16 %a_imag_10, i16 %trunc_ln11_7

]]></Node>
<StgValue><ssdm name="stage2_imag_45"/></StgValue>
</operation>

<operation id="2567" st_id="271" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1783" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.7:252 %stage2_real_46 = add i16 %trunc_ln10_8, i16 %stage2_real_66

]]></Node>
<StgValue><ssdm name="stage2_real_46"/></StgValue>
</operation>

<operation id="2568" st_id="271" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.7:253 %stage2_imag_46 = add i16 %trunc_ln11_8, i16 %stage2_imag_66

]]></Node>
<StgValue><ssdm name="stage2_imag_46"/></StgValue>
</operation>

<operation id="2569" st_id="271" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1785" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.7:254 %stage2_real_47 = sub i16 %stage2_real_66, i16 %trunc_ln10_8

]]></Node>
<StgValue><ssdm name="stage2_real_47"/></StgValue>
</operation>

<operation id="2570" st_id="271" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1786" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.7:255 %stage2_imag_47 = sub i16 %stage2_imag_66, i16 %trunc_ln11_8

]]></Node>
<StgValue><ssdm name="stage2_imag_47"/></StgValue>
</operation>

<operation id="2571" st_id="271" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.7:271 %stage2_real_48 = add i16 %trunc_ln10_9, i16 %stage2_real_67

]]></Node>
<StgValue><ssdm name="stage2_real_48"/></StgValue>
</operation>

<operation id="2572" st_id="271" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1803" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.7:272 %stage2_imag_48 = add i16 %trunc_ln11_9, i16 %stage2_imag_67

]]></Node>
<StgValue><ssdm name="stage2_imag_48"/></StgValue>
</operation>

<operation id="2573" st_id="271" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.7:273 %stage2_real_49 = sub i16 %stage2_real_67, i16 %trunc_ln10_9

]]></Node>
<StgValue><ssdm name="stage2_real_49"/></StgValue>
</operation>

<operation id="2574" st_id="271" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.7:274 %stage2_imag_49 = sub i16 %stage2_imag_67, i16 %trunc_ln11_9

]]></Node>
<StgValue><ssdm name="stage2_imag_49"/></StgValue>
</operation>

<operation id="2575" st_id="271" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.7:290 %stage2_real_50 = add i16 %trunc_ln10_10, i16 %stage2_real_68

]]></Node>
<StgValue><ssdm name="stage2_real_50"/></StgValue>
</operation>

<operation id="2576" st_id="271" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.7:291 %stage2_imag_50 = add i16 %trunc_ln11_10, i16 %stage2_imag_68

]]></Node>
<StgValue><ssdm name="stage2_imag_50"/></StgValue>
</operation>

<operation id="2577" st_id="271" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.7:292 %stage2_real_51 = sub i16 %stage2_real_68, i16 %trunc_ln10_10

]]></Node>
<StgValue><ssdm name="stage2_real_51"/></StgValue>
</operation>

<operation id="2578" st_id="271" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.7:293 %stage2_imag_51 = sub i16 %stage2_imag_68, i16 %trunc_ln11_10

]]></Node>
<StgValue><ssdm name="stage2_imag_51"/></StgValue>
</operation>

<operation id="2579" st_id="271" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.7:309 %stage2_real_52 = add i16 %trunc_ln10_11, i16 %a_real_11

]]></Node>
<StgValue><ssdm name="stage2_real_52"/></StgValue>
</operation>

<operation id="2580" st_id="271" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.7:310 %stage2_imag_52 = add i16 %trunc_ln11_11, i16 %a_imag_11

]]></Node>
<StgValue><ssdm name="stage2_imag_52"/></StgValue>
</operation>

<operation id="2581" st_id="271" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.7:311 %stage2_real_53 = sub i16 %a_real_11, i16 %trunc_ln10_11

]]></Node>
<StgValue><ssdm name="stage2_real_53"/></StgValue>
</operation>

<operation id="2582" st_id="271" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.7:312 %stage2_imag_53 = sub i16 %a_imag_11, i16 %trunc_ln11_11

]]></Node>
<StgValue><ssdm name="stage2_imag_53"/></StgValue>
</operation>

<operation id="2583" st_id="271" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.7:328 %stage2_real_54 = add i16 %trunc_ln10_12, i16 %stage2_real_69

]]></Node>
<StgValue><ssdm name="stage2_real_54"/></StgValue>
</operation>

<operation id="2584" st_id="271" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1860" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.7:329 %stage2_imag_54 = add i16 %trunc_ln11_12, i16 %stage2_imag_69

]]></Node>
<StgValue><ssdm name="stage2_imag_54"/></StgValue>
</operation>

<operation id="2585" st_id="271" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.7:330 %stage2_real_55 = sub i16 %stage2_real_69, i16 %trunc_ln10_12

]]></Node>
<StgValue><ssdm name="stage2_real_55"/></StgValue>
</operation>

<operation id="2586" st_id="271" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1862" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.7:331 %stage2_imag_55 = sub i16 %stage2_imag_69, i16 %trunc_ln11_12

]]></Node>
<StgValue><ssdm name="stage2_imag_55"/></StgValue>
</operation>

<operation id="2587" st_id="271" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.7:347 %stage2_real_56 = add i16 %trunc_ln10_13, i16 %stage2_real_70

]]></Node>
<StgValue><ssdm name="stage2_real_56"/></StgValue>
</operation>

<operation id="2588" st_id="271" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1879" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.7:348 %stage2_imag_56 = add i16 %trunc_ln11_13, i16 %stage2_imag_70

]]></Node>
<StgValue><ssdm name="stage2_imag_56"/></StgValue>
</operation>

<operation id="2589" st_id="271" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1880" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.7:349 %stage2_real_57 = sub i16 %stage2_real_70, i16 %trunc_ln10_13

]]></Node>
<StgValue><ssdm name="stage2_real_57"/></StgValue>
</operation>

<operation id="2590" st_id="271" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.7:350 %stage2_imag_57 = sub i16 %stage2_imag_70, i16 %trunc_ln11_13

]]></Node>
<StgValue><ssdm name="stage2_imag_57"/></StgValue>
</operation>

<operation id="2591" st_id="271" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1897" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.7:366 %stage2_real_58 = add i16 %trunc_ln10_14, i16 %stage2_real_71

]]></Node>
<StgValue><ssdm name="stage2_real_58"/></StgValue>
</operation>

<operation id="2592" st_id="271" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1898" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.7:367 %stage2_imag_58 = add i16 %trunc_ln11_14, i16 %stage2_imag_71

]]></Node>
<StgValue><ssdm name="stage2_imag_58"/></StgValue>
</operation>

<operation id="2593" st_id="271" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1899" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.7:368 %stage2_real_59 = sub i16 %stage2_real_71, i16 %trunc_ln10_14

]]></Node>
<StgValue><ssdm name="stage2_real_59"/></StgValue>
</operation>

<operation id="2594" st_id="271" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1900" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.end126.7:369 %stage2_imag_59 = sub i16 %stage2_imag_71, i16 %trunc_ln11_14

]]></Node>
<StgValue><ssdm name="stage2_imag_59"/></StgValue>
</operation>

<operation id="2595" st_id="271" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="48" op_66_bw="0">
<![CDATA[
for.end126.7:371 %call_ln45 = call void @fft32_Pipeline_output_loop, i16 %stage2_real, i16 %stage2_real_30, i16 %stage2_real_32, i16 %stage2_real_34, i16 %stage2_real_36, i16 %stage2_real_38, i16 %stage2_real_40, i16 %stage2_real_42, i16 %stage2_real_44, i16 %stage2_real_46, i16 %stage2_real_48, i16 %stage2_real_50, i16 %stage2_real_52, i16 %stage2_real_54, i16 %stage2_real_56, i16 %stage2_real_58, i16 %stage2_real_29, i16 %stage2_real_31, i16 %stage2_real_33, i16 %stage2_real_35, i16 %stage2_real_37, i16 %stage2_real_39, i16 %stage2_real_41, i16 %stage2_real_43, i16 %stage2_real_45, i16 %stage2_real_47, i16 %stage2_real_49, i16 %stage2_real_51, i16 %stage2_real_53, i16 %stage2_real_55, i16 %stage2_real_57, i16 %stage2_real_59, i16 %stage2_imag, i16 %stage2_imag_30, i16 %stage2_imag_32, i16 %stage2_imag_34, i16 %stage2_imag_36, i16 %stage2_imag_38, i16 %stage2_imag_40, i16 %stage2_imag_42, i16 %stage2_imag_44, i16 %stage2_imag_46, i16 %stage2_imag_48, i16 %stage2_imag_50, i16 %stage2_imag_52, i16 %stage2_imag_54, i16 %stage2_imag_56, i16 %stage2_imag_58, i16 %stage2_imag_29, i16 %stage2_imag_31, i16 %stage2_imag_33, i16 %stage2_imag_35, i16 %stage2_imag_37, i16 %stage2_imag_39, i16 %stage2_imag_41, i16 %stage2_imag_43, i16 %stage2_imag_45, i16 %stage2_imag_47, i16 %stage2_imag_49, i16 %stage2_imag_51, i16 %stage2_imag_53, i16 %stage2_imag_55, i16 %stage2_imag_57, i16 %stage2_imag_59, i48 %out_stream

]]></Node>
<StgValue><ssdm name="call_ln45"/></StgValue>
</operation>
</state>

<state id="272" st_id="272">

<operation id="2596" st_id="272" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="48" op_66_bw="0">
<![CDATA[
for.end126.7:371 %call_ln45 = call void @fft32_Pipeline_output_loop, i16 %stage2_real, i16 %stage2_real_30, i16 %stage2_real_32, i16 %stage2_real_34, i16 %stage2_real_36, i16 %stage2_real_38, i16 %stage2_real_40, i16 %stage2_real_42, i16 %stage2_real_44, i16 %stage2_real_46, i16 %stage2_real_48, i16 %stage2_real_50, i16 %stage2_real_52, i16 %stage2_real_54, i16 %stage2_real_56, i16 %stage2_real_58, i16 %stage2_real_29, i16 %stage2_real_31, i16 %stage2_real_33, i16 %stage2_real_35, i16 %stage2_real_37, i16 %stage2_real_39, i16 %stage2_real_41, i16 %stage2_real_43, i16 %stage2_real_45, i16 %stage2_real_47, i16 %stage2_real_49, i16 %stage2_real_51, i16 %stage2_real_53, i16 %stage2_real_55, i16 %stage2_real_57, i16 %stage2_real_59, i16 %stage2_imag, i16 %stage2_imag_30, i16 %stage2_imag_32, i16 %stage2_imag_34, i16 %stage2_imag_36, i16 %stage2_imag_38, i16 %stage2_imag_40, i16 %stage2_imag_42, i16 %stage2_imag_44, i16 %stage2_imag_46, i16 %stage2_imag_48, i16 %stage2_imag_50, i16 %stage2_imag_52, i16 %stage2_imag_54, i16 %stage2_imag_56, i16 %stage2_imag_58, i16 %stage2_imag_29, i16 %stage2_imag_31, i16 %stage2_imag_33, i16 %stage2_imag_35, i16 %stage2_imag_37, i16 %stage2_imag_39, i16 %stage2_imag_41, i16 %stage2_imag_43, i16 %stage2_imag_45, i16 %stage2_imag_47, i16 %stage2_imag_49, i16 %stage2_imag_51, i16 %stage2_imag_53, i16 %stage2_imag_55, i16 %stage2_imag_57, i16 %stage2_imag_59, i48 %out_stream

]]></Node>
<StgValue><ssdm name="call_ln45"/></StgValue>
</operation>
</state>

<state id="273" st_id="273">

<operation id="2597" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1903" bw="0">
<![CDATA[
for.end126.7:372 %ret_ln159 = ret

]]></Node>
<StgValue><ssdm name="ret_ln159"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
