

================================================================
== Vivado HLS Report for 'xfChannelCombine'
================================================================
* Date:           Wed Mar 18 11:36:32 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 50.00 ns | 7.268 ns |   6.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    57961|    57961| 2.898 ms | 2.898 ms |  57961|  57961|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- RowLoop   |    57960|    57960|       322|          -|          -|   180|    no    |
        | + ColLoop  |      320|      320|         1|          -|          -|   320|    no    |
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     66|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    102|    -|
|Register         |        -|      -|      53|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      53|    168|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |i_fu_121_p2           |     +    |      0|  0|  15|           8|           1|
    |j_fu_132_p2           |     +    |      0|  0|  23|          16|           1|
    |icmp_ln113_fu_115_p2  |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln118_fu_127_p2  |   icmp   |      0|  0|  13|          16|          16|
    |ap_block_state1       |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3       |    or    |      0|  0|   2|           1|           1|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0|  66|          50|          28|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  21|          4|    1|          4|
    |ap_done                      |   9|          2|    1|          2|
    |i_0_i_i_i_reg_89             |   9|          2|    8|         16|
    |j_0_i_i_i_reg_100            |   9|          2|   16|         32|
    |p_in1_V_V_blk_n              |   9|          2|    1|          2|
    |p_in2_V_V_blk_n              |   9|          2|    1|          2|
    |p_in3_V_V_blk_n              |   9|          2|    1|          2|
    |p_out_V_V_blk_n              |   9|          2|    1|          2|
    |p_src1_cols_load7_loc_blk_n  |   9|          2|    1|          2|
    |real_start                   |   9|          2|    1|          2|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 102|         22|   32|         66|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |ap_CS_fsm           |   3|   0|    3|          0|
    |ap_done_reg         |   1|   0|    1|          0|
    |i_0_i_i_i_reg_89    |   8|   0|    8|          0|
    |i_reg_157           |   8|   0|    8|          0|
    |j_0_i_i_i_reg_100   |  16|   0|   16|          0|
    |sext_ln330_reg_149  |  16|   0|   16|          0|
    |start_once_reg      |   1|   0|    1|          0|
    +--------------------+----+----+-----+-----------+
    |Total               |  53|   0|   53|          0|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+-----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs |    xfChannelCombine   | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs |    xfChannelCombine   | return value |
|ap_start                       |  in |    1| ap_ctrl_hs |    xfChannelCombine   | return value |
|start_full_n                   |  in |    1| ap_ctrl_hs |    xfChannelCombine   | return value |
|ap_done                        | out |    1| ap_ctrl_hs |    xfChannelCombine   | return value |
|ap_continue                    |  in |    1| ap_ctrl_hs |    xfChannelCombine   | return value |
|ap_idle                        | out |    1| ap_ctrl_hs |    xfChannelCombine   | return value |
|ap_ready                       | out |    1| ap_ctrl_hs |    xfChannelCombine   | return value |
|start_out                      | out |    1| ap_ctrl_hs |    xfChannelCombine   | return value |
|start_write                    | out |    1| ap_ctrl_hs |    xfChannelCombine   | return value |
|p_in1_V_V_dout                 |  in |    8|   ap_fifo  |       p_in1_V_V       |    pointer   |
|p_in1_V_V_empty_n              |  in |    1|   ap_fifo  |       p_in1_V_V       |    pointer   |
|p_in1_V_V_read                 | out |    1|   ap_fifo  |       p_in1_V_V       |    pointer   |
|p_in2_V_V_dout                 |  in |    8|   ap_fifo  |       p_in2_V_V       |    pointer   |
|p_in2_V_V_empty_n              |  in |    1|   ap_fifo  |       p_in2_V_V       |    pointer   |
|p_in2_V_V_read                 | out |    1|   ap_fifo  |       p_in2_V_V       |    pointer   |
|p_in3_V_V_dout                 |  in |    8|   ap_fifo  |       p_in3_V_V       |    pointer   |
|p_in3_V_V_empty_n              |  in |    1|   ap_fifo  |       p_in3_V_V       |    pointer   |
|p_in3_V_V_read                 | out |    1|   ap_fifo  |       p_in3_V_V       |    pointer   |
|p_out_V_V_din                  | out |   24|   ap_fifo  |       p_out_V_V       |    pointer   |
|p_out_V_V_full_n               |  in |    1|   ap_fifo  |       p_out_V_V       |    pointer   |
|p_out_V_V_write                | out |    1|   ap_fifo  |       p_out_V_V       |    pointer   |
|p_src1_cols_load7_loc_dout     |  in |   10|   ap_fifo  | p_src1_cols_load7_loc |    pointer   |
|p_src1_cols_load7_loc_empty_n  |  in |    1|   ap_fifo  | p_src1_cols_load7_loc |    pointer   |
|p_src1_cols_load7_loc_read     | out |    1|   ap_fifo  | p_src1_cols_load7_loc |    pointer   |
+-------------------------------+-----+-----+------------+-----------------------+--------------+

