
*** Running vivado
    with args -log bachelor_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bachelor_wrapper.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source bachelor_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1299.055 ; gain = 3.992 ; free physical = 4351 ; free virtual = 25197
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
Command: link_design -top bachelor_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/robert/Downloads/Bachelor/Vivado/Vivado.gen/sources_1/bd/bachelor/ip/bachelor_MATRIX_VECTOR_0_0/bachelor_MATRIX_VECTOR_0_0.dcp' for cell 'bachelor_i/MATRIX_VECTOR_0'
INFO: [Project 1-454] Reading design checkpoint '/home/robert/Downloads/Bachelor/Vivado/Vivado.gen/sources_1/bd/bachelor/ip/bachelor_UART_TRANSMITTER_0_0/bachelor_UART_TRANSMITTER_0_0.dcp' for cell 'bachelor_i/UART_TRANSMITTER_0'
INFO: [Project 1-454] Reading design checkpoint '/home/robert/Downloads/Bachelor/Vivado/Vivado.gen/sources_1/bd/bachelor/ip/bachelor_vio_0_0/bachelor_vio_0_0.dcp' for cell 'bachelor_i/vio_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1706.961 ; gain = 0.000 ; free physical = 3906 ; free virtual = 24763
INFO: [Netlist 29-17] Analyzing 1028 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: bachelor_i/vio_0 UUID: c5b5c05f-af1a-53ea-8f93-bbdbca7f5189 
Parsing XDC File [/home/robert/Downloads/Bachelor/Vivado/Vivado.gen/sources_1/bd/bachelor/ip/bachelor_vio_0_0/bachelor_vio_0_0.xdc] for cell 'bachelor_i/vio_0'
Finished Parsing XDC File [/home/robert/Downloads/Bachelor/Vivado/Vivado.gen/sources_1/bd/bachelor/ip/bachelor_vio_0_0/bachelor_vio_0_0.xdc] for cell 'bachelor_i/vio_0'
Parsing XDC File [/home/robert/Downloads/Bachelor/Source Code/xdc/Zedboard-Master.xdc]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 33]]'. [/home/robert/Downloads/Bachelor/Source Code/xdc/Zedboard-Master.xdc:362]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/robert/Downloads/Bachelor/Source Code/xdc/Zedboard-Master.xdc:362]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 35]]'. [/home/robert/Downloads/Bachelor/Source Code/xdc/Zedboard-Master.xdc:372]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/robert/Downloads/Bachelor/Source Code/xdc/Zedboard-Master.xdc:372]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/robert/Downloads/Bachelor/Source Code/xdc/Zedboard-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2043.613 ; gain = 0.000 ; free physical = 3810 ; free virtual = 24666
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

14 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2043.648 ; gain = 717.875 ; free physical = 3810 ; free virtual = 24666
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2197.395 ; gain = 153.746 ; free physical = 3781 ; free virtual = 24637

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 181df98ff

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2697.215 ; gain = 499.820 ; free physical = 3319 ; free virtual = 24175

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3022.777 ; gain = 0.000 ; free physical = 2994 ; free virtual = 23877
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/robert/Downloads/Bachelor/Vivado/Vivado.runs/impl_1/.Xil/Vivado-18223-arch/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "wr_clk_period": no such variable
 [/home/robert/Downloads/Bachelor/Vivado/Vivado.runs/impl_1/.Xil/Vivado-18223-arch/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:12]
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value": no such variable
 [/home/robert/Downloads/Bachelor/Vivado/Vivado.runs/impl_1/.Xil/Vivado-18223-arch/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:17]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/robert/Downloads/Bachelor/Vivado/Vivado.runs/impl_1/.Xil/Vivado-18223-arch/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value": no such variable
 [/home/robert/Downloads/Bachelor/Vivado/Vivado.runs/impl_1/.Xil/Vivado-18223-arch/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:20]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/robert/Downloads/Bachelor/Vivado/Vivado.runs/impl_1/.Xil/Vivado-18223-arch/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "rd_clk_period_2": no such variable
 [/home/robert/Downloads/Bachelor/Vivado/Vivado.runs/impl_1/.Xil/Vivado-18223-arch/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:25]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/robert/Downloads/Bachelor/Vivado/Vivado.runs/impl_1/.Xil/Vivado-18223-arch/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value_2": no such variable
 [/home/robert/Downloads/Bachelor/Vivado/Vivado.runs/impl_1/.Xil/Vivado-18223-arch/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:33]
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value_2": no such variable
 [/home/robert/Downloads/Bachelor/Vivado/Vivado.runs/impl_1/.Xil/Vivado-18223-arch/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:36]
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3022.777 ; gain = 0.000 ; free physical = 2982 ; free virtual = 23865
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 1b721441c

Time (s): cpu = 00:01:07 ; elapsed = 00:01:23 . Memory (MB): peak = 3022.777 ; gain = 20.812 ; free physical = 2982 ; free virtual = 23865
Phase 1.1 Core Generation And Design Setup | Checksum: 1b721441c

Time (s): cpu = 00:01:07 ; elapsed = 00:01:23 . Memory (MB): peak = 3022.777 ; gain = 20.812 ; free physical = 2982 ; free virtual = 23865

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1b721441c

Time (s): cpu = 00:01:07 ; elapsed = 00:01:23 . Memory (MB): peak = 3022.777 ; gain = 20.812 ; free physical = 2982 ; free virtual = 23865
Phase 1 Initialization | Checksum: 1b721441c

Time (s): cpu = 00:01:07 ; elapsed = 00:01:23 . Memory (MB): peak = 3022.777 ; gain = 20.812 ; free physical = 2982 ; free virtual = 23865

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1b721441c

Time (s): cpu = 00:01:07 ; elapsed = 00:01:23 . Memory (MB): peak = 3022.777 ; gain = 20.812 ; free physical = 2981 ; free virtual = 23864

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1b721441c

Time (s): cpu = 00:01:07 ; elapsed = 00:01:23 . Memory (MB): peak = 3022.777 ; gain = 20.812 ; free physical = 2981 ; free virtual = 23864
Phase 2 Timer Update And Timing Data Collection | Checksum: 1b721441c

Time (s): cpu = 00:01:07 ; elapsed = 00:01:23 . Memory (MB): peak = 3022.777 ; gain = 20.812 ; free physical = 2981 ; free virtual = 23864

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1a6b0a5ff

Time (s): cpu = 00:01:07 ; elapsed = 00:01:23 . Memory (MB): peak = 3022.777 ; gain = 20.812 ; free physical = 2981 ; free virtual = 23864
Retarget | Checksum: 1a6b0a5ff
INFO: [Opt 31-389] Phase Retarget created 32 cells and removed 38 cells
INFO: [Opt 31-1021] In phase Retarget, 118 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 12bcbb76b

Time (s): cpu = 00:01:07 ; elapsed = 00:01:23 . Memory (MB): peak = 3022.777 ; gain = 20.812 ; free physical = 2981 ; free virtual = 23864
Constant propagation | Checksum: 12bcbb76b
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 102 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1ea3ea5f9

Time (s): cpu = 00:01:08 ; elapsed = 00:01:23 . Memory (MB): peak = 3022.777 ; gain = 20.812 ; free physical = 2981 ; free virtual = 23864
Sweep | Checksum: 1ea3ea5f9
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 6 cells
INFO: [Opt 31-1021] In phase Sweep, 1850 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG matrix_vector_clock_IBUF_BUFG_inst to drive 2866 load(s) on clock net matrix_vector_clock_IBUF_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 6 BUFG optimization | Checksum: 11d8c91e2

Time (s): cpu = 00:01:08 ; elapsed = 00:01:23 . Memory (MB): peak = 3086.793 ; gain = 84.828 ; free physical = 2981 ; free virtual = 23864
BUFG optimization | Checksum: 11d8c91e2
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 11d8c91e2

Time (s): cpu = 00:01:08 ; elapsed = 00:01:23 . Memory (MB): peak = 3086.793 ; gain = 84.828 ; free physical = 2981 ; free virtual = 23864
Shift Register Optimization | Checksum: 11d8c91e2
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 11d8c91e2

Time (s): cpu = 00:01:08 ; elapsed = 00:01:23 . Memory (MB): peak = 3086.793 ; gain = 84.828 ; free physical = 2981 ; free virtual = 23864
Post Processing Netlist | Checksum: 11d8c91e2
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 110 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 186b29be4

Time (s): cpu = 00:01:08 ; elapsed = 00:01:24 . Memory (MB): peak = 3086.793 ; gain = 84.828 ; free physical = 2980 ; free virtual = 23863

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3086.793 ; gain = 0.000 ; free physical = 2980 ; free virtual = 23863
Phase 9.2 Verifying Netlist Connectivity | Checksum: 186b29be4

Time (s): cpu = 00:01:08 ; elapsed = 00:01:24 . Memory (MB): peak = 3086.793 ; gain = 84.828 ; free physical = 2980 ; free virtual = 23863
Phase 9 Finalization | Checksum: 186b29be4

Time (s): cpu = 00:01:08 ; elapsed = 00:01:24 . Memory (MB): peak = 3086.793 ; gain = 84.828 ; free physical = 2980 ; free virtual = 23863
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              32  |              38  |                                            118  |
|  Constant propagation         |               0  |               0  |                                            102  |
|  Sweep                        |               0  |               6  |                                           1850  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            110  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 186b29be4

Time (s): cpu = 00:01:08 ; elapsed = 00:01:24 . Memory (MB): peak = 3086.793 ; gain = 84.828 ; free physical = 2980 ; free virtual = 23863
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3086.793 ; gain = 0.000 ; free physical = 2980 ; free virtual = 23863

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 186b29be4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3086.793 ; gain = 0.000 ; free physical = 2980 ; free virtual = 23863

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 186b29be4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3086.793 ; gain = 0.000 ; free physical = 2980 ; free virtual = 23863

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3086.793 ; gain = 0.000 ; free physical = 2980 ; free virtual = 23863
Ending Netlist Obfuscation Task | Checksum: 186b29be4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3086.793 ; gain = 0.000 ; free physical = 2980 ; free virtual = 23863
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 4 Warnings, 12 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:17 ; elapsed = 00:01:32 . Memory (MB): peak = 3086.793 ; gain = 1043.145 ; free physical = 2980 ; free virtual = 23863
INFO: [runtcl-4] Executing : report_drc -file bachelor_wrapper_drc_opted.rpt -pb bachelor_wrapper_drc_opted.pb -rpx bachelor_wrapper_drc_opted.rpx
Command: report_drc -file bachelor_wrapper_drc_opted.rpt -pb bachelor_wrapper_drc_opted.pb -rpx bachelor_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/robert/Downloads/Bachelor/Vivado/Vivado.runs/impl_1/bachelor_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3166.812 ; gain = 0.000 ; free physical = 2973 ; free virtual = 23857
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3166.812 ; gain = 0.000 ; free physical = 2973 ; free virtual = 23857
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3166.812 ; gain = 0.000 ; free physical = 2970 ; free virtual = 23855
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3166.812 ; gain = 0.000 ; free physical = 2967 ; free virtual = 23853
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3166.812 ; gain = 0.000 ; free physical = 2967 ; free virtual = 23853
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 3166.812 ; gain = 0.000 ; free physical = 2967 ; free virtual = 23854
Write Physdb Complete: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3166.812 ; gain = 0.000 ; free physical = 2966 ; free virtual = 23853
INFO: [Common 17-1381] The checkpoint '/home/robert/Downloads/Bachelor/Vivado/Vivado.runs/impl_1/bachelor_wrapper_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3166.812 ; gain = 0.000 ; free physical = 2947 ; free virtual = 23835
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10ba00815

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3166.812 ; gain = 0.000 ; free physical = 2947 ; free virtual = 23835
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3166.812 ; gain = 0.000 ; free physical = 2947 ; free virtual = 23835

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 117e45896

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3166.812 ; gain = 0.000 ; free physical = 2942 ; free virtual = 23834

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1902d1602

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3166.812 ; gain = 0.000 ; free physical = 2938 ; free virtual = 23830

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1902d1602

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3166.812 ; gain = 0.000 ; free physical = 2938 ; free virtual = 23830
Phase 1 Placer Initialization | Checksum: 1902d1602

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3166.812 ; gain = 0.000 ; free physical = 2936 ; free virtual = 23828

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 204f821f4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3166.812 ; gain = 0.000 ; free physical = 2975 ; free virtual = 23858

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 15e99ae34

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3166.812 ; gain = 0.000 ; free physical = 2973 ; free virtual = 23856

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 15e99ae34

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3166.812 ; gain = 0.000 ; free physical = 2973 ; free virtual = 23856

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 17e1c9c87

Time (s): cpu = 00:00:22 ; elapsed = 00:00:05 . Memory (MB): peak = 3166.812 ; gain = 0.000 ; free physical = 2983 ; free virtual = 23868

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 137 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 60 nets or LUTs. Breaked 0 LUT, combined 60 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3166.812 ; gain = 0.000 ; free physical = 2981 ; free virtual = 23867

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             60  |                    60  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             60  |                    60  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: eacb1359

Time (s): cpu = 00:00:23 ; elapsed = 00:00:06 . Memory (MB): peak = 3166.812 ; gain = 0.000 ; free physical = 2981 ; free virtual = 23868
Phase 2.4 Global Placement Core | Checksum: d3a742bb

Time (s): cpu = 00:00:25 ; elapsed = 00:00:06 . Memory (MB): peak = 3166.812 ; gain = 0.000 ; free physical = 2981 ; free virtual = 23868
Phase 2 Global Placement | Checksum: d3a742bb

Time (s): cpu = 00:00:25 ; elapsed = 00:00:06 . Memory (MB): peak = 3166.812 ; gain = 0.000 ; free physical = 2981 ; free virtual = 23868

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1543de9b1

Time (s): cpu = 00:00:25 ; elapsed = 00:00:06 . Memory (MB): peak = 3166.812 ; gain = 0.000 ; free physical = 2981 ; free virtual = 23868

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 109c70100

Time (s): cpu = 00:00:26 ; elapsed = 00:00:06 . Memory (MB): peak = 3166.812 ; gain = 0.000 ; free physical = 2981 ; free virtual = 23867

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 108af0481

Time (s): cpu = 00:00:26 ; elapsed = 00:00:06 . Memory (MB): peak = 3166.812 ; gain = 0.000 ; free physical = 2981 ; free virtual = 23867

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 9f91b54b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:06 . Memory (MB): peak = 3166.812 ; gain = 0.000 ; free physical = 2981 ; free virtual = 23867

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1b53079d3

Time (s): cpu = 00:00:28 ; elapsed = 00:00:07 . Memory (MB): peak = 3166.812 ; gain = 0.000 ; free physical = 2973 ; free virtual = 23859

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 10b88c04d

Time (s): cpu = 00:00:28 ; elapsed = 00:00:08 . Memory (MB): peak = 3166.812 ; gain = 0.000 ; free physical = 2975 ; free virtual = 23862

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: a4aa5007

Time (s): cpu = 00:00:28 ; elapsed = 00:00:08 . Memory (MB): peak = 3166.812 ; gain = 0.000 ; free physical = 2975 ; free virtual = 23862
Phase 3 Detail Placement | Checksum: a4aa5007

Time (s): cpu = 00:00:28 ; elapsed = 00:00:08 . Memory (MB): peak = 3166.812 ; gain = 0.000 ; free physical = 2975 ; free virtual = 23862

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 94ebae4d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=27.118 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: eacaeebc

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3166.812 ; gain = 0.000 ; free physical = 2961 ; free virtual = 23847
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: eacaeebc

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3166.812 ; gain = 0.000 ; free physical = 2961 ; free virtual = 23847
Phase 4.1.1.1 BUFG Insertion | Checksum: 94ebae4d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:09 . Memory (MB): peak = 3166.812 ; gain = 0.000 ; free physical = 2961 ; free virtual = 23847

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=27.118. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: fa38e495

Time (s): cpu = 00:00:30 ; elapsed = 00:00:09 . Memory (MB): peak = 3166.812 ; gain = 0.000 ; free physical = 2961 ; free virtual = 23847

Time (s): cpu = 00:00:30 ; elapsed = 00:00:09 . Memory (MB): peak = 3166.812 ; gain = 0.000 ; free physical = 2961 ; free virtual = 23847
Phase 4.1 Post Commit Optimization | Checksum: fa38e495

Time (s): cpu = 00:00:30 ; elapsed = 00:00:09 . Memory (MB): peak = 3166.812 ; gain = 0.000 ; free physical = 2961 ; free virtual = 23847

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: fa38e495

Time (s): cpu = 00:00:30 ; elapsed = 00:00:09 . Memory (MB): peak = 3166.812 ; gain = 0.000 ; free physical = 2961 ; free virtual = 23847

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: fa38e495

Time (s): cpu = 00:00:30 ; elapsed = 00:00:09 . Memory (MB): peak = 3166.812 ; gain = 0.000 ; free physical = 2961 ; free virtual = 23847
Phase 4.3 Placer Reporting | Checksum: fa38e495

Time (s): cpu = 00:00:30 ; elapsed = 00:00:09 . Memory (MB): peak = 3166.812 ; gain = 0.000 ; free physical = 2961 ; free virtual = 23847

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3166.812 ; gain = 0.000 ; free physical = 2960 ; free virtual = 23847

Time (s): cpu = 00:00:30 ; elapsed = 00:00:09 . Memory (MB): peak = 3166.812 ; gain = 0.000 ; free physical = 2960 ; free virtual = 23847
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 189611242

Time (s): cpu = 00:00:30 ; elapsed = 00:00:09 . Memory (MB): peak = 3166.812 ; gain = 0.000 ; free physical = 2960 ; free virtual = 23847
Ending Placer Task | Checksum: fee0889a

Time (s): cpu = 00:00:30 ; elapsed = 00:00:09 . Memory (MB): peak = 3166.812 ; gain = 0.000 ; free physical = 2960 ; free virtual = 23847
83 Infos, 4 Warnings, 12 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:10 . Memory (MB): peak = 3166.812 ; gain = 0.000 ; free physical = 2960 ; free virtual = 23847
INFO: [runtcl-4] Executing : report_io -file bachelor_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3166.812 ; gain = 0.000 ; free physical = 2960 ; free virtual = 23847
INFO: [runtcl-4] Executing : report_utilization -file bachelor_wrapper_utilization_placed.rpt -pb bachelor_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bachelor_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3166.812 ; gain = 0.000 ; free physical = 2961 ; free virtual = 23848
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3166.812 ; gain = 0.000 ; free physical = 2946 ; free virtual = 23835
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3166.812 ; gain = 0.000 ; free physical = 2938 ; free virtual = 23835
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3166.812 ; gain = 0.000 ; free physical = 2938 ; free virtual = 23835
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3166.812 ; gain = 0.000 ; free physical = 2937 ; free virtual = 23835
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3166.812 ; gain = 0.000 ; free physical = 2930 ; free virtual = 23828
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3166.812 ; gain = 0.000 ; free physical = 2930 ; free virtual = 23828
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.45 . Memory (MB): peak = 3166.812 ; gain = 0.000 ; free physical = 2930 ; free virtual = 23828
INFO: [Common 17-1381] The checkpoint '/home/robert/Downloads/Bachelor/Vivado/Vivado.runs/impl_1/bachelor_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3166.812 ; gain = 0.000 ; free physical = 2930 ; free virtual = 23826
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
92 Infos, 4 Warnings, 12 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3166.812 ; gain = 0.000 ; free physical = 2906 ; free virtual = 23803
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 3166.812 ; gain = 0.000 ; free physical = 2899 ; free virtual = 23806
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3166.812 ; gain = 0.000 ; free physical = 2899 ; free virtual = 23806
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3166.812 ; gain = 0.000 ; free physical = 2899 ; free virtual = 23806
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3166.812 ; gain = 0.000 ; free physical = 2895 ; free virtual = 23803
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3166.812 ; gain = 0.000 ; free physical = 2895 ; free virtual = 23803
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3166.812 ; gain = 0.000 ; free physical = 2895 ; free virtual = 23803
INFO: [Common 17-1381] The checkpoint '/home/robert/Downloads/Bachelor/Vivado/Vivado.runs/impl_1/bachelor_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 16fa0393 ConstDB: 0 ShapeSum: e7e68507 RouteDB: 0
Post Restoration Checksum: NetGraph: 874e0b5e | NumContArr: f60fe1f7 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 302afe28f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 3251.023 ; gain = 0.000 ; free physical = 2741 ; free virtual = 23654

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 302afe28f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 3251.023 ; gain = 0.000 ; free physical = 2741 ; free virtual = 23652

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 302afe28f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 3251.023 ; gain = 0.000 ; free physical = 2740 ; free virtual = 23651
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1a174436d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 3270.977 ; gain = 19.953 ; free physical = 2715 ; free virtual = 23628
INFO: [Route 35-416] Intermediate Timing Summary | WNS=27.088 | TNS=0.000  | WHS=-0.203 | THS=-20.658|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 8461
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 8461
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 29e80562b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 3278.828 ; gain = 27.805 ; free physical = 2707 ; free virtual = 23620

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 29e80562b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 3278.828 ; gain = 27.805 ; free physical = 2707 ; free virtual = 23620

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 26cf11f9d

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 3278.828 ; gain = 27.805 ; free physical = 2707 ; free virtual = 23620
Phase 3 Initial Routing | Checksum: 26cf11f9d

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 3278.828 ; gain = 27.805 ; free physical = 2707 ; free virtual = 23620

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 121
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=26.940 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2f01ccc63

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 3278.828 ; gain = 27.805 ; free physical = 2707 ; free virtual = 23621

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=26.940 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 15b7df8bf

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 3278.828 ; gain = 27.805 ; free physical = 2707 ; free virtual = 23621
Phase 4 Rip-up And Reroute | Checksum: 15b7df8bf

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 3278.828 ; gain = 27.805 ; free physical = 2707 ; free virtual = 23621

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 15b7df8bf

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 3278.828 ; gain = 27.805 ; free physical = 2707 ; free virtual = 23621

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 15b7df8bf

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 3278.828 ; gain = 27.805 ; free physical = 2707 ; free virtual = 23621
Phase 5 Delay and Skew Optimization | Checksum: 15b7df8bf

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 3278.828 ; gain = 27.805 ; free physical = 2707 ; free virtual = 23621

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1f6aad1ac

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 3278.828 ; gain = 27.805 ; free physical = 2707 ; free virtual = 23621
INFO: [Route 35-416] Intermediate Timing Summary | WNS=27.055 | TNS=0.000  | WHS=0.046  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1527591e6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 3278.828 ; gain = 27.805 ; free physical = 2707 ; free virtual = 23621
Phase 6 Post Hold Fix | Checksum: 1527591e6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 3278.828 ; gain = 27.805 ; free physical = 2707 ; free virtual = 23621

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.878637 %
  Global Horizontal Routing Utilization  = 1.33071 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1527591e6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 3278.828 ; gain = 27.805 ; free physical = 2707 ; free virtual = 23621

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1527591e6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 3278.828 ; gain = 27.805 ; free physical = 2707 ; free virtual = 23621

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 172ba4356

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 3278.828 ; gain = 27.805 ; free physical = 2706 ; free virtual = 23620

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=27.055 | TNS=0.000  | WHS=0.046  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 172ba4356

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 3278.828 ; gain = 27.805 ; free physical = 2706 ; free virtual = 23620
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 27b547d39

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 3278.828 ; gain = 27.805 ; free physical = 2701 ; free virtual = 23615
Ending Routing Task | Checksum: 27b547d39

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 3278.828 ; gain = 27.805 ; free physical = 2701 ; free virtual = 23615

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
107 Infos, 4 Warnings, 12 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 3278.828 ; gain = 112.016 ; free physical = 2701 ; free virtual = 23615
INFO: [runtcl-4] Executing : report_drc -file bachelor_wrapper_drc_routed.rpt -pb bachelor_wrapper_drc_routed.pb -rpx bachelor_wrapper_drc_routed.rpx
Command: report_drc -file bachelor_wrapper_drc_routed.rpt -pb bachelor_wrapper_drc_routed.pb -rpx bachelor_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/robert/Downloads/Bachelor/Vivado/Vivado.runs/impl_1/bachelor_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file bachelor_wrapper_methodology_drc_routed.rpt -pb bachelor_wrapper_methodology_drc_routed.pb -rpx bachelor_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bachelor_wrapper_methodology_drc_routed.rpt -pb bachelor_wrapper_methodology_drc_routed.pb -rpx bachelor_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/robert/Downloads/Bachelor/Vivado/Vivado.runs/impl_1/bachelor_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file bachelor_wrapper_power_routed.rpt -pb bachelor_wrapper_power_summary_routed.pb -rpx bachelor_wrapper_power_routed.rpx
Command: report_power -file bachelor_wrapper_power_routed.rpt -pb bachelor_wrapper_power_summary_routed.pb -rpx bachelor_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
117 Infos, 4 Warnings, 12 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file bachelor_wrapper_route_status.rpt -pb bachelor_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file bachelor_wrapper_timing_summary_routed.rpt -pb bachelor_wrapper_timing_summary_routed.pb -rpx bachelor_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file bachelor_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bachelor_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bachelor_wrapper_bus_skew_routed.rpt -pb bachelor_wrapper_bus_skew_routed.pb -rpx bachelor_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3507.691 ; gain = 0.000 ; free physical = 2635 ; free virtual = 23557
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 3507.691 ; gain = 0.000 ; free physical = 2634 ; free virtual = 23565
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3507.691 ; gain = 0.000 ; free physical = 2634 ; free virtual = 23565
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3507.691 ; gain = 0.000 ; free physical = 2633 ; free virtual = 23565
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3507.691 ; gain = 0.000 ; free physical = 2630 ; free virtual = 23564
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3507.691 ; gain = 0.000 ; free physical = 2630 ; free virtual = 23565
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3507.691 ; gain = 0.000 ; free physical = 2630 ; free virtual = 23565
INFO: [Common 17-1381] The checkpoint '/home/robert/Downloads/Bachelor/Vivado/Vivado.runs/impl_1/bachelor_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force bachelor_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A5*A1)+(A5*(~A1)*(~A4))+((~A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A5*A1)+(A5*(~A1)*(~A4))+((~A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 51 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TMS, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/probe_out3[23:0], bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[6].PROBE_OUT0_INST/probe_out6[7:0]... and (the first 15 of 19 listed).
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 5 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./bachelor_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3632.422 ; gain = 124.730 ; free physical = 2340 ; free virtual = 23264
INFO: [Common 17-206] Exiting Vivado at Fri Mar 21 18:59:06 2025...

*** Running vivado
    with args -log bachelor_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bachelor_wrapper.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source bachelor_wrapper.tcl -notrace
Command: open_checkpoint bachelor_wrapper_routed.dcp
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1662.398 ; gain = 0.000 ; free physical = 3912 ; free virtual = 24832
INFO: [Netlist 29-17] Analyzing 1046 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1748.055 ; gain = 3.000 ; free physical = 3833 ; free virtual = 24759
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2435.594 ; gain = 0.000 ; free physical = 3281 ; free virtual = 24201
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2435.594 ; gain = 0.000 ; free physical = 3281 ; free virtual = 24201
Read PlaceDB: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2435.594 ; gain = 0.000 ; free physical = 3280 ; free virtual = 24200
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2435.594 ; gain = 0.000 ; free physical = 3280 ; free virtual = 24200
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2435.594 ; gain = 0.000 ; free physical = 3276 ; free virtual = 24196
Read Physdb Files: Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2435.594 ; gain = 0.000 ; free physical = 3276 ; free virtual = 24196
Restored from archive | CPU: 0.450000 secs | Memory: 10.876984 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2435.594 ; gain = 7.938 ; free physical = 3276 ; free virtual = 24196
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2435.594 ; gain = 0.000 ; free physical = 3276 ; free virtual = 24196
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2023.2 (64-bit) build 4029153
WARNING: [Vivado 12-23575] Critical violations of the methodology design rules detected. Critical violations may contribute to timing failures or cause functional issues in hardware. Run report_methodology for more information.
open_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2435.629 ; gain = 1141.598 ; free physical = 3276 ; free virtual = 24196
Command: write_bitstream -force bachelor_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A5*A1)+(A5*(~A1)*(~A4))+((~A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A5*A1)+(A5*(~A1)*(~A4))+((~A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 51 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TMS, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].PROBE_OUT0_INST/probe_out3[23:0], bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[6].PROBE_OUT0_INST/probe_out6[7:0]... and (the first 15 of 19 listed).
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 5 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./bachelor_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3113.035 ; gain = 677.406 ; free physical = 2811 ; free virtual = 23743
INFO: [Common 17-206] Exiting Vivado at Fri Mar 21 19:00:41 2025...
