Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Apr 12 18:52:16 2025
| Host         : DESKTOP-9K3T8HM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-10   Warning   Wide multiplier                3           
TIMING-18  Warning   Missing input or output delay  31          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     76.965        0.000                      0                 1471        0.067        0.000                      0                 1471       48.750        0.000                       0                   506  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              76.965        0.000                      0                 1471        0.067        0.000                      0                 1471       48.750        0.000                       0                   506  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       76.965ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             76.965ns  (required time - arrival time)
  Source:                 btn_cond_left/D_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_enemy_B_data_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        22.836ns  (logic 8.688ns (38.045%)  route 14.148ns (61.955%))
  Logic Levels:           14  (CARRY4=1 DSP48E1=2 LUT2=1 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 104.922 - 100.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.623     5.207    btn_cond_left/clk_IBUF_BUFG
    SLICE_X60Y60         FDRE                                         r  btn_cond_left/D_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y60         FDRE (Prop_fdre_C_Q)         0.518     5.725 f  btn_cond_left/D_ctr_q_reg[12]/Q
                         net (fo=4, routed)           1.174     6.899    btn_cond_left/D_ctr_q_reg[12]
    SLICE_X61Y57         LUT4 (Prop_lut4_I2_O)        0.152     7.051 r  btn_cond_left/D_check_enemy_q[31]_i_10/O
                         net (fo=1, routed)           0.581     7.632    btn_cond_left/D_check_enemy_q[31]_i_10_n_0
    SLICE_X58Y57         LUT6 (Prop_lut6_I0_O)        0.326     7.958 r  btn_cond_left/D_check_enemy_q[31]_i_7/O
                         net (fo=2, routed)           1.198     9.156    game_data_path/game_cu/D_check_enemy_q_reg[31]_0
    SLICE_X56Y53         LUT6 (Prop_lut6_I4_O)        0.124     9.280 r  game_data_path/game_cu/D_check_enemy_q[31]_i_2/O
                         net (fo=43, routed)          1.202    10.482    game_data_path/game_regfile/D_game_fsm_q_reg[0]_0
    SLICE_X59Y48         LUT4 (Prop_lut4_I3_O)        0.124    10.606 r  game_data_path/game_regfile/out_sig0_i_111/O
                         net (fo=1, routed)           0.797    11.403    game_data_path/game_regfile/out_sig0_i_111_n_0
    SLICE_X59Y47         LUT6 (Prop_lut6_I5_O)        0.124    11.527 f  game_data_path/game_regfile/out_sig0_i_81/O
                         net (fo=21, routed)          0.952    12.479    game_data_path/game_cu/D_game_fsm_q_reg[0]_3
    SLICE_X56Y45         LUT6 (Prop_lut6_I4_O)        0.124    12.603 r  game_data_path/game_cu/out_sig0_i_34/O
                         net (fo=74, routed)          2.388    14.991    game_data_path/game_cu/out_sig0_i_34_n_0
    SLICE_X53Y49         LUT4 (Prop_lut4_I2_O)        0.118    15.109 r  game_data_path/game_cu/out_sig0__0_i_5/O
                         net (fo=16, routed)          1.191    16.301    game_data_path/game_alu/out_sig0__0_7
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.238    20.539 r  game_data_path/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.541    game_data_path/game_alu/out_sig0__0_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    22.059 r  game_data_path/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           0.928    22.987    game_data_path/game_alu/out_sig0__1_n_105
    SLICE_X54Y45         LUT2 (Prop_lut2_I0_O)        0.124    23.111 r  game_data_path/game_alu/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    23.111    game_data_path/game_alu/i__carry_i_3__0_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    23.754 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           0.306    24.060    game_data_path/game_cu/D_bullet_color_q[19]_i_6_0[3]
    SLICE_X54Y44         LUT5 (Prop_lut5_I1_O)        0.307    24.367 r  game_data_path/game_cu/D_bullet_color_q[19]_i_11/O
                         net (fo=1, routed)           0.755    25.122    game_data_path/game_cu/D_bullet_color_q[19]_i_11_n_0
    SLICE_X49Y44         LUT5 (Prop_lut5_I1_O)        0.124    25.246 r  game_data_path/game_cu/D_bullet_color_q[19]_i_6/O
                         net (fo=1, routed)           0.622    25.868    game_data_path/game_cu/D_bullet_color_q[19]_i_6_n_0
    SLICE_X49Y45         LUT6 (Prop_lut6_I4_O)        0.124    25.992 r  game_data_path/game_cu/D_bullet_color_q[19]_i_1/O
                         net (fo=8, routed)           2.051    28.043    game_data_path/game_regfile/D_bullet_color_q_reg[31]_1[19]
    SLICE_X58Y42         FDRE                                         r  game_data_path/game_regfile/D_enemy_B_data_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.517   104.922    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X58Y42         FDRE                                         r  game_data_path/game_regfile/D_enemy_B_data_q_reg[19]/C
                         clock pessimism              0.179   105.101    
                         clock uncertainty           -0.035   105.066    
    SLICE_X58Y42         FDRE (Setup_fdre_C_D)       -0.058   105.008    game_data_path/game_regfile/D_enemy_B_data_q_reg[19]
  -------------------------------------------------------------------
                         required time                        105.008    
                         arrival time                         -28.043    
  -------------------------------------------------------------------
                         slack                                 76.965    

Slack (MET) :             77.336ns  (required time - arrival time)
  Source:                 btn_cond_left/D_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_bullet_active_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        22.395ns  (logic 9.034ns (40.339%)  route 13.361ns (59.661%))
  Logic Levels:           15  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 104.858 - 100.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.623     5.207    btn_cond_left/clk_IBUF_BUFG
    SLICE_X60Y60         FDRE                                         r  btn_cond_left/D_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y60         FDRE (Prop_fdre_C_Q)         0.518     5.725 f  btn_cond_left/D_ctr_q_reg[12]/Q
                         net (fo=4, routed)           1.174     6.899    btn_cond_left/D_ctr_q_reg[12]
    SLICE_X61Y57         LUT4 (Prop_lut4_I2_O)        0.152     7.051 r  btn_cond_left/D_check_enemy_q[31]_i_10/O
                         net (fo=1, routed)           0.581     7.632    btn_cond_left/D_check_enemy_q[31]_i_10_n_0
    SLICE_X58Y57         LUT6 (Prop_lut6_I0_O)        0.326     7.958 r  btn_cond_left/D_check_enemy_q[31]_i_7/O
                         net (fo=2, routed)           1.198     9.156    game_data_path/game_cu/D_check_enemy_q_reg[31]_0
    SLICE_X56Y53         LUT6 (Prop_lut6_I4_O)        0.124     9.280 r  game_data_path/game_cu/D_check_enemy_q[31]_i_2/O
                         net (fo=43, routed)          1.202    10.482    game_data_path/game_regfile/D_game_fsm_q_reg[0]_0
    SLICE_X59Y48         LUT4 (Prop_lut4_I3_O)        0.124    10.606 r  game_data_path/game_regfile/out_sig0_i_111/O
                         net (fo=1, routed)           0.797    11.403    game_data_path/game_regfile/out_sig0_i_111_n_0
    SLICE_X59Y47         LUT6 (Prop_lut6_I5_O)        0.124    11.527 f  game_data_path/game_regfile/out_sig0_i_81/O
                         net (fo=21, routed)          0.952    12.479    game_data_path/game_cu/D_game_fsm_q_reg[0]_3
    SLICE_X56Y45         LUT6 (Prop_lut6_I4_O)        0.124    12.603 r  game_data_path/game_cu/out_sig0_i_34/O
                         net (fo=74, routed)          2.388    14.991    game_data_path/game_cu/out_sig0_i_34_n_0
    SLICE_X53Y49         LUT4 (Prop_lut4_I2_O)        0.118    15.109 r  game_data_path/game_cu/out_sig0__0_i_5/O
                         net (fo=16, routed)          1.191    16.301    game_data_path/game_alu/out_sig0__0_7
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.238    20.539 r  game_data_path/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.541    game_data_path/game_alu/out_sig0__0_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    22.059 r  game_data_path/game_alu/out_sig0__1/P[4]
                         net (fo=2, routed)           1.162    23.221    game_data_path/game_alu/out_sig0__1_n_101
    SLICE_X54Y46         LUT2 (Prop_lut2_I0_O)        0.124    23.345 r  game_data_path/game_alu/i__carry__0_i_3__0/O
                         net (fo=1, routed)           0.000    23.345    game_data_path/game_alu/i__carry__0_i_3__0_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.878 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.878    game_data_path/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.995 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.995    game_data_path/game_alu/out_sig0_inferred__1/i__carry__1_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.234 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry__2/O[2]
                         net (fo=1, routed)           0.802    25.036    game_data_path/game_cu/D_bullet_color_q_reg[31]_1[2]
    SLICE_X55Y47         LUT3 (Prop_lut3_I1_O)        0.329    25.365 r  game_data_path/game_cu/D_bullet_color_q[30]_i_2/O
                         net (fo=1, routed)           0.984    26.349    game_data_path/game_cu/D_bullet_color_q[30]_i_2_n_0
    SLICE_X48Y47         LUT5 (Prop_lut5_I0_O)        0.326    26.675 r  game_data_path/game_cu/D_bullet_color_q[30]_i_1/O
                         net (fo=6, routed)           0.927    27.602    game_data_path/game_regfile/D_bullet_color_q_reg[31]_1[30]
    SLICE_X54Y48         FDRE                                         r  game_data_path/game_regfile/D_bullet_active_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.453   104.858    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X54Y48         FDRE                                         r  game_data_path/game_regfile/D_bullet_active_q_reg[30]/C
                         clock pessimism              0.179   105.037    
                         clock uncertainty           -0.035   105.002    
    SLICE_X54Y48         FDRE (Setup_fdre_C_D)       -0.064   104.938    game_data_path/game_regfile/D_bullet_active_q_reg[30]
  -------------------------------------------------------------------
                         required time                        104.938    
                         arrival time                         -27.602    
  -------------------------------------------------------------------
                         slack                                 77.336    

Slack (MET) :             77.406ns  (required time - arrival time)
  Source:                 btn_cond_left/D_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_check_enemy_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        22.344ns  (logic 9.034ns (40.431%)  route 13.310ns (59.569%))
  Logic Levels:           15  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 104.858 - 100.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.623     5.207    btn_cond_left/clk_IBUF_BUFG
    SLICE_X60Y60         FDRE                                         r  btn_cond_left/D_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y60         FDRE (Prop_fdre_C_Q)         0.518     5.725 f  btn_cond_left/D_ctr_q_reg[12]/Q
                         net (fo=4, routed)           1.174     6.899    btn_cond_left/D_ctr_q_reg[12]
    SLICE_X61Y57         LUT4 (Prop_lut4_I2_O)        0.152     7.051 r  btn_cond_left/D_check_enemy_q[31]_i_10/O
                         net (fo=1, routed)           0.581     7.632    btn_cond_left/D_check_enemy_q[31]_i_10_n_0
    SLICE_X58Y57         LUT6 (Prop_lut6_I0_O)        0.326     7.958 r  btn_cond_left/D_check_enemy_q[31]_i_7/O
                         net (fo=2, routed)           1.198     9.156    game_data_path/game_cu/D_check_enemy_q_reg[31]_0
    SLICE_X56Y53         LUT6 (Prop_lut6_I4_O)        0.124     9.280 r  game_data_path/game_cu/D_check_enemy_q[31]_i_2/O
                         net (fo=43, routed)          1.202    10.482    game_data_path/game_regfile/D_game_fsm_q_reg[0]_0
    SLICE_X59Y48         LUT4 (Prop_lut4_I3_O)        0.124    10.606 r  game_data_path/game_regfile/out_sig0_i_111/O
                         net (fo=1, routed)           0.797    11.403    game_data_path/game_regfile/out_sig0_i_111_n_0
    SLICE_X59Y47         LUT6 (Prop_lut6_I5_O)        0.124    11.527 f  game_data_path/game_regfile/out_sig0_i_81/O
                         net (fo=21, routed)          0.952    12.479    game_data_path/game_cu/D_game_fsm_q_reg[0]_3
    SLICE_X56Y45         LUT6 (Prop_lut6_I4_O)        0.124    12.603 r  game_data_path/game_cu/out_sig0_i_34/O
                         net (fo=74, routed)          2.388    14.991    game_data_path/game_cu/out_sig0_i_34_n_0
    SLICE_X53Y49         LUT4 (Prop_lut4_I2_O)        0.118    15.109 r  game_data_path/game_cu/out_sig0__0_i_5/O
                         net (fo=16, routed)          1.191    16.301    game_data_path/game_alu/out_sig0__0_7
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.238    20.539 r  game_data_path/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.541    game_data_path/game_alu/out_sig0__0_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    22.059 r  game_data_path/game_alu/out_sig0__1/P[4]
                         net (fo=2, routed)           1.162    23.221    game_data_path/game_alu/out_sig0__1_n_101
    SLICE_X54Y46         LUT2 (Prop_lut2_I0_O)        0.124    23.345 r  game_data_path/game_alu/i__carry__0_i_3__0/O
                         net (fo=1, routed)           0.000    23.345    game_data_path/game_alu/i__carry__0_i_3__0_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.878 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.878    game_data_path/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.995 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.995    game_data_path/game_alu/out_sig0_inferred__1/i__carry__1_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.234 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry__2/O[2]
                         net (fo=1, routed)           0.802    25.036    game_data_path/game_cu/D_bullet_color_q_reg[31]_1[2]
    SLICE_X55Y47         LUT3 (Prop_lut3_I1_O)        0.329    25.365 r  game_data_path/game_cu/D_bullet_color_q[30]_i_2/O
                         net (fo=1, routed)           0.984    26.349    game_data_path/game_cu/D_bullet_color_q[30]_i_2_n_0
    SLICE_X48Y47         LUT5 (Prop_lut5_I0_O)        0.326    26.675 r  game_data_path/game_cu/D_bullet_color_q[30]_i_1/O
                         net (fo=6, routed)           0.877    27.551    game_data_path/game_regfile/D_bullet_color_q_reg[31]_1[30]
    SLICE_X54Y49         FDRE                                         r  game_data_path/game_regfile/D_check_enemy_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.453   104.858    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X54Y49         FDRE                                         r  game_data_path/game_regfile/D_check_enemy_q_reg[30]/C
                         clock pessimism              0.179   105.037    
                         clock uncertainty           -0.035   105.002    
    SLICE_X54Y49         FDRE (Setup_fdre_C_D)       -0.045   104.957    game_data_path/game_regfile/D_check_enemy_q_reg[30]
  -------------------------------------------------------------------
                         required time                        104.957    
                         arrival time                         -27.551    
  -------------------------------------------------------------------
                         slack                                 77.406    

Slack (MET) :             77.434ns  (required time - arrival time)
  Source:                 btn_cond_left/D_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_enemy_C_data_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        22.365ns  (logic 8.688ns (38.846%)  route 13.677ns (61.154%))
  Logic Levels:           14  (CARRY4=1 DSP48E1=2 LUT2=1 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 104.923 - 100.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.623     5.207    btn_cond_left/clk_IBUF_BUFG
    SLICE_X60Y60         FDRE                                         r  btn_cond_left/D_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y60         FDRE (Prop_fdre_C_Q)         0.518     5.725 f  btn_cond_left/D_ctr_q_reg[12]/Q
                         net (fo=4, routed)           1.174     6.899    btn_cond_left/D_ctr_q_reg[12]
    SLICE_X61Y57         LUT4 (Prop_lut4_I2_O)        0.152     7.051 r  btn_cond_left/D_check_enemy_q[31]_i_10/O
                         net (fo=1, routed)           0.581     7.632    btn_cond_left/D_check_enemy_q[31]_i_10_n_0
    SLICE_X58Y57         LUT6 (Prop_lut6_I0_O)        0.326     7.958 r  btn_cond_left/D_check_enemy_q[31]_i_7/O
                         net (fo=2, routed)           1.198     9.156    game_data_path/game_cu/D_check_enemy_q_reg[31]_0
    SLICE_X56Y53         LUT6 (Prop_lut6_I4_O)        0.124     9.280 r  game_data_path/game_cu/D_check_enemy_q[31]_i_2/O
                         net (fo=43, routed)          1.202    10.482    game_data_path/game_regfile/D_game_fsm_q_reg[0]_0
    SLICE_X59Y48         LUT4 (Prop_lut4_I3_O)        0.124    10.606 r  game_data_path/game_regfile/out_sig0_i_111/O
                         net (fo=1, routed)           0.797    11.403    game_data_path/game_regfile/out_sig0_i_111_n_0
    SLICE_X59Y47         LUT6 (Prop_lut6_I5_O)        0.124    11.527 f  game_data_path/game_regfile/out_sig0_i_81/O
                         net (fo=21, routed)          0.952    12.479    game_data_path/game_cu/D_game_fsm_q_reg[0]_3
    SLICE_X56Y45         LUT6 (Prop_lut6_I4_O)        0.124    12.603 r  game_data_path/game_cu/out_sig0_i_34/O
                         net (fo=74, routed)          2.388    14.991    game_data_path/game_cu/out_sig0_i_34_n_0
    SLICE_X53Y49         LUT4 (Prop_lut4_I2_O)        0.118    15.109 r  game_data_path/game_cu/out_sig0__0_i_5/O
                         net (fo=16, routed)          1.191    16.301    game_data_path/game_alu/out_sig0__0_7
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.238    20.539 r  game_data_path/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.541    game_data_path/game_alu/out_sig0__0_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    22.059 r  game_data_path/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           0.928    22.987    game_data_path/game_alu/out_sig0__1_n_105
    SLICE_X54Y45         LUT2 (Prop_lut2_I0_O)        0.124    23.111 r  game_data_path/game_alu/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    23.111    game_data_path/game_alu/i__carry_i_3__0_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    23.754 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           0.306    24.060    game_data_path/game_cu/D_bullet_color_q[19]_i_6_0[3]
    SLICE_X54Y44         LUT5 (Prop_lut5_I1_O)        0.307    24.367 r  game_data_path/game_cu/D_bullet_color_q[19]_i_11/O
                         net (fo=1, routed)           0.755    25.122    game_data_path/game_cu/D_bullet_color_q[19]_i_11_n_0
    SLICE_X49Y44         LUT5 (Prop_lut5_I1_O)        0.124    25.246 r  game_data_path/game_cu/D_bullet_color_q[19]_i_6/O
                         net (fo=1, routed)           0.622    25.868    game_data_path/game_cu/D_bullet_color_q[19]_i_6_n_0
    SLICE_X49Y45         LUT6 (Prop_lut6_I4_O)        0.124    25.992 r  game_data_path/game_cu/D_bullet_color_q[19]_i_1/O
                         net (fo=8, routed)           1.581    27.572    game_data_path/game_regfile/D_bullet_color_q_reg[31]_1[19]
    SLICE_X58Y43         FDRE                                         r  game_data_path/game_regfile/D_enemy_C_data_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.518   104.923    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X58Y43         FDRE                                         r  game_data_path/game_regfile/D_enemy_C_data_q_reg[19]/C
                         clock pessimism              0.179   105.102    
                         clock uncertainty           -0.035   105.067    
    SLICE_X58Y43         FDRE (Setup_fdre_C_D)       -0.061   105.006    game_data_path/game_regfile/D_enemy_C_data_q_reg[19]
  -------------------------------------------------------------------
                         required time                        105.006    
                         arrival time                         -27.572    
  -------------------------------------------------------------------
                         slack                                 77.434    

Slack (MET) :             77.450ns  (required time - arrival time)
  Source:                 btn_cond_left/D_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_enemy_A_data_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        22.346ns  (logic 9.034ns (40.428%)  route 13.312ns (59.572%))
  Logic Levels:           15  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 104.847 - 100.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.623     5.207    btn_cond_left/clk_IBUF_BUFG
    SLICE_X60Y60         FDRE                                         r  btn_cond_left/D_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y60         FDRE (Prop_fdre_C_Q)         0.518     5.725 f  btn_cond_left/D_ctr_q_reg[12]/Q
                         net (fo=4, routed)           1.174     6.899    btn_cond_left/D_ctr_q_reg[12]
    SLICE_X61Y57         LUT4 (Prop_lut4_I2_O)        0.152     7.051 r  btn_cond_left/D_check_enemy_q[31]_i_10/O
                         net (fo=1, routed)           0.581     7.632    btn_cond_left/D_check_enemy_q[31]_i_10_n_0
    SLICE_X58Y57         LUT6 (Prop_lut6_I0_O)        0.326     7.958 r  btn_cond_left/D_check_enemy_q[31]_i_7/O
                         net (fo=2, routed)           1.198     9.156    game_data_path/game_cu/D_check_enemy_q_reg[31]_0
    SLICE_X56Y53         LUT6 (Prop_lut6_I4_O)        0.124     9.280 r  game_data_path/game_cu/D_check_enemy_q[31]_i_2/O
                         net (fo=43, routed)          1.202    10.482    game_data_path/game_regfile/D_game_fsm_q_reg[0]_0
    SLICE_X59Y48         LUT4 (Prop_lut4_I3_O)        0.124    10.606 r  game_data_path/game_regfile/out_sig0_i_111/O
                         net (fo=1, routed)           0.797    11.403    game_data_path/game_regfile/out_sig0_i_111_n_0
    SLICE_X59Y47         LUT6 (Prop_lut6_I5_O)        0.124    11.527 f  game_data_path/game_regfile/out_sig0_i_81/O
                         net (fo=21, routed)          0.952    12.479    game_data_path/game_cu/D_game_fsm_q_reg[0]_3
    SLICE_X56Y45         LUT6 (Prop_lut6_I4_O)        0.124    12.603 r  game_data_path/game_cu/out_sig0_i_34/O
                         net (fo=74, routed)          2.388    14.991    game_data_path/game_cu/out_sig0_i_34_n_0
    SLICE_X53Y49         LUT4 (Prop_lut4_I2_O)        0.118    15.109 r  game_data_path/game_cu/out_sig0__0_i_5/O
                         net (fo=16, routed)          1.191    16.301    game_data_path/game_alu/out_sig0__0_7
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.238    20.539 r  game_data_path/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.541    game_data_path/game_alu/out_sig0__0_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    22.059 r  game_data_path/game_alu/out_sig0__1/P[4]
                         net (fo=2, routed)           1.162    23.221    game_data_path/game_alu/out_sig0__1_n_101
    SLICE_X54Y46         LUT2 (Prop_lut2_I0_O)        0.124    23.345 r  game_data_path/game_alu/i__carry__0_i_3__0/O
                         net (fo=1, routed)           0.000    23.345    game_data_path/game_alu/i__carry__0_i_3__0_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.878 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.878    game_data_path/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.995 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.995    game_data_path/game_alu/out_sig0_inferred__1/i__carry__1_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.234 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry__2/O[2]
                         net (fo=1, routed)           0.802    25.036    game_data_path/game_cu/D_bullet_color_q_reg[31]_1[2]
    SLICE_X55Y47         LUT3 (Prop_lut3_I1_O)        0.329    25.365 r  game_data_path/game_cu/D_bullet_color_q[30]_i_2/O
                         net (fo=1, routed)           0.984    26.349    game_data_path/game_cu/D_bullet_color_q[30]_i_2_n_0
    SLICE_X48Y47         LUT5 (Prop_lut5_I0_O)        0.326    26.675 r  game_data_path/game_cu/D_bullet_color_q[30]_i_1/O
                         net (fo=6, routed)           0.878    27.553    game_data_path/game_regfile/D_bullet_color_q_reg[31]_1[30]
    SLICE_X55Y50         FDRE                                         r  game_data_path/game_regfile/D_enemy_A_data_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.443   104.847    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X55Y50         FDRE                                         r  game_data_path/game_regfile/D_enemy_A_data_q_reg[30]/C
                         clock pessimism              0.258   105.105    
                         clock uncertainty           -0.035   105.070    
    SLICE_X55Y50         FDRE (Setup_fdre_C_D)       -0.067   105.003    game_data_path/game_regfile/D_enemy_A_data_q_reg[30]
  -------------------------------------------------------------------
                         required time                        105.003    
                         arrival time                         -27.553    
  -------------------------------------------------------------------
                         slack                                 77.450    

Slack (MET) :             77.486ns  (required time - arrival time)
  Source:                 btn_cond_left/D_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_check_boundary_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        22.346ns  (logic 9.034ns (40.428%)  route 13.312ns (59.572%))
  Logic Levels:           15  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 104.847 - 100.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.623     5.207    btn_cond_left/clk_IBUF_BUFG
    SLICE_X60Y60         FDRE                                         r  btn_cond_left/D_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y60         FDRE (Prop_fdre_C_Q)         0.518     5.725 f  btn_cond_left/D_ctr_q_reg[12]/Q
                         net (fo=4, routed)           1.174     6.899    btn_cond_left/D_ctr_q_reg[12]
    SLICE_X61Y57         LUT4 (Prop_lut4_I2_O)        0.152     7.051 r  btn_cond_left/D_check_enemy_q[31]_i_10/O
                         net (fo=1, routed)           0.581     7.632    btn_cond_left/D_check_enemy_q[31]_i_10_n_0
    SLICE_X58Y57         LUT6 (Prop_lut6_I0_O)        0.326     7.958 r  btn_cond_left/D_check_enemy_q[31]_i_7/O
                         net (fo=2, routed)           1.198     9.156    game_data_path/game_cu/D_check_enemy_q_reg[31]_0
    SLICE_X56Y53         LUT6 (Prop_lut6_I4_O)        0.124     9.280 r  game_data_path/game_cu/D_check_enemy_q[31]_i_2/O
                         net (fo=43, routed)          1.202    10.482    game_data_path/game_regfile/D_game_fsm_q_reg[0]_0
    SLICE_X59Y48         LUT4 (Prop_lut4_I3_O)        0.124    10.606 r  game_data_path/game_regfile/out_sig0_i_111/O
                         net (fo=1, routed)           0.797    11.403    game_data_path/game_regfile/out_sig0_i_111_n_0
    SLICE_X59Y47         LUT6 (Prop_lut6_I5_O)        0.124    11.527 f  game_data_path/game_regfile/out_sig0_i_81/O
                         net (fo=21, routed)          0.952    12.479    game_data_path/game_cu/D_game_fsm_q_reg[0]_3
    SLICE_X56Y45         LUT6 (Prop_lut6_I4_O)        0.124    12.603 r  game_data_path/game_cu/out_sig0_i_34/O
                         net (fo=74, routed)          2.388    14.991    game_data_path/game_cu/out_sig0_i_34_n_0
    SLICE_X53Y49         LUT4 (Prop_lut4_I2_O)        0.118    15.109 r  game_data_path/game_cu/out_sig0__0_i_5/O
                         net (fo=16, routed)          1.191    16.301    game_data_path/game_alu/out_sig0__0_7
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.238    20.539 r  game_data_path/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.541    game_data_path/game_alu/out_sig0__0_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    22.059 r  game_data_path/game_alu/out_sig0__1/P[4]
                         net (fo=2, routed)           1.162    23.221    game_data_path/game_alu/out_sig0__1_n_101
    SLICE_X54Y46         LUT2 (Prop_lut2_I0_O)        0.124    23.345 r  game_data_path/game_alu/i__carry__0_i_3__0/O
                         net (fo=1, routed)           0.000    23.345    game_data_path/game_alu/i__carry__0_i_3__0_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.878 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.878    game_data_path/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.995 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.995    game_data_path/game_alu/out_sig0_inferred__1/i__carry__1_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.234 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry__2/O[2]
                         net (fo=1, routed)           0.802    25.036    game_data_path/game_cu/D_bullet_color_q_reg[31]_1[2]
    SLICE_X55Y47         LUT3 (Prop_lut3_I1_O)        0.329    25.365 r  game_data_path/game_cu/D_bullet_color_q[30]_i_2/O
                         net (fo=1, routed)           0.984    26.349    game_data_path/game_cu/D_bullet_color_q[30]_i_2_n_0
    SLICE_X48Y47         LUT5 (Prop_lut5_I0_O)        0.326    26.675 r  game_data_path/game_cu/D_bullet_color_q[30]_i_1/O
                         net (fo=6, routed)           0.878    27.553    game_data_path/game_regfile/D_bullet_color_q_reg[31]_1[30]
    SLICE_X54Y50         FDRE                                         r  game_data_path/game_regfile/D_check_boundary_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.443   104.847    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X54Y50         FDRE                                         r  game_data_path/game_regfile/D_check_boundary_q_reg[30]/C
                         clock pessimism              0.258   105.105    
                         clock uncertainty           -0.035   105.070    
    SLICE_X54Y50         FDRE (Setup_fdre_C_D)       -0.031   105.039    game_data_path/game_regfile/D_check_boundary_q_reg[30]
  -------------------------------------------------------------------
                         required time                        105.039    
                         arrival time                         -27.553    
  -------------------------------------------------------------------
                         slack                                 77.486    

Slack (MET) :             77.529ns  (required time - arrival time)
  Source:                 btn_cond_left/D_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_bullet_encode_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        22.304ns  (logic 9.034ns (40.504%)  route 13.270ns (59.496%))
  Logic Levels:           15  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 104.848 - 100.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.623     5.207    btn_cond_left/clk_IBUF_BUFG
    SLICE_X60Y60         FDRE                                         r  btn_cond_left/D_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y60         FDRE (Prop_fdre_C_Q)         0.518     5.725 f  btn_cond_left/D_ctr_q_reg[12]/Q
                         net (fo=4, routed)           1.174     6.899    btn_cond_left/D_ctr_q_reg[12]
    SLICE_X61Y57         LUT4 (Prop_lut4_I2_O)        0.152     7.051 r  btn_cond_left/D_check_enemy_q[31]_i_10/O
                         net (fo=1, routed)           0.581     7.632    btn_cond_left/D_check_enemy_q[31]_i_10_n_0
    SLICE_X58Y57         LUT6 (Prop_lut6_I0_O)        0.326     7.958 r  btn_cond_left/D_check_enemy_q[31]_i_7/O
                         net (fo=2, routed)           1.198     9.156    game_data_path/game_cu/D_check_enemy_q_reg[31]_0
    SLICE_X56Y53         LUT6 (Prop_lut6_I4_O)        0.124     9.280 r  game_data_path/game_cu/D_check_enemy_q[31]_i_2/O
                         net (fo=43, routed)          1.202    10.482    game_data_path/game_regfile/D_game_fsm_q_reg[0]_0
    SLICE_X59Y48         LUT4 (Prop_lut4_I3_O)        0.124    10.606 r  game_data_path/game_regfile/out_sig0_i_111/O
                         net (fo=1, routed)           0.797    11.403    game_data_path/game_regfile/out_sig0_i_111_n_0
    SLICE_X59Y47         LUT6 (Prop_lut6_I5_O)        0.124    11.527 f  game_data_path/game_regfile/out_sig0_i_81/O
                         net (fo=21, routed)          0.952    12.479    game_data_path/game_cu/D_game_fsm_q_reg[0]_3
    SLICE_X56Y45         LUT6 (Prop_lut6_I4_O)        0.124    12.603 r  game_data_path/game_cu/out_sig0_i_34/O
                         net (fo=74, routed)          2.388    14.991    game_data_path/game_cu/out_sig0_i_34_n_0
    SLICE_X53Y49         LUT4 (Prop_lut4_I2_O)        0.118    15.109 r  game_data_path/game_cu/out_sig0__0_i_5/O
                         net (fo=16, routed)          1.191    16.301    game_data_path/game_alu/out_sig0__0_7
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.238    20.539 r  game_data_path/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.541    game_data_path/game_alu/out_sig0__0_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    22.059 r  game_data_path/game_alu/out_sig0__1/P[4]
                         net (fo=2, routed)           1.162    23.221    game_data_path/game_alu/out_sig0__1_n_101
    SLICE_X54Y46         LUT2 (Prop_lut2_I0_O)        0.124    23.345 r  game_data_path/game_alu/i__carry__0_i_3__0/O
                         net (fo=1, routed)           0.000    23.345    game_data_path/game_alu/i__carry__0_i_3__0_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.878 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.878    game_data_path/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.995 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.995    game_data_path/game_alu/out_sig0_inferred__1/i__carry__1_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.234 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry__2/O[2]
                         net (fo=1, routed)           0.802    25.036    game_data_path/game_cu/D_bullet_color_q_reg[31]_1[2]
    SLICE_X55Y47         LUT3 (Prop_lut3_I1_O)        0.329    25.365 r  game_data_path/game_cu/D_bullet_color_q[30]_i_2/O
                         net (fo=1, routed)           0.984    26.349    game_data_path/game_cu/D_bullet_color_q[30]_i_2_n_0
    SLICE_X48Y47         LUT5 (Prop_lut5_I0_O)        0.326    26.675 r  game_data_path/game_cu/D_bullet_color_q[30]_i_1/O
                         net (fo=6, routed)           0.836    27.511    game_data_path/game_regfile/D_bullet_color_q_reg[31]_1[30]
    SLICE_X56Y50         FDRE                                         r  game_data_path/game_regfile/D_bullet_encode_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.444   104.848    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X56Y50         FDRE                                         r  game_data_path/game_regfile/D_bullet_encode_q_reg[30]/C
                         clock pessimism              0.258   105.106    
                         clock uncertainty           -0.035   105.071    
    SLICE_X56Y50         FDRE (Setup_fdre_C_D)       -0.031   105.040    game_data_path/game_regfile/D_bullet_encode_q_reg[30]
  -------------------------------------------------------------------
                         required time                        105.040    
                         arrival time                         -27.511    
  -------------------------------------------------------------------
                         slack                                 77.529    

Slack (MET) :             77.530ns  (required time - arrival time)
  Source:                 btn_cond_left/D_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_bullet_active_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        22.238ns  (logic 8.688ns (39.069%)  route 13.550ns (60.931%))
  Logic Levels:           14  (CARRY4=1 DSP48E1=2 LUT2=1 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 104.924 - 100.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.623     5.207    btn_cond_left/clk_IBUF_BUFG
    SLICE_X60Y60         FDRE                                         r  btn_cond_left/D_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y60         FDRE (Prop_fdre_C_Q)         0.518     5.725 f  btn_cond_left/D_ctr_q_reg[12]/Q
                         net (fo=4, routed)           1.174     6.899    btn_cond_left/D_ctr_q_reg[12]
    SLICE_X61Y57         LUT4 (Prop_lut4_I2_O)        0.152     7.051 r  btn_cond_left/D_check_enemy_q[31]_i_10/O
                         net (fo=1, routed)           0.581     7.632    btn_cond_left/D_check_enemy_q[31]_i_10_n_0
    SLICE_X58Y57         LUT6 (Prop_lut6_I0_O)        0.326     7.958 r  btn_cond_left/D_check_enemy_q[31]_i_7/O
                         net (fo=2, routed)           1.198     9.156    game_data_path/game_cu/D_check_enemy_q_reg[31]_0
    SLICE_X56Y53         LUT6 (Prop_lut6_I4_O)        0.124     9.280 r  game_data_path/game_cu/D_check_enemy_q[31]_i_2/O
                         net (fo=43, routed)          1.202    10.482    game_data_path/game_regfile/D_game_fsm_q_reg[0]_0
    SLICE_X59Y48         LUT4 (Prop_lut4_I3_O)        0.124    10.606 r  game_data_path/game_regfile/out_sig0_i_111/O
                         net (fo=1, routed)           0.797    11.403    game_data_path/game_regfile/out_sig0_i_111_n_0
    SLICE_X59Y47         LUT6 (Prop_lut6_I5_O)        0.124    11.527 f  game_data_path/game_regfile/out_sig0_i_81/O
                         net (fo=21, routed)          0.952    12.479    game_data_path/game_cu/D_game_fsm_q_reg[0]_3
    SLICE_X56Y45         LUT6 (Prop_lut6_I4_O)        0.124    12.603 r  game_data_path/game_cu/out_sig0_i_34/O
                         net (fo=74, routed)          2.388    14.991    game_data_path/game_cu/out_sig0_i_34_n_0
    SLICE_X53Y49         LUT4 (Prop_lut4_I2_O)        0.118    15.109 r  game_data_path/game_cu/out_sig0__0_i_5/O
                         net (fo=16, routed)          1.191    16.301    game_data_path/game_alu/out_sig0__0_7
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.238    20.539 r  game_data_path/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.541    game_data_path/game_alu/out_sig0__0_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    22.059 r  game_data_path/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           0.928    22.987    game_data_path/game_alu/out_sig0__1_n_105
    SLICE_X54Y45         LUT2 (Prop_lut2_I0_O)        0.124    23.111 r  game_data_path/game_alu/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    23.111    game_data_path/game_alu/i__carry_i_3__0_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    23.754 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           0.306    24.060    game_data_path/game_cu/D_bullet_color_q[19]_i_6_0[3]
    SLICE_X54Y44         LUT5 (Prop_lut5_I1_O)        0.307    24.367 r  game_data_path/game_cu/D_bullet_color_q[19]_i_11/O
                         net (fo=1, routed)           0.755    25.122    game_data_path/game_cu/D_bullet_color_q[19]_i_11_n_0
    SLICE_X49Y44         LUT5 (Prop_lut5_I1_O)        0.124    25.246 r  game_data_path/game_cu/D_bullet_color_q[19]_i_6/O
                         net (fo=1, routed)           0.622    25.868    game_data_path/game_cu/D_bullet_color_q[19]_i_6_n_0
    SLICE_X49Y45         LUT6 (Prop_lut6_I4_O)        0.124    25.992 r  game_data_path/game_cu/D_bullet_color_q[19]_i_1/O
                         net (fo=8, routed)           1.453    27.445    game_data_path/game_regfile/D_bullet_color_q_reg[31]_1[19]
    SLICE_X58Y48         FDRE                                         r  game_data_path/game_regfile/D_bullet_active_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.519   104.924    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X58Y48         FDRE                                         r  game_data_path/game_regfile/D_bullet_active_q_reg[19]/C
                         clock pessimism              0.179   105.103    
                         clock uncertainty           -0.035   105.068    
    SLICE_X58Y48         FDRE (Setup_fdre_C_D)       -0.093   104.975    game_data_path/game_regfile/D_bullet_active_q_reg[19]
  -------------------------------------------------------------------
                         required time                        104.975    
                         arrival time                         -27.445    
  -------------------------------------------------------------------
                         slack                                 77.530    

Slack (MET) :             77.578ns  (required time - arrival time)
  Source:                 btn_cond_left/D_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_bullet_color_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        22.156ns  (logic 9.034ns (40.774%)  route 13.122ns (59.226%))
  Logic Levels:           15  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 104.858 - 100.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.623     5.207    btn_cond_left/clk_IBUF_BUFG
    SLICE_X60Y60         FDRE                                         r  btn_cond_left/D_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y60         FDRE (Prop_fdre_C_Q)         0.518     5.725 f  btn_cond_left/D_ctr_q_reg[12]/Q
                         net (fo=4, routed)           1.174     6.899    btn_cond_left/D_ctr_q_reg[12]
    SLICE_X61Y57         LUT4 (Prop_lut4_I2_O)        0.152     7.051 r  btn_cond_left/D_check_enemy_q[31]_i_10/O
                         net (fo=1, routed)           0.581     7.632    btn_cond_left/D_check_enemy_q[31]_i_10_n_0
    SLICE_X58Y57         LUT6 (Prop_lut6_I0_O)        0.326     7.958 r  btn_cond_left/D_check_enemy_q[31]_i_7/O
                         net (fo=2, routed)           1.198     9.156    game_data_path/game_cu/D_check_enemy_q_reg[31]_0
    SLICE_X56Y53         LUT6 (Prop_lut6_I4_O)        0.124     9.280 r  game_data_path/game_cu/D_check_enemy_q[31]_i_2/O
                         net (fo=43, routed)          1.202    10.482    game_data_path/game_regfile/D_game_fsm_q_reg[0]_0
    SLICE_X59Y48         LUT4 (Prop_lut4_I3_O)        0.124    10.606 r  game_data_path/game_regfile/out_sig0_i_111/O
                         net (fo=1, routed)           0.797    11.403    game_data_path/game_regfile/out_sig0_i_111_n_0
    SLICE_X59Y47         LUT6 (Prop_lut6_I5_O)        0.124    11.527 f  game_data_path/game_regfile/out_sig0_i_81/O
                         net (fo=21, routed)          0.952    12.479    game_data_path/game_cu/D_game_fsm_q_reg[0]_3
    SLICE_X56Y45         LUT6 (Prop_lut6_I4_O)        0.124    12.603 r  game_data_path/game_cu/out_sig0_i_34/O
                         net (fo=74, routed)          2.388    14.991    game_data_path/game_cu/out_sig0_i_34_n_0
    SLICE_X53Y49         LUT4 (Prop_lut4_I2_O)        0.118    15.109 r  game_data_path/game_cu/out_sig0__0_i_5/O
                         net (fo=16, routed)          1.191    16.301    game_data_path/game_alu/out_sig0__0_7
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.238    20.539 r  game_data_path/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.541    game_data_path/game_alu/out_sig0__0_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    22.059 r  game_data_path/game_alu/out_sig0__1/P[4]
                         net (fo=2, routed)           1.162    23.221    game_data_path/game_alu/out_sig0__1_n_101
    SLICE_X54Y46         LUT2 (Prop_lut2_I0_O)        0.124    23.345 r  game_data_path/game_alu/i__carry__0_i_3__0/O
                         net (fo=1, routed)           0.000    23.345    game_data_path/game_alu/i__carry__0_i_3__0_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.878 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.878    game_data_path/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.995 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.995    game_data_path/game_alu/out_sig0_inferred__1/i__carry__1_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.234 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry__2/O[2]
                         net (fo=1, routed)           0.802    25.036    game_data_path/game_cu/D_bullet_color_q_reg[31]_1[2]
    SLICE_X55Y47         LUT3 (Prop_lut3_I1_O)        0.329    25.365 r  game_data_path/game_cu/D_bullet_color_q[30]_i_2/O
                         net (fo=1, routed)           0.984    26.349    game_data_path/game_cu/D_bullet_color_q[30]_i_2_n_0
    SLICE_X48Y47         LUT5 (Prop_lut5_I0_O)        0.326    26.675 r  game_data_path/game_cu/D_bullet_color_q[30]_i_1/O
                         net (fo=6, routed)           0.689    27.363    game_data_path/game_regfile/D_bullet_color_q_reg[31]_1[30]
    SLICE_X53Y49         FDRE                                         r  game_data_path/game_regfile/D_bullet_color_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.453   104.858    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  game_data_path/game_regfile/D_bullet_color_q_reg[30]/C
                         clock pessimism              0.179   105.037    
                         clock uncertainty           -0.035   105.002    
    SLICE_X53Y49         FDRE (Setup_fdre_C_D)       -0.061   104.941    game_data_path/game_regfile/D_bullet_color_q_reg[30]
  -------------------------------------------------------------------
                         required time                        104.941    
                         arrival time                         -27.363    
  -------------------------------------------------------------------
                         slack                                 77.578    

Slack (MET) :             77.624ns  (required time - arrival time)
  Source:                 btn_cond_left/D_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_bullet_color_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        22.090ns  (logic 8.688ns (39.329%)  route 13.402ns (60.671%))
  Logic Levels:           14  (CARRY4=1 DSP48E1=2 LUT2=1 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 104.858 - 100.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.623     5.207    btn_cond_left/clk_IBUF_BUFG
    SLICE_X60Y60         FDRE                                         r  btn_cond_left/D_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y60         FDRE (Prop_fdre_C_Q)         0.518     5.725 f  btn_cond_left/D_ctr_q_reg[12]/Q
                         net (fo=4, routed)           1.174     6.899    btn_cond_left/D_ctr_q_reg[12]
    SLICE_X61Y57         LUT4 (Prop_lut4_I2_O)        0.152     7.051 r  btn_cond_left/D_check_enemy_q[31]_i_10/O
                         net (fo=1, routed)           0.581     7.632    btn_cond_left/D_check_enemy_q[31]_i_10_n_0
    SLICE_X58Y57         LUT6 (Prop_lut6_I0_O)        0.326     7.958 r  btn_cond_left/D_check_enemy_q[31]_i_7/O
                         net (fo=2, routed)           1.198     9.156    game_data_path/game_cu/D_check_enemy_q_reg[31]_0
    SLICE_X56Y53         LUT6 (Prop_lut6_I4_O)        0.124     9.280 r  game_data_path/game_cu/D_check_enemy_q[31]_i_2/O
                         net (fo=43, routed)          1.202    10.482    game_data_path/game_regfile/D_game_fsm_q_reg[0]_0
    SLICE_X59Y48         LUT4 (Prop_lut4_I3_O)        0.124    10.606 r  game_data_path/game_regfile/out_sig0_i_111/O
                         net (fo=1, routed)           0.797    11.403    game_data_path/game_regfile/out_sig0_i_111_n_0
    SLICE_X59Y47         LUT6 (Prop_lut6_I5_O)        0.124    11.527 f  game_data_path/game_regfile/out_sig0_i_81/O
                         net (fo=21, routed)          0.952    12.479    game_data_path/game_cu/D_game_fsm_q_reg[0]_3
    SLICE_X56Y45         LUT6 (Prop_lut6_I4_O)        0.124    12.603 r  game_data_path/game_cu/out_sig0_i_34/O
                         net (fo=74, routed)          2.388    14.991    game_data_path/game_cu/out_sig0_i_34_n_0
    SLICE_X53Y49         LUT4 (Prop_lut4_I2_O)        0.118    15.109 r  game_data_path/game_cu/out_sig0__0_i_5/O
                         net (fo=16, routed)          1.191    16.301    game_data_path/game_alu/out_sig0__0_7
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.238    20.539 r  game_data_path/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    20.541    game_data_path/game_alu/out_sig0__0_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    22.059 r  game_data_path/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           0.928    22.987    game_data_path/game_alu/out_sig0__1_n_105
    SLICE_X54Y45         LUT2 (Prop_lut2_I0_O)        0.124    23.111 r  game_data_path/game_alu/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    23.111    game_data_path/game_alu/i__carry_i_3__0_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    23.754 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           0.306    24.060    game_data_path/game_cu/D_bullet_color_q[19]_i_6_0[3]
    SLICE_X54Y44         LUT5 (Prop_lut5_I1_O)        0.307    24.367 r  game_data_path/game_cu/D_bullet_color_q[19]_i_11/O
                         net (fo=1, routed)           0.755    25.122    game_data_path/game_cu/D_bullet_color_q[19]_i_11_n_0
    SLICE_X49Y44         LUT5 (Prop_lut5_I1_O)        0.124    25.246 r  game_data_path/game_cu/D_bullet_color_q[19]_i_6/O
                         net (fo=1, routed)           0.622    25.868    game_data_path/game_cu/D_bullet_color_q[19]_i_6_n_0
    SLICE_X49Y45         LUT6 (Prop_lut6_I4_O)        0.124    25.992 r  game_data_path/game_cu/D_bullet_color_q[19]_i_1/O
                         net (fo=8, routed)           1.305    27.297    game_data_path/game_regfile/D_bullet_color_q_reg[31]_1[19]
    SLICE_X53Y48         FDRE                                         r  game_data_path/game_regfile/D_bullet_color_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.453   104.858    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X53Y48         FDRE                                         r  game_data_path/game_regfile/D_bullet_color_q_reg[19]/C
                         clock pessimism              0.179   105.037    
                         clock uncertainty           -0.035   105.002    
    SLICE_X53Y48         FDRE (Setup_fdre_C_D)       -0.081   104.921    game_data_path/game_regfile/D_bullet_color_q_reg[19]
  -------------------------------------------------------------------
                         required time                        104.921    
                         arrival time                         -27.297    
  -------------------------------------------------------------------
                         slack                                 77.624    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 game_data_path/ram_mode/driver/FSM_sequential_D_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.229ns (51.278%)  route 0.218ns (48.722%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.594     1.538    game_data_path/ram_mode/driver/clk_IBUF_BUFG
    SLICE_X63Y50         FDRE                                         r  game_data_path/ram_mode/driver/FSM_sequential_D_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y50         FDRE (Prop_fdre_C_Q)         0.128     1.666 r  game_data_path/ram_mode/driver/FSM_sequential_D_state_q_reg[1]/Q
                         net (fo=17, routed)          0.218     1.883    game_data_path/ram_mode/driver/D_state_q[1]
    SLICE_X62Y49         LUT5 (Prop_lut5_I0_O)        0.101     1.984 r  game_data_path/ram_mode/driver/D_pixel_address_ctr_q[7]_i_2/O
                         net (fo=1, routed)           0.000     1.984    game_data_path/ram_mode/driver/D_pixel_address_ctr_d0_in[7]
    SLICE_X62Y49         FDRE                                         r  game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.867     2.057    game_data_path/ram_mode/driver/clk_IBUF_BUFG
    SLICE_X62Y49         FDRE                                         r  game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[7]/C
                         clock pessimism             -0.246     1.811    
    SLICE_X62Y49         FDRE (Hold_fdre_C_D)         0.107     1.918    game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 game_data_path/ram_mode/driver/FSM_sequential_D_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.226ns (50.949%)  route 0.218ns (49.051%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.594     1.538    game_data_path/ram_mode/driver/clk_IBUF_BUFG
    SLICE_X63Y50         FDRE                                         r  game_data_path/ram_mode/driver/FSM_sequential_D_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y50         FDRE (Prop_fdre_C_Q)         0.128     1.666 r  game_data_path/ram_mode/driver/FSM_sequential_D_state_q_reg[1]/Q
                         net (fo=17, routed)          0.218     1.883    game_data_path/ram_mode/driver/D_state_q[1]
    SLICE_X62Y49         LUT4 (Prop_lut4_I0_O)        0.098     1.981 r  game_data_path/ram_mode/driver/D_pixel_address_ctr_q[6]_i_1/O
                         net (fo=1, routed)           0.000     1.981    game_data_path/ram_mode/driver/D_pixel_address_ctr_d0_in[6]
    SLICE_X62Y49         FDRE                                         r  game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.867     2.057    game_data_path/ram_mode/driver/clk_IBUF_BUFG
    SLICE_X62Y49         FDRE                                         r  game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[6]/C
                         clock pessimism             -0.246     1.811    
    SLICE_X62Y49         FDRE (Hold_fdre_C_D)         0.091     1.902    game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 game_data_path/game_regfile/D_bullet_x_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.783%)  route 0.066ns (26.217%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.595     1.539    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X62Y45         FDRE                                         r  game_data_path/game_regfile/D_bullet_x_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y45         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  game_data_path/game_regfile/D_bullet_x_q_reg[2]/Q
                         net (fo=2, routed)           0.066     1.746    game_data_path/game_regfile/M_game_regfile_player_bullet_x_out[2]
    SLICE_X63Y45         LUT4 (Prop_lut4_I0_O)        0.045     1.791 r  game_data_path/game_regfile/D_bullet_writer_pointer_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.791    game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[7]_0[2]
    SLICE_X63Y45         FDRE                                         r  game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.866     2.056    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X63Y45         FDRE                                         r  game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[2]/C
                         clock pessimism             -0.504     1.552    
    SLICE_X63Y45         FDRE (Hold_fdre_C_D)         0.091     1.643    game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 game_data_path/game_regfile/D_enemy_B_data_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/ram_mode/ram/D_enemy_B_writer_pointer_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.281%)  route 0.119ns (45.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.593     1.537    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X61Y41         FDRE                                         r  game_data_path/game_regfile/D_enemy_B_data_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y41         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  game_data_path/game_regfile/D_enemy_B_data_q_reg[8]/Q
                         net (fo=1, routed)           0.119     1.796    game_data_path/ram_mode/ram/D_enemy_B_writer_pointer_q_reg[7]_0[4]
    SLICE_X62Y41         FDRE                                         r  game_data_path/ram_mode/ram/D_enemy_B_writer_pointer_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.865     2.055    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X62Y41         FDRE                                         r  game_data_path/ram_mode/ram/D_enemy_B_writer_pointer_q_reg[4]/C
                         clock pessimism             -0.480     1.575    
    SLICE_X62Y41         FDRE (Hold_fdre_C_D)         0.070     1.645    game_data_path/ram_mode/ram/D_enemy_B_writer_pointer_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 game_data_path/ram_mode/ram/D_bullet_last_addr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.594     1.538    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X60Y43         FDRE                                         r  game_data_path/ram_mode/ram/D_bullet_last_addr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y43         FDRE (Prop_fdre_C_Q)         0.164     1.702 r  game_data_path/ram_mode/ram/D_bullet_last_addr_q_reg[1]/Q
                         net (fo=1, routed)           0.051     1.753    game_data_path/game_regfile/D_bullet_writer_pointer_q_reg[7][1]
    SLICE_X61Y43         LUT4 (Prop_lut4_I3_O)        0.045     1.798 r  game_data_path/game_regfile/D_bullet_writer_pointer_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.798    game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[7]_0[1]
    SLICE_X61Y43         FDRE                                         r  game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.864     2.054    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X61Y43         FDRE                                         r  game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[1]/C
                         clock pessimism             -0.503     1.551    
    SLICE_X61Y43         FDRE (Hold_fdre_C_D)         0.091     1.642    game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 game_data_path/game_regfile/D_enemy_B_data_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/ram_mode/ram/D_enemy_B_writer_pointer_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.593     1.537    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X58Y42         FDRE                                         r  game_data_path/game_regfile/D_enemy_B_data_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y42         FDRE (Prop_fdre_C_Q)         0.128     1.665 r  game_data_path/game_regfile/D_enemy_B_data_q_reg[9]/Q
                         net (fo=1, routed)           0.059     1.724    game_data_path/ram_mode/ram/D_enemy_B_writer_pointer_q_reg[7]_0[5]
    SLICE_X59Y42         FDRE                                         r  game_data_path/ram_mode/ram/D_enemy_B_writer_pointer_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.863     2.053    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X59Y42         FDRE                                         r  game_data_path/ram_mode/ram/D_enemy_B_writer_pointer_q_reg[5]/C
                         clock pessimism             -0.503     1.550    
    SLICE_X59Y42         FDRE (Hold_fdre_C_D)         0.016     1.566    game_data_path/ram_mode/ram/D_enemy_B_writer_pointer_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 reset_cond/D_stage_q_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reset_cond/D_stage_q_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.042%)  route 0.115ns (44.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.567     1.511    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y52         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDPE (Prop_fdpe_C_Q)         0.141     1.652 r  reset_cond/D_stage_q_reg[2]/Q
                         net (fo=1, routed)           0.115     1.767    reset_cond/D_stage_d[3]
    SLICE_X54Y51         FDPE                                         r  reset_cond/D_stage_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.835     2.025    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y51         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.546    
    SLICE_X54Y51         FDPE (Hold_fdpe_C_D)         0.059     1.605    reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 game_data_path/game_regfile/D_enemy_B_data_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/ram_mode/ram/D_enemy_B_writer_pointer_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.425%)  route 0.118ns (45.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.593     1.537    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X58Y42         FDRE                                         r  game_data_path/game_regfile/D_enemy_B_data_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y42         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  game_data_path/game_regfile/D_enemy_B_data_q_reg[19]/Q
                         net (fo=1, routed)           0.118     1.796    game_data_path/ram_mode/ram/D_enemy_B_writer_pointer_q_reg[7]_0[3]
    SLICE_X59Y40         FDRE                                         r  game_data_path/ram_mode/ram/D_enemy_B_writer_pointer_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.863     2.053    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X59Y40         FDRE                                         r  game_data_path/ram_mode/ram/D_enemy_B_writer_pointer_q_reg[3]/C
                         clock pessimism             -0.500     1.553    
    SLICE_X59Y40         FDRE (Hold_fdre_C_D)         0.072     1.625    game_data_path/ram_mode/ram/D_enemy_B_writer_pointer_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 game_data_path/ram_mode/driver/FSM_sequential_D_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.187ns (33.830%)  route 0.366ns (66.170%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.594     1.538    game_data_path/ram_mode/driver/clk_IBUF_BUFG
    SLICE_X63Y50         FDRE                                         r  game_data_path/ram_mode/driver/FSM_sequential_D_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y50         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  game_data_path/ram_mode/driver/FSM_sequential_D_state_q_reg[0]/Q
                         net (fo=17, routed)          0.366     2.045    game_data_path/ram_mode/driver/D_state_q[0]
    SLICE_X62Y48         LUT4 (Prop_lut4_I1_O)        0.046     2.091 r  game_data_path/ram_mode/driver/D_pixel_address_ctr_q[5]_i_1/O
                         net (fo=1, routed)           0.000     2.091    game_data_path/ram_mode/driver/D_pixel_address_ctr_d0_in[5]
    SLICE_X62Y48         FDRE                                         r  game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.867     2.057    game_data_path/ram_mode/driver/clk_IBUF_BUFG
    SLICE_X62Y48         FDRE                                         r  game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[5]/C
                         clock pessimism             -0.246     1.811    
    SLICE_X62Y48         FDRE (Hold_fdre_C_D)         0.107     1.918    game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 game_data_path/game_regfile/D_bullet_y_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.511%)  route 0.127ns (40.489%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.594     1.538    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X61Y46         FDRE                                         r  game_data_path/game_regfile/D_bullet_y_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y46         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  game_data_path/game_regfile/D_bullet_y_q_reg[1]/Q
                         net (fo=3, routed)           0.127     1.805    game_data_path/game_regfile/M_game_regfile_player_bullet_y_out[1]
    SLICE_X60Y44         LUT4 (Prop_lut4_I0_O)        0.045     1.850 r  game_data_path/game_regfile/D_bullet_writer_pointer_q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.850    game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[7]_0[5]
    SLICE_X60Y44         FDRE                                         r  game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.864     2.054    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X60Y44         FDRE                                         r  game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[5]/C
                         clock pessimism             -0.500     1.554    
    SLICE_X60Y44         FDRE (Hold_fdre_C_D)         0.121     1.675    game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X57Y57   btn_cond_greenshoot/D_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X57Y59   btn_cond_greenshoot/D_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X57Y59   btn_cond_greenshoot/D_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X57Y60   btn_cond_greenshoot/D_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X57Y60   btn_cond_greenshoot/D_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X57Y57   btn_cond_greenshoot/D_ctr_q_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X57Y57   btn_cond_greenshoot/D_ctr_q_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X57Y57   btn_cond_greenshoot/D_ctr_q_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X57Y58   btn_cond_greenshoot/D_ctr_q_reg[4]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X64Y46   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X64Y46   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X64Y46   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X64Y46   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X64Y46   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X64Y46   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X64Y46   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X64Y46   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X64Y47   game_data_path/ram_mode/ram/ram/mem_reg_128_191_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X64Y47   game_data_path/ram_mode/ram/ram/mem_reg_128_191_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X64Y46   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X64Y46   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X64Y46   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X64Y46   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X64Y46   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X64Y46   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X64Y46   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X64Y46   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X64Y47   game_data_path/ram_mode/ram/ram/mem_reg_128_191_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X64Y47   game_data_path/ram_mode/ram/ram/mem_reg_128_191_0_2/RAMA/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_data_path/ram_mode/ram/D_fsm_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.340ns  (logic 4.593ns (49.179%)  route 4.747ns (50.821%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.638     5.222    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X63Y46         FDRE                                         r  game_data_path/ram_mode/ram/D_fsm_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.456     5.678 f  game_data_path/ram_mode/ram/D_fsm_q_reg[1]/Q
                         net (fo=78, routed)          1.091     6.770    game_data_path/ram_mode/ram/ram/Q[1]
    SLICE_X62Y47         LUT5 (Prop_lut5_I0_O)        0.154     6.924 r  game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2_i_28/O
                         net (fo=6, routed)           0.966     7.890    game_data_path/ram_mode/ram/ram/D_fsm_q_reg[1]
    SLICE_X65Y50         LUT6 (Prop_lut6_I5_O)        0.327     8.217 r  game_data_path/ram_mode/ram/ram/data_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.829     9.046    game_data_path/ram_mode/driver/data
    SLICE_X64Y51         LUT6 (Prop_lut6_I1_O)        0.124     9.170 r  game_data_path/ram_mode/driver/data_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.860    11.030    data_OBUF
    M1                   OBUF (Prop_obuf_I_O)         3.532    14.562 r  data_OBUF_inst/O
                         net (fo=0)                   0.000    14.562    data
    M1                                                                r  data (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_enemy_A_data_q_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.965ns  (logic 4.068ns (51.078%)  route 3.897ns (48.922%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.569     5.153    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X54Y40         FDRE                                         r  game_data_path/game_regfile/D_enemy_A_data_q_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y40         FDRE (Prop_fdre_C_Q)         0.518     5.671 r  game_data_path/game_regfile/D_enemy_A_data_q_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           3.897     9.568    lopt_4
    B4                   OBUF (Prop_obuf_I_O)         3.550    13.118 r  io_led[0][4]_INST_0/O
                         net (fo=0)                   0.000    13.118    io_led[0][4]
    B4                                                                r  io_led[0][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/ram_mode/ram/D_fsm_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.678ns  (logic 4.336ns (56.472%)  route 3.342ns (43.528%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.638     5.222    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X62Y46         FDRE                                         r  game_data_path/ram_mode/ram/D_fsm_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y46         FDRE (Prop_fdre_C_Q)         0.456     5.678 f  game_data_path/ram_mode/ram/D_fsm_q_reg[3]/Q
                         net (fo=109, routed)         1.079     6.757    game_data_path/ram_mode/ram/Q[2]
    SLICE_X63Y47         LUT4 (Prop_lut4_I0_O)        0.152     6.909 r  game_data_path/ram_mode/ram/io_led[2][1]_INST_0_i_1/O
                         net (fo=1, routed)           2.263     9.172    io_led[2]_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         3.728    12.900 r  io_led[2][1]_INST_0/O
                         net (fo=0)                   0.000    12.900    io_led[2][1]
    G1                                                                r  io_led[2][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_enemy_A_data_q_reg[14]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.656ns  (logic 3.959ns (51.706%)  route 3.698ns (48.294%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.571     5.155    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X55Y43         FDRE                                         r  game_data_path/game_regfile/D_enemy_A_data_q_reg[14]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y43         FDRE (Prop_fdre_C_Q)         0.456     5.611 r  game_data_path/game_regfile/D_enemy_A_data_q_reg[14]_lopt_replica/Q
                         net (fo=1, routed)           3.698     9.309    lopt_11
    E6                   OBUF (Prop_obuf_I_O)         3.503    12.812 r  io_led[1][6]_INST_0/O
                         net (fo=0)                   0.000    12.812    io_led[1][6]
    E6                                                                r  io_led[1][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/ram_mode/ram/D_fsm_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.509ns  (logic 4.105ns (54.663%)  route 3.404ns (45.337%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.638     5.222    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X63Y46         FDRE                                         r  game_data_path/ram_mode/ram/D_fsm_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.456     5.678 f  game_data_path/ram_mode/ram/D_fsm_q_reg[1]/Q
                         net (fo=78, routed)          1.091     6.770    game_data_path/ram_mode/ram/ram/Q[1]
    SLICE_X62Y47         LUT5 (Prop_lut5_I3_O)        0.124     6.894 r  game_data_path/ram_mode/ram/ram/io_led[2][0]_INST_0_i_1/O
                         net (fo=10, routed)          2.313     9.207    io_led[2]_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         3.525    12.732 r  io_led[2][0]_INST_0/O
                         net (fo=0)                   0.000    12.732    io_led[2][0]
    G2                                                                r  io_led[2][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_enemy_A_data_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.318ns  (logic 4.066ns (55.564%)  route 3.252ns (44.436%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.572     5.156    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X56Y47         FDRE                                         r  game_data_path/game_regfile/D_enemy_A_data_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y47         FDRE (Prop_fdre_C_Q)         0.518     5.674 r  game_data_path/game_regfile/D_enemy_A_data_q_reg[5]/Q
                         net (fo=3, routed)           3.252     8.926    io_led[0]_OBUF[5]
    A3                   OBUF (Prop_obuf_I_O)         3.548    12.474 r  io_led[0][5]_INST_0/O
                         net (fo=0)                   0.000    12.474    io_led[0][5]
    A3                                                                r  io_led[0][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_enemy_A_data_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.304ns  (logic 4.190ns (57.364%)  route 3.114ns (42.636%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.569     5.153    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X54Y40         FDRE                                         r  game_data_path/game_regfile/D_enemy_A_data_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y40         FDRE (Prop_fdre_C_Q)         0.478     5.631 r  game_data_path/game_regfile/D_enemy_A_data_q_reg[6]/Q
                         net (fo=3, routed)           3.114     8.746    io_led[0]_OBUF[6]
    F4                   OBUF (Prop_obuf_I_O)         3.712    12.458 r  io_led[0][6]_INST_0/O
                         net (fo=0)                   0.000    12.458    io_led[0][6]
    F4                                                                r  io_led[0][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_enemy_A_data_q_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.218ns  (logic 4.002ns (55.438%)  route 3.217ns (44.562%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.638     5.222    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  game_data_path/game_regfile/D_enemy_A_data_q_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.456     5.678 r  game_data_path/game_regfile/D_enemy_A_data_q_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           3.217     8.895    lopt
    B6                   OBUF (Prop_obuf_I_O)         3.546    12.441 r  io_led[0][0]_INST_0/O
                         net (fo=0)                   0.000    12.441    io_led[0][0]
    B6                                                                r  io_led[0][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_enemy_A_data_q_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.211ns  (logic 4.069ns (56.424%)  route 3.142ns (43.576%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.638     5.222    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X60Y49         FDRE                                         r  game_data_path/game_regfile/D_enemy_A_data_q_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.518     5.740 r  game_data_path/game_regfile/D_enemy_A_data_q_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.142     8.883    lopt_2
    A5                   OBUF (Prop_obuf_I_O)         3.551    12.434 r  io_led[0][2]_INST_0/O
                         net (fo=0)                   0.000    12.434    io_led[0][2]
    A5                                                                r  io_led[0][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_enemy_A_data_q_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.183ns  (logic 4.064ns (56.575%)  route 3.119ns (43.425%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.638     5.222    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X60Y49         FDRE                                         r  game_data_path/game_regfile/D_enemy_A_data_q_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.518     5.740 r  game_data_path/game_regfile/D_enemy_A_data_q_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           3.119     8.860    lopt_1
    B5                   OBUF (Prop_obuf_I_O)         3.546    12.405 r  io_led[0][1]_INST_0/O
                         net (fo=0)                   0.000    12.405    io_led[0][1]
    B5                                                                r  io_led[0][1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_data_path/game_regfile/D_enemy_A_data_q_reg[15]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.874ns  (logic 1.366ns (72.866%)  route 0.509ns (27.134%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.566     1.510    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X54Y46         FDRE                                         r  game_data_path/game_regfile/D_enemy_A_data_q_reg[15]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y46         FDRE (Prop_fdre_C_Q)         0.164     1.674 r  game_data_path/game_regfile/D_enemy_A_data_q_reg[15]_lopt_replica/Q
                         net (fo=1, routed)           0.509     2.182    lopt_12
    K5                   OBUF (Prop_obuf_I_O)         1.202     3.384 r  io_led[1][7]_INST_0/O
                         net (fo=0)                   0.000     3.384    io_led[1][7]
    K5                                                                r  io_led[1][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_enemy_A_data_q_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.018ns  (logic 1.414ns (70.075%)  route 0.604ns (29.925%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.595     1.539    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X60Y48         FDRE                                         r  game_data_path/game_regfile/D_enemy_A_data_q_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDRE (Prop_fdre_C_Q)         0.164     1.703 r  game_data_path/game_regfile/D_enemy_A_data_q_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           0.604     2.306    lopt_6
    E1                   OBUF (Prop_obuf_I_O)         1.250     3.556 r  io_led[1][1]_INST_0/O
                         net (fo=0)                   0.000     3.556    io_led[1][1]
    E1                                                                r  io_led[1][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/ram_mode/driver/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.053ns  (logic 1.479ns (72.033%)  route 0.574ns (27.967%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.594     1.538    game_data_path/ram_mode/driver/clk_IBUF_BUFG
    SLICE_X64Y51         FDRE                                         r  game_data_path/ram_mode/driver/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y51         FDRE (Prop_fdre_C_Q)         0.148     1.686 f  game_data_path/ram_mode/driver/D_ctr_q_reg[6]/Q
                         net (fo=4, routed)           0.154     1.839    game_data_path/ram_mode/driver/D_ctr_q[6]
    SLICE_X64Y51         LUT6 (Prop_lut6_I4_O)        0.098     1.937 r  game_data_path/ram_mode/driver/data_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.421     2.358    data_OBUF
    M1                   OBUF (Prop_obuf_I_O)         1.233     3.591 r  data_OBUF_inst/O
                         net (fo=0)                   0.000     3.591    data
    M1                                                                r  data (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_enemy_A_data_q_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 1.412ns (68.135%)  route 0.660ns (31.865%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.595     1.539    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X60Y48         FDRE                                         r  game_data_path/game_regfile/D_enemy_A_data_q_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDRE (Prop_fdre_C_Q)         0.164     1.703 r  game_data_path/game_regfile/D_enemy_A_data_q_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           0.660     2.363    lopt_5
    F2                   OBUF (Prop_obuf_I_O)         1.248     3.611 r  io_led[1][0]_INST_0/O
                         net (fo=0)                   0.000     3.611    io_led[1][0]
    F2                                                                r  io_led[1][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_enemy_A_data_q_reg[12]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.122ns  (logic 1.409ns (66.400%)  route 0.713ns (33.600%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.595     1.539    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X60Y49         FDRE                                         r  game_data_path/game_regfile/D_enemy_A_data_q_reg[12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.164     1.703 r  game_data_path/game_regfile/D_enemy_A_data_q_reg[12]_lopt_replica/Q
                         net (fo=1, routed)           0.713     2.416    lopt_9
    E2                   OBUF (Prop_obuf_I_O)         1.245     3.660 r  io_led[1][4]_INST_0/O
                         net (fo=0)                   0.000     3.660    io_led[1][4]
    E2                                                                r  io_led[1][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/ram_mode/ram/D_fsm_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.208ns  (logic 1.478ns (66.924%)  route 0.730ns (33.076%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.596     1.540    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X62Y47         FDRE                                         r  game_data_path/ram_mode/ram/D_fsm_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y47         FDRE (Prop_fdre_C_Q)         0.141     1.681 f  game_data_path/ram_mode/ram/D_fsm_q_reg[2]/Q
                         net (fo=54, routed)          0.144     1.825    game_data_path/ram_mode/ram/D_fsm_q[2]
    SLICE_X63Y47         LUT4 (Prop_lut4_I2_O)        0.048     1.873 r  game_data_path/ram_mode/ram/io_led[2][1]_INST_0_i_1/O
                         net (fo=1, routed)           0.586     2.459    io_led[2]_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.289     3.748 r  io_led[2][1]_INST_0/O
                         net (fo=0)                   0.000     3.748    io_led[2][1]
    G1                                                                r  io_led[2][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_enemy_A_data_q_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.259ns  (logic 1.391ns (61.591%)  route 0.868ns (38.409%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.595     1.539    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  game_data_path/game_regfile/D_enemy_A_data_q_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  game_data_path/game_regfile/D_enemy_A_data_q_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           0.868     2.547    lopt_7
    B2                   OBUF (Prop_obuf_I_O)         1.250     3.798 r  io_led[1][2]_INST_0/O
                         net (fo=0)                   0.000     3.798    io_led[1][2]
    B2                                                                r  io_led[1][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_enemy_A_data_q_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.266ns  (logic 1.400ns (61.783%)  route 0.866ns (38.217%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.595     1.539    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  game_data_path/game_regfile/D_enemy_A_data_q_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  game_data_path/game_regfile/D_enemy_A_data_q_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           0.866     2.546    lopt_8
    A2                   OBUF (Prop_obuf_I_O)         1.259     3.805 r  io_led[1][3]_INST_0/O
                         net (fo=0)                   0.000     3.805    io_led[1][3]
    A2                                                                r  io_led[1][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_enemy_A_data_q_reg[13]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.305ns  (logic 1.418ns (61.528%)  route 0.887ns (38.472%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.566     1.510    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X54Y46         FDRE                                         r  game_data_path/game_regfile/D_enemy_A_data_q_reg[13]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y46         FDRE (Prop_fdre_C_Q)         0.164     1.674 r  game_data_path/game_regfile/D_enemy_A_data_q_reg[13]_lopt_replica/Q
                         net (fo=1, routed)           0.887     2.560    lopt_10
    D1                   OBUF (Prop_obuf_I_O)         1.254     3.814 r  io_led[1][5]_INST_0/O
                         net (fo=0)                   0.000     3.814    io_led[1][5]
    D1                                                                r  io_led[1][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_enemy_A_data_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.326ns  (logic 1.414ns (60.787%)  route 0.912ns (39.213%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.595     1.539    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X60Y49         FDRE                                         r  game_data_path/game_regfile/D_enemy_A_data_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.164     1.703 r  game_data_path/game_regfile/D_enemy_A_data_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.912     2.615    lopt_3
    A4                   OBUF (Prop_obuf_I_O)         1.250     3.865 r  io_led[0][3]_INST_0/O
                         net (fo=0)                   0.000     3.865    io_led[0][3]
    A4                                                                r  io_led[0][3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.981ns  (logic 1.634ns (23.403%)  route 5.347ns (76.597%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.124     5.633    reset_cond/rst_n_IBUF
    SLICE_X54Y51         LUT1 (Prop_lut1_I0_O)        0.124     5.757 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.224     6.981    reset_cond/M_reset_cond_in
    SLICE_X58Y57         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y57         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.981ns  (logic 1.634ns (23.403%)  route 5.347ns (76.597%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.124     5.633    reset_cond/rst_n_IBUF
    SLICE_X54Y51         LUT1 (Prop_lut1_I0_O)        0.124     5.757 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.224     6.981    reset_cond/M_reset_cond_in
    SLICE_X58Y57         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y57         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.402ns  (logic 1.634ns (25.522%)  route 4.768ns (74.478%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.124     5.633    reset_cond/rst_n_IBUF
    SLICE_X54Y51         LUT1 (Prop_lut1_I0_O)        0.124     5.757 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.644     6.402    reset_cond/M_reset_cond_in
    SLICE_X57Y52         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.444     4.848    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y52         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.296ns  (logic 1.634ns (25.951%)  route 4.662ns (74.049%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.124     5.633    reset_cond/rst_n_IBUF
    SLICE_X54Y51         LUT1 (Prop_lut1_I0_O)        0.124     5.757 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.539     6.296    reset_cond/M_reset_cond_in
    SLICE_X54Y51         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.443     4.847    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y51         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 io_button[4]
                            (input port)
  Destination:            btn_cond_right/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.002ns  (logic 1.529ns (30.568%)  route 3.473ns (69.432%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 r  io_button[4] (IN)
                         net (fo=0)                   0.000     0.000    io_button[4]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 r  io_button_IBUF[4]_inst/O
                         net (fo=1, routed)           3.473     5.002    btn_cond_right/sync/D[0]
    SLICE_X54Y54         FDRE                                         r  btn_cond_right/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.442     4.846    btn_cond_right/sync/clk_IBUF_BUFG
    SLICE_X54Y54         FDRE                                         r  btn_cond_right/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[3]
                            (input port)
  Destination:            btn_cond_left/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.519ns  (logic 1.502ns (42.681%)  route 2.017ns (57.319%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  io_button[3] (IN)
                         net (fo=0)                   0.000     0.000    io_button[3]
    B7                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  io_button_IBUF[3]_inst/O
                         net (fo=1, routed)           2.017     3.519    btn_cond_left/sync/D[0]
    SLICE_X62Y64         FDRE                                         r  btn_cond_left/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.504     4.908    btn_cond_left/sync/clk_IBUF_BUFG
    SLICE_X62Y64         FDRE                                         r  btn_cond_left/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            btn_cond_start_btn/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.417ns  (logic 1.501ns (43.924%)  route 1.916ns (56.076%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[2]_inst/O
                         net (fo=1, routed)           1.916     3.417    btn_cond_start_btn/sync/D[0]
    SLICE_X62Y64         FDRE                                         r  btn_cond_start_btn/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.504     4.908    btn_cond_start_btn/sync/clk_IBUF_BUFG
    SLICE_X62Y64         FDRE                                         r  btn_cond_start_btn/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            btn_cond_redshoot/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.395ns  (logic 1.489ns (43.856%)  route 1.906ns (56.144%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  io_button_IBUF[1]_inst/O
                         net (fo=1, routed)           1.906     3.395    btn_cond_redshoot/sync/D[0]
    SLICE_X58Y65         FDRE                                         r  btn_cond_redshoot/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.502     4.906    btn_cond_redshoot/sync/clk_IBUF_BUFG
    SLICE_X58Y65         FDRE                                         r  btn_cond_redshoot/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            btn_cond_greenshoot/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.261ns  (logic 1.492ns (45.758%)  route 1.769ns (54.242%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         1.492     1.492 r  io_button_IBUF[0]_inst/O
                         net (fo=1, routed)           1.769     3.261    btn_cond_greenshoot/sync/D[0]
    SLICE_X58Y65         FDRE                                         r  btn_cond_greenshoot/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.502     4.906    btn_cond_greenshoot/sync/clk_IBUF_BUFG
    SLICE_X58Y65         FDRE                                         r  btn_cond_greenshoot/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            btn_cond_greenshoot/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.994ns  (logic 0.260ns (26.152%)  route 0.734ns (73.848%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_button_IBUF[0]_inst/O
                         net (fo=1, routed)           0.734     0.994    btn_cond_greenshoot/sync/D[0]
    SLICE_X58Y65         FDRE                                         r  btn_cond_greenshoot/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.855     2.045    btn_cond_greenshoot/sync/clk_IBUF_BUFG
    SLICE_X58Y65         FDRE                                         r  btn_cond_greenshoot/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            btn_cond_redshoot/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.026ns  (logic 0.257ns (25.021%)  route 0.769ns (74.979%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[1]_inst/O
                         net (fo=1, routed)           0.769     1.026    btn_cond_redshoot/sync/D[0]
    SLICE_X58Y65         FDRE                                         r  btn_cond_redshoot/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.855     2.045    btn_cond_redshoot/sync/clk_IBUF_BUFG
    SLICE_X58Y65         FDRE                                         r  btn_cond_redshoot/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            btn_cond_start_btn/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.033ns  (logic 0.268ns (25.973%)  route 0.765ns (74.027%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  io_button_IBUF[2]_inst/O
                         net (fo=1, routed)           0.765     1.033    btn_cond_start_btn/sync/D[0]
    SLICE_X62Y64         FDRE                                         r  btn_cond_start_btn/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.858     2.048    btn_cond_start_btn/sync/clk_IBUF_BUFG
    SLICE_X62Y64         FDRE                                         r  btn_cond_start_btn/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[3]
                            (input port)
  Destination:            btn_cond_left/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.116ns  (logic 0.270ns (24.163%)  route 0.846ns (75.837%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  io_button[3] (IN)
                         net (fo=0)                   0.000     0.000    io_button[3]
    B7                   IBUF (Prop_ibuf_I_O)         0.270     0.270 r  io_button_IBUF[3]_inst/O
                         net (fo=1, routed)           0.846     1.116    btn_cond_left/sync/D[0]
    SLICE_X62Y64         FDRE                                         r  btn_cond_left/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.858     2.048    btn_cond_left/sync/clk_IBUF_BUFG
    SLICE_X62Y64         FDRE                                         r  btn_cond_left/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[4]
                            (input port)
  Destination:            btn_cond_right/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.899ns  (logic 0.296ns (15.605%)  route 1.603ns (84.395%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 r  io_button[4] (IN)
                         net (fo=0)                   0.000     0.000    io_button[4]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  io_button_IBUF[4]_inst/O
                         net (fo=1, routed)           1.603     1.899    btn_cond_right/sync/D[0]
    SLICE_X54Y54         FDRE                                         r  btn_cond_right/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.834     2.024    btn_cond_right/sync/clk_IBUF_BUFG
    SLICE_X54Y54         FDRE                                         r  btn_cond_right/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.370ns  (logic 0.322ns (13.606%)  route 2.047ns (86.394%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.864     2.141    reset_cond/rst_n_IBUF
    SLICE_X54Y51         LUT1 (Prop_lut1_I0_O)        0.045     2.186 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.184     2.370    reset_cond/M_reset_cond_in
    SLICE_X54Y51         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.835     2.025    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y51         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.431ns  (logic 0.322ns (13.260%)  route 2.109ns (86.740%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.864     2.141    reset_cond/rst_n_IBUF
    SLICE_X54Y51         LUT1 (Prop_lut1_I0_O)        0.045     2.186 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.245     2.431    reset_cond/M_reset_cond_in
    SLICE_X57Y52         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.835     2.025    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y52         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.718ns  (logic 0.322ns (11.863%)  route 2.395ns (88.137%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.864     2.141    reset_cond/rst_n_IBUF
    SLICE_X54Y51         LUT1 (Prop_lut1_I0_O)        0.045     2.186 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.532     2.718    reset_cond/M_reset_cond_in
    SLICE_X58Y57         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.860     2.050    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y57         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.718ns  (logic 0.322ns (11.863%)  route 2.395ns (88.137%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.864     2.141    reset_cond/rst_n_IBUF
    SLICE_X54Y51         LUT1 (Prop_lut1_I0_O)        0.045     2.186 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.532     2.718    reset_cond/M_reset_cond_in
    SLICE_X58Y57         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.860     2.050    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y57         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C





