{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1359062487451 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1359062487451 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 24 19:21:27 2013 " "Processing started: Thu Jan 24 19:21:27 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1359062487451 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1359062487451 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clk_converter -c clk_converter " "Command: quartus_map --read_settings_files=on --write_settings_files=off clk_converter -c clk_converter" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1359062487451 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1359062488138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_converter_60hz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_converter_60hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_converter_60hz-behaviour_clk_converter " "Found design unit 1: clk_converter_60hz-behaviour_clk_converter" {  } { { "clk_converter_60hz.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/clk_converter/clk_converter_60hz.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1359062489232 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_converter_60hz " "Found entity 1: clk_converter_60hz" {  } { { "clk_converter_60hz.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/clk_converter/clk_converter_60hz.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1359062489232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1359062489232 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "clk_converter_60hz " "Elaborating entity \"clk_converter_60hz\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1359062489357 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clock_tmp clk_converter_60hz.vhd(28) " "VHDL Process Statement warning at clk_converter_60hz.vhd(28): signal \"clock_tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clk_converter_60hz.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/clk_converter/clk_converter_60hz.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359062489357 "|clk_converter_60hz"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clock_tmp clk_converter_60hz.vhd(32) " "VHDL Process Statement warning at clk_converter_60hz.vhd(32): signal \"clock_tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clk_converter_60hz.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/clk_converter/clk_converter_60hz.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359062489357 "|clk_converter_60hz"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clock_tmp clk_converter_60hz.vhd(22) " "VHDL Process Statement warning at clk_converter_60hz.vhd(22): inferring latch(es) for signal or variable \"clock_tmp\", which holds its previous value in one or more paths through the process" {  } { { "clk_converter_60hz.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/clk_converter/clk_converter_60hz.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1359062489357 "|clk_converter_60hz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clock_tmp clk_converter_60hz.vhd(22) " "Inferred latch for \"clock_tmp\" at clk_converter_60hz.vhd(22)" {  } { { "clk_converter_60hz.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/clk_converter/clk_converter_60hz.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359062489357 "|clk_converter_60hz"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1359062491888 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1359062492779 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1359062492779 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "start " "No output dependent on input pin \"start\"" {  } { { "clk_converter_60hz.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/clk_converter/clk_converter_60hz.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1359062492919 "|clk_converter_60hz|start"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pause " "No output dependent on input pin \"pause\"" {  } { { "clk_converter_60hz.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/clk_converter/clk_converter_60hz.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1359062492919 "|clk_converter_60hz|pause"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "clk_converter_60hz.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/clk_converter/clk_converter_60hz.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1359062492919 "|clk_converter_60hz|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "clk_converter_60hz.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/clk_converter/clk_converter_60hz.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1359062492919 "|clk_converter_60hz|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1359062492919 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "51 " "Implemented 51 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1359062492935 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1359062492935 ""} { "Info" "ICUT_CUT_TM_LCELLS" "46 " "Implemented 46 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1359062492935 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1359062492935 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "318 " "Peak virtual memory: 318 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1359062492966 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 24 19:21:32 2013 " "Processing ended: Thu Jan 24 19:21:32 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1359062492966 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1359062492966 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1359062492966 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1359062492966 ""}
