//
// Module mopshub_lib.elink_proc_in.struct
//
// Created:
//          by - dcs.dcs (chipdev2.physik.uni-wuppertal.de)
//          at - 16:06:58 01/13/22
//
// Generated by Mentor Graphics' HDL Designer(TM) 2019.4 (Build 4)
//

`resetall
`timescale 1ns/10ps
module elink_proc_in( 
   // Port Declarations
   input   wire    [1:0]  EDATA_IN, 
   input   wire    [7:0]  Kchar_comma, 
   input   wire    [7:0]  Kchar_eop, 
   input   wire    [7:0]  Kchar_sop, 
   input   wire           clk, 
   input   wire           enc_stream, 
   input   wire           rst, 
   output  wire    [1:0]  ISK, 
   output  wire    [7:0]  data_out, 
   output  wire           data_rdy
);


// Internal Declarations


// Local declarations

// Internal signal declarations
wire  [1:0] ISK_8b10b;
wire        data_8b10b_rdy;
wire  [7:0] data_direct_out;
wire        data_direct_rdy;
wire  [7:0] dec_data_out;


// Instances 
elink_proc_in_dec8b10b elink_proc_in_dec8b10b0( 
   .DATA_IN     (EDATA_IN), 
   .clk         (clk), 
   .ISK         (ISK_8b10b), 
   .rst         (rst), 
   .dec8b_data  (dec_data_out), 
   .dec8b_rdy   (data_8b10b_rdy), 
   .Kchar_comma (Kchar_comma), 
   .Kchar_eop   (Kchar_eop), 
   .Kchar_sop   (Kchar_sop)
); 

elink_proc_in_direct elink_proc_in_direct0( 
   .DATA_IN         (EDATA_IN), 
   .clk             (clk), 
   .rst             (rst), 
   .data_direct_out (data_direct_out), 
   .data_direct_rdy (data_direct_rdy)
); 

// HDL Embedded Text Block 10 eb10
// HDL Embedded Text Block 8 enc_doutrdy
// enc_doutrdy 8  
assign data_out = (enc_stream ==1) ? dec_data_out   : data_direct_out;
assign data_rdy = (enc_stream ==1) ? data_8b10b_rdy : data_direct_rdy;
assign ISK = (enc_stream ==1) ? ISK_8b10b : 2'b00 ;








endmodule // elink_proc_in

