timestamp 1638571184
version 8.2
tech scmos
style TSMC0.18um(tsmc18)from:t11b
scale 1000 1 9
resistclasses 6700 7500 929000 929000 1 7700 7700 80 80 80 70 70 40
use 2and 2and_0 1 0 5 0 1 35
use 2and 2and_1 1 0 4 0 1 -41
use 2or 2or_0 1 0 116 0 1 25
node "m5_n1_n2#" 1 905.474 -1 -2 v5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 128 64 684 224
node "m1_71_n76#" 3 518.472 71 -76 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 677 304 0 0 0 0 0 0 0 0 0 0
node "m1_n2_n57#" 0 60.2976 -2 -57 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64 40 0 0 0 0 0 0 0 0 0 0
node "m1_n2_n48#" 0 60.2976 -2 -48 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64 40 0 0 0 0 0 0 0 0 0 0
node "OUTPUT" 0 70.1004 153 13 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 76 46 0 0 0 0 0 0 0 0 0 0
node "OUT1" 2 295.565 72 -48 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 352 184 0 0 0 0 0 0 0 0 0 0
node "m1_n4_19#" 0 60.2976 -4 19 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64 40 0 0 0 0 0 0 0 0 0 0
node "m1_75_28#" 1 125.65 75 28 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 144 80 0 0 0 0 0 0 0 0 0 0
node "m1_n3_28#" 0 60.2976 -3 28 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64 40 0 0 0 0 0 0 0 0 0 0
node "m1_n13_n15#" 4 799.881 -13 -15 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1073 460 0 0 0 0 0 0 0 0 0 0
cap "m1_n2_n57#" "m1_n2_n48#" 131.962
cap "m1_n13_n15#" "m1_n4_19#" 32.9904
cap "m1_n13_n15#" "m5_n1_n2#" 94.392
cap "m1_n13_n15#" "m1_n3_28#" 27.492
cap "m1_75_28#" "OUT1" 151.206
cap "m1_n3_28#" "m1_n4_19#" 123.714
subcap "m1_71_n76#" -201.648
subcap "OUT1" -210.232
subcap "m1_75_28#" -120.644
subcap "m1_n3_28#" -9.496
cap "m5_n1_n2#" "2and_0/GND" 29.4003
cap "m5_n1_n2#" "2and_1/GND" 29.9106
cap "2and_1/B" "2and_1/A" -123.714
cap "2and_0/B" "2and_0/A" -49.4856
cap "2or_0/B" "2or_0/A" -27.492
subcap "m1_75_28#" -24.354
cap "2and_0/A" "2and_0/B" -49.4856
merge "2and_1/A" "m1_n2_n48#" -57.03 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -60 -38 0 0 0 0 0 0 0 0 0 0
merge "2and_0/B" "m1_n4_19#" -43.4364 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -36 -32 0 0 0 0 0 0 0 0 0 0
merge "2or_0/VDD" "2and_0/VDD" -245.317 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -231 -172 0 0 0 0 0 0 0 0 0 0
merge "2and_0/VDD" "2and_1/VDD"
merge "2and_1/VDD" "m1_n13_n15#"
merge "2or_0/GND" "2and_1/GND" -30.0501 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19 -24 0 0 0 0 0 0 0 0 0 0
merge "2and_1/GND" "m1_71_n76#"
merge "2or_0/B" "2and_1/OUT" -32.37 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -20 -26 0 0 0 0 0 0 0 0 0 0
merge "2and_1/OUT" "OUT1"
merge "2or_0/A" "2and_0/OUT" -23.3076 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4 -22 0 0 0 0 0 0 0 0 0 0
merge "2and_0/OUT" "m1_75_28#"
merge "2and_0/A" "m1_n3_28#" -34.068 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -34 0 0 0 0 0 0 0 0 0 0
merge "2and_1/B" "m1_n2_n57#" -57.03 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -60 -38 0 0 0 0 0 0 0 0 0 0
merge "2or_0/OUT" "OUTPUT" -20.6916 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36 -32 0 0 0 0 0 0 0 0 0 0
