// Seed: 2333653391
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_10;
  tri  id_11;
  wor  id_12;
  assign module_1.id_3 = 0;
  id_13(
      .id_0(1),
      .id_1(id_6 * id_11 - (id_12)),
      .id_2(1'd0),
      .id_3(id_3),
      .id_4(1),
      .id_5(id_1),
      .id_6(id_6),
      .id_7(id_12)
  );
endmodule
module module_1 (
    input  wor  id_0,
    output wor  id_1,
    input  tri1 id_2,
    input  tri0 id_3
);
  assign id_1 = 1'd0;
  assign id_1 = ~id_2;
  genvar id_5;
  assign id_1 = 1;
  assign id_1 = id_2;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
  wire id_6;
endmodule
