
projet-f103.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b278  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008e0  0800b388  0800b388  0000c388  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800bc68  0800bc68  0000cc68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000008  0800bc70  0800bc70  0000cc70  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800bc78  0800bc78  0000cc78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000006d0  20000000  0800bc7c  0000d000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000008a0  200006d0  0800c34c  0000d6d0  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20000f70  0800c34c  0000df70  2**0
                  ALLOC
  9 .ARM.attributes 00000029  00000000  00000000  0000d6d0  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000cf26  00000000  00000000  0000d6f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00002f59  00000000  00000000  0001a61f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000f30  00000000  00000000  0001d578  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000b6c  00000000  00000000  0001e4a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00017444  00000000  00000000  0001f014  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00011b55  00000000  00000000  00036458  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0008181d  00000000  00000000  00047fad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  000c97ca  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00005350  00000000  00000000  000c9810  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 000000a6  00000000  00000000  000ceb60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200006d0 	.word	0x200006d0
 800012c:	00000000 	.word	0x00000000
 8000130:	0800b370 	.word	0x0800b370

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200006d4 	.word	0x200006d4
 800014c:	0800b370 	.word	0x0800b370
 8000150:	0800bc7c 	.word	0x0800bc7c
 8000154:	20000000 	.word	0x20000000
 8000158:	200006d0 	.word	0x200006d0
 800015c:	200006d0 	.word	0x200006d0
 8000160:	20000f70 	.word	0x20000f70

08000164 <Delay_us>:
	.set LOOP_ITERATION_FOR_1US, 11
.section .text
.global Delay_us
Delay_us:
	/*R0 : duration in us*/
	LDR R1,=LOOP_ITERATION_FOR_1US
 8000164:	f04f 010b 	mov.w	r1, #11
	MUL R2, R0, R1	/*R2 : nb iteration*/
 8000168:	fb00 f201 	mul.w	r2, r0, r1

0800016c <delay_us_loop>:
	delay_us_loop:
		SUBS R2, #1
 800016c:	3a01      	subs	r2, #1
		BNE delay_us_loop
 800016e:	d1fd      	bne.n	800016c <delay_us_loop>
	BX LR
 8000170:	4770      	bx	lr

08000172 <strlen>:
 8000172:	4603      	mov	r3, r0
 8000174:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000178:	2a00      	cmp	r2, #0
 800017a:	d1fb      	bne.n	8000174 <strlen+0x2>
 800017c:	1a18      	subs	r0, r3, r0
 800017e:	3801      	subs	r0, #1
 8000180:	4770      	bx	lr
	...

08000184 <__aeabi_drsub>:
 8000184:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000188:	e002      	b.n	8000190 <__adddf3>
 800018a:	bf00      	nop

0800018c <__aeabi_dsub>:
 800018c:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000190 <__adddf3>:
 8000190:	b530      	push	{r4, r5, lr}
 8000192:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000196:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800019a:	ea94 0f05 	teq	r4, r5
 800019e:	bf08      	it	eq
 80001a0:	ea90 0f02 	teqeq	r0, r2
 80001a4:	bf1f      	itttt	ne
 80001a6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001aa:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001ae:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001b2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001b6:	f000 80e2 	beq.w	800037e <__adddf3+0x1ee>
 80001ba:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001be:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001c2:	bfb8      	it	lt
 80001c4:	426d      	neglt	r5, r5
 80001c6:	dd0c      	ble.n	80001e2 <__adddf3+0x52>
 80001c8:	442c      	add	r4, r5
 80001ca:	ea80 0202 	eor.w	r2, r0, r2
 80001ce:	ea81 0303 	eor.w	r3, r1, r3
 80001d2:	ea82 0000 	eor.w	r0, r2, r0
 80001d6:	ea83 0101 	eor.w	r1, r3, r1
 80001da:	ea80 0202 	eor.w	r2, r0, r2
 80001de:	ea81 0303 	eor.w	r3, r1, r3
 80001e2:	2d36      	cmp	r5, #54	@ 0x36
 80001e4:	bf88      	it	hi
 80001e6:	bd30      	pophi	{r4, r5, pc}
 80001e8:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001ec:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001f0:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001f4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001f8:	d002      	beq.n	8000200 <__adddf3+0x70>
 80001fa:	4240      	negs	r0, r0
 80001fc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000200:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000204:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000208:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800020c:	d002      	beq.n	8000214 <__adddf3+0x84>
 800020e:	4252      	negs	r2, r2
 8000210:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000214:	ea94 0f05 	teq	r4, r5
 8000218:	f000 80a7 	beq.w	800036a <__adddf3+0x1da>
 800021c:	f1a4 0401 	sub.w	r4, r4, #1
 8000220:	f1d5 0e20 	rsbs	lr, r5, #32
 8000224:	db0d      	blt.n	8000242 <__adddf3+0xb2>
 8000226:	fa02 fc0e 	lsl.w	ip, r2, lr
 800022a:	fa22 f205 	lsr.w	r2, r2, r5
 800022e:	1880      	adds	r0, r0, r2
 8000230:	f141 0100 	adc.w	r1, r1, #0
 8000234:	fa03 f20e 	lsl.w	r2, r3, lr
 8000238:	1880      	adds	r0, r0, r2
 800023a:	fa43 f305 	asr.w	r3, r3, r5
 800023e:	4159      	adcs	r1, r3
 8000240:	e00e      	b.n	8000260 <__adddf3+0xd0>
 8000242:	f1a5 0520 	sub.w	r5, r5, #32
 8000246:	f10e 0e20 	add.w	lr, lr, #32
 800024a:	2a01      	cmp	r2, #1
 800024c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000250:	bf28      	it	cs
 8000252:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000256:	fa43 f305 	asr.w	r3, r3, r5
 800025a:	18c0      	adds	r0, r0, r3
 800025c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000260:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000264:	d507      	bpl.n	8000276 <__adddf3+0xe6>
 8000266:	f04f 0e00 	mov.w	lr, #0
 800026a:	f1dc 0c00 	rsbs	ip, ip, #0
 800026e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000272:	eb6e 0101 	sbc.w	r1, lr, r1
 8000276:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800027a:	d31b      	bcc.n	80002b4 <__adddf3+0x124>
 800027c:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000280:	d30c      	bcc.n	800029c <__adddf3+0x10c>
 8000282:	0849      	lsrs	r1, r1, #1
 8000284:	ea5f 0030 	movs.w	r0, r0, rrx
 8000288:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800028c:	f104 0401 	add.w	r4, r4, #1
 8000290:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000294:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000298:	f080 809a 	bcs.w	80003d0 <__adddf3+0x240>
 800029c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002a0:	bf08      	it	eq
 80002a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002a6:	f150 0000 	adcs.w	r0, r0, #0
 80002aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002ae:	ea41 0105 	orr.w	r1, r1, r5
 80002b2:	bd30      	pop	{r4, r5, pc}
 80002b4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002b8:	4140      	adcs	r0, r0
 80002ba:	eb41 0101 	adc.w	r1, r1, r1
 80002be:	3c01      	subs	r4, #1
 80002c0:	bf28      	it	cs
 80002c2:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002c6:	d2e9      	bcs.n	800029c <__adddf3+0x10c>
 80002c8:	f091 0f00 	teq	r1, #0
 80002cc:	bf04      	itt	eq
 80002ce:	4601      	moveq	r1, r0
 80002d0:	2000      	moveq	r0, #0
 80002d2:	fab1 f381 	clz	r3, r1
 80002d6:	bf08      	it	eq
 80002d8:	3320      	addeq	r3, #32
 80002da:	f1a3 030b 	sub.w	r3, r3, #11
 80002de:	f1b3 0220 	subs.w	r2, r3, #32
 80002e2:	da0c      	bge.n	80002fe <__adddf3+0x16e>
 80002e4:	320c      	adds	r2, #12
 80002e6:	dd08      	ble.n	80002fa <__adddf3+0x16a>
 80002e8:	f102 0c14 	add.w	ip, r2, #20
 80002ec:	f1c2 020c 	rsb	r2, r2, #12
 80002f0:	fa01 f00c 	lsl.w	r0, r1, ip
 80002f4:	fa21 f102 	lsr.w	r1, r1, r2
 80002f8:	e00c      	b.n	8000314 <__adddf3+0x184>
 80002fa:	f102 0214 	add.w	r2, r2, #20
 80002fe:	bfd8      	it	le
 8000300:	f1c2 0c20 	rsble	ip, r2, #32
 8000304:	fa01 f102 	lsl.w	r1, r1, r2
 8000308:	fa20 fc0c 	lsr.w	ip, r0, ip
 800030c:	bfdc      	itt	le
 800030e:	ea41 010c 	orrle.w	r1, r1, ip
 8000312:	4090      	lslle	r0, r2
 8000314:	1ae4      	subs	r4, r4, r3
 8000316:	bfa2      	ittt	ge
 8000318:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800031c:	4329      	orrge	r1, r5
 800031e:	bd30      	popge	{r4, r5, pc}
 8000320:	ea6f 0404 	mvn.w	r4, r4
 8000324:	3c1f      	subs	r4, #31
 8000326:	da1c      	bge.n	8000362 <__adddf3+0x1d2>
 8000328:	340c      	adds	r4, #12
 800032a:	dc0e      	bgt.n	800034a <__adddf3+0x1ba>
 800032c:	f104 0414 	add.w	r4, r4, #20
 8000330:	f1c4 0220 	rsb	r2, r4, #32
 8000334:	fa20 f004 	lsr.w	r0, r0, r4
 8000338:	fa01 f302 	lsl.w	r3, r1, r2
 800033c:	ea40 0003 	orr.w	r0, r0, r3
 8000340:	fa21 f304 	lsr.w	r3, r1, r4
 8000344:	ea45 0103 	orr.w	r1, r5, r3
 8000348:	bd30      	pop	{r4, r5, pc}
 800034a:	f1c4 040c 	rsb	r4, r4, #12
 800034e:	f1c4 0220 	rsb	r2, r4, #32
 8000352:	fa20 f002 	lsr.w	r0, r0, r2
 8000356:	fa01 f304 	lsl.w	r3, r1, r4
 800035a:	ea40 0003 	orr.w	r0, r0, r3
 800035e:	4629      	mov	r1, r5
 8000360:	bd30      	pop	{r4, r5, pc}
 8000362:	fa21 f004 	lsr.w	r0, r1, r4
 8000366:	4629      	mov	r1, r5
 8000368:	bd30      	pop	{r4, r5, pc}
 800036a:	f094 0f00 	teq	r4, #0
 800036e:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000372:	bf06      	itte	eq
 8000374:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000378:	3401      	addeq	r4, #1
 800037a:	3d01      	subne	r5, #1
 800037c:	e74e      	b.n	800021c <__adddf3+0x8c>
 800037e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000382:	bf18      	it	ne
 8000384:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000388:	d029      	beq.n	80003de <__adddf3+0x24e>
 800038a:	ea94 0f05 	teq	r4, r5
 800038e:	bf08      	it	eq
 8000390:	ea90 0f02 	teqeq	r0, r2
 8000394:	d005      	beq.n	80003a2 <__adddf3+0x212>
 8000396:	ea54 0c00 	orrs.w	ip, r4, r0
 800039a:	bf04      	itt	eq
 800039c:	4619      	moveq	r1, r3
 800039e:	4610      	moveq	r0, r2
 80003a0:	bd30      	pop	{r4, r5, pc}
 80003a2:	ea91 0f03 	teq	r1, r3
 80003a6:	bf1e      	ittt	ne
 80003a8:	2100      	movne	r1, #0
 80003aa:	2000      	movne	r0, #0
 80003ac:	bd30      	popne	{r4, r5, pc}
 80003ae:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003b2:	d105      	bne.n	80003c0 <__adddf3+0x230>
 80003b4:	0040      	lsls	r0, r0, #1
 80003b6:	4149      	adcs	r1, r1
 80003b8:	bf28      	it	cs
 80003ba:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003c4:	bf3c      	itt	cc
 80003c6:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003ca:	bd30      	popcc	{r4, r5, pc}
 80003cc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003d0:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003d4:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003d8:	f04f 0000 	mov.w	r0, #0
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003e2:	bf1a      	itte	ne
 80003e4:	4619      	movne	r1, r3
 80003e6:	4610      	movne	r0, r2
 80003e8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003ec:	bf1c      	itt	ne
 80003ee:	460b      	movne	r3, r1
 80003f0:	4602      	movne	r2, r0
 80003f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003f6:	bf06      	itte	eq
 80003f8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003fc:	ea91 0f03 	teqeq	r1, r3
 8000400:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000404:	bd30      	pop	{r4, r5, pc}
 8000406:	bf00      	nop

08000408 <__aeabi_ui2d>:
 8000408:	f090 0f00 	teq	r0, #0
 800040c:	bf04      	itt	eq
 800040e:	2100      	moveq	r1, #0
 8000410:	4770      	bxeq	lr
 8000412:	b530      	push	{r4, r5, lr}
 8000414:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000418:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800041c:	f04f 0500 	mov.w	r5, #0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e750      	b.n	80002c8 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_i2d>:
 8000428:	f090 0f00 	teq	r0, #0
 800042c:	bf04      	itt	eq
 800042e:	2100      	moveq	r1, #0
 8000430:	4770      	bxeq	lr
 8000432:	b530      	push	{r4, r5, lr}
 8000434:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000438:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800043c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000440:	bf48      	it	mi
 8000442:	4240      	negmi	r0, r0
 8000444:	f04f 0100 	mov.w	r1, #0
 8000448:	e73e      	b.n	80002c8 <__adddf3+0x138>
 800044a:	bf00      	nop

0800044c <__aeabi_f2d>:
 800044c:	0042      	lsls	r2, r0, #1
 800044e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000452:	ea4f 0131 	mov.w	r1, r1, rrx
 8000456:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800045a:	bf1f      	itttt	ne
 800045c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000460:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000464:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000468:	4770      	bxne	lr
 800046a:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800046e:	bf08      	it	eq
 8000470:	4770      	bxeq	lr
 8000472:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000476:	bf04      	itt	eq
 8000478:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 800047c:	4770      	bxeq	lr
 800047e:	b530      	push	{r4, r5, lr}
 8000480:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000484:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000488:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800048c:	e71c      	b.n	80002c8 <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_ul2d>:
 8000490:	ea50 0201 	orrs.w	r2, r0, r1
 8000494:	bf08      	it	eq
 8000496:	4770      	bxeq	lr
 8000498:	b530      	push	{r4, r5, lr}
 800049a:	f04f 0500 	mov.w	r5, #0
 800049e:	e00a      	b.n	80004b6 <__aeabi_l2d+0x16>

080004a0 <__aeabi_l2d>:
 80004a0:	ea50 0201 	orrs.w	r2, r0, r1
 80004a4:	bf08      	it	eq
 80004a6:	4770      	bxeq	lr
 80004a8:	b530      	push	{r4, r5, lr}
 80004aa:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004ae:	d502      	bpl.n	80004b6 <__aeabi_l2d+0x16>
 80004b0:	4240      	negs	r0, r0
 80004b2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004b6:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004ba:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004be:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004c2:	f43f aed8 	beq.w	8000276 <__adddf3+0xe6>
 80004c6:	f04f 0203 	mov.w	r2, #3
 80004ca:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004ce:	bf18      	it	ne
 80004d0:	3203      	addne	r2, #3
 80004d2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004d6:	bf18      	it	ne
 80004d8:	3203      	addne	r2, #3
 80004da:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004de:	f1c2 0320 	rsb	r3, r2, #32
 80004e2:	fa00 fc03 	lsl.w	ip, r0, r3
 80004e6:	fa20 f002 	lsr.w	r0, r0, r2
 80004ea:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ee:	ea40 000e 	orr.w	r0, r0, lr
 80004f2:	fa21 f102 	lsr.w	r1, r1, r2
 80004f6:	4414      	add	r4, r2
 80004f8:	e6bd      	b.n	8000276 <__adddf3+0xe6>
 80004fa:	bf00      	nop

080004fc <__aeabi_dmul>:
 80004fc:	b570      	push	{r4, r5, r6, lr}
 80004fe:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000502:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000506:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800050a:	bf1d      	ittte	ne
 800050c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000510:	ea94 0f0c 	teqne	r4, ip
 8000514:	ea95 0f0c 	teqne	r5, ip
 8000518:	f000 f8de 	bleq	80006d8 <__aeabi_dmul+0x1dc>
 800051c:	442c      	add	r4, r5
 800051e:	ea81 0603 	eor.w	r6, r1, r3
 8000522:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000526:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800052a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800052e:	bf18      	it	ne
 8000530:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000534:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000538:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800053c:	d038      	beq.n	80005b0 <__aeabi_dmul+0xb4>
 800053e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000542:	f04f 0500 	mov.w	r5, #0
 8000546:	fbe1 e502 	umlal	lr, r5, r1, r2
 800054a:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800054e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000552:	f04f 0600 	mov.w	r6, #0
 8000556:	fbe1 5603 	umlal	r5, r6, r1, r3
 800055a:	f09c 0f00 	teq	ip, #0
 800055e:	bf18      	it	ne
 8000560:	f04e 0e01 	orrne.w	lr, lr, #1
 8000564:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000568:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 800056c:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000570:	d204      	bcs.n	800057c <__aeabi_dmul+0x80>
 8000572:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000576:	416d      	adcs	r5, r5
 8000578:	eb46 0606 	adc.w	r6, r6, r6
 800057c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000580:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000584:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000588:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800058c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000590:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000594:	bf88      	it	hi
 8000596:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800059a:	d81e      	bhi.n	80005da <__aeabi_dmul+0xde>
 800059c:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005a0:	bf08      	it	eq
 80005a2:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005a6:	f150 0000 	adcs.w	r0, r0, #0
 80005aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005ae:	bd70      	pop	{r4, r5, r6, pc}
 80005b0:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80005b4:	ea46 0101 	orr.w	r1, r6, r1
 80005b8:	ea40 0002 	orr.w	r0, r0, r2
 80005bc:	ea81 0103 	eor.w	r1, r1, r3
 80005c0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005c4:	bfc2      	ittt	gt
 80005c6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005ca:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005ce:	bd70      	popgt	{r4, r5, r6, pc}
 80005d0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005d4:	f04f 0e00 	mov.w	lr, #0
 80005d8:	3c01      	subs	r4, #1
 80005da:	f300 80ab 	bgt.w	8000734 <__aeabi_dmul+0x238>
 80005de:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005e2:	bfde      	ittt	le
 80005e4:	2000      	movle	r0, #0
 80005e6:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005ea:	bd70      	pople	{r4, r5, r6, pc}
 80005ec:	f1c4 0400 	rsb	r4, r4, #0
 80005f0:	3c20      	subs	r4, #32
 80005f2:	da35      	bge.n	8000660 <__aeabi_dmul+0x164>
 80005f4:	340c      	adds	r4, #12
 80005f6:	dc1b      	bgt.n	8000630 <__aeabi_dmul+0x134>
 80005f8:	f104 0414 	add.w	r4, r4, #20
 80005fc:	f1c4 0520 	rsb	r5, r4, #32
 8000600:	fa00 f305 	lsl.w	r3, r0, r5
 8000604:	fa20 f004 	lsr.w	r0, r0, r4
 8000608:	fa01 f205 	lsl.w	r2, r1, r5
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000614:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	fa21 f604 	lsr.w	r6, r1, r4
 8000620:	eb42 0106 	adc.w	r1, r2, r6
 8000624:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000628:	bf08      	it	eq
 800062a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062e:	bd70      	pop	{r4, r5, r6, pc}
 8000630:	f1c4 040c 	rsb	r4, r4, #12
 8000634:	f1c4 0520 	rsb	r5, r4, #32
 8000638:	fa00 f304 	lsl.w	r3, r0, r4
 800063c:	fa20 f005 	lsr.w	r0, r0, r5
 8000640:	fa01 f204 	lsl.w	r2, r1, r4
 8000644:	ea40 0002 	orr.w	r0, r0, r2
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800064c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000650:	f141 0100 	adc.w	r1, r1, #0
 8000654:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000658:	bf08      	it	eq
 800065a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800065e:	bd70      	pop	{r4, r5, r6, pc}
 8000660:	f1c4 0520 	rsb	r5, r4, #32
 8000664:	fa00 f205 	lsl.w	r2, r0, r5
 8000668:	ea4e 0e02 	orr.w	lr, lr, r2
 800066c:	fa20 f304 	lsr.w	r3, r0, r4
 8000670:	fa01 f205 	lsl.w	r2, r1, r5
 8000674:	ea43 0302 	orr.w	r3, r3, r2
 8000678:	fa21 f004 	lsr.w	r0, r1, r4
 800067c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000680:	fa21 f204 	lsr.w	r2, r1, r4
 8000684:	ea20 0002 	bic.w	r0, r0, r2
 8000688:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800068c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000690:	bf08      	it	eq
 8000692:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000696:	bd70      	pop	{r4, r5, r6, pc}
 8000698:	f094 0f00 	teq	r4, #0
 800069c:	d10f      	bne.n	80006be <__aeabi_dmul+0x1c2>
 800069e:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006a2:	0040      	lsls	r0, r0, #1
 80006a4:	eb41 0101 	adc.w	r1, r1, r1
 80006a8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80006ac:	bf08      	it	eq
 80006ae:	3c01      	subeq	r4, #1
 80006b0:	d0f7      	beq.n	80006a2 <__aeabi_dmul+0x1a6>
 80006b2:	ea41 0106 	orr.w	r1, r1, r6
 80006b6:	f095 0f00 	teq	r5, #0
 80006ba:	bf18      	it	ne
 80006bc:	4770      	bxne	lr
 80006be:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80006c2:	0052      	lsls	r2, r2, #1
 80006c4:	eb43 0303 	adc.w	r3, r3, r3
 80006c8:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006cc:	bf08      	it	eq
 80006ce:	3d01      	subeq	r5, #1
 80006d0:	d0f7      	beq.n	80006c2 <__aeabi_dmul+0x1c6>
 80006d2:	ea43 0306 	orr.w	r3, r3, r6
 80006d6:	4770      	bx	lr
 80006d8:	ea94 0f0c 	teq	r4, ip
 80006dc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006e0:	bf18      	it	ne
 80006e2:	ea95 0f0c 	teqne	r5, ip
 80006e6:	d00c      	beq.n	8000702 <__aeabi_dmul+0x206>
 80006e8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006ec:	bf18      	it	ne
 80006ee:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006f2:	d1d1      	bne.n	8000698 <__aeabi_dmul+0x19c>
 80006f4:	ea81 0103 	eor.w	r1, r1, r3
 80006f8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006fc:	f04f 0000 	mov.w	r0, #0
 8000700:	bd70      	pop	{r4, r5, r6, pc}
 8000702:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000706:	bf06      	itte	eq
 8000708:	4610      	moveq	r0, r2
 800070a:	4619      	moveq	r1, r3
 800070c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000710:	d019      	beq.n	8000746 <__aeabi_dmul+0x24a>
 8000712:	ea94 0f0c 	teq	r4, ip
 8000716:	d102      	bne.n	800071e <__aeabi_dmul+0x222>
 8000718:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800071c:	d113      	bne.n	8000746 <__aeabi_dmul+0x24a>
 800071e:	ea95 0f0c 	teq	r5, ip
 8000722:	d105      	bne.n	8000730 <__aeabi_dmul+0x234>
 8000724:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000728:	bf1c      	itt	ne
 800072a:	4610      	movne	r0, r2
 800072c:	4619      	movne	r1, r3
 800072e:	d10a      	bne.n	8000746 <__aeabi_dmul+0x24a>
 8000730:	ea81 0103 	eor.w	r1, r1, r3
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000738:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800073c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800074a:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800074e:	bd70      	pop	{r4, r5, r6, pc}

08000750 <__aeabi_ddiv>:
 8000750:	b570      	push	{r4, r5, r6, lr}
 8000752:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000756:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800075a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800075e:	bf1d      	ittte	ne
 8000760:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000764:	ea94 0f0c 	teqne	r4, ip
 8000768:	ea95 0f0c 	teqne	r5, ip
 800076c:	f000 f8a7 	bleq	80008be <__aeabi_ddiv+0x16e>
 8000770:	eba4 0405 	sub.w	r4, r4, r5
 8000774:	ea81 0e03 	eor.w	lr, r1, r3
 8000778:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800077c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000780:	f000 8088 	beq.w	8000894 <__aeabi_ddiv+0x144>
 8000784:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000788:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 800078c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000790:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000794:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000798:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800079c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007a0:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007a4:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007a8:	429d      	cmp	r5, r3
 80007aa:	bf08      	it	eq
 80007ac:	4296      	cmpeq	r6, r2
 80007ae:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007b2:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80007b6:	d202      	bcs.n	80007be <__aeabi_ddiv+0x6e>
 80007b8:	085b      	lsrs	r3, r3, #1
 80007ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80007be:	1ab6      	subs	r6, r6, r2
 80007c0:	eb65 0503 	sbc.w	r5, r5, r3
 80007c4:	085b      	lsrs	r3, r3, #1
 80007c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ca:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007ce:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007d2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007da:	bf22      	ittt	cs
 80007dc:	1ab6      	subcs	r6, r6, r2
 80007de:	4675      	movcs	r5, lr
 80007e0:	ea40 000c 	orrcs.w	r0, r0, ip
 80007e4:	085b      	lsrs	r3, r3, #1
 80007e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ea:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ee:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007f2:	bf22      	ittt	cs
 80007f4:	1ab6      	subcs	r6, r6, r2
 80007f6:	4675      	movcs	r5, lr
 80007f8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	ebb6 0e02 	subs.w	lr, r6, r2
 8000806:	eb75 0e03 	sbcs.w	lr, r5, r3
 800080a:	bf22      	ittt	cs
 800080c:	1ab6      	subcs	r6, r6, r2
 800080e:	4675      	movcs	r5, lr
 8000810:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000814:	085b      	lsrs	r3, r3, #1
 8000816:	ea4f 0232 	mov.w	r2, r2, rrx
 800081a:	ebb6 0e02 	subs.w	lr, r6, r2
 800081e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000822:	bf22      	ittt	cs
 8000824:	1ab6      	subcs	r6, r6, r2
 8000826:	4675      	movcs	r5, lr
 8000828:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800082c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000830:	d018      	beq.n	8000864 <__aeabi_ddiv+0x114>
 8000832:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000836:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800083a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800083e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000842:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000846:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800084a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800084e:	d1c0      	bne.n	80007d2 <__aeabi_ddiv+0x82>
 8000850:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000854:	d10b      	bne.n	800086e <__aeabi_ddiv+0x11e>
 8000856:	ea41 0100 	orr.w	r1, r1, r0
 800085a:	f04f 0000 	mov.w	r0, #0
 800085e:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000862:	e7b6      	b.n	80007d2 <__aeabi_ddiv+0x82>
 8000864:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000868:	bf04      	itt	eq
 800086a:	4301      	orreq	r1, r0
 800086c:	2000      	moveq	r0, #0
 800086e:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000872:	bf88      	it	hi
 8000874:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000878:	f63f aeaf 	bhi.w	80005da <__aeabi_dmul+0xde>
 800087c:	ebb5 0c03 	subs.w	ip, r5, r3
 8000880:	bf04      	itt	eq
 8000882:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000886:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800088a:	f150 0000 	adcs.w	r0, r0, #0
 800088e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000892:	bd70      	pop	{r4, r5, r6, pc}
 8000894:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000898:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800089c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008a0:	bfc2      	ittt	gt
 80008a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008aa:	bd70      	popgt	{r4, r5, r6, pc}
 80008ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008b0:	f04f 0e00 	mov.w	lr, #0
 80008b4:	3c01      	subs	r4, #1
 80008b6:	e690      	b.n	80005da <__aeabi_dmul+0xde>
 80008b8:	ea45 0e06 	orr.w	lr, r5, r6
 80008bc:	e68d      	b.n	80005da <__aeabi_dmul+0xde>
 80008be:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008c2:	ea94 0f0c 	teq	r4, ip
 80008c6:	bf08      	it	eq
 80008c8:	ea95 0f0c 	teqeq	r5, ip
 80008cc:	f43f af3b 	beq.w	8000746 <__aeabi_dmul+0x24a>
 80008d0:	ea94 0f0c 	teq	r4, ip
 80008d4:	d10a      	bne.n	80008ec <__aeabi_ddiv+0x19c>
 80008d6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008da:	f47f af34 	bne.w	8000746 <__aeabi_dmul+0x24a>
 80008de:	ea95 0f0c 	teq	r5, ip
 80008e2:	f47f af25 	bne.w	8000730 <__aeabi_dmul+0x234>
 80008e6:	4610      	mov	r0, r2
 80008e8:	4619      	mov	r1, r3
 80008ea:	e72c      	b.n	8000746 <__aeabi_dmul+0x24a>
 80008ec:	ea95 0f0c 	teq	r5, ip
 80008f0:	d106      	bne.n	8000900 <__aeabi_ddiv+0x1b0>
 80008f2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008f6:	f43f aefd 	beq.w	80006f4 <__aeabi_dmul+0x1f8>
 80008fa:	4610      	mov	r0, r2
 80008fc:	4619      	mov	r1, r3
 80008fe:	e722      	b.n	8000746 <__aeabi_dmul+0x24a>
 8000900:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000904:	bf18      	it	ne
 8000906:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800090a:	f47f aec5 	bne.w	8000698 <__aeabi_dmul+0x19c>
 800090e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000912:	f47f af0d 	bne.w	8000730 <__aeabi_dmul+0x234>
 8000916:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800091a:	f47f aeeb 	bne.w	80006f4 <__aeabi_dmul+0x1f8>
 800091e:	e712      	b.n	8000746 <__aeabi_dmul+0x24a>

08000920 <__gedf2>:
 8000920:	f04f 3cff 	mov.w	ip, #4294967295
 8000924:	e006      	b.n	8000934 <__cmpdf2+0x4>
 8000926:	bf00      	nop

08000928 <__ledf2>:
 8000928:	f04f 0c01 	mov.w	ip, #1
 800092c:	e002      	b.n	8000934 <__cmpdf2+0x4>
 800092e:	bf00      	nop

08000930 <__cmpdf2>:
 8000930:	f04f 0c01 	mov.w	ip, #1
 8000934:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000938:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800093c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000940:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000944:	bf18      	it	ne
 8000946:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800094a:	d01b      	beq.n	8000984 <__cmpdf2+0x54>
 800094c:	b001      	add	sp, #4
 800094e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000952:	bf0c      	ite	eq
 8000954:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000958:	ea91 0f03 	teqne	r1, r3
 800095c:	bf02      	ittt	eq
 800095e:	ea90 0f02 	teqeq	r0, r2
 8000962:	2000      	moveq	r0, #0
 8000964:	4770      	bxeq	lr
 8000966:	f110 0f00 	cmn.w	r0, #0
 800096a:	ea91 0f03 	teq	r1, r3
 800096e:	bf58      	it	pl
 8000970:	4299      	cmppl	r1, r3
 8000972:	bf08      	it	eq
 8000974:	4290      	cmpeq	r0, r2
 8000976:	bf2c      	ite	cs
 8000978:	17d8      	asrcs	r0, r3, #31
 800097a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800097e:	f040 0001 	orr.w	r0, r0, #1
 8000982:	4770      	bx	lr
 8000984:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000988:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800098c:	d102      	bne.n	8000994 <__cmpdf2+0x64>
 800098e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000992:	d107      	bne.n	80009a4 <__cmpdf2+0x74>
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800099c:	d1d6      	bne.n	800094c <__cmpdf2+0x1c>
 800099e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009a2:	d0d3      	beq.n	800094c <__cmpdf2+0x1c>
 80009a4:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009a8:	4770      	bx	lr
 80009aa:	bf00      	nop

080009ac <__aeabi_cdrcmple>:
 80009ac:	4684      	mov	ip, r0
 80009ae:	4610      	mov	r0, r2
 80009b0:	4662      	mov	r2, ip
 80009b2:	468c      	mov	ip, r1
 80009b4:	4619      	mov	r1, r3
 80009b6:	4663      	mov	r3, ip
 80009b8:	e000      	b.n	80009bc <__aeabi_cdcmpeq>
 80009ba:	bf00      	nop

080009bc <__aeabi_cdcmpeq>:
 80009bc:	b501      	push	{r0, lr}
 80009be:	f7ff ffb7 	bl	8000930 <__cmpdf2>
 80009c2:	2800      	cmp	r0, #0
 80009c4:	bf48      	it	mi
 80009c6:	f110 0f00 	cmnmi.w	r0, #0
 80009ca:	bd01      	pop	{r0, pc}

080009cc <__aeabi_dcmpeq>:
 80009cc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d0:	f7ff fff4 	bl	80009bc <__aeabi_cdcmpeq>
 80009d4:	bf0c      	ite	eq
 80009d6:	2001      	moveq	r0, #1
 80009d8:	2000      	movne	r0, #0
 80009da:	f85d fb08 	ldr.w	pc, [sp], #8
 80009de:	bf00      	nop

080009e0 <__aeabi_dcmplt>:
 80009e0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e4:	f7ff ffea 	bl	80009bc <__aeabi_cdcmpeq>
 80009e8:	bf34      	ite	cc
 80009ea:	2001      	movcc	r0, #1
 80009ec:	2000      	movcs	r0, #0
 80009ee:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f2:	bf00      	nop

080009f4 <__aeabi_dcmple>:
 80009f4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009f8:	f7ff ffe0 	bl	80009bc <__aeabi_cdcmpeq>
 80009fc:	bf94      	ite	ls
 80009fe:	2001      	movls	r0, #1
 8000a00:	2000      	movhi	r0, #0
 8000a02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a06:	bf00      	nop

08000a08 <__aeabi_dcmpge>:
 8000a08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a0c:	f7ff ffce 	bl	80009ac <__aeabi_cdrcmple>
 8000a10:	bf94      	ite	ls
 8000a12:	2001      	movls	r0, #1
 8000a14:	2000      	movhi	r0, #0
 8000a16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a1a:	bf00      	nop

08000a1c <__aeabi_dcmpgt>:
 8000a1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a20:	f7ff ffc4 	bl	80009ac <__aeabi_cdrcmple>
 8000a24:	bf34      	ite	cc
 8000a26:	2001      	movcc	r0, #1
 8000a28:	2000      	movcs	r0, #0
 8000a2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a2e:	bf00      	nop

08000a30 <__aeabi_dcmpun>:
 8000a30:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__aeabi_dcmpun+0x10>
 8000a3a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a3e:	d10a      	bne.n	8000a56 <__aeabi_dcmpun+0x26>
 8000a40:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d102      	bne.n	8000a50 <__aeabi_dcmpun+0x20>
 8000a4a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a4e:	d102      	bne.n	8000a56 <__aeabi_dcmpun+0x26>
 8000a50:	f04f 0000 	mov.w	r0, #0
 8000a54:	4770      	bx	lr
 8000a56:	f04f 0001 	mov.w	r0, #1
 8000a5a:	4770      	bx	lr

08000a5c <__aeabi_d2iz>:
 8000a5c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a60:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a64:	d215      	bcs.n	8000a92 <__aeabi_d2iz+0x36>
 8000a66:	d511      	bpl.n	8000a8c <__aeabi_d2iz+0x30>
 8000a68:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a6c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a70:	d912      	bls.n	8000a98 <__aeabi_d2iz+0x3c>
 8000a72:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a76:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a7a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a7e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a82:	fa23 f002 	lsr.w	r0, r3, r2
 8000a86:	bf18      	it	ne
 8000a88:	4240      	negne	r0, r0
 8000a8a:	4770      	bx	lr
 8000a8c:	f04f 0000 	mov.w	r0, #0
 8000a90:	4770      	bx	lr
 8000a92:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a96:	d105      	bne.n	8000aa4 <__aeabi_d2iz+0x48>
 8000a98:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a9c:	bf08      	it	eq
 8000a9e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000aa2:	4770      	bx	lr
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	bf00      	nop

08000aac <__aeabi_uldivmod>:
 8000aac:	b953      	cbnz	r3, 8000ac4 <__aeabi_uldivmod+0x18>
 8000aae:	b94a      	cbnz	r2, 8000ac4 <__aeabi_uldivmod+0x18>
 8000ab0:	2900      	cmp	r1, #0
 8000ab2:	bf08      	it	eq
 8000ab4:	2800      	cmpeq	r0, #0
 8000ab6:	bf1c      	itt	ne
 8000ab8:	f04f 31ff 	movne.w	r1, #4294967295
 8000abc:	f04f 30ff 	movne.w	r0, #4294967295
 8000ac0:	f000 b968 	b.w	8000d94 <__aeabi_idiv0>
 8000ac4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ac8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000acc:	f000 f806 	bl	8000adc <__udivmoddi4>
 8000ad0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ad4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ad8:	b004      	add	sp, #16
 8000ada:	4770      	bx	lr

08000adc <__udivmoddi4>:
 8000adc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ae0:	9d08      	ldr	r5, [sp, #32]
 8000ae2:	460c      	mov	r4, r1
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	d14e      	bne.n	8000b86 <__udivmoddi4+0xaa>
 8000ae8:	4694      	mov	ip, r2
 8000aea:	458c      	cmp	ip, r1
 8000aec:	4686      	mov	lr, r0
 8000aee:	fab2 f282 	clz	r2, r2
 8000af2:	d962      	bls.n	8000bba <__udivmoddi4+0xde>
 8000af4:	b14a      	cbz	r2, 8000b0a <__udivmoddi4+0x2e>
 8000af6:	f1c2 0320 	rsb	r3, r2, #32
 8000afa:	4091      	lsls	r1, r2
 8000afc:	fa20 f303 	lsr.w	r3, r0, r3
 8000b00:	fa0c fc02 	lsl.w	ip, ip, r2
 8000b04:	4319      	orrs	r1, r3
 8000b06:	fa00 fe02 	lsl.w	lr, r0, r2
 8000b0a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000b0e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000b12:	fb07 1114 	mls	r1, r7, r4, r1
 8000b16:	fa1f f68c 	uxth.w	r6, ip
 8000b1a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000b1e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b22:	fb04 f106 	mul.w	r1, r4, r6
 8000b26:	4299      	cmp	r1, r3
 8000b28:	d90a      	bls.n	8000b40 <__udivmoddi4+0x64>
 8000b2a:	eb1c 0303 	adds.w	r3, ip, r3
 8000b2e:	f104 30ff 	add.w	r0, r4, #4294967295
 8000b32:	f080 8110 	bcs.w	8000d56 <__udivmoddi4+0x27a>
 8000b36:	4299      	cmp	r1, r3
 8000b38:	f240 810d 	bls.w	8000d56 <__udivmoddi4+0x27a>
 8000b3c:	3c02      	subs	r4, #2
 8000b3e:	4463      	add	r3, ip
 8000b40:	1a59      	subs	r1, r3, r1
 8000b42:	fbb1 f0f7 	udiv	r0, r1, r7
 8000b46:	fb07 1110 	mls	r1, r7, r0, r1
 8000b4a:	fb00 f606 	mul.w	r6, r0, r6
 8000b4e:	fa1f f38e 	uxth.w	r3, lr
 8000b52:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b56:	429e      	cmp	r6, r3
 8000b58:	d90a      	bls.n	8000b70 <__udivmoddi4+0x94>
 8000b5a:	eb1c 0303 	adds.w	r3, ip, r3
 8000b5e:	f100 31ff 	add.w	r1, r0, #4294967295
 8000b62:	f080 80fa 	bcs.w	8000d5a <__udivmoddi4+0x27e>
 8000b66:	429e      	cmp	r6, r3
 8000b68:	f240 80f7 	bls.w	8000d5a <__udivmoddi4+0x27e>
 8000b6c:	4463      	add	r3, ip
 8000b6e:	3802      	subs	r0, #2
 8000b70:	2100      	movs	r1, #0
 8000b72:	1b9b      	subs	r3, r3, r6
 8000b74:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000b78:	b11d      	cbz	r5, 8000b82 <__udivmoddi4+0xa6>
 8000b7a:	40d3      	lsrs	r3, r2
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	e9c5 3200 	strd	r3, r2, [r5]
 8000b82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b86:	428b      	cmp	r3, r1
 8000b88:	d905      	bls.n	8000b96 <__udivmoddi4+0xba>
 8000b8a:	b10d      	cbz	r5, 8000b90 <__udivmoddi4+0xb4>
 8000b8c:	e9c5 0100 	strd	r0, r1, [r5]
 8000b90:	2100      	movs	r1, #0
 8000b92:	4608      	mov	r0, r1
 8000b94:	e7f5      	b.n	8000b82 <__udivmoddi4+0xa6>
 8000b96:	fab3 f183 	clz	r1, r3
 8000b9a:	2900      	cmp	r1, #0
 8000b9c:	d146      	bne.n	8000c2c <__udivmoddi4+0x150>
 8000b9e:	42a3      	cmp	r3, r4
 8000ba0:	d302      	bcc.n	8000ba8 <__udivmoddi4+0xcc>
 8000ba2:	4290      	cmp	r0, r2
 8000ba4:	f0c0 80ee 	bcc.w	8000d84 <__udivmoddi4+0x2a8>
 8000ba8:	1a86      	subs	r6, r0, r2
 8000baa:	eb64 0303 	sbc.w	r3, r4, r3
 8000bae:	2001      	movs	r0, #1
 8000bb0:	2d00      	cmp	r5, #0
 8000bb2:	d0e6      	beq.n	8000b82 <__udivmoddi4+0xa6>
 8000bb4:	e9c5 6300 	strd	r6, r3, [r5]
 8000bb8:	e7e3      	b.n	8000b82 <__udivmoddi4+0xa6>
 8000bba:	2a00      	cmp	r2, #0
 8000bbc:	f040 808f 	bne.w	8000cde <__udivmoddi4+0x202>
 8000bc0:	eba1 040c 	sub.w	r4, r1, ip
 8000bc4:	2101      	movs	r1, #1
 8000bc6:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000bca:	fa1f f78c 	uxth.w	r7, ip
 8000bce:	fbb4 f6f8 	udiv	r6, r4, r8
 8000bd2:	fb08 4416 	mls	r4, r8, r6, r4
 8000bd6:	fb07 f006 	mul.w	r0, r7, r6
 8000bda:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000bde:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000be2:	4298      	cmp	r0, r3
 8000be4:	d908      	bls.n	8000bf8 <__udivmoddi4+0x11c>
 8000be6:	eb1c 0303 	adds.w	r3, ip, r3
 8000bea:	f106 34ff 	add.w	r4, r6, #4294967295
 8000bee:	d202      	bcs.n	8000bf6 <__udivmoddi4+0x11a>
 8000bf0:	4298      	cmp	r0, r3
 8000bf2:	f200 80cb 	bhi.w	8000d8c <__udivmoddi4+0x2b0>
 8000bf6:	4626      	mov	r6, r4
 8000bf8:	1a1c      	subs	r4, r3, r0
 8000bfa:	fbb4 f0f8 	udiv	r0, r4, r8
 8000bfe:	fb08 4410 	mls	r4, r8, r0, r4
 8000c02:	fb00 f707 	mul.w	r7, r0, r7
 8000c06:	fa1f f38e 	uxth.w	r3, lr
 8000c0a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000c0e:	429f      	cmp	r7, r3
 8000c10:	d908      	bls.n	8000c24 <__udivmoddi4+0x148>
 8000c12:	eb1c 0303 	adds.w	r3, ip, r3
 8000c16:	f100 34ff 	add.w	r4, r0, #4294967295
 8000c1a:	d202      	bcs.n	8000c22 <__udivmoddi4+0x146>
 8000c1c:	429f      	cmp	r7, r3
 8000c1e:	f200 80ae 	bhi.w	8000d7e <__udivmoddi4+0x2a2>
 8000c22:	4620      	mov	r0, r4
 8000c24:	1bdb      	subs	r3, r3, r7
 8000c26:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c2a:	e7a5      	b.n	8000b78 <__udivmoddi4+0x9c>
 8000c2c:	f1c1 0720 	rsb	r7, r1, #32
 8000c30:	408b      	lsls	r3, r1
 8000c32:	fa22 fc07 	lsr.w	ip, r2, r7
 8000c36:	ea4c 0c03 	orr.w	ip, ip, r3
 8000c3a:	fa24 f607 	lsr.w	r6, r4, r7
 8000c3e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000c42:	fbb6 f8f9 	udiv	r8, r6, r9
 8000c46:	fa1f fe8c 	uxth.w	lr, ip
 8000c4a:	fb09 6618 	mls	r6, r9, r8, r6
 8000c4e:	fa20 f307 	lsr.w	r3, r0, r7
 8000c52:	408c      	lsls	r4, r1
 8000c54:	fa00 fa01 	lsl.w	sl, r0, r1
 8000c58:	fb08 f00e 	mul.w	r0, r8, lr
 8000c5c:	431c      	orrs	r4, r3
 8000c5e:	0c23      	lsrs	r3, r4, #16
 8000c60:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000c64:	4298      	cmp	r0, r3
 8000c66:	fa02 f201 	lsl.w	r2, r2, r1
 8000c6a:	d90a      	bls.n	8000c82 <__udivmoddi4+0x1a6>
 8000c6c:	eb1c 0303 	adds.w	r3, ip, r3
 8000c70:	f108 36ff 	add.w	r6, r8, #4294967295
 8000c74:	f080 8081 	bcs.w	8000d7a <__udivmoddi4+0x29e>
 8000c78:	4298      	cmp	r0, r3
 8000c7a:	d97e      	bls.n	8000d7a <__udivmoddi4+0x29e>
 8000c7c:	f1a8 0802 	sub.w	r8, r8, #2
 8000c80:	4463      	add	r3, ip
 8000c82:	1a1e      	subs	r6, r3, r0
 8000c84:	fbb6 f3f9 	udiv	r3, r6, r9
 8000c88:	fb09 6613 	mls	r6, r9, r3, r6
 8000c8c:	fb03 fe0e 	mul.w	lr, r3, lr
 8000c90:	b2a4      	uxth	r4, r4
 8000c92:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
 8000c96:	45a6      	cmp	lr, r4
 8000c98:	d908      	bls.n	8000cac <__udivmoddi4+0x1d0>
 8000c9a:	eb1c 0404 	adds.w	r4, ip, r4
 8000c9e:	f103 30ff 	add.w	r0, r3, #4294967295
 8000ca2:	d266      	bcs.n	8000d72 <__udivmoddi4+0x296>
 8000ca4:	45a6      	cmp	lr, r4
 8000ca6:	d964      	bls.n	8000d72 <__udivmoddi4+0x296>
 8000ca8:	3b02      	subs	r3, #2
 8000caa:	4464      	add	r4, ip
 8000cac:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8000cb0:	fba0 8302 	umull	r8, r3, r0, r2
 8000cb4:	eba4 040e 	sub.w	r4, r4, lr
 8000cb8:	429c      	cmp	r4, r3
 8000cba:	46c6      	mov	lr, r8
 8000cbc:	461e      	mov	r6, r3
 8000cbe:	d350      	bcc.n	8000d62 <__udivmoddi4+0x286>
 8000cc0:	d04d      	beq.n	8000d5e <__udivmoddi4+0x282>
 8000cc2:	b155      	cbz	r5, 8000cda <__udivmoddi4+0x1fe>
 8000cc4:	ebba 030e 	subs.w	r3, sl, lr
 8000cc8:	eb64 0406 	sbc.w	r4, r4, r6
 8000ccc:	fa04 f707 	lsl.w	r7, r4, r7
 8000cd0:	40cb      	lsrs	r3, r1
 8000cd2:	431f      	orrs	r7, r3
 8000cd4:	40cc      	lsrs	r4, r1
 8000cd6:	e9c5 7400 	strd	r7, r4, [r5]
 8000cda:	2100      	movs	r1, #0
 8000cdc:	e751      	b.n	8000b82 <__udivmoddi4+0xa6>
 8000cde:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ce2:	f1c2 0320 	rsb	r3, r2, #32
 8000ce6:	40d9      	lsrs	r1, r3
 8000ce8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cec:	fa20 f303 	lsr.w	r3, r0, r3
 8000cf0:	fa00 fe02 	lsl.w	lr, r0, r2
 8000cf4:	fbb1 f0f8 	udiv	r0, r1, r8
 8000cf8:	fb08 1110 	mls	r1, r8, r0, r1
 8000cfc:	4094      	lsls	r4, r2
 8000cfe:	431c      	orrs	r4, r3
 8000d00:	fa1f f78c 	uxth.w	r7, ip
 8000d04:	0c23      	lsrs	r3, r4, #16
 8000d06:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d0a:	fb00 f107 	mul.w	r1, r0, r7
 8000d0e:	4299      	cmp	r1, r3
 8000d10:	d908      	bls.n	8000d24 <__udivmoddi4+0x248>
 8000d12:	eb1c 0303 	adds.w	r3, ip, r3
 8000d16:	f100 36ff 	add.w	r6, r0, #4294967295
 8000d1a:	d22c      	bcs.n	8000d76 <__udivmoddi4+0x29a>
 8000d1c:	4299      	cmp	r1, r3
 8000d1e:	d92a      	bls.n	8000d76 <__udivmoddi4+0x29a>
 8000d20:	3802      	subs	r0, #2
 8000d22:	4463      	add	r3, ip
 8000d24:	1a5b      	subs	r3, r3, r1
 8000d26:	fbb3 f1f8 	udiv	r1, r3, r8
 8000d2a:	fb08 3311 	mls	r3, r8, r1, r3
 8000d2e:	b2a4      	uxth	r4, r4
 8000d30:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d34:	fb01 f307 	mul.w	r3, r1, r7
 8000d38:	42a3      	cmp	r3, r4
 8000d3a:	d908      	bls.n	8000d4e <__udivmoddi4+0x272>
 8000d3c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d40:	f101 36ff 	add.w	r6, r1, #4294967295
 8000d44:	d213      	bcs.n	8000d6e <__udivmoddi4+0x292>
 8000d46:	42a3      	cmp	r3, r4
 8000d48:	d911      	bls.n	8000d6e <__udivmoddi4+0x292>
 8000d4a:	3902      	subs	r1, #2
 8000d4c:	4464      	add	r4, ip
 8000d4e:	1ae4      	subs	r4, r4, r3
 8000d50:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000d54:	e73b      	b.n	8000bce <__udivmoddi4+0xf2>
 8000d56:	4604      	mov	r4, r0
 8000d58:	e6f2      	b.n	8000b40 <__udivmoddi4+0x64>
 8000d5a:	4608      	mov	r0, r1
 8000d5c:	e708      	b.n	8000b70 <__udivmoddi4+0x94>
 8000d5e:	45c2      	cmp	sl, r8
 8000d60:	d2af      	bcs.n	8000cc2 <__udivmoddi4+0x1e6>
 8000d62:	ebb8 0e02 	subs.w	lr, r8, r2
 8000d66:	eb63 060c 	sbc.w	r6, r3, ip
 8000d6a:	3801      	subs	r0, #1
 8000d6c:	e7a9      	b.n	8000cc2 <__udivmoddi4+0x1e6>
 8000d6e:	4631      	mov	r1, r6
 8000d70:	e7ed      	b.n	8000d4e <__udivmoddi4+0x272>
 8000d72:	4603      	mov	r3, r0
 8000d74:	e79a      	b.n	8000cac <__udivmoddi4+0x1d0>
 8000d76:	4630      	mov	r0, r6
 8000d78:	e7d4      	b.n	8000d24 <__udivmoddi4+0x248>
 8000d7a:	46b0      	mov	r8, r6
 8000d7c:	e781      	b.n	8000c82 <__udivmoddi4+0x1a6>
 8000d7e:	4463      	add	r3, ip
 8000d80:	3802      	subs	r0, #2
 8000d82:	e74f      	b.n	8000c24 <__udivmoddi4+0x148>
 8000d84:	4606      	mov	r6, r0
 8000d86:	4623      	mov	r3, r4
 8000d88:	4608      	mov	r0, r1
 8000d8a:	e711      	b.n	8000bb0 <__udivmoddi4+0xd4>
 8000d8c:	3e02      	subs	r6, #2
 8000d8e:	4463      	add	r3, ip
 8000d90:	e732      	b.n	8000bf8 <__udivmoddi4+0x11c>
 8000d92:	bf00      	nop

08000d94 <__aeabi_idiv0>:
 8000d94:	4770      	bx	lr
 8000d96:	bf00      	nop

08000d98 <process_ms>:
static volatile uint32_t t = 0; /**< Timer variable for periodic tasks. */

/**
 * @brief Decrements the timer variable every millisecond if it's greater than zero.
 */
void process_ms(void) {
 8000d98:	b480      	push	{r7}
 8000d9a:	af00      	add	r7, sp, #0
    if (t)
 8000d9c:	4b06      	ldr	r3, [pc, #24]	@ (8000db8 <process_ms+0x20>)
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d004      	beq.n	8000dae <process_ms+0x16>
        t--;
 8000da4:	4b04      	ldr	r3, [pc, #16]	@ (8000db8 <process_ms+0x20>)
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	3b01      	subs	r3, #1
 8000daa:	4a03      	ldr	r2, [pc, #12]	@ (8000db8 <process_ms+0x20>)
 8000dac:	6013      	str	r3, [r2, #0]
}
 8000dae:	bf00      	nop
 8000db0:	46bd      	mov	sp, r7
 8000db2:	bc80      	pop	{r7}
 8000db4:	4770      	bx	lr
 8000db6:	bf00      	nop
 8000db8:	200006f4 	.word	0x200006f4

08000dbc <process_uart_rx>:

/**
 * @brief Processes received UART data to update drawing parameters.
 */
void process_uart_rx(void) {
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b082      	sub	sp, #8
 8000dc0:	af00      	add	r7, sp, #0
    static uint8_t buffer[8];
    static uint16_t index = 0;
    uint8_t c;

    if (UART_data_ready(UART2_ID)) {
 8000dc2:	2001      	movs	r0, #1
 8000dc4:	f001 fa66 	bl	8002294 <UART_data_ready>
 8000dc8:	4603      	mov	r3, r0
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d061      	beq.n	8000e92 <process_uart_rx+0xd6>
        c = UART_getc(UART2_ID);
 8000dce:	2001      	movs	r0, #1
 8000dd0:	f001 fada 	bl	8002388 <UART_getc>
 8000dd4:	4603      	mov	r3, r0
 8000dd6:	71fb      	strb	r3, [r7, #7]
        buffer[index] = c;
 8000dd8:	4b30      	ldr	r3, [pc, #192]	@ (8000e9c <process_uart_rx+0xe0>)
 8000dda:	881b      	ldrh	r3, [r3, #0]
 8000ddc:	4619      	mov	r1, r3
 8000dde:	4a30      	ldr	r2, [pc, #192]	@ (8000ea0 <process_uart_rx+0xe4>)
 8000de0:	79fb      	ldrb	r3, [r7, #7]
 8000de2:	5453      	strb	r3, [r2, r1]

        if (c == 0x7D) { // End of frame
 8000de4:	79fb      	ldrb	r3, [r7, #7]
 8000de6:	2b7d      	cmp	r3, #125	@ 0x7d
 8000de8:	d142      	bne.n	8000e70 <process_uart_rx+0xb4>
            if (buffer[0] == 0x7C && index == 6) { // Valid frame
 8000dea:	4b2d      	ldr	r3, [pc, #180]	@ (8000ea0 <process_uart_rx+0xe4>)
 8000dec:	781b      	ldrb	r3, [r3, #0]
 8000dee:	2b7c      	cmp	r3, #124	@ 0x7c
 8000df0:	d13a      	bne.n	8000e68 <process_uart_rx+0xac>
 8000df2:	4b2a      	ldr	r3, [pc, #168]	@ (8000e9c <process_uart_rx+0xe0>)
 8000df4:	881b      	ldrh	r3, [r3, #0]
 8000df6:	2b06      	cmp	r3, #6
 8000df8:	d136      	bne.n	8000e68 <process_uart_rx+0xac>
                dx = (int8_t)buffer[1];
 8000dfa:	4b29      	ldr	r3, [pc, #164]	@ (8000ea0 <process_uart_rx+0xe4>)
 8000dfc:	785b      	ldrb	r3, [r3, #1]
 8000dfe:	b25a      	sxtb	r2, r3
 8000e00:	4b28      	ldr	r3, [pc, #160]	@ (8000ea4 <process_uart_rx+0xe8>)
 8000e02:	701a      	strb	r2, [r3, #0]
                dy = (int8_t)buffer[2];
 8000e04:	4b26      	ldr	r3, [pc, #152]	@ (8000ea0 <process_uart_rx+0xe4>)
 8000e06:	789b      	ldrb	r3, [r3, #2]
 8000e08:	b25a      	sxtb	r2, r3
 8000e0a:	4b27      	ldr	r3, [pc, #156]	@ (8000ea8 <process_uart_rx+0xec>)
 8000e0c:	701a      	strb	r2, [r3, #0]
                color = (int8_t)buffer[3];
 8000e0e:	4b24      	ldr	r3, [pc, #144]	@ (8000ea0 <process_uart_rx+0xe4>)
 8000e10:	78db      	ldrb	r3, [r3, #3]
 8000e12:	b25a      	sxtb	r2, r3
 8000e14:	4b25      	ldr	r3, [pc, #148]	@ (8000eac <process_uart_rx+0xf0>)
 8000e16:	701a      	strb	r2, [r3, #0]
                size = (int8_t)buffer[4];
 8000e18:	4b21      	ldr	r3, [pc, #132]	@ (8000ea0 <process_uart_rx+0xe4>)
 8000e1a:	791b      	ldrb	r3, [r3, #4]
 8000e1c:	b25a      	sxtb	r2, r3
 8000e1e:	4b24      	ldr	r3, [pc, #144]	@ (8000eb0 <process_uart_rx+0xf4>)
 8000e20:	701a      	strb	r2, [r3, #0]
                mode = (int8_t)buffer[5];
 8000e22:	4b1f      	ldr	r3, [pc, #124]	@ (8000ea0 <process_uart_rx+0xe4>)
 8000e24:	795b      	ldrb	r3, [r3, #5]
 8000e26:	b25a      	sxtb	r2, r3
 8000e28:	4b22      	ldr	r3, [pc, #136]	@ (8000eb4 <process_uart_rx+0xf8>)
 8000e2a:	701a      	strb	r2, [r3, #0]

                if (dx > -20 && dx < 20 && dy > -20 && dy < 20) {
 8000e2c:	4b1d      	ldr	r3, [pc, #116]	@ (8000ea4 <process_uart_rx+0xe8>)
 8000e2e:	f993 3000 	ldrsb.w	r3, [r3]
 8000e32:	f113 0f13 	cmn.w	r3, #19
 8000e36:	db17      	blt.n	8000e68 <process_uart_rx+0xac>
 8000e38:	4b1a      	ldr	r3, [pc, #104]	@ (8000ea4 <process_uart_rx+0xe8>)
 8000e3a:	f993 3000 	ldrsb.w	r3, [r3]
 8000e3e:	2b13      	cmp	r3, #19
 8000e40:	dc12      	bgt.n	8000e68 <process_uart_rx+0xac>
 8000e42:	4b19      	ldr	r3, [pc, #100]	@ (8000ea8 <process_uart_rx+0xec>)
 8000e44:	f993 3000 	ldrsb.w	r3, [r3]
 8000e48:	f113 0f13 	cmn.w	r3, #19
 8000e4c:	db0c      	blt.n	8000e68 <process_uart_rx+0xac>
 8000e4e:	4b16      	ldr	r3, [pc, #88]	@ (8000ea8 <process_uart_rx+0xec>)
 8000e50:	f993 3000 	ldrsb.w	r3, [r3]
 8000e54:	2b13      	cmp	r3, #19
 8000e56:	dc07      	bgt.n	8000e68 <process_uart_rx+0xac>
                    trace();
 8000e58:	f000 f82e 	bl	8000eb8 <trace>
                    LED_MATRIX_color(color);
 8000e5c:	4b13      	ldr	r3, [pc, #76]	@ (8000eac <process_uart_rx+0xf0>)
 8000e5e:	f993 3000 	ldrsb.w	r3, [r3]
 8000e62:	4618      	mov	r0, r3
 8000e64:	f000 f9f0 	bl	8001248 <LED_MATRIX_color>
                }
            }
            index = 0; // Reset buffer index
 8000e68:	4b0c      	ldr	r3, [pc, #48]	@ (8000e9c <process_uart_rx+0xe0>)
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	801a      	strh	r2, [r3, #0]
        } else if (index < 7) {
            if (index > 0 || c == 0x7C)
                index++;
        }
    }
}
 8000e6e:	e010      	b.n	8000e92 <process_uart_rx+0xd6>
        } else if (index < 7) {
 8000e70:	4b0a      	ldr	r3, [pc, #40]	@ (8000e9c <process_uart_rx+0xe0>)
 8000e72:	881b      	ldrh	r3, [r3, #0]
 8000e74:	2b06      	cmp	r3, #6
 8000e76:	d80c      	bhi.n	8000e92 <process_uart_rx+0xd6>
            if (index > 0 || c == 0x7C)
 8000e78:	4b08      	ldr	r3, [pc, #32]	@ (8000e9c <process_uart_rx+0xe0>)
 8000e7a:	881b      	ldrh	r3, [r3, #0]
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d102      	bne.n	8000e86 <process_uart_rx+0xca>
 8000e80:	79fb      	ldrb	r3, [r7, #7]
 8000e82:	2b7c      	cmp	r3, #124	@ 0x7c
 8000e84:	d105      	bne.n	8000e92 <process_uart_rx+0xd6>
                index++;
 8000e86:	4b05      	ldr	r3, [pc, #20]	@ (8000e9c <process_uart_rx+0xe0>)
 8000e88:	881b      	ldrh	r3, [r3, #0]
 8000e8a:	3301      	adds	r3, #1
 8000e8c:	b29a      	uxth	r2, r3
 8000e8e:	4b03      	ldr	r3, [pc, #12]	@ (8000e9c <process_uart_rx+0xe0>)
 8000e90:	801a      	strh	r2, [r3, #0]
}
 8000e92:	bf00      	nop
 8000e94:	3708      	adds	r7, #8
 8000e96:	46bd      	mov	sp, r7
 8000e98:	bd80      	pop	{r7, pc}
 8000e9a:	bf00      	nop
 8000e9c:	200006f8 	.word	0x200006f8
 8000ea0:	200006fc 	.word	0x200006fc
 8000ea4:	200006ec 	.word	0x200006ec
 8000ea8:	200006ed 	.word	0x200006ed
 8000eac:	200006ee 	.word	0x200006ee
 8000eb0:	200006ef 	.word	0x200006ef
 8000eb4:	200006f0 	.word	0x200006f0

08000eb8 <trace>:

/**
 * @brief Handles graphical operations based on the current mode.
 */
void trace(void) {
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	af00      	add	r7, sp, #0
        ERASE,
        ERASE_ALL,
        CALIBRATE,
    } state_e;

    if (mode == NONE) { // Update position only
 8000ebc:	4b3f      	ldr	r3, [pc, #252]	@ (8000fbc <trace+0x104>)
 8000ebe:	f993 3000 	ldrsb.w	r3, [r3]
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d13b      	bne.n	8000f3e <trace+0x86>
        x -= dx;
 8000ec6:	4b3e      	ldr	r3, [pc, #248]	@ (8000fc0 <trace+0x108>)
 8000ec8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ecc:	b29a      	uxth	r2, r3
 8000ece:	4b3d      	ldr	r3, [pc, #244]	@ (8000fc4 <trace+0x10c>)
 8000ed0:	f993 3000 	ldrsb.w	r3, [r3]
 8000ed4:	b29b      	uxth	r3, r3
 8000ed6:	1ad3      	subs	r3, r2, r3
 8000ed8:	b29b      	uxth	r3, r3
 8000eda:	b21a      	sxth	r2, r3
 8000edc:	4b38      	ldr	r3, [pc, #224]	@ (8000fc0 <trace+0x108>)
 8000ede:	801a      	strh	r2, [r3, #0]
        y -= dy;
 8000ee0:	4b39      	ldr	r3, [pc, #228]	@ (8000fc8 <trace+0x110>)
 8000ee2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ee6:	b29a      	uxth	r2, r3
 8000ee8:	4b38      	ldr	r3, [pc, #224]	@ (8000fcc <trace+0x114>)
 8000eea:	f993 3000 	ldrsb.w	r3, [r3]
 8000eee:	b29b      	uxth	r3, r3
 8000ef0:	1ad3      	subs	r3, r2, r3
 8000ef2:	b29b      	uxth	r3, r3
 8000ef4:	b21a      	sxth	r2, r3
 8000ef6:	4b34      	ldr	r3, [pc, #208]	@ (8000fc8 <trace+0x110>)
 8000ef8:	801a      	strh	r2, [r3, #0]
        if (x < 0) x = 0;
 8000efa:	4b31      	ldr	r3, [pc, #196]	@ (8000fc0 <trace+0x108>)
 8000efc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	da02      	bge.n	8000f0a <trace+0x52>
 8000f04:	4b2e      	ldr	r3, [pc, #184]	@ (8000fc0 <trace+0x108>)
 8000f06:	2200      	movs	r2, #0
 8000f08:	801a      	strh	r2, [r3, #0]
        if (x > 320) x = 320;
 8000f0a:	4b2d      	ldr	r3, [pc, #180]	@ (8000fc0 <trace+0x108>)
 8000f0c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f10:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8000f14:	dd03      	ble.n	8000f1e <trace+0x66>
 8000f16:	4b2a      	ldr	r3, [pc, #168]	@ (8000fc0 <trace+0x108>)
 8000f18:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8000f1c:	801a      	strh	r2, [r3, #0]
        if (y < 0) y = 0;
 8000f1e:	4b2a      	ldr	r3, [pc, #168]	@ (8000fc8 <trace+0x110>)
 8000f20:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	da02      	bge.n	8000f2e <trace+0x76>
 8000f28:	4b27      	ldr	r3, [pc, #156]	@ (8000fc8 <trace+0x110>)
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	801a      	strh	r2, [r3, #0]
        if (y > 240) y = 240;
 8000f2e:	4b26      	ldr	r3, [pc, #152]	@ (8000fc8 <trace+0x110>)
 8000f30:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f34:	2bf0      	cmp	r3, #240	@ 0xf0
 8000f36:	dd02      	ble.n	8000f3e <trace+0x86>
 8000f38:	4b23      	ldr	r3, [pc, #140]	@ (8000fc8 <trace+0x110>)
 8000f3a:	22f0      	movs	r2, #240	@ 0xf0
 8000f3c:	801a      	strh	r2, [r3, #0]
    }

    if (mode == WRITE) {
 8000f3e:	4b1f      	ldr	r3, [pc, #124]	@ (8000fbc <trace+0x104>)
 8000f40:	f993 3000 	ldrsb.w	r3, [r3]
 8000f44:	2b01      	cmp	r3, #1
 8000f46:	d110      	bne.n	8000f6a <trace+0xb2>
        draw(dx, dy, color, size);
 8000f48:	4b1e      	ldr	r3, [pc, #120]	@ (8000fc4 <trace+0x10c>)
 8000f4a:	f993 3000 	ldrsb.w	r3, [r3]
 8000f4e:	4618      	mov	r0, r3
 8000f50:	4b1e      	ldr	r3, [pc, #120]	@ (8000fcc <trace+0x114>)
 8000f52:	f993 3000 	ldrsb.w	r3, [r3]
 8000f56:	4619      	mov	r1, r3
 8000f58:	4b1d      	ldr	r3, [pc, #116]	@ (8000fd0 <trace+0x118>)
 8000f5a:	f993 3000 	ldrsb.w	r3, [r3]
 8000f5e:	461a      	mov	r2, r3
 8000f60:	4b1c      	ldr	r3, [pc, #112]	@ (8000fd4 <trace+0x11c>)
 8000f62:	f993 3000 	ldrsb.w	r3, [r3]
 8000f66:	f000 f837 	bl	8000fd8 <draw>
    }

    if (mode == ERASE) {
 8000f6a:	4b14      	ldr	r3, [pc, #80]	@ (8000fbc <trace+0x104>)
 8000f6c:	f993 3000 	ldrsb.w	r3, [r3]
 8000f70:	2b02      	cmp	r3, #2
 8000f72:	d10d      	bne.n	8000f90 <trace+0xd8>
        draw(dx, dy, 4, size); // Use white to erase
 8000f74:	4b13      	ldr	r3, [pc, #76]	@ (8000fc4 <trace+0x10c>)
 8000f76:	f993 3000 	ldrsb.w	r3, [r3]
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	4b13      	ldr	r3, [pc, #76]	@ (8000fcc <trace+0x114>)
 8000f7e:	f993 3000 	ldrsb.w	r3, [r3]
 8000f82:	4619      	mov	r1, r3
 8000f84:	4b13      	ldr	r3, [pc, #76]	@ (8000fd4 <trace+0x11c>)
 8000f86:	f993 3000 	ldrsb.w	r3, [r3]
 8000f8a:	2204      	movs	r2, #4
 8000f8c:	f000 f824 	bl	8000fd8 <draw>
    }

    if (mode == ERASE_ALL) {
 8000f90:	4b0a      	ldr	r3, [pc, #40]	@ (8000fbc <trace+0x104>)
 8000f92:	f993 3000 	ldrsb.w	r3, [r3]
 8000f96:	2b03      	cmp	r3, #3
 8000f98:	d103      	bne.n	8000fa2 <trace+0xea>
        ILI9341_Fill(ILI9341_COLOR_WHITE); // Clear the screen
 8000f9a:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8000f9e:	f002 f897 	bl	80030d0 <ILI9341_Fill>
    }

    if (mode == CALIBRATE) {
 8000fa2:	4b06      	ldr	r3, [pc, #24]	@ (8000fbc <trace+0x104>)
 8000fa4:	f993 3000 	ldrsb.w	r3, [r3]
 8000fa8:	2b04      	cmp	r3, #4
 8000faa:	d105      	bne.n	8000fb8 <trace+0x100>
        x = 160;
 8000fac:	4b04      	ldr	r3, [pc, #16]	@ (8000fc0 <trace+0x108>)
 8000fae:	22a0      	movs	r2, #160	@ 0xa0
 8000fb0:	801a      	strh	r2, [r3, #0]
        y = 120; // Reset to center
 8000fb2:	4b05      	ldr	r3, [pc, #20]	@ (8000fc8 <trace+0x110>)
 8000fb4:	2278      	movs	r2, #120	@ 0x78
 8000fb6:	801a      	strh	r2, [r3, #0]
    }
}
 8000fb8:	bf00      	nop
 8000fba:	bd80      	pop	{r7, pc}
 8000fbc:	200006f0 	.word	0x200006f0
 8000fc0:	20000000 	.word	0x20000000
 8000fc4:	200006ec 	.word	0x200006ec
 8000fc8:	20000002 	.word	0x20000002
 8000fcc:	200006ed 	.word	0x200006ed
 8000fd0:	200006ee 	.word	0x200006ee
 8000fd4:	200006ef 	.word	0x200006ef

08000fd8 <draw>:
 * @param dx X-axis delta.
 * @param dy Y-axis delta.
 * @param color Drawing color.
 * @param size Line thickness.
 */
void draw(int dx, int dy, int color, int size) {
 8000fd8:	b5b0      	push	{r4, r5, r7, lr}
 8000fda:	b092      	sub	sp, #72	@ 0x48
 8000fdc:	af02      	add	r7, sp, #8
 8000fde:	60f8      	str	r0, [r7, #12]
 8000fe0:	60b9      	str	r1, [r7, #8]
 8000fe2:	607a      	str	r2, [r7, #4]
 8000fe4:	603b      	str	r3, [r7, #0]
    int colors[] = {ILI9341_COLOR_BLACK, ILI9341_COLOR_RED, ILI9341_COLOR_GREEN, ILI9341_COLOR_BLUE, ILI9341_COLOR_WHITE};
 8000fe6:	4b6f      	ldr	r3, [pc, #444]	@ (80011a4 <draw+0x1cc>)
 8000fe8:	f107 0410 	add.w	r4, r7, #16
 8000fec:	461d      	mov	r5, r3
 8000fee:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ff0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000ff2:	682b      	ldr	r3, [r5, #0]
 8000ff4:	6023      	str	r3, [r4, #0]
    int x0, y0, x1, y1;

    int new_x = x - dx;
 8000ff6:	4b6c      	ldr	r3, [pc, #432]	@ (80011a8 <draw+0x1d0>)
 8000ff8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ffc:	461a      	mov	r2, r3
 8000ffe:	68fb      	ldr	r3, [r7, #12]
 8001000:	1ad3      	subs	r3, r2, r3
 8001002:	62fb      	str	r3, [r7, #44]	@ 0x2c
    int new_y = y - dy;
 8001004:	4b69      	ldr	r3, [pc, #420]	@ (80011ac <draw+0x1d4>)
 8001006:	f9b3 3000 	ldrsh.w	r3, [r3]
 800100a:	461a      	mov	r2, r3
 800100c:	68bb      	ldr	r3, [r7, #8]
 800100e:	1ad3      	subs	r3, r2, r3
 8001010:	62bb      	str	r3, [r7, #40]	@ 0x28

    // Boundary check
    if (new_x < 0) new_x = 0;
 8001012:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001014:	2b00      	cmp	r3, #0
 8001016:	da01      	bge.n	800101c <draw+0x44>
 8001018:	2300      	movs	r3, #0
 800101a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (new_x > 320) new_x = 320;
 800101c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800101e:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8001022:	dd02      	ble.n	800102a <draw+0x52>
 8001024:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8001028:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (new_y < 0) new_y = 0;
 800102a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800102c:	2b00      	cmp	r3, #0
 800102e:	da01      	bge.n	8001034 <draw+0x5c>
 8001030:	2300      	movs	r3, #0
 8001032:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (new_y > 240) new_y = 240;
 8001034:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001036:	2bf0      	cmp	r3, #240	@ 0xf0
 8001038:	dd01      	ble.n	800103e <draw+0x66>
 800103a:	23f0      	movs	r3, #240	@ 0xf0
 800103c:	62bb      	str	r3, [r7, #40]	@ 0x28

    for (int i = 0; i < size; i++) {
 800103e:	2300      	movs	r3, #0
 8001040:	627b      	str	r3, [r7, #36]	@ 0x24
 8001042:	e06e      	b.n	8001122 <draw+0x14a>
        x0 = x - i;
 8001044:	4b58      	ldr	r3, [pc, #352]	@ (80011a8 <draw+0x1d0>)
 8001046:	f9b3 3000 	ldrsh.w	r3, [r3]
 800104a:	461a      	mov	r2, r3
 800104c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800104e:	1ad3      	subs	r3, r2, r3
 8001050:	63fb      	str	r3, [r7, #60]	@ 0x3c
        x1 = new_x - i;
 8001052:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001054:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001056:	1ad3      	subs	r3, r2, r3
 8001058:	637b      	str	r3, [r7, #52]	@ 0x34
        y0 = y - i;
 800105a:	4b54      	ldr	r3, [pc, #336]	@ (80011ac <draw+0x1d4>)
 800105c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001060:	461a      	mov	r2, r3
 8001062:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001064:	1ad3      	subs	r3, r2, r3
 8001066:	63bb      	str	r3, [r7, #56]	@ 0x38
        y1 = new_y - i;
 8001068:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800106a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800106c:	1ad3      	subs	r3, r2, r3
 800106e:	633b      	str	r3, [r7, #48]	@ 0x30

        // Boundary check for each point
        if (x0 < 0) x0 = 0;
 8001070:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001072:	2b00      	cmp	r3, #0
 8001074:	da01      	bge.n	800107a <draw+0xa2>
 8001076:	2300      	movs	r3, #0
 8001078:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if (x0 > 320) x0 = 320;
 800107a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800107c:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8001080:	dd02      	ble.n	8001088 <draw+0xb0>
 8001082:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8001086:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if (y0 < 0) y0 = 0;
 8001088:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800108a:	2b00      	cmp	r3, #0
 800108c:	da01      	bge.n	8001092 <draw+0xba>
 800108e:	2300      	movs	r3, #0
 8001090:	63bb      	str	r3, [r7, #56]	@ 0x38
        if (y0 > 240) y0 = 240;
 8001092:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001094:	2bf0      	cmp	r3, #240	@ 0xf0
 8001096:	dd01      	ble.n	800109c <draw+0xc4>
 8001098:	23f0      	movs	r3, #240	@ 0xf0
 800109a:	63bb      	str	r3, [r7, #56]	@ 0x38
        if (x1 < 0) x1 = 0;
 800109c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800109e:	2b00      	cmp	r3, #0
 80010a0:	da01      	bge.n	80010a6 <draw+0xce>
 80010a2:	2300      	movs	r3, #0
 80010a4:	637b      	str	r3, [r7, #52]	@ 0x34
        if (x1 > 320) x1 = 320;
 80010a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80010a8:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80010ac:	dd02      	ble.n	80010b4 <draw+0xdc>
 80010ae:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 80010b2:	637b      	str	r3, [r7, #52]	@ 0x34
        if (y1 < 0) y1 = 0;
 80010b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	da01      	bge.n	80010be <draw+0xe6>
 80010ba:	2300      	movs	r3, #0
 80010bc:	633b      	str	r3, [r7, #48]	@ 0x30
        if (y1 > 240) y1 = 240;
 80010be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80010c0:	2bf0      	cmp	r3, #240	@ 0xf0
 80010c2:	dd01      	ble.n	80010c8 <draw+0xf0>
 80010c4:	23f0      	movs	r3, #240	@ 0xf0
 80010c6:	633b      	str	r3, [r7, #48]	@ 0x30

        // Draw lines
        ILI9341_DrawLine(x0, y, x1, new_y, colors[color]);
 80010c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80010ca:	b298      	uxth	r0, r3
 80010cc:	4b37      	ldr	r3, [pc, #220]	@ (80011ac <draw+0x1d4>)
 80010ce:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010d2:	b299      	uxth	r1, r3
 80010d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80010d6:	b29a      	uxth	r2, r3
 80010d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80010da:	b29c      	uxth	r4, r3
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	009b      	lsls	r3, r3, #2
 80010e0:	3340      	adds	r3, #64	@ 0x40
 80010e2:	443b      	add	r3, r7
 80010e4:	f853 3c30 	ldr.w	r3, [r3, #-48]
 80010e8:	b29b      	uxth	r3, r3
 80010ea:	9300      	str	r3, [sp, #0]
 80010ec:	4623      	mov	r3, r4
 80010ee:	f002 f8a7 	bl	8003240 <ILI9341_DrawLine>
        ILI9341_DrawLine(x, y0, new_x, y1, colors[color]);
 80010f2:	4b2d      	ldr	r3, [pc, #180]	@ (80011a8 <draw+0x1d0>)
 80010f4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010f8:	b298      	uxth	r0, r3
 80010fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80010fc:	b299      	uxth	r1, r3
 80010fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001100:	b29a      	uxth	r2, r3
 8001102:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001104:	b29c      	uxth	r4, r3
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	009b      	lsls	r3, r3, #2
 800110a:	3340      	adds	r3, #64	@ 0x40
 800110c:	443b      	add	r3, r7
 800110e:	f853 3c30 	ldr.w	r3, [r3, #-48]
 8001112:	b29b      	uxth	r3, r3
 8001114:	9300      	str	r3, [sp, #0]
 8001116:	4623      	mov	r3, r4
 8001118:	f002 f892 	bl	8003240 <ILI9341_DrawLine>
    for (int i = 0; i < size; i++) {
 800111c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800111e:	3301      	adds	r3, #1
 8001120:	627b      	str	r3, [r7, #36]	@ 0x24
 8001122:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001124:	683b      	ldr	r3, [r7, #0]
 8001126:	429a      	cmp	r2, r3
 8001128:	db8c      	blt.n	8001044 <draw+0x6c>
    }

    x -= dx; // Update position
 800112a:	4b1f      	ldr	r3, [pc, #124]	@ (80011a8 <draw+0x1d0>)
 800112c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001130:	b29a      	uxth	r2, r3
 8001132:	68fb      	ldr	r3, [r7, #12]
 8001134:	b29b      	uxth	r3, r3
 8001136:	1ad3      	subs	r3, r2, r3
 8001138:	b29b      	uxth	r3, r3
 800113a:	b21a      	sxth	r2, r3
 800113c:	4b1a      	ldr	r3, [pc, #104]	@ (80011a8 <draw+0x1d0>)
 800113e:	801a      	strh	r2, [r3, #0]
    y -= dy;
 8001140:	4b1a      	ldr	r3, [pc, #104]	@ (80011ac <draw+0x1d4>)
 8001142:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001146:	b29a      	uxth	r2, r3
 8001148:	68bb      	ldr	r3, [r7, #8]
 800114a:	b29b      	uxth	r3, r3
 800114c:	1ad3      	subs	r3, r2, r3
 800114e:	b29b      	uxth	r3, r3
 8001150:	b21a      	sxth	r2, r3
 8001152:	4b16      	ldr	r3, [pc, #88]	@ (80011ac <draw+0x1d4>)
 8001154:	801a      	strh	r2, [r3, #0]

    // Final boundary check
    if (x < 0) x = 0;
 8001156:	4b14      	ldr	r3, [pc, #80]	@ (80011a8 <draw+0x1d0>)
 8001158:	f9b3 3000 	ldrsh.w	r3, [r3]
 800115c:	2b00      	cmp	r3, #0
 800115e:	da02      	bge.n	8001166 <draw+0x18e>
 8001160:	4b11      	ldr	r3, [pc, #68]	@ (80011a8 <draw+0x1d0>)
 8001162:	2200      	movs	r2, #0
 8001164:	801a      	strh	r2, [r3, #0]
    if (x > 320) x = 320;
 8001166:	4b10      	ldr	r3, [pc, #64]	@ (80011a8 <draw+0x1d0>)
 8001168:	f9b3 3000 	ldrsh.w	r3, [r3]
 800116c:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8001170:	dd03      	ble.n	800117a <draw+0x1a2>
 8001172:	4b0d      	ldr	r3, [pc, #52]	@ (80011a8 <draw+0x1d0>)
 8001174:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8001178:	801a      	strh	r2, [r3, #0]
    if (y < 0) y = 0;
 800117a:	4b0c      	ldr	r3, [pc, #48]	@ (80011ac <draw+0x1d4>)
 800117c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001180:	2b00      	cmp	r3, #0
 8001182:	da02      	bge.n	800118a <draw+0x1b2>
 8001184:	4b09      	ldr	r3, [pc, #36]	@ (80011ac <draw+0x1d4>)
 8001186:	2200      	movs	r2, #0
 8001188:	801a      	strh	r2, [r3, #0]
    if (y > 240) y = 240;
 800118a:	4b08      	ldr	r3, [pc, #32]	@ (80011ac <draw+0x1d4>)
 800118c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001190:	2bf0      	cmp	r3, #240	@ 0xf0
 8001192:	dd02      	ble.n	800119a <draw+0x1c2>
 8001194:	4b05      	ldr	r3, [pc, #20]	@ (80011ac <draw+0x1d4>)
 8001196:	22f0      	movs	r2, #240	@ 0xf0
 8001198:	801a      	strh	r2, [r3, #0]
}
 800119a:	bf00      	nop
 800119c:	3740      	adds	r7, #64	@ 0x40
 800119e:	46bd      	mov	sp, r7
 80011a0:	bdb0      	pop	{r4, r5, r7, pc}
 80011a2:	bf00      	nop
 80011a4:	0800b388 	.word	0x0800b388
 80011a8:	20000000 	.word	0x20000000
 80011ac:	20000002 	.word	0x20000002

080011b0 <main>:

/**
 * @brief Main function to initialize peripherals and handle tasks.
 */
int main(void) {
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b082      	sub	sp, #8
 80011b4:	af02      	add	r7, sp, #8
    HAL_Init(); // Initialize the HAL layer.
 80011b6:	f002 f923 	bl	8003400 <HAL_Init>

    // Initialize UART2 at 115200 baud (92 kbits/s). PA2: Tx, PA3: Rx.
    UART_init(UART2_ID, 115200);
 80011ba:	f44f 31e1 	mov.w	r1, #115200	@ 0x1c200
 80011be:	2001      	movs	r0, #1
 80011c0:	f000 ff98 	bl	80020f4 <UART_init>

    // Redirect printf outputs to UART2.
    SYS_set_std_usart(UART2_ID, UART2_ID, UART2_ID);
 80011c4:	2201      	movs	r2, #1
 80011c6:	2101      	movs	r1, #1
 80011c8:	2001      	movs	r0, #1
 80011ca:	f000 fcfd 	bl	8001bc8 <SYS_set_std_usart>
    printf("Starting...\n");
 80011ce:	4811      	ldr	r0, [pc, #68]	@ (8001214 <main+0x64>)
 80011d0:	f004 faf6 	bl	80057c0 <puts>

    // Initialize the GPIO port for the green LED.
    BSP_GPIO_PinCfg(LED_GREEN_GPIO, LED_GREEN_PIN, GPIO_MODE_OUTPUT_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 80011d4:	2303      	movs	r3, #3
 80011d6:	9300      	str	r3, [sp, #0]
 80011d8:	2300      	movs	r3, #0
 80011da:	2201      	movs	r2, #1
 80011dc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80011e0:	480d      	ldr	r0, [pc, #52]	@ (8001218 <main+0x68>)
 80011e2:	f000 fa0b 	bl	80015fc <BSP_GPIO_PinCfg>

    // Initialize the GPIO port for the blue button.
    BSP_GPIO_PinCfg(BLUE_BUTTON_GPIO, BLUE_BUTTON_PIN, GPIO_MODE_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 80011e6:	2303      	movs	r3, #3
 80011e8:	9300      	str	r3, [sp, #0]
 80011ea:	2301      	movs	r3, #1
 80011ec:	2200      	movs	r2, #0
 80011ee:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80011f2:	480a      	ldr	r0, [pc, #40]	@ (800121c <main+0x6c>)
 80011f4:	f000 fa02 	bl	80015fc <BSP_GPIO_PinCfg>

    // Add process_ms to the list of SysTick callbacks.
    Systick_add_callback_function(&process_ms);
 80011f8:	4809      	ldr	r0, [pc, #36]	@ (8001220 <main+0x70>)
 80011fa:	f001 fd11 	bl	8002c20 <Systick_add_callback_function>

    // Initialize the ILI9341 screen.
    ILI9341_Init();
 80011fe:	f001 fd39 	bl	8002c74 <ILI9341_Init>
    ILI9341_Fill(ILI9341_COLOR_WHITE); // Clear the screen
 8001202:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8001206:	f001 ff63 	bl	80030d0 <ILI9341_Fill>

    // Initialize the LED matrix.
    LED_MATRIX_init();
 800120a:	f000 f80b 	bl	8001224 <LED_MATRIX_init>

    // Main loop
    while (1) {
        process_uart_rx(); // Handle incoming UART data
 800120e:	f7ff fdd5 	bl	8000dbc <process_uart_rx>
 8001212:	e7fc      	b.n	800120e <main+0x5e>
 8001214:	0800b39c 	.word	0x0800b39c
 8001218:	40011000 	.word	0x40011000
 800121c:	40010800 	.word	0x40010800
 8001220:	08000d99 	.word	0x08000d99

08001224 <LED_MATRIX_init>:
#define RES     200

#define OUTPUT(x)	HAL_GPIO_WritePin(LED_MATRIX_PORT_DATA, LED_MATRIX_PIN_DATA, x)

void LED_MATRIX_init(void)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b082      	sub	sp, #8
 8001228:	af02      	add	r7, sp, #8
	BSP_GPIO_PinCfg(LED_MATRIX_PORT_DATA, LED_MATRIX_PIN_DATA, GPIO_MODE_OUTPUT_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 800122a:	2303      	movs	r3, #3
 800122c:	9300      	str	r3, [sp, #0]
 800122e:	2300      	movs	r3, #0
 8001230:	2201      	movs	r2, #1
 8001232:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001236:	4803      	ldr	r0, [pc, #12]	@ (8001244 <LED_MATRIX_init+0x20>)
 8001238:	f000 f9e0 	bl	80015fc <BSP_GPIO_PinCfg>
}
 800123c:	bf00      	nop
 800123e:	46bd      	mov	sp, r7
 8001240:	bd80      	pop	{r7, pc}
 8001242:	bf00      	nop
 8001244:	40010c00 	.word	0x40010c00

08001248 <LED_MATRIX_color>:
	pixels[0] = 0x100010;
	LED_MATRIX_display(pixels, 1);

}

void LED_MATRIX_color(int color){
 8001248:	b5b0      	push	{r4, r5, r7, lr}
 800124a:	b088      	sub	sp, #32
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]

	LED_MATRIX_init();
 8001250:	f7ff ffe8 	bl	8001224 <LED_MATRIX_init>
	uint32_t pixels[1];
	uint32_t colors[5] = {COLOR_BLACK, COLOR_RED, COLOR_BLUE, COLOR_GREEN, 0x45734D };
 8001254:	4b0c      	ldr	r3, [pc, #48]	@ (8001288 <LED_MATRIX_color+0x40>)
 8001256:	f107 0408 	add.w	r4, r7, #8
 800125a:	461d      	mov	r5, r3
 800125c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800125e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001260:	682b      	ldr	r3, [r5, #0]
 8001262:	6023      	str	r3, [r4, #0]
	pixels[0] = colors[color];
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	009b      	lsls	r3, r3, #2
 8001268:	3320      	adds	r3, #32
 800126a:	443b      	add	r3, r7
 800126c:	f853 3c18 	ldr.w	r3, [r3, #-24]
 8001270:	61fb      	str	r3, [r7, #28]
	LED_MATRIX_display(pixels, 1);
 8001272:	f107 031c 	add.w	r3, r7, #28
 8001276:	2101      	movs	r1, #1
 8001278:	4618      	mov	r0, r3
 800127a:	f000 f807 	bl	800128c <LED_MATRIX_display>

}
 800127e:	bf00      	nop
 8001280:	3720      	adds	r7, #32
 8001282:	46bd      	mov	sp, r7
 8001284:	bdb0      	pop	{r4, r5, r7, pc}
 8001286:	bf00      	nop
 8001288:	0800b3a8 	.word	0x0800b3a8

0800128c <LED_MATRIX_display>:
 * 			La dure d'excution de cette fonction est de l'ordre de 2,5ms. Dure pendant laquelle aucune interruption ne peut survenir !!!
 * @param 	pixels est un tableau de 64 cases absolument...
 * @note	attention, le tableau de pixels correspond aux leds dans l'ordre o elles sont cbles. Sur la matrice 8x8, elles sont relies en serpentin ! (et non en recommancant  gauche  chaque nouvelle ligne)...
 */
void LED_MATRIX_display(uint32_t * pixels, uint8_t size)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b084      	sub	sp, #16
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
 8001294:	460b      	mov	r3, r1
 8001296:	70fb      	strb	r3, [r7, #3]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001298:	b672      	cpsid	i
}
 800129a:	bf00      	nop
	uint8_t i;
	__disable_irq();
	LED_MATRIX_reset();
 800129c:	f000 f81e 	bl	80012dc <LED_MATRIX_reset>
	for(i=0;i<size;i++)
 80012a0:	2300      	movs	r3, #0
 80012a2:	73fb      	strb	r3, [r7, #15]
 80012a4:	e00d      	b.n	80012c2 <LED_MATRIX_display+0x36>
		WS2812S_send_pixel(pixels[i], LED_MATRIX_PIN_DATA, (uint32_t *)&LED_MATRIX_PORT_DATA->BSRR);
 80012a6:	7bfb      	ldrb	r3, [r7, #15]
 80012a8:	009b      	lsls	r3, r3, #2
 80012aa:	687a      	ldr	r2, [r7, #4]
 80012ac:	4413      	add	r3, r2
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	4a09      	ldr	r2, [pc, #36]	@ (80012d8 <LED_MATRIX_display+0x4c>)
 80012b2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80012b6:	4618      	mov	r0, r3
 80012b8:	f000 f848 	bl	800134c <WS2812S_send_pixel_for_chinese_clone_STM32>
	for(i=0;i<size;i++)
 80012bc:	7bfb      	ldrb	r3, [r7, #15]
 80012be:	3301      	adds	r3, #1
 80012c0:	73fb      	strb	r3, [r7, #15]
 80012c2:	7bfa      	ldrb	r2, [r7, #15]
 80012c4:	78fb      	ldrb	r3, [r7, #3]
 80012c6:	429a      	cmp	r2, r3
 80012c8:	d3ed      	bcc.n	80012a6 <LED_MATRIX_display+0x1a>
  __ASM volatile ("cpsie i" : : : "memory");
 80012ca:	b662      	cpsie	i
}
 80012cc:	bf00      	nop
	__enable_irq();
}
 80012ce:	bf00      	nop
 80012d0:	3710      	adds	r7, #16
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bd80      	pop	{r7, pc}
 80012d6:	bf00      	nop
 80012d8:	40010c10 	.word	0x40010c10

080012dc <LED_MATRIX_reset>:
	for(i=0;i<size;i++)
		WS2812S_send_pixel(pixel, LED_MATRIX_PIN_DATA, (uint32_t *)&LED_MATRIX_PORT_DATA->BSRR);
	__enable_irq();
}

void LED_MATRIX_reset(void){
 80012dc:	b580      	push	{r7, lr}
 80012de:	af00      	add	r7, sp, #0

	int i;
	OUTPUT(0);
 80012e0:	2200      	movs	r2, #0
 80012e2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80012e6:	4804      	ldr	r0, [pc, #16]	@ (80012f8 <LED_MATRIX_reset+0x1c>)
 80012e8:	f002 fc24 	bl	8003b34 <HAL_GPIO_WritePin>
	Delay_us(100);
 80012ec:	2064      	movs	r0, #100	@ 0x64
 80012ee:	f7fe ff39 	bl	8000164 <Delay_us>
	//for(i = 0; i < RES; i++);	//Utilisez cette fonction et regle RES si la fonction Delay_us n'est pas disponible.
}
 80012f2:	bf00      	nop
 80012f4:	bd80      	pop	{r7, pc}
 80012f6:	bf00      	nop
 80012f8:	40010c00 	.word	0x40010c00

080012fc <WS2812S_send_pixel>:
  .section  .text.User_section

  .global WS2812S_send_pixel
  WS2812S_send_pixel:
  //R0 : pixel
  	STMDB SP! ,{R4-R7}
 80012fc:	e92d 00f0 	stmdb	sp!, {r4, r5, r6, r7}
  //R1 : GPIO_PIN_X	: c'est la valeur  inscrire dans le registre BSRR pour mettre  1 le port demand
  //R2 : Adresse du registre BSRR du GPIO concern

	LSL R5, R1, #16	//R5 est la valeur  inscrire dans le registre BSRR pour mettre  0 le port demand
 8001300:	ea4f 4501 	mov.w	r5, r1, lsl #16
	MOV R3, #23
 8001304:	f04f 0317 	mov.w	r3, #23

08001308 <loop>:
	loop:

		LSR R4, R0, R3
 8001308:	fa20 f403 	lsr.w	r4, r0, r3
		ANDS R4, R4, #1
 800130c:	f014 0401 	ands.w	r4, r4, #1
		BEQ write0
 8001310:	d00a      	beq.n	8001328 <write0>

08001312 <write1>:
		write1:
			STR R1, [R2]
 8001312:	6011      	str	r1, [r2, #0]
			MOV R7, #T1H
 8001314:	f04f 0708 	mov.w	r7, #8

08001318 <loop1h>:
			loop1h:
				SUBS R7, #1
 8001318:	3f01      	subs	r7, #1
				BNE loop1h
 800131a:	d1fd      	bne.n	8001318 <loop1h>
			STR R5, [R2]
 800131c:	6015      	str	r5, [r2, #0]
			MOV R7, #T1L
 800131e:	f04f 0703 	mov.w	r7, #3

08001322 <loop1l>:
			loop1l:
				SUBS R7, #1
 8001322:	3f01      	subs	r7, #1
				BNE loop1l
 8001324:	d1fd      	bne.n	8001322 <loop1l>
			B end_loop
 8001326:	e00a      	b.n	800133e <end_loop>

08001328 <write0>:
		write0:
			STR R1, [R2]
 8001328:	6011      	str	r1, [r2, #0]
			MOV R7, #T0H
 800132a:	f04f 0704 	mov.w	r7, #4

0800132e <loop0h>:
			loop0h:
				SUBS R7, #1
 800132e:	3f01      	subs	r7, #1
				BNE loop0h
 8001330:	d1fd      	bne.n	800132e <loop0h>
			STR R5, [R2]
 8001332:	6015      	str	r5, [r2, #0]
			MOV R7, #T0L
 8001334:	f04f 0706 	mov.w	r7, #6

08001338 <loop0l>:
			loop0l:
				SUBS R7, #1
 8001338:	3f01      	subs	r7, #1
				BNE loop0l
 800133a:	d1fd      	bne.n	8001338 <loop0l>
			B end_loop
 800133c:	e7ff      	b.n	800133e <end_loop>

0800133e <end_loop>:
		end_loop:
		SUB R3, #1
 800133e:	f1a3 0301 	sub.w	r3, r3, #1
		CMP R3, #-1
 8001342:	f1b3 3fff 	cmp.w	r3, #4294967295
	BNE loop
 8001346:	d1df      	bne.n	8001308 <loop>

	LDMIA SP! ,{R4-R7}
 8001348:	bcf0      	pop	{r4, r5, r6, r7}
	BX LR
 800134a:	4770      	bx	lr

0800134c <WS2812S_send_pixel_for_chinese_clone_STM32>:


  .global WS2812S_send_pixel_for_chinese_clone_STM32
  WS2812S_send_pixel_for_chinese_clone_STM32:
  //R0 : pixel
  	STMDB SP! ,{R4-R7}
 800134c:	e92d 00f0 	stmdb	sp!, {r4, r5, r6, r7}
  //R1 : GPIO_PIN_X	: c'est la valeur  inscrire dans le registre BSRR pour mettre  1 le port demand
  //R2 : Adresse du registre BSRR du GPIO concern

	LSL R5, R1, #16	//R5 est la valeur  inscrire dans le registre BSRR pour mettre  0 le port demand
 8001350:	ea4f 4501 	mov.w	r5, r1, lsl #16
	MOV R3, #23
 8001354:	f04f 0317 	mov.w	r3, #23

08001358 <cloop>:
	cloop:

		LSR R4, R0, R3
 8001358:	fa20 f403 	lsr.w	r4, r0, r3
		ANDS R4, R4, #1
 800135c:	f014 0401 	ands.w	r4, r4, #1
		BEQ cwrite0
 8001360:	d040      	beq.n	80013e4 <cwrite0>

08001362 <cwrite1>:
		cwrite1:
			STR R1, [R2]
 8001362:	6011      	str	r1, [r2, #0]
			MOV R7, #T1H
 8001364:	f04f 0708 	mov.w	r7, #8

			SUBS R7, #1
 8001368:	3f01      	subs	r7, #1
			NOP
 800136a:	bf00      	nop
			NOP
 800136c:	bf00      	nop
			NOP
 800136e:	bf00      	nop
			NOP
 8001370:	bf00      	nop
			NOP
 8001372:	bf00      	nop
			NOP
 8001374:	bf00      	nop
			NOP
 8001376:	bf00      	nop
			NOP
 8001378:	bf00      	nop
			NOP
 800137a:	bf00      	nop
			NOP
 800137c:	bf00      	nop
			NOP
 800137e:	bf00      	nop
			NOP
 8001380:	bf00      	nop
			NOP
 8001382:	bf00      	nop
			NOP
 8001384:	bf00      	nop
			NOP
 8001386:	bf00      	nop
			NOP
 8001388:	bf00      	nop
			NOP
 800138a:	bf00      	nop
			NOP
 800138c:	bf00      	nop
			NOP
 800138e:	bf00      	nop
			NOP
 8001390:	bf00      	nop
			NOP
 8001392:	bf00      	nop
			NOP
 8001394:	bf00      	nop
			NOP
 8001396:	bf00      	nop
			NOP
 8001398:	bf00      	nop
			NOP
 800139a:	bf00      	nop
			NOP
 800139c:	bf00      	nop
			NOP
 800139e:	bf00      	nop
			NOP
 80013a0:	bf00      	nop
			NOP
 80013a2:	bf00      	nop
			NOP
 80013a4:	bf00      	nop
			NOP
 80013a6:	bf00      	nop
			NOP
 80013a8:	bf00      	nop
			NOP
 80013aa:	bf00      	nop
			NOP
 80013ac:	bf00      	nop
			NOP
 80013ae:	bf00      	nop
			NOP
 80013b0:	bf00      	nop
			NOP
 80013b2:	bf00      	nop
			NOP
 80013b4:	bf00      	nop
			NOP
 80013b6:	bf00      	nop
			NOP
 80013b8:	bf00      	nop
			NOP
 80013ba:	bf00      	nop
			NOP
 80013bc:	bf00      	nop
			STR R5, [R2]
 80013be:	6015      	str	r5, [r2, #0]
			MOV R7, #T1L
 80013c0:	f04f 0703 	mov.w	r7, #3

			SUBS R7, #1
 80013c4:	3f01      	subs	r7, #1
			NOP
 80013c6:	bf00      	nop
			NOP
 80013c8:	bf00      	nop
			NOP
 80013ca:	bf00      	nop
			NOP
 80013cc:	bf00      	nop
			NOP
 80013ce:	bf00      	nop
			NOP
 80013d0:	bf00      	nop
			NOP
 80013d2:	bf00      	nop
			NOP
 80013d4:	bf00      	nop
			NOP
 80013d6:	bf00      	nop
			NOP
 80013d8:	bf00      	nop
			NOP
 80013da:	bf00      	nop
			NOP
 80013dc:	bf00      	nop
			NOP
 80013de:	bf00      	nop
			NOP
 80013e0:	bf00      	nop
			B cend_loop
 80013e2:	e033      	b.n	800144c <cend_loop>

080013e4 <cwrite0>:
		cwrite0:
			STR R1, [R2]
 80013e4:	6011      	str	r1, [r2, #0]
			MOV R7, #T0H
 80013e6:	f04f 0704 	mov.w	r7, #4

			SUBS R7, #1
 80013ea:	3f01      	subs	r7, #1
			NOP
 80013ec:	bf00      	nop
			NOP
 80013ee:	bf00      	nop
			NOP
 80013f0:	bf00      	nop
			NOP
 80013f2:	bf00      	nop
			NOP
 80013f4:	bf00      	nop
			NOP
 80013f6:	bf00      	nop
			NOP
 80013f8:	bf00      	nop
			NOP
 80013fa:	bf00      	nop
			NOP
 80013fc:	bf00      	nop
			NOP
 80013fe:	bf00      	nop
			NOP
 8001400:	bf00      	nop
			NOP
 8001402:	bf00      	nop
			NOP
 8001404:	bf00      	nop
			NOP
 8001406:	bf00      	nop
			NOP
 8001408:	bf00      	nop
			NOP
 800140a:	bf00      	nop
			STR R5, [R2]
 800140c:	6015      	str	r5, [r2, #0]
			MOV R7, #T0L
 800140e:	f04f 0706 	mov.w	r7, #6

			SUBS R7, #1
 8001412:	3f01      	subs	r7, #1
			NOP
 8001414:	bf00      	nop
			NOP
 8001416:	bf00      	nop
			NOP
 8001418:	bf00      	nop
			NOP
 800141a:	bf00      	nop
			NOP
 800141c:	bf00      	nop
			NOP
 800141e:	bf00      	nop
			NOP
 8001420:	bf00      	nop
			NOP
 8001422:	bf00      	nop
			NOP
 8001424:	bf00      	nop
			NOP
 8001426:	bf00      	nop
			NOP
 8001428:	bf00      	nop
			NOP
 800142a:	bf00      	nop
			NOP
 800142c:	bf00      	nop
			NOP
 800142e:	bf00      	nop
			NOP
 8001430:	bf00      	nop
			NOP
 8001432:	bf00      	nop
			NOP
 8001434:	bf00      	nop
			NOP
 8001436:	bf00      	nop
			NOP
 8001438:	bf00      	nop
			NOP
 800143a:	bf00      	nop
			NOP
 800143c:	bf00      	nop
			NOP
 800143e:	bf00      	nop
			NOP
 8001440:	bf00      	nop
			NOP
 8001442:	bf00      	nop
			NOP
 8001444:	bf00      	nop
			NOP
 8001446:	bf00      	nop
			NOP
 8001448:	bf00      	nop
			B cend_loop
 800144a:	e7ff      	b.n	800144c <cend_loop>

0800144c <cend_loop>:
		cend_loop:
		SUB R3, #1
 800144c:	f1a3 0301 	sub.w	r3, r3, #1
		CMP R3, #-1
 8001450:	f1b3 3fff 	cmp.w	r3, #4294967295
	BNE cloop
 8001454:	d180      	bne.n	8001358 <cloop>

	LDMIA SP! ,{R4-R7}
 8001456:	bcf0      	pop	{r4, r5, r6, r7}
	BX LR
 8001458:	4770      	bx	lr
	...

0800145c <EXTI_call>:

/*
 * pin vaut GPIO_PIN_x
 */
static void EXTI_call(uint8_t pin_number)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b084      	sub	sp, #16
 8001460:	af00      	add	r7, sp, #0
 8001462:	4603      	mov	r3, r0
 8001464:	71fb      	strb	r3, [r7, #7]
	uint16_t gpio_pin;
	gpio_pin = (uint16_t)(1) << (uint16_t)(pin_number);
 8001466:	79fb      	ldrb	r3, [r7, #7]
 8001468:	2201      	movs	r2, #1
 800146a:	fa02 f303 	lsl.w	r3, r2, r3
 800146e:	81fb      	strh	r3, [r7, #14]
	if(__HAL_GPIO_EXTI_GET_IT(gpio_pin))
 8001470:	4b10      	ldr	r3, [pc, #64]	@ (80014b4 <EXTI_call+0x58>)
 8001472:	695a      	ldr	r2, [r3, #20]
 8001474:	89fb      	ldrh	r3, [r7, #14]
 8001476:	4013      	ands	r3, r2
 8001478:	2b00      	cmp	r3, #0
 800147a:	d016      	beq.n	80014aa <EXTI_call+0x4e>
	{
		__HAL_GPIO_EXTI_CLEAR_IT(gpio_pin);
 800147c:	4a0d      	ldr	r2, [pc, #52]	@ (80014b4 <EXTI_call+0x58>)
 800147e:	89fb      	ldrh	r3, [r7, #14]
 8001480:	6153      	str	r3, [r2, #20]
		if(enables & gpio_pin)
 8001482:	4b0d      	ldr	r3, [pc, #52]	@ (80014b8 <EXTI_call+0x5c>)
 8001484:	881a      	ldrh	r2, [r3, #0]
 8001486:	89fb      	ldrh	r3, [r7, #14]
 8001488:	4013      	ands	r3, r2
 800148a:	b29b      	uxth	r3, r3
 800148c:	2b00      	cmp	r3, #0
 800148e:	d00c      	beq.n	80014aa <EXTI_call+0x4e>
		{
			if(callbacks[pin_number])
 8001490:	79fb      	ldrb	r3, [r7, #7]
 8001492:	4a0a      	ldr	r2, [pc, #40]	@ (80014bc <EXTI_call+0x60>)
 8001494:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001498:	2b00      	cmp	r3, #0
 800149a:	d006      	beq.n	80014aa <EXTI_call+0x4e>
				(*callbacks[pin_number])(gpio_pin);
 800149c:	79fb      	ldrb	r3, [r7, #7]
 800149e:	4a07      	ldr	r2, [pc, #28]	@ (80014bc <EXTI_call+0x60>)
 80014a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014a4:	89fa      	ldrh	r2, [r7, #14]
 80014a6:	4610      	mov	r0, r2
 80014a8:	4798      	blx	r3
		}
	}
}
 80014aa:	bf00      	nop
 80014ac:	3710      	adds	r7, #16
 80014ae:	46bd      	mov	sp, r7
 80014b0:	bd80      	pop	{r7, pc}
 80014b2:	bf00      	nop
 80014b4:	40010400 	.word	0x40010400
 80014b8:	20000744 	.word	0x20000744
 80014bc:	20000704 	.word	0x20000704

080014c0 <EXTI0_IRQHandler>:



void EXTI0_IRQHandler(void)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	af00      	add	r7, sp, #0
	EXTI_call(0);
 80014c4:	2000      	movs	r0, #0
 80014c6:	f7ff ffc9 	bl	800145c <EXTI_call>
}
 80014ca:	bf00      	nop
 80014cc:	bd80      	pop	{r7, pc}

080014ce <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 80014ce:	b580      	push	{r7, lr}
 80014d0:	af00      	add	r7, sp, #0
	EXTI_call(1);
 80014d2:	2001      	movs	r0, #1
 80014d4:	f7ff ffc2 	bl	800145c <EXTI_call>
}
 80014d8:	bf00      	nop
 80014da:	bd80      	pop	{r7, pc}

080014dc <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	af00      	add	r7, sp, #0
	EXTI_call(2);
 80014e0:	2002      	movs	r0, #2
 80014e2:	f7ff ffbb 	bl	800145c <EXTI_call>
}
 80014e6:	bf00      	nop
 80014e8:	bd80      	pop	{r7, pc}

080014ea <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void)
{
 80014ea:	b580      	push	{r7, lr}
 80014ec:	af00      	add	r7, sp, #0
	EXTI_call(3);
 80014ee:	2003      	movs	r0, #3
 80014f0:	f7ff ffb4 	bl	800145c <EXTI_call>
}
 80014f4:	bf00      	nop
 80014f6:	bd80      	pop	{r7, pc}

080014f8 <EXTI4_IRQHandler>:

void EXTI4_IRQHandler(void)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	af00      	add	r7, sp, #0
	EXTI_call(4);
 80014fc:	2004      	movs	r0, #4
 80014fe:	f7ff ffad 	bl	800145c <EXTI_call>
}
 8001502:	bf00      	nop
 8001504:	bd80      	pop	{r7, pc}

08001506 <EXTI9_5_IRQHandler>:


void EXTI9_5_IRQHandler(void)
{
 8001506:	b580      	push	{r7, lr}
 8001508:	af00      	add	r7, sp, #0
	EXTI_call(5);
 800150a:	2005      	movs	r0, #5
 800150c:	f7ff ffa6 	bl	800145c <EXTI_call>
	EXTI_call(6);
 8001510:	2006      	movs	r0, #6
 8001512:	f7ff ffa3 	bl	800145c <EXTI_call>
	EXTI_call(7);
 8001516:	2007      	movs	r0, #7
 8001518:	f7ff ffa0 	bl	800145c <EXTI_call>
	EXTI_call(8);
 800151c:	2008      	movs	r0, #8
 800151e:	f7ff ff9d 	bl	800145c <EXTI_call>
	EXTI_call(9);
 8001522:	2009      	movs	r0, #9
 8001524:	f7ff ff9a 	bl	800145c <EXTI_call>
}
 8001528:	bf00      	nop
 800152a:	bd80      	pop	{r7, pc}

0800152c <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	af00      	add	r7, sp, #0
	EXTI_call(10);
 8001530:	200a      	movs	r0, #10
 8001532:	f7ff ff93 	bl	800145c <EXTI_call>
	EXTI_call(11);
 8001536:	200b      	movs	r0, #11
 8001538:	f7ff ff90 	bl	800145c <EXTI_call>
	EXTI_call(12);
 800153c:	200c      	movs	r0, #12
 800153e:	f7ff ff8d 	bl	800145c <EXTI_call>
	EXTI_call(13);
 8001542:	200d      	movs	r0, #13
 8001544:	f7ff ff8a 	bl	800145c <EXTI_call>
	EXTI_call(14);
 8001548:	200e      	movs	r0, #14
 800154a:	f7ff ff87 	bl	800145c <EXTI_call>
	EXTI_call(15);
 800154e:	200f      	movs	r0, #15
 8001550:	f7ff ff84 	bl	800145c <EXTI_call>
}
 8001554:	bf00      	nop
 8001556:	bd80      	pop	{r7, pc}

08001558 <BSP_GPIO_Enable>:
 * @brief	Configuration des entrees/sorties des broches du microcontroleur.
 * @func	void BSP_GPIO_Enable(void)
 * @post	Activation des horloges des peripheriques GPIO
 */
void BSP_GPIO_Enable(void)
{
 8001558:	b480      	push	{r7}
 800155a:	b087      	sub	sp, #28
 800155c:	af00      	add	r7, sp, #0
	//Activation des horloges des peripheriques GPIOx
	__HAL_RCC_GPIOA_CLK_ENABLE(); // Now defined in macros : stm32f1_hal_rcc.h (417)
 800155e:	4b26      	ldr	r3, [pc, #152]	@ (80015f8 <BSP_GPIO_Enable+0xa0>)
 8001560:	699b      	ldr	r3, [r3, #24]
 8001562:	4a25      	ldr	r2, [pc, #148]	@ (80015f8 <BSP_GPIO_Enable+0xa0>)
 8001564:	f043 0304 	orr.w	r3, r3, #4
 8001568:	6193      	str	r3, [r2, #24]
 800156a:	4b23      	ldr	r3, [pc, #140]	@ (80015f8 <BSP_GPIO_Enable+0xa0>)
 800156c:	699b      	ldr	r3, [r3, #24]
 800156e:	f003 0304 	and.w	r3, r3, #4
 8001572:	617b      	str	r3, [r7, #20]
 8001574:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001576:	4b20      	ldr	r3, [pc, #128]	@ (80015f8 <BSP_GPIO_Enable+0xa0>)
 8001578:	699b      	ldr	r3, [r3, #24]
 800157a:	4a1f      	ldr	r2, [pc, #124]	@ (80015f8 <BSP_GPIO_Enable+0xa0>)
 800157c:	f043 0308 	orr.w	r3, r3, #8
 8001580:	6193      	str	r3, [r2, #24]
 8001582:	4b1d      	ldr	r3, [pc, #116]	@ (80015f8 <BSP_GPIO_Enable+0xa0>)
 8001584:	699b      	ldr	r3, [r3, #24]
 8001586:	f003 0308 	and.w	r3, r3, #8
 800158a:	613b      	str	r3, [r7, #16]
 800158c:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800158e:	4b1a      	ldr	r3, [pc, #104]	@ (80015f8 <BSP_GPIO_Enable+0xa0>)
 8001590:	699b      	ldr	r3, [r3, #24]
 8001592:	4a19      	ldr	r2, [pc, #100]	@ (80015f8 <BSP_GPIO_Enable+0xa0>)
 8001594:	f043 0310 	orr.w	r3, r3, #16
 8001598:	6193      	str	r3, [r2, #24]
 800159a:	4b17      	ldr	r3, [pc, #92]	@ (80015f8 <BSP_GPIO_Enable+0xa0>)
 800159c:	699b      	ldr	r3, [r3, #24]
 800159e:	f003 0310 	and.w	r3, r3, #16
 80015a2:	60fb      	str	r3, [r7, #12]
 80015a4:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 80015a6:	4b14      	ldr	r3, [pc, #80]	@ (80015f8 <BSP_GPIO_Enable+0xa0>)
 80015a8:	699b      	ldr	r3, [r3, #24]
 80015aa:	4a13      	ldr	r2, [pc, #76]	@ (80015f8 <BSP_GPIO_Enable+0xa0>)
 80015ac:	f043 0320 	orr.w	r3, r3, #32
 80015b0:	6193      	str	r3, [r2, #24]
 80015b2:	4b11      	ldr	r3, [pc, #68]	@ (80015f8 <BSP_GPIO_Enable+0xa0>)
 80015b4:	699b      	ldr	r3, [r3, #24]
 80015b6:	f003 0320 	and.w	r3, r3, #32
 80015ba:	60bb      	str	r3, [r7, #8]
 80015bc:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 80015be:	4b0e      	ldr	r3, [pc, #56]	@ (80015f8 <BSP_GPIO_Enable+0xa0>)
 80015c0:	699b      	ldr	r3, [r3, #24]
 80015c2:	4a0d      	ldr	r2, [pc, #52]	@ (80015f8 <BSP_GPIO_Enable+0xa0>)
 80015c4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80015c8:	6193      	str	r3, [r2, #24]
 80015ca:	4b0b      	ldr	r3, [pc, #44]	@ (80015f8 <BSP_GPIO_Enable+0xa0>)
 80015cc:	699b      	ldr	r3, [r3, #24]
 80015ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80015d2:	607b      	str	r3, [r7, #4]
 80015d4:	687b      	ldr	r3, [r7, #4]

	__HAL_RCC_AFIO_CLK_ENABLE();
 80015d6:	4b08      	ldr	r3, [pc, #32]	@ (80015f8 <BSP_GPIO_Enable+0xa0>)
 80015d8:	699b      	ldr	r3, [r3, #24]
 80015da:	4a07      	ldr	r2, [pc, #28]	@ (80015f8 <BSP_GPIO_Enable+0xa0>)
 80015dc:	f043 0301 	orr.w	r3, r3, #1
 80015e0:	6193      	str	r3, [r2, #24]
 80015e2:	4b05      	ldr	r3, [pc, #20]	@ (80015f8 <BSP_GPIO_Enable+0xa0>)
 80015e4:	699b      	ldr	r3, [r3, #24]
 80015e6:	f003 0301 	and.w	r3, r3, #1
 80015ea:	603b      	str	r3, [r7, #0]
 80015ec:	683b      	ldr	r3, [r7, #0]
#if !MY_BLUEPILL_IS_COUNTERFEIT
	//Sur certaines bluepill contrefaites, il y a une mauvaise gestion du remap du JTAG... (notamment remarque si l'oscillateur HSE est actif).
	//Donc si vous avez vraiment besoin de PA15, ractivez ceci... mais viter d'utiliser la macro USE_MIDI ou autre usage de l'USB qui ncessite le HSE.
	__HAL_AFIO_REMAP_SWJ_NOJTAG();	//Pour pouvoir utiliser PA15 (et retirer l'affectation de cette broche au JTAG, non utilis)
#endif
}
 80015ee:	bf00      	nop
 80015f0:	371c      	adds	r7, #28
 80015f2:	46bd      	mov	sp, r7
 80015f4:	bc80      	pop	{r7}
 80015f6:	4770      	bx	lr
 80015f8:	40021000 	.word	0x40021000

080015fc <BSP_GPIO_PinCfg>:
 * @param GPIO_Mode : GPIO_MODE_INPUT, GPIO_MODE_OUTPUT_PP, GPIO_MODE_OUTPUT_OD, GPIO_MODE_AF_PP, GPIO_MODE_AF_OD ou GPIO_MODE_ANALOG
 * @param GPIO_Pull : GPIO_NOPULL, GPIO_PULLUP, GPIO_PULLDOWN
 * @param GPIO_Speed : GPIO_SPEED_LOW (2MHz), GPIO_SPEED_MEDIUM (25MHz), GPIO_SPEED_HIGH (100MHz)
  */
void BSP_GPIO_PinCfg(GPIO_TypeDef * GPIOx, uint32_t GPIO_Pin, uint32_t GPIO_Mode, uint32_t GPIO_Pull, uint32_t GPIO_Speed)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b088      	sub	sp, #32
 8001600:	af00      	add	r7, sp, #0
 8001602:	60f8      	str	r0, [r7, #12]
 8001604:	60b9      	str	r1, [r7, #8]
 8001606:	607a      	str	r2, [r7, #4]
 8001608:	603b      	str	r3, [r7, #0]
	GPIO_InitTypeDef GPIO_InitStructure;					//Structure contenant les arguments de la fonction GPIO_Init
	GPIO_InitStructure.Pin = GPIO_Pin;
 800160a:	68bb      	ldr	r3, [r7, #8]
 800160c:	613b      	str	r3, [r7, #16]
	GPIO_InitStructure.Mode = GPIO_Mode;
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	617b      	str	r3, [r7, #20]
	GPIO_InitStructure.Pull = GPIO_Pull;
 8001612:	683b      	ldr	r3, [r7, #0]
 8001614:	61bb      	str	r3, [r7, #24]
	GPIO_InitStructure.Speed = GPIO_Speed;
 8001616:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001618:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStructure);
 800161a:	f107 0310 	add.w	r3, r7, #16
 800161e:	4619      	mov	r1, r3
 8001620:	68f8      	ldr	r0, [r7, #12]
 8001622:	f002 f903 	bl	800382c <HAL_GPIO_Init>
}
 8001626:	bf00      	nop
 8001628:	3720      	adds	r7, #32
 800162a:	46bd      	mov	sp, r7
 800162c:	bd80      	pop	{r7, pc}
	...

08001630 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8001630:	b480      	push	{r7}
 8001632:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001634:	f3bf 8f4f 	dsb	sy
}
 8001638:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800163a:	4b06      	ldr	r3, [pc, #24]	@ (8001654 <__NVIC_SystemReset+0x24>)
 800163c:	68db      	ldr	r3, [r3, #12]
 800163e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001642:	4904      	ldr	r1, [pc, #16]	@ (8001654 <__NVIC_SystemReset+0x24>)
 8001644:	4b04      	ldr	r3, [pc, #16]	@ (8001658 <__NVIC_SystemReset+0x28>)
 8001646:	4313      	orrs	r3, r2
 8001648:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800164a:	f3bf 8f4f 	dsb	sy
}
 800164e:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8001650:	bf00      	nop
 8001652:	e7fd      	b.n	8001650 <__NVIC_SystemReset+0x20>
 8001654:	e000ed00 	.word	0xe000ed00
 8001658:	05fa0004 	.word	0x05fa0004

0800165c <SPI_Init>:
/*
 * @brief Initialise le bus SPI
 * @param SPIx indique le SPI utilis (SPI1 ou SPI2)
 */
void SPI_Init(SPI_TypeDef* SPIx)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	b08a      	sub	sp, #40	@ 0x28
 8001660:	af02      	add	r7, sp, #8
 8001662:	6078      	str	r0, [r7, #4]
	assert(SPIx == SPI1 || SPIx == SPI2);
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	4a80      	ldr	r2, [pc, #512]	@ (8001868 <SPI_Init+0x20c>)
 8001668:	4293      	cmp	r3, r2
 800166a:	d00a      	beq.n	8001682 <SPI_Init+0x26>
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	4a7f      	ldr	r2, [pc, #508]	@ (800186c <SPI_Init+0x210>)
 8001670:	4293      	cmp	r3, r2
 8001672:	d006      	beq.n	8001682 <SPI_Init+0x26>
 8001674:	4a7e      	ldr	r2, [pc, #504]	@ (8001870 <SPI_Init+0x214>)
 8001676:	211e      	movs	r1, #30
 8001678:	487e      	ldr	r0, [pc, #504]	@ (8001874 <SPI_Init+0x218>)
 800167a:	f004 f849 	bl	8005710 <printf>
 800167e:	f7ff ffd7 	bl	8001630 <__NVIC_SystemReset>

	// SPI_ID = SPI2_ID si SPI2 sinon SPI1_ID
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	4a79      	ldr	r2, [pc, #484]	@ (800186c <SPI_Init+0x210>)
 8001686:	4293      	cmp	r3, r2
 8001688:	bf0c      	ite	eq
 800168a:	2301      	moveq	r3, #1
 800168c:	2300      	movne	r3, #0
 800168e:	b2db      	uxtb	r3, r3
 8001690:	77fb      	strb	r3, [r7, #31]
	if(id == SPI1_ID)
 8001692:	7ffb      	ldrb	r3, [r7, #31]
 8001694:	2b00      	cmp	r3, #0
 8001696:	d130      	bne.n	80016fa <SPI_Init+0x9e>
	{
		//Enables the clocks and pin configuration
		__HAL_RCC_SPI1_CLK_ENABLE();
 8001698:	4b77      	ldr	r3, [pc, #476]	@ (8001878 <SPI_Init+0x21c>)
 800169a:	699b      	ldr	r3, [r3, #24]
 800169c:	4a76      	ldr	r2, [pc, #472]	@ (8001878 <SPI_Init+0x21c>)
 800169e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80016a2:	6193      	str	r3, [r2, #24]
 80016a4:	4b74      	ldr	r3, [pc, #464]	@ (8001878 <SPI_Init+0x21c>)
 80016a6:	699b      	ldr	r3, [r3, #24]
 80016a8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80016ac:	61bb      	str	r3, [r7, #24]
 80016ae:	69bb      	ldr	r3, [r7, #24]

		#if SPI1_ON_PA5_PA6_PA7
			__HAL_RCC_GPIOA_CLK_ENABLE();
 80016b0:	4b71      	ldr	r3, [pc, #452]	@ (8001878 <SPI_Init+0x21c>)
 80016b2:	699b      	ldr	r3, [r3, #24]
 80016b4:	4a70      	ldr	r2, [pc, #448]	@ (8001878 <SPI_Init+0x21c>)
 80016b6:	f043 0304 	orr.w	r3, r3, #4
 80016ba:	6193      	str	r3, [r2, #24]
 80016bc:	4b6e      	ldr	r3, [pc, #440]	@ (8001878 <SPI_Init+0x21c>)
 80016be:	699b      	ldr	r3, [r3, #24]
 80016c0:	f003 0304 	and.w	r3, r3, #4
 80016c4:	617b      	str	r3, [r7, #20]
 80016c6:	697b      	ldr	r3, [r7, #20]
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_5, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 80016c8:	2303      	movs	r3, #3
 80016ca:	9300      	str	r3, [sp, #0]
 80016cc:	2301      	movs	r3, #1
 80016ce:	2202      	movs	r2, #2
 80016d0:	2120      	movs	r1, #32
 80016d2:	486a      	ldr	r0, [pc, #424]	@ (800187c <SPI_Init+0x220>)
 80016d4:	f7ff ff92 	bl	80015fc <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_6, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 80016d8:	2303      	movs	r3, #3
 80016da:	9300      	str	r3, [sp, #0]
 80016dc:	2301      	movs	r3, #1
 80016de:	2200      	movs	r2, #0
 80016e0:	2140      	movs	r1, #64	@ 0x40
 80016e2:	4866      	ldr	r0, [pc, #408]	@ (800187c <SPI_Init+0x220>)
 80016e4:	f7ff ff8a 	bl	80015fc <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_7, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 80016e8:	2303      	movs	r3, #3
 80016ea:	9300      	str	r3, [sp, #0]
 80016ec:	2301      	movs	r3, #1
 80016ee:	2202      	movs	r2, #2
 80016f0:	2180      	movs	r1, #128	@ 0x80
 80016f2:	4862      	ldr	r0, [pc, #392]	@ (800187c <SPI_Init+0x220>)
 80016f4:	f7ff ff82 	bl	80015fc <BSP_GPIO_PinCfg>
 80016f8:	e032      	b.n	8001760 <SPI_Init+0x104>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_5, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
		#endif
	}
	else
	{
		__HAL_RCC_SPI2_CLK_ENABLE();
 80016fa:	4b5f      	ldr	r3, [pc, #380]	@ (8001878 <SPI_Init+0x21c>)
 80016fc:	69db      	ldr	r3, [r3, #28]
 80016fe:	4a5e      	ldr	r2, [pc, #376]	@ (8001878 <SPI_Init+0x21c>)
 8001700:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001704:	61d3      	str	r3, [r2, #28]
 8001706:	4b5c      	ldr	r3, [pc, #368]	@ (8001878 <SPI_Init+0x21c>)
 8001708:	69db      	ldr	r3, [r3, #28]
 800170a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800170e:	613b      	str	r3, [r7, #16]
 8001710:	693b      	ldr	r3, [r7, #16]
		__HAL_RCC_GPIOB_CLK_ENABLE();
 8001712:	4b59      	ldr	r3, [pc, #356]	@ (8001878 <SPI_Init+0x21c>)
 8001714:	699b      	ldr	r3, [r3, #24]
 8001716:	4a58      	ldr	r2, [pc, #352]	@ (8001878 <SPI_Init+0x21c>)
 8001718:	f043 0308 	orr.w	r3, r3, #8
 800171c:	6193      	str	r3, [r2, #24]
 800171e:	4b56      	ldr	r3, [pc, #344]	@ (8001878 <SPI_Init+0x21c>)
 8001720:	699b      	ldr	r3, [r3, #24]
 8001722:	f003 0308 	and.w	r3, r3, #8
 8001726:	60fb      	str	r3, [r7, #12]
 8001728:	68fb      	ldr	r3, [r7, #12]
		//SPI2 sur PB10 et PB11.
		BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_13, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 800172a:	2303      	movs	r3, #3
 800172c:	9300      	str	r3, [sp, #0]
 800172e:	2301      	movs	r3, #1
 8001730:	2202      	movs	r2, #2
 8001732:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001736:	4852      	ldr	r0, [pc, #328]	@ (8001880 <SPI_Init+0x224>)
 8001738:	f7ff ff60 	bl	80015fc <BSP_GPIO_PinCfg>
		BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_14, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 800173c:	2303      	movs	r3, #3
 800173e:	9300      	str	r3, [sp, #0]
 8001740:	2301      	movs	r3, #1
 8001742:	2200      	movs	r2, #0
 8001744:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001748:	484d      	ldr	r0, [pc, #308]	@ (8001880 <SPI_Init+0x224>)
 800174a:	f7ff ff57 	bl	80015fc <BSP_GPIO_PinCfg>
		BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_15, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 800174e:	2303      	movs	r3, #3
 8001750:	9300      	str	r3, [sp, #0]
 8001752:	2301      	movs	r3, #1
 8001754:	2202      	movs	r2, #2
 8001756:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800175a:	4849      	ldr	r0, [pc, #292]	@ (8001880 <SPI_Init+0x224>)
 800175c:	f7ff ff4e 	bl	80015fc <BSP_GPIO_PinCfg>
	}
	//Configuration of the SPIx module
	hSPI[id].Instance = SPIx;
 8001760:	7ffb      	ldrb	r3, [r7, #31]
 8001762:	4a48      	ldr	r2, [pc, #288]	@ (8001884 <SPI_Init+0x228>)
 8001764:	2158      	movs	r1, #88	@ 0x58
 8001766:	fb01 f303 	mul.w	r3, r1, r3
 800176a:	4413      	add	r3, r2
 800176c:	687a      	ldr	r2, [r7, #4]
 800176e:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001770:	7ffb      	ldrb	r3, [r7, #31]
 8001772:	4a44      	ldr	r2, [pc, #272]	@ (8001884 <SPI_Init+0x228>)
 8001774:	2158      	movs	r1, #88	@ 0x58
 8001776:	fb01 f303 	mul.w	r3, r1, r3
 800177a:	4413      	add	r3, r2
 800177c:	331c      	adds	r3, #28
 800177e:	2210      	movs	r2, #16
 8001780:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.CLKPhase = SPI_PHASE_1EDGE;
 8001782:	7ffb      	ldrb	r3, [r7, #31]
 8001784:	4a3f      	ldr	r2, [pc, #252]	@ (8001884 <SPI_Init+0x228>)
 8001786:	2158      	movs	r1, #88	@ 0x58
 8001788:	fb01 f303 	mul.w	r3, r1, r3
 800178c:	4413      	add	r3, r2
 800178e:	3314      	adds	r3, #20
 8001790:	2200      	movs	r2, #0
 8001792:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.CLKPolarity = SPI_POLARITY_LOW;
 8001794:	7ffb      	ldrb	r3, [r7, #31]
 8001796:	4a3b      	ldr	r2, [pc, #236]	@ (8001884 <SPI_Init+0x228>)
 8001798:	2158      	movs	r1, #88	@ 0x58
 800179a:	fb01 f303 	mul.w	r3, r1, r3
 800179e:	4413      	add	r3, r2
 80017a0:	3310      	adds	r3, #16
 80017a2:	2200      	movs	r2, #0
 80017a4:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80017a6:	7ffb      	ldrb	r3, [r7, #31]
 80017a8:	4a36      	ldr	r2, [pc, #216]	@ (8001884 <SPI_Init+0x228>)
 80017aa:	2158      	movs	r1, #88	@ 0x58
 80017ac:	fb01 f303 	mul.w	r3, r1, r3
 80017b0:	4413      	add	r3, r2
 80017b2:	3328      	adds	r3, #40	@ 0x28
 80017b4:	2200      	movs	r2, #0
 80017b6:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.CRCPolynomial = 0;
 80017b8:	7ffb      	ldrb	r3, [r7, #31]
 80017ba:	4a32      	ldr	r2, [pc, #200]	@ (8001884 <SPI_Init+0x228>)
 80017bc:	2158      	movs	r1, #88	@ 0x58
 80017be:	fb01 f303 	mul.w	r3, r1, r3
 80017c2:	4413      	add	r3, r2
 80017c4:	332c      	adds	r3, #44	@ 0x2c
 80017c6:	2200      	movs	r2, #0
 80017c8:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.DataSize = SPI_DATASIZE_8BIT;
 80017ca:	7ffb      	ldrb	r3, [r7, #31]
 80017cc:	4a2d      	ldr	r2, [pc, #180]	@ (8001884 <SPI_Init+0x228>)
 80017ce:	2158      	movs	r1, #88	@ 0x58
 80017d0:	fb01 f303 	mul.w	r3, r1, r3
 80017d4:	4413      	add	r3, r2
 80017d6:	330c      	adds	r3, #12
 80017d8:	2200      	movs	r2, #0
 80017da:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.Direction = SPI_DIRECTION_2LINES;
 80017dc:	7ffb      	ldrb	r3, [r7, #31]
 80017de:	4a29      	ldr	r2, [pc, #164]	@ (8001884 <SPI_Init+0x228>)
 80017e0:	2158      	movs	r1, #88	@ 0x58
 80017e2:	fb01 f303 	mul.w	r3, r1, r3
 80017e6:	4413      	add	r3, r2
 80017e8:	3308      	adds	r3, #8
 80017ea:	2200      	movs	r2, #0
 80017ec:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.FirstBit = SPI_FIRSTBIT_MSB;
 80017ee:	7ffb      	ldrb	r3, [r7, #31]
 80017f0:	4a24      	ldr	r2, [pc, #144]	@ (8001884 <SPI_Init+0x228>)
 80017f2:	2158      	movs	r1, #88	@ 0x58
 80017f4:	fb01 f303 	mul.w	r3, r1, r3
 80017f8:	4413      	add	r3, r2
 80017fa:	3320      	adds	r3, #32
 80017fc:	2200      	movs	r2, #0
 80017fe:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.Mode = SPI_MODE_MASTER;
 8001800:	7ffb      	ldrb	r3, [r7, #31]
 8001802:	4a20      	ldr	r2, [pc, #128]	@ (8001884 <SPI_Init+0x228>)
 8001804:	2158      	movs	r1, #88	@ 0x58
 8001806:	fb01 f303 	mul.w	r3, r1, r3
 800180a:	4413      	add	r3, r2
 800180c:	3304      	adds	r3, #4
 800180e:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001812:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.NSS = SPI_NSS_SOFT;			//Chip select must be manage by software.
 8001814:	7ffb      	ldrb	r3, [r7, #31]
 8001816:	4a1b      	ldr	r2, [pc, #108]	@ (8001884 <SPI_Init+0x228>)
 8001818:	2158      	movs	r1, #88	@ 0x58
 800181a:	fb01 f303 	mul.w	r3, r1, r3
 800181e:	4413      	add	r3, r2
 8001820:	3318      	adds	r3, #24
 8001822:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001826:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.TIMode = SPI_TIMODE_DISABLE;
 8001828:	7ffb      	ldrb	r3, [r7, #31]
 800182a:	4a16      	ldr	r2, [pc, #88]	@ (8001884 <SPI_Init+0x228>)
 800182c:	2158      	movs	r1, #88	@ 0x58
 800182e:	fb01 f303 	mul.w	r3, r1, r3
 8001832:	4413      	add	r3, r2
 8001834:	3324      	adds	r3, #36	@ 0x24
 8001836:	2200      	movs	r2, #0
 8001838:	601a      	str	r2, [r3, #0]
	hSPI[id].State = HAL_SPI_STATE_RESET;
 800183a:	7ffb      	ldrb	r3, [r7, #31]
 800183c:	4a11      	ldr	r2, [pc, #68]	@ (8001884 <SPI_Init+0x228>)
 800183e:	2158      	movs	r1, #88	@ 0x58
 8001840:	fb01 f303 	mul.w	r3, r1, r3
 8001844:	4413      	add	r3, r2
 8001846:	3351      	adds	r3, #81	@ 0x51
 8001848:	2200      	movs	r2, #0
 800184a:	701a      	strb	r2, [r3, #0]
	HAL_SPI_Init(&hSPI[id]);
 800184c:	7ffb      	ldrb	r3, [r7, #31]
 800184e:	2258      	movs	r2, #88	@ 0x58
 8001850:	fb02 f303 	mul.w	r3, r2, r3
 8001854:	4a0b      	ldr	r2, [pc, #44]	@ (8001884 <SPI_Init+0x228>)
 8001856:	4413      	add	r3, r2
 8001858:	4618      	mov	r0, r3
 800185a:	f002 ff8d 	bl	8004778 <HAL_SPI_Init>
}
 800185e:	bf00      	nop
 8001860:	3720      	adds	r7, #32
 8001862:	46bd      	mov	sp, r7
 8001864:	bd80      	pop	{r7, pc}
 8001866:	bf00      	nop
 8001868:	40013000 	.word	0x40013000
 800186c:	40003800 	.word	0x40003800
 8001870:	0800b3bc 	.word	0x0800b3bc
 8001874:	0800b3dc 	.word	0x0800b3dc
 8001878:	40021000 	.word	0x40021000
 800187c:	40010800 	.word	0x40010800
 8001880:	40010c00 	.word	0x40010c00
 8001884:	20000748 	.word	0x20000748

08001888 <SPI_WriteNoRegister>:
 * @brief Cette fonction sert  envoyer une donne sur l'un des bus SPI.
 * @param SPIx est le SPI sur lequel envoyer la donne.
 * @param data est la donne  envoyer.
 */
void SPI_WriteNoRegister(SPI_TypeDef* SPIx, uint8_t data)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b084      	sub	sp, #16
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
 8001890:	460b      	mov	r3, r1
 8001892:	70fb      	strb	r3, [r7, #3]
	assert(SPIx == SPI1 || SPIx == SPI2);
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	4a12      	ldr	r2, [pc, #72]	@ (80018e0 <SPI_WriteNoRegister+0x58>)
 8001898:	4293      	cmp	r3, r2
 800189a:	d00a      	beq.n	80018b2 <SPI_WriteNoRegister+0x2a>
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	4a11      	ldr	r2, [pc, #68]	@ (80018e4 <SPI_WriteNoRegister+0x5c>)
 80018a0:	4293      	cmp	r3, r2
 80018a2:	d006      	beq.n	80018b2 <SPI_WriteNoRegister+0x2a>
 80018a4:	4a10      	ldr	r2, [pc, #64]	@ (80018e8 <SPI_WriteNoRegister+0x60>)
 80018a6:	217f      	movs	r1, #127	@ 0x7f
 80018a8:	4810      	ldr	r0, [pc, #64]	@ (80018ec <SPI_WriteNoRegister+0x64>)
 80018aa:	f003 ff31 	bl	8005710 <printf>
 80018ae:	f7ff febf 	bl	8001630 <__NVIC_SystemReset>
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	4a0b      	ldr	r2, [pc, #44]	@ (80018e4 <SPI_WriteNoRegister+0x5c>)
 80018b6:	4293      	cmp	r3, r2
 80018b8:	bf0c      	ite	eq
 80018ba:	2301      	moveq	r3, #1
 80018bc:	2300      	movne	r3, #0
 80018be:	b2db      	uxtb	r3, r3
 80018c0:	73fb      	strb	r3, [r7, #15]
	HAL_SPI_Transmit(&hSPI[id],&data,1,100);
 80018c2:	7bfb      	ldrb	r3, [r7, #15]
 80018c4:	2258      	movs	r2, #88	@ 0x58
 80018c6:	fb02 f303 	mul.w	r3, r2, r3
 80018ca:	4a09      	ldr	r2, [pc, #36]	@ (80018f0 <SPI_WriteNoRegister+0x68>)
 80018cc:	1898      	adds	r0, r3, r2
 80018ce:	1cf9      	adds	r1, r7, #3
 80018d0:	2364      	movs	r3, #100	@ 0x64
 80018d2:	2201      	movs	r2, #1
 80018d4:	f002 fd69 	bl	80043aa <HAL_SPI_Transmit>
}
 80018d8:	bf00      	nop
 80018da:	3710      	adds	r7, #16
 80018dc:	46bd      	mov	sp, r7
 80018de:	bd80      	pop	{r7, pc}
 80018e0:	40013000 	.word	0x40013000
 80018e4:	40003800 	.word	0x40003800
 80018e8:	0800b3bc 	.word	0x0800b3bc
 80018ec:	0800b3dc 	.word	0x0800b3dc
 80018f0:	20000748 	.word	0x20000748

080018f4 <SPI_WriteMultiNoRegister>:
 * @param SPIx est le SPI sur lequel envoyer les donnes.
 * @param *data est la donne  envoyer.
 * @param count est le nombre de donnes  envoyer.
 */
void SPI_WriteMultiNoRegister(SPI_TypeDef* SPIx, uint8_t* data, uint16_t count)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b086      	sub	sp, #24
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	60f8      	str	r0, [r7, #12]
 80018fc:	60b9      	str	r1, [r7, #8]
 80018fe:	4613      	mov	r3, r2
 8001900:	80fb      	strh	r3, [r7, #6]
	assert(SPIx == SPI1 || SPIx == SPI2);
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	4a12      	ldr	r2, [pc, #72]	@ (8001950 <SPI_WriteMultiNoRegister+0x5c>)
 8001906:	4293      	cmp	r3, r2
 8001908:	d00a      	beq.n	8001920 <SPI_WriteMultiNoRegister+0x2c>
 800190a:	68fb      	ldr	r3, [r7, #12]
 800190c:	4a11      	ldr	r2, [pc, #68]	@ (8001954 <SPI_WriteMultiNoRegister+0x60>)
 800190e:	4293      	cmp	r3, r2
 8001910:	d006      	beq.n	8001920 <SPI_WriteMultiNoRegister+0x2c>
 8001912:	4a11      	ldr	r2, [pc, #68]	@ (8001958 <SPI_WriteMultiNoRegister+0x64>)
 8001914:	218c      	movs	r1, #140	@ 0x8c
 8001916:	4811      	ldr	r0, [pc, #68]	@ (800195c <SPI_WriteMultiNoRegister+0x68>)
 8001918:	f003 fefa 	bl	8005710 <printf>
 800191c:	f7ff fe88 	bl	8001630 <__NVIC_SystemReset>
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	4a0c      	ldr	r2, [pc, #48]	@ (8001954 <SPI_WriteMultiNoRegister+0x60>)
 8001924:	4293      	cmp	r3, r2
 8001926:	bf0c      	ite	eq
 8001928:	2301      	moveq	r3, #1
 800192a:	2300      	movne	r3, #0
 800192c:	b2db      	uxtb	r3, r3
 800192e:	75fb      	strb	r3, [r7, #23]
	HAL_SPI_Transmit(&hSPI[id],data,count,100);
 8001930:	7dfb      	ldrb	r3, [r7, #23]
 8001932:	2258      	movs	r2, #88	@ 0x58
 8001934:	fb02 f303 	mul.w	r3, r2, r3
 8001938:	4a09      	ldr	r2, [pc, #36]	@ (8001960 <SPI_WriteMultiNoRegister+0x6c>)
 800193a:	1898      	adds	r0, r3, r2
 800193c:	88fa      	ldrh	r2, [r7, #6]
 800193e:	2364      	movs	r3, #100	@ 0x64
 8001940:	68b9      	ldr	r1, [r7, #8]
 8001942:	f002 fd32 	bl	80043aa <HAL_SPI_Transmit>
}
 8001946:	bf00      	nop
 8001948:	3718      	adds	r7, #24
 800194a:	46bd      	mov	sp, r7
 800194c:	bd80      	pop	{r7, pc}
 800194e:	bf00      	nop
 8001950:	40013000 	.word	0x40013000
 8001954:	40003800 	.word	0x40003800
 8001958:	0800b3bc 	.word	0x0800b3bc
 800195c:	0800b3dc 	.word	0x0800b3dc
 8001960:	20000748 	.word	0x20000748

08001964 <TM_SPI_SetDataSize>:
 * @param SPIx le SPI dont on veut rgler la taille des donnes.
 * @param DataSize est la taille des donnes :
 * 						TM_SPI_DataSize_8b  pour configurer le SPI en mode 8-bits
 * 						TM_SPI_DataSize_16b pour configurer le SPI en mode 16-bits
 */
TM_SPI_DataSize_t TM_SPI_SetDataSize(SPI_TypeDef* SPIx, TM_SPI_DataSize_t DataSize) {
 8001964:	b480      	push	{r7}
 8001966:	b085      	sub	sp, #20
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
 800196c:	460b      	mov	r3, r1
 800196e:	70fb      	strb	r3, [r7, #3]
	TM_SPI_DataSize_t status = (SPIx->CR1 & SPI_CR1_DFF) ? TM_SPI_DataSize_16b : TM_SPI_DataSize_8b;
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001978:	2b00      	cmp	r3, #0
 800197a:	bf14      	ite	ne
 800197c:	2301      	movne	r3, #1
 800197e:	2300      	moveq	r3, #0
 8001980:	b2db      	uxtb	r3, r3
 8001982:	73fb      	strb	r3, [r7, #15]
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	4a1e      	ldr	r2, [pc, #120]	@ (8001a00 <TM_SPI_SetDataSize+0x9c>)
 8001988:	4293      	cmp	r3, r2
 800198a:	bf0c      	ite	eq
 800198c:	2301      	moveq	r3, #1
 800198e:	2300      	movne	r3, #0
 8001990:	b2db      	uxtb	r3, r3
 8001992:	73bb      	strb	r3, [r7, #14]

	/* Disable SPI first */
	SPIx->CR1 &= ~SPI_CR1_SPE;
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	601a      	str	r2, [r3, #0]

	/* Set proper value */
	if (DataSize == TM_SPI_DataSize_16b) {
 80019a0:	78fb      	ldrb	r3, [r7, #3]
 80019a2:	2b01      	cmp	r3, #1
 80019a4:	d110      	bne.n	80019c8 <TM_SPI_SetDataSize+0x64>
		hSPI[id].Init.DataSize = SPI_DATASIZE_16BIT;
 80019a6:	7bbb      	ldrb	r3, [r7, #14]
 80019a8:	4a16      	ldr	r2, [pc, #88]	@ (8001a04 <TM_SPI_SetDataSize+0xa0>)
 80019aa:	2158      	movs	r1, #88	@ 0x58
 80019ac:	fb01 f303 	mul.w	r3, r1, r3
 80019b0:	4413      	add	r3, r2
 80019b2:	330c      	adds	r3, #12
 80019b4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80019b8:	601a      	str	r2, [r3, #0]
		/* Set bit for frame */
		SPIx->CR1 |= SPI_CR1_DFF;
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	601a      	str	r2, [r3, #0]
 80019c6:	e00e      	b.n	80019e6 <TM_SPI_SetDataSize+0x82>
	} else {
		hSPI[id].Init.DataSize = SPI_DATASIZE_8BIT;
 80019c8:	7bbb      	ldrb	r3, [r7, #14]
 80019ca:	4a0e      	ldr	r2, [pc, #56]	@ (8001a04 <TM_SPI_SetDataSize+0xa0>)
 80019cc:	2158      	movs	r1, #88	@ 0x58
 80019ce:	fb01 f303 	mul.w	r3, r1, r3
 80019d2:	4413      	add	r3, r2
 80019d4:	330c      	adds	r3, #12
 80019d6:	2200      	movs	r2, #0
 80019d8:	601a      	str	r2, [r3, #0]
		/* Clear bit for frame */
		SPIx->CR1 &= ~SPI_CR1_DFF;
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	601a      	str	r2, [r3, #0]
	}

	/* Enable SPI back */
	SPIx->CR1 |= SPI_CR1_SPE;
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	601a      	str	r2, [r3, #0]

	/* Return status */
	return status;
 80019f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80019f4:	4618      	mov	r0, r3
 80019f6:	3714      	adds	r7, #20
 80019f8:	46bd      	mov	sp, r7
 80019fa:	bc80      	pop	{r7}
 80019fc:	4770      	bx	lr
 80019fe:	bf00      	nop
 8001a00:	40003800 	.word	0x40003800
 8001a04:	20000748 	.word	0x20000748

08001a08 <__NVIC_SystemReset>:
{
 8001a08:	b480      	push	{r7}
 8001a0a:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8001a0c:	f3bf 8f4f 	dsb	sy
}
 8001a10:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001a12:	4b06      	ldr	r3, [pc, #24]	@ (8001a2c <__NVIC_SystemReset+0x24>)
 8001a14:	68db      	ldr	r3, [r3, #12]
 8001a16:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001a1a:	4904      	ldr	r1, [pc, #16]	@ (8001a2c <__NVIC_SystemReset+0x24>)
 8001a1c:	4b04      	ldr	r3, [pc, #16]	@ (8001a30 <__NVIC_SystemReset+0x28>)
 8001a1e:	4313      	orrs	r3, r2
 8001a20:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8001a22:	f3bf 8f4f 	dsb	sy
}
 8001a26:	bf00      	nop
    __NOP();
 8001a28:	bf00      	nop
 8001a2a:	e7fd      	b.n	8001a28 <__NVIC_SystemReset+0x20>
 8001a2c:	e000ed00 	.word	0xe000ed00
 8001a30:	05fa0004 	.word	0x05fa0004

08001a34 <HAL_MspInit>:
static uart_id_e stderr_usart = DEFAULT_STDERR_USART;
static uart_id_e stdin_usart 	= DEFAULT_STDIN_USART;
static volatile uint32_t uart_initialized = FALSE;

void HAL_MspInit(void)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	af00      	add	r7, sp, #0
	BSP_GPIO_Enable();			//Activation des priphriques GPIO
 8001a38:	f7ff fd8e 	bl	8001558 <BSP_GPIO_Enable>
	SYS_ClockConfig();			//Configuration des horloges.
 8001a3c:	f000 f809 	bl	8001a52 <SYS_ClockConfig>
}
 8001a40:	bf00      	nop
 8001a42:	bd80      	pop	{r7, pc}

08001a44 <SYS_NVIC_PriorityGrouping>:

void SYS_NVIC_PriorityGrouping(void)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	af00      	add	r7, sp, #0
	//Pas de subpriority sur les interruptions
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a48:	2003      	movs	r0, #3
 8001a4a:	f001 fe2b 	bl	80036a4 <HAL_NVIC_SetPriorityGrouping>
}
 8001a4e:	bf00      	nop
 8001a50:	bd80      	pop	{r7, pc}

08001a52 <SYS_ClockConfig>:
 * 	LSE (low speed external)		= dsactiv
 * 	LSI (low speed internal)		= dsactiv
 *
 */
void SYS_ClockConfig(void)
{
 8001a52:	b580      	push	{r7, lr}
 8001a54:	b090      	sub	sp, #64	@ 0x40
 8001a56:	af00      	add	r7, sp, #0
	 if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
	 {
	   Error_Handler();
	 }
#else
	RCC_OscInitTypeDef osc = {0};
 8001a58:	f107 0318 	add.w	r3, r7, #24
 8001a5c:	2228      	movs	r2, #40	@ 0x28
 8001a5e:	2100      	movs	r1, #0
 8001a60:	4618      	mov	r0, r3
 8001a62:	f003 ffed 	bl	8005a40 <memset>
	osc.PLL.PLLState = RCC_PLL_ON;
 8001a66:	2302      	movs	r3, #2
 8001a68:	637b      	str	r3, [r7, #52]	@ 0x34
	osc.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	63bb      	str	r3, [r7, #56]	@ 0x38
	osc.PLL.PLLMUL = RCC_PLL_MUL16;
 8001a6e:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 8001a72:	63fb      	str	r3, [r7, #60]	@ 0x3c
	osc.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001a74:	2302      	movs	r3, #2
 8001a76:	61bb      	str	r3, [r7, #24]
	osc.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001a78:	2310      	movs	r3, #16
 8001a7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	osc.HSIState = RCC_HSI_ON;
 8001a7c:	2301      	movs	r3, #1
 8001a7e:	62bb      	str	r3, [r7, #40]	@ 0x28
	osc.HSEState = RCC_HSE_OFF;
 8001a80:	2300      	movs	r3, #0
 8001a82:	61fb      	str	r3, [r7, #28]
	osc.LSEState = RCC_LSE_OFF;
 8001a84:	2300      	movs	r3, #0
 8001a86:	627b      	str	r3, [r7, #36]	@ 0x24
	HAL_RCC_OscConfig(&osc);
 8001a88:	f107 0318 	add.w	r3, r7, #24
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	f002 f869 	bl	8003b64 <HAL_RCC_OscConfig>

	RCC_ClkInitTypeDef clkconfig;
	clkconfig.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a92:	2300      	movs	r3, #0
 8001a94:	60fb      	str	r3, [r7, #12]
	clkconfig.APB1CLKDivider = RCC_HCLK_DIV2;
 8001a96:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001a9a:	613b      	str	r3, [r7, #16]
	clkconfig.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	617b      	str	r3, [r7, #20]
	clkconfig.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001aa0:	2302      	movs	r3, #2
 8001aa2:	60bb      	str	r3, [r7, #8]
	clkconfig.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_HCLK;
 8001aa4:	230f      	movs	r3, #15
 8001aa6:	607b      	str	r3, [r7, #4]
	HAL_RCC_ClockConfig(&clkconfig,FLASH_LATENCY_2);
 8001aa8:	1d3b      	adds	r3, r7, #4
 8001aaa:	2102      	movs	r1, #2
 8001aac:	4618      	mov	r0, r3
 8001aae:	f002 fadb 	bl	8004068 <HAL_RCC_ClockConfig>

	//Les lignes ci-dessous permettent d'observer sur la broche PA8 la frquence d'horloge systme.
	//BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_8,GPIO_MODE_AF_PP,GPIO_NOPULL,GPIO_SPEED_HIGH);
	//HAL_RCC_MCOConfig(RCC_MCO,RCC_MCO1SOURCE_SYSCLK,RCC_MCODIV_1);
#endif
	SystemCoreClockUpdate();
 8001ab2:	f000 fff7 	bl	8002aa4 <SystemCoreClockUpdate>
}
 8001ab6:	bf00      	nop
 8001ab8:	3740      	adds	r7, #64	@ 0x40
 8001aba:	46bd      	mov	sp, r7
 8001abc:	bd80      	pop	{r7, pc}
	...

08001ac0 <_exit>:

__attribute__((weak))
int _write(int file, char *ptr, int len);

__attribute__((weak))
void _exit(int status __unused) {
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b082      	sub	sp, #8
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]
	_write(1, "exit", 4);
 8001ac8:	2204      	movs	r2, #4
 8001aca:	4903      	ldr	r1, [pc, #12]	@ (8001ad8 <_exit+0x18>)
 8001acc:	2001      	movs	r0, #1
 8001ace:	f000 f8dd 	bl	8001c8c <_write>
	while (1) {
 8001ad2:	bf00      	nop
 8001ad4:	e7fd      	b.n	8001ad2 <_exit+0x12>
 8001ad6:	bf00      	nop
 8001ad8:	0800b418 	.word	0x0800b418

08001adc <_fstat>:
 Status of an open file. For consistency with other minimal implementations in these examples,
 all files are regarded as character special devices.
 The `sys/stat.h' header file required is distributed in the `include' subdirectory for this C library.
 */
__attribute__((weak))
int _fstat(int file __unused, struct stat *st) {
 8001adc:	b480      	push	{r7}
 8001ade:	b083      	sub	sp, #12
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]
 8001ae4:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001ae6:	683b      	ldr	r3, [r7, #0]
 8001ae8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001aec:	605a      	str	r2, [r3, #4]
	return 0;
 8001aee:	2300      	movs	r3, #0
}
 8001af0:	4618      	mov	r0, r3
 8001af2:	370c      	adds	r7, #12
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bc80      	pop	{r7}
 8001af8:	4770      	bx	lr

08001afa <_getpid>:
/*
 getpid
 Process-ID; this is sometimes used to generate strings unlikely to conflict with other processes. Minimal implementation, for a system without processes:
 */
__attribute__((weak))
int _getpid() {
 8001afa:	b480      	push	{r7}
 8001afc:	af00      	add	r7, sp, #0
	return 1;
 8001afe:	2301      	movs	r3, #1
}
 8001b00:	4618      	mov	r0, r3
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bc80      	pop	{r7}
 8001b06:	4770      	bx	lr

08001b08 <_kill>:
/*
 kill
 Send a signal. Minimal implementation:
 */
__attribute__((weak))
int _kill(int pid __unused, int sig __unused) {
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b082      	sub	sp, #8
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
 8001b10:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001b12:	f003 ffe3 	bl	8005adc <__errno>
 8001b16:	4603      	mov	r3, r0
 8001b18:	2216      	movs	r2, #22
 8001b1a:	601a      	str	r2, [r3, #0]
	return (-1);
 8001b1c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b20:	4618      	mov	r0, r3
 8001b22:	3708      	adds	r7, #8
 8001b24:	46bd      	mov	sp, r7
 8001b26:	bd80      	pop	{r7, pc}

08001b28 <_sbrk>:
*/

register char * stack_ptr asm("sp");

caddr_t _sbrk(int incr)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b084      	sub	sp, #16
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001b30:	4b11      	ldr	r3, [pc, #68]	@ (8001b78 <_sbrk+0x50>)
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d102      	bne.n	8001b3e <_sbrk+0x16>
		heap_end = &end;
 8001b38:	4b0f      	ldr	r3, [pc, #60]	@ (8001b78 <_sbrk+0x50>)
 8001b3a:	4a10      	ldr	r2, [pc, #64]	@ (8001b7c <_sbrk+0x54>)
 8001b3c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001b3e:	4b0e      	ldr	r3, [pc, #56]	@ (8001b78 <_sbrk+0x50>)
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001b44:	4b0c      	ldr	r3, [pc, #48]	@ (8001b78 <_sbrk+0x50>)
 8001b46:	681a      	ldr	r2, [r3, #0]
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	4413      	add	r3, r2
 8001b4c:	466a      	mov	r2, sp
 8001b4e:	4293      	cmp	r3, r2
 8001b50:	d907      	bls.n	8001b62 <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8001b52:	f003 ffc3 	bl	8005adc <__errno>
 8001b56:	4603      	mov	r3, r0
 8001b58:	220c      	movs	r2, #12
 8001b5a:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8001b5c:	f04f 33ff 	mov.w	r3, #4294967295
 8001b60:	e006      	b.n	8001b70 <_sbrk+0x48>
	}

	heap_end += incr;
 8001b62:	4b05      	ldr	r3, [pc, #20]	@ (8001b78 <_sbrk+0x50>)
 8001b64:	681a      	ldr	r2, [r3, #0]
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	4413      	add	r3, r2
 8001b6a:	4a03      	ldr	r2, [pc, #12]	@ (8001b78 <_sbrk+0x50>)
 8001b6c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001b6e:	68fb      	ldr	r3, [r7, #12]
}
 8001b70:	4618      	mov	r0, r3
 8001b72:	3710      	adds	r7, #16
 8001b74:	46bd      	mov	sp, r7
 8001b76:	bd80      	pop	{r7, pc}
 8001b78:	20000800 	.word	0x20000800
 8001b7c:	20000f70 	.word	0x20000f70

08001b80 <_sbrk_r>:


void * _sbrk_r(struct _reent *ptr, ptrdiff_t incr)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b084      	sub	sp, #16
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
 8001b88:	6039      	str	r1, [r7, #0]
  char *ret;

  errno = 0;
 8001b8a:	f003 ffa7 	bl	8005adc <__errno>
 8001b8e:	4603      	mov	r3, r0
 8001b90:	2200      	movs	r2, #0
 8001b92:	601a      	str	r2, [r3, #0]
  if ((ret = (char *)(_sbrk (incr))) == (void *) -1 && errno != 0)
 8001b94:	6838      	ldr	r0, [r7, #0]
 8001b96:	f7ff ffc7 	bl	8001b28 <_sbrk>
 8001b9a:	60f8      	str	r0, [r7, #12]
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ba2:	d10b      	bne.n	8001bbc <_sbrk_r+0x3c>
 8001ba4:	f003 ff9a 	bl	8005adc <__errno>
 8001ba8:	4603      	mov	r3, r0
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d005      	beq.n	8001bbc <_sbrk_r+0x3c>
    ptr->_errno = errno;
 8001bb0:	f003 ff94 	bl	8005adc <__errno>
 8001bb4:	4603      	mov	r3, r0
 8001bb6:	681a      	ldr	r2, [r3, #0]
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	601a      	str	r2, [r3, #0]
  return ret;
 8001bbc:	68fb      	ldr	r3, [r7, #12]
}
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	3710      	adds	r7, #16
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bd80      	pop	{r7, pc}
	...

08001bc8 <SYS_set_std_usart>:
*/



void SYS_set_std_usart(uart_id_e in, uart_id_e out, uart_id_e err)
{
 8001bc8:	b480      	push	{r7}
 8001bca:	b083      	sub	sp, #12
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	4603      	mov	r3, r0
 8001bd0:	71fb      	strb	r3, [r7, #7]
 8001bd2:	460b      	mov	r3, r1
 8001bd4:	71bb      	strb	r3, [r7, #6]
 8001bd6:	4613      	mov	r3, r2
 8001bd8:	717b      	strb	r3, [r7, #5]
	uart_initialized = 0xE5E0E5E0;
 8001bda:	4b08      	ldr	r3, [pc, #32]	@ (8001bfc <SYS_set_std_usart+0x34>)
 8001bdc:	4a08      	ldr	r2, [pc, #32]	@ (8001c00 <SYS_set_std_usart+0x38>)
 8001bde:	601a      	str	r2, [r3, #0]
	stdin_usart = in;
 8001be0:	4a08      	ldr	r2, [pc, #32]	@ (8001c04 <SYS_set_std_usart+0x3c>)
 8001be2:	79fb      	ldrb	r3, [r7, #7]
 8001be4:	7013      	strb	r3, [r2, #0]
	stdout_usart = out;
 8001be6:	4a08      	ldr	r2, [pc, #32]	@ (8001c08 <SYS_set_std_usart+0x40>)
 8001be8:	79bb      	ldrb	r3, [r7, #6]
 8001bea:	7013      	strb	r3, [r2, #0]
	stderr_usart = err;
 8001bec:	4a07      	ldr	r2, [pc, #28]	@ (8001c0c <SYS_set_std_usart+0x44>)
 8001bee:	797b      	ldrb	r3, [r7, #5]
 8001bf0:	7013      	strb	r3, [r2, #0]
}
 8001bf2:	bf00      	nop
 8001bf4:	370c      	adds	r7, #12
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	bc80      	pop	{r7}
 8001bfa:	4770      	bx	lr
 8001bfc:	200007fc 	.word	0x200007fc
 8001c00:	e5e0e5e0 	.word	0xe5e0e5e0
 8001c04:	200007fa 	.word	0x200007fa
 8001c08:	200007f8 	.word	0x200007f8
 8001c0c:	200007f9 	.word	0x200007f9

08001c10 <_read>:
 read
 Read a character to a file. `libc' subroutines will use this system routine for input from all files, including stdin
 Returns -1 on error or blocks until the number of characters have been read.
 */
__attribute__((weak))
int _read(int file, char *ptr, int len) {
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b088      	sub	sp, #32
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	60f8      	str	r0, [r7, #12]
 8001c18:	60b9      	str	r1, [r7, #8]
 8001c1a:	607a      	str	r2, [r7, #4]
	int n;
	int num = 0;
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	61bb      	str	r3, [r7, #24]
	switch (file) {
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d122      	bne.n	8001c6c <_read+0x5c>
		case STDIN_FILENO:
			for (n = 0; n < len; n++)
 8001c26:	2300      	movs	r3, #0
 8001c28:	61fb      	str	r3, [r7, #28]
 8001c2a:	e01a      	b.n	8001c62 <_read+0x52>
			{
				/*while ((stdin_usart->SR & USART_FLAG_RXNE) == (uint16_t)RESET);
				char c = (char)(stdin_usart->DR & (uint16_t)0x01FF);*/
				char c;
				while(!UART_data_ready(stdin_usart));	//Blocant.
 8001c2c:	bf00      	nop
 8001c2e:	4b16      	ldr	r3, [pc, #88]	@ (8001c88 <_read+0x78>)
 8001c30:	781b      	ldrb	r3, [r3, #0]
 8001c32:	4618      	mov	r0, r3
 8001c34:	f000 fb2e 	bl	8002294 <UART_data_ready>
 8001c38:	4603      	mov	r3, r0
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d0f7      	beq.n	8001c2e <_read+0x1e>
				c = UART_get_next_byte(stdin_usart);
 8001c3e:	4b12      	ldr	r3, [pc, #72]	@ (8001c88 <_read+0x78>)
 8001c40:	781b      	ldrb	r3, [r3, #0]
 8001c42:	4618      	mov	r0, r3
 8001c44:	f000 fb44 	bl	80022d0 <UART_get_next_byte>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	75fb      	strb	r3, [r7, #23]
				*ptr++ = c;
 8001c4c:	68bb      	ldr	r3, [r7, #8]
 8001c4e:	1c5a      	adds	r2, r3, #1
 8001c50:	60ba      	str	r2, [r7, #8]
 8001c52:	7dfa      	ldrb	r2, [r7, #23]
 8001c54:	701a      	strb	r2, [r3, #0]
				num++;
 8001c56:	69bb      	ldr	r3, [r7, #24]
 8001c58:	3301      	adds	r3, #1
 8001c5a:	61bb      	str	r3, [r7, #24]
			for (n = 0; n < len; n++)
 8001c5c:	69fb      	ldr	r3, [r7, #28]
 8001c5e:	3301      	adds	r3, #1
 8001c60:	61fb      	str	r3, [r7, #28]
 8001c62:	69fa      	ldr	r2, [r7, #28]
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	429a      	cmp	r2, r3
 8001c68:	dbe0      	blt.n	8001c2c <_read+0x1c>
			}
			break;
 8001c6a:	e007      	b.n	8001c7c <_read+0x6c>
		default:
			errno = EBADF;
 8001c6c:	f003 ff36 	bl	8005adc <__errno>
 8001c70:	4603      	mov	r3, r0
 8001c72:	2209      	movs	r2, #9
 8001c74:	601a      	str	r2, [r3, #0]
			return -1;
 8001c76:	f04f 33ff 	mov.w	r3, #4294967295
 8001c7a:	e000      	b.n	8001c7e <_read+0x6e>
	}
	return num;
 8001c7c:	69bb      	ldr	r3, [r7, #24]
}
 8001c7e:	4618      	mov	r0, r3
 8001c80:	3720      	adds	r7, #32
 8001c82:	46bd      	mov	sp, r7
 8001c84:	bd80      	pop	{r7, pc}
 8001c86:	bf00      	nop
 8001c88:	200007fa 	.word	0x200007fa

08001c8c <_write>:
 write
 Write a character to a file. `libc' subroutines will use this system routine for output to all files, including stdout
 Returns -1 on error or number of bytes sent
 */
__attribute__((weak))
int _write(int file, char *ptr, int len) {
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b086      	sub	sp, #24
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	60f8      	str	r0, [r7, #12]
 8001c94:	60b9      	str	r1, [r7, #8]
 8001c96:	607a      	str	r2, [r7, #4]
	int n;
	switch (file) {
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	2b01      	cmp	r3, #1
 8001c9c:	d003      	beq.n	8001ca6 <_write+0x1a>
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	2b02      	cmp	r3, #2
 8001ca2:	d014      	beq.n	8001cce <_write+0x42>
 8001ca4:	e027      	b.n	8001cf6 <_write+0x6a>
		case STDOUT_FILENO: /*stdout*/
			//UART_puts(stdout_usart,ptr, len);

			for (n = 0; n < len; n++)
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	617b      	str	r3, [r7, #20]
 8001caa:	e00b      	b.n	8001cc4 <_write+0x38>
			{
#if TRACE
				trace_putchar(*ptr++);
#else
				UART_putc(stdout_usart,*ptr++);
 8001cac:	4b18      	ldr	r3, [pc, #96]	@ (8001d10 <_write+0x84>)
 8001cae:	7818      	ldrb	r0, [r3, #0]
 8001cb0:	68bb      	ldr	r3, [r7, #8]
 8001cb2:	1c5a      	adds	r2, r3, #1
 8001cb4:	60ba      	str	r2, [r7, #8]
 8001cb6:	781b      	ldrb	r3, [r3, #0]
 8001cb8:	4619      	mov	r1, r3
 8001cba:	f000 fb73 	bl	80023a4 <UART_putc>
			for (n = 0; n < len; n++)
 8001cbe:	697b      	ldr	r3, [r7, #20]
 8001cc0:	3301      	adds	r3, #1
 8001cc2:	617b      	str	r3, [r7, #20]
 8001cc4:	697a      	ldr	r2, [r7, #20]
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	429a      	cmp	r2, r3
 8001cca:	dbef      	blt.n	8001cac <_write+0x20>
#endif
			}
			break;
 8001ccc:	e01b      	b.n	8001d06 <_write+0x7a>
		case STDERR_FILENO: /* stderr */
			for (n = 0; n < len; n++)
 8001cce:	2300      	movs	r3, #0
 8001cd0:	617b      	str	r3, [r7, #20]
 8001cd2:	e00b      	b.n	8001cec <_write+0x60>
				//while ((stderr_usart->SR & USART_FLAG_TC) == (uint16_t)RESET);
				//stderr_usart->DR = (*ptr++ & (uint16_t)0x01FF);
#if TRACE
				trace_putchar(*ptr++);
#else
				UART_putc(stderr_usart,*ptr++);
 8001cd4:	4b0f      	ldr	r3, [pc, #60]	@ (8001d14 <_write+0x88>)
 8001cd6:	7818      	ldrb	r0, [r3, #0]
 8001cd8:	68bb      	ldr	r3, [r7, #8]
 8001cda:	1c5a      	adds	r2, r3, #1
 8001cdc:	60ba      	str	r2, [r7, #8]
 8001cde:	781b      	ldrb	r3, [r3, #0]
 8001ce0:	4619      	mov	r1, r3
 8001ce2:	f000 fb5f 	bl	80023a4 <UART_putc>
			for (n = 0; n < len; n++)
 8001ce6:	697b      	ldr	r3, [r7, #20]
 8001ce8:	3301      	adds	r3, #1
 8001cea:	617b      	str	r3, [r7, #20]
 8001cec:	697a      	ldr	r2, [r7, #20]
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	429a      	cmp	r2, r3
 8001cf2:	dbef      	blt.n	8001cd4 <_write+0x48>
#endif
			}
			break;
 8001cf4:	e007      	b.n	8001d06 <_write+0x7a>
		default:
			errno = EBADF;
 8001cf6:	f003 fef1 	bl	8005adc <__errno>
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	2209      	movs	r2, #9
 8001cfe:	601a      	str	r2, [r3, #0]
			return -1;
 8001d00:	f04f 33ff 	mov.w	r3, #4294967295
 8001d04:	e000      	b.n	8001d08 <_write+0x7c>
	}
	return len;
 8001d06:	687b      	ldr	r3, [r7, #4]
}
 8001d08:	4618      	mov	r0, r3
 8001d0a:	3718      	adds	r7, #24
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	bd80      	pop	{r7, pc}
 8001d10:	200007f8 	.word	0x200007f8
 8001d14:	200007f9 	.word	0x200007f9

08001d18 <dump_printf>:


#define DUMP_PRINTF_BUFFER_SIZE	256
uint32_t dump_printf(const char *format, ...) {
 8001d18:	b40f      	push	{r0, r1, r2, r3}
 8001d1a:	b580      	push	{r7, lr}
 8001d1c:	b0c2      	sub	sp, #264	@ 0x108
 8001d1e:	af00      	add	r7, sp, #0
	uint32_t ret;

	va_list args_list;
	va_start(args_list, format);
 8001d20:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 8001d24:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
	uint8_t buf[DUMP_PRINTF_BUFFER_SIZE];

	ret = (uint32_t)vsnprintf((char*)buf, DUMP_PRINTF_BUFFER_SIZE, format, args_list);	//Prpare la chaine  envoyer.
 8001d28:	4638      	mov	r0, r7
 8001d2a:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8001d2e:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 8001d32:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001d36:	f003 fe75 	bl	8005a24 <vsnprintf>
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
	if(ret >= DUMP_PRINTF_BUFFER_SIZE)
 8001d40:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8001d44:	2bff      	cmp	r3, #255	@ 0xff
 8001d46:	d902      	bls.n	8001d4e <dump_printf+0x36>
		ret = DUMP_PRINTF_BUFFER_SIZE-1;
 8001d48:	23ff      	movs	r3, #255	@ 0xff
 8001d4a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104

	UART_impolite_force_puts_on_uart(UART2_ID, buf, ret);
 8001d4e:	463b      	mov	r3, r7
 8001d50:	f8d7 2104 	ldr.w	r2, [r7, #260]	@ 0x104
 8001d54:	4619      	mov	r1, r3
 8001d56:	2001      	movs	r0, #1
 8001d58:	f000 fb66 	bl	8002428 <UART_impolite_force_puts_on_uart>

	va_end(args_list);
	return ret;
 8001d5c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
}
 8001d60:	4618      	mov	r0, r3
 8001d62:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 8001d66:	46bd      	mov	sp, r7
 8001d68:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001d6c:	b004      	add	sp, #16
 8001d6e:	4770      	bx	lr

08001d70 <dump_trap_info>:
	dump_printf("ASSERT FAILED file : %s, line %ld\n", file, line);
	while(1);
}


void dump_trap_info(uint32_t stack_ptr[], uint32_t lr) {
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b086      	sub	sp, #24
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
 8001d78:	6039      	str	r1, [r7, #0]
	extern char _estack;	//Defined by the linker, end of stack
	if(uart_initialized != 0xE5E0E5E0)
 8001d7a:	4b52      	ldr	r3, [pc, #328]	@ (8001ec4 <dump_trap_info+0x154>)
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	4a52      	ldr	r2, [pc, #328]	@ (8001ec8 <dump_trap_info+0x158>)
 8001d80:	4293      	cmp	r3, r2
 8001d82:	d001      	beq.n	8001d88 <dump_trap_info+0x18>
	{
		NVIC_SystemReset();
 8001d84:	f7ff fe40 	bl	8001a08 <__NVIC_SystemReset>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001d88:	f3ef 8305 	mrs	r3, IPSR
 8001d8c:	60fb      	str	r3, [r7, #12]
  return(result);
 8001d8e:	68fb      	ldr	r3, [r7, #12]
	}
	dump_printf("FATAL Error ! Exception %ld\n", __get_IPSR() & 0xFF);
 8001d90:	b2db      	uxtb	r3, r3
 8001d92:	4619      	mov	r1, r3
 8001d94:	484d      	ldr	r0, [pc, #308]	@ (8001ecc <dump_trap_info+0x15c>)
 8001d96:	f7ff ffbf 	bl	8001d18 <dump_printf>
		13 = Reserved
		14 = PendSV
		15 = SysTick
		16 = IRQ0.
	*/
	if(lr & 0x00000008)
 8001d9a:	683b      	ldr	r3, [r7, #0]
 8001d9c:	f003 0308 	and.w	r3, r3, #8
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d003      	beq.n	8001dac <dump_trap_info+0x3c>
		dump_printf("CPU was in thread mode\n");
 8001da4:	484a      	ldr	r0, [pc, #296]	@ (8001ed0 <dump_trap_info+0x160>)
 8001da6:	f7ff ffb7 	bl	8001d18 <dump_printf>
 8001daa:	e002      	b.n	8001db2 <dump_trap_info+0x42>
	else dump_printf("CPU was in handler mode\n");
 8001dac:	4849      	ldr	r0, [pc, #292]	@ (8001ed4 <dump_trap_info+0x164>)
 8001dae:	f7ff ffb3 	bl	8001d18 <dump_printf>

	int offset, i;
	offset = 0;
 8001db2:	2300      	movs	r3, #0
 8001db4:	617b      	str	r3, [r7, #20]

	dump_printf("CPU status was:\n");
 8001db6:	4848      	ldr	r0, [pc, #288]	@ (8001ed8 <dump_trap_info+0x168>)
 8001db8:	f7ff ffae 	bl	8001d18 <dump_printf>
	dump_printf("-  R0: 0x%08lX  R1: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 8001dbc:	697b      	ldr	r3, [r7, #20]
 8001dbe:	009b      	lsls	r3, r3, #2
 8001dc0:	687a      	ldr	r2, [r7, #4]
 8001dc2:	4413      	add	r3, r2
 8001dc4:	6819      	ldr	r1, [r3, #0]
 8001dc6:	697b      	ldr	r3, [r7, #20]
 8001dc8:	3301      	adds	r3, #1
 8001dca:	009b      	lsls	r3, r3, #2
 8001dcc:	687a      	ldr	r2, [r7, #4]
 8001dce:	4413      	add	r3, r2
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	461a      	mov	r2, r3
 8001dd4:	4841      	ldr	r0, [pc, #260]	@ (8001edc <dump_trap_info+0x16c>)
 8001dd6:	f7ff ff9f 	bl	8001d18 <dump_printf>
 8001dda:	697b      	ldr	r3, [r7, #20]
 8001ddc:	3302      	adds	r3, #2
 8001dde:	617b      	str	r3, [r7, #20]
	dump_printf("-  R2: 0x%08lX  R3: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 8001de0:	697b      	ldr	r3, [r7, #20]
 8001de2:	009b      	lsls	r3, r3, #2
 8001de4:	687a      	ldr	r2, [r7, #4]
 8001de6:	4413      	add	r3, r2
 8001de8:	6819      	ldr	r1, [r3, #0]
 8001dea:	697b      	ldr	r3, [r7, #20]
 8001dec:	3301      	adds	r3, #1
 8001dee:	009b      	lsls	r3, r3, #2
 8001df0:	687a      	ldr	r2, [r7, #4]
 8001df2:	4413      	add	r3, r2
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	461a      	mov	r2, r3
 8001df8:	4839      	ldr	r0, [pc, #228]	@ (8001ee0 <dump_trap_info+0x170>)
 8001dfa:	f7ff ff8d 	bl	8001d18 <dump_printf>
 8001dfe:	697b      	ldr	r3, [r7, #20]
 8001e00:	3302      	adds	r3, #2
 8001e02:	617b      	str	r3, [r7, #20]
	dump_printf("- R12: 0x%08lX\n", stack_ptr[offset++]);
 8001e04:	697b      	ldr	r3, [r7, #20]
 8001e06:	1c5a      	adds	r2, r3, #1
 8001e08:	617a      	str	r2, [r7, #20]
 8001e0a:	009b      	lsls	r3, r3, #2
 8001e0c:	687a      	ldr	r2, [r7, #4]
 8001e0e:	4413      	add	r3, r2
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	4619      	mov	r1, r3
 8001e14:	4833      	ldr	r0, [pc, #204]	@ (8001ee4 <dump_trap_info+0x174>)
 8001e16:	f7ff ff7f 	bl	8001d18 <dump_printf>
	dump_printf("- LR:   0x%08lX\n", stack_ptr[offset++]);
 8001e1a:	697b      	ldr	r3, [r7, #20]
 8001e1c:	1c5a      	adds	r2, r3, #1
 8001e1e:	617a      	str	r2, [r7, #20]
 8001e20:	009b      	lsls	r3, r3, #2
 8001e22:	687a      	ldr	r2, [r7, #4]
 8001e24:	4413      	add	r3, r2
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	4619      	mov	r1, r3
 8001e2a:	482f      	ldr	r0, [pc, #188]	@ (8001ee8 <dump_trap_info+0x178>)
 8001e2c:	f7ff ff74 	bl	8001d18 <dump_printf>
	dump_printf("- PC:   0x%08lX\n", stack_ptr[offset++]);
 8001e30:	697b      	ldr	r3, [r7, #20]
 8001e32:	1c5a      	adds	r2, r3, #1
 8001e34:	617a      	str	r2, [r7, #20]
 8001e36:	009b      	lsls	r3, r3, #2
 8001e38:	687a      	ldr	r2, [r7, #4]
 8001e3a:	4413      	add	r3, r2
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	4619      	mov	r1, r3
 8001e40:	482a      	ldr	r0, [pc, #168]	@ (8001eec <dump_trap_info+0x17c>)
 8001e42:	f7ff ff69 	bl	8001d18 <dump_printf>
	dump_printf("- xPSR: 0x%08lX\n\n", stack_ptr[offset++]);
 8001e46:	697b      	ldr	r3, [r7, #20]
 8001e48:	1c5a      	adds	r2, r3, #1
 8001e4a:	617a      	str	r2, [r7, #20]
 8001e4c:	009b      	lsls	r3, r3, #2
 8001e4e:	687a      	ldr	r2, [r7, #4]
 8001e50:	4413      	add	r3, r2
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	4619      	mov	r1, r3
 8001e56:	4826      	ldr	r0, [pc, #152]	@ (8001ef0 <dump_trap_info+0x180>)
 8001e58:	f7ff ff5e 	bl	8001d18 <dump_printf>
		dump_printf("- FPSCR: 0x%08lX\n", stack_ptr[offset++]);
		offset++; //empty value at end
	}
	*/

	dump_printf("Stack was: \n");
 8001e5c:	4825      	ldr	r0, [pc, #148]	@ (8001ef4 <dump_trap_info+0x184>)
 8001e5e:	f7ff ff5b 	bl	8001d18 <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 8001e62:	2300      	movs	r3, #0
 8001e64:	613b      	str	r3, [r7, #16]
 8001e66:	e019      	b.n	8001e9c <dump_trap_info+0x12c>
		if(!((i + 1) % 4) && i)
 8001e68:	693b      	ldr	r3, [r7, #16]
 8001e6a:	3301      	adds	r3, #1
 8001e6c:	f003 0303 	and.w	r3, r3, #3
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d105      	bne.n	8001e80 <dump_trap_info+0x110>
 8001e74:	693b      	ldr	r3, [r7, #16]
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d002      	beq.n	8001e80 <dump_trap_info+0x110>
			dump_printf("\n");
 8001e7a:	481f      	ldr	r0, [pc, #124]	@ (8001ef8 <dump_trap_info+0x188>)
 8001e7c:	f7ff ff4c 	bl	8001d18 <dump_printf>
		dump_printf("0x%08lX ", stack_ptr[offset++]);
 8001e80:	697b      	ldr	r3, [r7, #20]
 8001e82:	1c5a      	adds	r2, r3, #1
 8001e84:	617a      	str	r2, [r7, #20]
 8001e86:	009b      	lsls	r3, r3, #2
 8001e88:	687a      	ldr	r2, [r7, #4]
 8001e8a:	4413      	add	r3, r2
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	4619      	mov	r1, r3
 8001e90:	481a      	ldr	r0, [pc, #104]	@ (8001efc <dump_trap_info+0x18c>)
 8001e92:	f7ff ff41 	bl	8001d18 <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 8001e96:	693b      	ldr	r3, [r7, #16]
 8001e98:	3301      	adds	r3, #1
 8001e9a:	613b      	str	r3, [r7, #16]
 8001e9c:	693b      	ldr	r3, [r7, #16]
 8001e9e:	2b1f      	cmp	r3, #31
 8001ea0:	dc06      	bgt.n	8001eb0 <dump_trap_info+0x140>
 8001ea2:	697b      	ldr	r3, [r7, #20]
 8001ea4:	009b      	lsls	r3, r3, #2
 8001ea6:	687a      	ldr	r2, [r7, #4]
 8001ea8:	4413      	add	r3, r2
 8001eaa:	4a15      	ldr	r2, [pc, #84]	@ (8001f00 <dump_trap_info+0x190>)
 8001eac:	4293      	cmp	r3, r2
 8001eae:	d3db      	bcc.n	8001e68 <dump_trap_info+0xf8>
	}
	dump_printf("\n");
 8001eb0:	4811      	ldr	r0, [pc, #68]	@ (8001ef8 <dump_trap_info+0x188>)
 8001eb2:	f7ff ff31 	bl	8001d18 <dump_printf>


	dump_printf("END of Fault Handler\n");
 8001eb6:	4813      	ldr	r0, [pc, #76]	@ (8001f04 <dump_trap_info+0x194>)
 8001eb8:	f7ff ff2e 	bl	8001d18 <dump_printf>
}
 8001ebc:	bf00      	nop
 8001ebe:	3718      	adds	r7, #24
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	bd80      	pop	{r7, pc}
 8001ec4:	200007fc 	.word	0x200007fc
 8001ec8:	e5e0e5e0 	.word	0xe5e0e5e0
 8001ecc:	0800b45c 	.word	0x0800b45c
 8001ed0:	0800b47c 	.word	0x0800b47c
 8001ed4:	0800b494 	.word	0x0800b494
 8001ed8:	0800b4b0 	.word	0x0800b4b0
 8001edc:	0800b4c4 	.word	0x0800b4c4
 8001ee0:	0800b4e4 	.word	0x0800b4e4
 8001ee4:	0800b504 	.word	0x0800b504
 8001ee8:	0800b514 	.word	0x0800b514
 8001eec:	0800b528 	.word	0x0800b528
 8001ef0:	0800b53c 	.word	0x0800b53c
 8001ef4:	0800b550 	.word	0x0800b550
 8001ef8:	0800b560 	.word	0x0800b560
 8001efc:	0800b564 	.word	0x0800b564
 8001f00:	20005000 	.word	0x20005000
 8001f04:	0800b570 	.word	0x0800b570

08001f08 <BusFault_Handler>:

__attribute__((naked)) void Fault_Handler(void)
{
	//On ne veux pas perdre l'tat des registres, donc pas de C
	//l'attribut naked indique qu'on ne veux pas de prologue / epilogue gnrs par GCC
	__asm volatile
 8001f08:	f01e 0f04 	tst.w	lr, #4
 8001f0c:	bf0c      	ite	eq
 8001f0e:	f3ef 8008 	mrseq	r0, MSP
 8001f12:	f3ef 8009 	mrsne	r0, PSP
 8001f16:	4671      	mov	r1, lr
 8001f18:	f7ff bf2a 	b.w	8001d70 <dump_trap_info>
		"MRSEQ R0, MSP\n"	//r0 = msp
		"MRSNE R0, PSP\n"	//else r0 = psp
		"MOV R1, LR\n"
		"B dump_trap_info\n"
	);
}
 8001f1c:	bf00      	nop
	...

08001f20 <NMI_Handler>:
void MemManage_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void BusFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void UsageFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));

void NMI_Handler(void)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	af00      	add	r7, sp, #0
	dump_printf("NMI: unimplemented\n");
 8001f24:	4802      	ldr	r0, [pc, #8]	@ (8001f30 <NMI_Handler+0x10>)
 8001f26:	f7ff fef7 	bl	8001d18 <dump_printf>
}
 8001f2a:	bf00      	nop
 8001f2c:	bd80      	pop	{r7, pc}
 8001f2e:	bf00      	nop
 8001f30:	0800b588 	.word	0x0800b588

08001f34 <SVC_Handler>:

void SVC_Handler(void)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	af00      	add	r7, sp, #0
	dump_printf("SVC interrupt: unimplemented\n");
 8001f38:	4802      	ldr	r0, [pc, #8]	@ (8001f44 <SVC_Handler+0x10>)
 8001f3a:	f7ff feed 	bl	8001d18 <dump_printf>
}
 8001f3e:	bf00      	nop
 8001f40:	bd80      	pop	{r7, pc}
 8001f42:	bf00      	nop
 8001f44:	0800b59c 	.word	0x0800b59c

08001f48 <DebugMon_Handler>:

void DebugMon_Handler(void)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	af00      	add	r7, sp, #0
	dump_printf("DebugMon: unimplemented\n");
 8001f4c:	4802      	ldr	r0, [pc, #8]	@ (8001f58 <DebugMon_Handler+0x10>)
 8001f4e:	f7ff fee3 	bl	8001d18 <dump_printf>
}
 8001f52:	bf00      	nop
 8001f54:	bd80      	pop	{r7, pc}
 8001f56:	bf00      	nop
 8001f58:	0800b5bc 	.word	0x0800b5bc

08001f5c <PendSV_Handler>:

void PendSV_Handler(void)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	af00      	add	r7, sp, #0
	dump_printf("Pending SVC interrupt: unimplemented\n");
 8001f60:	4802      	ldr	r0, [pc, #8]	@ (8001f6c <PendSV_Handler+0x10>)
 8001f62:	f7ff fed9 	bl	8001d18 <dump_printf>
}
 8001f66:	bf00      	nop
 8001f68:	bd80      	pop	{r7, pc}
 8001f6a:	bf00      	nop
 8001f6c:	0800b5d8 	.word	0x0800b5d8

08001f70 <TIMER1_user_handler_it>:

//L'attribut weak indique  l'diteur de liens, lors de la compilation, que cette fonction sera ignore s'il en existe une autre portant le mme nom. Elle sera choisie par dfaut d'autre fonction homonyme.
//Ainsi, si l'utilisateur dfinie sa propre TIMER1_user_handler_it_1ms(), elle sera appele
//Sinon, aucun message d'erreur n'indiquera que cette fonction n'existe pas !
__weak void TIMER1_user_handler_it(void)
{
 8001f70:	b480      	push	{r7}
 8001f72:	af00      	add	r7, sp, #0

}
 8001f74:	bf00      	nop
 8001f76:	46bd      	mov	sp, r7
 8001f78:	bc80      	pop	{r7}
 8001f7a:	4770      	bx	lr

08001f7c <TIMER2_user_handler_it>:

__weak void TIMER2_user_handler_it(void)
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	af00      	add	r7, sp, #0

}
 8001f80:	bf00      	nop
 8001f82:	46bd      	mov	sp, r7
 8001f84:	bc80      	pop	{r7}
 8001f86:	4770      	bx	lr

08001f88 <TIMER3_user_handler_it>:

__weak void TIMER3_user_handler_it(void)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	af00      	add	r7, sp, #0

}
 8001f8c:	bf00      	nop
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	bc80      	pop	{r7}
 8001f92:	4770      	bx	lr

08001f94 <TIMER4_user_handler_it>:

__weak void TIMER4_user_handler_it(void)
{
 8001f94:	b480      	push	{r7}
 8001f96:	af00      	add	r7, sp, #0

}
 8001f98:	bf00      	nop
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	bc80      	pop	{r7}
 8001f9e:	4770      	bx	lr

08001fa0 <TIM1_UP_IRQHandler>:
 * @func 	void TIM1_IRQHandler(void)
 * @pre		Cette fonction NE DOIT PAS tre appele directement par l'utilisateur...
 * @post	Acquittement du flag d'interruption, et appel de la fonction de l'utilisateur : TIMER1_user_handler_it_1ms()
 * @note	Nous n'avons PAS le choix du nom de cette fonction, c'est comme a qu'elle est nomme dans le fichier startup.s !
 */
void TIM1_UP_IRQHandler(void){
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8001fa4:	4b07      	ldr	r3, [pc, #28]	@ (8001fc4 <TIM1_UP_IRQHandler+0x24>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	68db      	ldr	r3, [r3, #12]
 8001faa:	f003 0301 	and.w	r3, r3, #1
 8001fae:	2b01      	cmp	r3, #1
 8001fb0:	d106      	bne.n	8001fc0 <TIM1_UP_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8001fb2:	4b04      	ldr	r3, [pc, #16]	@ (8001fc4 <TIM1_UP_IRQHandler+0x24>)
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	f06f 0201 	mvn.w	r2, #1
 8001fba:	611a      	str	r2, [r3, #16]
		TIMER1_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8001fbc:	f7ff ffd8 	bl	8001f70 <TIMER1_user_handler_it>
	}
}
 8001fc0:	bf00      	nop
 8001fc2:	bd80      	pop	{r7, pc}
 8001fc4:	20000804 	.word	0x20000804

08001fc8 <TIM2_IRQHandler>:

void TIM2_IRQHandler(void){
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8001fcc:	4b07      	ldr	r3, [pc, #28]	@ (8001fec <TIM2_IRQHandler+0x24>)
 8001fce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fd0:	68db      	ldr	r3, [r3, #12]
 8001fd2:	f003 0301 	and.w	r3, r3, #1
 8001fd6:	2b01      	cmp	r3, #1
 8001fd8:	d106      	bne.n	8001fe8 <TIM2_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8001fda:	4b04      	ldr	r3, [pc, #16]	@ (8001fec <TIM2_IRQHandler+0x24>)
 8001fdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fde:	f06f 0201 	mvn.w	r2, #1
 8001fe2:	611a      	str	r2, [r3, #16]
		TIMER2_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8001fe4:	f7ff ffca 	bl	8001f7c <TIMER2_user_handler_it>
	}
}
 8001fe8:	bf00      	nop
 8001fea:	bd80      	pop	{r7, pc}
 8001fec:	20000804 	.word	0x20000804

08001ff0 <TIM3_IRQHandler>:

void TIM3_IRQHandler(void){
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8001ff4:	4b08      	ldr	r3, [pc, #32]	@ (8002018 <TIM3_IRQHandler+0x28>)
 8001ff6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001ffa:	68db      	ldr	r3, [r3, #12]
 8001ffc:	f003 0301 	and.w	r3, r3, #1
 8002000:	2b01      	cmp	r3, #1
 8002002:	d107      	bne.n	8002014 <TIM3_IRQHandler+0x24>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8002004:	4b04      	ldr	r3, [pc, #16]	@ (8002018 <TIM3_IRQHandler+0x28>)
 8002006:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800200a:	f06f 0201 	mvn.w	r2, #1
 800200e:	611a      	str	r2, [r3, #16]
		TIMER3_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8002010:	f7ff ffba 	bl	8001f88 <TIMER3_user_handler_it>
	}
}
 8002014:	bf00      	nop
 8002016:	bd80      	pop	{r7, pc}
 8002018:	20000804 	.word	0x20000804

0800201c <TIM4_IRQHandler>:

void TIM4_IRQHandler(void){
 800201c:	b580      	push	{r7, lr}
 800201e:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8002020:	4b08      	ldr	r3, [pc, #32]	@ (8002044 <TIM4_IRQHandler+0x28>)
 8002022:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002026:	68db      	ldr	r3, [r3, #12]
 8002028:	f003 0301 	and.w	r3, r3, #1
 800202c:	2b01      	cmp	r3, #1
 800202e:	d107      	bne.n	8002040 <TIM4_IRQHandler+0x24>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8002030:	4b04      	ldr	r3, [pc, #16]	@ (8002044 <TIM4_IRQHandler+0x28>)
 8002032:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002036:	f06f 0201 	mvn.w	r2, #1
 800203a:	611a      	str	r2, [r3, #16]
		TIMER4_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 800203c:	f7ff ffaa 	bl	8001f94 <TIMER4_user_handler_it>
	}
}
 8002040:	bf00      	nop
 8002042:	bd80      	pop	{r7, pc}
 8002044:	20000804 	.word	0x20000804

08002048 <__NVIC_EnableIRQ>:
{
 8002048:	b480      	push	{r7}
 800204a:	b083      	sub	sp, #12
 800204c:	af00      	add	r7, sp, #0
 800204e:	4603      	mov	r3, r0
 8002050:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002052:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002056:	2b00      	cmp	r3, #0
 8002058:	db0b      	blt.n	8002072 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800205a:	79fb      	ldrb	r3, [r7, #7]
 800205c:	f003 021f 	and.w	r2, r3, #31
 8002060:	4906      	ldr	r1, [pc, #24]	@ (800207c <__NVIC_EnableIRQ+0x34>)
 8002062:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002066:	095b      	lsrs	r3, r3, #5
 8002068:	2001      	movs	r0, #1
 800206a:	fa00 f202 	lsl.w	r2, r0, r2
 800206e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002072:	bf00      	nop
 8002074:	370c      	adds	r7, #12
 8002076:	46bd      	mov	sp, r7
 8002078:	bc80      	pop	{r7}
 800207a:	4770      	bx	lr
 800207c:	e000e100 	.word	0xe000e100

08002080 <__NVIC_DisableIRQ>:
{
 8002080:	b480      	push	{r7}
 8002082:	b083      	sub	sp, #12
 8002084:	af00      	add	r7, sp, #0
 8002086:	4603      	mov	r3, r0
 8002088:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800208a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800208e:	2b00      	cmp	r3, #0
 8002090:	db12      	blt.n	80020b8 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002092:	79fb      	ldrb	r3, [r7, #7]
 8002094:	f003 021f 	and.w	r2, r3, #31
 8002098:	490a      	ldr	r1, [pc, #40]	@ (80020c4 <__NVIC_DisableIRQ+0x44>)
 800209a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800209e:	095b      	lsrs	r3, r3, #5
 80020a0:	2001      	movs	r0, #1
 80020a2:	fa00 f202 	lsl.w	r2, r0, r2
 80020a6:	3320      	adds	r3, #32
 80020a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 80020ac:	f3bf 8f4f 	dsb	sy
}
 80020b0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80020b2:	f3bf 8f6f 	isb	sy
}
 80020b6:	bf00      	nop
}
 80020b8:	bf00      	nop
 80020ba:	370c      	adds	r7, #12
 80020bc:	46bd      	mov	sp, r7
 80020be:	bc80      	pop	{r7}
 80020c0:	4770      	bx	lr
 80020c2:	bf00      	nop
 80020c4:	e000e100 	.word	0xe000e100

080020c8 <__NVIC_SystemReset>:
{
 80020c8:	b480      	push	{r7}
 80020ca:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 80020cc:	f3bf 8f4f 	dsb	sy
}
 80020d0:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80020d2:	4b06      	ldr	r3, [pc, #24]	@ (80020ec <__NVIC_SystemReset+0x24>)
 80020d4:	68db      	ldr	r3, [r3, #12]
 80020d6:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80020da:	4904      	ldr	r1, [pc, #16]	@ (80020ec <__NVIC_SystemReset+0x24>)
 80020dc:	4b04      	ldr	r3, [pc, #16]	@ (80020f0 <__NVIC_SystemReset+0x28>)
 80020de:	4313      	orrs	r3, r2
 80020e0:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80020e2:	f3bf 8f4f 	dsb	sy
}
 80020e6:	bf00      	nop
    __NOP();
 80020e8:	bf00      	nop
 80020ea:	e7fd      	b.n	80020e8 <__NVIC_SystemReset+0x20>
 80020ec:	e000ed00 	.word	0xe000ed00
 80020f0:	05fa0004 	.word	0x05fa0004

080020f4 <UART_init>:
 * 				USART3 : Rx=PB11 et Tx=PB10 	ou avec remap : Rx=PD9 et Tx=PD8
 * 				La gestion des envois et reception se fait en interruption.
 *
 */
void UART_init(uart_id_e uart_id, uint32_t baudrate)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b082      	sub	sp, #8
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	4603      	mov	r3, r0
 80020fc:	6039      	str	r1, [r7, #0]
 80020fe:	71fb      	strb	r3, [r7, #7]
	assert(baudrate > 1000);
 8002100:	683b      	ldr	r3, [r7, #0]
 8002102:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002106:	d806      	bhi.n	8002116 <UART_init+0x22>
 8002108:	4a56      	ldr	r2, [pc, #344]	@ (8002264 <UART_init+0x170>)
 800210a:	218a      	movs	r1, #138	@ 0x8a
 800210c:	4856      	ldr	r0, [pc, #344]	@ (8002268 <UART_init+0x174>)
 800210e:	f003 faff 	bl	8005710 <printf>
 8002112:	f7ff ffd9 	bl	80020c8 <__NVIC_SystemReset>
	assert(uart_id < UART_ID_NB);
 8002116:	79fb      	ldrb	r3, [r7, #7]
 8002118:	2b02      	cmp	r3, #2
 800211a:	d906      	bls.n	800212a <UART_init+0x36>
 800211c:	4a53      	ldr	r2, [pc, #332]	@ (800226c <UART_init+0x178>)
 800211e:	218b      	movs	r1, #139	@ 0x8b
 8002120:	4851      	ldr	r0, [pc, #324]	@ (8002268 <UART_init+0x174>)
 8002122:	f003 faf5 	bl	8005710 <printf>
 8002126:	f7ff ffcf 	bl	80020c8 <__NVIC_SystemReset>

	buffer_rx_read_index[uart_id] = 0;
 800212a:	79fb      	ldrb	r3, [r7, #7]
 800212c:	4a50      	ldr	r2, [pc, #320]	@ (8002270 <UART_init+0x17c>)
 800212e:	2100      	movs	r1, #0
 8002130:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = 0;
 8002134:	79fb      	ldrb	r3, [r7, #7]
 8002136:	4a4f      	ldr	r2, [pc, #316]	@ (8002274 <UART_init+0x180>)
 8002138:	2100      	movs	r1, #0
 800213a:	54d1      	strb	r1, [r2, r3]
	buffer_rx_data_ready[uart_id] = FALSE;
 800213c:	79fb      	ldrb	r3, [r7, #7]
 800213e:	4a4e      	ldr	r2, [pc, #312]	@ (8002278 <UART_init+0x184>)
 8002140:	2100      	movs	r1, #0
 8002142:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		- No parity
		- Hardware flow control disabled (RTS and CTS signals)
		- Receive and transmit enabled
		- OverSampling: enable
	*/
	UART_HandleStructure[uart_id].Instance = (USART_TypeDef*)instance_array[uart_id];
 8002146:	79fa      	ldrb	r2, [r7, #7]
 8002148:	79fb      	ldrb	r3, [r7, #7]
 800214a:	494c      	ldr	r1, [pc, #304]	@ (800227c <UART_init+0x188>)
 800214c:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8002150:	494b      	ldr	r1, [pc, #300]	@ (8002280 <UART_init+0x18c>)
 8002152:	019b      	lsls	r3, r3, #6
 8002154:	440b      	add	r3, r1
 8002156:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.BaudRate = baudrate;
 8002158:	79fb      	ldrb	r3, [r7, #7]
 800215a:	4a49      	ldr	r2, [pc, #292]	@ (8002280 <UART_init+0x18c>)
 800215c:	019b      	lsls	r3, r3, #6
 800215e:	4413      	add	r3, r2
 8002160:	3304      	adds	r3, #4
 8002162:	683a      	ldr	r2, [r7, #0]
 8002164:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.WordLength = UART_WORDLENGTH_8B;//
 8002166:	79fb      	ldrb	r3, [r7, #7]
 8002168:	4a45      	ldr	r2, [pc, #276]	@ (8002280 <UART_init+0x18c>)
 800216a:	019b      	lsls	r3, r3, #6
 800216c:	4413      	add	r3, r2
 800216e:	3308      	adds	r3, #8
 8002170:	2200      	movs	r2, #0
 8002172:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.StopBits = UART_STOPBITS_1;//
 8002174:	79fb      	ldrb	r3, [r7, #7]
 8002176:	4a42      	ldr	r2, [pc, #264]	@ (8002280 <UART_init+0x18c>)
 8002178:	019b      	lsls	r3, r3, #6
 800217a:	4413      	add	r3, r2
 800217c:	330c      	adds	r3, #12
 800217e:	2200      	movs	r2, #0
 8002180:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Parity = UART_PARITY_NONE;//
 8002182:	79fb      	ldrb	r3, [r7, #7]
 8002184:	4a3e      	ldr	r2, [pc, #248]	@ (8002280 <UART_init+0x18c>)
 8002186:	019b      	lsls	r3, r3, #6
 8002188:	4413      	add	r3, r2
 800218a:	3310      	adds	r3, #16
 800218c:	2200      	movs	r2, #0
 800218e:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.HwFlowCtl = UART_HWCONTROL_NONE;//
 8002190:	79fb      	ldrb	r3, [r7, #7]
 8002192:	4a3b      	ldr	r2, [pc, #236]	@ (8002280 <UART_init+0x18c>)
 8002194:	019b      	lsls	r3, r3, #6
 8002196:	4413      	add	r3, r2
 8002198:	3318      	adds	r3, #24
 800219a:	2200      	movs	r2, #0
 800219c:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Mode = UART_MODE_TX_RX;//
 800219e:	79fb      	ldrb	r3, [r7, #7]
 80021a0:	4a37      	ldr	r2, [pc, #220]	@ (8002280 <UART_init+0x18c>)
 80021a2:	019b      	lsls	r3, r3, #6
 80021a4:	4413      	add	r3, r2
 80021a6:	3314      	adds	r3, #20
 80021a8:	220c      	movs	r2, #12
 80021aa:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.OverSampling = UART_OVERSAMPLING_16;//
 80021ac:	79fb      	ldrb	r3, [r7, #7]
 80021ae:	4a34      	ldr	r2, [pc, #208]	@ (8002280 <UART_init+0x18c>)
 80021b0:	019b      	lsls	r3, r3, #6
 80021b2:	4413      	add	r3, r2
 80021b4:	331c      	adds	r3, #28
 80021b6:	2200      	movs	r2, #0
 80021b8:	601a      	str	r2, [r3, #0]

	/*On applique les parametres d'initialisation ci-dessus */
	HAL_UART_Init(&UART_HandleStructure[uart_id]);
 80021ba:	79fb      	ldrb	r3, [r7, #7]
 80021bc:	019b      	lsls	r3, r3, #6
 80021be:	4a30      	ldr	r2, [pc, #192]	@ (8002280 <UART_init+0x18c>)
 80021c0:	4413      	add	r3, r2
 80021c2:	4618      	mov	r0, r3
 80021c4:	f002 fb40 	bl	8004848 <HAL_UART_Init>
	
	/*Activation de l'UART */
	__HAL_UART_ENABLE(&UART_HandleStructure[uart_id]);
 80021c8:	79fb      	ldrb	r3, [r7, #7]
 80021ca:	4a2d      	ldr	r2, [pc, #180]	@ (8002280 <UART_init+0x18c>)
 80021cc:	019b      	lsls	r3, r3, #6
 80021ce:	4413      	add	r3, r2
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	68da      	ldr	r2, [r3, #12]
 80021d4:	79fb      	ldrb	r3, [r7, #7]
 80021d6:	492a      	ldr	r1, [pc, #168]	@ (8002280 <UART_init+0x18c>)
 80021d8:	019b      	lsls	r3, r3, #6
 80021da:	440b      	add	r3, r1
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80021e2:	60da      	str	r2, [r3, #12]

	// On fixe les priorits des interruptions de l'usart PreemptionPriority = 0, SubPriority = 1 et on autorise les interruptions
	HAL_NVIC_SetPriority(nvic_irq_array[uart_id] , 1, 1);
 80021e4:	79fb      	ldrb	r3, [r7, #7]
 80021e6:	4a27      	ldr	r2, [pc, #156]	@ (8002284 <UART_init+0x190>)
 80021e8:	56d3      	ldrsb	r3, [r2, r3]
 80021ea:	2201      	movs	r2, #1
 80021ec:	2101      	movs	r1, #1
 80021ee:	4618      	mov	r0, r3
 80021f0:	f001 fa63 	bl	80036ba <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 80021f4:	79fb      	ldrb	r3, [r7, #7]
 80021f6:	4a23      	ldr	r2, [pc, #140]	@ (8002284 <UART_init+0x190>)
 80021f8:	56d3      	ldrsb	r3, [r2, r3]
 80021fa:	4618      	mov	r0, r3
 80021fc:	f001 fa79 	bl	80036f2 <HAL_NVIC_EnableIRQ>
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Activation de la rception d'un caractre
 8002200:	79fb      	ldrb	r3, [r7, #7]
 8002202:	019b      	lsls	r3, r3, #6
 8002204:	4a1e      	ldr	r2, [pc, #120]	@ (8002280 <UART_init+0x18c>)
 8002206:	1898      	adds	r0, r3, r2
 8002208:	79fb      	ldrb	r3, [r7, #7]
 800220a:	79fa      	ldrb	r2, [r7, #7]
 800220c:	4919      	ldr	r1, [pc, #100]	@ (8002274 <UART_init+0x180>)
 800220e:	5c8a      	ldrb	r2, [r1, r2]
 8002210:	01db      	lsls	r3, r3, #7
 8002212:	4413      	add	r3, r2
 8002214:	4a1c      	ldr	r2, [pc, #112]	@ (8002288 <UART_init+0x194>)
 8002216:	4413      	add	r3, r2
 8002218:	2201      	movs	r2, #1
 800221a:	4619      	mov	r1, r3
 800221c:	f002 fba5 	bl	800496a <HAL_UART_Receive_IT>

	//Config LibC: no buffering
	setvbuf(stdout, NULL, _IONBF, 0 );
 8002220:	4b1a      	ldr	r3, [pc, #104]	@ (800228c <UART_init+0x198>)
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	6898      	ldr	r0, [r3, #8]
 8002226:	2300      	movs	r3, #0
 8002228:	2202      	movs	r2, #2
 800222a:	2100      	movs	r1, #0
 800222c:	f003 fad0 	bl	80057d0 <setvbuf>
	setvbuf(stderr, NULL, _IONBF, 0 );
 8002230:	4b16      	ldr	r3, [pc, #88]	@ (800228c <UART_init+0x198>)
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	68d8      	ldr	r0, [r3, #12]
 8002236:	2300      	movs	r3, #0
 8002238:	2202      	movs	r2, #2
 800223a:	2100      	movs	r1, #0
 800223c:	f003 fac8 	bl	80057d0 <setvbuf>
	setvbuf(stdin, NULL, _IONBF, 0 );
 8002240:	4b12      	ldr	r3, [pc, #72]	@ (800228c <UART_init+0x198>)
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	6858      	ldr	r0, [r3, #4]
 8002246:	2300      	movs	r3, #0
 8002248:	2202      	movs	r2, #2
 800224a:	2100      	movs	r1, #0
 800224c:	f003 fac0 	bl	80057d0 <setvbuf>

	uart_initialized[uart_id] = TRUE;
 8002250:	79fb      	ldrb	r3, [r7, #7]
 8002252:	4a0f      	ldr	r2, [pc, #60]	@ (8002290 <UART_init+0x19c>)
 8002254:	2101      	movs	r1, #1
 8002256:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 800225a:	bf00      	nop
 800225c:	3708      	adds	r7, #8
 800225e:	46bd      	mov	sp, r7
 8002260:	bd80      	pop	{r7, pc}
 8002262:	bf00      	nop
 8002264:	0800b600 	.word	0x0800b600
 8002268:	0800b610 	.word	0x0800b610
 800226c:	0800b64c 	.word	0x0800b64c
 8002270:	20000b48 	.word	0x20000b48
 8002274:	20000b44 	.word	0x20000b44
 8002278:	20000b54 	.word	0x20000b54
 800227c:	20000004 	.word	0x20000004
 8002280:	20000904 	.word	0x20000904
 8002284:	0800b8a0 	.word	0x0800b8a0
 8002288:	200009c4 	.word	0x200009c4
 800228c:	2000043c 	.word	0x2000043c
 8002290:	20000b60 	.word	0x20000b60

08002294 <UART_data_ready>:
 * @ret		Retourne VRAI si un ou des caractres sont disponibles dans le buffer.
 * @ret		Retourne FAUX si aucun caractre n'est disponible dans le buffer (le buffer est vide)
 * @param	uart_id est le numro de l'UART concern :	UART1_ID, UART2_ID, UART3_ID
 */
bool_e UART_data_ready(uart_id_e uart_id)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	b082      	sub	sp, #8
 8002298:	af00      	add	r7, sp, #0
 800229a:	4603      	mov	r3, r0
 800229c:	71fb      	strb	r3, [r7, #7]
	assert(uart_id < UART_ID_NB);
 800229e:	79fb      	ldrb	r3, [r7, #7]
 80022a0:	2b02      	cmp	r3, #2
 80022a2:	d906      	bls.n	80022b2 <UART_data_ready+0x1e>
 80022a4:	4a07      	ldr	r2, [pc, #28]	@ (80022c4 <UART_data_ready+0x30>)
 80022a6:	21c8      	movs	r1, #200	@ 0xc8
 80022a8:	4807      	ldr	r0, [pc, #28]	@ (80022c8 <UART_data_ready+0x34>)
 80022aa:	f003 fa31 	bl	8005710 <printf>
 80022ae:	f7ff ff0b 	bl	80020c8 <__NVIC_SystemReset>
	return buffer_rx_data_ready[uart_id];
 80022b2:	79fb      	ldrb	r3, [r7, #7]
 80022b4:	4a05      	ldr	r2, [pc, #20]	@ (80022cc <UART_data_ready+0x38>)
 80022b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 80022ba:	4618      	mov	r0, r3
 80022bc:	3708      	adds	r7, #8
 80022be:	46bd      	mov	sp, r7
 80022c0:	bd80      	pop	{r7, pc}
 80022c2:	bf00      	nop
 80022c4:	0800b64c 	.word	0x0800b64c
 80022c8:	0800b610 	.word	0x0800b610
 80022cc:	20000b54 	.word	0x20000b54

080022d0 <UART_get_next_byte>:
 * @brief	Fonction permettant de rcuprer le prochain caractre reu dans le buffer.
 * @ret 	Retourne le prochain caractre reu. Ou 0 si rien n'a t reu.
 * @post 	Le caractre renvoy par cette fonction ne sera plus renvoy.
 */
uint8_t UART_get_next_byte(uart_id_e uart_id)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b084      	sub	sp, #16
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	4603      	mov	r3, r0
 80022d8:	71fb      	strb	r3, [r7, #7]
	uint8_t ret;
	assert(uart_id < UART_ID_NB);
 80022da:	79fb      	ldrb	r3, [r7, #7]
 80022dc:	2b02      	cmp	r3, #2
 80022de:	d906      	bls.n	80022ee <UART_get_next_byte+0x1e>
 80022e0:	4a22      	ldr	r2, [pc, #136]	@ (800236c <UART_get_next_byte+0x9c>)
 80022e2:	21d4      	movs	r1, #212	@ 0xd4
 80022e4:	4822      	ldr	r0, [pc, #136]	@ (8002370 <UART_get_next_byte+0xa0>)
 80022e6:	f003 fa13 	bl	8005710 <printf>
 80022ea:	f7ff feed 	bl	80020c8 <__NVIC_SystemReset>

	if(!buffer_rx_data_ready[uart_id])	//N'est jamais sens se produire si l'utilisateur vrifie que UART_data_ready() avant d'appeler UART_get_next_byte()
 80022ee:	79fb      	ldrb	r3, [r7, #7]
 80022f0:	4a20      	ldr	r2, [pc, #128]	@ (8002374 <UART_get_next_byte+0xa4>)
 80022f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d101      	bne.n	80022fe <UART_get_next_byte+0x2e>
		return 0;
 80022fa:	2300      	movs	r3, #0
 80022fc:	e031      	b.n	8002362 <UART_get_next_byte+0x92>

	ret =  buffer_rx[uart_id][buffer_rx_read_index[uart_id]];
 80022fe:	79fa      	ldrb	r2, [r7, #7]
 8002300:	79fb      	ldrb	r3, [r7, #7]
 8002302:	491d      	ldr	r1, [pc, #116]	@ (8002378 <UART_get_next_byte+0xa8>)
 8002304:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002308:	491c      	ldr	r1, [pc, #112]	@ (800237c <UART_get_next_byte+0xac>)
 800230a:	01d2      	lsls	r2, r2, #7
 800230c:	440a      	add	r2, r1
 800230e:	4413      	add	r3, r2
 8002310:	781b      	ldrb	r3, [r3, #0]
 8002312:	73fb      	strb	r3, [r7, #15]
	buffer_rx_read_index[uart_id] = (buffer_rx_read_index[uart_id] + 1) % BUFFER_RX_SIZE;
 8002314:	79fb      	ldrb	r3, [r7, #7]
 8002316:	4a18      	ldr	r2, [pc, #96]	@ (8002378 <UART_get_next_byte+0xa8>)
 8002318:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800231c:	1c5a      	adds	r2, r3, #1
 800231e:	79fb      	ldrb	r3, [r7, #7]
 8002320:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002324:	4914      	ldr	r1, [pc, #80]	@ (8002378 <UART_get_next_byte+0xa8>)
 8002326:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	//Section critique durant laquelle on dsactive les interruptions... pour viter une mauvaise premption.
	NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 800232a:	79fb      	ldrb	r3, [r7, #7]
 800232c:	4a14      	ldr	r2, [pc, #80]	@ (8002380 <UART_get_next_byte+0xb0>)
 800232e:	56d3      	ldrsb	r3, [r2, r3]
 8002330:	4618      	mov	r0, r3
 8002332:	f7ff fea5 	bl	8002080 <__NVIC_DisableIRQ>
	if (buffer_rx_write_index[uart_id] == buffer_rx_read_index[uart_id])
 8002336:	79fb      	ldrb	r3, [r7, #7]
 8002338:	4a12      	ldr	r2, [pc, #72]	@ (8002384 <UART_get_next_byte+0xb4>)
 800233a:	5cd3      	ldrb	r3, [r2, r3]
 800233c:	4619      	mov	r1, r3
 800233e:	79fb      	ldrb	r3, [r7, #7]
 8002340:	4a0d      	ldr	r2, [pc, #52]	@ (8002378 <UART_get_next_byte+0xa8>)
 8002342:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002346:	4299      	cmp	r1, r3
 8002348:	d104      	bne.n	8002354 <UART_get_next_byte+0x84>
		buffer_rx_data_ready[uart_id] = FALSE;
 800234a:	79fb      	ldrb	r3, [r7, #7]
 800234c:	4a09      	ldr	r2, [pc, #36]	@ (8002374 <UART_get_next_byte+0xa4>)
 800234e:	2100      	movs	r1, #0
 8002350:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8002354:	79fb      	ldrb	r3, [r7, #7]
 8002356:	4a0a      	ldr	r2, [pc, #40]	@ (8002380 <UART_get_next_byte+0xb0>)
 8002358:	56d3      	ldrsb	r3, [r2, r3]
 800235a:	4618      	mov	r0, r3
 800235c:	f7ff fe74 	bl	8002048 <__NVIC_EnableIRQ>
	return ret;
 8002360:	7bfb      	ldrb	r3, [r7, #15]
}
 8002362:	4618      	mov	r0, r3
 8002364:	3710      	adds	r7, #16
 8002366:	46bd      	mov	sp, r7
 8002368:	bd80      	pop	{r7, pc}
 800236a:	bf00      	nop
 800236c:	0800b64c 	.word	0x0800b64c
 8002370:	0800b610 	.word	0x0800b610
 8002374:	20000b54 	.word	0x20000b54
 8002378:	20000b48 	.word	0x20000b48
 800237c:	200009c4 	.word	0x200009c4
 8002380:	0800b8a0 	.word	0x0800b8a0
 8002384:	20000b44 	.word	0x20000b44

08002388 <UART_getc>:
 * @param	UART_Handle : UART_Handle.Instance = USART1, USART2 ou USART6
 * @post	Si le caractere reu est 0, il n'est pas possible de faire la difference avec le cas o aucun caractere n'est reu.
 * @ret		Le caractere reu, sur 8 bits.
 */
uint8_t UART_getc(uart_id_e uart_id)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	b082      	sub	sp, #8
 800238c:	af00      	add	r7, sp, #0
 800238e:	4603      	mov	r3, r0
 8002390:	71fb      	strb	r3, [r7, #7]
	return UART_get_next_byte(uart_id);
 8002392:	79fb      	ldrb	r3, [r7, #7]
 8002394:	4618      	mov	r0, r3
 8002396:	f7ff ff9b 	bl	80022d0 <UART_get_next_byte>
 800239a:	4603      	mov	r3, r0
}
 800239c:	4618      	mov	r0, r3
 800239e:	3708      	adds	r7, #8
 80023a0:	46bd      	mov	sp, r7
 80023a2:	bd80      	pop	{r7, pc}

080023a4 <UART_putc>:
 * @func 	void UART_putc(UART_HandleTypeDef * UART_Handle, char c)
 * @param	c : le caractere a envoyer
 * @param	USARTx : USART1, USART2 ou USART6
 */
void UART_putc(uart_id_e uart_id, uint8_t c)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b084      	sub	sp, #16
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	4603      	mov	r3, r0
 80023ac:	460a      	mov	r2, r1
 80023ae:	71fb      	strb	r3, [r7, #7]
 80023b0:	4613      	mov	r3, r2
 80023b2:	71bb      	strb	r3, [r7, #6]
	HAL_StatusTypeDef state;
	assert(uart_id < UART_ID_NB);
 80023b4:	79fb      	ldrb	r3, [r7, #7]
 80023b6:	2b02      	cmp	r3, #2
 80023b8:	d907      	bls.n	80023ca <UART_putc+0x26>
 80023ba:	4a16      	ldr	r2, [pc, #88]	@ (8002414 <UART_putc+0x70>)
 80023bc:	f44f 719f 	mov.w	r1, #318	@ 0x13e
 80023c0:	4815      	ldr	r0, [pc, #84]	@ (8002418 <UART_putc+0x74>)
 80023c2:	f003 f9a5 	bl	8005710 <printf>
 80023c6:	f7ff fe7f 	bl	80020c8 <__NVIC_SystemReset>
	if(uart_initialized[uart_id])
 80023ca:	79fb      	ldrb	r3, [r7, #7]
 80023cc:	4a13      	ldr	r2, [pc, #76]	@ (800241c <UART_putc+0x78>)
 80023ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d019      	beq.n	800240a <UART_putc+0x66>
	{
		do
		{
			NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 80023d6:	79fb      	ldrb	r3, [r7, #7]
 80023d8:	4a11      	ldr	r2, [pc, #68]	@ (8002420 <UART_putc+0x7c>)
 80023da:	56d3      	ldrsb	r3, [r2, r3]
 80023dc:	4618      	mov	r0, r3
 80023de:	f7ff fe4f 	bl	8002080 <__NVIC_DisableIRQ>
			state = HAL_UART_Transmit_IT(&UART_HandleStructure[uart_id], &c, 1);
 80023e2:	79fb      	ldrb	r3, [r7, #7]
 80023e4:	019b      	lsls	r3, r3, #6
 80023e6:	4a0f      	ldr	r2, [pc, #60]	@ (8002424 <UART_putc+0x80>)
 80023e8:	4413      	add	r3, r2
 80023ea:	1db9      	adds	r1, r7, #6
 80023ec:	2201      	movs	r2, #1
 80023ee:	4618      	mov	r0, r3
 80023f0:	f002 fa77 	bl	80048e2 <HAL_UART_Transmit_IT>
 80023f4:	4603      	mov	r3, r0
 80023f6:	73fb      	strb	r3, [r7, #15]
			NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 80023f8:	79fb      	ldrb	r3, [r7, #7]
 80023fa:	4a09      	ldr	r2, [pc, #36]	@ (8002420 <UART_putc+0x7c>)
 80023fc:	56d3      	ldrsb	r3, [r2, r3]
 80023fe:	4618      	mov	r0, r3
 8002400:	f7ff fe22 	bl	8002048 <__NVIC_EnableIRQ>
		}while(state == HAL_BUSY);
 8002404:	7bfb      	ldrb	r3, [r7, #15]
 8002406:	2b02      	cmp	r3, #2
 8002408:	d0e5      	beq.n	80023d6 <UART_putc+0x32>
	}
}
 800240a:	bf00      	nop
 800240c:	3710      	adds	r7, #16
 800240e:	46bd      	mov	sp, r7
 8002410:	bd80      	pop	{r7, pc}
 8002412:	bf00      	nop
 8002414:	0800b64c 	.word	0x0800b64c
 8002418:	0800b610 	.word	0x0800b610
 800241c:	20000b60 	.word	0x20000b60
 8002420:	0800b8a0 	.word	0x0800b8a0
 8002424:	20000904 	.word	0x20000904

08002428 <UART_impolite_force_puts_on_uart>:
	}
}

//ecriture impolie force bloquante sur l'UART ( utiliser en IT, en cas d'extrme recours)
void UART_impolite_force_puts_on_uart(uart_id_e uart_id, uint8_t * str, uint32_t len)
{
 8002428:	b480      	push	{r7}
 800242a:	b087      	sub	sp, #28
 800242c:	af00      	add	r7, sp, #0
 800242e:	4603      	mov	r3, r0
 8002430:	60b9      	str	r1, [r7, #8]
 8002432:	607a      	str	r2, [r7, #4]
 8002434:	73fb      	strb	r3, [r7, #15]
	uint32_t i;
	if(uart_initialized[uart_id])
 8002436:	7bfb      	ldrb	r3, [r7, #15]
 8002438:	4a13      	ldr	r2, [pc, #76]	@ (8002488 <UART_impolite_force_puts_on_uart+0x60>)
 800243a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800243e:	2b00      	cmp	r3, #0
 8002440:	d01d      	beq.n	800247e <UART_impolite_force_puts_on_uart+0x56>
	{
		USART_TypeDef * pusart;
		pusart = UART_HandleStructure[uart_id].Instance;
 8002442:	7bfb      	ldrb	r3, [r7, #15]
 8002444:	4a11      	ldr	r2, [pc, #68]	@ (800248c <UART_impolite_force_puts_on_uart+0x64>)
 8002446:	019b      	lsls	r3, r3, #6
 8002448:	4413      	add	r3, r2
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	613b      	str	r3, [r7, #16]
		for(i=0; i<len; i++)
 800244e:	2300      	movs	r3, #0
 8002450:	617b      	str	r3, [r7, #20]
 8002452:	e010      	b.n	8002476 <UART_impolite_force_puts_on_uart+0x4e>
		{
			while(!(pusart->SR & USART_FLAG_TXE));
 8002454:	bf00      	nop
 8002456:	693b      	ldr	r3, [r7, #16]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800245e:	2b00      	cmp	r3, #0
 8002460:	d0f9      	beq.n	8002456 <UART_impolite_force_puts_on_uart+0x2e>
			pusart->DR = str[i];
 8002462:	68ba      	ldr	r2, [r7, #8]
 8002464:	697b      	ldr	r3, [r7, #20]
 8002466:	4413      	add	r3, r2
 8002468:	781b      	ldrb	r3, [r3, #0]
 800246a:	461a      	mov	r2, r3
 800246c:	693b      	ldr	r3, [r7, #16]
 800246e:	605a      	str	r2, [r3, #4]
		for(i=0; i<len; i++)
 8002470:	697b      	ldr	r3, [r7, #20]
 8002472:	3301      	adds	r3, #1
 8002474:	617b      	str	r3, [r7, #20]
 8002476:	697a      	ldr	r2, [r7, #20]
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	429a      	cmp	r2, r3
 800247c:	d3ea      	bcc.n	8002454 <UART_impolite_force_puts_on_uart+0x2c>
		}
	}
}
 800247e:	bf00      	nop
 8002480:	371c      	adds	r7, #28
 8002482:	46bd      	mov	sp, r7
 8002484:	bc80      	pop	{r7}
 8002486:	4770      	bx	lr
 8002488:	20000b60 	.word	0x20000b60
 800248c:	20000904 	.word	0x20000904

08002490 <USART1_IRQHandler>:
}

/////////////////  ROUTINES D'INTERRUPTION  //////////////////////////////

void USART1_IRQHandler(void)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART1_ID]);
 8002494:	4802      	ldr	r0, [pc, #8]	@ (80024a0 <USART1_IRQHandler+0x10>)
 8002496:	f002 fabd 	bl	8004a14 <HAL_UART_IRQHandler>
}
 800249a:	bf00      	nop
 800249c:	bd80      	pop	{r7, pc}
 800249e:	bf00      	nop
 80024a0:	20000904 	.word	0x20000904

080024a4 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART2_ID]);
 80024a8:	4802      	ldr	r0, [pc, #8]	@ (80024b4 <USART2_IRQHandler+0x10>)
 80024aa:	f002 fab3 	bl	8004a14 <HAL_UART_IRQHandler>
}
 80024ae:	bf00      	nop
 80024b0:	bd80      	pop	{r7, pc}
 80024b2:	bf00      	nop
 80024b4:	20000944 	.word	0x20000944

080024b8 <USART3_IRQHandler>:

void USART3_IRQHandler(void)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART3_ID]);
 80024bc:	4802      	ldr	r0, [pc, #8]	@ (80024c8 <USART3_IRQHandler+0x10>)
 80024be:	f002 faa9 	bl	8004a14 <HAL_UART_IRQHandler>
}
 80024c2:	bf00      	nop
 80024c4:	bd80      	pop	{r7, pc}
 80024c6:	bf00      	nop
 80024c8:	20000984 	.word	0x20000984

080024cc <HAL_UART_RxCpltCallback>:
 * @brief	Cette fonction est appele en interruption UART par le module HAL_UART.
 * @post	L'octet reu est rang dans le buffer correspondant.
 * @post	La rception en IT du prochain octet est r-active.
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	b084      	sub	sp, #16
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	6078      	str	r0, [r7, #4]
	uint8_t uart_id;
	if(huart->Instance == USART1)		uart_id = UART1_ID;
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	4a1e      	ldr	r2, [pc, #120]	@ (8002554 <HAL_UART_RxCpltCallback+0x88>)
 80024da:	4293      	cmp	r3, r2
 80024dc:	d102      	bne.n	80024e4 <HAL_UART_RxCpltCallback+0x18>
 80024de:	2300      	movs	r3, #0
 80024e0:	73fb      	strb	r3, [r7, #15]
 80024e2:	e00e      	b.n	8002502 <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART2)	uart_id = UART2_ID;
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	4a1b      	ldr	r2, [pc, #108]	@ (8002558 <HAL_UART_RxCpltCallback+0x8c>)
 80024ea:	4293      	cmp	r3, r2
 80024ec:	d102      	bne.n	80024f4 <HAL_UART_RxCpltCallback+0x28>
 80024ee:	2301      	movs	r3, #1
 80024f0:	73fb      	strb	r3, [r7, #15]
 80024f2:	e006      	b.n	8002502 <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART3)	uart_id = UART3_ID;
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	4a18      	ldr	r2, [pc, #96]	@ (800255c <HAL_UART_RxCpltCallback+0x90>)
 80024fa:	4293      	cmp	r3, r2
 80024fc:	d126      	bne.n	800254c <HAL_UART_RxCpltCallback+0x80>
 80024fe:	2302      	movs	r3, #2
 8002500:	73fb      	strb	r3, [r7, #15]
	else return;

	buffer_rx_data_ready[uart_id] = TRUE;	//Le buffer n'est pas (ou plus) vide.
 8002502:	7bfb      	ldrb	r3, [r7, #15]
 8002504:	4a16      	ldr	r2, [pc, #88]	@ (8002560 <HAL_UART_RxCpltCallback+0x94>)
 8002506:	2101      	movs	r1, #1
 8002508:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = (uint8_t)((buffer_rx_write_index[uart_id] + 1) % BUFFER_RX_SIZE);						//Dplacement pointeur en criture
 800250c:	7bfb      	ldrb	r3, [r7, #15]
 800250e:	4a15      	ldr	r2, [pc, #84]	@ (8002564 <HAL_UART_RxCpltCallback+0x98>)
 8002510:	5cd3      	ldrb	r3, [r2, r3]
 8002512:	3301      	adds	r3, #1
 8002514:	425a      	negs	r2, r3
 8002516:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800251a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800251e:	bf58      	it	pl
 8002520:	4253      	negpl	r3, r2
 8002522:	7bfa      	ldrb	r2, [r7, #15]
 8002524:	b2d9      	uxtb	r1, r3
 8002526:	4b0f      	ldr	r3, [pc, #60]	@ (8002564 <HAL_UART_RxCpltCallback+0x98>)
 8002528:	5499      	strb	r1, [r3, r2]
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Ractivation de la rception d'un caractre
 800252a:	7bfb      	ldrb	r3, [r7, #15]
 800252c:	019b      	lsls	r3, r3, #6
 800252e:	4a0e      	ldr	r2, [pc, #56]	@ (8002568 <HAL_UART_RxCpltCallback+0x9c>)
 8002530:	1898      	adds	r0, r3, r2
 8002532:	7bfb      	ldrb	r3, [r7, #15]
 8002534:	7bfa      	ldrb	r2, [r7, #15]
 8002536:	490b      	ldr	r1, [pc, #44]	@ (8002564 <HAL_UART_RxCpltCallback+0x98>)
 8002538:	5c8a      	ldrb	r2, [r1, r2]
 800253a:	01db      	lsls	r3, r3, #7
 800253c:	4413      	add	r3, r2
 800253e:	4a0b      	ldr	r2, [pc, #44]	@ (800256c <HAL_UART_RxCpltCallback+0xa0>)
 8002540:	4413      	add	r3, r2
 8002542:	2201      	movs	r2, #1
 8002544:	4619      	mov	r1, r3
 8002546:	f002 fa10 	bl	800496a <HAL_UART_Receive_IT>
 800254a:	e000      	b.n	800254e <HAL_UART_RxCpltCallback+0x82>
	else return;
 800254c:	bf00      	nop
}
 800254e:	3710      	adds	r7, #16
 8002550:	46bd      	mov	sp, r7
 8002552:	bd80      	pop	{r7, pc}
 8002554:	40013800 	.word	0x40013800
 8002558:	40004400 	.word	0x40004400
 800255c:	40004800 	.word	0x40004800
 8002560:	20000b54 	.word	0x20000b54
 8002564:	20000b44 	.word	0x20000b44
 8002568:	20000904 	.word	0x20000904
 800256c:	200009c4 	.word	0x200009c4

08002570 <HAL_UART_MspInit>:
 * @brief	Cette fonction est appele par la fonction d'initialisation HAL_UART_Init().
 * 			Selon le numro de l'UART, on y defini la configuration des broches correspondantes (voir la doc)
 * @param	huart: uart handler utilis
 */
void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	b08c      	sub	sp, #48	@ 0x30
 8002574:	af02      	add	r7, sp, #8
 8002576:	6078      	str	r0, [r7, #4]

	if(huart->Instance == USART1)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	4a53      	ldr	r2, [pc, #332]	@ (80026cc <HAL_UART_MspInit+0x15c>)
 800257e:	4293      	cmp	r3, r2
 8002580:	d142      	bne.n	8002608 <HAL_UART_MspInit+0x98>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_9, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Tx as AF
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_10, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
		#endif
		#ifdef UART1_ON_PB6_PB7
			//Remap :
			__HAL_RCC_AFIO_CLK_ENABLE();
 8002582:	4b53      	ldr	r3, [pc, #332]	@ (80026d0 <HAL_UART_MspInit+0x160>)
 8002584:	699b      	ldr	r3, [r3, #24]
 8002586:	4a52      	ldr	r2, [pc, #328]	@ (80026d0 <HAL_UART_MspInit+0x160>)
 8002588:	f043 0301 	orr.w	r3, r3, #1
 800258c:	6193      	str	r3, [r2, #24]
 800258e:	4b50      	ldr	r3, [pc, #320]	@ (80026d0 <HAL_UART_MspInit+0x160>)
 8002590:	699b      	ldr	r3, [r3, #24]
 8002592:	f003 0301 	and.w	r3, r3, #1
 8002596:	623b      	str	r3, [r7, #32]
 8002598:	6a3b      	ldr	r3, [r7, #32]
			__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
 800259a:	4b4d      	ldr	r3, [pc, #308]	@ (80026d0 <HAL_UART_MspInit+0x160>)
 800259c:	699b      	ldr	r3, [r3, #24]
 800259e:	4a4c      	ldr	r2, [pc, #304]	@ (80026d0 <HAL_UART_MspInit+0x160>)
 80025a0:	f043 0308 	orr.w	r3, r3, #8
 80025a4:	6193      	str	r3, [r2, #24]
 80025a6:	4b4a      	ldr	r3, [pc, #296]	@ (80026d0 <HAL_UART_MspInit+0x160>)
 80025a8:	699b      	ldr	r3, [r3, #24]
 80025aa:	f003 0308 	and.w	r3, r3, #8
 80025ae:	61fb      	str	r3, [r7, #28]
 80025b0:	69fb      	ldr	r3, [r7, #28]
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_6, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Tx as AF
 80025b2:	2303      	movs	r3, #3
 80025b4:	9300      	str	r3, [sp, #0]
 80025b6:	2301      	movs	r3, #1
 80025b8:	2202      	movs	r2, #2
 80025ba:	2140      	movs	r1, #64	@ 0x40
 80025bc:	4845      	ldr	r0, [pc, #276]	@ (80026d4 <HAL_UART_MspInit+0x164>)
 80025be:	f7ff f81d 	bl	80015fc <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_7, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 80025c2:	2303      	movs	r3, #3
 80025c4:	9300      	str	r3, [sp, #0]
 80025c6:	2301      	movs	r3, #1
 80025c8:	2200      	movs	r2, #0
 80025ca:	2180      	movs	r1, #128	@ 0x80
 80025cc:	4841      	ldr	r0, [pc, #260]	@ (80026d4 <HAL_UART_MspInit+0x164>)
 80025ce:	f7ff f815 	bl	80015fc <BSP_GPIO_PinCfg>
			__HAL_AFIO_REMAP_USART1_ENABLE();
 80025d2:	4b41      	ldr	r3, [pc, #260]	@ (80026d8 <HAL_UART_MspInit+0x168>)
 80025d4:	685b      	ldr	r3, [r3, #4]
 80025d6:	627b      	str	r3, [r7, #36]	@ 0x24
 80025d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025da:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 80025de:	627b      	str	r3, [r7, #36]	@ 0x24
 80025e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025e2:	f043 0304 	orr.w	r3, r3, #4
 80025e6:	627b      	str	r3, [r7, #36]	@ 0x24
 80025e8:	4a3b      	ldr	r2, [pc, #236]	@ (80026d8 <HAL_UART_MspInit+0x168>)
 80025ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025ec:	6053      	str	r3, [r2, #4]
		#endif
		__HAL_RCC_USART1_CLK_ENABLE();		//Horloge du peripherique UART
 80025ee:	4b38      	ldr	r3, [pc, #224]	@ (80026d0 <HAL_UART_MspInit+0x160>)
 80025f0:	699b      	ldr	r3, [r3, #24]
 80025f2:	4a37      	ldr	r2, [pc, #220]	@ (80026d0 <HAL_UART_MspInit+0x160>)
 80025f4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80025f8:	6193      	str	r3, [r2, #24]
 80025fa:	4b35      	ldr	r3, [pc, #212]	@ (80026d0 <HAL_UART_MspInit+0x160>)
 80025fc:	699b      	ldr	r3, [r3, #24]
 80025fe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002602:	61bb      	str	r3, [r7, #24]
 8002604:	69bb      	ldr	r3, [r7, #24]
			BSP_GPIO_PinCfg(GPIOD, GPIO_PIN_9, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
			__HAL_AFIO_REMAP_USART3_ENABLE();
		#endif
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
	}
}
 8002606:	e05c      	b.n	80026c2 <HAL_UART_MspInit+0x152>
	else if(huart->Instance == USART2)
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	4a33      	ldr	r2, [pc, #204]	@ (80026dc <HAL_UART_MspInit+0x16c>)
 800260e:	4293      	cmp	r3, r2
 8002610:	d128      	bne.n	8002664 <HAL_UART_MspInit+0xf4>
			__HAL_RCC_GPIOA_CLK_ENABLE();		//Horloge des broches a utiliser
 8002612:	4b2f      	ldr	r3, [pc, #188]	@ (80026d0 <HAL_UART_MspInit+0x160>)
 8002614:	699b      	ldr	r3, [r3, #24]
 8002616:	4a2e      	ldr	r2, [pc, #184]	@ (80026d0 <HAL_UART_MspInit+0x160>)
 8002618:	f043 0304 	orr.w	r3, r3, #4
 800261c:	6193      	str	r3, [r2, #24]
 800261e:	4b2c      	ldr	r3, [pc, #176]	@ (80026d0 <HAL_UART_MspInit+0x160>)
 8002620:	699b      	ldr	r3, [r3, #24]
 8002622:	f003 0304 	and.w	r3, r3, #4
 8002626:	617b      	str	r3, [r7, #20]
 8002628:	697b      	ldr	r3, [r7, #20]
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_2, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);	//Configure Tx as AF
 800262a:	2303      	movs	r3, #3
 800262c:	9300      	str	r3, [sp, #0]
 800262e:	2301      	movs	r3, #1
 8002630:	2202      	movs	r2, #2
 8002632:	2104      	movs	r1, #4
 8002634:	482a      	ldr	r0, [pc, #168]	@ (80026e0 <HAL_UART_MspInit+0x170>)
 8002636:	f7fe ffe1 	bl	80015fc <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_3, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 800263a:	2303      	movs	r3, #3
 800263c:	9300      	str	r3, [sp, #0]
 800263e:	2301      	movs	r3, #1
 8002640:	2200      	movs	r2, #0
 8002642:	2108      	movs	r1, #8
 8002644:	4826      	ldr	r0, [pc, #152]	@ (80026e0 <HAL_UART_MspInit+0x170>)
 8002646:	f7fe ffd9 	bl	80015fc <BSP_GPIO_PinCfg>
		__HAL_RCC_USART2_CLK_ENABLE();		//Horloge du peripherique UART
 800264a:	4b21      	ldr	r3, [pc, #132]	@ (80026d0 <HAL_UART_MspInit+0x160>)
 800264c:	69db      	ldr	r3, [r3, #28]
 800264e:	4a20      	ldr	r2, [pc, #128]	@ (80026d0 <HAL_UART_MspInit+0x160>)
 8002650:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002654:	61d3      	str	r3, [r2, #28]
 8002656:	4b1e      	ldr	r3, [pc, #120]	@ (80026d0 <HAL_UART_MspInit+0x160>)
 8002658:	69db      	ldr	r3, [r3, #28]
 800265a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800265e:	613b      	str	r3, [r7, #16]
 8002660:	693b      	ldr	r3, [r7, #16]
}
 8002662:	e02e      	b.n	80026c2 <HAL_UART_MspInit+0x152>
	else if(huart->Instance == USART3)
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	4a1e      	ldr	r2, [pc, #120]	@ (80026e4 <HAL_UART_MspInit+0x174>)
 800266a:	4293      	cmp	r3, r2
 800266c:	d129      	bne.n	80026c2 <HAL_UART_MspInit+0x152>
			__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
 800266e:	4b18      	ldr	r3, [pc, #96]	@ (80026d0 <HAL_UART_MspInit+0x160>)
 8002670:	699b      	ldr	r3, [r3, #24]
 8002672:	4a17      	ldr	r2, [pc, #92]	@ (80026d0 <HAL_UART_MspInit+0x160>)
 8002674:	f043 0308 	orr.w	r3, r3, #8
 8002678:	6193      	str	r3, [r2, #24]
 800267a:	4b15      	ldr	r3, [pc, #84]	@ (80026d0 <HAL_UART_MspInit+0x160>)
 800267c:	699b      	ldr	r3, [r3, #24]
 800267e:	f003 0308 	and.w	r3, r3, #8
 8002682:	60fb      	str	r3, [r7, #12]
 8002684:	68fb      	ldr	r3, [r7, #12]
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_10, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);	//Configure Tx as AF
 8002686:	2303      	movs	r3, #3
 8002688:	9300      	str	r3, [sp, #0]
 800268a:	2301      	movs	r3, #1
 800268c:	2202      	movs	r2, #2
 800268e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002692:	4810      	ldr	r0, [pc, #64]	@ (80026d4 <HAL_UART_MspInit+0x164>)
 8002694:	f7fe ffb2 	bl	80015fc <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_11, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 8002698:	2303      	movs	r3, #3
 800269a:	9300      	str	r3, [sp, #0]
 800269c:	2301      	movs	r3, #1
 800269e:	2200      	movs	r2, #0
 80026a0:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80026a4:	480b      	ldr	r0, [pc, #44]	@ (80026d4 <HAL_UART_MspInit+0x164>)
 80026a6:	f7fe ffa9 	bl	80015fc <BSP_GPIO_PinCfg>
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
 80026aa:	4b09      	ldr	r3, [pc, #36]	@ (80026d0 <HAL_UART_MspInit+0x160>)
 80026ac:	69db      	ldr	r3, [r3, #28]
 80026ae:	4a08      	ldr	r2, [pc, #32]	@ (80026d0 <HAL_UART_MspInit+0x160>)
 80026b0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80026b4:	61d3      	str	r3, [r2, #28]
 80026b6:	4b06      	ldr	r3, [pc, #24]	@ (80026d0 <HAL_UART_MspInit+0x160>)
 80026b8:	69db      	ldr	r3, [r3, #28]
 80026ba:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80026be:	60bb      	str	r3, [r7, #8]
 80026c0:	68bb      	ldr	r3, [r7, #8]
}
 80026c2:	bf00      	nop
 80026c4:	3728      	adds	r7, #40	@ 0x28
 80026c6:	46bd      	mov	sp, r7
 80026c8:	bd80      	pop	{r7, pc}
 80026ca:	bf00      	nop
 80026cc:	40013800 	.word	0x40013800
 80026d0:	40021000 	.word	0x40021000
 80026d4:	40010c00 	.word	0x40010c00
 80026d8:	40010000 	.word	0x40010000
 80026dc:	40004400 	.word	0x40004400
 80026e0:	40010800 	.word	0x40010800
 80026e4:	40004800 	.word	0x40004800

080026e8 <HAL_UART_ErrorCallback>:
/*
 * @brief	Function called when the uart throws an error
 * @param	huart handler used to throw errors
 */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80026e8:	b480      	push	{r7}
 80026ea:	b083      	sub	sp, #12
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	6078      	str	r0, [r7, #4]
    if (huart->ErrorCode == HAL_UART_ERROR_ORE){
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80026f4:	2b08      	cmp	r3, #8
 80026f6:	d106      	bne.n	8002706 <HAL_UART_ErrorCallback+0x1e>
        // remove the error condition
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	2200      	movs	r2, #0
 80026fc:	63da      	str	r2, [r3, #60]	@ 0x3c
        // set the correct state, so that the UART_RX_IT works correctly
        huart->RxState = HAL_UART_STATE_BUSY_RX;
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	2222      	movs	r2, #34	@ 0x22
 8002702:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
    }

}
 8002706:	bf00      	nop
 8002708:	370c      	adds	r7, #12
 800270a:	46bd      	mov	sp, r7
 800270c:	bc80      	pop	{r7}
 800270e:	4770      	bx	lr

08002710 <WWDG_IRQHandler>:
	dump_printf(msg, "SysTick");
	while(1);
}

__weak void WWDG_IRQHandler(void)
{
 8002710:	b580      	push	{r7, lr}
 8002712:	af00      	add	r7, sp, #0
	dump_printf(msg, "WWDG");
 8002714:	4b03      	ldr	r3, [pc, #12]	@ (8002724 <WWDG_IRQHandler+0x14>)
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	4903      	ldr	r1, [pc, #12]	@ (8002728 <WWDG_IRQHandler+0x18>)
 800271a:	4618      	mov	r0, r3
 800271c:	f7ff fafc 	bl	8001d18 <dump_printf>
	while(1);
 8002720:	bf00      	nop
 8002722:	e7fd      	b.n	8002720 <WWDG_IRQHandler+0x10>
 8002724:	20000010 	.word	0x20000010
 8002728:	0800b6dc 	.word	0x0800b6dc

0800272c <PVD_IRQHandler>:
}

__weak void PVD_IRQHandler(void)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	af00      	add	r7, sp, #0
	dump_printf(msg, "PVD");
 8002730:	4b03      	ldr	r3, [pc, #12]	@ (8002740 <PVD_IRQHandler+0x14>)
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	4903      	ldr	r1, [pc, #12]	@ (8002744 <PVD_IRQHandler+0x18>)
 8002736:	4618      	mov	r0, r3
 8002738:	f7ff faee 	bl	8001d18 <dump_printf>
	while(1);
 800273c:	bf00      	nop
 800273e:	e7fd      	b.n	800273c <PVD_IRQHandler+0x10>
 8002740:	20000010 	.word	0x20000010
 8002744:	0800b6e4 	.word	0x0800b6e4

08002748 <TAMPER_IRQHandler>:
}

__weak void TAMPER_IRQHandler(void)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	af00      	add	r7, sp, #0
	dump_printf(msg, "TAMPER");
 800274c:	4b03      	ldr	r3, [pc, #12]	@ (800275c <TAMPER_IRQHandler+0x14>)
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	4903      	ldr	r1, [pc, #12]	@ (8002760 <TAMPER_IRQHandler+0x18>)
 8002752:	4618      	mov	r0, r3
 8002754:	f7ff fae0 	bl	8001d18 <dump_printf>
	while(1);
 8002758:	bf00      	nop
 800275a:	e7fd      	b.n	8002758 <TAMPER_IRQHandler+0x10>
 800275c:	20000010 	.word	0x20000010
 8002760:	0800b6e8 	.word	0x0800b6e8

08002764 <RTC_IRQHandler>:
}

__weak void RTC_IRQHandler(void)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	af00      	add	r7, sp, #0
	dump_printf(msg, "RTC");
 8002768:	4b03      	ldr	r3, [pc, #12]	@ (8002778 <RTC_IRQHandler+0x14>)
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	4903      	ldr	r1, [pc, #12]	@ (800277c <RTC_IRQHandler+0x18>)
 800276e:	4618      	mov	r0, r3
 8002770:	f7ff fad2 	bl	8001d18 <dump_printf>
	while(1);
 8002774:	bf00      	nop
 8002776:	e7fd      	b.n	8002774 <RTC_IRQHandler+0x10>
 8002778:	20000010 	.word	0x20000010
 800277c:	0800b6f0 	.word	0x0800b6f0

08002780 <FLASH_IRQHandler>:
}

__weak void FLASH_IRQHandler(void)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	af00      	add	r7, sp, #0
	dump_printf(msg, "FLASH");
 8002784:	4b03      	ldr	r3, [pc, #12]	@ (8002794 <FLASH_IRQHandler+0x14>)
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	4903      	ldr	r1, [pc, #12]	@ (8002798 <FLASH_IRQHandler+0x18>)
 800278a:	4618      	mov	r0, r3
 800278c:	f7ff fac4 	bl	8001d18 <dump_printf>
	while(1);
 8002790:	bf00      	nop
 8002792:	e7fd      	b.n	8002790 <FLASH_IRQHandler+0x10>
 8002794:	20000010 	.word	0x20000010
 8002798:	0800b6f4 	.word	0x0800b6f4

0800279c <RCC_IRQHandler>:
}

__weak void RCC_IRQHandler(void)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	af00      	add	r7, sp, #0
	dump_printf(msg, "RCC");
 80027a0:	4b03      	ldr	r3, [pc, #12]	@ (80027b0 <RCC_IRQHandler+0x14>)
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	4903      	ldr	r1, [pc, #12]	@ (80027b4 <RCC_IRQHandler+0x18>)
 80027a6:	4618      	mov	r0, r3
 80027a8:	f7ff fab6 	bl	8001d18 <dump_printf>
	while(1);
 80027ac:	bf00      	nop
 80027ae:	e7fd      	b.n	80027ac <RCC_IRQHandler+0x10>
 80027b0:	20000010 	.word	0x20000010
 80027b4:	0800b6fc 	.word	0x0800b6fc

080027b8 <DMA1_Channel1_IRQHandler>:
	dump_printf(msg, "EXTI4");
	while(1);
}

__weak void DMA1_Channel1_IRQHandler(void)
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel1");
 80027bc:	4b03      	ldr	r3, [pc, #12]	@ (80027cc <DMA1_Channel1_IRQHandler+0x14>)
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	4903      	ldr	r1, [pc, #12]	@ (80027d0 <DMA1_Channel1_IRQHandler+0x18>)
 80027c2:	4618      	mov	r0, r3
 80027c4:	f7ff faa8 	bl	8001d18 <dump_printf>
	while(1);
 80027c8:	bf00      	nop
 80027ca:	e7fd      	b.n	80027c8 <DMA1_Channel1_IRQHandler+0x10>
 80027cc:	20000010 	.word	0x20000010
 80027d0:	0800b728 	.word	0x0800b728

080027d4 <DMA1_Channel2_IRQHandler>:
}

__weak void DMA1_Channel2_IRQHandler(void)
{
 80027d4:	b580      	push	{r7, lr}
 80027d6:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel2");
 80027d8:	4b03      	ldr	r3, [pc, #12]	@ (80027e8 <DMA1_Channel2_IRQHandler+0x14>)
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	4903      	ldr	r1, [pc, #12]	@ (80027ec <DMA1_Channel2_IRQHandler+0x18>)
 80027de:	4618      	mov	r0, r3
 80027e0:	f7ff fa9a 	bl	8001d18 <dump_printf>
	while(1);
 80027e4:	bf00      	nop
 80027e6:	e7fd      	b.n	80027e4 <DMA1_Channel2_IRQHandler+0x10>
 80027e8:	20000010 	.word	0x20000010
 80027ec:	0800b738 	.word	0x0800b738

080027f0 <DMA1_Channel3_IRQHandler>:
}

__weak void DMA1_Channel3_IRQHandler(void)
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel3");
 80027f4:	4b03      	ldr	r3, [pc, #12]	@ (8002804 <DMA1_Channel3_IRQHandler+0x14>)
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	4903      	ldr	r1, [pc, #12]	@ (8002808 <DMA1_Channel3_IRQHandler+0x18>)
 80027fa:	4618      	mov	r0, r3
 80027fc:	f7ff fa8c 	bl	8001d18 <dump_printf>
	while(1);
 8002800:	bf00      	nop
 8002802:	e7fd      	b.n	8002800 <DMA1_Channel3_IRQHandler+0x10>
 8002804:	20000010 	.word	0x20000010
 8002808:	0800b748 	.word	0x0800b748

0800280c <DMA1_Channel4_IRQHandler>:
}

__weak void DMA1_Channel4_IRQHandler(void)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel4");
 8002810:	4b03      	ldr	r3, [pc, #12]	@ (8002820 <DMA1_Channel4_IRQHandler+0x14>)
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	4903      	ldr	r1, [pc, #12]	@ (8002824 <DMA1_Channel4_IRQHandler+0x18>)
 8002816:	4618      	mov	r0, r3
 8002818:	f7ff fa7e 	bl	8001d18 <dump_printf>
	while(1);
 800281c:	bf00      	nop
 800281e:	e7fd      	b.n	800281c <DMA1_Channel4_IRQHandler+0x10>
 8002820:	20000010 	.word	0x20000010
 8002824:	0800b758 	.word	0x0800b758

08002828 <DMA1_Channel5_IRQHandler>:
}

__weak void DMA1_Channel5_IRQHandler(void)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel5");
 800282c:	4b03      	ldr	r3, [pc, #12]	@ (800283c <DMA1_Channel5_IRQHandler+0x14>)
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	4903      	ldr	r1, [pc, #12]	@ (8002840 <DMA1_Channel5_IRQHandler+0x18>)
 8002832:	4618      	mov	r0, r3
 8002834:	f7ff fa70 	bl	8001d18 <dump_printf>
	while(1);
 8002838:	bf00      	nop
 800283a:	e7fd      	b.n	8002838 <DMA1_Channel5_IRQHandler+0x10>
 800283c:	20000010 	.word	0x20000010
 8002840:	0800b768 	.word	0x0800b768

08002844 <DMA1_Channel6_IRQHandler>:
}

__weak void DMA1_Channel6_IRQHandler(void)
{
 8002844:	b580      	push	{r7, lr}
 8002846:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel6");
 8002848:	4b03      	ldr	r3, [pc, #12]	@ (8002858 <DMA1_Channel6_IRQHandler+0x14>)
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	4903      	ldr	r1, [pc, #12]	@ (800285c <DMA1_Channel6_IRQHandler+0x18>)
 800284e:	4618      	mov	r0, r3
 8002850:	f7ff fa62 	bl	8001d18 <dump_printf>
	while(1);
 8002854:	bf00      	nop
 8002856:	e7fd      	b.n	8002854 <DMA1_Channel6_IRQHandler+0x10>
 8002858:	20000010 	.word	0x20000010
 800285c:	0800b778 	.word	0x0800b778

08002860 <DMA1_Channel7_IRQHandler>:
}

__weak void DMA1_Channel7_IRQHandler(void)
{
 8002860:	b580      	push	{r7, lr}
 8002862:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel7");
 8002864:	4b03      	ldr	r3, [pc, #12]	@ (8002874 <DMA1_Channel7_IRQHandler+0x14>)
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	4903      	ldr	r1, [pc, #12]	@ (8002878 <DMA1_Channel7_IRQHandler+0x18>)
 800286a:	4618      	mov	r0, r3
 800286c:	f7ff fa54 	bl	8001d18 <dump_printf>
	while(1);
 8002870:	bf00      	nop
 8002872:	e7fd      	b.n	8002870 <DMA1_Channel7_IRQHandler+0x10>
 8002874:	20000010 	.word	0x20000010
 8002878:	0800b788 	.word	0x0800b788

0800287c <ADC1_2_IRQHandler>:
}

__weak void ADC1_2_IRQHandler(void)
{
 800287c:	b580      	push	{r7, lr}
 800287e:	af00      	add	r7, sp, #0
	dump_printf(msg, "ADC1_2");
 8002880:	4b03      	ldr	r3, [pc, #12]	@ (8002890 <ADC1_2_IRQHandler+0x14>)
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	4903      	ldr	r1, [pc, #12]	@ (8002894 <ADC1_2_IRQHandler+0x18>)
 8002886:	4618      	mov	r0, r3
 8002888:	f7ff fa46 	bl	8001d18 <dump_printf>
	while(1);
 800288c:	bf00      	nop
 800288e:	e7fd      	b.n	800288c <ADC1_2_IRQHandler+0x10>
 8002890:	20000010 	.word	0x20000010
 8002894:	0800b798 	.word	0x0800b798

08002898 <USB_HP_CAN1_TX_IRQHandler>:
}

__weak void USB_HP_CAN1_TX_IRQHandler(void)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	af00      	add	r7, sp, #0
	dump_printf(msg, "USB_HP_CAN1_TX");
 800289c:	4b03      	ldr	r3, [pc, #12]	@ (80028ac <USB_HP_CAN1_TX_IRQHandler+0x14>)
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	4903      	ldr	r1, [pc, #12]	@ (80028b0 <USB_HP_CAN1_TX_IRQHandler+0x18>)
 80028a2:	4618      	mov	r0, r3
 80028a4:	f7ff fa38 	bl	8001d18 <dump_printf>
	while(1);
 80028a8:	bf00      	nop
 80028aa:	e7fd      	b.n	80028a8 <USB_HP_CAN1_TX_IRQHandler+0x10>
 80028ac:	20000010 	.word	0x20000010
 80028b0:	0800b7a0 	.word	0x0800b7a0

080028b4 <USB_LP_CAN1_RX0_IRQHandler>:
}

__weak void USB_LP_CAN1_RX0_IRQHandler(void)
{
 80028b4:	b580      	push	{r7, lr}
 80028b6:	af00      	add	r7, sp, #0
	dump_printf(msg, "USB_LP_CAN1_RX0");
 80028b8:	4b03      	ldr	r3, [pc, #12]	@ (80028c8 <USB_LP_CAN1_RX0_IRQHandler+0x14>)
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	4903      	ldr	r1, [pc, #12]	@ (80028cc <USB_LP_CAN1_RX0_IRQHandler+0x18>)
 80028be:	4618      	mov	r0, r3
 80028c0:	f7ff fa2a 	bl	8001d18 <dump_printf>
	while(1);
 80028c4:	bf00      	nop
 80028c6:	e7fd      	b.n	80028c4 <USB_LP_CAN1_RX0_IRQHandler+0x10>
 80028c8:	20000010 	.word	0x20000010
 80028cc:	0800b7b0 	.word	0x0800b7b0

080028d0 <CAN1_RX1_IRQHandler>:
}

__weak void CAN1_RX1_IRQHandler(void)
{
 80028d0:	b580      	push	{r7, lr}
 80028d2:	af00      	add	r7, sp, #0
	dump_printf(msg, "CAN1_RX1");
 80028d4:	4b03      	ldr	r3, [pc, #12]	@ (80028e4 <CAN1_RX1_IRQHandler+0x14>)
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	4903      	ldr	r1, [pc, #12]	@ (80028e8 <CAN1_RX1_IRQHandler+0x18>)
 80028da:	4618      	mov	r0, r3
 80028dc:	f7ff fa1c 	bl	8001d18 <dump_printf>
	while(1);
 80028e0:	bf00      	nop
 80028e2:	e7fd      	b.n	80028e0 <CAN1_RX1_IRQHandler+0x10>
 80028e4:	20000010 	.word	0x20000010
 80028e8:	0800b7c0 	.word	0x0800b7c0

080028ec <CAN1_SCE_IRQHandler>:
}

__weak void CAN1_SCE_IRQHandler(void)
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	af00      	add	r7, sp, #0
	dump_printf(msg, "CAN1_SCE");
 80028f0:	4b03      	ldr	r3, [pc, #12]	@ (8002900 <CAN1_SCE_IRQHandler+0x14>)
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	4903      	ldr	r1, [pc, #12]	@ (8002904 <CAN1_SCE_IRQHandler+0x18>)
 80028f6:	4618      	mov	r0, r3
 80028f8:	f7ff fa0e 	bl	8001d18 <dump_printf>
	while(1);
 80028fc:	bf00      	nop
 80028fe:	e7fd      	b.n	80028fc <CAN1_SCE_IRQHandler+0x10>
 8002900:	20000010 	.word	0x20000010
 8002904:	0800b7cc 	.word	0x0800b7cc

08002908 <TIM1_BRK_IRQHandler>:
	dump_printf(msg, "EXTI9_5");
	while(1);
}

__weak void TIM1_BRK_IRQHandler(void)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_BRK");
 800290c:	4b03      	ldr	r3, [pc, #12]	@ (800291c <TIM1_BRK_IRQHandler+0x14>)
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	4903      	ldr	r1, [pc, #12]	@ (8002920 <TIM1_BRK_IRQHandler+0x18>)
 8002912:	4618      	mov	r0, r3
 8002914:	f7ff fa00 	bl	8001d18 <dump_printf>
	while(1);
 8002918:	bf00      	nop
 800291a:	e7fd      	b.n	8002918 <TIM1_BRK_IRQHandler+0x10>
 800291c:	20000010 	.word	0x20000010
 8002920:	0800b7e0 	.word	0x0800b7e0

08002924 <TIM1_TRG_COM_IRQHandler>:
	dump_printf(msg, "TIM1_UP");
	while(1);
}

__weak void TIM1_TRG_COM_IRQHandler(void)
{
 8002924:	b580      	push	{r7, lr}
 8002926:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_TRG_COM");
 8002928:	4b03      	ldr	r3, [pc, #12]	@ (8002938 <TIM1_TRG_COM_IRQHandler+0x14>)
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	4903      	ldr	r1, [pc, #12]	@ (800293c <TIM1_TRG_COM_IRQHandler+0x18>)
 800292e:	4618      	mov	r0, r3
 8002930:	f7ff f9f2 	bl	8001d18 <dump_printf>
	while(1);
 8002934:	bf00      	nop
 8002936:	e7fd      	b.n	8002934 <TIM1_TRG_COM_IRQHandler+0x10>
 8002938:	20000010 	.word	0x20000010
 800293c:	0800b7f4 	.word	0x0800b7f4

08002940 <TIM1_CC_IRQHandler>:
}

__weak void TIM1_CC_IRQHandler(void)
{
 8002940:	b580      	push	{r7, lr}
 8002942:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_CC");
 8002944:	4b03      	ldr	r3, [pc, #12]	@ (8002954 <TIM1_CC_IRQHandler+0x14>)
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	4903      	ldr	r1, [pc, #12]	@ (8002958 <TIM1_CC_IRQHandler+0x18>)
 800294a:	4618      	mov	r0, r3
 800294c:	f7ff f9e4 	bl	8001d18 <dump_printf>
	while(1);
 8002950:	bf00      	nop
 8002952:	e7fd      	b.n	8002950 <TIM1_CC_IRQHandler+0x10>
 8002954:	20000010 	.word	0x20000010
 8002958:	0800b804 	.word	0x0800b804

0800295c <I2C1_EV_IRQHandler>:
	dump_printf(msg, "TIM4");
	while(1);
}

__weak void I2C1_EV_IRQHandler(void)
{
 800295c:	b580      	push	{r7, lr}
 800295e:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C1_EV");
 8002960:	4b03      	ldr	r3, [pc, #12]	@ (8002970 <I2C1_EV_IRQHandler+0x14>)
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	4903      	ldr	r1, [pc, #12]	@ (8002974 <I2C1_EV_IRQHandler+0x18>)
 8002966:	4618      	mov	r0, r3
 8002968:	f7ff f9d6 	bl	8001d18 <dump_printf>
	while(1);
 800296c:	bf00      	nop
 800296e:	e7fd      	b.n	800296c <I2C1_EV_IRQHandler+0x10>
 8002970:	20000010 	.word	0x20000010
 8002974:	0800b824 	.word	0x0800b824

08002978 <I2C1_ER_IRQHandler>:
}

__weak void I2C1_ER_IRQHandler(void)
{
 8002978:	b580      	push	{r7, lr}
 800297a:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C1_ER");
 800297c:	4b03      	ldr	r3, [pc, #12]	@ (800298c <I2C1_ER_IRQHandler+0x14>)
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	4903      	ldr	r1, [pc, #12]	@ (8002990 <I2C1_ER_IRQHandler+0x18>)
 8002982:	4618      	mov	r0, r3
 8002984:	f7ff f9c8 	bl	8001d18 <dump_printf>
	while(1);
 8002988:	bf00      	nop
 800298a:	e7fd      	b.n	8002988 <I2C1_ER_IRQHandler+0x10>
 800298c:	20000010 	.word	0x20000010
 8002990:	0800b82c 	.word	0x0800b82c

08002994 <I2C2_EV_IRQHandler>:
}

__weak void I2C2_EV_IRQHandler(void)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C2_EV");
 8002998:	4b03      	ldr	r3, [pc, #12]	@ (80029a8 <I2C2_EV_IRQHandler+0x14>)
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	4903      	ldr	r1, [pc, #12]	@ (80029ac <I2C2_EV_IRQHandler+0x18>)
 800299e:	4618      	mov	r0, r3
 80029a0:	f7ff f9ba 	bl	8001d18 <dump_printf>
	while(1);
 80029a4:	bf00      	nop
 80029a6:	e7fd      	b.n	80029a4 <I2C2_EV_IRQHandler+0x10>
 80029a8:	20000010 	.word	0x20000010
 80029ac:	0800b834 	.word	0x0800b834

080029b0 <I2C2_ER_IRQHandler>:
}

__weak void I2C2_ER_IRQHandler(void)
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C2_ER");
 80029b4:	4b03      	ldr	r3, [pc, #12]	@ (80029c4 <I2C2_ER_IRQHandler+0x14>)
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	4903      	ldr	r1, [pc, #12]	@ (80029c8 <I2C2_ER_IRQHandler+0x18>)
 80029ba:	4618      	mov	r0, r3
 80029bc:	f7ff f9ac 	bl	8001d18 <dump_printf>
	while(1);
 80029c0:	bf00      	nop
 80029c2:	e7fd      	b.n	80029c0 <I2C2_ER_IRQHandler+0x10>
 80029c4:	20000010 	.word	0x20000010
 80029c8:	0800b83c 	.word	0x0800b83c

080029cc <SPI1_IRQHandler>:
}

__weak void SPI1_IRQHandler(void)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI1");
 80029d0:	4b03      	ldr	r3, [pc, #12]	@ (80029e0 <SPI1_IRQHandler+0x14>)
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	4903      	ldr	r1, [pc, #12]	@ (80029e4 <SPI1_IRQHandler+0x18>)
 80029d6:	4618      	mov	r0, r3
 80029d8:	f7ff f99e 	bl	8001d18 <dump_printf>
	while(1);
 80029dc:	bf00      	nop
 80029de:	e7fd      	b.n	80029dc <SPI1_IRQHandler+0x10>
 80029e0:	20000010 	.word	0x20000010
 80029e4:	0800b844 	.word	0x0800b844

080029e8 <SPI2_IRQHandler>:
}

__weak void SPI2_IRQHandler(void)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI2");
 80029ec:	4b03      	ldr	r3, [pc, #12]	@ (80029fc <SPI2_IRQHandler+0x14>)
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	4903      	ldr	r1, [pc, #12]	@ (8002a00 <SPI2_IRQHandler+0x18>)
 80029f2:	4618      	mov	r0, r3
 80029f4:	f7ff f990 	bl	8001d18 <dump_printf>
	while(1);
 80029f8:	bf00      	nop
 80029fa:	e7fd      	b.n	80029f8 <SPI2_IRQHandler+0x10>
 80029fc:	20000010 	.word	0x20000010
 8002a00:	0800b84c 	.word	0x0800b84c

08002a04 <RTC_Alarm_IRQHandler>:
	dump_printf(msg, "EXTI15_10");
	while(1);
}

__weak void RTC_Alarm_IRQHandler(void)
{
 8002a04:	b580      	push	{r7, lr}
 8002a06:	af00      	add	r7, sp, #0
	dump_printf(msg, "RTC_Alarm");
 8002a08:	4b03      	ldr	r3, [pc, #12]	@ (8002a18 <RTC_Alarm_IRQHandler+0x14>)
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	4903      	ldr	r1, [pc, #12]	@ (8002a1c <RTC_Alarm_IRQHandler+0x18>)
 8002a0e:	4618      	mov	r0, r3
 8002a10:	f7ff f982 	bl	8001d18 <dump_printf>
	while(1);
 8002a14:	bf00      	nop
 8002a16:	e7fd      	b.n	8002a14 <RTC_Alarm_IRQHandler+0x10>
 8002a18:	20000010 	.word	0x20000010
 8002a1c:	0800b878 	.word	0x0800b878

08002a20 <USBWakeUp_IRQHandler>:
}

__weak void USBWakeUp_IRQHandler(void)
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	af00      	add	r7, sp, #0
	dump_printf(msg, "USBWakeUp");
 8002a24:	4b03      	ldr	r3, [pc, #12]	@ (8002a34 <USBWakeUp_IRQHandler+0x14>)
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	4903      	ldr	r1, [pc, #12]	@ (8002a38 <USBWakeUp_IRQHandler+0x18>)
 8002a2a:	4618      	mov	r0, r3
 8002a2c:	f7ff f974 	bl	8001d18 <dump_printf>
}
 8002a30:	bf00      	nop
 8002a32:	bd80      	pop	{r7, pc}
 8002a34:	20000010 	.word	0x20000010
 8002a38:	0800b884 	.word	0x0800b884

08002a3c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002a3c:	b480      	push	{r7}
 8002a3e:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8002a40:	4b15      	ldr	r3, [pc, #84]	@ (8002a98 <SystemInit+0x5c>)
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	4a14      	ldr	r2, [pc, #80]	@ (8002a98 <SystemInit+0x5c>)
 8002a46:	f043 0301 	orr.w	r3, r3, #1
 8002a4a:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8002a4c:	4b12      	ldr	r3, [pc, #72]	@ (8002a98 <SystemInit+0x5c>)
 8002a4e:	685a      	ldr	r2, [r3, #4]
 8002a50:	4911      	ldr	r1, [pc, #68]	@ (8002a98 <SystemInit+0x5c>)
 8002a52:	4b12      	ldr	r3, [pc, #72]	@ (8002a9c <SystemInit+0x60>)
 8002a54:	4013      	ands	r3, r2
 8002a56:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8002a58:	4b0f      	ldr	r3, [pc, #60]	@ (8002a98 <SystemInit+0x5c>)
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	4a0e      	ldr	r2, [pc, #56]	@ (8002a98 <SystemInit+0x5c>)
 8002a5e:	f023 7384 	bic.w	r3, r3, #17301504	@ 0x1080000
 8002a62:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002a66:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8002a68:	4b0b      	ldr	r3, [pc, #44]	@ (8002a98 <SystemInit+0x5c>)
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	4a0a      	ldr	r2, [pc, #40]	@ (8002a98 <SystemInit+0x5c>)
 8002a6e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002a72:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8002a74:	4b08      	ldr	r3, [pc, #32]	@ (8002a98 <SystemInit+0x5c>)
 8002a76:	685b      	ldr	r3, [r3, #4]
 8002a78:	4a07      	ldr	r2, [pc, #28]	@ (8002a98 <SystemInit+0x5c>)
 8002a7a:	f423 03fe 	bic.w	r3, r3, #8323072	@ 0x7f0000
 8002a7e:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8002a80:	4b05      	ldr	r3, [pc, #20]	@ (8002a98 <SystemInit+0x5c>)
 8002a82:	f44f 021f 	mov.w	r2, #10420224	@ 0x9f0000
 8002a86:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8002a88:	4b05      	ldr	r3, [pc, #20]	@ (8002aa0 <SystemInit+0x64>)
 8002a8a:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002a8e:	609a      	str	r2, [r3, #8]
#endif 
}
 8002a90:	bf00      	nop
 8002a92:	46bd      	mov	sp, r7
 8002a94:	bc80      	pop	{r7}
 8002a96:	4770      	bx	lr
 8002a98:	40021000 	.word	0x40021000
 8002a9c:	f8ff0000 	.word	0xf8ff0000
 8002aa0:	e000ed00 	.word	0xe000ed00

08002aa4 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 8002aa4:	b480      	push	{r7}
 8002aa6:	b085      	sub	sp, #20
 8002aa8:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllmull = 0, pllsource = 0;
 8002aaa:	2300      	movs	r3, #0
 8002aac:	60fb      	str	r3, [r7, #12]
 8002aae:	2300      	movs	r3, #0
 8002ab0:	60bb      	str	r3, [r7, #8]
 8002ab2:	2300      	movs	r3, #0
 8002ab4:	607b      	str	r3, [r7, #4]
#if defined(STM32F100xB) || defined(STM32F100xE)
  uint32_t prediv1factor = 0;
#endif /* STM32F100xB or STM32F100xE */
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8002ab6:	4b2f      	ldr	r3, [pc, #188]	@ (8002b74 <SystemCoreClockUpdate+0xd0>)
 8002ab8:	685b      	ldr	r3, [r3, #4]
 8002aba:	f003 030c 	and.w	r3, r3, #12
 8002abe:	60fb      	str	r3, [r7, #12]
  
  switch (tmp)
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	2b08      	cmp	r3, #8
 8002ac4:	d011      	beq.n	8002aea <SystemCoreClockUpdate+0x46>
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	2b08      	cmp	r3, #8
 8002aca:	d83a      	bhi.n	8002b42 <SystemCoreClockUpdate+0x9e>
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d003      	beq.n	8002ada <SystemCoreClockUpdate+0x36>
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	2b04      	cmp	r3, #4
 8002ad6:	d004      	beq.n	8002ae2 <SystemCoreClockUpdate+0x3e>
 8002ad8:	e033      	b.n	8002b42 <SystemCoreClockUpdate+0x9e>
  {
    case 0x00:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 8002ada:	4b27      	ldr	r3, [pc, #156]	@ (8002b78 <SystemCoreClockUpdate+0xd4>)
 8002adc:	4a27      	ldr	r2, [pc, #156]	@ (8002b7c <SystemCoreClockUpdate+0xd8>)
 8002ade:	601a      	str	r2, [r3, #0]
      break;
 8002ae0:	e033      	b.n	8002b4a <SystemCoreClockUpdate+0xa6>
    case 0x04:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 8002ae2:	4b25      	ldr	r3, [pc, #148]	@ (8002b78 <SystemCoreClockUpdate+0xd4>)
 8002ae4:	4a25      	ldr	r2, [pc, #148]	@ (8002b7c <SystemCoreClockUpdate+0xd8>)
 8002ae6:	601a      	str	r2, [r3, #0]
      break;
 8002ae8:	e02f      	b.n	8002b4a <SystemCoreClockUpdate+0xa6>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 8002aea:	4b22      	ldr	r3, [pc, #136]	@ (8002b74 <SystemCoreClockUpdate+0xd0>)
 8002aec:	685b      	ldr	r3, [r3, #4]
 8002aee:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
 8002af2:	60bb      	str	r3, [r7, #8]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8002af4:	4b1f      	ldr	r3, [pc, #124]	@ (8002b74 <SystemCoreClockUpdate+0xd0>)
 8002af6:	685b      	ldr	r3, [r3, #4]
 8002af8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002afc:	607b      	str	r3, [r7, #4]
      
#if !defined(STM32F105xC) && !defined(STM32F107xC)      
      pllmull = ( pllmull >> 18) + 2;
 8002afe:	68bb      	ldr	r3, [r7, #8]
 8002b00:	0c9b      	lsrs	r3, r3, #18
 8002b02:	3302      	adds	r3, #2
 8002b04:	60bb      	str	r3, [r7, #8]
      
      if (pllsource == 0x00)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d106      	bne.n	8002b1a <SystemCoreClockUpdate+0x76>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 8002b0c:	68bb      	ldr	r3, [r7, #8]
 8002b0e:	4a1c      	ldr	r2, [pc, #112]	@ (8002b80 <SystemCoreClockUpdate+0xdc>)
 8002b10:	fb02 f303 	mul.w	r3, r2, r3
 8002b14:	4a18      	ldr	r2, [pc, #96]	@ (8002b78 <SystemCoreClockUpdate+0xd4>)
 8002b16:	6013      	str	r3, [r2, #0]
          pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2; 
          SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F105xC */ 
      break;
 8002b18:	e017      	b.n	8002b4a <SystemCoreClockUpdate+0xa6>
        if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 8002b1a:	4b16      	ldr	r3, [pc, #88]	@ (8002b74 <SystemCoreClockUpdate+0xd0>)
 8002b1c:	685b      	ldr	r3, [r3, #4]
 8002b1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d006      	beq.n	8002b34 <SystemCoreClockUpdate+0x90>
          SystemCoreClock = (HSE_VALUE >> 1) * pllmull;
 8002b26:	68bb      	ldr	r3, [r7, #8]
 8002b28:	4a15      	ldr	r2, [pc, #84]	@ (8002b80 <SystemCoreClockUpdate+0xdc>)
 8002b2a:	fb02 f303 	mul.w	r3, r2, r3
 8002b2e:	4a12      	ldr	r2, [pc, #72]	@ (8002b78 <SystemCoreClockUpdate+0xd4>)
 8002b30:	6013      	str	r3, [r2, #0]
      break;
 8002b32:	e00a      	b.n	8002b4a <SystemCoreClockUpdate+0xa6>
          SystemCoreClock = HSE_VALUE * pllmull;
 8002b34:	68bb      	ldr	r3, [r7, #8]
 8002b36:	4a11      	ldr	r2, [pc, #68]	@ (8002b7c <SystemCoreClockUpdate+0xd8>)
 8002b38:	fb02 f303 	mul.w	r3, r2, r3
 8002b3c:	4a0e      	ldr	r2, [pc, #56]	@ (8002b78 <SystemCoreClockUpdate+0xd4>)
 8002b3e:	6013      	str	r3, [r2, #0]
      break;
 8002b40:	e003      	b.n	8002b4a <SystemCoreClockUpdate+0xa6>

    default:
      SystemCoreClock = HSI_VALUE;
 8002b42:	4b0d      	ldr	r3, [pc, #52]	@ (8002b78 <SystemCoreClockUpdate+0xd4>)
 8002b44:	4a0d      	ldr	r2, [pc, #52]	@ (8002b7c <SystemCoreClockUpdate+0xd8>)
 8002b46:	601a      	str	r2, [r3, #0]
      break;
 8002b48:	bf00      	nop
  }
  
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8002b4a:	4b0a      	ldr	r3, [pc, #40]	@ (8002b74 <SystemCoreClockUpdate+0xd0>)
 8002b4c:	685b      	ldr	r3, [r3, #4]
 8002b4e:	091b      	lsrs	r3, r3, #4
 8002b50:	f003 030f 	and.w	r3, r3, #15
 8002b54:	4a0b      	ldr	r2, [pc, #44]	@ (8002b84 <SystemCoreClockUpdate+0xe0>)
 8002b56:	5cd3      	ldrb	r3, [r2, r3]
 8002b58:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
 8002b5a:	4b07      	ldr	r3, [pc, #28]	@ (8002b78 <SystemCoreClockUpdate+0xd4>)
 8002b5c:	681a      	ldr	r2, [r3, #0]
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	fa22 f303 	lsr.w	r3, r2, r3
 8002b64:	4a04      	ldr	r2, [pc, #16]	@ (8002b78 <SystemCoreClockUpdate+0xd4>)
 8002b66:	6013      	str	r3, [r2, #0]
}
 8002b68:	bf00      	nop
 8002b6a:	3714      	adds	r7, #20
 8002b6c:	46bd      	mov	sp, r7
 8002b6e:	bc80      	pop	{r7}
 8002b70:	4770      	bx	lr
 8002b72:	bf00      	nop
 8002b74:	40021000 	.word	0x40021000
 8002b78:	20000014 	.word	0x20000014
 8002b7c:	007a1200 	.word	0x007a1200
 8002b80:	003d0900 	.word	0x003d0900
 8002b84:	0800b8a4 	.word	0x0800b8a4

08002b88 <Systick_init>:
//Tableau de pointeurs sur fonctions qui doivent tre appeles priodiquement (1ms) par l'IT systick.
static callback_fun_t callback_functions[MAX_CALLBACK_FUNCTION_NB];
static bool_e initialized = FALSE;

void Systick_init(void)
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	b082      	sub	sp, #8
 8002b8c:	af00      	add	r7, sp, #0
	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8002b8e:	2300      	movs	r3, #0
 8002b90:	71fb      	strb	r3, [r7, #7]
 8002b92:	e007      	b.n	8002ba4 <Systick_init+0x1c>
		callback_functions[i] = NULL;
 8002b94:	79fb      	ldrb	r3, [r7, #7]
 8002b96:	4a0b      	ldr	r2, [pc, #44]	@ (8002bc4 <Systick_init+0x3c>)
 8002b98:	2100      	movs	r1, #0
 8002b9a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8002b9e:	79fb      	ldrb	r3, [r7, #7]
 8002ba0:	3301      	adds	r3, #1
 8002ba2:	71fb      	strb	r3, [r7, #7]
 8002ba4:	79fb      	ldrb	r3, [r7, #7]
 8002ba6:	2b0f      	cmp	r3, #15
 8002ba8:	d9f4      	bls.n	8002b94 <Systick_init+0xc>
	HAL_NVIC_SetPriority(SysTick_IRQn , 0,  0);
 8002baa:	2200      	movs	r2, #0
 8002bac:	2100      	movs	r1, #0
 8002bae:	f04f 30ff 	mov.w	r0, #4294967295
 8002bb2:	f000 fd82 	bl	80036ba <HAL_NVIC_SetPriority>
	initialized = TRUE;
 8002bb6:	4b04      	ldr	r3, [pc, #16]	@ (8002bc8 <Systick_init+0x40>)
 8002bb8:	2201      	movs	r2, #1
 8002bba:	601a      	str	r2, [r3, #0]
}
 8002bbc:	bf00      	nop
 8002bbe:	3708      	adds	r7, #8
 8002bc0:	46bd      	mov	sp, r7
 8002bc2:	bd80      	pop	{r7, pc}
 8002bc4:	20000b6c 	.word	0x20000b6c
 8002bc8:	20000bac 	.word	0x20000bac

08002bcc <SysTick_Handler>:

//Routine d'interruption appele automatiquement  chaque ms.
void SysTick_Handler(void)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b082      	sub	sp, #8
 8002bd0:	af00      	add	r7, sp, #0
	//On se doit de faire appel aux deux fonctions de la HAL...
	HAL_IncTick();
 8002bd2:	f000 fc5b 	bl	800348c <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 8002bd6:	f000 fda6 	bl	8003726 <HAL_SYSTICK_IRQHandler>

	if(!initialized)
 8002bda:	4b0f      	ldr	r3, [pc, #60]	@ (8002c18 <SysTick_Handler+0x4c>)
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d101      	bne.n	8002be6 <SysTick_Handler+0x1a>
		Systick_init();
 8002be2:	f7ff ffd1 	bl	8002b88 <Systick_init>

	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8002be6:	2300      	movs	r3, #0
 8002be8:	71fb      	strb	r3, [r7, #7]
 8002bea:	e00d      	b.n	8002c08 <SysTick_Handler+0x3c>
	{
		if(callback_functions[i])
 8002bec:	79fb      	ldrb	r3, [r7, #7]
 8002bee:	4a0b      	ldr	r2, [pc, #44]	@ (8002c1c <SysTick_Handler+0x50>)
 8002bf0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d004      	beq.n	8002c02 <SysTick_Handler+0x36>
			(*callback_functions[i])();		//Appels des fonctions.
 8002bf8:	79fb      	ldrb	r3, [r7, #7]
 8002bfa:	4a08      	ldr	r2, [pc, #32]	@ (8002c1c <SysTick_Handler+0x50>)
 8002bfc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c00:	4798      	blx	r3
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8002c02:	79fb      	ldrb	r3, [r7, #7]
 8002c04:	3301      	adds	r3, #1
 8002c06:	71fb      	strb	r3, [r7, #7]
 8002c08:	79fb      	ldrb	r3, [r7, #7]
 8002c0a:	2b0f      	cmp	r3, #15
 8002c0c:	d9ee      	bls.n	8002bec <SysTick_Handler+0x20>
	}
}
 8002c0e:	bf00      	nop
 8002c10:	bf00      	nop
 8002c12:	3708      	adds	r7, #8
 8002c14:	46bd      	mov	sp, r7
 8002c16:	bd80      	pop	{r7, pc}
 8002c18:	20000bac 	.word	0x20000bac
 8002c1c:	20000b6c 	.word	0x20000b6c

08002c20 <Systick_add_callback_function>:

//Ajout d'une fonction callback dans le tableau, si une place est disponible
bool_e Systick_add_callback_function(callback_fun_t func)
{
 8002c20:	b580      	push	{r7, lr}
 8002c22:	b084      	sub	sp, #16
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	6078      	str	r0, [r7, #4]
	uint8_t i;
	if(!initialized)
 8002c28:	4b10      	ldr	r3, [pc, #64]	@ (8002c6c <Systick_add_callback_function+0x4c>)
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d101      	bne.n	8002c34 <Systick_add_callback_function+0x14>
		Systick_init();
 8002c30:	f7ff ffaa 	bl	8002b88 <Systick_init>

	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8002c34:	2300      	movs	r3, #0
 8002c36:	73fb      	strb	r3, [r7, #15]
 8002c38:	e00f      	b.n	8002c5a <Systick_add_callback_function+0x3a>
	{
		if(!callback_functions[i])	//On a trouv une place libre ?
 8002c3a:	7bfb      	ldrb	r3, [r7, #15]
 8002c3c:	4a0c      	ldr	r2, [pc, #48]	@ (8002c70 <Systick_add_callback_function+0x50>)
 8002c3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d106      	bne.n	8002c54 <Systick_add_callback_function+0x34>
		{
			callback_functions[i] = func;
 8002c46:	7bfb      	ldrb	r3, [r7, #15]
 8002c48:	4909      	ldr	r1, [pc, #36]	@ (8002c70 <Systick_add_callback_function+0x50>)
 8002c4a:	687a      	ldr	r2, [r7, #4]
 8002c4c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			return TRUE;
 8002c50:	2301      	movs	r3, #1
 8002c52:	e006      	b.n	8002c62 <Systick_add_callback_function+0x42>
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8002c54:	7bfb      	ldrb	r3, [r7, #15]
 8002c56:	3301      	adds	r3, #1
 8002c58:	73fb      	strb	r3, [r7, #15]
 8002c5a:	7bfb      	ldrb	r3, [r7, #15]
 8002c5c:	2b0f      	cmp	r3, #15
 8002c5e:	d9ec      	bls.n	8002c3a <Systick_add_callback_function+0x1a>
		}
	}
	return FALSE;	//Pas de place libre !
 8002c60:	2300      	movs	r3, #0

}
 8002c62:	4618      	mov	r0, r3
 8002c64:	3710      	adds	r7, #16
 8002c66:	46bd      	mov	sp, r7
 8002c68:	bd80      	pop	{r7, pc}
 8002c6a:	bf00      	nop
 8002c6c:	20000bac 	.word	0x20000bac
 8002c70:	20000b6c 	.word	0x20000b6c

08002c74 <ILI9341_Init>:
 *         It also initializes external SDRAM
 * @param  None
 * @retval None
 */
void ILI9341_Init(void)
{
 8002c74:	b580      	push	{r7, lr}
 8002c76:	b082      	sub	sp, #8
 8002c78:	af02      	add	r7, sp, #8
	/* Init WRX pin */
	BSP_GPIO_PinCfg(ILI9341_WRX_PORT,ILI9341_WRX_PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_MEDIUM);
 8002c7a:	2301      	movs	r3, #1
 8002c7c:	9300      	str	r3, [sp, #0]
 8002c7e:	2300      	movs	r3, #0
 8002c80:	2201      	movs	r2, #1
 8002c82:	2102      	movs	r1, #2
 8002c84:	4818      	ldr	r0, [pc, #96]	@ (8002ce8 <ILI9341_Init+0x74>)
 8002c86:	f7fe fcb9 	bl	80015fc <BSP_GPIO_PinCfg>
	
	/* Init CS pin */
	BSP_GPIO_PinCfg(ILI9341_CS_PORT,ILI9341_CS_PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_MEDIUM);
 8002c8a:	2301      	movs	r3, #1
 8002c8c:	9300      	str	r3, [sp, #0]
 8002c8e:	2300      	movs	r3, #0
 8002c90:	2201      	movs	r2, #1
 8002c92:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002c96:	4814      	ldr	r0, [pc, #80]	@ (8002ce8 <ILI9341_Init+0x74>)
 8002c98:	f7fe fcb0 	bl	80015fc <BSP_GPIO_PinCfg>
	
	/* Init RST pin */
	BSP_GPIO_PinCfg(ILI9341_RST_PORT,ILI9341_RST_PIN, GPIO_MODE_OUTPUT_PP,GPIO_PULLUP,GPIO_SPEED_FREQ_LOW);
 8002c9c:	2302      	movs	r3, #2
 8002c9e:	9300      	str	r3, [sp, #0]
 8002ca0:	2301      	movs	r3, #1
 8002ca2:	2201      	movs	r2, #1
 8002ca4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002ca8:	480f      	ldr	r0, [pc, #60]	@ (8002ce8 <ILI9341_Init+0x74>)
 8002caa:	f7fe fca7 	bl	80015fc <BSP_GPIO_PinCfg>


	/* CS high */
	ILI9341_CS_SET();
 8002cae:	2201      	movs	r2, #1
 8002cb0:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002cb4:	480c      	ldr	r0, [pc, #48]	@ (8002ce8 <ILI9341_Init+0x74>)
 8002cb6:	f000 ff3d 	bl	8003b34 <HAL_GPIO_WritePin>
	
	/* Init SPI */
	SPI_Init(ILI9341_SPI);
 8002cba:	480c      	ldr	r0, [pc, #48]	@ (8002cec <ILI9341_Init+0x78>)
 8002cbc:	f7fe fcce 	bl	800165c <SPI_Init>
	
	/* Init DMA for SPI */
	//SPI_DMA_Init(ILI9341_SPI);
	
	/* Init LCD */
	ILI9341_InitLCD();
 8002cc0:	f000 f81a 	bl	8002cf8 <ILI9341_InitLCD>
	
	/* Set default settings */
	ILI9341_x = ILI9341_y = 0;
 8002cc4:	4b0a      	ldr	r3, [pc, #40]	@ (8002cf0 <ILI9341_Init+0x7c>)
 8002cc6:	2200      	movs	r2, #0
 8002cc8:	801a      	strh	r2, [r3, #0]
 8002cca:	4b09      	ldr	r3, [pc, #36]	@ (8002cf0 <ILI9341_Init+0x7c>)
 8002ccc:	881a      	ldrh	r2, [r3, #0]
 8002cce:	4b09      	ldr	r3, [pc, #36]	@ (8002cf4 <ILI9341_Init+0x80>)
 8002cd0:	801a      	strh	r2, [r3, #0]
	//ILI9341_Rotate(ILI9341_Orientation_Portrait_1);
	ILI9341_Rotate(ILI9341_Orientation_Landscape_2);	//Utiliser cette fonction pour modifier l'orientation en paysage
 8002cd2:	2003      	movs	r0, #3
 8002cd4:	f000 fa72 	bl	80031bc <ILI9341_Rotate>
	
	/* Fill with white color */
	ILI9341_Fill(ILI9341_COLOR_WHITE);
 8002cd8:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8002cdc:	f000 f9f8 	bl	80030d0 <ILI9341_Fill>
}
 8002ce0:	bf00      	nop
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	bd80      	pop	{r7, pc}
 8002ce6:	bf00      	nop
 8002ce8:	40010c00 	.word	0x40010c00
 8002cec:	40013000 	.word	0x40013000
 8002cf0:	20000bb2 	.word	0x20000bb2
 8002cf4:	20000bb0 	.word	0x20000bb0

08002cf8 <ILI9341_InitLCD>:
/**
 * @brief  Initializes ILI9341 LCD
 * @param  None
 * @retval None
 */
void ILI9341_InitLCD(void) {
 8002cf8:	b580      	push	{r7, lr}
 8002cfa:	af00      	add	r7, sp, #0
	/* Force reset */
	ILI9341_RST_RESET();
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002d02:	4898      	ldr	r0, [pc, #608]	@ (8002f64 <ILI9341_InitLCD+0x26c>)
 8002d04:	f000 ff16 	bl	8003b34 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 8002d08:	2014      	movs	r0, #20
 8002d0a:	f000 fbdb 	bl	80034c4 <HAL_Delay>
	ILI9341_RST_SET();
 8002d0e:	2201      	movs	r2, #1
 8002d10:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002d14:	4893      	ldr	r0, [pc, #588]	@ (8002f64 <ILI9341_InitLCD+0x26c>)
 8002d16:	f000 ff0d 	bl	8003b34 <HAL_GPIO_WritePin>
	
	/* Delay for RST response */
	HAL_Delay(20);
 8002d1a:	2014      	movs	r0, #20
 8002d1c:	f000 fbd2 	bl	80034c4 <HAL_Delay>
	
	/* Software reset */
	ILI9341_SendCommand(ILI9341_RESET);
 8002d20:	2001      	movs	r0, #1
 8002d22:	f000 f921 	bl	8002f68 <ILI9341_SendCommand>
	HAL_Delay(50);
 8002d26:	2032      	movs	r0, #50	@ 0x32
 8002d28:	f000 fbcc 	bl	80034c4 <HAL_Delay>
	
	// Power control A
	ILI9341_SendCommand(ILI9341_POWERA);
 8002d2c:	20cb      	movs	r0, #203	@ 0xcb
 8002d2e:	f000 f91b 	bl	8002f68 <ILI9341_SendCommand>
	ILI9341_SendData(0x39);
 8002d32:	2039      	movs	r0, #57	@ 0x39
 8002d34:	f000 f93c 	bl	8002fb0 <ILI9341_SendData>
	ILI9341_SendData(0x2C);
 8002d38:	202c      	movs	r0, #44	@ 0x2c
 8002d3a:	f000 f939 	bl	8002fb0 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8002d3e:	2000      	movs	r0, #0
 8002d40:	f000 f936 	bl	8002fb0 <ILI9341_SendData>
	ILI9341_SendData(0x34);
 8002d44:	2034      	movs	r0, #52	@ 0x34
 8002d46:	f000 f933 	bl	8002fb0 <ILI9341_SendData>
	ILI9341_SendData(0x02);
 8002d4a:	2002      	movs	r0, #2
 8002d4c:	f000 f930 	bl	8002fb0 <ILI9341_SendData>

	// Power control B
	ILI9341_SendCommand(ILI9341_POWERB);
 8002d50:	20cf      	movs	r0, #207	@ 0xcf
 8002d52:	f000 f909 	bl	8002f68 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8002d56:	2000      	movs	r0, #0
 8002d58:	f000 f92a 	bl	8002fb0 <ILI9341_SendData>
	ILI9341_SendData(0xC1);
 8002d5c:	20c1      	movs	r0, #193	@ 0xc1
 8002d5e:	f000 f927 	bl	8002fb0 <ILI9341_SendData>
	ILI9341_SendData(0x30);
 8002d62:	2030      	movs	r0, #48	@ 0x30
 8002d64:	f000 f924 	bl	8002fb0 <ILI9341_SendData>

	// Driver timing control A
	ILI9341_SendCommand(ILI9341_DTCA);
 8002d68:	20e8      	movs	r0, #232	@ 0xe8
 8002d6a:	f000 f8fd 	bl	8002f68 <ILI9341_SendCommand>
	ILI9341_SendData(0x85);
 8002d6e:	2085      	movs	r0, #133	@ 0x85
 8002d70:	f000 f91e 	bl	8002fb0 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8002d74:	2000      	movs	r0, #0
 8002d76:	f000 f91b 	bl	8002fb0 <ILI9341_SendData>
	ILI9341_SendData(0x78);
 8002d7a:	2078      	movs	r0, #120	@ 0x78
 8002d7c:	f000 f918 	bl	8002fb0 <ILI9341_SendData>

	// Driver timing control B
	ILI9341_SendCommand(ILI9341_DTCB);
 8002d80:	20ea      	movs	r0, #234	@ 0xea
 8002d82:	f000 f8f1 	bl	8002f68 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8002d86:	2000      	movs	r0, #0
 8002d88:	f000 f912 	bl	8002fb0 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8002d8c:	2000      	movs	r0, #0
 8002d8e:	f000 f90f 	bl	8002fb0 <ILI9341_SendData>

	// Power on sequence control
	ILI9341_SendCommand(ILI9341_POWER_SEQ);
 8002d92:	20ed      	movs	r0, #237	@ 0xed
 8002d94:	f000 f8e8 	bl	8002f68 <ILI9341_SendCommand>
	ILI9341_SendData(0x64);
 8002d98:	2064      	movs	r0, #100	@ 0x64
 8002d9a:	f000 f909 	bl	8002fb0 <ILI9341_SendData>
	ILI9341_SendData(0x03);
 8002d9e:	2003      	movs	r0, #3
 8002da0:	f000 f906 	bl	8002fb0 <ILI9341_SendData>
	ILI9341_SendData(0x12);
 8002da4:	2012      	movs	r0, #18
 8002da6:	f000 f903 	bl	8002fb0 <ILI9341_SendData>
	ILI9341_SendData(0x81);
 8002daa:	2081      	movs	r0, #129	@ 0x81
 8002dac:	f000 f900 	bl	8002fb0 <ILI9341_SendData>

	// Pump ratio control
	ILI9341_SendCommand(ILI9341_PRC);
 8002db0:	20f7      	movs	r0, #247	@ 0xf7
 8002db2:	f000 f8d9 	bl	8002f68 <ILI9341_SendCommand>
	ILI9341_SendData(0x20);
 8002db6:	2020      	movs	r0, #32
 8002db8:	f000 f8fa 	bl	8002fb0 <ILI9341_SendData>

	// Power control 1
	ILI9341_SendCommand(ILI9341_POWER1);
 8002dbc:	20c0      	movs	r0, #192	@ 0xc0
 8002dbe:	f000 f8d3 	bl	8002f68 <ILI9341_SendCommand>
	ILI9341_SendData(0x23);
 8002dc2:	2023      	movs	r0, #35	@ 0x23
 8002dc4:	f000 f8f4 	bl	8002fb0 <ILI9341_SendData>

	// Power control 2
	ILI9341_SendCommand(ILI9341_POWER2);
 8002dc8:	20c1      	movs	r0, #193	@ 0xc1
 8002dca:	f000 f8cd 	bl	8002f68 <ILI9341_SendCommand>
	ILI9341_SendData(0x10);
 8002dce:	2010      	movs	r0, #16
 8002dd0:	f000 f8ee 	bl	8002fb0 <ILI9341_SendData>

	// VCOM control 1
	ILI9341_SendCommand(ILI9341_VCOM1);
 8002dd4:	20c5      	movs	r0, #197	@ 0xc5
 8002dd6:	f000 f8c7 	bl	8002f68 <ILI9341_SendCommand>
	ILI9341_SendData(0x3E);
 8002dda:	203e      	movs	r0, #62	@ 0x3e
 8002ddc:	f000 f8e8 	bl	8002fb0 <ILI9341_SendData>
	ILI9341_SendData(0x28);
 8002de0:	2028      	movs	r0, #40	@ 0x28
 8002de2:	f000 f8e5 	bl	8002fb0 <ILI9341_SendData>

	// VCOM control 2
	ILI9341_SendCommand(ILI9341_VCOM2);
 8002de6:	20c7      	movs	r0, #199	@ 0xc7
 8002de8:	f000 f8be 	bl	8002f68 <ILI9341_SendCommand>
	ILI9341_SendData(0x86);
 8002dec:	2086      	movs	r0, #134	@ 0x86
 8002dee:	f000 f8df 	bl	8002fb0 <ILI9341_SendData>

	// Memory access control
	ILI9341_SendCommand(ILI9341_MAC);
 8002df2:	2036      	movs	r0, #54	@ 0x36
 8002df4:	f000 f8b8 	bl	8002f68 <ILI9341_SendCommand>
	ILI9341_SendData(0x48);
 8002df8:	2048      	movs	r0, #72	@ 0x48
 8002dfa:	f000 f8d9 	bl	8002fb0 <ILI9341_SendData>

	// Pixel format set
	ILI9341_SendCommand(ILI9341_PIXEL_FORMAT);
 8002dfe:	203a      	movs	r0, #58	@ 0x3a
 8002e00:	f000 f8b2 	bl	8002f68 <ILI9341_SendCommand>
	ILI9341_SendData(0x55);
 8002e04:	2055      	movs	r0, #85	@ 0x55
 8002e06:	f000 f8d3 	bl	8002fb0 <ILI9341_SendData>

	// Frame rate control
	ILI9341_SendCommand(ILI9341_FRC);
 8002e0a:	20b1      	movs	r0, #177	@ 0xb1
 8002e0c:	f000 f8ac 	bl	8002f68 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8002e10:	2000      	movs	r0, #0
 8002e12:	f000 f8cd 	bl	8002fb0 <ILI9341_SendData>
	ILI9341_SendData(0x18);
 8002e16:	2018      	movs	r0, #24
 8002e18:	f000 f8ca 	bl	8002fb0 <ILI9341_SendData>

	// Display function control
	ILI9341_SendCommand(ILI9341_DFC);
 8002e1c:	20b6      	movs	r0, #182	@ 0xb6
 8002e1e:	f000 f8a3 	bl	8002f68 <ILI9341_SendCommand>
	ILI9341_SendData(0x08);
 8002e22:	2008      	movs	r0, #8
 8002e24:	f000 f8c4 	bl	8002fb0 <ILI9341_SendData>
	ILI9341_SendData(0x82);
 8002e28:	2082      	movs	r0, #130	@ 0x82
 8002e2a:	f000 f8c1 	bl	8002fb0 <ILI9341_SendData>
	ILI9341_SendData(0x27);
 8002e2e:	2027      	movs	r0, #39	@ 0x27
 8002e30:	f000 f8be 	bl	8002fb0 <ILI9341_SendData>

	// 3Gamma function disable
	ILI9341_SendCommand(ILI9341_3GAMMA_EN);
 8002e34:	20f2      	movs	r0, #242	@ 0xf2
 8002e36:	f000 f897 	bl	8002f68 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8002e3a:	2000      	movs	r0, #0
 8002e3c:	f000 f8b8 	bl	8002fb0 <ILI9341_SendData>


	ILI9341_SendCommand(ILI9341_COLUMN_ADDR);
 8002e40:	202a      	movs	r0, #42	@ 0x2a
 8002e42:	f000 f891 	bl	8002f68 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8002e46:	2000      	movs	r0, #0
 8002e48:	f000 f8b2 	bl	8002fb0 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8002e4c:	2000      	movs	r0, #0
 8002e4e:	f000 f8af 	bl	8002fb0 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8002e52:	2000      	movs	r0, #0
 8002e54:	f000 f8ac 	bl	8002fb0 <ILI9341_SendData>
	ILI9341_SendData(0xEF);
 8002e58:	20ef      	movs	r0, #239	@ 0xef
 8002e5a:	f000 f8a9 	bl	8002fb0 <ILI9341_SendData>

	ILI9341_SendCommand(ILI9341_PAGE_ADDR);
 8002e5e:	202b      	movs	r0, #43	@ 0x2b
 8002e60:	f000 f882 	bl	8002f68 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8002e64:	2000      	movs	r0, #0
 8002e66:	f000 f8a3 	bl	8002fb0 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8002e6a:	2000      	movs	r0, #0
 8002e6c:	f000 f8a0 	bl	8002fb0 <ILI9341_SendData>
	ILI9341_SendData(0x01);
 8002e70:	2001      	movs	r0, #1
 8002e72:	f000 f89d 	bl	8002fb0 <ILI9341_SendData>
	ILI9341_SendData(0x3F);
 8002e76:	203f      	movs	r0, #63	@ 0x3f
 8002e78:	f000 f89a 	bl	8002fb0 <ILI9341_SendData>

	// Gamma curve selected
	ILI9341_SendCommand(ILI9341_GAMMA);
 8002e7c:	2026      	movs	r0, #38	@ 0x26
 8002e7e:	f000 f873 	bl	8002f68 <ILI9341_SendCommand>
	ILI9341_SendData(0x01);
 8002e82:	2001      	movs	r0, #1
 8002e84:	f000 f894 	bl	8002fb0 <ILI9341_SendData>

	// Set positive gamma
	ILI9341_SendCommand(ILI9341_PGAMMA);
 8002e88:	20e0      	movs	r0, #224	@ 0xe0
 8002e8a:	f000 f86d 	bl	8002f68 <ILI9341_SendCommand>
	ILI9341_SendData(0x0F);
 8002e8e:	200f      	movs	r0, #15
 8002e90:	f000 f88e 	bl	8002fb0 <ILI9341_SendData>
	ILI9341_SendData(0x31);
 8002e94:	2031      	movs	r0, #49	@ 0x31
 8002e96:	f000 f88b 	bl	8002fb0 <ILI9341_SendData>
	ILI9341_SendData(0x2B);
 8002e9a:	202b      	movs	r0, #43	@ 0x2b
 8002e9c:	f000 f888 	bl	8002fb0 <ILI9341_SendData>
	ILI9341_SendData(0x0C);
 8002ea0:	200c      	movs	r0, #12
 8002ea2:	f000 f885 	bl	8002fb0 <ILI9341_SendData>
	ILI9341_SendData(0x0E);
 8002ea6:	200e      	movs	r0, #14
 8002ea8:	f000 f882 	bl	8002fb0 <ILI9341_SendData>
	ILI9341_SendData(0x08);
 8002eac:	2008      	movs	r0, #8
 8002eae:	f000 f87f 	bl	8002fb0 <ILI9341_SendData>
	ILI9341_SendData(0x4E);
 8002eb2:	204e      	movs	r0, #78	@ 0x4e
 8002eb4:	f000 f87c 	bl	8002fb0 <ILI9341_SendData>
	ILI9341_SendData(0xF1);
 8002eb8:	20f1      	movs	r0, #241	@ 0xf1
 8002eba:	f000 f879 	bl	8002fb0 <ILI9341_SendData>
	ILI9341_SendData(0x37);
 8002ebe:	2037      	movs	r0, #55	@ 0x37
 8002ec0:	f000 f876 	bl	8002fb0 <ILI9341_SendData>
	ILI9341_SendData(0x07);
 8002ec4:	2007      	movs	r0, #7
 8002ec6:	f000 f873 	bl	8002fb0 <ILI9341_SendData>
	ILI9341_SendData(0x10);
 8002eca:	2010      	movs	r0, #16
 8002ecc:	f000 f870 	bl	8002fb0 <ILI9341_SendData>
	ILI9341_SendData(0x03);
 8002ed0:	2003      	movs	r0, #3
 8002ed2:	f000 f86d 	bl	8002fb0 <ILI9341_SendData>
	ILI9341_SendData(0x0E);
 8002ed6:	200e      	movs	r0, #14
 8002ed8:	f000 f86a 	bl	8002fb0 <ILI9341_SendData>
	ILI9341_SendData(0x09);
 8002edc:	2009      	movs	r0, #9
 8002ede:	f000 f867 	bl	8002fb0 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8002ee2:	2000      	movs	r0, #0
 8002ee4:	f000 f864 	bl	8002fb0 <ILI9341_SendData>

	// Set negative gama
	ILI9341_SendCommand(ILI9341_NGAMMA);
 8002ee8:	20e1      	movs	r0, #225	@ 0xe1
 8002eea:	f000 f83d 	bl	8002f68 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8002eee:	2000      	movs	r0, #0
 8002ef0:	f000 f85e 	bl	8002fb0 <ILI9341_SendData>
	ILI9341_SendData(0x0E);
 8002ef4:	200e      	movs	r0, #14
 8002ef6:	f000 f85b 	bl	8002fb0 <ILI9341_SendData>
	ILI9341_SendData(0x14);
 8002efa:	2014      	movs	r0, #20
 8002efc:	f000 f858 	bl	8002fb0 <ILI9341_SendData>
	ILI9341_SendData(0x03);
 8002f00:	2003      	movs	r0, #3
 8002f02:	f000 f855 	bl	8002fb0 <ILI9341_SendData>
	ILI9341_SendData(0x11);
 8002f06:	2011      	movs	r0, #17
 8002f08:	f000 f852 	bl	8002fb0 <ILI9341_SendData>
	ILI9341_SendData(0x07);
 8002f0c:	2007      	movs	r0, #7
 8002f0e:	f000 f84f 	bl	8002fb0 <ILI9341_SendData>
	ILI9341_SendData(0x31);
 8002f12:	2031      	movs	r0, #49	@ 0x31
 8002f14:	f000 f84c 	bl	8002fb0 <ILI9341_SendData>
	ILI9341_SendData(0xC1);
 8002f18:	20c1      	movs	r0, #193	@ 0xc1
 8002f1a:	f000 f849 	bl	8002fb0 <ILI9341_SendData>
	ILI9341_SendData(0x48);
 8002f1e:	2048      	movs	r0, #72	@ 0x48
 8002f20:	f000 f846 	bl	8002fb0 <ILI9341_SendData>
	ILI9341_SendData(0x08);
 8002f24:	2008      	movs	r0, #8
 8002f26:	f000 f843 	bl	8002fb0 <ILI9341_SendData>
	ILI9341_SendData(0x0F);
 8002f2a:	200f      	movs	r0, #15
 8002f2c:	f000 f840 	bl	8002fb0 <ILI9341_SendData>
	ILI9341_SendData(0x0C);
 8002f30:	200c      	movs	r0, #12
 8002f32:	f000 f83d 	bl	8002fb0 <ILI9341_SendData>
	ILI9341_SendData(0x31);
 8002f36:	2031      	movs	r0, #49	@ 0x31
 8002f38:	f000 f83a 	bl	8002fb0 <ILI9341_SendData>
	ILI9341_SendData(0x36);
 8002f3c:	2036      	movs	r0, #54	@ 0x36
 8002f3e:	f000 f837 	bl	8002fb0 <ILI9341_SendData>
	ILI9341_SendData(0x0F);
 8002f42:	200f      	movs	r0, #15
 8002f44:	f000 f834 	bl	8002fb0 <ILI9341_SendData>

	ILI9341_SendCommand(ILI9341_SLEEP_OUT);
 8002f48:	2011      	movs	r0, #17
 8002f4a:	f000 f80d 	bl	8002f68 <ILI9341_SendCommand>

	HAL_Delay(10);
 8002f4e:	200a      	movs	r0, #10
 8002f50:	f000 fab8 	bl	80034c4 <HAL_Delay>

	ILI9341_SendCommand(ILI9341_DISPLAY_ON);
 8002f54:	2029      	movs	r0, #41	@ 0x29
 8002f56:	f000 f807 	bl	8002f68 <ILI9341_SendCommand>
	ILI9341_SendCommand(ILI9341_GRAM);
 8002f5a:	202c      	movs	r0, #44	@ 0x2c
 8002f5c:	f000 f804 	bl	8002f68 <ILI9341_SendCommand>
}
 8002f60:	bf00      	nop
 8002f62:	bd80      	pop	{r7, pc}
 8002f64:	40010c00 	.word	0x40010c00

08002f68 <ILI9341_SendCommand>:
/**
 * @brief  Sends chosen Command to the SPI bus
 * @param  None
 * @retval None
 */
void ILI9341_SendCommand(uint8_t data) {
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	b082      	sub	sp, #8
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	4603      	mov	r3, r0
 8002f70:	71fb      	strb	r3, [r7, #7]
	ILI9341_WRX_RESET();
 8002f72:	2200      	movs	r2, #0
 8002f74:	2102      	movs	r1, #2
 8002f76:	480c      	ldr	r0, [pc, #48]	@ (8002fa8 <ILI9341_SendCommand+0x40>)
 8002f78:	f000 fddc 	bl	8003b34 <HAL_GPIO_WritePin>
	ILI9341_CS_RESET();
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002f82:	4809      	ldr	r0, [pc, #36]	@ (8002fa8 <ILI9341_SendCommand+0x40>)
 8002f84:	f000 fdd6 	bl	8003b34 <HAL_GPIO_WritePin>
	SPI_WriteNoRegister(ILI9341_SPI,data);
 8002f88:	79fb      	ldrb	r3, [r7, #7]
 8002f8a:	4619      	mov	r1, r3
 8002f8c:	4807      	ldr	r0, [pc, #28]	@ (8002fac <ILI9341_SendCommand+0x44>)
 8002f8e:	f7fe fc7b 	bl	8001888 <SPI_WriteNoRegister>
	ILI9341_CS_SET();
 8002f92:	2201      	movs	r2, #1
 8002f94:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002f98:	4803      	ldr	r0, [pc, #12]	@ (8002fa8 <ILI9341_SendCommand+0x40>)
 8002f9a:	f000 fdcb 	bl	8003b34 <HAL_GPIO_WritePin>
}
 8002f9e:	bf00      	nop
 8002fa0:	3708      	adds	r7, #8
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	bd80      	pop	{r7, pc}
 8002fa6:	bf00      	nop
 8002fa8:	40010c00 	.word	0x40010c00
 8002fac:	40013000 	.word	0x40013000

08002fb0 <ILI9341_SendData>:
/**
 * @brief  Sends chosen Data to the SPI bus
 * @param  None
 * @retval None
 */
void ILI9341_SendData(uint8_t data) {
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	b082      	sub	sp, #8
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	4603      	mov	r3, r0
 8002fb8:	71fb      	strb	r3, [r7, #7]
	//TODO Isnt that redundant
	ILI9341_WRX_SET();
 8002fba:	2201      	movs	r2, #1
 8002fbc:	2102      	movs	r1, #2
 8002fbe:	480c      	ldr	r0, [pc, #48]	@ (8002ff0 <ILI9341_SendData+0x40>)
 8002fc0:	f000 fdb8 	bl	8003b34 <HAL_GPIO_WritePin>
	ILI9341_CS_RESET();
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002fca:	4809      	ldr	r0, [pc, #36]	@ (8002ff0 <ILI9341_SendData+0x40>)
 8002fcc:	f000 fdb2 	bl	8003b34 <HAL_GPIO_WritePin>
	SPI_WriteNoRegister(ILI9341_SPI, data);
 8002fd0:	79fb      	ldrb	r3, [r7, #7]
 8002fd2:	4619      	mov	r1, r3
 8002fd4:	4807      	ldr	r0, [pc, #28]	@ (8002ff4 <ILI9341_SendData+0x44>)
 8002fd6:	f7fe fc57 	bl	8001888 <SPI_WriteNoRegister>
	ILI9341_CS_SET();
 8002fda:	2201      	movs	r2, #1
 8002fdc:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002fe0:	4803      	ldr	r0, [pc, #12]	@ (8002ff0 <ILI9341_SendData+0x40>)
 8002fe2:	f000 fda7 	bl	8003b34 <HAL_GPIO_WritePin>
}
 8002fe6:	bf00      	nop
 8002fe8:	3708      	adds	r7, #8
 8002fea:	46bd      	mov	sp, r7
 8002fec:	bd80      	pop	{r7, pc}
 8002fee:	bf00      	nop
 8002ff0:	40010c00 	.word	0x40010c00
 8002ff4:	40013000 	.word	0x40013000

08002ff8 <ILI9341_DrawPixel>:
 * @param  x: X position for pixel
 * @param  y: Y position for pixel
 * @param  color: Color of pixel
 * @retval None
 */
void ILI9341_DrawPixel(uint16_t x, uint16_t y, uint16_t color) {
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	b082      	sub	sp, #8
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	4603      	mov	r3, r0
 8003000:	80fb      	strh	r3, [r7, #6]
 8003002:	460b      	mov	r3, r1
 8003004:	80bb      	strh	r3, [r7, #4]
 8003006:	4613      	mov	r3, r2
 8003008:	807b      	strh	r3, [r7, #2]
	ILI9341_SetCursorPosition(x, y, x, y);
 800300a:	88bb      	ldrh	r3, [r7, #4]
 800300c:	88fa      	ldrh	r2, [r7, #6]
 800300e:	88b9      	ldrh	r1, [r7, #4]
 8003010:	88f8      	ldrh	r0, [r7, #6]
 8003012:	f000 f813 	bl	800303c <ILI9341_SetCursorPosition>

	ILI9341_SendCommand(ILI9341_GRAM);
 8003016:	202c      	movs	r0, #44	@ 0x2c
 8003018:	f7ff ffa6 	bl	8002f68 <ILI9341_SendCommand>
	ILI9341_SendData(color >> 8);
 800301c:	887b      	ldrh	r3, [r7, #2]
 800301e:	0a1b      	lsrs	r3, r3, #8
 8003020:	b29b      	uxth	r3, r3
 8003022:	b2db      	uxtb	r3, r3
 8003024:	4618      	mov	r0, r3
 8003026:	f7ff ffc3 	bl	8002fb0 <ILI9341_SendData>
	ILI9341_SendData(color & 0xFF);
 800302a:	887b      	ldrh	r3, [r7, #2]
 800302c:	b2db      	uxtb	r3, r3
 800302e:	4618      	mov	r0, r3
 8003030:	f7ff ffbe 	bl	8002fb0 <ILI9341_SendData>
}
 8003034:	bf00      	nop
 8003036:	3708      	adds	r7, #8
 8003038:	46bd      	mov	sp, r7
 800303a:	bd80      	pop	{r7, pc}

0800303c <ILI9341_SetCursorPosition>:
 * @param  y1: Y coordinate of top left corner of area
 * @param  x2: X coordinate of bottom right of area
 * @param  y2: Y coordinate of bottom right of area
 * @retval None
 */
void ILI9341_SetCursorPosition(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2) {
 800303c:	b590      	push	{r4, r7, lr}
 800303e:	b083      	sub	sp, #12
 8003040:	af00      	add	r7, sp, #0
 8003042:	4604      	mov	r4, r0
 8003044:	4608      	mov	r0, r1
 8003046:	4611      	mov	r1, r2
 8003048:	461a      	mov	r2, r3
 800304a:	4623      	mov	r3, r4
 800304c:	80fb      	strh	r3, [r7, #6]
 800304e:	4603      	mov	r3, r0
 8003050:	80bb      	strh	r3, [r7, #4]
 8003052:	460b      	mov	r3, r1
 8003054:	807b      	strh	r3, [r7, #2]
 8003056:	4613      	mov	r3, r2
 8003058:	803b      	strh	r3, [r7, #0]
	ILI9341_SendCommand(ILI9341_COLUMN_ADDR);
 800305a:	202a      	movs	r0, #42	@ 0x2a
 800305c:	f7ff ff84 	bl	8002f68 <ILI9341_SendCommand>
	ILI9341_SendData(x1 >> 8);
 8003060:	88fb      	ldrh	r3, [r7, #6]
 8003062:	0a1b      	lsrs	r3, r3, #8
 8003064:	b29b      	uxth	r3, r3
 8003066:	b2db      	uxtb	r3, r3
 8003068:	4618      	mov	r0, r3
 800306a:	f7ff ffa1 	bl	8002fb0 <ILI9341_SendData>
	ILI9341_SendData(x1 & 0xFF);
 800306e:	88fb      	ldrh	r3, [r7, #6]
 8003070:	b2db      	uxtb	r3, r3
 8003072:	4618      	mov	r0, r3
 8003074:	f7ff ff9c 	bl	8002fb0 <ILI9341_SendData>
	ILI9341_SendData(x2 >> 8);
 8003078:	887b      	ldrh	r3, [r7, #2]
 800307a:	0a1b      	lsrs	r3, r3, #8
 800307c:	b29b      	uxth	r3, r3
 800307e:	b2db      	uxtb	r3, r3
 8003080:	4618      	mov	r0, r3
 8003082:	f7ff ff95 	bl	8002fb0 <ILI9341_SendData>
	ILI9341_SendData(x2 & 0xFF);
 8003086:	887b      	ldrh	r3, [r7, #2]
 8003088:	b2db      	uxtb	r3, r3
 800308a:	4618      	mov	r0, r3
 800308c:	f7ff ff90 	bl	8002fb0 <ILI9341_SendData>

	ILI9341_SendCommand(ILI9341_PAGE_ADDR);
 8003090:	202b      	movs	r0, #43	@ 0x2b
 8003092:	f7ff ff69 	bl	8002f68 <ILI9341_SendCommand>
	ILI9341_SendData(y1 >> 8);
 8003096:	88bb      	ldrh	r3, [r7, #4]
 8003098:	0a1b      	lsrs	r3, r3, #8
 800309a:	b29b      	uxth	r3, r3
 800309c:	b2db      	uxtb	r3, r3
 800309e:	4618      	mov	r0, r3
 80030a0:	f7ff ff86 	bl	8002fb0 <ILI9341_SendData>
	ILI9341_SendData(y1 & 0xFF);
 80030a4:	88bb      	ldrh	r3, [r7, #4]
 80030a6:	b2db      	uxtb	r3, r3
 80030a8:	4618      	mov	r0, r3
 80030aa:	f7ff ff81 	bl	8002fb0 <ILI9341_SendData>
	ILI9341_SendData(y2 >> 8);
 80030ae:	883b      	ldrh	r3, [r7, #0]
 80030b0:	0a1b      	lsrs	r3, r3, #8
 80030b2:	b29b      	uxth	r3, r3
 80030b4:	b2db      	uxtb	r3, r3
 80030b6:	4618      	mov	r0, r3
 80030b8:	f7ff ff7a 	bl	8002fb0 <ILI9341_SendData>
	ILI9341_SendData(y2 & 0xFF);
 80030bc:	883b      	ldrh	r3, [r7, #0]
 80030be:	b2db      	uxtb	r3, r3
 80030c0:	4618      	mov	r0, r3
 80030c2:	f7ff ff75 	bl	8002fb0 <ILI9341_SendData>
}
 80030c6:	bf00      	nop
 80030c8:	370c      	adds	r7, #12
 80030ca:	46bd      	mov	sp, r7
 80030cc:	bd90      	pop	{r4, r7, pc}
	...

080030d0 <ILI9341_Fill>:
/**
 * @brief  Fills entire LCD with color
 * @param  color: Color to be used in fill
 * @retval None
 */
void ILI9341_Fill(uint16_t color) {
 80030d0:	b580      	push	{r7, lr}
 80030d2:	b084      	sub	sp, #16
 80030d4:	af02      	add	r7, sp, #8
 80030d6:	4603      	mov	r3, r0
 80030d8:	80fb      	strh	r3, [r7, #6]
	/* Fill entire screen */
	ILI9341_INT_Fill(0, 0, ILI9341_Opts.width - 1, ILI9341_Opts.height, color);
 80030da:	4b08      	ldr	r3, [pc, #32]	@ (80030fc <ILI9341_Fill+0x2c>)
 80030dc:	881b      	ldrh	r3, [r3, #0]
 80030de:	3b01      	subs	r3, #1
 80030e0:	b29a      	uxth	r2, r3
 80030e2:	4b06      	ldr	r3, [pc, #24]	@ (80030fc <ILI9341_Fill+0x2c>)
 80030e4:	8859      	ldrh	r1, [r3, #2]
 80030e6:	88fb      	ldrh	r3, [r7, #6]
 80030e8:	9300      	str	r3, [sp, #0]
 80030ea:	460b      	mov	r3, r1
 80030ec:	2100      	movs	r1, #0
 80030ee:	2000      	movs	r0, #0
 80030f0:	f000 f806 	bl	8003100 <ILI9341_INT_Fill>
}
 80030f4:	bf00      	nop
 80030f6:	3708      	adds	r7, #8
 80030f8:	46bd      	mov	sp, r7
 80030fa:	bd80      	pop	{r7, pc}
 80030fc:	20000bb4 	.word	0x20000bb4

08003100 <ILI9341_INT_Fill>:
 * @param  x1: X coordinate of bottom right point
 * @param  y1: Y coordinate of bottom right point
 * @param  color: Color to be used in fill
 * @retval None
 */
void ILI9341_INT_Fill(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t color) {
 8003100:	b590      	push	{r4, r7, lr}
 8003102:	b087      	sub	sp, #28
 8003104:	af00      	add	r7, sp, #0
 8003106:	4604      	mov	r4, r0
 8003108:	4608      	mov	r0, r1
 800310a:	4611      	mov	r1, r2
 800310c:	461a      	mov	r2, r3
 800310e:	4623      	mov	r3, r4
 8003110:	80fb      	strh	r3, [r7, #6]
 8003112:	4603      	mov	r3, r0
 8003114:	80bb      	strh	r3, [r7, #4]
 8003116:	460b      	mov	r3, r1
 8003118:	807b      	strh	r3, [r7, #2]
 800311a:	4613      	mov	r3, r2
 800311c:	803b      	strh	r3, [r7, #0]
	uint32_t pixels_count;
	uint8_t datas[2];
	datas[1] = HIGHINT(color);
 800311e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8003120:	0a1b      	lsrs	r3, r3, #8
 8003122:	b29b      	uxth	r3, r3
 8003124:	b2db      	uxtb	r3, r3
 8003126:	737b      	strb	r3, [r7, #13]
	datas[0] = LOWINT(color);
 8003128:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800312a:	b2db      	uxtb	r3, r3
 800312c:	733b      	strb	r3, [r7, #12]

	/* Set cursor position */
	ILI9341_SetCursorPosition(x0, y0, x1, y1);
 800312e:	883b      	ldrh	r3, [r7, #0]
 8003130:	887a      	ldrh	r2, [r7, #2]
 8003132:	88b9      	ldrh	r1, [r7, #4]
 8003134:	88f8      	ldrh	r0, [r7, #6]
 8003136:	f7ff ff81 	bl	800303c <ILI9341_SetCursorPosition>

	/* Set command for GRAM data */
	ILI9341_SendCommand(ILI9341_GRAM);
 800313a:	202c      	movs	r0, #44	@ 0x2c
 800313c:	f7ff ff14 	bl	8002f68 <ILI9341_SendCommand>
	
	/* Calculate pixels count */
	pixels_count = (x1 - x0 + 1) * (y1 - y0 + 1);
 8003140:	887a      	ldrh	r2, [r7, #2]
 8003142:	88fb      	ldrh	r3, [r7, #6]
 8003144:	1ad3      	subs	r3, r2, r3
 8003146:	3301      	adds	r3, #1
 8003148:	8839      	ldrh	r1, [r7, #0]
 800314a:	88ba      	ldrh	r2, [r7, #4]
 800314c:	1a8a      	subs	r2, r1, r2
 800314e:	3201      	adds	r2, #1
 8003150:	fb02 f303 	mul.w	r3, r2, r3
 8003154:	613b      	str	r3, [r7, #16]

	/* Send everything */
	ILI9341_CS_RESET();
 8003156:	2200      	movs	r2, #0
 8003158:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800315c:	4815      	ldr	r0, [pc, #84]	@ (80031b4 <ILI9341_INT_Fill+0xb4>)
 800315e:	f000 fce9 	bl	8003b34 <HAL_GPIO_WritePin>
	ILI9341_WRX_SET();
 8003162:	2201      	movs	r2, #1
 8003164:	2102      	movs	r1, #2
 8003166:	4813      	ldr	r0, [pc, #76]	@ (80031b4 <ILI9341_INT_Fill+0xb4>)
 8003168:	f000 fce4 	bl	8003b34 <HAL_GPIO_WritePin>
	
	/* Go to 16-bit SPI mode */
	TM_SPI_SetDataSize(ILI9341_SPI, TM_SPI_DataSize_16b);
 800316c:	2101      	movs	r1, #1
 800316e:	4812      	ldr	r0, [pc, #72]	@ (80031b8 <ILI9341_INT_Fill+0xb8>)
 8003170:	f7fe fbf8 	bl	8001964 <TM_SPI_SetDataSize>
	
	/* Send first 65535 bytes, SPI MUST BE IN 16-bit MODE */
	//SPI_DMA_SendHalfWord(ILI9341_SPI, color, (pixels_count > 0xFFFF) ? 0xFFFF : pixels_count);
	uint32_t i;
	for(i=0;i<pixels_count;i++)
 8003174:	2300      	movs	r3, #0
 8003176:	617b      	str	r3, [r7, #20]
 8003178:	e009      	b.n	800318e <ILI9341_INT_Fill+0x8e>
		SPI_WriteMultiNoRegister(ILI9341_SPI, datas, 1);
 800317a:	f107 030c 	add.w	r3, r7, #12
 800317e:	2201      	movs	r2, #1
 8003180:	4619      	mov	r1, r3
 8003182:	480d      	ldr	r0, [pc, #52]	@ (80031b8 <ILI9341_INT_Fill+0xb8>)
 8003184:	f7fe fbb6 	bl	80018f4 <SPI_WriteMultiNoRegister>
	for(i=0;i<pixels_count;i++)
 8003188:	697b      	ldr	r3, [r7, #20]
 800318a:	3301      	adds	r3, #1
 800318c:	617b      	str	r3, [r7, #20]
 800318e:	697a      	ldr	r2, [r7, #20]
 8003190:	693b      	ldr	r3, [r7, #16]
 8003192:	429a      	cmp	r2, r3
 8003194:	d3f1      	bcc.n	800317a <ILI9341_INT_Fill+0x7a>
		//SPI_DMA_SendHalfWord(ILI9341_SPI, color, pixels_count - 0xFFFF);
		/* Wait till done */
		//while (SPI_DMA_Working(ILI9341_SPI));
	//}
	
	ILI9341_CS_SET();
 8003196:	2201      	movs	r2, #1
 8003198:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800319c:	4805      	ldr	r0, [pc, #20]	@ (80031b4 <ILI9341_INT_Fill+0xb4>)
 800319e:	f000 fcc9 	bl	8003b34 <HAL_GPIO_WritePin>

	/* Go back to 8-bit SPI mode */
	TM_SPI_SetDataSize(ILI9341_SPI, TM_SPI_DataSize_8b);
 80031a2:	2100      	movs	r1, #0
 80031a4:	4804      	ldr	r0, [pc, #16]	@ (80031b8 <ILI9341_INT_Fill+0xb8>)
 80031a6:	f7fe fbdd 	bl	8001964 <TM_SPI_SetDataSize>
}
 80031aa:	bf00      	nop
 80031ac:	371c      	adds	r7, #28
 80031ae:	46bd      	mov	sp, r7
 80031b0:	bd90      	pop	{r4, r7, pc}
 80031b2:	bf00      	nop
 80031b4:	40010c00 	.word	0x40010c00
 80031b8:	40013000 	.word	0x40013000

080031bc <ILI9341_Rotate>:
/**
 * @brief  Rotates LCD to specific orientation
 * @param  orientation: LCD orientation. This parameter can be a value of @ref ILI9341_Orientation_t enumeration
 * @retval None
 */
void ILI9341_Rotate(ILI9341_Orientation_t orientation) {
 80031bc:	b580      	push	{r7, lr}
 80031be:	b082      	sub	sp, #8
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	4603      	mov	r3, r0
 80031c4:	71fb      	strb	r3, [r7, #7]
	ILI9341_SendCommand(ILI9341_MAC);
 80031c6:	2036      	movs	r0, #54	@ 0x36
 80031c8:	f7ff fece 	bl	8002f68 <ILI9341_SendCommand>
		ILI9341_SendData(0x68);
		ILI9341_Opts.width = ILI9341_WIDTH;
		ILI9341_Opts.height = ILI9341_HEIGHT;
		ILI9341_Opts.orientation = ILI9341_Orientation_Portrait_1;
#else
	if (orientation == ILI9341_Orientation_Portrait_1) {
 80031cc:	79fb      	ldrb	r3, [r7, #7]
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d103      	bne.n	80031da <ILI9341_Rotate+0x1e>
			ILI9341_SendData(0x58);
 80031d2:	2058      	movs	r0, #88	@ 0x58
 80031d4:	f7ff feec 	bl	8002fb0 <ILI9341_SendData>
 80031d8:	e013      	b.n	8003202 <ILI9341_Rotate+0x46>
		} else if (orientation == ILI9341_Orientation_Portrait_2) {
 80031da:	79fb      	ldrb	r3, [r7, #7]
 80031dc:	2b01      	cmp	r3, #1
 80031de:	d103      	bne.n	80031e8 <ILI9341_Rotate+0x2c>
			ILI9341_SendData(0x88);
 80031e0:	2088      	movs	r0, #136	@ 0x88
 80031e2:	f7ff fee5 	bl	8002fb0 <ILI9341_SendData>
 80031e6:	e00c      	b.n	8003202 <ILI9341_Rotate+0x46>
		} else if (orientation == ILI9341_Orientation_Landscape_1) {
 80031e8:	79fb      	ldrb	r3, [r7, #7]
 80031ea:	2b02      	cmp	r3, #2
 80031ec:	d103      	bne.n	80031f6 <ILI9341_Rotate+0x3a>
			ILI9341_SendData(0x28);
 80031ee:	2028      	movs	r0, #40	@ 0x28
 80031f0:	f7ff fede 	bl	8002fb0 <ILI9341_SendData>
 80031f4:	e005      	b.n	8003202 <ILI9341_Rotate+0x46>
		} else if (orientation == ILI9341_Orientation_Landscape_2) {
 80031f6:	79fb      	ldrb	r3, [r7, #7]
 80031f8:	2b03      	cmp	r3, #3
 80031fa:	d102      	bne.n	8003202 <ILI9341_Rotate+0x46>
			ILI9341_SendData(0xE8);
 80031fc:	20e8      	movs	r0, #232	@ 0xe8
 80031fe:	f7ff fed7 	bl	8002fb0 <ILI9341_SendData>
		}

	ILI9341_Opts.orientation = orientation;
 8003202:	4a0e      	ldr	r2, [pc, #56]	@ (800323c <ILI9341_Rotate+0x80>)
 8003204:	79fb      	ldrb	r3, [r7, #7]
 8003206:	7113      	strb	r3, [r2, #4]
	if (orientation == ILI9341_Orientation_Portrait_1 || orientation == ILI9341_Orientation_Portrait_2) {
 8003208:	79fb      	ldrb	r3, [r7, #7]
 800320a:	2b00      	cmp	r3, #0
 800320c:	d002      	beq.n	8003214 <ILI9341_Rotate+0x58>
 800320e:	79fb      	ldrb	r3, [r7, #7]
 8003210:	2b01      	cmp	r3, #1
 8003212:	d107      	bne.n	8003224 <ILI9341_Rotate+0x68>
		ILI9341_Opts.width = ILI9341_WIDTH;
 8003214:	4b09      	ldr	r3, [pc, #36]	@ (800323c <ILI9341_Rotate+0x80>)
 8003216:	22f0      	movs	r2, #240	@ 0xf0
 8003218:	801a      	strh	r2, [r3, #0]
		ILI9341_Opts.height = ILI9341_HEIGHT;
 800321a:	4b08      	ldr	r3, [pc, #32]	@ (800323c <ILI9341_Rotate+0x80>)
 800321c:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8003220:	805a      	strh	r2, [r3, #2]
 8003222:	e007      	b.n	8003234 <ILI9341_Rotate+0x78>
	} else {
		ILI9341_Opts.width = ILI9341_HEIGHT;
 8003224:	4b05      	ldr	r3, [pc, #20]	@ (800323c <ILI9341_Rotate+0x80>)
 8003226:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 800322a:	801a      	strh	r2, [r3, #0]
		ILI9341_Opts.height = ILI9341_WIDTH;
 800322c:	4b03      	ldr	r3, [pc, #12]	@ (800323c <ILI9341_Rotate+0x80>)
 800322e:	22f0      	movs	r2, #240	@ 0xf0
 8003230:	805a      	strh	r2, [r3, #2]
	}
#endif
}
 8003232:	bf00      	nop
 8003234:	bf00      	nop
 8003236:	3708      	adds	r7, #8
 8003238:	46bd      	mov	sp, r7
 800323a:	bd80      	pop	{r7, pc}
 800323c:	20000bb4 	.word	0x20000bb4

08003240 <ILI9341_DrawLine>:
 * @param  y1: Y coordinate of ending point
 * @param  color: Line color
 * @retval None
 */
void ILI9341_DrawLine(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t color)
{
 8003240:	b590      	push	{r4, r7, lr}
 8003242:	b08d      	sub	sp, #52	@ 0x34
 8003244:	af02      	add	r7, sp, #8
 8003246:	4604      	mov	r4, r0
 8003248:	4608      	mov	r0, r1
 800324a:	4611      	mov	r1, r2
 800324c:	461a      	mov	r2, r3
 800324e:	4623      	mov	r3, r4
 8003250:	80fb      	strh	r3, [r7, #6]
 8003252:	4603      	mov	r3, r0
 8003254:	80bb      	strh	r3, [r7, #4]
 8003256:	460b      	mov	r3, r1
 8003258:	807b      	strh	r3, [r7, #2]
 800325a:	4613      	mov	r3, r2
 800325c:	803b      	strh	r3, [r7, #0]
    //WindowMax();
    int   dx = 0, dy = 0;
 800325e:	2300      	movs	r3, #0
 8003260:	61bb      	str	r3, [r7, #24]
 8003262:	2300      	movs	r3, #0
 8003264:	617b      	str	r3, [r7, #20]
    int   dx_sym = 0, dy_sym = 0;
 8003266:	2300      	movs	r3, #0
 8003268:	627b      	str	r3, [r7, #36]	@ 0x24
 800326a:	2300      	movs	r3, #0
 800326c:	623b      	str	r3, [r7, #32]
    int   dx_x2 = 0, dy_x2 = 0;
 800326e:	2300      	movs	r3, #0
 8003270:	613b      	str	r3, [r7, #16]
 8003272:	2300      	movs	r3, #0
 8003274:	60fb      	str	r3, [r7, #12]
    int   di = 0;
 8003276:	2300      	movs	r3, #0
 8003278:	61fb      	str	r3, [r7, #28]


    dx = x1-x0;
 800327a:	887a      	ldrh	r2, [r7, #2]
 800327c:	88fb      	ldrh	r3, [r7, #6]
 800327e:	1ad3      	subs	r3, r2, r3
 8003280:	61bb      	str	r3, [r7, #24]
    dy = y1-y0;
 8003282:	883a      	ldrh	r2, [r7, #0]
 8003284:	88bb      	ldrh	r3, [r7, #4]
 8003286:	1ad3      	subs	r3, r2, r3
 8003288:	617b      	str	r3, [r7, #20]

    if (dx == 0) {        /* vertical line */
 800328a:	69bb      	ldr	r3, [r7, #24]
 800328c:	2b00      	cmp	r3, #0
 800328e:	d117      	bne.n	80032c0 <ILI9341_DrawLine+0x80>
        if (y1 > y0) ILI9341_INT_Fill(x0, y0, x0, y1, color);
 8003290:	883a      	ldrh	r2, [r7, #0]
 8003292:	88bb      	ldrh	r3, [r7, #4]
 8003294:	429a      	cmp	r2, r3
 8003296:	d909      	bls.n	80032ac <ILI9341_DrawLine+0x6c>
 8003298:	883c      	ldrh	r4, [r7, #0]
 800329a:	88fa      	ldrh	r2, [r7, #6]
 800329c:	88b9      	ldrh	r1, [r7, #4]
 800329e:	88f8      	ldrh	r0, [r7, #6]
 80032a0:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80032a2:	9300      	str	r3, [sp, #0]
 80032a4:	4623      	mov	r3, r4
 80032a6:	f7ff ff2b 	bl	8003100 <ILI9341_INT_Fill>
        else ILI9341_INT_Fill(x0, y1, x0, y0, color);
        return;
 80032aa:	e0a6      	b.n	80033fa <ILI9341_DrawLine+0x1ba>
        else ILI9341_INT_Fill(x0, y1, x0, y0, color);
 80032ac:	88bc      	ldrh	r4, [r7, #4]
 80032ae:	88fa      	ldrh	r2, [r7, #6]
 80032b0:	8839      	ldrh	r1, [r7, #0]
 80032b2:	88f8      	ldrh	r0, [r7, #6]
 80032b4:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80032b6:	9300      	str	r3, [sp, #0]
 80032b8:	4623      	mov	r3, r4
 80032ba:	f7ff ff21 	bl	8003100 <ILI9341_INT_Fill>
        return;
 80032be:	e09c      	b.n	80033fa <ILI9341_DrawLine+0x1ba>
    }

    if (dx > 0) {
 80032c0:	69bb      	ldr	r3, [r7, #24]
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	dd02      	ble.n	80032cc <ILI9341_DrawLine+0x8c>
        dx_sym = 1;
 80032c6:	2301      	movs	r3, #1
 80032c8:	627b      	str	r3, [r7, #36]	@ 0x24
 80032ca:	e002      	b.n	80032d2 <ILI9341_DrawLine+0x92>
    } else {
        dx_sym = -1;
 80032cc:	f04f 33ff 	mov.w	r3, #4294967295
 80032d0:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    if (dy == 0) {        /* horizontal line */
 80032d2:	697b      	ldr	r3, [r7, #20]
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d117      	bne.n	8003308 <ILI9341_DrawLine+0xc8>
        if (x1 > x0) ILI9341_INT_Fill(x0, y0, x1, y0, color);
 80032d8:	887a      	ldrh	r2, [r7, #2]
 80032da:	88fb      	ldrh	r3, [r7, #6]
 80032dc:	429a      	cmp	r2, r3
 80032de:	d909      	bls.n	80032f4 <ILI9341_DrawLine+0xb4>
 80032e0:	88bc      	ldrh	r4, [r7, #4]
 80032e2:	887a      	ldrh	r2, [r7, #2]
 80032e4:	88b9      	ldrh	r1, [r7, #4]
 80032e6:	88f8      	ldrh	r0, [r7, #6]
 80032e8:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80032ea:	9300      	str	r3, [sp, #0]
 80032ec:	4623      	mov	r3, r4
 80032ee:	f7ff ff07 	bl	8003100 <ILI9341_INT_Fill>
        else  ILI9341_INT_Fill(x1, y0, x0, y0, color);
        return;
 80032f2:	e082      	b.n	80033fa <ILI9341_DrawLine+0x1ba>
        else  ILI9341_INT_Fill(x1, y0, x0, y0, color);
 80032f4:	88bc      	ldrh	r4, [r7, #4]
 80032f6:	88fa      	ldrh	r2, [r7, #6]
 80032f8:	88b9      	ldrh	r1, [r7, #4]
 80032fa:	8878      	ldrh	r0, [r7, #2]
 80032fc:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80032fe:	9300      	str	r3, [sp, #0]
 8003300:	4623      	mov	r3, r4
 8003302:	f7ff fefd 	bl	8003100 <ILI9341_INT_Fill>
        return;
 8003306:	e078      	b.n	80033fa <ILI9341_DrawLine+0x1ba>
    }

    if (dy > 0) {
 8003308:	697b      	ldr	r3, [r7, #20]
 800330a:	2b00      	cmp	r3, #0
 800330c:	dd02      	ble.n	8003314 <ILI9341_DrawLine+0xd4>
        dy_sym = 1;
 800330e:	2301      	movs	r3, #1
 8003310:	623b      	str	r3, [r7, #32]
 8003312:	e002      	b.n	800331a <ILI9341_DrawLine+0xda>
    } else {
        dy_sym = -1;
 8003314:	f04f 33ff 	mov.w	r3, #4294967295
 8003318:	623b      	str	r3, [r7, #32]
    }

    dx = dx_sym*dx;
 800331a:	69bb      	ldr	r3, [r7, #24]
 800331c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800331e:	fb02 f303 	mul.w	r3, r2, r3
 8003322:	61bb      	str	r3, [r7, #24]
    dy = dy_sym*dy;
 8003324:	697b      	ldr	r3, [r7, #20]
 8003326:	6a3a      	ldr	r2, [r7, #32]
 8003328:	fb02 f303 	mul.w	r3, r2, r3
 800332c:	617b      	str	r3, [r7, #20]

    dx_x2 = dx*2;
 800332e:	69bb      	ldr	r3, [r7, #24]
 8003330:	005b      	lsls	r3, r3, #1
 8003332:	613b      	str	r3, [r7, #16]
    dy_x2 = dy*2;
 8003334:	697b      	ldr	r3, [r7, #20]
 8003336:	005b      	lsls	r3, r3, #1
 8003338:	60fb      	str	r3, [r7, #12]

    if (dx >= dy) {
 800333a:	69ba      	ldr	r2, [r7, #24]
 800333c:	697b      	ldr	r3, [r7, #20]
 800333e:	429a      	cmp	r2, r3
 8003340:	db2d      	blt.n	800339e <ILI9341_DrawLine+0x15e>
        di = dy_x2 - dx;
 8003342:	68fa      	ldr	r2, [r7, #12]
 8003344:	69bb      	ldr	r3, [r7, #24]
 8003346:	1ad3      	subs	r3, r2, r3
 8003348:	61fb      	str	r3, [r7, #28]
        while (x0 != x1) {
 800334a:	e01d      	b.n	8003388 <ILI9341_DrawLine+0x148>

        	ILI9341_DrawPixel(x0, y0, color);
 800334c:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 800334e:	88b9      	ldrh	r1, [r7, #4]
 8003350:	88fb      	ldrh	r3, [r7, #6]
 8003352:	4618      	mov	r0, r3
 8003354:	f7ff fe50 	bl	8002ff8 <ILI9341_DrawPixel>
            x0 += dx_sym;
 8003358:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800335a:	b29a      	uxth	r2, r3
 800335c:	88fb      	ldrh	r3, [r7, #6]
 800335e:	4413      	add	r3, r2
 8003360:	80fb      	strh	r3, [r7, #6]
            if (di<0) {
 8003362:	69fb      	ldr	r3, [r7, #28]
 8003364:	2b00      	cmp	r3, #0
 8003366:	da04      	bge.n	8003372 <ILI9341_DrawLine+0x132>
                di += dy_x2;
 8003368:	69fa      	ldr	r2, [r7, #28]
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	4413      	add	r3, r2
 800336e:	61fb      	str	r3, [r7, #28]
 8003370:	e00a      	b.n	8003388 <ILI9341_DrawLine+0x148>
            } else {
                di += dy_x2 - dx_x2;
 8003372:	68fa      	ldr	r2, [r7, #12]
 8003374:	693b      	ldr	r3, [r7, #16]
 8003376:	1ad3      	subs	r3, r2, r3
 8003378:	69fa      	ldr	r2, [r7, #28]
 800337a:	4413      	add	r3, r2
 800337c:	61fb      	str	r3, [r7, #28]
                y0 += dy_sym;
 800337e:	6a3b      	ldr	r3, [r7, #32]
 8003380:	b29a      	uxth	r2, r3
 8003382:	88bb      	ldrh	r3, [r7, #4]
 8003384:	4413      	add	r3, r2
 8003386:	80bb      	strh	r3, [r7, #4]
        while (x0 != x1) {
 8003388:	88fa      	ldrh	r2, [r7, #6]
 800338a:	887b      	ldrh	r3, [r7, #2]
 800338c:	429a      	cmp	r2, r3
 800338e:	d1dd      	bne.n	800334c <ILI9341_DrawLine+0x10c>
            }
        }
        ILI9341_DrawPixel(x0, y0, color);
 8003390:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 8003392:	88b9      	ldrh	r1, [r7, #4]
 8003394:	88fb      	ldrh	r3, [r7, #6]
 8003396:	4618      	mov	r0, r3
 8003398:	f7ff fe2e 	bl	8002ff8 <ILI9341_DrawPixel>
                x0 += dx_sym;
            }
        }
        ILI9341_DrawPixel(x0, y0, color);
    }
    return;
 800339c:	e02c      	b.n	80033f8 <ILI9341_DrawLine+0x1b8>
        di = dx_x2 - dy;
 800339e:	693a      	ldr	r2, [r7, #16]
 80033a0:	697b      	ldr	r3, [r7, #20]
 80033a2:	1ad3      	subs	r3, r2, r3
 80033a4:	61fb      	str	r3, [r7, #28]
        while (y0 != y1) {
 80033a6:	e01d      	b.n	80033e4 <ILI9341_DrawLine+0x1a4>
        	ILI9341_DrawPixel(x0, y0, color);
 80033a8:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 80033aa:	88b9      	ldrh	r1, [r7, #4]
 80033ac:	88fb      	ldrh	r3, [r7, #6]
 80033ae:	4618      	mov	r0, r3
 80033b0:	f7ff fe22 	bl	8002ff8 <ILI9341_DrawPixel>
            y0 += dy_sym;
 80033b4:	6a3b      	ldr	r3, [r7, #32]
 80033b6:	b29a      	uxth	r2, r3
 80033b8:	88bb      	ldrh	r3, [r7, #4]
 80033ba:	4413      	add	r3, r2
 80033bc:	80bb      	strh	r3, [r7, #4]
            if (di < 0) {
 80033be:	69fb      	ldr	r3, [r7, #28]
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	da04      	bge.n	80033ce <ILI9341_DrawLine+0x18e>
                di += dx_x2;
 80033c4:	69fa      	ldr	r2, [r7, #28]
 80033c6:	693b      	ldr	r3, [r7, #16]
 80033c8:	4413      	add	r3, r2
 80033ca:	61fb      	str	r3, [r7, #28]
 80033cc:	e00a      	b.n	80033e4 <ILI9341_DrawLine+0x1a4>
                di += dx_x2 - dy_x2;
 80033ce:	693a      	ldr	r2, [r7, #16]
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	1ad3      	subs	r3, r2, r3
 80033d4:	69fa      	ldr	r2, [r7, #28]
 80033d6:	4413      	add	r3, r2
 80033d8:	61fb      	str	r3, [r7, #28]
                x0 += dx_sym;
 80033da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033dc:	b29a      	uxth	r2, r3
 80033de:	88fb      	ldrh	r3, [r7, #6]
 80033e0:	4413      	add	r3, r2
 80033e2:	80fb      	strh	r3, [r7, #6]
        while (y0 != y1) {
 80033e4:	88ba      	ldrh	r2, [r7, #4]
 80033e6:	883b      	ldrh	r3, [r7, #0]
 80033e8:	429a      	cmp	r2, r3
 80033ea:	d1dd      	bne.n	80033a8 <ILI9341_DrawLine+0x168>
        ILI9341_DrawPixel(x0, y0, color);
 80033ec:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 80033ee:	88b9      	ldrh	r1, [r7, #4]
 80033f0:	88fb      	ldrh	r3, [r7, #6]
 80033f2:	4618      	mov	r0, r3
 80033f4:	f7ff fe00 	bl	8002ff8 <ILI9341_DrawPixel>
    return;
 80033f8:	bf00      	nop
}
 80033fa:	372c      	adds	r7, #44	@ 0x2c
 80033fc:	46bd      	mov	sp, r7
 80033fe:	bd90      	pop	{r4, r7, pc}

08003400 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003400:	b580      	push	{r7, lr}
 8003402:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003404:	4b08      	ldr	r3, [pc, #32]	@ (8003428 <HAL_Init+0x28>)
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	4a07      	ldr	r2, [pc, #28]	@ (8003428 <HAL_Init+0x28>)
 800340a:	f043 0310 	orr.w	r3, r3, #16
 800340e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003410:	2003      	movs	r0, #3
 8003412:	f000 f947 	bl	80036a4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003416:	200f      	movs	r0, #15
 8003418:	f000 f808 	bl	800342c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800341c:	f7fe fb0a 	bl	8001a34 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003420:	2300      	movs	r3, #0
}
 8003422:	4618      	mov	r0, r3
 8003424:	bd80      	pop	{r7, pc}
 8003426:	bf00      	nop
 8003428:	40022000 	.word	0x40022000

0800342c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800342c:	b580      	push	{r7, lr}
 800342e:	b082      	sub	sp, #8
 8003430:	af00      	add	r7, sp, #0
 8003432:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003434:	4b12      	ldr	r3, [pc, #72]	@ (8003480 <HAL_InitTick+0x54>)
 8003436:	681a      	ldr	r2, [r3, #0]
 8003438:	4b12      	ldr	r3, [pc, #72]	@ (8003484 <HAL_InitTick+0x58>)
 800343a:	781b      	ldrb	r3, [r3, #0]
 800343c:	4619      	mov	r1, r3
 800343e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003442:	fbb3 f3f1 	udiv	r3, r3, r1
 8003446:	fbb2 f3f3 	udiv	r3, r2, r3
 800344a:	4618      	mov	r0, r3
 800344c:	f000 f95f 	bl	800370e <HAL_SYSTICK_Config>
 8003450:	4603      	mov	r3, r0
 8003452:	2b00      	cmp	r3, #0
 8003454:	d001      	beq.n	800345a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003456:	2301      	movs	r3, #1
 8003458:	e00e      	b.n	8003478 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	2b0f      	cmp	r3, #15
 800345e:	d80a      	bhi.n	8003476 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003460:	2200      	movs	r2, #0
 8003462:	6879      	ldr	r1, [r7, #4]
 8003464:	f04f 30ff 	mov.w	r0, #4294967295
 8003468:	f000 f927 	bl	80036ba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800346c:	4a06      	ldr	r2, [pc, #24]	@ (8003488 <HAL_InitTick+0x5c>)
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003472:	2300      	movs	r3, #0
 8003474:	e000      	b.n	8003478 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003476:	2301      	movs	r3, #1
}
 8003478:	4618      	mov	r0, r3
 800347a:	3708      	adds	r7, #8
 800347c:	46bd      	mov	sp, r7
 800347e:	bd80      	pop	{r7, pc}
 8003480:	20000014 	.word	0x20000014
 8003484:	2000001c 	.word	0x2000001c
 8003488:	20000018 	.word	0x20000018

0800348c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800348c:	b480      	push	{r7}
 800348e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003490:	4b05      	ldr	r3, [pc, #20]	@ (80034a8 <HAL_IncTick+0x1c>)
 8003492:	781b      	ldrb	r3, [r3, #0]
 8003494:	461a      	mov	r2, r3
 8003496:	4b05      	ldr	r3, [pc, #20]	@ (80034ac <HAL_IncTick+0x20>)
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	4413      	add	r3, r2
 800349c:	4a03      	ldr	r2, [pc, #12]	@ (80034ac <HAL_IncTick+0x20>)
 800349e:	6013      	str	r3, [r2, #0]
}
 80034a0:	bf00      	nop
 80034a2:	46bd      	mov	sp, r7
 80034a4:	bc80      	pop	{r7}
 80034a6:	4770      	bx	lr
 80034a8:	2000001c 	.word	0x2000001c
 80034ac:	20000bbc 	.word	0x20000bbc

080034b0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80034b0:	b480      	push	{r7}
 80034b2:	af00      	add	r7, sp, #0
  return uwTick;
 80034b4:	4b02      	ldr	r3, [pc, #8]	@ (80034c0 <HAL_GetTick+0x10>)
 80034b6:	681b      	ldr	r3, [r3, #0]
}
 80034b8:	4618      	mov	r0, r3
 80034ba:	46bd      	mov	sp, r7
 80034bc:	bc80      	pop	{r7}
 80034be:	4770      	bx	lr
 80034c0:	20000bbc 	.word	0x20000bbc

080034c4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80034c4:	b580      	push	{r7, lr}
 80034c6:	b084      	sub	sp, #16
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80034cc:	f7ff fff0 	bl	80034b0 <HAL_GetTick>
 80034d0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034dc:	d005      	beq.n	80034ea <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80034de:	4b0a      	ldr	r3, [pc, #40]	@ (8003508 <HAL_Delay+0x44>)
 80034e0:	781b      	ldrb	r3, [r3, #0]
 80034e2:	461a      	mov	r2, r3
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	4413      	add	r3, r2
 80034e8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80034ea:	bf00      	nop
 80034ec:	f7ff ffe0 	bl	80034b0 <HAL_GetTick>
 80034f0:	4602      	mov	r2, r0
 80034f2:	68bb      	ldr	r3, [r7, #8]
 80034f4:	1ad3      	subs	r3, r2, r3
 80034f6:	68fa      	ldr	r2, [r7, #12]
 80034f8:	429a      	cmp	r2, r3
 80034fa:	d8f7      	bhi.n	80034ec <HAL_Delay+0x28>
  {
  }
}
 80034fc:	bf00      	nop
 80034fe:	bf00      	nop
 8003500:	3710      	adds	r7, #16
 8003502:	46bd      	mov	sp, r7
 8003504:	bd80      	pop	{r7, pc}
 8003506:	bf00      	nop
 8003508:	2000001c 	.word	0x2000001c

0800350c <__NVIC_SetPriorityGrouping>:
{
 800350c:	b480      	push	{r7}
 800350e:	b085      	sub	sp, #20
 8003510:	af00      	add	r7, sp, #0
 8003512:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	f003 0307 	and.w	r3, r3, #7
 800351a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800351c:	4b0c      	ldr	r3, [pc, #48]	@ (8003550 <__NVIC_SetPriorityGrouping+0x44>)
 800351e:	68db      	ldr	r3, [r3, #12]
 8003520:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003522:	68ba      	ldr	r2, [r7, #8]
 8003524:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003528:	4013      	ands	r3, r2
 800352a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003530:	68bb      	ldr	r3, [r7, #8]
 8003532:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003534:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003538:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800353c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800353e:	4a04      	ldr	r2, [pc, #16]	@ (8003550 <__NVIC_SetPriorityGrouping+0x44>)
 8003540:	68bb      	ldr	r3, [r7, #8]
 8003542:	60d3      	str	r3, [r2, #12]
}
 8003544:	bf00      	nop
 8003546:	3714      	adds	r7, #20
 8003548:	46bd      	mov	sp, r7
 800354a:	bc80      	pop	{r7}
 800354c:	4770      	bx	lr
 800354e:	bf00      	nop
 8003550:	e000ed00 	.word	0xe000ed00

08003554 <__NVIC_GetPriorityGrouping>:
{
 8003554:	b480      	push	{r7}
 8003556:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003558:	4b04      	ldr	r3, [pc, #16]	@ (800356c <__NVIC_GetPriorityGrouping+0x18>)
 800355a:	68db      	ldr	r3, [r3, #12]
 800355c:	0a1b      	lsrs	r3, r3, #8
 800355e:	f003 0307 	and.w	r3, r3, #7
}
 8003562:	4618      	mov	r0, r3
 8003564:	46bd      	mov	sp, r7
 8003566:	bc80      	pop	{r7}
 8003568:	4770      	bx	lr
 800356a:	bf00      	nop
 800356c:	e000ed00 	.word	0xe000ed00

08003570 <__NVIC_EnableIRQ>:
{
 8003570:	b480      	push	{r7}
 8003572:	b083      	sub	sp, #12
 8003574:	af00      	add	r7, sp, #0
 8003576:	4603      	mov	r3, r0
 8003578:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800357a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800357e:	2b00      	cmp	r3, #0
 8003580:	db0b      	blt.n	800359a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003582:	79fb      	ldrb	r3, [r7, #7]
 8003584:	f003 021f 	and.w	r2, r3, #31
 8003588:	4906      	ldr	r1, [pc, #24]	@ (80035a4 <__NVIC_EnableIRQ+0x34>)
 800358a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800358e:	095b      	lsrs	r3, r3, #5
 8003590:	2001      	movs	r0, #1
 8003592:	fa00 f202 	lsl.w	r2, r0, r2
 8003596:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800359a:	bf00      	nop
 800359c:	370c      	adds	r7, #12
 800359e:	46bd      	mov	sp, r7
 80035a0:	bc80      	pop	{r7}
 80035a2:	4770      	bx	lr
 80035a4:	e000e100 	.word	0xe000e100

080035a8 <__NVIC_SetPriority>:
{
 80035a8:	b480      	push	{r7}
 80035aa:	b083      	sub	sp, #12
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	4603      	mov	r3, r0
 80035b0:	6039      	str	r1, [r7, #0]
 80035b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80035b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	db0a      	blt.n	80035d2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80035bc:	683b      	ldr	r3, [r7, #0]
 80035be:	b2da      	uxtb	r2, r3
 80035c0:	490c      	ldr	r1, [pc, #48]	@ (80035f4 <__NVIC_SetPriority+0x4c>)
 80035c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035c6:	0112      	lsls	r2, r2, #4
 80035c8:	b2d2      	uxtb	r2, r2
 80035ca:	440b      	add	r3, r1
 80035cc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80035d0:	e00a      	b.n	80035e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80035d2:	683b      	ldr	r3, [r7, #0]
 80035d4:	b2da      	uxtb	r2, r3
 80035d6:	4908      	ldr	r1, [pc, #32]	@ (80035f8 <__NVIC_SetPriority+0x50>)
 80035d8:	79fb      	ldrb	r3, [r7, #7]
 80035da:	f003 030f 	and.w	r3, r3, #15
 80035de:	3b04      	subs	r3, #4
 80035e0:	0112      	lsls	r2, r2, #4
 80035e2:	b2d2      	uxtb	r2, r2
 80035e4:	440b      	add	r3, r1
 80035e6:	761a      	strb	r2, [r3, #24]
}
 80035e8:	bf00      	nop
 80035ea:	370c      	adds	r7, #12
 80035ec:	46bd      	mov	sp, r7
 80035ee:	bc80      	pop	{r7}
 80035f0:	4770      	bx	lr
 80035f2:	bf00      	nop
 80035f4:	e000e100 	.word	0xe000e100
 80035f8:	e000ed00 	.word	0xe000ed00

080035fc <NVIC_EncodePriority>:
{
 80035fc:	b480      	push	{r7}
 80035fe:	b089      	sub	sp, #36	@ 0x24
 8003600:	af00      	add	r7, sp, #0
 8003602:	60f8      	str	r0, [r7, #12]
 8003604:	60b9      	str	r1, [r7, #8]
 8003606:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	f003 0307 	and.w	r3, r3, #7
 800360e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003610:	69fb      	ldr	r3, [r7, #28]
 8003612:	f1c3 0307 	rsb	r3, r3, #7
 8003616:	2b04      	cmp	r3, #4
 8003618:	bf28      	it	cs
 800361a:	2304      	movcs	r3, #4
 800361c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800361e:	69fb      	ldr	r3, [r7, #28]
 8003620:	3304      	adds	r3, #4
 8003622:	2b06      	cmp	r3, #6
 8003624:	d902      	bls.n	800362c <NVIC_EncodePriority+0x30>
 8003626:	69fb      	ldr	r3, [r7, #28]
 8003628:	3b03      	subs	r3, #3
 800362a:	e000      	b.n	800362e <NVIC_EncodePriority+0x32>
 800362c:	2300      	movs	r3, #0
 800362e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003630:	f04f 32ff 	mov.w	r2, #4294967295
 8003634:	69bb      	ldr	r3, [r7, #24]
 8003636:	fa02 f303 	lsl.w	r3, r2, r3
 800363a:	43da      	mvns	r2, r3
 800363c:	68bb      	ldr	r3, [r7, #8]
 800363e:	401a      	ands	r2, r3
 8003640:	697b      	ldr	r3, [r7, #20]
 8003642:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003644:	f04f 31ff 	mov.w	r1, #4294967295
 8003648:	697b      	ldr	r3, [r7, #20]
 800364a:	fa01 f303 	lsl.w	r3, r1, r3
 800364e:	43d9      	mvns	r1, r3
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003654:	4313      	orrs	r3, r2
}
 8003656:	4618      	mov	r0, r3
 8003658:	3724      	adds	r7, #36	@ 0x24
 800365a:	46bd      	mov	sp, r7
 800365c:	bc80      	pop	{r7}
 800365e:	4770      	bx	lr

08003660 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003660:	b580      	push	{r7, lr}
 8003662:	b082      	sub	sp, #8
 8003664:	af00      	add	r7, sp, #0
 8003666:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	3b01      	subs	r3, #1
 800366c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003670:	d301      	bcc.n	8003676 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003672:	2301      	movs	r3, #1
 8003674:	e00f      	b.n	8003696 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003676:	4a0a      	ldr	r2, [pc, #40]	@ (80036a0 <SysTick_Config+0x40>)
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	3b01      	subs	r3, #1
 800367c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800367e:	210f      	movs	r1, #15
 8003680:	f04f 30ff 	mov.w	r0, #4294967295
 8003684:	f7ff ff90 	bl	80035a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003688:	4b05      	ldr	r3, [pc, #20]	@ (80036a0 <SysTick_Config+0x40>)
 800368a:	2200      	movs	r2, #0
 800368c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800368e:	4b04      	ldr	r3, [pc, #16]	@ (80036a0 <SysTick_Config+0x40>)
 8003690:	2207      	movs	r2, #7
 8003692:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003694:	2300      	movs	r3, #0
}
 8003696:	4618      	mov	r0, r3
 8003698:	3708      	adds	r7, #8
 800369a:	46bd      	mov	sp, r7
 800369c:	bd80      	pop	{r7, pc}
 800369e:	bf00      	nop
 80036a0:	e000e010 	.word	0xe000e010

080036a4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80036a4:	b580      	push	{r7, lr}
 80036a6:	b082      	sub	sp, #8
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80036ac:	6878      	ldr	r0, [r7, #4]
 80036ae:	f7ff ff2d 	bl	800350c <__NVIC_SetPriorityGrouping>
}
 80036b2:	bf00      	nop
 80036b4:	3708      	adds	r7, #8
 80036b6:	46bd      	mov	sp, r7
 80036b8:	bd80      	pop	{r7, pc}

080036ba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80036ba:	b580      	push	{r7, lr}
 80036bc:	b086      	sub	sp, #24
 80036be:	af00      	add	r7, sp, #0
 80036c0:	4603      	mov	r3, r0
 80036c2:	60b9      	str	r1, [r7, #8]
 80036c4:	607a      	str	r2, [r7, #4]
 80036c6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80036c8:	2300      	movs	r3, #0
 80036ca:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80036cc:	f7ff ff42 	bl	8003554 <__NVIC_GetPriorityGrouping>
 80036d0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80036d2:	687a      	ldr	r2, [r7, #4]
 80036d4:	68b9      	ldr	r1, [r7, #8]
 80036d6:	6978      	ldr	r0, [r7, #20]
 80036d8:	f7ff ff90 	bl	80035fc <NVIC_EncodePriority>
 80036dc:	4602      	mov	r2, r0
 80036de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80036e2:	4611      	mov	r1, r2
 80036e4:	4618      	mov	r0, r3
 80036e6:	f7ff ff5f 	bl	80035a8 <__NVIC_SetPriority>
}
 80036ea:	bf00      	nop
 80036ec:	3718      	adds	r7, #24
 80036ee:	46bd      	mov	sp, r7
 80036f0:	bd80      	pop	{r7, pc}

080036f2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80036f2:	b580      	push	{r7, lr}
 80036f4:	b082      	sub	sp, #8
 80036f6:	af00      	add	r7, sp, #0
 80036f8:	4603      	mov	r3, r0
 80036fa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80036fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003700:	4618      	mov	r0, r3
 8003702:	f7ff ff35 	bl	8003570 <__NVIC_EnableIRQ>
}
 8003706:	bf00      	nop
 8003708:	3708      	adds	r7, #8
 800370a:	46bd      	mov	sp, r7
 800370c:	bd80      	pop	{r7, pc}

0800370e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800370e:	b580      	push	{r7, lr}
 8003710:	b082      	sub	sp, #8
 8003712:	af00      	add	r7, sp, #0
 8003714:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003716:	6878      	ldr	r0, [r7, #4]
 8003718:	f7ff ffa2 	bl	8003660 <SysTick_Config>
 800371c:	4603      	mov	r3, r0
}
 800371e:	4618      	mov	r0, r3
 8003720:	3708      	adds	r7, #8
 8003722:	46bd      	mov	sp, r7
 8003724:	bd80      	pop	{r7, pc}

08003726 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8003726:	b580      	push	{r7, lr}
 8003728:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 800372a:	f000 f802 	bl	8003732 <HAL_SYSTICK_Callback>
}
 800372e:	bf00      	nop
 8003730:	bd80      	pop	{r7, pc}

08003732 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8003732:	b480      	push	{r7}
 8003734:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8003736:	bf00      	nop
 8003738:	46bd      	mov	sp, r7
 800373a:	bc80      	pop	{r7}
 800373c:	4770      	bx	lr
	...

08003740 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003740:	b580      	push	{r7, lr}
 8003742:	b084      	sub	sp, #16
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003748:	2300      	movs	r3, #0
 800374a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003752:	2b02      	cmp	r3, #2
 8003754:	d005      	beq.n	8003762 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	2204      	movs	r2, #4
 800375a:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 800375c:	2301      	movs	r3, #1
 800375e:	73fb      	strb	r3, [r7, #15]
 8003760:	e051      	b.n	8003806 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	681a      	ldr	r2, [r3, #0]
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	f022 020e 	bic.w	r2, r2, #14
 8003770:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	681a      	ldr	r2, [r3, #0]
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f022 0201 	bic.w	r2, r2, #1
 8003780:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	4a22      	ldr	r2, [pc, #136]	@ (8003810 <HAL_DMA_Abort_IT+0xd0>)
 8003788:	4293      	cmp	r3, r2
 800378a:	d029      	beq.n	80037e0 <HAL_DMA_Abort_IT+0xa0>
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	4a20      	ldr	r2, [pc, #128]	@ (8003814 <HAL_DMA_Abort_IT+0xd4>)
 8003792:	4293      	cmp	r3, r2
 8003794:	d022      	beq.n	80037dc <HAL_DMA_Abort_IT+0x9c>
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	4a1f      	ldr	r2, [pc, #124]	@ (8003818 <HAL_DMA_Abort_IT+0xd8>)
 800379c:	4293      	cmp	r3, r2
 800379e:	d01a      	beq.n	80037d6 <HAL_DMA_Abort_IT+0x96>
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	4a1d      	ldr	r2, [pc, #116]	@ (800381c <HAL_DMA_Abort_IT+0xdc>)
 80037a6:	4293      	cmp	r3, r2
 80037a8:	d012      	beq.n	80037d0 <HAL_DMA_Abort_IT+0x90>
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	4a1c      	ldr	r2, [pc, #112]	@ (8003820 <HAL_DMA_Abort_IT+0xe0>)
 80037b0:	4293      	cmp	r3, r2
 80037b2:	d00a      	beq.n	80037ca <HAL_DMA_Abort_IT+0x8a>
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	4a1a      	ldr	r2, [pc, #104]	@ (8003824 <HAL_DMA_Abort_IT+0xe4>)
 80037ba:	4293      	cmp	r3, r2
 80037bc:	d102      	bne.n	80037c4 <HAL_DMA_Abort_IT+0x84>
 80037be:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80037c2:	e00e      	b.n	80037e2 <HAL_DMA_Abort_IT+0xa2>
 80037c4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80037c8:	e00b      	b.n	80037e2 <HAL_DMA_Abort_IT+0xa2>
 80037ca:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80037ce:	e008      	b.n	80037e2 <HAL_DMA_Abort_IT+0xa2>
 80037d0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80037d4:	e005      	b.n	80037e2 <HAL_DMA_Abort_IT+0xa2>
 80037d6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80037da:	e002      	b.n	80037e2 <HAL_DMA_Abort_IT+0xa2>
 80037dc:	2310      	movs	r3, #16
 80037de:	e000      	b.n	80037e2 <HAL_DMA_Abort_IT+0xa2>
 80037e0:	2301      	movs	r3, #1
 80037e2:	4a11      	ldr	r2, [pc, #68]	@ (8003828 <HAL_DMA_Abort_IT+0xe8>)
 80037e4:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	2201      	movs	r2, #1
 80037ea:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	2200      	movs	r2, #0
 80037f2:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d003      	beq.n	8003806 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003802:	6878      	ldr	r0, [r7, #4]
 8003804:	4798      	blx	r3
    } 
  }
  return status;
 8003806:	7bfb      	ldrb	r3, [r7, #15]
}
 8003808:	4618      	mov	r0, r3
 800380a:	3710      	adds	r7, #16
 800380c:	46bd      	mov	sp, r7
 800380e:	bd80      	pop	{r7, pc}
 8003810:	40020008 	.word	0x40020008
 8003814:	4002001c 	.word	0x4002001c
 8003818:	40020030 	.word	0x40020030
 800381c:	40020044 	.word	0x40020044
 8003820:	40020058 	.word	0x40020058
 8003824:	4002006c 	.word	0x4002006c
 8003828:	40020000 	.word	0x40020000

0800382c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800382c:	b480      	push	{r7}
 800382e:	b08b      	sub	sp, #44	@ 0x2c
 8003830:	af00      	add	r7, sp, #0
 8003832:	6078      	str	r0, [r7, #4]
 8003834:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003836:	2300      	movs	r3, #0
 8003838:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800383a:	2300      	movs	r3, #0
 800383c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800383e:	e169      	b.n	8003b14 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003840:	2201      	movs	r2, #1
 8003842:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003844:	fa02 f303 	lsl.w	r3, r2, r3
 8003848:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800384a:	683b      	ldr	r3, [r7, #0]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	69fa      	ldr	r2, [r7, #28]
 8003850:	4013      	ands	r3, r2
 8003852:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003854:	69ba      	ldr	r2, [r7, #24]
 8003856:	69fb      	ldr	r3, [r7, #28]
 8003858:	429a      	cmp	r2, r3
 800385a:	f040 8158 	bne.w	8003b0e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800385e:	683b      	ldr	r3, [r7, #0]
 8003860:	685b      	ldr	r3, [r3, #4]
 8003862:	4a9a      	ldr	r2, [pc, #616]	@ (8003acc <HAL_GPIO_Init+0x2a0>)
 8003864:	4293      	cmp	r3, r2
 8003866:	d05e      	beq.n	8003926 <HAL_GPIO_Init+0xfa>
 8003868:	4a98      	ldr	r2, [pc, #608]	@ (8003acc <HAL_GPIO_Init+0x2a0>)
 800386a:	4293      	cmp	r3, r2
 800386c:	d875      	bhi.n	800395a <HAL_GPIO_Init+0x12e>
 800386e:	4a98      	ldr	r2, [pc, #608]	@ (8003ad0 <HAL_GPIO_Init+0x2a4>)
 8003870:	4293      	cmp	r3, r2
 8003872:	d058      	beq.n	8003926 <HAL_GPIO_Init+0xfa>
 8003874:	4a96      	ldr	r2, [pc, #600]	@ (8003ad0 <HAL_GPIO_Init+0x2a4>)
 8003876:	4293      	cmp	r3, r2
 8003878:	d86f      	bhi.n	800395a <HAL_GPIO_Init+0x12e>
 800387a:	4a96      	ldr	r2, [pc, #600]	@ (8003ad4 <HAL_GPIO_Init+0x2a8>)
 800387c:	4293      	cmp	r3, r2
 800387e:	d052      	beq.n	8003926 <HAL_GPIO_Init+0xfa>
 8003880:	4a94      	ldr	r2, [pc, #592]	@ (8003ad4 <HAL_GPIO_Init+0x2a8>)
 8003882:	4293      	cmp	r3, r2
 8003884:	d869      	bhi.n	800395a <HAL_GPIO_Init+0x12e>
 8003886:	4a94      	ldr	r2, [pc, #592]	@ (8003ad8 <HAL_GPIO_Init+0x2ac>)
 8003888:	4293      	cmp	r3, r2
 800388a:	d04c      	beq.n	8003926 <HAL_GPIO_Init+0xfa>
 800388c:	4a92      	ldr	r2, [pc, #584]	@ (8003ad8 <HAL_GPIO_Init+0x2ac>)
 800388e:	4293      	cmp	r3, r2
 8003890:	d863      	bhi.n	800395a <HAL_GPIO_Init+0x12e>
 8003892:	4a92      	ldr	r2, [pc, #584]	@ (8003adc <HAL_GPIO_Init+0x2b0>)
 8003894:	4293      	cmp	r3, r2
 8003896:	d046      	beq.n	8003926 <HAL_GPIO_Init+0xfa>
 8003898:	4a90      	ldr	r2, [pc, #576]	@ (8003adc <HAL_GPIO_Init+0x2b0>)
 800389a:	4293      	cmp	r3, r2
 800389c:	d85d      	bhi.n	800395a <HAL_GPIO_Init+0x12e>
 800389e:	2b12      	cmp	r3, #18
 80038a0:	d82a      	bhi.n	80038f8 <HAL_GPIO_Init+0xcc>
 80038a2:	2b12      	cmp	r3, #18
 80038a4:	d859      	bhi.n	800395a <HAL_GPIO_Init+0x12e>
 80038a6:	a201      	add	r2, pc, #4	@ (adr r2, 80038ac <HAL_GPIO_Init+0x80>)
 80038a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038ac:	08003927 	.word	0x08003927
 80038b0:	08003901 	.word	0x08003901
 80038b4:	08003913 	.word	0x08003913
 80038b8:	08003955 	.word	0x08003955
 80038bc:	0800395b 	.word	0x0800395b
 80038c0:	0800395b 	.word	0x0800395b
 80038c4:	0800395b 	.word	0x0800395b
 80038c8:	0800395b 	.word	0x0800395b
 80038cc:	0800395b 	.word	0x0800395b
 80038d0:	0800395b 	.word	0x0800395b
 80038d4:	0800395b 	.word	0x0800395b
 80038d8:	0800395b 	.word	0x0800395b
 80038dc:	0800395b 	.word	0x0800395b
 80038e0:	0800395b 	.word	0x0800395b
 80038e4:	0800395b 	.word	0x0800395b
 80038e8:	0800395b 	.word	0x0800395b
 80038ec:	0800395b 	.word	0x0800395b
 80038f0:	08003909 	.word	0x08003909
 80038f4:	0800391d 	.word	0x0800391d
 80038f8:	4a79      	ldr	r2, [pc, #484]	@ (8003ae0 <HAL_GPIO_Init+0x2b4>)
 80038fa:	4293      	cmp	r3, r2
 80038fc:	d013      	beq.n	8003926 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80038fe:	e02c      	b.n	800395a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003900:	683b      	ldr	r3, [r7, #0]
 8003902:	68db      	ldr	r3, [r3, #12]
 8003904:	623b      	str	r3, [r7, #32]
          break;
 8003906:	e029      	b.n	800395c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003908:	683b      	ldr	r3, [r7, #0]
 800390a:	68db      	ldr	r3, [r3, #12]
 800390c:	3304      	adds	r3, #4
 800390e:	623b      	str	r3, [r7, #32]
          break;
 8003910:	e024      	b.n	800395c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003912:	683b      	ldr	r3, [r7, #0]
 8003914:	68db      	ldr	r3, [r3, #12]
 8003916:	3308      	adds	r3, #8
 8003918:	623b      	str	r3, [r7, #32]
          break;
 800391a:	e01f      	b.n	800395c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800391c:	683b      	ldr	r3, [r7, #0]
 800391e:	68db      	ldr	r3, [r3, #12]
 8003920:	330c      	adds	r3, #12
 8003922:	623b      	str	r3, [r7, #32]
          break;
 8003924:	e01a      	b.n	800395c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003926:	683b      	ldr	r3, [r7, #0]
 8003928:	689b      	ldr	r3, [r3, #8]
 800392a:	2b00      	cmp	r3, #0
 800392c:	d102      	bne.n	8003934 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800392e:	2304      	movs	r3, #4
 8003930:	623b      	str	r3, [r7, #32]
          break;
 8003932:	e013      	b.n	800395c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003934:	683b      	ldr	r3, [r7, #0]
 8003936:	689b      	ldr	r3, [r3, #8]
 8003938:	2b01      	cmp	r3, #1
 800393a:	d105      	bne.n	8003948 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800393c:	2308      	movs	r3, #8
 800393e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	69fa      	ldr	r2, [r7, #28]
 8003944:	611a      	str	r2, [r3, #16]
          break;
 8003946:	e009      	b.n	800395c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003948:	2308      	movs	r3, #8
 800394a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	69fa      	ldr	r2, [r7, #28]
 8003950:	615a      	str	r2, [r3, #20]
          break;
 8003952:	e003      	b.n	800395c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003954:	2300      	movs	r3, #0
 8003956:	623b      	str	r3, [r7, #32]
          break;
 8003958:	e000      	b.n	800395c <HAL_GPIO_Init+0x130>
          break;
 800395a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800395c:	69bb      	ldr	r3, [r7, #24]
 800395e:	2bff      	cmp	r3, #255	@ 0xff
 8003960:	d801      	bhi.n	8003966 <HAL_GPIO_Init+0x13a>
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	e001      	b.n	800396a <HAL_GPIO_Init+0x13e>
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	3304      	adds	r3, #4
 800396a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800396c:	69bb      	ldr	r3, [r7, #24]
 800396e:	2bff      	cmp	r3, #255	@ 0xff
 8003970:	d802      	bhi.n	8003978 <HAL_GPIO_Init+0x14c>
 8003972:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003974:	009b      	lsls	r3, r3, #2
 8003976:	e002      	b.n	800397e <HAL_GPIO_Init+0x152>
 8003978:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800397a:	3b08      	subs	r3, #8
 800397c:	009b      	lsls	r3, r3, #2
 800397e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003980:	697b      	ldr	r3, [r7, #20]
 8003982:	681a      	ldr	r2, [r3, #0]
 8003984:	210f      	movs	r1, #15
 8003986:	693b      	ldr	r3, [r7, #16]
 8003988:	fa01 f303 	lsl.w	r3, r1, r3
 800398c:	43db      	mvns	r3, r3
 800398e:	401a      	ands	r2, r3
 8003990:	6a39      	ldr	r1, [r7, #32]
 8003992:	693b      	ldr	r3, [r7, #16]
 8003994:	fa01 f303 	lsl.w	r3, r1, r3
 8003998:	431a      	orrs	r2, r3
 800399a:	697b      	ldr	r3, [r7, #20]
 800399c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800399e:	683b      	ldr	r3, [r7, #0]
 80039a0:	685b      	ldr	r3, [r3, #4]
 80039a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	f000 80b1 	beq.w	8003b0e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80039ac:	4b4d      	ldr	r3, [pc, #308]	@ (8003ae4 <HAL_GPIO_Init+0x2b8>)
 80039ae:	699b      	ldr	r3, [r3, #24]
 80039b0:	4a4c      	ldr	r2, [pc, #304]	@ (8003ae4 <HAL_GPIO_Init+0x2b8>)
 80039b2:	f043 0301 	orr.w	r3, r3, #1
 80039b6:	6193      	str	r3, [r2, #24]
 80039b8:	4b4a      	ldr	r3, [pc, #296]	@ (8003ae4 <HAL_GPIO_Init+0x2b8>)
 80039ba:	699b      	ldr	r3, [r3, #24]
 80039bc:	f003 0301 	and.w	r3, r3, #1
 80039c0:	60bb      	str	r3, [r7, #8]
 80039c2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80039c4:	4a48      	ldr	r2, [pc, #288]	@ (8003ae8 <HAL_GPIO_Init+0x2bc>)
 80039c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039c8:	089b      	lsrs	r3, r3, #2
 80039ca:	3302      	adds	r3, #2
 80039cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80039d0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80039d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039d4:	f003 0303 	and.w	r3, r3, #3
 80039d8:	009b      	lsls	r3, r3, #2
 80039da:	220f      	movs	r2, #15
 80039dc:	fa02 f303 	lsl.w	r3, r2, r3
 80039e0:	43db      	mvns	r3, r3
 80039e2:	68fa      	ldr	r2, [r7, #12]
 80039e4:	4013      	ands	r3, r2
 80039e6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	4a40      	ldr	r2, [pc, #256]	@ (8003aec <HAL_GPIO_Init+0x2c0>)
 80039ec:	4293      	cmp	r3, r2
 80039ee:	d013      	beq.n	8003a18 <HAL_GPIO_Init+0x1ec>
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	4a3f      	ldr	r2, [pc, #252]	@ (8003af0 <HAL_GPIO_Init+0x2c4>)
 80039f4:	4293      	cmp	r3, r2
 80039f6:	d00d      	beq.n	8003a14 <HAL_GPIO_Init+0x1e8>
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	4a3e      	ldr	r2, [pc, #248]	@ (8003af4 <HAL_GPIO_Init+0x2c8>)
 80039fc:	4293      	cmp	r3, r2
 80039fe:	d007      	beq.n	8003a10 <HAL_GPIO_Init+0x1e4>
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	4a3d      	ldr	r2, [pc, #244]	@ (8003af8 <HAL_GPIO_Init+0x2cc>)
 8003a04:	4293      	cmp	r3, r2
 8003a06:	d101      	bne.n	8003a0c <HAL_GPIO_Init+0x1e0>
 8003a08:	2303      	movs	r3, #3
 8003a0a:	e006      	b.n	8003a1a <HAL_GPIO_Init+0x1ee>
 8003a0c:	2304      	movs	r3, #4
 8003a0e:	e004      	b.n	8003a1a <HAL_GPIO_Init+0x1ee>
 8003a10:	2302      	movs	r3, #2
 8003a12:	e002      	b.n	8003a1a <HAL_GPIO_Init+0x1ee>
 8003a14:	2301      	movs	r3, #1
 8003a16:	e000      	b.n	8003a1a <HAL_GPIO_Init+0x1ee>
 8003a18:	2300      	movs	r3, #0
 8003a1a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a1c:	f002 0203 	and.w	r2, r2, #3
 8003a20:	0092      	lsls	r2, r2, #2
 8003a22:	4093      	lsls	r3, r2
 8003a24:	68fa      	ldr	r2, [r7, #12]
 8003a26:	4313      	orrs	r3, r2
 8003a28:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003a2a:	492f      	ldr	r1, [pc, #188]	@ (8003ae8 <HAL_GPIO_Init+0x2bc>)
 8003a2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a2e:	089b      	lsrs	r3, r3, #2
 8003a30:	3302      	adds	r3, #2
 8003a32:	68fa      	ldr	r2, [r7, #12]
 8003a34:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003a38:	683b      	ldr	r3, [r7, #0]
 8003a3a:	685b      	ldr	r3, [r3, #4]
 8003a3c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d006      	beq.n	8003a52 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003a44:	4b2d      	ldr	r3, [pc, #180]	@ (8003afc <HAL_GPIO_Init+0x2d0>)
 8003a46:	681a      	ldr	r2, [r3, #0]
 8003a48:	492c      	ldr	r1, [pc, #176]	@ (8003afc <HAL_GPIO_Init+0x2d0>)
 8003a4a:	69bb      	ldr	r3, [r7, #24]
 8003a4c:	4313      	orrs	r3, r2
 8003a4e:	600b      	str	r3, [r1, #0]
 8003a50:	e006      	b.n	8003a60 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003a52:	4b2a      	ldr	r3, [pc, #168]	@ (8003afc <HAL_GPIO_Init+0x2d0>)
 8003a54:	681a      	ldr	r2, [r3, #0]
 8003a56:	69bb      	ldr	r3, [r7, #24]
 8003a58:	43db      	mvns	r3, r3
 8003a5a:	4928      	ldr	r1, [pc, #160]	@ (8003afc <HAL_GPIO_Init+0x2d0>)
 8003a5c:	4013      	ands	r3, r2
 8003a5e:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003a60:	683b      	ldr	r3, [r7, #0]
 8003a62:	685b      	ldr	r3, [r3, #4]
 8003a64:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d006      	beq.n	8003a7a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003a6c:	4b23      	ldr	r3, [pc, #140]	@ (8003afc <HAL_GPIO_Init+0x2d0>)
 8003a6e:	685a      	ldr	r2, [r3, #4]
 8003a70:	4922      	ldr	r1, [pc, #136]	@ (8003afc <HAL_GPIO_Init+0x2d0>)
 8003a72:	69bb      	ldr	r3, [r7, #24]
 8003a74:	4313      	orrs	r3, r2
 8003a76:	604b      	str	r3, [r1, #4]
 8003a78:	e006      	b.n	8003a88 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003a7a:	4b20      	ldr	r3, [pc, #128]	@ (8003afc <HAL_GPIO_Init+0x2d0>)
 8003a7c:	685a      	ldr	r2, [r3, #4]
 8003a7e:	69bb      	ldr	r3, [r7, #24]
 8003a80:	43db      	mvns	r3, r3
 8003a82:	491e      	ldr	r1, [pc, #120]	@ (8003afc <HAL_GPIO_Init+0x2d0>)
 8003a84:	4013      	ands	r3, r2
 8003a86:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003a88:	683b      	ldr	r3, [r7, #0]
 8003a8a:	685b      	ldr	r3, [r3, #4]
 8003a8c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d006      	beq.n	8003aa2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003a94:	4b19      	ldr	r3, [pc, #100]	@ (8003afc <HAL_GPIO_Init+0x2d0>)
 8003a96:	689a      	ldr	r2, [r3, #8]
 8003a98:	4918      	ldr	r1, [pc, #96]	@ (8003afc <HAL_GPIO_Init+0x2d0>)
 8003a9a:	69bb      	ldr	r3, [r7, #24]
 8003a9c:	4313      	orrs	r3, r2
 8003a9e:	608b      	str	r3, [r1, #8]
 8003aa0:	e006      	b.n	8003ab0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003aa2:	4b16      	ldr	r3, [pc, #88]	@ (8003afc <HAL_GPIO_Init+0x2d0>)
 8003aa4:	689a      	ldr	r2, [r3, #8]
 8003aa6:	69bb      	ldr	r3, [r7, #24]
 8003aa8:	43db      	mvns	r3, r3
 8003aaa:	4914      	ldr	r1, [pc, #80]	@ (8003afc <HAL_GPIO_Init+0x2d0>)
 8003aac:	4013      	ands	r3, r2
 8003aae:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003ab0:	683b      	ldr	r3, [r7, #0]
 8003ab2:	685b      	ldr	r3, [r3, #4]
 8003ab4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d021      	beq.n	8003b00 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003abc:	4b0f      	ldr	r3, [pc, #60]	@ (8003afc <HAL_GPIO_Init+0x2d0>)
 8003abe:	68da      	ldr	r2, [r3, #12]
 8003ac0:	490e      	ldr	r1, [pc, #56]	@ (8003afc <HAL_GPIO_Init+0x2d0>)
 8003ac2:	69bb      	ldr	r3, [r7, #24]
 8003ac4:	4313      	orrs	r3, r2
 8003ac6:	60cb      	str	r3, [r1, #12]
 8003ac8:	e021      	b.n	8003b0e <HAL_GPIO_Init+0x2e2>
 8003aca:	bf00      	nop
 8003acc:	10320000 	.word	0x10320000
 8003ad0:	10310000 	.word	0x10310000
 8003ad4:	10220000 	.word	0x10220000
 8003ad8:	10210000 	.word	0x10210000
 8003adc:	10120000 	.word	0x10120000
 8003ae0:	10110000 	.word	0x10110000
 8003ae4:	40021000 	.word	0x40021000
 8003ae8:	40010000 	.word	0x40010000
 8003aec:	40010800 	.word	0x40010800
 8003af0:	40010c00 	.word	0x40010c00
 8003af4:	40011000 	.word	0x40011000
 8003af8:	40011400 	.word	0x40011400
 8003afc:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003b00:	4b0b      	ldr	r3, [pc, #44]	@ (8003b30 <HAL_GPIO_Init+0x304>)
 8003b02:	68da      	ldr	r2, [r3, #12]
 8003b04:	69bb      	ldr	r3, [r7, #24]
 8003b06:	43db      	mvns	r3, r3
 8003b08:	4909      	ldr	r1, [pc, #36]	@ (8003b30 <HAL_GPIO_Init+0x304>)
 8003b0a:	4013      	ands	r3, r2
 8003b0c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8003b0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b10:	3301      	adds	r3, #1
 8003b12:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003b14:	683b      	ldr	r3, [r7, #0]
 8003b16:	681a      	ldr	r2, [r3, #0]
 8003b18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b1a:	fa22 f303 	lsr.w	r3, r2, r3
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	f47f ae8e 	bne.w	8003840 <HAL_GPIO_Init+0x14>
  }
}
 8003b24:	bf00      	nop
 8003b26:	bf00      	nop
 8003b28:	372c      	adds	r7, #44	@ 0x2c
 8003b2a:	46bd      	mov	sp, r7
 8003b2c:	bc80      	pop	{r7}
 8003b2e:	4770      	bx	lr
 8003b30:	40010400 	.word	0x40010400

08003b34 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003b34:	b480      	push	{r7}
 8003b36:	b083      	sub	sp, #12
 8003b38:	af00      	add	r7, sp, #0
 8003b3a:	6078      	str	r0, [r7, #4]
 8003b3c:	460b      	mov	r3, r1
 8003b3e:	807b      	strh	r3, [r7, #2]
 8003b40:	4613      	mov	r3, r2
 8003b42:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003b44:	787b      	ldrb	r3, [r7, #1]
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d003      	beq.n	8003b52 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003b4a:	887a      	ldrh	r2, [r7, #2]
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003b50:	e003      	b.n	8003b5a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003b52:	887b      	ldrh	r3, [r7, #2]
 8003b54:	041a      	lsls	r2, r3, #16
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	611a      	str	r2, [r3, #16]
}
 8003b5a:	bf00      	nop
 8003b5c:	370c      	adds	r7, #12
 8003b5e:	46bd      	mov	sp, r7
 8003b60:	bc80      	pop	{r7}
 8003b62:	4770      	bx	lr

08003b64 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003b64:	b580      	push	{r7, lr}
 8003b66:	b086      	sub	sp, #24
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d101      	bne.n	8003b76 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003b72:	2301      	movs	r3, #1
 8003b74:	e272      	b.n	800405c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f003 0301 	and.w	r3, r3, #1
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	f000 8087 	beq.w	8003c92 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003b84:	4b92      	ldr	r3, [pc, #584]	@ (8003dd0 <HAL_RCC_OscConfig+0x26c>)
 8003b86:	685b      	ldr	r3, [r3, #4]
 8003b88:	f003 030c 	and.w	r3, r3, #12
 8003b8c:	2b04      	cmp	r3, #4
 8003b8e:	d00c      	beq.n	8003baa <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003b90:	4b8f      	ldr	r3, [pc, #572]	@ (8003dd0 <HAL_RCC_OscConfig+0x26c>)
 8003b92:	685b      	ldr	r3, [r3, #4]
 8003b94:	f003 030c 	and.w	r3, r3, #12
 8003b98:	2b08      	cmp	r3, #8
 8003b9a:	d112      	bne.n	8003bc2 <HAL_RCC_OscConfig+0x5e>
 8003b9c:	4b8c      	ldr	r3, [pc, #560]	@ (8003dd0 <HAL_RCC_OscConfig+0x26c>)
 8003b9e:	685b      	ldr	r3, [r3, #4]
 8003ba0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003ba4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003ba8:	d10b      	bne.n	8003bc2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003baa:	4b89      	ldr	r3, [pc, #548]	@ (8003dd0 <HAL_RCC_OscConfig+0x26c>)
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d06c      	beq.n	8003c90 <HAL_RCC_OscConfig+0x12c>
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	685b      	ldr	r3, [r3, #4]
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d168      	bne.n	8003c90 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003bbe:	2301      	movs	r3, #1
 8003bc0:	e24c      	b.n	800405c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	685b      	ldr	r3, [r3, #4]
 8003bc6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003bca:	d106      	bne.n	8003bda <HAL_RCC_OscConfig+0x76>
 8003bcc:	4b80      	ldr	r3, [pc, #512]	@ (8003dd0 <HAL_RCC_OscConfig+0x26c>)
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	4a7f      	ldr	r2, [pc, #508]	@ (8003dd0 <HAL_RCC_OscConfig+0x26c>)
 8003bd2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003bd6:	6013      	str	r3, [r2, #0]
 8003bd8:	e02e      	b.n	8003c38 <HAL_RCC_OscConfig+0xd4>
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	685b      	ldr	r3, [r3, #4]
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d10c      	bne.n	8003bfc <HAL_RCC_OscConfig+0x98>
 8003be2:	4b7b      	ldr	r3, [pc, #492]	@ (8003dd0 <HAL_RCC_OscConfig+0x26c>)
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	4a7a      	ldr	r2, [pc, #488]	@ (8003dd0 <HAL_RCC_OscConfig+0x26c>)
 8003be8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003bec:	6013      	str	r3, [r2, #0]
 8003bee:	4b78      	ldr	r3, [pc, #480]	@ (8003dd0 <HAL_RCC_OscConfig+0x26c>)
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	4a77      	ldr	r2, [pc, #476]	@ (8003dd0 <HAL_RCC_OscConfig+0x26c>)
 8003bf4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003bf8:	6013      	str	r3, [r2, #0]
 8003bfa:	e01d      	b.n	8003c38 <HAL_RCC_OscConfig+0xd4>
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	685b      	ldr	r3, [r3, #4]
 8003c00:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003c04:	d10c      	bne.n	8003c20 <HAL_RCC_OscConfig+0xbc>
 8003c06:	4b72      	ldr	r3, [pc, #456]	@ (8003dd0 <HAL_RCC_OscConfig+0x26c>)
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	4a71      	ldr	r2, [pc, #452]	@ (8003dd0 <HAL_RCC_OscConfig+0x26c>)
 8003c0c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003c10:	6013      	str	r3, [r2, #0]
 8003c12:	4b6f      	ldr	r3, [pc, #444]	@ (8003dd0 <HAL_RCC_OscConfig+0x26c>)
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	4a6e      	ldr	r2, [pc, #440]	@ (8003dd0 <HAL_RCC_OscConfig+0x26c>)
 8003c18:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c1c:	6013      	str	r3, [r2, #0]
 8003c1e:	e00b      	b.n	8003c38 <HAL_RCC_OscConfig+0xd4>
 8003c20:	4b6b      	ldr	r3, [pc, #428]	@ (8003dd0 <HAL_RCC_OscConfig+0x26c>)
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	4a6a      	ldr	r2, [pc, #424]	@ (8003dd0 <HAL_RCC_OscConfig+0x26c>)
 8003c26:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003c2a:	6013      	str	r3, [r2, #0]
 8003c2c:	4b68      	ldr	r3, [pc, #416]	@ (8003dd0 <HAL_RCC_OscConfig+0x26c>)
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	4a67      	ldr	r2, [pc, #412]	@ (8003dd0 <HAL_RCC_OscConfig+0x26c>)
 8003c32:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003c36:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	685b      	ldr	r3, [r3, #4]
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d013      	beq.n	8003c68 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c40:	f7ff fc36 	bl	80034b0 <HAL_GetTick>
 8003c44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c46:	e008      	b.n	8003c5a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c48:	f7ff fc32 	bl	80034b0 <HAL_GetTick>
 8003c4c:	4602      	mov	r2, r0
 8003c4e:	693b      	ldr	r3, [r7, #16]
 8003c50:	1ad3      	subs	r3, r2, r3
 8003c52:	2b64      	cmp	r3, #100	@ 0x64
 8003c54:	d901      	bls.n	8003c5a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003c56:	2303      	movs	r3, #3
 8003c58:	e200      	b.n	800405c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c5a:	4b5d      	ldr	r3, [pc, #372]	@ (8003dd0 <HAL_RCC_OscConfig+0x26c>)
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d0f0      	beq.n	8003c48 <HAL_RCC_OscConfig+0xe4>
 8003c66:	e014      	b.n	8003c92 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c68:	f7ff fc22 	bl	80034b0 <HAL_GetTick>
 8003c6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c6e:	e008      	b.n	8003c82 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c70:	f7ff fc1e 	bl	80034b0 <HAL_GetTick>
 8003c74:	4602      	mov	r2, r0
 8003c76:	693b      	ldr	r3, [r7, #16]
 8003c78:	1ad3      	subs	r3, r2, r3
 8003c7a:	2b64      	cmp	r3, #100	@ 0x64
 8003c7c:	d901      	bls.n	8003c82 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003c7e:	2303      	movs	r3, #3
 8003c80:	e1ec      	b.n	800405c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c82:	4b53      	ldr	r3, [pc, #332]	@ (8003dd0 <HAL_RCC_OscConfig+0x26c>)
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d1f0      	bne.n	8003c70 <HAL_RCC_OscConfig+0x10c>
 8003c8e:	e000      	b.n	8003c92 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c90:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f003 0302 	and.w	r3, r3, #2
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d063      	beq.n	8003d66 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003c9e:	4b4c      	ldr	r3, [pc, #304]	@ (8003dd0 <HAL_RCC_OscConfig+0x26c>)
 8003ca0:	685b      	ldr	r3, [r3, #4]
 8003ca2:	f003 030c 	and.w	r3, r3, #12
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d00b      	beq.n	8003cc2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003caa:	4b49      	ldr	r3, [pc, #292]	@ (8003dd0 <HAL_RCC_OscConfig+0x26c>)
 8003cac:	685b      	ldr	r3, [r3, #4]
 8003cae:	f003 030c 	and.w	r3, r3, #12
 8003cb2:	2b08      	cmp	r3, #8
 8003cb4:	d11c      	bne.n	8003cf0 <HAL_RCC_OscConfig+0x18c>
 8003cb6:	4b46      	ldr	r3, [pc, #280]	@ (8003dd0 <HAL_RCC_OscConfig+0x26c>)
 8003cb8:	685b      	ldr	r3, [r3, #4]
 8003cba:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d116      	bne.n	8003cf0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003cc2:	4b43      	ldr	r3, [pc, #268]	@ (8003dd0 <HAL_RCC_OscConfig+0x26c>)
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f003 0302 	and.w	r3, r3, #2
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d005      	beq.n	8003cda <HAL_RCC_OscConfig+0x176>
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	691b      	ldr	r3, [r3, #16]
 8003cd2:	2b01      	cmp	r3, #1
 8003cd4:	d001      	beq.n	8003cda <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003cd6:	2301      	movs	r3, #1
 8003cd8:	e1c0      	b.n	800405c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003cda:	4b3d      	ldr	r3, [pc, #244]	@ (8003dd0 <HAL_RCC_OscConfig+0x26c>)
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	695b      	ldr	r3, [r3, #20]
 8003ce6:	00db      	lsls	r3, r3, #3
 8003ce8:	4939      	ldr	r1, [pc, #228]	@ (8003dd0 <HAL_RCC_OscConfig+0x26c>)
 8003cea:	4313      	orrs	r3, r2
 8003cec:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003cee:	e03a      	b.n	8003d66 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	691b      	ldr	r3, [r3, #16]
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d020      	beq.n	8003d3a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003cf8:	4b36      	ldr	r3, [pc, #216]	@ (8003dd4 <HAL_RCC_OscConfig+0x270>)
 8003cfa:	2201      	movs	r2, #1
 8003cfc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cfe:	f7ff fbd7 	bl	80034b0 <HAL_GetTick>
 8003d02:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d04:	e008      	b.n	8003d18 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d06:	f7ff fbd3 	bl	80034b0 <HAL_GetTick>
 8003d0a:	4602      	mov	r2, r0
 8003d0c:	693b      	ldr	r3, [r7, #16]
 8003d0e:	1ad3      	subs	r3, r2, r3
 8003d10:	2b02      	cmp	r3, #2
 8003d12:	d901      	bls.n	8003d18 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003d14:	2303      	movs	r3, #3
 8003d16:	e1a1      	b.n	800405c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d18:	4b2d      	ldr	r3, [pc, #180]	@ (8003dd0 <HAL_RCC_OscConfig+0x26c>)
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	f003 0302 	and.w	r3, r3, #2
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d0f0      	beq.n	8003d06 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d24:	4b2a      	ldr	r3, [pc, #168]	@ (8003dd0 <HAL_RCC_OscConfig+0x26c>)
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	695b      	ldr	r3, [r3, #20]
 8003d30:	00db      	lsls	r3, r3, #3
 8003d32:	4927      	ldr	r1, [pc, #156]	@ (8003dd0 <HAL_RCC_OscConfig+0x26c>)
 8003d34:	4313      	orrs	r3, r2
 8003d36:	600b      	str	r3, [r1, #0]
 8003d38:	e015      	b.n	8003d66 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003d3a:	4b26      	ldr	r3, [pc, #152]	@ (8003dd4 <HAL_RCC_OscConfig+0x270>)
 8003d3c:	2200      	movs	r2, #0
 8003d3e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d40:	f7ff fbb6 	bl	80034b0 <HAL_GetTick>
 8003d44:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d46:	e008      	b.n	8003d5a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d48:	f7ff fbb2 	bl	80034b0 <HAL_GetTick>
 8003d4c:	4602      	mov	r2, r0
 8003d4e:	693b      	ldr	r3, [r7, #16]
 8003d50:	1ad3      	subs	r3, r2, r3
 8003d52:	2b02      	cmp	r3, #2
 8003d54:	d901      	bls.n	8003d5a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003d56:	2303      	movs	r3, #3
 8003d58:	e180      	b.n	800405c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d5a:	4b1d      	ldr	r3, [pc, #116]	@ (8003dd0 <HAL_RCC_OscConfig+0x26c>)
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	f003 0302 	and.w	r3, r3, #2
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d1f0      	bne.n	8003d48 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	f003 0308 	and.w	r3, r3, #8
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d03a      	beq.n	8003de8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	699b      	ldr	r3, [r3, #24]
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d019      	beq.n	8003dae <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003d7a:	4b17      	ldr	r3, [pc, #92]	@ (8003dd8 <HAL_RCC_OscConfig+0x274>)
 8003d7c:	2201      	movs	r2, #1
 8003d7e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d80:	f7ff fb96 	bl	80034b0 <HAL_GetTick>
 8003d84:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d86:	e008      	b.n	8003d9a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d88:	f7ff fb92 	bl	80034b0 <HAL_GetTick>
 8003d8c:	4602      	mov	r2, r0
 8003d8e:	693b      	ldr	r3, [r7, #16]
 8003d90:	1ad3      	subs	r3, r2, r3
 8003d92:	2b02      	cmp	r3, #2
 8003d94:	d901      	bls.n	8003d9a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003d96:	2303      	movs	r3, #3
 8003d98:	e160      	b.n	800405c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d9a:	4b0d      	ldr	r3, [pc, #52]	@ (8003dd0 <HAL_RCC_OscConfig+0x26c>)
 8003d9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d9e:	f003 0302 	and.w	r3, r3, #2
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d0f0      	beq.n	8003d88 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003da6:	2001      	movs	r0, #1
 8003da8:	f000 fad8 	bl	800435c <RCC_Delay>
 8003dac:	e01c      	b.n	8003de8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003dae:	4b0a      	ldr	r3, [pc, #40]	@ (8003dd8 <HAL_RCC_OscConfig+0x274>)
 8003db0:	2200      	movs	r2, #0
 8003db2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003db4:	f7ff fb7c 	bl	80034b0 <HAL_GetTick>
 8003db8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003dba:	e00f      	b.n	8003ddc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003dbc:	f7ff fb78 	bl	80034b0 <HAL_GetTick>
 8003dc0:	4602      	mov	r2, r0
 8003dc2:	693b      	ldr	r3, [r7, #16]
 8003dc4:	1ad3      	subs	r3, r2, r3
 8003dc6:	2b02      	cmp	r3, #2
 8003dc8:	d908      	bls.n	8003ddc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003dca:	2303      	movs	r3, #3
 8003dcc:	e146      	b.n	800405c <HAL_RCC_OscConfig+0x4f8>
 8003dce:	bf00      	nop
 8003dd0:	40021000 	.word	0x40021000
 8003dd4:	42420000 	.word	0x42420000
 8003dd8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ddc:	4b92      	ldr	r3, [pc, #584]	@ (8004028 <HAL_RCC_OscConfig+0x4c4>)
 8003dde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003de0:	f003 0302 	and.w	r3, r3, #2
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d1e9      	bne.n	8003dbc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	f003 0304 	and.w	r3, r3, #4
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	f000 80a6 	beq.w	8003f42 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003df6:	2300      	movs	r3, #0
 8003df8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003dfa:	4b8b      	ldr	r3, [pc, #556]	@ (8004028 <HAL_RCC_OscConfig+0x4c4>)
 8003dfc:	69db      	ldr	r3, [r3, #28]
 8003dfe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d10d      	bne.n	8003e22 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e06:	4b88      	ldr	r3, [pc, #544]	@ (8004028 <HAL_RCC_OscConfig+0x4c4>)
 8003e08:	69db      	ldr	r3, [r3, #28]
 8003e0a:	4a87      	ldr	r2, [pc, #540]	@ (8004028 <HAL_RCC_OscConfig+0x4c4>)
 8003e0c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003e10:	61d3      	str	r3, [r2, #28]
 8003e12:	4b85      	ldr	r3, [pc, #532]	@ (8004028 <HAL_RCC_OscConfig+0x4c4>)
 8003e14:	69db      	ldr	r3, [r3, #28]
 8003e16:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e1a:	60bb      	str	r3, [r7, #8]
 8003e1c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003e1e:	2301      	movs	r3, #1
 8003e20:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e22:	4b82      	ldr	r3, [pc, #520]	@ (800402c <HAL_RCC_OscConfig+0x4c8>)
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d118      	bne.n	8003e60 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003e2e:	4b7f      	ldr	r3, [pc, #508]	@ (800402c <HAL_RCC_OscConfig+0x4c8>)
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	4a7e      	ldr	r2, [pc, #504]	@ (800402c <HAL_RCC_OscConfig+0x4c8>)
 8003e34:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e38:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003e3a:	f7ff fb39 	bl	80034b0 <HAL_GetTick>
 8003e3e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e40:	e008      	b.n	8003e54 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e42:	f7ff fb35 	bl	80034b0 <HAL_GetTick>
 8003e46:	4602      	mov	r2, r0
 8003e48:	693b      	ldr	r3, [r7, #16]
 8003e4a:	1ad3      	subs	r3, r2, r3
 8003e4c:	2b64      	cmp	r3, #100	@ 0x64
 8003e4e:	d901      	bls.n	8003e54 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003e50:	2303      	movs	r3, #3
 8003e52:	e103      	b.n	800405c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e54:	4b75      	ldr	r3, [pc, #468]	@ (800402c <HAL_RCC_OscConfig+0x4c8>)
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d0f0      	beq.n	8003e42 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	68db      	ldr	r3, [r3, #12]
 8003e64:	2b01      	cmp	r3, #1
 8003e66:	d106      	bne.n	8003e76 <HAL_RCC_OscConfig+0x312>
 8003e68:	4b6f      	ldr	r3, [pc, #444]	@ (8004028 <HAL_RCC_OscConfig+0x4c4>)
 8003e6a:	6a1b      	ldr	r3, [r3, #32]
 8003e6c:	4a6e      	ldr	r2, [pc, #440]	@ (8004028 <HAL_RCC_OscConfig+0x4c4>)
 8003e6e:	f043 0301 	orr.w	r3, r3, #1
 8003e72:	6213      	str	r3, [r2, #32]
 8003e74:	e02d      	b.n	8003ed2 <HAL_RCC_OscConfig+0x36e>
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	68db      	ldr	r3, [r3, #12]
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d10c      	bne.n	8003e98 <HAL_RCC_OscConfig+0x334>
 8003e7e:	4b6a      	ldr	r3, [pc, #424]	@ (8004028 <HAL_RCC_OscConfig+0x4c4>)
 8003e80:	6a1b      	ldr	r3, [r3, #32]
 8003e82:	4a69      	ldr	r2, [pc, #420]	@ (8004028 <HAL_RCC_OscConfig+0x4c4>)
 8003e84:	f023 0301 	bic.w	r3, r3, #1
 8003e88:	6213      	str	r3, [r2, #32]
 8003e8a:	4b67      	ldr	r3, [pc, #412]	@ (8004028 <HAL_RCC_OscConfig+0x4c4>)
 8003e8c:	6a1b      	ldr	r3, [r3, #32]
 8003e8e:	4a66      	ldr	r2, [pc, #408]	@ (8004028 <HAL_RCC_OscConfig+0x4c4>)
 8003e90:	f023 0304 	bic.w	r3, r3, #4
 8003e94:	6213      	str	r3, [r2, #32]
 8003e96:	e01c      	b.n	8003ed2 <HAL_RCC_OscConfig+0x36e>
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	68db      	ldr	r3, [r3, #12]
 8003e9c:	2b05      	cmp	r3, #5
 8003e9e:	d10c      	bne.n	8003eba <HAL_RCC_OscConfig+0x356>
 8003ea0:	4b61      	ldr	r3, [pc, #388]	@ (8004028 <HAL_RCC_OscConfig+0x4c4>)
 8003ea2:	6a1b      	ldr	r3, [r3, #32]
 8003ea4:	4a60      	ldr	r2, [pc, #384]	@ (8004028 <HAL_RCC_OscConfig+0x4c4>)
 8003ea6:	f043 0304 	orr.w	r3, r3, #4
 8003eaa:	6213      	str	r3, [r2, #32]
 8003eac:	4b5e      	ldr	r3, [pc, #376]	@ (8004028 <HAL_RCC_OscConfig+0x4c4>)
 8003eae:	6a1b      	ldr	r3, [r3, #32]
 8003eb0:	4a5d      	ldr	r2, [pc, #372]	@ (8004028 <HAL_RCC_OscConfig+0x4c4>)
 8003eb2:	f043 0301 	orr.w	r3, r3, #1
 8003eb6:	6213      	str	r3, [r2, #32]
 8003eb8:	e00b      	b.n	8003ed2 <HAL_RCC_OscConfig+0x36e>
 8003eba:	4b5b      	ldr	r3, [pc, #364]	@ (8004028 <HAL_RCC_OscConfig+0x4c4>)
 8003ebc:	6a1b      	ldr	r3, [r3, #32]
 8003ebe:	4a5a      	ldr	r2, [pc, #360]	@ (8004028 <HAL_RCC_OscConfig+0x4c4>)
 8003ec0:	f023 0301 	bic.w	r3, r3, #1
 8003ec4:	6213      	str	r3, [r2, #32]
 8003ec6:	4b58      	ldr	r3, [pc, #352]	@ (8004028 <HAL_RCC_OscConfig+0x4c4>)
 8003ec8:	6a1b      	ldr	r3, [r3, #32]
 8003eca:	4a57      	ldr	r2, [pc, #348]	@ (8004028 <HAL_RCC_OscConfig+0x4c4>)
 8003ecc:	f023 0304 	bic.w	r3, r3, #4
 8003ed0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	68db      	ldr	r3, [r3, #12]
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d015      	beq.n	8003f06 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003eda:	f7ff fae9 	bl	80034b0 <HAL_GetTick>
 8003ede:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ee0:	e00a      	b.n	8003ef8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ee2:	f7ff fae5 	bl	80034b0 <HAL_GetTick>
 8003ee6:	4602      	mov	r2, r0
 8003ee8:	693b      	ldr	r3, [r7, #16]
 8003eea:	1ad3      	subs	r3, r2, r3
 8003eec:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ef0:	4293      	cmp	r3, r2
 8003ef2:	d901      	bls.n	8003ef8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003ef4:	2303      	movs	r3, #3
 8003ef6:	e0b1      	b.n	800405c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ef8:	4b4b      	ldr	r3, [pc, #300]	@ (8004028 <HAL_RCC_OscConfig+0x4c4>)
 8003efa:	6a1b      	ldr	r3, [r3, #32]
 8003efc:	f003 0302 	and.w	r3, r3, #2
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d0ee      	beq.n	8003ee2 <HAL_RCC_OscConfig+0x37e>
 8003f04:	e014      	b.n	8003f30 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f06:	f7ff fad3 	bl	80034b0 <HAL_GetTick>
 8003f0a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f0c:	e00a      	b.n	8003f24 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f0e:	f7ff facf 	bl	80034b0 <HAL_GetTick>
 8003f12:	4602      	mov	r2, r0
 8003f14:	693b      	ldr	r3, [r7, #16]
 8003f16:	1ad3      	subs	r3, r2, r3
 8003f18:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f1c:	4293      	cmp	r3, r2
 8003f1e:	d901      	bls.n	8003f24 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003f20:	2303      	movs	r3, #3
 8003f22:	e09b      	b.n	800405c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f24:	4b40      	ldr	r3, [pc, #256]	@ (8004028 <HAL_RCC_OscConfig+0x4c4>)
 8003f26:	6a1b      	ldr	r3, [r3, #32]
 8003f28:	f003 0302 	and.w	r3, r3, #2
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d1ee      	bne.n	8003f0e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003f30:	7dfb      	ldrb	r3, [r7, #23]
 8003f32:	2b01      	cmp	r3, #1
 8003f34:	d105      	bne.n	8003f42 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f36:	4b3c      	ldr	r3, [pc, #240]	@ (8004028 <HAL_RCC_OscConfig+0x4c4>)
 8003f38:	69db      	ldr	r3, [r3, #28]
 8003f3a:	4a3b      	ldr	r2, [pc, #236]	@ (8004028 <HAL_RCC_OscConfig+0x4c4>)
 8003f3c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003f40:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	69db      	ldr	r3, [r3, #28]
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	f000 8087 	beq.w	800405a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003f4c:	4b36      	ldr	r3, [pc, #216]	@ (8004028 <HAL_RCC_OscConfig+0x4c4>)
 8003f4e:	685b      	ldr	r3, [r3, #4]
 8003f50:	f003 030c 	and.w	r3, r3, #12
 8003f54:	2b08      	cmp	r3, #8
 8003f56:	d061      	beq.n	800401c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	69db      	ldr	r3, [r3, #28]
 8003f5c:	2b02      	cmp	r3, #2
 8003f5e:	d146      	bne.n	8003fee <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f60:	4b33      	ldr	r3, [pc, #204]	@ (8004030 <HAL_RCC_OscConfig+0x4cc>)
 8003f62:	2200      	movs	r2, #0
 8003f64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f66:	f7ff faa3 	bl	80034b0 <HAL_GetTick>
 8003f6a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f6c:	e008      	b.n	8003f80 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f6e:	f7ff fa9f 	bl	80034b0 <HAL_GetTick>
 8003f72:	4602      	mov	r2, r0
 8003f74:	693b      	ldr	r3, [r7, #16]
 8003f76:	1ad3      	subs	r3, r2, r3
 8003f78:	2b02      	cmp	r3, #2
 8003f7a:	d901      	bls.n	8003f80 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003f7c:	2303      	movs	r3, #3
 8003f7e:	e06d      	b.n	800405c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f80:	4b29      	ldr	r3, [pc, #164]	@ (8004028 <HAL_RCC_OscConfig+0x4c4>)
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d1f0      	bne.n	8003f6e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	6a1b      	ldr	r3, [r3, #32]
 8003f90:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003f94:	d108      	bne.n	8003fa8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003f96:	4b24      	ldr	r3, [pc, #144]	@ (8004028 <HAL_RCC_OscConfig+0x4c4>)
 8003f98:	685b      	ldr	r3, [r3, #4]
 8003f9a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	689b      	ldr	r3, [r3, #8]
 8003fa2:	4921      	ldr	r1, [pc, #132]	@ (8004028 <HAL_RCC_OscConfig+0x4c4>)
 8003fa4:	4313      	orrs	r3, r2
 8003fa6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003fa8:	4b1f      	ldr	r3, [pc, #124]	@ (8004028 <HAL_RCC_OscConfig+0x4c4>)
 8003faa:	685b      	ldr	r3, [r3, #4]
 8003fac:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	6a19      	ldr	r1, [r3, #32]
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fb8:	430b      	orrs	r3, r1
 8003fba:	491b      	ldr	r1, [pc, #108]	@ (8004028 <HAL_RCC_OscConfig+0x4c4>)
 8003fbc:	4313      	orrs	r3, r2
 8003fbe:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003fc0:	4b1b      	ldr	r3, [pc, #108]	@ (8004030 <HAL_RCC_OscConfig+0x4cc>)
 8003fc2:	2201      	movs	r2, #1
 8003fc4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fc6:	f7ff fa73 	bl	80034b0 <HAL_GetTick>
 8003fca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003fcc:	e008      	b.n	8003fe0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003fce:	f7ff fa6f 	bl	80034b0 <HAL_GetTick>
 8003fd2:	4602      	mov	r2, r0
 8003fd4:	693b      	ldr	r3, [r7, #16]
 8003fd6:	1ad3      	subs	r3, r2, r3
 8003fd8:	2b02      	cmp	r3, #2
 8003fda:	d901      	bls.n	8003fe0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003fdc:	2303      	movs	r3, #3
 8003fde:	e03d      	b.n	800405c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003fe0:	4b11      	ldr	r3, [pc, #68]	@ (8004028 <HAL_RCC_OscConfig+0x4c4>)
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d0f0      	beq.n	8003fce <HAL_RCC_OscConfig+0x46a>
 8003fec:	e035      	b.n	800405a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003fee:	4b10      	ldr	r3, [pc, #64]	@ (8004030 <HAL_RCC_OscConfig+0x4cc>)
 8003ff0:	2200      	movs	r2, #0
 8003ff2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ff4:	f7ff fa5c 	bl	80034b0 <HAL_GetTick>
 8003ff8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003ffa:	e008      	b.n	800400e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ffc:	f7ff fa58 	bl	80034b0 <HAL_GetTick>
 8004000:	4602      	mov	r2, r0
 8004002:	693b      	ldr	r3, [r7, #16]
 8004004:	1ad3      	subs	r3, r2, r3
 8004006:	2b02      	cmp	r3, #2
 8004008:	d901      	bls.n	800400e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800400a:	2303      	movs	r3, #3
 800400c:	e026      	b.n	800405c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800400e:	4b06      	ldr	r3, [pc, #24]	@ (8004028 <HAL_RCC_OscConfig+0x4c4>)
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004016:	2b00      	cmp	r3, #0
 8004018:	d1f0      	bne.n	8003ffc <HAL_RCC_OscConfig+0x498>
 800401a:	e01e      	b.n	800405a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	69db      	ldr	r3, [r3, #28]
 8004020:	2b01      	cmp	r3, #1
 8004022:	d107      	bne.n	8004034 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004024:	2301      	movs	r3, #1
 8004026:	e019      	b.n	800405c <HAL_RCC_OscConfig+0x4f8>
 8004028:	40021000 	.word	0x40021000
 800402c:	40007000 	.word	0x40007000
 8004030:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004034:	4b0b      	ldr	r3, [pc, #44]	@ (8004064 <HAL_RCC_OscConfig+0x500>)
 8004036:	685b      	ldr	r3, [r3, #4]
 8004038:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	6a1b      	ldr	r3, [r3, #32]
 8004044:	429a      	cmp	r2, r3
 8004046:	d106      	bne.n	8004056 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004052:	429a      	cmp	r2, r3
 8004054:	d001      	beq.n	800405a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8004056:	2301      	movs	r3, #1
 8004058:	e000      	b.n	800405c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800405a:	2300      	movs	r3, #0
}
 800405c:	4618      	mov	r0, r3
 800405e:	3718      	adds	r7, #24
 8004060:	46bd      	mov	sp, r7
 8004062:	bd80      	pop	{r7, pc}
 8004064:	40021000 	.word	0x40021000

08004068 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004068:	b580      	push	{r7, lr}
 800406a:	b084      	sub	sp, #16
 800406c:	af00      	add	r7, sp, #0
 800406e:	6078      	str	r0, [r7, #4]
 8004070:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	2b00      	cmp	r3, #0
 8004076:	d101      	bne.n	800407c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004078:	2301      	movs	r3, #1
 800407a:	e0d0      	b.n	800421e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800407c:	4b6a      	ldr	r3, [pc, #424]	@ (8004228 <HAL_RCC_ClockConfig+0x1c0>)
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	f003 0307 	and.w	r3, r3, #7
 8004084:	683a      	ldr	r2, [r7, #0]
 8004086:	429a      	cmp	r2, r3
 8004088:	d910      	bls.n	80040ac <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800408a:	4b67      	ldr	r3, [pc, #412]	@ (8004228 <HAL_RCC_ClockConfig+0x1c0>)
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	f023 0207 	bic.w	r2, r3, #7
 8004092:	4965      	ldr	r1, [pc, #404]	@ (8004228 <HAL_RCC_ClockConfig+0x1c0>)
 8004094:	683b      	ldr	r3, [r7, #0]
 8004096:	4313      	orrs	r3, r2
 8004098:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800409a:	4b63      	ldr	r3, [pc, #396]	@ (8004228 <HAL_RCC_ClockConfig+0x1c0>)
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f003 0307 	and.w	r3, r3, #7
 80040a2:	683a      	ldr	r2, [r7, #0]
 80040a4:	429a      	cmp	r2, r3
 80040a6:	d001      	beq.n	80040ac <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80040a8:	2301      	movs	r3, #1
 80040aa:	e0b8      	b.n	800421e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	f003 0302 	and.w	r3, r3, #2
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d020      	beq.n	80040fa <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	f003 0304 	and.w	r3, r3, #4
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d005      	beq.n	80040d0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80040c4:	4b59      	ldr	r3, [pc, #356]	@ (800422c <HAL_RCC_ClockConfig+0x1c4>)
 80040c6:	685b      	ldr	r3, [r3, #4]
 80040c8:	4a58      	ldr	r2, [pc, #352]	@ (800422c <HAL_RCC_ClockConfig+0x1c4>)
 80040ca:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80040ce:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	f003 0308 	and.w	r3, r3, #8
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d005      	beq.n	80040e8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80040dc:	4b53      	ldr	r3, [pc, #332]	@ (800422c <HAL_RCC_ClockConfig+0x1c4>)
 80040de:	685b      	ldr	r3, [r3, #4]
 80040e0:	4a52      	ldr	r2, [pc, #328]	@ (800422c <HAL_RCC_ClockConfig+0x1c4>)
 80040e2:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80040e6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80040e8:	4b50      	ldr	r3, [pc, #320]	@ (800422c <HAL_RCC_ClockConfig+0x1c4>)
 80040ea:	685b      	ldr	r3, [r3, #4]
 80040ec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	689b      	ldr	r3, [r3, #8]
 80040f4:	494d      	ldr	r1, [pc, #308]	@ (800422c <HAL_RCC_ClockConfig+0x1c4>)
 80040f6:	4313      	orrs	r3, r2
 80040f8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f003 0301 	and.w	r3, r3, #1
 8004102:	2b00      	cmp	r3, #0
 8004104:	d040      	beq.n	8004188 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	685b      	ldr	r3, [r3, #4]
 800410a:	2b01      	cmp	r3, #1
 800410c:	d107      	bne.n	800411e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800410e:	4b47      	ldr	r3, [pc, #284]	@ (800422c <HAL_RCC_ClockConfig+0x1c4>)
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004116:	2b00      	cmp	r3, #0
 8004118:	d115      	bne.n	8004146 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800411a:	2301      	movs	r3, #1
 800411c:	e07f      	b.n	800421e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	685b      	ldr	r3, [r3, #4]
 8004122:	2b02      	cmp	r3, #2
 8004124:	d107      	bne.n	8004136 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004126:	4b41      	ldr	r3, [pc, #260]	@ (800422c <HAL_RCC_ClockConfig+0x1c4>)
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800412e:	2b00      	cmp	r3, #0
 8004130:	d109      	bne.n	8004146 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004132:	2301      	movs	r3, #1
 8004134:	e073      	b.n	800421e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004136:	4b3d      	ldr	r3, [pc, #244]	@ (800422c <HAL_RCC_ClockConfig+0x1c4>)
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f003 0302 	and.w	r3, r3, #2
 800413e:	2b00      	cmp	r3, #0
 8004140:	d101      	bne.n	8004146 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004142:	2301      	movs	r3, #1
 8004144:	e06b      	b.n	800421e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004146:	4b39      	ldr	r3, [pc, #228]	@ (800422c <HAL_RCC_ClockConfig+0x1c4>)
 8004148:	685b      	ldr	r3, [r3, #4]
 800414a:	f023 0203 	bic.w	r2, r3, #3
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	685b      	ldr	r3, [r3, #4]
 8004152:	4936      	ldr	r1, [pc, #216]	@ (800422c <HAL_RCC_ClockConfig+0x1c4>)
 8004154:	4313      	orrs	r3, r2
 8004156:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004158:	f7ff f9aa 	bl	80034b0 <HAL_GetTick>
 800415c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800415e:	e00a      	b.n	8004176 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004160:	f7ff f9a6 	bl	80034b0 <HAL_GetTick>
 8004164:	4602      	mov	r2, r0
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	1ad3      	subs	r3, r2, r3
 800416a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800416e:	4293      	cmp	r3, r2
 8004170:	d901      	bls.n	8004176 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004172:	2303      	movs	r3, #3
 8004174:	e053      	b.n	800421e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004176:	4b2d      	ldr	r3, [pc, #180]	@ (800422c <HAL_RCC_ClockConfig+0x1c4>)
 8004178:	685b      	ldr	r3, [r3, #4]
 800417a:	f003 020c 	and.w	r2, r3, #12
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	685b      	ldr	r3, [r3, #4]
 8004182:	009b      	lsls	r3, r3, #2
 8004184:	429a      	cmp	r2, r3
 8004186:	d1eb      	bne.n	8004160 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004188:	4b27      	ldr	r3, [pc, #156]	@ (8004228 <HAL_RCC_ClockConfig+0x1c0>)
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f003 0307 	and.w	r3, r3, #7
 8004190:	683a      	ldr	r2, [r7, #0]
 8004192:	429a      	cmp	r2, r3
 8004194:	d210      	bcs.n	80041b8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004196:	4b24      	ldr	r3, [pc, #144]	@ (8004228 <HAL_RCC_ClockConfig+0x1c0>)
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f023 0207 	bic.w	r2, r3, #7
 800419e:	4922      	ldr	r1, [pc, #136]	@ (8004228 <HAL_RCC_ClockConfig+0x1c0>)
 80041a0:	683b      	ldr	r3, [r7, #0]
 80041a2:	4313      	orrs	r3, r2
 80041a4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80041a6:	4b20      	ldr	r3, [pc, #128]	@ (8004228 <HAL_RCC_ClockConfig+0x1c0>)
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	f003 0307 	and.w	r3, r3, #7
 80041ae:	683a      	ldr	r2, [r7, #0]
 80041b0:	429a      	cmp	r2, r3
 80041b2:	d001      	beq.n	80041b8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80041b4:	2301      	movs	r3, #1
 80041b6:	e032      	b.n	800421e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f003 0304 	and.w	r3, r3, #4
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d008      	beq.n	80041d6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80041c4:	4b19      	ldr	r3, [pc, #100]	@ (800422c <HAL_RCC_ClockConfig+0x1c4>)
 80041c6:	685b      	ldr	r3, [r3, #4]
 80041c8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	68db      	ldr	r3, [r3, #12]
 80041d0:	4916      	ldr	r1, [pc, #88]	@ (800422c <HAL_RCC_ClockConfig+0x1c4>)
 80041d2:	4313      	orrs	r3, r2
 80041d4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	f003 0308 	and.w	r3, r3, #8
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d009      	beq.n	80041f6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80041e2:	4b12      	ldr	r3, [pc, #72]	@ (800422c <HAL_RCC_ClockConfig+0x1c4>)
 80041e4:	685b      	ldr	r3, [r3, #4]
 80041e6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	691b      	ldr	r3, [r3, #16]
 80041ee:	00db      	lsls	r3, r3, #3
 80041f0:	490e      	ldr	r1, [pc, #56]	@ (800422c <HAL_RCC_ClockConfig+0x1c4>)
 80041f2:	4313      	orrs	r3, r2
 80041f4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80041f6:	f000 f821 	bl	800423c <HAL_RCC_GetSysClockFreq>
 80041fa:	4602      	mov	r2, r0
 80041fc:	4b0b      	ldr	r3, [pc, #44]	@ (800422c <HAL_RCC_ClockConfig+0x1c4>)
 80041fe:	685b      	ldr	r3, [r3, #4]
 8004200:	091b      	lsrs	r3, r3, #4
 8004202:	f003 030f 	and.w	r3, r3, #15
 8004206:	490a      	ldr	r1, [pc, #40]	@ (8004230 <HAL_RCC_ClockConfig+0x1c8>)
 8004208:	5ccb      	ldrb	r3, [r1, r3]
 800420a:	fa22 f303 	lsr.w	r3, r2, r3
 800420e:	4a09      	ldr	r2, [pc, #36]	@ (8004234 <HAL_RCC_ClockConfig+0x1cc>)
 8004210:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004212:	4b09      	ldr	r3, [pc, #36]	@ (8004238 <HAL_RCC_ClockConfig+0x1d0>)
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	4618      	mov	r0, r3
 8004218:	f7ff f908 	bl	800342c <HAL_InitTick>

  return HAL_OK;
 800421c:	2300      	movs	r3, #0
}
 800421e:	4618      	mov	r0, r3
 8004220:	3710      	adds	r7, #16
 8004222:	46bd      	mov	sp, r7
 8004224:	bd80      	pop	{r7, pc}
 8004226:	bf00      	nop
 8004228:	40022000 	.word	0x40022000
 800422c:	40021000 	.word	0x40021000
 8004230:	0800b8a4 	.word	0x0800b8a4
 8004234:	20000014 	.word	0x20000014
 8004238:	20000018 	.word	0x20000018

0800423c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800423c:	b490      	push	{r4, r7}
 800423e:	b08a      	sub	sp, #40	@ 0x28
 8004240:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8004242:	4b29      	ldr	r3, [pc, #164]	@ (80042e8 <HAL_RCC_GetSysClockFreq+0xac>)
 8004244:	1d3c      	adds	r4, r7, #4
 8004246:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004248:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800424c:	f240 2301 	movw	r3, #513	@ 0x201
 8004250:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004252:	2300      	movs	r3, #0
 8004254:	61fb      	str	r3, [r7, #28]
 8004256:	2300      	movs	r3, #0
 8004258:	61bb      	str	r3, [r7, #24]
 800425a:	2300      	movs	r3, #0
 800425c:	627b      	str	r3, [r7, #36]	@ 0x24
 800425e:	2300      	movs	r3, #0
 8004260:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8004262:	2300      	movs	r3, #0
 8004264:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004266:	4b21      	ldr	r3, [pc, #132]	@ (80042ec <HAL_RCC_GetSysClockFreq+0xb0>)
 8004268:	685b      	ldr	r3, [r3, #4]
 800426a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800426c:	69fb      	ldr	r3, [r7, #28]
 800426e:	f003 030c 	and.w	r3, r3, #12
 8004272:	2b04      	cmp	r3, #4
 8004274:	d002      	beq.n	800427c <HAL_RCC_GetSysClockFreq+0x40>
 8004276:	2b08      	cmp	r3, #8
 8004278:	d003      	beq.n	8004282 <HAL_RCC_GetSysClockFreq+0x46>
 800427a:	e02b      	b.n	80042d4 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800427c:	4b1c      	ldr	r3, [pc, #112]	@ (80042f0 <HAL_RCC_GetSysClockFreq+0xb4>)
 800427e:	623b      	str	r3, [r7, #32]
      break;
 8004280:	e02b      	b.n	80042da <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004282:	69fb      	ldr	r3, [r7, #28]
 8004284:	0c9b      	lsrs	r3, r3, #18
 8004286:	f003 030f 	and.w	r3, r3, #15
 800428a:	3328      	adds	r3, #40	@ 0x28
 800428c:	443b      	add	r3, r7
 800428e:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8004292:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004294:	69fb      	ldr	r3, [r7, #28]
 8004296:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800429a:	2b00      	cmp	r3, #0
 800429c:	d012      	beq.n	80042c4 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800429e:	4b13      	ldr	r3, [pc, #76]	@ (80042ec <HAL_RCC_GetSysClockFreq+0xb0>)
 80042a0:	685b      	ldr	r3, [r3, #4]
 80042a2:	0c5b      	lsrs	r3, r3, #17
 80042a4:	f003 0301 	and.w	r3, r3, #1
 80042a8:	3328      	adds	r3, #40	@ 0x28
 80042aa:	443b      	add	r3, r7
 80042ac:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80042b0:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80042b2:	697b      	ldr	r3, [r7, #20]
 80042b4:	4a0e      	ldr	r2, [pc, #56]	@ (80042f0 <HAL_RCC_GetSysClockFreq+0xb4>)
 80042b6:	fb03 f202 	mul.w	r2, r3, r2
 80042ba:	69bb      	ldr	r3, [r7, #24]
 80042bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80042c0:	627b      	str	r3, [r7, #36]	@ 0x24
 80042c2:	e004      	b.n	80042ce <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80042c4:	697b      	ldr	r3, [r7, #20]
 80042c6:	4a0b      	ldr	r2, [pc, #44]	@ (80042f4 <HAL_RCC_GetSysClockFreq+0xb8>)
 80042c8:	fb02 f303 	mul.w	r3, r2, r3
 80042cc:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      sysclockfreq = pllclk;
 80042ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042d0:	623b      	str	r3, [r7, #32]
      break;
 80042d2:	e002      	b.n	80042da <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80042d4:	4b06      	ldr	r3, [pc, #24]	@ (80042f0 <HAL_RCC_GetSysClockFreq+0xb4>)
 80042d6:	623b      	str	r3, [r7, #32]
      break;
 80042d8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80042da:	6a3b      	ldr	r3, [r7, #32]
}
 80042dc:	4618      	mov	r0, r3
 80042de:	3728      	adds	r7, #40	@ 0x28
 80042e0:	46bd      	mov	sp, r7
 80042e2:	bc90      	pop	{r4, r7}
 80042e4:	4770      	bx	lr
 80042e6:	bf00      	nop
 80042e8:	0800b890 	.word	0x0800b890
 80042ec:	40021000 	.word	0x40021000
 80042f0:	007a1200 	.word	0x007a1200
 80042f4:	003d0900 	.word	0x003d0900

080042f8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80042f8:	b480      	push	{r7}
 80042fa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80042fc:	4b02      	ldr	r3, [pc, #8]	@ (8004308 <HAL_RCC_GetHCLKFreq+0x10>)
 80042fe:	681b      	ldr	r3, [r3, #0]
}
 8004300:	4618      	mov	r0, r3
 8004302:	46bd      	mov	sp, r7
 8004304:	bc80      	pop	{r7}
 8004306:	4770      	bx	lr
 8004308:	20000014 	.word	0x20000014

0800430c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800430c:	b580      	push	{r7, lr}
 800430e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004310:	f7ff fff2 	bl	80042f8 <HAL_RCC_GetHCLKFreq>
 8004314:	4602      	mov	r2, r0
 8004316:	4b05      	ldr	r3, [pc, #20]	@ (800432c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004318:	685b      	ldr	r3, [r3, #4]
 800431a:	0a1b      	lsrs	r3, r3, #8
 800431c:	f003 0307 	and.w	r3, r3, #7
 8004320:	4903      	ldr	r1, [pc, #12]	@ (8004330 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004322:	5ccb      	ldrb	r3, [r1, r3]
 8004324:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004328:	4618      	mov	r0, r3
 800432a:	bd80      	pop	{r7, pc}
 800432c:	40021000 	.word	0x40021000
 8004330:	0800b8b4 	.word	0x0800b8b4

08004334 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004334:	b580      	push	{r7, lr}
 8004336:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004338:	f7ff ffde 	bl	80042f8 <HAL_RCC_GetHCLKFreq>
 800433c:	4602      	mov	r2, r0
 800433e:	4b05      	ldr	r3, [pc, #20]	@ (8004354 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004340:	685b      	ldr	r3, [r3, #4]
 8004342:	0adb      	lsrs	r3, r3, #11
 8004344:	f003 0307 	and.w	r3, r3, #7
 8004348:	4903      	ldr	r1, [pc, #12]	@ (8004358 <HAL_RCC_GetPCLK2Freq+0x24>)
 800434a:	5ccb      	ldrb	r3, [r1, r3]
 800434c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004350:	4618      	mov	r0, r3
 8004352:	bd80      	pop	{r7, pc}
 8004354:	40021000 	.word	0x40021000
 8004358:	0800b8b4 	.word	0x0800b8b4

0800435c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800435c:	b480      	push	{r7}
 800435e:	b085      	sub	sp, #20
 8004360:	af00      	add	r7, sp, #0
 8004362:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004364:	4b0a      	ldr	r3, [pc, #40]	@ (8004390 <RCC_Delay+0x34>)
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	4a0a      	ldr	r2, [pc, #40]	@ (8004394 <RCC_Delay+0x38>)
 800436a:	fba2 2303 	umull	r2, r3, r2, r3
 800436e:	0a5b      	lsrs	r3, r3, #9
 8004370:	687a      	ldr	r2, [r7, #4]
 8004372:	fb02 f303 	mul.w	r3, r2, r3
 8004376:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004378:	bf00      	nop
  }
  while (Delay --);
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	1e5a      	subs	r2, r3, #1
 800437e:	60fa      	str	r2, [r7, #12]
 8004380:	2b00      	cmp	r3, #0
 8004382:	d1f9      	bne.n	8004378 <RCC_Delay+0x1c>
}
 8004384:	bf00      	nop
 8004386:	bf00      	nop
 8004388:	3714      	adds	r7, #20
 800438a:	46bd      	mov	sp, r7
 800438c:	bc80      	pop	{r7}
 800438e:	4770      	bx	lr
 8004390:	20000014 	.word	0x20000014
 8004394:	10624dd3 	.word	0x10624dd3

08004398 <HAL_SPI_MspInit>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 8004398:	b480      	push	{r7}
 800439a:	b083      	sub	sp, #12
 800439c:	af00      	add	r7, sp, #0
 800439e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hspi);
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
  */
}
 80043a0:	bf00      	nop
 80043a2:	370c      	adds	r7, #12
 80043a4:	46bd      	mov	sp, r7
 80043a6:	bc80      	pop	{r7}
 80043a8:	4770      	bx	lr

080043aa <HAL_SPI_Transmit>:
  * @param  Size: amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80043aa:	b580      	push	{r7, lr}
 80043ac:	b08a      	sub	sp, #40	@ 0x28
 80043ae:	af02      	add	r7, sp, #8
 80043b0:	60f8      	str	r0, [r7, #12]
 80043b2:	60b9      	str	r1, [r7, #8]
 80043b4:	603b      	str	r3, [r7, #0]
 80043b6:	4613      	mov	r3, r2
 80043b8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = 0U;
 80043ba:	2300      	movs	r3, #0
 80043bc:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef errorcode = HAL_OK;
 80043be:	2300      	movs	r3, #0
 80043c0:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80043c8:	2b01      	cmp	r3, #1
 80043ca:	d101      	bne.n	80043d0 <HAL_SPI_Transmit+0x26>
 80043cc:	2302      	movs	r3, #2
 80043ce:	e148      	b.n	8004662 <HAL_SPI_Transmit+0x2b8>
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	2201      	movs	r2, #1
 80043d4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80043d8:	f7ff f86a 	bl	80034b0 <HAL_GetTick>
 80043dc:	61b8      	str	r0, [r7, #24]

  if(hspi->State != HAL_SPI_STATE_READY)
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80043e4:	b2db      	uxtb	r3, r3
 80043e6:	2b01      	cmp	r3, #1
 80043e8:	d002      	beq.n	80043f0 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80043ea:	2302      	movs	r3, #2
 80043ec:	77fb      	strb	r3, [r7, #31]
    goto error;
 80043ee:	e12f      	b.n	8004650 <HAL_SPI_Transmit+0x2a6>
  }

  if((pData == NULL ) || (Size == 0U))
 80043f0:	68bb      	ldr	r3, [r7, #8]
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d002      	beq.n	80043fc <HAL_SPI_Transmit+0x52>
 80043f6:	88fb      	ldrh	r3, [r7, #6]
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d102      	bne.n	8004402 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80043fc:	2301      	movs	r3, #1
 80043fe:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004400:	e126      	b.n	8004650 <HAL_SPI_Transmit+0x2a6>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	2203      	movs	r2, #3
 8004406:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	2200      	movs	r2, #0
 800440e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	68ba      	ldr	r2, [r7, #8]
 8004414:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	88fa      	ldrh	r2, [r7, #6]
 800441a:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	88fa      	ldrh	r2, [r7, #6]
 8004420:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	2200      	movs	r2, #0
 8004426:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	2200      	movs	r2, #0
 800442c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	2200      	movs	r2, #0
 8004432:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	2200      	movs	r2, #0
 8004438:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	2200      	movs	r2, #0
 800443e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	689b      	ldr	r3, [r3, #8]
 8004444:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004448:	d107      	bne.n	800445a <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	681a      	ldr	r2, [r3, #0]
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004458:	601a      	str	r2, [r3, #0]
  }

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800445e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004462:	d110      	bne.n	8004486 <HAL_SPI_Transmit+0xdc>
  {
    SPI_RESET_CRC(hspi);
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	6819      	ldr	r1, [r3, #0]
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	681a      	ldr	r2, [r3, #0]
 800446e:	f64d 73ff 	movw	r3, #57343	@ 0xdfff
 8004472:	400b      	ands	r3, r1
 8004474:	6013      	str	r3, [r2, #0]
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	681a      	ldr	r2, [r3, #0]
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004484:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004490:	2b40      	cmp	r3, #64	@ 0x40
 8004492:	d007      	beq.n	80044a4 <HAL_SPI_Transmit+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	681a      	ldr	r2, [r3, #0]
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80044a2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	68db      	ldr	r3, [r3, #12]
 80044a8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80044ac:	d147      	bne.n	800453e <HAL_SPI_Transmit+0x194>
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01))
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	685b      	ldr	r3, [r3, #4]
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d004      	beq.n	80044c0 <HAL_SPI_Transmit+0x116>
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80044ba:	b29b      	uxth	r3, r3
 80044bc:	2b01      	cmp	r3, #1
 80044be:	d138      	bne.n	8004532 <HAL_SPI_Transmit+0x188>
    {
      hspi->Instance->DR = *((uint16_t *)pData);
 80044c0:	68bb      	ldr	r3, [r7, #8]
 80044c2:	881a      	ldrh	r2, [r3, #0]
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	60da      	str	r2, [r3, #12]
      pData += sizeof(uint16_t);
 80044ca:	68bb      	ldr	r3, [r7, #8]
 80044cc:	3302      	adds	r3, #2
 80044ce:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80044d4:	b29b      	uxth	r3, r3
 80044d6:	3b01      	subs	r3, #1
 80044d8:	b29a      	uxth	r2, r3
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80044de:	e028      	b.n	8004532 <HAL_SPI_Transmit+0x188>
    {
      /* Wait until TXE flag is set to send data */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	689b      	ldr	r3, [r3, #8]
 80044e6:	f003 0302 	and.w	r3, r3, #2
 80044ea:	2b02      	cmp	r3, #2
 80044ec:	d10f      	bne.n	800450e <HAL_SPI_Transmit+0x164>
      {
          hspi->Instance->DR = *((uint16_t *)pData);
 80044ee:	68bb      	ldr	r3, [r7, #8]
 80044f0:	881a      	ldrh	r2, [r3, #0]
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	60da      	str	r2, [r3, #12]
          pData += sizeof(uint16_t);
 80044f8:	68bb      	ldr	r3, [r7, #8]
 80044fa:	3302      	adds	r3, #2
 80044fc:	60bb      	str	r3, [r7, #8]
          hspi->TxXferCount--;
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004502:	b29b      	uxth	r3, r3
 8004504:	3b01      	subs	r3, #1
 8004506:	b29a      	uxth	r2, r3
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	86da      	strh	r2, [r3, #54]	@ 0x36
 800450c:	e011      	b.n	8004532 <HAL_SPI_Transmit+0x188>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 800450e:	683b      	ldr	r3, [r7, #0]
 8004510:	2b00      	cmp	r3, #0
 8004512:	d00b      	beq.n	800452c <HAL_SPI_Transmit+0x182>
 8004514:	683b      	ldr	r3, [r7, #0]
 8004516:	f1b3 3fff 	cmp.w	r3, #4294967295
 800451a:	d00a      	beq.n	8004532 <HAL_SPI_Transmit+0x188>
 800451c:	f7fe ffc8 	bl	80034b0 <HAL_GetTick>
 8004520:	4602      	mov	r2, r0
 8004522:	69bb      	ldr	r3, [r7, #24]
 8004524:	1ad3      	subs	r3, r2, r3
 8004526:	683a      	ldr	r2, [r7, #0]
 8004528:	429a      	cmp	r2, r3
 800452a:	d802      	bhi.n	8004532 <HAL_SPI_Transmit+0x188>
        {
          errorcode = HAL_TIMEOUT;
 800452c:	2303      	movs	r3, #3
 800452e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004530:	e08e      	b.n	8004650 <HAL_SPI_Transmit+0x2a6>
    while (hspi->TxXferCount > 0U)
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004536:	b29b      	uxth	r3, r3
 8004538:	2b00      	cmp	r3, #0
 800453a:	d1d1      	bne.n	80044e0 <HAL_SPI_Transmit+0x136>
 800453c:	e048      	b.n	80045d0 <HAL_SPI_Transmit+0x226>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE)|| (hspi->TxXferCount == 0x01))
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	685b      	ldr	r3, [r3, #4]
 8004542:	2b00      	cmp	r3, #0
 8004544:	d004      	beq.n	8004550 <HAL_SPI_Transmit+0x1a6>
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800454a:	b29b      	uxth	r3, r3
 800454c:	2b01      	cmp	r3, #1
 800454e:	d13a      	bne.n	80045c6 <HAL_SPI_Transmit+0x21c>
    {
      *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	330c      	adds	r3, #12
 8004556:	68ba      	ldr	r2, [r7, #8]
 8004558:	7812      	ldrb	r2, [r2, #0]
 800455a:	701a      	strb	r2, [r3, #0]
      pData += sizeof(uint8_t);
 800455c:	68bb      	ldr	r3, [r7, #8]
 800455e:	3301      	adds	r3, #1
 8004560:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004566:	b29b      	uxth	r3, r3
 8004568:	3b01      	subs	r3, #1
 800456a:	b29a      	uxth	r2, r3
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004570:	e029      	b.n	80045c6 <HAL_SPI_Transmit+0x21c>
    {
      /* Wait until TXE flag is set to send data */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	689b      	ldr	r3, [r3, #8]
 8004578:	f003 0302 	and.w	r3, r3, #2
 800457c:	2b02      	cmp	r3, #2
 800457e:	d110      	bne.n	80045a2 <HAL_SPI_Transmit+0x1f8>
      {
        *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	330c      	adds	r3, #12
 8004586:	68ba      	ldr	r2, [r7, #8]
 8004588:	7812      	ldrb	r2, [r2, #0]
 800458a:	701a      	strb	r2, [r3, #0]
        pData += sizeof(uint8_t);
 800458c:	68bb      	ldr	r3, [r7, #8]
 800458e:	3301      	adds	r3, #1
 8004590:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount--;
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004596:	b29b      	uxth	r3, r3
 8004598:	3b01      	subs	r3, #1
 800459a:	b29a      	uxth	r2, r3
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	86da      	strh	r2, [r3, #54]	@ 0x36
 80045a0:	e011      	b.n	80045c6 <HAL_SPI_Transmit+0x21c>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 80045a2:	683b      	ldr	r3, [r7, #0]
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d00b      	beq.n	80045c0 <HAL_SPI_Transmit+0x216>
 80045a8:	683b      	ldr	r3, [r7, #0]
 80045aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045ae:	d00a      	beq.n	80045c6 <HAL_SPI_Transmit+0x21c>
 80045b0:	f7fe ff7e 	bl	80034b0 <HAL_GetTick>
 80045b4:	4602      	mov	r2, r0
 80045b6:	69bb      	ldr	r3, [r7, #24]
 80045b8:	1ad3      	subs	r3, r2, r3
 80045ba:	683a      	ldr	r2, [r7, #0]
 80045bc:	429a      	cmp	r2, r3
 80045be:	d802      	bhi.n	80045c6 <HAL_SPI_Transmit+0x21c>
        {
          errorcode = HAL_TIMEOUT;
 80045c0:	2303      	movs	r3, #3
 80045c2:	77fb      	strb	r3, [r7, #31]
          goto error;
 80045c4:	e044      	b.n	8004650 <HAL_SPI_Transmit+0x2a6>
    while (hspi->TxXferCount > 0U)
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80045ca:	b29b      	uxth	r3, r3
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d1d0      	bne.n	8004572 <HAL_SPI_Transmit+0x1c8>
      }
    }
  }

  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 80045d0:	69bb      	ldr	r3, [r7, #24]
 80045d2:	9300      	str	r3, [sp, #0]
 80045d4:	683b      	ldr	r3, [r7, #0]
 80045d6:	2201      	movs	r2, #1
 80045d8:	2102      	movs	r1, #2
 80045da:	68f8      	ldr	r0, [r7, #12]
 80045dc:	f000 f845 	bl	800466a <SPI_WaitFlagStateUntilTimeout>
 80045e0:	4603      	mov	r3, r0
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d002      	beq.n	80045ec <HAL_SPI_Transmit+0x242>
  {
    errorcode = HAL_TIMEOUT;
 80045e6:	2303      	movs	r3, #3
 80045e8:	77fb      	strb	r3, [r7, #31]
    goto error;
 80045ea:	e031      	b.n	8004650 <HAL_SPI_Transmit+0x2a6>
  }
  
  /* Check Busy flag */
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
 80045ec:	69ba      	ldr	r2, [r7, #24]
 80045ee:	6839      	ldr	r1, [r7, #0]
 80045f0:	68f8      	ldr	r0, [r7, #12]
 80045f2:	f000 f8a3 	bl	800473c <SPI_CheckFlag_BSY>
 80045f6:	4603      	mov	r3, r0
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d005      	beq.n	8004608 <HAL_SPI_Transmit+0x25e>
  {
    errorcode = HAL_ERROR;
 80045fc:	2301      	movs	r3, #1
 80045fe:	77fb      	strb	r3, [r7, #31]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	2220      	movs	r2, #32
 8004604:	655a      	str	r2, [r3, #84]	@ 0x54
    goto error;
 8004606:	e023      	b.n	8004650 <HAL_SPI_Transmit+0x2a6>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	689b      	ldr	r3, [r3, #8]
 800460c:	2b00      	cmp	r3, #0
 800460e:	d10a      	bne.n	8004626 <HAL_SPI_Transmit+0x27c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004610:	2300      	movs	r3, #0
 8004612:	617b      	str	r3, [r7, #20]
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	68db      	ldr	r3, [r3, #12]
 800461a:	617b      	str	r3, [r7, #20]
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	689b      	ldr	r3, [r3, #8]
 8004622:	617b      	str	r3, [r7, #20]
 8004624:	697b      	ldr	r3, [r7, #20]
  }
#if (USE_SPI_CRC != 0U)
  /* Enable CRC Transmission */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800462a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800462e:	d107      	bne.n	8004640 <HAL_SPI_Transmit+0x296>
  {
     SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	681a      	ldr	r2, [r3, #0]
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800463e:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004644:	2b00      	cmp	r3, #0
 8004646:	d002      	beq.n	800464e <HAL_SPI_Transmit+0x2a4>
  {
    errorcode = HAL_ERROR;
 8004648:	2301      	movs	r3, #1
 800464a:	77fb      	strb	r3, [r7, #31]
 800464c:	e000      	b.n	8004650 <HAL_SPI_Transmit+0x2a6>
  }

error:
 800464e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	2201      	movs	r2, #1
 8004654:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	2200      	movs	r2, #0
 800465c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8004660:	7ffb      	ldrb	r3, [r7, #31]
}
 8004662:	4618      	mov	r0, r3
 8004664:	3720      	adds	r7, #32
 8004666:	46bd      	mov	sp, r7
 8004668:	bd80      	pop	{r7, pc}

0800466a <SPI_WaitFlagStateUntilTimeout>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State, uint32_t Timeout, uint32_t Tickstart)
{
 800466a:	b580      	push	{r7, lr}
 800466c:	b084      	sub	sp, #16
 800466e:	af00      	add	r7, sp, #0
 8004670:	60f8      	str	r0, [r7, #12]
 8004672:	60b9      	str	r1, [r7, #8]
 8004674:	607a      	str	r2, [r7, #4]
 8004676:	603b      	str	r3, [r7, #0]
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 8004678:	e04d      	b.n	8004716 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if(Timeout != HAL_MAX_DELAY)
 800467a:	683b      	ldr	r3, [r7, #0]
 800467c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004680:	d049      	beq.n	8004716 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 8004682:	683b      	ldr	r3, [r7, #0]
 8004684:	2b00      	cmp	r3, #0
 8004686:	d007      	beq.n	8004698 <SPI_WaitFlagStateUntilTimeout+0x2e>
 8004688:	f7fe ff12 	bl	80034b0 <HAL_GetTick>
 800468c:	4602      	mov	r2, r0
 800468e:	69bb      	ldr	r3, [r7, #24]
 8004690:	1ad3      	subs	r3, r2, r3
 8004692:	683a      	ldr	r2, [r7, #0]
 8004694:	429a      	cmp	r2, r3
 8004696:	d83e      	bhi.n	8004716 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	685a      	ldr	r2, [r3, #4]
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80046a6:	605a      	str	r2, [r3, #4]

        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	685b      	ldr	r3, [r3, #4]
 80046ac:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80046b0:	d111      	bne.n	80046d6 <SPI_WaitFlagStateUntilTimeout+0x6c>
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	689b      	ldr	r3, [r3, #8]
 80046b6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80046ba:	d004      	beq.n	80046c6 <SPI_WaitFlagStateUntilTimeout+0x5c>
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	689b      	ldr	r3, [r3, #8]
 80046c0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80046c4:	d107      	bne.n	80046d6 <SPI_WaitFlagStateUntilTimeout+0x6c>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	681a      	ldr	r2, [r3, #0]
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80046d4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046da:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80046de:	d110      	bne.n	8004702 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	6819      	ldr	r1, [r3, #0]
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	681a      	ldr	r2, [r3, #0]
 80046ea:	f64d 73ff 	movw	r3, #57343	@ 0xdfff
 80046ee:	400b      	ands	r3, r1
 80046f0:	6013      	str	r3, [r2, #0]
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	681a      	ldr	r2, [r3, #0]
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004700:	601a      	str	r2, [r3, #0]
        }

        hspi->State= HAL_SPI_STATE_READY;
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	2201      	movs	r2, #1
 8004706:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	2200      	movs	r2, #0
 800470e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8004712:	2303      	movs	r3, #3
 8004714:	e00e      	b.n	8004734 <SPI_WaitFlagStateUntilTimeout+0xca>
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	689a      	ldr	r2, [r3, #8]
 800471c:	68bb      	ldr	r3, [r7, #8]
 800471e:	4013      	ands	r3, r2
 8004720:	68ba      	ldr	r2, [r7, #8]
 8004722:	429a      	cmp	r2, r3
 8004724:	d101      	bne.n	800472a <SPI_WaitFlagStateUntilTimeout+0xc0>
 8004726:	2201      	movs	r2, #1
 8004728:	e000      	b.n	800472c <SPI_WaitFlagStateUntilTimeout+0xc2>
 800472a:	2200      	movs	r2, #0
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	429a      	cmp	r2, r3
 8004730:	d1a3      	bne.n	800467a <SPI_WaitFlagStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 8004732:	2300      	movs	r3, #0
}
 8004734:	4618      	mov	r0, r3
 8004736:	3710      	adds	r7, #16
 8004738:	46bd      	mov	sp, r7
 800473a:	bd80      	pop	{r7, pc}

0800473c <SPI_CheckFlag_BSY>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_CheckFlag_BSY(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800473c:	b580      	push	{r7, lr}
 800473e:	b086      	sub	sp, #24
 8004740:	af02      	add	r7, sp, #8
 8004742:	60f8      	str	r0, [r7, #12]
 8004744:	60b9      	str	r1, [r7, #8]
 8004746:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	9300      	str	r3, [sp, #0]
 800474c:	68bb      	ldr	r3, [r7, #8]
 800474e:	2200      	movs	r2, #0
 8004750:	2180      	movs	r1, #128	@ 0x80
 8004752:	68f8      	ldr	r0, [r7, #12]
 8004754:	f7ff ff89 	bl	800466a <SPI_WaitFlagStateUntilTimeout>
 8004758:	4603      	mov	r3, r0
 800475a:	2b00      	cmp	r3, #0
 800475c:	d007      	beq.n	800476e <SPI_CheckFlag_BSY+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004762:	f043 0220 	orr.w	r2, r3, #32
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800476a:	2303      	movs	r3, #3
 800476c:	e000      	b.n	8004770 <SPI_CheckFlag_BSY+0x34>
  }
  return HAL_OK;
 800476e:	2300      	movs	r3, #0
}
 8004770:	4618      	mov	r0, r3
 8004772:	3710      	adds	r7, #16
 8004774:	46bd      	mov	sp, r7
 8004776:	bd80      	pop	{r7, pc}

08004778 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *                the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004778:	b580      	push	{r7, lr}
 800477a:	b082      	sub	sp, #8
 800477c:	af00      	add	r7, sp, #0
 800477e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	2b00      	cmp	r3, #0
 8004784:	d101      	bne.n	800478a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004786:	2301      	movs	r3, #1
 8004788:	e057      	b.n	800483a <HAL_SPI_Init+0xc2>
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
#endif /* USE_SPI_CRC */

  if(hspi->State == HAL_SPI_STATE_RESET)
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004790:	b2db      	uxtb	r3, r3
 8004792:	2b00      	cmp	r3, #0
 8004794:	d102      	bne.n	800479c <HAL_SPI_Init+0x24>
  {
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004796:	6878      	ldr	r0, [r7, #4]
 8004798:	f7ff fdfe 	bl	8004398 <HAL_SPI_MspInit>
  }
  
  hspi->State = HAL_SPI_STATE_BUSY;
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	2202      	movs	r2, #2
 80047a0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disble the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	681a      	ldr	r2, [r3, #0]
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80047b2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	685a      	ldr	r2, [r3, #4]
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	689b      	ldr	r3, [r3, #8]
 80047bc:	431a      	orrs	r2, r3
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	68db      	ldr	r3, [r3, #12]
 80047c2:	431a      	orrs	r2, r3
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	691b      	ldr	r3, [r3, #16]
 80047c8:	431a      	orrs	r2, r3
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	695b      	ldr	r3, [r3, #20]
 80047ce:	431a      	orrs	r2, r3
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	699b      	ldr	r3, [r3, #24]
 80047d4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80047d8:	431a      	orrs	r2, r3
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	69db      	ldr	r3, [r3, #28]
 80047de:	431a      	orrs	r2, r3
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	6a1b      	ldr	r3, [r3, #32]
 80047e4:	ea42 0103 	orr.w	r1, r2, r3
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	430a      	orrs	r2, r1
 80047f2:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation) );

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	699b      	ldr	r3, [r3, #24]
 80047f8:	0c1b      	lsrs	r3, r3, #16
 80047fa:	f003 0104 	and.w	r1, r3, #4
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	430a      	orrs	r2, r1
 8004808:	605a      	str	r2, [r3, #4]

  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	687a      	ldr	r2, [r7, #4]
 8004810:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004812:	611a      	str	r2, [r3, #16]

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	69da      	ldr	r2, [r3, #28]
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004822:	61da      	str	r2, [r3, #28]
     Revision ID information is only available in Debug mode, so Workaround could not be implemented
     to distinguish Rev Z devices (issue present) from more recent version (issue fixed).
     So, in case of Revison Z F101 or F103 devices, below variable should be assigned to 1 */
  uCRCErrorWorkaroundCheck = 0U;
#else
  uCRCErrorWorkaroundCheck = 0U;
 8004824:	4b07      	ldr	r3, [pc, #28]	@ (8004844 <HAL_SPI_Init+0xcc>)
 8004826:	2200      	movs	r2, #0
 8004828:	701a      	strb	r2, [r3, #0]
#endif /* STM32F101xE || STM32F103xE */
#endif /* USE_SPI_CRC */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	2200      	movs	r2, #0
 800482e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	2201      	movs	r2, #1
 8004834:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  
  return HAL_OK;
 8004838:	2300      	movs	r3, #0
}
 800483a:	4618      	mov	r0, r3
 800483c:	3708      	adds	r7, #8
 800483e:	46bd      	mov	sp, r7
 8004840:	bd80      	pop	{r7, pc}
 8004842:	bf00      	nop
 8004844:	20000bc0 	.word	0x20000bc0

08004848 <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004848:	b580      	push	{r7, lr}
 800484a:	b082      	sub	sp, #8
 800484c:	af00      	add	r7, sp, #0
 800484e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	2b00      	cmp	r3, #0
 8004854:	d101      	bne.n	800485a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004856:	2301      	movs	r3, #1
 8004858:	e03f      	b.n	80048da <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */
  
  if(huart->gState == HAL_UART_STATE_RESET)
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8004860:	b2db      	uxtb	r3, r3
 8004862:	2b00      	cmp	r3, #0
 8004864:	d106      	bne.n	8004874 <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	2200      	movs	r2, #0
 800486a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 800486e:	6878      	ldr	r0, [r7, #4]
 8004870:	f7fd fe7e 	bl	8002570 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	2224      	movs	r2, #36	@ 0x24
 8004878:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	68da      	ldr	r2, [r3, #12]
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800488a:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800488c:	6878      	ldr	r0, [r7, #4]
 800488e:	f000 fae3 	bl	8004e58 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	691a      	ldr	r2, [r3, #16]
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80048a0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	695a      	ldr	r2, [r3, #20]
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80048b0:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	68da      	ldr	r2, [r3, #12]
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80048c0:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	2200      	movs	r2, #0
 80048c6:	63da      	str	r2, [r3, #60]	@ 0x3c
  huart->gState= HAL_UART_STATE_READY;
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	2220      	movs	r2, #32
 80048cc:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  huart->RxState= HAL_UART_STATE_READY;
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	2220      	movs	r2, #32
 80048d4:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
  
  return HAL_OK;
 80048d8:	2300      	movs	r3, #0
}
 80048da:	4618      	mov	r0, r3
 80048dc:	3708      	adds	r7, #8
 80048de:	46bd      	mov	sp, r7
 80048e0:	bd80      	pop	{r7, pc}

080048e2 <HAL_UART_Transmit_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80048e2:	b480      	push	{r7}
 80048e4:	b085      	sub	sp, #20
 80048e6:	af00      	add	r7, sp, #0
 80048e8:	60f8      	str	r0, [r7, #12]
 80048ea:	60b9      	str	r1, [r7, #8]
 80048ec:	4613      	mov	r3, r2
 80048ee:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80048f6:	b2db      	uxtb	r3, r3
 80048f8:	2b20      	cmp	r3, #32
 80048fa:	d130      	bne.n	800495e <HAL_UART_Transmit_IT+0x7c>
  {
    if((pData == NULL) || (Size == 0U)) 
 80048fc:	68bb      	ldr	r3, [r7, #8]
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d002      	beq.n	8004908 <HAL_UART_Transmit_IT+0x26>
 8004902:	88fb      	ldrh	r3, [r7, #6]
 8004904:	2b00      	cmp	r3, #0
 8004906:	d101      	bne.n	800490c <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8004908:	2301      	movs	r3, #1
 800490a:	e029      	b.n	8004960 <HAL_UART_Transmit_IT+0x7e>
    }
    /* Process Locked */
    __HAL_LOCK(huart);
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8004912:	2b01      	cmp	r3, #1
 8004914:	d101      	bne.n	800491a <HAL_UART_Transmit_IT+0x38>
 8004916:	2302      	movs	r3, #2
 8004918:	e022      	b.n	8004960 <HAL_UART_Transmit_IT+0x7e>
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	2201      	movs	r2, #1
 800491e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    huart->pTxBuffPtr = pData;
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	68ba      	ldr	r2, [r7, #8]
 8004926:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	88fa      	ldrh	r2, [r7, #6]
 800492c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	88fa      	ldrh	r2, [r7, #6]
 8004932:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	2200      	movs	r2, #0
 8004938:	63da      	str	r2, [r3, #60]	@ 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	2221      	movs	r2, #33	@ 0x21
 800493e:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	2200      	movs	r2, #0
 8004946:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	68da      	ldr	r2, [r3, #12]
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004958:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800495a:	2300      	movs	r3, #0
 800495c:	e000      	b.n	8004960 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 800495e:	2302      	movs	r3, #2
  }
}
 8004960:	4618      	mov	r0, r3
 8004962:	3714      	adds	r7, #20
 8004964:	46bd      	mov	sp, r7
 8004966:	bc80      	pop	{r7}
 8004968:	4770      	bx	lr

0800496a <HAL_UART_Receive_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800496a:	b480      	push	{r7}
 800496c:	b085      	sub	sp, #20
 800496e:	af00      	add	r7, sp, #0
 8004970:	60f8      	str	r0, [r7, #12]
 8004972:	60b9      	str	r1, [r7, #8]
 8004974:	4613      	mov	r3, r2
 8004976:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 800497e:	b2db      	uxtb	r3, r3
 8004980:	2b20      	cmp	r3, #32
 8004982:	d140      	bne.n	8004a06 <HAL_UART_Receive_IT+0x9c>
  {
    if((pData == NULL) || (Size == 0U))
 8004984:	68bb      	ldr	r3, [r7, #8]
 8004986:	2b00      	cmp	r3, #0
 8004988:	d002      	beq.n	8004990 <HAL_UART_Receive_IT+0x26>
 800498a:	88fb      	ldrh	r3, [r7, #6]
 800498c:	2b00      	cmp	r3, #0
 800498e:	d101      	bne.n	8004994 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004990:	2301      	movs	r3, #1
 8004992:	e039      	b.n	8004a08 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800499a:	2b01      	cmp	r3, #1
 800499c:	d101      	bne.n	80049a2 <HAL_UART_Receive_IT+0x38>
 800499e:	2302      	movs	r3, #2
 80049a0:	e032      	b.n	8004a08 <HAL_UART_Receive_IT+0x9e>
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	2201      	movs	r2, #1
 80049a6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    huart->pRxBuffPtr = pData;
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	68ba      	ldr	r2, [r7, #8]
 80049ae:	629a      	str	r2, [r3, #40]	@ 0x28
    huart->RxXferSize = Size;
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	88fa      	ldrh	r2, [r7, #6]
 80049b4:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	88fa      	ldrh	r2, [r7, #6]
 80049ba:	85da      	strh	r2, [r3, #46]	@ 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	2200      	movs	r2, #0
 80049c0:	63da      	str	r2, [r3, #60]	@ 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	2222      	movs	r2, #34	@ 0x22
 80049c6:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	2200      	movs	r2, #0
 80049ce:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	68da      	ldr	r2, [r3, #12]
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80049e0:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	695a      	ldr	r2, [r3, #20]
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	f042 0201 	orr.w	r2, r2, #1
 80049f0:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	68da      	ldr	r2, [r3, #12]
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	f042 0220 	orr.w	r2, r2, #32
 8004a00:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8004a02:	2300      	movs	r3, #0
 8004a04:	e000      	b.n	8004a08 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8004a06:	2302      	movs	r3, #2
  }
}
 8004a08:	4618      	mov	r0, r3
 8004a0a:	3714      	adds	r7, #20
 8004a0c:	46bd      	mov	sp, r7
 8004a0e:	bc80      	pop	{r7}
 8004a10:	4770      	bx	lr
	...

08004a14 <HAL_UART_IRQHandler>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004a14:	b580      	push	{r7, lr}
 8004a16:	b088      	sub	sp, #32
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	68db      	ldr	r3, [r3, #12]
 8004a2a:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	695b      	ldr	r3, [r3, #20]
 8004a32:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 8004a34:	2300      	movs	r3, #0
 8004a36:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 8004a38:	2300      	movs	r3, #0
 8004a3a:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004a3c:	69fb      	ldr	r3, [r7, #28]
 8004a3e:	f003 030f 	and.w	r3, r3, #15
 8004a42:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 8004a44:	693b      	ldr	r3, [r7, #16]
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d10d      	bne.n	8004a66 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004a4a:	69fb      	ldr	r3, [r7, #28]
 8004a4c:	f003 0320 	and.w	r3, r3, #32
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d008      	beq.n	8004a66 <HAL_UART_IRQHandler+0x52>
 8004a54:	69bb      	ldr	r3, [r7, #24]
 8004a56:	f003 0320 	and.w	r3, r3, #32
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d003      	beq.n	8004a66 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8004a5e:	6878      	ldr	r0, [r7, #4]
 8004a60:	f000 f979 	bl	8004d56 <UART_Receive_IT>
      return;
 8004a64:	e0cb      	b.n	8004bfe <HAL_UART_IRQHandler+0x1ea>
    }
  }

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004a66:	693b      	ldr	r3, [r7, #16]
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	f000 80ab 	beq.w	8004bc4 <HAL_UART_IRQHandler+0x1b0>
 8004a6e:	697b      	ldr	r3, [r7, #20]
 8004a70:	f003 0301 	and.w	r3, r3, #1
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d105      	bne.n	8004a84 <HAL_UART_IRQHandler+0x70>
 8004a78:	69bb      	ldr	r3, [r7, #24]
 8004a7a:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	f000 80a0 	beq.w	8004bc4 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004a84:	69fb      	ldr	r3, [r7, #28]
 8004a86:	f003 0301 	and.w	r3, r3, #1
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d00a      	beq.n	8004aa4 <HAL_UART_IRQHandler+0x90>
 8004a8e:	69bb      	ldr	r3, [r7, #24]
 8004a90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d005      	beq.n	8004aa4 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a9c:	f043 0201 	orr.w	r2, r3, #1
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	63da      	str	r2, [r3, #60]	@ 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004aa4:	69fb      	ldr	r3, [r7, #28]
 8004aa6:	f003 0304 	and.w	r3, r3, #4
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d00a      	beq.n	8004ac4 <HAL_UART_IRQHandler+0xb0>
 8004aae:	697b      	ldr	r3, [r7, #20]
 8004ab0:	f003 0301 	and.w	r3, r3, #1
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d005      	beq.n	8004ac4 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004abc:	f043 0202 	orr.w	r2, r3, #2
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	63da      	str	r2, [r3, #60]	@ 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004ac4:	69fb      	ldr	r3, [r7, #28]
 8004ac6:	f003 0302 	and.w	r3, r3, #2
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d00a      	beq.n	8004ae4 <HAL_UART_IRQHandler+0xd0>
 8004ace:	697b      	ldr	r3, [r7, #20]
 8004ad0:	f003 0301 	and.w	r3, r3, #1
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d005      	beq.n	8004ae4 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004adc:	f043 0204 	orr.w	r2, r3, #4
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	63da      	str	r2, [r3, #60]	@ 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004ae4:	69fb      	ldr	r3, [r7, #28]
 8004ae6:	f003 0308 	and.w	r3, r3, #8
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d00a      	beq.n	8004b04 <HAL_UART_IRQHandler+0xf0>
 8004aee:	697b      	ldr	r3, [r7, #20]
 8004af0:	f003 0301 	and.w	r3, r3, #1
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d005      	beq.n	8004b04 <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004afc:	f043 0208 	orr.w	r2, r3, #8
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	63da      	str	r2, [r3, #60]	@ 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d077      	beq.n	8004bfc <HAL_UART_IRQHandler+0x1e8>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004b0c:	69fb      	ldr	r3, [r7, #28]
 8004b0e:	f003 0320 	and.w	r3, r3, #32
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d007      	beq.n	8004b26 <HAL_UART_IRQHandler+0x112>
 8004b16:	69bb      	ldr	r3, [r7, #24]
 8004b18:	f003 0320 	and.w	r3, r3, #32
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d002      	beq.n	8004b26 <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8004b20:	6878      	ldr	r0, [r7, #4]
 8004b22:	f000 f918 	bl	8004d56 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	695b      	ldr	r3, [r3, #20]
 8004b2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	bf14      	ite	ne
 8004b34:	2301      	movne	r3, #1
 8004b36:	2300      	moveq	r3, #0
 8004b38:	b2db      	uxtb	r3, r3
 8004b3a:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b40:	f003 0308 	and.w	r3, r3, #8
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d102      	bne.n	8004b4e <HAL_UART_IRQHandler+0x13a>
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d031      	beq.n	8004bb2 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004b4e:	6878      	ldr	r0, [r7, #4]
 8004b50:	f000 f863 	bl	8004c1a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	695b      	ldr	r3, [r3, #20]
 8004b5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d023      	beq.n	8004baa <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	695a      	ldr	r2, [r3, #20]
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004b70:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d013      	beq.n	8004ba2 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b7e:	4a21      	ldr	r2, [pc, #132]	@ (8004c04 <HAL_UART_IRQHandler+0x1f0>)
 8004b80:	635a      	str	r2, [r3, #52]	@ 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b86:	4618      	mov	r0, r3
 8004b88:	f7fe fdda 	bl	8003740 <HAL_DMA_Abort_IT>
 8004b8c:	4603      	mov	r3, r0
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d016      	beq.n	8004bc0 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b96:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b98:	687a      	ldr	r2, [r7, #4]
 8004b9a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004b9c:	4610      	mov	r0, r2
 8004b9e:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ba0:	e00e      	b.n	8004bc0 <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 8004ba2:	6878      	ldr	r0, [r7, #4]
 8004ba4:	f7fd fda0 	bl	80026e8 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ba8:	e00a      	b.n	8004bc0 <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 8004baa:	6878      	ldr	r0, [r7, #4]
 8004bac:	f7fd fd9c 	bl	80026e8 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004bb0:	e006      	b.n	8004bc0 <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 8004bb2:	6878      	ldr	r0, [r7, #4]
 8004bb4:	f7fd fd98 	bl	80026e8 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	2200      	movs	r2, #0
 8004bbc:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
    }
    return;
 8004bbe:	e01d      	b.n	8004bfc <HAL_UART_IRQHandler+0x1e8>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004bc0:	bf00      	nop
    return;
 8004bc2:	e01b      	b.n	8004bfc <HAL_UART_IRQHandler+0x1e8>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004bc4:	69fb      	ldr	r3, [r7, #28]
 8004bc6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d008      	beq.n	8004be0 <HAL_UART_IRQHandler+0x1cc>
 8004bce:	69bb      	ldr	r3, [r7, #24]
 8004bd0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d003      	beq.n	8004be0 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8004bd8:	6878      	ldr	r0, [r7, #4]
 8004bda:	f000 f84f 	bl	8004c7c <UART_Transmit_IT>
    return;
 8004bde:	e00e      	b.n	8004bfe <HAL_UART_IRQHandler+0x1ea>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004be0:	69fb      	ldr	r3, [r7, #28]
 8004be2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d009      	beq.n	8004bfe <HAL_UART_IRQHandler+0x1ea>
 8004bea:	69bb      	ldr	r3, [r7, #24]
 8004bec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d004      	beq.n	8004bfe <HAL_UART_IRQHandler+0x1ea>
  {
    UART_EndTransmit_IT(huart);
 8004bf4:	6878      	ldr	r0, [r7, #4]
 8004bf6:	f000 f896 	bl	8004d26 <UART_EndTransmit_IT>
    return;
 8004bfa:	e000      	b.n	8004bfe <HAL_UART_IRQHandler+0x1ea>
    return;
 8004bfc:	bf00      	nop
  }
}
 8004bfe:	3720      	adds	r7, #32
 8004c00:	46bd      	mov	sp, r7
 8004c02:	bd80      	pop	{r7, pc}
 8004c04:	08004c55 	.word	0x08004c55

08004c08 <HAL_UART_TxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004c08:	b480      	push	{r7}
 8004c0a:	b083      	sub	sp, #12
 8004c0c:	af00      	add	r7, sp, #0
 8004c0e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 8004c10:	bf00      	nop
 8004c12:	370c      	adds	r7, #12
 8004c14:	46bd      	mov	sp, r7
 8004c16:	bc80      	pop	{r7}
 8004c18:	4770      	bx	lr

08004c1a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004c1a:	b480      	push	{r7}
 8004c1c:	b083      	sub	sp, #12
 8004c1e:	af00      	add	r7, sp, #0
 8004c20:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	68da      	ldr	r2, [r3, #12]
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
 8004c30:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	695a      	ldr	r2, [r3, #20]
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	f022 0201 	bic.w	r2, r2, #1
 8004c40:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	2220      	movs	r2, #32
 8004c46:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
}
 8004c4a:	bf00      	nop
 8004c4c:	370c      	adds	r7, #12
 8004c4e:	46bd      	mov	sp, r7
 8004c50:	bc80      	pop	{r7}
 8004c52:	4770      	bx	lr

08004c54 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004c54:	b580      	push	{r7, lr}
 8004c56:	b084      	sub	sp, #16
 8004c58:	af00      	add	r7, sp, #0
 8004c5a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c60:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	2200      	movs	r2, #0
 8004c66:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	2200      	movs	r2, #0
 8004c6c:	84da      	strh	r2, [r3, #38]	@ 0x26

  HAL_UART_ErrorCallback(huart);
 8004c6e:	68f8      	ldr	r0, [r7, #12]
 8004c70:	f7fd fd3a 	bl	80026e8 <HAL_UART_ErrorCallback>
}
 8004c74:	bf00      	nop
 8004c76:	3710      	adds	r7, #16
 8004c78:	46bd      	mov	sp, r7
 8004c7a:	bd80      	pop	{r7, pc}

08004c7c <UART_Transmit_IT>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004c7c:	b480      	push	{r7}
 8004c7e:	b085      	sub	sp, #20
 8004c80:	af00      	add	r7, sp, #0
 8004c82:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8004c8a:	b2db      	uxtb	r3, r3
 8004c8c:	2b21      	cmp	r3, #33	@ 0x21
 8004c8e:	d144      	bne.n	8004d1a <UART_Transmit_IT+0x9e>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	689b      	ldr	r3, [r3, #8]
 8004c94:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c98:	d11a      	bne.n	8004cd0 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	6a1b      	ldr	r3, [r3, #32]
 8004c9e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	881b      	ldrh	r3, [r3, #0]
 8004ca4:	461a      	mov	r2, r3
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004cae:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	691b      	ldr	r3, [r3, #16]
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d105      	bne.n	8004cc4 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	6a1b      	ldr	r3, [r3, #32]
 8004cbc:	1c9a      	adds	r2, r3, #2
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	621a      	str	r2, [r3, #32]
 8004cc2:	e00e      	b.n	8004ce2 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	6a1b      	ldr	r3, [r3, #32]
 8004cc8:	1c5a      	adds	r2, r3, #1
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	621a      	str	r2, [r3, #32]
 8004cce:	e008      	b.n	8004ce2 <UART_Transmit_IT+0x66>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	6a1b      	ldr	r3, [r3, #32]
 8004cd4:	1c59      	adds	r1, r3, #1
 8004cd6:	687a      	ldr	r2, [r7, #4]
 8004cd8:	6211      	str	r1, [r2, #32]
 8004cda:	781a      	ldrb	r2, [r3, #0]
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	605a      	str	r2, [r3, #4]
    }

    if(--huart->TxXferCount == 0U)
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004ce6:	b29b      	uxth	r3, r3
 8004ce8:	3b01      	subs	r3, #1
 8004cea:	b29b      	uxth	r3, r3
 8004cec:	687a      	ldr	r2, [r7, #4]
 8004cee:	4619      	mov	r1, r3
 8004cf0:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d10f      	bne.n	8004d16 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	68da      	ldr	r2, [r3, #12]
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004d04:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	68da      	ldr	r2, [r3, #12]
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004d14:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004d16:	2300      	movs	r3, #0
 8004d18:	e000      	b.n	8004d1c <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8004d1a:	2302      	movs	r3, #2
  }
}
 8004d1c:	4618      	mov	r0, r3
 8004d1e:	3714      	adds	r7, #20
 8004d20:	46bd      	mov	sp, r7
 8004d22:	bc80      	pop	{r7}
 8004d24:	4770      	bx	lr

08004d26 <UART_EndTransmit_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004d26:	b580      	push	{r7, lr}
 8004d28:	b082      	sub	sp, #8
 8004d2a:	af00      	add	r7, sp, #0
 8004d2c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	68da      	ldr	r2, [r3, #12]
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004d3c:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	2220      	movs	r2, #32
 8004d42:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  HAL_UART_TxCpltCallback(huart);
 8004d46:	6878      	ldr	r0, [r7, #4]
 8004d48:	f7ff ff5e 	bl	8004c08 <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 8004d4c:	2300      	movs	r3, #0
}
 8004d4e:	4618      	mov	r0, r3
 8004d50:	3708      	adds	r7, #8
 8004d52:	46bd      	mov	sp, r7
 8004d54:	bd80      	pop	{r7, pc}

08004d56 <UART_Receive_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004d56:	b580      	push	{r7, lr}
 8004d58:	b084      	sub	sp, #16
 8004d5a:	af00      	add	r7, sp, #0
 8004d5c:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8004d64:	b2db      	uxtb	r3, r3
 8004d66:	2b22      	cmp	r3, #34	@ 0x22
 8004d68:	d171      	bne.n	8004e4e <UART_Receive_IT+0xf8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	689b      	ldr	r3, [r3, #8]
 8004d6e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004d72:	d123      	bne.n	8004dbc <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d78:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	691b      	ldr	r3, [r3, #16]
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d10e      	bne.n	8004da0 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	685b      	ldr	r3, [r3, #4]
 8004d88:	b29b      	uxth	r3, r3
 8004d8a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004d8e:	b29a      	uxth	r2, r3
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d98:	1c9a      	adds	r2, r3, #2
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	629a      	str	r2, [r3, #40]	@ 0x28
 8004d9e:	e029      	b.n	8004df4 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	685b      	ldr	r3, [r3, #4]
 8004da6:	b29b      	uxth	r3, r3
 8004da8:	b2db      	uxtb	r3, r3
 8004daa:	b29a      	uxth	r2, r3
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004db4:	1c5a      	adds	r2, r3, #1
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	629a      	str	r2, [r3, #40]	@ 0x28
 8004dba:	e01b      	b.n	8004df4 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	691b      	ldr	r3, [r3, #16]
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d10a      	bne.n	8004dda <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	6858      	ldr	r0, [r3, #4]
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004dce:	1c59      	adds	r1, r3, #1
 8004dd0:	687a      	ldr	r2, [r7, #4]
 8004dd2:	6291      	str	r1, [r2, #40]	@ 0x28
 8004dd4:	b2c2      	uxtb	r2, r0
 8004dd6:	701a      	strb	r2, [r3, #0]
 8004dd8:	e00c      	b.n	8004df4 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	685b      	ldr	r3, [r3, #4]
 8004de0:	b2da      	uxtb	r2, r3
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004de6:	1c58      	adds	r0, r3, #1
 8004de8:	6879      	ldr	r1, [r7, #4]
 8004dea:	6288      	str	r0, [r1, #40]	@ 0x28
 8004dec:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004df0:	b2d2      	uxtb	r2, r2
 8004df2:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004df8:	b29b      	uxth	r3, r3
 8004dfa:	3b01      	subs	r3, #1
 8004dfc:	b29b      	uxth	r3, r3
 8004dfe:	687a      	ldr	r2, [r7, #4]
 8004e00:	4619      	mov	r1, r3
 8004e02:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d120      	bne.n	8004e4a <UART_Receive_IT+0xf4>
    {
      /* Disable the IRDA Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	68da      	ldr	r2, [r3, #12]
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	f022 0220 	bic.w	r2, r2, #32
 8004e16:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	68da      	ldr	r2, [r3, #12]
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004e26:	60da      	str	r2, [r3, #12]
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	695a      	ldr	r2, [r3, #20]
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	f022 0201 	bic.w	r2, r2, #1
 8004e36:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	2220      	movs	r2, #32
 8004e3c:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a

      HAL_UART_RxCpltCallback(huart);
 8004e40:	6878      	ldr	r0, [r7, #4]
 8004e42:	f7fd fb43 	bl	80024cc <HAL_UART_RxCpltCallback>

      return HAL_OK;
 8004e46:	2300      	movs	r3, #0
 8004e48:	e002      	b.n	8004e50 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8004e4a:	2300      	movs	r3, #0
 8004e4c:	e000      	b.n	8004e50 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8004e4e:	2302      	movs	r3, #2
  }
}
 8004e50:	4618      	mov	r0, r3
 8004e52:	3710      	adds	r7, #16
 8004e54:	46bd      	mov	sp, r7
 8004e56:	bd80      	pop	{r7, pc}

08004e58 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004e58:	b5b0      	push	{r4, r5, r7, lr}
 8004e5a:	b084      	sub	sp, #16
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8004e60:	2300      	movs	r3, #0
 8004e62:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	691b      	ldr	r3, [r3, #16]
 8004e6a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	68da      	ldr	r2, [r3, #12]
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	430a      	orrs	r2, r1
 8004e78:	611a      	str	r2, [r3, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	689a      	ldr	r2, [r3, #8]
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	691b      	ldr	r3, [r3, #16]
 8004e82:	431a      	orrs	r2, r3
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	695b      	ldr	r3, [r3, #20]
 8004e88:	4313      	orrs	r3, r2
 8004e8a:	68fa      	ldr	r2, [r7, #12]
 8004e8c:	4313      	orrs	r3, r2
 8004e8e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, 
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	68db      	ldr	r3, [r3, #12]
 8004e96:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8004e9a:	f023 030c 	bic.w	r3, r3, #12
 8004e9e:	687a      	ldr	r2, [r7, #4]
 8004ea0:	6812      	ldr	r2, [r2, #0]
 8004ea2:	68f9      	ldr	r1, [r7, #12]
 8004ea4:	430b      	orrs	r3, r1
 8004ea6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	695b      	ldr	r3, [r3, #20]
 8004eae:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	699a      	ldr	r2, [r3, #24]
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	430a      	orrs	r2, r1
 8004ebc:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	4a6f      	ldr	r2, [pc, #444]	@ (8005080 <UART_SetConfig+0x228>)
 8004ec4:	4293      	cmp	r3, r2
 8004ec6:	d16b      	bne.n	8004fa0 <UART_SetConfig+0x148>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8004ec8:	f7ff fa34 	bl	8004334 <HAL_RCC_GetPCLK2Freq>
 8004ecc:	4602      	mov	r2, r0
 8004ece:	4613      	mov	r3, r2
 8004ed0:	009b      	lsls	r3, r3, #2
 8004ed2:	4413      	add	r3, r2
 8004ed4:	009a      	lsls	r2, r3, #2
 8004ed6:	441a      	add	r2, r3
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	685b      	ldr	r3, [r3, #4]
 8004edc:	009b      	lsls	r3, r3, #2
 8004ede:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ee2:	4a68      	ldr	r2, [pc, #416]	@ (8005084 <UART_SetConfig+0x22c>)
 8004ee4:	fba2 2303 	umull	r2, r3, r2, r3
 8004ee8:	095b      	lsrs	r3, r3, #5
 8004eea:	011c      	lsls	r4, r3, #4
 8004eec:	f7ff fa22 	bl	8004334 <HAL_RCC_GetPCLK2Freq>
 8004ef0:	4602      	mov	r2, r0
 8004ef2:	4613      	mov	r3, r2
 8004ef4:	009b      	lsls	r3, r3, #2
 8004ef6:	4413      	add	r3, r2
 8004ef8:	009a      	lsls	r2, r3, #2
 8004efa:	441a      	add	r2, r3
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	685b      	ldr	r3, [r3, #4]
 8004f00:	009b      	lsls	r3, r3, #2
 8004f02:	fbb2 f5f3 	udiv	r5, r2, r3
 8004f06:	f7ff fa15 	bl	8004334 <HAL_RCC_GetPCLK2Freq>
 8004f0a:	4602      	mov	r2, r0
 8004f0c:	4613      	mov	r3, r2
 8004f0e:	009b      	lsls	r3, r3, #2
 8004f10:	4413      	add	r3, r2
 8004f12:	009a      	lsls	r2, r3, #2
 8004f14:	441a      	add	r2, r3
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	685b      	ldr	r3, [r3, #4]
 8004f1a:	009b      	lsls	r3, r3, #2
 8004f1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f20:	4a58      	ldr	r2, [pc, #352]	@ (8005084 <UART_SetConfig+0x22c>)
 8004f22:	fba2 2303 	umull	r2, r3, r2, r3
 8004f26:	095b      	lsrs	r3, r3, #5
 8004f28:	2264      	movs	r2, #100	@ 0x64
 8004f2a:	fb02 f303 	mul.w	r3, r2, r3
 8004f2e:	1aeb      	subs	r3, r5, r3
 8004f30:	011b      	lsls	r3, r3, #4
 8004f32:	3332      	adds	r3, #50	@ 0x32
 8004f34:	4a53      	ldr	r2, [pc, #332]	@ (8005084 <UART_SetConfig+0x22c>)
 8004f36:	fba2 2303 	umull	r2, r3, r2, r3
 8004f3a:	095b      	lsrs	r3, r3, #5
 8004f3c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004f40:	441c      	add	r4, r3
 8004f42:	f7ff f9f7 	bl	8004334 <HAL_RCC_GetPCLK2Freq>
 8004f46:	4602      	mov	r2, r0
 8004f48:	4613      	mov	r3, r2
 8004f4a:	009b      	lsls	r3, r3, #2
 8004f4c:	4413      	add	r3, r2
 8004f4e:	009a      	lsls	r2, r3, #2
 8004f50:	441a      	add	r2, r3
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	685b      	ldr	r3, [r3, #4]
 8004f56:	009b      	lsls	r3, r3, #2
 8004f58:	fbb2 f5f3 	udiv	r5, r2, r3
 8004f5c:	f7ff f9ea 	bl	8004334 <HAL_RCC_GetPCLK2Freq>
 8004f60:	4602      	mov	r2, r0
 8004f62:	4613      	mov	r3, r2
 8004f64:	009b      	lsls	r3, r3, #2
 8004f66:	4413      	add	r3, r2
 8004f68:	009a      	lsls	r2, r3, #2
 8004f6a:	441a      	add	r2, r3
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	685b      	ldr	r3, [r3, #4]
 8004f70:	009b      	lsls	r3, r3, #2
 8004f72:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f76:	4a43      	ldr	r2, [pc, #268]	@ (8005084 <UART_SetConfig+0x22c>)
 8004f78:	fba2 2303 	umull	r2, r3, r2, r3
 8004f7c:	095b      	lsrs	r3, r3, #5
 8004f7e:	2264      	movs	r2, #100	@ 0x64
 8004f80:	fb02 f303 	mul.w	r3, r2, r3
 8004f84:	1aeb      	subs	r3, r5, r3
 8004f86:	011b      	lsls	r3, r3, #4
 8004f88:	3332      	adds	r3, #50	@ 0x32
 8004f8a:	4a3e      	ldr	r2, [pc, #248]	@ (8005084 <UART_SetConfig+0x22c>)
 8004f8c:	fba2 2303 	umull	r2, r3, r2, r3
 8004f90:	095b      	lsrs	r3, r3, #5
 8004f92:	f003 020f 	and.w	r2, r3, #15
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	4422      	add	r2, r4
 8004f9c:	609a      	str	r2, [r3, #8]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8004f9e:	e06a      	b.n	8005076 <UART_SetConfig+0x21e>
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8004fa0:	f7ff f9b4 	bl	800430c <HAL_RCC_GetPCLK1Freq>
 8004fa4:	4602      	mov	r2, r0
 8004fa6:	4613      	mov	r3, r2
 8004fa8:	009b      	lsls	r3, r3, #2
 8004faa:	4413      	add	r3, r2
 8004fac:	009a      	lsls	r2, r3, #2
 8004fae:	441a      	add	r2, r3
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	685b      	ldr	r3, [r3, #4]
 8004fb4:	009b      	lsls	r3, r3, #2
 8004fb6:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fba:	4a32      	ldr	r2, [pc, #200]	@ (8005084 <UART_SetConfig+0x22c>)
 8004fbc:	fba2 2303 	umull	r2, r3, r2, r3
 8004fc0:	095b      	lsrs	r3, r3, #5
 8004fc2:	011c      	lsls	r4, r3, #4
 8004fc4:	f7ff f9a2 	bl	800430c <HAL_RCC_GetPCLK1Freq>
 8004fc8:	4602      	mov	r2, r0
 8004fca:	4613      	mov	r3, r2
 8004fcc:	009b      	lsls	r3, r3, #2
 8004fce:	4413      	add	r3, r2
 8004fd0:	009a      	lsls	r2, r3, #2
 8004fd2:	441a      	add	r2, r3
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	685b      	ldr	r3, [r3, #4]
 8004fd8:	009b      	lsls	r3, r3, #2
 8004fda:	fbb2 f5f3 	udiv	r5, r2, r3
 8004fde:	f7ff f995 	bl	800430c <HAL_RCC_GetPCLK1Freq>
 8004fe2:	4602      	mov	r2, r0
 8004fe4:	4613      	mov	r3, r2
 8004fe6:	009b      	lsls	r3, r3, #2
 8004fe8:	4413      	add	r3, r2
 8004fea:	009a      	lsls	r2, r3, #2
 8004fec:	441a      	add	r2, r3
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	685b      	ldr	r3, [r3, #4]
 8004ff2:	009b      	lsls	r3, r3, #2
 8004ff4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ff8:	4a22      	ldr	r2, [pc, #136]	@ (8005084 <UART_SetConfig+0x22c>)
 8004ffa:	fba2 2303 	umull	r2, r3, r2, r3
 8004ffe:	095b      	lsrs	r3, r3, #5
 8005000:	2264      	movs	r2, #100	@ 0x64
 8005002:	fb02 f303 	mul.w	r3, r2, r3
 8005006:	1aeb      	subs	r3, r5, r3
 8005008:	011b      	lsls	r3, r3, #4
 800500a:	3332      	adds	r3, #50	@ 0x32
 800500c:	4a1d      	ldr	r2, [pc, #116]	@ (8005084 <UART_SetConfig+0x22c>)
 800500e:	fba2 2303 	umull	r2, r3, r2, r3
 8005012:	095b      	lsrs	r3, r3, #5
 8005014:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005018:	441c      	add	r4, r3
 800501a:	f7ff f977 	bl	800430c <HAL_RCC_GetPCLK1Freq>
 800501e:	4602      	mov	r2, r0
 8005020:	4613      	mov	r3, r2
 8005022:	009b      	lsls	r3, r3, #2
 8005024:	4413      	add	r3, r2
 8005026:	009a      	lsls	r2, r3, #2
 8005028:	441a      	add	r2, r3
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	685b      	ldr	r3, [r3, #4]
 800502e:	009b      	lsls	r3, r3, #2
 8005030:	fbb2 f5f3 	udiv	r5, r2, r3
 8005034:	f7ff f96a 	bl	800430c <HAL_RCC_GetPCLK1Freq>
 8005038:	4602      	mov	r2, r0
 800503a:	4613      	mov	r3, r2
 800503c:	009b      	lsls	r3, r3, #2
 800503e:	4413      	add	r3, r2
 8005040:	009a      	lsls	r2, r3, #2
 8005042:	441a      	add	r2, r3
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	685b      	ldr	r3, [r3, #4]
 8005048:	009b      	lsls	r3, r3, #2
 800504a:	fbb2 f3f3 	udiv	r3, r2, r3
 800504e:	4a0d      	ldr	r2, [pc, #52]	@ (8005084 <UART_SetConfig+0x22c>)
 8005050:	fba2 2303 	umull	r2, r3, r2, r3
 8005054:	095b      	lsrs	r3, r3, #5
 8005056:	2264      	movs	r2, #100	@ 0x64
 8005058:	fb02 f303 	mul.w	r3, r2, r3
 800505c:	1aeb      	subs	r3, r5, r3
 800505e:	011b      	lsls	r3, r3, #4
 8005060:	3332      	adds	r3, #50	@ 0x32
 8005062:	4a08      	ldr	r2, [pc, #32]	@ (8005084 <UART_SetConfig+0x22c>)
 8005064:	fba2 2303 	umull	r2, r3, r2, r3
 8005068:	095b      	lsrs	r3, r3, #5
 800506a:	f003 020f 	and.w	r2, r3, #15
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	4422      	add	r2, r4
 8005074:	609a      	str	r2, [r3, #8]
}
 8005076:	bf00      	nop
 8005078:	3710      	adds	r7, #16
 800507a:	46bd      	mov	sp, r7
 800507c:	bdb0      	pop	{r4, r5, r7, pc}
 800507e:	bf00      	nop
 8005080:	40013800 	.word	0x40013800
 8005084:	51eb851f 	.word	0x51eb851f

08005088 <Reset_Handler>:
  movs r1, #0
 8005088:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800508a:	e003      	b.n	8005094 <LoopCopyDataInit>

0800508c <CopyDataInit>:
  ldr r3, =_sidata
 800508c:	4b12      	ldr	r3, [pc, #72]	@ (80050d8 <LoopPaintStack+0x20>)
  ldr r3, [r3, r1]
 800508e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8005090:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8005092:	3104      	adds	r1, #4

08005094 <LoopCopyDataInit>:
  ldr r0, =_sdata
 8005094:	4811      	ldr	r0, [pc, #68]	@ (80050dc <LoopPaintStack+0x24>)
  ldr r3, =_edata
 8005096:	4b12      	ldr	r3, [pc, #72]	@ (80050e0 <LoopPaintStack+0x28>)
  adds r2, r0, r1
 8005098:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800509a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 800509c:	d3f6      	bcc.n	800508c <CopyDataInit>
  ldr r2, =_sbss
 800509e:	4a11      	ldr	r2, [pc, #68]	@ (80050e4 <LoopPaintStack+0x2c>)
  b LoopFillZerobss
 80050a0:	e002      	b.n	80050a8 <LoopFillZerobss>

080050a2 <FillZerobss>:
  movs r3, #0
 80050a2:	2300      	movs	r3, #0
  str r3, [r2], #4
 80050a4:	f842 3b04 	str.w	r3, [r2], #4

080050a8 <LoopFillZerobss>:
  ldr r3, = _ebss
 80050a8:	4b0f      	ldr	r3, [pc, #60]	@ (80050e8 <LoopPaintStack+0x30>)
  cmp r2, r3
 80050aa:	429a      	cmp	r2, r3
  bcc FillZerobss
 80050ac:	d3f9      	bcc.n	80050a2 <FillZerobss>
  ldr r3, =0x55555555
 80050ae:	f04f 3355 	mov.w	r3, #1431655765	@ 0x55555555
  sub ip, sp, #4
 80050b2:	f1ad 0c04 	sub.w	ip, sp, #4
  ldr r2, = _ebss
 80050b6:	4a0c      	ldr	r2, [pc, #48]	@ (80050e8 <LoopPaintStack+0x30>)

080050b8 <LoopPaintStack>:
	str r3, [ip], #-4
 80050b8:	f84c 3904 	str.w	r3, [ip], #-4
	cmp ip, r2
 80050bc:	4594      	cmp	ip, r2
	bne LoopPaintStack
 80050be:	d1fb      	bne.n	80050b8 <LoopPaintStack>
    bl  SystemInit
 80050c0:	f7fd fcbc 	bl	8002a3c <SystemInit>
    bl  SystemCoreClockUpdate
 80050c4:	f7fd fcee 	bl	8002aa4 <SystemCoreClockUpdate>
    bl  SYS_NVIC_PriorityGrouping
 80050c8:	f7fc fcbc 	bl	8001a44 <SYS_NVIC_PriorityGrouping>
    bl __libc_init_array
 80050cc:	f000 fd0c 	bl	8005ae8 <__libc_init_array>
  bl main
 80050d0:	f7fc f86e 	bl	80011b0 <main>
  b Infinite_Loop
 80050d4:	f000 b80a 	b.w	80050ec <Default_Handler>
  ldr r3, =_sidata
 80050d8:	0800bc7c 	.word	0x0800bc7c
  ldr r0, =_sdata
 80050dc:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80050e0:	200006d0 	.word	0x200006d0
  ldr r2, =_sbss
 80050e4:	200006d0 	.word	0x200006d0
  ldr r3, = _ebss
 80050e8:	20000f70 	.word	0x20000f70

080050ec <Default_Handler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80050ec:	e7fe      	b.n	80050ec <Default_Handler>
	...

080050f0 <malloc>:
 80050f0:	4b02      	ldr	r3, [pc, #8]	@ (80050fc <malloc+0xc>)
 80050f2:	4601      	mov	r1, r0
 80050f4:	6818      	ldr	r0, [r3, #0]
 80050f6:	f000 b803 	b.w	8005100 <_malloc_r>
 80050fa:	bf00      	nop
 80050fc:	2000043c 	.word	0x2000043c

08005100 <_malloc_r>:
 8005100:	f101 030b 	add.w	r3, r1, #11
 8005104:	2b16      	cmp	r3, #22
 8005106:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800510a:	4605      	mov	r5, r0
 800510c:	d906      	bls.n	800511c <_malloc_r+0x1c>
 800510e:	f033 0707 	bics.w	r7, r3, #7
 8005112:	d504      	bpl.n	800511e <_malloc_r+0x1e>
 8005114:	230c      	movs	r3, #12
 8005116:	602b      	str	r3, [r5, #0]
 8005118:	2400      	movs	r4, #0
 800511a:	e1a1      	b.n	8005460 <_malloc_r+0x360>
 800511c:	2710      	movs	r7, #16
 800511e:	42b9      	cmp	r1, r7
 8005120:	d8f8      	bhi.n	8005114 <_malloc_r+0x14>
 8005122:	4628      	mov	r0, r5
 8005124:	f000 fa26 	bl	8005574 <__malloc_lock>
 8005128:	f5b7 7ffc 	cmp.w	r7, #504	@ 0x1f8
 800512c:	4eae      	ldr	r6, [pc, #696]	@ (80053e8 <_malloc_r+0x2e8>)
 800512e:	d237      	bcs.n	80051a0 <_malloc_r+0xa0>
 8005130:	f107 0208 	add.w	r2, r7, #8
 8005134:	4432      	add	r2, r6
 8005136:	6854      	ldr	r4, [r2, #4]
 8005138:	f1a2 0108 	sub.w	r1, r2, #8
 800513c:	428c      	cmp	r4, r1
 800513e:	ea4f 03d7 	mov.w	r3, r7, lsr #3
 8005142:	d102      	bne.n	800514a <_malloc_r+0x4a>
 8005144:	68d4      	ldr	r4, [r2, #12]
 8005146:	42a2      	cmp	r2, r4
 8005148:	d010      	beq.n	800516c <_malloc_r+0x6c>
 800514a:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 800514e:	6863      	ldr	r3, [r4, #4]
 8005150:	60ca      	str	r2, [r1, #12]
 8005152:	f023 0303 	bic.w	r3, r3, #3
 8005156:	6091      	str	r1, [r2, #8]
 8005158:	4423      	add	r3, r4
 800515a:	685a      	ldr	r2, [r3, #4]
 800515c:	f042 0201 	orr.w	r2, r2, #1
 8005160:	605a      	str	r2, [r3, #4]
 8005162:	4628      	mov	r0, r5
 8005164:	f000 fa0c 	bl	8005580 <__malloc_unlock>
 8005168:	3408      	adds	r4, #8
 800516a:	e179      	b.n	8005460 <_malloc_r+0x360>
 800516c:	3302      	adds	r3, #2
 800516e:	6934      	ldr	r4, [r6, #16]
 8005170:	499e      	ldr	r1, [pc, #632]	@ (80053ec <_malloc_r+0x2ec>)
 8005172:	428c      	cmp	r4, r1
 8005174:	d077      	beq.n	8005266 <_malloc_r+0x166>
 8005176:	6862      	ldr	r2, [r4, #4]
 8005178:	f022 0c03 	bic.w	ip, r2, #3
 800517c:	ebac 0007 	sub.w	r0, ip, r7
 8005180:	280f      	cmp	r0, #15
 8005182:	dd48      	ble.n	8005216 <_malloc_r+0x116>
 8005184:	19e2      	adds	r2, r4, r7
 8005186:	f040 0301 	orr.w	r3, r0, #1
 800518a:	f047 0701 	orr.w	r7, r7, #1
 800518e:	6067      	str	r7, [r4, #4]
 8005190:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8005194:	e9c2 1102 	strd	r1, r1, [r2, #8]
 8005198:	6053      	str	r3, [r2, #4]
 800519a:	f844 000c 	str.w	r0, [r4, ip]
 800519e:	e7e0      	b.n	8005162 <_malloc_r+0x62>
 80051a0:	0a7b      	lsrs	r3, r7, #9
 80051a2:	d02a      	beq.n	80051fa <_malloc_r+0xfa>
 80051a4:	2b04      	cmp	r3, #4
 80051a6:	d812      	bhi.n	80051ce <_malloc_r+0xce>
 80051a8:	09bb      	lsrs	r3, r7, #6
 80051aa:	3338      	adds	r3, #56	@ 0x38
 80051ac:	1c5a      	adds	r2, r3, #1
 80051ae:	eb06 02c2 	add.w	r2, r6, r2, lsl #3
 80051b2:	6854      	ldr	r4, [r2, #4]
 80051b4:	f1a2 0c08 	sub.w	ip, r2, #8
 80051b8:	4564      	cmp	r4, ip
 80051ba:	d006      	beq.n	80051ca <_malloc_r+0xca>
 80051bc:	6862      	ldr	r2, [r4, #4]
 80051be:	f022 0203 	bic.w	r2, r2, #3
 80051c2:	1bd0      	subs	r0, r2, r7
 80051c4:	280f      	cmp	r0, #15
 80051c6:	dd1c      	ble.n	8005202 <_malloc_r+0x102>
 80051c8:	3b01      	subs	r3, #1
 80051ca:	3301      	adds	r3, #1
 80051cc:	e7cf      	b.n	800516e <_malloc_r+0x6e>
 80051ce:	2b14      	cmp	r3, #20
 80051d0:	d801      	bhi.n	80051d6 <_malloc_r+0xd6>
 80051d2:	335b      	adds	r3, #91	@ 0x5b
 80051d4:	e7ea      	b.n	80051ac <_malloc_r+0xac>
 80051d6:	2b54      	cmp	r3, #84	@ 0x54
 80051d8:	d802      	bhi.n	80051e0 <_malloc_r+0xe0>
 80051da:	0b3b      	lsrs	r3, r7, #12
 80051dc:	336e      	adds	r3, #110	@ 0x6e
 80051de:	e7e5      	b.n	80051ac <_malloc_r+0xac>
 80051e0:	f5b3 7faa 	cmp.w	r3, #340	@ 0x154
 80051e4:	d802      	bhi.n	80051ec <_malloc_r+0xec>
 80051e6:	0bfb      	lsrs	r3, r7, #15
 80051e8:	3377      	adds	r3, #119	@ 0x77
 80051ea:	e7df      	b.n	80051ac <_malloc_r+0xac>
 80051ec:	f240 5254 	movw	r2, #1364	@ 0x554
 80051f0:	4293      	cmp	r3, r2
 80051f2:	d804      	bhi.n	80051fe <_malloc_r+0xfe>
 80051f4:	0cbb      	lsrs	r3, r7, #18
 80051f6:	337c      	adds	r3, #124	@ 0x7c
 80051f8:	e7d8      	b.n	80051ac <_malloc_r+0xac>
 80051fa:	233f      	movs	r3, #63	@ 0x3f
 80051fc:	e7d6      	b.n	80051ac <_malloc_r+0xac>
 80051fe:	237e      	movs	r3, #126	@ 0x7e
 8005200:	e7d4      	b.n	80051ac <_malloc_r+0xac>
 8005202:	2800      	cmp	r0, #0
 8005204:	68e1      	ldr	r1, [r4, #12]
 8005206:	db04      	blt.n	8005212 <_malloc_r+0x112>
 8005208:	68a3      	ldr	r3, [r4, #8]
 800520a:	60d9      	str	r1, [r3, #12]
 800520c:	608b      	str	r3, [r1, #8]
 800520e:	18a3      	adds	r3, r4, r2
 8005210:	e7a3      	b.n	800515a <_malloc_r+0x5a>
 8005212:	460c      	mov	r4, r1
 8005214:	e7d0      	b.n	80051b8 <_malloc_r+0xb8>
 8005216:	2800      	cmp	r0, #0
 8005218:	e9c6 1104 	strd	r1, r1, [r6, #16]
 800521c:	db07      	blt.n	800522e <_malloc_r+0x12e>
 800521e:	44a4      	add	ip, r4
 8005220:	f8dc 3004 	ldr.w	r3, [ip, #4]
 8005224:	f043 0301 	orr.w	r3, r3, #1
 8005228:	f8cc 3004 	str.w	r3, [ip, #4]
 800522c:	e799      	b.n	8005162 <_malloc_r+0x62>
 800522e:	f5bc 7f00 	cmp.w	ip, #512	@ 0x200
 8005232:	6870      	ldr	r0, [r6, #4]
 8005234:	f080 8093 	bcs.w	800535e <_malloc_r+0x25e>
 8005238:	ea4f 02dc 	mov.w	r2, ip, lsr #3
 800523c:	ea4f 1e5c 	mov.w	lr, ip, lsr #5
 8005240:	f04f 0c01 	mov.w	ip, #1
 8005244:	fa0c fc0e 	lsl.w	ip, ip, lr
 8005248:	ea4c 0000 	orr.w	r0, ip, r0
 800524c:	3201      	adds	r2, #1
 800524e:	f856 c032 	ldr.w	ip, [r6, r2, lsl #3]
 8005252:	6070      	str	r0, [r6, #4]
 8005254:	eb06 00c2 	add.w	r0, r6, r2, lsl #3
 8005258:	3808      	subs	r0, #8
 800525a:	e9c4 c002 	strd	ip, r0, [r4, #8]
 800525e:	f846 4032 	str.w	r4, [r6, r2, lsl #3]
 8005262:	f8cc 400c 	str.w	r4, [ip, #12]
 8005266:	2201      	movs	r2, #1
 8005268:	1098      	asrs	r0, r3, #2
 800526a:	4082      	lsls	r2, r0
 800526c:	6870      	ldr	r0, [r6, #4]
 800526e:	4290      	cmp	r0, r2
 8005270:	d326      	bcc.n	80052c0 <_malloc_r+0x1c0>
 8005272:	4210      	tst	r0, r2
 8005274:	d106      	bne.n	8005284 <_malloc_r+0x184>
 8005276:	f023 0303 	bic.w	r3, r3, #3
 800527a:	0052      	lsls	r2, r2, #1
 800527c:	4210      	tst	r0, r2
 800527e:	f103 0304 	add.w	r3, r3, #4
 8005282:	d0fa      	beq.n	800527a <_malloc_r+0x17a>
 8005284:	eb06 08c3 	add.w	r8, r6, r3, lsl #3
 8005288:	46c1      	mov	r9, r8
 800528a:	469e      	mov	lr, r3
 800528c:	f8d9 400c 	ldr.w	r4, [r9, #12]
 8005290:	454c      	cmp	r4, r9
 8005292:	f040 80b7 	bne.w	8005404 <_malloc_r+0x304>
 8005296:	f10e 0e01 	add.w	lr, lr, #1
 800529a:	f01e 0f03 	tst.w	lr, #3
 800529e:	f109 0908 	add.w	r9, r9, #8
 80052a2:	d1f3      	bne.n	800528c <_malloc_r+0x18c>
 80052a4:	0798      	lsls	r0, r3, #30
 80052a6:	f040 80e1 	bne.w	800546c <_malloc_r+0x36c>
 80052aa:	6873      	ldr	r3, [r6, #4]
 80052ac:	ea23 0302 	bic.w	r3, r3, r2
 80052b0:	6073      	str	r3, [r6, #4]
 80052b2:	6870      	ldr	r0, [r6, #4]
 80052b4:	0052      	lsls	r2, r2, #1
 80052b6:	4290      	cmp	r0, r2
 80052b8:	d302      	bcc.n	80052c0 <_malloc_r+0x1c0>
 80052ba:	2a00      	cmp	r2, #0
 80052bc:	f040 80e2 	bne.w	8005484 <_malloc_r+0x384>
 80052c0:	f8d6 a008 	ldr.w	sl, [r6, #8]
 80052c4:	f8da 3004 	ldr.w	r3, [sl, #4]
 80052c8:	f023 0903 	bic.w	r9, r3, #3
 80052cc:	45b9      	cmp	r9, r7
 80052ce:	d304      	bcc.n	80052da <_malloc_r+0x1da>
 80052d0:	eba9 0207 	sub.w	r2, r9, r7
 80052d4:	2a0f      	cmp	r2, #15
 80052d6:	f300 8140 	bgt.w	800555a <_malloc_r+0x45a>
 80052da:	4b45      	ldr	r3, [pc, #276]	@ (80053f0 <_malloc_r+0x2f0>)
 80052dc:	2008      	movs	r0, #8
 80052de:	6819      	ldr	r1, [r3, #0]
 80052e0:	eb0a 0b09 	add.w	fp, sl, r9
 80052e4:	3110      	adds	r1, #16
 80052e6:	4439      	add	r1, r7
 80052e8:	9101      	str	r1, [sp, #4]
 80052ea:	f000 fc25 	bl	8005b38 <sysconf>
 80052ee:	4a41      	ldr	r2, [pc, #260]	@ (80053f4 <_malloc_r+0x2f4>)
 80052f0:	9901      	ldr	r1, [sp, #4]
 80052f2:	6813      	ldr	r3, [r2, #0]
 80052f4:	4680      	mov	r8, r0
 80052f6:	3301      	adds	r3, #1
 80052f8:	bf1f      	itttt	ne
 80052fa:	f101 31ff 	addne.w	r1, r1, #4294967295
 80052fe:	1809      	addne	r1, r1, r0
 8005300:	4243      	negne	r3, r0
 8005302:	4019      	andne	r1, r3
 8005304:	4628      	mov	r0, r5
 8005306:	9101      	str	r1, [sp, #4]
 8005308:	f7fc fc3a 	bl	8001b80 <_sbrk_r>
 800530c:	1c42      	adds	r2, r0, #1
 800530e:	4604      	mov	r4, r0
 8005310:	f000 80f6 	beq.w	8005500 <_malloc_r+0x400>
 8005314:	4583      	cmp	fp, r0
 8005316:	9901      	ldr	r1, [sp, #4]
 8005318:	4a36      	ldr	r2, [pc, #216]	@ (80053f4 <_malloc_r+0x2f4>)
 800531a:	d902      	bls.n	8005322 <_malloc_r+0x222>
 800531c:	45b2      	cmp	sl, r6
 800531e:	f040 80ef 	bne.w	8005500 <_malloc_r+0x400>
 8005322:	4b35      	ldr	r3, [pc, #212]	@ (80053f8 <_malloc_r+0x2f8>)
 8005324:	45a3      	cmp	fp, r4
 8005326:	6818      	ldr	r0, [r3, #0]
 8005328:	f108 3cff 	add.w	ip, r8, #4294967295
 800532c:	4408      	add	r0, r1
 800532e:	6018      	str	r0, [r3, #0]
 8005330:	f040 80aa 	bne.w	8005488 <_malloc_r+0x388>
 8005334:	ea1b 0f0c 	tst.w	fp, ip
 8005338:	f040 80a6 	bne.w	8005488 <_malloc_r+0x388>
 800533c:	68b2      	ldr	r2, [r6, #8]
 800533e:	4449      	add	r1, r9
 8005340:	f041 0101 	orr.w	r1, r1, #1
 8005344:	6051      	str	r1, [r2, #4]
 8005346:	4a2d      	ldr	r2, [pc, #180]	@ (80053fc <_malloc_r+0x2fc>)
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	6811      	ldr	r1, [r2, #0]
 800534c:	428b      	cmp	r3, r1
 800534e:	bf88      	it	hi
 8005350:	6013      	strhi	r3, [r2, #0]
 8005352:	4a2b      	ldr	r2, [pc, #172]	@ (8005400 <_malloc_r+0x300>)
 8005354:	6811      	ldr	r1, [r2, #0]
 8005356:	428b      	cmp	r3, r1
 8005358:	bf88      	it	hi
 800535a:	6013      	strhi	r3, [r2, #0]
 800535c:	e0d0      	b.n	8005500 <_malloc_r+0x400>
 800535e:	f5bc 6f20 	cmp.w	ip, #2560	@ 0xa00
 8005362:	ea4f 225c 	mov.w	r2, ip, lsr #9
 8005366:	d218      	bcs.n	800539a <_malloc_r+0x29a>
 8005368:	ea4f 129c 	mov.w	r2, ip, lsr #6
 800536c:	3238      	adds	r2, #56	@ 0x38
 800536e:	f102 0e01 	add.w	lr, r2, #1
 8005372:	f856 e03e 	ldr.w	lr, [r6, lr, lsl #3]
 8005376:	eb06 08c2 	add.w	r8, r6, r2, lsl #3
 800537a:	45f0      	cmp	r8, lr
 800537c:	d12b      	bne.n	80053d6 <_malloc_r+0x2d6>
 800537e:	f04f 0c01 	mov.w	ip, #1
 8005382:	1092      	asrs	r2, r2, #2
 8005384:	fa0c f202 	lsl.w	r2, ip, r2
 8005388:	4302      	orrs	r2, r0
 800538a:	6072      	str	r2, [r6, #4]
 800538c:	e9c4 e802 	strd	lr, r8, [r4, #8]
 8005390:	f8c8 4008 	str.w	r4, [r8, #8]
 8005394:	f8ce 400c 	str.w	r4, [lr, #12]
 8005398:	e765      	b.n	8005266 <_malloc_r+0x166>
 800539a:	2a14      	cmp	r2, #20
 800539c:	d801      	bhi.n	80053a2 <_malloc_r+0x2a2>
 800539e:	325b      	adds	r2, #91	@ 0x5b
 80053a0:	e7e5      	b.n	800536e <_malloc_r+0x26e>
 80053a2:	2a54      	cmp	r2, #84	@ 0x54
 80053a4:	d803      	bhi.n	80053ae <_malloc_r+0x2ae>
 80053a6:	ea4f 321c 	mov.w	r2, ip, lsr #12
 80053aa:	326e      	adds	r2, #110	@ 0x6e
 80053ac:	e7df      	b.n	800536e <_malloc_r+0x26e>
 80053ae:	f5b2 7faa 	cmp.w	r2, #340	@ 0x154
 80053b2:	d803      	bhi.n	80053bc <_malloc_r+0x2bc>
 80053b4:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 80053b8:	3277      	adds	r2, #119	@ 0x77
 80053ba:	e7d8      	b.n	800536e <_malloc_r+0x26e>
 80053bc:	f240 5e54 	movw	lr, #1364	@ 0x554
 80053c0:	4572      	cmp	r2, lr
 80053c2:	bf96      	itet	ls
 80053c4:	ea4f 429c 	movls.w	r2, ip, lsr #18
 80053c8:	227e      	movhi	r2, #126	@ 0x7e
 80053ca:	327c      	addls	r2, #124	@ 0x7c
 80053cc:	e7cf      	b.n	800536e <_malloc_r+0x26e>
 80053ce:	f8de e008 	ldr.w	lr, [lr, #8]
 80053d2:	45f0      	cmp	r8, lr
 80053d4:	d005      	beq.n	80053e2 <_malloc_r+0x2e2>
 80053d6:	f8de 2004 	ldr.w	r2, [lr, #4]
 80053da:	f022 0203 	bic.w	r2, r2, #3
 80053de:	4562      	cmp	r2, ip
 80053e0:	d8f5      	bhi.n	80053ce <_malloc_r+0x2ce>
 80053e2:	f8de 800c 	ldr.w	r8, [lr, #12]
 80053e6:	e7d1      	b.n	800538c <_malloc_r+0x28c>
 80053e8:	20000028 	.word	0x20000028
 80053ec:	20000030 	.word	0x20000030
 80053f0:	20000bf4 	.word	0x20000bf4
 80053f4:	20000020 	.word	0x20000020
 80053f8:	20000bc4 	.word	0x20000bc4
 80053fc:	20000bf0 	.word	0x20000bf0
 8005400:	20000bec 	.word	0x20000bec
 8005404:	6860      	ldr	r0, [r4, #4]
 8005406:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 800540a:	f020 0003 	bic.w	r0, r0, #3
 800540e:	eba0 0a07 	sub.w	sl, r0, r7
 8005412:	f1ba 0f0f 	cmp.w	sl, #15
 8005416:	dd12      	ble.n	800543e <_malloc_r+0x33e>
 8005418:	68a3      	ldr	r3, [r4, #8]
 800541a:	19e2      	adds	r2, r4, r7
 800541c:	f047 0701 	orr.w	r7, r7, #1
 8005420:	6067      	str	r7, [r4, #4]
 8005422:	f8c3 c00c 	str.w	ip, [r3, #12]
 8005426:	f8cc 3008 	str.w	r3, [ip, #8]
 800542a:	f04a 0301 	orr.w	r3, sl, #1
 800542e:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8005432:	e9c2 1102 	strd	r1, r1, [r2, #8]
 8005436:	6053      	str	r3, [r2, #4]
 8005438:	f844 a000 	str.w	sl, [r4, r0]
 800543c:	e691      	b.n	8005162 <_malloc_r+0x62>
 800543e:	f1ba 0f00 	cmp.w	sl, #0
 8005442:	db11      	blt.n	8005468 <_malloc_r+0x368>
 8005444:	4420      	add	r0, r4
 8005446:	6843      	ldr	r3, [r0, #4]
 8005448:	f043 0301 	orr.w	r3, r3, #1
 800544c:	6043      	str	r3, [r0, #4]
 800544e:	f854 3f08 	ldr.w	r3, [r4, #8]!
 8005452:	4628      	mov	r0, r5
 8005454:	f8c3 c00c 	str.w	ip, [r3, #12]
 8005458:	f8cc 3008 	str.w	r3, [ip, #8]
 800545c:	f000 f890 	bl	8005580 <__malloc_unlock>
 8005460:	4620      	mov	r0, r4
 8005462:	b003      	add	sp, #12
 8005464:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005468:	4664      	mov	r4, ip
 800546a:	e711      	b.n	8005290 <_malloc_r+0x190>
 800546c:	f858 0908 	ldr.w	r0, [r8], #-8
 8005470:	3b01      	subs	r3, #1
 8005472:	4540      	cmp	r0, r8
 8005474:	f43f af16 	beq.w	80052a4 <_malloc_r+0x1a4>
 8005478:	e71b      	b.n	80052b2 <_malloc_r+0x1b2>
 800547a:	3304      	adds	r3, #4
 800547c:	0052      	lsls	r2, r2, #1
 800547e:	4210      	tst	r0, r2
 8005480:	d0fb      	beq.n	800547a <_malloc_r+0x37a>
 8005482:	e6ff      	b.n	8005284 <_malloc_r+0x184>
 8005484:	4673      	mov	r3, lr
 8005486:	e7fa      	b.n	800547e <_malloc_r+0x37e>
 8005488:	f8d2 e000 	ldr.w	lr, [r2]
 800548c:	f1be 3fff 	cmp.w	lr, #4294967295
 8005490:	bf1b      	ittet	ne
 8005492:	eba4 0b0b 	subne.w	fp, r4, fp
 8005496:	eb0b 0200 	addne.w	r2, fp, r0
 800549a:	6014      	streq	r4, [r2, #0]
 800549c:	601a      	strne	r2, [r3, #0]
 800549e:	f014 0b07 	ands.w	fp, r4, #7
 80054a2:	bf0e      	itee	eq
 80054a4:	4658      	moveq	r0, fp
 80054a6:	f1cb 0008 	rsbne	r0, fp, #8
 80054aa:	1824      	addne	r4, r4, r0
 80054ac:	1862      	adds	r2, r4, r1
 80054ae:	ea02 010c 	and.w	r1, r2, ip
 80054b2:	4480      	add	r8, r0
 80054b4:	eba8 0801 	sub.w	r8, r8, r1
 80054b8:	ea08 080c 	and.w	r8, r8, ip
 80054bc:	4641      	mov	r1, r8
 80054be:	4628      	mov	r0, r5
 80054c0:	9201      	str	r2, [sp, #4]
 80054c2:	f7fc fb5d 	bl	8001b80 <_sbrk_r>
 80054c6:	1c43      	adds	r3, r0, #1
 80054c8:	9a01      	ldr	r2, [sp, #4]
 80054ca:	4b29      	ldr	r3, [pc, #164]	@ (8005570 <_malloc_r+0x470>)
 80054cc:	d107      	bne.n	80054de <_malloc_r+0x3de>
 80054ce:	f1bb 0f00 	cmp.w	fp, #0
 80054d2:	d023      	beq.n	800551c <_malloc_r+0x41c>
 80054d4:	f04f 0800 	mov.w	r8, #0
 80054d8:	f1ab 0008 	sub.w	r0, fp, #8
 80054dc:	4410      	add	r0, r2
 80054de:	681a      	ldr	r2, [r3, #0]
 80054e0:	1b00      	subs	r0, r0, r4
 80054e2:	4440      	add	r0, r8
 80054e4:	4442      	add	r2, r8
 80054e6:	f040 0001 	orr.w	r0, r0, #1
 80054ea:	45b2      	cmp	sl, r6
 80054ec:	60b4      	str	r4, [r6, #8]
 80054ee:	601a      	str	r2, [r3, #0]
 80054f0:	6060      	str	r0, [r4, #4]
 80054f2:	f43f af28 	beq.w	8005346 <_malloc_r+0x246>
 80054f6:	f1b9 0f0f 	cmp.w	r9, #15
 80054fa:	d812      	bhi.n	8005522 <_malloc_r+0x422>
 80054fc:	2301      	movs	r3, #1
 80054fe:	6063      	str	r3, [r4, #4]
 8005500:	68b3      	ldr	r3, [r6, #8]
 8005502:	685b      	ldr	r3, [r3, #4]
 8005504:	f023 0303 	bic.w	r3, r3, #3
 8005508:	42bb      	cmp	r3, r7
 800550a:	eba3 0207 	sub.w	r2, r3, r7
 800550e:	d301      	bcc.n	8005514 <_malloc_r+0x414>
 8005510:	2a0f      	cmp	r2, #15
 8005512:	dc22      	bgt.n	800555a <_malloc_r+0x45a>
 8005514:	4628      	mov	r0, r5
 8005516:	f000 f833 	bl	8005580 <__malloc_unlock>
 800551a:	e5fd      	b.n	8005118 <_malloc_r+0x18>
 800551c:	4610      	mov	r0, r2
 800551e:	46d8      	mov	r8, fp
 8005520:	e7dd      	b.n	80054de <_malloc_r+0x3de>
 8005522:	2105      	movs	r1, #5
 8005524:	f8da 2004 	ldr.w	r2, [sl, #4]
 8005528:	f1a9 090c 	sub.w	r9, r9, #12
 800552c:	f029 0907 	bic.w	r9, r9, #7
 8005530:	f002 0201 	and.w	r2, r2, #1
 8005534:	ea42 0209 	orr.w	r2, r2, r9
 8005538:	f8ca 2004 	str.w	r2, [sl, #4]
 800553c:	f1b9 0f0f 	cmp.w	r9, #15
 8005540:	eb0a 0209 	add.w	r2, sl, r9
 8005544:	e9c2 1101 	strd	r1, r1, [r2, #4]
 8005548:	f67f aefd 	bls.w	8005346 <_malloc_r+0x246>
 800554c:	4628      	mov	r0, r5
 800554e:	f10a 0108 	add.w	r1, sl, #8
 8005552:	f000 fb63 	bl	8005c1c <_free_r>
 8005556:	4b06      	ldr	r3, [pc, #24]	@ (8005570 <_malloc_r+0x470>)
 8005558:	e6f5      	b.n	8005346 <_malloc_r+0x246>
 800555a:	68b4      	ldr	r4, [r6, #8]
 800555c:	f047 0301 	orr.w	r3, r7, #1
 8005560:	f042 0201 	orr.w	r2, r2, #1
 8005564:	4427      	add	r7, r4
 8005566:	6063      	str	r3, [r4, #4]
 8005568:	60b7      	str	r7, [r6, #8]
 800556a:	607a      	str	r2, [r7, #4]
 800556c:	e5f9      	b.n	8005162 <_malloc_r+0x62>
 800556e:	bf00      	nop
 8005570:	20000bc4 	.word	0x20000bc4

08005574 <__malloc_lock>:
 8005574:	4801      	ldr	r0, [pc, #4]	@ (800557c <__malloc_lock+0x8>)
 8005576:	f000 badd 	b.w	8005b34 <__retarget_lock_acquire_recursive>
 800557a:	bf00      	nop
 800557c:	20000d38 	.word	0x20000d38

08005580 <__malloc_unlock>:
 8005580:	4801      	ldr	r0, [pc, #4]	@ (8005588 <__malloc_unlock+0x8>)
 8005582:	f000 bad8 	b.w	8005b36 <__retarget_lock_release_recursive>
 8005586:	bf00      	nop
 8005588:	20000d38 	.word	0x20000d38

0800558c <std>:
 800558c:	2300      	movs	r3, #0
 800558e:	b510      	push	{r4, lr}
 8005590:	4604      	mov	r4, r0
 8005592:	e9c0 3300 	strd	r3, r3, [r0]
 8005596:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800559a:	6083      	str	r3, [r0, #8]
 800559c:	8181      	strh	r1, [r0, #12]
 800559e:	6643      	str	r3, [r0, #100]	@ 0x64
 80055a0:	81c2      	strh	r2, [r0, #14]
 80055a2:	6183      	str	r3, [r0, #24]
 80055a4:	4619      	mov	r1, r3
 80055a6:	2208      	movs	r2, #8
 80055a8:	305c      	adds	r0, #92	@ 0x5c
 80055aa:	f000 fa49 	bl	8005a40 <memset>
 80055ae:	4b0d      	ldr	r3, [pc, #52]	@ (80055e4 <std+0x58>)
 80055b0:	61e4      	str	r4, [r4, #28]
 80055b2:	6223      	str	r3, [r4, #32]
 80055b4:	4b0c      	ldr	r3, [pc, #48]	@ (80055e8 <std+0x5c>)
 80055b6:	6263      	str	r3, [r4, #36]	@ 0x24
 80055b8:	4b0c      	ldr	r3, [pc, #48]	@ (80055ec <std+0x60>)
 80055ba:	62a3      	str	r3, [r4, #40]	@ 0x28
 80055bc:	4b0c      	ldr	r3, [pc, #48]	@ (80055f0 <std+0x64>)
 80055be:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80055c0:	4b0c      	ldr	r3, [pc, #48]	@ (80055f4 <std+0x68>)
 80055c2:	429c      	cmp	r4, r3
 80055c4:	d006      	beq.n	80055d4 <std+0x48>
 80055c6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80055ca:	4294      	cmp	r4, r2
 80055cc:	d002      	beq.n	80055d4 <std+0x48>
 80055ce:	33d0      	adds	r3, #208	@ 0xd0
 80055d0:	429c      	cmp	r4, r3
 80055d2:	d105      	bne.n	80055e0 <std+0x54>
 80055d4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80055d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80055dc:	f000 baa8 	b.w	8005b30 <__retarget_lock_init_recursive>
 80055e0:	bd10      	pop	{r4, pc}
 80055e2:	bf00      	nop
 80055e4:	08005949 	.word	0x08005949
 80055e8:	0800596b 	.word	0x0800596b
 80055ec:	080059a3 	.word	0x080059a3
 80055f0:	080059c7 	.word	0x080059c7
 80055f4:	20000bf8 	.word	0x20000bf8

080055f8 <stdio_exit_handler>:
 80055f8:	4a02      	ldr	r2, [pc, #8]	@ (8005604 <stdio_exit_handler+0xc>)
 80055fa:	4903      	ldr	r1, [pc, #12]	@ (8005608 <stdio_exit_handler+0x10>)
 80055fc:	4803      	ldr	r0, [pc, #12]	@ (800560c <stdio_exit_handler+0x14>)
 80055fe:	f000 b869 	b.w	80056d4 <_fwalk_sglue>
 8005602:	bf00      	nop
 8005604:	20000430 	.word	0x20000430
 8005608:	08008fa5 	.word	0x08008fa5
 800560c:	20000440 	.word	0x20000440

08005610 <cleanup_stdio>:
 8005610:	6841      	ldr	r1, [r0, #4]
 8005612:	4b0c      	ldr	r3, [pc, #48]	@ (8005644 <cleanup_stdio+0x34>)
 8005614:	b510      	push	{r4, lr}
 8005616:	4299      	cmp	r1, r3
 8005618:	4604      	mov	r4, r0
 800561a:	d001      	beq.n	8005620 <cleanup_stdio+0x10>
 800561c:	f003 fcc2 	bl	8008fa4 <_fclose_r>
 8005620:	68a1      	ldr	r1, [r4, #8]
 8005622:	4b09      	ldr	r3, [pc, #36]	@ (8005648 <cleanup_stdio+0x38>)
 8005624:	4299      	cmp	r1, r3
 8005626:	d002      	beq.n	800562e <cleanup_stdio+0x1e>
 8005628:	4620      	mov	r0, r4
 800562a:	f003 fcbb 	bl	8008fa4 <_fclose_r>
 800562e:	68e1      	ldr	r1, [r4, #12]
 8005630:	4b06      	ldr	r3, [pc, #24]	@ (800564c <cleanup_stdio+0x3c>)
 8005632:	4299      	cmp	r1, r3
 8005634:	d004      	beq.n	8005640 <cleanup_stdio+0x30>
 8005636:	4620      	mov	r0, r4
 8005638:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800563c:	f003 bcb2 	b.w	8008fa4 <_fclose_r>
 8005640:	bd10      	pop	{r4, pc}
 8005642:	bf00      	nop
 8005644:	20000bf8 	.word	0x20000bf8
 8005648:	20000c60 	.word	0x20000c60
 800564c:	20000cc8 	.word	0x20000cc8

08005650 <global_stdio_init.part.0>:
 8005650:	b510      	push	{r4, lr}
 8005652:	4b0b      	ldr	r3, [pc, #44]	@ (8005680 <global_stdio_init.part.0+0x30>)
 8005654:	4c0b      	ldr	r4, [pc, #44]	@ (8005684 <global_stdio_init.part.0+0x34>)
 8005656:	4a0c      	ldr	r2, [pc, #48]	@ (8005688 <global_stdio_init.part.0+0x38>)
 8005658:	4620      	mov	r0, r4
 800565a:	601a      	str	r2, [r3, #0]
 800565c:	2104      	movs	r1, #4
 800565e:	2200      	movs	r2, #0
 8005660:	f7ff ff94 	bl	800558c <std>
 8005664:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005668:	2201      	movs	r2, #1
 800566a:	2109      	movs	r1, #9
 800566c:	f7ff ff8e 	bl	800558c <std>
 8005670:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005674:	2202      	movs	r2, #2
 8005676:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800567a:	2112      	movs	r1, #18
 800567c:	f7ff bf86 	b.w	800558c <std>
 8005680:	20000d30 	.word	0x20000d30
 8005684:	20000bf8 	.word	0x20000bf8
 8005688:	080055f9 	.word	0x080055f9

0800568c <__sfp_lock_acquire>:
 800568c:	4801      	ldr	r0, [pc, #4]	@ (8005694 <__sfp_lock_acquire+0x8>)
 800568e:	f000 ba51 	b.w	8005b34 <__retarget_lock_acquire_recursive>
 8005692:	bf00      	nop
 8005694:	20000d3a 	.word	0x20000d3a

08005698 <__sfp_lock_release>:
 8005698:	4801      	ldr	r0, [pc, #4]	@ (80056a0 <__sfp_lock_release+0x8>)
 800569a:	f000 ba4c 	b.w	8005b36 <__retarget_lock_release_recursive>
 800569e:	bf00      	nop
 80056a0:	20000d3a 	.word	0x20000d3a

080056a4 <__sinit>:
 80056a4:	b510      	push	{r4, lr}
 80056a6:	4604      	mov	r4, r0
 80056a8:	f7ff fff0 	bl	800568c <__sfp_lock_acquire>
 80056ac:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80056ae:	b11b      	cbz	r3, 80056b8 <__sinit+0x14>
 80056b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80056b4:	f7ff bff0 	b.w	8005698 <__sfp_lock_release>
 80056b8:	4b04      	ldr	r3, [pc, #16]	@ (80056cc <__sinit+0x28>)
 80056ba:	6363      	str	r3, [r4, #52]	@ 0x34
 80056bc:	4b04      	ldr	r3, [pc, #16]	@ (80056d0 <__sinit+0x2c>)
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d1f5      	bne.n	80056b0 <__sinit+0xc>
 80056c4:	f7ff ffc4 	bl	8005650 <global_stdio_init.part.0>
 80056c8:	e7f2      	b.n	80056b0 <__sinit+0xc>
 80056ca:	bf00      	nop
 80056cc:	08005611 	.word	0x08005611
 80056d0:	20000d30 	.word	0x20000d30

080056d4 <_fwalk_sglue>:
 80056d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80056d8:	4607      	mov	r7, r0
 80056da:	4688      	mov	r8, r1
 80056dc:	4614      	mov	r4, r2
 80056de:	2600      	movs	r6, #0
 80056e0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80056e4:	f1b9 0901 	subs.w	r9, r9, #1
 80056e8:	d505      	bpl.n	80056f6 <_fwalk_sglue+0x22>
 80056ea:	6824      	ldr	r4, [r4, #0]
 80056ec:	2c00      	cmp	r4, #0
 80056ee:	d1f7      	bne.n	80056e0 <_fwalk_sglue+0xc>
 80056f0:	4630      	mov	r0, r6
 80056f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80056f6:	89ab      	ldrh	r3, [r5, #12]
 80056f8:	2b01      	cmp	r3, #1
 80056fa:	d907      	bls.n	800570c <_fwalk_sglue+0x38>
 80056fc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005700:	3301      	adds	r3, #1
 8005702:	d003      	beq.n	800570c <_fwalk_sglue+0x38>
 8005704:	4629      	mov	r1, r5
 8005706:	4638      	mov	r0, r7
 8005708:	47c0      	blx	r8
 800570a:	4306      	orrs	r6, r0
 800570c:	3568      	adds	r5, #104	@ 0x68
 800570e:	e7e9      	b.n	80056e4 <_fwalk_sglue+0x10>

08005710 <printf>:
 8005710:	b40f      	push	{r0, r1, r2, r3}
 8005712:	b507      	push	{r0, r1, r2, lr}
 8005714:	4906      	ldr	r1, [pc, #24]	@ (8005730 <printf+0x20>)
 8005716:	ab04      	add	r3, sp, #16
 8005718:	6808      	ldr	r0, [r1, #0]
 800571a:	f853 2b04 	ldr.w	r2, [r3], #4
 800571e:	6881      	ldr	r1, [r0, #8]
 8005720:	9301      	str	r3, [sp, #4]
 8005722:	f001 fcf7 	bl	8007114 <_vfprintf_r>
 8005726:	b003      	add	sp, #12
 8005728:	f85d eb04 	ldr.w	lr, [sp], #4
 800572c:	b004      	add	sp, #16
 800572e:	4770      	bx	lr
 8005730:	2000043c 	.word	0x2000043c

08005734 <_puts_r>:
 8005734:	b530      	push	{r4, r5, lr}
 8005736:	4605      	mov	r5, r0
 8005738:	b089      	sub	sp, #36	@ 0x24
 800573a:	4608      	mov	r0, r1
 800573c:	460c      	mov	r4, r1
 800573e:	f7fa fd18 	bl	8000172 <strlen>
 8005742:	4b1e      	ldr	r3, [pc, #120]	@ (80057bc <_puts_r+0x88>)
 8005744:	e9cd 4004 	strd	r4, r0, [sp, #16]
 8005748:	9306      	str	r3, [sp, #24]
 800574a:	2301      	movs	r3, #1
 800574c:	4418      	add	r0, r3
 800574e:	9307      	str	r3, [sp, #28]
 8005750:	ab04      	add	r3, sp, #16
 8005752:	9301      	str	r3, [sp, #4]
 8005754:	2302      	movs	r3, #2
 8005756:	9302      	str	r3, [sp, #8]
 8005758:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 800575a:	68ac      	ldr	r4, [r5, #8]
 800575c:	9003      	str	r0, [sp, #12]
 800575e:	b913      	cbnz	r3, 8005766 <_puts_r+0x32>
 8005760:	4628      	mov	r0, r5
 8005762:	f7ff ff9f 	bl	80056a4 <__sinit>
 8005766:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005768:	07db      	lsls	r3, r3, #31
 800576a:	d405      	bmi.n	8005778 <_puts_r+0x44>
 800576c:	89a3      	ldrh	r3, [r4, #12]
 800576e:	0598      	lsls	r0, r3, #22
 8005770:	d402      	bmi.n	8005778 <_puts_r+0x44>
 8005772:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005774:	f000 f9de 	bl	8005b34 <__retarget_lock_acquire_recursive>
 8005778:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800577c:	0499      	lsls	r1, r3, #18
 800577e:	d406      	bmi.n	800578e <_puts_r+0x5a>
 8005780:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8005784:	81a3      	strh	r3, [r4, #12]
 8005786:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005788:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800578c:	6663      	str	r3, [r4, #100]	@ 0x64
 800578e:	4628      	mov	r0, r5
 8005790:	aa01      	add	r2, sp, #4
 8005792:	4621      	mov	r1, r4
 8005794:	f003 fd06 	bl	80091a4 <__sfvwrite_r>
 8005798:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800579a:	2800      	cmp	r0, #0
 800579c:	bf0c      	ite	eq
 800579e:	250a      	moveq	r5, #10
 80057a0:	f04f 35ff 	movne.w	r5, #4294967295
 80057a4:	07da      	lsls	r2, r3, #31
 80057a6:	d405      	bmi.n	80057b4 <_puts_r+0x80>
 80057a8:	89a3      	ldrh	r3, [r4, #12]
 80057aa:	059b      	lsls	r3, r3, #22
 80057ac:	d402      	bmi.n	80057b4 <_puts_r+0x80>
 80057ae:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80057b0:	f000 f9c1 	bl	8005b36 <__retarget_lock_release_recursive>
 80057b4:	4628      	mov	r0, r5
 80057b6:	b009      	add	sp, #36	@ 0x24
 80057b8:	bd30      	pop	{r4, r5, pc}
 80057ba:	bf00      	nop
 80057bc:	0800bc63 	.word	0x0800bc63

080057c0 <puts>:
 80057c0:	4b02      	ldr	r3, [pc, #8]	@ (80057cc <puts+0xc>)
 80057c2:	4601      	mov	r1, r0
 80057c4:	6818      	ldr	r0, [r3, #0]
 80057c6:	f7ff bfb5 	b.w	8005734 <_puts_r>
 80057ca:	bf00      	nop
 80057cc:	2000043c 	.word	0x2000043c

080057d0 <setvbuf>:
 80057d0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80057d4:	461d      	mov	r5, r3
 80057d6:	4b5b      	ldr	r3, [pc, #364]	@ (8005944 <setvbuf+0x174>)
 80057d8:	4604      	mov	r4, r0
 80057da:	681f      	ldr	r7, [r3, #0]
 80057dc:	460e      	mov	r6, r1
 80057de:	4690      	mov	r8, r2
 80057e0:	b127      	cbz	r7, 80057ec <setvbuf+0x1c>
 80057e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80057e4:	b913      	cbnz	r3, 80057ec <setvbuf+0x1c>
 80057e6:	4638      	mov	r0, r7
 80057e8:	f7ff ff5c 	bl	80056a4 <__sinit>
 80057ec:	f1b8 0f02 	cmp.w	r8, #2
 80057f0:	d006      	beq.n	8005800 <setvbuf+0x30>
 80057f2:	f1b8 0f01 	cmp.w	r8, #1
 80057f6:	f200 80a1 	bhi.w	800593c <setvbuf+0x16c>
 80057fa:	2d00      	cmp	r5, #0
 80057fc:	f2c0 809e 	blt.w	800593c <setvbuf+0x16c>
 8005800:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005802:	07d9      	lsls	r1, r3, #31
 8005804:	d405      	bmi.n	8005812 <setvbuf+0x42>
 8005806:	89a3      	ldrh	r3, [r4, #12]
 8005808:	059a      	lsls	r2, r3, #22
 800580a:	d402      	bmi.n	8005812 <setvbuf+0x42>
 800580c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800580e:	f000 f991 	bl	8005b34 <__retarget_lock_acquire_recursive>
 8005812:	4621      	mov	r1, r4
 8005814:	4638      	mov	r0, r7
 8005816:	f003 fc9f 	bl	8009158 <_fflush_r>
 800581a:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800581c:	b141      	cbz	r1, 8005830 <setvbuf+0x60>
 800581e:	f104 0340 	add.w	r3, r4, #64	@ 0x40
 8005822:	4299      	cmp	r1, r3
 8005824:	d002      	beq.n	800582c <setvbuf+0x5c>
 8005826:	4638      	mov	r0, r7
 8005828:	f000 f9f8 	bl	8005c1c <_free_r>
 800582c:	2300      	movs	r3, #0
 800582e:	6323      	str	r3, [r4, #48]	@ 0x30
 8005830:	2300      	movs	r3, #0
 8005832:	61a3      	str	r3, [r4, #24]
 8005834:	6063      	str	r3, [r4, #4]
 8005836:	89a3      	ldrh	r3, [r4, #12]
 8005838:	061b      	lsls	r3, r3, #24
 800583a:	d503      	bpl.n	8005844 <setvbuf+0x74>
 800583c:	4638      	mov	r0, r7
 800583e:	6921      	ldr	r1, [r4, #16]
 8005840:	f000 f9ec 	bl	8005c1c <_free_r>
 8005844:	89a3      	ldrh	r3, [r4, #12]
 8005846:	f1b8 0f02 	cmp.w	r8, #2
 800584a:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 800584e:	f023 0303 	bic.w	r3, r3, #3
 8005852:	81a3      	strh	r3, [r4, #12]
 8005854:	d068      	beq.n	8005928 <setvbuf+0x158>
 8005856:	ab01      	add	r3, sp, #4
 8005858:	466a      	mov	r2, sp
 800585a:	4621      	mov	r1, r4
 800585c:	4638      	mov	r0, r7
 800585e:	f003 fded 	bl	800943c <__swhatbuf_r>
 8005862:	89a3      	ldrh	r3, [r4, #12]
 8005864:	4318      	orrs	r0, r3
 8005866:	81a0      	strh	r0, [r4, #12]
 8005868:	bb2d      	cbnz	r5, 80058b6 <setvbuf+0xe6>
 800586a:	9d00      	ldr	r5, [sp, #0]
 800586c:	4628      	mov	r0, r5
 800586e:	f7ff fc3f 	bl	80050f0 <malloc>
 8005872:	4606      	mov	r6, r0
 8005874:	2800      	cmp	r0, #0
 8005876:	d159      	bne.n	800592c <setvbuf+0x15c>
 8005878:	f8dd 9000 	ldr.w	r9, [sp]
 800587c:	45a9      	cmp	r9, r5
 800587e:	d147      	bne.n	8005910 <setvbuf+0x140>
 8005880:	f04f 35ff 	mov.w	r5, #4294967295
 8005884:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005888:	f043 0202 	orr.w	r2, r3, #2
 800588c:	81a2      	strh	r2, [r4, #12]
 800588e:	2200      	movs	r2, #0
 8005890:	60a2      	str	r2, [r4, #8]
 8005892:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005896:	6022      	str	r2, [r4, #0]
 8005898:	6122      	str	r2, [r4, #16]
 800589a:	2201      	movs	r2, #1
 800589c:	6162      	str	r2, [r4, #20]
 800589e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80058a0:	07d6      	lsls	r6, r2, #31
 80058a2:	d404      	bmi.n	80058ae <setvbuf+0xde>
 80058a4:	0598      	lsls	r0, r3, #22
 80058a6:	d402      	bmi.n	80058ae <setvbuf+0xde>
 80058a8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80058aa:	f000 f944 	bl	8005b36 <__retarget_lock_release_recursive>
 80058ae:	4628      	mov	r0, r5
 80058b0:	b003      	add	sp, #12
 80058b2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80058b6:	2e00      	cmp	r6, #0
 80058b8:	d0d8      	beq.n	800586c <setvbuf+0x9c>
 80058ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80058bc:	b913      	cbnz	r3, 80058c4 <setvbuf+0xf4>
 80058be:	4638      	mov	r0, r7
 80058c0:	f7ff fef0 	bl	80056a4 <__sinit>
 80058c4:	9b00      	ldr	r3, [sp, #0]
 80058c6:	e9c4 6504 	strd	r6, r5, [r4, #16]
 80058ca:	42ab      	cmp	r3, r5
 80058cc:	bf18      	it	ne
 80058ce:	89a3      	ldrhne	r3, [r4, #12]
 80058d0:	6026      	str	r6, [r4, #0]
 80058d2:	bf1c      	itt	ne
 80058d4:	f443 6300 	orrne.w	r3, r3, #2048	@ 0x800
 80058d8:	81a3      	strhne	r3, [r4, #12]
 80058da:	f1b8 0f01 	cmp.w	r8, #1
 80058de:	bf02      	ittt	eq
 80058e0:	89a3      	ldrheq	r3, [r4, #12]
 80058e2:	f043 0301 	orreq.w	r3, r3, #1
 80058e6:	81a3      	strheq	r3, [r4, #12]
 80058e8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80058ec:	f013 0208 	ands.w	r2, r3, #8
 80058f0:	d01e      	beq.n	8005930 <setvbuf+0x160>
 80058f2:	07d9      	lsls	r1, r3, #31
 80058f4:	bf41      	itttt	mi
 80058f6:	2200      	movmi	r2, #0
 80058f8:	426d      	negmi	r5, r5
 80058fa:	60a2      	strmi	r2, [r4, #8]
 80058fc:	61a5      	strmi	r5, [r4, #24]
 80058fe:	bf58      	it	pl
 8005900:	60a5      	strpl	r5, [r4, #8]
 8005902:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005904:	07d2      	lsls	r2, r2, #31
 8005906:	d401      	bmi.n	800590c <setvbuf+0x13c>
 8005908:	059b      	lsls	r3, r3, #22
 800590a:	d513      	bpl.n	8005934 <setvbuf+0x164>
 800590c:	2500      	movs	r5, #0
 800590e:	e7ce      	b.n	80058ae <setvbuf+0xde>
 8005910:	4648      	mov	r0, r9
 8005912:	f7ff fbed 	bl	80050f0 <malloc>
 8005916:	4606      	mov	r6, r0
 8005918:	2800      	cmp	r0, #0
 800591a:	d0b1      	beq.n	8005880 <setvbuf+0xb0>
 800591c:	89a3      	ldrh	r3, [r4, #12]
 800591e:	464d      	mov	r5, r9
 8005920:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005924:	81a3      	strh	r3, [r4, #12]
 8005926:	e7c8      	b.n	80058ba <setvbuf+0xea>
 8005928:	2500      	movs	r5, #0
 800592a:	e7ab      	b.n	8005884 <setvbuf+0xb4>
 800592c:	46a9      	mov	r9, r5
 800592e:	e7f5      	b.n	800591c <setvbuf+0x14c>
 8005930:	60a2      	str	r2, [r4, #8]
 8005932:	e7e6      	b.n	8005902 <setvbuf+0x132>
 8005934:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005936:	f000 f8fe 	bl	8005b36 <__retarget_lock_release_recursive>
 800593a:	e7e7      	b.n	800590c <setvbuf+0x13c>
 800593c:	f04f 35ff 	mov.w	r5, #4294967295
 8005940:	e7b5      	b.n	80058ae <setvbuf+0xde>
 8005942:	bf00      	nop
 8005944:	2000043c 	.word	0x2000043c

08005948 <__sread>:
 8005948:	b510      	push	{r4, lr}
 800594a:	460c      	mov	r4, r1
 800594c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005950:	f000 f8a0 	bl	8005a94 <_read_r>
 8005954:	2800      	cmp	r0, #0
 8005956:	bfab      	itete	ge
 8005958:	6d23      	ldrge	r3, [r4, #80]	@ 0x50
 800595a:	89a3      	ldrhlt	r3, [r4, #12]
 800595c:	181b      	addge	r3, r3, r0
 800595e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005962:	bfac      	ite	ge
 8005964:	6523      	strge	r3, [r4, #80]	@ 0x50
 8005966:	81a3      	strhlt	r3, [r4, #12]
 8005968:	bd10      	pop	{r4, pc}

0800596a <__swrite>:
 800596a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800596e:	461f      	mov	r7, r3
 8005970:	898b      	ldrh	r3, [r1, #12]
 8005972:	4605      	mov	r5, r0
 8005974:	05db      	lsls	r3, r3, #23
 8005976:	460c      	mov	r4, r1
 8005978:	4616      	mov	r6, r2
 800597a:	d505      	bpl.n	8005988 <__swrite+0x1e>
 800597c:	2302      	movs	r3, #2
 800597e:	2200      	movs	r2, #0
 8005980:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005984:	f000 f874 	bl	8005a70 <_lseek_r>
 8005988:	89a3      	ldrh	r3, [r4, #12]
 800598a:	4632      	mov	r2, r6
 800598c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005990:	81a3      	strh	r3, [r4, #12]
 8005992:	4628      	mov	r0, r5
 8005994:	463b      	mov	r3, r7
 8005996:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800599a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800599e:	f000 b88b 	b.w	8005ab8 <_write_r>

080059a2 <__sseek>:
 80059a2:	b510      	push	{r4, lr}
 80059a4:	460c      	mov	r4, r1
 80059a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80059aa:	f000 f861 	bl	8005a70 <_lseek_r>
 80059ae:	1c43      	adds	r3, r0, #1
 80059b0:	89a3      	ldrh	r3, [r4, #12]
 80059b2:	bf15      	itete	ne
 80059b4:	6520      	strne	r0, [r4, #80]	@ 0x50
 80059b6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80059ba:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80059be:	81a3      	strheq	r3, [r4, #12]
 80059c0:	bf18      	it	ne
 80059c2:	81a3      	strhne	r3, [r4, #12]
 80059c4:	bd10      	pop	{r4, pc}

080059c6 <__sclose>:
 80059c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80059ca:	f000 b841 	b.w	8005a50 <_close_r>

080059ce <_vsnprintf_r>:
 80059ce:	b530      	push	{r4, r5, lr}
 80059d0:	4614      	mov	r4, r2
 80059d2:	2c00      	cmp	r4, #0
 80059d4:	4605      	mov	r5, r0
 80059d6:	461a      	mov	r2, r3
 80059d8:	b09b      	sub	sp, #108	@ 0x6c
 80059da:	da05      	bge.n	80059e8 <_vsnprintf_r+0x1a>
 80059dc:	238b      	movs	r3, #139	@ 0x8b
 80059de:	6003      	str	r3, [r0, #0]
 80059e0:	f04f 30ff 	mov.w	r0, #4294967295
 80059e4:	b01b      	add	sp, #108	@ 0x6c
 80059e6:	bd30      	pop	{r4, r5, pc}
 80059e8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80059ec:	f8ad 300c 	strh.w	r3, [sp, #12]
 80059f0:	bf0c      	ite	eq
 80059f2:	4623      	moveq	r3, r4
 80059f4:	f104 33ff 	addne.w	r3, r4, #4294967295
 80059f8:	9302      	str	r3, [sp, #8]
 80059fa:	9305      	str	r3, [sp, #20]
 80059fc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005a00:	9100      	str	r1, [sp, #0]
 8005a02:	9104      	str	r1, [sp, #16]
 8005a04:	f8ad 300e 	strh.w	r3, [sp, #14]
 8005a08:	4669      	mov	r1, sp
 8005a0a:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8005a0c:	f000 f9c6 	bl	8005d9c <_svfprintf_r>
 8005a10:	1c43      	adds	r3, r0, #1
 8005a12:	bfbc      	itt	lt
 8005a14:	238b      	movlt	r3, #139	@ 0x8b
 8005a16:	602b      	strlt	r3, [r5, #0]
 8005a18:	2c00      	cmp	r4, #0
 8005a1a:	d0e3      	beq.n	80059e4 <_vsnprintf_r+0x16>
 8005a1c:	2200      	movs	r2, #0
 8005a1e:	9b00      	ldr	r3, [sp, #0]
 8005a20:	701a      	strb	r2, [r3, #0]
 8005a22:	e7df      	b.n	80059e4 <_vsnprintf_r+0x16>

08005a24 <vsnprintf>:
 8005a24:	b507      	push	{r0, r1, r2, lr}
 8005a26:	9300      	str	r3, [sp, #0]
 8005a28:	4613      	mov	r3, r2
 8005a2a:	460a      	mov	r2, r1
 8005a2c:	4601      	mov	r1, r0
 8005a2e:	4803      	ldr	r0, [pc, #12]	@ (8005a3c <vsnprintf+0x18>)
 8005a30:	6800      	ldr	r0, [r0, #0]
 8005a32:	f7ff ffcc 	bl	80059ce <_vsnprintf_r>
 8005a36:	b003      	add	sp, #12
 8005a38:	f85d fb04 	ldr.w	pc, [sp], #4
 8005a3c:	2000043c 	.word	0x2000043c

08005a40 <memset>:
 8005a40:	4603      	mov	r3, r0
 8005a42:	4402      	add	r2, r0
 8005a44:	4293      	cmp	r3, r2
 8005a46:	d100      	bne.n	8005a4a <memset+0xa>
 8005a48:	4770      	bx	lr
 8005a4a:	f803 1b01 	strb.w	r1, [r3], #1
 8005a4e:	e7f9      	b.n	8005a44 <memset+0x4>

08005a50 <_close_r>:
 8005a50:	b538      	push	{r3, r4, r5, lr}
 8005a52:	2300      	movs	r3, #0
 8005a54:	4d05      	ldr	r5, [pc, #20]	@ (8005a6c <_close_r+0x1c>)
 8005a56:	4604      	mov	r4, r0
 8005a58:	4608      	mov	r0, r1
 8005a5a:	602b      	str	r3, [r5, #0]
 8005a5c:	f005 fc48 	bl	800b2f0 <_close>
 8005a60:	1c43      	adds	r3, r0, #1
 8005a62:	d102      	bne.n	8005a6a <_close_r+0x1a>
 8005a64:	682b      	ldr	r3, [r5, #0]
 8005a66:	b103      	cbz	r3, 8005a6a <_close_r+0x1a>
 8005a68:	6023      	str	r3, [r4, #0]
 8005a6a:	bd38      	pop	{r3, r4, r5, pc}
 8005a6c:	20000d34 	.word	0x20000d34

08005a70 <_lseek_r>:
 8005a70:	b538      	push	{r3, r4, r5, lr}
 8005a72:	4604      	mov	r4, r0
 8005a74:	4608      	mov	r0, r1
 8005a76:	4611      	mov	r1, r2
 8005a78:	2200      	movs	r2, #0
 8005a7a:	4d05      	ldr	r5, [pc, #20]	@ (8005a90 <_lseek_r+0x20>)
 8005a7c:	602a      	str	r2, [r5, #0]
 8005a7e:	461a      	mov	r2, r3
 8005a80:	f005 fc27 	bl	800b2d2 <_lseek>
 8005a84:	1c43      	adds	r3, r0, #1
 8005a86:	d102      	bne.n	8005a8e <_lseek_r+0x1e>
 8005a88:	682b      	ldr	r3, [r5, #0]
 8005a8a:	b103      	cbz	r3, 8005a8e <_lseek_r+0x1e>
 8005a8c:	6023      	str	r3, [r4, #0]
 8005a8e:	bd38      	pop	{r3, r4, r5, pc}
 8005a90:	20000d34 	.word	0x20000d34

08005a94 <_read_r>:
 8005a94:	b538      	push	{r3, r4, r5, lr}
 8005a96:	4604      	mov	r4, r0
 8005a98:	4608      	mov	r0, r1
 8005a9a:	4611      	mov	r1, r2
 8005a9c:	2200      	movs	r2, #0
 8005a9e:	4d05      	ldr	r5, [pc, #20]	@ (8005ab4 <_read_r+0x20>)
 8005aa0:	602a      	str	r2, [r5, #0]
 8005aa2:	461a      	mov	r2, r3
 8005aa4:	f7fc f8b4 	bl	8001c10 <_read>
 8005aa8:	1c43      	adds	r3, r0, #1
 8005aaa:	d102      	bne.n	8005ab2 <_read_r+0x1e>
 8005aac:	682b      	ldr	r3, [r5, #0]
 8005aae:	b103      	cbz	r3, 8005ab2 <_read_r+0x1e>
 8005ab0:	6023      	str	r3, [r4, #0]
 8005ab2:	bd38      	pop	{r3, r4, r5, pc}
 8005ab4:	20000d34 	.word	0x20000d34

08005ab8 <_write_r>:
 8005ab8:	b538      	push	{r3, r4, r5, lr}
 8005aba:	4604      	mov	r4, r0
 8005abc:	4608      	mov	r0, r1
 8005abe:	4611      	mov	r1, r2
 8005ac0:	2200      	movs	r2, #0
 8005ac2:	4d05      	ldr	r5, [pc, #20]	@ (8005ad8 <_write_r+0x20>)
 8005ac4:	602a      	str	r2, [r5, #0]
 8005ac6:	461a      	mov	r2, r3
 8005ac8:	f7fc f8e0 	bl	8001c8c <_write>
 8005acc:	1c43      	adds	r3, r0, #1
 8005ace:	d102      	bne.n	8005ad6 <_write_r+0x1e>
 8005ad0:	682b      	ldr	r3, [r5, #0]
 8005ad2:	b103      	cbz	r3, 8005ad6 <_write_r+0x1e>
 8005ad4:	6023      	str	r3, [r4, #0]
 8005ad6:	bd38      	pop	{r3, r4, r5, pc}
 8005ad8:	20000d34 	.word	0x20000d34

08005adc <__errno>:
 8005adc:	4b01      	ldr	r3, [pc, #4]	@ (8005ae4 <__errno+0x8>)
 8005ade:	6818      	ldr	r0, [r3, #0]
 8005ae0:	4770      	bx	lr
 8005ae2:	bf00      	nop
 8005ae4:	2000043c 	.word	0x2000043c

08005ae8 <__libc_init_array>:
 8005ae8:	b570      	push	{r4, r5, r6, lr}
 8005aea:	2600      	movs	r6, #0
 8005aec:	4d0c      	ldr	r5, [pc, #48]	@ (8005b20 <__libc_init_array+0x38>)
 8005aee:	4c0d      	ldr	r4, [pc, #52]	@ (8005b24 <__libc_init_array+0x3c>)
 8005af0:	1b64      	subs	r4, r4, r5
 8005af2:	10a4      	asrs	r4, r4, #2
 8005af4:	42a6      	cmp	r6, r4
 8005af6:	d109      	bne.n	8005b0c <__libc_init_array+0x24>
 8005af8:	f005 fc3a 	bl	800b370 <_init>
 8005afc:	2600      	movs	r6, #0
 8005afe:	4d0a      	ldr	r5, [pc, #40]	@ (8005b28 <__libc_init_array+0x40>)
 8005b00:	4c0a      	ldr	r4, [pc, #40]	@ (8005b2c <__libc_init_array+0x44>)
 8005b02:	1b64      	subs	r4, r4, r5
 8005b04:	10a4      	asrs	r4, r4, #2
 8005b06:	42a6      	cmp	r6, r4
 8005b08:	d105      	bne.n	8005b16 <__libc_init_array+0x2e>
 8005b0a:	bd70      	pop	{r4, r5, r6, pc}
 8005b0c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005b10:	4798      	blx	r3
 8005b12:	3601      	adds	r6, #1
 8005b14:	e7ee      	b.n	8005af4 <__libc_init_array+0xc>
 8005b16:	f855 3b04 	ldr.w	r3, [r5], #4
 8005b1a:	4798      	blx	r3
 8005b1c:	3601      	adds	r6, #1
 8005b1e:	e7f2      	b.n	8005b06 <__libc_init_array+0x1e>
 8005b20:	0800bc70 	.word	0x0800bc70
 8005b24:	0800bc70 	.word	0x0800bc70
 8005b28:	0800bc70 	.word	0x0800bc70
 8005b2c:	0800bc78 	.word	0x0800bc78

08005b30 <__retarget_lock_init_recursive>:
 8005b30:	4770      	bx	lr

08005b32 <__retarget_lock_close_recursive>:
 8005b32:	4770      	bx	lr

08005b34 <__retarget_lock_acquire_recursive>:
 8005b34:	4770      	bx	lr

08005b36 <__retarget_lock_release_recursive>:
 8005b36:	4770      	bx	lr

08005b38 <sysconf>:
 8005b38:	2808      	cmp	r0, #8
 8005b3a:	b508      	push	{r3, lr}
 8005b3c:	d006      	beq.n	8005b4c <sysconf+0x14>
 8005b3e:	f7ff ffcd 	bl	8005adc <__errno>
 8005b42:	2316      	movs	r3, #22
 8005b44:	6003      	str	r3, [r0, #0]
 8005b46:	f04f 30ff 	mov.w	r0, #4294967295
 8005b4a:	bd08      	pop	{r3, pc}
 8005b4c:	2080      	movs	r0, #128	@ 0x80
 8005b4e:	e7fc      	b.n	8005b4a <sysconf+0x12>

08005b50 <register_fini>:
 8005b50:	4b02      	ldr	r3, [pc, #8]	@ (8005b5c <register_fini+0xc>)
 8005b52:	b113      	cbz	r3, 8005b5a <register_fini+0xa>
 8005b54:	4802      	ldr	r0, [pc, #8]	@ (8005b60 <register_fini+0x10>)
 8005b56:	f000 b805 	b.w	8005b64 <atexit>
 8005b5a:	4770      	bx	lr
 8005b5c:	00000000 	.word	0x00000000
 8005b60:	08009739 	.word	0x08009739

08005b64 <atexit>:
 8005b64:	2300      	movs	r3, #0
 8005b66:	4601      	mov	r1, r0
 8005b68:	461a      	mov	r2, r3
 8005b6a:	4618      	mov	r0, r3
 8005b6c:	f003 be48 	b.w	8009800 <__register_exitproc>

08005b70 <_malloc_trim_r>:
 8005b70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005b74:	4606      	mov	r6, r0
 8005b76:	2008      	movs	r0, #8
 8005b78:	4689      	mov	r9, r1
 8005b7a:	f7ff ffdd 	bl	8005b38 <sysconf>
 8005b7e:	4680      	mov	r8, r0
 8005b80:	4f23      	ldr	r7, [pc, #140]	@ (8005c10 <_malloc_trim_r+0xa0>)
 8005b82:	4630      	mov	r0, r6
 8005b84:	f7ff fcf6 	bl	8005574 <__malloc_lock>
 8005b88:	68bb      	ldr	r3, [r7, #8]
 8005b8a:	685d      	ldr	r5, [r3, #4]
 8005b8c:	f025 0503 	bic.w	r5, r5, #3
 8005b90:	f1a5 0411 	sub.w	r4, r5, #17
 8005b94:	eba4 0409 	sub.w	r4, r4, r9
 8005b98:	4444      	add	r4, r8
 8005b9a:	fbb4 f4f8 	udiv	r4, r4, r8
 8005b9e:	3c01      	subs	r4, #1
 8005ba0:	fb08 f404 	mul.w	r4, r8, r4
 8005ba4:	45a0      	cmp	r8, r4
 8005ba6:	dd05      	ble.n	8005bb4 <_malloc_trim_r+0x44>
 8005ba8:	4630      	mov	r0, r6
 8005baa:	f7ff fce9 	bl	8005580 <__malloc_unlock>
 8005bae:	2000      	movs	r0, #0
 8005bb0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005bb4:	2100      	movs	r1, #0
 8005bb6:	4630      	mov	r0, r6
 8005bb8:	f7fb ffe2 	bl	8001b80 <_sbrk_r>
 8005bbc:	68bb      	ldr	r3, [r7, #8]
 8005bbe:	442b      	add	r3, r5
 8005bc0:	4298      	cmp	r0, r3
 8005bc2:	d1f1      	bne.n	8005ba8 <_malloc_trim_r+0x38>
 8005bc4:	4630      	mov	r0, r6
 8005bc6:	4261      	negs	r1, r4
 8005bc8:	f7fb ffda 	bl	8001b80 <_sbrk_r>
 8005bcc:	3001      	adds	r0, #1
 8005bce:	d110      	bne.n	8005bf2 <_malloc_trim_r+0x82>
 8005bd0:	2100      	movs	r1, #0
 8005bd2:	4630      	mov	r0, r6
 8005bd4:	f7fb ffd4 	bl	8001b80 <_sbrk_r>
 8005bd8:	68ba      	ldr	r2, [r7, #8]
 8005bda:	1a83      	subs	r3, r0, r2
 8005bdc:	2b0f      	cmp	r3, #15
 8005bde:	dde3      	ble.n	8005ba8 <_malloc_trim_r+0x38>
 8005be0:	490c      	ldr	r1, [pc, #48]	@ (8005c14 <_malloc_trim_r+0xa4>)
 8005be2:	f043 0301 	orr.w	r3, r3, #1
 8005be6:	6809      	ldr	r1, [r1, #0]
 8005be8:	6053      	str	r3, [r2, #4]
 8005bea:	1a40      	subs	r0, r0, r1
 8005bec:	490a      	ldr	r1, [pc, #40]	@ (8005c18 <_malloc_trim_r+0xa8>)
 8005bee:	6008      	str	r0, [r1, #0]
 8005bf0:	e7da      	b.n	8005ba8 <_malloc_trim_r+0x38>
 8005bf2:	68bb      	ldr	r3, [r7, #8]
 8005bf4:	4a08      	ldr	r2, [pc, #32]	@ (8005c18 <_malloc_trim_r+0xa8>)
 8005bf6:	1b2d      	subs	r5, r5, r4
 8005bf8:	f045 0501 	orr.w	r5, r5, #1
 8005bfc:	605d      	str	r5, [r3, #4]
 8005bfe:	6813      	ldr	r3, [r2, #0]
 8005c00:	4630      	mov	r0, r6
 8005c02:	1b1b      	subs	r3, r3, r4
 8005c04:	6013      	str	r3, [r2, #0]
 8005c06:	f7ff fcbb 	bl	8005580 <__malloc_unlock>
 8005c0a:	2001      	movs	r0, #1
 8005c0c:	e7d0      	b.n	8005bb0 <_malloc_trim_r+0x40>
 8005c0e:	bf00      	nop
 8005c10:	20000028 	.word	0x20000028
 8005c14:	20000020 	.word	0x20000020
 8005c18:	20000bc4 	.word	0x20000bc4

08005c1c <_free_r>:
 8005c1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c1e:	4604      	mov	r4, r0
 8005c20:	460f      	mov	r7, r1
 8005c22:	2900      	cmp	r1, #0
 8005c24:	f000 80b1 	beq.w	8005d8a <_free_r+0x16e>
 8005c28:	f7ff fca4 	bl	8005574 <__malloc_lock>
 8005c2c:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8005c30:	4d56      	ldr	r5, [pc, #344]	@ (8005d8c <_free_r+0x170>)
 8005c32:	f022 0001 	bic.w	r0, r2, #1
 8005c36:	f1a7 0308 	sub.w	r3, r7, #8
 8005c3a:	eb03 0c00 	add.w	ip, r3, r0
 8005c3e:	68a9      	ldr	r1, [r5, #8]
 8005c40:	f8dc 6004 	ldr.w	r6, [ip, #4]
 8005c44:	4561      	cmp	r1, ip
 8005c46:	f026 0603 	bic.w	r6, r6, #3
 8005c4a:	f002 0201 	and.w	r2, r2, #1
 8005c4e:	d11b      	bne.n	8005c88 <_free_r+0x6c>
 8005c50:	4406      	add	r6, r0
 8005c52:	b93a      	cbnz	r2, 8005c64 <_free_r+0x48>
 8005c54:	f857 2c08 	ldr.w	r2, [r7, #-8]
 8005c58:	1a9b      	subs	r3, r3, r2
 8005c5a:	4416      	add	r6, r2
 8005c5c:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 8005c60:	60ca      	str	r2, [r1, #12]
 8005c62:	6091      	str	r1, [r2, #8]
 8005c64:	f046 0201 	orr.w	r2, r6, #1
 8005c68:	605a      	str	r2, [r3, #4]
 8005c6a:	60ab      	str	r3, [r5, #8]
 8005c6c:	4b48      	ldr	r3, [pc, #288]	@ (8005d90 <_free_r+0x174>)
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	42b3      	cmp	r3, r6
 8005c72:	d804      	bhi.n	8005c7e <_free_r+0x62>
 8005c74:	4b47      	ldr	r3, [pc, #284]	@ (8005d94 <_free_r+0x178>)
 8005c76:	4620      	mov	r0, r4
 8005c78:	6819      	ldr	r1, [r3, #0]
 8005c7a:	f7ff ff79 	bl	8005b70 <_malloc_trim_r>
 8005c7e:	4620      	mov	r0, r4
 8005c80:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8005c84:	f7ff bc7c 	b.w	8005580 <__malloc_unlock>
 8005c88:	f8cc 6004 	str.w	r6, [ip, #4]
 8005c8c:	2a00      	cmp	r2, #0
 8005c8e:	d138      	bne.n	8005d02 <_free_r+0xe6>
 8005c90:	f857 1c08 	ldr.w	r1, [r7, #-8]
 8005c94:	f105 0708 	add.w	r7, r5, #8
 8005c98:	1a5b      	subs	r3, r3, r1
 8005c9a:	4408      	add	r0, r1
 8005c9c:	6899      	ldr	r1, [r3, #8]
 8005c9e:	42b9      	cmp	r1, r7
 8005ca0:	d031      	beq.n	8005d06 <_free_r+0xea>
 8005ca2:	68df      	ldr	r7, [r3, #12]
 8005ca4:	60cf      	str	r7, [r1, #12]
 8005ca6:	60b9      	str	r1, [r7, #8]
 8005ca8:	eb0c 0106 	add.w	r1, ip, r6
 8005cac:	6849      	ldr	r1, [r1, #4]
 8005cae:	07c9      	lsls	r1, r1, #31
 8005cb0:	d40b      	bmi.n	8005cca <_free_r+0xae>
 8005cb2:	f8dc 1008 	ldr.w	r1, [ip, #8]
 8005cb6:	4430      	add	r0, r6
 8005cb8:	bb3a      	cbnz	r2, 8005d0a <_free_r+0xee>
 8005cba:	4e37      	ldr	r6, [pc, #220]	@ (8005d98 <_free_r+0x17c>)
 8005cbc:	42b1      	cmp	r1, r6
 8005cbe:	d124      	bne.n	8005d0a <_free_r+0xee>
 8005cc0:	2201      	movs	r2, #1
 8005cc2:	e9c5 3304 	strd	r3, r3, [r5, #16]
 8005cc6:	e9c3 1102 	strd	r1, r1, [r3, #8]
 8005cca:	f040 0101 	orr.w	r1, r0, #1
 8005cce:	6059      	str	r1, [r3, #4]
 8005cd0:	5018      	str	r0, [r3, r0]
 8005cd2:	2a00      	cmp	r2, #0
 8005cd4:	d1d3      	bne.n	8005c7e <_free_r+0x62>
 8005cd6:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
 8005cda:	d21b      	bcs.n	8005d14 <_free_r+0xf8>
 8005cdc:	2101      	movs	r1, #1
 8005cde:	08c2      	lsrs	r2, r0, #3
 8005ce0:	0940      	lsrs	r0, r0, #5
 8005ce2:	4081      	lsls	r1, r0
 8005ce4:	6868      	ldr	r0, [r5, #4]
 8005ce6:	3201      	adds	r2, #1
 8005ce8:	4301      	orrs	r1, r0
 8005cea:	6069      	str	r1, [r5, #4]
 8005cec:	f855 0032 	ldr.w	r0, [r5, r2, lsl #3]
 8005cf0:	eb05 01c2 	add.w	r1, r5, r2, lsl #3
 8005cf4:	3908      	subs	r1, #8
 8005cf6:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8005cfa:	f845 3032 	str.w	r3, [r5, r2, lsl #3]
 8005cfe:	60c3      	str	r3, [r0, #12]
 8005d00:	e7bd      	b.n	8005c7e <_free_r+0x62>
 8005d02:	2200      	movs	r2, #0
 8005d04:	e7d0      	b.n	8005ca8 <_free_r+0x8c>
 8005d06:	2201      	movs	r2, #1
 8005d08:	e7ce      	b.n	8005ca8 <_free_r+0x8c>
 8005d0a:	f8dc 600c 	ldr.w	r6, [ip, #12]
 8005d0e:	60ce      	str	r6, [r1, #12]
 8005d10:	60b1      	str	r1, [r6, #8]
 8005d12:	e7da      	b.n	8005cca <_free_r+0xae>
 8005d14:	f5b0 6f20 	cmp.w	r0, #2560	@ 0xa00
 8005d18:	ea4f 2250 	mov.w	r2, r0, lsr #9
 8005d1c:	d214      	bcs.n	8005d48 <_free_r+0x12c>
 8005d1e:	0982      	lsrs	r2, r0, #6
 8005d20:	3238      	adds	r2, #56	@ 0x38
 8005d22:	1c51      	adds	r1, r2, #1
 8005d24:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 8005d28:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 8005d2c:	428e      	cmp	r6, r1
 8005d2e:	d125      	bne.n	8005d7c <_free_r+0x160>
 8005d30:	2001      	movs	r0, #1
 8005d32:	1092      	asrs	r2, r2, #2
 8005d34:	fa00 f202 	lsl.w	r2, r0, r2
 8005d38:	6868      	ldr	r0, [r5, #4]
 8005d3a:	4302      	orrs	r2, r0
 8005d3c:	606a      	str	r2, [r5, #4]
 8005d3e:	e9c3 1602 	strd	r1, r6, [r3, #8]
 8005d42:	60b3      	str	r3, [r6, #8]
 8005d44:	60cb      	str	r3, [r1, #12]
 8005d46:	e79a      	b.n	8005c7e <_free_r+0x62>
 8005d48:	2a14      	cmp	r2, #20
 8005d4a:	d801      	bhi.n	8005d50 <_free_r+0x134>
 8005d4c:	325b      	adds	r2, #91	@ 0x5b
 8005d4e:	e7e8      	b.n	8005d22 <_free_r+0x106>
 8005d50:	2a54      	cmp	r2, #84	@ 0x54
 8005d52:	d802      	bhi.n	8005d5a <_free_r+0x13e>
 8005d54:	0b02      	lsrs	r2, r0, #12
 8005d56:	326e      	adds	r2, #110	@ 0x6e
 8005d58:	e7e3      	b.n	8005d22 <_free_r+0x106>
 8005d5a:	f5b2 7faa 	cmp.w	r2, #340	@ 0x154
 8005d5e:	d802      	bhi.n	8005d66 <_free_r+0x14a>
 8005d60:	0bc2      	lsrs	r2, r0, #15
 8005d62:	3277      	adds	r2, #119	@ 0x77
 8005d64:	e7dd      	b.n	8005d22 <_free_r+0x106>
 8005d66:	f240 5154 	movw	r1, #1364	@ 0x554
 8005d6a:	428a      	cmp	r2, r1
 8005d6c:	bf96      	itet	ls
 8005d6e:	0c82      	lsrls	r2, r0, #18
 8005d70:	227e      	movhi	r2, #126	@ 0x7e
 8005d72:	327c      	addls	r2, #124	@ 0x7c
 8005d74:	e7d5      	b.n	8005d22 <_free_r+0x106>
 8005d76:	6889      	ldr	r1, [r1, #8]
 8005d78:	428e      	cmp	r6, r1
 8005d7a:	d004      	beq.n	8005d86 <_free_r+0x16a>
 8005d7c:	684a      	ldr	r2, [r1, #4]
 8005d7e:	f022 0203 	bic.w	r2, r2, #3
 8005d82:	4282      	cmp	r2, r0
 8005d84:	d8f7      	bhi.n	8005d76 <_free_r+0x15a>
 8005d86:	68ce      	ldr	r6, [r1, #12]
 8005d88:	e7d9      	b.n	8005d3e <_free_r+0x122>
 8005d8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005d8c:	20000028 	.word	0x20000028
 8005d90:	20000024 	.word	0x20000024
 8005d94:	20000bf4 	.word	0x20000bf4
 8005d98:	20000030 	.word	0x20000030

08005d9c <_svfprintf_r>:
 8005d9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005da0:	b0d7      	sub	sp, #348	@ 0x15c
 8005da2:	4688      	mov	r8, r1
 8005da4:	4691      	mov	r9, r2
 8005da6:	461e      	mov	r6, r3
 8005da8:	9007      	str	r0, [sp, #28]
 8005daa:	f003 fc9f 	bl	80096ec <_localeconv_r>
 8005dae:	6803      	ldr	r3, [r0, #0]
 8005db0:	4618      	mov	r0, r3
 8005db2:	931a      	str	r3, [sp, #104]	@ 0x68
 8005db4:	f7fa f9dd 	bl	8000172 <strlen>
 8005db8:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8005dbc:	9011      	str	r0, [sp, #68]	@ 0x44
 8005dbe:	0619      	lsls	r1, r3, #24
 8005dc0:	d515      	bpl.n	8005dee <_svfprintf_r+0x52>
 8005dc2:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8005dc6:	b993      	cbnz	r3, 8005dee <_svfprintf_r+0x52>
 8005dc8:	2140      	movs	r1, #64	@ 0x40
 8005dca:	9807      	ldr	r0, [sp, #28]
 8005dcc:	f7ff f998 	bl	8005100 <_malloc_r>
 8005dd0:	f8c8 0000 	str.w	r0, [r8]
 8005dd4:	f8c8 0010 	str.w	r0, [r8, #16]
 8005dd8:	b930      	cbnz	r0, 8005de8 <_svfprintf_r+0x4c>
 8005dda:	230c      	movs	r3, #12
 8005ddc:	9a07      	ldr	r2, [sp, #28]
 8005dde:	6013      	str	r3, [r2, #0]
 8005de0:	f04f 33ff 	mov.w	r3, #4294967295
 8005de4:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005de6:	e1ef      	b.n	80061c8 <_svfprintf_r+0x42c>
 8005de8:	2340      	movs	r3, #64	@ 0x40
 8005dea:	f8c8 3014 	str.w	r3, [r8, #20]
 8005dee:	2300      	movs	r3, #0
 8005df0:	2200      	movs	r2, #0
 8005df2:	e9cd 332b 	strd	r3, r3, [sp, #172]	@ 0xac
 8005df6:	9308      	str	r3, [sp, #32]
 8005df8:	2300      	movs	r3, #0
 8005dfa:	e9cd 230e 	strd	r2, r3, [sp, #56]	@ 0x38
 8005dfe:	2300      	movs	r3, #0
 8005e00:	e9cd 331c 	strd	r3, r3, [sp, #112]	@ 0x70
 8005e04:	ac2d      	add	r4, sp, #180	@ 0xb4
 8005e06:	942a      	str	r4, [sp, #168]	@ 0xa8
 8005e08:	930d      	str	r3, [sp, #52]	@ 0x34
 8005e0a:	9316      	str	r3, [sp, #88]	@ 0x58
 8005e0c:	931b      	str	r3, [sp, #108]	@ 0x6c
 8005e0e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005e10:	464b      	mov	r3, r9
 8005e12:	461d      	mov	r5, r3
 8005e14:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005e18:	b10a      	cbz	r2, 8005e1e <_svfprintf_r+0x82>
 8005e1a:	2a25      	cmp	r2, #37	@ 0x25
 8005e1c:	d1f9      	bne.n	8005e12 <_svfprintf_r+0x76>
 8005e1e:	ebb5 0709 	subs.w	r7, r5, r9
 8005e22:	d00d      	beq.n	8005e40 <_svfprintf_r+0xa4>
 8005e24:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8005e26:	e9c4 9700 	strd	r9, r7, [r4]
 8005e2a:	443b      	add	r3, r7
 8005e2c:	932c      	str	r3, [sp, #176]	@ 0xb0
 8005e2e:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8005e30:	3301      	adds	r3, #1
 8005e32:	2b07      	cmp	r3, #7
 8005e34:	932b      	str	r3, [sp, #172]	@ 0xac
 8005e36:	dc75      	bgt.n	8005f24 <_svfprintf_r+0x188>
 8005e38:	3408      	adds	r4, #8
 8005e3a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8005e3c:	443b      	add	r3, r7
 8005e3e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005e40:	782b      	ldrb	r3, [r5, #0]
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	f001 8124 	beq.w	8007090 <_svfprintf_r+0x12f4>
 8005e48:	2200      	movs	r2, #0
 8005e4a:	1c6b      	adds	r3, r5, #1
 8005e4c:	4693      	mov	fp, r2
 8005e4e:	f04f 35ff 	mov.w	r5, #4294967295
 8005e52:	f88d 208b 	strb.w	r2, [sp, #139]	@ 0x8b
 8005e56:	9212      	str	r2, [sp, #72]	@ 0x48
 8005e58:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005e5c:	920a      	str	r2, [sp, #40]	@ 0x28
 8005e5e:	9310      	str	r3, [sp, #64]	@ 0x40
 8005e60:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005e62:	3b20      	subs	r3, #32
 8005e64:	2b5a      	cmp	r3, #90	@ 0x5a
 8005e66:	f200 8596 	bhi.w	8006996 <_svfprintf_r+0xbfa>
 8005e6a:	e8df f013 	tbh	[pc, r3, lsl #1]
 8005e6e:	009e      	.short	0x009e
 8005e70:	05940594 	.word	0x05940594
 8005e74:	059400a6 	.word	0x059400a6
 8005e78:	05940594 	.word	0x05940594
 8005e7c:	05940086 	.word	0x05940086
 8005e80:	00a90594 	.word	0x00a90594
 8005e84:	059400b3 	.word	0x059400b3
 8005e88:	00b500b0 	.word	0x00b500b0
 8005e8c:	00ce0594 	.word	0x00ce0594
 8005e90:	00d100d1 	.word	0x00d100d1
 8005e94:	00d100d1 	.word	0x00d100d1
 8005e98:	00d100d1 	.word	0x00d100d1
 8005e9c:	00d100d1 	.word	0x00d100d1
 8005ea0:	059400d1 	.word	0x059400d1
 8005ea4:	05940594 	.word	0x05940594
 8005ea8:	05940594 	.word	0x05940594
 8005eac:	05940594 	.word	0x05940594
 8005eb0:	05940140 	.word	0x05940140
 8005eb4:	011100ff 	.word	0x011100ff
 8005eb8:	01400140 	.word	0x01400140
 8005ebc:	05940140 	.word	0x05940140
 8005ec0:	05940594 	.word	0x05940594
 8005ec4:	00e20594 	.word	0x00e20594
 8005ec8:	05940594 	.word	0x05940594
 8005ecc:	0594048f 	.word	0x0594048f
 8005ed0:	05940594 	.word	0x05940594
 8005ed4:	059404d7 	.word	0x059404d7
 8005ed8:	059404f6 	.word	0x059404f6
 8005edc:	05180594 	.word	0x05180594
 8005ee0:	05940594 	.word	0x05940594
 8005ee4:	05940594 	.word	0x05940594
 8005ee8:	05940594 	.word	0x05940594
 8005eec:	05940594 	.word	0x05940594
 8005ef0:	05940140 	.word	0x05940140
 8005ef4:	011300ff 	.word	0x011300ff
 8005ef8:	01400140 	.word	0x01400140
 8005efc:	00e50140 	.word	0x00e50140
 8005f00:	00f90113 	.word	0x00f90113
 8005f04:	00f20594 	.word	0x00f20594
 8005f08:	046c0594 	.word	0x046c0594
 8005f0c:	04c60491 	.word	0x04c60491
 8005f10:	059400f9 	.word	0x059400f9
 8005f14:	009c04d7 	.word	0x009c04d7
 8005f18:	059404f8 	.word	0x059404f8
 8005f1c:	00650594 	.word	0x00650594
 8005f20:	009c0594 	.word	0x009c0594
 8005f24:	4641      	mov	r1, r8
 8005f26:	9807      	ldr	r0, [sp, #28]
 8005f28:	aa2a      	add	r2, sp, #168	@ 0xa8
 8005f2a:	f004 fff1 	bl	800af10 <__ssprint_r>
 8005f2e:	2800      	cmp	r0, #0
 8005f30:	f040 8145 	bne.w	80061be <_svfprintf_r+0x422>
 8005f34:	ac2d      	add	r4, sp, #180	@ 0xb4
 8005f36:	e780      	b.n	8005e3a <_svfprintf_r+0x9e>
 8005f38:	4ba6      	ldr	r3, [pc, #664]	@ (80061d4 <_svfprintf_r+0x438>)
 8005f3a:	931d      	str	r3, [sp, #116]	@ 0x74
 8005f3c:	f01b 0320 	ands.w	r3, fp, #32
 8005f40:	f000 84b0 	beq.w	80068a4 <_svfprintf_r+0xb08>
 8005f44:	3607      	adds	r6, #7
 8005f46:	f026 0307 	bic.w	r3, r6, #7
 8005f4a:	461a      	mov	r2, r3
 8005f4c:	f852 6b08 	ldr.w	r6, [r2], #8
 8005f50:	685f      	ldr	r7, [r3, #4]
 8005f52:	920b      	str	r2, [sp, #44]	@ 0x2c
 8005f54:	f01b 0f01 	tst.w	fp, #1
 8005f58:	d00a      	beq.n	8005f70 <_svfprintf_r+0x1d4>
 8005f5a:	ea56 0307 	orrs.w	r3, r6, r7
 8005f5e:	d007      	beq.n	8005f70 <_svfprintf_r+0x1d4>
 8005f60:	2330      	movs	r3, #48	@ 0x30
 8005f62:	f88d 308c 	strb.w	r3, [sp, #140]	@ 0x8c
 8005f66:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005f68:	f04b 0b02 	orr.w	fp, fp, #2
 8005f6c:	f88d 308d 	strb.w	r3, [sp, #141]	@ 0x8d
 8005f70:	2302      	movs	r3, #2
 8005f72:	f42b 6b80 	bic.w	fp, fp, #1024	@ 0x400
 8005f76:	f000 bc19 	b.w	80067ac <_svfprintf_r+0xa10>
 8005f7a:	9807      	ldr	r0, [sp, #28]
 8005f7c:	f003 fbb6 	bl	80096ec <_localeconv_r>
 8005f80:	6843      	ldr	r3, [r0, #4]
 8005f82:	4618      	mov	r0, r3
 8005f84:	931b      	str	r3, [sp, #108]	@ 0x6c
 8005f86:	f7fa f8f4 	bl	8000172 <strlen>
 8005f8a:	9016      	str	r0, [sp, #88]	@ 0x58
 8005f8c:	9807      	ldr	r0, [sp, #28]
 8005f8e:	f003 fbad 	bl	80096ec <_localeconv_r>
 8005f92:	6883      	ldr	r3, [r0, #8]
 8005f94:	930d      	str	r3, [sp, #52]	@ 0x34
 8005f96:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8005f98:	b12b      	cbz	r3, 8005fa6 <_svfprintf_r+0x20a>
 8005f9a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005f9c:	b11b      	cbz	r3, 8005fa6 <_svfprintf_r+0x20a>
 8005f9e:	781b      	ldrb	r3, [r3, #0]
 8005fa0:	b10b      	cbz	r3, 8005fa6 <_svfprintf_r+0x20a>
 8005fa2:	f44b 6b80 	orr.w	fp, fp, #1024	@ 0x400
 8005fa6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005fa8:	e756      	b.n	8005e58 <_svfprintf_r+0xbc>
 8005faa:	f89d 308b 	ldrb.w	r3, [sp, #139]	@ 0x8b
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d1f9      	bne.n	8005fa6 <_svfprintf_r+0x20a>
 8005fb2:	2320      	movs	r3, #32
 8005fb4:	f88d 308b 	strb.w	r3, [sp, #139]	@ 0x8b
 8005fb8:	e7f5      	b.n	8005fa6 <_svfprintf_r+0x20a>
 8005fba:	f04b 0b01 	orr.w	fp, fp, #1
 8005fbe:	e7f2      	b.n	8005fa6 <_svfprintf_r+0x20a>
 8005fc0:	f856 3b04 	ldr.w	r3, [r6], #4
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	9312      	str	r3, [sp, #72]	@ 0x48
 8005fc8:	daed      	bge.n	8005fa6 <_svfprintf_r+0x20a>
 8005fca:	425b      	negs	r3, r3
 8005fcc:	9312      	str	r3, [sp, #72]	@ 0x48
 8005fce:	f04b 0b04 	orr.w	fp, fp, #4
 8005fd2:	e7e8      	b.n	8005fa6 <_svfprintf_r+0x20a>
 8005fd4:	232b      	movs	r3, #43	@ 0x2b
 8005fd6:	e7ed      	b.n	8005fb4 <_svfprintf_r+0x218>
 8005fd8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005fda:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005fde:	2a2a      	cmp	r2, #42	@ 0x2a
 8005fe0:	920a      	str	r2, [sp, #40]	@ 0x28
 8005fe2:	d10f      	bne.n	8006004 <_svfprintf_r+0x268>
 8005fe4:	f856 5b04 	ldr.w	r5, [r6], #4
 8005fe8:	9310      	str	r3, [sp, #64]	@ 0x40
 8005fea:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
 8005fee:	e7da      	b.n	8005fa6 <_svfprintf_r+0x20a>
 8005ff0:	fb01 2505 	mla	r5, r1, r5, r2
 8005ff4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005ff8:	920a      	str	r2, [sp, #40]	@ 0x28
 8005ffa:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005ffc:	3a30      	subs	r2, #48	@ 0x30
 8005ffe:	2a09      	cmp	r2, #9
 8006000:	d9f6      	bls.n	8005ff0 <_svfprintf_r+0x254>
 8006002:	e72c      	b.n	8005e5e <_svfprintf_r+0xc2>
 8006004:	2500      	movs	r5, #0
 8006006:	210a      	movs	r1, #10
 8006008:	e7f7      	b.n	8005ffa <_svfprintf_r+0x25e>
 800600a:	f04b 0b80 	orr.w	fp, fp, #128	@ 0x80
 800600e:	e7ca      	b.n	8005fa6 <_svfprintf_r+0x20a>
 8006010:	2200      	movs	r2, #0
 8006012:	210a      	movs	r1, #10
 8006014:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006016:	9212      	str	r2, [sp, #72]	@ 0x48
 8006018:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800601a:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800601c:	3a30      	subs	r2, #48	@ 0x30
 800601e:	fb01 2200 	mla	r2, r1, r0, r2
 8006022:	9212      	str	r2, [sp, #72]	@ 0x48
 8006024:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006028:	920a      	str	r2, [sp, #40]	@ 0x28
 800602a:	3a30      	subs	r2, #48	@ 0x30
 800602c:	2a09      	cmp	r2, #9
 800602e:	d9f3      	bls.n	8006018 <_svfprintf_r+0x27c>
 8006030:	e715      	b.n	8005e5e <_svfprintf_r+0xc2>
 8006032:	f04b 0b08 	orr.w	fp, fp, #8
 8006036:	e7b6      	b.n	8005fa6 <_svfprintf_r+0x20a>
 8006038:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800603a:	781b      	ldrb	r3, [r3, #0]
 800603c:	2b68      	cmp	r3, #104	@ 0x68
 800603e:	bf01      	itttt	eq
 8006040:	9b10      	ldreq	r3, [sp, #64]	@ 0x40
 8006042:	f44b 7b00 	orreq.w	fp, fp, #512	@ 0x200
 8006046:	3301      	addeq	r3, #1
 8006048:	9310      	streq	r3, [sp, #64]	@ 0x40
 800604a:	bf18      	it	ne
 800604c:	f04b 0b40 	orrne.w	fp, fp, #64	@ 0x40
 8006050:	e7a9      	b.n	8005fa6 <_svfprintf_r+0x20a>
 8006052:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006054:	781b      	ldrb	r3, [r3, #0]
 8006056:	2b6c      	cmp	r3, #108	@ 0x6c
 8006058:	d105      	bne.n	8006066 <_svfprintf_r+0x2ca>
 800605a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800605c:	3301      	adds	r3, #1
 800605e:	9310      	str	r3, [sp, #64]	@ 0x40
 8006060:	f04b 0b20 	orr.w	fp, fp, #32
 8006064:	e79f      	b.n	8005fa6 <_svfprintf_r+0x20a>
 8006066:	f04b 0b10 	orr.w	fp, fp, #16
 800606a:	e79c      	b.n	8005fa6 <_svfprintf_r+0x20a>
 800606c:	4632      	mov	r2, r6
 800606e:	f852 3b04 	ldr.w	r3, [r2], #4
 8006072:	f88d 30f4 	strb.w	r3, [sp, #244]	@ 0xf4
 8006076:	2300      	movs	r3, #0
 8006078:	920b      	str	r2, [sp, #44]	@ 0x2c
 800607a:	f88d 308b 	strb.w	r3, [sp, #139]	@ 0x8b
 800607e:	469a      	mov	sl, r3
 8006080:	2501      	movs	r5, #1
 8006082:	461f      	mov	r7, r3
 8006084:	461e      	mov	r6, r3
 8006086:	9314      	str	r3, [sp, #80]	@ 0x50
 8006088:	930c      	str	r3, [sp, #48]	@ 0x30
 800608a:	f10d 09f4 	add.w	r9, sp, #244	@ 0xf4
 800608e:	e1cd      	b.n	800642c <_svfprintf_r+0x690>
 8006090:	f04b 0b10 	orr.w	fp, fp, #16
 8006094:	f01b 0f20 	tst.w	fp, #32
 8006098:	d011      	beq.n	80060be <_svfprintf_r+0x322>
 800609a:	3607      	adds	r6, #7
 800609c:	f026 0307 	bic.w	r3, r6, #7
 80060a0:	461a      	mov	r2, r3
 80060a2:	f852 6b08 	ldr.w	r6, [r2], #8
 80060a6:	685f      	ldr	r7, [r3, #4]
 80060a8:	920b      	str	r2, [sp, #44]	@ 0x2c
 80060aa:	2f00      	cmp	r7, #0
 80060ac:	da05      	bge.n	80060ba <_svfprintf_r+0x31e>
 80060ae:	232d      	movs	r3, #45	@ 0x2d
 80060b0:	4276      	negs	r6, r6
 80060b2:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 80060b6:	f88d 308b 	strb.w	r3, [sp, #139]	@ 0x8b
 80060ba:	2301      	movs	r3, #1
 80060bc:	e379      	b.n	80067b2 <_svfprintf_r+0xa16>
 80060be:	4633      	mov	r3, r6
 80060c0:	f853 7b04 	ldr.w	r7, [r3], #4
 80060c4:	f01b 0f10 	tst.w	fp, #16
 80060c8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80060ca:	d002      	beq.n	80060d2 <_svfprintf_r+0x336>
 80060cc:	463e      	mov	r6, r7
 80060ce:	17ff      	asrs	r7, r7, #31
 80060d0:	e7eb      	b.n	80060aa <_svfprintf_r+0x30e>
 80060d2:	f01b 0f40 	tst.w	fp, #64	@ 0x40
 80060d6:	d003      	beq.n	80060e0 <_svfprintf_r+0x344>
 80060d8:	b23e      	sxth	r6, r7
 80060da:	f347 37c0 	sbfx	r7, r7, #15, #1
 80060de:	e7e4      	b.n	80060aa <_svfprintf_r+0x30e>
 80060e0:	f41b 7f00 	tst.w	fp, #512	@ 0x200
 80060e4:	d0f2      	beq.n	80060cc <_svfprintf_r+0x330>
 80060e6:	b27e      	sxtb	r6, r7
 80060e8:	f347 17c0 	sbfx	r7, r7, #7, #1
 80060ec:	e7dd      	b.n	80060aa <_svfprintf_r+0x30e>
 80060ee:	3607      	adds	r6, #7
 80060f0:	f026 0307 	bic.w	r3, r6, #7
 80060f4:	4619      	mov	r1, r3
 80060f6:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 80060fa:	e9cd 230e 	strd	r2, r3, [sp, #56]	@ 0x38
 80060fe:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006100:	910b      	str	r1, [sp, #44]	@ 0x2c
 8006102:	931e      	str	r3, [sp, #120]	@ 0x78
 8006104:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006106:	f04f 32ff 	mov.w	r2, #4294967295
 800610a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800610e:	931f      	str	r3, [sp, #124]	@ 0x7c
 8006110:	e9dd 011e 	ldrd	r0, r1, [sp, #120]	@ 0x78
 8006114:	4b30      	ldr	r3, [pc, #192]	@ (80061d8 <_svfprintf_r+0x43c>)
 8006116:	f7fa fc8b 	bl	8000a30 <__aeabi_dcmpun>
 800611a:	bb08      	cbnz	r0, 8006160 <_svfprintf_r+0x3c4>
 800611c:	e9dd 011e 	ldrd	r0, r1, [sp, #120]	@ 0x78
 8006120:	f04f 32ff 	mov.w	r2, #4294967295
 8006124:	4b2c      	ldr	r3, [pc, #176]	@ (80061d8 <_svfprintf_r+0x43c>)
 8006126:	f7fa fc65 	bl	80009f4 <__aeabi_dcmple>
 800612a:	b9c8      	cbnz	r0, 8006160 <_svfprintf_r+0x3c4>
 800612c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006130:	2200      	movs	r2, #0
 8006132:	2300      	movs	r3, #0
 8006134:	f7fa fc54 	bl	80009e0 <__aeabi_dcmplt>
 8006138:	b110      	cbz	r0, 8006140 <_svfprintf_r+0x3a4>
 800613a:	232d      	movs	r3, #45	@ 0x2d
 800613c:	f88d 308b 	strb.w	r3, [sp, #139]	@ 0x8b
 8006140:	4a26      	ldr	r2, [pc, #152]	@ (80061dc <_svfprintf_r+0x440>)
 8006142:	4b27      	ldr	r3, [pc, #156]	@ (80061e0 <_svfprintf_r+0x444>)
 8006144:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006146:	f04f 0a00 	mov.w	sl, #0
 800614a:	2947      	cmp	r1, #71	@ 0x47
 800614c:	bfd4      	ite	le
 800614e:	4691      	movle	r9, r2
 8006150:	4699      	movgt	r9, r3
 8006152:	2503      	movs	r5, #3
 8006154:	f02b 0b80 	bic.w	fp, fp, #128	@ 0x80
 8006158:	f8cd a050 	str.w	sl, [sp, #80]	@ 0x50
 800615c:	f000 bfd0 	b.w	8007100 <_svfprintf_r+0x1364>
 8006160:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006164:	4610      	mov	r0, r2
 8006166:	4619      	mov	r1, r3
 8006168:	f7fa fc62 	bl	8000a30 <__aeabi_dcmpun>
 800616c:	4682      	mov	sl, r0
 800616e:	b140      	cbz	r0, 8006182 <_svfprintf_r+0x3e6>
 8006170:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006172:	4a1c      	ldr	r2, [pc, #112]	@ (80061e4 <_svfprintf_r+0x448>)
 8006174:	2b00      	cmp	r3, #0
 8006176:	bfbc      	itt	lt
 8006178:	232d      	movlt	r3, #45	@ 0x2d
 800617a:	f88d 308b 	strblt.w	r3, [sp, #139]	@ 0x8b
 800617e:	4b1a      	ldr	r3, [pc, #104]	@ (80061e8 <_svfprintf_r+0x44c>)
 8006180:	e7e0      	b.n	8006144 <_svfprintf_r+0x3a8>
 8006182:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006184:	2b61      	cmp	r3, #97	@ 0x61
 8006186:	d023      	beq.n	80061d0 <_svfprintf_r+0x434>
 8006188:	2b41      	cmp	r3, #65	@ 0x41
 800618a:	d12f      	bne.n	80061ec <_svfprintf_r+0x450>
 800618c:	2358      	movs	r3, #88	@ 0x58
 800618e:	2230      	movs	r2, #48	@ 0x30
 8006190:	2d63      	cmp	r5, #99	@ 0x63
 8006192:	f88d 208c 	strb.w	r2, [sp, #140]	@ 0x8c
 8006196:	f88d 308d 	strb.w	r3, [sp, #141]	@ 0x8d
 800619a:	f04b 0b02 	orr.w	fp, fp, #2
 800619e:	f340 80a8 	ble.w	80062f2 <_svfprintf_r+0x556>
 80061a2:	9807      	ldr	r0, [sp, #28]
 80061a4:	1c69      	adds	r1, r5, #1
 80061a6:	f7fe ffab 	bl	8005100 <_malloc_r>
 80061aa:	4681      	mov	r9, r0
 80061ac:	2800      	cmp	r0, #0
 80061ae:	f040 80a5 	bne.w	80062fc <_svfprintf_r+0x560>
 80061b2:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 80061b6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80061ba:	f8a8 300c 	strh.w	r3, [r8, #12]
 80061be:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 80061c2:	065b      	lsls	r3, r3, #25
 80061c4:	f53f ae0c 	bmi.w	8005de0 <_svfprintf_r+0x44>
 80061c8:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 80061ca:	b057      	add	sp, #348	@ 0x15c
 80061cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80061d0:	2378      	movs	r3, #120	@ 0x78
 80061d2:	e7dc      	b.n	800618e <_svfprintf_r+0x3f2>
 80061d4:	0800b8cc 	.word	0x0800b8cc
 80061d8:	7fefffff 	.word	0x7fefffff
 80061dc:	0800b8bc 	.word	0x0800b8bc
 80061e0:	0800b8c0 	.word	0x0800b8c0
 80061e4:	0800b8c4 	.word	0x0800b8c4
 80061e8:	0800b8c8 	.word	0x0800b8c8
 80061ec:	1c6a      	adds	r2, r5, #1
 80061ee:	f000 8087 	beq.w	8006300 <_svfprintf_r+0x564>
 80061f2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80061f4:	f023 0320 	bic.w	r3, r3, #32
 80061f8:	2b47      	cmp	r3, #71	@ 0x47
 80061fa:	d102      	bne.n	8006202 <_svfprintf_r+0x466>
 80061fc:	b90d      	cbnz	r5, 8006202 <_svfprintf_r+0x466>
 80061fe:	46aa      	mov	sl, r5
 8006200:	2501      	movs	r5, #1
 8006202:	f44b 7380 	orr.w	r3, fp, #256	@ 0x100
 8006206:	9315      	str	r3, [sp, #84]	@ 0x54
 8006208:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800620a:	2b00      	cmp	r3, #0
 800620c:	da7a      	bge.n	8006304 <_svfprintf_r+0x568>
 800620e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006210:	9318      	str	r3, [sp, #96]	@ 0x60
 8006212:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006214:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8006218:	9319      	str	r3, [sp, #100]	@ 0x64
 800621a:	232d      	movs	r3, #45	@ 0x2d
 800621c:	9320      	str	r3, [sp, #128]	@ 0x80
 800621e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006220:	f023 0320 	bic.w	r3, r3, #32
 8006224:	2b41      	cmp	r3, #65	@ 0x41
 8006226:	930c      	str	r3, [sp, #48]	@ 0x30
 8006228:	f040 81d6 	bne.w	80065d8 <_svfprintf_r+0x83c>
 800622c:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	@ 0x60
 8006230:	aa24      	add	r2, sp, #144	@ 0x90
 8006232:	f003 fab1 	bl	8009798 <frexp>
 8006236:	2200      	movs	r2, #0
 8006238:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 800623c:	f7fa f95e 	bl	80004fc <__aeabi_dmul>
 8006240:	4602      	mov	r2, r0
 8006242:	460b      	mov	r3, r1
 8006244:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8006248:	2200      	movs	r2, #0
 800624a:	2300      	movs	r3, #0
 800624c:	f7fa fbbe 	bl	80009cc <__aeabi_dcmpeq>
 8006250:	b108      	cbz	r0, 8006256 <_svfprintf_r+0x4ba>
 8006252:	2301      	movs	r3, #1
 8006254:	9324      	str	r3, [sp, #144]	@ 0x90
 8006256:	4a2f      	ldr	r2, [pc, #188]	@ (8006314 <_svfprintf_r+0x578>)
 8006258:	4b2f      	ldr	r3, [pc, #188]	@ (8006318 <_svfprintf_r+0x57c>)
 800625a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800625c:	464e      	mov	r6, r9
 800625e:	2961      	cmp	r1, #97	@ 0x61
 8006260:	bf18      	it	ne
 8006262:	461a      	movne	r2, r3
 8006264:	1e6f      	subs	r7, r5, #1
 8006266:	9214      	str	r2, [sp, #80]	@ 0x50
 8006268:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800626c:	2200      	movs	r2, #0
 800626e:	4b2b      	ldr	r3, [pc, #172]	@ (800631c <_svfprintf_r+0x580>)
 8006270:	f7fa f944 	bl	80004fc <__aeabi_dmul>
 8006274:	4602      	mov	r2, r0
 8006276:	460b      	mov	r3, r1
 8006278:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800627c:	f7fa fbee 	bl	8000a5c <__aeabi_d2iz>
 8006280:	9017      	str	r0, [sp, #92]	@ 0x5c
 8006282:	f7fa f8d1 	bl	8000428 <__aeabi_i2d>
 8006286:	4602      	mov	r2, r0
 8006288:	460b      	mov	r3, r1
 800628a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800628e:	f7f9 ff7d 	bl	800018c <__aeabi_dsub>
 8006292:	4602      	mov	r2, r0
 8006294:	460b      	mov	r3, r1
 8006296:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800629a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800629c:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800629e:	5c9b      	ldrb	r3, [r3, r2]
 80062a0:	f806 3b01 	strb.w	r3, [r6], #1
 80062a4:	1c7b      	adds	r3, r7, #1
 80062a6:	d006      	beq.n	80062b6 <_svfprintf_r+0x51a>
 80062a8:	1e7b      	subs	r3, r7, #1
 80062aa:	9321      	str	r3, [sp, #132]	@ 0x84
 80062ac:	2200      	movs	r2, #0
 80062ae:	2300      	movs	r3, #0
 80062b0:	f7fa fb8c 	bl	80009cc <__aeabi_dcmpeq>
 80062b4:	b360      	cbz	r0, 8006310 <_svfprintf_r+0x574>
 80062b6:	2200      	movs	r2, #0
 80062b8:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80062bc:	4b18      	ldr	r3, [pc, #96]	@ (8006320 <_svfprintf_r+0x584>)
 80062be:	f7fa fbad 	bl	8000a1c <__aeabi_dcmpgt>
 80062c2:	bb78      	cbnz	r0, 8006324 <_svfprintf_r+0x588>
 80062c4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80062c8:	2200      	movs	r2, #0
 80062ca:	4b15      	ldr	r3, [pc, #84]	@ (8006320 <_svfprintf_r+0x584>)
 80062cc:	f7fa fb7e 	bl	80009cc <__aeabi_dcmpeq>
 80062d0:	b110      	cbz	r0, 80062d8 <_svfprintf_r+0x53c>
 80062d2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80062d4:	07da      	lsls	r2, r3, #31
 80062d6:	d425      	bmi.n	8006324 <_svfprintf_r+0x588>
 80062d8:	4633      	mov	r3, r6
 80062da:	2030      	movs	r0, #48	@ 0x30
 80062dc:	19f1      	adds	r1, r6, r7
 80062de:	1aca      	subs	r2, r1, r3
 80062e0:	2a00      	cmp	r2, #0
 80062e2:	f280 8176 	bge.w	80065d2 <_svfprintf_r+0x836>
 80062e6:	1c7b      	adds	r3, r7, #1
 80062e8:	3701      	adds	r7, #1
 80062ea:	bfb8      	it	lt
 80062ec:	2300      	movlt	r3, #0
 80062ee:	441e      	add	r6, r3
 80062f0:	e02c      	b.n	800634c <_svfprintf_r+0x5b0>
 80062f2:	f04f 0a00 	mov.w	sl, #0
 80062f6:	f10d 09f4 	add.w	r9, sp, #244	@ 0xf4
 80062fa:	e782      	b.n	8006202 <_svfprintf_r+0x466>
 80062fc:	4682      	mov	sl, r0
 80062fe:	e780      	b.n	8006202 <_svfprintf_r+0x466>
 8006300:	2506      	movs	r5, #6
 8006302:	e77e      	b.n	8006202 <_svfprintf_r+0x466>
 8006304:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006308:	e9cd 2318 	strd	r2, r3, [sp, #96]	@ 0x60
 800630c:	2300      	movs	r3, #0
 800630e:	e785      	b.n	800621c <_svfprintf_r+0x480>
 8006310:	9f21      	ldr	r7, [sp, #132]	@ 0x84
 8006312:	e7a9      	b.n	8006268 <_svfprintf_r+0x4cc>
 8006314:	0800b8cc 	.word	0x0800b8cc
 8006318:	0800b8dd 	.word	0x0800b8dd
 800631c:	40300000 	.word	0x40300000
 8006320:	3fe00000 	.word	0x3fe00000
 8006324:	2030      	movs	r0, #48	@ 0x30
 8006326:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006328:	9628      	str	r6, [sp, #160]	@ 0xa0
 800632a:	7bd9      	ldrb	r1, [r3, #15]
 800632c:	9a28      	ldr	r2, [sp, #160]	@ 0xa0
 800632e:	1e53      	subs	r3, r2, #1
 8006330:	9328      	str	r3, [sp, #160]	@ 0xa0
 8006332:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 8006336:	428b      	cmp	r3, r1
 8006338:	f000 8148 	beq.w	80065cc <_svfprintf_r+0x830>
 800633c:	2b39      	cmp	r3, #57	@ 0x39
 800633e:	bf0b      	itete	eq
 8006340:	9b14      	ldreq	r3, [sp, #80]	@ 0x50
 8006342:	3301      	addne	r3, #1
 8006344:	7a9b      	ldrbeq	r3, [r3, #10]
 8006346:	b2db      	uxtbne	r3, r3
 8006348:	f802 3c01 	strb.w	r3, [r2, #-1]
 800634c:	eba6 0309 	sub.w	r3, r6, r9
 8006350:	9308      	str	r3, [sp, #32]
 8006352:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006354:	9e24      	ldr	r6, [sp, #144]	@ 0x90
 8006356:	2b47      	cmp	r3, #71	@ 0x47
 8006358:	f040 8187 	bne.w	800666a <_svfprintf_r+0x8ce>
 800635c:	1cf3      	adds	r3, r6, #3
 800635e:	db02      	blt.n	8006366 <_svfprintf_r+0x5ca>
 8006360:	42ae      	cmp	r6, r5
 8006362:	f340 81a5 	ble.w	80066b0 <_svfprintf_r+0x914>
 8006366:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006368:	3b02      	subs	r3, #2
 800636a:	930a      	str	r3, [sp, #40]	@ 0x28
 800636c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800636e:	f89d 2028 	ldrb.w	r2, [sp, #40]	@ 0x28
 8006372:	f021 0120 	bic.w	r1, r1, #32
 8006376:	2941      	cmp	r1, #65	@ 0x41
 8006378:	bf08      	it	eq
 800637a:	320f      	addeq	r2, #15
 800637c:	f106 33ff 	add.w	r3, r6, #4294967295
 8006380:	bf06      	itte	eq
 8006382:	b2d2      	uxtbeq	r2, r2
 8006384:	2101      	moveq	r1, #1
 8006386:	2100      	movne	r1, #0
 8006388:	2b00      	cmp	r3, #0
 800638a:	f88d 2098 	strb.w	r2, [sp, #152]	@ 0x98
 800638e:	bfb4      	ite	lt
 8006390:	222d      	movlt	r2, #45	@ 0x2d
 8006392:	222b      	movge	r2, #43	@ 0x2b
 8006394:	9324      	str	r3, [sp, #144]	@ 0x90
 8006396:	bfb8      	it	lt
 8006398:	f1c6 0301 	rsblt	r3, r6, #1
 800639c:	2b09      	cmp	r3, #9
 800639e:	f88d 2099 	strb.w	r2, [sp, #153]	@ 0x99
 80063a2:	f340 8178 	ble.w	8006696 <_svfprintf_r+0x8fa>
 80063a6:	260a      	movs	r6, #10
 80063a8:	f10d 00a7 	add.w	r0, sp, #167	@ 0xa7
 80063ac:	fbb3 f5f6 	udiv	r5, r3, r6
 80063b0:	4602      	mov	r2, r0
 80063b2:	fb06 3115 	mls	r1, r6, r5, r3
 80063b6:	3130      	adds	r1, #48	@ 0x30
 80063b8:	f802 1c01 	strb.w	r1, [r2, #-1]
 80063bc:	4619      	mov	r1, r3
 80063be:	2963      	cmp	r1, #99	@ 0x63
 80063c0:	462b      	mov	r3, r5
 80063c2:	f100 30ff 	add.w	r0, r0, #4294967295
 80063c6:	dcf1      	bgt.n	80063ac <_svfprintf_r+0x610>
 80063c8:	3330      	adds	r3, #48	@ 0x30
 80063ca:	1e91      	subs	r1, r2, #2
 80063cc:	f800 3c01 	strb.w	r3, [r0, #-1]
 80063d0:	460b      	mov	r3, r1
 80063d2:	f10d 0599 	add.w	r5, sp, #153	@ 0x99
 80063d6:	f10d 00a7 	add.w	r0, sp, #167	@ 0xa7
 80063da:	4283      	cmp	r3, r0
 80063dc:	f0c0 8156 	bcc.w	800668c <_svfprintf_r+0x8f0>
 80063e0:	f10d 03a9 	add.w	r3, sp, #169	@ 0xa9
 80063e4:	1a9b      	subs	r3, r3, r2
 80063e6:	4281      	cmp	r1, r0
 80063e8:	bf88      	it	hi
 80063ea:	2300      	movhi	r3, #0
 80063ec:	f10d 029a 	add.w	r2, sp, #154	@ 0x9a
 80063f0:	441a      	add	r2, r3
 80063f2:	ab26      	add	r3, sp, #152	@ 0x98
 80063f4:	1ad3      	subs	r3, r2, r3
 80063f6:	9a08      	ldr	r2, [sp, #32]
 80063f8:	931c      	str	r3, [sp, #112]	@ 0x70
 80063fa:	2a01      	cmp	r2, #1
 80063fc:	eb03 0502 	add.w	r5, r3, r2
 8006400:	dc02      	bgt.n	8006408 <_svfprintf_r+0x66c>
 8006402:	f01b 0f01 	tst.w	fp, #1
 8006406:	d001      	beq.n	800640c <_svfprintf_r+0x670>
 8006408:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800640a:	441d      	add	r5, r3
 800640c:	2700      	movs	r7, #0
 800640e:	463e      	mov	r6, r7
 8006410:	f42b 6380 	bic.w	r3, fp, #1024	@ 0x400
 8006414:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006418:	9315      	str	r3, [sp, #84]	@ 0x54
 800641a:	970c      	str	r7, [sp, #48]	@ 0x30
 800641c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800641e:	2b00      	cmp	r3, #0
 8006420:	f040 818d 	bne.w	800673e <_svfprintf_r+0x9a2>
 8006424:	2300      	movs	r3, #0
 8006426:	f8dd b054 	ldr.w	fp, [sp, #84]	@ 0x54
 800642a:	9314      	str	r3, [sp, #80]	@ 0x50
 800642c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800642e:	42ab      	cmp	r3, r5
 8006430:	bfb8      	it	lt
 8006432:	462b      	movlt	r3, r5
 8006434:	9315      	str	r3, [sp, #84]	@ 0x54
 8006436:	f89d 308b 	ldrb.w	r3, [sp, #139]	@ 0x8b
 800643a:	b113      	cbz	r3, 8006442 <_svfprintf_r+0x6a6>
 800643c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800643e:	3301      	adds	r3, #1
 8006440:	9315      	str	r3, [sp, #84]	@ 0x54
 8006442:	f01b 0302 	ands.w	r3, fp, #2
 8006446:	9320      	str	r3, [sp, #128]	@ 0x80
 8006448:	bf1e      	ittt	ne
 800644a:	9b15      	ldrne	r3, [sp, #84]	@ 0x54
 800644c:	3302      	addne	r3, #2
 800644e:	9315      	strne	r3, [sp, #84]	@ 0x54
 8006450:	f01b 0384 	ands.w	r3, fp, #132	@ 0x84
 8006454:	9321      	str	r3, [sp, #132]	@ 0x84
 8006456:	d121      	bne.n	800649c <_svfprintf_r+0x700>
 8006458:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800645a:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800645c:	1a9b      	subs	r3, r3, r2
 800645e:	2b00      	cmp	r3, #0
 8006460:	9317      	str	r3, [sp, #92]	@ 0x5c
 8006462:	dd1b      	ble.n	800649c <_svfprintf_r+0x700>
 8006464:	e9dd 232b 	ldrd	r2, r3, [sp, #172]	@ 0xac
 8006468:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 800646a:	3201      	adds	r2, #1
 800646c:	2810      	cmp	r0, #16
 800646e:	489d      	ldr	r0, [pc, #628]	@ (80066e4 <_svfprintf_r+0x948>)
 8006470:	f104 0108 	add.w	r1, r4, #8
 8006474:	6020      	str	r0, [r4, #0]
 8006476:	f300 829a 	bgt.w	80069ae <_svfprintf_r+0xc12>
 800647a:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 800647c:	2a07      	cmp	r2, #7
 800647e:	4403      	add	r3, r0
 8006480:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 8006484:	6060      	str	r0, [r4, #4]
 8006486:	f340 82a7 	ble.w	80069d8 <_svfprintf_r+0xc3c>
 800648a:	4641      	mov	r1, r8
 800648c:	9807      	ldr	r0, [sp, #28]
 800648e:	aa2a      	add	r2, sp, #168	@ 0xa8
 8006490:	f004 fd3e 	bl	800af10 <__ssprint_r>
 8006494:	2800      	cmp	r0, #0
 8006496:	f040 85d9 	bne.w	800704c <_svfprintf_r+0x12b0>
 800649a:	ac2d      	add	r4, sp, #180	@ 0xb4
 800649c:	f89d 208b 	ldrb.w	r2, [sp, #139]	@ 0x8b
 80064a0:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 80064a2:	b16a      	cbz	r2, 80064c0 <_svfprintf_r+0x724>
 80064a4:	f10d 028b 	add.w	r2, sp, #139	@ 0x8b
 80064a8:	6022      	str	r2, [r4, #0]
 80064aa:	2201      	movs	r2, #1
 80064ac:	4413      	add	r3, r2
 80064ae:	932c      	str	r3, [sp, #176]	@ 0xb0
 80064b0:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 80064b2:	6062      	str	r2, [r4, #4]
 80064b4:	4413      	add	r3, r2
 80064b6:	2b07      	cmp	r3, #7
 80064b8:	932b      	str	r3, [sp, #172]	@ 0xac
 80064ba:	f300 828f 	bgt.w	80069dc <_svfprintf_r+0xc40>
 80064be:	3408      	adds	r4, #8
 80064c0:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80064c2:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 80064c4:	b162      	cbz	r2, 80064e0 <_svfprintf_r+0x744>
 80064c6:	aa23      	add	r2, sp, #140	@ 0x8c
 80064c8:	6022      	str	r2, [r4, #0]
 80064ca:	2202      	movs	r2, #2
 80064cc:	4413      	add	r3, r2
 80064ce:	932c      	str	r3, [sp, #176]	@ 0xb0
 80064d0:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 80064d2:	6062      	str	r2, [r4, #4]
 80064d4:	3301      	adds	r3, #1
 80064d6:	2b07      	cmp	r3, #7
 80064d8:	932b      	str	r3, [sp, #172]	@ 0xac
 80064da:	f300 8289 	bgt.w	80069f0 <_svfprintf_r+0xc54>
 80064de:	3408      	adds	r4, #8
 80064e0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80064e2:	2b80      	cmp	r3, #128	@ 0x80
 80064e4:	d121      	bne.n	800652a <_svfprintf_r+0x78e>
 80064e6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80064e8:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80064ea:	1a9b      	subs	r3, r3, r2
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	9317      	str	r3, [sp, #92]	@ 0x5c
 80064f0:	dd1b      	ble.n	800652a <_svfprintf_r+0x78e>
 80064f2:	e9dd 232b 	ldrd	r2, r3, [sp, #172]	@ 0xac
 80064f6:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 80064f8:	3201      	adds	r2, #1
 80064fa:	2810      	cmp	r0, #16
 80064fc:	487a      	ldr	r0, [pc, #488]	@ (80066e8 <_svfprintf_r+0x94c>)
 80064fe:	f104 0108 	add.w	r1, r4, #8
 8006502:	6020      	str	r0, [r4, #0]
 8006504:	f300 827e 	bgt.w	8006a04 <_svfprintf_r+0xc68>
 8006508:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 800650a:	2a07      	cmp	r2, #7
 800650c:	4403      	add	r3, r0
 800650e:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 8006512:	6060      	str	r0, [r4, #4]
 8006514:	f340 828b 	ble.w	8006a2e <_svfprintf_r+0xc92>
 8006518:	4641      	mov	r1, r8
 800651a:	9807      	ldr	r0, [sp, #28]
 800651c:	aa2a      	add	r2, sp, #168	@ 0xa8
 800651e:	f004 fcf7 	bl	800af10 <__ssprint_r>
 8006522:	2800      	cmp	r0, #0
 8006524:	f040 8592 	bne.w	800704c <_svfprintf_r+0x12b0>
 8006528:	ac2d      	add	r4, sp, #180	@ 0xb4
 800652a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800652c:	1b5b      	subs	r3, r3, r5
 800652e:	2b00      	cmp	r3, #0
 8006530:	9314      	str	r3, [sp, #80]	@ 0x50
 8006532:	dd1b      	ble.n	800656c <_svfprintf_r+0x7d0>
 8006534:	e9dd 232b 	ldrd	r2, r3, [sp, #172]	@ 0xac
 8006538:	9814      	ldr	r0, [sp, #80]	@ 0x50
 800653a:	3201      	adds	r2, #1
 800653c:	2810      	cmp	r0, #16
 800653e:	486a      	ldr	r0, [pc, #424]	@ (80066e8 <_svfprintf_r+0x94c>)
 8006540:	f104 0108 	add.w	r1, r4, #8
 8006544:	6020      	str	r0, [r4, #0]
 8006546:	f300 8274 	bgt.w	8006a32 <_svfprintf_r+0xc96>
 800654a:	9814      	ldr	r0, [sp, #80]	@ 0x50
 800654c:	2a07      	cmp	r2, #7
 800654e:	4403      	add	r3, r0
 8006550:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 8006554:	6060      	str	r0, [r4, #4]
 8006556:	f340 8281 	ble.w	8006a5c <_svfprintf_r+0xcc0>
 800655a:	4641      	mov	r1, r8
 800655c:	9807      	ldr	r0, [sp, #28]
 800655e:	aa2a      	add	r2, sp, #168	@ 0xa8
 8006560:	f004 fcd6 	bl	800af10 <__ssprint_r>
 8006564:	2800      	cmp	r0, #0
 8006566:	f040 8571 	bne.w	800704c <_svfprintf_r+0x12b0>
 800656a:	ac2d      	add	r4, sp, #180	@ 0xb4
 800656c:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 800656e:	f41b 7f80 	tst.w	fp, #256	@ 0x100
 8006572:	9314      	str	r3, [sp, #80]	@ 0x50
 8006574:	f040 8278 	bne.w	8006a68 <_svfprintf_r+0xccc>
 8006578:	e9c4 9500 	strd	r9, r5, [r4]
 800657c:	441d      	add	r5, r3
 800657e:	952c      	str	r5, [sp, #176]	@ 0xb0
 8006580:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8006582:	3301      	adds	r3, #1
 8006584:	2b07      	cmp	r3, #7
 8006586:	932b      	str	r3, [sp, #172]	@ 0xac
 8006588:	f300 82b4 	bgt.w	8006af4 <_svfprintf_r+0xd58>
 800658c:	3408      	adds	r4, #8
 800658e:	f01b 0f04 	tst.w	fp, #4
 8006592:	f040 853d 	bne.w	8007010 <_svfprintf_r+0x1274>
 8006596:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	@ 0x48
 800659a:	9915      	ldr	r1, [sp, #84]	@ 0x54
 800659c:	428a      	cmp	r2, r1
 800659e:	bfac      	ite	ge
 80065a0:	189b      	addge	r3, r3, r2
 80065a2:	185b      	addlt	r3, r3, r1
 80065a4:	9313      	str	r3, [sp, #76]	@ 0x4c
 80065a6:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 80065a8:	b13b      	cbz	r3, 80065ba <_svfprintf_r+0x81e>
 80065aa:	4641      	mov	r1, r8
 80065ac:	9807      	ldr	r0, [sp, #28]
 80065ae:	aa2a      	add	r2, sp, #168	@ 0xa8
 80065b0:	f004 fcae 	bl	800af10 <__ssprint_r>
 80065b4:	2800      	cmp	r0, #0
 80065b6:	f040 8549 	bne.w	800704c <_svfprintf_r+0x12b0>
 80065ba:	2300      	movs	r3, #0
 80065bc:	932b      	str	r3, [sp, #172]	@ 0xac
 80065be:	f1ba 0f00 	cmp.w	sl, #0
 80065c2:	f040 855f 	bne.w	8007084 <_svfprintf_r+0x12e8>
 80065c6:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80065c8:	ac2d      	add	r4, sp, #180	@ 0xb4
 80065ca:	e0c6      	b.n	800675a <_svfprintf_r+0x9be>
 80065cc:	f802 0c01 	strb.w	r0, [r2, #-1]
 80065d0:	e6ac      	b.n	800632c <_svfprintf_r+0x590>
 80065d2:	f803 0b01 	strb.w	r0, [r3], #1
 80065d6:	e682      	b.n	80062de <_svfprintf_r+0x542>
 80065d8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80065da:	2b46      	cmp	r3, #70	@ 0x46
 80065dc:	d004      	beq.n	80065e8 <_svfprintf_r+0x84c>
 80065de:	2b45      	cmp	r3, #69	@ 0x45
 80065e0:	d11c      	bne.n	800661c <_svfprintf_r+0x880>
 80065e2:	1c6e      	adds	r6, r5, #1
 80065e4:	2302      	movs	r3, #2
 80065e6:	e001      	b.n	80065ec <_svfprintf_r+0x850>
 80065e8:	462e      	mov	r6, r5
 80065ea:	2303      	movs	r3, #3
 80065ec:	aa28      	add	r2, sp, #160	@ 0xa0
 80065ee:	9204      	str	r2, [sp, #16]
 80065f0:	aa25      	add	r2, sp, #148	@ 0x94
 80065f2:	9203      	str	r2, [sp, #12]
 80065f4:	aa24      	add	r2, sp, #144	@ 0x90
 80065f6:	e9cd 6201 	strd	r6, r2, [sp, #4]
 80065fa:	9300      	str	r3, [sp, #0]
 80065fc:	9807      	ldr	r0, [sp, #28]
 80065fe:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	@ 0x60
 8006602:	f003 f9c5 	bl	8009990 <_dtoa_r>
 8006606:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006608:	4681      	mov	r9, r0
 800660a:	2b47      	cmp	r3, #71	@ 0x47
 800660c:	d119      	bne.n	8006642 <_svfprintf_r+0x8a6>
 800660e:	f01b 0f01 	tst.w	fp, #1
 8006612:	d105      	bne.n	8006620 <_svfprintf_r+0x884>
 8006614:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8006616:	eba3 0309 	sub.w	r3, r3, r9
 800661a:	e699      	b.n	8006350 <_svfprintf_r+0x5b4>
 800661c:	462e      	mov	r6, r5
 800661e:	e7e1      	b.n	80065e4 <_svfprintf_r+0x848>
 8006620:	1987      	adds	r7, r0, r6
 8006622:	2200      	movs	r2, #0
 8006624:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	@ 0x60
 8006628:	2300      	movs	r3, #0
 800662a:	f7fa f9cf 	bl	80009cc <__aeabi_dcmpeq>
 800662e:	b100      	cbz	r0, 8006632 <_svfprintf_r+0x896>
 8006630:	9728      	str	r7, [sp, #160]	@ 0xa0
 8006632:	2230      	movs	r2, #48	@ 0x30
 8006634:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8006636:	429f      	cmp	r7, r3
 8006638:	d9ec      	bls.n	8006614 <_svfprintf_r+0x878>
 800663a:	1c59      	adds	r1, r3, #1
 800663c:	9128      	str	r1, [sp, #160]	@ 0xa0
 800663e:	701a      	strb	r2, [r3, #0]
 8006640:	e7f8      	b.n	8006634 <_svfprintf_r+0x898>
 8006642:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006644:	1987      	adds	r7, r0, r6
 8006646:	2b46      	cmp	r3, #70	@ 0x46
 8006648:	d1eb      	bne.n	8006622 <_svfprintf_r+0x886>
 800664a:	7803      	ldrb	r3, [r0, #0]
 800664c:	2b30      	cmp	r3, #48	@ 0x30
 800664e:	d109      	bne.n	8006664 <_svfprintf_r+0x8c8>
 8006650:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	@ 0x60
 8006654:	2200      	movs	r2, #0
 8006656:	2300      	movs	r3, #0
 8006658:	f7fa f9b8 	bl	80009cc <__aeabi_dcmpeq>
 800665c:	b910      	cbnz	r0, 8006664 <_svfprintf_r+0x8c8>
 800665e:	f1c6 0601 	rsb	r6, r6, #1
 8006662:	9624      	str	r6, [sp, #144]	@ 0x90
 8006664:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006666:	441f      	add	r7, r3
 8006668:	e7db      	b.n	8006622 <_svfprintf_r+0x886>
 800666a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800666c:	2b46      	cmp	r3, #70	@ 0x46
 800666e:	f47f ae7d 	bne.w	800636c <_svfprintf_r+0x5d0>
 8006672:	f00b 0301 	and.w	r3, fp, #1
 8006676:	2e00      	cmp	r6, #0
 8006678:	ea43 0305 	orr.w	r3, r3, r5
 800667c:	dd25      	ble.n	80066ca <_svfprintf_r+0x92e>
 800667e:	b37b      	cbz	r3, 80066e0 <_svfprintf_r+0x944>
 8006680:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006682:	18f3      	adds	r3, r6, r3
 8006684:	441d      	add	r5, r3
 8006686:	2366      	movs	r3, #102	@ 0x66
 8006688:	930a      	str	r3, [sp, #40]	@ 0x28
 800668a:	e032      	b.n	80066f2 <_svfprintf_r+0x956>
 800668c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006690:	f805 6f01 	strb.w	r6, [r5, #1]!
 8006694:	e6a1      	b.n	80063da <_svfprintf_r+0x63e>
 8006696:	b941      	cbnz	r1, 80066aa <_svfprintf_r+0x90e>
 8006698:	2230      	movs	r2, #48	@ 0x30
 800669a:	f88d 209a 	strb.w	r2, [sp, #154]	@ 0x9a
 800669e:	f10d 029b 	add.w	r2, sp, #155	@ 0x9b
 80066a2:	3330      	adds	r3, #48	@ 0x30
 80066a4:	f802 3b01 	strb.w	r3, [r2], #1
 80066a8:	e6a3      	b.n	80063f2 <_svfprintf_r+0x656>
 80066aa:	f10d 029a 	add.w	r2, sp, #154	@ 0x9a
 80066ae:	e7f8      	b.n	80066a2 <_svfprintf_r+0x906>
 80066b0:	9b08      	ldr	r3, [sp, #32]
 80066b2:	429e      	cmp	r6, r3
 80066b4:	da0d      	bge.n	80066d2 <_svfprintf_r+0x936>
 80066b6:	9b08      	ldr	r3, [sp, #32]
 80066b8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80066ba:	2e00      	cmp	r6, #0
 80066bc:	eb03 0502 	add.w	r5, r3, r2
 80066c0:	dc0c      	bgt.n	80066dc <_svfprintf_r+0x940>
 80066c2:	f1c6 0301 	rsb	r3, r6, #1
 80066c6:	441d      	add	r5, r3
 80066c8:	e008      	b.n	80066dc <_svfprintf_r+0x940>
 80066ca:	b17b      	cbz	r3, 80066ec <_svfprintf_r+0x950>
 80066cc:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80066ce:	3301      	adds	r3, #1
 80066d0:	e7d8      	b.n	8006684 <_svfprintf_r+0x8e8>
 80066d2:	f01b 0f01 	tst.w	fp, #1
 80066d6:	d01f      	beq.n	8006718 <_svfprintf_r+0x97c>
 80066d8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80066da:	18f5      	adds	r5, r6, r3
 80066dc:	2367      	movs	r3, #103	@ 0x67
 80066de:	e7d3      	b.n	8006688 <_svfprintf_r+0x8ec>
 80066e0:	4635      	mov	r5, r6
 80066e2:	e7d0      	b.n	8006686 <_svfprintf_r+0x8ea>
 80066e4:	0800b900 	.word	0x0800b900
 80066e8:	0800b8f0 	.word	0x0800b8f0
 80066ec:	2366      	movs	r3, #102	@ 0x66
 80066ee:	2501      	movs	r5, #1
 80066f0:	930a      	str	r3, [sp, #40]	@ 0x28
 80066f2:	f41b 6380 	ands.w	r3, fp, #1024	@ 0x400
 80066f6:	930c      	str	r3, [sp, #48]	@ 0x30
 80066f8:	d01f      	beq.n	800673a <_svfprintf_r+0x99e>
 80066fa:	2700      	movs	r7, #0
 80066fc:	2e00      	cmp	r6, #0
 80066fe:	970c      	str	r7, [sp, #48]	@ 0x30
 8006700:	f77f ae8c 	ble.w	800641c <_svfprintf_r+0x680>
 8006704:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006706:	781b      	ldrb	r3, [r3, #0]
 8006708:	2bff      	cmp	r3, #255	@ 0xff
 800670a:	d107      	bne.n	800671c <_svfprintf_r+0x980>
 800670c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800670e:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8006710:	443b      	add	r3, r7
 8006712:	fb02 5503 	mla	r5, r2, r3, r5
 8006716:	e681      	b.n	800641c <_svfprintf_r+0x680>
 8006718:	4635      	mov	r5, r6
 800671a:	e7df      	b.n	80066dc <_svfprintf_r+0x940>
 800671c:	42b3      	cmp	r3, r6
 800671e:	daf5      	bge.n	800670c <_svfprintf_r+0x970>
 8006720:	1af6      	subs	r6, r6, r3
 8006722:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006724:	785b      	ldrb	r3, [r3, #1]
 8006726:	b133      	cbz	r3, 8006736 <_svfprintf_r+0x99a>
 8006728:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800672a:	3301      	adds	r3, #1
 800672c:	930c      	str	r3, [sp, #48]	@ 0x30
 800672e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006730:	3301      	adds	r3, #1
 8006732:	930d      	str	r3, [sp, #52]	@ 0x34
 8006734:	e7e6      	b.n	8006704 <_svfprintf_r+0x968>
 8006736:	3701      	adds	r7, #1
 8006738:	e7e4      	b.n	8006704 <_svfprintf_r+0x968>
 800673a:	9f0c      	ldr	r7, [sp, #48]	@ 0x30
 800673c:	e66e      	b.n	800641c <_svfprintf_r+0x680>
 800673e:	232d      	movs	r3, #45	@ 0x2d
 8006740:	f88d 308b 	strb.w	r3, [sp, #139]	@ 0x8b
 8006744:	e66e      	b.n	8006424 <_svfprintf_r+0x688>
 8006746:	f01b 0f20 	tst.w	fp, #32
 800674a:	d00a      	beq.n	8006762 <_svfprintf_r+0x9c6>
 800674c:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800674e:	6833      	ldr	r3, [r6, #0]
 8006750:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8006752:	17d2      	asrs	r2, r2, #31
 8006754:	e9c3 1200 	strd	r1, r2, [r3]
 8006758:	3604      	adds	r6, #4
 800675a:	f8dd 9040 	ldr.w	r9, [sp, #64]	@ 0x40
 800675e:	f7ff bb57 	b.w	8005e10 <_svfprintf_r+0x74>
 8006762:	f01b 0f10 	tst.w	fp, #16
 8006766:	d003      	beq.n	8006770 <_svfprintf_r+0x9d4>
 8006768:	6833      	ldr	r3, [r6, #0]
 800676a:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800676c:	601a      	str	r2, [r3, #0]
 800676e:	e7f3      	b.n	8006758 <_svfprintf_r+0x9bc>
 8006770:	f01b 0f40 	tst.w	fp, #64	@ 0x40
 8006774:	d003      	beq.n	800677e <_svfprintf_r+0x9e2>
 8006776:	6833      	ldr	r3, [r6, #0]
 8006778:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800677a:	801a      	strh	r2, [r3, #0]
 800677c:	e7ec      	b.n	8006758 <_svfprintf_r+0x9bc>
 800677e:	f41b 7f00 	tst.w	fp, #512	@ 0x200
 8006782:	d0f1      	beq.n	8006768 <_svfprintf_r+0x9cc>
 8006784:	6833      	ldr	r3, [r6, #0]
 8006786:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006788:	701a      	strb	r2, [r3, #0]
 800678a:	e7e5      	b.n	8006758 <_svfprintf_r+0x9bc>
 800678c:	f04b 0b10 	orr.w	fp, fp, #16
 8006790:	f01b 0320 	ands.w	r3, fp, #32
 8006794:	d01e      	beq.n	80067d4 <_svfprintf_r+0xa38>
 8006796:	3607      	adds	r6, #7
 8006798:	f026 0307 	bic.w	r3, r6, #7
 800679c:	461a      	mov	r2, r3
 800679e:	f852 6b08 	ldr.w	r6, [r2], #8
 80067a2:	685f      	ldr	r7, [r3, #4]
 80067a4:	920b      	str	r2, [sp, #44]	@ 0x2c
 80067a6:	2300      	movs	r3, #0
 80067a8:	f42b 6b80 	bic.w	fp, fp, #1024	@ 0x400
 80067ac:	2200      	movs	r2, #0
 80067ae:	f88d 208b 	strb.w	r2, [sp, #139]	@ 0x8b
 80067b2:	1c68      	adds	r0, r5, #1
 80067b4:	f000 8477 	beq.w	80070a6 <_svfprintf_r+0x130a>
 80067b8:	f02b 0280 	bic.w	r2, fp, #128	@ 0x80
 80067bc:	920c      	str	r2, [sp, #48]	@ 0x30
 80067be:	ea56 0207 	orrs.w	r2, r6, r7
 80067c2:	f040 8476 	bne.w	80070b2 <_svfprintf_r+0x1316>
 80067c6:	2d00      	cmp	r5, #0
 80067c8:	f000 80dc 	beq.w	8006984 <_svfprintf_r+0xbe8>
 80067cc:	2b01      	cmp	r3, #1
 80067ce:	f040 8473 	bne.w	80070b8 <_svfprintf_r+0x131c>
 80067d2:	e081      	b.n	80068d8 <_svfprintf_r+0xb3c>
 80067d4:	4632      	mov	r2, r6
 80067d6:	f852 6b04 	ldr.w	r6, [r2], #4
 80067da:	f01b 0710 	ands.w	r7, fp, #16
 80067de:	920b      	str	r2, [sp, #44]	@ 0x2c
 80067e0:	d001      	beq.n	80067e6 <_svfprintf_r+0xa4a>
 80067e2:	461f      	mov	r7, r3
 80067e4:	e7df      	b.n	80067a6 <_svfprintf_r+0xa0a>
 80067e6:	f01b 0340 	ands.w	r3, fp, #64	@ 0x40
 80067ea:	d001      	beq.n	80067f0 <_svfprintf_r+0xa54>
 80067ec:	b2b6      	uxth	r6, r6
 80067ee:	e7da      	b.n	80067a6 <_svfprintf_r+0xa0a>
 80067f0:	f41b 7700 	ands.w	r7, fp, #512	@ 0x200
 80067f4:	d0d7      	beq.n	80067a6 <_svfprintf_r+0xa0a>
 80067f6:	b2f6      	uxtb	r6, r6
 80067f8:	e7f3      	b.n	80067e2 <_svfprintf_r+0xa46>
 80067fa:	4633      	mov	r3, r6
 80067fc:	f853 6b04 	ldr.w	r6, [r3], #4
 8006800:	2278      	movs	r2, #120	@ 0x78
 8006802:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006804:	f647 0330 	movw	r3, #30768	@ 0x7830
 8006808:	f8ad 308c 	strh.w	r3, [sp, #140]	@ 0x8c
 800680c:	4b94      	ldr	r3, [pc, #592]	@ (8006a60 <_svfprintf_r+0xcc4>)
 800680e:	2700      	movs	r7, #0
 8006810:	931d      	str	r3, [sp, #116]	@ 0x74
 8006812:	f04b 0b02 	orr.w	fp, fp, #2
 8006816:	2302      	movs	r3, #2
 8006818:	920a      	str	r2, [sp, #40]	@ 0x28
 800681a:	e7c7      	b.n	80067ac <_svfprintf_r+0xa10>
 800681c:	4633      	mov	r3, r6
 800681e:	2600      	movs	r6, #0
 8006820:	f853 9b04 	ldr.w	r9, [r3], #4
 8006824:	1c6f      	adds	r7, r5, #1
 8006826:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006828:	f88d 608b 	strb.w	r6, [sp, #139]	@ 0x8b
 800682c:	d00f      	beq.n	800684e <_svfprintf_r+0xab2>
 800682e:	462a      	mov	r2, r5
 8006830:	4631      	mov	r1, r6
 8006832:	4648      	mov	r0, r9
 8006834:	f002 ff94 	bl	8009760 <memchr>
 8006838:	4682      	mov	sl, r0
 800683a:	2800      	cmp	r0, #0
 800683c:	f43f ac8c 	beq.w	8006158 <_svfprintf_r+0x3bc>
 8006840:	46b2      	mov	sl, r6
 8006842:	4637      	mov	r7, r6
 8006844:	eba0 0509 	sub.w	r5, r0, r9
 8006848:	9614      	str	r6, [sp, #80]	@ 0x50
 800684a:	960c      	str	r6, [sp, #48]	@ 0x30
 800684c:	e5ee      	b.n	800642c <_svfprintf_r+0x690>
 800684e:	4648      	mov	r0, r9
 8006850:	f7f9 fc8f 	bl	8000172 <strlen>
 8006854:	46b2      	mov	sl, r6
 8006856:	4605      	mov	r5, r0
 8006858:	e47e      	b.n	8006158 <_svfprintf_r+0x3bc>
 800685a:	f04b 0b10 	orr.w	fp, fp, #16
 800685e:	f01b 0320 	ands.w	r3, fp, #32
 8006862:	d009      	beq.n	8006878 <_svfprintf_r+0xadc>
 8006864:	3607      	adds	r6, #7
 8006866:	f026 0307 	bic.w	r3, r6, #7
 800686a:	461a      	mov	r2, r3
 800686c:	f852 6b08 	ldr.w	r6, [r2], #8
 8006870:	685f      	ldr	r7, [r3, #4]
 8006872:	920b      	str	r2, [sp, #44]	@ 0x2c
 8006874:	2301      	movs	r3, #1
 8006876:	e799      	b.n	80067ac <_svfprintf_r+0xa10>
 8006878:	4632      	mov	r2, r6
 800687a:	f852 6b04 	ldr.w	r6, [r2], #4
 800687e:	f01b 0710 	ands.w	r7, fp, #16
 8006882:	920b      	str	r2, [sp, #44]	@ 0x2c
 8006884:	d001      	beq.n	800688a <_svfprintf_r+0xaee>
 8006886:	461f      	mov	r7, r3
 8006888:	e7f4      	b.n	8006874 <_svfprintf_r+0xad8>
 800688a:	f01b 0340 	ands.w	r3, fp, #64	@ 0x40
 800688e:	d001      	beq.n	8006894 <_svfprintf_r+0xaf8>
 8006890:	b2b6      	uxth	r6, r6
 8006892:	e7ef      	b.n	8006874 <_svfprintf_r+0xad8>
 8006894:	f41b 7700 	ands.w	r7, fp, #512	@ 0x200
 8006898:	d0ec      	beq.n	8006874 <_svfprintf_r+0xad8>
 800689a:	b2f6      	uxtb	r6, r6
 800689c:	e7f3      	b.n	8006886 <_svfprintf_r+0xaea>
 800689e:	4b71      	ldr	r3, [pc, #452]	@ (8006a64 <_svfprintf_r+0xcc8>)
 80068a0:	f7ff bb4b 	b.w	8005f3a <_svfprintf_r+0x19e>
 80068a4:	4632      	mov	r2, r6
 80068a6:	f852 6b04 	ldr.w	r6, [r2], #4
 80068aa:	f01b 0710 	ands.w	r7, fp, #16
 80068ae:	920b      	str	r2, [sp, #44]	@ 0x2c
 80068b0:	d002      	beq.n	80068b8 <_svfprintf_r+0xb1c>
 80068b2:	461f      	mov	r7, r3
 80068b4:	f7ff bb4e 	b.w	8005f54 <_svfprintf_r+0x1b8>
 80068b8:	f01b 0340 	ands.w	r3, fp, #64	@ 0x40
 80068bc:	d002      	beq.n	80068c4 <_svfprintf_r+0xb28>
 80068be:	b2b6      	uxth	r6, r6
 80068c0:	f7ff bb48 	b.w	8005f54 <_svfprintf_r+0x1b8>
 80068c4:	f41b 7700 	ands.w	r7, fp, #512	@ 0x200
 80068c8:	f43f ab44 	beq.w	8005f54 <_svfprintf_r+0x1b8>
 80068cc:	b2f6      	uxtb	r6, r6
 80068ce:	e7f0      	b.n	80068b2 <_svfprintf_r+0xb16>
 80068d0:	2e0a      	cmp	r6, #10
 80068d2:	f177 0300 	sbcs.w	r3, r7, #0
 80068d6:	d207      	bcs.n	80068e8 <_svfprintf_r+0xb4c>
 80068d8:	3630      	adds	r6, #48	@ 0x30
 80068da:	b2f6      	uxtb	r6, r6
 80068dc:	f88d 6157 	strb.w	r6, [sp, #343]	@ 0x157
 80068e0:	f20d 1957 	addw	r9, sp, #343	@ 0x157
 80068e4:	f000 bc04 	b.w	80070f0 <_svfprintf_r+0x1354>
 80068e8:	2300      	movs	r3, #0
 80068ea:	9308      	str	r3, [sp, #32]
 80068ec:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80068ee:	f50d 7aac 	add.w	sl, sp, #344	@ 0x158
 80068f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80068f6:	9314      	str	r3, [sp, #80]	@ 0x50
 80068f8:	220a      	movs	r2, #10
 80068fa:	2300      	movs	r3, #0
 80068fc:	4630      	mov	r0, r6
 80068fe:	4639      	mov	r1, r7
 8006900:	f7fa f8d4 	bl	8000aac <__aeabi_uldivmod>
 8006904:	3230      	adds	r2, #48	@ 0x30
 8006906:	f80a 2c01 	strb.w	r2, [sl, #-1]
 800690a:	9a08      	ldr	r2, [sp, #32]
 800690c:	4683      	mov	fp, r0
 800690e:	3201      	adds	r2, #1
 8006910:	9208      	str	r2, [sp, #32]
 8006912:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8006914:	460b      	mov	r3, r1
 8006916:	f10a 39ff 	add.w	r9, sl, #4294967295
 800691a:	b1e2      	cbz	r2, 8006956 <_svfprintf_r+0xbba>
 800691c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800691e:	9908      	ldr	r1, [sp, #32]
 8006920:	7812      	ldrb	r2, [r2, #0]
 8006922:	4291      	cmp	r1, r2
 8006924:	d117      	bne.n	8006956 <_svfprintf_r+0xbba>
 8006926:	29ff      	cmp	r1, #255	@ 0xff
 8006928:	d015      	beq.n	8006956 <_svfprintf_r+0xbba>
 800692a:	2e0a      	cmp	r6, #10
 800692c:	f177 0200 	sbcs.w	r2, r7, #0
 8006930:	d311      	bcc.n	8006956 <_svfprintf_r+0xbba>
 8006932:	9308      	str	r3, [sp, #32]
 8006934:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8006936:	991b      	ldr	r1, [sp, #108]	@ 0x6c
 8006938:	eba9 0903 	sub.w	r9, r9, r3
 800693c:	461a      	mov	r2, r3
 800693e:	4648      	mov	r0, r9
 8006940:	f002 feba 	bl	80096b8 <strncpy>
 8006944:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006946:	785a      	ldrb	r2, [r3, #1]
 8006948:	9b08      	ldr	r3, [sp, #32]
 800694a:	b11a      	cbz	r2, 8006954 <_svfprintf_r+0xbb8>
 800694c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800694e:	3201      	adds	r2, #1
 8006950:	920d      	str	r2, [sp, #52]	@ 0x34
 8006952:	2200      	movs	r2, #0
 8006954:	9208      	str	r2, [sp, #32]
 8006956:	2e0a      	cmp	r6, #10
 8006958:	f177 0700 	sbcs.w	r7, r7, #0
 800695c:	f0c0 83c8 	bcc.w	80070f0 <_svfprintf_r+0x1354>
 8006960:	465e      	mov	r6, fp
 8006962:	461f      	mov	r7, r3
 8006964:	46ca      	mov	sl, r9
 8006966:	e7c7      	b.n	80068f8 <_svfprintf_r+0xb5c>
 8006968:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800696a:	f006 030f 	and.w	r3, r6, #15
 800696e:	5cd3      	ldrb	r3, [r2, r3]
 8006970:	0936      	lsrs	r6, r6, #4
 8006972:	ea46 7607 	orr.w	r6, r6, r7, lsl #28
 8006976:	093f      	lsrs	r7, r7, #4
 8006978:	f809 3d01 	strb.w	r3, [r9, #-1]!
 800697c:	ea56 0307 	orrs.w	r3, r6, r7
 8006980:	d1f2      	bne.n	8006968 <_svfprintf_r+0xbcc>
 8006982:	e3b5      	b.n	80070f0 <_svfprintf_r+0x1354>
 8006984:	b923      	cbnz	r3, 8006990 <_svfprintf_r+0xbf4>
 8006986:	f01b 0f01 	tst.w	fp, #1
 800698a:	d001      	beq.n	8006990 <_svfprintf_r+0xbf4>
 800698c:	2630      	movs	r6, #48	@ 0x30
 800698e:	e7a5      	b.n	80068dc <_svfprintf_r+0xb40>
 8006990:	f50d 79ac 	add.w	r9, sp, #344	@ 0x158
 8006994:	e3ac      	b.n	80070f0 <_svfprintf_r+0x1354>
 8006996:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006998:	2b00      	cmp	r3, #0
 800699a:	f000 8379 	beq.w	8007090 <_svfprintf_r+0x12f4>
 800699e:	f88d 30f4 	strb.w	r3, [sp, #244]	@ 0xf4
 80069a2:	2300      	movs	r3, #0
 80069a4:	960b      	str	r6, [sp, #44]	@ 0x2c
 80069a6:	f88d 308b 	strb.w	r3, [sp, #139]	@ 0x8b
 80069aa:	f7ff bb68 	b.w	800607e <_svfprintf_r+0x2e2>
 80069ae:	2010      	movs	r0, #16
 80069b0:	2a07      	cmp	r2, #7
 80069b2:	4403      	add	r3, r0
 80069b4:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 80069b8:	6060      	str	r0, [r4, #4]
 80069ba:	dd08      	ble.n	80069ce <_svfprintf_r+0xc32>
 80069bc:	4641      	mov	r1, r8
 80069be:	9807      	ldr	r0, [sp, #28]
 80069c0:	aa2a      	add	r2, sp, #168	@ 0xa8
 80069c2:	f004 faa5 	bl	800af10 <__ssprint_r>
 80069c6:	2800      	cmp	r0, #0
 80069c8:	f040 8340 	bne.w	800704c <_svfprintf_r+0x12b0>
 80069cc:	a92d      	add	r1, sp, #180	@ 0xb4
 80069ce:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80069d0:	460c      	mov	r4, r1
 80069d2:	3b10      	subs	r3, #16
 80069d4:	9317      	str	r3, [sp, #92]	@ 0x5c
 80069d6:	e545      	b.n	8006464 <_svfprintf_r+0x6c8>
 80069d8:	460c      	mov	r4, r1
 80069da:	e55f      	b.n	800649c <_svfprintf_r+0x700>
 80069dc:	4641      	mov	r1, r8
 80069de:	9807      	ldr	r0, [sp, #28]
 80069e0:	aa2a      	add	r2, sp, #168	@ 0xa8
 80069e2:	f004 fa95 	bl	800af10 <__ssprint_r>
 80069e6:	2800      	cmp	r0, #0
 80069e8:	f040 8330 	bne.w	800704c <_svfprintf_r+0x12b0>
 80069ec:	ac2d      	add	r4, sp, #180	@ 0xb4
 80069ee:	e567      	b.n	80064c0 <_svfprintf_r+0x724>
 80069f0:	4641      	mov	r1, r8
 80069f2:	9807      	ldr	r0, [sp, #28]
 80069f4:	aa2a      	add	r2, sp, #168	@ 0xa8
 80069f6:	f004 fa8b 	bl	800af10 <__ssprint_r>
 80069fa:	2800      	cmp	r0, #0
 80069fc:	f040 8326 	bne.w	800704c <_svfprintf_r+0x12b0>
 8006a00:	ac2d      	add	r4, sp, #180	@ 0xb4
 8006a02:	e56d      	b.n	80064e0 <_svfprintf_r+0x744>
 8006a04:	2010      	movs	r0, #16
 8006a06:	2a07      	cmp	r2, #7
 8006a08:	4403      	add	r3, r0
 8006a0a:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 8006a0e:	6060      	str	r0, [r4, #4]
 8006a10:	dd08      	ble.n	8006a24 <_svfprintf_r+0xc88>
 8006a12:	4641      	mov	r1, r8
 8006a14:	9807      	ldr	r0, [sp, #28]
 8006a16:	aa2a      	add	r2, sp, #168	@ 0xa8
 8006a18:	f004 fa7a 	bl	800af10 <__ssprint_r>
 8006a1c:	2800      	cmp	r0, #0
 8006a1e:	f040 8315 	bne.w	800704c <_svfprintf_r+0x12b0>
 8006a22:	a92d      	add	r1, sp, #180	@ 0xb4
 8006a24:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006a26:	460c      	mov	r4, r1
 8006a28:	3b10      	subs	r3, #16
 8006a2a:	9317      	str	r3, [sp, #92]	@ 0x5c
 8006a2c:	e561      	b.n	80064f2 <_svfprintf_r+0x756>
 8006a2e:	460c      	mov	r4, r1
 8006a30:	e57b      	b.n	800652a <_svfprintf_r+0x78e>
 8006a32:	2010      	movs	r0, #16
 8006a34:	2a07      	cmp	r2, #7
 8006a36:	4403      	add	r3, r0
 8006a38:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 8006a3c:	6060      	str	r0, [r4, #4]
 8006a3e:	dd08      	ble.n	8006a52 <_svfprintf_r+0xcb6>
 8006a40:	4641      	mov	r1, r8
 8006a42:	9807      	ldr	r0, [sp, #28]
 8006a44:	aa2a      	add	r2, sp, #168	@ 0xa8
 8006a46:	f004 fa63 	bl	800af10 <__ssprint_r>
 8006a4a:	2800      	cmp	r0, #0
 8006a4c:	f040 82fe 	bne.w	800704c <_svfprintf_r+0x12b0>
 8006a50:	a92d      	add	r1, sp, #180	@ 0xb4
 8006a52:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006a54:	460c      	mov	r4, r1
 8006a56:	3b10      	subs	r3, #16
 8006a58:	9314      	str	r3, [sp, #80]	@ 0x50
 8006a5a:	e56b      	b.n	8006534 <_svfprintf_r+0x798>
 8006a5c:	460c      	mov	r4, r1
 8006a5e:	e585      	b.n	800656c <_svfprintf_r+0x7d0>
 8006a60:	0800b8cc 	.word	0x0800b8cc
 8006a64:	0800b8dd 	.word	0x0800b8dd
 8006a68:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006a6a:	2b65      	cmp	r3, #101	@ 0x65
 8006a6c:	f340 8234 	ble.w	8006ed8 <_svfprintf_r+0x113c>
 8006a70:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006a74:	2200      	movs	r2, #0
 8006a76:	2300      	movs	r3, #0
 8006a78:	f7f9 ffa8 	bl	80009cc <__aeabi_dcmpeq>
 8006a7c:	2800      	cmp	r0, #0
 8006a7e:	d069      	beq.n	8006b54 <_svfprintf_r+0xdb8>
 8006a80:	4b6e      	ldr	r3, [pc, #440]	@ (8006c3c <_svfprintf_r+0xea0>)
 8006a82:	6023      	str	r3, [r4, #0]
 8006a84:	2301      	movs	r3, #1
 8006a86:	6063      	str	r3, [r4, #4]
 8006a88:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006a8a:	3301      	adds	r3, #1
 8006a8c:	932c      	str	r3, [sp, #176]	@ 0xb0
 8006a8e:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8006a90:	3301      	adds	r3, #1
 8006a92:	2b07      	cmp	r3, #7
 8006a94:	932b      	str	r3, [sp, #172]	@ 0xac
 8006a96:	dc37      	bgt.n	8006b08 <_svfprintf_r+0xd6c>
 8006a98:	3408      	adds	r4, #8
 8006a9a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006a9c:	9a08      	ldr	r2, [sp, #32]
 8006a9e:	4293      	cmp	r3, r2
 8006aa0:	db03      	blt.n	8006aaa <_svfprintf_r+0xd0e>
 8006aa2:	f01b 0f01 	tst.w	fp, #1
 8006aa6:	f43f ad72 	beq.w	800658e <_svfprintf_r+0x7f2>
 8006aaa:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8006aac:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006aae:	6023      	str	r3, [r4, #0]
 8006ab0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006ab2:	6063      	str	r3, [r4, #4]
 8006ab4:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8006ab6:	4413      	add	r3, r2
 8006ab8:	932c      	str	r3, [sp, #176]	@ 0xb0
 8006aba:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8006abc:	3301      	adds	r3, #1
 8006abe:	2b07      	cmp	r3, #7
 8006ac0:	932b      	str	r3, [sp, #172]	@ 0xac
 8006ac2:	dc2b      	bgt.n	8006b1c <_svfprintf_r+0xd80>
 8006ac4:	3408      	adds	r4, #8
 8006ac6:	9b08      	ldr	r3, [sp, #32]
 8006ac8:	1e5d      	subs	r5, r3, #1
 8006aca:	2d00      	cmp	r5, #0
 8006acc:	f77f ad5f 	ble.w	800658e <_svfprintf_r+0x7f2>
 8006ad0:	2710      	movs	r7, #16
 8006ad2:	4e5b      	ldr	r6, [pc, #364]	@ (8006c40 <_svfprintf_r+0xea4>)
 8006ad4:	2d10      	cmp	r5, #16
 8006ad6:	e9dd 322b 	ldrd	r3, r2, [sp, #172]	@ 0xac
 8006ada:	f104 0108 	add.w	r1, r4, #8
 8006ade:	f103 0301 	add.w	r3, r3, #1
 8006ae2:	6026      	str	r6, [r4, #0]
 8006ae4:	dc24      	bgt.n	8006b30 <_svfprintf_r+0xd94>
 8006ae6:	6065      	str	r5, [r4, #4]
 8006ae8:	2b07      	cmp	r3, #7
 8006aea:	4415      	add	r5, r2
 8006aec:	e9cd 352b 	strd	r3, r5, [sp, #172]	@ 0xac
 8006af0:	f340 828b 	ble.w	800700a <_svfprintf_r+0x126e>
 8006af4:	4641      	mov	r1, r8
 8006af6:	9807      	ldr	r0, [sp, #28]
 8006af8:	aa2a      	add	r2, sp, #168	@ 0xa8
 8006afa:	f004 fa09 	bl	800af10 <__ssprint_r>
 8006afe:	2800      	cmp	r0, #0
 8006b00:	f040 82a4 	bne.w	800704c <_svfprintf_r+0x12b0>
 8006b04:	ac2d      	add	r4, sp, #180	@ 0xb4
 8006b06:	e542      	b.n	800658e <_svfprintf_r+0x7f2>
 8006b08:	4641      	mov	r1, r8
 8006b0a:	9807      	ldr	r0, [sp, #28]
 8006b0c:	aa2a      	add	r2, sp, #168	@ 0xa8
 8006b0e:	f004 f9ff 	bl	800af10 <__ssprint_r>
 8006b12:	2800      	cmp	r0, #0
 8006b14:	f040 829a 	bne.w	800704c <_svfprintf_r+0x12b0>
 8006b18:	ac2d      	add	r4, sp, #180	@ 0xb4
 8006b1a:	e7be      	b.n	8006a9a <_svfprintf_r+0xcfe>
 8006b1c:	4641      	mov	r1, r8
 8006b1e:	9807      	ldr	r0, [sp, #28]
 8006b20:	aa2a      	add	r2, sp, #168	@ 0xa8
 8006b22:	f004 f9f5 	bl	800af10 <__ssprint_r>
 8006b26:	2800      	cmp	r0, #0
 8006b28:	f040 8290 	bne.w	800704c <_svfprintf_r+0x12b0>
 8006b2c:	ac2d      	add	r4, sp, #180	@ 0xb4
 8006b2e:	e7ca      	b.n	8006ac6 <_svfprintf_r+0xd2a>
 8006b30:	3210      	adds	r2, #16
 8006b32:	2b07      	cmp	r3, #7
 8006b34:	e9cd 322b 	strd	r3, r2, [sp, #172]	@ 0xac
 8006b38:	6067      	str	r7, [r4, #4]
 8006b3a:	dd08      	ble.n	8006b4e <_svfprintf_r+0xdb2>
 8006b3c:	4641      	mov	r1, r8
 8006b3e:	9807      	ldr	r0, [sp, #28]
 8006b40:	aa2a      	add	r2, sp, #168	@ 0xa8
 8006b42:	f004 f9e5 	bl	800af10 <__ssprint_r>
 8006b46:	2800      	cmp	r0, #0
 8006b48:	f040 8280 	bne.w	800704c <_svfprintf_r+0x12b0>
 8006b4c:	a92d      	add	r1, sp, #180	@ 0xb4
 8006b4e:	460c      	mov	r4, r1
 8006b50:	3d10      	subs	r5, #16
 8006b52:	e7bf      	b.n	8006ad4 <_svfprintf_r+0xd38>
 8006b54:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	dc74      	bgt.n	8006c44 <_svfprintf_r+0xea8>
 8006b5a:	4b38      	ldr	r3, [pc, #224]	@ (8006c3c <_svfprintf_r+0xea0>)
 8006b5c:	6023      	str	r3, [r4, #0]
 8006b5e:	2301      	movs	r3, #1
 8006b60:	6063      	str	r3, [r4, #4]
 8006b62:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006b64:	3301      	adds	r3, #1
 8006b66:	932c      	str	r3, [sp, #176]	@ 0xb0
 8006b68:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8006b6a:	3301      	adds	r3, #1
 8006b6c:	2b07      	cmp	r3, #7
 8006b6e:	932b      	str	r3, [sp, #172]	@ 0xac
 8006b70:	dc3d      	bgt.n	8006bee <_svfprintf_r+0xe52>
 8006b72:	3408      	adds	r4, #8
 8006b74:	9908      	ldr	r1, [sp, #32]
 8006b76:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006b78:	9a2c      	ldr	r2, [sp, #176]	@ 0xb0
 8006b7a:	430b      	orrs	r3, r1
 8006b7c:	f00b 0101 	and.w	r1, fp, #1
 8006b80:	430b      	orrs	r3, r1
 8006b82:	f43f ad04 	beq.w	800658e <_svfprintf_r+0x7f2>
 8006b86:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8006b88:	6023      	str	r3, [r4, #0]
 8006b8a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006b8c:	441a      	add	r2, r3
 8006b8e:	6063      	str	r3, [r4, #4]
 8006b90:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8006b92:	922c      	str	r2, [sp, #176]	@ 0xb0
 8006b94:	3301      	adds	r3, #1
 8006b96:	2b07      	cmp	r3, #7
 8006b98:	932b      	str	r3, [sp, #172]	@ 0xac
 8006b9a:	dc32      	bgt.n	8006c02 <_svfprintf_r+0xe66>
 8006b9c:	3408      	adds	r4, #8
 8006b9e:	9d24      	ldr	r5, [sp, #144]	@ 0x90
 8006ba0:	2d00      	cmp	r5, #0
 8006ba2:	da1b      	bge.n	8006bdc <_svfprintf_r+0xe40>
 8006ba4:	4623      	mov	r3, r4
 8006ba6:	2710      	movs	r7, #16
 8006ba8:	4e25      	ldr	r6, [pc, #148]	@ (8006c40 <_svfprintf_r+0xea4>)
 8006baa:	426d      	negs	r5, r5
 8006bac:	2d10      	cmp	r5, #16
 8006bae:	e9dd 212b 	ldrd	r2, r1, [sp, #172]	@ 0xac
 8006bb2:	f104 0408 	add.w	r4, r4, #8
 8006bb6:	f102 0201 	add.w	r2, r2, #1
 8006bba:	601e      	str	r6, [r3, #0]
 8006bbc:	dc2b      	bgt.n	8006c16 <_svfprintf_r+0xe7a>
 8006bbe:	605d      	str	r5, [r3, #4]
 8006bc0:	2a07      	cmp	r2, #7
 8006bc2:	440d      	add	r5, r1
 8006bc4:	e9cd 252b 	strd	r2, r5, [sp, #172]	@ 0xac
 8006bc8:	dd08      	ble.n	8006bdc <_svfprintf_r+0xe40>
 8006bca:	4641      	mov	r1, r8
 8006bcc:	9807      	ldr	r0, [sp, #28]
 8006bce:	aa2a      	add	r2, sp, #168	@ 0xa8
 8006bd0:	f004 f99e 	bl	800af10 <__ssprint_r>
 8006bd4:	2800      	cmp	r0, #0
 8006bd6:	f040 8239 	bne.w	800704c <_svfprintf_r+0x12b0>
 8006bda:	ac2d      	add	r4, sp, #180	@ 0xb4
 8006bdc:	9b08      	ldr	r3, [sp, #32]
 8006bde:	9a08      	ldr	r2, [sp, #32]
 8006be0:	6063      	str	r3, [r4, #4]
 8006be2:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8006be4:	f8c4 9000 	str.w	r9, [r4]
 8006be8:	4413      	add	r3, r2
 8006bea:	932c      	str	r3, [sp, #176]	@ 0xb0
 8006bec:	e4c8      	b.n	8006580 <_svfprintf_r+0x7e4>
 8006bee:	4641      	mov	r1, r8
 8006bf0:	9807      	ldr	r0, [sp, #28]
 8006bf2:	aa2a      	add	r2, sp, #168	@ 0xa8
 8006bf4:	f004 f98c 	bl	800af10 <__ssprint_r>
 8006bf8:	2800      	cmp	r0, #0
 8006bfa:	f040 8227 	bne.w	800704c <_svfprintf_r+0x12b0>
 8006bfe:	ac2d      	add	r4, sp, #180	@ 0xb4
 8006c00:	e7b8      	b.n	8006b74 <_svfprintf_r+0xdd8>
 8006c02:	4641      	mov	r1, r8
 8006c04:	9807      	ldr	r0, [sp, #28]
 8006c06:	aa2a      	add	r2, sp, #168	@ 0xa8
 8006c08:	f004 f982 	bl	800af10 <__ssprint_r>
 8006c0c:	2800      	cmp	r0, #0
 8006c0e:	f040 821d 	bne.w	800704c <_svfprintf_r+0x12b0>
 8006c12:	ac2d      	add	r4, sp, #180	@ 0xb4
 8006c14:	e7c3      	b.n	8006b9e <_svfprintf_r+0xe02>
 8006c16:	3110      	adds	r1, #16
 8006c18:	2a07      	cmp	r2, #7
 8006c1a:	e9cd 212b 	strd	r2, r1, [sp, #172]	@ 0xac
 8006c1e:	605f      	str	r7, [r3, #4]
 8006c20:	dd08      	ble.n	8006c34 <_svfprintf_r+0xe98>
 8006c22:	4641      	mov	r1, r8
 8006c24:	9807      	ldr	r0, [sp, #28]
 8006c26:	aa2a      	add	r2, sp, #168	@ 0xa8
 8006c28:	f004 f972 	bl	800af10 <__ssprint_r>
 8006c2c:	2800      	cmp	r0, #0
 8006c2e:	f040 820d 	bne.w	800704c <_svfprintf_r+0x12b0>
 8006c32:	ac2d      	add	r4, sp, #180	@ 0xb4
 8006c34:	4623      	mov	r3, r4
 8006c36:	3d10      	subs	r5, #16
 8006c38:	e7b8      	b.n	8006bac <_svfprintf_r+0xe10>
 8006c3a:	bf00      	nop
 8006c3c:	0800b8ee 	.word	0x0800b8ee
 8006c40:	0800b8f0 	.word	0x0800b8f0
 8006c44:	9b08      	ldr	r3, [sp, #32]
 8006c46:	444b      	add	r3, r9
 8006c48:	930a      	str	r3, [sp, #40]	@ 0x28
 8006c4a:	9b08      	ldr	r3, [sp, #32]
 8006c4c:	42b3      	cmp	r3, r6
 8006c4e:	bfa8      	it	ge
 8006c50:	4633      	movge	r3, r6
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	461d      	mov	r5, r3
 8006c56:	dd0b      	ble.n	8006c70 <_svfprintf_r+0xed4>
 8006c58:	e9c4 9300 	strd	r9, r3, [r4]
 8006c5c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006c5e:	442b      	add	r3, r5
 8006c60:	932c      	str	r3, [sp, #176]	@ 0xb0
 8006c62:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8006c64:	3301      	adds	r3, #1
 8006c66:	2b07      	cmp	r3, #7
 8006c68:	932b      	str	r3, [sp, #172]	@ 0xac
 8006c6a:	f300 8082 	bgt.w	8006d72 <_svfprintf_r+0xfd6>
 8006c6e:	3408      	adds	r4, #8
 8006c70:	2d00      	cmp	r5, #0
 8006c72:	bfb4      	ite	lt
 8006c74:	4635      	movlt	r5, r6
 8006c76:	1b75      	subge	r5, r6, r5
 8006c78:	2d00      	cmp	r5, #0
 8006c7a:	dd19      	ble.n	8006cb0 <_svfprintf_r+0xf14>
 8006c7c:	e9dd 322b 	ldrd	r3, r2, [sp, #172]	@ 0xac
 8006c80:	4894      	ldr	r0, [pc, #592]	@ (8006ed4 <_svfprintf_r+0x1138>)
 8006c82:	2d10      	cmp	r5, #16
 8006c84:	f103 0301 	add.w	r3, r3, #1
 8006c88:	f104 0108 	add.w	r1, r4, #8
 8006c8c:	6020      	str	r0, [r4, #0]
 8006c8e:	dc7a      	bgt.n	8006d86 <_svfprintf_r+0xfea>
 8006c90:	6065      	str	r5, [r4, #4]
 8006c92:	2b07      	cmp	r3, #7
 8006c94:	4415      	add	r5, r2
 8006c96:	e9cd 352b 	strd	r3, r5, [sp, #172]	@ 0xac
 8006c9a:	f340 8087 	ble.w	8006dac <_svfprintf_r+0x1010>
 8006c9e:	4641      	mov	r1, r8
 8006ca0:	9807      	ldr	r0, [sp, #28]
 8006ca2:	aa2a      	add	r2, sp, #168	@ 0xa8
 8006ca4:	f004 f934 	bl	800af10 <__ssprint_r>
 8006ca8:	2800      	cmp	r0, #0
 8006caa:	f040 81cf 	bne.w	800704c <_svfprintf_r+0x12b0>
 8006cae:	ac2d      	add	r4, sp, #180	@ 0xb4
 8006cb0:	f41b 6f80 	tst.w	fp, #1024	@ 0x400
 8006cb4:	444e      	add	r6, r9
 8006cb6:	d008      	beq.n	8006cca <_svfprintf_r+0xf2e>
 8006cb8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d178      	bne.n	8006db0 <_svfprintf_r+0x1014>
 8006cbe:	2f00      	cmp	r7, #0
 8006cc0:	d178      	bne.n	8006db4 <_svfprintf_r+0x1018>
 8006cc2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006cc4:	429e      	cmp	r6, r3
 8006cc6:	bf28      	it	cs
 8006cc8:	461e      	movcs	r6, r3
 8006cca:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006ccc:	9a08      	ldr	r2, [sp, #32]
 8006cce:	4293      	cmp	r3, r2
 8006cd0:	db02      	blt.n	8006cd8 <_svfprintf_r+0xf3c>
 8006cd2:	f01b 0f01 	tst.w	fp, #1
 8006cd6:	d00e      	beq.n	8006cf6 <_svfprintf_r+0xf5a>
 8006cd8:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8006cda:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006cdc:	6023      	str	r3, [r4, #0]
 8006cde:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006ce0:	6063      	str	r3, [r4, #4]
 8006ce2:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8006ce4:	4413      	add	r3, r2
 8006ce6:	932c      	str	r3, [sp, #176]	@ 0xb0
 8006ce8:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8006cea:	3301      	adds	r3, #1
 8006cec:	2b07      	cmp	r3, #7
 8006cee:	932b      	str	r3, [sp, #172]	@ 0xac
 8006cf0:	f300 80db 	bgt.w	8006eaa <_svfprintf_r+0x110e>
 8006cf4:	3408      	adds	r4, #8
 8006cf6:	9b08      	ldr	r3, [sp, #32]
 8006cf8:	9f24      	ldr	r7, [sp, #144]	@ 0x90
 8006cfa:	1bdf      	subs	r7, r3, r7
 8006cfc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006cfe:	1b9b      	subs	r3, r3, r6
 8006d00:	429f      	cmp	r7, r3
 8006d02:	bfa8      	it	ge
 8006d04:	461f      	movge	r7, r3
 8006d06:	2f00      	cmp	r7, #0
 8006d08:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8006d0a:	dd0a      	ble.n	8006d22 <_svfprintf_r+0xf86>
 8006d0c:	443b      	add	r3, r7
 8006d0e:	932c      	str	r3, [sp, #176]	@ 0xb0
 8006d10:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8006d12:	e9c4 6700 	strd	r6, r7, [r4]
 8006d16:	3301      	adds	r3, #1
 8006d18:	2b07      	cmp	r3, #7
 8006d1a:	932b      	str	r3, [sp, #172]	@ 0xac
 8006d1c:	f300 80cf 	bgt.w	8006ebe <_svfprintf_r+0x1122>
 8006d20:	3408      	adds	r4, #8
 8006d22:	9d24      	ldr	r5, [sp, #144]	@ 0x90
 8006d24:	9b08      	ldr	r3, [sp, #32]
 8006d26:	2f00      	cmp	r7, #0
 8006d28:	eba3 0505 	sub.w	r5, r3, r5
 8006d2c:	bfa8      	it	ge
 8006d2e:	1bed      	subge	r5, r5, r7
 8006d30:	2d00      	cmp	r5, #0
 8006d32:	f77f ac2c 	ble.w	800658e <_svfprintf_r+0x7f2>
 8006d36:	2710      	movs	r7, #16
 8006d38:	4e66      	ldr	r6, [pc, #408]	@ (8006ed4 <_svfprintf_r+0x1138>)
 8006d3a:	2d10      	cmp	r5, #16
 8006d3c:	e9dd 322b 	ldrd	r3, r2, [sp, #172]	@ 0xac
 8006d40:	f104 0108 	add.w	r1, r4, #8
 8006d44:	f103 0301 	add.w	r3, r3, #1
 8006d48:	6026      	str	r6, [r4, #0]
 8006d4a:	f77f aecc 	ble.w	8006ae6 <_svfprintf_r+0xd4a>
 8006d4e:	3210      	adds	r2, #16
 8006d50:	2b07      	cmp	r3, #7
 8006d52:	e9cd 322b 	strd	r3, r2, [sp, #172]	@ 0xac
 8006d56:	6067      	str	r7, [r4, #4]
 8006d58:	dd08      	ble.n	8006d6c <_svfprintf_r+0xfd0>
 8006d5a:	4641      	mov	r1, r8
 8006d5c:	9807      	ldr	r0, [sp, #28]
 8006d5e:	aa2a      	add	r2, sp, #168	@ 0xa8
 8006d60:	f004 f8d6 	bl	800af10 <__ssprint_r>
 8006d64:	2800      	cmp	r0, #0
 8006d66:	f040 8171 	bne.w	800704c <_svfprintf_r+0x12b0>
 8006d6a:	a92d      	add	r1, sp, #180	@ 0xb4
 8006d6c:	460c      	mov	r4, r1
 8006d6e:	3d10      	subs	r5, #16
 8006d70:	e7e3      	b.n	8006d3a <_svfprintf_r+0xf9e>
 8006d72:	4641      	mov	r1, r8
 8006d74:	9807      	ldr	r0, [sp, #28]
 8006d76:	aa2a      	add	r2, sp, #168	@ 0xa8
 8006d78:	f004 f8ca 	bl	800af10 <__ssprint_r>
 8006d7c:	2800      	cmp	r0, #0
 8006d7e:	f040 8165 	bne.w	800704c <_svfprintf_r+0x12b0>
 8006d82:	ac2d      	add	r4, sp, #180	@ 0xb4
 8006d84:	e774      	b.n	8006c70 <_svfprintf_r+0xed4>
 8006d86:	2010      	movs	r0, #16
 8006d88:	2b07      	cmp	r3, #7
 8006d8a:	4402      	add	r2, r0
 8006d8c:	e9cd 322b 	strd	r3, r2, [sp, #172]	@ 0xac
 8006d90:	6060      	str	r0, [r4, #4]
 8006d92:	dd08      	ble.n	8006da6 <_svfprintf_r+0x100a>
 8006d94:	4641      	mov	r1, r8
 8006d96:	9807      	ldr	r0, [sp, #28]
 8006d98:	aa2a      	add	r2, sp, #168	@ 0xa8
 8006d9a:	f004 f8b9 	bl	800af10 <__ssprint_r>
 8006d9e:	2800      	cmp	r0, #0
 8006da0:	f040 8154 	bne.w	800704c <_svfprintf_r+0x12b0>
 8006da4:	a92d      	add	r1, sp, #180	@ 0xb4
 8006da6:	460c      	mov	r4, r1
 8006da8:	3d10      	subs	r5, #16
 8006daa:	e767      	b.n	8006c7c <_svfprintf_r+0xee0>
 8006dac:	460c      	mov	r4, r1
 8006dae:	e77f      	b.n	8006cb0 <_svfprintf_r+0xf14>
 8006db0:	2f00      	cmp	r7, #0
 8006db2:	d04a      	beq.n	8006e4a <_svfprintf_r+0x10ae>
 8006db4:	3f01      	subs	r7, #1
 8006db6:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8006db8:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8006dba:	6023      	str	r3, [r4, #0]
 8006dbc:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8006dbe:	6063      	str	r3, [r4, #4]
 8006dc0:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8006dc2:	4413      	add	r3, r2
 8006dc4:	932c      	str	r3, [sp, #176]	@ 0xb0
 8006dc6:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8006dc8:	3301      	adds	r3, #1
 8006dca:	2b07      	cmp	r3, #7
 8006dcc:	932b      	str	r3, [sp, #172]	@ 0xac
 8006dce:	dc43      	bgt.n	8006e58 <_svfprintf_r+0x10bc>
 8006dd0:	3408      	adds	r4, #8
 8006dd2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006dd4:	f893 9000 	ldrb.w	r9, [r3]
 8006dd8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006dda:	1b9b      	subs	r3, r3, r6
 8006ddc:	4599      	cmp	r9, r3
 8006dde:	bfa8      	it	ge
 8006de0:	4699      	movge	r9, r3
 8006de2:	f1b9 0f00 	cmp.w	r9, #0
 8006de6:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8006de8:	dd09      	ble.n	8006dfe <_svfprintf_r+0x1062>
 8006dea:	444b      	add	r3, r9
 8006dec:	932c      	str	r3, [sp, #176]	@ 0xb0
 8006dee:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8006df0:	e9c4 6900 	strd	r6, r9, [r4]
 8006df4:	3301      	adds	r3, #1
 8006df6:	2b07      	cmp	r3, #7
 8006df8:	932b      	str	r3, [sp, #172]	@ 0xac
 8006dfa:	dc37      	bgt.n	8006e6c <_svfprintf_r+0x10d0>
 8006dfc:	3408      	adds	r4, #8
 8006dfe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006e00:	f1b9 0f00 	cmp.w	r9, #0
 8006e04:	781d      	ldrb	r5, [r3, #0]
 8006e06:	bfa8      	it	ge
 8006e08:	eba5 0509 	subge.w	r5, r5, r9
 8006e0c:	2d00      	cmp	r5, #0
 8006e0e:	dd18      	ble.n	8006e42 <_svfprintf_r+0x10a6>
 8006e10:	e9dd 322b 	ldrd	r3, r2, [sp, #172]	@ 0xac
 8006e14:	482f      	ldr	r0, [pc, #188]	@ (8006ed4 <_svfprintf_r+0x1138>)
 8006e16:	2d10      	cmp	r5, #16
 8006e18:	f103 0301 	add.w	r3, r3, #1
 8006e1c:	f104 0108 	add.w	r1, r4, #8
 8006e20:	6020      	str	r0, [r4, #0]
 8006e22:	dc2d      	bgt.n	8006e80 <_svfprintf_r+0x10e4>
 8006e24:	6065      	str	r5, [r4, #4]
 8006e26:	2b07      	cmp	r3, #7
 8006e28:	4415      	add	r5, r2
 8006e2a:	e9cd 352b 	strd	r3, r5, [sp, #172]	@ 0xac
 8006e2e:	dd3a      	ble.n	8006ea6 <_svfprintf_r+0x110a>
 8006e30:	4641      	mov	r1, r8
 8006e32:	9807      	ldr	r0, [sp, #28]
 8006e34:	aa2a      	add	r2, sp, #168	@ 0xa8
 8006e36:	f004 f86b 	bl	800af10 <__ssprint_r>
 8006e3a:	2800      	cmp	r0, #0
 8006e3c:	f040 8106 	bne.w	800704c <_svfprintf_r+0x12b0>
 8006e40:	ac2d      	add	r4, sp, #180	@ 0xb4
 8006e42:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006e44:	781b      	ldrb	r3, [r3, #0]
 8006e46:	441e      	add	r6, r3
 8006e48:	e736      	b.n	8006cb8 <_svfprintf_r+0xf1c>
 8006e4a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006e4c:	3b01      	subs	r3, #1
 8006e4e:	930d      	str	r3, [sp, #52]	@ 0x34
 8006e50:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006e52:	3b01      	subs	r3, #1
 8006e54:	930c      	str	r3, [sp, #48]	@ 0x30
 8006e56:	e7ae      	b.n	8006db6 <_svfprintf_r+0x101a>
 8006e58:	4641      	mov	r1, r8
 8006e5a:	9807      	ldr	r0, [sp, #28]
 8006e5c:	aa2a      	add	r2, sp, #168	@ 0xa8
 8006e5e:	f004 f857 	bl	800af10 <__ssprint_r>
 8006e62:	2800      	cmp	r0, #0
 8006e64:	f040 80f2 	bne.w	800704c <_svfprintf_r+0x12b0>
 8006e68:	ac2d      	add	r4, sp, #180	@ 0xb4
 8006e6a:	e7b2      	b.n	8006dd2 <_svfprintf_r+0x1036>
 8006e6c:	4641      	mov	r1, r8
 8006e6e:	9807      	ldr	r0, [sp, #28]
 8006e70:	aa2a      	add	r2, sp, #168	@ 0xa8
 8006e72:	f004 f84d 	bl	800af10 <__ssprint_r>
 8006e76:	2800      	cmp	r0, #0
 8006e78:	f040 80e8 	bne.w	800704c <_svfprintf_r+0x12b0>
 8006e7c:	ac2d      	add	r4, sp, #180	@ 0xb4
 8006e7e:	e7be      	b.n	8006dfe <_svfprintf_r+0x1062>
 8006e80:	2010      	movs	r0, #16
 8006e82:	2b07      	cmp	r3, #7
 8006e84:	4402      	add	r2, r0
 8006e86:	e9cd 322b 	strd	r3, r2, [sp, #172]	@ 0xac
 8006e8a:	6060      	str	r0, [r4, #4]
 8006e8c:	dd08      	ble.n	8006ea0 <_svfprintf_r+0x1104>
 8006e8e:	4641      	mov	r1, r8
 8006e90:	9807      	ldr	r0, [sp, #28]
 8006e92:	aa2a      	add	r2, sp, #168	@ 0xa8
 8006e94:	f004 f83c 	bl	800af10 <__ssprint_r>
 8006e98:	2800      	cmp	r0, #0
 8006e9a:	f040 80d7 	bne.w	800704c <_svfprintf_r+0x12b0>
 8006e9e:	a92d      	add	r1, sp, #180	@ 0xb4
 8006ea0:	460c      	mov	r4, r1
 8006ea2:	3d10      	subs	r5, #16
 8006ea4:	e7b4      	b.n	8006e10 <_svfprintf_r+0x1074>
 8006ea6:	460c      	mov	r4, r1
 8006ea8:	e7cb      	b.n	8006e42 <_svfprintf_r+0x10a6>
 8006eaa:	4641      	mov	r1, r8
 8006eac:	9807      	ldr	r0, [sp, #28]
 8006eae:	aa2a      	add	r2, sp, #168	@ 0xa8
 8006eb0:	f004 f82e 	bl	800af10 <__ssprint_r>
 8006eb4:	2800      	cmp	r0, #0
 8006eb6:	f040 80c9 	bne.w	800704c <_svfprintf_r+0x12b0>
 8006eba:	ac2d      	add	r4, sp, #180	@ 0xb4
 8006ebc:	e71b      	b.n	8006cf6 <_svfprintf_r+0xf5a>
 8006ebe:	4641      	mov	r1, r8
 8006ec0:	9807      	ldr	r0, [sp, #28]
 8006ec2:	aa2a      	add	r2, sp, #168	@ 0xa8
 8006ec4:	f004 f824 	bl	800af10 <__ssprint_r>
 8006ec8:	2800      	cmp	r0, #0
 8006eca:	f040 80bf 	bne.w	800704c <_svfprintf_r+0x12b0>
 8006ece:	ac2d      	add	r4, sp, #180	@ 0xb4
 8006ed0:	e727      	b.n	8006d22 <_svfprintf_r+0xf86>
 8006ed2:	bf00      	nop
 8006ed4:	0800b8f0 	.word	0x0800b8f0
 8006ed8:	9908      	ldr	r1, [sp, #32]
 8006eda:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006edc:	9a2b      	ldr	r2, [sp, #172]	@ 0xac
 8006ede:	2901      	cmp	r1, #1
 8006ee0:	f103 0301 	add.w	r3, r3, #1
 8006ee4:	f102 0201 	add.w	r2, r2, #1
 8006ee8:	f104 0508 	add.w	r5, r4, #8
 8006eec:	dc02      	bgt.n	8006ef4 <_svfprintf_r+0x1158>
 8006eee:	f01b 0f01 	tst.w	fp, #1
 8006ef2:	d07f      	beq.n	8006ff4 <_svfprintf_r+0x1258>
 8006ef4:	2101      	movs	r1, #1
 8006ef6:	2a07      	cmp	r2, #7
 8006ef8:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 8006efc:	f8c4 9000 	str.w	r9, [r4]
 8006f00:	6061      	str	r1, [r4, #4]
 8006f02:	dd08      	ble.n	8006f16 <_svfprintf_r+0x117a>
 8006f04:	4641      	mov	r1, r8
 8006f06:	9807      	ldr	r0, [sp, #28]
 8006f08:	aa2a      	add	r2, sp, #168	@ 0xa8
 8006f0a:	f004 f801 	bl	800af10 <__ssprint_r>
 8006f0e:	2800      	cmp	r0, #0
 8006f10:	f040 809c 	bne.w	800704c <_svfprintf_r+0x12b0>
 8006f14:	ad2d      	add	r5, sp, #180	@ 0xb4
 8006f16:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8006f18:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006f1a:	602b      	str	r3, [r5, #0]
 8006f1c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006f1e:	606b      	str	r3, [r5, #4]
 8006f20:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8006f22:	4413      	add	r3, r2
 8006f24:	932c      	str	r3, [sp, #176]	@ 0xb0
 8006f26:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8006f28:	3301      	adds	r3, #1
 8006f2a:	2b07      	cmp	r3, #7
 8006f2c:	932b      	str	r3, [sp, #172]	@ 0xac
 8006f2e:	dc32      	bgt.n	8006f96 <_svfprintf_r+0x11fa>
 8006f30:	3508      	adds	r5, #8
 8006f32:	9b08      	ldr	r3, [sp, #32]
 8006f34:	2200      	movs	r2, #0
 8006f36:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006f3a:	e9dd 762b 	ldrd	r7, r6, [sp, #172]	@ 0xac
 8006f3e:	1e5c      	subs	r4, r3, #1
 8006f40:	2300      	movs	r3, #0
 8006f42:	f7f9 fd43 	bl	80009cc <__aeabi_dcmpeq>
 8006f46:	2800      	cmp	r0, #0
 8006f48:	d12e      	bne.n	8006fa8 <_svfprintf_r+0x120c>
 8006f4a:	f109 0301 	add.w	r3, r9, #1
 8006f4e:	e9c5 3400 	strd	r3, r4, [r5]
 8006f52:	9b08      	ldr	r3, [sp, #32]
 8006f54:	3701      	adds	r7, #1
 8006f56:	3e01      	subs	r6, #1
 8006f58:	441e      	add	r6, r3
 8006f5a:	2f07      	cmp	r7, #7
 8006f5c:	e9cd 762b 	strd	r7, r6, [sp, #172]	@ 0xac
 8006f60:	dd51      	ble.n	8007006 <_svfprintf_r+0x126a>
 8006f62:	4641      	mov	r1, r8
 8006f64:	9807      	ldr	r0, [sp, #28]
 8006f66:	aa2a      	add	r2, sp, #168	@ 0xa8
 8006f68:	f003 ffd2 	bl	800af10 <__ssprint_r>
 8006f6c:	2800      	cmp	r0, #0
 8006f6e:	d16d      	bne.n	800704c <_svfprintf_r+0x12b0>
 8006f70:	ad2d      	add	r5, sp, #180	@ 0xb4
 8006f72:	ab26      	add	r3, sp, #152	@ 0x98
 8006f74:	602b      	str	r3, [r5, #0]
 8006f76:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 8006f78:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8006f7a:	606b      	str	r3, [r5, #4]
 8006f7c:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8006f7e:	4413      	add	r3, r2
 8006f80:	932c      	str	r3, [sp, #176]	@ 0xb0
 8006f82:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8006f84:	3301      	adds	r3, #1
 8006f86:	2b07      	cmp	r3, #7
 8006f88:	932b      	str	r3, [sp, #172]	@ 0xac
 8006f8a:	f73f adb3 	bgt.w	8006af4 <_svfprintf_r+0xd58>
 8006f8e:	f105 0408 	add.w	r4, r5, #8
 8006f92:	f7ff bafc 	b.w	800658e <_svfprintf_r+0x7f2>
 8006f96:	4641      	mov	r1, r8
 8006f98:	9807      	ldr	r0, [sp, #28]
 8006f9a:	aa2a      	add	r2, sp, #168	@ 0xa8
 8006f9c:	f003 ffb8 	bl	800af10 <__ssprint_r>
 8006fa0:	2800      	cmp	r0, #0
 8006fa2:	d153      	bne.n	800704c <_svfprintf_r+0x12b0>
 8006fa4:	ad2d      	add	r5, sp, #180	@ 0xb4
 8006fa6:	e7c4      	b.n	8006f32 <_svfprintf_r+0x1196>
 8006fa8:	9b08      	ldr	r3, [sp, #32]
 8006faa:	2b01      	cmp	r3, #1
 8006fac:	dde1      	ble.n	8006f72 <_svfprintf_r+0x11d6>
 8006fae:	2710      	movs	r7, #16
 8006fb0:	4e56      	ldr	r6, [pc, #344]	@ (800710c <_svfprintf_r+0x1370>)
 8006fb2:	2c10      	cmp	r4, #16
 8006fb4:	e9dd 322b 	ldrd	r3, r2, [sp, #172]	@ 0xac
 8006fb8:	f105 0108 	add.w	r1, r5, #8
 8006fbc:	f103 0301 	add.w	r3, r3, #1
 8006fc0:	602e      	str	r6, [r5, #0]
 8006fc2:	dc07      	bgt.n	8006fd4 <_svfprintf_r+0x1238>
 8006fc4:	606c      	str	r4, [r5, #4]
 8006fc6:	2b07      	cmp	r3, #7
 8006fc8:	4414      	add	r4, r2
 8006fca:	e9cd 342b 	strd	r3, r4, [sp, #172]	@ 0xac
 8006fce:	dcc8      	bgt.n	8006f62 <_svfprintf_r+0x11c6>
 8006fd0:	460d      	mov	r5, r1
 8006fd2:	e7ce      	b.n	8006f72 <_svfprintf_r+0x11d6>
 8006fd4:	3210      	adds	r2, #16
 8006fd6:	2b07      	cmp	r3, #7
 8006fd8:	e9cd 322b 	strd	r3, r2, [sp, #172]	@ 0xac
 8006fdc:	606f      	str	r7, [r5, #4]
 8006fde:	dd06      	ble.n	8006fee <_svfprintf_r+0x1252>
 8006fe0:	4641      	mov	r1, r8
 8006fe2:	9807      	ldr	r0, [sp, #28]
 8006fe4:	aa2a      	add	r2, sp, #168	@ 0xa8
 8006fe6:	f003 ff93 	bl	800af10 <__ssprint_r>
 8006fea:	bb78      	cbnz	r0, 800704c <_svfprintf_r+0x12b0>
 8006fec:	a92d      	add	r1, sp, #180	@ 0xb4
 8006fee:	460d      	mov	r5, r1
 8006ff0:	3c10      	subs	r4, #16
 8006ff2:	e7de      	b.n	8006fb2 <_svfprintf_r+0x1216>
 8006ff4:	2101      	movs	r1, #1
 8006ff6:	2a07      	cmp	r2, #7
 8006ff8:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 8006ffc:	f8c4 9000 	str.w	r9, [r4]
 8007000:	6061      	str	r1, [r4, #4]
 8007002:	ddb6      	ble.n	8006f72 <_svfprintf_r+0x11d6>
 8007004:	e7ad      	b.n	8006f62 <_svfprintf_r+0x11c6>
 8007006:	3508      	adds	r5, #8
 8007008:	e7b3      	b.n	8006f72 <_svfprintf_r+0x11d6>
 800700a:	460c      	mov	r4, r1
 800700c:	f7ff babf 	b.w	800658e <_svfprintf_r+0x7f2>
 8007010:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007012:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8007014:	1a9d      	subs	r5, r3, r2
 8007016:	2d00      	cmp	r5, #0
 8007018:	f77f aabd 	ble.w	8006596 <_svfprintf_r+0x7fa>
 800701c:	2710      	movs	r7, #16
 800701e:	4e3c      	ldr	r6, [pc, #240]	@ (8007110 <_svfprintf_r+0x1374>)
 8007020:	2d10      	cmp	r5, #16
 8007022:	e9dd 322b 	ldrd	r3, r2, [sp, #172]	@ 0xac
 8007026:	6026      	str	r6, [r4, #0]
 8007028:	f103 0301 	add.w	r3, r3, #1
 800702c:	dc18      	bgt.n	8007060 <_svfprintf_r+0x12c4>
 800702e:	442a      	add	r2, r5
 8007030:	2b07      	cmp	r3, #7
 8007032:	e9cd 322b 	strd	r3, r2, [sp, #172]	@ 0xac
 8007036:	6065      	str	r5, [r4, #4]
 8007038:	f77f aaad 	ble.w	8006596 <_svfprintf_r+0x7fa>
 800703c:	4641      	mov	r1, r8
 800703e:	9807      	ldr	r0, [sp, #28]
 8007040:	aa2a      	add	r2, sp, #168	@ 0xa8
 8007042:	f003 ff65 	bl	800af10 <__ssprint_r>
 8007046:	2800      	cmp	r0, #0
 8007048:	f43f aaa5 	beq.w	8006596 <_svfprintf_r+0x7fa>
 800704c:	f1ba 0f00 	cmp.w	sl, #0
 8007050:	f43f a8b5 	beq.w	80061be <_svfprintf_r+0x422>
 8007054:	4651      	mov	r1, sl
 8007056:	9807      	ldr	r0, [sp, #28]
 8007058:	f7fe fde0 	bl	8005c1c <_free_r>
 800705c:	f7ff b8af 	b.w	80061be <_svfprintf_r+0x422>
 8007060:	3210      	adds	r2, #16
 8007062:	2b07      	cmp	r3, #7
 8007064:	e9cd 322b 	strd	r3, r2, [sp, #172]	@ 0xac
 8007068:	6067      	str	r7, [r4, #4]
 800706a:	dc02      	bgt.n	8007072 <_svfprintf_r+0x12d6>
 800706c:	3408      	adds	r4, #8
 800706e:	3d10      	subs	r5, #16
 8007070:	e7d6      	b.n	8007020 <_svfprintf_r+0x1284>
 8007072:	4641      	mov	r1, r8
 8007074:	9807      	ldr	r0, [sp, #28]
 8007076:	aa2a      	add	r2, sp, #168	@ 0xa8
 8007078:	f003 ff4a 	bl	800af10 <__ssprint_r>
 800707c:	2800      	cmp	r0, #0
 800707e:	d1e5      	bne.n	800704c <_svfprintf_r+0x12b0>
 8007080:	ac2d      	add	r4, sp, #180	@ 0xb4
 8007082:	e7f4      	b.n	800706e <_svfprintf_r+0x12d2>
 8007084:	4651      	mov	r1, sl
 8007086:	9807      	ldr	r0, [sp, #28]
 8007088:	f7fe fdc8 	bl	8005c1c <_free_r>
 800708c:	f7ff ba9b 	b.w	80065c6 <_svfprintf_r+0x82a>
 8007090:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8007092:	2b00      	cmp	r3, #0
 8007094:	f43f a893 	beq.w	80061be <_svfprintf_r+0x422>
 8007098:	4641      	mov	r1, r8
 800709a:	9807      	ldr	r0, [sp, #28]
 800709c:	aa2a      	add	r2, sp, #168	@ 0xa8
 800709e:	f003 ff37 	bl	800af10 <__ssprint_r>
 80070a2:	f7ff b88c 	b.w	80061be <_svfprintf_r+0x422>
 80070a6:	ea56 0207 	orrs.w	r2, r6, r7
 80070aa:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80070ae:	f43f ab8d 	beq.w	80067cc <_svfprintf_r+0xa30>
 80070b2:	2b01      	cmp	r3, #1
 80070b4:	f43f ac0c 	beq.w	80068d0 <_svfprintf_r+0xb34>
 80070b8:	2b02      	cmp	r3, #2
 80070ba:	f50d 79ac 	add.w	r9, sp, #344	@ 0x158
 80070be:	f43f ac53 	beq.w	8006968 <_svfprintf_r+0xbcc>
 80070c2:	f006 0307 	and.w	r3, r6, #7
 80070c6:	08f6      	lsrs	r6, r6, #3
 80070c8:	ea46 7647 	orr.w	r6, r6, r7, lsl #29
 80070cc:	08ff      	lsrs	r7, r7, #3
 80070ce:	3330      	adds	r3, #48	@ 0x30
 80070d0:	ea56 0107 	orrs.w	r1, r6, r7
 80070d4:	464a      	mov	r2, r9
 80070d6:	f809 3d01 	strb.w	r3, [r9, #-1]!
 80070da:	d1f2      	bne.n	80070c2 <_svfprintf_r+0x1326>
 80070dc:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80070de:	07c9      	lsls	r1, r1, #31
 80070e0:	d506      	bpl.n	80070f0 <_svfprintf_r+0x1354>
 80070e2:	2b30      	cmp	r3, #48	@ 0x30
 80070e4:	d004      	beq.n	80070f0 <_svfprintf_r+0x1354>
 80070e6:	2330      	movs	r3, #48	@ 0x30
 80070e8:	f809 3c01 	strb.w	r3, [r9, #-1]
 80070ec:	f1a2 0902 	sub.w	r9, r2, #2
 80070f0:	f04f 0a00 	mov.w	sl, #0
 80070f4:	ab56      	add	r3, sp, #344	@ 0x158
 80070f6:	f8dd b030 	ldr.w	fp, [sp, #48]	@ 0x30
 80070fa:	9514      	str	r5, [sp, #80]	@ 0x50
 80070fc:	eba3 0509 	sub.w	r5, r3, r9
 8007100:	4657      	mov	r7, sl
 8007102:	4656      	mov	r6, sl
 8007104:	f8cd a030 	str.w	sl, [sp, #48]	@ 0x30
 8007108:	f7ff b990 	b.w	800642c <_svfprintf_r+0x690>
 800710c:	0800b8f0 	.word	0x0800b8f0
 8007110:	0800b900 	.word	0x0800b900

08007114 <_vfprintf_r>:
 8007114:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007118:	b0d7      	sub	sp, #348	@ 0x15c
 800711a:	4688      	mov	r8, r1
 800711c:	4692      	mov	sl, r2
 800711e:	461c      	mov	r4, r3
 8007120:	461e      	mov	r6, r3
 8007122:	9007      	str	r0, [sp, #28]
 8007124:	f002 fae2 	bl	80096ec <_localeconv_r>
 8007128:	6803      	ldr	r3, [r0, #0]
 800712a:	4618      	mov	r0, r3
 800712c:	931a      	str	r3, [sp, #104]	@ 0x68
 800712e:	f7f9 f820 	bl	8000172 <strlen>
 8007132:	9b07      	ldr	r3, [sp, #28]
 8007134:	9011      	str	r0, [sp, #68]	@ 0x44
 8007136:	b123      	cbz	r3, 8007142 <_vfprintf_r+0x2e>
 8007138:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800713a:	b913      	cbnz	r3, 8007142 <_vfprintf_r+0x2e>
 800713c:	9807      	ldr	r0, [sp, #28]
 800713e:	f7fe fab1 	bl	80056a4 <__sinit>
 8007142:	f8d8 3064 	ldr.w	r3, [r8, #100]	@ 0x64
 8007146:	07d8      	lsls	r0, r3, #31
 8007148:	d407      	bmi.n	800715a <_vfprintf_r+0x46>
 800714a:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 800714e:	0599      	lsls	r1, r3, #22
 8007150:	d403      	bmi.n	800715a <_vfprintf_r+0x46>
 8007152:	f8d8 0058 	ldr.w	r0, [r8, #88]	@ 0x58
 8007156:	f7fe fced 	bl	8005b34 <__retarget_lock_acquire_recursive>
 800715a:	f9b8 300c 	ldrsh.w	r3, [r8, #12]
 800715e:	049a      	lsls	r2, r3, #18
 8007160:	d409      	bmi.n	8007176 <_vfprintf_r+0x62>
 8007162:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8007166:	f8a8 300c 	strh.w	r3, [r8, #12]
 800716a:	f8d8 3064 	ldr.w	r3, [r8, #100]	@ 0x64
 800716e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007172:	f8c8 3064 	str.w	r3, [r8, #100]	@ 0x64
 8007176:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 800717a:	071b      	lsls	r3, r3, #28
 800717c:	d502      	bpl.n	8007184 <_vfprintf_r+0x70>
 800717e:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8007182:	b9c3      	cbnz	r3, 80071b6 <_vfprintf_r+0xa2>
 8007184:	4641      	mov	r1, r8
 8007186:	9807      	ldr	r0, [sp, #28]
 8007188:	f002 f9bc 	bl	8009504 <__swsetup_r>
 800718c:	b198      	cbz	r0, 80071b6 <_vfprintf_r+0xa2>
 800718e:	f8d8 3064 	ldr.w	r3, [r8, #100]	@ 0x64
 8007192:	07df      	lsls	r7, r3, #31
 8007194:	d506      	bpl.n	80071a4 <_vfprintf_r+0x90>
 8007196:	f04f 33ff 	mov.w	r3, #4294967295
 800719a:	9313      	str	r3, [sp, #76]	@ 0x4c
 800719c:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 800719e:	b057      	add	sp, #348	@ 0x15c
 80071a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80071a4:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 80071a8:	059e      	lsls	r6, r3, #22
 80071aa:	d4f4      	bmi.n	8007196 <_vfprintf_r+0x82>
 80071ac:	f8d8 0058 	ldr.w	r0, [r8, #88]	@ 0x58
 80071b0:	f7fe fcc1 	bl	8005b36 <__retarget_lock_release_recursive>
 80071b4:	e7ef      	b.n	8007196 <_vfprintf_r+0x82>
 80071b6:	f9b8 300c 	ldrsh.w	r3, [r8, #12]
 80071ba:	f003 021a 	and.w	r2, r3, #26
 80071be:	2a0a      	cmp	r2, #10
 80071c0:	d116      	bne.n	80071f0 <_vfprintf_r+0xdc>
 80071c2:	f9b8 200e 	ldrsh.w	r2, [r8, #14]
 80071c6:	2a00      	cmp	r2, #0
 80071c8:	db12      	blt.n	80071f0 <_vfprintf_r+0xdc>
 80071ca:	f8d8 2064 	ldr.w	r2, [r8, #100]	@ 0x64
 80071ce:	07d5      	lsls	r5, r2, #31
 80071d0:	d405      	bmi.n	80071de <_vfprintf_r+0xca>
 80071d2:	0598      	lsls	r0, r3, #22
 80071d4:	d403      	bmi.n	80071de <_vfprintf_r+0xca>
 80071d6:	f8d8 0058 	ldr.w	r0, [r8, #88]	@ 0x58
 80071da:	f7fe fcac 	bl	8005b36 <__retarget_lock_release_recursive>
 80071de:	4623      	mov	r3, r4
 80071e0:	4652      	mov	r2, sl
 80071e2:	4641      	mov	r1, r8
 80071e4:	9807      	ldr	r0, [sp, #28]
 80071e6:	b057      	add	sp, #348	@ 0x15c
 80071e8:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80071ec:	f001 b99e 	b.w	800852c <__sbprintf>
 80071f0:	2300      	movs	r3, #0
 80071f2:	2200      	movs	r2, #0
 80071f4:	e9cd 332b 	strd	r3, r3, [sp, #172]	@ 0xac
 80071f8:	9308      	str	r3, [sp, #32]
 80071fa:	2300      	movs	r3, #0
 80071fc:	e9cd 230e 	strd	r2, r3, [sp, #56]	@ 0x38
 8007200:	2300      	movs	r3, #0
 8007202:	e9cd 331c 	strd	r3, r3, [sp, #112]	@ 0x70
 8007206:	ac2d      	add	r4, sp, #180	@ 0xb4
 8007208:	942a      	str	r4, [sp, #168]	@ 0xa8
 800720a:	930d      	str	r3, [sp, #52]	@ 0x34
 800720c:	9316      	str	r3, [sp, #88]	@ 0x58
 800720e:	931b      	str	r3, [sp, #108]	@ 0x6c
 8007210:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007212:	4653      	mov	r3, sl
 8007214:	461d      	mov	r5, r3
 8007216:	f813 2b01 	ldrb.w	r2, [r3], #1
 800721a:	b10a      	cbz	r2, 8007220 <_vfprintf_r+0x10c>
 800721c:	2a25      	cmp	r2, #37	@ 0x25
 800721e:	d1f9      	bne.n	8007214 <_vfprintf_r+0x100>
 8007220:	ebb5 070a 	subs.w	r7, r5, sl
 8007224:	d00d      	beq.n	8007242 <_vfprintf_r+0x12e>
 8007226:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8007228:	e9c4 a700 	strd	sl, r7, [r4]
 800722c:	443b      	add	r3, r7
 800722e:	932c      	str	r3, [sp, #176]	@ 0xb0
 8007230:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8007232:	3301      	adds	r3, #1
 8007234:	2b07      	cmp	r3, #7
 8007236:	932b      	str	r3, [sp, #172]	@ 0xac
 8007238:	dc75      	bgt.n	8007326 <_vfprintf_r+0x212>
 800723a:	3408      	adds	r4, #8
 800723c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800723e:	443b      	add	r3, r7
 8007240:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007242:	782b      	ldrb	r3, [r5, #0]
 8007244:	2b00      	cmp	r3, #0
 8007246:	f001 812b 	beq.w	80084a0 <_vfprintf_r+0x138c>
 800724a:	2200      	movs	r2, #0
 800724c:	1c6b      	adds	r3, r5, #1
 800724e:	4693      	mov	fp, r2
 8007250:	f04f 35ff 	mov.w	r5, #4294967295
 8007254:	f88d 208b 	strb.w	r2, [sp, #139]	@ 0x8b
 8007258:	9212      	str	r2, [sp, #72]	@ 0x48
 800725a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800725e:	920a      	str	r2, [sp, #40]	@ 0x28
 8007260:	9310      	str	r3, [sp, #64]	@ 0x40
 8007262:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007264:	3b20      	subs	r3, #32
 8007266:	2b5a      	cmp	r3, #90	@ 0x5a
 8007268:	f200 859e 	bhi.w	8007da8 <_vfprintf_r+0xc94>
 800726c:	e8df f013 	tbh	[pc, r3, lsl #1]
 8007270:	059c009e 	.word	0x059c009e
 8007274:	00a6059c 	.word	0x00a6059c
 8007278:	059c059c 	.word	0x059c059c
 800727c:	0086059c 	.word	0x0086059c
 8007280:	059c059c 	.word	0x059c059c
 8007284:	00b300a9 	.word	0x00b300a9
 8007288:	00b0059c 	.word	0x00b0059c
 800728c:	059c00b5 	.word	0x059c00b5
 8007290:	00d100ce 	.word	0x00d100ce
 8007294:	00d100d1 	.word	0x00d100d1
 8007298:	00d100d1 	.word	0x00d100d1
 800729c:	00d100d1 	.word	0x00d100d1
 80072a0:	00d100d1 	.word	0x00d100d1
 80072a4:	059c059c 	.word	0x059c059c
 80072a8:	059c059c 	.word	0x059c059c
 80072ac:	059c059c 	.word	0x059c059c
 80072b0:	0140059c 	.word	0x0140059c
 80072b4:	00ff059c 	.word	0x00ff059c
 80072b8:	01400111 	.word	0x01400111
 80072bc:	01400140 	.word	0x01400140
 80072c0:	059c059c 	.word	0x059c059c
 80072c4:	059c059c 	.word	0x059c059c
 80072c8:	059c00e2 	.word	0x059c00e2
 80072cc:	0497059c 	.word	0x0497059c
 80072d0:	059c059c 	.word	0x059c059c
 80072d4:	04df059c 	.word	0x04df059c
 80072d8:	04fe059c 	.word	0x04fe059c
 80072dc:	059c059c 	.word	0x059c059c
 80072e0:	059c0520 	.word	0x059c0520
 80072e4:	059c059c 	.word	0x059c059c
 80072e8:	059c059c 	.word	0x059c059c
 80072ec:	059c059c 	.word	0x059c059c
 80072f0:	0140059c 	.word	0x0140059c
 80072f4:	00ff059c 	.word	0x00ff059c
 80072f8:	01400113 	.word	0x01400113
 80072fc:	01400140 	.word	0x01400140
 8007300:	011300e5 	.word	0x011300e5
 8007304:	059c00f9 	.word	0x059c00f9
 8007308:	059c00f2 	.word	0x059c00f2
 800730c:	04990477 	.word	0x04990477
 8007310:	00f904ce 	.word	0x00f904ce
 8007314:	04df059c 	.word	0x04df059c
 8007318:	0500009c 	.word	0x0500009c
 800731c:	059c059c 	.word	0x059c059c
 8007320:	059c0065 	.word	0x059c0065
 8007324:	009c      	.short	0x009c
 8007326:	4641      	mov	r1, r8
 8007328:	9807      	ldr	r0, [sp, #28]
 800732a:	aa2a      	add	r2, sp, #168	@ 0xa8
 800732c:	f001 f93e 	bl	80085ac <__sprint_r>
 8007330:	2800      	cmp	r0, #0
 8007332:	f040 8145 	bne.w	80075c0 <_vfprintf_r+0x4ac>
 8007336:	ac2d      	add	r4, sp, #180	@ 0xb4
 8007338:	e780      	b.n	800723c <_vfprintf_r+0x128>
 800733a:	4bab      	ldr	r3, [pc, #684]	@ (80075e8 <_vfprintf_r+0x4d4>)
 800733c:	931d      	str	r3, [sp, #116]	@ 0x74
 800733e:	f01b 0320 	ands.w	r3, fp, #32
 8007342:	f000 84b8 	beq.w	8007cb6 <_vfprintf_r+0xba2>
 8007346:	3607      	adds	r6, #7
 8007348:	f026 0307 	bic.w	r3, r6, #7
 800734c:	461a      	mov	r2, r3
 800734e:	f852 6b08 	ldr.w	r6, [r2], #8
 8007352:	685f      	ldr	r7, [r3, #4]
 8007354:	920b      	str	r2, [sp, #44]	@ 0x2c
 8007356:	f01b 0f01 	tst.w	fp, #1
 800735a:	d00a      	beq.n	8007372 <_vfprintf_r+0x25e>
 800735c:	ea56 0307 	orrs.w	r3, r6, r7
 8007360:	d007      	beq.n	8007372 <_vfprintf_r+0x25e>
 8007362:	2330      	movs	r3, #48	@ 0x30
 8007364:	f88d 308c 	strb.w	r3, [sp, #140]	@ 0x8c
 8007368:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800736a:	f04b 0b02 	orr.w	fp, fp, #2
 800736e:	f88d 308d 	strb.w	r3, [sp, #141]	@ 0x8d
 8007372:	2302      	movs	r3, #2
 8007374:	f42b 6b80 	bic.w	fp, fp, #1024	@ 0x400
 8007378:	f000 bc21 	b.w	8007bbe <_vfprintf_r+0xaaa>
 800737c:	9807      	ldr	r0, [sp, #28]
 800737e:	f002 f9b5 	bl	80096ec <_localeconv_r>
 8007382:	6843      	ldr	r3, [r0, #4]
 8007384:	4618      	mov	r0, r3
 8007386:	931b      	str	r3, [sp, #108]	@ 0x6c
 8007388:	f7f8 fef3 	bl	8000172 <strlen>
 800738c:	9016      	str	r0, [sp, #88]	@ 0x58
 800738e:	9807      	ldr	r0, [sp, #28]
 8007390:	f002 f9ac 	bl	80096ec <_localeconv_r>
 8007394:	6883      	ldr	r3, [r0, #8]
 8007396:	930d      	str	r3, [sp, #52]	@ 0x34
 8007398:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800739a:	b12b      	cbz	r3, 80073a8 <_vfprintf_r+0x294>
 800739c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800739e:	b11b      	cbz	r3, 80073a8 <_vfprintf_r+0x294>
 80073a0:	781b      	ldrb	r3, [r3, #0]
 80073a2:	b10b      	cbz	r3, 80073a8 <_vfprintf_r+0x294>
 80073a4:	f44b 6b80 	orr.w	fp, fp, #1024	@ 0x400
 80073a8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80073aa:	e756      	b.n	800725a <_vfprintf_r+0x146>
 80073ac:	f89d 308b 	ldrb.w	r3, [sp, #139]	@ 0x8b
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d1f9      	bne.n	80073a8 <_vfprintf_r+0x294>
 80073b4:	2320      	movs	r3, #32
 80073b6:	f88d 308b 	strb.w	r3, [sp, #139]	@ 0x8b
 80073ba:	e7f5      	b.n	80073a8 <_vfprintf_r+0x294>
 80073bc:	f04b 0b01 	orr.w	fp, fp, #1
 80073c0:	e7f2      	b.n	80073a8 <_vfprintf_r+0x294>
 80073c2:	f856 3b04 	ldr.w	r3, [r6], #4
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	9312      	str	r3, [sp, #72]	@ 0x48
 80073ca:	daed      	bge.n	80073a8 <_vfprintf_r+0x294>
 80073cc:	425b      	negs	r3, r3
 80073ce:	9312      	str	r3, [sp, #72]	@ 0x48
 80073d0:	f04b 0b04 	orr.w	fp, fp, #4
 80073d4:	e7e8      	b.n	80073a8 <_vfprintf_r+0x294>
 80073d6:	232b      	movs	r3, #43	@ 0x2b
 80073d8:	e7ed      	b.n	80073b6 <_vfprintf_r+0x2a2>
 80073da:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80073dc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80073e0:	2a2a      	cmp	r2, #42	@ 0x2a
 80073e2:	920a      	str	r2, [sp, #40]	@ 0x28
 80073e4:	d10f      	bne.n	8007406 <_vfprintf_r+0x2f2>
 80073e6:	f856 5b04 	ldr.w	r5, [r6], #4
 80073ea:	9310      	str	r3, [sp, #64]	@ 0x40
 80073ec:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
 80073f0:	e7da      	b.n	80073a8 <_vfprintf_r+0x294>
 80073f2:	fb01 2505 	mla	r5, r1, r5, r2
 80073f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80073fa:	920a      	str	r2, [sp, #40]	@ 0x28
 80073fc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80073fe:	3a30      	subs	r2, #48	@ 0x30
 8007400:	2a09      	cmp	r2, #9
 8007402:	d9f6      	bls.n	80073f2 <_vfprintf_r+0x2de>
 8007404:	e72c      	b.n	8007260 <_vfprintf_r+0x14c>
 8007406:	2500      	movs	r5, #0
 8007408:	210a      	movs	r1, #10
 800740a:	e7f7      	b.n	80073fc <_vfprintf_r+0x2e8>
 800740c:	f04b 0b80 	orr.w	fp, fp, #128	@ 0x80
 8007410:	e7ca      	b.n	80073a8 <_vfprintf_r+0x294>
 8007412:	2200      	movs	r2, #0
 8007414:	210a      	movs	r1, #10
 8007416:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007418:	9212      	str	r2, [sp, #72]	@ 0x48
 800741a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800741c:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800741e:	3a30      	subs	r2, #48	@ 0x30
 8007420:	fb01 2200 	mla	r2, r1, r0, r2
 8007424:	9212      	str	r2, [sp, #72]	@ 0x48
 8007426:	f813 2b01 	ldrb.w	r2, [r3], #1
 800742a:	920a      	str	r2, [sp, #40]	@ 0x28
 800742c:	3a30      	subs	r2, #48	@ 0x30
 800742e:	2a09      	cmp	r2, #9
 8007430:	d9f3      	bls.n	800741a <_vfprintf_r+0x306>
 8007432:	e715      	b.n	8007260 <_vfprintf_r+0x14c>
 8007434:	f04b 0b08 	orr.w	fp, fp, #8
 8007438:	e7b6      	b.n	80073a8 <_vfprintf_r+0x294>
 800743a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800743c:	781b      	ldrb	r3, [r3, #0]
 800743e:	2b68      	cmp	r3, #104	@ 0x68
 8007440:	bf01      	itttt	eq
 8007442:	9b10      	ldreq	r3, [sp, #64]	@ 0x40
 8007444:	f44b 7b00 	orreq.w	fp, fp, #512	@ 0x200
 8007448:	3301      	addeq	r3, #1
 800744a:	9310      	streq	r3, [sp, #64]	@ 0x40
 800744c:	bf18      	it	ne
 800744e:	f04b 0b40 	orrne.w	fp, fp, #64	@ 0x40
 8007452:	e7a9      	b.n	80073a8 <_vfprintf_r+0x294>
 8007454:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007456:	781b      	ldrb	r3, [r3, #0]
 8007458:	2b6c      	cmp	r3, #108	@ 0x6c
 800745a:	d105      	bne.n	8007468 <_vfprintf_r+0x354>
 800745c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800745e:	3301      	adds	r3, #1
 8007460:	9310      	str	r3, [sp, #64]	@ 0x40
 8007462:	f04b 0b20 	orr.w	fp, fp, #32
 8007466:	e79f      	b.n	80073a8 <_vfprintf_r+0x294>
 8007468:	f04b 0b10 	orr.w	fp, fp, #16
 800746c:	e79c      	b.n	80073a8 <_vfprintf_r+0x294>
 800746e:	4632      	mov	r2, r6
 8007470:	f852 3b04 	ldr.w	r3, [r2], #4
 8007474:	f88d 30f4 	strb.w	r3, [sp, #244]	@ 0xf4
 8007478:	2300      	movs	r3, #0
 800747a:	920b      	str	r2, [sp, #44]	@ 0x2c
 800747c:	f88d 308b 	strb.w	r3, [sp, #139]	@ 0x8b
 8007480:	4699      	mov	r9, r3
 8007482:	2501      	movs	r5, #1
 8007484:	461f      	mov	r7, r3
 8007486:	461e      	mov	r6, r3
 8007488:	9314      	str	r3, [sp, #80]	@ 0x50
 800748a:	930c      	str	r3, [sp, #48]	@ 0x30
 800748c:	f10d 0af4 	add.w	sl, sp, #244	@ 0xf4
 8007490:	e1d6      	b.n	8007840 <_vfprintf_r+0x72c>
 8007492:	f04b 0b10 	orr.w	fp, fp, #16
 8007496:	f01b 0f20 	tst.w	fp, #32
 800749a:	d011      	beq.n	80074c0 <_vfprintf_r+0x3ac>
 800749c:	3607      	adds	r6, #7
 800749e:	f026 0307 	bic.w	r3, r6, #7
 80074a2:	461a      	mov	r2, r3
 80074a4:	f852 6b08 	ldr.w	r6, [r2], #8
 80074a8:	685f      	ldr	r7, [r3, #4]
 80074aa:	920b      	str	r2, [sp, #44]	@ 0x2c
 80074ac:	2f00      	cmp	r7, #0
 80074ae:	da05      	bge.n	80074bc <_vfprintf_r+0x3a8>
 80074b0:	232d      	movs	r3, #45	@ 0x2d
 80074b2:	4276      	negs	r6, r6
 80074b4:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 80074b8:	f88d 308b 	strb.w	r3, [sp, #139]	@ 0x8b
 80074bc:	2301      	movs	r3, #1
 80074be:	e381      	b.n	8007bc4 <_vfprintf_r+0xab0>
 80074c0:	4633      	mov	r3, r6
 80074c2:	f853 7b04 	ldr.w	r7, [r3], #4
 80074c6:	f01b 0f10 	tst.w	fp, #16
 80074ca:	930b      	str	r3, [sp, #44]	@ 0x2c
 80074cc:	d002      	beq.n	80074d4 <_vfprintf_r+0x3c0>
 80074ce:	463e      	mov	r6, r7
 80074d0:	17ff      	asrs	r7, r7, #31
 80074d2:	e7eb      	b.n	80074ac <_vfprintf_r+0x398>
 80074d4:	f01b 0f40 	tst.w	fp, #64	@ 0x40
 80074d8:	d003      	beq.n	80074e2 <_vfprintf_r+0x3ce>
 80074da:	b23e      	sxth	r6, r7
 80074dc:	f347 37c0 	sbfx	r7, r7, #15, #1
 80074e0:	e7e4      	b.n	80074ac <_vfprintf_r+0x398>
 80074e2:	f41b 7f00 	tst.w	fp, #512	@ 0x200
 80074e6:	d0f2      	beq.n	80074ce <_vfprintf_r+0x3ba>
 80074e8:	b27e      	sxtb	r6, r7
 80074ea:	f347 17c0 	sbfx	r7, r7, #7, #1
 80074ee:	e7dd      	b.n	80074ac <_vfprintf_r+0x398>
 80074f0:	3607      	adds	r6, #7
 80074f2:	f026 0307 	bic.w	r3, r6, #7
 80074f6:	4619      	mov	r1, r3
 80074f8:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 80074fc:	e9cd 230e 	strd	r2, r3, [sp, #56]	@ 0x38
 8007500:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007502:	910b      	str	r1, [sp, #44]	@ 0x2c
 8007504:	931e      	str	r3, [sp, #120]	@ 0x78
 8007506:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007508:	f04f 32ff 	mov.w	r2, #4294967295
 800750c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007510:	931f      	str	r3, [sp, #124]	@ 0x7c
 8007512:	e9dd 011e 	ldrd	r0, r1, [sp, #120]	@ 0x78
 8007516:	4b35      	ldr	r3, [pc, #212]	@ (80075ec <_vfprintf_r+0x4d8>)
 8007518:	f7f9 fa8a 	bl	8000a30 <__aeabi_dcmpun>
 800751c:	bb08      	cbnz	r0, 8007562 <_vfprintf_r+0x44e>
 800751e:	e9dd 011e 	ldrd	r0, r1, [sp, #120]	@ 0x78
 8007522:	f04f 32ff 	mov.w	r2, #4294967295
 8007526:	4b31      	ldr	r3, [pc, #196]	@ (80075ec <_vfprintf_r+0x4d8>)
 8007528:	f7f9 fa64 	bl	80009f4 <__aeabi_dcmple>
 800752c:	b9c8      	cbnz	r0, 8007562 <_vfprintf_r+0x44e>
 800752e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007532:	2200      	movs	r2, #0
 8007534:	2300      	movs	r3, #0
 8007536:	f7f9 fa53 	bl	80009e0 <__aeabi_dcmplt>
 800753a:	b110      	cbz	r0, 8007542 <_vfprintf_r+0x42e>
 800753c:	232d      	movs	r3, #45	@ 0x2d
 800753e:	f88d 308b 	strb.w	r3, [sp, #139]	@ 0x8b
 8007542:	4a2b      	ldr	r2, [pc, #172]	@ (80075f0 <_vfprintf_r+0x4dc>)
 8007544:	4b2b      	ldr	r3, [pc, #172]	@ (80075f4 <_vfprintf_r+0x4e0>)
 8007546:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007548:	f04f 0900 	mov.w	r9, #0
 800754c:	2947      	cmp	r1, #71	@ 0x47
 800754e:	bfd4      	ite	le
 8007550:	4692      	movle	sl, r2
 8007552:	469a      	movgt	sl, r3
 8007554:	2503      	movs	r5, #3
 8007556:	f02b 0b80 	bic.w	fp, fp, #128	@ 0x80
 800755a:	f8cd 9050 	str.w	r9, [sp, #80]	@ 0x50
 800755e:	f000 bfdb 	b.w	8008518 <_vfprintf_r+0x1404>
 8007562:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007566:	4610      	mov	r0, r2
 8007568:	4619      	mov	r1, r3
 800756a:	f7f9 fa61 	bl	8000a30 <__aeabi_dcmpun>
 800756e:	4681      	mov	r9, r0
 8007570:	b140      	cbz	r0, 8007584 <_vfprintf_r+0x470>
 8007572:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007574:	4a20      	ldr	r2, [pc, #128]	@ (80075f8 <_vfprintf_r+0x4e4>)
 8007576:	2b00      	cmp	r3, #0
 8007578:	bfbc      	itt	lt
 800757a:	232d      	movlt	r3, #45	@ 0x2d
 800757c:	f88d 308b 	strblt.w	r3, [sp, #139]	@ 0x8b
 8007580:	4b1e      	ldr	r3, [pc, #120]	@ (80075fc <_vfprintf_r+0x4e8>)
 8007582:	e7e0      	b.n	8007546 <_vfprintf_r+0x432>
 8007584:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007586:	2b61      	cmp	r3, #97	@ 0x61
 8007588:	d02c      	beq.n	80075e4 <_vfprintf_r+0x4d0>
 800758a:	2b41      	cmp	r3, #65	@ 0x41
 800758c:	d138      	bne.n	8007600 <_vfprintf_r+0x4ec>
 800758e:	2358      	movs	r3, #88	@ 0x58
 8007590:	2230      	movs	r2, #48	@ 0x30
 8007592:	2d63      	cmp	r5, #99	@ 0x63
 8007594:	f88d 208c 	strb.w	r2, [sp, #140]	@ 0x8c
 8007598:	f88d 308d 	strb.w	r3, [sp, #141]	@ 0x8d
 800759c:	f04b 0b02 	orr.w	fp, fp, #2
 80075a0:	f340 80b1 	ble.w	8007706 <_vfprintf_r+0x5f2>
 80075a4:	9807      	ldr	r0, [sp, #28]
 80075a6:	1c69      	adds	r1, r5, #1
 80075a8:	f7fd fdaa 	bl	8005100 <_malloc_r>
 80075ac:	4682      	mov	sl, r0
 80075ae:	2800      	cmp	r0, #0
 80075b0:	f040 80ae 	bne.w	8007710 <_vfprintf_r+0x5fc>
 80075b4:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 80075b8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80075bc:	f8a8 300c 	strh.w	r3, [r8, #12]
 80075c0:	f8d8 3064 	ldr.w	r3, [r8, #100]	@ 0x64
 80075c4:	07d9      	lsls	r1, r3, #31
 80075c6:	d407      	bmi.n	80075d8 <_vfprintf_r+0x4c4>
 80075c8:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 80075cc:	059a      	lsls	r2, r3, #22
 80075ce:	d403      	bmi.n	80075d8 <_vfprintf_r+0x4c4>
 80075d0:	f8d8 0058 	ldr.w	r0, [r8, #88]	@ 0x58
 80075d4:	f7fe faaf 	bl	8005b36 <__retarget_lock_release_recursive>
 80075d8:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 80075dc:	065b      	lsls	r3, r3, #25
 80075de:	f57f addd 	bpl.w	800719c <_vfprintf_r+0x88>
 80075e2:	e5d8      	b.n	8007196 <_vfprintf_r+0x82>
 80075e4:	2378      	movs	r3, #120	@ 0x78
 80075e6:	e7d3      	b.n	8007590 <_vfprintf_r+0x47c>
 80075e8:	0800b8cc 	.word	0x0800b8cc
 80075ec:	7fefffff 	.word	0x7fefffff
 80075f0:	0800b8bc 	.word	0x0800b8bc
 80075f4:	0800b8c0 	.word	0x0800b8c0
 80075f8:	0800b8c4 	.word	0x0800b8c4
 80075fc:	0800b8c8 	.word	0x0800b8c8
 8007600:	1c69      	adds	r1, r5, #1
 8007602:	f000 8087 	beq.w	8007714 <_vfprintf_r+0x600>
 8007606:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007608:	f023 0320 	bic.w	r3, r3, #32
 800760c:	2b47      	cmp	r3, #71	@ 0x47
 800760e:	d102      	bne.n	8007616 <_vfprintf_r+0x502>
 8007610:	b90d      	cbnz	r5, 8007616 <_vfprintf_r+0x502>
 8007612:	46a9      	mov	r9, r5
 8007614:	2501      	movs	r5, #1
 8007616:	f44b 7380 	orr.w	r3, fp, #256	@ 0x100
 800761a:	9315      	str	r3, [sp, #84]	@ 0x54
 800761c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800761e:	2b00      	cmp	r3, #0
 8007620:	da7a      	bge.n	8007718 <_vfprintf_r+0x604>
 8007622:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007624:	9318      	str	r3, [sp, #96]	@ 0x60
 8007626:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007628:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800762c:	9319      	str	r3, [sp, #100]	@ 0x64
 800762e:	232d      	movs	r3, #45	@ 0x2d
 8007630:	9320      	str	r3, [sp, #128]	@ 0x80
 8007632:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007634:	f023 0320 	bic.w	r3, r3, #32
 8007638:	2b41      	cmp	r3, #65	@ 0x41
 800763a:	930c      	str	r3, [sp, #48]	@ 0x30
 800763c:	f040 81d8 	bne.w	80079f0 <_vfprintf_r+0x8dc>
 8007640:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	@ 0x60
 8007644:	aa24      	add	r2, sp, #144	@ 0x90
 8007646:	f002 f8a7 	bl	8009798 <frexp>
 800764a:	2200      	movs	r2, #0
 800764c:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 8007650:	f7f8 ff54 	bl	80004fc <__aeabi_dmul>
 8007654:	4602      	mov	r2, r0
 8007656:	460b      	mov	r3, r1
 8007658:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800765c:	2200      	movs	r2, #0
 800765e:	2300      	movs	r3, #0
 8007660:	f7f9 f9b4 	bl	80009cc <__aeabi_dcmpeq>
 8007664:	b108      	cbz	r0, 800766a <_vfprintf_r+0x556>
 8007666:	2301      	movs	r3, #1
 8007668:	9324      	str	r3, [sp, #144]	@ 0x90
 800766a:	4a2f      	ldr	r2, [pc, #188]	@ (8007728 <_vfprintf_r+0x614>)
 800766c:	4b2f      	ldr	r3, [pc, #188]	@ (800772c <_vfprintf_r+0x618>)
 800766e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007670:	4656      	mov	r6, sl
 8007672:	2961      	cmp	r1, #97	@ 0x61
 8007674:	bf18      	it	ne
 8007676:	461a      	movne	r2, r3
 8007678:	1e6f      	subs	r7, r5, #1
 800767a:	9214      	str	r2, [sp, #80]	@ 0x50
 800767c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007680:	2200      	movs	r2, #0
 8007682:	4b2b      	ldr	r3, [pc, #172]	@ (8007730 <_vfprintf_r+0x61c>)
 8007684:	f7f8 ff3a 	bl	80004fc <__aeabi_dmul>
 8007688:	4602      	mov	r2, r0
 800768a:	460b      	mov	r3, r1
 800768c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007690:	f7f9 f9e4 	bl	8000a5c <__aeabi_d2iz>
 8007694:	9017      	str	r0, [sp, #92]	@ 0x5c
 8007696:	f7f8 fec7 	bl	8000428 <__aeabi_i2d>
 800769a:	4602      	mov	r2, r0
 800769c:	460b      	mov	r3, r1
 800769e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80076a2:	f7f8 fd73 	bl	800018c <__aeabi_dsub>
 80076a6:	4602      	mov	r2, r0
 80076a8:	460b      	mov	r3, r1
 80076aa:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80076ae:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80076b0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80076b2:	5c9b      	ldrb	r3, [r3, r2]
 80076b4:	1c7a      	adds	r2, r7, #1
 80076b6:	f806 3b01 	strb.w	r3, [r6], #1
 80076ba:	d006      	beq.n	80076ca <_vfprintf_r+0x5b6>
 80076bc:	1e7b      	subs	r3, r7, #1
 80076be:	9321      	str	r3, [sp, #132]	@ 0x84
 80076c0:	2200      	movs	r2, #0
 80076c2:	2300      	movs	r3, #0
 80076c4:	f7f9 f982 	bl	80009cc <__aeabi_dcmpeq>
 80076c8:	b360      	cbz	r0, 8007724 <_vfprintf_r+0x610>
 80076ca:	2200      	movs	r2, #0
 80076cc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80076d0:	4b18      	ldr	r3, [pc, #96]	@ (8007734 <_vfprintf_r+0x620>)
 80076d2:	f7f9 f9a3 	bl	8000a1c <__aeabi_dcmpgt>
 80076d6:	bb78      	cbnz	r0, 8007738 <_vfprintf_r+0x624>
 80076d8:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80076dc:	2200      	movs	r2, #0
 80076de:	4b15      	ldr	r3, [pc, #84]	@ (8007734 <_vfprintf_r+0x620>)
 80076e0:	f7f9 f974 	bl	80009cc <__aeabi_dcmpeq>
 80076e4:	b110      	cbz	r0, 80076ec <_vfprintf_r+0x5d8>
 80076e6:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80076e8:	07db      	lsls	r3, r3, #31
 80076ea:	d425      	bmi.n	8007738 <_vfprintf_r+0x624>
 80076ec:	4633      	mov	r3, r6
 80076ee:	2030      	movs	r0, #48	@ 0x30
 80076f0:	19f1      	adds	r1, r6, r7
 80076f2:	1aca      	subs	r2, r1, r3
 80076f4:	2a00      	cmp	r2, #0
 80076f6:	f280 8178 	bge.w	80079ea <_vfprintf_r+0x8d6>
 80076fa:	1c7b      	adds	r3, r7, #1
 80076fc:	3701      	adds	r7, #1
 80076fe:	bfb8      	it	lt
 8007700:	2300      	movlt	r3, #0
 8007702:	441e      	add	r6, r3
 8007704:	e02c      	b.n	8007760 <_vfprintf_r+0x64c>
 8007706:	f04f 0900 	mov.w	r9, #0
 800770a:	f10d 0af4 	add.w	sl, sp, #244	@ 0xf4
 800770e:	e782      	b.n	8007616 <_vfprintf_r+0x502>
 8007710:	4681      	mov	r9, r0
 8007712:	e780      	b.n	8007616 <_vfprintf_r+0x502>
 8007714:	2506      	movs	r5, #6
 8007716:	e77e      	b.n	8007616 <_vfprintf_r+0x502>
 8007718:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800771c:	e9cd 2318 	strd	r2, r3, [sp, #96]	@ 0x60
 8007720:	2300      	movs	r3, #0
 8007722:	e785      	b.n	8007630 <_vfprintf_r+0x51c>
 8007724:	9f21      	ldr	r7, [sp, #132]	@ 0x84
 8007726:	e7a9      	b.n	800767c <_vfprintf_r+0x568>
 8007728:	0800b8cc 	.word	0x0800b8cc
 800772c:	0800b8dd 	.word	0x0800b8dd
 8007730:	40300000 	.word	0x40300000
 8007734:	3fe00000 	.word	0x3fe00000
 8007738:	2030      	movs	r0, #48	@ 0x30
 800773a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800773c:	9628      	str	r6, [sp, #160]	@ 0xa0
 800773e:	7bd9      	ldrb	r1, [r3, #15]
 8007740:	9a28      	ldr	r2, [sp, #160]	@ 0xa0
 8007742:	1e53      	subs	r3, r2, #1
 8007744:	9328      	str	r3, [sp, #160]	@ 0xa0
 8007746:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 800774a:	428b      	cmp	r3, r1
 800774c:	f000 814a 	beq.w	80079e4 <_vfprintf_r+0x8d0>
 8007750:	2b39      	cmp	r3, #57	@ 0x39
 8007752:	bf0b      	itete	eq
 8007754:	9b14      	ldreq	r3, [sp, #80]	@ 0x50
 8007756:	3301      	addne	r3, #1
 8007758:	7a9b      	ldrbeq	r3, [r3, #10]
 800775a:	b2db      	uxtbne	r3, r3
 800775c:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007760:	eba6 030a 	sub.w	r3, r6, sl
 8007764:	9308      	str	r3, [sp, #32]
 8007766:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007768:	9e24      	ldr	r6, [sp, #144]	@ 0x90
 800776a:	2b47      	cmp	r3, #71	@ 0x47
 800776c:	f040 8189 	bne.w	8007a82 <_vfprintf_r+0x96e>
 8007770:	1cf0      	adds	r0, r6, #3
 8007772:	db02      	blt.n	800777a <_vfprintf_r+0x666>
 8007774:	42b5      	cmp	r5, r6
 8007776:	f280 81a7 	bge.w	8007ac8 <_vfprintf_r+0x9b4>
 800777a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800777c:	3b02      	subs	r3, #2
 800777e:	930a      	str	r3, [sp, #40]	@ 0x28
 8007780:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007782:	f89d 2028 	ldrb.w	r2, [sp, #40]	@ 0x28
 8007786:	f021 0120 	bic.w	r1, r1, #32
 800778a:	2941      	cmp	r1, #65	@ 0x41
 800778c:	bf08      	it	eq
 800778e:	320f      	addeq	r2, #15
 8007790:	f106 33ff 	add.w	r3, r6, #4294967295
 8007794:	bf06      	itte	eq
 8007796:	b2d2      	uxtbeq	r2, r2
 8007798:	2101      	moveq	r1, #1
 800779a:	2100      	movne	r1, #0
 800779c:	2b00      	cmp	r3, #0
 800779e:	f88d 2098 	strb.w	r2, [sp, #152]	@ 0x98
 80077a2:	bfb4      	ite	lt
 80077a4:	222d      	movlt	r2, #45	@ 0x2d
 80077a6:	222b      	movge	r2, #43	@ 0x2b
 80077a8:	9324      	str	r3, [sp, #144]	@ 0x90
 80077aa:	bfb8      	it	lt
 80077ac:	f1c6 0301 	rsblt	r3, r6, #1
 80077b0:	2b09      	cmp	r3, #9
 80077b2:	f88d 2099 	strb.w	r2, [sp, #153]	@ 0x99
 80077b6:	f340 817a 	ble.w	8007aae <_vfprintf_r+0x99a>
 80077ba:	260a      	movs	r6, #10
 80077bc:	f10d 00a7 	add.w	r0, sp, #167	@ 0xa7
 80077c0:	fbb3 f5f6 	udiv	r5, r3, r6
 80077c4:	4602      	mov	r2, r0
 80077c6:	fb06 3115 	mls	r1, r6, r5, r3
 80077ca:	3130      	adds	r1, #48	@ 0x30
 80077cc:	f802 1c01 	strb.w	r1, [r2, #-1]
 80077d0:	4619      	mov	r1, r3
 80077d2:	2963      	cmp	r1, #99	@ 0x63
 80077d4:	462b      	mov	r3, r5
 80077d6:	f100 30ff 	add.w	r0, r0, #4294967295
 80077da:	dcf1      	bgt.n	80077c0 <_vfprintf_r+0x6ac>
 80077dc:	3330      	adds	r3, #48	@ 0x30
 80077de:	1e91      	subs	r1, r2, #2
 80077e0:	f800 3c01 	strb.w	r3, [r0, #-1]
 80077e4:	460b      	mov	r3, r1
 80077e6:	f10d 0599 	add.w	r5, sp, #153	@ 0x99
 80077ea:	f10d 00a7 	add.w	r0, sp, #167	@ 0xa7
 80077ee:	4283      	cmp	r3, r0
 80077f0:	f0c0 8158 	bcc.w	8007aa4 <_vfprintf_r+0x990>
 80077f4:	f10d 03a9 	add.w	r3, sp, #169	@ 0xa9
 80077f8:	1a9b      	subs	r3, r3, r2
 80077fa:	4281      	cmp	r1, r0
 80077fc:	bf88      	it	hi
 80077fe:	2300      	movhi	r3, #0
 8007800:	f10d 029a 	add.w	r2, sp, #154	@ 0x9a
 8007804:	441a      	add	r2, r3
 8007806:	ab26      	add	r3, sp, #152	@ 0x98
 8007808:	1ad3      	subs	r3, r2, r3
 800780a:	9a08      	ldr	r2, [sp, #32]
 800780c:	931c      	str	r3, [sp, #112]	@ 0x70
 800780e:	2a01      	cmp	r2, #1
 8007810:	eb03 0502 	add.w	r5, r3, r2
 8007814:	dc02      	bgt.n	800781c <_vfprintf_r+0x708>
 8007816:	f01b 0f01 	tst.w	fp, #1
 800781a:	d001      	beq.n	8007820 <_vfprintf_r+0x70c>
 800781c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800781e:	441d      	add	r5, r3
 8007820:	2700      	movs	r7, #0
 8007822:	463e      	mov	r6, r7
 8007824:	f42b 6380 	bic.w	r3, fp, #1024	@ 0x400
 8007828:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800782c:	9315      	str	r3, [sp, #84]	@ 0x54
 800782e:	970c      	str	r7, [sp, #48]	@ 0x30
 8007830:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007832:	2b00      	cmp	r3, #0
 8007834:	f040 818f 	bne.w	8007b56 <_vfprintf_r+0xa42>
 8007838:	2300      	movs	r3, #0
 800783a:	f8dd b054 	ldr.w	fp, [sp, #84]	@ 0x54
 800783e:	9314      	str	r3, [sp, #80]	@ 0x50
 8007840:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007842:	42ab      	cmp	r3, r5
 8007844:	bfb8      	it	lt
 8007846:	462b      	movlt	r3, r5
 8007848:	9315      	str	r3, [sp, #84]	@ 0x54
 800784a:	f89d 308b 	ldrb.w	r3, [sp, #139]	@ 0x8b
 800784e:	b113      	cbz	r3, 8007856 <_vfprintf_r+0x742>
 8007850:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8007852:	3301      	adds	r3, #1
 8007854:	9315      	str	r3, [sp, #84]	@ 0x54
 8007856:	f01b 0302 	ands.w	r3, fp, #2
 800785a:	9320      	str	r3, [sp, #128]	@ 0x80
 800785c:	bf1e      	ittt	ne
 800785e:	9b15      	ldrne	r3, [sp, #84]	@ 0x54
 8007860:	3302      	addne	r3, #2
 8007862:	9315      	strne	r3, [sp, #84]	@ 0x54
 8007864:	f01b 0384 	ands.w	r3, fp, #132	@ 0x84
 8007868:	9321      	str	r3, [sp, #132]	@ 0x84
 800786a:	d121      	bne.n	80078b0 <_vfprintf_r+0x79c>
 800786c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800786e:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8007870:	1a9b      	subs	r3, r3, r2
 8007872:	2b00      	cmp	r3, #0
 8007874:	9317      	str	r3, [sp, #92]	@ 0x5c
 8007876:	dd1b      	ble.n	80078b0 <_vfprintf_r+0x79c>
 8007878:	e9dd 232b 	ldrd	r2, r3, [sp, #172]	@ 0xac
 800787c:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 800787e:	3201      	adds	r2, #1
 8007880:	2810      	cmp	r0, #16
 8007882:	489e      	ldr	r0, [pc, #632]	@ (8007afc <_vfprintf_r+0x9e8>)
 8007884:	f104 0108 	add.w	r1, r4, #8
 8007888:	6020      	str	r0, [r4, #0]
 800788a:	f300 8299 	bgt.w	8007dc0 <_vfprintf_r+0xcac>
 800788e:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 8007890:	2a07      	cmp	r2, #7
 8007892:	4403      	add	r3, r0
 8007894:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 8007898:	6060      	str	r0, [r4, #4]
 800789a:	f340 82a6 	ble.w	8007dea <_vfprintf_r+0xcd6>
 800789e:	4641      	mov	r1, r8
 80078a0:	9807      	ldr	r0, [sp, #28]
 80078a2:	aa2a      	add	r2, sp, #168	@ 0xa8
 80078a4:	f000 fe82 	bl	80085ac <__sprint_r>
 80078a8:	2800      	cmp	r0, #0
 80078aa:	f040 85d7 	bne.w	800845c <_vfprintf_r+0x1348>
 80078ae:	ac2d      	add	r4, sp, #180	@ 0xb4
 80078b0:	f89d 208b 	ldrb.w	r2, [sp, #139]	@ 0x8b
 80078b4:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 80078b6:	b16a      	cbz	r2, 80078d4 <_vfprintf_r+0x7c0>
 80078b8:	f10d 028b 	add.w	r2, sp, #139	@ 0x8b
 80078bc:	6022      	str	r2, [r4, #0]
 80078be:	2201      	movs	r2, #1
 80078c0:	4413      	add	r3, r2
 80078c2:	932c      	str	r3, [sp, #176]	@ 0xb0
 80078c4:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 80078c6:	6062      	str	r2, [r4, #4]
 80078c8:	4413      	add	r3, r2
 80078ca:	2b07      	cmp	r3, #7
 80078cc:	932b      	str	r3, [sp, #172]	@ 0xac
 80078ce:	f300 828e 	bgt.w	8007dee <_vfprintf_r+0xcda>
 80078d2:	3408      	adds	r4, #8
 80078d4:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80078d6:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 80078d8:	b162      	cbz	r2, 80078f4 <_vfprintf_r+0x7e0>
 80078da:	aa23      	add	r2, sp, #140	@ 0x8c
 80078dc:	6022      	str	r2, [r4, #0]
 80078de:	2202      	movs	r2, #2
 80078e0:	4413      	add	r3, r2
 80078e2:	932c      	str	r3, [sp, #176]	@ 0xb0
 80078e4:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 80078e6:	6062      	str	r2, [r4, #4]
 80078e8:	3301      	adds	r3, #1
 80078ea:	2b07      	cmp	r3, #7
 80078ec:	932b      	str	r3, [sp, #172]	@ 0xac
 80078ee:	f300 8288 	bgt.w	8007e02 <_vfprintf_r+0xcee>
 80078f2:	3408      	adds	r4, #8
 80078f4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80078f6:	2b80      	cmp	r3, #128	@ 0x80
 80078f8:	d121      	bne.n	800793e <_vfprintf_r+0x82a>
 80078fa:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80078fc:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80078fe:	1a9b      	subs	r3, r3, r2
 8007900:	2b00      	cmp	r3, #0
 8007902:	9317      	str	r3, [sp, #92]	@ 0x5c
 8007904:	dd1b      	ble.n	800793e <_vfprintf_r+0x82a>
 8007906:	e9dd 232b 	ldrd	r2, r3, [sp, #172]	@ 0xac
 800790a:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 800790c:	3201      	adds	r2, #1
 800790e:	2810      	cmp	r0, #16
 8007910:	487b      	ldr	r0, [pc, #492]	@ (8007b00 <_vfprintf_r+0x9ec>)
 8007912:	f104 0108 	add.w	r1, r4, #8
 8007916:	6020      	str	r0, [r4, #0]
 8007918:	f300 827d 	bgt.w	8007e16 <_vfprintf_r+0xd02>
 800791c:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 800791e:	2a07      	cmp	r2, #7
 8007920:	4403      	add	r3, r0
 8007922:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 8007926:	6060      	str	r0, [r4, #4]
 8007928:	f340 828a 	ble.w	8007e40 <_vfprintf_r+0xd2c>
 800792c:	4641      	mov	r1, r8
 800792e:	9807      	ldr	r0, [sp, #28]
 8007930:	aa2a      	add	r2, sp, #168	@ 0xa8
 8007932:	f000 fe3b 	bl	80085ac <__sprint_r>
 8007936:	2800      	cmp	r0, #0
 8007938:	f040 8590 	bne.w	800845c <_vfprintf_r+0x1348>
 800793c:	ac2d      	add	r4, sp, #180	@ 0xb4
 800793e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007940:	1b5b      	subs	r3, r3, r5
 8007942:	2b00      	cmp	r3, #0
 8007944:	9314      	str	r3, [sp, #80]	@ 0x50
 8007946:	dd1b      	ble.n	8007980 <_vfprintf_r+0x86c>
 8007948:	e9dd 232b 	ldrd	r2, r3, [sp, #172]	@ 0xac
 800794c:	9814      	ldr	r0, [sp, #80]	@ 0x50
 800794e:	3201      	adds	r2, #1
 8007950:	2810      	cmp	r0, #16
 8007952:	486b      	ldr	r0, [pc, #428]	@ (8007b00 <_vfprintf_r+0x9ec>)
 8007954:	f104 0108 	add.w	r1, r4, #8
 8007958:	6020      	str	r0, [r4, #0]
 800795a:	f300 8273 	bgt.w	8007e44 <_vfprintf_r+0xd30>
 800795e:	9814      	ldr	r0, [sp, #80]	@ 0x50
 8007960:	2a07      	cmp	r2, #7
 8007962:	4403      	add	r3, r0
 8007964:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 8007968:	6060      	str	r0, [r4, #4]
 800796a:	f340 8280 	ble.w	8007e6e <_vfprintf_r+0xd5a>
 800796e:	4641      	mov	r1, r8
 8007970:	9807      	ldr	r0, [sp, #28]
 8007972:	aa2a      	add	r2, sp, #168	@ 0xa8
 8007974:	f000 fe1a 	bl	80085ac <__sprint_r>
 8007978:	2800      	cmp	r0, #0
 800797a:	f040 856f 	bne.w	800845c <_vfprintf_r+0x1348>
 800797e:	ac2d      	add	r4, sp, #180	@ 0xb4
 8007980:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8007982:	f41b 7f80 	tst.w	fp, #256	@ 0x100
 8007986:	9314      	str	r3, [sp, #80]	@ 0x50
 8007988:	f040 8278 	bne.w	8007e7c <_vfprintf_r+0xd68>
 800798c:	e9c4 a500 	strd	sl, r5, [r4]
 8007990:	441d      	add	r5, r3
 8007992:	952c      	str	r5, [sp, #176]	@ 0xb0
 8007994:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8007996:	3301      	adds	r3, #1
 8007998:	2b07      	cmp	r3, #7
 800799a:	932b      	str	r3, [sp, #172]	@ 0xac
 800799c:	f300 82b4 	bgt.w	8007f08 <_vfprintf_r+0xdf4>
 80079a0:	3408      	adds	r4, #8
 80079a2:	f01b 0f04 	tst.w	fp, #4
 80079a6:	f040 853b 	bne.w	8008420 <_vfprintf_r+0x130c>
 80079aa:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	@ 0x48
 80079ae:	9915      	ldr	r1, [sp, #84]	@ 0x54
 80079b0:	428a      	cmp	r2, r1
 80079b2:	bfac      	ite	ge
 80079b4:	189b      	addge	r3, r3, r2
 80079b6:	185b      	addlt	r3, r3, r1
 80079b8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80079ba:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 80079bc:	b13b      	cbz	r3, 80079ce <_vfprintf_r+0x8ba>
 80079be:	4641      	mov	r1, r8
 80079c0:	9807      	ldr	r0, [sp, #28]
 80079c2:	aa2a      	add	r2, sp, #168	@ 0xa8
 80079c4:	f000 fdf2 	bl	80085ac <__sprint_r>
 80079c8:	2800      	cmp	r0, #0
 80079ca:	f040 8547 	bne.w	800845c <_vfprintf_r+0x1348>
 80079ce:	2300      	movs	r3, #0
 80079d0:	932b      	str	r3, [sp, #172]	@ 0xac
 80079d2:	f1b9 0f00 	cmp.w	r9, #0
 80079d6:	f040 855d 	bne.w	8008494 <_vfprintf_r+0x1380>
 80079da:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80079dc:	ac2d      	add	r4, sp, #180	@ 0xb4
 80079de:	f8dd a040 	ldr.w	sl, [sp, #64]	@ 0x40
 80079e2:	e416      	b.n	8007212 <_vfprintf_r+0xfe>
 80079e4:	f802 0c01 	strb.w	r0, [r2, #-1]
 80079e8:	e6aa      	b.n	8007740 <_vfprintf_r+0x62c>
 80079ea:	f803 0b01 	strb.w	r0, [r3], #1
 80079ee:	e680      	b.n	80076f2 <_vfprintf_r+0x5de>
 80079f0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80079f2:	2b46      	cmp	r3, #70	@ 0x46
 80079f4:	d004      	beq.n	8007a00 <_vfprintf_r+0x8ec>
 80079f6:	2b45      	cmp	r3, #69	@ 0x45
 80079f8:	d11c      	bne.n	8007a34 <_vfprintf_r+0x920>
 80079fa:	1c6e      	adds	r6, r5, #1
 80079fc:	2302      	movs	r3, #2
 80079fe:	e001      	b.n	8007a04 <_vfprintf_r+0x8f0>
 8007a00:	462e      	mov	r6, r5
 8007a02:	2303      	movs	r3, #3
 8007a04:	aa28      	add	r2, sp, #160	@ 0xa0
 8007a06:	9204      	str	r2, [sp, #16]
 8007a08:	aa25      	add	r2, sp, #148	@ 0x94
 8007a0a:	9203      	str	r2, [sp, #12]
 8007a0c:	aa24      	add	r2, sp, #144	@ 0x90
 8007a0e:	e9cd 6201 	strd	r6, r2, [sp, #4]
 8007a12:	9300      	str	r3, [sp, #0]
 8007a14:	9807      	ldr	r0, [sp, #28]
 8007a16:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	@ 0x60
 8007a1a:	f001 ffb9 	bl	8009990 <_dtoa_r>
 8007a1e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007a20:	4682      	mov	sl, r0
 8007a22:	2b47      	cmp	r3, #71	@ 0x47
 8007a24:	d119      	bne.n	8007a5a <_vfprintf_r+0x946>
 8007a26:	f01b 0f01 	tst.w	fp, #1
 8007a2a:	d105      	bne.n	8007a38 <_vfprintf_r+0x924>
 8007a2c:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8007a2e:	eba3 030a 	sub.w	r3, r3, sl
 8007a32:	e697      	b.n	8007764 <_vfprintf_r+0x650>
 8007a34:	462e      	mov	r6, r5
 8007a36:	e7e1      	b.n	80079fc <_vfprintf_r+0x8e8>
 8007a38:	1987      	adds	r7, r0, r6
 8007a3a:	2200      	movs	r2, #0
 8007a3c:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	@ 0x60
 8007a40:	2300      	movs	r3, #0
 8007a42:	f7f8 ffc3 	bl	80009cc <__aeabi_dcmpeq>
 8007a46:	b100      	cbz	r0, 8007a4a <_vfprintf_r+0x936>
 8007a48:	9728      	str	r7, [sp, #160]	@ 0xa0
 8007a4a:	2230      	movs	r2, #48	@ 0x30
 8007a4c:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8007a4e:	429f      	cmp	r7, r3
 8007a50:	d9ec      	bls.n	8007a2c <_vfprintf_r+0x918>
 8007a52:	1c59      	adds	r1, r3, #1
 8007a54:	9128      	str	r1, [sp, #160]	@ 0xa0
 8007a56:	701a      	strb	r2, [r3, #0]
 8007a58:	e7f8      	b.n	8007a4c <_vfprintf_r+0x938>
 8007a5a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007a5c:	1987      	adds	r7, r0, r6
 8007a5e:	2b46      	cmp	r3, #70	@ 0x46
 8007a60:	d1eb      	bne.n	8007a3a <_vfprintf_r+0x926>
 8007a62:	7803      	ldrb	r3, [r0, #0]
 8007a64:	2b30      	cmp	r3, #48	@ 0x30
 8007a66:	d109      	bne.n	8007a7c <_vfprintf_r+0x968>
 8007a68:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	@ 0x60
 8007a6c:	2200      	movs	r2, #0
 8007a6e:	2300      	movs	r3, #0
 8007a70:	f7f8 ffac 	bl	80009cc <__aeabi_dcmpeq>
 8007a74:	b910      	cbnz	r0, 8007a7c <_vfprintf_r+0x968>
 8007a76:	f1c6 0601 	rsb	r6, r6, #1
 8007a7a:	9624      	str	r6, [sp, #144]	@ 0x90
 8007a7c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007a7e:	441f      	add	r7, r3
 8007a80:	e7db      	b.n	8007a3a <_vfprintf_r+0x926>
 8007a82:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007a84:	2b46      	cmp	r3, #70	@ 0x46
 8007a86:	f47f ae7b 	bne.w	8007780 <_vfprintf_r+0x66c>
 8007a8a:	f00b 0301 	and.w	r3, fp, #1
 8007a8e:	2e00      	cmp	r6, #0
 8007a90:	ea43 0305 	orr.w	r3, r3, r5
 8007a94:	dd25      	ble.n	8007ae2 <_vfprintf_r+0x9ce>
 8007a96:	b37b      	cbz	r3, 8007af8 <_vfprintf_r+0x9e4>
 8007a98:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007a9a:	18f3      	adds	r3, r6, r3
 8007a9c:	441d      	add	r5, r3
 8007a9e:	2366      	movs	r3, #102	@ 0x66
 8007aa0:	930a      	str	r3, [sp, #40]	@ 0x28
 8007aa2:	e032      	b.n	8007b0a <_vfprintf_r+0x9f6>
 8007aa4:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007aa8:	f805 6f01 	strb.w	r6, [r5, #1]!
 8007aac:	e69f      	b.n	80077ee <_vfprintf_r+0x6da>
 8007aae:	b941      	cbnz	r1, 8007ac2 <_vfprintf_r+0x9ae>
 8007ab0:	2230      	movs	r2, #48	@ 0x30
 8007ab2:	f88d 209a 	strb.w	r2, [sp, #154]	@ 0x9a
 8007ab6:	f10d 029b 	add.w	r2, sp, #155	@ 0x9b
 8007aba:	3330      	adds	r3, #48	@ 0x30
 8007abc:	f802 3b01 	strb.w	r3, [r2], #1
 8007ac0:	e6a1      	b.n	8007806 <_vfprintf_r+0x6f2>
 8007ac2:	f10d 029a 	add.w	r2, sp, #154	@ 0x9a
 8007ac6:	e7f8      	b.n	8007aba <_vfprintf_r+0x9a6>
 8007ac8:	9b08      	ldr	r3, [sp, #32]
 8007aca:	42b3      	cmp	r3, r6
 8007acc:	dd0d      	ble.n	8007aea <_vfprintf_r+0x9d6>
 8007ace:	9b08      	ldr	r3, [sp, #32]
 8007ad0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007ad2:	2e00      	cmp	r6, #0
 8007ad4:	eb03 0502 	add.w	r5, r3, r2
 8007ad8:	dc0c      	bgt.n	8007af4 <_vfprintf_r+0x9e0>
 8007ada:	f1c6 0301 	rsb	r3, r6, #1
 8007ade:	441d      	add	r5, r3
 8007ae0:	e008      	b.n	8007af4 <_vfprintf_r+0x9e0>
 8007ae2:	b17b      	cbz	r3, 8007b04 <_vfprintf_r+0x9f0>
 8007ae4:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007ae6:	3301      	adds	r3, #1
 8007ae8:	e7d8      	b.n	8007a9c <_vfprintf_r+0x988>
 8007aea:	f01b 0f01 	tst.w	fp, #1
 8007aee:	d01f      	beq.n	8007b30 <_vfprintf_r+0xa1c>
 8007af0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007af2:	18f5      	adds	r5, r6, r3
 8007af4:	2367      	movs	r3, #103	@ 0x67
 8007af6:	e7d3      	b.n	8007aa0 <_vfprintf_r+0x98c>
 8007af8:	4635      	mov	r5, r6
 8007afa:	e7d0      	b.n	8007a9e <_vfprintf_r+0x98a>
 8007afc:	0800b920 	.word	0x0800b920
 8007b00:	0800b910 	.word	0x0800b910
 8007b04:	2366      	movs	r3, #102	@ 0x66
 8007b06:	2501      	movs	r5, #1
 8007b08:	930a      	str	r3, [sp, #40]	@ 0x28
 8007b0a:	f41b 6380 	ands.w	r3, fp, #1024	@ 0x400
 8007b0e:	930c      	str	r3, [sp, #48]	@ 0x30
 8007b10:	d01f      	beq.n	8007b52 <_vfprintf_r+0xa3e>
 8007b12:	2700      	movs	r7, #0
 8007b14:	2e00      	cmp	r6, #0
 8007b16:	970c      	str	r7, [sp, #48]	@ 0x30
 8007b18:	f77f ae8a 	ble.w	8007830 <_vfprintf_r+0x71c>
 8007b1c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007b1e:	781b      	ldrb	r3, [r3, #0]
 8007b20:	2bff      	cmp	r3, #255	@ 0xff
 8007b22:	d107      	bne.n	8007b34 <_vfprintf_r+0xa20>
 8007b24:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007b26:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8007b28:	443b      	add	r3, r7
 8007b2a:	fb02 5503 	mla	r5, r2, r3, r5
 8007b2e:	e67f      	b.n	8007830 <_vfprintf_r+0x71c>
 8007b30:	4635      	mov	r5, r6
 8007b32:	e7df      	b.n	8007af4 <_vfprintf_r+0x9e0>
 8007b34:	42b3      	cmp	r3, r6
 8007b36:	daf5      	bge.n	8007b24 <_vfprintf_r+0xa10>
 8007b38:	1af6      	subs	r6, r6, r3
 8007b3a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007b3c:	785b      	ldrb	r3, [r3, #1]
 8007b3e:	b133      	cbz	r3, 8007b4e <_vfprintf_r+0xa3a>
 8007b40:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007b42:	3301      	adds	r3, #1
 8007b44:	930c      	str	r3, [sp, #48]	@ 0x30
 8007b46:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007b48:	3301      	adds	r3, #1
 8007b4a:	930d      	str	r3, [sp, #52]	@ 0x34
 8007b4c:	e7e6      	b.n	8007b1c <_vfprintf_r+0xa08>
 8007b4e:	3701      	adds	r7, #1
 8007b50:	e7e4      	b.n	8007b1c <_vfprintf_r+0xa08>
 8007b52:	9f0c      	ldr	r7, [sp, #48]	@ 0x30
 8007b54:	e66c      	b.n	8007830 <_vfprintf_r+0x71c>
 8007b56:	232d      	movs	r3, #45	@ 0x2d
 8007b58:	f88d 308b 	strb.w	r3, [sp, #139]	@ 0x8b
 8007b5c:	e66c      	b.n	8007838 <_vfprintf_r+0x724>
 8007b5e:	f01b 0f20 	tst.w	fp, #32
 8007b62:	d007      	beq.n	8007b74 <_vfprintf_r+0xa60>
 8007b64:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8007b66:	6833      	ldr	r3, [r6, #0]
 8007b68:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8007b6a:	17d2      	asrs	r2, r2, #31
 8007b6c:	e9c3 1200 	strd	r1, r2, [r3]
 8007b70:	3604      	adds	r6, #4
 8007b72:	e734      	b.n	80079de <_vfprintf_r+0x8ca>
 8007b74:	f01b 0f10 	tst.w	fp, #16
 8007b78:	d003      	beq.n	8007b82 <_vfprintf_r+0xa6e>
 8007b7a:	6833      	ldr	r3, [r6, #0]
 8007b7c:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8007b7e:	601a      	str	r2, [r3, #0]
 8007b80:	e7f6      	b.n	8007b70 <_vfprintf_r+0xa5c>
 8007b82:	f01b 0f40 	tst.w	fp, #64	@ 0x40
 8007b86:	d003      	beq.n	8007b90 <_vfprintf_r+0xa7c>
 8007b88:	6833      	ldr	r3, [r6, #0]
 8007b8a:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8007b8c:	801a      	strh	r2, [r3, #0]
 8007b8e:	e7ef      	b.n	8007b70 <_vfprintf_r+0xa5c>
 8007b90:	f41b 7f00 	tst.w	fp, #512	@ 0x200
 8007b94:	d0f1      	beq.n	8007b7a <_vfprintf_r+0xa66>
 8007b96:	6833      	ldr	r3, [r6, #0]
 8007b98:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8007b9a:	701a      	strb	r2, [r3, #0]
 8007b9c:	e7e8      	b.n	8007b70 <_vfprintf_r+0xa5c>
 8007b9e:	f04b 0b10 	orr.w	fp, fp, #16
 8007ba2:	f01b 0320 	ands.w	r3, fp, #32
 8007ba6:	d01e      	beq.n	8007be6 <_vfprintf_r+0xad2>
 8007ba8:	3607      	adds	r6, #7
 8007baa:	f026 0307 	bic.w	r3, r6, #7
 8007bae:	461a      	mov	r2, r3
 8007bb0:	f852 6b08 	ldr.w	r6, [r2], #8
 8007bb4:	685f      	ldr	r7, [r3, #4]
 8007bb6:	920b      	str	r2, [sp, #44]	@ 0x2c
 8007bb8:	2300      	movs	r3, #0
 8007bba:	f42b 6b80 	bic.w	fp, fp, #1024	@ 0x400
 8007bbe:	2200      	movs	r2, #0
 8007bc0:	f88d 208b 	strb.w	r2, [sp, #139]	@ 0x8b
 8007bc4:	1c6a      	adds	r2, r5, #1
 8007bc6:	f000 847a 	beq.w	80084be <_vfprintf_r+0x13aa>
 8007bca:	f02b 0280 	bic.w	r2, fp, #128	@ 0x80
 8007bce:	920c      	str	r2, [sp, #48]	@ 0x30
 8007bd0:	ea56 0207 	orrs.w	r2, r6, r7
 8007bd4:	f040 8479 	bne.w	80084ca <_vfprintf_r+0x13b6>
 8007bd8:	2d00      	cmp	r5, #0
 8007bda:	f000 80dc 	beq.w	8007d96 <_vfprintf_r+0xc82>
 8007bde:	2b01      	cmp	r3, #1
 8007be0:	f040 8476 	bne.w	80084d0 <_vfprintf_r+0x13bc>
 8007be4:	e081      	b.n	8007cea <_vfprintf_r+0xbd6>
 8007be6:	4632      	mov	r2, r6
 8007be8:	f852 6b04 	ldr.w	r6, [r2], #4
 8007bec:	f01b 0710 	ands.w	r7, fp, #16
 8007bf0:	920b      	str	r2, [sp, #44]	@ 0x2c
 8007bf2:	d001      	beq.n	8007bf8 <_vfprintf_r+0xae4>
 8007bf4:	461f      	mov	r7, r3
 8007bf6:	e7df      	b.n	8007bb8 <_vfprintf_r+0xaa4>
 8007bf8:	f01b 0340 	ands.w	r3, fp, #64	@ 0x40
 8007bfc:	d001      	beq.n	8007c02 <_vfprintf_r+0xaee>
 8007bfe:	b2b6      	uxth	r6, r6
 8007c00:	e7da      	b.n	8007bb8 <_vfprintf_r+0xaa4>
 8007c02:	f41b 7700 	ands.w	r7, fp, #512	@ 0x200
 8007c06:	d0d7      	beq.n	8007bb8 <_vfprintf_r+0xaa4>
 8007c08:	b2f6      	uxtb	r6, r6
 8007c0a:	e7f3      	b.n	8007bf4 <_vfprintf_r+0xae0>
 8007c0c:	4633      	mov	r3, r6
 8007c0e:	f853 6b04 	ldr.w	r6, [r3], #4
 8007c12:	2278      	movs	r2, #120	@ 0x78
 8007c14:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007c16:	f647 0330 	movw	r3, #30768	@ 0x7830
 8007c1a:	f8ad 308c 	strh.w	r3, [sp, #140]	@ 0x8c
 8007c1e:	4b95      	ldr	r3, [pc, #596]	@ (8007e74 <_vfprintf_r+0xd60>)
 8007c20:	2700      	movs	r7, #0
 8007c22:	931d      	str	r3, [sp, #116]	@ 0x74
 8007c24:	f04b 0b02 	orr.w	fp, fp, #2
 8007c28:	2302      	movs	r3, #2
 8007c2a:	920a      	str	r2, [sp, #40]	@ 0x28
 8007c2c:	e7c7      	b.n	8007bbe <_vfprintf_r+0xaaa>
 8007c2e:	4633      	mov	r3, r6
 8007c30:	2600      	movs	r6, #0
 8007c32:	f853 ab04 	ldr.w	sl, [r3], #4
 8007c36:	1c69      	adds	r1, r5, #1
 8007c38:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007c3a:	f88d 608b 	strb.w	r6, [sp, #139]	@ 0x8b
 8007c3e:	d00f      	beq.n	8007c60 <_vfprintf_r+0xb4c>
 8007c40:	462a      	mov	r2, r5
 8007c42:	4631      	mov	r1, r6
 8007c44:	4650      	mov	r0, sl
 8007c46:	f001 fd8b 	bl	8009760 <memchr>
 8007c4a:	4681      	mov	r9, r0
 8007c4c:	2800      	cmp	r0, #0
 8007c4e:	f43f ac84 	beq.w	800755a <_vfprintf_r+0x446>
 8007c52:	46b1      	mov	r9, r6
 8007c54:	4637      	mov	r7, r6
 8007c56:	eba0 050a 	sub.w	r5, r0, sl
 8007c5a:	9614      	str	r6, [sp, #80]	@ 0x50
 8007c5c:	960c      	str	r6, [sp, #48]	@ 0x30
 8007c5e:	e5ef      	b.n	8007840 <_vfprintf_r+0x72c>
 8007c60:	4650      	mov	r0, sl
 8007c62:	f7f8 fa86 	bl	8000172 <strlen>
 8007c66:	46b1      	mov	r9, r6
 8007c68:	4605      	mov	r5, r0
 8007c6a:	e476      	b.n	800755a <_vfprintf_r+0x446>
 8007c6c:	f04b 0b10 	orr.w	fp, fp, #16
 8007c70:	f01b 0320 	ands.w	r3, fp, #32
 8007c74:	d009      	beq.n	8007c8a <_vfprintf_r+0xb76>
 8007c76:	3607      	adds	r6, #7
 8007c78:	f026 0307 	bic.w	r3, r6, #7
 8007c7c:	461a      	mov	r2, r3
 8007c7e:	f852 6b08 	ldr.w	r6, [r2], #8
 8007c82:	685f      	ldr	r7, [r3, #4]
 8007c84:	920b      	str	r2, [sp, #44]	@ 0x2c
 8007c86:	2301      	movs	r3, #1
 8007c88:	e799      	b.n	8007bbe <_vfprintf_r+0xaaa>
 8007c8a:	4632      	mov	r2, r6
 8007c8c:	f852 6b04 	ldr.w	r6, [r2], #4
 8007c90:	f01b 0710 	ands.w	r7, fp, #16
 8007c94:	920b      	str	r2, [sp, #44]	@ 0x2c
 8007c96:	d001      	beq.n	8007c9c <_vfprintf_r+0xb88>
 8007c98:	461f      	mov	r7, r3
 8007c9a:	e7f4      	b.n	8007c86 <_vfprintf_r+0xb72>
 8007c9c:	f01b 0340 	ands.w	r3, fp, #64	@ 0x40
 8007ca0:	d001      	beq.n	8007ca6 <_vfprintf_r+0xb92>
 8007ca2:	b2b6      	uxth	r6, r6
 8007ca4:	e7ef      	b.n	8007c86 <_vfprintf_r+0xb72>
 8007ca6:	f41b 7700 	ands.w	r7, fp, #512	@ 0x200
 8007caa:	d0ec      	beq.n	8007c86 <_vfprintf_r+0xb72>
 8007cac:	b2f6      	uxtb	r6, r6
 8007cae:	e7f3      	b.n	8007c98 <_vfprintf_r+0xb84>
 8007cb0:	4b71      	ldr	r3, [pc, #452]	@ (8007e78 <_vfprintf_r+0xd64>)
 8007cb2:	f7ff bb43 	b.w	800733c <_vfprintf_r+0x228>
 8007cb6:	4632      	mov	r2, r6
 8007cb8:	f852 6b04 	ldr.w	r6, [r2], #4
 8007cbc:	f01b 0710 	ands.w	r7, fp, #16
 8007cc0:	920b      	str	r2, [sp, #44]	@ 0x2c
 8007cc2:	d002      	beq.n	8007cca <_vfprintf_r+0xbb6>
 8007cc4:	461f      	mov	r7, r3
 8007cc6:	f7ff bb46 	b.w	8007356 <_vfprintf_r+0x242>
 8007cca:	f01b 0340 	ands.w	r3, fp, #64	@ 0x40
 8007cce:	d002      	beq.n	8007cd6 <_vfprintf_r+0xbc2>
 8007cd0:	b2b6      	uxth	r6, r6
 8007cd2:	f7ff bb40 	b.w	8007356 <_vfprintf_r+0x242>
 8007cd6:	f41b 7700 	ands.w	r7, fp, #512	@ 0x200
 8007cda:	f43f ab3c 	beq.w	8007356 <_vfprintf_r+0x242>
 8007cde:	b2f6      	uxtb	r6, r6
 8007ce0:	e7f0      	b.n	8007cc4 <_vfprintf_r+0xbb0>
 8007ce2:	2e0a      	cmp	r6, #10
 8007ce4:	f177 0300 	sbcs.w	r3, r7, #0
 8007ce8:	d207      	bcs.n	8007cfa <_vfprintf_r+0xbe6>
 8007cea:	3630      	adds	r6, #48	@ 0x30
 8007cec:	b2f6      	uxtb	r6, r6
 8007cee:	f88d 6157 	strb.w	r6, [sp, #343]	@ 0x157
 8007cf2:	f20d 1a57 	addw	sl, sp, #343	@ 0x157
 8007cf6:	f000 bc07 	b.w	8008508 <_vfprintf_r+0x13f4>
 8007cfa:	2300      	movs	r3, #0
 8007cfc:	9308      	str	r3, [sp, #32]
 8007cfe:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007d00:	f50d 79ac 	add.w	r9, sp, #344	@ 0x158
 8007d04:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007d08:	9314      	str	r3, [sp, #80]	@ 0x50
 8007d0a:	220a      	movs	r2, #10
 8007d0c:	2300      	movs	r3, #0
 8007d0e:	4630      	mov	r0, r6
 8007d10:	4639      	mov	r1, r7
 8007d12:	f7f8 fecb 	bl	8000aac <__aeabi_uldivmod>
 8007d16:	3230      	adds	r2, #48	@ 0x30
 8007d18:	f809 2c01 	strb.w	r2, [r9, #-1]
 8007d1c:	9a08      	ldr	r2, [sp, #32]
 8007d1e:	4683      	mov	fp, r0
 8007d20:	3201      	adds	r2, #1
 8007d22:	9208      	str	r2, [sp, #32]
 8007d24:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8007d26:	460b      	mov	r3, r1
 8007d28:	f109 3aff 	add.w	sl, r9, #4294967295
 8007d2c:	b1e2      	cbz	r2, 8007d68 <_vfprintf_r+0xc54>
 8007d2e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007d30:	9908      	ldr	r1, [sp, #32]
 8007d32:	7812      	ldrb	r2, [r2, #0]
 8007d34:	4291      	cmp	r1, r2
 8007d36:	d117      	bne.n	8007d68 <_vfprintf_r+0xc54>
 8007d38:	29ff      	cmp	r1, #255	@ 0xff
 8007d3a:	d015      	beq.n	8007d68 <_vfprintf_r+0xc54>
 8007d3c:	2e0a      	cmp	r6, #10
 8007d3e:	f177 0200 	sbcs.w	r2, r7, #0
 8007d42:	d311      	bcc.n	8007d68 <_vfprintf_r+0xc54>
 8007d44:	9308      	str	r3, [sp, #32]
 8007d46:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8007d48:	991b      	ldr	r1, [sp, #108]	@ 0x6c
 8007d4a:	ebaa 0a03 	sub.w	sl, sl, r3
 8007d4e:	461a      	mov	r2, r3
 8007d50:	4650      	mov	r0, sl
 8007d52:	f001 fcb1 	bl	80096b8 <strncpy>
 8007d56:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007d58:	785a      	ldrb	r2, [r3, #1]
 8007d5a:	9b08      	ldr	r3, [sp, #32]
 8007d5c:	b11a      	cbz	r2, 8007d66 <_vfprintf_r+0xc52>
 8007d5e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007d60:	3201      	adds	r2, #1
 8007d62:	920d      	str	r2, [sp, #52]	@ 0x34
 8007d64:	2200      	movs	r2, #0
 8007d66:	9208      	str	r2, [sp, #32]
 8007d68:	2e0a      	cmp	r6, #10
 8007d6a:	f177 0700 	sbcs.w	r7, r7, #0
 8007d6e:	f0c0 83cb 	bcc.w	8008508 <_vfprintf_r+0x13f4>
 8007d72:	465e      	mov	r6, fp
 8007d74:	461f      	mov	r7, r3
 8007d76:	46d1      	mov	r9, sl
 8007d78:	e7c7      	b.n	8007d0a <_vfprintf_r+0xbf6>
 8007d7a:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8007d7c:	f006 030f 	and.w	r3, r6, #15
 8007d80:	5cd3      	ldrb	r3, [r2, r3]
 8007d82:	0936      	lsrs	r6, r6, #4
 8007d84:	ea46 7607 	orr.w	r6, r6, r7, lsl #28
 8007d88:	093f      	lsrs	r7, r7, #4
 8007d8a:	f80a 3d01 	strb.w	r3, [sl, #-1]!
 8007d8e:	ea56 0307 	orrs.w	r3, r6, r7
 8007d92:	d1f2      	bne.n	8007d7a <_vfprintf_r+0xc66>
 8007d94:	e3b8      	b.n	8008508 <_vfprintf_r+0x13f4>
 8007d96:	b923      	cbnz	r3, 8007da2 <_vfprintf_r+0xc8e>
 8007d98:	f01b 0f01 	tst.w	fp, #1
 8007d9c:	d001      	beq.n	8007da2 <_vfprintf_r+0xc8e>
 8007d9e:	2630      	movs	r6, #48	@ 0x30
 8007da0:	e7a5      	b.n	8007cee <_vfprintf_r+0xbda>
 8007da2:	f50d 7aac 	add.w	sl, sp, #344	@ 0x158
 8007da6:	e3af      	b.n	8008508 <_vfprintf_r+0x13f4>
 8007da8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	f000 8378 	beq.w	80084a0 <_vfprintf_r+0x138c>
 8007db0:	f88d 30f4 	strb.w	r3, [sp, #244]	@ 0xf4
 8007db4:	2300      	movs	r3, #0
 8007db6:	960b      	str	r6, [sp, #44]	@ 0x2c
 8007db8:	f88d 308b 	strb.w	r3, [sp, #139]	@ 0x8b
 8007dbc:	f7ff bb60 	b.w	8007480 <_vfprintf_r+0x36c>
 8007dc0:	2010      	movs	r0, #16
 8007dc2:	2a07      	cmp	r2, #7
 8007dc4:	4403      	add	r3, r0
 8007dc6:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 8007dca:	6060      	str	r0, [r4, #4]
 8007dcc:	dd08      	ble.n	8007de0 <_vfprintf_r+0xccc>
 8007dce:	4641      	mov	r1, r8
 8007dd0:	9807      	ldr	r0, [sp, #28]
 8007dd2:	aa2a      	add	r2, sp, #168	@ 0xa8
 8007dd4:	f000 fbea 	bl	80085ac <__sprint_r>
 8007dd8:	2800      	cmp	r0, #0
 8007dda:	f040 833f 	bne.w	800845c <_vfprintf_r+0x1348>
 8007dde:	a92d      	add	r1, sp, #180	@ 0xb4
 8007de0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007de2:	460c      	mov	r4, r1
 8007de4:	3b10      	subs	r3, #16
 8007de6:	9317      	str	r3, [sp, #92]	@ 0x5c
 8007de8:	e546      	b.n	8007878 <_vfprintf_r+0x764>
 8007dea:	460c      	mov	r4, r1
 8007dec:	e560      	b.n	80078b0 <_vfprintf_r+0x79c>
 8007dee:	4641      	mov	r1, r8
 8007df0:	9807      	ldr	r0, [sp, #28]
 8007df2:	aa2a      	add	r2, sp, #168	@ 0xa8
 8007df4:	f000 fbda 	bl	80085ac <__sprint_r>
 8007df8:	2800      	cmp	r0, #0
 8007dfa:	f040 832f 	bne.w	800845c <_vfprintf_r+0x1348>
 8007dfe:	ac2d      	add	r4, sp, #180	@ 0xb4
 8007e00:	e568      	b.n	80078d4 <_vfprintf_r+0x7c0>
 8007e02:	4641      	mov	r1, r8
 8007e04:	9807      	ldr	r0, [sp, #28]
 8007e06:	aa2a      	add	r2, sp, #168	@ 0xa8
 8007e08:	f000 fbd0 	bl	80085ac <__sprint_r>
 8007e0c:	2800      	cmp	r0, #0
 8007e0e:	f040 8325 	bne.w	800845c <_vfprintf_r+0x1348>
 8007e12:	ac2d      	add	r4, sp, #180	@ 0xb4
 8007e14:	e56e      	b.n	80078f4 <_vfprintf_r+0x7e0>
 8007e16:	2010      	movs	r0, #16
 8007e18:	2a07      	cmp	r2, #7
 8007e1a:	4403      	add	r3, r0
 8007e1c:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 8007e20:	6060      	str	r0, [r4, #4]
 8007e22:	dd08      	ble.n	8007e36 <_vfprintf_r+0xd22>
 8007e24:	4641      	mov	r1, r8
 8007e26:	9807      	ldr	r0, [sp, #28]
 8007e28:	aa2a      	add	r2, sp, #168	@ 0xa8
 8007e2a:	f000 fbbf 	bl	80085ac <__sprint_r>
 8007e2e:	2800      	cmp	r0, #0
 8007e30:	f040 8314 	bne.w	800845c <_vfprintf_r+0x1348>
 8007e34:	a92d      	add	r1, sp, #180	@ 0xb4
 8007e36:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007e38:	460c      	mov	r4, r1
 8007e3a:	3b10      	subs	r3, #16
 8007e3c:	9317      	str	r3, [sp, #92]	@ 0x5c
 8007e3e:	e562      	b.n	8007906 <_vfprintf_r+0x7f2>
 8007e40:	460c      	mov	r4, r1
 8007e42:	e57c      	b.n	800793e <_vfprintf_r+0x82a>
 8007e44:	2010      	movs	r0, #16
 8007e46:	2a07      	cmp	r2, #7
 8007e48:	4403      	add	r3, r0
 8007e4a:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 8007e4e:	6060      	str	r0, [r4, #4]
 8007e50:	dd08      	ble.n	8007e64 <_vfprintf_r+0xd50>
 8007e52:	4641      	mov	r1, r8
 8007e54:	9807      	ldr	r0, [sp, #28]
 8007e56:	aa2a      	add	r2, sp, #168	@ 0xa8
 8007e58:	f000 fba8 	bl	80085ac <__sprint_r>
 8007e5c:	2800      	cmp	r0, #0
 8007e5e:	f040 82fd 	bne.w	800845c <_vfprintf_r+0x1348>
 8007e62:	a92d      	add	r1, sp, #180	@ 0xb4
 8007e64:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007e66:	460c      	mov	r4, r1
 8007e68:	3b10      	subs	r3, #16
 8007e6a:	9314      	str	r3, [sp, #80]	@ 0x50
 8007e6c:	e56c      	b.n	8007948 <_vfprintf_r+0x834>
 8007e6e:	460c      	mov	r4, r1
 8007e70:	e586      	b.n	8007980 <_vfprintf_r+0x86c>
 8007e72:	bf00      	nop
 8007e74:	0800b8cc 	.word	0x0800b8cc
 8007e78:	0800b8dd 	.word	0x0800b8dd
 8007e7c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007e7e:	2b65      	cmp	r3, #101	@ 0x65
 8007e80:	f340 8232 	ble.w	80082e8 <_vfprintf_r+0x11d4>
 8007e84:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007e88:	2200      	movs	r2, #0
 8007e8a:	2300      	movs	r3, #0
 8007e8c:	f7f8 fd9e 	bl	80009cc <__aeabi_dcmpeq>
 8007e90:	2800      	cmp	r0, #0
 8007e92:	d069      	beq.n	8007f68 <_vfprintf_r+0xe54>
 8007e94:	4b6e      	ldr	r3, [pc, #440]	@ (8008050 <_vfprintf_r+0xf3c>)
 8007e96:	6023      	str	r3, [r4, #0]
 8007e98:	2301      	movs	r3, #1
 8007e9a:	6063      	str	r3, [r4, #4]
 8007e9c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007e9e:	3301      	adds	r3, #1
 8007ea0:	932c      	str	r3, [sp, #176]	@ 0xb0
 8007ea2:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8007ea4:	3301      	adds	r3, #1
 8007ea6:	2b07      	cmp	r3, #7
 8007ea8:	932b      	str	r3, [sp, #172]	@ 0xac
 8007eaa:	dc37      	bgt.n	8007f1c <_vfprintf_r+0xe08>
 8007eac:	3408      	adds	r4, #8
 8007eae:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007eb0:	9a08      	ldr	r2, [sp, #32]
 8007eb2:	4293      	cmp	r3, r2
 8007eb4:	db03      	blt.n	8007ebe <_vfprintf_r+0xdaa>
 8007eb6:	f01b 0f01 	tst.w	fp, #1
 8007eba:	f43f ad72 	beq.w	80079a2 <_vfprintf_r+0x88e>
 8007ebe:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8007ec0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007ec2:	6023      	str	r3, [r4, #0]
 8007ec4:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007ec6:	6063      	str	r3, [r4, #4]
 8007ec8:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8007eca:	4413      	add	r3, r2
 8007ecc:	932c      	str	r3, [sp, #176]	@ 0xb0
 8007ece:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8007ed0:	3301      	adds	r3, #1
 8007ed2:	2b07      	cmp	r3, #7
 8007ed4:	932b      	str	r3, [sp, #172]	@ 0xac
 8007ed6:	dc2b      	bgt.n	8007f30 <_vfprintf_r+0xe1c>
 8007ed8:	3408      	adds	r4, #8
 8007eda:	9b08      	ldr	r3, [sp, #32]
 8007edc:	1e5d      	subs	r5, r3, #1
 8007ede:	2d00      	cmp	r5, #0
 8007ee0:	f77f ad5f 	ble.w	80079a2 <_vfprintf_r+0x88e>
 8007ee4:	2710      	movs	r7, #16
 8007ee6:	4e5b      	ldr	r6, [pc, #364]	@ (8008054 <_vfprintf_r+0xf40>)
 8007ee8:	2d10      	cmp	r5, #16
 8007eea:	e9dd 322b 	ldrd	r3, r2, [sp, #172]	@ 0xac
 8007eee:	f104 0108 	add.w	r1, r4, #8
 8007ef2:	f103 0301 	add.w	r3, r3, #1
 8007ef6:	6026      	str	r6, [r4, #0]
 8007ef8:	dc24      	bgt.n	8007f44 <_vfprintf_r+0xe30>
 8007efa:	6065      	str	r5, [r4, #4]
 8007efc:	2b07      	cmp	r3, #7
 8007efe:	4415      	add	r5, r2
 8007f00:	e9cd 352b 	strd	r3, r5, [sp, #172]	@ 0xac
 8007f04:	f340 8289 	ble.w	800841a <_vfprintf_r+0x1306>
 8007f08:	4641      	mov	r1, r8
 8007f0a:	9807      	ldr	r0, [sp, #28]
 8007f0c:	aa2a      	add	r2, sp, #168	@ 0xa8
 8007f0e:	f000 fb4d 	bl	80085ac <__sprint_r>
 8007f12:	2800      	cmp	r0, #0
 8007f14:	f040 82a2 	bne.w	800845c <_vfprintf_r+0x1348>
 8007f18:	ac2d      	add	r4, sp, #180	@ 0xb4
 8007f1a:	e542      	b.n	80079a2 <_vfprintf_r+0x88e>
 8007f1c:	4641      	mov	r1, r8
 8007f1e:	9807      	ldr	r0, [sp, #28]
 8007f20:	aa2a      	add	r2, sp, #168	@ 0xa8
 8007f22:	f000 fb43 	bl	80085ac <__sprint_r>
 8007f26:	2800      	cmp	r0, #0
 8007f28:	f040 8298 	bne.w	800845c <_vfprintf_r+0x1348>
 8007f2c:	ac2d      	add	r4, sp, #180	@ 0xb4
 8007f2e:	e7be      	b.n	8007eae <_vfprintf_r+0xd9a>
 8007f30:	4641      	mov	r1, r8
 8007f32:	9807      	ldr	r0, [sp, #28]
 8007f34:	aa2a      	add	r2, sp, #168	@ 0xa8
 8007f36:	f000 fb39 	bl	80085ac <__sprint_r>
 8007f3a:	2800      	cmp	r0, #0
 8007f3c:	f040 828e 	bne.w	800845c <_vfprintf_r+0x1348>
 8007f40:	ac2d      	add	r4, sp, #180	@ 0xb4
 8007f42:	e7ca      	b.n	8007eda <_vfprintf_r+0xdc6>
 8007f44:	3210      	adds	r2, #16
 8007f46:	2b07      	cmp	r3, #7
 8007f48:	e9cd 322b 	strd	r3, r2, [sp, #172]	@ 0xac
 8007f4c:	6067      	str	r7, [r4, #4]
 8007f4e:	dd08      	ble.n	8007f62 <_vfprintf_r+0xe4e>
 8007f50:	4641      	mov	r1, r8
 8007f52:	9807      	ldr	r0, [sp, #28]
 8007f54:	aa2a      	add	r2, sp, #168	@ 0xa8
 8007f56:	f000 fb29 	bl	80085ac <__sprint_r>
 8007f5a:	2800      	cmp	r0, #0
 8007f5c:	f040 827e 	bne.w	800845c <_vfprintf_r+0x1348>
 8007f60:	a92d      	add	r1, sp, #180	@ 0xb4
 8007f62:	460c      	mov	r4, r1
 8007f64:	3d10      	subs	r5, #16
 8007f66:	e7bf      	b.n	8007ee8 <_vfprintf_r+0xdd4>
 8007f68:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	dc74      	bgt.n	8008058 <_vfprintf_r+0xf44>
 8007f6e:	4b38      	ldr	r3, [pc, #224]	@ (8008050 <_vfprintf_r+0xf3c>)
 8007f70:	6023      	str	r3, [r4, #0]
 8007f72:	2301      	movs	r3, #1
 8007f74:	6063      	str	r3, [r4, #4]
 8007f76:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007f78:	3301      	adds	r3, #1
 8007f7a:	932c      	str	r3, [sp, #176]	@ 0xb0
 8007f7c:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8007f7e:	3301      	adds	r3, #1
 8007f80:	2b07      	cmp	r3, #7
 8007f82:	932b      	str	r3, [sp, #172]	@ 0xac
 8007f84:	dc3d      	bgt.n	8008002 <_vfprintf_r+0xeee>
 8007f86:	3408      	adds	r4, #8
 8007f88:	9908      	ldr	r1, [sp, #32]
 8007f8a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007f8c:	9a2c      	ldr	r2, [sp, #176]	@ 0xb0
 8007f8e:	430b      	orrs	r3, r1
 8007f90:	f00b 0101 	and.w	r1, fp, #1
 8007f94:	430b      	orrs	r3, r1
 8007f96:	f43f ad04 	beq.w	80079a2 <_vfprintf_r+0x88e>
 8007f9a:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8007f9c:	6023      	str	r3, [r4, #0]
 8007f9e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007fa0:	441a      	add	r2, r3
 8007fa2:	6063      	str	r3, [r4, #4]
 8007fa4:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8007fa6:	922c      	str	r2, [sp, #176]	@ 0xb0
 8007fa8:	3301      	adds	r3, #1
 8007faa:	2b07      	cmp	r3, #7
 8007fac:	932b      	str	r3, [sp, #172]	@ 0xac
 8007fae:	dc32      	bgt.n	8008016 <_vfprintf_r+0xf02>
 8007fb0:	3408      	adds	r4, #8
 8007fb2:	9d24      	ldr	r5, [sp, #144]	@ 0x90
 8007fb4:	2d00      	cmp	r5, #0
 8007fb6:	da1b      	bge.n	8007ff0 <_vfprintf_r+0xedc>
 8007fb8:	4623      	mov	r3, r4
 8007fba:	2710      	movs	r7, #16
 8007fbc:	4e25      	ldr	r6, [pc, #148]	@ (8008054 <_vfprintf_r+0xf40>)
 8007fbe:	426d      	negs	r5, r5
 8007fc0:	2d10      	cmp	r5, #16
 8007fc2:	e9dd 212b 	ldrd	r2, r1, [sp, #172]	@ 0xac
 8007fc6:	f104 0408 	add.w	r4, r4, #8
 8007fca:	f102 0201 	add.w	r2, r2, #1
 8007fce:	601e      	str	r6, [r3, #0]
 8007fd0:	dc2b      	bgt.n	800802a <_vfprintf_r+0xf16>
 8007fd2:	605d      	str	r5, [r3, #4]
 8007fd4:	2a07      	cmp	r2, #7
 8007fd6:	440d      	add	r5, r1
 8007fd8:	e9cd 252b 	strd	r2, r5, [sp, #172]	@ 0xac
 8007fdc:	dd08      	ble.n	8007ff0 <_vfprintf_r+0xedc>
 8007fde:	4641      	mov	r1, r8
 8007fe0:	9807      	ldr	r0, [sp, #28]
 8007fe2:	aa2a      	add	r2, sp, #168	@ 0xa8
 8007fe4:	f000 fae2 	bl	80085ac <__sprint_r>
 8007fe8:	2800      	cmp	r0, #0
 8007fea:	f040 8237 	bne.w	800845c <_vfprintf_r+0x1348>
 8007fee:	ac2d      	add	r4, sp, #180	@ 0xb4
 8007ff0:	9b08      	ldr	r3, [sp, #32]
 8007ff2:	9a08      	ldr	r2, [sp, #32]
 8007ff4:	6063      	str	r3, [r4, #4]
 8007ff6:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8007ff8:	f8c4 a000 	str.w	sl, [r4]
 8007ffc:	4413      	add	r3, r2
 8007ffe:	932c      	str	r3, [sp, #176]	@ 0xb0
 8008000:	e4c8      	b.n	8007994 <_vfprintf_r+0x880>
 8008002:	4641      	mov	r1, r8
 8008004:	9807      	ldr	r0, [sp, #28]
 8008006:	aa2a      	add	r2, sp, #168	@ 0xa8
 8008008:	f000 fad0 	bl	80085ac <__sprint_r>
 800800c:	2800      	cmp	r0, #0
 800800e:	f040 8225 	bne.w	800845c <_vfprintf_r+0x1348>
 8008012:	ac2d      	add	r4, sp, #180	@ 0xb4
 8008014:	e7b8      	b.n	8007f88 <_vfprintf_r+0xe74>
 8008016:	4641      	mov	r1, r8
 8008018:	9807      	ldr	r0, [sp, #28]
 800801a:	aa2a      	add	r2, sp, #168	@ 0xa8
 800801c:	f000 fac6 	bl	80085ac <__sprint_r>
 8008020:	2800      	cmp	r0, #0
 8008022:	f040 821b 	bne.w	800845c <_vfprintf_r+0x1348>
 8008026:	ac2d      	add	r4, sp, #180	@ 0xb4
 8008028:	e7c3      	b.n	8007fb2 <_vfprintf_r+0xe9e>
 800802a:	3110      	adds	r1, #16
 800802c:	2a07      	cmp	r2, #7
 800802e:	e9cd 212b 	strd	r2, r1, [sp, #172]	@ 0xac
 8008032:	605f      	str	r7, [r3, #4]
 8008034:	dd08      	ble.n	8008048 <_vfprintf_r+0xf34>
 8008036:	4641      	mov	r1, r8
 8008038:	9807      	ldr	r0, [sp, #28]
 800803a:	aa2a      	add	r2, sp, #168	@ 0xa8
 800803c:	f000 fab6 	bl	80085ac <__sprint_r>
 8008040:	2800      	cmp	r0, #0
 8008042:	f040 820b 	bne.w	800845c <_vfprintf_r+0x1348>
 8008046:	ac2d      	add	r4, sp, #180	@ 0xb4
 8008048:	4623      	mov	r3, r4
 800804a:	3d10      	subs	r5, #16
 800804c:	e7b8      	b.n	8007fc0 <_vfprintf_r+0xeac>
 800804e:	bf00      	nop
 8008050:	0800b8ee 	.word	0x0800b8ee
 8008054:	0800b910 	.word	0x0800b910
 8008058:	9b08      	ldr	r3, [sp, #32]
 800805a:	4453      	add	r3, sl
 800805c:	930a      	str	r3, [sp, #40]	@ 0x28
 800805e:	9b08      	ldr	r3, [sp, #32]
 8008060:	42b3      	cmp	r3, r6
 8008062:	bfa8      	it	ge
 8008064:	4633      	movge	r3, r6
 8008066:	2b00      	cmp	r3, #0
 8008068:	461d      	mov	r5, r3
 800806a:	dd0b      	ble.n	8008084 <_vfprintf_r+0xf70>
 800806c:	e9c4 a300 	strd	sl, r3, [r4]
 8008070:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008072:	442b      	add	r3, r5
 8008074:	932c      	str	r3, [sp, #176]	@ 0xb0
 8008076:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8008078:	3301      	adds	r3, #1
 800807a:	2b07      	cmp	r3, #7
 800807c:	932b      	str	r3, [sp, #172]	@ 0xac
 800807e:	f300 8082 	bgt.w	8008186 <_vfprintf_r+0x1072>
 8008082:	3408      	adds	r4, #8
 8008084:	2d00      	cmp	r5, #0
 8008086:	bfb4      	ite	lt
 8008088:	4635      	movlt	r5, r6
 800808a:	1b75      	subge	r5, r6, r5
 800808c:	2d00      	cmp	r5, #0
 800808e:	dd19      	ble.n	80080c4 <_vfprintf_r+0xfb0>
 8008090:	e9dd 322b 	ldrd	r3, r2, [sp, #172]	@ 0xac
 8008094:	4893      	ldr	r0, [pc, #588]	@ (80082e4 <_vfprintf_r+0x11d0>)
 8008096:	2d10      	cmp	r5, #16
 8008098:	f103 0301 	add.w	r3, r3, #1
 800809c:	f104 0108 	add.w	r1, r4, #8
 80080a0:	6020      	str	r0, [r4, #0]
 80080a2:	dc7a      	bgt.n	800819a <_vfprintf_r+0x1086>
 80080a4:	6065      	str	r5, [r4, #4]
 80080a6:	2b07      	cmp	r3, #7
 80080a8:	4415      	add	r5, r2
 80080aa:	e9cd 352b 	strd	r3, r5, [sp, #172]	@ 0xac
 80080ae:	f340 8087 	ble.w	80081c0 <_vfprintf_r+0x10ac>
 80080b2:	4641      	mov	r1, r8
 80080b4:	9807      	ldr	r0, [sp, #28]
 80080b6:	aa2a      	add	r2, sp, #168	@ 0xa8
 80080b8:	f000 fa78 	bl	80085ac <__sprint_r>
 80080bc:	2800      	cmp	r0, #0
 80080be:	f040 81cd 	bne.w	800845c <_vfprintf_r+0x1348>
 80080c2:	ac2d      	add	r4, sp, #180	@ 0xb4
 80080c4:	f41b 6f80 	tst.w	fp, #1024	@ 0x400
 80080c8:	4456      	add	r6, sl
 80080ca:	d008      	beq.n	80080de <_vfprintf_r+0xfca>
 80080cc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d178      	bne.n	80081c4 <_vfprintf_r+0x10b0>
 80080d2:	2f00      	cmp	r7, #0
 80080d4:	d178      	bne.n	80081c8 <_vfprintf_r+0x10b4>
 80080d6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80080d8:	429e      	cmp	r6, r3
 80080da:	bf28      	it	cs
 80080dc:	461e      	movcs	r6, r3
 80080de:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80080e0:	9a08      	ldr	r2, [sp, #32]
 80080e2:	4293      	cmp	r3, r2
 80080e4:	db02      	blt.n	80080ec <_vfprintf_r+0xfd8>
 80080e6:	f01b 0f01 	tst.w	fp, #1
 80080ea:	d00e      	beq.n	800810a <_vfprintf_r+0xff6>
 80080ec:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 80080ee:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80080f0:	6023      	str	r3, [r4, #0]
 80080f2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80080f4:	6063      	str	r3, [r4, #4]
 80080f6:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 80080f8:	4413      	add	r3, r2
 80080fa:	932c      	str	r3, [sp, #176]	@ 0xb0
 80080fc:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 80080fe:	3301      	adds	r3, #1
 8008100:	2b07      	cmp	r3, #7
 8008102:	932b      	str	r3, [sp, #172]	@ 0xac
 8008104:	f300 80da 	bgt.w	80082bc <_vfprintf_r+0x11a8>
 8008108:	3408      	adds	r4, #8
 800810a:	9b08      	ldr	r3, [sp, #32]
 800810c:	9f24      	ldr	r7, [sp, #144]	@ 0x90
 800810e:	1bdf      	subs	r7, r3, r7
 8008110:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008112:	1b9b      	subs	r3, r3, r6
 8008114:	429f      	cmp	r7, r3
 8008116:	bfa8      	it	ge
 8008118:	461f      	movge	r7, r3
 800811a:	2f00      	cmp	r7, #0
 800811c:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 800811e:	dd0a      	ble.n	8008136 <_vfprintf_r+0x1022>
 8008120:	443b      	add	r3, r7
 8008122:	932c      	str	r3, [sp, #176]	@ 0xb0
 8008124:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8008126:	e9c4 6700 	strd	r6, r7, [r4]
 800812a:	3301      	adds	r3, #1
 800812c:	2b07      	cmp	r3, #7
 800812e:	932b      	str	r3, [sp, #172]	@ 0xac
 8008130:	f300 80ce 	bgt.w	80082d0 <_vfprintf_r+0x11bc>
 8008134:	3408      	adds	r4, #8
 8008136:	9d24      	ldr	r5, [sp, #144]	@ 0x90
 8008138:	9b08      	ldr	r3, [sp, #32]
 800813a:	2f00      	cmp	r7, #0
 800813c:	eba3 0505 	sub.w	r5, r3, r5
 8008140:	bfa8      	it	ge
 8008142:	1bed      	subge	r5, r5, r7
 8008144:	2d00      	cmp	r5, #0
 8008146:	f77f ac2c 	ble.w	80079a2 <_vfprintf_r+0x88e>
 800814a:	2710      	movs	r7, #16
 800814c:	4e65      	ldr	r6, [pc, #404]	@ (80082e4 <_vfprintf_r+0x11d0>)
 800814e:	2d10      	cmp	r5, #16
 8008150:	e9dd 322b 	ldrd	r3, r2, [sp, #172]	@ 0xac
 8008154:	f104 0108 	add.w	r1, r4, #8
 8008158:	f103 0301 	add.w	r3, r3, #1
 800815c:	6026      	str	r6, [r4, #0]
 800815e:	f77f aecc 	ble.w	8007efa <_vfprintf_r+0xde6>
 8008162:	3210      	adds	r2, #16
 8008164:	2b07      	cmp	r3, #7
 8008166:	e9cd 322b 	strd	r3, r2, [sp, #172]	@ 0xac
 800816a:	6067      	str	r7, [r4, #4]
 800816c:	dd08      	ble.n	8008180 <_vfprintf_r+0x106c>
 800816e:	4641      	mov	r1, r8
 8008170:	9807      	ldr	r0, [sp, #28]
 8008172:	aa2a      	add	r2, sp, #168	@ 0xa8
 8008174:	f000 fa1a 	bl	80085ac <__sprint_r>
 8008178:	2800      	cmp	r0, #0
 800817a:	f040 816f 	bne.w	800845c <_vfprintf_r+0x1348>
 800817e:	a92d      	add	r1, sp, #180	@ 0xb4
 8008180:	460c      	mov	r4, r1
 8008182:	3d10      	subs	r5, #16
 8008184:	e7e3      	b.n	800814e <_vfprintf_r+0x103a>
 8008186:	4641      	mov	r1, r8
 8008188:	9807      	ldr	r0, [sp, #28]
 800818a:	aa2a      	add	r2, sp, #168	@ 0xa8
 800818c:	f000 fa0e 	bl	80085ac <__sprint_r>
 8008190:	2800      	cmp	r0, #0
 8008192:	f040 8163 	bne.w	800845c <_vfprintf_r+0x1348>
 8008196:	ac2d      	add	r4, sp, #180	@ 0xb4
 8008198:	e774      	b.n	8008084 <_vfprintf_r+0xf70>
 800819a:	2010      	movs	r0, #16
 800819c:	2b07      	cmp	r3, #7
 800819e:	4402      	add	r2, r0
 80081a0:	e9cd 322b 	strd	r3, r2, [sp, #172]	@ 0xac
 80081a4:	6060      	str	r0, [r4, #4]
 80081a6:	dd08      	ble.n	80081ba <_vfprintf_r+0x10a6>
 80081a8:	4641      	mov	r1, r8
 80081aa:	9807      	ldr	r0, [sp, #28]
 80081ac:	aa2a      	add	r2, sp, #168	@ 0xa8
 80081ae:	f000 f9fd 	bl	80085ac <__sprint_r>
 80081b2:	2800      	cmp	r0, #0
 80081b4:	f040 8152 	bne.w	800845c <_vfprintf_r+0x1348>
 80081b8:	a92d      	add	r1, sp, #180	@ 0xb4
 80081ba:	460c      	mov	r4, r1
 80081bc:	3d10      	subs	r5, #16
 80081be:	e767      	b.n	8008090 <_vfprintf_r+0xf7c>
 80081c0:	460c      	mov	r4, r1
 80081c2:	e77f      	b.n	80080c4 <_vfprintf_r+0xfb0>
 80081c4:	2f00      	cmp	r7, #0
 80081c6:	d049      	beq.n	800825c <_vfprintf_r+0x1148>
 80081c8:	3f01      	subs	r7, #1
 80081ca:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 80081cc:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80081ce:	6023      	str	r3, [r4, #0]
 80081d0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80081d2:	6063      	str	r3, [r4, #4]
 80081d4:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 80081d6:	4413      	add	r3, r2
 80081d8:	932c      	str	r3, [sp, #176]	@ 0xb0
 80081da:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 80081dc:	3301      	adds	r3, #1
 80081de:	2b07      	cmp	r3, #7
 80081e0:	932b      	str	r3, [sp, #172]	@ 0xac
 80081e2:	dc42      	bgt.n	800826a <_vfprintf_r+0x1156>
 80081e4:	3408      	adds	r4, #8
 80081e6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80081e8:	781a      	ldrb	r2, [r3, #0]
 80081ea:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80081ec:	1b9b      	subs	r3, r3, r6
 80081ee:	429a      	cmp	r2, r3
 80081f0:	bfa8      	it	ge
 80081f2:	461a      	movge	r2, r3
 80081f4:	2a00      	cmp	r2, #0
 80081f6:	4692      	mov	sl, r2
 80081f8:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 80081fa:	dd09      	ble.n	8008210 <_vfprintf_r+0x10fc>
 80081fc:	4413      	add	r3, r2
 80081fe:	932c      	str	r3, [sp, #176]	@ 0xb0
 8008200:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8008202:	e9c4 6200 	strd	r6, r2, [r4]
 8008206:	3301      	adds	r3, #1
 8008208:	2b07      	cmp	r3, #7
 800820a:	932b      	str	r3, [sp, #172]	@ 0xac
 800820c:	dc37      	bgt.n	800827e <_vfprintf_r+0x116a>
 800820e:	3408      	adds	r4, #8
 8008210:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008212:	f1ba 0f00 	cmp.w	sl, #0
 8008216:	781d      	ldrb	r5, [r3, #0]
 8008218:	bfa8      	it	ge
 800821a:	eba5 050a 	subge.w	r5, r5, sl
 800821e:	2d00      	cmp	r5, #0
 8008220:	dd18      	ble.n	8008254 <_vfprintf_r+0x1140>
 8008222:	e9dd 322b 	ldrd	r3, r2, [sp, #172]	@ 0xac
 8008226:	482f      	ldr	r0, [pc, #188]	@ (80082e4 <_vfprintf_r+0x11d0>)
 8008228:	2d10      	cmp	r5, #16
 800822a:	f103 0301 	add.w	r3, r3, #1
 800822e:	f104 0108 	add.w	r1, r4, #8
 8008232:	6020      	str	r0, [r4, #0]
 8008234:	dc2d      	bgt.n	8008292 <_vfprintf_r+0x117e>
 8008236:	6065      	str	r5, [r4, #4]
 8008238:	2b07      	cmp	r3, #7
 800823a:	4415      	add	r5, r2
 800823c:	e9cd 352b 	strd	r3, r5, [sp, #172]	@ 0xac
 8008240:	dd3a      	ble.n	80082b8 <_vfprintf_r+0x11a4>
 8008242:	4641      	mov	r1, r8
 8008244:	9807      	ldr	r0, [sp, #28]
 8008246:	aa2a      	add	r2, sp, #168	@ 0xa8
 8008248:	f000 f9b0 	bl	80085ac <__sprint_r>
 800824c:	2800      	cmp	r0, #0
 800824e:	f040 8105 	bne.w	800845c <_vfprintf_r+0x1348>
 8008252:	ac2d      	add	r4, sp, #180	@ 0xb4
 8008254:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008256:	781b      	ldrb	r3, [r3, #0]
 8008258:	441e      	add	r6, r3
 800825a:	e737      	b.n	80080cc <_vfprintf_r+0xfb8>
 800825c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800825e:	3b01      	subs	r3, #1
 8008260:	930d      	str	r3, [sp, #52]	@ 0x34
 8008262:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008264:	3b01      	subs	r3, #1
 8008266:	930c      	str	r3, [sp, #48]	@ 0x30
 8008268:	e7af      	b.n	80081ca <_vfprintf_r+0x10b6>
 800826a:	4641      	mov	r1, r8
 800826c:	9807      	ldr	r0, [sp, #28]
 800826e:	aa2a      	add	r2, sp, #168	@ 0xa8
 8008270:	f000 f99c 	bl	80085ac <__sprint_r>
 8008274:	2800      	cmp	r0, #0
 8008276:	f040 80f1 	bne.w	800845c <_vfprintf_r+0x1348>
 800827a:	ac2d      	add	r4, sp, #180	@ 0xb4
 800827c:	e7b3      	b.n	80081e6 <_vfprintf_r+0x10d2>
 800827e:	4641      	mov	r1, r8
 8008280:	9807      	ldr	r0, [sp, #28]
 8008282:	aa2a      	add	r2, sp, #168	@ 0xa8
 8008284:	f000 f992 	bl	80085ac <__sprint_r>
 8008288:	2800      	cmp	r0, #0
 800828a:	f040 80e7 	bne.w	800845c <_vfprintf_r+0x1348>
 800828e:	ac2d      	add	r4, sp, #180	@ 0xb4
 8008290:	e7be      	b.n	8008210 <_vfprintf_r+0x10fc>
 8008292:	2010      	movs	r0, #16
 8008294:	2b07      	cmp	r3, #7
 8008296:	4402      	add	r2, r0
 8008298:	e9cd 322b 	strd	r3, r2, [sp, #172]	@ 0xac
 800829c:	6060      	str	r0, [r4, #4]
 800829e:	dd08      	ble.n	80082b2 <_vfprintf_r+0x119e>
 80082a0:	4641      	mov	r1, r8
 80082a2:	9807      	ldr	r0, [sp, #28]
 80082a4:	aa2a      	add	r2, sp, #168	@ 0xa8
 80082a6:	f000 f981 	bl	80085ac <__sprint_r>
 80082aa:	2800      	cmp	r0, #0
 80082ac:	f040 80d6 	bne.w	800845c <_vfprintf_r+0x1348>
 80082b0:	a92d      	add	r1, sp, #180	@ 0xb4
 80082b2:	460c      	mov	r4, r1
 80082b4:	3d10      	subs	r5, #16
 80082b6:	e7b4      	b.n	8008222 <_vfprintf_r+0x110e>
 80082b8:	460c      	mov	r4, r1
 80082ba:	e7cb      	b.n	8008254 <_vfprintf_r+0x1140>
 80082bc:	4641      	mov	r1, r8
 80082be:	9807      	ldr	r0, [sp, #28]
 80082c0:	aa2a      	add	r2, sp, #168	@ 0xa8
 80082c2:	f000 f973 	bl	80085ac <__sprint_r>
 80082c6:	2800      	cmp	r0, #0
 80082c8:	f040 80c8 	bne.w	800845c <_vfprintf_r+0x1348>
 80082cc:	ac2d      	add	r4, sp, #180	@ 0xb4
 80082ce:	e71c      	b.n	800810a <_vfprintf_r+0xff6>
 80082d0:	4641      	mov	r1, r8
 80082d2:	9807      	ldr	r0, [sp, #28]
 80082d4:	aa2a      	add	r2, sp, #168	@ 0xa8
 80082d6:	f000 f969 	bl	80085ac <__sprint_r>
 80082da:	2800      	cmp	r0, #0
 80082dc:	f040 80be 	bne.w	800845c <_vfprintf_r+0x1348>
 80082e0:	ac2d      	add	r4, sp, #180	@ 0xb4
 80082e2:	e728      	b.n	8008136 <_vfprintf_r+0x1022>
 80082e4:	0800b910 	.word	0x0800b910
 80082e8:	9908      	ldr	r1, [sp, #32]
 80082ea:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80082ec:	9a2b      	ldr	r2, [sp, #172]	@ 0xac
 80082ee:	2901      	cmp	r1, #1
 80082f0:	f103 0301 	add.w	r3, r3, #1
 80082f4:	f102 0201 	add.w	r2, r2, #1
 80082f8:	f104 0508 	add.w	r5, r4, #8
 80082fc:	dc02      	bgt.n	8008304 <_vfprintf_r+0x11f0>
 80082fe:	f01b 0f01 	tst.w	fp, #1
 8008302:	d07f      	beq.n	8008404 <_vfprintf_r+0x12f0>
 8008304:	2101      	movs	r1, #1
 8008306:	2a07      	cmp	r2, #7
 8008308:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 800830c:	f8c4 a000 	str.w	sl, [r4]
 8008310:	6061      	str	r1, [r4, #4]
 8008312:	dd08      	ble.n	8008326 <_vfprintf_r+0x1212>
 8008314:	4641      	mov	r1, r8
 8008316:	9807      	ldr	r0, [sp, #28]
 8008318:	aa2a      	add	r2, sp, #168	@ 0xa8
 800831a:	f000 f947 	bl	80085ac <__sprint_r>
 800831e:	2800      	cmp	r0, #0
 8008320:	f040 809c 	bne.w	800845c <_vfprintf_r+0x1348>
 8008324:	ad2d      	add	r5, sp, #180	@ 0xb4
 8008326:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8008328:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800832a:	602b      	str	r3, [r5, #0]
 800832c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800832e:	606b      	str	r3, [r5, #4]
 8008330:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8008332:	4413      	add	r3, r2
 8008334:	932c      	str	r3, [sp, #176]	@ 0xb0
 8008336:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8008338:	3301      	adds	r3, #1
 800833a:	2b07      	cmp	r3, #7
 800833c:	932b      	str	r3, [sp, #172]	@ 0xac
 800833e:	dc32      	bgt.n	80083a6 <_vfprintf_r+0x1292>
 8008340:	3508      	adds	r5, #8
 8008342:	9b08      	ldr	r3, [sp, #32]
 8008344:	2200      	movs	r2, #0
 8008346:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800834a:	e9dd 762b 	ldrd	r7, r6, [sp, #172]	@ 0xac
 800834e:	1e5c      	subs	r4, r3, #1
 8008350:	2300      	movs	r3, #0
 8008352:	f7f8 fb3b 	bl	80009cc <__aeabi_dcmpeq>
 8008356:	2800      	cmp	r0, #0
 8008358:	d12e      	bne.n	80083b8 <_vfprintf_r+0x12a4>
 800835a:	f10a 0301 	add.w	r3, sl, #1
 800835e:	e9c5 3400 	strd	r3, r4, [r5]
 8008362:	9b08      	ldr	r3, [sp, #32]
 8008364:	3701      	adds	r7, #1
 8008366:	3e01      	subs	r6, #1
 8008368:	441e      	add	r6, r3
 800836a:	2f07      	cmp	r7, #7
 800836c:	e9cd 762b 	strd	r7, r6, [sp, #172]	@ 0xac
 8008370:	dd51      	ble.n	8008416 <_vfprintf_r+0x1302>
 8008372:	4641      	mov	r1, r8
 8008374:	9807      	ldr	r0, [sp, #28]
 8008376:	aa2a      	add	r2, sp, #168	@ 0xa8
 8008378:	f000 f918 	bl	80085ac <__sprint_r>
 800837c:	2800      	cmp	r0, #0
 800837e:	d16d      	bne.n	800845c <_vfprintf_r+0x1348>
 8008380:	ad2d      	add	r5, sp, #180	@ 0xb4
 8008382:	ab26      	add	r3, sp, #152	@ 0x98
 8008384:	602b      	str	r3, [r5, #0]
 8008386:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 8008388:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800838a:	606b      	str	r3, [r5, #4]
 800838c:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 800838e:	4413      	add	r3, r2
 8008390:	932c      	str	r3, [sp, #176]	@ 0xb0
 8008392:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8008394:	3301      	adds	r3, #1
 8008396:	2b07      	cmp	r3, #7
 8008398:	932b      	str	r3, [sp, #172]	@ 0xac
 800839a:	f73f adb5 	bgt.w	8007f08 <_vfprintf_r+0xdf4>
 800839e:	f105 0408 	add.w	r4, r5, #8
 80083a2:	f7ff bafe 	b.w	80079a2 <_vfprintf_r+0x88e>
 80083a6:	4641      	mov	r1, r8
 80083a8:	9807      	ldr	r0, [sp, #28]
 80083aa:	aa2a      	add	r2, sp, #168	@ 0xa8
 80083ac:	f000 f8fe 	bl	80085ac <__sprint_r>
 80083b0:	2800      	cmp	r0, #0
 80083b2:	d153      	bne.n	800845c <_vfprintf_r+0x1348>
 80083b4:	ad2d      	add	r5, sp, #180	@ 0xb4
 80083b6:	e7c4      	b.n	8008342 <_vfprintf_r+0x122e>
 80083b8:	9b08      	ldr	r3, [sp, #32]
 80083ba:	2b01      	cmp	r3, #1
 80083bc:	dde1      	ble.n	8008382 <_vfprintf_r+0x126e>
 80083be:	2710      	movs	r7, #16
 80083c0:	4e58      	ldr	r6, [pc, #352]	@ (8008524 <_vfprintf_r+0x1410>)
 80083c2:	2c10      	cmp	r4, #16
 80083c4:	e9dd 322b 	ldrd	r3, r2, [sp, #172]	@ 0xac
 80083c8:	f105 0108 	add.w	r1, r5, #8
 80083cc:	f103 0301 	add.w	r3, r3, #1
 80083d0:	602e      	str	r6, [r5, #0]
 80083d2:	dc07      	bgt.n	80083e4 <_vfprintf_r+0x12d0>
 80083d4:	606c      	str	r4, [r5, #4]
 80083d6:	2b07      	cmp	r3, #7
 80083d8:	4414      	add	r4, r2
 80083da:	e9cd 342b 	strd	r3, r4, [sp, #172]	@ 0xac
 80083de:	dcc8      	bgt.n	8008372 <_vfprintf_r+0x125e>
 80083e0:	460d      	mov	r5, r1
 80083e2:	e7ce      	b.n	8008382 <_vfprintf_r+0x126e>
 80083e4:	3210      	adds	r2, #16
 80083e6:	2b07      	cmp	r3, #7
 80083e8:	e9cd 322b 	strd	r3, r2, [sp, #172]	@ 0xac
 80083ec:	606f      	str	r7, [r5, #4]
 80083ee:	dd06      	ble.n	80083fe <_vfprintf_r+0x12ea>
 80083f0:	4641      	mov	r1, r8
 80083f2:	9807      	ldr	r0, [sp, #28]
 80083f4:	aa2a      	add	r2, sp, #168	@ 0xa8
 80083f6:	f000 f8d9 	bl	80085ac <__sprint_r>
 80083fa:	bb78      	cbnz	r0, 800845c <_vfprintf_r+0x1348>
 80083fc:	a92d      	add	r1, sp, #180	@ 0xb4
 80083fe:	460d      	mov	r5, r1
 8008400:	3c10      	subs	r4, #16
 8008402:	e7de      	b.n	80083c2 <_vfprintf_r+0x12ae>
 8008404:	2101      	movs	r1, #1
 8008406:	2a07      	cmp	r2, #7
 8008408:	e9cd 232b 	strd	r2, r3, [sp, #172]	@ 0xac
 800840c:	f8c4 a000 	str.w	sl, [r4]
 8008410:	6061      	str	r1, [r4, #4]
 8008412:	ddb6      	ble.n	8008382 <_vfprintf_r+0x126e>
 8008414:	e7ad      	b.n	8008372 <_vfprintf_r+0x125e>
 8008416:	3508      	adds	r5, #8
 8008418:	e7b3      	b.n	8008382 <_vfprintf_r+0x126e>
 800841a:	460c      	mov	r4, r1
 800841c:	f7ff bac1 	b.w	80079a2 <_vfprintf_r+0x88e>
 8008420:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008422:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8008424:	1a9d      	subs	r5, r3, r2
 8008426:	2d00      	cmp	r5, #0
 8008428:	f77f aabf 	ble.w	80079aa <_vfprintf_r+0x896>
 800842c:	2710      	movs	r7, #16
 800842e:	4e3e      	ldr	r6, [pc, #248]	@ (8008528 <_vfprintf_r+0x1414>)
 8008430:	2d10      	cmp	r5, #16
 8008432:	e9dd 322b 	ldrd	r3, r2, [sp, #172]	@ 0xac
 8008436:	6026      	str	r6, [r4, #0]
 8008438:	f103 0301 	add.w	r3, r3, #1
 800843c:	dc18      	bgt.n	8008470 <_vfprintf_r+0x135c>
 800843e:	6065      	str	r5, [r4, #4]
 8008440:	2b07      	cmp	r3, #7
 8008442:	4415      	add	r5, r2
 8008444:	e9cd 352b 	strd	r3, r5, [sp, #172]	@ 0xac
 8008448:	f77f aaaf 	ble.w	80079aa <_vfprintf_r+0x896>
 800844c:	4641      	mov	r1, r8
 800844e:	9807      	ldr	r0, [sp, #28]
 8008450:	aa2a      	add	r2, sp, #168	@ 0xa8
 8008452:	f000 f8ab 	bl	80085ac <__sprint_r>
 8008456:	2800      	cmp	r0, #0
 8008458:	f43f aaa7 	beq.w	80079aa <_vfprintf_r+0x896>
 800845c:	f1b9 0f00 	cmp.w	r9, #0
 8008460:	f43f a8ae 	beq.w	80075c0 <_vfprintf_r+0x4ac>
 8008464:	4649      	mov	r1, r9
 8008466:	9807      	ldr	r0, [sp, #28]
 8008468:	f7fd fbd8 	bl	8005c1c <_free_r>
 800846c:	f7ff b8a8 	b.w	80075c0 <_vfprintf_r+0x4ac>
 8008470:	3210      	adds	r2, #16
 8008472:	2b07      	cmp	r3, #7
 8008474:	e9cd 322b 	strd	r3, r2, [sp, #172]	@ 0xac
 8008478:	6067      	str	r7, [r4, #4]
 800847a:	dc02      	bgt.n	8008482 <_vfprintf_r+0x136e>
 800847c:	3408      	adds	r4, #8
 800847e:	3d10      	subs	r5, #16
 8008480:	e7d6      	b.n	8008430 <_vfprintf_r+0x131c>
 8008482:	4641      	mov	r1, r8
 8008484:	9807      	ldr	r0, [sp, #28]
 8008486:	aa2a      	add	r2, sp, #168	@ 0xa8
 8008488:	f000 f890 	bl	80085ac <__sprint_r>
 800848c:	2800      	cmp	r0, #0
 800848e:	d1e5      	bne.n	800845c <_vfprintf_r+0x1348>
 8008490:	ac2d      	add	r4, sp, #180	@ 0xb4
 8008492:	e7f4      	b.n	800847e <_vfprintf_r+0x136a>
 8008494:	4649      	mov	r1, r9
 8008496:	9807      	ldr	r0, [sp, #28]
 8008498:	f7fd fbc0 	bl	8005c1c <_free_r>
 800849c:	f7ff ba9d 	b.w	80079da <_vfprintf_r+0x8c6>
 80084a0:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 80084a2:	b91b      	cbnz	r3, 80084ac <_vfprintf_r+0x1398>
 80084a4:	2300      	movs	r3, #0
 80084a6:	932b      	str	r3, [sp, #172]	@ 0xac
 80084a8:	f7ff b88a 	b.w	80075c0 <_vfprintf_r+0x4ac>
 80084ac:	4641      	mov	r1, r8
 80084ae:	9807      	ldr	r0, [sp, #28]
 80084b0:	aa2a      	add	r2, sp, #168	@ 0xa8
 80084b2:	f000 f87b 	bl	80085ac <__sprint_r>
 80084b6:	2800      	cmp	r0, #0
 80084b8:	d0f4      	beq.n	80084a4 <_vfprintf_r+0x1390>
 80084ba:	f7ff b881 	b.w	80075c0 <_vfprintf_r+0x4ac>
 80084be:	ea56 0207 	orrs.w	r2, r6, r7
 80084c2:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80084c6:	f43f ab8a 	beq.w	8007bde <_vfprintf_r+0xaca>
 80084ca:	2b01      	cmp	r3, #1
 80084cc:	f43f ac09 	beq.w	8007ce2 <_vfprintf_r+0xbce>
 80084d0:	2b02      	cmp	r3, #2
 80084d2:	f50d 7aac 	add.w	sl, sp, #344	@ 0x158
 80084d6:	f43f ac50 	beq.w	8007d7a <_vfprintf_r+0xc66>
 80084da:	f006 0307 	and.w	r3, r6, #7
 80084de:	08f6      	lsrs	r6, r6, #3
 80084e0:	ea46 7647 	orr.w	r6, r6, r7, lsl #29
 80084e4:	08ff      	lsrs	r7, r7, #3
 80084e6:	3330      	adds	r3, #48	@ 0x30
 80084e8:	ea56 0107 	orrs.w	r1, r6, r7
 80084ec:	4652      	mov	r2, sl
 80084ee:	f80a 3d01 	strb.w	r3, [sl, #-1]!
 80084f2:	d1f2      	bne.n	80084da <_vfprintf_r+0x13c6>
 80084f4:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80084f6:	07c8      	lsls	r0, r1, #31
 80084f8:	d506      	bpl.n	8008508 <_vfprintf_r+0x13f4>
 80084fa:	2b30      	cmp	r3, #48	@ 0x30
 80084fc:	d004      	beq.n	8008508 <_vfprintf_r+0x13f4>
 80084fe:	2330      	movs	r3, #48	@ 0x30
 8008500:	f80a 3c01 	strb.w	r3, [sl, #-1]
 8008504:	f1a2 0a02 	sub.w	sl, r2, #2
 8008508:	f04f 0900 	mov.w	r9, #0
 800850c:	ab56      	add	r3, sp, #344	@ 0x158
 800850e:	f8dd b030 	ldr.w	fp, [sp, #48]	@ 0x30
 8008512:	9514      	str	r5, [sp, #80]	@ 0x50
 8008514:	eba3 050a 	sub.w	r5, r3, sl
 8008518:	464f      	mov	r7, r9
 800851a:	464e      	mov	r6, r9
 800851c:	f8cd 9030 	str.w	r9, [sp, #48]	@ 0x30
 8008520:	f7ff b98e 	b.w	8007840 <_vfprintf_r+0x72c>
 8008524:	0800b910 	.word	0x0800b910
 8008528:	0800b920 	.word	0x0800b920

0800852c <__sbprintf>:
 800852c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800852e:	461f      	mov	r7, r3
 8008530:	898b      	ldrh	r3, [r1, #12]
 8008532:	f2ad 4d6c 	subw	sp, sp, #1132	@ 0x46c
 8008536:	f023 0302 	bic.w	r3, r3, #2
 800853a:	f8ad 300c 	strh.w	r3, [sp, #12]
 800853e:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 8008540:	4615      	mov	r5, r2
 8008542:	9319      	str	r3, [sp, #100]	@ 0x64
 8008544:	89cb      	ldrh	r3, [r1, #14]
 8008546:	4606      	mov	r6, r0
 8008548:	f8ad 300e 	strh.w	r3, [sp, #14]
 800854c:	69cb      	ldr	r3, [r1, #28]
 800854e:	a816      	add	r0, sp, #88	@ 0x58
 8008550:	9307      	str	r3, [sp, #28]
 8008552:	6a4b      	ldr	r3, [r1, #36]	@ 0x24
 8008554:	460c      	mov	r4, r1
 8008556:	9309      	str	r3, [sp, #36]	@ 0x24
 8008558:	ab1a      	add	r3, sp, #104	@ 0x68
 800855a:	9300      	str	r3, [sp, #0]
 800855c:	9304      	str	r3, [sp, #16]
 800855e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008562:	9302      	str	r3, [sp, #8]
 8008564:	9305      	str	r3, [sp, #20]
 8008566:	2300      	movs	r3, #0
 8008568:	9306      	str	r3, [sp, #24]
 800856a:	f7fd fae1 	bl	8005b30 <__retarget_lock_init_recursive>
 800856e:	462a      	mov	r2, r5
 8008570:	463b      	mov	r3, r7
 8008572:	4669      	mov	r1, sp
 8008574:	4630      	mov	r0, r6
 8008576:	f7fe fdcd 	bl	8007114 <_vfprintf_r>
 800857a:	1e05      	subs	r5, r0, #0
 800857c:	db07      	blt.n	800858e <__sbprintf+0x62>
 800857e:	4669      	mov	r1, sp
 8008580:	4630      	mov	r0, r6
 8008582:	f000 fde9 	bl	8009158 <_fflush_r>
 8008586:	2800      	cmp	r0, #0
 8008588:	bf18      	it	ne
 800858a:	f04f 35ff 	movne.w	r5, #4294967295
 800858e:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8008592:	9816      	ldr	r0, [sp, #88]	@ 0x58
 8008594:	065b      	lsls	r3, r3, #25
 8008596:	bf42      	ittt	mi
 8008598:	89a3      	ldrhmi	r3, [r4, #12]
 800859a:	f043 0340 	orrmi.w	r3, r3, #64	@ 0x40
 800859e:	81a3      	strhmi	r3, [r4, #12]
 80085a0:	f7fd fac7 	bl	8005b32 <__retarget_lock_close_recursive>
 80085a4:	4628      	mov	r0, r5
 80085a6:	f20d 4d6c 	addw	sp, sp, #1132	@ 0x46c
 80085aa:	bdf0      	pop	{r4, r5, r6, r7, pc}

080085ac <__sprint_r>:
 80085ac:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085b0:	6893      	ldr	r3, [r2, #8]
 80085b2:	4680      	mov	r8, r0
 80085b4:	460e      	mov	r6, r1
 80085b6:	4614      	mov	r4, r2
 80085b8:	b343      	cbz	r3, 800860c <__sprint_r+0x60>
 80085ba:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 80085bc:	049d      	lsls	r5, r3, #18
 80085be:	d522      	bpl.n	8008606 <__sprint_r+0x5a>
 80085c0:	6815      	ldr	r5, [r2, #0]
 80085c2:	68a0      	ldr	r0, [r4, #8]
 80085c4:	3508      	adds	r5, #8
 80085c6:	b928      	cbnz	r0, 80085d4 <__sprint_r+0x28>
 80085c8:	2300      	movs	r3, #0
 80085ca:	60a3      	str	r3, [r4, #8]
 80085cc:	2300      	movs	r3, #0
 80085ce:	6063      	str	r3, [r4, #4]
 80085d0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80085d4:	f04f 0900 	mov.w	r9, #0
 80085d8:	e955 b702 	ldrd	fp, r7, [r5, #-8]
 80085dc:	ea4f 0a97 	mov.w	sl, r7, lsr #2
 80085e0:	45ca      	cmp	sl, r9
 80085e2:	dc05      	bgt.n	80085f0 <__sprint_r+0x44>
 80085e4:	68a3      	ldr	r3, [r4, #8]
 80085e6:	f027 0703 	bic.w	r7, r7, #3
 80085ea:	1bdb      	subs	r3, r3, r7
 80085ec:	60a3      	str	r3, [r4, #8]
 80085ee:	e7e8      	b.n	80085c2 <__sprint_r+0x16>
 80085f0:	4632      	mov	r2, r6
 80085f2:	4640      	mov	r0, r8
 80085f4:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 80085f8:	f001 f81b 	bl	8009632 <_fputwc_r>
 80085fc:	1c43      	adds	r3, r0, #1
 80085fe:	d0e3      	beq.n	80085c8 <__sprint_r+0x1c>
 8008600:	f109 0901 	add.w	r9, r9, #1
 8008604:	e7ec      	b.n	80085e0 <__sprint_r+0x34>
 8008606:	f000 fdcd 	bl	80091a4 <__sfvwrite_r>
 800860a:	e7dd      	b.n	80085c8 <__sprint_r+0x1c>
 800860c:	4618      	mov	r0, r3
 800860e:	e7dd      	b.n	80085cc <__sprint_r+0x20>

08008610 <_vfiprintf_r>:
 8008610:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008614:	b0bb      	sub	sp, #236	@ 0xec
 8008616:	460f      	mov	r7, r1
 8008618:	4693      	mov	fp, r2
 800861a:	461c      	mov	r4, r3
 800861c:	461d      	mov	r5, r3
 800861e:	9000      	str	r0, [sp, #0]
 8008620:	b118      	cbz	r0, 800862a <_vfiprintf_r+0x1a>
 8008622:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8008624:	b90b      	cbnz	r3, 800862a <_vfiprintf_r+0x1a>
 8008626:	f7fd f83d 	bl	80056a4 <__sinit>
 800862a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800862c:	07db      	lsls	r3, r3, #31
 800862e:	d405      	bmi.n	800863c <_vfiprintf_r+0x2c>
 8008630:	89bb      	ldrh	r3, [r7, #12]
 8008632:	059e      	lsls	r6, r3, #22
 8008634:	d402      	bmi.n	800863c <_vfiprintf_r+0x2c>
 8008636:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8008638:	f7fd fa7c 	bl	8005b34 <__retarget_lock_acquire_recursive>
 800863c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8008640:	0498      	lsls	r0, r3, #18
 8008642:	d406      	bmi.n	8008652 <_vfiprintf_r+0x42>
 8008644:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8008648:	81bb      	strh	r3, [r7, #12]
 800864a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800864c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008650:	667b      	str	r3, [r7, #100]	@ 0x64
 8008652:	89bb      	ldrh	r3, [r7, #12]
 8008654:	0719      	lsls	r1, r3, #28
 8008656:	d501      	bpl.n	800865c <_vfiprintf_r+0x4c>
 8008658:	693b      	ldr	r3, [r7, #16]
 800865a:	b9ab      	cbnz	r3, 8008688 <_vfiprintf_r+0x78>
 800865c:	4639      	mov	r1, r7
 800865e:	9800      	ldr	r0, [sp, #0]
 8008660:	f000 ff50 	bl	8009504 <__swsetup_r>
 8008664:	b180      	cbz	r0, 8008688 <_vfiprintf_r+0x78>
 8008666:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008668:	07da      	lsls	r2, r3, #31
 800866a:	d506      	bpl.n	800867a <_vfiprintf_r+0x6a>
 800866c:	f04f 33ff 	mov.w	r3, #4294967295
 8008670:	9303      	str	r3, [sp, #12]
 8008672:	9803      	ldr	r0, [sp, #12]
 8008674:	b03b      	add	sp, #236	@ 0xec
 8008676:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800867a:	89bb      	ldrh	r3, [r7, #12]
 800867c:	059b      	lsls	r3, r3, #22
 800867e:	d4f5      	bmi.n	800866c <_vfiprintf_r+0x5c>
 8008680:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8008682:	f7fd fa58 	bl	8005b36 <__retarget_lock_release_recursive>
 8008686:	e7f1      	b.n	800866c <_vfiprintf_r+0x5c>
 8008688:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800868c:	f003 021a 	and.w	r2, r3, #26
 8008690:	2a0a      	cmp	r2, #10
 8008692:	d114      	bne.n	80086be <_vfiprintf_r+0xae>
 8008694:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8008698:	2a00      	cmp	r2, #0
 800869a:	db10      	blt.n	80086be <_vfiprintf_r+0xae>
 800869c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800869e:	07d6      	lsls	r6, r2, #31
 80086a0:	d404      	bmi.n	80086ac <_vfiprintf_r+0x9c>
 80086a2:	059d      	lsls	r5, r3, #22
 80086a4:	d402      	bmi.n	80086ac <_vfiprintf_r+0x9c>
 80086a6:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80086a8:	f7fd fa45 	bl	8005b36 <__retarget_lock_release_recursive>
 80086ac:	4623      	mov	r3, r4
 80086ae:	465a      	mov	r2, fp
 80086b0:	4639      	mov	r1, r7
 80086b2:	9800      	ldr	r0, [sp, #0]
 80086b4:	b03b      	add	sp, #236	@ 0xec
 80086b6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086ba:	f000 bc33 	b.w	8008f24 <__sbprintf>
 80086be:	2300      	movs	r3, #0
 80086c0:	e9cd 330f 	strd	r3, r3, [sp, #60]	@ 0x3c
 80086c4:	e9cd 3305 	strd	r3, r3, [sp, #20]
 80086c8:	ae11      	add	r6, sp, #68	@ 0x44
 80086ca:	960e      	str	r6, [sp, #56]	@ 0x38
 80086cc:	9307      	str	r3, [sp, #28]
 80086ce:	9309      	str	r3, [sp, #36]	@ 0x24
 80086d0:	9303      	str	r3, [sp, #12]
 80086d2:	465b      	mov	r3, fp
 80086d4:	461c      	mov	r4, r3
 80086d6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80086da:	b10a      	cbz	r2, 80086e0 <_vfiprintf_r+0xd0>
 80086dc:	2a25      	cmp	r2, #37	@ 0x25
 80086de:	d1f9      	bne.n	80086d4 <_vfiprintf_r+0xc4>
 80086e0:	ebb4 080b 	subs.w	r8, r4, fp
 80086e4:	d00d      	beq.n	8008702 <_vfiprintf_r+0xf2>
 80086e6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80086e8:	e9c6 b800 	strd	fp, r8, [r6]
 80086ec:	4443      	add	r3, r8
 80086ee:	9310      	str	r3, [sp, #64]	@ 0x40
 80086f0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80086f2:	3301      	adds	r3, #1
 80086f4:	2b07      	cmp	r3, #7
 80086f6:	930f      	str	r3, [sp, #60]	@ 0x3c
 80086f8:	dc75      	bgt.n	80087e6 <_vfiprintf_r+0x1d6>
 80086fa:	3608      	adds	r6, #8
 80086fc:	9b03      	ldr	r3, [sp, #12]
 80086fe:	4443      	add	r3, r8
 8008700:	9303      	str	r3, [sp, #12]
 8008702:	7823      	ldrb	r3, [r4, #0]
 8008704:	2b00      	cmp	r3, #0
 8008706:	f000 83cf 	beq.w	8008ea8 <_vfiprintf_r+0x898>
 800870a:	2300      	movs	r3, #0
 800870c:	f04f 32ff 	mov.w	r2, #4294967295
 8008710:	469a      	mov	sl, r3
 8008712:	e9cd 2301 	strd	r2, r3, [sp, #4]
 8008716:	3401      	adds	r4, #1
 8008718:	f88d 3033 	strb.w	r3, [sp, #51]	@ 0x33
 800871c:	46a3      	mov	fp, r4
 800871e:	f81b 3b01 	ldrb.w	r3, [fp], #1
 8008722:	f1a3 0220 	sub.w	r2, r3, #32
 8008726:	2a5a      	cmp	r2, #90	@ 0x5a
 8008728:	f200 8313 	bhi.w	8008d52 <_vfiprintf_r+0x742>
 800872c:	e8df f012 	tbh	[pc, r2, lsl #1]
 8008730:	0311009a 	.word	0x0311009a
 8008734:	00a20311 	.word	0x00a20311
 8008738:	03110311 	.word	0x03110311
 800873c:	00820311 	.word	0x00820311
 8008740:	03110311 	.word	0x03110311
 8008744:	00af00a5 	.word	0x00af00a5
 8008748:	00ac0311 	.word	0x00ac0311
 800874c:	031100b1 	.word	0x031100b1
 8008750:	00d000cd 	.word	0x00d000cd
 8008754:	00d000d0 	.word	0x00d000d0
 8008758:	00d000d0 	.word	0x00d000d0
 800875c:	00d000d0 	.word	0x00d000d0
 8008760:	00d000d0 	.word	0x00d000d0
 8008764:	03110311 	.word	0x03110311
 8008768:	03110311 	.word	0x03110311
 800876c:	03110311 	.word	0x03110311
 8008770:	03110311 	.word	0x03110311
 8008774:	00f70311 	.word	0x00f70311
 8008778:	03110104 	.word	0x03110104
 800877c:	03110311 	.word	0x03110311
 8008780:	03110311 	.word	0x03110311
 8008784:	03110311 	.word	0x03110311
 8008788:	03110311 	.word	0x03110311
 800878c:	01510311 	.word	0x01510311
 8008790:	03110311 	.word	0x03110311
 8008794:	01980311 	.word	0x01980311
 8008798:	02770311 	.word	0x02770311
 800879c:	03110311 	.word	0x03110311
 80087a0:	03110297 	.word	0x03110297
 80087a4:	03110311 	.word	0x03110311
 80087a8:	03110311 	.word	0x03110311
 80087ac:	03110311 	.word	0x03110311
 80087b0:	03110311 	.word	0x03110311
 80087b4:	00f70311 	.word	0x00f70311
 80087b8:	03110106 	.word	0x03110106
 80087bc:	03110311 	.word	0x03110311
 80087c0:	010600e0 	.word	0x010600e0
 80087c4:	031100f1 	.word	0x031100f1
 80087c8:	031100eb 	.word	0x031100eb
 80087cc:	01530131 	.word	0x01530131
 80087d0:	00f10188 	.word	0x00f10188
 80087d4:	01980311 	.word	0x01980311
 80087d8:	02790098 	.word	0x02790098
 80087dc:	03110311 	.word	0x03110311
 80087e0:	03110065 	.word	0x03110065
 80087e4:	0098      	.short	0x0098
 80087e6:	4639      	mov	r1, r7
 80087e8:	9800      	ldr	r0, [sp, #0]
 80087ea:	aa0e      	add	r2, sp, #56	@ 0x38
 80087ec:	f7ff fede 	bl	80085ac <__sprint_r>
 80087f0:	2800      	cmp	r0, #0
 80087f2:	f040 8338 	bne.w	8008e66 <_vfiprintf_r+0x856>
 80087f6:	ae11      	add	r6, sp, #68	@ 0x44
 80087f8:	e780      	b.n	80086fc <_vfiprintf_r+0xec>
 80087fa:	4a98      	ldr	r2, [pc, #608]	@ (8008a5c <_vfiprintf_r+0x44c>)
 80087fc:	9205      	str	r2, [sp, #20]
 80087fe:	f01a 0220 	ands.w	r2, sl, #32
 8008802:	f000 822e 	beq.w	8008c62 <_vfiprintf_r+0x652>
 8008806:	3507      	adds	r5, #7
 8008808:	f025 0507 	bic.w	r5, r5, #7
 800880c:	46a8      	mov	r8, r5
 800880e:	686d      	ldr	r5, [r5, #4]
 8008810:	f858 4b08 	ldr.w	r4, [r8], #8
 8008814:	f01a 0f01 	tst.w	sl, #1
 8008818:	d009      	beq.n	800882e <_vfiprintf_r+0x21e>
 800881a:	ea54 0205 	orrs.w	r2, r4, r5
 800881e:	bf1f      	itttt	ne
 8008820:	2230      	movne	r2, #48	@ 0x30
 8008822:	f88d 3035 	strbne.w	r3, [sp, #53]	@ 0x35
 8008826:	f88d 2034 	strbne.w	r2, [sp, #52]	@ 0x34
 800882a:	f04a 0a02 	orrne.w	sl, sl, #2
 800882e:	f42a 6a80 	bic.w	sl, sl, #1024	@ 0x400
 8008832:	e111      	b.n	8008a58 <_vfiprintf_r+0x448>
 8008834:	9800      	ldr	r0, [sp, #0]
 8008836:	f000 ff59 	bl	80096ec <_localeconv_r>
 800883a:	6843      	ldr	r3, [r0, #4]
 800883c:	4618      	mov	r0, r3
 800883e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008840:	f7f7 fc97 	bl	8000172 <strlen>
 8008844:	9007      	str	r0, [sp, #28]
 8008846:	9800      	ldr	r0, [sp, #0]
 8008848:	f000 ff50 	bl	80096ec <_localeconv_r>
 800884c:	6883      	ldr	r3, [r0, #8]
 800884e:	9306      	str	r3, [sp, #24]
 8008850:	9b07      	ldr	r3, [sp, #28]
 8008852:	b12b      	cbz	r3, 8008860 <_vfiprintf_r+0x250>
 8008854:	9b06      	ldr	r3, [sp, #24]
 8008856:	b11b      	cbz	r3, 8008860 <_vfiprintf_r+0x250>
 8008858:	781b      	ldrb	r3, [r3, #0]
 800885a:	b10b      	cbz	r3, 8008860 <_vfiprintf_r+0x250>
 800885c:	f44a 6a80 	orr.w	sl, sl, #1024	@ 0x400
 8008860:	465c      	mov	r4, fp
 8008862:	e75b      	b.n	800871c <_vfiprintf_r+0x10c>
 8008864:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8008868:	2b00      	cmp	r3, #0
 800886a:	d1f9      	bne.n	8008860 <_vfiprintf_r+0x250>
 800886c:	2320      	movs	r3, #32
 800886e:	f88d 3033 	strb.w	r3, [sp, #51]	@ 0x33
 8008872:	e7f5      	b.n	8008860 <_vfiprintf_r+0x250>
 8008874:	f04a 0a01 	orr.w	sl, sl, #1
 8008878:	e7f2      	b.n	8008860 <_vfiprintf_r+0x250>
 800887a:	f855 3b04 	ldr.w	r3, [r5], #4
 800887e:	2b00      	cmp	r3, #0
 8008880:	9302      	str	r3, [sp, #8]
 8008882:	daed      	bge.n	8008860 <_vfiprintf_r+0x250>
 8008884:	425b      	negs	r3, r3
 8008886:	9302      	str	r3, [sp, #8]
 8008888:	f04a 0a04 	orr.w	sl, sl, #4
 800888c:	e7e8      	b.n	8008860 <_vfiprintf_r+0x250>
 800888e:	232b      	movs	r3, #43	@ 0x2b
 8008890:	e7ed      	b.n	800886e <_vfiprintf_r+0x25e>
 8008892:	465a      	mov	r2, fp
 8008894:	f812 3b01 	ldrb.w	r3, [r2], #1
 8008898:	2b2a      	cmp	r3, #42	@ 0x2a
 800889a:	d112      	bne.n	80088c2 <_vfiprintf_r+0x2b2>
 800889c:	f855 3b04 	ldr.w	r3, [r5], #4
 80088a0:	4693      	mov	fp, r2
 80088a2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80088a6:	9301      	str	r3, [sp, #4]
 80088a8:	e7da      	b.n	8008860 <_vfiprintf_r+0x250>
 80088aa:	9b01      	ldr	r3, [sp, #4]
 80088ac:	fb00 1303 	mla	r3, r0, r3, r1
 80088b0:	9301      	str	r3, [sp, #4]
 80088b2:	f812 3b01 	ldrb.w	r3, [r2], #1
 80088b6:	f1a3 0130 	sub.w	r1, r3, #48	@ 0x30
 80088ba:	2909      	cmp	r1, #9
 80088bc:	d9f5      	bls.n	80088aa <_vfiprintf_r+0x29a>
 80088be:	4693      	mov	fp, r2
 80088c0:	e72f      	b.n	8008722 <_vfiprintf_r+0x112>
 80088c2:	2100      	movs	r1, #0
 80088c4:	200a      	movs	r0, #10
 80088c6:	9101      	str	r1, [sp, #4]
 80088c8:	e7f5      	b.n	80088b6 <_vfiprintf_r+0x2a6>
 80088ca:	f04a 0a80 	orr.w	sl, sl, #128	@ 0x80
 80088ce:	e7c7      	b.n	8008860 <_vfiprintf_r+0x250>
 80088d0:	2100      	movs	r1, #0
 80088d2:	465a      	mov	r2, fp
 80088d4:	200a      	movs	r0, #10
 80088d6:	9102      	str	r1, [sp, #8]
 80088d8:	9902      	ldr	r1, [sp, #8]
 80088da:	3b30      	subs	r3, #48	@ 0x30
 80088dc:	fb00 3301 	mla	r3, r0, r1, r3
 80088e0:	9302      	str	r3, [sp, #8]
 80088e2:	f812 3b01 	ldrb.w	r3, [r2], #1
 80088e6:	f1a3 0130 	sub.w	r1, r3, #48	@ 0x30
 80088ea:	2909      	cmp	r1, #9
 80088ec:	d9f4      	bls.n	80088d8 <_vfiprintf_r+0x2c8>
 80088ee:	e7e6      	b.n	80088be <_vfiprintf_r+0x2ae>
 80088f0:	f89b 3000 	ldrb.w	r3, [fp]
 80088f4:	2b68      	cmp	r3, #104	@ 0x68
 80088f6:	bf06      	itte	eq
 80088f8:	f10b 0b01 	addeq.w	fp, fp, #1
 80088fc:	f44a 7a00 	orreq.w	sl, sl, #512	@ 0x200
 8008900:	f04a 0a40 	orrne.w	sl, sl, #64	@ 0x40
 8008904:	e7ac      	b.n	8008860 <_vfiprintf_r+0x250>
 8008906:	f89b 3000 	ldrb.w	r3, [fp]
 800890a:	2b6c      	cmp	r3, #108	@ 0x6c
 800890c:	d104      	bne.n	8008918 <_vfiprintf_r+0x308>
 800890e:	f10b 0b01 	add.w	fp, fp, #1
 8008912:	f04a 0a20 	orr.w	sl, sl, #32
 8008916:	e7a3      	b.n	8008860 <_vfiprintf_r+0x250>
 8008918:	f04a 0a10 	orr.w	sl, sl, #16
 800891c:	e7a0      	b.n	8008860 <_vfiprintf_r+0x250>
 800891e:	46a8      	mov	r8, r5
 8008920:	2400      	movs	r4, #0
 8008922:	f858 3b04 	ldr.w	r3, [r8], #4
 8008926:	f88d 4033 	strb.w	r4, [sp, #51]	@ 0x33
 800892a:	f88d 3084 	strb.w	r3, [sp, #132]	@ 0x84
 800892e:	2301      	movs	r3, #1
 8008930:	f10d 0984 	add.w	r9, sp, #132	@ 0x84
 8008934:	9301      	str	r3, [sp, #4]
 8008936:	e0a8      	b.n	8008a8a <_vfiprintf_r+0x47a>
 8008938:	f04a 0a10 	orr.w	sl, sl, #16
 800893c:	f01a 0f20 	tst.w	sl, #32
 8008940:	d010      	beq.n	8008964 <_vfiprintf_r+0x354>
 8008942:	3507      	adds	r5, #7
 8008944:	f025 0507 	bic.w	r5, r5, #7
 8008948:	46a8      	mov	r8, r5
 800894a:	686d      	ldr	r5, [r5, #4]
 800894c:	f858 4b08 	ldr.w	r4, [r8], #8
 8008950:	2d00      	cmp	r5, #0
 8008952:	da05      	bge.n	8008960 <_vfiprintf_r+0x350>
 8008954:	232d      	movs	r3, #45	@ 0x2d
 8008956:	4264      	negs	r4, r4
 8008958:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 800895c:	f88d 3033 	strb.w	r3, [sp, #51]	@ 0x33
 8008960:	2301      	movs	r3, #1
 8008962:	e048      	b.n	80089f6 <_vfiprintf_r+0x3e6>
 8008964:	46a8      	mov	r8, r5
 8008966:	f01a 0f10 	tst.w	sl, #16
 800896a:	f858 5b04 	ldr.w	r5, [r8], #4
 800896e:	d002      	beq.n	8008976 <_vfiprintf_r+0x366>
 8008970:	462c      	mov	r4, r5
 8008972:	17ed      	asrs	r5, r5, #31
 8008974:	e7ec      	b.n	8008950 <_vfiprintf_r+0x340>
 8008976:	f01a 0f40 	tst.w	sl, #64	@ 0x40
 800897a:	d003      	beq.n	8008984 <_vfiprintf_r+0x374>
 800897c:	b22c      	sxth	r4, r5
 800897e:	f345 35c0 	sbfx	r5, r5, #15, #1
 8008982:	e7e5      	b.n	8008950 <_vfiprintf_r+0x340>
 8008984:	f41a 7f00 	tst.w	sl, #512	@ 0x200
 8008988:	d0f2      	beq.n	8008970 <_vfiprintf_r+0x360>
 800898a:	b26c      	sxtb	r4, r5
 800898c:	f345 15c0 	sbfx	r5, r5, #7, #1
 8008990:	e7de      	b.n	8008950 <_vfiprintf_r+0x340>
 8008992:	f01a 0f20 	tst.w	sl, #32
 8008996:	d007      	beq.n	80089a8 <_vfiprintf_r+0x398>
 8008998:	9a03      	ldr	r2, [sp, #12]
 800899a:	682b      	ldr	r3, [r5, #0]
 800899c:	9903      	ldr	r1, [sp, #12]
 800899e:	17d2      	asrs	r2, r2, #31
 80089a0:	e9c3 1200 	strd	r1, r2, [r3]
 80089a4:	3504      	adds	r5, #4
 80089a6:	e694      	b.n	80086d2 <_vfiprintf_r+0xc2>
 80089a8:	f01a 0f10 	tst.w	sl, #16
 80089ac:	d003      	beq.n	80089b6 <_vfiprintf_r+0x3a6>
 80089ae:	682b      	ldr	r3, [r5, #0]
 80089b0:	9a03      	ldr	r2, [sp, #12]
 80089b2:	601a      	str	r2, [r3, #0]
 80089b4:	e7f6      	b.n	80089a4 <_vfiprintf_r+0x394>
 80089b6:	f01a 0f40 	tst.w	sl, #64	@ 0x40
 80089ba:	d003      	beq.n	80089c4 <_vfiprintf_r+0x3b4>
 80089bc:	682b      	ldr	r3, [r5, #0]
 80089be:	9a03      	ldr	r2, [sp, #12]
 80089c0:	801a      	strh	r2, [r3, #0]
 80089c2:	e7ef      	b.n	80089a4 <_vfiprintf_r+0x394>
 80089c4:	f41a 7f00 	tst.w	sl, #512	@ 0x200
 80089c8:	d0f1      	beq.n	80089ae <_vfiprintf_r+0x39e>
 80089ca:	682b      	ldr	r3, [r5, #0]
 80089cc:	9a03      	ldr	r2, [sp, #12]
 80089ce:	701a      	strb	r2, [r3, #0]
 80089d0:	e7e8      	b.n	80089a4 <_vfiprintf_r+0x394>
 80089d2:	f04a 0a10 	orr.w	sl, sl, #16
 80089d6:	f01a 0320 	ands.w	r3, sl, #32
 80089da:	d01f      	beq.n	8008a1c <_vfiprintf_r+0x40c>
 80089dc:	3507      	adds	r5, #7
 80089de:	f025 0507 	bic.w	r5, r5, #7
 80089e2:	46a8      	mov	r8, r5
 80089e4:	686d      	ldr	r5, [r5, #4]
 80089e6:	f858 4b08 	ldr.w	r4, [r8], #8
 80089ea:	2300      	movs	r3, #0
 80089ec:	f42a 6a80 	bic.w	sl, sl, #1024	@ 0x400
 80089f0:	2200      	movs	r2, #0
 80089f2:	f88d 2033 	strb.w	r2, [sp, #51]	@ 0x33
 80089f6:	9a01      	ldr	r2, [sp, #4]
 80089f8:	3201      	adds	r2, #1
 80089fa:	f000 8262 	beq.w	8008ec2 <_vfiprintf_r+0x8b2>
 80089fe:	f02a 0280 	bic.w	r2, sl, #128	@ 0x80
 8008a02:	9204      	str	r2, [sp, #16]
 8008a04:	ea54 0205 	orrs.w	r2, r4, r5
 8008a08:	f040 8261 	bne.w	8008ece <_vfiprintf_r+0x8be>
 8008a0c:	9a01      	ldr	r2, [sp, #4]
 8008a0e:	2a00      	cmp	r2, #0
 8008a10:	f000 8196 	beq.w	8008d40 <_vfiprintf_r+0x730>
 8008a14:	2b01      	cmp	r3, #1
 8008a16:	f040 825d 	bne.w	8008ed4 <_vfiprintf_r+0x8c4>
 8008a1a:	e139      	b.n	8008c90 <_vfiprintf_r+0x680>
 8008a1c:	46a8      	mov	r8, r5
 8008a1e:	f01a 0510 	ands.w	r5, sl, #16
 8008a22:	f858 4b04 	ldr.w	r4, [r8], #4
 8008a26:	d001      	beq.n	8008a2c <_vfiprintf_r+0x41c>
 8008a28:	461d      	mov	r5, r3
 8008a2a:	e7de      	b.n	80089ea <_vfiprintf_r+0x3da>
 8008a2c:	f01a 0340 	ands.w	r3, sl, #64	@ 0x40
 8008a30:	d001      	beq.n	8008a36 <_vfiprintf_r+0x426>
 8008a32:	b2a4      	uxth	r4, r4
 8008a34:	e7d9      	b.n	80089ea <_vfiprintf_r+0x3da>
 8008a36:	f41a 7500 	ands.w	r5, sl, #512	@ 0x200
 8008a3a:	d0d6      	beq.n	80089ea <_vfiprintf_r+0x3da>
 8008a3c:	b2e4      	uxtb	r4, r4
 8008a3e:	e7f3      	b.n	8008a28 <_vfiprintf_r+0x418>
 8008a40:	f647 0330 	movw	r3, #30768	@ 0x7830
 8008a44:	46a8      	mov	r8, r5
 8008a46:	2500      	movs	r5, #0
 8008a48:	f8ad 3034 	strh.w	r3, [sp, #52]	@ 0x34
 8008a4c:	4b03      	ldr	r3, [pc, #12]	@ (8008a5c <_vfiprintf_r+0x44c>)
 8008a4e:	f858 4b04 	ldr.w	r4, [r8], #4
 8008a52:	f04a 0a02 	orr.w	sl, sl, #2
 8008a56:	9305      	str	r3, [sp, #20]
 8008a58:	2302      	movs	r3, #2
 8008a5a:	e7c9      	b.n	80089f0 <_vfiprintf_r+0x3e0>
 8008a5c:	0800b8cc 	.word	0x0800b8cc
 8008a60:	46a8      	mov	r8, r5
 8008a62:	2500      	movs	r5, #0
 8008a64:	9b01      	ldr	r3, [sp, #4]
 8008a66:	f858 9b04 	ldr.w	r9, [r8], #4
 8008a6a:	1c5c      	adds	r4, r3, #1
 8008a6c:	f88d 5033 	strb.w	r5, [sp, #51]	@ 0x33
 8008a70:	f000 80d0 	beq.w	8008c14 <_vfiprintf_r+0x604>
 8008a74:	461a      	mov	r2, r3
 8008a76:	4629      	mov	r1, r5
 8008a78:	4648      	mov	r0, r9
 8008a7a:	f000 fe71 	bl	8009760 <memchr>
 8008a7e:	4604      	mov	r4, r0
 8008a80:	b118      	cbz	r0, 8008a8a <_vfiprintf_r+0x47a>
 8008a82:	eba0 0309 	sub.w	r3, r0, r9
 8008a86:	9301      	str	r3, [sp, #4]
 8008a88:	462c      	mov	r4, r5
 8008a8a:	9b01      	ldr	r3, [sp, #4]
 8008a8c:	42a3      	cmp	r3, r4
 8008a8e:	bfb8      	it	lt
 8008a90:	4623      	movlt	r3, r4
 8008a92:	9304      	str	r3, [sp, #16]
 8008a94:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8008a98:	b113      	cbz	r3, 8008aa0 <_vfiprintf_r+0x490>
 8008a9a:	9b04      	ldr	r3, [sp, #16]
 8008a9c:	3301      	adds	r3, #1
 8008a9e:	9304      	str	r3, [sp, #16]
 8008aa0:	f01a 0302 	ands.w	r3, sl, #2
 8008aa4:	9308      	str	r3, [sp, #32]
 8008aa6:	bf1e      	ittt	ne
 8008aa8:	9b04      	ldrne	r3, [sp, #16]
 8008aaa:	3302      	addne	r3, #2
 8008aac:	9304      	strne	r3, [sp, #16]
 8008aae:	f01a 0384 	ands.w	r3, sl, #132	@ 0x84
 8008ab2:	930a      	str	r3, [sp, #40]	@ 0x28
 8008ab4:	d11f      	bne.n	8008af6 <_vfiprintf_r+0x4e6>
 8008ab6:	9b02      	ldr	r3, [sp, #8]
 8008ab8:	9a04      	ldr	r2, [sp, #16]
 8008aba:	1a9d      	subs	r5, r3, r2
 8008abc:	2d00      	cmp	r5, #0
 8008abe:	dd1a      	ble.n	8008af6 <_vfiprintf_r+0x4e6>
 8008ac0:	4ba9      	ldr	r3, [pc, #676]	@ (8008d68 <_vfiprintf_r+0x758>)
 8008ac2:	2d10      	cmp	r5, #16
 8008ac4:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	@ 0x3c
 8008ac8:	f106 0008 	add.w	r0, r6, #8
 8008acc:	f102 0201 	add.w	r2, r2, #1
 8008ad0:	6033      	str	r3, [r6, #0]
 8008ad2:	f300 814f 	bgt.w	8008d74 <_vfiprintf_r+0x764>
 8008ad6:	6075      	str	r5, [r6, #4]
 8008ad8:	2a07      	cmp	r2, #7
 8008ada:	440d      	add	r5, r1
 8008adc:	e9cd 250f 	strd	r2, r5, [sp, #60]	@ 0x3c
 8008ae0:	f340 815d 	ble.w	8008d9e <_vfiprintf_r+0x78e>
 8008ae4:	4639      	mov	r1, r7
 8008ae6:	9800      	ldr	r0, [sp, #0]
 8008ae8:	aa0e      	add	r2, sp, #56	@ 0x38
 8008aea:	f7ff fd5f 	bl	80085ac <__sprint_r>
 8008aee:	2800      	cmp	r0, #0
 8008af0:	f040 81b9 	bne.w	8008e66 <_vfiprintf_r+0x856>
 8008af4:	ae11      	add	r6, sp, #68	@ 0x44
 8008af6:	f89d 1033 	ldrb.w	r1, [sp, #51]	@ 0x33
 8008afa:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	@ 0x3c
 8008afe:	b161      	cbz	r1, 8008b1a <_vfiprintf_r+0x50a>
 8008b00:	f10d 0133 	add.w	r1, sp, #51	@ 0x33
 8008b04:	6031      	str	r1, [r6, #0]
 8008b06:	2101      	movs	r1, #1
 8008b08:	3301      	adds	r3, #1
 8008b0a:	440a      	add	r2, r1
 8008b0c:	2b07      	cmp	r3, #7
 8008b0e:	e9cd 320f 	strd	r3, r2, [sp, #60]	@ 0x3c
 8008b12:	6071      	str	r1, [r6, #4]
 8008b14:	f300 8145 	bgt.w	8008da2 <_vfiprintf_r+0x792>
 8008b18:	3608      	adds	r6, #8
 8008b1a:	9908      	ldr	r1, [sp, #32]
 8008b1c:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	@ 0x3c
 8008b20:	b159      	cbz	r1, 8008b3a <_vfiprintf_r+0x52a>
 8008b22:	a90d      	add	r1, sp, #52	@ 0x34
 8008b24:	6031      	str	r1, [r6, #0]
 8008b26:	2102      	movs	r1, #2
 8008b28:	3301      	adds	r3, #1
 8008b2a:	440a      	add	r2, r1
 8008b2c:	2b07      	cmp	r3, #7
 8008b2e:	e9cd 320f 	strd	r3, r2, [sp, #60]	@ 0x3c
 8008b32:	6071      	str	r1, [r6, #4]
 8008b34:	f300 813e 	bgt.w	8008db4 <_vfiprintf_r+0x7a4>
 8008b38:	3608      	adds	r6, #8
 8008b3a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008b3c:	2b80      	cmp	r3, #128	@ 0x80
 8008b3e:	d11f      	bne.n	8008b80 <_vfiprintf_r+0x570>
 8008b40:	9b02      	ldr	r3, [sp, #8]
 8008b42:	9a04      	ldr	r2, [sp, #16]
 8008b44:	1a9d      	subs	r5, r3, r2
 8008b46:	2d00      	cmp	r5, #0
 8008b48:	dd1a      	ble.n	8008b80 <_vfiprintf_r+0x570>
 8008b4a:	4b88      	ldr	r3, [pc, #544]	@ (8008d6c <_vfiprintf_r+0x75c>)
 8008b4c:	2d10      	cmp	r5, #16
 8008b4e:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	@ 0x3c
 8008b52:	f106 0008 	add.w	r0, r6, #8
 8008b56:	f102 0201 	add.w	r2, r2, #1
 8008b5a:	6033      	str	r3, [r6, #0]
 8008b5c:	f300 8133 	bgt.w	8008dc6 <_vfiprintf_r+0x7b6>
 8008b60:	6075      	str	r5, [r6, #4]
 8008b62:	2a07      	cmp	r2, #7
 8008b64:	440d      	add	r5, r1
 8008b66:	e9cd 250f 	strd	r2, r5, [sp, #60]	@ 0x3c
 8008b6a:	f340 8141 	ble.w	8008df0 <_vfiprintf_r+0x7e0>
 8008b6e:	4639      	mov	r1, r7
 8008b70:	9800      	ldr	r0, [sp, #0]
 8008b72:	aa0e      	add	r2, sp, #56	@ 0x38
 8008b74:	f7ff fd1a 	bl	80085ac <__sprint_r>
 8008b78:	2800      	cmp	r0, #0
 8008b7a:	f040 8174 	bne.w	8008e66 <_vfiprintf_r+0x856>
 8008b7e:	ae11      	add	r6, sp, #68	@ 0x44
 8008b80:	9b01      	ldr	r3, [sp, #4]
 8008b82:	1ae4      	subs	r4, r4, r3
 8008b84:	2c00      	cmp	r4, #0
 8008b86:	dd1a      	ble.n	8008bbe <_vfiprintf_r+0x5ae>
 8008b88:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	@ 0x3c
 8008b8c:	4877      	ldr	r0, [pc, #476]	@ (8008d6c <_vfiprintf_r+0x75c>)
 8008b8e:	2c10      	cmp	r4, #16
 8008b90:	f103 0301 	add.w	r3, r3, #1
 8008b94:	f106 0108 	add.w	r1, r6, #8
 8008b98:	6030      	str	r0, [r6, #0]
 8008b9a:	f300 812b 	bgt.w	8008df4 <_vfiprintf_r+0x7e4>
 8008b9e:	6074      	str	r4, [r6, #4]
 8008ba0:	2b07      	cmp	r3, #7
 8008ba2:	4414      	add	r4, r2
 8008ba4:	e9cd 340f 	strd	r3, r4, [sp, #60]	@ 0x3c
 8008ba8:	f340 8135 	ble.w	8008e16 <_vfiprintf_r+0x806>
 8008bac:	4639      	mov	r1, r7
 8008bae:	9800      	ldr	r0, [sp, #0]
 8008bb0:	aa0e      	add	r2, sp, #56	@ 0x38
 8008bb2:	f7ff fcfb 	bl	80085ac <__sprint_r>
 8008bb6:	2800      	cmp	r0, #0
 8008bb8:	f040 8155 	bne.w	8008e66 <_vfiprintf_r+0x856>
 8008bbc:	ae11      	add	r6, sp, #68	@ 0x44
 8008bbe:	9b01      	ldr	r3, [sp, #4]
 8008bc0:	9a01      	ldr	r2, [sp, #4]
 8008bc2:	6073      	str	r3, [r6, #4]
 8008bc4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008bc6:	f8c6 9000 	str.w	r9, [r6]
 8008bca:	4413      	add	r3, r2
 8008bcc:	9310      	str	r3, [sp, #64]	@ 0x40
 8008bce:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008bd0:	3301      	adds	r3, #1
 8008bd2:	2b07      	cmp	r3, #7
 8008bd4:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008bd6:	f300 8120 	bgt.w	8008e1a <_vfiprintf_r+0x80a>
 8008bda:	f106 0308 	add.w	r3, r6, #8
 8008bde:	f01a 0f04 	tst.w	sl, #4
 8008be2:	f040 8122 	bne.w	8008e2a <_vfiprintf_r+0x81a>
 8008be6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008bea:	9904      	ldr	r1, [sp, #16]
 8008bec:	428a      	cmp	r2, r1
 8008bee:	bfac      	ite	ge
 8008bf0:	189b      	addge	r3, r3, r2
 8008bf2:	185b      	addlt	r3, r3, r1
 8008bf4:	9303      	str	r3, [sp, #12]
 8008bf6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008bf8:	b13b      	cbz	r3, 8008c0a <_vfiprintf_r+0x5fa>
 8008bfa:	4639      	mov	r1, r7
 8008bfc:	9800      	ldr	r0, [sp, #0]
 8008bfe:	aa0e      	add	r2, sp, #56	@ 0x38
 8008c00:	f7ff fcd4 	bl	80085ac <__sprint_r>
 8008c04:	2800      	cmp	r0, #0
 8008c06:	f040 812e 	bne.w	8008e66 <_vfiprintf_r+0x856>
 8008c0a:	2300      	movs	r3, #0
 8008c0c:	4645      	mov	r5, r8
 8008c0e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008c10:	ae11      	add	r6, sp, #68	@ 0x44
 8008c12:	e55e      	b.n	80086d2 <_vfiprintf_r+0xc2>
 8008c14:	4648      	mov	r0, r9
 8008c16:	f7f7 faac 	bl	8000172 <strlen>
 8008c1a:	9001      	str	r0, [sp, #4]
 8008c1c:	e734      	b.n	8008a88 <_vfiprintf_r+0x478>
 8008c1e:	f04a 0a10 	orr.w	sl, sl, #16
 8008c22:	f01a 0320 	ands.w	r3, sl, #32
 8008c26:	d008      	beq.n	8008c3a <_vfiprintf_r+0x62a>
 8008c28:	3507      	adds	r5, #7
 8008c2a:	f025 0507 	bic.w	r5, r5, #7
 8008c2e:	46a8      	mov	r8, r5
 8008c30:	686d      	ldr	r5, [r5, #4]
 8008c32:	f858 4b08 	ldr.w	r4, [r8], #8
 8008c36:	2301      	movs	r3, #1
 8008c38:	e6da      	b.n	80089f0 <_vfiprintf_r+0x3e0>
 8008c3a:	46a8      	mov	r8, r5
 8008c3c:	f01a 0510 	ands.w	r5, sl, #16
 8008c40:	f858 4b04 	ldr.w	r4, [r8], #4
 8008c44:	d001      	beq.n	8008c4a <_vfiprintf_r+0x63a>
 8008c46:	461d      	mov	r5, r3
 8008c48:	e7f5      	b.n	8008c36 <_vfiprintf_r+0x626>
 8008c4a:	f01a 0340 	ands.w	r3, sl, #64	@ 0x40
 8008c4e:	d001      	beq.n	8008c54 <_vfiprintf_r+0x644>
 8008c50:	b2a4      	uxth	r4, r4
 8008c52:	e7f0      	b.n	8008c36 <_vfiprintf_r+0x626>
 8008c54:	f41a 7500 	ands.w	r5, sl, #512	@ 0x200
 8008c58:	d0ed      	beq.n	8008c36 <_vfiprintf_r+0x626>
 8008c5a:	b2e4      	uxtb	r4, r4
 8008c5c:	e7f3      	b.n	8008c46 <_vfiprintf_r+0x636>
 8008c5e:	4a44      	ldr	r2, [pc, #272]	@ (8008d70 <_vfiprintf_r+0x760>)
 8008c60:	e5cc      	b.n	80087fc <_vfiprintf_r+0x1ec>
 8008c62:	46a8      	mov	r8, r5
 8008c64:	f01a 0510 	ands.w	r5, sl, #16
 8008c68:	f858 4b04 	ldr.w	r4, [r8], #4
 8008c6c:	d001      	beq.n	8008c72 <_vfiprintf_r+0x662>
 8008c6e:	4615      	mov	r5, r2
 8008c70:	e5d0      	b.n	8008814 <_vfiprintf_r+0x204>
 8008c72:	f01a 0240 	ands.w	r2, sl, #64	@ 0x40
 8008c76:	d001      	beq.n	8008c7c <_vfiprintf_r+0x66c>
 8008c78:	b2a4      	uxth	r4, r4
 8008c7a:	e5cb      	b.n	8008814 <_vfiprintf_r+0x204>
 8008c7c:	f41a 7500 	ands.w	r5, sl, #512	@ 0x200
 8008c80:	f43f adc8 	beq.w	8008814 <_vfiprintf_r+0x204>
 8008c84:	b2e4      	uxtb	r4, r4
 8008c86:	e7f2      	b.n	8008c6e <_vfiprintf_r+0x65e>
 8008c88:	2c0a      	cmp	r4, #10
 8008c8a:	f175 0300 	sbcs.w	r3, r5, #0
 8008c8e:	d206      	bcs.n	8008c9e <_vfiprintf_r+0x68e>
 8008c90:	3430      	adds	r4, #48	@ 0x30
 8008c92:	b2e4      	uxtb	r4, r4
 8008c94:	f88d 40e7 	strb.w	r4, [sp, #231]	@ 0xe7
 8008c98:	f10d 09e7 	add.w	r9, sp, #231	@ 0xe7
 8008c9c:	e136      	b.n	8008f0c <_vfiprintf_r+0x8fc>
 8008c9e:	f04f 0a00 	mov.w	sl, #0
 8008ca2:	ab3a      	add	r3, sp, #232	@ 0xe8
 8008ca4:	9308      	str	r3, [sp, #32]
 8008ca6:	9b04      	ldr	r3, [sp, #16]
 8008ca8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008cac:	930a      	str	r3, [sp, #40]	@ 0x28
 8008cae:	220a      	movs	r2, #10
 8008cb0:	2300      	movs	r3, #0
 8008cb2:	4620      	mov	r0, r4
 8008cb4:	4629      	mov	r1, r5
 8008cb6:	f7f7 fef9 	bl	8000aac <__aeabi_uldivmod>
 8008cba:	460b      	mov	r3, r1
 8008cbc:	9908      	ldr	r1, [sp, #32]
 8008cbe:	3230      	adds	r2, #48	@ 0x30
 8008cc0:	f801 2c01 	strb.w	r2, [r1, #-1]
 8008cc4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008cc6:	900b      	str	r0, [sp, #44]	@ 0x2c
 8008cc8:	f101 39ff 	add.w	r9, r1, #4294967295
 8008ccc:	f10a 0a01 	add.w	sl, sl, #1
 8008cd0:	b1e2      	cbz	r2, 8008d0c <_vfiprintf_r+0x6fc>
 8008cd2:	9a06      	ldr	r2, [sp, #24]
 8008cd4:	7812      	ldrb	r2, [r2, #0]
 8008cd6:	4552      	cmp	r2, sl
 8008cd8:	d118      	bne.n	8008d0c <_vfiprintf_r+0x6fc>
 8008cda:	f1ba 0fff 	cmp.w	sl, #255	@ 0xff
 8008cde:	d015      	beq.n	8008d0c <_vfiprintf_r+0x6fc>
 8008ce0:	2c0a      	cmp	r4, #10
 8008ce2:	f175 0200 	sbcs.w	r2, r5, #0
 8008ce6:	d311      	bcc.n	8008d0c <_vfiprintf_r+0x6fc>
 8008ce8:	9308      	str	r3, [sp, #32]
 8008cea:	9b07      	ldr	r3, [sp, #28]
 8008cec:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008cee:	eba9 0903 	sub.w	r9, r9, r3
 8008cf2:	461a      	mov	r2, r3
 8008cf4:	4648      	mov	r0, r9
 8008cf6:	f000 fcdf 	bl	80096b8 <strncpy>
 8008cfa:	9b06      	ldr	r3, [sp, #24]
 8008cfc:	785a      	ldrb	r2, [r3, #1]
 8008cfe:	9b08      	ldr	r3, [sp, #32]
 8008d00:	b172      	cbz	r2, 8008d20 <_vfiprintf_r+0x710>
 8008d02:	f04f 0a00 	mov.w	sl, #0
 8008d06:	9a06      	ldr	r2, [sp, #24]
 8008d08:	3201      	adds	r2, #1
 8008d0a:	9206      	str	r2, [sp, #24]
 8008d0c:	2c0a      	cmp	r4, #10
 8008d0e:	f175 0500 	sbcs.w	r5, r5, #0
 8008d12:	f0c0 80fb 	bcc.w	8008f0c <_vfiprintf_r+0x8fc>
 8008d16:	461d      	mov	r5, r3
 8008d18:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8008d1a:	f8cd 9020 	str.w	r9, [sp, #32]
 8008d1e:	e7c6      	b.n	8008cae <_vfiprintf_r+0x69e>
 8008d20:	4692      	mov	sl, r2
 8008d22:	e7f3      	b.n	8008d0c <_vfiprintf_r+0x6fc>
 8008d24:	9a05      	ldr	r2, [sp, #20]
 8008d26:	f004 030f 	and.w	r3, r4, #15
 8008d2a:	5cd3      	ldrb	r3, [r2, r3]
 8008d2c:	0924      	lsrs	r4, r4, #4
 8008d2e:	ea44 7405 	orr.w	r4, r4, r5, lsl #28
 8008d32:	092d      	lsrs	r5, r5, #4
 8008d34:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8008d38:	ea54 0305 	orrs.w	r3, r4, r5
 8008d3c:	d1f2      	bne.n	8008d24 <_vfiprintf_r+0x714>
 8008d3e:	e0e5      	b.n	8008f0c <_vfiprintf_r+0x8fc>
 8008d40:	b923      	cbnz	r3, 8008d4c <_vfiprintf_r+0x73c>
 8008d42:	f01a 0f01 	tst.w	sl, #1
 8008d46:	d001      	beq.n	8008d4c <_vfiprintf_r+0x73c>
 8008d48:	2430      	movs	r4, #48	@ 0x30
 8008d4a:	e7a3      	b.n	8008c94 <_vfiprintf_r+0x684>
 8008d4c:	f10d 09e8 	add.w	r9, sp, #232	@ 0xe8
 8008d50:	e0dc      	b.n	8008f0c <_vfiprintf_r+0x8fc>
 8008d52:	2b00      	cmp	r3, #0
 8008d54:	f000 80a8 	beq.w	8008ea8 <_vfiprintf_r+0x898>
 8008d58:	2400      	movs	r4, #0
 8008d5a:	46a8      	mov	r8, r5
 8008d5c:	f88d 3084 	strb.w	r3, [sp, #132]	@ 0x84
 8008d60:	f88d 4033 	strb.w	r4, [sp, #51]	@ 0x33
 8008d64:	e5e3      	b.n	800892e <_vfiprintf_r+0x31e>
 8008d66:	bf00      	nop
 8008d68:	0800b940 	.word	0x0800b940
 8008d6c:	0800b930 	.word	0x0800b930
 8008d70:	0800b8dd 	.word	0x0800b8dd
 8008d74:	f04f 0c10 	mov.w	ip, #16
 8008d78:	2a07      	cmp	r2, #7
 8008d7a:	4461      	add	r1, ip
 8008d7c:	e9cd 210f 	strd	r2, r1, [sp, #60]	@ 0x3c
 8008d80:	f8c6 c004 	str.w	ip, [r6, #4]
 8008d84:	dd08      	ble.n	8008d98 <_vfiprintf_r+0x788>
 8008d86:	4639      	mov	r1, r7
 8008d88:	9800      	ldr	r0, [sp, #0]
 8008d8a:	aa0e      	add	r2, sp, #56	@ 0x38
 8008d8c:	f7ff fc0e 	bl	80085ac <__sprint_r>
 8008d90:	2800      	cmp	r0, #0
 8008d92:	d168      	bne.n	8008e66 <_vfiprintf_r+0x856>
 8008d94:	4b61      	ldr	r3, [pc, #388]	@ (8008f1c <_vfiprintf_r+0x90c>)
 8008d96:	a811      	add	r0, sp, #68	@ 0x44
 8008d98:	4606      	mov	r6, r0
 8008d9a:	3d10      	subs	r5, #16
 8008d9c:	e691      	b.n	8008ac2 <_vfiprintf_r+0x4b2>
 8008d9e:	4606      	mov	r6, r0
 8008da0:	e6a9      	b.n	8008af6 <_vfiprintf_r+0x4e6>
 8008da2:	4639      	mov	r1, r7
 8008da4:	9800      	ldr	r0, [sp, #0]
 8008da6:	aa0e      	add	r2, sp, #56	@ 0x38
 8008da8:	f7ff fc00 	bl	80085ac <__sprint_r>
 8008dac:	2800      	cmp	r0, #0
 8008dae:	d15a      	bne.n	8008e66 <_vfiprintf_r+0x856>
 8008db0:	ae11      	add	r6, sp, #68	@ 0x44
 8008db2:	e6b2      	b.n	8008b1a <_vfiprintf_r+0x50a>
 8008db4:	4639      	mov	r1, r7
 8008db6:	9800      	ldr	r0, [sp, #0]
 8008db8:	aa0e      	add	r2, sp, #56	@ 0x38
 8008dba:	f7ff fbf7 	bl	80085ac <__sprint_r>
 8008dbe:	2800      	cmp	r0, #0
 8008dc0:	d151      	bne.n	8008e66 <_vfiprintf_r+0x856>
 8008dc2:	ae11      	add	r6, sp, #68	@ 0x44
 8008dc4:	e6b9      	b.n	8008b3a <_vfiprintf_r+0x52a>
 8008dc6:	f04f 0c10 	mov.w	ip, #16
 8008dca:	2a07      	cmp	r2, #7
 8008dcc:	4461      	add	r1, ip
 8008dce:	e9cd 210f 	strd	r2, r1, [sp, #60]	@ 0x3c
 8008dd2:	f8c6 c004 	str.w	ip, [r6, #4]
 8008dd6:	dd08      	ble.n	8008dea <_vfiprintf_r+0x7da>
 8008dd8:	4639      	mov	r1, r7
 8008dda:	9800      	ldr	r0, [sp, #0]
 8008ddc:	aa0e      	add	r2, sp, #56	@ 0x38
 8008dde:	f7ff fbe5 	bl	80085ac <__sprint_r>
 8008de2:	2800      	cmp	r0, #0
 8008de4:	d13f      	bne.n	8008e66 <_vfiprintf_r+0x856>
 8008de6:	4b4e      	ldr	r3, [pc, #312]	@ (8008f20 <_vfiprintf_r+0x910>)
 8008de8:	a811      	add	r0, sp, #68	@ 0x44
 8008dea:	4606      	mov	r6, r0
 8008dec:	3d10      	subs	r5, #16
 8008dee:	e6ad      	b.n	8008b4c <_vfiprintf_r+0x53c>
 8008df0:	4606      	mov	r6, r0
 8008df2:	e6c5      	b.n	8008b80 <_vfiprintf_r+0x570>
 8008df4:	2010      	movs	r0, #16
 8008df6:	2b07      	cmp	r3, #7
 8008df8:	4402      	add	r2, r0
 8008dfa:	e9cd 320f 	strd	r3, r2, [sp, #60]	@ 0x3c
 8008dfe:	6070      	str	r0, [r6, #4]
 8008e00:	dd06      	ble.n	8008e10 <_vfiprintf_r+0x800>
 8008e02:	4639      	mov	r1, r7
 8008e04:	9800      	ldr	r0, [sp, #0]
 8008e06:	aa0e      	add	r2, sp, #56	@ 0x38
 8008e08:	f7ff fbd0 	bl	80085ac <__sprint_r>
 8008e0c:	bb58      	cbnz	r0, 8008e66 <_vfiprintf_r+0x856>
 8008e0e:	a911      	add	r1, sp, #68	@ 0x44
 8008e10:	460e      	mov	r6, r1
 8008e12:	3c10      	subs	r4, #16
 8008e14:	e6b8      	b.n	8008b88 <_vfiprintf_r+0x578>
 8008e16:	460e      	mov	r6, r1
 8008e18:	e6d1      	b.n	8008bbe <_vfiprintf_r+0x5ae>
 8008e1a:	4639      	mov	r1, r7
 8008e1c:	9800      	ldr	r0, [sp, #0]
 8008e1e:	aa0e      	add	r2, sp, #56	@ 0x38
 8008e20:	f7ff fbc4 	bl	80085ac <__sprint_r>
 8008e24:	b9f8      	cbnz	r0, 8008e66 <_vfiprintf_r+0x856>
 8008e26:	ab11      	add	r3, sp, #68	@ 0x44
 8008e28:	e6d9      	b.n	8008bde <_vfiprintf_r+0x5ce>
 8008e2a:	9a02      	ldr	r2, [sp, #8]
 8008e2c:	9904      	ldr	r1, [sp, #16]
 8008e2e:	1a54      	subs	r4, r2, r1
 8008e30:	2c00      	cmp	r4, #0
 8008e32:	f77f aed8 	ble.w	8008be6 <_vfiprintf_r+0x5d6>
 8008e36:	2610      	movs	r6, #16
 8008e38:	4d38      	ldr	r5, [pc, #224]	@ (8008f1c <_vfiprintf_r+0x90c>)
 8008e3a:	2c10      	cmp	r4, #16
 8008e3c:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	@ 0x3c
 8008e40:	601d      	str	r5, [r3, #0]
 8008e42:	f102 0201 	add.w	r2, r2, #1
 8008e46:	dc1d      	bgt.n	8008e84 <_vfiprintf_r+0x874>
 8008e48:	605c      	str	r4, [r3, #4]
 8008e4a:	2a07      	cmp	r2, #7
 8008e4c:	440c      	add	r4, r1
 8008e4e:	e9cd 240f 	strd	r2, r4, [sp, #60]	@ 0x3c
 8008e52:	f77f aec8 	ble.w	8008be6 <_vfiprintf_r+0x5d6>
 8008e56:	4639      	mov	r1, r7
 8008e58:	9800      	ldr	r0, [sp, #0]
 8008e5a:	aa0e      	add	r2, sp, #56	@ 0x38
 8008e5c:	f7ff fba6 	bl	80085ac <__sprint_r>
 8008e60:	2800      	cmp	r0, #0
 8008e62:	f43f aec0 	beq.w	8008be6 <_vfiprintf_r+0x5d6>
 8008e66:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008e68:	07d9      	lsls	r1, r3, #31
 8008e6a:	d405      	bmi.n	8008e78 <_vfiprintf_r+0x868>
 8008e6c:	89bb      	ldrh	r3, [r7, #12]
 8008e6e:	059a      	lsls	r2, r3, #22
 8008e70:	d402      	bmi.n	8008e78 <_vfiprintf_r+0x868>
 8008e72:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8008e74:	f7fc fe5f 	bl	8005b36 <__retarget_lock_release_recursive>
 8008e78:	89bb      	ldrh	r3, [r7, #12]
 8008e7a:	065b      	lsls	r3, r3, #25
 8008e7c:	f57f abf9 	bpl.w	8008672 <_vfiprintf_r+0x62>
 8008e80:	f7ff bbf4 	b.w	800866c <_vfiprintf_r+0x5c>
 8008e84:	3110      	adds	r1, #16
 8008e86:	2a07      	cmp	r2, #7
 8008e88:	e9cd 210f 	strd	r2, r1, [sp, #60]	@ 0x3c
 8008e8c:	605e      	str	r6, [r3, #4]
 8008e8e:	dc02      	bgt.n	8008e96 <_vfiprintf_r+0x886>
 8008e90:	3308      	adds	r3, #8
 8008e92:	3c10      	subs	r4, #16
 8008e94:	e7d1      	b.n	8008e3a <_vfiprintf_r+0x82a>
 8008e96:	4639      	mov	r1, r7
 8008e98:	9800      	ldr	r0, [sp, #0]
 8008e9a:	aa0e      	add	r2, sp, #56	@ 0x38
 8008e9c:	f7ff fb86 	bl	80085ac <__sprint_r>
 8008ea0:	2800      	cmp	r0, #0
 8008ea2:	d1e0      	bne.n	8008e66 <_vfiprintf_r+0x856>
 8008ea4:	ab11      	add	r3, sp, #68	@ 0x44
 8008ea6:	e7f4      	b.n	8008e92 <_vfiprintf_r+0x882>
 8008ea8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008eaa:	b913      	cbnz	r3, 8008eb2 <_vfiprintf_r+0x8a2>
 8008eac:	2300      	movs	r3, #0
 8008eae:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008eb0:	e7d9      	b.n	8008e66 <_vfiprintf_r+0x856>
 8008eb2:	4639      	mov	r1, r7
 8008eb4:	9800      	ldr	r0, [sp, #0]
 8008eb6:	aa0e      	add	r2, sp, #56	@ 0x38
 8008eb8:	f7ff fb78 	bl	80085ac <__sprint_r>
 8008ebc:	2800      	cmp	r0, #0
 8008ebe:	d0f5      	beq.n	8008eac <_vfiprintf_r+0x89c>
 8008ec0:	e7d1      	b.n	8008e66 <_vfiprintf_r+0x856>
 8008ec2:	ea54 0205 	orrs.w	r2, r4, r5
 8008ec6:	f8cd a010 	str.w	sl, [sp, #16]
 8008eca:	f43f ada3 	beq.w	8008a14 <_vfiprintf_r+0x404>
 8008ece:	2b01      	cmp	r3, #1
 8008ed0:	f43f aeda 	beq.w	8008c88 <_vfiprintf_r+0x678>
 8008ed4:	2b02      	cmp	r3, #2
 8008ed6:	f10d 09e8 	add.w	r9, sp, #232	@ 0xe8
 8008eda:	f43f af23 	beq.w	8008d24 <_vfiprintf_r+0x714>
 8008ede:	f004 0307 	and.w	r3, r4, #7
 8008ee2:	08e4      	lsrs	r4, r4, #3
 8008ee4:	ea44 7445 	orr.w	r4, r4, r5, lsl #29
 8008ee8:	08ed      	lsrs	r5, r5, #3
 8008eea:	3330      	adds	r3, #48	@ 0x30
 8008eec:	ea54 0105 	orrs.w	r1, r4, r5
 8008ef0:	464a      	mov	r2, r9
 8008ef2:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8008ef6:	d1f2      	bne.n	8008ede <_vfiprintf_r+0x8ce>
 8008ef8:	9904      	ldr	r1, [sp, #16]
 8008efa:	07c8      	lsls	r0, r1, #31
 8008efc:	d506      	bpl.n	8008f0c <_vfiprintf_r+0x8fc>
 8008efe:	2b30      	cmp	r3, #48	@ 0x30
 8008f00:	d004      	beq.n	8008f0c <_vfiprintf_r+0x8fc>
 8008f02:	2330      	movs	r3, #48	@ 0x30
 8008f04:	f809 3c01 	strb.w	r3, [r9, #-1]
 8008f08:	f1a2 0902 	sub.w	r9, r2, #2
 8008f0c:	ab3a      	add	r3, sp, #232	@ 0xe8
 8008f0e:	eba3 0309 	sub.w	r3, r3, r9
 8008f12:	9c01      	ldr	r4, [sp, #4]
 8008f14:	f8dd a010 	ldr.w	sl, [sp, #16]
 8008f18:	9301      	str	r3, [sp, #4]
 8008f1a:	e5b6      	b.n	8008a8a <_vfiprintf_r+0x47a>
 8008f1c:	0800b940 	.word	0x0800b940
 8008f20:	0800b930 	.word	0x0800b930

08008f24 <__sbprintf>:
 8008f24:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008f26:	461f      	mov	r7, r3
 8008f28:	898b      	ldrh	r3, [r1, #12]
 8008f2a:	f2ad 4d6c 	subw	sp, sp, #1132	@ 0x46c
 8008f2e:	f023 0302 	bic.w	r3, r3, #2
 8008f32:	f8ad 300c 	strh.w	r3, [sp, #12]
 8008f36:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 8008f38:	4615      	mov	r5, r2
 8008f3a:	9319      	str	r3, [sp, #100]	@ 0x64
 8008f3c:	89cb      	ldrh	r3, [r1, #14]
 8008f3e:	4606      	mov	r6, r0
 8008f40:	f8ad 300e 	strh.w	r3, [sp, #14]
 8008f44:	69cb      	ldr	r3, [r1, #28]
 8008f46:	a816      	add	r0, sp, #88	@ 0x58
 8008f48:	9307      	str	r3, [sp, #28]
 8008f4a:	6a4b      	ldr	r3, [r1, #36]	@ 0x24
 8008f4c:	460c      	mov	r4, r1
 8008f4e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008f50:	ab1a      	add	r3, sp, #104	@ 0x68
 8008f52:	9300      	str	r3, [sp, #0]
 8008f54:	9304      	str	r3, [sp, #16]
 8008f56:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008f5a:	9302      	str	r3, [sp, #8]
 8008f5c:	9305      	str	r3, [sp, #20]
 8008f5e:	2300      	movs	r3, #0
 8008f60:	9306      	str	r3, [sp, #24]
 8008f62:	f7fc fde5 	bl	8005b30 <__retarget_lock_init_recursive>
 8008f66:	462a      	mov	r2, r5
 8008f68:	463b      	mov	r3, r7
 8008f6a:	4669      	mov	r1, sp
 8008f6c:	4630      	mov	r0, r6
 8008f6e:	f7ff fb4f 	bl	8008610 <_vfiprintf_r>
 8008f72:	1e05      	subs	r5, r0, #0
 8008f74:	db07      	blt.n	8008f86 <__sbprintf+0x62>
 8008f76:	4669      	mov	r1, sp
 8008f78:	4630      	mov	r0, r6
 8008f7a:	f000 f8ed 	bl	8009158 <_fflush_r>
 8008f7e:	2800      	cmp	r0, #0
 8008f80:	bf18      	it	ne
 8008f82:	f04f 35ff 	movne.w	r5, #4294967295
 8008f86:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8008f8a:	9816      	ldr	r0, [sp, #88]	@ 0x58
 8008f8c:	065b      	lsls	r3, r3, #25
 8008f8e:	bf42      	ittt	mi
 8008f90:	89a3      	ldrhmi	r3, [r4, #12]
 8008f92:	f043 0340 	orrmi.w	r3, r3, #64	@ 0x40
 8008f96:	81a3      	strhmi	r3, [r4, #12]
 8008f98:	f7fc fdcb 	bl	8005b32 <__retarget_lock_close_recursive>
 8008f9c:	4628      	mov	r0, r5
 8008f9e:	f20d 4d6c 	addw	sp, sp, #1132	@ 0x46c
 8008fa2:	bdf0      	pop	{r4, r5, r6, r7, pc}

08008fa4 <_fclose_r>:
 8008fa4:	b570      	push	{r4, r5, r6, lr}
 8008fa6:	4605      	mov	r5, r0
 8008fa8:	460c      	mov	r4, r1
 8008faa:	b1b1      	cbz	r1, 8008fda <_fclose_r+0x36>
 8008fac:	b118      	cbz	r0, 8008fb6 <_fclose_r+0x12>
 8008fae:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8008fb0:	b90b      	cbnz	r3, 8008fb6 <_fclose_r+0x12>
 8008fb2:	f7fc fb77 	bl	80056a4 <__sinit>
 8008fb6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008fb8:	07de      	lsls	r6, r3, #31
 8008fba:	d405      	bmi.n	8008fc8 <_fclose_r+0x24>
 8008fbc:	89a3      	ldrh	r3, [r4, #12]
 8008fbe:	0598      	lsls	r0, r3, #22
 8008fc0:	d402      	bmi.n	8008fc8 <_fclose_r+0x24>
 8008fc2:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008fc4:	f7fc fdb6 	bl	8005b34 <__retarget_lock_acquire_recursive>
 8008fc8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008fcc:	b943      	cbnz	r3, 8008fe0 <_fclose_r+0x3c>
 8008fce:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008fd0:	07d9      	lsls	r1, r3, #31
 8008fd2:	d402      	bmi.n	8008fda <_fclose_r+0x36>
 8008fd4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008fd6:	f7fc fdae 	bl	8005b36 <__retarget_lock_release_recursive>
 8008fda:	2600      	movs	r6, #0
 8008fdc:	4630      	mov	r0, r6
 8008fde:	bd70      	pop	{r4, r5, r6, pc}
 8008fe0:	4621      	mov	r1, r4
 8008fe2:	4628      	mov	r0, r5
 8008fe4:	f000 f834 	bl	8009050 <__sflush_r>
 8008fe8:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8008fea:	4606      	mov	r6, r0
 8008fec:	b133      	cbz	r3, 8008ffc <_fclose_r+0x58>
 8008fee:	4628      	mov	r0, r5
 8008ff0:	69e1      	ldr	r1, [r4, #28]
 8008ff2:	4798      	blx	r3
 8008ff4:	2800      	cmp	r0, #0
 8008ff6:	bfb8      	it	lt
 8008ff8:	f04f 36ff 	movlt.w	r6, #4294967295
 8008ffc:	89a3      	ldrh	r3, [r4, #12]
 8008ffe:	061a      	lsls	r2, r3, #24
 8009000:	d503      	bpl.n	800900a <_fclose_r+0x66>
 8009002:	4628      	mov	r0, r5
 8009004:	6921      	ldr	r1, [r4, #16]
 8009006:	f7fc fe09 	bl	8005c1c <_free_r>
 800900a:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800900c:	b141      	cbz	r1, 8009020 <_fclose_r+0x7c>
 800900e:	f104 0340 	add.w	r3, r4, #64	@ 0x40
 8009012:	4299      	cmp	r1, r3
 8009014:	d002      	beq.n	800901c <_fclose_r+0x78>
 8009016:	4628      	mov	r0, r5
 8009018:	f7fc fe00 	bl	8005c1c <_free_r>
 800901c:	2300      	movs	r3, #0
 800901e:	6323      	str	r3, [r4, #48]	@ 0x30
 8009020:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8009022:	b121      	cbz	r1, 800902e <_fclose_r+0x8a>
 8009024:	4628      	mov	r0, r5
 8009026:	f7fc fdf9 	bl	8005c1c <_free_r>
 800902a:	2300      	movs	r3, #0
 800902c:	6463      	str	r3, [r4, #68]	@ 0x44
 800902e:	f7fc fb2d 	bl	800568c <__sfp_lock_acquire>
 8009032:	2300      	movs	r3, #0
 8009034:	81a3      	strh	r3, [r4, #12]
 8009036:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009038:	07db      	lsls	r3, r3, #31
 800903a:	d402      	bmi.n	8009042 <_fclose_r+0x9e>
 800903c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800903e:	f7fc fd7a 	bl	8005b36 <__retarget_lock_release_recursive>
 8009042:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009044:	f7fc fd75 	bl	8005b32 <__retarget_lock_close_recursive>
 8009048:	f7fc fb26 	bl	8005698 <__sfp_lock_release>
 800904c:	e7c6      	b.n	8008fdc <_fclose_r+0x38>
	...

08009050 <__sflush_r>:
 8009050:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009052:	4605      	mov	r5, r0
 8009054:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
 8009058:	460c      	mov	r4, r1
 800905a:	0706      	lsls	r6, r0, #28
 800905c:	d457      	bmi.n	800910e <__sflush_r+0xbe>
 800905e:	f440 6300 	orr.w	r3, r0, #2048	@ 0x800
 8009062:	818b      	strh	r3, [r1, #12]
 8009064:	684b      	ldr	r3, [r1, #4]
 8009066:	2b00      	cmp	r3, #0
 8009068:	dc02      	bgt.n	8009070 <__sflush_r+0x20>
 800906a:	6bcb      	ldr	r3, [r1, #60]	@ 0x3c
 800906c:	2b00      	cmp	r3, #0
 800906e:	dd4c      	ble.n	800910a <__sflush_r+0xba>
 8009070:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009072:	2e00      	cmp	r6, #0
 8009074:	d049      	beq.n	800910a <__sflush_r+0xba>
 8009076:	2300      	movs	r3, #0
 8009078:	f410 5280 	ands.w	r2, r0, #4096	@ 0x1000
 800907c:	682f      	ldr	r7, [r5, #0]
 800907e:	69e1      	ldr	r1, [r4, #28]
 8009080:	602b      	str	r3, [r5, #0]
 8009082:	d034      	beq.n	80090ee <__sflush_r+0x9e>
 8009084:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 8009086:	89a3      	ldrh	r3, [r4, #12]
 8009088:	0759      	lsls	r1, r3, #29
 800908a:	d505      	bpl.n	8009098 <__sflush_r+0x48>
 800908c:	6863      	ldr	r3, [r4, #4]
 800908e:	1ad2      	subs	r2, r2, r3
 8009090:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8009092:	b10b      	cbz	r3, 8009098 <__sflush_r+0x48>
 8009094:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8009096:	1ad2      	subs	r2, r2, r3
 8009098:	2300      	movs	r3, #0
 800909a:	4628      	mov	r0, r5
 800909c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800909e:	69e1      	ldr	r1, [r4, #28]
 80090a0:	47b0      	blx	r6
 80090a2:	1c43      	adds	r3, r0, #1
 80090a4:	d106      	bne.n	80090b4 <__sflush_r+0x64>
 80090a6:	682a      	ldr	r2, [r5, #0]
 80090a8:	2a1d      	cmp	r2, #29
 80090aa:	d847      	bhi.n	800913c <__sflush_r+0xec>
 80090ac:	4b29      	ldr	r3, [pc, #164]	@ (8009154 <__sflush_r+0x104>)
 80090ae:	4113      	asrs	r3, r2
 80090b0:	07de      	lsls	r6, r3, #31
 80090b2:	d443      	bmi.n	800913c <__sflush_r+0xec>
 80090b4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80090b8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80090bc:	81a2      	strh	r2, [r4, #12]
 80090be:	2200      	movs	r2, #0
 80090c0:	6062      	str	r2, [r4, #4]
 80090c2:	6922      	ldr	r2, [r4, #16]
 80090c4:	04d9      	lsls	r1, r3, #19
 80090c6:	6022      	str	r2, [r4, #0]
 80090c8:	d504      	bpl.n	80090d4 <__sflush_r+0x84>
 80090ca:	1c42      	adds	r2, r0, #1
 80090cc:	d101      	bne.n	80090d2 <__sflush_r+0x82>
 80090ce:	682b      	ldr	r3, [r5, #0]
 80090d0:	b903      	cbnz	r3, 80090d4 <__sflush_r+0x84>
 80090d2:	6520      	str	r0, [r4, #80]	@ 0x50
 80090d4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80090d6:	602f      	str	r7, [r5, #0]
 80090d8:	b1b9      	cbz	r1, 800910a <__sflush_r+0xba>
 80090da:	f104 0340 	add.w	r3, r4, #64	@ 0x40
 80090de:	4299      	cmp	r1, r3
 80090e0:	d002      	beq.n	80090e8 <__sflush_r+0x98>
 80090e2:	4628      	mov	r0, r5
 80090e4:	f7fc fd9a 	bl	8005c1c <_free_r>
 80090e8:	2300      	movs	r3, #0
 80090ea:	6323      	str	r3, [r4, #48]	@ 0x30
 80090ec:	e00d      	b.n	800910a <__sflush_r+0xba>
 80090ee:	2301      	movs	r3, #1
 80090f0:	4628      	mov	r0, r5
 80090f2:	47b0      	blx	r6
 80090f4:	4602      	mov	r2, r0
 80090f6:	1c50      	adds	r0, r2, #1
 80090f8:	d1c5      	bne.n	8009086 <__sflush_r+0x36>
 80090fa:	682b      	ldr	r3, [r5, #0]
 80090fc:	2b00      	cmp	r3, #0
 80090fe:	d0c2      	beq.n	8009086 <__sflush_r+0x36>
 8009100:	2b1d      	cmp	r3, #29
 8009102:	d001      	beq.n	8009108 <__sflush_r+0xb8>
 8009104:	2b16      	cmp	r3, #22
 8009106:	d119      	bne.n	800913c <__sflush_r+0xec>
 8009108:	602f      	str	r7, [r5, #0]
 800910a:	2000      	movs	r0, #0
 800910c:	e01d      	b.n	800914a <__sflush_r+0xfa>
 800910e:	690f      	ldr	r7, [r1, #16]
 8009110:	2f00      	cmp	r7, #0
 8009112:	d0fa      	beq.n	800910a <__sflush_r+0xba>
 8009114:	0783      	lsls	r3, r0, #30
 8009116:	bf18      	it	ne
 8009118:	2300      	movne	r3, #0
 800911a:	680e      	ldr	r6, [r1, #0]
 800911c:	bf08      	it	eq
 800911e:	694b      	ldreq	r3, [r1, #20]
 8009120:	1bf6      	subs	r6, r6, r7
 8009122:	600f      	str	r7, [r1, #0]
 8009124:	608b      	str	r3, [r1, #8]
 8009126:	2e00      	cmp	r6, #0
 8009128:	ddef      	ble.n	800910a <__sflush_r+0xba>
 800912a:	4633      	mov	r3, r6
 800912c:	463a      	mov	r2, r7
 800912e:	4628      	mov	r0, r5
 8009130:	69e1      	ldr	r1, [r4, #28]
 8009132:	f8d4 c024 	ldr.w	ip, [r4, #36]	@ 0x24
 8009136:	47e0      	blx	ip
 8009138:	2800      	cmp	r0, #0
 800913a:	dc07      	bgt.n	800914c <__sflush_r+0xfc>
 800913c:	f04f 30ff 	mov.w	r0, #4294967295
 8009140:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009144:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009148:	81a3      	strh	r3, [r4, #12]
 800914a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800914c:	4407      	add	r7, r0
 800914e:	1a36      	subs	r6, r6, r0
 8009150:	e7e9      	b.n	8009126 <__sflush_r+0xd6>
 8009152:	bf00      	nop
 8009154:	dfbffffe 	.word	0xdfbffffe

08009158 <_fflush_r>:
 8009158:	b538      	push	{r3, r4, r5, lr}
 800915a:	460c      	mov	r4, r1
 800915c:	4605      	mov	r5, r0
 800915e:	b118      	cbz	r0, 8009168 <_fflush_r+0x10>
 8009160:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8009162:	b90b      	cbnz	r3, 8009168 <_fflush_r+0x10>
 8009164:	f7fc fa9e 	bl	80056a4 <__sinit>
 8009168:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 800916c:	b1b8      	cbz	r0, 800919e <_fflush_r+0x46>
 800916e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009170:	07db      	lsls	r3, r3, #31
 8009172:	d404      	bmi.n	800917e <_fflush_r+0x26>
 8009174:	0581      	lsls	r1, r0, #22
 8009176:	d402      	bmi.n	800917e <_fflush_r+0x26>
 8009178:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800917a:	f7fc fcdb 	bl	8005b34 <__retarget_lock_acquire_recursive>
 800917e:	4628      	mov	r0, r5
 8009180:	4621      	mov	r1, r4
 8009182:	f7ff ff65 	bl	8009050 <__sflush_r>
 8009186:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009188:	4605      	mov	r5, r0
 800918a:	07da      	lsls	r2, r3, #31
 800918c:	d405      	bmi.n	800919a <_fflush_r+0x42>
 800918e:	89a3      	ldrh	r3, [r4, #12]
 8009190:	059b      	lsls	r3, r3, #22
 8009192:	d402      	bmi.n	800919a <_fflush_r+0x42>
 8009194:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009196:	f7fc fcce 	bl	8005b36 <__retarget_lock_release_recursive>
 800919a:	4628      	mov	r0, r5
 800919c:	bd38      	pop	{r3, r4, r5, pc}
 800919e:	4605      	mov	r5, r0
 80091a0:	e7fb      	b.n	800919a <_fflush_r+0x42>
	...

080091a4 <__sfvwrite_r>:
 80091a4:	6893      	ldr	r3, [r2, #8]
 80091a6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091aa:	4606      	mov	r6, r0
 80091ac:	460c      	mov	r4, r1
 80091ae:	4691      	mov	r9, r2
 80091b0:	b91b      	cbnz	r3, 80091ba <__sfvwrite_r+0x16>
 80091b2:	2000      	movs	r0, #0
 80091b4:	b003      	add	sp, #12
 80091b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091ba:	898b      	ldrh	r3, [r1, #12]
 80091bc:	0718      	lsls	r0, r3, #28
 80091be:	d550      	bpl.n	8009262 <__sfvwrite_r+0xbe>
 80091c0:	690b      	ldr	r3, [r1, #16]
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	d04d      	beq.n	8009262 <__sfvwrite_r+0xbe>
 80091c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80091ca:	f8d9 8000 	ldr.w	r8, [r9]
 80091ce:	f013 0702 	ands.w	r7, r3, #2
 80091d2:	d16b      	bne.n	80092ac <__sfvwrite_r+0x108>
 80091d4:	f013 0301 	ands.w	r3, r3, #1
 80091d8:	f000 809c 	beq.w	8009314 <__sfvwrite_r+0x170>
 80091dc:	4638      	mov	r0, r7
 80091de:	46ba      	mov	sl, r7
 80091e0:	46bb      	mov	fp, r7
 80091e2:	f1bb 0f00 	cmp.w	fp, #0
 80091e6:	f000 8103 	beq.w	80093f0 <__sfvwrite_r+0x24c>
 80091ea:	b950      	cbnz	r0, 8009202 <__sfvwrite_r+0x5e>
 80091ec:	465a      	mov	r2, fp
 80091ee:	210a      	movs	r1, #10
 80091f0:	4650      	mov	r0, sl
 80091f2:	f000 fab5 	bl	8009760 <memchr>
 80091f6:	2800      	cmp	r0, #0
 80091f8:	f000 8100 	beq.w	80093fc <__sfvwrite_r+0x258>
 80091fc:	3001      	adds	r0, #1
 80091fe:	eba0 070a 	sub.w	r7, r0, sl
 8009202:	6820      	ldr	r0, [r4, #0]
 8009204:	6921      	ldr	r1, [r4, #16]
 8009206:	455f      	cmp	r7, fp
 8009208:	463a      	mov	r2, r7
 800920a:	bf28      	it	cs
 800920c:	465a      	movcs	r2, fp
 800920e:	4288      	cmp	r0, r1
 8009210:	68a5      	ldr	r5, [r4, #8]
 8009212:	6963      	ldr	r3, [r4, #20]
 8009214:	f240 80f5 	bls.w	8009402 <__sfvwrite_r+0x25e>
 8009218:	441d      	add	r5, r3
 800921a:	42aa      	cmp	r2, r5
 800921c:	f340 80f1 	ble.w	8009402 <__sfvwrite_r+0x25e>
 8009220:	4651      	mov	r1, sl
 8009222:	462a      	mov	r2, r5
 8009224:	f000 fa2e 	bl	8009684 <memmove>
 8009228:	6823      	ldr	r3, [r4, #0]
 800922a:	4621      	mov	r1, r4
 800922c:	442b      	add	r3, r5
 800922e:	4630      	mov	r0, r6
 8009230:	6023      	str	r3, [r4, #0]
 8009232:	f7ff ff91 	bl	8009158 <_fflush_r>
 8009236:	2800      	cmp	r0, #0
 8009238:	d167      	bne.n	800930a <__sfvwrite_r+0x166>
 800923a:	1b7f      	subs	r7, r7, r5
 800923c:	f040 80f9 	bne.w	8009432 <__sfvwrite_r+0x28e>
 8009240:	4621      	mov	r1, r4
 8009242:	4630      	mov	r0, r6
 8009244:	f7ff ff88 	bl	8009158 <_fflush_r>
 8009248:	2800      	cmp	r0, #0
 800924a:	d15e      	bne.n	800930a <__sfvwrite_r+0x166>
 800924c:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8009250:	44aa      	add	sl, r5
 8009252:	1b5b      	subs	r3, r3, r5
 8009254:	ebab 0b05 	sub.w	fp, fp, r5
 8009258:	f8c9 3008 	str.w	r3, [r9, #8]
 800925c:	2b00      	cmp	r3, #0
 800925e:	d1c0      	bne.n	80091e2 <__sfvwrite_r+0x3e>
 8009260:	e7a7      	b.n	80091b2 <__sfvwrite_r+0xe>
 8009262:	4621      	mov	r1, r4
 8009264:	4630      	mov	r0, r6
 8009266:	f000 f94d 	bl	8009504 <__swsetup_r>
 800926a:	2800      	cmp	r0, #0
 800926c:	d0ab      	beq.n	80091c6 <__sfvwrite_r+0x22>
 800926e:	f04f 30ff 	mov.w	r0, #4294967295
 8009272:	e79f      	b.n	80091b4 <__sfvwrite_r+0x10>
 8009274:	e9d8 a500 	ldrd	sl, r5, [r8]
 8009278:	f108 0808 	add.w	r8, r8, #8
 800927c:	f8d4 b024 	ldr.w	fp, [r4, #36]	@ 0x24
 8009280:	69e1      	ldr	r1, [r4, #28]
 8009282:	2d00      	cmp	r5, #0
 8009284:	d0f6      	beq.n	8009274 <__sfvwrite_r+0xd0>
 8009286:	42bd      	cmp	r5, r7
 8009288:	462b      	mov	r3, r5
 800928a:	4652      	mov	r2, sl
 800928c:	bf28      	it	cs
 800928e:	463b      	movcs	r3, r7
 8009290:	4630      	mov	r0, r6
 8009292:	47d8      	blx	fp
 8009294:	2800      	cmp	r0, #0
 8009296:	dd38      	ble.n	800930a <__sfvwrite_r+0x166>
 8009298:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800929c:	4482      	add	sl, r0
 800929e:	1a1b      	subs	r3, r3, r0
 80092a0:	1a2d      	subs	r5, r5, r0
 80092a2:	f8c9 3008 	str.w	r3, [r9, #8]
 80092a6:	2b00      	cmp	r3, #0
 80092a8:	d1e8      	bne.n	800927c <__sfvwrite_r+0xd8>
 80092aa:	e782      	b.n	80091b2 <__sfvwrite_r+0xe>
 80092ac:	f04f 0a00 	mov.w	sl, #0
 80092b0:	4f61      	ldr	r7, [pc, #388]	@ (8009438 <__sfvwrite_r+0x294>)
 80092b2:	4655      	mov	r5, sl
 80092b4:	e7e2      	b.n	800927c <__sfvwrite_r+0xd8>
 80092b6:	e9d8 7a00 	ldrd	r7, sl, [r8]
 80092ba:	f108 0808 	add.w	r8, r8, #8
 80092be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80092c2:	6820      	ldr	r0, [r4, #0]
 80092c4:	68a2      	ldr	r2, [r4, #8]
 80092c6:	f1ba 0f00 	cmp.w	sl, #0
 80092ca:	d0f4      	beq.n	80092b6 <__sfvwrite_r+0x112>
 80092cc:	0599      	lsls	r1, r3, #22
 80092ce:	d563      	bpl.n	8009398 <__sfvwrite_r+0x1f4>
 80092d0:	4552      	cmp	r2, sl
 80092d2:	d836      	bhi.n	8009342 <__sfvwrite_r+0x19e>
 80092d4:	f413 6f90 	tst.w	r3, #1152	@ 0x480
 80092d8:	d033      	beq.n	8009342 <__sfvwrite_r+0x19e>
 80092da:	6921      	ldr	r1, [r4, #16]
 80092dc:	6965      	ldr	r5, [r4, #20]
 80092de:	eba0 0b01 	sub.w	fp, r0, r1
 80092e2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80092e6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80092ea:	f10b 0201 	add.w	r2, fp, #1
 80092ee:	106d      	asrs	r5, r5, #1
 80092f0:	4452      	add	r2, sl
 80092f2:	4295      	cmp	r5, r2
 80092f4:	bf38      	it	cc
 80092f6:	4615      	movcc	r5, r2
 80092f8:	055b      	lsls	r3, r3, #21
 80092fa:	d53d      	bpl.n	8009378 <__sfvwrite_r+0x1d4>
 80092fc:	4629      	mov	r1, r5
 80092fe:	4630      	mov	r0, r6
 8009300:	f7fb fefe 	bl	8005100 <_malloc_r>
 8009304:	b948      	cbnz	r0, 800931a <__sfvwrite_r+0x176>
 8009306:	230c      	movs	r3, #12
 8009308:	6033      	str	r3, [r6, #0]
 800930a:	89a3      	ldrh	r3, [r4, #12]
 800930c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009310:	81a3      	strh	r3, [r4, #12]
 8009312:	e7ac      	b.n	800926e <__sfvwrite_r+0xca>
 8009314:	461f      	mov	r7, r3
 8009316:	469a      	mov	sl, r3
 8009318:	e7d1      	b.n	80092be <__sfvwrite_r+0x11a>
 800931a:	465a      	mov	r2, fp
 800931c:	6921      	ldr	r1, [r4, #16]
 800931e:	9001      	str	r0, [sp, #4]
 8009320:	f000 fa2c 	bl	800977c <memcpy>
 8009324:	89a2      	ldrh	r2, [r4, #12]
 8009326:	9b01      	ldr	r3, [sp, #4]
 8009328:	f422 6290 	bic.w	r2, r2, #1152	@ 0x480
 800932c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8009330:	81a2      	strh	r2, [r4, #12]
 8009332:	4652      	mov	r2, sl
 8009334:	6123      	str	r3, [r4, #16]
 8009336:	6165      	str	r5, [r4, #20]
 8009338:	445b      	add	r3, fp
 800933a:	eba5 050b 	sub.w	r5, r5, fp
 800933e:	6023      	str	r3, [r4, #0]
 8009340:	60a5      	str	r5, [r4, #8]
 8009342:	4552      	cmp	r2, sl
 8009344:	bf28      	it	cs
 8009346:	4652      	movcs	r2, sl
 8009348:	4655      	mov	r5, sl
 800934a:	4639      	mov	r1, r7
 800934c:	6820      	ldr	r0, [r4, #0]
 800934e:	9201      	str	r2, [sp, #4]
 8009350:	f000 f998 	bl	8009684 <memmove>
 8009354:	68a3      	ldr	r3, [r4, #8]
 8009356:	9a01      	ldr	r2, [sp, #4]
 8009358:	1a9b      	subs	r3, r3, r2
 800935a:	60a3      	str	r3, [r4, #8]
 800935c:	6823      	ldr	r3, [r4, #0]
 800935e:	4413      	add	r3, r2
 8009360:	6023      	str	r3, [r4, #0]
 8009362:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8009366:	442f      	add	r7, r5
 8009368:	1b5b      	subs	r3, r3, r5
 800936a:	ebaa 0a05 	sub.w	sl, sl, r5
 800936e:	f8c9 3008 	str.w	r3, [r9, #8]
 8009372:	2b00      	cmp	r3, #0
 8009374:	d1a3      	bne.n	80092be <__sfvwrite_r+0x11a>
 8009376:	e71c      	b.n	80091b2 <__sfvwrite_r+0xe>
 8009378:	462a      	mov	r2, r5
 800937a:	4630      	mov	r0, r6
 800937c:	f001 fbf8 	bl	800ab70 <_realloc_r>
 8009380:	4603      	mov	r3, r0
 8009382:	2800      	cmp	r0, #0
 8009384:	d1d5      	bne.n	8009332 <__sfvwrite_r+0x18e>
 8009386:	4630      	mov	r0, r6
 8009388:	6921      	ldr	r1, [r4, #16]
 800938a:	f7fc fc47 	bl	8005c1c <_free_r>
 800938e:	89a3      	ldrh	r3, [r4, #12]
 8009390:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009394:	81a3      	strh	r3, [r4, #12]
 8009396:	e7b6      	b.n	8009306 <__sfvwrite_r+0x162>
 8009398:	6923      	ldr	r3, [r4, #16]
 800939a:	4283      	cmp	r3, r0
 800939c:	d302      	bcc.n	80093a4 <__sfvwrite_r+0x200>
 800939e:	6961      	ldr	r1, [r4, #20]
 80093a0:	4551      	cmp	r1, sl
 80093a2:	d915      	bls.n	80093d0 <__sfvwrite_r+0x22c>
 80093a4:	4552      	cmp	r2, sl
 80093a6:	bf28      	it	cs
 80093a8:	4652      	movcs	r2, sl
 80093aa:	4615      	mov	r5, r2
 80093ac:	4639      	mov	r1, r7
 80093ae:	f000 f969 	bl	8009684 <memmove>
 80093b2:	68a3      	ldr	r3, [r4, #8]
 80093b4:	6822      	ldr	r2, [r4, #0]
 80093b6:	1b5b      	subs	r3, r3, r5
 80093b8:	442a      	add	r2, r5
 80093ba:	60a3      	str	r3, [r4, #8]
 80093bc:	6022      	str	r2, [r4, #0]
 80093be:	2b00      	cmp	r3, #0
 80093c0:	d1cf      	bne.n	8009362 <__sfvwrite_r+0x1be>
 80093c2:	4621      	mov	r1, r4
 80093c4:	4630      	mov	r0, r6
 80093c6:	f7ff fec7 	bl	8009158 <_fflush_r>
 80093ca:	2800      	cmp	r0, #0
 80093cc:	d0c9      	beq.n	8009362 <__sfvwrite_r+0x1be>
 80093ce:	e79c      	b.n	800930a <__sfvwrite_r+0x166>
 80093d0:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 80093d4:	4553      	cmp	r3, sl
 80093d6:	bf28      	it	cs
 80093d8:	4653      	movcs	r3, sl
 80093da:	fb93 f3f1 	sdiv	r3, r3, r1
 80093de:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 80093e0:	434b      	muls	r3, r1
 80093e2:	463a      	mov	r2, r7
 80093e4:	4630      	mov	r0, r6
 80093e6:	69e1      	ldr	r1, [r4, #28]
 80093e8:	47a8      	blx	r5
 80093ea:	1e05      	subs	r5, r0, #0
 80093ec:	dcb9      	bgt.n	8009362 <__sfvwrite_r+0x1be>
 80093ee:	e78c      	b.n	800930a <__sfvwrite_r+0x166>
 80093f0:	e9d8 ab00 	ldrd	sl, fp, [r8]
 80093f4:	2000      	movs	r0, #0
 80093f6:	f108 0808 	add.w	r8, r8, #8
 80093fa:	e6f2      	b.n	80091e2 <__sfvwrite_r+0x3e>
 80093fc:	f10b 0701 	add.w	r7, fp, #1
 8009400:	e6ff      	b.n	8009202 <__sfvwrite_r+0x5e>
 8009402:	4293      	cmp	r3, r2
 8009404:	dc08      	bgt.n	8009418 <__sfvwrite_r+0x274>
 8009406:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 8009408:	4652      	mov	r2, sl
 800940a:	4630      	mov	r0, r6
 800940c:	69e1      	ldr	r1, [r4, #28]
 800940e:	47a8      	blx	r5
 8009410:	1e05      	subs	r5, r0, #0
 8009412:	f73f af12 	bgt.w	800923a <__sfvwrite_r+0x96>
 8009416:	e778      	b.n	800930a <__sfvwrite_r+0x166>
 8009418:	4651      	mov	r1, sl
 800941a:	9201      	str	r2, [sp, #4]
 800941c:	f000 f932 	bl	8009684 <memmove>
 8009420:	9a01      	ldr	r2, [sp, #4]
 8009422:	68a3      	ldr	r3, [r4, #8]
 8009424:	4615      	mov	r5, r2
 8009426:	1a9b      	subs	r3, r3, r2
 8009428:	60a3      	str	r3, [r4, #8]
 800942a:	6823      	ldr	r3, [r4, #0]
 800942c:	4413      	add	r3, r2
 800942e:	6023      	str	r3, [r4, #0]
 8009430:	e703      	b.n	800923a <__sfvwrite_r+0x96>
 8009432:	2001      	movs	r0, #1
 8009434:	e70a      	b.n	800924c <__sfvwrite_r+0xa8>
 8009436:	bf00      	nop
 8009438:	7ffffc00 	.word	0x7ffffc00

0800943c <__swhatbuf_r>:
 800943c:	b570      	push	{r4, r5, r6, lr}
 800943e:	460c      	mov	r4, r1
 8009440:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009444:	4615      	mov	r5, r2
 8009446:	2900      	cmp	r1, #0
 8009448:	461e      	mov	r6, r3
 800944a:	b096      	sub	sp, #88	@ 0x58
 800944c:	da07      	bge.n	800945e <__swhatbuf_r+0x22>
 800944e:	89a1      	ldrh	r1, [r4, #12]
 8009450:	f011 0180 	ands.w	r1, r1, #128	@ 0x80
 8009454:	d117      	bne.n	8009486 <__swhatbuf_r+0x4a>
 8009456:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800945a:	4608      	mov	r0, r1
 800945c:	e00f      	b.n	800947e <__swhatbuf_r+0x42>
 800945e:	466a      	mov	r2, sp
 8009460:	f000 f948 	bl	80096f4 <_fstat_r>
 8009464:	2800      	cmp	r0, #0
 8009466:	dbf2      	blt.n	800944e <__swhatbuf_r+0x12>
 8009468:	9901      	ldr	r1, [sp, #4]
 800946a:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800946e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009472:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009476:	4259      	negs	r1, r3
 8009478:	4159      	adcs	r1, r3
 800947a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800947e:	6031      	str	r1, [r6, #0]
 8009480:	602b      	str	r3, [r5, #0]
 8009482:	b016      	add	sp, #88	@ 0x58
 8009484:	bd70      	pop	{r4, r5, r6, pc}
 8009486:	2100      	movs	r1, #0
 8009488:	2340      	movs	r3, #64	@ 0x40
 800948a:	e7e6      	b.n	800945a <__swhatbuf_r+0x1e>

0800948c <__smakebuf_r>:
 800948c:	898b      	ldrh	r3, [r1, #12]
 800948e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009490:	079d      	lsls	r5, r3, #30
 8009492:	4606      	mov	r6, r0
 8009494:	460c      	mov	r4, r1
 8009496:	d507      	bpl.n	80094a8 <__smakebuf_r+0x1c>
 8009498:	f104 0343 	add.w	r3, r4, #67	@ 0x43
 800949c:	6023      	str	r3, [r4, #0]
 800949e:	6123      	str	r3, [r4, #16]
 80094a0:	2301      	movs	r3, #1
 80094a2:	6163      	str	r3, [r4, #20]
 80094a4:	b003      	add	sp, #12
 80094a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80094a8:	466a      	mov	r2, sp
 80094aa:	ab01      	add	r3, sp, #4
 80094ac:	f7ff ffc6 	bl	800943c <__swhatbuf_r>
 80094b0:	9f00      	ldr	r7, [sp, #0]
 80094b2:	4605      	mov	r5, r0
 80094b4:	4639      	mov	r1, r7
 80094b6:	4630      	mov	r0, r6
 80094b8:	f7fb fe22 	bl	8005100 <_malloc_r>
 80094bc:	b948      	cbnz	r0, 80094d2 <__smakebuf_r+0x46>
 80094be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80094c2:	059a      	lsls	r2, r3, #22
 80094c4:	d4ee      	bmi.n	80094a4 <__smakebuf_r+0x18>
 80094c6:	f023 0303 	bic.w	r3, r3, #3
 80094ca:	f043 0302 	orr.w	r3, r3, #2
 80094ce:	81a3      	strh	r3, [r4, #12]
 80094d0:	e7e2      	b.n	8009498 <__smakebuf_r+0xc>
 80094d2:	89a3      	ldrh	r3, [r4, #12]
 80094d4:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80094d8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80094dc:	81a3      	strh	r3, [r4, #12]
 80094de:	9b01      	ldr	r3, [sp, #4]
 80094e0:	6020      	str	r0, [r4, #0]
 80094e2:	b15b      	cbz	r3, 80094fc <__smakebuf_r+0x70>
 80094e4:	4630      	mov	r0, r6
 80094e6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80094ea:	f000 f915 	bl	8009718 <_isatty_r>
 80094ee:	b128      	cbz	r0, 80094fc <__smakebuf_r+0x70>
 80094f0:	89a3      	ldrh	r3, [r4, #12]
 80094f2:	f023 0303 	bic.w	r3, r3, #3
 80094f6:	f043 0301 	orr.w	r3, r3, #1
 80094fa:	81a3      	strh	r3, [r4, #12]
 80094fc:	89a3      	ldrh	r3, [r4, #12]
 80094fe:	431d      	orrs	r5, r3
 8009500:	81a5      	strh	r5, [r4, #12]
 8009502:	e7cf      	b.n	80094a4 <__smakebuf_r+0x18>

08009504 <__swsetup_r>:
 8009504:	b538      	push	{r3, r4, r5, lr}
 8009506:	4b29      	ldr	r3, [pc, #164]	@ (80095ac <__swsetup_r+0xa8>)
 8009508:	4605      	mov	r5, r0
 800950a:	6818      	ldr	r0, [r3, #0]
 800950c:	460c      	mov	r4, r1
 800950e:	b118      	cbz	r0, 8009518 <__swsetup_r+0x14>
 8009510:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8009512:	b90b      	cbnz	r3, 8009518 <__swsetup_r+0x14>
 8009514:	f7fc f8c6 	bl	80056a4 <__sinit>
 8009518:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800951c:	0719      	lsls	r1, r3, #28
 800951e:	d422      	bmi.n	8009566 <__swsetup_r+0x62>
 8009520:	06da      	lsls	r2, r3, #27
 8009522:	d407      	bmi.n	8009534 <__swsetup_r+0x30>
 8009524:	2209      	movs	r2, #9
 8009526:	602a      	str	r2, [r5, #0]
 8009528:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800952c:	f04f 30ff 	mov.w	r0, #4294967295
 8009530:	81a3      	strh	r3, [r4, #12]
 8009532:	e033      	b.n	800959c <__swsetup_r+0x98>
 8009534:	0758      	lsls	r0, r3, #29
 8009536:	d512      	bpl.n	800955e <__swsetup_r+0x5a>
 8009538:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800953a:	b141      	cbz	r1, 800954e <__swsetup_r+0x4a>
 800953c:	f104 0340 	add.w	r3, r4, #64	@ 0x40
 8009540:	4299      	cmp	r1, r3
 8009542:	d002      	beq.n	800954a <__swsetup_r+0x46>
 8009544:	4628      	mov	r0, r5
 8009546:	f7fc fb69 	bl	8005c1c <_free_r>
 800954a:	2300      	movs	r3, #0
 800954c:	6323      	str	r3, [r4, #48]	@ 0x30
 800954e:	89a3      	ldrh	r3, [r4, #12]
 8009550:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009554:	81a3      	strh	r3, [r4, #12]
 8009556:	2300      	movs	r3, #0
 8009558:	6063      	str	r3, [r4, #4]
 800955a:	6923      	ldr	r3, [r4, #16]
 800955c:	6023      	str	r3, [r4, #0]
 800955e:	89a3      	ldrh	r3, [r4, #12]
 8009560:	f043 0308 	orr.w	r3, r3, #8
 8009564:	81a3      	strh	r3, [r4, #12]
 8009566:	6923      	ldr	r3, [r4, #16]
 8009568:	b94b      	cbnz	r3, 800957e <__swsetup_r+0x7a>
 800956a:	89a3      	ldrh	r3, [r4, #12]
 800956c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009570:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009574:	d003      	beq.n	800957e <__swsetup_r+0x7a>
 8009576:	4621      	mov	r1, r4
 8009578:	4628      	mov	r0, r5
 800957a:	f7ff ff87 	bl	800948c <__smakebuf_r>
 800957e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009582:	f013 0201 	ands.w	r2, r3, #1
 8009586:	d00a      	beq.n	800959e <__swsetup_r+0x9a>
 8009588:	2200      	movs	r2, #0
 800958a:	60a2      	str	r2, [r4, #8]
 800958c:	6962      	ldr	r2, [r4, #20]
 800958e:	4252      	negs	r2, r2
 8009590:	61a2      	str	r2, [r4, #24]
 8009592:	6922      	ldr	r2, [r4, #16]
 8009594:	b942      	cbnz	r2, 80095a8 <__swsetup_r+0xa4>
 8009596:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800959a:	d1c5      	bne.n	8009528 <__swsetup_r+0x24>
 800959c:	bd38      	pop	{r3, r4, r5, pc}
 800959e:	0799      	lsls	r1, r3, #30
 80095a0:	bf58      	it	pl
 80095a2:	6962      	ldrpl	r2, [r4, #20]
 80095a4:	60a2      	str	r2, [r4, #8]
 80095a6:	e7f4      	b.n	8009592 <__swsetup_r+0x8e>
 80095a8:	2000      	movs	r0, #0
 80095aa:	e7f7      	b.n	800959c <__swsetup_r+0x98>
 80095ac:	2000043c 	.word	0x2000043c

080095b0 <__fputwc>:
 80095b0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80095b4:	4680      	mov	r8, r0
 80095b6:	460f      	mov	r7, r1
 80095b8:	4614      	mov	r4, r2
 80095ba:	f000 f891 	bl	80096e0 <__locale_mb_cur_max>
 80095be:	2801      	cmp	r0, #1
 80095c0:	4605      	mov	r5, r0
 80095c2:	d11b      	bne.n	80095fc <__fputwc+0x4c>
 80095c4:	1e7b      	subs	r3, r7, #1
 80095c6:	2bfe      	cmp	r3, #254	@ 0xfe
 80095c8:	d818      	bhi.n	80095fc <__fputwc+0x4c>
 80095ca:	f88d 7004 	strb.w	r7, [sp, #4]
 80095ce:	2600      	movs	r6, #0
 80095d0:	f10d 0904 	add.w	r9, sp, #4
 80095d4:	42ae      	cmp	r6, r5
 80095d6:	d021      	beq.n	800961c <__fputwc+0x6c>
 80095d8:	68a3      	ldr	r3, [r4, #8]
 80095da:	f816 1009 	ldrb.w	r1, [r6, r9]
 80095de:	3b01      	subs	r3, #1
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	60a3      	str	r3, [r4, #8]
 80095e4:	da04      	bge.n	80095f0 <__fputwc+0x40>
 80095e6:	69a2      	ldr	r2, [r4, #24]
 80095e8:	4293      	cmp	r3, r2
 80095ea:	db1b      	blt.n	8009624 <__fputwc+0x74>
 80095ec:	290a      	cmp	r1, #10
 80095ee:	d019      	beq.n	8009624 <__fputwc+0x74>
 80095f0:	6823      	ldr	r3, [r4, #0]
 80095f2:	1c5a      	adds	r2, r3, #1
 80095f4:	6022      	str	r2, [r4, #0]
 80095f6:	7019      	strb	r1, [r3, #0]
 80095f8:	3601      	adds	r6, #1
 80095fa:	e7eb      	b.n	80095d4 <__fputwc+0x24>
 80095fc:	f104 035c 	add.w	r3, r4, #92	@ 0x5c
 8009600:	463a      	mov	r2, r7
 8009602:	4640      	mov	r0, r8
 8009604:	a901      	add	r1, sp, #4
 8009606:	f001 fc6d 	bl	800aee4 <_wcrtomb_r>
 800960a:	1c43      	adds	r3, r0, #1
 800960c:	4605      	mov	r5, r0
 800960e:	d1de      	bne.n	80095ce <__fputwc+0x1e>
 8009610:	89a3      	ldrh	r3, [r4, #12]
 8009612:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009616:	81a3      	strh	r3, [r4, #12]
 8009618:	f04f 37ff 	mov.w	r7, #4294967295
 800961c:	4638      	mov	r0, r7
 800961e:	b003      	add	sp, #12
 8009620:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009624:	4622      	mov	r2, r4
 8009626:	4640      	mov	r0, r8
 8009628:	f001 fcef 	bl	800b00a <__swbuf_r>
 800962c:	3001      	adds	r0, #1
 800962e:	d1e3      	bne.n	80095f8 <__fputwc+0x48>
 8009630:	e7f2      	b.n	8009618 <__fputwc+0x68>

08009632 <_fputwc_r>:
 8009632:	6e53      	ldr	r3, [r2, #100]	@ 0x64
 8009634:	b570      	push	{r4, r5, r6, lr}
 8009636:	07db      	lsls	r3, r3, #31
 8009638:	4605      	mov	r5, r0
 800963a:	460e      	mov	r6, r1
 800963c:	4614      	mov	r4, r2
 800963e:	d405      	bmi.n	800964c <_fputwc_r+0x1a>
 8009640:	8993      	ldrh	r3, [r2, #12]
 8009642:	0598      	lsls	r0, r3, #22
 8009644:	d402      	bmi.n	800964c <_fputwc_r+0x1a>
 8009646:	6d90      	ldr	r0, [r2, #88]	@ 0x58
 8009648:	f7fc fa74 	bl	8005b34 <__retarget_lock_acquire_recursive>
 800964c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009650:	0499      	lsls	r1, r3, #18
 8009652:	d406      	bmi.n	8009662 <_fputwc_r+0x30>
 8009654:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8009658:	81a3      	strh	r3, [r4, #12]
 800965a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800965c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8009660:	6663      	str	r3, [r4, #100]	@ 0x64
 8009662:	4622      	mov	r2, r4
 8009664:	4628      	mov	r0, r5
 8009666:	4631      	mov	r1, r6
 8009668:	f7ff ffa2 	bl	80095b0 <__fputwc>
 800966c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800966e:	4605      	mov	r5, r0
 8009670:	07da      	lsls	r2, r3, #31
 8009672:	d405      	bmi.n	8009680 <_fputwc_r+0x4e>
 8009674:	89a3      	ldrh	r3, [r4, #12]
 8009676:	059b      	lsls	r3, r3, #22
 8009678:	d402      	bmi.n	8009680 <_fputwc_r+0x4e>
 800967a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800967c:	f7fc fa5b 	bl	8005b36 <__retarget_lock_release_recursive>
 8009680:	4628      	mov	r0, r5
 8009682:	bd70      	pop	{r4, r5, r6, pc}

08009684 <memmove>:
 8009684:	4288      	cmp	r0, r1
 8009686:	b510      	push	{r4, lr}
 8009688:	eb01 0402 	add.w	r4, r1, r2
 800968c:	d902      	bls.n	8009694 <memmove+0x10>
 800968e:	4284      	cmp	r4, r0
 8009690:	4623      	mov	r3, r4
 8009692:	d807      	bhi.n	80096a4 <memmove+0x20>
 8009694:	1e43      	subs	r3, r0, #1
 8009696:	42a1      	cmp	r1, r4
 8009698:	d008      	beq.n	80096ac <memmove+0x28>
 800969a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800969e:	f803 2f01 	strb.w	r2, [r3, #1]!
 80096a2:	e7f8      	b.n	8009696 <memmove+0x12>
 80096a4:	4601      	mov	r1, r0
 80096a6:	4402      	add	r2, r0
 80096a8:	428a      	cmp	r2, r1
 80096aa:	d100      	bne.n	80096ae <memmove+0x2a>
 80096ac:	bd10      	pop	{r4, pc}
 80096ae:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80096b2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80096b6:	e7f7      	b.n	80096a8 <memmove+0x24>

080096b8 <strncpy>:
 80096b8:	4603      	mov	r3, r0
 80096ba:	b510      	push	{r4, lr}
 80096bc:	3901      	subs	r1, #1
 80096be:	b132      	cbz	r2, 80096ce <strncpy+0x16>
 80096c0:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80096c4:	3a01      	subs	r2, #1
 80096c6:	f803 4b01 	strb.w	r4, [r3], #1
 80096ca:	2c00      	cmp	r4, #0
 80096cc:	d1f7      	bne.n	80096be <strncpy+0x6>
 80096ce:	2100      	movs	r1, #0
 80096d0:	441a      	add	r2, r3
 80096d2:	4293      	cmp	r3, r2
 80096d4:	d100      	bne.n	80096d8 <strncpy+0x20>
 80096d6:	bd10      	pop	{r4, pc}
 80096d8:	f803 1b01 	strb.w	r1, [r3], #1
 80096dc:	e7f9      	b.n	80096d2 <strncpy+0x1a>
	...

080096e0 <__locale_mb_cur_max>:
 80096e0:	4b01      	ldr	r3, [pc, #4]	@ (80096e8 <__locale_mb_cur_max+0x8>)
 80096e2:	f893 0128 	ldrb.w	r0, [r3, #296]	@ 0x128
 80096e6:	4770      	bx	lr
 80096e8:	20000564 	.word	0x20000564

080096ec <_localeconv_r>:
 80096ec:	4800      	ldr	r0, [pc, #0]	@ (80096f0 <_localeconv_r+0x4>)
 80096ee:	4770      	bx	lr
 80096f0:	20000654 	.word	0x20000654

080096f4 <_fstat_r>:
 80096f4:	b538      	push	{r3, r4, r5, lr}
 80096f6:	2300      	movs	r3, #0
 80096f8:	4d06      	ldr	r5, [pc, #24]	@ (8009714 <_fstat_r+0x20>)
 80096fa:	4604      	mov	r4, r0
 80096fc:	4608      	mov	r0, r1
 80096fe:	4611      	mov	r1, r2
 8009700:	602b      	str	r3, [r5, #0]
 8009702:	f7f8 f9eb 	bl	8001adc <_fstat>
 8009706:	1c43      	adds	r3, r0, #1
 8009708:	d102      	bne.n	8009710 <_fstat_r+0x1c>
 800970a:	682b      	ldr	r3, [r5, #0]
 800970c:	b103      	cbz	r3, 8009710 <_fstat_r+0x1c>
 800970e:	6023      	str	r3, [r4, #0]
 8009710:	bd38      	pop	{r3, r4, r5, pc}
 8009712:	bf00      	nop
 8009714:	20000d34 	.word	0x20000d34

08009718 <_isatty_r>:
 8009718:	b538      	push	{r3, r4, r5, lr}
 800971a:	2300      	movs	r3, #0
 800971c:	4d05      	ldr	r5, [pc, #20]	@ (8009734 <_isatty_r+0x1c>)
 800971e:	4604      	mov	r4, r0
 8009720:	4608      	mov	r0, r1
 8009722:	602b      	str	r3, [r5, #0]
 8009724:	f001 fe06 	bl	800b334 <_isatty>
 8009728:	1c43      	adds	r3, r0, #1
 800972a:	d102      	bne.n	8009732 <_isatty_r+0x1a>
 800972c:	682b      	ldr	r3, [r5, #0]
 800972e:	b103      	cbz	r3, 8009732 <_isatty_r+0x1a>
 8009730:	6023      	str	r3, [r4, #0]
 8009732:	bd38      	pop	{r3, r4, r5, pc}
 8009734:	20000d34 	.word	0x20000d34

08009738 <__libc_fini_array>:
 8009738:	b538      	push	{r3, r4, r5, lr}
 800973a:	4d07      	ldr	r5, [pc, #28]	@ (8009758 <__libc_fini_array+0x20>)
 800973c:	4c07      	ldr	r4, [pc, #28]	@ (800975c <__libc_fini_array+0x24>)
 800973e:	1b64      	subs	r4, r4, r5
 8009740:	10a4      	asrs	r4, r4, #2
 8009742:	b91c      	cbnz	r4, 800974c <__libc_fini_array+0x14>
 8009744:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009748:	f001 be18 	b.w	800b37c <_fini>
 800974c:	3c01      	subs	r4, #1
 800974e:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 8009752:	4798      	blx	r3
 8009754:	e7f5      	b.n	8009742 <__libc_fini_array+0xa>
 8009756:	bf00      	nop
 8009758:	0800bc78 	.word	0x0800bc78
 800975c:	0800bc7c 	.word	0x0800bc7c

08009760 <memchr>:
 8009760:	4603      	mov	r3, r0
 8009762:	b510      	push	{r4, lr}
 8009764:	b2c9      	uxtb	r1, r1
 8009766:	4402      	add	r2, r0
 8009768:	4293      	cmp	r3, r2
 800976a:	4618      	mov	r0, r3
 800976c:	d101      	bne.n	8009772 <memchr+0x12>
 800976e:	2000      	movs	r0, #0
 8009770:	e003      	b.n	800977a <memchr+0x1a>
 8009772:	7804      	ldrb	r4, [r0, #0]
 8009774:	3301      	adds	r3, #1
 8009776:	428c      	cmp	r4, r1
 8009778:	d1f6      	bne.n	8009768 <memchr+0x8>
 800977a:	bd10      	pop	{r4, pc}

0800977c <memcpy>:
 800977c:	440a      	add	r2, r1
 800977e:	4291      	cmp	r1, r2
 8009780:	f100 33ff 	add.w	r3, r0, #4294967295
 8009784:	d100      	bne.n	8009788 <memcpy+0xc>
 8009786:	4770      	bx	lr
 8009788:	b510      	push	{r4, lr}
 800978a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800978e:	4291      	cmp	r1, r2
 8009790:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009794:	d1f9      	bne.n	800978a <memcpy+0xe>
 8009796:	bd10      	pop	{r4, pc}

08009798 <frexp>:
 8009798:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800979a:	4617      	mov	r7, r2
 800979c:	2200      	movs	r2, #0
 800979e:	603a      	str	r2, [r7, #0]
 80097a0:	4a14      	ldr	r2, [pc, #80]	@ (80097f4 <frexp+0x5c>)
 80097a2:	f021 4600 	bic.w	r6, r1, #2147483648	@ 0x80000000
 80097a6:	4296      	cmp	r6, r2
 80097a8:	4604      	mov	r4, r0
 80097aa:	460d      	mov	r5, r1
 80097ac:	460b      	mov	r3, r1
 80097ae:	d81e      	bhi.n	80097ee <frexp+0x56>
 80097b0:	4602      	mov	r2, r0
 80097b2:	4332      	orrs	r2, r6
 80097b4:	d01b      	beq.n	80097ee <frexp+0x56>
 80097b6:	4a10      	ldr	r2, [pc, #64]	@ (80097f8 <frexp+0x60>)
 80097b8:	400a      	ands	r2, r1
 80097ba:	b952      	cbnz	r2, 80097d2 <frexp+0x3a>
 80097bc:	2200      	movs	r2, #0
 80097be:	4b0f      	ldr	r3, [pc, #60]	@ (80097fc <frexp+0x64>)
 80097c0:	f7f6 fe9c 	bl	80004fc <__aeabi_dmul>
 80097c4:	f06f 0235 	mvn.w	r2, #53	@ 0x35
 80097c8:	4604      	mov	r4, r0
 80097ca:	460b      	mov	r3, r1
 80097cc:	f021 4600 	bic.w	r6, r1, #2147483648	@ 0x80000000
 80097d0:	603a      	str	r2, [r7, #0]
 80097d2:	683a      	ldr	r2, [r7, #0]
 80097d4:	1536      	asrs	r6, r6, #20
 80097d6:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80097da:	f2a6 36fe 	subw	r6, r6, #1022	@ 0x3fe
 80097de:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 80097e2:	4432      	add	r2, r6
 80097e4:	f043 557f 	orr.w	r5, r3, #1069547520	@ 0x3fc00000
 80097e8:	603a      	str	r2, [r7, #0]
 80097ea:	f445 1500 	orr.w	r5, r5, #2097152	@ 0x200000
 80097ee:	4620      	mov	r0, r4
 80097f0:	4629      	mov	r1, r5
 80097f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80097f4:	7fefffff 	.word	0x7fefffff
 80097f8:	7ff00000 	.word	0x7ff00000
 80097fc:	43500000 	.word	0x43500000

08009800 <__register_exitproc>:
 8009800:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009804:	f8df a06c 	ldr.w	sl, [pc, #108]	@ 8009874 <__register_exitproc+0x74>
 8009808:	4606      	mov	r6, r0
 800980a:	f8da 0000 	ldr.w	r0, [sl]
 800980e:	4698      	mov	r8, r3
 8009810:	460f      	mov	r7, r1
 8009812:	4691      	mov	r9, r2
 8009814:	f7fc f98e 	bl	8005b34 <__retarget_lock_acquire_recursive>
 8009818:	4b17      	ldr	r3, [pc, #92]	@ (8009878 <__register_exitproc+0x78>)
 800981a:	681c      	ldr	r4, [r3, #0]
 800981c:	b90c      	cbnz	r4, 8009822 <__register_exitproc+0x22>
 800981e:	4c17      	ldr	r4, [pc, #92]	@ (800987c <__register_exitproc+0x7c>)
 8009820:	601c      	str	r4, [r3, #0]
 8009822:	6865      	ldr	r5, [r4, #4]
 8009824:	f8da 0000 	ldr.w	r0, [sl]
 8009828:	2d1f      	cmp	r5, #31
 800982a:	dd05      	ble.n	8009838 <__register_exitproc+0x38>
 800982c:	f7fc f983 	bl	8005b36 <__retarget_lock_release_recursive>
 8009830:	f04f 30ff 	mov.w	r0, #4294967295
 8009834:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009838:	b19e      	cbz	r6, 8009862 <__register_exitproc+0x62>
 800983a:	2201      	movs	r2, #1
 800983c:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 8009840:	f8c1 9088 	str.w	r9, [r1, #136]	@ 0x88
 8009844:	f8d4 3188 	ldr.w	r3, [r4, #392]	@ 0x188
 8009848:	40aa      	lsls	r2, r5
 800984a:	4313      	orrs	r3, r2
 800984c:	f8c4 3188 	str.w	r3, [r4, #392]	@ 0x188
 8009850:	2e02      	cmp	r6, #2
 8009852:	f8c1 8108 	str.w	r8, [r1, #264]	@ 0x108
 8009856:	bf02      	ittt	eq
 8009858:	f8d4 318c 	ldreq.w	r3, [r4, #396]	@ 0x18c
 800985c:	4313      	orreq	r3, r2
 800985e:	f8c4 318c 	streq.w	r3, [r4, #396]	@ 0x18c
 8009862:	1c6b      	adds	r3, r5, #1
 8009864:	3502      	adds	r5, #2
 8009866:	6063      	str	r3, [r4, #4]
 8009868:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
 800986c:	f7fc f963 	bl	8005b36 <__retarget_lock_release_recursive>
 8009870:	2000      	movs	r0, #0
 8009872:	e7df      	b.n	8009834 <__register_exitproc+0x34>
 8009874:	20000560 	.word	0x20000560
 8009878:	20000d3c 	.word	0x20000d3c
 800987c:	20000d40 	.word	0x20000d40

08009880 <quorem>:
 8009880:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009884:	6903      	ldr	r3, [r0, #16]
 8009886:	690c      	ldr	r4, [r1, #16]
 8009888:	4607      	mov	r7, r0
 800988a:	42a3      	cmp	r3, r4
 800988c:	db7e      	blt.n	800998c <quorem+0x10c>
 800988e:	3c01      	subs	r4, #1
 8009890:	00a3      	lsls	r3, r4, #2
 8009892:	f100 0514 	add.w	r5, r0, #20
 8009896:	f101 0814 	add.w	r8, r1, #20
 800989a:	9300      	str	r3, [sp, #0]
 800989c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80098a0:	9301      	str	r3, [sp, #4]
 80098a2:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80098a6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80098aa:	3301      	adds	r3, #1
 80098ac:	429a      	cmp	r2, r3
 80098ae:	fbb2 f6f3 	udiv	r6, r2, r3
 80098b2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80098b6:	d32e      	bcc.n	8009916 <quorem+0x96>
 80098b8:	f04f 0a00 	mov.w	sl, #0
 80098bc:	46c4      	mov	ip, r8
 80098be:	46ae      	mov	lr, r5
 80098c0:	46d3      	mov	fp, sl
 80098c2:	f85c 3b04 	ldr.w	r3, [ip], #4
 80098c6:	b298      	uxth	r0, r3
 80098c8:	fb06 a000 	mla	r0, r6, r0, sl
 80098cc:	0c1b      	lsrs	r3, r3, #16
 80098ce:	0c02      	lsrs	r2, r0, #16
 80098d0:	fb06 2303 	mla	r3, r6, r3, r2
 80098d4:	f8de 2000 	ldr.w	r2, [lr]
 80098d8:	b280      	uxth	r0, r0
 80098da:	b292      	uxth	r2, r2
 80098dc:	1a12      	subs	r2, r2, r0
 80098de:	445a      	add	r2, fp
 80098e0:	f8de 0000 	ldr.w	r0, [lr]
 80098e4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80098e8:	b29b      	uxth	r3, r3
 80098ea:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80098ee:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80098f2:	b292      	uxth	r2, r2
 80098f4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80098f8:	45e1      	cmp	r9, ip
 80098fa:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80098fe:	f84e 2b04 	str.w	r2, [lr], #4
 8009902:	d2de      	bcs.n	80098c2 <quorem+0x42>
 8009904:	9b00      	ldr	r3, [sp, #0]
 8009906:	58eb      	ldr	r3, [r5, r3]
 8009908:	b92b      	cbnz	r3, 8009916 <quorem+0x96>
 800990a:	9b01      	ldr	r3, [sp, #4]
 800990c:	3b04      	subs	r3, #4
 800990e:	429d      	cmp	r5, r3
 8009910:	461a      	mov	r2, r3
 8009912:	d32f      	bcc.n	8009974 <quorem+0xf4>
 8009914:	613c      	str	r4, [r7, #16]
 8009916:	4638      	mov	r0, r7
 8009918:	f001 f822 	bl	800a960 <__mcmp>
 800991c:	2800      	cmp	r0, #0
 800991e:	db25      	blt.n	800996c <quorem+0xec>
 8009920:	4629      	mov	r1, r5
 8009922:	2000      	movs	r0, #0
 8009924:	f858 2b04 	ldr.w	r2, [r8], #4
 8009928:	f8d1 c000 	ldr.w	ip, [r1]
 800992c:	fa1f fe82 	uxth.w	lr, r2
 8009930:	fa1f f38c 	uxth.w	r3, ip
 8009934:	eba3 030e 	sub.w	r3, r3, lr
 8009938:	4403      	add	r3, r0
 800993a:	0c12      	lsrs	r2, r2, #16
 800993c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8009940:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8009944:	b29b      	uxth	r3, r3
 8009946:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800994a:	45c1      	cmp	r9, r8
 800994c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8009950:	f841 3b04 	str.w	r3, [r1], #4
 8009954:	d2e6      	bcs.n	8009924 <quorem+0xa4>
 8009956:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800995a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800995e:	b922      	cbnz	r2, 800996a <quorem+0xea>
 8009960:	3b04      	subs	r3, #4
 8009962:	429d      	cmp	r5, r3
 8009964:	461a      	mov	r2, r3
 8009966:	d30b      	bcc.n	8009980 <quorem+0x100>
 8009968:	613c      	str	r4, [r7, #16]
 800996a:	3601      	adds	r6, #1
 800996c:	4630      	mov	r0, r6
 800996e:	b003      	add	sp, #12
 8009970:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009974:	6812      	ldr	r2, [r2, #0]
 8009976:	3b04      	subs	r3, #4
 8009978:	2a00      	cmp	r2, #0
 800997a:	d1cb      	bne.n	8009914 <quorem+0x94>
 800997c:	3c01      	subs	r4, #1
 800997e:	e7c6      	b.n	800990e <quorem+0x8e>
 8009980:	6812      	ldr	r2, [r2, #0]
 8009982:	3b04      	subs	r3, #4
 8009984:	2a00      	cmp	r2, #0
 8009986:	d1ef      	bne.n	8009968 <quorem+0xe8>
 8009988:	3c01      	subs	r4, #1
 800998a:	e7ea      	b.n	8009962 <quorem+0xe2>
 800998c:	2000      	movs	r0, #0
 800998e:	e7ee      	b.n	800996e <quorem+0xee>

08009990 <_dtoa_r>:
 8009990:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009994:	4614      	mov	r4, r2
 8009996:	461d      	mov	r5, r3
 8009998:	6b81      	ldr	r1, [r0, #56]	@ 0x38
 800999a:	b097      	sub	sp, #92	@ 0x5c
 800999c:	4683      	mov	fp, r0
 800999e:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80099a2:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 80099a4:	b149      	cbz	r1, 80099ba <_dtoa_r+0x2a>
 80099a6:	2301      	movs	r3, #1
 80099a8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80099aa:	4093      	lsls	r3, r2
 80099ac:	608b      	str	r3, [r1, #8]
 80099ae:	604a      	str	r2, [r1, #4]
 80099b0:	f000 fdd1 	bl	800a556 <_Bfree>
 80099b4:	2300      	movs	r3, #0
 80099b6:	f8cb 3038 	str.w	r3, [fp, #56]	@ 0x38
 80099ba:	1e2b      	subs	r3, r5, #0
 80099bc:	bfaf      	iteee	ge
 80099be:	2300      	movge	r3, #0
 80099c0:	2201      	movlt	r2, #1
 80099c2:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80099c6:	9303      	strlt	r3, [sp, #12]
 80099c8:	bfa8      	it	ge
 80099ca:	6033      	strge	r3, [r6, #0]
 80099cc:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80099d0:	4b97      	ldr	r3, [pc, #604]	@ (8009c30 <_dtoa_r+0x2a0>)
 80099d2:	bfb8      	it	lt
 80099d4:	6032      	strlt	r2, [r6, #0]
 80099d6:	ea33 0308 	bics.w	r3, r3, r8
 80099da:	d114      	bne.n	8009a06 <_dtoa_r+0x76>
 80099dc:	f242 730f 	movw	r3, #9999	@ 0x270f
 80099e0:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80099e2:	6013      	str	r3, [r2, #0]
 80099e4:	f3c8 0313 	ubfx	r3, r8, #0, #20
 80099e8:	4323      	orrs	r3, r4
 80099ea:	f000 854d 	beq.w	800a488 <_dtoa_r+0xaf8>
 80099ee:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80099f0:	f8df a240 	ldr.w	sl, [pc, #576]	@ 8009c34 <_dtoa_r+0x2a4>
 80099f4:	b11b      	cbz	r3, 80099fe <_dtoa_r+0x6e>
 80099f6:	f10a 0303 	add.w	r3, sl, #3
 80099fa:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80099fc:	6013      	str	r3, [r2, #0]
 80099fe:	4650      	mov	r0, sl
 8009a00:	b017      	add	sp, #92	@ 0x5c
 8009a02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a06:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009a0a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8009a0e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009a12:	2200      	movs	r2, #0
 8009a14:	2300      	movs	r3, #0
 8009a16:	f7f6 ffd9 	bl	80009cc <__aeabi_dcmpeq>
 8009a1a:	4607      	mov	r7, r0
 8009a1c:	b150      	cbz	r0, 8009a34 <_dtoa_r+0xa4>
 8009a1e:	2301      	movs	r3, #1
 8009a20:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8009a22:	6013      	str	r3, [r2, #0]
 8009a24:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8009a26:	b113      	cbz	r3, 8009a2e <_dtoa_r+0x9e>
 8009a28:	4b83      	ldr	r3, [pc, #524]	@ (8009c38 <_dtoa_r+0x2a8>)
 8009a2a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8009a2c:	6013      	str	r3, [r2, #0]
 8009a2e:	f8df a20c 	ldr.w	sl, [pc, #524]	@ 8009c3c <_dtoa_r+0x2ac>
 8009a32:	e7e4      	b.n	80099fe <_dtoa_r+0x6e>
 8009a34:	ab14      	add	r3, sp, #80	@ 0x50
 8009a36:	9301      	str	r3, [sp, #4]
 8009a38:	ab15      	add	r3, sp, #84	@ 0x54
 8009a3a:	9300      	str	r3, [sp, #0]
 8009a3c:	4658      	mov	r0, fp
 8009a3e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8009a42:	f001 f83d 	bl	800aac0 <__d2b>
 8009a46:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8009a4a:	4681      	mov	r9, r0
 8009a4c:	2e00      	cmp	r6, #0
 8009a4e:	d077      	beq.n	8009b40 <_dtoa_r+0x1b0>
 8009a50:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009a54:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009a56:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8009a5a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009a5e:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8009a62:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8009a66:	9712      	str	r7, [sp, #72]	@ 0x48
 8009a68:	4619      	mov	r1, r3
 8009a6a:	2200      	movs	r2, #0
 8009a6c:	4b74      	ldr	r3, [pc, #464]	@ (8009c40 <_dtoa_r+0x2b0>)
 8009a6e:	f7f6 fb8d 	bl	800018c <__aeabi_dsub>
 8009a72:	a369      	add	r3, pc, #420	@ (adr r3, 8009c18 <_dtoa_r+0x288>)
 8009a74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a78:	f7f6 fd40 	bl	80004fc <__aeabi_dmul>
 8009a7c:	a368      	add	r3, pc, #416	@ (adr r3, 8009c20 <_dtoa_r+0x290>)
 8009a7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a82:	f7f6 fb85 	bl	8000190 <__adddf3>
 8009a86:	4604      	mov	r4, r0
 8009a88:	4630      	mov	r0, r6
 8009a8a:	460d      	mov	r5, r1
 8009a8c:	f7f6 fccc 	bl	8000428 <__aeabi_i2d>
 8009a90:	a365      	add	r3, pc, #404	@ (adr r3, 8009c28 <_dtoa_r+0x298>)
 8009a92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a96:	f7f6 fd31 	bl	80004fc <__aeabi_dmul>
 8009a9a:	4602      	mov	r2, r0
 8009a9c:	460b      	mov	r3, r1
 8009a9e:	4620      	mov	r0, r4
 8009aa0:	4629      	mov	r1, r5
 8009aa2:	f7f6 fb75 	bl	8000190 <__adddf3>
 8009aa6:	4604      	mov	r4, r0
 8009aa8:	460d      	mov	r5, r1
 8009aaa:	f7f6 ffd7 	bl	8000a5c <__aeabi_d2iz>
 8009aae:	2200      	movs	r2, #0
 8009ab0:	4607      	mov	r7, r0
 8009ab2:	2300      	movs	r3, #0
 8009ab4:	4620      	mov	r0, r4
 8009ab6:	4629      	mov	r1, r5
 8009ab8:	f7f6 ff92 	bl	80009e0 <__aeabi_dcmplt>
 8009abc:	b140      	cbz	r0, 8009ad0 <_dtoa_r+0x140>
 8009abe:	4638      	mov	r0, r7
 8009ac0:	f7f6 fcb2 	bl	8000428 <__aeabi_i2d>
 8009ac4:	4622      	mov	r2, r4
 8009ac6:	462b      	mov	r3, r5
 8009ac8:	f7f6 ff80 	bl	80009cc <__aeabi_dcmpeq>
 8009acc:	b900      	cbnz	r0, 8009ad0 <_dtoa_r+0x140>
 8009ace:	3f01      	subs	r7, #1
 8009ad0:	2f16      	cmp	r7, #22
 8009ad2:	d853      	bhi.n	8009b7c <_dtoa_r+0x1ec>
 8009ad4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009ad8:	4b5a      	ldr	r3, [pc, #360]	@ (8009c44 <_dtoa_r+0x2b4>)
 8009ada:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009ade:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ae2:	f7f6 ff7d 	bl	80009e0 <__aeabi_dcmplt>
 8009ae6:	2800      	cmp	r0, #0
 8009ae8:	d04a      	beq.n	8009b80 <_dtoa_r+0x1f0>
 8009aea:	2300      	movs	r3, #0
 8009aec:	3f01      	subs	r7, #1
 8009aee:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009af0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009af2:	1b9b      	subs	r3, r3, r6
 8009af4:	1e5a      	subs	r2, r3, #1
 8009af6:	bf46      	itte	mi
 8009af8:	f1c3 0801 	rsbmi	r8, r3, #1
 8009afc:	2300      	movmi	r3, #0
 8009afe:	f04f 0800 	movpl.w	r8, #0
 8009b02:	9209      	str	r2, [sp, #36]	@ 0x24
 8009b04:	bf48      	it	mi
 8009b06:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8009b08:	2f00      	cmp	r7, #0
 8009b0a:	db3b      	blt.n	8009b84 <_dtoa_r+0x1f4>
 8009b0c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009b0e:	970e      	str	r7, [sp, #56]	@ 0x38
 8009b10:	443b      	add	r3, r7
 8009b12:	9309      	str	r3, [sp, #36]	@ 0x24
 8009b14:	2300      	movs	r3, #0
 8009b16:	930a      	str	r3, [sp, #40]	@ 0x28
 8009b18:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8009b1a:	2b09      	cmp	r3, #9
 8009b1c:	d867      	bhi.n	8009bee <_dtoa_r+0x25e>
 8009b1e:	2b05      	cmp	r3, #5
 8009b20:	bfc4      	itt	gt
 8009b22:	3b04      	subgt	r3, #4
 8009b24:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8009b26:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8009b28:	bfc8      	it	gt
 8009b2a:	2400      	movgt	r4, #0
 8009b2c:	f1a3 0302 	sub.w	r3, r3, #2
 8009b30:	bfd8      	it	le
 8009b32:	2401      	movle	r4, #1
 8009b34:	2b03      	cmp	r3, #3
 8009b36:	d865      	bhi.n	8009c04 <_dtoa_r+0x274>
 8009b38:	e8df f003 	tbb	[pc, r3]
 8009b3c:	5736382b 	.word	0x5736382b
 8009b40:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8009b44:	441e      	add	r6, r3
 8009b46:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8009b4a:	2b20      	cmp	r3, #32
 8009b4c:	bfc1      	itttt	gt
 8009b4e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8009b52:	fa08 f803 	lslgt.w	r8, r8, r3
 8009b56:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8009b5a:	fa24 f303 	lsrgt.w	r3, r4, r3
 8009b5e:	bfd6      	itet	le
 8009b60:	f1c3 0320 	rsble	r3, r3, #32
 8009b64:	ea48 0003 	orrgt.w	r0, r8, r3
 8009b68:	fa04 f003 	lslle.w	r0, r4, r3
 8009b6c:	f7f6 fc4c 	bl	8000408 <__aeabi_ui2d>
 8009b70:	2201      	movs	r2, #1
 8009b72:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8009b76:	3e01      	subs	r6, #1
 8009b78:	9212      	str	r2, [sp, #72]	@ 0x48
 8009b7a:	e775      	b.n	8009a68 <_dtoa_r+0xd8>
 8009b7c:	2301      	movs	r3, #1
 8009b7e:	e7b6      	b.n	8009aee <_dtoa_r+0x15e>
 8009b80:	900f      	str	r0, [sp, #60]	@ 0x3c
 8009b82:	e7b5      	b.n	8009af0 <_dtoa_r+0x160>
 8009b84:	427b      	negs	r3, r7
 8009b86:	930a      	str	r3, [sp, #40]	@ 0x28
 8009b88:	2300      	movs	r3, #0
 8009b8a:	eba8 0807 	sub.w	r8, r8, r7
 8009b8e:	930e      	str	r3, [sp, #56]	@ 0x38
 8009b90:	e7c2      	b.n	8009b18 <_dtoa_r+0x188>
 8009b92:	2300      	movs	r3, #0
 8009b94:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009b96:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009b98:	2b00      	cmp	r3, #0
 8009b9a:	dc36      	bgt.n	8009c0a <_dtoa_r+0x27a>
 8009b9c:	2301      	movs	r3, #1
 8009b9e:	461a      	mov	r2, r3
 8009ba0:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8009ba4:	9221      	str	r2, [sp, #132]	@ 0x84
 8009ba6:	e00b      	b.n	8009bc0 <_dtoa_r+0x230>
 8009ba8:	2301      	movs	r3, #1
 8009baa:	e7f3      	b.n	8009b94 <_dtoa_r+0x204>
 8009bac:	2300      	movs	r3, #0
 8009bae:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009bb0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009bb2:	18fb      	adds	r3, r7, r3
 8009bb4:	9308      	str	r3, [sp, #32]
 8009bb6:	3301      	adds	r3, #1
 8009bb8:	2b01      	cmp	r3, #1
 8009bba:	9307      	str	r3, [sp, #28]
 8009bbc:	bfb8      	it	lt
 8009bbe:	2301      	movlt	r3, #1
 8009bc0:	2100      	movs	r1, #0
 8009bc2:	2204      	movs	r2, #4
 8009bc4:	f102 0014 	add.w	r0, r2, #20
 8009bc8:	4298      	cmp	r0, r3
 8009bca:	d922      	bls.n	8009c12 <_dtoa_r+0x282>
 8009bcc:	4658      	mov	r0, fp
 8009bce:	f8cb 103c 	str.w	r1, [fp, #60]	@ 0x3c
 8009bd2:	f000 fc9b 	bl	800a50c <_Balloc>
 8009bd6:	4682      	mov	sl, r0
 8009bd8:	2800      	cmp	r0, #0
 8009bda:	d139      	bne.n	8009c50 <_dtoa_r+0x2c0>
 8009bdc:	4602      	mov	r2, r0
 8009bde:	f240 11af 	movw	r1, #431	@ 0x1af
 8009be2:	4b19      	ldr	r3, [pc, #100]	@ (8009c48 <_dtoa_r+0x2b8>)
 8009be4:	4819      	ldr	r0, [pc, #100]	@ (8009c4c <_dtoa_r+0x2bc>)
 8009be6:	f001 fa59 	bl	800b09c <__assert_func>
 8009bea:	2301      	movs	r3, #1
 8009bec:	e7df      	b.n	8009bae <_dtoa_r+0x21e>
 8009bee:	2401      	movs	r4, #1
 8009bf0:	2300      	movs	r3, #0
 8009bf2:	940b      	str	r4, [sp, #44]	@ 0x2c
 8009bf4:	9320      	str	r3, [sp, #128]	@ 0x80
 8009bf6:	f04f 33ff 	mov.w	r3, #4294967295
 8009bfa:	2200      	movs	r2, #0
 8009bfc:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8009c00:	2312      	movs	r3, #18
 8009c02:	e7cf      	b.n	8009ba4 <_dtoa_r+0x214>
 8009c04:	2301      	movs	r3, #1
 8009c06:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009c08:	e7f5      	b.n	8009bf6 <_dtoa_r+0x266>
 8009c0a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009c0c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8009c10:	e7d6      	b.n	8009bc0 <_dtoa_r+0x230>
 8009c12:	3101      	adds	r1, #1
 8009c14:	0052      	lsls	r2, r2, #1
 8009c16:	e7d5      	b.n	8009bc4 <_dtoa_r+0x234>
 8009c18:	636f4361 	.word	0x636f4361
 8009c1c:	3fd287a7 	.word	0x3fd287a7
 8009c20:	8b60c8b3 	.word	0x8b60c8b3
 8009c24:	3fc68a28 	.word	0x3fc68a28
 8009c28:	509f79fb 	.word	0x509f79fb
 8009c2c:	3fd34413 	.word	0x3fd34413
 8009c30:	7ff00000 	.word	0x7ff00000
 8009c34:	0800b963 	.word	0x0800b963
 8009c38:	0800b8ef 	.word	0x0800b8ef
 8009c3c:	0800b8ee 	.word	0x0800b8ee
 8009c40:	3ff80000 	.word	0x3ff80000
 8009c44:	0800ba60 	.word	0x0800ba60
 8009c48:	0800b967 	.word	0x0800b967
 8009c4c:	0800b978 	.word	0x0800b978
 8009c50:	9b07      	ldr	r3, [sp, #28]
 8009c52:	f8cb 0038 	str.w	r0, [fp, #56]	@ 0x38
 8009c56:	2b0e      	cmp	r3, #14
 8009c58:	f200 80a4 	bhi.w	8009da4 <_dtoa_r+0x414>
 8009c5c:	2c00      	cmp	r4, #0
 8009c5e:	f000 80a1 	beq.w	8009da4 <_dtoa_r+0x414>
 8009c62:	2f00      	cmp	r7, #0
 8009c64:	dd33      	ble.n	8009cce <_dtoa_r+0x33e>
 8009c66:	4b86      	ldr	r3, [pc, #536]	@ (8009e80 <_dtoa_r+0x4f0>)
 8009c68:	f007 020f 	and.w	r2, r7, #15
 8009c6c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009c70:	05f8      	lsls	r0, r7, #23
 8009c72:	e9d3 3400 	ldrd	r3, r4, [r3]
 8009c76:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8009c7a:	ea4f 1427 	mov.w	r4, r7, asr #4
 8009c7e:	d516      	bpl.n	8009cae <_dtoa_r+0x31e>
 8009c80:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009c84:	4b7f      	ldr	r3, [pc, #508]	@ (8009e84 <_dtoa_r+0x4f4>)
 8009c86:	2603      	movs	r6, #3
 8009c88:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009c8c:	f7f6 fd60 	bl	8000750 <__aeabi_ddiv>
 8009c90:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009c94:	f004 040f 	and.w	r4, r4, #15
 8009c98:	4d7a      	ldr	r5, [pc, #488]	@ (8009e84 <_dtoa_r+0x4f4>)
 8009c9a:	b954      	cbnz	r4, 8009cb2 <_dtoa_r+0x322>
 8009c9c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009ca0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009ca4:	f7f6 fd54 	bl	8000750 <__aeabi_ddiv>
 8009ca8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009cac:	e028      	b.n	8009d00 <_dtoa_r+0x370>
 8009cae:	2602      	movs	r6, #2
 8009cb0:	e7f2      	b.n	8009c98 <_dtoa_r+0x308>
 8009cb2:	07e1      	lsls	r1, r4, #31
 8009cb4:	d508      	bpl.n	8009cc8 <_dtoa_r+0x338>
 8009cb6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009cba:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009cbe:	f7f6 fc1d 	bl	80004fc <__aeabi_dmul>
 8009cc2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009cc6:	3601      	adds	r6, #1
 8009cc8:	1064      	asrs	r4, r4, #1
 8009cca:	3508      	adds	r5, #8
 8009ccc:	e7e5      	b.n	8009c9a <_dtoa_r+0x30a>
 8009cce:	f000 80d2 	beq.w	8009e76 <_dtoa_r+0x4e6>
 8009cd2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009cd6:	427c      	negs	r4, r7
 8009cd8:	4b69      	ldr	r3, [pc, #420]	@ (8009e80 <_dtoa_r+0x4f0>)
 8009cda:	f004 020f 	and.w	r2, r4, #15
 8009cde:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009ce2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ce6:	f7f6 fc09 	bl	80004fc <__aeabi_dmul>
 8009cea:	2602      	movs	r6, #2
 8009cec:	2300      	movs	r3, #0
 8009cee:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009cf2:	4d64      	ldr	r5, [pc, #400]	@ (8009e84 <_dtoa_r+0x4f4>)
 8009cf4:	1124      	asrs	r4, r4, #4
 8009cf6:	2c00      	cmp	r4, #0
 8009cf8:	f040 80b2 	bne.w	8009e60 <_dtoa_r+0x4d0>
 8009cfc:	2b00      	cmp	r3, #0
 8009cfe:	d1d3      	bne.n	8009ca8 <_dtoa_r+0x318>
 8009d00:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8009d04:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009d06:	2b00      	cmp	r3, #0
 8009d08:	f000 80b7 	beq.w	8009e7a <_dtoa_r+0x4ea>
 8009d0c:	2200      	movs	r2, #0
 8009d0e:	4620      	mov	r0, r4
 8009d10:	4629      	mov	r1, r5
 8009d12:	4b5d      	ldr	r3, [pc, #372]	@ (8009e88 <_dtoa_r+0x4f8>)
 8009d14:	f7f6 fe64 	bl	80009e0 <__aeabi_dcmplt>
 8009d18:	2800      	cmp	r0, #0
 8009d1a:	f000 80ae 	beq.w	8009e7a <_dtoa_r+0x4ea>
 8009d1e:	9b07      	ldr	r3, [sp, #28]
 8009d20:	2b00      	cmp	r3, #0
 8009d22:	f000 80aa 	beq.w	8009e7a <_dtoa_r+0x4ea>
 8009d26:	9b08      	ldr	r3, [sp, #32]
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	dd37      	ble.n	8009d9c <_dtoa_r+0x40c>
 8009d2c:	1e7b      	subs	r3, r7, #1
 8009d2e:	4620      	mov	r0, r4
 8009d30:	9304      	str	r3, [sp, #16]
 8009d32:	2200      	movs	r2, #0
 8009d34:	4629      	mov	r1, r5
 8009d36:	4b55      	ldr	r3, [pc, #340]	@ (8009e8c <_dtoa_r+0x4fc>)
 8009d38:	f7f6 fbe0 	bl	80004fc <__aeabi_dmul>
 8009d3c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009d40:	9c08      	ldr	r4, [sp, #32]
 8009d42:	3601      	adds	r6, #1
 8009d44:	4630      	mov	r0, r6
 8009d46:	f7f6 fb6f 	bl	8000428 <__aeabi_i2d>
 8009d4a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009d4e:	f7f6 fbd5 	bl	80004fc <__aeabi_dmul>
 8009d52:	2200      	movs	r2, #0
 8009d54:	4b4e      	ldr	r3, [pc, #312]	@ (8009e90 <_dtoa_r+0x500>)
 8009d56:	f7f6 fa1b 	bl	8000190 <__adddf3>
 8009d5a:	4605      	mov	r5, r0
 8009d5c:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8009d60:	2c00      	cmp	r4, #0
 8009d62:	f040 8099 	bne.w	8009e98 <_dtoa_r+0x508>
 8009d66:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009d6a:	2200      	movs	r2, #0
 8009d6c:	4b49      	ldr	r3, [pc, #292]	@ (8009e94 <_dtoa_r+0x504>)
 8009d6e:	f7f6 fa0d 	bl	800018c <__aeabi_dsub>
 8009d72:	4602      	mov	r2, r0
 8009d74:	460b      	mov	r3, r1
 8009d76:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009d7a:	462a      	mov	r2, r5
 8009d7c:	4633      	mov	r3, r6
 8009d7e:	f7f6 fe4d 	bl	8000a1c <__aeabi_dcmpgt>
 8009d82:	2800      	cmp	r0, #0
 8009d84:	f040 828d 	bne.w	800a2a2 <_dtoa_r+0x912>
 8009d88:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009d8c:	462a      	mov	r2, r5
 8009d8e:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8009d92:	f7f6 fe25 	bl	80009e0 <__aeabi_dcmplt>
 8009d96:	2800      	cmp	r0, #0
 8009d98:	f040 8126 	bne.w	8009fe8 <_dtoa_r+0x658>
 8009d9c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8009da0:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8009da4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8009da6:	2b00      	cmp	r3, #0
 8009da8:	f2c0 8162 	blt.w	800a070 <_dtoa_r+0x6e0>
 8009dac:	2f0e      	cmp	r7, #14
 8009dae:	f300 815f 	bgt.w	800a070 <_dtoa_r+0x6e0>
 8009db2:	4b33      	ldr	r3, [pc, #204]	@ (8009e80 <_dtoa_r+0x4f0>)
 8009db4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009db8:	e9d3 3400 	ldrd	r3, r4, [r3]
 8009dbc:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8009dc0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009dc2:	2b00      	cmp	r3, #0
 8009dc4:	da03      	bge.n	8009dce <_dtoa_r+0x43e>
 8009dc6:	9b07      	ldr	r3, [sp, #28]
 8009dc8:	2b00      	cmp	r3, #0
 8009dca:	f340 80ff 	ble.w	8009fcc <_dtoa_r+0x63c>
 8009dce:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8009dd2:	4656      	mov	r6, sl
 8009dd4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009dd8:	4620      	mov	r0, r4
 8009dda:	4629      	mov	r1, r5
 8009ddc:	f7f6 fcb8 	bl	8000750 <__aeabi_ddiv>
 8009de0:	f7f6 fe3c 	bl	8000a5c <__aeabi_d2iz>
 8009de4:	4680      	mov	r8, r0
 8009de6:	f7f6 fb1f 	bl	8000428 <__aeabi_i2d>
 8009dea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009dee:	f7f6 fb85 	bl	80004fc <__aeabi_dmul>
 8009df2:	4602      	mov	r2, r0
 8009df4:	460b      	mov	r3, r1
 8009df6:	4620      	mov	r0, r4
 8009df8:	4629      	mov	r1, r5
 8009dfa:	f7f6 f9c7 	bl	800018c <__aeabi_dsub>
 8009dfe:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8009e02:	9d07      	ldr	r5, [sp, #28]
 8009e04:	f806 4b01 	strb.w	r4, [r6], #1
 8009e08:	eba6 040a 	sub.w	r4, r6, sl
 8009e0c:	42a5      	cmp	r5, r4
 8009e0e:	4602      	mov	r2, r0
 8009e10:	460b      	mov	r3, r1
 8009e12:	f040 8115 	bne.w	800a040 <_dtoa_r+0x6b0>
 8009e16:	f7f6 f9bb 	bl	8000190 <__adddf3>
 8009e1a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009e1e:	4604      	mov	r4, r0
 8009e20:	460d      	mov	r5, r1
 8009e22:	f7f6 fdfb 	bl	8000a1c <__aeabi_dcmpgt>
 8009e26:	2800      	cmp	r0, #0
 8009e28:	f040 80f7 	bne.w	800a01a <_dtoa_r+0x68a>
 8009e2c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009e30:	4620      	mov	r0, r4
 8009e32:	4629      	mov	r1, r5
 8009e34:	f7f6 fdca 	bl	80009cc <__aeabi_dcmpeq>
 8009e38:	b118      	cbz	r0, 8009e42 <_dtoa_r+0x4b2>
 8009e3a:	f018 0f01 	tst.w	r8, #1
 8009e3e:	f040 80ec 	bne.w	800a01a <_dtoa_r+0x68a>
 8009e42:	4649      	mov	r1, r9
 8009e44:	4658      	mov	r0, fp
 8009e46:	f000 fb86 	bl	800a556 <_Bfree>
 8009e4a:	2300      	movs	r3, #0
 8009e4c:	7033      	strb	r3, [r6, #0]
 8009e4e:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8009e50:	3701      	adds	r7, #1
 8009e52:	601f      	str	r7, [r3, #0]
 8009e54:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8009e56:	2b00      	cmp	r3, #0
 8009e58:	f43f add1 	beq.w	80099fe <_dtoa_r+0x6e>
 8009e5c:	601e      	str	r6, [r3, #0]
 8009e5e:	e5ce      	b.n	80099fe <_dtoa_r+0x6e>
 8009e60:	07e2      	lsls	r2, r4, #31
 8009e62:	d505      	bpl.n	8009e70 <_dtoa_r+0x4e0>
 8009e64:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009e68:	f7f6 fb48 	bl	80004fc <__aeabi_dmul>
 8009e6c:	2301      	movs	r3, #1
 8009e6e:	3601      	adds	r6, #1
 8009e70:	1064      	asrs	r4, r4, #1
 8009e72:	3508      	adds	r5, #8
 8009e74:	e73f      	b.n	8009cf6 <_dtoa_r+0x366>
 8009e76:	2602      	movs	r6, #2
 8009e78:	e742      	b.n	8009d00 <_dtoa_r+0x370>
 8009e7a:	9c07      	ldr	r4, [sp, #28]
 8009e7c:	9704      	str	r7, [sp, #16]
 8009e7e:	e761      	b.n	8009d44 <_dtoa_r+0x3b4>
 8009e80:	0800ba60 	.word	0x0800ba60
 8009e84:	0800ba38 	.word	0x0800ba38
 8009e88:	3ff00000 	.word	0x3ff00000
 8009e8c:	40240000 	.word	0x40240000
 8009e90:	401c0000 	.word	0x401c0000
 8009e94:	40140000 	.word	0x40140000
 8009e98:	4b70      	ldr	r3, [pc, #448]	@ (800a05c <_dtoa_r+0x6cc>)
 8009e9a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009e9c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009ea0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009ea4:	4454      	add	r4, sl
 8009ea6:	2900      	cmp	r1, #0
 8009ea8:	d045      	beq.n	8009f36 <_dtoa_r+0x5a6>
 8009eaa:	2000      	movs	r0, #0
 8009eac:	496c      	ldr	r1, [pc, #432]	@ (800a060 <_dtoa_r+0x6d0>)
 8009eae:	f7f6 fc4f 	bl	8000750 <__aeabi_ddiv>
 8009eb2:	4633      	mov	r3, r6
 8009eb4:	462a      	mov	r2, r5
 8009eb6:	f7f6 f969 	bl	800018c <__aeabi_dsub>
 8009eba:	4656      	mov	r6, sl
 8009ebc:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8009ec0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009ec4:	f7f6 fdca 	bl	8000a5c <__aeabi_d2iz>
 8009ec8:	4605      	mov	r5, r0
 8009eca:	f7f6 faad 	bl	8000428 <__aeabi_i2d>
 8009ece:	4602      	mov	r2, r0
 8009ed0:	460b      	mov	r3, r1
 8009ed2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009ed6:	f7f6 f959 	bl	800018c <__aeabi_dsub>
 8009eda:	4602      	mov	r2, r0
 8009edc:	460b      	mov	r3, r1
 8009ede:	3530      	adds	r5, #48	@ 0x30
 8009ee0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009ee4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8009ee8:	f806 5b01 	strb.w	r5, [r6], #1
 8009eec:	f7f6 fd78 	bl	80009e0 <__aeabi_dcmplt>
 8009ef0:	2800      	cmp	r0, #0
 8009ef2:	d163      	bne.n	8009fbc <_dtoa_r+0x62c>
 8009ef4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009ef8:	2000      	movs	r0, #0
 8009efa:	495a      	ldr	r1, [pc, #360]	@ (800a064 <_dtoa_r+0x6d4>)
 8009efc:	f7f6 f946 	bl	800018c <__aeabi_dsub>
 8009f00:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8009f04:	f7f6 fd6c 	bl	80009e0 <__aeabi_dcmplt>
 8009f08:	2800      	cmp	r0, #0
 8009f0a:	f040 8087 	bne.w	800a01c <_dtoa_r+0x68c>
 8009f0e:	42a6      	cmp	r6, r4
 8009f10:	f43f af44 	beq.w	8009d9c <_dtoa_r+0x40c>
 8009f14:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8009f18:	2200      	movs	r2, #0
 8009f1a:	4b53      	ldr	r3, [pc, #332]	@ (800a068 <_dtoa_r+0x6d8>)
 8009f1c:	f7f6 faee 	bl	80004fc <__aeabi_dmul>
 8009f20:	2200      	movs	r2, #0
 8009f22:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8009f26:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009f2a:	4b4f      	ldr	r3, [pc, #316]	@ (800a068 <_dtoa_r+0x6d8>)
 8009f2c:	f7f6 fae6 	bl	80004fc <__aeabi_dmul>
 8009f30:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009f34:	e7c4      	b.n	8009ec0 <_dtoa_r+0x530>
 8009f36:	4631      	mov	r1, r6
 8009f38:	4628      	mov	r0, r5
 8009f3a:	f7f6 fadf 	bl	80004fc <__aeabi_dmul>
 8009f3e:	4656      	mov	r6, sl
 8009f40:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8009f44:	9413      	str	r4, [sp, #76]	@ 0x4c
 8009f46:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009f4a:	f7f6 fd87 	bl	8000a5c <__aeabi_d2iz>
 8009f4e:	4605      	mov	r5, r0
 8009f50:	f7f6 fa6a 	bl	8000428 <__aeabi_i2d>
 8009f54:	4602      	mov	r2, r0
 8009f56:	460b      	mov	r3, r1
 8009f58:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009f5c:	f7f6 f916 	bl	800018c <__aeabi_dsub>
 8009f60:	4602      	mov	r2, r0
 8009f62:	460b      	mov	r3, r1
 8009f64:	3530      	adds	r5, #48	@ 0x30
 8009f66:	f806 5b01 	strb.w	r5, [r6], #1
 8009f6a:	42a6      	cmp	r6, r4
 8009f6c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009f70:	f04f 0200 	mov.w	r2, #0
 8009f74:	d124      	bne.n	8009fc0 <_dtoa_r+0x630>
 8009f76:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8009f7a:	4b39      	ldr	r3, [pc, #228]	@ (800a060 <_dtoa_r+0x6d0>)
 8009f7c:	f7f6 f908 	bl	8000190 <__adddf3>
 8009f80:	4602      	mov	r2, r0
 8009f82:	460b      	mov	r3, r1
 8009f84:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009f88:	f7f6 fd48 	bl	8000a1c <__aeabi_dcmpgt>
 8009f8c:	2800      	cmp	r0, #0
 8009f8e:	d145      	bne.n	800a01c <_dtoa_r+0x68c>
 8009f90:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8009f94:	2000      	movs	r0, #0
 8009f96:	4932      	ldr	r1, [pc, #200]	@ (800a060 <_dtoa_r+0x6d0>)
 8009f98:	f7f6 f8f8 	bl	800018c <__aeabi_dsub>
 8009f9c:	4602      	mov	r2, r0
 8009f9e:	460b      	mov	r3, r1
 8009fa0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009fa4:	f7f6 fd1c 	bl	80009e0 <__aeabi_dcmplt>
 8009fa8:	2800      	cmp	r0, #0
 8009faa:	f43f aef7 	beq.w	8009d9c <_dtoa_r+0x40c>
 8009fae:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8009fb0:	1e73      	subs	r3, r6, #1
 8009fb2:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009fb4:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009fb8:	2b30      	cmp	r3, #48	@ 0x30
 8009fba:	d0f8      	beq.n	8009fae <_dtoa_r+0x61e>
 8009fbc:	9f04      	ldr	r7, [sp, #16]
 8009fbe:	e740      	b.n	8009e42 <_dtoa_r+0x4b2>
 8009fc0:	4b29      	ldr	r3, [pc, #164]	@ (800a068 <_dtoa_r+0x6d8>)
 8009fc2:	f7f6 fa9b 	bl	80004fc <__aeabi_dmul>
 8009fc6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009fca:	e7bc      	b.n	8009f46 <_dtoa_r+0x5b6>
 8009fcc:	d10c      	bne.n	8009fe8 <_dtoa_r+0x658>
 8009fce:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009fd2:	2200      	movs	r2, #0
 8009fd4:	4b25      	ldr	r3, [pc, #148]	@ (800a06c <_dtoa_r+0x6dc>)
 8009fd6:	f7f6 fa91 	bl	80004fc <__aeabi_dmul>
 8009fda:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009fde:	f7f6 fd13 	bl	8000a08 <__aeabi_dcmpge>
 8009fe2:	2800      	cmp	r0, #0
 8009fe4:	f000 815b 	beq.w	800a29e <_dtoa_r+0x90e>
 8009fe8:	2400      	movs	r4, #0
 8009fea:	4625      	mov	r5, r4
 8009fec:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009fee:	4656      	mov	r6, sl
 8009ff0:	43db      	mvns	r3, r3
 8009ff2:	9304      	str	r3, [sp, #16]
 8009ff4:	2700      	movs	r7, #0
 8009ff6:	4621      	mov	r1, r4
 8009ff8:	4658      	mov	r0, fp
 8009ffa:	f000 faac 	bl	800a556 <_Bfree>
 8009ffe:	2d00      	cmp	r5, #0
 800a000:	d0dc      	beq.n	8009fbc <_dtoa_r+0x62c>
 800a002:	b12f      	cbz	r7, 800a010 <_dtoa_r+0x680>
 800a004:	42af      	cmp	r7, r5
 800a006:	d003      	beq.n	800a010 <_dtoa_r+0x680>
 800a008:	4639      	mov	r1, r7
 800a00a:	4658      	mov	r0, fp
 800a00c:	f000 faa3 	bl	800a556 <_Bfree>
 800a010:	4629      	mov	r1, r5
 800a012:	4658      	mov	r0, fp
 800a014:	f000 fa9f 	bl	800a556 <_Bfree>
 800a018:	e7d0      	b.n	8009fbc <_dtoa_r+0x62c>
 800a01a:	9704      	str	r7, [sp, #16]
 800a01c:	4633      	mov	r3, r6
 800a01e:	461e      	mov	r6, r3
 800a020:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a024:	2a39      	cmp	r2, #57	@ 0x39
 800a026:	d107      	bne.n	800a038 <_dtoa_r+0x6a8>
 800a028:	459a      	cmp	sl, r3
 800a02a:	d1f8      	bne.n	800a01e <_dtoa_r+0x68e>
 800a02c:	9a04      	ldr	r2, [sp, #16]
 800a02e:	3201      	adds	r2, #1
 800a030:	9204      	str	r2, [sp, #16]
 800a032:	2230      	movs	r2, #48	@ 0x30
 800a034:	f88a 2000 	strb.w	r2, [sl]
 800a038:	781a      	ldrb	r2, [r3, #0]
 800a03a:	3201      	adds	r2, #1
 800a03c:	701a      	strb	r2, [r3, #0]
 800a03e:	e7bd      	b.n	8009fbc <_dtoa_r+0x62c>
 800a040:	2200      	movs	r2, #0
 800a042:	4b09      	ldr	r3, [pc, #36]	@ (800a068 <_dtoa_r+0x6d8>)
 800a044:	f7f6 fa5a 	bl	80004fc <__aeabi_dmul>
 800a048:	2200      	movs	r2, #0
 800a04a:	2300      	movs	r3, #0
 800a04c:	4604      	mov	r4, r0
 800a04e:	460d      	mov	r5, r1
 800a050:	f7f6 fcbc 	bl	80009cc <__aeabi_dcmpeq>
 800a054:	2800      	cmp	r0, #0
 800a056:	f43f aebd 	beq.w	8009dd4 <_dtoa_r+0x444>
 800a05a:	e6f2      	b.n	8009e42 <_dtoa_r+0x4b2>
 800a05c:	0800ba60 	.word	0x0800ba60
 800a060:	3fe00000 	.word	0x3fe00000
 800a064:	3ff00000 	.word	0x3ff00000
 800a068:	40240000 	.word	0x40240000
 800a06c:	40140000 	.word	0x40140000
 800a070:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800a072:	2a00      	cmp	r2, #0
 800a074:	f000 80db 	beq.w	800a22e <_dtoa_r+0x89e>
 800a078:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800a07a:	2a01      	cmp	r2, #1
 800a07c:	f300 80bf 	bgt.w	800a1fe <_dtoa_r+0x86e>
 800a080:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800a082:	2a00      	cmp	r2, #0
 800a084:	f000 80b7 	beq.w	800a1f6 <_dtoa_r+0x866>
 800a088:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800a08c:	4646      	mov	r6, r8
 800a08e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800a090:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a092:	2101      	movs	r1, #1
 800a094:	441a      	add	r2, r3
 800a096:	4658      	mov	r0, fp
 800a098:	4498      	add	r8, r3
 800a09a:	9209      	str	r2, [sp, #36]	@ 0x24
 800a09c:	f000 faf6 	bl	800a68c <__i2b>
 800a0a0:	4605      	mov	r5, r0
 800a0a2:	b15e      	cbz	r6, 800a0bc <_dtoa_r+0x72c>
 800a0a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a0a6:	2b00      	cmp	r3, #0
 800a0a8:	dd08      	ble.n	800a0bc <_dtoa_r+0x72c>
 800a0aa:	42b3      	cmp	r3, r6
 800a0ac:	bfa8      	it	ge
 800a0ae:	4633      	movge	r3, r6
 800a0b0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a0b2:	eba8 0803 	sub.w	r8, r8, r3
 800a0b6:	1af6      	subs	r6, r6, r3
 800a0b8:	1ad3      	subs	r3, r2, r3
 800a0ba:	9309      	str	r3, [sp, #36]	@ 0x24
 800a0bc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a0be:	b1f3      	cbz	r3, 800a0fe <_dtoa_r+0x76e>
 800a0c0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a0c2:	2b00      	cmp	r3, #0
 800a0c4:	f000 80b7 	beq.w	800a236 <_dtoa_r+0x8a6>
 800a0c8:	b18c      	cbz	r4, 800a0ee <_dtoa_r+0x75e>
 800a0ca:	4629      	mov	r1, r5
 800a0cc:	4622      	mov	r2, r4
 800a0ce:	4658      	mov	r0, fp
 800a0d0:	f000 fb9a 	bl	800a808 <__pow5mult>
 800a0d4:	464a      	mov	r2, r9
 800a0d6:	4601      	mov	r1, r0
 800a0d8:	4605      	mov	r5, r0
 800a0da:	4658      	mov	r0, fp
 800a0dc:	f000 faec 	bl	800a6b8 <__multiply>
 800a0e0:	4649      	mov	r1, r9
 800a0e2:	9004      	str	r0, [sp, #16]
 800a0e4:	4658      	mov	r0, fp
 800a0e6:	f000 fa36 	bl	800a556 <_Bfree>
 800a0ea:	9b04      	ldr	r3, [sp, #16]
 800a0ec:	4699      	mov	r9, r3
 800a0ee:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a0f0:	1b1a      	subs	r2, r3, r4
 800a0f2:	d004      	beq.n	800a0fe <_dtoa_r+0x76e>
 800a0f4:	4649      	mov	r1, r9
 800a0f6:	4658      	mov	r0, fp
 800a0f8:	f000 fb86 	bl	800a808 <__pow5mult>
 800a0fc:	4681      	mov	r9, r0
 800a0fe:	2101      	movs	r1, #1
 800a100:	4658      	mov	r0, fp
 800a102:	f000 fac3 	bl	800a68c <__i2b>
 800a106:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a108:	4604      	mov	r4, r0
 800a10a:	2b00      	cmp	r3, #0
 800a10c:	f000 81c6 	beq.w	800a49c <_dtoa_r+0xb0c>
 800a110:	461a      	mov	r2, r3
 800a112:	4601      	mov	r1, r0
 800a114:	4658      	mov	r0, fp
 800a116:	f000 fb77 	bl	800a808 <__pow5mult>
 800a11a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800a11c:	4604      	mov	r4, r0
 800a11e:	2b01      	cmp	r3, #1
 800a120:	f300 808f 	bgt.w	800a242 <_dtoa_r+0x8b2>
 800a124:	9b02      	ldr	r3, [sp, #8]
 800a126:	2b00      	cmp	r3, #0
 800a128:	f040 8087 	bne.w	800a23a <_dtoa_r+0x8aa>
 800a12c:	9b03      	ldr	r3, [sp, #12]
 800a12e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a132:	2b00      	cmp	r3, #0
 800a134:	f040 8083 	bne.w	800a23e <_dtoa_r+0x8ae>
 800a138:	9b03      	ldr	r3, [sp, #12]
 800a13a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a13e:	0d1b      	lsrs	r3, r3, #20
 800a140:	051b      	lsls	r3, r3, #20
 800a142:	b12b      	cbz	r3, 800a150 <_dtoa_r+0x7c0>
 800a144:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a146:	f108 0801 	add.w	r8, r8, #1
 800a14a:	3301      	adds	r3, #1
 800a14c:	9309      	str	r3, [sp, #36]	@ 0x24
 800a14e:	2301      	movs	r3, #1
 800a150:	930a      	str	r3, [sp, #40]	@ 0x28
 800a152:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a154:	2b00      	cmp	r3, #0
 800a156:	f000 81a7 	beq.w	800a4a8 <_dtoa_r+0xb18>
 800a15a:	6923      	ldr	r3, [r4, #16]
 800a15c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a160:	6918      	ldr	r0, [r3, #16]
 800a162:	f000 fa47 	bl	800a5f4 <__hi0bits>
 800a166:	f1c0 0020 	rsb	r0, r0, #32
 800a16a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a16c:	4418      	add	r0, r3
 800a16e:	f010 001f 	ands.w	r0, r0, #31
 800a172:	d071      	beq.n	800a258 <_dtoa_r+0x8c8>
 800a174:	f1c0 0320 	rsb	r3, r0, #32
 800a178:	2b04      	cmp	r3, #4
 800a17a:	dd65      	ble.n	800a248 <_dtoa_r+0x8b8>
 800a17c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a17e:	f1c0 001c 	rsb	r0, r0, #28
 800a182:	4403      	add	r3, r0
 800a184:	4480      	add	r8, r0
 800a186:	4406      	add	r6, r0
 800a188:	9309      	str	r3, [sp, #36]	@ 0x24
 800a18a:	f1b8 0f00 	cmp.w	r8, #0
 800a18e:	dd05      	ble.n	800a19c <_dtoa_r+0x80c>
 800a190:	4649      	mov	r1, r9
 800a192:	4642      	mov	r2, r8
 800a194:	4658      	mov	r0, fp
 800a196:	f000 fb77 	bl	800a888 <__lshift>
 800a19a:	4681      	mov	r9, r0
 800a19c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a19e:	2b00      	cmp	r3, #0
 800a1a0:	dd05      	ble.n	800a1ae <_dtoa_r+0x81e>
 800a1a2:	4621      	mov	r1, r4
 800a1a4:	461a      	mov	r2, r3
 800a1a6:	4658      	mov	r0, fp
 800a1a8:	f000 fb6e 	bl	800a888 <__lshift>
 800a1ac:	4604      	mov	r4, r0
 800a1ae:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a1b0:	2b00      	cmp	r3, #0
 800a1b2:	d053      	beq.n	800a25c <_dtoa_r+0x8cc>
 800a1b4:	4621      	mov	r1, r4
 800a1b6:	4648      	mov	r0, r9
 800a1b8:	f000 fbd2 	bl	800a960 <__mcmp>
 800a1bc:	2800      	cmp	r0, #0
 800a1be:	da4d      	bge.n	800a25c <_dtoa_r+0x8cc>
 800a1c0:	1e7b      	subs	r3, r7, #1
 800a1c2:	4649      	mov	r1, r9
 800a1c4:	9304      	str	r3, [sp, #16]
 800a1c6:	220a      	movs	r2, #10
 800a1c8:	2300      	movs	r3, #0
 800a1ca:	4658      	mov	r0, fp
 800a1cc:	f000 f9cc 	bl	800a568 <__multadd>
 800a1d0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a1d2:	4681      	mov	r9, r0
 800a1d4:	2b00      	cmp	r3, #0
 800a1d6:	f000 8169 	beq.w	800a4ac <_dtoa_r+0xb1c>
 800a1da:	2300      	movs	r3, #0
 800a1dc:	4629      	mov	r1, r5
 800a1de:	220a      	movs	r2, #10
 800a1e0:	4658      	mov	r0, fp
 800a1e2:	f000 f9c1 	bl	800a568 <__multadd>
 800a1e6:	9b08      	ldr	r3, [sp, #32]
 800a1e8:	4605      	mov	r5, r0
 800a1ea:	2b00      	cmp	r3, #0
 800a1ec:	dc61      	bgt.n	800a2b2 <_dtoa_r+0x922>
 800a1ee:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800a1f0:	2b02      	cmp	r3, #2
 800a1f2:	dc3b      	bgt.n	800a26c <_dtoa_r+0x8dc>
 800a1f4:	e05d      	b.n	800a2b2 <_dtoa_r+0x922>
 800a1f6:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a1f8:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800a1fc:	e746      	b.n	800a08c <_dtoa_r+0x6fc>
 800a1fe:	9b07      	ldr	r3, [sp, #28]
 800a200:	1e5c      	subs	r4, r3, #1
 800a202:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a204:	42a3      	cmp	r3, r4
 800a206:	bfbf      	itttt	lt
 800a208:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800a20a:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 800a20c:	1ae3      	sublt	r3, r4, r3
 800a20e:	18d2      	addlt	r2, r2, r3
 800a210:	bfa8      	it	ge
 800a212:	1b1c      	subge	r4, r3, r4
 800a214:	9b07      	ldr	r3, [sp, #28]
 800a216:	bfbe      	ittt	lt
 800a218:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800a21a:	920e      	strlt	r2, [sp, #56]	@ 0x38
 800a21c:	2400      	movlt	r4, #0
 800a21e:	2b00      	cmp	r3, #0
 800a220:	bfb5      	itete	lt
 800a222:	eba8 0603 	sublt.w	r6, r8, r3
 800a226:	4646      	movge	r6, r8
 800a228:	2300      	movlt	r3, #0
 800a22a:	9b07      	ldrge	r3, [sp, #28]
 800a22c:	e730      	b.n	800a090 <_dtoa_r+0x700>
 800a22e:	4646      	mov	r6, r8
 800a230:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800a232:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800a234:	e735      	b.n	800a0a2 <_dtoa_r+0x712>
 800a236:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a238:	e75c      	b.n	800a0f4 <_dtoa_r+0x764>
 800a23a:	2300      	movs	r3, #0
 800a23c:	e788      	b.n	800a150 <_dtoa_r+0x7c0>
 800a23e:	9b02      	ldr	r3, [sp, #8]
 800a240:	e786      	b.n	800a150 <_dtoa_r+0x7c0>
 800a242:	2300      	movs	r3, #0
 800a244:	930a      	str	r3, [sp, #40]	@ 0x28
 800a246:	e788      	b.n	800a15a <_dtoa_r+0x7ca>
 800a248:	d09f      	beq.n	800a18a <_dtoa_r+0x7fa>
 800a24a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a24c:	331c      	adds	r3, #28
 800a24e:	441a      	add	r2, r3
 800a250:	4498      	add	r8, r3
 800a252:	441e      	add	r6, r3
 800a254:	9209      	str	r2, [sp, #36]	@ 0x24
 800a256:	e798      	b.n	800a18a <_dtoa_r+0x7fa>
 800a258:	4603      	mov	r3, r0
 800a25a:	e7f6      	b.n	800a24a <_dtoa_r+0x8ba>
 800a25c:	9b07      	ldr	r3, [sp, #28]
 800a25e:	9704      	str	r7, [sp, #16]
 800a260:	2b00      	cmp	r3, #0
 800a262:	dc20      	bgt.n	800a2a6 <_dtoa_r+0x916>
 800a264:	9308      	str	r3, [sp, #32]
 800a266:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800a268:	2b02      	cmp	r3, #2
 800a26a:	dd1e      	ble.n	800a2aa <_dtoa_r+0x91a>
 800a26c:	9b08      	ldr	r3, [sp, #32]
 800a26e:	2b00      	cmp	r3, #0
 800a270:	f47f aebc 	bne.w	8009fec <_dtoa_r+0x65c>
 800a274:	4621      	mov	r1, r4
 800a276:	2205      	movs	r2, #5
 800a278:	4658      	mov	r0, fp
 800a27a:	f000 f975 	bl	800a568 <__multadd>
 800a27e:	4601      	mov	r1, r0
 800a280:	4604      	mov	r4, r0
 800a282:	4648      	mov	r0, r9
 800a284:	f000 fb6c 	bl	800a960 <__mcmp>
 800a288:	2800      	cmp	r0, #0
 800a28a:	f77f aeaf 	ble.w	8009fec <_dtoa_r+0x65c>
 800a28e:	2331      	movs	r3, #49	@ 0x31
 800a290:	4656      	mov	r6, sl
 800a292:	f806 3b01 	strb.w	r3, [r6], #1
 800a296:	9b04      	ldr	r3, [sp, #16]
 800a298:	3301      	adds	r3, #1
 800a29a:	9304      	str	r3, [sp, #16]
 800a29c:	e6aa      	b.n	8009ff4 <_dtoa_r+0x664>
 800a29e:	9c07      	ldr	r4, [sp, #28]
 800a2a0:	9704      	str	r7, [sp, #16]
 800a2a2:	4625      	mov	r5, r4
 800a2a4:	e7f3      	b.n	800a28e <_dtoa_r+0x8fe>
 800a2a6:	9b07      	ldr	r3, [sp, #28]
 800a2a8:	9308      	str	r3, [sp, #32]
 800a2aa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a2ac:	2b00      	cmp	r3, #0
 800a2ae:	f000 8101 	beq.w	800a4b4 <_dtoa_r+0xb24>
 800a2b2:	2e00      	cmp	r6, #0
 800a2b4:	dd05      	ble.n	800a2c2 <_dtoa_r+0x932>
 800a2b6:	4629      	mov	r1, r5
 800a2b8:	4632      	mov	r2, r6
 800a2ba:	4658      	mov	r0, fp
 800a2bc:	f000 fae4 	bl	800a888 <__lshift>
 800a2c0:	4605      	mov	r5, r0
 800a2c2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a2c4:	2b00      	cmp	r3, #0
 800a2c6:	d059      	beq.n	800a37c <_dtoa_r+0x9ec>
 800a2c8:	4658      	mov	r0, fp
 800a2ca:	6869      	ldr	r1, [r5, #4]
 800a2cc:	f000 f91e 	bl	800a50c <_Balloc>
 800a2d0:	4606      	mov	r6, r0
 800a2d2:	b920      	cbnz	r0, 800a2de <_dtoa_r+0x94e>
 800a2d4:	4602      	mov	r2, r0
 800a2d6:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800a2da:	4b81      	ldr	r3, [pc, #516]	@ (800a4e0 <_dtoa_r+0xb50>)
 800a2dc:	e482      	b.n	8009be4 <_dtoa_r+0x254>
 800a2de:	692a      	ldr	r2, [r5, #16]
 800a2e0:	f105 010c 	add.w	r1, r5, #12
 800a2e4:	3202      	adds	r2, #2
 800a2e6:	0092      	lsls	r2, r2, #2
 800a2e8:	300c      	adds	r0, #12
 800a2ea:	f7ff fa47 	bl	800977c <memcpy>
 800a2ee:	2201      	movs	r2, #1
 800a2f0:	4631      	mov	r1, r6
 800a2f2:	4658      	mov	r0, fp
 800a2f4:	f000 fac8 	bl	800a888 <__lshift>
 800a2f8:	462f      	mov	r7, r5
 800a2fa:	4605      	mov	r5, r0
 800a2fc:	f10a 0301 	add.w	r3, sl, #1
 800a300:	9307      	str	r3, [sp, #28]
 800a302:	9b08      	ldr	r3, [sp, #32]
 800a304:	4453      	add	r3, sl
 800a306:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a308:	9b02      	ldr	r3, [sp, #8]
 800a30a:	f003 0301 	and.w	r3, r3, #1
 800a30e:	930a      	str	r3, [sp, #40]	@ 0x28
 800a310:	9b07      	ldr	r3, [sp, #28]
 800a312:	4621      	mov	r1, r4
 800a314:	3b01      	subs	r3, #1
 800a316:	4648      	mov	r0, r9
 800a318:	9302      	str	r3, [sp, #8]
 800a31a:	f7ff fab1 	bl	8009880 <quorem>
 800a31e:	4639      	mov	r1, r7
 800a320:	9008      	str	r0, [sp, #32]
 800a322:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800a326:	4648      	mov	r0, r9
 800a328:	f000 fb1a 	bl	800a960 <__mcmp>
 800a32c:	462a      	mov	r2, r5
 800a32e:	9009      	str	r0, [sp, #36]	@ 0x24
 800a330:	4621      	mov	r1, r4
 800a332:	4658      	mov	r0, fp
 800a334:	f000 fb30 	bl	800a998 <__mdiff>
 800a338:	68c2      	ldr	r2, [r0, #12]
 800a33a:	4606      	mov	r6, r0
 800a33c:	bb02      	cbnz	r2, 800a380 <_dtoa_r+0x9f0>
 800a33e:	4601      	mov	r1, r0
 800a340:	4648      	mov	r0, r9
 800a342:	f000 fb0d 	bl	800a960 <__mcmp>
 800a346:	4602      	mov	r2, r0
 800a348:	4631      	mov	r1, r6
 800a34a:	4658      	mov	r0, fp
 800a34c:	920c      	str	r2, [sp, #48]	@ 0x30
 800a34e:	f000 f902 	bl	800a556 <_Bfree>
 800a352:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800a354:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800a356:	9e07      	ldr	r6, [sp, #28]
 800a358:	ea43 0102 	orr.w	r1, r3, r2
 800a35c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a35e:	4319      	orrs	r1, r3
 800a360:	d110      	bne.n	800a384 <_dtoa_r+0x9f4>
 800a362:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800a366:	d029      	beq.n	800a3bc <_dtoa_r+0xa2c>
 800a368:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a36a:	2b00      	cmp	r3, #0
 800a36c:	dd02      	ble.n	800a374 <_dtoa_r+0x9e4>
 800a36e:	9b08      	ldr	r3, [sp, #32]
 800a370:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800a374:	9b02      	ldr	r3, [sp, #8]
 800a376:	f883 8000 	strb.w	r8, [r3]
 800a37a:	e63c      	b.n	8009ff6 <_dtoa_r+0x666>
 800a37c:	4628      	mov	r0, r5
 800a37e:	e7bb      	b.n	800a2f8 <_dtoa_r+0x968>
 800a380:	2201      	movs	r2, #1
 800a382:	e7e1      	b.n	800a348 <_dtoa_r+0x9b8>
 800a384:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a386:	2b00      	cmp	r3, #0
 800a388:	db04      	blt.n	800a394 <_dtoa_r+0xa04>
 800a38a:	9920      	ldr	r1, [sp, #128]	@ 0x80
 800a38c:	430b      	orrs	r3, r1
 800a38e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a390:	430b      	orrs	r3, r1
 800a392:	d120      	bne.n	800a3d6 <_dtoa_r+0xa46>
 800a394:	2a00      	cmp	r2, #0
 800a396:	dded      	ble.n	800a374 <_dtoa_r+0x9e4>
 800a398:	4649      	mov	r1, r9
 800a39a:	2201      	movs	r2, #1
 800a39c:	4658      	mov	r0, fp
 800a39e:	f000 fa73 	bl	800a888 <__lshift>
 800a3a2:	4621      	mov	r1, r4
 800a3a4:	4681      	mov	r9, r0
 800a3a6:	f000 fadb 	bl	800a960 <__mcmp>
 800a3aa:	2800      	cmp	r0, #0
 800a3ac:	dc03      	bgt.n	800a3b6 <_dtoa_r+0xa26>
 800a3ae:	d1e1      	bne.n	800a374 <_dtoa_r+0x9e4>
 800a3b0:	f018 0f01 	tst.w	r8, #1
 800a3b4:	d0de      	beq.n	800a374 <_dtoa_r+0x9e4>
 800a3b6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800a3ba:	d1d8      	bne.n	800a36e <_dtoa_r+0x9de>
 800a3bc:	2339      	movs	r3, #57	@ 0x39
 800a3be:	9a02      	ldr	r2, [sp, #8]
 800a3c0:	7013      	strb	r3, [r2, #0]
 800a3c2:	4633      	mov	r3, r6
 800a3c4:	461e      	mov	r6, r3
 800a3c6:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800a3ca:	3b01      	subs	r3, #1
 800a3cc:	2a39      	cmp	r2, #57	@ 0x39
 800a3ce:	d052      	beq.n	800a476 <_dtoa_r+0xae6>
 800a3d0:	3201      	adds	r2, #1
 800a3d2:	701a      	strb	r2, [r3, #0]
 800a3d4:	e60f      	b.n	8009ff6 <_dtoa_r+0x666>
 800a3d6:	2a00      	cmp	r2, #0
 800a3d8:	dd07      	ble.n	800a3ea <_dtoa_r+0xa5a>
 800a3da:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800a3de:	d0ed      	beq.n	800a3bc <_dtoa_r+0xa2c>
 800a3e0:	9a02      	ldr	r2, [sp, #8]
 800a3e2:	f108 0301 	add.w	r3, r8, #1
 800a3e6:	7013      	strb	r3, [r2, #0]
 800a3e8:	e605      	b.n	8009ff6 <_dtoa_r+0x666>
 800a3ea:	9b07      	ldr	r3, [sp, #28]
 800a3ec:	9a07      	ldr	r2, [sp, #28]
 800a3ee:	f803 8c01 	strb.w	r8, [r3, #-1]
 800a3f2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a3f4:	4293      	cmp	r3, r2
 800a3f6:	d028      	beq.n	800a44a <_dtoa_r+0xaba>
 800a3f8:	4649      	mov	r1, r9
 800a3fa:	2300      	movs	r3, #0
 800a3fc:	220a      	movs	r2, #10
 800a3fe:	4658      	mov	r0, fp
 800a400:	f000 f8b2 	bl	800a568 <__multadd>
 800a404:	42af      	cmp	r7, r5
 800a406:	4681      	mov	r9, r0
 800a408:	f04f 0300 	mov.w	r3, #0
 800a40c:	f04f 020a 	mov.w	r2, #10
 800a410:	4639      	mov	r1, r7
 800a412:	4658      	mov	r0, fp
 800a414:	d107      	bne.n	800a426 <_dtoa_r+0xa96>
 800a416:	f000 f8a7 	bl	800a568 <__multadd>
 800a41a:	4607      	mov	r7, r0
 800a41c:	4605      	mov	r5, r0
 800a41e:	9b07      	ldr	r3, [sp, #28]
 800a420:	3301      	adds	r3, #1
 800a422:	9307      	str	r3, [sp, #28]
 800a424:	e774      	b.n	800a310 <_dtoa_r+0x980>
 800a426:	f000 f89f 	bl	800a568 <__multadd>
 800a42a:	4629      	mov	r1, r5
 800a42c:	4607      	mov	r7, r0
 800a42e:	2300      	movs	r3, #0
 800a430:	220a      	movs	r2, #10
 800a432:	4658      	mov	r0, fp
 800a434:	f000 f898 	bl	800a568 <__multadd>
 800a438:	4605      	mov	r5, r0
 800a43a:	e7f0      	b.n	800a41e <_dtoa_r+0xa8e>
 800a43c:	9b08      	ldr	r3, [sp, #32]
 800a43e:	2700      	movs	r7, #0
 800a440:	2b00      	cmp	r3, #0
 800a442:	bfcc      	ite	gt
 800a444:	461e      	movgt	r6, r3
 800a446:	2601      	movle	r6, #1
 800a448:	4456      	add	r6, sl
 800a44a:	4649      	mov	r1, r9
 800a44c:	2201      	movs	r2, #1
 800a44e:	4658      	mov	r0, fp
 800a450:	f000 fa1a 	bl	800a888 <__lshift>
 800a454:	4621      	mov	r1, r4
 800a456:	4681      	mov	r9, r0
 800a458:	f000 fa82 	bl	800a960 <__mcmp>
 800a45c:	2800      	cmp	r0, #0
 800a45e:	dcb0      	bgt.n	800a3c2 <_dtoa_r+0xa32>
 800a460:	d102      	bne.n	800a468 <_dtoa_r+0xad8>
 800a462:	f018 0f01 	tst.w	r8, #1
 800a466:	d1ac      	bne.n	800a3c2 <_dtoa_r+0xa32>
 800a468:	4633      	mov	r3, r6
 800a46a:	461e      	mov	r6, r3
 800a46c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a470:	2a30      	cmp	r2, #48	@ 0x30
 800a472:	d0fa      	beq.n	800a46a <_dtoa_r+0xada>
 800a474:	e5bf      	b.n	8009ff6 <_dtoa_r+0x666>
 800a476:	459a      	cmp	sl, r3
 800a478:	d1a4      	bne.n	800a3c4 <_dtoa_r+0xa34>
 800a47a:	9b04      	ldr	r3, [sp, #16]
 800a47c:	3301      	adds	r3, #1
 800a47e:	9304      	str	r3, [sp, #16]
 800a480:	2331      	movs	r3, #49	@ 0x31
 800a482:	f88a 3000 	strb.w	r3, [sl]
 800a486:	e5b6      	b.n	8009ff6 <_dtoa_r+0x666>
 800a488:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800a48a:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800a4e4 <_dtoa_r+0xb54>
 800a48e:	2b00      	cmp	r3, #0
 800a490:	f43f aab5 	beq.w	80099fe <_dtoa_r+0x6e>
 800a494:	f10a 0308 	add.w	r3, sl, #8
 800a498:	f7ff baaf 	b.w	80099fa <_dtoa_r+0x6a>
 800a49c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800a49e:	2b01      	cmp	r3, #1
 800a4a0:	f77f ae40 	ble.w	800a124 <_dtoa_r+0x794>
 800a4a4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a4a6:	930a      	str	r3, [sp, #40]	@ 0x28
 800a4a8:	2001      	movs	r0, #1
 800a4aa:	e65e      	b.n	800a16a <_dtoa_r+0x7da>
 800a4ac:	9b08      	ldr	r3, [sp, #32]
 800a4ae:	2b00      	cmp	r3, #0
 800a4b0:	f77f aed9 	ble.w	800a266 <_dtoa_r+0x8d6>
 800a4b4:	4656      	mov	r6, sl
 800a4b6:	4621      	mov	r1, r4
 800a4b8:	4648      	mov	r0, r9
 800a4ba:	f7ff f9e1 	bl	8009880 <quorem>
 800a4be:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800a4c2:	9b08      	ldr	r3, [sp, #32]
 800a4c4:	f806 8b01 	strb.w	r8, [r6], #1
 800a4c8:	eba6 020a 	sub.w	r2, r6, sl
 800a4cc:	4293      	cmp	r3, r2
 800a4ce:	ddb5      	ble.n	800a43c <_dtoa_r+0xaac>
 800a4d0:	4649      	mov	r1, r9
 800a4d2:	2300      	movs	r3, #0
 800a4d4:	220a      	movs	r2, #10
 800a4d6:	4658      	mov	r0, fp
 800a4d8:	f000 f846 	bl	800a568 <__multadd>
 800a4dc:	4681      	mov	r9, r0
 800a4de:	e7ea      	b.n	800a4b6 <_dtoa_r+0xb26>
 800a4e0:	0800b967 	.word	0x0800b967
 800a4e4:	0800b95a 	.word	0x0800b95a

0800a4e8 <__ascii_mbtowc>:
 800a4e8:	b082      	sub	sp, #8
 800a4ea:	b901      	cbnz	r1, 800a4ee <__ascii_mbtowc+0x6>
 800a4ec:	a901      	add	r1, sp, #4
 800a4ee:	b142      	cbz	r2, 800a502 <__ascii_mbtowc+0x1a>
 800a4f0:	b14b      	cbz	r3, 800a506 <__ascii_mbtowc+0x1e>
 800a4f2:	7813      	ldrb	r3, [r2, #0]
 800a4f4:	600b      	str	r3, [r1, #0]
 800a4f6:	7812      	ldrb	r2, [r2, #0]
 800a4f8:	1e10      	subs	r0, r2, #0
 800a4fa:	bf18      	it	ne
 800a4fc:	2001      	movne	r0, #1
 800a4fe:	b002      	add	sp, #8
 800a500:	4770      	bx	lr
 800a502:	4610      	mov	r0, r2
 800a504:	e7fb      	b.n	800a4fe <__ascii_mbtowc+0x16>
 800a506:	f06f 0001 	mvn.w	r0, #1
 800a50a:	e7f8      	b.n	800a4fe <__ascii_mbtowc+0x16>

0800a50c <_Balloc>:
 800a50c:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 800a50e:	b570      	push	{r4, r5, r6, lr}
 800a510:	4605      	mov	r5, r0
 800a512:	460c      	mov	r4, r1
 800a514:	b17b      	cbz	r3, 800a536 <_Balloc+0x2a>
 800a516:	6c6b      	ldr	r3, [r5, #68]	@ 0x44
 800a518:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800a51c:	b9a0      	cbnz	r0, 800a548 <_Balloc+0x3c>
 800a51e:	2101      	movs	r1, #1
 800a520:	fa01 f604 	lsl.w	r6, r1, r4
 800a524:	1d72      	adds	r2, r6, #5
 800a526:	4628      	mov	r0, r5
 800a528:	0092      	lsls	r2, r2, #2
 800a52a:	f000 fdd5 	bl	800b0d8 <_calloc_r>
 800a52e:	b148      	cbz	r0, 800a544 <_Balloc+0x38>
 800a530:	e9c0 4601 	strd	r4, r6, [r0, #4]
 800a534:	e00b      	b.n	800a54e <_Balloc+0x42>
 800a536:	2221      	movs	r2, #33	@ 0x21
 800a538:	2104      	movs	r1, #4
 800a53a:	f000 fdcd 	bl	800b0d8 <_calloc_r>
 800a53e:	6468      	str	r0, [r5, #68]	@ 0x44
 800a540:	2800      	cmp	r0, #0
 800a542:	d1e8      	bne.n	800a516 <_Balloc+0xa>
 800a544:	2000      	movs	r0, #0
 800a546:	bd70      	pop	{r4, r5, r6, pc}
 800a548:	6802      	ldr	r2, [r0, #0]
 800a54a:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 800a54e:	2300      	movs	r3, #0
 800a550:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a554:	e7f7      	b.n	800a546 <_Balloc+0x3a>

0800a556 <_Bfree>:
 800a556:	b131      	cbz	r1, 800a566 <_Bfree+0x10>
 800a558:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 800a55a:	684a      	ldr	r2, [r1, #4]
 800a55c:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800a560:	6008      	str	r0, [r1, #0]
 800a562:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800a566:	4770      	bx	lr

0800a568 <__multadd>:
 800a568:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a56c:	4607      	mov	r7, r0
 800a56e:	460c      	mov	r4, r1
 800a570:	461e      	mov	r6, r3
 800a572:	2000      	movs	r0, #0
 800a574:	690d      	ldr	r5, [r1, #16]
 800a576:	f101 0c14 	add.w	ip, r1, #20
 800a57a:	f8dc 3000 	ldr.w	r3, [ip]
 800a57e:	3001      	adds	r0, #1
 800a580:	b299      	uxth	r1, r3
 800a582:	fb02 6101 	mla	r1, r2, r1, r6
 800a586:	0c1e      	lsrs	r6, r3, #16
 800a588:	0c0b      	lsrs	r3, r1, #16
 800a58a:	fb02 3306 	mla	r3, r2, r6, r3
 800a58e:	b289      	uxth	r1, r1
 800a590:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a594:	4285      	cmp	r5, r0
 800a596:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a59a:	f84c 1b04 	str.w	r1, [ip], #4
 800a59e:	dcec      	bgt.n	800a57a <__multadd+0x12>
 800a5a0:	b30e      	cbz	r6, 800a5e6 <__multadd+0x7e>
 800a5a2:	68a3      	ldr	r3, [r4, #8]
 800a5a4:	42ab      	cmp	r3, r5
 800a5a6:	dc19      	bgt.n	800a5dc <__multadd+0x74>
 800a5a8:	6861      	ldr	r1, [r4, #4]
 800a5aa:	4638      	mov	r0, r7
 800a5ac:	3101      	adds	r1, #1
 800a5ae:	f7ff ffad 	bl	800a50c <_Balloc>
 800a5b2:	4680      	mov	r8, r0
 800a5b4:	b928      	cbnz	r0, 800a5c2 <__multadd+0x5a>
 800a5b6:	4602      	mov	r2, r0
 800a5b8:	21ba      	movs	r1, #186	@ 0xba
 800a5ba:	4b0c      	ldr	r3, [pc, #48]	@ (800a5ec <__multadd+0x84>)
 800a5bc:	480c      	ldr	r0, [pc, #48]	@ (800a5f0 <__multadd+0x88>)
 800a5be:	f000 fd6d 	bl	800b09c <__assert_func>
 800a5c2:	6922      	ldr	r2, [r4, #16]
 800a5c4:	f104 010c 	add.w	r1, r4, #12
 800a5c8:	3202      	adds	r2, #2
 800a5ca:	0092      	lsls	r2, r2, #2
 800a5cc:	300c      	adds	r0, #12
 800a5ce:	f7ff f8d5 	bl	800977c <memcpy>
 800a5d2:	4621      	mov	r1, r4
 800a5d4:	4638      	mov	r0, r7
 800a5d6:	f7ff ffbe 	bl	800a556 <_Bfree>
 800a5da:	4644      	mov	r4, r8
 800a5dc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a5e0:	3501      	adds	r5, #1
 800a5e2:	615e      	str	r6, [r3, #20]
 800a5e4:	6125      	str	r5, [r4, #16]
 800a5e6:	4620      	mov	r0, r4
 800a5e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a5ec:	0800b967 	.word	0x0800b967
 800a5f0:	0800b9d0 	.word	0x0800b9d0

0800a5f4 <__hi0bits>:
 800a5f4:	4603      	mov	r3, r0
 800a5f6:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800a5fa:	bf3a      	itte	cc
 800a5fc:	0403      	lslcc	r3, r0, #16
 800a5fe:	2010      	movcc	r0, #16
 800a600:	2000      	movcs	r0, #0
 800a602:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a606:	bf3c      	itt	cc
 800a608:	021b      	lslcc	r3, r3, #8
 800a60a:	3008      	addcc	r0, #8
 800a60c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a610:	bf3c      	itt	cc
 800a612:	011b      	lslcc	r3, r3, #4
 800a614:	3004      	addcc	r0, #4
 800a616:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a61a:	bf3c      	itt	cc
 800a61c:	009b      	lslcc	r3, r3, #2
 800a61e:	3002      	addcc	r0, #2
 800a620:	2b00      	cmp	r3, #0
 800a622:	db05      	blt.n	800a630 <__hi0bits+0x3c>
 800a624:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800a628:	f100 0001 	add.w	r0, r0, #1
 800a62c:	bf08      	it	eq
 800a62e:	2020      	moveq	r0, #32
 800a630:	4770      	bx	lr

0800a632 <__lo0bits>:
 800a632:	6803      	ldr	r3, [r0, #0]
 800a634:	4602      	mov	r2, r0
 800a636:	f013 0007 	ands.w	r0, r3, #7
 800a63a:	d00b      	beq.n	800a654 <__lo0bits+0x22>
 800a63c:	07d9      	lsls	r1, r3, #31
 800a63e:	d421      	bmi.n	800a684 <__lo0bits+0x52>
 800a640:	0798      	lsls	r0, r3, #30
 800a642:	bf49      	itett	mi
 800a644:	085b      	lsrmi	r3, r3, #1
 800a646:	089b      	lsrpl	r3, r3, #2
 800a648:	2001      	movmi	r0, #1
 800a64a:	6013      	strmi	r3, [r2, #0]
 800a64c:	bf5c      	itt	pl
 800a64e:	2002      	movpl	r0, #2
 800a650:	6013      	strpl	r3, [r2, #0]
 800a652:	4770      	bx	lr
 800a654:	b299      	uxth	r1, r3
 800a656:	b909      	cbnz	r1, 800a65c <__lo0bits+0x2a>
 800a658:	2010      	movs	r0, #16
 800a65a:	0c1b      	lsrs	r3, r3, #16
 800a65c:	b2d9      	uxtb	r1, r3
 800a65e:	b909      	cbnz	r1, 800a664 <__lo0bits+0x32>
 800a660:	3008      	adds	r0, #8
 800a662:	0a1b      	lsrs	r3, r3, #8
 800a664:	0719      	lsls	r1, r3, #28
 800a666:	bf04      	itt	eq
 800a668:	091b      	lsreq	r3, r3, #4
 800a66a:	3004      	addeq	r0, #4
 800a66c:	0799      	lsls	r1, r3, #30
 800a66e:	bf04      	itt	eq
 800a670:	089b      	lsreq	r3, r3, #2
 800a672:	3002      	addeq	r0, #2
 800a674:	07d9      	lsls	r1, r3, #31
 800a676:	d403      	bmi.n	800a680 <__lo0bits+0x4e>
 800a678:	085b      	lsrs	r3, r3, #1
 800a67a:	f100 0001 	add.w	r0, r0, #1
 800a67e:	d003      	beq.n	800a688 <__lo0bits+0x56>
 800a680:	6013      	str	r3, [r2, #0]
 800a682:	4770      	bx	lr
 800a684:	2000      	movs	r0, #0
 800a686:	4770      	bx	lr
 800a688:	2020      	movs	r0, #32
 800a68a:	4770      	bx	lr

0800a68c <__i2b>:
 800a68c:	b510      	push	{r4, lr}
 800a68e:	460c      	mov	r4, r1
 800a690:	2101      	movs	r1, #1
 800a692:	f7ff ff3b 	bl	800a50c <_Balloc>
 800a696:	4602      	mov	r2, r0
 800a698:	b928      	cbnz	r0, 800a6a6 <__i2b+0x1a>
 800a69a:	f240 1145 	movw	r1, #325	@ 0x145
 800a69e:	4b04      	ldr	r3, [pc, #16]	@ (800a6b0 <__i2b+0x24>)
 800a6a0:	4804      	ldr	r0, [pc, #16]	@ (800a6b4 <__i2b+0x28>)
 800a6a2:	f000 fcfb 	bl	800b09c <__assert_func>
 800a6a6:	2301      	movs	r3, #1
 800a6a8:	6144      	str	r4, [r0, #20]
 800a6aa:	6103      	str	r3, [r0, #16]
 800a6ac:	bd10      	pop	{r4, pc}
 800a6ae:	bf00      	nop
 800a6b0:	0800b967 	.word	0x0800b967
 800a6b4:	0800b9d0 	.word	0x0800b9d0

0800a6b8 <__multiply>:
 800a6b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a6bc:	4614      	mov	r4, r2
 800a6be:	690a      	ldr	r2, [r1, #16]
 800a6c0:	6923      	ldr	r3, [r4, #16]
 800a6c2:	460f      	mov	r7, r1
 800a6c4:	429a      	cmp	r2, r3
 800a6c6:	bfa2      	ittt	ge
 800a6c8:	4623      	movge	r3, r4
 800a6ca:	460c      	movge	r4, r1
 800a6cc:	461f      	movge	r7, r3
 800a6ce:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800a6d2:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800a6d6:	68a3      	ldr	r3, [r4, #8]
 800a6d8:	6861      	ldr	r1, [r4, #4]
 800a6da:	eb0a 0609 	add.w	r6, sl, r9
 800a6de:	42b3      	cmp	r3, r6
 800a6e0:	b085      	sub	sp, #20
 800a6e2:	bfb8      	it	lt
 800a6e4:	3101      	addlt	r1, #1
 800a6e6:	f7ff ff11 	bl	800a50c <_Balloc>
 800a6ea:	b930      	cbnz	r0, 800a6fa <__multiply+0x42>
 800a6ec:	4602      	mov	r2, r0
 800a6ee:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800a6f2:	4b43      	ldr	r3, [pc, #268]	@ (800a800 <__multiply+0x148>)
 800a6f4:	4843      	ldr	r0, [pc, #268]	@ (800a804 <__multiply+0x14c>)
 800a6f6:	f000 fcd1 	bl	800b09c <__assert_func>
 800a6fa:	f100 0514 	add.w	r5, r0, #20
 800a6fe:	462b      	mov	r3, r5
 800a700:	2200      	movs	r2, #0
 800a702:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a706:	4543      	cmp	r3, r8
 800a708:	d321      	bcc.n	800a74e <__multiply+0x96>
 800a70a:	f107 0114 	add.w	r1, r7, #20
 800a70e:	f104 0214 	add.w	r2, r4, #20
 800a712:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800a716:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800a71a:	9302      	str	r3, [sp, #8]
 800a71c:	1b13      	subs	r3, r2, r4
 800a71e:	3b15      	subs	r3, #21
 800a720:	f023 0303 	bic.w	r3, r3, #3
 800a724:	3304      	adds	r3, #4
 800a726:	f104 0715 	add.w	r7, r4, #21
 800a72a:	42ba      	cmp	r2, r7
 800a72c:	bf38      	it	cc
 800a72e:	2304      	movcc	r3, #4
 800a730:	9301      	str	r3, [sp, #4]
 800a732:	9b02      	ldr	r3, [sp, #8]
 800a734:	9103      	str	r1, [sp, #12]
 800a736:	428b      	cmp	r3, r1
 800a738:	d80c      	bhi.n	800a754 <__multiply+0x9c>
 800a73a:	2e00      	cmp	r6, #0
 800a73c:	dd03      	ble.n	800a746 <__multiply+0x8e>
 800a73e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a742:	2b00      	cmp	r3, #0
 800a744:	d05a      	beq.n	800a7fc <__multiply+0x144>
 800a746:	6106      	str	r6, [r0, #16]
 800a748:	b005      	add	sp, #20
 800a74a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a74e:	f843 2b04 	str.w	r2, [r3], #4
 800a752:	e7d8      	b.n	800a706 <__multiply+0x4e>
 800a754:	f8b1 a000 	ldrh.w	sl, [r1]
 800a758:	f1ba 0f00 	cmp.w	sl, #0
 800a75c:	d023      	beq.n	800a7a6 <__multiply+0xee>
 800a75e:	46a9      	mov	r9, r5
 800a760:	f04f 0c00 	mov.w	ip, #0
 800a764:	f104 0e14 	add.w	lr, r4, #20
 800a768:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a76c:	f8d9 3000 	ldr.w	r3, [r9]
 800a770:	fa1f fb87 	uxth.w	fp, r7
 800a774:	b29b      	uxth	r3, r3
 800a776:	fb0a 330b 	mla	r3, sl, fp, r3
 800a77a:	4463      	add	r3, ip
 800a77c:	f8d9 c000 	ldr.w	ip, [r9]
 800a780:	0c3f      	lsrs	r7, r7, #16
 800a782:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800a786:	fb0a c707 	mla	r7, sl, r7, ip
 800a78a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800a78e:	b29b      	uxth	r3, r3
 800a790:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800a794:	4572      	cmp	r2, lr
 800a796:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800a79a:	f849 3b04 	str.w	r3, [r9], #4
 800a79e:	d8e3      	bhi.n	800a768 <__multiply+0xb0>
 800a7a0:	9b01      	ldr	r3, [sp, #4]
 800a7a2:	f845 c003 	str.w	ip, [r5, r3]
 800a7a6:	9b03      	ldr	r3, [sp, #12]
 800a7a8:	3104      	adds	r1, #4
 800a7aa:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800a7ae:	f1b9 0f00 	cmp.w	r9, #0
 800a7b2:	d021      	beq.n	800a7f8 <__multiply+0x140>
 800a7b4:	46ae      	mov	lr, r5
 800a7b6:	f04f 0a00 	mov.w	sl, #0
 800a7ba:	682b      	ldr	r3, [r5, #0]
 800a7bc:	f104 0c14 	add.w	ip, r4, #20
 800a7c0:	f8bc b000 	ldrh.w	fp, [ip]
 800a7c4:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800a7c8:	b29b      	uxth	r3, r3
 800a7ca:	fb09 770b 	mla	r7, r9, fp, r7
 800a7ce:	4457      	add	r7, sl
 800a7d0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800a7d4:	f84e 3b04 	str.w	r3, [lr], #4
 800a7d8:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a7dc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a7e0:	f8be 3000 	ldrh.w	r3, [lr]
 800a7e4:	4562      	cmp	r2, ip
 800a7e6:	fb09 330a 	mla	r3, r9, sl, r3
 800a7ea:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800a7ee:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a7f2:	d8e5      	bhi.n	800a7c0 <__multiply+0x108>
 800a7f4:	9f01      	ldr	r7, [sp, #4]
 800a7f6:	51eb      	str	r3, [r5, r7]
 800a7f8:	3504      	adds	r5, #4
 800a7fa:	e79a      	b.n	800a732 <__multiply+0x7a>
 800a7fc:	3e01      	subs	r6, #1
 800a7fe:	e79c      	b.n	800a73a <__multiply+0x82>
 800a800:	0800b967 	.word	0x0800b967
 800a804:	0800b9d0 	.word	0x0800b9d0

0800a808 <__pow5mult>:
 800a808:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a80c:	4615      	mov	r5, r2
 800a80e:	f012 0203 	ands.w	r2, r2, #3
 800a812:	4607      	mov	r7, r0
 800a814:	460e      	mov	r6, r1
 800a816:	d007      	beq.n	800a828 <__pow5mult+0x20>
 800a818:	4c1a      	ldr	r4, [pc, #104]	@ (800a884 <__pow5mult+0x7c>)
 800a81a:	3a01      	subs	r2, #1
 800a81c:	2300      	movs	r3, #0
 800a81e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a822:	f7ff fea1 	bl	800a568 <__multadd>
 800a826:	4606      	mov	r6, r0
 800a828:	10ad      	asrs	r5, r5, #2
 800a82a:	d027      	beq.n	800a87c <__pow5mult+0x74>
 800a82c:	6c3c      	ldr	r4, [r7, #64]	@ 0x40
 800a82e:	b944      	cbnz	r4, 800a842 <__pow5mult+0x3a>
 800a830:	f240 2171 	movw	r1, #625	@ 0x271
 800a834:	4638      	mov	r0, r7
 800a836:	f7ff ff29 	bl	800a68c <__i2b>
 800a83a:	2300      	movs	r3, #0
 800a83c:	4604      	mov	r4, r0
 800a83e:	6438      	str	r0, [r7, #64]	@ 0x40
 800a840:	6003      	str	r3, [r0, #0]
 800a842:	f04f 0900 	mov.w	r9, #0
 800a846:	07eb      	lsls	r3, r5, #31
 800a848:	d50a      	bpl.n	800a860 <__pow5mult+0x58>
 800a84a:	4631      	mov	r1, r6
 800a84c:	4622      	mov	r2, r4
 800a84e:	4638      	mov	r0, r7
 800a850:	f7ff ff32 	bl	800a6b8 <__multiply>
 800a854:	4680      	mov	r8, r0
 800a856:	4631      	mov	r1, r6
 800a858:	4638      	mov	r0, r7
 800a85a:	f7ff fe7c 	bl	800a556 <_Bfree>
 800a85e:	4646      	mov	r6, r8
 800a860:	106d      	asrs	r5, r5, #1
 800a862:	d00b      	beq.n	800a87c <__pow5mult+0x74>
 800a864:	6820      	ldr	r0, [r4, #0]
 800a866:	b938      	cbnz	r0, 800a878 <__pow5mult+0x70>
 800a868:	4622      	mov	r2, r4
 800a86a:	4621      	mov	r1, r4
 800a86c:	4638      	mov	r0, r7
 800a86e:	f7ff ff23 	bl	800a6b8 <__multiply>
 800a872:	6020      	str	r0, [r4, #0]
 800a874:	f8c0 9000 	str.w	r9, [r0]
 800a878:	4604      	mov	r4, r0
 800a87a:	e7e4      	b.n	800a846 <__pow5mult+0x3e>
 800a87c:	4630      	mov	r0, r6
 800a87e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a882:	bf00      	nop
 800a884:	0800ba2c 	.word	0x0800ba2c

0800a888 <__lshift>:
 800a888:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a88c:	460c      	mov	r4, r1
 800a88e:	4607      	mov	r7, r0
 800a890:	4691      	mov	r9, r2
 800a892:	6923      	ldr	r3, [r4, #16]
 800a894:	6849      	ldr	r1, [r1, #4]
 800a896:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a89a:	68a3      	ldr	r3, [r4, #8]
 800a89c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a8a0:	f108 0601 	add.w	r6, r8, #1
 800a8a4:	42b3      	cmp	r3, r6
 800a8a6:	db0b      	blt.n	800a8c0 <__lshift+0x38>
 800a8a8:	4638      	mov	r0, r7
 800a8aa:	f7ff fe2f 	bl	800a50c <_Balloc>
 800a8ae:	4605      	mov	r5, r0
 800a8b0:	b948      	cbnz	r0, 800a8c6 <__lshift+0x3e>
 800a8b2:	4602      	mov	r2, r0
 800a8b4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800a8b8:	4b27      	ldr	r3, [pc, #156]	@ (800a958 <__lshift+0xd0>)
 800a8ba:	4828      	ldr	r0, [pc, #160]	@ (800a95c <__lshift+0xd4>)
 800a8bc:	f000 fbee 	bl	800b09c <__assert_func>
 800a8c0:	3101      	adds	r1, #1
 800a8c2:	005b      	lsls	r3, r3, #1
 800a8c4:	e7ee      	b.n	800a8a4 <__lshift+0x1c>
 800a8c6:	2300      	movs	r3, #0
 800a8c8:	f100 0114 	add.w	r1, r0, #20
 800a8cc:	f100 0210 	add.w	r2, r0, #16
 800a8d0:	4618      	mov	r0, r3
 800a8d2:	4553      	cmp	r3, sl
 800a8d4:	db33      	blt.n	800a93e <__lshift+0xb6>
 800a8d6:	6920      	ldr	r0, [r4, #16]
 800a8d8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a8dc:	f104 0314 	add.w	r3, r4, #20
 800a8e0:	f019 091f 	ands.w	r9, r9, #31
 800a8e4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a8e8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a8ec:	d02b      	beq.n	800a946 <__lshift+0xbe>
 800a8ee:	468a      	mov	sl, r1
 800a8f0:	2200      	movs	r2, #0
 800a8f2:	f1c9 0e20 	rsb	lr, r9, #32
 800a8f6:	6818      	ldr	r0, [r3, #0]
 800a8f8:	fa00 f009 	lsl.w	r0, r0, r9
 800a8fc:	4310      	orrs	r0, r2
 800a8fe:	f84a 0b04 	str.w	r0, [sl], #4
 800a902:	f853 2b04 	ldr.w	r2, [r3], #4
 800a906:	459c      	cmp	ip, r3
 800a908:	fa22 f20e 	lsr.w	r2, r2, lr
 800a90c:	d8f3      	bhi.n	800a8f6 <__lshift+0x6e>
 800a90e:	ebac 0304 	sub.w	r3, ip, r4
 800a912:	3b15      	subs	r3, #21
 800a914:	f023 0303 	bic.w	r3, r3, #3
 800a918:	3304      	adds	r3, #4
 800a91a:	f104 0015 	add.w	r0, r4, #21
 800a91e:	4584      	cmp	ip, r0
 800a920:	bf38      	it	cc
 800a922:	2304      	movcc	r3, #4
 800a924:	50ca      	str	r2, [r1, r3]
 800a926:	b10a      	cbz	r2, 800a92c <__lshift+0xa4>
 800a928:	f108 0602 	add.w	r6, r8, #2
 800a92c:	3e01      	subs	r6, #1
 800a92e:	4638      	mov	r0, r7
 800a930:	4621      	mov	r1, r4
 800a932:	612e      	str	r6, [r5, #16]
 800a934:	f7ff fe0f 	bl	800a556 <_Bfree>
 800a938:	4628      	mov	r0, r5
 800a93a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a93e:	f842 0f04 	str.w	r0, [r2, #4]!
 800a942:	3301      	adds	r3, #1
 800a944:	e7c5      	b.n	800a8d2 <__lshift+0x4a>
 800a946:	3904      	subs	r1, #4
 800a948:	f853 2b04 	ldr.w	r2, [r3], #4
 800a94c:	459c      	cmp	ip, r3
 800a94e:	f841 2f04 	str.w	r2, [r1, #4]!
 800a952:	d8f9      	bhi.n	800a948 <__lshift+0xc0>
 800a954:	e7ea      	b.n	800a92c <__lshift+0xa4>
 800a956:	bf00      	nop
 800a958:	0800b967 	.word	0x0800b967
 800a95c:	0800b9d0 	.word	0x0800b9d0

0800a960 <__mcmp>:
 800a960:	4603      	mov	r3, r0
 800a962:	690a      	ldr	r2, [r1, #16]
 800a964:	6900      	ldr	r0, [r0, #16]
 800a966:	b530      	push	{r4, r5, lr}
 800a968:	1a80      	subs	r0, r0, r2
 800a96a:	d10e      	bne.n	800a98a <__mcmp+0x2a>
 800a96c:	3314      	adds	r3, #20
 800a96e:	3114      	adds	r1, #20
 800a970:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a974:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a978:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a97c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a980:	4295      	cmp	r5, r2
 800a982:	d003      	beq.n	800a98c <__mcmp+0x2c>
 800a984:	d205      	bcs.n	800a992 <__mcmp+0x32>
 800a986:	f04f 30ff 	mov.w	r0, #4294967295
 800a98a:	bd30      	pop	{r4, r5, pc}
 800a98c:	42a3      	cmp	r3, r4
 800a98e:	d3f3      	bcc.n	800a978 <__mcmp+0x18>
 800a990:	e7fb      	b.n	800a98a <__mcmp+0x2a>
 800a992:	2001      	movs	r0, #1
 800a994:	e7f9      	b.n	800a98a <__mcmp+0x2a>
	...

0800a998 <__mdiff>:
 800a998:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a99c:	4689      	mov	r9, r1
 800a99e:	4606      	mov	r6, r0
 800a9a0:	4611      	mov	r1, r2
 800a9a2:	4648      	mov	r0, r9
 800a9a4:	4614      	mov	r4, r2
 800a9a6:	f7ff ffdb 	bl	800a960 <__mcmp>
 800a9aa:	1e05      	subs	r5, r0, #0
 800a9ac:	d112      	bne.n	800a9d4 <__mdiff+0x3c>
 800a9ae:	4629      	mov	r1, r5
 800a9b0:	4630      	mov	r0, r6
 800a9b2:	f7ff fdab 	bl	800a50c <_Balloc>
 800a9b6:	4602      	mov	r2, r0
 800a9b8:	b928      	cbnz	r0, 800a9c6 <__mdiff+0x2e>
 800a9ba:	f240 2137 	movw	r1, #567	@ 0x237
 800a9be:	4b3e      	ldr	r3, [pc, #248]	@ (800aab8 <__mdiff+0x120>)
 800a9c0:	483e      	ldr	r0, [pc, #248]	@ (800aabc <__mdiff+0x124>)
 800a9c2:	f000 fb6b 	bl	800b09c <__assert_func>
 800a9c6:	2301      	movs	r3, #1
 800a9c8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a9cc:	4610      	mov	r0, r2
 800a9ce:	b003      	add	sp, #12
 800a9d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a9d4:	bfbc      	itt	lt
 800a9d6:	464b      	movlt	r3, r9
 800a9d8:	46a1      	movlt	r9, r4
 800a9da:	4630      	mov	r0, r6
 800a9dc:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800a9e0:	bfba      	itte	lt
 800a9e2:	461c      	movlt	r4, r3
 800a9e4:	2501      	movlt	r5, #1
 800a9e6:	2500      	movge	r5, #0
 800a9e8:	f7ff fd90 	bl	800a50c <_Balloc>
 800a9ec:	4602      	mov	r2, r0
 800a9ee:	b918      	cbnz	r0, 800a9f8 <__mdiff+0x60>
 800a9f0:	f240 2145 	movw	r1, #581	@ 0x245
 800a9f4:	4b30      	ldr	r3, [pc, #192]	@ (800aab8 <__mdiff+0x120>)
 800a9f6:	e7e3      	b.n	800a9c0 <__mdiff+0x28>
 800a9f8:	f100 0b14 	add.w	fp, r0, #20
 800a9fc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800aa00:	f109 0310 	add.w	r3, r9, #16
 800aa04:	60c5      	str	r5, [r0, #12]
 800aa06:	f04f 0c00 	mov.w	ip, #0
 800aa0a:	f109 0514 	add.w	r5, r9, #20
 800aa0e:	46d9      	mov	r9, fp
 800aa10:	6926      	ldr	r6, [r4, #16]
 800aa12:	f104 0e14 	add.w	lr, r4, #20
 800aa16:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800aa1a:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800aa1e:	9301      	str	r3, [sp, #4]
 800aa20:	9b01      	ldr	r3, [sp, #4]
 800aa22:	f85e 0b04 	ldr.w	r0, [lr], #4
 800aa26:	f853 af04 	ldr.w	sl, [r3, #4]!
 800aa2a:	b281      	uxth	r1, r0
 800aa2c:	9301      	str	r3, [sp, #4]
 800aa2e:	fa1f f38a 	uxth.w	r3, sl
 800aa32:	1a5b      	subs	r3, r3, r1
 800aa34:	0c00      	lsrs	r0, r0, #16
 800aa36:	4463      	add	r3, ip
 800aa38:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800aa3c:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800aa40:	b29b      	uxth	r3, r3
 800aa42:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800aa46:	4576      	cmp	r6, lr
 800aa48:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800aa4c:	f849 3b04 	str.w	r3, [r9], #4
 800aa50:	d8e6      	bhi.n	800aa20 <__mdiff+0x88>
 800aa52:	1b33      	subs	r3, r6, r4
 800aa54:	3b15      	subs	r3, #21
 800aa56:	f023 0303 	bic.w	r3, r3, #3
 800aa5a:	3415      	adds	r4, #21
 800aa5c:	3304      	adds	r3, #4
 800aa5e:	42a6      	cmp	r6, r4
 800aa60:	bf38      	it	cc
 800aa62:	2304      	movcc	r3, #4
 800aa64:	441d      	add	r5, r3
 800aa66:	445b      	add	r3, fp
 800aa68:	461e      	mov	r6, r3
 800aa6a:	462c      	mov	r4, r5
 800aa6c:	4544      	cmp	r4, r8
 800aa6e:	d30e      	bcc.n	800aa8e <__mdiff+0xf6>
 800aa70:	f108 0103 	add.w	r1, r8, #3
 800aa74:	1b49      	subs	r1, r1, r5
 800aa76:	f021 0103 	bic.w	r1, r1, #3
 800aa7a:	3d03      	subs	r5, #3
 800aa7c:	45a8      	cmp	r8, r5
 800aa7e:	bf38      	it	cc
 800aa80:	2100      	movcc	r1, #0
 800aa82:	440b      	add	r3, r1
 800aa84:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800aa88:	b199      	cbz	r1, 800aab2 <__mdiff+0x11a>
 800aa8a:	6117      	str	r7, [r2, #16]
 800aa8c:	e79e      	b.n	800a9cc <__mdiff+0x34>
 800aa8e:	46e6      	mov	lr, ip
 800aa90:	f854 1b04 	ldr.w	r1, [r4], #4
 800aa94:	fa1f fc81 	uxth.w	ip, r1
 800aa98:	44f4      	add	ip, lr
 800aa9a:	0c08      	lsrs	r0, r1, #16
 800aa9c:	4471      	add	r1, lr
 800aa9e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800aaa2:	b289      	uxth	r1, r1
 800aaa4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800aaa8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800aaac:	f846 1b04 	str.w	r1, [r6], #4
 800aab0:	e7dc      	b.n	800aa6c <__mdiff+0xd4>
 800aab2:	3f01      	subs	r7, #1
 800aab4:	e7e6      	b.n	800aa84 <__mdiff+0xec>
 800aab6:	bf00      	nop
 800aab8:	0800b967 	.word	0x0800b967
 800aabc:	0800b9d0 	.word	0x0800b9d0

0800aac0 <__d2b>:
 800aac0:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800aac4:	2101      	movs	r1, #1
 800aac6:	4690      	mov	r8, r2
 800aac8:	4699      	mov	r9, r3
 800aaca:	9e08      	ldr	r6, [sp, #32]
 800aacc:	f7ff fd1e 	bl	800a50c <_Balloc>
 800aad0:	4604      	mov	r4, r0
 800aad2:	b930      	cbnz	r0, 800aae2 <__d2b+0x22>
 800aad4:	4602      	mov	r2, r0
 800aad6:	f240 310f 	movw	r1, #783	@ 0x30f
 800aada:	4b23      	ldr	r3, [pc, #140]	@ (800ab68 <__d2b+0xa8>)
 800aadc:	4823      	ldr	r0, [pc, #140]	@ (800ab6c <__d2b+0xac>)
 800aade:	f000 fadd 	bl	800b09c <__assert_func>
 800aae2:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800aae6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800aaea:	b10d      	cbz	r5, 800aaf0 <__d2b+0x30>
 800aaec:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800aaf0:	9301      	str	r3, [sp, #4]
 800aaf2:	f1b8 0300 	subs.w	r3, r8, #0
 800aaf6:	d024      	beq.n	800ab42 <__d2b+0x82>
 800aaf8:	4668      	mov	r0, sp
 800aafa:	9300      	str	r3, [sp, #0]
 800aafc:	f7ff fd99 	bl	800a632 <__lo0bits>
 800ab00:	e9dd 1200 	ldrd	r1, r2, [sp]
 800ab04:	b1d8      	cbz	r0, 800ab3e <__d2b+0x7e>
 800ab06:	f1c0 0320 	rsb	r3, r0, #32
 800ab0a:	fa02 f303 	lsl.w	r3, r2, r3
 800ab0e:	430b      	orrs	r3, r1
 800ab10:	40c2      	lsrs	r2, r0
 800ab12:	6163      	str	r3, [r4, #20]
 800ab14:	9201      	str	r2, [sp, #4]
 800ab16:	9b01      	ldr	r3, [sp, #4]
 800ab18:	2b00      	cmp	r3, #0
 800ab1a:	bf0c      	ite	eq
 800ab1c:	2201      	moveq	r2, #1
 800ab1e:	2202      	movne	r2, #2
 800ab20:	61a3      	str	r3, [r4, #24]
 800ab22:	6122      	str	r2, [r4, #16]
 800ab24:	b1ad      	cbz	r5, 800ab52 <__d2b+0x92>
 800ab26:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800ab2a:	4405      	add	r5, r0
 800ab2c:	6035      	str	r5, [r6, #0]
 800ab2e:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800ab32:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ab34:	6018      	str	r0, [r3, #0]
 800ab36:	4620      	mov	r0, r4
 800ab38:	b002      	add	sp, #8
 800ab3a:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800ab3e:	6161      	str	r1, [r4, #20]
 800ab40:	e7e9      	b.n	800ab16 <__d2b+0x56>
 800ab42:	a801      	add	r0, sp, #4
 800ab44:	f7ff fd75 	bl	800a632 <__lo0bits>
 800ab48:	9b01      	ldr	r3, [sp, #4]
 800ab4a:	2201      	movs	r2, #1
 800ab4c:	6163      	str	r3, [r4, #20]
 800ab4e:	3020      	adds	r0, #32
 800ab50:	e7e7      	b.n	800ab22 <__d2b+0x62>
 800ab52:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800ab56:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ab5a:	6030      	str	r0, [r6, #0]
 800ab5c:	6918      	ldr	r0, [r3, #16]
 800ab5e:	f7ff fd49 	bl	800a5f4 <__hi0bits>
 800ab62:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ab66:	e7e4      	b.n	800ab32 <__d2b+0x72>
 800ab68:	0800b967 	.word	0x0800b967
 800ab6c:	0800b9d0 	.word	0x0800b9d0

0800ab70 <_realloc_r>:
 800ab70:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab74:	4682      	mov	sl, r0
 800ab76:	4693      	mov	fp, r2
 800ab78:	460c      	mov	r4, r1
 800ab7a:	b929      	cbnz	r1, 800ab88 <_realloc_r+0x18>
 800ab7c:	4611      	mov	r1, r2
 800ab7e:	b003      	add	sp, #12
 800ab80:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab84:	f7fa babc 	b.w	8005100 <_malloc_r>
 800ab88:	f7fa fcf4 	bl	8005574 <__malloc_lock>
 800ab8c:	f10b 080b 	add.w	r8, fp, #11
 800ab90:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800ab94:	f1b8 0f16 	cmp.w	r8, #22
 800ab98:	f1a4 0908 	sub.w	r9, r4, #8
 800ab9c:	f025 0603 	bic.w	r6, r5, #3
 800aba0:	d908      	bls.n	800abb4 <_realloc_r+0x44>
 800aba2:	f038 0807 	bics.w	r8, r8, #7
 800aba6:	d507      	bpl.n	800abb8 <_realloc_r+0x48>
 800aba8:	230c      	movs	r3, #12
 800abaa:	f8ca 3000 	str.w	r3, [sl]
 800abae:	f04f 0b00 	mov.w	fp, #0
 800abb2:	e032      	b.n	800ac1a <_realloc_r+0xaa>
 800abb4:	f04f 0810 	mov.w	r8, #16
 800abb8:	45c3      	cmp	fp, r8
 800abba:	d8f5      	bhi.n	800aba8 <_realloc_r+0x38>
 800abbc:	4546      	cmp	r6, r8
 800abbe:	f280 8179 	bge.w	800aeb4 <_realloc_r+0x344>
 800abc2:	4ba0      	ldr	r3, [pc, #640]	@ (800ae44 <_realloc_r+0x2d4>)
 800abc4:	eb09 0106 	add.w	r1, r9, r6
 800abc8:	f8d3 c008 	ldr.w	ip, [r3, #8]
 800abcc:	6848      	ldr	r0, [r1, #4]
 800abce:	458c      	cmp	ip, r1
 800abd0:	d005      	beq.n	800abde <_realloc_r+0x6e>
 800abd2:	f020 0201 	bic.w	r2, r0, #1
 800abd6:	440a      	add	r2, r1
 800abd8:	6852      	ldr	r2, [r2, #4]
 800abda:	07d7      	lsls	r7, r2, #31
 800abdc:	d449      	bmi.n	800ac72 <_realloc_r+0x102>
 800abde:	f020 0003 	bic.w	r0, r0, #3
 800abe2:	458c      	cmp	ip, r1
 800abe4:	eb06 0700 	add.w	r7, r6, r0
 800abe8:	d11b      	bne.n	800ac22 <_realloc_r+0xb2>
 800abea:	f108 0210 	add.w	r2, r8, #16
 800abee:	42ba      	cmp	r2, r7
 800abf0:	dc41      	bgt.n	800ac76 <_realloc_r+0x106>
 800abf2:	eba7 0708 	sub.w	r7, r7, r8
 800abf6:	eb09 0208 	add.w	r2, r9, r8
 800abfa:	f047 0701 	orr.w	r7, r7, #1
 800abfe:	609a      	str	r2, [r3, #8]
 800ac00:	6057      	str	r7, [r2, #4]
 800ac02:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800ac06:	4650      	mov	r0, sl
 800ac08:	f003 0301 	and.w	r3, r3, #1
 800ac0c:	ea43 0308 	orr.w	r3, r3, r8
 800ac10:	f844 3c04 	str.w	r3, [r4, #-4]
 800ac14:	f7fa fcb4 	bl	8005580 <__malloc_unlock>
 800ac18:	46a3      	mov	fp, r4
 800ac1a:	4658      	mov	r0, fp
 800ac1c:	b003      	add	sp, #12
 800ac1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac22:	45b8      	cmp	r8, r7
 800ac24:	dc27      	bgt.n	800ac76 <_realloc_r+0x106>
 800ac26:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
 800ac2a:	60d3      	str	r3, [r2, #12]
 800ac2c:	609a      	str	r2, [r3, #8]
 800ac2e:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800ac32:	eba7 0008 	sub.w	r0, r7, r8
 800ac36:	280f      	cmp	r0, #15
 800ac38:	f003 0301 	and.w	r3, r3, #1
 800ac3c:	eb09 0207 	add.w	r2, r9, r7
 800ac40:	f240 813a 	bls.w	800aeb8 <_realloc_r+0x348>
 800ac44:	eb09 0108 	add.w	r1, r9, r8
 800ac48:	ea48 0303 	orr.w	r3, r8, r3
 800ac4c:	f040 0001 	orr.w	r0, r0, #1
 800ac50:	f8c9 3004 	str.w	r3, [r9, #4]
 800ac54:	6048      	str	r0, [r1, #4]
 800ac56:	6853      	ldr	r3, [r2, #4]
 800ac58:	4650      	mov	r0, sl
 800ac5a:	f043 0301 	orr.w	r3, r3, #1
 800ac5e:	6053      	str	r3, [r2, #4]
 800ac60:	3108      	adds	r1, #8
 800ac62:	f7fa ffdb 	bl	8005c1c <_free_r>
 800ac66:	4650      	mov	r0, sl
 800ac68:	f7fa fc8a 	bl	8005580 <__malloc_unlock>
 800ac6c:	f109 0b08 	add.w	fp, r9, #8
 800ac70:	e7d3      	b.n	800ac1a <_realloc_r+0xaa>
 800ac72:	2000      	movs	r0, #0
 800ac74:	4601      	mov	r1, r0
 800ac76:	07ea      	lsls	r2, r5, #31
 800ac78:	f100 80ca 	bmi.w	800ae10 <_realloc_r+0x2a0>
 800ac7c:	f854 5c08 	ldr.w	r5, [r4, #-8]
 800ac80:	eba9 0505 	sub.w	r5, r9, r5
 800ac84:	686a      	ldr	r2, [r5, #4]
 800ac86:	f022 0203 	bic.w	r2, r2, #3
 800ac8a:	4432      	add	r2, r6
 800ac8c:	9201      	str	r2, [sp, #4]
 800ac8e:	2900      	cmp	r1, #0
 800ac90:	f000 8088 	beq.w	800ada4 <_realloc_r+0x234>
 800ac94:	458c      	cmp	ip, r1
 800ac96:	eb00 0702 	add.w	r7, r0, r2
 800ac9a:	d14a      	bne.n	800ad32 <_realloc_r+0x1c2>
 800ac9c:	f108 0210 	add.w	r2, r8, #16
 800aca0:	42ba      	cmp	r2, r7
 800aca2:	dc7f      	bgt.n	800ada4 <_realloc_r+0x234>
 800aca4:	46ab      	mov	fp, r5
 800aca6:	68ea      	ldr	r2, [r5, #12]
 800aca8:	f85b 1f08 	ldr.w	r1, [fp, #8]!
 800acac:	60ca      	str	r2, [r1, #12]
 800acae:	6091      	str	r1, [r2, #8]
 800acb0:	1f32      	subs	r2, r6, #4
 800acb2:	2a24      	cmp	r2, #36	@ 0x24
 800acb4:	d837      	bhi.n	800ad26 <_realloc_r+0x1b6>
 800acb6:	2a13      	cmp	r2, #19
 800acb8:	d933      	bls.n	800ad22 <_realloc_r+0x1b2>
 800acba:	6821      	ldr	r1, [r4, #0]
 800acbc:	2a1b      	cmp	r2, #27
 800acbe:	60a9      	str	r1, [r5, #8]
 800acc0:	6861      	ldr	r1, [r4, #4]
 800acc2:	60e9      	str	r1, [r5, #12]
 800acc4:	d81a      	bhi.n	800acfc <_realloc_r+0x18c>
 800acc6:	3408      	adds	r4, #8
 800acc8:	f105 0210 	add.w	r2, r5, #16
 800accc:	6821      	ldr	r1, [r4, #0]
 800acce:	6011      	str	r1, [r2, #0]
 800acd0:	6861      	ldr	r1, [r4, #4]
 800acd2:	6051      	str	r1, [r2, #4]
 800acd4:	68a1      	ldr	r1, [r4, #8]
 800acd6:	6091      	str	r1, [r2, #8]
 800acd8:	eba7 0708 	sub.w	r7, r7, r8
 800acdc:	eb05 0208 	add.w	r2, r5, r8
 800ace0:	f047 0701 	orr.w	r7, r7, #1
 800ace4:	609a      	str	r2, [r3, #8]
 800ace6:	6057      	str	r7, [r2, #4]
 800ace8:	686b      	ldr	r3, [r5, #4]
 800acea:	f003 0301 	and.w	r3, r3, #1
 800acee:	ea43 0308 	orr.w	r3, r3, r8
 800acf2:	606b      	str	r3, [r5, #4]
 800acf4:	4650      	mov	r0, sl
 800acf6:	f7fa fc43 	bl	8005580 <__malloc_unlock>
 800acfa:	e78e      	b.n	800ac1a <_realloc_r+0xaa>
 800acfc:	68a1      	ldr	r1, [r4, #8]
 800acfe:	2a24      	cmp	r2, #36	@ 0x24
 800ad00:	6129      	str	r1, [r5, #16]
 800ad02:	68e1      	ldr	r1, [r4, #12]
 800ad04:	bf18      	it	ne
 800ad06:	f105 0218 	addne.w	r2, r5, #24
 800ad0a:	6169      	str	r1, [r5, #20]
 800ad0c:	bf09      	itett	eq
 800ad0e:	6922      	ldreq	r2, [r4, #16]
 800ad10:	3410      	addne	r4, #16
 800ad12:	61aa      	streq	r2, [r5, #24]
 800ad14:	6961      	ldreq	r1, [r4, #20]
 800ad16:	bf02      	ittt	eq
 800ad18:	f105 0220 	addeq.w	r2, r5, #32
 800ad1c:	61e9      	streq	r1, [r5, #28]
 800ad1e:	3418      	addeq	r4, #24
 800ad20:	e7d4      	b.n	800accc <_realloc_r+0x15c>
 800ad22:	465a      	mov	r2, fp
 800ad24:	e7d2      	b.n	800accc <_realloc_r+0x15c>
 800ad26:	4621      	mov	r1, r4
 800ad28:	4658      	mov	r0, fp
 800ad2a:	f7fe fcab 	bl	8009684 <memmove>
 800ad2e:	4b45      	ldr	r3, [pc, #276]	@ (800ae44 <_realloc_r+0x2d4>)
 800ad30:	e7d2      	b.n	800acd8 <_realloc_r+0x168>
 800ad32:	45b8      	cmp	r8, r7
 800ad34:	dc36      	bgt.n	800ada4 <_realloc_r+0x234>
 800ad36:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
 800ad3a:	4628      	mov	r0, r5
 800ad3c:	60d3      	str	r3, [r2, #12]
 800ad3e:	609a      	str	r2, [r3, #8]
 800ad40:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800ad44:	68eb      	ldr	r3, [r5, #12]
 800ad46:	60d3      	str	r3, [r2, #12]
 800ad48:	609a      	str	r2, [r3, #8]
 800ad4a:	1f32      	subs	r2, r6, #4
 800ad4c:	2a24      	cmp	r2, #36	@ 0x24
 800ad4e:	d825      	bhi.n	800ad9c <_realloc_r+0x22c>
 800ad50:	2a13      	cmp	r2, #19
 800ad52:	d908      	bls.n	800ad66 <_realloc_r+0x1f6>
 800ad54:	6823      	ldr	r3, [r4, #0]
 800ad56:	2a1b      	cmp	r2, #27
 800ad58:	60ab      	str	r3, [r5, #8]
 800ad5a:	6863      	ldr	r3, [r4, #4]
 800ad5c:	60eb      	str	r3, [r5, #12]
 800ad5e:	d80a      	bhi.n	800ad76 <_realloc_r+0x206>
 800ad60:	3408      	adds	r4, #8
 800ad62:	f105 0010 	add.w	r0, r5, #16
 800ad66:	6823      	ldr	r3, [r4, #0]
 800ad68:	6003      	str	r3, [r0, #0]
 800ad6a:	6863      	ldr	r3, [r4, #4]
 800ad6c:	6043      	str	r3, [r0, #4]
 800ad6e:	68a3      	ldr	r3, [r4, #8]
 800ad70:	6083      	str	r3, [r0, #8]
 800ad72:	46a9      	mov	r9, r5
 800ad74:	e75b      	b.n	800ac2e <_realloc_r+0xbe>
 800ad76:	68a3      	ldr	r3, [r4, #8]
 800ad78:	2a24      	cmp	r2, #36	@ 0x24
 800ad7a:	612b      	str	r3, [r5, #16]
 800ad7c:	68e3      	ldr	r3, [r4, #12]
 800ad7e:	bf18      	it	ne
 800ad80:	f105 0018 	addne.w	r0, r5, #24
 800ad84:	616b      	str	r3, [r5, #20]
 800ad86:	bf09      	itett	eq
 800ad88:	6923      	ldreq	r3, [r4, #16]
 800ad8a:	3410      	addne	r4, #16
 800ad8c:	61ab      	streq	r3, [r5, #24]
 800ad8e:	6963      	ldreq	r3, [r4, #20]
 800ad90:	bf02      	ittt	eq
 800ad92:	f105 0020 	addeq.w	r0, r5, #32
 800ad96:	61eb      	streq	r3, [r5, #28]
 800ad98:	3418      	addeq	r4, #24
 800ad9a:	e7e4      	b.n	800ad66 <_realloc_r+0x1f6>
 800ad9c:	4621      	mov	r1, r4
 800ad9e:	f7fe fc71 	bl	8009684 <memmove>
 800ada2:	e7e6      	b.n	800ad72 <_realloc_r+0x202>
 800ada4:	9b01      	ldr	r3, [sp, #4]
 800ada6:	4598      	cmp	r8, r3
 800ada8:	dc32      	bgt.n	800ae10 <_realloc_r+0x2a0>
 800adaa:	4628      	mov	r0, r5
 800adac:	68eb      	ldr	r3, [r5, #12]
 800adae:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800adb2:	60d3      	str	r3, [r2, #12]
 800adb4:	609a      	str	r2, [r3, #8]
 800adb6:	1f32      	subs	r2, r6, #4
 800adb8:	2a24      	cmp	r2, #36	@ 0x24
 800adba:	d825      	bhi.n	800ae08 <_realloc_r+0x298>
 800adbc:	2a13      	cmp	r2, #19
 800adbe:	d908      	bls.n	800add2 <_realloc_r+0x262>
 800adc0:	6823      	ldr	r3, [r4, #0]
 800adc2:	2a1b      	cmp	r2, #27
 800adc4:	60ab      	str	r3, [r5, #8]
 800adc6:	6863      	ldr	r3, [r4, #4]
 800adc8:	60eb      	str	r3, [r5, #12]
 800adca:	d80a      	bhi.n	800ade2 <_realloc_r+0x272>
 800adcc:	3408      	adds	r4, #8
 800adce:	f105 0010 	add.w	r0, r5, #16
 800add2:	6823      	ldr	r3, [r4, #0]
 800add4:	6003      	str	r3, [r0, #0]
 800add6:	6863      	ldr	r3, [r4, #4]
 800add8:	6043      	str	r3, [r0, #4]
 800adda:	68a3      	ldr	r3, [r4, #8]
 800addc:	6083      	str	r3, [r0, #8]
 800adde:	9f01      	ldr	r7, [sp, #4]
 800ade0:	e7c7      	b.n	800ad72 <_realloc_r+0x202>
 800ade2:	68a3      	ldr	r3, [r4, #8]
 800ade4:	2a24      	cmp	r2, #36	@ 0x24
 800ade6:	612b      	str	r3, [r5, #16]
 800ade8:	68e3      	ldr	r3, [r4, #12]
 800adea:	bf18      	it	ne
 800adec:	f105 0018 	addne.w	r0, r5, #24
 800adf0:	616b      	str	r3, [r5, #20]
 800adf2:	bf09      	itett	eq
 800adf4:	6923      	ldreq	r3, [r4, #16]
 800adf6:	3410      	addne	r4, #16
 800adf8:	61ab      	streq	r3, [r5, #24]
 800adfa:	6963      	ldreq	r3, [r4, #20]
 800adfc:	bf02      	ittt	eq
 800adfe:	f105 0020 	addeq.w	r0, r5, #32
 800ae02:	61eb      	streq	r3, [r5, #28]
 800ae04:	3418      	addeq	r4, #24
 800ae06:	e7e4      	b.n	800add2 <_realloc_r+0x262>
 800ae08:	4621      	mov	r1, r4
 800ae0a:	f7fe fc3b 	bl	8009684 <memmove>
 800ae0e:	e7e6      	b.n	800adde <_realloc_r+0x26e>
 800ae10:	4659      	mov	r1, fp
 800ae12:	4650      	mov	r0, sl
 800ae14:	f7fa f974 	bl	8005100 <_malloc_r>
 800ae18:	4683      	mov	fp, r0
 800ae1a:	b918      	cbnz	r0, 800ae24 <_realloc_r+0x2b4>
 800ae1c:	4650      	mov	r0, sl
 800ae1e:	f7fa fbaf 	bl	8005580 <__malloc_unlock>
 800ae22:	e6c4      	b.n	800abae <_realloc_r+0x3e>
 800ae24:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800ae28:	f1a0 0208 	sub.w	r2, r0, #8
 800ae2c:	f023 0301 	bic.w	r3, r3, #1
 800ae30:	444b      	add	r3, r9
 800ae32:	4293      	cmp	r3, r2
 800ae34:	d108      	bne.n	800ae48 <_realloc_r+0x2d8>
 800ae36:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800ae3a:	f027 0703 	bic.w	r7, r7, #3
 800ae3e:	4437      	add	r7, r6
 800ae40:	e6f5      	b.n	800ac2e <_realloc_r+0xbe>
 800ae42:	bf00      	nop
 800ae44:	20000028 	.word	0x20000028
 800ae48:	1f32      	subs	r2, r6, #4
 800ae4a:	2a24      	cmp	r2, #36	@ 0x24
 800ae4c:	d82e      	bhi.n	800aeac <_realloc_r+0x33c>
 800ae4e:	2a13      	cmp	r2, #19
 800ae50:	d929      	bls.n	800aea6 <_realloc_r+0x336>
 800ae52:	6823      	ldr	r3, [r4, #0]
 800ae54:	2a1b      	cmp	r2, #27
 800ae56:	6003      	str	r3, [r0, #0]
 800ae58:	6863      	ldr	r3, [r4, #4]
 800ae5a:	6043      	str	r3, [r0, #4]
 800ae5c:	d80e      	bhi.n	800ae7c <_realloc_r+0x30c>
 800ae5e:	f104 0208 	add.w	r2, r4, #8
 800ae62:	f100 0308 	add.w	r3, r0, #8
 800ae66:	6811      	ldr	r1, [r2, #0]
 800ae68:	6019      	str	r1, [r3, #0]
 800ae6a:	6851      	ldr	r1, [r2, #4]
 800ae6c:	6059      	str	r1, [r3, #4]
 800ae6e:	6892      	ldr	r2, [r2, #8]
 800ae70:	609a      	str	r2, [r3, #8]
 800ae72:	4621      	mov	r1, r4
 800ae74:	4650      	mov	r0, sl
 800ae76:	f7fa fed1 	bl	8005c1c <_free_r>
 800ae7a:	e73b      	b.n	800acf4 <_realloc_r+0x184>
 800ae7c:	68a3      	ldr	r3, [r4, #8]
 800ae7e:	2a24      	cmp	r2, #36	@ 0x24
 800ae80:	6083      	str	r3, [r0, #8]
 800ae82:	68e3      	ldr	r3, [r4, #12]
 800ae84:	bf18      	it	ne
 800ae86:	f104 0210 	addne.w	r2, r4, #16
 800ae8a:	60c3      	str	r3, [r0, #12]
 800ae8c:	bf09      	itett	eq
 800ae8e:	6923      	ldreq	r3, [r4, #16]
 800ae90:	f100 0310 	addne.w	r3, r0, #16
 800ae94:	6103      	streq	r3, [r0, #16]
 800ae96:	6961      	ldreq	r1, [r4, #20]
 800ae98:	bf02      	ittt	eq
 800ae9a:	f104 0218 	addeq.w	r2, r4, #24
 800ae9e:	f100 0318 	addeq.w	r3, r0, #24
 800aea2:	6141      	streq	r1, [r0, #20]
 800aea4:	e7df      	b.n	800ae66 <_realloc_r+0x2f6>
 800aea6:	4603      	mov	r3, r0
 800aea8:	4622      	mov	r2, r4
 800aeaa:	e7dc      	b.n	800ae66 <_realloc_r+0x2f6>
 800aeac:	4621      	mov	r1, r4
 800aeae:	f7fe fbe9 	bl	8009684 <memmove>
 800aeb2:	e7de      	b.n	800ae72 <_realloc_r+0x302>
 800aeb4:	4637      	mov	r7, r6
 800aeb6:	e6ba      	b.n	800ac2e <_realloc_r+0xbe>
 800aeb8:	431f      	orrs	r7, r3
 800aeba:	f8c9 7004 	str.w	r7, [r9, #4]
 800aebe:	6853      	ldr	r3, [r2, #4]
 800aec0:	f043 0301 	orr.w	r3, r3, #1
 800aec4:	6053      	str	r3, [r2, #4]
 800aec6:	e6ce      	b.n	800ac66 <_realloc_r+0xf6>

0800aec8 <__ascii_wctomb>:
 800aec8:	4603      	mov	r3, r0
 800aeca:	4608      	mov	r0, r1
 800aecc:	b141      	cbz	r1, 800aee0 <__ascii_wctomb+0x18>
 800aece:	2aff      	cmp	r2, #255	@ 0xff
 800aed0:	d904      	bls.n	800aedc <__ascii_wctomb+0x14>
 800aed2:	228a      	movs	r2, #138	@ 0x8a
 800aed4:	f04f 30ff 	mov.w	r0, #4294967295
 800aed8:	601a      	str	r2, [r3, #0]
 800aeda:	4770      	bx	lr
 800aedc:	2001      	movs	r0, #1
 800aede:	700a      	strb	r2, [r1, #0]
 800aee0:	4770      	bx	lr
	...

0800aee4 <_wcrtomb_r>:
 800aee4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800aee6:	4c09      	ldr	r4, [pc, #36]	@ (800af0c <_wcrtomb_r+0x28>)
 800aee8:	4605      	mov	r5, r0
 800aeea:	461e      	mov	r6, r3
 800aeec:	f8d4 70e0 	ldr.w	r7, [r4, #224]	@ 0xe0
 800aef0:	b085      	sub	sp, #20
 800aef2:	b909      	cbnz	r1, 800aef8 <_wcrtomb_r+0x14>
 800aef4:	460a      	mov	r2, r1
 800aef6:	a901      	add	r1, sp, #4
 800aef8:	47b8      	blx	r7
 800aefa:	1c43      	adds	r3, r0, #1
 800aefc:	bf01      	itttt	eq
 800aefe:	2300      	moveq	r3, #0
 800af00:	6033      	streq	r3, [r6, #0]
 800af02:	238a      	moveq	r3, #138	@ 0x8a
 800af04:	602b      	streq	r3, [r5, #0]
 800af06:	b005      	add	sp, #20
 800af08:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800af0a:	bf00      	nop
 800af0c:	20000564 	.word	0x20000564

0800af10 <__ssprint_r>:
 800af10:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af14:	6893      	ldr	r3, [r2, #8]
 800af16:	460c      	mov	r4, r1
 800af18:	4617      	mov	r7, r2
 800af1a:	f8d2 b000 	ldr.w	fp, [r2]
 800af1e:	9001      	str	r0, [sp, #4]
 800af20:	2b00      	cmp	r3, #0
 800af22:	d157      	bne.n	800afd4 <__ssprint_r+0xc4>
 800af24:	2000      	movs	r0, #0
 800af26:	2300      	movs	r3, #0
 800af28:	607b      	str	r3, [r7, #4]
 800af2a:	b003      	add	sp, #12
 800af2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af30:	e9db a800 	ldrd	sl, r8, [fp]
 800af34:	f10b 0b08 	add.w	fp, fp, #8
 800af38:	68a6      	ldr	r6, [r4, #8]
 800af3a:	6820      	ldr	r0, [r4, #0]
 800af3c:	f1b8 0f00 	cmp.w	r8, #0
 800af40:	d0f6      	beq.n	800af30 <__ssprint_r+0x20>
 800af42:	45b0      	cmp	r8, r6
 800af44:	d32e      	bcc.n	800afa4 <__ssprint_r+0x94>
 800af46:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800af4a:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800af4e:	d029      	beq.n	800afa4 <__ssprint_r+0x94>
 800af50:	6921      	ldr	r1, [r4, #16]
 800af52:	6965      	ldr	r5, [r4, #20]
 800af54:	eba0 0901 	sub.w	r9, r0, r1
 800af58:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800af5c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800af60:	f109 0001 	add.w	r0, r9, #1
 800af64:	106d      	asrs	r5, r5, #1
 800af66:	4440      	add	r0, r8
 800af68:	4285      	cmp	r5, r0
 800af6a:	bf38      	it	cc
 800af6c:	4605      	movcc	r5, r0
 800af6e:	0553      	lsls	r3, r2, #21
 800af70:	d534      	bpl.n	800afdc <__ssprint_r+0xcc>
 800af72:	4629      	mov	r1, r5
 800af74:	9801      	ldr	r0, [sp, #4]
 800af76:	f7fa f8c3 	bl	8005100 <_malloc_r>
 800af7a:	4606      	mov	r6, r0
 800af7c:	2800      	cmp	r0, #0
 800af7e:	d038      	beq.n	800aff2 <__ssprint_r+0xe2>
 800af80:	464a      	mov	r2, r9
 800af82:	6921      	ldr	r1, [r4, #16]
 800af84:	f7fe fbfa 	bl	800977c <memcpy>
 800af88:	89a2      	ldrh	r2, [r4, #12]
 800af8a:	f422 6290 	bic.w	r2, r2, #1152	@ 0x480
 800af8e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800af92:	81a2      	strh	r2, [r4, #12]
 800af94:	6126      	str	r6, [r4, #16]
 800af96:	444e      	add	r6, r9
 800af98:	6026      	str	r6, [r4, #0]
 800af9a:	4646      	mov	r6, r8
 800af9c:	6165      	str	r5, [r4, #20]
 800af9e:	eba5 0509 	sub.w	r5, r5, r9
 800afa2:	60a5      	str	r5, [r4, #8]
 800afa4:	4546      	cmp	r6, r8
 800afa6:	bf28      	it	cs
 800afa8:	4646      	movcs	r6, r8
 800afaa:	4651      	mov	r1, sl
 800afac:	4632      	mov	r2, r6
 800afae:	6820      	ldr	r0, [r4, #0]
 800afb0:	f7fe fb68 	bl	8009684 <memmove>
 800afb4:	68a2      	ldr	r2, [r4, #8]
 800afb6:	44c2      	add	sl, r8
 800afb8:	1b92      	subs	r2, r2, r6
 800afba:	60a2      	str	r2, [r4, #8]
 800afbc:	6822      	ldr	r2, [r4, #0]
 800afbe:	4432      	add	r2, r6
 800afc0:	6022      	str	r2, [r4, #0]
 800afc2:	68ba      	ldr	r2, [r7, #8]
 800afc4:	eba2 0308 	sub.w	r3, r2, r8
 800afc8:	60bb      	str	r3, [r7, #8]
 800afca:	2b00      	cmp	r3, #0
 800afcc:	d0aa      	beq.n	800af24 <__ssprint_r+0x14>
 800afce:	f04f 0800 	mov.w	r8, #0
 800afd2:	e7b1      	b.n	800af38 <__ssprint_r+0x28>
 800afd4:	f04f 0a00 	mov.w	sl, #0
 800afd8:	46d0      	mov	r8, sl
 800afda:	e7ad      	b.n	800af38 <__ssprint_r+0x28>
 800afdc:	462a      	mov	r2, r5
 800afde:	9801      	ldr	r0, [sp, #4]
 800afe0:	f7ff fdc6 	bl	800ab70 <_realloc_r>
 800afe4:	4606      	mov	r6, r0
 800afe6:	2800      	cmp	r0, #0
 800afe8:	d1d4      	bne.n	800af94 <__ssprint_r+0x84>
 800afea:	6921      	ldr	r1, [r4, #16]
 800afec:	9801      	ldr	r0, [sp, #4]
 800afee:	f7fa fe15 	bl	8005c1c <_free_r>
 800aff2:	230c      	movs	r3, #12
 800aff4:	9a01      	ldr	r2, [sp, #4]
 800aff6:	f04f 30ff 	mov.w	r0, #4294967295
 800affa:	6013      	str	r3, [r2, #0]
 800affc:	89a3      	ldrh	r3, [r4, #12]
 800affe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b002:	81a3      	strh	r3, [r4, #12]
 800b004:	2300      	movs	r3, #0
 800b006:	60bb      	str	r3, [r7, #8]
 800b008:	e78d      	b.n	800af26 <__ssprint_r+0x16>

0800b00a <__swbuf_r>:
 800b00a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b00c:	460e      	mov	r6, r1
 800b00e:	4614      	mov	r4, r2
 800b010:	4605      	mov	r5, r0
 800b012:	b118      	cbz	r0, 800b01c <__swbuf_r+0x12>
 800b014:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800b016:	b90b      	cbnz	r3, 800b01c <__swbuf_r+0x12>
 800b018:	f7fa fb44 	bl	80056a4 <__sinit>
 800b01c:	69a3      	ldr	r3, [r4, #24]
 800b01e:	60a3      	str	r3, [r4, #8]
 800b020:	89a3      	ldrh	r3, [r4, #12]
 800b022:	0719      	lsls	r1, r3, #28
 800b024:	d501      	bpl.n	800b02a <__swbuf_r+0x20>
 800b026:	6923      	ldr	r3, [r4, #16]
 800b028:	b943      	cbnz	r3, 800b03c <__swbuf_r+0x32>
 800b02a:	4621      	mov	r1, r4
 800b02c:	4628      	mov	r0, r5
 800b02e:	f7fe fa69 	bl	8009504 <__swsetup_r>
 800b032:	b118      	cbz	r0, 800b03c <__swbuf_r+0x32>
 800b034:	f04f 37ff 	mov.w	r7, #4294967295
 800b038:	4638      	mov	r0, r7
 800b03a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b03c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b040:	b2f6      	uxtb	r6, r6
 800b042:	049a      	lsls	r2, r3, #18
 800b044:	4637      	mov	r7, r6
 800b046:	d406      	bmi.n	800b056 <__swbuf_r+0x4c>
 800b048:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800b04c:	81a3      	strh	r3, [r4, #12]
 800b04e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b050:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800b054:	6663      	str	r3, [r4, #100]	@ 0x64
 800b056:	6823      	ldr	r3, [r4, #0]
 800b058:	6922      	ldr	r2, [r4, #16]
 800b05a:	1a98      	subs	r0, r3, r2
 800b05c:	6963      	ldr	r3, [r4, #20]
 800b05e:	4283      	cmp	r3, r0
 800b060:	dc05      	bgt.n	800b06e <__swbuf_r+0x64>
 800b062:	4621      	mov	r1, r4
 800b064:	4628      	mov	r0, r5
 800b066:	f7fe f877 	bl	8009158 <_fflush_r>
 800b06a:	2800      	cmp	r0, #0
 800b06c:	d1e2      	bne.n	800b034 <__swbuf_r+0x2a>
 800b06e:	68a3      	ldr	r3, [r4, #8]
 800b070:	3b01      	subs	r3, #1
 800b072:	60a3      	str	r3, [r4, #8]
 800b074:	6823      	ldr	r3, [r4, #0]
 800b076:	1c5a      	adds	r2, r3, #1
 800b078:	6022      	str	r2, [r4, #0]
 800b07a:	701e      	strb	r6, [r3, #0]
 800b07c:	6962      	ldr	r2, [r4, #20]
 800b07e:	1c43      	adds	r3, r0, #1
 800b080:	429a      	cmp	r2, r3
 800b082:	d004      	beq.n	800b08e <__swbuf_r+0x84>
 800b084:	89a3      	ldrh	r3, [r4, #12]
 800b086:	07db      	lsls	r3, r3, #31
 800b088:	d5d6      	bpl.n	800b038 <__swbuf_r+0x2e>
 800b08a:	2e0a      	cmp	r6, #10
 800b08c:	d1d4      	bne.n	800b038 <__swbuf_r+0x2e>
 800b08e:	4621      	mov	r1, r4
 800b090:	4628      	mov	r0, r5
 800b092:	f7fe f861 	bl	8009158 <_fflush_r>
 800b096:	2800      	cmp	r0, #0
 800b098:	d0ce      	beq.n	800b038 <__swbuf_r+0x2e>
 800b09a:	e7cb      	b.n	800b034 <__swbuf_r+0x2a>

0800b09c <__assert_func>:
 800b09c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b09e:	4614      	mov	r4, r2
 800b0a0:	461a      	mov	r2, r3
 800b0a2:	4b09      	ldr	r3, [pc, #36]	@ (800b0c8 <__assert_func+0x2c>)
 800b0a4:	4605      	mov	r5, r0
 800b0a6:	681b      	ldr	r3, [r3, #0]
 800b0a8:	68d8      	ldr	r0, [r3, #12]
 800b0aa:	b954      	cbnz	r4, 800b0c2 <__assert_func+0x26>
 800b0ac:	4b07      	ldr	r3, [pc, #28]	@ (800b0cc <__assert_func+0x30>)
 800b0ae:	461c      	mov	r4, r3
 800b0b0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b0b4:	9100      	str	r1, [sp, #0]
 800b0b6:	462b      	mov	r3, r5
 800b0b8:	4905      	ldr	r1, [pc, #20]	@ (800b0d0 <__assert_func+0x34>)
 800b0ba:	f000 f843 	bl	800b144 <fiprintf>
 800b0be:	f000 f853 	bl	800b168 <abort>
 800b0c2:	4b04      	ldr	r3, [pc, #16]	@ (800b0d4 <__assert_func+0x38>)
 800b0c4:	e7f4      	b.n	800b0b0 <__assert_func+0x14>
 800b0c6:	bf00      	nop
 800b0c8:	2000043c 	.word	0x2000043c
 800b0cc:	0800bc64 	.word	0x0800bc64
 800b0d0:	0800bc36 	.word	0x0800bc36
 800b0d4:	0800bc29 	.word	0x0800bc29

0800b0d8 <_calloc_r>:
 800b0d8:	b538      	push	{r3, r4, r5, lr}
 800b0da:	fba1 1502 	umull	r1, r5, r1, r2
 800b0de:	b935      	cbnz	r5, 800b0ee <_calloc_r+0x16>
 800b0e0:	f7fa f80e 	bl	8005100 <_malloc_r>
 800b0e4:	4604      	mov	r4, r0
 800b0e6:	b938      	cbnz	r0, 800b0f8 <_calloc_r+0x20>
 800b0e8:	2400      	movs	r4, #0
 800b0ea:	4620      	mov	r0, r4
 800b0ec:	bd38      	pop	{r3, r4, r5, pc}
 800b0ee:	f7fa fcf5 	bl	8005adc <__errno>
 800b0f2:	230c      	movs	r3, #12
 800b0f4:	6003      	str	r3, [r0, #0]
 800b0f6:	e7f7      	b.n	800b0e8 <_calloc_r+0x10>
 800b0f8:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800b0fc:	f022 0203 	bic.w	r2, r2, #3
 800b100:	3a04      	subs	r2, #4
 800b102:	2a24      	cmp	r2, #36	@ 0x24
 800b104:	d819      	bhi.n	800b13a <_calloc_r+0x62>
 800b106:	2a13      	cmp	r2, #19
 800b108:	d915      	bls.n	800b136 <_calloc_r+0x5e>
 800b10a:	2a1b      	cmp	r2, #27
 800b10c:	e9c0 5500 	strd	r5, r5, [r0]
 800b110:	d806      	bhi.n	800b120 <_calloc_r+0x48>
 800b112:	f100 0308 	add.w	r3, r0, #8
 800b116:	2200      	movs	r2, #0
 800b118:	e9c3 2200 	strd	r2, r2, [r3]
 800b11c:	609a      	str	r2, [r3, #8]
 800b11e:	e7e4      	b.n	800b0ea <_calloc_r+0x12>
 800b120:	2a24      	cmp	r2, #36	@ 0x24
 800b122:	e9c0 5502 	strd	r5, r5, [r0, #8]
 800b126:	bf11      	iteee	ne
 800b128:	f100 0310 	addne.w	r3, r0, #16
 800b12c:	6105      	streq	r5, [r0, #16]
 800b12e:	f100 0318 	addeq.w	r3, r0, #24
 800b132:	6145      	streq	r5, [r0, #20]
 800b134:	e7ef      	b.n	800b116 <_calloc_r+0x3e>
 800b136:	4603      	mov	r3, r0
 800b138:	e7ed      	b.n	800b116 <_calloc_r+0x3e>
 800b13a:	4629      	mov	r1, r5
 800b13c:	f7fa fc80 	bl	8005a40 <memset>
 800b140:	e7d3      	b.n	800b0ea <_calloc_r+0x12>
	...

0800b144 <fiprintf>:
 800b144:	b40e      	push	{r1, r2, r3}
 800b146:	b503      	push	{r0, r1, lr}
 800b148:	4601      	mov	r1, r0
 800b14a:	ab03      	add	r3, sp, #12
 800b14c:	4805      	ldr	r0, [pc, #20]	@ (800b164 <fiprintf+0x20>)
 800b14e:	f853 2b04 	ldr.w	r2, [r3], #4
 800b152:	6800      	ldr	r0, [r0, #0]
 800b154:	9301      	str	r3, [sp, #4]
 800b156:	f7fd fa5b 	bl	8008610 <_vfiprintf_r>
 800b15a:	b002      	add	sp, #8
 800b15c:	f85d eb04 	ldr.w	lr, [sp], #4
 800b160:	b003      	add	sp, #12
 800b162:	4770      	bx	lr
 800b164:	2000043c 	.word	0x2000043c

0800b168 <abort>:
 800b168:	2006      	movs	r0, #6
 800b16a:	b508      	push	{r3, lr}
 800b16c:	f000 f82c 	bl	800b1c8 <raise>
 800b170:	2001      	movs	r0, #1
 800b172:	f7f6 fca5 	bl	8001ac0 <_exit>

0800b176 <_raise_r>:
 800b176:	291f      	cmp	r1, #31
 800b178:	b538      	push	{r3, r4, r5, lr}
 800b17a:	4605      	mov	r5, r0
 800b17c:	460c      	mov	r4, r1
 800b17e:	d904      	bls.n	800b18a <_raise_r+0x14>
 800b180:	2316      	movs	r3, #22
 800b182:	6003      	str	r3, [r0, #0]
 800b184:	f04f 30ff 	mov.w	r0, #4294967295
 800b188:	bd38      	pop	{r3, r4, r5, pc}
 800b18a:	f8d0 2118 	ldr.w	r2, [r0, #280]	@ 0x118
 800b18e:	b112      	cbz	r2, 800b196 <_raise_r+0x20>
 800b190:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b194:	b94b      	cbnz	r3, 800b1aa <_raise_r+0x34>
 800b196:	4628      	mov	r0, r5
 800b198:	f000 f830 	bl	800b1fc <_getpid_r>
 800b19c:	4622      	mov	r2, r4
 800b19e:	4601      	mov	r1, r0
 800b1a0:	4628      	mov	r0, r5
 800b1a2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b1a6:	f000 b817 	b.w	800b1d8 <_kill_r>
 800b1aa:	2b01      	cmp	r3, #1
 800b1ac:	d00a      	beq.n	800b1c4 <_raise_r+0x4e>
 800b1ae:	1c59      	adds	r1, r3, #1
 800b1b0:	d103      	bne.n	800b1ba <_raise_r+0x44>
 800b1b2:	2316      	movs	r3, #22
 800b1b4:	6003      	str	r3, [r0, #0]
 800b1b6:	2001      	movs	r0, #1
 800b1b8:	e7e6      	b.n	800b188 <_raise_r+0x12>
 800b1ba:	2100      	movs	r1, #0
 800b1bc:	4620      	mov	r0, r4
 800b1be:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800b1c2:	4798      	blx	r3
 800b1c4:	2000      	movs	r0, #0
 800b1c6:	e7df      	b.n	800b188 <_raise_r+0x12>

0800b1c8 <raise>:
 800b1c8:	4b02      	ldr	r3, [pc, #8]	@ (800b1d4 <raise+0xc>)
 800b1ca:	4601      	mov	r1, r0
 800b1cc:	6818      	ldr	r0, [r3, #0]
 800b1ce:	f7ff bfd2 	b.w	800b176 <_raise_r>
 800b1d2:	bf00      	nop
 800b1d4:	2000043c 	.word	0x2000043c

0800b1d8 <_kill_r>:
 800b1d8:	b538      	push	{r3, r4, r5, lr}
 800b1da:	2300      	movs	r3, #0
 800b1dc:	4d06      	ldr	r5, [pc, #24]	@ (800b1f8 <_kill_r+0x20>)
 800b1de:	4604      	mov	r4, r0
 800b1e0:	4608      	mov	r0, r1
 800b1e2:	4611      	mov	r1, r2
 800b1e4:	602b      	str	r3, [r5, #0]
 800b1e6:	f7f6 fc8f 	bl	8001b08 <_kill>
 800b1ea:	1c43      	adds	r3, r0, #1
 800b1ec:	d102      	bne.n	800b1f4 <_kill_r+0x1c>
 800b1ee:	682b      	ldr	r3, [r5, #0]
 800b1f0:	b103      	cbz	r3, 800b1f4 <_kill_r+0x1c>
 800b1f2:	6023      	str	r3, [r4, #0]
 800b1f4:	bd38      	pop	{r3, r4, r5, pc}
 800b1f6:	bf00      	nop
 800b1f8:	20000d34 	.word	0x20000d34

0800b1fc <_getpid_r>:
 800b1fc:	f7f6 bc7d 	b.w	8001afa <_getpid>

0800b200 <findslot>:
 800b200:	4b0a      	ldr	r3, [pc, #40]	@ (800b22c <findslot+0x2c>)
 800b202:	b510      	push	{r4, lr}
 800b204:	4604      	mov	r4, r0
 800b206:	6818      	ldr	r0, [r3, #0]
 800b208:	b118      	cbz	r0, 800b212 <findslot+0x12>
 800b20a:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800b20c:	b90b      	cbnz	r3, 800b212 <findslot+0x12>
 800b20e:	f7fa fa49 	bl	80056a4 <__sinit>
 800b212:	2c13      	cmp	r4, #19
 800b214:	d807      	bhi.n	800b226 <findslot+0x26>
 800b216:	4806      	ldr	r0, [pc, #24]	@ (800b230 <findslot+0x30>)
 800b218:	f850 2034 	ldr.w	r2, [r0, r4, lsl #3]
 800b21c:	3201      	adds	r2, #1
 800b21e:	d002      	beq.n	800b226 <findslot+0x26>
 800b220:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 800b224:	bd10      	pop	{r4, pc}
 800b226:	2000      	movs	r0, #0
 800b228:	e7fc      	b.n	800b224 <findslot+0x24>
 800b22a:	bf00      	nop
 800b22c:	2000043c 	.word	0x2000043c
 800b230:	20000ed0 	.word	0x20000ed0

0800b234 <error>:
 800b234:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b236:	4604      	mov	r4, r0
 800b238:	f7fa fc50 	bl	8005adc <__errno>
 800b23c:	2613      	movs	r6, #19
 800b23e:	4605      	mov	r5, r0
 800b240:	2700      	movs	r7, #0
 800b242:	4630      	mov	r0, r6
 800b244:	4639      	mov	r1, r7
 800b246:	beab      	bkpt	0x00ab
 800b248:	4606      	mov	r6, r0
 800b24a:	4620      	mov	r0, r4
 800b24c:	602e      	str	r6, [r5, #0]
 800b24e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b250 <checkerror>:
 800b250:	1c43      	adds	r3, r0, #1
 800b252:	d101      	bne.n	800b258 <checkerror+0x8>
 800b254:	f7ff bfee 	b.w	800b234 <error>
 800b258:	4770      	bx	lr

0800b25a <_swilseek>:
 800b25a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b25c:	460c      	mov	r4, r1
 800b25e:	4616      	mov	r6, r2
 800b260:	f7ff ffce 	bl	800b200 <findslot>
 800b264:	4605      	mov	r5, r0
 800b266:	b940      	cbnz	r0, 800b27a <_swilseek+0x20>
 800b268:	f7fa fc38 	bl	8005adc <__errno>
 800b26c:	2309      	movs	r3, #9
 800b26e:	6003      	str	r3, [r0, #0]
 800b270:	f04f 34ff 	mov.w	r4, #4294967295
 800b274:	4620      	mov	r0, r4
 800b276:	b003      	add	sp, #12
 800b278:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b27a:	2e02      	cmp	r6, #2
 800b27c:	d903      	bls.n	800b286 <_swilseek+0x2c>
 800b27e:	f7fa fc2d 	bl	8005adc <__errno>
 800b282:	2316      	movs	r3, #22
 800b284:	e7f3      	b.n	800b26e <_swilseek+0x14>
 800b286:	2e01      	cmp	r6, #1
 800b288:	d112      	bne.n	800b2b0 <_swilseek+0x56>
 800b28a:	6843      	ldr	r3, [r0, #4]
 800b28c:	18e4      	adds	r4, r4, r3
 800b28e:	d4f6      	bmi.n	800b27e <_swilseek+0x24>
 800b290:	682b      	ldr	r3, [r5, #0]
 800b292:	260a      	movs	r6, #10
 800b294:	466f      	mov	r7, sp
 800b296:	e9cd 3400 	strd	r3, r4, [sp]
 800b29a:	4630      	mov	r0, r6
 800b29c:	4639      	mov	r1, r7
 800b29e:	beab      	bkpt	0x00ab
 800b2a0:	4606      	mov	r6, r0
 800b2a2:	4630      	mov	r0, r6
 800b2a4:	f7ff ffd4 	bl	800b250 <checkerror>
 800b2a8:	2800      	cmp	r0, #0
 800b2aa:	dbe1      	blt.n	800b270 <_swilseek+0x16>
 800b2ac:	606c      	str	r4, [r5, #4]
 800b2ae:	e7e1      	b.n	800b274 <_swilseek+0x1a>
 800b2b0:	2e02      	cmp	r6, #2
 800b2b2:	6803      	ldr	r3, [r0, #0]
 800b2b4:	d1ec      	bne.n	800b290 <_swilseek+0x36>
 800b2b6:	260c      	movs	r6, #12
 800b2b8:	466f      	mov	r7, sp
 800b2ba:	9300      	str	r3, [sp, #0]
 800b2bc:	4630      	mov	r0, r6
 800b2be:	4639      	mov	r1, r7
 800b2c0:	beab      	bkpt	0x00ab
 800b2c2:	4606      	mov	r6, r0
 800b2c4:	4630      	mov	r0, r6
 800b2c6:	f7ff ffc3 	bl	800b250 <checkerror>
 800b2ca:	1c43      	adds	r3, r0, #1
 800b2cc:	d0d0      	beq.n	800b270 <_swilseek+0x16>
 800b2ce:	4404      	add	r4, r0
 800b2d0:	e7de      	b.n	800b290 <_swilseek+0x36>

0800b2d2 <_lseek>:
 800b2d2:	f7ff bfc2 	b.w	800b25a <_swilseek>

0800b2d6 <_swiclose>:
 800b2d6:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b2d8:	2402      	movs	r4, #2
 800b2da:	9001      	str	r0, [sp, #4]
 800b2dc:	ad01      	add	r5, sp, #4
 800b2de:	4620      	mov	r0, r4
 800b2e0:	4629      	mov	r1, r5
 800b2e2:	beab      	bkpt	0x00ab
 800b2e4:	4604      	mov	r4, r0
 800b2e6:	4620      	mov	r0, r4
 800b2e8:	f7ff ffb2 	bl	800b250 <checkerror>
 800b2ec:	b003      	add	sp, #12
 800b2ee:	bd30      	pop	{r4, r5, pc}

0800b2f0 <_close>:
 800b2f0:	b538      	push	{r3, r4, r5, lr}
 800b2f2:	4605      	mov	r5, r0
 800b2f4:	f7ff ff84 	bl	800b200 <findslot>
 800b2f8:	4604      	mov	r4, r0
 800b2fa:	b930      	cbnz	r0, 800b30a <_close+0x1a>
 800b2fc:	f7fa fbee 	bl	8005adc <__errno>
 800b300:	2309      	movs	r3, #9
 800b302:	6003      	str	r3, [r0, #0]
 800b304:	f04f 30ff 	mov.w	r0, #4294967295
 800b308:	bd38      	pop	{r3, r4, r5, pc}
 800b30a:	3d01      	subs	r5, #1
 800b30c:	2d01      	cmp	r5, #1
 800b30e:	d809      	bhi.n	800b324 <_close+0x34>
 800b310:	4b07      	ldr	r3, [pc, #28]	@ (800b330 <_close+0x40>)
 800b312:	689a      	ldr	r2, [r3, #8]
 800b314:	691b      	ldr	r3, [r3, #16]
 800b316:	429a      	cmp	r2, r3
 800b318:	d104      	bne.n	800b324 <_close+0x34>
 800b31a:	f04f 33ff 	mov.w	r3, #4294967295
 800b31e:	2000      	movs	r0, #0
 800b320:	6023      	str	r3, [r4, #0]
 800b322:	e7f1      	b.n	800b308 <_close+0x18>
 800b324:	6820      	ldr	r0, [r4, #0]
 800b326:	f7ff ffd6 	bl	800b2d6 <_swiclose>
 800b32a:	2800      	cmp	r0, #0
 800b32c:	d0f5      	beq.n	800b31a <_close+0x2a>
 800b32e:	e7eb      	b.n	800b308 <_close+0x18>
 800b330:	20000ed0 	.word	0x20000ed0

0800b334 <_isatty>:
 800b334:	b570      	push	{r4, r5, r6, lr}
 800b336:	f7ff ff63 	bl	800b200 <findslot>
 800b33a:	2409      	movs	r4, #9
 800b33c:	4605      	mov	r5, r0
 800b33e:	b920      	cbnz	r0, 800b34a <_isatty+0x16>
 800b340:	f7fa fbcc 	bl	8005adc <__errno>
 800b344:	6004      	str	r4, [r0, #0]
 800b346:	2000      	movs	r0, #0
 800b348:	bd70      	pop	{r4, r5, r6, pc}
 800b34a:	4620      	mov	r0, r4
 800b34c:	4629      	mov	r1, r5
 800b34e:	beab      	bkpt	0x00ab
 800b350:	4604      	mov	r4, r0
 800b352:	2c01      	cmp	r4, #1
 800b354:	4620      	mov	r0, r4
 800b356:	d0f7      	beq.n	800b348 <_isatty+0x14>
 800b358:	f7fa fbc0 	bl	8005adc <__errno>
 800b35c:	2513      	movs	r5, #19
 800b35e:	4604      	mov	r4, r0
 800b360:	2600      	movs	r6, #0
 800b362:	4628      	mov	r0, r5
 800b364:	4631      	mov	r1, r6
 800b366:	beab      	bkpt	0x00ab
 800b368:	4605      	mov	r5, r0
 800b36a:	6025      	str	r5, [r4, #0]
 800b36c:	e7eb      	b.n	800b346 <_isatty+0x12>
	...

0800b370 <_init>:
 800b370:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b372:	bf00      	nop
 800b374:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b376:	bc08      	pop	{r3}
 800b378:	469e      	mov	lr, r3
 800b37a:	4770      	bx	lr

0800b37c <_fini>:
 800b37c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b37e:	bf00      	nop
 800b380:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b382:	bc08      	pop	{r3}
 800b384:	469e      	mov	lr, r3
 800b386:	4770      	bx	lr
