<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/testbench/interrupt_example_tb/simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_verbosity_pkg" />
 <file
   path="/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/testbench/interrupt_example_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_mux_001" />
 <file
   path="/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/testbench/interrupt_example_tb/simulation/submodules/interrupt_example_mm_interconnect_0_rsp_xbar_mux_001.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_mux_001" />
 <file
   path="/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/testbench/interrupt_example_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_mux" />
 <file
   path="/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/testbench/interrupt_example_tb/simulation/submodules/interrupt_example_mm_interconnect_0_rsp_xbar_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_mux" />
 <file
   path="/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/testbench/interrupt_example_tb/simulation/submodules/interrupt_example_mm_interconnect_0_rsp_xbar_demux_003.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_demux_003" />
 <file
   path="/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/testbench/interrupt_example_tb/simulation/submodules/interrupt_example_mm_interconnect_0_rsp_xbar_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_demux" />
 <file
   path="/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/testbench/interrupt_example_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_mux_003" />
 <file
   path="/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/testbench/interrupt_example_tb/simulation/submodules/interrupt_example_mm_interconnect_0_cmd_xbar_mux_003.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_mux_003" />
 <file
   path="/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/testbench/interrupt_example_tb/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_mux" />
 <file
   path="/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/testbench/interrupt_example_tb/simulation/submodules/interrupt_example_mm_interconnect_0_cmd_xbar_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_mux" />
 <file
   path="/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/testbench/interrupt_example_tb/simulation/submodules/interrupt_example_mm_interconnect_0_cmd_xbar_demux_001.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_demux_001" />
 <file
   path="/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/testbench/interrupt_example_tb/simulation/submodules/interrupt_example_mm_interconnect_0_cmd_xbar_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_demux" />
 <file
   path="/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/testbench/interrupt_example_tb/simulation/submodules/interrupt_example_mm_interconnect_0_id_router_003.sv"
   type="SYSTEM_VERILOG"
   library="id_router_003" />
 <file
   path="/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/testbench/interrupt_example_tb/simulation/submodules/interrupt_example_mm_interconnect_0_id_router.sv"
   type="SYSTEM_VERILOG"
   library="id_router" />
 <file
   path="/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/testbench/interrupt_example_tb/simulation/submodules/interrupt_example_mm_interconnect_0_addr_router_001.sv"
   type="SYSTEM_VERILOG"
   library="addr_router_001" />
 <file
   path="/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/testbench/interrupt_example_tb/simulation/submodules/interrupt_example_mm_interconnect_0_addr_router.sv"
   type="SYSTEM_VERILOG"
   library="addr_router" />
 <file
   path="/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/testbench/interrupt_example_tb/simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" />
 <file
   path="/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/testbench/interrupt_example_tb/simulation/submodules/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG"
   library="CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent" />
 <file
   path="/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/testbench/interrupt_example_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent" />
 <file
   path="/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/testbench/interrupt_example_tb/simulation/submodules/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG"
   library="CPU_instruction_master_translator_avalon_universal_master_0_agent" />
 <file
   path="/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/testbench/interrupt_example_tb/simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="CPU_jtag_debug_module_translator" />
 <file
   path="/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/testbench/interrupt_example_tb/simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="CPU_instruction_master_translator" />
 <file
   path="/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/testbench/interrupt_example_tb/simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/testbench/interrupt_example_tb/simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/testbench/interrupt_example_tb/simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/testbench/interrupt_example_tb/simulation/submodules/interrupt_example_irq_mapper.sv"
   type="SYSTEM_VERILOG"
   library="irq_mapper" />
 <file
   path="/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/testbench/interrupt_example_tb/simulation/submodules/interrupt_example_mm_interconnect_0.v"
   type="VERILOG"
   library="mm_interconnect_0" />
 <file
   path="/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/testbench/interrupt_example_tb/simulation/submodules/interrupt_example_SWITCHES.v"
   type="VERILOG"
   library="SWITCHES" />
 <file
   path="/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/testbench/interrupt_example_tb/simulation/submodules/interrupt_example_LEDS.v"
   type="VERILOG"
   library="LEDS" />
 <file
   path="/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/testbench/interrupt_example_tb/simulation/submodules/interrupt_example_JTAG_UART.v"
   type="VERILOG"
   library="JTAG_UART" />
 <file
   path="/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/testbench/interrupt_example_tb/simulation/submodules/interrupt_example_MEMORY.hex"
   type="HEX"
   library="MEMORY" />
 <file
   path="/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/testbench/interrupt_example_tb/simulation/submodules/interrupt_example_MEMORY.v"
   type="VERILOG"
   library="MEMORY" />
 <file
   path="/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/testbench/interrupt_example_tb/simulation/submodules/interrupt_example_CPU.v"
   type="VERILOG"
   library="CPU" />
 <file
   path="/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/testbench/interrupt_example_tb/simulation/submodules/interrupt_example_CPU_jtag_debug_module_sysclk.v"
   type="VERILOG"
   library="CPU" />
 <file
   path="/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/testbench/interrupt_example_tb/simulation/submodules/interrupt_example_CPU_rf_ram_b.mif"
   type="MIF"
   library="CPU" />
 <file
   path="/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/testbench/interrupt_example_tb/simulation/submodules/interrupt_example_CPU_oci_test_bench.v"
   type="VERILOG"
   library="CPU" />
 <file
   path="/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/testbench/interrupt_example_tb/simulation/submodules/interrupt_example_CPU.sdc"
   type="SDC"
   library="CPU" />
 <file
   path="/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/testbench/interrupt_example_tb/simulation/submodules/interrupt_example_CPU_nios2_waves.do"
   type="OTHER"
   library="CPU" />
 <file
   path="/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/testbench/interrupt_example_tb/simulation/submodules/interrupt_example_CPU_rf_ram_a.mif"
   type="MIF"
   library="CPU" />
 <file
   path="/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/testbench/interrupt_example_tb/simulation/submodules/interrupt_example_CPU_rf_ram_b.dat"
   type="DAT"
   library="CPU" />
 <file
   path="/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/testbench/interrupt_example_tb/simulation/submodules/interrupt_example_CPU_jtag_debug_module_tck.v"
   type="VERILOG"
   library="CPU" />
 <file
   path="/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/testbench/interrupt_example_tb/simulation/submodules/interrupt_example_CPU_jtag_debug_module_wrapper.v"
   type="VERILOG"
   library="CPU" />
 <file
   path="/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/testbench/interrupt_example_tb/simulation/submodules/interrupt_example_CPU_ociram_default_contents.hex"
   type="HEX"
   library="CPU" />
 <file
   path="/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/testbench/interrupt_example_tb/simulation/submodules/interrupt_example_CPU_rf_ram_a.dat"
   type="DAT"
   library="CPU" />
 <file
   path="/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/testbench/interrupt_example_tb/simulation/submodules/interrupt_example_CPU_test_bench.v"
   type="VERILOG"
   library="CPU" />
 <file
   path="/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/testbench/interrupt_example_tb/simulation/submodules/interrupt_example_CPU_ociram_default_contents.mif"
   type="MIF"
   library="CPU" />
 <file
   path="/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/testbench/interrupt_example_tb/simulation/submodules/interrupt_example_CPU_ociram_default_contents.dat"
   type="DAT"
   library="CPU" />
 <file
   path="/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/testbench/interrupt_example_tb/simulation/submodules/interrupt_example_CPU_rf_ram_a.hex"
   type="HEX"
   library="CPU" />
 <file
   path="/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/testbench/interrupt_example_tb/simulation/submodules/interrupt_example_CPU_rf_ram_b.hex"
   type="HEX"
   library="CPU" />
 <file
   path="/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/testbench/interrupt_example_tb/simulation/submodules/altera_conduit_bfm_0002.sv"
   type="SYSTEM_VERILOG"
   library="interrupt_example_inst_leds_output_bfm" />
 <file
   path="/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/testbench/interrupt_example_tb/simulation/submodules/altera_conduit_bfm.sv"
   type="SYSTEM_VERILOG"
   library="interrupt_example_inst_switches_input_bfm" />
 <file
   path="/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/testbench/interrupt_example_tb/simulation/submodules/altera_avalon_reset_source.sv"
   type="SYSTEM_VERILOG"
   library="interrupt_example_inst_reset_bfm" />
 <file
   path="/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/testbench/interrupt_example_tb/simulation/submodules/altera_avalon_clock_source.sv"
   type="SYSTEM_VERILOG"
   library="interrupt_example_inst_clk_bfm" />
 <file
   path="/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/testbench/interrupt_example_tb/simulation/submodules/interrupt_example.v"
   type="VERILOG"
   library="interrupt_example_inst" />
 <file
   path="/data/pace/scratch03/tractp1/hardware/altera/interrupts_example/testbench/interrupt_example_tb/simulation/interrupt_example_tb.v"
   type="VERILOG" />
 <topLevel name="interrupt_example_tb" />
 <deviceFamily name="cycloneivgx" />
 <modelMap
   controllerPath="interrupt_example_tb.interrupt_example_inst.MEMORY"
   modelPath="interrupt_example_tb.interrupt_example_inst.MEMORY" />
</simPackage>
