`begin_keywords "1364-2001"
module Q_OR04 ( Z, A0, A1, A2, A3 );
output wire  Z ;
input wire  A0 ;
input wire  A1 ;
input wire  A2 ;
input wire  A3 ;
endmodule
`end_keywords
/**portGenericDumpBegin Z A0 A1 A2 A3 portGenericDumpEnd**/
/**ParamPreferVectorBegin ParamPreferVectorEnd**/
