// Seed: 2438736537
`timescale 1ps / 1 ps
module module_0 (
    output id_0,
    output logic id_1,
    output id_2,
    input id_3,
    input id_4,
    output tri id_5
);
  assign id_5 = id_3;
  assign id_0 = id_3;
  assign id_0[1] = id_4;
endmodule
