<annotationInfo>
<item  id="15" filename="lat_lec8Ex1.c" linenumber="22" name="sext_ln22" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="sext_ln22_fu_105_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="16" filename="lat_lec8Ex1.c" linenumber="31" name="sext_ln31" contextFuncName="squared" moduleName="lec8Ex1" rtlName="sext_ln31_fu_109_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="17" filename="lat_lec8Ex1.c" linenumber="31" name="res" contextFuncName="squared" moduleName="lec8Ex1" rtlName="res_fu_113_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="18" filename="lat_lec8Ex1.c" linenumber="22" name="add_ln22_1" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="add_ln22_1_fu_119_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="19" filename="lat_lec8Ex1.c" linenumber="22" name="sext_ln22_1" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="sext_ln22_1_fu_125_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="23" filename="lat_lec8Ex1.c" linenumber="14" name="icmp_ln14" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="icmp_ln14_fu_129_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="25" filename="lat_lec8Ex1.c" linenumber="14" name="i" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="i_fu_135_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="31" filename="lat_lec8Ex1.c" linenumber="17" name="zext_ln17" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="zext_ln17_fu_141_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="34" filename="lat_lec8Ex1.c" linenumber="22" name="mul_ln22" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="mul_ln22_fu_146_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="35" filename="lat_lec8Ex1.c" linenumber="22" name="add_ln22" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="add_ln22_fu_151_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="36" filename="lat_lec8Ex1.c" linenumber="22" name="y" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_r_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
</annotationInfo>
