
*** Running vivado
    with args -log atelier4_ActorManager_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source atelier4_ActorManager_1_0.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source atelier4_ActorManager_1_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/wpepi/ip_repo/InstructionRegister_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/wpepi/ip_repo/myColorRegister_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/wpepi/projet/s4InfoAtelier4.ipdefs/mycolorRegister_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/wpepi/projet/s4InfoAtelier4.ipdefs/pixelDataToVideoStream_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/wpepi/projet/s4InfoAtelier4.ipdefs/rgb2dvi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/wpepi/projet/s4InfoAtelier4.ipdefs/tmds_v1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top atelier4_ActorManager_1_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'atelier4_ActorManager_1_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26268
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1114.109 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'atelier4_ActorManager_1_0' [c:/Users/wpepi/projet/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_ActorManager_1_0/synth/atelier4_ActorManager_1_0.vhd:73]
INFO: [Synth 8-3491] module 'ActorManager' declared at 'C:/Users/wpepi/projet/s4InfoAtelier4.srcs/sources_1/new/ActorManager.vhd:7' bound to instance 'U0' of component 'ActorManager' [c:/Users/wpepi/projet/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_ActorManager_1_0/synth/atelier4_ActorManager_1_0.vhd:105]
INFO: [Synth 8-638] synthesizing module 'ActorManager' [C:/Users/wpepi/projet/s4InfoAtelier4.srcs/sources_1/new/ActorManager.vhd:26]
INFO: [Synth 8-226] default block is never used [C:/Users/wpepi/projet/s4InfoAtelier4.srcs/sources_1/new/ActorManager.vhd:66]
WARNING: [Synth 8-614] signal 'actor0_PosX' is read in the process but is not in the sensitivity list [C:/Users/wpepi/projet/s4InfoAtelier4.srcs/sources_1/new/ActorManager.vhd:105]
WARNING: [Synth 8-614] signal 'actor0_PosY' is read in the process but is not in the sensitivity list [C:/Users/wpepi/projet/s4InfoAtelier4.srcs/sources_1/new/ActorManager.vhd:105]
WARNING: [Synth 8-614] signal 'actor0_TileId' is read in the process but is not in the sensitivity list [C:/Users/wpepi/projet/s4InfoAtelier4.srcs/sources_1/new/ActorManager.vhd:105]
WARNING: [Synth 8-614] signal 'actor1_PosX' is read in the process but is not in the sensitivity list [C:/Users/wpepi/projet/s4InfoAtelier4.srcs/sources_1/new/ActorManager.vhd:105]
WARNING: [Synth 8-614] signal 'actor1_PosY' is read in the process but is not in the sensitivity list [C:/Users/wpepi/projet/s4InfoAtelier4.srcs/sources_1/new/ActorManager.vhd:105]
WARNING: [Synth 8-614] signal 'actor1_TileId' is read in the process but is not in the sensitivity list [C:/Users/wpepi/projet/s4InfoAtelier4.srcs/sources_1/new/ActorManager.vhd:105]
WARNING: [Synth 8-614] signal 'actor2_PosX' is read in the process but is not in the sensitivity list [C:/Users/wpepi/projet/s4InfoAtelier4.srcs/sources_1/new/ActorManager.vhd:105]
WARNING: [Synth 8-614] signal 'actor2_PosY' is read in the process but is not in the sensitivity list [C:/Users/wpepi/projet/s4InfoAtelier4.srcs/sources_1/new/ActorManager.vhd:105]
WARNING: [Synth 8-614] signal 'actor2_TileId' is read in the process but is not in the sensitivity list [C:/Users/wpepi/projet/s4InfoAtelier4.srcs/sources_1/new/ActorManager.vhd:105]
WARNING: [Synth 8-614] signal 'actor3_PosX' is read in the process but is not in the sensitivity list [C:/Users/wpepi/projet/s4InfoAtelier4.srcs/sources_1/new/ActorManager.vhd:105]
WARNING: [Synth 8-614] signal 'actor3_PosY' is read in the process but is not in the sensitivity list [C:/Users/wpepi/projet/s4InfoAtelier4.srcs/sources_1/new/ActorManager.vhd:105]
WARNING: [Synth 8-614] signal 'actor3_TileId' is read in the process but is not in the sensitivity list [C:/Users/wpepi/projet/s4InfoAtelier4.srcs/sources_1/new/ActorManager.vhd:105]
WARNING: [Synth 8-614] signal 'actor4_PosX' is read in the process but is not in the sensitivity list [C:/Users/wpepi/projet/s4InfoAtelier4.srcs/sources_1/new/ActorManager.vhd:105]
WARNING: [Synth 8-614] signal 'actor4_PosY' is read in the process but is not in the sensitivity list [C:/Users/wpepi/projet/s4InfoAtelier4.srcs/sources_1/new/ActorManager.vhd:105]
WARNING: [Synth 8-614] signal 'actor4_TileId' is read in the process but is not in the sensitivity list [C:/Users/wpepi/projet/s4InfoAtelier4.srcs/sources_1/new/ActorManager.vhd:105]
WARNING: [Synth 8-614] signal 'actor5_PosX' is read in the process but is not in the sensitivity list [C:/Users/wpepi/projet/s4InfoAtelier4.srcs/sources_1/new/ActorManager.vhd:105]
WARNING: [Synth 8-614] signal 'actor5_PosY' is read in the process but is not in the sensitivity list [C:/Users/wpepi/projet/s4InfoAtelier4.srcs/sources_1/new/ActorManager.vhd:105]
WARNING: [Synth 8-614] signal 'actor5_TileId' is read in the process but is not in the sensitivity list [C:/Users/wpepi/projet/s4InfoAtelier4.srcs/sources_1/new/ActorManager.vhd:105]
WARNING: [Synth 8-614] signal 'actor6_PosX' is read in the process but is not in the sensitivity list [C:/Users/wpepi/projet/s4InfoAtelier4.srcs/sources_1/new/ActorManager.vhd:105]
WARNING: [Synth 8-614] signal 'actor6_PosY' is read in the process but is not in the sensitivity list [C:/Users/wpepi/projet/s4InfoAtelier4.srcs/sources_1/new/ActorManager.vhd:105]
WARNING: [Synth 8-614] signal 'actor6_TileId' is read in the process but is not in the sensitivity list [C:/Users/wpepi/projet/s4InfoAtelier4.srcs/sources_1/new/ActorManager.vhd:105]
WARNING: [Synth 8-614] signal 'actor7_PosX' is read in the process but is not in the sensitivity list [C:/Users/wpepi/projet/s4InfoAtelier4.srcs/sources_1/new/ActorManager.vhd:105]
WARNING: [Synth 8-614] signal 'actor7_PosY' is read in the process but is not in the sensitivity list [C:/Users/wpepi/projet/s4InfoAtelier4.srcs/sources_1/new/ActorManager.vhd:105]
WARNING: [Synth 8-614] signal 'actor7_TileId' is read in the process but is not in the sensitivity list [C:/Users/wpepi/projet/s4InfoAtelier4.srcs/sources_1/new/ActorManager.vhd:105]
INFO: [Synth 8-256] done synthesizing module 'ActorManager' (1#1) [C:/Users/wpepi/projet/s4InfoAtelier4.srcs/sources_1/new/ActorManager.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'atelier4_ActorManager_1_0' (2#1) [c:/Users/wpepi/projet/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_ActorManager_1_0/synth/atelier4_ActorManager_1_0.vhd:73]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1121.801 ; gain = 7.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1121.801 ; gain = 7.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1121.801 ; gain = 7.691
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1121.801 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1226.113 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1226.129 ; gain = 0.016
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1226.129 ; gain = 112.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1226.129 ; gain = 112.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1226.129 ; gain = 112.020
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'o_read_TileID_reg' [C:/Users/wpepi/projet/s4InfoAtelier4.srcs/sources_1/new/ActorManager.vhd:107]
WARNING: [Synth 8-327] inferring latch for variable 'o_read_PosPixelX_reg' [C:/Users/wpepi/projet/s4InfoAtelier4.srcs/sources_1/new/ActorManager.vhd:107]
WARNING: [Synth 8-327] inferring latch for variable 'o_read_PosPixelY_reg' [C:/Users/wpepi/projet/s4InfoAtelier4.srcs/sources_1/new/ActorManager.vhd:107]
WARNING: [Synth 8-327] inferring latch for variable 'o_read_ActorId_reg' [C:/Users/wpepi/projet/s4InfoAtelier4.srcs/sources_1/new/ActorManager.vhd:107]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1226.129 ; gain = 112.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   11 Bit       Adders := 16    
	   2 Input   10 Bit       Adders := 16    
	   3 Input   10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 16    
	                3 Bit    Registers := 8     
+---Muxes : 
	   8 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1226.129 ; gain = 112.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1226.129 ; gain = 112.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1226.129 ; gain = 112.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1248.812 ; gain = 134.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1264.668 ; gain = 150.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1264.668 ; gain = 150.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1264.668 ; gain = 150.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1264.668 ; gain = 150.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1264.668 ; gain = 150.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1264.668 ; gain = 150.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    86|
|2     |LUT2   |    80|
|3     |LUT3   |    34|
|4     |LUT4   |   261|
|5     |LUT5   |    80|
|6     |LUT6   |    52|
|7     |FDRE   |   184|
|8     |LD     |    26|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1264.668 ; gain = 150.559
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1264.668 ; gain = 46.230
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1264.668 ; gain = 150.559
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1276.668 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 112 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1276.668 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 26 instances were transformed.
  LD => LDCE: 26 instances

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 29 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1276.668 ; gain = 162.559
INFO: [Common 17-1381] The checkpoint 'C:/Users/wpepi/projet/s4InfoAtelier4.runs/atelier4_ActorManager_1_0_synth_1/atelier4_ActorManager_1_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Common 17-1381] The checkpoint 'C:/Users/wpepi/projet/s4InfoAtelier4.runs/atelier4_ActorManager_1_0_synth_1/atelier4_ActorManager_1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file atelier4_ActorManager_1_0_utilization_synth.rpt -pb atelier4_ActorManager_1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Apr  7 13:42:35 2023...
