

================================================================
== Vivado HLS Report for 'dut_max_pool'
================================================================
* Date:           Fri Dec  9 16:58:22 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        mlp_base.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.10|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+-------+------+-------+---------+
    |    Latency   |   Interval   | Pipeline|
    |  min |  max  |  min |  max  |   Type  |
    +------+-------+------+-------+---------+
    |  7796|  39710|  7796|  39710|   none  |
    +------+-------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+------+-------+------------+-----------+-----------+--------+----------+
        |                          |    Latency   |  Iteration |  Initiation Interval  |  Trip  |          |
        |         Loop Name        |  min |  max  |   Latency  |  achieved |   target  |  Count | Pipelined|
        +--------------------------+------+-------+------------+-----------+-----------+--------+----------+
        |- LOOP_MAX_POOL_0         |  3072|   3072|           1|          -|          -|    3072|    no    |
        |- LOOP_MAX_POOL_1         |  4722|  36636| 787 ~ 6106 |          -|          -|       6|    no    |
        | + LOOP_MAX_POOL_2        |   785|   6104|  157 ~ 436 |          -|          -| 5 ~ 14 |    no    |
        |  ++ LOOP_MAX_POOL_3      |   155|    434|          31|          -|          -| 5 ~ 14 |    no    |
        |   +++ LOOP_MAX_POOL_4    |    28|     28|          14|          -|          -|       2|    no    |
        |    ++++ LOOP_MAX_POOL_5  |    12|     12|           6|          -|          -|       2|    no    |
        +--------------------------+------+-------+------------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 13
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!exitcond3)
	3  / (exitcond3)
3 --> 
	4  / (!exitcond7)
4 --> 
	5  / (!exitcond4)
	3  / (exitcond4)
5 --> 
	6  / (!exitcond2)
	4  / (exitcond2)
6 --> 
	7  / true
7 --> 
	8  / (!exitcond1)
	5  / (exitcond1)
8 --> 
	9  / (!exitcond)
	7  / (exitcond)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	8  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: I_read [1/1] 1.04ns
:0  %I_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %I)

ST_1: O [1/1] 0.00ns
:1  %O = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %I_read, i32 1, i32 4)

ST_1: O_cast10_cast1 [1/1] 0.00ns
:2  %O_cast10_cast1 = zext i4 %O to i11

ST_1: O_cast10_cast [1/1] 0.00ns
:3  %O_cast10_cast = zext i4 %O to i7

ST_1: stg_18 [1/1] 1.57ns
:4  br label %1


 <State 2>: 2.71ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i12 [ 0, %0 ], [ %i_2, %2 ]

ST_2: exitcond3 [1/1] 2.14ns
:1  %exitcond3 = icmp eq i12 %i, -1024

ST_2: empty [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3072, i64 3072, i64 3072)

ST_2: i_2 [1/1] 1.84ns
:3  %i_2 = add i12 %i, 1

ST_2: stg_23 [1/1] 0.00ns
:4  br i1 %exitcond3, label %.preheader.preheader, label %2

ST_2: stg_24 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str2) nounwind

ST_2: tmp_s [1/1] 0.00ns
:1  %tmp_s = zext i12 %i to i64

ST_2: output_addr [1/1] 0.00ns
:2  %output_addr = getelementptr [4704 x float]* %output_r, i64 0, i64 %tmp_s

ST_2: stg_27 [1/1] 2.71ns
:3  store float 0.000000e+00, float* %output_addr, align 4

ST_2: stg_28 [1/1] 0.00ns
:4  br label %1

ST_2: I_cast2 [1/1] 0.00ns
.preheader.preheader:0  %I_cast2 = zext i6 %I_read to i8

ST_2: I_cast [1/1] 0.00ns
.preheader.preheader:1  %I_cast = zext i6 %I_read to i13

ST_2: stg_31 [1/1] 1.57ns
.preheader.preheader:2  br label %.preheader


 <State 3>: 1.72ns
ST_3: m [1/1] 0.00ns
.preheader:0  %m = phi i3 [ %m_1, %14 ], [ 0, %.preheader.preheader ]

ST_3: phi_mul [1/1] 0.00ns
.preheader:1  %phi_mul = phi i8 [ %next_mul, %14 ], [ 0, %.preheader.preheader ]

ST_3: next_mul [1/1] 1.72ns
.preheader:2  %next_mul = add i8 %phi_mul, %I_cast2

ST_3: m_cast7_cast [1/1] 0.00ns
.preheader:3  %m_cast7_cast = zext i3 %m to i7

ST_3: exitcond7 [1/1] 1.62ns
.preheader:4  %exitcond7 = icmp eq i3 %m, -2

ST_3: empty_21 [1/1] 0.00ns
.preheader:5  %empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

ST_3: m_1 [1/1] 0.80ns
.preheader:6  %m_1 = add i3 %m, 1

ST_3: stg_39 [1/1] 0.00ns
.preheader:7  br i1 %exitcond7, label %15, label %3

ST_3: stg_40 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str3) nounwind

ST_3: tmp_8 [1/1] 0.00ns
:1  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str3)

ST_3: tmp_2 [1/1] 1.40ns
:2  %tmp_2 = mul i7 %O_cast10_cast, %m_cast7_cast

ST_3: stg_43 [1/1] 1.57ns
:3  br label %4

ST_3: stg_44 [1/1] 0.00ns
:0  ret void


 <State 4>: 1.88ns
ST_4: x [1/1] 0.00ns
:0  %x = phi i4 [ 0, %3 ], [ %x_2, %13 ]

ST_4: x_cast6 [1/1] 0.00ns
:1  %x_cast6 = zext i4 %x to i11

ST_4: empty_22 [1/1] 0.00ns
:2  %empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 14, i64 0)

ST_4: exitcond4 [1/1] 1.88ns
:3  %exitcond4 = icmp eq i4 %x, %O

ST_4: x_2 [1/1] 0.80ns
:4  %x_2 = add i4 %x, 1

ST_4: stg_50 [1/1] 0.00ns
:5  br i1 %exitcond4, label %14, label %5

ST_4: stg_51 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str4) nounwind

ST_4: tmp_9 [1/1] 0.00ns
:1  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str4)

ST_4: tmp_5 [1/1] 0.00ns
:2  %tmp_5 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %x, i1 false)

ST_4: tmp_5_cast [1/1] 0.00ns
:3  %tmp_5_cast = zext i5 %tmp_5 to i13

ST_4: stg_55 [1/1] 1.57ns
:4  br label %6

ST_4: empty_29 [1/1] 0.00ns
:0  %empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str3, i32 %tmp_8)

ST_4: stg_57 [1/1] 0.00ns
:1  br label %.preheader


 <State 5>: 8.10ns
ST_5: y [1/1] 0.00ns
:0  %y = phi i4 [ 0, %5 ], [ %y_2, %12 ]

ST_5: y_cast5 [1/1] 0.00ns
:1  %y_cast5 = zext i4 %y to i7

ST_5: exitcond2 [1/1] 1.88ns
:2  %exitcond2 = icmp eq i4 %y, %O

ST_5: empty_23 [1/1] 0.00ns
:3  %empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 14, i64 0)

ST_5: y_2 [1/1] 0.80ns
:4  %y_2 = add i4 %y, 1

ST_5: stg_63 [1/1] 0.00ns
:5  br i1 %exitcond2, label %13, label %7

ST_5: tmp [1/1] 1.72ns
:2  %tmp = add i7 %tmp_2, %y_cast5

ST_5: tmp_cast_cast [1/1] 0.00ns
:3  %tmp_cast_cast = zext i7 %tmp to i11

ST_5: tmp4 [1/1] 6.38ns
:4  %tmp4 = mul i11 %O_cast10_cast1, %tmp_cast_cast

ST_5: empty_28 [1/1] 0.00ns
:0  %empty_28 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str4, i32 %tmp_9)

ST_5: stg_68 [1/1] 0.00ns
:1  br label %4


 <State 6>: 1.84ns
ST_6: stg_69 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str5) nounwind

ST_6: tmp_10 [1/1] 0.00ns
:1  %tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str5)

ST_6: o_index [1/1] 1.84ns
:5  %o_index = add i11 %x_cast6, %tmp4

ST_6: tmp_6 [1/1] 0.00ns
:6  %tmp_6 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %y, i1 false)

ST_6: tmp_6_cast [1/1] 0.00ns
:7  %tmp_6_cast = zext i5 %tmp_6 to i8

ST_6: stg_74 [1/1] 1.57ns
:8  br label %8


 <State 7>: 2.71ns
ST_7: max [1/1] 0.00ns
:0  %max = phi float [ 0x3810000000000000, %7 ], [ %max_1, %11 ]

ST_7: c [1/1] 0.00ns
:1  %c = phi i2 [ 0, %7 ], [ %c_2, %11 ]

ST_7: c_cast4 [1/1] 0.00ns
:2  %c_cast4 = zext i2 %c to i13

ST_7: exitcond1 [1/1] 1.36ns
:3  %exitcond1 = icmp eq i2 %c, -2

ST_7: empty_24 [1/1] 0.00ns
:4  %empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

ST_7: c_2 [1/1] 0.80ns
:5  %c_2 = add i2 %c, 1

ST_7: stg_81 [1/1] 0.00ns
:6  br i1 %exitcond1, label %12, label %9

ST_7: stg_82 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str6) nounwind

ST_7: tmp_11 [1/1] 0.00ns
:1  %tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str6)

ST_7: stg_84 [1/1] 1.57ns
:2  br label %10

ST_7: tmp_7 [1/1] 0.00ns
:0  %tmp_7 = zext i11 %o_index to i64

ST_7: output_addr_1 [1/1] 0.00ns
:1  %output_addr_1 = getelementptr [4704 x float]* %output_r, i64 0, i64 %tmp_7

ST_7: stg_87 [1/1] 2.71ns
:2  store float %max, float* %output_addr_1, align 4

ST_7: empty_27 [1/1] 0.00ns
:3  %empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str5, i32 %tmp_10)

ST_7: stg_89 [1/1] 0.00ns
:4  br label %6


 <State 8>: 2.62ns
ST_8: max_1 [1/1] 0.00ns
:0  %max_1 = phi float [ %max, %9 ], [ %max_2, %._crit_edge ]

ST_8: r [1/1] 0.00ns
:1  %r = phi i2 [ 0, %9 ], [ %r_1, %._crit_edge ]

ST_8: r_cast3 [1/1] 0.00ns
:2  %r_cast3 = zext i2 %r to i8

ST_8: exitcond [1/1] 1.36ns
:3  %exitcond = icmp eq i2 %r, -2

ST_8: empty_25 [1/1] 0.00ns
:4  %empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

ST_8: r_1 [1/1] 0.80ns
:5  %r_1 = add i2 %r, 1

ST_8: stg_96 [1/1] 0.00ns
:6  br i1 %exitcond, label %11, label %._crit_edge

ST_8: tmp1 [1/1] 1.31ns
._crit_edge:1  %tmp1 = add i8 %r_cast3, %phi_mul

ST_8: tmp5 [1/1] 1.31ns
._crit_edge:2  %tmp5 = add i8 %tmp_6_cast, %tmp1

ST_8: empty_26 [1/1] 0.00ns
:0  %empty_26 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str6, i32 %tmp_11)

ST_8: stg_100 [1/1] 0.00ns
:1  br label %8


 <State 9>: 6.38ns
ST_9: tmp5_cast [1/1] 0.00ns
._crit_edge:3  %tmp5_cast = zext i8 %tmp5 to i13

ST_9: tmp6 [1/1] 6.38ns
._crit_edge:4  %tmp6 = mul i13 %I_cast, %tmp5_cast


 <State 10>: 6.17ns
ST_10: tmp2 [1/1] 1.73ns
._crit_edge:5  %tmp2 = add i13 %tmp6, %tmp_5_cast

ST_10: i_index [1/1] 1.73ns
._crit_edge:6  %i_index = add i13 %c_cast4, %tmp2

ST_10: tmp_1 [1/1] 0.00ns
._crit_edge:7  %tmp_1 = zext i13 %i_index to i64

ST_10: input_addr [1/1] 0.00ns
._crit_edge:8  %input_addr = getelementptr [4704 x float]* %input_r, i64 0, i64 %tmp_1

ST_10: input_load [2/2] 2.71ns
._crit_edge:9  %input_load = load float* %input_addr, align 4


 <State 11>: 2.71ns
ST_11: input_load [1/2] 2.71ns
._crit_edge:9  %input_load = load float* %input_addr, align 4


 <State 12>: 6.79ns
ST_12: tmp_26 [1/1] 6.79ns
._crit_edge:23  %tmp_26 = fcmp ogt float %input_load, %max_1


 <State 13>: 5.13ns
ST_13: stg_110 [1/1] 0.00ns
._crit_edge:0  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str7) nounwind

ST_13: input_load_to_int [1/1] 0.00ns
._crit_edge:10  %input_load_to_int = bitcast float %input_load to i32

ST_13: tmp_19 [1/1] 0.00ns
._crit_edge:11  %tmp_19 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %input_load_to_int, i32 23, i32 30)

ST_13: tmp_20 [1/1] 0.00ns
._crit_edge:12  %tmp_20 = trunc i32 %input_load_to_int to i23

ST_13: max_1_to_int [1/1] 0.00ns
._crit_edge:13  %max_1_to_int = bitcast float %max_1 to i32

ST_13: tmp_21 [1/1] 0.00ns
._crit_edge:14  %tmp_21 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %max_1_to_int, i32 23, i32 30)

ST_13: tmp_22 [1/1] 0.00ns
._crit_edge:15  %tmp_22 = trunc i32 %max_1_to_int to i23

ST_13: notlhs [1/1] 2.00ns
._crit_edge:16  %notlhs = icmp ne i8 %tmp_19, -1

ST_13: notrhs [1/1] 2.39ns
._crit_edge:17  %notrhs = icmp eq i23 %tmp_20, 0

ST_13: tmp_23 [1/1] 0.00ns (grouped into LUT with out node tmp_27)
._crit_edge:18  %tmp_23 = or i1 %notrhs, %notlhs

ST_13: notlhs3 [1/1] 2.00ns
._crit_edge:19  %notlhs3 = icmp ne i8 %tmp_21, -1

ST_13: notrhs4 [1/1] 2.39ns
._crit_edge:20  %notrhs4 = icmp eq i23 %tmp_22, 0

ST_13: tmp_24 [1/1] 0.00ns (grouped into LUT with out node tmp_27)
._crit_edge:21  %tmp_24 = or i1 %notrhs4, %notlhs3

ST_13: tmp_25 [1/1] 0.00ns (grouped into LUT with out node tmp_27)
._crit_edge:22  %tmp_25 = and i1 %tmp_23, %tmp_24

ST_13: tmp_27 [1/1] 1.37ns (out node of the LUT)
._crit_edge:24  %tmp_27 = and i1 %tmp_25, %tmp_26

ST_13: max_2 [1/1] 1.37ns (out node of the LUT)
._crit_edge:25  %max_2 = select i1 %tmp_27, float %input_load, float %max_1

ST_13: stg_126 [1/1] 0.00ns
._crit_edge:26  br label %10



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ I]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
I_read            (read             ) [ 00100000000000]
O                 (partselect       ) [ 00111111111111]
O_cast10_cast1    (zext             ) [ 00111111111111]
O_cast10_cast     (zext             ) [ 00111111111111]
stg_18            (br               ) [ 01100000000000]
i                 (phi              ) [ 00100000000000]
exitcond3         (icmp             ) [ 00100000000000]
empty             (speclooptripcount) [ 00000000000000]
i_2               (add              ) [ 01100000000000]
stg_23            (br               ) [ 00000000000000]
stg_24            (specloopname     ) [ 00000000000000]
tmp_s             (zext             ) [ 00000000000000]
output_addr       (getelementptr    ) [ 00000000000000]
stg_27            (store            ) [ 00000000000000]
stg_28            (br               ) [ 01100000000000]
I_cast2           (zext             ) [ 00011111111111]
I_cast            (zext             ) [ 00011111111111]
stg_31            (br               ) [ 00111111111111]
m                 (phi              ) [ 00010000000000]
phi_mul           (phi              ) [ 00010111111111]
next_mul          (add              ) [ 00111111111111]
m_cast7_cast      (zext             ) [ 00000000000000]
exitcond7         (icmp             ) [ 00011111111111]
empty_21          (speclooptripcount) [ 00000000000000]
m_1               (add              ) [ 00111111111111]
stg_39            (br               ) [ 00000000000000]
stg_40            (specloopname     ) [ 00000000000000]
tmp_8             (specregionbegin  ) [ 00001111111111]
tmp_2             (mul              ) [ 00001111111111]
stg_43            (br               ) [ 00011111111111]
stg_44            (ret              ) [ 00000000000000]
x                 (phi              ) [ 00001000000000]
x_cast6           (zext             ) [ 00000111111111]
empty_22          (speclooptripcount) [ 00000000000000]
exitcond4         (icmp             ) [ 00011111111111]
x_2               (add              ) [ 00011111111111]
stg_50            (br               ) [ 00000000000000]
stg_51            (specloopname     ) [ 00000000000000]
tmp_9             (specregionbegin  ) [ 00000111111111]
tmp_5             (bitconcatenate   ) [ 00000000000000]
tmp_5_cast        (zext             ) [ 00000111111111]
stg_55            (br               ) [ 00011111111111]
empty_29          (specregionend    ) [ 00000000000000]
stg_57            (br               ) [ 00111111111111]
y                 (phi              ) [ 00000110000000]
y_cast5           (zext             ) [ 00000000000000]
exitcond2         (icmp             ) [ 00011111111111]
empty_23          (speclooptripcount) [ 00000000000000]
y_2               (add              ) [ 00011111111111]
stg_63            (br               ) [ 00000000000000]
tmp               (add              ) [ 00000000000000]
tmp_cast_cast     (zext             ) [ 00000000000000]
tmp4              (mul              ) [ 00000010000000]
empty_28          (specregionend    ) [ 00000000000000]
stg_68            (br               ) [ 00011111111111]
stg_69            (specloopname     ) [ 00000000000000]
tmp_10            (specregionbegin  ) [ 00000001111111]
o_index           (add              ) [ 00000001111111]
tmp_6             (bitconcatenate   ) [ 00000000000000]
tmp_6_cast        (zext             ) [ 00000001111111]
stg_74            (br               ) [ 00011111111111]
max               (phi              ) [ 00000001111111]
c                 (phi              ) [ 00000001000000]
c_cast4           (zext             ) [ 00000000111111]
exitcond1         (icmp             ) [ 00011111111111]
empty_24          (speclooptripcount) [ 00000000000000]
c_2               (add              ) [ 00011111111111]
stg_81            (br               ) [ 00000000000000]
stg_82            (specloopname     ) [ 00000000000000]
tmp_11            (specregionbegin  ) [ 00000000111111]
stg_84            (br               ) [ 00011111111111]
tmp_7             (zext             ) [ 00000000000000]
output_addr_1     (getelementptr    ) [ 00000000000000]
stg_87            (store            ) [ 00000000000000]
empty_27          (specregionend    ) [ 00000000000000]
stg_89            (br               ) [ 00011111111111]
max_1             (phi              ) [ 00011111111111]
r                 (phi              ) [ 00000000100000]
r_cast3           (zext             ) [ 00000000000000]
exitcond          (icmp             ) [ 00011111111111]
empty_25          (speclooptripcount) [ 00000000000000]
r_1               (add              ) [ 00011111111111]
stg_96            (br               ) [ 00000000000000]
tmp1              (add              ) [ 00000000000000]
tmp5              (add              ) [ 00000000010000]
empty_26          (specregionend    ) [ 00000000000000]
stg_100           (br               ) [ 00011111111111]
tmp5_cast         (zext             ) [ 00000000000000]
tmp6              (mul              ) [ 00000000001000]
tmp2              (add              ) [ 00000000000000]
i_index           (add              ) [ 00000000000000]
tmp_1             (zext             ) [ 00000000000000]
input_addr        (getelementptr    ) [ 00000000000100]
input_load        (load             ) [ 00000000000011]
tmp_26            (fcmp             ) [ 00000000000001]
stg_110           (specloopname     ) [ 00000000000000]
input_load_to_int (bitcast          ) [ 00000000000000]
tmp_19            (partselect       ) [ 00000000000000]
tmp_20            (trunc            ) [ 00000000000000]
max_1_to_int      (bitcast          ) [ 00000000000000]
tmp_21            (partselect       ) [ 00000000000000]
tmp_22            (trunc            ) [ 00000000000000]
notlhs            (icmp             ) [ 00000000000000]
notrhs            (icmp             ) [ 00000000000000]
tmp_23            (or               ) [ 00000000000000]
notlhs3           (icmp             ) [ 00000000000000]
notrhs4           (icmp             ) [ 00000000000000]
tmp_24            (or               ) [ 00000000000000]
tmp_25            (and              ) [ 00000000000000]
tmp_27            (and              ) [ 00000000000000]
max_2             (select           ) [ 00011111111111]
stg_126           (br               ) [ 00011111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="I">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="I"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="I_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="6" slack="0"/>
<pin id="90" dir="0" index="1" bw="6" slack="0"/>
<pin id="91" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="I_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="output_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="12" slack="0"/>
<pin id="98" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="13" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="0"/>
<pin id="104" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_27/2 stg_87/7 "/>
</bind>
</comp>

<comp id="107" class="1004" name="output_addr_1_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="11" slack="0"/>
<pin id="111" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_1/7 "/>
</bind>
</comp>

<comp id="115" class="1004" name="input_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="13" slack="0"/>
<pin id="119" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/10 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="13" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="125" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/10 "/>
</bind>
</comp>

<comp id="127" class="1005" name="i_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="12" slack="1"/>
<pin id="129" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="131" class="1004" name="i_phi_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="1"/>
<pin id="133" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="12" slack="0"/>
<pin id="135" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="138" class="1005" name="m_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="3" slack="1"/>
<pin id="140" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="m (phireg) "/>
</bind>
</comp>

<comp id="142" class="1004" name="m_phi_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="3" slack="0"/>
<pin id="144" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="1" slack="1"/>
<pin id="146" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m/3 "/>
</bind>
</comp>

<comp id="149" class="1005" name="phi_mul_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="8" slack="1"/>
<pin id="151" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="153" class="1004" name="phi_mul_phi_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="8" slack="0"/>
<pin id="155" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="1" slack="1"/>
<pin id="157" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/3 "/>
</bind>
</comp>

<comp id="161" class="1005" name="x_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="4" slack="1"/>
<pin id="163" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="165" class="1004" name="x_phi_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="1"/>
<pin id="167" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="4" slack="0"/>
<pin id="169" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/4 "/>
</bind>
</comp>

<comp id="172" class="1005" name="y_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="4" slack="1"/>
<pin id="174" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="y (phireg) "/>
</bind>
</comp>

<comp id="176" class="1004" name="y_phi_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="1"/>
<pin id="178" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="4" slack="0"/>
<pin id="180" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y/5 "/>
</bind>
</comp>

<comp id="184" class="1005" name="max_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="1"/>
<pin id="186" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max (phireg) "/>
</bind>
</comp>

<comp id="188" class="1004" name="max_phi_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="1"/>
<pin id="190" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="32" slack="1"/>
<pin id="192" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max/7 "/>
</bind>
</comp>

<comp id="197" class="1005" name="c_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="2" slack="1"/>
<pin id="199" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c (phireg) "/>
</bind>
</comp>

<comp id="201" class="1004" name="c_phi_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="1"/>
<pin id="203" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="2" slack="0"/>
<pin id="205" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c/7 "/>
</bind>
</comp>

<comp id="208" class="1005" name="max_1_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="1"/>
<pin id="210" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_1 (phireg) "/>
</bind>
</comp>

<comp id="212" class="1004" name="max_1_phi_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="1"/>
<pin id="214" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="32" slack="1"/>
<pin id="216" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_1/8 "/>
</bind>
</comp>

<comp id="220" class="1005" name="r_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="2" slack="1"/>
<pin id="222" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="r (phireg) "/>
</bind>
</comp>

<comp id="224" class="1004" name="r_phi_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="1"/>
<pin id="226" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="227" dir="0" index="2" bw="2" slack="0"/>
<pin id="228" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r/8 "/>
</bind>
</comp>

<comp id="231" class="1004" name="tmp_26_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="1"/>
<pin id="233" dir="0" index="1" bw="32" slack="4"/>
<pin id="234" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_26/12 "/>
</bind>
</comp>

<comp id="236" class="1004" name="O_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="4" slack="0"/>
<pin id="238" dir="0" index="1" bw="6" slack="0"/>
<pin id="239" dir="0" index="2" bw="1" slack="0"/>
<pin id="240" dir="0" index="3" bw="4" slack="0"/>
<pin id="241" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="O/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="O_cast10_cast1_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="4" slack="0"/>
<pin id="248" dir="1" index="1" bw="11" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="O_cast10_cast1/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="O_cast10_cast_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="4" slack="0"/>
<pin id="252" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="O_cast10_cast/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="exitcond3_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="12" slack="0"/>
<pin id="256" dir="0" index="1" bw="11" slack="0"/>
<pin id="257" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="i_2_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="12" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_s_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="12" slack="0"/>
<pin id="268" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="I_cast2_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="6" slack="1"/>
<pin id="273" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="I_cast2/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="I_cast_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="6" slack="1"/>
<pin id="276" dir="1" index="1" bw="13" slack="7"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="I_cast/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="next_mul_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="8" slack="0"/>
<pin id="279" dir="0" index="1" bw="6" slack="1"/>
<pin id="280" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="m_cast7_cast_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="3" slack="0"/>
<pin id="284" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_cast7_cast/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="exitcond7_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="3" slack="0"/>
<pin id="288" dir="0" index="1" bw="2" slack="0"/>
<pin id="289" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond7/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="m_1_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="3" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_1/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_2_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="4" slack="2"/>
<pin id="300" dir="0" index="1" bw="3" slack="0"/>
<pin id="301" dir="1" index="2" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="x_cast6_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="4" slack="0"/>
<pin id="305" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x_cast6/4 "/>
</bind>
</comp>

<comp id="307" class="1004" name="exitcond4_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="4" slack="0"/>
<pin id="309" dir="0" index="1" bw="4" slack="3"/>
<pin id="310" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/4 "/>
</bind>
</comp>

<comp id="312" class="1004" name="x_2_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="4" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_2/4 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_5_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="5" slack="0"/>
<pin id="320" dir="0" index="1" bw="4" slack="0"/>
<pin id="321" dir="0" index="2" bw="1" slack="0"/>
<pin id="322" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_5_cast_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="5" slack="0"/>
<pin id="328" dir="1" index="1" bw="13" slack="6"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_cast/4 "/>
</bind>
</comp>

<comp id="330" class="1004" name="y_cast5_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="4" slack="0"/>
<pin id="332" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="y_cast5/5 "/>
</bind>
</comp>

<comp id="334" class="1004" name="exitcond2_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="4" slack="0"/>
<pin id="336" dir="0" index="1" bw="4" slack="4"/>
<pin id="337" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/5 "/>
</bind>
</comp>

<comp id="339" class="1004" name="y_2_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="4" slack="0"/>
<pin id="341" dir="0" index="1" bw="1" slack="0"/>
<pin id="342" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_2/5 "/>
</bind>
</comp>

<comp id="345" class="1004" name="tmp_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="7" slack="2"/>
<pin id="347" dir="0" index="1" bw="4" slack="0"/>
<pin id="348" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="350" class="1004" name="tmp_cast_cast_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="7" slack="0"/>
<pin id="352" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast_cast/5 "/>
</bind>
</comp>

<comp id="354" class="1004" name="tmp4_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="4" slack="4"/>
<pin id="356" dir="0" index="1" bw="7" slack="0"/>
<pin id="357" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp4/5 "/>
</bind>
</comp>

<comp id="359" class="1004" name="o_index_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="4" slack="2"/>
<pin id="361" dir="0" index="1" bw="11" slack="1"/>
<pin id="362" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o_index/6 "/>
</bind>
</comp>

<comp id="363" class="1004" name="tmp_6_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="5" slack="0"/>
<pin id="365" dir="0" index="1" bw="4" slack="1"/>
<pin id="366" dir="0" index="2" bw="1" slack="0"/>
<pin id="367" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/6 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp_6_cast_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="5" slack="0"/>
<pin id="373" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_cast/6 "/>
</bind>
</comp>

<comp id="375" class="1004" name="c_cast4_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="2" slack="0"/>
<pin id="377" dir="1" index="1" bw="13" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c_cast4/7 "/>
</bind>
</comp>

<comp id="379" class="1004" name="exitcond1_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="2" slack="0"/>
<pin id="381" dir="0" index="1" bw="2" slack="0"/>
<pin id="382" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/7 "/>
</bind>
</comp>

<comp id="385" class="1004" name="c_2_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="2" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_2/7 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_7_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="11" slack="1"/>
<pin id="393" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7/7 "/>
</bind>
</comp>

<comp id="395" class="1004" name="r_cast3_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="2" slack="0"/>
<pin id="397" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_cast3/8 "/>
</bind>
</comp>

<comp id="399" class="1004" name="exitcond_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="2" slack="0"/>
<pin id="401" dir="0" index="1" bw="2" slack="0"/>
<pin id="402" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/8 "/>
</bind>
</comp>

<comp id="405" class="1004" name="r_1_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="2" slack="0"/>
<pin id="407" dir="0" index="1" bw="1" slack="0"/>
<pin id="408" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_1/8 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp1_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="2" slack="0"/>
<pin id="413" dir="0" index="1" bw="8" slack="5"/>
<pin id="414" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/8 "/>
</bind>
</comp>

<comp id="417" class="1004" name="tmp5_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="5" slack="2"/>
<pin id="419" dir="0" index="1" bw="8" slack="0"/>
<pin id="420" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/8 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp5_cast_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="8" slack="1"/>
<pin id="424" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp5_cast/9 "/>
</bind>
</comp>

<comp id="425" class="1004" name="tmp6_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="6" slack="7"/>
<pin id="427" dir="0" index="1" bw="8" slack="0"/>
<pin id="428" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp6/9 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp2_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="13" slack="1"/>
<pin id="432" dir="0" index="1" bw="5" slack="6"/>
<pin id="433" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/10 "/>
</bind>
</comp>

<comp id="434" class="1004" name="i_index_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="2" slack="3"/>
<pin id="436" dir="0" index="1" bw="13" slack="0"/>
<pin id="437" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_index/10 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_1_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="13" slack="0"/>
<pin id="441" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/10 "/>
</bind>
</comp>

<comp id="444" class="1004" name="input_load_to_int_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="2"/>
<pin id="446" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="input_load_to_int/13 "/>
</bind>
</comp>

<comp id="447" class="1004" name="tmp_19_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="8" slack="0"/>
<pin id="449" dir="0" index="1" bw="32" slack="0"/>
<pin id="450" dir="0" index="2" bw="6" slack="0"/>
<pin id="451" dir="0" index="3" bw="6" slack="0"/>
<pin id="452" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_19/13 "/>
</bind>
</comp>

<comp id="457" class="1004" name="tmp_20_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="0"/>
<pin id="459" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_20/13 "/>
</bind>
</comp>

<comp id="461" class="1004" name="max_1_to_int_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="5"/>
<pin id="463" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="max_1_to_int/13 "/>
</bind>
</comp>

<comp id="465" class="1004" name="tmp_21_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="8" slack="0"/>
<pin id="467" dir="0" index="1" bw="32" slack="0"/>
<pin id="468" dir="0" index="2" bw="6" slack="0"/>
<pin id="469" dir="0" index="3" bw="6" slack="0"/>
<pin id="470" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_21/13 "/>
</bind>
</comp>

<comp id="475" class="1004" name="tmp_22_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="0"/>
<pin id="477" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_22/13 "/>
</bind>
</comp>

<comp id="479" class="1004" name="notlhs_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="8" slack="0"/>
<pin id="481" dir="0" index="1" bw="1" slack="0"/>
<pin id="482" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/13 "/>
</bind>
</comp>

<comp id="485" class="1004" name="notrhs_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="23" slack="0"/>
<pin id="487" dir="0" index="1" bw="1" slack="0"/>
<pin id="488" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/13 "/>
</bind>
</comp>

<comp id="491" class="1004" name="tmp_23_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="0"/>
<pin id="493" dir="0" index="1" bw="1" slack="0"/>
<pin id="494" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_23/13 "/>
</bind>
</comp>

<comp id="497" class="1004" name="notlhs3_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="8" slack="0"/>
<pin id="499" dir="0" index="1" bw="1" slack="0"/>
<pin id="500" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs3/13 "/>
</bind>
</comp>

<comp id="503" class="1004" name="notrhs4_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="23" slack="0"/>
<pin id="505" dir="0" index="1" bw="1" slack="0"/>
<pin id="506" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs4/13 "/>
</bind>
</comp>

<comp id="509" class="1004" name="tmp_24_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="0"/>
<pin id="511" dir="0" index="1" bw="1" slack="0"/>
<pin id="512" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_24/13 "/>
</bind>
</comp>

<comp id="515" class="1004" name="tmp_25_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="0"/>
<pin id="517" dir="0" index="1" bw="1" slack="0"/>
<pin id="518" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_25/13 "/>
</bind>
</comp>

<comp id="521" class="1004" name="tmp_27_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="1" slack="0"/>
<pin id="523" dir="0" index="1" bw="1" slack="1"/>
<pin id="524" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_27/13 "/>
</bind>
</comp>

<comp id="526" class="1004" name="max_2_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="0"/>
<pin id="528" dir="0" index="1" bw="32" slack="2"/>
<pin id="529" dir="0" index="2" bw="32" slack="5"/>
<pin id="530" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_2/13 "/>
</bind>
</comp>

<comp id="533" class="1005" name="I_read_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="6" slack="1"/>
<pin id="535" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="I_read "/>
</bind>
</comp>

<comp id="539" class="1005" name="O_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="4" slack="3"/>
<pin id="541" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="O "/>
</bind>
</comp>

<comp id="545" class="1005" name="O_cast10_cast1_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="11" slack="4"/>
<pin id="547" dir="1" index="1" bw="11" slack="4"/>
</pin_list>
<bind>
<opset="O_cast10_cast1 "/>
</bind>
</comp>

<comp id="550" class="1005" name="O_cast10_cast_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="7" slack="2"/>
<pin id="552" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="O_cast10_cast "/>
</bind>
</comp>

<comp id="558" class="1005" name="i_2_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="12" slack="0"/>
<pin id="560" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="563" class="1005" name="I_cast2_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="8" slack="1"/>
<pin id="565" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="I_cast2 "/>
</bind>
</comp>

<comp id="568" class="1005" name="I_cast_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="13" slack="7"/>
<pin id="570" dir="1" index="1" bw="13" slack="7"/>
</pin_list>
<bind>
<opset="I_cast "/>
</bind>
</comp>

<comp id="573" class="1005" name="next_mul_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="8" slack="0"/>
<pin id="575" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="581" class="1005" name="m_1_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="3" slack="0"/>
<pin id="583" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="m_1 "/>
</bind>
</comp>

<comp id="586" class="1005" name="tmp_2_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="7" slack="2"/>
<pin id="588" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="591" class="1005" name="x_cast6_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="11" slack="2"/>
<pin id="593" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="x_cast6 "/>
</bind>
</comp>

<comp id="599" class="1005" name="x_2_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="4" slack="0"/>
<pin id="601" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="x_2 "/>
</bind>
</comp>

<comp id="604" class="1005" name="tmp_5_cast_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="13" slack="6"/>
<pin id="606" dir="1" index="1" bw="13" slack="6"/>
</pin_list>
<bind>
<opset="tmp_5_cast "/>
</bind>
</comp>

<comp id="612" class="1005" name="y_2_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="4" slack="0"/>
<pin id="614" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="y_2 "/>
</bind>
</comp>

<comp id="617" class="1005" name="tmp4_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="11" slack="1"/>
<pin id="619" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp4 "/>
</bind>
</comp>

<comp id="622" class="1005" name="o_index_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="11" slack="1"/>
<pin id="624" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="o_index "/>
</bind>
</comp>

<comp id="627" class="1005" name="tmp_6_cast_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="8" slack="2"/>
<pin id="629" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_6_cast "/>
</bind>
</comp>

<comp id="632" class="1005" name="c_cast4_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="13" slack="3"/>
<pin id="634" dir="1" index="1" bw="13" slack="3"/>
</pin_list>
<bind>
<opset="c_cast4 "/>
</bind>
</comp>

<comp id="640" class="1005" name="c_2_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="2" slack="0"/>
<pin id="642" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="c_2 "/>
</bind>
</comp>

<comp id="648" class="1005" name="r_1_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="2" slack="0"/>
<pin id="650" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="r_1 "/>
</bind>
</comp>

<comp id="653" class="1005" name="tmp5_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="8" slack="1"/>
<pin id="655" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp5 "/>
</bind>
</comp>

<comp id="658" class="1005" name="tmp6_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="13" slack="1"/>
<pin id="660" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp6 "/>
</bind>
</comp>

<comp id="663" class="1005" name="input_addr_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="13" slack="1"/>
<pin id="665" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="668" class="1005" name="input_load_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="32" slack="1"/>
<pin id="670" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="675" class="1005" name="tmp_26_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="1" slack="1"/>
<pin id="677" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_26 "/>
</bind>
</comp>

<comp id="680" class="1005" name="max_2_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="32" slack="1"/>
<pin id="682" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="92"><net_src comp="6" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="28" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="30" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="106"><net_src comp="94" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="112"><net_src comp="2" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="28" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="114"><net_src comp="107" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="120"><net_src comp="0" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="28" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="126"><net_src comp="115" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="14" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="137"><net_src comp="127" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="32" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="138" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="152"><net_src comp="34" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="149" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="160"><net_src comp="153" pin="4"/><net_sink comp="149" pin=0"/></net>

<net id="164"><net_src comp="46" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="161" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="46" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="172" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="176" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="187"><net_src comp="64" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="184" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="188" pin="4"/><net_sink comp="101" pin=1"/></net>

<net id="196"><net_src comp="188" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="200"><net_src comp="66" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="197" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="208" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="218"><net_src comp="184" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="212" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="223"><net_src comp="66" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="230"><net_src comp="220" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="235"><net_src comp="208" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="242"><net_src comp="8" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="88" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="244"><net_src comp="10" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="245"><net_src comp="12" pin="0"/><net_sink comp="236" pin=3"/></net>

<net id="249"><net_src comp="236" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="236" pin="4"/><net_sink comp="250" pin=0"/></net>

<net id="258"><net_src comp="131" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="16" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="131" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="22" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="269"><net_src comp="131" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="281"><net_src comp="153" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="285"><net_src comp="142" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="290"><net_src comp="142" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="36" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="142" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="40" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="282" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="306"><net_src comp="165" pin="4"/><net_sink comp="303" pin=0"/></net>

<net id="311"><net_src comp="165" pin="4"/><net_sink comp="307" pin=0"/></net>

<net id="316"><net_src comp="165" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="52" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="323"><net_src comp="56" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="165" pin="4"/><net_sink comp="318" pin=1"/></net>

<net id="325"><net_src comp="58" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="329"><net_src comp="318" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="176" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="338"><net_src comp="176" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="343"><net_src comp="176" pin="4"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="52" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="349"><net_src comp="330" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="353"><net_src comp="345" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="358"><net_src comp="350" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="368"><net_src comp="56" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="369"><net_src comp="172" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="370"><net_src comp="58" pin="0"/><net_sink comp="363" pin=2"/></net>

<net id="374"><net_src comp="363" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="378"><net_src comp="201" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="383"><net_src comp="201" pin="4"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="68" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="389"><net_src comp="201" pin="4"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="72" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="394"><net_src comp="391" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="398"><net_src comp="224" pin="4"/><net_sink comp="395" pin=0"/></net>

<net id="403"><net_src comp="224" pin="4"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="68" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="409"><net_src comp="224" pin="4"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="72" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="415"><net_src comp="395" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="149" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="421"><net_src comp="411" pin="2"/><net_sink comp="417" pin=1"/></net>

<net id="429"><net_src comp="422" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="438"><net_src comp="430" pin="2"/><net_sink comp="434" pin=1"/></net>

<net id="442"><net_src comp="434" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="453"><net_src comp="78" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="454"><net_src comp="444" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="455"><net_src comp="80" pin="0"/><net_sink comp="447" pin=2"/></net>

<net id="456"><net_src comp="82" pin="0"/><net_sink comp="447" pin=3"/></net>

<net id="460"><net_src comp="444" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="464"><net_src comp="208" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="471"><net_src comp="78" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="472"><net_src comp="461" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="473"><net_src comp="80" pin="0"/><net_sink comp="465" pin=2"/></net>

<net id="474"><net_src comp="82" pin="0"/><net_sink comp="465" pin=3"/></net>

<net id="478"><net_src comp="461" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="483"><net_src comp="447" pin="4"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="84" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="489"><net_src comp="457" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="86" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="495"><net_src comp="485" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="479" pin="2"/><net_sink comp="491" pin=1"/></net>

<net id="501"><net_src comp="465" pin="4"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="84" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="507"><net_src comp="475" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="86" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="513"><net_src comp="503" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="497" pin="2"/><net_sink comp="509" pin=1"/></net>

<net id="519"><net_src comp="491" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="509" pin="2"/><net_sink comp="515" pin=1"/></net>

<net id="525"><net_src comp="515" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="531"><net_src comp="521" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="532"><net_src comp="208" pin="1"/><net_sink comp="526" pin=2"/></net>

<net id="536"><net_src comp="88" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="538"><net_src comp="533" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="542"><net_src comp="236" pin="4"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="544"><net_src comp="539" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="548"><net_src comp="246" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="553"><net_src comp="250" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="561"><net_src comp="260" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="566"><net_src comp="271" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="571"><net_src comp="274" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="576"><net_src comp="277" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="584"><net_src comp="292" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="589"><net_src comp="298" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="594"><net_src comp="303" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="602"><net_src comp="312" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="607"><net_src comp="326" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="615"><net_src comp="339" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="620"><net_src comp="354" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="625"><net_src comp="359" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="630"><net_src comp="371" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="635"><net_src comp="375" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="643"><net_src comp="385" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="651"><net_src comp="405" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="656"><net_src comp="417" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="661"><net_src comp="425" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="666"><net_src comp="115" pin="3"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="671"><net_src comp="122" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="673"><net_src comp="668" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="674"><net_src comp="668" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="678"><net_src comp="231" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="683"><net_src comp="526" pin="3"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="212" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {2 7 }
 - Input state : 
	Port: dut_max_pool : input_r | {10 11 }
	Port: dut_max_pool : I | {1 }
  - Chain level:
	State 1
		O_cast10_cast1 : 1
		O_cast10_cast : 1
	State 2
		exitcond3 : 1
		i_2 : 1
		stg_23 : 2
		tmp_s : 1
		output_addr : 2
		stg_27 : 3
	State 3
		next_mul : 1
		m_cast7_cast : 1
		exitcond7 : 1
		m_1 : 1
		stg_39 : 2
		tmp_2 : 2
	State 4
		x_cast6 : 1
		exitcond4 : 1
		x_2 : 1
		stg_50 : 2
		tmp_5 : 1
		tmp_5_cast : 2
	State 5
		y_cast5 : 1
		exitcond2 : 1
		y_2 : 1
		stg_63 : 2
		tmp : 2
		tmp_cast_cast : 3
		tmp4 : 4
	State 6
		tmp_6_cast : 1
	State 7
		c_cast4 : 1
		exitcond1 : 1
		c_2 : 1
		stg_81 : 2
		output_addr_1 : 1
		stg_87 : 2
	State 8
		r_cast3 : 1
		exitcond : 1
		r_1 : 1
		stg_96 : 2
		tmp1 : 2
		tmp5 : 3
	State 9
		tmp6 : 1
	State 10
		i_index : 1
		tmp_1 : 2
		input_addr : 3
		input_load : 4
	State 11
	State 12
	State 13
		tmp_19 : 1
		tmp_20 : 1
		tmp_21 : 1
		tmp_22 : 1
		notlhs : 2
		notrhs : 2
		tmp_23 : 3
		notlhs3 : 2
		notrhs4 : 2
		tmp_24 : 3
		tmp_25 : 3
		tmp_27 : 3
		max_2 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|   fcmp   |     tmp_26_fu_231     |    0    |    66   |   239   |
|----------|-----------------------|---------|---------|---------|
|          |       i_2_fu_260      |    0    |    0    |    12   |
|          |    next_mul_fu_277    |    0    |    0    |    8    |
|          |       m_1_fu_292      |    0    |    0    |    3    |
|          |       x_2_fu_312      |    0    |    0    |    4    |
|          |       y_2_fu_339      |    0    |    0    |    4    |
|          |       tmp_fu_345      |    0    |    0    |    7    |
|    add   |     o_index_fu_359    |    0    |    0    |    11   |
|          |       c_2_fu_385      |    0    |    0    |    2    |
|          |       r_1_fu_405      |    0    |    0    |    2    |
|          |      tmp1_fu_411      |    0    |    0    |   1.5   |
|          |      tmp5_fu_417      |    0    |    0    |   1.5   |
|          |      tmp2_fu_430      |    0    |    0    |   1.5   |
|          |     i_index_fu_434    |    0    |    0    |   1.5   |
|----------|-----------------------|---------|---------|---------|
|          |    exitcond3_fu_254   |    0    |    0    |    5    |
|          |    exitcond7_fu_286   |    0    |    0    |    2    |
|          |    exitcond4_fu_307   |    0    |    0    |    2    |
|          |    exitcond2_fu_334   |    0    |    0    |    2    |
|   icmp   |    exitcond1_fu_379   |    0    |    0    |    1    |
|          |    exitcond_fu_399    |    0    |    0    |    1    |
|          |     notlhs_fu_479     |    0    |    0    |    3    |
|          |     notrhs_fu_485     |    0    |    0    |    8    |
|          |     notlhs3_fu_497    |    0    |    0    |    3    |
|          |     notrhs4_fu_503    |    0    |    0    |    8    |
|----------|-----------------------|---------|---------|---------|
|  select  |      max_2_fu_526     |    0    |    0    |    32   |
|----------|-----------------------|---------|---------|---------|
|          |      tmp_2_fu_298     |    1    |    0    |    7    |
|    mul   |      tmp4_fu_354      |    1    |    0    |    2    |
|          |      tmp6_fu_425      |    1    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|    or    |     tmp_23_fu_491     |    0    |    0    |    1    |
|          |     tmp_24_fu_509     |    0    |    0    |    1    |
|----------|-----------------------|---------|---------|---------|
|    and   |     tmp_25_fu_515     |    0    |    0    |    1    |
|          |     tmp_27_fu_521     |    0    |    0    |    1    |
|----------|-----------------------|---------|---------|---------|
|   read   |   I_read_read_fu_88   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |        O_fu_236       |    0    |    0    |    0    |
|partselect|     tmp_19_fu_447     |    0    |    0    |    0    |
|          |     tmp_21_fu_465     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          | O_cast10_cast1_fu_246 |    0    |    0    |    0    |
|          |  O_cast10_cast_fu_250 |    0    |    0    |    0    |
|          |      tmp_s_fu_266     |    0    |    0    |    0    |
|          |     I_cast2_fu_271    |    0    |    0    |    0    |
|          |     I_cast_fu_274     |    0    |    0    |    0    |
|          |  m_cast7_cast_fu_282  |    0    |    0    |    0    |
|          |     x_cast6_fu_303    |    0    |    0    |    0    |
|   zext   |   tmp_5_cast_fu_326   |    0    |    0    |    0    |
|          |     y_cast5_fu_330    |    0    |    0    |    0    |
|          |  tmp_cast_cast_fu_350 |    0    |    0    |    0    |
|          |   tmp_6_cast_fu_371   |    0    |    0    |    0    |
|          |     c_cast4_fu_375    |    0    |    0    |    0    |
|          |      tmp_7_fu_391     |    0    |    0    |    0    |
|          |     r_cast3_fu_395    |    0    |    0    |    0    |
|          |    tmp5_cast_fu_422   |    0    |    0    |    0    |
|          |      tmp_1_fu_439     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|bitconcatenate|      tmp_5_fu_318     |    0    |    0    |    0    |
|          |      tmp_6_fu_363     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   trunc  |     tmp_20_fu_457     |    0    |    0    |    0    |
|          |     tmp_22_fu_475     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    3    |    66   |   378   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|    I_cast2_reg_563   |    8   |
|    I_cast_reg_568    |   13   |
|    I_read_reg_533    |    6   |
|O_cast10_cast1_reg_545|   11   |
| O_cast10_cast_reg_550|    7   |
|       O_reg_539      |    4   |
|      c_2_reg_640     |    2   |
|    c_cast4_reg_632   |   13   |
|       c_reg_197      |    2   |
|      i_2_reg_558     |   12   |
|       i_reg_127      |   12   |
|  input_addr_reg_663  |   13   |
|  input_load_reg_668  |   32   |
|      m_1_reg_581     |    3   |
|       m_reg_138      |    3   |
|     max_1_reg_208    |   32   |
|     max_2_reg_680    |   32   |
|      max_reg_184     |   32   |
|   next_mul_reg_573   |    8   |
|    o_index_reg_622   |   11   |
|    phi_mul_reg_149   |    8   |
|      r_1_reg_648     |    2   |
|       r_reg_220      |    2   |
|     tmp4_reg_617     |   11   |
|     tmp5_reg_653     |    8   |
|     tmp6_reg_658     |   13   |
|    tmp_26_reg_675    |    1   |
|     tmp_2_reg_586    |    7   |
|  tmp_5_cast_reg_604  |   13   |
|  tmp_6_cast_reg_627  |    8   |
|      x_2_reg_599     |    4   |
|    x_cast6_reg_591   |   11   |
|       x_reg_161      |    4   |
|      y_2_reg_612     |    4   |
|       y_reg_172      |    4   |
+----------------------+--------+
|         Total        |   356  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_101 |  p0  |   2  |  13  |   26   ||    13   |
| grp_access_fu_101 |  p1  |   2  |  32  |   64   ||    32   |
| grp_access_fu_122 |  p0  |   2  |  13  |   26   ||    13   |
|  phi_mul_reg_149  |  p0  |   2  |   8  |   16   ||    8    |
|     y_reg_172     |  p0  |   2  |   4  |    8   ||    4    |
|    max_reg_184    |  p0  |   2  |  32  |   64   ||    32   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   204  ||  9.426  ||   102   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   66   |   378  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    -   |   102  |
|  Register |    -   |    -   |   356  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    9   |   422  |   480  |
+-----------+--------+--------+--------+--------+
