#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7fdbb7704e90 .scope module, "static_segment_register_tb" "static_segment_register_tb" 2 4;
 .timescale -9 -9;
v0x6000017f42d0_0 .var "clk", 0 0;
v0x6000017f4360_0 .var "load_ssr", 0 0;
v0x6000017f43f0_0 .var "reset", 0 0;
v0x6000017f4480_0 .var "ssr_data_in", 15 0;
v0x6000017f4510_0 .net "ssr_data_out", 15 0, v0x6000017f4240_0;  1 drivers
E_0x6000030f1c40 .event posedge, v0x6000017f4000_0;
S_0x7fdbb77044a0 .scope module, "dut" "static_segment_register" 2 13, 3 1 0, S_0x7fdbb7704e90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load_ssr";
    .port_info 3 /INPUT 16 "ssr_data_in";
    .port_info 4 /OUTPUT 16 "ssr_data_out";
v0x6000017f4000_0 .net "clk", 0 0, v0x6000017f42d0_0;  1 drivers
v0x6000017f4090_0 .net "load_ssr", 0 0, v0x6000017f4360_0;  1 drivers
v0x6000017f4120_0 .net "reset", 0 0, v0x6000017f43f0_0;  1 drivers
v0x6000017f41b0_0 .net "ssr_data_in", 15 0, v0x6000017f4480_0;  1 drivers
v0x6000017f4240_0 .var "ssr_data_out", 15 0;
E_0x6000030f1c80 .event posedge, v0x6000017f4120_0, v0x6000017f4000_0;
    .scope S_0x7fdbb77044a0;
T_0 ;
    %wait E_0x6000030f1c80;
    %load/vec4 v0x6000017f4120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000017f4240_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x6000017f4090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x6000017f41b0_0;
    %assign/vec4 v0x6000017f4240_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fdbb7704e90;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000017f42d0_0, 0, 1;
T_1.0 ;
    %delay 5, 0;
    %load/vec4 v0x6000017f42d0_0;
    %inv;
    %store/vec4 v0x6000017f42d0_0, 0, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_0x7fdbb7704e90;
T_2 ;
    %vpi_call 2 30 "$dumpfile", "static_segment_register_tb.vcd" {0 0 0};
    %vpi_call 2 31 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fdbb7704e90 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000017f43f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000017f4360_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000017f43f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000017f4360_0, 0, 1;
    %pushi/vec4 8192, 0, 16;
    %store/vec4 v0x6000017f4480_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000017f4360_0, 0, 1;
    %pushi/vec4 13568, 0, 16;
    %store/vec4 v0x6000017f4480_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000017f4360_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000017f4360_0, 0, 1;
    %delay 50, 0;
    %vpi_call 2 52 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7fdbb7704e90;
T_3 ;
    %wait E_0x6000030f1c40;
    %vpi_call 2 57 "$display", "Time: %d, clk: %b, reset: %b, load_ssr: %b, ssr_data_in: %h, ssr_data_out: %h", $time, v0x6000017f42d0_0, v0x6000017f43f0_0, v0x6000017f4360_0, v0x6000017f4480_0, v0x6000017f4510_0 {0 0 0};
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "StaticSegmentRegister_tb.v";
    "./StaticSegmentRegister.v";
