<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
rc: 1 (means success: 0)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v</a>
defines: 
time_elapsed: 0.764s
ram usage: 32428 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpboaneau6/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:3</a>: No timescale set for &#34;test&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:3</a>: Compile module &#34;work@test&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:3</a>: Top level module &#34;work@test&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpboaneau6/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_test
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpboaneau6/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpboaneau6/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@test)
 |vpiName:work@test
 |uhdmallPackages:
 \_package: builtin, parent:work@test
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@test, file:<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v</a>, line:3, parent:work@test
   |vpiDefName:work@test
   |vpiFullName:work@test
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:14
       |vpiFullName:work@test
       |vpiStmt:
       \_sys_func_call: ($display), line:15
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:15
           |vpiConstType:7
           |vpiDecompile:5
           |vpiSize:32
           |INT:5
       |vpiStmt:
       \_sys_func_call: ($display), line:16
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:16
           |vpiConstType:6
           |vpiDecompile:&#34;Hello world!&#34;
           |vpiSize:14
           |STRING:&#34;Hello world!&#34;
       |vpiStmt:
       \_sys_func_call: ($display), line:17
         |vpiName:$display
         |vpiArgument:
         \_operation: , line:17
           |vpiOpType:24
           |vpiOperand:
           \_constant: , line:17
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
           |vpiOperand:
           \_constant: , line:17
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
       |vpiStmt:
       \_sys_func_call: ($display), line:18
         |vpiName:$display
         |vpiArgument:
         \_operation: , line:18
           |vpiOpType:24
           |vpiOperand:
           \_constant: , line:18
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
           |vpiOperand:
           \_constant: , line:18
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
       |vpiStmt:
       \_assignment: , line:20
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (a), line:20
           |vpiName:a
           |vpiFullName:work@test.a
         |vpiRhs:
         \_constant: , line:20
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiStmt:
       \_sys_func_call: ($display), line:25
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:25
           |vpiConstType:6
           |vpiDecompile:&#34;No feature&#34;
           |vpiSize:12
           |STRING:&#34;No feature&#34;
   |vpiNet:
   \_logic_net: (a), line:5
     |vpiName:a
     |vpiFullName:work@test.a
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (b), line:5
     |vpiName:b
     |vpiFullName:work@test.b
     |vpiNetType:48
 |uhdmtopModules:
 \_module: work@test (work@test), file:<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v</a>, line:3
   |vpiDefName:work@test
   |vpiName:work@test
   |vpiNet:
   \_logic_net: (a), line:5, parent:work@test
     |vpiName:a
     |vpiFullName:work@test.a
     |vpiNetType:48
     |vpiRange:
     \_range: , line:5
       |vpiLeftRange:
       \_constant: , line:5
         |vpiConstType:7
         |vpiDecompile:7
         |vpiSize:32
         |INT:7
       |vpiRightRange:
       \_constant: , line:5
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (b), line:5, parent:work@test
     |vpiName:b
     |vpiFullName:work@test.b
     |vpiNetType:48
     |vpiRange:
     \_range: , line:5
       |vpiLeftRange:
       \_constant: , line:5
         |vpiConstType:7
         |vpiDecompile:7
         |vpiSize:32
         |INT:7
       |vpiRightRange:
       \_constant: , line:5
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
Object: \work_test of type 3000
Object: \work_test of type 32
Object: \a of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \b of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_test of type 32
Object:  of type 24
Object:  of type 4
Object: \$display of type 56
Object:  of type 7
Object: \$display of type 56
Object:  of type 7
Object: \$display of type 56
Object:  of type 39
Object:  of type 7
Object:  of type 7
Object: \$display of type 56
Object:  of type 39
Object:  of type 7
Object:  of type 7
Object:  of type 3
Object: \a of type 608
Object:  of type 7
Object: \$display of type 56
Object:  of type 7
Object: \a of type 36
Object: \b of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_test&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1a92cb0] str=&#39;\work_test&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:5</a>.0-5.0&gt; [0x1a9aea0] str=&#39;\a&#39; reg
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:5</a>.0-5.0&gt; [0x1a9b1d0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:5</a>.0-5.0&gt; [0x1a9b710] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:5</a>.0-5.0&gt; [0x1a9ba20] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:5</a>.0-5.0&gt; [0x1a9b900] str=&#39;\b&#39; reg
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:5</a>.0-5.0&gt; [0x1a9bbe0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:5</a>.0-5.0&gt; [0x1a9bf00] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:5</a>.0-5.0&gt; [0x1a9c0c0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1a9c280]
        AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:14</a>.0-14.0&gt; [0x1a9c3a0]
          AST_TCALL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:15</a>.0-15.0&gt; [0x1a9c520] str=&#39;$display&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:15</a>.0-15.0&gt; [0x1a9c9d0] bits=&#39;00000000000000000000000000000101&#39;(32) range=[31:0] int=5
          AST_TCALL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:16</a>.0-16.0&gt; [0x1a9c800] str=&#39;$display&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:16</a>.0-16.0&gt; [0x1a9cda0] str=&#39;&#34;Hello world!&#34;&#39; bits=&#39;0010001001001000011001010110110001101100011011110010000001110111011011110111001001101100011001000010000100100010&#39;(112) range=[111:0] int=1818501410
          AST_TCALL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:17</a>.0-17.0&gt; [0x1a9cbc0] str=&#39;$display&#39;
            AST_ADD &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:17</a>.0-17.0&gt; [0x1a9cfa0]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:17</a>.0-17.0&gt; [0x1a9d4d0] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:17</a>.0-17.0&gt; [0x1a9d6c0] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
          AST_TCALL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-18" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:18</a>.0-18.0&gt; [0x1a9d300] str=&#39;$display&#39;
            AST_ADD &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-18" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:18</a>.0-18.0&gt; [0x1a9d880]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-18" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:18</a>.0-18.0&gt; [0x1a9db80] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-18" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:18</a>.0-18.0&gt; [0x1a9dd20] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-20" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:20</a>.0-20.0&gt; [0x1a9da00]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-20" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:20</a>.0-20.0&gt; [0x1a9dee0] str=&#39;\a&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-20" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:20</a>.0-20.0&gt; [0x1a9e1e0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_TCALL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:25</a>.0-25.0&gt; [0x1a9e0c0] str=&#39;$display&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:25</a>.0-25.0&gt; [0x1a9e570] str=&#39;&#34;No feature&#34;&#39; bits=&#39;001000100100111001101111001000000110011001100101011000010111010001110101011100100110010100100010&#39;(96) range=[95:0] int=1970431266
--- END OF AST DUMP ---

&#34;Hello world!&#34;


&#34;No feature&#34;
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1a92cb0] str=&#39;\work_test&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:5</a>.0-5.0&gt; [0x1a9aea0] str=&#39;\a&#39; reg basic_prep range=[7:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:5</a>.0-5.0&gt; [0x1a9b1d0] basic_prep range=[7:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:5</a>.0-5.0&gt; [0x1a9b710] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:5</a>.0-5.0&gt; [0x1a9ba20] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:5</a>.0-5.0&gt; [0x1a9b900] str=&#39;\b&#39; reg basic_prep range=[7:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:5</a>.0-5.0&gt; [0x1a9bbe0] basic_prep range=[7:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:5</a>.0-5.0&gt; [0x1a9bf00] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:5</a>.0-5.0&gt; [0x1a9c0c0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1a9c280] basic_prep
        AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:14</a>.0-14.0&gt; [0x1a9c3a0] basic_prep
          AST_TCALL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:15</a>.0-15.0&gt; [0x1a9c520] basic_prep
          AST_TCALL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-16" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:16</a>.0-16.0&gt; [0x1a9c800] basic_prep
          AST_TCALL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:17</a>.0-17.0&gt; [0x1a9cbc0] basic_prep
          AST_TCALL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-18" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:18</a>.0-18.0&gt; [0x1a9d300] basic_prep
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-20" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:20</a>.0-20.0&gt; [0x1a9da00] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-20" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:20</a>.0-20.0&gt; [0x1a9dee0 -&gt; 0x1a9aea0] str=&#39;\a&#39; basic_prep
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-20" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:20</a>.0-20.0&gt; [0x1a9e1e0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
          AST_TCALL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:25</a>.0-25.0&gt; [0x1a9e0c0] basic_prep
<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/define.v.html#l-20" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/define.v:20</a>: ERROR: Identifier `\a&#39; is implicitly declared outside of a module.

</pre>
</body>