    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; LCD_SPIM_UDB_IntClock
LCD_SPIM_UDB_IntClock__DIVIDER_MASK EQU 0x0000FFFF
LCD_SPIM_UDB_IntClock__ENABLE EQU CYREG_CLK_DIVIDER_A00
LCD_SPIM_UDB_IntClock__ENABLE_MASK EQU 0x80000000
LCD_SPIM_UDB_IntClock__MASK EQU 0x80000000
LCD_SPIM_UDB_IntClock__REGISTER EQU CYREG_CLK_DIVIDER_A00

; LCD_SPIM_UDB_BSPIM
LCD_SPIM_UDB_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
LCD_SPIM_UDB_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_01
LCD_SPIM_UDB_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_UDB_W8_MSK_01
LCD_SPIM_UDB_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
LCD_SPIM_UDB_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
LCD_SPIM_UDB_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
LCD_SPIM_UDB_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST_01
LCD_SPIM_UDB_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST_01
LCD_SPIM_UDB_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_UDB_W8_ST_01
LCD_SPIM_UDB_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
LCD_SPIM_UDB_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_01
LCD_SPIM_UDB_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_01
LCD_SPIM_UDB_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_01
LCD_SPIM_UDB_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_01
LCD_SPIM_UDB_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_01
LCD_SPIM_UDB_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_01
LCD_SPIM_UDB_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_01
LCD_SPIM_UDB_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_01
LCD_SPIM_UDB_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
LCD_SPIM_UDB_BSPIM_BitCounter__CONTROL_REG EQU CYREG_UDB_W8_CTL_01
LCD_SPIM_UDB_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_01
LCD_SPIM_UDB_BSPIM_BitCounter__COUNT_REG EQU CYREG_UDB_W8_CTL_01
LCD_SPIM_UDB_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_01
LCD_SPIM_UDB_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
LCD_SPIM_UDB_BSPIM_BitCounter__PERIOD_REG EQU CYREG_UDB_W8_MSK_01
LCD_SPIM_UDB_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
LCD_SPIM_UDB_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
LCD_SPIM_UDB_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_00
LCD_SPIM_UDB_BSPIM_RxStsReg__32BIT_MASK_REG EQU CYREG_UDB_W32_MSK_00
LCD_SPIM_UDB_BSPIM_RxStsReg__32BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
LCD_SPIM_UDB_BSPIM_RxStsReg__32BIT_STATUS_REG EQU CYREG_UDB_W32_ST_00
LCD_SPIM_UDB_BSPIM_RxStsReg__4__MASK EQU 0x10
LCD_SPIM_UDB_BSPIM_RxStsReg__4__POS EQU 4
LCD_SPIM_UDB_BSPIM_RxStsReg__5__MASK EQU 0x20
LCD_SPIM_UDB_BSPIM_RxStsReg__5__POS EQU 5
LCD_SPIM_UDB_BSPIM_RxStsReg__6__MASK EQU 0x40
LCD_SPIM_UDB_BSPIM_RxStsReg__6__POS EQU 6
LCD_SPIM_UDB_BSPIM_RxStsReg__MASK EQU 0x70
LCD_SPIM_UDB_BSPIM_RxStsReg__MASK_REG EQU CYREG_UDB_W8_MSK_00
LCD_SPIM_UDB_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
LCD_SPIM_UDB_BSPIM_RxStsReg__STATUS_REG EQU CYREG_UDB_W8_ST_00
LCD_SPIM_UDB_BSPIM_TxStsReg__0__MASK EQU 0x01
LCD_SPIM_UDB_BSPIM_TxStsReg__0__POS EQU 0
LCD_SPIM_UDB_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
LCD_SPIM_UDB_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_02
LCD_SPIM_UDB_BSPIM_TxStsReg__1__MASK EQU 0x02
LCD_SPIM_UDB_BSPIM_TxStsReg__1__POS EQU 1
LCD_SPIM_UDB_BSPIM_TxStsReg__2__MASK EQU 0x04
LCD_SPIM_UDB_BSPIM_TxStsReg__2__POS EQU 2
LCD_SPIM_UDB_BSPIM_TxStsReg__3__MASK EQU 0x08
LCD_SPIM_UDB_BSPIM_TxStsReg__3__POS EQU 3
LCD_SPIM_UDB_BSPIM_TxStsReg__4__MASK EQU 0x10
LCD_SPIM_UDB_BSPIM_TxStsReg__4__POS EQU 4
LCD_SPIM_UDB_BSPIM_TxStsReg__MASK EQU 0x1F
LCD_SPIM_UDB_BSPIM_TxStsReg__MASK_REG EQU CYREG_UDB_W8_MSK_02
LCD_SPIM_UDB_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
LCD_SPIM_UDB_BSPIM_TxStsReg__STATUS_REG EQU CYREG_UDB_W8_ST_02
LCD_SPIM_UDB_BSPIM_sR16_Dp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_02
LCD_SPIM_UDB_BSPIM_sR16_Dp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_02
LCD_SPIM_UDB_BSPIM_sR16_Dp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_02
LCD_SPIM_UDB_BSPIM_sR16_Dp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_02
LCD_SPIM_UDB_BSPIM_sR16_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
LCD_SPIM_UDB_BSPIM_sR16_Dp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_02
LCD_SPIM_UDB_BSPIM_sR16_Dp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_02
LCD_SPIM_UDB_BSPIM_sR16_Dp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_02
LCD_SPIM_UDB_BSPIM_sR16_Dp_u0__A0_REG EQU CYREG_UDB_W8_A0_02
LCD_SPIM_UDB_BSPIM_sR16_Dp_u0__A1_REG EQU CYREG_UDB_W8_A1_02
LCD_SPIM_UDB_BSPIM_sR16_Dp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_02
LCD_SPIM_UDB_BSPIM_sR16_Dp_u0__D0_REG EQU CYREG_UDB_W8_D0_02
LCD_SPIM_UDB_BSPIM_sR16_Dp_u0__D1_REG EQU CYREG_UDB_W8_D1_02
LCD_SPIM_UDB_BSPIM_sR16_Dp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
LCD_SPIM_UDB_BSPIM_sR16_Dp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_02
LCD_SPIM_UDB_BSPIM_sR16_Dp_u0__F0_REG EQU CYREG_UDB_W8_F0_02
LCD_SPIM_UDB_BSPIM_sR16_Dp_u0__F1_REG EQU CYREG_UDB_W8_F1_02
LCD_SPIM_UDB_BSPIM_sR16_Dp_u1__A0_A1_REG EQU CYREG_UDB_CAT16_A_03
LCD_SPIM_UDB_BSPIM_sR16_Dp_u1__A0_REG EQU CYREG_UDB_W8_A0_03
LCD_SPIM_UDB_BSPIM_sR16_Dp_u1__A1_REG EQU CYREG_UDB_W8_A1_03
LCD_SPIM_UDB_BSPIM_sR16_Dp_u1__D0_D1_REG EQU CYREG_UDB_CAT16_D_03
LCD_SPIM_UDB_BSPIM_sR16_Dp_u1__D0_REG EQU CYREG_UDB_W8_D0_03
LCD_SPIM_UDB_BSPIM_sR16_Dp_u1__D1_REG EQU CYREG_UDB_W8_D1_03
LCD_SPIM_UDB_BSPIM_sR16_Dp_u1__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
LCD_SPIM_UDB_BSPIM_sR16_Dp_u1__F0_F1_REG EQU CYREG_UDB_CAT16_F_03
LCD_SPIM_UDB_BSPIM_sR16_Dp_u1__F0_REG EQU CYREG_UDB_W8_F0_03
LCD_SPIM_UDB_BSPIM_sR16_Dp_u1__F1_REG EQU CYREG_UDB_W8_F1_03

; P0_7_SWITCH
P0_7_SWITCH__0__DM__MASK EQU 0xE00000
P0_7_SWITCH__0__DM__SHIFT EQU 21
P0_7_SWITCH__0__DR EQU CYREG_PRT0_DR
P0_7_SWITCH__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
P0_7_SWITCH__0__HSIOM_MASK EQU 0xF0000000
P0_7_SWITCH__0__HSIOM_SHIFT EQU 28
P0_7_SWITCH__0__INTCFG EQU CYREG_PRT0_INTCFG
P0_7_SWITCH__0__INTSTAT EQU CYREG_PRT0_INTSTAT
P0_7_SWITCH__0__MASK EQU 0x80
P0_7_SWITCH__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
P0_7_SWITCH__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
P0_7_SWITCH__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
P0_7_SWITCH__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
P0_7_SWITCH__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
P0_7_SWITCH__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
P0_7_SWITCH__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
P0_7_SWITCH__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
P0_7_SWITCH__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
P0_7_SWITCH__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
P0_7_SWITCH__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
P0_7_SWITCH__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
P0_7_SWITCH__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
P0_7_SWITCH__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
P0_7_SWITCH__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
P0_7_SWITCH__0__PC EQU CYREG_PRT0_PC
P0_7_SWITCH__0__PC2 EQU CYREG_PRT0_PC2
P0_7_SWITCH__0__PORT EQU 0
P0_7_SWITCH__0__PS EQU CYREG_PRT0_PS
P0_7_SWITCH__0__SHIFT EQU 7
P0_7_SWITCH__DR EQU CYREG_PRT0_DR
P0_7_SWITCH__INTCFG EQU CYREG_PRT0_INTCFG
P0_7_SWITCH__INTSTAT EQU CYREG_PRT0_INTSTAT
P0_7_SWITCH__MASK EQU 0x80
P0_7_SWITCH__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
P0_7_SWITCH__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
P0_7_SWITCH__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
P0_7_SWITCH__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
P0_7_SWITCH__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
P0_7_SWITCH__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
P0_7_SWITCH__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
P0_7_SWITCH__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
P0_7_SWITCH__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
P0_7_SWITCH__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
P0_7_SWITCH__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
P0_7_SWITCH__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
P0_7_SWITCH__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
P0_7_SWITCH__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
P0_7_SWITCH__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
P0_7_SWITCH__PC EQU CYREG_PRT0_PC
P0_7_SWITCH__PC2 EQU CYREG_PRT0_PC2
P0_7_SWITCH__PORT EQU 0
P0_7_SWITCH__PS EQU CYREG_PRT0_PS
P0_7_SWITCH__SHIFT EQU 7

; LCD_Reset
LCD_Reset__0__DM__MASK EQU 0x1C0000
LCD_Reset__0__DM__SHIFT EQU 18
LCD_Reset__0__DR EQU CYREG_PRT2_DR
LCD_Reset__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LCD_Reset__0__HSIOM_MASK EQU 0x0F000000
LCD_Reset__0__HSIOM_SHIFT EQU 24
LCD_Reset__0__INTCFG EQU CYREG_PRT2_INTCFG
LCD_Reset__0__INTSTAT EQU CYREG_PRT2_INTSTAT
LCD_Reset__0__MASK EQU 0x40
LCD_Reset__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_Reset__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_Reset__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_Reset__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_Reset__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_Reset__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_Reset__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_Reset__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_Reset__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_Reset__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_Reset__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_Reset__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_Reset__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_Reset__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_Reset__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_Reset__0__PC EQU CYREG_PRT2_PC
LCD_Reset__0__PC2 EQU CYREG_PRT2_PC2
LCD_Reset__0__PORT EQU 2
LCD_Reset__0__PS EQU CYREG_PRT2_PS
LCD_Reset__0__SHIFT EQU 6
LCD_Reset__DR EQU CYREG_PRT2_DR
LCD_Reset__INTCFG EQU CYREG_PRT2_INTCFG
LCD_Reset__INTSTAT EQU CYREG_PRT2_INTSTAT
LCD_Reset__MASK EQU 0x40
LCD_Reset__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_Reset__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_Reset__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_Reset__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_Reset__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_Reset__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_Reset__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_Reset__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_Reset__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_Reset__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_Reset__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_Reset__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_Reset__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_Reset__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_Reset__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_Reset__PC EQU CYREG_PRT2_PC
LCD_Reset__PC2 EQU CYREG_PRT2_PC2
LCD_Reset__PORT EQU 2
LCD_Reset__PS EQU CYREG_PRT2_PS
LCD_Reset__SHIFT EQU 6

; D10_P3_4
D10_P3_4__0__DM__MASK EQU 0x7000
D10_P3_4__0__DM__SHIFT EQU 12
D10_P3_4__0__DR EQU CYREG_PRT3_DR
D10_P3_4__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
D10_P3_4__0__HSIOM_MASK EQU 0x000F0000
D10_P3_4__0__HSIOM_SHIFT EQU 16
D10_P3_4__0__INTCFG EQU CYREG_PRT3_INTCFG
D10_P3_4__0__INTSTAT EQU CYREG_PRT3_INTSTAT
D10_P3_4__0__MASK EQU 0x10
D10_P3_4__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
D10_P3_4__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
D10_P3_4__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
D10_P3_4__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
D10_P3_4__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
D10_P3_4__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
D10_P3_4__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
D10_P3_4__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
D10_P3_4__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
D10_P3_4__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
D10_P3_4__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
D10_P3_4__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
D10_P3_4__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
D10_P3_4__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
D10_P3_4__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
D10_P3_4__0__PC EQU CYREG_PRT3_PC
D10_P3_4__0__PC2 EQU CYREG_PRT3_PC2
D10_P3_4__0__PORT EQU 3
D10_P3_4__0__PS EQU CYREG_PRT3_PS
D10_P3_4__0__SHIFT EQU 4
D10_P3_4__DR EQU CYREG_PRT3_DR
D10_P3_4__INTCFG EQU CYREG_PRT3_INTCFG
D10_P3_4__INTSTAT EQU CYREG_PRT3_INTSTAT
D10_P3_4__MASK EQU 0x10
D10_P3_4__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
D10_P3_4__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
D10_P3_4__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
D10_P3_4__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
D10_P3_4__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
D10_P3_4__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
D10_P3_4__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
D10_P3_4__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
D10_P3_4__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
D10_P3_4__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
D10_P3_4__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
D10_P3_4__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
D10_P3_4__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
D10_P3_4__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
D10_P3_4__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
D10_P3_4__PC EQU CYREG_PRT3_PC
D10_P3_4__PC2 EQU CYREG_PRT3_PC2
D10_P3_4__PORT EQU 3
D10_P3_4__PS EQU CYREG_PRT3_PS
D10_P3_4__SHIFT EQU 4

; LCD_MOSI
LCD_MOSI__0__DM__MASK EQU 0x07
LCD_MOSI__0__DM__SHIFT EQU 0
LCD_MOSI__0__DR EQU CYREG_PRT3_DR
LCD_MOSI__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
LCD_MOSI__0__HSIOM_MASK EQU 0x0000000F
LCD_MOSI__0__HSIOM_SHIFT EQU 0
LCD_MOSI__0__INTCFG EQU CYREG_PRT3_INTCFG
LCD_MOSI__0__INTSTAT EQU CYREG_PRT3_INTSTAT
LCD_MOSI__0__MASK EQU 0x01
LCD_MOSI__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
LCD_MOSI__0__OUT_SEL_SHIFT EQU 0
LCD_MOSI__0__OUT_SEL_VAL EQU 1
LCD_MOSI__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
LCD_MOSI__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
LCD_MOSI__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
LCD_MOSI__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
LCD_MOSI__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
LCD_MOSI__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
LCD_MOSI__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
LCD_MOSI__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
LCD_MOSI__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
LCD_MOSI__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
LCD_MOSI__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
LCD_MOSI__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
LCD_MOSI__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
LCD_MOSI__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
LCD_MOSI__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
LCD_MOSI__0__PC EQU CYREG_PRT3_PC
LCD_MOSI__0__PC2 EQU CYREG_PRT3_PC2
LCD_MOSI__0__PORT EQU 3
LCD_MOSI__0__PS EQU CYREG_PRT3_PS
LCD_MOSI__0__SHIFT EQU 0
LCD_MOSI__DR EQU CYREG_PRT3_DR
LCD_MOSI__INTCFG EQU CYREG_PRT3_INTCFG
LCD_MOSI__INTSTAT EQU CYREG_PRT3_INTSTAT
LCD_MOSI__MASK EQU 0x01
LCD_MOSI__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
LCD_MOSI__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
LCD_MOSI__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
LCD_MOSI__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
LCD_MOSI__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
LCD_MOSI__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
LCD_MOSI__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
LCD_MOSI__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
LCD_MOSI__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
LCD_MOSI__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
LCD_MOSI__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
LCD_MOSI__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
LCD_MOSI__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
LCD_MOSI__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
LCD_MOSI__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
LCD_MOSI__PC EQU CYREG_PRT3_PC
LCD_MOSI__PC2 EQU CYREG_PRT3_PC2
LCD_MOSI__PORT EQU 3
LCD_MOSI__PS EQU CYREG_PRT3_PS
LCD_MOSI__SHIFT EQU 0

; LCD_SCLK
LCD_SCLK__0__DM__MASK EQU 0x1C0000
LCD_SCLK__0__DM__SHIFT EQU 18
LCD_SCLK__0__DR EQU CYREG_PRT0_DR
LCD_SCLK__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LCD_SCLK__0__HSIOM_MASK EQU 0x0F000000
LCD_SCLK__0__HSIOM_SHIFT EQU 24
LCD_SCLK__0__INTCFG EQU CYREG_PRT0_INTCFG
LCD_SCLK__0__INTSTAT EQU CYREG_PRT0_INTSTAT
LCD_SCLK__0__MASK EQU 0x40
LCD_SCLK__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
LCD_SCLK__0__OUT_SEL_SHIFT EQU 12
LCD_SCLK__0__OUT_SEL_VAL EQU 2
LCD_SCLK__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LCD_SCLK__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LCD_SCLK__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LCD_SCLK__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LCD_SCLK__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LCD_SCLK__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LCD_SCLK__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LCD_SCLK__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LCD_SCLK__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LCD_SCLK__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LCD_SCLK__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LCD_SCLK__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LCD_SCLK__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LCD_SCLK__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LCD_SCLK__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LCD_SCLK__0__PC EQU CYREG_PRT0_PC
LCD_SCLK__0__PC2 EQU CYREG_PRT0_PC2
LCD_SCLK__0__PORT EQU 0
LCD_SCLK__0__PS EQU CYREG_PRT0_PS
LCD_SCLK__0__SHIFT EQU 6
LCD_SCLK__DR EQU CYREG_PRT0_DR
LCD_SCLK__INTCFG EQU CYREG_PRT0_INTCFG
LCD_SCLK__INTSTAT EQU CYREG_PRT0_INTSTAT
LCD_SCLK__MASK EQU 0x40
LCD_SCLK__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LCD_SCLK__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LCD_SCLK__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LCD_SCLK__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LCD_SCLK__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LCD_SCLK__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LCD_SCLK__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LCD_SCLK__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LCD_SCLK__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LCD_SCLK__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LCD_SCLK__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LCD_SCLK__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LCD_SCLK__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LCD_SCLK__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LCD_SCLK__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LCD_SCLK__PC EQU CYREG_PRT0_PC
LCD_SCLK__PC2 EQU CYREG_PRT0_PC2
LCD_SCLK__PORT EQU 0
LCD_SCLK__PS EQU CYREG_PRT0_PS
LCD_SCLK__SHIFT EQU 6

; LCD_SS
LCD_SS__0__DM__MASK EQU 0x1C0000
LCD_SS__0__DM__SHIFT EQU 18
LCD_SS__0__DR EQU CYREG_PRT3_DR
LCD_SS__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
LCD_SS__0__HSIOM_MASK EQU 0x0F000000
LCD_SS__0__HSIOM_SHIFT EQU 24
LCD_SS__0__INTCFG EQU CYREG_PRT3_INTCFG
LCD_SS__0__INTSTAT EQU CYREG_PRT3_INTSTAT
LCD_SS__0__MASK EQU 0x40
LCD_SS__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
LCD_SS__0__OUT_SEL_SHIFT EQU 12
LCD_SS__0__OUT_SEL_VAL EQU 2
LCD_SS__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
LCD_SS__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
LCD_SS__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
LCD_SS__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
LCD_SS__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
LCD_SS__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
LCD_SS__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
LCD_SS__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
LCD_SS__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
LCD_SS__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
LCD_SS__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
LCD_SS__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
LCD_SS__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
LCD_SS__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
LCD_SS__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
LCD_SS__0__PC EQU CYREG_PRT3_PC
LCD_SS__0__PC2 EQU CYREG_PRT3_PC2
LCD_SS__0__PORT EQU 3
LCD_SS__0__PS EQU CYREG_PRT3_PS
LCD_SS__0__SHIFT EQU 6
LCD_SS__DR EQU CYREG_PRT3_DR
LCD_SS__INTCFG EQU CYREG_PRT3_INTCFG
LCD_SS__INTSTAT EQU CYREG_PRT3_INTSTAT
LCD_SS__MASK EQU 0x40
LCD_SS__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
LCD_SS__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
LCD_SS__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
LCD_SS__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
LCD_SS__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
LCD_SS__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
LCD_SS__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
LCD_SS__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
LCD_SS__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
LCD_SS__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
LCD_SS__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
LCD_SS__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
LCD_SS__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
LCD_SS__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
LCD_SS__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
LCD_SS__PC EQU CYREG_PRT3_PC
LCD_SS__PC2 EQU CYREG_PRT3_PC2
LCD_SS__PORT EQU 3
LCD_SS__PS EQU CYREG_PRT3_PS
LCD_SS__SHIFT EQU 6

; D3
D3__0__DM__MASK EQU 0xE00000
D3__0__DM__SHIFT EQU 21
D3__0__DR EQU CYREG_PRT3_DR
D3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
D3__0__HSIOM_MASK EQU 0xF0000000
D3__0__HSIOM_SHIFT EQU 28
D3__0__INTCFG EQU CYREG_PRT3_INTCFG
D3__0__INTSTAT EQU CYREG_PRT3_INTSTAT
D3__0__MASK EQU 0x80
D3__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
D3__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
D3__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
D3__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
D3__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
D3__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
D3__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
D3__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
D3__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
D3__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
D3__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
D3__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
D3__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
D3__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
D3__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
D3__0__PC EQU CYREG_PRT3_PC
D3__0__PC2 EQU CYREG_PRT3_PC2
D3__0__PORT EQU 3
D3__0__PS EQU CYREG_PRT3_PS
D3__0__SHIFT EQU 7
D3__DR EQU CYREG_PRT3_DR
D3__INTCFG EQU CYREG_PRT3_INTCFG
D3__INTSTAT EQU CYREG_PRT3_INTSTAT
D3__MASK EQU 0x80
D3__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
D3__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
D3__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
D3__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
D3__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
D3__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
D3__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
D3__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
D3__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
D3__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
D3__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
D3__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
D3__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
D3__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
D3__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
D3__PC EQU CYREG_PRT3_PC
D3__PC2 EQU CYREG_PRT3_PC2
D3__PORT EQU 3
D3__PS EQU CYREG_PRT3_PS
D3__SHIFT EQU 7

; D4
D4__0__DM__MASK EQU 0x07
D4__0__DM__SHIFT EQU 0
D4__0__DR EQU CYREG_PRT0_DR
D4__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
D4__0__HSIOM_MASK EQU 0x0000000F
D4__0__HSIOM_SHIFT EQU 0
D4__0__INTCFG EQU CYREG_PRT0_INTCFG
D4__0__INTSTAT EQU CYREG_PRT0_INTSTAT
D4__0__MASK EQU 0x01
D4__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
D4__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
D4__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
D4__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
D4__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
D4__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
D4__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
D4__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
D4__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
D4__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
D4__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
D4__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
D4__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
D4__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
D4__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
D4__0__PC EQU CYREG_PRT0_PC
D4__0__PC2 EQU CYREG_PRT0_PC2
D4__0__PORT EQU 0
D4__0__PS EQU CYREG_PRT0_PS
D4__0__SHIFT EQU 0
D4__DR EQU CYREG_PRT0_DR
D4__INTCFG EQU CYREG_PRT0_INTCFG
D4__INTSTAT EQU CYREG_PRT0_INTSTAT
D4__MASK EQU 0x01
D4__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
D4__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
D4__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
D4__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
D4__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
D4__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
D4__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
D4__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
D4__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
D4__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
D4__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
D4__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
D4__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
D4__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
D4__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
D4__PC EQU CYREG_PRT0_PC
D4__PC2 EQU CYREG_PRT0_PC2
D4__PORT EQU 0
D4__PS EQU CYREG_PRT0_PS
D4__SHIFT EQU 0

; D5
D5__0__DM__MASK EQU 0x38000
D5__0__DM__SHIFT EQU 15
D5__0__DR EQU CYREG_PRT3_DR
D5__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
D5__0__HSIOM_MASK EQU 0x00F00000
D5__0__HSIOM_SHIFT EQU 20
D5__0__INTCFG EQU CYREG_PRT3_INTCFG
D5__0__INTSTAT EQU CYREG_PRT3_INTSTAT
D5__0__MASK EQU 0x20
D5__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
D5__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
D5__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
D5__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
D5__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
D5__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
D5__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
D5__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
D5__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
D5__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
D5__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
D5__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
D5__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
D5__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
D5__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
D5__0__PC EQU CYREG_PRT3_PC
D5__0__PC2 EQU CYREG_PRT3_PC2
D5__0__PORT EQU 3
D5__0__PS EQU CYREG_PRT3_PS
D5__0__SHIFT EQU 5
D5__DR EQU CYREG_PRT3_DR
D5__INTCFG EQU CYREG_PRT3_INTCFG
D5__INTSTAT EQU CYREG_PRT3_INTSTAT
D5__MASK EQU 0x20
D5__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
D5__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
D5__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
D5__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
D5__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
D5__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
D5__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
D5__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
D5__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
D5__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
D5__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
D5__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
D5__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
D5__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
D5__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
D5__PC EQU CYREG_PRT3_PC
D5__PC2 EQU CYREG_PRT3_PC2
D5__PORT EQU 3
D5__PS EQU CYREG_PRT3_PS
D5__SHIFT EQU 5

; Miscellaneous
; -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_MEMBER_4A EQU 2
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_DIE_PSOC4A EQU 2
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_DIE_PSOC4A
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 3
CYDEV_CHIP_DIE_PSOC5LP EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 4
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REV_PSOC4A_PRODUCTION
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_HEAP_SIZE EQU 0x0100
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
