
dmdas_companion_v3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000096d8  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000041c  08009878  08009878  00019878  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009c94  08009c94  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  08009c94  08009c94  00019c94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009c9c  08009c9c  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009c9c  08009c9c  00019c9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009ca0  08009ca0  00019ca0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08009ca4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001e8  200001dc  08009e80  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003c4  08009e80  000203c4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   000157ea  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002b41  00000000  00000000  000359f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010a0  00000000  00000000  00038538  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000fd8  00000000  00000000  000395d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000184d6  00000000  00000000  0003a5b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014a36  00000000  00000000  00052a86  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00093282  00000000  00000000  000674bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000fa73e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000057c0  00000000  00000000  000fa794  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001dc 	.word	0x200001dc
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08009860 	.word	0x08009860

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e0 	.word	0x200001e0
 80001dc:	08009860 	.word	0x08009860

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b96e 	b.w	8000f8c <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f806 	bl	8000cc8 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__udivmoddi4>:
 8000cc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ccc:	9d08      	ldr	r5, [sp, #32]
 8000cce:	4604      	mov	r4, r0
 8000cd0:	468c      	mov	ip, r1
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	f040 8083 	bne.w	8000dde <__udivmoddi4+0x116>
 8000cd8:	428a      	cmp	r2, r1
 8000cda:	4617      	mov	r7, r2
 8000cdc:	d947      	bls.n	8000d6e <__udivmoddi4+0xa6>
 8000cde:	fab2 f282 	clz	r2, r2
 8000ce2:	b142      	cbz	r2, 8000cf6 <__udivmoddi4+0x2e>
 8000ce4:	f1c2 0020 	rsb	r0, r2, #32
 8000ce8:	fa24 f000 	lsr.w	r0, r4, r0
 8000cec:	4091      	lsls	r1, r2
 8000cee:	4097      	lsls	r7, r2
 8000cf0:	ea40 0c01 	orr.w	ip, r0, r1
 8000cf4:	4094      	lsls	r4, r2
 8000cf6:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000cfa:	0c23      	lsrs	r3, r4, #16
 8000cfc:	fbbc f6f8 	udiv	r6, ip, r8
 8000d00:	fa1f fe87 	uxth.w	lr, r7
 8000d04:	fb08 c116 	mls	r1, r8, r6, ip
 8000d08:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d0c:	fb06 f10e 	mul.w	r1, r6, lr
 8000d10:	4299      	cmp	r1, r3
 8000d12:	d909      	bls.n	8000d28 <__udivmoddi4+0x60>
 8000d14:	18fb      	adds	r3, r7, r3
 8000d16:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d1a:	f080 8119 	bcs.w	8000f50 <__udivmoddi4+0x288>
 8000d1e:	4299      	cmp	r1, r3
 8000d20:	f240 8116 	bls.w	8000f50 <__udivmoddi4+0x288>
 8000d24:	3e02      	subs	r6, #2
 8000d26:	443b      	add	r3, r7
 8000d28:	1a5b      	subs	r3, r3, r1
 8000d2a:	b2a4      	uxth	r4, r4
 8000d2c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d30:	fb08 3310 	mls	r3, r8, r0, r3
 8000d34:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d38:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d3c:	45a6      	cmp	lr, r4
 8000d3e:	d909      	bls.n	8000d54 <__udivmoddi4+0x8c>
 8000d40:	193c      	adds	r4, r7, r4
 8000d42:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d46:	f080 8105 	bcs.w	8000f54 <__udivmoddi4+0x28c>
 8000d4a:	45a6      	cmp	lr, r4
 8000d4c:	f240 8102 	bls.w	8000f54 <__udivmoddi4+0x28c>
 8000d50:	3802      	subs	r0, #2
 8000d52:	443c      	add	r4, r7
 8000d54:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d58:	eba4 040e 	sub.w	r4, r4, lr
 8000d5c:	2600      	movs	r6, #0
 8000d5e:	b11d      	cbz	r5, 8000d68 <__udivmoddi4+0xa0>
 8000d60:	40d4      	lsrs	r4, r2
 8000d62:	2300      	movs	r3, #0
 8000d64:	e9c5 4300 	strd	r4, r3, [r5]
 8000d68:	4631      	mov	r1, r6
 8000d6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d6e:	b902      	cbnz	r2, 8000d72 <__udivmoddi4+0xaa>
 8000d70:	deff      	udf	#255	; 0xff
 8000d72:	fab2 f282 	clz	r2, r2
 8000d76:	2a00      	cmp	r2, #0
 8000d78:	d150      	bne.n	8000e1c <__udivmoddi4+0x154>
 8000d7a:	1bcb      	subs	r3, r1, r7
 8000d7c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d80:	fa1f f887 	uxth.w	r8, r7
 8000d84:	2601      	movs	r6, #1
 8000d86:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d8a:	0c21      	lsrs	r1, r4, #16
 8000d8c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d90:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d94:	fb08 f30c 	mul.w	r3, r8, ip
 8000d98:	428b      	cmp	r3, r1
 8000d9a:	d907      	bls.n	8000dac <__udivmoddi4+0xe4>
 8000d9c:	1879      	adds	r1, r7, r1
 8000d9e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000da2:	d202      	bcs.n	8000daa <__udivmoddi4+0xe2>
 8000da4:	428b      	cmp	r3, r1
 8000da6:	f200 80e9 	bhi.w	8000f7c <__udivmoddi4+0x2b4>
 8000daa:	4684      	mov	ip, r0
 8000dac:	1ac9      	subs	r1, r1, r3
 8000dae:	b2a3      	uxth	r3, r4
 8000db0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000db4:	fb0e 1110 	mls	r1, lr, r0, r1
 8000db8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000dbc:	fb08 f800 	mul.w	r8, r8, r0
 8000dc0:	45a0      	cmp	r8, r4
 8000dc2:	d907      	bls.n	8000dd4 <__udivmoddi4+0x10c>
 8000dc4:	193c      	adds	r4, r7, r4
 8000dc6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dca:	d202      	bcs.n	8000dd2 <__udivmoddi4+0x10a>
 8000dcc:	45a0      	cmp	r8, r4
 8000dce:	f200 80d9 	bhi.w	8000f84 <__udivmoddi4+0x2bc>
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	eba4 0408 	sub.w	r4, r4, r8
 8000dd8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000ddc:	e7bf      	b.n	8000d5e <__udivmoddi4+0x96>
 8000dde:	428b      	cmp	r3, r1
 8000de0:	d909      	bls.n	8000df6 <__udivmoddi4+0x12e>
 8000de2:	2d00      	cmp	r5, #0
 8000de4:	f000 80b1 	beq.w	8000f4a <__udivmoddi4+0x282>
 8000de8:	2600      	movs	r6, #0
 8000dea:	e9c5 0100 	strd	r0, r1, [r5]
 8000dee:	4630      	mov	r0, r6
 8000df0:	4631      	mov	r1, r6
 8000df2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df6:	fab3 f683 	clz	r6, r3
 8000dfa:	2e00      	cmp	r6, #0
 8000dfc:	d14a      	bne.n	8000e94 <__udivmoddi4+0x1cc>
 8000dfe:	428b      	cmp	r3, r1
 8000e00:	d302      	bcc.n	8000e08 <__udivmoddi4+0x140>
 8000e02:	4282      	cmp	r2, r0
 8000e04:	f200 80b8 	bhi.w	8000f78 <__udivmoddi4+0x2b0>
 8000e08:	1a84      	subs	r4, r0, r2
 8000e0a:	eb61 0103 	sbc.w	r1, r1, r3
 8000e0e:	2001      	movs	r0, #1
 8000e10:	468c      	mov	ip, r1
 8000e12:	2d00      	cmp	r5, #0
 8000e14:	d0a8      	beq.n	8000d68 <__udivmoddi4+0xa0>
 8000e16:	e9c5 4c00 	strd	r4, ip, [r5]
 8000e1a:	e7a5      	b.n	8000d68 <__udivmoddi4+0xa0>
 8000e1c:	f1c2 0320 	rsb	r3, r2, #32
 8000e20:	fa20 f603 	lsr.w	r6, r0, r3
 8000e24:	4097      	lsls	r7, r2
 8000e26:	fa01 f002 	lsl.w	r0, r1, r2
 8000e2a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e2e:	40d9      	lsrs	r1, r3
 8000e30:	4330      	orrs	r0, r6
 8000e32:	0c03      	lsrs	r3, r0, #16
 8000e34:	fbb1 f6fe 	udiv	r6, r1, lr
 8000e38:	fa1f f887 	uxth.w	r8, r7
 8000e3c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000e40:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e44:	fb06 f108 	mul.w	r1, r6, r8
 8000e48:	4299      	cmp	r1, r3
 8000e4a:	fa04 f402 	lsl.w	r4, r4, r2
 8000e4e:	d909      	bls.n	8000e64 <__udivmoddi4+0x19c>
 8000e50:	18fb      	adds	r3, r7, r3
 8000e52:	f106 3cff 	add.w	ip, r6, #4294967295
 8000e56:	f080 808d 	bcs.w	8000f74 <__udivmoddi4+0x2ac>
 8000e5a:	4299      	cmp	r1, r3
 8000e5c:	f240 808a 	bls.w	8000f74 <__udivmoddi4+0x2ac>
 8000e60:	3e02      	subs	r6, #2
 8000e62:	443b      	add	r3, r7
 8000e64:	1a5b      	subs	r3, r3, r1
 8000e66:	b281      	uxth	r1, r0
 8000e68:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e6c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e70:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e74:	fb00 f308 	mul.w	r3, r0, r8
 8000e78:	428b      	cmp	r3, r1
 8000e7a:	d907      	bls.n	8000e8c <__udivmoddi4+0x1c4>
 8000e7c:	1879      	adds	r1, r7, r1
 8000e7e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e82:	d273      	bcs.n	8000f6c <__udivmoddi4+0x2a4>
 8000e84:	428b      	cmp	r3, r1
 8000e86:	d971      	bls.n	8000f6c <__udivmoddi4+0x2a4>
 8000e88:	3802      	subs	r0, #2
 8000e8a:	4439      	add	r1, r7
 8000e8c:	1acb      	subs	r3, r1, r3
 8000e8e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000e92:	e778      	b.n	8000d86 <__udivmoddi4+0xbe>
 8000e94:	f1c6 0c20 	rsb	ip, r6, #32
 8000e98:	fa03 f406 	lsl.w	r4, r3, r6
 8000e9c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000ea0:	431c      	orrs	r4, r3
 8000ea2:	fa20 f70c 	lsr.w	r7, r0, ip
 8000ea6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eaa:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000eae:	fa21 f10c 	lsr.w	r1, r1, ip
 8000eb2:	431f      	orrs	r7, r3
 8000eb4:	0c3b      	lsrs	r3, r7, #16
 8000eb6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eba:	fa1f f884 	uxth.w	r8, r4
 8000ebe:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ec2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000ec6:	fb09 fa08 	mul.w	sl, r9, r8
 8000eca:	458a      	cmp	sl, r1
 8000ecc:	fa02 f206 	lsl.w	r2, r2, r6
 8000ed0:	fa00 f306 	lsl.w	r3, r0, r6
 8000ed4:	d908      	bls.n	8000ee8 <__udivmoddi4+0x220>
 8000ed6:	1861      	adds	r1, r4, r1
 8000ed8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000edc:	d248      	bcs.n	8000f70 <__udivmoddi4+0x2a8>
 8000ede:	458a      	cmp	sl, r1
 8000ee0:	d946      	bls.n	8000f70 <__udivmoddi4+0x2a8>
 8000ee2:	f1a9 0902 	sub.w	r9, r9, #2
 8000ee6:	4421      	add	r1, r4
 8000ee8:	eba1 010a 	sub.w	r1, r1, sl
 8000eec:	b2bf      	uxth	r7, r7
 8000eee:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ef2:	fb0e 1110 	mls	r1, lr, r0, r1
 8000ef6:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000efa:	fb00 f808 	mul.w	r8, r0, r8
 8000efe:	45b8      	cmp	r8, r7
 8000f00:	d907      	bls.n	8000f12 <__udivmoddi4+0x24a>
 8000f02:	19e7      	adds	r7, r4, r7
 8000f04:	f100 31ff 	add.w	r1, r0, #4294967295
 8000f08:	d22e      	bcs.n	8000f68 <__udivmoddi4+0x2a0>
 8000f0a:	45b8      	cmp	r8, r7
 8000f0c:	d92c      	bls.n	8000f68 <__udivmoddi4+0x2a0>
 8000f0e:	3802      	subs	r0, #2
 8000f10:	4427      	add	r7, r4
 8000f12:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f16:	eba7 0708 	sub.w	r7, r7, r8
 8000f1a:	fba0 8902 	umull	r8, r9, r0, r2
 8000f1e:	454f      	cmp	r7, r9
 8000f20:	46c6      	mov	lr, r8
 8000f22:	4649      	mov	r1, r9
 8000f24:	d31a      	bcc.n	8000f5c <__udivmoddi4+0x294>
 8000f26:	d017      	beq.n	8000f58 <__udivmoddi4+0x290>
 8000f28:	b15d      	cbz	r5, 8000f42 <__udivmoddi4+0x27a>
 8000f2a:	ebb3 020e 	subs.w	r2, r3, lr
 8000f2e:	eb67 0701 	sbc.w	r7, r7, r1
 8000f32:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000f36:	40f2      	lsrs	r2, r6
 8000f38:	ea4c 0202 	orr.w	r2, ip, r2
 8000f3c:	40f7      	lsrs	r7, r6
 8000f3e:	e9c5 2700 	strd	r2, r7, [r5]
 8000f42:	2600      	movs	r6, #0
 8000f44:	4631      	mov	r1, r6
 8000f46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f4a:	462e      	mov	r6, r5
 8000f4c:	4628      	mov	r0, r5
 8000f4e:	e70b      	b.n	8000d68 <__udivmoddi4+0xa0>
 8000f50:	4606      	mov	r6, r0
 8000f52:	e6e9      	b.n	8000d28 <__udivmoddi4+0x60>
 8000f54:	4618      	mov	r0, r3
 8000f56:	e6fd      	b.n	8000d54 <__udivmoddi4+0x8c>
 8000f58:	4543      	cmp	r3, r8
 8000f5a:	d2e5      	bcs.n	8000f28 <__udivmoddi4+0x260>
 8000f5c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f60:	eb69 0104 	sbc.w	r1, r9, r4
 8000f64:	3801      	subs	r0, #1
 8000f66:	e7df      	b.n	8000f28 <__udivmoddi4+0x260>
 8000f68:	4608      	mov	r0, r1
 8000f6a:	e7d2      	b.n	8000f12 <__udivmoddi4+0x24a>
 8000f6c:	4660      	mov	r0, ip
 8000f6e:	e78d      	b.n	8000e8c <__udivmoddi4+0x1c4>
 8000f70:	4681      	mov	r9, r0
 8000f72:	e7b9      	b.n	8000ee8 <__udivmoddi4+0x220>
 8000f74:	4666      	mov	r6, ip
 8000f76:	e775      	b.n	8000e64 <__udivmoddi4+0x19c>
 8000f78:	4630      	mov	r0, r6
 8000f7a:	e74a      	b.n	8000e12 <__udivmoddi4+0x14a>
 8000f7c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f80:	4439      	add	r1, r7
 8000f82:	e713      	b.n	8000dac <__udivmoddi4+0xe4>
 8000f84:	3802      	subs	r0, #2
 8000f86:	443c      	add	r4, r7
 8000f88:	e724      	b.n	8000dd4 <__udivmoddi4+0x10c>
 8000f8a:	bf00      	nop

08000f8c <__aeabi_idiv0>:
 8000f8c:	4770      	bx	lr
 8000f8e:	bf00      	nop

08000f90 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b08a      	sub	sp, #40	; 0x28
 8000f94:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f96:	f107 0314 	add.w	r3, r7, #20
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	601a      	str	r2, [r3, #0]
 8000f9e:	605a      	str	r2, [r3, #4]
 8000fa0:	609a      	str	r2, [r3, #8]
 8000fa2:	60da      	str	r2, [r3, #12]
 8000fa4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	613b      	str	r3, [r7, #16]
 8000faa:	4b60      	ldr	r3, [pc, #384]	; (800112c <MX_GPIO_Init+0x19c>)
 8000fac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fae:	4a5f      	ldr	r2, [pc, #380]	; (800112c <MX_GPIO_Init+0x19c>)
 8000fb0:	f043 0304 	orr.w	r3, r3, #4
 8000fb4:	6313      	str	r3, [r2, #48]	; 0x30
 8000fb6:	4b5d      	ldr	r3, [pc, #372]	; (800112c <MX_GPIO_Init+0x19c>)
 8000fb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fba:	f003 0304 	and.w	r3, r3, #4
 8000fbe:	613b      	str	r3, [r7, #16]
 8000fc0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	60fb      	str	r3, [r7, #12]
 8000fc6:	4b59      	ldr	r3, [pc, #356]	; (800112c <MX_GPIO_Init+0x19c>)
 8000fc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fca:	4a58      	ldr	r2, [pc, #352]	; (800112c <MX_GPIO_Init+0x19c>)
 8000fcc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000fd0:	6313      	str	r3, [r2, #48]	; 0x30
 8000fd2:	4b56      	ldr	r3, [pc, #344]	; (800112c <MX_GPIO_Init+0x19c>)
 8000fd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fd6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000fda:	60fb      	str	r3, [r7, #12]
 8000fdc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fde:	2300      	movs	r3, #0
 8000fe0:	60bb      	str	r3, [r7, #8]
 8000fe2:	4b52      	ldr	r3, [pc, #328]	; (800112c <MX_GPIO_Init+0x19c>)
 8000fe4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fe6:	4a51      	ldr	r2, [pc, #324]	; (800112c <MX_GPIO_Init+0x19c>)
 8000fe8:	f043 0301 	orr.w	r3, r3, #1
 8000fec:	6313      	str	r3, [r2, #48]	; 0x30
 8000fee:	4b4f      	ldr	r3, [pc, #316]	; (800112c <MX_GPIO_Init+0x19c>)
 8000ff0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ff2:	f003 0301 	and.w	r3, r3, #1
 8000ff6:	60bb      	str	r3, [r7, #8]
 8000ff8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	607b      	str	r3, [r7, #4]
 8000ffe:	4b4b      	ldr	r3, [pc, #300]	; (800112c <MX_GPIO_Init+0x19c>)
 8001000:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001002:	4a4a      	ldr	r2, [pc, #296]	; (800112c <MX_GPIO_Init+0x19c>)
 8001004:	f043 0302 	orr.w	r3, r3, #2
 8001008:	6313      	str	r3, [r2, #48]	; 0x30
 800100a:	4b48      	ldr	r3, [pc, #288]	; (800112c <MX_GPIO_Init+0x19c>)
 800100c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800100e:	f003 0302 	and.w	r3, r3, #2
 8001012:	607b      	str	r3, [r7, #4]
 8001014:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|HCSR_TRIG_Pin, GPIO_PIN_RESET);
 8001016:	2200      	movs	r2, #0
 8001018:	f44f 7108 	mov.w	r1, #544	; 0x220
 800101c:	4844      	ldr	r0, [pc, #272]	; (8001130 <MX_GPIO_Init+0x1a0>)
 800101e:	f002 fa65 	bl	80034ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MOTOR_DIRECTION_GPIO_Port, MOTOR_DIRECTION_Pin, GPIO_PIN_RESET);
 8001022:	2200      	movs	r2, #0
 8001024:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001028:	4842      	ldr	r0, [pc, #264]	; (8001134 <MX_GPIO_Init+0x1a4>)
 800102a:	f002 fa5f 	bl	80034ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MOTOR_STEP_GPIO_Port, MOTOR_STEP_Pin, GPIO_PIN_RESET);
 800102e:	2200      	movs	r2, #0
 8001030:	2180      	movs	r1, #128	; 0x80
 8001032:	4841      	ldr	r0, [pc, #260]	; (8001138 <MX_GPIO_Init+0x1a8>)
 8001034:	f002 fa5a 	bl	80034ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MOTOR_ENABLE_GPIO_Port, MOTOR_ENABLE_Pin, GPIO_PIN_SET);
 8001038:	2201      	movs	r2, #1
 800103a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800103e:	483c      	ldr	r0, [pc, #240]	; (8001130 <MX_GPIO_Init+0x1a0>)
 8001040:	f002 fa54 	bl	80034ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001044:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001048:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800104a:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800104e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001050:	2300      	movs	r3, #0
 8001052:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001054:	f107 0314 	add.w	r3, r7, #20
 8001058:	4619      	mov	r1, r3
 800105a:	4837      	ldr	r0, [pc, #220]	; (8001138 <MX_GPIO_Init+0x1a8>)
 800105c:	f002 f8aa 	bl	80031b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = LD2_Pin|HCSR_TRIG_Pin|MOTOR_ENABLE_Pin;
 8001060:	f44f 63c4 	mov.w	r3, #1568	; 0x620
 8001064:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001066:	2301      	movs	r3, #1
 8001068:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800106a:	2300      	movs	r3, #0
 800106c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800106e:	2300      	movs	r3, #0
 8001070:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001072:	f107 0314 	add.w	r3, r7, #20
 8001076:	4619      	mov	r1, r3
 8001078:	482d      	ldr	r0, [pc, #180]	; (8001130 <MX_GPIO_Init+0x1a0>)
 800107a:	f002 f89b 	bl	80031b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MOTOR_DIRECTION_Pin;
 800107e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001082:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001084:	2301      	movs	r3, #1
 8001086:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001088:	2300      	movs	r3, #0
 800108a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800108c:	2300      	movs	r3, #0
 800108e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(MOTOR_DIRECTION_GPIO_Port, &GPIO_InitStruct);
 8001090:	f107 0314 	add.w	r3, r7, #20
 8001094:	4619      	mov	r1, r3
 8001096:	4827      	ldr	r0, [pc, #156]	; (8001134 <MX_GPIO_Init+0x1a4>)
 8001098:	f002 f88c 	bl	80031b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MOTOR_STEP_Pin;
 800109c:	2380      	movs	r3, #128	; 0x80
 800109e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010a0:	2301      	movs	r3, #1
 80010a2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010a4:	2300      	movs	r3, #0
 80010a6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010a8:	2300      	movs	r3, #0
 80010aa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(MOTOR_STEP_GPIO_Port, &GPIO_InitStruct);
 80010ac:	f107 0314 	add.w	r3, r7, #20
 80010b0:	4619      	mov	r1, r3
 80010b2:	4821      	ldr	r0, [pc, #132]	; (8001138 <MX_GPIO_Init+0x1a8>)
 80010b4:	f002 f87e 	bl	80031b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PLC_DIRECTION_Pin;
 80010b8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80010bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010be:	2300      	movs	r3, #0
 80010c0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80010c2:	2301      	movs	r3, #1
 80010c4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(PLC_DIRECTION_GPIO_Port, &GPIO_InitStruct);
 80010c6:	f107 0314 	add.w	r3, r7, #20
 80010ca:	4619      	mov	r1, r3
 80010cc:	4818      	ldr	r0, [pc, #96]	; (8001130 <MX_GPIO_Init+0x1a0>)
 80010ce:	f002 f871 	bl	80031b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PLC_EN_MOT_Pin;
 80010d2:	2308      	movs	r3, #8
 80010d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010d6:	2300      	movs	r3, #0
 80010d8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80010da:	2301      	movs	r3, #1
 80010dc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(PLC_EN_MOT_GPIO_Port, &GPIO_InitStruct);
 80010de:	f107 0314 	add.w	r3, r7, #20
 80010e2:	4619      	mov	r1, r3
 80010e4:	4813      	ldr	r0, [pc, #76]	; (8001134 <MX_GPIO_Init+0x1a4>)
 80010e6:	f002 f865 	bl	80031b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = END_STOPmin_Pin|END_STOPmax_Pin;
 80010ea:	2330      	movs	r3, #48	; 0x30
 80010ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80010ee:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80010f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80010f4:	2302      	movs	r3, #2
 80010f6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010f8:	f107 0314 	add.w	r3, r7, #20
 80010fc:	4619      	mov	r1, r3
 80010fe:	480d      	ldr	r0, [pc, #52]	; (8001134 <MX_GPIO_Init+0x1a4>)
 8001100:	f002 f858 	bl	80031b4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8001104:	2200      	movs	r2, #0
 8001106:	2100      	movs	r1, #0
 8001108:	200a      	movs	r0, #10
 800110a:	f001 ff8a 	bl	8003022 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 800110e:	200a      	movs	r0, #10
 8001110:	f001 ffa3 	bl	800305a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001114:	2200      	movs	r2, #0
 8001116:	2100      	movs	r1, #0
 8001118:	2017      	movs	r0, #23
 800111a:	f001 ff82 	bl	8003022 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800111e:	2017      	movs	r0, #23
 8001120:	f001 ff9b 	bl	800305a <HAL_NVIC_EnableIRQ>

}
 8001124:	bf00      	nop
 8001126:	3728      	adds	r7, #40	; 0x28
 8001128:	46bd      	mov	sp, r7
 800112a:	bd80      	pop	{r7, pc}
 800112c:	40023800 	.word	0x40023800
 8001130:	40020000 	.word	0x40020000
 8001134:	40020400 	.word	0x40020400
 8001138:	40020800 	.word	0x40020800

0800113c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001140:	4b12      	ldr	r3, [pc, #72]	; (800118c <MX_I2C1_Init+0x50>)
 8001142:	4a13      	ldr	r2, [pc, #76]	; (8001190 <MX_I2C1_Init+0x54>)
 8001144:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001146:	4b11      	ldr	r3, [pc, #68]	; (800118c <MX_I2C1_Init+0x50>)
 8001148:	4a12      	ldr	r2, [pc, #72]	; (8001194 <MX_I2C1_Init+0x58>)
 800114a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800114c:	4b0f      	ldr	r3, [pc, #60]	; (800118c <MX_I2C1_Init+0x50>)
 800114e:	2200      	movs	r2, #0
 8001150:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001152:	4b0e      	ldr	r3, [pc, #56]	; (800118c <MX_I2C1_Init+0x50>)
 8001154:	2200      	movs	r2, #0
 8001156:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001158:	4b0c      	ldr	r3, [pc, #48]	; (800118c <MX_I2C1_Init+0x50>)
 800115a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800115e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001160:	4b0a      	ldr	r3, [pc, #40]	; (800118c <MX_I2C1_Init+0x50>)
 8001162:	2200      	movs	r2, #0
 8001164:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001166:	4b09      	ldr	r3, [pc, #36]	; (800118c <MX_I2C1_Init+0x50>)
 8001168:	2200      	movs	r2, #0
 800116a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800116c:	4b07      	ldr	r3, [pc, #28]	; (800118c <MX_I2C1_Init+0x50>)
 800116e:	2200      	movs	r2, #0
 8001170:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001172:	4b06      	ldr	r3, [pc, #24]	; (800118c <MX_I2C1_Init+0x50>)
 8001174:	2200      	movs	r2, #0
 8001176:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001178:	4804      	ldr	r0, [pc, #16]	; (800118c <MX_I2C1_Init+0x50>)
 800117a:	f002 fa03 	bl	8003584 <HAL_I2C_Init>
 800117e:	4603      	mov	r3, r0
 8001180:	2b00      	cmp	r3, #0
 8001182:	d001      	beq.n	8001188 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001184:	f000 fcdc 	bl	8001b40 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001188:	bf00      	nop
 800118a:	bd80      	pop	{r7, pc}
 800118c:	20000250 	.word	0x20000250
 8001190:	40005400 	.word	0x40005400
 8001194:	000186a0 	.word	0x000186a0

08001198 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b08a      	sub	sp, #40	; 0x28
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011a0:	f107 0314 	add.w	r3, r7, #20
 80011a4:	2200      	movs	r2, #0
 80011a6:	601a      	str	r2, [r3, #0]
 80011a8:	605a      	str	r2, [r3, #4]
 80011aa:	609a      	str	r2, [r3, #8]
 80011ac:	60da      	str	r2, [r3, #12]
 80011ae:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	4a19      	ldr	r2, [pc, #100]	; (800121c <HAL_I2C_MspInit+0x84>)
 80011b6:	4293      	cmp	r3, r2
 80011b8:	d12c      	bne.n	8001214 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011ba:	2300      	movs	r3, #0
 80011bc:	613b      	str	r3, [r7, #16]
 80011be:	4b18      	ldr	r3, [pc, #96]	; (8001220 <HAL_I2C_MspInit+0x88>)
 80011c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011c2:	4a17      	ldr	r2, [pc, #92]	; (8001220 <HAL_I2C_MspInit+0x88>)
 80011c4:	f043 0302 	orr.w	r3, r3, #2
 80011c8:	6313      	str	r3, [r2, #48]	; 0x30
 80011ca:	4b15      	ldr	r3, [pc, #84]	; (8001220 <HAL_I2C_MspInit+0x88>)
 80011cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ce:	f003 0302 	and.w	r3, r3, #2
 80011d2:	613b      	str	r3, [r7, #16]
 80011d4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80011d6:	f44f 7340 	mov.w	r3, #768	; 0x300
 80011da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80011dc:	2312      	movs	r3, #18
 80011de:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80011e0:	2301      	movs	r3, #1
 80011e2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011e4:	2303      	movs	r3, #3
 80011e6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80011e8:	2304      	movs	r3, #4
 80011ea:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011ec:	f107 0314 	add.w	r3, r7, #20
 80011f0:	4619      	mov	r1, r3
 80011f2:	480c      	ldr	r0, [pc, #48]	; (8001224 <HAL_I2C_MspInit+0x8c>)
 80011f4:	f001 ffde 	bl	80031b4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80011f8:	2300      	movs	r3, #0
 80011fa:	60fb      	str	r3, [r7, #12]
 80011fc:	4b08      	ldr	r3, [pc, #32]	; (8001220 <HAL_I2C_MspInit+0x88>)
 80011fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001200:	4a07      	ldr	r2, [pc, #28]	; (8001220 <HAL_I2C_MspInit+0x88>)
 8001202:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001206:	6413      	str	r3, [r2, #64]	; 0x40
 8001208:	4b05      	ldr	r3, [pc, #20]	; (8001220 <HAL_I2C_MspInit+0x88>)
 800120a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800120c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001210:	60fb      	str	r3, [r7, #12]
 8001212:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001214:	bf00      	nop
 8001216:	3728      	adds	r7, #40	; 0x28
 8001218:	46bd      	mov	sp, r7
 800121a:	bd80      	pop	{r7, pc}
 800121c:	40005400 	.word	0x40005400
 8001220:	40023800 	.word	0x40023800
 8001224:	40020400 	.word	0x40020400

08001228 <delay_us>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void delay_us(uint16_t time){
 8001228:	b480      	push	{r7}
 800122a:	b083      	sub	sp, #12
 800122c:	af00      	add	r7, sp, #0
 800122e:	4603      	mov	r3, r0
 8001230:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim3,0);
 8001232:	4b09      	ldr	r3, [pc, #36]	; (8001258 <delay_us+0x30>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	2200      	movs	r2, #0
 8001238:	625a      	str	r2, [r3, #36]	; 0x24
	while(__HAL_TIM_GET_COUNTER(&htim3)<time);
 800123a:	bf00      	nop
 800123c:	4b06      	ldr	r3, [pc, #24]	; (8001258 <delay_us+0x30>)
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001242:	88fb      	ldrh	r3, [r7, #6]
 8001244:	429a      	cmp	r2, r3
 8001246:	d3f9      	bcc.n	800123c <delay_us+0x14>
}
 8001248:	bf00      	nop
 800124a:	bf00      	nop
 800124c:	370c      	adds	r7, #12
 800124e:	46bd      	mov	sp, r7
 8001250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001254:	4770      	bx	lr
 8001256:	bf00      	nop
 8001258:	20000324 	.word	0x20000324

0800125c <HAL_TIM_IC_CaptureCallback>:
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim){
 800125c:	b580      	push	{r7, lr}
 800125e:	b084      	sub	sp, #16
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]
	/* HC_SR04 INTERRUPT*/
	if(htim->Instance == TIM3){
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	4a97      	ldr	r2, [pc, #604]	; (80014c8 <HAL_TIM_IC_CaptureCallback+0x26c>)
 800126a:	4293      	cmp	r3, r2
 800126c:	d16a      	bne.n	8001344 <HAL_TIM_IC_CaptureCallback+0xe8>
		uint16_t val = HAL_TIM_ReadCapturedValue(&htim3, TIM_CHANNEL_1);
 800126e:	2100      	movs	r1, #0
 8001270:	4896      	ldr	r0, [pc, #600]	; (80014cc <HAL_TIM_IC_CaptureCallback+0x270>)
 8001272:	f004 f9f7 	bl	8005664 <HAL_TIM_ReadCapturedValue>
 8001276:	4603      	mov	r3, r0
 8001278:	81fb      	strh	r3, [r7, #14]
		if(!rised_hc){
 800127a:	4b95      	ldr	r3, [pc, #596]	; (80014d0 <HAL_TIM_IC_CaptureCallback+0x274>)
 800127c:	781b      	ldrb	r3, [r3, #0]
 800127e:	2b00      	cmp	r3, #0
 8001280:	d116      	bne.n	80012b0 <HAL_TIM_IC_CaptureCallback+0x54>
			dist_time1 = val;
 8001282:	4a94      	ldr	r2, [pc, #592]	; (80014d4 <HAL_TIM_IC_CaptureCallback+0x278>)
 8001284:	89fb      	ldrh	r3, [r7, #14]
 8001286:	8013      	strh	r3, [r2, #0]
			rised_hc = 1;
 8001288:	4b91      	ldr	r3, [pc, #580]	; (80014d0 <HAL_TIM_IC_CaptureCallback+0x274>)
 800128a:	2201      	movs	r2, #1
 800128c:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_FALLING);
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	6a1a      	ldr	r2, [r3, #32]
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	f022 020a 	bic.w	r2, r2, #10
 800129c:	621a      	str	r2, [r3, #32]
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	6a1a      	ldr	r2, [r3, #32]
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	f042 0202 	orr.w	r2, r2, #2
 80012ac:	621a      	str	r2, [r3, #32]
 80012ae:	e049      	b.n	8001344 <HAL_TIM_IC_CaptureCallback+0xe8>
		}else{ //falling
			if(val >= dist_time1){
 80012b0:	4b88      	ldr	r3, [pc, #544]	; (80014d4 <HAL_TIM_IC_CaptureCallback+0x278>)
 80012b2:	881b      	ldrh	r3, [r3, #0]
 80012b4:	89fa      	ldrh	r2, [r7, #14]
 80012b6:	429a      	cmp	r2, r3
 80012b8:	d318      	bcc.n	80012ec <HAL_TIM_IC_CaptureCallback+0x90>
				distance = (uint32_t)((val - dist_time1)*100/58.0); // decimi di millimetro
 80012ba:	89fb      	ldrh	r3, [r7, #14]
 80012bc:	4a85      	ldr	r2, [pc, #532]	; (80014d4 <HAL_TIM_IC_CaptureCallback+0x278>)
 80012be:	8812      	ldrh	r2, [r2, #0]
 80012c0:	1a9b      	subs	r3, r3, r2
 80012c2:	2264      	movs	r2, #100	; 0x64
 80012c4:	fb02 f303 	mul.w	r3, r2, r3
 80012c8:	4618      	mov	r0, r3
 80012ca:	f7ff f933 	bl	8000534 <__aeabi_i2d>
 80012ce:	f04f 0200 	mov.w	r2, #0
 80012d2:	4b81      	ldr	r3, [pc, #516]	; (80014d8 <HAL_TIM_IC_CaptureCallback+0x27c>)
 80012d4:	f7ff fac2 	bl	800085c <__aeabi_ddiv>
 80012d8:	4602      	mov	r2, r0
 80012da:	460b      	mov	r3, r1
 80012dc:	4610      	mov	r0, r2
 80012de:	4619      	mov	r1, r3
 80012e0:	f7ff fc6a 	bl	8000bb8 <__aeabi_d2uiz>
 80012e4:	4603      	mov	r3, r0
 80012e6:	4a7d      	ldr	r2, [pc, #500]	; (80014dc <HAL_TIM_IC_CaptureCallback+0x280>)
 80012e8:	6013      	str	r3, [r2, #0]
 80012ea:	e01a      	b.n	8001322 <HAL_TIM_IC_CaptureCallback+0xc6>
			}else{
				distance = (uint32_t)(((0xffff-dist_time1)+val)*100/58.0);
 80012ec:	4b79      	ldr	r3, [pc, #484]	; (80014d4 <HAL_TIM_IC_CaptureCallback+0x278>)
 80012ee:	881b      	ldrh	r3, [r3, #0]
 80012f0:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 80012f4:	33ff      	adds	r3, #255	; 0xff
 80012f6:	89fa      	ldrh	r2, [r7, #14]
 80012f8:	4413      	add	r3, r2
 80012fa:	2264      	movs	r2, #100	; 0x64
 80012fc:	fb02 f303 	mul.w	r3, r2, r3
 8001300:	4618      	mov	r0, r3
 8001302:	f7ff f917 	bl	8000534 <__aeabi_i2d>
 8001306:	f04f 0200 	mov.w	r2, #0
 800130a:	4b73      	ldr	r3, [pc, #460]	; (80014d8 <HAL_TIM_IC_CaptureCallback+0x27c>)
 800130c:	f7ff faa6 	bl	800085c <__aeabi_ddiv>
 8001310:	4602      	mov	r2, r0
 8001312:	460b      	mov	r3, r1
 8001314:	4610      	mov	r0, r2
 8001316:	4619      	mov	r1, r3
 8001318:	f7ff fc4e 	bl	8000bb8 <__aeabi_d2uiz>
 800131c:	4603      	mov	r3, r0
 800131e:	4a6f      	ldr	r2, [pc, #444]	; (80014dc <HAL_TIM_IC_CaptureCallback+0x280>)
 8001320:	6013      	str	r3, [r2, #0]
			}
			rised_hc = 0;
 8001322:	4b6b      	ldr	r3, [pc, #428]	; (80014d0 <HAL_TIM_IC_CaptureCallback+0x274>)
 8001324:	2200      	movs	r2, #0
 8001326:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	6a1a      	ldr	r2, [r3, #32]
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	f022 020a 	bic.w	r2, r2, #10
 8001336:	621a      	str	r2, [r3, #32]
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	681a      	ldr	r2, [r3, #0]
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	6a12      	ldr	r2, [r2, #32]
 8001342:	621a      	str	r2, [r3, #32]
		}

	}
	/*CUSTOM PROTOCOL INTERRUPT*/
	if(htim->Instance == TIM4){
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	4a65      	ldr	r2, [pc, #404]	; (80014e0 <HAL_TIM_IC_CaptureCallback+0x284>)
 800134a:	4293      	cmp	r3, r2
 800134c:	f040 80b7 	bne.w	80014be <HAL_TIM_IC_CaptureCallback+0x262>

		uint16_t val = HAL_TIM_ReadCapturedValue(&htim4, TIM_CHANNEL_1);
 8001350:	2100      	movs	r1, #0
 8001352:	4864      	ldr	r0, [pc, #400]	; (80014e4 <HAL_TIM_IC_CaptureCallback+0x288>)
 8001354:	f004 f986 	bl	8005664 <HAL_TIM_ReadCapturedValue>
 8001358:	4603      	mov	r3, r0
 800135a:	81bb      	strh	r3, [r7, #12]
		if(first_wave_rec==0){
 800135c:	4b62      	ldr	r3, [pc, #392]	; (80014e8 <HAL_TIM_IC_CaptureCallback+0x28c>)
 800135e:	781b      	ldrb	r3, [r3, #0]
 8001360:	2b00      	cmp	r3, #0
 8001362:	d145      	bne.n	80013f0 <HAL_TIM_IC_CaptureCallback+0x194>

			if(!rised_plc){
 8001364:	4b61      	ldr	r3, [pc, #388]	; (80014ec <HAL_TIM_IC_CaptureCallback+0x290>)
 8001366:	781b      	ldrb	r3, [r3, #0]
 8001368:	2b00      	cmp	r3, #0
 800136a:	d116      	bne.n	800139a <HAL_TIM_IC_CaptureCallback+0x13e>

				dur_time1 = val;
 800136c:	4a60      	ldr	r2, [pc, #384]	; (80014f0 <HAL_TIM_IC_CaptureCallback+0x294>)
 800136e:	89bb      	ldrh	r3, [r7, #12]
 8001370:	8013      	strh	r3, [r2, #0]
				rised_plc = 1;
 8001372:	4b5e      	ldr	r3, [pc, #376]	; (80014ec <HAL_TIM_IC_CaptureCallback+0x290>)
 8001374:	2201      	movs	r2, #1
 8001376:	701a      	strb	r2, [r3, #0]
				__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_FALLING);
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	6a1a      	ldr	r2, [r3, #32]
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	f022 020a 	bic.w	r2, r2, #10
 8001386:	621a      	str	r2, [r3, #32]
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	6a1a      	ldr	r2, [r3, #32]
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	f042 0202 	orr.w	r2, r2, #2
 8001396:	621a      	str	r2, [r3, #32]
		}


	}

}
 8001398:	e091      	b.n	80014be <HAL_TIM_IC_CaptureCallback+0x262>
					if(val>=dur_time1){
 800139a:	4b55      	ldr	r3, [pc, #340]	; (80014f0 <HAL_TIM_IC_CaptureCallback+0x294>)
 800139c:	881b      	ldrh	r3, [r3, #0]
 800139e:	89ba      	ldrh	r2, [r7, #12]
 80013a0:	429a      	cmp	r2, r3
 80013a2:	d307      	bcc.n	80013b4 <HAL_TIM_IC_CaptureCallback+0x158>
						dur1= val-dur_time1;
 80013a4:	4b52      	ldr	r3, [pc, #328]	; (80014f0 <HAL_TIM_IC_CaptureCallback+0x294>)
 80013a6:	881b      	ldrh	r3, [r3, #0]
 80013a8:	89ba      	ldrh	r2, [r7, #12]
 80013aa:	1ad3      	subs	r3, r2, r3
 80013ac:	b29a      	uxth	r2, r3
 80013ae:	4b51      	ldr	r3, [pc, #324]	; (80014f4 <HAL_TIM_IC_CaptureCallback+0x298>)
 80013b0:	801a      	strh	r2, [r3, #0]
 80013b2:	e008      	b.n	80013c6 <HAL_TIM_IC_CaptureCallback+0x16a>
						dur1= (0xffff-dur_time1)+val;
 80013b4:	4b4e      	ldr	r3, [pc, #312]	; (80014f0 <HAL_TIM_IC_CaptureCallback+0x294>)
 80013b6:	881b      	ldrh	r3, [r3, #0]
 80013b8:	89ba      	ldrh	r2, [r7, #12]
 80013ba:	1ad3      	subs	r3, r2, r3
 80013bc:	b29b      	uxth	r3, r3
 80013be:	3b01      	subs	r3, #1
 80013c0:	b29a      	uxth	r2, r3
 80013c2:	4b4c      	ldr	r3, [pc, #304]	; (80014f4 <HAL_TIM_IC_CaptureCallback+0x298>)
 80013c4:	801a      	strh	r2, [r3, #0]
					rised_plc=0;
 80013c6:	4b49      	ldr	r3, [pc, #292]	; (80014ec <HAL_TIM_IC_CaptureCallback+0x290>)
 80013c8:	2200      	movs	r2, #0
 80013ca:	701a      	strb	r2, [r3, #0]
					__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	6a1a      	ldr	r2, [r3, #32]
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	f022 020a 	bic.w	r2, r2, #10
 80013da:	621a      	str	r2, [r3, #32]
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	681a      	ldr	r2, [r3, #0]
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	6a12      	ldr	r2, [r2, #32]
 80013e6:	621a      	str	r2, [r3, #32]
					first_wave_rec=1;
 80013e8:	4b3f      	ldr	r3, [pc, #252]	; (80014e8 <HAL_TIM_IC_CaptureCallback+0x28c>)
 80013ea:	2201      	movs	r2, #1
 80013ec:	701a      	strb	r2, [r3, #0]
}
 80013ee:	e066      	b.n	80014be <HAL_TIM_IC_CaptureCallback+0x262>
				if(!rised_plc){
 80013f0:	4b3e      	ldr	r3, [pc, #248]	; (80014ec <HAL_TIM_IC_CaptureCallback+0x290>)
 80013f2:	781b      	ldrb	r3, [r3, #0]
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d116      	bne.n	8001426 <HAL_TIM_IC_CaptureCallback+0x1ca>
					dur_time1 = val;
 80013f8:	4a3d      	ldr	r2, [pc, #244]	; (80014f0 <HAL_TIM_IC_CaptureCallback+0x294>)
 80013fa:	89bb      	ldrh	r3, [r7, #12]
 80013fc:	8013      	strh	r3, [r2, #0]
					rised_plc = 1;
 80013fe:	4b3b      	ldr	r3, [pc, #236]	; (80014ec <HAL_TIM_IC_CaptureCallback+0x290>)
 8001400:	2201      	movs	r2, #1
 8001402:	701a      	strb	r2, [r3, #0]
					__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_FALLING);
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	6a1a      	ldr	r2, [r3, #32]
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	f022 020a 	bic.w	r2, r2, #10
 8001412:	621a      	str	r2, [r3, #32]
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	6a1a      	ldr	r2, [r3, #32]
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	f042 0202 	orr.w	r2, r2, #2
 8001422:	621a      	str	r2, [r3, #32]
}
 8001424:	e04b      	b.n	80014be <HAL_TIM_IC_CaptureCallback+0x262>
						if(val>=dur_time1){
 8001426:	4b32      	ldr	r3, [pc, #200]	; (80014f0 <HAL_TIM_IC_CaptureCallback+0x294>)
 8001428:	881b      	ldrh	r3, [r3, #0]
 800142a:	89ba      	ldrh	r2, [r7, #12]
 800142c:	429a      	cmp	r2, r3
 800142e:	d307      	bcc.n	8001440 <HAL_TIM_IC_CaptureCallback+0x1e4>
							dur2= val-dur_time1;
 8001430:	4b2f      	ldr	r3, [pc, #188]	; (80014f0 <HAL_TIM_IC_CaptureCallback+0x294>)
 8001432:	881b      	ldrh	r3, [r3, #0]
 8001434:	89ba      	ldrh	r2, [r7, #12]
 8001436:	1ad3      	subs	r3, r2, r3
 8001438:	b29a      	uxth	r2, r3
 800143a:	4b2f      	ldr	r3, [pc, #188]	; (80014f8 <HAL_TIM_IC_CaptureCallback+0x29c>)
 800143c:	801a      	strh	r2, [r3, #0]
 800143e:	e008      	b.n	8001452 <HAL_TIM_IC_CaptureCallback+0x1f6>
							dur2= (0xffff-dur_time1)+val;
 8001440:	4b2b      	ldr	r3, [pc, #172]	; (80014f0 <HAL_TIM_IC_CaptureCallback+0x294>)
 8001442:	881b      	ldrh	r3, [r3, #0]
 8001444:	89ba      	ldrh	r2, [r7, #12]
 8001446:	1ad3      	subs	r3, r2, r3
 8001448:	b29b      	uxth	r3, r3
 800144a:	3b01      	subs	r3, #1
 800144c:	b29a      	uxth	r2, r3
 800144e:	4b2a      	ldr	r3, [pc, #168]	; (80014f8 <HAL_TIM_IC_CaptureCallback+0x29c>)
 8001450:	801a      	strh	r2, [r3, #0]
						rised_plc=0;
 8001452:	4b26      	ldr	r3, [pc, #152]	; (80014ec <HAL_TIM_IC_CaptureCallback+0x290>)
 8001454:	2200      	movs	r2, #0
 8001456:	701a      	strb	r2, [r3, #0]
						__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	6a1a      	ldr	r2, [r3, #32]
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	f022 020a 	bic.w	r2, r2, #10
 8001466:	621a      	str	r2, [r3, #32]
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	681a      	ldr	r2, [r3, #0]
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	6a12      	ldr	r2, [r2, #32]
 8001472:	621a      	str	r2, [r3, #32]
						first_wave_rec=0;
 8001474:	4b1c      	ldr	r3, [pc, #112]	; (80014e8 <HAL_TIM_IC_CaptureCallback+0x28c>)
 8001476:	2200      	movs	r2, #0
 8001478:	701a      	strb	r2, [r3, #0]
						dur1 = (dur1/15)-15;
 800147a:	4b1e      	ldr	r3, [pc, #120]	; (80014f4 <HAL_TIM_IC_CaptureCallback+0x298>)
 800147c:	881b      	ldrh	r3, [r3, #0]
 800147e:	4a1f      	ldr	r2, [pc, #124]	; (80014fc <HAL_TIM_IC_CaptureCallback+0x2a0>)
 8001480:	fba2 2303 	umull	r2, r3, r2, r3
 8001484:	08db      	lsrs	r3, r3, #3
 8001486:	b29b      	uxth	r3, r3
 8001488:	3b0f      	subs	r3, #15
 800148a:	b29a      	uxth	r2, r3
 800148c:	4b19      	ldr	r3, [pc, #100]	; (80014f4 <HAL_TIM_IC_CaptureCallback+0x298>)
 800148e:	801a      	strh	r2, [r3, #0]
						dur2 = (dur2/15)-15;
 8001490:	4b19      	ldr	r3, [pc, #100]	; (80014f8 <HAL_TIM_IC_CaptureCallback+0x29c>)
 8001492:	881b      	ldrh	r3, [r3, #0]
 8001494:	4a19      	ldr	r2, [pc, #100]	; (80014fc <HAL_TIM_IC_CaptureCallback+0x2a0>)
 8001496:	fba2 2303 	umull	r2, r3, r2, r3
 800149a:	08db      	lsrs	r3, r3, #3
 800149c:	b29b      	uxth	r3, r3
 800149e:	3b0f      	subs	r3, #15
 80014a0:	b29a      	uxth	r2, r3
 80014a2:	4b15      	ldr	r3, [pc, #84]	; (80014f8 <HAL_TIM_IC_CaptureCallback+0x29c>)
 80014a4:	801a      	strh	r2, [r3, #0]
						magic_number = (dur1<<5)|dur2;
 80014a6:	4b13      	ldr	r3, [pc, #76]	; (80014f4 <HAL_TIM_IC_CaptureCallback+0x298>)
 80014a8:	881b      	ldrh	r3, [r3, #0]
 80014aa:	015b      	lsls	r3, r3, #5
 80014ac:	b21a      	sxth	r2, r3
 80014ae:	4b12      	ldr	r3, [pc, #72]	; (80014f8 <HAL_TIM_IC_CaptureCallback+0x29c>)
 80014b0:	881b      	ldrh	r3, [r3, #0]
 80014b2:	b21b      	sxth	r3, r3
 80014b4:	4313      	orrs	r3, r2
 80014b6:	b21b      	sxth	r3, r3
 80014b8:	b29a      	uxth	r2, r3
 80014ba:	4b11      	ldr	r3, [pc, #68]	; (8001500 <HAL_TIM_IC_CaptureCallback+0x2a4>)
 80014bc:	801a      	strh	r2, [r3, #0]
}
 80014be:	bf00      	nop
 80014c0:	3710      	adds	r7, #16
 80014c2:	46bd      	mov	sp, r7
 80014c4:	bd80      	pop	{r7, pc}
 80014c6:	bf00      	nop
 80014c8:	40000400 	.word	0x40000400
 80014cc:	20000324 	.word	0x20000324
 80014d0:	200001f8 	.word	0x200001f8
 80014d4:	200001fa 	.word	0x200001fa
 80014d8:	404d0000 	.word	0x404d0000
 80014dc:	200001fc 	.word	0x200001fc
 80014e0:	40000800 	.word	0x40000800
 80014e4:	200002dc 	.word	0x200002dc
 80014e8:	20000201 	.word	0x20000201
 80014ec:	20000200 	.word	0x20000200
 80014f0:	20000206 	.word	0x20000206
 80014f4:	20000202 	.word	0x20000202
 80014f8:	20000204 	.word	0x20000204
 80014fc:	88888889 	.word	0x88888889
 8001500:	20000208 	.word	0x20000208

08001504 <HCSR04_trigger>:

void HCSR04_trigger(){
 8001504:	b580      	push	{r7, lr}
 8001506:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(HCSR_TRIG_GPIO_Port, HCSR_TRIG_Pin, GPIO_PIN_SET);
 8001508:	2201      	movs	r2, #1
 800150a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800150e:	4807      	ldr	r0, [pc, #28]	; (800152c <HCSR04_trigger+0x28>)
 8001510:	f001 ffec 	bl	80034ec <HAL_GPIO_WritePin>
	delay_us(10);
 8001514:	200a      	movs	r0, #10
 8001516:	f7ff fe87 	bl	8001228 <delay_us>
	HAL_GPIO_WritePin(HCSR_TRIG_GPIO_Port, HCSR_TRIG_Pin, GPIO_PIN_RESET);
 800151a:	2200      	movs	r2, #0
 800151c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001520:	4802      	ldr	r0, [pc, #8]	; (800152c <HCSR04_trigger+0x28>)
 8001522:	f001 ffe3 	bl	80034ec <HAL_GPIO_WritePin>

}
 8001526:	bf00      	nop
 8001528:	bd80      	pop	{r7, pc}
 800152a:	bf00      	nop
 800152c:	40020000 	.word	0x40020000

08001530 <move_stepper>:


void move_stepper(uint32_t steps){
 8001530:	b580      	push	{r7, lr}
 8001532:	b084      	sub	sp, #16
 8001534:	af00      	add	r7, sp, #0
 8001536:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(MOTOR_DIRECTION_GPIO_Port, MOTOR_DIRECTION_Pin,direction );
 8001538:	4b18      	ldr	r3, [pc, #96]	; (800159c <move_stepper+0x6c>)
 800153a:	781b      	ldrb	r3, [r3, #0]
 800153c:	461a      	mov	r2, r3
 800153e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001542:	4817      	ldr	r0, [pc, #92]	; (80015a0 <move_stepper+0x70>)
 8001544:	f001 ffd2 	bl	80034ec <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MOTOR_ENABLE_GPIO_Port, MOTOR_ENABLE_Pin, 0);
 8001548:	2200      	movs	r2, #0
 800154a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800154e:	4815      	ldr	r0, [pc, #84]	; (80015a4 <move_stepper+0x74>)
 8001550:	f001 ffcc 	bl	80034ec <HAL_GPIO_WritePin>
	 for (int i = 0; i <steps ; i++)
 8001554:	2300      	movs	r3, #0
 8001556:	60fb      	str	r3, [r7, #12]
 8001558:	e012      	b.n	8001580 <move_stepper+0x50>
	  {

		 HAL_GPIO_WritePin(MOTOR_STEP_GPIO_Port, MOTOR_STEP_Pin, 1);
 800155a:	2201      	movs	r2, #1
 800155c:	2180      	movs	r1, #128	; 0x80
 800155e:	4812      	ldr	r0, [pc, #72]	; (80015a8 <move_stepper+0x78>)
 8001560:	f001 ffc4 	bl	80034ec <HAL_GPIO_WritePin>
		 delay_us(30);
 8001564:	201e      	movs	r0, #30
 8001566:	f7ff fe5f 	bl	8001228 <delay_us>
		 HAL_GPIO_WritePin(MOTOR_STEP_GPIO_Port, MOTOR_STEP_Pin, 0);
 800156a:	2200      	movs	r2, #0
 800156c:	2180      	movs	r1, #128	; 0x80
 800156e:	480e      	ldr	r0, [pc, #56]	; (80015a8 <move_stepper+0x78>)
 8001570:	f001 ffbc 	bl	80034ec <HAL_GPIO_WritePin>
		 delay_us(30);
 8001574:	201e      	movs	r0, #30
 8001576:	f7ff fe57 	bl	8001228 <delay_us>
	 for (int i = 0; i <steps ; i++)
 800157a:	68fb      	ldr	r3, [r7, #12]
 800157c:	3301      	adds	r3, #1
 800157e:	60fb      	str	r3, [r7, #12]
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	687a      	ldr	r2, [r7, #4]
 8001584:	429a      	cmp	r2, r3
 8001586:	d8e8      	bhi.n	800155a <move_stepper+0x2a>
	  }
	 HAL_GPIO_WritePin(MOTOR_ENABLE_GPIO_Port, MOTOR_ENABLE_Pin, 1);
 8001588:	2201      	movs	r2, #1
 800158a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800158e:	4805      	ldr	r0, [pc, #20]	; (80015a4 <move_stepper+0x74>)
 8001590:	f001 ffac 	bl	80034ec <HAL_GPIO_WritePin>

}
 8001594:	bf00      	nop
 8001596:	3710      	adds	r7, #16
 8001598:	46bd      	mov	sp, r7
 800159a:	bd80      	pop	{r7, pc}
 800159c:	20000210 	.word	0x20000210
 80015a0:	40020400 	.word	0x40020400
 80015a4:	40020000 	.word	0x40020000
 80015a8:	40020800 	.word	0x40020800
 80015ac:	00000000 	.word	0x00000000

080015b0 <move_stepper_dec_mm>:

void move_stepper_dec_mm(uint32_t dec_mm){
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b082      	sub	sp, #8
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
	moving = 1;
 80015b8:	4b1d      	ldr	r3, [pc, #116]	; (8001630 <move_stepper_dec_mm+0x80>)
 80015ba:	2201      	movs	r2, #1
 80015bc:	701a      	strb	r2, [r3, #0]
	if(direction){
 80015be:	4b1d      	ldr	r3, [pc, #116]	; (8001634 <move_stepper_dec_mm+0x84>)
 80015c0:	781b      	ldrb	r3, [r3, #0]
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d00b      	beq.n	80015de <move_stepper_dec_mm+0x2e>
		open_loop_motor_position -= dec_mm;
 80015c6:	4b1c      	ldr	r3, [pc, #112]	; (8001638 <move_stepper_dec_mm+0x88>)
 80015c8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015cc:	b29a      	uxth	r2, r3
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	b29b      	uxth	r3, r3
 80015d2:	1ad3      	subs	r3, r2, r3
 80015d4:	b29b      	uxth	r3, r3
 80015d6:	b21a      	sxth	r2, r3
 80015d8:	4b17      	ldr	r3, [pc, #92]	; (8001638 <move_stepper_dec_mm+0x88>)
 80015da:	801a      	strh	r2, [r3, #0]
 80015dc:	e00a      	b.n	80015f4 <move_stepper_dec_mm+0x44>
	}else{

		open_loop_motor_position += dec_mm;
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	b29a      	uxth	r2, r3
 80015e2:	4b15      	ldr	r3, [pc, #84]	; (8001638 <move_stepper_dec_mm+0x88>)
 80015e4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015e8:	b29b      	uxth	r3, r3
 80015ea:	4413      	add	r3, r2
 80015ec:	b29b      	uxth	r3, r3
 80015ee:	b21a      	sxth	r2, r3
 80015f0:	4b11      	ldr	r3, [pc, #68]	; (8001638 <move_stepper_dec_mm+0x88>)
 80015f2:	801a      	strh	r2, [r3, #0]

	}
	move_stepper((uint32_t)(dec_mm/DMILLIM_USTEP_CONSTANT));
 80015f4:	6878      	ldr	r0, [r7, #4]
 80015f6:	f7fe ff8d 	bl	8000514 <__aeabi_ui2d>
 80015fa:	a30b      	add	r3, pc, #44	; (adr r3, 8001628 <move_stepper_dec_mm+0x78>)
 80015fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001600:	f7ff f92c 	bl	800085c <__aeabi_ddiv>
 8001604:	4602      	mov	r2, r0
 8001606:	460b      	mov	r3, r1
 8001608:	4610      	mov	r0, r2
 800160a:	4619      	mov	r1, r3
 800160c:	f7ff fad4 	bl	8000bb8 <__aeabi_d2uiz>
 8001610:	4603      	mov	r3, r0
 8001612:	4618      	mov	r0, r3
 8001614:	f7ff ff8c 	bl	8001530 <move_stepper>
	moving = 0;
 8001618:	4b05      	ldr	r3, [pc, #20]	; (8001630 <move_stepper_dec_mm+0x80>)
 800161a:	2200      	movs	r2, #0
 800161c:	701a      	strb	r2, [r3, #0]
}
 800161e:	bf00      	nop
 8001620:	3708      	adds	r7, #8
 8001622:	46bd      	mov	sp, r7
 8001624:	bd80      	pop	{r7, pc}
 8001626:	bf00      	nop
 8001628:	4c327ffc 	.word	0x4c327ffc
 800162c:	3f89a8c1 	.word	0x3f89a8c1
 8001630:	2000020a 	.word	0x2000020a
 8001634:	20000210 	.word	0x20000210
 8001638:	2000020c 	.word	0x2000020c

0800163c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b082      	sub	sp, #8
 8001640:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001642:	f001 fb7d 	bl	8002d40 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001646:	f000 f88f 	bl	8001768 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800164a:	f7ff fca1 	bl	8000f90 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800164e:	f001 fad3 	bl	8002bf8 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 8001652:	f001 f99b 	bl	800298c <MX_TIM3_Init>
  MX_TIM4_Init();
 8001656:	f001 f9ed 	bl	8002a34 <MX_TIM4_Init>
  MX_I2C1_Init();
 800165a:	f7ff fd6f 	bl	800113c <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_1);
 800165e:	2100      	movs	r1, #0
 8001660:	4834      	ldr	r0, [pc, #208]	; (8001734 <main+0xf8>)
 8001662:	f003 fd41 	bl	80050e8 <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim4, TIM_CHANNEL_1);
 8001666:	2100      	movs	r1, #0
 8001668:	4833      	ldr	r0, [pc, #204]	; (8001738 <main+0xfc>)
 800166a:	f003 fd3d 	bl	80050e8 <HAL_TIM_IC_Start_IT>


  HAL_UART_Receive_IT(&huart2, &cmd_char, 1);
 800166e:	2201      	movs	r2, #1
 8001670:	4932      	ldr	r1, [pc, #200]	; (800173c <main+0x100>)
 8001672:	4833      	ldr	r0, [pc, #204]	; (8001740 <main+0x104>)
 8001674:	f004 fb30 	bl	8005cd8 <HAL_UART_Receive_IT>
  si5351_Init();
 8001678:	f000 fa68 	bl	8001b4c <si5351_Init>
  si5351_setupPLLInt(SI5351_PLL_A, 32);
 800167c:	2120      	movs	r1, #32
 800167e:	2000      	movs	r0, #0
 8001680:	f000 fb1a 	bl	8001cb8 <si5351_setupPLLInt>
  si5351_setupMultisynth(0, SI5351_PLL_A, 4, 1000-4, 1);
 8001684:	2301      	movs	r3, #1
 8001686:	9300      	str	r3, [sp, #0]
 8001688:	f44f 7379 	mov.w	r3, #996	; 0x3e4
 800168c:	2204      	movs	r2, #4
 800168e:	2100      	movs	r1, #0
 8001690:	2000      	movs	r0, #0
 8001692:	f000 fd77 	bl	8002184 <si5351_setupMultisynth>
  si5351_setupRdiv(0, SI5351_R_DIV_8);
 8001696:	2103      	movs	r1, #3
 8001698:	2000      	movs	r0, #0
 800169a:	f000 fceb 	bl	8002074 <si5351_setupRdiv>
  si5351_enableOutputs(0xFF);
 800169e:	20ff      	movs	r0, #255	; 0xff
 80016a0:	f000 ffa8 	bl	80025f4 <si5351_enableOutputs>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  HAL_Delay(100);
 80016a4:	2064      	movs	r0, #100	; 0x64
 80016a6:	f001 fbbd 	bl	8002e24 <HAL_Delay>
	  HCSR04_trigger();
 80016aa:	f7ff ff2b 	bl	8001504 <HCSR04_trigger>
	  move_mot = !HAL_GPIO_ReadPin(PLC_EN_MOT_GPIO_Port, PLC_EN_MOT_Pin);
 80016ae:	2108      	movs	r1, #8
 80016b0:	4824      	ldr	r0, [pc, #144]	; (8001744 <main+0x108>)
 80016b2:	f001 ff03 	bl	80034bc <HAL_GPIO_ReadPin>
 80016b6:	4603      	mov	r3, r0
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	bf0c      	ite	eq
 80016bc:	2301      	moveq	r3, #1
 80016be:	2300      	movne	r3, #0
 80016c0:	b2db      	uxtb	r3, r3
 80016c2:	461a      	mov	r2, r3
 80016c4:	4b20      	ldr	r3, [pc, #128]	; (8001748 <main+0x10c>)
 80016c6:	701a      	strb	r2, [r3, #0]
	  direction = HAL_GPIO_ReadPin(PLC_DIRECTION_GPIO_Port, PLC_DIRECTION_Pin);
 80016c8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80016cc:	481f      	ldr	r0, [pc, #124]	; (800174c <main+0x110>)
 80016ce:	f001 fef5 	bl	80034bc <HAL_GPIO_ReadPin>
 80016d2:	4603      	mov	r3, r0
 80016d4:	461a      	mov	r2, r3
 80016d6:	4b1e      	ldr	r3, [pc, #120]	; (8001750 <main+0x114>)
 80016d8:	701a      	strb	r2, [r3, #0]
	  if(move_mot&&(!motor_moved)){
 80016da:	4b1b      	ldr	r3, [pc, #108]	; (8001748 <main+0x10c>)
 80016dc:	781b      	ldrb	r3, [r3, #0]
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d00b      	beq.n	80016fa <main+0xbe>
 80016e2:	4b1c      	ldr	r3, [pc, #112]	; (8001754 <main+0x118>)
 80016e4:	781b      	ldrb	r3, [r3, #0]
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d107      	bne.n	80016fa <main+0xbe>

		  move_stepper_dec_mm(magic_number);
 80016ea:	4b1b      	ldr	r3, [pc, #108]	; (8001758 <main+0x11c>)
 80016ec:	881b      	ldrh	r3, [r3, #0]
 80016ee:	4618      	mov	r0, r3
 80016f0:	f7ff ff5e 	bl	80015b0 <move_stepper_dec_mm>
		  motor_moved = 1;
 80016f4:	4b17      	ldr	r3, [pc, #92]	; (8001754 <main+0x118>)
 80016f6:	2201      	movs	r2, #1
 80016f8:	701a      	strb	r2, [r3, #0]
	  }

	  if(startup_movement){
 80016fa:	4b18      	ldr	r3, [pc, #96]	; (800175c <main+0x120>)
 80016fc:	781b      	ldrb	r3, [r3, #0]
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d006      	beq.n	8001710 <main+0xd4>
		  direction =0;
 8001702:	4b13      	ldr	r3, [pc, #76]	; (8001750 <main+0x114>)
 8001704:	2200      	movs	r2, #0
 8001706:	701a      	strb	r2, [r3, #0]
		  move_stepper(600);
 8001708:	f44f 7016 	mov.w	r0, #600	; 0x258
 800170c:	f7ff ff10 	bl	8001530 <move_stepper>
	  }

	  if(back_movement){
 8001710:	4b13      	ldr	r3, [pc, #76]	; (8001760 <main+0x124>)
 8001712:	781b      	ldrb	r3, [r3, #0]
 8001714:	2b00      	cmp	r3, #0
 8001716:	d0c5      	beq.n	80016a4 <main+0x68>
		  direction = 1;
 8001718:	4b0d      	ldr	r3, [pc, #52]	; (8001750 <main+0x114>)
 800171a:	2201      	movs	r2, #1
 800171c:	701a      	strb	r2, [r3, #0]
		  move_stepper(600);
 800171e:	f44f 7016 	mov.w	r0, #600	; 0x258
 8001722:	f7ff ff05 	bl	8001530 <move_stepper>
		  tare_counter += 600;
 8001726:	4b0f      	ldr	r3, [pc, #60]	; (8001764 <main+0x128>)
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	f503 7316 	add.w	r3, r3, #600	; 0x258
 800172e:	4a0d      	ldr	r2, [pc, #52]	; (8001764 <main+0x128>)
 8001730:	6013      	str	r3, [r2, #0]
	  HAL_Delay(100);
 8001732:	e7b7      	b.n	80016a4 <main+0x68>
 8001734:	20000324 	.word	0x20000324
 8001738:	200002dc 	.word	0x200002dc
 800173c:	20000219 	.word	0x20000219
 8001740:	2000036c 	.word	0x2000036c
 8001744:	40020400 	.word	0x40020400
 8001748:	2000020e 	.word	0x2000020e
 800174c:	40020000 	.word	0x40020000
 8001750:	20000210 	.word	0x20000210
 8001754:	2000020f 	.word	0x2000020f
 8001758:	20000208 	.word	0x20000208
 800175c:	20000211 	.word	0x20000211
 8001760:	20000218 	.word	0x20000218
 8001764:	20000214 	.word	0x20000214

08001768 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b094      	sub	sp, #80	; 0x50
 800176c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800176e:	f107 0320 	add.w	r3, r7, #32
 8001772:	2230      	movs	r2, #48	; 0x30
 8001774:	2100      	movs	r1, #0
 8001776:	4618      	mov	r0, r3
 8001778:	f005 f952 	bl	8006a20 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800177c:	f107 030c 	add.w	r3, r7, #12
 8001780:	2200      	movs	r2, #0
 8001782:	601a      	str	r2, [r3, #0]
 8001784:	605a      	str	r2, [r3, #4]
 8001786:	609a      	str	r2, [r3, #8]
 8001788:	60da      	str	r2, [r3, #12]
 800178a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800178c:	2300      	movs	r3, #0
 800178e:	60bb      	str	r3, [r7, #8]
 8001790:	4b28      	ldr	r3, [pc, #160]	; (8001834 <SystemClock_Config+0xcc>)
 8001792:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001794:	4a27      	ldr	r2, [pc, #156]	; (8001834 <SystemClock_Config+0xcc>)
 8001796:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800179a:	6413      	str	r3, [r2, #64]	; 0x40
 800179c:	4b25      	ldr	r3, [pc, #148]	; (8001834 <SystemClock_Config+0xcc>)
 800179e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017a4:	60bb      	str	r3, [r7, #8]
 80017a6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80017a8:	2300      	movs	r3, #0
 80017aa:	607b      	str	r3, [r7, #4]
 80017ac:	4b22      	ldr	r3, [pc, #136]	; (8001838 <SystemClock_Config+0xd0>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80017b4:	4a20      	ldr	r2, [pc, #128]	; (8001838 <SystemClock_Config+0xd0>)
 80017b6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80017ba:	6013      	str	r3, [r2, #0]
 80017bc:	4b1e      	ldr	r3, [pc, #120]	; (8001838 <SystemClock_Config+0xd0>)
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80017c4:	607b      	str	r3, [r7, #4]
 80017c6:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80017c8:	2302      	movs	r3, #2
 80017ca:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80017cc:	2301      	movs	r3, #1
 80017ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80017d0:	2310      	movs	r3, #16
 80017d2:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80017d4:	2302      	movs	r3, #2
 80017d6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80017d8:	2300      	movs	r3, #0
 80017da:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80017dc:	2308      	movs	r3, #8
 80017de:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 60;
 80017e0:	233c      	movs	r3, #60	; 0x3c
 80017e2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80017e4:	2302      	movs	r3, #2
 80017e6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80017e8:	2307      	movs	r3, #7
 80017ea:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017ec:	f107 0320 	add.w	r3, r7, #32
 80017f0:	4618      	mov	r0, r3
 80017f2:	f002 ffb5 	bl	8004760 <HAL_RCC_OscConfig>
 80017f6:	4603      	mov	r3, r0
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d001      	beq.n	8001800 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80017fc:	f000 f9a0 	bl	8001b40 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001800:	230f      	movs	r3, #15
 8001802:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001804:	2302      	movs	r3, #2
 8001806:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001808:	2300      	movs	r3, #0
 800180a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800180c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001810:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001812:	2300      	movs	r3, #0
 8001814:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001816:	f107 030c 	add.w	r3, r7, #12
 800181a:	2101      	movs	r1, #1
 800181c:	4618      	mov	r0, r3
 800181e:	f003 fa17 	bl	8004c50 <HAL_RCC_ClockConfig>
 8001822:	4603      	mov	r3, r0
 8001824:	2b00      	cmp	r3, #0
 8001826:	d001      	beq.n	800182c <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001828:	f000 f98a 	bl	8001b40 <Error_Handler>
  }
}
 800182c:	bf00      	nop
 800182e:	3750      	adds	r7, #80	; 0x50
 8001830:	46bd      	mov	sp, r7
 8001832:	bd80      	pop	{r7, pc}
 8001834:	40023800 	.word	0x40023800
 8001838:	40007000 	.word	0x40007000
 800183c:	00000000 	.word	0x00000000

08001840 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b084      	sub	sp, #16
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
	switch(cmd_char){
 8001848:	4b87      	ldr	r3, [pc, #540]	; (8001a68 <HAL_UART_RxCpltCallback+0x228>)
 800184a:	781b      	ldrb	r3, [r3, #0]
 800184c:	b2db      	uxtb	r3, r3
 800184e:	3b61      	subs	r3, #97	; 0x61
 8001850:	2b13      	cmp	r3, #19
 8001852:	f200 80f7 	bhi.w	8001a44 <HAL_UART_RxCpltCallback+0x204>
 8001856:	a201      	add	r2, pc, #4	; (adr r2, 800185c <HAL_UART_RxCpltCallback+0x1c>)
 8001858:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800185c:	080018ad 	.word	0x080018ad
 8001860:	0800192d 	.word	0x0800192d
 8001864:	08001971 	.word	0x08001971
 8001868:	080019a1 	.word	0x080019a1
 800186c:	08001a45 	.word	0x08001a45
 8001870:	08001a45 	.word	0x08001a45
 8001874:	080019df 	.word	0x080019df
 8001878:	08001a45 	.word	0x08001a45
 800187c:	08001a45 	.word	0x08001a45
 8001880:	08001a45 	.word	0x08001a45
 8001884:	08001a45 	.word	0x08001a45
 8001888:	08001a45 	.word	0x08001a45
 800188c:	08001a45 	.word	0x08001a45
 8001890:	08001a45 	.word	0x08001a45
 8001894:	08001a45 	.word	0x08001a45
 8001898:	08001a45 	.word	0x08001a45
 800189c:	08001a45 	.word	0x08001a45
 80018a0:	08001a45 	.word	0x08001a45
 80018a4:	08001a45 	.word	0x08001a45
 80018a8:	080019d7 	.word	0x080019d7
	case 'a':
		distance_avg=0;
 80018ac:	4b6f      	ldr	r3, [pc, #444]	; (8001a6c <HAL_UART_RxCpltCallback+0x22c>)
 80018ae:	2200      	movs	r2, #0
 80018b0:	601a      	str	r2, [r3, #0]
		for(int k=0; k<10;k++){
 80018b2:	2300      	movs	r3, #0
 80018b4:	60fb      	str	r3, [r7, #12]
 80018b6:	e00b      	b.n	80018d0 <HAL_UART_RxCpltCallback+0x90>
			distance_avg += distance;
 80018b8:	4b6c      	ldr	r3, [pc, #432]	; (8001a6c <HAL_UART_RxCpltCallback+0x22c>)
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	461a      	mov	r2, r3
 80018be:	4b6c      	ldr	r3, [pc, #432]	; (8001a70 <HAL_UART_RxCpltCallback+0x230>)
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	4413      	add	r3, r2
 80018c4:	461a      	mov	r2, r3
 80018c6:	4b69      	ldr	r3, [pc, #420]	; (8001a6c <HAL_UART_RxCpltCallback+0x22c>)
 80018c8:	601a      	str	r2, [r3, #0]
		for(int k=0; k<10;k++){
 80018ca:	68fb      	ldr	r3, [r7, #12]
 80018cc:	3301      	adds	r3, #1
 80018ce:	60fb      	str	r3, [r7, #12]
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	2b09      	cmp	r3, #9
 80018d4:	ddf0      	ble.n	80018b8 <HAL_UART_RxCpltCallback+0x78>
		}
		buffer[32] = "";
 80018d6:	4b67      	ldr	r3, [pc, #412]	; (8001a74 <HAL_UART_RxCpltCallback+0x234>)
 80018d8:	b2da      	uxtb	r2, r3
 80018da:	4b67      	ldr	r3, [pc, #412]	; (8001a78 <HAL_UART_RxCpltCallback+0x238>)
 80018dc:	f883 2020 	strb.w	r2, [r3, #32]
		dim = sprintf(buffer,"%f\n",(float)(distance_avg/100.0)); //media + conversione in millimetri
 80018e0:	4b62      	ldr	r3, [pc, #392]	; (8001a6c <HAL_UART_RxCpltCallback+0x22c>)
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	4618      	mov	r0, r3
 80018e6:	f7fe fe25 	bl	8000534 <__aeabi_i2d>
 80018ea:	f04f 0200 	mov.w	r2, #0
 80018ee:	4b63      	ldr	r3, [pc, #396]	; (8001a7c <HAL_UART_RxCpltCallback+0x23c>)
 80018f0:	f7fe ffb4 	bl	800085c <__aeabi_ddiv>
 80018f4:	4602      	mov	r2, r0
 80018f6:	460b      	mov	r3, r1
 80018f8:	4610      	mov	r0, r2
 80018fa:	4619      	mov	r1, r3
 80018fc:	f7ff f97c 	bl	8000bf8 <__aeabi_d2f>
 8001900:	4603      	mov	r3, r0
 8001902:	4618      	mov	r0, r3
 8001904:	f7fe fe28 	bl	8000558 <__aeabi_f2d>
 8001908:	4602      	mov	r2, r0
 800190a:	460b      	mov	r3, r1
 800190c:	495c      	ldr	r1, [pc, #368]	; (8001a80 <HAL_UART_RxCpltCallback+0x240>)
 800190e:	485a      	ldr	r0, [pc, #360]	; (8001a78 <HAL_UART_RxCpltCallback+0x238>)
 8001910:	f005 fcf8 	bl	8007304 <siprintf>
 8001914:	4603      	mov	r3, r0
 8001916:	4a5b      	ldr	r2, [pc, #364]	; (8001a84 <HAL_UART_RxCpltCallback+0x244>)
 8001918:	6013      	str	r3, [r2, #0]
		HAL_UART_Transmit_IT(&huart2, buffer,dim);
 800191a:	4b5a      	ldr	r3, [pc, #360]	; (8001a84 <HAL_UART_RxCpltCallback+0x244>)
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	b29b      	uxth	r3, r3
 8001920:	461a      	mov	r2, r3
 8001922:	4955      	ldr	r1, [pc, #340]	; (8001a78 <HAL_UART_RxCpltCallback+0x238>)
 8001924:	4858      	ldr	r0, [pc, #352]	; (8001a88 <HAL_UART_RxCpltCallback+0x248>)
 8001926:	f004 f992 	bl	8005c4e <HAL_UART_Transmit_IT>
		//HAL_TIM_Base_Stop_IT(&htim11);
		break;
 800192a:	e090      	b.n	8001a4e <HAL_UART_RxCpltCallback+0x20e>
	case 'b':
		buffer[32] = "";
 800192c:	4b51      	ldr	r3, [pc, #324]	; (8001a74 <HAL_UART_RxCpltCallback+0x234>)
 800192e:	b2da      	uxtb	r2, r3
 8001930:	4b51      	ldr	r3, [pc, #324]	; (8001a78 <HAL_UART_RxCpltCallback+0x238>)
 8001932:	f883 2020 	strb.w	r2, [r3, #32]
		dim = sprintf(buffer,"%f\n",open_loop_motor_position/10.0);
 8001936:	4b55      	ldr	r3, [pc, #340]	; (8001a8c <HAL_UART_RxCpltCallback+0x24c>)
 8001938:	f9b3 3000 	ldrsh.w	r3, [r3]
 800193c:	4618      	mov	r0, r3
 800193e:	f7fe fdf9 	bl	8000534 <__aeabi_i2d>
 8001942:	f04f 0200 	mov.w	r2, #0
 8001946:	4b52      	ldr	r3, [pc, #328]	; (8001a90 <HAL_UART_RxCpltCallback+0x250>)
 8001948:	f7fe ff88 	bl	800085c <__aeabi_ddiv>
 800194c:	4602      	mov	r2, r0
 800194e:	460b      	mov	r3, r1
 8001950:	494b      	ldr	r1, [pc, #300]	; (8001a80 <HAL_UART_RxCpltCallback+0x240>)
 8001952:	4849      	ldr	r0, [pc, #292]	; (8001a78 <HAL_UART_RxCpltCallback+0x238>)
 8001954:	f005 fcd6 	bl	8007304 <siprintf>
 8001958:	4603      	mov	r3, r0
 800195a:	4a4a      	ldr	r2, [pc, #296]	; (8001a84 <HAL_UART_RxCpltCallback+0x244>)
 800195c:	6013      	str	r3, [r2, #0]
		HAL_UART_Transmit_IT(&huart2, buffer,dim);
 800195e:	4b49      	ldr	r3, [pc, #292]	; (8001a84 <HAL_UART_RxCpltCallback+0x244>)
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	b29b      	uxth	r3, r3
 8001964:	461a      	mov	r2, r3
 8001966:	4944      	ldr	r1, [pc, #272]	; (8001a78 <HAL_UART_RxCpltCallback+0x238>)
 8001968:	4847      	ldr	r0, [pc, #284]	; (8001a88 <HAL_UART_RxCpltCallback+0x248>)
 800196a:	f004 f970 	bl	8005c4e <HAL_UART_Transmit_IT>
		break;
 800196e:	e06e      	b.n	8001a4e <HAL_UART_RxCpltCallback+0x20e>
	case 'c':
		buffer[32] = "";
 8001970:	4b40      	ldr	r3, [pc, #256]	; (8001a74 <HAL_UART_RxCpltCallback+0x234>)
 8001972:	b2da      	uxtb	r2, r3
 8001974:	4b40      	ldr	r3, [pc, #256]	; (8001a78 <HAL_UART_RxCpltCallback+0x238>)
 8001976:	f883 2020 	strb.w	r2, [r3, #32]
		dim = sprintf(buffer,"%d\n",moving);
 800197a:	4b46      	ldr	r3, [pc, #280]	; (8001a94 <HAL_UART_RxCpltCallback+0x254>)
 800197c:	781b      	ldrb	r3, [r3, #0]
 800197e:	461a      	mov	r2, r3
 8001980:	4945      	ldr	r1, [pc, #276]	; (8001a98 <HAL_UART_RxCpltCallback+0x258>)
 8001982:	483d      	ldr	r0, [pc, #244]	; (8001a78 <HAL_UART_RxCpltCallback+0x238>)
 8001984:	f005 fcbe 	bl	8007304 <siprintf>
 8001988:	4603      	mov	r3, r0
 800198a:	4a3e      	ldr	r2, [pc, #248]	; (8001a84 <HAL_UART_RxCpltCallback+0x244>)
 800198c:	6013      	str	r3, [r2, #0]
		HAL_UART_Transmit_IT(&huart2, buffer,dim);
 800198e:	4b3d      	ldr	r3, [pc, #244]	; (8001a84 <HAL_UART_RxCpltCallback+0x244>)
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	b29b      	uxth	r3, r3
 8001994:	461a      	mov	r2, r3
 8001996:	4938      	ldr	r1, [pc, #224]	; (8001a78 <HAL_UART_RxCpltCallback+0x238>)
 8001998:	483b      	ldr	r0, [pc, #236]	; (8001a88 <HAL_UART_RxCpltCallback+0x248>)
 800199a:	f004 f958 	bl	8005c4e <HAL_UART_Transmit_IT>
		break;
 800199e:	e056      	b.n	8001a4e <HAL_UART_RxCpltCallback+0x20e>
	case 'd':
		buffer[32] = "";
 80019a0:	4b34      	ldr	r3, [pc, #208]	; (8001a74 <HAL_UART_RxCpltCallback+0x234>)
 80019a2:	b2da      	uxtb	r2, r3
 80019a4:	4b34      	ldr	r3, [pc, #208]	; (8001a78 <HAL_UART_RxCpltCallback+0x238>)
 80019a6:	f883 2020 	strb.w	r2, [r3, #32]
		dim = sprintf(buffer,"%d\n",magic_number);
 80019aa:	4b3c      	ldr	r3, [pc, #240]	; (8001a9c <HAL_UART_RxCpltCallback+0x25c>)
 80019ac:	881b      	ldrh	r3, [r3, #0]
 80019ae:	461a      	mov	r2, r3
 80019b0:	4939      	ldr	r1, [pc, #228]	; (8001a98 <HAL_UART_RxCpltCallback+0x258>)
 80019b2:	4831      	ldr	r0, [pc, #196]	; (8001a78 <HAL_UART_RxCpltCallback+0x238>)
 80019b4:	f005 fca6 	bl	8007304 <siprintf>
 80019b8:	4603      	mov	r3, r0
 80019ba:	4a32      	ldr	r2, [pc, #200]	; (8001a84 <HAL_UART_RxCpltCallback+0x244>)
 80019bc:	6013      	str	r3, [r2, #0]
		HAL_UART_Transmit_IT(&huart2, buffer,dim);
 80019be:	4b31      	ldr	r3, [pc, #196]	; (8001a84 <HAL_UART_RxCpltCallback+0x244>)
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	b29b      	uxth	r3, r3
 80019c4:	461a      	mov	r2, r3
 80019c6:	492c      	ldr	r1, [pc, #176]	; (8001a78 <HAL_UART_RxCpltCallback+0x238>)
 80019c8:	482f      	ldr	r0, [pc, #188]	; (8001a88 <HAL_UART_RxCpltCallback+0x248>)
 80019ca:	f004 f940 	bl	8005c4e <HAL_UART_Transmit_IT>
		motor_moved = 0;
 80019ce:	4b34      	ldr	r3, [pc, #208]	; (8001aa0 <HAL_UART_RxCpltCallback+0x260>)
 80019d0:	2200      	movs	r2, #0
 80019d2:	701a      	strb	r2, [r3, #0]
		break;
 80019d4:	e03b      	b.n	8001a4e <HAL_UART_RxCpltCallback+0x20e>
	case 't':
		startup_movement = 1;
 80019d6:	4b33      	ldr	r3, [pc, #204]	; (8001aa4 <HAL_UART_RxCpltCallback+0x264>)
 80019d8:	2201      	movs	r2, #1
 80019da:	701a      	strb	r2, [r3, #0]
		break;
 80019dc:	e037      	b.n	8001a4e <HAL_UART_RxCpltCallback+0x20e>
	case 'g':
		buffer[32] = "";
 80019de:	4b25      	ldr	r3, [pc, #148]	; (8001a74 <HAL_UART_RxCpltCallback+0x234>)
 80019e0:	b2da      	uxtb	r2, r3
 80019e2:	4b25      	ldr	r3, [pc, #148]	; (8001a78 <HAL_UART_RxCpltCallback+0x238>)
 80019e4:	f883 2020 	strb.w	r2, [r3, #32]
		dim = sprintf(buffer,"%f\n",(float)(tare_counter*DMILLIM_USTEP_CONSTANT/10));
 80019e8:	4b2f      	ldr	r3, [pc, #188]	; (8001aa8 <HAL_UART_RxCpltCallback+0x268>)
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	4618      	mov	r0, r3
 80019ee:	f7fe fd91 	bl	8000514 <__aeabi_ui2d>
 80019f2:	a31b      	add	r3, pc, #108	; (adr r3, 8001a60 <HAL_UART_RxCpltCallback+0x220>)
 80019f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019f8:	f7fe fe06 	bl	8000608 <__aeabi_dmul>
 80019fc:	4602      	mov	r2, r0
 80019fe:	460b      	mov	r3, r1
 8001a00:	4610      	mov	r0, r2
 8001a02:	4619      	mov	r1, r3
 8001a04:	f04f 0200 	mov.w	r2, #0
 8001a08:	4b21      	ldr	r3, [pc, #132]	; (8001a90 <HAL_UART_RxCpltCallback+0x250>)
 8001a0a:	f7fe ff27 	bl	800085c <__aeabi_ddiv>
 8001a0e:	4602      	mov	r2, r0
 8001a10:	460b      	mov	r3, r1
 8001a12:	4610      	mov	r0, r2
 8001a14:	4619      	mov	r1, r3
 8001a16:	f7ff f8ef 	bl	8000bf8 <__aeabi_d2f>
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	f7fe fd9b 	bl	8000558 <__aeabi_f2d>
 8001a22:	4602      	mov	r2, r0
 8001a24:	460b      	mov	r3, r1
 8001a26:	4916      	ldr	r1, [pc, #88]	; (8001a80 <HAL_UART_RxCpltCallback+0x240>)
 8001a28:	4813      	ldr	r0, [pc, #76]	; (8001a78 <HAL_UART_RxCpltCallback+0x238>)
 8001a2a:	f005 fc6b 	bl	8007304 <siprintf>
 8001a2e:	4603      	mov	r3, r0
 8001a30:	4a14      	ldr	r2, [pc, #80]	; (8001a84 <HAL_UART_RxCpltCallback+0x244>)
 8001a32:	6013      	str	r3, [r2, #0]
		HAL_UART_Transmit_IT(&huart2, buffer,dim);
 8001a34:	4b13      	ldr	r3, [pc, #76]	; (8001a84 <HAL_UART_RxCpltCallback+0x244>)
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	b29b      	uxth	r3, r3
 8001a3a:	461a      	mov	r2, r3
 8001a3c:	490e      	ldr	r1, [pc, #56]	; (8001a78 <HAL_UART_RxCpltCallback+0x238>)
 8001a3e:	4812      	ldr	r0, [pc, #72]	; (8001a88 <HAL_UART_RxCpltCallback+0x248>)
 8001a40:	f004 f905 	bl	8005c4e <HAL_UART_Transmit_IT>
	default:

		HAL_UART_Transmit_IT(&huart2, "unknown char\n",13);
 8001a44:	220d      	movs	r2, #13
 8001a46:	4919      	ldr	r1, [pc, #100]	; (8001aac <HAL_UART_RxCpltCallback+0x26c>)
 8001a48:	480f      	ldr	r0, [pc, #60]	; (8001a88 <HAL_UART_RxCpltCallback+0x248>)
 8001a4a:	f004 f900 	bl	8005c4e <HAL_UART_Transmit_IT>


	}

	HAL_UART_Receive_IT(&huart2, &cmd_char, 1);
 8001a4e:	2201      	movs	r2, #1
 8001a50:	4905      	ldr	r1, [pc, #20]	; (8001a68 <HAL_UART_RxCpltCallback+0x228>)
 8001a52:	480d      	ldr	r0, [pc, #52]	; (8001a88 <HAL_UART_RxCpltCallback+0x248>)
 8001a54:	f004 f940 	bl	8005cd8 <HAL_UART_Receive_IT>
}
 8001a58:	bf00      	nop
 8001a5a:	3710      	adds	r7, #16
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	bd80      	pop	{r7, pc}
 8001a60:	4c327ffc 	.word	0x4c327ffc
 8001a64:	3f89a8c1 	.word	0x3f89a8c1
 8001a68:	20000219 	.word	0x20000219
 8001a6c:	2000021c 	.word	0x2000021c
 8001a70:	200001fc 	.word	0x200001fc
 8001a74:	08009878 	.word	0x08009878
 8001a78:	20000220 	.word	0x20000220
 8001a7c:	40590000 	.word	0x40590000
 8001a80:	0800987c 	.word	0x0800987c
 8001a84:	20000240 	.word	0x20000240
 8001a88:	2000036c 	.word	0x2000036c
 8001a8c:	2000020c 	.word	0x2000020c
 8001a90:	40240000 	.word	0x40240000
 8001a94:	2000020a 	.word	0x2000020a
 8001a98:	08009880 	.word	0x08009880
 8001a9c:	20000208 	.word	0x20000208
 8001aa0:	2000020f 	.word	0x2000020f
 8001aa4:	20000211 	.word	0x20000211
 8001aa8:	20000214 	.word	0x20000214
 8001aac:	08009884 	.word	0x08009884

08001ab0 <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b082      	sub	sp, #8
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
	if(htim->Instance==TIM11){
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	4a05      	ldr	r2, [pc, #20]	; (8001ad4 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8001abe:	4293      	cmp	r3, r2
 8001ac0:	d103      	bne.n	8001aca <HAL_TIM_PeriodElapsedCallback+0x1a>
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8001ac2:	2120      	movs	r1, #32
 8001ac4:	4804      	ldr	r0, [pc, #16]	; (8001ad8 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8001ac6:	f001 fd2a 	bl	800351e <HAL_GPIO_TogglePin>
	}

}
 8001aca:	bf00      	nop
 8001acc:	3708      	adds	r7, #8
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	bd80      	pop	{r7, pc}
 8001ad2:	bf00      	nop
 8001ad4:	40014800 	.word	0x40014800
 8001ad8:	40020000 	.word	0x40020000

08001adc <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b082      	sub	sp, #8
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	80fb      	strh	r3, [r7, #6]

	if(GPIO_Pin == END_STOPmax_Pin){ // quando tocco l'endstop finale
 8001ae6:	88fb      	ldrh	r3, [r7, #6]
 8001ae8:	2b20      	cmp	r3, #32
 8001aea:	d10e      	bne.n	8001b0a <HAL_GPIO_EXTI_Callback+0x2e>
		startup_movement = 0;
 8001aec:	4b0e      	ldr	r3, [pc, #56]	; (8001b28 <HAL_GPIO_EXTI_Callback+0x4c>)
 8001aee:	2200      	movs	r2, #0
 8001af0:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit_IT(&huart2, "9\n",2);
 8001af2:	2202      	movs	r2, #2
 8001af4:	490d      	ldr	r1, [pc, #52]	; (8001b2c <HAL_GPIO_EXTI_Callback+0x50>)
 8001af6:	480e      	ldr	r0, [pc, #56]	; (8001b30 <HAL_GPIO_EXTI_Callback+0x54>)
 8001af8:	f004 f8a9 	bl	8005c4e <HAL_UART_Transmit_IT>
		back_movement = 1;
 8001afc:	4b0d      	ldr	r3, [pc, #52]	; (8001b34 <HAL_GPIO_EXTI_Callback+0x58>)
 8001afe:	2201      	movs	r2, #1
 8001b00:	701a      	strb	r2, [r3, #0]
		tare_counter = 0;
 8001b02:	4b0d      	ldr	r3, [pc, #52]	; (8001b38 <HAL_GPIO_EXTI_Callback+0x5c>)
 8001b04:	2200      	movs	r2, #0
 8001b06:	601a      	str	r2, [r3, #0]

	}else if(GPIO_Pin==END_STOPmin_Pin){ // quando tocco l'endstop minimo
		back_movement = 0;
		HAL_UART_Transmit_IT(&huart2, "0\n",2);
	}
}
 8001b08:	e00a      	b.n	8001b20 <HAL_GPIO_EXTI_Callback+0x44>
	}else if(GPIO_Pin==END_STOPmin_Pin){ // quando tocco l'endstop minimo
 8001b0a:	88fb      	ldrh	r3, [r7, #6]
 8001b0c:	2b10      	cmp	r3, #16
 8001b0e:	d107      	bne.n	8001b20 <HAL_GPIO_EXTI_Callback+0x44>
		back_movement = 0;
 8001b10:	4b08      	ldr	r3, [pc, #32]	; (8001b34 <HAL_GPIO_EXTI_Callback+0x58>)
 8001b12:	2200      	movs	r2, #0
 8001b14:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit_IT(&huart2, "0\n",2);
 8001b16:	2202      	movs	r2, #2
 8001b18:	4908      	ldr	r1, [pc, #32]	; (8001b3c <HAL_GPIO_EXTI_Callback+0x60>)
 8001b1a:	4805      	ldr	r0, [pc, #20]	; (8001b30 <HAL_GPIO_EXTI_Callback+0x54>)
 8001b1c:	f004 f897 	bl	8005c4e <HAL_UART_Transmit_IT>
}
 8001b20:	bf00      	nop
 8001b22:	3708      	adds	r7, #8
 8001b24:	46bd      	mov	sp, r7
 8001b26:	bd80      	pop	{r7, pc}
 8001b28:	20000211 	.word	0x20000211
 8001b2c:	08009894 	.word	0x08009894
 8001b30:	2000036c 	.word	0x2000036c
 8001b34:	20000218 	.word	0x20000218
 8001b38:	20000214 	.word	0x20000214
 8001b3c:	08009898 	.word	0x08009898

08001b40 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b40:	b480      	push	{r7}
 8001b42:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b44:	b672      	cpsid	i
}
 8001b46:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b48:	e7fe      	b.n	8001b48 <Error_Handler+0x8>
	...

08001b4c <si5351_Init>:
*/
/**************************************************************************/

extern I2C_HandleTypeDef hi2c1;
err_t si5351_Init(void)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b086      	sub	sp, #24
 8001b50:	af00      	add	r7, sp, #0

	/*!
	    Constructor
	*/
	  m_si5351Config.initialised     = 0;
 8001b52:	4b57      	ldr	r3, [pc, #348]	; (8001cb0 <si5351_Init+0x164>)
 8001b54:	2200      	movs	r2, #0
 8001b56:	701a      	strb	r2, [r3, #0]
	  m_si5351Config.crystalFreq     = SI5351_CRYSTAL_FREQ_25MHZ;
 8001b58:	4b55      	ldr	r3, [pc, #340]	; (8001cb0 <si5351_Init+0x164>)
 8001b5a:	4a56      	ldr	r2, [pc, #344]	; (8001cb4 <si5351_Init+0x168>)
 8001b5c:	605a      	str	r2, [r3, #4]
	  m_si5351Config.crystalLoad     = SI5351_CRYSTAL_LOAD_10PF;
 8001b5e:	4b54      	ldr	r3, [pc, #336]	; (8001cb0 <si5351_Init+0x164>)
 8001b60:	22c0      	movs	r2, #192	; 0xc0
 8001b62:	721a      	strb	r2, [r3, #8]
	  m_si5351Config.crystalPPM      = 30;
 8001b64:	4b52      	ldr	r3, [pc, #328]	; (8001cb0 <si5351_Init+0x164>)
 8001b66:	221e      	movs	r2, #30
 8001b68:	60da      	str	r2, [r3, #12]
	  m_si5351Config.plla_configured = 0;
 8001b6a:	4b51      	ldr	r3, [pc, #324]	; (8001cb0 <si5351_Init+0x164>)
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	741a      	strb	r2, [r3, #16]
	  m_si5351Config.plla_freq       = 0;
 8001b70:	4b4f      	ldr	r3, [pc, #316]	; (8001cb0 <si5351_Init+0x164>)
 8001b72:	2200      	movs	r2, #0
 8001b74:	615a      	str	r2, [r3, #20]
	  m_si5351Config.pllb_configured = 0;
 8001b76:	4b4e      	ldr	r3, [pc, #312]	; (8001cb0 <si5351_Init+0x164>)
 8001b78:	2200      	movs	r2, #0
 8001b7a:	761a      	strb	r2, [r3, #24]
	  m_si5351Config.pllb_freq       = 0;
 8001b7c:	4b4c      	ldr	r3, [pc, #304]	; (8001cb0 <si5351_Init+0x164>)
 8001b7e:	2200      	movs	r2, #0
 8001b80:	61da      	str	r2, [r3, #28]
	  m_si5351Config.ms0_freq		 = 0;
 8001b82:	4b4b      	ldr	r3, [pc, #300]	; (8001cb0 <si5351_Init+0x164>)
 8001b84:	2200      	movs	r2, #0
 8001b86:	621a      	str	r2, [r3, #32]
	  m_si5351Config.ms1_freq		 = 0;
 8001b88:	4b49      	ldr	r3, [pc, #292]	; (8001cb0 <si5351_Init+0x164>)
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	625a      	str	r2, [r3, #36]	; 0x24
	  m_si5351Config.ms2_freq		 = 0;
 8001b8e:	4b48      	ldr	r3, [pc, #288]	; (8001cb0 <si5351_Init+0x164>)
 8001b90:	2200      	movs	r2, #0
 8001b92:	629a      	str	r2, [r3, #40]	; 0x28
	  m_si5351Config.ms0_r_div		 = 0;
 8001b94:	4b46      	ldr	r3, [pc, #280]	; (8001cb0 <si5351_Init+0x164>)
 8001b96:	2200      	movs	r2, #0
 8001b98:	62da      	str	r2, [r3, #44]	; 0x2c
	  m_si5351Config.ms1_r_div		 = 0;
 8001b9a:	4b45      	ldr	r3, [pc, #276]	; (8001cb0 <si5351_Init+0x164>)
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	631a      	str	r2, [r3, #48]	; 0x30
	  m_si5351Config.ms2_r_div		 = 0;
 8001ba0:	4b43      	ldr	r3, [pc, #268]	; (8001cb0 <si5351_Init+0x164>)
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	635a      	str	r2, [r3, #52]	; 0x34



  /* Disable all outputs setting CLKx_DIS high */
  ASSERT_STATUS(si5351_write8(SI5351_REGISTER_3_OUTPUT_ENABLE_CONTROL, 0xFF));
 8001ba6:	21ff      	movs	r1, #255	; 0xff
 8001ba8:	2003      	movs	r0, #3
 8001baa:	f000 fd47 	bl	800263c <si5351_write8>
 8001bae:	4603      	mov	r3, r0
 8001bb0:	82fb      	strh	r3, [r7, #22]
 8001bb2:	8afb      	ldrh	r3, [r7, #22]
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d001      	beq.n	8001bbc <si5351_Init+0x70>
 8001bb8:	8afb      	ldrh	r3, [r7, #22]
 8001bba:	e074      	b.n	8001ca6 <si5351_Init+0x15a>

  /* Power down all output drivers */
  ASSERT_STATUS(si5351_write8(SI5351_REGISTER_16_CLK0_CONTROL, 0x80));
 8001bbc:	2180      	movs	r1, #128	; 0x80
 8001bbe:	2010      	movs	r0, #16
 8001bc0:	f000 fd3c 	bl	800263c <si5351_write8>
 8001bc4:	4603      	mov	r3, r0
 8001bc6:	82bb      	strh	r3, [r7, #20]
 8001bc8:	8abb      	ldrh	r3, [r7, #20]
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d001      	beq.n	8001bd2 <si5351_Init+0x86>
 8001bce:	8abb      	ldrh	r3, [r7, #20]
 8001bd0:	e069      	b.n	8001ca6 <si5351_Init+0x15a>
  ASSERT_STATUS(si5351_write8(SI5351_REGISTER_17_CLK1_CONTROL, 0x80));
 8001bd2:	2180      	movs	r1, #128	; 0x80
 8001bd4:	2011      	movs	r0, #17
 8001bd6:	f000 fd31 	bl	800263c <si5351_write8>
 8001bda:	4603      	mov	r3, r0
 8001bdc:	827b      	strh	r3, [r7, #18]
 8001bde:	8a7b      	ldrh	r3, [r7, #18]
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d001      	beq.n	8001be8 <si5351_Init+0x9c>
 8001be4:	8a7b      	ldrh	r3, [r7, #18]
 8001be6:	e05e      	b.n	8001ca6 <si5351_Init+0x15a>
  ASSERT_STATUS(si5351_write8(SI5351_REGISTER_18_CLK2_CONTROL, 0x80));
 8001be8:	2180      	movs	r1, #128	; 0x80
 8001bea:	2012      	movs	r0, #18
 8001bec:	f000 fd26 	bl	800263c <si5351_write8>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	823b      	strh	r3, [r7, #16]
 8001bf4:	8a3b      	ldrh	r3, [r7, #16]
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d001      	beq.n	8001bfe <si5351_Init+0xb2>
 8001bfa:	8a3b      	ldrh	r3, [r7, #16]
 8001bfc:	e053      	b.n	8001ca6 <si5351_Init+0x15a>
  ASSERT_STATUS(si5351_write8(SI5351_REGISTER_19_CLK3_CONTROL, 0x80));
 8001bfe:	2180      	movs	r1, #128	; 0x80
 8001c00:	2013      	movs	r0, #19
 8001c02:	f000 fd1b 	bl	800263c <si5351_write8>
 8001c06:	4603      	mov	r3, r0
 8001c08:	81fb      	strh	r3, [r7, #14]
 8001c0a:	89fb      	ldrh	r3, [r7, #14]
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d001      	beq.n	8001c14 <si5351_Init+0xc8>
 8001c10:	89fb      	ldrh	r3, [r7, #14]
 8001c12:	e048      	b.n	8001ca6 <si5351_Init+0x15a>
  ASSERT_STATUS(si5351_write8(SI5351_REGISTER_20_CLK4_CONTROL, 0x80));
 8001c14:	2180      	movs	r1, #128	; 0x80
 8001c16:	2014      	movs	r0, #20
 8001c18:	f000 fd10 	bl	800263c <si5351_write8>
 8001c1c:	4603      	mov	r3, r0
 8001c1e:	81bb      	strh	r3, [r7, #12]
 8001c20:	89bb      	ldrh	r3, [r7, #12]
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d001      	beq.n	8001c2a <si5351_Init+0xde>
 8001c26:	89bb      	ldrh	r3, [r7, #12]
 8001c28:	e03d      	b.n	8001ca6 <si5351_Init+0x15a>
  ASSERT_STATUS(si5351_write8(SI5351_REGISTER_21_CLK5_CONTROL, 0x80));
 8001c2a:	2180      	movs	r1, #128	; 0x80
 8001c2c:	2015      	movs	r0, #21
 8001c2e:	f000 fd05 	bl	800263c <si5351_write8>
 8001c32:	4603      	mov	r3, r0
 8001c34:	817b      	strh	r3, [r7, #10]
 8001c36:	897b      	ldrh	r3, [r7, #10]
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d001      	beq.n	8001c40 <si5351_Init+0xf4>
 8001c3c:	897b      	ldrh	r3, [r7, #10]
 8001c3e:	e032      	b.n	8001ca6 <si5351_Init+0x15a>
  ASSERT_STATUS(si5351_write8(SI5351_REGISTER_22_CLK6_CONTROL, 0x80));
 8001c40:	2180      	movs	r1, #128	; 0x80
 8001c42:	2016      	movs	r0, #22
 8001c44:	f000 fcfa 	bl	800263c <si5351_write8>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	813b      	strh	r3, [r7, #8]
 8001c4c:	893b      	ldrh	r3, [r7, #8]
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d001      	beq.n	8001c56 <si5351_Init+0x10a>
 8001c52:	893b      	ldrh	r3, [r7, #8]
 8001c54:	e027      	b.n	8001ca6 <si5351_Init+0x15a>
  ASSERT_STATUS(si5351_write8(SI5351_REGISTER_23_CLK7_CONTROL, 0x80));
 8001c56:	2180      	movs	r1, #128	; 0x80
 8001c58:	2017      	movs	r0, #23
 8001c5a:	f000 fcef 	bl	800263c <si5351_write8>
 8001c5e:	4603      	mov	r3, r0
 8001c60:	80fb      	strh	r3, [r7, #6]
 8001c62:	88fb      	ldrh	r3, [r7, #6]
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d001      	beq.n	8001c6c <si5351_Init+0x120>
 8001c68:	88fb      	ldrh	r3, [r7, #6]
 8001c6a:	e01c      	b.n	8001ca6 <si5351_Init+0x15a>

  /* Set the load capacitance for the XTAL */
  ASSERT_STATUS(si5351_write8(SI5351_REGISTER_183_CRYSTAL_INTERNAL_LOAD_CAPACITANCE,
 8001c6c:	4b10      	ldr	r3, [pc, #64]	; (8001cb0 <si5351_Init+0x164>)
 8001c6e:	7a1b      	ldrb	r3, [r3, #8]
 8001c70:	4619      	mov	r1, r3
 8001c72:	20b7      	movs	r0, #183	; 0xb7
 8001c74:	f000 fce2 	bl	800263c <si5351_write8>
 8001c78:	4603      	mov	r3, r0
 8001c7a:	80bb      	strh	r3, [r7, #4]
 8001c7c:	88bb      	ldrh	r3, [r7, #4]
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d001      	beq.n	8001c86 <si5351_Init+0x13a>
 8001c82:	88bb      	ldrh	r3, [r7, #4]
 8001c84:	e00f      	b.n	8001ca6 <si5351_Init+0x15a>
     By default, ClockBuilder Desktop sets this register to 0x18.
     Note that the least significant nibble must remain 0x8, but the most
     significant nibble may be modified to suit your needs. */

  /* Reset the PLL config fields just in case we call init again */
  m_si5351Config.plla_configured = 0;
 8001c86:	4b0a      	ldr	r3, [pc, #40]	; (8001cb0 <si5351_Init+0x164>)
 8001c88:	2200      	movs	r2, #0
 8001c8a:	741a      	strb	r2, [r3, #16]
  m_si5351Config.plla_freq = 0;
 8001c8c:	4b08      	ldr	r3, [pc, #32]	; (8001cb0 <si5351_Init+0x164>)
 8001c8e:	2200      	movs	r2, #0
 8001c90:	615a      	str	r2, [r3, #20]
  m_si5351Config.pllb_configured = 0;
 8001c92:	4b07      	ldr	r3, [pc, #28]	; (8001cb0 <si5351_Init+0x164>)
 8001c94:	2200      	movs	r2, #0
 8001c96:	761a      	strb	r2, [r3, #24]
  m_si5351Config.pllb_freq = 0;
 8001c98:	4b05      	ldr	r3, [pc, #20]	; (8001cb0 <si5351_Init+0x164>)
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	61da      	str	r2, [r3, #28]

  /* All done! */
  m_si5351Config.initialised = 1;
 8001c9e:	4b04      	ldr	r3, [pc, #16]	; (8001cb0 <si5351_Init+0x164>)
 8001ca0:	2201      	movs	r2, #1
 8001ca2:	701a      	strb	r2, [r3, #0]

  return ERROR_NONE;
 8001ca4:	2300      	movs	r3, #0
}
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	3718      	adds	r7, #24
 8001caa:	46bd      	mov	sp, r7
 8001cac:	bd80      	pop	{r7, pc}
 8001cae:	bf00      	nop
 8001cb0:	200002a4 	.word	0x200002a4
 8001cb4:	017d7840 	.word	0x017d7840

08001cb8 <si5351_setupPLLInt>:
                - SI5351_PLL_B
  @param  mult  The PLL integer multiplier (must be between 15 and 90)
*/
/**************************************************************************/
err_t si5351_setupPLLInt(si5351PLL_t pll, uint8_t mult)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b082      	sub	sp, #8
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	460a      	mov	r2, r1
 8001cc2:	71fb      	strb	r3, [r7, #7]
 8001cc4:	4613      	mov	r3, r2
 8001cc6:	71bb      	strb	r3, [r7, #6]
  return si5351_setupPLL(pll, mult, 0, 1);
 8001cc8:	79b9      	ldrb	r1, [r7, #6]
 8001cca:	79f8      	ldrb	r0, [r7, #7]
 8001ccc:	2301      	movs	r3, #1
 8001cce:	2200      	movs	r2, #0
 8001cd0:	f000 f806 	bl	8001ce0 <si5351_setupPLL>
 8001cd4:	4603      	mov	r3, r0
}
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	3708      	adds	r7, #8
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	bd80      	pop	{r7, pc}
	...

08001ce0 <si5351_setupPLL>:
/**************************************************************************/
err_t si5351_setupPLL(si5351PLL_t pll,
                                uint8_t     mult,
                                uint32_t    num,
                                uint32_t    denom)
{
 8001ce0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001ce4:	b08e      	sub	sp, #56	; 0x38
 8001ce6:	af00      	add	r7, sp, #0
 8001ce8:	60ba      	str	r2, [r7, #8]
 8001cea:	607b      	str	r3, [r7, #4]
 8001cec:	4603      	mov	r3, r0
 8001cee:	73fb      	strb	r3, [r7, #15]
 8001cf0:	460b      	mov	r3, r1
 8001cf2:	73bb      	strb	r3, [r7, #14]
  uint32_t P1;       /* PLL config register P1 */
  uint32_t P2;	     /* PLL config register P2 */
  uint32_t P3;	     /* PLL config register P3 */

  /* Basic validation */
  ASSERT( m_si5351Config.initialised, ERROR_DEVICENOTINITIALISED );
 8001cf4:	4ba5      	ldr	r3, [pc, #660]	; (8001f8c <si5351_setupPLL+0x2ac>)
 8001cf6:	781b      	ldrb	r3, [r3, #0]
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d101      	bne.n	8001d00 <si5351_setupPLL+0x20>
 8001cfc:	2305      	movs	r3, #5
 8001cfe:	e1b2      	b.n	8002066 <si5351_setupPLL+0x386>
  ASSERT( (mult > 14) && (mult < 91), ERROR_INVALIDPARAMETER ); /* mult = 15..90 */
 8001d00:	7bbb      	ldrb	r3, [r7, #14]
 8001d02:	2b0e      	cmp	r3, #14
 8001d04:	d902      	bls.n	8001d0c <si5351_setupPLL+0x2c>
 8001d06:	7bbb      	ldrb	r3, [r7, #14]
 8001d08:	2b5a      	cmp	r3, #90	; 0x5a
 8001d0a:	d901      	bls.n	8001d10 <si5351_setupPLL+0x30>
 8001d0c:	2304      	movs	r3, #4
 8001d0e:	e1aa      	b.n	8002066 <si5351_setupPLL+0x386>
  ASSERT( denom > 0,                  ERROR_INVALIDPARAMETER ); /* Avoid divide by zero */
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d101      	bne.n	8001d1a <si5351_setupPLL+0x3a>
 8001d16:	2304      	movs	r3, #4
 8001d18:	e1a5      	b.n	8002066 <si5351_setupPLL+0x386>
  ASSERT( num <= 0xFFFFF,             ERROR_INVALIDPARAMETER ); /* 20-bit limit */
 8001d1a:	68bb      	ldr	r3, [r7, #8]
 8001d1c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001d20:	d301      	bcc.n	8001d26 <si5351_setupPLL+0x46>
 8001d22:	2304      	movs	r3, #4
 8001d24:	e19f      	b.n	8002066 <si5351_setupPLL+0x386>
  ASSERT( denom <= 0xFFFFF,           ERROR_INVALIDPARAMETER ); /* 20-bit limit */
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001d2c:	d301      	bcc.n	8001d32 <si5351_setupPLL+0x52>
 8001d2e:	2304      	movs	r3, #4
 8001d30:	e199      	b.n	8002066 <si5351_setupPLL+0x386>
   *
   * 	P3[19:0] = denom
   */

  /* Set the main PLL config registers */
  if (num == 0)
 8001d32:	68bb      	ldr	r3, [r7, #8]
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d108      	bne.n	8001d4a <si5351_setupPLL+0x6a>
  {
    /* Integer mode */
    P1 = 128 * mult - 512;
 8001d38:	7bbb      	ldrb	r3, [r7, #14]
 8001d3a:	3b04      	subs	r3, #4
 8001d3c:	01db      	lsls	r3, r3, #7
 8001d3e:	637b      	str	r3, [r7, #52]	; 0x34
    P2 = num;
 8001d40:	68bb      	ldr	r3, [r7, #8]
 8001d42:	633b      	str	r3, [r7, #48]	; 0x30
    P3 = denom;
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001d48:	e074      	b.n	8001e34 <si5351_setupPLL+0x154>
  }
  else
  {
    /* Fractional mode */
    P1 = (uint32_t)(128 * mult + floor(128 * ((float)num/(float)denom)) - 512);
 8001d4a:	7bbb      	ldrb	r3, [r7, #14]
 8001d4c:	01db      	lsls	r3, r3, #7
 8001d4e:	4618      	mov	r0, r3
 8001d50:	f7fe fbf0 	bl	8000534 <__aeabi_i2d>
 8001d54:	4604      	mov	r4, r0
 8001d56:	460d      	mov	r5, r1
 8001d58:	68bb      	ldr	r3, [r7, #8]
 8001d5a:	ee07 3a90 	vmov	s15, r3
 8001d5e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	ee07 3a90 	vmov	s15, r3
 8001d68:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001d6c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001d70:	ed9f 7a87 	vldr	s14, [pc, #540]	; 8001f90 <si5351_setupPLL+0x2b0>
 8001d74:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d78:	ee17 0a90 	vmov	r0, s15
 8001d7c:	f7fe fbec 	bl	8000558 <__aeabi_f2d>
 8001d80:	4602      	mov	r2, r0
 8001d82:	460b      	mov	r3, r1
 8001d84:	ec43 2b10 	vmov	d0, r2, r3
 8001d88:	f007 fcea 	bl	8009760 <floor>
 8001d8c:	ec53 2b10 	vmov	r2, r3, d0
 8001d90:	4620      	mov	r0, r4
 8001d92:	4629      	mov	r1, r5
 8001d94:	f7fe fa82 	bl	800029c <__adddf3>
 8001d98:	4602      	mov	r2, r0
 8001d9a:	460b      	mov	r3, r1
 8001d9c:	4610      	mov	r0, r2
 8001d9e:	4619      	mov	r1, r3
 8001da0:	f04f 0200 	mov.w	r2, #0
 8001da4:	f04f 4381 	mov.w	r3, #1082130432	; 0x40800000
 8001da8:	f7fe fa76 	bl	8000298 <__aeabi_dsub>
 8001dac:	4602      	mov	r2, r0
 8001dae:	460b      	mov	r3, r1
 8001db0:	4610      	mov	r0, r2
 8001db2:	4619      	mov	r1, r3
 8001db4:	f7fe ff00 	bl	8000bb8 <__aeabi_d2uiz>
 8001db8:	4603      	mov	r3, r0
 8001dba:	637b      	str	r3, [r7, #52]	; 0x34
    P2 = (uint32_t)(128 * num - denom * floor(128 * ((float)num/(float)denom)));
 8001dbc:	68bb      	ldr	r3, [r7, #8]
 8001dbe:	01db      	lsls	r3, r3, #7
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	f7fe fba7 	bl	8000514 <__aeabi_ui2d>
 8001dc6:	4604      	mov	r4, r0
 8001dc8:	460d      	mov	r5, r1
 8001dca:	6878      	ldr	r0, [r7, #4]
 8001dcc:	f7fe fba2 	bl	8000514 <__aeabi_ui2d>
 8001dd0:	4680      	mov	r8, r0
 8001dd2:	4689      	mov	r9, r1
 8001dd4:	68bb      	ldr	r3, [r7, #8]
 8001dd6:	ee07 3a90 	vmov	s15, r3
 8001dda:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	ee07 3a90 	vmov	s15, r3
 8001de4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001de8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001dec:	ed9f 7a68 	vldr	s14, [pc, #416]	; 8001f90 <si5351_setupPLL+0x2b0>
 8001df0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001df4:	ee17 0a90 	vmov	r0, s15
 8001df8:	f7fe fbae 	bl	8000558 <__aeabi_f2d>
 8001dfc:	4602      	mov	r2, r0
 8001dfe:	460b      	mov	r3, r1
 8001e00:	ec43 2b10 	vmov	d0, r2, r3
 8001e04:	f007 fcac 	bl	8009760 <floor>
 8001e08:	ec53 2b10 	vmov	r2, r3, d0
 8001e0c:	4640      	mov	r0, r8
 8001e0e:	4649      	mov	r1, r9
 8001e10:	f7fe fbfa 	bl	8000608 <__aeabi_dmul>
 8001e14:	4602      	mov	r2, r0
 8001e16:	460b      	mov	r3, r1
 8001e18:	4620      	mov	r0, r4
 8001e1a:	4629      	mov	r1, r5
 8001e1c:	f7fe fa3c 	bl	8000298 <__aeabi_dsub>
 8001e20:	4602      	mov	r2, r0
 8001e22:	460b      	mov	r3, r1
 8001e24:	4610      	mov	r0, r2
 8001e26:	4619      	mov	r1, r3
 8001e28:	f7fe fec6 	bl	8000bb8 <__aeabi_d2uiz>
 8001e2c:	4603      	mov	r3, r0
 8001e2e:	633b      	str	r3, [r7, #48]	; 0x30
    P3 = denom;
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	62fb      	str	r3, [r7, #44]	; 0x2c
  }

  /* Get the appropriate starting point for the PLL registers */
  uint8_t baseaddr = (pll == SI5351_PLL_A ? 26 : 34);
 8001e34:	7bfb      	ldrb	r3, [r7, #15]
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d101      	bne.n	8001e3e <si5351_setupPLL+0x15e>
 8001e3a:	231a      	movs	r3, #26
 8001e3c:	e000      	b.n	8001e40 <si5351_setupPLL+0x160>
 8001e3e:	2322      	movs	r3, #34	; 0x22
 8001e40:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* The datasheet is a nightmare of typos and inconsistencies here! */
  ASSERT_STATUS( si5351_write8( baseaddr,   (P3 & 0x0000FF00) >> 8));
 8001e44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e46:	0a1b      	lsrs	r3, r3, #8
 8001e48:	b2da      	uxtb	r2, r3
 8001e4a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8001e4e:	4611      	mov	r1, r2
 8001e50:	4618      	mov	r0, r3
 8001e52:	f000 fbf3 	bl	800263c <si5351_write8>
 8001e56:	4603      	mov	r3, r0
 8001e58:	853b      	strh	r3, [r7, #40]	; 0x28
 8001e5a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d001      	beq.n	8001e64 <si5351_setupPLL+0x184>
 8001e60:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001e62:	e100      	b.n	8002066 <si5351_setupPLL+0x386>
  ASSERT_STATUS( si5351_write8( baseaddr+1, (P3 & 0x000000FF)));
 8001e64:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8001e68:	3301      	adds	r3, #1
 8001e6a:	b2db      	uxtb	r3, r3
 8001e6c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001e6e:	b2d2      	uxtb	r2, r2
 8001e70:	4611      	mov	r1, r2
 8001e72:	4618      	mov	r0, r3
 8001e74:	f000 fbe2 	bl	800263c <si5351_write8>
 8001e78:	4603      	mov	r3, r0
 8001e7a:	84fb      	strh	r3, [r7, #38]	; 0x26
 8001e7c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d001      	beq.n	8001e86 <si5351_setupPLL+0x1a6>
 8001e82:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001e84:	e0ef      	b.n	8002066 <si5351_setupPLL+0x386>
  ASSERT_STATUS( si5351_write8( baseaddr+2, (P1 & 0x00030000) >> 16));
 8001e86:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8001e8a:	3302      	adds	r3, #2
 8001e8c:	b2da      	uxtb	r2, r3
 8001e8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001e90:	0c1b      	lsrs	r3, r3, #16
 8001e92:	b2db      	uxtb	r3, r3
 8001e94:	f003 0303 	and.w	r3, r3, #3
 8001e98:	b2db      	uxtb	r3, r3
 8001e9a:	4619      	mov	r1, r3
 8001e9c:	4610      	mov	r0, r2
 8001e9e:	f000 fbcd 	bl	800263c <si5351_write8>
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	84bb      	strh	r3, [r7, #36]	; 0x24
 8001ea6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d001      	beq.n	8001eb0 <si5351_setupPLL+0x1d0>
 8001eac:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001eae:	e0da      	b.n	8002066 <si5351_setupPLL+0x386>
  ASSERT_STATUS( si5351_write8( baseaddr+3, (P1 & 0x0000FF00) >> 8));
 8001eb0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8001eb4:	3303      	adds	r3, #3
 8001eb6:	b2da      	uxtb	r2, r3
 8001eb8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001eba:	0a1b      	lsrs	r3, r3, #8
 8001ebc:	b2db      	uxtb	r3, r3
 8001ebe:	4619      	mov	r1, r3
 8001ec0:	4610      	mov	r0, r2
 8001ec2:	f000 fbbb 	bl	800263c <si5351_write8>
 8001ec6:	4603      	mov	r3, r0
 8001ec8:	847b      	strh	r3, [r7, #34]	; 0x22
 8001eca:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d001      	beq.n	8001ed4 <si5351_setupPLL+0x1f4>
 8001ed0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001ed2:	e0c8      	b.n	8002066 <si5351_setupPLL+0x386>
  ASSERT_STATUS( si5351_write8( baseaddr+4, (P1 & 0x000000FF)));
 8001ed4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8001ed8:	3304      	adds	r3, #4
 8001eda:	b2db      	uxtb	r3, r3
 8001edc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001ede:	b2d2      	uxtb	r2, r2
 8001ee0:	4611      	mov	r1, r2
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	f000 fbaa 	bl	800263c <si5351_write8>
 8001ee8:	4603      	mov	r3, r0
 8001eea:	843b      	strh	r3, [r7, #32]
 8001eec:	8c3b      	ldrh	r3, [r7, #32]
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d001      	beq.n	8001ef6 <si5351_setupPLL+0x216>
 8001ef2:	8c3b      	ldrh	r3, [r7, #32]
 8001ef4:	e0b7      	b.n	8002066 <si5351_setupPLL+0x386>
  ASSERT_STATUS( si5351_write8( baseaddr+5, ((P3 & 0x000F0000) >> 12) | ((P2 & 0x000F0000) >> 16) ));
 8001ef6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8001efa:	3305      	adds	r3, #5
 8001efc:	b2d8      	uxtb	r0, r3
 8001efe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f00:	0b1b      	lsrs	r3, r3, #12
 8001f02:	b2db      	uxtb	r3, r3
 8001f04:	f023 030f 	bic.w	r3, r3, #15
 8001f08:	b2da      	uxtb	r2, r3
 8001f0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f0c:	0c1b      	lsrs	r3, r3, #16
 8001f0e:	b2db      	uxtb	r3, r3
 8001f10:	f003 030f 	and.w	r3, r3, #15
 8001f14:	b2db      	uxtb	r3, r3
 8001f16:	4313      	orrs	r3, r2
 8001f18:	b2db      	uxtb	r3, r3
 8001f1a:	4619      	mov	r1, r3
 8001f1c:	f000 fb8e 	bl	800263c <si5351_write8>
 8001f20:	4603      	mov	r3, r0
 8001f22:	83fb      	strh	r3, [r7, #30]
 8001f24:	8bfb      	ldrh	r3, [r7, #30]
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d001      	beq.n	8001f2e <si5351_setupPLL+0x24e>
 8001f2a:	8bfb      	ldrh	r3, [r7, #30]
 8001f2c:	e09b      	b.n	8002066 <si5351_setupPLL+0x386>
  ASSERT_STATUS( si5351_write8( baseaddr+6, (P2 & 0x0000FF00) >> 8));
 8001f2e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8001f32:	3306      	adds	r3, #6
 8001f34:	b2da      	uxtb	r2, r3
 8001f36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f38:	0a1b      	lsrs	r3, r3, #8
 8001f3a:	b2db      	uxtb	r3, r3
 8001f3c:	4619      	mov	r1, r3
 8001f3e:	4610      	mov	r0, r2
 8001f40:	f000 fb7c 	bl	800263c <si5351_write8>
 8001f44:	4603      	mov	r3, r0
 8001f46:	83bb      	strh	r3, [r7, #28]
 8001f48:	8bbb      	ldrh	r3, [r7, #28]
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d001      	beq.n	8001f52 <si5351_setupPLL+0x272>
 8001f4e:	8bbb      	ldrh	r3, [r7, #28]
 8001f50:	e089      	b.n	8002066 <si5351_setupPLL+0x386>
  ASSERT_STATUS( si5351_write8( baseaddr+7, (P2 & 0x000000FF)));
 8001f52:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8001f56:	3307      	adds	r3, #7
 8001f58:	b2db      	uxtb	r3, r3
 8001f5a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001f5c:	b2d2      	uxtb	r2, r2
 8001f5e:	4611      	mov	r1, r2
 8001f60:	4618      	mov	r0, r3
 8001f62:	f000 fb6b 	bl	800263c <si5351_write8>
 8001f66:	4603      	mov	r3, r0
 8001f68:	837b      	strh	r3, [r7, #26]
 8001f6a:	8b7b      	ldrh	r3, [r7, #26]
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d001      	beq.n	8001f74 <si5351_setupPLL+0x294>
 8001f70:	8b7b      	ldrh	r3, [r7, #26]
 8001f72:	e078      	b.n	8002066 <si5351_setupPLL+0x386>

  /* Reset both PLLs */
  ASSERT_STATUS( si5351_write8(SI5351_REGISTER_177_PLL_RESET, (1<<7) | (1<<5) ));
 8001f74:	21a0      	movs	r1, #160	; 0xa0
 8001f76:	20b1      	movs	r0, #177	; 0xb1
 8001f78:	f000 fb60 	bl	800263c <si5351_write8>
 8001f7c:	4603      	mov	r3, r0
 8001f7e:	833b      	strh	r3, [r7, #24]
 8001f80:	8b3b      	ldrh	r3, [r7, #24]
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d006      	beq.n	8001f94 <si5351_setupPLL+0x2b4>
 8001f86:	8b3b      	ldrh	r3, [r7, #24]
 8001f88:	e06d      	b.n	8002066 <si5351_setupPLL+0x386>
 8001f8a:	bf00      	nop
 8001f8c:	200002a4 	.word	0x200002a4
 8001f90:	43000000 	.word	0x43000000

  /* Store the frequency settings for use with the Multisynth helper */
  if (pll == SI5351_PLL_A)
 8001f94:	7bfb      	ldrb	r3, [r7, #15]
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d132      	bne.n	8002000 <si5351_setupPLL+0x320>
  {
    float fvco = m_si5351Config.crystalFreq * (mult + ( (float)num / (float)denom ));
 8001f9a:	4b35      	ldr	r3, [pc, #212]	; (8002070 <si5351_setupPLL+0x390>)
 8001f9c:	685b      	ldr	r3, [r3, #4]
 8001f9e:	ee07 3a90 	vmov	s15, r3
 8001fa2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001fa6:	7bbb      	ldrb	r3, [r7, #14]
 8001fa8:	ee07 3a90 	vmov	s15, r3
 8001fac:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001fb0:	68bb      	ldr	r3, [r7, #8]
 8001fb2:	ee07 3a90 	vmov	s15, r3
 8001fb6:	eef8 5a67 	vcvt.f32.u32	s11, s15
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	ee07 3a90 	vmov	s15, r3
 8001fc0:	eeb8 6a67 	vcvt.f32.u32	s12, s15
 8001fc4:	eec5 7a86 	vdiv.f32	s15, s11, s12
 8001fc8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001fcc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001fd0:	edc7 7a04 	vstr	s15, [r7, #16]
    m_si5351Config.plla_configured = 1; //true
 8001fd4:	4b26      	ldr	r3, [pc, #152]	; (8002070 <si5351_setupPLL+0x390>)
 8001fd6:	2201      	movs	r2, #1
 8001fd8:	741a      	strb	r2, [r3, #16]
    m_si5351Config.plla_freq = (uint32_t)floor(fvco);
 8001fda:	6938      	ldr	r0, [r7, #16]
 8001fdc:	f7fe fabc 	bl	8000558 <__aeabi_f2d>
 8001fe0:	4602      	mov	r2, r0
 8001fe2:	460b      	mov	r3, r1
 8001fe4:	ec43 2b10 	vmov	d0, r2, r3
 8001fe8:	f007 fbba 	bl	8009760 <floor>
 8001fec:	ec53 2b10 	vmov	r2, r3, d0
 8001ff0:	4610      	mov	r0, r2
 8001ff2:	4619      	mov	r1, r3
 8001ff4:	f7fe fde0 	bl	8000bb8 <__aeabi_d2uiz>
 8001ff8:	4603      	mov	r3, r0
 8001ffa:	4a1d      	ldr	r2, [pc, #116]	; (8002070 <si5351_setupPLL+0x390>)
 8001ffc:	6153      	str	r3, [r2, #20]
 8001ffe:	e031      	b.n	8002064 <si5351_setupPLL+0x384>
  }
  else
  {
    float fvco = m_si5351Config.crystalFreq * (mult + ( (float)num / (float)denom ));
 8002000:	4b1b      	ldr	r3, [pc, #108]	; (8002070 <si5351_setupPLL+0x390>)
 8002002:	685b      	ldr	r3, [r3, #4]
 8002004:	ee07 3a90 	vmov	s15, r3
 8002008:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800200c:	7bbb      	ldrb	r3, [r7, #14]
 800200e:	ee07 3a90 	vmov	s15, r3
 8002012:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002016:	68bb      	ldr	r3, [r7, #8]
 8002018:	ee07 3a90 	vmov	s15, r3
 800201c:	eef8 5a67 	vcvt.f32.u32	s11, s15
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	ee07 3a90 	vmov	s15, r3
 8002026:	eeb8 6a67 	vcvt.f32.u32	s12, s15
 800202a:	eec5 7a86 	vdiv.f32	s15, s11, s12
 800202e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002032:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002036:	edc7 7a05 	vstr	s15, [r7, #20]
    m_si5351Config.pllb_configured = 1; //true
 800203a:	4b0d      	ldr	r3, [pc, #52]	; (8002070 <si5351_setupPLL+0x390>)
 800203c:	2201      	movs	r2, #1
 800203e:	761a      	strb	r2, [r3, #24]
    m_si5351Config.pllb_freq = (uint32_t)floor(fvco);
 8002040:	6978      	ldr	r0, [r7, #20]
 8002042:	f7fe fa89 	bl	8000558 <__aeabi_f2d>
 8002046:	4602      	mov	r2, r0
 8002048:	460b      	mov	r3, r1
 800204a:	ec43 2b10 	vmov	d0, r2, r3
 800204e:	f007 fb87 	bl	8009760 <floor>
 8002052:	ec53 2b10 	vmov	r2, r3, d0
 8002056:	4610      	mov	r0, r2
 8002058:	4619      	mov	r1, r3
 800205a:	f7fe fdad 	bl	8000bb8 <__aeabi_d2uiz>
 800205e:	4603      	mov	r3, r0
 8002060:	4a03      	ldr	r2, [pc, #12]	; (8002070 <si5351_setupPLL+0x390>)
 8002062:	61d3      	str	r3, [r2, #28]
  }

  return ERROR_NONE;
 8002064:	2300      	movs	r3, #0
}
 8002066:	4618      	mov	r0, r3
 8002068:	3738      	adds	r7, #56	; 0x38
 800206a:	46bd      	mov	sp, r7
 800206c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002070:	200002a4 	.word	0x200002a4

08002074 <si5351_setupRdiv>:
{
  return si5351_setupMultisynth(output, pllSource, div, 0, 1);
}


err_t si5351_setupRdiv(uint8_t  output, si5351RDiv_t div) {
 8002074:	b580      	push	{r7, lr}
 8002076:	b084      	sub	sp, #16
 8002078:	af00      	add	r7, sp, #0
 800207a:	4603      	mov	r3, r0
 800207c:	460a      	mov	r2, r1
 800207e:	71fb      	strb	r3, [r7, #7]
 8002080:	4613      	mov	r3, r2
 8002082:	71bb      	strb	r3, [r7, #6]
  ASSERT( output < 3,                 ERROR_INVALIDPARAMETER);  /* Channel range */
 8002084:	79fb      	ldrb	r3, [r7, #7]
 8002086:	2b02      	cmp	r3, #2
 8002088:	d901      	bls.n	800208e <si5351_setupRdiv+0x1a>
 800208a:	2304      	movs	r3, #4
 800208c:	e073      	b.n	8002176 <si5351_setupRdiv+0x102>
  
  uint8_t Rreg, regval, rDiv;

  if (output == 0) Rreg = SI5351_REGISTER_44_MULTISYNTH0_PARAMETERS_3;
 800208e:	79fb      	ldrb	r3, [r7, #7]
 8002090:	2b00      	cmp	r3, #0
 8002092:	d101      	bne.n	8002098 <si5351_setupRdiv+0x24>
 8002094:	232c      	movs	r3, #44	; 0x2c
 8002096:	73fb      	strb	r3, [r7, #15]
  if (output == 1) Rreg = SI5351_REGISTER_52_MULTISYNTH1_PARAMETERS_3;
 8002098:	79fb      	ldrb	r3, [r7, #7]
 800209a:	2b01      	cmp	r3, #1
 800209c:	d101      	bne.n	80020a2 <si5351_setupRdiv+0x2e>
 800209e:	2334      	movs	r3, #52	; 0x34
 80020a0:	73fb      	strb	r3, [r7, #15]
  if (output == 2) Rreg = SI5351_REGISTER_60_MULTISYNTH2_PARAMETERS_3;
 80020a2:	79fb      	ldrb	r3, [r7, #7]
 80020a4:	2b02      	cmp	r3, #2
 80020a6:	d101      	bne.n	80020ac <si5351_setupRdiv+0x38>
 80020a8:	233c      	movs	r3, #60	; 0x3c
 80020aa:	73fb      	strb	r3, [r7, #15]

  si5351_read8(Rreg, &regval);
 80020ac:	f107 020c 	add.w	r2, r7, #12
 80020b0:	7bfb      	ldrb	r3, [r7, #15]
 80020b2:	4611      	mov	r1, r2
 80020b4:	4618      	mov	r0, r3
 80020b6:	f000 faeb 	bl	8002690 <si5351_read8>

  regval &= 0x0F;
 80020ba:	7b3b      	ldrb	r3, [r7, #12]
 80020bc:	f003 030f 	and.w	r3, r3, #15
 80020c0:	b2db      	uxtb	r3, r3
 80020c2:	733b      	strb	r3, [r7, #12]
  uint8_t divider = div;
 80020c4:	79bb      	ldrb	r3, [r7, #6]
 80020c6:	737b      	strb	r3, [r7, #13]
  divider &= 0x07;
 80020c8:	7b7b      	ldrb	r3, [r7, #13]
 80020ca:	f003 0307 	and.w	r3, r3, #7
 80020ce:	737b      	strb	r3, [r7, #13]
  divider <<= 4;
 80020d0:	7b7b      	ldrb	r3, [r7, #13]
 80020d2:	011b      	lsls	r3, r3, #4
 80020d4:	737b      	strb	r3, [r7, #13]
  regval |= divider;
 80020d6:	7b3a      	ldrb	r2, [r7, #12]
 80020d8:	7b7b      	ldrb	r3, [r7, #13]
 80020da:	4313      	orrs	r3, r2
 80020dc:	b2db      	uxtb	r3, r3
 80020de:	733b      	strb	r3, [r7, #12]
  si5351_write8(Rreg, regval);
 80020e0:	7b3a      	ldrb	r2, [r7, #12]
 80020e2:	7bfb      	ldrb	r3, [r7, #15]
 80020e4:	4611      	mov	r1, r2
 80020e6:	4618      	mov	r0, r3
 80020e8:	f000 faa8 	bl	800263c <si5351_write8>

  switch(div)
 80020ec:	79bb      	ldrb	r3, [r7, #6]
 80020ee:	2b07      	cmp	r3, #7
 80020f0:	d82a      	bhi.n	8002148 <si5351_setupRdiv+0xd4>
 80020f2:	a201      	add	r2, pc, #4	; (adr r2, 80020f8 <si5351_setupRdiv+0x84>)
 80020f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020f8:	08002119 	.word	0x08002119
 80020fc:	0800211f 	.word	0x0800211f
 8002100:	08002125 	.word	0x08002125
 8002104:	0800212b 	.word	0x0800212b
 8002108:	08002131 	.word	0x08002131
 800210c:	08002137 	.word	0x08002137
 8002110:	0800213d 	.word	0x0800213d
 8002114:	08002143 	.word	0x08002143
  {
  case 0:
  rDiv = 1;
 8002118:	2301      	movs	r3, #1
 800211a:	73bb      	strb	r3, [r7, #14]
  break;
 800211c:	e014      	b.n	8002148 <si5351_setupRdiv+0xd4>

  case 1:
  rDiv = 2;
 800211e:	2302      	movs	r3, #2
 8002120:	73bb      	strb	r3, [r7, #14]
  break;
 8002122:	e011      	b.n	8002148 <si5351_setupRdiv+0xd4>

  case 2:
  rDiv = 4;
 8002124:	2304      	movs	r3, #4
 8002126:	73bb      	strb	r3, [r7, #14]
  break;
 8002128:	e00e      	b.n	8002148 <si5351_setupRdiv+0xd4>

  case 3:
  rDiv = 8;
 800212a:	2308      	movs	r3, #8
 800212c:	73bb      	strb	r3, [r7, #14]
  break;
 800212e:	e00b      	b.n	8002148 <si5351_setupRdiv+0xd4>

  case 4:
  rDiv = 16;
 8002130:	2310      	movs	r3, #16
 8002132:	73bb      	strb	r3, [r7, #14]
  break;
 8002134:	e008      	b.n	8002148 <si5351_setupRdiv+0xd4>

  case 5:
  rDiv = 32;
 8002136:	2320      	movs	r3, #32
 8002138:	73bb      	strb	r3, [r7, #14]
  break;
 800213a:	e005      	b.n	8002148 <si5351_setupRdiv+0xd4>

  case 6:
  rDiv = 64;
 800213c:	2340      	movs	r3, #64	; 0x40
 800213e:	73bb      	strb	r3, [r7, #14]
  break;
 8002140:	e002      	b.n	8002148 <si5351_setupRdiv+0xd4>

  case 7:
  rDiv = 128;
 8002142:	2380      	movs	r3, #128	; 0x80
 8002144:	73bb      	strb	r3, [r7, #14]
  break;
 8002146:	bf00      	nop
  }

  switch(output)
 8002148:	79fb      	ldrb	r3, [r7, #7]
 800214a:	2b02      	cmp	r3, #2
 800214c:	d00e      	beq.n	800216c <si5351_setupRdiv+0xf8>
 800214e:	2b02      	cmp	r3, #2
 8002150:	dc10      	bgt.n	8002174 <si5351_setupRdiv+0x100>
 8002152:	2b00      	cmp	r3, #0
 8002154:	d002      	beq.n	800215c <si5351_setupRdiv+0xe8>
 8002156:	2b01      	cmp	r3, #1
 8002158:	d004      	beq.n	8002164 <si5351_setupRdiv+0xf0>
 800215a:	e00b      	b.n	8002174 <si5351_setupRdiv+0x100>
  {
  case 0:
  m_si5351Config.ms0_r_div = rDiv;
 800215c:	7bbb      	ldrb	r3, [r7, #14]
 800215e:	4a08      	ldr	r2, [pc, #32]	; (8002180 <si5351_setupRdiv+0x10c>)
 8002160:	62d3      	str	r3, [r2, #44]	; 0x2c
  break;
 8002162:	e007      	b.n	8002174 <si5351_setupRdiv+0x100>

  case 1:
  m_si5351Config.ms1_r_div = rDiv;
 8002164:	7bbb      	ldrb	r3, [r7, #14]
 8002166:	4a06      	ldr	r2, [pc, #24]	; (8002180 <si5351_setupRdiv+0x10c>)
 8002168:	6313      	str	r3, [r2, #48]	; 0x30
  break;
 800216a:	e003      	b.n	8002174 <si5351_setupRdiv+0x100>

  case 2:
  m_si5351Config.ms2_r_div = rDiv;
 800216c:	7bbb      	ldrb	r3, [r7, #14]
 800216e:	4a04      	ldr	r2, [pc, #16]	; (8002180 <si5351_setupRdiv+0x10c>)
 8002170:	6353      	str	r3, [r2, #52]	; 0x34
  break;
 8002172:	bf00      	nop
  }

  return ERROR_NONE;
 8002174:	2300      	movs	r3, #0
}
 8002176:	4618      	mov	r0, r3
 8002178:	3710      	adds	r7, #16
 800217a:	46bd      	mov	sp, r7
 800217c:	bd80      	pop	{r7, pc}
 800217e:	bf00      	nop
 8002180:	200002a4 	.word	0x200002a4

08002184 <si5351_setupMultisynth>:
err_t si5351_setupMultisynth(uint8_t     output,
                                       si5351PLL_t pllSource,
                                       uint32_t    div,
                                       uint32_t    num,
                                       uint32_t    denom)
{
 8002184:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002188:	b08c      	sub	sp, #48	; 0x30
 800218a:	af00      	add	r7, sp, #0
 800218c:	60ba      	str	r2, [r7, #8]
 800218e:	607b      	str	r3, [r7, #4]
 8002190:	4603      	mov	r3, r0
 8002192:	73fb      	strb	r3, [r7, #15]
 8002194:	460b      	mov	r3, r1
 8002196:	73bb      	strb	r3, [r7, #14]
  uint32_t P1;       /* Multisynth config register P1 */
  uint32_t P2;	     /* Multisynth config register P2 */
  uint32_t P3;	     /* Multisynth config register P3 */

  /* Basic validation */
  ASSERT( m_si5351Config.initialised, ERROR_DEVICENOTINITIALISED);
 8002198:	4bba      	ldr	r3, [pc, #744]	; (8002484 <si5351_setupMultisynth+0x300>)
 800219a:	781b      	ldrb	r3, [r3, #0]
 800219c:	2b00      	cmp	r3, #0
 800219e:	d101      	bne.n	80021a4 <si5351_setupMultisynth+0x20>
 80021a0:	2305      	movs	r3, #5
 80021a2:	e21f      	b.n	80025e4 <si5351_setupMultisynth+0x460>
  ASSERT( output < 3,                 ERROR_INVALIDPARAMETER);  /* Channel range */
 80021a4:	7bfb      	ldrb	r3, [r7, #15]
 80021a6:	2b02      	cmp	r3, #2
 80021a8:	d901      	bls.n	80021ae <si5351_setupMultisynth+0x2a>
 80021aa:	2304      	movs	r3, #4
 80021ac:	e21a      	b.n	80025e4 <si5351_setupMultisynth+0x460>
  //ASSERT( num <= 0xFFFFF,             ERROR_INVALIDPARAMETER ); /* 20-bit limit */
  //ASSERT( denom <= 0xFFFFF,           ERROR_INVALIDPARAMETER ); /* 20-bit limit */


  /* Make sure the requested PLL has been initialised */
  if (pllSource == SI5351_PLL_A)
 80021ae:	7bbb      	ldrb	r3, [r7, #14]
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d103      	bne.n	80021bc <si5351_setupMultisynth+0x38>
  {
    ASSERT(m_si5351Config.plla_configured = 1, ERROR_INVALIDPARAMETER);
 80021b4:	4bb3      	ldr	r3, [pc, #716]	; (8002484 <si5351_setupMultisynth+0x300>)
 80021b6:	2201      	movs	r2, #1
 80021b8:	741a      	strb	r2, [r3, #16]
 80021ba:	e002      	b.n	80021c2 <si5351_setupMultisynth+0x3e>
  }
  else
  {
    ASSERT(m_si5351Config.pllb_configured = 1, ERROR_INVALIDPARAMETER);
 80021bc:	4bb1      	ldr	r3, [pc, #708]	; (8002484 <si5351_setupMultisynth+0x300>)
 80021be:	2201      	movs	r2, #1
 80021c0:	761a      	strb	r2, [r3, #24]
   *
   * 	P3[19:0] = c
   */

  /* Set the main PLL config registers */
  if (num == 0)
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d10a      	bne.n	80021de <si5351_setupMultisynth+0x5a>
  {
    /* Integer mode */
    P1 = 128 * div - 512;
 80021c8:	68bb      	ldr	r3, [r7, #8]
 80021ca:	f103 7300 	add.w	r3, r3, #33554432	; 0x2000000
 80021ce:	3b04      	subs	r3, #4
 80021d0:	01db      	lsls	r3, r3, #7
 80021d2:	62fb      	str	r3, [r7, #44]	; 0x2c
    P2 = num;
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	62bb      	str	r3, [r7, #40]	; 0x28
    P3 = denom;
 80021d8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80021da:	627b      	str	r3, [r7, #36]	; 0x24
 80021dc:	e074      	b.n	80022c8 <si5351_setupMultisynth+0x144>
  }
  else
  {
    /* Fractional mode */
    P1 = (uint32_t)(128 * div + floor(128 * ((float)num/(float)denom)) - 512);
 80021de:	68bb      	ldr	r3, [r7, #8]
 80021e0:	01db      	lsls	r3, r3, #7
 80021e2:	4618      	mov	r0, r3
 80021e4:	f7fe f996 	bl	8000514 <__aeabi_ui2d>
 80021e8:	4604      	mov	r4, r0
 80021ea:	460d      	mov	r5, r1
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	ee07 3a90 	vmov	s15, r3
 80021f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80021f6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80021f8:	ee07 3a90 	vmov	s15, r3
 80021fc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002200:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002204:	ed9f 7aa0 	vldr	s14, [pc, #640]	; 8002488 <si5351_setupMultisynth+0x304>
 8002208:	ee67 7a87 	vmul.f32	s15, s15, s14
 800220c:	ee17 0a90 	vmov	r0, s15
 8002210:	f7fe f9a2 	bl	8000558 <__aeabi_f2d>
 8002214:	4602      	mov	r2, r0
 8002216:	460b      	mov	r3, r1
 8002218:	ec43 2b10 	vmov	d0, r2, r3
 800221c:	f007 faa0 	bl	8009760 <floor>
 8002220:	ec53 2b10 	vmov	r2, r3, d0
 8002224:	4620      	mov	r0, r4
 8002226:	4629      	mov	r1, r5
 8002228:	f7fe f838 	bl	800029c <__adddf3>
 800222c:	4602      	mov	r2, r0
 800222e:	460b      	mov	r3, r1
 8002230:	4610      	mov	r0, r2
 8002232:	4619      	mov	r1, r3
 8002234:	f04f 0200 	mov.w	r2, #0
 8002238:	f04f 4381 	mov.w	r3, #1082130432	; 0x40800000
 800223c:	f7fe f82c 	bl	8000298 <__aeabi_dsub>
 8002240:	4602      	mov	r2, r0
 8002242:	460b      	mov	r3, r1
 8002244:	4610      	mov	r0, r2
 8002246:	4619      	mov	r1, r3
 8002248:	f7fe fcb6 	bl	8000bb8 <__aeabi_d2uiz>
 800224c:	4603      	mov	r3, r0
 800224e:	62fb      	str	r3, [r7, #44]	; 0x2c
    P2 = (uint32_t)(128 * num - denom * floor(128 * ((float)num/(float)denom)));
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	01db      	lsls	r3, r3, #7
 8002254:	4618      	mov	r0, r3
 8002256:	f7fe f95d 	bl	8000514 <__aeabi_ui2d>
 800225a:	4604      	mov	r4, r0
 800225c:	460d      	mov	r5, r1
 800225e:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8002260:	f7fe f958 	bl	8000514 <__aeabi_ui2d>
 8002264:	4680      	mov	r8, r0
 8002266:	4689      	mov	r9, r1
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	ee07 3a90 	vmov	s15, r3
 800226e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002272:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002274:	ee07 3a90 	vmov	s15, r3
 8002278:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800227c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002280:	ed9f 7a81 	vldr	s14, [pc, #516]	; 8002488 <si5351_setupMultisynth+0x304>
 8002284:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002288:	ee17 0a90 	vmov	r0, s15
 800228c:	f7fe f964 	bl	8000558 <__aeabi_f2d>
 8002290:	4602      	mov	r2, r0
 8002292:	460b      	mov	r3, r1
 8002294:	ec43 2b10 	vmov	d0, r2, r3
 8002298:	f007 fa62 	bl	8009760 <floor>
 800229c:	ec53 2b10 	vmov	r2, r3, d0
 80022a0:	4640      	mov	r0, r8
 80022a2:	4649      	mov	r1, r9
 80022a4:	f7fe f9b0 	bl	8000608 <__aeabi_dmul>
 80022a8:	4602      	mov	r2, r0
 80022aa:	460b      	mov	r3, r1
 80022ac:	4620      	mov	r0, r4
 80022ae:	4629      	mov	r1, r5
 80022b0:	f7fd fff2 	bl	8000298 <__aeabi_dsub>
 80022b4:	4602      	mov	r2, r0
 80022b6:	460b      	mov	r3, r1
 80022b8:	4610      	mov	r0, r2
 80022ba:	4619      	mov	r1, r3
 80022bc:	f7fe fc7c 	bl	8000bb8 <__aeabi_d2uiz>
 80022c0:	4603      	mov	r3, r0
 80022c2:	62bb      	str	r3, [r7, #40]	; 0x28
    P3 = denom;
 80022c4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80022c6:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Get the appropriate starting point for the PLL registers */
  uint8_t baseaddr = 0;
 80022c8:	2300      	movs	r3, #0
 80022ca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  switch (output)
 80022ce:	7bfb      	ldrb	r3, [r7, #15]
 80022d0:	2b02      	cmp	r3, #2
 80022d2:	d00e      	beq.n	80022f2 <si5351_setupMultisynth+0x16e>
 80022d4:	2b02      	cmp	r3, #2
 80022d6:	dc10      	bgt.n	80022fa <si5351_setupMultisynth+0x176>
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d002      	beq.n	80022e2 <si5351_setupMultisynth+0x15e>
 80022dc:	2b01      	cmp	r3, #1
 80022de:	d004      	beq.n	80022ea <si5351_setupMultisynth+0x166>
 80022e0:	e00b      	b.n	80022fa <si5351_setupMultisynth+0x176>
  {
    case 0:
      baseaddr = SI5351_REGISTER_42_MULTISYNTH0_PARAMETERS_1;
 80022e2:	232a      	movs	r3, #42	; 0x2a
 80022e4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
      break;
 80022e8:	e007      	b.n	80022fa <si5351_setupMultisynth+0x176>
    case 1:
      baseaddr = SI5351_REGISTER_50_MULTISYNTH1_PARAMETERS_1;
 80022ea:	2332      	movs	r3, #50	; 0x32
 80022ec:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
      break;
 80022f0:	e003      	b.n	80022fa <si5351_setupMultisynth+0x176>
    case 2:
      baseaddr = SI5351_REGISTER_58_MULTISYNTH2_PARAMETERS_1;
 80022f2:	233a      	movs	r3, #58	; 0x3a
 80022f4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
      break;
 80022f8:	bf00      	nop
  }

  /* Set the MSx config registers */
  si5351_write8( baseaddr,   (P3 & 0x0000FF00) >> 8);
 80022fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022fc:	0a1b      	lsrs	r3, r3, #8
 80022fe:	b2da      	uxtb	r2, r3
 8002300:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002304:	4611      	mov	r1, r2
 8002306:	4618      	mov	r0, r3
 8002308:	f000 f998 	bl	800263c <si5351_write8>
  si5351_write8( baseaddr+1, (P3 & 0x000000FF));
 800230c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002310:	3301      	adds	r3, #1
 8002312:	b2db      	uxtb	r3, r3
 8002314:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002316:	b2d2      	uxtb	r2, r2
 8002318:	4611      	mov	r1, r2
 800231a:	4618      	mov	r0, r3
 800231c:	f000 f98e 	bl	800263c <si5351_write8>
  si5351_write8( baseaddr+2, (P1 & 0x00030000) >> 16);	/* ToDo: Add DIVBY4 (>150MHz) and R0 support (<500kHz) later */
 8002320:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002324:	3302      	adds	r3, #2
 8002326:	b2da      	uxtb	r2, r3
 8002328:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800232a:	0c1b      	lsrs	r3, r3, #16
 800232c:	b2db      	uxtb	r3, r3
 800232e:	f003 0303 	and.w	r3, r3, #3
 8002332:	b2db      	uxtb	r3, r3
 8002334:	4619      	mov	r1, r3
 8002336:	4610      	mov	r0, r2
 8002338:	f000 f980 	bl	800263c <si5351_write8>
  si5351_write8( baseaddr+3, (P1 & 0x0000FF00) >> 8);
 800233c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002340:	3303      	adds	r3, #3
 8002342:	b2da      	uxtb	r2, r3
 8002344:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002346:	0a1b      	lsrs	r3, r3, #8
 8002348:	b2db      	uxtb	r3, r3
 800234a:	4619      	mov	r1, r3
 800234c:	4610      	mov	r0, r2
 800234e:	f000 f975 	bl	800263c <si5351_write8>
  si5351_write8( baseaddr+4, (P1 & 0x000000FF));
 8002352:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002356:	3304      	adds	r3, #4
 8002358:	b2db      	uxtb	r3, r3
 800235a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800235c:	b2d2      	uxtb	r2, r2
 800235e:	4611      	mov	r1, r2
 8002360:	4618      	mov	r0, r3
 8002362:	f000 f96b 	bl	800263c <si5351_write8>
  si5351_write8( baseaddr+5, ((P3 & 0x000F0000) >> 12) | ((P2 & 0x000F0000) >> 16) );
 8002366:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800236a:	3305      	adds	r3, #5
 800236c:	b2d8      	uxtb	r0, r3
 800236e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002370:	0b1b      	lsrs	r3, r3, #12
 8002372:	b2db      	uxtb	r3, r3
 8002374:	f023 030f 	bic.w	r3, r3, #15
 8002378:	b2da      	uxtb	r2, r3
 800237a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800237c:	0c1b      	lsrs	r3, r3, #16
 800237e:	b2db      	uxtb	r3, r3
 8002380:	f003 030f 	and.w	r3, r3, #15
 8002384:	b2db      	uxtb	r3, r3
 8002386:	4313      	orrs	r3, r2
 8002388:	b2db      	uxtb	r3, r3
 800238a:	4619      	mov	r1, r3
 800238c:	f000 f956 	bl	800263c <si5351_write8>
  si5351_write8( baseaddr+6, (P2 & 0x0000FF00) >> 8);
 8002390:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002394:	3306      	adds	r3, #6
 8002396:	b2da      	uxtb	r2, r3
 8002398:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800239a:	0a1b      	lsrs	r3, r3, #8
 800239c:	b2db      	uxtb	r3, r3
 800239e:	4619      	mov	r1, r3
 80023a0:	4610      	mov	r0, r2
 80023a2:	f000 f94b 	bl	800263c <si5351_write8>
  si5351_write8( baseaddr+7, (P2 & 0x000000FF));
 80023a6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80023aa:	3307      	adds	r3, #7
 80023ac:	b2db      	uxtb	r3, r3
 80023ae:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80023b0:	b2d2      	uxtb	r2, r2
 80023b2:	4611      	mov	r1, r2
 80023b4:	4618      	mov	r0, r3
 80023b6:	f000 f941 	bl	800263c <si5351_write8>


  if (pllSource == SI5351_PLL_A)
 80023ba:	7bbb      	ldrb	r3, [r7, #14]
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d165      	bne.n	800248c <si5351_setupMultisynth+0x308>
  {
          float fvco = m_si5351Config.plla_freq / (div + ( (float)num / (float)denom ));
 80023c0:	4b30      	ldr	r3, [pc, #192]	; (8002484 <si5351_setupMultisynth+0x300>)
 80023c2:	695b      	ldr	r3, [r3, #20]
 80023c4:	ee07 3a90 	vmov	s15, r3
 80023c8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80023cc:	68bb      	ldr	r3, [r7, #8]
 80023ce:	ee07 3a90 	vmov	s15, r3
 80023d2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	ee07 3a90 	vmov	s15, r3
 80023dc:	eef8 5a67 	vcvt.f32.u32	s11, s15
 80023e0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80023e2:	ee07 3a90 	vmov	s15, r3
 80023e6:	eeb8 6a67 	vcvt.f32.u32	s12, s15
 80023ea:	eec5 7a86 	vdiv.f32	s15, s11, s12
 80023ee:	ee37 7a27 	vadd.f32	s14, s14, s15
 80023f2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80023f6:	edc7 7a06 	vstr	s15, [r7, #24]
          switch (output)
 80023fa:	7bfb      	ldrb	r3, [r7, #15]
 80023fc:	2b02      	cmp	r3, #2
 80023fe:	d02d      	beq.n	800245c <si5351_setupMultisynth+0x2d8>
 8002400:	2b02      	cmp	r3, #2
 8002402:	f300 80a3 	bgt.w	800254c <si5351_setupMultisynth+0x3c8>
 8002406:	2b00      	cmp	r3, #0
 8002408:	d002      	beq.n	8002410 <si5351_setupMultisynth+0x28c>
 800240a:	2b01      	cmp	r3, #1
 800240c:	d013      	beq.n	8002436 <si5351_setupMultisynth+0x2b2>
 800240e:	e09d      	b.n	800254c <si5351_setupMultisynth+0x3c8>
          {
           case 0:
           m_si5351Config.ms0_freq = (uint32_t)floor(fvco);
 8002410:	69b8      	ldr	r0, [r7, #24]
 8002412:	f7fe f8a1 	bl	8000558 <__aeabi_f2d>
 8002416:	4602      	mov	r2, r0
 8002418:	460b      	mov	r3, r1
 800241a:	ec43 2b10 	vmov	d0, r2, r3
 800241e:	f007 f99f 	bl	8009760 <floor>
 8002422:	ec53 2b10 	vmov	r2, r3, d0
 8002426:	4610      	mov	r0, r2
 8002428:	4619      	mov	r1, r3
 800242a:	f7fe fbc5 	bl	8000bb8 <__aeabi_d2uiz>
 800242e:	4603      	mov	r3, r0
 8002430:	4a14      	ldr	r2, [pc, #80]	; (8002484 <si5351_setupMultisynth+0x300>)
 8002432:	6213      	str	r3, [r2, #32]
           break;
 8002434:	e08a      	b.n	800254c <si5351_setupMultisynth+0x3c8>
           case 1:
           m_si5351Config.ms1_freq = (uint32_t)floor(fvco);
 8002436:	69b8      	ldr	r0, [r7, #24]
 8002438:	f7fe f88e 	bl	8000558 <__aeabi_f2d>
 800243c:	4602      	mov	r2, r0
 800243e:	460b      	mov	r3, r1
 8002440:	ec43 2b10 	vmov	d0, r2, r3
 8002444:	f007 f98c 	bl	8009760 <floor>
 8002448:	ec53 2b10 	vmov	r2, r3, d0
 800244c:	4610      	mov	r0, r2
 800244e:	4619      	mov	r1, r3
 8002450:	f7fe fbb2 	bl	8000bb8 <__aeabi_d2uiz>
 8002454:	4603      	mov	r3, r0
 8002456:	4a0b      	ldr	r2, [pc, #44]	; (8002484 <si5351_setupMultisynth+0x300>)
 8002458:	6253      	str	r3, [r2, #36]	; 0x24
           break;
 800245a:	e077      	b.n	800254c <si5351_setupMultisynth+0x3c8>
           case 2:
           m_si5351Config.ms2_freq = (uint32_t)floor(fvco);
 800245c:	69b8      	ldr	r0, [r7, #24]
 800245e:	f7fe f87b 	bl	8000558 <__aeabi_f2d>
 8002462:	4602      	mov	r2, r0
 8002464:	460b      	mov	r3, r1
 8002466:	ec43 2b10 	vmov	d0, r2, r3
 800246a:	f007 f979 	bl	8009760 <floor>
 800246e:	ec53 2b10 	vmov	r2, r3, d0
 8002472:	4610      	mov	r0, r2
 8002474:	4619      	mov	r1, r3
 8002476:	f7fe fb9f 	bl	8000bb8 <__aeabi_d2uiz>
 800247a:	4603      	mov	r3, r0
 800247c:	4a01      	ldr	r2, [pc, #4]	; (8002484 <si5351_setupMultisynth+0x300>)
 800247e:	6293      	str	r3, [r2, #40]	; 0x28
           break;
 8002480:	e064      	b.n	800254c <si5351_setupMultisynth+0x3c8>
 8002482:	bf00      	nop
 8002484:	200002a4 	.word	0x200002a4
 8002488:	43000000 	.word	0x43000000
          }
  }
  else
  {
          float fvco = m_si5351Config.pllb_freq / (div + ( (float)num / (float)denom));
 800248c:	4b58      	ldr	r3, [pc, #352]	; (80025f0 <si5351_setupMultisynth+0x46c>)
 800248e:	69db      	ldr	r3, [r3, #28]
 8002490:	ee07 3a90 	vmov	s15, r3
 8002494:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002498:	68bb      	ldr	r3, [r7, #8]
 800249a:	ee07 3a90 	vmov	s15, r3
 800249e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	ee07 3a90 	vmov	s15, r3
 80024a8:	eef8 5a67 	vcvt.f32.u32	s11, s15
 80024ac:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80024ae:	ee07 3a90 	vmov	s15, r3
 80024b2:	eeb8 6a67 	vcvt.f32.u32	s12, s15
 80024b6:	eec5 7a86 	vdiv.f32	s15, s11, s12
 80024ba:	ee37 7a27 	vadd.f32	s14, s14, s15
 80024be:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80024c2:	edc7 7a07 	vstr	s15, [r7, #28]
          switch (output)
 80024c6:	7bfb      	ldrb	r3, [r7, #15]
 80024c8:	2b02      	cmp	r3, #2
 80024ca:	d02c      	beq.n	8002526 <si5351_setupMultisynth+0x3a2>
 80024cc:	2b02      	cmp	r3, #2
 80024ce:	dc3d      	bgt.n	800254c <si5351_setupMultisynth+0x3c8>
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d002      	beq.n	80024da <si5351_setupMultisynth+0x356>
 80024d4:	2b01      	cmp	r3, #1
 80024d6:	d013      	beq.n	8002500 <si5351_setupMultisynth+0x37c>
 80024d8:	e038      	b.n	800254c <si5351_setupMultisynth+0x3c8>
          {
           case 0:
           m_si5351Config.ms0_freq = (uint32_t)floor(fvco);
 80024da:	69f8      	ldr	r0, [r7, #28]
 80024dc:	f7fe f83c 	bl	8000558 <__aeabi_f2d>
 80024e0:	4602      	mov	r2, r0
 80024e2:	460b      	mov	r3, r1
 80024e4:	ec43 2b10 	vmov	d0, r2, r3
 80024e8:	f007 f93a 	bl	8009760 <floor>
 80024ec:	ec53 2b10 	vmov	r2, r3, d0
 80024f0:	4610      	mov	r0, r2
 80024f2:	4619      	mov	r1, r3
 80024f4:	f7fe fb60 	bl	8000bb8 <__aeabi_d2uiz>
 80024f8:	4603      	mov	r3, r0
 80024fa:	4a3d      	ldr	r2, [pc, #244]	; (80025f0 <si5351_setupMultisynth+0x46c>)
 80024fc:	6213      	str	r3, [r2, #32]
           break;
 80024fe:	e025      	b.n	800254c <si5351_setupMultisynth+0x3c8>
           case 1:
           m_si5351Config.ms1_freq = (uint32_t)floor(fvco);
 8002500:	69f8      	ldr	r0, [r7, #28]
 8002502:	f7fe f829 	bl	8000558 <__aeabi_f2d>
 8002506:	4602      	mov	r2, r0
 8002508:	460b      	mov	r3, r1
 800250a:	ec43 2b10 	vmov	d0, r2, r3
 800250e:	f007 f927 	bl	8009760 <floor>
 8002512:	ec53 2b10 	vmov	r2, r3, d0
 8002516:	4610      	mov	r0, r2
 8002518:	4619      	mov	r1, r3
 800251a:	f7fe fb4d 	bl	8000bb8 <__aeabi_d2uiz>
 800251e:	4603      	mov	r3, r0
 8002520:	4a33      	ldr	r2, [pc, #204]	; (80025f0 <si5351_setupMultisynth+0x46c>)
 8002522:	6253      	str	r3, [r2, #36]	; 0x24
           break;
 8002524:	e012      	b.n	800254c <si5351_setupMultisynth+0x3c8>
           case 2:
           m_si5351Config.ms2_freq = (uint32_t)floor(fvco);
 8002526:	69f8      	ldr	r0, [r7, #28]
 8002528:	f7fe f816 	bl	8000558 <__aeabi_f2d>
 800252c:	4602      	mov	r2, r0
 800252e:	460b      	mov	r3, r1
 8002530:	ec43 2b10 	vmov	d0, r2, r3
 8002534:	f007 f914 	bl	8009760 <floor>
 8002538:	ec53 2b10 	vmov	r2, r3, d0
 800253c:	4610      	mov	r0, r2
 800253e:	4619      	mov	r1, r3
 8002540:	f7fe fb3a 	bl	8000bb8 <__aeabi_d2uiz>
 8002544:	4603      	mov	r3, r0
 8002546:	4a2a      	ldr	r2, [pc, #168]	; (80025f0 <si5351_setupMultisynth+0x46c>)
 8002548:	6293      	str	r3, [r2, #40]	; 0x28
           break;
 800254a:	bf00      	nop
  }



  /* Configure the clk control and enable the output */
  uint8_t clkControlReg = 0x0F;                             /* 8mA drive strength, MS0 as CLK0 source, Clock not inverted, powered up */
 800254c:	230f      	movs	r3, #15
 800254e:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  if (pllSource == SI5351_PLL_B) clkControlReg |= (1 << 5); /* Uses PLLB */
 8002552:	7bbb      	ldrb	r3, [r7, #14]
 8002554:	2b01      	cmp	r3, #1
 8002556:	d105      	bne.n	8002564 <si5351_setupMultisynth+0x3e0>
 8002558:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800255c:	f043 0320 	orr.w	r3, r3, #32
 8002560:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  if (num == 0) clkControlReg |= (1 << 6);                  /* Integer mode */
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	2b00      	cmp	r3, #0
 8002568:	d105      	bne.n	8002576 <si5351_setupMultisynth+0x3f2>
 800256a:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800256e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002572:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  switch (output)
 8002576:	7bfb      	ldrb	r3, [r7, #15]
 8002578:	2b02      	cmp	r3, #2
 800257a:	d020      	beq.n	80025be <si5351_setupMultisynth+0x43a>
 800257c:	2b02      	cmp	r3, #2
 800257e:	dc30      	bgt.n	80025e2 <si5351_setupMultisynth+0x45e>
 8002580:	2b00      	cmp	r3, #0
 8002582:	d002      	beq.n	800258a <si5351_setupMultisynth+0x406>
 8002584:	2b01      	cmp	r3, #1
 8002586:	d00d      	beq.n	80025a4 <si5351_setupMultisynth+0x420>
 8002588:	e02b      	b.n	80025e2 <si5351_setupMultisynth+0x45e>
  {
    case 0:
      ASSERT_STATUS(si5351_write8(SI5351_REGISTER_16_CLK0_CONTROL, clkControlReg));
 800258a:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800258e:	4619      	mov	r1, r3
 8002590:	2010      	movs	r0, #16
 8002592:	f000 f853 	bl	800263c <si5351_write8>
 8002596:	4603      	mov	r3, r0
 8002598:	827b      	strh	r3, [r7, #18]
 800259a:	8a7b      	ldrh	r3, [r7, #18]
 800259c:	2b00      	cmp	r3, #0
 800259e:	d01b      	beq.n	80025d8 <si5351_setupMultisynth+0x454>
 80025a0:	8a7b      	ldrh	r3, [r7, #18]
 80025a2:	e01f      	b.n	80025e4 <si5351_setupMultisynth+0x460>
      break;
    case 1:
      ASSERT_STATUS(si5351_write8(SI5351_REGISTER_17_CLK1_CONTROL, clkControlReg));
 80025a4:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80025a8:	4619      	mov	r1, r3
 80025aa:	2011      	movs	r0, #17
 80025ac:	f000 f846 	bl	800263c <si5351_write8>
 80025b0:	4603      	mov	r3, r0
 80025b2:	82bb      	strh	r3, [r7, #20]
 80025b4:	8abb      	ldrh	r3, [r7, #20]
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d010      	beq.n	80025dc <si5351_setupMultisynth+0x458>
 80025ba:	8abb      	ldrh	r3, [r7, #20]
 80025bc:	e012      	b.n	80025e4 <si5351_setupMultisynth+0x460>
      break;
    case 2:
      ASSERT_STATUS(si5351_write8(SI5351_REGISTER_18_CLK2_CONTROL, clkControlReg));
 80025be:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80025c2:	4619      	mov	r1, r3
 80025c4:	2012      	movs	r0, #18
 80025c6:	f000 f839 	bl	800263c <si5351_write8>
 80025ca:	4603      	mov	r3, r0
 80025cc:	82fb      	strh	r3, [r7, #22]
 80025ce:	8afb      	ldrh	r3, [r7, #22]
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d005      	beq.n	80025e0 <si5351_setupMultisynth+0x45c>
 80025d4:	8afb      	ldrh	r3, [r7, #22]
 80025d6:	e005      	b.n	80025e4 <si5351_setupMultisynth+0x460>
      break;
 80025d8:	bf00      	nop
 80025da:	e002      	b.n	80025e2 <si5351_setupMultisynth+0x45e>
      break;
 80025dc:	bf00      	nop
 80025de:	e000      	b.n	80025e2 <si5351_setupMultisynth+0x45e>
      break;
 80025e0:	bf00      	nop
  }

  return ERROR_NONE;
 80025e2:	2300      	movs	r3, #0
}
 80025e4:	4618      	mov	r0, r3
 80025e6:	3730      	adds	r7, #48	; 0x30
 80025e8:	46bd      	mov	sp, r7
 80025ea:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80025ee:	bf00      	nop
 80025f0:	200002a4 	.word	0x200002a4

080025f4 <si5351_enableOutputs>:
/*!
    @brief  Enables or disables all clock outputs
*/
/**************************************************************************/
err_t si5351_enableOutputs(uint8_t enabled)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b084      	sub	sp, #16
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	4603      	mov	r3, r0
 80025fc:	71fb      	strb	r3, [r7, #7]
  /* Make sure we've called init first */
  ASSERT(m_si5351Config.initialised, ERROR_DEVICENOTINITIALISED);
 80025fe:	4b0e      	ldr	r3, [pc, #56]	; (8002638 <si5351_enableOutputs+0x44>)
 8002600:	781b      	ldrb	r3, [r3, #0]
 8002602:	2b00      	cmp	r3, #0
 8002604:	d101      	bne.n	800260a <si5351_enableOutputs+0x16>
 8002606:	2305      	movs	r3, #5
 8002608:	e011      	b.n	800262e <si5351_enableOutputs+0x3a>

  /* Enabled desired outputs (see Register 3) */
  ASSERT_STATUS(si5351_write8(SI5351_REGISTER_3_OUTPUT_ENABLE_CONTROL, enabled ? 0x00: 0xFF));
 800260a:	79fb      	ldrb	r3, [r7, #7]
 800260c:	2b00      	cmp	r3, #0
 800260e:	d001      	beq.n	8002614 <si5351_enableOutputs+0x20>
 8002610:	2300      	movs	r3, #0
 8002612:	e000      	b.n	8002616 <si5351_enableOutputs+0x22>
 8002614:	23ff      	movs	r3, #255	; 0xff
 8002616:	4619      	mov	r1, r3
 8002618:	2003      	movs	r0, #3
 800261a:	f000 f80f 	bl	800263c <si5351_write8>
 800261e:	4603      	mov	r3, r0
 8002620:	81fb      	strh	r3, [r7, #14]
 8002622:	89fb      	ldrh	r3, [r7, #14]
 8002624:	2b00      	cmp	r3, #0
 8002626:	d001      	beq.n	800262c <si5351_enableOutputs+0x38>
 8002628:	89fb      	ldrh	r3, [r7, #14]
 800262a:	e000      	b.n	800262e <si5351_enableOutputs+0x3a>

  return ERROR_NONE;
 800262c:	2300      	movs	r3, #0
}
 800262e:	4618      	mov	r0, r3
 8002630:	3710      	adds	r7, #16
 8002632:	46bd      	mov	sp, r7
 8002634:	bd80      	pop	{r7, pc}
 8002636:	bf00      	nop
 8002638:	200002a4 	.word	0x200002a4

0800263c <si5351_write8>:
/*!
    @brief  Writes a register and an 8 bit value over I2C
*/
/**************************************************************************/
err_t si5351_write8 (uint8_t reg, uint8_t value)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	b088      	sub	sp, #32
 8002640:	af04      	add	r7, sp, #16
 8002642:	4603      	mov	r3, r0
 8002644:	460a      	mov	r2, r1
 8002646:	71fb      	strb	r3, [r7, #7]
 8002648:	4613      	mov	r3, r2
 800264a:	71bb      	strb	r3, [r7, #6]
	HAL_StatusTypeDef status = HAL_OK;
 800264c:	2300      	movs	r3, #0
 800264e:	73fb      	strb	r3, [r7, #15]
  
	while (HAL_I2C_IsDeviceReady(&hi2c1, (uint16_t)(SI5351_ADDRESS<<1), 3, 100) != HAL_OK) { }
 8002650:	bf00      	nop
 8002652:	2364      	movs	r3, #100	; 0x64
 8002654:	2203      	movs	r2, #3
 8002656:	21c0      	movs	r1, #192	; 0xc0
 8002658:	480c      	ldr	r0, [pc, #48]	; (800268c <si5351_write8+0x50>)
 800265a:	f001 fbf7 	bl	8003e4c <HAL_I2C_IsDeviceReady>
 800265e:	4603      	mov	r3, r0
 8002660:	2b00      	cmp	r3, #0
 8002662:	d1f6      	bne.n	8002652 <si5351_write8+0x16>

    status = HAL_I2C_Mem_Write(&hi2c1,							// i2c handle
 8002664:	79fb      	ldrb	r3, [r7, #7]
 8002666:	b29a      	uxth	r2, r3
 8002668:	2364      	movs	r3, #100	; 0x64
 800266a:	9302      	str	r3, [sp, #8]
 800266c:	2301      	movs	r3, #1
 800266e:	9301      	str	r3, [sp, #4]
 8002670:	1dbb      	adds	r3, r7, #6
 8002672:	9300      	str	r3, [sp, #0]
 8002674:	2301      	movs	r3, #1
 8002676:	21c0      	movs	r1, #192	; 0xc0
 8002678:	4804      	ldr	r0, [pc, #16]	; (800268c <si5351_write8+0x50>)
 800267a:	f001 f8c7 	bl	800380c <HAL_I2C_Mem_Write>
 800267e:	4603      	mov	r3, r0
 8002680:	73fb      	strb	r3, [r7, #15]
							  I2C_MEMADD_SIZE_8BIT,				// si5351 uses 8bit register addresses
							  (uint8_t*)(&value),				// write returned data to this variable
							  1,								// how many bytes to expect returned
							  100);								// timeout

  return ERROR_NONE;
 8002682:	2300      	movs	r3, #0
}
 8002684:	4618      	mov	r0, r3
 8002686:	3710      	adds	r7, #16
 8002688:	46bd      	mov	sp, r7
 800268a:	bd80      	pop	{r7, pc}
 800268c:	20000250 	.word	0x20000250

08002690 <si5351_read8>:
/*!
    @brief  Reads an 8 bit value over I2C
*/
/**************************************************************************/
err_t si5351_read8(uint8_t reg, uint8_t *value)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	b088      	sub	sp, #32
 8002694:	af04      	add	r7, sp, #16
 8002696:	4603      	mov	r3, r0
 8002698:	6039      	str	r1, [r7, #0]
 800269a:	71fb      	strb	r3, [r7, #7]
	HAL_StatusTypeDef status = HAL_OK;
 800269c:	2300      	movs	r3, #0
 800269e:	73fb      	strb	r3, [r7, #15]

	while (HAL_I2C_IsDeviceReady(&hi2c1, (uint16_t)(SI5351_ADDRESS<<1), 3, 100) != HAL_OK) { }
 80026a0:	bf00      	nop
 80026a2:	2364      	movs	r3, #100	; 0x64
 80026a4:	2203      	movs	r2, #3
 80026a6:	21c0      	movs	r1, #192	; 0xc0
 80026a8:	480c      	ldr	r0, [pc, #48]	; (80026dc <si5351_read8+0x4c>)
 80026aa:	f001 fbcf 	bl	8003e4c <HAL_I2C_IsDeviceReady>
 80026ae:	4603      	mov	r3, r0
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d1f6      	bne.n	80026a2 <si5351_read8+0x12>

    status = HAL_I2C_Mem_Read(&hi2c1,							// i2c handle
 80026b4:	79fb      	ldrb	r3, [r7, #7]
 80026b6:	b29a      	uxth	r2, r3
 80026b8:	2364      	movs	r3, #100	; 0x64
 80026ba:	9302      	str	r3, [sp, #8]
 80026bc:	2301      	movs	r3, #1
 80026be:	9301      	str	r3, [sp, #4]
 80026c0:	463b      	mov	r3, r7
 80026c2:	9300      	str	r3, [sp, #0]
 80026c4:	2301      	movs	r3, #1
 80026c6:	21c0      	movs	r1, #192	; 0xc0
 80026c8:	4804      	ldr	r0, [pc, #16]	; (80026dc <si5351_read8+0x4c>)
 80026ca:	f001 f999 	bl	8003a00 <HAL_I2C_Mem_Read>
 80026ce:	4603      	mov	r3, r0
 80026d0:	73fb      	strb	r3, [r7, #15]
							  I2C_MEMADD_SIZE_8BIT,				// si5351 uses 8bit register addresses
							  (uint8_t*)(&value),				// write returned data to this variable
							  1,								// how many bytes to expect returned
							  100);								// timeout

  return ERROR_NONE;
 80026d2:	2300      	movs	r3, #0
}
 80026d4:	4618      	mov	r0, r3
 80026d6:	3710      	adds	r7, #16
 80026d8:	46bd      	mov	sp, r7
 80026da:	bd80      	pop	{r7, pc}
 80026dc:	20000250 	.word	0x20000250

080026e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b082      	sub	sp, #8
 80026e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80026e6:	2300      	movs	r3, #0
 80026e8:	607b      	str	r3, [r7, #4]
 80026ea:	4b10      	ldr	r3, [pc, #64]	; (800272c <HAL_MspInit+0x4c>)
 80026ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026ee:	4a0f      	ldr	r2, [pc, #60]	; (800272c <HAL_MspInit+0x4c>)
 80026f0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80026f4:	6453      	str	r3, [r2, #68]	; 0x44
 80026f6:	4b0d      	ldr	r3, [pc, #52]	; (800272c <HAL_MspInit+0x4c>)
 80026f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026fa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80026fe:	607b      	str	r3, [r7, #4]
 8002700:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002702:	2300      	movs	r3, #0
 8002704:	603b      	str	r3, [r7, #0]
 8002706:	4b09      	ldr	r3, [pc, #36]	; (800272c <HAL_MspInit+0x4c>)
 8002708:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800270a:	4a08      	ldr	r2, [pc, #32]	; (800272c <HAL_MspInit+0x4c>)
 800270c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002710:	6413      	str	r3, [r2, #64]	; 0x40
 8002712:	4b06      	ldr	r3, [pc, #24]	; (800272c <HAL_MspInit+0x4c>)
 8002714:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002716:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800271a:	603b      	str	r3, [r7, #0]
 800271c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_2);
 800271e:	2005      	movs	r0, #5
 8002720:	f000 fc74 	bl	800300c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002724:	bf00      	nop
 8002726:	3708      	adds	r7, #8
 8002728:	46bd      	mov	sp, r7
 800272a:	bd80      	pop	{r7, pc}
 800272c:	40023800 	.word	0x40023800

08002730 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002730:	b480      	push	{r7}
 8002732:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002734:	e7fe      	b.n	8002734 <NMI_Handler+0x4>

08002736 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002736:	b480      	push	{r7}
 8002738:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800273a:	e7fe      	b.n	800273a <HardFault_Handler+0x4>

0800273c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800273c:	b480      	push	{r7}
 800273e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002740:	e7fe      	b.n	8002740 <MemManage_Handler+0x4>

08002742 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002742:	b480      	push	{r7}
 8002744:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002746:	e7fe      	b.n	8002746 <BusFault_Handler+0x4>

08002748 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002748:	b480      	push	{r7}
 800274a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800274c:	e7fe      	b.n	800274c <UsageFault_Handler+0x4>

0800274e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800274e:	b480      	push	{r7}
 8002750:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002752:	bf00      	nop
 8002754:	46bd      	mov	sp, r7
 8002756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275a:	4770      	bx	lr

0800275c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800275c:	b480      	push	{r7}
 800275e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002760:	bf00      	nop
 8002762:	46bd      	mov	sp, r7
 8002764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002768:	4770      	bx	lr

0800276a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800276a:	b480      	push	{r7}
 800276c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800276e:	bf00      	nop
 8002770:	46bd      	mov	sp, r7
 8002772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002776:	4770      	bx	lr

08002778 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800277c:	f000 fb32 	bl	8002de4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002780:	bf00      	nop
 8002782:	bd80      	pop	{r7, pc}

08002784 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8002784:	b580      	push	{r7, lr}
 8002786:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8002788:	2010      	movs	r0, #16
 800278a:	f000 fee3 	bl	8003554 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 800278e:	bf00      	nop
 8002790:	bd80      	pop	{r7, pc}

08002792 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002792:	b580      	push	{r7, lr}
 8002794:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8002796:	2020      	movs	r0, #32
 8002798:	f000 fedc 	bl	8003554 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800279c:	bf00      	nop
 800279e:	bd80      	pop	{r7, pc}

080027a0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80027a0:	b580      	push	{r7, lr}
 80027a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80027a4:	4802      	ldr	r0, [pc, #8]	; (80027b0 <TIM3_IRQHandler+0x10>)
 80027a6:	f002 fdb9 	bl	800531c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80027aa:	bf00      	nop
 80027ac:	bd80      	pop	{r7, pc}
 80027ae:	bf00      	nop
 80027b0:	20000324 	.word	0x20000324

080027b4 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80027b8:	4802      	ldr	r0, [pc, #8]	; (80027c4 <TIM4_IRQHandler+0x10>)
 80027ba:	f002 fdaf 	bl	800531c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80027be:	bf00      	nop
 80027c0:	bd80      	pop	{r7, pc}
 80027c2:	bf00      	nop
 80027c4:	200002dc 	.word	0x200002dc

080027c8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80027cc:	4802      	ldr	r0, [pc, #8]	; (80027d8 <USART2_IRQHandler+0x10>)
 80027ce:	f003 fab3 	bl	8005d38 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80027d2:	bf00      	nop
 80027d4:	bd80      	pop	{r7, pc}
 80027d6:	bf00      	nop
 80027d8:	2000036c 	.word	0x2000036c

080027dc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80027dc:	b480      	push	{r7}
 80027de:	af00      	add	r7, sp, #0
	return 1;
 80027e0:	2301      	movs	r3, #1
}
 80027e2:	4618      	mov	r0, r3
 80027e4:	46bd      	mov	sp, r7
 80027e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ea:	4770      	bx	lr

080027ec <_kill>:

int _kill(int pid, int sig)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b082      	sub	sp, #8
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
 80027f4:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80027f6:	f004 f8e9 	bl	80069cc <__errno>
 80027fa:	4603      	mov	r3, r0
 80027fc:	2216      	movs	r2, #22
 80027fe:	601a      	str	r2, [r3, #0]
	return -1;
 8002800:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002804:	4618      	mov	r0, r3
 8002806:	3708      	adds	r7, #8
 8002808:	46bd      	mov	sp, r7
 800280a:	bd80      	pop	{r7, pc}

0800280c <_exit>:

void _exit (int status)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b082      	sub	sp, #8
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002814:	f04f 31ff 	mov.w	r1, #4294967295
 8002818:	6878      	ldr	r0, [r7, #4]
 800281a:	f7ff ffe7 	bl	80027ec <_kill>
	while (1) {}		/* Make sure we hang here */
 800281e:	e7fe      	b.n	800281e <_exit+0x12>

08002820 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	b086      	sub	sp, #24
 8002824:	af00      	add	r7, sp, #0
 8002826:	60f8      	str	r0, [r7, #12]
 8002828:	60b9      	str	r1, [r7, #8]
 800282a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800282c:	2300      	movs	r3, #0
 800282e:	617b      	str	r3, [r7, #20]
 8002830:	e00a      	b.n	8002848 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002832:	f3af 8000 	nop.w
 8002836:	4601      	mov	r1, r0
 8002838:	68bb      	ldr	r3, [r7, #8]
 800283a:	1c5a      	adds	r2, r3, #1
 800283c:	60ba      	str	r2, [r7, #8]
 800283e:	b2ca      	uxtb	r2, r1
 8002840:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002842:	697b      	ldr	r3, [r7, #20]
 8002844:	3301      	adds	r3, #1
 8002846:	617b      	str	r3, [r7, #20]
 8002848:	697a      	ldr	r2, [r7, #20]
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	429a      	cmp	r2, r3
 800284e:	dbf0      	blt.n	8002832 <_read+0x12>
	}

return len;
 8002850:	687b      	ldr	r3, [r7, #4]
}
 8002852:	4618      	mov	r0, r3
 8002854:	3718      	adds	r7, #24
 8002856:	46bd      	mov	sp, r7
 8002858:	bd80      	pop	{r7, pc}

0800285a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800285a:	b580      	push	{r7, lr}
 800285c:	b086      	sub	sp, #24
 800285e:	af00      	add	r7, sp, #0
 8002860:	60f8      	str	r0, [r7, #12]
 8002862:	60b9      	str	r1, [r7, #8]
 8002864:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002866:	2300      	movs	r3, #0
 8002868:	617b      	str	r3, [r7, #20]
 800286a:	e009      	b.n	8002880 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800286c:	68bb      	ldr	r3, [r7, #8]
 800286e:	1c5a      	adds	r2, r3, #1
 8002870:	60ba      	str	r2, [r7, #8]
 8002872:	781b      	ldrb	r3, [r3, #0]
 8002874:	4618      	mov	r0, r3
 8002876:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800287a:	697b      	ldr	r3, [r7, #20]
 800287c:	3301      	adds	r3, #1
 800287e:	617b      	str	r3, [r7, #20]
 8002880:	697a      	ldr	r2, [r7, #20]
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	429a      	cmp	r2, r3
 8002886:	dbf1      	blt.n	800286c <_write+0x12>
	}
	return len;
 8002888:	687b      	ldr	r3, [r7, #4]
}
 800288a:	4618      	mov	r0, r3
 800288c:	3718      	adds	r7, #24
 800288e:	46bd      	mov	sp, r7
 8002890:	bd80      	pop	{r7, pc}

08002892 <_close>:

int _close(int file)
{
 8002892:	b480      	push	{r7}
 8002894:	b083      	sub	sp, #12
 8002896:	af00      	add	r7, sp, #0
 8002898:	6078      	str	r0, [r7, #4]
	return -1;
 800289a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800289e:	4618      	mov	r0, r3
 80028a0:	370c      	adds	r7, #12
 80028a2:	46bd      	mov	sp, r7
 80028a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a8:	4770      	bx	lr

080028aa <_fstat>:


int _fstat(int file, struct stat *st)
{
 80028aa:	b480      	push	{r7}
 80028ac:	b083      	sub	sp, #12
 80028ae:	af00      	add	r7, sp, #0
 80028b0:	6078      	str	r0, [r7, #4]
 80028b2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80028b4:	683b      	ldr	r3, [r7, #0]
 80028b6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80028ba:	605a      	str	r2, [r3, #4]
	return 0;
 80028bc:	2300      	movs	r3, #0
}
 80028be:	4618      	mov	r0, r3
 80028c0:	370c      	adds	r7, #12
 80028c2:	46bd      	mov	sp, r7
 80028c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c8:	4770      	bx	lr

080028ca <_isatty>:

int _isatty(int file)
{
 80028ca:	b480      	push	{r7}
 80028cc:	b083      	sub	sp, #12
 80028ce:	af00      	add	r7, sp, #0
 80028d0:	6078      	str	r0, [r7, #4]
	return 1;
 80028d2:	2301      	movs	r3, #1
}
 80028d4:	4618      	mov	r0, r3
 80028d6:	370c      	adds	r7, #12
 80028d8:	46bd      	mov	sp, r7
 80028da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028de:	4770      	bx	lr

080028e0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80028e0:	b480      	push	{r7}
 80028e2:	b085      	sub	sp, #20
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	60f8      	str	r0, [r7, #12]
 80028e8:	60b9      	str	r1, [r7, #8]
 80028ea:	607a      	str	r2, [r7, #4]
	return 0;
 80028ec:	2300      	movs	r3, #0
}
 80028ee:	4618      	mov	r0, r3
 80028f0:	3714      	adds	r7, #20
 80028f2:	46bd      	mov	sp, r7
 80028f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f8:	4770      	bx	lr
	...

080028fc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b086      	sub	sp, #24
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002904:	4a14      	ldr	r2, [pc, #80]	; (8002958 <_sbrk+0x5c>)
 8002906:	4b15      	ldr	r3, [pc, #84]	; (800295c <_sbrk+0x60>)
 8002908:	1ad3      	subs	r3, r2, r3
 800290a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800290c:	697b      	ldr	r3, [r7, #20]
 800290e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002910:	4b13      	ldr	r3, [pc, #76]	; (8002960 <_sbrk+0x64>)
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	2b00      	cmp	r3, #0
 8002916:	d102      	bne.n	800291e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002918:	4b11      	ldr	r3, [pc, #68]	; (8002960 <_sbrk+0x64>)
 800291a:	4a12      	ldr	r2, [pc, #72]	; (8002964 <_sbrk+0x68>)
 800291c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800291e:	4b10      	ldr	r3, [pc, #64]	; (8002960 <_sbrk+0x64>)
 8002920:	681a      	ldr	r2, [r3, #0]
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	4413      	add	r3, r2
 8002926:	693a      	ldr	r2, [r7, #16]
 8002928:	429a      	cmp	r2, r3
 800292a:	d207      	bcs.n	800293c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800292c:	f004 f84e 	bl	80069cc <__errno>
 8002930:	4603      	mov	r3, r0
 8002932:	220c      	movs	r2, #12
 8002934:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002936:	f04f 33ff 	mov.w	r3, #4294967295
 800293a:	e009      	b.n	8002950 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800293c:	4b08      	ldr	r3, [pc, #32]	; (8002960 <_sbrk+0x64>)
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002942:	4b07      	ldr	r3, [pc, #28]	; (8002960 <_sbrk+0x64>)
 8002944:	681a      	ldr	r2, [r3, #0]
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	4413      	add	r3, r2
 800294a:	4a05      	ldr	r2, [pc, #20]	; (8002960 <_sbrk+0x64>)
 800294c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800294e:	68fb      	ldr	r3, [r7, #12]
}
 8002950:	4618      	mov	r0, r3
 8002952:	3718      	adds	r7, #24
 8002954:	46bd      	mov	sp, r7
 8002956:	bd80      	pop	{r7, pc}
 8002958:	20018000 	.word	0x20018000
 800295c:	00000400 	.word	0x00000400
 8002960:	20000244 	.word	0x20000244
 8002964:	200003c8 	.word	0x200003c8

08002968 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002968:	b480      	push	{r7}
 800296a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800296c:	4b06      	ldr	r3, [pc, #24]	; (8002988 <SystemInit+0x20>)
 800296e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002972:	4a05      	ldr	r2, [pc, #20]	; (8002988 <SystemInit+0x20>)
 8002974:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002978:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800297c:	bf00      	nop
 800297e:	46bd      	mov	sp, r7
 8002980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002984:	4770      	bx	lr
 8002986:	bf00      	nop
 8002988:	e000ed00 	.word	0xe000ed00

0800298c <MX_TIM3_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800298c:	b580      	push	{r7, lr}
 800298e:	b086      	sub	sp, #24
 8002990:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002992:	f107 0310 	add.w	r3, r7, #16
 8002996:	2200      	movs	r2, #0
 8002998:	601a      	str	r2, [r3, #0]
 800299a:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800299c:	463b      	mov	r3, r7
 800299e:	2200      	movs	r2, #0
 80029a0:	601a      	str	r2, [r3, #0]
 80029a2:	605a      	str	r2, [r3, #4]
 80029a4:	609a      	str	r2, [r3, #8]
 80029a6:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80029a8:	4b20      	ldr	r3, [pc, #128]	; (8002a2c <MX_TIM3_Init+0xa0>)
 80029aa:	4a21      	ldr	r2, [pc, #132]	; (8002a30 <MX_TIM3_Init+0xa4>)
 80029ac:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 59;
 80029ae:	4b1f      	ldr	r3, [pc, #124]	; (8002a2c <MX_TIM3_Init+0xa0>)
 80029b0:	223b      	movs	r2, #59	; 0x3b
 80029b2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80029b4:	4b1d      	ldr	r3, [pc, #116]	; (8002a2c <MX_TIM3_Init+0xa0>)
 80029b6:	2200      	movs	r2, #0
 80029b8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80029ba:	4b1c      	ldr	r3, [pc, #112]	; (8002a2c <MX_TIM3_Init+0xa0>)
 80029bc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80029c0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80029c2:	4b1a      	ldr	r3, [pc, #104]	; (8002a2c <MX_TIM3_Init+0xa0>)
 80029c4:	2200      	movs	r2, #0
 80029c6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80029c8:	4b18      	ldr	r3, [pc, #96]	; (8002a2c <MX_TIM3_Init+0xa0>)
 80029ca:	2200      	movs	r2, #0
 80029cc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 80029ce:	4817      	ldr	r0, [pc, #92]	; (8002a2c <MX_TIM3_Init+0xa0>)
 80029d0:	f002 fb3a 	bl	8005048 <HAL_TIM_IC_Init>
 80029d4:	4603      	mov	r3, r0
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d001      	beq.n	80029de <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 80029da:	f7ff f8b1 	bl	8001b40 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80029de:	2300      	movs	r3, #0
 80029e0:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80029e2:	2300      	movs	r3, #0
 80029e4:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80029e6:	f107 0310 	add.w	r3, r7, #16
 80029ea:	4619      	mov	r1, r3
 80029ec:	480f      	ldr	r0, [pc, #60]	; (8002a2c <MX_TIM3_Init+0xa0>)
 80029ee:	f003 f85f 	bl	8005ab0 <HAL_TIMEx_MasterConfigSynchronization>
 80029f2:	4603      	mov	r3, r0
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d001      	beq.n	80029fc <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 80029f8:	f7ff f8a2 	bl	8001b40 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80029fc:	2300      	movs	r3, #0
 80029fe:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002a00:	2301      	movs	r3, #1
 8002a02:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002a04:	2300      	movs	r3, #0
 8002a06:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8002a08:	2300      	movs	r3, #0
 8002a0a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8002a0c:	463b      	mov	r3, r7
 8002a0e:	2200      	movs	r2, #0
 8002a10:	4619      	mov	r1, r3
 8002a12:	4806      	ldr	r0, [pc, #24]	; (8002a2c <MX_TIM3_Init+0xa0>)
 8002a14:	f002 fd8a 	bl	800552c <HAL_TIM_IC_ConfigChannel>
 8002a18:	4603      	mov	r3, r0
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d001      	beq.n	8002a22 <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 8002a1e:	f7ff f88f 	bl	8001b40 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002a22:	bf00      	nop
 8002a24:	3718      	adds	r7, #24
 8002a26:	46bd      	mov	sp, r7
 8002a28:	bd80      	pop	{r7, pc}
 8002a2a:	bf00      	nop
 8002a2c:	20000324 	.word	0x20000324
 8002a30:	40000400 	.word	0x40000400

08002a34 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002a34:	b580      	push	{r7, lr}
 8002a36:	b086      	sub	sp, #24
 8002a38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002a3a:	f107 0310 	add.w	r3, r7, #16
 8002a3e:	2200      	movs	r2, #0
 8002a40:	601a      	str	r2, [r3, #0]
 8002a42:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8002a44:	463b      	mov	r3, r7
 8002a46:	2200      	movs	r2, #0
 8002a48:	601a      	str	r2, [r3, #0]
 8002a4a:	605a      	str	r2, [r3, #4]
 8002a4c:	609a      	str	r2, [r3, #8]
 8002a4e:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002a50:	4b20      	ldr	r3, [pc, #128]	; (8002ad4 <MX_TIM4_Init+0xa0>)
 8002a52:	4a21      	ldr	r2, [pc, #132]	; (8002ad8 <MX_TIM4_Init+0xa4>)
 8002a54:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 59999;
 8002a56:	4b1f      	ldr	r3, [pc, #124]	; (8002ad4 <MX_TIM4_Init+0xa0>)
 8002a58:	f64e 225f 	movw	r2, #59999	; 0xea5f
 8002a5c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a5e:	4b1d      	ldr	r3, [pc, #116]	; (8002ad4 <MX_TIM4_Init+0xa0>)
 8002a60:	2200      	movs	r2, #0
 8002a62:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8002a64:	4b1b      	ldr	r3, [pc, #108]	; (8002ad4 <MX_TIM4_Init+0xa0>)
 8002a66:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002a6a:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002a6c:	4b19      	ldr	r3, [pc, #100]	; (8002ad4 <MX_TIM4_Init+0xa0>)
 8002a6e:	2200      	movs	r2, #0
 8002a70:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002a72:	4b18      	ldr	r3, [pc, #96]	; (8002ad4 <MX_TIM4_Init+0xa0>)
 8002a74:	2200      	movs	r2, #0
 8002a76:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 8002a78:	4816      	ldr	r0, [pc, #88]	; (8002ad4 <MX_TIM4_Init+0xa0>)
 8002a7a:	f002 fae5 	bl	8005048 <HAL_TIM_IC_Init>
 8002a7e:	4603      	mov	r3, r0
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d001      	beq.n	8002a88 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8002a84:	f7ff f85c 	bl	8001b40 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002a88:	2300      	movs	r3, #0
 8002a8a:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002a8c:	2300      	movs	r3, #0
 8002a8e:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002a90:	f107 0310 	add.w	r3, r7, #16
 8002a94:	4619      	mov	r1, r3
 8002a96:	480f      	ldr	r0, [pc, #60]	; (8002ad4 <MX_TIM4_Init+0xa0>)
 8002a98:	f003 f80a 	bl	8005ab0 <HAL_TIMEx_MasterConfigSynchronization>
 8002a9c:	4603      	mov	r3, r0
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d001      	beq.n	8002aa6 <MX_TIM4_Init+0x72>
  {
    Error_Handler();
 8002aa2:	f7ff f84d 	bl	8001b40 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002aa6:	2300      	movs	r3, #0
 8002aa8:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002aaa:	2301      	movs	r3, #1
 8002aac:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002aae:	2300      	movs	r3, #0
 8002ab0:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8002ab2:	2300      	movs	r3, #0
 8002ab4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8002ab6:	463b      	mov	r3, r7
 8002ab8:	2200      	movs	r2, #0
 8002aba:	4619      	mov	r1, r3
 8002abc:	4805      	ldr	r0, [pc, #20]	; (8002ad4 <MX_TIM4_Init+0xa0>)
 8002abe:	f002 fd35 	bl	800552c <HAL_TIM_IC_ConfigChannel>
 8002ac2:	4603      	mov	r3, r0
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d001      	beq.n	8002acc <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8002ac8:	f7ff f83a 	bl	8001b40 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002acc:	bf00      	nop
 8002ace:	3718      	adds	r7, #24
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	bd80      	pop	{r7, pc}
 8002ad4:	200002dc 	.word	0x200002dc
 8002ad8:	40000800 	.word	0x40000800

08002adc <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
 8002adc:	b580      	push	{r7, lr}
 8002ade:	b08c      	sub	sp, #48	; 0x30
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ae4:	f107 031c 	add.w	r3, r7, #28
 8002ae8:	2200      	movs	r2, #0
 8002aea:	601a      	str	r2, [r3, #0]
 8002aec:	605a      	str	r2, [r3, #4]
 8002aee:	609a      	str	r2, [r3, #8]
 8002af0:	60da      	str	r2, [r3, #12]
 8002af2:	611a      	str	r2, [r3, #16]
  if(tim_icHandle->Instance==TIM3)
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	4a3a      	ldr	r2, [pc, #232]	; (8002be4 <HAL_TIM_IC_MspInit+0x108>)
 8002afa:	4293      	cmp	r3, r2
 8002afc:	d134      	bne.n	8002b68 <HAL_TIM_IC_MspInit+0x8c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002afe:	2300      	movs	r3, #0
 8002b00:	61bb      	str	r3, [r7, #24]
 8002b02:	4b39      	ldr	r3, [pc, #228]	; (8002be8 <HAL_TIM_IC_MspInit+0x10c>)
 8002b04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b06:	4a38      	ldr	r2, [pc, #224]	; (8002be8 <HAL_TIM_IC_MspInit+0x10c>)
 8002b08:	f043 0302 	orr.w	r3, r3, #2
 8002b0c:	6413      	str	r3, [r2, #64]	; 0x40
 8002b0e:	4b36      	ldr	r3, [pc, #216]	; (8002be8 <HAL_TIM_IC_MspInit+0x10c>)
 8002b10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b12:	f003 0302 	and.w	r3, r3, #2
 8002b16:	61bb      	str	r3, [r7, #24]
 8002b18:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b1a:	2300      	movs	r3, #0
 8002b1c:	617b      	str	r3, [r7, #20]
 8002b1e:	4b32      	ldr	r3, [pc, #200]	; (8002be8 <HAL_TIM_IC_MspInit+0x10c>)
 8002b20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b22:	4a31      	ldr	r2, [pc, #196]	; (8002be8 <HAL_TIM_IC_MspInit+0x10c>)
 8002b24:	f043 0301 	orr.w	r3, r3, #1
 8002b28:	6313      	str	r3, [r2, #48]	; 0x30
 8002b2a:	4b2f      	ldr	r3, [pc, #188]	; (8002be8 <HAL_TIM_IC_MspInit+0x10c>)
 8002b2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b2e:	f003 0301 	and.w	r3, r3, #1
 8002b32:	617b      	str	r3, [r7, #20]
 8002b34:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = HCSR_ECHO_Pin;
 8002b36:	2340      	movs	r3, #64	; 0x40
 8002b38:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b3a:	2302      	movs	r3, #2
 8002b3c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b3e:	2300      	movs	r3, #0
 8002b40:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b42:	2300      	movs	r3, #0
 8002b44:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002b46:	2302      	movs	r3, #2
 8002b48:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(HCSR_ECHO_GPIO_Port, &GPIO_InitStruct);
 8002b4a:	f107 031c 	add.w	r3, r7, #28
 8002b4e:	4619      	mov	r1, r3
 8002b50:	4826      	ldr	r0, [pc, #152]	; (8002bec <HAL_TIM_IC_MspInit+0x110>)
 8002b52:	f000 fb2f 	bl	80031b4 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 8002b56:	2200      	movs	r2, #0
 8002b58:	2101      	movs	r1, #1
 8002b5a:	201d      	movs	r0, #29
 8002b5c:	f000 fa61 	bl	8003022 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002b60:	201d      	movs	r0, #29
 8002b62:	f000 fa7a 	bl	800305a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8002b66:	e038      	b.n	8002bda <HAL_TIM_IC_MspInit+0xfe>
  else if(tim_icHandle->Instance==TIM4)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	4a20      	ldr	r2, [pc, #128]	; (8002bf0 <HAL_TIM_IC_MspInit+0x114>)
 8002b6e:	4293      	cmp	r3, r2
 8002b70:	d133      	bne.n	8002bda <HAL_TIM_IC_MspInit+0xfe>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002b72:	2300      	movs	r3, #0
 8002b74:	613b      	str	r3, [r7, #16]
 8002b76:	4b1c      	ldr	r3, [pc, #112]	; (8002be8 <HAL_TIM_IC_MspInit+0x10c>)
 8002b78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b7a:	4a1b      	ldr	r2, [pc, #108]	; (8002be8 <HAL_TIM_IC_MspInit+0x10c>)
 8002b7c:	f043 0304 	orr.w	r3, r3, #4
 8002b80:	6413      	str	r3, [r2, #64]	; 0x40
 8002b82:	4b19      	ldr	r3, [pc, #100]	; (8002be8 <HAL_TIM_IC_MspInit+0x10c>)
 8002b84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b86:	f003 0304 	and.w	r3, r3, #4
 8002b8a:	613b      	str	r3, [r7, #16]
 8002b8c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b8e:	2300      	movs	r3, #0
 8002b90:	60fb      	str	r3, [r7, #12]
 8002b92:	4b15      	ldr	r3, [pc, #84]	; (8002be8 <HAL_TIM_IC_MspInit+0x10c>)
 8002b94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b96:	4a14      	ldr	r2, [pc, #80]	; (8002be8 <HAL_TIM_IC_MspInit+0x10c>)
 8002b98:	f043 0302 	orr.w	r3, r3, #2
 8002b9c:	6313      	str	r3, [r2, #48]	; 0x30
 8002b9e:	4b12      	ldr	r3, [pc, #72]	; (8002be8 <HAL_TIM_IC_MspInit+0x10c>)
 8002ba0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ba2:	f003 0302 	and.w	r3, r3, #2
 8002ba6:	60fb      	str	r3, [r7, #12]
 8002ba8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = PLC_PulsePort_Pin;
 8002baa:	2340      	movs	r3, #64	; 0x40
 8002bac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bae:	2302      	movs	r3, #2
 8002bb0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bb6:	2300      	movs	r3, #0
 8002bb8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002bba:	2302      	movs	r3, #2
 8002bbc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(PLC_PulsePort_GPIO_Port, &GPIO_InitStruct);
 8002bbe:	f107 031c 	add.w	r3, r7, #28
 8002bc2:	4619      	mov	r1, r3
 8002bc4:	480b      	ldr	r0, [pc, #44]	; (8002bf4 <HAL_TIM_IC_MspInit+0x118>)
 8002bc6:	f000 faf5 	bl	80031b4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002bca:	2200      	movs	r2, #0
 8002bcc:	2100      	movs	r1, #0
 8002bce:	201e      	movs	r0, #30
 8002bd0:	f000 fa27 	bl	8003022 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002bd4:	201e      	movs	r0, #30
 8002bd6:	f000 fa40 	bl	800305a <HAL_NVIC_EnableIRQ>
}
 8002bda:	bf00      	nop
 8002bdc:	3730      	adds	r7, #48	; 0x30
 8002bde:	46bd      	mov	sp, r7
 8002be0:	bd80      	pop	{r7, pc}
 8002be2:	bf00      	nop
 8002be4:	40000400 	.word	0x40000400
 8002be8:	40023800 	.word	0x40023800
 8002bec:	40020000 	.word	0x40020000
 8002bf0:	40000800 	.word	0x40000800
 8002bf4:	40020400 	.word	0x40020400

08002bf8 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002bfc:	4b11      	ldr	r3, [pc, #68]	; (8002c44 <MX_USART2_UART_Init+0x4c>)
 8002bfe:	4a12      	ldr	r2, [pc, #72]	; (8002c48 <MX_USART2_UART_Init+0x50>)
 8002c00:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002c02:	4b10      	ldr	r3, [pc, #64]	; (8002c44 <MX_USART2_UART_Init+0x4c>)
 8002c04:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002c08:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002c0a:	4b0e      	ldr	r3, [pc, #56]	; (8002c44 <MX_USART2_UART_Init+0x4c>)
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002c10:	4b0c      	ldr	r3, [pc, #48]	; (8002c44 <MX_USART2_UART_Init+0x4c>)
 8002c12:	2200      	movs	r2, #0
 8002c14:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002c16:	4b0b      	ldr	r3, [pc, #44]	; (8002c44 <MX_USART2_UART_Init+0x4c>)
 8002c18:	2200      	movs	r2, #0
 8002c1a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002c1c:	4b09      	ldr	r3, [pc, #36]	; (8002c44 <MX_USART2_UART_Init+0x4c>)
 8002c1e:	220c      	movs	r2, #12
 8002c20:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002c22:	4b08      	ldr	r3, [pc, #32]	; (8002c44 <MX_USART2_UART_Init+0x4c>)
 8002c24:	2200      	movs	r2, #0
 8002c26:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002c28:	4b06      	ldr	r3, [pc, #24]	; (8002c44 <MX_USART2_UART_Init+0x4c>)
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002c2e:	4805      	ldr	r0, [pc, #20]	; (8002c44 <MX_USART2_UART_Init+0x4c>)
 8002c30:	f002 ffc0 	bl	8005bb4 <HAL_UART_Init>
 8002c34:	4603      	mov	r3, r0
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d001      	beq.n	8002c3e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002c3a:	f7fe ff81 	bl	8001b40 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002c3e:	bf00      	nop
 8002c40:	bd80      	pop	{r7, pc}
 8002c42:	bf00      	nop
 8002c44:	2000036c 	.word	0x2000036c
 8002c48:	40004400 	.word	0x40004400

08002c4c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002c4c:	b580      	push	{r7, lr}
 8002c4e:	b08a      	sub	sp, #40	; 0x28
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c54:	f107 0314 	add.w	r3, r7, #20
 8002c58:	2200      	movs	r2, #0
 8002c5a:	601a      	str	r2, [r3, #0]
 8002c5c:	605a      	str	r2, [r3, #4]
 8002c5e:	609a      	str	r2, [r3, #8]
 8002c60:	60da      	str	r2, [r3, #12]
 8002c62:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	4a1d      	ldr	r2, [pc, #116]	; (8002ce0 <HAL_UART_MspInit+0x94>)
 8002c6a:	4293      	cmp	r3, r2
 8002c6c:	d133      	bne.n	8002cd6 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002c6e:	2300      	movs	r3, #0
 8002c70:	613b      	str	r3, [r7, #16]
 8002c72:	4b1c      	ldr	r3, [pc, #112]	; (8002ce4 <HAL_UART_MspInit+0x98>)
 8002c74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c76:	4a1b      	ldr	r2, [pc, #108]	; (8002ce4 <HAL_UART_MspInit+0x98>)
 8002c78:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002c7c:	6413      	str	r3, [r2, #64]	; 0x40
 8002c7e:	4b19      	ldr	r3, [pc, #100]	; (8002ce4 <HAL_UART_MspInit+0x98>)
 8002c80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c86:	613b      	str	r3, [r7, #16]
 8002c88:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c8a:	2300      	movs	r3, #0
 8002c8c:	60fb      	str	r3, [r7, #12]
 8002c8e:	4b15      	ldr	r3, [pc, #84]	; (8002ce4 <HAL_UART_MspInit+0x98>)
 8002c90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c92:	4a14      	ldr	r2, [pc, #80]	; (8002ce4 <HAL_UART_MspInit+0x98>)
 8002c94:	f043 0301 	orr.w	r3, r3, #1
 8002c98:	6313      	str	r3, [r2, #48]	; 0x30
 8002c9a:	4b12      	ldr	r3, [pc, #72]	; (8002ce4 <HAL_UART_MspInit+0x98>)
 8002c9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c9e:	f003 0301 	and.w	r3, r3, #1
 8002ca2:	60fb      	str	r3, [r7, #12]
 8002ca4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002ca6:	230c      	movs	r3, #12
 8002ca8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002caa:	2302      	movs	r3, #2
 8002cac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cae:	2300      	movs	r3, #0
 8002cb0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002cb6:	2307      	movs	r3, #7
 8002cb8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002cba:	f107 0314 	add.w	r3, r7, #20
 8002cbe:	4619      	mov	r1, r3
 8002cc0:	4809      	ldr	r0, [pc, #36]	; (8002ce8 <HAL_UART_MspInit+0x9c>)
 8002cc2:	f000 fa77 	bl	80031b4 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 1, 1);
 8002cc6:	2201      	movs	r2, #1
 8002cc8:	2101      	movs	r1, #1
 8002cca:	2026      	movs	r0, #38	; 0x26
 8002ccc:	f000 f9a9 	bl	8003022 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002cd0:	2026      	movs	r0, #38	; 0x26
 8002cd2:	f000 f9c2 	bl	800305a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002cd6:	bf00      	nop
 8002cd8:	3728      	adds	r7, #40	; 0x28
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	bd80      	pop	{r7, pc}
 8002cde:	bf00      	nop
 8002ce0:	40004400 	.word	0x40004400
 8002ce4:	40023800 	.word	0x40023800
 8002ce8:	40020000 	.word	0x40020000

08002cec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002cec:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002d24 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002cf0:	480d      	ldr	r0, [pc, #52]	; (8002d28 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002cf2:	490e      	ldr	r1, [pc, #56]	; (8002d2c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002cf4:	4a0e      	ldr	r2, [pc, #56]	; (8002d30 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002cf6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002cf8:	e002      	b.n	8002d00 <LoopCopyDataInit>

08002cfa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002cfa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002cfc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002cfe:	3304      	adds	r3, #4

08002d00 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002d00:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002d02:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002d04:	d3f9      	bcc.n	8002cfa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002d06:	4a0b      	ldr	r2, [pc, #44]	; (8002d34 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002d08:	4c0b      	ldr	r4, [pc, #44]	; (8002d38 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002d0a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002d0c:	e001      	b.n	8002d12 <LoopFillZerobss>

08002d0e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002d0e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002d10:	3204      	adds	r2, #4

08002d12 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002d12:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002d14:	d3fb      	bcc.n	8002d0e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002d16:	f7ff fe27 	bl	8002968 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002d1a:	f003 fe5d 	bl	80069d8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002d1e:	f7fe fc8d 	bl	800163c <main>
  bx  lr    
 8002d22:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002d24:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002d28:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002d2c:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8002d30:	08009ca4 	.word	0x08009ca4
  ldr r2, =_sbss
 8002d34:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8002d38:	200003c4 	.word	0x200003c4

08002d3c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002d3c:	e7fe      	b.n	8002d3c <ADC_IRQHandler>
	...

08002d40 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002d40:	b580      	push	{r7, lr}
 8002d42:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002d44:	4b0e      	ldr	r3, [pc, #56]	; (8002d80 <HAL_Init+0x40>)
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	4a0d      	ldr	r2, [pc, #52]	; (8002d80 <HAL_Init+0x40>)
 8002d4a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002d4e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002d50:	4b0b      	ldr	r3, [pc, #44]	; (8002d80 <HAL_Init+0x40>)
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	4a0a      	ldr	r2, [pc, #40]	; (8002d80 <HAL_Init+0x40>)
 8002d56:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002d5a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002d5c:	4b08      	ldr	r3, [pc, #32]	; (8002d80 <HAL_Init+0x40>)
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	4a07      	ldr	r2, [pc, #28]	; (8002d80 <HAL_Init+0x40>)
 8002d62:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d66:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002d68:	2003      	movs	r0, #3
 8002d6a:	f000 f94f 	bl	800300c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002d6e:	2000      	movs	r0, #0
 8002d70:	f000 f808 	bl	8002d84 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002d74:	f7ff fcb4 	bl	80026e0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002d78:	2300      	movs	r3, #0
}
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	bd80      	pop	{r7, pc}
 8002d7e:	bf00      	nop
 8002d80:	40023c00 	.word	0x40023c00

08002d84 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002d84:	b580      	push	{r7, lr}
 8002d86:	b082      	sub	sp, #8
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002d8c:	4b12      	ldr	r3, [pc, #72]	; (8002dd8 <HAL_InitTick+0x54>)
 8002d8e:	681a      	ldr	r2, [r3, #0]
 8002d90:	4b12      	ldr	r3, [pc, #72]	; (8002ddc <HAL_InitTick+0x58>)
 8002d92:	781b      	ldrb	r3, [r3, #0]
 8002d94:	4619      	mov	r1, r3
 8002d96:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002d9a:	fbb3 f3f1 	udiv	r3, r3, r1
 8002d9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002da2:	4618      	mov	r0, r3
 8002da4:	f000 f967 	bl	8003076 <HAL_SYSTICK_Config>
 8002da8:	4603      	mov	r3, r0
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d001      	beq.n	8002db2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002dae:	2301      	movs	r3, #1
 8002db0:	e00e      	b.n	8002dd0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	2b0f      	cmp	r3, #15
 8002db6:	d80a      	bhi.n	8002dce <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002db8:	2200      	movs	r2, #0
 8002dba:	6879      	ldr	r1, [r7, #4]
 8002dbc:	f04f 30ff 	mov.w	r0, #4294967295
 8002dc0:	f000 f92f 	bl	8003022 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002dc4:	4a06      	ldr	r2, [pc, #24]	; (8002de0 <HAL_InitTick+0x5c>)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002dca:	2300      	movs	r3, #0
 8002dcc:	e000      	b.n	8002dd0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002dce:	2301      	movs	r3, #1
}
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	3708      	adds	r7, #8
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	bd80      	pop	{r7, pc}
 8002dd8:	20000000 	.word	0x20000000
 8002ddc:	20000008 	.word	0x20000008
 8002de0:	20000004 	.word	0x20000004

08002de4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002de4:	b480      	push	{r7}
 8002de6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002de8:	4b06      	ldr	r3, [pc, #24]	; (8002e04 <HAL_IncTick+0x20>)
 8002dea:	781b      	ldrb	r3, [r3, #0]
 8002dec:	461a      	mov	r2, r3
 8002dee:	4b06      	ldr	r3, [pc, #24]	; (8002e08 <HAL_IncTick+0x24>)
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	4413      	add	r3, r2
 8002df4:	4a04      	ldr	r2, [pc, #16]	; (8002e08 <HAL_IncTick+0x24>)
 8002df6:	6013      	str	r3, [r2, #0]
}
 8002df8:	bf00      	nop
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e00:	4770      	bx	lr
 8002e02:	bf00      	nop
 8002e04:	20000008 	.word	0x20000008
 8002e08:	200003b0 	.word	0x200003b0

08002e0c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002e0c:	b480      	push	{r7}
 8002e0e:	af00      	add	r7, sp, #0
  return uwTick;
 8002e10:	4b03      	ldr	r3, [pc, #12]	; (8002e20 <HAL_GetTick+0x14>)
 8002e12:	681b      	ldr	r3, [r3, #0]
}
 8002e14:	4618      	mov	r0, r3
 8002e16:	46bd      	mov	sp, r7
 8002e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1c:	4770      	bx	lr
 8002e1e:	bf00      	nop
 8002e20:	200003b0 	.word	0x200003b0

08002e24 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	b084      	sub	sp, #16
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002e2c:	f7ff ffee 	bl	8002e0c <HAL_GetTick>
 8002e30:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e3c:	d005      	beq.n	8002e4a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002e3e:	4b0a      	ldr	r3, [pc, #40]	; (8002e68 <HAL_Delay+0x44>)
 8002e40:	781b      	ldrb	r3, [r3, #0]
 8002e42:	461a      	mov	r2, r3
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	4413      	add	r3, r2
 8002e48:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002e4a:	bf00      	nop
 8002e4c:	f7ff ffde 	bl	8002e0c <HAL_GetTick>
 8002e50:	4602      	mov	r2, r0
 8002e52:	68bb      	ldr	r3, [r7, #8]
 8002e54:	1ad3      	subs	r3, r2, r3
 8002e56:	68fa      	ldr	r2, [r7, #12]
 8002e58:	429a      	cmp	r2, r3
 8002e5a:	d8f7      	bhi.n	8002e4c <HAL_Delay+0x28>
  {
  }
}
 8002e5c:	bf00      	nop
 8002e5e:	bf00      	nop
 8002e60:	3710      	adds	r7, #16
 8002e62:	46bd      	mov	sp, r7
 8002e64:	bd80      	pop	{r7, pc}
 8002e66:	bf00      	nop
 8002e68:	20000008 	.word	0x20000008

08002e6c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e6c:	b480      	push	{r7}
 8002e6e:	b085      	sub	sp, #20
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	f003 0307 	and.w	r3, r3, #7
 8002e7a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002e7c:	4b0c      	ldr	r3, [pc, #48]	; (8002eb0 <__NVIC_SetPriorityGrouping+0x44>)
 8002e7e:	68db      	ldr	r3, [r3, #12]
 8002e80:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002e82:	68ba      	ldr	r2, [r7, #8]
 8002e84:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002e88:	4013      	ands	r3, r2
 8002e8a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002e90:	68bb      	ldr	r3, [r7, #8]
 8002e92:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002e94:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002e98:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002e9c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002e9e:	4a04      	ldr	r2, [pc, #16]	; (8002eb0 <__NVIC_SetPriorityGrouping+0x44>)
 8002ea0:	68bb      	ldr	r3, [r7, #8]
 8002ea2:	60d3      	str	r3, [r2, #12]
}
 8002ea4:	bf00      	nop
 8002ea6:	3714      	adds	r7, #20
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eae:	4770      	bx	lr
 8002eb0:	e000ed00 	.word	0xe000ed00

08002eb4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002eb4:	b480      	push	{r7}
 8002eb6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002eb8:	4b04      	ldr	r3, [pc, #16]	; (8002ecc <__NVIC_GetPriorityGrouping+0x18>)
 8002eba:	68db      	ldr	r3, [r3, #12]
 8002ebc:	0a1b      	lsrs	r3, r3, #8
 8002ebe:	f003 0307 	and.w	r3, r3, #7
}
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	46bd      	mov	sp, r7
 8002ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eca:	4770      	bx	lr
 8002ecc:	e000ed00 	.word	0xe000ed00

08002ed0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ed0:	b480      	push	{r7}
 8002ed2:	b083      	sub	sp, #12
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	4603      	mov	r3, r0
 8002ed8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002eda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	db0b      	blt.n	8002efa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002ee2:	79fb      	ldrb	r3, [r7, #7]
 8002ee4:	f003 021f 	and.w	r2, r3, #31
 8002ee8:	4907      	ldr	r1, [pc, #28]	; (8002f08 <__NVIC_EnableIRQ+0x38>)
 8002eea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002eee:	095b      	lsrs	r3, r3, #5
 8002ef0:	2001      	movs	r0, #1
 8002ef2:	fa00 f202 	lsl.w	r2, r0, r2
 8002ef6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002efa:	bf00      	nop
 8002efc:	370c      	adds	r7, #12
 8002efe:	46bd      	mov	sp, r7
 8002f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f04:	4770      	bx	lr
 8002f06:	bf00      	nop
 8002f08:	e000e100 	.word	0xe000e100

08002f0c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002f0c:	b480      	push	{r7}
 8002f0e:	b083      	sub	sp, #12
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	4603      	mov	r3, r0
 8002f14:	6039      	str	r1, [r7, #0]
 8002f16:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	db0a      	blt.n	8002f36 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f20:	683b      	ldr	r3, [r7, #0]
 8002f22:	b2da      	uxtb	r2, r3
 8002f24:	490c      	ldr	r1, [pc, #48]	; (8002f58 <__NVIC_SetPriority+0x4c>)
 8002f26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f2a:	0112      	lsls	r2, r2, #4
 8002f2c:	b2d2      	uxtb	r2, r2
 8002f2e:	440b      	add	r3, r1
 8002f30:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002f34:	e00a      	b.n	8002f4c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f36:	683b      	ldr	r3, [r7, #0]
 8002f38:	b2da      	uxtb	r2, r3
 8002f3a:	4908      	ldr	r1, [pc, #32]	; (8002f5c <__NVIC_SetPriority+0x50>)
 8002f3c:	79fb      	ldrb	r3, [r7, #7]
 8002f3e:	f003 030f 	and.w	r3, r3, #15
 8002f42:	3b04      	subs	r3, #4
 8002f44:	0112      	lsls	r2, r2, #4
 8002f46:	b2d2      	uxtb	r2, r2
 8002f48:	440b      	add	r3, r1
 8002f4a:	761a      	strb	r2, [r3, #24]
}
 8002f4c:	bf00      	nop
 8002f4e:	370c      	adds	r7, #12
 8002f50:	46bd      	mov	sp, r7
 8002f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f56:	4770      	bx	lr
 8002f58:	e000e100 	.word	0xe000e100
 8002f5c:	e000ed00 	.word	0xe000ed00

08002f60 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f60:	b480      	push	{r7}
 8002f62:	b089      	sub	sp, #36	; 0x24
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	60f8      	str	r0, [r7, #12]
 8002f68:	60b9      	str	r1, [r7, #8]
 8002f6a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	f003 0307 	and.w	r3, r3, #7
 8002f72:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002f74:	69fb      	ldr	r3, [r7, #28]
 8002f76:	f1c3 0307 	rsb	r3, r3, #7
 8002f7a:	2b04      	cmp	r3, #4
 8002f7c:	bf28      	it	cs
 8002f7e:	2304      	movcs	r3, #4
 8002f80:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002f82:	69fb      	ldr	r3, [r7, #28]
 8002f84:	3304      	adds	r3, #4
 8002f86:	2b06      	cmp	r3, #6
 8002f88:	d902      	bls.n	8002f90 <NVIC_EncodePriority+0x30>
 8002f8a:	69fb      	ldr	r3, [r7, #28]
 8002f8c:	3b03      	subs	r3, #3
 8002f8e:	e000      	b.n	8002f92 <NVIC_EncodePriority+0x32>
 8002f90:	2300      	movs	r3, #0
 8002f92:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f94:	f04f 32ff 	mov.w	r2, #4294967295
 8002f98:	69bb      	ldr	r3, [r7, #24]
 8002f9a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f9e:	43da      	mvns	r2, r3
 8002fa0:	68bb      	ldr	r3, [r7, #8]
 8002fa2:	401a      	ands	r2, r3
 8002fa4:	697b      	ldr	r3, [r7, #20]
 8002fa6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002fa8:	f04f 31ff 	mov.w	r1, #4294967295
 8002fac:	697b      	ldr	r3, [r7, #20]
 8002fae:	fa01 f303 	lsl.w	r3, r1, r3
 8002fb2:	43d9      	mvns	r1, r3
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002fb8:	4313      	orrs	r3, r2
         );
}
 8002fba:	4618      	mov	r0, r3
 8002fbc:	3724      	adds	r7, #36	; 0x24
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc4:	4770      	bx	lr
	...

08002fc8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	b082      	sub	sp, #8
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	3b01      	subs	r3, #1
 8002fd4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002fd8:	d301      	bcc.n	8002fde <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002fda:	2301      	movs	r3, #1
 8002fdc:	e00f      	b.n	8002ffe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002fde:	4a0a      	ldr	r2, [pc, #40]	; (8003008 <SysTick_Config+0x40>)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	3b01      	subs	r3, #1
 8002fe4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002fe6:	210f      	movs	r1, #15
 8002fe8:	f04f 30ff 	mov.w	r0, #4294967295
 8002fec:	f7ff ff8e 	bl	8002f0c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002ff0:	4b05      	ldr	r3, [pc, #20]	; (8003008 <SysTick_Config+0x40>)
 8002ff2:	2200      	movs	r2, #0
 8002ff4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002ff6:	4b04      	ldr	r3, [pc, #16]	; (8003008 <SysTick_Config+0x40>)
 8002ff8:	2207      	movs	r2, #7
 8002ffa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002ffc:	2300      	movs	r3, #0
}
 8002ffe:	4618      	mov	r0, r3
 8003000:	3708      	adds	r7, #8
 8003002:	46bd      	mov	sp, r7
 8003004:	bd80      	pop	{r7, pc}
 8003006:	bf00      	nop
 8003008:	e000e010 	.word	0xe000e010

0800300c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800300c:	b580      	push	{r7, lr}
 800300e:	b082      	sub	sp, #8
 8003010:	af00      	add	r7, sp, #0
 8003012:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003014:	6878      	ldr	r0, [r7, #4]
 8003016:	f7ff ff29 	bl	8002e6c <__NVIC_SetPriorityGrouping>
}
 800301a:	bf00      	nop
 800301c:	3708      	adds	r7, #8
 800301e:	46bd      	mov	sp, r7
 8003020:	bd80      	pop	{r7, pc}

08003022 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003022:	b580      	push	{r7, lr}
 8003024:	b086      	sub	sp, #24
 8003026:	af00      	add	r7, sp, #0
 8003028:	4603      	mov	r3, r0
 800302a:	60b9      	str	r1, [r7, #8]
 800302c:	607a      	str	r2, [r7, #4]
 800302e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003030:	2300      	movs	r3, #0
 8003032:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003034:	f7ff ff3e 	bl	8002eb4 <__NVIC_GetPriorityGrouping>
 8003038:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800303a:	687a      	ldr	r2, [r7, #4]
 800303c:	68b9      	ldr	r1, [r7, #8]
 800303e:	6978      	ldr	r0, [r7, #20]
 8003040:	f7ff ff8e 	bl	8002f60 <NVIC_EncodePriority>
 8003044:	4602      	mov	r2, r0
 8003046:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800304a:	4611      	mov	r1, r2
 800304c:	4618      	mov	r0, r3
 800304e:	f7ff ff5d 	bl	8002f0c <__NVIC_SetPriority>
}
 8003052:	bf00      	nop
 8003054:	3718      	adds	r7, #24
 8003056:	46bd      	mov	sp, r7
 8003058:	bd80      	pop	{r7, pc}

0800305a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800305a:	b580      	push	{r7, lr}
 800305c:	b082      	sub	sp, #8
 800305e:	af00      	add	r7, sp, #0
 8003060:	4603      	mov	r3, r0
 8003062:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003064:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003068:	4618      	mov	r0, r3
 800306a:	f7ff ff31 	bl	8002ed0 <__NVIC_EnableIRQ>
}
 800306e:	bf00      	nop
 8003070:	3708      	adds	r7, #8
 8003072:	46bd      	mov	sp, r7
 8003074:	bd80      	pop	{r7, pc}

08003076 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003076:	b580      	push	{r7, lr}
 8003078:	b082      	sub	sp, #8
 800307a:	af00      	add	r7, sp, #0
 800307c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800307e:	6878      	ldr	r0, [r7, #4]
 8003080:	f7ff ffa2 	bl	8002fc8 <SysTick_Config>
 8003084:	4603      	mov	r3, r0
}
 8003086:	4618      	mov	r0, r3
 8003088:	3708      	adds	r7, #8
 800308a:	46bd      	mov	sp, r7
 800308c:	bd80      	pop	{r7, pc}

0800308e <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800308e:	b580      	push	{r7, lr}
 8003090:	b084      	sub	sp, #16
 8003092:	af00      	add	r7, sp, #0
 8003094:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800309a:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800309c:	f7ff feb6 	bl	8002e0c <HAL_GetTick>
 80030a0:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80030a8:	b2db      	uxtb	r3, r3
 80030aa:	2b02      	cmp	r3, #2
 80030ac:	d008      	beq.n	80030c0 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	2280      	movs	r2, #128	; 0x80
 80030b2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	2200      	movs	r2, #0
 80030b8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80030bc:	2301      	movs	r3, #1
 80030be:	e052      	b.n	8003166 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	681a      	ldr	r2, [r3, #0]
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f022 0216 	bic.w	r2, r2, #22
 80030ce:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	695a      	ldr	r2, [r3, #20]
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80030de:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d103      	bne.n	80030f0 <HAL_DMA_Abort+0x62>
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d007      	beq.n	8003100 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	681a      	ldr	r2, [r3, #0]
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f022 0208 	bic.w	r2, r2, #8
 80030fe:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	681a      	ldr	r2, [r3, #0]
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f022 0201 	bic.w	r2, r2, #1
 800310e:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003110:	e013      	b.n	800313a <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003112:	f7ff fe7b 	bl	8002e0c <HAL_GetTick>
 8003116:	4602      	mov	r2, r0
 8003118:	68bb      	ldr	r3, [r7, #8]
 800311a:	1ad3      	subs	r3, r2, r3
 800311c:	2b05      	cmp	r3, #5
 800311e:	d90c      	bls.n	800313a <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	2220      	movs	r2, #32
 8003124:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	2203      	movs	r2, #3
 800312a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	2200      	movs	r2, #0
 8003132:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8003136:	2303      	movs	r3, #3
 8003138:	e015      	b.n	8003166 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f003 0301 	and.w	r3, r3, #1
 8003144:	2b00      	cmp	r3, #0
 8003146:	d1e4      	bne.n	8003112 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800314c:	223f      	movs	r2, #63	; 0x3f
 800314e:	409a      	lsls	r2, r3
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	2201      	movs	r2, #1
 8003158:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	2200      	movs	r2, #0
 8003160:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8003164:	2300      	movs	r3, #0
}
 8003166:	4618      	mov	r0, r3
 8003168:	3710      	adds	r7, #16
 800316a:	46bd      	mov	sp, r7
 800316c:	bd80      	pop	{r7, pc}

0800316e <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800316e:	b480      	push	{r7}
 8003170:	b083      	sub	sp, #12
 8003172:	af00      	add	r7, sp, #0
 8003174:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800317c:	b2db      	uxtb	r3, r3
 800317e:	2b02      	cmp	r3, #2
 8003180:	d004      	beq.n	800318c <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	2280      	movs	r2, #128	; 0x80
 8003186:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003188:	2301      	movs	r3, #1
 800318a:	e00c      	b.n	80031a6 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	2205      	movs	r2, #5
 8003190:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	681a      	ldr	r2, [r3, #0]
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f022 0201 	bic.w	r2, r2, #1
 80031a2:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80031a4:	2300      	movs	r3, #0
}
 80031a6:	4618      	mov	r0, r3
 80031a8:	370c      	adds	r7, #12
 80031aa:	46bd      	mov	sp, r7
 80031ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b0:	4770      	bx	lr
	...

080031b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80031b4:	b480      	push	{r7}
 80031b6:	b089      	sub	sp, #36	; 0x24
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	6078      	str	r0, [r7, #4]
 80031bc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80031be:	2300      	movs	r3, #0
 80031c0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80031c2:	2300      	movs	r3, #0
 80031c4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80031c6:	2300      	movs	r3, #0
 80031c8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80031ca:	2300      	movs	r3, #0
 80031cc:	61fb      	str	r3, [r7, #28]
 80031ce:	e159      	b.n	8003484 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80031d0:	2201      	movs	r2, #1
 80031d2:	69fb      	ldr	r3, [r7, #28]
 80031d4:	fa02 f303 	lsl.w	r3, r2, r3
 80031d8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80031da:	683b      	ldr	r3, [r7, #0]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	697a      	ldr	r2, [r7, #20]
 80031e0:	4013      	ands	r3, r2
 80031e2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80031e4:	693a      	ldr	r2, [r7, #16]
 80031e6:	697b      	ldr	r3, [r7, #20]
 80031e8:	429a      	cmp	r2, r3
 80031ea:	f040 8148 	bne.w	800347e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80031ee:	683b      	ldr	r3, [r7, #0]
 80031f0:	685b      	ldr	r3, [r3, #4]
 80031f2:	f003 0303 	and.w	r3, r3, #3
 80031f6:	2b01      	cmp	r3, #1
 80031f8:	d005      	beq.n	8003206 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80031fa:	683b      	ldr	r3, [r7, #0]
 80031fc:	685b      	ldr	r3, [r3, #4]
 80031fe:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003202:	2b02      	cmp	r3, #2
 8003204:	d130      	bne.n	8003268 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	689b      	ldr	r3, [r3, #8]
 800320a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800320c:	69fb      	ldr	r3, [r7, #28]
 800320e:	005b      	lsls	r3, r3, #1
 8003210:	2203      	movs	r2, #3
 8003212:	fa02 f303 	lsl.w	r3, r2, r3
 8003216:	43db      	mvns	r3, r3
 8003218:	69ba      	ldr	r2, [r7, #24]
 800321a:	4013      	ands	r3, r2
 800321c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800321e:	683b      	ldr	r3, [r7, #0]
 8003220:	68da      	ldr	r2, [r3, #12]
 8003222:	69fb      	ldr	r3, [r7, #28]
 8003224:	005b      	lsls	r3, r3, #1
 8003226:	fa02 f303 	lsl.w	r3, r2, r3
 800322a:	69ba      	ldr	r2, [r7, #24]
 800322c:	4313      	orrs	r3, r2
 800322e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	69ba      	ldr	r2, [r7, #24]
 8003234:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	685b      	ldr	r3, [r3, #4]
 800323a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800323c:	2201      	movs	r2, #1
 800323e:	69fb      	ldr	r3, [r7, #28]
 8003240:	fa02 f303 	lsl.w	r3, r2, r3
 8003244:	43db      	mvns	r3, r3
 8003246:	69ba      	ldr	r2, [r7, #24]
 8003248:	4013      	ands	r3, r2
 800324a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800324c:	683b      	ldr	r3, [r7, #0]
 800324e:	685b      	ldr	r3, [r3, #4]
 8003250:	091b      	lsrs	r3, r3, #4
 8003252:	f003 0201 	and.w	r2, r3, #1
 8003256:	69fb      	ldr	r3, [r7, #28]
 8003258:	fa02 f303 	lsl.w	r3, r2, r3
 800325c:	69ba      	ldr	r2, [r7, #24]
 800325e:	4313      	orrs	r3, r2
 8003260:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	69ba      	ldr	r2, [r7, #24]
 8003266:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003268:	683b      	ldr	r3, [r7, #0]
 800326a:	685b      	ldr	r3, [r3, #4]
 800326c:	f003 0303 	and.w	r3, r3, #3
 8003270:	2b03      	cmp	r3, #3
 8003272:	d017      	beq.n	80032a4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	68db      	ldr	r3, [r3, #12]
 8003278:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800327a:	69fb      	ldr	r3, [r7, #28]
 800327c:	005b      	lsls	r3, r3, #1
 800327e:	2203      	movs	r2, #3
 8003280:	fa02 f303 	lsl.w	r3, r2, r3
 8003284:	43db      	mvns	r3, r3
 8003286:	69ba      	ldr	r2, [r7, #24]
 8003288:	4013      	ands	r3, r2
 800328a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800328c:	683b      	ldr	r3, [r7, #0]
 800328e:	689a      	ldr	r2, [r3, #8]
 8003290:	69fb      	ldr	r3, [r7, #28]
 8003292:	005b      	lsls	r3, r3, #1
 8003294:	fa02 f303 	lsl.w	r3, r2, r3
 8003298:	69ba      	ldr	r2, [r7, #24]
 800329a:	4313      	orrs	r3, r2
 800329c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	69ba      	ldr	r2, [r7, #24]
 80032a2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80032a4:	683b      	ldr	r3, [r7, #0]
 80032a6:	685b      	ldr	r3, [r3, #4]
 80032a8:	f003 0303 	and.w	r3, r3, #3
 80032ac:	2b02      	cmp	r3, #2
 80032ae:	d123      	bne.n	80032f8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80032b0:	69fb      	ldr	r3, [r7, #28]
 80032b2:	08da      	lsrs	r2, r3, #3
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	3208      	adds	r2, #8
 80032b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80032bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80032be:	69fb      	ldr	r3, [r7, #28]
 80032c0:	f003 0307 	and.w	r3, r3, #7
 80032c4:	009b      	lsls	r3, r3, #2
 80032c6:	220f      	movs	r2, #15
 80032c8:	fa02 f303 	lsl.w	r3, r2, r3
 80032cc:	43db      	mvns	r3, r3
 80032ce:	69ba      	ldr	r2, [r7, #24]
 80032d0:	4013      	ands	r3, r2
 80032d2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80032d4:	683b      	ldr	r3, [r7, #0]
 80032d6:	691a      	ldr	r2, [r3, #16]
 80032d8:	69fb      	ldr	r3, [r7, #28]
 80032da:	f003 0307 	and.w	r3, r3, #7
 80032de:	009b      	lsls	r3, r3, #2
 80032e0:	fa02 f303 	lsl.w	r3, r2, r3
 80032e4:	69ba      	ldr	r2, [r7, #24]
 80032e6:	4313      	orrs	r3, r2
 80032e8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80032ea:	69fb      	ldr	r3, [r7, #28]
 80032ec:	08da      	lsrs	r2, r3, #3
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	3208      	adds	r2, #8
 80032f2:	69b9      	ldr	r1, [r7, #24]
 80032f4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80032fe:	69fb      	ldr	r3, [r7, #28]
 8003300:	005b      	lsls	r3, r3, #1
 8003302:	2203      	movs	r2, #3
 8003304:	fa02 f303 	lsl.w	r3, r2, r3
 8003308:	43db      	mvns	r3, r3
 800330a:	69ba      	ldr	r2, [r7, #24]
 800330c:	4013      	ands	r3, r2
 800330e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003310:	683b      	ldr	r3, [r7, #0]
 8003312:	685b      	ldr	r3, [r3, #4]
 8003314:	f003 0203 	and.w	r2, r3, #3
 8003318:	69fb      	ldr	r3, [r7, #28]
 800331a:	005b      	lsls	r3, r3, #1
 800331c:	fa02 f303 	lsl.w	r3, r2, r3
 8003320:	69ba      	ldr	r2, [r7, #24]
 8003322:	4313      	orrs	r3, r2
 8003324:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	69ba      	ldr	r2, [r7, #24]
 800332a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800332c:	683b      	ldr	r3, [r7, #0]
 800332e:	685b      	ldr	r3, [r3, #4]
 8003330:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003334:	2b00      	cmp	r3, #0
 8003336:	f000 80a2 	beq.w	800347e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800333a:	2300      	movs	r3, #0
 800333c:	60fb      	str	r3, [r7, #12]
 800333e:	4b57      	ldr	r3, [pc, #348]	; (800349c <HAL_GPIO_Init+0x2e8>)
 8003340:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003342:	4a56      	ldr	r2, [pc, #344]	; (800349c <HAL_GPIO_Init+0x2e8>)
 8003344:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003348:	6453      	str	r3, [r2, #68]	; 0x44
 800334a:	4b54      	ldr	r3, [pc, #336]	; (800349c <HAL_GPIO_Init+0x2e8>)
 800334c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800334e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003352:	60fb      	str	r3, [r7, #12]
 8003354:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003356:	4a52      	ldr	r2, [pc, #328]	; (80034a0 <HAL_GPIO_Init+0x2ec>)
 8003358:	69fb      	ldr	r3, [r7, #28]
 800335a:	089b      	lsrs	r3, r3, #2
 800335c:	3302      	adds	r3, #2
 800335e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003362:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003364:	69fb      	ldr	r3, [r7, #28]
 8003366:	f003 0303 	and.w	r3, r3, #3
 800336a:	009b      	lsls	r3, r3, #2
 800336c:	220f      	movs	r2, #15
 800336e:	fa02 f303 	lsl.w	r3, r2, r3
 8003372:	43db      	mvns	r3, r3
 8003374:	69ba      	ldr	r2, [r7, #24]
 8003376:	4013      	ands	r3, r2
 8003378:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	4a49      	ldr	r2, [pc, #292]	; (80034a4 <HAL_GPIO_Init+0x2f0>)
 800337e:	4293      	cmp	r3, r2
 8003380:	d019      	beq.n	80033b6 <HAL_GPIO_Init+0x202>
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	4a48      	ldr	r2, [pc, #288]	; (80034a8 <HAL_GPIO_Init+0x2f4>)
 8003386:	4293      	cmp	r3, r2
 8003388:	d013      	beq.n	80033b2 <HAL_GPIO_Init+0x1fe>
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	4a47      	ldr	r2, [pc, #284]	; (80034ac <HAL_GPIO_Init+0x2f8>)
 800338e:	4293      	cmp	r3, r2
 8003390:	d00d      	beq.n	80033ae <HAL_GPIO_Init+0x1fa>
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	4a46      	ldr	r2, [pc, #280]	; (80034b0 <HAL_GPIO_Init+0x2fc>)
 8003396:	4293      	cmp	r3, r2
 8003398:	d007      	beq.n	80033aa <HAL_GPIO_Init+0x1f6>
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	4a45      	ldr	r2, [pc, #276]	; (80034b4 <HAL_GPIO_Init+0x300>)
 800339e:	4293      	cmp	r3, r2
 80033a0:	d101      	bne.n	80033a6 <HAL_GPIO_Init+0x1f2>
 80033a2:	2304      	movs	r3, #4
 80033a4:	e008      	b.n	80033b8 <HAL_GPIO_Init+0x204>
 80033a6:	2307      	movs	r3, #7
 80033a8:	e006      	b.n	80033b8 <HAL_GPIO_Init+0x204>
 80033aa:	2303      	movs	r3, #3
 80033ac:	e004      	b.n	80033b8 <HAL_GPIO_Init+0x204>
 80033ae:	2302      	movs	r3, #2
 80033b0:	e002      	b.n	80033b8 <HAL_GPIO_Init+0x204>
 80033b2:	2301      	movs	r3, #1
 80033b4:	e000      	b.n	80033b8 <HAL_GPIO_Init+0x204>
 80033b6:	2300      	movs	r3, #0
 80033b8:	69fa      	ldr	r2, [r7, #28]
 80033ba:	f002 0203 	and.w	r2, r2, #3
 80033be:	0092      	lsls	r2, r2, #2
 80033c0:	4093      	lsls	r3, r2
 80033c2:	69ba      	ldr	r2, [r7, #24]
 80033c4:	4313      	orrs	r3, r2
 80033c6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80033c8:	4935      	ldr	r1, [pc, #212]	; (80034a0 <HAL_GPIO_Init+0x2ec>)
 80033ca:	69fb      	ldr	r3, [r7, #28]
 80033cc:	089b      	lsrs	r3, r3, #2
 80033ce:	3302      	adds	r3, #2
 80033d0:	69ba      	ldr	r2, [r7, #24]
 80033d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80033d6:	4b38      	ldr	r3, [pc, #224]	; (80034b8 <HAL_GPIO_Init+0x304>)
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80033dc:	693b      	ldr	r3, [r7, #16]
 80033de:	43db      	mvns	r3, r3
 80033e0:	69ba      	ldr	r2, [r7, #24]
 80033e2:	4013      	ands	r3, r2
 80033e4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80033e6:	683b      	ldr	r3, [r7, #0]
 80033e8:	685b      	ldr	r3, [r3, #4]
 80033ea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d003      	beq.n	80033fa <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80033f2:	69ba      	ldr	r2, [r7, #24]
 80033f4:	693b      	ldr	r3, [r7, #16]
 80033f6:	4313      	orrs	r3, r2
 80033f8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80033fa:	4a2f      	ldr	r2, [pc, #188]	; (80034b8 <HAL_GPIO_Init+0x304>)
 80033fc:	69bb      	ldr	r3, [r7, #24]
 80033fe:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003400:	4b2d      	ldr	r3, [pc, #180]	; (80034b8 <HAL_GPIO_Init+0x304>)
 8003402:	685b      	ldr	r3, [r3, #4]
 8003404:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003406:	693b      	ldr	r3, [r7, #16]
 8003408:	43db      	mvns	r3, r3
 800340a:	69ba      	ldr	r2, [r7, #24]
 800340c:	4013      	ands	r3, r2
 800340e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003410:	683b      	ldr	r3, [r7, #0]
 8003412:	685b      	ldr	r3, [r3, #4]
 8003414:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003418:	2b00      	cmp	r3, #0
 800341a:	d003      	beq.n	8003424 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800341c:	69ba      	ldr	r2, [r7, #24]
 800341e:	693b      	ldr	r3, [r7, #16]
 8003420:	4313      	orrs	r3, r2
 8003422:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003424:	4a24      	ldr	r2, [pc, #144]	; (80034b8 <HAL_GPIO_Init+0x304>)
 8003426:	69bb      	ldr	r3, [r7, #24]
 8003428:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800342a:	4b23      	ldr	r3, [pc, #140]	; (80034b8 <HAL_GPIO_Init+0x304>)
 800342c:	689b      	ldr	r3, [r3, #8]
 800342e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003430:	693b      	ldr	r3, [r7, #16]
 8003432:	43db      	mvns	r3, r3
 8003434:	69ba      	ldr	r2, [r7, #24]
 8003436:	4013      	ands	r3, r2
 8003438:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800343a:	683b      	ldr	r3, [r7, #0]
 800343c:	685b      	ldr	r3, [r3, #4]
 800343e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003442:	2b00      	cmp	r3, #0
 8003444:	d003      	beq.n	800344e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003446:	69ba      	ldr	r2, [r7, #24]
 8003448:	693b      	ldr	r3, [r7, #16]
 800344a:	4313      	orrs	r3, r2
 800344c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800344e:	4a1a      	ldr	r2, [pc, #104]	; (80034b8 <HAL_GPIO_Init+0x304>)
 8003450:	69bb      	ldr	r3, [r7, #24]
 8003452:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003454:	4b18      	ldr	r3, [pc, #96]	; (80034b8 <HAL_GPIO_Init+0x304>)
 8003456:	68db      	ldr	r3, [r3, #12]
 8003458:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800345a:	693b      	ldr	r3, [r7, #16]
 800345c:	43db      	mvns	r3, r3
 800345e:	69ba      	ldr	r2, [r7, #24]
 8003460:	4013      	ands	r3, r2
 8003462:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003464:	683b      	ldr	r3, [r7, #0]
 8003466:	685b      	ldr	r3, [r3, #4]
 8003468:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800346c:	2b00      	cmp	r3, #0
 800346e:	d003      	beq.n	8003478 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003470:	69ba      	ldr	r2, [r7, #24]
 8003472:	693b      	ldr	r3, [r7, #16]
 8003474:	4313      	orrs	r3, r2
 8003476:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003478:	4a0f      	ldr	r2, [pc, #60]	; (80034b8 <HAL_GPIO_Init+0x304>)
 800347a:	69bb      	ldr	r3, [r7, #24]
 800347c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800347e:	69fb      	ldr	r3, [r7, #28]
 8003480:	3301      	adds	r3, #1
 8003482:	61fb      	str	r3, [r7, #28]
 8003484:	69fb      	ldr	r3, [r7, #28]
 8003486:	2b0f      	cmp	r3, #15
 8003488:	f67f aea2 	bls.w	80031d0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800348c:	bf00      	nop
 800348e:	bf00      	nop
 8003490:	3724      	adds	r7, #36	; 0x24
 8003492:	46bd      	mov	sp, r7
 8003494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003498:	4770      	bx	lr
 800349a:	bf00      	nop
 800349c:	40023800 	.word	0x40023800
 80034a0:	40013800 	.word	0x40013800
 80034a4:	40020000 	.word	0x40020000
 80034a8:	40020400 	.word	0x40020400
 80034ac:	40020800 	.word	0x40020800
 80034b0:	40020c00 	.word	0x40020c00
 80034b4:	40021000 	.word	0x40021000
 80034b8:	40013c00 	.word	0x40013c00

080034bc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80034bc:	b480      	push	{r7}
 80034be:	b085      	sub	sp, #20
 80034c0:	af00      	add	r7, sp, #0
 80034c2:	6078      	str	r0, [r7, #4]
 80034c4:	460b      	mov	r3, r1
 80034c6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	691a      	ldr	r2, [r3, #16]
 80034cc:	887b      	ldrh	r3, [r7, #2]
 80034ce:	4013      	ands	r3, r2
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d002      	beq.n	80034da <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80034d4:	2301      	movs	r3, #1
 80034d6:	73fb      	strb	r3, [r7, #15]
 80034d8:	e001      	b.n	80034de <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80034da:	2300      	movs	r3, #0
 80034dc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80034de:	7bfb      	ldrb	r3, [r7, #15]
}
 80034e0:	4618      	mov	r0, r3
 80034e2:	3714      	adds	r7, #20
 80034e4:	46bd      	mov	sp, r7
 80034e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ea:	4770      	bx	lr

080034ec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80034ec:	b480      	push	{r7}
 80034ee:	b083      	sub	sp, #12
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	6078      	str	r0, [r7, #4]
 80034f4:	460b      	mov	r3, r1
 80034f6:	807b      	strh	r3, [r7, #2]
 80034f8:	4613      	mov	r3, r2
 80034fa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80034fc:	787b      	ldrb	r3, [r7, #1]
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d003      	beq.n	800350a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003502:	887a      	ldrh	r2, [r7, #2]
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003508:	e003      	b.n	8003512 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800350a:	887b      	ldrh	r3, [r7, #2]
 800350c:	041a      	lsls	r2, r3, #16
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	619a      	str	r2, [r3, #24]
}
 8003512:	bf00      	nop
 8003514:	370c      	adds	r7, #12
 8003516:	46bd      	mov	sp, r7
 8003518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351c:	4770      	bx	lr

0800351e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800351e:	b480      	push	{r7}
 8003520:	b085      	sub	sp, #20
 8003522:	af00      	add	r7, sp, #0
 8003524:	6078      	str	r0, [r7, #4]
 8003526:	460b      	mov	r3, r1
 8003528:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	695b      	ldr	r3, [r3, #20]
 800352e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003530:	887a      	ldrh	r2, [r7, #2]
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	4013      	ands	r3, r2
 8003536:	041a      	lsls	r2, r3, #16
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	43d9      	mvns	r1, r3
 800353c:	887b      	ldrh	r3, [r7, #2]
 800353e:	400b      	ands	r3, r1
 8003540:	431a      	orrs	r2, r3
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	619a      	str	r2, [r3, #24]
}
 8003546:	bf00      	nop
 8003548:	3714      	adds	r7, #20
 800354a:	46bd      	mov	sp, r7
 800354c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003550:	4770      	bx	lr
	...

08003554 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003554:	b580      	push	{r7, lr}
 8003556:	b082      	sub	sp, #8
 8003558:	af00      	add	r7, sp, #0
 800355a:	4603      	mov	r3, r0
 800355c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800355e:	4b08      	ldr	r3, [pc, #32]	; (8003580 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003560:	695a      	ldr	r2, [r3, #20]
 8003562:	88fb      	ldrh	r3, [r7, #6]
 8003564:	4013      	ands	r3, r2
 8003566:	2b00      	cmp	r3, #0
 8003568:	d006      	beq.n	8003578 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800356a:	4a05      	ldr	r2, [pc, #20]	; (8003580 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800356c:	88fb      	ldrh	r3, [r7, #6]
 800356e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003570:	88fb      	ldrh	r3, [r7, #6]
 8003572:	4618      	mov	r0, r3
 8003574:	f7fe fab2 	bl	8001adc <HAL_GPIO_EXTI_Callback>
  }
}
 8003578:	bf00      	nop
 800357a:	3708      	adds	r7, #8
 800357c:	46bd      	mov	sp, r7
 800357e:	bd80      	pop	{r7, pc}
 8003580:	40013c00 	.word	0x40013c00

08003584 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003584:	b580      	push	{r7, lr}
 8003586:	b084      	sub	sp, #16
 8003588:	af00      	add	r7, sp, #0
 800358a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	2b00      	cmp	r3, #0
 8003590:	d101      	bne.n	8003596 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003592:	2301      	movs	r3, #1
 8003594:	e12b      	b.n	80037ee <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800359c:	b2db      	uxtb	r3, r3
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d106      	bne.n	80035b0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	2200      	movs	r2, #0
 80035a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80035aa:	6878      	ldr	r0, [r7, #4]
 80035ac:	f7fd fdf4 	bl	8001198 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	2224      	movs	r2, #36	; 0x24
 80035b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	681a      	ldr	r2, [r3, #0]
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f022 0201 	bic.w	r2, r2, #1
 80035c6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	681a      	ldr	r2, [r3, #0]
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80035d6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	681a      	ldr	r2, [r3, #0]
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80035e6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80035e8:	f001 fd06 	bl	8004ff8 <HAL_RCC_GetPCLK1Freq>
 80035ec:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	685b      	ldr	r3, [r3, #4]
 80035f2:	4a81      	ldr	r2, [pc, #516]	; (80037f8 <HAL_I2C_Init+0x274>)
 80035f4:	4293      	cmp	r3, r2
 80035f6:	d807      	bhi.n	8003608 <HAL_I2C_Init+0x84>
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	4a80      	ldr	r2, [pc, #512]	; (80037fc <HAL_I2C_Init+0x278>)
 80035fc:	4293      	cmp	r3, r2
 80035fe:	bf94      	ite	ls
 8003600:	2301      	movls	r3, #1
 8003602:	2300      	movhi	r3, #0
 8003604:	b2db      	uxtb	r3, r3
 8003606:	e006      	b.n	8003616 <HAL_I2C_Init+0x92>
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	4a7d      	ldr	r2, [pc, #500]	; (8003800 <HAL_I2C_Init+0x27c>)
 800360c:	4293      	cmp	r3, r2
 800360e:	bf94      	ite	ls
 8003610:	2301      	movls	r3, #1
 8003612:	2300      	movhi	r3, #0
 8003614:	b2db      	uxtb	r3, r3
 8003616:	2b00      	cmp	r3, #0
 8003618:	d001      	beq.n	800361e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800361a:	2301      	movs	r3, #1
 800361c:	e0e7      	b.n	80037ee <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	4a78      	ldr	r2, [pc, #480]	; (8003804 <HAL_I2C_Init+0x280>)
 8003622:	fba2 2303 	umull	r2, r3, r2, r3
 8003626:	0c9b      	lsrs	r3, r3, #18
 8003628:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	685b      	ldr	r3, [r3, #4]
 8003630:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	68ba      	ldr	r2, [r7, #8]
 800363a:	430a      	orrs	r2, r1
 800363c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	6a1b      	ldr	r3, [r3, #32]
 8003644:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	685b      	ldr	r3, [r3, #4]
 800364c:	4a6a      	ldr	r2, [pc, #424]	; (80037f8 <HAL_I2C_Init+0x274>)
 800364e:	4293      	cmp	r3, r2
 8003650:	d802      	bhi.n	8003658 <HAL_I2C_Init+0xd4>
 8003652:	68bb      	ldr	r3, [r7, #8]
 8003654:	3301      	adds	r3, #1
 8003656:	e009      	b.n	800366c <HAL_I2C_Init+0xe8>
 8003658:	68bb      	ldr	r3, [r7, #8]
 800365a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800365e:	fb02 f303 	mul.w	r3, r2, r3
 8003662:	4a69      	ldr	r2, [pc, #420]	; (8003808 <HAL_I2C_Init+0x284>)
 8003664:	fba2 2303 	umull	r2, r3, r2, r3
 8003668:	099b      	lsrs	r3, r3, #6
 800366a:	3301      	adds	r3, #1
 800366c:	687a      	ldr	r2, [r7, #4]
 800366e:	6812      	ldr	r2, [r2, #0]
 8003670:	430b      	orrs	r3, r1
 8003672:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	69db      	ldr	r3, [r3, #28]
 800367a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800367e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	685b      	ldr	r3, [r3, #4]
 8003686:	495c      	ldr	r1, [pc, #368]	; (80037f8 <HAL_I2C_Init+0x274>)
 8003688:	428b      	cmp	r3, r1
 800368a:	d819      	bhi.n	80036c0 <HAL_I2C_Init+0x13c>
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	1e59      	subs	r1, r3, #1
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	685b      	ldr	r3, [r3, #4]
 8003694:	005b      	lsls	r3, r3, #1
 8003696:	fbb1 f3f3 	udiv	r3, r1, r3
 800369a:	1c59      	adds	r1, r3, #1
 800369c:	f640 73fc 	movw	r3, #4092	; 0xffc
 80036a0:	400b      	ands	r3, r1
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d00a      	beq.n	80036bc <HAL_I2C_Init+0x138>
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	1e59      	subs	r1, r3, #1
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	685b      	ldr	r3, [r3, #4]
 80036ae:	005b      	lsls	r3, r3, #1
 80036b0:	fbb1 f3f3 	udiv	r3, r1, r3
 80036b4:	3301      	adds	r3, #1
 80036b6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036ba:	e051      	b.n	8003760 <HAL_I2C_Init+0x1dc>
 80036bc:	2304      	movs	r3, #4
 80036be:	e04f      	b.n	8003760 <HAL_I2C_Init+0x1dc>
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	689b      	ldr	r3, [r3, #8]
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d111      	bne.n	80036ec <HAL_I2C_Init+0x168>
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	1e58      	subs	r0, r3, #1
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	6859      	ldr	r1, [r3, #4]
 80036d0:	460b      	mov	r3, r1
 80036d2:	005b      	lsls	r3, r3, #1
 80036d4:	440b      	add	r3, r1
 80036d6:	fbb0 f3f3 	udiv	r3, r0, r3
 80036da:	3301      	adds	r3, #1
 80036dc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	bf0c      	ite	eq
 80036e4:	2301      	moveq	r3, #1
 80036e6:	2300      	movne	r3, #0
 80036e8:	b2db      	uxtb	r3, r3
 80036ea:	e012      	b.n	8003712 <HAL_I2C_Init+0x18e>
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	1e58      	subs	r0, r3, #1
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	6859      	ldr	r1, [r3, #4]
 80036f4:	460b      	mov	r3, r1
 80036f6:	009b      	lsls	r3, r3, #2
 80036f8:	440b      	add	r3, r1
 80036fa:	0099      	lsls	r1, r3, #2
 80036fc:	440b      	add	r3, r1
 80036fe:	fbb0 f3f3 	udiv	r3, r0, r3
 8003702:	3301      	adds	r3, #1
 8003704:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003708:	2b00      	cmp	r3, #0
 800370a:	bf0c      	ite	eq
 800370c:	2301      	moveq	r3, #1
 800370e:	2300      	movne	r3, #0
 8003710:	b2db      	uxtb	r3, r3
 8003712:	2b00      	cmp	r3, #0
 8003714:	d001      	beq.n	800371a <HAL_I2C_Init+0x196>
 8003716:	2301      	movs	r3, #1
 8003718:	e022      	b.n	8003760 <HAL_I2C_Init+0x1dc>
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	689b      	ldr	r3, [r3, #8]
 800371e:	2b00      	cmp	r3, #0
 8003720:	d10e      	bne.n	8003740 <HAL_I2C_Init+0x1bc>
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	1e58      	subs	r0, r3, #1
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	6859      	ldr	r1, [r3, #4]
 800372a:	460b      	mov	r3, r1
 800372c:	005b      	lsls	r3, r3, #1
 800372e:	440b      	add	r3, r1
 8003730:	fbb0 f3f3 	udiv	r3, r0, r3
 8003734:	3301      	adds	r3, #1
 8003736:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800373a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800373e:	e00f      	b.n	8003760 <HAL_I2C_Init+0x1dc>
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	1e58      	subs	r0, r3, #1
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	6859      	ldr	r1, [r3, #4]
 8003748:	460b      	mov	r3, r1
 800374a:	009b      	lsls	r3, r3, #2
 800374c:	440b      	add	r3, r1
 800374e:	0099      	lsls	r1, r3, #2
 8003750:	440b      	add	r3, r1
 8003752:	fbb0 f3f3 	udiv	r3, r0, r3
 8003756:	3301      	adds	r3, #1
 8003758:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800375c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003760:	6879      	ldr	r1, [r7, #4]
 8003762:	6809      	ldr	r1, [r1, #0]
 8003764:	4313      	orrs	r3, r2
 8003766:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	69da      	ldr	r2, [r3, #28]
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	6a1b      	ldr	r3, [r3, #32]
 800377a:	431a      	orrs	r2, r3
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	430a      	orrs	r2, r1
 8003782:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	689b      	ldr	r3, [r3, #8]
 800378a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800378e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003792:	687a      	ldr	r2, [r7, #4]
 8003794:	6911      	ldr	r1, [r2, #16]
 8003796:	687a      	ldr	r2, [r7, #4]
 8003798:	68d2      	ldr	r2, [r2, #12]
 800379a:	4311      	orrs	r1, r2
 800379c:	687a      	ldr	r2, [r7, #4]
 800379e:	6812      	ldr	r2, [r2, #0]
 80037a0:	430b      	orrs	r3, r1
 80037a2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	68db      	ldr	r3, [r3, #12]
 80037aa:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	695a      	ldr	r2, [r3, #20]
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	699b      	ldr	r3, [r3, #24]
 80037b6:	431a      	orrs	r2, r3
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	430a      	orrs	r2, r1
 80037be:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	681a      	ldr	r2, [r3, #0]
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f042 0201 	orr.w	r2, r2, #1
 80037ce:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	2200      	movs	r2, #0
 80037d4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	2220      	movs	r2, #32
 80037da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	2200      	movs	r2, #0
 80037e2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	2200      	movs	r2, #0
 80037e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80037ec:	2300      	movs	r3, #0
}
 80037ee:	4618      	mov	r0, r3
 80037f0:	3710      	adds	r7, #16
 80037f2:	46bd      	mov	sp, r7
 80037f4:	bd80      	pop	{r7, pc}
 80037f6:	bf00      	nop
 80037f8:	000186a0 	.word	0x000186a0
 80037fc:	001e847f 	.word	0x001e847f
 8003800:	003d08ff 	.word	0x003d08ff
 8003804:	431bde83 	.word	0x431bde83
 8003808:	10624dd3 	.word	0x10624dd3

0800380c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800380c:	b580      	push	{r7, lr}
 800380e:	b088      	sub	sp, #32
 8003810:	af02      	add	r7, sp, #8
 8003812:	60f8      	str	r0, [r7, #12]
 8003814:	4608      	mov	r0, r1
 8003816:	4611      	mov	r1, r2
 8003818:	461a      	mov	r2, r3
 800381a:	4603      	mov	r3, r0
 800381c:	817b      	strh	r3, [r7, #10]
 800381e:	460b      	mov	r3, r1
 8003820:	813b      	strh	r3, [r7, #8]
 8003822:	4613      	mov	r3, r2
 8003824:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003826:	f7ff faf1 	bl	8002e0c <HAL_GetTick>
 800382a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003832:	b2db      	uxtb	r3, r3
 8003834:	2b20      	cmp	r3, #32
 8003836:	f040 80d9 	bne.w	80039ec <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800383a:	697b      	ldr	r3, [r7, #20]
 800383c:	9300      	str	r3, [sp, #0]
 800383e:	2319      	movs	r3, #25
 8003840:	2201      	movs	r2, #1
 8003842:	496d      	ldr	r1, [pc, #436]	; (80039f8 <HAL_I2C_Mem_Write+0x1ec>)
 8003844:	68f8      	ldr	r0, [r7, #12]
 8003846:	f000 fdad 	bl	80043a4 <I2C_WaitOnFlagUntilTimeout>
 800384a:	4603      	mov	r3, r0
 800384c:	2b00      	cmp	r3, #0
 800384e:	d001      	beq.n	8003854 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003850:	2302      	movs	r3, #2
 8003852:	e0cc      	b.n	80039ee <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800385a:	2b01      	cmp	r3, #1
 800385c:	d101      	bne.n	8003862 <HAL_I2C_Mem_Write+0x56>
 800385e:	2302      	movs	r3, #2
 8003860:	e0c5      	b.n	80039ee <HAL_I2C_Mem_Write+0x1e2>
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	2201      	movs	r2, #1
 8003866:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f003 0301 	and.w	r3, r3, #1
 8003874:	2b01      	cmp	r3, #1
 8003876:	d007      	beq.n	8003888 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	681a      	ldr	r2, [r3, #0]
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	f042 0201 	orr.w	r2, r2, #1
 8003886:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	681a      	ldr	r2, [r3, #0]
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003896:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	2221      	movs	r2, #33	; 0x21
 800389c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	2240      	movs	r2, #64	; 0x40
 80038a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	2200      	movs	r2, #0
 80038ac:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	6a3a      	ldr	r2, [r7, #32]
 80038b2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80038b8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038be:	b29a      	uxth	r2, r3
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	4a4d      	ldr	r2, [pc, #308]	; (80039fc <HAL_I2C_Mem_Write+0x1f0>)
 80038c8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80038ca:	88f8      	ldrh	r0, [r7, #6]
 80038cc:	893a      	ldrh	r2, [r7, #8]
 80038ce:	8979      	ldrh	r1, [r7, #10]
 80038d0:	697b      	ldr	r3, [r7, #20]
 80038d2:	9301      	str	r3, [sp, #4]
 80038d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038d6:	9300      	str	r3, [sp, #0]
 80038d8:	4603      	mov	r3, r0
 80038da:	68f8      	ldr	r0, [r7, #12]
 80038dc:	f000 fbe4 	bl	80040a8 <I2C_RequestMemoryWrite>
 80038e0:	4603      	mov	r3, r0
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d052      	beq.n	800398c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80038e6:	2301      	movs	r3, #1
 80038e8:	e081      	b.n	80039ee <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80038ea:	697a      	ldr	r2, [r7, #20]
 80038ec:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80038ee:	68f8      	ldr	r0, [r7, #12]
 80038f0:	f000 fe2e 	bl	8004550 <I2C_WaitOnTXEFlagUntilTimeout>
 80038f4:	4603      	mov	r3, r0
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d00d      	beq.n	8003916 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038fe:	2b04      	cmp	r3, #4
 8003900:	d107      	bne.n	8003912 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	681a      	ldr	r2, [r3, #0]
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003910:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003912:	2301      	movs	r3, #1
 8003914:	e06b      	b.n	80039ee <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800391a:	781a      	ldrb	r2, [r3, #0]
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003926:	1c5a      	adds	r2, r3, #1
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003930:	3b01      	subs	r3, #1
 8003932:	b29a      	uxth	r2, r3
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800393c:	b29b      	uxth	r3, r3
 800393e:	3b01      	subs	r3, #1
 8003940:	b29a      	uxth	r2, r3
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	695b      	ldr	r3, [r3, #20]
 800394c:	f003 0304 	and.w	r3, r3, #4
 8003950:	2b04      	cmp	r3, #4
 8003952:	d11b      	bne.n	800398c <HAL_I2C_Mem_Write+0x180>
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003958:	2b00      	cmp	r3, #0
 800395a:	d017      	beq.n	800398c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003960:	781a      	ldrb	r2, [r3, #0]
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800396c:	1c5a      	adds	r2, r3, #1
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003976:	3b01      	subs	r3, #1
 8003978:	b29a      	uxth	r2, r3
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003982:	b29b      	uxth	r3, r3
 8003984:	3b01      	subs	r3, #1
 8003986:	b29a      	uxth	r2, r3
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003990:	2b00      	cmp	r3, #0
 8003992:	d1aa      	bne.n	80038ea <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003994:	697a      	ldr	r2, [r7, #20]
 8003996:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003998:	68f8      	ldr	r0, [r7, #12]
 800399a:	f000 fe1a 	bl	80045d2 <I2C_WaitOnBTFFlagUntilTimeout>
 800399e:	4603      	mov	r3, r0
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d00d      	beq.n	80039c0 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039a8:	2b04      	cmp	r3, #4
 80039aa:	d107      	bne.n	80039bc <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	681a      	ldr	r2, [r3, #0]
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80039ba:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80039bc:	2301      	movs	r3, #1
 80039be:	e016      	b.n	80039ee <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	681a      	ldr	r2, [r3, #0]
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80039ce:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	2220      	movs	r2, #32
 80039d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	2200      	movs	r2, #0
 80039dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	2200      	movs	r2, #0
 80039e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80039e8:	2300      	movs	r3, #0
 80039ea:	e000      	b.n	80039ee <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80039ec:	2302      	movs	r3, #2
  }
}
 80039ee:	4618      	mov	r0, r3
 80039f0:	3718      	adds	r7, #24
 80039f2:	46bd      	mov	sp, r7
 80039f4:	bd80      	pop	{r7, pc}
 80039f6:	bf00      	nop
 80039f8:	00100002 	.word	0x00100002
 80039fc:	ffff0000 	.word	0xffff0000

08003a00 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a00:	b580      	push	{r7, lr}
 8003a02:	b08c      	sub	sp, #48	; 0x30
 8003a04:	af02      	add	r7, sp, #8
 8003a06:	60f8      	str	r0, [r7, #12]
 8003a08:	4608      	mov	r0, r1
 8003a0a:	4611      	mov	r1, r2
 8003a0c:	461a      	mov	r2, r3
 8003a0e:	4603      	mov	r3, r0
 8003a10:	817b      	strh	r3, [r7, #10]
 8003a12:	460b      	mov	r3, r1
 8003a14:	813b      	strh	r3, [r7, #8]
 8003a16:	4613      	mov	r3, r2
 8003a18:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003a1a:	f7ff f9f7 	bl	8002e0c <HAL_GetTick>
 8003a1e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a26:	b2db      	uxtb	r3, r3
 8003a28:	2b20      	cmp	r3, #32
 8003a2a:	f040 8208 	bne.w	8003e3e <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003a2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a30:	9300      	str	r3, [sp, #0]
 8003a32:	2319      	movs	r3, #25
 8003a34:	2201      	movs	r2, #1
 8003a36:	497b      	ldr	r1, [pc, #492]	; (8003c24 <HAL_I2C_Mem_Read+0x224>)
 8003a38:	68f8      	ldr	r0, [r7, #12]
 8003a3a:	f000 fcb3 	bl	80043a4 <I2C_WaitOnFlagUntilTimeout>
 8003a3e:	4603      	mov	r3, r0
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d001      	beq.n	8003a48 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003a44:	2302      	movs	r3, #2
 8003a46:	e1fb      	b.n	8003e40 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003a4e:	2b01      	cmp	r3, #1
 8003a50:	d101      	bne.n	8003a56 <HAL_I2C_Mem_Read+0x56>
 8003a52:	2302      	movs	r3, #2
 8003a54:	e1f4      	b.n	8003e40 <HAL_I2C_Mem_Read+0x440>
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	2201      	movs	r2, #1
 8003a5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f003 0301 	and.w	r3, r3, #1
 8003a68:	2b01      	cmp	r3, #1
 8003a6a:	d007      	beq.n	8003a7c <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	681a      	ldr	r2, [r3, #0]
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	f042 0201 	orr.w	r2, r2, #1
 8003a7a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	681a      	ldr	r2, [r3, #0]
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003a8a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	2222      	movs	r2, #34	; 0x22
 8003a90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	2240      	movs	r2, #64	; 0x40
 8003a98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	2200      	movs	r2, #0
 8003aa0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003aa6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8003aac:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ab2:	b29a      	uxth	r2, r3
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	4a5b      	ldr	r2, [pc, #364]	; (8003c28 <HAL_I2C_Mem_Read+0x228>)
 8003abc:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003abe:	88f8      	ldrh	r0, [r7, #6]
 8003ac0:	893a      	ldrh	r2, [r7, #8]
 8003ac2:	8979      	ldrh	r1, [r7, #10]
 8003ac4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ac6:	9301      	str	r3, [sp, #4]
 8003ac8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003aca:	9300      	str	r3, [sp, #0]
 8003acc:	4603      	mov	r3, r0
 8003ace:	68f8      	ldr	r0, [r7, #12]
 8003ad0:	f000 fb80 	bl	80041d4 <I2C_RequestMemoryRead>
 8003ad4:	4603      	mov	r3, r0
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d001      	beq.n	8003ade <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8003ada:	2301      	movs	r3, #1
 8003adc:	e1b0      	b.n	8003e40 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d113      	bne.n	8003b0e <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ae6:	2300      	movs	r3, #0
 8003ae8:	623b      	str	r3, [r7, #32]
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	695b      	ldr	r3, [r3, #20]
 8003af0:	623b      	str	r3, [r7, #32]
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	699b      	ldr	r3, [r3, #24]
 8003af8:	623b      	str	r3, [r7, #32]
 8003afa:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	681a      	ldr	r2, [r3, #0]
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003b0a:	601a      	str	r2, [r3, #0]
 8003b0c:	e184      	b.n	8003e18 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b12:	2b01      	cmp	r3, #1
 8003b14:	d11b      	bne.n	8003b4e <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	681a      	ldr	r2, [r3, #0]
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003b24:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b26:	2300      	movs	r3, #0
 8003b28:	61fb      	str	r3, [r7, #28]
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	695b      	ldr	r3, [r3, #20]
 8003b30:	61fb      	str	r3, [r7, #28]
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	699b      	ldr	r3, [r3, #24]
 8003b38:	61fb      	str	r3, [r7, #28]
 8003b3a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	681a      	ldr	r2, [r3, #0]
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003b4a:	601a      	str	r2, [r3, #0]
 8003b4c:	e164      	b.n	8003e18 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b52:	2b02      	cmp	r3, #2
 8003b54:	d11b      	bne.n	8003b8e <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	681a      	ldr	r2, [r3, #0]
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003b64:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	681a      	ldr	r2, [r3, #0]
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003b74:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b76:	2300      	movs	r3, #0
 8003b78:	61bb      	str	r3, [r7, #24]
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	695b      	ldr	r3, [r3, #20]
 8003b80:	61bb      	str	r3, [r7, #24]
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	699b      	ldr	r3, [r3, #24]
 8003b88:	61bb      	str	r3, [r7, #24]
 8003b8a:	69bb      	ldr	r3, [r7, #24]
 8003b8c:	e144      	b.n	8003e18 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b8e:	2300      	movs	r3, #0
 8003b90:	617b      	str	r3, [r7, #20]
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	695b      	ldr	r3, [r3, #20]
 8003b98:	617b      	str	r3, [r7, #20]
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	699b      	ldr	r3, [r3, #24]
 8003ba0:	617b      	str	r3, [r7, #20]
 8003ba2:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003ba4:	e138      	b.n	8003e18 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003baa:	2b03      	cmp	r3, #3
 8003bac:	f200 80f1 	bhi.w	8003d92 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003bb4:	2b01      	cmp	r3, #1
 8003bb6:	d123      	bne.n	8003c00 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003bb8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003bba:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003bbc:	68f8      	ldr	r0, [r7, #12]
 8003bbe:	f000 fd49 	bl	8004654 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003bc2:	4603      	mov	r3, r0
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d001      	beq.n	8003bcc <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003bc8:	2301      	movs	r3, #1
 8003bca:	e139      	b.n	8003e40 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	691a      	ldr	r2, [r3, #16]
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bd6:	b2d2      	uxtb	r2, r2
 8003bd8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bde:	1c5a      	adds	r2, r3, #1
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003be8:	3b01      	subs	r3, #1
 8003bea:	b29a      	uxth	r2, r3
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bf4:	b29b      	uxth	r3, r3
 8003bf6:	3b01      	subs	r3, #1
 8003bf8:	b29a      	uxth	r2, r3
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003bfe:	e10b      	b.n	8003e18 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c04:	2b02      	cmp	r3, #2
 8003c06:	d14e      	bne.n	8003ca6 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003c08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c0a:	9300      	str	r3, [sp, #0]
 8003c0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c0e:	2200      	movs	r2, #0
 8003c10:	4906      	ldr	r1, [pc, #24]	; (8003c2c <HAL_I2C_Mem_Read+0x22c>)
 8003c12:	68f8      	ldr	r0, [r7, #12]
 8003c14:	f000 fbc6 	bl	80043a4 <I2C_WaitOnFlagUntilTimeout>
 8003c18:	4603      	mov	r3, r0
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d008      	beq.n	8003c30 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8003c1e:	2301      	movs	r3, #1
 8003c20:	e10e      	b.n	8003e40 <HAL_I2C_Mem_Read+0x440>
 8003c22:	bf00      	nop
 8003c24:	00100002 	.word	0x00100002
 8003c28:	ffff0000 	.word	0xffff0000
 8003c2c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	681a      	ldr	r2, [r3, #0]
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c3e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	691a      	ldr	r2, [r3, #16]
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c4a:	b2d2      	uxtb	r2, r2
 8003c4c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c52:	1c5a      	adds	r2, r3, #1
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c5c:	3b01      	subs	r3, #1
 8003c5e:	b29a      	uxth	r2, r3
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c68:	b29b      	uxth	r3, r3
 8003c6a:	3b01      	subs	r3, #1
 8003c6c:	b29a      	uxth	r2, r3
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	691a      	ldr	r2, [r3, #16]
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c7c:	b2d2      	uxtb	r2, r2
 8003c7e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c84:	1c5a      	adds	r2, r3, #1
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c8e:	3b01      	subs	r3, #1
 8003c90:	b29a      	uxth	r2, r3
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c9a:	b29b      	uxth	r3, r3
 8003c9c:	3b01      	subs	r3, #1
 8003c9e:	b29a      	uxth	r2, r3
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003ca4:	e0b8      	b.n	8003e18 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003ca6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ca8:	9300      	str	r3, [sp, #0]
 8003caa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003cac:	2200      	movs	r2, #0
 8003cae:	4966      	ldr	r1, [pc, #408]	; (8003e48 <HAL_I2C_Mem_Read+0x448>)
 8003cb0:	68f8      	ldr	r0, [r7, #12]
 8003cb2:	f000 fb77 	bl	80043a4 <I2C_WaitOnFlagUntilTimeout>
 8003cb6:	4603      	mov	r3, r0
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d001      	beq.n	8003cc0 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003cbc:	2301      	movs	r3, #1
 8003cbe:	e0bf      	b.n	8003e40 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	681a      	ldr	r2, [r3, #0]
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003cce:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	691a      	ldr	r2, [r3, #16]
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cda:	b2d2      	uxtb	r2, r2
 8003cdc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ce2:	1c5a      	adds	r2, r3, #1
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003cec:	3b01      	subs	r3, #1
 8003cee:	b29a      	uxth	r2, r3
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003cf8:	b29b      	uxth	r3, r3
 8003cfa:	3b01      	subs	r3, #1
 8003cfc:	b29a      	uxth	r2, r3
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003d02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d04:	9300      	str	r3, [sp, #0]
 8003d06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d08:	2200      	movs	r2, #0
 8003d0a:	494f      	ldr	r1, [pc, #316]	; (8003e48 <HAL_I2C_Mem_Read+0x448>)
 8003d0c:	68f8      	ldr	r0, [r7, #12]
 8003d0e:	f000 fb49 	bl	80043a4 <I2C_WaitOnFlagUntilTimeout>
 8003d12:	4603      	mov	r3, r0
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d001      	beq.n	8003d1c <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003d18:	2301      	movs	r3, #1
 8003d1a:	e091      	b.n	8003e40 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	681a      	ldr	r2, [r3, #0]
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003d2a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	691a      	ldr	r2, [r3, #16]
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d36:	b2d2      	uxtb	r2, r2
 8003d38:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d3e:	1c5a      	adds	r2, r3, #1
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d48:	3b01      	subs	r3, #1
 8003d4a:	b29a      	uxth	r2, r3
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d54:	b29b      	uxth	r3, r3
 8003d56:	3b01      	subs	r3, #1
 8003d58:	b29a      	uxth	r2, r3
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	691a      	ldr	r2, [r3, #16]
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d68:	b2d2      	uxtb	r2, r2
 8003d6a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d70:	1c5a      	adds	r2, r3, #1
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d7a:	3b01      	subs	r3, #1
 8003d7c:	b29a      	uxth	r2, r3
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d86:	b29b      	uxth	r3, r3
 8003d88:	3b01      	subs	r3, #1
 8003d8a:	b29a      	uxth	r2, r3
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003d90:	e042      	b.n	8003e18 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003d92:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d94:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003d96:	68f8      	ldr	r0, [r7, #12]
 8003d98:	f000 fc5c 	bl	8004654 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003d9c:	4603      	mov	r3, r0
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d001      	beq.n	8003da6 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8003da2:	2301      	movs	r3, #1
 8003da4:	e04c      	b.n	8003e40 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	691a      	ldr	r2, [r3, #16]
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003db0:	b2d2      	uxtb	r2, r2
 8003db2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003db8:	1c5a      	adds	r2, r3, #1
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003dc2:	3b01      	subs	r3, #1
 8003dc4:	b29a      	uxth	r2, r3
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003dce:	b29b      	uxth	r3, r3
 8003dd0:	3b01      	subs	r3, #1
 8003dd2:	b29a      	uxth	r2, r3
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	695b      	ldr	r3, [r3, #20]
 8003dde:	f003 0304 	and.w	r3, r3, #4
 8003de2:	2b04      	cmp	r3, #4
 8003de4:	d118      	bne.n	8003e18 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	691a      	ldr	r2, [r3, #16]
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003df0:	b2d2      	uxtb	r2, r2
 8003df2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003df8:	1c5a      	adds	r2, r3, #1
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e02:	3b01      	subs	r3, #1
 8003e04:	b29a      	uxth	r2, r3
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e0e:	b29b      	uxth	r3, r3
 8003e10:	3b01      	subs	r3, #1
 8003e12:	b29a      	uxth	r2, r3
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	f47f aec2 	bne.w	8003ba6 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	2220      	movs	r2, #32
 8003e26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	2200      	movs	r2, #0
 8003e2e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	2200      	movs	r2, #0
 8003e36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003e3a:	2300      	movs	r3, #0
 8003e3c:	e000      	b.n	8003e40 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8003e3e:	2302      	movs	r3, #2
  }
}
 8003e40:	4618      	mov	r0, r3
 8003e42:	3728      	adds	r7, #40	; 0x28
 8003e44:	46bd      	mov	sp, r7
 8003e46:	bd80      	pop	{r7, pc}
 8003e48:	00010004 	.word	0x00010004

08003e4c <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8003e4c:	b580      	push	{r7, lr}
 8003e4e:	b08a      	sub	sp, #40	; 0x28
 8003e50:	af02      	add	r7, sp, #8
 8003e52:	60f8      	str	r0, [r7, #12]
 8003e54:	607a      	str	r2, [r7, #4]
 8003e56:	603b      	str	r3, [r7, #0]
 8003e58:	460b      	mov	r3, r1
 8003e5a:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8003e5c:	f7fe ffd6 	bl	8002e0c <HAL_GetTick>
 8003e60:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 8003e62:	2301      	movs	r3, #1
 8003e64:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e6c:	b2db      	uxtb	r3, r3
 8003e6e:	2b20      	cmp	r3, #32
 8003e70:	f040 8111 	bne.w	8004096 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003e74:	69fb      	ldr	r3, [r7, #28]
 8003e76:	9300      	str	r3, [sp, #0]
 8003e78:	2319      	movs	r3, #25
 8003e7a:	2201      	movs	r2, #1
 8003e7c:	4988      	ldr	r1, [pc, #544]	; (80040a0 <HAL_I2C_IsDeviceReady+0x254>)
 8003e7e:	68f8      	ldr	r0, [r7, #12]
 8003e80:	f000 fa90 	bl	80043a4 <I2C_WaitOnFlagUntilTimeout>
 8003e84:	4603      	mov	r3, r0
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d001      	beq.n	8003e8e <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8003e8a:	2302      	movs	r3, #2
 8003e8c:	e104      	b.n	8004098 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003e94:	2b01      	cmp	r3, #1
 8003e96:	d101      	bne.n	8003e9c <HAL_I2C_IsDeviceReady+0x50>
 8003e98:	2302      	movs	r3, #2
 8003e9a:	e0fd      	b.n	8004098 <HAL_I2C_IsDeviceReady+0x24c>
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	2201      	movs	r2, #1
 8003ea0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	f003 0301 	and.w	r3, r3, #1
 8003eae:	2b01      	cmp	r3, #1
 8003eb0:	d007      	beq.n	8003ec2 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	681a      	ldr	r2, [r3, #0]
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f042 0201 	orr.w	r2, r2, #1
 8003ec0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	681a      	ldr	r2, [r3, #0]
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003ed0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	2224      	movs	r2, #36	; 0x24
 8003ed6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	2200      	movs	r2, #0
 8003ede:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	4a70      	ldr	r2, [pc, #448]	; (80040a4 <HAL_I2C_IsDeviceReady+0x258>)
 8003ee4:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	681a      	ldr	r2, [r3, #0]
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003ef4:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8003ef6:	69fb      	ldr	r3, [r7, #28]
 8003ef8:	9300      	str	r3, [sp, #0]
 8003efa:	683b      	ldr	r3, [r7, #0]
 8003efc:	2200      	movs	r2, #0
 8003efe:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003f02:	68f8      	ldr	r0, [r7, #12]
 8003f04:	f000 fa4e 	bl	80043a4 <I2C_WaitOnFlagUntilTimeout>
 8003f08:	4603      	mov	r3, r0
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d00d      	beq.n	8003f2a <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f18:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003f1c:	d103      	bne.n	8003f26 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003f24:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8003f26:	2303      	movs	r3, #3
 8003f28:	e0b6      	b.n	8004098 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003f2a:	897b      	ldrh	r3, [r7, #10]
 8003f2c:	b2db      	uxtb	r3, r3
 8003f2e:	461a      	mov	r2, r3
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003f38:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8003f3a:	f7fe ff67 	bl	8002e0c <HAL_GetTick>
 8003f3e:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	695b      	ldr	r3, [r3, #20]
 8003f46:	f003 0302 	and.w	r3, r3, #2
 8003f4a:	2b02      	cmp	r3, #2
 8003f4c:	bf0c      	ite	eq
 8003f4e:	2301      	moveq	r3, #1
 8003f50:	2300      	movne	r3, #0
 8003f52:	b2db      	uxtb	r3, r3
 8003f54:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	695b      	ldr	r3, [r3, #20]
 8003f5c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f60:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003f64:	bf0c      	ite	eq
 8003f66:	2301      	moveq	r3, #1
 8003f68:	2300      	movne	r3, #0
 8003f6a:	b2db      	uxtb	r3, r3
 8003f6c:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003f6e:	e025      	b.n	8003fbc <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003f70:	f7fe ff4c 	bl	8002e0c <HAL_GetTick>
 8003f74:	4602      	mov	r2, r0
 8003f76:	69fb      	ldr	r3, [r7, #28]
 8003f78:	1ad3      	subs	r3, r2, r3
 8003f7a:	683a      	ldr	r2, [r7, #0]
 8003f7c:	429a      	cmp	r2, r3
 8003f7e:	d302      	bcc.n	8003f86 <HAL_I2C_IsDeviceReady+0x13a>
 8003f80:	683b      	ldr	r3, [r7, #0]
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d103      	bne.n	8003f8e <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	22a0      	movs	r2, #160	; 0xa0
 8003f8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	695b      	ldr	r3, [r3, #20]
 8003f94:	f003 0302 	and.w	r3, r3, #2
 8003f98:	2b02      	cmp	r3, #2
 8003f9a:	bf0c      	ite	eq
 8003f9c:	2301      	moveq	r3, #1
 8003f9e:	2300      	movne	r3, #0
 8003fa0:	b2db      	uxtb	r3, r3
 8003fa2:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	695b      	ldr	r3, [r3, #20]
 8003faa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003fae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003fb2:	bf0c      	ite	eq
 8003fb4:	2301      	moveq	r3, #1
 8003fb6:	2300      	movne	r3, #0
 8003fb8:	b2db      	uxtb	r3, r3
 8003fba:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003fc2:	b2db      	uxtb	r3, r3
 8003fc4:	2ba0      	cmp	r3, #160	; 0xa0
 8003fc6:	d005      	beq.n	8003fd4 <HAL_I2C_IsDeviceReady+0x188>
 8003fc8:	7dfb      	ldrb	r3, [r7, #23]
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d102      	bne.n	8003fd4 <HAL_I2C_IsDeviceReady+0x188>
 8003fce:	7dbb      	ldrb	r3, [r7, #22]
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d0cd      	beq.n	8003f70 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	2220      	movs	r2, #32
 8003fd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	695b      	ldr	r3, [r3, #20]
 8003fe2:	f003 0302 	and.w	r3, r3, #2
 8003fe6:	2b02      	cmp	r3, #2
 8003fe8:	d129      	bne.n	800403e <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	681a      	ldr	r2, [r3, #0]
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003ff8:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ffa:	2300      	movs	r3, #0
 8003ffc:	613b      	str	r3, [r7, #16]
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	695b      	ldr	r3, [r3, #20]
 8004004:	613b      	str	r3, [r7, #16]
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	699b      	ldr	r3, [r3, #24]
 800400c:	613b      	str	r3, [r7, #16]
 800400e:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004010:	69fb      	ldr	r3, [r7, #28]
 8004012:	9300      	str	r3, [sp, #0]
 8004014:	2319      	movs	r3, #25
 8004016:	2201      	movs	r2, #1
 8004018:	4921      	ldr	r1, [pc, #132]	; (80040a0 <HAL_I2C_IsDeviceReady+0x254>)
 800401a:	68f8      	ldr	r0, [r7, #12]
 800401c:	f000 f9c2 	bl	80043a4 <I2C_WaitOnFlagUntilTimeout>
 8004020:	4603      	mov	r3, r0
 8004022:	2b00      	cmp	r3, #0
 8004024:	d001      	beq.n	800402a <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8004026:	2301      	movs	r3, #1
 8004028:	e036      	b.n	8004098 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	2220      	movs	r2, #32
 800402e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	2200      	movs	r2, #0
 8004036:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 800403a:	2300      	movs	r3, #0
 800403c:	e02c      	b.n	8004098 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	681a      	ldr	r2, [r3, #0]
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800404c:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004056:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004058:	69fb      	ldr	r3, [r7, #28]
 800405a:	9300      	str	r3, [sp, #0]
 800405c:	2319      	movs	r3, #25
 800405e:	2201      	movs	r2, #1
 8004060:	490f      	ldr	r1, [pc, #60]	; (80040a0 <HAL_I2C_IsDeviceReady+0x254>)
 8004062:	68f8      	ldr	r0, [r7, #12]
 8004064:	f000 f99e 	bl	80043a4 <I2C_WaitOnFlagUntilTimeout>
 8004068:	4603      	mov	r3, r0
 800406a:	2b00      	cmp	r3, #0
 800406c:	d001      	beq.n	8004072 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 800406e:	2301      	movs	r3, #1
 8004070:	e012      	b.n	8004098 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8004072:	69bb      	ldr	r3, [r7, #24]
 8004074:	3301      	adds	r3, #1
 8004076:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8004078:	69ba      	ldr	r2, [r7, #24]
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	429a      	cmp	r2, r3
 800407e:	f4ff af32 	bcc.w	8003ee6 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	2220      	movs	r2, #32
 8004086:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	2200      	movs	r2, #0
 800408e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004092:	2301      	movs	r3, #1
 8004094:	e000      	b.n	8004098 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8004096:	2302      	movs	r3, #2
  }
}
 8004098:	4618      	mov	r0, r3
 800409a:	3720      	adds	r7, #32
 800409c:	46bd      	mov	sp, r7
 800409e:	bd80      	pop	{r7, pc}
 80040a0:	00100002 	.word	0x00100002
 80040a4:	ffff0000 	.word	0xffff0000

080040a8 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80040a8:	b580      	push	{r7, lr}
 80040aa:	b088      	sub	sp, #32
 80040ac:	af02      	add	r7, sp, #8
 80040ae:	60f8      	str	r0, [r7, #12]
 80040b0:	4608      	mov	r0, r1
 80040b2:	4611      	mov	r1, r2
 80040b4:	461a      	mov	r2, r3
 80040b6:	4603      	mov	r3, r0
 80040b8:	817b      	strh	r3, [r7, #10]
 80040ba:	460b      	mov	r3, r1
 80040bc:	813b      	strh	r3, [r7, #8]
 80040be:	4613      	mov	r3, r2
 80040c0:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	681a      	ldr	r2, [r3, #0]
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80040d0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80040d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040d4:	9300      	str	r3, [sp, #0]
 80040d6:	6a3b      	ldr	r3, [r7, #32]
 80040d8:	2200      	movs	r2, #0
 80040da:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80040de:	68f8      	ldr	r0, [r7, #12]
 80040e0:	f000 f960 	bl	80043a4 <I2C_WaitOnFlagUntilTimeout>
 80040e4:	4603      	mov	r3, r0
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d00d      	beq.n	8004106 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040f4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80040f8:	d103      	bne.n	8004102 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004100:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004102:	2303      	movs	r3, #3
 8004104:	e05f      	b.n	80041c6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004106:	897b      	ldrh	r3, [r7, #10]
 8004108:	b2db      	uxtb	r3, r3
 800410a:	461a      	mov	r2, r3
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004114:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004116:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004118:	6a3a      	ldr	r2, [r7, #32]
 800411a:	492d      	ldr	r1, [pc, #180]	; (80041d0 <I2C_RequestMemoryWrite+0x128>)
 800411c:	68f8      	ldr	r0, [r7, #12]
 800411e:	f000 f998 	bl	8004452 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004122:	4603      	mov	r3, r0
 8004124:	2b00      	cmp	r3, #0
 8004126:	d001      	beq.n	800412c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004128:	2301      	movs	r3, #1
 800412a:	e04c      	b.n	80041c6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800412c:	2300      	movs	r3, #0
 800412e:	617b      	str	r3, [r7, #20]
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	695b      	ldr	r3, [r3, #20]
 8004136:	617b      	str	r3, [r7, #20]
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	699b      	ldr	r3, [r3, #24]
 800413e:	617b      	str	r3, [r7, #20]
 8004140:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004142:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004144:	6a39      	ldr	r1, [r7, #32]
 8004146:	68f8      	ldr	r0, [r7, #12]
 8004148:	f000 fa02 	bl	8004550 <I2C_WaitOnTXEFlagUntilTimeout>
 800414c:	4603      	mov	r3, r0
 800414e:	2b00      	cmp	r3, #0
 8004150:	d00d      	beq.n	800416e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004156:	2b04      	cmp	r3, #4
 8004158:	d107      	bne.n	800416a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	681a      	ldr	r2, [r3, #0]
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004168:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800416a:	2301      	movs	r3, #1
 800416c:	e02b      	b.n	80041c6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800416e:	88fb      	ldrh	r3, [r7, #6]
 8004170:	2b01      	cmp	r3, #1
 8004172:	d105      	bne.n	8004180 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004174:	893b      	ldrh	r3, [r7, #8]
 8004176:	b2da      	uxtb	r2, r3
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	611a      	str	r2, [r3, #16]
 800417e:	e021      	b.n	80041c4 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004180:	893b      	ldrh	r3, [r7, #8]
 8004182:	0a1b      	lsrs	r3, r3, #8
 8004184:	b29b      	uxth	r3, r3
 8004186:	b2da      	uxtb	r2, r3
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800418e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004190:	6a39      	ldr	r1, [r7, #32]
 8004192:	68f8      	ldr	r0, [r7, #12]
 8004194:	f000 f9dc 	bl	8004550 <I2C_WaitOnTXEFlagUntilTimeout>
 8004198:	4603      	mov	r3, r0
 800419a:	2b00      	cmp	r3, #0
 800419c:	d00d      	beq.n	80041ba <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041a2:	2b04      	cmp	r3, #4
 80041a4:	d107      	bne.n	80041b6 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	681a      	ldr	r2, [r3, #0]
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80041b4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80041b6:	2301      	movs	r3, #1
 80041b8:	e005      	b.n	80041c6 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80041ba:	893b      	ldrh	r3, [r7, #8]
 80041bc:	b2da      	uxtb	r2, r3
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80041c4:	2300      	movs	r3, #0
}
 80041c6:	4618      	mov	r0, r3
 80041c8:	3718      	adds	r7, #24
 80041ca:	46bd      	mov	sp, r7
 80041cc:	bd80      	pop	{r7, pc}
 80041ce:	bf00      	nop
 80041d0:	00010002 	.word	0x00010002

080041d4 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80041d4:	b580      	push	{r7, lr}
 80041d6:	b088      	sub	sp, #32
 80041d8:	af02      	add	r7, sp, #8
 80041da:	60f8      	str	r0, [r7, #12]
 80041dc:	4608      	mov	r0, r1
 80041de:	4611      	mov	r1, r2
 80041e0:	461a      	mov	r2, r3
 80041e2:	4603      	mov	r3, r0
 80041e4:	817b      	strh	r3, [r7, #10]
 80041e6:	460b      	mov	r3, r1
 80041e8:	813b      	strh	r3, [r7, #8]
 80041ea:	4613      	mov	r3, r2
 80041ec:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	681a      	ldr	r2, [r3, #0]
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80041fc:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	681a      	ldr	r2, [r3, #0]
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800420c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800420e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004210:	9300      	str	r3, [sp, #0]
 8004212:	6a3b      	ldr	r3, [r7, #32]
 8004214:	2200      	movs	r2, #0
 8004216:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800421a:	68f8      	ldr	r0, [r7, #12]
 800421c:	f000 f8c2 	bl	80043a4 <I2C_WaitOnFlagUntilTimeout>
 8004220:	4603      	mov	r3, r0
 8004222:	2b00      	cmp	r3, #0
 8004224:	d00d      	beq.n	8004242 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004230:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004234:	d103      	bne.n	800423e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	f44f 7200 	mov.w	r2, #512	; 0x200
 800423c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800423e:	2303      	movs	r3, #3
 8004240:	e0aa      	b.n	8004398 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004242:	897b      	ldrh	r3, [r7, #10]
 8004244:	b2db      	uxtb	r3, r3
 8004246:	461a      	mov	r2, r3
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004250:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004252:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004254:	6a3a      	ldr	r2, [r7, #32]
 8004256:	4952      	ldr	r1, [pc, #328]	; (80043a0 <I2C_RequestMemoryRead+0x1cc>)
 8004258:	68f8      	ldr	r0, [r7, #12]
 800425a:	f000 f8fa 	bl	8004452 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800425e:	4603      	mov	r3, r0
 8004260:	2b00      	cmp	r3, #0
 8004262:	d001      	beq.n	8004268 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004264:	2301      	movs	r3, #1
 8004266:	e097      	b.n	8004398 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004268:	2300      	movs	r3, #0
 800426a:	617b      	str	r3, [r7, #20]
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	695b      	ldr	r3, [r3, #20]
 8004272:	617b      	str	r3, [r7, #20]
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	699b      	ldr	r3, [r3, #24]
 800427a:	617b      	str	r3, [r7, #20]
 800427c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800427e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004280:	6a39      	ldr	r1, [r7, #32]
 8004282:	68f8      	ldr	r0, [r7, #12]
 8004284:	f000 f964 	bl	8004550 <I2C_WaitOnTXEFlagUntilTimeout>
 8004288:	4603      	mov	r3, r0
 800428a:	2b00      	cmp	r3, #0
 800428c:	d00d      	beq.n	80042aa <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004292:	2b04      	cmp	r3, #4
 8004294:	d107      	bne.n	80042a6 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	681a      	ldr	r2, [r3, #0]
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80042a4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80042a6:	2301      	movs	r3, #1
 80042a8:	e076      	b.n	8004398 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80042aa:	88fb      	ldrh	r3, [r7, #6]
 80042ac:	2b01      	cmp	r3, #1
 80042ae:	d105      	bne.n	80042bc <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80042b0:	893b      	ldrh	r3, [r7, #8]
 80042b2:	b2da      	uxtb	r2, r3
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	611a      	str	r2, [r3, #16]
 80042ba:	e021      	b.n	8004300 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80042bc:	893b      	ldrh	r3, [r7, #8]
 80042be:	0a1b      	lsrs	r3, r3, #8
 80042c0:	b29b      	uxth	r3, r3
 80042c2:	b2da      	uxtb	r2, r3
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80042ca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80042cc:	6a39      	ldr	r1, [r7, #32]
 80042ce:	68f8      	ldr	r0, [r7, #12]
 80042d0:	f000 f93e 	bl	8004550 <I2C_WaitOnTXEFlagUntilTimeout>
 80042d4:	4603      	mov	r3, r0
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d00d      	beq.n	80042f6 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042de:	2b04      	cmp	r3, #4
 80042e0:	d107      	bne.n	80042f2 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	681a      	ldr	r2, [r3, #0]
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80042f0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80042f2:	2301      	movs	r3, #1
 80042f4:	e050      	b.n	8004398 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80042f6:	893b      	ldrh	r3, [r7, #8]
 80042f8:	b2da      	uxtb	r2, r3
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004300:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004302:	6a39      	ldr	r1, [r7, #32]
 8004304:	68f8      	ldr	r0, [r7, #12]
 8004306:	f000 f923 	bl	8004550 <I2C_WaitOnTXEFlagUntilTimeout>
 800430a:	4603      	mov	r3, r0
 800430c:	2b00      	cmp	r3, #0
 800430e:	d00d      	beq.n	800432c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004314:	2b04      	cmp	r3, #4
 8004316:	d107      	bne.n	8004328 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	681a      	ldr	r2, [r3, #0]
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004326:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004328:	2301      	movs	r3, #1
 800432a:	e035      	b.n	8004398 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	681a      	ldr	r2, [r3, #0]
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800433a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800433c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800433e:	9300      	str	r3, [sp, #0]
 8004340:	6a3b      	ldr	r3, [r7, #32]
 8004342:	2200      	movs	r2, #0
 8004344:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004348:	68f8      	ldr	r0, [r7, #12]
 800434a:	f000 f82b 	bl	80043a4 <I2C_WaitOnFlagUntilTimeout>
 800434e:	4603      	mov	r3, r0
 8004350:	2b00      	cmp	r3, #0
 8004352:	d00d      	beq.n	8004370 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800435e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004362:	d103      	bne.n	800436c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	f44f 7200 	mov.w	r2, #512	; 0x200
 800436a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800436c:	2303      	movs	r3, #3
 800436e:	e013      	b.n	8004398 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004370:	897b      	ldrh	r3, [r7, #10]
 8004372:	b2db      	uxtb	r3, r3
 8004374:	f043 0301 	orr.w	r3, r3, #1
 8004378:	b2da      	uxtb	r2, r3
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004380:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004382:	6a3a      	ldr	r2, [r7, #32]
 8004384:	4906      	ldr	r1, [pc, #24]	; (80043a0 <I2C_RequestMemoryRead+0x1cc>)
 8004386:	68f8      	ldr	r0, [r7, #12]
 8004388:	f000 f863 	bl	8004452 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800438c:	4603      	mov	r3, r0
 800438e:	2b00      	cmp	r3, #0
 8004390:	d001      	beq.n	8004396 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8004392:	2301      	movs	r3, #1
 8004394:	e000      	b.n	8004398 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8004396:	2300      	movs	r3, #0
}
 8004398:	4618      	mov	r0, r3
 800439a:	3718      	adds	r7, #24
 800439c:	46bd      	mov	sp, r7
 800439e:	bd80      	pop	{r7, pc}
 80043a0:	00010002 	.word	0x00010002

080043a4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80043a4:	b580      	push	{r7, lr}
 80043a6:	b084      	sub	sp, #16
 80043a8:	af00      	add	r7, sp, #0
 80043aa:	60f8      	str	r0, [r7, #12]
 80043ac:	60b9      	str	r1, [r7, #8]
 80043ae:	603b      	str	r3, [r7, #0]
 80043b0:	4613      	mov	r3, r2
 80043b2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80043b4:	e025      	b.n	8004402 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80043b6:	683b      	ldr	r3, [r7, #0]
 80043b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043bc:	d021      	beq.n	8004402 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80043be:	f7fe fd25 	bl	8002e0c <HAL_GetTick>
 80043c2:	4602      	mov	r2, r0
 80043c4:	69bb      	ldr	r3, [r7, #24]
 80043c6:	1ad3      	subs	r3, r2, r3
 80043c8:	683a      	ldr	r2, [r7, #0]
 80043ca:	429a      	cmp	r2, r3
 80043cc:	d302      	bcc.n	80043d4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80043ce:	683b      	ldr	r3, [r7, #0]
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d116      	bne.n	8004402 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	2200      	movs	r2, #0
 80043d8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	2220      	movs	r2, #32
 80043de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	2200      	movs	r2, #0
 80043e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043ee:	f043 0220 	orr.w	r2, r3, #32
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	2200      	movs	r2, #0
 80043fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80043fe:	2301      	movs	r3, #1
 8004400:	e023      	b.n	800444a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004402:	68bb      	ldr	r3, [r7, #8]
 8004404:	0c1b      	lsrs	r3, r3, #16
 8004406:	b2db      	uxtb	r3, r3
 8004408:	2b01      	cmp	r3, #1
 800440a:	d10d      	bne.n	8004428 <I2C_WaitOnFlagUntilTimeout+0x84>
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	695b      	ldr	r3, [r3, #20]
 8004412:	43da      	mvns	r2, r3
 8004414:	68bb      	ldr	r3, [r7, #8]
 8004416:	4013      	ands	r3, r2
 8004418:	b29b      	uxth	r3, r3
 800441a:	2b00      	cmp	r3, #0
 800441c:	bf0c      	ite	eq
 800441e:	2301      	moveq	r3, #1
 8004420:	2300      	movne	r3, #0
 8004422:	b2db      	uxtb	r3, r3
 8004424:	461a      	mov	r2, r3
 8004426:	e00c      	b.n	8004442 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	699b      	ldr	r3, [r3, #24]
 800442e:	43da      	mvns	r2, r3
 8004430:	68bb      	ldr	r3, [r7, #8]
 8004432:	4013      	ands	r3, r2
 8004434:	b29b      	uxth	r3, r3
 8004436:	2b00      	cmp	r3, #0
 8004438:	bf0c      	ite	eq
 800443a:	2301      	moveq	r3, #1
 800443c:	2300      	movne	r3, #0
 800443e:	b2db      	uxtb	r3, r3
 8004440:	461a      	mov	r2, r3
 8004442:	79fb      	ldrb	r3, [r7, #7]
 8004444:	429a      	cmp	r2, r3
 8004446:	d0b6      	beq.n	80043b6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004448:	2300      	movs	r3, #0
}
 800444a:	4618      	mov	r0, r3
 800444c:	3710      	adds	r7, #16
 800444e:	46bd      	mov	sp, r7
 8004450:	bd80      	pop	{r7, pc}

08004452 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004452:	b580      	push	{r7, lr}
 8004454:	b084      	sub	sp, #16
 8004456:	af00      	add	r7, sp, #0
 8004458:	60f8      	str	r0, [r7, #12]
 800445a:	60b9      	str	r1, [r7, #8]
 800445c:	607a      	str	r2, [r7, #4]
 800445e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004460:	e051      	b.n	8004506 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	695b      	ldr	r3, [r3, #20]
 8004468:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800446c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004470:	d123      	bne.n	80044ba <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	681a      	ldr	r2, [r3, #0]
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004480:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800448a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	2200      	movs	r2, #0
 8004490:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	2220      	movs	r2, #32
 8004496:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	2200      	movs	r2, #0
 800449e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044a6:	f043 0204 	orr.w	r2, r3, #4
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	2200      	movs	r2, #0
 80044b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80044b6:	2301      	movs	r3, #1
 80044b8:	e046      	b.n	8004548 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044c0:	d021      	beq.n	8004506 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80044c2:	f7fe fca3 	bl	8002e0c <HAL_GetTick>
 80044c6:	4602      	mov	r2, r0
 80044c8:	683b      	ldr	r3, [r7, #0]
 80044ca:	1ad3      	subs	r3, r2, r3
 80044cc:	687a      	ldr	r2, [r7, #4]
 80044ce:	429a      	cmp	r2, r3
 80044d0:	d302      	bcc.n	80044d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d116      	bne.n	8004506 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	2200      	movs	r2, #0
 80044dc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	2220      	movs	r2, #32
 80044e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	2200      	movs	r2, #0
 80044ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044f2:	f043 0220 	orr.w	r2, r3, #32
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	2200      	movs	r2, #0
 80044fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004502:	2301      	movs	r3, #1
 8004504:	e020      	b.n	8004548 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004506:	68bb      	ldr	r3, [r7, #8]
 8004508:	0c1b      	lsrs	r3, r3, #16
 800450a:	b2db      	uxtb	r3, r3
 800450c:	2b01      	cmp	r3, #1
 800450e:	d10c      	bne.n	800452a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	695b      	ldr	r3, [r3, #20]
 8004516:	43da      	mvns	r2, r3
 8004518:	68bb      	ldr	r3, [r7, #8]
 800451a:	4013      	ands	r3, r2
 800451c:	b29b      	uxth	r3, r3
 800451e:	2b00      	cmp	r3, #0
 8004520:	bf14      	ite	ne
 8004522:	2301      	movne	r3, #1
 8004524:	2300      	moveq	r3, #0
 8004526:	b2db      	uxtb	r3, r3
 8004528:	e00b      	b.n	8004542 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	699b      	ldr	r3, [r3, #24]
 8004530:	43da      	mvns	r2, r3
 8004532:	68bb      	ldr	r3, [r7, #8]
 8004534:	4013      	ands	r3, r2
 8004536:	b29b      	uxth	r3, r3
 8004538:	2b00      	cmp	r3, #0
 800453a:	bf14      	ite	ne
 800453c:	2301      	movne	r3, #1
 800453e:	2300      	moveq	r3, #0
 8004540:	b2db      	uxtb	r3, r3
 8004542:	2b00      	cmp	r3, #0
 8004544:	d18d      	bne.n	8004462 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8004546:	2300      	movs	r3, #0
}
 8004548:	4618      	mov	r0, r3
 800454a:	3710      	adds	r7, #16
 800454c:	46bd      	mov	sp, r7
 800454e:	bd80      	pop	{r7, pc}

08004550 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004550:	b580      	push	{r7, lr}
 8004552:	b084      	sub	sp, #16
 8004554:	af00      	add	r7, sp, #0
 8004556:	60f8      	str	r0, [r7, #12]
 8004558:	60b9      	str	r1, [r7, #8]
 800455a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800455c:	e02d      	b.n	80045ba <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800455e:	68f8      	ldr	r0, [r7, #12]
 8004560:	f000 f8ce 	bl	8004700 <I2C_IsAcknowledgeFailed>
 8004564:	4603      	mov	r3, r0
 8004566:	2b00      	cmp	r3, #0
 8004568:	d001      	beq.n	800456e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800456a:	2301      	movs	r3, #1
 800456c:	e02d      	b.n	80045ca <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800456e:	68bb      	ldr	r3, [r7, #8]
 8004570:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004574:	d021      	beq.n	80045ba <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004576:	f7fe fc49 	bl	8002e0c <HAL_GetTick>
 800457a:	4602      	mov	r2, r0
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	1ad3      	subs	r3, r2, r3
 8004580:	68ba      	ldr	r2, [r7, #8]
 8004582:	429a      	cmp	r2, r3
 8004584:	d302      	bcc.n	800458c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004586:	68bb      	ldr	r3, [r7, #8]
 8004588:	2b00      	cmp	r3, #0
 800458a:	d116      	bne.n	80045ba <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	2200      	movs	r2, #0
 8004590:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	2220      	movs	r2, #32
 8004596:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	2200      	movs	r2, #0
 800459e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045a6:	f043 0220 	orr.w	r2, r3, #32
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	2200      	movs	r2, #0
 80045b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80045b6:	2301      	movs	r3, #1
 80045b8:	e007      	b.n	80045ca <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	695b      	ldr	r3, [r3, #20]
 80045c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80045c4:	2b80      	cmp	r3, #128	; 0x80
 80045c6:	d1ca      	bne.n	800455e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80045c8:	2300      	movs	r3, #0
}
 80045ca:	4618      	mov	r0, r3
 80045cc:	3710      	adds	r7, #16
 80045ce:	46bd      	mov	sp, r7
 80045d0:	bd80      	pop	{r7, pc}

080045d2 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80045d2:	b580      	push	{r7, lr}
 80045d4:	b084      	sub	sp, #16
 80045d6:	af00      	add	r7, sp, #0
 80045d8:	60f8      	str	r0, [r7, #12]
 80045da:	60b9      	str	r1, [r7, #8]
 80045dc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80045de:	e02d      	b.n	800463c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80045e0:	68f8      	ldr	r0, [r7, #12]
 80045e2:	f000 f88d 	bl	8004700 <I2C_IsAcknowledgeFailed>
 80045e6:	4603      	mov	r3, r0
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d001      	beq.n	80045f0 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80045ec:	2301      	movs	r3, #1
 80045ee:	e02d      	b.n	800464c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80045f0:	68bb      	ldr	r3, [r7, #8]
 80045f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045f6:	d021      	beq.n	800463c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80045f8:	f7fe fc08 	bl	8002e0c <HAL_GetTick>
 80045fc:	4602      	mov	r2, r0
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	1ad3      	subs	r3, r2, r3
 8004602:	68ba      	ldr	r2, [r7, #8]
 8004604:	429a      	cmp	r2, r3
 8004606:	d302      	bcc.n	800460e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004608:	68bb      	ldr	r3, [r7, #8]
 800460a:	2b00      	cmp	r3, #0
 800460c:	d116      	bne.n	800463c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	2200      	movs	r2, #0
 8004612:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	2220      	movs	r2, #32
 8004618:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	2200      	movs	r2, #0
 8004620:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004628:	f043 0220 	orr.w	r2, r3, #32
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	2200      	movs	r2, #0
 8004634:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004638:	2301      	movs	r3, #1
 800463a:	e007      	b.n	800464c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	695b      	ldr	r3, [r3, #20]
 8004642:	f003 0304 	and.w	r3, r3, #4
 8004646:	2b04      	cmp	r3, #4
 8004648:	d1ca      	bne.n	80045e0 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800464a:	2300      	movs	r3, #0
}
 800464c:	4618      	mov	r0, r3
 800464e:	3710      	adds	r7, #16
 8004650:	46bd      	mov	sp, r7
 8004652:	bd80      	pop	{r7, pc}

08004654 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004654:	b580      	push	{r7, lr}
 8004656:	b084      	sub	sp, #16
 8004658:	af00      	add	r7, sp, #0
 800465a:	60f8      	str	r0, [r7, #12]
 800465c:	60b9      	str	r1, [r7, #8]
 800465e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004660:	e042      	b.n	80046e8 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	695b      	ldr	r3, [r3, #20]
 8004668:	f003 0310 	and.w	r3, r3, #16
 800466c:	2b10      	cmp	r3, #16
 800466e:	d119      	bne.n	80046a4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	f06f 0210 	mvn.w	r2, #16
 8004678:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	2200      	movs	r2, #0
 800467e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	2220      	movs	r2, #32
 8004684:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	2200      	movs	r2, #0
 800468c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	2200      	movs	r2, #0
 800469c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80046a0:	2301      	movs	r3, #1
 80046a2:	e029      	b.n	80046f8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80046a4:	f7fe fbb2 	bl	8002e0c <HAL_GetTick>
 80046a8:	4602      	mov	r2, r0
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	1ad3      	subs	r3, r2, r3
 80046ae:	68ba      	ldr	r2, [r7, #8]
 80046b0:	429a      	cmp	r2, r3
 80046b2:	d302      	bcc.n	80046ba <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80046b4:	68bb      	ldr	r3, [r7, #8]
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d116      	bne.n	80046e8 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	2200      	movs	r2, #0
 80046be:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	2220      	movs	r2, #32
 80046c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	2200      	movs	r2, #0
 80046cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046d4:	f043 0220 	orr.w	r2, r3, #32
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	2200      	movs	r2, #0
 80046e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80046e4:	2301      	movs	r3, #1
 80046e6:	e007      	b.n	80046f8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	695b      	ldr	r3, [r3, #20]
 80046ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046f2:	2b40      	cmp	r3, #64	; 0x40
 80046f4:	d1b5      	bne.n	8004662 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80046f6:	2300      	movs	r3, #0
}
 80046f8:	4618      	mov	r0, r3
 80046fa:	3710      	adds	r7, #16
 80046fc:	46bd      	mov	sp, r7
 80046fe:	bd80      	pop	{r7, pc}

08004700 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004700:	b480      	push	{r7}
 8004702:	b083      	sub	sp, #12
 8004704:	af00      	add	r7, sp, #0
 8004706:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	695b      	ldr	r3, [r3, #20]
 800470e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004712:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004716:	d11b      	bne.n	8004750 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004720:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	2200      	movs	r2, #0
 8004726:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	2220      	movs	r2, #32
 800472c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	2200      	movs	r2, #0
 8004734:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800473c:	f043 0204 	orr.w	r2, r3, #4
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	2200      	movs	r2, #0
 8004748:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800474c:	2301      	movs	r3, #1
 800474e:	e000      	b.n	8004752 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004750:	2300      	movs	r3, #0
}
 8004752:	4618      	mov	r0, r3
 8004754:	370c      	adds	r7, #12
 8004756:	46bd      	mov	sp, r7
 8004758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800475c:	4770      	bx	lr
	...

08004760 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004760:	b580      	push	{r7, lr}
 8004762:	b086      	sub	sp, #24
 8004764:	af00      	add	r7, sp, #0
 8004766:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	2b00      	cmp	r3, #0
 800476c:	d101      	bne.n	8004772 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800476e:	2301      	movs	r3, #1
 8004770:	e264      	b.n	8004c3c <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f003 0301 	and.w	r3, r3, #1
 800477a:	2b00      	cmp	r3, #0
 800477c:	d075      	beq.n	800486a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800477e:	4ba3      	ldr	r3, [pc, #652]	; (8004a0c <HAL_RCC_OscConfig+0x2ac>)
 8004780:	689b      	ldr	r3, [r3, #8]
 8004782:	f003 030c 	and.w	r3, r3, #12
 8004786:	2b04      	cmp	r3, #4
 8004788:	d00c      	beq.n	80047a4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800478a:	4ba0      	ldr	r3, [pc, #640]	; (8004a0c <HAL_RCC_OscConfig+0x2ac>)
 800478c:	689b      	ldr	r3, [r3, #8]
 800478e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004792:	2b08      	cmp	r3, #8
 8004794:	d112      	bne.n	80047bc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004796:	4b9d      	ldr	r3, [pc, #628]	; (8004a0c <HAL_RCC_OscConfig+0x2ac>)
 8004798:	685b      	ldr	r3, [r3, #4]
 800479a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800479e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80047a2:	d10b      	bne.n	80047bc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80047a4:	4b99      	ldr	r3, [pc, #612]	; (8004a0c <HAL_RCC_OscConfig+0x2ac>)
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d05b      	beq.n	8004868 <HAL_RCC_OscConfig+0x108>
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	685b      	ldr	r3, [r3, #4]
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d157      	bne.n	8004868 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80047b8:	2301      	movs	r3, #1
 80047ba:	e23f      	b.n	8004c3c <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	685b      	ldr	r3, [r3, #4]
 80047c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80047c4:	d106      	bne.n	80047d4 <HAL_RCC_OscConfig+0x74>
 80047c6:	4b91      	ldr	r3, [pc, #580]	; (8004a0c <HAL_RCC_OscConfig+0x2ac>)
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	4a90      	ldr	r2, [pc, #576]	; (8004a0c <HAL_RCC_OscConfig+0x2ac>)
 80047cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80047d0:	6013      	str	r3, [r2, #0]
 80047d2:	e01d      	b.n	8004810 <HAL_RCC_OscConfig+0xb0>
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	685b      	ldr	r3, [r3, #4]
 80047d8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80047dc:	d10c      	bne.n	80047f8 <HAL_RCC_OscConfig+0x98>
 80047de:	4b8b      	ldr	r3, [pc, #556]	; (8004a0c <HAL_RCC_OscConfig+0x2ac>)
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	4a8a      	ldr	r2, [pc, #552]	; (8004a0c <HAL_RCC_OscConfig+0x2ac>)
 80047e4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80047e8:	6013      	str	r3, [r2, #0]
 80047ea:	4b88      	ldr	r3, [pc, #544]	; (8004a0c <HAL_RCC_OscConfig+0x2ac>)
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	4a87      	ldr	r2, [pc, #540]	; (8004a0c <HAL_RCC_OscConfig+0x2ac>)
 80047f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80047f4:	6013      	str	r3, [r2, #0]
 80047f6:	e00b      	b.n	8004810 <HAL_RCC_OscConfig+0xb0>
 80047f8:	4b84      	ldr	r3, [pc, #528]	; (8004a0c <HAL_RCC_OscConfig+0x2ac>)
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	4a83      	ldr	r2, [pc, #524]	; (8004a0c <HAL_RCC_OscConfig+0x2ac>)
 80047fe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004802:	6013      	str	r3, [r2, #0]
 8004804:	4b81      	ldr	r3, [pc, #516]	; (8004a0c <HAL_RCC_OscConfig+0x2ac>)
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	4a80      	ldr	r2, [pc, #512]	; (8004a0c <HAL_RCC_OscConfig+0x2ac>)
 800480a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800480e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	685b      	ldr	r3, [r3, #4]
 8004814:	2b00      	cmp	r3, #0
 8004816:	d013      	beq.n	8004840 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004818:	f7fe faf8 	bl	8002e0c <HAL_GetTick>
 800481c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800481e:	e008      	b.n	8004832 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004820:	f7fe faf4 	bl	8002e0c <HAL_GetTick>
 8004824:	4602      	mov	r2, r0
 8004826:	693b      	ldr	r3, [r7, #16]
 8004828:	1ad3      	subs	r3, r2, r3
 800482a:	2b64      	cmp	r3, #100	; 0x64
 800482c:	d901      	bls.n	8004832 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800482e:	2303      	movs	r3, #3
 8004830:	e204      	b.n	8004c3c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004832:	4b76      	ldr	r3, [pc, #472]	; (8004a0c <HAL_RCC_OscConfig+0x2ac>)
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800483a:	2b00      	cmp	r3, #0
 800483c:	d0f0      	beq.n	8004820 <HAL_RCC_OscConfig+0xc0>
 800483e:	e014      	b.n	800486a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004840:	f7fe fae4 	bl	8002e0c <HAL_GetTick>
 8004844:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004846:	e008      	b.n	800485a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004848:	f7fe fae0 	bl	8002e0c <HAL_GetTick>
 800484c:	4602      	mov	r2, r0
 800484e:	693b      	ldr	r3, [r7, #16]
 8004850:	1ad3      	subs	r3, r2, r3
 8004852:	2b64      	cmp	r3, #100	; 0x64
 8004854:	d901      	bls.n	800485a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004856:	2303      	movs	r3, #3
 8004858:	e1f0      	b.n	8004c3c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800485a:	4b6c      	ldr	r3, [pc, #432]	; (8004a0c <HAL_RCC_OscConfig+0x2ac>)
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004862:	2b00      	cmp	r3, #0
 8004864:	d1f0      	bne.n	8004848 <HAL_RCC_OscConfig+0xe8>
 8004866:	e000      	b.n	800486a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004868:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	f003 0302 	and.w	r3, r3, #2
 8004872:	2b00      	cmp	r3, #0
 8004874:	d063      	beq.n	800493e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004876:	4b65      	ldr	r3, [pc, #404]	; (8004a0c <HAL_RCC_OscConfig+0x2ac>)
 8004878:	689b      	ldr	r3, [r3, #8]
 800487a:	f003 030c 	and.w	r3, r3, #12
 800487e:	2b00      	cmp	r3, #0
 8004880:	d00b      	beq.n	800489a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004882:	4b62      	ldr	r3, [pc, #392]	; (8004a0c <HAL_RCC_OscConfig+0x2ac>)
 8004884:	689b      	ldr	r3, [r3, #8]
 8004886:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800488a:	2b08      	cmp	r3, #8
 800488c:	d11c      	bne.n	80048c8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800488e:	4b5f      	ldr	r3, [pc, #380]	; (8004a0c <HAL_RCC_OscConfig+0x2ac>)
 8004890:	685b      	ldr	r3, [r3, #4]
 8004892:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004896:	2b00      	cmp	r3, #0
 8004898:	d116      	bne.n	80048c8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800489a:	4b5c      	ldr	r3, [pc, #368]	; (8004a0c <HAL_RCC_OscConfig+0x2ac>)
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f003 0302 	and.w	r3, r3, #2
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d005      	beq.n	80048b2 <HAL_RCC_OscConfig+0x152>
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	68db      	ldr	r3, [r3, #12]
 80048aa:	2b01      	cmp	r3, #1
 80048ac:	d001      	beq.n	80048b2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80048ae:	2301      	movs	r3, #1
 80048b0:	e1c4      	b.n	8004c3c <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80048b2:	4b56      	ldr	r3, [pc, #344]	; (8004a0c <HAL_RCC_OscConfig+0x2ac>)
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	691b      	ldr	r3, [r3, #16]
 80048be:	00db      	lsls	r3, r3, #3
 80048c0:	4952      	ldr	r1, [pc, #328]	; (8004a0c <HAL_RCC_OscConfig+0x2ac>)
 80048c2:	4313      	orrs	r3, r2
 80048c4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80048c6:	e03a      	b.n	800493e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	68db      	ldr	r3, [r3, #12]
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d020      	beq.n	8004912 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80048d0:	4b4f      	ldr	r3, [pc, #316]	; (8004a10 <HAL_RCC_OscConfig+0x2b0>)
 80048d2:	2201      	movs	r2, #1
 80048d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048d6:	f7fe fa99 	bl	8002e0c <HAL_GetTick>
 80048da:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80048dc:	e008      	b.n	80048f0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80048de:	f7fe fa95 	bl	8002e0c <HAL_GetTick>
 80048e2:	4602      	mov	r2, r0
 80048e4:	693b      	ldr	r3, [r7, #16]
 80048e6:	1ad3      	subs	r3, r2, r3
 80048e8:	2b02      	cmp	r3, #2
 80048ea:	d901      	bls.n	80048f0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80048ec:	2303      	movs	r3, #3
 80048ee:	e1a5      	b.n	8004c3c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80048f0:	4b46      	ldr	r3, [pc, #280]	; (8004a0c <HAL_RCC_OscConfig+0x2ac>)
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	f003 0302 	and.w	r3, r3, #2
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d0f0      	beq.n	80048de <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80048fc:	4b43      	ldr	r3, [pc, #268]	; (8004a0c <HAL_RCC_OscConfig+0x2ac>)
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	691b      	ldr	r3, [r3, #16]
 8004908:	00db      	lsls	r3, r3, #3
 800490a:	4940      	ldr	r1, [pc, #256]	; (8004a0c <HAL_RCC_OscConfig+0x2ac>)
 800490c:	4313      	orrs	r3, r2
 800490e:	600b      	str	r3, [r1, #0]
 8004910:	e015      	b.n	800493e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004912:	4b3f      	ldr	r3, [pc, #252]	; (8004a10 <HAL_RCC_OscConfig+0x2b0>)
 8004914:	2200      	movs	r2, #0
 8004916:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004918:	f7fe fa78 	bl	8002e0c <HAL_GetTick>
 800491c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800491e:	e008      	b.n	8004932 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004920:	f7fe fa74 	bl	8002e0c <HAL_GetTick>
 8004924:	4602      	mov	r2, r0
 8004926:	693b      	ldr	r3, [r7, #16]
 8004928:	1ad3      	subs	r3, r2, r3
 800492a:	2b02      	cmp	r3, #2
 800492c:	d901      	bls.n	8004932 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800492e:	2303      	movs	r3, #3
 8004930:	e184      	b.n	8004c3c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004932:	4b36      	ldr	r3, [pc, #216]	; (8004a0c <HAL_RCC_OscConfig+0x2ac>)
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	f003 0302 	and.w	r3, r3, #2
 800493a:	2b00      	cmp	r3, #0
 800493c:	d1f0      	bne.n	8004920 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	f003 0308 	and.w	r3, r3, #8
 8004946:	2b00      	cmp	r3, #0
 8004948:	d030      	beq.n	80049ac <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	695b      	ldr	r3, [r3, #20]
 800494e:	2b00      	cmp	r3, #0
 8004950:	d016      	beq.n	8004980 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004952:	4b30      	ldr	r3, [pc, #192]	; (8004a14 <HAL_RCC_OscConfig+0x2b4>)
 8004954:	2201      	movs	r2, #1
 8004956:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004958:	f7fe fa58 	bl	8002e0c <HAL_GetTick>
 800495c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800495e:	e008      	b.n	8004972 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004960:	f7fe fa54 	bl	8002e0c <HAL_GetTick>
 8004964:	4602      	mov	r2, r0
 8004966:	693b      	ldr	r3, [r7, #16]
 8004968:	1ad3      	subs	r3, r2, r3
 800496a:	2b02      	cmp	r3, #2
 800496c:	d901      	bls.n	8004972 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800496e:	2303      	movs	r3, #3
 8004970:	e164      	b.n	8004c3c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004972:	4b26      	ldr	r3, [pc, #152]	; (8004a0c <HAL_RCC_OscConfig+0x2ac>)
 8004974:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004976:	f003 0302 	and.w	r3, r3, #2
 800497a:	2b00      	cmp	r3, #0
 800497c:	d0f0      	beq.n	8004960 <HAL_RCC_OscConfig+0x200>
 800497e:	e015      	b.n	80049ac <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004980:	4b24      	ldr	r3, [pc, #144]	; (8004a14 <HAL_RCC_OscConfig+0x2b4>)
 8004982:	2200      	movs	r2, #0
 8004984:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004986:	f7fe fa41 	bl	8002e0c <HAL_GetTick>
 800498a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800498c:	e008      	b.n	80049a0 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800498e:	f7fe fa3d 	bl	8002e0c <HAL_GetTick>
 8004992:	4602      	mov	r2, r0
 8004994:	693b      	ldr	r3, [r7, #16]
 8004996:	1ad3      	subs	r3, r2, r3
 8004998:	2b02      	cmp	r3, #2
 800499a:	d901      	bls.n	80049a0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800499c:	2303      	movs	r3, #3
 800499e:	e14d      	b.n	8004c3c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80049a0:	4b1a      	ldr	r3, [pc, #104]	; (8004a0c <HAL_RCC_OscConfig+0x2ac>)
 80049a2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80049a4:	f003 0302 	and.w	r3, r3, #2
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d1f0      	bne.n	800498e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	f003 0304 	and.w	r3, r3, #4
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	f000 80a0 	beq.w	8004afa <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80049ba:	2300      	movs	r3, #0
 80049bc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80049be:	4b13      	ldr	r3, [pc, #76]	; (8004a0c <HAL_RCC_OscConfig+0x2ac>)
 80049c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d10f      	bne.n	80049ea <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80049ca:	2300      	movs	r3, #0
 80049cc:	60bb      	str	r3, [r7, #8]
 80049ce:	4b0f      	ldr	r3, [pc, #60]	; (8004a0c <HAL_RCC_OscConfig+0x2ac>)
 80049d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049d2:	4a0e      	ldr	r2, [pc, #56]	; (8004a0c <HAL_RCC_OscConfig+0x2ac>)
 80049d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80049d8:	6413      	str	r3, [r2, #64]	; 0x40
 80049da:	4b0c      	ldr	r3, [pc, #48]	; (8004a0c <HAL_RCC_OscConfig+0x2ac>)
 80049dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80049e2:	60bb      	str	r3, [r7, #8]
 80049e4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80049e6:	2301      	movs	r3, #1
 80049e8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80049ea:	4b0b      	ldr	r3, [pc, #44]	; (8004a18 <HAL_RCC_OscConfig+0x2b8>)
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d121      	bne.n	8004a3a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80049f6:	4b08      	ldr	r3, [pc, #32]	; (8004a18 <HAL_RCC_OscConfig+0x2b8>)
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	4a07      	ldr	r2, [pc, #28]	; (8004a18 <HAL_RCC_OscConfig+0x2b8>)
 80049fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004a00:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004a02:	f7fe fa03 	bl	8002e0c <HAL_GetTick>
 8004a06:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a08:	e011      	b.n	8004a2e <HAL_RCC_OscConfig+0x2ce>
 8004a0a:	bf00      	nop
 8004a0c:	40023800 	.word	0x40023800
 8004a10:	42470000 	.word	0x42470000
 8004a14:	42470e80 	.word	0x42470e80
 8004a18:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a1c:	f7fe f9f6 	bl	8002e0c <HAL_GetTick>
 8004a20:	4602      	mov	r2, r0
 8004a22:	693b      	ldr	r3, [r7, #16]
 8004a24:	1ad3      	subs	r3, r2, r3
 8004a26:	2b02      	cmp	r3, #2
 8004a28:	d901      	bls.n	8004a2e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8004a2a:	2303      	movs	r3, #3
 8004a2c:	e106      	b.n	8004c3c <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a2e:	4b85      	ldr	r3, [pc, #532]	; (8004c44 <HAL_RCC_OscConfig+0x4e4>)
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d0f0      	beq.n	8004a1c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	689b      	ldr	r3, [r3, #8]
 8004a3e:	2b01      	cmp	r3, #1
 8004a40:	d106      	bne.n	8004a50 <HAL_RCC_OscConfig+0x2f0>
 8004a42:	4b81      	ldr	r3, [pc, #516]	; (8004c48 <HAL_RCC_OscConfig+0x4e8>)
 8004a44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a46:	4a80      	ldr	r2, [pc, #512]	; (8004c48 <HAL_RCC_OscConfig+0x4e8>)
 8004a48:	f043 0301 	orr.w	r3, r3, #1
 8004a4c:	6713      	str	r3, [r2, #112]	; 0x70
 8004a4e:	e01c      	b.n	8004a8a <HAL_RCC_OscConfig+0x32a>
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	689b      	ldr	r3, [r3, #8]
 8004a54:	2b05      	cmp	r3, #5
 8004a56:	d10c      	bne.n	8004a72 <HAL_RCC_OscConfig+0x312>
 8004a58:	4b7b      	ldr	r3, [pc, #492]	; (8004c48 <HAL_RCC_OscConfig+0x4e8>)
 8004a5a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a5c:	4a7a      	ldr	r2, [pc, #488]	; (8004c48 <HAL_RCC_OscConfig+0x4e8>)
 8004a5e:	f043 0304 	orr.w	r3, r3, #4
 8004a62:	6713      	str	r3, [r2, #112]	; 0x70
 8004a64:	4b78      	ldr	r3, [pc, #480]	; (8004c48 <HAL_RCC_OscConfig+0x4e8>)
 8004a66:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a68:	4a77      	ldr	r2, [pc, #476]	; (8004c48 <HAL_RCC_OscConfig+0x4e8>)
 8004a6a:	f043 0301 	orr.w	r3, r3, #1
 8004a6e:	6713      	str	r3, [r2, #112]	; 0x70
 8004a70:	e00b      	b.n	8004a8a <HAL_RCC_OscConfig+0x32a>
 8004a72:	4b75      	ldr	r3, [pc, #468]	; (8004c48 <HAL_RCC_OscConfig+0x4e8>)
 8004a74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a76:	4a74      	ldr	r2, [pc, #464]	; (8004c48 <HAL_RCC_OscConfig+0x4e8>)
 8004a78:	f023 0301 	bic.w	r3, r3, #1
 8004a7c:	6713      	str	r3, [r2, #112]	; 0x70
 8004a7e:	4b72      	ldr	r3, [pc, #456]	; (8004c48 <HAL_RCC_OscConfig+0x4e8>)
 8004a80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a82:	4a71      	ldr	r2, [pc, #452]	; (8004c48 <HAL_RCC_OscConfig+0x4e8>)
 8004a84:	f023 0304 	bic.w	r3, r3, #4
 8004a88:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	689b      	ldr	r3, [r3, #8]
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d015      	beq.n	8004abe <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a92:	f7fe f9bb 	bl	8002e0c <HAL_GetTick>
 8004a96:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a98:	e00a      	b.n	8004ab0 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004a9a:	f7fe f9b7 	bl	8002e0c <HAL_GetTick>
 8004a9e:	4602      	mov	r2, r0
 8004aa0:	693b      	ldr	r3, [r7, #16]
 8004aa2:	1ad3      	subs	r3, r2, r3
 8004aa4:	f241 3288 	movw	r2, #5000	; 0x1388
 8004aa8:	4293      	cmp	r3, r2
 8004aaa:	d901      	bls.n	8004ab0 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8004aac:	2303      	movs	r3, #3
 8004aae:	e0c5      	b.n	8004c3c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ab0:	4b65      	ldr	r3, [pc, #404]	; (8004c48 <HAL_RCC_OscConfig+0x4e8>)
 8004ab2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ab4:	f003 0302 	and.w	r3, r3, #2
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d0ee      	beq.n	8004a9a <HAL_RCC_OscConfig+0x33a>
 8004abc:	e014      	b.n	8004ae8 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004abe:	f7fe f9a5 	bl	8002e0c <HAL_GetTick>
 8004ac2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004ac4:	e00a      	b.n	8004adc <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004ac6:	f7fe f9a1 	bl	8002e0c <HAL_GetTick>
 8004aca:	4602      	mov	r2, r0
 8004acc:	693b      	ldr	r3, [r7, #16]
 8004ace:	1ad3      	subs	r3, r2, r3
 8004ad0:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ad4:	4293      	cmp	r3, r2
 8004ad6:	d901      	bls.n	8004adc <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8004ad8:	2303      	movs	r3, #3
 8004ada:	e0af      	b.n	8004c3c <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004adc:	4b5a      	ldr	r3, [pc, #360]	; (8004c48 <HAL_RCC_OscConfig+0x4e8>)
 8004ade:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ae0:	f003 0302 	and.w	r3, r3, #2
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d1ee      	bne.n	8004ac6 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004ae8:	7dfb      	ldrb	r3, [r7, #23]
 8004aea:	2b01      	cmp	r3, #1
 8004aec:	d105      	bne.n	8004afa <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004aee:	4b56      	ldr	r3, [pc, #344]	; (8004c48 <HAL_RCC_OscConfig+0x4e8>)
 8004af0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004af2:	4a55      	ldr	r2, [pc, #340]	; (8004c48 <HAL_RCC_OscConfig+0x4e8>)
 8004af4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004af8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	699b      	ldr	r3, [r3, #24]
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	f000 809b 	beq.w	8004c3a <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004b04:	4b50      	ldr	r3, [pc, #320]	; (8004c48 <HAL_RCC_OscConfig+0x4e8>)
 8004b06:	689b      	ldr	r3, [r3, #8]
 8004b08:	f003 030c 	and.w	r3, r3, #12
 8004b0c:	2b08      	cmp	r3, #8
 8004b0e:	d05c      	beq.n	8004bca <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	699b      	ldr	r3, [r3, #24]
 8004b14:	2b02      	cmp	r3, #2
 8004b16:	d141      	bne.n	8004b9c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004b18:	4b4c      	ldr	r3, [pc, #304]	; (8004c4c <HAL_RCC_OscConfig+0x4ec>)
 8004b1a:	2200      	movs	r2, #0
 8004b1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b1e:	f7fe f975 	bl	8002e0c <HAL_GetTick>
 8004b22:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b24:	e008      	b.n	8004b38 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004b26:	f7fe f971 	bl	8002e0c <HAL_GetTick>
 8004b2a:	4602      	mov	r2, r0
 8004b2c:	693b      	ldr	r3, [r7, #16]
 8004b2e:	1ad3      	subs	r3, r2, r3
 8004b30:	2b02      	cmp	r3, #2
 8004b32:	d901      	bls.n	8004b38 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8004b34:	2303      	movs	r3, #3
 8004b36:	e081      	b.n	8004c3c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b38:	4b43      	ldr	r3, [pc, #268]	; (8004c48 <HAL_RCC_OscConfig+0x4e8>)
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d1f0      	bne.n	8004b26 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	69da      	ldr	r2, [r3, #28]
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	6a1b      	ldr	r3, [r3, #32]
 8004b4c:	431a      	orrs	r2, r3
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b52:	019b      	lsls	r3, r3, #6
 8004b54:	431a      	orrs	r2, r3
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b5a:	085b      	lsrs	r3, r3, #1
 8004b5c:	3b01      	subs	r3, #1
 8004b5e:	041b      	lsls	r3, r3, #16
 8004b60:	431a      	orrs	r2, r3
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b66:	061b      	lsls	r3, r3, #24
 8004b68:	4937      	ldr	r1, [pc, #220]	; (8004c48 <HAL_RCC_OscConfig+0x4e8>)
 8004b6a:	4313      	orrs	r3, r2
 8004b6c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004b6e:	4b37      	ldr	r3, [pc, #220]	; (8004c4c <HAL_RCC_OscConfig+0x4ec>)
 8004b70:	2201      	movs	r2, #1
 8004b72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b74:	f7fe f94a 	bl	8002e0c <HAL_GetTick>
 8004b78:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b7a:	e008      	b.n	8004b8e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004b7c:	f7fe f946 	bl	8002e0c <HAL_GetTick>
 8004b80:	4602      	mov	r2, r0
 8004b82:	693b      	ldr	r3, [r7, #16]
 8004b84:	1ad3      	subs	r3, r2, r3
 8004b86:	2b02      	cmp	r3, #2
 8004b88:	d901      	bls.n	8004b8e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8004b8a:	2303      	movs	r3, #3
 8004b8c:	e056      	b.n	8004c3c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b8e:	4b2e      	ldr	r3, [pc, #184]	; (8004c48 <HAL_RCC_OscConfig+0x4e8>)
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d0f0      	beq.n	8004b7c <HAL_RCC_OscConfig+0x41c>
 8004b9a:	e04e      	b.n	8004c3a <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004b9c:	4b2b      	ldr	r3, [pc, #172]	; (8004c4c <HAL_RCC_OscConfig+0x4ec>)
 8004b9e:	2200      	movs	r2, #0
 8004ba0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ba2:	f7fe f933 	bl	8002e0c <HAL_GetTick>
 8004ba6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004ba8:	e008      	b.n	8004bbc <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004baa:	f7fe f92f 	bl	8002e0c <HAL_GetTick>
 8004bae:	4602      	mov	r2, r0
 8004bb0:	693b      	ldr	r3, [r7, #16]
 8004bb2:	1ad3      	subs	r3, r2, r3
 8004bb4:	2b02      	cmp	r3, #2
 8004bb6:	d901      	bls.n	8004bbc <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8004bb8:	2303      	movs	r3, #3
 8004bba:	e03f      	b.n	8004c3c <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004bbc:	4b22      	ldr	r3, [pc, #136]	; (8004c48 <HAL_RCC_OscConfig+0x4e8>)
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d1f0      	bne.n	8004baa <HAL_RCC_OscConfig+0x44a>
 8004bc8:	e037      	b.n	8004c3a <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	699b      	ldr	r3, [r3, #24]
 8004bce:	2b01      	cmp	r3, #1
 8004bd0:	d101      	bne.n	8004bd6 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8004bd2:	2301      	movs	r3, #1
 8004bd4:	e032      	b.n	8004c3c <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004bd6:	4b1c      	ldr	r3, [pc, #112]	; (8004c48 <HAL_RCC_OscConfig+0x4e8>)
 8004bd8:	685b      	ldr	r3, [r3, #4]
 8004bda:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	699b      	ldr	r3, [r3, #24]
 8004be0:	2b01      	cmp	r3, #1
 8004be2:	d028      	beq.n	8004c36 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004bee:	429a      	cmp	r2, r3
 8004bf0:	d121      	bne.n	8004c36 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004bfc:	429a      	cmp	r2, r3
 8004bfe:	d11a      	bne.n	8004c36 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004c00:	68fa      	ldr	r2, [r7, #12]
 8004c02:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004c06:	4013      	ands	r3, r2
 8004c08:	687a      	ldr	r2, [r7, #4]
 8004c0a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004c0c:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004c0e:	4293      	cmp	r3, r2
 8004c10:	d111      	bne.n	8004c36 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c1c:	085b      	lsrs	r3, r3, #1
 8004c1e:	3b01      	subs	r3, #1
 8004c20:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004c22:	429a      	cmp	r2, r3
 8004c24:	d107      	bne.n	8004c36 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c30:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004c32:	429a      	cmp	r2, r3
 8004c34:	d001      	beq.n	8004c3a <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8004c36:	2301      	movs	r3, #1
 8004c38:	e000      	b.n	8004c3c <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8004c3a:	2300      	movs	r3, #0
}
 8004c3c:	4618      	mov	r0, r3
 8004c3e:	3718      	adds	r7, #24
 8004c40:	46bd      	mov	sp, r7
 8004c42:	bd80      	pop	{r7, pc}
 8004c44:	40007000 	.word	0x40007000
 8004c48:	40023800 	.word	0x40023800
 8004c4c:	42470060 	.word	0x42470060

08004c50 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004c50:	b580      	push	{r7, lr}
 8004c52:	b084      	sub	sp, #16
 8004c54:	af00      	add	r7, sp, #0
 8004c56:	6078      	str	r0, [r7, #4]
 8004c58:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d101      	bne.n	8004c64 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004c60:	2301      	movs	r3, #1
 8004c62:	e0cc      	b.n	8004dfe <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004c64:	4b68      	ldr	r3, [pc, #416]	; (8004e08 <HAL_RCC_ClockConfig+0x1b8>)
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	f003 0307 	and.w	r3, r3, #7
 8004c6c:	683a      	ldr	r2, [r7, #0]
 8004c6e:	429a      	cmp	r2, r3
 8004c70:	d90c      	bls.n	8004c8c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c72:	4b65      	ldr	r3, [pc, #404]	; (8004e08 <HAL_RCC_ClockConfig+0x1b8>)
 8004c74:	683a      	ldr	r2, [r7, #0]
 8004c76:	b2d2      	uxtb	r2, r2
 8004c78:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c7a:	4b63      	ldr	r3, [pc, #396]	; (8004e08 <HAL_RCC_ClockConfig+0x1b8>)
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	f003 0307 	and.w	r3, r3, #7
 8004c82:	683a      	ldr	r2, [r7, #0]
 8004c84:	429a      	cmp	r2, r3
 8004c86:	d001      	beq.n	8004c8c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004c88:	2301      	movs	r3, #1
 8004c8a:	e0b8      	b.n	8004dfe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	f003 0302 	and.w	r3, r3, #2
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d020      	beq.n	8004cda <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	f003 0304 	and.w	r3, r3, #4
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d005      	beq.n	8004cb0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004ca4:	4b59      	ldr	r3, [pc, #356]	; (8004e0c <HAL_RCC_ClockConfig+0x1bc>)
 8004ca6:	689b      	ldr	r3, [r3, #8]
 8004ca8:	4a58      	ldr	r2, [pc, #352]	; (8004e0c <HAL_RCC_ClockConfig+0x1bc>)
 8004caa:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004cae:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	f003 0308 	and.w	r3, r3, #8
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d005      	beq.n	8004cc8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004cbc:	4b53      	ldr	r3, [pc, #332]	; (8004e0c <HAL_RCC_ClockConfig+0x1bc>)
 8004cbe:	689b      	ldr	r3, [r3, #8]
 8004cc0:	4a52      	ldr	r2, [pc, #328]	; (8004e0c <HAL_RCC_ClockConfig+0x1bc>)
 8004cc2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004cc6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004cc8:	4b50      	ldr	r3, [pc, #320]	; (8004e0c <HAL_RCC_ClockConfig+0x1bc>)
 8004cca:	689b      	ldr	r3, [r3, #8]
 8004ccc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	689b      	ldr	r3, [r3, #8]
 8004cd4:	494d      	ldr	r1, [pc, #308]	; (8004e0c <HAL_RCC_ClockConfig+0x1bc>)
 8004cd6:	4313      	orrs	r3, r2
 8004cd8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	f003 0301 	and.w	r3, r3, #1
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d044      	beq.n	8004d70 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	685b      	ldr	r3, [r3, #4]
 8004cea:	2b01      	cmp	r3, #1
 8004cec:	d107      	bne.n	8004cfe <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004cee:	4b47      	ldr	r3, [pc, #284]	; (8004e0c <HAL_RCC_ClockConfig+0x1bc>)
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d119      	bne.n	8004d2e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004cfa:	2301      	movs	r3, #1
 8004cfc:	e07f      	b.n	8004dfe <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	685b      	ldr	r3, [r3, #4]
 8004d02:	2b02      	cmp	r3, #2
 8004d04:	d003      	beq.n	8004d0e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004d0a:	2b03      	cmp	r3, #3
 8004d0c:	d107      	bne.n	8004d1e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004d0e:	4b3f      	ldr	r3, [pc, #252]	; (8004e0c <HAL_RCC_ClockConfig+0x1bc>)
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d109      	bne.n	8004d2e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d1a:	2301      	movs	r3, #1
 8004d1c:	e06f      	b.n	8004dfe <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d1e:	4b3b      	ldr	r3, [pc, #236]	; (8004e0c <HAL_RCC_ClockConfig+0x1bc>)
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	f003 0302 	and.w	r3, r3, #2
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d101      	bne.n	8004d2e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d2a:	2301      	movs	r3, #1
 8004d2c:	e067      	b.n	8004dfe <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004d2e:	4b37      	ldr	r3, [pc, #220]	; (8004e0c <HAL_RCC_ClockConfig+0x1bc>)
 8004d30:	689b      	ldr	r3, [r3, #8]
 8004d32:	f023 0203 	bic.w	r2, r3, #3
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	685b      	ldr	r3, [r3, #4]
 8004d3a:	4934      	ldr	r1, [pc, #208]	; (8004e0c <HAL_RCC_ClockConfig+0x1bc>)
 8004d3c:	4313      	orrs	r3, r2
 8004d3e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004d40:	f7fe f864 	bl	8002e0c <HAL_GetTick>
 8004d44:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d46:	e00a      	b.n	8004d5e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004d48:	f7fe f860 	bl	8002e0c <HAL_GetTick>
 8004d4c:	4602      	mov	r2, r0
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	1ad3      	subs	r3, r2, r3
 8004d52:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d56:	4293      	cmp	r3, r2
 8004d58:	d901      	bls.n	8004d5e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004d5a:	2303      	movs	r3, #3
 8004d5c:	e04f      	b.n	8004dfe <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d5e:	4b2b      	ldr	r3, [pc, #172]	; (8004e0c <HAL_RCC_ClockConfig+0x1bc>)
 8004d60:	689b      	ldr	r3, [r3, #8]
 8004d62:	f003 020c 	and.w	r2, r3, #12
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	685b      	ldr	r3, [r3, #4]
 8004d6a:	009b      	lsls	r3, r3, #2
 8004d6c:	429a      	cmp	r2, r3
 8004d6e:	d1eb      	bne.n	8004d48 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004d70:	4b25      	ldr	r3, [pc, #148]	; (8004e08 <HAL_RCC_ClockConfig+0x1b8>)
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	f003 0307 	and.w	r3, r3, #7
 8004d78:	683a      	ldr	r2, [r7, #0]
 8004d7a:	429a      	cmp	r2, r3
 8004d7c:	d20c      	bcs.n	8004d98 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d7e:	4b22      	ldr	r3, [pc, #136]	; (8004e08 <HAL_RCC_ClockConfig+0x1b8>)
 8004d80:	683a      	ldr	r2, [r7, #0]
 8004d82:	b2d2      	uxtb	r2, r2
 8004d84:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d86:	4b20      	ldr	r3, [pc, #128]	; (8004e08 <HAL_RCC_ClockConfig+0x1b8>)
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	f003 0307 	and.w	r3, r3, #7
 8004d8e:	683a      	ldr	r2, [r7, #0]
 8004d90:	429a      	cmp	r2, r3
 8004d92:	d001      	beq.n	8004d98 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004d94:	2301      	movs	r3, #1
 8004d96:	e032      	b.n	8004dfe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	f003 0304 	and.w	r3, r3, #4
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d008      	beq.n	8004db6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004da4:	4b19      	ldr	r3, [pc, #100]	; (8004e0c <HAL_RCC_ClockConfig+0x1bc>)
 8004da6:	689b      	ldr	r3, [r3, #8]
 8004da8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	68db      	ldr	r3, [r3, #12]
 8004db0:	4916      	ldr	r1, [pc, #88]	; (8004e0c <HAL_RCC_ClockConfig+0x1bc>)
 8004db2:	4313      	orrs	r3, r2
 8004db4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	f003 0308 	and.w	r3, r3, #8
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d009      	beq.n	8004dd6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004dc2:	4b12      	ldr	r3, [pc, #72]	; (8004e0c <HAL_RCC_ClockConfig+0x1bc>)
 8004dc4:	689b      	ldr	r3, [r3, #8]
 8004dc6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	691b      	ldr	r3, [r3, #16]
 8004dce:	00db      	lsls	r3, r3, #3
 8004dd0:	490e      	ldr	r1, [pc, #56]	; (8004e0c <HAL_RCC_ClockConfig+0x1bc>)
 8004dd2:	4313      	orrs	r3, r2
 8004dd4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004dd6:	f000 f821 	bl	8004e1c <HAL_RCC_GetSysClockFreq>
 8004dda:	4602      	mov	r2, r0
 8004ddc:	4b0b      	ldr	r3, [pc, #44]	; (8004e0c <HAL_RCC_ClockConfig+0x1bc>)
 8004dde:	689b      	ldr	r3, [r3, #8]
 8004de0:	091b      	lsrs	r3, r3, #4
 8004de2:	f003 030f 	and.w	r3, r3, #15
 8004de6:	490a      	ldr	r1, [pc, #40]	; (8004e10 <HAL_RCC_ClockConfig+0x1c0>)
 8004de8:	5ccb      	ldrb	r3, [r1, r3]
 8004dea:	fa22 f303 	lsr.w	r3, r2, r3
 8004dee:	4a09      	ldr	r2, [pc, #36]	; (8004e14 <HAL_RCC_ClockConfig+0x1c4>)
 8004df0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004df2:	4b09      	ldr	r3, [pc, #36]	; (8004e18 <HAL_RCC_ClockConfig+0x1c8>)
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	4618      	mov	r0, r3
 8004df8:	f7fd ffc4 	bl	8002d84 <HAL_InitTick>

  return HAL_OK;
 8004dfc:	2300      	movs	r3, #0
}
 8004dfe:	4618      	mov	r0, r3
 8004e00:	3710      	adds	r7, #16
 8004e02:	46bd      	mov	sp, r7
 8004e04:	bd80      	pop	{r7, pc}
 8004e06:	bf00      	nop
 8004e08:	40023c00 	.word	0x40023c00
 8004e0c:	40023800 	.word	0x40023800
 8004e10:	0800989c 	.word	0x0800989c
 8004e14:	20000000 	.word	0x20000000
 8004e18:	20000004 	.word	0x20000004

08004e1c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004e1c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8004e20:	b084      	sub	sp, #16
 8004e22:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004e24:	2300      	movs	r3, #0
 8004e26:	607b      	str	r3, [r7, #4]
 8004e28:	2300      	movs	r3, #0
 8004e2a:	60fb      	str	r3, [r7, #12]
 8004e2c:	2300      	movs	r3, #0
 8004e2e:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8004e30:	2300      	movs	r3, #0
 8004e32:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004e34:	4b67      	ldr	r3, [pc, #412]	; (8004fd4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004e36:	689b      	ldr	r3, [r3, #8]
 8004e38:	f003 030c 	and.w	r3, r3, #12
 8004e3c:	2b08      	cmp	r3, #8
 8004e3e:	d00d      	beq.n	8004e5c <HAL_RCC_GetSysClockFreq+0x40>
 8004e40:	2b08      	cmp	r3, #8
 8004e42:	f200 80bd 	bhi.w	8004fc0 <HAL_RCC_GetSysClockFreq+0x1a4>
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d002      	beq.n	8004e50 <HAL_RCC_GetSysClockFreq+0x34>
 8004e4a:	2b04      	cmp	r3, #4
 8004e4c:	d003      	beq.n	8004e56 <HAL_RCC_GetSysClockFreq+0x3a>
 8004e4e:	e0b7      	b.n	8004fc0 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004e50:	4b61      	ldr	r3, [pc, #388]	; (8004fd8 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8004e52:	60bb      	str	r3, [r7, #8]
       break;
 8004e54:	e0b7      	b.n	8004fc6 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004e56:	4b61      	ldr	r3, [pc, #388]	; (8004fdc <HAL_RCC_GetSysClockFreq+0x1c0>)
 8004e58:	60bb      	str	r3, [r7, #8]
      break;
 8004e5a:	e0b4      	b.n	8004fc6 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004e5c:	4b5d      	ldr	r3, [pc, #372]	; (8004fd4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004e5e:	685b      	ldr	r3, [r3, #4]
 8004e60:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004e64:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004e66:	4b5b      	ldr	r3, [pc, #364]	; (8004fd4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004e68:	685b      	ldr	r3, [r3, #4]
 8004e6a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d04d      	beq.n	8004f0e <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004e72:	4b58      	ldr	r3, [pc, #352]	; (8004fd4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004e74:	685b      	ldr	r3, [r3, #4]
 8004e76:	099b      	lsrs	r3, r3, #6
 8004e78:	461a      	mov	r2, r3
 8004e7a:	f04f 0300 	mov.w	r3, #0
 8004e7e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004e82:	f04f 0100 	mov.w	r1, #0
 8004e86:	ea02 0800 	and.w	r8, r2, r0
 8004e8a:	ea03 0901 	and.w	r9, r3, r1
 8004e8e:	4640      	mov	r0, r8
 8004e90:	4649      	mov	r1, r9
 8004e92:	f04f 0200 	mov.w	r2, #0
 8004e96:	f04f 0300 	mov.w	r3, #0
 8004e9a:	014b      	lsls	r3, r1, #5
 8004e9c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004ea0:	0142      	lsls	r2, r0, #5
 8004ea2:	4610      	mov	r0, r2
 8004ea4:	4619      	mov	r1, r3
 8004ea6:	ebb0 0008 	subs.w	r0, r0, r8
 8004eaa:	eb61 0109 	sbc.w	r1, r1, r9
 8004eae:	f04f 0200 	mov.w	r2, #0
 8004eb2:	f04f 0300 	mov.w	r3, #0
 8004eb6:	018b      	lsls	r3, r1, #6
 8004eb8:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004ebc:	0182      	lsls	r2, r0, #6
 8004ebe:	1a12      	subs	r2, r2, r0
 8004ec0:	eb63 0301 	sbc.w	r3, r3, r1
 8004ec4:	f04f 0000 	mov.w	r0, #0
 8004ec8:	f04f 0100 	mov.w	r1, #0
 8004ecc:	00d9      	lsls	r1, r3, #3
 8004ece:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004ed2:	00d0      	lsls	r0, r2, #3
 8004ed4:	4602      	mov	r2, r0
 8004ed6:	460b      	mov	r3, r1
 8004ed8:	eb12 0208 	adds.w	r2, r2, r8
 8004edc:	eb43 0309 	adc.w	r3, r3, r9
 8004ee0:	f04f 0000 	mov.w	r0, #0
 8004ee4:	f04f 0100 	mov.w	r1, #0
 8004ee8:	0259      	lsls	r1, r3, #9
 8004eea:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8004eee:	0250      	lsls	r0, r2, #9
 8004ef0:	4602      	mov	r2, r0
 8004ef2:	460b      	mov	r3, r1
 8004ef4:	4610      	mov	r0, r2
 8004ef6:	4619      	mov	r1, r3
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	461a      	mov	r2, r3
 8004efc:	f04f 0300 	mov.w	r3, #0
 8004f00:	f7fb feca 	bl	8000c98 <__aeabi_uldivmod>
 8004f04:	4602      	mov	r2, r0
 8004f06:	460b      	mov	r3, r1
 8004f08:	4613      	mov	r3, r2
 8004f0a:	60fb      	str	r3, [r7, #12]
 8004f0c:	e04a      	b.n	8004fa4 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004f0e:	4b31      	ldr	r3, [pc, #196]	; (8004fd4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004f10:	685b      	ldr	r3, [r3, #4]
 8004f12:	099b      	lsrs	r3, r3, #6
 8004f14:	461a      	mov	r2, r3
 8004f16:	f04f 0300 	mov.w	r3, #0
 8004f1a:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004f1e:	f04f 0100 	mov.w	r1, #0
 8004f22:	ea02 0400 	and.w	r4, r2, r0
 8004f26:	ea03 0501 	and.w	r5, r3, r1
 8004f2a:	4620      	mov	r0, r4
 8004f2c:	4629      	mov	r1, r5
 8004f2e:	f04f 0200 	mov.w	r2, #0
 8004f32:	f04f 0300 	mov.w	r3, #0
 8004f36:	014b      	lsls	r3, r1, #5
 8004f38:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004f3c:	0142      	lsls	r2, r0, #5
 8004f3e:	4610      	mov	r0, r2
 8004f40:	4619      	mov	r1, r3
 8004f42:	1b00      	subs	r0, r0, r4
 8004f44:	eb61 0105 	sbc.w	r1, r1, r5
 8004f48:	f04f 0200 	mov.w	r2, #0
 8004f4c:	f04f 0300 	mov.w	r3, #0
 8004f50:	018b      	lsls	r3, r1, #6
 8004f52:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004f56:	0182      	lsls	r2, r0, #6
 8004f58:	1a12      	subs	r2, r2, r0
 8004f5a:	eb63 0301 	sbc.w	r3, r3, r1
 8004f5e:	f04f 0000 	mov.w	r0, #0
 8004f62:	f04f 0100 	mov.w	r1, #0
 8004f66:	00d9      	lsls	r1, r3, #3
 8004f68:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004f6c:	00d0      	lsls	r0, r2, #3
 8004f6e:	4602      	mov	r2, r0
 8004f70:	460b      	mov	r3, r1
 8004f72:	1912      	adds	r2, r2, r4
 8004f74:	eb45 0303 	adc.w	r3, r5, r3
 8004f78:	f04f 0000 	mov.w	r0, #0
 8004f7c:	f04f 0100 	mov.w	r1, #0
 8004f80:	0299      	lsls	r1, r3, #10
 8004f82:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8004f86:	0290      	lsls	r0, r2, #10
 8004f88:	4602      	mov	r2, r0
 8004f8a:	460b      	mov	r3, r1
 8004f8c:	4610      	mov	r0, r2
 8004f8e:	4619      	mov	r1, r3
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	461a      	mov	r2, r3
 8004f94:	f04f 0300 	mov.w	r3, #0
 8004f98:	f7fb fe7e 	bl	8000c98 <__aeabi_uldivmod>
 8004f9c:	4602      	mov	r2, r0
 8004f9e:	460b      	mov	r3, r1
 8004fa0:	4613      	mov	r3, r2
 8004fa2:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004fa4:	4b0b      	ldr	r3, [pc, #44]	; (8004fd4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004fa6:	685b      	ldr	r3, [r3, #4]
 8004fa8:	0c1b      	lsrs	r3, r3, #16
 8004faa:	f003 0303 	and.w	r3, r3, #3
 8004fae:	3301      	adds	r3, #1
 8004fb0:	005b      	lsls	r3, r3, #1
 8004fb2:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8004fb4:	68fa      	ldr	r2, [r7, #12]
 8004fb6:	683b      	ldr	r3, [r7, #0]
 8004fb8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fbc:	60bb      	str	r3, [r7, #8]
      break;
 8004fbe:	e002      	b.n	8004fc6 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004fc0:	4b05      	ldr	r3, [pc, #20]	; (8004fd8 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8004fc2:	60bb      	str	r3, [r7, #8]
      break;
 8004fc4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004fc6:	68bb      	ldr	r3, [r7, #8]
}
 8004fc8:	4618      	mov	r0, r3
 8004fca:	3710      	adds	r7, #16
 8004fcc:	46bd      	mov	sp, r7
 8004fce:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8004fd2:	bf00      	nop
 8004fd4:	40023800 	.word	0x40023800
 8004fd8:	00f42400 	.word	0x00f42400
 8004fdc:	007a1200 	.word	0x007a1200

08004fe0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004fe0:	b480      	push	{r7}
 8004fe2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004fe4:	4b03      	ldr	r3, [pc, #12]	; (8004ff4 <HAL_RCC_GetHCLKFreq+0x14>)
 8004fe6:	681b      	ldr	r3, [r3, #0]
}
 8004fe8:	4618      	mov	r0, r3
 8004fea:	46bd      	mov	sp, r7
 8004fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff0:	4770      	bx	lr
 8004ff2:	bf00      	nop
 8004ff4:	20000000 	.word	0x20000000

08004ff8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004ff8:	b580      	push	{r7, lr}
 8004ffa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004ffc:	f7ff fff0 	bl	8004fe0 <HAL_RCC_GetHCLKFreq>
 8005000:	4602      	mov	r2, r0
 8005002:	4b05      	ldr	r3, [pc, #20]	; (8005018 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005004:	689b      	ldr	r3, [r3, #8]
 8005006:	0a9b      	lsrs	r3, r3, #10
 8005008:	f003 0307 	and.w	r3, r3, #7
 800500c:	4903      	ldr	r1, [pc, #12]	; (800501c <HAL_RCC_GetPCLK1Freq+0x24>)
 800500e:	5ccb      	ldrb	r3, [r1, r3]
 8005010:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005014:	4618      	mov	r0, r3
 8005016:	bd80      	pop	{r7, pc}
 8005018:	40023800 	.word	0x40023800
 800501c:	080098ac 	.word	0x080098ac

08005020 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005020:	b580      	push	{r7, lr}
 8005022:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005024:	f7ff ffdc 	bl	8004fe0 <HAL_RCC_GetHCLKFreq>
 8005028:	4602      	mov	r2, r0
 800502a:	4b05      	ldr	r3, [pc, #20]	; (8005040 <HAL_RCC_GetPCLK2Freq+0x20>)
 800502c:	689b      	ldr	r3, [r3, #8]
 800502e:	0b5b      	lsrs	r3, r3, #13
 8005030:	f003 0307 	and.w	r3, r3, #7
 8005034:	4903      	ldr	r1, [pc, #12]	; (8005044 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005036:	5ccb      	ldrb	r3, [r1, r3]
 8005038:	fa22 f303 	lsr.w	r3, r2, r3
}
 800503c:	4618      	mov	r0, r3
 800503e:	bd80      	pop	{r7, pc}
 8005040:	40023800 	.word	0x40023800
 8005044:	080098ac 	.word	0x080098ac

08005048 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8005048:	b580      	push	{r7, lr}
 800504a:	b082      	sub	sp, #8
 800504c:	af00      	add	r7, sp, #0
 800504e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	2b00      	cmp	r3, #0
 8005054:	d101      	bne.n	800505a <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8005056:	2301      	movs	r3, #1
 8005058:	e041      	b.n	80050de <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005060:	b2db      	uxtb	r3, r3
 8005062:	2b00      	cmp	r3, #0
 8005064:	d106      	bne.n	8005074 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	2200      	movs	r2, #0
 800506a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800506e:	6878      	ldr	r0, [r7, #4]
 8005070:	f7fd fd34 	bl	8002adc <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	2202      	movs	r2, #2
 8005078:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681a      	ldr	r2, [r3, #0]
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	3304      	adds	r3, #4
 8005084:	4619      	mov	r1, r3
 8005086:	4610      	mov	r0, r2
 8005088:	f000 fb4e 	bl	8005728 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	2201      	movs	r2, #1
 8005090:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	2201      	movs	r2, #1
 8005098:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	2201      	movs	r2, #1
 80050a0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	2201      	movs	r2, #1
 80050a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	2201      	movs	r2, #1
 80050b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	2201      	movs	r2, #1
 80050b8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	2201      	movs	r2, #1
 80050c0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	2201      	movs	r2, #1
 80050c8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	2201      	movs	r2, #1
 80050d0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	2201      	movs	r2, #1
 80050d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80050dc:	2300      	movs	r3, #0
}
 80050de:	4618      	mov	r0, r3
 80050e0:	3708      	adds	r7, #8
 80050e2:	46bd      	mov	sp, r7
 80050e4:	bd80      	pop	{r7, pc}
	...

080050e8 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80050e8:	b580      	push	{r7, lr}
 80050ea:	b084      	sub	sp, #16
 80050ec:	af00      	add	r7, sp, #0
 80050ee:	6078      	str	r0, [r7, #4]
 80050f0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80050f2:	2300      	movs	r3, #0
 80050f4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80050f6:	683b      	ldr	r3, [r7, #0]
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d104      	bne.n	8005106 <HAL_TIM_IC_Start_IT+0x1e>
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005102:	b2db      	uxtb	r3, r3
 8005104:	e013      	b.n	800512e <HAL_TIM_IC_Start_IT+0x46>
 8005106:	683b      	ldr	r3, [r7, #0]
 8005108:	2b04      	cmp	r3, #4
 800510a:	d104      	bne.n	8005116 <HAL_TIM_IC_Start_IT+0x2e>
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005112:	b2db      	uxtb	r3, r3
 8005114:	e00b      	b.n	800512e <HAL_TIM_IC_Start_IT+0x46>
 8005116:	683b      	ldr	r3, [r7, #0]
 8005118:	2b08      	cmp	r3, #8
 800511a:	d104      	bne.n	8005126 <HAL_TIM_IC_Start_IT+0x3e>
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005122:	b2db      	uxtb	r3, r3
 8005124:	e003      	b.n	800512e <HAL_TIM_IC_Start_IT+0x46>
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800512c:	b2db      	uxtb	r3, r3
 800512e:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8005130:	683b      	ldr	r3, [r7, #0]
 8005132:	2b00      	cmp	r3, #0
 8005134:	d104      	bne.n	8005140 <HAL_TIM_IC_Start_IT+0x58>
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800513c:	b2db      	uxtb	r3, r3
 800513e:	e013      	b.n	8005168 <HAL_TIM_IC_Start_IT+0x80>
 8005140:	683b      	ldr	r3, [r7, #0]
 8005142:	2b04      	cmp	r3, #4
 8005144:	d104      	bne.n	8005150 <HAL_TIM_IC_Start_IT+0x68>
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800514c:	b2db      	uxtb	r3, r3
 800514e:	e00b      	b.n	8005168 <HAL_TIM_IC_Start_IT+0x80>
 8005150:	683b      	ldr	r3, [r7, #0]
 8005152:	2b08      	cmp	r3, #8
 8005154:	d104      	bne.n	8005160 <HAL_TIM_IC_Start_IT+0x78>
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800515c:	b2db      	uxtb	r3, r3
 800515e:	e003      	b.n	8005168 <HAL_TIM_IC_Start_IT+0x80>
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005166:	b2db      	uxtb	r3, r3
 8005168:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800516a:	7bbb      	ldrb	r3, [r7, #14]
 800516c:	2b01      	cmp	r3, #1
 800516e:	d102      	bne.n	8005176 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8005170:	7b7b      	ldrb	r3, [r7, #13]
 8005172:	2b01      	cmp	r3, #1
 8005174:	d001      	beq.n	800517a <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8005176:	2301      	movs	r3, #1
 8005178:	e0c2      	b.n	8005300 <HAL_TIM_IC_Start_IT+0x218>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800517a:	683b      	ldr	r3, [r7, #0]
 800517c:	2b00      	cmp	r3, #0
 800517e:	d104      	bne.n	800518a <HAL_TIM_IC_Start_IT+0xa2>
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	2202      	movs	r2, #2
 8005184:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005188:	e013      	b.n	80051b2 <HAL_TIM_IC_Start_IT+0xca>
 800518a:	683b      	ldr	r3, [r7, #0]
 800518c:	2b04      	cmp	r3, #4
 800518e:	d104      	bne.n	800519a <HAL_TIM_IC_Start_IT+0xb2>
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	2202      	movs	r2, #2
 8005194:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005198:	e00b      	b.n	80051b2 <HAL_TIM_IC_Start_IT+0xca>
 800519a:	683b      	ldr	r3, [r7, #0]
 800519c:	2b08      	cmp	r3, #8
 800519e:	d104      	bne.n	80051aa <HAL_TIM_IC_Start_IT+0xc2>
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	2202      	movs	r2, #2
 80051a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80051a8:	e003      	b.n	80051b2 <HAL_TIM_IC_Start_IT+0xca>
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	2202      	movs	r2, #2
 80051ae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80051b2:	683b      	ldr	r3, [r7, #0]
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d104      	bne.n	80051c2 <HAL_TIM_IC_Start_IT+0xda>
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	2202      	movs	r2, #2
 80051bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80051c0:	e013      	b.n	80051ea <HAL_TIM_IC_Start_IT+0x102>
 80051c2:	683b      	ldr	r3, [r7, #0]
 80051c4:	2b04      	cmp	r3, #4
 80051c6:	d104      	bne.n	80051d2 <HAL_TIM_IC_Start_IT+0xea>
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	2202      	movs	r2, #2
 80051cc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80051d0:	e00b      	b.n	80051ea <HAL_TIM_IC_Start_IT+0x102>
 80051d2:	683b      	ldr	r3, [r7, #0]
 80051d4:	2b08      	cmp	r3, #8
 80051d6:	d104      	bne.n	80051e2 <HAL_TIM_IC_Start_IT+0xfa>
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	2202      	movs	r2, #2
 80051dc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80051e0:	e003      	b.n	80051ea <HAL_TIM_IC_Start_IT+0x102>
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	2202      	movs	r2, #2
 80051e6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80051ea:	683b      	ldr	r3, [r7, #0]
 80051ec:	2b0c      	cmp	r3, #12
 80051ee:	d841      	bhi.n	8005274 <HAL_TIM_IC_Start_IT+0x18c>
 80051f0:	a201      	add	r2, pc, #4	; (adr r2, 80051f8 <HAL_TIM_IC_Start_IT+0x110>)
 80051f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051f6:	bf00      	nop
 80051f8:	0800522d 	.word	0x0800522d
 80051fc:	08005275 	.word	0x08005275
 8005200:	08005275 	.word	0x08005275
 8005204:	08005275 	.word	0x08005275
 8005208:	0800523f 	.word	0x0800523f
 800520c:	08005275 	.word	0x08005275
 8005210:	08005275 	.word	0x08005275
 8005214:	08005275 	.word	0x08005275
 8005218:	08005251 	.word	0x08005251
 800521c:	08005275 	.word	0x08005275
 8005220:	08005275 	.word	0x08005275
 8005224:	08005275 	.word	0x08005275
 8005228:	08005263 	.word	0x08005263
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	68da      	ldr	r2, [r3, #12]
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	f042 0202 	orr.w	r2, r2, #2
 800523a:	60da      	str	r2, [r3, #12]
      break;
 800523c:	e01d      	b.n	800527a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	68da      	ldr	r2, [r3, #12]
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	f042 0204 	orr.w	r2, r2, #4
 800524c:	60da      	str	r2, [r3, #12]
      break;
 800524e:	e014      	b.n	800527a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	68da      	ldr	r2, [r3, #12]
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	f042 0208 	orr.w	r2, r2, #8
 800525e:	60da      	str	r2, [r3, #12]
      break;
 8005260:	e00b      	b.n	800527a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	68da      	ldr	r2, [r3, #12]
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	f042 0210 	orr.w	r2, r2, #16
 8005270:	60da      	str	r2, [r3, #12]
      break;
 8005272:	e002      	b.n	800527a <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8005274:	2301      	movs	r3, #1
 8005276:	73fb      	strb	r3, [r7, #15]
      break;
 8005278:	bf00      	nop
  }

  if (status == HAL_OK)
 800527a:	7bfb      	ldrb	r3, [r7, #15]
 800527c:	2b00      	cmp	r3, #0
 800527e:	d13e      	bne.n	80052fe <HAL_TIM_IC_Start_IT+0x216>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	2201      	movs	r2, #1
 8005286:	6839      	ldr	r1, [r7, #0]
 8005288:	4618      	mov	r0, r3
 800528a:	f000 fbeb 	bl	8005a64 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	4a1d      	ldr	r2, [pc, #116]	; (8005308 <HAL_TIM_IC_Start_IT+0x220>)
 8005294:	4293      	cmp	r3, r2
 8005296:	d018      	beq.n	80052ca <HAL_TIM_IC_Start_IT+0x1e2>
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80052a0:	d013      	beq.n	80052ca <HAL_TIM_IC_Start_IT+0x1e2>
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	4a19      	ldr	r2, [pc, #100]	; (800530c <HAL_TIM_IC_Start_IT+0x224>)
 80052a8:	4293      	cmp	r3, r2
 80052aa:	d00e      	beq.n	80052ca <HAL_TIM_IC_Start_IT+0x1e2>
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	4a17      	ldr	r2, [pc, #92]	; (8005310 <HAL_TIM_IC_Start_IT+0x228>)
 80052b2:	4293      	cmp	r3, r2
 80052b4:	d009      	beq.n	80052ca <HAL_TIM_IC_Start_IT+0x1e2>
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	4a16      	ldr	r2, [pc, #88]	; (8005314 <HAL_TIM_IC_Start_IT+0x22c>)
 80052bc:	4293      	cmp	r3, r2
 80052be:	d004      	beq.n	80052ca <HAL_TIM_IC_Start_IT+0x1e2>
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	4a14      	ldr	r2, [pc, #80]	; (8005318 <HAL_TIM_IC_Start_IT+0x230>)
 80052c6:	4293      	cmp	r3, r2
 80052c8:	d111      	bne.n	80052ee <HAL_TIM_IC_Start_IT+0x206>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	689b      	ldr	r3, [r3, #8]
 80052d0:	f003 0307 	and.w	r3, r3, #7
 80052d4:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80052d6:	68bb      	ldr	r3, [r7, #8]
 80052d8:	2b06      	cmp	r3, #6
 80052da:	d010      	beq.n	80052fe <HAL_TIM_IC_Start_IT+0x216>
      {
        __HAL_TIM_ENABLE(htim);
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	681a      	ldr	r2, [r3, #0]
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	f042 0201 	orr.w	r2, r2, #1
 80052ea:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80052ec:	e007      	b.n	80052fe <HAL_TIM_IC_Start_IT+0x216>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	681a      	ldr	r2, [r3, #0]
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	f042 0201 	orr.w	r2, r2, #1
 80052fc:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 80052fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8005300:	4618      	mov	r0, r3
 8005302:	3710      	adds	r7, #16
 8005304:	46bd      	mov	sp, r7
 8005306:	bd80      	pop	{r7, pc}
 8005308:	40010000 	.word	0x40010000
 800530c:	40000400 	.word	0x40000400
 8005310:	40000800 	.word	0x40000800
 8005314:	40000c00 	.word	0x40000c00
 8005318:	40014000 	.word	0x40014000

0800531c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800531c:	b580      	push	{r7, lr}
 800531e:	b082      	sub	sp, #8
 8005320:	af00      	add	r7, sp, #0
 8005322:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	691b      	ldr	r3, [r3, #16]
 800532a:	f003 0302 	and.w	r3, r3, #2
 800532e:	2b02      	cmp	r3, #2
 8005330:	d122      	bne.n	8005378 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	68db      	ldr	r3, [r3, #12]
 8005338:	f003 0302 	and.w	r3, r3, #2
 800533c:	2b02      	cmp	r3, #2
 800533e:	d11b      	bne.n	8005378 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	f06f 0202 	mvn.w	r2, #2
 8005348:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	2201      	movs	r2, #1
 800534e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	699b      	ldr	r3, [r3, #24]
 8005356:	f003 0303 	and.w	r3, r3, #3
 800535a:	2b00      	cmp	r3, #0
 800535c:	d003      	beq.n	8005366 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800535e:	6878      	ldr	r0, [r7, #4]
 8005360:	f7fb ff7c 	bl	800125c <HAL_TIM_IC_CaptureCallback>
 8005364:	e005      	b.n	8005372 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005366:	6878      	ldr	r0, [r7, #4]
 8005368:	f000 f9c0 	bl	80056ec <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800536c:	6878      	ldr	r0, [r7, #4]
 800536e:	f000 f9c7 	bl	8005700 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	2200      	movs	r2, #0
 8005376:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	691b      	ldr	r3, [r3, #16]
 800537e:	f003 0304 	and.w	r3, r3, #4
 8005382:	2b04      	cmp	r3, #4
 8005384:	d122      	bne.n	80053cc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	68db      	ldr	r3, [r3, #12]
 800538c:	f003 0304 	and.w	r3, r3, #4
 8005390:	2b04      	cmp	r3, #4
 8005392:	d11b      	bne.n	80053cc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	f06f 0204 	mvn.w	r2, #4
 800539c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	2202      	movs	r2, #2
 80053a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	699b      	ldr	r3, [r3, #24]
 80053aa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d003      	beq.n	80053ba <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80053b2:	6878      	ldr	r0, [r7, #4]
 80053b4:	f7fb ff52 	bl	800125c <HAL_TIM_IC_CaptureCallback>
 80053b8:	e005      	b.n	80053c6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80053ba:	6878      	ldr	r0, [r7, #4]
 80053bc:	f000 f996 	bl	80056ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80053c0:	6878      	ldr	r0, [r7, #4]
 80053c2:	f000 f99d 	bl	8005700 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	2200      	movs	r2, #0
 80053ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	691b      	ldr	r3, [r3, #16]
 80053d2:	f003 0308 	and.w	r3, r3, #8
 80053d6:	2b08      	cmp	r3, #8
 80053d8:	d122      	bne.n	8005420 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	68db      	ldr	r3, [r3, #12]
 80053e0:	f003 0308 	and.w	r3, r3, #8
 80053e4:	2b08      	cmp	r3, #8
 80053e6:	d11b      	bne.n	8005420 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	f06f 0208 	mvn.w	r2, #8
 80053f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	2204      	movs	r2, #4
 80053f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	69db      	ldr	r3, [r3, #28]
 80053fe:	f003 0303 	and.w	r3, r3, #3
 8005402:	2b00      	cmp	r3, #0
 8005404:	d003      	beq.n	800540e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005406:	6878      	ldr	r0, [r7, #4]
 8005408:	f7fb ff28 	bl	800125c <HAL_TIM_IC_CaptureCallback>
 800540c:	e005      	b.n	800541a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800540e:	6878      	ldr	r0, [r7, #4]
 8005410:	f000 f96c 	bl	80056ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005414:	6878      	ldr	r0, [r7, #4]
 8005416:	f000 f973 	bl	8005700 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	2200      	movs	r2, #0
 800541e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	691b      	ldr	r3, [r3, #16]
 8005426:	f003 0310 	and.w	r3, r3, #16
 800542a:	2b10      	cmp	r3, #16
 800542c:	d122      	bne.n	8005474 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	68db      	ldr	r3, [r3, #12]
 8005434:	f003 0310 	and.w	r3, r3, #16
 8005438:	2b10      	cmp	r3, #16
 800543a:	d11b      	bne.n	8005474 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	f06f 0210 	mvn.w	r2, #16
 8005444:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	2208      	movs	r2, #8
 800544a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	69db      	ldr	r3, [r3, #28]
 8005452:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005456:	2b00      	cmp	r3, #0
 8005458:	d003      	beq.n	8005462 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800545a:	6878      	ldr	r0, [r7, #4]
 800545c:	f7fb fefe 	bl	800125c <HAL_TIM_IC_CaptureCallback>
 8005460:	e005      	b.n	800546e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005462:	6878      	ldr	r0, [r7, #4]
 8005464:	f000 f942 	bl	80056ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005468:	6878      	ldr	r0, [r7, #4]
 800546a:	f000 f949 	bl	8005700 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	2200      	movs	r2, #0
 8005472:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	691b      	ldr	r3, [r3, #16]
 800547a:	f003 0301 	and.w	r3, r3, #1
 800547e:	2b01      	cmp	r3, #1
 8005480:	d10e      	bne.n	80054a0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	68db      	ldr	r3, [r3, #12]
 8005488:	f003 0301 	and.w	r3, r3, #1
 800548c:	2b01      	cmp	r3, #1
 800548e:	d107      	bne.n	80054a0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	f06f 0201 	mvn.w	r2, #1
 8005498:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800549a:	6878      	ldr	r0, [r7, #4]
 800549c:	f7fc fb08 	bl	8001ab0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	691b      	ldr	r3, [r3, #16]
 80054a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80054aa:	2b80      	cmp	r3, #128	; 0x80
 80054ac:	d10e      	bne.n	80054cc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	68db      	ldr	r3, [r3, #12]
 80054b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80054b8:	2b80      	cmp	r3, #128	; 0x80
 80054ba:	d107      	bne.n	80054cc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80054c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80054c6:	6878      	ldr	r0, [r7, #4]
 80054c8:	f000 fb6a 	bl	8005ba0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	691b      	ldr	r3, [r3, #16]
 80054d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054d6:	2b40      	cmp	r3, #64	; 0x40
 80054d8:	d10e      	bne.n	80054f8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	68db      	ldr	r3, [r3, #12]
 80054e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054e4:	2b40      	cmp	r3, #64	; 0x40
 80054e6:	d107      	bne.n	80054f8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80054f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80054f2:	6878      	ldr	r0, [r7, #4]
 80054f4:	f000 f90e 	bl	8005714 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	691b      	ldr	r3, [r3, #16]
 80054fe:	f003 0320 	and.w	r3, r3, #32
 8005502:	2b20      	cmp	r3, #32
 8005504:	d10e      	bne.n	8005524 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	68db      	ldr	r3, [r3, #12]
 800550c:	f003 0320 	and.w	r3, r3, #32
 8005510:	2b20      	cmp	r3, #32
 8005512:	d107      	bne.n	8005524 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	f06f 0220 	mvn.w	r2, #32
 800551c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800551e:	6878      	ldr	r0, [r7, #4]
 8005520:	f000 fb34 	bl	8005b8c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005524:	bf00      	nop
 8005526:	3708      	adds	r7, #8
 8005528:	46bd      	mov	sp, r7
 800552a:	bd80      	pop	{r7, pc}

0800552c <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800552c:	b580      	push	{r7, lr}
 800552e:	b086      	sub	sp, #24
 8005530:	af00      	add	r7, sp, #0
 8005532:	60f8      	str	r0, [r7, #12]
 8005534:	60b9      	str	r1, [r7, #8]
 8005536:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005538:	2300      	movs	r3, #0
 800553a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005542:	2b01      	cmp	r3, #1
 8005544:	d101      	bne.n	800554a <HAL_TIM_IC_ConfigChannel+0x1e>
 8005546:	2302      	movs	r3, #2
 8005548:	e088      	b.n	800565c <HAL_TIM_IC_ConfigChannel+0x130>
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	2201      	movs	r2, #1
 800554e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	2b00      	cmp	r3, #0
 8005556:	d11b      	bne.n	8005590 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	6818      	ldr	r0, [r3, #0]
 800555c:	68bb      	ldr	r3, [r7, #8]
 800555e:	6819      	ldr	r1, [r3, #0]
 8005560:	68bb      	ldr	r3, [r7, #8]
 8005562:	685a      	ldr	r2, [r3, #4]
 8005564:	68bb      	ldr	r3, [r7, #8]
 8005566:	68db      	ldr	r3, [r3, #12]
 8005568:	f000 f95e 	bl	8005828 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	699a      	ldr	r2, [r3, #24]
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	f022 020c 	bic.w	r2, r2, #12
 800557a:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	6999      	ldr	r1, [r3, #24]
 8005582:	68bb      	ldr	r3, [r7, #8]
 8005584:	689a      	ldr	r2, [r3, #8]
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	430a      	orrs	r2, r1
 800558c:	619a      	str	r2, [r3, #24]
 800558e:	e060      	b.n	8005652 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	2b04      	cmp	r3, #4
 8005594:	d11c      	bne.n	80055d0 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	6818      	ldr	r0, [r3, #0]
 800559a:	68bb      	ldr	r3, [r7, #8]
 800559c:	6819      	ldr	r1, [r3, #0]
 800559e:	68bb      	ldr	r3, [r7, #8]
 80055a0:	685a      	ldr	r2, [r3, #4]
 80055a2:	68bb      	ldr	r3, [r7, #8]
 80055a4:	68db      	ldr	r3, [r3, #12]
 80055a6:	f000 f9a7 	bl	80058f8 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	699a      	ldr	r2, [r3, #24]
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80055b8:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	6999      	ldr	r1, [r3, #24]
 80055c0:	68bb      	ldr	r3, [r7, #8]
 80055c2:	689b      	ldr	r3, [r3, #8]
 80055c4:	021a      	lsls	r2, r3, #8
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	430a      	orrs	r2, r1
 80055cc:	619a      	str	r2, [r3, #24]
 80055ce:	e040      	b.n	8005652 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	2b08      	cmp	r3, #8
 80055d4:	d11b      	bne.n	800560e <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	6818      	ldr	r0, [r3, #0]
 80055da:	68bb      	ldr	r3, [r7, #8]
 80055dc:	6819      	ldr	r1, [r3, #0]
 80055de:	68bb      	ldr	r3, [r7, #8]
 80055e0:	685a      	ldr	r2, [r3, #4]
 80055e2:	68bb      	ldr	r3, [r7, #8]
 80055e4:	68db      	ldr	r3, [r3, #12]
 80055e6:	f000 f9c4 	bl	8005972 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	69da      	ldr	r2, [r3, #28]
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	f022 020c 	bic.w	r2, r2, #12
 80055f8:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	69d9      	ldr	r1, [r3, #28]
 8005600:	68bb      	ldr	r3, [r7, #8]
 8005602:	689a      	ldr	r2, [r3, #8]
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	430a      	orrs	r2, r1
 800560a:	61da      	str	r2, [r3, #28]
 800560c:	e021      	b.n	8005652 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	2b0c      	cmp	r3, #12
 8005612:	d11c      	bne.n	800564e <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	6818      	ldr	r0, [r3, #0]
 8005618:	68bb      	ldr	r3, [r7, #8]
 800561a:	6819      	ldr	r1, [r3, #0]
 800561c:	68bb      	ldr	r3, [r7, #8]
 800561e:	685a      	ldr	r2, [r3, #4]
 8005620:	68bb      	ldr	r3, [r7, #8]
 8005622:	68db      	ldr	r3, [r3, #12]
 8005624:	f000 f9e1 	bl	80059ea <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	69da      	ldr	r2, [r3, #28]
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8005636:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	69d9      	ldr	r1, [r3, #28]
 800563e:	68bb      	ldr	r3, [r7, #8]
 8005640:	689b      	ldr	r3, [r3, #8]
 8005642:	021a      	lsls	r2, r3, #8
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	430a      	orrs	r2, r1
 800564a:	61da      	str	r2, [r3, #28]
 800564c:	e001      	b.n	8005652 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800564e:	2301      	movs	r3, #1
 8005650:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	2200      	movs	r2, #0
 8005656:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800565a:	7dfb      	ldrb	r3, [r7, #23]
}
 800565c:	4618      	mov	r0, r3
 800565e:	3718      	adds	r7, #24
 8005660:	46bd      	mov	sp, r7
 8005662:	bd80      	pop	{r7, pc}

08005664 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005664:	b480      	push	{r7}
 8005666:	b085      	sub	sp, #20
 8005668:	af00      	add	r7, sp, #0
 800566a:	6078      	str	r0, [r7, #4]
 800566c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800566e:	2300      	movs	r3, #0
 8005670:	60fb      	str	r3, [r7, #12]
 8005672:	683b      	ldr	r3, [r7, #0]
 8005674:	2b0c      	cmp	r3, #12
 8005676:	d831      	bhi.n	80056dc <HAL_TIM_ReadCapturedValue+0x78>
 8005678:	a201      	add	r2, pc, #4	; (adr r2, 8005680 <HAL_TIM_ReadCapturedValue+0x1c>)
 800567a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800567e:	bf00      	nop
 8005680:	080056b5 	.word	0x080056b5
 8005684:	080056dd 	.word	0x080056dd
 8005688:	080056dd 	.word	0x080056dd
 800568c:	080056dd 	.word	0x080056dd
 8005690:	080056bf 	.word	0x080056bf
 8005694:	080056dd 	.word	0x080056dd
 8005698:	080056dd 	.word	0x080056dd
 800569c:	080056dd 	.word	0x080056dd
 80056a0:	080056c9 	.word	0x080056c9
 80056a4:	080056dd 	.word	0x080056dd
 80056a8:	080056dd 	.word	0x080056dd
 80056ac:	080056dd 	.word	0x080056dd
 80056b0:	080056d3 	.word	0x080056d3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80056ba:	60fb      	str	r3, [r7, #12]

      break;
 80056bc:	e00f      	b.n	80056de <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056c4:	60fb      	str	r3, [r7, #12]

      break;
 80056c6:	e00a      	b.n	80056de <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80056ce:	60fb      	str	r3, [r7, #12]

      break;
 80056d0:	e005      	b.n	80056de <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056d8:	60fb      	str	r3, [r7, #12]

      break;
 80056da:	e000      	b.n	80056de <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 80056dc:	bf00      	nop
  }

  return tmpreg;
 80056de:	68fb      	ldr	r3, [r7, #12]
}
 80056e0:	4618      	mov	r0, r3
 80056e2:	3714      	adds	r7, #20
 80056e4:	46bd      	mov	sp, r7
 80056e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ea:	4770      	bx	lr

080056ec <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80056ec:	b480      	push	{r7}
 80056ee:	b083      	sub	sp, #12
 80056f0:	af00      	add	r7, sp, #0
 80056f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80056f4:	bf00      	nop
 80056f6:	370c      	adds	r7, #12
 80056f8:	46bd      	mov	sp, r7
 80056fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056fe:	4770      	bx	lr

08005700 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005700:	b480      	push	{r7}
 8005702:	b083      	sub	sp, #12
 8005704:	af00      	add	r7, sp, #0
 8005706:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005708:	bf00      	nop
 800570a:	370c      	adds	r7, #12
 800570c:	46bd      	mov	sp, r7
 800570e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005712:	4770      	bx	lr

08005714 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005714:	b480      	push	{r7}
 8005716:	b083      	sub	sp, #12
 8005718:	af00      	add	r7, sp, #0
 800571a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800571c:	bf00      	nop
 800571e:	370c      	adds	r7, #12
 8005720:	46bd      	mov	sp, r7
 8005722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005726:	4770      	bx	lr

08005728 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005728:	b480      	push	{r7}
 800572a:	b085      	sub	sp, #20
 800572c:	af00      	add	r7, sp, #0
 800572e:	6078      	str	r0, [r7, #4]
 8005730:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	4a34      	ldr	r2, [pc, #208]	; (800580c <TIM_Base_SetConfig+0xe4>)
 800573c:	4293      	cmp	r3, r2
 800573e:	d00f      	beq.n	8005760 <TIM_Base_SetConfig+0x38>
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005746:	d00b      	beq.n	8005760 <TIM_Base_SetConfig+0x38>
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	4a31      	ldr	r2, [pc, #196]	; (8005810 <TIM_Base_SetConfig+0xe8>)
 800574c:	4293      	cmp	r3, r2
 800574e:	d007      	beq.n	8005760 <TIM_Base_SetConfig+0x38>
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	4a30      	ldr	r2, [pc, #192]	; (8005814 <TIM_Base_SetConfig+0xec>)
 8005754:	4293      	cmp	r3, r2
 8005756:	d003      	beq.n	8005760 <TIM_Base_SetConfig+0x38>
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	4a2f      	ldr	r2, [pc, #188]	; (8005818 <TIM_Base_SetConfig+0xf0>)
 800575c:	4293      	cmp	r3, r2
 800575e:	d108      	bne.n	8005772 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005766:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005768:	683b      	ldr	r3, [r7, #0]
 800576a:	685b      	ldr	r3, [r3, #4]
 800576c:	68fa      	ldr	r2, [r7, #12]
 800576e:	4313      	orrs	r3, r2
 8005770:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	4a25      	ldr	r2, [pc, #148]	; (800580c <TIM_Base_SetConfig+0xe4>)
 8005776:	4293      	cmp	r3, r2
 8005778:	d01b      	beq.n	80057b2 <TIM_Base_SetConfig+0x8a>
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005780:	d017      	beq.n	80057b2 <TIM_Base_SetConfig+0x8a>
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	4a22      	ldr	r2, [pc, #136]	; (8005810 <TIM_Base_SetConfig+0xe8>)
 8005786:	4293      	cmp	r3, r2
 8005788:	d013      	beq.n	80057b2 <TIM_Base_SetConfig+0x8a>
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	4a21      	ldr	r2, [pc, #132]	; (8005814 <TIM_Base_SetConfig+0xec>)
 800578e:	4293      	cmp	r3, r2
 8005790:	d00f      	beq.n	80057b2 <TIM_Base_SetConfig+0x8a>
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	4a20      	ldr	r2, [pc, #128]	; (8005818 <TIM_Base_SetConfig+0xf0>)
 8005796:	4293      	cmp	r3, r2
 8005798:	d00b      	beq.n	80057b2 <TIM_Base_SetConfig+0x8a>
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	4a1f      	ldr	r2, [pc, #124]	; (800581c <TIM_Base_SetConfig+0xf4>)
 800579e:	4293      	cmp	r3, r2
 80057a0:	d007      	beq.n	80057b2 <TIM_Base_SetConfig+0x8a>
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	4a1e      	ldr	r2, [pc, #120]	; (8005820 <TIM_Base_SetConfig+0xf8>)
 80057a6:	4293      	cmp	r3, r2
 80057a8:	d003      	beq.n	80057b2 <TIM_Base_SetConfig+0x8a>
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	4a1d      	ldr	r2, [pc, #116]	; (8005824 <TIM_Base_SetConfig+0xfc>)
 80057ae:	4293      	cmp	r3, r2
 80057b0:	d108      	bne.n	80057c4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80057b8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80057ba:	683b      	ldr	r3, [r7, #0]
 80057bc:	68db      	ldr	r3, [r3, #12]
 80057be:	68fa      	ldr	r2, [r7, #12]
 80057c0:	4313      	orrs	r3, r2
 80057c2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80057ca:	683b      	ldr	r3, [r7, #0]
 80057cc:	695b      	ldr	r3, [r3, #20]
 80057ce:	4313      	orrs	r3, r2
 80057d0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	68fa      	ldr	r2, [r7, #12]
 80057d6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80057d8:	683b      	ldr	r3, [r7, #0]
 80057da:	689a      	ldr	r2, [r3, #8]
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80057e0:	683b      	ldr	r3, [r7, #0]
 80057e2:	681a      	ldr	r2, [r3, #0]
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	4a08      	ldr	r2, [pc, #32]	; (800580c <TIM_Base_SetConfig+0xe4>)
 80057ec:	4293      	cmp	r3, r2
 80057ee:	d103      	bne.n	80057f8 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80057f0:	683b      	ldr	r3, [r7, #0]
 80057f2:	691a      	ldr	r2, [r3, #16]
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	2201      	movs	r2, #1
 80057fc:	615a      	str	r2, [r3, #20]
}
 80057fe:	bf00      	nop
 8005800:	3714      	adds	r7, #20
 8005802:	46bd      	mov	sp, r7
 8005804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005808:	4770      	bx	lr
 800580a:	bf00      	nop
 800580c:	40010000 	.word	0x40010000
 8005810:	40000400 	.word	0x40000400
 8005814:	40000800 	.word	0x40000800
 8005818:	40000c00 	.word	0x40000c00
 800581c:	40014000 	.word	0x40014000
 8005820:	40014400 	.word	0x40014400
 8005824:	40014800 	.word	0x40014800

08005828 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005828:	b480      	push	{r7}
 800582a:	b087      	sub	sp, #28
 800582c:	af00      	add	r7, sp, #0
 800582e:	60f8      	str	r0, [r7, #12]
 8005830:	60b9      	str	r1, [r7, #8]
 8005832:	607a      	str	r2, [r7, #4]
 8005834:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	6a1b      	ldr	r3, [r3, #32]
 800583a:	f023 0201 	bic.w	r2, r3, #1
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	699b      	ldr	r3, [r3, #24]
 8005846:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	6a1b      	ldr	r3, [r3, #32]
 800584c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	4a24      	ldr	r2, [pc, #144]	; (80058e4 <TIM_TI1_SetConfig+0xbc>)
 8005852:	4293      	cmp	r3, r2
 8005854:	d013      	beq.n	800587e <TIM_TI1_SetConfig+0x56>
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800585c:	d00f      	beq.n	800587e <TIM_TI1_SetConfig+0x56>
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	4a21      	ldr	r2, [pc, #132]	; (80058e8 <TIM_TI1_SetConfig+0xc0>)
 8005862:	4293      	cmp	r3, r2
 8005864:	d00b      	beq.n	800587e <TIM_TI1_SetConfig+0x56>
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	4a20      	ldr	r2, [pc, #128]	; (80058ec <TIM_TI1_SetConfig+0xc4>)
 800586a:	4293      	cmp	r3, r2
 800586c:	d007      	beq.n	800587e <TIM_TI1_SetConfig+0x56>
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	4a1f      	ldr	r2, [pc, #124]	; (80058f0 <TIM_TI1_SetConfig+0xc8>)
 8005872:	4293      	cmp	r3, r2
 8005874:	d003      	beq.n	800587e <TIM_TI1_SetConfig+0x56>
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	4a1e      	ldr	r2, [pc, #120]	; (80058f4 <TIM_TI1_SetConfig+0xcc>)
 800587a:	4293      	cmp	r3, r2
 800587c:	d101      	bne.n	8005882 <TIM_TI1_SetConfig+0x5a>
 800587e:	2301      	movs	r3, #1
 8005880:	e000      	b.n	8005884 <TIM_TI1_SetConfig+0x5c>
 8005882:	2300      	movs	r3, #0
 8005884:	2b00      	cmp	r3, #0
 8005886:	d008      	beq.n	800589a <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005888:	697b      	ldr	r3, [r7, #20]
 800588a:	f023 0303 	bic.w	r3, r3, #3
 800588e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8005890:	697a      	ldr	r2, [r7, #20]
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	4313      	orrs	r3, r2
 8005896:	617b      	str	r3, [r7, #20]
 8005898:	e003      	b.n	80058a2 <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800589a:	697b      	ldr	r3, [r7, #20]
 800589c:	f043 0301 	orr.w	r3, r3, #1
 80058a0:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80058a2:	697b      	ldr	r3, [r7, #20]
 80058a4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80058a8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80058aa:	683b      	ldr	r3, [r7, #0]
 80058ac:	011b      	lsls	r3, r3, #4
 80058ae:	b2db      	uxtb	r3, r3
 80058b0:	697a      	ldr	r2, [r7, #20]
 80058b2:	4313      	orrs	r3, r2
 80058b4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80058b6:	693b      	ldr	r3, [r7, #16]
 80058b8:	f023 030a 	bic.w	r3, r3, #10
 80058bc:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80058be:	68bb      	ldr	r3, [r7, #8]
 80058c0:	f003 030a 	and.w	r3, r3, #10
 80058c4:	693a      	ldr	r2, [r7, #16]
 80058c6:	4313      	orrs	r3, r2
 80058c8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	697a      	ldr	r2, [r7, #20]
 80058ce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	693a      	ldr	r2, [r7, #16]
 80058d4:	621a      	str	r2, [r3, #32]
}
 80058d6:	bf00      	nop
 80058d8:	371c      	adds	r7, #28
 80058da:	46bd      	mov	sp, r7
 80058dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e0:	4770      	bx	lr
 80058e2:	bf00      	nop
 80058e4:	40010000 	.word	0x40010000
 80058e8:	40000400 	.word	0x40000400
 80058ec:	40000800 	.word	0x40000800
 80058f0:	40000c00 	.word	0x40000c00
 80058f4:	40014000 	.word	0x40014000

080058f8 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80058f8:	b480      	push	{r7}
 80058fa:	b087      	sub	sp, #28
 80058fc:	af00      	add	r7, sp, #0
 80058fe:	60f8      	str	r0, [r7, #12]
 8005900:	60b9      	str	r1, [r7, #8]
 8005902:	607a      	str	r2, [r7, #4]
 8005904:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	6a1b      	ldr	r3, [r3, #32]
 800590a:	f023 0210 	bic.w	r2, r3, #16
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	699b      	ldr	r3, [r3, #24]
 8005916:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	6a1b      	ldr	r3, [r3, #32]
 800591c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800591e:	697b      	ldr	r3, [r7, #20]
 8005920:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005924:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	021b      	lsls	r3, r3, #8
 800592a:	697a      	ldr	r2, [r7, #20]
 800592c:	4313      	orrs	r3, r2
 800592e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005930:	697b      	ldr	r3, [r7, #20]
 8005932:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005936:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8005938:	683b      	ldr	r3, [r7, #0]
 800593a:	031b      	lsls	r3, r3, #12
 800593c:	b29b      	uxth	r3, r3
 800593e:	697a      	ldr	r2, [r7, #20]
 8005940:	4313      	orrs	r3, r2
 8005942:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005944:	693b      	ldr	r3, [r7, #16]
 8005946:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800594a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800594c:	68bb      	ldr	r3, [r7, #8]
 800594e:	011b      	lsls	r3, r3, #4
 8005950:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8005954:	693a      	ldr	r2, [r7, #16]
 8005956:	4313      	orrs	r3, r2
 8005958:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	697a      	ldr	r2, [r7, #20]
 800595e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	693a      	ldr	r2, [r7, #16]
 8005964:	621a      	str	r2, [r3, #32]
}
 8005966:	bf00      	nop
 8005968:	371c      	adds	r7, #28
 800596a:	46bd      	mov	sp, r7
 800596c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005970:	4770      	bx	lr

08005972 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005972:	b480      	push	{r7}
 8005974:	b087      	sub	sp, #28
 8005976:	af00      	add	r7, sp, #0
 8005978:	60f8      	str	r0, [r7, #12]
 800597a:	60b9      	str	r1, [r7, #8]
 800597c:	607a      	str	r2, [r7, #4]
 800597e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	6a1b      	ldr	r3, [r3, #32]
 8005984:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	69db      	ldr	r3, [r3, #28]
 8005990:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	6a1b      	ldr	r3, [r3, #32]
 8005996:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8005998:	697b      	ldr	r3, [r7, #20]
 800599a:	f023 0303 	bic.w	r3, r3, #3
 800599e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80059a0:	697a      	ldr	r2, [r7, #20]
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	4313      	orrs	r3, r2
 80059a6:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80059a8:	697b      	ldr	r3, [r7, #20]
 80059aa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80059ae:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80059b0:	683b      	ldr	r3, [r7, #0]
 80059b2:	011b      	lsls	r3, r3, #4
 80059b4:	b2db      	uxtb	r3, r3
 80059b6:	697a      	ldr	r2, [r7, #20]
 80059b8:	4313      	orrs	r3, r2
 80059ba:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80059bc:	693b      	ldr	r3, [r7, #16]
 80059be:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 80059c2:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80059c4:	68bb      	ldr	r3, [r7, #8]
 80059c6:	021b      	lsls	r3, r3, #8
 80059c8:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 80059cc:	693a      	ldr	r2, [r7, #16]
 80059ce:	4313      	orrs	r3, r2
 80059d0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	697a      	ldr	r2, [r7, #20]
 80059d6:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	693a      	ldr	r2, [r7, #16]
 80059dc:	621a      	str	r2, [r3, #32]
}
 80059de:	bf00      	nop
 80059e0:	371c      	adds	r7, #28
 80059e2:	46bd      	mov	sp, r7
 80059e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e8:	4770      	bx	lr

080059ea <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80059ea:	b480      	push	{r7}
 80059ec:	b087      	sub	sp, #28
 80059ee:	af00      	add	r7, sp, #0
 80059f0:	60f8      	str	r0, [r7, #12]
 80059f2:	60b9      	str	r1, [r7, #8]
 80059f4:	607a      	str	r2, [r7, #4]
 80059f6:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	6a1b      	ldr	r3, [r3, #32]
 80059fc:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	69db      	ldr	r3, [r3, #28]
 8005a08:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	6a1b      	ldr	r3, [r3, #32]
 8005a0e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8005a10:	697b      	ldr	r3, [r7, #20]
 8005a12:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005a16:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	021b      	lsls	r3, r3, #8
 8005a1c:	697a      	ldr	r2, [r7, #20]
 8005a1e:	4313      	orrs	r3, r2
 8005a20:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8005a22:	697b      	ldr	r3, [r7, #20]
 8005a24:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005a28:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8005a2a:	683b      	ldr	r3, [r7, #0]
 8005a2c:	031b      	lsls	r3, r3, #12
 8005a2e:	b29b      	uxth	r3, r3
 8005a30:	697a      	ldr	r2, [r7, #20]
 8005a32:	4313      	orrs	r3, r2
 8005a34:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8005a36:	693b      	ldr	r3, [r7, #16]
 8005a38:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8005a3c:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8005a3e:	68bb      	ldr	r3, [r7, #8]
 8005a40:	031b      	lsls	r3, r3, #12
 8005a42:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8005a46:	693a      	ldr	r2, [r7, #16]
 8005a48:	4313      	orrs	r3, r2
 8005a4a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	697a      	ldr	r2, [r7, #20]
 8005a50:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	693a      	ldr	r2, [r7, #16]
 8005a56:	621a      	str	r2, [r3, #32]
}
 8005a58:	bf00      	nop
 8005a5a:	371c      	adds	r7, #28
 8005a5c:	46bd      	mov	sp, r7
 8005a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a62:	4770      	bx	lr

08005a64 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005a64:	b480      	push	{r7}
 8005a66:	b087      	sub	sp, #28
 8005a68:	af00      	add	r7, sp, #0
 8005a6a:	60f8      	str	r0, [r7, #12]
 8005a6c:	60b9      	str	r1, [r7, #8]
 8005a6e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005a70:	68bb      	ldr	r3, [r7, #8]
 8005a72:	f003 031f 	and.w	r3, r3, #31
 8005a76:	2201      	movs	r2, #1
 8005a78:	fa02 f303 	lsl.w	r3, r2, r3
 8005a7c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	6a1a      	ldr	r2, [r3, #32]
 8005a82:	697b      	ldr	r3, [r7, #20]
 8005a84:	43db      	mvns	r3, r3
 8005a86:	401a      	ands	r2, r3
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	6a1a      	ldr	r2, [r3, #32]
 8005a90:	68bb      	ldr	r3, [r7, #8]
 8005a92:	f003 031f 	and.w	r3, r3, #31
 8005a96:	6879      	ldr	r1, [r7, #4]
 8005a98:	fa01 f303 	lsl.w	r3, r1, r3
 8005a9c:	431a      	orrs	r2, r3
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	621a      	str	r2, [r3, #32]
}
 8005aa2:	bf00      	nop
 8005aa4:	371c      	adds	r7, #28
 8005aa6:	46bd      	mov	sp, r7
 8005aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aac:	4770      	bx	lr
	...

08005ab0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005ab0:	b480      	push	{r7}
 8005ab2:	b085      	sub	sp, #20
 8005ab4:	af00      	add	r7, sp, #0
 8005ab6:	6078      	str	r0, [r7, #4]
 8005ab8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005ac0:	2b01      	cmp	r3, #1
 8005ac2:	d101      	bne.n	8005ac8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005ac4:	2302      	movs	r3, #2
 8005ac6:	e050      	b.n	8005b6a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	2201      	movs	r2, #1
 8005acc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	2202      	movs	r2, #2
 8005ad4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	685b      	ldr	r3, [r3, #4]
 8005ade:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	689b      	ldr	r3, [r3, #8]
 8005ae6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005aee:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005af0:	683b      	ldr	r3, [r7, #0]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	68fa      	ldr	r2, [r7, #12]
 8005af6:	4313      	orrs	r3, r2
 8005af8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	68fa      	ldr	r2, [r7, #12]
 8005b00:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	4a1c      	ldr	r2, [pc, #112]	; (8005b78 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005b08:	4293      	cmp	r3, r2
 8005b0a:	d018      	beq.n	8005b3e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b14:	d013      	beq.n	8005b3e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	4a18      	ldr	r2, [pc, #96]	; (8005b7c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005b1c:	4293      	cmp	r3, r2
 8005b1e:	d00e      	beq.n	8005b3e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	4a16      	ldr	r2, [pc, #88]	; (8005b80 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005b26:	4293      	cmp	r3, r2
 8005b28:	d009      	beq.n	8005b3e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	4a15      	ldr	r2, [pc, #84]	; (8005b84 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005b30:	4293      	cmp	r3, r2
 8005b32:	d004      	beq.n	8005b3e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	4a13      	ldr	r2, [pc, #76]	; (8005b88 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005b3a:	4293      	cmp	r3, r2
 8005b3c:	d10c      	bne.n	8005b58 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005b3e:	68bb      	ldr	r3, [r7, #8]
 8005b40:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005b44:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005b46:	683b      	ldr	r3, [r7, #0]
 8005b48:	685b      	ldr	r3, [r3, #4]
 8005b4a:	68ba      	ldr	r2, [r7, #8]
 8005b4c:	4313      	orrs	r3, r2
 8005b4e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	68ba      	ldr	r2, [r7, #8]
 8005b56:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	2201      	movs	r2, #1
 8005b5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	2200      	movs	r2, #0
 8005b64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005b68:	2300      	movs	r3, #0
}
 8005b6a:	4618      	mov	r0, r3
 8005b6c:	3714      	adds	r7, #20
 8005b6e:	46bd      	mov	sp, r7
 8005b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b74:	4770      	bx	lr
 8005b76:	bf00      	nop
 8005b78:	40010000 	.word	0x40010000
 8005b7c:	40000400 	.word	0x40000400
 8005b80:	40000800 	.word	0x40000800
 8005b84:	40000c00 	.word	0x40000c00
 8005b88:	40014000 	.word	0x40014000

08005b8c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005b8c:	b480      	push	{r7}
 8005b8e:	b083      	sub	sp, #12
 8005b90:	af00      	add	r7, sp, #0
 8005b92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005b94:	bf00      	nop
 8005b96:	370c      	adds	r7, #12
 8005b98:	46bd      	mov	sp, r7
 8005b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b9e:	4770      	bx	lr

08005ba0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005ba0:	b480      	push	{r7}
 8005ba2:	b083      	sub	sp, #12
 8005ba4:	af00      	add	r7, sp, #0
 8005ba6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005ba8:	bf00      	nop
 8005baa:	370c      	adds	r7, #12
 8005bac:	46bd      	mov	sp, r7
 8005bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb2:	4770      	bx	lr

08005bb4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005bb4:	b580      	push	{r7, lr}
 8005bb6:	b082      	sub	sp, #8
 8005bb8:	af00      	add	r7, sp, #0
 8005bba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d101      	bne.n	8005bc6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005bc2:	2301      	movs	r3, #1
 8005bc4:	e03f      	b.n	8005c46 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005bcc:	b2db      	uxtb	r3, r3
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d106      	bne.n	8005be0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	2200      	movs	r2, #0
 8005bd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005bda:	6878      	ldr	r0, [r7, #4]
 8005bdc:	f7fd f836 	bl	8002c4c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	2224      	movs	r2, #36	; 0x24
 8005be4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	68da      	ldr	r2, [r3, #12]
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005bf6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005bf8:	6878      	ldr	r0, [r7, #4]
 8005bfa:	f000 fd1f 	bl	800663c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	691a      	ldr	r2, [r3, #16]
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005c0c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	695a      	ldr	r2, [r3, #20]
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005c1c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	68da      	ldr	r2, [r3, #12]
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005c2c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	2200      	movs	r2, #0
 8005c32:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	2220      	movs	r2, #32
 8005c38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	2220      	movs	r2, #32
 8005c40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005c44:	2300      	movs	r3, #0
}
 8005c46:	4618      	mov	r0, r3
 8005c48:	3708      	adds	r7, #8
 8005c4a:	46bd      	mov	sp, r7
 8005c4c:	bd80      	pop	{r7, pc}

08005c4e <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005c4e:	b480      	push	{r7}
 8005c50:	b085      	sub	sp, #20
 8005c52:	af00      	add	r7, sp, #0
 8005c54:	60f8      	str	r0, [r7, #12]
 8005c56:	60b9      	str	r1, [r7, #8]
 8005c58:	4613      	mov	r3, r2
 8005c5a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c62:	b2db      	uxtb	r3, r3
 8005c64:	2b20      	cmp	r3, #32
 8005c66:	d130      	bne.n	8005cca <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005c68:	68bb      	ldr	r3, [r7, #8]
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d002      	beq.n	8005c74 <HAL_UART_Transmit_IT+0x26>
 8005c6e:	88fb      	ldrh	r3, [r7, #6]
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d101      	bne.n	8005c78 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8005c74:	2301      	movs	r3, #1
 8005c76:	e029      	b.n	8005ccc <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005c7e:	2b01      	cmp	r3, #1
 8005c80:	d101      	bne.n	8005c86 <HAL_UART_Transmit_IT+0x38>
 8005c82:	2302      	movs	r3, #2
 8005c84:	e022      	b.n	8005ccc <HAL_UART_Transmit_IT+0x7e>
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	2201      	movs	r2, #1
 8005c8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	68ba      	ldr	r2, [r7, #8]
 8005c92:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	88fa      	ldrh	r2, [r7, #6]
 8005c98:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	88fa      	ldrh	r2, [r7, #6]
 8005c9e:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	2200      	movs	r2, #0
 8005ca4:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	2221      	movs	r2, #33	; 0x21
 8005caa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	2200      	movs	r2, #0
 8005cb2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	68da      	ldr	r2, [r3, #12]
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005cc4:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8005cc6:	2300      	movs	r3, #0
 8005cc8:	e000      	b.n	8005ccc <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8005cca:	2302      	movs	r3, #2
  }
}
 8005ccc:	4618      	mov	r0, r3
 8005cce:	3714      	adds	r7, #20
 8005cd0:	46bd      	mov	sp, r7
 8005cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd6:	4770      	bx	lr

08005cd8 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005cd8:	b580      	push	{r7, lr}
 8005cda:	b084      	sub	sp, #16
 8005cdc:	af00      	add	r7, sp, #0
 8005cde:	60f8      	str	r0, [r7, #12]
 8005ce0:	60b9      	str	r1, [r7, #8]
 8005ce2:	4613      	mov	r3, r2
 8005ce4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005cec:	b2db      	uxtb	r3, r3
 8005cee:	2b20      	cmp	r3, #32
 8005cf0:	d11d      	bne.n	8005d2e <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8005cf2:	68bb      	ldr	r3, [r7, #8]
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d002      	beq.n	8005cfe <HAL_UART_Receive_IT+0x26>
 8005cf8:	88fb      	ldrh	r3, [r7, #6]
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d101      	bne.n	8005d02 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005cfe:	2301      	movs	r3, #1
 8005d00:	e016      	b.n	8005d30 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005d08:	2b01      	cmp	r3, #1
 8005d0a:	d101      	bne.n	8005d10 <HAL_UART_Receive_IT+0x38>
 8005d0c:	2302      	movs	r3, #2
 8005d0e:	e00f      	b.n	8005d30 <HAL_UART_Receive_IT+0x58>
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	2201      	movs	r2, #1
 8005d14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	2200      	movs	r2, #0
 8005d1c:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005d1e:	88fb      	ldrh	r3, [r7, #6]
 8005d20:	461a      	mov	r2, r3
 8005d22:	68b9      	ldr	r1, [r7, #8]
 8005d24:	68f8      	ldr	r0, [r7, #12]
 8005d26:	f000 fab5 	bl	8006294 <UART_Start_Receive_IT>
 8005d2a:	4603      	mov	r3, r0
 8005d2c:	e000      	b.n	8005d30 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8005d2e:	2302      	movs	r3, #2
  }
}
 8005d30:	4618      	mov	r0, r3
 8005d32:	3710      	adds	r7, #16
 8005d34:	46bd      	mov	sp, r7
 8005d36:	bd80      	pop	{r7, pc}

08005d38 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005d38:	b580      	push	{r7, lr}
 8005d3a:	b0ba      	sub	sp, #232	; 0xe8
 8005d3c:	af00      	add	r7, sp, #0
 8005d3e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	68db      	ldr	r3, [r3, #12]
 8005d50:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	695b      	ldr	r3, [r3, #20]
 8005d5a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8005d5e:	2300      	movs	r3, #0
 8005d60:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8005d64:	2300      	movs	r3, #0
 8005d66:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005d6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005d6e:	f003 030f 	and.w	r3, r3, #15
 8005d72:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8005d76:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d10f      	bne.n	8005d9e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005d7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005d82:	f003 0320 	and.w	r3, r3, #32
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d009      	beq.n	8005d9e <HAL_UART_IRQHandler+0x66>
 8005d8a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005d8e:	f003 0320 	and.w	r3, r3, #32
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d003      	beq.n	8005d9e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005d96:	6878      	ldr	r0, [r7, #4]
 8005d98:	f000 fb95 	bl	80064c6 <UART_Receive_IT>
      return;
 8005d9c:	e256      	b.n	800624c <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005d9e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	f000 80de 	beq.w	8005f64 <HAL_UART_IRQHandler+0x22c>
 8005da8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005dac:	f003 0301 	and.w	r3, r3, #1
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d106      	bne.n	8005dc2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005db4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005db8:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	f000 80d1 	beq.w	8005f64 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005dc2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005dc6:	f003 0301 	and.w	r3, r3, #1
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d00b      	beq.n	8005de6 <HAL_UART_IRQHandler+0xae>
 8005dce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005dd2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d005      	beq.n	8005de6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005dde:	f043 0201 	orr.w	r2, r3, #1
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005de6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005dea:	f003 0304 	and.w	r3, r3, #4
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d00b      	beq.n	8005e0a <HAL_UART_IRQHandler+0xd2>
 8005df2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005df6:	f003 0301 	and.w	r3, r3, #1
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d005      	beq.n	8005e0a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e02:	f043 0202 	orr.w	r2, r3, #2
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005e0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005e0e:	f003 0302 	and.w	r3, r3, #2
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d00b      	beq.n	8005e2e <HAL_UART_IRQHandler+0xf6>
 8005e16:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005e1a:	f003 0301 	and.w	r3, r3, #1
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d005      	beq.n	8005e2e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e26:	f043 0204 	orr.w	r2, r3, #4
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005e2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005e32:	f003 0308 	and.w	r3, r3, #8
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d011      	beq.n	8005e5e <HAL_UART_IRQHandler+0x126>
 8005e3a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005e3e:	f003 0320 	and.w	r3, r3, #32
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d105      	bne.n	8005e52 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005e46:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005e4a:	f003 0301 	and.w	r3, r3, #1
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d005      	beq.n	8005e5e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e56:	f043 0208 	orr.w	r2, r3, #8
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	f000 81ed 	beq.w	8006242 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005e68:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005e6c:	f003 0320 	and.w	r3, r3, #32
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d008      	beq.n	8005e86 <HAL_UART_IRQHandler+0x14e>
 8005e74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005e78:	f003 0320 	and.w	r3, r3, #32
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d002      	beq.n	8005e86 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005e80:	6878      	ldr	r0, [r7, #4]
 8005e82:	f000 fb20 	bl	80064c6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	695b      	ldr	r3, [r3, #20]
 8005e8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e90:	2b40      	cmp	r3, #64	; 0x40
 8005e92:	bf0c      	ite	eq
 8005e94:	2301      	moveq	r3, #1
 8005e96:	2300      	movne	r3, #0
 8005e98:	b2db      	uxtb	r3, r3
 8005e9a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ea2:	f003 0308 	and.w	r3, r3, #8
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d103      	bne.n	8005eb2 <HAL_UART_IRQHandler+0x17a>
 8005eaa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d04f      	beq.n	8005f52 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005eb2:	6878      	ldr	r0, [r7, #4]
 8005eb4:	f000 fa28 	bl	8006308 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	695b      	ldr	r3, [r3, #20]
 8005ebe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ec2:	2b40      	cmp	r3, #64	; 0x40
 8005ec4:	d141      	bne.n	8005f4a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	3314      	adds	r3, #20
 8005ecc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ed0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005ed4:	e853 3f00 	ldrex	r3, [r3]
 8005ed8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005edc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005ee0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005ee4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	3314      	adds	r3, #20
 8005eee:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8005ef2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8005ef6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005efa:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005efe:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8005f02:	e841 2300 	strex	r3, r2, [r1]
 8005f06:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005f0a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d1d9      	bne.n	8005ec6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d013      	beq.n	8005f42 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f1e:	4a7d      	ldr	r2, [pc, #500]	; (8006114 <HAL_UART_IRQHandler+0x3dc>)
 8005f20:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f26:	4618      	mov	r0, r3
 8005f28:	f7fd f921 	bl	800316e <HAL_DMA_Abort_IT>
 8005f2c:	4603      	mov	r3, r0
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d016      	beq.n	8005f60 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f36:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005f38:	687a      	ldr	r2, [r7, #4]
 8005f3a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005f3c:	4610      	mov	r0, r2
 8005f3e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f40:	e00e      	b.n	8005f60 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005f42:	6878      	ldr	r0, [r7, #4]
 8005f44:	f000 f990 	bl	8006268 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f48:	e00a      	b.n	8005f60 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005f4a:	6878      	ldr	r0, [r7, #4]
 8005f4c:	f000 f98c 	bl	8006268 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f50:	e006      	b.n	8005f60 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005f52:	6878      	ldr	r0, [r7, #4]
 8005f54:	f000 f988 	bl	8006268 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	2200      	movs	r2, #0
 8005f5c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8005f5e:	e170      	b.n	8006242 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f60:	bf00      	nop
    return;
 8005f62:	e16e      	b.n	8006242 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f68:	2b01      	cmp	r3, #1
 8005f6a:	f040 814a 	bne.w	8006202 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005f6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005f72:	f003 0310 	and.w	r3, r3, #16
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	f000 8143 	beq.w	8006202 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005f7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005f80:	f003 0310 	and.w	r3, r3, #16
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	f000 813c 	beq.w	8006202 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005f8a:	2300      	movs	r3, #0
 8005f8c:	60bb      	str	r3, [r7, #8]
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	60bb      	str	r3, [r7, #8]
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	685b      	ldr	r3, [r3, #4]
 8005f9c:	60bb      	str	r3, [r7, #8]
 8005f9e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	695b      	ldr	r3, [r3, #20]
 8005fa6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005faa:	2b40      	cmp	r3, #64	; 0x40
 8005fac:	f040 80b4 	bne.w	8006118 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	685b      	ldr	r3, [r3, #4]
 8005fb8:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005fbc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	f000 8140 	beq.w	8006246 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005fca:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005fce:	429a      	cmp	r2, r3
 8005fd0:	f080 8139 	bcs.w	8006246 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005fda:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fe0:	69db      	ldr	r3, [r3, #28]
 8005fe2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005fe6:	f000 8088 	beq.w	80060fa <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	330c      	adds	r3, #12
 8005ff0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ff4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005ff8:	e853 3f00 	ldrex	r3, [r3]
 8005ffc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006000:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006004:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006008:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	330c      	adds	r3, #12
 8006012:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8006016:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800601a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800601e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8006022:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006026:	e841 2300 	strex	r3, r2, [r1]
 800602a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800602e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006032:	2b00      	cmp	r3, #0
 8006034:	d1d9      	bne.n	8005fea <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	3314      	adds	r3, #20
 800603c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800603e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006040:	e853 3f00 	ldrex	r3, [r3]
 8006044:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8006046:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006048:	f023 0301 	bic.w	r3, r3, #1
 800604c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	3314      	adds	r3, #20
 8006056:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800605a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800605e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006060:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8006062:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8006066:	e841 2300 	strex	r3, r2, [r1]
 800606a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800606c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800606e:	2b00      	cmp	r3, #0
 8006070:	d1e1      	bne.n	8006036 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	3314      	adds	r3, #20
 8006078:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800607a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800607c:	e853 3f00 	ldrex	r3, [r3]
 8006080:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8006082:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006084:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006088:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	3314      	adds	r3, #20
 8006092:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8006096:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006098:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800609a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800609c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800609e:	e841 2300 	strex	r3, r2, [r1]
 80060a2:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80060a4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d1e3      	bne.n	8006072 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	2220      	movs	r2, #32
 80060ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	2200      	movs	r2, #0
 80060b6:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	330c      	adds	r3, #12
 80060be:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060c0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80060c2:	e853 3f00 	ldrex	r3, [r3]
 80060c6:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80060c8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80060ca:	f023 0310 	bic.w	r3, r3, #16
 80060ce:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	330c      	adds	r3, #12
 80060d8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80060dc:	65ba      	str	r2, [r7, #88]	; 0x58
 80060de:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060e0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80060e2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80060e4:	e841 2300 	strex	r3, r2, [r1]
 80060e8:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80060ea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d1e3      	bne.n	80060b8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060f4:	4618      	mov	r0, r3
 80060f6:	f7fc ffca 	bl	800308e <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006102:	b29b      	uxth	r3, r3
 8006104:	1ad3      	subs	r3, r2, r3
 8006106:	b29b      	uxth	r3, r3
 8006108:	4619      	mov	r1, r3
 800610a:	6878      	ldr	r0, [r7, #4]
 800610c:	f000 f8b6 	bl	800627c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006110:	e099      	b.n	8006246 <HAL_UART_IRQHandler+0x50e>
 8006112:	bf00      	nop
 8006114:	080063cf 	.word	0x080063cf
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006120:	b29b      	uxth	r3, r3
 8006122:	1ad3      	subs	r3, r2, r3
 8006124:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800612c:	b29b      	uxth	r3, r3
 800612e:	2b00      	cmp	r3, #0
 8006130:	f000 808b 	beq.w	800624a <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8006134:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006138:	2b00      	cmp	r3, #0
 800613a:	f000 8086 	beq.w	800624a <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	330c      	adds	r3, #12
 8006144:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006146:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006148:	e853 3f00 	ldrex	r3, [r3]
 800614c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800614e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006150:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006154:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	330c      	adds	r3, #12
 800615e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8006162:	647a      	str	r2, [r7, #68]	; 0x44
 8006164:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006166:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006168:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800616a:	e841 2300 	strex	r3, r2, [r1]
 800616e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006170:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006172:	2b00      	cmp	r3, #0
 8006174:	d1e3      	bne.n	800613e <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	3314      	adds	r3, #20
 800617c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800617e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006180:	e853 3f00 	ldrex	r3, [r3]
 8006184:	623b      	str	r3, [r7, #32]
   return(result);
 8006186:	6a3b      	ldr	r3, [r7, #32]
 8006188:	f023 0301 	bic.w	r3, r3, #1
 800618c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	3314      	adds	r3, #20
 8006196:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800619a:	633a      	str	r2, [r7, #48]	; 0x30
 800619c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800619e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80061a0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80061a2:	e841 2300 	strex	r3, r2, [r1]
 80061a6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80061a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d1e3      	bne.n	8006176 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	2220      	movs	r2, #32
 80061b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	2200      	movs	r2, #0
 80061ba:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	330c      	adds	r3, #12
 80061c2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061c4:	693b      	ldr	r3, [r7, #16]
 80061c6:	e853 3f00 	ldrex	r3, [r3]
 80061ca:	60fb      	str	r3, [r7, #12]
   return(result);
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	f023 0310 	bic.w	r3, r3, #16
 80061d2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	330c      	adds	r3, #12
 80061dc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80061e0:	61fa      	str	r2, [r7, #28]
 80061e2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061e4:	69b9      	ldr	r1, [r7, #24]
 80061e6:	69fa      	ldr	r2, [r7, #28]
 80061e8:	e841 2300 	strex	r3, r2, [r1]
 80061ec:	617b      	str	r3, [r7, #20]
   return(result);
 80061ee:	697b      	ldr	r3, [r7, #20]
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d1e3      	bne.n	80061bc <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80061f4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80061f8:	4619      	mov	r1, r3
 80061fa:	6878      	ldr	r0, [r7, #4]
 80061fc:	f000 f83e 	bl	800627c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006200:	e023      	b.n	800624a <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006202:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006206:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800620a:	2b00      	cmp	r3, #0
 800620c:	d009      	beq.n	8006222 <HAL_UART_IRQHandler+0x4ea>
 800620e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006212:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006216:	2b00      	cmp	r3, #0
 8006218:	d003      	beq.n	8006222 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800621a:	6878      	ldr	r0, [r7, #4]
 800621c:	f000 f8eb 	bl	80063f6 <UART_Transmit_IT>
    return;
 8006220:	e014      	b.n	800624c <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006222:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006226:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800622a:	2b00      	cmp	r3, #0
 800622c:	d00e      	beq.n	800624c <HAL_UART_IRQHandler+0x514>
 800622e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006232:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006236:	2b00      	cmp	r3, #0
 8006238:	d008      	beq.n	800624c <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800623a:	6878      	ldr	r0, [r7, #4]
 800623c:	f000 f92b 	bl	8006496 <UART_EndTransmit_IT>
    return;
 8006240:	e004      	b.n	800624c <HAL_UART_IRQHandler+0x514>
    return;
 8006242:	bf00      	nop
 8006244:	e002      	b.n	800624c <HAL_UART_IRQHandler+0x514>
      return;
 8006246:	bf00      	nop
 8006248:	e000      	b.n	800624c <HAL_UART_IRQHandler+0x514>
      return;
 800624a:	bf00      	nop
  }
}
 800624c:	37e8      	adds	r7, #232	; 0xe8
 800624e:	46bd      	mov	sp, r7
 8006250:	bd80      	pop	{r7, pc}
 8006252:	bf00      	nop

08006254 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006254:	b480      	push	{r7}
 8006256:	b083      	sub	sp, #12
 8006258:	af00      	add	r7, sp, #0
 800625a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800625c:	bf00      	nop
 800625e:	370c      	adds	r7, #12
 8006260:	46bd      	mov	sp, r7
 8006262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006266:	4770      	bx	lr

08006268 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006268:	b480      	push	{r7}
 800626a:	b083      	sub	sp, #12
 800626c:	af00      	add	r7, sp, #0
 800626e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006270:	bf00      	nop
 8006272:	370c      	adds	r7, #12
 8006274:	46bd      	mov	sp, r7
 8006276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800627a:	4770      	bx	lr

0800627c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800627c:	b480      	push	{r7}
 800627e:	b083      	sub	sp, #12
 8006280:	af00      	add	r7, sp, #0
 8006282:	6078      	str	r0, [r7, #4]
 8006284:	460b      	mov	r3, r1
 8006286:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006288:	bf00      	nop
 800628a:	370c      	adds	r7, #12
 800628c:	46bd      	mov	sp, r7
 800628e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006292:	4770      	bx	lr

08006294 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006294:	b480      	push	{r7}
 8006296:	b085      	sub	sp, #20
 8006298:	af00      	add	r7, sp, #0
 800629a:	60f8      	str	r0, [r7, #12]
 800629c:	60b9      	str	r1, [r7, #8]
 800629e:	4613      	mov	r3, r2
 80062a0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	68ba      	ldr	r2, [r7, #8]
 80062a6:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	88fa      	ldrh	r2, [r7, #6]
 80062ac:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	88fa      	ldrh	r2, [r7, #6]
 80062b2:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	2200      	movs	r2, #0
 80062b8:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	2222      	movs	r2, #34	; 0x22
 80062be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	2200      	movs	r2, #0
 80062c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	68da      	ldr	r2, [r3, #12]
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80062d8:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	695a      	ldr	r2, [r3, #20]
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	f042 0201 	orr.w	r2, r2, #1
 80062e8:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	68da      	ldr	r2, [r3, #12]
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	f042 0220 	orr.w	r2, r2, #32
 80062f8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80062fa:	2300      	movs	r3, #0
}
 80062fc:	4618      	mov	r0, r3
 80062fe:	3714      	adds	r7, #20
 8006300:	46bd      	mov	sp, r7
 8006302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006306:	4770      	bx	lr

08006308 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006308:	b480      	push	{r7}
 800630a:	b095      	sub	sp, #84	; 0x54
 800630c:	af00      	add	r7, sp, #0
 800630e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	330c      	adds	r3, #12
 8006316:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006318:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800631a:	e853 3f00 	ldrex	r3, [r3]
 800631e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006320:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006322:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006326:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	330c      	adds	r3, #12
 800632e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006330:	643a      	str	r2, [r7, #64]	; 0x40
 8006332:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006334:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006336:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006338:	e841 2300 	strex	r3, r2, [r1]
 800633c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800633e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006340:	2b00      	cmp	r3, #0
 8006342:	d1e5      	bne.n	8006310 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	3314      	adds	r3, #20
 800634a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800634c:	6a3b      	ldr	r3, [r7, #32]
 800634e:	e853 3f00 	ldrex	r3, [r3]
 8006352:	61fb      	str	r3, [r7, #28]
   return(result);
 8006354:	69fb      	ldr	r3, [r7, #28]
 8006356:	f023 0301 	bic.w	r3, r3, #1
 800635a:	64bb      	str	r3, [r7, #72]	; 0x48
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	3314      	adds	r3, #20
 8006362:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006364:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006366:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006368:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800636a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800636c:	e841 2300 	strex	r3, r2, [r1]
 8006370:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006372:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006374:	2b00      	cmp	r3, #0
 8006376:	d1e5      	bne.n	8006344 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800637c:	2b01      	cmp	r3, #1
 800637e:	d119      	bne.n	80063b4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	330c      	adds	r3, #12
 8006386:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	e853 3f00 	ldrex	r3, [r3]
 800638e:	60bb      	str	r3, [r7, #8]
   return(result);
 8006390:	68bb      	ldr	r3, [r7, #8]
 8006392:	f023 0310 	bic.w	r3, r3, #16
 8006396:	647b      	str	r3, [r7, #68]	; 0x44
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	330c      	adds	r3, #12
 800639e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80063a0:	61ba      	str	r2, [r7, #24]
 80063a2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063a4:	6979      	ldr	r1, [r7, #20]
 80063a6:	69ba      	ldr	r2, [r7, #24]
 80063a8:	e841 2300 	strex	r3, r2, [r1]
 80063ac:	613b      	str	r3, [r7, #16]
   return(result);
 80063ae:	693b      	ldr	r3, [r7, #16]
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d1e5      	bne.n	8006380 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	2220      	movs	r2, #32
 80063b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	2200      	movs	r2, #0
 80063c0:	631a      	str	r2, [r3, #48]	; 0x30
}
 80063c2:	bf00      	nop
 80063c4:	3754      	adds	r7, #84	; 0x54
 80063c6:	46bd      	mov	sp, r7
 80063c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063cc:	4770      	bx	lr

080063ce <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80063ce:	b580      	push	{r7, lr}
 80063d0:	b084      	sub	sp, #16
 80063d2:	af00      	add	r7, sp, #0
 80063d4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063da:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	2200      	movs	r2, #0
 80063e0:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	2200      	movs	r2, #0
 80063e6:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80063e8:	68f8      	ldr	r0, [r7, #12]
 80063ea:	f7ff ff3d 	bl	8006268 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80063ee:	bf00      	nop
 80063f0:	3710      	adds	r7, #16
 80063f2:	46bd      	mov	sp, r7
 80063f4:	bd80      	pop	{r7, pc}

080063f6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80063f6:	b480      	push	{r7}
 80063f8:	b085      	sub	sp, #20
 80063fa:	af00      	add	r7, sp, #0
 80063fc:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006404:	b2db      	uxtb	r3, r3
 8006406:	2b21      	cmp	r3, #33	; 0x21
 8006408:	d13e      	bne.n	8006488 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	689b      	ldr	r3, [r3, #8]
 800640e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006412:	d114      	bne.n	800643e <UART_Transmit_IT+0x48>
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	691b      	ldr	r3, [r3, #16]
 8006418:	2b00      	cmp	r3, #0
 800641a:	d110      	bne.n	800643e <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	6a1b      	ldr	r3, [r3, #32]
 8006420:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	881b      	ldrh	r3, [r3, #0]
 8006426:	461a      	mov	r2, r3
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006430:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	6a1b      	ldr	r3, [r3, #32]
 8006436:	1c9a      	adds	r2, r3, #2
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	621a      	str	r2, [r3, #32]
 800643c:	e008      	b.n	8006450 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	6a1b      	ldr	r3, [r3, #32]
 8006442:	1c59      	adds	r1, r3, #1
 8006444:	687a      	ldr	r2, [r7, #4]
 8006446:	6211      	str	r1, [r2, #32]
 8006448:	781a      	ldrb	r2, [r3, #0]
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006454:	b29b      	uxth	r3, r3
 8006456:	3b01      	subs	r3, #1
 8006458:	b29b      	uxth	r3, r3
 800645a:	687a      	ldr	r2, [r7, #4]
 800645c:	4619      	mov	r1, r3
 800645e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006460:	2b00      	cmp	r3, #0
 8006462:	d10f      	bne.n	8006484 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	68da      	ldr	r2, [r3, #12]
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006472:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	68da      	ldr	r2, [r3, #12]
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006482:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006484:	2300      	movs	r3, #0
 8006486:	e000      	b.n	800648a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006488:	2302      	movs	r3, #2
  }
}
 800648a:	4618      	mov	r0, r3
 800648c:	3714      	adds	r7, #20
 800648e:	46bd      	mov	sp, r7
 8006490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006494:	4770      	bx	lr

08006496 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006496:	b580      	push	{r7, lr}
 8006498:	b082      	sub	sp, #8
 800649a:	af00      	add	r7, sp, #0
 800649c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	68da      	ldr	r2, [r3, #12]
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80064ac:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	2220      	movs	r2, #32
 80064b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80064b6:	6878      	ldr	r0, [r7, #4]
 80064b8:	f7ff fecc 	bl	8006254 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80064bc:	2300      	movs	r3, #0
}
 80064be:	4618      	mov	r0, r3
 80064c0:	3708      	adds	r7, #8
 80064c2:	46bd      	mov	sp, r7
 80064c4:	bd80      	pop	{r7, pc}

080064c6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80064c6:	b580      	push	{r7, lr}
 80064c8:	b08c      	sub	sp, #48	; 0x30
 80064ca:	af00      	add	r7, sp, #0
 80064cc:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80064d4:	b2db      	uxtb	r3, r3
 80064d6:	2b22      	cmp	r3, #34	; 0x22
 80064d8:	f040 80ab 	bne.w	8006632 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	689b      	ldr	r3, [r3, #8]
 80064e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80064e4:	d117      	bne.n	8006516 <UART_Receive_IT+0x50>
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	691b      	ldr	r3, [r3, #16]
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d113      	bne.n	8006516 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80064ee:	2300      	movs	r3, #0
 80064f0:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064f6:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	685b      	ldr	r3, [r3, #4]
 80064fe:	b29b      	uxth	r3, r3
 8006500:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006504:	b29a      	uxth	r2, r3
 8006506:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006508:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800650e:	1c9a      	adds	r2, r3, #2
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	629a      	str	r2, [r3, #40]	; 0x28
 8006514:	e026      	b.n	8006564 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800651a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800651c:	2300      	movs	r3, #0
 800651e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	689b      	ldr	r3, [r3, #8]
 8006524:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006528:	d007      	beq.n	800653a <UART_Receive_IT+0x74>
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	689b      	ldr	r3, [r3, #8]
 800652e:	2b00      	cmp	r3, #0
 8006530:	d10a      	bne.n	8006548 <UART_Receive_IT+0x82>
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	691b      	ldr	r3, [r3, #16]
 8006536:	2b00      	cmp	r3, #0
 8006538:	d106      	bne.n	8006548 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	685b      	ldr	r3, [r3, #4]
 8006540:	b2da      	uxtb	r2, r3
 8006542:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006544:	701a      	strb	r2, [r3, #0]
 8006546:	e008      	b.n	800655a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	685b      	ldr	r3, [r3, #4]
 800654e:	b2db      	uxtb	r3, r3
 8006550:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006554:	b2da      	uxtb	r2, r3
 8006556:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006558:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800655e:	1c5a      	adds	r2, r3, #1
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006568:	b29b      	uxth	r3, r3
 800656a:	3b01      	subs	r3, #1
 800656c:	b29b      	uxth	r3, r3
 800656e:	687a      	ldr	r2, [r7, #4]
 8006570:	4619      	mov	r1, r3
 8006572:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006574:	2b00      	cmp	r3, #0
 8006576:	d15a      	bne.n	800662e <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	68da      	ldr	r2, [r3, #12]
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	f022 0220 	bic.w	r2, r2, #32
 8006586:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	68da      	ldr	r2, [r3, #12]
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006596:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	695a      	ldr	r2, [r3, #20]
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	f022 0201 	bic.w	r2, r2, #1
 80065a6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	2220      	movs	r2, #32
 80065ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065b4:	2b01      	cmp	r3, #1
 80065b6:	d135      	bne.n	8006624 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	2200      	movs	r2, #0
 80065bc:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	330c      	adds	r3, #12
 80065c4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065c6:	697b      	ldr	r3, [r7, #20]
 80065c8:	e853 3f00 	ldrex	r3, [r3]
 80065cc:	613b      	str	r3, [r7, #16]
   return(result);
 80065ce:	693b      	ldr	r3, [r7, #16]
 80065d0:	f023 0310 	bic.w	r3, r3, #16
 80065d4:	627b      	str	r3, [r7, #36]	; 0x24
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	330c      	adds	r3, #12
 80065dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80065de:	623a      	str	r2, [r7, #32]
 80065e0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065e2:	69f9      	ldr	r1, [r7, #28]
 80065e4:	6a3a      	ldr	r2, [r7, #32]
 80065e6:	e841 2300 	strex	r3, r2, [r1]
 80065ea:	61bb      	str	r3, [r7, #24]
   return(result);
 80065ec:	69bb      	ldr	r3, [r7, #24]
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d1e5      	bne.n	80065be <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	f003 0310 	and.w	r3, r3, #16
 80065fc:	2b10      	cmp	r3, #16
 80065fe:	d10a      	bne.n	8006616 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006600:	2300      	movs	r3, #0
 8006602:	60fb      	str	r3, [r7, #12]
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	60fb      	str	r3, [r7, #12]
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	685b      	ldr	r3, [r3, #4]
 8006612:	60fb      	str	r3, [r7, #12]
 8006614:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800661a:	4619      	mov	r1, r3
 800661c:	6878      	ldr	r0, [r7, #4]
 800661e:	f7ff fe2d 	bl	800627c <HAL_UARTEx_RxEventCallback>
 8006622:	e002      	b.n	800662a <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006624:	6878      	ldr	r0, [r7, #4]
 8006626:	f7fb f90b 	bl	8001840 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800662a:	2300      	movs	r3, #0
 800662c:	e002      	b.n	8006634 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800662e:	2300      	movs	r3, #0
 8006630:	e000      	b.n	8006634 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8006632:	2302      	movs	r3, #2
  }
}
 8006634:	4618      	mov	r0, r3
 8006636:	3730      	adds	r7, #48	; 0x30
 8006638:	46bd      	mov	sp, r7
 800663a:	bd80      	pop	{r7, pc}

0800663c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800663c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006640:	b09f      	sub	sp, #124	; 0x7c
 8006642:	af00      	add	r7, sp, #0
 8006644:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006646:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	691b      	ldr	r3, [r3, #16]
 800664c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8006650:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006652:	68d9      	ldr	r1, [r3, #12]
 8006654:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006656:	681a      	ldr	r2, [r3, #0]
 8006658:	ea40 0301 	orr.w	r3, r0, r1
 800665c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800665e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006660:	689a      	ldr	r2, [r3, #8]
 8006662:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006664:	691b      	ldr	r3, [r3, #16]
 8006666:	431a      	orrs	r2, r3
 8006668:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800666a:	695b      	ldr	r3, [r3, #20]
 800666c:	431a      	orrs	r2, r3
 800666e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006670:	69db      	ldr	r3, [r3, #28]
 8006672:	4313      	orrs	r3, r2
 8006674:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8006676:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	68db      	ldr	r3, [r3, #12]
 800667c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8006680:	f021 010c 	bic.w	r1, r1, #12
 8006684:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006686:	681a      	ldr	r2, [r3, #0]
 8006688:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800668a:	430b      	orrs	r3, r1
 800668c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800668e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	695b      	ldr	r3, [r3, #20]
 8006694:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8006698:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800669a:	6999      	ldr	r1, [r3, #24]
 800669c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800669e:	681a      	ldr	r2, [r3, #0]
 80066a0:	ea40 0301 	orr.w	r3, r0, r1
 80066a4:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80066a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80066a8:	681a      	ldr	r2, [r3, #0]
 80066aa:	4bc5      	ldr	r3, [pc, #788]	; (80069c0 <UART_SetConfig+0x384>)
 80066ac:	429a      	cmp	r2, r3
 80066ae:	d004      	beq.n	80066ba <UART_SetConfig+0x7e>
 80066b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80066b2:	681a      	ldr	r2, [r3, #0]
 80066b4:	4bc3      	ldr	r3, [pc, #780]	; (80069c4 <UART_SetConfig+0x388>)
 80066b6:	429a      	cmp	r2, r3
 80066b8:	d103      	bne.n	80066c2 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80066ba:	f7fe fcb1 	bl	8005020 <HAL_RCC_GetPCLK2Freq>
 80066be:	6778      	str	r0, [r7, #116]	; 0x74
 80066c0:	e002      	b.n	80066c8 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80066c2:	f7fe fc99 	bl	8004ff8 <HAL_RCC_GetPCLK1Freq>
 80066c6:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80066c8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80066ca:	69db      	ldr	r3, [r3, #28]
 80066cc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80066d0:	f040 80b6 	bne.w	8006840 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80066d4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80066d6:	461c      	mov	r4, r3
 80066d8:	f04f 0500 	mov.w	r5, #0
 80066dc:	4622      	mov	r2, r4
 80066de:	462b      	mov	r3, r5
 80066e0:	1891      	adds	r1, r2, r2
 80066e2:	6439      	str	r1, [r7, #64]	; 0x40
 80066e4:	415b      	adcs	r3, r3
 80066e6:	647b      	str	r3, [r7, #68]	; 0x44
 80066e8:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80066ec:	1912      	adds	r2, r2, r4
 80066ee:	eb45 0303 	adc.w	r3, r5, r3
 80066f2:	f04f 0000 	mov.w	r0, #0
 80066f6:	f04f 0100 	mov.w	r1, #0
 80066fa:	00d9      	lsls	r1, r3, #3
 80066fc:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006700:	00d0      	lsls	r0, r2, #3
 8006702:	4602      	mov	r2, r0
 8006704:	460b      	mov	r3, r1
 8006706:	1911      	adds	r1, r2, r4
 8006708:	6639      	str	r1, [r7, #96]	; 0x60
 800670a:	416b      	adcs	r3, r5
 800670c:	667b      	str	r3, [r7, #100]	; 0x64
 800670e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006710:	685b      	ldr	r3, [r3, #4]
 8006712:	461a      	mov	r2, r3
 8006714:	f04f 0300 	mov.w	r3, #0
 8006718:	1891      	adds	r1, r2, r2
 800671a:	63b9      	str	r1, [r7, #56]	; 0x38
 800671c:	415b      	adcs	r3, r3
 800671e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006720:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006724:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8006728:	f7fa fab6 	bl	8000c98 <__aeabi_uldivmod>
 800672c:	4602      	mov	r2, r0
 800672e:	460b      	mov	r3, r1
 8006730:	4ba5      	ldr	r3, [pc, #660]	; (80069c8 <UART_SetConfig+0x38c>)
 8006732:	fba3 2302 	umull	r2, r3, r3, r2
 8006736:	095b      	lsrs	r3, r3, #5
 8006738:	011e      	lsls	r6, r3, #4
 800673a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800673c:	461c      	mov	r4, r3
 800673e:	f04f 0500 	mov.w	r5, #0
 8006742:	4622      	mov	r2, r4
 8006744:	462b      	mov	r3, r5
 8006746:	1891      	adds	r1, r2, r2
 8006748:	6339      	str	r1, [r7, #48]	; 0x30
 800674a:	415b      	adcs	r3, r3
 800674c:	637b      	str	r3, [r7, #52]	; 0x34
 800674e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8006752:	1912      	adds	r2, r2, r4
 8006754:	eb45 0303 	adc.w	r3, r5, r3
 8006758:	f04f 0000 	mov.w	r0, #0
 800675c:	f04f 0100 	mov.w	r1, #0
 8006760:	00d9      	lsls	r1, r3, #3
 8006762:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006766:	00d0      	lsls	r0, r2, #3
 8006768:	4602      	mov	r2, r0
 800676a:	460b      	mov	r3, r1
 800676c:	1911      	adds	r1, r2, r4
 800676e:	65b9      	str	r1, [r7, #88]	; 0x58
 8006770:	416b      	adcs	r3, r5
 8006772:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006774:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006776:	685b      	ldr	r3, [r3, #4]
 8006778:	461a      	mov	r2, r3
 800677a:	f04f 0300 	mov.w	r3, #0
 800677e:	1891      	adds	r1, r2, r2
 8006780:	62b9      	str	r1, [r7, #40]	; 0x28
 8006782:	415b      	adcs	r3, r3
 8006784:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006786:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800678a:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800678e:	f7fa fa83 	bl	8000c98 <__aeabi_uldivmod>
 8006792:	4602      	mov	r2, r0
 8006794:	460b      	mov	r3, r1
 8006796:	4b8c      	ldr	r3, [pc, #560]	; (80069c8 <UART_SetConfig+0x38c>)
 8006798:	fba3 1302 	umull	r1, r3, r3, r2
 800679c:	095b      	lsrs	r3, r3, #5
 800679e:	2164      	movs	r1, #100	; 0x64
 80067a0:	fb01 f303 	mul.w	r3, r1, r3
 80067a4:	1ad3      	subs	r3, r2, r3
 80067a6:	00db      	lsls	r3, r3, #3
 80067a8:	3332      	adds	r3, #50	; 0x32
 80067aa:	4a87      	ldr	r2, [pc, #540]	; (80069c8 <UART_SetConfig+0x38c>)
 80067ac:	fba2 2303 	umull	r2, r3, r2, r3
 80067b0:	095b      	lsrs	r3, r3, #5
 80067b2:	005b      	lsls	r3, r3, #1
 80067b4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80067b8:	441e      	add	r6, r3
 80067ba:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80067bc:	4618      	mov	r0, r3
 80067be:	f04f 0100 	mov.w	r1, #0
 80067c2:	4602      	mov	r2, r0
 80067c4:	460b      	mov	r3, r1
 80067c6:	1894      	adds	r4, r2, r2
 80067c8:	623c      	str	r4, [r7, #32]
 80067ca:	415b      	adcs	r3, r3
 80067cc:	627b      	str	r3, [r7, #36]	; 0x24
 80067ce:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80067d2:	1812      	adds	r2, r2, r0
 80067d4:	eb41 0303 	adc.w	r3, r1, r3
 80067d8:	f04f 0400 	mov.w	r4, #0
 80067dc:	f04f 0500 	mov.w	r5, #0
 80067e0:	00dd      	lsls	r5, r3, #3
 80067e2:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80067e6:	00d4      	lsls	r4, r2, #3
 80067e8:	4622      	mov	r2, r4
 80067ea:	462b      	mov	r3, r5
 80067ec:	1814      	adds	r4, r2, r0
 80067ee:	653c      	str	r4, [r7, #80]	; 0x50
 80067f0:	414b      	adcs	r3, r1
 80067f2:	657b      	str	r3, [r7, #84]	; 0x54
 80067f4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80067f6:	685b      	ldr	r3, [r3, #4]
 80067f8:	461a      	mov	r2, r3
 80067fa:	f04f 0300 	mov.w	r3, #0
 80067fe:	1891      	adds	r1, r2, r2
 8006800:	61b9      	str	r1, [r7, #24]
 8006802:	415b      	adcs	r3, r3
 8006804:	61fb      	str	r3, [r7, #28]
 8006806:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800680a:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800680e:	f7fa fa43 	bl	8000c98 <__aeabi_uldivmod>
 8006812:	4602      	mov	r2, r0
 8006814:	460b      	mov	r3, r1
 8006816:	4b6c      	ldr	r3, [pc, #432]	; (80069c8 <UART_SetConfig+0x38c>)
 8006818:	fba3 1302 	umull	r1, r3, r3, r2
 800681c:	095b      	lsrs	r3, r3, #5
 800681e:	2164      	movs	r1, #100	; 0x64
 8006820:	fb01 f303 	mul.w	r3, r1, r3
 8006824:	1ad3      	subs	r3, r2, r3
 8006826:	00db      	lsls	r3, r3, #3
 8006828:	3332      	adds	r3, #50	; 0x32
 800682a:	4a67      	ldr	r2, [pc, #412]	; (80069c8 <UART_SetConfig+0x38c>)
 800682c:	fba2 2303 	umull	r2, r3, r2, r3
 8006830:	095b      	lsrs	r3, r3, #5
 8006832:	f003 0207 	and.w	r2, r3, #7
 8006836:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	4432      	add	r2, r6
 800683c:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800683e:	e0b9      	b.n	80069b4 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006840:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006842:	461c      	mov	r4, r3
 8006844:	f04f 0500 	mov.w	r5, #0
 8006848:	4622      	mov	r2, r4
 800684a:	462b      	mov	r3, r5
 800684c:	1891      	adds	r1, r2, r2
 800684e:	6139      	str	r1, [r7, #16]
 8006850:	415b      	adcs	r3, r3
 8006852:	617b      	str	r3, [r7, #20]
 8006854:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8006858:	1912      	adds	r2, r2, r4
 800685a:	eb45 0303 	adc.w	r3, r5, r3
 800685e:	f04f 0000 	mov.w	r0, #0
 8006862:	f04f 0100 	mov.w	r1, #0
 8006866:	00d9      	lsls	r1, r3, #3
 8006868:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800686c:	00d0      	lsls	r0, r2, #3
 800686e:	4602      	mov	r2, r0
 8006870:	460b      	mov	r3, r1
 8006872:	eb12 0804 	adds.w	r8, r2, r4
 8006876:	eb43 0905 	adc.w	r9, r3, r5
 800687a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800687c:	685b      	ldr	r3, [r3, #4]
 800687e:	4618      	mov	r0, r3
 8006880:	f04f 0100 	mov.w	r1, #0
 8006884:	f04f 0200 	mov.w	r2, #0
 8006888:	f04f 0300 	mov.w	r3, #0
 800688c:	008b      	lsls	r3, r1, #2
 800688e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8006892:	0082      	lsls	r2, r0, #2
 8006894:	4640      	mov	r0, r8
 8006896:	4649      	mov	r1, r9
 8006898:	f7fa f9fe 	bl	8000c98 <__aeabi_uldivmod>
 800689c:	4602      	mov	r2, r0
 800689e:	460b      	mov	r3, r1
 80068a0:	4b49      	ldr	r3, [pc, #292]	; (80069c8 <UART_SetConfig+0x38c>)
 80068a2:	fba3 2302 	umull	r2, r3, r3, r2
 80068a6:	095b      	lsrs	r3, r3, #5
 80068a8:	011e      	lsls	r6, r3, #4
 80068aa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80068ac:	4618      	mov	r0, r3
 80068ae:	f04f 0100 	mov.w	r1, #0
 80068b2:	4602      	mov	r2, r0
 80068b4:	460b      	mov	r3, r1
 80068b6:	1894      	adds	r4, r2, r2
 80068b8:	60bc      	str	r4, [r7, #8]
 80068ba:	415b      	adcs	r3, r3
 80068bc:	60fb      	str	r3, [r7, #12]
 80068be:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80068c2:	1812      	adds	r2, r2, r0
 80068c4:	eb41 0303 	adc.w	r3, r1, r3
 80068c8:	f04f 0400 	mov.w	r4, #0
 80068cc:	f04f 0500 	mov.w	r5, #0
 80068d0:	00dd      	lsls	r5, r3, #3
 80068d2:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80068d6:	00d4      	lsls	r4, r2, #3
 80068d8:	4622      	mov	r2, r4
 80068da:	462b      	mov	r3, r5
 80068dc:	1814      	adds	r4, r2, r0
 80068de:	64bc      	str	r4, [r7, #72]	; 0x48
 80068e0:	414b      	adcs	r3, r1
 80068e2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80068e4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80068e6:	685b      	ldr	r3, [r3, #4]
 80068e8:	4618      	mov	r0, r3
 80068ea:	f04f 0100 	mov.w	r1, #0
 80068ee:	f04f 0200 	mov.w	r2, #0
 80068f2:	f04f 0300 	mov.w	r3, #0
 80068f6:	008b      	lsls	r3, r1, #2
 80068f8:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80068fc:	0082      	lsls	r2, r0, #2
 80068fe:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8006902:	f7fa f9c9 	bl	8000c98 <__aeabi_uldivmod>
 8006906:	4602      	mov	r2, r0
 8006908:	460b      	mov	r3, r1
 800690a:	4b2f      	ldr	r3, [pc, #188]	; (80069c8 <UART_SetConfig+0x38c>)
 800690c:	fba3 1302 	umull	r1, r3, r3, r2
 8006910:	095b      	lsrs	r3, r3, #5
 8006912:	2164      	movs	r1, #100	; 0x64
 8006914:	fb01 f303 	mul.w	r3, r1, r3
 8006918:	1ad3      	subs	r3, r2, r3
 800691a:	011b      	lsls	r3, r3, #4
 800691c:	3332      	adds	r3, #50	; 0x32
 800691e:	4a2a      	ldr	r2, [pc, #168]	; (80069c8 <UART_SetConfig+0x38c>)
 8006920:	fba2 2303 	umull	r2, r3, r2, r3
 8006924:	095b      	lsrs	r3, r3, #5
 8006926:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800692a:	441e      	add	r6, r3
 800692c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800692e:	4618      	mov	r0, r3
 8006930:	f04f 0100 	mov.w	r1, #0
 8006934:	4602      	mov	r2, r0
 8006936:	460b      	mov	r3, r1
 8006938:	1894      	adds	r4, r2, r2
 800693a:	603c      	str	r4, [r7, #0]
 800693c:	415b      	adcs	r3, r3
 800693e:	607b      	str	r3, [r7, #4]
 8006940:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006944:	1812      	adds	r2, r2, r0
 8006946:	eb41 0303 	adc.w	r3, r1, r3
 800694a:	f04f 0400 	mov.w	r4, #0
 800694e:	f04f 0500 	mov.w	r5, #0
 8006952:	00dd      	lsls	r5, r3, #3
 8006954:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8006958:	00d4      	lsls	r4, r2, #3
 800695a:	4622      	mov	r2, r4
 800695c:	462b      	mov	r3, r5
 800695e:	eb12 0a00 	adds.w	sl, r2, r0
 8006962:	eb43 0b01 	adc.w	fp, r3, r1
 8006966:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006968:	685b      	ldr	r3, [r3, #4]
 800696a:	4618      	mov	r0, r3
 800696c:	f04f 0100 	mov.w	r1, #0
 8006970:	f04f 0200 	mov.w	r2, #0
 8006974:	f04f 0300 	mov.w	r3, #0
 8006978:	008b      	lsls	r3, r1, #2
 800697a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800697e:	0082      	lsls	r2, r0, #2
 8006980:	4650      	mov	r0, sl
 8006982:	4659      	mov	r1, fp
 8006984:	f7fa f988 	bl	8000c98 <__aeabi_uldivmod>
 8006988:	4602      	mov	r2, r0
 800698a:	460b      	mov	r3, r1
 800698c:	4b0e      	ldr	r3, [pc, #56]	; (80069c8 <UART_SetConfig+0x38c>)
 800698e:	fba3 1302 	umull	r1, r3, r3, r2
 8006992:	095b      	lsrs	r3, r3, #5
 8006994:	2164      	movs	r1, #100	; 0x64
 8006996:	fb01 f303 	mul.w	r3, r1, r3
 800699a:	1ad3      	subs	r3, r2, r3
 800699c:	011b      	lsls	r3, r3, #4
 800699e:	3332      	adds	r3, #50	; 0x32
 80069a0:	4a09      	ldr	r2, [pc, #36]	; (80069c8 <UART_SetConfig+0x38c>)
 80069a2:	fba2 2303 	umull	r2, r3, r2, r3
 80069a6:	095b      	lsrs	r3, r3, #5
 80069a8:	f003 020f 	and.w	r2, r3, #15
 80069ac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	4432      	add	r2, r6
 80069b2:	609a      	str	r2, [r3, #8]
}
 80069b4:	bf00      	nop
 80069b6:	377c      	adds	r7, #124	; 0x7c
 80069b8:	46bd      	mov	sp, r7
 80069ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80069be:	bf00      	nop
 80069c0:	40011000 	.word	0x40011000
 80069c4:	40011400 	.word	0x40011400
 80069c8:	51eb851f 	.word	0x51eb851f

080069cc <__errno>:
 80069cc:	4b01      	ldr	r3, [pc, #4]	; (80069d4 <__errno+0x8>)
 80069ce:	6818      	ldr	r0, [r3, #0]
 80069d0:	4770      	bx	lr
 80069d2:	bf00      	nop
 80069d4:	2000000c 	.word	0x2000000c

080069d8 <__libc_init_array>:
 80069d8:	b570      	push	{r4, r5, r6, lr}
 80069da:	4d0d      	ldr	r5, [pc, #52]	; (8006a10 <__libc_init_array+0x38>)
 80069dc:	4c0d      	ldr	r4, [pc, #52]	; (8006a14 <__libc_init_array+0x3c>)
 80069de:	1b64      	subs	r4, r4, r5
 80069e0:	10a4      	asrs	r4, r4, #2
 80069e2:	2600      	movs	r6, #0
 80069e4:	42a6      	cmp	r6, r4
 80069e6:	d109      	bne.n	80069fc <__libc_init_array+0x24>
 80069e8:	4d0b      	ldr	r5, [pc, #44]	; (8006a18 <__libc_init_array+0x40>)
 80069ea:	4c0c      	ldr	r4, [pc, #48]	; (8006a1c <__libc_init_array+0x44>)
 80069ec:	f002 ff38 	bl	8009860 <_init>
 80069f0:	1b64      	subs	r4, r4, r5
 80069f2:	10a4      	asrs	r4, r4, #2
 80069f4:	2600      	movs	r6, #0
 80069f6:	42a6      	cmp	r6, r4
 80069f8:	d105      	bne.n	8006a06 <__libc_init_array+0x2e>
 80069fa:	bd70      	pop	{r4, r5, r6, pc}
 80069fc:	f855 3b04 	ldr.w	r3, [r5], #4
 8006a00:	4798      	blx	r3
 8006a02:	3601      	adds	r6, #1
 8006a04:	e7ee      	b.n	80069e4 <__libc_init_array+0xc>
 8006a06:	f855 3b04 	ldr.w	r3, [r5], #4
 8006a0a:	4798      	blx	r3
 8006a0c:	3601      	adds	r6, #1
 8006a0e:	e7f2      	b.n	80069f6 <__libc_init_array+0x1e>
 8006a10:	08009c9c 	.word	0x08009c9c
 8006a14:	08009c9c 	.word	0x08009c9c
 8006a18:	08009c9c 	.word	0x08009c9c
 8006a1c:	08009ca0 	.word	0x08009ca0

08006a20 <memset>:
 8006a20:	4402      	add	r2, r0
 8006a22:	4603      	mov	r3, r0
 8006a24:	4293      	cmp	r3, r2
 8006a26:	d100      	bne.n	8006a2a <memset+0xa>
 8006a28:	4770      	bx	lr
 8006a2a:	f803 1b01 	strb.w	r1, [r3], #1
 8006a2e:	e7f9      	b.n	8006a24 <memset+0x4>

08006a30 <__cvt>:
 8006a30:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006a34:	ec55 4b10 	vmov	r4, r5, d0
 8006a38:	2d00      	cmp	r5, #0
 8006a3a:	460e      	mov	r6, r1
 8006a3c:	4619      	mov	r1, r3
 8006a3e:	462b      	mov	r3, r5
 8006a40:	bfbb      	ittet	lt
 8006a42:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006a46:	461d      	movlt	r5, r3
 8006a48:	2300      	movge	r3, #0
 8006a4a:	232d      	movlt	r3, #45	; 0x2d
 8006a4c:	700b      	strb	r3, [r1, #0]
 8006a4e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006a50:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006a54:	4691      	mov	r9, r2
 8006a56:	f023 0820 	bic.w	r8, r3, #32
 8006a5a:	bfbc      	itt	lt
 8006a5c:	4622      	movlt	r2, r4
 8006a5e:	4614      	movlt	r4, r2
 8006a60:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006a64:	d005      	beq.n	8006a72 <__cvt+0x42>
 8006a66:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006a6a:	d100      	bne.n	8006a6e <__cvt+0x3e>
 8006a6c:	3601      	adds	r6, #1
 8006a6e:	2102      	movs	r1, #2
 8006a70:	e000      	b.n	8006a74 <__cvt+0x44>
 8006a72:	2103      	movs	r1, #3
 8006a74:	ab03      	add	r3, sp, #12
 8006a76:	9301      	str	r3, [sp, #4]
 8006a78:	ab02      	add	r3, sp, #8
 8006a7a:	9300      	str	r3, [sp, #0]
 8006a7c:	ec45 4b10 	vmov	d0, r4, r5
 8006a80:	4653      	mov	r3, sl
 8006a82:	4632      	mov	r2, r6
 8006a84:	f000 fcec 	bl	8007460 <_dtoa_r>
 8006a88:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006a8c:	4607      	mov	r7, r0
 8006a8e:	d102      	bne.n	8006a96 <__cvt+0x66>
 8006a90:	f019 0f01 	tst.w	r9, #1
 8006a94:	d022      	beq.n	8006adc <__cvt+0xac>
 8006a96:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006a9a:	eb07 0906 	add.w	r9, r7, r6
 8006a9e:	d110      	bne.n	8006ac2 <__cvt+0x92>
 8006aa0:	783b      	ldrb	r3, [r7, #0]
 8006aa2:	2b30      	cmp	r3, #48	; 0x30
 8006aa4:	d10a      	bne.n	8006abc <__cvt+0x8c>
 8006aa6:	2200      	movs	r2, #0
 8006aa8:	2300      	movs	r3, #0
 8006aaa:	4620      	mov	r0, r4
 8006aac:	4629      	mov	r1, r5
 8006aae:	f7fa f813 	bl	8000ad8 <__aeabi_dcmpeq>
 8006ab2:	b918      	cbnz	r0, 8006abc <__cvt+0x8c>
 8006ab4:	f1c6 0601 	rsb	r6, r6, #1
 8006ab8:	f8ca 6000 	str.w	r6, [sl]
 8006abc:	f8da 3000 	ldr.w	r3, [sl]
 8006ac0:	4499      	add	r9, r3
 8006ac2:	2200      	movs	r2, #0
 8006ac4:	2300      	movs	r3, #0
 8006ac6:	4620      	mov	r0, r4
 8006ac8:	4629      	mov	r1, r5
 8006aca:	f7fa f805 	bl	8000ad8 <__aeabi_dcmpeq>
 8006ace:	b108      	cbz	r0, 8006ad4 <__cvt+0xa4>
 8006ad0:	f8cd 900c 	str.w	r9, [sp, #12]
 8006ad4:	2230      	movs	r2, #48	; 0x30
 8006ad6:	9b03      	ldr	r3, [sp, #12]
 8006ad8:	454b      	cmp	r3, r9
 8006ada:	d307      	bcc.n	8006aec <__cvt+0xbc>
 8006adc:	9b03      	ldr	r3, [sp, #12]
 8006ade:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006ae0:	1bdb      	subs	r3, r3, r7
 8006ae2:	4638      	mov	r0, r7
 8006ae4:	6013      	str	r3, [r2, #0]
 8006ae6:	b004      	add	sp, #16
 8006ae8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006aec:	1c59      	adds	r1, r3, #1
 8006aee:	9103      	str	r1, [sp, #12]
 8006af0:	701a      	strb	r2, [r3, #0]
 8006af2:	e7f0      	b.n	8006ad6 <__cvt+0xa6>

08006af4 <__exponent>:
 8006af4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006af6:	4603      	mov	r3, r0
 8006af8:	2900      	cmp	r1, #0
 8006afa:	bfb8      	it	lt
 8006afc:	4249      	neglt	r1, r1
 8006afe:	f803 2b02 	strb.w	r2, [r3], #2
 8006b02:	bfb4      	ite	lt
 8006b04:	222d      	movlt	r2, #45	; 0x2d
 8006b06:	222b      	movge	r2, #43	; 0x2b
 8006b08:	2909      	cmp	r1, #9
 8006b0a:	7042      	strb	r2, [r0, #1]
 8006b0c:	dd2a      	ble.n	8006b64 <__exponent+0x70>
 8006b0e:	f10d 0407 	add.w	r4, sp, #7
 8006b12:	46a4      	mov	ip, r4
 8006b14:	270a      	movs	r7, #10
 8006b16:	46a6      	mov	lr, r4
 8006b18:	460a      	mov	r2, r1
 8006b1a:	fb91 f6f7 	sdiv	r6, r1, r7
 8006b1e:	fb07 1516 	mls	r5, r7, r6, r1
 8006b22:	3530      	adds	r5, #48	; 0x30
 8006b24:	2a63      	cmp	r2, #99	; 0x63
 8006b26:	f104 34ff 	add.w	r4, r4, #4294967295
 8006b2a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8006b2e:	4631      	mov	r1, r6
 8006b30:	dcf1      	bgt.n	8006b16 <__exponent+0x22>
 8006b32:	3130      	adds	r1, #48	; 0x30
 8006b34:	f1ae 0502 	sub.w	r5, lr, #2
 8006b38:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006b3c:	1c44      	adds	r4, r0, #1
 8006b3e:	4629      	mov	r1, r5
 8006b40:	4561      	cmp	r1, ip
 8006b42:	d30a      	bcc.n	8006b5a <__exponent+0x66>
 8006b44:	f10d 0209 	add.w	r2, sp, #9
 8006b48:	eba2 020e 	sub.w	r2, r2, lr
 8006b4c:	4565      	cmp	r5, ip
 8006b4e:	bf88      	it	hi
 8006b50:	2200      	movhi	r2, #0
 8006b52:	4413      	add	r3, r2
 8006b54:	1a18      	subs	r0, r3, r0
 8006b56:	b003      	add	sp, #12
 8006b58:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006b5a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006b5e:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006b62:	e7ed      	b.n	8006b40 <__exponent+0x4c>
 8006b64:	2330      	movs	r3, #48	; 0x30
 8006b66:	3130      	adds	r1, #48	; 0x30
 8006b68:	7083      	strb	r3, [r0, #2]
 8006b6a:	70c1      	strb	r1, [r0, #3]
 8006b6c:	1d03      	adds	r3, r0, #4
 8006b6e:	e7f1      	b.n	8006b54 <__exponent+0x60>

08006b70 <_printf_float>:
 8006b70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b74:	ed2d 8b02 	vpush	{d8}
 8006b78:	b08d      	sub	sp, #52	; 0x34
 8006b7a:	460c      	mov	r4, r1
 8006b7c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006b80:	4616      	mov	r6, r2
 8006b82:	461f      	mov	r7, r3
 8006b84:	4605      	mov	r5, r0
 8006b86:	f001 fa57 	bl	8008038 <_localeconv_r>
 8006b8a:	f8d0 a000 	ldr.w	sl, [r0]
 8006b8e:	4650      	mov	r0, sl
 8006b90:	f7f9 fb26 	bl	80001e0 <strlen>
 8006b94:	2300      	movs	r3, #0
 8006b96:	930a      	str	r3, [sp, #40]	; 0x28
 8006b98:	6823      	ldr	r3, [r4, #0]
 8006b9a:	9305      	str	r3, [sp, #20]
 8006b9c:	f8d8 3000 	ldr.w	r3, [r8]
 8006ba0:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006ba4:	3307      	adds	r3, #7
 8006ba6:	f023 0307 	bic.w	r3, r3, #7
 8006baa:	f103 0208 	add.w	r2, r3, #8
 8006bae:	f8c8 2000 	str.w	r2, [r8]
 8006bb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bb6:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006bba:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8006bbe:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006bc2:	9307      	str	r3, [sp, #28]
 8006bc4:	f8cd 8018 	str.w	r8, [sp, #24]
 8006bc8:	ee08 0a10 	vmov	s16, r0
 8006bcc:	4b9f      	ldr	r3, [pc, #636]	; (8006e4c <_printf_float+0x2dc>)
 8006bce:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006bd2:	f04f 32ff 	mov.w	r2, #4294967295
 8006bd6:	f7f9 ffb1 	bl	8000b3c <__aeabi_dcmpun>
 8006bda:	bb88      	cbnz	r0, 8006c40 <_printf_float+0xd0>
 8006bdc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006be0:	4b9a      	ldr	r3, [pc, #616]	; (8006e4c <_printf_float+0x2dc>)
 8006be2:	f04f 32ff 	mov.w	r2, #4294967295
 8006be6:	f7f9 ff8b 	bl	8000b00 <__aeabi_dcmple>
 8006bea:	bb48      	cbnz	r0, 8006c40 <_printf_float+0xd0>
 8006bec:	2200      	movs	r2, #0
 8006bee:	2300      	movs	r3, #0
 8006bf0:	4640      	mov	r0, r8
 8006bf2:	4649      	mov	r1, r9
 8006bf4:	f7f9 ff7a 	bl	8000aec <__aeabi_dcmplt>
 8006bf8:	b110      	cbz	r0, 8006c00 <_printf_float+0x90>
 8006bfa:	232d      	movs	r3, #45	; 0x2d
 8006bfc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006c00:	4b93      	ldr	r3, [pc, #588]	; (8006e50 <_printf_float+0x2e0>)
 8006c02:	4894      	ldr	r0, [pc, #592]	; (8006e54 <_printf_float+0x2e4>)
 8006c04:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006c08:	bf94      	ite	ls
 8006c0a:	4698      	movls	r8, r3
 8006c0c:	4680      	movhi	r8, r0
 8006c0e:	2303      	movs	r3, #3
 8006c10:	6123      	str	r3, [r4, #16]
 8006c12:	9b05      	ldr	r3, [sp, #20]
 8006c14:	f023 0204 	bic.w	r2, r3, #4
 8006c18:	6022      	str	r2, [r4, #0]
 8006c1a:	f04f 0900 	mov.w	r9, #0
 8006c1e:	9700      	str	r7, [sp, #0]
 8006c20:	4633      	mov	r3, r6
 8006c22:	aa0b      	add	r2, sp, #44	; 0x2c
 8006c24:	4621      	mov	r1, r4
 8006c26:	4628      	mov	r0, r5
 8006c28:	f000 f9d8 	bl	8006fdc <_printf_common>
 8006c2c:	3001      	adds	r0, #1
 8006c2e:	f040 8090 	bne.w	8006d52 <_printf_float+0x1e2>
 8006c32:	f04f 30ff 	mov.w	r0, #4294967295
 8006c36:	b00d      	add	sp, #52	; 0x34
 8006c38:	ecbd 8b02 	vpop	{d8}
 8006c3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c40:	4642      	mov	r2, r8
 8006c42:	464b      	mov	r3, r9
 8006c44:	4640      	mov	r0, r8
 8006c46:	4649      	mov	r1, r9
 8006c48:	f7f9 ff78 	bl	8000b3c <__aeabi_dcmpun>
 8006c4c:	b140      	cbz	r0, 8006c60 <_printf_float+0xf0>
 8006c4e:	464b      	mov	r3, r9
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	bfbc      	itt	lt
 8006c54:	232d      	movlt	r3, #45	; 0x2d
 8006c56:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006c5a:	487f      	ldr	r0, [pc, #508]	; (8006e58 <_printf_float+0x2e8>)
 8006c5c:	4b7f      	ldr	r3, [pc, #508]	; (8006e5c <_printf_float+0x2ec>)
 8006c5e:	e7d1      	b.n	8006c04 <_printf_float+0x94>
 8006c60:	6863      	ldr	r3, [r4, #4]
 8006c62:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8006c66:	9206      	str	r2, [sp, #24]
 8006c68:	1c5a      	adds	r2, r3, #1
 8006c6a:	d13f      	bne.n	8006cec <_printf_float+0x17c>
 8006c6c:	2306      	movs	r3, #6
 8006c6e:	6063      	str	r3, [r4, #4]
 8006c70:	9b05      	ldr	r3, [sp, #20]
 8006c72:	6861      	ldr	r1, [r4, #4]
 8006c74:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006c78:	2300      	movs	r3, #0
 8006c7a:	9303      	str	r3, [sp, #12]
 8006c7c:	ab0a      	add	r3, sp, #40	; 0x28
 8006c7e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8006c82:	ab09      	add	r3, sp, #36	; 0x24
 8006c84:	ec49 8b10 	vmov	d0, r8, r9
 8006c88:	9300      	str	r3, [sp, #0]
 8006c8a:	6022      	str	r2, [r4, #0]
 8006c8c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006c90:	4628      	mov	r0, r5
 8006c92:	f7ff fecd 	bl	8006a30 <__cvt>
 8006c96:	9b06      	ldr	r3, [sp, #24]
 8006c98:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006c9a:	2b47      	cmp	r3, #71	; 0x47
 8006c9c:	4680      	mov	r8, r0
 8006c9e:	d108      	bne.n	8006cb2 <_printf_float+0x142>
 8006ca0:	1cc8      	adds	r0, r1, #3
 8006ca2:	db02      	blt.n	8006caa <_printf_float+0x13a>
 8006ca4:	6863      	ldr	r3, [r4, #4]
 8006ca6:	4299      	cmp	r1, r3
 8006ca8:	dd41      	ble.n	8006d2e <_printf_float+0x1be>
 8006caa:	f1ab 0b02 	sub.w	fp, fp, #2
 8006cae:	fa5f fb8b 	uxtb.w	fp, fp
 8006cb2:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006cb6:	d820      	bhi.n	8006cfa <_printf_float+0x18a>
 8006cb8:	3901      	subs	r1, #1
 8006cba:	465a      	mov	r2, fp
 8006cbc:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006cc0:	9109      	str	r1, [sp, #36]	; 0x24
 8006cc2:	f7ff ff17 	bl	8006af4 <__exponent>
 8006cc6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006cc8:	1813      	adds	r3, r2, r0
 8006cca:	2a01      	cmp	r2, #1
 8006ccc:	4681      	mov	r9, r0
 8006cce:	6123      	str	r3, [r4, #16]
 8006cd0:	dc02      	bgt.n	8006cd8 <_printf_float+0x168>
 8006cd2:	6822      	ldr	r2, [r4, #0]
 8006cd4:	07d2      	lsls	r2, r2, #31
 8006cd6:	d501      	bpl.n	8006cdc <_printf_float+0x16c>
 8006cd8:	3301      	adds	r3, #1
 8006cda:	6123      	str	r3, [r4, #16]
 8006cdc:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d09c      	beq.n	8006c1e <_printf_float+0xae>
 8006ce4:	232d      	movs	r3, #45	; 0x2d
 8006ce6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006cea:	e798      	b.n	8006c1e <_printf_float+0xae>
 8006cec:	9a06      	ldr	r2, [sp, #24]
 8006cee:	2a47      	cmp	r2, #71	; 0x47
 8006cf0:	d1be      	bne.n	8006c70 <_printf_float+0x100>
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d1bc      	bne.n	8006c70 <_printf_float+0x100>
 8006cf6:	2301      	movs	r3, #1
 8006cf8:	e7b9      	b.n	8006c6e <_printf_float+0xfe>
 8006cfa:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006cfe:	d118      	bne.n	8006d32 <_printf_float+0x1c2>
 8006d00:	2900      	cmp	r1, #0
 8006d02:	6863      	ldr	r3, [r4, #4]
 8006d04:	dd0b      	ble.n	8006d1e <_printf_float+0x1ae>
 8006d06:	6121      	str	r1, [r4, #16]
 8006d08:	b913      	cbnz	r3, 8006d10 <_printf_float+0x1a0>
 8006d0a:	6822      	ldr	r2, [r4, #0]
 8006d0c:	07d0      	lsls	r0, r2, #31
 8006d0e:	d502      	bpl.n	8006d16 <_printf_float+0x1a6>
 8006d10:	3301      	adds	r3, #1
 8006d12:	440b      	add	r3, r1
 8006d14:	6123      	str	r3, [r4, #16]
 8006d16:	65a1      	str	r1, [r4, #88]	; 0x58
 8006d18:	f04f 0900 	mov.w	r9, #0
 8006d1c:	e7de      	b.n	8006cdc <_printf_float+0x16c>
 8006d1e:	b913      	cbnz	r3, 8006d26 <_printf_float+0x1b6>
 8006d20:	6822      	ldr	r2, [r4, #0]
 8006d22:	07d2      	lsls	r2, r2, #31
 8006d24:	d501      	bpl.n	8006d2a <_printf_float+0x1ba>
 8006d26:	3302      	adds	r3, #2
 8006d28:	e7f4      	b.n	8006d14 <_printf_float+0x1a4>
 8006d2a:	2301      	movs	r3, #1
 8006d2c:	e7f2      	b.n	8006d14 <_printf_float+0x1a4>
 8006d2e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8006d32:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d34:	4299      	cmp	r1, r3
 8006d36:	db05      	blt.n	8006d44 <_printf_float+0x1d4>
 8006d38:	6823      	ldr	r3, [r4, #0]
 8006d3a:	6121      	str	r1, [r4, #16]
 8006d3c:	07d8      	lsls	r0, r3, #31
 8006d3e:	d5ea      	bpl.n	8006d16 <_printf_float+0x1a6>
 8006d40:	1c4b      	adds	r3, r1, #1
 8006d42:	e7e7      	b.n	8006d14 <_printf_float+0x1a4>
 8006d44:	2900      	cmp	r1, #0
 8006d46:	bfd4      	ite	le
 8006d48:	f1c1 0202 	rsble	r2, r1, #2
 8006d4c:	2201      	movgt	r2, #1
 8006d4e:	4413      	add	r3, r2
 8006d50:	e7e0      	b.n	8006d14 <_printf_float+0x1a4>
 8006d52:	6823      	ldr	r3, [r4, #0]
 8006d54:	055a      	lsls	r2, r3, #21
 8006d56:	d407      	bmi.n	8006d68 <_printf_float+0x1f8>
 8006d58:	6923      	ldr	r3, [r4, #16]
 8006d5a:	4642      	mov	r2, r8
 8006d5c:	4631      	mov	r1, r6
 8006d5e:	4628      	mov	r0, r5
 8006d60:	47b8      	blx	r7
 8006d62:	3001      	adds	r0, #1
 8006d64:	d12c      	bne.n	8006dc0 <_printf_float+0x250>
 8006d66:	e764      	b.n	8006c32 <_printf_float+0xc2>
 8006d68:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006d6c:	f240 80e0 	bls.w	8006f30 <_printf_float+0x3c0>
 8006d70:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006d74:	2200      	movs	r2, #0
 8006d76:	2300      	movs	r3, #0
 8006d78:	f7f9 feae 	bl	8000ad8 <__aeabi_dcmpeq>
 8006d7c:	2800      	cmp	r0, #0
 8006d7e:	d034      	beq.n	8006dea <_printf_float+0x27a>
 8006d80:	4a37      	ldr	r2, [pc, #220]	; (8006e60 <_printf_float+0x2f0>)
 8006d82:	2301      	movs	r3, #1
 8006d84:	4631      	mov	r1, r6
 8006d86:	4628      	mov	r0, r5
 8006d88:	47b8      	blx	r7
 8006d8a:	3001      	adds	r0, #1
 8006d8c:	f43f af51 	beq.w	8006c32 <_printf_float+0xc2>
 8006d90:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006d94:	429a      	cmp	r2, r3
 8006d96:	db02      	blt.n	8006d9e <_printf_float+0x22e>
 8006d98:	6823      	ldr	r3, [r4, #0]
 8006d9a:	07d8      	lsls	r0, r3, #31
 8006d9c:	d510      	bpl.n	8006dc0 <_printf_float+0x250>
 8006d9e:	ee18 3a10 	vmov	r3, s16
 8006da2:	4652      	mov	r2, sl
 8006da4:	4631      	mov	r1, r6
 8006da6:	4628      	mov	r0, r5
 8006da8:	47b8      	blx	r7
 8006daa:	3001      	adds	r0, #1
 8006dac:	f43f af41 	beq.w	8006c32 <_printf_float+0xc2>
 8006db0:	f04f 0800 	mov.w	r8, #0
 8006db4:	f104 091a 	add.w	r9, r4, #26
 8006db8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006dba:	3b01      	subs	r3, #1
 8006dbc:	4543      	cmp	r3, r8
 8006dbe:	dc09      	bgt.n	8006dd4 <_printf_float+0x264>
 8006dc0:	6823      	ldr	r3, [r4, #0]
 8006dc2:	079b      	lsls	r3, r3, #30
 8006dc4:	f100 8105 	bmi.w	8006fd2 <_printf_float+0x462>
 8006dc8:	68e0      	ldr	r0, [r4, #12]
 8006dca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006dcc:	4298      	cmp	r0, r3
 8006dce:	bfb8      	it	lt
 8006dd0:	4618      	movlt	r0, r3
 8006dd2:	e730      	b.n	8006c36 <_printf_float+0xc6>
 8006dd4:	2301      	movs	r3, #1
 8006dd6:	464a      	mov	r2, r9
 8006dd8:	4631      	mov	r1, r6
 8006dda:	4628      	mov	r0, r5
 8006ddc:	47b8      	blx	r7
 8006dde:	3001      	adds	r0, #1
 8006de0:	f43f af27 	beq.w	8006c32 <_printf_float+0xc2>
 8006de4:	f108 0801 	add.w	r8, r8, #1
 8006de8:	e7e6      	b.n	8006db8 <_printf_float+0x248>
 8006dea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	dc39      	bgt.n	8006e64 <_printf_float+0x2f4>
 8006df0:	4a1b      	ldr	r2, [pc, #108]	; (8006e60 <_printf_float+0x2f0>)
 8006df2:	2301      	movs	r3, #1
 8006df4:	4631      	mov	r1, r6
 8006df6:	4628      	mov	r0, r5
 8006df8:	47b8      	blx	r7
 8006dfa:	3001      	adds	r0, #1
 8006dfc:	f43f af19 	beq.w	8006c32 <_printf_float+0xc2>
 8006e00:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006e04:	4313      	orrs	r3, r2
 8006e06:	d102      	bne.n	8006e0e <_printf_float+0x29e>
 8006e08:	6823      	ldr	r3, [r4, #0]
 8006e0a:	07d9      	lsls	r1, r3, #31
 8006e0c:	d5d8      	bpl.n	8006dc0 <_printf_float+0x250>
 8006e0e:	ee18 3a10 	vmov	r3, s16
 8006e12:	4652      	mov	r2, sl
 8006e14:	4631      	mov	r1, r6
 8006e16:	4628      	mov	r0, r5
 8006e18:	47b8      	blx	r7
 8006e1a:	3001      	adds	r0, #1
 8006e1c:	f43f af09 	beq.w	8006c32 <_printf_float+0xc2>
 8006e20:	f04f 0900 	mov.w	r9, #0
 8006e24:	f104 0a1a 	add.w	sl, r4, #26
 8006e28:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e2a:	425b      	negs	r3, r3
 8006e2c:	454b      	cmp	r3, r9
 8006e2e:	dc01      	bgt.n	8006e34 <_printf_float+0x2c4>
 8006e30:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e32:	e792      	b.n	8006d5a <_printf_float+0x1ea>
 8006e34:	2301      	movs	r3, #1
 8006e36:	4652      	mov	r2, sl
 8006e38:	4631      	mov	r1, r6
 8006e3a:	4628      	mov	r0, r5
 8006e3c:	47b8      	blx	r7
 8006e3e:	3001      	adds	r0, #1
 8006e40:	f43f aef7 	beq.w	8006c32 <_printf_float+0xc2>
 8006e44:	f109 0901 	add.w	r9, r9, #1
 8006e48:	e7ee      	b.n	8006e28 <_printf_float+0x2b8>
 8006e4a:	bf00      	nop
 8006e4c:	7fefffff 	.word	0x7fefffff
 8006e50:	080098b8 	.word	0x080098b8
 8006e54:	080098bc 	.word	0x080098bc
 8006e58:	080098c4 	.word	0x080098c4
 8006e5c:	080098c0 	.word	0x080098c0
 8006e60:	080098c8 	.word	0x080098c8
 8006e64:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006e66:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006e68:	429a      	cmp	r2, r3
 8006e6a:	bfa8      	it	ge
 8006e6c:	461a      	movge	r2, r3
 8006e6e:	2a00      	cmp	r2, #0
 8006e70:	4691      	mov	r9, r2
 8006e72:	dc37      	bgt.n	8006ee4 <_printf_float+0x374>
 8006e74:	f04f 0b00 	mov.w	fp, #0
 8006e78:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006e7c:	f104 021a 	add.w	r2, r4, #26
 8006e80:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006e82:	9305      	str	r3, [sp, #20]
 8006e84:	eba3 0309 	sub.w	r3, r3, r9
 8006e88:	455b      	cmp	r3, fp
 8006e8a:	dc33      	bgt.n	8006ef4 <_printf_float+0x384>
 8006e8c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006e90:	429a      	cmp	r2, r3
 8006e92:	db3b      	blt.n	8006f0c <_printf_float+0x39c>
 8006e94:	6823      	ldr	r3, [r4, #0]
 8006e96:	07da      	lsls	r2, r3, #31
 8006e98:	d438      	bmi.n	8006f0c <_printf_float+0x39c>
 8006e9a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006e9c:	9b05      	ldr	r3, [sp, #20]
 8006e9e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006ea0:	1ad3      	subs	r3, r2, r3
 8006ea2:	eba2 0901 	sub.w	r9, r2, r1
 8006ea6:	4599      	cmp	r9, r3
 8006ea8:	bfa8      	it	ge
 8006eaa:	4699      	movge	r9, r3
 8006eac:	f1b9 0f00 	cmp.w	r9, #0
 8006eb0:	dc35      	bgt.n	8006f1e <_printf_float+0x3ae>
 8006eb2:	f04f 0800 	mov.w	r8, #0
 8006eb6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006eba:	f104 0a1a 	add.w	sl, r4, #26
 8006ebe:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006ec2:	1a9b      	subs	r3, r3, r2
 8006ec4:	eba3 0309 	sub.w	r3, r3, r9
 8006ec8:	4543      	cmp	r3, r8
 8006eca:	f77f af79 	ble.w	8006dc0 <_printf_float+0x250>
 8006ece:	2301      	movs	r3, #1
 8006ed0:	4652      	mov	r2, sl
 8006ed2:	4631      	mov	r1, r6
 8006ed4:	4628      	mov	r0, r5
 8006ed6:	47b8      	blx	r7
 8006ed8:	3001      	adds	r0, #1
 8006eda:	f43f aeaa 	beq.w	8006c32 <_printf_float+0xc2>
 8006ede:	f108 0801 	add.w	r8, r8, #1
 8006ee2:	e7ec      	b.n	8006ebe <_printf_float+0x34e>
 8006ee4:	4613      	mov	r3, r2
 8006ee6:	4631      	mov	r1, r6
 8006ee8:	4642      	mov	r2, r8
 8006eea:	4628      	mov	r0, r5
 8006eec:	47b8      	blx	r7
 8006eee:	3001      	adds	r0, #1
 8006ef0:	d1c0      	bne.n	8006e74 <_printf_float+0x304>
 8006ef2:	e69e      	b.n	8006c32 <_printf_float+0xc2>
 8006ef4:	2301      	movs	r3, #1
 8006ef6:	4631      	mov	r1, r6
 8006ef8:	4628      	mov	r0, r5
 8006efa:	9205      	str	r2, [sp, #20]
 8006efc:	47b8      	blx	r7
 8006efe:	3001      	adds	r0, #1
 8006f00:	f43f ae97 	beq.w	8006c32 <_printf_float+0xc2>
 8006f04:	9a05      	ldr	r2, [sp, #20]
 8006f06:	f10b 0b01 	add.w	fp, fp, #1
 8006f0a:	e7b9      	b.n	8006e80 <_printf_float+0x310>
 8006f0c:	ee18 3a10 	vmov	r3, s16
 8006f10:	4652      	mov	r2, sl
 8006f12:	4631      	mov	r1, r6
 8006f14:	4628      	mov	r0, r5
 8006f16:	47b8      	blx	r7
 8006f18:	3001      	adds	r0, #1
 8006f1a:	d1be      	bne.n	8006e9a <_printf_float+0x32a>
 8006f1c:	e689      	b.n	8006c32 <_printf_float+0xc2>
 8006f1e:	9a05      	ldr	r2, [sp, #20]
 8006f20:	464b      	mov	r3, r9
 8006f22:	4442      	add	r2, r8
 8006f24:	4631      	mov	r1, r6
 8006f26:	4628      	mov	r0, r5
 8006f28:	47b8      	blx	r7
 8006f2a:	3001      	adds	r0, #1
 8006f2c:	d1c1      	bne.n	8006eb2 <_printf_float+0x342>
 8006f2e:	e680      	b.n	8006c32 <_printf_float+0xc2>
 8006f30:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006f32:	2a01      	cmp	r2, #1
 8006f34:	dc01      	bgt.n	8006f3a <_printf_float+0x3ca>
 8006f36:	07db      	lsls	r3, r3, #31
 8006f38:	d538      	bpl.n	8006fac <_printf_float+0x43c>
 8006f3a:	2301      	movs	r3, #1
 8006f3c:	4642      	mov	r2, r8
 8006f3e:	4631      	mov	r1, r6
 8006f40:	4628      	mov	r0, r5
 8006f42:	47b8      	blx	r7
 8006f44:	3001      	adds	r0, #1
 8006f46:	f43f ae74 	beq.w	8006c32 <_printf_float+0xc2>
 8006f4a:	ee18 3a10 	vmov	r3, s16
 8006f4e:	4652      	mov	r2, sl
 8006f50:	4631      	mov	r1, r6
 8006f52:	4628      	mov	r0, r5
 8006f54:	47b8      	blx	r7
 8006f56:	3001      	adds	r0, #1
 8006f58:	f43f ae6b 	beq.w	8006c32 <_printf_float+0xc2>
 8006f5c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006f60:	2200      	movs	r2, #0
 8006f62:	2300      	movs	r3, #0
 8006f64:	f7f9 fdb8 	bl	8000ad8 <__aeabi_dcmpeq>
 8006f68:	b9d8      	cbnz	r0, 8006fa2 <_printf_float+0x432>
 8006f6a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f6c:	f108 0201 	add.w	r2, r8, #1
 8006f70:	3b01      	subs	r3, #1
 8006f72:	4631      	mov	r1, r6
 8006f74:	4628      	mov	r0, r5
 8006f76:	47b8      	blx	r7
 8006f78:	3001      	adds	r0, #1
 8006f7a:	d10e      	bne.n	8006f9a <_printf_float+0x42a>
 8006f7c:	e659      	b.n	8006c32 <_printf_float+0xc2>
 8006f7e:	2301      	movs	r3, #1
 8006f80:	4652      	mov	r2, sl
 8006f82:	4631      	mov	r1, r6
 8006f84:	4628      	mov	r0, r5
 8006f86:	47b8      	blx	r7
 8006f88:	3001      	adds	r0, #1
 8006f8a:	f43f ae52 	beq.w	8006c32 <_printf_float+0xc2>
 8006f8e:	f108 0801 	add.w	r8, r8, #1
 8006f92:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f94:	3b01      	subs	r3, #1
 8006f96:	4543      	cmp	r3, r8
 8006f98:	dcf1      	bgt.n	8006f7e <_printf_float+0x40e>
 8006f9a:	464b      	mov	r3, r9
 8006f9c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006fa0:	e6dc      	b.n	8006d5c <_printf_float+0x1ec>
 8006fa2:	f04f 0800 	mov.w	r8, #0
 8006fa6:	f104 0a1a 	add.w	sl, r4, #26
 8006faa:	e7f2      	b.n	8006f92 <_printf_float+0x422>
 8006fac:	2301      	movs	r3, #1
 8006fae:	4642      	mov	r2, r8
 8006fb0:	e7df      	b.n	8006f72 <_printf_float+0x402>
 8006fb2:	2301      	movs	r3, #1
 8006fb4:	464a      	mov	r2, r9
 8006fb6:	4631      	mov	r1, r6
 8006fb8:	4628      	mov	r0, r5
 8006fba:	47b8      	blx	r7
 8006fbc:	3001      	adds	r0, #1
 8006fbe:	f43f ae38 	beq.w	8006c32 <_printf_float+0xc2>
 8006fc2:	f108 0801 	add.w	r8, r8, #1
 8006fc6:	68e3      	ldr	r3, [r4, #12]
 8006fc8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006fca:	1a5b      	subs	r3, r3, r1
 8006fcc:	4543      	cmp	r3, r8
 8006fce:	dcf0      	bgt.n	8006fb2 <_printf_float+0x442>
 8006fd0:	e6fa      	b.n	8006dc8 <_printf_float+0x258>
 8006fd2:	f04f 0800 	mov.w	r8, #0
 8006fd6:	f104 0919 	add.w	r9, r4, #25
 8006fda:	e7f4      	b.n	8006fc6 <_printf_float+0x456>

08006fdc <_printf_common>:
 8006fdc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006fe0:	4616      	mov	r6, r2
 8006fe2:	4699      	mov	r9, r3
 8006fe4:	688a      	ldr	r2, [r1, #8]
 8006fe6:	690b      	ldr	r3, [r1, #16]
 8006fe8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006fec:	4293      	cmp	r3, r2
 8006fee:	bfb8      	it	lt
 8006ff0:	4613      	movlt	r3, r2
 8006ff2:	6033      	str	r3, [r6, #0]
 8006ff4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006ff8:	4607      	mov	r7, r0
 8006ffa:	460c      	mov	r4, r1
 8006ffc:	b10a      	cbz	r2, 8007002 <_printf_common+0x26>
 8006ffe:	3301      	adds	r3, #1
 8007000:	6033      	str	r3, [r6, #0]
 8007002:	6823      	ldr	r3, [r4, #0]
 8007004:	0699      	lsls	r1, r3, #26
 8007006:	bf42      	ittt	mi
 8007008:	6833      	ldrmi	r3, [r6, #0]
 800700a:	3302      	addmi	r3, #2
 800700c:	6033      	strmi	r3, [r6, #0]
 800700e:	6825      	ldr	r5, [r4, #0]
 8007010:	f015 0506 	ands.w	r5, r5, #6
 8007014:	d106      	bne.n	8007024 <_printf_common+0x48>
 8007016:	f104 0a19 	add.w	sl, r4, #25
 800701a:	68e3      	ldr	r3, [r4, #12]
 800701c:	6832      	ldr	r2, [r6, #0]
 800701e:	1a9b      	subs	r3, r3, r2
 8007020:	42ab      	cmp	r3, r5
 8007022:	dc26      	bgt.n	8007072 <_printf_common+0x96>
 8007024:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007028:	1e13      	subs	r3, r2, #0
 800702a:	6822      	ldr	r2, [r4, #0]
 800702c:	bf18      	it	ne
 800702e:	2301      	movne	r3, #1
 8007030:	0692      	lsls	r2, r2, #26
 8007032:	d42b      	bmi.n	800708c <_printf_common+0xb0>
 8007034:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007038:	4649      	mov	r1, r9
 800703a:	4638      	mov	r0, r7
 800703c:	47c0      	blx	r8
 800703e:	3001      	adds	r0, #1
 8007040:	d01e      	beq.n	8007080 <_printf_common+0xa4>
 8007042:	6823      	ldr	r3, [r4, #0]
 8007044:	68e5      	ldr	r5, [r4, #12]
 8007046:	6832      	ldr	r2, [r6, #0]
 8007048:	f003 0306 	and.w	r3, r3, #6
 800704c:	2b04      	cmp	r3, #4
 800704e:	bf08      	it	eq
 8007050:	1aad      	subeq	r5, r5, r2
 8007052:	68a3      	ldr	r3, [r4, #8]
 8007054:	6922      	ldr	r2, [r4, #16]
 8007056:	bf0c      	ite	eq
 8007058:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800705c:	2500      	movne	r5, #0
 800705e:	4293      	cmp	r3, r2
 8007060:	bfc4      	itt	gt
 8007062:	1a9b      	subgt	r3, r3, r2
 8007064:	18ed      	addgt	r5, r5, r3
 8007066:	2600      	movs	r6, #0
 8007068:	341a      	adds	r4, #26
 800706a:	42b5      	cmp	r5, r6
 800706c:	d11a      	bne.n	80070a4 <_printf_common+0xc8>
 800706e:	2000      	movs	r0, #0
 8007070:	e008      	b.n	8007084 <_printf_common+0xa8>
 8007072:	2301      	movs	r3, #1
 8007074:	4652      	mov	r2, sl
 8007076:	4649      	mov	r1, r9
 8007078:	4638      	mov	r0, r7
 800707a:	47c0      	blx	r8
 800707c:	3001      	adds	r0, #1
 800707e:	d103      	bne.n	8007088 <_printf_common+0xac>
 8007080:	f04f 30ff 	mov.w	r0, #4294967295
 8007084:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007088:	3501      	adds	r5, #1
 800708a:	e7c6      	b.n	800701a <_printf_common+0x3e>
 800708c:	18e1      	adds	r1, r4, r3
 800708e:	1c5a      	adds	r2, r3, #1
 8007090:	2030      	movs	r0, #48	; 0x30
 8007092:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007096:	4422      	add	r2, r4
 8007098:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800709c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80070a0:	3302      	adds	r3, #2
 80070a2:	e7c7      	b.n	8007034 <_printf_common+0x58>
 80070a4:	2301      	movs	r3, #1
 80070a6:	4622      	mov	r2, r4
 80070a8:	4649      	mov	r1, r9
 80070aa:	4638      	mov	r0, r7
 80070ac:	47c0      	blx	r8
 80070ae:	3001      	adds	r0, #1
 80070b0:	d0e6      	beq.n	8007080 <_printf_common+0xa4>
 80070b2:	3601      	adds	r6, #1
 80070b4:	e7d9      	b.n	800706a <_printf_common+0x8e>
	...

080070b8 <_printf_i>:
 80070b8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80070bc:	460c      	mov	r4, r1
 80070be:	4691      	mov	r9, r2
 80070c0:	7e27      	ldrb	r7, [r4, #24]
 80070c2:	990c      	ldr	r1, [sp, #48]	; 0x30
 80070c4:	2f78      	cmp	r7, #120	; 0x78
 80070c6:	4680      	mov	r8, r0
 80070c8:	469a      	mov	sl, r3
 80070ca:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80070ce:	d807      	bhi.n	80070e0 <_printf_i+0x28>
 80070d0:	2f62      	cmp	r7, #98	; 0x62
 80070d2:	d80a      	bhi.n	80070ea <_printf_i+0x32>
 80070d4:	2f00      	cmp	r7, #0
 80070d6:	f000 80d8 	beq.w	800728a <_printf_i+0x1d2>
 80070da:	2f58      	cmp	r7, #88	; 0x58
 80070dc:	f000 80a3 	beq.w	8007226 <_printf_i+0x16e>
 80070e0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80070e4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80070e8:	e03a      	b.n	8007160 <_printf_i+0xa8>
 80070ea:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80070ee:	2b15      	cmp	r3, #21
 80070f0:	d8f6      	bhi.n	80070e0 <_printf_i+0x28>
 80070f2:	a001      	add	r0, pc, #4	; (adr r0, 80070f8 <_printf_i+0x40>)
 80070f4:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80070f8:	08007151 	.word	0x08007151
 80070fc:	08007165 	.word	0x08007165
 8007100:	080070e1 	.word	0x080070e1
 8007104:	080070e1 	.word	0x080070e1
 8007108:	080070e1 	.word	0x080070e1
 800710c:	080070e1 	.word	0x080070e1
 8007110:	08007165 	.word	0x08007165
 8007114:	080070e1 	.word	0x080070e1
 8007118:	080070e1 	.word	0x080070e1
 800711c:	080070e1 	.word	0x080070e1
 8007120:	080070e1 	.word	0x080070e1
 8007124:	08007271 	.word	0x08007271
 8007128:	08007195 	.word	0x08007195
 800712c:	08007253 	.word	0x08007253
 8007130:	080070e1 	.word	0x080070e1
 8007134:	080070e1 	.word	0x080070e1
 8007138:	08007293 	.word	0x08007293
 800713c:	080070e1 	.word	0x080070e1
 8007140:	08007195 	.word	0x08007195
 8007144:	080070e1 	.word	0x080070e1
 8007148:	080070e1 	.word	0x080070e1
 800714c:	0800725b 	.word	0x0800725b
 8007150:	680b      	ldr	r3, [r1, #0]
 8007152:	1d1a      	adds	r2, r3, #4
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	600a      	str	r2, [r1, #0]
 8007158:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800715c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007160:	2301      	movs	r3, #1
 8007162:	e0a3      	b.n	80072ac <_printf_i+0x1f4>
 8007164:	6825      	ldr	r5, [r4, #0]
 8007166:	6808      	ldr	r0, [r1, #0]
 8007168:	062e      	lsls	r6, r5, #24
 800716a:	f100 0304 	add.w	r3, r0, #4
 800716e:	d50a      	bpl.n	8007186 <_printf_i+0xce>
 8007170:	6805      	ldr	r5, [r0, #0]
 8007172:	600b      	str	r3, [r1, #0]
 8007174:	2d00      	cmp	r5, #0
 8007176:	da03      	bge.n	8007180 <_printf_i+0xc8>
 8007178:	232d      	movs	r3, #45	; 0x2d
 800717a:	426d      	negs	r5, r5
 800717c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007180:	485e      	ldr	r0, [pc, #376]	; (80072fc <_printf_i+0x244>)
 8007182:	230a      	movs	r3, #10
 8007184:	e019      	b.n	80071ba <_printf_i+0x102>
 8007186:	f015 0f40 	tst.w	r5, #64	; 0x40
 800718a:	6805      	ldr	r5, [r0, #0]
 800718c:	600b      	str	r3, [r1, #0]
 800718e:	bf18      	it	ne
 8007190:	b22d      	sxthne	r5, r5
 8007192:	e7ef      	b.n	8007174 <_printf_i+0xbc>
 8007194:	680b      	ldr	r3, [r1, #0]
 8007196:	6825      	ldr	r5, [r4, #0]
 8007198:	1d18      	adds	r0, r3, #4
 800719a:	6008      	str	r0, [r1, #0]
 800719c:	0628      	lsls	r0, r5, #24
 800719e:	d501      	bpl.n	80071a4 <_printf_i+0xec>
 80071a0:	681d      	ldr	r5, [r3, #0]
 80071a2:	e002      	b.n	80071aa <_printf_i+0xf2>
 80071a4:	0669      	lsls	r1, r5, #25
 80071a6:	d5fb      	bpl.n	80071a0 <_printf_i+0xe8>
 80071a8:	881d      	ldrh	r5, [r3, #0]
 80071aa:	4854      	ldr	r0, [pc, #336]	; (80072fc <_printf_i+0x244>)
 80071ac:	2f6f      	cmp	r7, #111	; 0x6f
 80071ae:	bf0c      	ite	eq
 80071b0:	2308      	moveq	r3, #8
 80071b2:	230a      	movne	r3, #10
 80071b4:	2100      	movs	r1, #0
 80071b6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80071ba:	6866      	ldr	r6, [r4, #4]
 80071bc:	60a6      	str	r6, [r4, #8]
 80071be:	2e00      	cmp	r6, #0
 80071c0:	bfa2      	ittt	ge
 80071c2:	6821      	ldrge	r1, [r4, #0]
 80071c4:	f021 0104 	bicge.w	r1, r1, #4
 80071c8:	6021      	strge	r1, [r4, #0]
 80071ca:	b90d      	cbnz	r5, 80071d0 <_printf_i+0x118>
 80071cc:	2e00      	cmp	r6, #0
 80071ce:	d04d      	beq.n	800726c <_printf_i+0x1b4>
 80071d0:	4616      	mov	r6, r2
 80071d2:	fbb5 f1f3 	udiv	r1, r5, r3
 80071d6:	fb03 5711 	mls	r7, r3, r1, r5
 80071da:	5dc7      	ldrb	r7, [r0, r7]
 80071dc:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80071e0:	462f      	mov	r7, r5
 80071e2:	42bb      	cmp	r3, r7
 80071e4:	460d      	mov	r5, r1
 80071e6:	d9f4      	bls.n	80071d2 <_printf_i+0x11a>
 80071e8:	2b08      	cmp	r3, #8
 80071ea:	d10b      	bne.n	8007204 <_printf_i+0x14c>
 80071ec:	6823      	ldr	r3, [r4, #0]
 80071ee:	07df      	lsls	r7, r3, #31
 80071f0:	d508      	bpl.n	8007204 <_printf_i+0x14c>
 80071f2:	6923      	ldr	r3, [r4, #16]
 80071f4:	6861      	ldr	r1, [r4, #4]
 80071f6:	4299      	cmp	r1, r3
 80071f8:	bfde      	ittt	le
 80071fa:	2330      	movle	r3, #48	; 0x30
 80071fc:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007200:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007204:	1b92      	subs	r2, r2, r6
 8007206:	6122      	str	r2, [r4, #16]
 8007208:	f8cd a000 	str.w	sl, [sp]
 800720c:	464b      	mov	r3, r9
 800720e:	aa03      	add	r2, sp, #12
 8007210:	4621      	mov	r1, r4
 8007212:	4640      	mov	r0, r8
 8007214:	f7ff fee2 	bl	8006fdc <_printf_common>
 8007218:	3001      	adds	r0, #1
 800721a:	d14c      	bne.n	80072b6 <_printf_i+0x1fe>
 800721c:	f04f 30ff 	mov.w	r0, #4294967295
 8007220:	b004      	add	sp, #16
 8007222:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007226:	4835      	ldr	r0, [pc, #212]	; (80072fc <_printf_i+0x244>)
 8007228:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800722c:	6823      	ldr	r3, [r4, #0]
 800722e:	680e      	ldr	r6, [r1, #0]
 8007230:	061f      	lsls	r7, r3, #24
 8007232:	f856 5b04 	ldr.w	r5, [r6], #4
 8007236:	600e      	str	r6, [r1, #0]
 8007238:	d514      	bpl.n	8007264 <_printf_i+0x1ac>
 800723a:	07d9      	lsls	r1, r3, #31
 800723c:	bf44      	itt	mi
 800723e:	f043 0320 	orrmi.w	r3, r3, #32
 8007242:	6023      	strmi	r3, [r4, #0]
 8007244:	b91d      	cbnz	r5, 800724e <_printf_i+0x196>
 8007246:	6823      	ldr	r3, [r4, #0]
 8007248:	f023 0320 	bic.w	r3, r3, #32
 800724c:	6023      	str	r3, [r4, #0]
 800724e:	2310      	movs	r3, #16
 8007250:	e7b0      	b.n	80071b4 <_printf_i+0xfc>
 8007252:	6823      	ldr	r3, [r4, #0]
 8007254:	f043 0320 	orr.w	r3, r3, #32
 8007258:	6023      	str	r3, [r4, #0]
 800725a:	2378      	movs	r3, #120	; 0x78
 800725c:	4828      	ldr	r0, [pc, #160]	; (8007300 <_printf_i+0x248>)
 800725e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007262:	e7e3      	b.n	800722c <_printf_i+0x174>
 8007264:	065e      	lsls	r6, r3, #25
 8007266:	bf48      	it	mi
 8007268:	b2ad      	uxthmi	r5, r5
 800726a:	e7e6      	b.n	800723a <_printf_i+0x182>
 800726c:	4616      	mov	r6, r2
 800726e:	e7bb      	b.n	80071e8 <_printf_i+0x130>
 8007270:	680b      	ldr	r3, [r1, #0]
 8007272:	6826      	ldr	r6, [r4, #0]
 8007274:	6960      	ldr	r0, [r4, #20]
 8007276:	1d1d      	adds	r5, r3, #4
 8007278:	600d      	str	r5, [r1, #0]
 800727a:	0635      	lsls	r5, r6, #24
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	d501      	bpl.n	8007284 <_printf_i+0x1cc>
 8007280:	6018      	str	r0, [r3, #0]
 8007282:	e002      	b.n	800728a <_printf_i+0x1d2>
 8007284:	0671      	lsls	r1, r6, #25
 8007286:	d5fb      	bpl.n	8007280 <_printf_i+0x1c8>
 8007288:	8018      	strh	r0, [r3, #0]
 800728a:	2300      	movs	r3, #0
 800728c:	6123      	str	r3, [r4, #16]
 800728e:	4616      	mov	r6, r2
 8007290:	e7ba      	b.n	8007208 <_printf_i+0x150>
 8007292:	680b      	ldr	r3, [r1, #0]
 8007294:	1d1a      	adds	r2, r3, #4
 8007296:	600a      	str	r2, [r1, #0]
 8007298:	681e      	ldr	r6, [r3, #0]
 800729a:	6862      	ldr	r2, [r4, #4]
 800729c:	2100      	movs	r1, #0
 800729e:	4630      	mov	r0, r6
 80072a0:	f7f8 ffa6 	bl	80001f0 <memchr>
 80072a4:	b108      	cbz	r0, 80072aa <_printf_i+0x1f2>
 80072a6:	1b80      	subs	r0, r0, r6
 80072a8:	6060      	str	r0, [r4, #4]
 80072aa:	6863      	ldr	r3, [r4, #4]
 80072ac:	6123      	str	r3, [r4, #16]
 80072ae:	2300      	movs	r3, #0
 80072b0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80072b4:	e7a8      	b.n	8007208 <_printf_i+0x150>
 80072b6:	6923      	ldr	r3, [r4, #16]
 80072b8:	4632      	mov	r2, r6
 80072ba:	4649      	mov	r1, r9
 80072bc:	4640      	mov	r0, r8
 80072be:	47d0      	blx	sl
 80072c0:	3001      	adds	r0, #1
 80072c2:	d0ab      	beq.n	800721c <_printf_i+0x164>
 80072c4:	6823      	ldr	r3, [r4, #0]
 80072c6:	079b      	lsls	r3, r3, #30
 80072c8:	d413      	bmi.n	80072f2 <_printf_i+0x23a>
 80072ca:	68e0      	ldr	r0, [r4, #12]
 80072cc:	9b03      	ldr	r3, [sp, #12]
 80072ce:	4298      	cmp	r0, r3
 80072d0:	bfb8      	it	lt
 80072d2:	4618      	movlt	r0, r3
 80072d4:	e7a4      	b.n	8007220 <_printf_i+0x168>
 80072d6:	2301      	movs	r3, #1
 80072d8:	4632      	mov	r2, r6
 80072da:	4649      	mov	r1, r9
 80072dc:	4640      	mov	r0, r8
 80072de:	47d0      	blx	sl
 80072e0:	3001      	adds	r0, #1
 80072e2:	d09b      	beq.n	800721c <_printf_i+0x164>
 80072e4:	3501      	adds	r5, #1
 80072e6:	68e3      	ldr	r3, [r4, #12]
 80072e8:	9903      	ldr	r1, [sp, #12]
 80072ea:	1a5b      	subs	r3, r3, r1
 80072ec:	42ab      	cmp	r3, r5
 80072ee:	dcf2      	bgt.n	80072d6 <_printf_i+0x21e>
 80072f0:	e7eb      	b.n	80072ca <_printf_i+0x212>
 80072f2:	2500      	movs	r5, #0
 80072f4:	f104 0619 	add.w	r6, r4, #25
 80072f8:	e7f5      	b.n	80072e6 <_printf_i+0x22e>
 80072fa:	bf00      	nop
 80072fc:	080098ca 	.word	0x080098ca
 8007300:	080098db 	.word	0x080098db

08007304 <siprintf>:
 8007304:	b40e      	push	{r1, r2, r3}
 8007306:	b500      	push	{lr}
 8007308:	b09c      	sub	sp, #112	; 0x70
 800730a:	ab1d      	add	r3, sp, #116	; 0x74
 800730c:	9002      	str	r0, [sp, #8]
 800730e:	9006      	str	r0, [sp, #24]
 8007310:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007314:	4809      	ldr	r0, [pc, #36]	; (800733c <siprintf+0x38>)
 8007316:	9107      	str	r1, [sp, #28]
 8007318:	9104      	str	r1, [sp, #16]
 800731a:	4909      	ldr	r1, [pc, #36]	; (8007340 <siprintf+0x3c>)
 800731c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007320:	9105      	str	r1, [sp, #20]
 8007322:	6800      	ldr	r0, [r0, #0]
 8007324:	9301      	str	r3, [sp, #4]
 8007326:	a902      	add	r1, sp, #8
 8007328:	f001 fb34 	bl	8008994 <_svfiprintf_r>
 800732c:	9b02      	ldr	r3, [sp, #8]
 800732e:	2200      	movs	r2, #0
 8007330:	701a      	strb	r2, [r3, #0]
 8007332:	b01c      	add	sp, #112	; 0x70
 8007334:	f85d eb04 	ldr.w	lr, [sp], #4
 8007338:	b003      	add	sp, #12
 800733a:	4770      	bx	lr
 800733c:	2000000c 	.word	0x2000000c
 8007340:	ffff0208 	.word	0xffff0208

08007344 <quorem>:
 8007344:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007348:	6903      	ldr	r3, [r0, #16]
 800734a:	690c      	ldr	r4, [r1, #16]
 800734c:	42a3      	cmp	r3, r4
 800734e:	4607      	mov	r7, r0
 8007350:	f2c0 8081 	blt.w	8007456 <quorem+0x112>
 8007354:	3c01      	subs	r4, #1
 8007356:	f101 0814 	add.w	r8, r1, #20
 800735a:	f100 0514 	add.w	r5, r0, #20
 800735e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007362:	9301      	str	r3, [sp, #4]
 8007364:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007368:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800736c:	3301      	adds	r3, #1
 800736e:	429a      	cmp	r2, r3
 8007370:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007374:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007378:	fbb2 f6f3 	udiv	r6, r2, r3
 800737c:	d331      	bcc.n	80073e2 <quorem+0x9e>
 800737e:	f04f 0e00 	mov.w	lr, #0
 8007382:	4640      	mov	r0, r8
 8007384:	46ac      	mov	ip, r5
 8007386:	46f2      	mov	sl, lr
 8007388:	f850 2b04 	ldr.w	r2, [r0], #4
 800738c:	b293      	uxth	r3, r2
 800738e:	fb06 e303 	mla	r3, r6, r3, lr
 8007392:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8007396:	b29b      	uxth	r3, r3
 8007398:	ebaa 0303 	sub.w	r3, sl, r3
 800739c:	0c12      	lsrs	r2, r2, #16
 800739e:	f8dc a000 	ldr.w	sl, [ip]
 80073a2:	fb06 e202 	mla	r2, r6, r2, lr
 80073a6:	fa13 f38a 	uxtah	r3, r3, sl
 80073aa:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80073ae:	fa1f fa82 	uxth.w	sl, r2
 80073b2:	f8dc 2000 	ldr.w	r2, [ip]
 80073b6:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 80073ba:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80073be:	b29b      	uxth	r3, r3
 80073c0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80073c4:	4581      	cmp	r9, r0
 80073c6:	f84c 3b04 	str.w	r3, [ip], #4
 80073ca:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80073ce:	d2db      	bcs.n	8007388 <quorem+0x44>
 80073d0:	f855 300b 	ldr.w	r3, [r5, fp]
 80073d4:	b92b      	cbnz	r3, 80073e2 <quorem+0x9e>
 80073d6:	9b01      	ldr	r3, [sp, #4]
 80073d8:	3b04      	subs	r3, #4
 80073da:	429d      	cmp	r5, r3
 80073dc:	461a      	mov	r2, r3
 80073de:	d32e      	bcc.n	800743e <quorem+0xfa>
 80073e0:	613c      	str	r4, [r7, #16]
 80073e2:	4638      	mov	r0, r7
 80073e4:	f001 f8c0 	bl	8008568 <__mcmp>
 80073e8:	2800      	cmp	r0, #0
 80073ea:	db24      	blt.n	8007436 <quorem+0xf2>
 80073ec:	3601      	adds	r6, #1
 80073ee:	4628      	mov	r0, r5
 80073f0:	f04f 0c00 	mov.w	ip, #0
 80073f4:	f858 2b04 	ldr.w	r2, [r8], #4
 80073f8:	f8d0 e000 	ldr.w	lr, [r0]
 80073fc:	b293      	uxth	r3, r2
 80073fe:	ebac 0303 	sub.w	r3, ip, r3
 8007402:	0c12      	lsrs	r2, r2, #16
 8007404:	fa13 f38e 	uxtah	r3, r3, lr
 8007408:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800740c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007410:	b29b      	uxth	r3, r3
 8007412:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007416:	45c1      	cmp	r9, r8
 8007418:	f840 3b04 	str.w	r3, [r0], #4
 800741c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007420:	d2e8      	bcs.n	80073f4 <quorem+0xb0>
 8007422:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007426:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800742a:	b922      	cbnz	r2, 8007436 <quorem+0xf2>
 800742c:	3b04      	subs	r3, #4
 800742e:	429d      	cmp	r5, r3
 8007430:	461a      	mov	r2, r3
 8007432:	d30a      	bcc.n	800744a <quorem+0x106>
 8007434:	613c      	str	r4, [r7, #16]
 8007436:	4630      	mov	r0, r6
 8007438:	b003      	add	sp, #12
 800743a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800743e:	6812      	ldr	r2, [r2, #0]
 8007440:	3b04      	subs	r3, #4
 8007442:	2a00      	cmp	r2, #0
 8007444:	d1cc      	bne.n	80073e0 <quorem+0x9c>
 8007446:	3c01      	subs	r4, #1
 8007448:	e7c7      	b.n	80073da <quorem+0x96>
 800744a:	6812      	ldr	r2, [r2, #0]
 800744c:	3b04      	subs	r3, #4
 800744e:	2a00      	cmp	r2, #0
 8007450:	d1f0      	bne.n	8007434 <quorem+0xf0>
 8007452:	3c01      	subs	r4, #1
 8007454:	e7eb      	b.n	800742e <quorem+0xea>
 8007456:	2000      	movs	r0, #0
 8007458:	e7ee      	b.n	8007438 <quorem+0xf4>
 800745a:	0000      	movs	r0, r0
 800745c:	0000      	movs	r0, r0
	...

08007460 <_dtoa_r>:
 8007460:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007464:	ed2d 8b02 	vpush	{d8}
 8007468:	ec57 6b10 	vmov	r6, r7, d0
 800746c:	b095      	sub	sp, #84	; 0x54
 800746e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007470:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007474:	9105      	str	r1, [sp, #20]
 8007476:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800747a:	4604      	mov	r4, r0
 800747c:	9209      	str	r2, [sp, #36]	; 0x24
 800747e:	930f      	str	r3, [sp, #60]	; 0x3c
 8007480:	b975      	cbnz	r5, 80074a0 <_dtoa_r+0x40>
 8007482:	2010      	movs	r0, #16
 8007484:	f000 fddc 	bl	8008040 <malloc>
 8007488:	4602      	mov	r2, r0
 800748a:	6260      	str	r0, [r4, #36]	; 0x24
 800748c:	b920      	cbnz	r0, 8007498 <_dtoa_r+0x38>
 800748e:	4bb2      	ldr	r3, [pc, #712]	; (8007758 <_dtoa_r+0x2f8>)
 8007490:	21ea      	movs	r1, #234	; 0xea
 8007492:	48b2      	ldr	r0, [pc, #712]	; (800775c <_dtoa_r+0x2fc>)
 8007494:	f001 fb8e 	bl	8008bb4 <__assert_func>
 8007498:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800749c:	6005      	str	r5, [r0, #0]
 800749e:	60c5      	str	r5, [r0, #12]
 80074a0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80074a2:	6819      	ldr	r1, [r3, #0]
 80074a4:	b151      	cbz	r1, 80074bc <_dtoa_r+0x5c>
 80074a6:	685a      	ldr	r2, [r3, #4]
 80074a8:	604a      	str	r2, [r1, #4]
 80074aa:	2301      	movs	r3, #1
 80074ac:	4093      	lsls	r3, r2
 80074ae:	608b      	str	r3, [r1, #8]
 80074b0:	4620      	mov	r0, r4
 80074b2:	f000 fe1b 	bl	80080ec <_Bfree>
 80074b6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80074b8:	2200      	movs	r2, #0
 80074ba:	601a      	str	r2, [r3, #0]
 80074bc:	1e3b      	subs	r3, r7, #0
 80074be:	bfb9      	ittee	lt
 80074c0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80074c4:	9303      	strlt	r3, [sp, #12]
 80074c6:	2300      	movge	r3, #0
 80074c8:	f8c8 3000 	strge.w	r3, [r8]
 80074cc:	f8dd 900c 	ldr.w	r9, [sp, #12]
 80074d0:	4ba3      	ldr	r3, [pc, #652]	; (8007760 <_dtoa_r+0x300>)
 80074d2:	bfbc      	itt	lt
 80074d4:	2201      	movlt	r2, #1
 80074d6:	f8c8 2000 	strlt.w	r2, [r8]
 80074da:	ea33 0309 	bics.w	r3, r3, r9
 80074de:	d11b      	bne.n	8007518 <_dtoa_r+0xb8>
 80074e0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80074e2:	f242 730f 	movw	r3, #9999	; 0x270f
 80074e6:	6013      	str	r3, [r2, #0]
 80074e8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80074ec:	4333      	orrs	r3, r6
 80074ee:	f000 857a 	beq.w	8007fe6 <_dtoa_r+0xb86>
 80074f2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80074f4:	b963      	cbnz	r3, 8007510 <_dtoa_r+0xb0>
 80074f6:	4b9b      	ldr	r3, [pc, #620]	; (8007764 <_dtoa_r+0x304>)
 80074f8:	e024      	b.n	8007544 <_dtoa_r+0xe4>
 80074fa:	4b9b      	ldr	r3, [pc, #620]	; (8007768 <_dtoa_r+0x308>)
 80074fc:	9300      	str	r3, [sp, #0]
 80074fe:	3308      	adds	r3, #8
 8007500:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007502:	6013      	str	r3, [r2, #0]
 8007504:	9800      	ldr	r0, [sp, #0]
 8007506:	b015      	add	sp, #84	; 0x54
 8007508:	ecbd 8b02 	vpop	{d8}
 800750c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007510:	4b94      	ldr	r3, [pc, #592]	; (8007764 <_dtoa_r+0x304>)
 8007512:	9300      	str	r3, [sp, #0]
 8007514:	3303      	adds	r3, #3
 8007516:	e7f3      	b.n	8007500 <_dtoa_r+0xa0>
 8007518:	ed9d 7b02 	vldr	d7, [sp, #8]
 800751c:	2200      	movs	r2, #0
 800751e:	ec51 0b17 	vmov	r0, r1, d7
 8007522:	2300      	movs	r3, #0
 8007524:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8007528:	f7f9 fad6 	bl	8000ad8 <__aeabi_dcmpeq>
 800752c:	4680      	mov	r8, r0
 800752e:	b158      	cbz	r0, 8007548 <_dtoa_r+0xe8>
 8007530:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007532:	2301      	movs	r3, #1
 8007534:	6013      	str	r3, [r2, #0]
 8007536:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007538:	2b00      	cmp	r3, #0
 800753a:	f000 8551 	beq.w	8007fe0 <_dtoa_r+0xb80>
 800753e:	488b      	ldr	r0, [pc, #556]	; (800776c <_dtoa_r+0x30c>)
 8007540:	6018      	str	r0, [r3, #0]
 8007542:	1e43      	subs	r3, r0, #1
 8007544:	9300      	str	r3, [sp, #0]
 8007546:	e7dd      	b.n	8007504 <_dtoa_r+0xa4>
 8007548:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800754c:	aa12      	add	r2, sp, #72	; 0x48
 800754e:	a913      	add	r1, sp, #76	; 0x4c
 8007550:	4620      	mov	r0, r4
 8007552:	f001 f8ad 	bl	80086b0 <__d2b>
 8007556:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800755a:	4683      	mov	fp, r0
 800755c:	2d00      	cmp	r5, #0
 800755e:	d07c      	beq.n	800765a <_dtoa_r+0x1fa>
 8007560:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007562:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8007566:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800756a:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 800756e:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8007572:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8007576:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800757a:	4b7d      	ldr	r3, [pc, #500]	; (8007770 <_dtoa_r+0x310>)
 800757c:	2200      	movs	r2, #0
 800757e:	4630      	mov	r0, r6
 8007580:	4639      	mov	r1, r7
 8007582:	f7f8 fe89 	bl	8000298 <__aeabi_dsub>
 8007586:	a36e      	add	r3, pc, #440	; (adr r3, 8007740 <_dtoa_r+0x2e0>)
 8007588:	e9d3 2300 	ldrd	r2, r3, [r3]
 800758c:	f7f9 f83c 	bl	8000608 <__aeabi_dmul>
 8007590:	a36d      	add	r3, pc, #436	; (adr r3, 8007748 <_dtoa_r+0x2e8>)
 8007592:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007596:	f7f8 fe81 	bl	800029c <__adddf3>
 800759a:	4606      	mov	r6, r0
 800759c:	4628      	mov	r0, r5
 800759e:	460f      	mov	r7, r1
 80075a0:	f7f8 ffc8 	bl	8000534 <__aeabi_i2d>
 80075a4:	a36a      	add	r3, pc, #424	; (adr r3, 8007750 <_dtoa_r+0x2f0>)
 80075a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075aa:	f7f9 f82d 	bl	8000608 <__aeabi_dmul>
 80075ae:	4602      	mov	r2, r0
 80075b0:	460b      	mov	r3, r1
 80075b2:	4630      	mov	r0, r6
 80075b4:	4639      	mov	r1, r7
 80075b6:	f7f8 fe71 	bl	800029c <__adddf3>
 80075ba:	4606      	mov	r6, r0
 80075bc:	460f      	mov	r7, r1
 80075be:	f7f9 fad3 	bl	8000b68 <__aeabi_d2iz>
 80075c2:	2200      	movs	r2, #0
 80075c4:	4682      	mov	sl, r0
 80075c6:	2300      	movs	r3, #0
 80075c8:	4630      	mov	r0, r6
 80075ca:	4639      	mov	r1, r7
 80075cc:	f7f9 fa8e 	bl	8000aec <__aeabi_dcmplt>
 80075d0:	b148      	cbz	r0, 80075e6 <_dtoa_r+0x186>
 80075d2:	4650      	mov	r0, sl
 80075d4:	f7f8 ffae 	bl	8000534 <__aeabi_i2d>
 80075d8:	4632      	mov	r2, r6
 80075da:	463b      	mov	r3, r7
 80075dc:	f7f9 fa7c 	bl	8000ad8 <__aeabi_dcmpeq>
 80075e0:	b908      	cbnz	r0, 80075e6 <_dtoa_r+0x186>
 80075e2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80075e6:	f1ba 0f16 	cmp.w	sl, #22
 80075ea:	d854      	bhi.n	8007696 <_dtoa_r+0x236>
 80075ec:	4b61      	ldr	r3, [pc, #388]	; (8007774 <_dtoa_r+0x314>)
 80075ee:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80075f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075f6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80075fa:	f7f9 fa77 	bl	8000aec <__aeabi_dcmplt>
 80075fe:	2800      	cmp	r0, #0
 8007600:	d04b      	beq.n	800769a <_dtoa_r+0x23a>
 8007602:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007606:	2300      	movs	r3, #0
 8007608:	930e      	str	r3, [sp, #56]	; 0x38
 800760a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800760c:	1b5d      	subs	r5, r3, r5
 800760e:	1e6b      	subs	r3, r5, #1
 8007610:	9304      	str	r3, [sp, #16]
 8007612:	bf43      	ittte	mi
 8007614:	2300      	movmi	r3, #0
 8007616:	f1c5 0801 	rsbmi	r8, r5, #1
 800761a:	9304      	strmi	r3, [sp, #16]
 800761c:	f04f 0800 	movpl.w	r8, #0
 8007620:	f1ba 0f00 	cmp.w	sl, #0
 8007624:	db3b      	blt.n	800769e <_dtoa_r+0x23e>
 8007626:	9b04      	ldr	r3, [sp, #16]
 8007628:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800762c:	4453      	add	r3, sl
 800762e:	9304      	str	r3, [sp, #16]
 8007630:	2300      	movs	r3, #0
 8007632:	9306      	str	r3, [sp, #24]
 8007634:	9b05      	ldr	r3, [sp, #20]
 8007636:	2b09      	cmp	r3, #9
 8007638:	d869      	bhi.n	800770e <_dtoa_r+0x2ae>
 800763a:	2b05      	cmp	r3, #5
 800763c:	bfc4      	itt	gt
 800763e:	3b04      	subgt	r3, #4
 8007640:	9305      	strgt	r3, [sp, #20]
 8007642:	9b05      	ldr	r3, [sp, #20]
 8007644:	f1a3 0302 	sub.w	r3, r3, #2
 8007648:	bfcc      	ite	gt
 800764a:	2500      	movgt	r5, #0
 800764c:	2501      	movle	r5, #1
 800764e:	2b03      	cmp	r3, #3
 8007650:	d869      	bhi.n	8007726 <_dtoa_r+0x2c6>
 8007652:	e8df f003 	tbb	[pc, r3]
 8007656:	4e2c      	.short	0x4e2c
 8007658:	5a4c      	.short	0x5a4c
 800765a:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800765e:	441d      	add	r5, r3
 8007660:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8007664:	2b20      	cmp	r3, #32
 8007666:	bfc1      	itttt	gt
 8007668:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800766c:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8007670:	fa09 f303 	lslgt.w	r3, r9, r3
 8007674:	fa26 f000 	lsrgt.w	r0, r6, r0
 8007678:	bfda      	itte	le
 800767a:	f1c3 0320 	rsble	r3, r3, #32
 800767e:	fa06 f003 	lslle.w	r0, r6, r3
 8007682:	4318      	orrgt	r0, r3
 8007684:	f7f8 ff46 	bl	8000514 <__aeabi_ui2d>
 8007688:	2301      	movs	r3, #1
 800768a:	4606      	mov	r6, r0
 800768c:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8007690:	3d01      	subs	r5, #1
 8007692:	9310      	str	r3, [sp, #64]	; 0x40
 8007694:	e771      	b.n	800757a <_dtoa_r+0x11a>
 8007696:	2301      	movs	r3, #1
 8007698:	e7b6      	b.n	8007608 <_dtoa_r+0x1a8>
 800769a:	900e      	str	r0, [sp, #56]	; 0x38
 800769c:	e7b5      	b.n	800760a <_dtoa_r+0x1aa>
 800769e:	f1ca 0300 	rsb	r3, sl, #0
 80076a2:	9306      	str	r3, [sp, #24]
 80076a4:	2300      	movs	r3, #0
 80076a6:	eba8 080a 	sub.w	r8, r8, sl
 80076aa:	930d      	str	r3, [sp, #52]	; 0x34
 80076ac:	e7c2      	b.n	8007634 <_dtoa_r+0x1d4>
 80076ae:	2300      	movs	r3, #0
 80076b0:	9308      	str	r3, [sp, #32]
 80076b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	dc39      	bgt.n	800772c <_dtoa_r+0x2cc>
 80076b8:	f04f 0901 	mov.w	r9, #1
 80076bc:	f8cd 9004 	str.w	r9, [sp, #4]
 80076c0:	464b      	mov	r3, r9
 80076c2:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 80076c6:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80076c8:	2200      	movs	r2, #0
 80076ca:	6042      	str	r2, [r0, #4]
 80076cc:	2204      	movs	r2, #4
 80076ce:	f102 0614 	add.w	r6, r2, #20
 80076d2:	429e      	cmp	r6, r3
 80076d4:	6841      	ldr	r1, [r0, #4]
 80076d6:	d92f      	bls.n	8007738 <_dtoa_r+0x2d8>
 80076d8:	4620      	mov	r0, r4
 80076da:	f000 fcc7 	bl	800806c <_Balloc>
 80076de:	9000      	str	r0, [sp, #0]
 80076e0:	2800      	cmp	r0, #0
 80076e2:	d14b      	bne.n	800777c <_dtoa_r+0x31c>
 80076e4:	4b24      	ldr	r3, [pc, #144]	; (8007778 <_dtoa_r+0x318>)
 80076e6:	4602      	mov	r2, r0
 80076e8:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80076ec:	e6d1      	b.n	8007492 <_dtoa_r+0x32>
 80076ee:	2301      	movs	r3, #1
 80076f0:	e7de      	b.n	80076b0 <_dtoa_r+0x250>
 80076f2:	2300      	movs	r3, #0
 80076f4:	9308      	str	r3, [sp, #32]
 80076f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80076f8:	eb0a 0903 	add.w	r9, sl, r3
 80076fc:	f109 0301 	add.w	r3, r9, #1
 8007700:	2b01      	cmp	r3, #1
 8007702:	9301      	str	r3, [sp, #4]
 8007704:	bfb8      	it	lt
 8007706:	2301      	movlt	r3, #1
 8007708:	e7dd      	b.n	80076c6 <_dtoa_r+0x266>
 800770a:	2301      	movs	r3, #1
 800770c:	e7f2      	b.n	80076f4 <_dtoa_r+0x294>
 800770e:	2501      	movs	r5, #1
 8007710:	2300      	movs	r3, #0
 8007712:	9305      	str	r3, [sp, #20]
 8007714:	9508      	str	r5, [sp, #32]
 8007716:	f04f 39ff 	mov.w	r9, #4294967295
 800771a:	2200      	movs	r2, #0
 800771c:	f8cd 9004 	str.w	r9, [sp, #4]
 8007720:	2312      	movs	r3, #18
 8007722:	9209      	str	r2, [sp, #36]	; 0x24
 8007724:	e7cf      	b.n	80076c6 <_dtoa_r+0x266>
 8007726:	2301      	movs	r3, #1
 8007728:	9308      	str	r3, [sp, #32]
 800772a:	e7f4      	b.n	8007716 <_dtoa_r+0x2b6>
 800772c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8007730:	f8cd 9004 	str.w	r9, [sp, #4]
 8007734:	464b      	mov	r3, r9
 8007736:	e7c6      	b.n	80076c6 <_dtoa_r+0x266>
 8007738:	3101      	adds	r1, #1
 800773a:	6041      	str	r1, [r0, #4]
 800773c:	0052      	lsls	r2, r2, #1
 800773e:	e7c6      	b.n	80076ce <_dtoa_r+0x26e>
 8007740:	636f4361 	.word	0x636f4361
 8007744:	3fd287a7 	.word	0x3fd287a7
 8007748:	8b60c8b3 	.word	0x8b60c8b3
 800774c:	3fc68a28 	.word	0x3fc68a28
 8007750:	509f79fb 	.word	0x509f79fb
 8007754:	3fd34413 	.word	0x3fd34413
 8007758:	080098f9 	.word	0x080098f9
 800775c:	08009910 	.word	0x08009910
 8007760:	7ff00000 	.word	0x7ff00000
 8007764:	080098f5 	.word	0x080098f5
 8007768:	080098ec 	.word	0x080098ec
 800776c:	080098c9 	.word	0x080098c9
 8007770:	3ff80000 	.word	0x3ff80000
 8007774:	08009a08 	.word	0x08009a08
 8007778:	0800996f 	.word	0x0800996f
 800777c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800777e:	9a00      	ldr	r2, [sp, #0]
 8007780:	601a      	str	r2, [r3, #0]
 8007782:	9b01      	ldr	r3, [sp, #4]
 8007784:	2b0e      	cmp	r3, #14
 8007786:	f200 80ad 	bhi.w	80078e4 <_dtoa_r+0x484>
 800778a:	2d00      	cmp	r5, #0
 800778c:	f000 80aa 	beq.w	80078e4 <_dtoa_r+0x484>
 8007790:	f1ba 0f00 	cmp.w	sl, #0
 8007794:	dd36      	ble.n	8007804 <_dtoa_r+0x3a4>
 8007796:	4ac3      	ldr	r2, [pc, #780]	; (8007aa4 <_dtoa_r+0x644>)
 8007798:	f00a 030f 	and.w	r3, sl, #15
 800779c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80077a0:	ed93 7b00 	vldr	d7, [r3]
 80077a4:	f41a 7f80 	tst.w	sl, #256	; 0x100
 80077a8:	ea4f 172a 	mov.w	r7, sl, asr #4
 80077ac:	eeb0 8a47 	vmov.f32	s16, s14
 80077b0:	eef0 8a67 	vmov.f32	s17, s15
 80077b4:	d016      	beq.n	80077e4 <_dtoa_r+0x384>
 80077b6:	4bbc      	ldr	r3, [pc, #752]	; (8007aa8 <_dtoa_r+0x648>)
 80077b8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80077bc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80077c0:	f7f9 f84c 	bl	800085c <__aeabi_ddiv>
 80077c4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80077c8:	f007 070f 	and.w	r7, r7, #15
 80077cc:	2503      	movs	r5, #3
 80077ce:	4eb6      	ldr	r6, [pc, #728]	; (8007aa8 <_dtoa_r+0x648>)
 80077d0:	b957      	cbnz	r7, 80077e8 <_dtoa_r+0x388>
 80077d2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80077d6:	ec53 2b18 	vmov	r2, r3, d8
 80077da:	f7f9 f83f 	bl	800085c <__aeabi_ddiv>
 80077de:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80077e2:	e029      	b.n	8007838 <_dtoa_r+0x3d8>
 80077e4:	2502      	movs	r5, #2
 80077e6:	e7f2      	b.n	80077ce <_dtoa_r+0x36e>
 80077e8:	07f9      	lsls	r1, r7, #31
 80077ea:	d508      	bpl.n	80077fe <_dtoa_r+0x39e>
 80077ec:	ec51 0b18 	vmov	r0, r1, d8
 80077f0:	e9d6 2300 	ldrd	r2, r3, [r6]
 80077f4:	f7f8 ff08 	bl	8000608 <__aeabi_dmul>
 80077f8:	ec41 0b18 	vmov	d8, r0, r1
 80077fc:	3501      	adds	r5, #1
 80077fe:	107f      	asrs	r7, r7, #1
 8007800:	3608      	adds	r6, #8
 8007802:	e7e5      	b.n	80077d0 <_dtoa_r+0x370>
 8007804:	f000 80a6 	beq.w	8007954 <_dtoa_r+0x4f4>
 8007808:	f1ca 0600 	rsb	r6, sl, #0
 800780c:	4ba5      	ldr	r3, [pc, #660]	; (8007aa4 <_dtoa_r+0x644>)
 800780e:	4fa6      	ldr	r7, [pc, #664]	; (8007aa8 <_dtoa_r+0x648>)
 8007810:	f006 020f 	and.w	r2, r6, #15
 8007814:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007818:	e9d3 2300 	ldrd	r2, r3, [r3]
 800781c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007820:	f7f8 fef2 	bl	8000608 <__aeabi_dmul>
 8007824:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007828:	1136      	asrs	r6, r6, #4
 800782a:	2300      	movs	r3, #0
 800782c:	2502      	movs	r5, #2
 800782e:	2e00      	cmp	r6, #0
 8007830:	f040 8085 	bne.w	800793e <_dtoa_r+0x4de>
 8007834:	2b00      	cmp	r3, #0
 8007836:	d1d2      	bne.n	80077de <_dtoa_r+0x37e>
 8007838:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800783a:	2b00      	cmp	r3, #0
 800783c:	f000 808c 	beq.w	8007958 <_dtoa_r+0x4f8>
 8007840:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007844:	4b99      	ldr	r3, [pc, #612]	; (8007aac <_dtoa_r+0x64c>)
 8007846:	2200      	movs	r2, #0
 8007848:	4630      	mov	r0, r6
 800784a:	4639      	mov	r1, r7
 800784c:	f7f9 f94e 	bl	8000aec <__aeabi_dcmplt>
 8007850:	2800      	cmp	r0, #0
 8007852:	f000 8081 	beq.w	8007958 <_dtoa_r+0x4f8>
 8007856:	9b01      	ldr	r3, [sp, #4]
 8007858:	2b00      	cmp	r3, #0
 800785a:	d07d      	beq.n	8007958 <_dtoa_r+0x4f8>
 800785c:	f1b9 0f00 	cmp.w	r9, #0
 8007860:	dd3c      	ble.n	80078dc <_dtoa_r+0x47c>
 8007862:	f10a 33ff 	add.w	r3, sl, #4294967295
 8007866:	9307      	str	r3, [sp, #28]
 8007868:	2200      	movs	r2, #0
 800786a:	4b91      	ldr	r3, [pc, #580]	; (8007ab0 <_dtoa_r+0x650>)
 800786c:	4630      	mov	r0, r6
 800786e:	4639      	mov	r1, r7
 8007870:	f7f8 feca 	bl	8000608 <__aeabi_dmul>
 8007874:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007878:	3501      	adds	r5, #1
 800787a:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 800787e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007882:	4628      	mov	r0, r5
 8007884:	f7f8 fe56 	bl	8000534 <__aeabi_i2d>
 8007888:	4632      	mov	r2, r6
 800788a:	463b      	mov	r3, r7
 800788c:	f7f8 febc 	bl	8000608 <__aeabi_dmul>
 8007890:	4b88      	ldr	r3, [pc, #544]	; (8007ab4 <_dtoa_r+0x654>)
 8007892:	2200      	movs	r2, #0
 8007894:	f7f8 fd02 	bl	800029c <__adddf3>
 8007898:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800789c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80078a0:	9303      	str	r3, [sp, #12]
 80078a2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	d15c      	bne.n	8007962 <_dtoa_r+0x502>
 80078a8:	4b83      	ldr	r3, [pc, #524]	; (8007ab8 <_dtoa_r+0x658>)
 80078aa:	2200      	movs	r2, #0
 80078ac:	4630      	mov	r0, r6
 80078ae:	4639      	mov	r1, r7
 80078b0:	f7f8 fcf2 	bl	8000298 <__aeabi_dsub>
 80078b4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80078b8:	4606      	mov	r6, r0
 80078ba:	460f      	mov	r7, r1
 80078bc:	f7f9 f934 	bl	8000b28 <__aeabi_dcmpgt>
 80078c0:	2800      	cmp	r0, #0
 80078c2:	f040 8296 	bne.w	8007df2 <_dtoa_r+0x992>
 80078c6:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80078ca:	4630      	mov	r0, r6
 80078cc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80078d0:	4639      	mov	r1, r7
 80078d2:	f7f9 f90b 	bl	8000aec <__aeabi_dcmplt>
 80078d6:	2800      	cmp	r0, #0
 80078d8:	f040 8288 	bne.w	8007dec <_dtoa_r+0x98c>
 80078dc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80078e0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80078e4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	f2c0 8158 	blt.w	8007b9c <_dtoa_r+0x73c>
 80078ec:	f1ba 0f0e 	cmp.w	sl, #14
 80078f0:	f300 8154 	bgt.w	8007b9c <_dtoa_r+0x73c>
 80078f4:	4b6b      	ldr	r3, [pc, #428]	; (8007aa4 <_dtoa_r+0x644>)
 80078f6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80078fa:	e9d3 8900 	ldrd	r8, r9, [r3]
 80078fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007900:	2b00      	cmp	r3, #0
 8007902:	f280 80e3 	bge.w	8007acc <_dtoa_r+0x66c>
 8007906:	9b01      	ldr	r3, [sp, #4]
 8007908:	2b00      	cmp	r3, #0
 800790a:	f300 80df 	bgt.w	8007acc <_dtoa_r+0x66c>
 800790e:	f040 826d 	bne.w	8007dec <_dtoa_r+0x98c>
 8007912:	4b69      	ldr	r3, [pc, #420]	; (8007ab8 <_dtoa_r+0x658>)
 8007914:	2200      	movs	r2, #0
 8007916:	4640      	mov	r0, r8
 8007918:	4649      	mov	r1, r9
 800791a:	f7f8 fe75 	bl	8000608 <__aeabi_dmul>
 800791e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007922:	f7f9 f8f7 	bl	8000b14 <__aeabi_dcmpge>
 8007926:	9e01      	ldr	r6, [sp, #4]
 8007928:	4637      	mov	r7, r6
 800792a:	2800      	cmp	r0, #0
 800792c:	f040 8243 	bne.w	8007db6 <_dtoa_r+0x956>
 8007930:	9d00      	ldr	r5, [sp, #0]
 8007932:	2331      	movs	r3, #49	; 0x31
 8007934:	f805 3b01 	strb.w	r3, [r5], #1
 8007938:	f10a 0a01 	add.w	sl, sl, #1
 800793c:	e23f      	b.n	8007dbe <_dtoa_r+0x95e>
 800793e:	07f2      	lsls	r2, r6, #31
 8007940:	d505      	bpl.n	800794e <_dtoa_r+0x4ee>
 8007942:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007946:	f7f8 fe5f 	bl	8000608 <__aeabi_dmul>
 800794a:	3501      	adds	r5, #1
 800794c:	2301      	movs	r3, #1
 800794e:	1076      	asrs	r6, r6, #1
 8007950:	3708      	adds	r7, #8
 8007952:	e76c      	b.n	800782e <_dtoa_r+0x3ce>
 8007954:	2502      	movs	r5, #2
 8007956:	e76f      	b.n	8007838 <_dtoa_r+0x3d8>
 8007958:	9b01      	ldr	r3, [sp, #4]
 800795a:	f8cd a01c 	str.w	sl, [sp, #28]
 800795e:	930c      	str	r3, [sp, #48]	; 0x30
 8007960:	e78d      	b.n	800787e <_dtoa_r+0x41e>
 8007962:	9900      	ldr	r1, [sp, #0]
 8007964:	980c      	ldr	r0, [sp, #48]	; 0x30
 8007966:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007968:	4b4e      	ldr	r3, [pc, #312]	; (8007aa4 <_dtoa_r+0x644>)
 800796a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800796e:	4401      	add	r1, r0
 8007970:	9102      	str	r1, [sp, #8]
 8007972:	9908      	ldr	r1, [sp, #32]
 8007974:	eeb0 8a47 	vmov.f32	s16, s14
 8007978:	eef0 8a67 	vmov.f32	s17, s15
 800797c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007980:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007984:	2900      	cmp	r1, #0
 8007986:	d045      	beq.n	8007a14 <_dtoa_r+0x5b4>
 8007988:	494c      	ldr	r1, [pc, #304]	; (8007abc <_dtoa_r+0x65c>)
 800798a:	2000      	movs	r0, #0
 800798c:	f7f8 ff66 	bl	800085c <__aeabi_ddiv>
 8007990:	ec53 2b18 	vmov	r2, r3, d8
 8007994:	f7f8 fc80 	bl	8000298 <__aeabi_dsub>
 8007998:	9d00      	ldr	r5, [sp, #0]
 800799a:	ec41 0b18 	vmov	d8, r0, r1
 800799e:	4639      	mov	r1, r7
 80079a0:	4630      	mov	r0, r6
 80079a2:	f7f9 f8e1 	bl	8000b68 <__aeabi_d2iz>
 80079a6:	900c      	str	r0, [sp, #48]	; 0x30
 80079a8:	f7f8 fdc4 	bl	8000534 <__aeabi_i2d>
 80079ac:	4602      	mov	r2, r0
 80079ae:	460b      	mov	r3, r1
 80079b0:	4630      	mov	r0, r6
 80079b2:	4639      	mov	r1, r7
 80079b4:	f7f8 fc70 	bl	8000298 <__aeabi_dsub>
 80079b8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80079ba:	3330      	adds	r3, #48	; 0x30
 80079bc:	f805 3b01 	strb.w	r3, [r5], #1
 80079c0:	ec53 2b18 	vmov	r2, r3, d8
 80079c4:	4606      	mov	r6, r0
 80079c6:	460f      	mov	r7, r1
 80079c8:	f7f9 f890 	bl	8000aec <__aeabi_dcmplt>
 80079cc:	2800      	cmp	r0, #0
 80079ce:	d165      	bne.n	8007a9c <_dtoa_r+0x63c>
 80079d0:	4632      	mov	r2, r6
 80079d2:	463b      	mov	r3, r7
 80079d4:	4935      	ldr	r1, [pc, #212]	; (8007aac <_dtoa_r+0x64c>)
 80079d6:	2000      	movs	r0, #0
 80079d8:	f7f8 fc5e 	bl	8000298 <__aeabi_dsub>
 80079dc:	ec53 2b18 	vmov	r2, r3, d8
 80079e0:	f7f9 f884 	bl	8000aec <__aeabi_dcmplt>
 80079e4:	2800      	cmp	r0, #0
 80079e6:	f040 80b9 	bne.w	8007b5c <_dtoa_r+0x6fc>
 80079ea:	9b02      	ldr	r3, [sp, #8]
 80079ec:	429d      	cmp	r5, r3
 80079ee:	f43f af75 	beq.w	80078dc <_dtoa_r+0x47c>
 80079f2:	4b2f      	ldr	r3, [pc, #188]	; (8007ab0 <_dtoa_r+0x650>)
 80079f4:	ec51 0b18 	vmov	r0, r1, d8
 80079f8:	2200      	movs	r2, #0
 80079fa:	f7f8 fe05 	bl	8000608 <__aeabi_dmul>
 80079fe:	4b2c      	ldr	r3, [pc, #176]	; (8007ab0 <_dtoa_r+0x650>)
 8007a00:	ec41 0b18 	vmov	d8, r0, r1
 8007a04:	2200      	movs	r2, #0
 8007a06:	4630      	mov	r0, r6
 8007a08:	4639      	mov	r1, r7
 8007a0a:	f7f8 fdfd 	bl	8000608 <__aeabi_dmul>
 8007a0e:	4606      	mov	r6, r0
 8007a10:	460f      	mov	r7, r1
 8007a12:	e7c4      	b.n	800799e <_dtoa_r+0x53e>
 8007a14:	ec51 0b17 	vmov	r0, r1, d7
 8007a18:	f7f8 fdf6 	bl	8000608 <__aeabi_dmul>
 8007a1c:	9b02      	ldr	r3, [sp, #8]
 8007a1e:	9d00      	ldr	r5, [sp, #0]
 8007a20:	930c      	str	r3, [sp, #48]	; 0x30
 8007a22:	ec41 0b18 	vmov	d8, r0, r1
 8007a26:	4639      	mov	r1, r7
 8007a28:	4630      	mov	r0, r6
 8007a2a:	f7f9 f89d 	bl	8000b68 <__aeabi_d2iz>
 8007a2e:	9011      	str	r0, [sp, #68]	; 0x44
 8007a30:	f7f8 fd80 	bl	8000534 <__aeabi_i2d>
 8007a34:	4602      	mov	r2, r0
 8007a36:	460b      	mov	r3, r1
 8007a38:	4630      	mov	r0, r6
 8007a3a:	4639      	mov	r1, r7
 8007a3c:	f7f8 fc2c 	bl	8000298 <__aeabi_dsub>
 8007a40:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007a42:	3330      	adds	r3, #48	; 0x30
 8007a44:	f805 3b01 	strb.w	r3, [r5], #1
 8007a48:	9b02      	ldr	r3, [sp, #8]
 8007a4a:	429d      	cmp	r5, r3
 8007a4c:	4606      	mov	r6, r0
 8007a4e:	460f      	mov	r7, r1
 8007a50:	f04f 0200 	mov.w	r2, #0
 8007a54:	d134      	bne.n	8007ac0 <_dtoa_r+0x660>
 8007a56:	4b19      	ldr	r3, [pc, #100]	; (8007abc <_dtoa_r+0x65c>)
 8007a58:	ec51 0b18 	vmov	r0, r1, d8
 8007a5c:	f7f8 fc1e 	bl	800029c <__adddf3>
 8007a60:	4602      	mov	r2, r0
 8007a62:	460b      	mov	r3, r1
 8007a64:	4630      	mov	r0, r6
 8007a66:	4639      	mov	r1, r7
 8007a68:	f7f9 f85e 	bl	8000b28 <__aeabi_dcmpgt>
 8007a6c:	2800      	cmp	r0, #0
 8007a6e:	d175      	bne.n	8007b5c <_dtoa_r+0x6fc>
 8007a70:	ec53 2b18 	vmov	r2, r3, d8
 8007a74:	4911      	ldr	r1, [pc, #68]	; (8007abc <_dtoa_r+0x65c>)
 8007a76:	2000      	movs	r0, #0
 8007a78:	f7f8 fc0e 	bl	8000298 <__aeabi_dsub>
 8007a7c:	4602      	mov	r2, r0
 8007a7e:	460b      	mov	r3, r1
 8007a80:	4630      	mov	r0, r6
 8007a82:	4639      	mov	r1, r7
 8007a84:	f7f9 f832 	bl	8000aec <__aeabi_dcmplt>
 8007a88:	2800      	cmp	r0, #0
 8007a8a:	f43f af27 	beq.w	80078dc <_dtoa_r+0x47c>
 8007a8e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007a90:	1e6b      	subs	r3, r5, #1
 8007a92:	930c      	str	r3, [sp, #48]	; 0x30
 8007a94:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007a98:	2b30      	cmp	r3, #48	; 0x30
 8007a9a:	d0f8      	beq.n	8007a8e <_dtoa_r+0x62e>
 8007a9c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8007aa0:	e04a      	b.n	8007b38 <_dtoa_r+0x6d8>
 8007aa2:	bf00      	nop
 8007aa4:	08009a08 	.word	0x08009a08
 8007aa8:	080099e0 	.word	0x080099e0
 8007aac:	3ff00000 	.word	0x3ff00000
 8007ab0:	40240000 	.word	0x40240000
 8007ab4:	401c0000 	.word	0x401c0000
 8007ab8:	40140000 	.word	0x40140000
 8007abc:	3fe00000 	.word	0x3fe00000
 8007ac0:	4baf      	ldr	r3, [pc, #700]	; (8007d80 <_dtoa_r+0x920>)
 8007ac2:	f7f8 fda1 	bl	8000608 <__aeabi_dmul>
 8007ac6:	4606      	mov	r6, r0
 8007ac8:	460f      	mov	r7, r1
 8007aca:	e7ac      	b.n	8007a26 <_dtoa_r+0x5c6>
 8007acc:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007ad0:	9d00      	ldr	r5, [sp, #0]
 8007ad2:	4642      	mov	r2, r8
 8007ad4:	464b      	mov	r3, r9
 8007ad6:	4630      	mov	r0, r6
 8007ad8:	4639      	mov	r1, r7
 8007ada:	f7f8 febf 	bl	800085c <__aeabi_ddiv>
 8007ade:	f7f9 f843 	bl	8000b68 <__aeabi_d2iz>
 8007ae2:	9002      	str	r0, [sp, #8]
 8007ae4:	f7f8 fd26 	bl	8000534 <__aeabi_i2d>
 8007ae8:	4642      	mov	r2, r8
 8007aea:	464b      	mov	r3, r9
 8007aec:	f7f8 fd8c 	bl	8000608 <__aeabi_dmul>
 8007af0:	4602      	mov	r2, r0
 8007af2:	460b      	mov	r3, r1
 8007af4:	4630      	mov	r0, r6
 8007af6:	4639      	mov	r1, r7
 8007af8:	f7f8 fbce 	bl	8000298 <__aeabi_dsub>
 8007afc:	9e02      	ldr	r6, [sp, #8]
 8007afe:	9f01      	ldr	r7, [sp, #4]
 8007b00:	3630      	adds	r6, #48	; 0x30
 8007b02:	f805 6b01 	strb.w	r6, [r5], #1
 8007b06:	9e00      	ldr	r6, [sp, #0]
 8007b08:	1bae      	subs	r6, r5, r6
 8007b0a:	42b7      	cmp	r7, r6
 8007b0c:	4602      	mov	r2, r0
 8007b0e:	460b      	mov	r3, r1
 8007b10:	d137      	bne.n	8007b82 <_dtoa_r+0x722>
 8007b12:	f7f8 fbc3 	bl	800029c <__adddf3>
 8007b16:	4642      	mov	r2, r8
 8007b18:	464b      	mov	r3, r9
 8007b1a:	4606      	mov	r6, r0
 8007b1c:	460f      	mov	r7, r1
 8007b1e:	f7f9 f803 	bl	8000b28 <__aeabi_dcmpgt>
 8007b22:	b9c8      	cbnz	r0, 8007b58 <_dtoa_r+0x6f8>
 8007b24:	4642      	mov	r2, r8
 8007b26:	464b      	mov	r3, r9
 8007b28:	4630      	mov	r0, r6
 8007b2a:	4639      	mov	r1, r7
 8007b2c:	f7f8 ffd4 	bl	8000ad8 <__aeabi_dcmpeq>
 8007b30:	b110      	cbz	r0, 8007b38 <_dtoa_r+0x6d8>
 8007b32:	9b02      	ldr	r3, [sp, #8]
 8007b34:	07d9      	lsls	r1, r3, #31
 8007b36:	d40f      	bmi.n	8007b58 <_dtoa_r+0x6f8>
 8007b38:	4620      	mov	r0, r4
 8007b3a:	4659      	mov	r1, fp
 8007b3c:	f000 fad6 	bl	80080ec <_Bfree>
 8007b40:	2300      	movs	r3, #0
 8007b42:	702b      	strb	r3, [r5, #0]
 8007b44:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007b46:	f10a 0001 	add.w	r0, sl, #1
 8007b4a:	6018      	str	r0, [r3, #0]
 8007b4c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	f43f acd8 	beq.w	8007504 <_dtoa_r+0xa4>
 8007b54:	601d      	str	r5, [r3, #0]
 8007b56:	e4d5      	b.n	8007504 <_dtoa_r+0xa4>
 8007b58:	f8cd a01c 	str.w	sl, [sp, #28]
 8007b5c:	462b      	mov	r3, r5
 8007b5e:	461d      	mov	r5, r3
 8007b60:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007b64:	2a39      	cmp	r2, #57	; 0x39
 8007b66:	d108      	bne.n	8007b7a <_dtoa_r+0x71a>
 8007b68:	9a00      	ldr	r2, [sp, #0]
 8007b6a:	429a      	cmp	r2, r3
 8007b6c:	d1f7      	bne.n	8007b5e <_dtoa_r+0x6fe>
 8007b6e:	9a07      	ldr	r2, [sp, #28]
 8007b70:	9900      	ldr	r1, [sp, #0]
 8007b72:	3201      	adds	r2, #1
 8007b74:	9207      	str	r2, [sp, #28]
 8007b76:	2230      	movs	r2, #48	; 0x30
 8007b78:	700a      	strb	r2, [r1, #0]
 8007b7a:	781a      	ldrb	r2, [r3, #0]
 8007b7c:	3201      	adds	r2, #1
 8007b7e:	701a      	strb	r2, [r3, #0]
 8007b80:	e78c      	b.n	8007a9c <_dtoa_r+0x63c>
 8007b82:	4b7f      	ldr	r3, [pc, #508]	; (8007d80 <_dtoa_r+0x920>)
 8007b84:	2200      	movs	r2, #0
 8007b86:	f7f8 fd3f 	bl	8000608 <__aeabi_dmul>
 8007b8a:	2200      	movs	r2, #0
 8007b8c:	2300      	movs	r3, #0
 8007b8e:	4606      	mov	r6, r0
 8007b90:	460f      	mov	r7, r1
 8007b92:	f7f8 ffa1 	bl	8000ad8 <__aeabi_dcmpeq>
 8007b96:	2800      	cmp	r0, #0
 8007b98:	d09b      	beq.n	8007ad2 <_dtoa_r+0x672>
 8007b9a:	e7cd      	b.n	8007b38 <_dtoa_r+0x6d8>
 8007b9c:	9a08      	ldr	r2, [sp, #32]
 8007b9e:	2a00      	cmp	r2, #0
 8007ba0:	f000 80c4 	beq.w	8007d2c <_dtoa_r+0x8cc>
 8007ba4:	9a05      	ldr	r2, [sp, #20]
 8007ba6:	2a01      	cmp	r2, #1
 8007ba8:	f300 80a8 	bgt.w	8007cfc <_dtoa_r+0x89c>
 8007bac:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007bae:	2a00      	cmp	r2, #0
 8007bb0:	f000 80a0 	beq.w	8007cf4 <_dtoa_r+0x894>
 8007bb4:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007bb8:	9e06      	ldr	r6, [sp, #24]
 8007bba:	4645      	mov	r5, r8
 8007bbc:	9a04      	ldr	r2, [sp, #16]
 8007bbe:	2101      	movs	r1, #1
 8007bc0:	441a      	add	r2, r3
 8007bc2:	4620      	mov	r0, r4
 8007bc4:	4498      	add	r8, r3
 8007bc6:	9204      	str	r2, [sp, #16]
 8007bc8:	f000 fb4c 	bl	8008264 <__i2b>
 8007bcc:	4607      	mov	r7, r0
 8007bce:	2d00      	cmp	r5, #0
 8007bd0:	dd0b      	ble.n	8007bea <_dtoa_r+0x78a>
 8007bd2:	9b04      	ldr	r3, [sp, #16]
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	dd08      	ble.n	8007bea <_dtoa_r+0x78a>
 8007bd8:	42ab      	cmp	r3, r5
 8007bda:	9a04      	ldr	r2, [sp, #16]
 8007bdc:	bfa8      	it	ge
 8007bde:	462b      	movge	r3, r5
 8007be0:	eba8 0803 	sub.w	r8, r8, r3
 8007be4:	1aed      	subs	r5, r5, r3
 8007be6:	1ad3      	subs	r3, r2, r3
 8007be8:	9304      	str	r3, [sp, #16]
 8007bea:	9b06      	ldr	r3, [sp, #24]
 8007bec:	b1fb      	cbz	r3, 8007c2e <_dtoa_r+0x7ce>
 8007bee:	9b08      	ldr	r3, [sp, #32]
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	f000 809f 	beq.w	8007d34 <_dtoa_r+0x8d4>
 8007bf6:	2e00      	cmp	r6, #0
 8007bf8:	dd11      	ble.n	8007c1e <_dtoa_r+0x7be>
 8007bfa:	4639      	mov	r1, r7
 8007bfc:	4632      	mov	r2, r6
 8007bfe:	4620      	mov	r0, r4
 8007c00:	f000 fbec 	bl	80083dc <__pow5mult>
 8007c04:	465a      	mov	r2, fp
 8007c06:	4601      	mov	r1, r0
 8007c08:	4607      	mov	r7, r0
 8007c0a:	4620      	mov	r0, r4
 8007c0c:	f000 fb40 	bl	8008290 <__multiply>
 8007c10:	4659      	mov	r1, fp
 8007c12:	9007      	str	r0, [sp, #28]
 8007c14:	4620      	mov	r0, r4
 8007c16:	f000 fa69 	bl	80080ec <_Bfree>
 8007c1a:	9b07      	ldr	r3, [sp, #28]
 8007c1c:	469b      	mov	fp, r3
 8007c1e:	9b06      	ldr	r3, [sp, #24]
 8007c20:	1b9a      	subs	r2, r3, r6
 8007c22:	d004      	beq.n	8007c2e <_dtoa_r+0x7ce>
 8007c24:	4659      	mov	r1, fp
 8007c26:	4620      	mov	r0, r4
 8007c28:	f000 fbd8 	bl	80083dc <__pow5mult>
 8007c2c:	4683      	mov	fp, r0
 8007c2e:	2101      	movs	r1, #1
 8007c30:	4620      	mov	r0, r4
 8007c32:	f000 fb17 	bl	8008264 <__i2b>
 8007c36:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	4606      	mov	r6, r0
 8007c3c:	dd7c      	ble.n	8007d38 <_dtoa_r+0x8d8>
 8007c3e:	461a      	mov	r2, r3
 8007c40:	4601      	mov	r1, r0
 8007c42:	4620      	mov	r0, r4
 8007c44:	f000 fbca 	bl	80083dc <__pow5mult>
 8007c48:	9b05      	ldr	r3, [sp, #20]
 8007c4a:	2b01      	cmp	r3, #1
 8007c4c:	4606      	mov	r6, r0
 8007c4e:	dd76      	ble.n	8007d3e <_dtoa_r+0x8de>
 8007c50:	2300      	movs	r3, #0
 8007c52:	9306      	str	r3, [sp, #24]
 8007c54:	6933      	ldr	r3, [r6, #16]
 8007c56:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007c5a:	6918      	ldr	r0, [r3, #16]
 8007c5c:	f000 fab2 	bl	80081c4 <__hi0bits>
 8007c60:	f1c0 0020 	rsb	r0, r0, #32
 8007c64:	9b04      	ldr	r3, [sp, #16]
 8007c66:	4418      	add	r0, r3
 8007c68:	f010 001f 	ands.w	r0, r0, #31
 8007c6c:	f000 8086 	beq.w	8007d7c <_dtoa_r+0x91c>
 8007c70:	f1c0 0320 	rsb	r3, r0, #32
 8007c74:	2b04      	cmp	r3, #4
 8007c76:	dd7f      	ble.n	8007d78 <_dtoa_r+0x918>
 8007c78:	f1c0 001c 	rsb	r0, r0, #28
 8007c7c:	9b04      	ldr	r3, [sp, #16]
 8007c7e:	4403      	add	r3, r0
 8007c80:	4480      	add	r8, r0
 8007c82:	4405      	add	r5, r0
 8007c84:	9304      	str	r3, [sp, #16]
 8007c86:	f1b8 0f00 	cmp.w	r8, #0
 8007c8a:	dd05      	ble.n	8007c98 <_dtoa_r+0x838>
 8007c8c:	4659      	mov	r1, fp
 8007c8e:	4642      	mov	r2, r8
 8007c90:	4620      	mov	r0, r4
 8007c92:	f000 fbfd 	bl	8008490 <__lshift>
 8007c96:	4683      	mov	fp, r0
 8007c98:	9b04      	ldr	r3, [sp, #16]
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	dd05      	ble.n	8007caa <_dtoa_r+0x84a>
 8007c9e:	4631      	mov	r1, r6
 8007ca0:	461a      	mov	r2, r3
 8007ca2:	4620      	mov	r0, r4
 8007ca4:	f000 fbf4 	bl	8008490 <__lshift>
 8007ca8:	4606      	mov	r6, r0
 8007caa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d069      	beq.n	8007d84 <_dtoa_r+0x924>
 8007cb0:	4631      	mov	r1, r6
 8007cb2:	4658      	mov	r0, fp
 8007cb4:	f000 fc58 	bl	8008568 <__mcmp>
 8007cb8:	2800      	cmp	r0, #0
 8007cba:	da63      	bge.n	8007d84 <_dtoa_r+0x924>
 8007cbc:	2300      	movs	r3, #0
 8007cbe:	4659      	mov	r1, fp
 8007cc0:	220a      	movs	r2, #10
 8007cc2:	4620      	mov	r0, r4
 8007cc4:	f000 fa34 	bl	8008130 <__multadd>
 8007cc8:	9b08      	ldr	r3, [sp, #32]
 8007cca:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007cce:	4683      	mov	fp, r0
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	f000 818f 	beq.w	8007ff4 <_dtoa_r+0xb94>
 8007cd6:	4639      	mov	r1, r7
 8007cd8:	2300      	movs	r3, #0
 8007cda:	220a      	movs	r2, #10
 8007cdc:	4620      	mov	r0, r4
 8007cde:	f000 fa27 	bl	8008130 <__multadd>
 8007ce2:	f1b9 0f00 	cmp.w	r9, #0
 8007ce6:	4607      	mov	r7, r0
 8007ce8:	f300 808e 	bgt.w	8007e08 <_dtoa_r+0x9a8>
 8007cec:	9b05      	ldr	r3, [sp, #20]
 8007cee:	2b02      	cmp	r3, #2
 8007cf0:	dc50      	bgt.n	8007d94 <_dtoa_r+0x934>
 8007cf2:	e089      	b.n	8007e08 <_dtoa_r+0x9a8>
 8007cf4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007cf6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007cfa:	e75d      	b.n	8007bb8 <_dtoa_r+0x758>
 8007cfc:	9b01      	ldr	r3, [sp, #4]
 8007cfe:	1e5e      	subs	r6, r3, #1
 8007d00:	9b06      	ldr	r3, [sp, #24]
 8007d02:	42b3      	cmp	r3, r6
 8007d04:	bfbf      	itttt	lt
 8007d06:	9b06      	ldrlt	r3, [sp, #24]
 8007d08:	9606      	strlt	r6, [sp, #24]
 8007d0a:	1af2      	sublt	r2, r6, r3
 8007d0c:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8007d0e:	bfb6      	itet	lt
 8007d10:	189b      	addlt	r3, r3, r2
 8007d12:	1b9e      	subge	r6, r3, r6
 8007d14:	930d      	strlt	r3, [sp, #52]	; 0x34
 8007d16:	9b01      	ldr	r3, [sp, #4]
 8007d18:	bfb8      	it	lt
 8007d1a:	2600      	movlt	r6, #0
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	bfb5      	itete	lt
 8007d20:	eba8 0503 	sublt.w	r5, r8, r3
 8007d24:	9b01      	ldrge	r3, [sp, #4]
 8007d26:	2300      	movlt	r3, #0
 8007d28:	4645      	movge	r5, r8
 8007d2a:	e747      	b.n	8007bbc <_dtoa_r+0x75c>
 8007d2c:	9e06      	ldr	r6, [sp, #24]
 8007d2e:	9f08      	ldr	r7, [sp, #32]
 8007d30:	4645      	mov	r5, r8
 8007d32:	e74c      	b.n	8007bce <_dtoa_r+0x76e>
 8007d34:	9a06      	ldr	r2, [sp, #24]
 8007d36:	e775      	b.n	8007c24 <_dtoa_r+0x7c4>
 8007d38:	9b05      	ldr	r3, [sp, #20]
 8007d3a:	2b01      	cmp	r3, #1
 8007d3c:	dc18      	bgt.n	8007d70 <_dtoa_r+0x910>
 8007d3e:	9b02      	ldr	r3, [sp, #8]
 8007d40:	b9b3      	cbnz	r3, 8007d70 <_dtoa_r+0x910>
 8007d42:	9b03      	ldr	r3, [sp, #12]
 8007d44:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007d48:	b9a3      	cbnz	r3, 8007d74 <_dtoa_r+0x914>
 8007d4a:	9b03      	ldr	r3, [sp, #12]
 8007d4c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007d50:	0d1b      	lsrs	r3, r3, #20
 8007d52:	051b      	lsls	r3, r3, #20
 8007d54:	b12b      	cbz	r3, 8007d62 <_dtoa_r+0x902>
 8007d56:	9b04      	ldr	r3, [sp, #16]
 8007d58:	3301      	adds	r3, #1
 8007d5a:	9304      	str	r3, [sp, #16]
 8007d5c:	f108 0801 	add.w	r8, r8, #1
 8007d60:	2301      	movs	r3, #1
 8007d62:	9306      	str	r3, [sp, #24]
 8007d64:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	f47f af74 	bne.w	8007c54 <_dtoa_r+0x7f4>
 8007d6c:	2001      	movs	r0, #1
 8007d6e:	e779      	b.n	8007c64 <_dtoa_r+0x804>
 8007d70:	2300      	movs	r3, #0
 8007d72:	e7f6      	b.n	8007d62 <_dtoa_r+0x902>
 8007d74:	9b02      	ldr	r3, [sp, #8]
 8007d76:	e7f4      	b.n	8007d62 <_dtoa_r+0x902>
 8007d78:	d085      	beq.n	8007c86 <_dtoa_r+0x826>
 8007d7a:	4618      	mov	r0, r3
 8007d7c:	301c      	adds	r0, #28
 8007d7e:	e77d      	b.n	8007c7c <_dtoa_r+0x81c>
 8007d80:	40240000 	.word	0x40240000
 8007d84:	9b01      	ldr	r3, [sp, #4]
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	dc38      	bgt.n	8007dfc <_dtoa_r+0x99c>
 8007d8a:	9b05      	ldr	r3, [sp, #20]
 8007d8c:	2b02      	cmp	r3, #2
 8007d8e:	dd35      	ble.n	8007dfc <_dtoa_r+0x99c>
 8007d90:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8007d94:	f1b9 0f00 	cmp.w	r9, #0
 8007d98:	d10d      	bne.n	8007db6 <_dtoa_r+0x956>
 8007d9a:	4631      	mov	r1, r6
 8007d9c:	464b      	mov	r3, r9
 8007d9e:	2205      	movs	r2, #5
 8007da0:	4620      	mov	r0, r4
 8007da2:	f000 f9c5 	bl	8008130 <__multadd>
 8007da6:	4601      	mov	r1, r0
 8007da8:	4606      	mov	r6, r0
 8007daa:	4658      	mov	r0, fp
 8007dac:	f000 fbdc 	bl	8008568 <__mcmp>
 8007db0:	2800      	cmp	r0, #0
 8007db2:	f73f adbd 	bgt.w	8007930 <_dtoa_r+0x4d0>
 8007db6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007db8:	9d00      	ldr	r5, [sp, #0]
 8007dba:	ea6f 0a03 	mvn.w	sl, r3
 8007dbe:	f04f 0800 	mov.w	r8, #0
 8007dc2:	4631      	mov	r1, r6
 8007dc4:	4620      	mov	r0, r4
 8007dc6:	f000 f991 	bl	80080ec <_Bfree>
 8007dca:	2f00      	cmp	r7, #0
 8007dcc:	f43f aeb4 	beq.w	8007b38 <_dtoa_r+0x6d8>
 8007dd0:	f1b8 0f00 	cmp.w	r8, #0
 8007dd4:	d005      	beq.n	8007de2 <_dtoa_r+0x982>
 8007dd6:	45b8      	cmp	r8, r7
 8007dd8:	d003      	beq.n	8007de2 <_dtoa_r+0x982>
 8007dda:	4641      	mov	r1, r8
 8007ddc:	4620      	mov	r0, r4
 8007dde:	f000 f985 	bl	80080ec <_Bfree>
 8007de2:	4639      	mov	r1, r7
 8007de4:	4620      	mov	r0, r4
 8007de6:	f000 f981 	bl	80080ec <_Bfree>
 8007dea:	e6a5      	b.n	8007b38 <_dtoa_r+0x6d8>
 8007dec:	2600      	movs	r6, #0
 8007dee:	4637      	mov	r7, r6
 8007df0:	e7e1      	b.n	8007db6 <_dtoa_r+0x956>
 8007df2:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8007df4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8007df8:	4637      	mov	r7, r6
 8007dfa:	e599      	b.n	8007930 <_dtoa_r+0x4d0>
 8007dfc:	9b08      	ldr	r3, [sp, #32]
 8007dfe:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	f000 80fd 	beq.w	8008002 <_dtoa_r+0xba2>
 8007e08:	2d00      	cmp	r5, #0
 8007e0a:	dd05      	ble.n	8007e18 <_dtoa_r+0x9b8>
 8007e0c:	4639      	mov	r1, r7
 8007e0e:	462a      	mov	r2, r5
 8007e10:	4620      	mov	r0, r4
 8007e12:	f000 fb3d 	bl	8008490 <__lshift>
 8007e16:	4607      	mov	r7, r0
 8007e18:	9b06      	ldr	r3, [sp, #24]
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d05c      	beq.n	8007ed8 <_dtoa_r+0xa78>
 8007e1e:	6879      	ldr	r1, [r7, #4]
 8007e20:	4620      	mov	r0, r4
 8007e22:	f000 f923 	bl	800806c <_Balloc>
 8007e26:	4605      	mov	r5, r0
 8007e28:	b928      	cbnz	r0, 8007e36 <_dtoa_r+0x9d6>
 8007e2a:	4b80      	ldr	r3, [pc, #512]	; (800802c <_dtoa_r+0xbcc>)
 8007e2c:	4602      	mov	r2, r0
 8007e2e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8007e32:	f7ff bb2e 	b.w	8007492 <_dtoa_r+0x32>
 8007e36:	693a      	ldr	r2, [r7, #16]
 8007e38:	3202      	adds	r2, #2
 8007e3a:	0092      	lsls	r2, r2, #2
 8007e3c:	f107 010c 	add.w	r1, r7, #12
 8007e40:	300c      	adds	r0, #12
 8007e42:	f000 f905 	bl	8008050 <memcpy>
 8007e46:	2201      	movs	r2, #1
 8007e48:	4629      	mov	r1, r5
 8007e4a:	4620      	mov	r0, r4
 8007e4c:	f000 fb20 	bl	8008490 <__lshift>
 8007e50:	9b00      	ldr	r3, [sp, #0]
 8007e52:	3301      	adds	r3, #1
 8007e54:	9301      	str	r3, [sp, #4]
 8007e56:	9b00      	ldr	r3, [sp, #0]
 8007e58:	444b      	add	r3, r9
 8007e5a:	9307      	str	r3, [sp, #28]
 8007e5c:	9b02      	ldr	r3, [sp, #8]
 8007e5e:	f003 0301 	and.w	r3, r3, #1
 8007e62:	46b8      	mov	r8, r7
 8007e64:	9306      	str	r3, [sp, #24]
 8007e66:	4607      	mov	r7, r0
 8007e68:	9b01      	ldr	r3, [sp, #4]
 8007e6a:	4631      	mov	r1, r6
 8007e6c:	3b01      	subs	r3, #1
 8007e6e:	4658      	mov	r0, fp
 8007e70:	9302      	str	r3, [sp, #8]
 8007e72:	f7ff fa67 	bl	8007344 <quorem>
 8007e76:	4603      	mov	r3, r0
 8007e78:	3330      	adds	r3, #48	; 0x30
 8007e7a:	9004      	str	r0, [sp, #16]
 8007e7c:	4641      	mov	r1, r8
 8007e7e:	4658      	mov	r0, fp
 8007e80:	9308      	str	r3, [sp, #32]
 8007e82:	f000 fb71 	bl	8008568 <__mcmp>
 8007e86:	463a      	mov	r2, r7
 8007e88:	4681      	mov	r9, r0
 8007e8a:	4631      	mov	r1, r6
 8007e8c:	4620      	mov	r0, r4
 8007e8e:	f000 fb87 	bl	80085a0 <__mdiff>
 8007e92:	68c2      	ldr	r2, [r0, #12]
 8007e94:	9b08      	ldr	r3, [sp, #32]
 8007e96:	4605      	mov	r5, r0
 8007e98:	bb02      	cbnz	r2, 8007edc <_dtoa_r+0xa7c>
 8007e9a:	4601      	mov	r1, r0
 8007e9c:	4658      	mov	r0, fp
 8007e9e:	f000 fb63 	bl	8008568 <__mcmp>
 8007ea2:	9b08      	ldr	r3, [sp, #32]
 8007ea4:	4602      	mov	r2, r0
 8007ea6:	4629      	mov	r1, r5
 8007ea8:	4620      	mov	r0, r4
 8007eaa:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8007eae:	f000 f91d 	bl	80080ec <_Bfree>
 8007eb2:	9b05      	ldr	r3, [sp, #20]
 8007eb4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007eb6:	9d01      	ldr	r5, [sp, #4]
 8007eb8:	ea43 0102 	orr.w	r1, r3, r2
 8007ebc:	9b06      	ldr	r3, [sp, #24]
 8007ebe:	430b      	orrs	r3, r1
 8007ec0:	9b08      	ldr	r3, [sp, #32]
 8007ec2:	d10d      	bne.n	8007ee0 <_dtoa_r+0xa80>
 8007ec4:	2b39      	cmp	r3, #57	; 0x39
 8007ec6:	d029      	beq.n	8007f1c <_dtoa_r+0xabc>
 8007ec8:	f1b9 0f00 	cmp.w	r9, #0
 8007ecc:	dd01      	ble.n	8007ed2 <_dtoa_r+0xa72>
 8007ece:	9b04      	ldr	r3, [sp, #16]
 8007ed0:	3331      	adds	r3, #49	; 0x31
 8007ed2:	9a02      	ldr	r2, [sp, #8]
 8007ed4:	7013      	strb	r3, [r2, #0]
 8007ed6:	e774      	b.n	8007dc2 <_dtoa_r+0x962>
 8007ed8:	4638      	mov	r0, r7
 8007eda:	e7b9      	b.n	8007e50 <_dtoa_r+0x9f0>
 8007edc:	2201      	movs	r2, #1
 8007ede:	e7e2      	b.n	8007ea6 <_dtoa_r+0xa46>
 8007ee0:	f1b9 0f00 	cmp.w	r9, #0
 8007ee4:	db06      	blt.n	8007ef4 <_dtoa_r+0xa94>
 8007ee6:	9905      	ldr	r1, [sp, #20]
 8007ee8:	ea41 0909 	orr.w	r9, r1, r9
 8007eec:	9906      	ldr	r1, [sp, #24]
 8007eee:	ea59 0101 	orrs.w	r1, r9, r1
 8007ef2:	d120      	bne.n	8007f36 <_dtoa_r+0xad6>
 8007ef4:	2a00      	cmp	r2, #0
 8007ef6:	ddec      	ble.n	8007ed2 <_dtoa_r+0xa72>
 8007ef8:	4659      	mov	r1, fp
 8007efa:	2201      	movs	r2, #1
 8007efc:	4620      	mov	r0, r4
 8007efe:	9301      	str	r3, [sp, #4]
 8007f00:	f000 fac6 	bl	8008490 <__lshift>
 8007f04:	4631      	mov	r1, r6
 8007f06:	4683      	mov	fp, r0
 8007f08:	f000 fb2e 	bl	8008568 <__mcmp>
 8007f0c:	2800      	cmp	r0, #0
 8007f0e:	9b01      	ldr	r3, [sp, #4]
 8007f10:	dc02      	bgt.n	8007f18 <_dtoa_r+0xab8>
 8007f12:	d1de      	bne.n	8007ed2 <_dtoa_r+0xa72>
 8007f14:	07da      	lsls	r2, r3, #31
 8007f16:	d5dc      	bpl.n	8007ed2 <_dtoa_r+0xa72>
 8007f18:	2b39      	cmp	r3, #57	; 0x39
 8007f1a:	d1d8      	bne.n	8007ece <_dtoa_r+0xa6e>
 8007f1c:	9a02      	ldr	r2, [sp, #8]
 8007f1e:	2339      	movs	r3, #57	; 0x39
 8007f20:	7013      	strb	r3, [r2, #0]
 8007f22:	462b      	mov	r3, r5
 8007f24:	461d      	mov	r5, r3
 8007f26:	3b01      	subs	r3, #1
 8007f28:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007f2c:	2a39      	cmp	r2, #57	; 0x39
 8007f2e:	d050      	beq.n	8007fd2 <_dtoa_r+0xb72>
 8007f30:	3201      	adds	r2, #1
 8007f32:	701a      	strb	r2, [r3, #0]
 8007f34:	e745      	b.n	8007dc2 <_dtoa_r+0x962>
 8007f36:	2a00      	cmp	r2, #0
 8007f38:	dd03      	ble.n	8007f42 <_dtoa_r+0xae2>
 8007f3a:	2b39      	cmp	r3, #57	; 0x39
 8007f3c:	d0ee      	beq.n	8007f1c <_dtoa_r+0xabc>
 8007f3e:	3301      	adds	r3, #1
 8007f40:	e7c7      	b.n	8007ed2 <_dtoa_r+0xa72>
 8007f42:	9a01      	ldr	r2, [sp, #4]
 8007f44:	9907      	ldr	r1, [sp, #28]
 8007f46:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007f4a:	428a      	cmp	r2, r1
 8007f4c:	d02a      	beq.n	8007fa4 <_dtoa_r+0xb44>
 8007f4e:	4659      	mov	r1, fp
 8007f50:	2300      	movs	r3, #0
 8007f52:	220a      	movs	r2, #10
 8007f54:	4620      	mov	r0, r4
 8007f56:	f000 f8eb 	bl	8008130 <__multadd>
 8007f5a:	45b8      	cmp	r8, r7
 8007f5c:	4683      	mov	fp, r0
 8007f5e:	f04f 0300 	mov.w	r3, #0
 8007f62:	f04f 020a 	mov.w	r2, #10
 8007f66:	4641      	mov	r1, r8
 8007f68:	4620      	mov	r0, r4
 8007f6a:	d107      	bne.n	8007f7c <_dtoa_r+0xb1c>
 8007f6c:	f000 f8e0 	bl	8008130 <__multadd>
 8007f70:	4680      	mov	r8, r0
 8007f72:	4607      	mov	r7, r0
 8007f74:	9b01      	ldr	r3, [sp, #4]
 8007f76:	3301      	adds	r3, #1
 8007f78:	9301      	str	r3, [sp, #4]
 8007f7a:	e775      	b.n	8007e68 <_dtoa_r+0xa08>
 8007f7c:	f000 f8d8 	bl	8008130 <__multadd>
 8007f80:	4639      	mov	r1, r7
 8007f82:	4680      	mov	r8, r0
 8007f84:	2300      	movs	r3, #0
 8007f86:	220a      	movs	r2, #10
 8007f88:	4620      	mov	r0, r4
 8007f8a:	f000 f8d1 	bl	8008130 <__multadd>
 8007f8e:	4607      	mov	r7, r0
 8007f90:	e7f0      	b.n	8007f74 <_dtoa_r+0xb14>
 8007f92:	f1b9 0f00 	cmp.w	r9, #0
 8007f96:	9a00      	ldr	r2, [sp, #0]
 8007f98:	bfcc      	ite	gt
 8007f9a:	464d      	movgt	r5, r9
 8007f9c:	2501      	movle	r5, #1
 8007f9e:	4415      	add	r5, r2
 8007fa0:	f04f 0800 	mov.w	r8, #0
 8007fa4:	4659      	mov	r1, fp
 8007fa6:	2201      	movs	r2, #1
 8007fa8:	4620      	mov	r0, r4
 8007faa:	9301      	str	r3, [sp, #4]
 8007fac:	f000 fa70 	bl	8008490 <__lshift>
 8007fb0:	4631      	mov	r1, r6
 8007fb2:	4683      	mov	fp, r0
 8007fb4:	f000 fad8 	bl	8008568 <__mcmp>
 8007fb8:	2800      	cmp	r0, #0
 8007fba:	dcb2      	bgt.n	8007f22 <_dtoa_r+0xac2>
 8007fbc:	d102      	bne.n	8007fc4 <_dtoa_r+0xb64>
 8007fbe:	9b01      	ldr	r3, [sp, #4]
 8007fc0:	07db      	lsls	r3, r3, #31
 8007fc2:	d4ae      	bmi.n	8007f22 <_dtoa_r+0xac2>
 8007fc4:	462b      	mov	r3, r5
 8007fc6:	461d      	mov	r5, r3
 8007fc8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007fcc:	2a30      	cmp	r2, #48	; 0x30
 8007fce:	d0fa      	beq.n	8007fc6 <_dtoa_r+0xb66>
 8007fd0:	e6f7      	b.n	8007dc2 <_dtoa_r+0x962>
 8007fd2:	9a00      	ldr	r2, [sp, #0]
 8007fd4:	429a      	cmp	r2, r3
 8007fd6:	d1a5      	bne.n	8007f24 <_dtoa_r+0xac4>
 8007fd8:	f10a 0a01 	add.w	sl, sl, #1
 8007fdc:	2331      	movs	r3, #49	; 0x31
 8007fde:	e779      	b.n	8007ed4 <_dtoa_r+0xa74>
 8007fe0:	4b13      	ldr	r3, [pc, #76]	; (8008030 <_dtoa_r+0xbd0>)
 8007fe2:	f7ff baaf 	b.w	8007544 <_dtoa_r+0xe4>
 8007fe6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	f47f aa86 	bne.w	80074fa <_dtoa_r+0x9a>
 8007fee:	4b11      	ldr	r3, [pc, #68]	; (8008034 <_dtoa_r+0xbd4>)
 8007ff0:	f7ff baa8 	b.w	8007544 <_dtoa_r+0xe4>
 8007ff4:	f1b9 0f00 	cmp.w	r9, #0
 8007ff8:	dc03      	bgt.n	8008002 <_dtoa_r+0xba2>
 8007ffa:	9b05      	ldr	r3, [sp, #20]
 8007ffc:	2b02      	cmp	r3, #2
 8007ffe:	f73f aec9 	bgt.w	8007d94 <_dtoa_r+0x934>
 8008002:	9d00      	ldr	r5, [sp, #0]
 8008004:	4631      	mov	r1, r6
 8008006:	4658      	mov	r0, fp
 8008008:	f7ff f99c 	bl	8007344 <quorem>
 800800c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8008010:	f805 3b01 	strb.w	r3, [r5], #1
 8008014:	9a00      	ldr	r2, [sp, #0]
 8008016:	1aaa      	subs	r2, r5, r2
 8008018:	4591      	cmp	r9, r2
 800801a:	ddba      	ble.n	8007f92 <_dtoa_r+0xb32>
 800801c:	4659      	mov	r1, fp
 800801e:	2300      	movs	r3, #0
 8008020:	220a      	movs	r2, #10
 8008022:	4620      	mov	r0, r4
 8008024:	f000 f884 	bl	8008130 <__multadd>
 8008028:	4683      	mov	fp, r0
 800802a:	e7eb      	b.n	8008004 <_dtoa_r+0xba4>
 800802c:	0800996f 	.word	0x0800996f
 8008030:	080098c8 	.word	0x080098c8
 8008034:	080098ec 	.word	0x080098ec

08008038 <_localeconv_r>:
 8008038:	4800      	ldr	r0, [pc, #0]	; (800803c <_localeconv_r+0x4>)
 800803a:	4770      	bx	lr
 800803c:	20000160 	.word	0x20000160

08008040 <malloc>:
 8008040:	4b02      	ldr	r3, [pc, #8]	; (800804c <malloc+0xc>)
 8008042:	4601      	mov	r1, r0
 8008044:	6818      	ldr	r0, [r3, #0]
 8008046:	f000 bbef 	b.w	8008828 <_malloc_r>
 800804a:	bf00      	nop
 800804c:	2000000c 	.word	0x2000000c

08008050 <memcpy>:
 8008050:	440a      	add	r2, r1
 8008052:	4291      	cmp	r1, r2
 8008054:	f100 33ff 	add.w	r3, r0, #4294967295
 8008058:	d100      	bne.n	800805c <memcpy+0xc>
 800805a:	4770      	bx	lr
 800805c:	b510      	push	{r4, lr}
 800805e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008062:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008066:	4291      	cmp	r1, r2
 8008068:	d1f9      	bne.n	800805e <memcpy+0xe>
 800806a:	bd10      	pop	{r4, pc}

0800806c <_Balloc>:
 800806c:	b570      	push	{r4, r5, r6, lr}
 800806e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008070:	4604      	mov	r4, r0
 8008072:	460d      	mov	r5, r1
 8008074:	b976      	cbnz	r6, 8008094 <_Balloc+0x28>
 8008076:	2010      	movs	r0, #16
 8008078:	f7ff ffe2 	bl	8008040 <malloc>
 800807c:	4602      	mov	r2, r0
 800807e:	6260      	str	r0, [r4, #36]	; 0x24
 8008080:	b920      	cbnz	r0, 800808c <_Balloc+0x20>
 8008082:	4b18      	ldr	r3, [pc, #96]	; (80080e4 <_Balloc+0x78>)
 8008084:	4818      	ldr	r0, [pc, #96]	; (80080e8 <_Balloc+0x7c>)
 8008086:	2166      	movs	r1, #102	; 0x66
 8008088:	f000 fd94 	bl	8008bb4 <__assert_func>
 800808c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008090:	6006      	str	r6, [r0, #0]
 8008092:	60c6      	str	r6, [r0, #12]
 8008094:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008096:	68f3      	ldr	r3, [r6, #12]
 8008098:	b183      	cbz	r3, 80080bc <_Balloc+0x50>
 800809a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800809c:	68db      	ldr	r3, [r3, #12]
 800809e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80080a2:	b9b8      	cbnz	r0, 80080d4 <_Balloc+0x68>
 80080a4:	2101      	movs	r1, #1
 80080a6:	fa01 f605 	lsl.w	r6, r1, r5
 80080aa:	1d72      	adds	r2, r6, #5
 80080ac:	0092      	lsls	r2, r2, #2
 80080ae:	4620      	mov	r0, r4
 80080b0:	f000 fb5a 	bl	8008768 <_calloc_r>
 80080b4:	b160      	cbz	r0, 80080d0 <_Balloc+0x64>
 80080b6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80080ba:	e00e      	b.n	80080da <_Balloc+0x6e>
 80080bc:	2221      	movs	r2, #33	; 0x21
 80080be:	2104      	movs	r1, #4
 80080c0:	4620      	mov	r0, r4
 80080c2:	f000 fb51 	bl	8008768 <_calloc_r>
 80080c6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80080c8:	60f0      	str	r0, [r6, #12]
 80080ca:	68db      	ldr	r3, [r3, #12]
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d1e4      	bne.n	800809a <_Balloc+0x2e>
 80080d0:	2000      	movs	r0, #0
 80080d2:	bd70      	pop	{r4, r5, r6, pc}
 80080d4:	6802      	ldr	r2, [r0, #0]
 80080d6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80080da:	2300      	movs	r3, #0
 80080dc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80080e0:	e7f7      	b.n	80080d2 <_Balloc+0x66>
 80080e2:	bf00      	nop
 80080e4:	080098f9 	.word	0x080098f9
 80080e8:	08009980 	.word	0x08009980

080080ec <_Bfree>:
 80080ec:	b570      	push	{r4, r5, r6, lr}
 80080ee:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80080f0:	4605      	mov	r5, r0
 80080f2:	460c      	mov	r4, r1
 80080f4:	b976      	cbnz	r6, 8008114 <_Bfree+0x28>
 80080f6:	2010      	movs	r0, #16
 80080f8:	f7ff ffa2 	bl	8008040 <malloc>
 80080fc:	4602      	mov	r2, r0
 80080fe:	6268      	str	r0, [r5, #36]	; 0x24
 8008100:	b920      	cbnz	r0, 800810c <_Bfree+0x20>
 8008102:	4b09      	ldr	r3, [pc, #36]	; (8008128 <_Bfree+0x3c>)
 8008104:	4809      	ldr	r0, [pc, #36]	; (800812c <_Bfree+0x40>)
 8008106:	218a      	movs	r1, #138	; 0x8a
 8008108:	f000 fd54 	bl	8008bb4 <__assert_func>
 800810c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008110:	6006      	str	r6, [r0, #0]
 8008112:	60c6      	str	r6, [r0, #12]
 8008114:	b13c      	cbz	r4, 8008126 <_Bfree+0x3a>
 8008116:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008118:	6862      	ldr	r2, [r4, #4]
 800811a:	68db      	ldr	r3, [r3, #12]
 800811c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008120:	6021      	str	r1, [r4, #0]
 8008122:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008126:	bd70      	pop	{r4, r5, r6, pc}
 8008128:	080098f9 	.word	0x080098f9
 800812c:	08009980 	.word	0x08009980

08008130 <__multadd>:
 8008130:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008134:	690e      	ldr	r6, [r1, #16]
 8008136:	4607      	mov	r7, r0
 8008138:	4698      	mov	r8, r3
 800813a:	460c      	mov	r4, r1
 800813c:	f101 0014 	add.w	r0, r1, #20
 8008140:	2300      	movs	r3, #0
 8008142:	6805      	ldr	r5, [r0, #0]
 8008144:	b2a9      	uxth	r1, r5
 8008146:	fb02 8101 	mla	r1, r2, r1, r8
 800814a:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800814e:	0c2d      	lsrs	r5, r5, #16
 8008150:	fb02 c505 	mla	r5, r2, r5, ip
 8008154:	b289      	uxth	r1, r1
 8008156:	3301      	adds	r3, #1
 8008158:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800815c:	429e      	cmp	r6, r3
 800815e:	f840 1b04 	str.w	r1, [r0], #4
 8008162:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8008166:	dcec      	bgt.n	8008142 <__multadd+0x12>
 8008168:	f1b8 0f00 	cmp.w	r8, #0
 800816c:	d022      	beq.n	80081b4 <__multadd+0x84>
 800816e:	68a3      	ldr	r3, [r4, #8]
 8008170:	42b3      	cmp	r3, r6
 8008172:	dc19      	bgt.n	80081a8 <__multadd+0x78>
 8008174:	6861      	ldr	r1, [r4, #4]
 8008176:	4638      	mov	r0, r7
 8008178:	3101      	adds	r1, #1
 800817a:	f7ff ff77 	bl	800806c <_Balloc>
 800817e:	4605      	mov	r5, r0
 8008180:	b928      	cbnz	r0, 800818e <__multadd+0x5e>
 8008182:	4602      	mov	r2, r0
 8008184:	4b0d      	ldr	r3, [pc, #52]	; (80081bc <__multadd+0x8c>)
 8008186:	480e      	ldr	r0, [pc, #56]	; (80081c0 <__multadd+0x90>)
 8008188:	21b5      	movs	r1, #181	; 0xb5
 800818a:	f000 fd13 	bl	8008bb4 <__assert_func>
 800818e:	6922      	ldr	r2, [r4, #16]
 8008190:	3202      	adds	r2, #2
 8008192:	f104 010c 	add.w	r1, r4, #12
 8008196:	0092      	lsls	r2, r2, #2
 8008198:	300c      	adds	r0, #12
 800819a:	f7ff ff59 	bl	8008050 <memcpy>
 800819e:	4621      	mov	r1, r4
 80081a0:	4638      	mov	r0, r7
 80081a2:	f7ff ffa3 	bl	80080ec <_Bfree>
 80081a6:	462c      	mov	r4, r5
 80081a8:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 80081ac:	3601      	adds	r6, #1
 80081ae:	f8c3 8014 	str.w	r8, [r3, #20]
 80081b2:	6126      	str	r6, [r4, #16]
 80081b4:	4620      	mov	r0, r4
 80081b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80081ba:	bf00      	nop
 80081bc:	0800996f 	.word	0x0800996f
 80081c0:	08009980 	.word	0x08009980

080081c4 <__hi0bits>:
 80081c4:	0c03      	lsrs	r3, r0, #16
 80081c6:	041b      	lsls	r3, r3, #16
 80081c8:	b9d3      	cbnz	r3, 8008200 <__hi0bits+0x3c>
 80081ca:	0400      	lsls	r0, r0, #16
 80081cc:	2310      	movs	r3, #16
 80081ce:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80081d2:	bf04      	itt	eq
 80081d4:	0200      	lsleq	r0, r0, #8
 80081d6:	3308      	addeq	r3, #8
 80081d8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80081dc:	bf04      	itt	eq
 80081de:	0100      	lsleq	r0, r0, #4
 80081e0:	3304      	addeq	r3, #4
 80081e2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80081e6:	bf04      	itt	eq
 80081e8:	0080      	lsleq	r0, r0, #2
 80081ea:	3302      	addeq	r3, #2
 80081ec:	2800      	cmp	r0, #0
 80081ee:	db05      	blt.n	80081fc <__hi0bits+0x38>
 80081f0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80081f4:	f103 0301 	add.w	r3, r3, #1
 80081f8:	bf08      	it	eq
 80081fa:	2320      	moveq	r3, #32
 80081fc:	4618      	mov	r0, r3
 80081fe:	4770      	bx	lr
 8008200:	2300      	movs	r3, #0
 8008202:	e7e4      	b.n	80081ce <__hi0bits+0xa>

08008204 <__lo0bits>:
 8008204:	6803      	ldr	r3, [r0, #0]
 8008206:	f013 0207 	ands.w	r2, r3, #7
 800820a:	4601      	mov	r1, r0
 800820c:	d00b      	beq.n	8008226 <__lo0bits+0x22>
 800820e:	07da      	lsls	r2, r3, #31
 8008210:	d424      	bmi.n	800825c <__lo0bits+0x58>
 8008212:	0798      	lsls	r0, r3, #30
 8008214:	bf49      	itett	mi
 8008216:	085b      	lsrmi	r3, r3, #1
 8008218:	089b      	lsrpl	r3, r3, #2
 800821a:	2001      	movmi	r0, #1
 800821c:	600b      	strmi	r3, [r1, #0]
 800821e:	bf5c      	itt	pl
 8008220:	600b      	strpl	r3, [r1, #0]
 8008222:	2002      	movpl	r0, #2
 8008224:	4770      	bx	lr
 8008226:	b298      	uxth	r0, r3
 8008228:	b9b0      	cbnz	r0, 8008258 <__lo0bits+0x54>
 800822a:	0c1b      	lsrs	r3, r3, #16
 800822c:	2010      	movs	r0, #16
 800822e:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008232:	bf04      	itt	eq
 8008234:	0a1b      	lsreq	r3, r3, #8
 8008236:	3008      	addeq	r0, #8
 8008238:	071a      	lsls	r2, r3, #28
 800823a:	bf04      	itt	eq
 800823c:	091b      	lsreq	r3, r3, #4
 800823e:	3004      	addeq	r0, #4
 8008240:	079a      	lsls	r2, r3, #30
 8008242:	bf04      	itt	eq
 8008244:	089b      	lsreq	r3, r3, #2
 8008246:	3002      	addeq	r0, #2
 8008248:	07da      	lsls	r2, r3, #31
 800824a:	d403      	bmi.n	8008254 <__lo0bits+0x50>
 800824c:	085b      	lsrs	r3, r3, #1
 800824e:	f100 0001 	add.w	r0, r0, #1
 8008252:	d005      	beq.n	8008260 <__lo0bits+0x5c>
 8008254:	600b      	str	r3, [r1, #0]
 8008256:	4770      	bx	lr
 8008258:	4610      	mov	r0, r2
 800825a:	e7e8      	b.n	800822e <__lo0bits+0x2a>
 800825c:	2000      	movs	r0, #0
 800825e:	4770      	bx	lr
 8008260:	2020      	movs	r0, #32
 8008262:	4770      	bx	lr

08008264 <__i2b>:
 8008264:	b510      	push	{r4, lr}
 8008266:	460c      	mov	r4, r1
 8008268:	2101      	movs	r1, #1
 800826a:	f7ff feff 	bl	800806c <_Balloc>
 800826e:	4602      	mov	r2, r0
 8008270:	b928      	cbnz	r0, 800827e <__i2b+0x1a>
 8008272:	4b05      	ldr	r3, [pc, #20]	; (8008288 <__i2b+0x24>)
 8008274:	4805      	ldr	r0, [pc, #20]	; (800828c <__i2b+0x28>)
 8008276:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800827a:	f000 fc9b 	bl	8008bb4 <__assert_func>
 800827e:	2301      	movs	r3, #1
 8008280:	6144      	str	r4, [r0, #20]
 8008282:	6103      	str	r3, [r0, #16]
 8008284:	bd10      	pop	{r4, pc}
 8008286:	bf00      	nop
 8008288:	0800996f 	.word	0x0800996f
 800828c:	08009980 	.word	0x08009980

08008290 <__multiply>:
 8008290:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008294:	4614      	mov	r4, r2
 8008296:	690a      	ldr	r2, [r1, #16]
 8008298:	6923      	ldr	r3, [r4, #16]
 800829a:	429a      	cmp	r2, r3
 800829c:	bfb8      	it	lt
 800829e:	460b      	movlt	r3, r1
 80082a0:	460d      	mov	r5, r1
 80082a2:	bfbc      	itt	lt
 80082a4:	4625      	movlt	r5, r4
 80082a6:	461c      	movlt	r4, r3
 80082a8:	f8d5 a010 	ldr.w	sl, [r5, #16]
 80082ac:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80082b0:	68ab      	ldr	r3, [r5, #8]
 80082b2:	6869      	ldr	r1, [r5, #4]
 80082b4:	eb0a 0709 	add.w	r7, sl, r9
 80082b8:	42bb      	cmp	r3, r7
 80082ba:	b085      	sub	sp, #20
 80082bc:	bfb8      	it	lt
 80082be:	3101      	addlt	r1, #1
 80082c0:	f7ff fed4 	bl	800806c <_Balloc>
 80082c4:	b930      	cbnz	r0, 80082d4 <__multiply+0x44>
 80082c6:	4602      	mov	r2, r0
 80082c8:	4b42      	ldr	r3, [pc, #264]	; (80083d4 <__multiply+0x144>)
 80082ca:	4843      	ldr	r0, [pc, #268]	; (80083d8 <__multiply+0x148>)
 80082cc:	f240 115d 	movw	r1, #349	; 0x15d
 80082d0:	f000 fc70 	bl	8008bb4 <__assert_func>
 80082d4:	f100 0614 	add.w	r6, r0, #20
 80082d8:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 80082dc:	4633      	mov	r3, r6
 80082de:	2200      	movs	r2, #0
 80082e0:	4543      	cmp	r3, r8
 80082e2:	d31e      	bcc.n	8008322 <__multiply+0x92>
 80082e4:	f105 0c14 	add.w	ip, r5, #20
 80082e8:	f104 0314 	add.w	r3, r4, #20
 80082ec:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 80082f0:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 80082f4:	9202      	str	r2, [sp, #8]
 80082f6:	ebac 0205 	sub.w	r2, ip, r5
 80082fa:	3a15      	subs	r2, #21
 80082fc:	f022 0203 	bic.w	r2, r2, #3
 8008300:	3204      	adds	r2, #4
 8008302:	f105 0115 	add.w	r1, r5, #21
 8008306:	458c      	cmp	ip, r1
 8008308:	bf38      	it	cc
 800830a:	2204      	movcc	r2, #4
 800830c:	9201      	str	r2, [sp, #4]
 800830e:	9a02      	ldr	r2, [sp, #8]
 8008310:	9303      	str	r3, [sp, #12]
 8008312:	429a      	cmp	r2, r3
 8008314:	d808      	bhi.n	8008328 <__multiply+0x98>
 8008316:	2f00      	cmp	r7, #0
 8008318:	dc55      	bgt.n	80083c6 <__multiply+0x136>
 800831a:	6107      	str	r7, [r0, #16]
 800831c:	b005      	add	sp, #20
 800831e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008322:	f843 2b04 	str.w	r2, [r3], #4
 8008326:	e7db      	b.n	80082e0 <__multiply+0x50>
 8008328:	f8b3 a000 	ldrh.w	sl, [r3]
 800832c:	f1ba 0f00 	cmp.w	sl, #0
 8008330:	d020      	beq.n	8008374 <__multiply+0xe4>
 8008332:	f105 0e14 	add.w	lr, r5, #20
 8008336:	46b1      	mov	r9, r6
 8008338:	2200      	movs	r2, #0
 800833a:	f85e 4b04 	ldr.w	r4, [lr], #4
 800833e:	f8d9 b000 	ldr.w	fp, [r9]
 8008342:	b2a1      	uxth	r1, r4
 8008344:	fa1f fb8b 	uxth.w	fp, fp
 8008348:	fb0a b101 	mla	r1, sl, r1, fp
 800834c:	4411      	add	r1, r2
 800834e:	f8d9 2000 	ldr.w	r2, [r9]
 8008352:	0c24      	lsrs	r4, r4, #16
 8008354:	0c12      	lsrs	r2, r2, #16
 8008356:	fb0a 2404 	mla	r4, sl, r4, r2
 800835a:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800835e:	b289      	uxth	r1, r1
 8008360:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8008364:	45f4      	cmp	ip, lr
 8008366:	f849 1b04 	str.w	r1, [r9], #4
 800836a:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800836e:	d8e4      	bhi.n	800833a <__multiply+0xaa>
 8008370:	9901      	ldr	r1, [sp, #4]
 8008372:	5072      	str	r2, [r6, r1]
 8008374:	9a03      	ldr	r2, [sp, #12]
 8008376:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800837a:	3304      	adds	r3, #4
 800837c:	f1b9 0f00 	cmp.w	r9, #0
 8008380:	d01f      	beq.n	80083c2 <__multiply+0x132>
 8008382:	6834      	ldr	r4, [r6, #0]
 8008384:	f105 0114 	add.w	r1, r5, #20
 8008388:	46b6      	mov	lr, r6
 800838a:	f04f 0a00 	mov.w	sl, #0
 800838e:	880a      	ldrh	r2, [r1, #0]
 8008390:	f8be b002 	ldrh.w	fp, [lr, #2]
 8008394:	fb09 b202 	mla	r2, r9, r2, fp
 8008398:	4492      	add	sl, r2
 800839a:	b2a4      	uxth	r4, r4
 800839c:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80083a0:	f84e 4b04 	str.w	r4, [lr], #4
 80083a4:	f851 4b04 	ldr.w	r4, [r1], #4
 80083a8:	f8be 2000 	ldrh.w	r2, [lr]
 80083ac:	0c24      	lsrs	r4, r4, #16
 80083ae:	fb09 2404 	mla	r4, r9, r4, r2
 80083b2:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 80083b6:	458c      	cmp	ip, r1
 80083b8:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80083bc:	d8e7      	bhi.n	800838e <__multiply+0xfe>
 80083be:	9a01      	ldr	r2, [sp, #4]
 80083c0:	50b4      	str	r4, [r6, r2]
 80083c2:	3604      	adds	r6, #4
 80083c4:	e7a3      	b.n	800830e <__multiply+0x7e>
 80083c6:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	d1a5      	bne.n	800831a <__multiply+0x8a>
 80083ce:	3f01      	subs	r7, #1
 80083d0:	e7a1      	b.n	8008316 <__multiply+0x86>
 80083d2:	bf00      	nop
 80083d4:	0800996f 	.word	0x0800996f
 80083d8:	08009980 	.word	0x08009980

080083dc <__pow5mult>:
 80083dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80083e0:	4615      	mov	r5, r2
 80083e2:	f012 0203 	ands.w	r2, r2, #3
 80083e6:	4606      	mov	r6, r0
 80083e8:	460f      	mov	r7, r1
 80083ea:	d007      	beq.n	80083fc <__pow5mult+0x20>
 80083ec:	4c25      	ldr	r4, [pc, #148]	; (8008484 <__pow5mult+0xa8>)
 80083ee:	3a01      	subs	r2, #1
 80083f0:	2300      	movs	r3, #0
 80083f2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80083f6:	f7ff fe9b 	bl	8008130 <__multadd>
 80083fa:	4607      	mov	r7, r0
 80083fc:	10ad      	asrs	r5, r5, #2
 80083fe:	d03d      	beq.n	800847c <__pow5mult+0xa0>
 8008400:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008402:	b97c      	cbnz	r4, 8008424 <__pow5mult+0x48>
 8008404:	2010      	movs	r0, #16
 8008406:	f7ff fe1b 	bl	8008040 <malloc>
 800840a:	4602      	mov	r2, r0
 800840c:	6270      	str	r0, [r6, #36]	; 0x24
 800840e:	b928      	cbnz	r0, 800841c <__pow5mult+0x40>
 8008410:	4b1d      	ldr	r3, [pc, #116]	; (8008488 <__pow5mult+0xac>)
 8008412:	481e      	ldr	r0, [pc, #120]	; (800848c <__pow5mult+0xb0>)
 8008414:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8008418:	f000 fbcc 	bl	8008bb4 <__assert_func>
 800841c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008420:	6004      	str	r4, [r0, #0]
 8008422:	60c4      	str	r4, [r0, #12]
 8008424:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008428:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800842c:	b94c      	cbnz	r4, 8008442 <__pow5mult+0x66>
 800842e:	f240 2171 	movw	r1, #625	; 0x271
 8008432:	4630      	mov	r0, r6
 8008434:	f7ff ff16 	bl	8008264 <__i2b>
 8008438:	2300      	movs	r3, #0
 800843a:	f8c8 0008 	str.w	r0, [r8, #8]
 800843e:	4604      	mov	r4, r0
 8008440:	6003      	str	r3, [r0, #0]
 8008442:	f04f 0900 	mov.w	r9, #0
 8008446:	07eb      	lsls	r3, r5, #31
 8008448:	d50a      	bpl.n	8008460 <__pow5mult+0x84>
 800844a:	4639      	mov	r1, r7
 800844c:	4622      	mov	r2, r4
 800844e:	4630      	mov	r0, r6
 8008450:	f7ff ff1e 	bl	8008290 <__multiply>
 8008454:	4639      	mov	r1, r7
 8008456:	4680      	mov	r8, r0
 8008458:	4630      	mov	r0, r6
 800845a:	f7ff fe47 	bl	80080ec <_Bfree>
 800845e:	4647      	mov	r7, r8
 8008460:	106d      	asrs	r5, r5, #1
 8008462:	d00b      	beq.n	800847c <__pow5mult+0xa0>
 8008464:	6820      	ldr	r0, [r4, #0]
 8008466:	b938      	cbnz	r0, 8008478 <__pow5mult+0x9c>
 8008468:	4622      	mov	r2, r4
 800846a:	4621      	mov	r1, r4
 800846c:	4630      	mov	r0, r6
 800846e:	f7ff ff0f 	bl	8008290 <__multiply>
 8008472:	6020      	str	r0, [r4, #0]
 8008474:	f8c0 9000 	str.w	r9, [r0]
 8008478:	4604      	mov	r4, r0
 800847a:	e7e4      	b.n	8008446 <__pow5mult+0x6a>
 800847c:	4638      	mov	r0, r7
 800847e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008482:	bf00      	nop
 8008484:	08009ad0 	.word	0x08009ad0
 8008488:	080098f9 	.word	0x080098f9
 800848c:	08009980 	.word	0x08009980

08008490 <__lshift>:
 8008490:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008494:	460c      	mov	r4, r1
 8008496:	6849      	ldr	r1, [r1, #4]
 8008498:	6923      	ldr	r3, [r4, #16]
 800849a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800849e:	68a3      	ldr	r3, [r4, #8]
 80084a0:	4607      	mov	r7, r0
 80084a2:	4691      	mov	r9, r2
 80084a4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80084a8:	f108 0601 	add.w	r6, r8, #1
 80084ac:	42b3      	cmp	r3, r6
 80084ae:	db0b      	blt.n	80084c8 <__lshift+0x38>
 80084b0:	4638      	mov	r0, r7
 80084b2:	f7ff fddb 	bl	800806c <_Balloc>
 80084b6:	4605      	mov	r5, r0
 80084b8:	b948      	cbnz	r0, 80084ce <__lshift+0x3e>
 80084ba:	4602      	mov	r2, r0
 80084bc:	4b28      	ldr	r3, [pc, #160]	; (8008560 <__lshift+0xd0>)
 80084be:	4829      	ldr	r0, [pc, #164]	; (8008564 <__lshift+0xd4>)
 80084c0:	f240 11d9 	movw	r1, #473	; 0x1d9
 80084c4:	f000 fb76 	bl	8008bb4 <__assert_func>
 80084c8:	3101      	adds	r1, #1
 80084ca:	005b      	lsls	r3, r3, #1
 80084cc:	e7ee      	b.n	80084ac <__lshift+0x1c>
 80084ce:	2300      	movs	r3, #0
 80084d0:	f100 0114 	add.w	r1, r0, #20
 80084d4:	f100 0210 	add.w	r2, r0, #16
 80084d8:	4618      	mov	r0, r3
 80084da:	4553      	cmp	r3, sl
 80084dc:	db33      	blt.n	8008546 <__lshift+0xb6>
 80084de:	6920      	ldr	r0, [r4, #16]
 80084e0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80084e4:	f104 0314 	add.w	r3, r4, #20
 80084e8:	f019 091f 	ands.w	r9, r9, #31
 80084ec:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80084f0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80084f4:	d02b      	beq.n	800854e <__lshift+0xbe>
 80084f6:	f1c9 0e20 	rsb	lr, r9, #32
 80084fa:	468a      	mov	sl, r1
 80084fc:	2200      	movs	r2, #0
 80084fe:	6818      	ldr	r0, [r3, #0]
 8008500:	fa00 f009 	lsl.w	r0, r0, r9
 8008504:	4302      	orrs	r2, r0
 8008506:	f84a 2b04 	str.w	r2, [sl], #4
 800850a:	f853 2b04 	ldr.w	r2, [r3], #4
 800850e:	459c      	cmp	ip, r3
 8008510:	fa22 f20e 	lsr.w	r2, r2, lr
 8008514:	d8f3      	bhi.n	80084fe <__lshift+0x6e>
 8008516:	ebac 0304 	sub.w	r3, ip, r4
 800851a:	3b15      	subs	r3, #21
 800851c:	f023 0303 	bic.w	r3, r3, #3
 8008520:	3304      	adds	r3, #4
 8008522:	f104 0015 	add.w	r0, r4, #21
 8008526:	4584      	cmp	ip, r0
 8008528:	bf38      	it	cc
 800852a:	2304      	movcc	r3, #4
 800852c:	50ca      	str	r2, [r1, r3]
 800852e:	b10a      	cbz	r2, 8008534 <__lshift+0xa4>
 8008530:	f108 0602 	add.w	r6, r8, #2
 8008534:	3e01      	subs	r6, #1
 8008536:	4638      	mov	r0, r7
 8008538:	612e      	str	r6, [r5, #16]
 800853a:	4621      	mov	r1, r4
 800853c:	f7ff fdd6 	bl	80080ec <_Bfree>
 8008540:	4628      	mov	r0, r5
 8008542:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008546:	f842 0f04 	str.w	r0, [r2, #4]!
 800854a:	3301      	adds	r3, #1
 800854c:	e7c5      	b.n	80084da <__lshift+0x4a>
 800854e:	3904      	subs	r1, #4
 8008550:	f853 2b04 	ldr.w	r2, [r3], #4
 8008554:	f841 2f04 	str.w	r2, [r1, #4]!
 8008558:	459c      	cmp	ip, r3
 800855a:	d8f9      	bhi.n	8008550 <__lshift+0xc0>
 800855c:	e7ea      	b.n	8008534 <__lshift+0xa4>
 800855e:	bf00      	nop
 8008560:	0800996f 	.word	0x0800996f
 8008564:	08009980 	.word	0x08009980

08008568 <__mcmp>:
 8008568:	b530      	push	{r4, r5, lr}
 800856a:	6902      	ldr	r2, [r0, #16]
 800856c:	690c      	ldr	r4, [r1, #16]
 800856e:	1b12      	subs	r2, r2, r4
 8008570:	d10e      	bne.n	8008590 <__mcmp+0x28>
 8008572:	f100 0314 	add.w	r3, r0, #20
 8008576:	3114      	adds	r1, #20
 8008578:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800857c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8008580:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8008584:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8008588:	42a5      	cmp	r5, r4
 800858a:	d003      	beq.n	8008594 <__mcmp+0x2c>
 800858c:	d305      	bcc.n	800859a <__mcmp+0x32>
 800858e:	2201      	movs	r2, #1
 8008590:	4610      	mov	r0, r2
 8008592:	bd30      	pop	{r4, r5, pc}
 8008594:	4283      	cmp	r3, r0
 8008596:	d3f3      	bcc.n	8008580 <__mcmp+0x18>
 8008598:	e7fa      	b.n	8008590 <__mcmp+0x28>
 800859a:	f04f 32ff 	mov.w	r2, #4294967295
 800859e:	e7f7      	b.n	8008590 <__mcmp+0x28>

080085a0 <__mdiff>:
 80085a0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085a4:	460c      	mov	r4, r1
 80085a6:	4606      	mov	r6, r0
 80085a8:	4611      	mov	r1, r2
 80085aa:	4620      	mov	r0, r4
 80085ac:	4617      	mov	r7, r2
 80085ae:	f7ff ffdb 	bl	8008568 <__mcmp>
 80085b2:	1e05      	subs	r5, r0, #0
 80085b4:	d110      	bne.n	80085d8 <__mdiff+0x38>
 80085b6:	4629      	mov	r1, r5
 80085b8:	4630      	mov	r0, r6
 80085ba:	f7ff fd57 	bl	800806c <_Balloc>
 80085be:	b930      	cbnz	r0, 80085ce <__mdiff+0x2e>
 80085c0:	4b39      	ldr	r3, [pc, #228]	; (80086a8 <__mdiff+0x108>)
 80085c2:	4602      	mov	r2, r0
 80085c4:	f240 2132 	movw	r1, #562	; 0x232
 80085c8:	4838      	ldr	r0, [pc, #224]	; (80086ac <__mdiff+0x10c>)
 80085ca:	f000 faf3 	bl	8008bb4 <__assert_func>
 80085ce:	2301      	movs	r3, #1
 80085d0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80085d4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80085d8:	bfa4      	itt	ge
 80085da:	463b      	movge	r3, r7
 80085dc:	4627      	movge	r7, r4
 80085de:	4630      	mov	r0, r6
 80085e0:	6879      	ldr	r1, [r7, #4]
 80085e2:	bfa6      	itte	ge
 80085e4:	461c      	movge	r4, r3
 80085e6:	2500      	movge	r5, #0
 80085e8:	2501      	movlt	r5, #1
 80085ea:	f7ff fd3f 	bl	800806c <_Balloc>
 80085ee:	b920      	cbnz	r0, 80085fa <__mdiff+0x5a>
 80085f0:	4b2d      	ldr	r3, [pc, #180]	; (80086a8 <__mdiff+0x108>)
 80085f2:	4602      	mov	r2, r0
 80085f4:	f44f 7110 	mov.w	r1, #576	; 0x240
 80085f8:	e7e6      	b.n	80085c8 <__mdiff+0x28>
 80085fa:	693e      	ldr	r6, [r7, #16]
 80085fc:	60c5      	str	r5, [r0, #12]
 80085fe:	6925      	ldr	r5, [r4, #16]
 8008600:	f107 0114 	add.w	r1, r7, #20
 8008604:	f104 0914 	add.w	r9, r4, #20
 8008608:	f100 0e14 	add.w	lr, r0, #20
 800860c:	f107 0210 	add.w	r2, r7, #16
 8008610:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8008614:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8008618:	46f2      	mov	sl, lr
 800861a:	2700      	movs	r7, #0
 800861c:	f859 3b04 	ldr.w	r3, [r9], #4
 8008620:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8008624:	fa1f f883 	uxth.w	r8, r3
 8008628:	fa17 f78b 	uxtah	r7, r7, fp
 800862c:	0c1b      	lsrs	r3, r3, #16
 800862e:	eba7 0808 	sub.w	r8, r7, r8
 8008632:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008636:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800863a:	fa1f f888 	uxth.w	r8, r8
 800863e:	141f      	asrs	r7, r3, #16
 8008640:	454d      	cmp	r5, r9
 8008642:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8008646:	f84a 3b04 	str.w	r3, [sl], #4
 800864a:	d8e7      	bhi.n	800861c <__mdiff+0x7c>
 800864c:	1b2b      	subs	r3, r5, r4
 800864e:	3b15      	subs	r3, #21
 8008650:	f023 0303 	bic.w	r3, r3, #3
 8008654:	3304      	adds	r3, #4
 8008656:	3415      	adds	r4, #21
 8008658:	42a5      	cmp	r5, r4
 800865a:	bf38      	it	cc
 800865c:	2304      	movcc	r3, #4
 800865e:	4419      	add	r1, r3
 8008660:	4473      	add	r3, lr
 8008662:	469e      	mov	lr, r3
 8008664:	460d      	mov	r5, r1
 8008666:	4565      	cmp	r5, ip
 8008668:	d30e      	bcc.n	8008688 <__mdiff+0xe8>
 800866a:	f10c 0203 	add.w	r2, ip, #3
 800866e:	1a52      	subs	r2, r2, r1
 8008670:	f022 0203 	bic.w	r2, r2, #3
 8008674:	3903      	subs	r1, #3
 8008676:	458c      	cmp	ip, r1
 8008678:	bf38      	it	cc
 800867a:	2200      	movcc	r2, #0
 800867c:	441a      	add	r2, r3
 800867e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8008682:	b17b      	cbz	r3, 80086a4 <__mdiff+0x104>
 8008684:	6106      	str	r6, [r0, #16]
 8008686:	e7a5      	b.n	80085d4 <__mdiff+0x34>
 8008688:	f855 8b04 	ldr.w	r8, [r5], #4
 800868c:	fa17 f488 	uxtah	r4, r7, r8
 8008690:	1422      	asrs	r2, r4, #16
 8008692:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8008696:	b2a4      	uxth	r4, r4
 8008698:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800869c:	f84e 4b04 	str.w	r4, [lr], #4
 80086a0:	1417      	asrs	r7, r2, #16
 80086a2:	e7e0      	b.n	8008666 <__mdiff+0xc6>
 80086a4:	3e01      	subs	r6, #1
 80086a6:	e7ea      	b.n	800867e <__mdiff+0xde>
 80086a8:	0800996f 	.word	0x0800996f
 80086ac:	08009980 	.word	0x08009980

080086b0 <__d2b>:
 80086b0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80086b4:	4689      	mov	r9, r1
 80086b6:	2101      	movs	r1, #1
 80086b8:	ec57 6b10 	vmov	r6, r7, d0
 80086bc:	4690      	mov	r8, r2
 80086be:	f7ff fcd5 	bl	800806c <_Balloc>
 80086c2:	4604      	mov	r4, r0
 80086c4:	b930      	cbnz	r0, 80086d4 <__d2b+0x24>
 80086c6:	4602      	mov	r2, r0
 80086c8:	4b25      	ldr	r3, [pc, #148]	; (8008760 <__d2b+0xb0>)
 80086ca:	4826      	ldr	r0, [pc, #152]	; (8008764 <__d2b+0xb4>)
 80086cc:	f240 310a 	movw	r1, #778	; 0x30a
 80086d0:	f000 fa70 	bl	8008bb4 <__assert_func>
 80086d4:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80086d8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80086dc:	bb35      	cbnz	r5, 800872c <__d2b+0x7c>
 80086de:	2e00      	cmp	r6, #0
 80086e0:	9301      	str	r3, [sp, #4]
 80086e2:	d028      	beq.n	8008736 <__d2b+0x86>
 80086e4:	4668      	mov	r0, sp
 80086e6:	9600      	str	r6, [sp, #0]
 80086e8:	f7ff fd8c 	bl	8008204 <__lo0bits>
 80086ec:	9900      	ldr	r1, [sp, #0]
 80086ee:	b300      	cbz	r0, 8008732 <__d2b+0x82>
 80086f0:	9a01      	ldr	r2, [sp, #4]
 80086f2:	f1c0 0320 	rsb	r3, r0, #32
 80086f6:	fa02 f303 	lsl.w	r3, r2, r3
 80086fa:	430b      	orrs	r3, r1
 80086fc:	40c2      	lsrs	r2, r0
 80086fe:	6163      	str	r3, [r4, #20]
 8008700:	9201      	str	r2, [sp, #4]
 8008702:	9b01      	ldr	r3, [sp, #4]
 8008704:	61a3      	str	r3, [r4, #24]
 8008706:	2b00      	cmp	r3, #0
 8008708:	bf14      	ite	ne
 800870a:	2202      	movne	r2, #2
 800870c:	2201      	moveq	r2, #1
 800870e:	6122      	str	r2, [r4, #16]
 8008710:	b1d5      	cbz	r5, 8008748 <__d2b+0x98>
 8008712:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008716:	4405      	add	r5, r0
 8008718:	f8c9 5000 	str.w	r5, [r9]
 800871c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008720:	f8c8 0000 	str.w	r0, [r8]
 8008724:	4620      	mov	r0, r4
 8008726:	b003      	add	sp, #12
 8008728:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800872c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008730:	e7d5      	b.n	80086de <__d2b+0x2e>
 8008732:	6161      	str	r1, [r4, #20]
 8008734:	e7e5      	b.n	8008702 <__d2b+0x52>
 8008736:	a801      	add	r0, sp, #4
 8008738:	f7ff fd64 	bl	8008204 <__lo0bits>
 800873c:	9b01      	ldr	r3, [sp, #4]
 800873e:	6163      	str	r3, [r4, #20]
 8008740:	2201      	movs	r2, #1
 8008742:	6122      	str	r2, [r4, #16]
 8008744:	3020      	adds	r0, #32
 8008746:	e7e3      	b.n	8008710 <__d2b+0x60>
 8008748:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800874c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008750:	f8c9 0000 	str.w	r0, [r9]
 8008754:	6918      	ldr	r0, [r3, #16]
 8008756:	f7ff fd35 	bl	80081c4 <__hi0bits>
 800875a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800875e:	e7df      	b.n	8008720 <__d2b+0x70>
 8008760:	0800996f 	.word	0x0800996f
 8008764:	08009980 	.word	0x08009980

08008768 <_calloc_r>:
 8008768:	b513      	push	{r0, r1, r4, lr}
 800876a:	434a      	muls	r2, r1
 800876c:	4611      	mov	r1, r2
 800876e:	9201      	str	r2, [sp, #4]
 8008770:	f000 f85a 	bl	8008828 <_malloc_r>
 8008774:	4604      	mov	r4, r0
 8008776:	b118      	cbz	r0, 8008780 <_calloc_r+0x18>
 8008778:	9a01      	ldr	r2, [sp, #4]
 800877a:	2100      	movs	r1, #0
 800877c:	f7fe f950 	bl	8006a20 <memset>
 8008780:	4620      	mov	r0, r4
 8008782:	b002      	add	sp, #8
 8008784:	bd10      	pop	{r4, pc}
	...

08008788 <_free_r>:
 8008788:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800878a:	2900      	cmp	r1, #0
 800878c:	d048      	beq.n	8008820 <_free_r+0x98>
 800878e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008792:	9001      	str	r0, [sp, #4]
 8008794:	2b00      	cmp	r3, #0
 8008796:	f1a1 0404 	sub.w	r4, r1, #4
 800879a:	bfb8      	it	lt
 800879c:	18e4      	addlt	r4, r4, r3
 800879e:	f000 fa65 	bl	8008c6c <__malloc_lock>
 80087a2:	4a20      	ldr	r2, [pc, #128]	; (8008824 <_free_r+0x9c>)
 80087a4:	9801      	ldr	r0, [sp, #4]
 80087a6:	6813      	ldr	r3, [r2, #0]
 80087a8:	4615      	mov	r5, r2
 80087aa:	b933      	cbnz	r3, 80087ba <_free_r+0x32>
 80087ac:	6063      	str	r3, [r4, #4]
 80087ae:	6014      	str	r4, [r2, #0]
 80087b0:	b003      	add	sp, #12
 80087b2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80087b6:	f000 ba5f 	b.w	8008c78 <__malloc_unlock>
 80087ba:	42a3      	cmp	r3, r4
 80087bc:	d90b      	bls.n	80087d6 <_free_r+0x4e>
 80087be:	6821      	ldr	r1, [r4, #0]
 80087c0:	1862      	adds	r2, r4, r1
 80087c2:	4293      	cmp	r3, r2
 80087c4:	bf04      	itt	eq
 80087c6:	681a      	ldreq	r2, [r3, #0]
 80087c8:	685b      	ldreq	r3, [r3, #4]
 80087ca:	6063      	str	r3, [r4, #4]
 80087cc:	bf04      	itt	eq
 80087ce:	1852      	addeq	r2, r2, r1
 80087d0:	6022      	streq	r2, [r4, #0]
 80087d2:	602c      	str	r4, [r5, #0]
 80087d4:	e7ec      	b.n	80087b0 <_free_r+0x28>
 80087d6:	461a      	mov	r2, r3
 80087d8:	685b      	ldr	r3, [r3, #4]
 80087da:	b10b      	cbz	r3, 80087e0 <_free_r+0x58>
 80087dc:	42a3      	cmp	r3, r4
 80087de:	d9fa      	bls.n	80087d6 <_free_r+0x4e>
 80087e0:	6811      	ldr	r1, [r2, #0]
 80087e2:	1855      	adds	r5, r2, r1
 80087e4:	42a5      	cmp	r5, r4
 80087e6:	d10b      	bne.n	8008800 <_free_r+0x78>
 80087e8:	6824      	ldr	r4, [r4, #0]
 80087ea:	4421      	add	r1, r4
 80087ec:	1854      	adds	r4, r2, r1
 80087ee:	42a3      	cmp	r3, r4
 80087f0:	6011      	str	r1, [r2, #0]
 80087f2:	d1dd      	bne.n	80087b0 <_free_r+0x28>
 80087f4:	681c      	ldr	r4, [r3, #0]
 80087f6:	685b      	ldr	r3, [r3, #4]
 80087f8:	6053      	str	r3, [r2, #4]
 80087fa:	4421      	add	r1, r4
 80087fc:	6011      	str	r1, [r2, #0]
 80087fe:	e7d7      	b.n	80087b0 <_free_r+0x28>
 8008800:	d902      	bls.n	8008808 <_free_r+0x80>
 8008802:	230c      	movs	r3, #12
 8008804:	6003      	str	r3, [r0, #0]
 8008806:	e7d3      	b.n	80087b0 <_free_r+0x28>
 8008808:	6825      	ldr	r5, [r4, #0]
 800880a:	1961      	adds	r1, r4, r5
 800880c:	428b      	cmp	r3, r1
 800880e:	bf04      	itt	eq
 8008810:	6819      	ldreq	r1, [r3, #0]
 8008812:	685b      	ldreq	r3, [r3, #4]
 8008814:	6063      	str	r3, [r4, #4]
 8008816:	bf04      	itt	eq
 8008818:	1949      	addeq	r1, r1, r5
 800881a:	6021      	streq	r1, [r4, #0]
 800881c:	6054      	str	r4, [r2, #4]
 800881e:	e7c7      	b.n	80087b0 <_free_r+0x28>
 8008820:	b003      	add	sp, #12
 8008822:	bd30      	pop	{r4, r5, pc}
 8008824:	20000248 	.word	0x20000248

08008828 <_malloc_r>:
 8008828:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800882a:	1ccd      	adds	r5, r1, #3
 800882c:	f025 0503 	bic.w	r5, r5, #3
 8008830:	3508      	adds	r5, #8
 8008832:	2d0c      	cmp	r5, #12
 8008834:	bf38      	it	cc
 8008836:	250c      	movcc	r5, #12
 8008838:	2d00      	cmp	r5, #0
 800883a:	4606      	mov	r6, r0
 800883c:	db01      	blt.n	8008842 <_malloc_r+0x1a>
 800883e:	42a9      	cmp	r1, r5
 8008840:	d903      	bls.n	800884a <_malloc_r+0x22>
 8008842:	230c      	movs	r3, #12
 8008844:	6033      	str	r3, [r6, #0]
 8008846:	2000      	movs	r0, #0
 8008848:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800884a:	f000 fa0f 	bl	8008c6c <__malloc_lock>
 800884e:	4921      	ldr	r1, [pc, #132]	; (80088d4 <_malloc_r+0xac>)
 8008850:	680a      	ldr	r2, [r1, #0]
 8008852:	4614      	mov	r4, r2
 8008854:	b99c      	cbnz	r4, 800887e <_malloc_r+0x56>
 8008856:	4f20      	ldr	r7, [pc, #128]	; (80088d8 <_malloc_r+0xb0>)
 8008858:	683b      	ldr	r3, [r7, #0]
 800885a:	b923      	cbnz	r3, 8008866 <_malloc_r+0x3e>
 800885c:	4621      	mov	r1, r4
 800885e:	4630      	mov	r0, r6
 8008860:	f000 f998 	bl	8008b94 <_sbrk_r>
 8008864:	6038      	str	r0, [r7, #0]
 8008866:	4629      	mov	r1, r5
 8008868:	4630      	mov	r0, r6
 800886a:	f000 f993 	bl	8008b94 <_sbrk_r>
 800886e:	1c43      	adds	r3, r0, #1
 8008870:	d123      	bne.n	80088ba <_malloc_r+0x92>
 8008872:	230c      	movs	r3, #12
 8008874:	6033      	str	r3, [r6, #0]
 8008876:	4630      	mov	r0, r6
 8008878:	f000 f9fe 	bl	8008c78 <__malloc_unlock>
 800887c:	e7e3      	b.n	8008846 <_malloc_r+0x1e>
 800887e:	6823      	ldr	r3, [r4, #0]
 8008880:	1b5b      	subs	r3, r3, r5
 8008882:	d417      	bmi.n	80088b4 <_malloc_r+0x8c>
 8008884:	2b0b      	cmp	r3, #11
 8008886:	d903      	bls.n	8008890 <_malloc_r+0x68>
 8008888:	6023      	str	r3, [r4, #0]
 800888a:	441c      	add	r4, r3
 800888c:	6025      	str	r5, [r4, #0]
 800888e:	e004      	b.n	800889a <_malloc_r+0x72>
 8008890:	6863      	ldr	r3, [r4, #4]
 8008892:	42a2      	cmp	r2, r4
 8008894:	bf0c      	ite	eq
 8008896:	600b      	streq	r3, [r1, #0]
 8008898:	6053      	strne	r3, [r2, #4]
 800889a:	4630      	mov	r0, r6
 800889c:	f000 f9ec 	bl	8008c78 <__malloc_unlock>
 80088a0:	f104 000b 	add.w	r0, r4, #11
 80088a4:	1d23      	adds	r3, r4, #4
 80088a6:	f020 0007 	bic.w	r0, r0, #7
 80088aa:	1ac2      	subs	r2, r0, r3
 80088ac:	d0cc      	beq.n	8008848 <_malloc_r+0x20>
 80088ae:	1a1b      	subs	r3, r3, r0
 80088b0:	50a3      	str	r3, [r4, r2]
 80088b2:	e7c9      	b.n	8008848 <_malloc_r+0x20>
 80088b4:	4622      	mov	r2, r4
 80088b6:	6864      	ldr	r4, [r4, #4]
 80088b8:	e7cc      	b.n	8008854 <_malloc_r+0x2c>
 80088ba:	1cc4      	adds	r4, r0, #3
 80088bc:	f024 0403 	bic.w	r4, r4, #3
 80088c0:	42a0      	cmp	r0, r4
 80088c2:	d0e3      	beq.n	800888c <_malloc_r+0x64>
 80088c4:	1a21      	subs	r1, r4, r0
 80088c6:	4630      	mov	r0, r6
 80088c8:	f000 f964 	bl	8008b94 <_sbrk_r>
 80088cc:	3001      	adds	r0, #1
 80088ce:	d1dd      	bne.n	800888c <_malloc_r+0x64>
 80088d0:	e7cf      	b.n	8008872 <_malloc_r+0x4a>
 80088d2:	bf00      	nop
 80088d4:	20000248 	.word	0x20000248
 80088d8:	2000024c 	.word	0x2000024c

080088dc <__ssputs_r>:
 80088dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80088e0:	688e      	ldr	r6, [r1, #8]
 80088e2:	429e      	cmp	r6, r3
 80088e4:	4682      	mov	sl, r0
 80088e6:	460c      	mov	r4, r1
 80088e8:	4690      	mov	r8, r2
 80088ea:	461f      	mov	r7, r3
 80088ec:	d838      	bhi.n	8008960 <__ssputs_r+0x84>
 80088ee:	898a      	ldrh	r2, [r1, #12]
 80088f0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80088f4:	d032      	beq.n	800895c <__ssputs_r+0x80>
 80088f6:	6825      	ldr	r5, [r4, #0]
 80088f8:	6909      	ldr	r1, [r1, #16]
 80088fa:	eba5 0901 	sub.w	r9, r5, r1
 80088fe:	6965      	ldr	r5, [r4, #20]
 8008900:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008904:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008908:	3301      	adds	r3, #1
 800890a:	444b      	add	r3, r9
 800890c:	106d      	asrs	r5, r5, #1
 800890e:	429d      	cmp	r5, r3
 8008910:	bf38      	it	cc
 8008912:	461d      	movcc	r5, r3
 8008914:	0553      	lsls	r3, r2, #21
 8008916:	d531      	bpl.n	800897c <__ssputs_r+0xa0>
 8008918:	4629      	mov	r1, r5
 800891a:	f7ff ff85 	bl	8008828 <_malloc_r>
 800891e:	4606      	mov	r6, r0
 8008920:	b950      	cbnz	r0, 8008938 <__ssputs_r+0x5c>
 8008922:	230c      	movs	r3, #12
 8008924:	f8ca 3000 	str.w	r3, [sl]
 8008928:	89a3      	ldrh	r3, [r4, #12]
 800892a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800892e:	81a3      	strh	r3, [r4, #12]
 8008930:	f04f 30ff 	mov.w	r0, #4294967295
 8008934:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008938:	6921      	ldr	r1, [r4, #16]
 800893a:	464a      	mov	r2, r9
 800893c:	f7ff fb88 	bl	8008050 <memcpy>
 8008940:	89a3      	ldrh	r3, [r4, #12]
 8008942:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008946:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800894a:	81a3      	strh	r3, [r4, #12]
 800894c:	6126      	str	r6, [r4, #16]
 800894e:	6165      	str	r5, [r4, #20]
 8008950:	444e      	add	r6, r9
 8008952:	eba5 0509 	sub.w	r5, r5, r9
 8008956:	6026      	str	r6, [r4, #0]
 8008958:	60a5      	str	r5, [r4, #8]
 800895a:	463e      	mov	r6, r7
 800895c:	42be      	cmp	r6, r7
 800895e:	d900      	bls.n	8008962 <__ssputs_r+0x86>
 8008960:	463e      	mov	r6, r7
 8008962:	4632      	mov	r2, r6
 8008964:	6820      	ldr	r0, [r4, #0]
 8008966:	4641      	mov	r1, r8
 8008968:	f000 f966 	bl	8008c38 <memmove>
 800896c:	68a3      	ldr	r3, [r4, #8]
 800896e:	6822      	ldr	r2, [r4, #0]
 8008970:	1b9b      	subs	r3, r3, r6
 8008972:	4432      	add	r2, r6
 8008974:	60a3      	str	r3, [r4, #8]
 8008976:	6022      	str	r2, [r4, #0]
 8008978:	2000      	movs	r0, #0
 800897a:	e7db      	b.n	8008934 <__ssputs_r+0x58>
 800897c:	462a      	mov	r2, r5
 800897e:	f000 f981 	bl	8008c84 <_realloc_r>
 8008982:	4606      	mov	r6, r0
 8008984:	2800      	cmp	r0, #0
 8008986:	d1e1      	bne.n	800894c <__ssputs_r+0x70>
 8008988:	6921      	ldr	r1, [r4, #16]
 800898a:	4650      	mov	r0, sl
 800898c:	f7ff fefc 	bl	8008788 <_free_r>
 8008990:	e7c7      	b.n	8008922 <__ssputs_r+0x46>
	...

08008994 <_svfiprintf_r>:
 8008994:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008998:	4698      	mov	r8, r3
 800899a:	898b      	ldrh	r3, [r1, #12]
 800899c:	061b      	lsls	r3, r3, #24
 800899e:	b09d      	sub	sp, #116	; 0x74
 80089a0:	4607      	mov	r7, r0
 80089a2:	460d      	mov	r5, r1
 80089a4:	4614      	mov	r4, r2
 80089a6:	d50e      	bpl.n	80089c6 <_svfiprintf_r+0x32>
 80089a8:	690b      	ldr	r3, [r1, #16]
 80089aa:	b963      	cbnz	r3, 80089c6 <_svfiprintf_r+0x32>
 80089ac:	2140      	movs	r1, #64	; 0x40
 80089ae:	f7ff ff3b 	bl	8008828 <_malloc_r>
 80089b2:	6028      	str	r0, [r5, #0]
 80089b4:	6128      	str	r0, [r5, #16]
 80089b6:	b920      	cbnz	r0, 80089c2 <_svfiprintf_r+0x2e>
 80089b8:	230c      	movs	r3, #12
 80089ba:	603b      	str	r3, [r7, #0]
 80089bc:	f04f 30ff 	mov.w	r0, #4294967295
 80089c0:	e0d1      	b.n	8008b66 <_svfiprintf_r+0x1d2>
 80089c2:	2340      	movs	r3, #64	; 0x40
 80089c4:	616b      	str	r3, [r5, #20]
 80089c6:	2300      	movs	r3, #0
 80089c8:	9309      	str	r3, [sp, #36]	; 0x24
 80089ca:	2320      	movs	r3, #32
 80089cc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80089d0:	f8cd 800c 	str.w	r8, [sp, #12]
 80089d4:	2330      	movs	r3, #48	; 0x30
 80089d6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8008b80 <_svfiprintf_r+0x1ec>
 80089da:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80089de:	f04f 0901 	mov.w	r9, #1
 80089e2:	4623      	mov	r3, r4
 80089e4:	469a      	mov	sl, r3
 80089e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80089ea:	b10a      	cbz	r2, 80089f0 <_svfiprintf_r+0x5c>
 80089ec:	2a25      	cmp	r2, #37	; 0x25
 80089ee:	d1f9      	bne.n	80089e4 <_svfiprintf_r+0x50>
 80089f0:	ebba 0b04 	subs.w	fp, sl, r4
 80089f4:	d00b      	beq.n	8008a0e <_svfiprintf_r+0x7a>
 80089f6:	465b      	mov	r3, fp
 80089f8:	4622      	mov	r2, r4
 80089fa:	4629      	mov	r1, r5
 80089fc:	4638      	mov	r0, r7
 80089fe:	f7ff ff6d 	bl	80088dc <__ssputs_r>
 8008a02:	3001      	adds	r0, #1
 8008a04:	f000 80aa 	beq.w	8008b5c <_svfiprintf_r+0x1c8>
 8008a08:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008a0a:	445a      	add	r2, fp
 8008a0c:	9209      	str	r2, [sp, #36]	; 0x24
 8008a0e:	f89a 3000 	ldrb.w	r3, [sl]
 8008a12:	2b00      	cmp	r3, #0
 8008a14:	f000 80a2 	beq.w	8008b5c <_svfiprintf_r+0x1c8>
 8008a18:	2300      	movs	r3, #0
 8008a1a:	f04f 32ff 	mov.w	r2, #4294967295
 8008a1e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008a22:	f10a 0a01 	add.w	sl, sl, #1
 8008a26:	9304      	str	r3, [sp, #16]
 8008a28:	9307      	str	r3, [sp, #28]
 8008a2a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008a2e:	931a      	str	r3, [sp, #104]	; 0x68
 8008a30:	4654      	mov	r4, sl
 8008a32:	2205      	movs	r2, #5
 8008a34:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a38:	4851      	ldr	r0, [pc, #324]	; (8008b80 <_svfiprintf_r+0x1ec>)
 8008a3a:	f7f7 fbd9 	bl	80001f0 <memchr>
 8008a3e:	9a04      	ldr	r2, [sp, #16]
 8008a40:	b9d8      	cbnz	r0, 8008a7a <_svfiprintf_r+0xe6>
 8008a42:	06d0      	lsls	r0, r2, #27
 8008a44:	bf44      	itt	mi
 8008a46:	2320      	movmi	r3, #32
 8008a48:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008a4c:	0711      	lsls	r1, r2, #28
 8008a4e:	bf44      	itt	mi
 8008a50:	232b      	movmi	r3, #43	; 0x2b
 8008a52:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008a56:	f89a 3000 	ldrb.w	r3, [sl]
 8008a5a:	2b2a      	cmp	r3, #42	; 0x2a
 8008a5c:	d015      	beq.n	8008a8a <_svfiprintf_r+0xf6>
 8008a5e:	9a07      	ldr	r2, [sp, #28]
 8008a60:	4654      	mov	r4, sl
 8008a62:	2000      	movs	r0, #0
 8008a64:	f04f 0c0a 	mov.w	ip, #10
 8008a68:	4621      	mov	r1, r4
 8008a6a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008a6e:	3b30      	subs	r3, #48	; 0x30
 8008a70:	2b09      	cmp	r3, #9
 8008a72:	d94e      	bls.n	8008b12 <_svfiprintf_r+0x17e>
 8008a74:	b1b0      	cbz	r0, 8008aa4 <_svfiprintf_r+0x110>
 8008a76:	9207      	str	r2, [sp, #28]
 8008a78:	e014      	b.n	8008aa4 <_svfiprintf_r+0x110>
 8008a7a:	eba0 0308 	sub.w	r3, r0, r8
 8008a7e:	fa09 f303 	lsl.w	r3, r9, r3
 8008a82:	4313      	orrs	r3, r2
 8008a84:	9304      	str	r3, [sp, #16]
 8008a86:	46a2      	mov	sl, r4
 8008a88:	e7d2      	b.n	8008a30 <_svfiprintf_r+0x9c>
 8008a8a:	9b03      	ldr	r3, [sp, #12]
 8008a8c:	1d19      	adds	r1, r3, #4
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	9103      	str	r1, [sp, #12]
 8008a92:	2b00      	cmp	r3, #0
 8008a94:	bfbb      	ittet	lt
 8008a96:	425b      	neglt	r3, r3
 8008a98:	f042 0202 	orrlt.w	r2, r2, #2
 8008a9c:	9307      	strge	r3, [sp, #28]
 8008a9e:	9307      	strlt	r3, [sp, #28]
 8008aa0:	bfb8      	it	lt
 8008aa2:	9204      	strlt	r2, [sp, #16]
 8008aa4:	7823      	ldrb	r3, [r4, #0]
 8008aa6:	2b2e      	cmp	r3, #46	; 0x2e
 8008aa8:	d10c      	bne.n	8008ac4 <_svfiprintf_r+0x130>
 8008aaa:	7863      	ldrb	r3, [r4, #1]
 8008aac:	2b2a      	cmp	r3, #42	; 0x2a
 8008aae:	d135      	bne.n	8008b1c <_svfiprintf_r+0x188>
 8008ab0:	9b03      	ldr	r3, [sp, #12]
 8008ab2:	1d1a      	adds	r2, r3, #4
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	9203      	str	r2, [sp, #12]
 8008ab8:	2b00      	cmp	r3, #0
 8008aba:	bfb8      	it	lt
 8008abc:	f04f 33ff 	movlt.w	r3, #4294967295
 8008ac0:	3402      	adds	r4, #2
 8008ac2:	9305      	str	r3, [sp, #20]
 8008ac4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008b90 <_svfiprintf_r+0x1fc>
 8008ac8:	7821      	ldrb	r1, [r4, #0]
 8008aca:	2203      	movs	r2, #3
 8008acc:	4650      	mov	r0, sl
 8008ace:	f7f7 fb8f 	bl	80001f0 <memchr>
 8008ad2:	b140      	cbz	r0, 8008ae6 <_svfiprintf_r+0x152>
 8008ad4:	2340      	movs	r3, #64	; 0x40
 8008ad6:	eba0 000a 	sub.w	r0, r0, sl
 8008ada:	fa03 f000 	lsl.w	r0, r3, r0
 8008ade:	9b04      	ldr	r3, [sp, #16]
 8008ae0:	4303      	orrs	r3, r0
 8008ae2:	3401      	adds	r4, #1
 8008ae4:	9304      	str	r3, [sp, #16]
 8008ae6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008aea:	4826      	ldr	r0, [pc, #152]	; (8008b84 <_svfiprintf_r+0x1f0>)
 8008aec:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008af0:	2206      	movs	r2, #6
 8008af2:	f7f7 fb7d 	bl	80001f0 <memchr>
 8008af6:	2800      	cmp	r0, #0
 8008af8:	d038      	beq.n	8008b6c <_svfiprintf_r+0x1d8>
 8008afa:	4b23      	ldr	r3, [pc, #140]	; (8008b88 <_svfiprintf_r+0x1f4>)
 8008afc:	bb1b      	cbnz	r3, 8008b46 <_svfiprintf_r+0x1b2>
 8008afe:	9b03      	ldr	r3, [sp, #12]
 8008b00:	3307      	adds	r3, #7
 8008b02:	f023 0307 	bic.w	r3, r3, #7
 8008b06:	3308      	adds	r3, #8
 8008b08:	9303      	str	r3, [sp, #12]
 8008b0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b0c:	4433      	add	r3, r6
 8008b0e:	9309      	str	r3, [sp, #36]	; 0x24
 8008b10:	e767      	b.n	80089e2 <_svfiprintf_r+0x4e>
 8008b12:	fb0c 3202 	mla	r2, ip, r2, r3
 8008b16:	460c      	mov	r4, r1
 8008b18:	2001      	movs	r0, #1
 8008b1a:	e7a5      	b.n	8008a68 <_svfiprintf_r+0xd4>
 8008b1c:	2300      	movs	r3, #0
 8008b1e:	3401      	adds	r4, #1
 8008b20:	9305      	str	r3, [sp, #20]
 8008b22:	4619      	mov	r1, r3
 8008b24:	f04f 0c0a 	mov.w	ip, #10
 8008b28:	4620      	mov	r0, r4
 8008b2a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008b2e:	3a30      	subs	r2, #48	; 0x30
 8008b30:	2a09      	cmp	r2, #9
 8008b32:	d903      	bls.n	8008b3c <_svfiprintf_r+0x1a8>
 8008b34:	2b00      	cmp	r3, #0
 8008b36:	d0c5      	beq.n	8008ac4 <_svfiprintf_r+0x130>
 8008b38:	9105      	str	r1, [sp, #20]
 8008b3a:	e7c3      	b.n	8008ac4 <_svfiprintf_r+0x130>
 8008b3c:	fb0c 2101 	mla	r1, ip, r1, r2
 8008b40:	4604      	mov	r4, r0
 8008b42:	2301      	movs	r3, #1
 8008b44:	e7f0      	b.n	8008b28 <_svfiprintf_r+0x194>
 8008b46:	ab03      	add	r3, sp, #12
 8008b48:	9300      	str	r3, [sp, #0]
 8008b4a:	462a      	mov	r2, r5
 8008b4c:	4b0f      	ldr	r3, [pc, #60]	; (8008b8c <_svfiprintf_r+0x1f8>)
 8008b4e:	a904      	add	r1, sp, #16
 8008b50:	4638      	mov	r0, r7
 8008b52:	f7fe f80d 	bl	8006b70 <_printf_float>
 8008b56:	1c42      	adds	r2, r0, #1
 8008b58:	4606      	mov	r6, r0
 8008b5a:	d1d6      	bne.n	8008b0a <_svfiprintf_r+0x176>
 8008b5c:	89ab      	ldrh	r3, [r5, #12]
 8008b5e:	065b      	lsls	r3, r3, #25
 8008b60:	f53f af2c 	bmi.w	80089bc <_svfiprintf_r+0x28>
 8008b64:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008b66:	b01d      	add	sp, #116	; 0x74
 8008b68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b6c:	ab03      	add	r3, sp, #12
 8008b6e:	9300      	str	r3, [sp, #0]
 8008b70:	462a      	mov	r2, r5
 8008b72:	4b06      	ldr	r3, [pc, #24]	; (8008b8c <_svfiprintf_r+0x1f8>)
 8008b74:	a904      	add	r1, sp, #16
 8008b76:	4638      	mov	r0, r7
 8008b78:	f7fe fa9e 	bl	80070b8 <_printf_i>
 8008b7c:	e7eb      	b.n	8008b56 <_svfiprintf_r+0x1c2>
 8008b7e:	bf00      	nop
 8008b80:	08009adc 	.word	0x08009adc
 8008b84:	08009ae6 	.word	0x08009ae6
 8008b88:	08006b71 	.word	0x08006b71
 8008b8c:	080088dd 	.word	0x080088dd
 8008b90:	08009ae2 	.word	0x08009ae2

08008b94 <_sbrk_r>:
 8008b94:	b538      	push	{r3, r4, r5, lr}
 8008b96:	4d06      	ldr	r5, [pc, #24]	; (8008bb0 <_sbrk_r+0x1c>)
 8008b98:	2300      	movs	r3, #0
 8008b9a:	4604      	mov	r4, r0
 8008b9c:	4608      	mov	r0, r1
 8008b9e:	602b      	str	r3, [r5, #0]
 8008ba0:	f7f9 feac 	bl	80028fc <_sbrk>
 8008ba4:	1c43      	adds	r3, r0, #1
 8008ba6:	d102      	bne.n	8008bae <_sbrk_r+0x1a>
 8008ba8:	682b      	ldr	r3, [r5, #0]
 8008baa:	b103      	cbz	r3, 8008bae <_sbrk_r+0x1a>
 8008bac:	6023      	str	r3, [r4, #0]
 8008bae:	bd38      	pop	{r3, r4, r5, pc}
 8008bb0:	200003b4 	.word	0x200003b4

08008bb4 <__assert_func>:
 8008bb4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008bb6:	4614      	mov	r4, r2
 8008bb8:	461a      	mov	r2, r3
 8008bba:	4b09      	ldr	r3, [pc, #36]	; (8008be0 <__assert_func+0x2c>)
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	4605      	mov	r5, r0
 8008bc0:	68d8      	ldr	r0, [r3, #12]
 8008bc2:	b14c      	cbz	r4, 8008bd8 <__assert_func+0x24>
 8008bc4:	4b07      	ldr	r3, [pc, #28]	; (8008be4 <__assert_func+0x30>)
 8008bc6:	9100      	str	r1, [sp, #0]
 8008bc8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008bcc:	4906      	ldr	r1, [pc, #24]	; (8008be8 <__assert_func+0x34>)
 8008bce:	462b      	mov	r3, r5
 8008bd0:	f000 f80e 	bl	8008bf0 <fiprintf>
 8008bd4:	f000 faa4 	bl	8009120 <abort>
 8008bd8:	4b04      	ldr	r3, [pc, #16]	; (8008bec <__assert_func+0x38>)
 8008bda:	461c      	mov	r4, r3
 8008bdc:	e7f3      	b.n	8008bc6 <__assert_func+0x12>
 8008bde:	bf00      	nop
 8008be0:	2000000c 	.word	0x2000000c
 8008be4:	08009aed 	.word	0x08009aed
 8008be8:	08009afa 	.word	0x08009afa
 8008bec:	08009b28 	.word	0x08009b28

08008bf0 <fiprintf>:
 8008bf0:	b40e      	push	{r1, r2, r3}
 8008bf2:	b503      	push	{r0, r1, lr}
 8008bf4:	4601      	mov	r1, r0
 8008bf6:	ab03      	add	r3, sp, #12
 8008bf8:	4805      	ldr	r0, [pc, #20]	; (8008c10 <fiprintf+0x20>)
 8008bfa:	f853 2b04 	ldr.w	r2, [r3], #4
 8008bfe:	6800      	ldr	r0, [r0, #0]
 8008c00:	9301      	str	r3, [sp, #4]
 8008c02:	f000 f88f 	bl	8008d24 <_vfiprintf_r>
 8008c06:	b002      	add	sp, #8
 8008c08:	f85d eb04 	ldr.w	lr, [sp], #4
 8008c0c:	b003      	add	sp, #12
 8008c0e:	4770      	bx	lr
 8008c10:	2000000c 	.word	0x2000000c

08008c14 <__ascii_mbtowc>:
 8008c14:	b082      	sub	sp, #8
 8008c16:	b901      	cbnz	r1, 8008c1a <__ascii_mbtowc+0x6>
 8008c18:	a901      	add	r1, sp, #4
 8008c1a:	b142      	cbz	r2, 8008c2e <__ascii_mbtowc+0x1a>
 8008c1c:	b14b      	cbz	r3, 8008c32 <__ascii_mbtowc+0x1e>
 8008c1e:	7813      	ldrb	r3, [r2, #0]
 8008c20:	600b      	str	r3, [r1, #0]
 8008c22:	7812      	ldrb	r2, [r2, #0]
 8008c24:	1e10      	subs	r0, r2, #0
 8008c26:	bf18      	it	ne
 8008c28:	2001      	movne	r0, #1
 8008c2a:	b002      	add	sp, #8
 8008c2c:	4770      	bx	lr
 8008c2e:	4610      	mov	r0, r2
 8008c30:	e7fb      	b.n	8008c2a <__ascii_mbtowc+0x16>
 8008c32:	f06f 0001 	mvn.w	r0, #1
 8008c36:	e7f8      	b.n	8008c2a <__ascii_mbtowc+0x16>

08008c38 <memmove>:
 8008c38:	4288      	cmp	r0, r1
 8008c3a:	b510      	push	{r4, lr}
 8008c3c:	eb01 0402 	add.w	r4, r1, r2
 8008c40:	d902      	bls.n	8008c48 <memmove+0x10>
 8008c42:	4284      	cmp	r4, r0
 8008c44:	4623      	mov	r3, r4
 8008c46:	d807      	bhi.n	8008c58 <memmove+0x20>
 8008c48:	1e43      	subs	r3, r0, #1
 8008c4a:	42a1      	cmp	r1, r4
 8008c4c:	d008      	beq.n	8008c60 <memmove+0x28>
 8008c4e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008c52:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008c56:	e7f8      	b.n	8008c4a <memmove+0x12>
 8008c58:	4402      	add	r2, r0
 8008c5a:	4601      	mov	r1, r0
 8008c5c:	428a      	cmp	r2, r1
 8008c5e:	d100      	bne.n	8008c62 <memmove+0x2a>
 8008c60:	bd10      	pop	{r4, pc}
 8008c62:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008c66:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008c6a:	e7f7      	b.n	8008c5c <memmove+0x24>

08008c6c <__malloc_lock>:
 8008c6c:	4801      	ldr	r0, [pc, #4]	; (8008c74 <__malloc_lock+0x8>)
 8008c6e:	f000 bc17 	b.w	80094a0 <__retarget_lock_acquire_recursive>
 8008c72:	bf00      	nop
 8008c74:	200003bc 	.word	0x200003bc

08008c78 <__malloc_unlock>:
 8008c78:	4801      	ldr	r0, [pc, #4]	; (8008c80 <__malloc_unlock+0x8>)
 8008c7a:	f000 bc12 	b.w	80094a2 <__retarget_lock_release_recursive>
 8008c7e:	bf00      	nop
 8008c80:	200003bc 	.word	0x200003bc

08008c84 <_realloc_r>:
 8008c84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c86:	4607      	mov	r7, r0
 8008c88:	4614      	mov	r4, r2
 8008c8a:	460e      	mov	r6, r1
 8008c8c:	b921      	cbnz	r1, 8008c98 <_realloc_r+0x14>
 8008c8e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8008c92:	4611      	mov	r1, r2
 8008c94:	f7ff bdc8 	b.w	8008828 <_malloc_r>
 8008c98:	b922      	cbnz	r2, 8008ca4 <_realloc_r+0x20>
 8008c9a:	f7ff fd75 	bl	8008788 <_free_r>
 8008c9e:	4625      	mov	r5, r4
 8008ca0:	4628      	mov	r0, r5
 8008ca2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008ca4:	f000 fc62 	bl	800956c <_malloc_usable_size_r>
 8008ca8:	42a0      	cmp	r0, r4
 8008caa:	d20f      	bcs.n	8008ccc <_realloc_r+0x48>
 8008cac:	4621      	mov	r1, r4
 8008cae:	4638      	mov	r0, r7
 8008cb0:	f7ff fdba 	bl	8008828 <_malloc_r>
 8008cb4:	4605      	mov	r5, r0
 8008cb6:	2800      	cmp	r0, #0
 8008cb8:	d0f2      	beq.n	8008ca0 <_realloc_r+0x1c>
 8008cba:	4631      	mov	r1, r6
 8008cbc:	4622      	mov	r2, r4
 8008cbe:	f7ff f9c7 	bl	8008050 <memcpy>
 8008cc2:	4631      	mov	r1, r6
 8008cc4:	4638      	mov	r0, r7
 8008cc6:	f7ff fd5f 	bl	8008788 <_free_r>
 8008cca:	e7e9      	b.n	8008ca0 <_realloc_r+0x1c>
 8008ccc:	4635      	mov	r5, r6
 8008cce:	e7e7      	b.n	8008ca0 <_realloc_r+0x1c>

08008cd0 <__sfputc_r>:
 8008cd0:	6893      	ldr	r3, [r2, #8]
 8008cd2:	3b01      	subs	r3, #1
 8008cd4:	2b00      	cmp	r3, #0
 8008cd6:	b410      	push	{r4}
 8008cd8:	6093      	str	r3, [r2, #8]
 8008cda:	da08      	bge.n	8008cee <__sfputc_r+0x1e>
 8008cdc:	6994      	ldr	r4, [r2, #24]
 8008cde:	42a3      	cmp	r3, r4
 8008ce0:	db01      	blt.n	8008ce6 <__sfputc_r+0x16>
 8008ce2:	290a      	cmp	r1, #10
 8008ce4:	d103      	bne.n	8008cee <__sfputc_r+0x1e>
 8008ce6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008cea:	f000 b94b 	b.w	8008f84 <__swbuf_r>
 8008cee:	6813      	ldr	r3, [r2, #0]
 8008cf0:	1c58      	adds	r0, r3, #1
 8008cf2:	6010      	str	r0, [r2, #0]
 8008cf4:	7019      	strb	r1, [r3, #0]
 8008cf6:	4608      	mov	r0, r1
 8008cf8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008cfc:	4770      	bx	lr

08008cfe <__sfputs_r>:
 8008cfe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d00:	4606      	mov	r6, r0
 8008d02:	460f      	mov	r7, r1
 8008d04:	4614      	mov	r4, r2
 8008d06:	18d5      	adds	r5, r2, r3
 8008d08:	42ac      	cmp	r4, r5
 8008d0a:	d101      	bne.n	8008d10 <__sfputs_r+0x12>
 8008d0c:	2000      	movs	r0, #0
 8008d0e:	e007      	b.n	8008d20 <__sfputs_r+0x22>
 8008d10:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008d14:	463a      	mov	r2, r7
 8008d16:	4630      	mov	r0, r6
 8008d18:	f7ff ffda 	bl	8008cd0 <__sfputc_r>
 8008d1c:	1c43      	adds	r3, r0, #1
 8008d1e:	d1f3      	bne.n	8008d08 <__sfputs_r+0xa>
 8008d20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008d24 <_vfiprintf_r>:
 8008d24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d28:	460d      	mov	r5, r1
 8008d2a:	b09d      	sub	sp, #116	; 0x74
 8008d2c:	4614      	mov	r4, r2
 8008d2e:	4698      	mov	r8, r3
 8008d30:	4606      	mov	r6, r0
 8008d32:	b118      	cbz	r0, 8008d3c <_vfiprintf_r+0x18>
 8008d34:	6983      	ldr	r3, [r0, #24]
 8008d36:	b90b      	cbnz	r3, 8008d3c <_vfiprintf_r+0x18>
 8008d38:	f000 fb14 	bl	8009364 <__sinit>
 8008d3c:	4b89      	ldr	r3, [pc, #548]	; (8008f64 <_vfiprintf_r+0x240>)
 8008d3e:	429d      	cmp	r5, r3
 8008d40:	d11b      	bne.n	8008d7a <_vfiprintf_r+0x56>
 8008d42:	6875      	ldr	r5, [r6, #4]
 8008d44:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008d46:	07d9      	lsls	r1, r3, #31
 8008d48:	d405      	bmi.n	8008d56 <_vfiprintf_r+0x32>
 8008d4a:	89ab      	ldrh	r3, [r5, #12]
 8008d4c:	059a      	lsls	r2, r3, #22
 8008d4e:	d402      	bmi.n	8008d56 <_vfiprintf_r+0x32>
 8008d50:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008d52:	f000 fba5 	bl	80094a0 <__retarget_lock_acquire_recursive>
 8008d56:	89ab      	ldrh	r3, [r5, #12]
 8008d58:	071b      	lsls	r3, r3, #28
 8008d5a:	d501      	bpl.n	8008d60 <_vfiprintf_r+0x3c>
 8008d5c:	692b      	ldr	r3, [r5, #16]
 8008d5e:	b9eb      	cbnz	r3, 8008d9c <_vfiprintf_r+0x78>
 8008d60:	4629      	mov	r1, r5
 8008d62:	4630      	mov	r0, r6
 8008d64:	f000 f96e 	bl	8009044 <__swsetup_r>
 8008d68:	b1c0      	cbz	r0, 8008d9c <_vfiprintf_r+0x78>
 8008d6a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008d6c:	07dc      	lsls	r4, r3, #31
 8008d6e:	d50e      	bpl.n	8008d8e <_vfiprintf_r+0x6a>
 8008d70:	f04f 30ff 	mov.w	r0, #4294967295
 8008d74:	b01d      	add	sp, #116	; 0x74
 8008d76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d7a:	4b7b      	ldr	r3, [pc, #492]	; (8008f68 <_vfiprintf_r+0x244>)
 8008d7c:	429d      	cmp	r5, r3
 8008d7e:	d101      	bne.n	8008d84 <_vfiprintf_r+0x60>
 8008d80:	68b5      	ldr	r5, [r6, #8]
 8008d82:	e7df      	b.n	8008d44 <_vfiprintf_r+0x20>
 8008d84:	4b79      	ldr	r3, [pc, #484]	; (8008f6c <_vfiprintf_r+0x248>)
 8008d86:	429d      	cmp	r5, r3
 8008d88:	bf08      	it	eq
 8008d8a:	68f5      	ldreq	r5, [r6, #12]
 8008d8c:	e7da      	b.n	8008d44 <_vfiprintf_r+0x20>
 8008d8e:	89ab      	ldrh	r3, [r5, #12]
 8008d90:	0598      	lsls	r0, r3, #22
 8008d92:	d4ed      	bmi.n	8008d70 <_vfiprintf_r+0x4c>
 8008d94:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008d96:	f000 fb84 	bl	80094a2 <__retarget_lock_release_recursive>
 8008d9a:	e7e9      	b.n	8008d70 <_vfiprintf_r+0x4c>
 8008d9c:	2300      	movs	r3, #0
 8008d9e:	9309      	str	r3, [sp, #36]	; 0x24
 8008da0:	2320      	movs	r3, #32
 8008da2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008da6:	f8cd 800c 	str.w	r8, [sp, #12]
 8008daa:	2330      	movs	r3, #48	; 0x30
 8008dac:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8008f70 <_vfiprintf_r+0x24c>
 8008db0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008db4:	f04f 0901 	mov.w	r9, #1
 8008db8:	4623      	mov	r3, r4
 8008dba:	469a      	mov	sl, r3
 8008dbc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008dc0:	b10a      	cbz	r2, 8008dc6 <_vfiprintf_r+0xa2>
 8008dc2:	2a25      	cmp	r2, #37	; 0x25
 8008dc4:	d1f9      	bne.n	8008dba <_vfiprintf_r+0x96>
 8008dc6:	ebba 0b04 	subs.w	fp, sl, r4
 8008dca:	d00b      	beq.n	8008de4 <_vfiprintf_r+0xc0>
 8008dcc:	465b      	mov	r3, fp
 8008dce:	4622      	mov	r2, r4
 8008dd0:	4629      	mov	r1, r5
 8008dd2:	4630      	mov	r0, r6
 8008dd4:	f7ff ff93 	bl	8008cfe <__sfputs_r>
 8008dd8:	3001      	adds	r0, #1
 8008dda:	f000 80aa 	beq.w	8008f32 <_vfiprintf_r+0x20e>
 8008dde:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008de0:	445a      	add	r2, fp
 8008de2:	9209      	str	r2, [sp, #36]	; 0x24
 8008de4:	f89a 3000 	ldrb.w	r3, [sl]
 8008de8:	2b00      	cmp	r3, #0
 8008dea:	f000 80a2 	beq.w	8008f32 <_vfiprintf_r+0x20e>
 8008dee:	2300      	movs	r3, #0
 8008df0:	f04f 32ff 	mov.w	r2, #4294967295
 8008df4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008df8:	f10a 0a01 	add.w	sl, sl, #1
 8008dfc:	9304      	str	r3, [sp, #16]
 8008dfe:	9307      	str	r3, [sp, #28]
 8008e00:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008e04:	931a      	str	r3, [sp, #104]	; 0x68
 8008e06:	4654      	mov	r4, sl
 8008e08:	2205      	movs	r2, #5
 8008e0a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008e0e:	4858      	ldr	r0, [pc, #352]	; (8008f70 <_vfiprintf_r+0x24c>)
 8008e10:	f7f7 f9ee 	bl	80001f0 <memchr>
 8008e14:	9a04      	ldr	r2, [sp, #16]
 8008e16:	b9d8      	cbnz	r0, 8008e50 <_vfiprintf_r+0x12c>
 8008e18:	06d1      	lsls	r1, r2, #27
 8008e1a:	bf44      	itt	mi
 8008e1c:	2320      	movmi	r3, #32
 8008e1e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008e22:	0713      	lsls	r3, r2, #28
 8008e24:	bf44      	itt	mi
 8008e26:	232b      	movmi	r3, #43	; 0x2b
 8008e28:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008e2c:	f89a 3000 	ldrb.w	r3, [sl]
 8008e30:	2b2a      	cmp	r3, #42	; 0x2a
 8008e32:	d015      	beq.n	8008e60 <_vfiprintf_r+0x13c>
 8008e34:	9a07      	ldr	r2, [sp, #28]
 8008e36:	4654      	mov	r4, sl
 8008e38:	2000      	movs	r0, #0
 8008e3a:	f04f 0c0a 	mov.w	ip, #10
 8008e3e:	4621      	mov	r1, r4
 8008e40:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008e44:	3b30      	subs	r3, #48	; 0x30
 8008e46:	2b09      	cmp	r3, #9
 8008e48:	d94e      	bls.n	8008ee8 <_vfiprintf_r+0x1c4>
 8008e4a:	b1b0      	cbz	r0, 8008e7a <_vfiprintf_r+0x156>
 8008e4c:	9207      	str	r2, [sp, #28]
 8008e4e:	e014      	b.n	8008e7a <_vfiprintf_r+0x156>
 8008e50:	eba0 0308 	sub.w	r3, r0, r8
 8008e54:	fa09 f303 	lsl.w	r3, r9, r3
 8008e58:	4313      	orrs	r3, r2
 8008e5a:	9304      	str	r3, [sp, #16]
 8008e5c:	46a2      	mov	sl, r4
 8008e5e:	e7d2      	b.n	8008e06 <_vfiprintf_r+0xe2>
 8008e60:	9b03      	ldr	r3, [sp, #12]
 8008e62:	1d19      	adds	r1, r3, #4
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	9103      	str	r1, [sp, #12]
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	bfbb      	ittet	lt
 8008e6c:	425b      	neglt	r3, r3
 8008e6e:	f042 0202 	orrlt.w	r2, r2, #2
 8008e72:	9307      	strge	r3, [sp, #28]
 8008e74:	9307      	strlt	r3, [sp, #28]
 8008e76:	bfb8      	it	lt
 8008e78:	9204      	strlt	r2, [sp, #16]
 8008e7a:	7823      	ldrb	r3, [r4, #0]
 8008e7c:	2b2e      	cmp	r3, #46	; 0x2e
 8008e7e:	d10c      	bne.n	8008e9a <_vfiprintf_r+0x176>
 8008e80:	7863      	ldrb	r3, [r4, #1]
 8008e82:	2b2a      	cmp	r3, #42	; 0x2a
 8008e84:	d135      	bne.n	8008ef2 <_vfiprintf_r+0x1ce>
 8008e86:	9b03      	ldr	r3, [sp, #12]
 8008e88:	1d1a      	adds	r2, r3, #4
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	9203      	str	r2, [sp, #12]
 8008e8e:	2b00      	cmp	r3, #0
 8008e90:	bfb8      	it	lt
 8008e92:	f04f 33ff 	movlt.w	r3, #4294967295
 8008e96:	3402      	adds	r4, #2
 8008e98:	9305      	str	r3, [sp, #20]
 8008e9a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8008f80 <_vfiprintf_r+0x25c>
 8008e9e:	7821      	ldrb	r1, [r4, #0]
 8008ea0:	2203      	movs	r2, #3
 8008ea2:	4650      	mov	r0, sl
 8008ea4:	f7f7 f9a4 	bl	80001f0 <memchr>
 8008ea8:	b140      	cbz	r0, 8008ebc <_vfiprintf_r+0x198>
 8008eaa:	2340      	movs	r3, #64	; 0x40
 8008eac:	eba0 000a 	sub.w	r0, r0, sl
 8008eb0:	fa03 f000 	lsl.w	r0, r3, r0
 8008eb4:	9b04      	ldr	r3, [sp, #16]
 8008eb6:	4303      	orrs	r3, r0
 8008eb8:	3401      	adds	r4, #1
 8008eba:	9304      	str	r3, [sp, #16]
 8008ebc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008ec0:	482c      	ldr	r0, [pc, #176]	; (8008f74 <_vfiprintf_r+0x250>)
 8008ec2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008ec6:	2206      	movs	r2, #6
 8008ec8:	f7f7 f992 	bl	80001f0 <memchr>
 8008ecc:	2800      	cmp	r0, #0
 8008ece:	d03f      	beq.n	8008f50 <_vfiprintf_r+0x22c>
 8008ed0:	4b29      	ldr	r3, [pc, #164]	; (8008f78 <_vfiprintf_r+0x254>)
 8008ed2:	bb1b      	cbnz	r3, 8008f1c <_vfiprintf_r+0x1f8>
 8008ed4:	9b03      	ldr	r3, [sp, #12]
 8008ed6:	3307      	adds	r3, #7
 8008ed8:	f023 0307 	bic.w	r3, r3, #7
 8008edc:	3308      	adds	r3, #8
 8008ede:	9303      	str	r3, [sp, #12]
 8008ee0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008ee2:	443b      	add	r3, r7
 8008ee4:	9309      	str	r3, [sp, #36]	; 0x24
 8008ee6:	e767      	b.n	8008db8 <_vfiprintf_r+0x94>
 8008ee8:	fb0c 3202 	mla	r2, ip, r2, r3
 8008eec:	460c      	mov	r4, r1
 8008eee:	2001      	movs	r0, #1
 8008ef0:	e7a5      	b.n	8008e3e <_vfiprintf_r+0x11a>
 8008ef2:	2300      	movs	r3, #0
 8008ef4:	3401      	adds	r4, #1
 8008ef6:	9305      	str	r3, [sp, #20]
 8008ef8:	4619      	mov	r1, r3
 8008efa:	f04f 0c0a 	mov.w	ip, #10
 8008efe:	4620      	mov	r0, r4
 8008f00:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008f04:	3a30      	subs	r2, #48	; 0x30
 8008f06:	2a09      	cmp	r2, #9
 8008f08:	d903      	bls.n	8008f12 <_vfiprintf_r+0x1ee>
 8008f0a:	2b00      	cmp	r3, #0
 8008f0c:	d0c5      	beq.n	8008e9a <_vfiprintf_r+0x176>
 8008f0e:	9105      	str	r1, [sp, #20]
 8008f10:	e7c3      	b.n	8008e9a <_vfiprintf_r+0x176>
 8008f12:	fb0c 2101 	mla	r1, ip, r1, r2
 8008f16:	4604      	mov	r4, r0
 8008f18:	2301      	movs	r3, #1
 8008f1a:	e7f0      	b.n	8008efe <_vfiprintf_r+0x1da>
 8008f1c:	ab03      	add	r3, sp, #12
 8008f1e:	9300      	str	r3, [sp, #0]
 8008f20:	462a      	mov	r2, r5
 8008f22:	4b16      	ldr	r3, [pc, #88]	; (8008f7c <_vfiprintf_r+0x258>)
 8008f24:	a904      	add	r1, sp, #16
 8008f26:	4630      	mov	r0, r6
 8008f28:	f7fd fe22 	bl	8006b70 <_printf_float>
 8008f2c:	4607      	mov	r7, r0
 8008f2e:	1c78      	adds	r0, r7, #1
 8008f30:	d1d6      	bne.n	8008ee0 <_vfiprintf_r+0x1bc>
 8008f32:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008f34:	07d9      	lsls	r1, r3, #31
 8008f36:	d405      	bmi.n	8008f44 <_vfiprintf_r+0x220>
 8008f38:	89ab      	ldrh	r3, [r5, #12]
 8008f3a:	059a      	lsls	r2, r3, #22
 8008f3c:	d402      	bmi.n	8008f44 <_vfiprintf_r+0x220>
 8008f3e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008f40:	f000 faaf 	bl	80094a2 <__retarget_lock_release_recursive>
 8008f44:	89ab      	ldrh	r3, [r5, #12]
 8008f46:	065b      	lsls	r3, r3, #25
 8008f48:	f53f af12 	bmi.w	8008d70 <_vfiprintf_r+0x4c>
 8008f4c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008f4e:	e711      	b.n	8008d74 <_vfiprintf_r+0x50>
 8008f50:	ab03      	add	r3, sp, #12
 8008f52:	9300      	str	r3, [sp, #0]
 8008f54:	462a      	mov	r2, r5
 8008f56:	4b09      	ldr	r3, [pc, #36]	; (8008f7c <_vfiprintf_r+0x258>)
 8008f58:	a904      	add	r1, sp, #16
 8008f5a:	4630      	mov	r0, r6
 8008f5c:	f7fe f8ac 	bl	80070b8 <_printf_i>
 8008f60:	e7e4      	b.n	8008f2c <_vfiprintf_r+0x208>
 8008f62:	bf00      	nop
 8008f64:	08009c54 	.word	0x08009c54
 8008f68:	08009c74 	.word	0x08009c74
 8008f6c:	08009c34 	.word	0x08009c34
 8008f70:	08009adc 	.word	0x08009adc
 8008f74:	08009ae6 	.word	0x08009ae6
 8008f78:	08006b71 	.word	0x08006b71
 8008f7c:	08008cff 	.word	0x08008cff
 8008f80:	08009ae2 	.word	0x08009ae2

08008f84 <__swbuf_r>:
 8008f84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f86:	460e      	mov	r6, r1
 8008f88:	4614      	mov	r4, r2
 8008f8a:	4605      	mov	r5, r0
 8008f8c:	b118      	cbz	r0, 8008f96 <__swbuf_r+0x12>
 8008f8e:	6983      	ldr	r3, [r0, #24]
 8008f90:	b90b      	cbnz	r3, 8008f96 <__swbuf_r+0x12>
 8008f92:	f000 f9e7 	bl	8009364 <__sinit>
 8008f96:	4b21      	ldr	r3, [pc, #132]	; (800901c <__swbuf_r+0x98>)
 8008f98:	429c      	cmp	r4, r3
 8008f9a:	d12b      	bne.n	8008ff4 <__swbuf_r+0x70>
 8008f9c:	686c      	ldr	r4, [r5, #4]
 8008f9e:	69a3      	ldr	r3, [r4, #24]
 8008fa0:	60a3      	str	r3, [r4, #8]
 8008fa2:	89a3      	ldrh	r3, [r4, #12]
 8008fa4:	071a      	lsls	r2, r3, #28
 8008fa6:	d52f      	bpl.n	8009008 <__swbuf_r+0x84>
 8008fa8:	6923      	ldr	r3, [r4, #16]
 8008faa:	b36b      	cbz	r3, 8009008 <__swbuf_r+0x84>
 8008fac:	6923      	ldr	r3, [r4, #16]
 8008fae:	6820      	ldr	r0, [r4, #0]
 8008fb0:	1ac0      	subs	r0, r0, r3
 8008fb2:	6963      	ldr	r3, [r4, #20]
 8008fb4:	b2f6      	uxtb	r6, r6
 8008fb6:	4283      	cmp	r3, r0
 8008fb8:	4637      	mov	r7, r6
 8008fba:	dc04      	bgt.n	8008fc6 <__swbuf_r+0x42>
 8008fbc:	4621      	mov	r1, r4
 8008fbe:	4628      	mov	r0, r5
 8008fc0:	f000 f93c 	bl	800923c <_fflush_r>
 8008fc4:	bb30      	cbnz	r0, 8009014 <__swbuf_r+0x90>
 8008fc6:	68a3      	ldr	r3, [r4, #8]
 8008fc8:	3b01      	subs	r3, #1
 8008fca:	60a3      	str	r3, [r4, #8]
 8008fcc:	6823      	ldr	r3, [r4, #0]
 8008fce:	1c5a      	adds	r2, r3, #1
 8008fd0:	6022      	str	r2, [r4, #0]
 8008fd2:	701e      	strb	r6, [r3, #0]
 8008fd4:	6963      	ldr	r3, [r4, #20]
 8008fd6:	3001      	adds	r0, #1
 8008fd8:	4283      	cmp	r3, r0
 8008fda:	d004      	beq.n	8008fe6 <__swbuf_r+0x62>
 8008fdc:	89a3      	ldrh	r3, [r4, #12]
 8008fde:	07db      	lsls	r3, r3, #31
 8008fe0:	d506      	bpl.n	8008ff0 <__swbuf_r+0x6c>
 8008fe2:	2e0a      	cmp	r6, #10
 8008fe4:	d104      	bne.n	8008ff0 <__swbuf_r+0x6c>
 8008fe6:	4621      	mov	r1, r4
 8008fe8:	4628      	mov	r0, r5
 8008fea:	f000 f927 	bl	800923c <_fflush_r>
 8008fee:	b988      	cbnz	r0, 8009014 <__swbuf_r+0x90>
 8008ff0:	4638      	mov	r0, r7
 8008ff2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008ff4:	4b0a      	ldr	r3, [pc, #40]	; (8009020 <__swbuf_r+0x9c>)
 8008ff6:	429c      	cmp	r4, r3
 8008ff8:	d101      	bne.n	8008ffe <__swbuf_r+0x7a>
 8008ffa:	68ac      	ldr	r4, [r5, #8]
 8008ffc:	e7cf      	b.n	8008f9e <__swbuf_r+0x1a>
 8008ffe:	4b09      	ldr	r3, [pc, #36]	; (8009024 <__swbuf_r+0xa0>)
 8009000:	429c      	cmp	r4, r3
 8009002:	bf08      	it	eq
 8009004:	68ec      	ldreq	r4, [r5, #12]
 8009006:	e7ca      	b.n	8008f9e <__swbuf_r+0x1a>
 8009008:	4621      	mov	r1, r4
 800900a:	4628      	mov	r0, r5
 800900c:	f000 f81a 	bl	8009044 <__swsetup_r>
 8009010:	2800      	cmp	r0, #0
 8009012:	d0cb      	beq.n	8008fac <__swbuf_r+0x28>
 8009014:	f04f 37ff 	mov.w	r7, #4294967295
 8009018:	e7ea      	b.n	8008ff0 <__swbuf_r+0x6c>
 800901a:	bf00      	nop
 800901c:	08009c54 	.word	0x08009c54
 8009020:	08009c74 	.word	0x08009c74
 8009024:	08009c34 	.word	0x08009c34

08009028 <__ascii_wctomb>:
 8009028:	b149      	cbz	r1, 800903e <__ascii_wctomb+0x16>
 800902a:	2aff      	cmp	r2, #255	; 0xff
 800902c:	bf85      	ittet	hi
 800902e:	238a      	movhi	r3, #138	; 0x8a
 8009030:	6003      	strhi	r3, [r0, #0]
 8009032:	700a      	strbls	r2, [r1, #0]
 8009034:	f04f 30ff 	movhi.w	r0, #4294967295
 8009038:	bf98      	it	ls
 800903a:	2001      	movls	r0, #1
 800903c:	4770      	bx	lr
 800903e:	4608      	mov	r0, r1
 8009040:	4770      	bx	lr
	...

08009044 <__swsetup_r>:
 8009044:	4b32      	ldr	r3, [pc, #200]	; (8009110 <__swsetup_r+0xcc>)
 8009046:	b570      	push	{r4, r5, r6, lr}
 8009048:	681d      	ldr	r5, [r3, #0]
 800904a:	4606      	mov	r6, r0
 800904c:	460c      	mov	r4, r1
 800904e:	b125      	cbz	r5, 800905a <__swsetup_r+0x16>
 8009050:	69ab      	ldr	r3, [r5, #24]
 8009052:	b913      	cbnz	r3, 800905a <__swsetup_r+0x16>
 8009054:	4628      	mov	r0, r5
 8009056:	f000 f985 	bl	8009364 <__sinit>
 800905a:	4b2e      	ldr	r3, [pc, #184]	; (8009114 <__swsetup_r+0xd0>)
 800905c:	429c      	cmp	r4, r3
 800905e:	d10f      	bne.n	8009080 <__swsetup_r+0x3c>
 8009060:	686c      	ldr	r4, [r5, #4]
 8009062:	89a3      	ldrh	r3, [r4, #12]
 8009064:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009068:	0719      	lsls	r1, r3, #28
 800906a:	d42c      	bmi.n	80090c6 <__swsetup_r+0x82>
 800906c:	06dd      	lsls	r5, r3, #27
 800906e:	d411      	bmi.n	8009094 <__swsetup_r+0x50>
 8009070:	2309      	movs	r3, #9
 8009072:	6033      	str	r3, [r6, #0]
 8009074:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009078:	81a3      	strh	r3, [r4, #12]
 800907a:	f04f 30ff 	mov.w	r0, #4294967295
 800907e:	e03e      	b.n	80090fe <__swsetup_r+0xba>
 8009080:	4b25      	ldr	r3, [pc, #148]	; (8009118 <__swsetup_r+0xd4>)
 8009082:	429c      	cmp	r4, r3
 8009084:	d101      	bne.n	800908a <__swsetup_r+0x46>
 8009086:	68ac      	ldr	r4, [r5, #8]
 8009088:	e7eb      	b.n	8009062 <__swsetup_r+0x1e>
 800908a:	4b24      	ldr	r3, [pc, #144]	; (800911c <__swsetup_r+0xd8>)
 800908c:	429c      	cmp	r4, r3
 800908e:	bf08      	it	eq
 8009090:	68ec      	ldreq	r4, [r5, #12]
 8009092:	e7e6      	b.n	8009062 <__swsetup_r+0x1e>
 8009094:	0758      	lsls	r0, r3, #29
 8009096:	d512      	bpl.n	80090be <__swsetup_r+0x7a>
 8009098:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800909a:	b141      	cbz	r1, 80090ae <__swsetup_r+0x6a>
 800909c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80090a0:	4299      	cmp	r1, r3
 80090a2:	d002      	beq.n	80090aa <__swsetup_r+0x66>
 80090a4:	4630      	mov	r0, r6
 80090a6:	f7ff fb6f 	bl	8008788 <_free_r>
 80090aa:	2300      	movs	r3, #0
 80090ac:	6363      	str	r3, [r4, #52]	; 0x34
 80090ae:	89a3      	ldrh	r3, [r4, #12]
 80090b0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80090b4:	81a3      	strh	r3, [r4, #12]
 80090b6:	2300      	movs	r3, #0
 80090b8:	6063      	str	r3, [r4, #4]
 80090ba:	6923      	ldr	r3, [r4, #16]
 80090bc:	6023      	str	r3, [r4, #0]
 80090be:	89a3      	ldrh	r3, [r4, #12]
 80090c0:	f043 0308 	orr.w	r3, r3, #8
 80090c4:	81a3      	strh	r3, [r4, #12]
 80090c6:	6923      	ldr	r3, [r4, #16]
 80090c8:	b94b      	cbnz	r3, 80090de <__swsetup_r+0x9a>
 80090ca:	89a3      	ldrh	r3, [r4, #12]
 80090cc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80090d0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80090d4:	d003      	beq.n	80090de <__swsetup_r+0x9a>
 80090d6:	4621      	mov	r1, r4
 80090d8:	4630      	mov	r0, r6
 80090da:	f000 fa07 	bl	80094ec <__smakebuf_r>
 80090de:	89a0      	ldrh	r0, [r4, #12]
 80090e0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80090e4:	f010 0301 	ands.w	r3, r0, #1
 80090e8:	d00a      	beq.n	8009100 <__swsetup_r+0xbc>
 80090ea:	2300      	movs	r3, #0
 80090ec:	60a3      	str	r3, [r4, #8]
 80090ee:	6963      	ldr	r3, [r4, #20]
 80090f0:	425b      	negs	r3, r3
 80090f2:	61a3      	str	r3, [r4, #24]
 80090f4:	6923      	ldr	r3, [r4, #16]
 80090f6:	b943      	cbnz	r3, 800910a <__swsetup_r+0xc6>
 80090f8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80090fc:	d1ba      	bne.n	8009074 <__swsetup_r+0x30>
 80090fe:	bd70      	pop	{r4, r5, r6, pc}
 8009100:	0781      	lsls	r1, r0, #30
 8009102:	bf58      	it	pl
 8009104:	6963      	ldrpl	r3, [r4, #20]
 8009106:	60a3      	str	r3, [r4, #8]
 8009108:	e7f4      	b.n	80090f4 <__swsetup_r+0xb0>
 800910a:	2000      	movs	r0, #0
 800910c:	e7f7      	b.n	80090fe <__swsetup_r+0xba>
 800910e:	bf00      	nop
 8009110:	2000000c 	.word	0x2000000c
 8009114:	08009c54 	.word	0x08009c54
 8009118:	08009c74 	.word	0x08009c74
 800911c:	08009c34 	.word	0x08009c34

08009120 <abort>:
 8009120:	b508      	push	{r3, lr}
 8009122:	2006      	movs	r0, #6
 8009124:	f000 fa52 	bl	80095cc <raise>
 8009128:	2001      	movs	r0, #1
 800912a:	f7f9 fb6f 	bl	800280c <_exit>
	...

08009130 <__sflush_r>:
 8009130:	898a      	ldrh	r2, [r1, #12]
 8009132:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009136:	4605      	mov	r5, r0
 8009138:	0710      	lsls	r0, r2, #28
 800913a:	460c      	mov	r4, r1
 800913c:	d458      	bmi.n	80091f0 <__sflush_r+0xc0>
 800913e:	684b      	ldr	r3, [r1, #4]
 8009140:	2b00      	cmp	r3, #0
 8009142:	dc05      	bgt.n	8009150 <__sflush_r+0x20>
 8009144:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009146:	2b00      	cmp	r3, #0
 8009148:	dc02      	bgt.n	8009150 <__sflush_r+0x20>
 800914a:	2000      	movs	r0, #0
 800914c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009150:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009152:	2e00      	cmp	r6, #0
 8009154:	d0f9      	beq.n	800914a <__sflush_r+0x1a>
 8009156:	2300      	movs	r3, #0
 8009158:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800915c:	682f      	ldr	r7, [r5, #0]
 800915e:	602b      	str	r3, [r5, #0]
 8009160:	d032      	beq.n	80091c8 <__sflush_r+0x98>
 8009162:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009164:	89a3      	ldrh	r3, [r4, #12]
 8009166:	075a      	lsls	r2, r3, #29
 8009168:	d505      	bpl.n	8009176 <__sflush_r+0x46>
 800916a:	6863      	ldr	r3, [r4, #4]
 800916c:	1ac0      	subs	r0, r0, r3
 800916e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009170:	b10b      	cbz	r3, 8009176 <__sflush_r+0x46>
 8009172:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009174:	1ac0      	subs	r0, r0, r3
 8009176:	2300      	movs	r3, #0
 8009178:	4602      	mov	r2, r0
 800917a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800917c:	6a21      	ldr	r1, [r4, #32]
 800917e:	4628      	mov	r0, r5
 8009180:	47b0      	blx	r6
 8009182:	1c43      	adds	r3, r0, #1
 8009184:	89a3      	ldrh	r3, [r4, #12]
 8009186:	d106      	bne.n	8009196 <__sflush_r+0x66>
 8009188:	6829      	ldr	r1, [r5, #0]
 800918a:	291d      	cmp	r1, #29
 800918c:	d82c      	bhi.n	80091e8 <__sflush_r+0xb8>
 800918e:	4a2a      	ldr	r2, [pc, #168]	; (8009238 <__sflush_r+0x108>)
 8009190:	40ca      	lsrs	r2, r1
 8009192:	07d6      	lsls	r6, r2, #31
 8009194:	d528      	bpl.n	80091e8 <__sflush_r+0xb8>
 8009196:	2200      	movs	r2, #0
 8009198:	6062      	str	r2, [r4, #4]
 800919a:	04d9      	lsls	r1, r3, #19
 800919c:	6922      	ldr	r2, [r4, #16]
 800919e:	6022      	str	r2, [r4, #0]
 80091a0:	d504      	bpl.n	80091ac <__sflush_r+0x7c>
 80091a2:	1c42      	adds	r2, r0, #1
 80091a4:	d101      	bne.n	80091aa <__sflush_r+0x7a>
 80091a6:	682b      	ldr	r3, [r5, #0]
 80091a8:	b903      	cbnz	r3, 80091ac <__sflush_r+0x7c>
 80091aa:	6560      	str	r0, [r4, #84]	; 0x54
 80091ac:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80091ae:	602f      	str	r7, [r5, #0]
 80091b0:	2900      	cmp	r1, #0
 80091b2:	d0ca      	beq.n	800914a <__sflush_r+0x1a>
 80091b4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80091b8:	4299      	cmp	r1, r3
 80091ba:	d002      	beq.n	80091c2 <__sflush_r+0x92>
 80091bc:	4628      	mov	r0, r5
 80091be:	f7ff fae3 	bl	8008788 <_free_r>
 80091c2:	2000      	movs	r0, #0
 80091c4:	6360      	str	r0, [r4, #52]	; 0x34
 80091c6:	e7c1      	b.n	800914c <__sflush_r+0x1c>
 80091c8:	6a21      	ldr	r1, [r4, #32]
 80091ca:	2301      	movs	r3, #1
 80091cc:	4628      	mov	r0, r5
 80091ce:	47b0      	blx	r6
 80091d0:	1c41      	adds	r1, r0, #1
 80091d2:	d1c7      	bne.n	8009164 <__sflush_r+0x34>
 80091d4:	682b      	ldr	r3, [r5, #0]
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d0c4      	beq.n	8009164 <__sflush_r+0x34>
 80091da:	2b1d      	cmp	r3, #29
 80091dc:	d001      	beq.n	80091e2 <__sflush_r+0xb2>
 80091de:	2b16      	cmp	r3, #22
 80091e0:	d101      	bne.n	80091e6 <__sflush_r+0xb6>
 80091e2:	602f      	str	r7, [r5, #0]
 80091e4:	e7b1      	b.n	800914a <__sflush_r+0x1a>
 80091e6:	89a3      	ldrh	r3, [r4, #12]
 80091e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80091ec:	81a3      	strh	r3, [r4, #12]
 80091ee:	e7ad      	b.n	800914c <__sflush_r+0x1c>
 80091f0:	690f      	ldr	r7, [r1, #16]
 80091f2:	2f00      	cmp	r7, #0
 80091f4:	d0a9      	beq.n	800914a <__sflush_r+0x1a>
 80091f6:	0793      	lsls	r3, r2, #30
 80091f8:	680e      	ldr	r6, [r1, #0]
 80091fa:	bf08      	it	eq
 80091fc:	694b      	ldreq	r3, [r1, #20]
 80091fe:	600f      	str	r7, [r1, #0]
 8009200:	bf18      	it	ne
 8009202:	2300      	movne	r3, #0
 8009204:	eba6 0807 	sub.w	r8, r6, r7
 8009208:	608b      	str	r3, [r1, #8]
 800920a:	f1b8 0f00 	cmp.w	r8, #0
 800920e:	dd9c      	ble.n	800914a <__sflush_r+0x1a>
 8009210:	6a21      	ldr	r1, [r4, #32]
 8009212:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009214:	4643      	mov	r3, r8
 8009216:	463a      	mov	r2, r7
 8009218:	4628      	mov	r0, r5
 800921a:	47b0      	blx	r6
 800921c:	2800      	cmp	r0, #0
 800921e:	dc06      	bgt.n	800922e <__sflush_r+0xfe>
 8009220:	89a3      	ldrh	r3, [r4, #12]
 8009222:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009226:	81a3      	strh	r3, [r4, #12]
 8009228:	f04f 30ff 	mov.w	r0, #4294967295
 800922c:	e78e      	b.n	800914c <__sflush_r+0x1c>
 800922e:	4407      	add	r7, r0
 8009230:	eba8 0800 	sub.w	r8, r8, r0
 8009234:	e7e9      	b.n	800920a <__sflush_r+0xda>
 8009236:	bf00      	nop
 8009238:	20400001 	.word	0x20400001

0800923c <_fflush_r>:
 800923c:	b538      	push	{r3, r4, r5, lr}
 800923e:	690b      	ldr	r3, [r1, #16]
 8009240:	4605      	mov	r5, r0
 8009242:	460c      	mov	r4, r1
 8009244:	b913      	cbnz	r3, 800924c <_fflush_r+0x10>
 8009246:	2500      	movs	r5, #0
 8009248:	4628      	mov	r0, r5
 800924a:	bd38      	pop	{r3, r4, r5, pc}
 800924c:	b118      	cbz	r0, 8009256 <_fflush_r+0x1a>
 800924e:	6983      	ldr	r3, [r0, #24]
 8009250:	b90b      	cbnz	r3, 8009256 <_fflush_r+0x1a>
 8009252:	f000 f887 	bl	8009364 <__sinit>
 8009256:	4b14      	ldr	r3, [pc, #80]	; (80092a8 <_fflush_r+0x6c>)
 8009258:	429c      	cmp	r4, r3
 800925a:	d11b      	bne.n	8009294 <_fflush_r+0x58>
 800925c:	686c      	ldr	r4, [r5, #4]
 800925e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009262:	2b00      	cmp	r3, #0
 8009264:	d0ef      	beq.n	8009246 <_fflush_r+0xa>
 8009266:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009268:	07d0      	lsls	r0, r2, #31
 800926a:	d404      	bmi.n	8009276 <_fflush_r+0x3a>
 800926c:	0599      	lsls	r1, r3, #22
 800926e:	d402      	bmi.n	8009276 <_fflush_r+0x3a>
 8009270:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009272:	f000 f915 	bl	80094a0 <__retarget_lock_acquire_recursive>
 8009276:	4628      	mov	r0, r5
 8009278:	4621      	mov	r1, r4
 800927a:	f7ff ff59 	bl	8009130 <__sflush_r>
 800927e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009280:	07da      	lsls	r2, r3, #31
 8009282:	4605      	mov	r5, r0
 8009284:	d4e0      	bmi.n	8009248 <_fflush_r+0xc>
 8009286:	89a3      	ldrh	r3, [r4, #12]
 8009288:	059b      	lsls	r3, r3, #22
 800928a:	d4dd      	bmi.n	8009248 <_fflush_r+0xc>
 800928c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800928e:	f000 f908 	bl	80094a2 <__retarget_lock_release_recursive>
 8009292:	e7d9      	b.n	8009248 <_fflush_r+0xc>
 8009294:	4b05      	ldr	r3, [pc, #20]	; (80092ac <_fflush_r+0x70>)
 8009296:	429c      	cmp	r4, r3
 8009298:	d101      	bne.n	800929e <_fflush_r+0x62>
 800929a:	68ac      	ldr	r4, [r5, #8]
 800929c:	e7df      	b.n	800925e <_fflush_r+0x22>
 800929e:	4b04      	ldr	r3, [pc, #16]	; (80092b0 <_fflush_r+0x74>)
 80092a0:	429c      	cmp	r4, r3
 80092a2:	bf08      	it	eq
 80092a4:	68ec      	ldreq	r4, [r5, #12]
 80092a6:	e7da      	b.n	800925e <_fflush_r+0x22>
 80092a8:	08009c54 	.word	0x08009c54
 80092ac:	08009c74 	.word	0x08009c74
 80092b0:	08009c34 	.word	0x08009c34

080092b4 <std>:
 80092b4:	2300      	movs	r3, #0
 80092b6:	b510      	push	{r4, lr}
 80092b8:	4604      	mov	r4, r0
 80092ba:	e9c0 3300 	strd	r3, r3, [r0]
 80092be:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80092c2:	6083      	str	r3, [r0, #8]
 80092c4:	8181      	strh	r1, [r0, #12]
 80092c6:	6643      	str	r3, [r0, #100]	; 0x64
 80092c8:	81c2      	strh	r2, [r0, #14]
 80092ca:	6183      	str	r3, [r0, #24]
 80092cc:	4619      	mov	r1, r3
 80092ce:	2208      	movs	r2, #8
 80092d0:	305c      	adds	r0, #92	; 0x5c
 80092d2:	f7fd fba5 	bl	8006a20 <memset>
 80092d6:	4b05      	ldr	r3, [pc, #20]	; (80092ec <std+0x38>)
 80092d8:	6263      	str	r3, [r4, #36]	; 0x24
 80092da:	4b05      	ldr	r3, [pc, #20]	; (80092f0 <std+0x3c>)
 80092dc:	62a3      	str	r3, [r4, #40]	; 0x28
 80092de:	4b05      	ldr	r3, [pc, #20]	; (80092f4 <std+0x40>)
 80092e0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80092e2:	4b05      	ldr	r3, [pc, #20]	; (80092f8 <std+0x44>)
 80092e4:	6224      	str	r4, [r4, #32]
 80092e6:	6323      	str	r3, [r4, #48]	; 0x30
 80092e8:	bd10      	pop	{r4, pc}
 80092ea:	bf00      	nop
 80092ec:	08009605 	.word	0x08009605
 80092f0:	08009627 	.word	0x08009627
 80092f4:	0800965f 	.word	0x0800965f
 80092f8:	08009683 	.word	0x08009683

080092fc <_cleanup_r>:
 80092fc:	4901      	ldr	r1, [pc, #4]	; (8009304 <_cleanup_r+0x8>)
 80092fe:	f000 b8af 	b.w	8009460 <_fwalk_reent>
 8009302:	bf00      	nop
 8009304:	0800923d 	.word	0x0800923d

08009308 <__sfmoreglue>:
 8009308:	b570      	push	{r4, r5, r6, lr}
 800930a:	1e4a      	subs	r2, r1, #1
 800930c:	2568      	movs	r5, #104	; 0x68
 800930e:	4355      	muls	r5, r2
 8009310:	460e      	mov	r6, r1
 8009312:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009316:	f7ff fa87 	bl	8008828 <_malloc_r>
 800931a:	4604      	mov	r4, r0
 800931c:	b140      	cbz	r0, 8009330 <__sfmoreglue+0x28>
 800931e:	2100      	movs	r1, #0
 8009320:	e9c0 1600 	strd	r1, r6, [r0]
 8009324:	300c      	adds	r0, #12
 8009326:	60a0      	str	r0, [r4, #8]
 8009328:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800932c:	f7fd fb78 	bl	8006a20 <memset>
 8009330:	4620      	mov	r0, r4
 8009332:	bd70      	pop	{r4, r5, r6, pc}

08009334 <__sfp_lock_acquire>:
 8009334:	4801      	ldr	r0, [pc, #4]	; (800933c <__sfp_lock_acquire+0x8>)
 8009336:	f000 b8b3 	b.w	80094a0 <__retarget_lock_acquire_recursive>
 800933a:	bf00      	nop
 800933c:	200003c0 	.word	0x200003c0

08009340 <__sfp_lock_release>:
 8009340:	4801      	ldr	r0, [pc, #4]	; (8009348 <__sfp_lock_release+0x8>)
 8009342:	f000 b8ae 	b.w	80094a2 <__retarget_lock_release_recursive>
 8009346:	bf00      	nop
 8009348:	200003c0 	.word	0x200003c0

0800934c <__sinit_lock_acquire>:
 800934c:	4801      	ldr	r0, [pc, #4]	; (8009354 <__sinit_lock_acquire+0x8>)
 800934e:	f000 b8a7 	b.w	80094a0 <__retarget_lock_acquire_recursive>
 8009352:	bf00      	nop
 8009354:	200003bb 	.word	0x200003bb

08009358 <__sinit_lock_release>:
 8009358:	4801      	ldr	r0, [pc, #4]	; (8009360 <__sinit_lock_release+0x8>)
 800935a:	f000 b8a2 	b.w	80094a2 <__retarget_lock_release_recursive>
 800935e:	bf00      	nop
 8009360:	200003bb 	.word	0x200003bb

08009364 <__sinit>:
 8009364:	b510      	push	{r4, lr}
 8009366:	4604      	mov	r4, r0
 8009368:	f7ff fff0 	bl	800934c <__sinit_lock_acquire>
 800936c:	69a3      	ldr	r3, [r4, #24]
 800936e:	b11b      	cbz	r3, 8009378 <__sinit+0x14>
 8009370:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009374:	f7ff bff0 	b.w	8009358 <__sinit_lock_release>
 8009378:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800937c:	6523      	str	r3, [r4, #80]	; 0x50
 800937e:	4b13      	ldr	r3, [pc, #76]	; (80093cc <__sinit+0x68>)
 8009380:	4a13      	ldr	r2, [pc, #76]	; (80093d0 <__sinit+0x6c>)
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	62a2      	str	r2, [r4, #40]	; 0x28
 8009386:	42a3      	cmp	r3, r4
 8009388:	bf04      	itt	eq
 800938a:	2301      	moveq	r3, #1
 800938c:	61a3      	streq	r3, [r4, #24]
 800938e:	4620      	mov	r0, r4
 8009390:	f000 f820 	bl	80093d4 <__sfp>
 8009394:	6060      	str	r0, [r4, #4]
 8009396:	4620      	mov	r0, r4
 8009398:	f000 f81c 	bl	80093d4 <__sfp>
 800939c:	60a0      	str	r0, [r4, #8]
 800939e:	4620      	mov	r0, r4
 80093a0:	f000 f818 	bl	80093d4 <__sfp>
 80093a4:	2200      	movs	r2, #0
 80093a6:	60e0      	str	r0, [r4, #12]
 80093a8:	2104      	movs	r1, #4
 80093aa:	6860      	ldr	r0, [r4, #4]
 80093ac:	f7ff ff82 	bl	80092b4 <std>
 80093b0:	68a0      	ldr	r0, [r4, #8]
 80093b2:	2201      	movs	r2, #1
 80093b4:	2109      	movs	r1, #9
 80093b6:	f7ff ff7d 	bl	80092b4 <std>
 80093ba:	68e0      	ldr	r0, [r4, #12]
 80093bc:	2202      	movs	r2, #2
 80093be:	2112      	movs	r1, #18
 80093c0:	f7ff ff78 	bl	80092b4 <std>
 80093c4:	2301      	movs	r3, #1
 80093c6:	61a3      	str	r3, [r4, #24]
 80093c8:	e7d2      	b.n	8009370 <__sinit+0xc>
 80093ca:	bf00      	nop
 80093cc:	080098b4 	.word	0x080098b4
 80093d0:	080092fd 	.word	0x080092fd

080093d4 <__sfp>:
 80093d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093d6:	4607      	mov	r7, r0
 80093d8:	f7ff ffac 	bl	8009334 <__sfp_lock_acquire>
 80093dc:	4b1e      	ldr	r3, [pc, #120]	; (8009458 <__sfp+0x84>)
 80093de:	681e      	ldr	r6, [r3, #0]
 80093e0:	69b3      	ldr	r3, [r6, #24]
 80093e2:	b913      	cbnz	r3, 80093ea <__sfp+0x16>
 80093e4:	4630      	mov	r0, r6
 80093e6:	f7ff ffbd 	bl	8009364 <__sinit>
 80093ea:	3648      	adds	r6, #72	; 0x48
 80093ec:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80093f0:	3b01      	subs	r3, #1
 80093f2:	d503      	bpl.n	80093fc <__sfp+0x28>
 80093f4:	6833      	ldr	r3, [r6, #0]
 80093f6:	b30b      	cbz	r3, 800943c <__sfp+0x68>
 80093f8:	6836      	ldr	r6, [r6, #0]
 80093fa:	e7f7      	b.n	80093ec <__sfp+0x18>
 80093fc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009400:	b9d5      	cbnz	r5, 8009438 <__sfp+0x64>
 8009402:	4b16      	ldr	r3, [pc, #88]	; (800945c <__sfp+0x88>)
 8009404:	60e3      	str	r3, [r4, #12]
 8009406:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800940a:	6665      	str	r5, [r4, #100]	; 0x64
 800940c:	f000 f847 	bl	800949e <__retarget_lock_init_recursive>
 8009410:	f7ff ff96 	bl	8009340 <__sfp_lock_release>
 8009414:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009418:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800941c:	6025      	str	r5, [r4, #0]
 800941e:	61a5      	str	r5, [r4, #24]
 8009420:	2208      	movs	r2, #8
 8009422:	4629      	mov	r1, r5
 8009424:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009428:	f7fd fafa 	bl	8006a20 <memset>
 800942c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009430:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009434:	4620      	mov	r0, r4
 8009436:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009438:	3468      	adds	r4, #104	; 0x68
 800943a:	e7d9      	b.n	80093f0 <__sfp+0x1c>
 800943c:	2104      	movs	r1, #4
 800943e:	4638      	mov	r0, r7
 8009440:	f7ff ff62 	bl	8009308 <__sfmoreglue>
 8009444:	4604      	mov	r4, r0
 8009446:	6030      	str	r0, [r6, #0]
 8009448:	2800      	cmp	r0, #0
 800944a:	d1d5      	bne.n	80093f8 <__sfp+0x24>
 800944c:	f7ff ff78 	bl	8009340 <__sfp_lock_release>
 8009450:	230c      	movs	r3, #12
 8009452:	603b      	str	r3, [r7, #0]
 8009454:	e7ee      	b.n	8009434 <__sfp+0x60>
 8009456:	bf00      	nop
 8009458:	080098b4 	.word	0x080098b4
 800945c:	ffff0001 	.word	0xffff0001

08009460 <_fwalk_reent>:
 8009460:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009464:	4606      	mov	r6, r0
 8009466:	4688      	mov	r8, r1
 8009468:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800946c:	2700      	movs	r7, #0
 800946e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009472:	f1b9 0901 	subs.w	r9, r9, #1
 8009476:	d505      	bpl.n	8009484 <_fwalk_reent+0x24>
 8009478:	6824      	ldr	r4, [r4, #0]
 800947a:	2c00      	cmp	r4, #0
 800947c:	d1f7      	bne.n	800946e <_fwalk_reent+0xe>
 800947e:	4638      	mov	r0, r7
 8009480:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009484:	89ab      	ldrh	r3, [r5, #12]
 8009486:	2b01      	cmp	r3, #1
 8009488:	d907      	bls.n	800949a <_fwalk_reent+0x3a>
 800948a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800948e:	3301      	adds	r3, #1
 8009490:	d003      	beq.n	800949a <_fwalk_reent+0x3a>
 8009492:	4629      	mov	r1, r5
 8009494:	4630      	mov	r0, r6
 8009496:	47c0      	blx	r8
 8009498:	4307      	orrs	r7, r0
 800949a:	3568      	adds	r5, #104	; 0x68
 800949c:	e7e9      	b.n	8009472 <_fwalk_reent+0x12>

0800949e <__retarget_lock_init_recursive>:
 800949e:	4770      	bx	lr

080094a0 <__retarget_lock_acquire_recursive>:
 80094a0:	4770      	bx	lr

080094a2 <__retarget_lock_release_recursive>:
 80094a2:	4770      	bx	lr

080094a4 <__swhatbuf_r>:
 80094a4:	b570      	push	{r4, r5, r6, lr}
 80094a6:	460e      	mov	r6, r1
 80094a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80094ac:	2900      	cmp	r1, #0
 80094ae:	b096      	sub	sp, #88	; 0x58
 80094b0:	4614      	mov	r4, r2
 80094b2:	461d      	mov	r5, r3
 80094b4:	da07      	bge.n	80094c6 <__swhatbuf_r+0x22>
 80094b6:	2300      	movs	r3, #0
 80094b8:	602b      	str	r3, [r5, #0]
 80094ba:	89b3      	ldrh	r3, [r6, #12]
 80094bc:	061a      	lsls	r2, r3, #24
 80094be:	d410      	bmi.n	80094e2 <__swhatbuf_r+0x3e>
 80094c0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80094c4:	e00e      	b.n	80094e4 <__swhatbuf_r+0x40>
 80094c6:	466a      	mov	r2, sp
 80094c8:	f000 f902 	bl	80096d0 <_fstat_r>
 80094cc:	2800      	cmp	r0, #0
 80094ce:	dbf2      	blt.n	80094b6 <__swhatbuf_r+0x12>
 80094d0:	9a01      	ldr	r2, [sp, #4]
 80094d2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80094d6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80094da:	425a      	negs	r2, r3
 80094dc:	415a      	adcs	r2, r3
 80094de:	602a      	str	r2, [r5, #0]
 80094e0:	e7ee      	b.n	80094c0 <__swhatbuf_r+0x1c>
 80094e2:	2340      	movs	r3, #64	; 0x40
 80094e4:	2000      	movs	r0, #0
 80094e6:	6023      	str	r3, [r4, #0]
 80094e8:	b016      	add	sp, #88	; 0x58
 80094ea:	bd70      	pop	{r4, r5, r6, pc}

080094ec <__smakebuf_r>:
 80094ec:	898b      	ldrh	r3, [r1, #12]
 80094ee:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80094f0:	079d      	lsls	r5, r3, #30
 80094f2:	4606      	mov	r6, r0
 80094f4:	460c      	mov	r4, r1
 80094f6:	d507      	bpl.n	8009508 <__smakebuf_r+0x1c>
 80094f8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80094fc:	6023      	str	r3, [r4, #0]
 80094fe:	6123      	str	r3, [r4, #16]
 8009500:	2301      	movs	r3, #1
 8009502:	6163      	str	r3, [r4, #20]
 8009504:	b002      	add	sp, #8
 8009506:	bd70      	pop	{r4, r5, r6, pc}
 8009508:	ab01      	add	r3, sp, #4
 800950a:	466a      	mov	r2, sp
 800950c:	f7ff ffca 	bl	80094a4 <__swhatbuf_r>
 8009510:	9900      	ldr	r1, [sp, #0]
 8009512:	4605      	mov	r5, r0
 8009514:	4630      	mov	r0, r6
 8009516:	f7ff f987 	bl	8008828 <_malloc_r>
 800951a:	b948      	cbnz	r0, 8009530 <__smakebuf_r+0x44>
 800951c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009520:	059a      	lsls	r2, r3, #22
 8009522:	d4ef      	bmi.n	8009504 <__smakebuf_r+0x18>
 8009524:	f023 0303 	bic.w	r3, r3, #3
 8009528:	f043 0302 	orr.w	r3, r3, #2
 800952c:	81a3      	strh	r3, [r4, #12]
 800952e:	e7e3      	b.n	80094f8 <__smakebuf_r+0xc>
 8009530:	4b0d      	ldr	r3, [pc, #52]	; (8009568 <__smakebuf_r+0x7c>)
 8009532:	62b3      	str	r3, [r6, #40]	; 0x28
 8009534:	89a3      	ldrh	r3, [r4, #12]
 8009536:	6020      	str	r0, [r4, #0]
 8009538:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800953c:	81a3      	strh	r3, [r4, #12]
 800953e:	9b00      	ldr	r3, [sp, #0]
 8009540:	6163      	str	r3, [r4, #20]
 8009542:	9b01      	ldr	r3, [sp, #4]
 8009544:	6120      	str	r0, [r4, #16]
 8009546:	b15b      	cbz	r3, 8009560 <__smakebuf_r+0x74>
 8009548:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800954c:	4630      	mov	r0, r6
 800954e:	f000 f8d1 	bl	80096f4 <_isatty_r>
 8009552:	b128      	cbz	r0, 8009560 <__smakebuf_r+0x74>
 8009554:	89a3      	ldrh	r3, [r4, #12]
 8009556:	f023 0303 	bic.w	r3, r3, #3
 800955a:	f043 0301 	orr.w	r3, r3, #1
 800955e:	81a3      	strh	r3, [r4, #12]
 8009560:	89a0      	ldrh	r0, [r4, #12]
 8009562:	4305      	orrs	r5, r0
 8009564:	81a5      	strh	r5, [r4, #12]
 8009566:	e7cd      	b.n	8009504 <__smakebuf_r+0x18>
 8009568:	080092fd 	.word	0x080092fd

0800956c <_malloc_usable_size_r>:
 800956c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009570:	1f18      	subs	r0, r3, #4
 8009572:	2b00      	cmp	r3, #0
 8009574:	bfbc      	itt	lt
 8009576:	580b      	ldrlt	r3, [r1, r0]
 8009578:	18c0      	addlt	r0, r0, r3
 800957a:	4770      	bx	lr

0800957c <_raise_r>:
 800957c:	291f      	cmp	r1, #31
 800957e:	b538      	push	{r3, r4, r5, lr}
 8009580:	4604      	mov	r4, r0
 8009582:	460d      	mov	r5, r1
 8009584:	d904      	bls.n	8009590 <_raise_r+0x14>
 8009586:	2316      	movs	r3, #22
 8009588:	6003      	str	r3, [r0, #0]
 800958a:	f04f 30ff 	mov.w	r0, #4294967295
 800958e:	bd38      	pop	{r3, r4, r5, pc}
 8009590:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8009592:	b112      	cbz	r2, 800959a <_raise_r+0x1e>
 8009594:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009598:	b94b      	cbnz	r3, 80095ae <_raise_r+0x32>
 800959a:	4620      	mov	r0, r4
 800959c:	f000 f830 	bl	8009600 <_getpid_r>
 80095a0:	462a      	mov	r2, r5
 80095a2:	4601      	mov	r1, r0
 80095a4:	4620      	mov	r0, r4
 80095a6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80095aa:	f000 b817 	b.w	80095dc <_kill_r>
 80095ae:	2b01      	cmp	r3, #1
 80095b0:	d00a      	beq.n	80095c8 <_raise_r+0x4c>
 80095b2:	1c59      	adds	r1, r3, #1
 80095b4:	d103      	bne.n	80095be <_raise_r+0x42>
 80095b6:	2316      	movs	r3, #22
 80095b8:	6003      	str	r3, [r0, #0]
 80095ba:	2001      	movs	r0, #1
 80095bc:	e7e7      	b.n	800958e <_raise_r+0x12>
 80095be:	2400      	movs	r4, #0
 80095c0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80095c4:	4628      	mov	r0, r5
 80095c6:	4798      	blx	r3
 80095c8:	2000      	movs	r0, #0
 80095ca:	e7e0      	b.n	800958e <_raise_r+0x12>

080095cc <raise>:
 80095cc:	4b02      	ldr	r3, [pc, #8]	; (80095d8 <raise+0xc>)
 80095ce:	4601      	mov	r1, r0
 80095d0:	6818      	ldr	r0, [r3, #0]
 80095d2:	f7ff bfd3 	b.w	800957c <_raise_r>
 80095d6:	bf00      	nop
 80095d8:	2000000c 	.word	0x2000000c

080095dc <_kill_r>:
 80095dc:	b538      	push	{r3, r4, r5, lr}
 80095de:	4d07      	ldr	r5, [pc, #28]	; (80095fc <_kill_r+0x20>)
 80095e0:	2300      	movs	r3, #0
 80095e2:	4604      	mov	r4, r0
 80095e4:	4608      	mov	r0, r1
 80095e6:	4611      	mov	r1, r2
 80095e8:	602b      	str	r3, [r5, #0]
 80095ea:	f7f9 f8ff 	bl	80027ec <_kill>
 80095ee:	1c43      	adds	r3, r0, #1
 80095f0:	d102      	bne.n	80095f8 <_kill_r+0x1c>
 80095f2:	682b      	ldr	r3, [r5, #0]
 80095f4:	b103      	cbz	r3, 80095f8 <_kill_r+0x1c>
 80095f6:	6023      	str	r3, [r4, #0]
 80095f8:	bd38      	pop	{r3, r4, r5, pc}
 80095fa:	bf00      	nop
 80095fc:	200003b4 	.word	0x200003b4

08009600 <_getpid_r>:
 8009600:	f7f9 b8ec 	b.w	80027dc <_getpid>

08009604 <__sread>:
 8009604:	b510      	push	{r4, lr}
 8009606:	460c      	mov	r4, r1
 8009608:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800960c:	f000 f894 	bl	8009738 <_read_r>
 8009610:	2800      	cmp	r0, #0
 8009612:	bfab      	itete	ge
 8009614:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009616:	89a3      	ldrhlt	r3, [r4, #12]
 8009618:	181b      	addge	r3, r3, r0
 800961a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800961e:	bfac      	ite	ge
 8009620:	6563      	strge	r3, [r4, #84]	; 0x54
 8009622:	81a3      	strhlt	r3, [r4, #12]
 8009624:	bd10      	pop	{r4, pc}

08009626 <__swrite>:
 8009626:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800962a:	461f      	mov	r7, r3
 800962c:	898b      	ldrh	r3, [r1, #12]
 800962e:	05db      	lsls	r3, r3, #23
 8009630:	4605      	mov	r5, r0
 8009632:	460c      	mov	r4, r1
 8009634:	4616      	mov	r6, r2
 8009636:	d505      	bpl.n	8009644 <__swrite+0x1e>
 8009638:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800963c:	2302      	movs	r3, #2
 800963e:	2200      	movs	r2, #0
 8009640:	f000 f868 	bl	8009714 <_lseek_r>
 8009644:	89a3      	ldrh	r3, [r4, #12]
 8009646:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800964a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800964e:	81a3      	strh	r3, [r4, #12]
 8009650:	4632      	mov	r2, r6
 8009652:	463b      	mov	r3, r7
 8009654:	4628      	mov	r0, r5
 8009656:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800965a:	f000 b817 	b.w	800968c <_write_r>

0800965e <__sseek>:
 800965e:	b510      	push	{r4, lr}
 8009660:	460c      	mov	r4, r1
 8009662:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009666:	f000 f855 	bl	8009714 <_lseek_r>
 800966a:	1c43      	adds	r3, r0, #1
 800966c:	89a3      	ldrh	r3, [r4, #12]
 800966e:	bf15      	itete	ne
 8009670:	6560      	strne	r0, [r4, #84]	; 0x54
 8009672:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009676:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800967a:	81a3      	strheq	r3, [r4, #12]
 800967c:	bf18      	it	ne
 800967e:	81a3      	strhne	r3, [r4, #12]
 8009680:	bd10      	pop	{r4, pc}

08009682 <__sclose>:
 8009682:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009686:	f000 b813 	b.w	80096b0 <_close_r>
	...

0800968c <_write_r>:
 800968c:	b538      	push	{r3, r4, r5, lr}
 800968e:	4d07      	ldr	r5, [pc, #28]	; (80096ac <_write_r+0x20>)
 8009690:	4604      	mov	r4, r0
 8009692:	4608      	mov	r0, r1
 8009694:	4611      	mov	r1, r2
 8009696:	2200      	movs	r2, #0
 8009698:	602a      	str	r2, [r5, #0]
 800969a:	461a      	mov	r2, r3
 800969c:	f7f9 f8dd 	bl	800285a <_write>
 80096a0:	1c43      	adds	r3, r0, #1
 80096a2:	d102      	bne.n	80096aa <_write_r+0x1e>
 80096a4:	682b      	ldr	r3, [r5, #0]
 80096a6:	b103      	cbz	r3, 80096aa <_write_r+0x1e>
 80096a8:	6023      	str	r3, [r4, #0]
 80096aa:	bd38      	pop	{r3, r4, r5, pc}
 80096ac:	200003b4 	.word	0x200003b4

080096b0 <_close_r>:
 80096b0:	b538      	push	{r3, r4, r5, lr}
 80096b2:	4d06      	ldr	r5, [pc, #24]	; (80096cc <_close_r+0x1c>)
 80096b4:	2300      	movs	r3, #0
 80096b6:	4604      	mov	r4, r0
 80096b8:	4608      	mov	r0, r1
 80096ba:	602b      	str	r3, [r5, #0]
 80096bc:	f7f9 f8e9 	bl	8002892 <_close>
 80096c0:	1c43      	adds	r3, r0, #1
 80096c2:	d102      	bne.n	80096ca <_close_r+0x1a>
 80096c4:	682b      	ldr	r3, [r5, #0]
 80096c6:	b103      	cbz	r3, 80096ca <_close_r+0x1a>
 80096c8:	6023      	str	r3, [r4, #0]
 80096ca:	bd38      	pop	{r3, r4, r5, pc}
 80096cc:	200003b4 	.word	0x200003b4

080096d0 <_fstat_r>:
 80096d0:	b538      	push	{r3, r4, r5, lr}
 80096d2:	4d07      	ldr	r5, [pc, #28]	; (80096f0 <_fstat_r+0x20>)
 80096d4:	2300      	movs	r3, #0
 80096d6:	4604      	mov	r4, r0
 80096d8:	4608      	mov	r0, r1
 80096da:	4611      	mov	r1, r2
 80096dc:	602b      	str	r3, [r5, #0]
 80096de:	f7f9 f8e4 	bl	80028aa <_fstat>
 80096e2:	1c43      	adds	r3, r0, #1
 80096e4:	d102      	bne.n	80096ec <_fstat_r+0x1c>
 80096e6:	682b      	ldr	r3, [r5, #0]
 80096e8:	b103      	cbz	r3, 80096ec <_fstat_r+0x1c>
 80096ea:	6023      	str	r3, [r4, #0]
 80096ec:	bd38      	pop	{r3, r4, r5, pc}
 80096ee:	bf00      	nop
 80096f0:	200003b4 	.word	0x200003b4

080096f4 <_isatty_r>:
 80096f4:	b538      	push	{r3, r4, r5, lr}
 80096f6:	4d06      	ldr	r5, [pc, #24]	; (8009710 <_isatty_r+0x1c>)
 80096f8:	2300      	movs	r3, #0
 80096fa:	4604      	mov	r4, r0
 80096fc:	4608      	mov	r0, r1
 80096fe:	602b      	str	r3, [r5, #0]
 8009700:	f7f9 f8e3 	bl	80028ca <_isatty>
 8009704:	1c43      	adds	r3, r0, #1
 8009706:	d102      	bne.n	800970e <_isatty_r+0x1a>
 8009708:	682b      	ldr	r3, [r5, #0]
 800970a:	b103      	cbz	r3, 800970e <_isatty_r+0x1a>
 800970c:	6023      	str	r3, [r4, #0]
 800970e:	bd38      	pop	{r3, r4, r5, pc}
 8009710:	200003b4 	.word	0x200003b4

08009714 <_lseek_r>:
 8009714:	b538      	push	{r3, r4, r5, lr}
 8009716:	4d07      	ldr	r5, [pc, #28]	; (8009734 <_lseek_r+0x20>)
 8009718:	4604      	mov	r4, r0
 800971a:	4608      	mov	r0, r1
 800971c:	4611      	mov	r1, r2
 800971e:	2200      	movs	r2, #0
 8009720:	602a      	str	r2, [r5, #0]
 8009722:	461a      	mov	r2, r3
 8009724:	f7f9 f8dc 	bl	80028e0 <_lseek>
 8009728:	1c43      	adds	r3, r0, #1
 800972a:	d102      	bne.n	8009732 <_lseek_r+0x1e>
 800972c:	682b      	ldr	r3, [r5, #0]
 800972e:	b103      	cbz	r3, 8009732 <_lseek_r+0x1e>
 8009730:	6023      	str	r3, [r4, #0]
 8009732:	bd38      	pop	{r3, r4, r5, pc}
 8009734:	200003b4 	.word	0x200003b4

08009738 <_read_r>:
 8009738:	b538      	push	{r3, r4, r5, lr}
 800973a:	4d07      	ldr	r5, [pc, #28]	; (8009758 <_read_r+0x20>)
 800973c:	4604      	mov	r4, r0
 800973e:	4608      	mov	r0, r1
 8009740:	4611      	mov	r1, r2
 8009742:	2200      	movs	r2, #0
 8009744:	602a      	str	r2, [r5, #0]
 8009746:	461a      	mov	r2, r3
 8009748:	f7f9 f86a 	bl	8002820 <_read>
 800974c:	1c43      	adds	r3, r0, #1
 800974e:	d102      	bne.n	8009756 <_read_r+0x1e>
 8009750:	682b      	ldr	r3, [r5, #0]
 8009752:	b103      	cbz	r3, 8009756 <_read_r+0x1e>
 8009754:	6023      	str	r3, [r4, #0]
 8009756:	bd38      	pop	{r3, r4, r5, pc}
 8009758:	200003b4 	.word	0x200003b4
 800975c:	00000000 	.word	0x00000000

08009760 <floor>:
 8009760:	ec51 0b10 	vmov	r0, r1, d0
 8009764:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009768:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800976c:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8009770:	2e13      	cmp	r6, #19
 8009772:	ee10 5a10 	vmov	r5, s0
 8009776:	ee10 8a10 	vmov	r8, s0
 800977a:	460c      	mov	r4, r1
 800977c:	dc32      	bgt.n	80097e4 <floor+0x84>
 800977e:	2e00      	cmp	r6, #0
 8009780:	da14      	bge.n	80097ac <floor+0x4c>
 8009782:	a333      	add	r3, pc, #204	; (adr r3, 8009850 <floor+0xf0>)
 8009784:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009788:	f7f6 fd88 	bl	800029c <__adddf3>
 800978c:	2200      	movs	r2, #0
 800978e:	2300      	movs	r3, #0
 8009790:	f7f7 f9ca 	bl	8000b28 <__aeabi_dcmpgt>
 8009794:	b138      	cbz	r0, 80097a6 <floor+0x46>
 8009796:	2c00      	cmp	r4, #0
 8009798:	da57      	bge.n	800984a <floor+0xea>
 800979a:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800979e:	431d      	orrs	r5, r3
 80097a0:	d001      	beq.n	80097a6 <floor+0x46>
 80097a2:	4c2d      	ldr	r4, [pc, #180]	; (8009858 <floor+0xf8>)
 80097a4:	2500      	movs	r5, #0
 80097a6:	4621      	mov	r1, r4
 80097a8:	4628      	mov	r0, r5
 80097aa:	e025      	b.n	80097f8 <floor+0x98>
 80097ac:	4f2b      	ldr	r7, [pc, #172]	; (800985c <floor+0xfc>)
 80097ae:	4137      	asrs	r7, r6
 80097b0:	ea01 0307 	and.w	r3, r1, r7
 80097b4:	4303      	orrs	r3, r0
 80097b6:	d01f      	beq.n	80097f8 <floor+0x98>
 80097b8:	a325      	add	r3, pc, #148	; (adr r3, 8009850 <floor+0xf0>)
 80097ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097be:	f7f6 fd6d 	bl	800029c <__adddf3>
 80097c2:	2200      	movs	r2, #0
 80097c4:	2300      	movs	r3, #0
 80097c6:	f7f7 f9af 	bl	8000b28 <__aeabi_dcmpgt>
 80097ca:	2800      	cmp	r0, #0
 80097cc:	d0eb      	beq.n	80097a6 <floor+0x46>
 80097ce:	2c00      	cmp	r4, #0
 80097d0:	bfbe      	ittt	lt
 80097d2:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 80097d6:	fa43 f606 	asrlt.w	r6, r3, r6
 80097da:	19a4      	addlt	r4, r4, r6
 80097dc:	ea24 0407 	bic.w	r4, r4, r7
 80097e0:	2500      	movs	r5, #0
 80097e2:	e7e0      	b.n	80097a6 <floor+0x46>
 80097e4:	2e33      	cmp	r6, #51	; 0x33
 80097e6:	dd0b      	ble.n	8009800 <floor+0xa0>
 80097e8:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 80097ec:	d104      	bne.n	80097f8 <floor+0x98>
 80097ee:	ee10 2a10 	vmov	r2, s0
 80097f2:	460b      	mov	r3, r1
 80097f4:	f7f6 fd52 	bl	800029c <__adddf3>
 80097f8:	ec41 0b10 	vmov	d0, r0, r1
 80097fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009800:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8009804:	f04f 33ff 	mov.w	r3, #4294967295
 8009808:	fa23 f707 	lsr.w	r7, r3, r7
 800980c:	4207      	tst	r7, r0
 800980e:	d0f3      	beq.n	80097f8 <floor+0x98>
 8009810:	a30f      	add	r3, pc, #60	; (adr r3, 8009850 <floor+0xf0>)
 8009812:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009816:	f7f6 fd41 	bl	800029c <__adddf3>
 800981a:	2200      	movs	r2, #0
 800981c:	2300      	movs	r3, #0
 800981e:	f7f7 f983 	bl	8000b28 <__aeabi_dcmpgt>
 8009822:	2800      	cmp	r0, #0
 8009824:	d0bf      	beq.n	80097a6 <floor+0x46>
 8009826:	2c00      	cmp	r4, #0
 8009828:	da02      	bge.n	8009830 <floor+0xd0>
 800982a:	2e14      	cmp	r6, #20
 800982c:	d103      	bne.n	8009836 <floor+0xd6>
 800982e:	3401      	adds	r4, #1
 8009830:	ea25 0507 	bic.w	r5, r5, r7
 8009834:	e7b7      	b.n	80097a6 <floor+0x46>
 8009836:	2301      	movs	r3, #1
 8009838:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800983c:	fa03 f606 	lsl.w	r6, r3, r6
 8009840:	4435      	add	r5, r6
 8009842:	4545      	cmp	r5, r8
 8009844:	bf38      	it	cc
 8009846:	18e4      	addcc	r4, r4, r3
 8009848:	e7f2      	b.n	8009830 <floor+0xd0>
 800984a:	2500      	movs	r5, #0
 800984c:	462c      	mov	r4, r5
 800984e:	e7aa      	b.n	80097a6 <floor+0x46>
 8009850:	8800759c 	.word	0x8800759c
 8009854:	7e37e43c 	.word	0x7e37e43c
 8009858:	bff00000 	.word	0xbff00000
 800985c:	000fffff 	.word	0x000fffff

08009860 <_init>:
 8009860:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009862:	bf00      	nop
 8009864:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009866:	bc08      	pop	{r3}
 8009868:	469e      	mov	lr, r3
 800986a:	4770      	bx	lr

0800986c <_fini>:
 800986c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800986e:	bf00      	nop
 8009870:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009872:	bc08      	pop	{r3}
 8009874:	469e      	mov	lr, r3
 8009876:	4770      	bx	lr
