
Weather_Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ac8c  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002b7c  0800ada0  0800ada0  0001ada0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d91c  0800d91c  000201f0  2**0
                  CONTENTS
  4 .ARM          00000000  0800d91c  0800d91c  000201f0  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800d91c  0800d91c  000201f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d91c  0800d91c  0001d91c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d920  0800d920  0001d920  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f0  20000000  0800d924  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000684  200001f0  0800db14  000201f0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000874  0800db14  00020874  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201f0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019cfb  00000000  00000000  00020219  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003e3b  00000000  00000000  00039f14  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000015d0  00000000  00000000  0003dd50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000013e0  00000000  00000000  0003f320  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001bbc0  00000000  00000000  00040700  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b9e8  00000000  00000000  0005c2c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00096b0e  00000000  00000000  00077ca8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0010e7b6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006ad8  00000000  00000000  0010e80c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001f0 	.word	0x200001f0
 800012c:	00000000 	.word	0x00000000
 8000130:	0800ad84 	.word	0x0800ad84

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001f4 	.word	0x200001f4
 800014c:	0800ad84 	.word	0x0800ad84

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b084      	sub	sp, #16
 8000b2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000b2e:	1d3b      	adds	r3, r7, #4
 8000b30:	2200      	movs	r2, #0
 8000b32:	601a      	str	r2, [r3, #0]
 8000b34:	605a      	str	r2, [r3, #4]
 8000b36:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8000b38:	4b18      	ldr	r3, [pc, #96]	; (8000b9c <MX_ADC1_Init+0x74>)
 8000b3a:	4a19      	ldr	r2, [pc, #100]	; (8000ba0 <MX_ADC1_Init+0x78>)
 8000b3c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000b3e:	4b17      	ldr	r3, [pc, #92]	; (8000b9c <MX_ADC1_Init+0x74>)
 8000b40:	2200      	movs	r2, #0
 8000b42:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000b44:	4b15      	ldr	r3, [pc, #84]	; (8000b9c <MX_ADC1_Init+0x74>)
 8000b46:	2201      	movs	r2, #1
 8000b48:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000b4a:	4b14      	ldr	r3, [pc, #80]	; (8000b9c <MX_ADC1_Init+0x74>)
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000b50:	4b12      	ldr	r3, [pc, #72]	; (8000b9c <MX_ADC1_Init+0x74>)
 8000b52:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8000b56:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000b58:	4b10      	ldr	r3, [pc, #64]	; (8000b9c <MX_ADC1_Init+0x74>)
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000b5e:	4b0f      	ldr	r3, [pc, #60]	; (8000b9c <MX_ADC1_Init+0x74>)
 8000b60:	2201      	movs	r2, #1
 8000b62:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000b64:	480d      	ldr	r0, [pc, #52]	; (8000b9c <MX_ADC1_Init+0x74>)
 8000b66:	f002 fd69 	bl	800363c <HAL_ADC_Init>
 8000b6a:	4603      	mov	r3, r0
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	d001      	beq.n	8000b74 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000b70:	f001 fb73 	bl	800225a <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000b74:	2301      	movs	r3, #1
 8000b76:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000b78:	2301      	movs	r3, #1
 8000b7a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8000b7c:	2307      	movs	r3, #7
 8000b7e:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000b80:	1d3b      	adds	r3, r7, #4
 8000b82:	4619      	mov	r1, r3
 8000b84:	4805      	ldr	r0, [pc, #20]	; (8000b9c <MX_ADC1_Init+0x74>)
 8000b86:	f002 fff7 	bl	8003b78 <HAL_ADC_ConfigChannel>
 8000b8a:	4603      	mov	r3, r0
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d001      	beq.n	8000b94 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000b90:	f001 fb63 	bl	800225a <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000b94:	bf00      	nop
 8000b96:	3710      	adds	r7, #16
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	bd80      	pop	{r7, pc}
 8000b9c:	200002cc 	.word	0x200002cc
 8000ba0:	40012400 	.word	0x40012400

08000ba4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b088      	sub	sp, #32
 8000ba8:	af00      	add	r7, sp, #0
 8000baa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bac:	f107 0310 	add.w	r3, r7, #16
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	601a      	str	r2, [r3, #0]
 8000bb4:	605a      	str	r2, [r3, #4]
 8000bb6:	609a      	str	r2, [r3, #8]
 8000bb8:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	4a2c      	ldr	r2, [pc, #176]	; (8000c70 <HAL_ADC_MspInit+0xcc>)
 8000bc0:	4293      	cmp	r3, r2
 8000bc2:	d151      	bne.n	8000c68 <HAL_ADC_MspInit+0xc4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000bc4:	4b2b      	ldr	r3, [pc, #172]	; (8000c74 <HAL_ADC_MspInit+0xd0>)
 8000bc6:	699b      	ldr	r3, [r3, #24]
 8000bc8:	4a2a      	ldr	r2, [pc, #168]	; (8000c74 <HAL_ADC_MspInit+0xd0>)
 8000bca:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000bce:	6193      	str	r3, [r2, #24]
 8000bd0:	4b28      	ldr	r3, [pc, #160]	; (8000c74 <HAL_ADC_MspInit+0xd0>)
 8000bd2:	699b      	ldr	r3, [r3, #24]
 8000bd4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000bd8:	60fb      	str	r3, [r7, #12]
 8000bda:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bdc:	4b25      	ldr	r3, [pc, #148]	; (8000c74 <HAL_ADC_MspInit+0xd0>)
 8000bde:	699b      	ldr	r3, [r3, #24]
 8000be0:	4a24      	ldr	r2, [pc, #144]	; (8000c74 <HAL_ADC_MspInit+0xd0>)
 8000be2:	f043 0304 	orr.w	r3, r3, #4
 8000be6:	6193      	str	r3, [r2, #24]
 8000be8:	4b22      	ldr	r3, [pc, #136]	; (8000c74 <HAL_ADC_MspInit+0xd0>)
 8000bea:	699b      	ldr	r3, [r3, #24]
 8000bec:	f003 0304 	and.w	r3, r3, #4
 8000bf0:	60bb      	str	r3, [r7, #8]
 8000bf2:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000bf4:	2302      	movs	r3, #2
 8000bf6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000bf8:	2303      	movs	r3, #3
 8000bfa:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bfc:	f107 0310 	add.w	r3, r7, #16
 8000c00:	4619      	mov	r1, r3
 8000c02:	481d      	ldr	r0, [pc, #116]	; (8000c78 <HAL_ADC_MspInit+0xd4>)
 8000c04:	f003 fd64 	bl	80046d0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000c08:	4b1c      	ldr	r3, [pc, #112]	; (8000c7c <HAL_ADC_MspInit+0xd8>)
 8000c0a:	4a1d      	ldr	r2, [pc, #116]	; (8000c80 <HAL_ADC_MspInit+0xdc>)
 8000c0c:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000c0e:	4b1b      	ldr	r3, [pc, #108]	; (8000c7c <HAL_ADC_MspInit+0xd8>)
 8000c10:	2200      	movs	r2, #0
 8000c12:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000c14:	4b19      	ldr	r3, [pc, #100]	; (8000c7c <HAL_ADC_MspInit+0xd8>)
 8000c16:	2200      	movs	r2, #0
 8000c18:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000c1a:	4b18      	ldr	r3, [pc, #96]	; (8000c7c <HAL_ADC_MspInit+0xd8>)
 8000c1c:	2280      	movs	r2, #128	; 0x80
 8000c1e:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000c20:	4b16      	ldr	r3, [pc, #88]	; (8000c7c <HAL_ADC_MspInit+0xd8>)
 8000c22:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000c26:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000c28:	4b14      	ldr	r3, [pc, #80]	; (8000c7c <HAL_ADC_MspInit+0xd8>)
 8000c2a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000c2e:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000c30:	4b12      	ldr	r3, [pc, #72]	; (8000c7c <HAL_ADC_MspInit+0xd8>)
 8000c32:	2220      	movs	r2, #32
 8000c34:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000c36:	4b11      	ldr	r3, [pc, #68]	; (8000c7c <HAL_ADC_MspInit+0xd8>)
 8000c38:	2200      	movs	r2, #0
 8000c3a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000c3c:	480f      	ldr	r0, [pc, #60]	; (8000c7c <HAL_ADC_MspInit+0xd8>)
 8000c3e:	f003 faa9 	bl	8004194 <HAL_DMA_Init>
 8000c42:	4603      	mov	r3, r0
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	d001      	beq.n	8000c4c <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 8000c48:	f001 fb07 	bl	800225a <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	4a0b      	ldr	r2, [pc, #44]	; (8000c7c <HAL_ADC_MspInit+0xd8>)
 8000c50:	621a      	str	r2, [r3, #32]
 8000c52:	4a0a      	ldr	r2, [pc, #40]	; (8000c7c <HAL_ADC_MspInit+0xd8>)
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	6253      	str	r3, [r2, #36]	; 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8000c58:	2200      	movs	r2, #0
 8000c5a:	2100      	movs	r1, #0
 8000c5c:	2012      	movs	r0, #18
 8000c5e:	f003 fa56 	bl	800410e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8000c62:	2012      	movs	r0, #18
 8000c64:	f003 fa6f 	bl	8004146 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000c68:	bf00      	nop
 8000c6a:	3720      	adds	r7, #32
 8000c6c:	46bd      	mov	sp, r7
 8000c6e:	bd80      	pop	{r7, pc}
 8000c70:	40012400 	.word	0x40012400
 8000c74:	40021000 	.word	0x40021000
 8000c78:	40010800 	.word	0x40010800
 8000c7c:	200002fc 	.word	0x200002fc
 8000c80:	40020008 	.word	0x40020008

08000c84 <bmp280_Read>:
#include "bmp280.h"
#include "i2c.h"
#include "usart.h"

uint8_t bmp280_Read(uint8_t addr)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b086      	sub	sp, #24
 8000c88:	af02      	add	r7, sp, #8
 8000c8a:	4603      	mov	r3, r0
 8000c8c:	71fb      	strb	r3, [r7, #7]
	uint8_t ret = 255, isok = 0;
 8000c8e:	23ff      	movs	r3, #255	; 0xff
 8000c90:	73bb      	strb	r3, [r7, #14]
 8000c92:	2300      	movs	r3, #0
 8000c94:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Master_Transmit(&hi2c1, BMP280_ADDR, &addr, 1, 10);
 8000c96:	1dfa      	adds	r2, r7, #7
 8000c98:	230a      	movs	r3, #10
 8000c9a:	9300      	str	r3, [sp, #0]
 8000c9c:	2301      	movs	r3, #1
 8000c9e:	21ec      	movs	r1, #236	; 0xec
 8000ca0:	480d      	ldr	r0, [pc, #52]	; (8000cd8 <bmp280_Read+0x54>)
 8000ca2:	f004 f82f 	bl	8004d04 <HAL_I2C_Master_Transmit>
	isok = HAL_I2C_Master_Receive(&hi2c1, BMP280_ADDR, &ret, 1, 10);
 8000ca6:	f107 020e 	add.w	r2, r7, #14
 8000caa:	230a      	movs	r3, #10
 8000cac:	9300      	str	r3, [sp, #0]
 8000cae:	2301      	movs	r3, #1
 8000cb0:	21ec      	movs	r1, #236	; 0xec
 8000cb2:	4809      	ldr	r0, [pc, #36]	; (8000cd8 <bmp280_Read+0x54>)
 8000cb4:	f004 f924 	bl	8004f00 <HAL_I2C_Master_Receive>
 8000cb8:	4603      	mov	r3, r0
 8000cba:	73fb      	strb	r3, [r7, #15]
	if (isok != 0)
 8000cbc:	7bfb      	ldrb	r3, [r7, #15]
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d005      	beq.n	8000cce <bmp280_Read+0x4a>
		return HAL_I2C_GetError(&hi2c1);
 8000cc2:	4805      	ldr	r0, [pc, #20]	; (8000cd8 <bmp280_Read+0x54>)
 8000cc4:	f004 fb7c 	bl	80053c0 <HAL_I2C_GetError>
 8000cc8:	4603      	mov	r3, r0
 8000cca:	b2db      	uxtb	r3, r3
 8000ccc:	e000      	b.n	8000cd0 <bmp280_Read+0x4c>
	return ret;
 8000cce:	7bbb      	ldrb	r3, [r7, #14]
}
 8000cd0:	4618      	mov	r0, r3
 8000cd2:	3710      	adds	r7, #16
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	bd80      	pop	{r7, pc}
 8000cd8:	20000384 	.word	0x20000384

08000cdc <bmp280_Write>:

void bmp280_Write(uint8_t addr, uint8_t dat)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b086      	sub	sp, #24
 8000ce0:	af02      	add	r7, sp, #8
 8000ce2:	4603      	mov	r3, r0
 8000ce4:	460a      	mov	r2, r1
 8000ce6:	71fb      	strb	r3, [r7, #7]
 8000ce8:	4613      	mov	r3, r2
 8000cea:	71bb      	strb	r3, [r7, #6]
	uint8_t mydat[2] = {addr, dat};
 8000cec:	79fb      	ldrb	r3, [r7, #7]
 8000cee:	733b      	strb	r3, [r7, #12]
 8000cf0:	79bb      	ldrb	r3, [r7, #6]
 8000cf2:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, BMP280_ADDR, mydat, 2, 10);
 8000cf4:	f107 020c 	add.w	r2, r7, #12
 8000cf8:	230a      	movs	r3, #10
 8000cfa:	9300      	str	r3, [sp, #0]
 8000cfc:	2302      	movs	r3, #2
 8000cfe:	21ec      	movs	r1, #236	; 0xec
 8000d00:	4803      	ldr	r0, [pc, #12]	; (8000d10 <bmp280_Write+0x34>)
 8000d02:	f003 ffff 	bl	8004d04 <HAL_I2C_Master_Transmit>
}
 8000d06:	bf00      	nop
 8000d08:	3710      	adds	r7, #16
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	bd80      	pop	{r7, pc}
 8000d0e:	bf00      	nop
 8000d10:	20000384 	.word	0x20000384

08000d14 <bmp280_init>:
int16_t dig_P7 = 0;
int16_t dig_P8 = 0;
int16_t dig_P9 = 0;

void bmp280_init(void)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b082      	sub	sp, #8
 8000d18:	af00      	add	r7, sp, #0
	uint8_t lsb = 0, msb = 0;
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	71fb      	strb	r3, [r7, #7]
 8000d1e:	2300      	movs	r3, #0
 8000d20:	71bb      	strb	r3, [r7, #6]
	//复位BMP280
	bmp280_Write(BMP280_RESET_REG, BMP280_RESET_VALUE);
 8000d22:	21b6      	movs	r1, #182	; 0xb6
 8000d24:	20e0      	movs	r0, #224	; 0xe0
 8000d26:	f7ff ffd9 	bl	8000cdc <bmp280_Write>
	HAL_Delay(1);
 8000d2a:	2001      	movs	r0, #1
 8000d2c:	f002 fc62 	bl	80035f4 <HAL_Delay>
	//获取CHIP IP
	chipid = bmp280_Read(BMP280_CHIPID_REG);
 8000d30:	20d0      	movs	r0, #208	; 0xd0
 8000d32:	f7ff ffa7 	bl	8000c84 <bmp280_Read>
 8000d36:	4603      	mov	r3, r0
 8000d38:	461a      	mov	r2, r3
 8000d3a:	4b7a      	ldr	r3, [pc, #488]	; (8000f24 <bmp280_init+0x210>)
 8000d3c:	701a      	strb	r2, [r3, #0]
	//设置数据精度
	bmp280_Write(BMP280_CTRLMEAS_REG, 0xff);
 8000d3e:	21ff      	movs	r1, #255	; 0xff
 8000d40:	20f4      	movs	r0, #244	; 0xf4
 8000d42:	f7ff ffcb 	bl	8000cdc <bmp280_Write>
	//设置采样时间
	bmp280_Write(BMP280_CONFIG_REG, 0x20);
 8000d46:	2120      	movs	r1, #32
 8000d48:	20f5      	movs	r0, #245	; 0xf5
 8000d4a:	f7ff ffc7 	bl	8000cdc <bmp280_Write>

	//读取补偿值 dig_XX
	lsb = bmp280_Read(BMP280_DIG_T1_LSB_REG);
 8000d4e:	2088      	movs	r0, #136	; 0x88
 8000d50:	f7ff ff98 	bl	8000c84 <bmp280_Read>
 8000d54:	4603      	mov	r3, r0
 8000d56:	71fb      	strb	r3, [r7, #7]
	msb = bmp280_Read(BMP280_DIG_T1_MSB_REG);
 8000d58:	2089      	movs	r0, #137	; 0x89
 8000d5a:	f7ff ff93 	bl	8000c84 <bmp280_Read>
 8000d5e:	4603      	mov	r3, r0
 8000d60:	71bb      	strb	r3, [r7, #6]
	dig_T1 = msb << 8 | lsb;
 8000d62:	79bb      	ldrb	r3, [r7, #6]
 8000d64:	021b      	lsls	r3, r3, #8
 8000d66:	b21a      	sxth	r2, r3
 8000d68:	79fb      	ldrb	r3, [r7, #7]
 8000d6a:	b21b      	sxth	r3, r3
 8000d6c:	4313      	orrs	r3, r2
 8000d6e:	b21b      	sxth	r3, r3
 8000d70:	b29a      	uxth	r2, r3
 8000d72:	4b6d      	ldr	r3, [pc, #436]	; (8000f28 <bmp280_init+0x214>)
 8000d74:	801a      	strh	r2, [r3, #0]

	lsb = bmp280_Read(BMP280_DIG_T2_LSB_REG);
 8000d76:	208a      	movs	r0, #138	; 0x8a
 8000d78:	f7ff ff84 	bl	8000c84 <bmp280_Read>
 8000d7c:	4603      	mov	r3, r0
 8000d7e:	71fb      	strb	r3, [r7, #7]
	msb = bmp280_Read(BMP280_DIG_T2_MSB_REG);
 8000d80:	208b      	movs	r0, #139	; 0x8b
 8000d82:	f7ff ff7f 	bl	8000c84 <bmp280_Read>
 8000d86:	4603      	mov	r3, r0
 8000d88:	71bb      	strb	r3, [r7, #6]
	dig_T2 = msb << 8 | lsb;
 8000d8a:	79bb      	ldrb	r3, [r7, #6]
 8000d8c:	021b      	lsls	r3, r3, #8
 8000d8e:	b21a      	sxth	r2, r3
 8000d90:	79fb      	ldrb	r3, [r7, #7]
 8000d92:	b21b      	sxth	r3, r3
 8000d94:	4313      	orrs	r3, r2
 8000d96:	b21a      	sxth	r2, r3
 8000d98:	4b64      	ldr	r3, [pc, #400]	; (8000f2c <bmp280_init+0x218>)
 8000d9a:	801a      	strh	r2, [r3, #0]

	lsb = bmp280_Read(BMP280_DIG_T3_LSB_REG);
 8000d9c:	208c      	movs	r0, #140	; 0x8c
 8000d9e:	f7ff ff71 	bl	8000c84 <bmp280_Read>
 8000da2:	4603      	mov	r3, r0
 8000da4:	71fb      	strb	r3, [r7, #7]
	msb = bmp280_Read(BMP280_DIG_T3_MSB_REG);
 8000da6:	208d      	movs	r0, #141	; 0x8d
 8000da8:	f7ff ff6c 	bl	8000c84 <bmp280_Read>
 8000dac:	4603      	mov	r3, r0
 8000dae:	71bb      	strb	r3, [r7, #6]
	dig_T3 = msb << 8 | lsb;
 8000db0:	79bb      	ldrb	r3, [r7, #6]
 8000db2:	021b      	lsls	r3, r3, #8
 8000db4:	b21a      	sxth	r2, r3
 8000db6:	79fb      	ldrb	r3, [r7, #7]
 8000db8:	b21b      	sxth	r3, r3
 8000dba:	4313      	orrs	r3, r2
 8000dbc:	b21a      	sxth	r2, r3
 8000dbe:	4b5c      	ldr	r3, [pc, #368]	; (8000f30 <bmp280_init+0x21c>)
 8000dc0:	801a      	strh	r2, [r3, #0]

	lsb = bmp280_Read(BMP280_DIG_P1_LSB_REG);
 8000dc2:	208e      	movs	r0, #142	; 0x8e
 8000dc4:	f7ff ff5e 	bl	8000c84 <bmp280_Read>
 8000dc8:	4603      	mov	r3, r0
 8000dca:	71fb      	strb	r3, [r7, #7]
	msb = bmp280_Read(BMP280_DIG_P1_MSB_REG);
 8000dcc:	208f      	movs	r0, #143	; 0x8f
 8000dce:	f7ff ff59 	bl	8000c84 <bmp280_Read>
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	71bb      	strb	r3, [r7, #6]
	dig_P1 = msb << 8 | lsb;
 8000dd6:	79bb      	ldrb	r3, [r7, #6]
 8000dd8:	021b      	lsls	r3, r3, #8
 8000dda:	b21a      	sxth	r2, r3
 8000ddc:	79fb      	ldrb	r3, [r7, #7]
 8000dde:	b21b      	sxth	r3, r3
 8000de0:	4313      	orrs	r3, r2
 8000de2:	b21b      	sxth	r3, r3
 8000de4:	b29a      	uxth	r2, r3
 8000de6:	4b53      	ldr	r3, [pc, #332]	; (8000f34 <bmp280_init+0x220>)
 8000de8:	801a      	strh	r2, [r3, #0]
	lsb = bmp280_Read(BMP280_DIG_P2_LSB_REG);
 8000dea:	2090      	movs	r0, #144	; 0x90
 8000dec:	f7ff ff4a 	bl	8000c84 <bmp280_Read>
 8000df0:	4603      	mov	r3, r0
 8000df2:	71fb      	strb	r3, [r7, #7]
	msb = bmp280_Read(BMP280_DIG_P2_MSB_REG);
 8000df4:	2091      	movs	r0, #145	; 0x91
 8000df6:	f7ff ff45 	bl	8000c84 <bmp280_Read>
 8000dfa:	4603      	mov	r3, r0
 8000dfc:	71bb      	strb	r3, [r7, #6]
	dig_P2 = msb << 8 | lsb;
 8000dfe:	79bb      	ldrb	r3, [r7, #6]
 8000e00:	021b      	lsls	r3, r3, #8
 8000e02:	b21a      	sxth	r2, r3
 8000e04:	79fb      	ldrb	r3, [r7, #7]
 8000e06:	b21b      	sxth	r3, r3
 8000e08:	4313      	orrs	r3, r2
 8000e0a:	b21a      	sxth	r2, r3
 8000e0c:	4b4a      	ldr	r3, [pc, #296]	; (8000f38 <bmp280_init+0x224>)
 8000e0e:	801a      	strh	r2, [r3, #0]
	lsb = bmp280_Read(BMP280_DIG_P3_LSB_REG);
 8000e10:	2092      	movs	r0, #146	; 0x92
 8000e12:	f7ff ff37 	bl	8000c84 <bmp280_Read>
 8000e16:	4603      	mov	r3, r0
 8000e18:	71fb      	strb	r3, [r7, #7]
	msb = bmp280_Read(BMP280_DIG_P3_MSB_REG);
 8000e1a:	2093      	movs	r0, #147	; 0x93
 8000e1c:	f7ff ff32 	bl	8000c84 <bmp280_Read>
 8000e20:	4603      	mov	r3, r0
 8000e22:	71bb      	strb	r3, [r7, #6]
	dig_P3 = msb << 8 | lsb;
 8000e24:	79bb      	ldrb	r3, [r7, #6]
 8000e26:	021b      	lsls	r3, r3, #8
 8000e28:	b21a      	sxth	r2, r3
 8000e2a:	79fb      	ldrb	r3, [r7, #7]
 8000e2c:	b21b      	sxth	r3, r3
 8000e2e:	4313      	orrs	r3, r2
 8000e30:	b21a      	sxth	r2, r3
 8000e32:	4b42      	ldr	r3, [pc, #264]	; (8000f3c <bmp280_init+0x228>)
 8000e34:	801a      	strh	r2, [r3, #0]
	lsb = bmp280_Read(BMP280_DIG_P4_LSB_REG);
 8000e36:	2094      	movs	r0, #148	; 0x94
 8000e38:	f7ff ff24 	bl	8000c84 <bmp280_Read>
 8000e3c:	4603      	mov	r3, r0
 8000e3e:	71fb      	strb	r3, [r7, #7]
	msb = bmp280_Read(BMP280_DIG_P4_MSB_REG);
 8000e40:	2095      	movs	r0, #149	; 0x95
 8000e42:	f7ff ff1f 	bl	8000c84 <bmp280_Read>
 8000e46:	4603      	mov	r3, r0
 8000e48:	71bb      	strb	r3, [r7, #6]
	dig_P4 = msb << 8 | lsb;
 8000e4a:	79bb      	ldrb	r3, [r7, #6]
 8000e4c:	021b      	lsls	r3, r3, #8
 8000e4e:	b21a      	sxth	r2, r3
 8000e50:	79fb      	ldrb	r3, [r7, #7]
 8000e52:	b21b      	sxth	r3, r3
 8000e54:	4313      	orrs	r3, r2
 8000e56:	b21a      	sxth	r2, r3
 8000e58:	4b39      	ldr	r3, [pc, #228]	; (8000f40 <bmp280_init+0x22c>)
 8000e5a:	801a      	strh	r2, [r3, #0]
	lsb = bmp280_Read(BMP280_DIG_P5_LSB_REG);
 8000e5c:	2096      	movs	r0, #150	; 0x96
 8000e5e:	f7ff ff11 	bl	8000c84 <bmp280_Read>
 8000e62:	4603      	mov	r3, r0
 8000e64:	71fb      	strb	r3, [r7, #7]
	msb = bmp280_Read(BMP280_DIG_P5_MSB_REG);
 8000e66:	2097      	movs	r0, #151	; 0x97
 8000e68:	f7ff ff0c 	bl	8000c84 <bmp280_Read>
 8000e6c:	4603      	mov	r3, r0
 8000e6e:	71bb      	strb	r3, [r7, #6]
	dig_P5 = msb << 8 | lsb;
 8000e70:	79bb      	ldrb	r3, [r7, #6]
 8000e72:	021b      	lsls	r3, r3, #8
 8000e74:	b21a      	sxth	r2, r3
 8000e76:	79fb      	ldrb	r3, [r7, #7]
 8000e78:	b21b      	sxth	r3, r3
 8000e7a:	4313      	orrs	r3, r2
 8000e7c:	b21a      	sxth	r2, r3
 8000e7e:	4b31      	ldr	r3, [pc, #196]	; (8000f44 <bmp280_init+0x230>)
 8000e80:	801a      	strh	r2, [r3, #0]
	lsb = bmp280_Read(BMP280_DIG_P6_LSB_REG);
 8000e82:	2098      	movs	r0, #152	; 0x98
 8000e84:	f7ff fefe 	bl	8000c84 <bmp280_Read>
 8000e88:	4603      	mov	r3, r0
 8000e8a:	71fb      	strb	r3, [r7, #7]
	msb = bmp280_Read(BMP280_DIG_P6_MSB_REG);
 8000e8c:	2099      	movs	r0, #153	; 0x99
 8000e8e:	f7ff fef9 	bl	8000c84 <bmp280_Read>
 8000e92:	4603      	mov	r3, r0
 8000e94:	71bb      	strb	r3, [r7, #6]
	dig_P6 = msb << 8 | lsb;
 8000e96:	79bb      	ldrb	r3, [r7, #6]
 8000e98:	021b      	lsls	r3, r3, #8
 8000e9a:	b21a      	sxth	r2, r3
 8000e9c:	79fb      	ldrb	r3, [r7, #7]
 8000e9e:	b21b      	sxth	r3, r3
 8000ea0:	4313      	orrs	r3, r2
 8000ea2:	b21a      	sxth	r2, r3
 8000ea4:	4b28      	ldr	r3, [pc, #160]	; (8000f48 <bmp280_init+0x234>)
 8000ea6:	801a      	strh	r2, [r3, #0]
	lsb = bmp280_Read(BMP280_DIG_P7_LSB_REG);
 8000ea8:	209a      	movs	r0, #154	; 0x9a
 8000eaa:	f7ff feeb 	bl	8000c84 <bmp280_Read>
 8000eae:	4603      	mov	r3, r0
 8000eb0:	71fb      	strb	r3, [r7, #7]
	msb = bmp280_Read(BMP280_DIG_P7_MSB_REG);
 8000eb2:	209b      	movs	r0, #155	; 0x9b
 8000eb4:	f7ff fee6 	bl	8000c84 <bmp280_Read>
 8000eb8:	4603      	mov	r3, r0
 8000eba:	71bb      	strb	r3, [r7, #6]
	dig_P7 = msb << 8 | lsb;
 8000ebc:	79bb      	ldrb	r3, [r7, #6]
 8000ebe:	021b      	lsls	r3, r3, #8
 8000ec0:	b21a      	sxth	r2, r3
 8000ec2:	79fb      	ldrb	r3, [r7, #7]
 8000ec4:	b21b      	sxth	r3, r3
 8000ec6:	4313      	orrs	r3, r2
 8000ec8:	b21a      	sxth	r2, r3
 8000eca:	4b20      	ldr	r3, [pc, #128]	; (8000f4c <bmp280_init+0x238>)
 8000ecc:	801a      	strh	r2, [r3, #0]
	lsb = bmp280_Read(BMP280_DIG_P8_LSB_REG);
 8000ece:	209c      	movs	r0, #156	; 0x9c
 8000ed0:	f7ff fed8 	bl	8000c84 <bmp280_Read>
 8000ed4:	4603      	mov	r3, r0
 8000ed6:	71fb      	strb	r3, [r7, #7]
	msb = bmp280_Read(BMP280_DIG_P8_MSB_REG);
 8000ed8:	209d      	movs	r0, #157	; 0x9d
 8000eda:	f7ff fed3 	bl	8000c84 <bmp280_Read>
 8000ede:	4603      	mov	r3, r0
 8000ee0:	71bb      	strb	r3, [r7, #6]
	dig_P8 = msb << 8 | lsb;
 8000ee2:	79bb      	ldrb	r3, [r7, #6]
 8000ee4:	021b      	lsls	r3, r3, #8
 8000ee6:	b21a      	sxth	r2, r3
 8000ee8:	79fb      	ldrb	r3, [r7, #7]
 8000eea:	b21b      	sxth	r3, r3
 8000eec:	4313      	orrs	r3, r2
 8000eee:	b21a      	sxth	r2, r3
 8000ef0:	4b17      	ldr	r3, [pc, #92]	; (8000f50 <bmp280_init+0x23c>)
 8000ef2:	801a      	strh	r2, [r3, #0]
	lsb = bmp280_Read(BMP280_DIG_P9_LSB_REG);
 8000ef4:	209e      	movs	r0, #158	; 0x9e
 8000ef6:	f7ff fec5 	bl	8000c84 <bmp280_Read>
 8000efa:	4603      	mov	r3, r0
 8000efc:	71fb      	strb	r3, [r7, #7]
	msb = bmp280_Read(BMP280_DIG_P9_MSB_REG);
 8000efe:	209f      	movs	r0, #159	; 0x9f
 8000f00:	f7ff fec0 	bl	8000c84 <bmp280_Read>
 8000f04:	4603      	mov	r3, r0
 8000f06:	71bb      	strb	r3, [r7, #6]
	dig_P9 = msb << 8 | lsb;
 8000f08:	79bb      	ldrb	r3, [r7, #6]
 8000f0a:	021b      	lsls	r3, r3, #8
 8000f0c:	b21a      	sxth	r2, r3
 8000f0e:	79fb      	ldrb	r3, [r7, #7]
 8000f10:	b21b      	sxth	r3, r3
 8000f12:	4313      	orrs	r3, r2
 8000f14:	b21a      	sxth	r2, r3
 8000f16:	4b0f      	ldr	r3, [pc, #60]	; (8000f54 <bmp280_init+0x240>)
 8000f18:	801a      	strh	r2, [r3, #0]
}
 8000f1a:	bf00      	nop
 8000f1c:	3708      	adds	r7, #8
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	bd80      	pop	{r7, pc}
 8000f22:	bf00      	nop
 8000f24:	2000020c 	.word	0x2000020c
 8000f28:	2000020e 	.word	0x2000020e
 8000f2c:	20000210 	.word	0x20000210
 8000f30:	20000212 	.word	0x20000212
 8000f34:	20000214 	.word	0x20000214
 8000f38:	20000216 	.word	0x20000216
 8000f3c:	20000218 	.word	0x20000218
 8000f40:	2000021a 	.word	0x2000021a
 8000f44:	2000021c 	.word	0x2000021c
 8000f48:	2000021e 	.word	0x2000021e
 8000f4c:	20000220 	.word	0x20000220
 8000f50:	20000222 	.word	0x20000222
 8000f54:	20000224 	.word	0x20000224

08000f58 <bmp280_getTemperature>:
double bmp_280_temperature = 0.0;
double bmp_280_atmospressure = 0.0;
double t_fine = 0;

void bmp280_getTemperature()
{
 8000f58:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8000f5c:	b0a0      	sub	sp, #128	; 0x80
 8000f5e:	af00      	add	r7, sp, #0
	char buffer[100];
	uint8_t length = 0;
 8000f60:	2300      	movs	r3, #0
 8000f62:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
	uint8_t xlsb = 0, lsb = 0, msb = 0;
 8000f66:	2300      	movs	r3, #0
 8000f68:	f887 307e 	strb.w	r3, [r7, #126]	; 0x7e
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	f887 307d 	strb.w	r3, [r7, #125]	; 0x7d
 8000f72:	2300      	movs	r3, #0
 8000f74:	f887 307c 	strb.w	r3, [r7, #124]	; 0x7c
	int32_t adc_T = 0;
 8000f78:	2300      	movs	r3, #0
 8000f7a:	67bb      	str	r3, [r7, #120]	; 0x78
	double var1 = 0, var2 = 0;
 8000f7c:	f04f 0200 	mov.w	r2, #0
 8000f80:	f04f 0300 	mov.w	r3, #0
 8000f84:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
 8000f88:	f04f 0200 	mov.w	r2, #0
 8000f8c:	f04f 0300 	mov.w	r3, #0
 8000f90:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
	msb = bmp280_Read(BMP280_TEMPERATURE_MSB_REG);
 8000f94:	20fa      	movs	r0, #250	; 0xfa
 8000f96:	f7ff fe75 	bl	8000c84 <bmp280_Read>
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	f887 307c 	strb.w	r3, [r7, #124]	; 0x7c
	lsb = bmp280_Read(BMP280_TEMPERATURE_LSB_REG);
 8000fa0:	20fb      	movs	r0, #251	; 0xfb
 8000fa2:	f7ff fe6f 	bl	8000c84 <bmp280_Read>
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	f887 307d 	strb.w	r3, [r7, #125]	; 0x7d
	xlsb = bmp280_Read(BMP280_TEMPERATURE_XLSB_REG);
 8000fac:	20fc      	movs	r0, #252	; 0xfc
 8000fae:	f7ff fe69 	bl	8000c84 <bmp280_Read>
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	f887 307e 	strb.w	r3, [r7, #126]	; 0x7e
	adc_T = (msb << 12) | (lsb << 4) | (xlsb >> 4);
 8000fb8:	f897 307c 	ldrb.w	r3, [r7, #124]	; 0x7c
 8000fbc:	031a      	lsls	r2, r3, #12
 8000fbe:	f897 307d 	ldrb.w	r3, [r7, #125]	; 0x7d
 8000fc2:	011b      	lsls	r3, r3, #4
 8000fc4:	4313      	orrs	r3, r2
 8000fc6:	f897 207e 	ldrb.w	r2, [r7, #126]	; 0x7e
 8000fca:	0912      	lsrs	r2, r2, #4
 8000fcc:	b2d2      	uxtb	r2, r2
 8000fce:	4313      	orrs	r3, r2
 8000fd0:	67bb      	str	r3, [r7, #120]	; 0x78
	var1 = (((double)adc_T) / 16384.0 - ((double)dig_T1) / 1024.0) * ((double)dig_T2);
 8000fd2:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8000fd4:	f7ff fa16 	bl	8000404 <__aeabi_i2d>
 8000fd8:	f04f 0200 	mov.w	r2, #0
 8000fdc:	4b53      	ldr	r3, [pc, #332]	; (800112c <bmp280_getTemperature+0x1d4>)
 8000fde:	f7ff fba5 	bl	800072c <__aeabi_ddiv>
 8000fe2:	4602      	mov	r2, r0
 8000fe4:	460b      	mov	r3, r1
 8000fe6:	4614      	mov	r4, r2
 8000fe8:	461d      	mov	r5, r3
 8000fea:	4b51      	ldr	r3, [pc, #324]	; (8001130 <bmp280_getTemperature+0x1d8>)
 8000fec:	881b      	ldrh	r3, [r3, #0]
 8000fee:	4618      	mov	r0, r3
 8000ff0:	f7ff f9f8 	bl	80003e4 <__aeabi_ui2d>
 8000ff4:	f04f 0200 	mov.w	r2, #0
 8000ff8:	4b4e      	ldr	r3, [pc, #312]	; (8001134 <bmp280_getTemperature+0x1dc>)
 8000ffa:	f7ff fb97 	bl	800072c <__aeabi_ddiv>
 8000ffe:	4602      	mov	r2, r0
 8001000:	460b      	mov	r3, r1
 8001002:	4620      	mov	r0, r4
 8001004:	4629      	mov	r1, r5
 8001006:	f7ff f8af 	bl	8000168 <__aeabi_dsub>
 800100a:	4602      	mov	r2, r0
 800100c:	460b      	mov	r3, r1
 800100e:	4614      	mov	r4, r2
 8001010:	461d      	mov	r5, r3
 8001012:	4b49      	ldr	r3, [pc, #292]	; (8001138 <bmp280_getTemperature+0x1e0>)
 8001014:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001018:	4618      	mov	r0, r3
 800101a:	f7ff f9f3 	bl	8000404 <__aeabi_i2d>
 800101e:	4602      	mov	r2, r0
 8001020:	460b      	mov	r3, r1
 8001022:	4620      	mov	r0, r4
 8001024:	4629      	mov	r1, r5
 8001026:	f7ff fa57 	bl	80004d8 <__aeabi_dmul>
 800102a:	4602      	mov	r2, r0
 800102c:	460b      	mov	r3, r1
 800102e:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
	var2 = ((((double)adc_T) / 131072.0 - ((double)dig_T1) / 8192.0) * (((double)adc_T) / 131072.0 - ((double)dig_T1) / 8192.0)) * ((double)dig_T3);
 8001032:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8001034:	f7ff f9e6 	bl	8000404 <__aeabi_i2d>
 8001038:	f04f 0200 	mov.w	r2, #0
 800103c:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
 8001040:	f7ff fb74 	bl	800072c <__aeabi_ddiv>
 8001044:	4602      	mov	r2, r0
 8001046:	460b      	mov	r3, r1
 8001048:	4614      	mov	r4, r2
 800104a:	461d      	mov	r5, r3
 800104c:	4b38      	ldr	r3, [pc, #224]	; (8001130 <bmp280_getTemperature+0x1d8>)
 800104e:	881b      	ldrh	r3, [r3, #0]
 8001050:	4618      	mov	r0, r3
 8001052:	f7ff f9c7 	bl	80003e4 <__aeabi_ui2d>
 8001056:	f04f 0200 	mov.w	r2, #0
 800105a:	4b38      	ldr	r3, [pc, #224]	; (800113c <bmp280_getTemperature+0x1e4>)
 800105c:	f7ff fb66 	bl	800072c <__aeabi_ddiv>
 8001060:	4602      	mov	r2, r0
 8001062:	460b      	mov	r3, r1
 8001064:	4620      	mov	r0, r4
 8001066:	4629      	mov	r1, r5
 8001068:	f7ff f87e 	bl	8000168 <__aeabi_dsub>
 800106c:	4602      	mov	r2, r0
 800106e:	460b      	mov	r3, r1
 8001070:	4614      	mov	r4, r2
 8001072:	461d      	mov	r5, r3
 8001074:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8001076:	f7ff f9c5 	bl	8000404 <__aeabi_i2d>
 800107a:	f04f 0200 	mov.w	r2, #0
 800107e:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
 8001082:	f7ff fb53 	bl	800072c <__aeabi_ddiv>
 8001086:	4602      	mov	r2, r0
 8001088:	460b      	mov	r3, r1
 800108a:	4690      	mov	r8, r2
 800108c:	4699      	mov	r9, r3
 800108e:	4b28      	ldr	r3, [pc, #160]	; (8001130 <bmp280_getTemperature+0x1d8>)
 8001090:	881b      	ldrh	r3, [r3, #0]
 8001092:	4618      	mov	r0, r3
 8001094:	f7ff f9a6 	bl	80003e4 <__aeabi_ui2d>
 8001098:	f04f 0200 	mov.w	r2, #0
 800109c:	4b27      	ldr	r3, [pc, #156]	; (800113c <bmp280_getTemperature+0x1e4>)
 800109e:	f7ff fb45 	bl	800072c <__aeabi_ddiv>
 80010a2:	4602      	mov	r2, r0
 80010a4:	460b      	mov	r3, r1
 80010a6:	4640      	mov	r0, r8
 80010a8:	4649      	mov	r1, r9
 80010aa:	f7ff f85d 	bl	8000168 <__aeabi_dsub>
 80010ae:	4602      	mov	r2, r0
 80010b0:	460b      	mov	r3, r1
 80010b2:	4620      	mov	r0, r4
 80010b4:	4629      	mov	r1, r5
 80010b6:	f7ff fa0f 	bl	80004d8 <__aeabi_dmul>
 80010ba:	4602      	mov	r2, r0
 80010bc:	460b      	mov	r3, r1
 80010be:	4614      	mov	r4, r2
 80010c0:	461d      	mov	r5, r3
 80010c2:	4b1f      	ldr	r3, [pc, #124]	; (8001140 <bmp280_getTemperature+0x1e8>)
 80010c4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010c8:	4618      	mov	r0, r3
 80010ca:	f7ff f99b 	bl	8000404 <__aeabi_i2d>
 80010ce:	4602      	mov	r2, r0
 80010d0:	460b      	mov	r3, r1
 80010d2:	4620      	mov	r0, r4
 80010d4:	4629      	mov	r1, r5
 80010d6:	f7ff f9ff 	bl	80004d8 <__aeabi_dmul>
 80010da:	4602      	mov	r2, r0
 80010dc:	460b      	mov	r3, r1
 80010de:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
	t_fine = var1 + var2;
 80010e2:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 80010e6:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 80010ea:	f7ff f83f 	bl	800016c <__adddf3>
 80010ee:	4602      	mov	r2, r0
 80010f0:	460b      	mov	r3, r1
 80010f2:	4914      	ldr	r1, [pc, #80]	; (8001144 <bmp280_getTemperature+0x1ec>)
 80010f4:	e9c1 2300 	strd	r2, r3, [r1]
	bmp_280_temperature = (var1 + var2) / 5120.0;
 80010f8:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 80010fc:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 8001100:	f7ff f834 	bl	800016c <__adddf3>
 8001104:	4602      	mov	r2, r0
 8001106:	460b      	mov	r3, r1
 8001108:	4610      	mov	r0, r2
 800110a:	4619      	mov	r1, r3
 800110c:	f04f 0200 	mov.w	r2, #0
 8001110:	4b0d      	ldr	r3, [pc, #52]	; (8001148 <bmp280_getTemperature+0x1f0>)
 8001112:	f7ff fb0b 	bl	800072c <__aeabi_ddiv>
 8001116:	4602      	mov	r2, r0
 8001118:	460b      	mov	r3, r1
 800111a:	490c      	ldr	r1, [pc, #48]	; (800114c <bmp280_getTemperature+0x1f4>)
 800111c:	e9c1 2300 	strd	r2, r3, [r1]
	//打印信息
//	memset(buffer, 0, sizeof(buffer));
//	length = sprintf(buffer, "TEMP:%.2f 'C ", bmp_280_temperature);
//    HAL_UART_Transmit_DMA(&huart1, (uint8_t*)buffer, length);
}
 8001120:	bf00      	nop
 8001122:	3780      	adds	r7, #128	; 0x80
 8001124:	46bd      	mov	sp, r7
 8001126:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800112a:	bf00      	nop
 800112c:	40d00000 	.word	0x40d00000
 8001130:	2000020e 	.word	0x2000020e
 8001134:	40900000 	.word	0x40900000
 8001138:	20000210 	.word	0x20000210
 800113c:	40c00000 	.word	0x40c00000
 8001140:	20000212 	.word	0x20000212
 8001144:	20000238 	.word	0x20000238
 8001148:	40b40000 	.word	0x40b40000
 800114c:	20000228 	.word	0x20000228

08001150 <bmp280_getAtmosPressure>:

void bmp280_getAtmosPressure()
{
 8001150:	b5b0      	push	{r4, r5, r7, lr}
 8001152:	b0a2      	sub	sp, #136	; 0x88
 8001154:	af00      	add	r7, sp, #0
	char buffer[100];
	uint8_t msb = 0, lsb = 0, xlsb = 0, length = 0;
 8001156:	2300      	movs	r3, #0
 8001158:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
 800115c:	2300      	movs	r3, #0
 800115e:	f887 3086 	strb.w	r3, [r7, #134]	; 0x86
 8001162:	2300      	movs	r3, #0
 8001164:	f887 3085 	strb.w	r3, [r7, #133]	; 0x85
 8001168:	2300      	movs	r3, #0
 800116a:	f887 3084 	strb.w	r3, [r7, #132]	; 0x84
	int32_t adc_P = 0;
 800116e:	2300      	movs	r3, #0
 8001170:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	double var1, var2, pressure;

	msb = bmp280_Read(BMP280_PRESSURE_MSB_REG);
 8001174:	20f7      	movs	r0, #247	; 0xf7
 8001176:	f7ff fd85 	bl	8000c84 <bmp280_Read>
 800117a:	4603      	mov	r3, r0
 800117c:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
	lsb = bmp280_Read(BMP280_PRESSURE_LSB_REG);
 8001180:	20f8      	movs	r0, #248	; 0xf8
 8001182:	f7ff fd7f 	bl	8000c84 <bmp280_Read>
 8001186:	4603      	mov	r3, r0
 8001188:	f887 3086 	strb.w	r3, [r7, #134]	; 0x86
	xlsb = bmp280_Read(BMP280_PRESSURE_XLSB_REG);
 800118c:	20f9      	movs	r0, #249	; 0xf9
 800118e:	f7ff fd79 	bl	8000c84 <bmp280_Read>
 8001192:	4603      	mov	r3, r0
 8001194:	f887 3085 	strb.w	r3, [r7, #133]	; 0x85
	adc_P = (msb << 12) | (lsb << 4) | (xlsb >> 4);
 8001198:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 800119c:	031a      	lsls	r2, r3, #12
 800119e:	f897 3086 	ldrb.w	r3, [r7, #134]	; 0x86
 80011a2:	011b      	lsls	r3, r3, #4
 80011a4:	4313      	orrs	r3, r2
 80011a6:	f897 2085 	ldrb.w	r2, [r7, #133]	; 0x85
 80011aa:	0912      	lsrs	r2, r2, #4
 80011ac:	b2d2      	uxtb	r2, r2
 80011ae:	4313      	orrs	r3, r2
 80011b0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80

	var1 = ((double)t_fine / 2.0) - 64000.0;
 80011b4:	4bc2      	ldr	r3, [pc, #776]	; (80014c0 <bmp280_getAtmosPressure+0x370>)
 80011b6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80011ba:	f04f 0200 	mov.w	r2, #0
 80011be:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80011c2:	f7ff fab3 	bl	800072c <__aeabi_ddiv>
 80011c6:	4602      	mov	r2, r0
 80011c8:	460b      	mov	r3, r1
 80011ca:	4610      	mov	r0, r2
 80011cc:	4619      	mov	r1, r3
 80011ce:	f04f 0200 	mov.w	r2, #0
 80011d2:	4bbc      	ldr	r3, [pc, #752]	; (80014c4 <bmp280_getAtmosPressure+0x374>)
 80011d4:	f7fe ffc8 	bl	8000168 <__aeabi_dsub>
 80011d8:	4602      	mov	r2, r0
 80011da:	460b      	mov	r3, r1
 80011dc:	e9c7 231e 	strd	r2, r3, [r7, #120]	; 0x78
	var2 = var1 * var1 * ((double)dig_P6) / 32768.0;
 80011e0:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 80011e4:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 80011e8:	f7ff f976 	bl	80004d8 <__aeabi_dmul>
 80011ec:	4602      	mov	r2, r0
 80011ee:	460b      	mov	r3, r1
 80011f0:	4614      	mov	r4, r2
 80011f2:	461d      	mov	r5, r3
 80011f4:	4bb4      	ldr	r3, [pc, #720]	; (80014c8 <bmp280_getAtmosPressure+0x378>)
 80011f6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011fa:	4618      	mov	r0, r3
 80011fc:	f7ff f902 	bl	8000404 <__aeabi_i2d>
 8001200:	4602      	mov	r2, r0
 8001202:	460b      	mov	r3, r1
 8001204:	4620      	mov	r0, r4
 8001206:	4629      	mov	r1, r5
 8001208:	f7ff f966 	bl	80004d8 <__aeabi_dmul>
 800120c:	4602      	mov	r2, r0
 800120e:	460b      	mov	r3, r1
 8001210:	4610      	mov	r0, r2
 8001212:	4619      	mov	r1, r3
 8001214:	f04f 0200 	mov.w	r2, #0
 8001218:	4bac      	ldr	r3, [pc, #688]	; (80014cc <bmp280_getAtmosPressure+0x37c>)
 800121a:	f7ff fa87 	bl	800072c <__aeabi_ddiv>
 800121e:	4602      	mov	r2, r0
 8001220:	460b      	mov	r3, r1
 8001222:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
	var2 = var2 + var1 * ((double)dig_P5) * 2.0;
 8001226:	4baa      	ldr	r3, [pc, #680]	; (80014d0 <bmp280_getAtmosPressure+0x380>)
 8001228:	f9b3 3000 	ldrsh.w	r3, [r3]
 800122c:	4618      	mov	r0, r3
 800122e:	f7ff f8e9 	bl	8000404 <__aeabi_i2d>
 8001232:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 8001236:	f7ff f94f 	bl	80004d8 <__aeabi_dmul>
 800123a:	4602      	mov	r2, r0
 800123c:	460b      	mov	r3, r1
 800123e:	4610      	mov	r0, r2
 8001240:	4619      	mov	r1, r3
 8001242:	4602      	mov	r2, r0
 8001244:	460b      	mov	r3, r1
 8001246:	f7fe ff91 	bl	800016c <__adddf3>
 800124a:	4602      	mov	r2, r0
 800124c:	460b      	mov	r3, r1
 800124e:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 8001252:	f7fe ff8b 	bl	800016c <__adddf3>
 8001256:	4602      	mov	r2, r0
 8001258:	460b      	mov	r3, r1
 800125a:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
	var2 = (var2 / 4.0) + (((double)dig_P4) * 65536.0);
 800125e:	f04f 0200 	mov.w	r2, #0
 8001262:	4b9c      	ldr	r3, [pc, #624]	; (80014d4 <bmp280_getAtmosPressure+0x384>)
 8001264:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 8001268:	f7ff fa60 	bl	800072c <__aeabi_ddiv>
 800126c:	4602      	mov	r2, r0
 800126e:	460b      	mov	r3, r1
 8001270:	4614      	mov	r4, r2
 8001272:	461d      	mov	r5, r3
 8001274:	4b98      	ldr	r3, [pc, #608]	; (80014d8 <bmp280_getAtmosPressure+0x388>)
 8001276:	f9b3 3000 	ldrsh.w	r3, [r3]
 800127a:	4618      	mov	r0, r3
 800127c:	f7ff f8c2 	bl	8000404 <__aeabi_i2d>
 8001280:	f04f 0200 	mov.w	r2, #0
 8001284:	4b95      	ldr	r3, [pc, #596]	; (80014dc <bmp280_getAtmosPressure+0x38c>)
 8001286:	f7ff f927 	bl	80004d8 <__aeabi_dmul>
 800128a:	4602      	mov	r2, r0
 800128c:	460b      	mov	r3, r1
 800128e:	4620      	mov	r0, r4
 8001290:	4629      	mov	r1, r5
 8001292:	f7fe ff6b 	bl	800016c <__adddf3>
 8001296:	4602      	mov	r2, r0
 8001298:	460b      	mov	r3, r1
 800129a:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
	var1 = (((double)dig_P3) * var1 * var1 / 524288.0 + ((double)dig_P2) * var1) / 524288.0;
 800129e:	4b90      	ldr	r3, [pc, #576]	; (80014e0 <bmp280_getAtmosPressure+0x390>)
 80012a0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80012a4:	4618      	mov	r0, r3
 80012a6:	f7ff f8ad 	bl	8000404 <__aeabi_i2d>
 80012aa:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 80012ae:	f7ff f913 	bl	80004d8 <__aeabi_dmul>
 80012b2:	4602      	mov	r2, r0
 80012b4:	460b      	mov	r3, r1
 80012b6:	4610      	mov	r0, r2
 80012b8:	4619      	mov	r1, r3
 80012ba:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 80012be:	f7ff f90b 	bl	80004d8 <__aeabi_dmul>
 80012c2:	4602      	mov	r2, r0
 80012c4:	460b      	mov	r3, r1
 80012c6:	4610      	mov	r0, r2
 80012c8:	4619      	mov	r1, r3
 80012ca:	f04f 0200 	mov.w	r2, #0
 80012ce:	4b85      	ldr	r3, [pc, #532]	; (80014e4 <bmp280_getAtmosPressure+0x394>)
 80012d0:	f7ff fa2c 	bl	800072c <__aeabi_ddiv>
 80012d4:	4602      	mov	r2, r0
 80012d6:	460b      	mov	r3, r1
 80012d8:	4614      	mov	r4, r2
 80012da:	461d      	mov	r5, r3
 80012dc:	4b82      	ldr	r3, [pc, #520]	; (80014e8 <bmp280_getAtmosPressure+0x398>)
 80012de:	f9b3 3000 	ldrsh.w	r3, [r3]
 80012e2:	4618      	mov	r0, r3
 80012e4:	f7ff f88e 	bl	8000404 <__aeabi_i2d>
 80012e8:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 80012ec:	f7ff f8f4 	bl	80004d8 <__aeabi_dmul>
 80012f0:	4602      	mov	r2, r0
 80012f2:	460b      	mov	r3, r1
 80012f4:	4620      	mov	r0, r4
 80012f6:	4629      	mov	r1, r5
 80012f8:	f7fe ff38 	bl	800016c <__adddf3>
 80012fc:	4602      	mov	r2, r0
 80012fe:	460b      	mov	r3, r1
 8001300:	4610      	mov	r0, r2
 8001302:	4619      	mov	r1, r3
 8001304:	f04f 0200 	mov.w	r2, #0
 8001308:	4b76      	ldr	r3, [pc, #472]	; (80014e4 <bmp280_getAtmosPressure+0x394>)
 800130a:	f7ff fa0f 	bl	800072c <__aeabi_ddiv>
 800130e:	4602      	mov	r2, r0
 8001310:	460b      	mov	r3, r1
 8001312:	e9c7 231e 	strd	r2, r3, [r7, #120]	; 0x78
	var1 = (1.0 + var1 / 32768.0) * ((double)dig_P1);
 8001316:	f04f 0200 	mov.w	r2, #0
 800131a:	4b6c      	ldr	r3, [pc, #432]	; (80014cc <bmp280_getAtmosPressure+0x37c>)
 800131c:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 8001320:	f7ff fa04 	bl	800072c <__aeabi_ddiv>
 8001324:	4602      	mov	r2, r0
 8001326:	460b      	mov	r3, r1
 8001328:	4610      	mov	r0, r2
 800132a:	4619      	mov	r1, r3
 800132c:	f04f 0200 	mov.w	r2, #0
 8001330:	4b6e      	ldr	r3, [pc, #440]	; (80014ec <bmp280_getAtmosPressure+0x39c>)
 8001332:	f7fe ff1b 	bl	800016c <__adddf3>
 8001336:	4602      	mov	r2, r0
 8001338:	460b      	mov	r3, r1
 800133a:	4614      	mov	r4, r2
 800133c:	461d      	mov	r5, r3
 800133e:	4b6c      	ldr	r3, [pc, #432]	; (80014f0 <bmp280_getAtmosPressure+0x3a0>)
 8001340:	881b      	ldrh	r3, [r3, #0]
 8001342:	4618      	mov	r0, r3
 8001344:	f7ff f84e 	bl	80003e4 <__aeabi_ui2d>
 8001348:	4602      	mov	r2, r0
 800134a:	460b      	mov	r3, r1
 800134c:	4620      	mov	r0, r4
 800134e:	4629      	mov	r1, r5
 8001350:	f7ff f8c2 	bl	80004d8 <__aeabi_dmul>
 8001354:	4602      	mov	r2, r0
 8001356:	460b      	mov	r3, r1
 8001358:	e9c7 231e 	strd	r2, r3, [r7, #120]	; 0x78

	if (var1 == 0.0)
 800135c:	f04f 0200 	mov.w	r2, #0
 8001360:	f04f 0300 	mov.w	r3, #0
 8001364:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 8001368:	f7ff fb1e 	bl	80009a8 <__aeabi_dcmpeq>
 800136c:	4603      	mov	r3, r0
 800136e:	2b00      	cmp	r3, #0
 8001370:	d007      	beq.n	8001382 <bmp280_getAtmosPressure+0x232>
	{
		bmp_280_atmospressure = 0; // avoid exception caused by division by zero
 8001372:	4960      	ldr	r1, [pc, #384]	; (80014f4 <bmp280_getAtmosPressure+0x3a4>)
 8001374:	f04f 0200 	mov.w	r2, #0
 8001378:	f04f 0300 	mov.w	r3, #0
 800137c:	e9c1 2300 	strd	r2, r3, [r1]
 8001380:	e094      	b.n	80014ac <bmp280_getAtmosPressure+0x35c>
		return;
	}

	pressure = 1048576.0 - (double)adc_P;
 8001382:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 8001386:	f7ff f83d 	bl	8000404 <__aeabi_i2d>
 800138a:	4602      	mov	r2, r0
 800138c:	460b      	mov	r3, r1
 800138e:	f04f 0000 	mov.w	r0, #0
 8001392:	4959      	ldr	r1, [pc, #356]	; (80014f8 <bmp280_getAtmosPressure+0x3a8>)
 8001394:	f7fe fee8 	bl	8000168 <__aeabi_dsub>
 8001398:	4602      	mov	r2, r0
 800139a:	460b      	mov	r3, r1
 800139c:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
	pressure = (pressure - (var2 / 4096.0)) * 6250.0 / var1;
 80013a0:	f04f 0200 	mov.w	r2, #0
 80013a4:	4b55      	ldr	r3, [pc, #340]	; (80014fc <bmp280_getAtmosPressure+0x3ac>)
 80013a6:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 80013aa:	f7ff f9bf 	bl	800072c <__aeabi_ddiv>
 80013ae:	4602      	mov	r2, r0
 80013b0:	460b      	mov	r3, r1
 80013b2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80013b6:	f7fe fed7 	bl	8000168 <__aeabi_dsub>
 80013ba:	4602      	mov	r2, r0
 80013bc:	460b      	mov	r3, r1
 80013be:	4610      	mov	r0, r2
 80013c0:	4619      	mov	r1, r3
 80013c2:	a33d      	add	r3, pc, #244	; (adr r3, 80014b8 <bmp280_getAtmosPressure+0x368>)
 80013c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013c8:	f7ff f886 	bl	80004d8 <__aeabi_dmul>
 80013cc:	4602      	mov	r2, r0
 80013ce:	460b      	mov	r3, r1
 80013d0:	4610      	mov	r0, r2
 80013d2:	4619      	mov	r1, r3
 80013d4:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 80013d8:	f7ff f9a8 	bl	800072c <__aeabi_ddiv>
 80013dc:	4602      	mov	r2, r0
 80013de:	460b      	mov	r3, r1
 80013e0:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
	var1 = ((double)dig_P9) * pressure * pressure / 2147483648.0;
 80013e4:	4b46      	ldr	r3, [pc, #280]	; (8001500 <bmp280_getAtmosPressure+0x3b0>)
 80013e6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80013ea:	4618      	mov	r0, r3
 80013ec:	f7ff f80a 	bl	8000404 <__aeabi_i2d>
 80013f0:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 80013f4:	f7ff f870 	bl	80004d8 <__aeabi_dmul>
 80013f8:	4602      	mov	r2, r0
 80013fa:	460b      	mov	r3, r1
 80013fc:	4610      	mov	r0, r2
 80013fe:	4619      	mov	r1, r3
 8001400:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8001404:	f7ff f868 	bl	80004d8 <__aeabi_dmul>
 8001408:	4602      	mov	r2, r0
 800140a:	460b      	mov	r3, r1
 800140c:	4610      	mov	r0, r2
 800140e:	4619      	mov	r1, r3
 8001410:	f04f 0200 	mov.w	r2, #0
 8001414:	4b3b      	ldr	r3, [pc, #236]	; (8001504 <bmp280_getAtmosPressure+0x3b4>)
 8001416:	f7ff f989 	bl	800072c <__aeabi_ddiv>
 800141a:	4602      	mov	r2, r0
 800141c:	460b      	mov	r3, r1
 800141e:	e9c7 231e 	strd	r2, r3, [r7, #120]	; 0x78
	var2 = pressure * ((double)dig_P8) / 32768.0;
 8001422:	4b39      	ldr	r3, [pc, #228]	; (8001508 <bmp280_getAtmosPressure+0x3b8>)
 8001424:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001428:	4618      	mov	r0, r3
 800142a:	f7fe ffeb 	bl	8000404 <__aeabi_i2d>
 800142e:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8001432:	f7ff f851 	bl	80004d8 <__aeabi_dmul>
 8001436:	4602      	mov	r2, r0
 8001438:	460b      	mov	r3, r1
 800143a:	4610      	mov	r0, r2
 800143c:	4619      	mov	r1, r3
 800143e:	f04f 0200 	mov.w	r2, #0
 8001442:	4b22      	ldr	r3, [pc, #136]	; (80014cc <bmp280_getAtmosPressure+0x37c>)
 8001444:	f7ff f972 	bl	800072c <__aeabi_ddiv>
 8001448:	4602      	mov	r2, r0
 800144a:	460b      	mov	r3, r1
 800144c:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
	pressure = pressure + (var1 + var2 + ((double)dig_P7)) / 16.0;
 8001450:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8001454:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 8001458:	f7fe fe88 	bl	800016c <__adddf3>
 800145c:	4602      	mov	r2, r0
 800145e:	460b      	mov	r3, r1
 8001460:	4614      	mov	r4, r2
 8001462:	461d      	mov	r5, r3
 8001464:	4b29      	ldr	r3, [pc, #164]	; (800150c <bmp280_getAtmosPressure+0x3bc>)
 8001466:	f9b3 3000 	ldrsh.w	r3, [r3]
 800146a:	4618      	mov	r0, r3
 800146c:	f7fe ffca 	bl	8000404 <__aeabi_i2d>
 8001470:	4602      	mov	r2, r0
 8001472:	460b      	mov	r3, r1
 8001474:	4620      	mov	r0, r4
 8001476:	4629      	mov	r1, r5
 8001478:	f7fe fe78 	bl	800016c <__adddf3>
 800147c:	4602      	mov	r2, r0
 800147e:	460b      	mov	r3, r1
 8001480:	4610      	mov	r0, r2
 8001482:	4619      	mov	r1, r3
 8001484:	f04f 0200 	mov.w	r2, #0
 8001488:	4b21      	ldr	r3, [pc, #132]	; (8001510 <bmp280_getAtmosPressure+0x3c0>)
 800148a:	f7ff f94f 	bl	800072c <__aeabi_ddiv>
 800148e:	4602      	mov	r2, r0
 8001490:	460b      	mov	r3, r1
 8001492:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8001496:	f7fe fe69 	bl	800016c <__adddf3>
 800149a:	4602      	mov	r2, r0
 800149c:	460b      	mov	r3, r1
 800149e:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
	bmp_280_atmospressure = pressure;
 80014a2:	4914      	ldr	r1, [pc, #80]	; (80014f4 <bmp280_getAtmosPressure+0x3a4>)
 80014a4:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 80014a8:	e9c1 2300 	strd	r2, r3, [r1]
	//打印信息
//	memset(buffer, 0, sizeof(buffer));
//	length = sprintf(buffer, "QNH :%.2fhPa\r\n", bmp_280_atmospressure / 100);
//    HAL_UART_Transmit_DMA(&huart1, (uint8_t*)buffer, length);
}
 80014ac:	3788      	adds	r7, #136	; 0x88
 80014ae:	46bd      	mov	sp, r7
 80014b0:	bdb0      	pop	{r4, r5, r7, pc}
 80014b2:	bf00      	nop
 80014b4:	f3af 8000 	nop.w
 80014b8:	00000000 	.word	0x00000000
 80014bc:	40b86a00 	.word	0x40b86a00
 80014c0:	20000238 	.word	0x20000238
 80014c4:	40ef4000 	.word	0x40ef4000
 80014c8:	2000021e 	.word	0x2000021e
 80014cc:	40e00000 	.word	0x40e00000
 80014d0:	2000021c 	.word	0x2000021c
 80014d4:	40100000 	.word	0x40100000
 80014d8:	2000021a 	.word	0x2000021a
 80014dc:	40f00000 	.word	0x40f00000
 80014e0:	20000218 	.word	0x20000218
 80014e4:	41200000 	.word	0x41200000
 80014e8:	20000216 	.word	0x20000216
 80014ec:	3ff00000 	.word	0x3ff00000
 80014f0:	20000214 	.word	0x20000214
 80014f4:	20000230 	.word	0x20000230
 80014f8:	41300000 	.word	0x41300000
 80014fc:	40b00000 	.word	0x40b00000
 8001500:	20000224 	.word	0x20000224
 8001504:	41e00000 	.word	0x41e00000
 8001508:	20000222 	.word	0x20000222
 800150c:	20000220 	.word	0x20000220
 8001510:	40300000 	.word	0x40300000

08001514 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	b082      	sub	sp, #8
 8001518:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800151a:	4b1c      	ldr	r3, [pc, #112]	; (800158c <MX_DMA_Init+0x78>)
 800151c:	695b      	ldr	r3, [r3, #20]
 800151e:	4a1b      	ldr	r2, [pc, #108]	; (800158c <MX_DMA_Init+0x78>)
 8001520:	f043 0301 	orr.w	r3, r3, #1
 8001524:	6153      	str	r3, [r2, #20]
 8001526:	4b19      	ldr	r3, [pc, #100]	; (800158c <MX_DMA_Init+0x78>)
 8001528:	695b      	ldr	r3, [r3, #20]
 800152a:	f003 0301 	and.w	r3, r3, #1
 800152e:	607b      	str	r3, [r7, #4]
 8001530:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001532:	2200      	movs	r2, #0
 8001534:	2100      	movs	r1, #0
 8001536:	200b      	movs	r0, #11
 8001538:	f002 fde9 	bl	800410e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800153c:	200b      	movs	r0, #11
 800153e:	f002 fe02 	bl	8004146 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8001542:	2200      	movs	r2, #0
 8001544:	2100      	movs	r1, #0
 8001546:	200e      	movs	r0, #14
 8001548:	f002 fde1 	bl	800410e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 800154c:	200e      	movs	r0, #14
 800154e:	f002 fdfa 	bl	8004146 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8001552:	2200      	movs	r2, #0
 8001554:	2100      	movs	r1, #0
 8001556:	200f      	movs	r0, #15
 8001558:	f002 fdd9 	bl	800410e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 800155c:	200f      	movs	r0, #15
 800155e:	f002 fdf2 	bl	8004146 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 8001562:	2200      	movs	r2, #0
 8001564:	2100      	movs	r1, #0
 8001566:	2010      	movs	r0, #16
 8001568:	f002 fdd1 	bl	800410e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 800156c:	2010      	movs	r0, #16
 800156e:	f002 fdea 	bl	8004146 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 8001572:	2200      	movs	r2, #0
 8001574:	2100      	movs	r1, #0
 8001576:	2011      	movs	r0, #17
 8001578:	f002 fdc9 	bl	800410e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 800157c:	2011      	movs	r0, #17
 800157e:	f002 fde2 	bl	8004146 <HAL_NVIC_EnableIRQ>

}
 8001582:	bf00      	nop
 8001584:	3708      	adds	r7, #8
 8001586:	46bd      	mov	sp, r7
 8001588:	bd80      	pop	{r7, pc}
 800158a:	bf00      	nop
 800158c:	40021000 	.word	0x40021000

08001590 <MX_GPIO_Init>:
        * EVENT_OUT
        * EXTI
     PA8   ------> RCC_MCO
*/
void MX_GPIO_Init(void)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b088      	sub	sp, #32
 8001594:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001596:	f107 0310 	add.w	r3, r7, #16
 800159a:	2200      	movs	r2, #0
 800159c:	601a      	str	r2, [r3, #0]
 800159e:	605a      	str	r2, [r3, #4]
 80015a0:	609a      	str	r2, [r3, #8]
 80015a2:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80015a4:	4b58      	ldr	r3, [pc, #352]	; (8001708 <MX_GPIO_Init+0x178>)
 80015a6:	699b      	ldr	r3, [r3, #24]
 80015a8:	4a57      	ldr	r2, [pc, #348]	; (8001708 <MX_GPIO_Init+0x178>)
 80015aa:	f043 0310 	orr.w	r3, r3, #16
 80015ae:	6193      	str	r3, [r2, #24]
 80015b0:	4b55      	ldr	r3, [pc, #340]	; (8001708 <MX_GPIO_Init+0x178>)
 80015b2:	699b      	ldr	r3, [r3, #24]
 80015b4:	f003 0310 	and.w	r3, r3, #16
 80015b8:	60fb      	str	r3, [r7, #12]
 80015ba:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80015bc:	4b52      	ldr	r3, [pc, #328]	; (8001708 <MX_GPIO_Init+0x178>)
 80015be:	699b      	ldr	r3, [r3, #24]
 80015c0:	4a51      	ldr	r2, [pc, #324]	; (8001708 <MX_GPIO_Init+0x178>)
 80015c2:	f043 0320 	orr.w	r3, r3, #32
 80015c6:	6193      	str	r3, [r2, #24]
 80015c8:	4b4f      	ldr	r3, [pc, #316]	; (8001708 <MX_GPIO_Init+0x178>)
 80015ca:	699b      	ldr	r3, [r3, #24]
 80015cc:	f003 0320 	and.w	r3, r3, #32
 80015d0:	60bb      	str	r3, [r7, #8]
 80015d2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015d4:	4b4c      	ldr	r3, [pc, #304]	; (8001708 <MX_GPIO_Init+0x178>)
 80015d6:	699b      	ldr	r3, [r3, #24]
 80015d8:	4a4b      	ldr	r2, [pc, #300]	; (8001708 <MX_GPIO_Init+0x178>)
 80015da:	f043 0304 	orr.w	r3, r3, #4
 80015de:	6193      	str	r3, [r2, #24]
 80015e0:	4b49      	ldr	r3, [pc, #292]	; (8001708 <MX_GPIO_Init+0x178>)
 80015e2:	699b      	ldr	r3, [r3, #24]
 80015e4:	f003 0304 	and.w	r3, r3, #4
 80015e8:	607b      	str	r3, [r7, #4]
 80015ea:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015ec:	4b46      	ldr	r3, [pc, #280]	; (8001708 <MX_GPIO_Init+0x178>)
 80015ee:	699b      	ldr	r3, [r3, #24]
 80015f0:	4a45      	ldr	r2, [pc, #276]	; (8001708 <MX_GPIO_Init+0x178>)
 80015f2:	f043 0308 	orr.w	r3, r3, #8
 80015f6:	6193      	str	r3, [r2, #24]
 80015f8:	4b43      	ldr	r3, [pc, #268]	; (8001708 <MX_GPIO_Init+0x178>)
 80015fa:	699b      	ldr	r3, [r3, #24]
 80015fc:	f003 0308 	and.w	r3, r3, #8
 8001600:	603b      	str	r3, [r7, #0]
 8001602:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001604:	2200      	movs	r2, #0
 8001606:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800160a:	4840      	ldr	r0, [pc, #256]	; (800170c <MX_GPIO_Init+0x17c>)
 800160c:	f003 f9fb 	bl	8004a06 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_RESET);
 8001610:	2200      	movs	r2, #0
 8001612:	2110      	movs	r1, #16
 8001614:	483e      	ldr	r0, [pc, #248]	; (8001710 <MX_GPIO_Init+0x180>)
 8001616:	f003 f9f6 	bl	8004a06 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RST_Pin|DC_Pin, GPIO_PIN_RESET);
 800161a:	2200      	movs	r2, #0
 800161c:	2103      	movs	r1, #3
 800161e:	483d      	ldr	r0, [pc, #244]	; (8001714 <MX_GPIO_Init+0x184>)
 8001620:	f003 f9f1 	bl	8004a06 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Pin;
 8001624:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001628:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800162a:	2301      	movs	r3, #1
 800162c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800162e:	2300      	movs	r3, #0
 8001630:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001632:	2302      	movs	r3, #2
 8001634:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001636:	f107 0310 	add.w	r3, r7, #16
 800163a:	4619      	mov	r1, r3
 800163c:	4833      	ldr	r0, [pc, #204]	; (800170c <MX_GPIO_Init+0x17c>)
 800163e:	f003 f847 	bl	80046d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA2 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001642:	230c      	movs	r3, #12
 8001644:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001646:	4b34      	ldr	r3, [pc, #208]	; (8001718 <MX_GPIO_Init+0x188>)
 8001648:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800164a:	2302      	movs	r3, #2
 800164c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800164e:	f107 0310 	add.w	r3, r7, #16
 8001652:	4619      	mov	r1, r3
 8001654:	482e      	ldr	r0, [pc, #184]	; (8001710 <MX_GPIO_Init+0x180>)
 8001656:	f003 f83b 	bl	80046d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI_CS_Pin;
 800165a:	2310      	movs	r3, #16
 800165c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800165e:	2301      	movs	r3, #1
 8001660:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001662:	2300      	movs	r3, #0
 8001664:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001666:	2302      	movs	r3, #2
 8001668:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SPI_CS_GPIO_Port, &GPIO_InitStruct);
 800166a:	f107 0310 	add.w	r3, r7, #16
 800166e:	4619      	mov	r1, r3
 8001670:	4827      	ldr	r0, [pc, #156]	; (8001710 <MX_GPIO_Init+0x180>)
 8001672:	f003 f82d 	bl	80046d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = RST_Pin|DC_Pin;
 8001676:	2303      	movs	r3, #3
 8001678:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800167a:	2301      	movs	r3, #1
 800167c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800167e:	2300      	movs	r3, #0
 8001680:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001682:	2302      	movs	r3, #2
 8001684:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001686:	f107 0310 	add.w	r3, r7, #16
 800168a:	4619      	mov	r1, r3
 800168c:	4821      	ldr	r0, [pc, #132]	; (8001714 <MX_GPIO_Init+0x184>)
 800168e:	f003 f81f 	bl	80046d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BUSY_Pin;
 8001692:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001696:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001698:	2300      	movs	r3, #0
 800169a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800169c:	2300      	movs	r3, #0
 800169e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BUSY_GPIO_Port, &GPIO_InitStruct);
 80016a0:	f107 0310 	add.w	r3, r7, #16
 80016a4:	4619      	mov	r1, r3
 80016a6:	481b      	ldr	r0, [pc, #108]	; (8001714 <MX_GPIO_Init+0x184>)
 80016a8:	f003 f812 	bl	80046d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 80016ac:	f44f 7380 	mov.w	r3, #256	; 0x100
 80016b0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016b2:	2302      	movs	r3, #2
 80016b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016b6:	2302      	movs	r3, #2
 80016b8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016ba:	f107 0310 	add.w	r3, r7, #16
 80016be:	4619      	mov	r1, r3
 80016c0:	4813      	ldr	r0, [pc, #76]	; (8001710 <MX_GPIO_Init+0x180>)
 80016c2:	f003 f805 	bl	80046d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Mode_Pin;
 80016c6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80016ca:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016cc:	2300      	movs	r3, #0
 80016ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016d0:	2300      	movs	r3, #0
 80016d2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(Mode_GPIO_Port, &GPIO_InitStruct);
 80016d4:	f107 0310 	add.w	r3, r7, #16
 80016d8:	4619      	mov	r1, r3
 80016da:	480d      	ldr	r0, [pc, #52]	; (8001710 <MX_GPIO_Init+0x180>)
 80016dc:	f002 fff8 	bl	80046d0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 6, 0);
 80016e0:	2200      	movs	r2, #0
 80016e2:	2106      	movs	r1, #6
 80016e4:	2008      	movs	r0, #8
 80016e6:	f002 fd12 	bl	800410e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80016ea:	2008      	movs	r0, #8
 80016ec:	f002 fd2b 	bl	8004146 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 6, 0);
 80016f0:	2200      	movs	r2, #0
 80016f2:	2106      	movs	r1, #6
 80016f4:	2009      	movs	r0, #9
 80016f6:	f002 fd0a 	bl	800410e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 80016fa:	2009      	movs	r0, #9
 80016fc:	f002 fd23 	bl	8004146 <HAL_NVIC_EnableIRQ>

}
 8001700:	bf00      	nop
 8001702:	3720      	adds	r7, #32
 8001704:	46bd      	mov	sp, r7
 8001706:	bd80      	pop	{r7, pc}
 8001708:	40021000 	.word	0x40021000
 800170c:	40011000 	.word	0x40011000
 8001710:	40010800 	.word	0x40010800
 8001714:	40010c00 	.word	0x40010c00
 8001718:	10110000 	.word	0x10110000

0800171c <MX_I2C1_Init>:
DMA_HandleTypeDef hdma_i2c1_rx;
DMA_HandleTypeDef hdma_i2c1_tx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001720:	4b12      	ldr	r3, [pc, #72]	; (800176c <MX_I2C1_Init+0x50>)
 8001722:	4a13      	ldr	r2, [pc, #76]	; (8001770 <MX_I2C1_Init+0x54>)
 8001724:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001726:	4b11      	ldr	r3, [pc, #68]	; (800176c <MX_I2C1_Init+0x50>)
 8001728:	4a12      	ldr	r2, [pc, #72]	; (8001774 <MX_I2C1_Init+0x58>)
 800172a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800172c:	4b0f      	ldr	r3, [pc, #60]	; (800176c <MX_I2C1_Init+0x50>)
 800172e:	2200      	movs	r2, #0
 8001730:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001732:	4b0e      	ldr	r3, [pc, #56]	; (800176c <MX_I2C1_Init+0x50>)
 8001734:	2200      	movs	r2, #0
 8001736:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001738:	4b0c      	ldr	r3, [pc, #48]	; (800176c <MX_I2C1_Init+0x50>)
 800173a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800173e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001740:	4b0a      	ldr	r3, [pc, #40]	; (800176c <MX_I2C1_Init+0x50>)
 8001742:	2200      	movs	r2, #0
 8001744:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001746:	4b09      	ldr	r3, [pc, #36]	; (800176c <MX_I2C1_Init+0x50>)
 8001748:	2200      	movs	r2, #0
 800174a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800174c:	4b07      	ldr	r3, [pc, #28]	; (800176c <MX_I2C1_Init+0x50>)
 800174e:	2200      	movs	r2, #0
 8001750:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001752:	4b06      	ldr	r3, [pc, #24]	; (800176c <MX_I2C1_Init+0x50>)
 8001754:	2200      	movs	r2, #0
 8001756:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001758:	4804      	ldr	r0, [pc, #16]	; (800176c <MX_I2C1_Init+0x50>)
 800175a:	f003 f98f 	bl	8004a7c <HAL_I2C_Init>
 800175e:	4603      	mov	r3, r0
 8001760:	2b00      	cmp	r3, #0
 8001762:	d001      	beq.n	8001768 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001764:	f000 fd79 	bl	800225a <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001768:	bf00      	nop
 800176a:	bd80      	pop	{r7, pc}
 800176c:	20000384 	.word	0x20000384
 8001770:	40005400 	.word	0x40005400
 8001774:	000186a0 	.word	0x000186a0

08001778 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	b088      	sub	sp, #32
 800177c:	af00      	add	r7, sp, #0
 800177e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001780:	f107 0310 	add.w	r3, r7, #16
 8001784:	2200      	movs	r2, #0
 8001786:	601a      	str	r2, [r3, #0]
 8001788:	605a      	str	r2, [r3, #4]
 800178a:	609a      	str	r2, [r3, #8]
 800178c:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	4a3b      	ldr	r2, [pc, #236]	; (8001880 <HAL_I2C_MspInit+0x108>)
 8001794:	4293      	cmp	r3, r2
 8001796:	d16f      	bne.n	8001878 <HAL_I2C_MspInit+0x100>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001798:	4b3a      	ldr	r3, [pc, #232]	; (8001884 <HAL_I2C_MspInit+0x10c>)
 800179a:	699b      	ldr	r3, [r3, #24]
 800179c:	4a39      	ldr	r2, [pc, #228]	; (8001884 <HAL_I2C_MspInit+0x10c>)
 800179e:	f043 0308 	orr.w	r3, r3, #8
 80017a2:	6193      	str	r3, [r2, #24]
 80017a4:	4b37      	ldr	r3, [pc, #220]	; (8001884 <HAL_I2C_MspInit+0x10c>)
 80017a6:	699b      	ldr	r3, [r3, #24]
 80017a8:	f003 0308 	and.w	r3, r3, #8
 80017ac:	60fb      	str	r3, [r7, #12]
 80017ae:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C_SCL_Pin|I2C_SDA_Pin;
 80017b0:	23c0      	movs	r3, #192	; 0xc0
 80017b2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80017b4:	2312      	movs	r3, #18
 80017b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80017b8:	2303      	movs	r3, #3
 80017ba:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017bc:	f107 0310 	add.w	r3, r7, #16
 80017c0:	4619      	mov	r1, r3
 80017c2:	4831      	ldr	r0, [pc, #196]	; (8001888 <HAL_I2C_MspInit+0x110>)
 80017c4:	f002 ff84 	bl	80046d0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80017c8:	4b2e      	ldr	r3, [pc, #184]	; (8001884 <HAL_I2C_MspInit+0x10c>)
 80017ca:	69db      	ldr	r3, [r3, #28]
 80017cc:	4a2d      	ldr	r2, [pc, #180]	; (8001884 <HAL_I2C_MspInit+0x10c>)
 80017ce:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80017d2:	61d3      	str	r3, [r2, #28]
 80017d4:	4b2b      	ldr	r3, [pc, #172]	; (8001884 <HAL_I2C_MspInit+0x10c>)
 80017d6:	69db      	ldr	r3, [r3, #28]
 80017d8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80017dc:	60bb      	str	r3, [r7, #8]
 80017de:	68bb      	ldr	r3, [r7, #8]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Channel7;
 80017e0:	4b2a      	ldr	r3, [pc, #168]	; (800188c <HAL_I2C_MspInit+0x114>)
 80017e2:	4a2b      	ldr	r2, [pc, #172]	; (8001890 <HAL_I2C_MspInit+0x118>)
 80017e4:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80017e6:	4b29      	ldr	r3, [pc, #164]	; (800188c <HAL_I2C_MspInit+0x114>)
 80017e8:	2200      	movs	r2, #0
 80017ea:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80017ec:	4b27      	ldr	r3, [pc, #156]	; (800188c <HAL_I2C_MspInit+0x114>)
 80017ee:	2200      	movs	r2, #0
 80017f0:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80017f2:	4b26      	ldr	r3, [pc, #152]	; (800188c <HAL_I2C_MspInit+0x114>)
 80017f4:	2280      	movs	r2, #128	; 0x80
 80017f6:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80017f8:	4b24      	ldr	r3, [pc, #144]	; (800188c <HAL_I2C_MspInit+0x114>)
 80017fa:	2200      	movs	r2, #0
 80017fc:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80017fe:	4b23      	ldr	r3, [pc, #140]	; (800188c <HAL_I2C_MspInit+0x114>)
 8001800:	2200      	movs	r2, #0
 8001802:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8001804:	4b21      	ldr	r3, [pc, #132]	; (800188c <HAL_I2C_MspInit+0x114>)
 8001806:	2200      	movs	r2, #0
 8001808:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800180a:	4b20      	ldr	r3, [pc, #128]	; (800188c <HAL_I2C_MspInit+0x114>)
 800180c:	2200      	movs	r2, #0
 800180e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8001810:	481e      	ldr	r0, [pc, #120]	; (800188c <HAL_I2C_MspInit+0x114>)
 8001812:	f002 fcbf 	bl	8004194 <HAL_DMA_Init>
 8001816:	4603      	mov	r3, r0
 8001818:	2b00      	cmp	r3, #0
 800181a:	d001      	beq.n	8001820 <HAL_I2C_MspInit+0xa8>
    {
      Error_Handler();
 800181c:	f000 fd1d 	bl	800225a <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c1_rx);
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	4a1a      	ldr	r2, [pc, #104]	; (800188c <HAL_I2C_MspInit+0x114>)
 8001824:	639a      	str	r2, [r3, #56]	; 0x38
 8001826:	4a19      	ldr	r2, [pc, #100]	; (800188c <HAL_I2C_MspInit+0x114>)
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	6253      	str	r3, [r2, #36]	; 0x24

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel6;
 800182c:	4b19      	ldr	r3, [pc, #100]	; (8001894 <HAL_I2C_MspInit+0x11c>)
 800182e:	4a1a      	ldr	r2, [pc, #104]	; (8001898 <HAL_I2C_MspInit+0x120>)
 8001830:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001832:	4b18      	ldr	r3, [pc, #96]	; (8001894 <HAL_I2C_MspInit+0x11c>)
 8001834:	2210      	movs	r2, #16
 8001836:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001838:	4b16      	ldr	r3, [pc, #88]	; (8001894 <HAL_I2C_MspInit+0x11c>)
 800183a:	2200      	movs	r2, #0
 800183c:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800183e:	4b15      	ldr	r3, [pc, #84]	; (8001894 <HAL_I2C_MspInit+0x11c>)
 8001840:	2280      	movs	r2, #128	; 0x80
 8001842:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001844:	4b13      	ldr	r3, [pc, #76]	; (8001894 <HAL_I2C_MspInit+0x11c>)
 8001846:	2200      	movs	r2, #0
 8001848:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800184a:	4b12      	ldr	r3, [pc, #72]	; (8001894 <HAL_I2C_MspInit+0x11c>)
 800184c:	2200      	movs	r2, #0
 800184e:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8001850:	4b10      	ldr	r3, [pc, #64]	; (8001894 <HAL_I2C_MspInit+0x11c>)
 8001852:	2200      	movs	r2, #0
 8001854:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001856:	4b0f      	ldr	r3, [pc, #60]	; (8001894 <HAL_I2C_MspInit+0x11c>)
 8001858:	2200      	movs	r2, #0
 800185a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 800185c:	480d      	ldr	r0, [pc, #52]	; (8001894 <HAL_I2C_MspInit+0x11c>)
 800185e:	f002 fc99 	bl	8004194 <HAL_DMA_Init>
 8001862:	4603      	mov	r3, r0
 8001864:	2b00      	cmp	r3, #0
 8001866:	d001      	beq.n	800186c <HAL_I2C_MspInit+0xf4>
    {
      Error_Handler();
 8001868:	f000 fcf7 	bl	800225a <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	4a09      	ldr	r2, [pc, #36]	; (8001894 <HAL_I2C_MspInit+0x11c>)
 8001870:	635a      	str	r2, [r3, #52]	; 0x34
 8001872:	4a08      	ldr	r2, [pc, #32]	; (8001894 <HAL_I2C_MspInit+0x11c>)
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	6253      	str	r3, [r2, #36]	; 0x24

  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001878:	bf00      	nop
 800187a:	3720      	adds	r7, #32
 800187c:	46bd      	mov	sp, r7
 800187e:	bd80      	pop	{r7, pc}
 8001880:	40005400 	.word	0x40005400
 8001884:	40021000 	.word	0x40021000
 8001888:	40010c00 	.word	0x40010c00
 800188c:	200003d8 	.word	0x200003d8
 8001890:	40020080 	.word	0x40020080
 8001894:	20000340 	.word	0x20000340
 8001898:	4002006c 	.word	0x4002006c

0800189c <EPD_init>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
UBYTE *BlackImage;
int EPD_init(void)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b084      	sub	sp, #16
 80018a0:	af02      	add	r7, sp, #8
    if(DEV_Module_Init()!=0){
 80018a2:	f001 f947 	bl	8002b34 <DEV_Module_Init>
 80018a6:	4603      	mov	r3, r0
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d002      	beq.n	80018b2 <EPD_init+0x16>
        return -1;
 80018ac:	f04f 33ff 	mov.w	r3, #4294967295
 80018b0:	e05a      	b.n	8001968 <EPD_init+0xcc>
    }

    printf("e-Paper Init and Clear...\r\n");
 80018b2:	482f      	ldr	r0, [pc, #188]	; (8001970 <EPD_init+0xd4>)
 80018b4:	f007 f8ca 	bl	8008a4c <puts>
	EPD_2IN9_V2_Init();
 80018b8:	f001 fd8d 	bl	80033d6 <EPD_2IN9_V2_Init>
    EPD_2IN9_V2_Clear();
 80018bc:	f001 fdcf 	bl	800345e <EPD_2IN9_V2_Clear>

    //Create a new image cache
    UWORD Imagesize = ((EPD_2IN9_V2_WIDTH % 8 == 0)? (EPD_2IN9_V2_WIDTH / 8 ): (EPD_2IN9_V2_WIDTH / 8 + 1)) * EPD_2IN9_V2_HEIGHT;
 80018c0:	f44f 5394 	mov.w	r3, #4736	; 0x1280
 80018c4:	80fb      	strh	r3, [r7, #6]
    if((BlackImage = (UBYTE *)malloc(Imagesize)) == NULL) {
 80018c6:	88fb      	ldrh	r3, [r7, #6]
 80018c8:	4618      	mov	r0, r3
 80018ca:	f006 fb2d 	bl	8007f28 <malloc>
 80018ce:	4603      	mov	r3, r0
 80018d0:	461a      	mov	r2, r3
 80018d2:	4b28      	ldr	r3, [pc, #160]	; (8001974 <EPD_init+0xd8>)
 80018d4:	601a      	str	r2, [r3, #0]
 80018d6:	4b27      	ldr	r3, [pc, #156]	; (8001974 <EPD_init+0xd8>)
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d105      	bne.n	80018ea <EPD_init+0x4e>
        printf("Failed to apply for black memory...\r\n");
 80018de:	4826      	ldr	r0, [pc, #152]	; (8001978 <EPD_init+0xdc>)
 80018e0:	f007 f8b4 	bl	8008a4c <puts>
        return -1;
 80018e4:	f04f 33ff 	mov.w	r3, #4294967295
 80018e8:	e03e      	b.n	8001968 <EPD_init+0xcc>
    }
    printf("Paint_NewImage\r\n");
 80018ea:	4824      	ldr	r0, [pc, #144]	; (800197c <EPD_init+0xe0>)
 80018ec:	f007 f8ae 	bl	8008a4c <puts>
    Paint_NewImage(BlackImage, EPD_2IN9_V2_WIDTH, EPD_2IN9_V2_HEIGHT, 90, WHITE);
 80018f0:	4b20      	ldr	r3, [pc, #128]	; (8001974 <EPD_init+0xd8>)
 80018f2:	6818      	ldr	r0, [r3, #0]
 80018f4:	23ff      	movs	r3, #255	; 0xff
 80018f6:	9300      	str	r3, [sp, #0]
 80018f8:	235a      	movs	r3, #90	; 0x5a
 80018fa:	f44f 7294 	mov.w	r2, #296	; 0x128
 80018fe:	2180      	movs	r1, #128	; 0x80
 8001900:	f001 f930 	bl	8002b64 <Paint_NewImage>
	Paint_Clear(WHITE);
 8001904:	20ff      	movs	r0, #255	; 0xff
 8001906:	f001 fadb 	bl	8002ec0 <Paint_Clear>

    Paint_NewImage(BlackImage, EPD_2IN9_V2_WIDTH, EPD_2IN9_V2_HEIGHT, 90, WHITE);
 800190a:	4b1a      	ldr	r3, [pc, #104]	; (8001974 <EPD_init+0xd8>)
 800190c:	6818      	ldr	r0, [r3, #0]
 800190e:	23ff      	movs	r3, #255	; 0xff
 8001910:	9300      	str	r3, [sp, #0]
 8001912:	235a      	movs	r3, #90	; 0x5a
 8001914:	f44f 7294 	mov.w	r2, #296	; 0x128
 8001918:	2180      	movs	r1, #128	; 0x80
 800191a:	f001 f923 	bl	8002b64 <Paint_NewImage>
    printf("show image for array\r\n");
 800191e:	4818      	ldr	r0, [pc, #96]	; (8001980 <EPD_init+0xe4>)
 8001920:	f007 f894 	bl	8008a4c <puts>
    Paint_SelectImage(BlackImage);
 8001924:	4b13      	ldr	r3, [pc, #76]	; (8001974 <EPD_init+0xd8>)
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	4618      	mov	r0, r3
 800192a:	f001 f96f 	bl	8002c0c <Paint_SelectImage>
    Paint_Clear(WHITE);
 800192e:	20ff      	movs	r0, #255	; 0xff
 8001930:	f001 fac6 	bl	8002ec0 <Paint_Clear>
    Paint_DrawBitMap(gImage_2in9);
 8001934:	4813      	ldr	r0, [pc, #76]	; (8001984 <EPD_init+0xe8>)
 8001936:	f001 fc29 	bl	800318c <Paint_DrawBitMap>

    EPD_2IN9_V2_Display(BlackImage);
 800193a:	4b0e      	ldr	r3, [pc, #56]	; (8001974 <EPD_init+0xd8>)
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	4618      	mov	r0, r3
 8001940:	f001 fda6 	bl	8003490 <EPD_2IN9_V2_Display>
    DEV_Delay_ms(3000);
 8001944:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8001948:	f001 fe54 	bl	80035f4 <HAL_Delay>
	Paint_NewImage(BlackImage, EPD_2IN9_V2_WIDTH, EPD_2IN9_V2_HEIGHT, 90, WHITE);
 800194c:	4b09      	ldr	r3, [pc, #36]	; (8001974 <EPD_init+0xd8>)
 800194e:	6818      	ldr	r0, [r3, #0]
 8001950:	23ff      	movs	r3, #255	; 0xff
 8001952:	9300      	str	r3, [sp, #0]
 8001954:	235a      	movs	r3, #90	; 0x5a
 8001956:	f44f 7294 	mov.w	r2, #296	; 0x128
 800195a:	2180      	movs	r1, #128	; 0x80
 800195c:	f001 f902 	bl	8002b64 <Paint_NewImage>
    printf("Drawing\r\n");
 8001960:	4809      	ldr	r0, [pc, #36]	; (8001988 <EPD_init+0xec>)
 8001962:	f007 f873 	bl	8008a4c <puts>
    return 0;
 8001966:	2300      	movs	r3, #0
}
 8001968:	4618      	mov	r0, r3
 800196a:	3708      	adds	r7, #8
 800196c:	46bd      	mov	sp, r7
 800196e:	bd80      	pop	{r7, pc}
 8001970:	0800ada4 	.word	0x0800ada4
 8001974:	200005cc 	.word	0x200005cc
 8001978:	0800adc0 	.word	0x0800adc0
 800197c:	0800ade8 	.word	0x0800ade8
 8001980:	0800adf8 	.word	0x0800adf8
 8001984:	0800b3e0 	.word	0x0800b3e0
 8001988:	0800ae10 	.word	0x0800ae10

0800198c <EPD_write>:


int EPD_write(float wind_speed,char* wind_direction, float rain_fall, float temp, float humi, float air_pressure)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b094      	sub	sp, #80	; 0x50
 8001990:	af02      	add	r7, sp, #8
 8001992:	60f8      	str	r0, [r7, #12]
 8001994:	60b9      	str	r1, [r7, #8]
 8001996:	607a      	str	r2, [r7, #4]
 8001998:	603b      	str	r3, [r7, #0]
    char tem[50];
    //1.Select Image
    Paint_SelectImage(BlackImage);
 800199a:	4b64      	ldr	r3, [pc, #400]	; (8001b2c <EPD_write+0x1a0>)
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	4618      	mov	r0, r3
 80019a0:	f001 f934 	bl	8002c0c <Paint_SelectImage>
    Paint_Clear(WHITE);
 80019a4:	20ff      	movs	r0, #255	; 0xff
 80019a6:	f001 fa8b 	bl	8002ec0 <Paint_Clear>

    // 2.Drawing on the image
    printf("Drawing:BlackImage\r\n");
 80019aa:	4861      	ldr	r0, [pc, #388]	; (8001b30 <EPD_write+0x1a4>)
 80019ac:	f007 f84e 	bl	8008a4c <puts>


    Paint_DrawString_EN(0, 0,"windspeed(m/s):", &Font20, WHITE, BLACK);
 80019b0:	2300      	movs	r3, #0
 80019b2:	9301      	str	r3, [sp, #4]
 80019b4:	23ff      	movs	r3, #255	; 0xff
 80019b6:	9300      	str	r3, [sp, #0]
 80019b8:	4b5e      	ldr	r3, [pc, #376]	; (8001b34 <EPD_write+0x1a8>)
 80019ba:	4a5f      	ldr	r2, [pc, #380]	; (8001b38 <EPD_write+0x1ac>)
 80019bc:	2100      	movs	r1, #0
 80019be:	2000      	movs	r0, #0
 80019c0:	f001 fb90 	bl	80030e4 <Paint_DrawString_EN>
    sprintf(tem,"%.2f",wind_speed);
 80019c4:	68f8      	ldr	r0, [r7, #12]
 80019c6:	f7fe fd2f 	bl	8000428 <__aeabi_f2d>
 80019ca:	4602      	mov	r2, r0
 80019cc:	460b      	mov	r3, r1
 80019ce:	f107 0014 	add.w	r0, r7, #20
 80019d2:	495a      	ldr	r1, [pc, #360]	; (8001b3c <EPD_write+0x1b0>)
 80019d4:	f007 f852 	bl	8008a7c <siprintf>
    Paint_DrawString_EN(205, 0,tem, &Font20, WHITE, BLACK);
 80019d8:	f107 0214 	add.w	r2, r7, #20
 80019dc:	2300      	movs	r3, #0
 80019de:	9301      	str	r3, [sp, #4]
 80019e0:	23ff      	movs	r3, #255	; 0xff
 80019e2:	9300      	str	r3, [sp, #0]
 80019e4:	4b53      	ldr	r3, [pc, #332]	; (8001b34 <EPD_write+0x1a8>)
 80019e6:	2100      	movs	r1, #0
 80019e8:	20cd      	movs	r0, #205	; 0xcd
 80019ea:	f001 fb7b 	bl	80030e4 <Paint_DrawString_EN>

    Paint_DrawString_EN(0, 20, "wind direction:", &Font20, WHITE, BLACK);
 80019ee:	2300      	movs	r3, #0
 80019f0:	9301      	str	r3, [sp, #4]
 80019f2:	23ff      	movs	r3, #255	; 0xff
 80019f4:	9300      	str	r3, [sp, #0]
 80019f6:	4b4f      	ldr	r3, [pc, #316]	; (8001b34 <EPD_write+0x1a8>)
 80019f8:	4a51      	ldr	r2, [pc, #324]	; (8001b40 <EPD_write+0x1b4>)
 80019fa:	2114      	movs	r1, #20
 80019fc:	2000      	movs	r0, #0
 80019fe:	f001 fb71 	bl	80030e4 <Paint_DrawString_EN>
    Paint_DrawString_EN(210, 20, wind_direction, &Font20, WHITE, BLACK);
 8001a02:	2300      	movs	r3, #0
 8001a04:	9301      	str	r3, [sp, #4]
 8001a06:	23ff      	movs	r3, #255	; 0xff
 8001a08:	9300      	str	r3, [sp, #0]
 8001a0a:	4b4a      	ldr	r3, [pc, #296]	; (8001b34 <EPD_write+0x1a8>)
 8001a0c:	68ba      	ldr	r2, [r7, #8]
 8001a0e:	2114      	movs	r1, #20
 8001a10:	20d2      	movs	r0, #210	; 0xd2
 8001a12:	f001 fb67 	bl	80030e4 <Paint_DrawString_EN>

    Paint_DrawString_EN(0, 40,"rainfall(mm):", &Font20, WHITE, BLACK);
 8001a16:	2300      	movs	r3, #0
 8001a18:	9301      	str	r3, [sp, #4]
 8001a1a:	23ff      	movs	r3, #255	; 0xff
 8001a1c:	9300      	str	r3, [sp, #0]
 8001a1e:	4b45      	ldr	r3, [pc, #276]	; (8001b34 <EPD_write+0x1a8>)
 8001a20:	4a48      	ldr	r2, [pc, #288]	; (8001b44 <EPD_write+0x1b8>)
 8001a22:	2128      	movs	r1, #40	; 0x28
 8001a24:	2000      	movs	r0, #0
 8001a26:	f001 fb5d 	bl	80030e4 <Paint_DrawString_EN>
    sprintf(tem,"%.2f",rain_fall);
 8001a2a:	6878      	ldr	r0, [r7, #4]
 8001a2c:	f7fe fcfc 	bl	8000428 <__aeabi_f2d>
 8001a30:	4602      	mov	r2, r0
 8001a32:	460b      	mov	r3, r1
 8001a34:	f107 0014 	add.w	r0, r7, #20
 8001a38:	4940      	ldr	r1, [pc, #256]	; (8001b3c <EPD_write+0x1b0>)
 8001a3a:	f007 f81f 	bl	8008a7c <siprintf>
    Paint_DrawString_EN(180, 40,tem, &Font20, WHITE, BLACK);
 8001a3e:	f107 0214 	add.w	r2, r7, #20
 8001a42:	2300      	movs	r3, #0
 8001a44:	9301      	str	r3, [sp, #4]
 8001a46:	23ff      	movs	r3, #255	; 0xff
 8001a48:	9300      	str	r3, [sp, #0]
 8001a4a:	4b3a      	ldr	r3, [pc, #232]	; (8001b34 <EPD_write+0x1a8>)
 8001a4c:	2128      	movs	r1, #40	; 0x28
 8001a4e:	20b4      	movs	r0, #180	; 0xb4
 8001a50:	f001 fb48 	bl	80030e4 <Paint_DrawString_EN>

    Paint_DrawString_EN(0, 60, "temperature(c):", &Font20, WHITE, BLACK);
 8001a54:	2300      	movs	r3, #0
 8001a56:	9301      	str	r3, [sp, #4]
 8001a58:	23ff      	movs	r3, #255	; 0xff
 8001a5a:	9300      	str	r3, [sp, #0]
 8001a5c:	4b35      	ldr	r3, [pc, #212]	; (8001b34 <EPD_write+0x1a8>)
 8001a5e:	4a3a      	ldr	r2, [pc, #232]	; (8001b48 <EPD_write+0x1bc>)
 8001a60:	213c      	movs	r1, #60	; 0x3c
 8001a62:	2000      	movs	r0, #0
 8001a64:	f001 fb3e 	bl	80030e4 <Paint_DrawString_EN>
    sprintf(tem,"%.2f",temp);
 8001a68:	6838      	ldr	r0, [r7, #0]
 8001a6a:	f7fe fcdd 	bl	8000428 <__aeabi_f2d>
 8001a6e:	4602      	mov	r2, r0
 8001a70:	460b      	mov	r3, r1
 8001a72:	f107 0014 	add.w	r0, r7, #20
 8001a76:	4931      	ldr	r1, [pc, #196]	; (8001b3c <EPD_write+0x1b0>)
 8001a78:	f007 f800 	bl	8008a7c <siprintf>
    Paint_DrawString_EN(210, 60,tem, &Font20, WHITE, BLACK);
 8001a7c:	f107 0214 	add.w	r2, r7, #20
 8001a80:	2300      	movs	r3, #0
 8001a82:	9301      	str	r3, [sp, #4]
 8001a84:	23ff      	movs	r3, #255	; 0xff
 8001a86:	9300      	str	r3, [sp, #0]
 8001a88:	4b2a      	ldr	r3, [pc, #168]	; (8001b34 <EPD_write+0x1a8>)
 8001a8a:	213c      	movs	r1, #60	; 0x3c
 8001a8c:	20d2      	movs	r0, #210	; 0xd2
 8001a8e:	f001 fb29 	bl	80030e4 <Paint_DrawString_EN>

    Paint_DrawString_EN(0, 80,"humidity:", &Font20, WHITE, BLACK);
 8001a92:	2300      	movs	r3, #0
 8001a94:	9301      	str	r3, [sp, #4]
 8001a96:	23ff      	movs	r3, #255	; 0xff
 8001a98:	9300      	str	r3, [sp, #0]
 8001a9a:	4b26      	ldr	r3, [pc, #152]	; (8001b34 <EPD_write+0x1a8>)
 8001a9c:	4a2b      	ldr	r2, [pc, #172]	; (8001b4c <EPD_write+0x1c0>)
 8001a9e:	2150      	movs	r1, #80	; 0x50
 8001aa0:	2000      	movs	r0, #0
 8001aa2:	f001 fb1f 	bl	80030e4 <Paint_DrawString_EN>
    sprintf(tem,"%.2f",humi);
 8001aa6:	6d38      	ldr	r0, [r7, #80]	; 0x50
 8001aa8:	f7fe fcbe 	bl	8000428 <__aeabi_f2d>
 8001aac:	4602      	mov	r2, r0
 8001aae:	460b      	mov	r3, r1
 8001ab0:	f107 0014 	add.w	r0, r7, #20
 8001ab4:	4921      	ldr	r1, [pc, #132]	; (8001b3c <EPD_write+0x1b0>)
 8001ab6:	f006 ffe1 	bl	8008a7c <siprintf>
    Paint_DrawString_EN(120, 80,tem, &Font20, WHITE, BLACK);
 8001aba:	f107 0214 	add.w	r2, r7, #20
 8001abe:	2300      	movs	r3, #0
 8001ac0:	9301      	str	r3, [sp, #4]
 8001ac2:	23ff      	movs	r3, #255	; 0xff
 8001ac4:	9300      	str	r3, [sp, #0]
 8001ac6:	4b1b      	ldr	r3, [pc, #108]	; (8001b34 <EPD_write+0x1a8>)
 8001ac8:	2150      	movs	r1, #80	; 0x50
 8001aca:	2078      	movs	r0, #120	; 0x78
 8001acc:	f001 fb0a 	bl	80030e4 <Paint_DrawString_EN>

    Paint_DrawString_EN(0, 100, "air pres(hPa):", &Font20, WHITE, BLACK);
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	9301      	str	r3, [sp, #4]
 8001ad4:	23ff      	movs	r3, #255	; 0xff
 8001ad6:	9300      	str	r3, [sp, #0]
 8001ad8:	4b16      	ldr	r3, [pc, #88]	; (8001b34 <EPD_write+0x1a8>)
 8001ada:	4a1d      	ldr	r2, [pc, #116]	; (8001b50 <EPD_write+0x1c4>)
 8001adc:	2164      	movs	r1, #100	; 0x64
 8001ade:	2000      	movs	r0, #0
 8001ae0:	f001 fb00 	bl	80030e4 <Paint_DrawString_EN>
    sprintf(tem,"%.0f",air_pressure);
 8001ae4:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8001ae6:	f7fe fc9f 	bl	8000428 <__aeabi_f2d>
 8001aea:	4602      	mov	r2, r0
 8001aec:	460b      	mov	r3, r1
 8001aee:	f107 0014 	add.w	r0, r7, #20
 8001af2:	4918      	ldr	r1, [pc, #96]	; (8001b54 <EPD_write+0x1c8>)
 8001af4:	f006 ffc2 	bl	8008a7c <siprintf>
    Paint_DrawString_EN(200, 100,tem, &Font20, WHITE, BLACK);
 8001af8:	f107 0214 	add.w	r2, r7, #20
 8001afc:	2300      	movs	r3, #0
 8001afe:	9301      	str	r3, [sp, #4]
 8001b00:	23ff      	movs	r3, #255	; 0xff
 8001b02:	9300      	str	r3, [sp, #0]
 8001b04:	4b0b      	ldr	r3, [pc, #44]	; (8001b34 <EPD_write+0x1a8>)
 8001b06:	2164      	movs	r1, #100	; 0x64
 8001b08:	20c8      	movs	r0, #200	; 0xc8
 8001b0a:	f001 faeb 	bl	80030e4 <Paint_DrawString_EN>


    EPD_2IN9_V2_Display_Base(BlackImage);
 8001b0e:	4b07      	ldr	r3, [pc, #28]	; (8001b2c <EPD_write+0x1a0>)
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	4618      	mov	r0, r3
 8001b14:	f001 fcda 	bl	80034cc <EPD_2IN9_V2_Display_Base>
    DEV_Delay_ms(3000);
 8001b18:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8001b1c:	f001 fd6a 	bl	80035f4 <HAL_Delay>
    return 0;
 8001b20:	2300      	movs	r3, #0
}
 8001b22:	4618      	mov	r0, r3
 8001b24:	3748      	adds	r7, #72	; 0x48
 8001b26:	46bd      	mov	sp, r7
 8001b28:	bd80      	pop	{r7, pc}
 8001b2a:	bf00      	nop
 8001b2c:	200005cc 	.word	0x200005cc
 8001b30:	0800ae1c 	.word	0x0800ae1c
 8001b34:	20000010 	.word	0x20000010
 8001b38:	0800ae30 	.word	0x0800ae30
 8001b3c:	0800ae40 	.word	0x0800ae40
 8001b40:	0800ae48 	.word	0x0800ae48
 8001b44:	0800ae58 	.word	0x0800ae58
 8001b48:	0800ae68 	.word	0x0800ae68
 8001b4c:	0800ae78 	.word	0x0800ae78
 8001b50:	0800ae84 	.word	0x0800ae84
 8001b54:	0800ae94 	.word	0x0800ae94

08001b58 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001b58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001b5c:	b08f      	sub	sp, #60	; 0x3c
 8001b5e:	af08      	add	r7, sp, #32
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001b60:	f001 fce6 	bl	8003530 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001b64:	f000 fb18 	bl	8002198 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001b68:	f7ff fd12 	bl	8001590 <MX_GPIO_Init>
  MX_DMA_Init();
 8001b6c:	f7ff fcd2 	bl	8001514 <MX_DMA_Init>
  MX_ADC1_Init();
 8001b70:	f7fe ffda 	bl	8000b28 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 8001b74:	f000 fed2 	bl	800291c <MX_USART1_UART_Init>
  MX_I2C1_Init();
 8001b78:	f7ff fdd0 	bl	800171c <MX_I2C1_Init>
  MX_TIM2_Init();
 8001b7c:	f000 fdc2 	bl	8002704 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001b80:	f000 fe14 	bl	80027ac <MX_TIM3_Init>
  MX_SPI1_Init();
 8001b84:	f000 fb6e 	bl	8002264 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

	__HAL_UART_ENABLE_IT(&huart1, UART_IT_IDLE); // �??????????????????????鍚覆鍙ｇ┖闂蹭腑锟??????????????
 8001b88:	4b9b      	ldr	r3, [pc, #620]	; (8001df8 <main+0x2a0>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	68da      	ldr	r2, [r3, #12]
 8001b8e:	4b9a      	ldr	r3, [pc, #616]	; (8001df8 <main+0x2a0>)
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	f042 0210 	orr.w	r2, r2, #16
 8001b96:	60da      	str	r2, [r3, #12]
	HAL_ADC_Start_DMA((ADC_HandleTypeDef*)&hadc1, (uint32_t*)ADC_Value, (uint32_t)10); //通道�??1
 8001b98:	220a      	movs	r2, #10
 8001b9a:	4998      	ldr	r1, [pc, #608]	; (8001dfc <main+0x2a4>)
 8001b9c:	4898      	ldr	r0, [pc, #608]	; (8001e00 <main+0x2a8>)
 8001b9e:	f001 fe25 	bl	80037ec <HAL_ADC_Start_DMA>
	bmp280_init();
 8001ba2:	f7ff f8b7 	bl	8000d14 <bmp280_init>

	HAL_ADC_Start_DMA(&hadc1, &ADC_Value, 100);
 8001ba6:	2264      	movs	r2, #100	; 0x64
 8001ba8:	4994      	ldr	r1, [pc, #592]	; (8001dfc <main+0x2a4>)
 8001baa:	4895      	ldr	r0, [pc, #596]	; (8001e00 <main+0x2a8>)
 8001bac:	f001 fe1e 	bl	80037ec <HAL_ADC_Start_DMA>
	HAL_UART_Transmit_DMA(&huart1, (uint8_t*)"AT+RST\r\n", 8);
 8001bb0:	2208      	movs	r2, #8
 8001bb2:	4994      	ldr	r1, [pc, #592]	; (8001e04 <main+0x2ac>)
 8001bb4:	4890      	ldr	r0, [pc, #576]	; (8001df8 <main+0x2a0>)
 8001bb6:	f005 fc99 	bl	80074ec <HAL_UART_Transmit_DMA>
	HAL_Delay(3);
 8001bba:	2003      	movs	r0, #3
 8001bbc:	f001 fd1a 	bl	80035f4 <HAL_Delay>
	HAL_UART_Transmit_DMA(&huart1, (uint8_t*)"AT+CWMODE=1\r\n", 13);
 8001bc0:	220d      	movs	r2, #13
 8001bc2:	4991      	ldr	r1, [pc, #580]	; (8001e08 <main+0x2b0>)
 8001bc4:	488c      	ldr	r0, [pc, #560]	; (8001df8 <main+0x2a0>)
 8001bc6:	f005 fc91 	bl	80074ec <HAL_UART_Transmit_DMA>
	HAL_Delay(3);
 8001bca:	2003      	movs	r0, #3
 8001bcc:	f001 fd12 	bl	80035f4 <HAL_Delay>
	HAL_UART_Transmit_DMA(&huart1, (uint8_t*)"AT+CWJAP=\"zjn\",\"13536712286\"\r\n", 31);
 8001bd0:	221f      	movs	r2, #31
 8001bd2:	498e      	ldr	r1, [pc, #568]	; (8001e0c <main+0x2b4>)
 8001bd4:	4888      	ldr	r0, [pc, #544]	; (8001df8 <main+0x2a0>)
 8001bd6:	f005 fc89 	bl	80074ec <HAL_UART_Transmit_DMA>
	HAL_Delay(3);
 8001bda:	2003      	movs	r0, #3
 8001bdc:	f001 fd0a 	bl	80035f4 <HAL_Delay>
	EPD_init();
 8001be0:	f7ff fe5c 	bl	800189c <EPD_init>
  /* USER CODE BEGIN WHILE */
  int i;
  while (1)
  {
    /* USER CODE END WHILE */
	  ad1 = 0;
 8001be4:	498a      	ldr	r1, [pc, #552]	; (8001e10 <main+0x2b8>)
 8001be6:	f04f 0200 	mov.w	r2, #0
 8001bea:	f04f 0300 	mov.w	r3, #0
 8001bee:	e9c1 2300 	strd	r2, r3, [r1]
    /* USER CODE BEGIN 3 */
	bmp280_getTemperature();
 8001bf2:	f7ff f9b1 	bl	8000f58 <bmp280_getTemperature>
	bmp280_getAtmosPressure();
 8001bf6:	f7ff faab 	bl	8001150 <bmp280_getAtmosPressure>
	for(i = 0; i < 100; i++)
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	617b      	str	r3, [r7, #20]
 8001bfe:	e013      	b.n	8001c28 <main+0xd0>
		ad1 += ADC_Value[i];
 8001c00:	4a7e      	ldr	r2, [pc, #504]	; (8001dfc <main+0x2a4>)
 8001c02:	697b      	ldr	r3, [r7, #20]
 8001c04:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001c08:	4618      	mov	r0, r3
 8001c0a:	f7fe fbfb 	bl	8000404 <__aeabi_i2d>
 8001c0e:	4b80      	ldr	r3, [pc, #512]	; (8001e10 <main+0x2b8>)
 8001c10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c14:	f7fe faaa 	bl	800016c <__adddf3>
 8001c18:	4602      	mov	r2, r0
 8001c1a:	460b      	mov	r3, r1
 8001c1c:	497c      	ldr	r1, [pc, #496]	; (8001e10 <main+0x2b8>)
 8001c1e:	e9c1 2300 	strd	r2, r3, [r1]
	for(i = 0; i < 100; i++)
 8001c22:	697b      	ldr	r3, [r7, #20]
 8001c24:	3301      	adds	r3, #1
 8001c26:	617b      	str	r3, [r7, #20]
 8001c28:	697b      	ldr	r3, [r7, #20]
 8001c2a:	2b63      	cmp	r3, #99	; 0x63
 8001c2c:	dde8      	ble.n	8001c00 <main+0xa8>
	int tmp = (int)ad1/100;
 8001c2e:	4b78      	ldr	r3, [pc, #480]	; (8001e10 <main+0x2b8>)
 8001c30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c34:	4610      	mov	r0, r2
 8001c36:	4619      	mov	r1, r3
 8001c38:	f7fe fefe 	bl	8000a38 <__aeabi_d2iz>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	4a75      	ldr	r2, [pc, #468]	; (8001e14 <main+0x2bc>)
 8001c40:	fb82 1203 	smull	r1, r2, r2, r3
 8001c44:	1152      	asrs	r2, r2, #5
 8001c46:	17db      	asrs	r3, r3, #31
 8001c48:	1ad3      	subs	r3, r2, r3
 8001c4a:	60bb      	str	r3, [r7, #8]
	switch(tmp)
 8001c4c:	68bb      	ldr	r3, [r7, #8]
 8001c4e:	f5b3 7fc9 	cmp.w	r3, #402	; 0x192
 8001c52:	f300 80b1 	bgt.w	8001db8 <main+0x260>
 8001c56:	68bb      	ldr	r3, [r7, #8]
 8001c58:	f5b3 7fac 	cmp.w	r3, #344	; 0x158
 8001c5c:	dc0e      	bgt.n	8001c7c <main+0x124>
 8001c5e:	68bb      	ldr	r3, [r7, #8]
 8001c60:	2bc7      	cmp	r3, #199	; 0xc7
 8001c62:	f000 808d 	beq.w	8001d80 <main+0x228>
 8001c66:	68bb      	ldr	r3, [r7, #8]
 8001c68:	2bc7      	cmp	r3, #199	; 0xc7
 8001c6a:	f2c0 80a5 	blt.w	8001db8 <main+0x260>
 8001c6e:	68bb      	ldr	r3, [r7, #8]
 8001c70:	f2a3 1327 	subw	r3, r3, #295	; 0x127
 8001c74:	2b03      	cmp	r3, #3
 8001c76:	f200 809f 	bhi.w	8001db8 <main+0x260>
 8001c7a:	e08d      	b.n	8001d98 <main+0x240>
 8001c7c:	68bb      	ldr	r3, [r7, #8]
 8001c7e:	f2a3 1359 	subw	r3, r3, #345	; 0x159
 8001c82:	2b39      	cmp	r3, #57	; 0x39
 8001c84:	f200 8098 	bhi.w	8001db8 <main+0x260>
 8001c88:	a201      	add	r2, pc, #4	; (adr r2, 8001c90 <main+0x138>)
 8001c8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c8e:	bf00      	nop
 8001c90:	08001db1 	.word	0x08001db1
 8001c94:	08001db1 	.word	0x08001db1
 8001c98:	08001db9 	.word	0x08001db9
 8001c9c:	08001db9 	.word	0x08001db9
 8001ca0:	08001db9 	.word	0x08001db9
 8001ca4:	08001db9 	.word	0x08001db9
 8001ca8:	08001db9 	.word	0x08001db9
 8001cac:	08001db9 	.word	0x08001db9
 8001cb0:	08001db9 	.word	0x08001db9
 8001cb4:	08001db9 	.word	0x08001db9
 8001cb8:	08001db9 	.word	0x08001db9
 8001cbc:	08001db9 	.word	0x08001db9
 8001cc0:	08001db9 	.word	0x08001db9
 8001cc4:	08001db9 	.word	0x08001db9
 8001cc8:	08001db9 	.word	0x08001db9
 8001ccc:	08001db9 	.word	0x08001db9
 8001cd0:	08001db9 	.word	0x08001db9
 8001cd4:	08001db9 	.word	0x08001db9
 8001cd8:	08001db9 	.word	0x08001db9
 8001cdc:	08001db9 	.word	0x08001db9
 8001ce0:	08001db9 	.word	0x08001db9
 8001ce4:	08001db9 	.word	0x08001db9
 8001ce8:	08001db9 	.word	0x08001db9
 8001cec:	08001d91 	.word	0x08001d91
 8001cf0:	08001d91 	.word	0x08001d91
 8001cf4:	08001db9 	.word	0x08001db9
 8001cf8:	08001db9 	.word	0x08001db9
 8001cfc:	08001db9 	.word	0x08001db9
 8001d00:	08001db9 	.word	0x08001db9
 8001d04:	08001db9 	.word	0x08001db9
 8001d08:	08001db9 	.word	0x08001db9
 8001d0c:	08001db9 	.word	0x08001db9
 8001d10:	08001db9 	.word	0x08001db9
 8001d14:	08001db9 	.word	0x08001db9
 8001d18:	08001db9 	.word	0x08001db9
 8001d1c:	08001db9 	.word	0x08001db9
 8001d20:	08001db9 	.word	0x08001db9
 8001d24:	08001db9 	.word	0x08001db9
 8001d28:	08001db9 	.word	0x08001db9
 8001d2c:	08001db9 	.word	0x08001db9
 8001d30:	08001da1 	.word	0x08001da1
 8001d34:	08001db9 	.word	0x08001db9
 8001d38:	08001db9 	.word	0x08001db9
 8001d3c:	08001db9 	.word	0x08001db9
 8001d40:	08001db9 	.word	0x08001db9
 8001d44:	08001db9 	.word	0x08001db9
 8001d48:	08001db9 	.word	0x08001db9
 8001d4c:	08001db9 	.word	0x08001db9
 8001d50:	08001db9 	.word	0x08001db9
 8001d54:	08001da9 	.word	0x08001da9
 8001d58:	08001db9 	.word	0x08001db9
 8001d5c:	08001db9 	.word	0x08001db9
 8001d60:	08001db9 	.word	0x08001db9
 8001d64:	08001d89 	.word	0x08001d89
 8001d68:	08001db9 	.word	0x08001db9
 8001d6c:	08001d81 	.word	0x08001d81
 8001d70:	08001d79 	.word	0x08001d79
 8001d74:	08001d79 	.word	0x08001d79
	{
	case 402:case 401:dir = "W"; break;
 8001d78:	4b27      	ldr	r3, [pc, #156]	; (8001e18 <main+0x2c0>)
 8001d7a:	4a28      	ldr	r2, [pc, #160]	; (8001e1c <main+0x2c4>)
 8001d7c:	601a      	str	r2, [r3, #0]
 8001d7e:	e01b      	b.n	8001db8 <main+0x260>
	case 199:case 400:dir = "WN"; break;
 8001d80:	4b25      	ldr	r3, [pc, #148]	; (8001e18 <main+0x2c0>)
 8001d82:	4a27      	ldr	r2, [pc, #156]	; (8001e20 <main+0x2c8>)
 8001d84:	601a      	str	r2, [r3, #0]
 8001d86:	e017      	b.n	8001db8 <main+0x260>
	case 398:dir = "N"; break;
 8001d88:	4b23      	ldr	r3, [pc, #140]	; (8001e18 <main+0x2c0>)
 8001d8a:	4a26      	ldr	r2, [pc, #152]	; (8001e24 <main+0x2cc>)
 8001d8c:	601a      	str	r2, [r3, #0]
 8001d8e:	e013      	b.n	8001db8 <main+0x260>
	case 369:case 368:dir = "S"; break;
 8001d90:	4b21      	ldr	r3, [pc, #132]	; (8001e18 <main+0x2c0>)
 8001d92:	4a25      	ldr	r2, [pc, #148]	; (8001e28 <main+0x2d0>)
 8001d94:	601a      	str	r2, [r3, #0]
 8001d96:	e00f      	b.n	8001db8 <main+0x260>
	case 295:case 296:case 297:case 298:dir = "E"; break;
 8001d98:	4b1f      	ldr	r3, [pc, #124]	; (8001e18 <main+0x2c0>)
 8001d9a:	4a24      	ldr	r2, [pc, #144]	; (8001e2c <main+0x2d4>)
 8001d9c:	601a      	str	r2, [r3, #0]
 8001d9e:	e00b      	b.n	8001db8 <main+0x260>
	case 385:dir = "EN"; break;
 8001da0:	4b1d      	ldr	r3, [pc, #116]	; (8001e18 <main+0x2c0>)
 8001da2:	4a23      	ldr	r2, [pc, #140]	; (8001e30 <main+0x2d8>)
 8001da4:	601a      	str	r2, [r3, #0]
 8001da6:	e007      	b.n	8001db8 <main+0x260>
	case 394:dir = "WS"; break;
 8001da8:	4b1b      	ldr	r3, [pc, #108]	; (8001e18 <main+0x2c0>)
 8001daa:	4a22      	ldr	r2, [pc, #136]	; (8001e34 <main+0x2dc>)
 8001dac:	601a      	str	r2, [r3, #0]
 8001dae:	e003      	b.n	8001db8 <main+0x260>
	case 345:case 346:dir = "ES"; break;
 8001db0:	4b19      	ldr	r3, [pc, #100]	; (8001e18 <main+0x2c0>)
 8001db2:	4a21      	ldr	r2, [pc, #132]	; (8001e38 <main+0x2e0>)
 8001db4:	601a      	str	r2, [r3, #0]
 8001db6:	bf00      	nop
	};
	if(wind_count - last_wind_count >= 0.000001)
 8001db8:	4b20      	ldr	r3, [pc, #128]	; (8001e3c <main+0x2e4>)
 8001dba:	681a      	ldr	r2, [r3, #0]
 8001dbc:	4b20      	ldr	r3, [pc, #128]	; (8001e40 <main+0x2e8>)
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	429a      	cmp	r2, r3
 8001dc2:	d041      	beq.n	8001e48 <main+0x2f0>
	{
		speed = (wind_count - last_wind_count) * 0.34;
 8001dc4:	4b1d      	ldr	r3, [pc, #116]	; (8001e3c <main+0x2e4>)
 8001dc6:	681a      	ldr	r2, [r3, #0]
 8001dc8:	4b1d      	ldr	r3, [pc, #116]	; (8001e40 <main+0x2e8>)
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	1ad3      	subs	r3, r2, r3
 8001dce:	4618      	mov	r0, r3
 8001dd0:	f7fe fb08 	bl	80003e4 <__aeabi_ui2d>
 8001dd4:	a306      	add	r3, pc, #24	; (adr r3, 8001df0 <main+0x298>)
 8001dd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dda:	f7fe fb7d 	bl	80004d8 <__aeabi_dmul>
 8001dde:	4602      	mov	r2, r0
 8001de0:	460b      	mov	r3, r1
 8001de2:	4918      	ldr	r1, [pc, #96]	; (8001e44 <main+0x2ec>)
 8001de4:	e9c1 2300 	strd	r2, r3, [r1]
 8001de8:	e035      	b.n	8001e56 <main+0x2fe>
 8001dea:	bf00      	nop
 8001dec:	f3af 8000 	nop.w
 8001df0:	5c28f5c3 	.word	0x5c28f5c3
 8001df4:	3fd5c28f 	.word	0x3fd5c28f
 8001df8:	20000808 	.word	0x20000808
 8001dfc:	2000042c 	.word	0x2000042c
 8001e00:	200002cc 	.word	0x200002cc
 8001e04:	0800ae9c 	.word	0x0800ae9c
 8001e08:	0800aea8 	.word	0x0800aea8
 8001e0c:	0800aeb8 	.word	0x0800aeb8
 8001e10:	200004f8 	.word	0x200004f8
 8001e14:	51eb851f 	.word	0x51eb851f
 8001e18:	20000000 	.word	0x20000000
 8001e1c:	0800aed8 	.word	0x0800aed8
 8001e20:	0800aedc 	.word	0x0800aedc
 8001e24:	0800aee0 	.word	0x0800aee0
 8001e28:	0800aee4 	.word	0x0800aee4
 8001e2c:	0800aee8 	.word	0x0800aee8
 8001e30:	0800aeec 	.word	0x0800aeec
 8001e34:	0800aef0 	.word	0x0800aef0
 8001e38:	0800aef4 	.word	0x0800aef4
 8001e3c:	200002a8 	.word	0x200002a8
 8001e40:	200002ac 	.word	0x200002ac
 8001e44:	200002b8 	.word	0x200002b8
	}
	else
	{
		speed = 0;
 8001e48:	496b      	ldr	r1, [pc, #428]	; (8001ff8 <main+0x4a0>)
 8001e4a:	f04f 0200 	mov.w	r2, #0
 8001e4e:	f04f 0300 	mov.w	r3, #0
 8001e52:	e9c1 2300 	strd	r2, r3, [r1]
	}
	buf_length = sprintf(buf, "temperature:%.2f 'C; QNH :%.2fhPa; Wind_Direction: %s; Wind_Speed: %.2f m/s; Rain_Count: %.2f mm; \r\n", bmp_280_temperature, bmp_280_atmospressure / 100,dir, speed, rain_count * 0.33);
 8001e56:	4b69      	ldr	r3, [pc, #420]	; (8001ffc <main+0x4a4>)
 8001e58:	e9d3 8900 	ldrd	r8, r9, [r3]
 8001e5c:	4b68      	ldr	r3, [pc, #416]	; (8002000 <main+0x4a8>)
 8001e5e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001e62:	f04f 0200 	mov.w	r2, #0
 8001e66:	4b67      	ldr	r3, [pc, #412]	; (8002004 <main+0x4ac>)
 8001e68:	f7fe fc60 	bl	800072c <__aeabi_ddiv>
 8001e6c:	4602      	mov	r2, r0
 8001e6e:	460b      	mov	r3, r1
 8001e70:	4692      	mov	sl, r2
 8001e72:	469b      	mov	fp, r3
 8001e74:	4b64      	ldr	r3, [pc, #400]	; (8002008 <main+0x4b0>)
 8001e76:	681e      	ldr	r6, [r3, #0]
 8001e78:	4b5f      	ldr	r3, [pc, #380]	; (8001ff8 <main+0x4a0>)
 8001e7a:	e9d3 4500 	ldrd	r4, r5, [r3]
 8001e7e:	4b63      	ldr	r3, [pc, #396]	; (800200c <main+0x4b4>)
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	4618      	mov	r0, r3
 8001e84:	f7fe faae 	bl	80003e4 <__aeabi_ui2d>
 8001e88:	a359      	add	r3, pc, #356	; (adr r3, 8001ff0 <main+0x498>)
 8001e8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e8e:	f7fe fb23 	bl	80004d8 <__aeabi_dmul>
 8001e92:	4602      	mov	r2, r0
 8001e94:	460b      	mov	r3, r1
 8001e96:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8001e9a:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8001e9e:	9602      	str	r6, [sp, #8]
 8001ea0:	e9cd ab00 	strd	sl, fp, [sp]
 8001ea4:	4642      	mov	r2, r8
 8001ea6:	464b      	mov	r3, r9
 8001ea8:	4959      	ldr	r1, [pc, #356]	; (8002010 <main+0x4b8>)
 8001eaa:	485a      	ldr	r0, [pc, #360]	; (8002014 <main+0x4bc>)
 8001eac:	f006 fde6 	bl	8008a7c <siprintf>
 8001eb0:	4603      	mov	r3, r0
 8001eb2:	4a59      	ldr	r2, [pc, #356]	; (8002018 <main+0x4c0>)
 8001eb4:	6013      	str	r3, [r2, #0]
	last_wind_count = wind_count;
 8001eb6:	4b59      	ldr	r3, [pc, #356]	; (800201c <main+0x4c4>)
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	4a59      	ldr	r2, [pc, #356]	; (8002020 <main+0x4c8>)
 8001ebc:	6013      	str	r3, [r2, #0]
	EPD_write(speed,dir,rain_count * 0.33,bmp_280_temperature, 0,bmp_280_atmospressure / 100);
 8001ebe:	4b4e      	ldr	r3, [pc, #312]	; (8001ff8 <main+0x4a0>)
 8001ec0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ec4:	4610      	mov	r0, r2
 8001ec6:	4619      	mov	r1, r3
 8001ec8:	f7fe fdde 	bl	8000a88 <__aeabi_d2f>
 8001ecc:	4605      	mov	r5, r0
 8001ece:	4b4e      	ldr	r3, [pc, #312]	; (8002008 <main+0x4b0>)
 8001ed0:	681c      	ldr	r4, [r3, #0]
 8001ed2:	4b4e      	ldr	r3, [pc, #312]	; (800200c <main+0x4b4>)
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	f7fe fa84 	bl	80003e4 <__aeabi_ui2d>
 8001edc:	a344      	add	r3, pc, #272	; (adr r3, 8001ff0 <main+0x498>)
 8001ede:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ee2:	f7fe faf9 	bl	80004d8 <__aeabi_dmul>
 8001ee6:	4602      	mov	r2, r0
 8001ee8:	460b      	mov	r3, r1
 8001eea:	4610      	mov	r0, r2
 8001eec:	4619      	mov	r1, r3
 8001eee:	f7fe fdcb 	bl	8000a88 <__aeabi_d2f>
 8001ef2:	4606      	mov	r6, r0
 8001ef4:	4b41      	ldr	r3, [pc, #260]	; (8001ffc <main+0x4a4>)
 8001ef6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001efa:	4610      	mov	r0, r2
 8001efc:	4619      	mov	r1, r3
 8001efe:	f7fe fdc3 	bl	8000a88 <__aeabi_d2f>
 8001f02:	4680      	mov	r8, r0
 8001f04:	4b3e      	ldr	r3, [pc, #248]	; (8002000 <main+0x4a8>)
 8001f06:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001f0a:	f04f 0200 	mov.w	r2, #0
 8001f0e:	4b3d      	ldr	r3, [pc, #244]	; (8002004 <main+0x4ac>)
 8001f10:	f7fe fc0c 	bl	800072c <__aeabi_ddiv>
 8001f14:	4602      	mov	r2, r0
 8001f16:	460b      	mov	r3, r1
 8001f18:	4610      	mov	r0, r2
 8001f1a:	4619      	mov	r1, r3
 8001f1c:	f7fe fdb4 	bl	8000a88 <__aeabi_d2f>
 8001f20:	4603      	mov	r3, r0
 8001f22:	9301      	str	r3, [sp, #4]
 8001f24:	f04f 0300 	mov.w	r3, #0
 8001f28:	9300      	str	r3, [sp, #0]
 8001f2a:	4643      	mov	r3, r8
 8001f2c:	4632      	mov	r2, r6
 8001f2e:	4621      	mov	r1, r4
 8001f30:	4628      	mov	r0, r5
 8001f32:	f7ff fd2b 	bl	800198c <EPD_write>
	HAL_Delay(100);
 8001f36:	2064      	movs	r0, #100	; 0x64
 8001f38:	f001 fb5c 	bl	80035f4 <HAL_Delay>
	if(output_flag == 1)
 8001f3c:	4b39      	ldr	r3, [pc, #228]	; (8002024 <main+0x4cc>)
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	2b01      	cmp	r3, #1
 8001f42:	f040 80f7 	bne.w	8002134 <main+0x5dc>
	{
		HAL_UART_Transmit_DMA(&huart1, (uint8_t*)"AT+CIPSTART=\"TCP\",\"quan.suning.com\",80\r\n", 40);
 8001f46:	2228      	movs	r2, #40	; 0x28
 8001f48:	4937      	ldr	r1, [pc, #220]	; (8002028 <main+0x4d0>)
 8001f4a:	4838      	ldr	r0, [pc, #224]	; (800202c <main+0x4d4>)
 8001f4c:	f005 face 	bl	80074ec <HAL_UART_Transmit_DMA>
		HAL_Delay(100);
 8001f50:	2064      	movs	r0, #100	; 0x64
 8001f52:	f001 fb4f 	bl	80035f4 <HAL_Delay>
		HAL_UART_Transmit_DMA(&huart1, (uint8_t*)"AT+CIPSEND=44\r\n", 15);
 8001f56:	220f      	movs	r2, #15
 8001f58:	4935      	ldr	r1, [pc, #212]	; (8002030 <main+0x4d8>)
 8001f5a:	4834      	ldr	r0, [pc, #208]	; (800202c <main+0x4d4>)
 8001f5c:	f005 fac6 	bl	80074ec <HAL_UART_Transmit_DMA>
		HAL_Delay(100);
 8001f60:	2064      	movs	r0, #100	; 0x64
 8001f62:	f001 fb47 	bl	80035f4 <HAL_Delay>
		HAL_UART_Receive_DMA(&huart1, Receive_Buffer, BUFFER_SIZE);
 8001f66:	2264      	movs	r2, #100	; 0x64
 8001f68:	4932      	ldr	r1, [pc, #200]	; (8002034 <main+0x4dc>)
 8001f6a:	4830      	ldr	r0, [pc, #192]	; (800202c <main+0x4d4>)
 8001f6c:	f005 fb2a 	bl	80075c4 <HAL_UART_Receive_DMA>
		HAL_Delay(1000);
 8001f70:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001f74:	f001 fb3e 	bl	80035f4 <HAL_Delay>
		HAL_UART_Transmit_DMA(&huart1, (uint8_t*)"GET http://quan.suning.com/getSysTime.do\r\n", 44);
 8001f78:	222c      	movs	r2, #44	; 0x2c
 8001f7a:	492f      	ldr	r1, [pc, #188]	; (8002038 <main+0x4e0>)
 8001f7c:	482b      	ldr	r0, [pc, #172]	; (800202c <main+0x4d4>)
 8001f7e:	f005 fab5 	bl	80074ec <HAL_UART_Transmit_DMA>
		if(recv_end_flag == 1)
 8001f82:	4b2e      	ldr	r3, [pc, #184]	; (800203c <main+0x4e4>)
 8001f84:	881b      	ldrh	r3, [r3, #0]
 8001f86:	b29b      	uxth	r3, r3
 8001f88:	2b01      	cmp	r3, #1
 8001f8a:	d170      	bne.n	800206e <main+0x516>
		{
			char* addr = strstr(Receive_Buffer, "\"sysTime1\"");
 8001f8c:	492c      	ldr	r1, [pc, #176]	; (8002040 <main+0x4e8>)
 8001f8e:	4829      	ldr	r0, [pc, #164]	; (8002034 <main+0x4dc>)
 8001f90:	f006 fd94 	bl	8008abc <strstr>
 8001f94:	6078      	str	r0, [r7, #4]
			if(addr != NULL)
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d021      	beq.n	8001fe0 <main+0x488>
			{
				for(int k = 0; k < strlen(addr); k++)
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	613b      	str	r3, [r7, #16]
 8001fa0:	e00e      	b.n	8001fc0 <main+0x468>
				{
					if(addr[k] == '}')
 8001fa2:	693b      	ldr	r3, [r7, #16]
 8001fa4:	687a      	ldr	r2, [r7, #4]
 8001fa6:	4413      	add	r3, r2
 8001fa8:	781b      	ldrb	r3, [r3, #0]
 8001faa:	2b7d      	cmp	r3, #125	; 0x7d
 8001fac:	d105      	bne.n	8001fba <main+0x462>
					{
						addr[k] = '\0';
 8001fae:	693b      	ldr	r3, [r7, #16]
 8001fb0:	687a      	ldr	r2, [r7, #4]
 8001fb2:	4413      	add	r3, r2
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	701a      	strb	r2, [r3, #0]
						break;
 8001fb8:	e009      	b.n	8001fce <main+0x476>
				for(int k = 0; k < strlen(addr); k++)
 8001fba:	693b      	ldr	r3, [r7, #16]
 8001fbc:	3301      	adds	r3, #1
 8001fbe:	613b      	str	r3, [r7, #16]
 8001fc0:	6878      	ldr	r0, [r7, #4]
 8001fc2:	f7fe f8c5 	bl	8000150 <strlen>
 8001fc6:	4602      	mov	r2, r0
 8001fc8:	693b      	ldr	r3, [r7, #16]
 8001fca:	429a      	cmp	r2, r3
 8001fcc:	d8e9      	bhi.n	8001fa2 <main+0x44a>
					}
				}
				length = sprintf(aRxBuffer, "%s\r\n", addr);
 8001fce:	687a      	ldr	r2, [r7, #4]
 8001fd0:	491c      	ldr	r1, [pc, #112]	; (8002044 <main+0x4ec>)
 8001fd2:	481d      	ldr	r0, [pc, #116]	; (8002048 <main+0x4f0>)
 8001fd4:	f006 fd52 	bl	8008a7c <siprintf>
 8001fd8:	4603      	mov	r3, r0
 8001fda:	4a1c      	ldr	r2, [pc, #112]	; (800204c <main+0x4f4>)
 8001fdc:	6013      	str	r3, [r2, #0]
 8001fde:	e002      	b.n	8001fe6 <main+0x48e>
			}
			else
			{
				length = 1;
 8001fe0:	4b1a      	ldr	r3, [pc, #104]	; (800204c <main+0x4f4>)
 8001fe2:	2201      	movs	r2, #1
 8001fe4:	601a      	str	r2, [r3, #0]
			}
			for(int i = 0; i < rx_length ; i++) //清空接收缓存�??
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	60fb      	str	r3, [r7, #12]
 8001fea:	e039      	b.n	8002060 <main+0x508>
 8001fec:	f3af 8000 	nop.w
 8001ff0:	51eb851f 	.word	0x51eb851f
 8001ff4:	3fd51eb8 	.word	0x3fd51eb8
 8001ff8:	200002b8 	.word	0x200002b8
 8001ffc:	20000228 	.word	0x20000228
 8002000:	20000230 	.word	0x20000230
 8002004:	40590000 	.word	0x40590000
 8002008:	20000000 	.word	0x20000000
 800200c:	200002b0 	.word	0x200002b0
 8002010:	0800aef8 	.word	0x0800aef8
 8002014:	200005d0 	.word	0x200005d0
 8002018:	20000420 	.word	0x20000420
 800201c:	200002a8 	.word	0x200002a8
 8002020:	200002ac 	.word	0x200002ac
 8002024:	20000004 	.word	0x20000004
 8002028:	0800af60 	.word	0x0800af60
 800202c:	20000808 	.word	0x20000808
 8002030:	0800af8c 	.word	0x0800af8c
 8002034:	20000568 	.word	0x20000568
 8002038:	0800af9c 	.word	0x0800af9c
 800203c:	200002a4 	.word	0x200002a4
 8002040:	0800afc8 	.word	0x0800afc8
 8002044:	0800afd4 	.word	0x0800afd4
 8002048:	20000240 	.word	0x20000240
 800204c:	20000424 	.word	0x20000424
							Receive_Buffer[i]=0;
 8002050:	4a42      	ldr	r2, [pc, #264]	; (800215c <main+0x604>)
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	4413      	add	r3, r2
 8002056:	2200      	movs	r2, #0
 8002058:	701a      	strb	r2, [r3, #0]
			for(int i = 0; i < rx_length ; i++) //清空接收缓存�??
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	3301      	adds	r3, #1
 800205e:	60fb      	str	r3, [r7, #12]
 8002060:	4b3f      	ldr	r3, [pc, #252]	; (8002160 <main+0x608>)
 8002062:	781b      	ldrb	r3, [r3, #0]
 8002064:	b2db      	uxtb	r3, r3
 8002066:	461a      	mov	r2, r3
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	4293      	cmp	r3, r2
 800206c:	dbf0      	blt.n	8002050 <main+0x4f8>
		}


		HAL_Delay(500);
 800206e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002072:	f001 fabf 	bl	80035f4 <HAL_Delay>
		HAL_UART_Transmit_DMA(&huart1, (uint8_t*)"AT+CIPSTART=\"TCP\",\"192.168.43.47\",12345\r\n", 41);
 8002076:	2229      	movs	r2, #41	; 0x29
 8002078:	493a      	ldr	r1, [pc, #232]	; (8002164 <main+0x60c>)
 800207a:	483b      	ldr	r0, [pc, #236]	; (8002168 <main+0x610>)
 800207c:	f005 fa36 	bl	80074ec <HAL_UART_Transmit_DMA>
		HAL_Delay(100);
 8002080:	2064      	movs	r0, #100	; 0x64
 8002082:	f001 fab7 	bl	80035f4 <HAL_Delay>
		HAL_UART_Transmit_DMA(&huart1, (uint8_t*)"AT+CWMODE=1\r\n", 13);
 8002086:	220d      	movs	r2, #13
 8002088:	4938      	ldr	r1, [pc, #224]	; (800216c <main+0x614>)
 800208a:	4837      	ldr	r0, [pc, #220]	; (8002168 <main+0x610>)
 800208c:	f005 fa2e 	bl	80074ec <HAL_UART_Transmit_DMA>
		HAL_Delay(100);
 8002090:	2064      	movs	r0, #100	; 0x64
 8002092:	f001 faaf 	bl	80035f4 <HAL_Delay>
		buffer_length = sprintf(buffer, "AT+CIPSEND=%d\r\n", length);
 8002096:	4b36      	ldr	r3, [pc, #216]	; (8002170 <main+0x618>)
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	461a      	mov	r2, r3
 800209c:	4935      	ldr	r1, [pc, #212]	; (8002174 <main+0x61c>)
 800209e:	4836      	ldr	r0, [pc, #216]	; (8002178 <main+0x620>)
 80020a0:	f006 fcec 	bl	8008a7c <siprintf>
 80020a4:	4603      	mov	r3, r0
 80020a6:	4a35      	ldr	r2, [pc, #212]	; (800217c <main+0x624>)
 80020a8:	6013      	str	r3, [r2, #0]
		HAL_UART_Transmit_DMA(&huart1, (uint8_t*)buffer, buffer_length);
 80020aa:	4b34      	ldr	r3, [pc, #208]	; (800217c <main+0x624>)
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	b29b      	uxth	r3, r3
 80020b0:	461a      	mov	r2, r3
 80020b2:	4931      	ldr	r1, [pc, #196]	; (8002178 <main+0x620>)
 80020b4:	482c      	ldr	r0, [pc, #176]	; (8002168 <main+0x610>)
 80020b6:	f005 fa19 	bl	80074ec <HAL_UART_Transmit_DMA>
		HAL_Delay(1000);
 80020ba:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80020be:	f001 fa99 	bl	80035f4 <HAL_Delay>
		HAL_UART_Transmit_DMA(&huart1, (uint8_t*)aRxBuffer, length);
 80020c2:	4b2b      	ldr	r3, [pc, #172]	; (8002170 <main+0x618>)
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	b29b      	uxth	r3, r3
 80020c8:	461a      	mov	r2, r3
 80020ca:	492d      	ldr	r1, [pc, #180]	; (8002180 <main+0x628>)
 80020cc:	4826      	ldr	r0, [pc, #152]	; (8002168 <main+0x610>)
 80020ce:	f005 fa0d 	bl	80074ec <HAL_UART_Transmit_DMA>
		HAL_Delay(1000);
 80020d2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80020d6:	f001 fa8d 	bl	80035f4 <HAL_Delay>
		buffer_length = sprintf(buffer, "AT+CIPSEND=%d\r\n", buf_length);
 80020da:	4b2a      	ldr	r3, [pc, #168]	; (8002184 <main+0x62c>)
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	461a      	mov	r2, r3
 80020e0:	4924      	ldr	r1, [pc, #144]	; (8002174 <main+0x61c>)
 80020e2:	4825      	ldr	r0, [pc, #148]	; (8002178 <main+0x620>)
 80020e4:	f006 fcca 	bl	8008a7c <siprintf>
 80020e8:	4603      	mov	r3, r0
 80020ea:	4a24      	ldr	r2, [pc, #144]	; (800217c <main+0x624>)
 80020ec:	6013      	str	r3, [r2, #0]
		HAL_UART_Transmit_DMA(&huart1, (uint8_t*)buffer, buffer_length);
 80020ee:	4b23      	ldr	r3, [pc, #140]	; (800217c <main+0x624>)
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	b29b      	uxth	r3, r3
 80020f4:	461a      	mov	r2, r3
 80020f6:	4920      	ldr	r1, [pc, #128]	; (8002178 <main+0x620>)
 80020f8:	481b      	ldr	r0, [pc, #108]	; (8002168 <main+0x610>)
 80020fa:	f005 f9f7 	bl	80074ec <HAL_UART_Transmit_DMA>
		HAL_Delay(1000);
 80020fe:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002102:	f001 fa77 	bl	80035f4 <HAL_Delay>
		HAL_UART_Transmit_DMA(&huart1, (uint8_t*)buf, buf_length);
 8002106:	4b1f      	ldr	r3, [pc, #124]	; (8002184 <main+0x62c>)
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	b29b      	uxth	r3, r3
 800210c:	461a      	mov	r2, r3
 800210e:	491e      	ldr	r1, [pc, #120]	; (8002188 <main+0x630>)
 8002110:	4815      	ldr	r0, [pc, #84]	; (8002168 <main+0x610>)
 8002112:	f005 f9eb 	bl	80074ec <HAL_UART_Transmit_DMA>
		HAL_Delay(1000);
 8002116:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800211a:	f001 fa6b 	bl	80035f4 <HAL_Delay>
		HAL_UART_Transmit_DMA(&huart1, (uint8_t*)"AT+CIPCLOSE\r\n", 13);
 800211e:	220d      	movs	r2, #13
 8002120:	491a      	ldr	r1, [pc, #104]	; (800218c <main+0x634>)
 8002122:	4811      	ldr	r0, [pc, #68]	; (8002168 <main+0x610>)
 8002124:	f005 f9e2 	bl	80074ec <HAL_UART_Transmit_DMA>
		HAL_Delay(100);
 8002128:	2064      	movs	r0, #100	; 0x64
 800212a:	f001 fa63 	bl	80035f4 <HAL_Delay>
		output_flag = 0;
 800212e:	4b18      	ldr	r3, [pc, #96]	; (8002190 <main+0x638>)
 8002130:	2200      	movs	r2, #0
 8002132:	601a      	str	r2, [r3, #0]
	}
	j--;
 8002134:	4b17      	ldr	r3, [pc, #92]	; (8002194 <main+0x63c>)
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	3b01      	subs	r3, #1
 800213a:	4a16      	ldr	r2, [pc, #88]	; (8002194 <main+0x63c>)
 800213c:	6013      	str	r3, [r2, #0]
	if(j <= 0)
 800213e:	4b15      	ldr	r3, [pc, #84]	; (8002194 <main+0x63c>)
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	2b00      	cmp	r3, #0
 8002144:	dc05      	bgt.n	8002152 <main+0x5fa>
	{
		output_flag = 1;
 8002146:	4b12      	ldr	r3, [pc, #72]	; (8002190 <main+0x638>)
 8002148:	2201      	movs	r2, #1
 800214a:	601a      	str	r2, [r3, #0]
		j = 1;
 800214c:	4b11      	ldr	r3, [pc, #68]	; (8002194 <main+0x63c>)
 800214e:	2201      	movs	r2, #1
 8002150:	601a      	str	r2, [r3, #0]
	}
	HAL_Delay(PULSE_TIME_MS);
 8002152:	2064      	movs	r0, #100	; 0x64
 8002154:	f001 fa4e 	bl	80035f4 <HAL_Delay>
  {
 8002158:	e544      	b.n	8001be4 <main+0x8c>
 800215a:	bf00      	nop
 800215c:	20000568 	.word	0x20000568
 8002160:	200002a6 	.word	0x200002a6
 8002164:	0800afdc 	.word	0x0800afdc
 8002168:	20000808 	.word	0x20000808
 800216c:	0800aea8 	.word	0x0800aea8
 8002170:	20000424 	.word	0x20000424
 8002174:	0800b008 	.word	0x0800b008
 8002178:	20000504 	.word	0x20000504
 800217c:	20000428 	.word	0x20000428
 8002180:	20000240 	.word	0x20000240
 8002184:	20000420 	.word	0x20000420
 8002188:	200005d0 	.word	0x200005d0
 800218c:	0800b018 	.word	0x0800b018
 8002190:	20000004 	.word	0x20000004
 8002194:	20000008 	.word	0x20000008

08002198 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	b094      	sub	sp, #80	; 0x50
 800219c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800219e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80021a2:	2228      	movs	r2, #40	; 0x28
 80021a4:	2100      	movs	r1, #0
 80021a6:	4618      	mov	r0, r3
 80021a8:	f005 fed4 	bl	8007f54 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80021ac:	f107 0314 	add.w	r3, r7, #20
 80021b0:	2200      	movs	r2, #0
 80021b2:	601a      	str	r2, [r3, #0]
 80021b4:	605a      	str	r2, [r3, #4]
 80021b6:	609a      	str	r2, [r3, #8]
 80021b8:	60da      	str	r2, [r3, #12]
 80021ba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80021bc:	1d3b      	adds	r3, r7, #4
 80021be:	2200      	movs	r2, #0
 80021c0:	601a      	str	r2, [r3, #0]
 80021c2:	605a      	str	r2, [r3, #4]
 80021c4:	609a      	str	r2, [r3, #8]
 80021c6:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80021c8:	2301      	movs	r3, #1
 80021ca:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80021cc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80021d0:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80021d2:	2300      	movs	r3, #0
 80021d4:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80021d6:	2301      	movs	r3, #1
 80021d8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80021da:	2302      	movs	r3, #2
 80021dc:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80021de:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80021e2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80021e4:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80021e8:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80021ea:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80021ee:	4618      	mov	r0, r3
 80021f0:	f003 fc1e 	bl	8005a30 <HAL_RCC_OscConfig>
 80021f4:	4603      	mov	r3, r0
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d001      	beq.n	80021fe <SystemClock_Config+0x66>
  {
    Error_Handler();
 80021fa:	f000 f82e 	bl	800225a <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80021fe:	230f      	movs	r3, #15
 8002200:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002202:	2302      	movs	r3, #2
 8002204:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002206:	2300      	movs	r3, #0
 8002208:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800220a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800220e:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002210:	2300      	movs	r3, #0
 8002212:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002214:	f107 0314 	add.w	r3, r7, #20
 8002218:	2102      	movs	r1, #2
 800221a:	4618      	mov	r0, r3
 800221c:	f003 fe88 	bl	8005f30 <HAL_RCC_ClockConfig>
 8002220:	4603      	mov	r3, r0
 8002222:	2b00      	cmp	r3, #0
 8002224:	d001      	beq.n	800222a <SystemClock_Config+0x92>
  {
    Error_Handler();
 8002226:	f000 f818 	bl	800225a <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800222a:	2302      	movs	r3, #2
 800222c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800222e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002232:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002234:	1d3b      	adds	r3, r7, #4
 8002236:	4618      	mov	r0, r3
 8002238:	f004 f84c 	bl	80062d4 <HAL_RCCEx_PeriphCLKConfig>
 800223c:	4603      	mov	r3, r0
 800223e:	2b00      	cmp	r3, #0
 8002240:	d001      	beq.n	8002246 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8002242:	f000 f80a 	bl	800225a <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO, RCC_MCO1SOURCE_PLLCLK, RCC_MCODIV_1);
 8002246:	2200      	movs	r2, #0
 8002248:	f04f 61e0 	mov.w	r1, #117440512	; 0x7000000
 800224c:	2000      	movs	r0, #0
 800224e:	f003 ff59 	bl	8006104 <HAL_RCC_MCOConfig>
}
 8002252:	bf00      	nop
 8002254:	3750      	adds	r7, #80	; 0x50
 8002256:	46bd      	mov	sp, r7
 8002258:	bd80      	pop	{r7, pc}

0800225a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800225a:	b480      	push	{r7}
 800225c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800225e:	b672      	cpsid	i
}
 8002260:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002262:	e7fe      	b.n	8002262 <Error_Handler+0x8>

08002264 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002268:	4b17      	ldr	r3, [pc, #92]	; (80022c8 <MX_SPI1_Init+0x64>)
 800226a:	4a18      	ldr	r2, [pc, #96]	; (80022cc <MX_SPI1_Init+0x68>)
 800226c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800226e:	4b16      	ldr	r3, [pc, #88]	; (80022c8 <MX_SPI1_Init+0x64>)
 8002270:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002274:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002276:	4b14      	ldr	r3, [pc, #80]	; (80022c8 <MX_SPI1_Init+0x64>)
 8002278:	2200      	movs	r2, #0
 800227a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800227c:	4b12      	ldr	r3, [pc, #72]	; (80022c8 <MX_SPI1_Init+0x64>)
 800227e:	2200      	movs	r2, #0
 8002280:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002282:	4b11      	ldr	r3, [pc, #68]	; (80022c8 <MX_SPI1_Init+0x64>)
 8002284:	2200      	movs	r2, #0
 8002286:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002288:	4b0f      	ldr	r3, [pc, #60]	; (80022c8 <MX_SPI1_Init+0x64>)
 800228a:	2200      	movs	r2, #0
 800228c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800228e:	4b0e      	ldr	r3, [pc, #56]	; (80022c8 <MX_SPI1_Init+0x64>)
 8002290:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002294:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8002296:	4b0c      	ldr	r3, [pc, #48]	; (80022c8 <MX_SPI1_Init+0x64>)
 8002298:	2228      	movs	r2, #40	; 0x28
 800229a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800229c:	4b0a      	ldr	r3, [pc, #40]	; (80022c8 <MX_SPI1_Init+0x64>)
 800229e:	2200      	movs	r2, #0
 80022a0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80022a2:	4b09      	ldr	r3, [pc, #36]	; (80022c8 <MX_SPI1_Init+0x64>)
 80022a4:	2200      	movs	r2, #0
 80022a6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80022a8:	4b07      	ldr	r3, [pc, #28]	; (80022c8 <MX_SPI1_Init+0x64>)
 80022aa:	2200      	movs	r2, #0
 80022ac:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80022ae:	4b06      	ldr	r3, [pc, #24]	; (80022c8 <MX_SPI1_Init+0x64>)
 80022b0:	220a      	movs	r2, #10
 80022b2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80022b4:	4804      	ldr	r0, [pc, #16]	; (80022c8 <MX_SPI1_Init+0x64>)
 80022b6:	f004 f8c3 	bl	8006440 <HAL_SPI_Init>
 80022ba:	4603      	mov	r3, r0
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d001      	beq.n	80022c4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80022c0:	f7ff ffcb 	bl	800225a <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80022c4:	bf00      	nop
 80022c6:	bd80      	pop	{r7, pc}
 80022c8:	20000698 	.word	0x20000698
 80022cc:	40013000 	.word	0x40013000

080022d0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b088      	sub	sp, #32
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022d8:	f107 0310 	add.w	r3, r7, #16
 80022dc:	2200      	movs	r2, #0
 80022de:	601a      	str	r2, [r3, #0]
 80022e0:	605a      	str	r2, [r3, #4]
 80022e2:	609a      	str	r2, [r3, #8]
 80022e4:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	4a15      	ldr	r2, [pc, #84]	; (8002340 <HAL_SPI_MspInit+0x70>)
 80022ec:	4293      	cmp	r3, r2
 80022ee:	d123      	bne.n	8002338 <HAL_SPI_MspInit+0x68>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80022f0:	4b14      	ldr	r3, [pc, #80]	; (8002344 <HAL_SPI_MspInit+0x74>)
 80022f2:	699b      	ldr	r3, [r3, #24]
 80022f4:	4a13      	ldr	r2, [pc, #76]	; (8002344 <HAL_SPI_MspInit+0x74>)
 80022f6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80022fa:	6193      	str	r3, [r2, #24]
 80022fc:	4b11      	ldr	r3, [pc, #68]	; (8002344 <HAL_SPI_MspInit+0x74>)
 80022fe:	699b      	ldr	r3, [r3, #24]
 8002300:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002304:	60fb      	str	r3, [r7, #12]
 8002306:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002308:	4b0e      	ldr	r3, [pc, #56]	; (8002344 <HAL_SPI_MspInit+0x74>)
 800230a:	699b      	ldr	r3, [r3, #24]
 800230c:	4a0d      	ldr	r2, [pc, #52]	; (8002344 <HAL_SPI_MspInit+0x74>)
 800230e:	f043 0304 	orr.w	r3, r3, #4
 8002312:	6193      	str	r3, [r2, #24]
 8002314:	4b0b      	ldr	r3, [pc, #44]	; (8002344 <HAL_SPI_MspInit+0x74>)
 8002316:	699b      	ldr	r3, [r3, #24]
 8002318:	f003 0304 	and.w	r3, r3, #4
 800231c:	60bb      	str	r3, [r7, #8]
 800231e:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8002320:	23a0      	movs	r3, #160	; 0xa0
 8002322:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002324:	2302      	movs	r3, #2
 8002326:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002328:	2303      	movs	r3, #3
 800232a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800232c:	f107 0310 	add.w	r3, r7, #16
 8002330:	4619      	mov	r1, r3
 8002332:	4805      	ldr	r0, [pc, #20]	; (8002348 <HAL_SPI_MspInit+0x78>)
 8002334:	f002 f9cc 	bl	80046d0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8002338:	bf00      	nop
 800233a:	3720      	adds	r7, #32
 800233c:	46bd      	mov	sp, r7
 800233e:	bd80      	pop	{r7, pc}
 8002340:	40013000 	.word	0x40013000
 8002344:	40021000 	.word	0x40021000
 8002348:	40010800 	.word	0x40010800

0800234c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800234c:	b480      	push	{r7}
 800234e:	b085      	sub	sp, #20
 8002350:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002352:	4b15      	ldr	r3, [pc, #84]	; (80023a8 <HAL_MspInit+0x5c>)
 8002354:	699b      	ldr	r3, [r3, #24]
 8002356:	4a14      	ldr	r2, [pc, #80]	; (80023a8 <HAL_MspInit+0x5c>)
 8002358:	f043 0301 	orr.w	r3, r3, #1
 800235c:	6193      	str	r3, [r2, #24]
 800235e:	4b12      	ldr	r3, [pc, #72]	; (80023a8 <HAL_MspInit+0x5c>)
 8002360:	699b      	ldr	r3, [r3, #24]
 8002362:	f003 0301 	and.w	r3, r3, #1
 8002366:	60bb      	str	r3, [r7, #8]
 8002368:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800236a:	4b0f      	ldr	r3, [pc, #60]	; (80023a8 <HAL_MspInit+0x5c>)
 800236c:	69db      	ldr	r3, [r3, #28]
 800236e:	4a0e      	ldr	r2, [pc, #56]	; (80023a8 <HAL_MspInit+0x5c>)
 8002370:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002374:	61d3      	str	r3, [r2, #28]
 8002376:	4b0c      	ldr	r3, [pc, #48]	; (80023a8 <HAL_MspInit+0x5c>)
 8002378:	69db      	ldr	r3, [r3, #28]
 800237a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800237e:	607b      	str	r3, [r7, #4]
 8002380:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002382:	4b0a      	ldr	r3, [pc, #40]	; (80023ac <HAL_MspInit+0x60>)
 8002384:	685b      	ldr	r3, [r3, #4]
 8002386:	60fb      	str	r3, [r7, #12]
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800238e:	60fb      	str	r3, [r7, #12]
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002396:	60fb      	str	r3, [r7, #12]
 8002398:	4a04      	ldr	r2, [pc, #16]	; (80023ac <HAL_MspInit+0x60>)
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800239e:	bf00      	nop
 80023a0:	3714      	adds	r7, #20
 80023a2:	46bd      	mov	sp, r7
 80023a4:	bc80      	pop	{r7}
 80023a6:	4770      	bx	lr
 80023a8:	40021000 	.word	0x40021000
 80023ac:	40010000 	.word	0x40010000

080023b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80023b0:	b480      	push	{r7}
 80023b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80023b4:	e7fe      	b.n	80023b4 <NMI_Handler+0x4>

080023b6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80023b6:	b480      	push	{r7}
 80023b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80023ba:	e7fe      	b.n	80023ba <HardFault_Handler+0x4>

080023bc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80023bc:	b480      	push	{r7}
 80023be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80023c0:	e7fe      	b.n	80023c0 <MemManage_Handler+0x4>

080023c2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80023c2:	b480      	push	{r7}
 80023c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80023c6:	e7fe      	b.n	80023c6 <BusFault_Handler+0x4>

080023c8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80023c8:	b480      	push	{r7}
 80023ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80023cc:	e7fe      	b.n	80023cc <UsageFault_Handler+0x4>

080023ce <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80023ce:	b480      	push	{r7}
 80023d0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80023d2:	bf00      	nop
 80023d4:	46bd      	mov	sp, r7
 80023d6:	bc80      	pop	{r7}
 80023d8:	4770      	bx	lr

080023da <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80023da:	b480      	push	{r7}
 80023dc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80023de:	bf00      	nop
 80023e0:	46bd      	mov	sp, r7
 80023e2:	bc80      	pop	{r7}
 80023e4:	4770      	bx	lr

080023e6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80023e6:	b480      	push	{r7}
 80023e8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80023ea:	bf00      	nop
 80023ec:	46bd      	mov	sp, r7
 80023ee:	bc80      	pop	{r7}
 80023f0:	4770      	bx	lr

080023f2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80023f2:	b580      	push	{r7, lr}
 80023f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80023f6:	f001 f8e1 	bl	80035bc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  HAL_SYSTICK_IRQHandler();
 80023fa:	f001 febe 	bl	800417a <HAL_SYSTICK_IRQHandler>
  /* USER CODE END SysTick_IRQn 1 */
}
 80023fe:	bf00      	nop
 8002400:	bd80      	pop	{r7, pc}
	...

08002404 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */
  wind_count ++;
 8002408:	4b04      	ldr	r3, [pc, #16]	; (800241c <EXTI2_IRQHandler+0x18>)
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	3301      	adds	r3, #1
 800240e:	4a03      	ldr	r2, [pc, #12]	; (800241c <EXTI2_IRQHandler+0x18>)
 8002410:	6013      	str	r3, [r2, #0]
  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8002412:	2004      	movs	r0, #4
 8002414:	f002 fb10 	bl	8004a38 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8002418:	bf00      	nop
 800241a:	bd80      	pop	{r7, pc}
 800241c:	200002a8 	.word	0x200002a8

08002420 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */
	rain_count ++;
 8002424:	4b04      	ldr	r3, [pc, #16]	; (8002438 <EXTI3_IRQHandler+0x18>)
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	3301      	adds	r3, #1
 800242a:	4a03      	ldr	r2, [pc, #12]	; (8002438 <EXTI3_IRQHandler+0x18>)
 800242c:	6013      	str	r3, [r2, #0]
  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 800242e:	2008      	movs	r0, #8
 8002430:	f002 fb02 	bl	8004a38 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8002434:	bf00      	nop
 8002436:	bd80      	pop	{r7, pc}
 8002438:	200002b0 	.word	0x200002b0

0800243c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002440:	4802      	ldr	r0, [pc, #8]	; (800244c <DMA1_Channel1_IRQHandler+0x10>)
 8002442:	f002 f811 	bl	8004468 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002446:	bf00      	nop
 8002448:	bd80      	pop	{r7, pc}
 800244a:	bf00      	nop
 800244c:	200002fc 	.word	0x200002fc

08002450 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8002454:	4802      	ldr	r0, [pc, #8]	; (8002460 <DMA1_Channel4_IRQHandler+0x10>)
 8002456:	f002 f807 	bl	8004468 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 800245a:	bf00      	nop
 800245c:	bd80      	pop	{r7, pc}
 800245e:	bf00      	nop
 8002460:	20000780 	.word	0x20000780

08002464 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002468:	4802      	ldr	r0, [pc, #8]	; (8002474 <DMA1_Channel5_IRQHandler+0x10>)
 800246a:	f001 fffd 	bl	8004468 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 800246e:	bf00      	nop
 8002470:	bd80      	pop	{r7, pc}
 8002472:	bf00      	nop
 8002474:	200007c4 	.word	0x200007c4

08002478 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 800247c:	4802      	ldr	r0, [pc, #8]	; (8002488 <DMA1_Channel6_IRQHandler+0x10>)
 800247e:	f001 fff3 	bl	8004468 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8002482:	bf00      	nop
 8002484:	bd80      	pop	{r7, pc}
 8002486:	bf00      	nop
 8002488:	20000340 	.word	0x20000340

0800248c <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8002490:	4802      	ldr	r0, [pc, #8]	; (800249c <DMA1_Channel7_IRQHandler+0x10>)
 8002492:	f001 ffe9 	bl	8004468 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8002496:	bf00      	nop
 8002498:	bd80      	pop	{r7, pc}
 800249a:	bf00      	nop
 800249c:	200003d8 	.word	0x200003d8

080024a0 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80024a4:	4802      	ldr	r0, [pc, #8]	; (80024b0 <ADC1_2_IRQHandler+0x10>)
 80024a6:	f001 fa7f 	bl	80039a8 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 80024aa:	bf00      	nop
 80024ac:	bd80      	pop	{r7, pc}
 80024ae:	bf00      	nop
 80024b0:	200002cc 	.word	0x200002cc

080024b4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80024b8:	4802      	ldr	r0, [pc, #8]	; (80024c4 <TIM2_IRQHandler+0x10>)
 80024ba:	f004 fac5 	bl	8006a48 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80024be:	bf00      	nop
 80024c0:	bd80      	pop	{r7, pc}
 80024c2:	bf00      	nop
 80024c4:	20000738 	.word	0x20000738

080024c8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80024cc:	4802      	ldr	r0, [pc, #8]	; (80024d8 <TIM3_IRQHandler+0x10>)
 80024ce:	f004 fabb 	bl	8006a48 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80024d2:	bf00      	nop
 80024d4:	bd80      	pop	{r7, pc}
 80024d6:	bf00      	nop
 80024d8:	200006f0 	.word	0x200006f0

080024dc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	b084      	sub	sp, #16
 80024e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
	uint32_t tmp_flag = 0;
 80024e2:	2300      	movs	r3, #0
 80024e4:	60fb      	str	r3, [r7, #12]
	uint32_t temp;
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80024e6:	481f      	ldr	r0, [pc, #124]	; (8002564 <USART1_IRQHandler+0x88>)
 80024e8:	f005 f948 	bl	800777c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
  tmp_flag = __HAL_UART_GET_FLAG(&huart1, UART_FLAG_IDLE);
 80024ec:	4b1d      	ldr	r3, [pc, #116]	; (8002564 <USART1_IRQHandler+0x88>)
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	f003 0310 	and.w	r3, r3, #16
 80024f6:	2b10      	cmp	r3, #16
 80024f8:	bf0c      	ite	eq
 80024fa:	2301      	moveq	r3, #1
 80024fc:	2300      	movne	r3, #0
 80024fe:	b2db      	uxtb	r3, r3
 8002500:	60fb      	str	r3, [r7, #12]
  if(tmp_flag != RESET)
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	2b00      	cmp	r3, #0
 8002506:	d023      	beq.n	8002550 <USART1_IRQHandler+0x74>
  {
	  __HAL_UART_CLEAR_IDLEFLAG(&huart1);
 8002508:	2300      	movs	r3, #0
 800250a:	607b      	str	r3, [r7, #4]
 800250c:	4b15      	ldr	r3, [pc, #84]	; (8002564 <USART1_IRQHandler+0x88>)
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	607b      	str	r3, [r7, #4]
 8002514:	4b13      	ldr	r3, [pc, #76]	; (8002564 <USART1_IRQHandler+0x88>)
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	685b      	ldr	r3, [r3, #4]
 800251a:	607b      	str	r3, [r7, #4]
 800251c:	687b      	ldr	r3, [r7, #4]
	  temp = huart1.Instance->SR; // 读取串口状�?�寄存器
 800251e:	4b11      	ldr	r3, [pc, #68]	; (8002564 <USART1_IRQHandler+0x88>)
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	60bb      	str	r3, [r7, #8]
	  temp = huart1.Instance->DR; // 读取串口数据寄存????????????
 8002526:	4b0f      	ldr	r3, [pc, #60]	; (8002564 <USART1_IRQHandler+0x88>)
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	685b      	ldr	r3, [r3, #4]
 800252c:	60bb      	str	r3, [r7, #8]
	  HAL_UART_DMAStop(&huart1);
 800252e:	480d      	ldr	r0, [pc, #52]	; (8002564 <USART1_IRQHandler+0x88>)
 8002530:	f005 f8c8 	bl	80076c4 <HAL_UART_DMAStop>
	  temp = hdma_usart1_rx.Instance->CNDTR; // 读取DMA剩余传输数量
 8002534:	4b0c      	ldr	r3, [pc, #48]	; (8002568 <USART1_IRQHandler+0x8c>)
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	685b      	ldr	r3, [r3, #4]
 800253a:	60bb      	str	r3, [r7, #8]
	  rx_length = BUFFER_SIZE - temp;
 800253c:	68bb      	ldr	r3, [r7, #8]
 800253e:	b2db      	uxtb	r3, r3
 8002540:	f1c3 0364 	rsb	r3, r3, #100	; 0x64
 8002544:	b2da      	uxtb	r2, r3
 8002546:	4b09      	ldr	r3, [pc, #36]	; (800256c <USART1_IRQHandler+0x90>)
 8002548:	701a      	strb	r2, [r3, #0]
	  recv_end_flag = 1;
 800254a:	4b09      	ldr	r3, [pc, #36]	; (8002570 <USART1_IRQHandler+0x94>)
 800254c:	2201      	movs	r2, #1
 800254e:	701a      	strb	r2, [r3, #0]
  }
  HAL_UART_Receive_DMA(&huart1, Receive_Buffer, BUFFER_SIZE);
 8002550:	2264      	movs	r2, #100	; 0x64
 8002552:	4908      	ldr	r1, [pc, #32]	; (8002574 <USART1_IRQHandler+0x98>)
 8002554:	4803      	ldr	r0, [pc, #12]	; (8002564 <USART1_IRQHandler+0x88>)
 8002556:	f005 f835 	bl	80075c4 <HAL_UART_Receive_DMA>
  /* USER CODE END USART1_IRQn 1 */
}
 800255a:	bf00      	nop
 800255c:	3710      	adds	r7, #16
 800255e:	46bd      	mov	sp, r7
 8002560:	bd80      	pop	{r7, pc}
 8002562:	bf00      	nop
 8002564:	20000808 	.word	0x20000808
 8002568:	200007c4 	.word	0x200007c4
 800256c:	200002a6 	.word	0x200002a6
 8002570:	200002a4 	.word	0x200002a4
 8002574:	20000568 	.word	0x20000568

08002578 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002578:	b480      	push	{r7}
 800257a:	af00      	add	r7, sp, #0
	return 1;
 800257c:	2301      	movs	r3, #1
}
 800257e:	4618      	mov	r0, r3
 8002580:	46bd      	mov	sp, r7
 8002582:	bc80      	pop	{r7}
 8002584:	4770      	bx	lr

08002586 <_kill>:

int _kill(int pid, int sig)
{
 8002586:	b580      	push	{r7, lr}
 8002588:	b082      	sub	sp, #8
 800258a:	af00      	add	r7, sp, #0
 800258c:	6078      	str	r0, [r7, #4]
 800258e:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002590:	f005 fca0 	bl	8007ed4 <__errno>
 8002594:	4603      	mov	r3, r0
 8002596:	2216      	movs	r2, #22
 8002598:	601a      	str	r2, [r3, #0]
	return -1;
 800259a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800259e:	4618      	mov	r0, r3
 80025a0:	3708      	adds	r7, #8
 80025a2:	46bd      	mov	sp, r7
 80025a4:	bd80      	pop	{r7, pc}

080025a6 <_exit>:

void _exit (int status)
{
 80025a6:	b580      	push	{r7, lr}
 80025a8:	b082      	sub	sp, #8
 80025aa:	af00      	add	r7, sp, #0
 80025ac:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80025ae:	f04f 31ff 	mov.w	r1, #4294967295
 80025b2:	6878      	ldr	r0, [r7, #4]
 80025b4:	f7ff ffe7 	bl	8002586 <_kill>
	while (1) {}		/* Make sure we hang here */
 80025b8:	e7fe      	b.n	80025b8 <_exit+0x12>

080025ba <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80025ba:	b580      	push	{r7, lr}
 80025bc:	b086      	sub	sp, #24
 80025be:	af00      	add	r7, sp, #0
 80025c0:	60f8      	str	r0, [r7, #12]
 80025c2:	60b9      	str	r1, [r7, #8]
 80025c4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025c6:	2300      	movs	r3, #0
 80025c8:	617b      	str	r3, [r7, #20]
 80025ca:	e00a      	b.n	80025e2 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80025cc:	f3af 8000 	nop.w
 80025d0:	4601      	mov	r1, r0
 80025d2:	68bb      	ldr	r3, [r7, #8]
 80025d4:	1c5a      	adds	r2, r3, #1
 80025d6:	60ba      	str	r2, [r7, #8]
 80025d8:	b2ca      	uxtb	r2, r1
 80025da:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025dc:	697b      	ldr	r3, [r7, #20]
 80025de:	3301      	adds	r3, #1
 80025e0:	617b      	str	r3, [r7, #20]
 80025e2:	697a      	ldr	r2, [r7, #20]
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	429a      	cmp	r2, r3
 80025e8:	dbf0      	blt.n	80025cc <_read+0x12>
	}

return len;
 80025ea:	687b      	ldr	r3, [r7, #4]
}
 80025ec:	4618      	mov	r0, r3
 80025ee:	3718      	adds	r7, #24
 80025f0:	46bd      	mov	sp, r7
 80025f2:	bd80      	pop	{r7, pc}

080025f4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b086      	sub	sp, #24
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	60f8      	str	r0, [r7, #12]
 80025fc:	60b9      	str	r1, [r7, #8]
 80025fe:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002600:	2300      	movs	r3, #0
 8002602:	617b      	str	r3, [r7, #20]
 8002604:	e009      	b.n	800261a <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002606:	68bb      	ldr	r3, [r7, #8]
 8002608:	1c5a      	adds	r2, r3, #1
 800260a:	60ba      	str	r2, [r7, #8]
 800260c:	781b      	ldrb	r3, [r3, #0]
 800260e:	4618      	mov	r0, r3
 8002610:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002614:	697b      	ldr	r3, [r7, #20]
 8002616:	3301      	adds	r3, #1
 8002618:	617b      	str	r3, [r7, #20]
 800261a:	697a      	ldr	r2, [r7, #20]
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	429a      	cmp	r2, r3
 8002620:	dbf1      	blt.n	8002606 <_write+0x12>
	}
	return len;
 8002622:	687b      	ldr	r3, [r7, #4]
}
 8002624:	4618      	mov	r0, r3
 8002626:	3718      	adds	r7, #24
 8002628:	46bd      	mov	sp, r7
 800262a:	bd80      	pop	{r7, pc}

0800262c <_close>:

int _close(int file)
{
 800262c:	b480      	push	{r7}
 800262e:	b083      	sub	sp, #12
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]
	return -1;
 8002634:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002638:	4618      	mov	r0, r3
 800263a:	370c      	adds	r7, #12
 800263c:	46bd      	mov	sp, r7
 800263e:	bc80      	pop	{r7}
 8002640:	4770      	bx	lr

08002642 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002642:	b480      	push	{r7}
 8002644:	b083      	sub	sp, #12
 8002646:	af00      	add	r7, sp, #0
 8002648:	6078      	str	r0, [r7, #4]
 800264a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800264c:	683b      	ldr	r3, [r7, #0]
 800264e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002652:	605a      	str	r2, [r3, #4]
	return 0;
 8002654:	2300      	movs	r3, #0
}
 8002656:	4618      	mov	r0, r3
 8002658:	370c      	adds	r7, #12
 800265a:	46bd      	mov	sp, r7
 800265c:	bc80      	pop	{r7}
 800265e:	4770      	bx	lr

08002660 <_isatty>:

int _isatty(int file)
{
 8002660:	b480      	push	{r7}
 8002662:	b083      	sub	sp, #12
 8002664:	af00      	add	r7, sp, #0
 8002666:	6078      	str	r0, [r7, #4]
	return 1;
 8002668:	2301      	movs	r3, #1
}
 800266a:	4618      	mov	r0, r3
 800266c:	370c      	adds	r7, #12
 800266e:	46bd      	mov	sp, r7
 8002670:	bc80      	pop	{r7}
 8002672:	4770      	bx	lr

08002674 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002674:	b480      	push	{r7}
 8002676:	b085      	sub	sp, #20
 8002678:	af00      	add	r7, sp, #0
 800267a:	60f8      	str	r0, [r7, #12]
 800267c:	60b9      	str	r1, [r7, #8]
 800267e:	607a      	str	r2, [r7, #4]
	return 0;
 8002680:	2300      	movs	r3, #0
}
 8002682:	4618      	mov	r0, r3
 8002684:	3714      	adds	r7, #20
 8002686:	46bd      	mov	sp, r7
 8002688:	bc80      	pop	{r7}
 800268a:	4770      	bx	lr

0800268c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800268c:	b580      	push	{r7, lr}
 800268e:	b086      	sub	sp, #24
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002694:	4a14      	ldr	r2, [pc, #80]	; (80026e8 <_sbrk+0x5c>)
 8002696:	4b15      	ldr	r3, [pc, #84]	; (80026ec <_sbrk+0x60>)
 8002698:	1ad3      	subs	r3, r2, r3
 800269a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800269c:	697b      	ldr	r3, [r7, #20]
 800269e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80026a0:	4b13      	ldr	r3, [pc, #76]	; (80026f0 <_sbrk+0x64>)
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d102      	bne.n	80026ae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80026a8:	4b11      	ldr	r3, [pc, #68]	; (80026f0 <_sbrk+0x64>)
 80026aa:	4a12      	ldr	r2, [pc, #72]	; (80026f4 <_sbrk+0x68>)
 80026ac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80026ae:	4b10      	ldr	r3, [pc, #64]	; (80026f0 <_sbrk+0x64>)
 80026b0:	681a      	ldr	r2, [r3, #0]
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	4413      	add	r3, r2
 80026b6:	693a      	ldr	r2, [r7, #16]
 80026b8:	429a      	cmp	r2, r3
 80026ba:	d207      	bcs.n	80026cc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80026bc:	f005 fc0a 	bl	8007ed4 <__errno>
 80026c0:	4603      	mov	r3, r0
 80026c2:	220c      	movs	r2, #12
 80026c4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80026c6:	f04f 33ff 	mov.w	r3, #4294967295
 80026ca:	e009      	b.n	80026e0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80026cc:	4b08      	ldr	r3, [pc, #32]	; (80026f0 <_sbrk+0x64>)
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80026d2:	4b07      	ldr	r3, [pc, #28]	; (80026f0 <_sbrk+0x64>)
 80026d4:	681a      	ldr	r2, [r3, #0]
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	4413      	add	r3, r2
 80026da:	4a05      	ldr	r2, [pc, #20]	; (80026f0 <_sbrk+0x64>)
 80026dc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80026de:	68fb      	ldr	r3, [r7, #12]
}
 80026e0:	4618      	mov	r0, r3
 80026e2:	3718      	adds	r7, #24
 80026e4:	46bd      	mov	sp, r7
 80026e6:	bd80      	pop	{r7, pc}
 80026e8:	20005000 	.word	0x20005000
 80026ec:	00000400 	.word	0x00000400
 80026f0:	200002c0 	.word	0x200002c0
 80026f4:	20000878 	.word	0x20000878

080026f8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80026f8:	b480      	push	{r7}
 80026fa:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80026fc:	bf00      	nop
 80026fe:	46bd      	mov	sp, r7
 8002700:	bc80      	pop	{r7}
 8002702:	4770      	bx	lr

08002704 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	b086      	sub	sp, #24
 8002708:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800270a:	f107 0310 	add.w	r3, r7, #16
 800270e:	2200      	movs	r2, #0
 8002710:	601a      	str	r2, [r3, #0]
 8002712:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8002714:	463b      	mov	r3, r7
 8002716:	2200      	movs	r2, #0
 8002718:	601a      	str	r2, [r3, #0]
 800271a:	605a      	str	r2, [r3, #4]
 800271c:	609a      	str	r2, [r3, #8]
 800271e:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002720:	4b21      	ldr	r3, [pc, #132]	; (80027a8 <MX_TIM2_Init+0xa4>)
 8002722:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002726:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7199;
 8002728:	4b1f      	ldr	r3, [pc, #124]	; (80027a8 <MX_TIM2_Init+0xa4>)
 800272a:	f641 421f 	movw	r2, #7199	; 0x1c1f
 800272e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002730:	4b1d      	ldr	r3, [pc, #116]	; (80027a8 <MX_TIM2_Init+0xa4>)
 8002732:	2200      	movs	r2, #0
 8002734:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 40000;
 8002736:	4b1c      	ldr	r3, [pc, #112]	; (80027a8 <MX_TIM2_Init+0xa4>)
 8002738:	f649 4240 	movw	r2, #40000	; 0x9c40
 800273c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800273e:	4b1a      	ldr	r3, [pc, #104]	; (80027a8 <MX_TIM2_Init+0xa4>)
 8002740:	2200      	movs	r2, #0
 8002742:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002744:	4b18      	ldr	r3, [pc, #96]	; (80027a8 <MX_TIM2_Init+0xa4>)
 8002746:	2200      	movs	r2, #0
 8002748:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 800274a:	4817      	ldr	r0, [pc, #92]	; (80027a8 <MX_TIM2_Init+0xa4>)
 800274c:	f004 f92d 	bl	80069aa <HAL_TIM_IC_Init>
 8002750:	4603      	mov	r3, r0
 8002752:	2b00      	cmp	r3, #0
 8002754:	d001      	beq.n	800275a <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8002756:	f7ff fd80 	bl	800225a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800275a:	2300      	movs	r3, #0
 800275c:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800275e:	2300      	movs	r3, #0
 8002760:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002762:	f107 0310 	add.w	r3, r7, #16
 8002766:	4619      	mov	r1, r3
 8002768:	480f      	ldr	r0, [pc, #60]	; (80027a8 <MX_TIM2_Init+0xa4>)
 800276a:	f004 fe01 	bl	8007370 <HAL_TIMEx_MasterConfigSynchronization>
 800276e:	4603      	mov	r3, r0
 8002770:	2b00      	cmp	r3, #0
 8002772:	d001      	beq.n	8002778 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8002774:	f7ff fd71 	bl	800225a <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002778:	2300      	movs	r3, #0
 800277a:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800277c:	2301      	movs	r3, #1
 800277e:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002780:	2300      	movs	r3, #0
 8002782:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8002784:	2300      	movs	r3, #0
 8002786:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8002788:	463b      	mov	r3, r7
 800278a:	2200      	movs	r2, #0
 800278c:	4619      	mov	r1, r3
 800278e:	4806      	ldr	r0, [pc, #24]	; (80027a8 <MX_TIM2_Init+0xa4>)
 8002790:	f004 fa62 	bl	8006c58 <HAL_TIM_IC_ConfigChannel>
 8002794:	4603      	mov	r3, r0
 8002796:	2b00      	cmp	r3, #0
 8002798:	d001      	beq.n	800279e <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 800279a:	f7ff fd5e 	bl	800225a <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800279e:	bf00      	nop
 80027a0:	3718      	adds	r7, #24
 80027a2:	46bd      	mov	sp, r7
 80027a4:	bd80      	pop	{r7, pc}
 80027a6:	bf00      	nop
 80027a8:	20000738 	.word	0x20000738

080027ac <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b086      	sub	sp, #24
 80027b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80027b2:	f107 0308 	add.w	r3, r7, #8
 80027b6:	2200      	movs	r2, #0
 80027b8:	601a      	str	r2, [r3, #0]
 80027ba:	605a      	str	r2, [r3, #4]
 80027bc:	609a      	str	r2, [r3, #8]
 80027be:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80027c0:	463b      	mov	r3, r7
 80027c2:	2200      	movs	r2, #0
 80027c4:	601a      	str	r2, [r3, #0]
 80027c6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80027c8:	4b1d      	ldr	r3, [pc, #116]	; (8002840 <MX_TIM3_Init+0x94>)
 80027ca:	4a1e      	ldr	r2, [pc, #120]	; (8002844 <MX_TIM3_Init+0x98>)
 80027cc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 7199;
 80027ce:	4b1c      	ldr	r3, [pc, #112]	; (8002840 <MX_TIM3_Init+0x94>)
 80027d0:	f641 421f 	movw	r2, #7199	; 0x1c1f
 80027d4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80027d6:	4b1a      	ldr	r3, [pc, #104]	; (8002840 <MX_TIM3_Init+0x94>)
 80027d8:	2200      	movs	r2, #0
 80027da:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10000;
 80027dc:	4b18      	ldr	r3, [pc, #96]	; (8002840 <MX_TIM3_Init+0x94>)
 80027de:	f242 7210 	movw	r2, #10000	; 0x2710
 80027e2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80027e4:	4b16      	ldr	r3, [pc, #88]	; (8002840 <MX_TIM3_Init+0x94>)
 80027e6:	2200      	movs	r2, #0
 80027e8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80027ea:	4b15      	ldr	r3, [pc, #84]	; (8002840 <MX_TIM3_Init+0x94>)
 80027ec:	2200      	movs	r2, #0
 80027ee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80027f0:	4813      	ldr	r0, [pc, #76]	; (8002840 <MX_TIM3_Init+0x94>)
 80027f2:	f004 f88b 	bl	800690c <HAL_TIM_Base_Init>
 80027f6:	4603      	mov	r3, r0
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d001      	beq.n	8002800 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 80027fc:	f7ff fd2d 	bl	800225a <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002800:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002804:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002806:	f107 0308 	add.w	r3, r7, #8
 800280a:	4619      	mov	r1, r3
 800280c:	480c      	ldr	r0, [pc, #48]	; (8002840 <MX_TIM3_Init+0x94>)
 800280e:	f004 fab7 	bl	8006d80 <HAL_TIM_ConfigClockSource>
 8002812:	4603      	mov	r3, r0
 8002814:	2b00      	cmp	r3, #0
 8002816:	d001      	beq.n	800281c <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8002818:	f7ff fd1f 	bl	800225a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800281c:	2300      	movs	r3, #0
 800281e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002820:	2300      	movs	r3, #0
 8002822:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002824:	463b      	mov	r3, r7
 8002826:	4619      	mov	r1, r3
 8002828:	4805      	ldr	r0, [pc, #20]	; (8002840 <MX_TIM3_Init+0x94>)
 800282a:	f004 fda1 	bl	8007370 <HAL_TIMEx_MasterConfigSynchronization>
 800282e:	4603      	mov	r3, r0
 8002830:	2b00      	cmp	r3, #0
 8002832:	d001      	beq.n	8002838 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8002834:	f7ff fd11 	bl	800225a <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002838:	bf00      	nop
 800283a:	3718      	adds	r7, #24
 800283c:	46bd      	mov	sp, r7
 800283e:	bd80      	pop	{r7, pc}
 8002840:	200006f0 	.word	0x200006f0
 8002844:	40000400 	.word	0x40000400

08002848 <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
 8002848:	b580      	push	{r7, lr}
 800284a:	b088      	sub	sp, #32
 800284c:	af00      	add	r7, sp, #0
 800284e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002850:	f107 0310 	add.w	r3, r7, #16
 8002854:	2200      	movs	r2, #0
 8002856:	601a      	str	r2, [r3, #0]
 8002858:	605a      	str	r2, [r3, #4]
 800285a:	609a      	str	r2, [r3, #8]
 800285c:	60da      	str	r2, [r3, #12]
  if(tim_icHandle->Instance==TIM2)
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002866:	d12b      	bne.n	80028c0 <HAL_TIM_IC_MspInit+0x78>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002868:	4b17      	ldr	r3, [pc, #92]	; (80028c8 <HAL_TIM_IC_MspInit+0x80>)
 800286a:	69db      	ldr	r3, [r3, #28]
 800286c:	4a16      	ldr	r2, [pc, #88]	; (80028c8 <HAL_TIM_IC_MspInit+0x80>)
 800286e:	f043 0301 	orr.w	r3, r3, #1
 8002872:	61d3      	str	r3, [r2, #28]
 8002874:	4b14      	ldr	r3, [pc, #80]	; (80028c8 <HAL_TIM_IC_MspInit+0x80>)
 8002876:	69db      	ldr	r3, [r3, #28]
 8002878:	f003 0301 	and.w	r3, r3, #1
 800287c:	60fb      	str	r3, [r7, #12]
 800287e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002880:	4b11      	ldr	r3, [pc, #68]	; (80028c8 <HAL_TIM_IC_MspInit+0x80>)
 8002882:	699b      	ldr	r3, [r3, #24]
 8002884:	4a10      	ldr	r2, [pc, #64]	; (80028c8 <HAL_TIM_IC_MspInit+0x80>)
 8002886:	f043 0304 	orr.w	r3, r3, #4
 800288a:	6193      	str	r3, [r2, #24]
 800288c:	4b0e      	ldr	r3, [pc, #56]	; (80028c8 <HAL_TIM_IC_MspInit+0x80>)
 800288e:	699b      	ldr	r3, [r3, #24]
 8002890:	f003 0304 	and.w	r3, r3, #4
 8002894:	60bb      	str	r3, [r7, #8]
 8002896:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002898:	2301      	movs	r3, #1
 800289a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800289c:	2300      	movs	r3, #0
 800289e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028a0:	2300      	movs	r3, #0
 80028a2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028a4:	f107 0310 	add.w	r3, r7, #16
 80028a8:	4619      	mov	r1, r3
 80028aa:	4808      	ldr	r0, [pc, #32]	; (80028cc <HAL_TIM_IC_MspInit+0x84>)
 80028ac:	f001 ff10 	bl	80046d0 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80028b0:	2200      	movs	r2, #0
 80028b2:	2100      	movs	r1, #0
 80028b4:	201c      	movs	r0, #28
 80028b6:	f001 fc2a 	bl	800410e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80028ba:	201c      	movs	r0, #28
 80028bc:	f001 fc43 	bl	8004146 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80028c0:	bf00      	nop
 80028c2:	3720      	adds	r7, #32
 80028c4:	46bd      	mov	sp, r7
 80028c6:	bd80      	pop	{r7, pc}
 80028c8:	40021000 	.word	0x40021000
 80028cc:	40010800 	.word	0x40010800

080028d0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80028d0:	b580      	push	{r7, lr}
 80028d2:	b084      	sub	sp, #16
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	4a0d      	ldr	r2, [pc, #52]	; (8002914 <HAL_TIM_Base_MspInit+0x44>)
 80028de:	4293      	cmp	r3, r2
 80028e0:	d113      	bne.n	800290a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80028e2:	4b0d      	ldr	r3, [pc, #52]	; (8002918 <HAL_TIM_Base_MspInit+0x48>)
 80028e4:	69db      	ldr	r3, [r3, #28]
 80028e6:	4a0c      	ldr	r2, [pc, #48]	; (8002918 <HAL_TIM_Base_MspInit+0x48>)
 80028e8:	f043 0302 	orr.w	r3, r3, #2
 80028ec:	61d3      	str	r3, [r2, #28]
 80028ee:	4b0a      	ldr	r3, [pc, #40]	; (8002918 <HAL_TIM_Base_MspInit+0x48>)
 80028f0:	69db      	ldr	r3, [r3, #28]
 80028f2:	f003 0302 	and.w	r3, r3, #2
 80028f6:	60fb      	str	r3, [r7, #12]
 80028f8:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80028fa:	2200      	movs	r2, #0
 80028fc:	2100      	movs	r1, #0
 80028fe:	201d      	movs	r0, #29
 8002900:	f001 fc05 	bl	800410e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002904:	201d      	movs	r0, #29
 8002906:	f001 fc1e 	bl	8004146 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 800290a:	bf00      	nop
 800290c:	3710      	adds	r7, #16
 800290e:	46bd      	mov	sp, r7
 8002910:	bd80      	pop	{r7, pc}
 8002912:	bf00      	nop
 8002914:	40000400 	.word	0x40000400
 8002918:	40021000 	.word	0x40021000

0800291c <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800291c:	b580      	push	{r7, lr}
 800291e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002920:	4b11      	ldr	r3, [pc, #68]	; (8002968 <MX_USART1_UART_Init+0x4c>)
 8002922:	4a12      	ldr	r2, [pc, #72]	; (800296c <MX_USART1_UART_Init+0x50>)
 8002924:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002926:	4b10      	ldr	r3, [pc, #64]	; (8002968 <MX_USART1_UART_Init+0x4c>)
 8002928:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800292c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800292e:	4b0e      	ldr	r3, [pc, #56]	; (8002968 <MX_USART1_UART_Init+0x4c>)
 8002930:	2200      	movs	r2, #0
 8002932:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002934:	4b0c      	ldr	r3, [pc, #48]	; (8002968 <MX_USART1_UART_Init+0x4c>)
 8002936:	2200      	movs	r2, #0
 8002938:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800293a:	4b0b      	ldr	r3, [pc, #44]	; (8002968 <MX_USART1_UART_Init+0x4c>)
 800293c:	2200      	movs	r2, #0
 800293e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002940:	4b09      	ldr	r3, [pc, #36]	; (8002968 <MX_USART1_UART_Init+0x4c>)
 8002942:	220c      	movs	r2, #12
 8002944:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002946:	4b08      	ldr	r3, [pc, #32]	; (8002968 <MX_USART1_UART_Init+0x4c>)
 8002948:	2200      	movs	r2, #0
 800294a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800294c:	4b06      	ldr	r3, [pc, #24]	; (8002968 <MX_USART1_UART_Init+0x4c>)
 800294e:	2200      	movs	r2, #0
 8002950:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002952:	4805      	ldr	r0, [pc, #20]	; (8002968 <MX_USART1_UART_Init+0x4c>)
 8002954:	f004 fd7c 	bl	8007450 <HAL_UART_Init>
 8002958:	4603      	mov	r3, r0
 800295a:	2b00      	cmp	r3, #0
 800295c:	d001      	beq.n	8002962 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800295e:	f7ff fc7c 	bl	800225a <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002962:	bf00      	nop
 8002964:	bd80      	pop	{r7, pc}
 8002966:	bf00      	nop
 8002968:	20000808 	.word	0x20000808
 800296c:	40013800 	.word	0x40013800

08002970 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002970:	b580      	push	{r7, lr}
 8002972:	b088      	sub	sp, #32
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002978:	f107 0310 	add.w	r3, r7, #16
 800297c:	2200      	movs	r2, #0
 800297e:	601a      	str	r2, [r3, #0]
 8002980:	605a      	str	r2, [r3, #4]
 8002982:	609a      	str	r2, [r3, #8]
 8002984:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	4a47      	ldr	r2, [pc, #284]	; (8002aa8 <HAL_UART_MspInit+0x138>)
 800298c:	4293      	cmp	r3, r2
 800298e:	f040 8086 	bne.w	8002a9e <HAL_UART_MspInit+0x12e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002992:	4b46      	ldr	r3, [pc, #280]	; (8002aac <HAL_UART_MspInit+0x13c>)
 8002994:	699b      	ldr	r3, [r3, #24]
 8002996:	4a45      	ldr	r2, [pc, #276]	; (8002aac <HAL_UART_MspInit+0x13c>)
 8002998:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800299c:	6193      	str	r3, [r2, #24]
 800299e:	4b43      	ldr	r3, [pc, #268]	; (8002aac <HAL_UART_MspInit+0x13c>)
 80029a0:	699b      	ldr	r3, [r3, #24]
 80029a2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80029a6:	60fb      	str	r3, [r7, #12]
 80029a8:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029aa:	4b40      	ldr	r3, [pc, #256]	; (8002aac <HAL_UART_MspInit+0x13c>)
 80029ac:	699b      	ldr	r3, [r3, #24]
 80029ae:	4a3f      	ldr	r2, [pc, #252]	; (8002aac <HAL_UART_MspInit+0x13c>)
 80029b0:	f043 0304 	orr.w	r3, r3, #4
 80029b4:	6193      	str	r3, [r2, #24]
 80029b6:	4b3d      	ldr	r3, [pc, #244]	; (8002aac <HAL_UART_MspInit+0x13c>)
 80029b8:	699b      	ldr	r3, [r3, #24]
 80029ba:	f003 0304 	and.w	r3, r3, #4
 80029be:	60bb      	str	r3, [r7, #8]
 80029c0:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = Out_Pin;
 80029c2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80029c6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029c8:	2302      	movs	r3, #2
 80029ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80029cc:	2303      	movs	r3, #3
 80029ce:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(Out_GPIO_Port, &GPIO_InitStruct);
 80029d0:	f107 0310 	add.w	r3, r7, #16
 80029d4:	4619      	mov	r1, r3
 80029d6:	4836      	ldr	r0, [pc, #216]	; (8002ab0 <HAL_UART_MspInit+0x140>)
 80029d8:	f001 fe7a 	bl	80046d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = In_Pin;
 80029dc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80029e0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80029e2:	2300      	movs	r3, #0
 80029e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029e6:	2300      	movs	r3, #0
 80029e8:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(In_GPIO_Port, &GPIO_InitStruct);
 80029ea:	f107 0310 	add.w	r3, r7, #16
 80029ee:	4619      	mov	r1, r3
 80029f0:	482f      	ldr	r0, [pc, #188]	; (8002ab0 <HAL_UART_MspInit+0x140>)
 80029f2:	f001 fe6d 	bl	80046d0 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 80029f6:	4b2f      	ldr	r3, [pc, #188]	; (8002ab4 <HAL_UART_MspInit+0x144>)
 80029f8:	4a2f      	ldr	r2, [pc, #188]	; (8002ab8 <HAL_UART_MspInit+0x148>)
 80029fa:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80029fc:	4b2d      	ldr	r3, [pc, #180]	; (8002ab4 <HAL_UART_MspInit+0x144>)
 80029fe:	2200      	movs	r2, #0
 8002a00:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002a02:	4b2c      	ldr	r3, [pc, #176]	; (8002ab4 <HAL_UART_MspInit+0x144>)
 8002a04:	2200      	movs	r2, #0
 8002a06:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002a08:	4b2a      	ldr	r3, [pc, #168]	; (8002ab4 <HAL_UART_MspInit+0x144>)
 8002a0a:	2280      	movs	r2, #128	; 0x80
 8002a0c:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002a0e:	4b29      	ldr	r3, [pc, #164]	; (8002ab4 <HAL_UART_MspInit+0x144>)
 8002a10:	2200      	movs	r2, #0
 8002a12:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002a14:	4b27      	ldr	r3, [pc, #156]	; (8002ab4 <HAL_UART_MspInit+0x144>)
 8002a16:	2200      	movs	r2, #0
 8002a18:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8002a1a:	4b26      	ldr	r3, [pc, #152]	; (8002ab4 <HAL_UART_MspInit+0x144>)
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002a20:	4b24      	ldr	r3, [pc, #144]	; (8002ab4 <HAL_UART_MspInit+0x144>)
 8002a22:	2200      	movs	r2, #0
 8002a24:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8002a26:	4823      	ldr	r0, [pc, #140]	; (8002ab4 <HAL_UART_MspInit+0x144>)
 8002a28:	f001 fbb4 	bl	8004194 <HAL_DMA_Init>
 8002a2c:	4603      	mov	r3, r0
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d001      	beq.n	8002a36 <HAL_UART_MspInit+0xc6>
    {
      Error_Handler();
 8002a32:	f7ff fc12 	bl	800225a <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	4a1e      	ldr	r2, [pc, #120]	; (8002ab4 <HAL_UART_MspInit+0x144>)
 8002a3a:	635a      	str	r2, [r3, #52]	; 0x34
 8002a3c:	4a1d      	ldr	r2, [pc, #116]	; (8002ab4 <HAL_UART_MspInit+0x144>)
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 8002a42:	4b1e      	ldr	r3, [pc, #120]	; (8002abc <HAL_UART_MspInit+0x14c>)
 8002a44:	4a1e      	ldr	r2, [pc, #120]	; (8002ac0 <HAL_UART_MspInit+0x150>)
 8002a46:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002a48:	4b1c      	ldr	r3, [pc, #112]	; (8002abc <HAL_UART_MspInit+0x14c>)
 8002a4a:	2210      	movs	r2, #16
 8002a4c:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002a4e:	4b1b      	ldr	r3, [pc, #108]	; (8002abc <HAL_UART_MspInit+0x14c>)
 8002a50:	2200      	movs	r2, #0
 8002a52:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002a54:	4b19      	ldr	r3, [pc, #100]	; (8002abc <HAL_UART_MspInit+0x14c>)
 8002a56:	2280      	movs	r2, #128	; 0x80
 8002a58:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002a5a:	4b18      	ldr	r3, [pc, #96]	; (8002abc <HAL_UART_MspInit+0x14c>)
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002a60:	4b16      	ldr	r3, [pc, #88]	; (8002abc <HAL_UART_MspInit+0x14c>)
 8002a62:	2200      	movs	r2, #0
 8002a64:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8002a66:	4b15      	ldr	r3, [pc, #84]	; (8002abc <HAL_UART_MspInit+0x14c>)
 8002a68:	2200      	movs	r2, #0
 8002a6a:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002a6c:	4b13      	ldr	r3, [pc, #76]	; (8002abc <HAL_UART_MspInit+0x14c>)
 8002a6e:	2200      	movs	r2, #0
 8002a70:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002a72:	4812      	ldr	r0, [pc, #72]	; (8002abc <HAL_UART_MspInit+0x14c>)
 8002a74:	f001 fb8e 	bl	8004194 <HAL_DMA_Init>
 8002a78:	4603      	mov	r3, r0
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d001      	beq.n	8002a82 <HAL_UART_MspInit+0x112>
    {
      Error_Handler();
 8002a7e:	f7ff fbec 	bl	800225a <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	4a0d      	ldr	r2, [pc, #52]	; (8002abc <HAL_UART_MspInit+0x14c>)
 8002a86:	631a      	str	r2, [r3, #48]	; 0x30
 8002a88:	4a0c      	ldr	r2, [pc, #48]	; (8002abc <HAL_UART_MspInit+0x14c>)
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8002a8e:	2200      	movs	r2, #0
 8002a90:	2105      	movs	r1, #5
 8002a92:	2025      	movs	r0, #37	; 0x25
 8002a94:	f001 fb3b 	bl	800410e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002a98:	2025      	movs	r0, #37	; 0x25
 8002a9a:	f001 fb54 	bl	8004146 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002a9e:	bf00      	nop
 8002aa0:	3720      	adds	r7, #32
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	bd80      	pop	{r7, pc}
 8002aa6:	bf00      	nop
 8002aa8:	40013800 	.word	0x40013800
 8002aac:	40021000 	.word	0x40021000
 8002ab0:	40010800 	.word	0x40010800
 8002ab4:	200007c4 	.word	0x200007c4
 8002ab8:	40020058 	.word	0x40020058
 8002abc:	20000780 	.word	0x20000780
 8002ac0:	40020044 	.word	0x40020044

08002ac4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8002ac4:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8002ac6:	e003      	b.n	8002ad0 <LoopCopyDataInit>

08002ac8 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8002ac8:	4b0b      	ldr	r3, [pc, #44]	; (8002af8 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8002aca:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8002acc:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8002ace:	3104      	adds	r1, #4

08002ad0 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8002ad0:	480a      	ldr	r0, [pc, #40]	; (8002afc <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8002ad2:	4b0b      	ldr	r3, [pc, #44]	; (8002b00 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8002ad4:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8002ad6:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8002ad8:	d3f6      	bcc.n	8002ac8 <CopyDataInit>
  ldr r2, =_sbss
 8002ada:	4a0a      	ldr	r2, [pc, #40]	; (8002b04 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8002adc:	e002      	b.n	8002ae4 <LoopFillZerobss>

08002ade <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8002ade:	2300      	movs	r3, #0
  str r3, [r2], #4
 8002ae0:	f842 3b04 	str.w	r3, [r2], #4

08002ae4 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8002ae4:	4b08      	ldr	r3, [pc, #32]	; (8002b08 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8002ae6:	429a      	cmp	r2, r3
  bcc FillZerobss
 8002ae8:	d3f9      	bcc.n	8002ade <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002aea:	f7ff fe05 	bl	80026f8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002aee:	f005 f9f7 	bl	8007ee0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002af2:	f7ff f831 	bl	8001b58 <main>
  bx lr
 8002af6:	4770      	bx	lr
  ldr r3, =_sidata
 8002af8:	0800d924 	.word	0x0800d924
  ldr r0, =_sdata
 8002afc:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8002b00:	200001f0 	.word	0x200001f0
  ldr r2, =_sbss
 8002b04:	200001f0 	.word	0x200001f0
  ldr r3, = _ebss
 8002b08:	20000874 	.word	0x20000874

08002b0c <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002b0c:	e7fe      	b.n	8002b0c <CAN1_RX1_IRQHandler>
	...

08002b10 <DEV_SPI_WriteByte>:
#include "DEV_Config.h"
#include "stm32f1xx_hal_spi.h"

extern SPI_HandleTypeDef hspi1;
void DEV_SPI_WriteByte(UBYTE value)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	b082      	sub	sp, #8
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	4603      	mov	r3, r0
 8002b18:	71fb      	strb	r3, [r7, #7]
    HAL_SPI_Transmit(&hspi1, &value, 1, 1000);
 8002b1a:	1df9      	adds	r1, r7, #7
 8002b1c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002b20:	2201      	movs	r2, #1
 8002b22:	4803      	ldr	r0, [pc, #12]	; (8002b30 <DEV_SPI_WriteByte+0x20>)
 8002b24:	f003 fd10 	bl	8006548 <HAL_SPI_Transmit>
}
 8002b28:	bf00      	nop
 8002b2a:	3708      	adds	r7, #8
 8002b2c:	46bd      	mov	sp, r7
 8002b2e:	bd80      	pop	{r7, pc}
 8002b30:	20000698 	.word	0x20000698

08002b34 <DEV_Module_Init>:

int DEV_Module_Init(void)
{
 8002b34:	b580      	push	{r7, lr}
 8002b36:	af00      	add	r7, sp, #0
    DEV_Digital_Write(EPD_DC_PIN, 0);
 8002b38:	2200      	movs	r2, #0
 8002b3a:	2102      	movs	r1, #2
 8002b3c:	4807      	ldr	r0, [pc, #28]	; (8002b5c <DEV_Module_Init+0x28>)
 8002b3e:	f001 ff62 	bl	8004a06 <HAL_GPIO_WritePin>
    DEV_Digital_Write(EPD_CS_PIN, 0);
 8002b42:	2200      	movs	r2, #0
 8002b44:	2110      	movs	r1, #16
 8002b46:	4806      	ldr	r0, [pc, #24]	; (8002b60 <DEV_Module_Init+0x2c>)
 8002b48:	f001 ff5d 	bl	8004a06 <HAL_GPIO_WritePin>
    DEV_Digital_Write(EPD_RST_PIN, 1);
 8002b4c:	2201      	movs	r2, #1
 8002b4e:	2101      	movs	r1, #1
 8002b50:	4802      	ldr	r0, [pc, #8]	; (8002b5c <DEV_Module_Init+0x28>)
 8002b52:	f001 ff58 	bl	8004a06 <HAL_GPIO_WritePin>
		return 0;
 8002b56:	2300      	movs	r3, #0
}
 8002b58:	4618      	mov	r0, r3
 8002b5a:	bd80      	pop	{r7, pc}
 8002b5c:	40010c00 	.word	0x40010c00
 8002b60:	40010800 	.word	0x40010800

08002b64 <Paint_NewImage>:
    width   :   The width of the picture
    Height  :   The height of the picture
    Color   :   Whether the picture is inverted
******************************************************************************/
void Paint_NewImage(UBYTE *image, UWORD Width, UWORD Height, UWORD Rotate, UWORD Color)
{
 8002b64:	b480      	push	{r7}
 8002b66:	b085      	sub	sp, #20
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	60f8      	str	r0, [r7, #12]
 8002b6c:	4608      	mov	r0, r1
 8002b6e:	4611      	mov	r1, r2
 8002b70:	461a      	mov	r2, r3
 8002b72:	4603      	mov	r3, r0
 8002b74:	817b      	strh	r3, [r7, #10]
 8002b76:	460b      	mov	r3, r1
 8002b78:	813b      	strh	r3, [r7, #8]
 8002b7a:	4613      	mov	r3, r2
 8002b7c:	80fb      	strh	r3, [r7, #6]
    Paint.Image = NULL;
 8002b7e:	4b22      	ldr	r3, [pc, #136]	; (8002c08 <Paint_NewImage+0xa4>)
 8002b80:	2200      	movs	r2, #0
 8002b82:	601a      	str	r2, [r3, #0]
    Paint.Image = image;
 8002b84:	4a20      	ldr	r2, [pc, #128]	; (8002c08 <Paint_NewImage+0xa4>)
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	6013      	str	r3, [r2, #0]

    Paint.WidthMemory = Width;
 8002b8a:	4a1f      	ldr	r2, [pc, #124]	; (8002c08 <Paint_NewImage+0xa4>)
 8002b8c:	897b      	ldrh	r3, [r7, #10]
 8002b8e:	8113      	strh	r3, [r2, #8]
    Paint.HeightMemory = Height;
 8002b90:	4a1d      	ldr	r2, [pc, #116]	; (8002c08 <Paint_NewImage+0xa4>)
 8002b92:	893b      	ldrh	r3, [r7, #8]
 8002b94:	8153      	strh	r3, [r2, #10]
    Paint.Color = Color;    
 8002b96:	4a1c      	ldr	r2, [pc, #112]	; (8002c08 <Paint_NewImage+0xa4>)
 8002b98:	8b3b      	ldrh	r3, [r7, #24]
 8002b9a:	8193      	strh	r3, [r2, #12]
	Paint.Scale = 2;
 8002b9c:	4b1a      	ldr	r3, [pc, #104]	; (8002c08 <Paint_NewImage+0xa4>)
 8002b9e:	2202      	movs	r2, #2
 8002ba0:	82da      	strh	r2, [r3, #22]
		
    Paint.WidthByte = (Width % 8 == 0)? (Width / 8 ): (Width / 8 + 1);
 8002ba2:	897b      	ldrh	r3, [r7, #10]
 8002ba4:	f003 0307 	and.w	r3, r3, #7
 8002ba8:	b29b      	uxth	r3, r3
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d103      	bne.n	8002bb6 <Paint_NewImage+0x52>
 8002bae:	897b      	ldrh	r3, [r7, #10]
 8002bb0:	08db      	lsrs	r3, r3, #3
 8002bb2:	b29b      	uxth	r3, r3
 8002bb4:	e004      	b.n	8002bc0 <Paint_NewImage+0x5c>
 8002bb6:	897b      	ldrh	r3, [r7, #10]
 8002bb8:	08db      	lsrs	r3, r3, #3
 8002bba:	b29b      	uxth	r3, r3
 8002bbc:	3301      	adds	r3, #1
 8002bbe:	b29b      	uxth	r3, r3
 8002bc0:	4a11      	ldr	r2, [pc, #68]	; (8002c08 <Paint_NewImage+0xa4>)
 8002bc2:	8253      	strh	r3, [r2, #18]
    Paint.HeightByte = Height;    
 8002bc4:	4a10      	ldr	r2, [pc, #64]	; (8002c08 <Paint_NewImage+0xa4>)
 8002bc6:	893b      	ldrh	r3, [r7, #8]
 8002bc8:	8293      	strh	r3, [r2, #20]
//    printf("WidthByte = %d, HeightByte = %d\r\n", Paint.WidthByte, Paint.HeightByte);
//    printf(" EPD_WIDTH / 8 = %d\r\n",  122 / 8);
   
    Paint.Rotate = Rotate;
 8002bca:	4a0f      	ldr	r2, [pc, #60]	; (8002c08 <Paint_NewImage+0xa4>)
 8002bcc:	88fb      	ldrh	r3, [r7, #6]
 8002bce:	81d3      	strh	r3, [r2, #14]
    Paint.Mirror = MIRROR_NONE;
 8002bd0:	4b0d      	ldr	r3, [pc, #52]	; (8002c08 <Paint_NewImage+0xa4>)
 8002bd2:	2200      	movs	r2, #0
 8002bd4:	821a      	strh	r2, [r3, #16]
    
    if(Rotate == ROTATE_0 || Rotate == ROTATE_180) {
 8002bd6:	88fb      	ldrh	r3, [r7, #6]
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d002      	beq.n	8002be2 <Paint_NewImage+0x7e>
 8002bdc:	88fb      	ldrh	r3, [r7, #6]
 8002bde:	2bb4      	cmp	r3, #180	; 0xb4
 8002be0:	d106      	bne.n	8002bf0 <Paint_NewImage+0x8c>
        Paint.Width = Width;
 8002be2:	4a09      	ldr	r2, [pc, #36]	; (8002c08 <Paint_NewImage+0xa4>)
 8002be4:	897b      	ldrh	r3, [r7, #10]
 8002be6:	8093      	strh	r3, [r2, #4]
        Paint.Height = Height;
 8002be8:	4a07      	ldr	r2, [pc, #28]	; (8002c08 <Paint_NewImage+0xa4>)
 8002bea:	893b      	ldrh	r3, [r7, #8]
 8002bec:	80d3      	strh	r3, [r2, #6]
 8002bee:	e006      	b.n	8002bfe <Paint_NewImage+0x9a>
    } else {
        Paint.Width = Height;
 8002bf0:	4a05      	ldr	r2, [pc, #20]	; (8002c08 <Paint_NewImage+0xa4>)
 8002bf2:	893b      	ldrh	r3, [r7, #8]
 8002bf4:	8093      	strh	r3, [r2, #4]
        Paint.Height = Width;
 8002bf6:	4a04      	ldr	r2, [pc, #16]	; (8002c08 <Paint_NewImage+0xa4>)
 8002bf8:	897b      	ldrh	r3, [r7, #10]
 8002bfa:	80d3      	strh	r3, [r2, #6]
    }
}
 8002bfc:	bf00      	nop
 8002bfe:	bf00      	nop
 8002c00:	3714      	adds	r7, #20
 8002c02:	46bd      	mov	sp, r7
 8002c04:	bc80      	pop	{r7}
 8002c06:	4770      	bx	lr
 8002c08:	20000848 	.word	0x20000848

08002c0c <Paint_SelectImage>:
function: Select Image
parameter:
    image : Pointer to the image cache
******************************************************************************/
void Paint_SelectImage(UBYTE *image)
{
 8002c0c:	b480      	push	{r7}
 8002c0e:	b083      	sub	sp, #12
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	6078      	str	r0, [r7, #4]
    Paint.Image = image;
 8002c14:	4a03      	ldr	r2, [pc, #12]	; (8002c24 <Paint_SelectImage+0x18>)
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	6013      	str	r3, [r2, #0]
}
 8002c1a:	bf00      	nop
 8002c1c:	370c      	adds	r7, #12
 8002c1e:	46bd      	mov	sp, r7
 8002c20:	bc80      	pop	{r7}
 8002c22:	4770      	bx	lr
 8002c24:	20000848 	.word	0x20000848

08002c28 <Paint_SetPixel>:
    Xpoint : At point X
    Ypoint : At point Y
    Color  : Painted colors
******************************************************************************/
void Paint_SetPixel(UWORD Xpoint, UWORD Ypoint, UWORD Color)
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	b08a      	sub	sp, #40	; 0x28
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	4603      	mov	r3, r0
 8002c30:	80fb      	strh	r3, [r7, #6]
 8002c32:	460b      	mov	r3, r1
 8002c34:	80bb      	strh	r3, [r7, #4]
 8002c36:	4613      	mov	r3, r2
 8002c38:	807b      	strh	r3, [r7, #2]
    if(Xpoint > Paint.Width || Ypoint > Paint.Height){
 8002c3a:	4b9f      	ldr	r3, [pc, #636]	; (8002eb8 <Paint_SetPixel+0x290>)
 8002c3c:	889b      	ldrh	r3, [r3, #4]
 8002c3e:	88fa      	ldrh	r2, [r7, #6]
 8002c40:	429a      	cmp	r2, r3
 8002c42:	d804      	bhi.n	8002c4e <Paint_SetPixel+0x26>
 8002c44:	4b9c      	ldr	r3, [pc, #624]	; (8002eb8 <Paint_SetPixel+0x290>)
 8002c46:	88db      	ldrh	r3, [r3, #6]
 8002c48:	88ba      	ldrh	r2, [r7, #4]
 8002c4a:	429a      	cmp	r2, r3
 8002c4c:	d903      	bls.n	8002c56 <Paint_SetPixel+0x2e>
        Debug("Exceeding display boundaries\r\n");
 8002c4e:	489b      	ldr	r0, [pc, #620]	; (8002ebc <Paint_SetPixel+0x294>)
 8002c50:	f005 fefc 	bl	8008a4c <puts>
        return;
 8002c54:	e12d      	b.n	8002eb2 <Paint_SetPixel+0x28a>
    }      
    UWORD X, Y;

    switch(Paint.Rotate) {
 8002c56:	4b98      	ldr	r3, [pc, #608]	; (8002eb8 <Paint_SetPixel+0x290>)
 8002c58:	89db      	ldrh	r3, [r3, #14]
 8002c5a:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 8002c5e:	d02b      	beq.n	8002cb8 <Paint_SetPixel+0x90>
 8002c60:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 8002c64:	f300 8122 	bgt.w	8002eac <Paint_SetPixel+0x284>
 8002c68:	2bb4      	cmp	r3, #180	; 0xb4
 8002c6a:	d016      	beq.n	8002c9a <Paint_SetPixel+0x72>
 8002c6c:	2bb4      	cmp	r3, #180	; 0xb4
 8002c6e:	f300 811d 	bgt.w	8002eac <Paint_SetPixel+0x284>
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d002      	beq.n	8002c7c <Paint_SetPixel+0x54>
 8002c76:	2b5a      	cmp	r3, #90	; 0x5a
 8002c78:	d005      	beq.n	8002c86 <Paint_SetPixel+0x5e>
    case 270:
        X = Ypoint;
        Y = Paint.HeightMemory - Xpoint - 1;
        break;
    default:
        return;
 8002c7a:	e117      	b.n	8002eac <Paint_SetPixel+0x284>
        X = Xpoint;
 8002c7c:	88fb      	ldrh	r3, [r7, #6]
 8002c7e:	84fb      	strh	r3, [r7, #38]	; 0x26
        Y = Ypoint;  
 8002c80:	88bb      	ldrh	r3, [r7, #4]
 8002c82:	84bb      	strh	r3, [r7, #36]	; 0x24
        break;
 8002c84:	e022      	b.n	8002ccc <Paint_SetPixel+0xa4>
        X = Paint.WidthMemory - Ypoint - 1;
 8002c86:	4b8c      	ldr	r3, [pc, #560]	; (8002eb8 <Paint_SetPixel+0x290>)
 8002c88:	891a      	ldrh	r2, [r3, #8]
 8002c8a:	88bb      	ldrh	r3, [r7, #4]
 8002c8c:	1ad3      	subs	r3, r2, r3
 8002c8e:	b29b      	uxth	r3, r3
 8002c90:	3b01      	subs	r3, #1
 8002c92:	84fb      	strh	r3, [r7, #38]	; 0x26
        Y = Xpoint;
 8002c94:	88fb      	ldrh	r3, [r7, #6]
 8002c96:	84bb      	strh	r3, [r7, #36]	; 0x24
        break;
 8002c98:	e018      	b.n	8002ccc <Paint_SetPixel+0xa4>
        X = Paint.WidthMemory - Xpoint - 1;
 8002c9a:	4b87      	ldr	r3, [pc, #540]	; (8002eb8 <Paint_SetPixel+0x290>)
 8002c9c:	891a      	ldrh	r2, [r3, #8]
 8002c9e:	88fb      	ldrh	r3, [r7, #6]
 8002ca0:	1ad3      	subs	r3, r2, r3
 8002ca2:	b29b      	uxth	r3, r3
 8002ca4:	3b01      	subs	r3, #1
 8002ca6:	84fb      	strh	r3, [r7, #38]	; 0x26
        Y = Paint.HeightMemory - Ypoint - 1;
 8002ca8:	4b83      	ldr	r3, [pc, #524]	; (8002eb8 <Paint_SetPixel+0x290>)
 8002caa:	895a      	ldrh	r2, [r3, #10]
 8002cac:	88bb      	ldrh	r3, [r7, #4]
 8002cae:	1ad3      	subs	r3, r2, r3
 8002cb0:	b29b      	uxth	r3, r3
 8002cb2:	3b01      	subs	r3, #1
 8002cb4:	84bb      	strh	r3, [r7, #36]	; 0x24
        break;
 8002cb6:	e009      	b.n	8002ccc <Paint_SetPixel+0xa4>
        X = Ypoint;
 8002cb8:	88bb      	ldrh	r3, [r7, #4]
 8002cba:	84fb      	strh	r3, [r7, #38]	; 0x26
        Y = Paint.HeightMemory - Xpoint - 1;
 8002cbc:	4b7e      	ldr	r3, [pc, #504]	; (8002eb8 <Paint_SetPixel+0x290>)
 8002cbe:	895a      	ldrh	r2, [r3, #10]
 8002cc0:	88fb      	ldrh	r3, [r7, #6]
 8002cc2:	1ad3      	subs	r3, r2, r3
 8002cc4:	b29b      	uxth	r3, r3
 8002cc6:	3b01      	subs	r3, #1
 8002cc8:	84bb      	strh	r3, [r7, #36]	; 0x24
        break;
 8002cca:	bf00      	nop
    }
    
    switch(Paint.Mirror) {
 8002ccc:	4b7a      	ldr	r3, [pc, #488]	; (8002eb8 <Paint_SetPixel+0x290>)
 8002cce:	8a1b      	ldrh	r3, [r3, #16]
 8002cd0:	2b03      	cmp	r3, #3
 8002cd2:	f200 80ed 	bhi.w	8002eb0 <Paint_SetPixel+0x288>
 8002cd6:	a201      	add	r2, pc, #4	; (adr r2, 8002cdc <Paint_SetPixel+0xb4>)
 8002cd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cdc:	08002d2b 	.word	0x08002d2b
 8002ce0:	08002ced 	.word	0x08002ced
 8002ce4:	08002cfd 	.word	0x08002cfd
 8002ce8:	08002d0d 	.word	0x08002d0d
    case MIRROR_NONE:
        break;
    case MIRROR_HORIZONTAL:
        X = Paint.WidthMemory - X - 1;
 8002cec:	4b72      	ldr	r3, [pc, #456]	; (8002eb8 <Paint_SetPixel+0x290>)
 8002cee:	891a      	ldrh	r2, [r3, #8]
 8002cf0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002cf2:	1ad3      	subs	r3, r2, r3
 8002cf4:	b29b      	uxth	r3, r3
 8002cf6:	3b01      	subs	r3, #1
 8002cf8:	84fb      	strh	r3, [r7, #38]	; 0x26
        break;
 8002cfa:	e017      	b.n	8002d2c <Paint_SetPixel+0x104>
    case MIRROR_VERTICAL:
        Y = Paint.HeightMemory - Y - 1;
 8002cfc:	4b6e      	ldr	r3, [pc, #440]	; (8002eb8 <Paint_SetPixel+0x290>)
 8002cfe:	895a      	ldrh	r2, [r3, #10]
 8002d00:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002d02:	1ad3      	subs	r3, r2, r3
 8002d04:	b29b      	uxth	r3, r3
 8002d06:	3b01      	subs	r3, #1
 8002d08:	84bb      	strh	r3, [r7, #36]	; 0x24
        break;
 8002d0a:	e00f      	b.n	8002d2c <Paint_SetPixel+0x104>
    case MIRROR_ORIGIN:
        X = Paint.WidthMemory - X - 1;
 8002d0c:	4b6a      	ldr	r3, [pc, #424]	; (8002eb8 <Paint_SetPixel+0x290>)
 8002d0e:	891a      	ldrh	r2, [r3, #8]
 8002d10:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002d12:	1ad3      	subs	r3, r2, r3
 8002d14:	b29b      	uxth	r3, r3
 8002d16:	3b01      	subs	r3, #1
 8002d18:	84fb      	strh	r3, [r7, #38]	; 0x26
        Y = Paint.HeightMemory - Y - 1;
 8002d1a:	4b67      	ldr	r3, [pc, #412]	; (8002eb8 <Paint_SetPixel+0x290>)
 8002d1c:	895a      	ldrh	r2, [r3, #10]
 8002d1e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002d20:	1ad3      	subs	r3, r2, r3
 8002d22:	b29b      	uxth	r3, r3
 8002d24:	3b01      	subs	r3, #1
 8002d26:	84bb      	strh	r3, [r7, #36]	; 0x24
        break;
 8002d28:	e000      	b.n	8002d2c <Paint_SetPixel+0x104>
        break;
 8002d2a:	bf00      	nop
    default:
        return;
    }

    if(X > Paint.WidthMemory || Y > Paint.HeightMemory){
 8002d2c:	4b62      	ldr	r3, [pc, #392]	; (8002eb8 <Paint_SetPixel+0x290>)
 8002d2e:	891b      	ldrh	r3, [r3, #8]
 8002d30:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8002d32:	429a      	cmp	r2, r3
 8002d34:	d804      	bhi.n	8002d40 <Paint_SetPixel+0x118>
 8002d36:	4b60      	ldr	r3, [pc, #384]	; (8002eb8 <Paint_SetPixel+0x290>)
 8002d38:	895b      	ldrh	r3, [r3, #10]
 8002d3a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002d3c:	429a      	cmp	r2, r3
 8002d3e:	d903      	bls.n	8002d48 <Paint_SetPixel+0x120>
        Debug("Exceeding display boundaries\r\n");
 8002d40:	485e      	ldr	r0, [pc, #376]	; (8002ebc <Paint_SetPixel+0x294>)
 8002d42:	f005 fe83 	bl	8008a4c <puts>
        return;
 8002d46:	e0b4      	b.n	8002eb2 <Paint_SetPixel+0x28a>
    }
    
    if(Paint.Scale == 2){
 8002d48:	4b5b      	ldr	r3, [pc, #364]	; (8002eb8 <Paint_SetPixel+0x290>)
 8002d4a:	8adb      	ldrh	r3, [r3, #22]
 8002d4c:	2b02      	cmp	r3, #2
 8002d4e:	d139      	bne.n	8002dc4 <Paint_SetPixel+0x19c>
        UDOUBLE Addr = X / 8 + Y * Paint.WidthByte;
 8002d50:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002d52:	08db      	lsrs	r3, r3, #3
 8002d54:	b29b      	uxth	r3, r3
 8002d56:	4619      	mov	r1, r3
 8002d58:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002d5a:	4a57      	ldr	r2, [pc, #348]	; (8002eb8 <Paint_SetPixel+0x290>)
 8002d5c:	8a52      	ldrh	r2, [r2, #18]
 8002d5e:	fb02 f303 	mul.w	r3, r2, r3
 8002d62:	440b      	add	r3, r1
 8002d64:	613b      	str	r3, [r7, #16]
        UBYTE Rdata = Paint.Image[Addr];
 8002d66:	4b54      	ldr	r3, [pc, #336]	; (8002eb8 <Paint_SetPixel+0x290>)
 8002d68:	681a      	ldr	r2, [r3, #0]
 8002d6a:	693b      	ldr	r3, [r7, #16]
 8002d6c:	4413      	add	r3, r2
 8002d6e:	781b      	ldrb	r3, [r3, #0]
 8002d70:	73fb      	strb	r3, [r7, #15]
        if(Color == BLACK)
 8002d72:	887b      	ldrh	r3, [r7, #2]
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d113      	bne.n	8002da0 <Paint_SetPixel+0x178>
            Paint.Image[Addr] = Rdata & ~(0x80 >> (X % 8));
 8002d78:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002d7a:	f003 0307 	and.w	r3, r3, #7
 8002d7e:	2280      	movs	r2, #128	; 0x80
 8002d80:	fa42 f303 	asr.w	r3, r2, r3
 8002d84:	b25b      	sxtb	r3, r3
 8002d86:	43db      	mvns	r3, r3
 8002d88:	b25a      	sxtb	r2, r3
 8002d8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d8e:	4013      	ands	r3, r2
 8002d90:	b259      	sxtb	r1, r3
 8002d92:	4b49      	ldr	r3, [pc, #292]	; (8002eb8 <Paint_SetPixel+0x290>)
 8002d94:	681a      	ldr	r2, [r3, #0]
 8002d96:	693b      	ldr	r3, [r7, #16]
 8002d98:	4413      	add	r3, r2
 8002d9a:	b2ca      	uxtb	r2, r1
 8002d9c:	701a      	strb	r2, [r3, #0]
 8002d9e:	e088      	b.n	8002eb2 <Paint_SetPixel+0x28a>
        else
            Paint.Image[Addr] = Rdata | (0x80 >> (X % 8));
 8002da0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002da2:	f003 0307 	and.w	r3, r3, #7
 8002da6:	2280      	movs	r2, #128	; 0x80
 8002da8:	fa42 f303 	asr.w	r3, r2, r3
 8002dac:	b25a      	sxtb	r2, r3
 8002dae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002db2:	4313      	orrs	r3, r2
 8002db4:	b259      	sxtb	r1, r3
 8002db6:	4b40      	ldr	r3, [pc, #256]	; (8002eb8 <Paint_SetPixel+0x290>)
 8002db8:	681a      	ldr	r2, [r3, #0]
 8002dba:	693b      	ldr	r3, [r7, #16]
 8002dbc:	4413      	add	r3, r2
 8002dbe:	b2ca      	uxtb	r2, r1
 8002dc0:	701a      	strb	r2, [r3, #0]
 8002dc2:	e076      	b.n	8002eb2 <Paint_SetPixel+0x28a>
    }else if(Paint.Scale == 4){
 8002dc4:	4b3c      	ldr	r3, [pc, #240]	; (8002eb8 <Paint_SetPixel+0x290>)
 8002dc6:	8adb      	ldrh	r3, [r3, #22]
 8002dc8:	2b04      	cmp	r3, #4
 8002dca:	d137      	bne.n	8002e3c <Paint_SetPixel+0x214>
        UDOUBLE Addr = X / 4 + Y * Paint.WidthByte;
 8002dcc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002dce:	089b      	lsrs	r3, r3, #2
 8002dd0:	b29b      	uxth	r3, r3
 8002dd2:	4619      	mov	r1, r3
 8002dd4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002dd6:	4a38      	ldr	r2, [pc, #224]	; (8002eb8 <Paint_SetPixel+0x290>)
 8002dd8:	8a52      	ldrh	r2, [r2, #18]
 8002dda:	fb02 f303 	mul.w	r3, r2, r3
 8002dde:	440b      	add	r3, r1
 8002de0:	61bb      	str	r3, [r7, #24]
        Color = Color % 4;//Guaranteed color scale is 4  --- 0~3
 8002de2:	887b      	ldrh	r3, [r7, #2]
 8002de4:	f003 0303 	and.w	r3, r3, #3
 8002de8:	807b      	strh	r3, [r7, #2]
        UBYTE Rdata = Paint.Image[Addr];
 8002dea:	4b33      	ldr	r3, [pc, #204]	; (8002eb8 <Paint_SetPixel+0x290>)
 8002dec:	681a      	ldr	r2, [r3, #0]
 8002dee:	69bb      	ldr	r3, [r7, #24]
 8002df0:	4413      	add	r3, r2
 8002df2:	781b      	ldrb	r3, [r3, #0]
 8002df4:	75fb      	strb	r3, [r7, #23]
        
        Rdata = Rdata & (~(0xC0 >> ((X % 4)*2)));
 8002df6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002df8:	f003 0303 	and.w	r3, r3, #3
 8002dfc:	005b      	lsls	r3, r3, #1
 8002dfe:	22c0      	movs	r2, #192	; 0xc0
 8002e00:	fa42 f303 	asr.w	r3, r2, r3
 8002e04:	b25b      	sxtb	r3, r3
 8002e06:	43db      	mvns	r3, r3
 8002e08:	b25a      	sxtb	r2, r3
 8002e0a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002e0e:	4013      	ands	r3, r2
 8002e10:	b25b      	sxtb	r3, r3
 8002e12:	75fb      	strb	r3, [r7, #23]
        Paint.Image[Addr] = Rdata | ((Color << 6) >> ((X % 4)*2));
 8002e14:	887b      	ldrh	r3, [r7, #2]
 8002e16:	019a      	lsls	r2, r3, #6
 8002e18:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002e1a:	f003 0303 	and.w	r3, r3, #3
 8002e1e:	005b      	lsls	r3, r3, #1
 8002e20:	fa42 f303 	asr.w	r3, r2, r3
 8002e24:	b25a      	sxtb	r2, r3
 8002e26:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002e2a:	4313      	orrs	r3, r2
 8002e2c:	b259      	sxtb	r1, r3
 8002e2e:	4b22      	ldr	r3, [pc, #136]	; (8002eb8 <Paint_SetPixel+0x290>)
 8002e30:	681a      	ldr	r2, [r3, #0]
 8002e32:	69bb      	ldr	r3, [r7, #24]
 8002e34:	4413      	add	r3, r2
 8002e36:	b2ca      	uxtb	r2, r1
 8002e38:	701a      	strb	r2, [r3, #0]
 8002e3a:	e03a      	b.n	8002eb2 <Paint_SetPixel+0x28a>
    }else if(Paint.Scale == 7){
 8002e3c:	4b1e      	ldr	r3, [pc, #120]	; (8002eb8 <Paint_SetPixel+0x290>)
 8002e3e:	8adb      	ldrh	r3, [r3, #22]
 8002e40:	2b07      	cmp	r3, #7
 8002e42:	d136      	bne.n	8002eb2 <Paint_SetPixel+0x28a>
		UDOUBLE Addr = X / 2  + Y * Paint.WidthByte;
 8002e44:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002e46:	085b      	lsrs	r3, r3, #1
 8002e48:	b29b      	uxth	r3, r3
 8002e4a:	4619      	mov	r1, r3
 8002e4c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002e4e:	4a1a      	ldr	r2, [pc, #104]	; (8002eb8 <Paint_SetPixel+0x290>)
 8002e50:	8a52      	ldrh	r2, [r2, #18]
 8002e52:	fb02 f303 	mul.w	r3, r2, r3
 8002e56:	440b      	add	r3, r1
 8002e58:	623b      	str	r3, [r7, #32]
		UBYTE Rdata = Paint.Image[Addr];
 8002e5a:	4b17      	ldr	r3, [pc, #92]	; (8002eb8 <Paint_SetPixel+0x290>)
 8002e5c:	681a      	ldr	r2, [r3, #0]
 8002e5e:	6a3b      	ldr	r3, [r7, #32]
 8002e60:	4413      	add	r3, r2
 8002e62:	781b      	ldrb	r3, [r3, #0]
 8002e64:	77fb      	strb	r3, [r7, #31]
		Rdata = Rdata & (~(0xF0 >> ((X % 2)*4)));//Clear first, then set value
 8002e66:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002e68:	f003 0301 	and.w	r3, r3, #1
 8002e6c:	009b      	lsls	r3, r3, #2
 8002e6e:	22f0      	movs	r2, #240	; 0xf0
 8002e70:	fa42 f303 	asr.w	r3, r2, r3
 8002e74:	b25b      	sxtb	r3, r3
 8002e76:	43db      	mvns	r3, r3
 8002e78:	b25a      	sxtb	r2, r3
 8002e7a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8002e7e:	4013      	ands	r3, r2
 8002e80:	b25b      	sxtb	r3, r3
 8002e82:	77fb      	strb	r3, [r7, #31]
		Paint.Image[Addr] = Rdata | ((Color << 4) >> ((X % 2)*4));
 8002e84:	887b      	ldrh	r3, [r7, #2]
 8002e86:	011a      	lsls	r2, r3, #4
 8002e88:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002e8a:	f003 0301 	and.w	r3, r3, #1
 8002e8e:	009b      	lsls	r3, r3, #2
 8002e90:	fa42 f303 	asr.w	r3, r2, r3
 8002e94:	b25a      	sxtb	r2, r3
 8002e96:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8002e9a:	4313      	orrs	r3, r2
 8002e9c:	b259      	sxtb	r1, r3
 8002e9e:	4b06      	ldr	r3, [pc, #24]	; (8002eb8 <Paint_SetPixel+0x290>)
 8002ea0:	681a      	ldr	r2, [r3, #0]
 8002ea2:	6a3b      	ldr	r3, [r7, #32]
 8002ea4:	4413      	add	r3, r2
 8002ea6:	b2ca      	uxtb	r2, r1
 8002ea8:	701a      	strb	r2, [r3, #0]
 8002eaa:	e002      	b.n	8002eb2 <Paint_SetPixel+0x28a>
        return;
 8002eac:	bf00      	nop
 8002eae:	e000      	b.n	8002eb2 <Paint_SetPixel+0x28a>
        return;
 8002eb0:	bf00      	nop
		//printf("Add =  %d ,data = %d\r\n",Addr,Rdata);
		}
}
 8002eb2:	3728      	adds	r7, #40	; 0x28
 8002eb4:	46bd      	mov	sp, r7
 8002eb6:	bd80      	pop	{r7, pc}
 8002eb8:	20000848 	.word	0x20000848
 8002ebc:	0800b150 	.word	0x0800b150

08002ec0 <Paint_Clear>:
function: Clear the color of the picture
parameter:
    Color : Painted colors
******************************************************************************/
void Paint_Clear(UWORD Color)
{
 8002ec0:	b480      	push	{r7}
 8002ec2:	b087      	sub	sp, #28
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	4603      	mov	r3, r0
 8002ec8:	80fb      	strh	r3, [r7, #6]
	if(Paint.Scale == 2 || Paint.Scale == 4){
 8002eca:	4b31      	ldr	r3, [pc, #196]	; (8002f90 <Paint_Clear+0xd0>)
 8002ecc:	8adb      	ldrh	r3, [r3, #22]
 8002ece:	2b02      	cmp	r3, #2
 8002ed0:	d003      	beq.n	8002eda <Paint_Clear+0x1a>
 8002ed2:	4b2f      	ldr	r3, [pc, #188]	; (8002f90 <Paint_Clear+0xd0>)
 8002ed4:	8adb      	ldrh	r3, [r3, #22]
 8002ed6:	2b04      	cmp	r3, #4
 8002ed8:	d125      	bne.n	8002f26 <Paint_Clear+0x66>
		for (UWORD Y = 0; Y < Paint.HeightByte; Y++) {
 8002eda:	2300      	movs	r3, #0
 8002edc:	82fb      	strh	r3, [r7, #22]
 8002ede:	e01c      	b.n	8002f1a <Paint_Clear+0x5a>
			for (UWORD X = 0; X < Paint.WidthByte; X++ ) {//8 pixel =  1 byte
 8002ee0:	2300      	movs	r3, #0
 8002ee2:	82bb      	strh	r3, [r7, #20]
 8002ee4:	e011      	b.n	8002f0a <Paint_Clear+0x4a>
				UDOUBLE Addr = X + Y*Paint.WidthByte;
 8002ee6:	8aba      	ldrh	r2, [r7, #20]
 8002ee8:	8afb      	ldrh	r3, [r7, #22]
 8002eea:	4929      	ldr	r1, [pc, #164]	; (8002f90 <Paint_Clear+0xd0>)
 8002eec:	8a49      	ldrh	r1, [r1, #18]
 8002eee:	fb01 f303 	mul.w	r3, r1, r3
 8002ef2:	4413      	add	r3, r2
 8002ef4:	60bb      	str	r3, [r7, #8]
				Paint.Image[Addr] = Color;
 8002ef6:	4b26      	ldr	r3, [pc, #152]	; (8002f90 <Paint_Clear+0xd0>)
 8002ef8:	681a      	ldr	r2, [r3, #0]
 8002efa:	68bb      	ldr	r3, [r7, #8]
 8002efc:	4413      	add	r3, r2
 8002efe:	88fa      	ldrh	r2, [r7, #6]
 8002f00:	b2d2      	uxtb	r2, r2
 8002f02:	701a      	strb	r2, [r3, #0]
			for (UWORD X = 0; X < Paint.WidthByte; X++ ) {//8 pixel =  1 byte
 8002f04:	8abb      	ldrh	r3, [r7, #20]
 8002f06:	3301      	adds	r3, #1
 8002f08:	82bb      	strh	r3, [r7, #20]
 8002f0a:	4b21      	ldr	r3, [pc, #132]	; (8002f90 <Paint_Clear+0xd0>)
 8002f0c:	8a5b      	ldrh	r3, [r3, #18]
 8002f0e:	8aba      	ldrh	r2, [r7, #20]
 8002f10:	429a      	cmp	r2, r3
 8002f12:	d3e8      	bcc.n	8002ee6 <Paint_Clear+0x26>
		for (UWORD Y = 0; Y < Paint.HeightByte; Y++) {
 8002f14:	8afb      	ldrh	r3, [r7, #22]
 8002f16:	3301      	adds	r3, #1
 8002f18:	82fb      	strh	r3, [r7, #22]
 8002f1a:	4b1d      	ldr	r3, [pc, #116]	; (8002f90 <Paint_Clear+0xd0>)
 8002f1c:	8a9b      	ldrh	r3, [r3, #20]
 8002f1e:	8afa      	ldrh	r2, [r7, #22]
 8002f20:	429a      	cmp	r2, r3
 8002f22:	d3dd      	bcc.n	8002ee0 <Paint_Clear+0x20>
 8002f24:	e02f      	b.n	8002f86 <Paint_Clear+0xc6>
			}
		}		
	}else if(Paint.Scale == 7){
 8002f26:	4b1a      	ldr	r3, [pc, #104]	; (8002f90 <Paint_Clear+0xd0>)
 8002f28:	8adb      	ldrh	r3, [r3, #22]
 8002f2a:	2b07      	cmp	r3, #7
 8002f2c:	d12b      	bne.n	8002f86 <Paint_Clear+0xc6>
		for (UWORD Y = 0; Y < Paint.HeightByte; Y++) {
 8002f2e:	2300      	movs	r3, #0
 8002f30:	827b      	strh	r3, [r7, #18]
 8002f32:	e022      	b.n	8002f7a <Paint_Clear+0xba>
			for (UWORD X = 0; X < Paint.WidthByte; X++ ) {
 8002f34:	2300      	movs	r3, #0
 8002f36:	823b      	strh	r3, [r7, #16]
 8002f38:	e017      	b.n	8002f6a <Paint_Clear+0xaa>
				UDOUBLE Addr = X + Y*Paint.WidthByte;
 8002f3a:	8a3a      	ldrh	r2, [r7, #16]
 8002f3c:	8a7b      	ldrh	r3, [r7, #18]
 8002f3e:	4914      	ldr	r1, [pc, #80]	; (8002f90 <Paint_Clear+0xd0>)
 8002f40:	8a49      	ldrh	r1, [r1, #18]
 8002f42:	fb01 f303 	mul.w	r3, r1, r3
 8002f46:	4413      	add	r3, r2
 8002f48:	60fb      	str	r3, [r7, #12]
				Paint.Image[Addr] = (Color<<4)|Color;
 8002f4a:	88fb      	ldrh	r3, [r7, #6]
 8002f4c:	011b      	lsls	r3, r3, #4
 8002f4e:	b25a      	sxtb	r2, r3
 8002f50:	88fb      	ldrh	r3, [r7, #6]
 8002f52:	b25b      	sxtb	r3, r3
 8002f54:	4313      	orrs	r3, r2
 8002f56:	b259      	sxtb	r1, r3
 8002f58:	4b0d      	ldr	r3, [pc, #52]	; (8002f90 <Paint_Clear+0xd0>)
 8002f5a:	681a      	ldr	r2, [r3, #0]
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	4413      	add	r3, r2
 8002f60:	b2ca      	uxtb	r2, r1
 8002f62:	701a      	strb	r2, [r3, #0]
			for (UWORD X = 0; X < Paint.WidthByte; X++ ) {
 8002f64:	8a3b      	ldrh	r3, [r7, #16]
 8002f66:	3301      	adds	r3, #1
 8002f68:	823b      	strh	r3, [r7, #16]
 8002f6a:	4b09      	ldr	r3, [pc, #36]	; (8002f90 <Paint_Clear+0xd0>)
 8002f6c:	8a5b      	ldrh	r3, [r3, #18]
 8002f6e:	8a3a      	ldrh	r2, [r7, #16]
 8002f70:	429a      	cmp	r2, r3
 8002f72:	d3e2      	bcc.n	8002f3a <Paint_Clear+0x7a>
		for (UWORD Y = 0; Y < Paint.HeightByte; Y++) {
 8002f74:	8a7b      	ldrh	r3, [r7, #18]
 8002f76:	3301      	adds	r3, #1
 8002f78:	827b      	strh	r3, [r7, #18]
 8002f7a:	4b05      	ldr	r3, [pc, #20]	; (8002f90 <Paint_Clear+0xd0>)
 8002f7c:	8a9b      	ldrh	r3, [r3, #20]
 8002f7e:	8a7a      	ldrh	r2, [r7, #18]
 8002f80:	429a      	cmp	r2, r3
 8002f82:	d3d7      	bcc.n	8002f34 <Paint_Clear+0x74>
			}
		}		
	}
}
 8002f84:	e7ff      	b.n	8002f86 <Paint_Clear+0xc6>
 8002f86:	bf00      	nop
 8002f88:	371c      	adds	r7, #28
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	bc80      	pop	{r7}
 8002f8e:	4770      	bx	lr
 8002f90:	20000848 	.word	0x20000848

08002f94 <Paint_DrawChar>:
    Color_Foreground : Select the foreground color
    Color_Background : Select the background color
******************************************************************************/
void Paint_DrawChar(UWORD Xpoint, UWORD Ypoint, const char Acsii_Char,
                    sFONT* Font, UWORD Color_Foreground, UWORD Color_Background)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b088      	sub	sp, #32
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	607b      	str	r3, [r7, #4]
 8002f9c:	4603      	mov	r3, r0
 8002f9e:	81fb      	strh	r3, [r7, #14]
 8002fa0:	460b      	mov	r3, r1
 8002fa2:	81bb      	strh	r3, [r7, #12]
 8002fa4:	4613      	mov	r3, r2
 8002fa6:	72fb      	strb	r3, [r7, #11]
    UWORD Page, Column;

    if (Xpoint > Paint.Width || Ypoint > Paint.Height) {
 8002fa8:	4b4c      	ldr	r3, [pc, #304]	; (80030dc <Paint_DrawChar+0x148>)
 8002faa:	889b      	ldrh	r3, [r3, #4]
 8002fac:	89fa      	ldrh	r2, [r7, #14]
 8002fae:	429a      	cmp	r2, r3
 8002fb0:	d804      	bhi.n	8002fbc <Paint_DrawChar+0x28>
 8002fb2:	4b4a      	ldr	r3, [pc, #296]	; (80030dc <Paint_DrawChar+0x148>)
 8002fb4:	88db      	ldrh	r3, [r3, #6]
 8002fb6:	89ba      	ldrh	r2, [r7, #12]
 8002fb8:	429a      	cmp	r2, r3
 8002fba:	d903      	bls.n	8002fc4 <Paint_DrawChar+0x30>
        Debug("Paint_DrawChar Input exceeds the normal display range\r\n");
 8002fbc:	4848      	ldr	r0, [pc, #288]	; (80030e0 <Paint_DrawChar+0x14c>)
 8002fbe:	f005 fd45 	bl	8008a4c <puts>
        return;
 8002fc2:	e087      	b.n	80030d4 <Paint_DrawChar+0x140>
    }

    uint32_t Char_Offset = (Acsii_Char - ' ') * Font->Height * (Font->Width / 8 + (Font->Width % 8 ? 1 : 0));
 8002fc4:	7afb      	ldrb	r3, [r7, #11]
 8002fc6:	3b20      	subs	r3, #32
 8002fc8:	687a      	ldr	r2, [r7, #4]
 8002fca:	88d2      	ldrh	r2, [r2, #6]
 8002fcc:	fb02 f303 	mul.w	r3, r2, r3
 8002fd0:	687a      	ldr	r2, [r7, #4]
 8002fd2:	8892      	ldrh	r2, [r2, #4]
 8002fd4:	08d2      	lsrs	r2, r2, #3
 8002fd6:	b292      	uxth	r2, r2
 8002fd8:	4611      	mov	r1, r2
 8002fda:	687a      	ldr	r2, [r7, #4]
 8002fdc:	8892      	ldrh	r2, [r2, #4]
 8002fde:	f002 0207 	and.w	r2, r2, #7
 8002fe2:	b292      	uxth	r2, r2
 8002fe4:	2a00      	cmp	r2, #0
 8002fe6:	bf14      	ite	ne
 8002fe8:	2201      	movne	r2, #1
 8002fea:	2200      	moveq	r2, #0
 8002fec:	b2d2      	uxtb	r2, r2
 8002fee:	440a      	add	r2, r1
 8002ff0:	fb02 f303 	mul.w	r3, r2, r3
 8002ff4:	617b      	str	r3, [r7, #20]
    const unsigned char *ptr = &Font->table[Char_Offset];
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681a      	ldr	r2, [r3, #0]
 8002ffa:	697b      	ldr	r3, [r7, #20]
 8002ffc:	4413      	add	r3, r2
 8002ffe:	61bb      	str	r3, [r7, #24]

    for (Page = 0; Page < Font->Height; Page ++ ) {
 8003000:	2300      	movs	r3, #0
 8003002:	83fb      	strh	r3, [r7, #30]
 8003004:	e061      	b.n	80030ca <Paint_DrawChar+0x136>
        for (Column = 0; Column < Font->Width; Column ++ ) {
 8003006:	2300      	movs	r3, #0
 8003008:	83bb      	strh	r3, [r7, #28]
 800300a:	e04c      	b.n	80030a6 <Paint_DrawChar+0x112>

            //To determine whether the font background color and screen background color is consistent
            if (FONT_BACKGROUND == Color_Background) { //this process is to speed up the scan
 800300c:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800300e:	2bff      	cmp	r3, #255	; 0xff
 8003010:	d118      	bne.n	8003044 <Paint_DrawChar+0xb0>
                if (*ptr & (0x80 >> (Column % 8)))
 8003012:	69bb      	ldr	r3, [r7, #24]
 8003014:	781b      	ldrb	r3, [r3, #0]
 8003016:	4619      	mov	r1, r3
 8003018:	8bbb      	ldrh	r3, [r7, #28]
 800301a:	f003 0307 	and.w	r3, r3, #7
 800301e:	2280      	movs	r2, #128	; 0x80
 8003020:	fa42 f303 	asr.w	r3, r2, r3
 8003024:	400b      	ands	r3, r1
 8003026:	2b00      	cmp	r3, #0
 8003028:	d031      	beq.n	800308e <Paint_DrawChar+0xfa>
                    Paint_SetPixel(Xpoint + Column, Ypoint + Page, Color_Foreground);
 800302a:	89fa      	ldrh	r2, [r7, #14]
 800302c:	8bbb      	ldrh	r3, [r7, #28]
 800302e:	4413      	add	r3, r2
 8003030:	b298      	uxth	r0, r3
 8003032:	89ba      	ldrh	r2, [r7, #12]
 8003034:	8bfb      	ldrh	r3, [r7, #30]
 8003036:	4413      	add	r3, r2
 8003038:	b29b      	uxth	r3, r3
 800303a:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800303c:	4619      	mov	r1, r3
 800303e:	f7ff fdf3 	bl	8002c28 <Paint_SetPixel>
 8003042:	e024      	b.n	800308e <Paint_DrawChar+0xfa>
                    // Paint_DrawPoint(Xpoint + Column, Ypoint + Page, Color_Foreground, DOT_PIXEL_DFT, DOT_STYLE_DFT);
            } else {
                if (*ptr & (0x80 >> (Column % 8))) {
 8003044:	69bb      	ldr	r3, [r7, #24]
 8003046:	781b      	ldrb	r3, [r3, #0]
 8003048:	4619      	mov	r1, r3
 800304a:	8bbb      	ldrh	r3, [r7, #28]
 800304c:	f003 0307 	and.w	r3, r3, #7
 8003050:	2280      	movs	r2, #128	; 0x80
 8003052:	fa42 f303 	asr.w	r3, r2, r3
 8003056:	400b      	ands	r3, r1
 8003058:	2b00      	cmp	r3, #0
 800305a:	d00c      	beq.n	8003076 <Paint_DrawChar+0xe2>
                    Paint_SetPixel(Xpoint + Column, Ypoint + Page, Color_Foreground);
 800305c:	89fa      	ldrh	r2, [r7, #14]
 800305e:	8bbb      	ldrh	r3, [r7, #28]
 8003060:	4413      	add	r3, r2
 8003062:	b298      	uxth	r0, r3
 8003064:	89ba      	ldrh	r2, [r7, #12]
 8003066:	8bfb      	ldrh	r3, [r7, #30]
 8003068:	4413      	add	r3, r2
 800306a:	b29b      	uxth	r3, r3
 800306c:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800306e:	4619      	mov	r1, r3
 8003070:	f7ff fdda 	bl	8002c28 <Paint_SetPixel>
 8003074:	e00b      	b.n	800308e <Paint_DrawChar+0xfa>
                    // Paint_DrawPoint(Xpoint + Column, Ypoint + Page, Color_Foreground, DOT_PIXEL_DFT, DOT_STYLE_DFT);
                } else {
                    Paint_SetPixel(Xpoint + Column, Ypoint + Page, Color_Background);
 8003076:	89fa      	ldrh	r2, [r7, #14]
 8003078:	8bbb      	ldrh	r3, [r7, #28]
 800307a:	4413      	add	r3, r2
 800307c:	b298      	uxth	r0, r3
 800307e:	89ba      	ldrh	r2, [r7, #12]
 8003080:	8bfb      	ldrh	r3, [r7, #30]
 8003082:	4413      	add	r3, r2
 8003084:	b29b      	uxth	r3, r3
 8003086:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8003088:	4619      	mov	r1, r3
 800308a:	f7ff fdcd 	bl	8002c28 <Paint_SetPixel>
                    // Paint_DrawPoint(Xpoint + Column, Ypoint + Page, Color_Background, DOT_PIXEL_DFT, DOT_STYLE_DFT);
                }
            }
            //One pixel is 8 bits
            if (Column % 8 == 7)
 800308e:	8bbb      	ldrh	r3, [r7, #28]
 8003090:	f003 0307 	and.w	r3, r3, #7
 8003094:	b29b      	uxth	r3, r3
 8003096:	2b07      	cmp	r3, #7
 8003098:	d102      	bne.n	80030a0 <Paint_DrawChar+0x10c>
                ptr++;
 800309a:	69bb      	ldr	r3, [r7, #24]
 800309c:	3301      	adds	r3, #1
 800309e:	61bb      	str	r3, [r7, #24]
        for (Column = 0; Column < Font->Width; Column ++ ) {
 80030a0:	8bbb      	ldrh	r3, [r7, #28]
 80030a2:	3301      	adds	r3, #1
 80030a4:	83bb      	strh	r3, [r7, #28]
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	889b      	ldrh	r3, [r3, #4]
 80030aa:	8bba      	ldrh	r2, [r7, #28]
 80030ac:	429a      	cmp	r2, r3
 80030ae:	d3ad      	bcc.n	800300c <Paint_DrawChar+0x78>
        }// Write a line
        if (Font->Width % 8 != 0)
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	889b      	ldrh	r3, [r3, #4]
 80030b4:	f003 0307 	and.w	r3, r3, #7
 80030b8:	b29b      	uxth	r3, r3
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d002      	beq.n	80030c4 <Paint_DrawChar+0x130>
            ptr++;
 80030be:	69bb      	ldr	r3, [r7, #24]
 80030c0:	3301      	adds	r3, #1
 80030c2:	61bb      	str	r3, [r7, #24]
    for (Page = 0; Page < Font->Height; Page ++ ) {
 80030c4:	8bfb      	ldrh	r3, [r7, #30]
 80030c6:	3301      	adds	r3, #1
 80030c8:	83fb      	strh	r3, [r7, #30]
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	88db      	ldrh	r3, [r3, #6]
 80030ce:	8bfa      	ldrh	r2, [r7, #30]
 80030d0:	429a      	cmp	r2, r3
 80030d2:	d398      	bcc.n	8003006 <Paint_DrawChar+0x72>
    }// Write all
}
 80030d4:	3720      	adds	r7, #32
 80030d6:	46bd      	mov	sp, r7
 80030d8:	bd80      	pop	{r7, pc}
 80030da:	bf00      	nop
 80030dc:	20000848 	.word	0x20000848
 80030e0:	0800b2b4 	.word	0x0800b2b4

080030e4 <Paint_DrawString_EN>:
    Color_Foreground : Select the foreground color
    Color_Background : Select the background color
******************************************************************************/
void Paint_DrawString_EN(UWORD Xstart, UWORD Ystart, const char * pString,
                         sFONT* Font, UWORD Color_Foreground, UWORD Color_Background)
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	b088      	sub	sp, #32
 80030e8:	af02      	add	r7, sp, #8
 80030ea:	60ba      	str	r2, [r7, #8]
 80030ec:	607b      	str	r3, [r7, #4]
 80030ee:	4603      	mov	r3, r0
 80030f0:	81fb      	strh	r3, [r7, #14]
 80030f2:	460b      	mov	r3, r1
 80030f4:	81bb      	strh	r3, [r7, #12]
    UWORD Xpoint = Xstart;
 80030f6:	89fb      	ldrh	r3, [r7, #14]
 80030f8:	82fb      	strh	r3, [r7, #22]
    UWORD Ypoint = Ystart;
 80030fa:	89bb      	ldrh	r3, [r7, #12]
 80030fc:	82bb      	strh	r3, [r7, #20]

    if (Xstart > Paint.Width || Ystart > Paint.Height) {
 80030fe:	4b21      	ldr	r3, [pc, #132]	; (8003184 <Paint_DrawString_EN+0xa0>)
 8003100:	889b      	ldrh	r3, [r3, #4]
 8003102:	89fa      	ldrh	r2, [r7, #14]
 8003104:	429a      	cmp	r2, r3
 8003106:	d804      	bhi.n	8003112 <Paint_DrawString_EN+0x2e>
 8003108:	4b1e      	ldr	r3, [pc, #120]	; (8003184 <Paint_DrawString_EN+0xa0>)
 800310a:	88db      	ldrh	r3, [r3, #6]
 800310c:	89ba      	ldrh	r2, [r7, #12]
 800310e:	429a      	cmp	r2, r3
 8003110:	d931      	bls.n	8003176 <Paint_DrawString_EN+0x92>
        Debug("Paint_DrawString_EN Input exceeds the normal display range\r\n");
 8003112:	481d      	ldr	r0, [pc, #116]	; (8003188 <Paint_DrawString_EN+0xa4>)
 8003114:	f005 fc9a 	bl	8008a4c <puts>
        return;
 8003118:	e031      	b.n	800317e <Paint_DrawString_EN+0x9a>
    }

    while (* pString != '\0') {
        //if X direction filled , reposition to(Xstart,Ypoint),Ypoint is Y direction plus the Height of the character
        if ((Xpoint + Font->Width ) > Paint.Width ) {
 800311a:	8afb      	ldrh	r3, [r7, #22]
 800311c:	687a      	ldr	r2, [r7, #4]
 800311e:	8892      	ldrh	r2, [r2, #4]
 8003120:	4413      	add	r3, r2
 8003122:	4a18      	ldr	r2, [pc, #96]	; (8003184 <Paint_DrawString_EN+0xa0>)
 8003124:	8892      	ldrh	r2, [r2, #4]
 8003126:	4293      	cmp	r3, r2
 8003128:	dd06      	ble.n	8003138 <Paint_DrawString_EN+0x54>
            Xpoint = Xstart;
 800312a:	89fb      	ldrh	r3, [r7, #14]
 800312c:	82fb      	strh	r3, [r7, #22]
            Ypoint += Font->Height;
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	88da      	ldrh	r2, [r3, #6]
 8003132:	8abb      	ldrh	r3, [r7, #20]
 8003134:	4413      	add	r3, r2
 8003136:	82bb      	strh	r3, [r7, #20]
        }

        // If the Y direction is full, reposition to(Xstart, Ystart)
        if ((Ypoint  + Font->Height ) > Paint.Height ) {
 8003138:	8abb      	ldrh	r3, [r7, #20]
 800313a:	687a      	ldr	r2, [r7, #4]
 800313c:	88d2      	ldrh	r2, [r2, #6]
 800313e:	4413      	add	r3, r2
 8003140:	4a10      	ldr	r2, [pc, #64]	; (8003184 <Paint_DrawString_EN+0xa0>)
 8003142:	88d2      	ldrh	r2, [r2, #6]
 8003144:	4293      	cmp	r3, r2
 8003146:	dd03      	ble.n	8003150 <Paint_DrawString_EN+0x6c>
            Xpoint = Xstart;
 8003148:	89fb      	ldrh	r3, [r7, #14]
 800314a:	82fb      	strh	r3, [r7, #22]
            Ypoint = Ystart;
 800314c:	89bb      	ldrh	r3, [r7, #12]
 800314e:	82bb      	strh	r3, [r7, #20]
        }
        Paint_DrawChar(Xpoint, Ypoint, * pString, Font, Color_Background, Color_Foreground);
 8003150:	68bb      	ldr	r3, [r7, #8]
 8003152:	781a      	ldrb	r2, [r3, #0]
 8003154:	8ab9      	ldrh	r1, [r7, #20]
 8003156:	8af8      	ldrh	r0, [r7, #22]
 8003158:	8c3b      	ldrh	r3, [r7, #32]
 800315a:	9301      	str	r3, [sp, #4]
 800315c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800315e:	9300      	str	r3, [sp, #0]
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	f7ff ff17 	bl	8002f94 <Paint_DrawChar>

        //The next character of the address
        pString ++;
 8003166:	68bb      	ldr	r3, [r7, #8]
 8003168:	3301      	adds	r3, #1
 800316a:	60bb      	str	r3, [r7, #8]

        //The next word of the abscissa increases the font of the broadband
        Xpoint += Font->Width;
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	889a      	ldrh	r2, [r3, #4]
 8003170:	8afb      	ldrh	r3, [r7, #22]
 8003172:	4413      	add	r3, r2
 8003174:	82fb      	strh	r3, [r7, #22]
    while (* pString != '\0') {
 8003176:	68bb      	ldr	r3, [r7, #8]
 8003178:	781b      	ldrb	r3, [r3, #0]
 800317a:	2b00      	cmp	r3, #0
 800317c:	d1cd      	bne.n	800311a <Paint_DrawString_EN+0x36>
    }
}
 800317e:	3718      	adds	r7, #24
 8003180:	46bd      	mov	sp, r7
 8003182:	bd80      	pop	{r7, pc}
 8003184:	20000848 	.word	0x20000848
 8003188:	0800b2f4 	.word	0x0800b2f4

0800318c <Paint_DrawBitMap>:
info:
    Use a computer to convert the image into a corresponding array,
    and then embed the array directly into Imagedata.cpp as a .c file.
******************************************************************************/
void Paint_DrawBitMap(const unsigned char* image_buffer)
{
 800318c:	b480      	push	{r7}
 800318e:	b085      	sub	sp, #20
 8003190:	af00      	add	r7, sp, #0
 8003192:	6078      	str	r0, [r7, #4]
    UWORD x, y;
    UDOUBLE Addr = 0;
 8003194:	2300      	movs	r3, #0
 8003196:	60bb      	str	r3, [r7, #8]

    for (y = 0; y < Paint.HeightByte; y++) {
 8003198:	2300      	movs	r3, #0
 800319a:	81bb      	strh	r3, [r7, #12]
 800319c:	e01e      	b.n	80031dc <Paint_DrawBitMap+0x50>
        for (x = 0; x < Paint.WidthByte; x++) {//8 pixel =  1 byte
 800319e:	2300      	movs	r3, #0
 80031a0:	81fb      	strh	r3, [r7, #14]
 80031a2:	e013      	b.n	80031cc <Paint_DrawBitMap+0x40>
            Addr = x + y * Paint.WidthByte;
 80031a4:	89fa      	ldrh	r2, [r7, #14]
 80031a6:	89bb      	ldrh	r3, [r7, #12]
 80031a8:	4912      	ldr	r1, [pc, #72]	; (80031f4 <Paint_DrawBitMap+0x68>)
 80031aa:	8a49      	ldrh	r1, [r1, #18]
 80031ac:	fb01 f303 	mul.w	r3, r1, r3
 80031b0:	4413      	add	r3, r2
 80031b2:	60bb      	str	r3, [r7, #8]
            Paint.Image[Addr] = (unsigned char)image_buffer[Addr];
 80031b4:	687a      	ldr	r2, [r7, #4]
 80031b6:	68bb      	ldr	r3, [r7, #8]
 80031b8:	441a      	add	r2, r3
 80031ba:	4b0e      	ldr	r3, [pc, #56]	; (80031f4 <Paint_DrawBitMap+0x68>)
 80031bc:	6819      	ldr	r1, [r3, #0]
 80031be:	68bb      	ldr	r3, [r7, #8]
 80031c0:	440b      	add	r3, r1
 80031c2:	7812      	ldrb	r2, [r2, #0]
 80031c4:	701a      	strb	r2, [r3, #0]
        for (x = 0; x < Paint.WidthByte; x++) {//8 pixel =  1 byte
 80031c6:	89fb      	ldrh	r3, [r7, #14]
 80031c8:	3301      	adds	r3, #1
 80031ca:	81fb      	strh	r3, [r7, #14]
 80031cc:	4b09      	ldr	r3, [pc, #36]	; (80031f4 <Paint_DrawBitMap+0x68>)
 80031ce:	8a5b      	ldrh	r3, [r3, #18]
 80031d0:	89fa      	ldrh	r2, [r7, #14]
 80031d2:	429a      	cmp	r2, r3
 80031d4:	d3e6      	bcc.n	80031a4 <Paint_DrawBitMap+0x18>
    for (y = 0; y < Paint.HeightByte; y++) {
 80031d6:	89bb      	ldrh	r3, [r7, #12]
 80031d8:	3301      	adds	r3, #1
 80031da:	81bb      	strh	r3, [r7, #12]
 80031dc:	4b05      	ldr	r3, [pc, #20]	; (80031f4 <Paint_DrawBitMap+0x68>)
 80031de:	8a9b      	ldrh	r3, [r3, #20]
 80031e0:	89ba      	ldrh	r2, [r7, #12]
 80031e2:	429a      	cmp	r2, r3
 80031e4:	d3db      	bcc.n	800319e <Paint_DrawBitMap+0x12>
        }
    }
}
 80031e6:	bf00      	nop
 80031e8:	bf00      	nop
 80031ea:	3714      	adds	r7, #20
 80031ec:	46bd      	mov	sp, r7
 80031ee:	bc80      	pop	{r7}
 80031f0:	4770      	bx	lr
 80031f2:	bf00      	nop
 80031f4:	20000848 	.word	0x20000848

080031f8 <EPD_2IN9_V2_Reset>:
/******************************************************************************
function :	Software reset
parameter:
******************************************************************************/
static void EPD_2IN9_V2_Reset(void)
{
 80031f8:	b580      	push	{r7, lr}
 80031fa:	af00      	add	r7, sp, #0
    DEV_Digital_Write(EPD_RST_PIN, 1);
 80031fc:	2201      	movs	r2, #1
 80031fe:	2101      	movs	r1, #1
 8003200:	480b      	ldr	r0, [pc, #44]	; (8003230 <EPD_2IN9_V2_Reset+0x38>)
 8003202:	f001 fc00 	bl	8004a06 <HAL_GPIO_WritePin>
    DEV_Delay_ms(100);
 8003206:	2064      	movs	r0, #100	; 0x64
 8003208:	f000 f9f4 	bl	80035f4 <HAL_Delay>
    DEV_Digital_Write(EPD_RST_PIN, 0);
 800320c:	2200      	movs	r2, #0
 800320e:	2101      	movs	r1, #1
 8003210:	4807      	ldr	r0, [pc, #28]	; (8003230 <EPD_2IN9_V2_Reset+0x38>)
 8003212:	f001 fbf8 	bl	8004a06 <HAL_GPIO_WritePin>
    DEV_Delay_ms(2);
 8003216:	2002      	movs	r0, #2
 8003218:	f000 f9ec 	bl	80035f4 <HAL_Delay>
    DEV_Digital_Write(EPD_RST_PIN, 1);
 800321c:	2201      	movs	r2, #1
 800321e:	2101      	movs	r1, #1
 8003220:	4803      	ldr	r0, [pc, #12]	; (8003230 <EPD_2IN9_V2_Reset+0x38>)
 8003222:	f001 fbf0 	bl	8004a06 <HAL_GPIO_WritePin>
    DEV_Delay_ms(100);
 8003226:	2064      	movs	r0, #100	; 0x64
 8003228:	f000 f9e4 	bl	80035f4 <HAL_Delay>
}
 800322c:	bf00      	nop
 800322e:	bd80      	pop	{r7, pc}
 8003230:	40010c00 	.word	0x40010c00

08003234 <EPD_2IN9_V2_SendCommand>:
function :	send command
parameter:
     Reg : Command register
******************************************************************************/
static void EPD_2IN9_V2_SendCommand(UBYTE Reg)
{
 8003234:	b580      	push	{r7, lr}
 8003236:	b082      	sub	sp, #8
 8003238:	af00      	add	r7, sp, #0
 800323a:	4603      	mov	r3, r0
 800323c:	71fb      	strb	r3, [r7, #7]
    DEV_Digital_Write(EPD_DC_PIN, 0);
 800323e:	2200      	movs	r2, #0
 8003240:	2102      	movs	r1, #2
 8003242:	480a      	ldr	r0, [pc, #40]	; (800326c <EPD_2IN9_V2_SendCommand+0x38>)
 8003244:	f001 fbdf 	bl	8004a06 <HAL_GPIO_WritePin>
    DEV_Digital_Write(EPD_CS_PIN, 0);
 8003248:	2200      	movs	r2, #0
 800324a:	2110      	movs	r1, #16
 800324c:	4808      	ldr	r0, [pc, #32]	; (8003270 <EPD_2IN9_V2_SendCommand+0x3c>)
 800324e:	f001 fbda 	bl	8004a06 <HAL_GPIO_WritePin>
    DEV_SPI_WriteByte(Reg);
 8003252:	79fb      	ldrb	r3, [r7, #7]
 8003254:	4618      	mov	r0, r3
 8003256:	f7ff fc5b 	bl	8002b10 <DEV_SPI_WriteByte>
    DEV_Digital_Write(EPD_CS_PIN, 1);
 800325a:	2201      	movs	r2, #1
 800325c:	2110      	movs	r1, #16
 800325e:	4804      	ldr	r0, [pc, #16]	; (8003270 <EPD_2IN9_V2_SendCommand+0x3c>)
 8003260:	f001 fbd1 	bl	8004a06 <HAL_GPIO_WritePin>
}
 8003264:	bf00      	nop
 8003266:	3708      	adds	r7, #8
 8003268:	46bd      	mov	sp, r7
 800326a:	bd80      	pop	{r7, pc}
 800326c:	40010c00 	.word	0x40010c00
 8003270:	40010800 	.word	0x40010800

08003274 <EPD_2IN9_V2_SendData>:
function :	send data
parameter:
    Data : Write data
******************************************************************************/
static void EPD_2IN9_V2_SendData(UBYTE Data)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	b082      	sub	sp, #8
 8003278:	af00      	add	r7, sp, #0
 800327a:	4603      	mov	r3, r0
 800327c:	71fb      	strb	r3, [r7, #7]
    DEV_Digital_Write(EPD_DC_PIN, 1);
 800327e:	2201      	movs	r2, #1
 8003280:	2102      	movs	r1, #2
 8003282:	480a      	ldr	r0, [pc, #40]	; (80032ac <EPD_2IN9_V2_SendData+0x38>)
 8003284:	f001 fbbf 	bl	8004a06 <HAL_GPIO_WritePin>
    DEV_Digital_Write(EPD_CS_PIN, 0);
 8003288:	2200      	movs	r2, #0
 800328a:	2110      	movs	r1, #16
 800328c:	4808      	ldr	r0, [pc, #32]	; (80032b0 <EPD_2IN9_V2_SendData+0x3c>)
 800328e:	f001 fbba 	bl	8004a06 <HAL_GPIO_WritePin>
    DEV_SPI_WriteByte(Data);
 8003292:	79fb      	ldrb	r3, [r7, #7]
 8003294:	4618      	mov	r0, r3
 8003296:	f7ff fc3b 	bl	8002b10 <DEV_SPI_WriteByte>
    DEV_Digital_Write(EPD_CS_PIN, 1);
 800329a:	2201      	movs	r2, #1
 800329c:	2110      	movs	r1, #16
 800329e:	4804      	ldr	r0, [pc, #16]	; (80032b0 <EPD_2IN9_V2_SendData+0x3c>)
 80032a0:	f001 fbb1 	bl	8004a06 <HAL_GPIO_WritePin>
}
 80032a4:	bf00      	nop
 80032a6:	3708      	adds	r7, #8
 80032a8:	46bd      	mov	sp, r7
 80032aa:	bd80      	pop	{r7, pc}
 80032ac:	40010c00 	.word	0x40010c00
 80032b0:	40010800 	.word	0x40010800

080032b4 <EPD_2IN9_V2_ReadBusy>:
/******************************************************************************
function :	Wait until the busy_pin goes LOW
parameter:
******************************************************************************/
void EPD_2IN9_V2_ReadBusy(void)
{
 80032b4:	b580      	push	{r7, lr}
 80032b6:	af00      	add	r7, sp, #0
    Debug("e-Paper busy\r\n");
 80032b8:	480b      	ldr	r0, [pc, #44]	; (80032e8 <EPD_2IN9_V2_ReadBusy+0x34>)
 80032ba:	f005 fbc7 	bl	8008a4c <puts>
	while(1)
	{	 //=1 BUSY
		if(DEV_Digital_Read(EPD_BUSY_PIN)==0) 
 80032be:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80032c2:	480a      	ldr	r0, [pc, #40]	; (80032ec <EPD_2IN9_V2_ReadBusy+0x38>)
 80032c4:	f001 fb88 	bl	80049d8 <HAL_GPIO_ReadPin>
 80032c8:	4603      	mov	r3, r0
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d003      	beq.n	80032d6 <EPD_2IN9_V2_ReadBusy+0x22>
			break;
		DEV_Delay_ms(50);
 80032ce:	2032      	movs	r0, #50	; 0x32
 80032d0:	f000 f990 	bl	80035f4 <HAL_Delay>
		if(DEV_Digital_Read(EPD_BUSY_PIN)==0) 
 80032d4:	e7f3      	b.n	80032be <EPD_2IN9_V2_ReadBusy+0xa>
			break;
 80032d6:	bf00      	nop
	}
	DEV_Delay_ms(50);
 80032d8:	2032      	movs	r0, #50	; 0x32
 80032da:	f000 f98b 	bl	80035f4 <HAL_Delay>
    Debug("e-Paper busy release\r\n");
 80032de:	4804      	ldr	r0, [pc, #16]	; (80032f0 <EPD_2IN9_V2_ReadBusy+0x3c>)
 80032e0:	f005 fbb4 	bl	8008a4c <puts>
}
 80032e4:	bf00      	nop
 80032e6:	bd80      	pop	{r7, pc}
 80032e8:	0800b380 	.word	0x0800b380
 80032ec:	40010c00 	.word	0x40010c00
 80032f0:	0800b398 	.word	0x0800b398

080032f4 <EPD_2IN9_V2_TurnOnDisplay>:
/******************************************************************************
function :	Turn On Display
parameter:
******************************************************************************/
static void EPD_2IN9_V2_TurnOnDisplay(void)
{
 80032f4:	b580      	push	{r7, lr}
 80032f6:	af00      	add	r7, sp, #0
	EPD_2IN9_V2_SendCommand(0x22); //Display Update Control
 80032f8:	2022      	movs	r0, #34	; 0x22
 80032fa:	f7ff ff9b 	bl	8003234 <EPD_2IN9_V2_SendCommand>
	EPD_2IN9_V2_SendData(0xF7);
 80032fe:	20f7      	movs	r0, #247	; 0xf7
 8003300:	f7ff ffb8 	bl	8003274 <EPD_2IN9_V2_SendData>
	EPD_2IN9_V2_SendCommand(0x20); //Activate Display Update Sequence
 8003304:	2020      	movs	r0, #32
 8003306:	f7ff ff95 	bl	8003234 <EPD_2IN9_V2_SendCommand>
	EPD_2IN9_V2_ReadBusy();
 800330a:	f7ff ffd3 	bl	80032b4 <EPD_2IN9_V2_ReadBusy>
}
 800330e:	bf00      	nop
 8003310:	bd80      	pop	{r7, pc}

08003312 <EPD_2IN9_V2_SetWindows>:
/******************************************************************************
function :	Setting the display window
parameter:
******************************************************************************/
static void EPD_2IN9_V2_SetWindows(UWORD Xstart, UWORD Ystart, UWORD Xend, UWORD Yend)
{
 8003312:	b590      	push	{r4, r7, lr}
 8003314:	b083      	sub	sp, #12
 8003316:	af00      	add	r7, sp, #0
 8003318:	4604      	mov	r4, r0
 800331a:	4608      	mov	r0, r1
 800331c:	4611      	mov	r1, r2
 800331e:	461a      	mov	r2, r3
 8003320:	4623      	mov	r3, r4
 8003322:	80fb      	strh	r3, [r7, #6]
 8003324:	4603      	mov	r3, r0
 8003326:	80bb      	strh	r3, [r7, #4]
 8003328:	460b      	mov	r3, r1
 800332a:	807b      	strh	r3, [r7, #2]
 800332c:	4613      	mov	r3, r2
 800332e:	803b      	strh	r3, [r7, #0]
    EPD_2IN9_V2_SendCommand(0x44); // SET_RAM_X_ADDRESS_START_END_POSITION
 8003330:	2044      	movs	r0, #68	; 0x44
 8003332:	f7ff ff7f 	bl	8003234 <EPD_2IN9_V2_SendCommand>
    EPD_2IN9_V2_SendData((Xstart>>3) & 0xFF);
 8003336:	88fb      	ldrh	r3, [r7, #6]
 8003338:	08db      	lsrs	r3, r3, #3
 800333a:	b29b      	uxth	r3, r3
 800333c:	b2db      	uxtb	r3, r3
 800333e:	4618      	mov	r0, r3
 8003340:	f7ff ff98 	bl	8003274 <EPD_2IN9_V2_SendData>
    EPD_2IN9_V2_SendData((Xend>>3) & 0xFF);
 8003344:	887b      	ldrh	r3, [r7, #2]
 8003346:	08db      	lsrs	r3, r3, #3
 8003348:	b29b      	uxth	r3, r3
 800334a:	b2db      	uxtb	r3, r3
 800334c:	4618      	mov	r0, r3
 800334e:	f7ff ff91 	bl	8003274 <EPD_2IN9_V2_SendData>
	
    EPD_2IN9_V2_SendCommand(0x45); // SET_RAM_Y_ADDRESS_START_END_POSITION
 8003352:	2045      	movs	r0, #69	; 0x45
 8003354:	f7ff ff6e 	bl	8003234 <EPD_2IN9_V2_SendCommand>
    EPD_2IN9_V2_SendData(Ystart & 0xFF);
 8003358:	88bb      	ldrh	r3, [r7, #4]
 800335a:	b2db      	uxtb	r3, r3
 800335c:	4618      	mov	r0, r3
 800335e:	f7ff ff89 	bl	8003274 <EPD_2IN9_V2_SendData>
    EPD_2IN9_V2_SendData((Ystart >> 8) & 0xFF);
 8003362:	88bb      	ldrh	r3, [r7, #4]
 8003364:	0a1b      	lsrs	r3, r3, #8
 8003366:	b29b      	uxth	r3, r3
 8003368:	b2db      	uxtb	r3, r3
 800336a:	4618      	mov	r0, r3
 800336c:	f7ff ff82 	bl	8003274 <EPD_2IN9_V2_SendData>
    EPD_2IN9_V2_SendData(Yend & 0xFF);
 8003370:	883b      	ldrh	r3, [r7, #0]
 8003372:	b2db      	uxtb	r3, r3
 8003374:	4618      	mov	r0, r3
 8003376:	f7ff ff7d 	bl	8003274 <EPD_2IN9_V2_SendData>
    EPD_2IN9_V2_SendData((Yend >> 8) & 0xFF);
 800337a:	883b      	ldrh	r3, [r7, #0]
 800337c:	0a1b      	lsrs	r3, r3, #8
 800337e:	b29b      	uxth	r3, r3
 8003380:	b2db      	uxtb	r3, r3
 8003382:	4618      	mov	r0, r3
 8003384:	f7ff ff76 	bl	8003274 <EPD_2IN9_V2_SendData>
}
 8003388:	bf00      	nop
 800338a:	370c      	adds	r7, #12
 800338c:	46bd      	mov	sp, r7
 800338e:	bd90      	pop	{r4, r7, pc}

08003390 <EPD_2IN9_V2_SetCursor>:
/******************************************************************************
function :	Set Cursor
parameter:
******************************************************************************/
static void EPD_2IN9_V2_SetCursor(UWORD Xstart, UWORD Ystart)
{
 8003390:	b580      	push	{r7, lr}
 8003392:	b082      	sub	sp, #8
 8003394:	af00      	add	r7, sp, #0
 8003396:	4603      	mov	r3, r0
 8003398:	460a      	mov	r2, r1
 800339a:	80fb      	strh	r3, [r7, #6]
 800339c:	4613      	mov	r3, r2
 800339e:	80bb      	strh	r3, [r7, #4]
    EPD_2IN9_V2_SendCommand(0x4E); // SET_RAM_X_ADDRESS_COUNTER
 80033a0:	204e      	movs	r0, #78	; 0x4e
 80033a2:	f7ff ff47 	bl	8003234 <EPD_2IN9_V2_SendCommand>
    EPD_2IN9_V2_SendData(Xstart & 0xFF);
 80033a6:	88fb      	ldrh	r3, [r7, #6]
 80033a8:	b2db      	uxtb	r3, r3
 80033aa:	4618      	mov	r0, r3
 80033ac:	f7ff ff62 	bl	8003274 <EPD_2IN9_V2_SendData>

    EPD_2IN9_V2_SendCommand(0x4F); // SET_RAM_Y_ADDRESS_COUNTER
 80033b0:	204f      	movs	r0, #79	; 0x4f
 80033b2:	f7ff ff3f 	bl	8003234 <EPD_2IN9_V2_SendCommand>
    EPD_2IN9_V2_SendData(Ystart & 0xFF);
 80033b6:	88bb      	ldrh	r3, [r7, #4]
 80033b8:	b2db      	uxtb	r3, r3
 80033ba:	4618      	mov	r0, r3
 80033bc:	f7ff ff5a 	bl	8003274 <EPD_2IN9_V2_SendData>
    EPD_2IN9_V2_SendData((Ystart >> 8) & 0xFF);
 80033c0:	88bb      	ldrh	r3, [r7, #4]
 80033c2:	0a1b      	lsrs	r3, r3, #8
 80033c4:	b29b      	uxth	r3, r3
 80033c6:	b2db      	uxtb	r3, r3
 80033c8:	4618      	mov	r0, r3
 80033ca:	f7ff ff53 	bl	8003274 <EPD_2IN9_V2_SendData>
}
 80033ce:	bf00      	nop
 80033d0:	3708      	adds	r7, #8
 80033d2:	46bd      	mov	sp, r7
 80033d4:	bd80      	pop	{r7, pc}

080033d6 <EPD_2IN9_V2_Init>:
/******************************************************************************
function :	Initialize the e-Paper register
parameter:
******************************************************************************/
void EPD_2IN9_V2_Init(void)
{
 80033d6:	b580      	push	{r7, lr}
 80033d8:	af00      	add	r7, sp, #0
	EPD_2IN9_V2_Reset();
 80033da:	f7ff ff0d 	bl	80031f8 <EPD_2IN9_V2_Reset>
	DEV_Delay_ms(100);
 80033de:	2064      	movs	r0, #100	; 0x64
 80033e0:	f000 f908 	bl	80035f4 <HAL_Delay>

	EPD_2IN9_V2_ReadBusy();   
 80033e4:	f7ff ff66 	bl	80032b4 <EPD_2IN9_V2_ReadBusy>
	EPD_2IN9_V2_SendCommand(0x12);  //SWRESET
 80033e8:	2012      	movs	r0, #18
 80033ea:	f7ff ff23 	bl	8003234 <EPD_2IN9_V2_SendCommand>
	EPD_2IN9_V2_ReadBusy();   
 80033ee:	f7ff ff61 	bl	80032b4 <EPD_2IN9_V2_ReadBusy>

	EPD_2IN9_V2_SendCommand(0x01); //Driver output control      
 80033f2:	2001      	movs	r0, #1
 80033f4:	f7ff ff1e 	bl	8003234 <EPD_2IN9_V2_SendCommand>
	EPD_2IN9_V2_SendData(0x27);
 80033f8:	2027      	movs	r0, #39	; 0x27
 80033fa:	f7ff ff3b 	bl	8003274 <EPD_2IN9_V2_SendData>
	EPD_2IN9_V2_SendData(0x01);
 80033fe:	2001      	movs	r0, #1
 8003400:	f7ff ff38 	bl	8003274 <EPD_2IN9_V2_SendData>
	EPD_2IN9_V2_SendData(0x00);
 8003404:	2000      	movs	r0, #0
 8003406:	f7ff ff35 	bl	8003274 <EPD_2IN9_V2_SendData>

	EPD_2IN9_V2_SendCommand(0x11); //data entry mode       
 800340a:	2011      	movs	r0, #17
 800340c:	f7ff ff12 	bl	8003234 <EPD_2IN9_V2_SendCommand>
	EPD_2IN9_V2_SendData(0x03);
 8003410:	2003      	movs	r0, #3
 8003412:	f7ff ff2f 	bl	8003274 <EPD_2IN9_V2_SendData>

	EPD_2IN9_V2_SetWindows(0, 0, EPD_2IN9_V2_WIDTH-1, EPD_2IN9_V2_HEIGHT-1);
 8003416:	f240 1327 	movw	r3, #295	; 0x127
 800341a:	227f      	movs	r2, #127	; 0x7f
 800341c:	2100      	movs	r1, #0
 800341e:	2000      	movs	r0, #0
 8003420:	f7ff ff77 	bl	8003312 <EPD_2IN9_V2_SetWindows>

	EPD_2IN9_V2_SendCommand(0x3C); //BorderWavefrom
 8003424:	203c      	movs	r0, #60	; 0x3c
 8003426:	f7ff ff05 	bl	8003234 <EPD_2IN9_V2_SendCommand>
	EPD_2IN9_V2_SendData(0x05);	
 800342a:	2005      	movs	r0, #5
 800342c:	f7ff ff22 	bl	8003274 <EPD_2IN9_V2_SendData>

	EPD_2IN9_V2_SendCommand(0x21); //  Display update control
 8003430:	2021      	movs	r0, #33	; 0x21
 8003432:	f7ff feff 	bl	8003234 <EPD_2IN9_V2_SendCommand>
	EPD_2IN9_V2_SendData(0x00);
 8003436:	2000      	movs	r0, #0
 8003438:	f7ff ff1c 	bl	8003274 <EPD_2IN9_V2_SendData>
	EPD_2IN9_V2_SendData(0x80);	
 800343c:	2080      	movs	r0, #128	; 0x80
 800343e:	f7ff ff19 	bl	8003274 <EPD_2IN9_V2_SendData>

	EPD_2IN9_V2_SendCommand(0x18); //Read built-in temperature sensor
 8003442:	2018      	movs	r0, #24
 8003444:	f7ff fef6 	bl	8003234 <EPD_2IN9_V2_SendCommand>
	EPD_2IN9_V2_SendData(0x80);	
 8003448:	2080      	movs	r0, #128	; 0x80
 800344a:	f7ff ff13 	bl	8003274 <EPD_2IN9_V2_SendData>

	EPD_2IN9_V2_SetCursor(0, 0);
 800344e:	2100      	movs	r1, #0
 8003450:	2000      	movs	r0, #0
 8003452:	f7ff ff9d 	bl	8003390 <EPD_2IN9_V2_SetCursor>
	EPD_2IN9_V2_ReadBusy();
 8003456:	f7ff ff2d 	bl	80032b4 <EPD_2IN9_V2_ReadBusy>
}
 800345a:	bf00      	nop
 800345c:	bd80      	pop	{r7, pc}

0800345e <EPD_2IN9_V2_Clear>:
/******************************************************************************
function :	Clear screen
parameter:
******************************************************************************/
void EPD_2IN9_V2_Clear(void)
{
 800345e:	b580      	push	{r7, lr}
 8003460:	b082      	sub	sp, #8
 8003462:	af00      	add	r7, sp, #0
	UWORD i;
	EPD_2IN9_V2_SendCommand(0x24);   //write RAM for black(0)/white (1)
 8003464:	2024      	movs	r0, #36	; 0x24
 8003466:	f7ff fee5 	bl	8003234 <EPD_2IN9_V2_SendCommand>
	for(i=0;i<4736;i++)
 800346a:	2300      	movs	r3, #0
 800346c:	80fb      	strh	r3, [r7, #6]
 800346e:	e005      	b.n	800347c <EPD_2IN9_V2_Clear+0x1e>
	{
		EPD_2IN9_V2_SendData(0xff);
 8003470:	20ff      	movs	r0, #255	; 0xff
 8003472:	f7ff feff 	bl	8003274 <EPD_2IN9_V2_SendData>
	for(i=0;i<4736;i++)
 8003476:	88fb      	ldrh	r3, [r7, #6]
 8003478:	3301      	adds	r3, #1
 800347a:	80fb      	strh	r3, [r7, #6]
 800347c:	88fb      	ldrh	r3, [r7, #6]
 800347e:	f5b3 5f94 	cmp.w	r3, #4736	; 0x1280
 8003482:	d3f5      	bcc.n	8003470 <EPD_2IN9_V2_Clear+0x12>
	}
	EPD_2IN9_V2_TurnOnDisplay();
 8003484:	f7ff ff36 	bl	80032f4 <EPD_2IN9_V2_TurnOnDisplay>
}
 8003488:	bf00      	nop
 800348a:	3708      	adds	r7, #8
 800348c:	46bd      	mov	sp, r7
 800348e:	bd80      	pop	{r7, pc}

08003490 <EPD_2IN9_V2_Display>:
/******************************************************************************
function :	Sends the image buffer in RAM to e-Paper and displays
parameter:
******************************************************************************/
void EPD_2IN9_V2_Display(UBYTE *Image)
{
 8003490:	b580      	push	{r7, lr}
 8003492:	b084      	sub	sp, #16
 8003494:	af00      	add	r7, sp, #0
 8003496:	6078      	str	r0, [r7, #4]
	UWORD i;	
	EPD_2IN9_V2_SendCommand(0x24);   //write RAM for black(0)/white (1)
 8003498:	2024      	movs	r0, #36	; 0x24
 800349a:	f7ff fecb 	bl	8003234 <EPD_2IN9_V2_SendCommand>
	for(i=0;i<4736;i++)
 800349e:	2300      	movs	r3, #0
 80034a0:	81fb      	strh	r3, [r7, #14]
 80034a2:	e009      	b.n	80034b8 <EPD_2IN9_V2_Display+0x28>
	{
		EPD_2IN9_V2_SendData(Image[i]);
 80034a4:	89fb      	ldrh	r3, [r7, #14]
 80034a6:	687a      	ldr	r2, [r7, #4]
 80034a8:	4413      	add	r3, r2
 80034aa:	781b      	ldrb	r3, [r3, #0]
 80034ac:	4618      	mov	r0, r3
 80034ae:	f7ff fee1 	bl	8003274 <EPD_2IN9_V2_SendData>
	for(i=0;i<4736;i++)
 80034b2:	89fb      	ldrh	r3, [r7, #14]
 80034b4:	3301      	adds	r3, #1
 80034b6:	81fb      	strh	r3, [r7, #14]
 80034b8:	89fb      	ldrh	r3, [r7, #14]
 80034ba:	f5b3 5f94 	cmp.w	r3, #4736	; 0x1280
 80034be:	d3f1      	bcc.n	80034a4 <EPD_2IN9_V2_Display+0x14>
	}
	EPD_2IN9_V2_TurnOnDisplay();	
 80034c0:	f7ff ff18 	bl	80032f4 <EPD_2IN9_V2_TurnOnDisplay>
}
 80034c4:	bf00      	nop
 80034c6:	3710      	adds	r7, #16
 80034c8:	46bd      	mov	sp, r7
 80034ca:	bd80      	pop	{r7, pc}

080034cc <EPD_2IN9_V2_Display_Base>:

void EPD_2IN9_V2_Display_Base(UBYTE *Image)
{
 80034cc:	b580      	push	{r7, lr}
 80034ce:	b084      	sub	sp, #16
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	6078      	str	r0, [r7, #4]
	UWORD i;   

	EPD_2IN9_V2_SendCommand(0x24);   //Write Black and White image to RAM
 80034d4:	2024      	movs	r0, #36	; 0x24
 80034d6:	f7ff fead 	bl	8003234 <EPD_2IN9_V2_SendCommand>
	for(i=0;i<4736;i++)
 80034da:	2300      	movs	r3, #0
 80034dc:	81fb      	strh	r3, [r7, #14]
 80034de:	e009      	b.n	80034f4 <EPD_2IN9_V2_Display_Base+0x28>
	{               
		EPD_2IN9_V2_SendData(Image[i]);
 80034e0:	89fb      	ldrh	r3, [r7, #14]
 80034e2:	687a      	ldr	r2, [r7, #4]
 80034e4:	4413      	add	r3, r2
 80034e6:	781b      	ldrb	r3, [r3, #0]
 80034e8:	4618      	mov	r0, r3
 80034ea:	f7ff fec3 	bl	8003274 <EPD_2IN9_V2_SendData>
	for(i=0;i<4736;i++)
 80034ee:	89fb      	ldrh	r3, [r7, #14]
 80034f0:	3301      	adds	r3, #1
 80034f2:	81fb      	strh	r3, [r7, #14]
 80034f4:	89fb      	ldrh	r3, [r7, #14]
 80034f6:	f5b3 5f94 	cmp.w	r3, #4736	; 0x1280
 80034fa:	d3f1      	bcc.n	80034e0 <EPD_2IN9_V2_Display_Base+0x14>
	}
	EPD_2IN9_V2_SendCommand(0x26);   //Write Black and White image to RAM
 80034fc:	2026      	movs	r0, #38	; 0x26
 80034fe:	f7ff fe99 	bl	8003234 <EPD_2IN9_V2_SendCommand>
	for(i=0;i<4736;i++)
 8003502:	2300      	movs	r3, #0
 8003504:	81fb      	strh	r3, [r7, #14]
 8003506:	e009      	b.n	800351c <EPD_2IN9_V2_Display_Base+0x50>
	{               
		EPD_2IN9_V2_SendData(Image[i]);
 8003508:	89fb      	ldrh	r3, [r7, #14]
 800350a:	687a      	ldr	r2, [r7, #4]
 800350c:	4413      	add	r3, r2
 800350e:	781b      	ldrb	r3, [r3, #0]
 8003510:	4618      	mov	r0, r3
 8003512:	f7ff feaf 	bl	8003274 <EPD_2IN9_V2_SendData>
	for(i=0;i<4736;i++)
 8003516:	89fb      	ldrh	r3, [r7, #14]
 8003518:	3301      	adds	r3, #1
 800351a:	81fb      	strh	r3, [r7, #14]
 800351c:	89fb      	ldrh	r3, [r7, #14]
 800351e:	f5b3 5f94 	cmp.w	r3, #4736	; 0x1280
 8003522:	d3f1      	bcc.n	8003508 <EPD_2IN9_V2_Display_Base+0x3c>
	}
	EPD_2IN9_V2_TurnOnDisplay();	
 8003524:	f7ff fee6 	bl	80032f4 <EPD_2IN9_V2_TurnOnDisplay>
}
 8003528:	bf00      	nop
 800352a:	3710      	adds	r7, #16
 800352c:	46bd      	mov	sp, r7
 800352e:	bd80      	pop	{r7, pc}

08003530 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003530:	b580      	push	{r7, lr}
 8003532:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003534:	4b08      	ldr	r3, [pc, #32]	; (8003558 <HAL_Init+0x28>)
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	4a07      	ldr	r2, [pc, #28]	; (8003558 <HAL_Init+0x28>)
 800353a:	f043 0310 	orr.w	r3, r3, #16
 800353e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003540:	2003      	movs	r0, #3
 8003542:	f000 fdd9 	bl	80040f8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003546:	2000      	movs	r0, #0
 8003548:	f000 f808 	bl	800355c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800354c:	f7fe fefe 	bl	800234c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003550:	2300      	movs	r3, #0
}
 8003552:	4618      	mov	r0, r3
 8003554:	bd80      	pop	{r7, pc}
 8003556:	bf00      	nop
 8003558:	40022000 	.word	0x40022000

0800355c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800355c:	b580      	push	{r7, lr}
 800355e:	b082      	sub	sp, #8
 8003560:	af00      	add	r7, sp, #0
 8003562:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003564:	4b12      	ldr	r3, [pc, #72]	; (80035b0 <HAL_InitTick+0x54>)
 8003566:	681a      	ldr	r2, [r3, #0]
 8003568:	4b12      	ldr	r3, [pc, #72]	; (80035b4 <HAL_InitTick+0x58>)
 800356a:	781b      	ldrb	r3, [r3, #0]
 800356c:	4619      	mov	r1, r3
 800356e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003572:	fbb3 f3f1 	udiv	r3, r3, r1
 8003576:	fbb2 f3f3 	udiv	r3, r2, r3
 800357a:	4618      	mov	r0, r3
 800357c:	f000 fdf1 	bl	8004162 <HAL_SYSTICK_Config>
 8003580:	4603      	mov	r3, r0
 8003582:	2b00      	cmp	r3, #0
 8003584:	d001      	beq.n	800358a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003586:	2301      	movs	r3, #1
 8003588:	e00e      	b.n	80035a8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	2b0f      	cmp	r3, #15
 800358e:	d80a      	bhi.n	80035a6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003590:	2200      	movs	r2, #0
 8003592:	6879      	ldr	r1, [r7, #4]
 8003594:	f04f 30ff 	mov.w	r0, #4294967295
 8003598:	f000 fdb9 	bl	800410e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800359c:	4a06      	ldr	r2, [pc, #24]	; (80035b8 <HAL_InitTick+0x5c>)
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80035a2:	2300      	movs	r3, #0
 80035a4:	e000      	b.n	80035a8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80035a6:	2301      	movs	r3, #1
}
 80035a8:	4618      	mov	r0, r3
 80035aa:	3708      	adds	r7, #8
 80035ac:	46bd      	mov	sp, r7
 80035ae:	bd80      	pop	{r7, pc}
 80035b0:	2000000c 	.word	0x2000000c
 80035b4:	2000001c 	.word	0x2000001c
 80035b8:	20000018 	.word	0x20000018

080035bc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80035bc:	b480      	push	{r7}
 80035be:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80035c0:	4b05      	ldr	r3, [pc, #20]	; (80035d8 <HAL_IncTick+0x1c>)
 80035c2:	781b      	ldrb	r3, [r3, #0]
 80035c4:	461a      	mov	r2, r3
 80035c6:	4b05      	ldr	r3, [pc, #20]	; (80035dc <HAL_IncTick+0x20>)
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	4413      	add	r3, r2
 80035cc:	4a03      	ldr	r2, [pc, #12]	; (80035dc <HAL_IncTick+0x20>)
 80035ce:	6013      	str	r3, [r2, #0]
}
 80035d0:	bf00      	nop
 80035d2:	46bd      	mov	sp, r7
 80035d4:	bc80      	pop	{r7}
 80035d6:	4770      	bx	lr
 80035d8:	2000001c 	.word	0x2000001c
 80035dc:	20000860 	.word	0x20000860

080035e0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80035e0:	b480      	push	{r7}
 80035e2:	af00      	add	r7, sp, #0
  return uwTick;
 80035e4:	4b02      	ldr	r3, [pc, #8]	; (80035f0 <HAL_GetTick+0x10>)
 80035e6:	681b      	ldr	r3, [r3, #0]
}
 80035e8:	4618      	mov	r0, r3
 80035ea:	46bd      	mov	sp, r7
 80035ec:	bc80      	pop	{r7}
 80035ee:	4770      	bx	lr
 80035f0:	20000860 	.word	0x20000860

080035f4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80035f4:	b580      	push	{r7, lr}
 80035f6:	b084      	sub	sp, #16
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80035fc:	f7ff fff0 	bl	80035e0 <HAL_GetTick>
 8003600:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	f1b3 3fff 	cmp.w	r3, #4294967295
 800360c:	d005      	beq.n	800361a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800360e:	4b0a      	ldr	r3, [pc, #40]	; (8003638 <HAL_Delay+0x44>)
 8003610:	781b      	ldrb	r3, [r3, #0]
 8003612:	461a      	mov	r2, r3
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	4413      	add	r3, r2
 8003618:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800361a:	bf00      	nop
 800361c:	f7ff ffe0 	bl	80035e0 <HAL_GetTick>
 8003620:	4602      	mov	r2, r0
 8003622:	68bb      	ldr	r3, [r7, #8]
 8003624:	1ad3      	subs	r3, r2, r3
 8003626:	68fa      	ldr	r2, [r7, #12]
 8003628:	429a      	cmp	r2, r3
 800362a:	d8f7      	bhi.n	800361c <HAL_Delay+0x28>
  {
  }
}
 800362c:	bf00      	nop
 800362e:	bf00      	nop
 8003630:	3710      	adds	r7, #16
 8003632:	46bd      	mov	sp, r7
 8003634:	bd80      	pop	{r7, pc}
 8003636:	bf00      	nop
 8003638:	2000001c 	.word	0x2000001c

0800363c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800363c:	b580      	push	{r7, lr}
 800363e:	b086      	sub	sp, #24
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003644:	2300      	movs	r3, #0
 8003646:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8003648:	2300      	movs	r3, #0
 800364a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 800364c:	2300      	movs	r3, #0
 800364e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8003650:	2300      	movs	r3, #0
 8003652:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	2b00      	cmp	r3, #0
 8003658:	d101      	bne.n	800365e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800365a:	2301      	movs	r3, #1
 800365c:	e0be      	b.n	80037dc <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	689b      	ldr	r3, [r3, #8]
 8003662:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003668:	2b00      	cmp	r3, #0
 800366a:	d109      	bne.n	8003680 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	2200      	movs	r2, #0
 8003670:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	2200      	movs	r2, #0
 8003676:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800367a:	6878      	ldr	r0, [r7, #4]
 800367c:	f7fd fa92 	bl	8000ba4 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8003680:	6878      	ldr	r0, [r7, #4]
 8003682:	f000 fbc3 	bl	8003e0c <ADC_ConversionStop_Disable>
 8003686:	4603      	mov	r3, r0
 8003688:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800368e:	f003 0310 	and.w	r3, r3, #16
 8003692:	2b00      	cmp	r3, #0
 8003694:	f040 8099 	bne.w	80037ca <HAL_ADC_Init+0x18e>
 8003698:	7dfb      	ldrb	r3, [r7, #23]
 800369a:	2b00      	cmp	r3, #0
 800369c:	f040 8095 	bne.w	80037ca <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036a4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80036a8:	f023 0302 	bic.w	r3, r3, #2
 80036ac:	f043 0202 	orr.w	r2, r3, #2
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80036bc:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	7b1b      	ldrb	r3, [r3, #12]
 80036c2:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80036c4:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80036c6:	68ba      	ldr	r2, [r7, #8]
 80036c8:	4313      	orrs	r3, r2
 80036ca:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	689b      	ldr	r3, [r3, #8]
 80036d0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80036d4:	d003      	beq.n	80036de <HAL_ADC_Init+0xa2>
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	689b      	ldr	r3, [r3, #8]
 80036da:	2b01      	cmp	r3, #1
 80036dc:	d102      	bne.n	80036e4 <HAL_ADC_Init+0xa8>
 80036de:	f44f 7380 	mov.w	r3, #256	; 0x100
 80036e2:	e000      	b.n	80036e6 <HAL_ADC_Init+0xaa>
 80036e4:	2300      	movs	r3, #0
 80036e6:	693a      	ldr	r2, [r7, #16]
 80036e8:	4313      	orrs	r3, r2
 80036ea:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	7d1b      	ldrb	r3, [r3, #20]
 80036f0:	2b01      	cmp	r3, #1
 80036f2:	d119      	bne.n	8003728 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	7b1b      	ldrb	r3, [r3, #12]
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d109      	bne.n	8003710 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	699b      	ldr	r3, [r3, #24]
 8003700:	3b01      	subs	r3, #1
 8003702:	035a      	lsls	r2, r3, #13
 8003704:	693b      	ldr	r3, [r7, #16]
 8003706:	4313      	orrs	r3, r2
 8003708:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800370c:	613b      	str	r3, [r7, #16]
 800370e:	e00b      	b.n	8003728 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003714:	f043 0220 	orr.w	r2, r3, #32
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003720:	f043 0201 	orr.w	r2, r3, #1
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	685b      	ldr	r3, [r3, #4]
 800372e:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	693a      	ldr	r2, [r7, #16]
 8003738:	430a      	orrs	r2, r1
 800373a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	689a      	ldr	r2, [r3, #8]
 8003742:	4b28      	ldr	r3, [pc, #160]	; (80037e4 <HAL_ADC_Init+0x1a8>)
 8003744:	4013      	ands	r3, r2
 8003746:	687a      	ldr	r2, [r7, #4]
 8003748:	6812      	ldr	r2, [r2, #0]
 800374a:	68b9      	ldr	r1, [r7, #8]
 800374c:	430b      	orrs	r3, r1
 800374e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	689b      	ldr	r3, [r3, #8]
 8003754:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003758:	d003      	beq.n	8003762 <HAL_ADC_Init+0x126>
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	689b      	ldr	r3, [r3, #8]
 800375e:	2b01      	cmp	r3, #1
 8003760:	d104      	bne.n	800376c <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	691b      	ldr	r3, [r3, #16]
 8003766:	3b01      	subs	r3, #1
 8003768:	051b      	lsls	r3, r3, #20
 800376a:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003772:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	68fa      	ldr	r2, [r7, #12]
 800377c:	430a      	orrs	r2, r1
 800377e:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	689a      	ldr	r2, [r3, #8]
 8003786:	4b18      	ldr	r3, [pc, #96]	; (80037e8 <HAL_ADC_Init+0x1ac>)
 8003788:	4013      	ands	r3, r2
 800378a:	68ba      	ldr	r2, [r7, #8]
 800378c:	429a      	cmp	r2, r3
 800378e:	d10b      	bne.n	80037a8 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	2200      	movs	r2, #0
 8003794:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800379a:	f023 0303 	bic.w	r3, r3, #3
 800379e:	f043 0201 	orr.w	r2, r3, #1
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80037a6:	e018      	b.n	80037da <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037ac:	f023 0312 	bic.w	r3, r3, #18
 80037b0:	f043 0210 	orr.w	r2, r3, #16
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037bc:	f043 0201 	orr.w	r2, r3, #1
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80037c4:	2301      	movs	r3, #1
 80037c6:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80037c8:	e007      	b.n	80037da <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037ce:	f043 0210 	orr.w	r2, r3, #16
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 80037d6:	2301      	movs	r3, #1
 80037d8:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80037da:	7dfb      	ldrb	r3, [r7, #23]
}
 80037dc:	4618      	mov	r0, r3
 80037de:	3718      	adds	r7, #24
 80037e0:	46bd      	mov	sp, r7
 80037e2:	bd80      	pop	{r7, pc}
 80037e4:	ffe1f7fd 	.word	0xffe1f7fd
 80037e8:	ff1f0efe 	.word	0xff1f0efe

080037ec <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80037ec:	b580      	push	{r7, lr}
 80037ee:	b086      	sub	sp, #24
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	60f8      	str	r0, [r7, #12]
 80037f4:	60b9      	str	r1, [r7, #8]
 80037f6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80037f8:	2300      	movs	r3, #0
 80037fa:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	4a64      	ldr	r2, [pc, #400]	; (8003994 <HAL_ADC_Start_DMA+0x1a8>)
 8003802:	4293      	cmp	r3, r2
 8003804:	d004      	beq.n	8003810 <HAL_ADC_Start_DMA+0x24>
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	4a63      	ldr	r2, [pc, #396]	; (8003998 <HAL_ADC_Start_DMA+0x1ac>)
 800380c:	4293      	cmp	r3, r2
 800380e:	d106      	bne.n	800381e <HAL_ADC_Start_DMA+0x32>
 8003810:	4b60      	ldr	r3, [pc, #384]	; (8003994 <HAL_ADC_Start_DMA+0x1a8>)
 8003812:	685b      	ldr	r3, [r3, #4]
 8003814:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8003818:	2b00      	cmp	r3, #0
 800381a:	f040 80b3 	bne.w	8003984 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003824:	2b01      	cmp	r3, #1
 8003826:	d101      	bne.n	800382c <HAL_ADC_Start_DMA+0x40>
 8003828:	2302      	movs	r3, #2
 800382a:	e0ae      	b.n	800398a <HAL_ADC_Start_DMA+0x19e>
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	2201      	movs	r2, #1
 8003830:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8003834:	68f8      	ldr	r0, [r7, #12]
 8003836:	f000 fa97 	bl	8003d68 <ADC_Enable>
 800383a:	4603      	mov	r3, r0
 800383c:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800383e:	7dfb      	ldrb	r3, [r7, #23]
 8003840:	2b00      	cmp	r3, #0
 8003842:	f040 809a 	bne.w	800397a <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800384a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800384e:	f023 0301 	bic.w	r3, r3, #1
 8003852:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	4a4e      	ldr	r2, [pc, #312]	; (8003998 <HAL_ADC_Start_DMA+0x1ac>)
 8003860:	4293      	cmp	r3, r2
 8003862:	d105      	bne.n	8003870 <HAL_ADC_Start_DMA+0x84>
 8003864:	4b4b      	ldr	r3, [pc, #300]	; (8003994 <HAL_ADC_Start_DMA+0x1a8>)
 8003866:	685b      	ldr	r3, [r3, #4]
 8003868:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 800386c:	2b00      	cmp	r3, #0
 800386e:	d115      	bne.n	800389c <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003874:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	685b      	ldr	r3, [r3, #4]
 8003882:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003886:	2b00      	cmp	r3, #0
 8003888:	d026      	beq.n	80038d8 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800388e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003892:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800389a:	e01d      	b.n	80038d8 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038a0:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	4a39      	ldr	r2, [pc, #228]	; (8003994 <HAL_ADC_Start_DMA+0x1a8>)
 80038ae:	4293      	cmp	r3, r2
 80038b0:	d004      	beq.n	80038bc <HAL_ADC_Start_DMA+0xd0>
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	4a38      	ldr	r2, [pc, #224]	; (8003998 <HAL_ADC_Start_DMA+0x1ac>)
 80038b8:	4293      	cmp	r3, r2
 80038ba:	d10d      	bne.n	80038d8 <HAL_ADC_Start_DMA+0xec>
 80038bc:	4b35      	ldr	r3, [pc, #212]	; (8003994 <HAL_ADC_Start_DMA+0x1a8>)
 80038be:	685b      	ldr	r3, [r3, #4]
 80038c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d007      	beq.n	80038d8 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038cc:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80038d0:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038dc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d006      	beq.n	80038f2 <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038e8:	f023 0206 	bic.w	r2, r3, #6
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	62da      	str	r2, [r3, #44]	; 0x2c
 80038f0:	e002      	b.n	80038f8 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	2200      	movs	r2, #0
 80038f6:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	2200      	movs	r2, #0
 80038fc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	6a1b      	ldr	r3, [r3, #32]
 8003904:	4a25      	ldr	r2, [pc, #148]	; (800399c <HAL_ADC_Start_DMA+0x1b0>)
 8003906:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	6a1b      	ldr	r3, [r3, #32]
 800390c:	4a24      	ldr	r2, [pc, #144]	; (80039a0 <HAL_ADC_Start_DMA+0x1b4>)
 800390e:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	6a1b      	ldr	r3, [r3, #32]
 8003914:	4a23      	ldr	r2, [pc, #140]	; (80039a4 <HAL_ADC_Start_DMA+0x1b8>)
 8003916:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f06f 0202 	mvn.w	r2, #2
 8003920:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	689a      	ldr	r2, [r3, #8]
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003930:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	6a18      	ldr	r0, [r3, #32]
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	334c      	adds	r3, #76	; 0x4c
 800393c:	4619      	mov	r1, r3
 800393e:	68ba      	ldr	r2, [r7, #8]
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	f000 fc81 	bl	8004248 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	689b      	ldr	r3, [r3, #8]
 800394c:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8003950:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8003954:	d108      	bne.n	8003968 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	689a      	ldr	r2, [r3, #8]
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8003964:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8003966:	e00f      	b.n	8003988 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	689a      	ldr	r2, [r3, #8]
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8003976:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8003978:	e006      	b.n	8003988 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	2200      	movs	r2, #0
 800397e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 8003982:	e001      	b.n	8003988 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003984:	2301      	movs	r3, #1
 8003986:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8003988:	7dfb      	ldrb	r3, [r7, #23]
}
 800398a:	4618      	mov	r0, r3
 800398c:	3718      	adds	r7, #24
 800398e:	46bd      	mov	sp, r7
 8003990:	bd80      	pop	{r7, pc}
 8003992:	bf00      	nop
 8003994:	40012400 	.word	0x40012400
 8003998:	40012800 	.word	0x40012800
 800399c:	08003e81 	.word	0x08003e81
 80039a0:	08003efd 	.word	0x08003efd
 80039a4:	08003f19 	.word	0x08003f19

080039a8 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 80039a8:	b580      	push	{r7, lr}
 80039aa:	b082      	sub	sp, #8
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	6078      	str	r0, [r7, #4]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	685b      	ldr	r3, [r3, #4]
 80039b6:	f003 0320 	and.w	r3, r3, #32
 80039ba:	2b20      	cmp	r3, #32
 80039bc:	d140      	bne.n	8003a40 <HAL_ADC_IRQHandler+0x98>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) )
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	f003 0302 	and.w	r3, r3, #2
 80039c8:	2b02      	cmp	r3, #2
 80039ca:	d139      	bne.n	8003a40 <HAL_ADC_IRQHandler+0x98>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039d0:	f003 0310 	and.w	r3, r3, #16
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d105      	bne.n	80039e4 <HAL_ADC_IRQHandler+0x3c>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039dc:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	629a      	str	r2, [r3, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	689b      	ldr	r3, [r3, #8]
 80039ea:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80039ee:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80039f2:	d11d      	bne.n	8003a30 <HAL_ADC_IRQHandler+0x88>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d119      	bne.n	8003a30 <HAL_ADC_IRQHandler+0x88>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	685a      	ldr	r2, [r3, #4]
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	f022 0220 	bic.w	r2, r2, #32
 8003a0a:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a10:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	629a      	str	r2, [r3, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a1c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d105      	bne.n	8003a30 <HAL_ADC_IRQHandler+0x88>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a28:	f043 0201 	orr.w	r2, r3, #1
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8003a30:	6878      	ldr	r0, [r7, #4]
 8003a32:	f000 f87c 	bl	8003b2e <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f06f 0212 	mvn.w	r2, #18
 8003a3e:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC))
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	685b      	ldr	r3, [r3, #4]
 8003a46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a4a:	2b80      	cmp	r3, #128	; 0x80
 8003a4c:	d14f      	bne.n	8003aee <HAL_ADC_IRQHandler+0x146>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC))
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f003 0304 	and.w	r3, r3, #4
 8003a58:	2b04      	cmp	r3, #4
 8003a5a:	d148      	bne.n	8003aee <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a60:	f003 0310 	and.w	r3, r3, #16
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d105      	bne.n	8003a74 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a6c:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	629a      	str	r2, [r3, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	689b      	ldr	r3, [r3, #8]
 8003a7a:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 8003a7e:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 8003a82:	d012      	beq.n	8003aaa <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	685b      	ldr	r3, [r3, #4]
 8003a8a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d125      	bne.n	8003ade <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	689b      	ldr	r3, [r3, #8]
 8003a98:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8003a9c:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8003aa0:	d11d      	bne.n	8003ade <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d119      	bne.n	8003ade <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	685a      	ldr	r2, [r3, #4]
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003ab8:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003abe:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	629a      	str	r2, [r3, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003aca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d105      	bne.n	8003ade <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ad6:	f043 0201 	orr.w	r2, r3, #1
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003ade:	6878      	ldr	r0, [r7, #4]
 8003ae0:	f000 fa34 	bl	8003f4c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	f06f 020c 	mvn.w	r2, #12
 8003aec:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	685b      	ldr	r3, [r3, #4]
 8003af4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003af8:	2b40      	cmp	r3, #64	; 0x40
 8003afa:	d114      	bne.n	8003b26 <HAL_ADC_IRQHandler+0x17e>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	f003 0301 	and.w	r3, r3, #1
 8003b06:	2b01      	cmp	r3, #1
 8003b08:	d10d      	bne.n	8003b26 <HAL_ADC_IRQHandler+0x17e>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b0e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003b16:	6878      	ldr	r0, [r7, #4]
 8003b18:	f000 f81b 	bl	8003b52 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f06f 0201 	mvn.w	r2, #1
 8003b24:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 8003b26:	bf00      	nop
 8003b28:	3708      	adds	r7, #8
 8003b2a:	46bd      	mov	sp, r7
 8003b2c:	bd80      	pop	{r7, pc}

08003b2e <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003b2e:	b480      	push	{r7}
 8003b30:	b083      	sub	sp, #12
 8003b32:	af00      	add	r7, sp, #0
 8003b34:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8003b36:	bf00      	nop
 8003b38:	370c      	adds	r7, #12
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	bc80      	pop	{r7}
 8003b3e:	4770      	bx	lr

08003b40 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003b40:	b480      	push	{r7}
 8003b42:	b083      	sub	sp, #12
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8003b48:	bf00      	nop
 8003b4a:	370c      	adds	r7, #12
 8003b4c:	46bd      	mov	sp, r7
 8003b4e:	bc80      	pop	{r7}
 8003b50:	4770      	bx	lr

08003b52 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8003b52:	b480      	push	{r7}
 8003b54:	b083      	sub	sp, #12
 8003b56:	af00      	add	r7, sp, #0
 8003b58:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8003b5a:	bf00      	nop
 8003b5c:	370c      	adds	r7, #12
 8003b5e:	46bd      	mov	sp, r7
 8003b60:	bc80      	pop	{r7}
 8003b62:	4770      	bx	lr

08003b64 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003b64:	b480      	push	{r7}
 8003b66:	b083      	sub	sp, #12
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003b6c:	bf00      	nop
 8003b6e:	370c      	adds	r7, #12
 8003b70:	46bd      	mov	sp, r7
 8003b72:	bc80      	pop	{r7}
 8003b74:	4770      	bx	lr
	...

08003b78 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8003b78:	b480      	push	{r7}
 8003b7a:	b085      	sub	sp, #20
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	6078      	str	r0, [r7, #4]
 8003b80:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003b82:	2300      	movs	r3, #0
 8003b84:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8003b86:	2300      	movs	r3, #0
 8003b88:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003b90:	2b01      	cmp	r3, #1
 8003b92:	d101      	bne.n	8003b98 <HAL_ADC_ConfigChannel+0x20>
 8003b94:	2302      	movs	r3, #2
 8003b96:	e0dc      	b.n	8003d52 <HAL_ADC_ConfigChannel+0x1da>
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	2201      	movs	r2, #1
 8003b9c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003ba0:	683b      	ldr	r3, [r7, #0]
 8003ba2:	685b      	ldr	r3, [r3, #4]
 8003ba4:	2b06      	cmp	r3, #6
 8003ba6:	d81c      	bhi.n	8003be2 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003bae:	683b      	ldr	r3, [r7, #0]
 8003bb0:	685a      	ldr	r2, [r3, #4]
 8003bb2:	4613      	mov	r3, r2
 8003bb4:	009b      	lsls	r3, r3, #2
 8003bb6:	4413      	add	r3, r2
 8003bb8:	3b05      	subs	r3, #5
 8003bba:	221f      	movs	r2, #31
 8003bbc:	fa02 f303 	lsl.w	r3, r2, r3
 8003bc0:	43db      	mvns	r3, r3
 8003bc2:	4019      	ands	r1, r3
 8003bc4:	683b      	ldr	r3, [r7, #0]
 8003bc6:	6818      	ldr	r0, [r3, #0]
 8003bc8:	683b      	ldr	r3, [r7, #0]
 8003bca:	685a      	ldr	r2, [r3, #4]
 8003bcc:	4613      	mov	r3, r2
 8003bce:	009b      	lsls	r3, r3, #2
 8003bd0:	4413      	add	r3, r2
 8003bd2:	3b05      	subs	r3, #5
 8003bd4:	fa00 f203 	lsl.w	r2, r0, r3
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	430a      	orrs	r2, r1
 8003bde:	635a      	str	r2, [r3, #52]	; 0x34
 8003be0:	e03c      	b.n	8003c5c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003be2:	683b      	ldr	r3, [r7, #0]
 8003be4:	685b      	ldr	r3, [r3, #4]
 8003be6:	2b0c      	cmp	r3, #12
 8003be8:	d81c      	bhi.n	8003c24 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003bf0:	683b      	ldr	r3, [r7, #0]
 8003bf2:	685a      	ldr	r2, [r3, #4]
 8003bf4:	4613      	mov	r3, r2
 8003bf6:	009b      	lsls	r3, r3, #2
 8003bf8:	4413      	add	r3, r2
 8003bfa:	3b23      	subs	r3, #35	; 0x23
 8003bfc:	221f      	movs	r2, #31
 8003bfe:	fa02 f303 	lsl.w	r3, r2, r3
 8003c02:	43db      	mvns	r3, r3
 8003c04:	4019      	ands	r1, r3
 8003c06:	683b      	ldr	r3, [r7, #0]
 8003c08:	6818      	ldr	r0, [r3, #0]
 8003c0a:	683b      	ldr	r3, [r7, #0]
 8003c0c:	685a      	ldr	r2, [r3, #4]
 8003c0e:	4613      	mov	r3, r2
 8003c10:	009b      	lsls	r3, r3, #2
 8003c12:	4413      	add	r3, r2
 8003c14:	3b23      	subs	r3, #35	; 0x23
 8003c16:	fa00 f203 	lsl.w	r2, r0, r3
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	430a      	orrs	r2, r1
 8003c20:	631a      	str	r2, [r3, #48]	; 0x30
 8003c22:	e01b      	b.n	8003c5c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003c2a:	683b      	ldr	r3, [r7, #0]
 8003c2c:	685a      	ldr	r2, [r3, #4]
 8003c2e:	4613      	mov	r3, r2
 8003c30:	009b      	lsls	r3, r3, #2
 8003c32:	4413      	add	r3, r2
 8003c34:	3b41      	subs	r3, #65	; 0x41
 8003c36:	221f      	movs	r2, #31
 8003c38:	fa02 f303 	lsl.w	r3, r2, r3
 8003c3c:	43db      	mvns	r3, r3
 8003c3e:	4019      	ands	r1, r3
 8003c40:	683b      	ldr	r3, [r7, #0]
 8003c42:	6818      	ldr	r0, [r3, #0]
 8003c44:	683b      	ldr	r3, [r7, #0]
 8003c46:	685a      	ldr	r2, [r3, #4]
 8003c48:	4613      	mov	r3, r2
 8003c4a:	009b      	lsls	r3, r3, #2
 8003c4c:	4413      	add	r3, r2
 8003c4e:	3b41      	subs	r3, #65	; 0x41
 8003c50:	fa00 f203 	lsl.w	r2, r0, r3
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	430a      	orrs	r2, r1
 8003c5a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8003c5c:	683b      	ldr	r3, [r7, #0]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	2b09      	cmp	r3, #9
 8003c62:	d91c      	bls.n	8003c9e <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	68d9      	ldr	r1, [r3, #12]
 8003c6a:	683b      	ldr	r3, [r7, #0]
 8003c6c:	681a      	ldr	r2, [r3, #0]
 8003c6e:	4613      	mov	r3, r2
 8003c70:	005b      	lsls	r3, r3, #1
 8003c72:	4413      	add	r3, r2
 8003c74:	3b1e      	subs	r3, #30
 8003c76:	2207      	movs	r2, #7
 8003c78:	fa02 f303 	lsl.w	r3, r2, r3
 8003c7c:	43db      	mvns	r3, r3
 8003c7e:	4019      	ands	r1, r3
 8003c80:	683b      	ldr	r3, [r7, #0]
 8003c82:	6898      	ldr	r0, [r3, #8]
 8003c84:	683b      	ldr	r3, [r7, #0]
 8003c86:	681a      	ldr	r2, [r3, #0]
 8003c88:	4613      	mov	r3, r2
 8003c8a:	005b      	lsls	r3, r3, #1
 8003c8c:	4413      	add	r3, r2
 8003c8e:	3b1e      	subs	r3, #30
 8003c90:	fa00 f203 	lsl.w	r2, r0, r3
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	430a      	orrs	r2, r1
 8003c9a:	60da      	str	r2, [r3, #12]
 8003c9c:	e019      	b.n	8003cd2 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	6919      	ldr	r1, [r3, #16]
 8003ca4:	683b      	ldr	r3, [r7, #0]
 8003ca6:	681a      	ldr	r2, [r3, #0]
 8003ca8:	4613      	mov	r3, r2
 8003caa:	005b      	lsls	r3, r3, #1
 8003cac:	4413      	add	r3, r2
 8003cae:	2207      	movs	r2, #7
 8003cb0:	fa02 f303 	lsl.w	r3, r2, r3
 8003cb4:	43db      	mvns	r3, r3
 8003cb6:	4019      	ands	r1, r3
 8003cb8:	683b      	ldr	r3, [r7, #0]
 8003cba:	6898      	ldr	r0, [r3, #8]
 8003cbc:	683b      	ldr	r3, [r7, #0]
 8003cbe:	681a      	ldr	r2, [r3, #0]
 8003cc0:	4613      	mov	r3, r2
 8003cc2:	005b      	lsls	r3, r3, #1
 8003cc4:	4413      	add	r3, r2
 8003cc6:	fa00 f203 	lsl.w	r2, r0, r3
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	430a      	orrs	r2, r1
 8003cd0:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003cd2:	683b      	ldr	r3, [r7, #0]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	2b10      	cmp	r3, #16
 8003cd8:	d003      	beq.n	8003ce2 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8003cda:	683b      	ldr	r3, [r7, #0]
 8003cdc:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003cde:	2b11      	cmp	r3, #17
 8003ce0:	d132      	bne.n	8003d48 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	4a1d      	ldr	r2, [pc, #116]	; (8003d5c <HAL_ADC_ConfigChannel+0x1e4>)
 8003ce8:	4293      	cmp	r3, r2
 8003cea:	d125      	bne.n	8003d38 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	689b      	ldr	r3, [r3, #8]
 8003cf2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d126      	bne.n	8003d48 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	689a      	ldr	r2, [r3, #8]
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8003d08:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8003d0a:	683b      	ldr	r3, [r7, #0]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	2b10      	cmp	r3, #16
 8003d10:	d11a      	bne.n	8003d48 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003d12:	4b13      	ldr	r3, [pc, #76]	; (8003d60 <HAL_ADC_ConfigChannel+0x1e8>)
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	4a13      	ldr	r2, [pc, #76]	; (8003d64 <HAL_ADC_ConfigChannel+0x1ec>)
 8003d18:	fba2 2303 	umull	r2, r3, r2, r3
 8003d1c:	0c9a      	lsrs	r2, r3, #18
 8003d1e:	4613      	mov	r3, r2
 8003d20:	009b      	lsls	r3, r3, #2
 8003d22:	4413      	add	r3, r2
 8003d24:	005b      	lsls	r3, r3, #1
 8003d26:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003d28:	e002      	b.n	8003d30 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8003d2a:	68bb      	ldr	r3, [r7, #8]
 8003d2c:	3b01      	subs	r3, #1
 8003d2e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003d30:	68bb      	ldr	r3, [r7, #8]
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d1f9      	bne.n	8003d2a <HAL_ADC_ConfigChannel+0x1b2>
 8003d36:	e007      	b.n	8003d48 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d3c:	f043 0220 	orr.w	r2, r3, #32
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8003d44:	2301      	movs	r3, #1
 8003d46:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	2200      	movs	r2, #0
 8003d4c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003d50:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d52:	4618      	mov	r0, r3
 8003d54:	3714      	adds	r7, #20
 8003d56:	46bd      	mov	sp, r7
 8003d58:	bc80      	pop	{r7}
 8003d5a:	4770      	bx	lr
 8003d5c:	40012400 	.word	0x40012400
 8003d60:	2000000c 	.word	0x2000000c
 8003d64:	431bde83 	.word	0x431bde83

08003d68 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003d68:	b580      	push	{r7, lr}
 8003d6a:	b084      	sub	sp, #16
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003d70:	2300      	movs	r3, #0
 8003d72:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8003d74:	2300      	movs	r3, #0
 8003d76:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	689b      	ldr	r3, [r3, #8]
 8003d7e:	f003 0301 	and.w	r3, r3, #1
 8003d82:	2b01      	cmp	r3, #1
 8003d84:	d039      	beq.n	8003dfa <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	689a      	ldr	r2, [r3, #8]
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f042 0201 	orr.w	r2, r2, #1
 8003d94:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003d96:	4b1b      	ldr	r3, [pc, #108]	; (8003e04 <ADC_Enable+0x9c>)
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	4a1b      	ldr	r2, [pc, #108]	; (8003e08 <ADC_Enable+0xa0>)
 8003d9c:	fba2 2303 	umull	r2, r3, r2, r3
 8003da0:	0c9b      	lsrs	r3, r3, #18
 8003da2:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003da4:	e002      	b.n	8003dac <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8003da6:	68bb      	ldr	r3, [r7, #8]
 8003da8:	3b01      	subs	r3, #1
 8003daa:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003dac:	68bb      	ldr	r3, [r7, #8]
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d1f9      	bne.n	8003da6 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003db2:	f7ff fc15 	bl	80035e0 <HAL_GetTick>
 8003db6:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003db8:	e018      	b.n	8003dec <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003dba:	f7ff fc11 	bl	80035e0 <HAL_GetTick>
 8003dbe:	4602      	mov	r2, r0
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	1ad3      	subs	r3, r2, r3
 8003dc4:	2b02      	cmp	r3, #2
 8003dc6:	d911      	bls.n	8003dec <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003dcc:	f043 0210 	orr.w	r2, r3, #16
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dd8:	f043 0201 	orr.w	r2, r3, #1
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	2200      	movs	r2, #0
 8003de4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 8003de8:	2301      	movs	r3, #1
 8003dea:	e007      	b.n	8003dfc <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	689b      	ldr	r3, [r3, #8]
 8003df2:	f003 0301 	and.w	r3, r3, #1
 8003df6:	2b01      	cmp	r3, #1
 8003df8:	d1df      	bne.n	8003dba <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8003dfa:	2300      	movs	r3, #0
}
 8003dfc:	4618      	mov	r0, r3
 8003dfe:	3710      	adds	r7, #16
 8003e00:	46bd      	mov	sp, r7
 8003e02:	bd80      	pop	{r7, pc}
 8003e04:	2000000c 	.word	0x2000000c
 8003e08:	431bde83 	.word	0x431bde83

08003e0c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8003e0c:	b580      	push	{r7, lr}
 8003e0e:	b084      	sub	sp, #16
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003e14:	2300      	movs	r3, #0
 8003e16:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	689b      	ldr	r3, [r3, #8]
 8003e1e:	f003 0301 	and.w	r3, r3, #1
 8003e22:	2b01      	cmp	r3, #1
 8003e24:	d127      	bne.n	8003e76 <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	689a      	ldr	r2, [r3, #8]
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	f022 0201 	bic.w	r2, r2, #1
 8003e34:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003e36:	f7ff fbd3 	bl	80035e0 <HAL_GetTick>
 8003e3a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003e3c:	e014      	b.n	8003e68 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003e3e:	f7ff fbcf 	bl	80035e0 <HAL_GetTick>
 8003e42:	4602      	mov	r2, r0
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	1ad3      	subs	r3, r2, r3
 8003e48:	2b02      	cmp	r3, #2
 8003e4a:	d90d      	bls.n	8003e68 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e50:	f043 0210 	orr.w	r2, r3, #16
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e5c:	f043 0201 	orr.w	r2, r3, #1
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8003e64:	2301      	movs	r3, #1
 8003e66:	e007      	b.n	8003e78 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	689b      	ldr	r3, [r3, #8]
 8003e6e:	f003 0301 	and.w	r3, r3, #1
 8003e72:	2b01      	cmp	r3, #1
 8003e74:	d0e3      	beq.n	8003e3e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003e76:	2300      	movs	r3, #0
}
 8003e78:	4618      	mov	r0, r3
 8003e7a:	3710      	adds	r7, #16
 8003e7c:	46bd      	mov	sp, r7
 8003e7e:	bd80      	pop	{r7, pc}

08003e80 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003e80:	b580      	push	{r7, lr}
 8003e82:	b084      	sub	sp, #16
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e8c:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e92:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d127      	bne.n	8003eea <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e9e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	689b      	ldr	r3, [r3, #8]
 8003eac:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8003eb0:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8003eb4:	d115      	bne.n	8003ee2 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d111      	bne.n	8003ee2 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ec2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ece:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d105      	bne.n	8003ee2 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003eda:	f043 0201 	orr.w	r2, r3, #1
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003ee2:	68f8      	ldr	r0, [r7, #12]
 8003ee4:	f7ff fe23 	bl	8003b2e <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8003ee8:	e004      	b.n	8003ef4 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	6a1b      	ldr	r3, [r3, #32]
 8003eee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ef0:	6878      	ldr	r0, [r7, #4]
 8003ef2:	4798      	blx	r3
}
 8003ef4:	bf00      	nop
 8003ef6:	3710      	adds	r7, #16
 8003ef8:	46bd      	mov	sp, r7
 8003efa:	bd80      	pop	{r7, pc}

08003efc <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003efc:	b580      	push	{r7, lr}
 8003efe:	b084      	sub	sp, #16
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f08:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003f0a:	68f8      	ldr	r0, [r7, #12]
 8003f0c:	f7ff fe18 	bl	8003b40 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003f10:	bf00      	nop
 8003f12:	3710      	adds	r7, #16
 8003f14:	46bd      	mov	sp, r7
 8003f16:	bd80      	pop	{r7, pc}

08003f18 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003f18:	b580      	push	{r7, lr}
 8003f1a:	b084      	sub	sp, #16
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f24:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f2a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f36:	f043 0204 	orr.w	r2, r3, #4
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003f3e:	68f8      	ldr	r0, [r7, #12]
 8003f40:	f7ff fe10 	bl	8003b64 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003f44:	bf00      	nop
 8003f46:	3710      	adds	r7, #16
 8003f48:	46bd      	mov	sp, r7
 8003f4a:	bd80      	pop	{r7, pc}

08003f4c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003f4c:	b480      	push	{r7}
 8003f4e:	b083      	sub	sp, #12
 8003f50:	af00      	add	r7, sp, #0
 8003f52:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8003f54:	bf00      	nop
 8003f56:	370c      	adds	r7, #12
 8003f58:	46bd      	mov	sp, r7
 8003f5a:	bc80      	pop	{r7}
 8003f5c:	4770      	bx	lr
	...

08003f60 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003f60:	b480      	push	{r7}
 8003f62:	b085      	sub	sp, #20
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	f003 0307 	and.w	r3, r3, #7
 8003f6e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003f70:	4b0c      	ldr	r3, [pc, #48]	; (8003fa4 <__NVIC_SetPriorityGrouping+0x44>)
 8003f72:	68db      	ldr	r3, [r3, #12]
 8003f74:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003f76:	68ba      	ldr	r2, [r7, #8]
 8003f78:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003f7c:	4013      	ands	r3, r2
 8003f7e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003f84:	68bb      	ldr	r3, [r7, #8]
 8003f86:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003f88:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003f8c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003f90:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003f92:	4a04      	ldr	r2, [pc, #16]	; (8003fa4 <__NVIC_SetPriorityGrouping+0x44>)
 8003f94:	68bb      	ldr	r3, [r7, #8]
 8003f96:	60d3      	str	r3, [r2, #12]
}
 8003f98:	bf00      	nop
 8003f9a:	3714      	adds	r7, #20
 8003f9c:	46bd      	mov	sp, r7
 8003f9e:	bc80      	pop	{r7}
 8003fa0:	4770      	bx	lr
 8003fa2:	bf00      	nop
 8003fa4:	e000ed00 	.word	0xe000ed00

08003fa8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003fa8:	b480      	push	{r7}
 8003faa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003fac:	4b04      	ldr	r3, [pc, #16]	; (8003fc0 <__NVIC_GetPriorityGrouping+0x18>)
 8003fae:	68db      	ldr	r3, [r3, #12]
 8003fb0:	0a1b      	lsrs	r3, r3, #8
 8003fb2:	f003 0307 	and.w	r3, r3, #7
}
 8003fb6:	4618      	mov	r0, r3
 8003fb8:	46bd      	mov	sp, r7
 8003fba:	bc80      	pop	{r7}
 8003fbc:	4770      	bx	lr
 8003fbe:	bf00      	nop
 8003fc0:	e000ed00 	.word	0xe000ed00

08003fc4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003fc4:	b480      	push	{r7}
 8003fc6:	b083      	sub	sp, #12
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	4603      	mov	r3, r0
 8003fcc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003fce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	db0b      	blt.n	8003fee <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003fd6:	79fb      	ldrb	r3, [r7, #7]
 8003fd8:	f003 021f 	and.w	r2, r3, #31
 8003fdc:	4906      	ldr	r1, [pc, #24]	; (8003ff8 <__NVIC_EnableIRQ+0x34>)
 8003fde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fe2:	095b      	lsrs	r3, r3, #5
 8003fe4:	2001      	movs	r0, #1
 8003fe6:	fa00 f202 	lsl.w	r2, r0, r2
 8003fea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003fee:	bf00      	nop
 8003ff0:	370c      	adds	r7, #12
 8003ff2:	46bd      	mov	sp, r7
 8003ff4:	bc80      	pop	{r7}
 8003ff6:	4770      	bx	lr
 8003ff8:	e000e100 	.word	0xe000e100

08003ffc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003ffc:	b480      	push	{r7}
 8003ffe:	b083      	sub	sp, #12
 8004000:	af00      	add	r7, sp, #0
 8004002:	4603      	mov	r3, r0
 8004004:	6039      	str	r1, [r7, #0]
 8004006:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004008:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800400c:	2b00      	cmp	r3, #0
 800400e:	db0a      	blt.n	8004026 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004010:	683b      	ldr	r3, [r7, #0]
 8004012:	b2da      	uxtb	r2, r3
 8004014:	490c      	ldr	r1, [pc, #48]	; (8004048 <__NVIC_SetPriority+0x4c>)
 8004016:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800401a:	0112      	lsls	r2, r2, #4
 800401c:	b2d2      	uxtb	r2, r2
 800401e:	440b      	add	r3, r1
 8004020:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004024:	e00a      	b.n	800403c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004026:	683b      	ldr	r3, [r7, #0]
 8004028:	b2da      	uxtb	r2, r3
 800402a:	4908      	ldr	r1, [pc, #32]	; (800404c <__NVIC_SetPriority+0x50>)
 800402c:	79fb      	ldrb	r3, [r7, #7]
 800402e:	f003 030f 	and.w	r3, r3, #15
 8004032:	3b04      	subs	r3, #4
 8004034:	0112      	lsls	r2, r2, #4
 8004036:	b2d2      	uxtb	r2, r2
 8004038:	440b      	add	r3, r1
 800403a:	761a      	strb	r2, [r3, #24]
}
 800403c:	bf00      	nop
 800403e:	370c      	adds	r7, #12
 8004040:	46bd      	mov	sp, r7
 8004042:	bc80      	pop	{r7}
 8004044:	4770      	bx	lr
 8004046:	bf00      	nop
 8004048:	e000e100 	.word	0xe000e100
 800404c:	e000ed00 	.word	0xe000ed00

08004050 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004050:	b480      	push	{r7}
 8004052:	b089      	sub	sp, #36	; 0x24
 8004054:	af00      	add	r7, sp, #0
 8004056:	60f8      	str	r0, [r7, #12]
 8004058:	60b9      	str	r1, [r7, #8]
 800405a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	f003 0307 	and.w	r3, r3, #7
 8004062:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004064:	69fb      	ldr	r3, [r7, #28]
 8004066:	f1c3 0307 	rsb	r3, r3, #7
 800406a:	2b04      	cmp	r3, #4
 800406c:	bf28      	it	cs
 800406e:	2304      	movcs	r3, #4
 8004070:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004072:	69fb      	ldr	r3, [r7, #28]
 8004074:	3304      	adds	r3, #4
 8004076:	2b06      	cmp	r3, #6
 8004078:	d902      	bls.n	8004080 <NVIC_EncodePriority+0x30>
 800407a:	69fb      	ldr	r3, [r7, #28]
 800407c:	3b03      	subs	r3, #3
 800407e:	e000      	b.n	8004082 <NVIC_EncodePriority+0x32>
 8004080:	2300      	movs	r3, #0
 8004082:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004084:	f04f 32ff 	mov.w	r2, #4294967295
 8004088:	69bb      	ldr	r3, [r7, #24]
 800408a:	fa02 f303 	lsl.w	r3, r2, r3
 800408e:	43da      	mvns	r2, r3
 8004090:	68bb      	ldr	r3, [r7, #8]
 8004092:	401a      	ands	r2, r3
 8004094:	697b      	ldr	r3, [r7, #20]
 8004096:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004098:	f04f 31ff 	mov.w	r1, #4294967295
 800409c:	697b      	ldr	r3, [r7, #20]
 800409e:	fa01 f303 	lsl.w	r3, r1, r3
 80040a2:	43d9      	mvns	r1, r3
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80040a8:	4313      	orrs	r3, r2
         );
}
 80040aa:	4618      	mov	r0, r3
 80040ac:	3724      	adds	r7, #36	; 0x24
 80040ae:	46bd      	mov	sp, r7
 80040b0:	bc80      	pop	{r7}
 80040b2:	4770      	bx	lr

080040b4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80040b4:	b580      	push	{r7, lr}
 80040b6:	b082      	sub	sp, #8
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	3b01      	subs	r3, #1
 80040c0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80040c4:	d301      	bcc.n	80040ca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80040c6:	2301      	movs	r3, #1
 80040c8:	e00f      	b.n	80040ea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80040ca:	4a0a      	ldr	r2, [pc, #40]	; (80040f4 <SysTick_Config+0x40>)
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	3b01      	subs	r3, #1
 80040d0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80040d2:	210f      	movs	r1, #15
 80040d4:	f04f 30ff 	mov.w	r0, #4294967295
 80040d8:	f7ff ff90 	bl	8003ffc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80040dc:	4b05      	ldr	r3, [pc, #20]	; (80040f4 <SysTick_Config+0x40>)
 80040de:	2200      	movs	r2, #0
 80040e0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80040e2:	4b04      	ldr	r3, [pc, #16]	; (80040f4 <SysTick_Config+0x40>)
 80040e4:	2207      	movs	r2, #7
 80040e6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80040e8:	2300      	movs	r3, #0
}
 80040ea:	4618      	mov	r0, r3
 80040ec:	3708      	adds	r7, #8
 80040ee:	46bd      	mov	sp, r7
 80040f0:	bd80      	pop	{r7, pc}
 80040f2:	bf00      	nop
 80040f4:	e000e010 	.word	0xe000e010

080040f8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80040f8:	b580      	push	{r7, lr}
 80040fa:	b082      	sub	sp, #8
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004100:	6878      	ldr	r0, [r7, #4]
 8004102:	f7ff ff2d 	bl	8003f60 <__NVIC_SetPriorityGrouping>
}
 8004106:	bf00      	nop
 8004108:	3708      	adds	r7, #8
 800410a:	46bd      	mov	sp, r7
 800410c:	bd80      	pop	{r7, pc}

0800410e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800410e:	b580      	push	{r7, lr}
 8004110:	b086      	sub	sp, #24
 8004112:	af00      	add	r7, sp, #0
 8004114:	4603      	mov	r3, r0
 8004116:	60b9      	str	r1, [r7, #8]
 8004118:	607a      	str	r2, [r7, #4]
 800411a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800411c:	2300      	movs	r3, #0
 800411e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004120:	f7ff ff42 	bl	8003fa8 <__NVIC_GetPriorityGrouping>
 8004124:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004126:	687a      	ldr	r2, [r7, #4]
 8004128:	68b9      	ldr	r1, [r7, #8]
 800412a:	6978      	ldr	r0, [r7, #20]
 800412c:	f7ff ff90 	bl	8004050 <NVIC_EncodePriority>
 8004130:	4602      	mov	r2, r0
 8004132:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004136:	4611      	mov	r1, r2
 8004138:	4618      	mov	r0, r3
 800413a:	f7ff ff5f 	bl	8003ffc <__NVIC_SetPriority>
}
 800413e:	bf00      	nop
 8004140:	3718      	adds	r7, #24
 8004142:	46bd      	mov	sp, r7
 8004144:	bd80      	pop	{r7, pc}

08004146 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004146:	b580      	push	{r7, lr}
 8004148:	b082      	sub	sp, #8
 800414a:	af00      	add	r7, sp, #0
 800414c:	4603      	mov	r3, r0
 800414e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004150:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004154:	4618      	mov	r0, r3
 8004156:	f7ff ff35 	bl	8003fc4 <__NVIC_EnableIRQ>
}
 800415a:	bf00      	nop
 800415c:	3708      	adds	r7, #8
 800415e:	46bd      	mov	sp, r7
 8004160:	bd80      	pop	{r7, pc}

08004162 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004162:	b580      	push	{r7, lr}
 8004164:	b082      	sub	sp, #8
 8004166:	af00      	add	r7, sp, #0
 8004168:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800416a:	6878      	ldr	r0, [r7, #4]
 800416c:	f7ff ffa2 	bl	80040b4 <SysTick_Config>
 8004170:	4603      	mov	r3, r0
}
 8004172:	4618      	mov	r0, r3
 8004174:	3708      	adds	r7, #8
 8004176:	46bd      	mov	sp, r7
 8004178:	bd80      	pop	{r7, pc}

0800417a <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 800417a:	b580      	push	{r7, lr}
 800417c:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 800417e:	f000 f802 	bl	8004186 <HAL_SYSTICK_Callback>
}
 8004182:	bf00      	nop
 8004184:	bd80      	pop	{r7, pc}

08004186 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8004186:	b480      	push	{r7}
 8004188:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 800418a:	bf00      	nop
 800418c:	46bd      	mov	sp, r7
 800418e:	bc80      	pop	{r7}
 8004190:	4770      	bx	lr
	...

08004194 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004194:	b480      	push	{r7}
 8004196:	b085      	sub	sp, #20
 8004198:	af00      	add	r7, sp, #0
 800419a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800419c:	2300      	movs	r3, #0
 800419e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d101      	bne.n	80041aa <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80041a6:	2301      	movs	r3, #1
 80041a8:	e043      	b.n	8004232 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	461a      	mov	r2, r3
 80041b0:	4b22      	ldr	r3, [pc, #136]	; (800423c <HAL_DMA_Init+0xa8>)
 80041b2:	4413      	add	r3, r2
 80041b4:	4a22      	ldr	r2, [pc, #136]	; (8004240 <HAL_DMA_Init+0xac>)
 80041b6:	fba2 2303 	umull	r2, r3, r2, r3
 80041ba:	091b      	lsrs	r3, r3, #4
 80041bc:	009a      	lsls	r2, r3, #2
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	4a1f      	ldr	r2, [pc, #124]	; (8004244 <HAL_DMA_Init+0xb0>)
 80041c6:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	2202      	movs	r2, #2
 80041cc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80041de:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80041e2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80041ec:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	68db      	ldr	r3, [r3, #12]
 80041f2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80041f8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	695b      	ldr	r3, [r3, #20]
 80041fe:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004204:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	69db      	ldr	r3, [r3, #28]
 800420a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800420c:	68fa      	ldr	r2, [r7, #12]
 800420e:	4313      	orrs	r3, r2
 8004210:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	68fa      	ldr	r2, [r7, #12]
 8004218:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	2200      	movs	r2, #0
 800421e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	2201      	movs	r2, #1
 8004224:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	2200      	movs	r2, #0
 800422c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8004230:	2300      	movs	r3, #0
}
 8004232:	4618      	mov	r0, r3
 8004234:	3714      	adds	r7, #20
 8004236:	46bd      	mov	sp, r7
 8004238:	bc80      	pop	{r7}
 800423a:	4770      	bx	lr
 800423c:	bffdfff8 	.word	0xbffdfff8
 8004240:	cccccccd 	.word	0xcccccccd
 8004244:	40020000 	.word	0x40020000

08004248 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004248:	b580      	push	{r7, lr}
 800424a:	b086      	sub	sp, #24
 800424c:	af00      	add	r7, sp, #0
 800424e:	60f8      	str	r0, [r7, #12]
 8004250:	60b9      	str	r1, [r7, #8]
 8004252:	607a      	str	r2, [r7, #4]
 8004254:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004256:	2300      	movs	r3, #0
 8004258:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004260:	2b01      	cmp	r3, #1
 8004262:	d101      	bne.n	8004268 <HAL_DMA_Start_IT+0x20>
 8004264:	2302      	movs	r3, #2
 8004266:	e04a      	b.n	80042fe <HAL_DMA_Start_IT+0xb6>
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	2201      	movs	r2, #1
 800426c:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004276:	2b01      	cmp	r3, #1
 8004278:	d13a      	bne.n	80042f0 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	2202      	movs	r2, #2
 800427e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	2200      	movs	r2, #0
 8004286:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	681a      	ldr	r2, [r3, #0]
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f022 0201 	bic.w	r2, r2, #1
 8004296:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004298:	683b      	ldr	r3, [r7, #0]
 800429a:	687a      	ldr	r2, [r7, #4]
 800429c:	68b9      	ldr	r1, [r7, #8]
 800429e:	68f8      	ldr	r0, [r7, #12]
 80042a0:	f000 f9e8 	bl	8004674 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d008      	beq.n	80042be <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	681a      	ldr	r2, [r3, #0]
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	f042 020e 	orr.w	r2, r2, #14
 80042ba:	601a      	str	r2, [r3, #0]
 80042bc:	e00f      	b.n	80042de <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	681a      	ldr	r2, [r3, #0]
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	f022 0204 	bic.w	r2, r2, #4
 80042cc:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	681a      	ldr	r2, [r3, #0]
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	f042 020a 	orr.w	r2, r2, #10
 80042dc:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	681a      	ldr	r2, [r3, #0]
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	f042 0201 	orr.w	r2, r2, #1
 80042ec:	601a      	str	r2, [r3, #0]
 80042ee:	e005      	b.n	80042fc <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	2200      	movs	r2, #0
 80042f4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80042f8:	2302      	movs	r3, #2
 80042fa:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 80042fc:	7dfb      	ldrb	r3, [r7, #23]
}
 80042fe:	4618      	mov	r0, r3
 8004300:	3718      	adds	r7, #24
 8004302:	46bd      	mov	sp, r7
 8004304:	bd80      	pop	{r7, pc}

08004306 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004306:	b480      	push	{r7}
 8004308:	b085      	sub	sp, #20
 800430a:	af00      	add	r7, sp, #0
 800430c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800430e:	2300      	movs	r3, #0
 8004310:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004318:	2b02      	cmp	r3, #2
 800431a:	d008      	beq.n	800432e <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	2204      	movs	r2, #4
 8004320:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	2200      	movs	r2, #0
 8004326:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800432a:	2301      	movs	r3, #1
 800432c:	e020      	b.n	8004370 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	681a      	ldr	r2, [r3, #0]
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f022 020e 	bic.w	r2, r2, #14
 800433c:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	681a      	ldr	r2, [r3, #0]
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f022 0201 	bic.w	r2, r2, #1
 800434c:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004356:	2101      	movs	r1, #1
 8004358:	fa01 f202 	lsl.w	r2, r1, r2
 800435c:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	2201      	movs	r2, #1
 8004362:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	2200      	movs	r2, #0
 800436a:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 800436e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004370:	4618      	mov	r0, r3
 8004372:	3714      	adds	r7, #20
 8004374:	46bd      	mov	sp, r7
 8004376:	bc80      	pop	{r7}
 8004378:	4770      	bx	lr
	...

0800437c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 800437c:	b580      	push	{r7, lr}
 800437e:	b084      	sub	sp, #16
 8004380:	af00      	add	r7, sp, #0
 8004382:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004384:	2300      	movs	r3, #0
 8004386:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800438e:	2b02      	cmp	r3, #2
 8004390:	d005      	beq.n	800439e <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	2204      	movs	r2, #4
 8004396:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8004398:	2301      	movs	r3, #1
 800439a:	73fb      	strb	r3, [r7, #15]
 800439c:	e051      	b.n	8004442 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	681a      	ldr	r2, [r3, #0]
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	f022 020e 	bic.w	r2, r2, #14
 80043ac:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	681a      	ldr	r2, [r3, #0]
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	f022 0201 	bic.w	r2, r2, #1
 80043bc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	4a22      	ldr	r2, [pc, #136]	; (800444c <HAL_DMA_Abort_IT+0xd0>)
 80043c4:	4293      	cmp	r3, r2
 80043c6:	d029      	beq.n	800441c <HAL_DMA_Abort_IT+0xa0>
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	4a20      	ldr	r2, [pc, #128]	; (8004450 <HAL_DMA_Abort_IT+0xd4>)
 80043ce:	4293      	cmp	r3, r2
 80043d0:	d022      	beq.n	8004418 <HAL_DMA_Abort_IT+0x9c>
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	4a1f      	ldr	r2, [pc, #124]	; (8004454 <HAL_DMA_Abort_IT+0xd8>)
 80043d8:	4293      	cmp	r3, r2
 80043da:	d01a      	beq.n	8004412 <HAL_DMA_Abort_IT+0x96>
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	4a1d      	ldr	r2, [pc, #116]	; (8004458 <HAL_DMA_Abort_IT+0xdc>)
 80043e2:	4293      	cmp	r3, r2
 80043e4:	d012      	beq.n	800440c <HAL_DMA_Abort_IT+0x90>
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	4a1c      	ldr	r2, [pc, #112]	; (800445c <HAL_DMA_Abort_IT+0xe0>)
 80043ec:	4293      	cmp	r3, r2
 80043ee:	d00a      	beq.n	8004406 <HAL_DMA_Abort_IT+0x8a>
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	4a1a      	ldr	r2, [pc, #104]	; (8004460 <HAL_DMA_Abort_IT+0xe4>)
 80043f6:	4293      	cmp	r3, r2
 80043f8:	d102      	bne.n	8004400 <HAL_DMA_Abort_IT+0x84>
 80043fa:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80043fe:	e00e      	b.n	800441e <HAL_DMA_Abort_IT+0xa2>
 8004400:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004404:	e00b      	b.n	800441e <HAL_DMA_Abort_IT+0xa2>
 8004406:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800440a:	e008      	b.n	800441e <HAL_DMA_Abort_IT+0xa2>
 800440c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004410:	e005      	b.n	800441e <HAL_DMA_Abort_IT+0xa2>
 8004412:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004416:	e002      	b.n	800441e <HAL_DMA_Abort_IT+0xa2>
 8004418:	2310      	movs	r3, #16
 800441a:	e000      	b.n	800441e <HAL_DMA_Abort_IT+0xa2>
 800441c:	2301      	movs	r3, #1
 800441e:	4a11      	ldr	r2, [pc, #68]	; (8004464 <HAL_DMA_Abort_IT+0xe8>)
 8004420:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	2201      	movs	r2, #1
 8004426:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	2200      	movs	r2, #0
 800442e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004436:	2b00      	cmp	r3, #0
 8004438:	d003      	beq.n	8004442 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800443e:	6878      	ldr	r0, [r7, #4]
 8004440:	4798      	blx	r3
    } 
  }
  return status;
 8004442:	7bfb      	ldrb	r3, [r7, #15]
}
 8004444:	4618      	mov	r0, r3
 8004446:	3710      	adds	r7, #16
 8004448:	46bd      	mov	sp, r7
 800444a:	bd80      	pop	{r7, pc}
 800444c:	40020008 	.word	0x40020008
 8004450:	4002001c 	.word	0x4002001c
 8004454:	40020030 	.word	0x40020030
 8004458:	40020044 	.word	0x40020044
 800445c:	40020058 	.word	0x40020058
 8004460:	4002006c 	.word	0x4002006c
 8004464:	40020000 	.word	0x40020000

08004468 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004468:	b580      	push	{r7, lr}
 800446a:	b084      	sub	sp, #16
 800446c:	af00      	add	r7, sp, #0
 800446e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004484:	2204      	movs	r2, #4
 8004486:	409a      	lsls	r2, r3
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	4013      	ands	r3, r2
 800448c:	2b00      	cmp	r3, #0
 800448e:	d04f      	beq.n	8004530 <HAL_DMA_IRQHandler+0xc8>
 8004490:	68bb      	ldr	r3, [r7, #8]
 8004492:	f003 0304 	and.w	r3, r3, #4
 8004496:	2b00      	cmp	r3, #0
 8004498:	d04a      	beq.n	8004530 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f003 0320 	and.w	r3, r3, #32
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d107      	bne.n	80044b8 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	681a      	ldr	r2, [r3, #0]
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	f022 0204 	bic.w	r2, r2, #4
 80044b6:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	4a66      	ldr	r2, [pc, #408]	; (8004658 <HAL_DMA_IRQHandler+0x1f0>)
 80044be:	4293      	cmp	r3, r2
 80044c0:	d029      	beq.n	8004516 <HAL_DMA_IRQHandler+0xae>
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	4a65      	ldr	r2, [pc, #404]	; (800465c <HAL_DMA_IRQHandler+0x1f4>)
 80044c8:	4293      	cmp	r3, r2
 80044ca:	d022      	beq.n	8004512 <HAL_DMA_IRQHandler+0xaa>
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	4a63      	ldr	r2, [pc, #396]	; (8004660 <HAL_DMA_IRQHandler+0x1f8>)
 80044d2:	4293      	cmp	r3, r2
 80044d4:	d01a      	beq.n	800450c <HAL_DMA_IRQHandler+0xa4>
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	4a62      	ldr	r2, [pc, #392]	; (8004664 <HAL_DMA_IRQHandler+0x1fc>)
 80044dc:	4293      	cmp	r3, r2
 80044de:	d012      	beq.n	8004506 <HAL_DMA_IRQHandler+0x9e>
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	4a60      	ldr	r2, [pc, #384]	; (8004668 <HAL_DMA_IRQHandler+0x200>)
 80044e6:	4293      	cmp	r3, r2
 80044e8:	d00a      	beq.n	8004500 <HAL_DMA_IRQHandler+0x98>
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	4a5f      	ldr	r2, [pc, #380]	; (800466c <HAL_DMA_IRQHandler+0x204>)
 80044f0:	4293      	cmp	r3, r2
 80044f2:	d102      	bne.n	80044fa <HAL_DMA_IRQHandler+0x92>
 80044f4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80044f8:	e00e      	b.n	8004518 <HAL_DMA_IRQHandler+0xb0>
 80044fa:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80044fe:	e00b      	b.n	8004518 <HAL_DMA_IRQHandler+0xb0>
 8004500:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004504:	e008      	b.n	8004518 <HAL_DMA_IRQHandler+0xb0>
 8004506:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800450a:	e005      	b.n	8004518 <HAL_DMA_IRQHandler+0xb0>
 800450c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004510:	e002      	b.n	8004518 <HAL_DMA_IRQHandler+0xb0>
 8004512:	2340      	movs	r3, #64	; 0x40
 8004514:	e000      	b.n	8004518 <HAL_DMA_IRQHandler+0xb0>
 8004516:	2304      	movs	r3, #4
 8004518:	4a55      	ldr	r2, [pc, #340]	; (8004670 <HAL_DMA_IRQHandler+0x208>)
 800451a:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004520:	2b00      	cmp	r3, #0
 8004522:	f000 8094 	beq.w	800464e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800452a:	6878      	ldr	r0, [r7, #4]
 800452c:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 800452e:	e08e      	b.n	800464e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004534:	2202      	movs	r2, #2
 8004536:	409a      	lsls	r2, r3
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	4013      	ands	r3, r2
 800453c:	2b00      	cmp	r3, #0
 800453e:	d056      	beq.n	80045ee <HAL_DMA_IRQHandler+0x186>
 8004540:	68bb      	ldr	r3, [r7, #8]
 8004542:	f003 0302 	and.w	r3, r3, #2
 8004546:	2b00      	cmp	r3, #0
 8004548:	d051      	beq.n	80045ee <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	f003 0320 	and.w	r3, r3, #32
 8004554:	2b00      	cmp	r3, #0
 8004556:	d10b      	bne.n	8004570 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	681a      	ldr	r2, [r3, #0]
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f022 020a 	bic.w	r2, r2, #10
 8004566:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	2201      	movs	r2, #1
 800456c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	4a38      	ldr	r2, [pc, #224]	; (8004658 <HAL_DMA_IRQHandler+0x1f0>)
 8004576:	4293      	cmp	r3, r2
 8004578:	d029      	beq.n	80045ce <HAL_DMA_IRQHandler+0x166>
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	4a37      	ldr	r2, [pc, #220]	; (800465c <HAL_DMA_IRQHandler+0x1f4>)
 8004580:	4293      	cmp	r3, r2
 8004582:	d022      	beq.n	80045ca <HAL_DMA_IRQHandler+0x162>
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	4a35      	ldr	r2, [pc, #212]	; (8004660 <HAL_DMA_IRQHandler+0x1f8>)
 800458a:	4293      	cmp	r3, r2
 800458c:	d01a      	beq.n	80045c4 <HAL_DMA_IRQHandler+0x15c>
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	4a34      	ldr	r2, [pc, #208]	; (8004664 <HAL_DMA_IRQHandler+0x1fc>)
 8004594:	4293      	cmp	r3, r2
 8004596:	d012      	beq.n	80045be <HAL_DMA_IRQHandler+0x156>
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	4a32      	ldr	r2, [pc, #200]	; (8004668 <HAL_DMA_IRQHandler+0x200>)
 800459e:	4293      	cmp	r3, r2
 80045a0:	d00a      	beq.n	80045b8 <HAL_DMA_IRQHandler+0x150>
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	4a31      	ldr	r2, [pc, #196]	; (800466c <HAL_DMA_IRQHandler+0x204>)
 80045a8:	4293      	cmp	r3, r2
 80045aa:	d102      	bne.n	80045b2 <HAL_DMA_IRQHandler+0x14a>
 80045ac:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80045b0:	e00e      	b.n	80045d0 <HAL_DMA_IRQHandler+0x168>
 80045b2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80045b6:	e00b      	b.n	80045d0 <HAL_DMA_IRQHandler+0x168>
 80045b8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80045bc:	e008      	b.n	80045d0 <HAL_DMA_IRQHandler+0x168>
 80045be:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80045c2:	e005      	b.n	80045d0 <HAL_DMA_IRQHandler+0x168>
 80045c4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80045c8:	e002      	b.n	80045d0 <HAL_DMA_IRQHandler+0x168>
 80045ca:	2320      	movs	r3, #32
 80045cc:	e000      	b.n	80045d0 <HAL_DMA_IRQHandler+0x168>
 80045ce:	2302      	movs	r3, #2
 80045d0:	4a27      	ldr	r2, [pc, #156]	; (8004670 <HAL_DMA_IRQHandler+0x208>)
 80045d2:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	2200      	movs	r2, #0
 80045d8:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d034      	beq.n	800464e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045e8:	6878      	ldr	r0, [r7, #4]
 80045ea:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80045ec:	e02f      	b.n	800464e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045f2:	2208      	movs	r2, #8
 80045f4:	409a      	lsls	r2, r3
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	4013      	ands	r3, r2
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d028      	beq.n	8004650 <HAL_DMA_IRQHandler+0x1e8>
 80045fe:	68bb      	ldr	r3, [r7, #8]
 8004600:	f003 0308 	and.w	r3, r3, #8
 8004604:	2b00      	cmp	r3, #0
 8004606:	d023      	beq.n	8004650 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	681a      	ldr	r2, [r3, #0]
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	f022 020e 	bic.w	r2, r2, #14
 8004616:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004620:	2101      	movs	r1, #1
 8004622:	fa01 f202 	lsl.w	r2, r1, r2
 8004626:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	2201      	movs	r2, #1
 800462c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	2201      	movs	r2, #1
 8004632:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	2200      	movs	r2, #0
 800463a:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004642:	2b00      	cmp	r3, #0
 8004644:	d004      	beq.n	8004650 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800464a:	6878      	ldr	r0, [r7, #4]
 800464c:	4798      	blx	r3
    }
  }
  return;
 800464e:	bf00      	nop
 8004650:	bf00      	nop
}
 8004652:	3710      	adds	r7, #16
 8004654:	46bd      	mov	sp, r7
 8004656:	bd80      	pop	{r7, pc}
 8004658:	40020008 	.word	0x40020008
 800465c:	4002001c 	.word	0x4002001c
 8004660:	40020030 	.word	0x40020030
 8004664:	40020044 	.word	0x40020044
 8004668:	40020058 	.word	0x40020058
 800466c:	4002006c 	.word	0x4002006c
 8004670:	40020000 	.word	0x40020000

08004674 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004674:	b480      	push	{r7}
 8004676:	b085      	sub	sp, #20
 8004678:	af00      	add	r7, sp, #0
 800467a:	60f8      	str	r0, [r7, #12]
 800467c:	60b9      	str	r1, [r7, #8]
 800467e:	607a      	str	r2, [r7, #4]
 8004680:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800468a:	2101      	movs	r1, #1
 800468c:	fa01 f202 	lsl.w	r2, r1, r2
 8004690:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	683a      	ldr	r2, [r7, #0]
 8004698:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	685b      	ldr	r3, [r3, #4]
 800469e:	2b10      	cmp	r3, #16
 80046a0:	d108      	bne.n	80046b4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	687a      	ldr	r2, [r7, #4]
 80046a8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	68ba      	ldr	r2, [r7, #8]
 80046b0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80046b2:	e007      	b.n	80046c4 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	68ba      	ldr	r2, [r7, #8]
 80046ba:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	687a      	ldr	r2, [r7, #4]
 80046c2:	60da      	str	r2, [r3, #12]
}
 80046c4:	bf00      	nop
 80046c6:	3714      	adds	r7, #20
 80046c8:	46bd      	mov	sp, r7
 80046ca:	bc80      	pop	{r7}
 80046cc:	4770      	bx	lr
	...

080046d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80046d0:	b480      	push	{r7}
 80046d2:	b08b      	sub	sp, #44	; 0x2c
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	6078      	str	r0, [r7, #4]
 80046d8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80046da:	2300      	movs	r3, #0
 80046dc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80046de:	2300      	movs	r3, #0
 80046e0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80046e2:	e169      	b.n	80049b8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80046e4:	2201      	movs	r2, #1
 80046e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046e8:	fa02 f303 	lsl.w	r3, r2, r3
 80046ec:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80046ee:	683b      	ldr	r3, [r7, #0]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	69fa      	ldr	r2, [r7, #28]
 80046f4:	4013      	ands	r3, r2
 80046f6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80046f8:	69ba      	ldr	r2, [r7, #24]
 80046fa:	69fb      	ldr	r3, [r7, #28]
 80046fc:	429a      	cmp	r2, r3
 80046fe:	f040 8158 	bne.w	80049b2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8004702:	683b      	ldr	r3, [r7, #0]
 8004704:	685b      	ldr	r3, [r3, #4]
 8004706:	4a9a      	ldr	r2, [pc, #616]	; (8004970 <HAL_GPIO_Init+0x2a0>)
 8004708:	4293      	cmp	r3, r2
 800470a:	d05e      	beq.n	80047ca <HAL_GPIO_Init+0xfa>
 800470c:	4a98      	ldr	r2, [pc, #608]	; (8004970 <HAL_GPIO_Init+0x2a0>)
 800470e:	4293      	cmp	r3, r2
 8004710:	d875      	bhi.n	80047fe <HAL_GPIO_Init+0x12e>
 8004712:	4a98      	ldr	r2, [pc, #608]	; (8004974 <HAL_GPIO_Init+0x2a4>)
 8004714:	4293      	cmp	r3, r2
 8004716:	d058      	beq.n	80047ca <HAL_GPIO_Init+0xfa>
 8004718:	4a96      	ldr	r2, [pc, #600]	; (8004974 <HAL_GPIO_Init+0x2a4>)
 800471a:	4293      	cmp	r3, r2
 800471c:	d86f      	bhi.n	80047fe <HAL_GPIO_Init+0x12e>
 800471e:	4a96      	ldr	r2, [pc, #600]	; (8004978 <HAL_GPIO_Init+0x2a8>)
 8004720:	4293      	cmp	r3, r2
 8004722:	d052      	beq.n	80047ca <HAL_GPIO_Init+0xfa>
 8004724:	4a94      	ldr	r2, [pc, #592]	; (8004978 <HAL_GPIO_Init+0x2a8>)
 8004726:	4293      	cmp	r3, r2
 8004728:	d869      	bhi.n	80047fe <HAL_GPIO_Init+0x12e>
 800472a:	4a94      	ldr	r2, [pc, #592]	; (800497c <HAL_GPIO_Init+0x2ac>)
 800472c:	4293      	cmp	r3, r2
 800472e:	d04c      	beq.n	80047ca <HAL_GPIO_Init+0xfa>
 8004730:	4a92      	ldr	r2, [pc, #584]	; (800497c <HAL_GPIO_Init+0x2ac>)
 8004732:	4293      	cmp	r3, r2
 8004734:	d863      	bhi.n	80047fe <HAL_GPIO_Init+0x12e>
 8004736:	4a92      	ldr	r2, [pc, #584]	; (8004980 <HAL_GPIO_Init+0x2b0>)
 8004738:	4293      	cmp	r3, r2
 800473a:	d046      	beq.n	80047ca <HAL_GPIO_Init+0xfa>
 800473c:	4a90      	ldr	r2, [pc, #576]	; (8004980 <HAL_GPIO_Init+0x2b0>)
 800473e:	4293      	cmp	r3, r2
 8004740:	d85d      	bhi.n	80047fe <HAL_GPIO_Init+0x12e>
 8004742:	2b12      	cmp	r3, #18
 8004744:	d82a      	bhi.n	800479c <HAL_GPIO_Init+0xcc>
 8004746:	2b12      	cmp	r3, #18
 8004748:	d859      	bhi.n	80047fe <HAL_GPIO_Init+0x12e>
 800474a:	a201      	add	r2, pc, #4	; (adr r2, 8004750 <HAL_GPIO_Init+0x80>)
 800474c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004750:	080047cb 	.word	0x080047cb
 8004754:	080047a5 	.word	0x080047a5
 8004758:	080047b7 	.word	0x080047b7
 800475c:	080047f9 	.word	0x080047f9
 8004760:	080047ff 	.word	0x080047ff
 8004764:	080047ff 	.word	0x080047ff
 8004768:	080047ff 	.word	0x080047ff
 800476c:	080047ff 	.word	0x080047ff
 8004770:	080047ff 	.word	0x080047ff
 8004774:	080047ff 	.word	0x080047ff
 8004778:	080047ff 	.word	0x080047ff
 800477c:	080047ff 	.word	0x080047ff
 8004780:	080047ff 	.word	0x080047ff
 8004784:	080047ff 	.word	0x080047ff
 8004788:	080047ff 	.word	0x080047ff
 800478c:	080047ff 	.word	0x080047ff
 8004790:	080047ff 	.word	0x080047ff
 8004794:	080047ad 	.word	0x080047ad
 8004798:	080047c1 	.word	0x080047c1
 800479c:	4a79      	ldr	r2, [pc, #484]	; (8004984 <HAL_GPIO_Init+0x2b4>)
 800479e:	4293      	cmp	r3, r2
 80047a0:	d013      	beq.n	80047ca <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80047a2:	e02c      	b.n	80047fe <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80047a4:	683b      	ldr	r3, [r7, #0]
 80047a6:	68db      	ldr	r3, [r3, #12]
 80047a8:	623b      	str	r3, [r7, #32]
          break;
 80047aa:	e029      	b.n	8004800 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80047ac:	683b      	ldr	r3, [r7, #0]
 80047ae:	68db      	ldr	r3, [r3, #12]
 80047b0:	3304      	adds	r3, #4
 80047b2:	623b      	str	r3, [r7, #32]
          break;
 80047b4:	e024      	b.n	8004800 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80047b6:	683b      	ldr	r3, [r7, #0]
 80047b8:	68db      	ldr	r3, [r3, #12]
 80047ba:	3308      	adds	r3, #8
 80047bc:	623b      	str	r3, [r7, #32]
          break;
 80047be:	e01f      	b.n	8004800 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80047c0:	683b      	ldr	r3, [r7, #0]
 80047c2:	68db      	ldr	r3, [r3, #12]
 80047c4:	330c      	adds	r3, #12
 80047c6:	623b      	str	r3, [r7, #32]
          break;
 80047c8:	e01a      	b.n	8004800 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80047ca:	683b      	ldr	r3, [r7, #0]
 80047cc:	689b      	ldr	r3, [r3, #8]
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d102      	bne.n	80047d8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80047d2:	2304      	movs	r3, #4
 80047d4:	623b      	str	r3, [r7, #32]
          break;
 80047d6:	e013      	b.n	8004800 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80047d8:	683b      	ldr	r3, [r7, #0]
 80047da:	689b      	ldr	r3, [r3, #8]
 80047dc:	2b01      	cmp	r3, #1
 80047de:	d105      	bne.n	80047ec <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80047e0:	2308      	movs	r3, #8
 80047e2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	69fa      	ldr	r2, [r7, #28]
 80047e8:	611a      	str	r2, [r3, #16]
          break;
 80047ea:	e009      	b.n	8004800 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80047ec:	2308      	movs	r3, #8
 80047ee:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	69fa      	ldr	r2, [r7, #28]
 80047f4:	615a      	str	r2, [r3, #20]
          break;
 80047f6:	e003      	b.n	8004800 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80047f8:	2300      	movs	r3, #0
 80047fa:	623b      	str	r3, [r7, #32]
          break;
 80047fc:	e000      	b.n	8004800 <HAL_GPIO_Init+0x130>
          break;
 80047fe:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8004800:	69bb      	ldr	r3, [r7, #24]
 8004802:	2bff      	cmp	r3, #255	; 0xff
 8004804:	d801      	bhi.n	800480a <HAL_GPIO_Init+0x13a>
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	e001      	b.n	800480e <HAL_GPIO_Init+0x13e>
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	3304      	adds	r3, #4
 800480e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8004810:	69bb      	ldr	r3, [r7, #24]
 8004812:	2bff      	cmp	r3, #255	; 0xff
 8004814:	d802      	bhi.n	800481c <HAL_GPIO_Init+0x14c>
 8004816:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004818:	009b      	lsls	r3, r3, #2
 800481a:	e002      	b.n	8004822 <HAL_GPIO_Init+0x152>
 800481c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800481e:	3b08      	subs	r3, #8
 8004820:	009b      	lsls	r3, r3, #2
 8004822:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8004824:	697b      	ldr	r3, [r7, #20]
 8004826:	681a      	ldr	r2, [r3, #0]
 8004828:	210f      	movs	r1, #15
 800482a:	693b      	ldr	r3, [r7, #16]
 800482c:	fa01 f303 	lsl.w	r3, r1, r3
 8004830:	43db      	mvns	r3, r3
 8004832:	401a      	ands	r2, r3
 8004834:	6a39      	ldr	r1, [r7, #32]
 8004836:	693b      	ldr	r3, [r7, #16]
 8004838:	fa01 f303 	lsl.w	r3, r1, r3
 800483c:	431a      	orrs	r2, r3
 800483e:	697b      	ldr	r3, [r7, #20]
 8004840:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004842:	683b      	ldr	r3, [r7, #0]
 8004844:	685b      	ldr	r3, [r3, #4]
 8004846:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800484a:	2b00      	cmp	r3, #0
 800484c:	f000 80b1 	beq.w	80049b2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8004850:	4b4d      	ldr	r3, [pc, #308]	; (8004988 <HAL_GPIO_Init+0x2b8>)
 8004852:	699b      	ldr	r3, [r3, #24]
 8004854:	4a4c      	ldr	r2, [pc, #304]	; (8004988 <HAL_GPIO_Init+0x2b8>)
 8004856:	f043 0301 	orr.w	r3, r3, #1
 800485a:	6193      	str	r3, [r2, #24]
 800485c:	4b4a      	ldr	r3, [pc, #296]	; (8004988 <HAL_GPIO_Init+0x2b8>)
 800485e:	699b      	ldr	r3, [r3, #24]
 8004860:	f003 0301 	and.w	r3, r3, #1
 8004864:	60bb      	str	r3, [r7, #8]
 8004866:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8004868:	4a48      	ldr	r2, [pc, #288]	; (800498c <HAL_GPIO_Init+0x2bc>)
 800486a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800486c:	089b      	lsrs	r3, r3, #2
 800486e:	3302      	adds	r3, #2
 8004870:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004874:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8004876:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004878:	f003 0303 	and.w	r3, r3, #3
 800487c:	009b      	lsls	r3, r3, #2
 800487e:	220f      	movs	r2, #15
 8004880:	fa02 f303 	lsl.w	r3, r2, r3
 8004884:	43db      	mvns	r3, r3
 8004886:	68fa      	ldr	r2, [r7, #12]
 8004888:	4013      	ands	r3, r2
 800488a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	4a40      	ldr	r2, [pc, #256]	; (8004990 <HAL_GPIO_Init+0x2c0>)
 8004890:	4293      	cmp	r3, r2
 8004892:	d013      	beq.n	80048bc <HAL_GPIO_Init+0x1ec>
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	4a3f      	ldr	r2, [pc, #252]	; (8004994 <HAL_GPIO_Init+0x2c4>)
 8004898:	4293      	cmp	r3, r2
 800489a:	d00d      	beq.n	80048b8 <HAL_GPIO_Init+0x1e8>
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	4a3e      	ldr	r2, [pc, #248]	; (8004998 <HAL_GPIO_Init+0x2c8>)
 80048a0:	4293      	cmp	r3, r2
 80048a2:	d007      	beq.n	80048b4 <HAL_GPIO_Init+0x1e4>
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	4a3d      	ldr	r2, [pc, #244]	; (800499c <HAL_GPIO_Init+0x2cc>)
 80048a8:	4293      	cmp	r3, r2
 80048aa:	d101      	bne.n	80048b0 <HAL_GPIO_Init+0x1e0>
 80048ac:	2303      	movs	r3, #3
 80048ae:	e006      	b.n	80048be <HAL_GPIO_Init+0x1ee>
 80048b0:	2304      	movs	r3, #4
 80048b2:	e004      	b.n	80048be <HAL_GPIO_Init+0x1ee>
 80048b4:	2302      	movs	r3, #2
 80048b6:	e002      	b.n	80048be <HAL_GPIO_Init+0x1ee>
 80048b8:	2301      	movs	r3, #1
 80048ba:	e000      	b.n	80048be <HAL_GPIO_Init+0x1ee>
 80048bc:	2300      	movs	r3, #0
 80048be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80048c0:	f002 0203 	and.w	r2, r2, #3
 80048c4:	0092      	lsls	r2, r2, #2
 80048c6:	4093      	lsls	r3, r2
 80048c8:	68fa      	ldr	r2, [r7, #12]
 80048ca:	4313      	orrs	r3, r2
 80048cc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80048ce:	492f      	ldr	r1, [pc, #188]	; (800498c <HAL_GPIO_Init+0x2bc>)
 80048d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048d2:	089b      	lsrs	r3, r3, #2
 80048d4:	3302      	adds	r3, #2
 80048d6:	68fa      	ldr	r2, [r7, #12]
 80048d8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80048dc:	683b      	ldr	r3, [r7, #0]
 80048de:	685b      	ldr	r3, [r3, #4]
 80048e0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d006      	beq.n	80048f6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80048e8:	4b2d      	ldr	r3, [pc, #180]	; (80049a0 <HAL_GPIO_Init+0x2d0>)
 80048ea:	681a      	ldr	r2, [r3, #0]
 80048ec:	492c      	ldr	r1, [pc, #176]	; (80049a0 <HAL_GPIO_Init+0x2d0>)
 80048ee:	69bb      	ldr	r3, [r7, #24]
 80048f0:	4313      	orrs	r3, r2
 80048f2:	600b      	str	r3, [r1, #0]
 80048f4:	e006      	b.n	8004904 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80048f6:	4b2a      	ldr	r3, [pc, #168]	; (80049a0 <HAL_GPIO_Init+0x2d0>)
 80048f8:	681a      	ldr	r2, [r3, #0]
 80048fa:	69bb      	ldr	r3, [r7, #24]
 80048fc:	43db      	mvns	r3, r3
 80048fe:	4928      	ldr	r1, [pc, #160]	; (80049a0 <HAL_GPIO_Init+0x2d0>)
 8004900:	4013      	ands	r3, r2
 8004902:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004904:	683b      	ldr	r3, [r7, #0]
 8004906:	685b      	ldr	r3, [r3, #4]
 8004908:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800490c:	2b00      	cmp	r3, #0
 800490e:	d006      	beq.n	800491e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8004910:	4b23      	ldr	r3, [pc, #140]	; (80049a0 <HAL_GPIO_Init+0x2d0>)
 8004912:	685a      	ldr	r2, [r3, #4]
 8004914:	4922      	ldr	r1, [pc, #136]	; (80049a0 <HAL_GPIO_Init+0x2d0>)
 8004916:	69bb      	ldr	r3, [r7, #24]
 8004918:	4313      	orrs	r3, r2
 800491a:	604b      	str	r3, [r1, #4]
 800491c:	e006      	b.n	800492c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800491e:	4b20      	ldr	r3, [pc, #128]	; (80049a0 <HAL_GPIO_Init+0x2d0>)
 8004920:	685a      	ldr	r2, [r3, #4]
 8004922:	69bb      	ldr	r3, [r7, #24]
 8004924:	43db      	mvns	r3, r3
 8004926:	491e      	ldr	r1, [pc, #120]	; (80049a0 <HAL_GPIO_Init+0x2d0>)
 8004928:	4013      	ands	r3, r2
 800492a:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800492c:	683b      	ldr	r3, [r7, #0]
 800492e:	685b      	ldr	r3, [r3, #4]
 8004930:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004934:	2b00      	cmp	r3, #0
 8004936:	d006      	beq.n	8004946 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8004938:	4b19      	ldr	r3, [pc, #100]	; (80049a0 <HAL_GPIO_Init+0x2d0>)
 800493a:	689a      	ldr	r2, [r3, #8]
 800493c:	4918      	ldr	r1, [pc, #96]	; (80049a0 <HAL_GPIO_Init+0x2d0>)
 800493e:	69bb      	ldr	r3, [r7, #24]
 8004940:	4313      	orrs	r3, r2
 8004942:	608b      	str	r3, [r1, #8]
 8004944:	e006      	b.n	8004954 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8004946:	4b16      	ldr	r3, [pc, #88]	; (80049a0 <HAL_GPIO_Init+0x2d0>)
 8004948:	689a      	ldr	r2, [r3, #8]
 800494a:	69bb      	ldr	r3, [r7, #24]
 800494c:	43db      	mvns	r3, r3
 800494e:	4914      	ldr	r1, [pc, #80]	; (80049a0 <HAL_GPIO_Init+0x2d0>)
 8004950:	4013      	ands	r3, r2
 8004952:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004954:	683b      	ldr	r3, [r7, #0]
 8004956:	685b      	ldr	r3, [r3, #4]
 8004958:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800495c:	2b00      	cmp	r3, #0
 800495e:	d021      	beq.n	80049a4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8004960:	4b0f      	ldr	r3, [pc, #60]	; (80049a0 <HAL_GPIO_Init+0x2d0>)
 8004962:	68da      	ldr	r2, [r3, #12]
 8004964:	490e      	ldr	r1, [pc, #56]	; (80049a0 <HAL_GPIO_Init+0x2d0>)
 8004966:	69bb      	ldr	r3, [r7, #24]
 8004968:	4313      	orrs	r3, r2
 800496a:	60cb      	str	r3, [r1, #12]
 800496c:	e021      	b.n	80049b2 <HAL_GPIO_Init+0x2e2>
 800496e:	bf00      	nop
 8004970:	10320000 	.word	0x10320000
 8004974:	10310000 	.word	0x10310000
 8004978:	10220000 	.word	0x10220000
 800497c:	10210000 	.word	0x10210000
 8004980:	10120000 	.word	0x10120000
 8004984:	10110000 	.word	0x10110000
 8004988:	40021000 	.word	0x40021000
 800498c:	40010000 	.word	0x40010000
 8004990:	40010800 	.word	0x40010800
 8004994:	40010c00 	.word	0x40010c00
 8004998:	40011000 	.word	0x40011000
 800499c:	40011400 	.word	0x40011400
 80049a0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80049a4:	4b0b      	ldr	r3, [pc, #44]	; (80049d4 <HAL_GPIO_Init+0x304>)
 80049a6:	68da      	ldr	r2, [r3, #12]
 80049a8:	69bb      	ldr	r3, [r7, #24]
 80049aa:	43db      	mvns	r3, r3
 80049ac:	4909      	ldr	r1, [pc, #36]	; (80049d4 <HAL_GPIO_Init+0x304>)
 80049ae:	4013      	ands	r3, r2
 80049b0:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80049b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049b4:	3301      	adds	r3, #1
 80049b6:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80049b8:	683b      	ldr	r3, [r7, #0]
 80049ba:	681a      	ldr	r2, [r3, #0]
 80049bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049be:	fa22 f303 	lsr.w	r3, r2, r3
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	f47f ae8e 	bne.w	80046e4 <HAL_GPIO_Init+0x14>
  }
}
 80049c8:	bf00      	nop
 80049ca:	bf00      	nop
 80049cc:	372c      	adds	r7, #44	; 0x2c
 80049ce:	46bd      	mov	sp, r7
 80049d0:	bc80      	pop	{r7}
 80049d2:	4770      	bx	lr
 80049d4:	40010400 	.word	0x40010400

080049d8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80049d8:	b480      	push	{r7}
 80049da:	b085      	sub	sp, #20
 80049dc:	af00      	add	r7, sp, #0
 80049de:	6078      	str	r0, [r7, #4]
 80049e0:	460b      	mov	r3, r1
 80049e2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	689a      	ldr	r2, [r3, #8]
 80049e8:	887b      	ldrh	r3, [r7, #2]
 80049ea:	4013      	ands	r3, r2
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d002      	beq.n	80049f6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80049f0:	2301      	movs	r3, #1
 80049f2:	73fb      	strb	r3, [r7, #15]
 80049f4:	e001      	b.n	80049fa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80049f6:	2300      	movs	r3, #0
 80049f8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80049fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80049fc:	4618      	mov	r0, r3
 80049fe:	3714      	adds	r7, #20
 8004a00:	46bd      	mov	sp, r7
 8004a02:	bc80      	pop	{r7}
 8004a04:	4770      	bx	lr

08004a06 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004a06:	b480      	push	{r7}
 8004a08:	b083      	sub	sp, #12
 8004a0a:	af00      	add	r7, sp, #0
 8004a0c:	6078      	str	r0, [r7, #4]
 8004a0e:	460b      	mov	r3, r1
 8004a10:	807b      	strh	r3, [r7, #2]
 8004a12:	4613      	mov	r3, r2
 8004a14:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004a16:	787b      	ldrb	r3, [r7, #1]
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d003      	beq.n	8004a24 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004a1c:	887a      	ldrh	r2, [r7, #2]
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8004a22:	e003      	b.n	8004a2c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8004a24:	887b      	ldrh	r3, [r7, #2]
 8004a26:	041a      	lsls	r2, r3, #16
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	611a      	str	r2, [r3, #16]
}
 8004a2c:	bf00      	nop
 8004a2e:	370c      	adds	r7, #12
 8004a30:	46bd      	mov	sp, r7
 8004a32:	bc80      	pop	{r7}
 8004a34:	4770      	bx	lr
	...

08004a38 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004a38:	b580      	push	{r7, lr}
 8004a3a:	b082      	sub	sp, #8
 8004a3c:	af00      	add	r7, sp, #0
 8004a3e:	4603      	mov	r3, r0
 8004a40:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004a42:	4b08      	ldr	r3, [pc, #32]	; (8004a64 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004a44:	695a      	ldr	r2, [r3, #20]
 8004a46:	88fb      	ldrh	r3, [r7, #6]
 8004a48:	4013      	ands	r3, r2
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d006      	beq.n	8004a5c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004a4e:	4a05      	ldr	r2, [pc, #20]	; (8004a64 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004a50:	88fb      	ldrh	r3, [r7, #6]
 8004a52:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004a54:	88fb      	ldrh	r3, [r7, #6]
 8004a56:	4618      	mov	r0, r3
 8004a58:	f000 f806 	bl	8004a68 <HAL_GPIO_EXTI_Callback>
  }
}
 8004a5c:	bf00      	nop
 8004a5e:	3708      	adds	r7, #8
 8004a60:	46bd      	mov	sp, r7
 8004a62:	bd80      	pop	{r7, pc}
 8004a64:	40010400 	.word	0x40010400

08004a68 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8004a68:	b480      	push	{r7}
 8004a6a:	b083      	sub	sp, #12
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	4603      	mov	r3, r0
 8004a70:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8004a72:	bf00      	nop
 8004a74:	370c      	adds	r7, #12
 8004a76:	46bd      	mov	sp, r7
 8004a78:	bc80      	pop	{r7}
 8004a7a:	4770      	bx	lr

08004a7c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004a7c:	b580      	push	{r7, lr}
 8004a7e:	b084      	sub	sp, #16
 8004a80:	af00      	add	r7, sp, #0
 8004a82:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d101      	bne.n	8004a8e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004a8a:	2301      	movs	r3, #1
 8004a8c:	e12b      	b.n	8004ce6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a94:	b2db      	uxtb	r3, r3
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d106      	bne.n	8004aa8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	2200      	movs	r2, #0
 8004a9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004aa2:	6878      	ldr	r0, [r7, #4]
 8004aa4:	f7fc fe68 	bl	8001778 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	2224      	movs	r2, #36	; 0x24
 8004aac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	681a      	ldr	r2, [r3, #0]
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	f022 0201 	bic.w	r2, r2, #1
 8004abe:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	681a      	ldr	r2, [r3, #0]
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004ace:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	681a      	ldr	r2, [r3, #0]
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004ade:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004ae0:	f001 fbb2 	bl	8006248 <HAL_RCC_GetPCLK1Freq>
 8004ae4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	685b      	ldr	r3, [r3, #4]
 8004aea:	4a81      	ldr	r2, [pc, #516]	; (8004cf0 <HAL_I2C_Init+0x274>)
 8004aec:	4293      	cmp	r3, r2
 8004aee:	d807      	bhi.n	8004b00 <HAL_I2C_Init+0x84>
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	4a80      	ldr	r2, [pc, #512]	; (8004cf4 <HAL_I2C_Init+0x278>)
 8004af4:	4293      	cmp	r3, r2
 8004af6:	bf94      	ite	ls
 8004af8:	2301      	movls	r3, #1
 8004afa:	2300      	movhi	r3, #0
 8004afc:	b2db      	uxtb	r3, r3
 8004afe:	e006      	b.n	8004b0e <HAL_I2C_Init+0x92>
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	4a7d      	ldr	r2, [pc, #500]	; (8004cf8 <HAL_I2C_Init+0x27c>)
 8004b04:	4293      	cmp	r3, r2
 8004b06:	bf94      	ite	ls
 8004b08:	2301      	movls	r3, #1
 8004b0a:	2300      	movhi	r3, #0
 8004b0c:	b2db      	uxtb	r3, r3
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d001      	beq.n	8004b16 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004b12:	2301      	movs	r3, #1
 8004b14:	e0e7      	b.n	8004ce6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	4a78      	ldr	r2, [pc, #480]	; (8004cfc <HAL_I2C_Init+0x280>)
 8004b1a:	fba2 2303 	umull	r2, r3, r2, r3
 8004b1e:	0c9b      	lsrs	r3, r3, #18
 8004b20:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	685b      	ldr	r3, [r3, #4]
 8004b28:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	68ba      	ldr	r2, [r7, #8]
 8004b32:	430a      	orrs	r2, r1
 8004b34:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	6a1b      	ldr	r3, [r3, #32]
 8004b3c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	685b      	ldr	r3, [r3, #4]
 8004b44:	4a6a      	ldr	r2, [pc, #424]	; (8004cf0 <HAL_I2C_Init+0x274>)
 8004b46:	4293      	cmp	r3, r2
 8004b48:	d802      	bhi.n	8004b50 <HAL_I2C_Init+0xd4>
 8004b4a:	68bb      	ldr	r3, [r7, #8]
 8004b4c:	3301      	adds	r3, #1
 8004b4e:	e009      	b.n	8004b64 <HAL_I2C_Init+0xe8>
 8004b50:	68bb      	ldr	r3, [r7, #8]
 8004b52:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004b56:	fb02 f303 	mul.w	r3, r2, r3
 8004b5a:	4a69      	ldr	r2, [pc, #420]	; (8004d00 <HAL_I2C_Init+0x284>)
 8004b5c:	fba2 2303 	umull	r2, r3, r2, r3
 8004b60:	099b      	lsrs	r3, r3, #6
 8004b62:	3301      	adds	r3, #1
 8004b64:	687a      	ldr	r2, [r7, #4]
 8004b66:	6812      	ldr	r2, [r2, #0]
 8004b68:	430b      	orrs	r3, r1
 8004b6a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	69db      	ldr	r3, [r3, #28]
 8004b72:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004b76:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	685b      	ldr	r3, [r3, #4]
 8004b7e:	495c      	ldr	r1, [pc, #368]	; (8004cf0 <HAL_I2C_Init+0x274>)
 8004b80:	428b      	cmp	r3, r1
 8004b82:	d819      	bhi.n	8004bb8 <HAL_I2C_Init+0x13c>
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	1e59      	subs	r1, r3, #1
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	685b      	ldr	r3, [r3, #4]
 8004b8c:	005b      	lsls	r3, r3, #1
 8004b8e:	fbb1 f3f3 	udiv	r3, r1, r3
 8004b92:	1c59      	adds	r1, r3, #1
 8004b94:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004b98:	400b      	ands	r3, r1
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d00a      	beq.n	8004bb4 <HAL_I2C_Init+0x138>
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	1e59      	subs	r1, r3, #1
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	685b      	ldr	r3, [r3, #4]
 8004ba6:	005b      	lsls	r3, r3, #1
 8004ba8:	fbb1 f3f3 	udiv	r3, r1, r3
 8004bac:	3301      	adds	r3, #1
 8004bae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004bb2:	e051      	b.n	8004c58 <HAL_I2C_Init+0x1dc>
 8004bb4:	2304      	movs	r3, #4
 8004bb6:	e04f      	b.n	8004c58 <HAL_I2C_Init+0x1dc>
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	689b      	ldr	r3, [r3, #8]
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d111      	bne.n	8004be4 <HAL_I2C_Init+0x168>
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	1e58      	subs	r0, r3, #1
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	6859      	ldr	r1, [r3, #4]
 8004bc8:	460b      	mov	r3, r1
 8004bca:	005b      	lsls	r3, r3, #1
 8004bcc:	440b      	add	r3, r1
 8004bce:	fbb0 f3f3 	udiv	r3, r0, r3
 8004bd2:	3301      	adds	r3, #1
 8004bd4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	bf0c      	ite	eq
 8004bdc:	2301      	moveq	r3, #1
 8004bde:	2300      	movne	r3, #0
 8004be0:	b2db      	uxtb	r3, r3
 8004be2:	e012      	b.n	8004c0a <HAL_I2C_Init+0x18e>
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	1e58      	subs	r0, r3, #1
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	6859      	ldr	r1, [r3, #4]
 8004bec:	460b      	mov	r3, r1
 8004bee:	009b      	lsls	r3, r3, #2
 8004bf0:	440b      	add	r3, r1
 8004bf2:	0099      	lsls	r1, r3, #2
 8004bf4:	440b      	add	r3, r1
 8004bf6:	fbb0 f3f3 	udiv	r3, r0, r3
 8004bfa:	3301      	adds	r3, #1
 8004bfc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	bf0c      	ite	eq
 8004c04:	2301      	moveq	r3, #1
 8004c06:	2300      	movne	r3, #0
 8004c08:	b2db      	uxtb	r3, r3
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d001      	beq.n	8004c12 <HAL_I2C_Init+0x196>
 8004c0e:	2301      	movs	r3, #1
 8004c10:	e022      	b.n	8004c58 <HAL_I2C_Init+0x1dc>
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	689b      	ldr	r3, [r3, #8]
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d10e      	bne.n	8004c38 <HAL_I2C_Init+0x1bc>
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	1e58      	subs	r0, r3, #1
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	6859      	ldr	r1, [r3, #4]
 8004c22:	460b      	mov	r3, r1
 8004c24:	005b      	lsls	r3, r3, #1
 8004c26:	440b      	add	r3, r1
 8004c28:	fbb0 f3f3 	udiv	r3, r0, r3
 8004c2c:	3301      	adds	r3, #1
 8004c2e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c32:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004c36:	e00f      	b.n	8004c58 <HAL_I2C_Init+0x1dc>
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	1e58      	subs	r0, r3, #1
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	6859      	ldr	r1, [r3, #4]
 8004c40:	460b      	mov	r3, r1
 8004c42:	009b      	lsls	r3, r3, #2
 8004c44:	440b      	add	r3, r1
 8004c46:	0099      	lsls	r1, r3, #2
 8004c48:	440b      	add	r3, r1
 8004c4a:	fbb0 f3f3 	udiv	r3, r0, r3
 8004c4e:	3301      	adds	r3, #1
 8004c50:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c54:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004c58:	6879      	ldr	r1, [r7, #4]
 8004c5a:	6809      	ldr	r1, [r1, #0]
 8004c5c:	4313      	orrs	r3, r2
 8004c5e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	69da      	ldr	r2, [r3, #28]
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	6a1b      	ldr	r3, [r3, #32]
 8004c72:	431a      	orrs	r2, r3
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	430a      	orrs	r2, r1
 8004c7a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	689b      	ldr	r3, [r3, #8]
 8004c82:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004c86:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004c8a:	687a      	ldr	r2, [r7, #4]
 8004c8c:	6911      	ldr	r1, [r2, #16]
 8004c8e:	687a      	ldr	r2, [r7, #4]
 8004c90:	68d2      	ldr	r2, [r2, #12]
 8004c92:	4311      	orrs	r1, r2
 8004c94:	687a      	ldr	r2, [r7, #4]
 8004c96:	6812      	ldr	r2, [r2, #0]
 8004c98:	430b      	orrs	r3, r1
 8004c9a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	68db      	ldr	r3, [r3, #12]
 8004ca2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	695a      	ldr	r2, [r3, #20]
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	699b      	ldr	r3, [r3, #24]
 8004cae:	431a      	orrs	r2, r3
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	430a      	orrs	r2, r1
 8004cb6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	681a      	ldr	r2, [r3, #0]
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	f042 0201 	orr.w	r2, r2, #1
 8004cc6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	2200      	movs	r2, #0
 8004ccc:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	2220      	movs	r2, #32
 8004cd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	2200      	movs	r2, #0
 8004cda:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	2200      	movs	r2, #0
 8004ce0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004ce4:	2300      	movs	r3, #0
}
 8004ce6:	4618      	mov	r0, r3
 8004ce8:	3710      	adds	r7, #16
 8004cea:	46bd      	mov	sp, r7
 8004cec:	bd80      	pop	{r7, pc}
 8004cee:	bf00      	nop
 8004cf0:	000186a0 	.word	0x000186a0
 8004cf4:	001e847f 	.word	0x001e847f
 8004cf8:	003d08ff 	.word	0x003d08ff
 8004cfc:	431bde83 	.word	0x431bde83
 8004d00:	10624dd3 	.word	0x10624dd3

08004d04 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d04:	b580      	push	{r7, lr}
 8004d06:	b088      	sub	sp, #32
 8004d08:	af02      	add	r7, sp, #8
 8004d0a:	60f8      	str	r0, [r7, #12]
 8004d0c:	607a      	str	r2, [r7, #4]
 8004d0e:	461a      	mov	r2, r3
 8004d10:	460b      	mov	r3, r1
 8004d12:	817b      	strh	r3, [r7, #10]
 8004d14:	4613      	mov	r3, r2
 8004d16:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004d18:	f7fe fc62 	bl	80035e0 <HAL_GetTick>
 8004d1c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d24:	b2db      	uxtb	r3, r3
 8004d26:	2b20      	cmp	r3, #32
 8004d28:	f040 80e0 	bne.w	8004eec <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004d2c:	697b      	ldr	r3, [r7, #20]
 8004d2e:	9300      	str	r3, [sp, #0]
 8004d30:	2319      	movs	r3, #25
 8004d32:	2201      	movs	r2, #1
 8004d34:	4970      	ldr	r1, [pc, #448]	; (8004ef8 <HAL_I2C_Master_Transmit+0x1f4>)
 8004d36:	68f8      	ldr	r0, [r7, #12]
 8004d38:	f000 fc9e 	bl	8005678 <I2C_WaitOnFlagUntilTimeout>
 8004d3c:	4603      	mov	r3, r0
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d001      	beq.n	8004d46 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004d42:	2302      	movs	r3, #2
 8004d44:	e0d3      	b.n	8004eee <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004d4c:	2b01      	cmp	r3, #1
 8004d4e:	d101      	bne.n	8004d54 <HAL_I2C_Master_Transmit+0x50>
 8004d50:	2302      	movs	r3, #2
 8004d52:	e0cc      	b.n	8004eee <HAL_I2C_Master_Transmit+0x1ea>
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	2201      	movs	r2, #1
 8004d58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	f003 0301 	and.w	r3, r3, #1
 8004d66:	2b01      	cmp	r3, #1
 8004d68:	d007      	beq.n	8004d7a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	681a      	ldr	r2, [r3, #0]
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	f042 0201 	orr.w	r2, r2, #1
 8004d78:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	681a      	ldr	r2, [r3, #0]
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004d88:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	2221      	movs	r2, #33	; 0x21
 8004d8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	2210      	movs	r2, #16
 8004d96:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	2200      	movs	r2, #0
 8004d9e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	687a      	ldr	r2, [r7, #4]
 8004da4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	893a      	ldrh	r2, [r7, #8]
 8004daa:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004db0:	b29a      	uxth	r2, r3
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	4a50      	ldr	r2, [pc, #320]	; (8004efc <HAL_I2C_Master_Transmit+0x1f8>)
 8004dba:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004dbc:	8979      	ldrh	r1, [r7, #10]
 8004dbe:	697b      	ldr	r3, [r7, #20]
 8004dc0:	6a3a      	ldr	r2, [r7, #32]
 8004dc2:	68f8      	ldr	r0, [r7, #12]
 8004dc4:	f000 fb08 	bl	80053d8 <I2C_MasterRequestWrite>
 8004dc8:	4603      	mov	r3, r0
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d001      	beq.n	8004dd2 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004dce:	2301      	movs	r3, #1
 8004dd0:	e08d      	b.n	8004eee <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004dd2:	2300      	movs	r3, #0
 8004dd4:	613b      	str	r3, [r7, #16]
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	695b      	ldr	r3, [r3, #20]
 8004ddc:	613b      	str	r3, [r7, #16]
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	699b      	ldr	r3, [r3, #24]
 8004de4:	613b      	str	r3, [r7, #16]
 8004de6:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004de8:	e066      	b.n	8004eb8 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004dea:	697a      	ldr	r2, [r7, #20]
 8004dec:	6a39      	ldr	r1, [r7, #32]
 8004dee:	68f8      	ldr	r0, [r7, #12]
 8004df0:	f000 fd18 	bl	8005824 <I2C_WaitOnTXEFlagUntilTimeout>
 8004df4:	4603      	mov	r3, r0
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d00d      	beq.n	8004e16 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dfe:	2b04      	cmp	r3, #4
 8004e00:	d107      	bne.n	8004e12 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	681a      	ldr	r2, [r3, #0]
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004e10:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004e12:	2301      	movs	r3, #1
 8004e14:	e06b      	b.n	8004eee <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e1a:	781a      	ldrb	r2, [r3, #0]
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e26:	1c5a      	adds	r2, r3, #1
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e30:	b29b      	uxth	r3, r3
 8004e32:	3b01      	subs	r3, #1
 8004e34:	b29a      	uxth	r2, r3
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e3e:	3b01      	subs	r3, #1
 8004e40:	b29a      	uxth	r2, r3
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	695b      	ldr	r3, [r3, #20]
 8004e4c:	f003 0304 	and.w	r3, r3, #4
 8004e50:	2b04      	cmp	r3, #4
 8004e52:	d11b      	bne.n	8004e8c <HAL_I2C_Master_Transmit+0x188>
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d017      	beq.n	8004e8c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e60:	781a      	ldrb	r2, [r3, #0]
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e6c:	1c5a      	adds	r2, r3, #1
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e76:	b29b      	uxth	r3, r3
 8004e78:	3b01      	subs	r3, #1
 8004e7a:	b29a      	uxth	r2, r3
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e84:	3b01      	subs	r3, #1
 8004e86:	b29a      	uxth	r2, r3
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004e8c:	697a      	ldr	r2, [r7, #20]
 8004e8e:	6a39      	ldr	r1, [r7, #32]
 8004e90:	68f8      	ldr	r0, [r7, #12]
 8004e92:	f000 fd08 	bl	80058a6 <I2C_WaitOnBTFFlagUntilTimeout>
 8004e96:	4603      	mov	r3, r0
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d00d      	beq.n	8004eb8 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ea0:	2b04      	cmp	r3, #4
 8004ea2:	d107      	bne.n	8004eb4 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	681a      	ldr	r2, [r3, #0]
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004eb2:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004eb4:	2301      	movs	r3, #1
 8004eb6:	e01a      	b.n	8004eee <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d194      	bne.n	8004dea <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	681a      	ldr	r2, [r3, #0]
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004ece:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	2220      	movs	r2, #32
 8004ed4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	2200      	movs	r2, #0
 8004edc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	2200      	movs	r2, #0
 8004ee4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004ee8:	2300      	movs	r3, #0
 8004eea:	e000      	b.n	8004eee <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004eec:	2302      	movs	r3, #2
  }
}
 8004eee:	4618      	mov	r0, r3
 8004ef0:	3718      	adds	r7, #24
 8004ef2:	46bd      	mov	sp, r7
 8004ef4:	bd80      	pop	{r7, pc}
 8004ef6:	bf00      	nop
 8004ef8:	00100002 	.word	0x00100002
 8004efc:	ffff0000 	.word	0xffff0000

08004f00 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004f00:	b580      	push	{r7, lr}
 8004f02:	b08c      	sub	sp, #48	; 0x30
 8004f04:	af02      	add	r7, sp, #8
 8004f06:	60f8      	str	r0, [r7, #12]
 8004f08:	607a      	str	r2, [r7, #4]
 8004f0a:	461a      	mov	r2, r3
 8004f0c:	460b      	mov	r3, r1
 8004f0e:	817b      	strh	r3, [r7, #10]
 8004f10:	4613      	mov	r3, r2
 8004f12:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8004f14:	2300      	movs	r3, #0
 8004f16:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004f18:	f7fe fb62 	bl	80035e0 <HAL_GetTick>
 8004f1c:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f24:	b2db      	uxtb	r3, r3
 8004f26:	2b20      	cmp	r3, #32
 8004f28:	f040 823f 	bne.w	80053aa <HAL_I2C_Master_Receive+0x4aa>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004f2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f2e:	9300      	str	r3, [sp, #0]
 8004f30:	2319      	movs	r3, #25
 8004f32:	2201      	movs	r2, #1
 8004f34:	497f      	ldr	r1, [pc, #508]	; (8005134 <HAL_I2C_Master_Receive+0x234>)
 8004f36:	68f8      	ldr	r0, [r7, #12]
 8004f38:	f000 fb9e 	bl	8005678 <I2C_WaitOnFlagUntilTimeout>
 8004f3c:	4603      	mov	r3, r0
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d001      	beq.n	8004f46 <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 8004f42:	2302      	movs	r3, #2
 8004f44:	e232      	b.n	80053ac <HAL_I2C_Master_Receive+0x4ac>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004f4c:	2b01      	cmp	r3, #1
 8004f4e:	d101      	bne.n	8004f54 <HAL_I2C_Master_Receive+0x54>
 8004f50:	2302      	movs	r3, #2
 8004f52:	e22b      	b.n	80053ac <HAL_I2C_Master_Receive+0x4ac>
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	2201      	movs	r2, #1
 8004f58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	f003 0301 	and.w	r3, r3, #1
 8004f66:	2b01      	cmp	r3, #1
 8004f68:	d007      	beq.n	8004f7a <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	681a      	ldr	r2, [r3, #0]
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	f042 0201 	orr.w	r2, r2, #1
 8004f78:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	681a      	ldr	r2, [r3, #0]
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004f88:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	2222      	movs	r2, #34	; 0x22
 8004f8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	2210      	movs	r2, #16
 8004f96:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	2200      	movs	r2, #0
 8004f9e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	687a      	ldr	r2, [r7, #4]
 8004fa4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	893a      	ldrh	r2, [r7, #8]
 8004faa:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004fb0:	b29a      	uxth	r2, r3
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	4a5f      	ldr	r2, [pc, #380]	; (8005138 <HAL_I2C_Master_Receive+0x238>)
 8004fba:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004fbc:	8979      	ldrh	r1, [r7, #10]
 8004fbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fc0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004fc2:	68f8      	ldr	r0, [r7, #12]
 8004fc4:	f000 fa8a 	bl	80054dc <I2C_MasterRequestRead>
 8004fc8:	4603      	mov	r3, r0
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d001      	beq.n	8004fd2 <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 8004fce:	2301      	movs	r3, #1
 8004fd0:	e1ec      	b.n	80053ac <HAL_I2C_Master_Receive+0x4ac>
    }

    if (hi2c->XferSize == 0U)
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d113      	bne.n	8005002 <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004fda:	2300      	movs	r3, #0
 8004fdc:	61fb      	str	r3, [r7, #28]
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	695b      	ldr	r3, [r3, #20]
 8004fe4:	61fb      	str	r3, [r7, #28]
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	699b      	ldr	r3, [r3, #24]
 8004fec:	61fb      	str	r3, [r7, #28]
 8004fee:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	681a      	ldr	r2, [r3, #0]
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004ffe:	601a      	str	r2, [r3, #0]
 8005000:	e1c0      	b.n	8005384 <HAL_I2C_Master_Receive+0x484>
    }
    else if (hi2c->XferSize == 1U)
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005006:	2b01      	cmp	r3, #1
 8005008:	d11e      	bne.n	8005048 <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	681a      	ldr	r2, [r3, #0]
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005018:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800501a:	b672      	cpsid	i
}
 800501c:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800501e:	2300      	movs	r3, #0
 8005020:	61bb      	str	r3, [r7, #24]
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	695b      	ldr	r3, [r3, #20]
 8005028:	61bb      	str	r3, [r7, #24]
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	699b      	ldr	r3, [r3, #24]
 8005030:	61bb      	str	r3, [r7, #24]
 8005032:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	681a      	ldr	r2, [r3, #0]
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005042:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8005044:	b662      	cpsie	i
}
 8005046:	e035      	b.n	80050b4 <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800504c:	2b02      	cmp	r3, #2
 800504e:	d11e      	bne.n	800508e <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	681a      	ldr	r2, [r3, #0]
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800505e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8005060:	b672      	cpsid	i
}
 8005062:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005064:	2300      	movs	r3, #0
 8005066:	617b      	str	r3, [r7, #20]
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	695b      	ldr	r3, [r3, #20]
 800506e:	617b      	str	r3, [r7, #20]
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	699b      	ldr	r3, [r3, #24]
 8005076:	617b      	str	r3, [r7, #20]
 8005078:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	681a      	ldr	r2, [r3, #0]
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005088:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800508a:	b662      	cpsie	i
}
 800508c:	e012      	b.n	80050b4 <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	681a      	ldr	r2, [r3, #0]
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800509c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800509e:	2300      	movs	r3, #0
 80050a0:	613b      	str	r3, [r7, #16]
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	695b      	ldr	r3, [r3, #20]
 80050a8:	613b      	str	r3, [r7, #16]
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	699b      	ldr	r3, [r3, #24]
 80050b0:	613b      	str	r3, [r7, #16]
 80050b2:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 80050b4:	e166      	b.n	8005384 <HAL_I2C_Master_Receive+0x484>
    {
      if (hi2c->XferSize <= 3U)
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80050ba:	2b03      	cmp	r3, #3
 80050bc:	f200 811f 	bhi.w	80052fe <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80050c4:	2b01      	cmp	r3, #1
 80050c6:	d123      	bne.n	8005110 <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80050c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80050ca:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80050cc:	68f8      	ldr	r0, [r7, #12]
 80050ce:	f000 fc2b 	bl	8005928 <I2C_WaitOnRXNEFlagUntilTimeout>
 80050d2:	4603      	mov	r3, r0
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d001      	beq.n	80050dc <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 80050d8:	2301      	movs	r3, #1
 80050da:	e167      	b.n	80053ac <HAL_I2C_Master_Receive+0x4ac>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	691a      	ldr	r2, [r3, #16]
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050e6:	b2d2      	uxtb	r2, r2
 80050e8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050ee:	1c5a      	adds	r2, r3, #1
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80050f8:	3b01      	subs	r3, #1
 80050fa:	b29a      	uxth	r2, r3
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005104:	b29b      	uxth	r3, r3
 8005106:	3b01      	subs	r3, #1
 8005108:	b29a      	uxth	r2, r3
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	855a      	strh	r2, [r3, #42]	; 0x2a
 800510e:	e139      	b.n	8005384 <HAL_I2C_Master_Receive+0x484>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005114:	2b02      	cmp	r3, #2
 8005116:	d152      	bne.n	80051be <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005118:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800511a:	9300      	str	r3, [sp, #0]
 800511c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800511e:	2200      	movs	r2, #0
 8005120:	4906      	ldr	r1, [pc, #24]	; (800513c <HAL_I2C_Master_Receive+0x23c>)
 8005122:	68f8      	ldr	r0, [r7, #12]
 8005124:	f000 faa8 	bl	8005678 <I2C_WaitOnFlagUntilTimeout>
 8005128:	4603      	mov	r3, r0
 800512a:	2b00      	cmp	r3, #0
 800512c:	d008      	beq.n	8005140 <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 800512e:	2301      	movs	r3, #1
 8005130:	e13c      	b.n	80053ac <HAL_I2C_Master_Receive+0x4ac>
 8005132:	bf00      	nop
 8005134:	00100002 	.word	0x00100002
 8005138:	ffff0000 	.word	0xffff0000
 800513c:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8005140:	b672      	cpsid	i
}
 8005142:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	681a      	ldr	r2, [r3, #0]
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005152:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	691a      	ldr	r2, [r3, #16]
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800515e:	b2d2      	uxtb	r2, r2
 8005160:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005166:	1c5a      	adds	r2, r3, #1
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005170:	3b01      	subs	r3, #1
 8005172:	b29a      	uxth	r2, r3
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800517c:	b29b      	uxth	r3, r3
 800517e:	3b01      	subs	r3, #1
 8005180:	b29a      	uxth	r2, r3
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8005186:	b662      	cpsie	i
}
 8005188:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	691a      	ldr	r2, [r3, #16]
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005194:	b2d2      	uxtb	r2, r2
 8005196:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800519c:	1c5a      	adds	r2, r3, #1
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80051a6:	3b01      	subs	r3, #1
 80051a8:	b29a      	uxth	r2, r3
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051b2:	b29b      	uxth	r3, r3
 80051b4:	3b01      	subs	r3, #1
 80051b6:	b29a      	uxth	r2, r3
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	855a      	strh	r2, [r3, #42]	; 0x2a
 80051bc:	e0e2      	b.n	8005384 <HAL_I2C_Master_Receive+0x484>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80051be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051c0:	9300      	str	r3, [sp, #0]
 80051c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051c4:	2200      	movs	r2, #0
 80051c6:	497b      	ldr	r1, [pc, #492]	; (80053b4 <HAL_I2C_Master_Receive+0x4b4>)
 80051c8:	68f8      	ldr	r0, [r7, #12]
 80051ca:	f000 fa55 	bl	8005678 <I2C_WaitOnFlagUntilTimeout>
 80051ce:	4603      	mov	r3, r0
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d001      	beq.n	80051d8 <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 80051d4:	2301      	movs	r3, #1
 80051d6:	e0e9      	b.n	80053ac <HAL_I2C_Master_Receive+0x4ac>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	681a      	ldr	r2, [r3, #0]
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80051e6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80051e8:	b672      	cpsid	i
}
 80051ea:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	691a      	ldr	r2, [r3, #16]
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051f6:	b2d2      	uxtb	r2, r2
 80051f8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051fe:	1c5a      	adds	r2, r3, #1
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005208:	3b01      	subs	r3, #1
 800520a:	b29a      	uxth	r2, r3
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005214:	b29b      	uxth	r3, r3
 8005216:	3b01      	subs	r3, #1
 8005218:	b29a      	uxth	r2, r3
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800521e:	4b66      	ldr	r3, [pc, #408]	; (80053b8 <HAL_I2C_Master_Receive+0x4b8>)
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	08db      	lsrs	r3, r3, #3
 8005224:	4a65      	ldr	r2, [pc, #404]	; (80053bc <HAL_I2C_Master_Receive+0x4bc>)
 8005226:	fba2 2303 	umull	r2, r3, r2, r3
 800522a:	0a1a      	lsrs	r2, r3, #8
 800522c:	4613      	mov	r3, r2
 800522e:	009b      	lsls	r3, r3, #2
 8005230:	4413      	add	r3, r2
 8005232:	00da      	lsls	r2, r3, #3
 8005234:	1ad3      	subs	r3, r2, r3
 8005236:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8005238:	6a3b      	ldr	r3, [r7, #32]
 800523a:	3b01      	subs	r3, #1
 800523c:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 800523e:	6a3b      	ldr	r3, [r7, #32]
 8005240:	2b00      	cmp	r3, #0
 8005242:	d118      	bne.n	8005276 <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	2200      	movs	r2, #0
 8005248:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	2220      	movs	r2, #32
 800524e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	2200      	movs	r2, #0
 8005256:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800525e:	f043 0220 	orr.w	r2, r3, #32
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8005266:	b662      	cpsie	i
}
 8005268:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	2200      	movs	r2, #0
 800526e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 8005272:	2301      	movs	r3, #1
 8005274:	e09a      	b.n	80053ac <HAL_I2C_Master_Receive+0x4ac>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	695b      	ldr	r3, [r3, #20]
 800527c:	f003 0304 	and.w	r3, r3, #4
 8005280:	2b04      	cmp	r3, #4
 8005282:	d1d9      	bne.n	8005238 <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	681a      	ldr	r2, [r3, #0]
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005292:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	691a      	ldr	r2, [r3, #16]
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800529e:	b2d2      	uxtb	r2, r2
 80052a0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052a6:	1c5a      	adds	r2, r3, #1
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052b0:	3b01      	subs	r3, #1
 80052b2:	b29a      	uxth	r2, r3
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052bc:	b29b      	uxth	r3, r3
 80052be:	3b01      	subs	r3, #1
 80052c0:	b29a      	uxth	r2, r3
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80052c6:	b662      	cpsie	i
}
 80052c8:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	691a      	ldr	r2, [r3, #16]
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052d4:	b2d2      	uxtb	r2, r2
 80052d6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052dc:	1c5a      	adds	r2, r3, #1
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052e6:	3b01      	subs	r3, #1
 80052e8:	b29a      	uxth	r2, r3
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052f2:	b29b      	uxth	r3, r3
 80052f4:	3b01      	subs	r3, #1
 80052f6:	b29a      	uxth	r2, r3
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	855a      	strh	r2, [r3, #42]	; 0x2a
 80052fc:	e042      	b.n	8005384 <HAL_I2C_Master_Receive+0x484>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80052fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005300:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005302:	68f8      	ldr	r0, [r7, #12]
 8005304:	f000 fb10 	bl	8005928 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005308:	4603      	mov	r3, r0
 800530a:	2b00      	cmp	r3, #0
 800530c:	d001      	beq.n	8005312 <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 800530e:	2301      	movs	r3, #1
 8005310:	e04c      	b.n	80053ac <HAL_I2C_Master_Receive+0x4ac>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	691a      	ldr	r2, [r3, #16]
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800531c:	b2d2      	uxtb	r2, r2
 800531e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005324:	1c5a      	adds	r2, r3, #1
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800532e:	3b01      	subs	r3, #1
 8005330:	b29a      	uxth	r2, r3
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800533a:	b29b      	uxth	r3, r3
 800533c:	3b01      	subs	r3, #1
 800533e:	b29a      	uxth	r2, r3
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	695b      	ldr	r3, [r3, #20]
 800534a:	f003 0304 	and.w	r3, r3, #4
 800534e:	2b04      	cmp	r3, #4
 8005350:	d118      	bne.n	8005384 <HAL_I2C_Master_Receive+0x484>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	691a      	ldr	r2, [r3, #16]
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800535c:	b2d2      	uxtb	r2, r2
 800535e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005364:	1c5a      	adds	r2, r3, #1
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800536e:	3b01      	subs	r3, #1
 8005370:	b29a      	uxth	r2, r3
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800537a:	b29b      	uxth	r3, r3
 800537c:	3b01      	subs	r3, #1
 800537e:	b29a      	uxth	r2, r3
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005388:	2b00      	cmp	r3, #0
 800538a:	f47f ae94 	bne.w	80050b6 <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	2220      	movs	r2, #32
 8005392:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	2200      	movs	r2, #0
 800539a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	2200      	movs	r2, #0
 80053a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80053a6:	2300      	movs	r3, #0
 80053a8:	e000      	b.n	80053ac <HAL_I2C_Master_Receive+0x4ac>
  }
  else
  {
    return HAL_BUSY;
 80053aa:	2302      	movs	r3, #2
  }
}
 80053ac:	4618      	mov	r0, r3
 80053ae:	3728      	adds	r7, #40	; 0x28
 80053b0:	46bd      	mov	sp, r7
 80053b2:	bd80      	pop	{r7, pc}
 80053b4:	00010004 	.word	0x00010004
 80053b8:	2000000c 	.word	0x2000000c
 80053bc:	14f8b589 	.word	0x14f8b589

080053c0 <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c)
{
 80053c0:	b480      	push	{r7}
 80053c2:	b083      	sub	sp, #12
 80053c4:	af00      	add	r7, sp, #0
 80053c6:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 80053cc:	4618      	mov	r0, r3
 80053ce:	370c      	adds	r7, #12
 80053d0:	46bd      	mov	sp, r7
 80053d2:	bc80      	pop	{r7}
 80053d4:	4770      	bx	lr
	...

080053d8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80053d8:	b580      	push	{r7, lr}
 80053da:	b088      	sub	sp, #32
 80053dc:	af02      	add	r7, sp, #8
 80053de:	60f8      	str	r0, [r7, #12]
 80053e0:	607a      	str	r2, [r7, #4]
 80053e2:	603b      	str	r3, [r7, #0]
 80053e4:	460b      	mov	r3, r1
 80053e6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053ec:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80053ee:	697b      	ldr	r3, [r7, #20]
 80053f0:	2b08      	cmp	r3, #8
 80053f2:	d006      	beq.n	8005402 <I2C_MasterRequestWrite+0x2a>
 80053f4:	697b      	ldr	r3, [r7, #20]
 80053f6:	2b01      	cmp	r3, #1
 80053f8:	d003      	beq.n	8005402 <I2C_MasterRequestWrite+0x2a>
 80053fa:	697b      	ldr	r3, [r7, #20]
 80053fc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005400:	d108      	bne.n	8005414 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	681a      	ldr	r2, [r3, #0]
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005410:	601a      	str	r2, [r3, #0]
 8005412:	e00b      	b.n	800542c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005418:	2b12      	cmp	r3, #18
 800541a:	d107      	bne.n	800542c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	681a      	ldr	r2, [r3, #0]
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800542a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800542c:	683b      	ldr	r3, [r7, #0]
 800542e:	9300      	str	r3, [sp, #0]
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	2200      	movs	r2, #0
 8005434:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005438:	68f8      	ldr	r0, [r7, #12]
 800543a:	f000 f91d 	bl	8005678 <I2C_WaitOnFlagUntilTimeout>
 800543e:	4603      	mov	r3, r0
 8005440:	2b00      	cmp	r3, #0
 8005442:	d00d      	beq.n	8005460 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800544e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005452:	d103      	bne.n	800545c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	f44f 7200 	mov.w	r2, #512	; 0x200
 800545a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800545c:	2303      	movs	r3, #3
 800545e:	e035      	b.n	80054cc <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	691b      	ldr	r3, [r3, #16]
 8005464:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005468:	d108      	bne.n	800547c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800546a:	897b      	ldrh	r3, [r7, #10]
 800546c:	b2db      	uxtb	r3, r3
 800546e:	461a      	mov	r2, r3
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005478:	611a      	str	r2, [r3, #16]
 800547a:	e01b      	b.n	80054b4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800547c:	897b      	ldrh	r3, [r7, #10]
 800547e:	11db      	asrs	r3, r3, #7
 8005480:	b2db      	uxtb	r3, r3
 8005482:	f003 0306 	and.w	r3, r3, #6
 8005486:	b2db      	uxtb	r3, r3
 8005488:	f063 030f 	orn	r3, r3, #15
 800548c:	b2da      	uxtb	r2, r3
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005494:	683b      	ldr	r3, [r7, #0]
 8005496:	687a      	ldr	r2, [r7, #4]
 8005498:	490e      	ldr	r1, [pc, #56]	; (80054d4 <I2C_MasterRequestWrite+0xfc>)
 800549a:	68f8      	ldr	r0, [r7, #12]
 800549c:	f000 f943 	bl	8005726 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80054a0:	4603      	mov	r3, r0
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d001      	beq.n	80054aa <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80054a6:	2301      	movs	r3, #1
 80054a8:	e010      	b.n	80054cc <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80054aa:	897b      	ldrh	r3, [r7, #10]
 80054ac:	b2da      	uxtb	r2, r3
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80054b4:	683b      	ldr	r3, [r7, #0]
 80054b6:	687a      	ldr	r2, [r7, #4]
 80054b8:	4907      	ldr	r1, [pc, #28]	; (80054d8 <I2C_MasterRequestWrite+0x100>)
 80054ba:	68f8      	ldr	r0, [r7, #12]
 80054bc:	f000 f933 	bl	8005726 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80054c0:	4603      	mov	r3, r0
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d001      	beq.n	80054ca <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80054c6:	2301      	movs	r3, #1
 80054c8:	e000      	b.n	80054cc <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80054ca:	2300      	movs	r3, #0
}
 80054cc:	4618      	mov	r0, r3
 80054ce:	3718      	adds	r7, #24
 80054d0:	46bd      	mov	sp, r7
 80054d2:	bd80      	pop	{r7, pc}
 80054d4:	00010008 	.word	0x00010008
 80054d8:	00010002 	.word	0x00010002

080054dc <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80054dc:	b580      	push	{r7, lr}
 80054de:	b088      	sub	sp, #32
 80054e0:	af02      	add	r7, sp, #8
 80054e2:	60f8      	str	r0, [r7, #12]
 80054e4:	607a      	str	r2, [r7, #4]
 80054e6:	603b      	str	r3, [r7, #0]
 80054e8:	460b      	mov	r3, r1
 80054ea:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054f0:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	681a      	ldr	r2, [r3, #0]
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005500:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005502:	697b      	ldr	r3, [r7, #20]
 8005504:	2b08      	cmp	r3, #8
 8005506:	d006      	beq.n	8005516 <I2C_MasterRequestRead+0x3a>
 8005508:	697b      	ldr	r3, [r7, #20]
 800550a:	2b01      	cmp	r3, #1
 800550c:	d003      	beq.n	8005516 <I2C_MasterRequestRead+0x3a>
 800550e:	697b      	ldr	r3, [r7, #20]
 8005510:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005514:	d108      	bne.n	8005528 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	681a      	ldr	r2, [r3, #0]
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005524:	601a      	str	r2, [r3, #0]
 8005526:	e00b      	b.n	8005540 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800552c:	2b11      	cmp	r3, #17
 800552e:	d107      	bne.n	8005540 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	681a      	ldr	r2, [r3, #0]
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800553e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005540:	683b      	ldr	r3, [r7, #0]
 8005542:	9300      	str	r3, [sp, #0]
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	2200      	movs	r2, #0
 8005548:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800554c:	68f8      	ldr	r0, [r7, #12]
 800554e:	f000 f893 	bl	8005678 <I2C_WaitOnFlagUntilTimeout>
 8005552:	4603      	mov	r3, r0
 8005554:	2b00      	cmp	r3, #0
 8005556:	d00d      	beq.n	8005574 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005562:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005566:	d103      	bne.n	8005570 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800556e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005570:	2303      	movs	r3, #3
 8005572:	e079      	b.n	8005668 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	691b      	ldr	r3, [r3, #16]
 8005578:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800557c:	d108      	bne.n	8005590 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800557e:	897b      	ldrh	r3, [r7, #10]
 8005580:	b2db      	uxtb	r3, r3
 8005582:	f043 0301 	orr.w	r3, r3, #1
 8005586:	b2da      	uxtb	r2, r3
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	611a      	str	r2, [r3, #16]
 800558e:	e05f      	b.n	8005650 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005590:	897b      	ldrh	r3, [r7, #10]
 8005592:	11db      	asrs	r3, r3, #7
 8005594:	b2db      	uxtb	r3, r3
 8005596:	f003 0306 	and.w	r3, r3, #6
 800559a:	b2db      	uxtb	r3, r3
 800559c:	f063 030f 	orn	r3, r3, #15
 80055a0:	b2da      	uxtb	r2, r3
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80055a8:	683b      	ldr	r3, [r7, #0]
 80055aa:	687a      	ldr	r2, [r7, #4]
 80055ac:	4930      	ldr	r1, [pc, #192]	; (8005670 <I2C_MasterRequestRead+0x194>)
 80055ae:	68f8      	ldr	r0, [r7, #12]
 80055b0:	f000 f8b9 	bl	8005726 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80055b4:	4603      	mov	r3, r0
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d001      	beq.n	80055be <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80055ba:	2301      	movs	r3, #1
 80055bc:	e054      	b.n	8005668 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80055be:	897b      	ldrh	r3, [r7, #10]
 80055c0:	b2da      	uxtb	r2, r3
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80055c8:	683b      	ldr	r3, [r7, #0]
 80055ca:	687a      	ldr	r2, [r7, #4]
 80055cc:	4929      	ldr	r1, [pc, #164]	; (8005674 <I2C_MasterRequestRead+0x198>)
 80055ce:	68f8      	ldr	r0, [r7, #12]
 80055d0:	f000 f8a9 	bl	8005726 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80055d4:	4603      	mov	r3, r0
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d001      	beq.n	80055de <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80055da:	2301      	movs	r3, #1
 80055dc:	e044      	b.n	8005668 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80055de:	2300      	movs	r3, #0
 80055e0:	613b      	str	r3, [r7, #16]
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	695b      	ldr	r3, [r3, #20]
 80055e8:	613b      	str	r3, [r7, #16]
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	699b      	ldr	r3, [r3, #24]
 80055f0:	613b      	str	r3, [r7, #16]
 80055f2:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	681a      	ldr	r2, [r3, #0]
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005602:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005604:	683b      	ldr	r3, [r7, #0]
 8005606:	9300      	str	r3, [sp, #0]
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	2200      	movs	r2, #0
 800560c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005610:	68f8      	ldr	r0, [r7, #12]
 8005612:	f000 f831 	bl	8005678 <I2C_WaitOnFlagUntilTimeout>
 8005616:	4603      	mov	r3, r0
 8005618:	2b00      	cmp	r3, #0
 800561a:	d00d      	beq.n	8005638 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005626:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800562a:	d103      	bne.n	8005634 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005632:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8005634:	2303      	movs	r3, #3
 8005636:	e017      	b.n	8005668 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8005638:	897b      	ldrh	r3, [r7, #10]
 800563a:	11db      	asrs	r3, r3, #7
 800563c:	b2db      	uxtb	r3, r3
 800563e:	f003 0306 	and.w	r3, r3, #6
 8005642:	b2db      	uxtb	r3, r3
 8005644:	f063 030e 	orn	r3, r3, #14
 8005648:	b2da      	uxtb	r2, r3
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005650:	683b      	ldr	r3, [r7, #0]
 8005652:	687a      	ldr	r2, [r7, #4]
 8005654:	4907      	ldr	r1, [pc, #28]	; (8005674 <I2C_MasterRequestRead+0x198>)
 8005656:	68f8      	ldr	r0, [r7, #12]
 8005658:	f000 f865 	bl	8005726 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800565c:	4603      	mov	r3, r0
 800565e:	2b00      	cmp	r3, #0
 8005660:	d001      	beq.n	8005666 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8005662:	2301      	movs	r3, #1
 8005664:	e000      	b.n	8005668 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8005666:	2300      	movs	r3, #0
}
 8005668:	4618      	mov	r0, r3
 800566a:	3718      	adds	r7, #24
 800566c:	46bd      	mov	sp, r7
 800566e:	bd80      	pop	{r7, pc}
 8005670:	00010008 	.word	0x00010008
 8005674:	00010002 	.word	0x00010002

08005678 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005678:	b580      	push	{r7, lr}
 800567a:	b084      	sub	sp, #16
 800567c:	af00      	add	r7, sp, #0
 800567e:	60f8      	str	r0, [r7, #12]
 8005680:	60b9      	str	r1, [r7, #8]
 8005682:	603b      	str	r3, [r7, #0]
 8005684:	4613      	mov	r3, r2
 8005686:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005688:	e025      	b.n	80056d6 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800568a:	683b      	ldr	r3, [r7, #0]
 800568c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005690:	d021      	beq.n	80056d6 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005692:	f7fd ffa5 	bl	80035e0 <HAL_GetTick>
 8005696:	4602      	mov	r2, r0
 8005698:	69bb      	ldr	r3, [r7, #24]
 800569a:	1ad3      	subs	r3, r2, r3
 800569c:	683a      	ldr	r2, [r7, #0]
 800569e:	429a      	cmp	r2, r3
 80056a0:	d302      	bcc.n	80056a8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80056a2:	683b      	ldr	r3, [r7, #0]
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d116      	bne.n	80056d6 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	2200      	movs	r2, #0
 80056ac:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	2220      	movs	r2, #32
 80056b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	2200      	movs	r2, #0
 80056ba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056c2:	f043 0220 	orr.w	r2, r3, #32
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	2200      	movs	r2, #0
 80056ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80056d2:	2301      	movs	r3, #1
 80056d4:	e023      	b.n	800571e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80056d6:	68bb      	ldr	r3, [r7, #8]
 80056d8:	0c1b      	lsrs	r3, r3, #16
 80056da:	b2db      	uxtb	r3, r3
 80056dc:	2b01      	cmp	r3, #1
 80056de:	d10d      	bne.n	80056fc <I2C_WaitOnFlagUntilTimeout+0x84>
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	695b      	ldr	r3, [r3, #20]
 80056e6:	43da      	mvns	r2, r3
 80056e8:	68bb      	ldr	r3, [r7, #8]
 80056ea:	4013      	ands	r3, r2
 80056ec:	b29b      	uxth	r3, r3
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	bf0c      	ite	eq
 80056f2:	2301      	moveq	r3, #1
 80056f4:	2300      	movne	r3, #0
 80056f6:	b2db      	uxtb	r3, r3
 80056f8:	461a      	mov	r2, r3
 80056fa:	e00c      	b.n	8005716 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	699b      	ldr	r3, [r3, #24]
 8005702:	43da      	mvns	r2, r3
 8005704:	68bb      	ldr	r3, [r7, #8]
 8005706:	4013      	ands	r3, r2
 8005708:	b29b      	uxth	r3, r3
 800570a:	2b00      	cmp	r3, #0
 800570c:	bf0c      	ite	eq
 800570e:	2301      	moveq	r3, #1
 8005710:	2300      	movne	r3, #0
 8005712:	b2db      	uxtb	r3, r3
 8005714:	461a      	mov	r2, r3
 8005716:	79fb      	ldrb	r3, [r7, #7]
 8005718:	429a      	cmp	r2, r3
 800571a:	d0b6      	beq.n	800568a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800571c:	2300      	movs	r3, #0
}
 800571e:	4618      	mov	r0, r3
 8005720:	3710      	adds	r7, #16
 8005722:	46bd      	mov	sp, r7
 8005724:	bd80      	pop	{r7, pc}

08005726 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005726:	b580      	push	{r7, lr}
 8005728:	b084      	sub	sp, #16
 800572a:	af00      	add	r7, sp, #0
 800572c:	60f8      	str	r0, [r7, #12]
 800572e:	60b9      	str	r1, [r7, #8]
 8005730:	607a      	str	r2, [r7, #4]
 8005732:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005734:	e051      	b.n	80057da <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	695b      	ldr	r3, [r3, #20]
 800573c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005740:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005744:	d123      	bne.n	800578e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	681a      	ldr	r2, [r3, #0]
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005754:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800575e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	2200      	movs	r2, #0
 8005764:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	2220      	movs	r2, #32
 800576a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	2200      	movs	r2, #0
 8005772:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800577a:	f043 0204 	orr.w	r2, r3, #4
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	2200      	movs	r2, #0
 8005786:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800578a:	2301      	movs	r3, #1
 800578c:	e046      	b.n	800581c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005794:	d021      	beq.n	80057da <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005796:	f7fd ff23 	bl	80035e0 <HAL_GetTick>
 800579a:	4602      	mov	r2, r0
 800579c:	683b      	ldr	r3, [r7, #0]
 800579e:	1ad3      	subs	r3, r2, r3
 80057a0:	687a      	ldr	r2, [r7, #4]
 80057a2:	429a      	cmp	r2, r3
 80057a4:	d302      	bcc.n	80057ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d116      	bne.n	80057da <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	2200      	movs	r2, #0
 80057b0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	2220      	movs	r2, #32
 80057b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	2200      	movs	r2, #0
 80057be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057c6:	f043 0220 	orr.w	r2, r3, #32
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	2200      	movs	r2, #0
 80057d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80057d6:	2301      	movs	r3, #1
 80057d8:	e020      	b.n	800581c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80057da:	68bb      	ldr	r3, [r7, #8]
 80057dc:	0c1b      	lsrs	r3, r3, #16
 80057de:	b2db      	uxtb	r3, r3
 80057e0:	2b01      	cmp	r3, #1
 80057e2:	d10c      	bne.n	80057fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	695b      	ldr	r3, [r3, #20]
 80057ea:	43da      	mvns	r2, r3
 80057ec:	68bb      	ldr	r3, [r7, #8]
 80057ee:	4013      	ands	r3, r2
 80057f0:	b29b      	uxth	r3, r3
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	bf14      	ite	ne
 80057f6:	2301      	movne	r3, #1
 80057f8:	2300      	moveq	r3, #0
 80057fa:	b2db      	uxtb	r3, r3
 80057fc:	e00b      	b.n	8005816 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	699b      	ldr	r3, [r3, #24]
 8005804:	43da      	mvns	r2, r3
 8005806:	68bb      	ldr	r3, [r7, #8]
 8005808:	4013      	ands	r3, r2
 800580a:	b29b      	uxth	r3, r3
 800580c:	2b00      	cmp	r3, #0
 800580e:	bf14      	ite	ne
 8005810:	2301      	movne	r3, #1
 8005812:	2300      	moveq	r3, #0
 8005814:	b2db      	uxtb	r3, r3
 8005816:	2b00      	cmp	r3, #0
 8005818:	d18d      	bne.n	8005736 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800581a:	2300      	movs	r3, #0
}
 800581c:	4618      	mov	r0, r3
 800581e:	3710      	adds	r7, #16
 8005820:	46bd      	mov	sp, r7
 8005822:	bd80      	pop	{r7, pc}

08005824 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005824:	b580      	push	{r7, lr}
 8005826:	b084      	sub	sp, #16
 8005828:	af00      	add	r7, sp, #0
 800582a:	60f8      	str	r0, [r7, #12]
 800582c:	60b9      	str	r1, [r7, #8]
 800582e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005830:	e02d      	b.n	800588e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005832:	68f8      	ldr	r0, [r7, #12]
 8005834:	f000 f8ce 	bl	80059d4 <I2C_IsAcknowledgeFailed>
 8005838:	4603      	mov	r3, r0
 800583a:	2b00      	cmp	r3, #0
 800583c:	d001      	beq.n	8005842 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800583e:	2301      	movs	r3, #1
 8005840:	e02d      	b.n	800589e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005842:	68bb      	ldr	r3, [r7, #8]
 8005844:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005848:	d021      	beq.n	800588e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800584a:	f7fd fec9 	bl	80035e0 <HAL_GetTick>
 800584e:	4602      	mov	r2, r0
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	1ad3      	subs	r3, r2, r3
 8005854:	68ba      	ldr	r2, [r7, #8]
 8005856:	429a      	cmp	r2, r3
 8005858:	d302      	bcc.n	8005860 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800585a:	68bb      	ldr	r3, [r7, #8]
 800585c:	2b00      	cmp	r3, #0
 800585e:	d116      	bne.n	800588e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	2200      	movs	r2, #0
 8005864:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	2220      	movs	r2, #32
 800586a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	2200      	movs	r2, #0
 8005872:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800587a:	f043 0220 	orr.w	r2, r3, #32
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	2200      	movs	r2, #0
 8005886:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800588a:	2301      	movs	r3, #1
 800588c:	e007      	b.n	800589e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	695b      	ldr	r3, [r3, #20]
 8005894:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005898:	2b80      	cmp	r3, #128	; 0x80
 800589a:	d1ca      	bne.n	8005832 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800589c:	2300      	movs	r3, #0
}
 800589e:	4618      	mov	r0, r3
 80058a0:	3710      	adds	r7, #16
 80058a2:	46bd      	mov	sp, r7
 80058a4:	bd80      	pop	{r7, pc}

080058a6 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80058a6:	b580      	push	{r7, lr}
 80058a8:	b084      	sub	sp, #16
 80058aa:	af00      	add	r7, sp, #0
 80058ac:	60f8      	str	r0, [r7, #12]
 80058ae:	60b9      	str	r1, [r7, #8]
 80058b0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80058b2:	e02d      	b.n	8005910 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80058b4:	68f8      	ldr	r0, [r7, #12]
 80058b6:	f000 f88d 	bl	80059d4 <I2C_IsAcknowledgeFailed>
 80058ba:	4603      	mov	r3, r0
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d001      	beq.n	80058c4 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80058c0:	2301      	movs	r3, #1
 80058c2:	e02d      	b.n	8005920 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80058c4:	68bb      	ldr	r3, [r7, #8]
 80058c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058ca:	d021      	beq.n	8005910 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80058cc:	f7fd fe88 	bl	80035e0 <HAL_GetTick>
 80058d0:	4602      	mov	r2, r0
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	1ad3      	subs	r3, r2, r3
 80058d6:	68ba      	ldr	r2, [r7, #8]
 80058d8:	429a      	cmp	r2, r3
 80058da:	d302      	bcc.n	80058e2 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80058dc:	68bb      	ldr	r3, [r7, #8]
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d116      	bne.n	8005910 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	2200      	movs	r2, #0
 80058e6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	2220      	movs	r2, #32
 80058ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	2200      	movs	r2, #0
 80058f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058fc:	f043 0220 	orr.w	r2, r3, #32
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	2200      	movs	r2, #0
 8005908:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800590c:	2301      	movs	r3, #1
 800590e:	e007      	b.n	8005920 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	695b      	ldr	r3, [r3, #20]
 8005916:	f003 0304 	and.w	r3, r3, #4
 800591a:	2b04      	cmp	r3, #4
 800591c:	d1ca      	bne.n	80058b4 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800591e:	2300      	movs	r3, #0
}
 8005920:	4618      	mov	r0, r3
 8005922:	3710      	adds	r7, #16
 8005924:	46bd      	mov	sp, r7
 8005926:	bd80      	pop	{r7, pc}

08005928 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005928:	b580      	push	{r7, lr}
 800592a:	b084      	sub	sp, #16
 800592c:	af00      	add	r7, sp, #0
 800592e:	60f8      	str	r0, [r7, #12]
 8005930:	60b9      	str	r1, [r7, #8]
 8005932:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005934:	e042      	b.n	80059bc <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	695b      	ldr	r3, [r3, #20]
 800593c:	f003 0310 	and.w	r3, r3, #16
 8005940:	2b10      	cmp	r3, #16
 8005942:	d119      	bne.n	8005978 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	f06f 0210 	mvn.w	r2, #16
 800594c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	2200      	movs	r2, #0
 8005952:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	2220      	movs	r2, #32
 8005958:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	2200      	movs	r2, #0
 8005960:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	2200      	movs	r2, #0
 8005970:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005974:	2301      	movs	r3, #1
 8005976:	e029      	b.n	80059cc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005978:	f7fd fe32 	bl	80035e0 <HAL_GetTick>
 800597c:	4602      	mov	r2, r0
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	1ad3      	subs	r3, r2, r3
 8005982:	68ba      	ldr	r2, [r7, #8]
 8005984:	429a      	cmp	r2, r3
 8005986:	d302      	bcc.n	800598e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005988:	68bb      	ldr	r3, [r7, #8]
 800598a:	2b00      	cmp	r3, #0
 800598c:	d116      	bne.n	80059bc <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	2200      	movs	r2, #0
 8005992:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	2220      	movs	r2, #32
 8005998:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	2200      	movs	r2, #0
 80059a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059a8:	f043 0220 	orr.w	r2, r3, #32
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	2200      	movs	r2, #0
 80059b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80059b8:	2301      	movs	r3, #1
 80059ba:	e007      	b.n	80059cc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	695b      	ldr	r3, [r3, #20]
 80059c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80059c6:	2b40      	cmp	r3, #64	; 0x40
 80059c8:	d1b5      	bne.n	8005936 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80059ca:	2300      	movs	r3, #0
}
 80059cc:	4618      	mov	r0, r3
 80059ce:	3710      	adds	r7, #16
 80059d0:	46bd      	mov	sp, r7
 80059d2:	bd80      	pop	{r7, pc}

080059d4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80059d4:	b480      	push	{r7}
 80059d6:	b083      	sub	sp, #12
 80059d8:	af00      	add	r7, sp, #0
 80059da:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	695b      	ldr	r3, [r3, #20]
 80059e2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80059e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80059ea:	d11b      	bne.n	8005a24 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80059f4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	2200      	movs	r2, #0
 80059fa:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	2220      	movs	r2, #32
 8005a00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	2200      	movs	r2, #0
 8005a08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a10:	f043 0204 	orr.w	r2, r3, #4
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	2200      	movs	r2, #0
 8005a1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005a20:	2301      	movs	r3, #1
 8005a22:	e000      	b.n	8005a26 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005a24:	2300      	movs	r3, #0
}
 8005a26:	4618      	mov	r0, r3
 8005a28:	370c      	adds	r7, #12
 8005a2a:	46bd      	mov	sp, r7
 8005a2c:	bc80      	pop	{r7}
 8005a2e:	4770      	bx	lr

08005a30 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005a30:	b580      	push	{r7, lr}
 8005a32:	b086      	sub	sp, #24
 8005a34:	af00      	add	r7, sp, #0
 8005a36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d101      	bne.n	8005a42 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005a3e:	2301      	movs	r3, #1
 8005a40:	e26c      	b.n	8005f1c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	f003 0301 	and.w	r3, r3, #1
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	f000 8087 	beq.w	8005b5e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005a50:	4b92      	ldr	r3, [pc, #584]	; (8005c9c <HAL_RCC_OscConfig+0x26c>)
 8005a52:	685b      	ldr	r3, [r3, #4]
 8005a54:	f003 030c 	and.w	r3, r3, #12
 8005a58:	2b04      	cmp	r3, #4
 8005a5a:	d00c      	beq.n	8005a76 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005a5c:	4b8f      	ldr	r3, [pc, #572]	; (8005c9c <HAL_RCC_OscConfig+0x26c>)
 8005a5e:	685b      	ldr	r3, [r3, #4]
 8005a60:	f003 030c 	and.w	r3, r3, #12
 8005a64:	2b08      	cmp	r3, #8
 8005a66:	d112      	bne.n	8005a8e <HAL_RCC_OscConfig+0x5e>
 8005a68:	4b8c      	ldr	r3, [pc, #560]	; (8005c9c <HAL_RCC_OscConfig+0x26c>)
 8005a6a:	685b      	ldr	r3, [r3, #4]
 8005a6c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005a70:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005a74:	d10b      	bne.n	8005a8e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005a76:	4b89      	ldr	r3, [pc, #548]	; (8005c9c <HAL_RCC_OscConfig+0x26c>)
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d06c      	beq.n	8005b5c <HAL_RCC_OscConfig+0x12c>
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	685b      	ldr	r3, [r3, #4]
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d168      	bne.n	8005b5c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8005a8a:	2301      	movs	r3, #1
 8005a8c:	e246      	b.n	8005f1c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	685b      	ldr	r3, [r3, #4]
 8005a92:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005a96:	d106      	bne.n	8005aa6 <HAL_RCC_OscConfig+0x76>
 8005a98:	4b80      	ldr	r3, [pc, #512]	; (8005c9c <HAL_RCC_OscConfig+0x26c>)
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	4a7f      	ldr	r2, [pc, #508]	; (8005c9c <HAL_RCC_OscConfig+0x26c>)
 8005a9e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005aa2:	6013      	str	r3, [r2, #0]
 8005aa4:	e02e      	b.n	8005b04 <HAL_RCC_OscConfig+0xd4>
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	685b      	ldr	r3, [r3, #4]
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d10c      	bne.n	8005ac8 <HAL_RCC_OscConfig+0x98>
 8005aae:	4b7b      	ldr	r3, [pc, #492]	; (8005c9c <HAL_RCC_OscConfig+0x26c>)
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	4a7a      	ldr	r2, [pc, #488]	; (8005c9c <HAL_RCC_OscConfig+0x26c>)
 8005ab4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005ab8:	6013      	str	r3, [r2, #0]
 8005aba:	4b78      	ldr	r3, [pc, #480]	; (8005c9c <HAL_RCC_OscConfig+0x26c>)
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	4a77      	ldr	r2, [pc, #476]	; (8005c9c <HAL_RCC_OscConfig+0x26c>)
 8005ac0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005ac4:	6013      	str	r3, [r2, #0]
 8005ac6:	e01d      	b.n	8005b04 <HAL_RCC_OscConfig+0xd4>
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	685b      	ldr	r3, [r3, #4]
 8005acc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005ad0:	d10c      	bne.n	8005aec <HAL_RCC_OscConfig+0xbc>
 8005ad2:	4b72      	ldr	r3, [pc, #456]	; (8005c9c <HAL_RCC_OscConfig+0x26c>)
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	4a71      	ldr	r2, [pc, #452]	; (8005c9c <HAL_RCC_OscConfig+0x26c>)
 8005ad8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005adc:	6013      	str	r3, [r2, #0]
 8005ade:	4b6f      	ldr	r3, [pc, #444]	; (8005c9c <HAL_RCC_OscConfig+0x26c>)
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	4a6e      	ldr	r2, [pc, #440]	; (8005c9c <HAL_RCC_OscConfig+0x26c>)
 8005ae4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005ae8:	6013      	str	r3, [r2, #0]
 8005aea:	e00b      	b.n	8005b04 <HAL_RCC_OscConfig+0xd4>
 8005aec:	4b6b      	ldr	r3, [pc, #428]	; (8005c9c <HAL_RCC_OscConfig+0x26c>)
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	4a6a      	ldr	r2, [pc, #424]	; (8005c9c <HAL_RCC_OscConfig+0x26c>)
 8005af2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005af6:	6013      	str	r3, [r2, #0]
 8005af8:	4b68      	ldr	r3, [pc, #416]	; (8005c9c <HAL_RCC_OscConfig+0x26c>)
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	4a67      	ldr	r2, [pc, #412]	; (8005c9c <HAL_RCC_OscConfig+0x26c>)
 8005afe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005b02:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	685b      	ldr	r3, [r3, #4]
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d013      	beq.n	8005b34 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b0c:	f7fd fd68 	bl	80035e0 <HAL_GetTick>
 8005b10:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005b12:	e008      	b.n	8005b26 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005b14:	f7fd fd64 	bl	80035e0 <HAL_GetTick>
 8005b18:	4602      	mov	r2, r0
 8005b1a:	693b      	ldr	r3, [r7, #16]
 8005b1c:	1ad3      	subs	r3, r2, r3
 8005b1e:	2b64      	cmp	r3, #100	; 0x64
 8005b20:	d901      	bls.n	8005b26 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8005b22:	2303      	movs	r3, #3
 8005b24:	e1fa      	b.n	8005f1c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005b26:	4b5d      	ldr	r3, [pc, #372]	; (8005c9c <HAL_RCC_OscConfig+0x26c>)
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d0f0      	beq.n	8005b14 <HAL_RCC_OscConfig+0xe4>
 8005b32:	e014      	b.n	8005b5e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b34:	f7fd fd54 	bl	80035e0 <HAL_GetTick>
 8005b38:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005b3a:	e008      	b.n	8005b4e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005b3c:	f7fd fd50 	bl	80035e0 <HAL_GetTick>
 8005b40:	4602      	mov	r2, r0
 8005b42:	693b      	ldr	r3, [r7, #16]
 8005b44:	1ad3      	subs	r3, r2, r3
 8005b46:	2b64      	cmp	r3, #100	; 0x64
 8005b48:	d901      	bls.n	8005b4e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8005b4a:	2303      	movs	r3, #3
 8005b4c:	e1e6      	b.n	8005f1c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005b4e:	4b53      	ldr	r3, [pc, #332]	; (8005c9c <HAL_RCC_OscConfig+0x26c>)
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d1f0      	bne.n	8005b3c <HAL_RCC_OscConfig+0x10c>
 8005b5a:	e000      	b.n	8005b5e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005b5c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	f003 0302 	and.w	r3, r3, #2
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d063      	beq.n	8005c32 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005b6a:	4b4c      	ldr	r3, [pc, #304]	; (8005c9c <HAL_RCC_OscConfig+0x26c>)
 8005b6c:	685b      	ldr	r3, [r3, #4]
 8005b6e:	f003 030c 	and.w	r3, r3, #12
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d00b      	beq.n	8005b8e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8005b76:	4b49      	ldr	r3, [pc, #292]	; (8005c9c <HAL_RCC_OscConfig+0x26c>)
 8005b78:	685b      	ldr	r3, [r3, #4]
 8005b7a:	f003 030c 	and.w	r3, r3, #12
 8005b7e:	2b08      	cmp	r3, #8
 8005b80:	d11c      	bne.n	8005bbc <HAL_RCC_OscConfig+0x18c>
 8005b82:	4b46      	ldr	r3, [pc, #280]	; (8005c9c <HAL_RCC_OscConfig+0x26c>)
 8005b84:	685b      	ldr	r3, [r3, #4]
 8005b86:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d116      	bne.n	8005bbc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005b8e:	4b43      	ldr	r3, [pc, #268]	; (8005c9c <HAL_RCC_OscConfig+0x26c>)
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	f003 0302 	and.w	r3, r3, #2
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d005      	beq.n	8005ba6 <HAL_RCC_OscConfig+0x176>
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	691b      	ldr	r3, [r3, #16]
 8005b9e:	2b01      	cmp	r3, #1
 8005ba0:	d001      	beq.n	8005ba6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8005ba2:	2301      	movs	r3, #1
 8005ba4:	e1ba      	b.n	8005f1c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005ba6:	4b3d      	ldr	r3, [pc, #244]	; (8005c9c <HAL_RCC_OscConfig+0x26c>)
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	695b      	ldr	r3, [r3, #20]
 8005bb2:	00db      	lsls	r3, r3, #3
 8005bb4:	4939      	ldr	r1, [pc, #228]	; (8005c9c <HAL_RCC_OscConfig+0x26c>)
 8005bb6:	4313      	orrs	r3, r2
 8005bb8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005bba:	e03a      	b.n	8005c32 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	691b      	ldr	r3, [r3, #16]
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d020      	beq.n	8005c06 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005bc4:	4b36      	ldr	r3, [pc, #216]	; (8005ca0 <HAL_RCC_OscConfig+0x270>)
 8005bc6:	2201      	movs	r2, #1
 8005bc8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005bca:	f7fd fd09 	bl	80035e0 <HAL_GetTick>
 8005bce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005bd0:	e008      	b.n	8005be4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005bd2:	f7fd fd05 	bl	80035e0 <HAL_GetTick>
 8005bd6:	4602      	mov	r2, r0
 8005bd8:	693b      	ldr	r3, [r7, #16]
 8005bda:	1ad3      	subs	r3, r2, r3
 8005bdc:	2b02      	cmp	r3, #2
 8005bde:	d901      	bls.n	8005be4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8005be0:	2303      	movs	r3, #3
 8005be2:	e19b      	b.n	8005f1c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005be4:	4b2d      	ldr	r3, [pc, #180]	; (8005c9c <HAL_RCC_OscConfig+0x26c>)
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	f003 0302 	and.w	r3, r3, #2
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d0f0      	beq.n	8005bd2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005bf0:	4b2a      	ldr	r3, [pc, #168]	; (8005c9c <HAL_RCC_OscConfig+0x26c>)
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	695b      	ldr	r3, [r3, #20]
 8005bfc:	00db      	lsls	r3, r3, #3
 8005bfe:	4927      	ldr	r1, [pc, #156]	; (8005c9c <HAL_RCC_OscConfig+0x26c>)
 8005c00:	4313      	orrs	r3, r2
 8005c02:	600b      	str	r3, [r1, #0]
 8005c04:	e015      	b.n	8005c32 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005c06:	4b26      	ldr	r3, [pc, #152]	; (8005ca0 <HAL_RCC_OscConfig+0x270>)
 8005c08:	2200      	movs	r2, #0
 8005c0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c0c:	f7fd fce8 	bl	80035e0 <HAL_GetTick>
 8005c10:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005c12:	e008      	b.n	8005c26 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005c14:	f7fd fce4 	bl	80035e0 <HAL_GetTick>
 8005c18:	4602      	mov	r2, r0
 8005c1a:	693b      	ldr	r3, [r7, #16]
 8005c1c:	1ad3      	subs	r3, r2, r3
 8005c1e:	2b02      	cmp	r3, #2
 8005c20:	d901      	bls.n	8005c26 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8005c22:	2303      	movs	r3, #3
 8005c24:	e17a      	b.n	8005f1c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005c26:	4b1d      	ldr	r3, [pc, #116]	; (8005c9c <HAL_RCC_OscConfig+0x26c>)
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	f003 0302 	and.w	r3, r3, #2
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d1f0      	bne.n	8005c14 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	f003 0308 	and.w	r3, r3, #8
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d03a      	beq.n	8005cb4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	699b      	ldr	r3, [r3, #24]
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d019      	beq.n	8005c7a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005c46:	4b17      	ldr	r3, [pc, #92]	; (8005ca4 <HAL_RCC_OscConfig+0x274>)
 8005c48:	2201      	movs	r2, #1
 8005c4a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005c4c:	f7fd fcc8 	bl	80035e0 <HAL_GetTick>
 8005c50:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005c52:	e008      	b.n	8005c66 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005c54:	f7fd fcc4 	bl	80035e0 <HAL_GetTick>
 8005c58:	4602      	mov	r2, r0
 8005c5a:	693b      	ldr	r3, [r7, #16]
 8005c5c:	1ad3      	subs	r3, r2, r3
 8005c5e:	2b02      	cmp	r3, #2
 8005c60:	d901      	bls.n	8005c66 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8005c62:	2303      	movs	r3, #3
 8005c64:	e15a      	b.n	8005f1c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005c66:	4b0d      	ldr	r3, [pc, #52]	; (8005c9c <HAL_RCC_OscConfig+0x26c>)
 8005c68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c6a:	f003 0302 	and.w	r3, r3, #2
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d0f0      	beq.n	8005c54 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8005c72:	2001      	movs	r0, #1
 8005c74:	f000 fb10 	bl	8006298 <RCC_Delay>
 8005c78:	e01c      	b.n	8005cb4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005c7a:	4b0a      	ldr	r3, [pc, #40]	; (8005ca4 <HAL_RCC_OscConfig+0x274>)
 8005c7c:	2200      	movs	r2, #0
 8005c7e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005c80:	f7fd fcae 	bl	80035e0 <HAL_GetTick>
 8005c84:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005c86:	e00f      	b.n	8005ca8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005c88:	f7fd fcaa 	bl	80035e0 <HAL_GetTick>
 8005c8c:	4602      	mov	r2, r0
 8005c8e:	693b      	ldr	r3, [r7, #16]
 8005c90:	1ad3      	subs	r3, r2, r3
 8005c92:	2b02      	cmp	r3, #2
 8005c94:	d908      	bls.n	8005ca8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8005c96:	2303      	movs	r3, #3
 8005c98:	e140      	b.n	8005f1c <HAL_RCC_OscConfig+0x4ec>
 8005c9a:	bf00      	nop
 8005c9c:	40021000 	.word	0x40021000
 8005ca0:	42420000 	.word	0x42420000
 8005ca4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005ca8:	4b9e      	ldr	r3, [pc, #632]	; (8005f24 <HAL_RCC_OscConfig+0x4f4>)
 8005caa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cac:	f003 0302 	and.w	r3, r3, #2
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d1e9      	bne.n	8005c88 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	f003 0304 	and.w	r3, r3, #4
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	f000 80a6 	beq.w	8005e0e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005cc2:	2300      	movs	r3, #0
 8005cc4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005cc6:	4b97      	ldr	r3, [pc, #604]	; (8005f24 <HAL_RCC_OscConfig+0x4f4>)
 8005cc8:	69db      	ldr	r3, [r3, #28]
 8005cca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d10d      	bne.n	8005cee <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005cd2:	4b94      	ldr	r3, [pc, #592]	; (8005f24 <HAL_RCC_OscConfig+0x4f4>)
 8005cd4:	69db      	ldr	r3, [r3, #28]
 8005cd6:	4a93      	ldr	r2, [pc, #588]	; (8005f24 <HAL_RCC_OscConfig+0x4f4>)
 8005cd8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005cdc:	61d3      	str	r3, [r2, #28]
 8005cde:	4b91      	ldr	r3, [pc, #580]	; (8005f24 <HAL_RCC_OscConfig+0x4f4>)
 8005ce0:	69db      	ldr	r3, [r3, #28]
 8005ce2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005ce6:	60bb      	str	r3, [r7, #8]
 8005ce8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005cea:	2301      	movs	r3, #1
 8005cec:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005cee:	4b8e      	ldr	r3, [pc, #568]	; (8005f28 <HAL_RCC_OscConfig+0x4f8>)
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d118      	bne.n	8005d2c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005cfa:	4b8b      	ldr	r3, [pc, #556]	; (8005f28 <HAL_RCC_OscConfig+0x4f8>)
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	4a8a      	ldr	r2, [pc, #552]	; (8005f28 <HAL_RCC_OscConfig+0x4f8>)
 8005d00:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005d04:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005d06:	f7fd fc6b 	bl	80035e0 <HAL_GetTick>
 8005d0a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d0c:	e008      	b.n	8005d20 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005d0e:	f7fd fc67 	bl	80035e0 <HAL_GetTick>
 8005d12:	4602      	mov	r2, r0
 8005d14:	693b      	ldr	r3, [r7, #16]
 8005d16:	1ad3      	subs	r3, r2, r3
 8005d18:	2b64      	cmp	r3, #100	; 0x64
 8005d1a:	d901      	bls.n	8005d20 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8005d1c:	2303      	movs	r3, #3
 8005d1e:	e0fd      	b.n	8005f1c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d20:	4b81      	ldr	r3, [pc, #516]	; (8005f28 <HAL_RCC_OscConfig+0x4f8>)
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d0f0      	beq.n	8005d0e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	68db      	ldr	r3, [r3, #12]
 8005d30:	2b01      	cmp	r3, #1
 8005d32:	d106      	bne.n	8005d42 <HAL_RCC_OscConfig+0x312>
 8005d34:	4b7b      	ldr	r3, [pc, #492]	; (8005f24 <HAL_RCC_OscConfig+0x4f4>)
 8005d36:	6a1b      	ldr	r3, [r3, #32]
 8005d38:	4a7a      	ldr	r2, [pc, #488]	; (8005f24 <HAL_RCC_OscConfig+0x4f4>)
 8005d3a:	f043 0301 	orr.w	r3, r3, #1
 8005d3e:	6213      	str	r3, [r2, #32]
 8005d40:	e02d      	b.n	8005d9e <HAL_RCC_OscConfig+0x36e>
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	68db      	ldr	r3, [r3, #12]
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d10c      	bne.n	8005d64 <HAL_RCC_OscConfig+0x334>
 8005d4a:	4b76      	ldr	r3, [pc, #472]	; (8005f24 <HAL_RCC_OscConfig+0x4f4>)
 8005d4c:	6a1b      	ldr	r3, [r3, #32]
 8005d4e:	4a75      	ldr	r2, [pc, #468]	; (8005f24 <HAL_RCC_OscConfig+0x4f4>)
 8005d50:	f023 0301 	bic.w	r3, r3, #1
 8005d54:	6213      	str	r3, [r2, #32]
 8005d56:	4b73      	ldr	r3, [pc, #460]	; (8005f24 <HAL_RCC_OscConfig+0x4f4>)
 8005d58:	6a1b      	ldr	r3, [r3, #32]
 8005d5a:	4a72      	ldr	r2, [pc, #456]	; (8005f24 <HAL_RCC_OscConfig+0x4f4>)
 8005d5c:	f023 0304 	bic.w	r3, r3, #4
 8005d60:	6213      	str	r3, [r2, #32]
 8005d62:	e01c      	b.n	8005d9e <HAL_RCC_OscConfig+0x36e>
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	68db      	ldr	r3, [r3, #12]
 8005d68:	2b05      	cmp	r3, #5
 8005d6a:	d10c      	bne.n	8005d86 <HAL_RCC_OscConfig+0x356>
 8005d6c:	4b6d      	ldr	r3, [pc, #436]	; (8005f24 <HAL_RCC_OscConfig+0x4f4>)
 8005d6e:	6a1b      	ldr	r3, [r3, #32]
 8005d70:	4a6c      	ldr	r2, [pc, #432]	; (8005f24 <HAL_RCC_OscConfig+0x4f4>)
 8005d72:	f043 0304 	orr.w	r3, r3, #4
 8005d76:	6213      	str	r3, [r2, #32]
 8005d78:	4b6a      	ldr	r3, [pc, #424]	; (8005f24 <HAL_RCC_OscConfig+0x4f4>)
 8005d7a:	6a1b      	ldr	r3, [r3, #32]
 8005d7c:	4a69      	ldr	r2, [pc, #420]	; (8005f24 <HAL_RCC_OscConfig+0x4f4>)
 8005d7e:	f043 0301 	orr.w	r3, r3, #1
 8005d82:	6213      	str	r3, [r2, #32]
 8005d84:	e00b      	b.n	8005d9e <HAL_RCC_OscConfig+0x36e>
 8005d86:	4b67      	ldr	r3, [pc, #412]	; (8005f24 <HAL_RCC_OscConfig+0x4f4>)
 8005d88:	6a1b      	ldr	r3, [r3, #32]
 8005d8a:	4a66      	ldr	r2, [pc, #408]	; (8005f24 <HAL_RCC_OscConfig+0x4f4>)
 8005d8c:	f023 0301 	bic.w	r3, r3, #1
 8005d90:	6213      	str	r3, [r2, #32]
 8005d92:	4b64      	ldr	r3, [pc, #400]	; (8005f24 <HAL_RCC_OscConfig+0x4f4>)
 8005d94:	6a1b      	ldr	r3, [r3, #32]
 8005d96:	4a63      	ldr	r2, [pc, #396]	; (8005f24 <HAL_RCC_OscConfig+0x4f4>)
 8005d98:	f023 0304 	bic.w	r3, r3, #4
 8005d9c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	68db      	ldr	r3, [r3, #12]
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d015      	beq.n	8005dd2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005da6:	f7fd fc1b 	bl	80035e0 <HAL_GetTick>
 8005daa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005dac:	e00a      	b.n	8005dc4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005dae:	f7fd fc17 	bl	80035e0 <HAL_GetTick>
 8005db2:	4602      	mov	r2, r0
 8005db4:	693b      	ldr	r3, [r7, #16]
 8005db6:	1ad3      	subs	r3, r2, r3
 8005db8:	f241 3288 	movw	r2, #5000	; 0x1388
 8005dbc:	4293      	cmp	r3, r2
 8005dbe:	d901      	bls.n	8005dc4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8005dc0:	2303      	movs	r3, #3
 8005dc2:	e0ab      	b.n	8005f1c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005dc4:	4b57      	ldr	r3, [pc, #348]	; (8005f24 <HAL_RCC_OscConfig+0x4f4>)
 8005dc6:	6a1b      	ldr	r3, [r3, #32]
 8005dc8:	f003 0302 	and.w	r3, r3, #2
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d0ee      	beq.n	8005dae <HAL_RCC_OscConfig+0x37e>
 8005dd0:	e014      	b.n	8005dfc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005dd2:	f7fd fc05 	bl	80035e0 <HAL_GetTick>
 8005dd6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005dd8:	e00a      	b.n	8005df0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005dda:	f7fd fc01 	bl	80035e0 <HAL_GetTick>
 8005dde:	4602      	mov	r2, r0
 8005de0:	693b      	ldr	r3, [r7, #16]
 8005de2:	1ad3      	subs	r3, r2, r3
 8005de4:	f241 3288 	movw	r2, #5000	; 0x1388
 8005de8:	4293      	cmp	r3, r2
 8005dea:	d901      	bls.n	8005df0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8005dec:	2303      	movs	r3, #3
 8005dee:	e095      	b.n	8005f1c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005df0:	4b4c      	ldr	r3, [pc, #304]	; (8005f24 <HAL_RCC_OscConfig+0x4f4>)
 8005df2:	6a1b      	ldr	r3, [r3, #32]
 8005df4:	f003 0302 	and.w	r3, r3, #2
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d1ee      	bne.n	8005dda <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005dfc:	7dfb      	ldrb	r3, [r7, #23]
 8005dfe:	2b01      	cmp	r3, #1
 8005e00:	d105      	bne.n	8005e0e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005e02:	4b48      	ldr	r3, [pc, #288]	; (8005f24 <HAL_RCC_OscConfig+0x4f4>)
 8005e04:	69db      	ldr	r3, [r3, #28]
 8005e06:	4a47      	ldr	r2, [pc, #284]	; (8005f24 <HAL_RCC_OscConfig+0x4f4>)
 8005e08:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005e0c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	69db      	ldr	r3, [r3, #28]
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	f000 8081 	beq.w	8005f1a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005e18:	4b42      	ldr	r3, [pc, #264]	; (8005f24 <HAL_RCC_OscConfig+0x4f4>)
 8005e1a:	685b      	ldr	r3, [r3, #4]
 8005e1c:	f003 030c 	and.w	r3, r3, #12
 8005e20:	2b08      	cmp	r3, #8
 8005e22:	d061      	beq.n	8005ee8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	69db      	ldr	r3, [r3, #28]
 8005e28:	2b02      	cmp	r3, #2
 8005e2a:	d146      	bne.n	8005eba <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005e2c:	4b3f      	ldr	r3, [pc, #252]	; (8005f2c <HAL_RCC_OscConfig+0x4fc>)
 8005e2e:	2200      	movs	r2, #0
 8005e30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e32:	f7fd fbd5 	bl	80035e0 <HAL_GetTick>
 8005e36:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005e38:	e008      	b.n	8005e4c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005e3a:	f7fd fbd1 	bl	80035e0 <HAL_GetTick>
 8005e3e:	4602      	mov	r2, r0
 8005e40:	693b      	ldr	r3, [r7, #16]
 8005e42:	1ad3      	subs	r3, r2, r3
 8005e44:	2b02      	cmp	r3, #2
 8005e46:	d901      	bls.n	8005e4c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8005e48:	2303      	movs	r3, #3
 8005e4a:	e067      	b.n	8005f1c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005e4c:	4b35      	ldr	r3, [pc, #212]	; (8005f24 <HAL_RCC_OscConfig+0x4f4>)
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d1f0      	bne.n	8005e3a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	6a1b      	ldr	r3, [r3, #32]
 8005e5c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005e60:	d108      	bne.n	8005e74 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005e62:	4b30      	ldr	r3, [pc, #192]	; (8005f24 <HAL_RCC_OscConfig+0x4f4>)
 8005e64:	685b      	ldr	r3, [r3, #4]
 8005e66:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	689b      	ldr	r3, [r3, #8]
 8005e6e:	492d      	ldr	r1, [pc, #180]	; (8005f24 <HAL_RCC_OscConfig+0x4f4>)
 8005e70:	4313      	orrs	r3, r2
 8005e72:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005e74:	4b2b      	ldr	r3, [pc, #172]	; (8005f24 <HAL_RCC_OscConfig+0x4f4>)
 8005e76:	685b      	ldr	r3, [r3, #4]
 8005e78:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	6a19      	ldr	r1, [r3, #32]
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e84:	430b      	orrs	r3, r1
 8005e86:	4927      	ldr	r1, [pc, #156]	; (8005f24 <HAL_RCC_OscConfig+0x4f4>)
 8005e88:	4313      	orrs	r3, r2
 8005e8a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005e8c:	4b27      	ldr	r3, [pc, #156]	; (8005f2c <HAL_RCC_OscConfig+0x4fc>)
 8005e8e:	2201      	movs	r2, #1
 8005e90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e92:	f7fd fba5 	bl	80035e0 <HAL_GetTick>
 8005e96:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005e98:	e008      	b.n	8005eac <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005e9a:	f7fd fba1 	bl	80035e0 <HAL_GetTick>
 8005e9e:	4602      	mov	r2, r0
 8005ea0:	693b      	ldr	r3, [r7, #16]
 8005ea2:	1ad3      	subs	r3, r2, r3
 8005ea4:	2b02      	cmp	r3, #2
 8005ea6:	d901      	bls.n	8005eac <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8005ea8:	2303      	movs	r3, #3
 8005eaa:	e037      	b.n	8005f1c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005eac:	4b1d      	ldr	r3, [pc, #116]	; (8005f24 <HAL_RCC_OscConfig+0x4f4>)
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d0f0      	beq.n	8005e9a <HAL_RCC_OscConfig+0x46a>
 8005eb8:	e02f      	b.n	8005f1a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005eba:	4b1c      	ldr	r3, [pc, #112]	; (8005f2c <HAL_RCC_OscConfig+0x4fc>)
 8005ebc:	2200      	movs	r2, #0
 8005ebe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ec0:	f7fd fb8e 	bl	80035e0 <HAL_GetTick>
 8005ec4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005ec6:	e008      	b.n	8005eda <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005ec8:	f7fd fb8a 	bl	80035e0 <HAL_GetTick>
 8005ecc:	4602      	mov	r2, r0
 8005ece:	693b      	ldr	r3, [r7, #16]
 8005ed0:	1ad3      	subs	r3, r2, r3
 8005ed2:	2b02      	cmp	r3, #2
 8005ed4:	d901      	bls.n	8005eda <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8005ed6:	2303      	movs	r3, #3
 8005ed8:	e020      	b.n	8005f1c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005eda:	4b12      	ldr	r3, [pc, #72]	; (8005f24 <HAL_RCC_OscConfig+0x4f4>)
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d1f0      	bne.n	8005ec8 <HAL_RCC_OscConfig+0x498>
 8005ee6:	e018      	b.n	8005f1a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	69db      	ldr	r3, [r3, #28]
 8005eec:	2b01      	cmp	r3, #1
 8005eee:	d101      	bne.n	8005ef4 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8005ef0:	2301      	movs	r3, #1
 8005ef2:	e013      	b.n	8005f1c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005ef4:	4b0b      	ldr	r3, [pc, #44]	; (8005f24 <HAL_RCC_OscConfig+0x4f4>)
 8005ef6:	685b      	ldr	r3, [r3, #4]
 8005ef8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	6a1b      	ldr	r3, [r3, #32]
 8005f04:	429a      	cmp	r2, r3
 8005f06:	d106      	bne.n	8005f16 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005f12:	429a      	cmp	r2, r3
 8005f14:	d001      	beq.n	8005f1a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8005f16:	2301      	movs	r3, #1
 8005f18:	e000      	b.n	8005f1c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8005f1a:	2300      	movs	r3, #0
}
 8005f1c:	4618      	mov	r0, r3
 8005f1e:	3718      	adds	r7, #24
 8005f20:	46bd      	mov	sp, r7
 8005f22:	bd80      	pop	{r7, pc}
 8005f24:	40021000 	.word	0x40021000
 8005f28:	40007000 	.word	0x40007000
 8005f2c:	42420060 	.word	0x42420060

08005f30 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005f30:	b580      	push	{r7, lr}
 8005f32:	b084      	sub	sp, #16
 8005f34:	af00      	add	r7, sp, #0
 8005f36:	6078      	str	r0, [r7, #4]
 8005f38:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d101      	bne.n	8005f44 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005f40:	2301      	movs	r3, #1
 8005f42:	e0d0      	b.n	80060e6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005f44:	4b6a      	ldr	r3, [pc, #424]	; (80060f0 <HAL_RCC_ClockConfig+0x1c0>)
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	f003 0307 	and.w	r3, r3, #7
 8005f4c:	683a      	ldr	r2, [r7, #0]
 8005f4e:	429a      	cmp	r2, r3
 8005f50:	d910      	bls.n	8005f74 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005f52:	4b67      	ldr	r3, [pc, #412]	; (80060f0 <HAL_RCC_ClockConfig+0x1c0>)
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	f023 0207 	bic.w	r2, r3, #7
 8005f5a:	4965      	ldr	r1, [pc, #404]	; (80060f0 <HAL_RCC_ClockConfig+0x1c0>)
 8005f5c:	683b      	ldr	r3, [r7, #0]
 8005f5e:	4313      	orrs	r3, r2
 8005f60:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005f62:	4b63      	ldr	r3, [pc, #396]	; (80060f0 <HAL_RCC_ClockConfig+0x1c0>)
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	f003 0307 	and.w	r3, r3, #7
 8005f6a:	683a      	ldr	r2, [r7, #0]
 8005f6c:	429a      	cmp	r2, r3
 8005f6e:	d001      	beq.n	8005f74 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8005f70:	2301      	movs	r3, #1
 8005f72:	e0b8      	b.n	80060e6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	f003 0302 	and.w	r3, r3, #2
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d020      	beq.n	8005fc2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	f003 0304 	and.w	r3, r3, #4
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d005      	beq.n	8005f98 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005f8c:	4b59      	ldr	r3, [pc, #356]	; (80060f4 <HAL_RCC_ClockConfig+0x1c4>)
 8005f8e:	685b      	ldr	r3, [r3, #4]
 8005f90:	4a58      	ldr	r2, [pc, #352]	; (80060f4 <HAL_RCC_ClockConfig+0x1c4>)
 8005f92:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8005f96:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	f003 0308 	and.w	r3, r3, #8
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d005      	beq.n	8005fb0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005fa4:	4b53      	ldr	r3, [pc, #332]	; (80060f4 <HAL_RCC_ClockConfig+0x1c4>)
 8005fa6:	685b      	ldr	r3, [r3, #4]
 8005fa8:	4a52      	ldr	r2, [pc, #328]	; (80060f4 <HAL_RCC_ClockConfig+0x1c4>)
 8005faa:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8005fae:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005fb0:	4b50      	ldr	r3, [pc, #320]	; (80060f4 <HAL_RCC_ClockConfig+0x1c4>)
 8005fb2:	685b      	ldr	r3, [r3, #4]
 8005fb4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	689b      	ldr	r3, [r3, #8]
 8005fbc:	494d      	ldr	r1, [pc, #308]	; (80060f4 <HAL_RCC_ClockConfig+0x1c4>)
 8005fbe:	4313      	orrs	r3, r2
 8005fc0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	f003 0301 	and.w	r3, r3, #1
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d040      	beq.n	8006050 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	685b      	ldr	r3, [r3, #4]
 8005fd2:	2b01      	cmp	r3, #1
 8005fd4:	d107      	bne.n	8005fe6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005fd6:	4b47      	ldr	r3, [pc, #284]	; (80060f4 <HAL_RCC_ClockConfig+0x1c4>)
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d115      	bne.n	800600e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005fe2:	2301      	movs	r3, #1
 8005fe4:	e07f      	b.n	80060e6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	685b      	ldr	r3, [r3, #4]
 8005fea:	2b02      	cmp	r3, #2
 8005fec:	d107      	bne.n	8005ffe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005fee:	4b41      	ldr	r3, [pc, #260]	; (80060f4 <HAL_RCC_ClockConfig+0x1c4>)
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d109      	bne.n	800600e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005ffa:	2301      	movs	r3, #1
 8005ffc:	e073      	b.n	80060e6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005ffe:	4b3d      	ldr	r3, [pc, #244]	; (80060f4 <HAL_RCC_ClockConfig+0x1c4>)
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	f003 0302 	and.w	r3, r3, #2
 8006006:	2b00      	cmp	r3, #0
 8006008:	d101      	bne.n	800600e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800600a:	2301      	movs	r3, #1
 800600c:	e06b      	b.n	80060e6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800600e:	4b39      	ldr	r3, [pc, #228]	; (80060f4 <HAL_RCC_ClockConfig+0x1c4>)
 8006010:	685b      	ldr	r3, [r3, #4]
 8006012:	f023 0203 	bic.w	r2, r3, #3
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	685b      	ldr	r3, [r3, #4]
 800601a:	4936      	ldr	r1, [pc, #216]	; (80060f4 <HAL_RCC_ClockConfig+0x1c4>)
 800601c:	4313      	orrs	r3, r2
 800601e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006020:	f7fd fade 	bl	80035e0 <HAL_GetTick>
 8006024:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006026:	e00a      	b.n	800603e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006028:	f7fd fada 	bl	80035e0 <HAL_GetTick>
 800602c:	4602      	mov	r2, r0
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	1ad3      	subs	r3, r2, r3
 8006032:	f241 3288 	movw	r2, #5000	; 0x1388
 8006036:	4293      	cmp	r3, r2
 8006038:	d901      	bls.n	800603e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800603a:	2303      	movs	r3, #3
 800603c:	e053      	b.n	80060e6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800603e:	4b2d      	ldr	r3, [pc, #180]	; (80060f4 <HAL_RCC_ClockConfig+0x1c4>)
 8006040:	685b      	ldr	r3, [r3, #4]
 8006042:	f003 020c 	and.w	r2, r3, #12
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	685b      	ldr	r3, [r3, #4]
 800604a:	009b      	lsls	r3, r3, #2
 800604c:	429a      	cmp	r2, r3
 800604e:	d1eb      	bne.n	8006028 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006050:	4b27      	ldr	r3, [pc, #156]	; (80060f0 <HAL_RCC_ClockConfig+0x1c0>)
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	f003 0307 	and.w	r3, r3, #7
 8006058:	683a      	ldr	r2, [r7, #0]
 800605a:	429a      	cmp	r2, r3
 800605c:	d210      	bcs.n	8006080 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800605e:	4b24      	ldr	r3, [pc, #144]	; (80060f0 <HAL_RCC_ClockConfig+0x1c0>)
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	f023 0207 	bic.w	r2, r3, #7
 8006066:	4922      	ldr	r1, [pc, #136]	; (80060f0 <HAL_RCC_ClockConfig+0x1c0>)
 8006068:	683b      	ldr	r3, [r7, #0]
 800606a:	4313      	orrs	r3, r2
 800606c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800606e:	4b20      	ldr	r3, [pc, #128]	; (80060f0 <HAL_RCC_ClockConfig+0x1c0>)
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	f003 0307 	and.w	r3, r3, #7
 8006076:	683a      	ldr	r2, [r7, #0]
 8006078:	429a      	cmp	r2, r3
 800607a:	d001      	beq.n	8006080 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800607c:	2301      	movs	r3, #1
 800607e:	e032      	b.n	80060e6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	f003 0304 	and.w	r3, r3, #4
 8006088:	2b00      	cmp	r3, #0
 800608a:	d008      	beq.n	800609e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800608c:	4b19      	ldr	r3, [pc, #100]	; (80060f4 <HAL_RCC_ClockConfig+0x1c4>)
 800608e:	685b      	ldr	r3, [r3, #4]
 8006090:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	68db      	ldr	r3, [r3, #12]
 8006098:	4916      	ldr	r1, [pc, #88]	; (80060f4 <HAL_RCC_ClockConfig+0x1c4>)
 800609a:	4313      	orrs	r3, r2
 800609c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	f003 0308 	and.w	r3, r3, #8
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d009      	beq.n	80060be <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80060aa:	4b12      	ldr	r3, [pc, #72]	; (80060f4 <HAL_RCC_ClockConfig+0x1c4>)
 80060ac:	685b      	ldr	r3, [r3, #4]
 80060ae:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	691b      	ldr	r3, [r3, #16]
 80060b6:	00db      	lsls	r3, r3, #3
 80060b8:	490e      	ldr	r1, [pc, #56]	; (80060f4 <HAL_RCC_ClockConfig+0x1c4>)
 80060ba:	4313      	orrs	r3, r2
 80060bc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80060be:	f000 f859 	bl	8006174 <HAL_RCC_GetSysClockFreq>
 80060c2:	4602      	mov	r2, r0
 80060c4:	4b0b      	ldr	r3, [pc, #44]	; (80060f4 <HAL_RCC_ClockConfig+0x1c4>)
 80060c6:	685b      	ldr	r3, [r3, #4]
 80060c8:	091b      	lsrs	r3, r3, #4
 80060ca:	f003 030f 	and.w	r3, r3, #15
 80060ce:	490a      	ldr	r1, [pc, #40]	; (80060f8 <HAL_RCC_ClockConfig+0x1c8>)
 80060d0:	5ccb      	ldrb	r3, [r1, r3]
 80060d2:	fa22 f303 	lsr.w	r3, r2, r3
 80060d6:	4a09      	ldr	r2, [pc, #36]	; (80060fc <HAL_RCC_ClockConfig+0x1cc>)
 80060d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80060da:	4b09      	ldr	r3, [pc, #36]	; (8006100 <HAL_RCC_ClockConfig+0x1d0>)
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	4618      	mov	r0, r3
 80060e0:	f7fd fa3c 	bl	800355c <HAL_InitTick>

  return HAL_OK;
 80060e4:	2300      	movs	r3, #0
}
 80060e6:	4618      	mov	r0, r3
 80060e8:	3710      	adds	r7, #16
 80060ea:	46bd      	mov	sp, r7
 80060ec:	bd80      	pop	{r7, pc}
 80060ee:	bf00      	nop
 80060f0:	40022000 	.word	0x40022000
 80060f4:	40021000 	.word	0x40021000
 80060f8:	0800b3c8 	.word	0x0800b3c8
 80060fc:	2000000c 	.word	0x2000000c
 8006100:	20000018 	.word	0x20000018

08006104 <HAL_RCC_MCOConfig>:
  *          This parameter can be one of the following values:
  *            @arg @ref RCC_MCODIV_1 no division applied to MCO clock
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8006104:	b580      	push	{r7, lr}
 8006106:	b08a      	sub	sp, #40	; 0x28
 8006108:	af00      	add	r7, sp, #0
 800610a:	60f8      	str	r0, [r7, #12]
 800610c:	60b9      	str	r1, [r7, #8]
 800610e:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef gpio = {0U};
 8006110:	f107 0318 	add.w	r3, r7, #24
 8006114:	2200      	movs	r2, #0
 8006116:	601a      	str	r2, [r3, #0]
 8006118:	605a      	str	r2, [r3, #4]
 800611a:	609a      	str	r2, [r3, #8]
 800611c:	60da      	str	r2, [r3, #12]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(RCC_MCOx);
  UNUSED(RCC_MCODiv);

  /* Configure the MCO1 pin in alternate function mode */
  gpio.Mode      = GPIO_MODE_AF_PP;
 800611e:	2302      	movs	r3, #2
 8006120:	61fb      	str	r3, [r7, #28]
  gpio.Speed     = GPIO_SPEED_FREQ_HIGH;
 8006122:	2303      	movs	r3, #3
 8006124:	627b      	str	r3, [r7, #36]	; 0x24
  gpio.Pull      = GPIO_NOPULL;
 8006126:	2300      	movs	r3, #0
 8006128:	623b      	str	r3, [r7, #32]
  gpio.Pin       = MCO1_PIN;
 800612a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800612e:	61bb      	str	r3, [r7, #24]

  /* MCO1 Clock Enable */
  MCO1_CLK_ENABLE();
 8006130:	4b0e      	ldr	r3, [pc, #56]	; (800616c <HAL_RCC_MCOConfig+0x68>)
 8006132:	699b      	ldr	r3, [r3, #24]
 8006134:	4a0d      	ldr	r2, [pc, #52]	; (800616c <HAL_RCC_MCOConfig+0x68>)
 8006136:	f043 0304 	orr.w	r3, r3, #4
 800613a:	6193      	str	r3, [r2, #24]
 800613c:	4b0b      	ldr	r3, [pc, #44]	; (800616c <HAL_RCC_MCOConfig+0x68>)
 800613e:	699b      	ldr	r3, [r3, #24]
 8006140:	f003 0304 	and.w	r3, r3, #4
 8006144:	617b      	str	r3, [r7, #20]
 8006146:	697b      	ldr	r3, [r7, #20]

  HAL_GPIO_Init(MCO1_GPIO_PORT, &gpio);
 8006148:	f107 0318 	add.w	r3, r7, #24
 800614c:	4619      	mov	r1, r3
 800614e:	4808      	ldr	r0, [pc, #32]	; (8006170 <HAL_RCC_MCOConfig+0x6c>)
 8006150:	f7fe fabe 	bl	80046d0 <HAL_GPIO_Init>

  /* Configure the MCO clock source */
  __HAL_RCC_MCO1_CONFIG(RCC_MCOSource, RCC_MCODiv);
 8006154:	4b05      	ldr	r3, [pc, #20]	; (800616c <HAL_RCC_MCOConfig+0x68>)
 8006156:	685b      	ldr	r3, [r3, #4]
 8006158:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 800615c:	4903      	ldr	r1, [pc, #12]	; (800616c <HAL_RCC_MCOConfig+0x68>)
 800615e:	68bb      	ldr	r3, [r7, #8]
 8006160:	4313      	orrs	r3, r2
 8006162:	604b      	str	r3, [r1, #4]
}
 8006164:	bf00      	nop
 8006166:	3728      	adds	r7, #40	; 0x28
 8006168:	46bd      	mov	sp, r7
 800616a:	bd80      	pop	{r7, pc}
 800616c:	40021000 	.word	0x40021000
 8006170:	40010800 	.word	0x40010800

08006174 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006174:	b490      	push	{r4, r7}
 8006176:	b08a      	sub	sp, #40	; 0x28
 8006178:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800617a:	4b2a      	ldr	r3, [pc, #168]	; (8006224 <HAL_RCC_GetSysClockFreq+0xb0>)
 800617c:	1d3c      	adds	r4, r7, #4
 800617e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006180:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8006184:	f240 2301 	movw	r3, #513	; 0x201
 8006188:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800618a:	2300      	movs	r3, #0
 800618c:	61fb      	str	r3, [r7, #28]
 800618e:	2300      	movs	r3, #0
 8006190:	61bb      	str	r3, [r7, #24]
 8006192:	2300      	movs	r3, #0
 8006194:	627b      	str	r3, [r7, #36]	; 0x24
 8006196:	2300      	movs	r3, #0
 8006198:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800619a:	2300      	movs	r3, #0
 800619c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800619e:	4b22      	ldr	r3, [pc, #136]	; (8006228 <HAL_RCC_GetSysClockFreq+0xb4>)
 80061a0:	685b      	ldr	r3, [r3, #4]
 80061a2:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80061a4:	69fb      	ldr	r3, [r7, #28]
 80061a6:	f003 030c 	and.w	r3, r3, #12
 80061aa:	2b04      	cmp	r3, #4
 80061ac:	d002      	beq.n	80061b4 <HAL_RCC_GetSysClockFreq+0x40>
 80061ae:	2b08      	cmp	r3, #8
 80061b0:	d003      	beq.n	80061ba <HAL_RCC_GetSysClockFreq+0x46>
 80061b2:	e02d      	b.n	8006210 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80061b4:	4b1d      	ldr	r3, [pc, #116]	; (800622c <HAL_RCC_GetSysClockFreq+0xb8>)
 80061b6:	623b      	str	r3, [r7, #32]
      break;
 80061b8:	e02d      	b.n	8006216 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80061ba:	69fb      	ldr	r3, [r7, #28]
 80061bc:	0c9b      	lsrs	r3, r3, #18
 80061be:	f003 030f 	and.w	r3, r3, #15
 80061c2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80061c6:	4413      	add	r3, r2
 80061c8:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80061cc:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80061ce:	69fb      	ldr	r3, [r7, #28]
 80061d0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d013      	beq.n	8006200 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80061d8:	4b13      	ldr	r3, [pc, #76]	; (8006228 <HAL_RCC_GetSysClockFreq+0xb4>)
 80061da:	685b      	ldr	r3, [r3, #4]
 80061dc:	0c5b      	lsrs	r3, r3, #17
 80061de:	f003 0301 	and.w	r3, r3, #1
 80061e2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80061e6:	4413      	add	r3, r2
 80061e8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80061ec:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80061ee:	697b      	ldr	r3, [r7, #20]
 80061f0:	4a0e      	ldr	r2, [pc, #56]	; (800622c <HAL_RCC_GetSysClockFreq+0xb8>)
 80061f2:	fb02 f203 	mul.w	r2, r2, r3
 80061f6:	69bb      	ldr	r3, [r7, #24]
 80061f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80061fc:	627b      	str	r3, [r7, #36]	; 0x24
 80061fe:	e004      	b.n	800620a <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8006200:	697b      	ldr	r3, [r7, #20]
 8006202:	4a0b      	ldr	r2, [pc, #44]	; (8006230 <HAL_RCC_GetSysClockFreq+0xbc>)
 8006204:	fb02 f303 	mul.w	r3, r2, r3
 8006208:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800620a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800620c:	623b      	str	r3, [r7, #32]
      break;
 800620e:	e002      	b.n	8006216 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8006210:	4b06      	ldr	r3, [pc, #24]	; (800622c <HAL_RCC_GetSysClockFreq+0xb8>)
 8006212:	623b      	str	r3, [r7, #32]
      break;
 8006214:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006216:	6a3b      	ldr	r3, [r7, #32]
}
 8006218:	4618      	mov	r0, r3
 800621a:	3728      	adds	r7, #40	; 0x28
 800621c:	46bd      	mov	sp, r7
 800621e:	bc90      	pop	{r4, r7}
 8006220:	4770      	bx	lr
 8006222:	bf00      	nop
 8006224:	0800b3b8 	.word	0x0800b3b8
 8006228:	40021000 	.word	0x40021000
 800622c:	007a1200 	.word	0x007a1200
 8006230:	003d0900 	.word	0x003d0900

08006234 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006234:	b480      	push	{r7}
 8006236:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006238:	4b02      	ldr	r3, [pc, #8]	; (8006244 <HAL_RCC_GetHCLKFreq+0x10>)
 800623a:	681b      	ldr	r3, [r3, #0]
}
 800623c:	4618      	mov	r0, r3
 800623e:	46bd      	mov	sp, r7
 8006240:	bc80      	pop	{r7}
 8006242:	4770      	bx	lr
 8006244:	2000000c 	.word	0x2000000c

08006248 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006248:	b580      	push	{r7, lr}
 800624a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800624c:	f7ff fff2 	bl	8006234 <HAL_RCC_GetHCLKFreq>
 8006250:	4602      	mov	r2, r0
 8006252:	4b05      	ldr	r3, [pc, #20]	; (8006268 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006254:	685b      	ldr	r3, [r3, #4]
 8006256:	0a1b      	lsrs	r3, r3, #8
 8006258:	f003 0307 	and.w	r3, r3, #7
 800625c:	4903      	ldr	r1, [pc, #12]	; (800626c <HAL_RCC_GetPCLK1Freq+0x24>)
 800625e:	5ccb      	ldrb	r3, [r1, r3]
 8006260:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006264:	4618      	mov	r0, r3
 8006266:	bd80      	pop	{r7, pc}
 8006268:	40021000 	.word	0x40021000
 800626c:	0800b3d8 	.word	0x0800b3d8

08006270 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006270:	b580      	push	{r7, lr}
 8006272:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006274:	f7ff ffde 	bl	8006234 <HAL_RCC_GetHCLKFreq>
 8006278:	4602      	mov	r2, r0
 800627a:	4b05      	ldr	r3, [pc, #20]	; (8006290 <HAL_RCC_GetPCLK2Freq+0x20>)
 800627c:	685b      	ldr	r3, [r3, #4]
 800627e:	0adb      	lsrs	r3, r3, #11
 8006280:	f003 0307 	and.w	r3, r3, #7
 8006284:	4903      	ldr	r1, [pc, #12]	; (8006294 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006286:	5ccb      	ldrb	r3, [r1, r3]
 8006288:	fa22 f303 	lsr.w	r3, r2, r3
}
 800628c:	4618      	mov	r0, r3
 800628e:	bd80      	pop	{r7, pc}
 8006290:	40021000 	.word	0x40021000
 8006294:	0800b3d8 	.word	0x0800b3d8

08006298 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8006298:	b480      	push	{r7}
 800629a:	b085      	sub	sp, #20
 800629c:	af00      	add	r7, sp, #0
 800629e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80062a0:	4b0a      	ldr	r3, [pc, #40]	; (80062cc <RCC_Delay+0x34>)
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	4a0a      	ldr	r2, [pc, #40]	; (80062d0 <RCC_Delay+0x38>)
 80062a6:	fba2 2303 	umull	r2, r3, r2, r3
 80062aa:	0a5b      	lsrs	r3, r3, #9
 80062ac:	687a      	ldr	r2, [r7, #4]
 80062ae:	fb02 f303 	mul.w	r3, r2, r3
 80062b2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80062b4:	bf00      	nop
  }
  while (Delay --);
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	1e5a      	subs	r2, r3, #1
 80062ba:	60fa      	str	r2, [r7, #12]
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d1f9      	bne.n	80062b4 <RCC_Delay+0x1c>
}
 80062c0:	bf00      	nop
 80062c2:	bf00      	nop
 80062c4:	3714      	adds	r7, #20
 80062c6:	46bd      	mov	sp, r7
 80062c8:	bc80      	pop	{r7}
 80062ca:	4770      	bx	lr
 80062cc:	2000000c 	.word	0x2000000c
 80062d0:	10624dd3 	.word	0x10624dd3

080062d4 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80062d4:	b580      	push	{r7, lr}
 80062d6:	b086      	sub	sp, #24
 80062d8:	af00      	add	r7, sp, #0
 80062da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80062dc:	2300      	movs	r3, #0
 80062de:	613b      	str	r3, [r7, #16]
 80062e0:	2300      	movs	r3, #0
 80062e2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	f003 0301 	and.w	r3, r3, #1
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d07d      	beq.n	80063ec <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 80062f0:	2300      	movs	r3, #0
 80062f2:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80062f4:	4b4f      	ldr	r3, [pc, #316]	; (8006434 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80062f6:	69db      	ldr	r3, [r3, #28]
 80062f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d10d      	bne.n	800631c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006300:	4b4c      	ldr	r3, [pc, #304]	; (8006434 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006302:	69db      	ldr	r3, [r3, #28]
 8006304:	4a4b      	ldr	r2, [pc, #300]	; (8006434 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006306:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800630a:	61d3      	str	r3, [r2, #28]
 800630c:	4b49      	ldr	r3, [pc, #292]	; (8006434 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800630e:	69db      	ldr	r3, [r3, #28]
 8006310:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006314:	60bb      	str	r3, [r7, #8]
 8006316:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006318:	2301      	movs	r3, #1
 800631a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800631c:	4b46      	ldr	r3, [pc, #280]	; (8006438 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006324:	2b00      	cmp	r3, #0
 8006326:	d118      	bne.n	800635a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006328:	4b43      	ldr	r3, [pc, #268]	; (8006438 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	4a42      	ldr	r2, [pc, #264]	; (8006438 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800632e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006332:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006334:	f7fd f954 	bl	80035e0 <HAL_GetTick>
 8006338:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800633a:	e008      	b.n	800634e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800633c:	f7fd f950 	bl	80035e0 <HAL_GetTick>
 8006340:	4602      	mov	r2, r0
 8006342:	693b      	ldr	r3, [r7, #16]
 8006344:	1ad3      	subs	r3, r2, r3
 8006346:	2b64      	cmp	r3, #100	; 0x64
 8006348:	d901      	bls.n	800634e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800634a:	2303      	movs	r3, #3
 800634c:	e06d      	b.n	800642a <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800634e:	4b3a      	ldr	r3, [pc, #232]	; (8006438 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006356:	2b00      	cmp	r3, #0
 8006358:	d0f0      	beq.n	800633c <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800635a:	4b36      	ldr	r3, [pc, #216]	; (8006434 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800635c:	6a1b      	ldr	r3, [r3, #32]
 800635e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006362:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	2b00      	cmp	r3, #0
 8006368:	d02e      	beq.n	80063c8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	685b      	ldr	r3, [r3, #4]
 800636e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006372:	68fa      	ldr	r2, [r7, #12]
 8006374:	429a      	cmp	r2, r3
 8006376:	d027      	beq.n	80063c8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006378:	4b2e      	ldr	r3, [pc, #184]	; (8006434 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800637a:	6a1b      	ldr	r3, [r3, #32]
 800637c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006380:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006382:	4b2e      	ldr	r3, [pc, #184]	; (800643c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8006384:	2201      	movs	r2, #1
 8006386:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006388:	4b2c      	ldr	r3, [pc, #176]	; (800643c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800638a:	2200      	movs	r2, #0
 800638c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800638e:	4a29      	ldr	r2, [pc, #164]	; (8006434 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	f003 0301 	and.w	r3, r3, #1
 800639a:	2b00      	cmp	r3, #0
 800639c:	d014      	beq.n	80063c8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800639e:	f7fd f91f 	bl	80035e0 <HAL_GetTick>
 80063a2:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80063a4:	e00a      	b.n	80063bc <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80063a6:	f7fd f91b 	bl	80035e0 <HAL_GetTick>
 80063aa:	4602      	mov	r2, r0
 80063ac:	693b      	ldr	r3, [r7, #16]
 80063ae:	1ad3      	subs	r3, r2, r3
 80063b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80063b4:	4293      	cmp	r3, r2
 80063b6:	d901      	bls.n	80063bc <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80063b8:	2303      	movs	r3, #3
 80063ba:	e036      	b.n	800642a <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80063bc:	4b1d      	ldr	r3, [pc, #116]	; (8006434 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80063be:	6a1b      	ldr	r3, [r3, #32]
 80063c0:	f003 0302 	and.w	r3, r3, #2
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d0ee      	beq.n	80063a6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80063c8:	4b1a      	ldr	r3, [pc, #104]	; (8006434 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80063ca:	6a1b      	ldr	r3, [r3, #32]
 80063cc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	685b      	ldr	r3, [r3, #4]
 80063d4:	4917      	ldr	r1, [pc, #92]	; (8006434 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80063d6:	4313      	orrs	r3, r2
 80063d8:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80063da:	7dfb      	ldrb	r3, [r7, #23]
 80063dc:	2b01      	cmp	r3, #1
 80063de:	d105      	bne.n	80063ec <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80063e0:	4b14      	ldr	r3, [pc, #80]	; (8006434 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80063e2:	69db      	ldr	r3, [r3, #28]
 80063e4:	4a13      	ldr	r2, [pc, #76]	; (8006434 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80063e6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80063ea:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	f003 0302 	and.w	r3, r3, #2
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d008      	beq.n	800640a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80063f8:	4b0e      	ldr	r3, [pc, #56]	; (8006434 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80063fa:	685b      	ldr	r3, [r3, #4]
 80063fc:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	689b      	ldr	r3, [r3, #8]
 8006404:	490b      	ldr	r1, [pc, #44]	; (8006434 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006406:	4313      	orrs	r3, r2
 8006408:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	f003 0310 	and.w	r3, r3, #16
 8006412:	2b00      	cmp	r3, #0
 8006414:	d008      	beq.n	8006428 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006416:	4b07      	ldr	r3, [pc, #28]	; (8006434 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006418:	685b      	ldr	r3, [r3, #4]
 800641a:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	68db      	ldr	r3, [r3, #12]
 8006422:	4904      	ldr	r1, [pc, #16]	; (8006434 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006424:	4313      	orrs	r3, r2
 8006426:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8006428:	2300      	movs	r3, #0
}
 800642a:	4618      	mov	r0, r3
 800642c:	3718      	adds	r7, #24
 800642e:	46bd      	mov	sp, r7
 8006430:	bd80      	pop	{r7, pc}
 8006432:	bf00      	nop
 8006434:	40021000 	.word	0x40021000
 8006438:	40007000 	.word	0x40007000
 800643c:	42420440 	.word	0x42420440

08006440 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006440:	b580      	push	{r7, lr}
 8006442:	b082      	sub	sp, #8
 8006444:	af00      	add	r7, sp, #0
 8006446:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	2b00      	cmp	r3, #0
 800644c:	d101      	bne.n	8006452 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800644e:	2301      	movs	r3, #1
 8006450:	e076      	b.n	8006540 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006456:	2b00      	cmp	r3, #0
 8006458:	d108      	bne.n	800646c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	685b      	ldr	r3, [r3, #4]
 800645e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006462:	d009      	beq.n	8006478 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	2200      	movs	r2, #0
 8006468:	61da      	str	r2, [r3, #28]
 800646a:	e005      	b.n	8006478 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	2200      	movs	r2, #0
 8006470:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	2200      	movs	r2, #0
 8006476:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	2200      	movs	r2, #0
 800647c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006484:	b2db      	uxtb	r3, r3
 8006486:	2b00      	cmp	r3, #0
 8006488:	d106      	bne.n	8006498 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	2200      	movs	r2, #0
 800648e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006492:	6878      	ldr	r0, [r7, #4]
 8006494:	f7fb ff1c 	bl	80022d0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	2202      	movs	r2, #2
 800649c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	681a      	ldr	r2, [r3, #0]
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80064ae:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	685b      	ldr	r3, [r3, #4]
 80064b4:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	689b      	ldr	r3, [r3, #8]
 80064bc:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80064c0:	431a      	orrs	r2, r3
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	68db      	ldr	r3, [r3, #12]
 80064c6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80064ca:	431a      	orrs	r2, r3
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	691b      	ldr	r3, [r3, #16]
 80064d0:	f003 0302 	and.w	r3, r3, #2
 80064d4:	431a      	orrs	r2, r3
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	695b      	ldr	r3, [r3, #20]
 80064da:	f003 0301 	and.w	r3, r3, #1
 80064de:	431a      	orrs	r2, r3
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	699b      	ldr	r3, [r3, #24]
 80064e4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80064e8:	431a      	orrs	r2, r3
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	69db      	ldr	r3, [r3, #28]
 80064ee:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80064f2:	431a      	orrs	r2, r3
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	6a1b      	ldr	r3, [r3, #32]
 80064f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80064fc:	ea42 0103 	orr.w	r1, r2, r3
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006504:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	430a      	orrs	r2, r1
 800650e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	699b      	ldr	r3, [r3, #24]
 8006514:	0c1a      	lsrs	r2, r3, #16
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	f002 0204 	and.w	r2, r2, #4
 800651e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	69da      	ldr	r2, [r3, #28]
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800652e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	2200      	movs	r2, #0
 8006534:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	2201      	movs	r2, #1
 800653a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800653e:	2300      	movs	r3, #0
}
 8006540:	4618      	mov	r0, r3
 8006542:	3708      	adds	r7, #8
 8006544:	46bd      	mov	sp, r7
 8006546:	bd80      	pop	{r7, pc}

08006548 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006548:	b580      	push	{r7, lr}
 800654a:	b088      	sub	sp, #32
 800654c:	af00      	add	r7, sp, #0
 800654e:	60f8      	str	r0, [r7, #12]
 8006550:	60b9      	str	r1, [r7, #8]
 8006552:	603b      	str	r3, [r7, #0]
 8006554:	4613      	mov	r3, r2
 8006556:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006558:	2300      	movs	r3, #0
 800655a:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006562:	2b01      	cmp	r3, #1
 8006564:	d101      	bne.n	800656a <HAL_SPI_Transmit+0x22>
 8006566:	2302      	movs	r3, #2
 8006568:	e126      	b.n	80067b8 <HAL_SPI_Transmit+0x270>
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	2201      	movs	r2, #1
 800656e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006572:	f7fd f835 	bl	80035e0 <HAL_GetTick>
 8006576:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8006578:	88fb      	ldrh	r3, [r7, #6]
 800657a:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006582:	b2db      	uxtb	r3, r3
 8006584:	2b01      	cmp	r3, #1
 8006586:	d002      	beq.n	800658e <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8006588:	2302      	movs	r3, #2
 800658a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800658c:	e10b      	b.n	80067a6 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 800658e:	68bb      	ldr	r3, [r7, #8]
 8006590:	2b00      	cmp	r3, #0
 8006592:	d002      	beq.n	800659a <HAL_SPI_Transmit+0x52>
 8006594:	88fb      	ldrh	r3, [r7, #6]
 8006596:	2b00      	cmp	r3, #0
 8006598:	d102      	bne.n	80065a0 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800659a:	2301      	movs	r3, #1
 800659c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800659e:	e102      	b.n	80067a6 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	2203      	movs	r2, #3
 80065a4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	2200      	movs	r2, #0
 80065ac:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	68ba      	ldr	r2, [r7, #8]
 80065b2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	88fa      	ldrh	r2, [r7, #6]
 80065b8:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	88fa      	ldrh	r2, [r7, #6]
 80065be:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	2200      	movs	r2, #0
 80065c4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	2200      	movs	r2, #0
 80065ca:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	2200      	movs	r2, #0
 80065d0:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	2200      	movs	r2, #0
 80065d6:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	2200      	movs	r2, #0
 80065dc:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	689b      	ldr	r3, [r3, #8]
 80065e2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80065e6:	d10f      	bne.n	8006608 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	681a      	ldr	r2, [r3, #0]
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80065f6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	681a      	ldr	r2, [r3, #0]
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006606:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006612:	2b40      	cmp	r3, #64	; 0x40
 8006614:	d007      	beq.n	8006626 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	681a      	ldr	r2, [r3, #0]
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006624:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	68db      	ldr	r3, [r3, #12]
 800662a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800662e:	d14b      	bne.n	80066c8 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	685b      	ldr	r3, [r3, #4]
 8006634:	2b00      	cmp	r3, #0
 8006636:	d002      	beq.n	800663e <HAL_SPI_Transmit+0xf6>
 8006638:	8afb      	ldrh	r3, [r7, #22]
 800663a:	2b01      	cmp	r3, #1
 800663c:	d13e      	bne.n	80066bc <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006642:	881a      	ldrh	r2, [r3, #0]
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800664e:	1c9a      	adds	r2, r3, #2
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006658:	b29b      	uxth	r3, r3
 800665a:	3b01      	subs	r3, #1
 800665c:	b29a      	uxth	r2, r3
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006662:	e02b      	b.n	80066bc <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	689b      	ldr	r3, [r3, #8]
 800666a:	f003 0302 	and.w	r3, r3, #2
 800666e:	2b02      	cmp	r3, #2
 8006670:	d112      	bne.n	8006698 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006676:	881a      	ldrh	r2, [r3, #0]
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006682:	1c9a      	adds	r2, r3, #2
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800668c:	b29b      	uxth	r3, r3
 800668e:	3b01      	subs	r3, #1
 8006690:	b29a      	uxth	r2, r3
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	86da      	strh	r2, [r3, #54]	; 0x36
 8006696:	e011      	b.n	80066bc <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006698:	f7fc ffa2 	bl	80035e0 <HAL_GetTick>
 800669c:	4602      	mov	r2, r0
 800669e:	69bb      	ldr	r3, [r7, #24]
 80066a0:	1ad3      	subs	r3, r2, r3
 80066a2:	683a      	ldr	r2, [r7, #0]
 80066a4:	429a      	cmp	r2, r3
 80066a6:	d803      	bhi.n	80066b0 <HAL_SPI_Transmit+0x168>
 80066a8:	683b      	ldr	r3, [r7, #0]
 80066aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066ae:	d102      	bne.n	80066b6 <HAL_SPI_Transmit+0x16e>
 80066b0:	683b      	ldr	r3, [r7, #0]
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d102      	bne.n	80066bc <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80066b6:	2303      	movs	r3, #3
 80066b8:	77fb      	strb	r3, [r7, #31]
          goto error;
 80066ba:	e074      	b.n	80067a6 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80066c0:	b29b      	uxth	r3, r3
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d1ce      	bne.n	8006664 <HAL_SPI_Transmit+0x11c>
 80066c6:	e04c      	b.n	8006762 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	685b      	ldr	r3, [r3, #4]
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d002      	beq.n	80066d6 <HAL_SPI_Transmit+0x18e>
 80066d0:	8afb      	ldrh	r3, [r7, #22]
 80066d2:	2b01      	cmp	r3, #1
 80066d4:	d140      	bne.n	8006758 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	330c      	adds	r3, #12
 80066e0:	7812      	ldrb	r2, [r2, #0]
 80066e2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066e8:	1c5a      	adds	r2, r3, #1
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80066f2:	b29b      	uxth	r3, r3
 80066f4:	3b01      	subs	r3, #1
 80066f6:	b29a      	uxth	r2, r3
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80066fc:	e02c      	b.n	8006758 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	689b      	ldr	r3, [r3, #8]
 8006704:	f003 0302 	and.w	r3, r3, #2
 8006708:	2b02      	cmp	r3, #2
 800670a:	d113      	bne.n	8006734 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	330c      	adds	r3, #12
 8006716:	7812      	ldrb	r2, [r2, #0]
 8006718:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800671e:	1c5a      	adds	r2, r3, #1
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006728:	b29b      	uxth	r3, r3
 800672a:	3b01      	subs	r3, #1
 800672c:	b29a      	uxth	r2, r3
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	86da      	strh	r2, [r3, #54]	; 0x36
 8006732:	e011      	b.n	8006758 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006734:	f7fc ff54 	bl	80035e0 <HAL_GetTick>
 8006738:	4602      	mov	r2, r0
 800673a:	69bb      	ldr	r3, [r7, #24]
 800673c:	1ad3      	subs	r3, r2, r3
 800673e:	683a      	ldr	r2, [r7, #0]
 8006740:	429a      	cmp	r2, r3
 8006742:	d803      	bhi.n	800674c <HAL_SPI_Transmit+0x204>
 8006744:	683b      	ldr	r3, [r7, #0]
 8006746:	f1b3 3fff 	cmp.w	r3, #4294967295
 800674a:	d102      	bne.n	8006752 <HAL_SPI_Transmit+0x20a>
 800674c:	683b      	ldr	r3, [r7, #0]
 800674e:	2b00      	cmp	r3, #0
 8006750:	d102      	bne.n	8006758 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8006752:	2303      	movs	r3, #3
 8006754:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006756:	e026      	b.n	80067a6 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800675c:	b29b      	uxth	r3, r3
 800675e:	2b00      	cmp	r3, #0
 8006760:	d1cd      	bne.n	80066fe <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006762:	69ba      	ldr	r2, [r7, #24]
 8006764:	6839      	ldr	r1, [r7, #0]
 8006766:	68f8      	ldr	r0, [r7, #12]
 8006768:	f000 f8b2 	bl	80068d0 <SPI_EndRxTxTransaction>
 800676c:	4603      	mov	r3, r0
 800676e:	2b00      	cmp	r3, #0
 8006770:	d002      	beq.n	8006778 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	2220      	movs	r2, #32
 8006776:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	689b      	ldr	r3, [r3, #8]
 800677c:	2b00      	cmp	r3, #0
 800677e:	d10a      	bne.n	8006796 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006780:	2300      	movs	r3, #0
 8006782:	613b      	str	r3, [r7, #16]
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	68db      	ldr	r3, [r3, #12]
 800678a:	613b      	str	r3, [r7, #16]
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	689b      	ldr	r3, [r3, #8]
 8006792:	613b      	str	r3, [r7, #16]
 8006794:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800679a:	2b00      	cmp	r3, #0
 800679c:	d002      	beq.n	80067a4 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 800679e:	2301      	movs	r3, #1
 80067a0:	77fb      	strb	r3, [r7, #31]
 80067a2:	e000      	b.n	80067a6 <HAL_SPI_Transmit+0x25e>
  }

error:
 80067a4:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	2201      	movs	r2, #1
 80067aa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	2200      	movs	r2, #0
 80067b2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80067b6:	7ffb      	ldrb	r3, [r7, #31]
}
 80067b8:	4618      	mov	r0, r3
 80067ba:	3720      	adds	r7, #32
 80067bc:	46bd      	mov	sp, r7
 80067be:	bd80      	pop	{r7, pc}

080067c0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80067c0:	b580      	push	{r7, lr}
 80067c2:	b088      	sub	sp, #32
 80067c4:	af00      	add	r7, sp, #0
 80067c6:	60f8      	str	r0, [r7, #12]
 80067c8:	60b9      	str	r1, [r7, #8]
 80067ca:	603b      	str	r3, [r7, #0]
 80067cc:	4613      	mov	r3, r2
 80067ce:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80067d0:	f7fc ff06 	bl	80035e0 <HAL_GetTick>
 80067d4:	4602      	mov	r2, r0
 80067d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067d8:	1a9b      	subs	r3, r3, r2
 80067da:	683a      	ldr	r2, [r7, #0]
 80067dc:	4413      	add	r3, r2
 80067de:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80067e0:	f7fc fefe 	bl	80035e0 <HAL_GetTick>
 80067e4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80067e6:	4b39      	ldr	r3, [pc, #228]	; (80068cc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	015b      	lsls	r3, r3, #5
 80067ec:	0d1b      	lsrs	r3, r3, #20
 80067ee:	69fa      	ldr	r2, [r7, #28]
 80067f0:	fb02 f303 	mul.w	r3, r2, r3
 80067f4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80067f6:	e054      	b.n	80068a2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80067f8:	683b      	ldr	r3, [r7, #0]
 80067fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067fe:	d050      	beq.n	80068a2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006800:	f7fc feee 	bl	80035e0 <HAL_GetTick>
 8006804:	4602      	mov	r2, r0
 8006806:	69bb      	ldr	r3, [r7, #24]
 8006808:	1ad3      	subs	r3, r2, r3
 800680a:	69fa      	ldr	r2, [r7, #28]
 800680c:	429a      	cmp	r2, r3
 800680e:	d902      	bls.n	8006816 <SPI_WaitFlagStateUntilTimeout+0x56>
 8006810:	69fb      	ldr	r3, [r7, #28]
 8006812:	2b00      	cmp	r3, #0
 8006814:	d13d      	bne.n	8006892 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	685a      	ldr	r2, [r3, #4]
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006824:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	685b      	ldr	r3, [r3, #4]
 800682a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800682e:	d111      	bne.n	8006854 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	689b      	ldr	r3, [r3, #8]
 8006834:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006838:	d004      	beq.n	8006844 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	689b      	ldr	r3, [r3, #8]
 800683e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006842:	d107      	bne.n	8006854 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	681a      	ldr	r2, [r3, #0]
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006852:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006858:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800685c:	d10f      	bne.n	800687e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	681a      	ldr	r2, [r3, #0]
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800686c:	601a      	str	r2, [r3, #0]
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	681a      	ldr	r2, [r3, #0]
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800687c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	2201      	movs	r2, #1
 8006882:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	2200      	movs	r2, #0
 800688a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800688e:	2303      	movs	r3, #3
 8006890:	e017      	b.n	80068c2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8006892:	697b      	ldr	r3, [r7, #20]
 8006894:	2b00      	cmp	r3, #0
 8006896:	d101      	bne.n	800689c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006898:	2300      	movs	r3, #0
 800689a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800689c:	697b      	ldr	r3, [r7, #20]
 800689e:	3b01      	subs	r3, #1
 80068a0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	689a      	ldr	r2, [r3, #8]
 80068a8:	68bb      	ldr	r3, [r7, #8]
 80068aa:	4013      	ands	r3, r2
 80068ac:	68ba      	ldr	r2, [r7, #8]
 80068ae:	429a      	cmp	r2, r3
 80068b0:	bf0c      	ite	eq
 80068b2:	2301      	moveq	r3, #1
 80068b4:	2300      	movne	r3, #0
 80068b6:	b2db      	uxtb	r3, r3
 80068b8:	461a      	mov	r2, r3
 80068ba:	79fb      	ldrb	r3, [r7, #7]
 80068bc:	429a      	cmp	r2, r3
 80068be:	d19b      	bne.n	80067f8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80068c0:	2300      	movs	r3, #0
}
 80068c2:	4618      	mov	r0, r3
 80068c4:	3720      	adds	r7, #32
 80068c6:	46bd      	mov	sp, r7
 80068c8:	bd80      	pop	{r7, pc}
 80068ca:	bf00      	nop
 80068cc:	2000000c 	.word	0x2000000c

080068d0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80068d0:	b580      	push	{r7, lr}
 80068d2:	b086      	sub	sp, #24
 80068d4:	af02      	add	r7, sp, #8
 80068d6:	60f8      	str	r0, [r7, #12]
 80068d8:	60b9      	str	r1, [r7, #8]
 80068da:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	9300      	str	r3, [sp, #0]
 80068e0:	68bb      	ldr	r3, [r7, #8]
 80068e2:	2200      	movs	r2, #0
 80068e4:	2180      	movs	r1, #128	; 0x80
 80068e6:	68f8      	ldr	r0, [r7, #12]
 80068e8:	f7ff ff6a 	bl	80067c0 <SPI_WaitFlagStateUntilTimeout>
 80068ec:	4603      	mov	r3, r0
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d007      	beq.n	8006902 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80068f6:	f043 0220 	orr.w	r2, r3, #32
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 80068fe:	2303      	movs	r3, #3
 8006900:	e000      	b.n	8006904 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8006902:	2300      	movs	r3, #0
}
 8006904:	4618      	mov	r0, r3
 8006906:	3710      	adds	r7, #16
 8006908:	46bd      	mov	sp, r7
 800690a:	bd80      	pop	{r7, pc}

0800690c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800690c:	b580      	push	{r7, lr}
 800690e:	b082      	sub	sp, #8
 8006910:	af00      	add	r7, sp, #0
 8006912:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	2b00      	cmp	r3, #0
 8006918:	d101      	bne.n	800691e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800691a:	2301      	movs	r3, #1
 800691c:	e041      	b.n	80069a2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006924:	b2db      	uxtb	r3, r3
 8006926:	2b00      	cmp	r3, #0
 8006928:	d106      	bne.n	8006938 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	2200      	movs	r2, #0
 800692e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006932:	6878      	ldr	r0, [r7, #4]
 8006934:	f7fb ffcc 	bl	80028d0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	2202      	movs	r2, #2
 800693c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681a      	ldr	r2, [r3, #0]
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	3304      	adds	r3, #4
 8006948:	4619      	mov	r1, r3
 800694a:	4610      	mov	r0, r2
 800694c:	f000 fb0a 	bl	8006f64 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	2201      	movs	r2, #1
 8006954:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	2201      	movs	r2, #1
 800695c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	2201      	movs	r2, #1
 8006964:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	2201      	movs	r2, #1
 800696c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	2201      	movs	r2, #1
 8006974:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	2201      	movs	r2, #1
 800697c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	2201      	movs	r2, #1
 8006984:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	2201      	movs	r2, #1
 800698c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	2201      	movs	r2, #1
 8006994:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	2201      	movs	r2, #1
 800699c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80069a0:	2300      	movs	r3, #0
}
 80069a2:	4618      	mov	r0, r3
 80069a4:	3708      	adds	r7, #8
 80069a6:	46bd      	mov	sp, r7
 80069a8:	bd80      	pop	{r7, pc}

080069aa <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80069aa:	b580      	push	{r7, lr}
 80069ac:	b082      	sub	sp, #8
 80069ae:	af00      	add	r7, sp, #0
 80069b0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d101      	bne.n	80069bc <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80069b8:	2301      	movs	r3, #1
 80069ba:	e041      	b.n	8006a40 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80069c2:	b2db      	uxtb	r3, r3
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d106      	bne.n	80069d6 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	2200      	movs	r2, #0
 80069cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80069d0:	6878      	ldr	r0, [r7, #4]
 80069d2:	f7fb ff39 	bl	8002848 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	2202      	movs	r2, #2
 80069da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681a      	ldr	r2, [r3, #0]
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	3304      	adds	r3, #4
 80069e6:	4619      	mov	r1, r3
 80069e8:	4610      	mov	r0, r2
 80069ea:	f000 fabb 	bl	8006f64 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	2201      	movs	r2, #1
 80069f2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	2201      	movs	r2, #1
 80069fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	2201      	movs	r2, #1
 8006a02:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	2201      	movs	r2, #1
 8006a0a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	2201      	movs	r2, #1
 8006a12:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	2201      	movs	r2, #1
 8006a1a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	2201      	movs	r2, #1
 8006a22:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	2201      	movs	r2, #1
 8006a2a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	2201      	movs	r2, #1
 8006a32:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	2201      	movs	r2, #1
 8006a3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006a3e:	2300      	movs	r3, #0
}
 8006a40:	4618      	mov	r0, r3
 8006a42:	3708      	adds	r7, #8
 8006a44:	46bd      	mov	sp, r7
 8006a46:	bd80      	pop	{r7, pc}

08006a48 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006a48:	b580      	push	{r7, lr}
 8006a4a:	b082      	sub	sp, #8
 8006a4c:	af00      	add	r7, sp, #0
 8006a4e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	691b      	ldr	r3, [r3, #16]
 8006a56:	f003 0302 	and.w	r3, r3, #2
 8006a5a:	2b02      	cmp	r3, #2
 8006a5c:	d122      	bne.n	8006aa4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	68db      	ldr	r3, [r3, #12]
 8006a64:	f003 0302 	and.w	r3, r3, #2
 8006a68:	2b02      	cmp	r3, #2
 8006a6a:	d11b      	bne.n	8006aa4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	f06f 0202 	mvn.w	r2, #2
 8006a74:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	2201      	movs	r2, #1
 8006a7a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	699b      	ldr	r3, [r3, #24]
 8006a82:	f003 0303 	and.w	r3, r3, #3
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d003      	beq.n	8006a92 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006a8a:	6878      	ldr	r0, [r7, #4]
 8006a8c:	f000 fa4e 	bl	8006f2c <HAL_TIM_IC_CaptureCallback>
 8006a90:	e005      	b.n	8006a9e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006a92:	6878      	ldr	r0, [r7, #4]
 8006a94:	f000 fa41 	bl	8006f1a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006a98:	6878      	ldr	r0, [r7, #4]
 8006a9a:	f000 fa50 	bl	8006f3e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	2200      	movs	r2, #0
 8006aa2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	691b      	ldr	r3, [r3, #16]
 8006aaa:	f003 0304 	and.w	r3, r3, #4
 8006aae:	2b04      	cmp	r3, #4
 8006ab0:	d122      	bne.n	8006af8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	68db      	ldr	r3, [r3, #12]
 8006ab8:	f003 0304 	and.w	r3, r3, #4
 8006abc:	2b04      	cmp	r3, #4
 8006abe:	d11b      	bne.n	8006af8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	f06f 0204 	mvn.w	r2, #4
 8006ac8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	2202      	movs	r2, #2
 8006ace:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	699b      	ldr	r3, [r3, #24]
 8006ad6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d003      	beq.n	8006ae6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006ade:	6878      	ldr	r0, [r7, #4]
 8006ae0:	f000 fa24 	bl	8006f2c <HAL_TIM_IC_CaptureCallback>
 8006ae4:	e005      	b.n	8006af2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006ae6:	6878      	ldr	r0, [r7, #4]
 8006ae8:	f000 fa17 	bl	8006f1a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006aec:	6878      	ldr	r0, [r7, #4]
 8006aee:	f000 fa26 	bl	8006f3e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	2200      	movs	r2, #0
 8006af6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	691b      	ldr	r3, [r3, #16]
 8006afe:	f003 0308 	and.w	r3, r3, #8
 8006b02:	2b08      	cmp	r3, #8
 8006b04:	d122      	bne.n	8006b4c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	68db      	ldr	r3, [r3, #12]
 8006b0c:	f003 0308 	and.w	r3, r3, #8
 8006b10:	2b08      	cmp	r3, #8
 8006b12:	d11b      	bne.n	8006b4c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	f06f 0208 	mvn.w	r2, #8
 8006b1c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	2204      	movs	r2, #4
 8006b22:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	69db      	ldr	r3, [r3, #28]
 8006b2a:	f003 0303 	and.w	r3, r3, #3
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d003      	beq.n	8006b3a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006b32:	6878      	ldr	r0, [r7, #4]
 8006b34:	f000 f9fa 	bl	8006f2c <HAL_TIM_IC_CaptureCallback>
 8006b38:	e005      	b.n	8006b46 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b3a:	6878      	ldr	r0, [r7, #4]
 8006b3c:	f000 f9ed 	bl	8006f1a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b40:	6878      	ldr	r0, [r7, #4]
 8006b42:	f000 f9fc 	bl	8006f3e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	2200      	movs	r2, #0
 8006b4a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	691b      	ldr	r3, [r3, #16]
 8006b52:	f003 0310 	and.w	r3, r3, #16
 8006b56:	2b10      	cmp	r3, #16
 8006b58:	d122      	bne.n	8006ba0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	68db      	ldr	r3, [r3, #12]
 8006b60:	f003 0310 	and.w	r3, r3, #16
 8006b64:	2b10      	cmp	r3, #16
 8006b66:	d11b      	bne.n	8006ba0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	f06f 0210 	mvn.w	r2, #16
 8006b70:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	2208      	movs	r2, #8
 8006b76:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	69db      	ldr	r3, [r3, #28]
 8006b7e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d003      	beq.n	8006b8e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006b86:	6878      	ldr	r0, [r7, #4]
 8006b88:	f000 f9d0 	bl	8006f2c <HAL_TIM_IC_CaptureCallback>
 8006b8c:	e005      	b.n	8006b9a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b8e:	6878      	ldr	r0, [r7, #4]
 8006b90:	f000 f9c3 	bl	8006f1a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b94:	6878      	ldr	r0, [r7, #4]
 8006b96:	f000 f9d2 	bl	8006f3e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	2200      	movs	r2, #0
 8006b9e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	691b      	ldr	r3, [r3, #16]
 8006ba6:	f003 0301 	and.w	r3, r3, #1
 8006baa:	2b01      	cmp	r3, #1
 8006bac:	d10e      	bne.n	8006bcc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	68db      	ldr	r3, [r3, #12]
 8006bb4:	f003 0301 	and.w	r3, r3, #1
 8006bb8:	2b01      	cmp	r3, #1
 8006bba:	d107      	bne.n	8006bcc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	f06f 0201 	mvn.w	r2, #1
 8006bc4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006bc6:	6878      	ldr	r0, [r7, #4]
 8006bc8:	f000 f99e 	bl	8006f08 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	691b      	ldr	r3, [r3, #16]
 8006bd2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006bd6:	2b80      	cmp	r3, #128	; 0x80
 8006bd8:	d10e      	bne.n	8006bf8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	68db      	ldr	r3, [r3, #12]
 8006be0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006be4:	2b80      	cmp	r3, #128	; 0x80
 8006be6:	d107      	bne.n	8006bf8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006bf0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006bf2:	6878      	ldr	r0, [r7, #4]
 8006bf4:	f000 fc23 	bl	800743e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	691b      	ldr	r3, [r3, #16]
 8006bfe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c02:	2b40      	cmp	r3, #64	; 0x40
 8006c04:	d10e      	bne.n	8006c24 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	68db      	ldr	r3, [r3, #12]
 8006c0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c10:	2b40      	cmp	r3, #64	; 0x40
 8006c12:	d107      	bne.n	8006c24 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006c1c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006c1e:	6878      	ldr	r0, [r7, #4]
 8006c20:	f000 f996 	bl	8006f50 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	691b      	ldr	r3, [r3, #16]
 8006c2a:	f003 0320 	and.w	r3, r3, #32
 8006c2e:	2b20      	cmp	r3, #32
 8006c30:	d10e      	bne.n	8006c50 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	68db      	ldr	r3, [r3, #12]
 8006c38:	f003 0320 	and.w	r3, r3, #32
 8006c3c:	2b20      	cmp	r3, #32
 8006c3e:	d107      	bne.n	8006c50 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	f06f 0220 	mvn.w	r2, #32
 8006c48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006c4a:	6878      	ldr	r0, [r7, #4]
 8006c4c:	f000 fbee 	bl	800742c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006c50:	bf00      	nop
 8006c52:	3708      	adds	r7, #8
 8006c54:	46bd      	mov	sp, r7
 8006c56:	bd80      	pop	{r7, pc}

08006c58 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8006c58:	b580      	push	{r7, lr}
 8006c5a:	b084      	sub	sp, #16
 8006c5c:	af00      	add	r7, sp, #0
 8006c5e:	60f8      	str	r0, [r7, #12]
 8006c60:	60b9      	str	r1, [r7, #8]
 8006c62:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006c6a:	2b01      	cmp	r3, #1
 8006c6c:	d101      	bne.n	8006c72 <HAL_TIM_IC_ConfigChannel+0x1a>
 8006c6e:	2302      	movs	r3, #2
 8006c70:	e082      	b.n	8006d78 <HAL_TIM_IC_ConfigChannel+0x120>
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	2201      	movs	r2, #1
 8006c76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d11b      	bne.n	8006cb8 <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	6818      	ldr	r0, [r3, #0]
 8006c84:	68bb      	ldr	r3, [r7, #8]
 8006c86:	6819      	ldr	r1, [r3, #0]
 8006c88:	68bb      	ldr	r3, [r7, #8]
 8006c8a:	685a      	ldr	r2, [r3, #4]
 8006c8c:	68bb      	ldr	r3, [r7, #8]
 8006c8e:	68db      	ldr	r3, [r3, #12]
 8006c90:	f000 f9ca 	bl	8007028 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	699a      	ldr	r2, [r3, #24]
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	f022 020c 	bic.w	r2, r2, #12
 8006ca2:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	6999      	ldr	r1, [r3, #24]
 8006caa:	68bb      	ldr	r3, [r7, #8]
 8006cac:	689a      	ldr	r2, [r3, #8]
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	430a      	orrs	r2, r1
 8006cb4:	619a      	str	r2, [r3, #24]
 8006cb6:	e05a      	b.n	8006d6e <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	2b04      	cmp	r3, #4
 8006cbc:	d11c      	bne.n	8006cf8 <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	6818      	ldr	r0, [r3, #0]
 8006cc2:	68bb      	ldr	r3, [r7, #8]
 8006cc4:	6819      	ldr	r1, [r3, #0]
 8006cc6:	68bb      	ldr	r3, [r7, #8]
 8006cc8:	685a      	ldr	r2, [r3, #4]
 8006cca:	68bb      	ldr	r3, [r7, #8]
 8006ccc:	68db      	ldr	r3, [r3, #12]
 8006cce:	f000 fa33 	bl	8007138 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	699a      	ldr	r2, [r3, #24]
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8006ce0:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	6999      	ldr	r1, [r3, #24]
 8006ce8:	68bb      	ldr	r3, [r7, #8]
 8006cea:	689b      	ldr	r3, [r3, #8]
 8006cec:	021a      	lsls	r2, r3, #8
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	430a      	orrs	r2, r1
 8006cf4:	619a      	str	r2, [r3, #24]
 8006cf6:	e03a      	b.n	8006d6e <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	2b08      	cmp	r3, #8
 8006cfc:	d11b      	bne.n	8006d36 <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	6818      	ldr	r0, [r3, #0]
 8006d02:	68bb      	ldr	r3, [r7, #8]
 8006d04:	6819      	ldr	r1, [r3, #0]
 8006d06:	68bb      	ldr	r3, [r7, #8]
 8006d08:	685a      	ldr	r2, [r3, #4]
 8006d0a:	68bb      	ldr	r3, [r7, #8]
 8006d0c:	68db      	ldr	r3, [r3, #12]
 8006d0e:	f000 fa7e 	bl	800720e <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	69da      	ldr	r2, [r3, #28]
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	f022 020c 	bic.w	r2, r2, #12
 8006d20:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	69d9      	ldr	r1, [r3, #28]
 8006d28:	68bb      	ldr	r3, [r7, #8]
 8006d2a:	689a      	ldr	r2, [r3, #8]
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	430a      	orrs	r2, r1
 8006d32:	61da      	str	r2, [r3, #28]
 8006d34:	e01b      	b.n	8006d6e <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	6818      	ldr	r0, [r3, #0]
 8006d3a:	68bb      	ldr	r3, [r7, #8]
 8006d3c:	6819      	ldr	r1, [r3, #0]
 8006d3e:	68bb      	ldr	r3, [r7, #8]
 8006d40:	685a      	ldr	r2, [r3, #4]
 8006d42:	68bb      	ldr	r3, [r7, #8]
 8006d44:	68db      	ldr	r3, [r3, #12]
 8006d46:	f000 fa9d 	bl	8007284 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	69da      	ldr	r2, [r3, #28]
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8006d58:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	69d9      	ldr	r1, [r3, #28]
 8006d60:	68bb      	ldr	r3, [r7, #8]
 8006d62:	689b      	ldr	r3, [r3, #8]
 8006d64:	021a      	lsls	r2, r3, #8
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	430a      	orrs	r2, r1
 8006d6c:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	2200      	movs	r2, #0
 8006d72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006d76:	2300      	movs	r3, #0
}
 8006d78:	4618      	mov	r0, r3
 8006d7a:	3710      	adds	r7, #16
 8006d7c:	46bd      	mov	sp, r7
 8006d7e:	bd80      	pop	{r7, pc}

08006d80 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006d80:	b580      	push	{r7, lr}
 8006d82:	b084      	sub	sp, #16
 8006d84:	af00      	add	r7, sp, #0
 8006d86:	6078      	str	r0, [r7, #4]
 8006d88:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006d90:	2b01      	cmp	r3, #1
 8006d92:	d101      	bne.n	8006d98 <HAL_TIM_ConfigClockSource+0x18>
 8006d94:	2302      	movs	r3, #2
 8006d96:	e0b3      	b.n	8006f00 <HAL_TIM_ConfigClockSource+0x180>
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	2201      	movs	r2, #1
 8006d9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	2202      	movs	r2, #2
 8006da4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	689b      	ldr	r3, [r3, #8]
 8006dae:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006db6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006dbe:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	68fa      	ldr	r2, [r7, #12]
 8006dc6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006dc8:	683b      	ldr	r3, [r7, #0]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006dd0:	d03e      	beq.n	8006e50 <HAL_TIM_ConfigClockSource+0xd0>
 8006dd2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006dd6:	f200 8087 	bhi.w	8006ee8 <HAL_TIM_ConfigClockSource+0x168>
 8006dda:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006dde:	f000 8085 	beq.w	8006eec <HAL_TIM_ConfigClockSource+0x16c>
 8006de2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006de6:	d87f      	bhi.n	8006ee8 <HAL_TIM_ConfigClockSource+0x168>
 8006de8:	2b70      	cmp	r3, #112	; 0x70
 8006dea:	d01a      	beq.n	8006e22 <HAL_TIM_ConfigClockSource+0xa2>
 8006dec:	2b70      	cmp	r3, #112	; 0x70
 8006dee:	d87b      	bhi.n	8006ee8 <HAL_TIM_ConfigClockSource+0x168>
 8006df0:	2b60      	cmp	r3, #96	; 0x60
 8006df2:	d050      	beq.n	8006e96 <HAL_TIM_ConfigClockSource+0x116>
 8006df4:	2b60      	cmp	r3, #96	; 0x60
 8006df6:	d877      	bhi.n	8006ee8 <HAL_TIM_ConfigClockSource+0x168>
 8006df8:	2b50      	cmp	r3, #80	; 0x50
 8006dfa:	d03c      	beq.n	8006e76 <HAL_TIM_ConfigClockSource+0xf6>
 8006dfc:	2b50      	cmp	r3, #80	; 0x50
 8006dfe:	d873      	bhi.n	8006ee8 <HAL_TIM_ConfigClockSource+0x168>
 8006e00:	2b40      	cmp	r3, #64	; 0x40
 8006e02:	d058      	beq.n	8006eb6 <HAL_TIM_ConfigClockSource+0x136>
 8006e04:	2b40      	cmp	r3, #64	; 0x40
 8006e06:	d86f      	bhi.n	8006ee8 <HAL_TIM_ConfigClockSource+0x168>
 8006e08:	2b30      	cmp	r3, #48	; 0x30
 8006e0a:	d064      	beq.n	8006ed6 <HAL_TIM_ConfigClockSource+0x156>
 8006e0c:	2b30      	cmp	r3, #48	; 0x30
 8006e0e:	d86b      	bhi.n	8006ee8 <HAL_TIM_ConfigClockSource+0x168>
 8006e10:	2b20      	cmp	r3, #32
 8006e12:	d060      	beq.n	8006ed6 <HAL_TIM_ConfigClockSource+0x156>
 8006e14:	2b20      	cmp	r3, #32
 8006e16:	d867      	bhi.n	8006ee8 <HAL_TIM_ConfigClockSource+0x168>
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d05c      	beq.n	8006ed6 <HAL_TIM_ConfigClockSource+0x156>
 8006e1c:	2b10      	cmp	r3, #16
 8006e1e:	d05a      	beq.n	8006ed6 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8006e20:	e062      	b.n	8006ee8 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	6818      	ldr	r0, [r3, #0]
 8006e26:	683b      	ldr	r3, [r7, #0]
 8006e28:	6899      	ldr	r1, [r3, #8]
 8006e2a:	683b      	ldr	r3, [r7, #0]
 8006e2c:	685a      	ldr	r2, [r3, #4]
 8006e2e:	683b      	ldr	r3, [r7, #0]
 8006e30:	68db      	ldr	r3, [r3, #12]
 8006e32:	f000 fa7d 	bl	8007330 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	689b      	ldr	r3, [r3, #8]
 8006e3c:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006e44:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	68fa      	ldr	r2, [r7, #12]
 8006e4c:	609a      	str	r2, [r3, #8]
      break;
 8006e4e:	e04e      	b.n	8006eee <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	6818      	ldr	r0, [r3, #0]
 8006e54:	683b      	ldr	r3, [r7, #0]
 8006e56:	6899      	ldr	r1, [r3, #8]
 8006e58:	683b      	ldr	r3, [r7, #0]
 8006e5a:	685a      	ldr	r2, [r3, #4]
 8006e5c:	683b      	ldr	r3, [r7, #0]
 8006e5e:	68db      	ldr	r3, [r3, #12]
 8006e60:	f000 fa66 	bl	8007330 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	689a      	ldr	r2, [r3, #8]
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006e72:	609a      	str	r2, [r3, #8]
      break;
 8006e74:	e03b      	b.n	8006eee <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	6818      	ldr	r0, [r3, #0]
 8006e7a:	683b      	ldr	r3, [r7, #0]
 8006e7c:	6859      	ldr	r1, [r3, #4]
 8006e7e:	683b      	ldr	r3, [r7, #0]
 8006e80:	68db      	ldr	r3, [r3, #12]
 8006e82:	461a      	mov	r2, r3
 8006e84:	f000 f92a 	bl	80070dc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	2150      	movs	r1, #80	; 0x50
 8006e8e:	4618      	mov	r0, r3
 8006e90:	f000 fa34 	bl	80072fc <TIM_ITRx_SetConfig>
      break;
 8006e94:	e02b      	b.n	8006eee <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	6818      	ldr	r0, [r3, #0]
 8006e9a:	683b      	ldr	r3, [r7, #0]
 8006e9c:	6859      	ldr	r1, [r3, #4]
 8006e9e:	683b      	ldr	r3, [r7, #0]
 8006ea0:	68db      	ldr	r3, [r3, #12]
 8006ea2:	461a      	mov	r2, r3
 8006ea4:	f000 f984 	bl	80071b0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	2160      	movs	r1, #96	; 0x60
 8006eae:	4618      	mov	r0, r3
 8006eb0:	f000 fa24 	bl	80072fc <TIM_ITRx_SetConfig>
      break;
 8006eb4:	e01b      	b.n	8006eee <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	6818      	ldr	r0, [r3, #0]
 8006eba:	683b      	ldr	r3, [r7, #0]
 8006ebc:	6859      	ldr	r1, [r3, #4]
 8006ebe:	683b      	ldr	r3, [r7, #0]
 8006ec0:	68db      	ldr	r3, [r3, #12]
 8006ec2:	461a      	mov	r2, r3
 8006ec4:	f000 f90a 	bl	80070dc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	2140      	movs	r1, #64	; 0x40
 8006ece:	4618      	mov	r0, r3
 8006ed0:	f000 fa14 	bl	80072fc <TIM_ITRx_SetConfig>
      break;
 8006ed4:	e00b      	b.n	8006eee <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681a      	ldr	r2, [r3, #0]
 8006eda:	683b      	ldr	r3, [r7, #0]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	4619      	mov	r1, r3
 8006ee0:	4610      	mov	r0, r2
 8006ee2:	f000 fa0b 	bl	80072fc <TIM_ITRx_SetConfig>
        break;
 8006ee6:	e002      	b.n	8006eee <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8006ee8:	bf00      	nop
 8006eea:	e000      	b.n	8006eee <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8006eec:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	2201      	movs	r2, #1
 8006ef2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	2200      	movs	r2, #0
 8006efa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006efe:	2300      	movs	r3, #0
}
 8006f00:	4618      	mov	r0, r3
 8006f02:	3710      	adds	r7, #16
 8006f04:	46bd      	mov	sp, r7
 8006f06:	bd80      	pop	{r7, pc}

08006f08 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006f08:	b480      	push	{r7}
 8006f0a:	b083      	sub	sp, #12
 8006f0c:	af00      	add	r7, sp, #0
 8006f0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8006f10:	bf00      	nop
 8006f12:	370c      	adds	r7, #12
 8006f14:	46bd      	mov	sp, r7
 8006f16:	bc80      	pop	{r7}
 8006f18:	4770      	bx	lr

08006f1a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006f1a:	b480      	push	{r7}
 8006f1c:	b083      	sub	sp, #12
 8006f1e:	af00      	add	r7, sp, #0
 8006f20:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006f22:	bf00      	nop
 8006f24:	370c      	adds	r7, #12
 8006f26:	46bd      	mov	sp, r7
 8006f28:	bc80      	pop	{r7}
 8006f2a:	4770      	bx	lr

08006f2c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006f2c:	b480      	push	{r7}
 8006f2e:	b083      	sub	sp, #12
 8006f30:	af00      	add	r7, sp, #0
 8006f32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006f34:	bf00      	nop
 8006f36:	370c      	adds	r7, #12
 8006f38:	46bd      	mov	sp, r7
 8006f3a:	bc80      	pop	{r7}
 8006f3c:	4770      	bx	lr

08006f3e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006f3e:	b480      	push	{r7}
 8006f40:	b083      	sub	sp, #12
 8006f42:	af00      	add	r7, sp, #0
 8006f44:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006f46:	bf00      	nop
 8006f48:	370c      	adds	r7, #12
 8006f4a:	46bd      	mov	sp, r7
 8006f4c:	bc80      	pop	{r7}
 8006f4e:	4770      	bx	lr

08006f50 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006f50:	b480      	push	{r7}
 8006f52:	b083      	sub	sp, #12
 8006f54:	af00      	add	r7, sp, #0
 8006f56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006f58:	bf00      	nop
 8006f5a:	370c      	adds	r7, #12
 8006f5c:	46bd      	mov	sp, r7
 8006f5e:	bc80      	pop	{r7}
 8006f60:	4770      	bx	lr
	...

08006f64 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006f64:	b480      	push	{r7}
 8006f66:	b085      	sub	sp, #20
 8006f68:	af00      	add	r7, sp, #0
 8006f6a:	6078      	str	r0, [r7, #4]
 8006f6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	4a29      	ldr	r2, [pc, #164]	; (800701c <TIM_Base_SetConfig+0xb8>)
 8006f78:	4293      	cmp	r3, r2
 8006f7a:	d00b      	beq.n	8006f94 <TIM_Base_SetConfig+0x30>
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006f82:	d007      	beq.n	8006f94 <TIM_Base_SetConfig+0x30>
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	4a26      	ldr	r2, [pc, #152]	; (8007020 <TIM_Base_SetConfig+0xbc>)
 8006f88:	4293      	cmp	r3, r2
 8006f8a:	d003      	beq.n	8006f94 <TIM_Base_SetConfig+0x30>
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	4a25      	ldr	r2, [pc, #148]	; (8007024 <TIM_Base_SetConfig+0xc0>)
 8006f90:	4293      	cmp	r3, r2
 8006f92:	d108      	bne.n	8006fa6 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f9a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006f9c:	683b      	ldr	r3, [r7, #0]
 8006f9e:	685b      	ldr	r3, [r3, #4]
 8006fa0:	68fa      	ldr	r2, [r7, #12]
 8006fa2:	4313      	orrs	r3, r2
 8006fa4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	4a1c      	ldr	r2, [pc, #112]	; (800701c <TIM_Base_SetConfig+0xb8>)
 8006faa:	4293      	cmp	r3, r2
 8006fac:	d00b      	beq.n	8006fc6 <TIM_Base_SetConfig+0x62>
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006fb4:	d007      	beq.n	8006fc6 <TIM_Base_SetConfig+0x62>
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	4a19      	ldr	r2, [pc, #100]	; (8007020 <TIM_Base_SetConfig+0xbc>)
 8006fba:	4293      	cmp	r3, r2
 8006fbc:	d003      	beq.n	8006fc6 <TIM_Base_SetConfig+0x62>
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	4a18      	ldr	r2, [pc, #96]	; (8007024 <TIM_Base_SetConfig+0xc0>)
 8006fc2:	4293      	cmp	r3, r2
 8006fc4:	d108      	bne.n	8006fd8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006fcc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006fce:	683b      	ldr	r3, [r7, #0]
 8006fd0:	68db      	ldr	r3, [r3, #12]
 8006fd2:	68fa      	ldr	r2, [r7, #12]
 8006fd4:	4313      	orrs	r3, r2
 8006fd6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006fde:	683b      	ldr	r3, [r7, #0]
 8006fe0:	695b      	ldr	r3, [r3, #20]
 8006fe2:	4313      	orrs	r3, r2
 8006fe4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	68fa      	ldr	r2, [r7, #12]
 8006fea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006fec:	683b      	ldr	r3, [r7, #0]
 8006fee:	689a      	ldr	r2, [r3, #8]
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006ff4:	683b      	ldr	r3, [r7, #0]
 8006ff6:	681a      	ldr	r2, [r3, #0]
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	4a07      	ldr	r2, [pc, #28]	; (800701c <TIM_Base_SetConfig+0xb8>)
 8007000:	4293      	cmp	r3, r2
 8007002:	d103      	bne.n	800700c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007004:	683b      	ldr	r3, [r7, #0]
 8007006:	691a      	ldr	r2, [r3, #16]
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	2201      	movs	r2, #1
 8007010:	615a      	str	r2, [r3, #20]
}
 8007012:	bf00      	nop
 8007014:	3714      	adds	r7, #20
 8007016:	46bd      	mov	sp, r7
 8007018:	bc80      	pop	{r7}
 800701a:	4770      	bx	lr
 800701c:	40012c00 	.word	0x40012c00
 8007020:	40000400 	.word	0x40000400
 8007024:	40000800 	.word	0x40000800

08007028 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8007028:	b480      	push	{r7}
 800702a:	b087      	sub	sp, #28
 800702c:	af00      	add	r7, sp, #0
 800702e:	60f8      	str	r0, [r7, #12]
 8007030:	60b9      	str	r1, [r7, #8]
 8007032:	607a      	str	r2, [r7, #4]
 8007034:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	6a1b      	ldr	r3, [r3, #32]
 800703a:	f023 0201 	bic.w	r2, r3, #1
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	699b      	ldr	r3, [r3, #24]
 8007046:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	6a1b      	ldr	r3, [r3, #32]
 800704c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	4a1f      	ldr	r2, [pc, #124]	; (80070d0 <TIM_TI1_SetConfig+0xa8>)
 8007052:	4293      	cmp	r3, r2
 8007054:	d00b      	beq.n	800706e <TIM_TI1_SetConfig+0x46>
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800705c:	d007      	beq.n	800706e <TIM_TI1_SetConfig+0x46>
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	4a1c      	ldr	r2, [pc, #112]	; (80070d4 <TIM_TI1_SetConfig+0xac>)
 8007062:	4293      	cmp	r3, r2
 8007064:	d003      	beq.n	800706e <TIM_TI1_SetConfig+0x46>
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	4a1b      	ldr	r2, [pc, #108]	; (80070d8 <TIM_TI1_SetConfig+0xb0>)
 800706a:	4293      	cmp	r3, r2
 800706c:	d101      	bne.n	8007072 <TIM_TI1_SetConfig+0x4a>
 800706e:	2301      	movs	r3, #1
 8007070:	e000      	b.n	8007074 <TIM_TI1_SetConfig+0x4c>
 8007072:	2300      	movs	r3, #0
 8007074:	2b00      	cmp	r3, #0
 8007076:	d008      	beq.n	800708a <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8007078:	697b      	ldr	r3, [r7, #20]
 800707a:	f023 0303 	bic.w	r3, r3, #3
 800707e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8007080:	697a      	ldr	r2, [r7, #20]
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	4313      	orrs	r3, r2
 8007086:	617b      	str	r3, [r7, #20]
 8007088:	e003      	b.n	8007092 <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800708a:	697b      	ldr	r3, [r7, #20]
 800708c:	f043 0301 	orr.w	r3, r3, #1
 8007090:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007092:	697b      	ldr	r3, [r7, #20]
 8007094:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007098:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800709a:	683b      	ldr	r3, [r7, #0]
 800709c:	011b      	lsls	r3, r3, #4
 800709e:	b2db      	uxtb	r3, r3
 80070a0:	697a      	ldr	r2, [r7, #20]
 80070a2:	4313      	orrs	r3, r2
 80070a4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80070a6:	693b      	ldr	r3, [r7, #16]
 80070a8:	f023 030a 	bic.w	r3, r3, #10
 80070ac:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80070ae:	68bb      	ldr	r3, [r7, #8]
 80070b0:	f003 030a 	and.w	r3, r3, #10
 80070b4:	693a      	ldr	r2, [r7, #16]
 80070b6:	4313      	orrs	r3, r2
 80070b8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	697a      	ldr	r2, [r7, #20]
 80070be:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	693a      	ldr	r2, [r7, #16]
 80070c4:	621a      	str	r2, [r3, #32]
}
 80070c6:	bf00      	nop
 80070c8:	371c      	adds	r7, #28
 80070ca:	46bd      	mov	sp, r7
 80070cc:	bc80      	pop	{r7}
 80070ce:	4770      	bx	lr
 80070d0:	40012c00 	.word	0x40012c00
 80070d4:	40000400 	.word	0x40000400
 80070d8:	40000800 	.word	0x40000800

080070dc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80070dc:	b480      	push	{r7}
 80070de:	b087      	sub	sp, #28
 80070e0:	af00      	add	r7, sp, #0
 80070e2:	60f8      	str	r0, [r7, #12]
 80070e4:	60b9      	str	r1, [r7, #8]
 80070e6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	6a1b      	ldr	r3, [r3, #32]
 80070ec:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	6a1b      	ldr	r3, [r3, #32]
 80070f2:	f023 0201 	bic.w	r2, r3, #1
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	699b      	ldr	r3, [r3, #24]
 80070fe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007100:	693b      	ldr	r3, [r7, #16]
 8007102:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007106:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	011b      	lsls	r3, r3, #4
 800710c:	693a      	ldr	r2, [r7, #16]
 800710e:	4313      	orrs	r3, r2
 8007110:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007112:	697b      	ldr	r3, [r7, #20]
 8007114:	f023 030a 	bic.w	r3, r3, #10
 8007118:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800711a:	697a      	ldr	r2, [r7, #20]
 800711c:	68bb      	ldr	r3, [r7, #8]
 800711e:	4313      	orrs	r3, r2
 8007120:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	693a      	ldr	r2, [r7, #16]
 8007126:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	697a      	ldr	r2, [r7, #20]
 800712c:	621a      	str	r2, [r3, #32]
}
 800712e:	bf00      	nop
 8007130:	371c      	adds	r7, #28
 8007132:	46bd      	mov	sp, r7
 8007134:	bc80      	pop	{r7}
 8007136:	4770      	bx	lr

08007138 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007138:	b480      	push	{r7}
 800713a:	b087      	sub	sp, #28
 800713c:	af00      	add	r7, sp, #0
 800713e:	60f8      	str	r0, [r7, #12]
 8007140:	60b9      	str	r1, [r7, #8]
 8007142:	607a      	str	r2, [r7, #4]
 8007144:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	6a1b      	ldr	r3, [r3, #32]
 800714a:	f023 0210 	bic.w	r2, r3, #16
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	699b      	ldr	r3, [r3, #24]
 8007156:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	6a1b      	ldr	r3, [r3, #32]
 800715c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800715e:	697b      	ldr	r3, [r7, #20]
 8007160:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007164:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	021b      	lsls	r3, r3, #8
 800716a:	697a      	ldr	r2, [r7, #20]
 800716c:	4313      	orrs	r3, r2
 800716e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007170:	697b      	ldr	r3, [r7, #20]
 8007172:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007176:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8007178:	683b      	ldr	r3, [r7, #0]
 800717a:	031b      	lsls	r3, r3, #12
 800717c:	b29b      	uxth	r3, r3
 800717e:	697a      	ldr	r2, [r7, #20]
 8007180:	4313      	orrs	r3, r2
 8007182:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007184:	693b      	ldr	r3, [r7, #16]
 8007186:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800718a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800718c:	68bb      	ldr	r3, [r7, #8]
 800718e:	011b      	lsls	r3, r3, #4
 8007190:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8007194:	693a      	ldr	r2, [r7, #16]
 8007196:	4313      	orrs	r3, r2
 8007198:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	697a      	ldr	r2, [r7, #20]
 800719e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	693a      	ldr	r2, [r7, #16]
 80071a4:	621a      	str	r2, [r3, #32]
}
 80071a6:	bf00      	nop
 80071a8:	371c      	adds	r7, #28
 80071aa:	46bd      	mov	sp, r7
 80071ac:	bc80      	pop	{r7}
 80071ae:	4770      	bx	lr

080071b0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80071b0:	b480      	push	{r7}
 80071b2:	b087      	sub	sp, #28
 80071b4:	af00      	add	r7, sp, #0
 80071b6:	60f8      	str	r0, [r7, #12]
 80071b8:	60b9      	str	r1, [r7, #8]
 80071ba:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	6a1b      	ldr	r3, [r3, #32]
 80071c0:	f023 0210 	bic.w	r2, r3, #16
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	699b      	ldr	r3, [r3, #24]
 80071cc:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	6a1b      	ldr	r3, [r3, #32]
 80071d2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80071d4:	697b      	ldr	r3, [r7, #20]
 80071d6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80071da:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	031b      	lsls	r3, r3, #12
 80071e0:	697a      	ldr	r2, [r7, #20]
 80071e2:	4313      	orrs	r3, r2
 80071e4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80071e6:	693b      	ldr	r3, [r7, #16]
 80071e8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80071ec:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80071ee:	68bb      	ldr	r3, [r7, #8]
 80071f0:	011b      	lsls	r3, r3, #4
 80071f2:	693a      	ldr	r2, [r7, #16]
 80071f4:	4313      	orrs	r3, r2
 80071f6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	697a      	ldr	r2, [r7, #20]
 80071fc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	693a      	ldr	r2, [r7, #16]
 8007202:	621a      	str	r2, [r3, #32]
}
 8007204:	bf00      	nop
 8007206:	371c      	adds	r7, #28
 8007208:	46bd      	mov	sp, r7
 800720a:	bc80      	pop	{r7}
 800720c:	4770      	bx	lr

0800720e <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800720e:	b480      	push	{r7}
 8007210:	b087      	sub	sp, #28
 8007212:	af00      	add	r7, sp, #0
 8007214:	60f8      	str	r0, [r7, #12]
 8007216:	60b9      	str	r1, [r7, #8]
 8007218:	607a      	str	r2, [r7, #4]
 800721a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	6a1b      	ldr	r3, [r3, #32]
 8007220:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	69db      	ldr	r3, [r3, #28]
 800722c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	6a1b      	ldr	r3, [r3, #32]
 8007232:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8007234:	697b      	ldr	r3, [r7, #20]
 8007236:	f023 0303 	bic.w	r3, r3, #3
 800723a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 800723c:	697a      	ldr	r2, [r7, #20]
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	4313      	orrs	r3, r2
 8007242:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8007244:	697b      	ldr	r3, [r7, #20]
 8007246:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800724a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800724c:	683b      	ldr	r3, [r7, #0]
 800724e:	011b      	lsls	r3, r3, #4
 8007250:	b2db      	uxtb	r3, r3
 8007252:	697a      	ldr	r2, [r7, #20]
 8007254:	4313      	orrs	r3, r2
 8007256:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 8007258:	693b      	ldr	r3, [r7, #16]
 800725a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800725e:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 8007260:	68bb      	ldr	r3, [r7, #8]
 8007262:	021b      	lsls	r3, r3, #8
 8007264:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007268:	693a      	ldr	r2, [r7, #16]
 800726a:	4313      	orrs	r3, r2
 800726c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	697a      	ldr	r2, [r7, #20]
 8007272:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	693a      	ldr	r2, [r7, #16]
 8007278:	621a      	str	r2, [r3, #32]
}
 800727a:	bf00      	nop
 800727c:	371c      	adds	r7, #28
 800727e:	46bd      	mov	sp, r7
 8007280:	bc80      	pop	{r7}
 8007282:	4770      	bx	lr

08007284 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007284:	b480      	push	{r7}
 8007286:	b087      	sub	sp, #28
 8007288:	af00      	add	r7, sp, #0
 800728a:	60f8      	str	r0, [r7, #12]
 800728c:	60b9      	str	r1, [r7, #8]
 800728e:	607a      	str	r2, [r7, #4]
 8007290:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	6a1b      	ldr	r3, [r3, #32]
 8007296:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	69db      	ldr	r3, [r3, #28]
 80072a2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	6a1b      	ldr	r3, [r3, #32]
 80072a8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80072aa:	697b      	ldr	r3, [r7, #20]
 80072ac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80072b0:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	021b      	lsls	r3, r3, #8
 80072b6:	697a      	ldr	r2, [r7, #20]
 80072b8:	4313      	orrs	r3, r2
 80072ba:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80072bc:	697b      	ldr	r3, [r7, #20]
 80072be:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80072c2:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80072c4:	683b      	ldr	r3, [r7, #0]
 80072c6:	031b      	lsls	r3, r3, #12
 80072c8:	b29b      	uxth	r3, r3
 80072ca:	697a      	ldr	r2, [r7, #20]
 80072cc:	4313      	orrs	r3, r2
 80072ce:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 80072d0:	693b      	ldr	r3, [r7, #16]
 80072d2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80072d6:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 80072d8:	68bb      	ldr	r3, [r7, #8]
 80072da:	031b      	lsls	r3, r3, #12
 80072dc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80072e0:	693a      	ldr	r2, [r7, #16]
 80072e2:	4313      	orrs	r3, r2
 80072e4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	697a      	ldr	r2, [r7, #20]
 80072ea:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	693a      	ldr	r2, [r7, #16]
 80072f0:	621a      	str	r2, [r3, #32]
}
 80072f2:	bf00      	nop
 80072f4:	371c      	adds	r7, #28
 80072f6:	46bd      	mov	sp, r7
 80072f8:	bc80      	pop	{r7}
 80072fa:	4770      	bx	lr

080072fc <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80072fc:	b480      	push	{r7}
 80072fe:	b085      	sub	sp, #20
 8007300:	af00      	add	r7, sp, #0
 8007302:	6078      	str	r0, [r7, #4]
 8007304:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	689b      	ldr	r3, [r3, #8]
 800730a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007312:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007314:	683a      	ldr	r2, [r7, #0]
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	4313      	orrs	r3, r2
 800731a:	f043 0307 	orr.w	r3, r3, #7
 800731e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	68fa      	ldr	r2, [r7, #12]
 8007324:	609a      	str	r2, [r3, #8]
}
 8007326:	bf00      	nop
 8007328:	3714      	adds	r7, #20
 800732a:	46bd      	mov	sp, r7
 800732c:	bc80      	pop	{r7}
 800732e:	4770      	bx	lr

08007330 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007330:	b480      	push	{r7}
 8007332:	b087      	sub	sp, #28
 8007334:	af00      	add	r7, sp, #0
 8007336:	60f8      	str	r0, [r7, #12]
 8007338:	60b9      	str	r1, [r7, #8]
 800733a:	607a      	str	r2, [r7, #4]
 800733c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	689b      	ldr	r3, [r3, #8]
 8007342:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007344:	697b      	ldr	r3, [r7, #20]
 8007346:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800734a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800734c:	683b      	ldr	r3, [r7, #0]
 800734e:	021a      	lsls	r2, r3, #8
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	431a      	orrs	r2, r3
 8007354:	68bb      	ldr	r3, [r7, #8]
 8007356:	4313      	orrs	r3, r2
 8007358:	697a      	ldr	r2, [r7, #20]
 800735a:	4313      	orrs	r3, r2
 800735c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	697a      	ldr	r2, [r7, #20]
 8007362:	609a      	str	r2, [r3, #8]
}
 8007364:	bf00      	nop
 8007366:	371c      	adds	r7, #28
 8007368:	46bd      	mov	sp, r7
 800736a:	bc80      	pop	{r7}
 800736c:	4770      	bx	lr
	...

08007370 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007370:	b480      	push	{r7}
 8007372:	b085      	sub	sp, #20
 8007374:	af00      	add	r7, sp, #0
 8007376:	6078      	str	r0, [r7, #4]
 8007378:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007380:	2b01      	cmp	r3, #1
 8007382:	d101      	bne.n	8007388 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007384:	2302      	movs	r3, #2
 8007386:	e046      	b.n	8007416 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	2201      	movs	r2, #1
 800738c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	2202      	movs	r2, #2
 8007394:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	685b      	ldr	r3, [r3, #4]
 800739e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	689b      	ldr	r3, [r3, #8]
 80073a6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80073ae:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80073b0:	683b      	ldr	r3, [r7, #0]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	68fa      	ldr	r2, [r7, #12]
 80073b6:	4313      	orrs	r3, r2
 80073b8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	68fa      	ldr	r2, [r7, #12]
 80073c0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	4a16      	ldr	r2, [pc, #88]	; (8007420 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80073c8:	4293      	cmp	r3, r2
 80073ca:	d00e      	beq.n	80073ea <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80073d4:	d009      	beq.n	80073ea <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	4a12      	ldr	r2, [pc, #72]	; (8007424 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80073dc:	4293      	cmp	r3, r2
 80073de:	d004      	beq.n	80073ea <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	4a10      	ldr	r2, [pc, #64]	; (8007428 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80073e6:	4293      	cmp	r3, r2
 80073e8:	d10c      	bne.n	8007404 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80073ea:	68bb      	ldr	r3, [r7, #8]
 80073ec:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80073f0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80073f2:	683b      	ldr	r3, [r7, #0]
 80073f4:	685b      	ldr	r3, [r3, #4]
 80073f6:	68ba      	ldr	r2, [r7, #8]
 80073f8:	4313      	orrs	r3, r2
 80073fa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	68ba      	ldr	r2, [r7, #8]
 8007402:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	2201      	movs	r2, #1
 8007408:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	2200      	movs	r2, #0
 8007410:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007414:	2300      	movs	r3, #0
}
 8007416:	4618      	mov	r0, r3
 8007418:	3714      	adds	r7, #20
 800741a:	46bd      	mov	sp, r7
 800741c:	bc80      	pop	{r7}
 800741e:	4770      	bx	lr
 8007420:	40012c00 	.word	0x40012c00
 8007424:	40000400 	.word	0x40000400
 8007428:	40000800 	.word	0x40000800

0800742c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800742c:	b480      	push	{r7}
 800742e:	b083      	sub	sp, #12
 8007430:	af00      	add	r7, sp, #0
 8007432:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007434:	bf00      	nop
 8007436:	370c      	adds	r7, #12
 8007438:	46bd      	mov	sp, r7
 800743a:	bc80      	pop	{r7}
 800743c:	4770      	bx	lr

0800743e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800743e:	b480      	push	{r7}
 8007440:	b083      	sub	sp, #12
 8007442:	af00      	add	r7, sp, #0
 8007444:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007446:	bf00      	nop
 8007448:	370c      	adds	r7, #12
 800744a:	46bd      	mov	sp, r7
 800744c:	bc80      	pop	{r7}
 800744e:	4770      	bx	lr

08007450 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007450:	b580      	push	{r7, lr}
 8007452:	b082      	sub	sp, #8
 8007454:	af00      	add	r7, sp, #0
 8007456:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	2b00      	cmp	r3, #0
 800745c:	d101      	bne.n	8007462 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800745e:	2301      	movs	r3, #1
 8007460:	e03f      	b.n	80074e2 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007468:	b2db      	uxtb	r3, r3
 800746a:	2b00      	cmp	r3, #0
 800746c:	d106      	bne.n	800747c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	2200      	movs	r2, #0
 8007472:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007476:	6878      	ldr	r0, [r7, #4]
 8007478:	f7fb fa7a 	bl	8002970 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	2224      	movs	r2, #36	; 0x24
 8007480:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	68da      	ldr	r2, [r3, #12]
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007492:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007494:	6878      	ldr	r0, [r7, #4]
 8007496:	f000 fc8f 	bl	8007db8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	691a      	ldr	r2, [r3, #16]
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80074a8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	695a      	ldr	r2, [r3, #20]
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80074b8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	68da      	ldr	r2, [r3, #12]
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80074c8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	2200      	movs	r2, #0
 80074ce:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	2220      	movs	r2, #32
 80074d4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	2220      	movs	r2, #32
 80074dc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80074e0:	2300      	movs	r3, #0
}
 80074e2:	4618      	mov	r0, r3
 80074e4:	3708      	adds	r7, #8
 80074e6:	46bd      	mov	sp, r7
 80074e8:	bd80      	pop	{r7, pc}
	...

080074ec <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80074ec:	b580      	push	{r7, lr}
 80074ee:	b086      	sub	sp, #24
 80074f0:	af00      	add	r7, sp, #0
 80074f2:	60f8      	str	r0, [r7, #12]
 80074f4:	60b9      	str	r1, [r7, #8]
 80074f6:	4613      	mov	r3, r2
 80074f8:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007500:	b2db      	uxtb	r3, r3
 8007502:	2b20      	cmp	r3, #32
 8007504:	d153      	bne.n	80075ae <HAL_UART_Transmit_DMA+0xc2>
  {
    if ((pData == NULL) || (Size == 0U))
 8007506:	68bb      	ldr	r3, [r7, #8]
 8007508:	2b00      	cmp	r3, #0
 800750a:	d002      	beq.n	8007512 <HAL_UART_Transmit_DMA+0x26>
 800750c:	88fb      	ldrh	r3, [r7, #6]
 800750e:	2b00      	cmp	r3, #0
 8007510:	d101      	bne.n	8007516 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8007512:	2301      	movs	r3, #1
 8007514:	e04c      	b.n	80075b0 <HAL_UART_Transmit_DMA+0xc4>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800751c:	2b01      	cmp	r3, #1
 800751e:	d101      	bne.n	8007524 <HAL_UART_Transmit_DMA+0x38>
 8007520:	2302      	movs	r3, #2
 8007522:	e045      	b.n	80075b0 <HAL_UART_Transmit_DMA+0xc4>
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	2201      	movs	r2, #1
 8007528:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 800752c:	68ba      	ldr	r2, [r7, #8]
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	88fa      	ldrh	r2, [r7, #6]
 8007536:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	88fa      	ldrh	r2, [r7, #6]
 800753c:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	2200      	movs	r2, #0
 8007542:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	2221      	movs	r2, #33	; 0x21
 8007548:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007550:	4a19      	ldr	r2, [pc, #100]	; (80075b8 <HAL_UART_Transmit_DMA+0xcc>)
 8007552:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007558:	4a18      	ldr	r2, [pc, #96]	; (80075bc <HAL_UART_Transmit_DMA+0xd0>)
 800755a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007560:	4a17      	ldr	r2, [pc, #92]	; (80075c0 <HAL_UART_Transmit_DMA+0xd4>)
 8007562:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007568:	2200      	movs	r2, #0
 800756a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the UART transmit DMA channel */
    tmp = (uint32_t *)&pData;
 800756c:	f107 0308 	add.w	r3, r7, #8
 8007570:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8007576:	697b      	ldr	r3, [r7, #20]
 8007578:	6819      	ldr	r1, [r3, #0]
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	3304      	adds	r3, #4
 8007580:	461a      	mov	r2, r3
 8007582:	88fb      	ldrh	r3, [r7, #6]
 8007584:	f7fc fe60 	bl	8004248 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007590:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	2200      	movs	r2, #0
 8007596:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	695a      	ldr	r2, [r3, #20]
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80075a8:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 80075aa:	2300      	movs	r3, #0
 80075ac:	e000      	b.n	80075b0 <HAL_UART_Transmit_DMA+0xc4>
  }
  else
  {
    return HAL_BUSY;
 80075ae:	2302      	movs	r3, #2
  }
}
 80075b0:	4618      	mov	r0, r3
 80075b2:	3718      	adds	r7, #24
 80075b4:	46bd      	mov	sp, r7
 80075b6:	bd80      	pop	{r7, pc}
 80075b8:	080079d7 	.word	0x080079d7
 80075bc:	08007a29 	.word	0x08007a29
 80075c0:	08007ac9 	.word	0x08007ac9

080075c4 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80075c4:	b580      	push	{r7, lr}
 80075c6:	b086      	sub	sp, #24
 80075c8:	af00      	add	r7, sp, #0
 80075ca:	60f8      	str	r0, [r7, #12]
 80075cc:	60b9      	str	r1, [r7, #8]
 80075ce:	4613      	mov	r3, r2
 80075d0:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80075d8:	b2db      	uxtb	r3, r3
 80075da:	2b20      	cmp	r3, #32
 80075dc:	d166      	bne.n	80076ac <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 80075de:	68bb      	ldr	r3, [r7, #8]
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	d002      	beq.n	80075ea <HAL_UART_Receive_DMA+0x26>
 80075e4:	88fb      	ldrh	r3, [r7, #6]
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d101      	bne.n	80075ee <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80075ea:	2301      	movs	r3, #1
 80075ec:	e05f      	b.n	80076ae <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80075f4:	2b01      	cmp	r3, #1
 80075f6:	d101      	bne.n	80075fc <HAL_UART_Receive_DMA+0x38>
 80075f8:	2302      	movs	r3, #2
 80075fa:	e058      	b.n	80076ae <HAL_UART_Receive_DMA+0xea>
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	2201      	movs	r2, #1
 8007600:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8007604:	68ba      	ldr	r2, [r7, #8]
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	88fa      	ldrh	r2, [r7, #6]
 800760e:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	2200      	movs	r2, #0
 8007614:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	2222      	movs	r2, #34	; 0x22
 800761a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007622:	4a25      	ldr	r2, [pc, #148]	; (80076b8 <HAL_UART_Receive_DMA+0xf4>)
 8007624:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800762a:	4a24      	ldr	r2, [pc, #144]	; (80076bc <HAL_UART_Receive_DMA+0xf8>)
 800762c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007632:	4a23      	ldr	r2, [pc, #140]	; (80076c0 <HAL_UART_Receive_DMA+0xfc>)
 8007634:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800763a:	2200      	movs	r2, #0
 800763c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the DMA channel */
    tmp = (uint32_t *)&pData;
 800763e:	f107 0308 	add.w	r3, r7, #8
 8007642:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	3304      	adds	r3, #4
 800764e:	4619      	mov	r1, r3
 8007650:	697b      	ldr	r3, [r7, #20]
 8007652:	681a      	ldr	r2, [r3, #0]
 8007654:	88fb      	ldrh	r3, [r7, #6]
 8007656:	f7fc fdf7 	bl	8004248 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 800765a:	2300      	movs	r3, #0
 800765c:	613b      	str	r3, [r7, #16]
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	613b      	str	r3, [r7, #16]
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	685b      	ldr	r3, [r3, #4]
 800766c:	613b      	str	r3, [r7, #16]
 800766e:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	2200      	movs	r2, #0
 8007674:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	68da      	ldr	r2, [r3, #12]
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007686:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	695a      	ldr	r2, [r3, #20]
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	f042 0201 	orr.w	r2, r2, #1
 8007696:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	695a      	ldr	r2, [r3, #20]
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80076a6:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 80076a8:	2300      	movs	r3, #0
 80076aa:	e000      	b.n	80076ae <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 80076ac:	2302      	movs	r3, #2
  }
}
 80076ae:	4618      	mov	r0, r3
 80076b0:	3718      	adds	r7, #24
 80076b2:	46bd      	mov	sp, r7
 80076b4:	bd80      	pop	{r7, pc}
 80076b6:	bf00      	nop
 80076b8:	08007a45 	.word	0x08007a45
 80076bc:	08007aad 	.word	0x08007aad
 80076c0:	08007ac9 	.word	0x08007ac9

080076c4 <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 80076c4:	b580      	push	{r7, lr}
 80076c6:	b084      	sub	sp, #16
 80076c8:	af00      	add	r7, sp, #0
 80076ca:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80076cc:	2300      	movs	r3, #0
 80076ce:	60fb      	str	r3, [r7, #12]
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	695b      	ldr	r3, [r3, #20]
 80076d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80076da:	2b00      	cmp	r3, #0
 80076dc:	bf14      	ite	ne
 80076de:	2301      	movne	r3, #1
 80076e0:	2300      	moveq	r3, #0
 80076e2:	b2db      	uxtb	r3, r3
 80076e4:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80076ec:	b2db      	uxtb	r3, r3
 80076ee:	2b21      	cmp	r3, #33	; 0x21
 80076f0:	d116      	bne.n	8007720 <HAL_UART_DMAStop+0x5c>
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	d013      	beq.n	8007720 <HAL_UART_DMAStop+0x5c>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	695a      	ldr	r2, [r3, #20]
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007706:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800770c:	2b00      	cmp	r3, #0
 800770e:	d004      	beq.n	800771a <HAL_UART_DMAStop+0x56>
    {
      HAL_DMA_Abort(huart->hdmatx);
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007714:	4618      	mov	r0, r3
 8007716:	f7fc fdf6 	bl	8004306 <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 800771a:	6878      	ldr	r0, [r7, #4]
 800771c:	f000 fa1e 	bl	8007b5c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	695b      	ldr	r3, [r3, #20]
 8007726:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800772a:	2b00      	cmp	r3, #0
 800772c:	bf14      	ite	ne
 800772e:	2301      	movne	r3, #1
 8007730:	2300      	moveq	r3, #0
 8007732:	b2db      	uxtb	r3, r3
 8007734:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800773c:	b2db      	uxtb	r3, r3
 800773e:	2b22      	cmp	r3, #34	; 0x22
 8007740:	d116      	bne.n	8007770 <HAL_UART_DMAStop+0xac>
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	2b00      	cmp	r3, #0
 8007746:	d013      	beq.n	8007770 <HAL_UART_DMAStop+0xac>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	695a      	ldr	r2, [r3, #20]
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007756:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800775c:	2b00      	cmp	r3, #0
 800775e:	d004      	beq.n	800776a <HAL_UART_DMAStop+0xa6>
    {
      HAL_DMA_Abort(huart->hdmarx);
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007764:	4618      	mov	r0, r3
 8007766:	f7fc fdce 	bl	8004306 <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 800776a:	6878      	ldr	r0, [r7, #4]
 800776c:	f000 fa0b 	bl	8007b86 <UART_EndRxTransfer>
  }

  return HAL_OK;
 8007770:	2300      	movs	r3, #0
}
 8007772:	4618      	mov	r0, r3
 8007774:	3710      	adds	r7, #16
 8007776:	46bd      	mov	sp, r7
 8007778:	bd80      	pop	{r7, pc}
	...

0800777c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800777c:	b580      	push	{r7, lr}
 800777e:	b088      	sub	sp, #32
 8007780:	af00      	add	r7, sp, #0
 8007782:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	68db      	ldr	r3, [r3, #12]
 8007792:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	695b      	ldr	r3, [r3, #20]
 800779a:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 800779c:	2300      	movs	r3, #0
 800779e:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 80077a0:	2300      	movs	r3, #0
 80077a2:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80077a4:	69fb      	ldr	r3, [r7, #28]
 80077a6:	f003 030f 	and.w	r3, r3, #15
 80077aa:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 80077ac:	693b      	ldr	r3, [r7, #16]
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d10d      	bne.n	80077ce <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80077b2:	69fb      	ldr	r3, [r7, #28]
 80077b4:	f003 0320 	and.w	r3, r3, #32
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d008      	beq.n	80077ce <HAL_UART_IRQHandler+0x52>
 80077bc:	69bb      	ldr	r3, [r7, #24]
 80077be:	f003 0320 	and.w	r3, r3, #32
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d003      	beq.n	80077ce <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80077c6:	6878      	ldr	r0, [r7, #4]
 80077c8:	f000 fa75 	bl	8007cb6 <UART_Receive_IT>
      return;
 80077cc:	e0d0      	b.n	8007970 <HAL_UART_IRQHandler+0x1f4>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80077ce:	693b      	ldr	r3, [r7, #16]
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	f000 80b0 	beq.w	8007936 <HAL_UART_IRQHandler+0x1ba>
 80077d6:	697b      	ldr	r3, [r7, #20]
 80077d8:	f003 0301 	and.w	r3, r3, #1
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d105      	bne.n	80077ec <HAL_UART_IRQHandler+0x70>
 80077e0:	69bb      	ldr	r3, [r7, #24]
 80077e2:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	f000 80a5 	beq.w	8007936 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80077ec:	69fb      	ldr	r3, [r7, #28]
 80077ee:	f003 0301 	and.w	r3, r3, #1
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d00a      	beq.n	800780c <HAL_UART_IRQHandler+0x90>
 80077f6:	69bb      	ldr	r3, [r7, #24]
 80077f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d005      	beq.n	800780c <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007804:	f043 0201 	orr.w	r2, r3, #1
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800780c:	69fb      	ldr	r3, [r7, #28]
 800780e:	f003 0304 	and.w	r3, r3, #4
 8007812:	2b00      	cmp	r3, #0
 8007814:	d00a      	beq.n	800782c <HAL_UART_IRQHandler+0xb0>
 8007816:	697b      	ldr	r3, [r7, #20]
 8007818:	f003 0301 	and.w	r3, r3, #1
 800781c:	2b00      	cmp	r3, #0
 800781e:	d005      	beq.n	800782c <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007824:	f043 0202 	orr.w	r2, r3, #2
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800782c:	69fb      	ldr	r3, [r7, #28]
 800782e:	f003 0302 	and.w	r3, r3, #2
 8007832:	2b00      	cmp	r3, #0
 8007834:	d00a      	beq.n	800784c <HAL_UART_IRQHandler+0xd0>
 8007836:	697b      	ldr	r3, [r7, #20]
 8007838:	f003 0301 	and.w	r3, r3, #1
 800783c:	2b00      	cmp	r3, #0
 800783e:	d005      	beq.n	800784c <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007844:	f043 0204 	orr.w	r2, r3, #4
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 800784c:	69fb      	ldr	r3, [r7, #28]
 800784e:	f003 0308 	and.w	r3, r3, #8
 8007852:	2b00      	cmp	r3, #0
 8007854:	d00f      	beq.n	8007876 <HAL_UART_IRQHandler+0xfa>
 8007856:	69bb      	ldr	r3, [r7, #24]
 8007858:	f003 0320 	and.w	r3, r3, #32
 800785c:	2b00      	cmp	r3, #0
 800785e:	d104      	bne.n	800786a <HAL_UART_IRQHandler+0xee>
 8007860:	697b      	ldr	r3, [r7, #20]
 8007862:	f003 0301 	and.w	r3, r3, #1
 8007866:	2b00      	cmp	r3, #0
 8007868:	d005      	beq.n	8007876 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800786e:	f043 0208 	orr.w	r2, r3, #8
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800787a:	2b00      	cmp	r3, #0
 800787c:	d077      	beq.n	800796e <HAL_UART_IRQHandler+0x1f2>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800787e:	69fb      	ldr	r3, [r7, #28]
 8007880:	f003 0320 	and.w	r3, r3, #32
 8007884:	2b00      	cmp	r3, #0
 8007886:	d007      	beq.n	8007898 <HAL_UART_IRQHandler+0x11c>
 8007888:	69bb      	ldr	r3, [r7, #24]
 800788a:	f003 0320 	and.w	r3, r3, #32
 800788e:	2b00      	cmp	r3, #0
 8007890:	d002      	beq.n	8007898 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8007892:	6878      	ldr	r0, [r7, #4]
 8007894:	f000 fa0f 	bl	8007cb6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	695b      	ldr	r3, [r3, #20]
 800789e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	bf14      	ite	ne
 80078a6:	2301      	movne	r3, #1
 80078a8:	2300      	moveq	r3, #0
 80078aa:	b2db      	uxtb	r3, r3
 80078ac:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80078b2:	f003 0308 	and.w	r3, r3, #8
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d102      	bne.n	80078c0 <HAL_UART_IRQHandler+0x144>
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d031      	beq.n	8007924 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80078c0:	6878      	ldr	r0, [r7, #4]
 80078c2:	f000 f960 	bl	8007b86 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	695b      	ldr	r3, [r3, #20]
 80078cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d023      	beq.n	800791c <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	695a      	ldr	r2, [r3, #20]
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80078e2:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	d013      	beq.n	8007914 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80078f0:	4a21      	ldr	r2, [pc, #132]	; (8007978 <HAL_UART_IRQHandler+0x1fc>)
 80078f2:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80078f8:	4618      	mov	r0, r3
 80078fa:	f7fc fd3f 	bl	800437c <HAL_DMA_Abort_IT>
 80078fe:	4603      	mov	r3, r0
 8007900:	2b00      	cmp	r3, #0
 8007902:	d016      	beq.n	8007932 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007908:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800790a:	687a      	ldr	r2, [r7, #4]
 800790c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800790e:	4610      	mov	r0, r2
 8007910:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007912:	e00e      	b.n	8007932 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007914:	6878      	ldr	r0, [r7, #4]
 8007916:	f000 f855 	bl	80079c4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800791a:	e00a      	b.n	8007932 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800791c:	6878      	ldr	r0, [r7, #4]
 800791e:	f000 f851 	bl	80079c4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007922:	e006      	b.n	8007932 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007924:	6878      	ldr	r0, [r7, #4]
 8007926:	f000 f84d 	bl	80079c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	2200      	movs	r2, #0
 800792e:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8007930:	e01d      	b.n	800796e <HAL_UART_IRQHandler+0x1f2>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007932:	bf00      	nop
    return;
 8007934:	e01b      	b.n	800796e <HAL_UART_IRQHandler+0x1f2>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007936:	69fb      	ldr	r3, [r7, #28]
 8007938:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800793c:	2b00      	cmp	r3, #0
 800793e:	d008      	beq.n	8007952 <HAL_UART_IRQHandler+0x1d6>
 8007940:	69bb      	ldr	r3, [r7, #24]
 8007942:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007946:	2b00      	cmp	r3, #0
 8007948:	d003      	beq.n	8007952 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 800794a:	6878      	ldr	r0, [r7, #4]
 800794c:	f000 f94c 	bl	8007be8 <UART_Transmit_IT>
    return;
 8007950:	e00e      	b.n	8007970 <HAL_UART_IRQHandler+0x1f4>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007952:	69fb      	ldr	r3, [r7, #28]
 8007954:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007958:	2b00      	cmp	r3, #0
 800795a:	d009      	beq.n	8007970 <HAL_UART_IRQHandler+0x1f4>
 800795c:	69bb      	ldr	r3, [r7, #24]
 800795e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007962:	2b00      	cmp	r3, #0
 8007964:	d004      	beq.n	8007970 <HAL_UART_IRQHandler+0x1f4>
  {
    UART_EndTransmit_IT(huart);
 8007966:	6878      	ldr	r0, [r7, #4]
 8007968:	f000 f98d 	bl	8007c86 <UART_EndTransmit_IT>
    return;
 800796c:	e000      	b.n	8007970 <HAL_UART_IRQHandler+0x1f4>
    return;
 800796e:	bf00      	nop
  }
}
 8007970:	3720      	adds	r7, #32
 8007972:	46bd      	mov	sp, r7
 8007974:	bd80      	pop	{r7, pc}
 8007976:	bf00      	nop
 8007978:	08007bc1 	.word	0x08007bc1

0800797c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800797c:	b480      	push	{r7}
 800797e:	b083      	sub	sp, #12
 8007980:	af00      	add	r7, sp, #0
 8007982:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007984:	bf00      	nop
 8007986:	370c      	adds	r7, #12
 8007988:	46bd      	mov	sp, r7
 800798a:	bc80      	pop	{r7}
 800798c:	4770      	bx	lr

0800798e <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800798e:	b480      	push	{r7}
 8007990:	b083      	sub	sp, #12
 8007992:	af00      	add	r7, sp, #0
 8007994:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8007996:	bf00      	nop
 8007998:	370c      	adds	r7, #12
 800799a:	46bd      	mov	sp, r7
 800799c:	bc80      	pop	{r7}
 800799e:	4770      	bx	lr

080079a0 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80079a0:	b480      	push	{r7}
 80079a2:	b083      	sub	sp, #12
 80079a4:	af00      	add	r7, sp, #0
 80079a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80079a8:	bf00      	nop
 80079aa:	370c      	adds	r7, #12
 80079ac:	46bd      	mov	sp, r7
 80079ae:	bc80      	pop	{r7}
 80079b0:	4770      	bx	lr

080079b2 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80079b2:	b480      	push	{r7}
 80079b4:	b083      	sub	sp, #12
 80079b6:	af00      	add	r7, sp, #0
 80079b8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80079ba:	bf00      	nop
 80079bc:	370c      	adds	r7, #12
 80079be:	46bd      	mov	sp, r7
 80079c0:	bc80      	pop	{r7}
 80079c2:	4770      	bx	lr

080079c4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80079c4:	b480      	push	{r7}
 80079c6:	b083      	sub	sp, #12
 80079c8:	af00      	add	r7, sp, #0
 80079ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80079cc:	bf00      	nop
 80079ce:	370c      	adds	r7, #12
 80079d0:	46bd      	mov	sp, r7
 80079d2:	bc80      	pop	{r7}
 80079d4:	4770      	bx	lr

080079d6 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80079d6:	b580      	push	{r7, lr}
 80079d8:	b084      	sub	sp, #16
 80079da:	af00      	add	r7, sp, #0
 80079dc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079e2:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	f003 0320 	and.w	r3, r3, #32
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	d113      	bne.n	8007a1a <UART_DMATransmitCplt+0x44>
  {
    huart->TxXferCount = 0x00U;
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	2200      	movs	r2, #0
 80079f6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	695a      	ldr	r2, [r3, #20]
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007a06:	615a      	str	r2, [r3, #20]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	68da      	ldr	r2, [r3, #12]
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007a16:	60da      	str	r2, [r3, #12]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007a18:	e002      	b.n	8007a20 <UART_DMATransmitCplt+0x4a>
    HAL_UART_TxCpltCallback(huart);
 8007a1a:	68f8      	ldr	r0, [r7, #12]
 8007a1c:	f7ff ffae 	bl	800797c <HAL_UART_TxCpltCallback>
}
 8007a20:	bf00      	nop
 8007a22:	3710      	adds	r7, #16
 8007a24:	46bd      	mov	sp, r7
 8007a26:	bd80      	pop	{r7, pc}

08007a28 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007a28:	b580      	push	{r7, lr}
 8007a2a:	b084      	sub	sp, #16
 8007a2c:	af00      	add	r7, sp, #0
 8007a2e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a34:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8007a36:	68f8      	ldr	r0, [r7, #12]
 8007a38:	f7ff ffa9 	bl	800798e <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007a3c:	bf00      	nop
 8007a3e:	3710      	adds	r7, #16
 8007a40:	46bd      	mov	sp, r7
 8007a42:	bd80      	pop	{r7, pc}

08007a44 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007a44:	b580      	push	{r7, lr}
 8007a46:	b084      	sub	sp, #16
 8007a48:	af00      	add	r7, sp, #0
 8007a4a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a50:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	f003 0320 	and.w	r3, r3, #32
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d11e      	bne.n	8007a9e <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	2200      	movs	r2, #0
 8007a64:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	68da      	ldr	r2, [r3, #12]
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007a74:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	695a      	ldr	r2, [r3, #20]
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	f022 0201 	bic.w	r2, r2, #1
 8007a84:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	695a      	ldr	r2, [r3, #20]
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007a94:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	2220      	movs	r2, #32
 8007a9a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 8007a9e:	68f8      	ldr	r0, [r7, #12]
 8007aa0:	f7ff ff7e 	bl	80079a0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007aa4:	bf00      	nop
 8007aa6:	3710      	adds	r7, #16
 8007aa8:	46bd      	mov	sp, r7
 8007aaa:	bd80      	pop	{r7, pc}

08007aac <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007aac:	b580      	push	{r7, lr}
 8007aae:	b084      	sub	sp, #16
 8007ab0:	af00      	add	r7, sp, #0
 8007ab2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ab8:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 8007aba:	68f8      	ldr	r0, [r7, #12]
 8007abc:	f7ff ff79 	bl	80079b2 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007ac0:	bf00      	nop
 8007ac2:	3710      	adds	r7, #16
 8007ac4:	46bd      	mov	sp, r7
 8007ac6:	bd80      	pop	{r7, pc}

08007ac8 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007ac8:	b580      	push	{r7, lr}
 8007aca:	b084      	sub	sp, #16
 8007acc:	af00      	add	r7, sp, #0
 8007ace:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8007ad0:	2300      	movs	r3, #0
 8007ad2:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ad8:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8007ada:	68bb      	ldr	r3, [r7, #8]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	695b      	ldr	r3, [r3, #20]
 8007ae0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	bf14      	ite	ne
 8007ae8:	2301      	movne	r3, #1
 8007aea:	2300      	moveq	r3, #0
 8007aec:	b2db      	uxtb	r3, r3
 8007aee:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8007af0:	68bb      	ldr	r3, [r7, #8]
 8007af2:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007af6:	b2db      	uxtb	r3, r3
 8007af8:	2b21      	cmp	r3, #33	; 0x21
 8007afa:	d108      	bne.n	8007b0e <UART_DMAError+0x46>
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d005      	beq.n	8007b0e <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8007b02:	68bb      	ldr	r3, [r7, #8]
 8007b04:	2200      	movs	r2, #0
 8007b06:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8007b08:	68b8      	ldr	r0, [r7, #8]
 8007b0a:	f000 f827 	bl	8007b5c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007b0e:	68bb      	ldr	r3, [r7, #8]
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	695b      	ldr	r3, [r3, #20]
 8007b14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	bf14      	ite	ne
 8007b1c:	2301      	movne	r3, #1
 8007b1e:	2300      	moveq	r3, #0
 8007b20:	b2db      	uxtb	r3, r3
 8007b22:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8007b24:	68bb      	ldr	r3, [r7, #8]
 8007b26:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8007b2a:	b2db      	uxtb	r3, r3
 8007b2c:	2b22      	cmp	r3, #34	; 0x22
 8007b2e:	d108      	bne.n	8007b42 <UART_DMAError+0x7a>
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d005      	beq.n	8007b42 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8007b36:	68bb      	ldr	r3, [r7, #8]
 8007b38:	2200      	movs	r2, #0
 8007b3a:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8007b3c:	68b8      	ldr	r0, [r7, #8]
 8007b3e:	f000 f822 	bl	8007b86 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007b42:	68bb      	ldr	r3, [r7, #8]
 8007b44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007b46:	f043 0210 	orr.w	r2, r3, #16
 8007b4a:	68bb      	ldr	r3, [r7, #8]
 8007b4c:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007b4e:	68b8      	ldr	r0, [r7, #8]
 8007b50:	f7ff ff38 	bl	80079c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007b54:	bf00      	nop
 8007b56:	3710      	adds	r7, #16
 8007b58:	46bd      	mov	sp, r7
 8007b5a:	bd80      	pop	{r7, pc}

08007b5c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007b5c:	b480      	push	{r7}
 8007b5e:	b083      	sub	sp, #12
 8007b60:	af00      	add	r7, sp, #0
 8007b62:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	68da      	ldr	r2, [r3, #12]
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8007b72:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	2220      	movs	r2, #32
 8007b78:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 8007b7c:	bf00      	nop
 8007b7e:	370c      	adds	r7, #12
 8007b80:	46bd      	mov	sp, r7
 8007b82:	bc80      	pop	{r7}
 8007b84:	4770      	bx	lr

08007b86 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007b86:	b480      	push	{r7}
 8007b88:	b083      	sub	sp, #12
 8007b8a:	af00      	add	r7, sp, #0
 8007b8c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	68da      	ldr	r2, [r3, #12]
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007b9c:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	695a      	ldr	r2, [r3, #20]
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	f022 0201 	bic.w	r2, r2, #1
 8007bac:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	2220      	movs	r2, #32
 8007bb2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8007bb6:	bf00      	nop
 8007bb8:	370c      	adds	r7, #12
 8007bba:	46bd      	mov	sp, r7
 8007bbc:	bc80      	pop	{r7}
 8007bbe:	4770      	bx	lr

08007bc0 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007bc0:	b580      	push	{r7, lr}
 8007bc2:	b084      	sub	sp, #16
 8007bc4:	af00      	add	r7, sp, #0
 8007bc6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bcc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	2200      	movs	r2, #0
 8007bd2:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	2200      	movs	r2, #0
 8007bd8:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007bda:	68f8      	ldr	r0, [r7, #12]
 8007bdc:	f7ff fef2 	bl	80079c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007be0:	bf00      	nop
 8007be2:	3710      	adds	r7, #16
 8007be4:	46bd      	mov	sp, r7
 8007be6:	bd80      	pop	{r7, pc}

08007be8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007be8:	b480      	push	{r7}
 8007bea:	b085      	sub	sp, #20
 8007bec:	af00      	add	r7, sp, #0
 8007bee:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007bf6:	b2db      	uxtb	r3, r3
 8007bf8:	2b21      	cmp	r3, #33	; 0x21
 8007bfa:	d13e      	bne.n	8007c7a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	689b      	ldr	r3, [r3, #8]
 8007c00:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007c04:	d114      	bne.n	8007c30 <UART_Transmit_IT+0x48>
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	691b      	ldr	r3, [r3, #16]
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d110      	bne.n	8007c30 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	6a1b      	ldr	r3, [r3, #32]
 8007c12:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	881b      	ldrh	r3, [r3, #0]
 8007c18:	461a      	mov	r2, r3
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007c22:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	6a1b      	ldr	r3, [r3, #32]
 8007c28:	1c9a      	adds	r2, r3, #2
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	621a      	str	r2, [r3, #32]
 8007c2e:	e008      	b.n	8007c42 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	6a1b      	ldr	r3, [r3, #32]
 8007c34:	1c59      	adds	r1, r3, #1
 8007c36:	687a      	ldr	r2, [r7, #4]
 8007c38:	6211      	str	r1, [r2, #32]
 8007c3a:	781a      	ldrb	r2, [r3, #0]
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007c46:	b29b      	uxth	r3, r3
 8007c48:	3b01      	subs	r3, #1
 8007c4a:	b29b      	uxth	r3, r3
 8007c4c:	687a      	ldr	r2, [r7, #4]
 8007c4e:	4619      	mov	r1, r3
 8007c50:	84d1      	strh	r1, [r2, #38]	; 0x26
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d10f      	bne.n	8007c76 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	68da      	ldr	r2, [r3, #12]
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007c64:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	68da      	ldr	r2, [r3, #12]
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007c74:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007c76:	2300      	movs	r3, #0
 8007c78:	e000      	b.n	8007c7c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007c7a:	2302      	movs	r3, #2
  }
}
 8007c7c:	4618      	mov	r0, r3
 8007c7e:	3714      	adds	r7, #20
 8007c80:	46bd      	mov	sp, r7
 8007c82:	bc80      	pop	{r7}
 8007c84:	4770      	bx	lr

08007c86 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007c86:	b580      	push	{r7, lr}
 8007c88:	b082      	sub	sp, #8
 8007c8a:	af00      	add	r7, sp, #0
 8007c8c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	68da      	ldr	r2, [r3, #12]
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007c9c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	2220      	movs	r2, #32
 8007ca2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007ca6:	6878      	ldr	r0, [r7, #4]
 8007ca8:	f7ff fe68 	bl	800797c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007cac:	2300      	movs	r3, #0
}
 8007cae:	4618      	mov	r0, r3
 8007cb0:	3708      	adds	r7, #8
 8007cb2:	46bd      	mov	sp, r7
 8007cb4:	bd80      	pop	{r7, pc}

08007cb6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007cb6:	b580      	push	{r7, lr}
 8007cb8:	b084      	sub	sp, #16
 8007cba:	af00      	add	r7, sp, #0
 8007cbc:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8007cc4:	b2db      	uxtb	r3, r3
 8007cc6:	2b22      	cmp	r3, #34	; 0x22
 8007cc8:	d170      	bne.n	8007dac <UART_Receive_IT+0xf6>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	689b      	ldr	r3, [r3, #8]
 8007cce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007cd2:	d117      	bne.n	8007d04 <UART_Receive_IT+0x4e>
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	691b      	ldr	r3, [r3, #16]
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	d113      	bne.n	8007d04 <UART_Receive_IT+0x4e>
    {
      pdata8bits  = NULL;
 8007cdc:	2300      	movs	r3, #0
 8007cde:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ce4:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	685b      	ldr	r3, [r3, #4]
 8007cec:	b29b      	uxth	r3, r3
 8007cee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007cf2:	b29a      	uxth	r2, r3
 8007cf4:	68bb      	ldr	r3, [r7, #8]
 8007cf6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007cfc:	1c9a      	adds	r2, r3, #2
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	629a      	str	r2, [r3, #40]	; 0x28
 8007d02:	e026      	b.n	8007d52 <UART_Receive_IT+0x9c>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d08:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 8007d0a:	2300      	movs	r3, #0
 8007d0c:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	689b      	ldr	r3, [r3, #8]
 8007d12:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007d16:	d007      	beq.n	8007d28 <UART_Receive_IT+0x72>
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	689b      	ldr	r3, [r3, #8]
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d10a      	bne.n	8007d36 <UART_Receive_IT+0x80>
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	691b      	ldr	r3, [r3, #16]
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	d106      	bne.n	8007d36 <UART_Receive_IT+0x80>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	685b      	ldr	r3, [r3, #4]
 8007d2e:	b2da      	uxtb	r2, r3
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	701a      	strb	r2, [r3, #0]
 8007d34:	e008      	b.n	8007d48 <UART_Receive_IT+0x92>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	685b      	ldr	r3, [r3, #4]
 8007d3c:	b2db      	uxtb	r3, r3
 8007d3e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007d42:	b2da      	uxtb	r2, r3
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d4c:	1c5a      	adds	r2, r3, #1
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007d56:	b29b      	uxth	r3, r3
 8007d58:	3b01      	subs	r3, #1
 8007d5a:	b29b      	uxth	r3, r3
 8007d5c:	687a      	ldr	r2, [r7, #4]
 8007d5e:	4619      	mov	r1, r3
 8007d60:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	d120      	bne.n	8007da8 <UART_Receive_IT+0xf2>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	68da      	ldr	r2, [r3, #12]
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	f022 0220 	bic.w	r2, r2, #32
 8007d74:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	68da      	ldr	r2, [r3, #12]
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007d84:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	695a      	ldr	r2, [r3, #20]
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	f022 0201 	bic.w	r2, r2, #1
 8007d94:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	2220      	movs	r2, #32
 8007d9a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8007d9e:	6878      	ldr	r0, [r7, #4]
 8007da0:	f7ff fdfe 	bl	80079a0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8007da4:	2300      	movs	r3, #0
 8007da6:	e002      	b.n	8007dae <UART_Receive_IT+0xf8>
    }
    return HAL_OK;
 8007da8:	2300      	movs	r3, #0
 8007daa:	e000      	b.n	8007dae <UART_Receive_IT+0xf8>
  }
  else
  {
    return HAL_BUSY;
 8007dac:	2302      	movs	r3, #2
  }
}
 8007dae:	4618      	mov	r0, r3
 8007db0:	3710      	adds	r7, #16
 8007db2:	46bd      	mov	sp, r7
 8007db4:	bd80      	pop	{r7, pc}
	...

08007db8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007db8:	b580      	push	{r7, lr}
 8007dba:	b084      	sub	sp, #16
 8007dbc:	af00      	add	r7, sp, #0
 8007dbe:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	691b      	ldr	r3, [r3, #16]
 8007dc6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	68da      	ldr	r2, [r3, #12]
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	430a      	orrs	r2, r1
 8007dd4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	689a      	ldr	r2, [r3, #8]
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	691b      	ldr	r3, [r3, #16]
 8007dde:	431a      	orrs	r2, r3
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	695b      	ldr	r3, [r3, #20]
 8007de4:	4313      	orrs	r3, r2
 8007de6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	68db      	ldr	r3, [r3, #12]
 8007dee:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8007df2:	f023 030c 	bic.w	r3, r3, #12
 8007df6:	687a      	ldr	r2, [r7, #4]
 8007df8:	6812      	ldr	r2, [r2, #0]
 8007dfa:	68b9      	ldr	r1, [r7, #8]
 8007dfc:	430b      	orrs	r3, r1
 8007dfe:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	695b      	ldr	r3, [r3, #20]
 8007e06:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	699a      	ldr	r2, [r3, #24]
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	430a      	orrs	r2, r1
 8007e14:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	4a2c      	ldr	r2, [pc, #176]	; (8007ecc <UART_SetConfig+0x114>)
 8007e1c:	4293      	cmp	r3, r2
 8007e1e:	d103      	bne.n	8007e28 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8007e20:	f7fe fa26 	bl	8006270 <HAL_RCC_GetPCLK2Freq>
 8007e24:	60f8      	str	r0, [r7, #12]
 8007e26:	e002      	b.n	8007e2e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8007e28:	f7fe fa0e 	bl	8006248 <HAL_RCC_GetPCLK1Freq>
 8007e2c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007e2e:	68fa      	ldr	r2, [r7, #12]
 8007e30:	4613      	mov	r3, r2
 8007e32:	009b      	lsls	r3, r3, #2
 8007e34:	4413      	add	r3, r2
 8007e36:	009a      	lsls	r2, r3, #2
 8007e38:	441a      	add	r2, r3
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	685b      	ldr	r3, [r3, #4]
 8007e3e:	009b      	lsls	r3, r3, #2
 8007e40:	fbb2 f3f3 	udiv	r3, r2, r3
 8007e44:	4a22      	ldr	r2, [pc, #136]	; (8007ed0 <UART_SetConfig+0x118>)
 8007e46:	fba2 2303 	umull	r2, r3, r2, r3
 8007e4a:	095b      	lsrs	r3, r3, #5
 8007e4c:	0119      	lsls	r1, r3, #4
 8007e4e:	68fa      	ldr	r2, [r7, #12]
 8007e50:	4613      	mov	r3, r2
 8007e52:	009b      	lsls	r3, r3, #2
 8007e54:	4413      	add	r3, r2
 8007e56:	009a      	lsls	r2, r3, #2
 8007e58:	441a      	add	r2, r3
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	685b      	ldr	r3, [r3, #4]
 8007e5e:	009b      	lsls	r3, r3, #2
 8007e60:	fbb2 f2f3 	udiv	r2, r2, r3
 8007e64:	4b1a      	ldr	r3, [pc, #104]	; (8007ed0 <UART_SetConfig+0x118>)
 8007e66:	fba3 0302 	umull	r0, r3, r3, r2
 8007e6a:	095b      	lsrs	r3, r3, #5
 8007e6c:	2064      	movs	r0, #100	; 0x64
 8007e6e:	fb00 f303 	mul.w	r3, r0, r3
 8007e72:	1ad3      	subs	r3, r2, r3
 8007e74:	011b      	lsls	r3, r3, #4
 8007e76:	3332      	adds	r3, #50	; 0x32
 8007e78:	4a15      	ldr	r2, [pc, #84]	; (8007ed0 <UART_SetConfig+0x118>)
 8007e7a:	fba2 2303 	umull	r2, r3, r2, r3
 8007e7e:	095b      	lsrs	r3, r3, #5
 8007e80:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007e84:	4419      	add	r1, r3
 8007e86:	68fa      	ldr	r2, [r7, #12]
 8007e88:	4613      	mov	r3, r2
 8007e8a:	009b      	lsls	r3, r3, #2
 8007e8c:	4413      	add	r3, r2
 8007e8e:	009a      	lsls	r2, r3, #2
 8007e90:	441a      	add	r2, r3
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	685b      	ldr	r3, [r3, #4]
 8007e96:	009b      	lsls	r3, r3, #2
 8007e98:	fbb2 f2f3 	udiv	r2, r2, r3
 8007e9c:	4b0c      	ldr	r3, [pc, #48]	; (8007ed0 <UART_SetConfig+0x118>)
 8007e9e:	fba3 0302 	umull	r0, r3, r3, r2
 8007ea2:	095b      	lsrs	r3, r3, #5
 8007ea4:	2064      	movs	r0, #100	; 0x64
 8007ea6:	fb00 f303 	mul.w	r3, r0, r3
 8007eaa:	1ad3      	subs	r3, r2, r3
 8007eac:	011b      	lsls	r3, r3, #4
 8007eae:	3332      	adds	r3, #50	; 0x32
 8007eb0:	4a07      	ldr	r2, [pc, #28]	; (8007ed0 <UART_SetConfig+0x118>)
 8007eb2:	fba2 2303 	umull	r2, r3, r2, r3
 8007eb6:	095b      	lsrs	r3, r3, #5
 8007eb8:	f003 020f 	and.w	r2, r3, #15
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	440a      	add	r2, r1
 8007ec2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8007ec4:	bf00      	nop
 8007ec6:	3710      	adds	r7, #16
 8007ec8:	46bd      	mov	sp, r7
 8007eca:	bd80      	pop	{r7, pc}
 8007ecc:	40013800 	.word	0x40013800
 8007ed0:	51eb851f 	.word	0x51eb851f

08007ed4 <__errno>:
 8007ed4:	4b01      	ldr	r3, [pc, #4]	; (8007edc <__errno+0x8>)
 8007ed6:	6818      	ldr	r0, [r3, #0]
 8007ed8:	4770      	bx	lr
 8007eda:	bf00      	nop
 8007edc:	20000020 	.word	0x20000020

08007ee0 <__libc_init_array>:
 8007ee0:	b570      	push	{r4, r5, r6, lr}
 8007ee2:	2600      	movs	r6, #0
 8007ee4:	4d0c      	ldr	r5, [pc, #48]	; (8007f18 <__libc_init_array+0x38>)
 8007ee6:	4c0d      	ldr	r4, [pc, #52]	; (8007f1c <__libc_init_array+0x3c>)
 8007ee8:	1b64      	subs	r4, r4, r5
 8007eea:	10a4      	asrs	r4, r4, #2
 8007eec:	42a6      	cmp	r6, r4
 8007eee:	d109      	bne.n	8007f04 <__libc_init_array+0x24>
 8007ef0:	f002 ff48 	bl	800ad84 <_init>
 8007ef4:	2600      	movs	r6, #0
 8007ef6:	4d0a      	ldr	r5, [pc, #40]	; (8007f20 <__libc_init_array+0x40>)
 8007ef8:	4c0a      	ldr	r4, [pc, #40]	; (8007f24 <__libc_init_array+0x44>)
 8007efa:	1b64      	subs	r4, r4, r5
 8007efc:	10a4      	asrs	r4, r4, #2
 8007efe:	42a6      	cmp	r6, r4
 8007f00:	d105      	bne.n	8007f0e <__libc_init_array+0x2e>
 8007f02:	bd70      	pop	{r4, r5, r6, pc}
 8007f04:	f855 3b04 	ldr.w	r3, [r5], #4
 8007f08:	4798      	blx	r3
 8007f0a:	3601      	adds	r6, #1
 8007f0c:	e7ee      	b.n	8007eec <__libc_init_array+0xc>
 8007f0e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007f12:	4798      	blx	r3
 8007f14:	3601      	adds	r6, #1
 8007f16:	e7f2      	b.n	8007efe <__libc_init_array+0x1e>
 8007f18:	0800d91c 	.word	0x0800d91c
 8007f1c:	0800d91c 	.word	0x0800d91c
 8007f20:	0800d91c 	.word	0x0800d91c
 8007f24:	0800d920 	.word	0x0800d920

08007f28 <malloc>:
 8007f28:	4b02      	ldr	r3, [pc, #8]	; (8007f34 <malloc+0xc>)
 8007f2a:	4601      	mov	r1, r0
 8007f2c:	6818      	ldr	r0, [r3, #0]
 8007f2e:	f000 b865 	b.w	8007ffc <_malloc_r>
 8007f32:	bf00      	nop
 8007f34:	20000020 	.word	0x20000020

08007f38 <memcpy>:
 8007f38:	440a      	add	r2, r1
 8007f3a:	4291      	cmp	r1, r2
 8007f3c:	f100 33ff 	add.w	r3, r0, #4294967295
 8007f40:	d100      	bne.n	8007f44 <memcpy+0xc>
 8007f42:	4770      	bx	lr
 8007f44:	b510      	push	{r4, lr}
 8007f46:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007f4a:	4291      	cmp	r1, r2
 8007f4c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007f50:	d1f9      	bne.n	8007f46 <memcpy+0xe>
 8007f52:	bd10      	pop	{r4, pc}

08007f54 <memset>:
 8007f54:	4603      	mov	r3, r0
 8007f56:	4402      	add	r2, r0
 8007f58:	4293      	cmp	r3, r2
 8007f5a:	d100      	bne.n	8007f5e <memset+0xa>
 8007f5c:	4770      	bx	lr
 8007f5e:	f803 1b01 	strb.w	r1, [r3], #1
 8007f62:	e7f9      	b.n	8007f58 <memset+0x4>

08007f64 <_free_r>:
 8007f64:	b538      	push	{r3, r4, r5, lr}
 8007f66:	4605      	mov	r5, r0
 8007f68:	2900      	cmp	r1, #0
 8007f6a:	d043      	beq.n	8007ff4 <_free_r+0x90>
 8007f6c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007f70:	1f0c      	subs	r4, r1, #4
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	bfb8      	it	lt
 8007f76:	18e4      	addlt	r4, r4, r3
 8007f78:	f001 ff26 	bl	8009dc8 <__malloc_lock>
 8007f7c:	4a1e      	ldr	r2, [pc, #120]	; (8007ff8 <_free_r+0x94>)
 8007f7e:	6813      	ldr	r3, [r2, #0]
 8007f80:	4610      	mov	r0, r2
 8007f82:	b933      	cbnz	r3, 8007f92 <_free_r+0x2e>
 8007f84:	6063      	str	r3, [r4, #4]
 8007f86:	6014      	str	r4, [r2, #0]
 8007f88:	4628      	mov	r0, r5
 8007f8a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007f8e:	f001 bf21 	b.w	8009dd4 <__malloc_unlock>
 8007f92:	42a3      	cmp	r3, r4
 8007f94:	d90a      	bls.n	8007fac <_free_r+0x48>
 8007f96:	6821      	ldr	r1, [r4, #0]
 8007f98:	1862      	adds	r2, r4, r1
 8007f9a:	4293      	cmp	r3, r2
 8007f9c:	bf01      	itttt	eq
 8007f9e:	681a      	ldreq	r2, [r3, #0]
 8007fa0:	685b      	ldreq	r3, [r3, #4]
 8007fa2:	1852      	addeq	r2, r2, r1
 8007fa4:	6022      	streq	r2, [r4, #0]
 8007fa6:	6063      	str	r3, [r4, #4]
 8007fa8:	6004      	str	r4, [r0, #0]
 8007faa:	e7ed      	b.n	8007f88 <_free_r+0x24>
 8007fac:	461a      	mov	r2, r3
 8007fae:	685b      	ldr	r3, [r3, #4]
 8007fb0:	b10b      	cbz	r3, 8007fb6 <_free_r+0x52>
 8007fb2:	42a3      	cmp	r3, r4
 8007fb4:	d9fa      	bls.n	8007fac <_free_r+0x48>
 8007fb6:	6811      	ldr	r1, [r2, #0]
 8007fb8:	1850      	adds	r0, r2, r1
 8007fba:	42a0      	cmp	r0, r4
 8007fbc:	d10b      	bne.n	8007fd6 <_free_r+0x72>
 8007fbe:	6820      	ldr	r0, [r4, #0]
 8007fc0:	4401      	add	r1, r0
 8007fc2:	1850      	adds	r0, r2, r1
 8007fc4:	4283      	cmp	r3, r0
 8007fc6:	6011      	str	r1, [r2, #0]
 8007fc8:	d1de      	bne.n	8007f88 <_free_r+0x24>
 8007fca:	6818      	ldr	r0, [r3, #0]
 8007fcc:	685b      	ldr	r3, [r3, #4]
 8007fce:	4401      	add	r1, r0
 8007fd0:	6011      	str	r1, [r2, #0]
 8007fd2:	6053      	str	r3, [r2, #4]
 8007fd4:	e7d8      	b.n	8007f88 <_free_r+0x24>
 8007fd6:	d902      	bls.n	8007fde <_free_r+0x7a>
 8007fd8:	230c      	movs	r3, #12
 8007fda:	602b      	str	r3, [r5, #0]
 8007fdc:	e7d4      	b.n	8007f88 <_free_r+0x24>
 8007fde:	6820      	ldr	r0, [r4, #0]
 8007fe0:	1821      	adds	r1, r4, r0
 8007fe2:	428b      	cmp	r3, r1
 8007fe4:	bf01      	itttt	eq
 8007fe6:	6819      	ldreq	r1, [r3, #0]
 8007fe8:	685b      	ldreq	r3, [r3, #4]
 8007fea:	1809      	addeq	r1, r1, r0
 8007fec:	6021      	streq	r1, [r4, #0]
 8007fee:	6063      	str	r3, [r4, #4]
 8007ff0:	6054      	str	r4, [r2, #4]
 8007ff2:	e7c9      	b.n	8007f88 <_free_r+0x24>
 8007ff4:	bd38      	pop	{r3, r4, r5, pc}
 8007ff6:	bf00      	nop
 8007ff8:	200002c4 	.word	0x200002c4

08007ffc <_malloc_r>:
 8007ffc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ffe:	1ccd      	adds	r5, r1, #3
 8008000:	f025 0503 	bic.w	r5, r5, #3
 8008004:	3508      	adds	r5, #8
 8008006:	2d0c      	cmp	r5, #12
 8008008:	bf38      	it	cc
 800800a:	250c      	movcc	r5, #12
 800800c:	2d00      	cmp	r5, #0
 800800e:	4606      	mov	r6, r0
 8008010:	db01      	blt.n	8008016 <_malloc_r+0x1a>
 8008012:	42a9      	cmp	r1, r5
 8008014:	d903      	bls.n	800801e <_malloc_r+0x22>
 8008016:	230c      	movs	r3, #12
 8008018:	6033      	str	r3, [r6, #0]
 800801a:	2000      	movs	r0, #0
 800801c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800801e:	f001 fed3 	bl	8009dc8 <__malloc_lock>
 8008022:	4921      	ldr	r1, [pc, #132]	; (80080a8 <_malloc_r+0xac>)
 8008024:	680a      	ldr	r2, [r1, #0]
 8008026:	4614      	mov	r4, r2
 8008028:	b99c      	cbnz	r4, 8008052 <_malloc_r+0x56>
 800802a:	4f20      	ldr	r7, [pc, #128]	; (80080ac <_malloc_r+0xb0>)
 800802c:	683b      	ldr	r3, [r7, #0]
 800802e:	b923      	cbnz	r3, 800803a <_malloc_r+0x3e>
 8008030:	4621      	mov	r1, r4
 8008032:	4630      	mov	r0, r6
 8008034:	f000 fd12 	bl	8008a5c <_sbrk_r>
 8008038:	6038      	str	r0, [r7, #0]
 800803a:	4629      	mov	r1, r5
 800803c:	4630      	mov	r0, r6
 800803e:	f000 fd0d 	bl	8008a5c <_sbrk_r>
 8008042:	1c43      	adds	r3, r0, #1
 8008044:	d123      	bne.n	800808e <_malloc_r+0x92>
 8008046:	230c      	movs	r3, #12
 8008048:	4630      	mov	r0, r6
 800804a:	6033      	str	r3, [r6, #0]
 800804c:	f001 fec2 	bl	8009dd4 <__malloc_unlock>
 8008050:	e7e3      	b.n	800801a <_malloc_r+0x1e>
 8008052:	6823      	ldr	r3, [r4, #0]
 8008054:	1b5b      	subs	r3, r3, r5
 8008056:	d417      	bmi.n	8008088 <_malloc_r+0x8c>
 8008058:	2b0b      	cmp	r3, #11
 800805a:	d903      	bls.n	8008064 <_malloc_r+0x68>
 800805c:	6023      	str	r3, [r4, #0]
 800805e:	441c      	add	r4, r3
 8008060:	6025      	str	r5, [r4, #0]
 8008062:	e004      	b.n	800806e <_malloc_r+0x72>
 8008064:	6863      	ldr	r3, [r4, #4]
 8008066:	42a2      	cmp	r2, r4
 8008068:	bf0c      	ite	eq
 800806a:	600b      	streq	r3, [r1, #0]
 800806c:	6053      	strne	r3, [r2, #4]
 800806e:	4630      	mov	r0, r6
 8008070:	f001 feb0 	bl	8009dd4 <__malloc_unlock>
 8008074:	f104 000b 	add.w	r0, r4, #11
 8008078:	1d23      	adds	r3, r4, #4
 800807a:	f020 0007 	bic.w	r0, r0, #7
 800807e:	1ac2      	subs	r2, r0, r3
 8008080:	d0cc      	beq.n	800801c <_malloc_r+0x20>
 8008082:	1a1b      	subs	r3, r3, r0
 8008084:	50a3      	str	r3, [r4, r2]
 8008086:	e7c9      	b.n	800801c <_malloc_r+0x20>
 8008088:	4622      	mov	r2, r4
 800808a:	6864      	ldr	r4, [r4, #4]
 800808c:	e7cc      	b.n	8008028 <_malloc_r+0x2c>
 800808e:	1cc4      	adds	r4, r0, #3
 8008090:	f024 0403 	bic.w	r4, r4, #3
 8008094:	42a0      	cmp	r0, r4
 8008096:	d0e3      	beq.n	8008060 <_malloc_r+0x64>
 8008098:	1a21      	subs	r1, r4, r0
 800809a:	4630      	mov	r0, r6
 800809c:	f000 fcde 	bl	8008a5c <_sbrk_r>
 80080a0:	3001      	adds	r0, #1
 80080a2:	d1dd      	bne.n	8008060 <_malloc_r+0x64>
 80080a4:	e7cf      	b.n	8008046 <_malloc_r+0x4a>
 80080a6:	bf00      	nop
 80080a8:	200002c4 	.word	0x200002c4
 80080ac:	200002c8 	.word	0x200002c8

080080b0 <__cvt>:
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80080b6:	461f      	mov	r7, r3
 80080b8:	bfbb      	ittet	lt
 80080ba:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 80080be:	461f      	movlt	r7, r3
 80080c0:	2300      	movge	r3, #0
 80080c2:	232d      	movlt	r3, #45	; 0x2d
 80080c4:	b088      	sub	sp, #32
 80080c6:	4614      	mov	r4, r2
 80080c8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80080ca:	9d10      	ldr	r5, [sp, #64]	; 0x40
 80080cc:	7013      	strb	r3, [r2, #0]
 80080ce:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80080d0:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 80080d4:	f023 0820 	bic.w	r8, r3, #32
 80080d8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80080dc:	d005      	beq.n	80080ea <__cvt+0x3a>
 80080de:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80080e2:	d100      	bne.n	80080e6 <__cvt+0x36>
 80080e4:	3501      	adds	r5, #1
 80080e6:	2302      	movs	r3, #2
 80080e8:	e000      	b.n	80080ec <__cvt+0x3c>
 80080ea:	2303      	movs	r3, #3
 80080ec:	aa07      	add	r2, sp, #28
 80080ee:	9204      	str	r2, [sp, #16]
 80080f0:	aa06      	add	r2, sp, #24
 80080f2:	e9cd a202 	strd	sl, r2, [sp, #8]
 80080f6:	e9cd 3500 	strd	r3, r5, [sp]
 80080fa:	4622      	mov	r2, r4
 80080fc:	463b      	mov	r3, r7
 80080fe:	f000 fe43 	bl	8008d88 <_dtoa_r>
 8008102:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8008106:	4606      	mov	r6, r0
 8008108:	d102      	bne.n	8008110 <__cvt+0x60>
 800810a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800810c:	07db      	lsls	r3, r3, #31
 800810e:	d522      	bpl.n	8008156 <__cvt+0xa6>
 8008110:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008114:	eb06 0905 	add.w	r9, r6, r5
 8008118:	d110      	bne.n	800813c <__cvt+0x8c>
 800811a:	7833      	ldrb	r3, [r6, #0]
 800811c:	2b30      	cmp	r3, #48	; 0x30
 800811e:	d10a      	bne.n	8008136 <__cvt+0x86>
 8008120:	2200      	movs	r2, #0
 8008122:	2300      	movs	r3, #0
 8008124:	4620      	mov	r0, r4
 8008126:	4639      	mov	r1, r7
 8008128:	f7f8 fc3e 	bl	80009a8 <__aeabi_dcmpeq>
 800812c:	b918      	cbnz	r0, 8008136 <__cvt+0x86>
 800812e:	f1c5 0501 	rsb	r5, r5, #1
 8008132:	f8ca 5000 	str.w	r5, [sl]
 8008136:	f8da 3000 	ldr.w	r3, [sl]
 800813a:	4499      	add	r9, r3
 800813c:	2200      	movs	r2, #0
 800813e:	2300      	movs	r3, #0
 8008140:	4620      	mov	r0, r4
 8008142:	4639      	mov	r1, r7
 8008144:	f7f8 fc30 	bl	80009a8 <__aeabi_dcmpeq>
 8008148:	b108      	cbz	r0, 800814e <__cvt+0x9e>
 800814a:	f8cd 901c 	str.w	r9, [sp, #28]
 800814e:	2230      	movs	r2, #48	; 0x30
 8008150:	9b07      	ldr	r3, [sp, #28]
 8008152:	454b      	cmp	r3, r9
 8008154:	d307      	bcc.n	8008166 <__cvt+0xb6>
 8008156:	4630      	mov	r0, r6
 8008158:	9b07      	ldr	r3, [sp, #28]
 800815a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800815c:	1b9b      	subs	r3, r3, r6
 800815e:	6013      	str	r3, [r2, #0]
 8008160:	b008      	add	sp, #32
 8008162:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008166:	1c59      	adds	r1, r3, #1
 8008168:	9107      	str	r1, [sp, #28]
 800816a:	701a      	strb	r2, [r3, #0]
 800816c:	e7f0      	b.n	8008150 <__cvt+0xa0>

0800816e <__exponent>:
 800816e:	4603      	mov	r3, r0
 8008170:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008172:	2900      	cmp	r1, #0
 8008174:	f803 2b02 	strb.w	r2, [r3], #2
 8008178:	bfb6      	itet	lt
 800817a:	222d      	movlt	r2, #45	; 0x2d
 800817c:	222b      	movge	r2, #43	; 0x2b
 800817e:	4249      	neglt	r1, r1
 8008180:	2909      	cmp	r1, #9
 8008182:	7042      	strb	r2, [r0, #1]
 8008184:	dd2b      	ble.n	80081de <__exponent+0x70>
 8008186:	f10d 0407 	add.w	r4, sp, #7
 800818a:	46a4      	mov	ip, r4
 800818c:	270a      	movs	r7, #10
 800818e:	fb91 f6f7 	sdiv	r6, r1, r7
 8008192:	460a      	mov	r2, r1
 8008194:	46a6      	mov	lr, r4
 8008196:	fb07 1516 	mls	r5, r7, r6, r1
 800819a:	2a63      	cmp	r2, #99	; 0x63
 800819c:	f105 0530 	add.w	r5, r5, #48	; 0x30
 80081a0:	4631      	mov	r1, r6
 80081a2:	f104 34ff 	add.w	r4, r4, #4294967295
 80081a6:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80081aa:	dcf0      	bgt.n	800818e <__exponent+0x20>
 80081ac:	3130      	adds	r1, #48	; 0x30
 80081ae:	f1ae 0502 	sub.w	r5, lr, #2
 80081b2:	f804 1c01 	strb.w	r1, [r4, #-1]
 80081b6:	4629      	mov	r1, r5
 80081b8:	1c44      	adds	r4, r0, #1
 80081ba:	4561      	cmp	r1, ip
 80081bc:	d30a      	bcc.n	80081d4 <__exponent+0x66>
 80081be:	f10d 0209 	add.w	r2, sp, #9
 80081c2:	eba2 020e 	sub.w	r2, r2, lr
 80081c6:	4565      	cmp	r5, ip
 80081c8:	bf88      	it	hi
 80081ca:	2200      	movhi	r2, #0
 80081cc:	4413      	add	r3, r2
 80081ce:	1a18      	subs	r0, r3, r0
 80081d0:	b003      	add	sp, #12
 80081d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80081d4:	f811 2b01 	ldrb.w	r2, [r1], #1
 80081d8:	f804 2f01 	strb.w	r2, [r4, #1]!
 80081dc:	e7ed      	b.n	80081ba <__exponent+0x4c>
 80081de:	2330      	movs	r3, #48	; 0x30
 80081e0:	3130      	adds	r1, #48	; 0x30
 80081e2:	7083      	strb	r3, [r0, #2]
 80081e4:	70c1      	strb	r1, [r0, #3]
 80081e6:	1d03      	adds	r3, r0, #4
 80081e8:	e7f1      	b.n	80081ce <__exponent+0x60>
	...

080081ec <_printf_float>:
 80081ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081f0:	b091      	sub	sp, #68	; 0x44
 80081f2:	460c      	mov	r4, r1
 80081f4:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 80081f8:	4616      	mov	r6, r2
 80081fa:	461f      	mov	r7, r3
 80081fc:	4605      	mov	r5, r0
 80081fe:	f001 fd69 	bl	8009cd4 <_localeconv_r>
 8008202:	6803      	ldr	r3, [r0, #0]
 8008204:	4618      	mov	r0, r3
 8008206:	9309      	str	r3, [sp, #36]	; 0x24
 8008208:	f7f7 ffa2 	bl	8000150 <strlen>
 800820c:	2300      	movs	r3, #0
 800820e:	930e      	str	r3, [sp, #56]	; 0x38
 8008210:	f8d8 3000 	ldr.w	r3, [r8]
 8008214:	900a      	str	r0, [sp, #40]	; 0x28
 8008216:	3307      	adds	r3, #7
 8008218:	f023 0307 	bic.w	r3, r3, #7
 800821c:	f103 0208 	add.w	r2, r3, #8
 8008220:	f894 9018 	ldrb.w	r9, [r4, #24]
 8008224:	f8d4 b000 	ldr.w	fp, [r4]
 8008228:	f8c8 2000 	str.w	r2, [r8]
 800822c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008230:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8008234:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8008238:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 800823c:	930b      	str	r3, [sp, #44]	; 0x2c
 800823e:	f04f 32ff 	mov.w	r2, #4294967295
 8008242:	4640      	mov	r0, r8
 8008244:	4b9c      	ldr	r3, [pc, #624]	; (80084b8 <_printf_float+0x2cc>)
 8008246:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008248:	f7f8 fbe0 	bl	8000a0c <__aeabi_dcmpun>
 800824c:	bb70      	cbnz	r0, 80082ac <_printf_float+0xc0>
 800824e:	f04f 32ff 	mov.w	r2, #4294967295
 8008252:	4640      	mov	r0, r8
 8008254:	4b98      	ldr	r3, [pc, #608]	; (80084b8 <_printf_float+0x2cc>)
 8008256:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008258:	f7f8 fbba 	bl	80009d0 <__aeabi_dcmple>
 800825c:	bb30      	cbnz	r0, 80082ac <_printf_float+0xc0>
 800825e:	2200      	movs	r2, #0
 8008260:	2300      	movs	r3, #0
 8008262:	4640      	mov	r0, r8
 8008264:	4651      	mov	r1, sl
 8008266:	f7f8 fba9 	bl	80009bc <__aeabi_dcmplt>
 800826a:	b110      	cbz	r0, 8008272 <_printf_float+0x86>
 800826c:	232d      	movs	r3, #45	; 0x2d
 800826e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008272:	4b92      	ldr	r3, [pc, #584]	; (80084bc <_printf_float+0x2d0>)
 8008274:	4892      	ldr	r0, [pc, #584]	; (80084c0 <_printf_float+0x2d4>)
 8008276:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800827a:	bf94      	ite	ls
 800827c:	4698      	movls	r8, r3
 800827e:	4680      	movhi	r8, r0
 8008280:	2303      	movs	r3, #3
 8008282:	f04f 0a00 	mov.w	sl, #0
 8008286:	6123      	str	r3, [r4, #16]
 8008288:	f02b 0304 	bic.w	r3, fp, #4
 800828c:	6023      	str	r3, [r4, #0]
 800828e:	4633      	mov	r3, r6
 8008290:	4621      	mov	r1, r4
 8008292:	4628      	mov	r0, r5
 8008294:	9700      	str	r7, [sp, #0]
 8008296:	aa0f      	add	r2, sp, #60	; 0x3c
 8008298:	f000 f9d4 	bl	8008644 <_printf_common>
 800829c:	3001      	adds	r0, #1
 800829e:	f040 8090 	bne.w	80083c2 <_printf_float+0x1d6>
 80082a2:	f04f 30ff 	mov.w	r0, #4294967295
 80082a6:	b011      	add	sp, #68	; 0x44
 80082a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082ac:	4642      	mov	r2, r8
 80082ae:	4653      	mov	r3, sl
 80082b0:	4640      	mov	r0, r8
 80082b2:	4651      	mov	r1, sl
 80082b4:	f7f8 fbaa 	bl	8000a0c <__aeabi_dcmpun>
 80082b8:	b148      	cbz	r0, 80082ce <_printf_float+0xe2>
 80082ba:	f1ba 0f00 	cmp.w	sl, #0
 80082be:	bfb8      	it	lt
 80082c0:	232d      	movlt	r3, #45	; 0x2d
 80082c2:	4880      	ldr	r0, [pc, #512]	; (80084c4 <_printf_float+0x2d8>)
 80082c4:	bfb8      	it	lt
 80082c6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80082ca:	4b7f      	ldr	r3, [pc, #508]	; (80084c8 <_printf_float+0x2dc>)
 80082cc:	e7d3      	b.n	8008276 <_printf_float+0x8a>
 80082ce:	6863      	ldr	r3, [r4, #4]
 80082d0:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 80082d4:	1c5a      	adds	r2, r3, #1
 80082d6:	d142      	bne.n	800835e <_printf_float+0x172>
 80082d8:	2306      	movs	r3, #6
 80082da:	6063      	str	r3, [r4, #4]
 80082dc:	2200      	movs	r2, #0
 80082de:	9206      	str	r2, [sp, #24]
 80082e0:	aa0e      	add	r2, sp, #56	; 0x38
 80082e2:	e9cd 9204 	strd	r9, r2, [sp, #16]
 80082e6:	aa0d      	add	r2, sp, #52	; 0x34
 80082e8:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 80082ec:	9203      	str	r2, [sp, #12]
 80082ee:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 80082f2:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80082f6:	6023      	str	r3, [r4, #0]
 80082f8:	6863      	ldr	r3, [r4, #4]
 80082fa:	4642      	mov	r2, r8
 80082fc:	9300      	str	r3, [sp, #0]
 80082fe:	4628      	mov	r0, r5
 8008300:	4653      	mov	r3, sl
 8008302:	910b      	str	r1, [sp, #44]	; 0x2c
 8008304:	f7ff fed4 	bl	80080b0 <__cvt>
 8008308:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800830a:	4680      	mov	r8, r0
 800830c:	2947      	cmp	r1, #71	; 0x47
 800830e:	990d      	ldr	r1, [sp, #52]	; 0x34
 8008310:	d108      	bne.n	8008324 <_printf_float+0x138>
 8008312:	1cc8      	adds	r0, r1, #3
 8008314:	db02      	blt.n	800831c <_printf_float+0x130>
 8008316:	6863      	ldr	r3, [r4, #4]
 8008318:	4299      	cmp	r1, r3
 800831a:	dd40      	ble.n	800839e <_printf_float+0x1b2>
 800831c:	f1a9 0902 	sub.w	r9, r9, #2
 8008320:	fa5f f989 	uxtb.w	r9, r9
 8008324:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8008328:	d81f      	bhi.n	800836a <_printf_float+0x17e>
 800832a:	464a      	mov	r2, r9
 800832c:	3901      	subs	r1, #1
 800832e:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008332:	910d      	str	r1, [sp, #52]	; 0x34
 8008334:	f7ff ff1b 	bl	800816e <__exponent>
 8008338:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800833a:	4682      	mov	sl, r0
 800833c:	1813      	adds	r3, r2, r0
 800833e:	2a01      	cmp	r2, #1
 8008340:	6123      	str	r3, [r4, #16]
 8008342:	dc02      	bgt.n	800834a <_printf_float+0x15e>
 8008344:	6822      	ldr	r2, [r4, #0]
 8008346:	07d2      	lsls	r2, r2, #31
 8008348:	d501      	bpl.n	800834e <_printf_float+0x162>
 800834a:	3301      	adds	r3, #1
 800834c:	6123      	str	r3, [r4, #16]
 800834e:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8008352:	2b00      	cmp	r3, #0
 8008354:	d09b      	beq.n	800828e <_printf_float+0xa2>
 8008356:	232d      	movs	r3, #45	; 0x2d
 8008358:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800835c:	e797      	b.n	800828e <_printf_float+0xa2>
 800835e:	2947      	cmp	r1, #71	; 0x47
 8008360:	d1bc      	bne.n	80082dc <_printf_float+0xf0>
 8008362:	2b00      	cmp	r3, #0
 8008364:	d1ba      	bne.n	80082dc <_printf_float+0xf0>
 8008366:	2301      	movs	r3, #1
 8008368:	e7b7      	b.n	80082da <_printf_float+0xee>
 800836a:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800836e:	d118      	bne.n	80083a2 <_printf_float+0x1b6>
 8008370:	2900      	cmp	r1, #0
 8008372:	6863      	ldr	r3, [r4, #4]
 8008374:	dd0b      	ble.n	800838e <_printf_float+0x1a2>
 8008376:	6121      	str	r1, [r4, #16]
 8008378:	b913      	cbnz	r3, 8008380 <_printf_float+0x194>
 800837a:	6822      	ldr	r2, [r4, #0]
 800837c:	07d0      	lsls	r0, r2, #31
 800837e:	d502      	bpl.n	8008386 <_printf_float+0x19a>
 8008380:	3301      	adds	r3, #1
 8008382:	440b      	add	r3, r1
 8008384:	6123      	str	r3, [r4, #16]
 8008386:	f04f 0a00 	mov.w	sl, #0
 800838a:	65a1      	str	r1, [r4, #88]	; 0x58
 800838c:	e7df      	b.n	800834e <_printf_float+0x162>
 800838e:	b913      	cbnz	r3, 8008396 <_printf_float+0x1aa>
 8008390:	6822      	ldr	r2, [r4, #0]
 8008392:	07d2      	lsls	r2, r2, #31
 8008394:	d501      	bpl.n	800839a <_printf_float+0x1ae>
 8008396:	3302      	adds	r3, #2
 8008398:	e7f4      	b.n	8008384 <_printf_float+0x198>
 800839a:	2301      	movs	r3, #1
 800839c:	e7f2      	b.n	8008384 <_printf_float+0x198>
 800839e:	f04f 0967 	mov.w	r9, #103	; 0x67
 80083a2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80083a4:	4299      	cmp	r1, r3
 80083a6:	db05      	blt.n	80083b4 <_printf_float+0x1c8>
 80083a8:	6823      	ldr	r3, [r4, #0]
 80083aa:	6121      	str	r1, [r4, #16]
 80083ac:	07d8      	lsls	r0, r3, #31
 80083ae:	d5ea      	bpl.n	8008386 <_printf_float+0x19a>
 80083b0:	1c4b      	adds	r3, r1, #1
 80083b2:	e7e7      	b.n	8008384 <_printf_float+0x198>
 80083b4:	2900      	cmp	r1, #0
 80083b6:	bfcc      	ite	gt
 80083b8:	2201      	movgt	r2, #1
 80083ba:	f1c1 0202 	rsble	r2, r1, #2
 80083be:	4413      	add	r3, r2
 80083c0:	e7e0      	b.n	8008384 <_printf_float+0x198>
 80083c2:	6823      	ldr	r3, [r4, #0]
 80083c4:	055a      	lsls	r2, r3, #21
 80083c6:	d407      	bmi.n	80083d8 <_printf_float+0x1ec>
 80083c8:	6923      	ldr	r3, [r4, #16]
 80083ca:	4642      	mov	r2, r8
 80083cc:	4631      	mov	r1, r6
 80083ce:	4628      	mov	r0, r5
 80083d0:	47b8      	blx	r7
 80083d2:	3001      	adds	r0, #1
 80083d4:	d12b      	bne.n	800842e <_printf_float+0x242>
 80083d6:	e764      	b.n	80082a2 <_printf_float+0xb6>
 80083d8:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80083dc:	f240 80dd 	bls.w	800859a <_printf_float+0x3ae>
 80083e0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80083e4:	2200      	movs	r2, #0
 80083e6:	2300      	movs	r3, #0
 80083e8:	f7f8 fade 	bl	80009a8 <__aeabi_dcmpeq>
 80083ec:	2800      	cmp	r0, #0
 80083ee:	d033      	beq.n	8008458 <_printf_float+0x26c>
 80083f0:	2301      	movs	r3, #1
 80083f2:	4631      	mov	r1, r6
 80083f4:	4628      	mov	r0, r5
 80083f6:	4a35      	ldr	r2, [pc, #212]	; (80084cc <_printf_float+0x2e0>)
 80083f8:	47b8      	blx	r7
 80083fa:	3001      	adds	r0, #1
 80083fc:	f43f af51 	beq.w	80082a2 <_printf_float+0xb6>
 8008400:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8008404:	429a      	cmp	r2, r3
 8008406:	db02      	blt.n	800840e <_printf_float+0x222>
 8008408:	6823      	ldr	r3, [r4, #0]
 800840a:	07d8      	lsls	r0, r3, #31
 800840c:	d50f      	bpl.n	800842e <_printf_float+0x242>
 800840e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008412:	4631      	mov	r1, r6
 8008414:	4628      	mov	r0, r5
 8008416:	47b8      	blx	r7
 8008418:	3001      	adds	r0, #1
 800841a:	f43f af42 	beq.w	80082a2 <_printf_float+0xb6>
 800841e:	f04f 0800 	mov.w	r8, #0
 8008422:	f104 091a 	add.w	r9, r4, #26
 8008426:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008428:	3b01      	subs	r3, #1
 800842a:	4543      	cmp	r3, r8
 800842c:	dc09      	bgt.n	8008442 <_printf_float+0x256>
 800842e:	6823      	ldr	r3, [r4, #0]
 8008430:	079b      	lsls	r3, r3, #30
 8008432:	f100 8102 	bmi.w	800863a <_printf_float+0x44e>
 8008436:	68e0      	ldr	r0, [r4, #12]
 8008438:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800843a:	4298      	cmp	r0, r3
 800843c:	bfb8      	it	lt
 800843e:	4618      	movlt	r0, r3
 8008440:	e731      	b.n	80082a6 <_printf_float+0xba>
 8008442:	2301      	movs	r3, #1
 8008444:	464a      	mov	r2, r9
 8008446:	4631      	mov	r1, r6
 8008448:	4628      	mov	r0, r5
 800844a:	47b8      	blx	r7
 800844c:	3001      	adds	r0, #1
 800844e:	f43f af28 	beq.w	80082a2 <_printf_float+0xb6>
 8008452:	f108 0801 	add.w	r8, r8, #1
 8008456:	e7e6      	b.n	8008426 <_printf_float+0x23a>
 8008458:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800845a:	2b00      	cmp	r3, #0
 800845c:	dc38      	bgt.n	80084d0 <_printf_float+0x2e4>
 800845e:	2301      	movs	r3, #1
 8008460:	4631      	mov	r1, r6
 8008462:	4628      	mov	r0, r5
 8008464:	4a19      	ldr	r2, [pc, #100]	; (80084cc <_printf_float+0x2e0>)
 8008466:	47b8      	blx	r7
 8008468:	3001      	adds	r0, #1
 800846a:	f43f af1a 	beq.w	80082a2 <_printf_float+0xb6>
 800846e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8008472:	4313      	orrs	r3, r2
 8008474:	d102      	bne.n	800847c <_printf_float+0x290>
 8008476:	6823      	ldr	r3, [r4, #0]
 8008478:	07d9      	lsls	r1, r3, #31
 800847a:	d5d8      	bpl.n	800842e <_printf_float+0x242>
 800847c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008480:	4631      	mov	r1, r6
 8008482:	4628      	mov	r0, r5
 8008484:	47b8      	blx	r7
 8008486:	3001      	adds	r0, #1
 8008488:	f43f af0b 	beq.w	80082a2 <_printf_float+0xb6>
 800848c:	f04f 0900 	mov.w	r9, #0
 8008490:	f104 0a1a 	add.w	sl, r4, #26
 8008494:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008496:	425b      	negs	r3, r3
 8008498:	454b      	cmp	r3, r9
 800849a:	dc01      	bgt.n	80084a0 <_printf_float+0x2b4>
 800849c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800849e:	e794      	b.n	80083ca <_printf_float+0x1de>
 80084a0:	2301      	movs	r3, #1
 80084a2:	4652      	mov	r2, sl
 80084a4:	4631      	mov	r1, r6
 80084a6:	4628      	mov	r0, r5
 80084a8:	47b8      	blx	r7
 80084aa:	3001      	adds	r0, #1
 80084ac:	f43f aef9 	beq.w	80082a2 <_printf_float+0xb6>
 80084b0:	f109 0901 	add.w	r9, r9, #1
 80084b4:	e7ee      	b.n	8008494 <_printf_float+0x2a8>
 80084b6:	bf00      	nop
 80084b8:	7fefffff 	.word	0x7fefffff
 80084bc:	0800d53c 	.word	0x0800d53c
 80084c0:	0800d540 	.word	0x0800d540
 80084c4:	0800d548 	.word	0x0800d548
 80084c8:	0800d544 	.word	0x0800d544
 80084cc:	0800d54c 	.word	0x0800d54c
 80084d0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80084d2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80084d4:	429a      	cmp	r2, r3
 80084d6:	bfa8      	it	ge
 80084d8:	461a      	movge	r2, r3
 80084da:	2a00      	cmp	r2, #0
 80084dc:	4691      	mov	r9, r2
 80084de:	dc37      	bgt.n	8008550 <_printf_float+0x364>
 80084e0:	f04f 0b00 	mov.w	fp, #0
 80084e4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80084e8:	f104 021a 	add.w	r2, r4, #26
 80084ec:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 80084f0:	ebaa 0309 	sub.w	r3, sl, r9
 80084f4:	455b      	cmp	r3, fp
 80084f6:	dc33      	bgt.n	8008560 <_printf_float+0x374>
 80084f8:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80084fc:	429a      	cmp	r2, r3
 80084fe:	db3b      	blt.n	8008578 <_printf_float+0x38c>
 8008500:	6823      	ldr	r3, [r4, #0]
 8008502:	07da      	lsls	r2, r3, #31
 8008504:	d438      	bmi.n	8008578 <_printf_float+0x38c>
 8008506:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008508:	990d      	ldr	r1, [sp, #52]	; 0x34
 800850a:	eba2 030a 	sub.w	r3, r2, sl
 800850e:	eba2 0901 	sub.w	r9, r2, r1
 8008512:	4599      	cmp	r9, r3
 8008514:	bfa8      	it	ge
 8008516:	4699      	movge	r9, r3
 8008518:	f1b9 0f00 	cmp.w	r9, #0
 800851c:	dc34      	bgt.n	8008588 <_printf_float+0x39c>
 800851e:	f04f 0800 	mov.w	r8, #0
 8008522:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008526:	f104 0a1a 	add.w	sl, r4, #26
 800852a:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800852e:	1a9b      	subs	r3, r3, r2
 8008530:	eba3 0309 	sub.w	r3, r3, r9
 8008534:	4543      	cmp	r3, r8
 8008536:	f77f af7a 	ble.w	800842e <_printf_float+0x242>
 800853a:	2301      	movs	r3, #1
 800853c:	4652      	mov	r2, sl
 800853e:	4631      	mov	r1, r6
 8008540:	4628      	mov	r0, r5
 8008542:	47b8      	blx	r7
 8008544:	3001      	adds	r0, #1
 8008546:	f43f aeac 	beq.w	80082a2 <_printf_float+0xb6>
 800854a:	f108 0801 	add.w	r8, r8, #1
 800854e:	e7ec      	b.n	800852a <_printf_float+0x33e>
 8008550:	4613      	mov	r3, r2
 8008552:	4631      	mov	r1, r6
 8008554:	4642      	mov	r2, r8
 8008556:	4628      	mov	r0, r5
 8008558:	47b8      	blx	r7
 800855a:	3001      	adds	r0, #1
 800855c:	d1c0      	bne.n	80084e0 <_printf_float+0x2f4>
 800855e:	e6a0      	b.n	80082a2 <_printf_float+0xb6>
 8008560:	2301      	movs	r3, #1
 8008562:	4631      	mov	r1, r6
 8008564:	4628      	mov	r0, r5
 8008566:	920b      	str	r2, [sp, #44]	; 0x2c
 8008568:	47b8      	blx	r7
 800856a:	3001      	adds	r0, #1
 800856c:	f43f ae99 	beq.w	80082a2 <_printf_float+0xb6>
 8008570:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008572:	f10b 0b01 	add.w	fp, fp, #1
 8008576:	e7b9      	b.n	80084ec <_printf_float+0x300>
 8008578:	4631      	mov	r1, r6
 800857a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800857e:	4628      	mov	r0, r5
 8008580:	47b8      	blx	r7
 8008582:	3001      	adds	r0, #1
 8008584:	d1bf      	bne.n	8008506 <_printf_float+0x31a>
 8008586:	e68c      	b.n	80082a2 <_printf_float+0xb6>
 8008588:	464b      	mov	r3, r9
 800858a:	4631      	mov	r1, r6
 800858c:	4628      	mov	r0, r5
 800858e:	eb08 020a 	add.w	r2, r8, sl
 8008592:	47b8      	blx	r7
 8008594:	3001      	adds	r0, #1
 8008596:	d1c2      	bne.n	800851e <_printf_float+0x332>
 8008598:	e683      	b.n	80082a2 <_printf_float+0xb6>
 800859a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800859c:	2a01      	cmp	r2, #1
 800859e:	dc01      	bgt.n	80085a4 <_printf_float+0x3b8>
 80085a0:	07db      	lsls	r3, r3, #31
 80085a2:	d537      	bpl.n	8008614 <_printf_float+0x428>
 80085a4:	2301      	movs	r3, #1
 80085a6:	4642      	mov	r2, r8
 80085a8:	4631      	mov	r1, r6
 80085aa:	4628      	mov	r0, r5
 80085ac:	47b8      	blx	r7
 80085ae:	3001      	adds	r0, #1
 80085b0:	f43f ae77 	beq.w	80082a2 <_printf_float+0xb6>
 80085b4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80085b8:	4631      	mov	r1, r6
 80085ba:	4628      	mov	r0, r5
 80085bc:	47b8      	blx	r7
 80085be:	3001      	adds	r0, #1
 80085c0:	f43f ae6f 	beq.w	80082a2 <_printf_float+0xb6>
 80085c4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80085c8:	2200      	movs	r2, #0
 80085ca:	2300      	movs	r3, #0
 80085cc:	f7f8 f9ec 	bl	80009a8 <__aeabi_dcmpeq>
 80085d0:	b9d8      	cbnz	r0, 800860a <_printf_float+0x41e>
 80085d2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80085d4:	f108 0201 	add.w	r2, r8, #1
 80085d8:	3b01      	subs	r3, #1
 80085da:	4631      	mov	r1, r6
 80085dc:	4628      	mov	r0, r5
 80085de:	47b8      	blx	r7
 80085e0:	3001      	adds	r0, #1
 80085e2:	d10e      	bne.n	8008602 <_printf_float+0x416>
 80085e4:	e65d      	b.n	80082a2 <_printf_float+0xb6>
 80085e6:	2301      	movs	r3, #1
 80085e8:	464a      	mov	r2, r9
 80085ea:	4631      	mov	r1, r6
 80085ec:	4628      	mov	r0, r5
 80085ee:	47b8      	blx	r7
 80085f0:	3001      	adds	r0, #1
 80085f2:	f43f ae56 	beq.w	80082a2 <_printf_float+0xb6>
 80085f6:	f108 0801 	add.w	r8, r8, #1
 80085fa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80085fc:	3b01      	subs	r3, #1
 80085fe:	4543      	cmp	r3, r8
 8008600:	dcf1      	bgt.n	80085e6 <_printf_float+0x3fa>
 8008602:	4653      	mov	r3, sl
 8008604:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008608:	e6e0      	b.n	80083cc <_printf_float+0x1e0>
 800860a:	f04f 0800 	mov.w	r8, #0
 800860e:	f104 091a 	add.w	r9, r4, #26
 8008612:	e7f2      	b.n	80085fa <_printf_float+0x40e>
 8008614:	2301      	movs	r3, #1
 8008616:	4642      	mov	r2, r8
 8008618:	e7df      	b.n	80085da <_printf_float+0x3ee>
 800861a:	2301      	movs	r3, #1
 800861c:	464a      	mov	r2, r9
 800861e:	4631      	mov	r1, r6
 8008620:	4628      	mov	r0, r5
 8008622:	47b8      	blx	r7
 8008624:	3001      	adds	r0, #1
 8008626:	f43f ae3c 	beq.w	80082a2 <_printf_float+0xb6>
 800862a:	f108 0801 	add.w	r8, r8, #1
 800862e:	68e3      	ldr	r3, [r4, #12]
 8008630:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8008632:	1a5b      	subs	r3, r3, r1
 8008634:	4543      	cmp	r3, r8
 8008636:	dcf0      	bgt.n	800861a <_printf_float+0x42e>
 8008638:	e6fd      	b.n	8008436 <_printf_float+0x24a>
 800863a:	f04f 0800 	mov.w	r8, #0
 800863e:	f104 0919 	add.w	r9, r4, #25
 8008642:	e7f4      	b.n	800862e <_printf_float+0x442>

08008644 <_printf_common>:
 8008644:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008648:	4616      	mov	r6, r2
 800864a:	4699      	mov	r9, r3
 800864c:	688a      	ldr	r2, [r1, #8]
 800864e:	690b      	ldr	r3, [r1, #16]
 8008650:	4607      	mov	r7, r0
 8008652:	4293      	cmp	r3, r2
 8008654:	bfb8      	it	lt
 8008656:	4613      	movlt	r3, r2
 8008658:	6033      	str	r3, [r6, #0]
 800865a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800865e:	460c      	mov	r4, r1
 8008660:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008664:	b10a      	cbz	r2, 800866a <_printf_common+0x26>
 8008666:	3301      	adds	r3, #1
 8008668:	6033      	str	r3, [r6, #0]
 800866a:	6823      	ldr	r3, [r4, #0]
 800866c:	0699      	lsls	r1, r3, #26
 800866e:	bf42      	ittt	mi
 8008670:	6833      	ldrmi	r3, [r6, #0]
 8008672:	3302      	addmi	r3, #2
 8008674:	6033      	strmi	r3, [r6, #0]
 8008676:	6825      	ldr	r5, [r4, #0]
 8008678:	f015 0506 	ands.w	r5, r5, #6
 800867c:	d106      	bne.n	800868c <_printf_common+0x48>
 800867e:	f104 0a19 	add.w	sl, r4, #25
 8008682:	68e3      	ldr	r3, [r4, #12]
 8008684:	6832      	ldr	r2, [r6, #0]
 8008686:	1a9b      	subs	r3, r3, r2
 8008688:	42ab      	cmp	r3, r5
 800868a:	dc28      	bgt.n	80086de <_printf_common+0x9a>
 800868c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008690:	1e13      	subs	r3, r2, #0
 8008692:	6822      	ldr	r2, [r4, #0]
 8008694:	bf18      	it	ne
 8008696:	2301      	movne	r3, #1
 8008698:	0692      	lsls	r2, r2, #26
 800869a:	d42d      	bmi.n	80086f8 <_printf_common+0xb4>
 800869c:	4649      	mov	r1, r9
 800869e:	4638      	mov	r0, r7
 80086a0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80086a4:	47c0      	blx	r8
 80086a6:	3001      	adds	r0, #1
 80086a8:	d020      	beq.n	80086ec <_printf_common+0xa8>
 80086aa:	6823      	ldr	r3, [r4, #0]
 80086ac:	68e5      	ldr	r5, [r4, #12]
 80086ae:	f003 0306 	and.w	r3, r3, #6
 80086b2:	2b04      	cmp	r3, #4
 80086b4:	bf18      	it	ne
 80086b6:	2500      	movne	r5, #0
 80086b8:	6832      	ldr	r2, [r6, #0]
 80086ba:	f04f 0600 	mov.w	r6, #0
 80086be:	68a3      	ldr	r3, [r4, #8]
 80086c0:	bf08      	it	eq
 80086c2:	1aad      	subeq	r5, r5, r2
 80086c4:	6922      	ldr	r2, [r4, #16]
 80086c6:	bf08      	it	eq
 80086c8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80086cc:	4293      	cmp	r3, r2
 80086ce:	bfc4      	itt	gt
 80086d0:	1a9b      	subgt	r3, r3, r2
 80086d2:	18ed      	addgt	r5, r5, r3
 80086d4:	341a      	adds	r4, #26
 80086d6:	42b5      	cmp	r5, r6
 80086d8:	d11a      	bne.n	8008710 <_printf_common+0xcc>
 80086da:	2000      	movs	r0, #0
 80086dc:	e008      	b.n	80086f0 <_printf_common+0xac>
 80086de:	2301      	movs	r3, #1
 80086e0:	4652      	mov	r2, sl
 80086e2:	4649      	mov	r1, r9
 80086e4:	4638      	mov	r0, r7
 80086e6:	47c0      	blx	r8
 80086e8:	3001      	adds	r0, #1
 80086ea:	d103      	bne.n	80086f4 <_printf_common+0xb0>
 80086ec:	f04f 30ff 	mov.w	r0, #4294967295
 80086f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80086f4:	3501      	adds	r5, #1
 80086f6:	e7c4      	b.n	8008682 <_printf_common+0x3e>
 80086f8:	2030      	movs	r0, #48	; 0x30
 80086fa:	18e1      	adds	r1, r4, r3
 80086fc:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008700:	1c5a      	adds	r2, r3, #1
 8008702:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008706:	4422      	add	r2, r4
 8008708:	3302      	adds	r3, #2
 800870a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800870e:	e7c5      	b.n	800869c <_printf_common+0x58>
 8008710:	2301      	movs	r3, #1
 8008712:	4622      	mov	r2, r4
 8008714:	4649      	mov	r1, r9
 8008716:	4638      	mov	r0, r7
 8008718:	47c0      	blx	r8
 800871a:	3001      	adds	r0, #1
 800871c:	d0e6      	beq.n	80086ec <_printf_common+0xa8>
 800871e:	3601      	adds	r6, #1
 8008720:	e7d9      	b.n	80086d6 <_printf_common+0x92>
	...

08008724 <_printf_i>:
 8008724:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008728:	460c      	mov	r4, r1
 800872a:	7e27      	ldrb	r7, [r4, #24]
 800872c:	4691      	mov	r9, r2
 800872e:	2f78      	cmp	r7, #120	; 0x78
 8008730:	4680      	mov	r8, r0
 8008732:	469a      	mov	sl, r3
 8008734:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008736:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800873a:	d807      	bhi.n	800874c <_printf_i+0x28>
 800873c:	2f62      	cmp	r7, #98	; 0x62
 800873e:	d80a      	bhi.n	8008756 <_printf_i+0x32>
 8008740:	2f00      	cmp	r7, #0
 8008742:	f000 80d9 	beq.w	80088f8 <_printf_i+0x1d4>
 8008746:	2f58      	cmp	r7, #88	; 0x58
 8008748:	f000 80a4 	beq.w	8008894 <_printf_i+0x170>
 800874c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008750:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008754:	e03a      	b.n	80087cc <_printf_i+0xa8>
 8008756:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800875a:	2b15      	cmp	r3, #21
 800875c:	d8f6      	bhi.n	800874c <_printf_i+0x28>
 800875e:	a001      	add	r0, pc, #4	; (adr r0, 8008764 <_printf_i+0x40>)
 8008760:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8008764:	080087bd 	.word	0x080087bd
 8008768:	080087d1 	.word	0x080087d1
 800876c:	0800874d 	.word	0x0800874d
 8008770:	0800874d 	.word	0x0800874d
 8008774:	0800874d 	.word	0x0800874d
 8008778:	0800874d 	.word	0x0800874d
 800877c:	080087d1 	.word	0x080087d1
 8008780:	0800874d 	.word	0x0800874d
 8008784:	0800874d 	.word	0x0800874d
 8008788:	0800874d 	.word	0x0800874d
 800878c:	0800874d 	.word	0x0800874d
 8008790:	080088df 	.word	0x080088df
 8008794:	08008801 	.word	0x08008801
 8008798:	080088c1 	.word	0x080088c1
 800879c:	0800874d 	.word	0x0800874d
 80087a0:	0800874d 	.word	0x0800874d
 80087a4:	08008901 	.word	0x08008901
 80087a8:	0800874d 	.word	0x0800874d
 80087ac:	08008801 	.word	0x08008801
 80087b0:	0800874d 	.word	0x0800874d
 80087b4:	0800874d 	.word	0x0800874d
 80087b8:	080088c9 	.word	0x080088c9
 80087bc:	680b      	ldr	r3, [r1, #0]
 80087be:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80087c2:	1d1a      	adds	r2, r3, #4
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	600a      	str	r2, [r1, #0]
 80087c8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80087cc:	2301      	movs	r3, #1
 80087ce:	e0a4      	b.n	800891a <_printf_i+0x1f6>
 80087d0:	6825      	ldr	r5, [r4, #0]
 80087d2:	6808      	ldr	r0, [r1, #0]
 80087d4:	062e      	lsls	r6, r5, #24
 80087d6:	f100 0304 	add.w	r3, r0, #4
 80087da:	d50a      	bpl.n	80087f2 <_printf_i+0xce>
 80087dc:	6805      	ldr	r5, [r0, #0]
 80087de:	600b      	str	r3, [r1, #0]
 80087e0:	2d00      	cmp	r5, #0
 80087e2:	da03      	bge.n	80087ec <_printf_i+0xc8>
 80087e4:	232d      	movs	r3, #45	; 0x2d
 80087e6:	426d      	negs	r5, r5
 80087e8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80087ec:	230a      	movs	r3, #10
 80087ee:	485e      	ldr	r0, [pc, #376]	; (8008968 <_printf_i+0x244>)
 80087f0:	e019      	b.n	8008826 <_printf_i+0x102>
 80087f2:	f015 0f40 	tst.w	r5, #64	; 0x40
 80087f6:	6805      	ldr	r5, [r0, #0]
 80087f8:	600b      	str	r3, [r1, #0]
 80087fa:	bf18      	it	ne
 80087fc:	b22d      	sxthne	r5, r5
 80087fe:	e7ef      	b.n	80087e0 <_printf_i+0xbc>
 8008800:	680b      	ldr	r3, [r1, #0]
 8008802:	6825      	ldr	r5, [r4, #0]
 8008804:	1d18      	adds	r0, r3, #4
 8008806:	6008      	str	r0, [r1, #0]
 8008808:	0628      	lsls	r0, r5, #24
 800880a:	d501      	bpl.n	8008810 <_printf_i+0xec>
 800880c:	681d      	ldr	r5, [r3, #0]
 800880e:	e002      	b.n	8008816 <_printf_i+0xf2>
 8008810:	0669      	lsls	r1, r5, #25
 8008812:	d5fb      	bpl.n	800880c <_printf_i+0xe8>
 8008814:	881d      	ldrh	r5, [r3, #0]
 8008816:	2f6f      	cmp	r7, #111	; 0x6f
 8008818:	bf0c      	ite	eq
 800881a:	2308      	moveq	r3, #8
 800881c:	230a      	movne	r3, #10
 800881e:	4852      	ldr	r0, [pc, #328]	; (8008968 <_printf_i+0x244>)
 8008820:	2100      	movs	r1, #0
 8008822:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008826:	6866      	ldr	r6, [r4, #4]
 8008828:	2e00      	cmp	r6, #0
 800882a:	bfa8      	it	ge
 800882c:	6821      	ldrge	r1, [r4, #0]
 800882e:	60a6      	str	r6, [r4, #8]
 8008830:	bfa4      	itt	ge
 8008832:	f021 0104 	bicge.w	r1, r1, #4
 8008836:	6021      	strge	r1, [r4, #0]
 8008838:	b90d      	cbnz	r5, 800883e <_printf_i+0x11a>
 800883a:	2e00      	cmp	r6, #0
 800883c:	d04d      	beq.n	80088da <_printf_i+0x1b6>
 800883e:	4616      	mov	r6, r2
 8008840:	fbb5 f1f3 	udiv	r1, r5, r3
 8008844:	fb03 5711 	mls	r7, r3, r1, r5
 8008848:	5dc7      	ldrb	r7, [r0, r7]
 800884a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800884e:	462f      	mov	r7, r5
 8008850:	42bb      	cmp	r3, r7
 8008852:	460d      	mov	r5, r1
 8008854:	d9f4      	bls.n	8008840 <_printf_i+0x11c>
 8008856:	2b08      	cmp	r3, #8
 8008858:	d10b      	bne.n	8008872 <_printf_i+0x14e>
 800885a:	6823      	ldr	r3, [r4, #0]
 800885c:	07df      	lsls	r7, r3, #31
 800885e:	d508      	bpl.n	8008872 <_printf_i+0x14e>
 8008860:	6923      	ldr	r3, [r4, #16]
 8008862:	6861      	ldr	r1, [r4, #4]
 8008864:	4299      	cmp	r1, r3
 8008866:	bfde      	ittt	le
 8008868:	2330      	movle	r3, #48	; 0x30
 800886a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800886e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008872:	1b92      	subs	r2, r2, r6
 8008874:	6122      	str	r2, [r4, #16]
 8008876:	464b      	mov	r3, r9
 8008878:	4621      	mov	r1, r4
 800887a:	4640      	mov	r0, r8
 800887c:	f8cd a000 	str.w	sl, [sp]
 8008880:	aa03      	add	r2, sp, #12
 8008882:	f7ff fedf 	bl	8008644 <_printf_common>
 8008886:	3001      	adds	r0, #1
 8008888:	d14c      	bne.n	8008924 <_printf_i+0x200>
 800888a:	f04f 30ff 	mov.w	r0, #4294967295
 800888e:	b004      	add	sp, #16
 8008890:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008894:	4834      	ldr	r0, [pc, #208]	; (8008968 <_printf_i+0x244>)
 8008896:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800889a:	680e      	ldr	r6, [r1, #0]
 800889c:	6823      	ldr	r3, [r4, #0]
 800889e:	f856 5b04 	ldr.w	r5, [r6], #4
 80088a2:	061f      	lsls	r7, r3, #24
 80088a4:	600e      	str	r6, [r1, #0]
 80088a6:	d514      	bpl.n	80088d2 <_printf_i+0x1ae>
 80088a8:	07d9      	lsls	r1, r3, #31
 80088aa:	bf44      	itt	mi
 80088ac:	f043 0320 	orrmi.w	r3, r3, #32
 80088b0:	6023      	strmi	r3, [r4, #0]
 80088b2:	b91d      	cbnz	r5, 80088bc <_printf_i+0x198>
 80088b4:	6823      	ldr	r3, [r4, #0]
 80088b6:	f023 0320 	bic.w	r3, r3, #32
 80088ba:	6023      	str	r3, [r4, #0]
 80088bc:	2310      	movs	r3, #16
 80088be:	e7af      	b.n	8008820 <_printf_i+0xfc>
 80088c0:	6823      	ldr	r3, [r4, #0]
 80088c2:	f043 0320 	orr.w	r3, r3, #32
 80088c6:	6023      	str	r3, [r4, #0]
 80088c8:	2378      	movs	r3, #120	; 0x78
 80088ca:	4828      	ldr	r0, [pc, #160]	; (800896c <_printf_i+0x248>)
 80088cc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80088d0:	e7e3      	b.n	800889a <_printf_i+0x176>
 80088d2:	065e      	lsls	r6, r3, #25
 80088d4:	bf48      	it	mi
 80088d6:	b2ad      	uxthmi	r5, r5
 80088d8:	e7e6      	b.n	80088a8 <_printf_i+0x184>
 80088da:	4616      	mov	r6, r2
 80088dc:	e7bb      	b.n	8008856 <_printf_i+0x132>
 80088de:	680b      	ldr	r3, [r1, #0]
 80088e0:	6826      	ldr	r6, [r4, #0]
 80088e2:	1d1d      	adds	r5, r3, #4
 80088e4:	6960      	ldr	r0, [r4, #20]
 80088e6:	600d      	str	r5, [r1, #0]
 80088e8:	0635      	lsls	r5, r6, #24
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	d501      	bpl.n	80088f2 <_printf_i+0x1ce>
 80088ee:	6018      	str	r0, [r3, #0]
 80088f0:	e002      	b.n	80088f8 <_printf_i+0x1d4>
 80088f2:	0671      	lsls	r1, r6, #25
 80088f4:	d5fb      	bpl.n	80088ee <_printf_i+0x1ca>
 80088f6:	8018      	strh	r0, [r3, #0]
 80088f8:	2300      	movs	r3, #0
 80088fa:	4616      	mov	r6, r2
 80088fc:	6123      	str	r3, [r4, #16]
 80088fe:	e7ba      	b.n	8008876 <_printf_i+0x152>
 8008900:	680b      	ldr	r3, [r1, #0]
 8008902:	1d1a      	adds	r2, r3, #4
 8008904:	600a      	str	r2, [r1, #0]
 8008906:	681e      	ldr	r6, [r3, #0]
 8008908:	2100      	movs	r1, #0
 800890a:	4630      	mov	r0, r6
 800890c:	6862      	ldr	r2, [r4, #4]
 800890e:	f001 fa4d 	bl	8009dac <memchr>
 8008912:	b108      	cbz	r0, 8008918 <_printf_i+0x1f4>
 8008914:	1b80      	subs	r0, r0, r6
 8008916:	6060      	str	r0, [r4, #4]
 8008918:	6863      	ldr	r3, [r4, #4]
 800891a:	6123      	str	r3, [r4, #16]
 800891c:	2300      	movs	r3, #0
 800891e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008922:	e7a8      	b.n	8008876 <_printf_i+0x152>
 8008924:	4632      	mov	r2, r6
 8008926:	4649      	mov	r1, r9
 8008928:	4640      	mov	r0, r8
 800892a:	6923      	ldr	r3, [r4, #16]
 800892c:	47d0      	blx	sl
 800892e:	3001      	adds	r0, #1
 8008930:	d0ab      	beq.n	800888a <_printf_i+0x166>
 8008932:	6823      	ldr	r3, [r4, #0]
 8008934:	079b      	lsls	r3, r3, #30
 8008936:	d413      	bmi.n	8008960 <_printf_i+0x23c>
 8008938:	68e0      	ldr	r0, [r4, #12]
 800893a:	9b03      	ldr	r3, [sp, #12]
 800893c:	4298      	cmp	r0, r3
 800893e:	bfb8      	it	lt
 8008940:	4618      	movlt	r0, r3
 8008942:	e7a4      	b.n	800888e <_printf_i+0x16a>
 8008944:	2301      	movs	r3, #1
 8008946:	4632      	mov	r2, r6
 8008948:	4649      	mov	r1, r9
 800894a:	4640      	mov	r0, r8
 800894c:	47d0      	blx	sl
 800894e:	3001      	adds	r0, #1
 8008950:	d09b      	beq.n	800888a <_printf_i+0x166>
 8008952:	3501      	adds	r5, #1
 8008954:	68e3      	ldr	r3, [r4, #12]
 8008956:	9903      	ldr	r1, [sp, #12]
 8008958:	1a5b      	subs	r3, r3, r1
 800895a:	42ab      	cmp	r3, r5
 800895c:	dcf2      	bgt.n	8008944 <_printf_i+0x220>
 800895e:	e7eb      	b.n	8008938 <_printf_i+0x214>
 8008960:	2500      	movs	r5, #0
 8008962:	f104 0619 	add.w	r6, r4, #25
 8008966:	e7f5      	b.n	8008954 <_printf_i+0x230>
 8008968:	0800d54e 	.word	0x0800d54e
 800896c:	0800d55f 	.word	0x0800d55f

08008970 <_puts_r>:
 8008970:	b570      	push	{r4, r5, r6, lr}
 8008972:	460e      	mov	r6, r1
 8008974:	4605      	mov	r5, r0
 8008976:	b118      	cbz	r0, 8008980 <_puts_r+0x10>
 8008978:	6983      	ldr	r3, [r0, #24]
 800897a:	b90b      	cbnz	r3, 8008980 <_puts_r+0x10>
 800897c:	f001 f90c 	bl	8009b98 <__sinit>
 8008980:	69ab      	ldr	r3, [r5, #24]
 8008982:	68ac      	ldr	r4, [r5, #8]
 8008984:	b913      	cbnz	r3, 800898c <_puts_r+0x1c>
 8008986:	4628      	mov	r0, r5
 8008988:	f001 f906 	bl	8009b98 <__sinit>
 800898c:	4b2c      	ldr	r3, [pc, #176]	; (8008a40 <_puts_r+0xd0>)
 800898e:	429c      	cmp	r4, r3
 8008990:	d120      	bne.n	80089d4 <_puts_r+0x64>
 8008992:	686c      	ldr	r4, [r5, #4]
 8008994:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008996:	07db      	lsls	r3, r3, #31
 8008998:	d405      	bmi.n	80089a6 <_puts_r+0x36>
 800899a:	89a3      	ldrh	r3, [r4, #12]
 800899c:	0598      	lsls	r0, r3, #22
 800899e:	d402      	bmi.n	80089a6 <_puts_r+0x36>
 80089a0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80089a2:	f001 f99c 	bl	8009cde <__retarget_lock_acquire_recursive>
 80089a6:	89a3      	ldrh	r3, [r4, #12]
 80089a8:	0719      	lsls	r1, r3, #28
 80089aa:	d51d      	bpl.n	80089e8 <_puts_r+0x78>
 80089ac:	6923      	ldr	r3, [r4, #16]
 80089ae:	b1db      	cbz	r3, 80089e8 <_puts_r+0x78>
 80089b0:	3e01      	subs	r6, #1
 80089b2:	68a3      	ldr	r3, [r4, #8]
 80089b4:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80089b8:	3b01      	subs	r3, #1
 80089ba:	60a3      	str	r3, [r4, #8]
 80089bc:	bb39      	cbnz	r1, 8008a0e <_puts_r+0x9e>
 80089be:	2b00      	cmp	r3, #0
 80089c0:	da38      	bge.n	8008a34 <_puts_r+0xc4>
 80089c2:	4622      	mov	r2, r4
 80089c4:	210a      	movs	r1, #10
 80089c6:	4628      	mov	r0, r5
 80089c8:	f000 f890 	bl	8008aec <__swbuf_r>
 80089cc:	3001      	adds	r0, #1
 80089ce:	d011      	beq.n	80089f4 <_puts_r+0x84>
 80089d0:	250a      	movs	r5, #10
 80089d2:	e011      	b.n	80089f8 <_puts_r+0x88>
 80089d4:	4b1b      	ldr	r3, [pc, #108]	; (8008a44 <_puts_r+0xd4>)
 80089d6:	429c      	cmp	r4, r3
 80089d8:	d101      	bne.n	80089de <_puts_r+0x6e>
 80089da:	68ac      	ldr	r4, [r5, #8]
 80089dc:	e7da      	b.n	8008994 <_puts_r+0x24>
 80089de:	4b1a      	ldr	r3, [pc, #104]	; (8008a48 <_puts_r+0xd8>)
 80089e0:	429c      	cmp	r4, r3
 80089e2:	bf08      	it	eq
 80089e4:	68ec      	ldreq	r4, [r5, #12]
 80089e6:	e7d5      	b.n	8008994 <_puts_r+0x24>
 80089e8:	4621      	mov	r1, r4
 80089ea:	4628      	mov	r0, r5
 80089ec:	f000 f8d0 	bl	8008b90 <__swsetup_r>
 80089f0:	2800      	cmp	r0, #0
 80089f2:	d0dd      	beq.n	80089b0 <_puts_r+0x40>
 80089f4:	f04f 35ff 	mov.w	r5, #4294967295
 80089f8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80089fa:	07da      	lsls	r2, r3, #31
 80089fc:	d405      	bmi.n	8008a0a <_puts_r+0x9a>
 80089fe:	89a3      	ldrh	r3, [r4, #12]
 8008a00:	059b      	lsls	r3, r3, #22
 8008a02:	d402      	bmi.n	8008a0a <_puts_r+0x9a>
 8008a04:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008a06:	f001 f96b 	bl	8009ce0 <__retarget_lock_release_recursive>
 8008a0a:	4628      	mov	r0, r5
 8008a0c:	bd70      	pop	{r4, r5, r6, pc}
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	da04      	bge.n	8008a1c <_puts_r+0xac>
 8008a12:	69a2      	ldr	r2, [r4, #24]
 8008a14:	429a      	cmp	r2, r3
 8008a16:	dc06      	bgt.n	8008a26 <_puts_r+0xb6>
 8008a18:	290a      	cmp	r1, #10
 8008a1a:	d004      	beq.n	8008a26 <_puts_r+0xb6>
 8008a1c:	6823      	ldr	r3, [r4, #0]
 8008a1e:	1c5a      	adds	r2, r3, #1
 8008a20:	6022      	str	r2, [r4, #0]
 8008a22:	7019      	strb	r1, [r3, #0]
 8008a24:	e7c5      	b.n	80089b2 <_puts_r+0x42>
 8008a26:	4622      	mov	r2, r4
 8008a28:	4628      	mov	r0, r5
 8008a2a:	f000 f85f 	bl	8008aec <__swbuf_r>
 8008a2e:	3001      	adds	r0, #1
 8008a30:	d1bf      	bne.n	80089b2 <_puts_r+0x42>
 8008a32:	e7df      	b.n	80089f4 <_puts_r+0x84>
 8008a34:	250a      	movs	r5, #10
 8008a36:	6823      	ldr	r3, [r4, #0]
 8008a38:	1c5a      	adds	r2, r3, #1
 8008a3a:	6022      	str	r2, [r4, #0]
 8008a3c:	701d      	strb	r5, [r3, #0]
 8008a3e:	e7db      	b.n	80089f8 <_puts_r+0x88>
 8008a40:	0800d624 	.word	0x0800d624
 8008a44:	0800d644 	.word	0x0800d644
 8008a48:	0800d604 	.word	0x0800d604

08008a4c <puts>:
 8008a4c:	4b02      	ldr	r3, [pc, #8]	; (8008a58 <puts+0xc>)
 8008a4e:	4601      	mov	r1, r0
 8008a50:	6818      	ldr	r0, [r3, #0]
 8008a52:	f7ff bf8d 	b.w	8008970 <_puts_r>
 8008a56:	bf00      	nop
 8008a58:	20000020 	.word	0x20000020

08008a5c <_sbrk_r>:
 8008a5c:	b538      	push	{r3, r4, r5, lr}
 8008a5e:	2300      	movs	r3, #0
 8008a60:	4d05      	ldr	r5, [pc, #20]	; (8008a78 <_sbrk_r+0x1c>)
 8008a62:	4604      	mov	r4, r0
 8008a64:	4608      	mov	r0, r1
 8008a66:	602b      	str	r3, [r5, #0]
 8008a68:	f7f9 fe10 	bl	800268c <_sbrk>
 8008a6c:	1c43      	adds	r3, r0, #1
 8008a6e:	d102      	bne.n	8008a76 <_sbrk_r+0x1a>
 8008a70:	682b      	ldr	r3, [r5, #0]
 8008a72:	b103      	cbz	r3, 8008a76 <_sbrk_r+0x1a>
 8008a74:	6023      	str	r3, [r4, #0]
 8008a76:	bd38      	pop	{r3, r4, r5, pc}
 8008a78:	20000870 	.word	0x20000870

08008a7c <siprintf>:
 8008a7c:	b40e      	push	{r1, r2, r3}
 8008a7e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008a82:	b500      	push	{lr}
 8008a84:	b09c      	sub	sp, #112	; 0x70
 8008a86:	ab1d      	add	r3, sp, #116	; 0x74
 8008a88:	9002      	str	r0, [sp, #8]
 8008a8a:	9006      	str	r0, [sp, #24]
 8008a8c:	9107      	str	r1, [sp, #28]
 8008a8e:	9104      	str	r1, [sp, #16]
 8008a90:	4808      	ldr	r0, [pc, #32]	; (8008ab4 <siprintf+0x38>)
 8008a92:	4909      	ldr	r1, [pc, #36]	; (8008ab8 <siprintf+0x3c>)
 8008a94:	f853 2b04 	ldr.w	r2, [r3], #4
 8008a98:	9105      	str	r1, [sp, #20]
 8008a9a:	6800      	ldr	r0, [r0, #0]
 8008a9c:	a902      	add	r1, sp, #8
 8008a9e:	9301      	str	r3, [sp, #4]
 8008aa0:	f001 fd8a 	bl	800a5b8 <_svfiprintf_r>
 8008aa4:	2200      	movs	r2, #0
 8008aa6:	9b02      	ldr	r3, [sp, #8]
 8008aa8:	701a      	strb	r2, [r3, #0]
 8008aaa:	b01c      	add	sp, #112	; 0x70
 8008aac:	f85d eb04 	ldr.w	lr, [sp], #4
 8008ab0:	b003      	add	sp, #12
 8008ab2:	4770      	bx	lr
 8008ab4:	20000020 	.word	0x20000020
 8008ab8:	ffff0208 	.word	0xffff0208

08008abc <strstr>:
 8008abc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008abe:	780c      	ldrb	r4, [r1, #0]
 8008ac0:	b164      	cbz	r4, 8008adc <strstr+0x20>
 8008ac2:	4603      	mov	r3, r0
 8008ac4:	781a      	ldrb	r2, [r3, #0]
 8008ac6:	4618      	mov	r0, r3
 8008ac8:	1c5e      	adds	r6, r3, #1
 8008aca:	b90a      	cbnz	r2, 8008ad0 <strstr+0x14>
 8008acc:	4610      	mov	r0, r2
 8008ace:	e005      	b.n	8008adc <strstr+0x20>
 8008ad0:	4294      	cmp	r4, r2
 8008ad2:	d108      	bne.n	8008ae6 <strstr+0x2a>
 8008ad4:	460d      	mov	r5, r1
 8008ad6:	f815 2f01 	ldrb.w	r2, [r5, #1]!
 8008ada:	b902      	cbnz	r2, 8008ade <strstr+0x22>
 8008adc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008ade:	f813 7f01 	ldrb.w	r7, [r3, #1]!
 8008ae2:	4297      	cmp	r7, r2
 8008ae4:	d0f7      	beq.n	8008ad6 <strstr+0x1a>
 8008ae6:	4633      	mov	r3, r6
 8008ae8:	e7ec      	b.n	8008ac4 <strstr+0x8>
	...

08008aec <__swbuf_r>:
 8008aec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008aee:	460e      	mov	r6, r1
 8008af0:	4614      	mov	r4, r2
 8008af2:	4605      	mov	r5, r0
 8008af4:	b118      	cbz	r0, 8008afe <__swbuf_r+0x12>
 8008af6:	6983      	ldr	r3, [r0, #24]
 8008af8:	b90b      	cbnz	r3, 8008afe <__swbuf_r+0x12>
 8008afa:	f001 f84d 	bl	8009b98 <__sinit>
 8008afe:	4b21      	ldr	r3, [pc, #132]	; (8008b84 <__swbuf_r+0x98>)
 8008b00:	429c      	cmp	r4, r3
 8008b02:	d12b      	bne.n	8008b5c <__swbuf_r+0x70>
 8008b04:	686c      	ldr	r4, [r5, #4]
 8008b06:	69a3      	ldr	r3, [r4, #24]
 8008b08:	60a3      	str	r3, [r4, #8]
 8008b0a:	89a3      	ldrh	r3, [r4, #12]
 8008b0c:	071a      	lsls	r2, r3, #28
 8008b0e:	d52f      	bpl.n	8008b70 <__swbuf_r+0x84>
 8008b10:	6923      	ldr	r3, [r4, #16]
 8008b12:	b36b      	cbz	r3, 8008b70 <__swbuf_r+0x84>
 8008b14:	6923      	ldr	r3, [r4, #16]
 8008b16:	6820      	ldr	r0, [r4, #0]
 8008b18:	b2f6      	uxtb	r6, r6
 8008b1a:	1ac0      	subs	r0, r0, r3
 8008b1c:	6963      	ldr	r3, [r4, #20]
 8008b1e:	4637      	mov	r7, r6
 8008b20:	4283      	cmp	r3, r0
 8008b22:	dc04      	bgt.n	8008b2e <__swbuf_r+0x42>
 8008b24:	4621      	mov	r1, r4
 8008b26:	4628      	mov	r0, r5
 8008b28:	f000 ffa2 	bl	8009a70 <_fflush_r>
 8008b2c:	bb30      	cbnz	r0, 8008b7c <__swbuf_r+0x90>
 8008b2e:	68a3      	ldr	r3, [r4, #8]
 8008b30:	3001      	adds	r0, #1
 8008b32:	3b01      	subs	r3, #1
 8008b34:	60a3      	str	r3, [r4, #8]
 8008b36:	6823      	ldr	r3, [r4, #0]
 8008b38:	1c5a      	adds	r2, r3, #1
 8008b3a:	6022      	str	r2, [r4, #0]
 8008b3c:	701e      	strb	r6, [r3, #0]
 8008b3e:	6963      	ldr	r3, [r4, #20]
 8008b40:	4283      	cmp	r3, r0
 8008b42:	d004      	beq.n	8008b4e <__swbuf_r+0x62>
 8008b44:	89a3      	ldrh	r3, [r4, #12]
 8008b46:	07db      	lsls	r3, r3, #31
 8008b48:	d506      	bpl.n	8008b58 <__swbuf_r+0x6c>
 8008b4a:	2e0a      	cmp	r6, #10
 8008b4c:	d104      	bne.n	8008b58 <__swbuf_r+0x6c>
 8008b4e:	4621      	mov	r1, r4
 8008b50:	4628      	mov	r0, r5
 8008b52:	f000 ff8d 	bl	8009a70 <_fflush_r>
 8008b56:	b988      	cbnz	r0, 8008b7c <__swbuf_r+0x90>
 8008b58:	4638      	mov	r0, r7
 8008b5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008b5c:	4b0a      	ldr	r3, [pc, #40]	; (8008b88 <__swbuf_r+0x9c>)
 8008b5e:	429c      	cmp	r4, r3
 8008b60:	d101      	bne.n	8008b66 <__swbuf_r+0x7a>
 8008b62:	68ac      	ldr	r4, [r5, #8]
 8008b64:	e7cf      	b.n	8008b06 <__swbuf_r+0x1a>
 8008b66:	4b09      	ldr	r3, [pc, #36]	; (8008b8c <__swbuf_r+0xa0>)
 8008b68:	429c      	cmp	r4, r3
 8008b6a:	bf08      	it	eq
 8008b6c:	68ec      	ldreq	r4, [r5, #12]
 8008b6e:	e7ca      	b.n	8008b06 <__swbuf_r+0x1a>
 8008b70:	4621      	mov	r1, r4
 8008b72:	4628      	mov	r0, r5
 8008b74:	f000 f80c 	bl	8008b90 <__swsetup_r>
 8008b78:	2800      	cmp	r0, #0
 8008b7a:	d0cb      	beq.n	8008b14 <__swbuf_r+0x28>
 8008b7c:	f04f 37ff 	mov.w	r7, #4294967295
 8008b80:	e7ea      	b.n	8008b58 <__swbuf_r+0x6c>
 8008b82:	bf00      	nop
 8008b84:	0800d624 	.word	0x0800d624
 8008b88:	0800d644 	.word	0x0800d644
 8008b8c:	0800d604 	.word	0x0800d604

08008b90 <__swsetup_r>:
 8008b90:	4b32      	ldr	r3, [pc, #200]	; (8008c5c <__swsetup_r+0xcc>)
 8008b92:	b570      	push	{r4, r5, r6, lr}
 8008b94:	681d      	ldr	r5, [r3, #0]
 8008b96:	4606      	mov	r6, r0
 8008b98:	460c      	mov	r4, r1
 8008b9a:	b125      	cbz	r5, 8008ba6 <__swsetup_r+0x16>
 8008b9c:	69ab      	ldr	r3, [r5, #24]
 8008b9e:	b913      	cbnz	r3, 8008ba6 <__swsetup_r+0x16>
 8008ba0:	4628      	mov	r0, r5
 8008ba2:	f000 fff9 	bl	8009b98 <__sinit>
 8008ba6:	4b2e      	ldr	r3, [pc, #184]	; (8008c60 <__swsetup_r+0xd0>)
 8008ba8:	429c      	cmp	r4, r3
 8008baa:	d10f      	bne.n	8008bcc <__swsetup_r+0x3c>
 8008bac:	686c      	ldr	r4, [r5, #4]
 8008bae:	89a3      	ldrh	r3, [r4, #12]
 8008bb0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008bb4:	0719      	lsls	r1, r3, #28
 8008bb6:	d42c      	bmi.n	8008c12 <__swsetup_r+0x82>
 8008bb8:	06dd      	lsls	r5, r3, #27
 8008bba:	d411      	bmi.n	8008be0 <__swsetup_r+0x50>
 8008bbc:	2309      	movs	r3, #9
 8008bbe:	6033      	str	r3, [r6, #0]
 8008bc0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008bc4:	f04f 30ff 	mov.w	r0, #4294967295
 8008bc8:	81a3      	strh	r3, [r4, #12]
 8008bca:	e03e      	b.n	8008c4a <__swsetup_r+0xba>
 8008bcc:	4b25      	ldr	r3, [pc, #148]	; (8008c64 <__swsetup_r+0xd4>)
 8008bce:	429c      	cmp	r4, r3
 8008bd0:	d101      	bne.n	8008bd6 <__swsetup_r+0x46>
 8008bd2:	68ac      	ldr	r4, [r5, #8]
 8008bd4:	e7eb      	b.n	8008bae <__swsetup_r+0x1e>
 8008bd6:	4b24      	ldr	r3, [pc, #144]	; (8008c68 <__swsetup_r+0xd8>)
 8008bd8:	429c      	cmp	r4, r3
 8008bda:	bf08      	it	eq
 8008bdc:	68ec      	ldreq	r4, [r5, #12]
 8008bde:	e7e6      	b.n	8008bae <__swsetup_r+0x1e>
 8008be0:	0758      	lsls	r0, r3, #29
 8008be2:	d512      	bpl.n	8008c0a <__swsetup_r+0x7a>
 8008be4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008be6:	b141      	cbz	r1, 8008bfa <__swsetup_r+0x6a>
 8008be8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008bec:	4299      	cmp	r1, r3
 8008bee:	d002      	beq.n	8008bf6 <__swsetup_r+0x66>
 8008bf0:	4630      	mov	r0, r6
 8008bf2:	f7ff f9b7 	bl	8007f64 <_free_r>
 8008bf6:	2300      	movs	r3, #0
 8008bf8:	6363      	str	r3, [r4, #52]	; 0x34
 8008bfa:	89a3      	ldrh	r3, [r4, #12]
 8008bfc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008c00:	81a3      	strh	r3, [r4, #12]
 8008c02:	2300      	movs	r3, #0
 8008c04:	6063      	str	r3, [r4, #4]
 8008c06:	6923      	ldr	r3, [r4, #16]
 8008c08:	6023      	str	r3, [r4, #0]
 8008c0a:	89a3      	ldrh	r3, [r4, #12]
 8008c0c:	f043 0308 	orr.w	r3, r3, #8
 8008c10:	81a3      	strh	r3, [r4, #12]
 8008c12:	6923      	ldr	r3, [r4, #16]
 8008c14:	b94b      	cbnz	r3, 8008c2a <__swsetup_r+0x9a>
 8008c16:	89a3      	ldrh	r3, [r4, #12]
 8008c18:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008c1c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008c20:	d003      	beq.n	8008c2a <__swsetup_r+0x9a>
 8008c22:	4621      	mov	r1, r4
 8008c24:	4630      	mov	r0, r6
 8008c26:	f001 f881 	bl	8009d2c <__smakebuf_r>
 8008c2a:	89a0      	ldrh	r0, [r4, #12]
 8008c2c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008c30:	f010 0301 	ands.w	r3, r0, #1
 8008c34:	d00a      	beq.n	8008c4c <__swsetup_r+0xbc>
 8008c36:	2300      	movs	r3, #0
 8008c38:	60a3      	str	r3, [r4, #8]
 8008c3a:	6963      	ldr	r3, [r4, #20]
 8008c3c:	425b      	negs	r3, r3
 8008c3e:	61a3      	str	r3, [r4, #24]
 8008c40:	6923      	ldr	r3, [r4, #16]
 8008c42:	b943      	cbnz	r3, 8008c56 <__swsetup_r+0xc6>
 8008c44:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008c48:	d1ba      	bne.n	8008bc0 <__swsetup_r+0x30>
 8008c4a:	bd70      	pop	{r4, r5, r6, pc}
 8008c4c:	0781      	lsls	r1, r0, #30
 8008c4e:	bf58      	it	pl
 8008c50:	6963      	ldrpl	r3, [r4, #20]
 8008c52:	60a3      	str	r3, [r4, #8]
 8008c54:	e7f4      	b.n	8008c40 <__swsetup_r+0xb0>
 8008c56:	2000      	movs	r0, #0
 8008c58:	e7f7      	b.n	8008c4a <__swsetup_r+0xba>
 8008c5a:	bf00      	nop
 8008c5c:	20000020 	.word	0x20000020
 8008c60:	0800d624 	.word	0x0800d624
 8008c64:	0800d644 	.word	0x0800d644
 8008c68:	0800d604 	.word	0x0800d604

08008c6c <quorem>:
 8008c6c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c70:	6903      	ldr	r3, [r0, #16]
 8008c72:	690c      	ldr	r4, [r1, #16]
 8008c74:	4607      	mov	r7, r0
 8008c76:	42a3      	cmp	r3, r4
 8008c78:	f2c0 8083 	blt.w	8008d82 <quorem+0x116>
 8008c7c:	3c01      	subs	r4, #1
 8008c7e:	f100 0514 	add.w	r5, r0, #20
 8008c82:	f101 0814 	add.w	r8, r1, #20
 8008c86:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008c8a:	9301      	str	r3, [sp, #4]
 8008c8c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008c90:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008c94:	3301      	adds	r3, #1
 8008c96:	429a      	cmp	r2, r3
 8008c98:	fbb2 f6f3 	udiv	r6, r2, r3
 8008c9c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8008ca0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008ca4:	d332      	bcc.n	8008d0c <quorem+0xa0>
 8008ca6:	f04f 0e00 	mov.w	lr, #0
 8008caa:	4640      	mov	r0, r8
 8008cac:	46ac      	mov	ip, r5
 8008cae:	46f2      	mov	sl, lr
 8008cb0:	f850 2b04 	ldr.w	r2, [r0], #4
 8008cb4:	b293      	uxth	r3, r2
 8008cb6:	fb06 e303 	mla	r3, r6, r3, lr
 8008cba:	0c12      	lsrs	r2, r2, #16
 8008cbc:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8008cc0:	fb06 e202 	mla	r2, r6, r2, lr
 8008cc4:	b29b      	uxth	r3, r3
 8008cc6:	ebaa 0303 	sub.w	r3, sl, r3
 8008cca:	f8dc a000 	ldr.w	sl, [ip]
 8008cce:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008cd2:	fa1f fa8a 	uxth.w	sl, sl
 8008cd6:	4453      	add	r3, sl
 8008cd8:	fa1f fa82 	uxth.w	sl, r2
 8008cdc:	f8dc 2000 	ldr.w	r2, [ip]
 8008ce0:	4581      	cmp	r9, r0
 8008ce2:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8008ce6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008cea:	b29b      	uxth	r3, r3
 8008cec:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008cf0:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8008cf4:	f84c 3b04 	str.w	r3, [ip], #4
 8008cf8:	d2da      	bcs.n	8008cb0 <quorem+0x44>
 8008cfa:	f855 300b 	ldr.w	r3, [r5, fp]
 8008cfe:	b92b      	cbnz	r3, 8008d0c <quorem+0xa0>
 8008d00:	9b01      	ldr	r3, [sp, #4]
 8008d02:	3b04      	subs	r3, #4
 8008d04:	429d      	cmp	r5, r3
 8008d06:	461a      	mov	r2, r3
 8008d08:	d32f      	bcc.n	8008d6a <quorem+0xfe>
 8008d0a:	613c      	str	r4, [r7, #16]
 8008d0c:	4638      	mov	r0, r7
 8008d0e:	f001 fae1 	bl	800a2d4 <__mcmp>
 8008d12:	2800      	cmp	r0, #0
 8008d14:	db25      	blt.n	8008d62 <quorem+0xf6>
 8008d16:	4628      	mov	r0, r5
 8008d18:	f04f 0c00 	mov.w	ip, #0
 8008d1c:	3601      	adds	r6, #1
 8008d1e:	f858 1b04 	ldr.w	r1, [r8], #4
 8008d22:	f8d0 e000 	ldr.w	lr, [r0]
 8008d26:	b28b      	uxth	r3, r1
 8008d28:	ebac 0303 	sub.w	r3, ip, r3
 8008d2c:	fa1f f28e 	uxth.w	r2, lr
 8008d30:	4413      	add	r3, r2
 8008d32:	0c0a      	lsrs	r2, r1, #16
 8008d34:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8008d38:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008d3c:	b29b      	uxth	r3, r3
 8008d3e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008d42:	45c1      	cmp	r9, r8
 8008d44:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8008d48:	f840 3b04 	str.w	r3, [r0], #4
 8008d4c:	d2e7      	bcs.n	8008d1e <quorem+0xb2>
 8008d4e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008d52:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008d56:	b922      	cbnz	r2, 8008d62 <quorem+0xf6>
 8008d58:	3b04      	subs	r3, #4
 8008d5a:	429d      	cmp	r5, r3
 8008d5c:	461a      	mov	r2, r3
 8008d5e:	d30a      	bcc.n	8008d76 <quorem+0x10a>
 8008d60:	613c      	str	r4, [r7, #16]
 8008d62:	4630      	mov	r0, r6
 8008d64:	b003      	add	sp, #12
 8008d66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d6a:	6812      	ldr	r2, [r2, #0]
 8008d6c:	3b04      	subs	r3, #4
 8008d6e:	2a00      	cmp	r2, #0
 8008d70:	d1cb      	bne.n	8008d0a <quorem+0x9e>
 8008d72:	3c01      	subs	r4, #1
 8008d74:	e7c6      	b.n	8008d04 <quorem+0x98>
 8008d76:	6812      	ldr	r2, [r2, #0]
 8008d78:	3b04      	subs	r3, #4
 8008d7a:	2a00      	cmp	r2, #0
 8008d7c:	d1f0      	bne.n	8008d60 <quorem+0xf4>
 8008d7e:	3c01      	subs	r4, #1
 8008d80:	e7eb      	b.n	8008d5a <quorem+0xee>
 8008d82:	2000      	movs	r0, #0
 8008d84:	e7ee      	b.n	8008d64 <quorem+0xf8>
	...

08008d88 <_dtoa_r>:
 8008d88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d8c:	4616      	mov	r6, r2
 8008d8e:	461f      	mov	r7, r3
 8008d90:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8008d92:	b099      	sub	sp, #100	; 0x64
 8008d94:	4605      	mov	r5, r0
 8008d96:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8008d9a:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8008d9e:	b974      	cbnz	r4, 8008dbe <_dtoa_r+0x36>
 8008da0:	2010      	movs	r0, #16
 8008da2:	f7ff f8c1 	bl	8007f28 <malloc>
 8008da6:	4602      	mov	r2, r0
 8008da8:	6268      	str	r0, [r5, #36]	; 0x24
 8008daa:	b920      	cbnz	r0, 8008db6 <_dtoa_r+0x2e>
 8008dac:	21ea      	movs	r1, #234	; 0xea
 8008dae:	4bae      	ldr	r3, [pc, #696]	; (8009068 <_dtoa_r+0x2e0>)
 8008db0:	48ae      	ldr	r0, [pc, #696]	; (800906c <_dtoa_r+0x2e4>)
 8008db2:	f001 feaf 	bl	800ab14 <__assert_func>
 8008db6:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008dba:	6004      	str	r4, [r0, #0]
 8008dbc:	60c4      	str	r4, [r0, #12]
 8008dbe:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008dc0:	6819      	ldr	r1, [r3, #0]
 8008dc2:	b151      	cbz	r1, 8008dda <_dtoa_r+0x52>
 8008dc4:	685a      	ldr	r2, [r3, #4]
 8008dc6:	2301      	movs	r3, #1
 8008dc8:	4093      	lsls	r3, r2
 8008dca:	604a      	str	r2, [r1, #4]
 8008dcc:	608b      	str	r3, [r1, #8]
 8008dce:	4628      	mov	r0, r5
 8008dd0:	f001 f846 	bl	8009e60 <_Bfree>
 8008dd4:	2200      	movs	r2, #0
 8008dd6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008dd8:	601a      	str	r2, [r3, #0]
 8008dda:	1e3b      	subs	r3, r7, #0
 8008ddc:	bfaf      	iteee	ge
 8008dde:	2300      	movge	r3, #0
 8008de0:	2201      	movlt	r2, #1
 8008de2:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8008de6:	9305      	strlt	r3, [sp, #20]
 8008de8:	bfa8      	it	ge
 8008dea:	f8c8 3000 	strge.w	r3, [r8]
 8008dee:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8008df2:	4b9f      	ldr	r3, [pc, #636]	; (8009070 <_dtoa_r+0x2e8>)
 8008df4:	bfb8      	it	lt
 8008df6:	f8c8 2000 	strlt.w	r2, [r8]
 8008dfa:	ea33 0309 	bics.w	r3, r3, r9
 8008dfe:	d119      	bne.n	8008e34 <_dtoa_r+0xac>
 8008e00:	f242 730f 	movw	r3, #9999	; 0x270f
 8008e04:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8008e06:	6013      	str	r3, [r2, #0]
 8008e08:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008e0c:	4333      	orrs	r3, r6
 8008e0e:	f000 8580 	beq.w	8009912 <_dtoa_r+0xb8a>
 8008e12:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008e14:	b953      	cbnz	r3, 8008e2c <_dtoa_r+0xa4>
 8008e16:	4b97      	ldr	r3, [pc, #604]	; (8009074 <_dtoa_r+0x2ec>)
 8008e18:	e022      	b.n	8008e60 <_dtoa_r+0xd8>
 8008e1a:	4b97      	ldr	r3, [pc, #604]	; (8009078 <_dtoa_r+0x2f0>)
 8008e1c:	9308      	str	r3, [sp, #32]
 8008e1e:	3308      	adds	r3, #8
 8008e20:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8008e22:	6013      	str	r3, [r2, #0]
 8008e24:	9808      	ldr	r0, [sp, #32]
 8008e26:	b019      	add	sp, #100	; 0x64
 8008e28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e2c:	4b91      	ldr	r3, [pc, #580]	; (8009074 <_dtoa_r+0x2ec>)
 8008e2e:	9308      	str	r3, [sp, #32]
 8008e30:	3303      	adds	r3, #3
 8008e32:	e7f5      	b.n	8008e20 <_dtoa_r+0x98>
 8008e34:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8008e38:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8008e3c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008e40:	2200      	movs	r2, #0
 8008e42:	2300      	movs	r3, #0
 8008e44:	f7f7 fdb0 	bl	80009a8 <__aeabi_dcmpeq>
 8008e48:	4680      	mov	r8, r0
 8008e4a:	b158      	cbz	r0, 8008e64 <_dtoa_r+0xdc>
 8008e4c:	2301      	movs	r3, #1
 8008e4e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8008e50:	6013      	str	r3, [r2, #0]
 8008e52:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008e54:	2b00      	cmp	r3, #0
 8008e56:	f000 8559 	beq.w	800990c <_dtoa_r+0xb84>
 8008e5a:	4888      	ldr	r0, [pc, #544]	; (800907c <_dtoa_r+0x2f4>)
 8008e5c:	6018      	str	r0, [r3, #0]
 8008e5e:	1e43      	subs	r3, r0, #1
 8008e60:	9308      	str	r3, [sp, #32]
 8008e62:	e7df      	b.n	8008e24 <_dtoa_r+0x9c>
 8008e64:	ab16      	add	r3, sp, #88	; 0x58
 8008e66:	9301      	str	r3, [sp, #4]
 8008e68:	ab17      	add	r3, sp, #92	; 0x5c
 8008e6a:	9300      	str	r3, [sp, #0]
 8008e6c:	4628      	mov	r0, r5
 8008e6e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8008e72:	f001 fadb 	bl	800a42c <__d2b>
 8008e76:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8008e7a:	4682      	mov	sl, r0
 8008e7c:	2c00      	cmp	r4, #0
 8008e7e:	d07e      	beq.n	8008f7e <_dtoa_r+0x1f6>
 8008e80:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008e84:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008e86:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8008e8a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008e8e:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8008e92:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8008e96:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8008e9a:	2200      	movs	r2, #0
 8008e9c:	4b78      	ldr	r3, [pc, #480]	; (8009080 <_dtoa_r+0x2f8>)
 8008e9e:	f7f7 f963 	bl	8000168 <__aeabi_dsub>
 8008ea2:	a36b      	add	r3, pc, #428	; (adr r3, 8009050 <_dtoa_r+0x2c8>)
 8008ea4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ea8:	f7f7 fb16 	bl	80004d8 <__aeabi_dmul>
 8008eac:	a36a      	add	r3, pc, #424	; (adr r3, 8009058 <_dtoa_r+0x2d0>)
 8008eae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008eb2:	f7f7 f95b 	bl	800016c <__adddf3>
 8008eb6:	4606      	mov	r6, r0
 8008eb8:	4620      	mov	r0, r4
 8008eba:	460f      	mov	r7, r1
 8008ebc:	f7f7 faa2 	bl	8000404 <__aeabi_i2d>
 8008ec0:	a367      	add	r3, pc, #412	; (adr r3, 8009060 <_dtoa_r+0x2d8>)
 8008ec2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ec6:	f7f7 fb07 	bl	80004d8 <__aeabi_dmul>
 8008eca:	4602      	mov	r2, r0
 8008ecc:	460b      	mov	r3, r1
 8008ece:	4630      	mov	r0, r6
 8008ed0:	4639      	mov	r1, r7
 8008ed2:	f7f7 f94b 	bl	800016c <__adddf3>
 8008ed6:	4606      	mov	r6, r0
 8008ed8:	460f      	mov	r7, r1
 8008eda:	f7f7 fdad 	bl	8000a38 <__aeabi_d2iz>
 8008ede:	2200      	movs	r2, #0
 8008ee0:	4681      	mov	r9, r0
 8008ee2:	2300      	movs	r3, #0
 8008ee4:	4630      	mov	r0, r6
 8008ee6:	4639      	mov	r1, r7
 8008ee8:	f7f7 fd68 	bl	80009bc <__aeabi_dcmplt>
 8008eec:	b148      	cbz	r0, 8008f02 <_dtoa_r+0x17a>
 8008eee:	4648      	mov	r0, r9
 8008ef0:	f7f7 fa88 	bl	8000404 <__aeabi_i2d>
 8008ef4:	4632      	mov	r2, r6
 8008ef6:	463b      	mov	r3, r7
 8008ef8:	f7f7 fd56 	bl	80009a8 <__aeabi_dcmpeq>
 8008efc:	b908      	cbnz	r0, 8008f02 <_dtoa_r+0x17a>
 8008efe:	f109 39ff 	add.w	r9, r9, #4294967295
 8008f02:	f1b9 0f16 	cmp.w	r9, #22
 8008f06:	d857      	bhi.n	8008fb8 <_dtoa_r+0x230>
 8008f08:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008f0c:	4b5d      	ldr	r3, [pc, #372]	; (8009084 <_dtoa_r+0x2fc>)
 8008f0e:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8008f12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f16:	f7f7 fd51 	bl	80009bc <__aeabi_dcmplt>
 8008f1a:	2800      	cmp	r0, #0
 8008f1c:	d04e      	beq.n	8008fbc <_dtoa_r+0x234>
 8008f1e:	2300      	movs	r3, #0
 8008f20:	f109 39ff 	add.w	r9, r9, #4294967295
 8008f24:	930f      	str	r3, [sp, #60]	; 0x3c
 8008f26:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008f28:	1b1c      	subs	r4, r3, r4
 8008f2a:	1e63      	subs	r3, r4, #1
 8008f2c:	9309      	str	r3, [sp, #36]	; 0x24
 8008f2e:	bf49      	itett	mi
 8008f30:	f1c4 0301 	rsbmi	r3, r4, #1
 8008f34:	2300      	movpl	r3, #0
 8008f36:	9306      	strmi	r3, [sp, #24]
 8008f38:	2300      	movmi	r3, #0
 8008f3a:	bf54      	ite	pl
 8008f3c:	9306      	strpl	r3, [sp, #24]
 8008f3e:	9309      	strmi	r3, [sp, #36]	; 0x24
 8008f40:	f1b9 0f00 	cmp.w	r9, #0
 8008f44:	db3c      	blt.n	8008fc0 <_dtoa_r+0x238>
 8008f46:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008f48:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8008f4c:	444b      	add	r3, r9
 8008f4e:	9309      	str	r3, [sp, #36]	; 0x24
 8008f50:	2300      	movs	r3, #0
 8008f52:	930a      	str	r3, [sp, #40]	; 0x28
 8008f54:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008f56:	2b09      	cmp	r3, #9
 8008f58:	d86c      	bhi.n	8009034 <_dtoa_r+0x2ac>
 8008f5a:	2b05      	cmp	r3, #5
 8008f5c:	bfc4      	itt	gt
 8008f5e:	3b04      	subgt	r3, #4
 8008f60:	9322      	strgt	r3, [sp, #136]	; 0x88
 8008f62:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008f64:	bfc8      	it	gt
 8008f66:	2400      	movgt	r4, #0
 8008f68:	f1a3 0302 	sub.w	r3, r3, #2
 8008f6c:	bfd8      	it	le
 8008f6e:	2401      	movle	r4, #1
 8008f70:	2b03      	cmp	r3, #3
 8008f72:	f200 808b 	bhi.w	800908c <_dtoa_r+0x304>
 8008f76:	e8df f003 	tbb	[pc, r3]
 8008f7a:	4f2d      	.short	0x4f2d
 8008f7c:	5b4d      	.short	0x5b4d
 8008f7e:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8008f82:	441c      	add	r4, r3
 8008f84:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8008f88:	2b20      	cmp	r3, #32
 8008f8a:	bfc3      	ittte	gt
 8008f8c:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8008f90:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 8008f94:	fa09 f303 	lslgt.w	r3, r9, r3
 8008f98:	f1c3 0320 	rsble	r3, r3, #32
 8008f9c:	bfc6      	itte	gt
 8008f9e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8008fa2:	4318      	orrgt	r0, r3
 8008fa4:	fa06 f003 	lslle.w	r0, r6, r3
 8008fa8:	f7f7 fa1c 	bl	80003e4 <__aeabi_ui2d>
 8008fac:	2301      	movs	r3, #1
 8008fae:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8008fb2:	3c01      	subs	r4, #1
 8008fb4:	9313      	str	r3, [sp, #76]	; 0x4c
 8008fb6:	e770      	b.n	8008e9a <_dtoa_r+0x112>
 8008fb8:	2301      	movs	r3, #1
 8008fba:	e7b3      	b.n	8008f24 <_dtoa_r+0x19c>
 8008fbc:	900f      	str	r0, [sp, #60]	; 0x3c
 8008fbe:	e7b2      	b.n	8008f26 <_dtoa_r+0x19e>
 8008fc0:	9b06      	ldr	r3, [sp, #24]
 8008fc2:	eba3 0309 	sub.w	r3, r3, r9
 8008fc6:	9306      	str	r3, [sp, #24]
 8008fc8:	f1c9 0300 	rsb	r3, r9, #0
 8008fcc:	930a      	str	r3, [sp, #40]	; 0x28
 8008fce:	2300      	movs	r3, #0
 8008fd0:	930e      	str	r3, [sp, #56]	; 0x38
 8008fd2:	e7bf      	b.n	8008f54 <_dtoa_r+0x1cc>
 8008fd4:	2300      	movs	r3, #0
 8008fd6:	930b      	str	r3, [sp, #44]	; 0x2c
 8008fd8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008fda:	2b00      	cmp	r3, #0
 8008fdc:	dc59      	bgt.n	8009092 <_dtoa_r+0x30a>
 8008fde:	f04f 0b01 	mov.w	fp, #1
 8008fe2:	465b      	mov	r3, fp
 8008fe4:	f8cd b008 	str.w	fp, [sp, #8]
 8008fe8:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 8008fec:	2200      	movs	r2, #0
 8008fee:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8008ff0:	6042      	str	r2, [r0, #4]
 8008ff2:	2204      	movs	r2, #4
 8008ff4:	f102 0614 	add.w	r6, r2, #20
 8008ff8:	429e      	cmp	r6, r3
 8008ffa:	6841      	ldr	r1, [r0, #4]
 8008ffc:	d94f      	bls.n	800909e <_dtoa_r+0x316>
 8008ffe:	4628      	mov	r0, r5
 8009000:	f000 feee 	bl	8009de0 <_Balloc>
 8009004:	9008      	str	r0, [sp, #32]
 8009006:	2800      	cmp	r0, #0
 8009008:	d14d      	bne.n	80090a6 <_dtoa_r+0x31e>
 800900a:	4602      	mov	r2, r0
 800900c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8009010:	4b1d      	ldr	r3, [pc, #116]	; (8009088 <_dtoa_r+0x300>)
 8009012:	e6cd      	b.n	8008db0 <_dtoa_r+0x28>
 8009014:	2301      	movs	r3, #1
 8009016:	e7de      	b.n	8008fd6 <_dtoa_r+0x24e>
 8009018:	2300      	movs	r3, #0
 800901a:	930b      	str	r3, [sp, #44]	; 0x2c
 800901c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800901e:	eb09 0b03 	add.w	fp, r9, r3
 8009022:	f10b 0301 	add.w	r3, fp, #1
 8009026:	2b01      	cmp	r3, #1
 8009028:	9302      	str	r3, [sp, #8]
 800902a:	bfb8      	it	lt
 800902c:	2301      	movlt	r3, #1
 800902e:	e7dd      	b.n	8008fec <_dtoa_r+0x264>
 8009030:	2301      	movs	r3, #1
 8009032:	e7f2      	b.n	800901a <_dtoa_r+0x292>
 8009034:	2401      	movs	r4, #1
 8009036:	2300      	movs	r3, #0
 8009038:	940b      	str	r4, [sp, #44]	; 0x2c
 800903a:	9322      	str	r3, [sp, #136]	; 0x88
 800903c:	f04f 3bff 	mov.w	fp, #4294967295
 8009040:	2200      	movs	r2, #0
 8009042:	2312      	movs	r3, #18
 8009044:	f8cd b008 	str.w	fp, [sp, #8]
 8009048:	9223      	str	r2, [sp, #140]	; 0x8c
 800904a:	e7cf      	b.n	8008fec <_dtoa_r+0x264>
 800904c:	f3af 8000 	nop.w
 8009050:	636f4361 	.word	0x636f4361
 8009054:	3fd287a7 	.word	0x3fd287a7
 8009058:	8b60c8b3 	.word	0x8b60c8b3
 800905c:	3fc68a28 	.word	0x3fc68a28
 8009060:	509f79fb 	.word	0x509f79fb
 8009064:	3fd34413 	.word	0x3fd34413
 8009068:	0800d57d 	.word	0x0800d57d
 800906c:	0800d594 	.word	0x0800d594
 8009070:	7ff00000 	.word	0x7ff00000
 8009074:	0800d579 	.word	0x0800d579
 8009078:	0800d570 	.word	0x0800d570
 800907c:	0800d54d 	.word	0x0800d54d
 8009080:	3ff80000 	.word	0x3ff80000
 8009084:	0800d6f0 	.word	0x0800d6f0
 8009088:	0800d5f3 	.word	0x0800d5f3
 800908c:	2301      	movs	r3, #1
 800908e:	930b      	str	r3, [sp, #44]	; 0x2c
 8009090:	e7d4      	b.n	800903c <_dtoa_r+0x2b4>
 8009092:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 8009096:	465b      	mov	r3, fp
 8009098:	f8cd b008 	str.w	fp, [sp, #8]
 800909c:	e7a6      	b.n	8008fec <_dtoa_r+0x264>
 800909e:	3101      	adds	r1, #1
 80090a0:	6041      	str	r1, [r0, #4]
 80090a2:	0052      	lsls	r2, r2, #1
 80090a4:	e7a6      	b.n	8008ff4 <_dtoa_r+0x26c>
 80090a6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80090a8:	9a08      	ldr	r2, [sp, #32]
 80090aa:	601a      	str	r2, [r3, #0]
 80090ac:	9b02      	ldr	r3, [sp, #8]
 80090ae:	2b0e      	cmp	r3, #14
 80090b0:	f200 80a8 	bhi.w	8009204 <_dtoa_r+0x47c>
 80090b4:	2c00      	cmp	r4, #0
 80090b6:	f000 80a5 	beq.w	8009204 <_dtoa_r+0x47c>
 80090ba:	f1b9 0f00 	cmp.w	r9, #0
 80090be:	dd34      	ble.n	800912a <_dtoa_r+0x3a2>
 80090c0:	4a9a      	ldr	r2, [pc, #616]	; (800932c <_dtoa_r+0x5a4>)
 80090c2:	f009 030f 	and.w	r3, r9, #15
 80090c6:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80090ca:	f419 7f80 	tst.w	r9, #256	; 0x100
 80090ce:	e9d3 3400 	ldrd	r3, r4, [r3]
 80090d2:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80090d6:	ea4f 1429 	mov.w	r4, r9, asr #4
 80090da:	d016      	beq.n	800910a <_dtoa_r+0x382>
 80090dc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80090e0:	4b93      	ldr	r3, [pc, #588]	; (8009330 <_dtoa_r+0x5a8>)
 80090e2:	2703      	movs	r7, #3
 80090e4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80090e8:	f7f7 fb20 	bl	800072c <__aeabi_ddiv>
 80090ec:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80090f0:	f004 040f 	and.w	r4, r4, #15
 80090f4:	4e8e      	ldr	r6, [pc, #568]	; (8009330 <_dtoa_r+0x5a8>)
 80090f6:	b954      	cbnz	r4, 800910e <_dtoa_r+0x386>
 80090f8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80090fc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009100:	f7f7 fb14 	bl	800072c <__aeabi_ddiv>
 8009104:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009108:	e029      	b.n	800915e <_dtoa_r+0x3d6>
 800910a:	2702      	movs	r7, #2
 800910c:	e7f2      	b.n	80090f4 <_dtoa_r+0x36c>
 800910e:	07e1      	lsls	r1, r4, #31
 8009110:	d508      	bpl.n	8009124 <_dtoa_r+0x39c>
 8009112:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009116:	e9d6 2300 	ldrd	r2, r3, [r6]
 800911a:	f7f7 f9dd 	bl	80004d8 <__aeabi_dmul>
 800911e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8009122:	3701      	adds	r7, #1
 8009124:	1064      	asrs	r4, r4, #1
 8009126:	3608      	adds	r6, #8
 8009128:	e7e5      	b.n	80090f6 <_dtoa_r+0x36e>
 800912a:	f000 80a5 	beq.w	8009278 <_dtoa_r+0x4f0>
 800912e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8009132:	f1c9 0400 	rsb	r4, r9, #0
 8009136:	4b7d      	ldr	r3, [pc, #500]	; (800932c <_dtoa_r+0x5a4>)
 8009138:	f004 020f 	and.w	r2, r4, #15
 800913c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009140:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009144:	f7f7 f9c8 	bl	80004d8 <__aeabi_dmul>
 8009148:	2702      	movs	r7, #2
 800914a:	2300      	movs	r3, #0
 800914c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009150:	4e77      	ldr	r6, [pc, #476]	; (8009330 <_dtoa_r+0x5a8>)
 8009152:	1124      	asrs	r4, r4, #4
 8009154:	2c00      	cmp	r4, #0
 8009156:	f040 8084 	bne.w	8009262 <_dtoa_r+0x4da>
 800915a:	2b00      	cmp	r3, #0
 800915c:	d1d2      	bne.n	8009104 <_dtoa_r+0x37c>
 800915e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009160:	2b00      	cmp	r3, #0
 8009162:	f000 808b 	beq.w	800927c <_dtoa_r+0x4f4>
 8009166:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800916a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800916e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009172:	2200      	movs	r2, #0
 8009174:	4b6f      	ldr	r3, [pc, #444]	; (8009334 <_dtoa_r+0x5ac>)
 8009176:	f7f7 fc21 	bl	80009bc <__aeabi_dcmplt>
 800917a:	2800      	cmp	r0, #0
 800917c:	d07e      	beq.n	800927c <_dtoa_r+0x4f4>
 800917e:	9b02      	ldr	r3, [sp, #8]
 8009180:	2b00      	cmp	r3, #0
 8009182:	d07b      	beq.n	800927c <_dtoa_r+0x4f4>
 8009184:	f1bb 0f00 	cmp.w	fp, #0
 8009188:	dd38      	ble.n	80091fc <_dtoa_r+0x474>
 800918a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800918e:	2200      	movs	r2, #0
 8009190:	4b69      	ldr	r3, [pc, #420]	; (8009338 <_dtoa_r+0x5b0>)
 8009192:	f7f7 f9a1 	bl	80004d8 <__aeabi_dmul>
 8009196:	465c      	mov	r4, fp
 8009198:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800919c:	f109 38ff 	add.w	r8, r9, #4294967295
 80091a0:	3701      	adds	r7, #1
 80091a2:	4638      	mov	r0, r7
 80091a4:	f7f7 f92e 	bl	8000404 <__aeabi_i2d>
 80091a8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80091ac:	f7f7 f994 	bl	80004d8 <__aeabi_dmul>
 80091b0:	2200      	movs	r2, #0
 80091b2:	4b62      	ldr	r3, [pc, #392]	; (800933c <_dtoa_r+0x5b4>)
 80091b4:	f7f6 ffda 	bl	800016c <__adddf3>
 80091b8:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80091bc:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80091c0:	9611      	str	r6, [sp, #68]	; 0x44
 80091c2:	2c00      	cmp	r4, #0
 80091c4:	d15d      	bne.n	8009282 <_dtoa_r+0x4fa>
 80091c6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80091ca:	2200      	movs	r2, #0
 80091cc:	4b5c      	ldr	r3, [pc, #368]	; (8009340 <_dtoa_r+0x5b8>)
 80091ce:	f7f6 ffcb 	bl	8000168 <__aeabi_dsub>
 80091d2:	4602      	mov	r2, r0
 80091d4:	460b      	mov	r3, r1
 80091d6:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80091da:	4633      	mov	r3, r6
 80091dc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80091de:	f7f7 fc0b 	bl	80009f8 <__aeabi_dcmpgt>
 80091e2:	2800      	cmp	r0, #0
 80091e4:	f040 829e 	bne.w	8009724 <_dtoa_r+0x99c>
 80091e8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80091ec:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80091ee:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80091f2:	f7f7 fbe3 	bl	80009bc <__aeabi_dcmplt>
 80091f6:	2800      	cmp	r0, #0
 80091f8:	f040 8292 	bne.w	8009720 <_dtoa_r+0x998>
 80091fc:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8009200:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8009204:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009206:	2b00      	cmp	r3, #0
 8009208:	f2c0 8153 	blt.w	80094b2 <_dtoa_r+0x72a>
 800920c:	f1b9 0f0e 	cmp.w	r9, #14
 8009210:	f300 814f 	bgt.w	80094b2 <_dtoa_r+0x72a>
 8009214:	4b45      	ldr	r3, [pc, #276]	; (800932c <_dtoa_r+0x5a4>)
 8009216:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 800921a:	e9d3 3400 	ldrd	r3, r4, [r3]
 800921e:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8009222:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8009224:	2b00      	cmp	r3, #0
 8009226:	f280 80db 	bge.w	80093e0 <_dtoa_r+0x658>
 800922a:	9b02      	ldr	r3, [sp, #8]
 800922c:	2b00      	cmp	r3, #0
 800922e:	f300 80d7 	bgt.w	80093e0 <_dtoa_r+0x658>
 8009232:	f040 8274 	bne.w	800971e <_dtoa_r+0x996>
 8009236:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800923a:	2200      	movs	r2, #0
 800923c:	4b40      	ldr	r3, [pc, #256]	; (8009340 <_dtoa_r+0x5b8>)
 800923e:	f7f7 f94b 	bl	80004d8 <__aeabi_dmul>
 8009242:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009246:	f7f7 fbcd 	bl	80009e4 <__aeabi_dcmpge>
 800924a:	9c02      	ldr	r4, [sp, #8]
 800924c:	4626      	mov	r6, r4
 800924e:	2800      	cmp	r0, #0
 8009250:	f040 824a 	bne.w	80096e8 <_dtoa_r+0x960>
 8009254:	2331      	movs	r3, #49	; 0x31
 8009256:	9f08      	ldr	r7, [sp, #32]
 8009258:	f109 0901 	add.w	r9, r9, #1
 800925c:	f807 3b01 	strb.w	r3, [r7], #1
 8009260:	e246      	b.n	80096f0 <_dtoa_r+0x968>
 8009262:	07e2      	lsls	r2, r4, #31
 8009264:	d505      	bpl.n	8009272 <_dtoa_r+0x4ea>
 8009266:	e9d6 2300 	ldrd	r2, r3, [r6]
 800926a:	f7f7 f935 	bl	80004d8 <__aeabi_dmul>
 800926e:	2301      	movs	r3, #1
 8009270:	3701      	adds	r7, #1
 8009272:	1064      	asrs	r4, r4, #1
 8009274:	3608      	adds	r6, #8
 8009276:	e76d      	b.n	8009154 <_dtoa_r+0x3cc>
 8009278:	2702      	movs	r7, #2
 800927a:	e770      	b.n	800915e <_dtoa_r+0x3d6>
 800927c:	46c8      	mov	r8, r9
 800927e:	9c02      	ldr	r4, [sp, #8]
 8009280:	e78f      	b.n	80091a2 <_dtoa_r+0x41a>
 8009282:	9908      	ldr	r1, [sp, #32]
 8009284:	4b29      	ldr	r3, [pc, #164]	; (800932c <_dtoa_r+0x5a4>)
 8009286:	4421      	add	r1, r4
 8009288:	9112      	str	r1, [sp, #72]	; 0x48
 800928a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800928c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009290:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8009294:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009298:	2900      	cmp	r1, #0
 800929a:	d055      	beq.n	8009348 <_dtoa_r+0x5c0>
 800929c:	2000      	movs	r0, #0
 800929e:	4929      	ldr	r1, [pc, #164]	; (8009344 <_dtoa_r+0x5bc>)
 80092a0:	f7f7 fa44 	bl	800072c <__aeabi_ddiv>
 80092a4:	463b      	mov	r3, r7
 80092a6:	4632      	mov	r2, r6
 80092a8:	f7f6 ff5e 	bl	8000168 <__aeabi_dsub>
 80092ac:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80092b0:	9f08      	ldr	r7, [sp, #32]
 80092b2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80092b6:	f7f7 fbbf 	bl	8000a38 <__aeabi_d2iz>
 80092ba:	4604      	mov	r4, r0
 80092bc:	f7f7 f8a2 	bl	8000404 <__aeabi_i2d>
 80092c0:	4602      	mov	r2, r0
 80092c2:	460b      	mov	r3, r1
 80092c4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80092c8:	f7f6 ff4e 	bl	8000168 <__aeabi_dsub>
 80092cc:	4602      	mov	r2, r0
 80092ce:	460b      	mov	r3, r1
 80092d0:	3430      	adds	r4, #48	; 0x30
 80092d2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80092d6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80092da:	f807 4b01 	strb.w	r4, [r7], #1
 80092de:	f7f7 fb6d 	bl	80009bc <__aeabi_dcmplt>
 80092e2:	2800      	cmp	r0, #0
 80092e4:	d174      	bne.n	80093d0 <_dtoa_r+0x648>
 80092e6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80092ea:	2000      	movs	r0, #0
 80092ec:	4911      	ldr	r1, [pc, #68]	; (8009334 <_dtoa_r+0x5ac>)
 80092ee:	f7f6 ff3b 	bl	8000168 <__aeabi_dsub>
 80092f2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80092f6:	f7f7 fb61 	bl	80009bc <__aeabi_dcmplt>
 80092fa:	2800      	cmp	r0, #0
 80092fc:	f040 80b6 	bne.w	800946c <_dtoa_r+0x6e4>
 8009300:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009302:	429f      	cmp	r7, r3
 8009304:	f43f af7a 	beq.w	80091fc <_dtoa_r+0x474>
 8009308:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800930c:	2200      	movs	r2, #0
 800930e:	4b0a      	ldr	r3, [pc, #40]	; (8009338 <_dtoa_r+0x5b0>)
 8009310:	f7f7 f8e2 	bl	80004d8 <__aeabi_dmul>
 8009314:	2200      	movs	r2, #0
 8009316:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800931a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800931e:	4b06      	ldr	r3, [pc, #24]	; (8009338 <_dtoa_r+0x5b0>)
 8009320:	f7f7 f8da 	bl	80004d8 <__aeabi_dmul>
 8009324:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009328:	e7c3      	b.n	80092b2 <_dtoa_r+0x52a>
 800932a:	bf00      	nop
 800932c:	0800d6f0 	.word	0x0800d6f0
 8009330:	0800d6c8 	.word	0x0800d6c8
 8009334:	3ff00000 	.word	0x3ff00000
 8009338:	40240000 	.word	0x40240000
 800933c:	401c0000 	.word	0x401c0000
 8009340:	40140000 	.word	0x40140000
 8009344:	3fe00000 	.word	0x3fe00000
 8009348:	4630      	mov	r0, r6
 800934a:	4639      	mov	r1, r7
 800934c:	f7f7 f8c4 	bl	80004d8 <__aeabi_dmul>
 8009350:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009352:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8009356:	9c08      	ldr	r4, [sp, #32]
 8009358:	9314      	str	r3, [sp, #80]	; 0x50
 800935a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800935e:	f7f7 fb6b 	bl	8000a38 <__aeabi_d2iz>
 8009362:	9015      	str	r0, [sp, #84]	; 0x54
 8009364:	f7f7 f84e 	bl	8000404 <__aeabi_i2d>
 8009368:	4602      	mov	r2, r0
 800936a:	460b      	mov	r3, r1
 800936c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009370:	f7f6 fefa 	bl	8000168 <__aeabi_dsub>
 8009374:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009376:	4606      	mov	r6, r0
 8009378:	3330      	adds	r3, #48	; 0x30
 800937a:	f804 3b01 	strb.w	r3, [r4], #1
 800937e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009380:	460f      	mov	r7, r1
 8009382:	429c      	cmp	r4, r3
 8009384:	f04f 0200 	mov.w	r2, #0
 8009388:	d124      	bne.n	80093d4 <_dtoa_r+0x64c>
 800938a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800938e:	4bb3      	ldr	r3, [pc, #716]	; (800965c <_dtoa_r+0x8d4>)
 8009390:	f7f6 feec 	bl	800016c <__adddf3>
 8009394:	4602      	mov	r2, r0
 8009396:	460b      	mov	r3, r1
 8009398:	4630      	mov	r0, r6
 800939a:	4639      	mov	r1, r7
 800939c:	f7f7 fb2c 	bl	80009f8 <__aeabi_dcmpgt>
 80093a0:	2800      	cmp	r0, #0
 80093a2:	d162      	bne.n	800946a <_dtoa_r+0x6e2>
 80093a4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80093a8:	2000      	movs	r0, #0
 80093aa:	49ac      	ldr	r1, [pc, #688]	; (800965c <_dtoa_r+0x8d4>)
 80093ac:	f7f6 fedc 	bl	8000168 <__aeabi_dsub>
 80093b0:	4602      	mov	r2, r0
 80093b2:	460b      	mov	r3, r1
 80093b4:	4630      	mov	r0, r6
 80093b6:	4639      	mov	r1, r7
 80093b8:	f7f7 fb00 	bl	80009bc <__aeabi_dcmplt>
 80093bc:	2800      	cmp	r0, #0
 80093be:	f43f af1d 	beq.w	80091fc <_dtoa_r+0x474>
 80093c2:	9f14      	ldr	r7, [sp, #80]	; 0x50
 80093c4:	1e7b      	subs	r3, r7, #1
 80093c6:	9314      	str	r3, [sp, #80]	; 0x50
 80093c8:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 80093cc:	2b30      	cmp	r3, #48	; 0x30
 80093ce:	d0f8      	beq.n	80093c2 <_dtoa_r+0x63a>
 80093d0:	46c1      	mov	r9, r8
 80093d2:	e03a      	b.n	800944a <_dtoa_r+0x6c2>
 80093d4:	4ba2      	ldr	r3, [pc, #648]	; (8009660 <_dtoa_r+0x8d8>)
 80093d6:	f7f7 f87f 	bl	80004d8 <__aeabi_dmul>
 80093da:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80093de:	e7bc      	b.n	800935a <_dtoa_r+0x5d2>
 80093e0:	9f08      	ldr	r7, [sp, #32]
 80093e2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80093e6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80093ea:	f7f7 f99f 	bl	800072c <__aeabi_ddiv>
 80093ee:	f7f7 fb23 	bl	8000a38 <__aeabi_d2iz>
 80093f2:	4604      	mov	r4, r0
 80093f4:	f7f7 f806 	bl	8000404 <__aeabi_i2d>
 80093f8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80093fc:	f7f7 f86c 	bl	80004d8 <__aeabi_dmul>
 8009400:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8009404:	460b      	mov	r3, r1
 8009406:	4602      	mov	r2, r0
 8009408:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800940c:	f7f6 feac 	bl	8000168 <__aeabi_dsub>
 8009410:	f807 6b01 	strb.w	r6, [r7], #1
 8009414:	9e08      	ldr	r6, [sp, #32]
 8009416:	9b02      	ldr	r3, [sp, #8]
 8009418:	1bbe      	subs	r6, r7, r6
 800941a:	42b3      	cmp	r3, r6
 800941c:	d13a      	bne.n	8009494 <_dtoa_r+0x70c>
 800941e:	4602      	mov	r2, r0
 8009420:	460b      	mov	r3, r1
 8009422:	f7f6 fea3 	bl	800016c <__adddf3>
 8009426:	4602      	mov	r2, r0
 8009428:	460b      	mov	r3, r1
 800942a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800942e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009432:	f7f7 fae1 	bl	80009f8 <__aeabi_dcmpgt>
 8009436:	bb58      	cbnz	r0, 8009490 <_dtoa_r+0x708>
 8009438:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800943c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009440:	f7f7 fab2 	bl	80009a8 <__aeabi_dcmpeq>
 8009444:	b108      	cbz	r0, 800944a <_dtoa_r+0x6c2>
 8009446:	07e1      	lsls	r1, r4, #31
 8009448:	d422      	bmi.n	8009490 <_dtoa_r+0x708>
 800944a:	4628      	mov	r0, r5
 800944c:	4651      	mov	r1, sl
 800944e:	f000 fd07 	bl	8009e60 <_Bfree>
 8009452:	2300      	movs	r3, #0
 8009454:	703b      	strb	r3, [r7, #0]
 8009456:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8009458:	f109 0001 	add.w	r0, r9, #1
 800945c:	6018      	str	r0, [r3, #0]
 800945e:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8009460:	2b00      	cmp	r3, #0
 8009462:	f43f acdf 	beq.w	8008e24 <_dtoa_r+0x9c>
 8009466:	601f      	str	r7, [r3, #0]
 8009468:	e4dc      	b.n	8008e24 <_dtoa_r+0x9c>
 800946a:	4627      	mov	r7, r4
 800946c:	463b      	mov	r3, r7
 800946e:	461f      	mov	r7, r3
 8009470:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009474:	2a39      	cmp	r2, #57	; 0x39
 8009476:	d107      	bne.n	8009488 <_dtoa_r+0x700>
 8009478:	9a08      	ldr	r2, [sp, #32]
 800947a:	429a      	cmp	r2, r3
 800947c:	d1f7      	bne.n	800946e <_dtoa_r+0x6e6>
 800947e:	2230      	movs	r2, #48	; 0x30
 8009480:	9908      	ldr	r1, [sp, #32]
 8009482:	f108 0801 	add.w	r8, r8, #1
 8009486:	700a      	strb	r2, [r1, #0]
 8009488:	781a      	ldrb	r2, [r3, #0]
 800948a:	3201      	adds	r2, #1
 800948c:	701a      	strb	r2, [r3, #0]
 800948e:	e79f      	b.n	80093d0 <_dtoa_r+0x648>
 8009490:	46c8      	mov	r8, r9
 8009492:	e7eb      	b.n	800946c <_dtoa_r+0x6e4>
 8009494:	2200      	movs	r2, #0
 8009496:	4b72      	ldr	r3, [pc, #456]	; (8009660 <_dtoa_r+0x8d8>)
 8009498:	f7f7 f81e 	bl	80004d8 <__aeabi_dmul>
 800949c:	4602      	mov	r2, r0
 800949e:	460b      	mov	r3, r1
 80094a0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80094a4:	2200      	movs	r2, #0
 80094a6:	2300      	movs	r3, #0
 80094a8:	f7f7 fa7e 	bl	80009a8 <__aeabi_dcmpeq>
 80094ac:	2800      	cmp	r0, #0
 80094ae:	d098      	beq.n	80093e2 <_dtoa_r+0x65a>
 80094b0:	e7cb      	b.n	800944a <_dtoa_r+0x6c2>
 80094b2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80094b4:	2a00      	cmp	r2, #0
 80094b6:	f000 80cd 	beq.w	8009654 <_dtoa_r+0x8cc>
 80094ba:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80094bc:	2a01      	cmp	r2, #1
 80094be:	f300 80af 	bgt.w	8009620 <_dtoa_r+0x898>
 80094c2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80094c4:	2a00      	cmp	r2, #0
 80094c6:	f000 80a7 	beq.w	8009618 <_dtoa_r+0x890>
 80094ca:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80094ce:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80094d0:	9f06      	ldr	r7, [sp, #24]
 80094d2:	9a06      	ldr	r2, [sp, #24]
 80094d4:	2101      	movs	r1, #1
 80094d6:	441a      	add	r2, r3
 80094d8:	9206      	str	r2, [sp, #24]
 80094da:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80094dc:	4628      	mov	r0, r5
 80094de:	441a      	add	r2, r3
 80094e0:	9209      	str	r2, [sp, #36]	; 0x24
 80094e2:	f000 fd77 	bl	8009fd4 <__i2b>
 80094e6:	4606      	mov	r6, r0
 80094e8:	2f00      	cmp	r7, #0
 80094ea:	dd0c      	ble.n	8009506 <_dtoa_r+0x77e>
 80094ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	dd09      	ble.n	8009506 <_dtoa_r+0x77e>
 80094f2:	42bb      	cmp	r3, r7
 80094f4:	bfa8      	it	ge
 80094f6:	463b      	movge	r3, r7
 80094f8:	9a06      	ldr	r2, [sp, #24]
 80094fa:	1aff      	subs	r7, r7, r3
 80094fc:	1ad2      	subs	r2, r2, r3
 80094fe:	9206      	str	r2, [sp, #24]
 8009500:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009502:	1ad3      	subs	r3, r2, r3
 8009504:	9309      	str	r3, [sp, #36]	; 0x24
 8009506:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009508:	b1f3      	cbz	r3, 8009548 <_dtoa_r+0x7c0>
 800950a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800950c:	2b00      	cmp	r3, #0
 800950e:	f000 80a9 	beq.w	8009664 <_dtoa_r+0x8dc>
 8009512:	2c00      	cmp	r4, #0
 8009514:	dd10      	ble.n	8009538 <_dtoa_r+0x7b0>
 8009516:	4631      	mov	r1, r6
 8009518:	4622      	mov	r2, r4
 800951a:	4628      	mov	r0, r5
 800951c:	f000 fe14 	bl	800a148 <__pow5mult>
 8009520:	4652      	mov	r2, sl
 8009522:	4601      	mov	r1, r0
 8009524:	4606      	mov	r6, r0
 8009526:	4628      	mov	r0, r5
 8009528:	f000 fd6a 	bl	800a000 <__multiply>
 800952c:	4680      	mov	r8, r0
 800952e:	4651      	mov	r1, sl
 8009530:	4628      	mov	r0, r5
 8009532:	f000 fc95 	bl	8009e60 <_Bfree>
 8009536:	46c2      	mov	sl, r8
 8009538:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800953a:	1b1a      	subs	r2, r3, r4
 800953c:	d004      	beq.n	8009548 <_dtoa_r+0x7c0>
 800953e:	4651      	mov	r1, sl
 8009540:	4628      	mov	r0, r5
 8009542:	f000 fe01 	bl	800a148 <__pow5mult>
 8009546:	4682      	mov	sl, r0
 8009548:	2101      	movs	r1, #1
 800954a:	4628      	mov	r0, r5
 800954c:	f000 fd42 	bl	8009fd4 <__i2b>
 8009550:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009552:	4604      	mov	r4, r0
 8009554:	2b00      	cmp	r3, #0
 8009556:	f340 8087 	ble.w	8009668 <_dtoa_r+0x8e0>
 800955a:	461a      	mov	r2, r3
 800955c:	4601      	mov	r1, r0
 800955e:	4628      	mov	r0, r5
 8009560:	f000 fdf2 	bl	800a148 <__pow5mult>
 8009564:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009566:	4604      	mov	r4, r0
 8009568:	2b01      	cmp	r3, #1
 800956a:	f340 8080 	ble.w	800966e <_dtoa_r+0x8e6>
 800956e:	f04f 0800 	mov.w	r8, #0
 8009572:	6923      	ldr	r3, [r4, #16]
 8009574:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009578:	6918      	ldr	r0, [r3, #16]
 800957a:	f000 fcdd 	bl	8009f38 <__hi0bits>
 800957e:	f1c0 0020 	rsb	r0, r0, #32
 8009582:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009584:	4418      	add	r0, r3
 8009586:	f010 001f 	ands.w	r0, r0, #31
 800958a:	f000 8092 	beq.w	80096b2 <_dtoa_r+0x92a>
 800958e:	f1c0 0320 	rsb	r3, r0, #32
 8009592:	2b04      	cmp	r3, #4
 8009594:	f340 808a 	ble.w	80096ac <_dtoa_r+0x924>
 8009598:	f1c0 001c 	rsb	r0, r0, #28
 800959c:	9b06      	ldr	r3, [sp, #24]
 800959e:	4407      	add	r7, r0
 80095a0:	4403      	add	r3, r0
 80095a2:	9306      	str	r3, [sp, #24]
 80095a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80095a6:	4403      	add	r3, r0
 80095a8:	9309      	str	r3, [sp, #36]	; 0x24
 80095aa:	9b06      	ldr	r3, [sp, #24]
 80095ac:	2b00      	cmp	r3, #0
 80095ae:	dd05      	ble.n	80095bc <_dtoa_r+0x834>
 80095b0:	4651      	mov	r1, sl
 80095b2:	461a      	mov	r2, r3
 80095b4:	4628      	mov	r0, r5
 80095b6:	f000 fe21 	bl	800a1fc <__lshift>
 80095ba:	4682      	mov	sl, r0
 80095bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80095be:	2b00      	cmp	r3, #0
 80095c0:	dd05      	ble.n	80095ce <_dtoa_r+0x846>
 80095c2:	4621      	mov	r1, r4
 80095c4:	461a      	mov	r2, r3
 80095c6:	4628      	mov	r0, r5
 80095c8:	f000 fe18 	bl	800a1fc <__lshift>
 80095cc:	4604      	mov	r4, r0
 80095ce:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80095d0:	2b00      	cmp	r3, #0
 80095d2:	d070      	beq.n	80096b6 <_dtoa_r+0x92e>
 80095d4:	4621      	mov	r1, r4
 80095d6:	4650      	mov	r0, sl
 80095d8:	f000 fe7c 	bl	800a2d4 <__mcmp>
 80095dc:	2800      	cmp	r0, #0
 80095de:	da6a      	bge.n	80096b6 <_dtoa_r+0x92e>
 80095e0:	2300      	movs	r3, #0
 80095e2:	4651      	mov	r1, sl
 80095e4:	220a      	movs	r2, #10
 80095e6:	4628      	mov	r0, r5
 80095e8:	f000 fc5c 	bl	8009ea4 <__multadd>
 80095ec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80095ee:	4682      	mov	sl, r0
 80095f0:	f109 39ff 	add.w	r9, r9, #4294967295
 80095f4:	2b00      	cmp	r3, #0
 80095f6:	f000 8193 	beq.w	8009920 <_dtoa_r+0xb98>
 80095fa:	4631      	mov	r1, r6
 80095fc:	2300      	movs	r3, #0
 80095fe:	220a      	movs	r2, #10
 8009600:	4628      	mov	r0, r5
 8009602:	f000 fc4f 	bl	8009ea4 <__multadd>
 8009606:	f1bb 0f00 	cmp.w	fp, #0
 800960a:	4606      	mov	r6, r0
 800960c:	f300 8093 	bgt.w	8009736 <_dtoa_r+0x9ae>
 8009610:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009612:	2b02      	cmp	r3, #2
 8009614:	dc57      	bgt.n	80096c6 <_dtoa_r+0x93e>
 8009616:	e08e      	b.n	8009736 <_dtoa_r+0x9ae>
 8009618:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800961a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800961e:	e756      	b.n	80094ce <_dtoa_r+0x746>
 8009620:	9b02      	ldr	r3, [sp, #8]
 8009622:	1e5c      	subs	r4, r3, #1
 8009624:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009626:	42a3      	cmp	r3, r4
 8009628:	bfb7      	itett	lt
 800962a:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800962c:	1b1c      	subge	r4, r3, r4
 800962e:	1ae2      	sublt	r2, r4, r3
 8009630:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8009632:	bfbe      	ittt	lt
 8009634:	940a      	strlt	r4, [sp, #40]	; 0x28
 8009636:	189b      	addlt	r3, r3, r2
 8009638:	930e      	strlt	r3, [sp, #56]	; 0x38
 800963a:	9b02      	ldr	r3, [sp, #8]
 800963c:	bfb8      	it	lt
 800963e:	2400      	movlt	r4, #0
 8009640:	2b00      	cmp	r3, #0
 8009642:	bfbb      	ittet	lt
 8009644:	9b06      	ldrlt	r3, [sp, #24]
 8009646:	9a02      	ldrlt	r2, [sp, #8]
 8009648:	9f06      	ldrge	r7, [sp, #24]
 800964a:	1a9f      	sublt	r7, r3, r2
 800964c:	bfac      	ite	ge
 800964e:	9b02      	ldrge	r3, [sp, #8]
 8009650:	2300      	movlt	r3, #0
 8009652:	e73e      	b.n	80094d2 <_dtoa_r+0x74a>
 8009654:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8009656:	9f06      	ldr	r7, [sp, #24]
 8009658:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800965a:	e745      	b.n	80094e8 <_dtoa_r+0x760>
 800965c:	3fe00000 	.word	0x3fe00000
 8009660:	40240000 	.word	0x40240000
 8009664:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009666:	e76a      	b.n	800953e <_dtoa_r+0x7b6>
 8009668:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800966a:	2b01      	cmp	r3, #1
 800966c:	dc19      	bgt.n	80096a2 <_dtoa_r+0x91a>
 800966e:	9b04      	ldr	r3, [sp, #16]
 8009670:	b9bb      	cbnz	r3, 80096a2 <_dtoa_r+0x91a>
 8009672:	9b05      	ldr	r3, [sp, #20]
 8009674:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009678:	b99b      	cbnz	r3, 80096a2 <_dtoa_r+0x91a>
 800967a:	9b05      	ldr	r3, [sp, #20]
 800967c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009680:	0d1b      	lsrs	r3, r3, #20
 8009682:	051b      	lsls	r3, r3, #20
 8009684:	b183      	cbz	r3, 80096a8 <_dtoa_r+0x920>
 8009686:	f04f 0801 	mov.w	r8, #1
 800968a:	9b06      	ldr	r3, [sp, #24]
 800968c:	3301      	adds	r3, #1
 800968e:	9306      	str	r3, [sp, #24]
 8009690:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009692:	3301      	adds	r3, #1
 8009694:	9309      	str	r3, [sp, #36]	; 0x24
 8009696:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009698:	2b00      	cmp	r3, #0
 800969a:	f47f af6a 	bne.w	8009572 <_dtoa_r+0x7ea>
 800969e:	2001      	movs	r0, #1
 80096a0:	e76f      	b.n	8009582 <_dtoa_r+0x7fa>
 80096a2:	f04f 0800 	mov.w	r8, #0
 80096a6:	e7f6      	b.n	8009696 <_dtoa_r+0x90e>
 80096a8:	4698      	mov	r8, r3
 80096aa:	e7f4      	b.n	8009696 <_dtoa_r+0x90e>
 80096ac:	f43f af7d 	beq.w	80095aa <_dtoa_r+0x822>
 80096b0:	4618      	mov	r0, r3
 80096b2:	301c      	adds	r0, #28
 80096b4:	e772      	b.n	800959c <_dtoa_r+0x814>
 80096b6:	9b02      	ldr	r3, [sp, #8]
 80096b8:	2b00      	cmp	r3, #0
 80096ba:	dc36      	bgt.n	800972a <_dtoa_r+0x9a2>
 80096bc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80096be:	2b02      	cmp	r3, #2
 80096c0:	dd33      	ble.n	800972a <_dtoa_r+0x9a2>
 80096c2:	f8dd b008 	ldr.w	fp, [sp, #8]
 80096c6:	f1bb 0f00 	cmp.w	fp, #0
 80096ca:	d10d      	bne.n	80096e8 <_dtoa_r+0x960>
 80096cc:	4621      	mov	r1, r4
 80096ce:	465b      	mov	r3, fp
 80096d0:	2205      	movs	r2, #5
 80096d2:	4628      	mov	r0, r5
 80096d4:	f000 fbe6 	bl	8009ea4 <__multadd>
 80096d8:	4601      	mov	r1, r0
 80096da:	4604      	mov	r4, r0
 80096dc:	4650      	mov	r0, sl
 80096de:	f000 fdf9 	bl	800a2d4 <__mcmp>
 80096e2:	2800      	cmp	r0, #0
 80096e4:	f73f adb6 	bgt.w	8009254 <_dtoa_r+0x4cc>
 80096e8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80096ea:	9f08      	ldr	r7, [sp, #32]
 80096ec:	ea6f 0903 	mvn.w	r9, r3
 80096f0:	f04f 0800 	mov.w	r8, #0
 80096f4:	4621      	mov	r1, r4
 80096f6:	4628      	mov	r0, r5
 80096f8:	f000 fbb2 	bl	8009e60 <_Bfree>
 80096fc:	2e00      	cmp	r6, #0
 80096fe:	f43f aea4 	beq.w	800944a <_dtoa_r+0x6c2>
 8009702:	f1b8 0f00 	cmp.w	r8, #0
 8009706:	d005      	beq.n	8009714 <_dtoa_r+0x98c>
 8009708:	45b0      	cmp	r8, r6
 800970a:	d003      	beq.n	8009714 <_dtoa_r+0x98c>
 800970c:	4641      	mov	r1, r8
 800970e:	4628      	mov	r0, r5
 8009710:	f000 fba6 	bl	8009e60 <_Bfree>
 8009714:	4631      	mov	r1, r6
 8009716:	4628      	mov	r0, r5
 8009718:	f000 fba2 	bl	8009e60 <_Bfree>
 800971c:	e695      	b.n	800944a <_dtoa_r+0x6c2>
 800971e:	2400      	movs	r4, #0
 8009720:	4626      	mov	r6, r4
 8009722:	e7e1      	b.n	80096e8 <_dtoa_r+0x960>
 8009724:	46c1      	mov	r9, r8
 8009726:	4626      	mov	r6, r4
 8009728:	e594      	b.n	8009254 <_dtoa_r+0x4cc>
 800972a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800972c:	f8dd b008 	ldr.w	fp, [sp, #8]
 8009730:	2b00      	cmp	r3, #0
 8009732:	f000 80fc 	beq.w	800992e <_dtoa_r+0xba6>
 8009736:	2f00      	cmp	r7, #0
 8009738:	dd05      	ble.n	8009746 <_dtoa_r+0x9be>
 800973a:	4631      	mov	r1, r6
 800973c:	463a      	mov	r2, r7
 800973e:	4628      	mov	r0, r5
 8009740:	f000 fd5c 	bl	800a1fc <__lshift>
 8009744:	4606      	mov	r6, r0
 8009746:	f1b8 0f00 	cmp.w	r8, #0
 800974a:	d05c      	beq.n	8009806 <_dtoa_r+0xa7e>
 800974c:	4628      	mov	r0, r5
 800974e:	6871      	ldr	r1, [r6, #4]
 8009750:	f000 fb46 	bl	8009de0 <_Balloc>
 8009754:	4607      	mov	r7, r0
 8009756:	b928      	cbnz	r0, 8009764 <_dtoa_r+0x9dc>
 8009758:	4602      	mov	r2, r0
 800975a:	f240 21ea 	movw	r1, #746	; 0x2ea
 800975e:	4b7e      	ldr	r3, [pc, #504]	; (8009958 <_dtoa_r+0xbd0>)
 8009760:	f7ff bb26 	b.w	8008db0 <_dtoa_r+0x28>
 8009764:	6932      	ldr	r2, [r6, #16]
 8009766:	f106 010c 	add.w	r1, r6, #12
 800976a:	3202      	adds	r2, #2
 800976c:	0092      	lsls	r2, r2, #2
 800976e:	300c      	adds	r0, #12
 8009770:	f7fe fbe2 	bl	8007f38 <memcpy>
 8009774:	2201      	movs	r2, #1
 8009776:	4639      	mov	r1, r7
 8009778:	4628      	mov	r0, r5
 800977a:	f000 fd3f 	bl	800a1fc <__lshift>
 800977e:	46b0      	mov	r8, r6
 8009780:	4606      	mov	r6, r0
 8009782:	9b08      	ldr	r3, [sp, #32]
 8009784:	3301      	adds	r3, #1
 8009786:	9302      	str	r3, [sp, #8]
 8009788:	9b08      	ldr	r3, [sp, #32]
 800978a:	445b      	add	r3, fp
 800978c:	930a      	str	r3, [sp, #40]	; 0x28
 800978e:	9b04      	ldr	r3, [sp, #16]
 8009790:	f003 0301 	and.w	r3, r3, #1
 8009794:	9309      	str	r3, [sp, #36]	; 0x24
 8009796:	9b02      	ldr	r3, [sp, #8]
 8009798:	4621      	mov	r1, r4
 800979a:	4650      	mov	r0, sl
 800979c:	f103 3bff 	add.w	fp, r3, #4294967295
 80097a0:	f7ff fa64 	bl	8008c6c <quorem>
 80097a4:	4603      	mov	r3, r0
 80097a6:	4641      	mov	r1, r8
 80097a8:	3330      	adds	r3, #48	; 0x30
 80097aa:	9004      	str	r0, [sp, #16]
 80097ac:	4650      	mov	r0, sl
 80097ae:	930b      	str	r3, [sp, #44]	; 0x2c
 80097b0:	f000 fd90 	bl	800a2d4 <__mcmp>
 80097b4:	4632      	mov	r2, r6
 80097b6:	9006      	str	r0, [sp, #24]
 80097b8:	4621      	mov	r1, r4
 80097ba:	4628      	mov	r0, r5
 80097bc:	f000 fda6 	bl	800a30c <__mdiff>
 80097c0:	68c2      	ldr	r2, [r0, #12]
 80097c2:	4607      	mov	r7, r0
 80097c4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80097c6:	bb02      	cbnz	r2, 800980a <_dtoa_r+0xa82>
 80097c8:	4601      	mov	r1, r0
 80097ca:	4650      	mov	r0, sl
 80097cc:	f000 fd82 	bl	800a2d4 <__mcmp>
 80097d0:	4602      	mov	r2, r0
 80097d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80097d4:	4639      	mov	r1, r7
 80097d6:	4628      	mov	r0, r5
 80097d8:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 80097dc:	f000 fb40 	bl	8009e60 <_Bfree>
 80097e0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80097e2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80097e4:	9f02      	ldr	r7, [sp, #8]
 80097e6:	ea43 0102 	orr.w	r1, r3, r2
 80097ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80097ec:	430b      	orrs	r3, r1
 80097ee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80097f0:	d10d      	bne.n	800980e <_dtoa_r+0xa86>
 80097f2:	2b39      	cmp	r3, #57	; 0x39
 80097f4:	d027      	beq.n	8009846 <_dtoa_r+0xabe>
 80097f6:	9a06      	ldr	r2, [sp, #24]
 80097f8:	2a00      	cmp	r2, #0
 80097fa:	dd01      	ble.n	8009800 <_dtoa_r+0xa78>
 80097fc:	9b04      	ldr	r3, [sp, #16]
 80097fe:	3331      	adds	r3, #49	; 0x31
 8009800:	f88b 3000 	strb.w	r3, [fp]
 8009804:	e776      	b.n	80096f4 <_dtoa_r+0x96c>
 8009806:	4630      	mov	r0, r6
 8009808:	e7b9      	b.n	800977e <_dtoa_r+0x9f6>
 800980a:	2201      	movs	r2, #1
 800980c:	e7e2      	b.n	80097d4 <_dtoa_r+0xa4c>
 800980e:	9906      	ldr	r1, [sp, #24]
 8009810:	2900      	cmp	r1, #0
 8009812:	db04      	blt.n	800981e <_dtoa_r+0xa96>
 8009814:	9822      	ldr	r0, [sp, #136]	; 0x88
 8009816:	4301      	orrs	r1, r0
 8009818:	9809      	ldr	r0, [sp, #36]	; 0x24
 800981a:	4301      	orrs	r1, r0
 800981c:	d120      	bne.n	8009860 <_dtoa_r+0xad8>
 800981e:	2a00      	cmp	r2, #0
 8009820:	ddee      	ble.n	8009800 <_dtoa_r+0xa78>
 8009822:	4651      	mov	r1, sl
 8009824:	2201      	movs	r2, #1
 8009826:	4628      	mov	r0, r5
 8009828:	9302      	str	r3, [sp, #8]
 800982a:	f000 fce7 	bl	800a1fc <__lshift>
 800982e:	4621      	mov	r1, r4
 8009830:	4682      	mov	sl, r0
 8009832:	f000 fd4f 	bl	800a2d4 <__mcmp>
 8009836:	2800      	cmp	r0, #0
 8009838:	9b02      	ldr	r3, [sp, #8]
 800983a:	dc02      	bgt.n	8009842 <_dtoa_r+0xaba>
 800983c:	d1e0      	bne.n	8009800 <_dtoa_r+0xa78>
 800983e:	07da      	lsls	r2, r3, #31
 8009840:	d5de      	bpl.n	8009800 <_dtoa_r+0xa78>
 8009842:	2b39      	cmp	r3, #57	; 0x39
 8009844:	d1da      	bne.n	80097fc <_dtoa_r+0xa74>
 8009846:	2339      	movs	r3, #57	; 0x39
 8009848:	f88b 3000 	strb.w	r3, [fp]
 800984c:	463b      	mov	r3, r7
 800984e:	461f      	mov	r7, r3
 8009850:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8009854:	3b01      	subs	r3, #1
 8009856:	2a39      	cmp	r2, #57	; 0x39
 8009858:	d050      	beq.n	80098fc <_dtoa_r+0xb74>
 800985a:	3201      	adds	r2, #1
 800985c:	701a      	strb	r2, [r3, #0]
 800985e:	e749      	b.n	80096f4 <_dtoa_r+0x96c>
 8009860:	2a00      	cmp	r2, #0
 8009862:	dd03      	ble.n	800986c <_dtoa_r+0xae4>
 8009864:	2b39      	cmp	r3, #57	; 0x39
 8009866:	d0ee      	beq.n	8009846 <_dtoa_r+0xabe>
 8009868:	3301      	adds	r3, #1
 800986a:	e7c9      	b.n	8009800 <_dtoa_r+0xa78>
 800986c:	9a02      	ldr	r2, [sp, #8]
 800986e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8009870:	f802 3c01 	strb.w	r3, [r2, #-1]
 8009874:	428a      	cmp	r2, r1
 8009876:	d02a      	beq.n	80098ce <_dtoa_r+0xb46>
 8009878:	4651      	mov	r1, sl
 800987a:	2300      	movs	r3, #0
 800987c:	220a      	movs	r2, #10
 800987e:	4628      	mov	r0, r5
 8009880:	f000 fb10 	bl	8009ea4 <__multadd>
 8009884:	45b0      	cmp	r8, r6
 8009886:	4682      	mov	sl, r0
 8009888:	f04f 0300 	mov.w	r3, #0
 800988c:	f04f 020a 	mov.w	r2, #10
 8009890:	4641      	mov	r1, r8
 8009892:	4628      	mov	r0, r5
 8009894:	d107      	bne.n	80098a6 <_dtoa_r+0xb1e>
 8009896:	f000 fb05 	bl	8009ea4 <__multadd>
 800989a:	4680      	mov	r8, r0
 800989c:	4606      	mov	r6, r0
 800989e:	9b02      	ldr	r3, [sp, #8]
 80098a0:	3301      	adds	r3, #1
 80098a2:	9302      	str	r3, [sp, #8]
 80098a4:	e777      	b.n	8009796 <_dtoa_r+0xa0e>
 80098a6:	f000 fafd 	bl	8009ea4 <__multadd>
 80098aa:	4631      	mov	r1, r6
 80098ac:	4680      	mov	r8, r0
 80098ae:	2300      	movs	r3, #0
 80098b0:	220a      	movs	r2, #10
 80098b2:	4628      	mov	r0, r5
 80098b4:	f000 faf6 	bl	8009ea4 <__multadd>
 80098b8:	4606      	mov	r6, r0
 80098ba:	e7f0      	b.n	800989e <_dtoa_r+0xb16>
 80098bc:	f1bb 0f00 	cmp.w	fp, #0
 80098c0:	bfcc      	ite	gt
 80098c2:	465f      	movgt	r7, fp
 80098c4:	2701      	movle	r7, #1
 80098c6:	f04f 0800 	mov.w	r8, #0
 80098ca:	9a08      	ldr	r2, [sp, #32]
 80098cc:	4417      	add	r7, r2
 80098ce:	4651      	mov	r1, sl
 80098d0:	2201      	movs	r2, #1
 80098d2:	4628      	mov	r0, r5
 80098d4:	9302      	str	r3, [sp, #8]
 80098d6:	f000 fc91 	bl	800a1fc <__lshift>
 80098da:	4621      	mov	r1, r4
 80098dc:	4682      	mov	sl, r0
 80098de:	f000 fcf9 	bl	800a2d4 <__mcmp>
 80098e2:	2800      	cmp	r0, #0
 80098e4:	dcb2      	bgt.n	800984c <_dtoa_r+0xac4>
 80098e6:	d102      	bne.n	80098ee <_dtoa_r+0xb66>
 80098e8:	9b02      	ldr	r3, [sp, #8]
 80098ea:	07db      	lsls	r3, r3, #31
 80098ec:	d4ae      	bmi.n	800984c <_dtoa_r+0xac4>
 80098ee:	463b      	mov	r3, r7
 80098f0:	461f      	mov	r7, r3
 80098f2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80098f6:	2a30      	cmp	r2, #48	; 0x30
 80098f8:	d0fa      	beq.n	80098f0 <_dtoa_r+0xb68>
 80098fa:	e6fb      	b.n	80096f4 <_dtoa_r+0x96c>
 80098fc:	9a08      	ldr	r2, [sp, #32]
 80098fe:	429a      	cmp	r2, r3
 8009900:	d1a5      	bne.n	800984e <_dtoa_r+0xac6>
 8009902:	2331      	movs	r3, #49	; 0x31
 8009904:	f109 0901 	add.w	r9, r9, #1
 8009908:	7013      	strb	r3, [r2, #0]
 800990a:	e6f3      	b.n	80096f4 <_dtoa_r+0x96c>
 800990c:	4b13      	ldr	r3, [pc, #76]	; (800995c <_dtoa_r+0xbd4>)
 800990e:	f7ff baa7 	b.w	8008e60 <_dtoa_r+0xd8>
 8009912:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8009914:	2b00      	cmp	r3, #0
 8009916:	f47f aa80 	bne.w	8008e1a <_dtoa_r+0x92>
 800991a:	4b11      	ldr	r3, [pc, #68]	; (8009960 <_dtoa_r+0xbd8>)
 800991c:	f7ff baa0 	b.w	8008e60 <_dtoa_r+0xd8>
 8009920:	f1bb 0f00 	cmp.w	fp, #0
 8009924:	dc03      	bgt.n	800992e <_dtoa_r+0xba6>
 8009926:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009928:	2b02      	cmp	r3, #2
 800992a:	f73f aecc 	bgt.w	80096c6 <_dtoa_r+0x93e>
 800992e:	9f08      	ldr	r7, [sp, #32]
 8009930:	4621      	mov	r1, r4
 8009932:	4650      	mov	r0, sl
 8009934:	f7ff f99a 	bl	8008c6c <quorem>
 8009938:	9a08      	ldr	r2, [sp, #32]
 800993a:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800993e:	f807 3b01 	strb.w	r3, [r7], #1
 8009942:	1aba      	subs	r2, r7, r2
 8009944:	4593      	cmp	fp, r2
 8009946:	ddb9      	ble.n	80098bc <_dtoa_r+0xb34>
 8009948:	4651      	mov	r1, sl
 800994a:	2300      	movs	r3, #0
 800994c:	220a      	movs	r2, #10
 800994e:	4628      	mov	r0, r5
 8009950:	f000 faa8 	bl	8009ea4 <__multadd>
 8009954:	4682      	mov	sl, r0
 8009956:	e7eb      	b.n	8009930 <_dtoa_r+0xba8>
 8009958:	0800d5f3 	.word	0x0800d5f3
 800995c:	0800d54c 	.word	0x0800d54c
 8009960:	0800d570 	.word	0x0800d570

08009964 <__sflush_r>:
 8009964:	898a      	ldrh	r2, [r1, #12]
 8009966:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800996a:	4605      	mov	r5, r0
 800996c:	0710      	lsls	r0, r2, #28
 800996e:	460c      	mov	r4, r1
 8009970:	d458      	bmi.n	8009a24 <__sflush_r+0xc0>
 8009972:	684b      	ldr	r3, [r1, #4]
 8009974:	2b00      	cmp	r3, #0
 8009976:	dc05      	bgt.n	8009984 <__sflush_r+0x20>
 8009978:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800997a:	2b00      	cmp	r3, #0
 800997c:	dc02      	bgt.n	8009984 <__sflush_r+0x20>
 800997e:	2000      	movs	r0, #0
 8009980:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009984:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009986:	2e00      	cmp	r6, #0
 8009988:	d0f9      	beq.n	800997e <__sflush_r+0x1a>
 800998a:	2300      	movs	r3, #0
 800998c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009990:	682f      	ldr	r7, [r5, #0]
 8009992:	602b      	str	r3, [r5, #0]
 8009994:	d032      	beq.n	80099fc <__sflush_r+0x98>
 8009996:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009998:	89a3      	ldrh	r3, [r4, #12]
 800999a:	075a      	lsls	r2, r3, #29
 800999c:	d505      	bpl.n	80099aa <__sflush_r+0x46>
 800999e:	6863      	ldr	r3, [r4, #4]
 80099a0:	1ac0      	subs	r0, r0, r3
 80099a2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80099a4:	b10b      	cbz	r3, 80099aa <__sflush_r+0x46>
 80099a6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80099a8:	1ac0      	subs	r0, r0, r3
 80099aa:	2300      	movs	r3, #0
 80099ac:	4602      	mov	r2, r0
 80099ae:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80099b0:	4628      	mov	r0, r5
 80099b2:	6a21      	ldr	r1, [r4, #32]
 80099b4:	47b0      	blx	r6
 80099b6:	1c43      	adds	r3, r0, #1
 80099b8:	89a3      	ldrh	r3, [r4, #12]
 80099ba:	d106      	bne.n	80099ca <__sflush_r+0x66>
 80099bc:	6829      	ldr	r1, [r5, #0]
 80099be:	291d      	cmp	r1, #29
 80099c0:	d82c      	bhi.n	8009a1c <__sflush_r+0xb8>
 80099c2:	4a2a      	ldr	r2, [pc, #168]	; (8009a6c <__sflush_r+0x108>)
 80099c4:	40ca      	lsrs	r2, r1
 80099c6:	07d6      	lsls	r6, r2, #31
 80099c8:	d528      	bpl.n	8009a1c <__sflush_r+0xb8>
 80099ca:	2200      	movs	r2, #0
 80099cc:	6062      	str	r2, [r4, #4]
 80099ce:	6922      	ldr	r2, [r4, #16]
 80099d0:	04d9      	lsls	r1, r3, #19
 80099d2:	6022      	str	r2, [r4, #0]
 80099d4:	d504      	bpl.n	80099e0 <__sflush_r+0x7c>
 80099d6:	1c42      	adds	r2, r0, #1
 80099d8:	d101      	bne.n	80099de <__sflush_r+0x7a>
 80099da:	682b      	ldr	r3, [r5, #0]
 80099dc:	b903      	cbnz	r3, 80099e0 <__sflush_r+0x7c>
 80099de:	6560      	str	r0, [r4, #84]	; 0x54
 80099e0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80099e2:	602f      	str	r7, [r5, #0]
 80099e4:	2900      	cmp	r1, #0
 80099e6:	d0ca      	beq.n	800997e <__sflush_r+0x1a>
 80099e8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80099ec:	4299      	cmp	r1, r3
 80099ee:	d002      	beq.n	80099f6 <__sflush_r+0x92>
 80099f0:	4628      	mov	r0, r5
 80099f2:	f7fe fab7 	bl	8007f64 <_free_r>
 80099f6:	2000      	movs	r0, #0
 80099f8:	6360      	str	r0, [r4, #52]	; 0x34
 80099fa:	e7c1      	b.n	8009980 <__sflush_r+0x1c>
 80099fc:	6a21      	ldr	r1, [r4, #32]
 80099fe:	2301      	movs	r3, #1
 8009a00:	4628      	mov	r0, r5
 8009a02:	47b0      	blx	r6
 8009a04:	1c41      	adds	r1, r0, #1
 8009a06:	d1c7      	bne.n	8009998 <__sflush_r+0x34>
 8009a08:	682b      	ldr	r3, [r5, #0]
 8009a0a:	2b00      	cmp	r3, #0
 8009a0c:	d0c4      	beq.n	8009998 <__sflush_r+0x34>
 8009a0e:	2b1d      	cmp	r3, #29
 8009a10:	d001      	beq.n	8009a16 <__sflush_r+0xb2>
 8009a12:	2b16      	cmp	r3, #22
 8009a14:	d101      	bne.n	8009a1a <__sflush_r+0xb6>
 8009a16:	602f      	str	r7, [r5, #0]
 8009a18:	e7b1      	b.n	800997e <__sflush_r+0x1a>
 8009a1a:	89a3      	ldrh	r3, [r4, #12]
 8009a1c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009a20:	81a3      	strh	r3, [r4, #12]
 8009a22:	e7ad      	b.n	8009980 <__sflush_r+0x1c>
 8009a24:	690f      	ldr	r7, [r1, #16]
 8009a26:	2f00      	cmp	r7, #0
 8009a28:	d0a9      	beq.n	800997e <__sflush_r+0x1a>
 8009a2a:	0793      	lsls	r3, r2, #30
 8009a2c:	bf18      	it	ne
 8009a2e:	2300      	movne	r3, #0
 8009a30:	680e      	ldr	r6, [r1, #0]
 8009a32:	bf08      	it	eq
 8009a34:	694b      	ldreq	r3, [r1, #20]
 8009a36:	eba6 0807 	sub.w	r8, r6, r7
 8009a3a:	600f      	str	r7, [r1, #0]
 8009a3c:	608b      	str	r3, [r1, #8]
 8009a3e:	f1b8 0f00 	cmp.w	r8, #0
 8009a42:	dd9c      	ble.n	800997e <__sflush_r+0x1a>
 8009a44:	4643      	mov	r3, r8
 8009a46:	463a      	mov	r2, r7
 8009a48:	4628      	mov	r0, r5
 8009a4a:	6a21      	ldr	r1, [r4, #32]
 8009a4c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009a4e:	47b0      	blx	r6
 8009a50:	2800      	cmp	r0, #0
 8009a52:	dc06      	bgt.n	8009a62 <__sflush_r+0xfe>
 8009a54:	89a3      	ldrh	r3, [r4, #12]
 8009a56:	f04f 30ff 	mov.w	r0, #4294967295
 8009a5a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009a5e:	81a3      	strh	r3, [r4, #12]
 8009a60:	e78e      	b.n	8009980 <__sflush_r+0x1c>
 8009a62:	4407      	add	r7, r0
 8009a64:	eba8 0800 	sub.w	r8, r8, r0
 8009a68:	e7e9      	b.n	8009a3e <__sflush_r+0xda>
 8009a6a:	bf00      	nop
 8009a6c:	20400001 	.word	0x20400001

08009a70 <_fflush_r>:
 8009a70:	b538      	push	{r3, r4, r5, lr}
 8009a72:	690b      	ldr	r3, [r1, #16]
 8009a74:	4605      	mov	r5, r0
 8009a76:	460c      	mov	r4, r1
 8009a78:	b913      	cbnz	r3, 8009a80 <_fflush_r+0x10>
 8009a7a:	2500      	movs	r5, #0
 8009a7c:	4628      	mov	r0, r5
 8009a7e:	bd38      	pop	{r3, r4, r5, pc}
 8009a80:	b118      	cbz	r0, 8009a8a <_fflush_r+0x1a>
 8009a82:	6983      	ldr	r3, [r0, #24]
 8009a84:	b90b      	cbnz	r3, 8009a8a <_fflush_r+0x1a>
 8009a86:	f000 f887 	bl	8009b98 <__sinit>
 8009a8a:	4b14      	ldr	r3, [pc, #80]	; (8009adc <_fflush_r+0x6c>)
 8009a8c:	429c      	cmp	r4, r3
 8009a8e:	d11b      	bne.n	8009ac8 <_fflush_r+0x58>
 8009a90:	686c      	ldr	r4, [r5, #4]
 8009a92:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	d0ef      	beq.n	8009a7a <_fflush_r+0xa>
 8009a9a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009a9c:	07d0      	lsls	r0, r2, #31
 8009a9e:	d404      	bmi.n	8009aaa <_fflush_r+0x3a>
 8009aa0:	0599      	lsls	r1, r3, #22
 8009aa2:	d402      	bmi.n	8009aaa <_fflush_r+0x3a>
 8009aa4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009aa6:	f000 f91a 	bl	8009cde <__retarget_lock_acquire_recursive>
 8009aaa:	4628      	mov	r0, r5
 8009aac:	4621      	mov	r1, r4
 8009aae:	f7ff ff59 	bl	8009964 <__sflush_r>
 8009ab2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009ab4:	4605      	mov	r5, r0
 8009ab6:	07da      	lsls	r2, r3, #31
 8009ab8:	d4e0      	bmi.n	8009a7c <_fflush_r+0xc>
 8009aba:	89a3      	ldrh	r3, [r4, #12]
 8009abc:	059b      	lsls	r3, r3, #22
 8009abe:	d4dd      	bmi.n	8009a7c <_fflush_r+0xc>
 8009ac0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009ac2:	f000 f90d 	bl	8009ce0 <__retarget_lock_release_recursive>
 8009ac6:	e7d9      	b.n	8009a7c <_fflush_r+0xc>
 8009ac8:	4b05      	ldr	r3, [pc, #20]	; (8009ae0 <_fflush_r+0x70>)
 8009aca:	429c      	cmp	r4, r3
 8009acc:	d101      	bne.n	8009ad2 <_fflush_r+0x62>
 8009ace:	68ac      	ldr	r4, [r5, #8]
 8009ad0:	e7df      	b.n	8009a92 <_fflush_r+0x22>
 8009ad2:	4b04      	ldr	r3, [pc, #16]	; (8009ae4 <_fflush_r+0x74>)
 8009ad4:	429c      	cmp	r4, r3
 8009ad6:	bf08      	it	eq
 8009ad8:	68ec      	ldreq	r4, [r5, #12]
 8009ada:	e7da      	b.n	8009a92 <_fflush_r+0x22>
 8009adc:	0800d624 	.word	0x0800d624
 8009ae0:	0800d644 	.word	0x0800d644
 8009ae4:	0800d604 	.word	0x0800d604

08009ae8 <std>:
 8009ae8:	2300      	movs	r3, #0
 8009aea:	b510      	push	{r4, lr}
 8009aec:	4604      	mov	r4, r0
 8009aee:	e9c0 3300 	strd	r3, r3, [r0]
 8009af2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009af6:	6083      	str	r3, [r0, #8]
 8009af8:	8181      	strh	r1, [r0, #12]
 8009afa:	6643      	str	r3, [r0, #100]	; 0x64
 8009afc:	81c2      	strh	r2, [r0, #14]
 8009afe:	6183      	str	r3, [r0, #24]
 8009b00:	4619      	mov	r1, r3
 8009b02:	2208      	movs	r2, #8
 8009b04:	305c      	adds	r0, #92	; 0x5c
 8009b06:	f7fe fa25 	bl	8007f54 <memset>
 8009b0a:	4b05      	ldr	r3, [pc, #20]	; (8009b20 <std+0x38>)
 8009b0c:	6224      	str	r4, [r4, #32]
 8009b0e:	6263      	str	r3, [r4, #36]	; 0x24
 8009b10:	4b04      	ldr	r3, [pc, #16]	; (8009b24 <std+0x3c>)
 8009b12:	62a3      	str	r3, [r4, #40]	; 0x28
 8009b14:	4b04      	ldr	r3, [pc, #16]	; (8009b28 <std+0x40>)
 8009b16:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009b18:	4b04      	ldr	r3, [pc, #16]	; (8009b2c <std+0x44>)
 8009b1a:	6323      	str	r3, [r4, #48]	; 0x30
 8009b1c:	bd10      	pop	{r4, pc}
 8009b1e:	bf00      	nop
 8009b20:	0800aa69 	.word	0x0800aa69
 8009b24:	0800aa8b 	.word	0x0800aa8b
 8009b28:	0800aac3 	.word	0x0800aac3
 8009b2c:	0800aae7 	.word	0x0800aae7

08009b30 <_cleanup_r>:
 8009b30:	4901      	ldr	r1, [pc, #4]	; (8009b38 <_cleanup_r+0x8>)
 8009b32:	f000 b8af 	b.w	8009c94 <_fwalk_reent>
 8009b36:	bf00      	nop
 8009b38:	08009a71 	.word	0x08009a71

08009b3c <__sfmoreglue>:
 8009b3c:	b570      	push	{r4, r5, r6, lr}
 8009b3e:	2568      	movs	r5, #104	; 0x68
 8009b40:	1e4a      	subs	r2, r1, #1
 8009b42:	4355      	muls	r5, r2
 8009b44:	460e      	mov	r6, r1
 8009b46:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009b4a:	f7fe fa57 	bl	8007ffc <_malloc_r>
 8009b4e:	4604      	mov	r4, r0
 8009b50:	b140      	cbz	r0, 8009b64 <__sfmoreglue+0x28>
 8009b52:	2100      	movs	r1, #0
 8009b54:	e9c0 1600 	strd	r1, r6, [r0]
 8009b58:	300c      	adds	r0, #12
 8009b5a:	60a0      	str	r0, [r4, #8]
 8009b5c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009b60:	f7fe f9f8 	bl	8007f54 <memset>
 8009b64:	4620      	mov	r0, r4
 8009b66:	bd70      	pop	{r4, r5, r6, pc}

08009b68 <__sfp_lock_acquire>:
 8009b68:	4801      	ldr	r0, [pc, #4]	; (8009b70 <__sfp_lock_acquire+0x8>)
 8009b6a:	f000 b8b8 	b.w	8009cde <__retarget_lock_acquire_recursive>
 8009b6e:	bf00      	nop
 8009b70:	2000086c 	.word	0x2000086c

08009b74 <__sfp_lock_release>:
 8009b74:	4801      	ldr	r0, [pc, #4]	; (8009b7c <__sfp_lock_release+0x8>)
 8009b76:	f000 b8b3 	b.w	8009ce0 <__retarget_lock_release_recursive>
 8009b7a:	bf00      	nop
 8009b7c:	2000086c 	.word	0x2000086c

08009b80 <__sinit_lock_acquire>:
 8009b80:	4801      	ldr	r0, [pc, #4]	; (8009b88 <__sinit_lock_acquire+0x8>)
 8009b82:	f000 b8ac 	b.w	8009cde <__retarget_lock_acquire_recursive>
 8009b86:	bf00      	nop
 8009b88:	20000867 	.word	0x20000867

08009b8c <__sinit_lock_release>:
 8009b8c:	4801      	ldr	r0, [pc, #4]	; (8009b94 <__sinit_lock_release+0x8>)
 8009b8e:	f000 b8a7 	b.w	8009ce0 <__retarget_lock_release_recursive>
 8009b92:	bf00      	nop
 8009b94:	20000867 	.word	0x20000867

08009b98 <__sinit>:
 8009b98:	b510      	push	{r4, lr}
 8009b9a:	4604      	mov	r4, r0
 8009b9c:	f7ff fff0 	bl	8009b80 <__sinit_lock_acquire>
 8009ba0:	69a3      	ldr	r3, [r4, #24]
 8009ba2:	b11b      	cbz	r3, 8009bac <__sinit+0x14>
 8009ba4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009ba8:	f7ff bff0 	b.w	8009b8c <__sinit_lock_release>
 8009bac:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009bb0:	6523      	str	r3, [r4, #80]	; 0x50
 8009bb2:	4b13      	ldr	r3, [pc, #76]	; (8009c00 <__sinit+0x68>)
 8009bb4:	4a13      	ldr	r2, [pc, #76]	; (8009c04 <__sinit+0x6c>)
 8009bb6:	681b      	ldr	r3, [r3, #0]
 8009bb8:	62a2      	str	r2, [r4, #40]	; 0x28
 8009bba:	42a3      	cmp	r3, r4
 8009bbc:	bf08      	it	eq
 8009bbe:	2301      	moveq	r3, #1
 8009bc0:	4620      	mov	r0, r4
 8009bc2:	bf08      	it	eq
 8009bc4:	61a3      	streq	r3, [r4, #24]
 8009bc6:	f000 f81f 	bl	8009c08 <__sfp>
 8009bca:	6060      	str	r0, [r4, #4]
 8009bcc:	4620      	mov	r0, r4
 8009bce:	f000 f81b 	bl	8009c08 <__sfp>
 8009bd2:	60a0      	str	r0, [r4, #8]
 8009bd4:	4620      	mov	r0, r4
 8009bd6:	f000 f817 	bl	8009c08 <__sfp>
 8009bda:	2200      	movs	r2, #0
 8009bdc:	2104      	movs	r1, #4
 8009bde:	60e0      	str	r0, [r4, #12]
 8009be0:	6860      	ldr	r0, [r4, #4]
 8009be2:	f7ff ff81 	bl	8009ae8 <std>
 8009be6:	2201      	movs	r2, #1
 8009be8:	2109      	movs	r1, #9
 8009bea:	68a0      	ldr	r0, [r4, #8]
 8009bec:	f7ff ff7c 	bl	8009ae8 <std>
 8009bf0:	2202      	movs	r2, #2
 8009bf2:	2112      	movs	r1, #18
 8009bf4:	68e0      	ldr	r0, [r4, #12]
 8009bf6:	f7ff ff77 	bl	8009ae8 <std>
 8009bfa:	2301      	movs	r3, #1
 8009bfc:	61a3      	str	r3, [r4, #24]
 8009bfe:	e7d1      	b.n	8009ba4 <__sinit+0xc>
 8009c00:	0800d538 	.word	0x0800d538
 8009c04:	08009b31 	.word	0x08009b31

08009c08 <__sfp>:
 8009c08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c0a:	4607      	mov	r7, r0
 8009c0c:	f7ff ffac 	bl	8009b68 <__sfp_lock_acquire>
 8009c10:	4b1e      	ldr	r3, [pc, #120]	; (8009c8c <__sfp+0x84>)
 8009c12:	681e      	ldr	r6, [r3, #0]
 8009c14:	69b3      	ldr	r3, [r6, #24]
 8009c16:	b913      	cbnz	r3, 8009c1e <__sfp+0x16>
 8009c18:	4630      	mov	r0, r6
 8009c1a:	f7ff ffbd 	bl	8009b98 <__sinit>
 8009c1e:	3648      	adds	r6, #72	; 0x48
 8009c20:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009c24:	3b01      	subs	r3, #1
 8009c26:	d503      	bpl.n	8009c30 <__sfp+0x28>
 8009c28:	6833      	ldr	r3, [r6, #0]
 8009c2a:	b30b      	cbz	r3, 8009c70 <__sfp+0x68>
 8009c2c:	6836      	ldr	r6, [r6, #0]
 8009c2e:	e7f7      	b.n	8009c20 <__sfp+0x18>
 8009c30:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009c34:	b9d5      	cbnz	r5, 8009c6c <__sfp+0x64>
 8009c36:	4b16      	ldr	r3, [pc, #88]	; (8009c90 <__sfp+0x88>)
 8009c38:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009c3c:	60e3      	str	r3, [r4, #12]
 8009c3e:	6665      	str	r5, [r4, #100]	; 0x64
 8009c40:	f000 f84c 	bl	8009cdc <__retarget_lock_init_recursive>
 8009c44:	f7ff ff96 	bl	8009b74 <__sfp_lock_release>
 8009c48:	2208      	movs	r2, #8
 8009c4a:	4629      	mov	r1, r5
 8009c4c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009c50:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009c54:	6025      	str	r5, [r4, #0]
 8009c56:	61a5      	str	r5, [r4, #24]
 8009c58:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009c5c:	f7fe f97a 	bl	8007f54 <memset>
 8009c60:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009c64:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009c68:	4620      	mov	r0, r4
 8009c6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009c6c:	3468      	adds	r4, #104	; 0x68
 8009c6e:	e7d9      	b.n	8009c24 <__sfp+0x1c>
 8009c70:	2104      	movs	r1, #4
 8009c72:	4638      	mov	r0, r7
 8009c74:	f7ff ff62 	bl	8009b3c <__sfmoreglue>
 8009c78:	4604      	mov	r4, r0
 8009c7a:	6030      	str	r0, [r6, #0]
 8009c7c:	2800      	cmp	r0, #0
 8009c7e:	d1d5      	bne.n	8009c2c <__sfp+0x24>
 8009c80:	f7ff ff78 	bl	8009b74 <__sfp_lock_release>
 8009c84:	230c      	movs	r3, #12
 8009c86:	603b      	str	r3, [r7, #0]
 8009c88:	e7ee      	b.n	8009c68 <__sfp+0x60>
 8009c8a:	bf00      	nop
 8009c8c:	0800d538 	.word	0x0800d538
 8009c90:	ffff0001 	.word	0xffff0001

08009c94 <_fwalk_reent>:
 8009c94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009c98:	4606      	mov	r6, r0
 8009c9a:	4688      	mov	r8, r1
 8009c9c:	2700      	movs	r7, #0
 8009c9e:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009ca2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009ca6:	f1b9 0901 	subs.w	r9, r9, #1
 8009caa:	d505      	bpl.n	8009cb8 <_fwalk_reent+0x24>
 8009cac:	6824      	ldr	r4, [r4, #0]
 8009cae:	2c00      	cmp	r4, #0
 8009cb0:	d1f7      	bne.n	8009ca2 <_fwalk_reent+0xe>
 8009cb2:	4638      	mov	r0, r7
 8009cb4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009cb8:	89ab      	ldrh	r3, [r5, #12]
 8009cba:	2b01      	cmp	r3, #1
 8009cbc:	d907      	bls.n	8009cce <_fwalk_reent+0x3a>
 8009cbe:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009cc2:	3301      	adds	r3, #1
 8009cc4:	d003      	beq.n	8009cce <_fwalk_reent+0x3a>
 8009cc6:	4629      	mov	r1, r5
 8009cc8:	4630      	mov	r0, r6
 8009cca:	47c0      	blx	r8
 8009ccc:	4307      	orrs	r7, r0
 8009cce:	3568      	adds	r5, #104	; 0x68
 8009cd0:	e7e9      	b.n	8009ca6 <_fwalk_reent+0x12>
	...

08009cd4 <_localeconv_r>:
 8009cd4:	4800      	ldr	r0, [pc, #0]	; (8009cd8 <_localeconv_r+0x4>)
 8009cd6:	4770      	bx	lr
 8009cd8:	20000174 	.word	0x20000174

08009cdc <__retarget_lock_init_recursive>:
 8009cdc:	4770      	bx	lr

08009cde <__retarget_lock_acquire_recursive>:
 8009cde:	4770      	bx	lr

08009ce0 <__retarget_lock_release_recursive>:
 8009ce0:	4770      	bx	lr

08009ce2 <__swhatbuf_r>:
 8009ce2:	b570      	push	{r4, r5, r6, lr}
 8009ce4:	460e      	mov	r6, r1
 8009ce6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009cea:	4614      	mov	r4, r2
 8009cec:	2900      	cmp	r1, #0
 8009cee:	461d      	mov	r5, r3
 8009cf0:	b096      	sub	sp, #88	; 0x58
 8009cf2:	da07      	bge.n	8009d04 <__swhatbuf_r+0x22>
 8009cf4:	2300      	movs	r3, #0
 8009cf6:	602b      	str	r3, [r5, #0]
 8009cf8:	89b3      	ldrh	r3, [r6, #12]
 8009cfa:	061a      	lsls	r2, r3, #24
 8009cfc:	d410      	bmi.n	8009d20 <__swhatbuf_r+0x3e>
 8009cfe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009d02:	e00e      	b.n	8009d22 <__swhatbuf_r+0x40>
 8009d04:	466a      	mov	r2, sp
 8009d06:	f000 ff45 	bl	800ab94 <_fstat_r>
 8009d0a:	2800      	cmp	r0, #0
 8009d0c:	dbf2      	blt.n	8009cf4 <__swhatbuf_r+0x12>
 8009d0e:	9a01      	ldr	r2, [sp, #4]
 8009d10:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009d14:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009d18:	425a      	negs	r2, r3
 8009d1a:	415a      	adcs	r2, r3
 8009d1c:	602a      	str	r2, [r5, #0]
 8009d1e:	e7ee      	b.n	8009cfe <__swhatbuf_r+0x1c>
 8009d20:	2340      	movs	r3, #64	; 0x40
 8009d22:	2000      	movs	r0, #0
 8009d24:	6023      	str	r3, [r4, #0]
 8009d26:	b016      	add	sp, #88	; 0x58
 8009d28:	bd70      	pop	{r4, r5, r6, pc}
	...

08009d2c <__smakebuf_r>:
 8009d2c:	898b      	ldrh	r3, [r1, #12]
 8009d2e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009d30:	079d      	lsls	r5, r3, #30
 8009d32:	4606      	mov	r6, r0
 8009d34:	460c      	mov	r4, r1
 8009d36:	d507      	bpl.n	8009d48 <__smakebuf_r+0x1c>
 8009d38:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009d3c:	6023      	str	r3, [r4, #0]
 8009d3e:	6123      	str	r3, [r4, #16]
 8009d40:	2301      	movs	r3, #1
 8009d42:	6163      	str	r3, [r4, #20]
 8009d44:	b002      	add	sp, #8
 8009d46:	bd70      	pop	{r4, r5, r6, pc}
 8009d48:	466a      	mov	r2, sp
 8009d4a:	ab01      	add	r3, sp, #4
 8009d4c:	f7ff ffc9 	bl	8009ce2 <__swhatbuf_r>
 8009d50:	9900      	ldr	r1, [sp, #0]
 8009d52:	4605      	mov	r5, r0
 8009d54:	4630      	mov	r0, r6
 8009d56:	f7fe f951 	bl	8007ffc <_malloc_r>
 8009d5a:	b948      	cbnz	r0, 8009d70 <__smakebuf_r+0x44>
 8009d5c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009d60:	059a      	lsls	r2, r3, #22
 8009d62:	d4ef      	bmi.n	8009d44 <__smakebuf_r+0x18>
 8009d64:	f023 0303 	bic.w	r3, r3, #3
 8009d68:	f043 0302 	orr.w	r3, r3, #2
 8009d6c:	81a3      	strh	r3, [r4, #12]
 8009d6e:	e7e3      	b.n	8009d38 <__smakebuf_r+0xc>
 8009d70:	4b0d      	ldr	r3, [pc, #52]	; (8009da8 <__smakebuf_r+0x7c>)
 8009d72:	62b3      	str	r3, [r6, #40]	; 0x28
 8009d74:	89a3      	ldrh	r3, [r4, #12]
 8009d76:	6020      	str	r0, [r4, #0]
 8009d78:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009d7c:	81a3      	strh	r3, [r4, #12]
 8009d7e:	9b00      	ldr	r3, [sp, #0]
 8009d80:	6120      	str	r0, [r4, #16]
 8009d82:	6163      	str	r3, [r4, #20]
 8009d84:	9b01      	ldr	r3, [sp, #4]
 8009d86:	b15b      	cbz	r3, 8009da0 <__smakebuf_r+0x74>
 8009d88:	4630      	mov	r0, r6
 8009d8a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009d8e:	f000 ff13 	bl	800abb8 <_isatty_r>
 8009d92:	b128      	cbz	r0, 8009da0 <__smakebuf_r+0x74>
 8009d94:	89a3      	ldrh	r3, [r4, #12]
 8009d96:	f023 0303 	bic.w	r3, r3, #3
 8009d9a:	f043 0301 	orr.w	r3, r3, #1
 8009d9e:	81a3      	strh	r3, [r4, #12]
 8009da0:	89a0      	ldrh	r0, [r4, #12]
 8009da2:	4305      	orrs	r5, r0
 8009da4:	81a5      	strh	r5, [r4, #12]
 8009da6:	e7cd      	b.n	8009d44 <__smakebuf_r+0x18>
 8009da8:	08009b31 	.word	0x08009b31

08009dac <memchr>:
 8009dac:	4603      	mov	r3, r0
 8009dae:	b510      	push	{r4, lr}
 8009db0:	b2c9      	uxtb	r1, r1
 8009db2:	4402      	add	r2, r0
 8009db4:	4293      	cmp	r3, r2
 8009db6:	4618      	mov	r0, r3
 8009db8:	d101      	bne.n	8009dbe <memchr+0x12>
 8009dba:	2000      	movs	r0, #0
 8009dbc:	e003      	b.n	8009dc6 <memchr+0x1a>
 8009dbe:	7804      	ldrb	r4, [r0, #0]
 8009dc0:	3301      	adds	r3, #1
 8009dc2:	428c      	cmp	r4, r1
 8009dc4:	d1f6      	bne.n	8009db4 <memchr+0x8>
 8009dc6:	bd10      	pop	{r4, pc}

08009dc8 <__malloc_lock>:
 8009dc8:	4801      	ldr	r0, [pc, #4]	; (8009dd0 <__malloc_lock+0x8>)
 8009dca:	f7ff bf88 	b.w	8009cde <__retarget_lock_acquire_recursive>
 8009dce:	bf00      	nop
 8009dd0:	20000868 	.word	0x20000868

08009dd4 <__malloc_unlock>:
 8009dd4:	4801      	ldr	r0, [pc, #4]	; (8009ddc <__malloc_unlock+0x8>)
 8009dd6:	f7ff bf83 	b.w	8009ce0 <__retarget_lock_release_recursive>
 8009dda:	bf00      	nop
 8009ddc:	20000868 	.word	0x20000868

08009de0 <_Balloc>:
 8009de0:	b570      	push	{r4, r5, r6, lr}
 8009de2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009de4:	4604      	mov	r4, r0
 8009de6:	460d      	mov	r5, r1
 8009de8:	b976      	cbnz	r6, 8009e08 <_Balloc+0x28>
 8009dea:	2010      	movs	r0, #16
 8009dec:	f7fe f89c 	bl	8007f28 <malloc>
 8009df0:	4602      	mov	r2, r0
 8009df2:	6260      	str	r0, [r4, #36]	; 0x24
 8009df4:	b920      	cbnz	r0, 8009e00 <_Balloc+0x20>
 8009df6:	2166      	movs	r1, #102	; 0x66
 8009df8:	4b17      	ldr	r3, [pc, #92]	; (8009e58 <_Balloc+0x78>)
 8009dfa:	4818      	ldr	r0, [pc, #96]	; (8009e5c <_Balloc+0x7c>)
 8009dfc:	f000 fe8a 	bl	800ab14 <__assert_func>
 8009e00:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009e04:	6006      	str	r6, [r0, #0]
 8009e06:	60c6      	str	r6, [r0, #12]
 8009e08:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8009e0a:	68f3      	ldr	r3, [r6, #12]
 8009e0c:	b183      	cbz	r3, 8009e30 <_Balloc+0x50>
 8009e0e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009e10:	68db      	ldr	r3, [r3, #12]
 8009e12:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009e16:	b9b8      	cbnz	r0, 8009e48 <_Balloc+0x68>
 8009e18:	2101      	movs	r1, #1
 8009e1a:	fa01 f605 	lsl.w	r6, r1, r5
 8009e1e:	1d72      	adds	r2, r6, #5
 8009e20:	4620      	mov	r0, r4
 8009e22:	0092      	lsls	r2, r2, #2
 8009e24:	f000 fb5e 	bl	800a4e4 <_calloc_r>
 8009e28:	b160      	cbz	r0, 8009e44 <_Balloc+0x64>
 8009e2a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009e2e:	e00e      	b.n	8009e4e <_Balloc+0x6e>
 8009e30:	2221      	movs	r2, #33	; 0x21
 8009e32:	2104      	movs	r1, #4
 8009e34:	4620      	mov	r0, r4
 8009e36:	f000 fb55 	bl	800a4e4 <_calloc_r>
 8009e3a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009e3c:	60f0      	str	r0, [r6, #12]
 8009e3e:	68db      	ldr	r3, [r3, #12]
 8009e40:	2b00      	cmp	r3, #0
 8009e42:	d1e4      	bne.n	8009e0e <_Balloc+0x2e>
 8009e44:	2000      	movs	r0, #0
 8009e46:	bd70      	pop	{r4, r5, r6, pc}
 8009e48:	6802      	ldr	r2, [r0, #0]
 8009e4a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009e4e:	2300      	movs	r3, #0
 8009e50:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009e54:	e7f7      	b.n	8009e46 <_Balloc+0x66>
 8009e56:	bf00      	nop
 8009e58:	0800d57d 	.word	0x0800d57d
 8009e5c:	0800d664 	.word	0x0800d664

08009e60 <_Bfree>:
 8009e60:	b570      	push	{r4, r5, r6, lr}
 8009e62:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009e64:	4605      	mov	r5, r0
 8009e66:	460c      	mov	r4, r1
 8009e68:	b976      	cbnz	r6, 8009e88 <_Bfree+0x28>
 8009e6a:	2010      	movs	r0, #16
 8009e6c:	f7fe f85c 	bl	8007f28 <malloc>
 8009e70:	4602      	mov	r2, r0
 8009e72:	6268      	str	r0, [r5, #36]	; 0x24
 8009e74:	b920      	cbnz	r0, 8009e80 <_Bfree+0x20>
 8009e76:	218a      	movs	r1, #138	; 0x8a
 8009e78:	4b08      	ldr	r3, [pc, #32]	; (8009e9c <_Bfree+0x3c>)
 8009e7a:	4809      	ldr	r0, [pc, #36]	; (8009ea0 <_Bfree+0x40>)
 8009e7c:	f000 fe4a 	bl	800ab14 <__assert_func>
 8009e80:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009e84:	6006      	str	r6, [r0, #0]
 8009e86:	60c6      	str	r6, [r0, #12]
 8009e88:	b13c      	cbz	r4, 8009e9a <_Bfree+0x3a>
 8009e8a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009e8c:	6862      	ldr	r2, [r4, #4]
 8009e8e:	68db      	ldr	r3, [r3, #12]
 8009e90:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009e94:	6021      	str	r1, [r4, #0]
 8009e96:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009e9a:	bd70      	pop	{r4, r5, r6, pc}
 8009e9c:	0800d57d 	.word	0x0800d57d
 8009ea0:	0800d664 	.word	0x0800d664

08009ea4 <__multadd>:
 8009ea4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009ea8:	4698      	mov	r8, r3
 8009eaa:	460c      	mov	r4, r1
 8009eac:	2300      	movs	r3, #0
 8009eae:	690e      	ldr	r6, [r1, #16]
 8009eb0:	4607      	mov	r7, r0
 8009eb2:	f101 0014 	add.w	r0, r1, #20
 8009eb6:	6805      	ldr	r5, [r0, #0]
 8009eb8:	3301      	adds	r3, #1
 8009eba:	b2a9      	uxth	r1, r5
 8009ebc:	fb02 8101 	mla	r1, r2, r1, r8
 8009ec0:	0c2d      	lsrs	r5, r5, #16
 8009ec2:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8009ec6:	fb02 c505 	mla	r5, r2, r5, ip
 8009eca:	b289      	uxth	r1, r1
 8009ecc:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8009ed0:	429e      	cmp	r6, r3
 8009ed2:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8009ed6:	f840 1b04 	str.w	r1, [r0], #4
 8009eda:	dcec      	bgt.n	8009eb6 <__multadd+0x12>
 8009edc:	f1b8 0f00 	cmp.w	r8, #0
 8009ee0:	d022      	beq.n	8009f28 <__multadd+0x84>
 8009ee2:	68a3      	ldr	r3, [r4, #8]
 8009ee4:	42b3      	cmp	r3, r6
 8009ee6:	dc19      	bgt.n	8009f1c <__multadd+0x78>
 8009ee8:	6861      	ldr	r1, [r4, #4]
 8009eea:	4638      	mov	r0, r7
 8009eec:	3101      	adds	r1, #1
 8009eee:	f7ff ff77 	bl	8009de0 <_Balloc>
 8009ef2:	4605      	mov	r5, r0
 8009ef4:	b928      	cbnz	r0, 8009f02 <__multadd+0x5e>
 8009ef6:	4602      	mov	r2, r0
 8009ef8:	21b5      	movs	r1, #181	; 0xb5
 8009efa:	4b0d      	ldr	r3, [pc, #52]	; (8009f30 <__multadd+0x8c>)
 8009efc:	480d      	ldr	r0, [pc, #52]	; (8009f34 <__multadd+0x90>)
 8009efe:	f000 fe09 	bl	800ab14 <__assert_func>
 8009f02:	6922      	ldr	r2, [r4, #16]
 8009f04:	f104 010c 	add.w	r1, r4, #12
 8009f08:	3202      	adds	r2, #2
 8009f0a:	0092      	lsls	r2, r2, #2
 8009f0c:	300c      	adds	r0, #12
 8009f0e:	f7fe f813 	bl	8007f38 <memcpy>
 8009f12:	4621      	mov	r1, r4
 8009f14:	4638      	mov	r0, r7
 8009f16:	f7ff ffa3 	bl	8009e60 <_Bfree>
 8009f1a:	462c      	mov	r4, r5
 8009f1c:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8009f20:	3601      	adds	r6, #1
 8009f22:	f8c3 8014 	str.w	r8, [r3, #20]
 8009f26:	6126      	str	r6, [r4, #16]
 8009f28:	4620      	mov	r0, r4
 8009f2a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009f2e:	bf00      	nop
 8009f30:	0800d5f3 	.word	0x0800d5f3
 8009f34:	0800d664 	.word	0x0800d664

08009f38 <__hi0bits>:
 8009f38:	0c02      	lsrs	r2, r0, #16
 8009f3a:	0412      	lsls	r2, r2, #16
 8009f3c:	4603      	mov	r3, r0
 8009f3e:	b9ca      	cbnz	r2, 8009f74 <__hi0bits+0x3c>
 8009f40:	0403      	lsls	r3, r0, #16
 8009f42:	2010      	movs	r0, #16
 8009f44:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8009f48:	bf04      	itt	eq
 8009f4a:	021b      	lsleq	r3, r3, #8
 8009f4c:	3008      	addeq	r0, #8
 8009f4e:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8009f52:	bf04      	itt	eq
 8009f54:	011b      	lsleq	r3, r3, #4
 8009f56:	3004      	addeq	r0, #4
 8009f58:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8009f5c:	bf04      	itt	eq
 8009f5e:	009b      	lsleq	r3, r3, #2
 8009f60:	3002      	addeq	r0, #2
 8009f62:	2b00      	cmp	r3, #0
 8009f64:	db05      	blt.n	8009f72 <__hi0bits+0x3a>
 8009f66:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8009f6a:	f100 0001 	add.w	r0, r0, #1
 8009f6e:	bf08      	it	eq
 8009f70:	2020      	moveq	r0, #32
 8009f72:	4770      	bx	lr
 8009f74:	2000      	movs	r0, #0
 8009f76:	e7e5      	b.n	8009f44 <__hi0bits+0xc>

08009f78 <__lo0bits>:
 8009f78:	6803      	ldr	r3, [r0, #0]
 8009f7a:	4602      	mov	r2, r0
 8009f7c:	f013 0007 	ands.w	r0, r3, #7
 8009f80:	d00b      	beq.n	8009f9a <__lo0bits+0x22>
 8009f82:	07d9      	lsls	r1, r3, #31
 8009f84:	d422      	bmi.n	8009fcc <__lo0bits+0x54>
 8009f86:	0798      	lsls	r0, r3, #30
 8009f88:	bf49      	itett	mi
 8009f8a:	085b      	lsrmi	r3, r3, #1
 8009f8c:	089b      	lsrpl	r3, r3, #2
 8009f8e:	2001      	movmi	r0, #1
 8009f90:	6013      	strmi	r3, [r2, #0]
 8009f92:	bf5c      	itt	pl
 8009f94:	2002      	movpl	r0, #2
 8009f96:	6013      	strpl	r3, [r2, #0]
 8009f98:	4770      	bx	lr
 8009f9a:	b299      	uxth	r1, r3
 8009f9c:	b909      	cbnz	r1, 8009fa2 <__lo0bits+0x2a>
 8009f9e:	2010      	movs	r0, #16
 8009fa0:	0c1b      	lsrs	r3, r3, #16
 8009fa2:	f013 0fff 	tst.w	r3, #255	; 0xff
 8009fa6:	bf04      	itt	eq
 8009fa8:	0a1b      	lsreq	r3, r3, #8
 8009faa:	3008      	addeq	r0, #8
 8009fac:	0719      	lsls	r1, r3, #28
 8009fae:	bf04      	itt	eq
 8009fb0:	091b      	lsreq	r3, r3, #4
 8009fb2:	3004      	addeq	r0, #4
 8009fb4:	0799      	lsls	r1, r3, #30
 8009fb6:	bf04      	itt	eq
 8009fb8:	089b      	lsreq	r3, r3, #2
 8009fba:	3002      	addeq	r0, #2
 8009fbc:	07d9      	lsls	r1, r3, #31
 8009fbe:	d403      	bmi.n	8009fc8 <__lo0bits+0x50>
 8009fc0:	085b      	lsrs	r3, r3, #1
 8009fc2:	f100 0001 	add.w	r0, r0, #1
 8009fc6:	d003      	beq.n	8009fd0 <__lo0bits+0x58>
 8009fc8:	6013      	str	r3, [r2, #0]
 8009fca:	4770      	bx	lr
 8009fcc:	2000      	movs	r0, #0
 8009fce:	4770      	bx	lr
 8009fd0:	2020      	movs	r0, #32
 8009fd2:	4770      	bx	lr

08009fd4 <__i2b>:
 8009fd4:	b510      	push	{r4, lr}
 8009fd6:	460c      	mov	r4, r1
 8009fd8:	2101      	movs	r1, #1
 8009fda:	f7ff ff01 	bl	8009de0 <_Balloc>
 8009fde:	4602      	mov	r2, r0
 8009fe0:	b928      	cbnz	r0, 8009fee <__i2b+0x1a>
 8009fe2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8009fe6:	4b04      	ldr	r3, [pc, #16]	; (8009ff8 <__i2b+0x24>)
 8009fe8:	4804      	ldr	r0, [pc, #16]	; (8009ffc <__i2b+0x28>)
 8009fea:	f000 fd93 	bl	800ab14 <__assert_func>
 8009fee:	2301      	movs	r3, #1
 8009ff0:	6144      	str	r4, [r0, #20]
 8009ff2:	6103      	str	r3, [r0, #16]
 8009ff4:	bd10      	pop	{r4, pc}
 8009ff6:	bf00      	nop
 8009ff8:	0800d5f3 	.word	0x0800d5f3
 8009ffc:	0800d664 	.word	0x0800d664

0800a000 <__multiply>:
 800a000:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a004:	4614      	mov	r4, r2
 800a006:	690a      	ldr	r2, [r1, #16]
 800a008:	6923      	ldr	r3, [r4, #16]
 800a00a:	460d      	mov	r5, r1
 800a00c:	429a      	cmp	r2, r3
 800a00e:	bfbe      	ittt	lt
 800a010:	460b      	movlt	r3, r1
 800a012:	4625      	movlt	r5, r4
 800a014:	461c      	movlt	r4, r3
 800a016:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800a01a:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800a01e:	68ab      	ldr	r3, [r5, #8]
 800a020:	6869      	ldr	r1, [r5, #4]
 800a022:	eb0a 0709 	add.w	r7, sl, r9
 800a026:	42bb      	cmp	r3, r7
 800a028:	b085      	sub	sp, #20
 800a02a:	bfb8      	it	lt
 800a02c:	3101      	addlt	r1, #1
 800a02e:	f7ff fed7 	bl	8009de0 <_Balloc>
 800a032:	b930      	cbnz	r0, 800a042 <__multiply+0x42>
 800a034:	4602      	mov	r2, r0
 800a036:	f240 115d 	movw	r1, #349	; 0x15d
 800a03a:	4b41      	ldr	r3, [pc, #260]	; (800a140 <__multiply+0x140>)
 800a03c:	4841      	ldr	r0, [pc, #260]	; (800a144 <__multiply+0x144>)
 800a03e:	f000 fd69 	bl	800ab14 <__assert_func>
 800a042:	f100 0614 	add.w	r6, r0, #20
 800a046:	4633      	mov	r3, r6
 800a048:	2200      	movs	r2, #0
 800a04a:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800a04e:	4543      	cmp	r3, r8
 800a050:	d31e      	bcc.n	800a090 <__multiply+0x90>
 800a052:	f105 0c14 	add.w	ip, r5, #20
 800a056:	f104 0314 	add.w	r3, r4, #20
 800a05a:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800a05e:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800a062:	9202      	str	r2, [sp, #8]
 800a064:	ebac 0205 	sub.w	r2, ip, r5
 800a068:	3a15      	subs	r2, #21
 800a06a:	f022 0203 	bic.w	r2, r2, #3
 800a06e:	3204      	adds	r2, #4
 800a070:	f105 0115 	add.w	r1, r5, #21
 800a074:	458c      	cmp	ip, r1
 800a076:	bf38      	it	cc
 800a078:	2204      	movcc	r2, #4
 800a07a:	9201      	str	r2, [sp, #4]
 800a07c:	9a02      	ldr	r2, [sp, #8]
 800a07e:	9303      	str	r3, [sp, #12]
 800a080:	429a      	cmp	r2, r3
 800a082:	d808      	bhi.n	800a096 <__multiply+0x96>
 800a084:	2f00      	cmp	r7, #0
 800a086:	dc55      	bgt.n	800a134 <__multiply+0x134>
 800a088:	6107      	str	r7, [r0, #16]
 800a08a:	b005      	add	sp, #20
 800a08c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a090:	f843 2b04 	str.w	r2, [r3], #4
 800a094:	e7db      	b.n	800a04e <__multiply+0x4e>
 800a096:	f8b3 a000 	ldrh.w	sl, [r3]
 800a09a:	f1ba 0f00 	cmp.w	sl, #0
 800a09e:	d020      	beq.n	800a0e2 <__multiply+0xe2>
 800a0a0:	46b1      	mov	r9, r6
 800a0a2:	2200      	movs	r2, #0
 800a0a4:	f105 0e14 	add.w	lr, r5, #20
 800a0a8:	f85e 4b04 	ldr.w	r4, [lr], #4
 800a0ac:	f8d9 b000 	ldr.w	fp, [r9]
 800a0b0:	b2a1      	uxth	r1, r4
 800a0b2:	fa1f fb8b 	uxth.w	fp, fp
 800a0b6:	fb0a b101 	mla	r1, sl, r1, fp
 800a0ba:	4411      	add	r1, r2
 800a0bc:	f8d9 2000 	ldr.w	r2, [r9]
 800a0c0:	0c24      	lsrs	r4, r4, #16
 800a0c2:	0c12      	lsrs	r2, r2, #16
 800a0c4:	fb0a 2404 	mla	r4, sl, r4, r2
 800a0c8:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800a0cc:	b289      	uxth	r1, r1
 800a0ce:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800a0d2:	45f4      	cmp	ip, lr
 800a0d4:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800a0d8:	f849 1b04 	str.w	r1, [r9], #4
 800a0dc:	d8e4      	bhi.n	800a0a8 <__multiply+0xa8>
 800a0de:	9901      	ldr	r1, [sp, #4]
 800a0e0:	5072      	str	r2, [r6, r1]
 800a0e2:	9a03      	ldr	r2, [sp, #12]
 800a0e4:	3304      	adds	r3, #4
 800a0e6:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800a0ea:	f1b9 0f00 	cmp.w	r9, #0
 800a0ee:	d01f      	beq.n	800a130 <__multiply+0x130>
 800a0f0:	46b6      	mov	lr, r6
 800a0f2:	f04f 0a00 	mov.w	sl, #0
 800a0f6:	6834      	ldr	r4, [r6, #0]
 800a0f8:	f105 0114 	add.w	r1, r5, #20
 800a0fc:	880a      	ldrh	r2, [r1, #0]
 800a0fe:	f8be b002 	ldrh.w	fp, [lr, #2]
 800a102:	b2a4      	uxth	r4, r4
 800a104:	fb09 b202 	mla	r2, r9, r2, fp
 800a108:	4492      	add	sl, r2
 800a10a:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800a10e:	f84e 4b04 	str.w	r4, [lr], #4
 800a112:	f851 4b04 	ldr.w	r4, [r1], #4
 800a116:	f8be 2000 	ldrh.w	r2, [lr]
 800a11a:	0c24      	lsrs	r4, r4, #16
 800a11c:	fb09 2404 	mla	r4, r9, r4, r2
 800a120:	458c      	cmp	ip, r1
 800a122:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800a126:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800a12a:	d8e7      	bhi.n	800a0fc <__multiply+0xfc>
 800a12c:	9a01      	ldr	r2, [sp, #4]
 800a12e:	50b4      	str	r4, [r6, r2]
 800a130:	3604      	adds	r6, #4
 800a132:	e7a3      	b.n	800a07c <__multiply+0x7c>
 800a134:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a138:	2b00      	cmp	r3, #0
 800a13a:	d1a5      	bne.n	800a088 <__multiply+0x88>
 800a13c:	3f01      	subs	r7, #1
 800a13e:	e7a1      	b.n	800a084 <__multiply+0x84>
 800a140:	0800d5f3 	.word	0x0800d5f3
 800a144:	0800d664 	.word	0x0800d664

0800a148 <__pow5mult>:
 800a148:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a14c:	4615      	mov	r5, r2
 800a14e:	f012 0203 	ands.w	r2, r2, #3
 800a152:	4606      	mov	r6, r0
 800a154:	460f      	mov	r7, r1
 800a156:	d007      	beq.n	800a168 <__pow5mult+0x20>
 800a158:	4c25      	ldr	r4, [pc, #148]	; (800a1f0 <__pow5mult+0xa8>)
 800a15a:	3a01      	subs	r2, #1
 800a15c:	2300      	movs	r3, #0
 800a15e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a162:	f7ff fe9f 	bl	8009ea4 <__multadd>
 800a166:	4607      	mov	r7, r0
 800a168:	10ad      	asrs	r5, r5, #2
 800a16a:	d03d      	beq.n	800a1e8 <__pow5mult+0xa0>
 800a16c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800a16e:	b97c      	cbnz	r4, 800a190 <__pow5mult+0x48>
 800a170:	2010      	movs	r0, #16
 800a172:	f7fd fed9 	bl	8007f28 <malloc>
 800a176:	4602      	mov	r2, r0
 800a178:	6270      	str	r0, [r6, #36]	; 0x24
 800a17a:	b928      	cbnz	r0, 800a188 <__pow5mult+0x40>
 800a17c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800a180:	4b1c      	ldr	r3, [pc, #112]	; (800a1f4 <__pow5mult+0xac>)
 800a182:	481d      	ldr	r0, [pc, #116]	; (800a1f8 <__pow5mult+0xb0>)
 800a184:	f000 fcc6 	bl	800ab14 <__assert_func>
 800a188:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a18c:	6004      	str	r4, [r0, #0]
 800a18e:	60c4      	str	r4, [r0, #12]
 800a190:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800a194:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a198:	b94c      	cbnz	r4, 800a1ae <__pow5mult+0x66>
 800a19a:	f240 2171 	movw	r1, #625	; 0x271
 800a19e:	4630      	mov	r0, r6
 800a1a0:	f7ff ff18 	bl	8009fd4 <__i2b>
 800a1a4:	2300      	movs	r3, #0
 800a1a6:	4604      	mov	r4, r0
 800a1a8:	f8c8 0008 	str.w	r0, [r8, #8]
 800a1ac:	6003      	str	r3, [r0, #0]
 800a1ae:	f04f 0900 	mov.w	r9, #0
 800a1b2:	07eb      	lsls	r3, r5, #31
 800a1b4:	d50a      	bpl.n	800a1cc <__pow5mult+0x84>
 800a1b6:	4639      	mov	r1, r7
 800a1b8:	4622      	mov	r2, r4
 800a1ba:	4630      	mov	r0, r6
 800a1bc:	f7ff ff20 	bl	800a000 <__multiply>
 800a1c0:	4680      	mov	r8, r0
 800a1c2:	4639      	mov	r1, r7
 800a1c4:	4630      	mov	r0, r6
 800a1c6:	f7ff fe4b 	bl	8009e60 <_Bfree>
 800a1ca:	4647      	mov	r7, r8
 800a1cc:	106d      	asrs	r5, r5, #1
 800a1ce:	d00b      	beq.n	800a1e8 <__pow5mult+0xa0>
 800a1d0:	6820      	ldr	r0, [r4, #0]
 800a1d2:	b938      	cbnz	r0, 800a1e4 <__pow5mult+0x9c>
 800a1d4:	4622      	mov	r2, r4
 800a1d6:	4621      	mov	r1, r4
 800a1d8:	4630      	mov	r0, r6
 800a1da:	f7ff ff11 	bl	800a000 <__multiply>
 800a1de:	6020      	str	r0, [r4, #0]
 800a1e0:	f8c0 9000 	str.w	r9, [r0]
 800a1e4:	4604      	mov	r4, r0
 800a1e6:	e7e4      	b.n	800a1b2 <__pow5mult+0x6a>
 800a1e8:	4638      	mov	r0, r7
 800a1ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a1ee:	bf00      	nop
 800a1f0:	0800d7b8 	.word	0x0800d7b8
 800a1f4:	0800d57d 	.word	0x0800d57d
 800a1f8:	0800d664 	.word	0x0800d664

0800a1fc <__lshift>:
 800a1fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a200:	460c      	mov	r4, r1
 800a202:	4607      	mov	r7, r0
 800a204:	4691      	mov	r9, r2
 800a206:	6923      	ldr	r3, [r4, #16]
 800a208:	6849      	ldr	r1, [r1, #4]
 800a20a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a20e:	68a3      	ldr	r3, [r4, #8]
 800a210:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a214:	f108 0601 	add.w	r6, r8, #1
 800a218:	42b3      	cmp	r3, r6
 800a21a:	db0b      	blt.n	800a234 <__lshift+0x38>
 800a21c:	4638      	mov	r0, r7
 800a21e:	f7ff fddf 	bl	8009de0 <_Balloc>
 800a222:	4605      	mov	r5, r0
 800a224:	b948      	cbnz	r0, 800a23a <__lshift+0x3e>
 800a226:	4602      	mov	r2, r0
 800a228:	f240 11d9 	movw	r1, #473	; 0x1d9
 800a22c:	4b27      	ldr	r3, [pc, #156]	; (800a2cc <__lshift+0xd0>)
 800a22e:	4828      	ldr	r0, [pc, #160]	; (800a2d0 <__lshift+0xd4>)
 800a230:	f000 fc70 	bl	800ab14 <__assert_func>
 800a234:	3101      	adds	r1, #1
 800a236:	005b      	lsls	r3, r3, #1
 800a238:	e7ee      	b.n	800a218 <__lshift+0x1c>
 800a23a:	2300      	movs	r3, #0
 800a23c:	f100 0114 	add.w	r1, r0, #20
 800a240:	f100 0210 	add.w	r2, r0, #16
 800a244:	4618      	mov	r0, r3
 800a246:	4553      	cmp	r3, sl
 800a248:	db33      	blt.n	800a2b2 <__lshift+0xb6>
 800a24a:	6920      	ldr	r0, [r4, #16]
 800a24c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a250:	f104 0314 	add.w	r3, r4, #20
 800a254:	f019 091f 	ands.w	r9, r9, #31
 800a258:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a25c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a260:	d02b      	beq.n	800a2ba <__lshift+0xbe>
 800a262:	468a      	mov	sl, r1
 800a264:	2200      	movs	r2, #0
 800a266:	f1c9 0e20 	rsb	lr, r9, #32
 800a26a:	6818      	ldr	r0, [r3, #0]
 800a26c:	fa00 f009 	lsl.w	r0, r0, r9
 800a270:	4302      	orrs	r2, r0
 800a272:	f84a 2b04 	str.w	r2, [sl], #4
 800a276:	f853 2b04 	ldr.w	r2, [r3], #4
 800a27a:	459c      	cmp	ip, r3
 800a27c:	fa22 f20e 	lsr.w	r2, r2, lr
 800a280:	d8f3      	bhi.n	800a26a <__lshift+0x6e>
 800a282:	ebac 0304 	sub.w	r3, ip, r4
 800a286:	3b15      	subs	r3, #21
 800a288:	f023 0303 	bic.w	r3, r3, #3
 800a28c:	3304      	adds	r3, #4
 800a28e:	f104 0015 	add.w	r0, r4, #21
 800a292:	4584      	cmp	ip, r0
 800a294:	bf38      	it	cc
 800a296:	2304      	movcc	r3, #4
 800a298:	50ca      	str	r2, [r1, r3]
 800a29a:	b10a      	cbz	r2, 800a2a0 <__lshift+0xa4>
 800a29c:	f108 0602 	add.w	r6, r8, #2
 800a2a0:	3e01      	subs	r6, #1
 800a2a2:	4638      	mov	r0, r7
 800a2a4:	4621      	mov	r1, r4
 800a2a6:	612e      	str	r6, [r5, #16]
 800a2a8:	f7ff fdda 	bl	8009e60 <_Bfree>
 800a2ac:	4628      	mov	r0, r5
 800a2ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a2b2:	f842 0f04 	str.w	r0, [r2, #4]!
 800a2b6:	3301      	adds	r3, #1
 800a2b8:	e7c5      	b.n	800a246 <__lshift+0x4a>
 800a2ba:	3904      	subs	r1, #4
 800a2bc:	f853 2b04 	ldr.w	r2, [r3], #4
 800a2c0:	459c      	cmp	ip, r3
 800a2c2:	f841 2f04 	str.w	r2, [r1, #4]!
 800a2c6:	d8f9      	bhi.n	800a2bc <__lshift+0xc0>
 800a2c8:	e7ea      	b.n	800a2a0 <__lshift+0xa4>
 800a2ca:	bf00      	nop
 800a2cc:	0800d5f3 	.word	0x0800d5f3
 800a2d0:	0800d664 	.word	0x0800d664

0800a2d4 <__mcmp>:
 800a2d4:	4603      	mov	r3, r0
 800a2d6:	690a      	ldr	r2, [r1, #16]
 800a2d8:	6900      	ldr	r0, [r0, #16]
 800a2da:	b530      	push	{r4, r5, lr}
 800a2dc:	1a80      	subs	r0, r0, r2
 800a2de:	d10d      	bne.n	800a2fc <__mcmp+0x28>
 800a2e0:	3314      	adds	r3, #20
 800a2e2:	3114      	adds	r1, #20
 800a2e4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a2e8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a2ec:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a2f0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a2f4:	4295      	cmp	r5, r2
 800a2f6:	d002      	beq.n	800a2fe <__mcmp+0x2a>
 800a2f8:	d304      	bcc.n	800a304 <__mcmp+0x30>
 800a2fa:	2001      	movs	r0, #1
 800a2fc:	bd30      	pop	{r4, r5, pc}
 800a2fe:	42a3      	cmp	r3, r4
 800a300:	d3f4      	bcc.n	800a2ec <__mcmp+0x18>
 800a302:	e7fb      	b.n	800a2fc <__mcmp+0x28>
 800a304:	f04f 30ff 	mov.w	r0, #4294967295
 800a308:	e7f8      	b.n	800a2fc <__mcmp+0x28>
	...

0800a30c <__mdiff>:
 800a30c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a310:	460c      	mov	r4, r1
 800a312:	4606      	mov	r6, r0
 800a314:	4611      	mov	r1, r2
 800a316:	4620      	mov	r0, r4
 800a318:	4692      	mov	sl, r2
 800a31a:	f7ff ffdb 	bl	800a2d4 <__mcmp>
 800a31e:	1e05      	subs	r5, r0, #0
 800a320:	d111      	bne.n	800a346 <__mdiff+0x3a>
 800a322:	4629      	mov	r1, r5
 800a324:	4630      	mov	r0, r6
 800a326:	f7ff fd5b 	bl	8009de0 <_Balloc>
 800a32a:	4602      	mov	r2, r0
 800a32c:	b928      	cbnz	r0, 800a33a <__mdiff+0x2e>
 800a32e:	f240 2132 	movw	r1, #562	; 0x232
 800a332:	4b3c      	ldr	r3, [pc, #240]	; (800a424 <__mdiff+0x118>)
 800a334:	483c      	ldr	r0, [pc, #240]	; (800a428 <__mdiff+0x11c>)
 800a336:	f000 fbed 	bl	800ab14 <__assert_func>
 800a33a:	2301      	movs	r3, #1
 800a33c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a340:	4610      	mov	r0, r2
 800a342:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a346:	bfa4      	itt	ge
 800a348:	4653      	movge	r3, sl
 800a34a:	46a2      	movge	sl, r4
 800a34c:	4630      	mov	r0, r6
 800a34e:	f8da 1004 	ldr.w	r1, [sl, #4]
 800a352:	bfa6      	itte	ge
 800a354:	461c      	movge	r4, r3
 800a356:	2500      	movge	r5, #0
 800a358:	2501      	movlt	r5, #1
 800a35a:	f7ff fd41 	bl	8009de0 <_Balloc>
 800a35e:	4602      	mov	r2, r0
 800a360:	b918      	cbnz	r0, 800a36a <__mdiff+0x5e>
 800a362:	f44f 7110 	mov.w	r1, #576	; 0x240
 800a366:	4b2f      	ldr	r3, [pc, #188]	; (800a424 <__mdiff+0x118>)
 800a368:	e7e4      	b.n	800a334 <__mdiff+0x28>
 800a36a:	f100 0814 	add.w	r8, r0, #20
 800a36e:	f8da 7010 	ldr.w	r7, [sl, #16]
 800a372:	60c5      	str	r5, [r0, #12]
 800a374:	f04f 0c00 	mov.w	ip, #0
 800a378:	f10a 0514 	add.w	r5, sl, #20
 800a37c:	f10a 0010 	add.w	r0, sl, #16
 800a380:	46c2      	mov	sl, r8
 800a382:	6926      	ldr	r6, [r4, #16]
 800a384:	f104 0914 	add.w	r9, r4, #20
 800a388:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 800a38c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800a390:	f850 bf04 	ldr.w	fp, [r0, #4]!
 800a394:	f859 3b04 	ldr.w	r3, [r9], #4
 800a398:	fa1f f18b 	uxth.w	r1, fp
 800a39c:	4461      	add	r1, ip
 800a39e:	fa1f fc83 	uxth.w	ip, r3
 800a3a2:	0c1b      	lsrs	r3, r3, #16
 800a3a4:	eba1 010c 	sub.w	r1, r1, ip
 800a3a8:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a3ac:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800a3b0:	b289      	uxth	r1, r1
 800a3b2:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800a3b6:	454e      	cmp	r6, r9
 800a3b8:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800a3bc:	f84a 3b04 	str.w	r3, [sl], #4
 800a3c0:	d8e6      	bhi.n	800a390 <__mdiff+0x84>
 800a3c2:	1b33      	subs	r3, r6, r4
 800a3c4:	3b15      	subs	r3, #21
 800a3c6:	f023 0303 	bic.w	r3, r3, #3
 800a3ca:	3415      	adds	r4, #21
 800a3cc:	3304      	adds	r3, #4
 800a3ce:	42a6      	cmp	r6, r4
 800a3d0:	bf38      	it	cc
 800a3d2:	2304      	movcc	r3, #4
 800a3d4:	441d      	add	r5, r3
 800a3d6:	4443      	add	r3, r8
 800a3d8:	461e      	mov	r6, r3
 800a3da:	462c      	mov	r4, r5
 800a3dc:	4574      	cmp	r4, lr
 800a3de:	d30e      	bcc.n	800a3fe <__mdiff+0xf2>
 800a3e0:	f10e 0103 	add.w	r1, lr, #3
 800a3e4:	1b49      	subs	r1, r1, r5
 800a3e6:	f021 0103 	bic.w	r1, r1, #3
 800a3ea:	3d03      	subs	r5, #3
 800a3ec:	45ae      	cmp	lr, r5
 800a3ee:	bf38      	it	cc
 800a3f0:	2100      	movcc	r1, #0
 800a3f2:	4419      	add	r1, r3
 800a3f4:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800a3f8:	b18b      	cbz	r3, 800a41e <__mdiff+0x112>
 800a3fa:	6117      	str	r7, [r2, #16]
 800a3fc:	e7a0      	b.n	800a340 <__mdiff+0x34>
 800a3fe:	f854 8b04 	ldr.w	r8, [r4], #4
 800a402:	fa1f f188 	uxth.w	r1, r8
 800a406:	4461      	add	r1, ip
 800a408:	1408      	asrs	r0, r1, #16
 800a40a:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 800a40e:	b289      	uxth	r1, r1
 800a410:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800a414:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a418:	f846 1b04 	str.w	r1, [r6], #4
 800a41c:	e7de      	b.n	800a3dc <__mdiff+0xd0>
 800a41e:	3f01      	subs	r7, #1
 800a420:	e7e8      	b.n	800a3f4 <__mdiff+0xe8>
 800a422:	bf00      	nop
 800a424:	0800d5f3 	.word	0x0800d5f3
 800a428:	0800d664 	.word	0x0800d664

0800a42c <__d2b>:
 800a42c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800a430:	2101      	movs	r1, #1
 800a432:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800a436:	4690      	mov	r8, r2
 800a438:	461d      	mov	r5, r3
 800a43a:	f7ff fcd1 	bl	8009de0 <_Balloc>
 800a43e:	4604      	mov	r4, r0
 800a440:	b930      	cbnz	r0, 800a450 <__d2b+0x24>
 800a442:	4602      	mov	r2, r0
 800a444:	f240 310a 	movw	r1, #778	; 0x30a
 800a448:	4b24      	ldr	r3, [pc, #144]	; (800a4dc <__d2b+0xb0>)
 800a44a:	4825      	ldr	r0, [pc, #148]	; (800a4e0 <__d2b+0xb4>)
 800a44c:	f000 fb62 	bl	800ab14 <__assert_func>
 800a450:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800a454:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800a458:	bb2d      	cbnz	r5, 800a4a6 <__d2b+0x7a>
 800a45a:	9301      	str	r3, [sp, #4]
 800a45c:	f1b8 0300 	subs.w	r3, r8, #0
 800a460:	d026      	beq.n	800a4b0 <__d2b+0x84>
 800a462:	4668      	mov	r0, sp
 800a464:	9300      	str	r3, [sp, #0]
 800a466:	f7ff fd87 	bl	8009f78 <__lo0bits>
 800a46a:	9900      	ldr	r1, [sp, #0]
 800a46c:	b1f0      	cbz	r0, 800a4ac <__d2b+0x80>
 800a46e:	9a01      	ldr	r2, [sp, #4]
 800a470:	f1c0 0320 	rsb	r3, r0, #32
 800a474:	fa02 f303 	lsl.w	r3, r2, r3
 800a478:	430b      	orrs	r3, r1
 800a47a:	40c2      	lsrs	r2, r0
 800a47c:	6163      	str	r3, [r4, #20]
 800a47e:	9201      	str	r2, [sp, #4]
 800a480:	9b01      	ldr	r3, [sp, #4]
 800a482:	2b00      	cmp	r3, #0
 800a484:	bf14      	ite	ne
 800a486:	2102      	movne	r1, #2
 800a488:	2101      	moveq	r1, #1
 800a48a:	61a3      	str	r3, [r4, #24]
 800a48c:	6121      	str	r1, [r4, #16]
 800a48e:	b1c5      	cbz	r5, 800a4c2 <__d2b+0x96>
 800a490:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a494:	4405      	add	r5, r0
 800a496:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a49a:	603d      	str	r5, [r7, #0]
 800a49c:	6030      	str	r0, [r6, #0]
 800a49e:	4620      	mov	r0, r4
 800a4a0:	b002      	add	sp, #8
 800a4a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a4a6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a4aa:	e7d6      	b.n	800a45a <__d2b+0x2e>
 800a4ac:	6161      	str	r1, [r4, #20]
 800a4ae:	e7e7      	b.n	800a480 <__d2b+0x54>
 800a4b0:	a801      	add	r0, sp, #4
 800a4b2:	f7ff fd61 	bl	8009f78 <__lo0bits>
 800a4b6:	2101      	movs	r1, #1
 800a4b8:	9b01      	ldr	r3, [sp, #4]
 800a4ba:	6121      	str	r1, [r4, #16]
 800a4bc:	6163      	str	r3, [r4, #20]
 800a4be:	3020      	adds	r0, #32
 800a4c0:	e7e5      	b.n	800a48e <__d2b+0x62>
 800a4c2:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 800a4c6:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a4ca:	6038      	str	r0, [r7, #0]
 800a4cc:	6918      	ldr	r0, [r3, #16]
 800a4ce:	f7ff fd33 	bl	8009f38 <__hi0bits>
 800a4d2:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 800a4d6:	6031      	str	r1, [r6, #0]
 800a4d8:	e7e1      	b.n	800a49e <__d2b+0x72>
 800a4da:	bf00      	nop
 800a4dc:	0800d5f3 	.word	0x0800d5f3
 800a4e0:	0800d664 	.word	0x0800d664

0800a4e4 <_calloc_r>:
 800a4e4:	b538      	push	{r3, r4, r5, lr}
 800a4e6:	fb02 f501 	mul.w	r5, r2, r1
 800a4ea:	4629      	mov	r1, r5
 800a4ec:	f7fd fd86 	bl	8007ffc <_malloc_r>
 800a4f0:	4604      	mov	r4, r0
 800a4f2:	b118      	cbz	r0, 800a4fc <_calloc_r+0x18>
 800a4f4:	462a      	mov	r2, r5
 800a4f6:	2100      	movs	r1, #0
 800a4f8:	f7fd fd2c 	bl	8007f54 <memset>
 800a4fc:	4620      	mov	r0, r4
 800a4fe:	bd38      	pop	{r3, r4, r5, pc}

0800a500 <__ssputs_r>:
 800a500:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a504:	688e      	ldr	r6, [r1, #8]
 800a506:	4682      	mov	sl, r0
 800a508:	429e      	cmp	r6, r3
 800a50a:	460c      	mov	r4, r1
 800a50c:	4690      	mov	r8, r2
 800a50e:	461f      	mov	r7, r3
 800a510:	d838      	bhi.n	800a584 <__ssputs_r+0x84>
 800a512:	898a      	ldrh	r2, [r1, #12]
 800a514:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a518:	d032      	beq.n	800a580 <__ssputs_r+0x80>
 800a51a:	6825      	ldr	r5, [r4, #0]
 800a51c:	6909      	ldr	r1, [r1, #16]
 800a51e:	3301      	adds	r3, #1
 800a520:	eba5 0901 	sub.w	r9, r5, r1
 800a524:	6965      	ldr	r5, [r4, #20]
 800a526:	444b      	add	r3, r9
 800a528:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a52c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a530:	106d      	asrs	r5, r5, #1
 800a532:	429d      	cmp	r5, r3
 800a534:	bf38      	it	cc
 800a536:	461d      	movcc	r5, r3
 800a538:	0553      	lsls	r3, r2, #21
 800a53a:	d531      	bpl.n	800a5a0 <__ssputs_r+0xa0>
 800a53c:	4629      	mov	r1, r5
 800a53e:	f7fd fd5d 	bl	8007ffc <_malloc_r>
 800a542:	4606      	mov	r6, r0
 800a544:	b950      	cbnz	r0, 800a55c <__ssputs_r+0x5c>
 800a546:	230c      	movs	r3, #12
 800a548:	f04f 30ff 	mov.w	r0, #4294967295
 800a54c:	f8ca 3000 	str.w	r3, [sl]
 800a550:	89a3      	ldrh	r3, [r4, #12]
 800a552:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a556:	81a3      	strh	r3, [r4, #12]
 800a558:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a55c:	464a      	mov	r2, r9
 800a55e:	6921      	ldr	r1, [r4, #16]
 800a560:	f7fd fcea 	bl	8007f38 <memcpy>
 800a564:	89a3      	ldrh	r3, [r4, #12]
 800a566:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a56a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a56e:	81a3      	strh	r3, [r4, #12]
 800a570:	6126      	str	r6, [r4, #16]
 800a572:	444e      	add	r6, r9
 800a574:	6026      	str	r6, [r4, #0]
 800a576:	463e      	mov	r6, r7
 800a578:	6165      	str	r5, [r4, #20]
 800a57a:	eba5 0509 	sub.w	r5, r5, r9
 800a57e:	60a5      	str	r5, [r4, #8]
 800a580:	42be      	cmp	r6, r7
 800a582:	d900      	bls.n	800a586 <__ssputs_r+0x86>
 800a584:	463e      	mov	r6, r7
 800a586:	4632      	mov	r2, r6
 800a588:	4641      	mov	r1, r8
 800a58a:	6820      	ldr	r0, [r4, #0]
 800a58c:	f000 fb48 	bl	800ac20 <memmove>
 800a590:	68a3      	ldr	r3, [r4, #8]
 800a592:	6822      	ldr	r2, [r4, #0]
 800a594:	1b9b      	subs	r3, r3, r6
 800a596:	4432      	add	r2, r6
 800a598:	2000      	movs	r0, #0
 800a59a:	60a3      	str	r3, [r4, #8]
 800a59c:	6022      	str	r2, [r4, #0]
 800a59e:	e7db      	b.n	800a558 <__ssputs_r+0x58>
 800a5a0:	462a      	mov	r2, r5
 800a5a2:	f000 fb57 	bl	800ac54 <_realloc_r>
 800a5a6:	4606      	mov	r6, r0
 800a5a8:	2800      	cmp	r0, #0
 800a5aa:	d1e1      	bne.n	800a570 <__ssputs_r+0x70>
 800a5ac:	4650      	mov	r0, sl
 800a5ae:	6921      	ldr	r1, [r4, #16]
 800a5b0:	f7fd fcd8 	bl	8007f64 <_free_r>
 800a5b4:	e7c7      	b.n	800a546 <__ssputs_r+0x46>
	...

0800a5b8 <_svfiprintf_r>:
 800a5b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5bc:	4698      	mov	r8, r3
 800a5be:	898b      	ldrh	r3, [r1, #12]
 800a5c0:	4607      	mov	r7, r0
 800a5c2:	061b      	lsls	r3, r3, #24
 800a5c4:	460d      	mov	r5, r1
 800a5c6:	4614      	mov	r4, r2
 800a5c8:	b09d      	sub	sp, #116	; 0x74
 800a5ca:	d50e      	bpl.n	800a5ea <_svfiprintf_r+0x32>
 800a5cc:	690b      	ldr	r3, [r1, #16]
 800a5ce:	b963      	cbnz	r3, 800a5ea <_svfiprintf_r+0x32>
 800a5d0:	2140      	movs	r1, #64	; 0x40
 800a5d2:	f7fd fd13 	bl	8007ffc <_malloc_r>
 800a5d6:	6028      	str	r0, [r5, #0]
 800a5d8:	6128      	str	r0, [r5, #16]
 800a5da:	b920      	cbnz	r0, 800a5e6 <_svfiprintf_r+0x2e>
 800a5dc:	230c      	movs	r3, #12
 800a5de:	603b      	str	r3, [r7, #0]
 800a5e0:	f04f 30ff 	mov.w	r0, #4294967295
 800a5e4:	e0d1      	b.n	800a78a <_svfiprintf_r+0x1d2>
 800a5e6:	2340      	movs	r3, #64	; 0x40
 800a5e8:	616b      	str	r3, [r5, #20]
 800a5ea:	2300      	movs	r3, #0
 800a5ec:	9309      	str	r3, [sp, #36]	; 0x24
 800a5ee:	2320      	movs	r3, #32
 800a5f0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a5f4:	2330      	movs	r3, #48	; 0x30
 800a5f6:	f04f 0901 	mov.w	r9, #1
 800a5fa:	f8cd 800c 	str.w	r8, [sp, #12]
 800a5fe:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800a7a4 <_svfiprintf_r+0x1ec>
 800a602:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a606:	4623      	mov	r3, r4
 800a608:	469a      	mov	sl, r3
 800a60a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a60e:	b10a      	cbz	r2, 800a614 <_svfiprintf_r+0x5c>
 800a610:	2a25      	cmp	r2, #37	; 0x25
 800a612:	d1f9      	bne.n	800a608 <_svfiprintf_r+0x50>
 800a614:	ebba 0b04 	subs.w	fp, sl, r4
 800a618:	d00b      	beq.n	800a632 <_svfiprintf_r+0x7a>
 800a61a:	465b      	mov	r3, fp
 800a61c:	4622      	mov	r2, r4
 800a61e:	4629      	mov	r1, r5
 800a620:	4638      	mov	r0, r7
 800a622:	f7ff ff6d 	bl	800a500 <__ssputs_r>
 800a626:	3001      	adds	r0, #1
 800a628:	f000 80aa 	beq.w	800a780 <_svfiprintf_r+0x1c8>
 800a62c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a62e:	445a      	add	r2, fp
 800a630:	9209      	str	r2, [sp, #36]	; 0x24
 800a632:	f89a 3000 	ldrb.w	r3, [sl]
 800a636:	2b00      	cmp	r3, #0
 800a638:	f000 80a2 	beq.w	800a780 <_svfiprintf_r+0x1c8>
 800a63c:	2300      	movs	r3, #0
 800a63e:	f04f 32ff 	mov.w	r2, #4294967295
 800a642:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a646:	f10a 0a01 	add.w	sl, sl, #1
 800a64a:	9304      	str	r3, [sp, #16]
 800a64c:	9307      	str	r3, [sp, #28]
 800a64e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a652:	931a      	str	r3, [sp, #104]	; 0x68
 800a654:	4654      	mov	r4, sl
 800a656:	2205      	movs	r2, #5
 800a658:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a65c:	4851      	ldr	r0, [pc, #324]	; (800a7a4 <_svfiprintf_r+0x1ec>)
 800a65e:	f7ff fba5 	bl	8009dac <memchr>
 800a662:	9a04      	ldr	r2, [sp, #16]
 800a664:	b9d8      	cbnz	r0, 800a69e <_svfiprintf_r+0xe6>
 800a666:	06d0      	lsls	r0, r2, #27
 800a668:	bf44      	itt	mi
 800a66a:	2320      	movmi	r3, #32
 800a66c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a670:	0711      	lsls	r1, r2, #28
 800a672:	bf44      	itt	mi
 800a674:	232b      	movmi	r3, #43	; 0x2b
 800a676:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a67a:	f89a 3000 	ldrb.w	r3, [sl]
 800a67e:	2b2a      	cmp	r3, #42	; 0x2a
 800a680:	d015      	beq.n	800a6ae <_svfiprintf_r+0xf6>
 800a682:	4654      	mov	r4, sl
 800a684:	2000      	movs	r0, #0
 800a686:	f04f 0c0a 	mov.w	ip, #10
 800a68a:	9a07      	ldr	r2, [sp, #28]
 800a68c:	4621      	mov	r1, r4
 800a68e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a692:	3b30      	subs	r3, #48	; 0x30
 800a694:	2b09      	cmp	r3, #9
 800a696:	d94e      	bls.n	800a736 <_svfiprintf_r+0x17e>
 800a698:	b1b0      	cbz	r0, 800a6c8 <_svfiprintf_r+0x110>
 800a69a:	9207      	str	r2, [sp, #28]
 800a69c:	e014      	b.n	800a6c8 <_svfiprintf_r+0x110>
 800a69e:	eba0 0308 	sub.w	r3, r0, r8
 800a6a2:	fa09 f303 	lsl.w	r3, r9, r3
 800a6a6:	4313      	orrs	r3, r2
 800a6a8:	46a2      	mov	sl, r4
 800a6aa:	9304      	str	r3, [sp, #16]
 800a6ac:	e7d2      	b.n	800a654 <_svfiprintf_r+0x9c>
 800a6ae:	9b03      	ldr	r3, [sp, #12]
 800a6b0:	1d19      	adds	r1, r3, #4
 800a6b2:	681b      	ldr	r3, [r3, #0]
 800a6b4:	9103      	str	r1, [sp, #12]
 800a6b6:	2b00      	cmp	r3, #0
 800a6b8:	bfbb      	ittet	lt
 800a6ba:	425b      	neglt	r3, r3
 800a6bc:	f042 0202 	orrlt.w	r2, r2, #2
 800a6c0:	9307      	strge	r3, [sp, #28]
 800a6c2:	9307      	strlt	r3, [sp, #28]
 800a6c4:	bfb8      	it	lt
 800a6c6:	9204      	strlt	r2, [sp, #16]
 800a6c8:	7823      	ldrb	r3, [r4, #0]
 800a6ca:	2b2e      	cmp	r3, #46	; 0x2e
 800a6cc:	d10c      	bne.n	800a6e8 <_svfiprintf_r+0x130>
 800a6ce:	7863      	ldrb	r3, [r4, #1]
 800a6d0:	2b2a      	cmp	r3, #42	; 0x2a
 800a6d2:	d135      	bne.n	800a740 <_svfiprintf_r+0x188>
 800a6d4:	9b03      	ldr	r3, [sp, #12]
 800a6d6:	3402      	adds	r4, #2
 800a6d8:	1d1a      	adds	r2, r3, #4
 800a6da:	681b      	ldr	r3, [r3, #0]
 800a6dc:	9203      	str	r2, [sp, #12]
 800a6de:	2b00      	cmp	r3, #0
 800a6e0:	bfb8      	it	lt
 800a6e2:	f04f 33ff 	movlt.w	r3, #4294967295
 800a6e6:	9305      	str	r3, [sp, #20]
 800a6e8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800a7b4 <_svfiprintf_r+0x1fc>
 800a6ec:	2203      	movs	r2, #3
 800a6ee:	4650      	mov	r0, sl
 800a6f0:	7821      	ldrb	r1, [r4, #0]
 800a6f2:	f7ff fb5b 	bl	8009dac <memchr>
 800a6f6:	b140      	cbz	r0, 800a70a <_svfiprintf_r+0x152>
 800a6f8:	2340      	movs	r3, #64	; 0x40
 800a6fa:	eba0 000a 	sub.w	r0, r0, sl
 800a6fe:	fa03 f000 	lsl.w	r0, r3, r0
 800a702:	9b04      	ldr	r3, [sp, #16]
 800a704:	3401      	adds	r4, #1
 800a706:	4303      	orrs	r3, r0
 800a708:	9304      	str	r3, [sp, #16]
 800a70a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a70e:	2206      	movs	r2, #6
 800a710:	4825      	ldr	r0, [pc, #148]	; (800a7a8 <_svfiprintf_r+0x1f0>)
 800a712:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a716:	f7ff fb49 	bl	8009dac <memchr>
 800a71a:	2800      	cmp	r0, #0
 800a71c:	d038      	beq.n	800a790 <_svfiprintf_r+0x1d8>
 800a71e:	4b23      	ldr	r3, [pc, #140]	; (800a7ac <_svfiprintf_r+0x1f4>)
 800a720:	bb1b      	cbnz	r3, 800a76a <_svfiprintf_r+0x1b2>
 800a722:	9b03      	ldr	r3, [sp, #12]
 800a724:	3307      	adds	r3, #7
 800a726:	f023 0307 	bic.w	r3, r3, #7
 800a72a:	3308      	adds	r3, #8
 800a72c:	9303      	str	r3, [sp, #12]
 800a72e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a730:	4433      	add	r3, r6
 800a732:	9309      	str	r3, [sp, #36]	; 0x24
 800a734:	e767      	b.n	800a606 <_svfiprintf_r+0x4e>
 800a736:	460c      	mov	r4, r1
 800a738:	2001      	movs	r0, #1
 800a73a:	fb0c 3202 	mla	r2, ip, r2, r3
 800a73e:	e7a5      	b.n	800a68c <_svfiprintf_r+0xd4>
 800a740:	2300      	movs	r3, #0
 800a742:	f04f 0c0a 	mov.w	ip, #10
 800a746:	4619      	mov	r1, r3
 800a748:	3401      	adds	r4, #1
 800a74a:	9305      	str	r3, [sp, #20]
 800a74c:	4620      	mov	r0, r4
 800a74e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a752:	3a30      	subs	r2, #48	; 0x30
 800a754:	2a09      	cmp	r2, #9
 800a756:	d903      	bls.n	800a760 <_svfiprintf_r+0x1a8>
 800a758:	2b00      	cmp	r3, #0
 800a75a:	d0c5      	beq.n	800a6e8 <_svfiprintf_r+0x130>
 800a75c:	9105      	str	r1, [sp, #20]
 800a75e:	e7c3      	b.n	800a6e8 <_svfiprintf_r+0x130>
 800a760:	4604      	mov	r4, r0
 800a762:	2301      	movs	r3, #1
 800a764:	fb0c 2101 	mla	r1, ip, r1, r2
 800a768:	e7f0      	b.n	800a74c <_svfiprintf_r+0x194>
 800a76a:	ab03      	add	r3, sp, #12
 800a76c:	9300      	str	r3, [sp, #0]
 800a76e:	462a      	mov	r2, r5
 800a770:	4638      	mov	r0, r7
 800a772:	4b0f      	ldr	r3, [pc, #60]	; (800a7b0 <_svfiprintf_r+0x1f8>)
 800a774:	a904      	add	r1, sp, #16
 800a776:	f7fd fd39 	bl	80081ec <_printf_float>
 800a77a:	1c42      	adds	r2, r0, #1
 800a77c:	4606      	mov	r6, r0
 800a77e:	d1d6      	bne.n	800a72e <_svfiprintf_r+0x176>
 800a780:	89ab      	ldrh	r3, [r5, #12]
 800a782:	065b      	lsls	r3, r3, #25
 800a784:	f53f af2c 	bmi.w	800a5e0 <_svfiprintf_r+0x28>
 800a788:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a78a:	b01d      	add	sp, #116	; 0x74
 800a78c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a790:	ab03      	add	r3, sp, #12
 800a792:	9300      	str	r3, [sp, #0]
 800a794:	462a      	mov	r2, r5
 800a796:	4638      	mov	r0, r7
 800a798:	4b05      	ldr	r3, [pc, #20]	; (800a7b0 <_svfiprintf_r+0x1f8>)
 800a79a:	a904      	add	r1, sp, #16
 800a79c:	f7fd ffc2 	bl	8008724 <_printf_i>
 800a7a0:	e7eb      	b.n	800a77a <_svfiprintf_r+0x1c2>
 800a7a2:	bf00      	nop
 800a7a4:	0800d7c4 	.word	0x0800d7c4
 800a7a8:	0800d7ce 	.word	0x0800d7ce
 800a7ac:	080081ed 	.word	0x080081ed
 800a7b0:	0800a501 	.word	0x0800a501
 800a7b4:	0800d7ca 	.word	0x0800d7ca

0800a7b8 <__sfputc_r>:
 800a7b8:	6893      	ldr	r3, [r2, #8]
 800a7ba:	b410      	push	{r4}
 800a7bc:	3b01      	subs	r3, #1
 800a7be:	2b00      	cmp	r3, #0
 800a7c0:	6093      	str	r3, [r2, #8]
 800a7c2:	da07      	bge.n	800a7d4 <__sfputc_r+0x1c>
 800a7c4:	6994      	ldr	r4, [r2, #24]
 800a7c6:	42a3      	cmp	r3, r4
 800a7c8:	db01      	blt.n	800a7ce <__sfputc_r+0x16>
 800a7ca:	290a      	cmp	r1, #10
 800a7cc:	d102      	bne.n	800a7d4 <__sfputc_r+0x1c>
 800a7ce:	bc10      	pop	{r4}
 800a7d0:	f7fe b98c 	b.w	8008aec <__swbuf_r>
 800a7d4:	6813      	ldr	r3, [r2, #0]
 800a7d6:	1c58      	adds	r0, r3, #1
 800a7d8:	6010      	str	r0, [r2, #0]
 800a7da:	7019      	strb	r1, [r3, #0]
 800a7dc:	4608      	mov	r0, r1
 800a7de:	bc10      	pop	{r4}
 800a7e0:	4770      	bx	lr

0800a7e2 <__sfputs_r>:
 800a7e2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a7e4:	4606      	mov	r6, r0
 800a7e6:	460f      	mov	r7, r1
 800a7e8:	4614      	mov	r4, r2
 800a7ea:	18d5      	adds	r5, r2, r3
 800a7ec:	42ac      	cmp	r4, r5
 800a7ee:	d101      	bne.n	800a7f4 <__sfputs_r+0x12>
 800a7f0:	2000      	movs	r0, #0
 800a7f2:	e007      	b.n	800a804 <__sfputs_r+0x22>
 800a7f4:	463a      	mov	r2, r7
 800a7f6:	4630      	mov	r0, r6
 800a7f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a7fc:	f7ff ffdc 	bl	800a7b8 <__sfputc_r>
 800a800:	1c43      	adds	r3, r0, #1
 800a802:	d1f3      	bne.n	800a7ec <__sfputs_r+0xa>
 800a804:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a808 <_vfiprintf_r>:
 800a808:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a80c:	460d      	mov	r5, r1
 800a80e:	4614      	mov	r4, r2
 800a810:	4698      	mov	r8, r3
 800a812:	4606      	mov	r6, r0
 800a814:	b09d      	sub	sp, #116	; 0x74
 800a816:	b118      	cbz	r0, 800a820 <_vfiprintf_r+0x18>
 800a818:	6983      	ldr	r3, [r0, #24]
 800a81a:	b90b      	cbnz	r3, 800a820 <_vfiprintf_r+0x18>
 800a81c:	f7ff f9bc 	bl	8009b98 <__sinit>
 800a820:	4b89      	ldr	r3, [pc, #548]	; (800aa48 <_vfiprintf_r+0x240>)
 800a822:	429d      	cmp	r5, r3
 800a824:	d11b      	bne.n	800a85e <_vfiprintf_r+0x56>
 800a826:	6875      	ldr	r5, [r6, #4]
 800a828:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a82a:	07d9      	lsls	r1, r3, #31
 800a82c:	d405      	bmi.n	800a83a <_vfiprintf_r+0x32>
 800a82e:	89ab      	ldrh	r3, [r5, #12]
 800a830:	059a      	lsls	r2, r3, #22
 800a832:	d402      	bmi.n	800a83a <_vfiprintf_r+0x32>
 800a834:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a836:	f7ff fa52 	bl	8009cde <__retarget_lock_acquire_recursive>
 800a83a:	89ab      	ldrh	r3, [r5, #12]
 800a83c:	071b      	lsls	r3, r3, #28
 800a83e:	d501      	bpl.n	800a844 <_vfiprintf_r+0x3c>
 800a840:	692b      	ldr	r3, [r5, #16]
 800a842:	b9eb      	cbnz	r3, 800a880 <_vfiprintf_r+0x78>
 800a844:	4629      	mov	r1, r5
 800a846:	4630      	mov	r0, r6
 800a848:	f7fe f9a2 	bl	8008b90 <__swsetup_r>
 800a84c:	b1c0      	cbz	r0, 800a880 <_vfiprintf_r+0x78>
 800a84e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a850:	07dc      	lsls	r4, r3, #31
 800a852:	d50e      	bpl.n	800a872 <_vfiprintf_r+0x6a>
 800a854:	f04f 30ff 	mov.w	r0, #4294967295
 800a858:	b01d      	add	sp, #116	; 0x74
 800a85a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a85e:	4b7b      	ldr	r3, [pc, #492]	; (800aa4c <_vfiprintf_r+0x244>)
 800a860:	429d      	cmp	r5, r3
 800a862:	d101      	bne.n	800a868 <_vfiprintf_r+0x60>
 800a864:	68b5      	ldr	r5, [r6, #8]
 800a866:	e7df      	b.n	800a828 <_vfiprintf_r+0x20>
 800a868:	4b79      	ldr	r3, [pc, #484]	; (800aa50 <_vfiprintf_r+0x248>)
 800a86a:	429d      	cmp	r5, r3
 800a86c:	bf08      	it	eq
 800a86e:	68f5      	ldreq	r5, [r6, #12]
 800a870:	e7da      	b.n	800a828 <_vfiprintf_r+0x20>
 800a872:	89ab      	ldrh	r3, [r5, #12]
 800a874:	0598      	lsls	r0, r3, #22
 800a876:	d4ed      	bmi.n	800a854 <_vfiprintf_r+0x4c>
 800a878:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a87a:	f7ff fa31 	bl	8009ce0 <__retarget_lock_release_recursive>
 800a87e:	e7e9      	b.n	800a854 <_vfiprintf_r+0x4c>
 800a880:	2300      	movs	r3, #0
 800a882:	9309      	str	r3, [sp, #36]	; 0x24
 800a884:	2320      	movs	r3, #32
 800a886:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a88a:	2330      	movs	r3, #48	; 0x30
 800a88c:	f04f 0901 	mov.w	r9, #1
 800a890:	f8cd 800c 	str.w	r8, [sp, #12]
 800a894:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 800aa54 <_vfiprintf_r+0x24c>
 800a898:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a89c:	4623      	mov	r3, r4
 800a89e:	469a      	mov	sl, r3
 800a8a0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a8a4:	b10a      	cbz	r2, 800a8aa <_vfiprintf_r+0xa2>
 800a8a6:	2a25      	cmp	r2, #37	; 0x25
 800a8a8:	d1f9      	bne.n	800a89e <_vfiprintf_r+0x96>
 800a8aa:	ebba 0b04 	subs.w	fp, sl, r4
 800a8ae:	d00b      	beq.n	800a8c8 <_vfiprintf_r+0xc0>
 800a8b0:	465b      	mov	r3, fp
 800a8b2:	4622      	mov	r2, r4
 800a8b4:	4629      	mov	r1, r5
 800a8b6:	4630      	mov	r0, r6
 800a8b8:	f7ff ff93 	bl	800a7e2 <__sfputs_r>
 800a8bc:	3001      	adds	r0, #1
 800a8be:	f000 80aa 	beq.w	800aa16 <_vfiprintf_r+0x20e>
 800a8c2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a8c4:	445a      	add	r2, fp
 800a8c6:	9209      	str	r2, [sp, #36]	; 0x24
 800a8c8:	f89a 3000 	ldrb.w	r3, [sl]
 800a8cc:	2b00      	cmp	r3, #0
 800a8ce:	f000 80a2 	beq.w	800aa16 <_vfiprintf_r+0x20e>
 800a8d2:	2300      	movs	r3, #0
 800a8d4:	f04f 32ff 	mov.w	r2, #4294967295
 800a8d8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a8dc:	f10a 0a01 	add.w	sl, sl, #1
 800a8e0:	9304      	str	r3, [sp, #16]
 800a8e2:	9307      	str	r3, [sp, #28]
 800a8e4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a8e8:	931a      	str	r3, [sp, #104]	; 0x68
 800a8ea:	4654      	mov	r4, sl
 800a8ec:	2205      	movs	r2, #5
 800a8ee:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a8f2:	4858      	ldr	r0, [pc, #352]	; (800aa54 <_vfiprintf_r+0x24c>)
 800a8f4:	f7ff fa5a 	bl	8009dac <memchr>
 800a8f8:	9a04      	ldr	r2, [sp, #16]
 800a8fa:	b9d8      	cbnz	r0, 800a934 <_vfiprintf_r+0x12c>
 800a8fc:	06d1      	lsls	r1, r2, #27
 800a8fe:	bf44      	itt	mi
 800a900:	2320      	movmi	r3, #32
 800a902:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a906:	0713      	lsls	r3, r2, #28
 800a908:	bf44      	itt	mi
 800a90a:	232b      	movmi	r3, #43	; 0x2b
 800a90c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a910:	f89a 3000 	ldrb.w	r3, [sl]
 800a914:	2b2a      	cmp	r3, #42	; 0x2a
 800a916:	d015      	beq.n	800a944 <_vfiprintf_r+0x13c>
 800a918:	4654      	mov	r4, sl
 800a91a:	2000      	movs	r0, #0
 800a91c:	f04f 0c0a 	mov.w	ip, #10
 800a920:	9a07      	ldr	r2, [sp, #28]
 800a922:	4621      	mov	r1, r4
 800a924:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a928:	3b30      	subs	r3, #48	; 0x30
 800a92a:	2b09      	cmp	r3, #9
 800a92c:	d94e      	bls.n	800a9cc <_vfiprintf_r+0x1c4>
 800a92e:	b1b0      	cbz	r0, 800a95e <_vfiprintf_r+0x156>
 800a930:	9207      	str	r2, [sp, #28]
 800a932:	e014      	b.n	800a95e <_vfiprintf_r+0x156>
 800a934:	eba0 0308 	sub.w	r3, r0, r8
 800a938:	fa09 f303 	lsl.w	r3, r9, r3
 800a93c:	4313      	orrs	r3, r2
 800a93e:	46a2      	mov	sl, r4
 800a940:	9304      	str	r3, [sp, #16]
 800a942:	e7d2      	b.n	800a8ea <_vfiprintf_r+0xe2>
 800a944:	9b03      	ldr	r3, [sp, #12]
 800a946:	1d19      	adds	r1, r3, #4
 800a948:	681b      	ldr	r3, [r3, #0]
 800a94a:	9103      	str	r1, [sp, #12]
 800a94c:	2b00      	cmp	r3, #0
 800a94e:	bfbb      	ittet	lt
 800a950:	425b      	neglt	r3, r3
 800a952:	f042 0202 	orrlt.w	r2, r2, #2
 800a956:	9307      	strge	r3, [sp, #28]
 800a958:	9307      	strlt	r3, [sp, #28]
 800a95a:	bfb8      	it	lt
 800a95c:	9204      	strlt	r2, [sp, #16]
 800a95e:	7823      	ldrb	r3, [r4, #0]
 800a960:	2b2e      	cmp	r3, #46	; 0x2e
 800a962:	d10c      	bne.n	800a97e <_vfiprintf_r+0x176>
 800a964:	7863      	ldrb	r3, [r4, #1]
 800a966:	2b2a      	cmp	r3, #42	; 0x2a
 800a968:	d135      	bne.n	800a9d6 <_vfiprintf_r+0x1ce>
 800a96a:	9b03      	ldr	r3, [sp, #12]
 800a96c:	3402      	adds	r4, #2
 800a96e:	1d1a      	adds	r2, r3, #4
 800a970:	681b      	ldr	r3, [r3, #0]
 800a972:	9203      	str	r2, [sp, #12]
 800a974:	2b00      	cmp	r3, #0
 800a976:	bfb8      	it	lt
 800a978:	f04f 33ff 	movlt.w	r3, #4294967295
 800a97c:	9305      	str	r3, [sp, #20]
 800a97e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800aa64 <_vfiprintf_r+0x25c>
 800a982:	2203      	movs	r2, #3
 800a984:	4650      	mov	r0, sl
 800a986:	7821      	ldrb	r1, [r4, #0]
 800a988:	f7ff fa10 	bl	8009dac <memchr>
 800a98c:	b140      	cbz	r0, 800a9a0 <_vfiprintf_r+0x198>
 800a98e:	2340      	movs	r3, #64	; 0x40
 800a990:	eba0 000a 	sub.w	r0, r0, sl
 800a994:	fa03 f000 	lsl.w	r0, r3, r0
 800a998:	9b04      	ldr	r3, [sp, #16]
 800a99a:	3401      	adds	r4, #1
 800a99c:	4303      	orrs	r3, r0
 800a99e:	9304      	str	r3, [sp, #16]
 800a9a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a9a4:	2206      	movs	r2, #6
 800a9a6:	482c      	ldr	r0, [pc, #176]	; (800aa58 <_vfiprintf_r+0x250>)
 800a9a8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a9ac:	f7ff f9fe 	bl	8009dac <memchr>
 800a9b0:	2800      	cmp	r0, #0
 800a9b2:	d03f      	beq.n	800aa34 <_vfiprintf_r+0x22c>
 800a9b4:	4b29      	ldr	r3, [pc, #164]	; (800aa5c <_vfiprintf_r+0x254>)
 800a9b6:	bb1b      	cbnz	r3, 800aa00 <_vfiprintf_r+0x1f8>
 800a9b8:	9b03      	ldr	r3, [sp, #12]
 800a9ba:	3307      	adds	r3, #7
 800a9bc:	f023 0307 	bic.w	r3, r3, #7
 800a9c0:	3308      	adds	r3, #8
 800a9c2:	9303      	str	r3, [sp, #12]
 800a9c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a9c6:	443b      	add	r3, r7
 800a9c8:	9309      	str	r3, [sp, #36]	; 0x24
 800a9ca:	e767      	b.n	800a89c <_vfiprintf_r+0x94>
 800a9cc:	460c      	mov	r4, r1
 800a9ce:	2001      	movs	r0, #1
 800a9d0:	fb0c 3202 	mla	r2, ip, r2, r3
 800a9d4:	e7a5      	b.n	800a922 <_vfiprintf_r+0x11a>
 800a9d6:	2300      	movs	r3, #0
 800a9d8:	f04f 0c0a 	mov.w	ip, #10
 800a9dc:	4619      	mov	r1, r3
 800a9de:	3401      	adds	r4, #1
 800a9e0:	9305      	str	r3, [sp, #20]
 800a9e2:	4620      	mov	r0, r4
 800a9e4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a9e8:	3a30      	subs	r2, #48	; 0x30
 800a9ea:	2a09      	cmp	r2, #9
 800a9ec:	d903      	bls.n	800a9f6 <_vfiprintf_r+0x1ee>
 800a9ee:	2b00      	cmp	r3, #0
 800a9f0:	d0c5      	beq.n	800a97e <_vfiprintf_r+0x176>
 800a9f2:	9105      	str	r1, [sp, #20]
 800a9f4:	e7c3      	b.n	800a97e <_vfiprintf_r+0x176>
 800a9f6:	4604      	mov	r4, r0
 800a9f8:	2301      	movs	r3, #1
 800a9fa:	fb0c 2101 	mla	r1, ip, r1, r2
 800a9fe:	e7f0      	b.n	800a9e2 <_vfiprintf_r+0x1da>
 800aa00:	ab03      	add	r3, sp, #12
 800aa02:	9300      	str	r3, [sp, #0]
 800aa04:	462a      	mov	r2, r5
 800aa06:	4630      	mov	r0, r6
 800aa08:	4b15      	ldr	r3, [pc, #84]	; (800aa60 <_vfiprintf_r+0x258>)
 800aa0a:	a904      	add	r1, sp, #16
 800aa0c:	f7fd fbee 	bl	80081ec <_printf_float>
 800aa10:	4607      	mov	r7, r0
 800aa12:	1c78      	adds	r0, r7, #1
 800aa14:	d1d6      	bne.n	800a9c4 <_vfiprintf_r+0x1bc>
 800aa16:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800aa18:	07d9      	lsls	r1, r3, #31
 800aa1a:	d405      	bmi.n	800aa28 <_vfiprintf_r+0x220>
 800aa1c:	89ab      	ldrh	r3, [r5, #12]
 800aa1e:	059a      	lsls	r2, r3, #22
 800aa20:	d402      	bmi.n	800aa28 <_vfiprintf_r+0x220>
 800aa22:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800aa24:	f7ff f95c 	bl	8009ce0 <__retarget_lock_release_recursive>
 800aa28:	89ab      	ldrh	r3, [r5, #12]
 800aa2a:	065b      	lsls	r3, r3, #25
 800aa2c:	f53f af12 	bmi.w	800a854 <_vfiprintf_r+0x4c>
 800aa30:	9809      	ldr	r0, [sp, #36]	; 0x24
 800aa32:	e711      	b.n	800a858 <_vfiprintf_r+0x50>
 800aa34:	ab03      	add	r3, sp, #12
 800aa36:	9300      	str	r3, [sp, #0]
 800aa38:	462a      	mov	r2, r5
 800aa3a:	4630      	mov	r0, r6
 800aa3c:	4b08      	ldr	r3, [pc, #32]	; (800aa60 <_vfiprintf_r+0x258>)
 800aa3e:	a904      	add	r1, sp, #16
 800aa40:	f7fd fe70 	bl	8008724 <_printf_i>
 800aa44:	e7e4      	b.n	800aa10 <_vfiprintf_r+0x208>
 800aa46:	bf00      	nop
 800aa48:	0800d624 	.word	0x0800d624
 800aa4c:	0800d644 	.word	0x0800d644
 800aa50:	0800d604 	.word	0x0800d604
 800aa54:	0800d7c4 	.word	0x0800d7c4
 800aa58:	0800d7ce 	.word	0x0800d7ce
 800aa5c:	080081ed 	.word	0x080081ed
 800aa60:	0800a7e3 	.word	0x0800a7e3
 800aa64:	0800d7ca 	.word	0x0800d7ca

0800aa68 <__sread>:
 800aa68:	b510      	push	{r4, lr}
 800aa6a:	460c      	mov	r4, r1
 800aa6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aa70:	f000 f916 	bl	800aca0 <_read_r>
 800aa74:	2800      	cmp	r0, #0
 800aa76:	bfab      	itete	ge
 800aa78:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800aa7a:	89a3      	ldrhlt	r3, [r4, #12]
 800aa7c:	181b      	addge	r3, r3, r0
 800aa7e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800aa82:	bfac      	ite	ge
 800aa84:	6563      	strge	r3, [r4, #84]	; 0x54
 800aa86:	81a3      	strhlt	r3, [r4, #12]
 800aa88:	bd10      	pop	{r4, pc}

0800aa8a <__swrite>:
 800aa8a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aa8e:	461f      	mov	r7, r3
 800aa90:	898b      	ldrh	r3, [r1, #12]
 800aa92:	4605      	mov	r5, r0
 800aa94:	05db      	lsls	r3, r3, #23
 800aa96:	460c      	mov	r4, r1
 800aa98:	4616      	mov	r6, r2
 800aa9a:	d505      	bpl.n	800aaa8 <__swrite+0x1e>
 800aa9c:	2302      	movs	r3, #2
 800aa9e:	2200      	movs	r2, #0
 800aaa0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aaa4:	f000 f898 	bl	800abd8 <_lseek_r>
 800aaa8:	89a3      	ldrh	r3, [r4, #12]
 800aaaa:	4632      	mov	r2, r6
 800aaac:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800aab0:	81a3      	strh	r3, [r4, #12]
 800aab2:	4628      	mov	r0, r5
 800aab4:	463b      	mov	r3, r7
 800aab6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800aaba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800aabe:	f000 b817 	b.w	800aaf0 <_write_r>

0800aac2 <__sseek>:
 800aac2:	b510      	push	{r4, lr}
 800aac4:	460c      	mov	r4, r1
 800aac6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aaca:	f000 f885 	bl	800abd8 <_lseek_r>
 800aace:	1c43      	adds	r3, r0, #1
 800aad0:	89a3      	ldrh	r3, [r4, #12]
 800aad2:	bf15      	itete	ne
 800aad4:	6560      	strne	r0, [r4, #84]	; 0x54
 800aad6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800aada:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800aade:	81a3      	strheq	r3, [r4, #12]
 800aae0:	bf18      	it	ne
 800aae2:	81a3      	strhne	r3, [r4, #12]
 800aae4:	bd10      	pop	{r4, pc}

0800aae6 <__sclose>:
 800aae6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aaea:	f000 b831 	b.w	800ab50 <_close_r>
	...

0800aaf0 <_write_r>:
 800aaf0:	b538      	push	{r3, r4, r5, lr}
 800aaf2:	4604      	mov	r4, r0
 800aaf4:	4608      	mov	r0, r1
 800aaf6:	4611      	mov	r1, r2
 800aaf8:	2200      	movs	r2, #0
 800aafa:	4d05      	ldr	r5, [pc, #20]	; (800ab10 <_write_r+0x20>)
 800aafc:	602a      	str	r2, [r5, #0]
 800aafe:	461a      	mov	r2, r3
 800ab00:	f7f7 fd78 	bl	80025f4 <_write>
 800ab04:	1c43      	adds	r3, r0, #1
 800ab06:	d102      	bne.n	800ab0e <_write_r+0x1e>
 800ab08:	682b      	ldr	r3, [r5, #0]
 800ab0a:	b103      	cbz	r3, 800ab0e <_write_r+0x1e>
 800ab0c:	6023      	str	r3, [r4, #0]
 800ab0e:	bd38      	pop	{r3, r4, r5, pc}
 800ab10:	20000870 	.word	0x20000870

0800ab14 <__assert_func>:
 800ab14:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ab16:	4614      	mov	r4, r2
 800ab18:	461a      	mov	r2, r3
 800ab1a:	4b09      	ldr	r3, [pc, #36]	; (800ab40 <__assert_func+0x2c>)
 800ab1c:	4605      	mov	r5, r0
 800ab1e:	681b      	ldr	r3, [r3, #0]
 800ab20:	68d8      	ldr	r0, [r3, #12]
 800ab22:	b14c      	cbz	r4, 800ab38 <__assert_func+0x24>
 800ab24:	4b07      	ldr	r3, [pc, #28]	; (800ab44 <__assert_func+0x30>)
 800ab26:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ab2a:	9100      	str	r1, [sp, #0]
 800ab2c:	462b      	mov	r3, r5
 800ab2e:	4906      	ldr	r1, [pc, #24]	; (800ab48 <__assert_func+0x34>)
 800ab30:	f000 f81e 	bl	800ab70 <fiprintf>
 800ab34:	f000 f8d3 	bl	800acde <abort>
 800ab38:	4b04      	ldr	r3, [pc, #16]	; (800ab4c <__assert_func+0x38>)
 800ab3a:	461c      	mov	r4, r3
 800ab3c:	e7f3      	b.n	800ab26 <__assert_func+0x12>
 800ab3e:	bf00      	nop
 800ab40:	20000020 	.word	0x20000020
 800ab44:	0800d7d5 	.word	0x0800d7d5
 800ab48:	0800d7e2 	.word	0x0800d7e2
 800ab4c:	0800d810 	.word	0x0800d810

0800ab50 <_close_r>:
 800ab50:	b538      	push	{r3, r4, r5, lr}
 800ab52:	2300      	movs	r3, #0
 800ab54:	4d05      	ldr	r5, [pc, #20]	; (800ab6c <_close_r+0x1c>)
 800ab56:	4604      	mov	r4, r0
 800ab58:	4608      	mov	r0, r1
 800ab5a:	602b      	str	r3, [r5, #0]
 800ab5c:	f7f7 fd66 	bl	800262c <_close>
 800ab60:	1c43      	adds	r3, r0, #1
 800ab62:	d102      	bne.n	800ab6a <_close_r+0x1a>
 800ab64:	682b      	ldr	r3, [r5, #0]
 800ab66:	b103      	cbz	r3, 800ab6a <_close_r+0x1a>
 800ab68:	6023      	str	r3, [r4, #0]
 800ab6a:	bd38      	pop	{r3, r4, r5, pc}
 800ab6c:	20000870 	.word	0x20000870

0800ab70 <fiprintf>:
 800ab70:	b40e      	push	{r1, r2, r3}
 800ab72:	b503      	push	{r0, r1, lr}
 800ab74:	4601      	mov	r1, r0
 800ab76:	ab03      	add	r3, sp, #12
 800ab78:	4805      	ldr	r0, [pc, #20]	; (800ab90 <fiprintf+0x20>)
 800ab7a:	f853 2b04 	ldr.w	r2, [r3], #4
 800ab7e:	6800      	ldr	r0, [r0, #0]
 800ab80:	9301      	str	r3, [sp, #4]
 800ab82:	f7ff fe41 	bl	800a808 <_vfiprintf_r>
 800ab86:	b002      	add	sp, #8
 800ab88:	f85d eb04 	ldr.w	lr, [sp], #4
 800ab8c:	b003      	add	sp, #12
 800ab8e:	4770      	bx	lr
 800ab90:	20000020 	.word	0x20000020

0800ab94 <_fstat_r>:
 800ab94:	b538      	push	{r3, r4, r5, lr}
 800ab96:	2300      	movs	r3, #0
 800ab98:	4d06      	ldr	r5, [pc, #24]	; (800abb4 <_fstat_r+0x20>)
 800ab9a:	4604      	mov	r4, r0
 800ab9c:	4608      	mov	r0, r1
 800ab9e:	4611      	mov	r1, r2
 800aba0:	602b      	str	r3, [r5, #0]
 800aba2:	f7f7 fd4e 	bl	8002642 <_fstat>
 800aba6:	1c43      	adds	r3, r0, #1
 800aba8:	d102      	bne.n	800abb0 <_fstat_r+0x1c>
 800abaa:	682b      	ldr	r3, [r5, #0]
 800abac:	b103      	cbz	r3, 800abb0 <_fstat_r+0x1c>
 800abae:	6023      	str	r3, [r4, #0]
 800abb0:	bd38      	pop	{r3, r4, r5, pc}
 800abb2:	bf00      	nop
 800abb4:	20000870 	.word	0x20000870

0800abb8 <_isatty_r>:
 800abb8:	b538      	push	{r3, r4, r5, lr}
 800abba:	2300      	movs	r3, #0
 800abbc:	4d05      	ldr	r5, [pc, #20]	; (800abd4 <_isatty_r+0x1c>)
 800abbe:	4604      	mov	r4, r0
 800abc0:	4608      	mov	r0, r1
 800abc2:	602b      	str	r3, [r5, #0]
 800abc4:	f7f7 fd4c 	bl	8002660 <_isatty>
 800abc8:	1c43      	adds	r3, r0, #1
 800abca:	d102      	bne.n	800abd2 <_isatty_r+0x1a>
 800abcc:	682b      	ldr	r3, [r5, #0]
 800abce:	b103      	cbz	r3, 800abd2 <_isatty_r+0x1a>
 800abd0:	6023      	str	r3, [r4, #0]
 800abd2:	bd38      	pop	{r3, r4, r5, pc}
 800abd4:	20000870 	.word	0x20000870

0800abd8 <_lseek_r>:
 800abd8:	b538      	push	{r3, r4, r5, lr}
 800abda:	4604      	mov	r4, r0
 800abdc:	4608      	mov	r0, r1
 800abde:	4611      	mov	r1, r2
 800abe0:	2200      	movs	r2, #0
 800abe2:	4d05      	ldr	r5, [pc, #20]	; (800abf8 <_lseek_r+0x20>)
 800abe4:	602a      	str	r2, [r5, #0]
 800abe6:	461a      	mov	r2, r3
 800abe8:	f7f7 fd44 	bl	8002674 <_lseek>
 800abec:	1c43      	adds	r3, r0, #1
 800abee:	d102      	bne.n	800abf6 <_lseek_r+0x1e>
 800abf0:	682b      	ldr	r3, [r5, #0]
 800abf2:	b103      	cbz	r3, 800abf6 <_lseek_r+0x1e>
 800abf4:	6023      	str	r3, [r4, #0]
 800abf6:	bd38      	pop	{r3, r4, r5, pc}
 800abf8:	20000870 	.word	0x20000870

0800abfc <__ascii_mbtowc>:
 800abfc:	b082      	sub	sp, #8
 800abfe:	b901      	cbnz	r1, 800ac02 <__ascii_mbtowc+0x6>
 800ac00:	a901      	add	r1, sp, #4
 800ac02:	b142      	cbz	r2, 800ac16 <__ascii_mbtowc+0x1a>
 800ac04:	b14b      	cbz	r3, 800ac1a <__ascii_mbtowc+0x1e>
 800ac06:	7813      	ldrb	r3, [r2, #0]
 800ac08:	600b      	str	r3, [r1, #0]
 800ac0a:	7812      	ldrb	r2, [r2, #0]
 800ac0c:	1e10      	subs	r0, r2, #0
 800ac0e:	bf18      	it	ne
 800ac10:	2001      	movne	r0, #1
 800ac12:	b002      	add	sp, #8
 800ac14:	4770      	bx	lr
 800ac16:	4610      	mov	r0, r2
 800ac18:	e7fb      	b.n	800ac12 <__ascii_mbtowc+0x16>
 800ac1a:	f06f 0001 	mvn.w	r0, #1
 800ac1e:	e7f8      	b.n	800ac12 <__ascii_mbtowc+0x16>

0800ac20 <memmove>:
 800ac20:	4288      	cmp	r0, r1
 800ac22:	b510      	push	{r4, lr}
 800ac24:	eb01 0402 	add.w	r4, r1, r2
 800ac28:	d902      	bls.n	800ac30 <memmove+0x10>
 800ac2a:	4284      	cmp	r4, r0
 800ac2c:	4623      	mov	r3, r4
 800ac2e:	d807      	bhi.n	800ac40 <memmove+0x20>
 800ac30:	1e43      	subs	r3, r0, #1
 800ac32:	42a1      	cmp	r1, r4
 800ac34:	d008      	beq.n	800ac48 <memmove+0x28>
 800ac36:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ac3a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ac3e:	e7f8      	b.n	800ac32 <memmove+0x12>
 800ac40:	4601      	mov	r1, r0
 800ac42:	4402      	add	r2, r0
 800ac44:	428a      	cmp	r2, r1
 800ac46:	d100      	bne.n	800ac4a <memmove+0x2a>
 800ac48:	bd10      	pop	{r4, pc}
 800ac4a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ac4e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ac52:	e7f7      	b.n	800ac44 <memmove+0x24>

0800ac54 <_realloc_r>:
 800ac54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac56:	4607      	mov	r7, r0
 800ac58:	4614      	mov	r4, r2
 800ac5a:	460e      	mov	r6, r1
 800ac5c:	b921      	cbnz	r1, 800ac68 <_realloc_r+0x14>
 800ac5e:	4611      	mov	r1, r2
 800ac60:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800ac64:	f7fd b9ca 	b.w	8007ffc <_malloc_r>
 800ac68:	b922      	cbnz	r2, 800ac74 <_realloc_r+0x20>
 800ac6a:	f7fd f97b 	bl	8007f64 <_free_r>
 800ac6e:	4625      	mov	r5, r4
 800ac70:	4628      	mov	r0, r5
 800ac72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ac74:	f000 f83a 	bl	800acec <_malloc_usable_size_r>
 800ac78:	42a0      	cmp	r0, r4
 800ac7a:	d20f      	bcs.n	800ac9c <_realloc_r+0x48>
 800ac7c:	4621      	mov	r1, r4
 800ac7e:	4638      	mov	r0, r7
 800ac80:	f7fd f9bc 	bl	8007ffc <_malloc_r>
 800ac84:	4605      	mov	r5, r0
 800ac86:	2800      	cmp	r0, #0
 800ac88:	d0f2      	beq.n	800ac70 <_realloc_r+0x1c>
 800ac8a:	4631      	mov	r1, r6
 800ac8c:	4622      	mov	r2, r4
 800ac8e:	f7fd f953 	bl	8007f38 <memcpy>
 800ac92:	4631      	mov	r1, r6
 800ac94:	4638      	mov	r0, r7
 800ac96:	f7fd f965 	bl	8007f64 <_free_r>
 800ac9a:	e7e9      	b.n	800ac70 <_realloc_r+0x1c>
 800ac9c:	4635      	mov	r5, r6
 800ac9e:	e7e7      	b.n	800ac70 <_realloc_r+0x1c>

0800aca0 <_read_r>:
 800aca0:	b538      	push	{r3, r4, r5, lr}
 800aca2:	4604      	mov	r4, r0
 800aca4:	4608      	mov	r0, r1
 800aca6:	4611      	mov	r1, r2
 800aca8:	2200      	movs	r2, #0
 800acaa:	4d05      	ldr	r5, [pc, #20]	; (800acc0 <_read_r+0x20>)
 800acac:	602a      	str	r2, [r5, #0]
 800acae:	461a      	mov	r2, r3
 800acb0:	f7f7 fc83 	bl	80025ba <_read>
 800acb4:	1c43      	adds	r3, r0, #1
 800acb6:	d102      	bne.n	800acbe <_read_r+0x1e>
 800acb8:	682b      	ldr	r3, [r5, #0]
 800acba:	b103      	cbz	r3, 800acbe <_read_r+0x1e>
 800acbc:	6023      	str	r3, [r4, #0]
 800acbe:	bd38      	pop	{r3, r4, r5, pc}
 800acc0:	20000870 	.word	0x20000870

0800acc4 <__ascii_wctomb>:
 800acc4:	4603      	mov	r3, r0
 800acc6:	4608      	mov	r0, r1
 800acc8:	b141      	cbz	r1, 800acdc <__ascii_wctomb+0x18>
 800acca:	2aff      	cmp	r2, #255	; 0xff
 800accc:	d904      	bls.n	800acd8 <__ascii_wctomb+0x14>
 800acce:	228a      	movs	r2, #138	; 0x8a
 800acd0:	f04f 30ff 	mov.w	r0, #4294967295
 800acd4:	601a      	str	r2, [r3, #0]
 800acd6:	4770      	bx	lr
 800acd8:	2001      	movs	r0, #1
 800acda:	700a      	strb	r2, [r1, #0]
 800acdc:	4770      	bx	lr

0800acde <abort>:
 800acde:	2006      	movs	r0, #6
 800ace0:	b508      	push	{r3, lr}
 800ace2:	f000 f833 	bl	800ad4c <raise>
 800ace6:	2001      	movs	r0, #1
 800ace8:	f7f7 fc5d 	bl	80025a6 <_exit>

0800acec <_malloc_usable_size_r>:
 800acec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800acf0:	1f18      	subs	r0, r3, #4
 800acf2:	2b00      	cmp	r3, #0
 800acf4:	bfbc      	itt	lt
 800acf6:	580b      	ldrlt	r3, [r1, r0]
 800acf8:	18c0      	addlt	r0, r0, r3
 800acfa:	4770      	bx	lr

0800acfc <_raise_r>:
 800acfc:	291f      	cmp	r1, #31
 800acfe:	b538      	push	{r3, r4, r5, lr}
 800ad00:	4604      	mov	r4, r0
 800ad02:	460d      	mov	r5, r1
 800ad04:	d904      	bls.n	800ad10 <_raise_r+0x14>
 800ad06:	2316      	movs	r3, #22
 800ad08:	6003      	str	r3, [r0, #0]
 800ad0a:	f04f 30ff 	mov.w	r0, #4294967295
 800ad0e:	bd38      	pop	{r3, r4, r5, pc}
 800ad10:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800ad12:	b112      	cbz	r2, 800ad1a <_raise_r+0x1e>
 800ad14:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ad18:	b94b      	cbnz	r3, 800ad2e <_raise_r+0x32>
 800ad1a:	4620      	mov	r0, r4
 800ad1c:	f000 f830 	bl	800ad80 <_getpid_r>
 800ad20:	462a      	mov	r2, r5
 800ad22:	4601      	mov	r1, r0
 800ad24:	4620      	mov	r0, r4
 800ad26:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ad2a:	f000 b817 	b.w	800ad5c <_kill_r>
 800ad2e:	2b01      	cmp	r3, #1
 800ad30:	d00a      	beq.n	800ad48 <_raise_r+0x4c>
 800ad32:	1c59      	adds	r1, r3, #1
 800ad34:	d103      	bne.n	800ad3e <_raise_r+0x42>
 800ad36:	2316      	movs	r3, #22
 800ad38:	6003      	str	r3, [r0, #0]
 800ad3a:	2001      	movs	r0, #1
 800ad3c:	e7e7      	b.n	800ad0e <_raise_r+0x12>
 800ad3e:	2400      	movs	r4, #0
 800ad40:	4628      	mov	r0, r5
 800ad42:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800ad46:	4798      	blx	r3
 800ad48:	2000      	movs	r0, #0
 800ad4a:	e7e0      	b.n	800ad0e <_raise_r+0x12>

0800ad4c <raise>:
 800ad4c:	4b02      	ldr	r3, [pc, #8]	; (800ad58 <raise+0xc>)
 800ad4e:	4601      	mov	r1, r0
 800ad50:	6818      	ldr	r0, [r3, #0]
 800ad52:	f7ff bfd3 	b.w	800acfc <_raise_r>
 800ad56:	bf00      	nop
 800ad58:	20000020 	.word	0x20000020

0800ad5c <_kill_r>:
 800ad5c:	b538      	push	{r3, r4, r5, lr}
 800ad5e:	2300      	movs	r3, #0
 800ad60:	4d06      	ldr	r5, [pc, #24]	; (800ad7c <_kill_r+0x20>)
 800ad62:	4604      	mov	r4, r0
 800ad64:	4608      	mov	r0, r1
 800ad66:	4611      	mov	r1, r2
 800ad68:	602b      	str	r3, [r5, #0]
 800ad6a:	f7f7 fc0c 	bl	8002586 <_kill>
 800ad6e:	1c43      	adds	r3, r0, #1
 800ad70:	d102      	bne.n	800ad78 <_kill_r+0x1c>
 800ad72:	682b      	ldr	r3, [r5, #0]
 800ad74:	b103      	cbz	r3, 800ad78 <_kill_r+0x1c>
 800ad76:	6023      	str	r3, [r4, #0]
 800ad78:	bd38      	pop	{r3, r4, r5, pc}
 800ad7a:	bf00      	nop
 800ad7c:	20000870 	.word	0x20000870

0800ad80 <_getpid_r>:
 800ad80:	f7f7 bbfa 	b.w	8002578 <_getpid>

0800ad84 <_init>:
 800ad84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad86:	bf00      	nop
 800ad88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ad8a:	bc08      	pop	{r3}
 800ad8c:	469e      	mov	lr, r3
 800ad8e:	4770      	bx	lr

0800ad90 <_fini>:
 800ad90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad92:	bf00      	nop
 800ad94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ad96:	bc08      	pop	{r3}
 800ad98:	469e      	mov	lr, r3
 800ad9a:	4770      	bx	lr
