$date
	Mon Jun 10 18:16:40 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module top_module_tb $end
$var wire 1 ! Q $end
$var reg 4 " inputs [3:0] $end
$scope module uut $end
$var wire 1 # L $end
$var wire 1 $ clk $end
$var wire 1 % q_in $end
$var wire 1 & r_in $end
$var reg 1 ! Q $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 ' i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 '
0&
0%
0$
0#
b0 "
x!
$end
#10000
0!
1$
b1 "
b1 '
#20000
0$
1#
b10 "
b10 '
#30000
1$
b11 "
b11 '
#40000
0$
0#
1&
b100 "
b100 '
#50000
1$
b101 "
b101 '
#60000
0$
1#
b110 "
b110 '
#70000
1!
1$
b111 "
b111 '
#80000
0$
0#
0&
1%
b1000 "
b1000 '
#90000
1$
b1001 "
b1001 '
#100000
0$
1#
b1010 "
b1010 '
#110000
0!
1$
b1011 "
b1011 '
#120000
0$
0#
1&
b1100 "
b1100 '
#130000
1!
1$
b1101 "
b1101 '
#140000
0$
1#
b1110 "
b1110 '
#150000
1$
b1111 "
b1111 '
#160000
b10000 '
