# lib
SystemVerilog library with different IPs
Main branch is just for releases.
Development branch for minor releases.
Dev/* Active development of an item.
feature/* Feature development off of a Dev/* branch.
