INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis/2020.1/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'RicNid' on host 'desktop-t43kdvg' (Windows NT_amd64 version 6.2) on Thu Oct 15 21:58:21 +0800 2020
INFO: [HLS 200-10] In directory 'E:/LtrProjects/SharedProjects/HLS'
Sourcing Tcl script 'E:/LtrProjects/SharedProjects/HLS/CONV_LAYER/explore_indexing/csim.tcl'
INFO: [HLS 200-10] Opening project 'E:/LtrProjects/SharedProjects/HLS/CONV_LAYER'.
INFO: [HLS 200-10] Adding design file 'CONV_LAYER/buf2pe_indexing.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'CONV_LAYER/test_buf2pe.cpp' to the project
INFO: [HLS 200-10] Opening solution 'E:/LtrProjects/SharedProjects/HLS/CONV_LAYER/explore_indexing'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-1505.html
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../buf2pe_indexing.cpp in debug mode
   Generating csim.exe
In file included from C:/Xilinx/Vitis/2020.1/include/floating_point_v7_0_bitacc_cmodel.h:144:0,
                 from C:/Xilinx/Vitis/2020.1/include/hls_fpo.h:189,
                 from C:/Xilinx/Vitis/2020.1/include/hls_half_fpo.h:64,
                 from C:/Xilinx/Vitis/2020.1/include/hls_half.h:71,
                 from C:/Xilinx/Vitis/2020.1/include/etc/ap_private.h:91,
                 from C:/Xilinx/Vitis/2020.1/include/ap_common.h:646,
                 from C:/Xilinx/Vitis/2020.1/include/ap_int.h:55,
                 from ../../../conv.h:4,
                 from ../../../buf2pe_indexing.cpp:1:
C:/Xilinx/Vitis/2020.1/include/gmp.h:63:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from C:/Xilinx/Vitis/2020.1/include/hls_fpo.h:189:0,
                 from C:/Xilinx/Vitis/2020.1/include/hls_half_fpo.h:64,
                 from C:/Xilinx/Vitis/2020.1/include/hls_half.h:71,
                 from C:/Xilinx/Vitis/2020.1/include/etc/ap_private.h:91,
                 from C:/Xilinx/Vitis/2020.1/include/ap_common.h:646,
                 from C:/Xilinx/Vitis/2020.1/include/ap_int.h:55,
                 from ../../../conv.h:4,
                 from ../../../buf2pe_indexing.cpp:1:
C:/Xilinx/Vitis/2020.1/include/floating_point_v7_0_bitacc_cmodel.h:136:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
In file included from ../../../buf2pe_indexing.cpp:1:0:
../../../conv.h:8:21: warning: extra tokens at end of #include directive
 #include "assert.h" counter
                     ^~~~~~~
Hello?
-1 0 0 0  || -1 11 12 13  || -1 21 22 23  || 
0 0 0 0  || 11 12 13 14  || 21 22 23 24  || 
0 0 0 0  || 12 13 14 15  || 22 23 24 25  || 
-1 11 12 0  || -1 21 22 15  || -1 31 32 33  || 
11 12 13 0  || 21 22 23 15  || 31 32 33 34  || 
12 13 14 0  || 22 23 24 15  || 32 33 34 35  || 
-1 21 22 0  || -1 31 32 15  || -1 41 42 43  || 
21 22 23 0  || 31 32 33 15  || 41 42 43 44  || 
22 23 24 0  || 32 33 34 15  || 42 43 44 45  || 
--------------------------------
0 0 0 0  || 13 11 12 13  || 23 21 22 23  || 
0 0 0 0  || 11 12 13 14  || 21 22 23 24  || 
0 0 0 -1  || 12 13 14 -1  || 22 23 24 -1  || 
13 11 12 -1  || 23 21 22 -1  || 33 31 32 33  || 
11 12 13 -1  || 21 22 23 -1  || 31 32 33 34  || 
12 13 14 -1  || 22 23 24 -1  || 32 33 34 -1  || 
23 21 22 -1  || 33 31 32 -1  || 43 41 42 43  || 
21 22 23 -1  || 31 32 33 -1  || 41 42 43 44  || 
22 23 24 -1  || 32 33 34 -1  || 42 43 44 -1  || 
--------------------------------
-1 0 0 0  || -1 11 12 13  || -1 21 22 23  || 
0 0 0 0  || 11 12 13 14  || 21 22 23 24  || 
0 0 0 0  || 12 13 14 15  || 22 23 24 25  || 
-1 11 12 0  || -1 21 22 15  || -1 31 32 33  || 
11 12 13 0  || 21 22 23 15  || 31 32 33 34  || 
12 13 14 0  || 22 23 24 15  || 32 33 34 35  || 
-1 21 22 0  || -1 31 32 15  || -1 41 42 43  || 
21 22 23 0  || 31 32 33 15  || 41 42 43 44  || 
22 23 24 0  || 32 33 34 15  || 42 43 44 45  || 
--------------------------------
0 0 0 0  || 13 11 12 13  || 23 21 22 23  || 
0 0 0 0  || 11 12 13 14  || 21 22 23 24  || 
0 0 0 -1  || 12 13 14 -1  || 22 23 24 -1  || 
13 11 12 -1  || 23 21 22 -1  || 33 31 32 33  || 
11 12 13 -1  || 21 22 23 -1  || 31 32 33 34  || 
12 13 14 -1  || 22 23 24 -1  || 32 33 34 -1  || 
23 21 22 -1  || 33 31 32 -1  || 43 41 42 43  || 
21 22 23 -1  || 31 32 33 -1  || 41 42 43 44  || 
22 23 24 -1  || 32 33 34 -1  || 42 43 44 -1  || 
--------------------------------
WARNING: Hls::stream 'hls::stream<ap_int<8>, 0>.11' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_int<8>, 0>.10' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_int<8>, 0>.9' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_int<8>, 0>.8' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_int<8>, 0>.7' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_int<8>, 0>.6' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_int<8>, 0>.5' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_int<8>, 0>.4' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_int<8>, 0>.3' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_int<8>, 0>.2' contains leftover data, which may result in RTL simulation hanging.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
