Coverage Report by DU with details

=================================================================================
=== Design Unit: work.coverage_sv_unit
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                       145        75        70    51.72%

================================Branch Details================================

Branch Coverage for Design Unit work.coverage_sv_unit

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File transaction.sv
------------------------------------CASE Branch------------------------------------
    224                                     1025     Count coming in to CASE
    225             1                         68     
    227             1                         83     
    229             1                         74     
    231             1                         61     
    233             1                         79     
    235             1                         70     
    237             1                         79     
    239             1                         68     
    242             1                         84     
    244             1                         79     
    245             1                         82     
    246             1                         70     
    247             1                         70     
    249             1                         58     
    250             1                    ***0***     
Branch totals: 14 hits of 15 branches = 93.33%

------------------------------------IF Branch------------------------------------
    226                                       68     Count coming in to IF
    226             1                         10     
    226             2                         58     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    228                                       83     Count coming in to IF
    228             1                          9     
    228             2                         74     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    230                                       74     Count coming in to IF
    230             1                          7     
    230             2                         67     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    232                                       61     Count coming in to IF
    232             1                          8     
    232             2                         53     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    234                                       79     Count coming in to IF
    234             1                          9     
    234             2                         70     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    236                                       70     Count coming in to IF
    236             1                          7     
    236             2                         63     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    238                                       79     Count coming in to IF
    238             1                          7     
    238             2                         72     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    241                                       68     Count coming in to IF
    241             1                          4     
    241             2                         64     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    243                                       84     Count coming in to IF
    243             1                         42     
    243             2                         42     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    244                                       79     Count coming in to IF
    244             2                         42     
    244             3                         37     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    245                                       82     Count coming in to IF
    245             2                          2     
    245             3                         80     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    246                                       70     Count coming in to IF
    246             2                         70     
    246             3                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    248                                       70     Count coming in to IF
    248             1                         31     
    248             2                         39     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    249                                       58     Count coming in to IF
    249             2                         25     
    249             3                         33     
Branch totals: 2 hits of 2 branches = 100.00%


  File coverage.sv
------------------------------------IF Branch------------------------------------
    69                                     50001     Count coming in to IF
    69              1                        914     
                                           49087     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


  File generator.sv
------------------------------------CASE Branch------------------------------------
    131                                     1000     Count coming in to CASE
    132             1                        334     
    136             1                        333     
    140             1                        333     
    143             1                    ***0***     
Branch totals: 3 hits of 4 branches = 75.00%

------------------------------------IF Branch------------------------------------
    149                                     1000     Count coming in to IF
    149             1                    ***0***     
                                            1000     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------CASE Branch------------------------------------
    372                                     1025     Count coming in to CASE
    373             1                         68     
    374             1                         83     
    375             1                         74     
    376             1                         61     
    377             1                         79     
    378             1                         70     
    379             1                         79     
    380             1                         68     
    381             1                         84     
    382             1                         79     
    383             1                         82     
    384             1                         70     
    385             1                         70     
    386             1                         58     
    387             1                    ***0***     
Branch totals: 14 hits of 15 branches = 93.33%

------------------------------------CASE Branch------------------------------------
    391                                     1025     Count coming in to CASE
    392             1                        113     
    393             1                         91     
    394             1                        102     
    395             1                         91     
    396             1                        109     
    397             1                         88     
    398             1                         82     
    399             1                         76     
    400             1                         77     
    401             1                        105     
    402             1                          2     
    403             1                         89     
Branch totals: 12 hits of 12 branches = 100.00%


  File monitor.sv
------------------------------------IF Branch------------------------------------
    51                                     50001     Count coming in to IF
    51              1                        914     
                                           49087     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


  File scoreboard.sv
------------------------------------IF Branch------------------------------------
    160                                  ***0***     Count coming in to IF
    160             1                    ***0***     
    162             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    165                                  ***0***     Count coming in to IF
    165             1                    ***0***     
    165             2                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    166                                  ***0***     Count coming in to IF
    166             1                    ***0***     
    166             2                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    170                                  ***0***     Count coming in to IF
    170             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    172                                  ***0***     Count coming in to IF
    172             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    177                                  ***0***     Count coming in to IF
    177             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    187                                  ***0***     Count coming in to IF
    187             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    188                                  ***0***     Count coming in to IF
    188             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    191                                  ***0***     Count coming in to IF
    191             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    201                                  ***0***     Count coming in to IF
    201             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    206                                  ***0***     Count coming in to IF
    206             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    215                                  ***0***     Count coming in to IF
    215             1                    ***0***     
    215             2                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    218                                  ***0***     Count coming in to IF
    218             1                    ***0***     
    218             2                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    221                                  ***0***     Count coming in to IF
    221             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    226                                  ***0***     Count coming in to IF
    226             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    227                                  ***0***     Count coming in to IF
    227             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    247                                  ***0***     Count coming in to IF
    247             1                    ***0***     
    249             1                    ***0***     
    251             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 4 branches = 0.00%

------------------------------------IF Branch------------------------------------
    257                                  ***0***     Count coming in to IF
    257             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------CASE Branch------------------------------------
    305                                  ***0***     Count coming in to CASE
    308             1                    ***0***     
    309             1                    ***0***     
    310             1                    ***0***     
    311             1                    ***0***     
    313             1                    ***0***     
    314             1                    ***0***     
    315             1                    ***0***     
    316             1                    ***0***     
    317             1                    ***0***     
    318             1                    ***0***     
    319             1                    ***0***     
    320             1                    ***0***     
    321             1                    ***0***     
    322             1                    ***0***     
    323             1                    ***0***     
Branch totals: 0 hits of 15 branches = 0.00%

------------------------------------IF Branch------------------------------------
    310                                  ***0***     Count coming in to IF
    310             2                    ***0***     
    310             3                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    312                                  ***0***     Count coming in to IF
    312             1                    ***0***     
    312             2                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    319                                  ***0***     Count coming in to IF
    319             2                    ***0***     
    319             3                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    320                                  ***0***     Count coming in to IF
    320             2                    ***0***     
    320             3                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    321                                  ***0***     Count coming in to IF
    321             2                    ***0***     
    321             3                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    322                                  ***0***     Count coming in to IF
    322             2                    ***0***     
    322             3                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      65         5        60     7.69%

================================Condition Details================================

Condition Coverage for Design Unit work.coverage_sv_unit --

  File transaction.sv
----------------Focused Condition View-------------------
Line       243 Item    1  (rs1 < rs2)
Condition totals: 1 of 1 input term covered = 100.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (rs1 < rs2)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (rs1 < rs2)_0         -                             
  Row   2:          1  (rs1 < rs2)_1         -                             

----------------Focused Condition View-------------------
Line       244 Item    1  (rs1 < rs2)
Condition totals: 1 of 1 input term covered = 100.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (rs1 < rs2)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (rs1 < rs2)_0         -                             
  Row   2:          1  (rs1 < rs2)_1         -                             

----------------Focused Condition View-------------------
Line       245 Item    1  (rs1 == rs2)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (rs1 == rs2)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (rs1 == rs2)_0        -                             
  Row   2:          1  (rs1 == rs2)_1        -                             

----------------Focused Condition View-------------------
Line       246 Item    1  (rs1 != rs2)
Condition totals: 0 of 1 input term covered = 0.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (rs1 != rs2)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (rs1 != rs2)_0        -                             
  Row   2:          1  (rs1 != rs2)_1        -                             

----------------Focused Condition View-------------------
Line       248 Item    1  (rs1 >= rs2)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (rs1 >= rs2)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (rs1 >= rs2)_0        -                             
  Row   2:          1  (rs1 >= rs2)_1        -                             

----------------Focused Condition View-------------------
Line       249 Item    1  (rs1 >= rs2)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (rs1 >= rs2)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (rs1 >= rs2)_0        -                             
  Row   2:          1  (rs1 >= rs2)_1        -                             






----------------Focused Condition View-------------------
Line       160 Item    1  ((rst_n === 1'b0) && (tx.o_exception !== 0) && (tx.o_ce !== 1'b0) && (tx.o_stall_from_alu !== 1'b0))
Condition totals: 0 of 4 input terms covered = 0.00%

                      Input Term   Covered  Reason for no coverage   Hint
                     -----------  --------  -----------------------  --------------
                (rst_n === 1'b0)         N  No hits                  Hit '_0' and '_1'
          (tx.o_exception !== 0)         N  No hits                  Hit '_0' and '_1'
              (tx.o_ce !== 1'b0)         N  No hits                  Hit '_0' and '_1'
  (tx.o_stall_from_alu !== 1'b0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                        Non-masking condition(s)      
 ---------  ---------  --------------------              -------------------------     
  Row   1:    ***0***  (rst_n === 1'b0)_0                -                             
  Row   2:    ***0***  (rst_n === 1'b0)_1                ((tx.o_exception !== 0) && ((tx.o_ce !== 1'b0) && (tx.o_stall_from_alu !== 1'b0)))
  Row   3:    ***0***  (tx.o_exception !== 0)_0          (rst_n === 1'b0)              
  Row   4:    ***0***  (tx.o_exception !== 0)_1          ((rst_n === 1'b0) && ((tx.o_ce !== 1'b0) && (tx.o_stall_from_alu !== 1'b0)))
  Row   5:    ***0***  (tx.o_ce !== 1'b0)_0              ((rst_n === 1'b0) && (tx.o_exception !== 0))
  Row   6:    ***0***  (tx.o_ce !== 1'b0)_1              ((rst_n === 1'b0) && (tx.o_exception !== 0) && (tx.o_stall_from_alu !== 1'b0))
  Row   7:    ***0***  (tx.o_stall_from_alu !== 1'b0)_0  ((rst_n === 1'b0) && (tx.o_exception !== 0) && (tx.o_ce !== 1'b0))
  Row   8:    ***0***  (tx.o_stall_from_alu !== 1'b0)_1  ((rst_n === 1'b0) && (tx.o_exception !== 0) && (tx.o_ce !== 1'b0))

----------------Focused Condition View-------------------
Line       165 Item    1  (opcode[5] || opcode[8])
Condition totals: 0 of 2 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
   opcode[5]         N  No hits                  Hit '_0' and '_1'
   opcode[8]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  opcode[5]_0           ~opcode[8]                    
  Row   2:    ***0***  opcode[5]_1           -                             
  Row   3:    ***0***  opcode[8]_0           ~opcode[5]                    
  Row   4:    ***0***  opcode[8]_1           ~opcode[5]                    

----------------Focused Condition View-------------------
Line       166 Item    1  (opcode[0] || opcode[4])
Condition totals: 0 of 2 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
   opcode[0]         N  No hits                  Hit '_0' and '_1'
   opcode[4]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  opcode[0]_0           ~opcode[4]                    
  Row   2:    ***0***  opcode[0]_1           -                             
  Row   3:    ***0***  opcode[4]_0           ~opcode[0]                    
  Row   4:    ***0***  opcode[4]_1           ~opcode[0]                    

----------------Focused Condition View-------------------
Line       172 Item    1  (opcode[0] || opcode[1])
Condition totals: 0 of 2 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
   opcode[0]         N  No hits                  Hit '_0' and '_1'
   opcode[1]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  opcode[0]_0           ~opcode[1]                    
  Row   2:    ***0***  opcode[0]_1           -                             
  Row   3:    ***0***  opcode[1]_0           ~opcode[0]                    
  Row   4:    ***0***  opcode[1]_1           ~opcode[0]                    

----------------Focused Condition View-------------------
Line       177 Item    1  (opcode[4] && out && (((pc + imm) !== tx.o_next_pc) || (ce !== tx.o_change_pc) || (ce !== tx.o_flush)))
Condition totals: 0 of 1 input term covered = 0.00%

                                                                                               Input Term   Covered  Reason for no coverage   Hint
                                                                                              -----------  --------  -----------------------  --------------
  (opcode[4] && out && (((pc + imm) !== tx.o_next_pc) || (ce !== tx.o_change_pc) || (ce !== tx.o_flush)))         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                                                                                                 Non-masking condition(s)      
 ---------  ---------  --------------------                                                                                       -------------------------     
  Row   1:    ***0***  (opcode[4] && out && (((pc + imm) !== tx.o_next_pc) || (ce !== tx.o_change_pc) || (ce !== tx.o_flush)))_0  -                             
  Row   2:    ***0***  (opcode[4] && out && (((pc + imm) !== tx.o_next_pc) || (ce !== tx.o_change_pc) || (ce !== tx.o_flush)))_1  -                             

----------------Focused Condition View-------------------
Line       187 Item    1  (opcode[5] || opcode[6])
Condition totals: 0 of 2 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
   opcode[5]         N  No hits                  Hit '_0' and '_1'
   opcode[6]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  opcode[5]_0           ~opcode[6]                    
  Row   2:    ***0***  opcode[5]_1           -                             
  Row   3:    ***0***  opcode[6]_0           ~opcode[5]                    
  Row   4:    ***0***  opcode[6]_1           ~opcode[5]                    

----------------Focused Condition View-------------------
Line       188 Item    1  (opcode[6] === 1'b1)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (opcode[6] === 1'b1)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (opcode[6] === 1'b1)_0  -                             
  Row   2:    ***0***  (opcode[6] === 1'b1)_1  -                             

----------------Focused Condition View-------------------
Line       191 Item    1  ((sum !== tx.o_next_pc) || (ce !== tx.o_change_pc) || (ce !== tx.o_flush))
Condition totals: 0 of 3 input terms covered = 0.00%

               Input Term   Covered  Reason for no coverage   Hint
              -----------  --------  -----------------------  --------------
   (sum !== tx.o_next_pc)         N  No hits                  Hit '_0' and '_1'
  (ce !== tx.o_change_pc)         N  No hits                  Hit '_0' and '_1'
      (ce !== tx.o_flush)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                 Non-masking condition(s)      
 ---------  ---------  --------------------       -------------------------     
  Row   1:    ***0***  (sum !== tx.o_next_pc)_0   ~((ce !== tx.o_change_pc) || (ce !== tx.o_flush))
  Row   2:    ***0***  (sum !== tx.o_next_pc)_1   -                             
  Row   3:    ***0***  (ce !== tx.o_change_pc)_0  (~(sum !== tx.o_next_pc) && ~(ce !== tx.o_flush))
  Row   4:    ***0***  (ce !== tx.o_change_pc)_1  ~(sum !== tx.o_next_pc)       
  Row   5:    ***0***  (ce !== tx.o_flush)_0      (~(sum !== tx.o_next_pc) && ~(ce !== tx.o_change_pc))
  Row   6:    ***0***  (ce !== tx.o_flush)_1      (~(sum !== tx.o_next_pc) && ~(ce !== tx.o_change_pc))

----------------Focused Condition View-------------------
Line       211 Item    1  (((opcode[4] || opcode[3]) || (opcode[9] && (funct3 == 0))) || opcode[10])
Condition totals: 0 of 5 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
      opcode[4]         N  No hits                  Hit '_0' and '_1'
      opcode[3]         N  No hits                  Hit '_0' and '_1'
      opcode[9]         N  No hits                  Hit '_0' and '_1'
  (funct3 == 0)         N  No hits                  Hit '_0' and '_1'
     opcode[10]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  opcode[4]_0           (~opcode[10] && ~(opcode[9] && (funct3 == 0)) && ~opcode[3])
  Row   2:    ***0***  opcode[4]_1           -                             
  Row   3:    ***0***  opcode[3]_0           (~opcode[10] && ~(opcode[9] && (funct3 == 0)) && ~opcode[4])
  Row   4:    ***0***  opcode[3]_1           ~opcode[4]                    
  Row   5:    ***0***  opcode[9]_0           (~opcode[10] && ~(opcode[4] || opcode[3]))
  Row   6:    ***0***  opcode[9]_1           (~(opcode[4] || opcode[3]) && (funct3 == 0))
  Row   7:    ***0***  (funct3 == 0)_0       (~opcode[10] && ~(opcode[4] || opcode[3]) && opcode[9])
  Row   8:    ***0***  (funct3 == 0)_1       (~(opcode[4] || opcode[3]) && opcode[9])
  Row   9:    ***0***  opcode[10]_0          ~((opcode[4] || opcode[3]) || (opcode[9] && (funct3 == 0)))
 Row   10:    ***0***  opcode[10]_1          ~((opcode[4] || opcode[3]) || (opcode[9] && (funct3 == 0)))

----------------Focused Condition View-------------------
Line       218 Item    1  (opcode[2] || (opcode[9] && (funct3 != 0)))
Condition totals: 0 of 3 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
      opcode[2]         N  No hits                  Hit '_0' and '_1'
      opcode[9]         N  No hits                  Hit '_0' and '_1'
  (funct3 != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  opcode[2]_0           ~(opcode[9] && (funct3 != 0)) 
  Row   2:    ***0***  opcode[2]_1           -                             
  Row   3:    ***0***  opcode[9]_0           ~opcode[2]                    
  Row   4:    ***0***  opcode[9]_1           (~opcode[2] && (funct3 != 0)) 
  Row   5:    ***0***  (funct3 != 0)_0       (~opcode[2] && opcode[9])     
  Row   6:    ***0***  (funct3 != 0)_1       (~opcode[2] && opcode[9])     

----------------Focused Condition View-------------------
Line       221 Item    1  ((tx.o_stall !== (stall || force_stall)) && ~flush)
Condition totals: 0 of 2 input terms covered = 0.00%

                               Input Term   Covered  Reason for no coverage   Hint
                              -----------  --------  -----------------------  --------------
  (tx.o_stall !== (stall || force_stall))         N  No hits                  Hit '_0' and '_1'
                                    flush         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                                 Non-masking condition(s)      
 ---------  ---------  --------------------                       -------------------------     
  Row   1:    ***0***  (tx.o_stall !== (stall || force_stall))_0  -                             
  Row   2:    ***0***  (tx.o_stall !== (stall || force_stall))_1  ~flush                        
  Row   3:    ***0***  flush_0                                    (tx.o_stall !== (stall || force_stall))
  Row   4:    ***0***  flush_1                                    (tx.o_stall !== (stall || force_stall))

----------------Focused Condition View-------------------
Line       226 Item    1  (~(tx.o_stall || stall) && (ce === 1'b1))
Condition totals: 0 of 3 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
     tx.o_stall         N  No hits                  Hit '_0' and '_1'
          stall         N  No hits                  Hit '_0' and '_1'
  (ce === 1'b1)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  tx.o_stall_0          ((ce === 1'b1) && ~stall)     
  Row   2:    ***0***  tx.o_stall_1          -                             
  Row   3:    ***0***  stall_0               ((ce === 1'b1) && ~tx.o_stall)
  Row   4:    ***0***  stall_1               ~tx.o_stall                   
  Row   5:    ***0***  (ce === 1'b1)_0       ~(tx.o_stall || stall)        
  Row   6:    ***0***  (ce === 1'b1)_1       ~(tx.o_stall || stall)        

----------------Focused Condition View-------------------
Line       227 Item    1  ((opcode !== tx.o_opcode) || (exception !== tx.o_exception) || (out !== tx.o_y) || (rs1_addr !== tx.o_rs1_addr) || (rs1 !== tx.o_rs1) || (rs2 !== tx.o_rs2) || (rd_addr !== tx.o_rd_addr) || (imm !== tx.o_imm) || (funct3 !== tx.o_funct3) || (rd_d !== tx.o_rd) || (rd_valid !== tx.o_rd_valid) || (wr_rd_d !== tx.o_wr_rd) || ((opcode[3] || opcode[2]) == tx.o_stall_from_alu) || (pc !== tx.o_pc))
Condition totals: 0 of 14 input terms covered = 0.00%

                                         Input Term   Covered  Reason for no coverage   Hint
                                        -----------  --------  -----------------------  --------------
                           (opcode !== tx.o_opcode)         N  No hits                  Hit '_0' and '_1'
                     (exception !== tx.o_exception)         N  No hits                  Hit '_0' and '_1'
                                   (out !== tx.o_y)         N  No hits                  Hit '_0' and '_1'
                       (rs1_addr !== tx.o_rs1_addr)         N  No hits                  Hit '_0' and '_1'
                                 (rs1 !== tx.o_rs1)         N  No hits                  Hit '_0' and '_1'
                                 (rs2 !== tx.o_rs2)         N  No hits                  Hit '_0' and '_1'
                         (rd_addr !== tx.o_rd_addr)         N  No hits                  Hit '_0' and '_1'
                                 (imm !== tx.o_imm)         N  No hits                  Hit '_0' and '_1'
                           (funct3 !== tx.o_funct3)         N  No hits                  Hit '_0' and '_1'
                                 (rd_d !== tx.o_rd)         N  No hits                  Hit '_0' and '_1'
                       (rd_valid !== tx.o_rd_valid)         N  No hits                  Hit '_0' and '_1'
                           (wr_rd_d !== tx.o_wr_rd)         N  No hits                  Hit '_0' and '_1'
  ((opcode[3] || opcode[2]) == tx.o_stall_from_alu)         N  No hits                  Hit '_0' and '_1'
                                   (pc !== tx.o_pc)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                                           Non-masking condition(s)      
 ---------  ---------  --------------------                                 -------------------------     
  Row   1:    ***0***  (opcode !== tx.o_opcode)_0                           ~((exception !== tx.o_exception) || ((out !== tx.o_y) || ((rs1_addr !== tx.o_rs1_addr) || ((rs1 !== tx.o_rs1) || ((rs2 !== tx.o_rs2) || ((rd_addr !== tx.o_rd_addr) || ((imm !== tx.o_imm) || ((funct3 !== tx.o_funct3) || ((rd_d !== tx.o_rd) || ((rd_valid !== tx.o_rd_valid) || ((wr_rd_d !== tx.o_wr_rd) || (((opcode[3] || opcode[2]) == tx.o_stall_from_alu) || (pc !== tx.o_pc)))))))))))))
  Row   2:    ***0***  (opcode !== tx.o_opcode)_1                           -                             
  Row   3:    ***0***  (exception !== tx.o_exception)_0                     (~(opcode !== tx.o_opcode) && ~((out !== tx.o_y) || ((rs1_addr !== tx.o_rs1_addr) || ((rs1 !== tx.o_rs1) || ((rs2 !== tx.o_rs2) || ((rd_addr !== tx.o_rd_addr) || ((imm !== tx.o_imm) || ((funct3 !== tx.o_funct3) || ((rd_d !== tx.o_rd) || ((rd_valid !== tx.o_rd_valid) || ((wr_rd_d !== tx.o_wr_rd) || (((opcode[3] || opcode[2]) == tx.o_stall_from_alu) || (pc !== tx.o_pc)))))))))))))
  Row   4:    ***0***  (exception !== tx.o_exception)_1                     ~(opcode !== tx.o_opcode)     
  Row   5:    ***0***  (out !== tx.o_y)_0                                   (~(opcode !== tx.o_opcode) && ~(exception !== tx.o_exception) && ~((rs1_addr !== tx.o_rs1_addr) || ((rs1 !== tx.o_rs1) || ((rs2 !== tx.o_rs2) || ((rd_addr !== tx.o_rd_addr) || ((imm !== tx.o_imm) || ((funct3 !== tx.o_funct3) || ((rd_d !== tx.o_rd) || ((rd_valid !== tx.o_rd_valid) || ((wr_rd_d !== tx.o_wr_rd) || (((opcode[3] || opcode[2]) == tx.o_stall_from_alu) || (pc !== tx.o_pc))))))))))))
  Row   6:    ***0***  (out !== tx.o_y)_1                                   (~(opcode !== tx.o_opcode) && ~(exception !== tx.o_exception))
  Row   7:    ***0***  (rs1_addr !== tx.o_rs1_addr)_0                       (~(opcode !== tx.o_opcode) && ~(exception !== tx.o_exception) && ~(out !== tx.o_y) && ~((rs1 !== tx.o_rs1) || ((rs2 !== tx.o_rs2) || ((rd_addr !== tx.o_rd_addr) || ((imm !== tx.o_imm) || ((funct3 !== tx.o_funct3) || ((rd_d !== tx.o_rd) || ((rd_valid !== tx.o_rd_valid) || ((wr_rd_d !== tx.o_wr_rd) || (((opcode[3] || opcode[2]) == tx.o_stall_from_alu) || (pc !== tx.o_pc)))))))))))
  Row   8:    ***0***  (rs1_addr !== tx.o_rs1_addr)_1                       (~(opcode !== tx.o_opcode) && ~(exception !== tx.o_exception) && ~(out !== tx.o_y))
  Row   9:    ***0***  (rs1 !== tx.o_rs1)_0                                 (~(opcode !== tx.o_opcode) && ~(exception !== tx.o_exception) && ~(out !== tx.o_y) && ~(rs1_addr !== tx.o_rs1_addr) && ~((rs2 !== tx.o_rs2) || ((rd_addr !== tx.o_rd_addr) || ((imm !== tx.o_imm) || ((funct3 !== tx.o_funct3) || ((rd_d !== tx.o_rd) || ((rd_valid !== tx.o_rd_valid) || ((wr_rd_d !== tx.o_wr_rd) || (((opcode[3] || opcode[2]) == tx.o_stall_from_alu) || (pc !== tx.o_pc))))))))))
 Row   10:    ***0***  (rs1 !== tx.o_rs1)_1                                 (~(opcode !== tx.o_opcode) && ~(exception !== tx.o_exception) && ~(out !== tx.o_y) && ~(rs1_addr !== tx.o_rs1_addr))
 Row   11:    ***0***  (rs2 !== tx.o_rs2)_0                                 (~(opcode !== tx.o_opcode) && ~(exception !== tx.o_exception) && ~(out !== tx.o_y) && ~(rs1_addr !== tx.o_rs1_addr) && ~(rs1 !== tx.o_rs1) && ~((rd_addr !== tx.o_rd_addr) || ((imm !== tx.o_imm) || ((funct3 !== tx.o_funct3) || ((rd_d !== tx.o_rd) || ((rd_valid !== tx.o_rd_valid) || ((wr_rd_d !== tx.o_wr_rd) || (((opcode[3] || opcode[2]) == tx.o_stall_from_alu) || (pc !== tx.o_pc)))))))))
 Row   12:    ***0***  (rs2 !== tx.o_rs2)_1                                 (~(opcode !== tx.o_opcode) && ~(exception !== tx.o_exception) && ~(out !== tx.o_y) && ~(rs1_addr !== tx.o_rs1_addr) && ~(rs1 !== tx.o_rs1))
 Row   13:    ***0***  (rd_addr !== tx.o_rd_addr)_0                         (~(opcode !== tx.o_opcode) && ~(exception !== tx.o_exception) && ~(out !== tx.o_y) && ~(rs1_addr !== tx.o_rs1_addr) && ~(rs1 !== tx.o_rs1) && ~(rs2 !== tx.o_rs2) && ~((imm !== tx.o_imm) || ((funct3 !== tx.o_funct3) || ((rd_d !== tx.o_rd) || ((rd_valid !== tx.o_rd_valid) || ((wr_rd_d !== tx.o_wr_rd) || (((opcode[3] || opcode[2]) == tx.o_stall_from_alu) || (pc !== tx.o_pc))))))))
 Row   14:    ***0***  (rd_addr !== tx.o_rd_addr)_1                         (~(opcode !== tx.o_opcode) && ~(exception !== tx.o_exception) && ~(out !== tx.o_y) && ~(rs1_addr !== tx.o_rs1_addr) && ~(rs1 !== tx.o_rs1) && ~(rs2 !== tx.o_rs2))
 Row   15:    ***0***  (imm !== tx.o_imm)_0                                 (~(opcode !== tx.o_opcode) && ~(exception !== tx.o_exception) && ~(out !== tx.o_y) && ~(rs1_addr !== tx.o_rs1_addr) && ~(rs1 !== tx.o_rs1) && ~(rs2 !== tx.o_rs2) && ~(rd_addr !== tx.o_rd_addr) && ~((funct3 !== tx.o_funct3) || ((rd_d !== tx.o_rd) || ((rd_valid !== tx.o_rd_valid) || ((wr_rd_d !== tx.o_wr_rd) || (((opcode[3] || opcode[2]) == tx.o_stall_from_alu) || (pc !== tx.o_pc)))))))
 Row   16:    ***0***  (imm !== tx.o_imm)_1                                 (~(opcode !== tx.o_opcode) && ~(exception !== tx.o_exception) && ~(out !== tx.o_y) && ~(rs1_addr !== tx.o_rs1_addr) && ~(rs1 !== tx.o_rs1) && ~(rs2 !== tx.o_rs2) && ~(rd_addr !== tx.o_rd_addr))
 Row   17:    ***0***  (funct3 !== tx.o_funct3)_0                           (~(opcode !== tx.o_opcode) && ~(exception !== tx.o_exception) && ~(out !== tx.o_y) && ~(rs1_addr !== tx.o_rs1_addr) && ~(rs1 !== tx.o_rs1) && ~(rs2 !== tx.o_rs2) && ~(rd_addr !== tx.o_rd_addr) && ~(imm !== tx.o_imm) && ~((rd_d !== tx.o_rd) || ((rd_valid !== tx.o_rd_valid) || ((wr_rd_d !== tx.o_wr_rd) || (((opcode[3] || opcode[2]) == tx.o_stall_from_alu) || (pc !== tx.o_pc))))))
 Row   18:    ***0***  (funct3 !== tx.o_funct3)_1                           (~(opcode !== tx.o_opcode) && ~(exception !== tx.o_exception) && ~(out !== tx.o_y) && ~(rs1_addr !== tx.o_rs1_addr) && ~(rs1 !== tx.o_rs1) && ~(rs2 !== tx.o_rs2) && ~(rd_addr !== tx.o_rd_addr) && ~(imm !== tx.o_imm))
 Row   19:    ***0***  (rd_d !== tx.o_rd)_0                                 (~(opcode !== tx.o_opcode) && ~(exception !== tx.o_exception) && ~(out !== tx.o_y) && ~(rs1_addr !== tx.o_rs1_addr) && ~(rs1 !== tx.o_rs1) && ~(rs2 !== tx.o_rs2) && ~(rd_addr !== tx.o_rd_addr) && ~(imm !== tx.o_imm) && ~(funct3 !== tx.o_funct3) && ~((rd_valid !== tx.o_rd_valid) || ((wr_rd_d !== tx.o_wr_rd) || (((opcode[3] || opcode[2]) == tx.o_stall_from_alu) || (pc !== tx.o_pc)))))
 Row   20:    ***0***  (rd_d !== tx.o_rd)_1                                 (~(opcode !== tx.o_opcode) && ~(exception !== tx.o_exception) && ~(out !== tx.o_y) && ~(rs1_addr !== tx.o_rs1_addr) && ~(rs1 !== tx.o_rs1) && ~(rs2 !== tx.o_rs2) && ~(rd_addr !== tx.o_rd_addr) && ~(imm !== tx.o_imm) && ~(funct3 !== tx.o_funct3))
 Row   21:    ***0***  (rd_valid !== tx.o_rd_valid)_0                       (~(opcode !== tx.o_opcode) && ~(exception !== tx.o_exception) && ~(out !== tx.o_y) && ~(rs1_addr !== tx.o_rs1_addr) && ~(rs1 !== tx.o_rs1) && ~(rs2 !== tx.o_rs2) && ~(rd_addr !== tx.o_rd_addr) && ~(imm !== tx.o_imm) && ~(funct3 !== tx.o_funct3) && ~(rd_d !== tx.o_rd) && ~((wr_rd_d !== tx.o_wr_rd) || (((opcode[3] || opcode[2]) == tx.o_stall_from_alu) || (pc !== tx.o_pc))))
 Row   22:    ***0***  (rd_valid !== tx.o_rd_valid)_1                       (~(opcode !== tx.o_opcode) && ~(exception !== tx.o_exception) && ~(out !== tx.o_y) && ~(rs1_addr !== tx.o_rs1_addr) && ~(rs1 !== tx.o_rs1) && ~(rs2 !== tx.o_rs2) && ~(rd_addr !== tx.o_rd_addr) && ~(imm !== tx.o_imm) && ~(funct3 !== tx.o_funct3) && ~(rd_d !== tx.o_rd))
 Row   23:    ***0***  (wr_rd_d !== tx.o_wr_rd)_0                           (~(opcode !== tx.o_opcode) && ~(exception !== tx.o_exception) && ~(out !== tx.o_y) && ~(rs1_addr !== tx.o_rs1_addr) && ~(rs1 !== tx.o_rs1) && ~(rs2 !== tx.o_rs2) && ~(rd_addr !== tx.o_rd_addr) && ~(imm !== tx.o_imm) && ~(funct3 !== tx.o_funct3) && ~(rd_d !== tx.o_rd) && ~(rd_valid !== tx.o_rd_valid) && ~(((opcode[3] || opcode[2]) == tx.o_stall_from_alu) || (pc !== tx.o_pc)))
 Row   24:    ***0***  (wr_rd_d !== tx.o_wr_rd)_1                           (~(opcode !== tx.o_opcode) && ~(exception !== tx.o_exception) && ~(out !== tx.o_y) && ~(rs1_addr !== tx.o_rs1_addr) && ~(rs1 !== tx.o_rs1) && ~(rs2 !== tx.o_rs2) && ~(rd_addr !== tx.o_rd_addr) && ~(imm !== tx.o_imm) && ~(funct3 !== tx.o_funct3) && ~(rd_d !== tx.o_rd) && ~(rd_valid !== tx.o_rd_valid))
 Row   25:    ***0***  ((opcode[3] || opcode[2]) == tx.o_stall_from_alu)_0  (~(opcode !== tx.o_opcode) && ~(exception !== tx.o_exception) && ~(out !== tx.o_y) && ~(rs1_addr !== tx.o_rs1_addr) && ~(rs1 !== tx.o_rs1) && ~(rs2 !== tx.o_rs2) && ~(rd_addr !== tx.o_rd_addr) && ~(imm !== tx.o_imm) && ~(funct3 !== tx.o_funct3) && ~(rd_d !== tx.o_rd) && ~(rd_valid !== tx.o_rd_valid) && ~(wr_rd_d !== tx.o_wr_rd) && ~(pc !== tx.o_pc))
 Row   26:    ***0***  ((opcode[3] || opcode[2]) == tx.o_stall_from_alu)_1  (~(opcode !== tx.o_opcode) && ~(exception !== tx.o_exception) && ~(out !== tx.o_y) && ~(rs1_addr !== tx.o_rs1_addr) && ~(rs1 !== tx.o_rs1) && ~(rs2 !== tx.o_rs2) && ~(rd_addr !== tx.o_rd_addr) && ~(imm !== tx.o_imm) && ~(funct3 !== tx.o_funct3) && ~(rd_d !== tx.o_rd) && ~(rd_valid !== tx.o_rd_valid) && ~(wr_rd_d !== tx.o_wr_rd))
 Row   27:    ***0***  (pc !== tx.o_pc)_0                                   (~(opcode !== tx.o_opcode) && ~(exception !== tx.o_exception) && ~(out !== tx.o_y) && ~(rs1_addr !== tx.o_rs1_addr) && ~(rs1 !== tx.o_rs1) && ~(rs2 !== tx.o_rs2) && ~(rd_addr !== tx.o_rd_addr) && ~(imm !== tx.o_imm) && ~(funct3 !== tx.o_funct3) && ~(rd_d !== tx.o_rd) && ~(rd_valid !== tx.o_rd_valid) && ~(wr_rd_d !== tx.o_wr_rd) && ~((opcode[3] || opcode[2]) == tx.o_stall_from_alu))
 Row   28:    ***0***  (pc !== tx.o_pc)_1                                   (~(opcode !== tx.o_opcode) && ~(exception !== tx.o_exception) && ~(out !== tx.o_y) && ~(rs1_addr !== tx.o_rs1_addr) && ~(rs1 !== tx.o_rs1) && ~(rs2 !== tx.o_rs2) && ~(rd_addr !== tx.o_rd_addr) && ~(imm !== tx.o_imm) && ~(funct3 !== tx.o_funct3) && ~(rd_d !== tx.o_rd) && ~(rd_valid !== tx.o_rd_valid) && ~(wr_rd_d !== tx.o_wr_rd) && ~((opcode[3] || opcode[2]) == tx.o_stall_from_alu))

----------------Focused Condition View-------------------
Line       247 Item    1  (flush && ~(tx.o_stall || stall) && (tx.o_ce !== 1'b0))
Condition totals: 0 of 4 input terms covered = 0.00%

          Input Term   Covered  Reason for no coverage   Hint
         -----------  --------  -----------------------  --------------
               flush         N  No hits                  Hit '_0' and '_1'
          tx.o_stall         N  No hits                  Hit '_0' and '_1'
               stall         N  No hits                  Hit '_0' and '_1'
  (tx.o_ce !== 1'b0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  flush_0               -                             
  Row   2:    ***0***  flush_1               (~(tx.o_stall || stall) && (tx.o_ce !== 1'b0))
  Row   3:    ***0***  tx.o_stall_0          (flush && (tx.o_ce !== 1'b0) && ~stall)
  Row   4:    ***0***  tx.o_stall_1          flush                         
  Row   5:    ***0***  stall_0               (flush && (tx.o_ce !== 1'b0) && ~tx.o_stall)
  Row   6:    ***0***  stall_1               (flush && ~tx.o_stall)        
  Row   7:    ***0***  (tx.o_ce !== 1'b0)_0  (flush && ~(tx.o_stall || stall))
  Row   8:    ***0***  (tx.o_ce !== 1'b0)_1  (flush && ~(tx.o_stall || stall))

----------------Focused Condition View-------------------
Line       249 Item    1  (~(tx.o_stall || stall) && (tx.o_ce !== ce))
Condition totals: 0 of 3 input terms covered = 0.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
        tx.o_stall         N  No hits                  Hit '_0' and '_1'
             stall         N  No hits                  Hit '_0' and '_1'
  (tx.o_ce !== ce)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  tx.o_stall_0          ((tx.o_ce !== ce) && ~stall)  
  Row   2:    ***0***  tx.o_stall_1          -                             
  Row   3:    ***0***  stall_0               ((tx.o_ce !== ce) && ~tx.o_stall)
  Row   4:    ***0***  stall_1               ~tx.o_stall                   
  Row   5:    ***0***  (tx.o_ce !== ce)_0    ~(tx.o_stall || stall)        
  Row   6:    ***0***  (tx.o_ce !== ce)_1    ~(tx.o_stall || stall)        

----------------Focused Condition View-------------------
Line       251 Item    1  (tx.o_stall && (tx.o_ce !== 1'b0))
Condition totals: 0 of 2 input terms covered = 0.00%

          Input Term   Covered  Reason for no coverage   Hint
         -----------  --------  -----------------------  --------------
          tx.o_stall         N  No hits                  Hit '_0' and '_1'
  (tx.o_ce !== 1'b0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  tx.o_stall_0          -                             
  Row   2:    ***0***  tx.o_stall_1          (tx.o_ce !== 1'b0)            
  Row   3:    ***0***  (tx.o_ce !== 1'b0)_0  tx.o_stall                    
  Row   4:    ***0***  (tx.o_ce !== 1'b0)_1  tx.o_stall                    

----------------Focused Condition View-------------------
Line       310 Item    1  (a < b)
Condition totals: 0 of 1 input term covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
     (a < b)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (a < b)_0             -                             
  Row   2:    ***0***  (a < b)_1             -                             

----------------Focused Condition View-------------------
Line       312 Item    1  (a < b)
Condition totals: 0 of 1 input term covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
     (a < b)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (a < b)_0             -                             
  Row   2:    ***0***  (a < b)_1             -                             

----------------Focused Condition View-------------------
Line       319 Item    1  (a == b)
Condition totals: 0 of 1 input term covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
    (a == b)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (a == b)_0            -                             
  Row   2:    ***0***  (a == b)_1            -                             

----------------Focused Condition View-------------------
Line       320 Item    1  (a != b)
Condition totals: 0 of 1 input term covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
    (a != b)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (a != b)_0            -                             
  Row   2:    ***0***  (a != b)_1            -                             

----------------Focused Condition View-------------------
Line       321 Item    1  (a >= b)
Condition totals: 0 of 1 input term covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
    (a >= b)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (a >= b)_0            -                             
  Row   2:    ***0***  (a >= b)_1            -                             

----------------Focused Condition View-------------------
Line       322 Item    1  (a >= b)
Condition totals: 0 of 1 input term covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
    (a >= b)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (a >= b)_0            -                             
  Row   2:    ***0***  (a >= b)_1            -                             



Covergroup Coverage:
    Covergroups                      1        na        na    34.84%
        Coverpoints/Crosses         20        na        na        na
            Covergroup Bins       5315        77      5238     1.44%
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE work.coverage_sv_unit::coverage/alu_cg           34.84%        100          -    Uncovered            
    covered/total bins:                                    77       5315          -                      
    missing/total bins:                                  5238       5315          -                      
    % Hit:                                              1.44%        100          -                      
    type_option.weight=1
    type_option.goal=100
    type_option.comment=
    type_option.strobe=0
    type_option.merge_instances=auto(1)
    Coverpoint #coverpoint__0#                         45.45%        100          -    Uncovered            
        covered/total bins:                                 5         11          -                      
        missing/total bins:                                 6         11          -                      
        % Hit:                                         45.45%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin opcode_types[0]                                78          1          -    Covered              
        bin opcode_types[1]                               103          1          -    Covered              
        bin opcode_types[2]                                82          1          -    Covered              
        bin opcode_types[3]                                 0          1          -    ZERO                 
        bin opcode_types[4]                                90          1          -    Covered              
        bin opcode_types[5]                                 0          1          -    ZERO                 
        bin opcode_types[6]                                 0          1          -    ZERO                 
        bin opcode_types[7]                                 0          1          -    ZERO                 
        bin opcode_types[8]                                79          1          -    Covered              
        bin opcode_types[9]                                 0          1          -    ZERO                 
        bin opcode_types[10]                                0          1          -    ZERO                 
    Coverpoint #coverpoint__1#                         28.57%        100          -    Uncovered            
        covered/total bins:                                 4         14          -                      
        missing/total bins:                                10         14          -                      
        % Hit:                                         28.57%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin alu_ops[0]                                      0          1          -    ZERO                 
        bin alu_ops[1]                                     60          1          -    Covered              
        bin alu_ops[2]                                     71          1          -    Covered              
        bin alu_ops[3]                                      0          1          -    ZERO                 
        bin alu_ops[4]                                     64          1          -    Covered              
        bin alu_ops[5]                                      0          1          -    ZERO                 
        bin alu_ops[6]                                      0          1          -    ZERO                 
        bin alu_ops[7]                                      0          1          -    ZERO                 
        bin alu_ops[8]                                     58          1          -    Covered              
        bin alu_ops[9]                                      0          1          -    ZERO                 
        bin alu_ops[10]                                     0          1          -    ZERO                 
        bin alu_ops[11]                                     0          1          -    ZERO                 
        bin alu_ops[12]                                     0          1          -    ZERO                 
        bin alu_ops[13]                                     0          1          -    ZERO                 
    Coverpoint #coverpoint__2#                        100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin auto[0]                                       714          1          -    Covered              
        bin auto[1]                                       200          1          -    Covered              
    Coverpoint #coverpoint__3#                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin pc_values                                     914          1          -    Covered              
    Coverpoint #coverpoint__4#                          0.00%        100          -    ZERO                 
        covered/total bins:                                 0          2          -                      
        missing/total bins:                                 2          2          -                      
        % Hit:                                          0.00%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin auto[0]                                         0          1          -    ZERO                 
        bin auto[1]                                         0          1          -    ZERO                 
    Coverpoint #coverpoint__5#                          0.00%        100          -    ZERO                 
        covered/total bins:                                 0          2          -                      
        missing/total bins:                                 2          2          -                      
        % Hit:                                          0.00%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin auto[0]                                         0          1          -    ZERO                 
        bin auto[1]                                         0          1          -    ZERO                 
    Coverpoint #coverpoint__6#                          0.00%        100          -    ZERO                 
        covered/total bins:                                 0          1          -                      
        missing/total bins:                                 1          1          -                      
        % Hit:                                          0.00%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin rd_addr                                         0          1          -    ZERO                 
    Coverpoint #coverpoint__7#                         50.00%        100          -    Uncovered            
        covered/total bins:                                 1          2          -                      
        missing/total bins:                                 1          2          -                      
        % Hit:                                         50.00%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin auto[0]                                         0          1          -    ZERO                 
        bin auto[1]                                       914          1          -    Covered              
    Coverpoint #coverpoint__8#                         50.00%        100          -    Uncovered            
        covered/total bins:                                 1          2          -                      
        missing/total bins:                                 1          2          -                      
        % Hit:                                         50.00%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin auto[0]                                       914          1          -    Covered              
        bin auto[1]                                         0          1          -    ZERO                 
    Coverpoint #coverpoint__9#                         50.00%        100          -    Uncovered            
        covered/total bins:                                 1          2          -                      
        missing/total bins:                                 1          2          -                      
        % Hit:                                         50.00%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin auto[0]                                       914          1          -    Covered              
        bin auto[1]                                         0          1          -    ZERO                 
    Coverpoint #coverpoint__10#                        50.00%        100          -    Uncovered            
        covered/total bins:                                 1          2          -                      
        missing/total bins:                                 1          2          -                      
        % Hit:                                         50.00%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin auto[0]                                       914          1          -    Covered              
        bin auto[1]                                         0          1          -    ZERO                 
    Coverpoint #coverpoint__11#                        50.00%        100          -    Uncovered            
        covered/total bins:                                 1          2          -                      
        missing/total bins:                                 1          2          -                      
        % Hit:                                         50.00%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin auto[0]                                       914          1          -    Covered              
        bin auto[1]                                         0          1          -    ZERO                 
    Coverpoint #coverpoint__12#                        50.00%        100          -    Uncovered            
        covered/total bins:                                 1          2          -                      
        missing/total bins:                                 1          2          -                      
        % Hit:                                         50.00%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin auto[0]                                       914          1          -    Covered              
        bin auto[1]                                         0          1          -    ZERO                 
    Coverpoint #coverpoint__13#                       100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin auto[0]                                       714          1          -    Covered              
        bin auto[1]                                       200          1          -    Covered              
    Coverpoint #coverpoint__14#                         0.00%        100          -    ZERO                 
        covered/total bins:                                 0          4          -                      
        missing/total bins:                                 4          4          -                      
        % Hit:                                          0.00%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin exceptions[0]                                   0          1          -    ZERO                 
        bin exceptions[1]                                   0          1          -    ZERO                 
        bin exceptions[2]                                   0          1          -    ZERO                 
        bin exceptions[3]                                   0          1          -    ZERO                 
    Coverpoint #vif.i_opcode__15#                      10.93%        100          -    Uncovered            
        covered/total bins:                                 7         64          -                      
        missing/total bins:                                57         64          -                      
        % Hit:                                         10.93%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin auto[0:31]                                    527          1          -    Covered              
        bin auto[32:63]                                    81          1          -    Covered              
        bin auto[64:95]                                    73          1          -    Covered              
        bin auto[96:127]                                    0          1          -    ZERO                 
        bin auto[128:159]                                  70          1          -    Covered              
        bin auto[160:191]                                   0          1          -    ZERO                 
        bin auto[192:223]                                   0          1          -    ZERO                 
        bin auto[224:255]                                   0          1          -    ZERO                 
        bin auto[256:287]                                  67          1          -    Covered              
        bin auto[288:319]                                   0          1          -    ZERO                 
        bin auto[320:351]                                   0          1          -    ZERO                 
        bin auto[352:383]                                   0          1          -    ZERO                 
        bin auto[384:415]                                   0          1          -    ZERO                 
        bin auto[416:447]                                   0          1          -    ZERO                 
        bin auto[448:479]                                   0          1          -    ZERO                 
        bin auto[480:511]                                   0          1          -    ZERO                 
        bin auto[512:543]                                  95          1          -    Covered              
        bin auto[544:575]                                   0          1          -    ZERO                 
        bin auto[576:607]                                   0          1          -    ZERO                 
        bin auto[608:639]                                   0          1          -    ZERO                 
        bin auto[640:671]                                   0          1          -    ZERO                 
        bin auto[672:703]                                   0          1          -    ZERO                 
        bin auto[704:735]                                   0          1          -    ZERO                 
        bin auto[736:767]                                   0          1          -    ZERO                 
        bin auto[768:799]                                   0          1          -    ZERO                 
        bin auto[800:831]                                   0          1          -    ZERO                 
        bin auto[832:863]                                   0          1          -    ZERO                 
        bin auto[864:895]                                   0          1          -    ZERO                 
        bin auto[896:927]                                   0          1          -    ZERO                 
        bin auto[928:959]                                   0          1          -    ZERO                 
        bin auto[960:991]                                   0          1          -    ZERO                 
        bin auto[992:1023]                                  0          1          -    ZERO                 
        bin auto[1024:1055]                                 1          1          -    Covered              
        bin auto[1056:1087]                                 0          1          -    ZERO                 
        bin auto[1088:1119]                                 0          1          -    ZERO                 
        bin auto[1120:1151]                                 0          1          -    ZERO                 
        bin auto[1152:1183]                                 0          1          -    ZERO                 
        bin auto[1184:1215]                                 0          1          -    ZERO                 
        bin auto[1216:1247]                                 0          1          -    ZERO                 
        bin auto[1248:1279]                                 0          1          -    ZERO                 
        bin auto[1280:1311]                                 0          1          -    ZERO                 
        bin auto[1312:1343]                                 0          1          -    ZERO                 
        bin auto[1344:1375]                                 0          1          -    ZERO                 
        bin auto[1376:1407]                                 0          1          -    ZERO                 
        bin auto[1408:1439]                                 0          1          -    ZERO                 
        bin auto[1440:1471]                                 0          1          -    ZERO                 
        bin auto[1472:1503]                                 0          1          -    ZERO                 
        bin auto[1504:1535]                                 0          1          -    ZERO                 
        bin auto[1536:1567]                                 0          1          -    ZERO                 
        bin auto[1568:1599]                                 0          1          -    ZERO                 
        bin auto[1600:1631]                                 0          1          -    ZERO                 
        bin auto[1632:1663]                                 0          1          -    ZERO                 
        bin auto[1664:1695]                                 0          1          -    ZERO                 
        bin auto[1696:1727]                                 0          1          -    ZERO                 
        bin auto[1728:1759]                                 0          1          -    ZERO                 
        bin auto[1760:1791]                                 0          1          -    ZERO                 
        bin auto[1792:1823]                                 0          1          -    ZERO                 
        bin auto[1824:1855]                                 0          1          -    ZERO                 
        bin auto[1856:1887]                                 0          1          -    ZERO                 
        bin auto[1888:1919]                                 0          1          -    ZERO                 
        bin auto[1920:1951]                                 0          1          -    ZERO                 
        bin auto[1952:1983]                                 0          1          -    ZERO                 
        bin auto[1984:2015]                                 0          1          -    ZERO                 
        bin auto[2016:2047]                                 0          1          -    ZERO                 
    Coverpoint #vif.i_exception__16#                    0.00%        100          -    ZERO                 
        covered/total bins:                                 0         16          -                      
        missing/total bins:                                16         16          -                      
        % Hit:                                          0.00%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin auto[0]                                         0          1          -    ZERO                 
        bin auto[1]                                         0          1          -    ZERO                 
        bin auto[2]                                         0          1          -    ZERO                 
        bin auto[3]                                         0          1          -    ZERO                 
        bin auto[4]                                         0          1          -    ZERO                 
        bin auto[5]                                         0          1          -    ZERO                 
        bin auto[6]                                         0          1          -    ZERO                 
        bin auto[7]                                         0          1          -    ZERO                 
        bin auto[8]                                         0          1          -    ZERO                 
        bin auto[9]                                         0          1          -    ZERO                 
        bin auto[10]                                        0          1          -    ZERO                 
        bin auto[11]                                        0          1          -    ZERO                 
        bin auto[12]                                        0          1          -    ZERO                 
        bin auto[13]                                        0          1          -    ZERO                 
        bin auto[14]                                        0          1          -    ZERO                 
        bin auto[15]                                        0          1          -    ZERO                 
    Coverpoint #vif.i_alu__17#                         10.93%        100          -    Uncovered            
        covered/total bins:                                 7         64          -                      
        missing/total bins:                                57         64          -                      
        % Hit:                                         10.93%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin auto[0:255]                                   520          1          -    Covered              
        bin auto[256:511]                                  77          1          -    Covered              
        bin auto[512:767]                                  73          1          -    Covered              
        bin auto[768:1023]                                  0          1          -    ZERO                 
        bin auto[1024:1279]                                70          1          -    Covered              
        bin auto[1280:1535]                                 0          1          -    ZERO                 
        bin auto[1536:1791]                                 0          1          -    ZERO                 
        bin auto[1792:2047]                                 0          1          -    ZERO                 
        bin auto[2048:2303]                                62          1          -    Covered              
        bin auto[2304:2559]                                 0          1          -    ZERO                 
        bin auto[2560:2815]                                 0          1          -    ZERO                 
        bin auto[2816:3071]                                 0          1          -    ZERO                 
        bin auto[3072:3327]                                 0          1          -    ZERO                 
        bin auto[3328:3583]                                 0          1          -    ZERO                 
        bin auto[3584:3839]                                 0          1          -    ZERO                 
        bin auto[3840:4095]                                 0          1          -    ZERO                 
        bin auto[4096:4351]                                56          1          -    Covered              
        bin auto[4352:4607]                                 0          1          -    ZERO                 
        bin auto[4608:4863]                                 0          1          -    ZERO                 
        bin auto[4864:5119]                                 0          1          -    ZERO                 
        bin auto[5120:5375]                                 0          1          -    ZERO                 
        bin auto[5376:5631]                                 0          1          -    ZERO                 
        bin auto[5632:5887]                                 0          1          -    ZERO                 
        bin auto[5888:6143]                                 0          1          -    ZERO                 
        bin auto[6144:6399]                                 0          1          -    ZERO                 
        bin auto[6400:6655]                                 0          1          -    ZERO                 
        bin auto[6656:6911]                                 0          1          -    ZERO                 
        bin auto[6912:7167]                                 0          1          -    ZERO                 
        bin auto[7168:7423]                                 0          1          -    ZERO                 
        bin auto[7424:7679]                                 0          1          -    ZERO                 
        bin auto[7680:7935]                                 0          1          -    ZERO                 
        bin auto[7936:8191]                                 0          1          -    ZERO                 
        bin auto[8192:8447]                                56          1          -    Covered              
        bin auto[8448:8703]                                 0          1          -    ZERO                 
        bin auto[8704:8959]                                 0          1          -    ZERO                 
        bin auto[8960:9215]                                 0          1          -    ZERO                 
        bin auto[9216:9471]                                 0          1          -    ZERO                 
        bin auto[9472:9727]                                 0          1          -    ZERO                 
        bin auto[9728:9983]                                 0          1          -    ZERO                 
        bin auto[9984:10239]                                0          1          -    ZERO                 
        bin auto[10240:10495]                               0          1          -    ZERO                 
        bin auto[10496:10751]                               0          1          -    ZERO                 
        bin auto[10752:11007]                               0          1          -    ZERO                 
        bin auto[11008:11263]                               0          1          -    ZERO                 
        bin auto[11264:11519]                               0          1          -    ZERO                 
        bin auto[11520:11775]                               0          1          -    ZERO                 
        bin auto[11776:12031]                               0          1          -    ZERO                 
        bin auto[12032:12287]                               0          1          -    ZERO                 
        bin auto[12288:12543]                               0          1          -    ZERO                 
        bin auto[12544:12799]                               0          1          -    ZERO                 
        bin auto[12800:13055]                               0          1          -    ZERO                 
        bin auto[13056:13311]                               0          1          -    ZERO                 
        bin auto[13312:13567]                               0          1          -    ZERO                 
        bin auto[13568:13823]                               0          1          -    ZERO                 
        bin auto[13824:14079]                               0          1          -    ZERO                 
        bin auto[14080:14335]                               0          1          -    ZERO                 
        bin auto[14336:14591]                               0          1          -    ZERO                 
        bin auto[14592:14847]                               0          1          -    ZERO                 
        bin auto[14848:15103]                               0          1          -    ZERO                 
        bin auto[15104:15359]                               0          1          -    ZERO                 
        bin auto[15360:15615]                               0          1          -    ZERO                 
        bin auto[15616:15871]                               0          1          -    ZERO                 
        bin auto[15872:16127]                               0          1          -    ZERO                 
        bin auto[16128:16383]                               0          1          -    ZERO                 
    Cross #cross__0#                                    1.04%        100          -    Uncovered            
        covered/total bins:                                43       4096          -                      
        missing/total bins:                              4053       4096          -                      
        % Hit:                                          1.04%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        Auto, Default and User Defined Bins:
            bin <auto[512:543],auto[8192:8447]>             5          1          -    Covered              
            bin <auto[256:287],auto[8192:8447]>             3          1          -    Covered              
            bin <auto[128:159],auto[8192:8447]>             3          1          -    Covered              
            bin <auto[64:95],auto[8192:8447]>               7          1          -    Covered              
            bin <auto[32:63],auto[8192:8447]>               7          1          -    Covered              
            bin <auto[0:31],auto[8192:8447]>               31          1          -    Covered              
            bin <auto[512:543],auto[4096:4351]>             3          1          -    Covered              
            bin <auto[256:287],auto[4096:4351]>             2          1          -    Covered              
            bin <auto[128:159],auto[4096:4351]>             3          1          -    Covered              
            bin <auto[64:95],auto[4096:4351]>               2          1          -    Covered              
            bin <auto[32:63],auto[4096:4351]>               7          1          -    Covered              
            bin <auto[0:31],auto[4096:4351]>               39          1          -    Covered              
            bin <auto[512:543],auto[2048:2303]>             3          1          -    Covered              
            bin <auto[256:287],auto[2048:2303]>             4          1          -    Covered              
            bin <auto[128:159],auto[2048:2303]>            11          1          -    Covered              
            bin <auto[64:95],auto[2048:2303]>               3          1          -    Covered              
            bin <auto[32:63],auto[2048:2303]>               3          1          -    Covered              
            bin <auto[0:31],auto[2048:2303]>               38          1          -    Covered              
            bin <auto[512:543],auto[1024:1279]>             4          1          -    Covered              
            bin <auto[256:287],auto[1024:1279]>             6          1          -    Covered              
            bin <auto[128:159],auto[1024:1279]>             6          1          -    Covered              
            bin <auto[64:95],auto[1024:1279]>              10          1          -    Covered              
            bin <auto[32:63],auto[1024:1279]>               9          1          -    Covered              
            bin <auto[0:31],auto[1024:1279]>               35          1          -    Covered              
            bin <auto[512:543],auto[512:767]>               8          1          -    Covered              
            bin <auto[256:287],auto[512:767]>               7          1          -    Covered              
            bin <auto[128:159],auto[512:767]>               7          1          -    Covered              
            bin <auto[64:95],auto[512:767]>                 2          1          -    Covered              
            bin <auto[32:63],auto[512:767]>                 5          1          -    Covered              
            bin <auto[0:31],auto[512:767]>                 44          1          -    Covered              
            bin <auto[512:543],auto[256:511]>               8          1          -    Covered              
            bin <auto[256:287],auto[256:511]>               8          1          -    Covered              
            bin <auto[128:159],auto[256:511]>               7          1          -    Covered              
            bin <auto[64:95],auto[256:511]>                 6          1          -    Covered              
            bin <auto[32:63],auto[256:511]>                 4          1          -    Covered              
            bin <auto[0:31],auto[256:511]>                 44          1          -    Covered              
            bin <auto[1024:1055],auto[0:255]>               1          1          -    Covered              
            bin <auto[512:543],auto[0:255]>                64          1          -    Covered              
            bin <auto[256:287],auto[0:255]>                37          1          -    Covered              
            bin <auto[128:159],auto[0:255]>                33          1          -    Covered              
            bin <auto[64:95],auto[0:255]>                  43          1          -    Covered              
            bin <auto[32:63],auto[0:255]>                  46          1          -    Covered              
            bin <auto[0:31],auto[0:255]>                  296          1          -    Covered              
            bin <auto[2016:2047],*>                         0          1         64    ZERO                 
            bin <auto[1984:2015],*>                         0          1         64    ZERO                 
            bin <auto[1952:1983],*>                         0          1         64    ZERO                 
            bin <auto[1920:1951],*>                         0          1         64    ZERO                 
            bin <auto[1888:1919],*>                         0          1         64    ZERO                 
            bin <auto[1856:1887],*>                         0          1         64    ZERO                 
            bin <auto[1824:1855],*>                         0          1         64    ZERO                 
            bin <auto[1792:1823],*>                         0          1         64    ZERO                 
            bin <auto[1760:1791],*>                         0          1         64    ZERO                 
            bin <auto[1728:1759],*>                         0          1         64    ZERO                 
            bin <auto[1696:1727],*>                         0          1         64    ZERO                 
            bin <auto[1664:1695],*>                         0          1         64    ZERO                 
            bin <auto[1632:1663],*>                         0          1         64    ZERO                 
            bin <auto[1600:1631],*>                         0          1         64    ZERO                 
            bin <auto[1568:1599],*>                         0          1         64    ZERO                 
            bin <auto[1536:1567],*>                         0          1         64    ZERO                 
            bin <auto[1504:1535],*>                         0          1         64    ZERO                 
            bin <auto[1472:1503],*>                         0          1         64    ZERO                 
            bin <auto[1440:1471],*>                         0          1         64    ZERO                 
            bin <auto[1408:1439],*>                         0          1         64    ZERO                 
            bin <auto[1376:1407],*>                         0          1         64    ZERO                 
            bin <auto[1344:1375],*>                         0          1         64    ZERO                 
            bin <auto[1312:1343],*>                         0          1         64    ZERO                 
            bin <auto[1280:1311],*>                         0          1         64    ZERO                 
            bin <auto[1248:1279],*>                         0          1         64    ZERO                 
            bin <auto[1216:1247],*>                         0          1         64    ZERO                 
            bin <auto[1184:1215],*>                         0          1         64    ZERO                 
            bin <auto[1152:1183],*>                         0          1         64    ZERO                 
            bin <auto[1120:1151],*>                         0          1         64    ZERO                 
            bin <auto[1088:1119],*>                         0          1         64    ZERO                 
            bin <auto[1056:1087],*>                         0          1         64    ZERO                 
            bin <auto[992:1023],*>                          0          1         64    ZERO                 
            bin <auto[960:991],*>                           0          1         64    ZERO                 
            bin <auto[928:959],*>                           0          1         64    ZERO                 
            bin <auto[896:927],*>                           0          1         64    ZERO                 
            bin <auto[864:895],*>                           0          1         64    ZERO                 
            bin <auto[832:863],*>                           0          1         64    ZERO                 
            bin <auto[800:831],*>                           0          1         64    ZERO                 
            bin <auto[768:799],*>                           0          1         64    ZERO                 
            bin <auto[736:767],*>                           0          1         64    ZERO                 
            bin <auto[704:735],*>                           0          1         64    ZERO                 
            bin <auto[672:703],*>                           0          1         64    ZERO                 
            bin <auto[640:671],*>                           0          1         64    ZERO                 
            bin <auto[608:639],*>                           0          1         64    ZERO                 
            bin <auto[576:607],*>                           0          1         64    ZERO                 
            bin <auto[544:575],*>                           0          1         64    ZERO                 
            bin <auto[480:511],*>                           0          1         64    ZERO                 
            bin <auto[448:479],*>                           0          1         64    ZERO                 
            bin <auto[416:447],*>                           0          1         64    ZERO                 
            bin <auto[384:415],*>                           0          1         64    ZERO                 
            bin <auto[352:383],*>                           0          1         64    ZERO                 
            bin <auto[320:351],*>                           0          1         64    ZERO                 
            bin <auto[288:319],*>                           0          1         64    ZERO                 
            bin <auto[224:255],*>                           0          1         64    ZERO                 
            bin <auto[192:223],*>                           0          1         64    ZERO                 
            bin <auto[160:191],*>                           0          1         64    ZERO                 
            bin <auto[96:127],*>                            0          1         64    ZERO                 
            bin <*,auto[16128:16383]>                       0          1         64    ZERO                 
            bin <*,auto[15872:16127]>                       0          1         64    ZERO                 
            bin <*,auto[15616:15871]>                       0          1         64    ZERO                 
            bin <*,auto[15360:15615]>                       0          1         64    ZERO                 
            bin <*,auto[15104:15359]>                       0          1         64    ZERO                 
            bin <*,auto[14848:15103]>                       0          1         64    ZERO                 
            bin <*,auto[14592:14847]>                       0          1         64    ZERO                 
            bin <*,auto[14336:14591]>                       0          1         64    ZERO                 
            bin <*,auto[14080:14335]>                       0          1         64    ZERO                 
            bin <*,auto[13824:14079]>                       0          1         64    ZERO                 
            bin <*,auto[13568:13823]>                       0          1         64    ZERO                 
            bin <*,auto[13312:13567]>                       0          1         64    ZERO                 
            bin <*,auto[13056:13311]>                       0          1         64    ZERO                 
            bin <*,auto[12800:13055]>                       0          1         64    ZERO                 
            bin <*,auto[12544:12799]>                       0          1         64    ZERO                 
            bin <*,auto[12288:12543]>                       0          1         64    ZERO                 
            bin <*,auto[12032:12287]>                       0          1         64    ZERO                 
            bin <*,auto[11776:12031]>                       0          1         64    ZERO                 
            bin <*,auto[11520:11775]>                       0          1         64    ZERO                 
            bin <*,auto[11264:11519]>                       0          1         64    ZERO                 
            bin <*,auto[11008:11263]>                       0          1         64    ZERO                 
            bin <*,auto[10752:11007]>                       0          1         64    ZERO                 
            bin <*,auto[10496:10751]>                       0          1         64    ZERO                 
            bin <*,auto[10240:10495]>                       0          1         64    ZERO                 
            bin <*,auto[9984:10239]>                        0          1         64    ZERO                 
            bin <*,auto[9728:9983]>                         0          1         64    ZERO                 
            bin <*,auto[9472:9727]>                         0          1         64    ZERO                 
            bin <*,auto[9216:9471]>                         0          1         64    ZERO                 
            bin <*,auto[8960:9215]>                         0          1         64    ZERO                 
            bin <*,auto[8704:8959]>                         0          1         64    ZERO                 
            bin <*,auto[8448:8703]>                         0          1         64    ZERO                 
            bin <*,auto[7936:8191]>                         0          1         64    ZERO                 
            bin <*,auto[7680:7935]>                         0          1         64    ZERO                 
            bin <*,auto[7424:7679]>                         0          1         64    ZERO                 
            bin <*,auto[7168:7423]>                         0          1         64    ZERO                 
            bin <*,auto[6912:7167]>                         0          1         64    ZERO                 
            bin <*,auto[6656:6911]>                         0          1         64    ZERO                 
            bin <*,auto[6400:6655]>                         0          1         64    ZERO                 
            bin <*,auto[6144:6399]>                         0          1         64    ZERO                 
            bin <*,auto[5888:6143]>                         0          1         64    ZERO                 
            bin <*,auto[5632:5887]>                         0          1         64    ZERO                 
            bin <*,auto[5376:5631]>                         0          1         64    ZERO                 
            bin <*,auto[5120:5375]>                         0          1         64    ZERO                 
            bin <*,auto[4864:5119]>                         0          1         64    ZERO                 
            bin <*,auto[4608:4863]>                         0          1         64    ZERO                 
            bin <*,auto[4352:4607]>                         0          1         64    ZERO                 
            bin <*,auto[3840:4095]>                         0          1         64    ZERO                 
            bin <*,auto[3584:3839]>                         0          1         64    ZERO                 
            bin <*,auto[3328:3583]>                         0          1         64    ZERO                 
            bin <*,auto[3072:3327]>                         0          1         64    ZERO                 
            bin <*,auto[2816:3071]>                         0          1         64    ZERO                 
            bin <*,auto[2560:2815]>                         0          1         64    ZERO                 
            bin <*,auto[2304:2559]>                         0          1         64    ZERO                 
            bin <*,auto[1792:2047]>                         0          1         64    ZERO                 
            bin <*,auto[1536:1791]>                         0          1         64    ZERO                 
            bin <*,auto[1280:1535]>                         0          1         64    ZERO                 
            bin <*,auto[768:1023]>                          0          1         64    ZERO                 
            bin <auto[1024:1055],auto[8192:8447]>           0          1          1    ZERO                 
            bin <auto[1024:1055],auto[4096:4351]>           0          1          1    ZERO                 
            bin <auto[1024:1055],auto[2048:2303]>           0          1          1    ZERO                 
            bin <auto[1024:1055],auto[1024:1279]>           0          1          1    ZERO                 
            bin <auto[1024:1055],auto[512:767]>             0          1          1    ZERO                 
            bin <auto[1024:1055],auto[256:511]>             0          1          1    ZERO                 
    Cross #cross__1#                                    0.00%        100          -    ZERO                 
        covered/total bins:                                 0       1024          -                      
        missing/total bins:                              1024       1024          -                      
        % Hit:                                          0.00%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        Auto, Default and User Defined Bins:
            bin <*,*>                                       0          1       1024    ZERO                 
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                     391       298        93    76.21%

================================Statement Details================================

Statement Coverage for Design Unit work.coverage_sv_unit --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File transaction.sv
    143             1                      51029     
    144             1                      51029     
    145             1                      51029     
    146             1                      51029     
    147             1                      51029     
    148             1                      51029     
    149             1                      51029     
    152             1                      51029     
    153             1                      51029     
    154             1                      51029     
    155             1                      51029     
    156             1                      51029     
    157             1                      51029     
    158             1                      51029     
    159             1                      51029     
    160             1                      51029     
    161             1                      51029     
    164             1                      51029     
    165             1                      51029     
    166             1                      51029     
    167             1                      51029     
    168             1                      51029     
    169             1                      51029     
    170             1                      51029     
    171             1                      51029     
    172             1                      51029     
    173             1                      51029     
    174             1                      51029     
    175             1                      51029     
    176             1                      51029     
    177             1                      51029     
    178             1                      51029     
    179             1                      51029     
    180             1                      51029     
    181             1                      51029     
    182             1                      51029     
    199             1                         25     
    200             1                         25     
    201             1                         25     
    202             1                         25     
    203             1                         25     
    204             1                         25     
    205             1                         25     
    226             1                         68     
    228             1                         83     
    230             1                         74     
    232             1                         61     
    234             1                         79     
    236             1                         70     
    238             1                         79     
    240             1                         68     
    243             1                         84     
    244             1                         79     
    245             1                         82     
    246             1                         70     
    248             1                         70     
    249             1                         58     
    250             1                    ***0***     
    252             1                       1025     
    264             1                       1025     
    265             1                       1025     
    266             1                       1025     
    267             1                       1025     
    268             1                       1025     
    269             1                       1025     
    270             1                       1025     
    271             1                       1025     
    272             1                       1025     
  File coverage.sv
    18              1                          1     
    60              1                          1     
    61              1                          1     
    66              1                          1     
    67              1                          1     
    68              1                      50002     
    70              1                        914     
    73              1                    ***0***     
    78              1                    ***0***     
    79              1                    ***0***     
    80              1                    ***0***     
    81              1                    ***0***     
    82              1                    ***0***     
    87              1                    ***0***     
    88              1                    ***0***     
    89              1                    ***0***     
    90              1                    ***0***     
    91              1                    ***0***     
    92              1                    ***0***     
    93              1                    ***0***     
    98              1                          1     
    99              1                    ***0***     
    100             1                    ***0***     
  File driver.sv
    27              1                          1     
    28              1                          1     
    34              1                          1     
    35              1                       1026     
    36              1                       1025     
    37              1                       1025     
    46              1                       1025     
    47              1                       1025     
    48              1                       1025     
    49              1                       1025     
    50              1                       1025     
    51              1                       1025     
    52              1                       1025     
    53              1                       1025     
    54              1                       1025     
    55              1                       1025     
    56              1                       1025     
    57              1                       1025     
    58              1                       1025     
    61              1                       1025     
    63              1                       1025     
    64              1                       1025     
  File generator.sv
    55              1                          1     
    62              1                          1     
    63              1                          1     
    72              1                          1     
    75              1                          1     
    77              1                          1     
    80              1                          1     
    91              1                          1     
    94              1                          1     
    97              1                          1     
    100             1                          1     
    103             1                          1     
    106             1                          1     
    109             1                          1     
    112             1                          1     
    115             1                          1     
    125             1                          1     
    125             2                       1000     
    127             1                       1000     
    128             1                       1000     
    134             1                        334     
    138             1                        333     
    150             1                    ***0***     
    153             1                       1000     
    156             1                       1000     
    159             1                       1000     
    169             1                          1     
    171             1                          1     
    172             1                          1     
    175             1                          1     
    177             1                          1     
    178             1                          1     
    181             1                          1     
    183             1                          1     
    184             1                          1     
    187             1                          1     
    189             1                          1     
    190             1                          1     
    199             1                          1     
    201             1                          1     
    202             1                          1     
    205             1                          1     
    207             1                          1     
    208             1                          1     
    211             1                          1     
    213             1                          1     
    214             1                          1     
    223             1                          1     
    225             1                          1     
    226             1                          1     
    229             1                          1     
    231             1                          1     
    232             1                          1     
    235             1                          1     
    237             1                          1     
    238             1                          1     
    247             1                          1     
    249             1                          1     
    250             1                          1     
    253             1                          1     
    255             1                          1     
    256             1                          1     
    259             1                          1     
    261             1                          1     
    262             1                          1     
    265             1                          1     
    267             1                          1     
    268             1                          1     
    277             1                          1     
    278             1                          1     
    279             1                          1     
    282             1                          1     
    283             1                          1     
    284             1                          1     
    293             1                          1     
    295             1                          1     
    296             1                          1     
    299             1                          1     
    301             1                          1     
    302             1                          1     
    311             1                          1     
    312             1                          1     
    313             1                          1     
    316             1                          1     
    317             1                          1     
    318             1                          1     
    327             1                          1     
    328             1                          1     
    329             1                          1     
    332             1                          1     
    333             1                          1     
    334             1                          1     
    343             1                          1     
    344             1                          1     
    345             1                          1     
    348             1                          1     
    349             1                          1     
    350             1                          1     
    356             1                          1     
    357             1                          1     
    358             1                          1     
    373             1                         68     
    374             1                         83     
    375             1                         74     
    376             1                         61     
    377             1                         79     
    378             1                         70     
    379             1                         79     
    380             1                         68     
    381             1                         84     
    382             1                         79     
    383             1                         82     
    384             1                         70     
    385             1                         70     
    386             1                         58     
    387             1                    ***0***     
    392             1                        113     
    393             1                         91     
    394             1                        102     
    395             1                         91     
    396             1                        109     
    397             1                         88     
    398             1                         82     
    399             1                         76     
    400             1                         77     
    401             1                        105     
    402             1                          2     
    403             1                         89     
    408             1                       1025     
    409             1                       1025     
    410             1                       1025     
    411             1                       1025     
    412             1                       1025     
    413             1                       1025     
    414             1                       1025     
    415             1                       1025     
    416             1                       1025     
    417             1                       1025     
    420             1                       1025     
  File monitor.sv
    18              1                          1     
    31              1                          1     
    32              1                          1     
    44              1                          1     
    45              1                          1     
    47              1                      50002     
    49              1                      50002     
    52              1                        914     
    53              1                        914     
    54              1                        914     
    55              1                        914     
    56              1                        914     
    57              1                        914     
    58              1                        914     
    59              1                        914     
    60              1                        914     
    61              1                        914     
    62              1                        914     
    63              1                        914     
    64              1                        914     
    65              1                        914     
    66              1                        914     
    67              1                        914     
    70              1                        914     
    73              1                    ***0***     
    88              1                          1     
    92              1                          1     
    105             1                          1     
    106             1                          1     
    119             1                          1     
    120             1                          1     
    122             1                          1     
    124             1                          1     
    126             1                          1     
    129             1                    ***0***     
    130             1                    ***0***     
    131             1                    ***0***     
    132             1                    ***0***     
    133             1                    ***0***     
    134             1                    ***0***     
    135             1                    ***0***     
    136             1                    ***0***     
    137             1                    ***0***     
    138             1                    ***0***     
    139             1                    ***0***     
    140             1                    ***0***     
    141             1                    ***0***     
    142             1                    ***0***     
    143             1                    ***0***     
    144             1                    ***0***     
    145             1                    ***0***     
    146             1                    ***0***     
    147             1                    ***0***     
    150             1                    ***0***     
    152             1                    ***0***     
    154             1                    ***0***     
  File scoreboard.sv
    16              1                          1     
    17              1                          1     
    43              1                          1     
    44              1                          1     
    51              1                          1     
    52              1                          1     
    61              1                          1     
    62              1                          1     
    73              1                          1     
    74              1                        915     
    75              1                        915     
    76              1                        914     
    77              1                        914     
    80              1                        914     
    81              1                        914     
    82              1                        914     
    83              1                        914     
    84              1                        914     
    85              1                        914     
    86              1                        914     
    87              1                        914     
    88              1                        914     
    89              1                        914     
    90              1                        914     
    91              1                        914     
    92              1                        914     
    93              1                        914     
    94              1                        914     
    95              1                        914     
    131             1                          1     
    132             1                          1     
    133             1                    ***0***     
    134             1                    ***0***     
    135             1                    ***0***     
    136             1                    ***0***     
    137             1                    ***0***     
    140             1                    ***0***     
    141             1                    ***0***     
    142             1                    ***0***     
    143             1                    ***0***     
    144             1                    ***0***     
    145             1                    ***0***     
    146             1                    ***0***     
    147             1                    ***0***     
    148             1                    ***0***     
    149             1                    ***0***     
    150             1                    ***0***     
    151             1                    ***0***     
    152             1                    ***0***     
    153             1                    ***0***     
    154             1                    ***0***     
    161             1                    ***0***     
    164             1                    ***0***     
    173             1                    ***0***     
    183             1                    ***0***     
    189             1                    ***0***     
    192             1                    ***0***     
    196             1                    ***0***     
    202             1                    ***0***     
    207             1                    ***0***     
    211             1                    ***0***     
    218             1                    ***0***     
    222             1                    ***0***     
    242             1                    ***0***     
    248             1                    ***0***     
    250             1                    ***0***     
    252             1                    ***0***     
    258             1                    ***0***     
    308             1                    ***0***     
    309             1                    ***0***     
    310             1                    ***0***     
    312             1                    ***0***     
    313             1                    ***0***     
    314             1                    ***0***     
    315             1                    ***0***     
    316             1                    ***0***     
    317             1                    ***0***     
    318             1                    ***0***     
    319             1                    ***0***     
    320             1                    ***0***     
    321             1                    ***0***     
    322             1                    ***0***     
    323             1                    ***0***     

=================================================================================
=== Design Unit: work.rv32i_alu
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        62        55         7    88.70%

================================Branch Details================================

Branch Coverage for Design Unit work.rv32i_alu

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File rv32i_alu.sv
------------------------------------IF Branch------------------------------------
    174                                     1026     Count coming in to IF
    174             1                       1026     
    178             1                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    179                                  ***0***     Count coming in to IF
    179             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    198                                  ***0***     Count coming in to IF
    198             1                    ***0***     
    201             1                    ***0***     
    204             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 4 branches = 0.00%

------------------------------------IF Branch------------------------------------
    218                                     1025     Count coming in to IF
    218             1                        165     
    218             2                        860     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    220                                     1025     Count coming in to IF
    220             1                        222     
    220             2                        803     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    223                                     1026     Count coming in to IF
    223             1                         68     
                                             958     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    224                                     1026     Count coming in to IF
    224             1                         83     
                                             943     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    225                                     1026     Count coming in to IF
    225             1                        135     
                                             891     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    227                                      135     Count coming in to IF
    227             1                         74     
                                              61     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    227                                       74     Count coming in to IF
    227             2                         40     
    227             3                         34     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    229                                     1026     Count coming in to IF
    229             1                         79     
                                             947     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    230                                     1026     Count coming in to IF
    230             1                         70     
                                             956     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    231                                     1026     Count coming in to IF
    231             1                         79     
                                             947     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    232                                     1026     Count coming in to IF
    232             1                         68     
                                             958     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    233                                     1026     Count coming in to IF
    233             1                         84     
                                             942     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    234                                     1026     Count coming in to IF
    234             1                         79     
                                             947     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    235                                     1026     Count coming in to IF
    235             1                        152     
                                             874     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    237                                      152     Count coming in to IF
    237             1                         70     
                                              82     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    239                                     1026     Count coming in to IF
    239             1                        128     
                                             898     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    241                                      128     Count coming in to IF
    241             1                         70     
                                              58     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    241                                       70     Count coming in to IF
    241             2                         36     
    241             3                         34     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    257                                     1193     Count coming in to IF
    257             1                       1191     
                                               2     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    258                                     1191     Count coming in to IF
    258             1                        232     
                                             959     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    259                                     1191     Count coming in to IF
    259             1                         55     
                                            1136     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    266                                     1191     Count coming in to IF
    266             1                        255     
                                             936     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    267                                      255     Count coming in to IF
    267             1                        161     
                                              94     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    277                                     1193     Count coming in to IF
    277             1                         81     
                                            1112     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    278                                     1193     Count coming in to IF
    278             1                         83     
                                            1110     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    280                                     1193     Count coming in to IF
    280             1                        335     
    283             1                        858     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    287                                     1193     Count coming in to IF
    287             1                        109     
    290             1                       1084     
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      34        25         9    73.52%

================================Condition Details================================

Condition Coverage for Design Unit work.rv32i_alu --

  File rv32i_alu.sv
----------------Focused Condition View-------------------
Line       179 Item    1  (i_ce && ~stall_bit)
Condition totals: 0 of 2 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
        i_ce         N  No hits                  Hit '_0' and '_1'
   stall_bit         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  i_ce_0                -                             
  Row   2:    ***0***  i_ce_1                ~stall_bit                    
  Row   3:    ***0***  stall_bit_0           i_ce                          
  Row   4:    ***0***  stall_bit_1           i_ce                          

----------------Focused Condition View-------------------
Line       198 Item    1  (i_flush && ~stall_bit)
Condition totals: 0 of 2 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
     i_flush         N  No hits                  Hit '_0' and '_1'
   stall_bit         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  i_flush_0             -                             
  Row   2:    ***0***  i_flush_1             ~stall_bit                    
  Row   3:    ***0***  stall_bit_0           i_flush                       
  Row   4:    ***0***  stall_bit_1           i_flush                       

----------------Focused Condition View-------------------
Line       204 Item    1  (stall_bit && ~i_stall)
Condition totals: 0 of 2 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
   stall_bit         N  No hits                  Hit '_0' and '_1'
     i_stall         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  stall_bit_0           -                             
  Row   2:    ***0***  stall_bit_1           ~i_stall                      
  Row   3:    ***0***  i_stall_0             stall_bit                     
  Row   4:    ***0***  i_stall_1             stall_bit                     

----------------Focused Condition View-------------------
Line       218 Item    1  (opcode_jal || opcode_auipc)
Condition totals: 2 of 2 input terms covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
    opcode_jal         Y
  opcode_auipc         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  opcode_jal_0          ~opcode_auipc                 
  Row   2:          1  opcode_jal_1          -                             
  Row   3:          1  opcode_auipc_0        ~opcode_jal                   
  Row   4:          1  opcode_auipc_1        ~opcode_jal                   

----------------Focused Condition View-------------------
Line       220 Item    1  (opcode_rtype || opcode_branch)
Condition totals: 2 of 2 input terms covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
   opcode_rtype         Y
  opcode_branch         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  opcode_rtype_0        ~opcode_branch                
  Row   2:          1  opcode_rtype_1        -                             
  Row   3:          1  opcode_branch_0       ~opcode_rtype                 
  Row   4:          1  opcode_branch_1       ~opcode_rtype                 

----------------Focused Condition View-------------------
Line       225 Item    1  (alu_slt || alu_sltu)
Condition totals: 2 of 2 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
     alu_slt         Y
    alu_sltu         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  alu_slt_0             ~alu_sltu                     
  Row   2:          1  alu_slt_1             -                             
  Row   3:          1  alu_sltu_0            ~alu_slt                      
  Row   4:          1  alu_sltu_1            ~alu_slt                      

-----------Focused Condition View (Bimodal)--------------
Line       227 Item    1  (a[31] ^ b[31])
Condition totals: 2 of 2 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage                  Hint
 -----------  --------  --------------------------------------  --------------
       a[31]         Y
       b[31]         Y

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)           

---------  ----------  ----------  --------------------  -------------------------          
 Row   1:           1           0  a[31]_0               -                                  
 Row   2:           0           1  a[31]_1               -                                  
 Row   3:           1           1  b[31]_0               -                                  
 Row   4:           0           1  b[31]_1               -                                  

----------------Focused Condition View-------------------
Line       235 Item    1  (alu_eq || alu_neq)
Condition totals: 2 of 2 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      alu_eq         Y
     alu_neq         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  alu_eq_0              ~alu_neq                      
  Row   2:          1  alu_eq_1              -                             
  Row   3:          1  alu_neq_0             ~alu_eq                       
  Row   4:          1  alu_neq_1             ~alu_eq                       

----------------Focused Condition View-------------------
Line       239 Item    1  (alu_ge || alu_geu)
Condition totals: 2 of 2 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      alu_ge         Y
     alu_geu         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  alu_ge_0              ~alu_geu                      
  Row   2:          1  alu_ge_1              -                             
  Row   3:          1  alu_geu_0             ~alu_ge                       
  Row   4:          1  alu_geu_1             ~alu_ge                       

-----------Focused Condition View (Bimodal)--------------
Line       241 Item    1  (a[31] ^ b[31])
Condition totals: 2 of 2 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage                  Hint
 -----------  --------  --------------------------------------  --------------
       a[31]         Y
       b[31]         Y

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)           

---------  ----------  ----------  --------------------  -------------------------          
 Row   1:           0           1  a[31]_0               -                                  
 Row   2:           1           1  a[31]_1               -                                  
 Row   3:           0           1  b[31]_0               -                                  
 Row   4:           1           0  b[31]_1               -                                  

----------------Focused Condition View-------------------
Line       258 Item    1  (opcode_rtype || opcode_itype)
Condition totals: 2 of 2 input terms covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  opcode_rtype         Y
  opcode_itype         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  opcode_rtype_0        ~opcode_itype                 
  Row   2:          1  opcode_rtype_1        -                             
  Row   3:          1  opcode_itype_0        ~opcode_rtype                 
  Row   4:          1  opcode_itype_1        ~opcode_rtype                 

----------------Focused Condition View-------------------
Line       259 Item    1  (opcode_branch && y_d[0])
Condition totals: 2 of 2 input terms covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  opcode_branch         Y
         y_d[0]         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  opcode_branch_0       -                             
  Row   2:          1  opcode_branch_1       y_d[0]                        
  Row   3:          1  y_d[0]_0              opcode_branch                 
  Row   4:          1  y_d[0]_1              opcode_branch                 

----------------Focused Condition View-------------------
Line       266 Item    1  (opcode_jal || opcode_jalr)
Condition totals: 2 of 2 input terms covered = 100.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
   opcode_jal         Y
  opcode_jalr         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  opcode_jal_0          ~opcode_jalr                  
  Row   2:          1  opcode_jal_1          -                             
  Row   3:          1  opcode_jalr_0         ~opcode_jal                   
  Row   4:          1  opcode_jalr_1         ~opcode_jal                   

----------------Focused Condition View-------------------
Line       280 Item    1  (((opcode_branch || opcode_store) || (opcode_system && (i_funct3 == 0))) || opcode_fence)
Condition totals: 4 of 5 input terms covered = 80.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
    opcode_branch         Y
     opcode_store         Y
    opcode_system         Y
  (i_funct3 == 0)         N  '_0' not hit             Hit '_0'
     opcode_fence         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  opcode_branch_0       (~opcode_fence && ~(opcode_system && (i_funct3 == 0)) && ~opcode_store)
  Row   2:          1  opcode_branch_1       -                             
  Row   3:          1  opcode_store_0        (~opcode_fence && ~(opcode_system && (i_funct3 == 0)) && ~opcode_branch)
  Row   4:          1  opcode_store_1        ~opcode_branch                
  Row   5:          1  opcode_system_0       (~opcode_fence && ~(opcode_branch || opcode_store))
  Row   6:          1  opcode_system_1       (~(opcode_branch || opcode_store) && (i_funct3 == 0))
  Row   7:    ***0***  (i_funct3 == 0)_0     (~opcode_fence && ~(opcode_branch || opcode_store) && opcode_system)
  Row   8:          1  (i_funct3 == 0)_1     (~(opcode_branch || opcode_store) && opcode_system)
  Row   9:          1  opcode_fence_0        ~((opcode_branch || opcode_store) || (opcode_system && (i_funct3 == 0)))
 Row   10:          1  opcode_fence_1        ~((opcode_branch || opcode_store) || (opcode_system && (i_funct3 == 0)))

----------------Focused Condition View-------------------
Line       287 Item    1  (opcode_load || (opcode_system && (i_funct3 != 0)))
Condition totals: 1 of 3 input terms covered = 33.33%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
      opcode_load         Y
    opcode_system         N  '_1' not hit             Hit '_1'
  (i_funct3 != 0)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  opcode_load_0         ~(opcode_system && (i_funct3 != 0))
  Row   2:          1  opcode_load_1         -                             
  Row   3:          1  opcode_system_0       ~opcode_load                  
  Row   4:    ***0***  opcode_system_1       (~opcode_load && (i_funct3 != 0))
  Row   5:          1  (i_funct3 != 0)_0     (~opcode_load && opcode_system)
  Row   6:    ***0***  (i_funct3 != 0)_1     (~opcode_load && opcode_system)


Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      7         0         7     0.00%

================================Expression Details================================

Expression Coverage for Design Unit work.rv32i_alu --

  File rv32i_alu.sv
----------------Focused Expression View-----------------
Line       193 Item    1  (i_opcode[3] || i_opcode[2])
Expression totals: 0 of 2 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  i_opcode[3]         N  No hits                  Hit '_0' and '_1'
  i_opcode[2]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  i_opcode[3]_0         ~i_opcode[2]                  
  Row   2:    ***0***  i_opcode[3]_1         -                             
  Row   3:    ***0***  i_opcode[2]_0         ~i_opcode[3]                  
  Row   4:    ***0***  i_opcode[2]_1         ~i_opcode[3]                  

----------------Focused Expression View-----------------
Line       294 Item    1  ((i_stall || i_force_stall) && ~i_flush)
Expression totals: 0 of 3 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
        i_stall         N  '_1' not hit             Hit '_1'
  i_force_stall         N  '_1' not hit             Hit '_1'
        i_flush         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  i_stall_0             ~i_force_stall                
  Row   2:    ***0***  i_stall_1             ~i_flush                      
  Row   3:          1  i_force_stall_0       ~i_stall                      
  Row   4:    ***0***  i_force_stall_1       (~i_flush && ~i_stall)        
  Row   5:    ***0***  i_flush_0             (i_stall || i_force_stall)    
  Row   6:    ***0***  i_flush_1             (i_stall || i_force_stall)    

----------------Focused Expression View-----------------
Line       299 Item    1  (o_stall || i_stall)
Expression totals: 0 of 2 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
     o_stall         N  '_1' not hit             Hit '_1'
     i_stall         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  o_stall_0             ~i_stall                      
  Row   2:    ***0***  o_stall_1             -                             
  Row   3:          1  i_stall_0             ~o_stall                      
  Row   4:    ***0***  i_stall_1             ~o_stall                      


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      65        48        17    73.84%

================================Statement Details================================

Statement Coverage for Design Unit work.rv32i_alu --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File rv32i_alu.sv
    173             1                       1026     
    175             1                       1026     
    176             1                       1026     
    177             1                       1026     
    181             1                    ***0***     
    182             1                    ***0***     
    183             1                    ***0***     
    184             1                    ***0***     
    185             1                    ***0***     
    186             1                    ***0***     
    187             1                    ***0***     
    188             1                    ***0***     
    189             1                    ***0***     
    190             1                    ***0***     
    191             1                    ***0***     
    192             1                    ***0***     
    193             1                    ***0***     
    195             1                    ***0***     
    200             1                    ***0***     
    203             1                    ***0***     
    205             1                    ***0***     
    215             1                       1026     
    216             1                       1026     
    218             1                       1026     
    220             1                       1026     
    223             1                         68     
    224             1                         83     
    226             1                        135     
    227             1                         74     
    229             1                         79     
    230             1                         70     
    231             1                         79     
    232             1                         68     
    233             1                         84     
    234             1                         79     
    236             1                        152     
    237             1                         70     
    240             1                        128     
    241             1                         70     
    248             1                       1193     
    249             1                       1193     
    251             1                       1193     
    252             1                       1193     
    253             1                       1193     
    254             1                       1193     
    255             1                       1193     
    256             1                       1193     
    258             1                        232     
    260             1                         55     
    262             1                         55     
    264             1                         55     
    267             1                        161     
    268             1                        255     
    270             1                        255     
    272             1                        255     
    273             1                        255     
    277             1                         81     
    278             1                         83     
    281             1                        335     
    284             1                        858     
    288             1                        109     
    290             1                       1084     
    294             1                       1193     
    298             1                       1166     
    299             1                          3     

=================================================================================
=== Design Unit: work.rv32i_alu_tb
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      41        39         2    95.12%

================================Statement Details================================

Statement Coverage for Design Unit work.rv32i_alu_tb --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File rv32i_alu_tb.sv
    98              1                          1     
    99              1                          1     
    100             1                          1     
    152             1                          1     
    153             1                          1     
    154             1                     100002     
    155             1                     100001     
    161             1                          1     
    162             1                          1     
    163             1                          1     
    164             1                          1     
    165             1                          1     
    166             1                          1     
    167             1                          1     
    168             1                          1     
    169             1                          1     
    170             1                          1     
    171             1                          1     
    172             1                          1     
    173             1                          1     
    174             1                          1     
    175             1                          1     
    176             1                          1     
    181             1                          1     
    182             1                          1     
    183             1                          1     
    184             1                          1     
    185             1                          1     
    186             1                          1     
    192             1                          1     
    193             1                          1     
    194             1                          1     
    195             1                          1     
    196             1                          1     
    197             1                          1     
    200             1                          1     
    242             1                          1     
    242             2                          1     
    247             1                          1     
    248             1                    ***0***     
    249             1                    ***0***     

COVERGROUP COVERAGE:
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE work.coverage_sv_unit::coverage/alu_cg           34.84%        100          -    Uncovered            
    covered/total bins:                                    77       5315          -                      
    missing/total bins:                                  5238       5315          -                      
    % Hit:                                              1.44%        100          -                      
    type_option.weight=1
    type_option.goal=100
    type_option.comment=
    type_option.strobe=0
    type_option.merge_instances=auto(1)
    Coverpoint #coverpoint__0#                         45.45%        100          -    Uncovered            
        covered/total bins:                                 5         11          -                      
        missing/total bins:                                 6         11          -                      
        % Hit:                                         45.45%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin opcode_types[0]                                78          1          -    Covered              
        bin opcode_types[1]                               103          1          -    Covered              
        bin opcode_types[2]                                82          1          -    Covered              
        bin opcode_types[3]                                 0          1          -    ZERO                 
        bin opcode_types[4]                                90          1          -    Covered              
        bin opcode_types[5]                                 0          1          -    ZERO                 
        bin opcode_types[6]                                 0          1          -    ZERO                 
        bin opcode_types[7]                                 0          1          -    ZERO                 
        bin opcode_types[8]                                79          1          -    Covered              
        bin opcode_types[9]                                 0          1          -    ZERO                 
        bin opcode_types[10]                                0          1          -    ZERO                 
    Coverpoint #coverpoint__1#                         28.57%        100          -    Uncovered            
        covered/total bins:                                 4         14          -                      
        missing/total bins:                                10         14          -                      
        % Hit:                                         28.57%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin alu_ops[0]                                      0          1          -    ZERO                 
        bin alu_ops[1]                                     60          1          -    Covered              
        bin alu_ops[2]                                     71          1          -    Covered              
        bin alu_ops[3]                                      0          1          -    ZERO                 
        bin alu_ops[4]                                     64          1          -    Covered              
        bin alu_ops[5]                                      0          1          -    ZERO                 
        bin alu_ops[6]                                      0          1          -    ZERO                 
        bin alu_ops[7]                                      0          1          -    ZERO                 
        bin alu_ops[8]                                     58          1          -    Covered              
        bin alu_ops[9]                                      0          1          -    ZERO                 
        bin alu_ops[10]                                     0          1          -    ZERO                 
        bin alu_ops[11]                                     0          1          -    ZERO                 
        bin alu_ops[12]                                     0          1          -    ZERO                 
        bin alu_ops[13]                                     0          1          -    ZERO                 
    Coverpoint #coverpoint__2#                        100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin auto[0]                                       714          1          -    Covered              
        bin auto[1]                                       200          1          -    Covered              
    Coverpoint #coverpoint__3#                        100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin pc_values                                     914          1          -    Covered              
    Coverpoint #coverpoint__4#                          0.00%        100          -    ZERO                 
        covered/total bins:                                 0          2          -                      
        missing/total bins:                                 2          2          -                      
        % Hit:                                          0.00%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin auto[0]                                         0          1          -    ZERO                 
        bin auto[1]                                         0          1          -    ZERO                 
    Coverpoint #coverpoint__5#                          0.00%        100          -    ZERO                 
        covered/total bins:                                 0          2          -                      
        missing/total bins:                                 2          2          -                      
        % Hit:                                          0.00%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin auto[0]                                         0          1          -    ZERO                 
        bin auto[1]                                         0          1          -    ZERO                 
    Coverpoint #coverpoint__6#                          0.00%        100          -    ZERO                 
        covered/total bins:                                 0          1          -                      
        missing/total bins:                                 1          1          -                      
        % Hit:                                          0.00%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin rd_addr                                         0          1          -    ZERO                 
    Coverpoint #coverpoint__7#                         50.00%        100          -    Uncovered            
        covered/total bins:                                 1          2          -                      
        missing/total bins:                                 1          2          -                      
        % Hit:                                         50.00%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin auto[0]                                         0          1          -    ZERO                 
        bin auto[1]                                       914          1          -    Covered              
    Coverpoint #coverpoint__8#                         50.00%        100          -    Uncovered            
        covered/total bins:                                 1          2          -                      
        missing/total bins:                                 1          2          -                      
        % Hit:                                         50.00%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin auto[0]                                       914          1          -    Covered              
        bin auto[1]                                         0          1          -    ZERO                 
    Coverpoint #coverpoint__9#                         50.00%        100          -    Uncovered            
        covered/total bins:                                 1          2          -                      
        missing/total bins:                                 1          2          -                      
        % Hit:                                         50.00%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin auto[0]                                       914          1          -    Covered              
        bin auto[1]                                         0          1          -    ZERO                 
    Coverpoint #coverpoint__10#                        50.00%        100          -    Uncovered            
        covered/total bins:                                 1          2          -                      
        missing/total bins:                                 1          2          -                      
        % Hit:                                         50.00%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin auto[0]                                       914          1          -    Covered              
        bin auto[1]                                         0          1          -    ZERO                 
    Coverpoint #coverpoint__11#                        50.00%        100          -    Uncovered            
        covered/total bins:                                 1          2          -                      
        missing/total bins:                                 1          2          -                      
        % Hit:                                         50.00%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin auto[0]                                       914          1          -    Covered              
        bin auto[1]                                         0          1          -    ZERO                 
    Coverpoint #coverpoint__12#                        50.00%        100          -    Uncovered            
        covered/total bins:                                 1          2          -                      
        missing/total bins:                                 1          2          -                      
        % Hit:                                         50.00%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin auto[0]                                       914          1          -    Covered              
        bin auto[1]                                         0          1          -    ZERO                 
    Coverpoint #coverpoint__13#                       100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin auto[0]                                       714          1          -    Covered              
        bin auto[1]                                       200          1          -    Covered              
    Coverpoint #coverpoint__14#                         0.00%        100          -    ZERO                 
        covered/total bins:                                 0          4          -                      
        missing/total bins:                                 4          4          -                      
        % Hit:                                          0.00%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin exceptions[0]                                   0          1          -    ZERO                 
        bin exceptions[1]                                   0          1          -    ZERO                 
        bin exceptions[2]                                   0          1          -    ZERO                 
        bin exceptions[3]                                   0          1          -    ZERO                 
    Coverpoint #vif.i_opcode__15#                      10.93%        100          -    Uncovered            
        covered/total bins:                                 7         64          -                      
        missing/total bins:                                57         64          -                      
        % Hit:                                         10.93%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin auto[0:31]                                    527          1          -    Covered              
        bin auto[32:63]                                    81          1          -    Covered              
        bin auto[64:95]                                    73          1          -    Covered              
        bin auto[96:127]                                    0          1          -    ZERO                 
        bin auto[128:159]                                  70          1          -    Covered              
        bin auto[160:191]                                   0          1          -    ZERO                 
        bin auto[192:223]                                   0          1          -    ZERO                 
        bin auto[224:255]                                   0          1          -    ZERO                 
        bin auto[256:287]                                  67          1          -    Covered              
        bin auto[288:319]                                   0          1          -    ZERO                 
        bin auto[320:351]                                   0          1          -    ZERO                 
        bin auto[352:383]                                   0          1          -    ZERO                 
        bin auto[384:415]                                   0          1          -    ZERO                 
        bin auto[416:447]                                   0          1          -    ZERO                 
        bin auto[448:479]                                   0          1          -    ZERO                 
        bin auto[480:511]                                   0          1          -    ZERO                 
        bin auto[512:543]                                  95          1          -    Covered              
        bin auto[544:575]                                   0          1          -    ZERO                 
        bin auto[576:607]                                   0          1          -    ZERO                 
        bin auto[608:639]                                   0          1          -    ZERO                 
        bin auto[640:671]                                   0          1          -    ZERO                 
        bin auto[672:703]                                   0          1          -    ZERO                 
        bin auto[704:735]                                   0          1          -    ZERO                 
        bin auto[736:767]                                   0          1          -    ZERO                 
        bin auto[768:799]                                   0          1          -    ZERO                 
        bin auto[800:831]                                   0          1          -    ZERO                 
        bin auto[832:863]                                   0          1          -    ZERO                 
        bin auto[864:895]                                   0          1          -    ZERO                 
        bin auto[896:927]                                   0          1          -    ZERO                 
        bin auto[928:959]                                   0          1          -    ZERO                 
        bin auto[960:991]                                   0          1          -    ZERO                 
        bin auto[992:1023]                                  0          1          -    ZERO                 
        bin auto[1024:1055]                                 1          1          -    Covered              
        bin auto[1056:1087]                                 0          1          -    ZERO                 
        bin auto[1088:1119]                                 0          1          -    ZERO                 
        bin auto[1120:1151]                                 0          1          -    ZERO                 
        bin auto[1152:1183]                                 0          1          -    ZERO                 
        bin auto[1184:1215]                                 0          1          -    ZERO                 
        bin auto[1216:1247]                                 0          1          -    ZERO                 
        bin auto[1248:1279]                                 0          1          -    ZERO                 
        bin auto[1280:1311]                                 0          1          -    ZERO                 
        bin auto[1312:1343]                                 0          1          -    ZERO                 
        bin auto[1344:1375]                                 0          1          -    ZERO                 
        bin auto[1376:1407]                                 0          1          -    ZERO                 
        bin auto[1408:1439]                                 0          1          -    ZERO                 
        bin auto[1440:1471]                                 0          1          -    ZERO                 
        bin auto[1472:1503]                                 0          1          -    ZERO                 
        bin auto[1504:1535]                                 0          1          -    ZERO                 
        bin auto[1536:1567]                                 0          1          -    ZERO                 
        bin auto[1568:1599]                                 0          1          -    ZERO                 
        bin auto[1600:1631]                                 0          1          -    ZERO                 
        bin auto[1632:1663]                                 0          1          -    ZERO                 
        bin auto[1664:1695]                                 0          1          -    ZERO                 
        bin auto[1696:1727]                                 0          1          -    ZERO                 
        bin auto[1728:1759]                                 0          1          -    ZERO                 
        bin auto[1760:1791]                                 0          1          -    ZERO                 
        bin auto[1792:1823]                                 0          1          -    ZERO                 
        bin auto[1824:1855]                                 0          1          -    ZERO                 
        bin auto[1856:1887]                                 0          1          -    ZERO                 
        bin auto[1888:1919]                                 0          1          -    ZERO                 
        bin auto[1920:1951]                                 0          1          -    ZERO                 
        bin auto[1952:1983]                                 0          1          -    ZERO                 
        bin auto[1984:2015]                                 0          1          -    ZERO                 
        bin auto[2016:2047]                                 0          1          -    ZERO                 
    Coverpoint #vif.i_exception__16#                    0.00%        100          -    ZERO                 
        covered/total bins:                                 0         16          -                      
        missing/total bins:                                16         16          -                      
        % Hit:                                          0.00%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin auto[0]                                         0          1          -    ZERO                 
        bin auto[1]                                         0          1          -    ZERO                 
        bin auto[2]                                         0          1          -    ZERO                 
        bin auto[3]                                         0          1          -    ZERO                 
        bin auto[4]                                         0          1          -    ZERO                 
        bin auto[5]                                         0          1          -    ZERO                 
        bin auto[6]                                         0          1          -    ZERO                 
        bin auto[7]                                         0          1          -    ZERO                 
        bin auto[8]                                         0          1          -    ZERO                 
        bin auto[9]                                         0          1          -    ZERO                 
        bin auto[10]                                        0          1          -    ZERO                 
        bin auto[11]                                        0          1          -    ZERO                 
        bin auto[12]                                        0          1          -    ZERO                 
        bin auto[13]                                        0          1          -    ZERO                 
        bin auto[14]                                        0          1          -    ZERO                 
        bin auto[15]                                        0          1          -    ZERO                 
    Coverpoint #vif.i_alu__17#                         10.93%        100          -    Uncovered            
        covered/total bins:                                 7         64          -                      
        missing/total bins:                                57         64          -                      
        % Hit:                                         10.93%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin auto[0:255]                                   520          1          -    Covered              
        bin auto[256:511]                                  77          1          -    Covered              
        bin auto[512:767]                                  73          1          -    Covered              
        bin auto[768:1023]                                  0          1          -    ZERO                 
        bin auto[1024:1279]                                70          1          -    Covered              
        bin auto[1280:1535]                                 0          1          -    ZERO                 
        bin auto[1536:1791]                                 0          1          -    ZERO                 
        bin auto[1792:2047]                                 0          1          -    ZERO                 
        bin auto[2048:2303]                                62          1          -    Covered              
        bin auto[2304:2559]                                 0          1          -    ZERO                 
        bin auto[2560:2815]                                 0          1          -    ZERO                 
        bin auto[2816:3071]                                 0          1          -    ZERO                 
        bin auto[3072:3327]                                 0          1          -    ZERO                 
        bin auto[3328:3583]                                 0          1          -    ZERO                 
        bin auto[3584:3839]                                 0          1          -    ZERO                 
        bin auto[3840:4095]                                 0          1          -    ZERO                 
        bin auto[4096:4351]                                56          1          -    Covered              
        bin auto[4352:4607]                                 0          1          -    ZERO                 
        bin auto[4608:4863]                                 0          1          -    ZERO                 
        bin auto[4864:5119]                                 0          1          -    ZERO                 
        bin auto[5120:5375]                                 0          1          -    ZERO                 
        bin auto[5376:5631]                                 0          1          -    ZERO                 
        bin auto[5632:5887]                                 0          1          -    ZERO                 
        bin auto[5888:6143]                                 0          1          -    ZERO                 
        bin auto[6144:6399]                                 0          1          -    ZERO                 
        bin auto[6400:6655]                                 0          1          -    ZERO                 
        bin auto[6656:6911]                                 0          1          -    ZERO                 
        bin auto[6912:7167]                                 0          1          -    ZERO                 
        bin auto[7168:7423]                                 0          1          -    ZERO                 
        bin auto[7424:7679]                                 0          1          -    ZERO                 
        bin auto[7680:7935]                                 0          1          -    ZERO                 
        bin auto[7936:8191]                                 0          1          -    ZERO                 
        bin auto[8192:8447]                                56          1          -    Covered              
        bin auto[8448:8703]                                 0          1          -    ZERO                 
        bin auto[8704:8959]                                 0          1          -    ZERO                 
        bin auto[8960:9215]                                 0          1          -    ZERO                 
        bin auto[9216:9471]                                 0          1          -    ZERO                 
        bin auto[9472:9727]                                 0          1          -    ZERO                 
        bin auto[9728:9983]                                 0          1          -    ZERO                 
        bin auto[9984:10239]                                0          1          -    ZERO                 
        bin auto[10240:10495]                               0          1          -    ZERO                 
        bin auto[10496:10751]                               0          1          -    ZERO                 
        bin auto[10752:11007]                               0          1          -    ZERO                 
        bin auto[11008:11263]                               0          1          -    ZERO                 
        bin auto[11264:11519]                               0          1          -    ZERO                 
        bin auto[11520:11775]                               0          1          -    ZERO                 
        bin auto[11776:12031]                               0          1          -    ZERO                 
        bin auto[12032:12287]                               0          1          -    ZERO                 
        bin auto[12288:12543]                               0          1          -    ZERO                 
        bin auto[12544:12799]                               0          1          -    ZERO                 
        bin auto[12800:13055]                               0          1          -    ZERO                 
        bin auto[13056:13311]                               0          1          -    ZERO                 
        bin auto[13312:13567]                               0          1          -    ZERO                 
        bin auto[13568:13823]                               0          1          -    ZERO                 
        bin auto[13824:14079]                               0          1          -    ZERO                 
        bin auto[14080:14335]                               0          1          -    ZERO                 
        bin auto[14336:14591]                               0          1          -    ZERO                 
        bin auto[14592:14847]                               0          1          -    ZERO                 
        bin auto[14848:15103]                               0          1          -    ZERO                 
        bin auto[15104:15359]                               0          1          -    ZERO                 
        bin auto[15360:15615]                               0          1          -    ZERO                 
        bin auto[15616:15871]                               0          1          -    ZERO                 
        bin auto[15872:16127]                               0          1          -    ZERO                 
        bin auto[16128:16383]                               0          1          -    ZERO                 
    Cross #cross__0#                                    1.04%        100          -    Uncovered            
        covered/total bins:                                43       4096          -                      
        missing/total bins:                              4053       4096          -                      
        % Hit:                                          1.04%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        Auto, Default and User Defined Bins:
            bin <auto[512:543],auto[8192:8447]>             5          1          -    Covered              
            bin <auto[256:287],auto[8192:8447]>             3          1          -    Covered              
            bin <auto[128:159],auto[8192:8447]>             3          1          -    Covered              
            bin <auto[64:95],auto[8192:8447]>               7          1          -    Covered              
            bin <auto[32:63],auto[8192:8447]>               7          1          -    Covered              
            bin <auto[0:31],auto[8192:8447]>               31          1          -    Covered              
            bin <auto[512:543],auto[4096:4351]>             3          1          -    Covered              
            bin <auto[256:287],auto[4096:4351]>             2          1          -    Covered              
            bin <auto[128:159],auto[4096:4351]>             3          1          -    Covered              
            bin <auto[64:95],auto[4096:4351]>               2          1          -    Covered              
            bin <auto[32:63],auto[4096:4351]>               7          1          -    Covered              
            bin <auto[0:31],auto[4096:4351]>               39          1          -    Covered              
            bin <auto[512:543],auto[2048:2303]>             3          1          -    Covered              
            bin <auto[256:287],auto[2048:2303]>             4          1          -    Covered              
            bin <auto[128:159],auto[2048:2303]>            11          1          -    Covered              
            bin <auto[64:95],auto[2048:2303]>               3          1          -    Covered              
            bin <auto[32:63],auto[2048:2303]>               3          1          -    Covered              
            bin <auto[0:31],auto[2048:2303]>               38          1          -    Covered              
            bin <auto[512:543],auto[1024:1279]>             4          1          -    Covered              
            bin <auto[256:287],auto[1024:1279]>             6          1          -    Covered              
            bin <auto[128:159],auto[1024:1279]>             6          1          -    Covered              
            bin <auto[64:95],auto[1024:1279]>              10          1          -    Covered              
            bin <auto[32:63],auto[1024:1279]>               9          1          -    Covered              
            bin <auto[0:31],auto[1024:1279]>               35          1          -    Covered              
            bin <auto[512:543],auto[512:767]>               8          1          -    Covered              
            bin <auto[256:287],auto[512:767]>               7          1          -    Covered              
            bin <auto[128:159],auto[512:767]>               7          1          -    Covered              
            bin <auto[64:95],auto[512:767]>                 2          1          -    Covered              
            bin <auto[32:63],auto[512:767]>                 5          1          -    Covered              
            bin <auto[0:31],auto[512:767]>                 44          1          -    Covered              
            bin <auto[512:543],auto[256:511]>               8          1          -    Covered              
            bin <auto[256:287],auto[256:511]>               8          1          -    Covered              
            bin <auto[128:159],auto[256:511]>               7          1          -    Covered              
            bin <auto[64:95],auto[256:511]>                 6          1          -    Covered              
            bin <auto[32:63],auto[256:511]>                 4          1          -    Covered              
            bin <auto[0:31],auto[256:511]>                 44          1          -    Covered              
            bin <auto[1024:1055],auto[0:255]>               1          1          -    Covered              
            bin <auto[512:543],auto[0:255]>                64          1          -    Covered              
            bin <auto[256:287],auto[0:255]>                37          1          -    Covered              
            bin <auto[128:159],auto[0:255]>                33          1          -    Covered              
            bin <auto[64:95],auto[0:255]>                  43          1          -    Covered              
            bin <auto[32:63],auto[0:255]>                  46          1          -    Covered              
            bin <auto[0:31],auto[0:255]>                  296          1          -    Covered              
            bin <auto[2016:2047],*>                         0          1         64    ZERO                 
            bin <auto[1984:2015],*>                         0          1         64    ZERO                 
            bin <auto[1952:1983],*>                         0          1         64    ZERO                 
            bin <auto[1920:1951],*>                         0          1         64    ZERO                 
            bin <auto[1888:1919],*>                         0          1         64    ZERO                 
            bin <auto[1856:1887],*>                         0          1         64    ZERO                 
            bin <auto[1824:1855],*>                         0          1         64    ZERO                 
            bin <auto[1792:1823],*>                         0          1         64    ZERO                 
            bin <auto[1760:1791],*>                         0          1         64    ZERO                 
            bin <auto[1728:1759],*>                         0          1         64    ZERO                 
            bin <auto[1696:1727],*>                         0          1         64    ZERO                 
            bin <auto[1664:1695],*>                         0          1         64    ZERO                 
            bin <auto[1632:1663],*>                         0          1         64    ZERO                 
            bin <auto[1600:1631],*>                         0          1         64    ZERO                 
            bin <auto[1568:1599],*>                         0          1         64    ZERO                 
            bin <auto[1536:1567],*>                         0          1         64    ZERO                 
            bin <auto[1504:1535],*>                         0          1         64    ZERO                 
            bin <auto[1472:1503],*>                         0          1         64    ZERO                 
            bin <auto[1440:1471],*>                         0          1         64    ZERO                 
            bin <auto[1408:1439],*>                         0          1         64    ZERO                 
            bin <auto[1376:1407],*>                         0          1         64    ZERO                 
            bin <auto[1344:1375],*>                         0          1         64    ZERO                 
            bin <auto[1312:1343],*>                         0          1         64    ZERO                 
            bin <auto[1280:1311],*>                         0          1         64    ZERO                 
            bin <auto[1248:1279],*>                         0          1         64    ZERO                 
            bin <auto[1216:1247],*>                         0          1         64    ZERO                 
            bin <auto[1184:1215],*>                         0          1         64    ZERO                 
            bin <auto[1152:1183],*>                         0          1         64    ZERO                 
            bin <auto[1120:1151],*>                         0          1         64    ZERO                 
            bin <auto[1088:1119],*>                         0          1         64    ZERO                 
            bin <auto[1056:1087],*>                         0          1         64    ZERO                 
            bin <auto[992:1023],*>                          0          1         64    ZERO                 
            bin <auto[960:991],*>                           0          1         64    ZERO                 
            bin <auto[928:959],*>                           0          1         64    ZERO                 
            bin <auto[896:927],*>                           0          1         64    ZERO                 
            bin <auto[864:895],*>                           0          1         64    ZERO                 
            bin <auto[832:863],*>                           0          1         64    ZERO                 
            bin <auto[800:831],*>                           0          1         64    ZERO                 
            bin <auto[768:799],*>                           0          1         64    ZERO                 
            bin <auto[736:767],*>                           0          1         64    ZERO                 
            bin <auto[704:735],*>                           0          1         64    ZERO                 
            bin <auto[672:703],*>                           0          1         64    ZERO                 
            bin <auto[640:671],*>                           0          1         64    ZERO                 
            bin <auto[608:639],*>                           0          1         64    ZERO                 
            bin <auto[576:607],*>                           0          1         64    ZERO                 
            bin <auto[544:575],*>                           0          1         64    ZERO                 
            bin <auto[480:511],*>                           0          1         64    ZERO                 
            bin <auto[448:479],*>                           0          1         64    ZERO                 
            bin <auto[416:447],*>                           0          1         64    ZERO                 
            bin <auto[384:415],*>                           0          1         64    ZERO                 
            bin <auto[352:383],*>                           0          1         64    ZERO                 
            bin <auto[320:351],*>                           0          1         64    ZERO                 
            bin <auto[288:319],*>                           0          1         64    ZERO                 
            bin <auto[224:255],*>                           0          1         64    ZERO                 
            bin <auto[192:223],*>                           0          1         64    ZERO                 
            bin <auto[160:191],*>                           0          1         64    ZERO                 
            bin <auto[96:127],*>                            0          1         64    ZERO                 
            bin <*,auto[16128:16383]>                       0          1         64    ZERO                 
            bin <*,auto[15872:16127]>                       0          1         64    ZERO                 
            bin <*,auto[15616:15871]>                       0          1         64    ZERO                 
            bin <*,auto[15360:15615]>                       0          1         64    ZERO                 
            bin <*,auto[15104:15359]>                       0          1         64    ZERO                 
            bin <*,auto[14848:15103]>                       0          1         64    ZERO                 
            bin <*,auto[14592:14847]>                       0          1         64    ZERO                 
            bin <*,auto[14336:14591]>                       0          1         64    ZERO                 
            bin <*,auto[14080:14335]>                       0          1         64    ZERO                 
            bin <*,auto[13824:14079]>                       0          1         64    ZERO                 
            bin <*,auto[13568:13823]>                       0          1         64    ZERO                 
            bin <*,auto[13312:13567]>                       0          1         64    ZERO                 
            bin <*,auto[13056:13311]>                       0          1         64    ZERO                 
            bin <*,auto[12800:13055]>                       0          1         64    ZERO                 
            bin <*,auto[12544:12799]>                       0          1         64    ZERO                 
            bin <*,auto[12288:12543]>                       0          1         64    ZERO                 
            bin <*,auto[12032:12287]>                       0          1         64    ZERO                 
            bin <*,auto[11776:12031]>                       0          1         64    ZERO                 
            bin <*,auto[11520:11775]>                       0          1         64    ZERO                 
            bin <*,auto[11264:11519]>                       0          1         64    ZERO                 
            bin <*,auto[11008:11263]>                       0          1         64    ZERO                 
            bin <*,auto[10752:11007]>                       0          1         64    ZERO                 
            bin <*,auto[10496:10751]>                       0          1         64    ZERO                 
            bin <*,auto[10240:10495]>                       0          1         64    ZERO                 
            bin <*,auto[9984:10239]>                        0          1         64    ZERO                 
            bin <*,auto[9728:9983]>                         0          1         64    ZERO                 
            bin <*,auto[9472:9727]>                         0          1         64    ZERO                 
            bin <*,auto[9216:9471]>                         0          1         64    ZERO                 
            bin <*,auto[8960:9215]>                         0          1         64    ZERO                 
            bin <*,auto[8704:8959]>                         0          1         64    ZERO                 
            bin <*,auto[8448:8703]>                         0          1         64    ZERO                 
            bin <*,auto[7936:8191]>                         0          1         64    ZERO                 
            bin <*,auto[7680:7935]>                         0          1         64    ZERO                 
            bin <*,auto[7424:7679]>                         0          1         64    ZERO                 
            bin <*,auto[7168:7423]>                         0          1         64    ZERO                 
            bin <*,auto[6912:7167]>                         0          1         64    ZERO                 
            bin <*,auto[6656:6911]>                         0          1         64    ZERO                 
            bin <*,auto[6400:6655]>                         0          1         64    ZERO                 
            bin <*,auto[6144:6399]>                         0          1         64    ZERO                 
            bin <*,auto[5888:6143]>                         0          1         64    ZERO                 
            bin <*,auto[5632:5887]>                         0          1         64    ZERO                 
            bin <*,auto[5376:5631]>                         0          1         64    ZERO                 
            bin <*,auto[5120:5375]>                         0          1         64    ZERO                 
            bin <*,auto[4864:5119]>                         0          1         64    ZERO                 
            bin <*,auto[4608:4863]>                         0          1         64    ZERO                 
            bin <*,auto[4352:4607]>                         0          1         64    ZERO                 
            bin <*,auto[3840:4095]>                         0          1         64    ZERO                 
            bin <*,auto[3584:3839]>                         0          1         64    ZERO                 
            bin <*,auto[3328:3583]>                         0          1         64    ZERO                 
            bin <*,auto[3072:3327]>                         0          1         64    ZERO                 
            bin <*,auto[2816:3071]>                         0          1         64    ZERO                 
            bin <*,auto[2560:2815]>                         0          1         64    ZERO                 
            bin <*,auto[2304:2559]>                         0          1         64    ZERO                 
            bin <*,auto[1792:2047]>                         0          1         64    ZERO                 
            bin <*,auto[1536:1791]>                         0          1         64    ZERO                 
            bin <*,auto[1280:1535]>                         0          1         64    ZERO                 
            bin <*,auto[768:1023]>                          0          1         64    ZERO                 
            bin <auto[1024:1055],auto[8192:8447]>           0          1          1    ZERO                 
            bin <auto[1024:1055],auto[4096:4351]>           0          1          1    ZERO                 
            bin <auto[1024:1055],auto[2048:2303]>           0          1          1    ZERO                 
            bin <auto[1024:1055],auto[1024:1279]>           0          1          1    ZERO                 
            bin <auto[1024:1055],auto[512:767]>             0          1          1    ZERO                 
            bin <auto[1024:1055],auto[256:511]>             0          1          1    ZERO                 
    Cross #cross__1#                                    0.00%        100          -    ZERO                 
        covered/total bins:                                 0       1024          -                      
        missing/total bins:                              1024       1024          -                      
        % Hit:                                          0.00%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        Auto, Default and User Defined Bins:
            bin <*,*>                                       0          1       1024    ZERO                 

TOTAL COVERGROUP COVERAGE: 34.84%  COVERGROUP TYPES: 1

Total Coverage By Design Unit (filtered view): 41.08%

