/* ECPE 174 - Adv. Digital Design 
	Lab #  : 
	Author : Kelvin Flores 
	Date : 
	Due :  
	
*/

module arrowKeys (	input logic clock,
						  input logic up,down,left,right
						  output logic [5:0] mem6x6 );
	
	parameter MAXCOL = 6;
	parameter MAXROW = 6;
	
	logic[5:0] currentMem,nextMem;
	logic[3:0] keys;
	
	
	assign mem6x6 = nextMem;
	
	initial
	begin
		currentMem <= 0;
	end
	
	always_ff @(posedge clock)
	begin 
		currentMem <= nextMem;
	end
	
	always_comb
	begin 
		case(keys)
		begin 
			
		end
	end
endmodule
						  
						  