# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do multiply_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:25 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 22:36:25 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/full_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:25 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 22:36:26 on Feb 15,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:26 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 22:36:26 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/addition_unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:26 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/addition_unit.sv 
# -- Compiling module addition_unit
# -- Compiling module add_sub
# 
# Top level modules:
# 	add_sub
# End time: 22:36:26 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/multiply.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:26 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/multiply.sv 
# -- Compiling module multiply
# 
# Top level modules:
# 	multiply
# End time: 22:36:26 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/reg_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:26 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/reg_8.sv 
# -- Compiling module reg_8
# -- Compiling module reg_1
# 
# Top level modules:
# 	reg_8
# 	reg_1
# End time: 22:36:26 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:36:26 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 22:36:26 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 22:36:26 on Feb 15,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.multiply
# Loading work.reg_8
# Loading work.reg_1
# Loading work.add_sub
# Loading work.addition_unit
# Loading work.full_adder
# Loading work.control
# Loading work.HexDriver
# ** Warning: (vsim-3017) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/testbench.sv(15): [TFMPC] - Too few port connections. Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mult0 File: C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/multiply.sv
# ** Warning: (vsim-3722) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/testbench.sv(15): [TFMPC] - Missing connection for port 'LED'.
# ** Warning: (vsim-3015) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/multiply.sv(80): [PCDPC] - Port size (8) does not match connection size (9) for port 'D'. The port definition is at: C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/reg_8.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mult0/A_reg File: C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/reg_8.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# ** Warning: (vsim-8315) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/control.sv(30): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mult0/control_unit
# ** Warning: (vsim-8315) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/control.sv(30): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 2  Instance: /testbench/mult0/control_unit
add wave -position end  sim:/testbench/mult0/control_unit/curr_state
add wave -position end  sim:/testbench/mult0/control_unit/next_state
reset -f; run 1000ns
# ambiguous command name "reset": resetGlobalEvcd resetTime
do multiply_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:50:03 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 22:50:03 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/full_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:50:03 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 22:50:04 on Feb 15,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:50:04 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 22:50:04 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/addition_unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:50:04 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/addition_unit.sv 
# -- Compiling module addition_unit
# -- Compiling module add_sub
# 
# Top level modules:
# 	add_sub
# End time: 22:50:04 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/multiply.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:50:04 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/multiply.sv 
# -- Compiling module multiply
# 
# Top level modules:
# 	multiply
# End time: 22:50:04 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/reg_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:50:04 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/reg_8.sv 
# -- Compiling module reg_8
# -- Compiling module reg_1
# 
# Top level modules:
# 	reg_8
# 	reg_1
# End time: 22:50:04 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:50:04 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 22:50:04 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 22:50:06 on Feb 15,2023, Elapsed time: 0:13:40
# Errors: 1, Warnings: 5
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 22:50:06 on Feb 15,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.multiply
# Loading work.reg_8
# Loading work.reg_1
# Loading work.add_sub
# Loading work.addition_unit
# Loading work.full_adder
# Loading work.control
# Loading work.HexDriver
# ** Warning: (vsim-3017) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/testbench.sv(15): [TFMPC] - Too few port connections. Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mult0 File: C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/multiply.sv
# ** Warning: (vsim-3722) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/testbench.sv(15): [TFMPC] - Missing connection for port 'LED'.
# ** Warning: (vsim-3015) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/multiply.sv(80): [PCDPC] - Port size (8) does not match connection size (9) for port 'D'. The port definition is at: C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/reg_8.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mult0/A_reg File: C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/reg_8.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# ** Warning: (vsim-8315) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/control.sv(30): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mult0/control_unit
# ** Warning: (vsim-8315) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/control.sv(30): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 2  Instance: /testbench/mult0/control_unit
add wave -position insertpoint  \
sim:/testbench/mult0/control_unit/curr_state
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/simulation/modelsim/wave.do}
do multiply_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:02 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 22:54:02 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/full_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:02 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 22:54:02 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:02 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 22:54:02 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/addition_unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:02 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/addition_unit.sv 
# -- Compiling module addition_unit
# -- Compiling module add_sub
# 
# Top level modules:
# 	add_sub
# End time: 22:54:02 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/multiply.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:03 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/multiply.sv 
# -- Compiling module multiply
# 
# Top level modules:
# 	multiply
# End time: 22:54:03 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/reg_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:03 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/reg_8.sv 
# -- Compiling module reg_8
# -- Compiling module reg_1
# 
# Top level modules:
# 	reg_8
# 	reg_1
# End time: 22:54:03 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:54:03 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 22:54:03 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 22:54:05 on Feb 15,2023, Elapsed time: 0:03:59
# Errors: 0, Warnings: 5
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 22:54:05 on Feb 15,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.multiply
# Loading work.reg_8
# Loading work.reg_1
# Loading work.add_sub
# Loading work.addition_unit
# Loading work.full_adder
# Loading work.control
# Loading work.HexDriver
# ** Warning: (vsim-3017) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/testbench.sv(15): [TFMPC] - Too few port connections. Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mult0 File: C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/multiply.sv
# ** Warning: (vsim-3722) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/testbench.sv(15): [TFMPC] - Missing connection for port 'LED'.
# ** Warning: (vsim-3015) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/multiply.sv(80): [PCDPC] - Port size (8) does not match connection size (9) for port 'D'. The port definition is at: C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/reg_8.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mult0/A_reg File: C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/reg_8.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# ** Warning: (vsim-8315) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/control.sv(30): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mult0/control_unit
# ** Warning: (vsim-8315) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/control.sv(30): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 2  Instance: /testbench/mult0/control_unit
do wave.do ; restart -f ; run 1000ns
# ** Warning: (vsim-3017) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/testbench.sv(15): [TFMPC] - Too few port connections. Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mult0 File: C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/multiply.sv
# ** Warning: (vsim-3722) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/testbench.sv(15): [TFMPC] - Missing connection for port 'LED'.
# ** Warning: (vsim-3015) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/multiply.sv(80): [PCDPC] - Port size (8) does not match connection size (9) for port 'D'. The port definition is at: C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/reg_8.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mult0/A_reg File: C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/reg_8.sv
# ** Warning: (vsim-8315) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/control.sv(30): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mult0/control_unit
# ** Warning: (vsim-8315) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/control.sv(30): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 2  Instance: /testbench/mult0/control_unit
do multiply_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:16 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 22:56:17 on Feb 15,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/full_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:17 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 22:56:17 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:17 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 22:56:17 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/addition_unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:17 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/addition_unit.sv 
# -- Compiling module addition_unit
# -- Compiling module add_sub
# 
# Top level modules:
# 	add_sub
# End time: 22:56:17 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/multiply.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:17 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/multiply.sv 
# -- Compiling module multiply
# 
# Top level modules:
# 	multiply
# End time: 22:56:17 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/reg_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:17 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/reg_8.sv 
# -- Compiling module reg_8
# -- Compiling module reg_1
# 
# Top level modules:
# 	reg_8
# 	reg_1
# End time: 22:56:17 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:56:17 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 22:56:18 on Feb 15,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 22:56:20 on Feb 15,2023, Elapsed time: 0:02:15
# Errors: 0, Warnings: 10
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 22:56:20 on Feb 15,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.multiply
# Loading work.reg_8
# Loading work.reg_1
# Loading work.add_sub
# Loading work.addition_unit
# Loading work.full_adder
# Loading work.control
# Loading work.HexDriver
# ** Warning: (vsim-3017) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/testbench.sv(15): [TFMPC] - Too few port connections. Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mult0 File: C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/multiply.sv
# ** Warning: (vsim-3722) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/testbench.sv(15): [TFMPC] - Missing connection for port 'LED'.
# ** Warning: (vsim-3015) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/multiply.sv(80): [PCDPC] - Port size (8) does not match connection size (9) for port 'D'. The port definition is at: C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/reg_8.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mult0/A_reg File: C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/reg_8.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# ** Warning: (vsim-8315) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/control.sv(30): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mult0/control_unit
# ** Warning: (vsim-8315) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/control.sv(30): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 2  Instance: /testbench/mult0/control_unit
do wave.do ; restart -f ; run 1000ns
# ** Warning: (vsim-3017) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/testbench.sv(15): [TFMPC] - Too few port connections. Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mult0 File: C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/multiply.sv
# ** Warning: (vsim-3722) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/testbench.sv(15): [TFMPC] - Missing connection for port 'LED'.
# ** Warning: (vsim-3015) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/multiply.sv(80): [PCDPC] - Port size (8) does not match connection size (9) for port 'D'. The port definition is at: C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/reg_8.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mult0/A_reg File: C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/reg_8.sv
# ** Warning: (vsim-8315) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/control.sv(30): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mult0/control_unit
# ** Warning: (vsim-8315) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/control.sv(30): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 2  Instance: /testbench/mult0/control_unit
add wave -position end  sim:/testbench/mult0/control_unit/next_state
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/simulation/modelsim/wave.do}
do wave.do ; restart -f ; run 1000ns
# ** Warning: (vsim-3017) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/testbench.sv(15): [TFMPC] - Too few port connections. Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mult0 File: C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/multiply.sv
# ** Warning: (vsim-3722) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/testbench.sv(15): [TFMPC] - Missing connection for port 'LED'.
# ** Warning: (vsim-3015) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/multiply.sv(80): [PCDPC] - Port size (8) does not match connection size (9) for port 'D'. The port definition is at: C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/reg_8.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mult0/A_reg File: C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/reg_8.sv
# ** Warning: (vsim-8315) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/control.sv(30): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mult0/control_unit
# ** Warning: (vsim-8315) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/control.sv(30): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 2  Instance: /testbench/mult0/control_unit
# WARNING: No extended dataflow license exists
do wave.do ; restart -f ; run 1000ns
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# ** Warning: (vsim-3017) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/testbench.sv(15): [TFMPC] - Too few port connections. Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mult0 File: C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/multiply.sv
# ** Warning: (vsim-3722) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/testbench.sv(15): [TFMPC] - Missing connection for port 'LED'.
# ** Warning: (vsim-3015) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/multiply.sv(80): [PCDPC] - Port size (8) does not match connection size (9) for port 'D'. The port definition is at: C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/reg_8.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mult0/A_reg File: C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/reg_8.sv
# ** Warning: (vsim-8315) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/control.sv(30): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mult0/control_unit
# ** Warning: (vsim-8315) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/control.sv(30): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 2  Instance: /testbench/mult0/control_unit
do multiply_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:31 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 23:33:31 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/full_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:31 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 23:33:31 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:32 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 23:33:32 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/addition_unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:32 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/addition_unit.sv 
# -- Compiling module addition_unit
# -- Compiling module add_sub
# 
# Top level modules:
# 	add_sub
# End time: 23:33:32 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/multiply.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:32 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/multiply.sv 
# -- Compiling module multiply
# ** Error: C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/multiply.sv(86): 'X' already declared in this scope.
# End time: 23:33:32 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./multiply_run_msim_rtl_verilog.do line 12
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/multiply.sv}"
do multiply_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:58 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 23:33:58 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/full_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:58 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 23:33:58 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:58 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 23:33:59 on Feb 15,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/addition_unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:59 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/addition_unit.sv 
# -- Compiling module addition_unit
# -- Compiling module add_sub
# 
# Top level modules:
# 	add_sub
# End time: 23:33:59 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/multiply.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:59 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/multiply.sv 
# -- Compiling module multiply
# ** Error: C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/multiply.sv(86): 'X' already declared in this scope.
# End time: 23:33:59 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./multiply_run_msim_rtl_verilog.do line 12
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/multiply.sv}"
do multiply_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/simulation/modelsim/rtl_work/_lib.qdb".
# Error 133: Unable to remove directory "C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:18 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 23:45:18 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/full_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:18 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 23:45:18 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:18 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 23:45:18 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/addition_unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:18 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/addition_unit.sv 
# -- Compiling module addition_unit
# -- Compiling module add_sub
# 
# Top level modules:
# 	add_sub
# End time: 23:45:18 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/multiply.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:18 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/multiply.sv 
# -- Compiling module multiply
# 
# Top level modules:
# 	multiply
# End time: 23:45:18 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/reg_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:19 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/reg_8.sv 
# -- Compiling module reg_8
# -- Compiling module reg_1
# 
# Top level modules:
# 	reg_8
# 	reg_1
# End time: 23:45:19 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:19 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 23:45:19 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 23:45:20 on Feb 15,2023, Elapsed time: 0:49:00
# Errors: 9, Warnings: 21
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 23:45:20 on Feb 15,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.multiply
# Loading work.reg_8
# Loading work.reg_1
# Loading work.add_sub
# Loading work.addition_unit
# Loading work.full_adder
# Loading work.control
# Loading work.HexDriver
# ** Warning: (vsim-3017) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/testbench.sv(15): [TFMPC] - Too few port connections. Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mult0 File: C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/multiply.sv
# ** Warning: (vsim-3722) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/testbench.sv(15): [TFMPC] - Missing connection for port 'LED'.
# ** Warning: (vsim-3015) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/multiply.sv(80): [PCDPC] - Port size (8) does not match connection size (9) for port 'D'. The port definition is at: C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/reg_8.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mult0/A_reg File: C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/reg_8.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# ** Warning: (vsim-8315) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/control.sv(30): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mult0/control_unit
# ** Warning: (vsim-8315) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/control.sv(30): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 2  Instance: /testbench/mult0/control_unit
do multiply_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:15 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 23:46:15 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/full_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:15 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 23:46:15 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:15 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 23:46:15 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/addition_unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:15 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/addition_unit.sv 
# -- Compiling module addition_unit
# -- Compiling module add_sub
# 
# Top level modules:
# 	add_sub
# End time: 23:46:15 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/multiply.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:15 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/multiply.sv 
# -- Compiling module multiply
# 
# Top level modules:
# 	multiply
# End time: 23:46:15 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/reg_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:15 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/reg_8.sv 
# -- Compiling module reg_8
# -- Compiling module reg_1
# 
# Top level modules:
# 	reg_8
# 	reg_1
# End time: 23:46:15 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:46:15 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 23:46:15 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 23:46:17 on Feb 15,2023, Elapsed time: 0:00:57
# Errors: 0, Warnings: 5
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 23:46:17 on Feb 15,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.multiply
# Loading work.reg_8
# Loading work.reg_1
# Loading work.add_sub
# Loading work.addition_unit
# Loading work.full_adder
# Loading work.control
# Loading work.HexDriver
# ** Warning: (vsim-3017) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/testbench.sv(15): [TFMPC] - Too few port connections. Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mult0 File: C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/multiply.sv
# ** Warning: (vsim-3722) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/testbench.sv(15): [TFMPC] - Missing connection for port 'LED'.
# ** Warning: (vsim-3015) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/multiply.sv(80): [PCDPC] - Port size (8) does not match connection size (9) for port 'D'. The port definition is at: C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/reg_8.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mult0/A_reg File: C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/reg_8.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# ** Warning: (vsim-8315) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/control.sv(30): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mult0/control_unit
# ** Warning: (vsim-8315) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/control.sv(30): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 2  Instance: /testbench/mult0/control_unit
do multiply_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:47:24 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 23:47:24 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/full_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:47:24 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 23:47:24 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:47:24 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 23:47:24 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/addition_unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:47:24 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/addition_unit.sv 
# -- Compiling module addition_unit
# -- Compiling module add_sub
# 
# Top level modules:
# 	add_sub
# End time: 23:47:25 on Feb 15,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/multiply.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:47:25 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/multiply.sv 
# -- Compiling module multiply
# 
# Top level modules:
# 	multiply
# End time: 23:47:25 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/reg_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:47:25 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/reg_8.sv 
# -- Compiling module reg_8
# -- Compiling module reg_1
# 
# Top level modules:
# 	reg_8
# 	reg_1
# End time: 23:47:25 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:47:25 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 23:47:25 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 23:47:26 on Feb 15,2023, Elapsed time: 0:01:09
# Errors: 0, Warnings: 5
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 23:47:26 on Feb 15,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.multiply
# Loading work.reg_8
# Loading work.reg_1
# Loading work.add_sub
# Loading work.addition_unit
# Loading work.full_adder
# Loading work.control
# Loading work.HexDriver
# ** Warning: (vsim-3017) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/testbench.sv(15): [TFMPC] - Too few port connections. Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mult0 File: C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/multiply.sv
# ** Warning: (vsim-3722) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/testbench.sv(15): [TFMPC] - Missing connection for port 'LED'.
# ** Warning: (vsim-3015) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/multiply.sv(80): [PCDPC] - Port size (8) does not match connection size (9) for port 'D'. The port definition is at: C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/reg_8.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mult0/A_reg File: C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/reg_8.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# ** Warning: (vsim-8315) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/control.sv(30): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mult0/control_unit
# ** Warning: (vsim-8315) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/control.sv(30): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 2  Instance: /testbench/mult0/control_unit
do multiply_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:22 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 23:48:22 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/full_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:22 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 23:48:22 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:22 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 23:48:22 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/addition_unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:22 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/addition_unit.sv 
# -- Compiling module addition_unit
# -- Compiling module add_sub
# 
# Top level modules:
# 	add_sub
# End time: 23:48:22 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/multiply.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:22 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/multiply.sv 
# -- Compiling module multiply
# 
# Top level modules:
# 	multiply
# End time: 23:48:22 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/reg_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:22 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/reg_8.sv 
# -- Compiling module reg_8
# -- Compiling module reg_1
# 
# Top level modules:
# 	reg_8
# 	reg_1
# End time: 23:48:22 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:22 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 23:48:22 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 23:48:23 on Feb 15,2023, Elapsed time: 0:00:57
# Errors: 0, Warnings: 5
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 23:48:23 on Feb 15,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.multiply
# Loading work.reg_8
# Loading work.reg_1
# Loading work.add_sub
# Loading work.addition_unit
# Loading work.full_adder
# Loading work.control
# Loading work.HexDriver
# ** Warning: (vsim-3017) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/testbench.sv(15): [TFMPC] - Too few port connections. Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mult0 File: C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/multiply.sv
# ** Warning: (vsim-3722) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/testbench.sv(15): [TFMPC] - Missing connection for port 'LED'.
# ** Warning: (vsim-3015) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/multiply.sv(80): [PCDPC] - Port size (8) does not match connection size (9) for port 'D'. The port definition is at: C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/reg_8.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mult0/A_reg File: C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/reg_8.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# ** Warning: (vsim-8315) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/control.sv(30): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mult0/control_unit
# ** Warning: (vsim-8315) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/control.sv(30): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 2  Instance: /testbench/mult0/control_unit
do multiply_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:46 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 23:48:46 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/full_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:46 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 23:48:46 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:46 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 23:48:46 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/addition_unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:46 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/addition_unit.sv 
# -- Compiling module addition_unit
# -- Compiling module add_sub
# 
# Top level modules:
# 	add_sub
# End time: 23:48:46 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/multiply.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:46 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/multiply.sv 
# -- Compiling module multiply
# 
# Top level modules:
# 	multiply
# End time: 23:48:46 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/reg_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:46 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/reg_8.sv 
# -- Compiling module reg_8
# -- Compiling module reg_1
# 
# Top level modules:
# 	reg_8
# 	reg_1
# End time: 23:48:46 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:46 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 23:48:46 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 23:48:52 on Feb 15,2023, Elapsed time: 0:00:29
# Errors: 0, Warnings: 5
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 23:48:52 on Feb 15,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.multiply
# Loading work.reg_8
# Loading work.reg_1
# Loading work.add_sub
# Loading work.addition_unit
# Loading work.full_adder
# Loading work.control
# Loading work.HexDriver
# ** Warning: (vsim-3017) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/testbench.sv(15): [TFMPC] - Too few port connections. Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mult0 File: C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/multiply.sv
# ** Warning: (vsim-3722) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/testbench.sv(15): [TFMPC] - Missing connection for port 'LED'.
# ** Warning: (vsim-3015) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/multiply.sv(80): [PCDPC] - Port size (8) does not match connection size (9) for port 'D'. The port definition is at: C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/reg_8.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mult0/A_reg File: C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/reg_8.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# ** Warning: (vsim-8315) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/control.sv(30): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mult0/control_unit
# ** Warning: (vsim-8315) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/control.sv(30): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 2  Instance: /testbench/mult0/control_unit
do wave.do ; restart -f ; run 1000ns
# ** Warning: (vsim-3017) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/testbench.sv(15): [TFMPC] - Too few port connections. Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mult0 File: C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/multiply.sv
# ** Warning: (vsim-3722) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/testbench.sv(15): [TFMPC] - Missing connection for port 'LED'.
# ** Warning: (vsim-3015) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/multiply.sv(80): [PCDPC] - Port size (8) does not match connection size (9) for port 'D'. The port definition is at: C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/reg_8.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mult0/A_reg File: C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/reg_8.sv
# ** Warning: (vsim-8315) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/control.sv(30): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mult0/control_unit
# ** Warning: (vsim-8315) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/control.sv(30): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 2  Instance: /testbench/mult0/control_unit
do wave.do ; restart -f ; run 1000ns
# ** Warning: (vsim-3017) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/testbench.sv(15): [TFMPC] - Too few port connections. Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mult0 File: C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/multiply.sv
# ** Warning: (vsim-3722) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/testbench.sv(15): [TFMPC] - Missing connection for port 'LED'.
# ** Warning: (vsim-3015) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/multiply.sv(80): [PCDPC] - Port size (8) does not match connection size (9) for port 'D'. The port definition is at: C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/reg_8.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mult0/A_reg File: C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/reg_8.sv
# ** Warning: (vsim-8315) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/control.sv(30): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mult0/control_unit
# ** Warning: (vsim-8315) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/control.sv(30): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 2  Instance: /testbench/mult0/control_unit
do multiply_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:52:46 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 23:52:46 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/full_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:52:46 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 23:52:46 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:52:47 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 23:52:47 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/addition_unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:52:47 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/addition_unit.sv 
# -- Compiling module addition_unit
# -- Compiling module add_sub
# 
# Top level modules:
# 	add_sub
# End time: 23:52:47 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/multiply.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:52:47 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/multiply.sv 
# -- Compiling module multiply
# 
# Top level modules:
# 	multiply
# End time: 23:52:47 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/reg_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:52:47 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/reg_8.sv 
# -- Compiling module reg_8
# -- Compiling module reg_1
# 
# Top level modules:
# 	reg_8
# 	reg_1
# End time: 23:52:47 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:52:47 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 23:52:47 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 23:52:48 on Feb 15,2023, Elapsed time: 0:03:56
# Errors: 0, Warnings: 15
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 23:52:48 on Feb 15,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.multiply
# Loading work.reg_8
# Loading work.reg_1
# Loading work.add_sub
# Loading work.addition_unit
# Loading work.full_adder
# Loading work.control
# Loading work.HexDriver
# ** Warning: (vsim-3017) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/testbench.sv(15): [TFMPC] - Too few port connections. Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mult0 File: C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/multiply.sv
# ** Warning: (vsim-3722) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/testbench.sv(15): [TFMPC] - Missing connection for port 'LED'.
# ** Warning: (vsim-3015) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/multiply.sv(80): [PCDPC] - Port size (8) does not match connection size (9) for port 'D'. The port definition is at: C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/reg_8.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mult0/A_reg File: C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/reg_8.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# ** Warning: (vsim-8315) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/control.sv(30): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mult0/control_unit
# ** Warning: (vsim-8315) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/control.sv(30): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 2  Instance: /testbench/mult0/control_unit
do wave.do ; restart -f ; run 1000ns
# ** Warning: (vsim-3017) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/testbench.sv(15): [TFMPC] - Too few port connections. Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mult0 File: C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/multiply.sv
# ** Warning: (vsim-3722) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/testbench.sv(15): [TFMPC] - Missing connection for port 'LED'.
# ** Warning: (vsim-3015) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/multiply.sv(80): [PCDPC] - Port size (8) does not match connection size (9) for port 'D'. The port definition is at: C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/reg_8.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mult0/A_reg File: C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/reg_8.sv
# ** Warning: (vsim-8315) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/control.sv(30): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mult0/control_unit
# ** Warning: (vsim-8315) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/control.sv(30): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 2  Instance: /testbench/mult0/control_unit
do multiply_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:52 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 23:54:52 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/full_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:52 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 23:54:52 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:52 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 23:54:52 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/addition_unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:52 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/addition_unit.sv 
# -- Compiling module addition_unit
# -- Compiling module add_sub
# 
# Top level modules:
# 	add_sub
# End time: 23:54:52 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/multiply.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:52 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/multiply.sv 
# -- Compiling module multiply
# 
# Top level modules:
# 	multiply
# End time: 23:54:52 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/reg_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:52 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/reg_8.sv 
# -- Compiling module reg_8
# -- Compiling module reg_1
# 
# Top level modules:
# 	reg_8
# 	reg_1
# End time: 23:54:52 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:54:52 on Feb 15,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 23:54:52 on Feb 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 23:54:53 on Feb 15,2023, Elapsed time: 0:02:05
# Errors: 0, Warnings: 10
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 23:54:54 on Feb 15,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.multiply
# Loading work.reg_8
# Loading work.reg_1
# Loading work.add_sub
# Loading work.addition_unit
# Loading work.full_adder
# Loading work.control
# Loading work.HexDriver
# ** Warning: (vsim-3017) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/testbench.sv(15): [TFMPC] - Too few port connections. Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mult0 File: C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/multiply.sv
# ** Warning: (vsim-3722) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/testbench.sv(15): [TFMPC] - Missing connection for port 'LED'.
# ** Warning: (vsim-3015) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/multiply.sv(80): [PCDPC] - Port size (8) does not match connection size (9) for port 'D'. The port definition is at: C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/reg_8.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mult0/A_reg File: C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/reg_8.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# ** Warning: (vsim-8315) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/control.sv(30): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mult0/control_unit
# ** Warning: (vsim-8315) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/control.sv(30): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 2  Instance: /testbench/mult0/control_unit
do wave.do ; restart -f ; run 1000ns
# ** Warning: (vsim-3017) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/testbench.sv(15): [TFMPC] - Too few port connections. Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mult0 File: C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/multiply.sv
# ** Warning: (vsim-3722) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/testbench.sv(15): [TFMPC] - Missing connection for port 'LED'.
# ** Warning: (vsim-3015) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/multiply.sv(80): [PCDPC] - Port size (8) does not match connection size (9) for port 'D'. The port definition is at: C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/reg_8.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mult0/A_reg File: C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/reg_8.sv
# ** Warning: (vsim-8315) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/control.sv(30): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mult0/control_unit
# ** Warning: (vsim-8315) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/control.sv(30): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 2  Instance: /testbench/mult0/control_unit
do multiply_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:06:30 on Feb 16,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 00:06:30 on Feb 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/full_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:06:31 on Feb 16,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 00:06:31 on Feb 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:06:31 on Feb 16,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 00:06:31 on Feb 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/addition_unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:06:31 on Feb 16,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/addition_unit.sv 
# -- Compiling module addition_unit
# -- Compiling module add_sub
# 
# Top level modules:
# 	add_sub
# End time: 00:06:31 on Feb 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/multiply.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:06:31 on Feb 16,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/multiply.sv 
# -- Compiling module multiply
# 
# Top level modules:
# 	multiply
# End time: 00:06:31 on Feb 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/reg_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:06:31 on Feb 16,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/reg_8.sv 
# -- Compiling module reg_8
# -- Compiling module reg_1
# 
# Top level modules:
# 	reg_8
# 	reg_1
# End time: 00:06:31 on Feb 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:06:31 on Feb 16,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 00:06:31 on Feb 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 00:06:33 on Feb 16,2023, Elapsed time: 0:11:39
# Errors: 0, Warnings: 10
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 00:06:33 on Feb 16,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.multiply
# Loading work.reg_8
# Loading work.reg_1
# Loading work.add_sub
# Loading work.addition_unit
# Loading work.full_adder
# Loading work.control
# Loading work.HexDriver
# ** Warning: (vsim-3017) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/testbench.sv(15): [TFMPC] - Too few port connections. Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mult0 File: C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/multiply.sv
# ** Warning: (vsim-3722) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/testbench.sv(15): [TFMPC] - Missing connection for port 'LED'.
# ** Warning: (vsim-3015) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/multiply.sv(80): [PCDPC] - Port size (8) does not match connection size (9) for port 'D'. The port definition is at: C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/reg_8.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mult0/A_reg File: C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/reg_8.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# ** Warning: (vsim-8315) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/control.sv(30): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mult0/control_unit
# ** Warning: (vsim-8315) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/control.sv(30): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 2  Instance: /testbench/mult0/control_unit
do wave.do ; restart -f ; run 1000ns
# ** Warning: (vsim-3017) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/testbench.sv(15): [TFMPC] - Too few port connections. Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mult0 File: C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/multiply.sv
# ** Warning: (vsim-3722) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/testbench.sv(15): [TFMPC] - Missing connection for port 'LED'.
# ** Warning: (vsim-3015) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/multiply.sv(80): [PCDPC] - Port size (8) does not match connection size (9) for port 'D'. The port definition is at: C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/reg_8.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mult0/A_reg File: C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/reg_8.sv
# ** Warning: (vsim-8315) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/control.sv(30): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mult0/control_unit
# ** Warning: (vsim-8315) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/control.sv(30): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 2  Instance: /testbench/mult0/control_unit
do multiply_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:08:52 on Feb 16,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 00:08:52 on Feb 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/full_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:08:52 on Feb 16,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 00:08:52 on Feb 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:08:52 on Feb 16,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 00:08:53 on Feb 16,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/addition_unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:08:53 on Feb 16,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/addition_unit.sv 
# -- Compiling module addition_unit
# -- Compiling module add_sub
# 
# Top level modules:
# 	add_sub
# End time: 00:08:53 on Feb 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/multiply.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:08:53 on Feb 16,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/multiply.sv 
# -- Compiling module multiply
# 
# Top level modules:
# 	multiply
# End time: 00:08:53 on Feb 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/reg_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:08:53 on Feb 16,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/reg_8.sv 
# -- Compiling module reg_8
# -- Compiling module reg_1
# 
# Top level modules:
# 	reg_8
# 	reg_1
# End time: 00:08:53 on Feb 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:08:53 on Feb 16,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 00:08:53 on Feb 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 00:08:55 on Feb 16,2023, Elapsed time: 0:02:22
# Errors: 0, Warnings: 10
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 00:08:55 on Feb 16,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.multiply
# Loading work.reg_8
# Loading work.reg_1
# Loading work.add_sub
# Loading work.addition_unit
# Loading work.full_adder
# Loading work.control
# Loading work.HexDriver
# ** Warning: (vsim-3017) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/testbench.sv(15): [TFMPC] - Too few port connections. Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mult0 File: C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/multiply.sv
# ** Warning: (vsim-3722) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/testbench.sv(15): [TFMPC] - Missing connection for port 'LED'.
# ** Warning: (vsim-3015) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/multiply.sv(80): [PCDPC] - Port size (8) does not match connection size (9) for port 'D'. The port definition is at: C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/reg_8.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mult0/A_reg File: C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/reg_8.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# ** Warning: (vsim-8315) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/control.sv(30): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mult0/control_unit
# ** Warning: (vsim-8315) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/control.sv(30): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 2  Instance: /testbench/mult0/control_unit
do wave.do ; restart -f ; run 1000ns
# ** Warning: (vsim-3017) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/testbench.sv(15): [TFMPC] - Too few port connections. Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mult0 File: C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/multiply.sv
# ** Warning: (vsim-3722) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/testbench.sv(15): [TFMPC] - Missing connection for port 'LED'.
# ** Warning: (vsim-3015) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/multiply.sv(80): [PCDPC] - Port size (8) does not match connection size (9) for port 'D'. The port definition is at: C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/reg_8.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mult0/A_reg File: C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/reg_8.sv
# ** Warning: (vsim-8315) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/control.sv(30): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mult0/control_unit
# ** Warning: (vsim-8315) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/control.sv(30): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 2  Instance: /testbench/mult0/control_unit
do multiply_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:18:30 on Feb 16,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 00:18:30 on Feb 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/full_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:18:30 on Feb 16,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 00:18:30 on Feb 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:18:30 on Feb 16,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 00:18:30 on Feb 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/addition_unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:18:30 on Feb 16,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/addition_unit.sv 
# -- Compiling module addition_unit
# -- Compiling module add_sub
# 
# Top level modules:
# 	add_sub
# End time: 00:18:30 on Feb 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/multiply.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:18:30 on Feb 16,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/multiply.sv 
# -- Compiling module multiply
# 
# Top level modules:
# 	multiply
# End time: 00:18:30 on Feb 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/reg_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:18:30 on Feb 16,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/reg_8.sv 
# -- Compiling module reg_8
# -- Compiling module reg_1
# 
# Top level modules:
# 	reg_8
# 	reg_1
# End time: 00:18:30 on Feb 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Mechi/Desktop/ece\ 385\ uiuc/lab4 {C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:18:30 on Feb 16,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Mechi/Desktop/ece 385 uiuc/lab4" C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 00:18:31 on Feb 16,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 00:18:32 on Feb 16,2023, Elapsed time: 0:09:37
# Errors: 0, Warnings: 10
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 00:18:33 on Feb 16,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.multiply
# Loading work.reg_8
# Loading work.reg_1
# Loading work.add_sub
# Loading work.addition_unit
# Loading work.full_adder
# Loading work.control
# Loading work.HexDriver
# ** Warning: (vsim-3017) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/testbench.sv(15): [TFMPC] - Too few port connections. Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mult0 File: C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/multiply.sv
# ** Warning: (vsim-3722) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/testbench.sv(15): [TFMPC] - Missing connection for port 'LED'.
# ** Warning: (vsim-3015) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/multiply.sv(80): [PCDPC] - Port size (8) does not match connection size (9) for port 'D'. The port definition is at: C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/reg_8.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mult0/A_reg File: C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/reg_8.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# ** Warning: (vsim-8315) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/control.sv(30): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mult0/control_unit
# ** Warning: (vsim-8315) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/control.sv(30): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 2  Instance: /testbench/mult0/control_unit
do wave.do ; restart -f ; run 1000ns
# ** Warning: (vsim-3017) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/testbench.sv(15): [TFMPC] - Too few port connections. Expected 12, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mult0 File: C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/multiply.sv
# ** Warning: (vsim-3722) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/testbench.sv(15): [TFMPC] - Missing connection for port 'LED'.
# ** Warning: (vsim-3015) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/multiply.sv(80): [PCDPC] - Port size (8) does not match connection size (9) for port 'D'. The port definition is at: C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/reg_8.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mult0/A_reg File: C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/reg_8.sv
# ** Warning: (vsim-8315) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/control.sv(30): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/mult0/control_unit
# ** Warning: (vsim-8315) C:/Users/Mechi/Desktop/ece 385 uiuc/lab4/control.sv(30): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 2  Instance: /testbench/mult0/control_unit
# End time: 02:05:32 on Feb 16,2023, Elapsed time: 1:46:59
# Errors: 0, Warnings: 10
