
*** Running vivado
    with args -log design_1_microblaze_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_microblaze_0_0.tcl


****** Vivado v2017.3.1 (64-bit)
  **** SW Build 2035080 on Fri Oct 20 14:20:01 MDT 2017
  **** IP Build 2034413 on Fri Oct 20 15:56:25 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_microblaze_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 363.215 ; gain = 96.328
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_0' [c:/Users/Thomas/Documents/GitHub/Hello_World3/Hello_World3.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/synth/design_1_microblaze_0_0.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_0' (57#1) [c:/Users/Thomas/Documents/GitHub/Hello_World3/Hello_World3.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/synth/design_1_microblaze_0_0.vhd:116]
Finished RTL Elaboration : Time (s): cpu = 00:01:32 ; elapsed = 00:01:39 . Memory (MB): peak = 671.691 ; gain = 404.805
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:36 ; elapsed = 00:01:46 . Memory (MB): peak = 671.691 ; gain = 404.805
INFO: [Device 21-403] Loading part xc7s50csga324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.415 . Memory (MB): peak = 859.184 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:03:17 ; elapsed = 00:03:31 . Memory (MB): peak = 859.184 ; gain = 592.297
Finished Loading Part and Timing Information : Time (s): cpu = 00:03:17 ; elapsed = 00:03:31 . Memory (MB): peak = 859.184 ; gain = 592.297
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:03:17 ; elapsed = 00:03:31 . Memory (MB): peak = 859.184 ; gain = 592.297
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:39 ; elapsed = 00:03:53 . Memory (MB): peak = 859.184 ; gain = 592.297
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:33 ; elapsed = 00:04:50 . Memory (MB): peak = 859.184 ; gain = 592.297
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:05:48 ; elapsed = 00:06:07 . Memory (MB): peak = 859.184 ; gain = 592.297
Finished Timing Optimization : Time (s): cpu = 00:06:00 ; elapsed = 00:06:18 . Memory (MB): peak = 878.047 ; gain = 611.160
Finished Technology Mapping : Time (s): cpu = 00:06:13 ; elapsed = 00:06:32 . Memory (MB): peak = 894.836 ; gain = 627.949
Finished IO Insertion : Time (s): cpu = 00:06:19 ; elapsed = 00:06:38 . Memory (MB): peak = 894.836 ; gain = 627.949
Finished Renaming Generated Instances : Time (s): cpu = 00:06:19 ; elapsed = 00:06:38 . Memory (MB): peak = 894.836 ; gain = 627.949
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:06:22 ; elapsed = 00:06:41 . Memory (MB): peak = 894.836 ; gain = 627.949
Finished Renaming Generated Ports : Time (s): cpu = 00:06:22 ; elapsed = 00:06:41 . Memory (MB): peak = 894.836 ; gain = 627.949
Finished Handling Custom Attributes : Time (s): cpu = 00:06:23 ; elapsed = 00:06:42 . Memory (MB): peak = 894.836 ; gain = 627.949
Finished Renaming Generated Nets : Time (s): cpu = 00:06:23 ; elapsed = 00:06:42 . Memory (MB): peak = 894.836 ; gain = 627.949

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |AND2B1L   |     1|
|2     |CARRY4    |     9|
|3     |DSP48E1   |     1|
|4     |DSP48E1_1 |     1|
|5     |DSP48E1_2 |     1|
|6     |LUT1      |    18|
|7     |LUT2      |   111|
|8     |LUT3      |   349|
|9     |LUT4      |   238|
|10    |LUT5      |   266|
|11    |LUT6      |   707|
|12    |LUT6_2    |    96|
|13    |MULT_AND  |     1|
|14    |MUXCY_L   |   206|
|15    |MUXF7     |   109|
|16    |RAM32M    |    16|
|17    |SRL16E    |    90|
|18    |SRLC16E   |    16|
|19    |SRLC32E   |     1|
|20    |XORCY     |   158|
|21    |FDCE      |   145|
|22    |FDE       |    32|
|23    |FDR       |    97|
|24    |FDRE      |  1714|
|25    |FDS       |     1|
|26    |FDSE      |    70|
+------+----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:06:23 ; elapsed = 00:06:42 . Memory (MB): peak = 894.836 ; gain = 627.949
synth_design: Time (s): cpu = 00:06:44 ; elapsed = 00:07:04 . Memory (MB): peak = 894.836 ; gain = 636.527
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 894.836 ; gain = 0.000
write_verilog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 894.836 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 894.836 ; gain = 0.000
