
# Project Name : 32 bit cpu

## Table of Contents

* [Introduction](#introduction)
* [Advisors](#advisors)
* [Links](#links)

      
#### correspond from left to right
      
<div id="Group Members" >
    <div class="inline-block">
        <img src ="https://github.com/cepdnaclk/e16-3yp-automated-railway-ticketing-system/blob/main/Photos/member1.jpg" align="left" width="250" height="250">
    </div>
</div>

## Introduction

This is an individual project that was given under Computer Architecture module. Here I developed a CPU which supports simple instructins with caching.
Supporting Instructions : add, sub, and, or, mov, loadi, mult, sll, srl, sra, ror, bne
The project steps are given in the pdf.

## Advisors

>Dr. Isuru Nawinne

### Links:
> [Department of Computer Engineering Website](http://www.ce.pdn.ac.lk/) 

> [Faculty of Engineering Website](https://eng.pdn.ac.lk/) 





