##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for serial_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. serial_IntClock:R)
		5.2::Critical Path Report for (serial_IntClock:R vs. serial_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 7
Clock: CyBUS_CLK                  | Frequency: 58.27 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)  | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                      | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                      | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK               | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                   | Target: 24.00 MHz  | 
Clock: serial_IntClock            | Frequency: 49.06 MHz  | Target: 0.92 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock     Capture Clock    Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------  ---------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK        serial_IntClock  41666.7          24505       N/A              N/A         N/A              N/A         N/A              N/A         
serial_IntClock  serial_IntClock  1.08333e+006     1062948     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name         Clock to Out  Clock Name:Phase             
----------------  ------------  ---------------------------  
SCL_1(0)_PAD:out  25439         CyBUS_CLK(fixed-function):R  
SDA_1(0)_PAD:out  25435         CyBUS_CLK(fixed-function):R  
Tx_1(0)_PAD       31993         serial_IntClock:R            


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 58.27 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \serial:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \serial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24505p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. serial_IntClock:R#2)   41667
- Setup time                                              -3470
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13692
-------------------------------------   ----- 
End-of-path arrival time (ps)           13692
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                iocell3         2009   2009  24505  RISE       1
\serial:BUART:rx_postpoll\/main_1         macrocell6      5483   7492  24505  RISE       1
\serial:BUART:rx_postpoll\/q              macrocell6      3350  10842  24505  RISE       1
\serial:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2850  13692  24505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for serial_IntClock
*********************************************
Clock: serial_IntClock
Frequency: 49.06 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:tx_state_0\/q
Path End       : \serial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1062948p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -6190
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14195
-------------------------------------   ----- 
End-of-path arrival time (ps)           14195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_state_0\/clock_0                          macrocell11         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\serial:BUART:tx_state_0\/q                      macrocell11     1250   1250  1062948  RISE       1
\serial:BUART:counter_load_not\/main_1           macrocell2      7358   8608  1062948  RISE       1
\serial:BUART:counter_load_not\/q                macrocell2      3350  11958  1062948  RISE       1
\serial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2237  14195  1062948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. serial_IntClock:R)
*****************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \serial:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \serial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24505p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. serial_IntClock:R#2)   41667
- Setup time                                              -3470
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13692
-------------------------------------   ----- 
End-of-path arrival time (ps)           13692
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                iocell3         2009   2009  24505  RISE       1
\serial:BUART:rx_postpoll\/main_1         macrocell6      5483   7492  24505  RISE       1
\serial:BUART:rx_postpoll\/q              macrocell6      3350  10842  24505  RISE       1
\serial:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2850  13692  24505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (serial_IntClock:R vs. serial_IntClock:R)
***********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:tx_state_0\/q
Path End       : \serial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1062948p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -6190
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14195
-------------------------------------   ----- 
End-of-path arrival time (ps)           14195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_state_0\/clock_0                          macrocell11         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\serial:BUART:tx_state_0\/q                      macrocell11     1250   1250  1062948  RISE       1
\serial:BUART:counter_load_not\/main_1           macrocell2      7358   8608  1062948  RISE       1
\serial:BUART:counter_load_not\/q                macrocell2      3350  11958  1062948  RISE       1
\serial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2237  14195  1062948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \serial:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \serial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24505p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. serial_IntClock:R#2)   41667
- Setup time                                              -3470
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13692
-------------------------------------   ----- 
End-of-path arrival time (ps)           13692
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                iocell3         2009   2009  24505  RISE       1
\serial:BUART:rx_postpoll\/main_1         macrocell6      5483   7492  24505  RISE       1
\serial:BUART:rx_postpoll\/q              macrocell6      3350  10842  24505  RISE       1
\serial:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2850  13692  24505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \serial:BUART:rx_state_2\/main_8
Capture Clock  : \serial:BUART:rx_state_2\/clock_0
Path slack     : 29624p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. serial_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8533
-------------------------------------   ---- 
End-of-path arrival time (ps)           8533
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                        iocell3       2009   2009  24505  RISE       1
\serial:BUART:rx_state_2\/main_8  macrocell18   6524   8533  29624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_2\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \serial:BUART:rx_status_3\/main_6
Capture Clock  : \serial:BUART:rx_status_3\/clock_0
Path slack     : 29624p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. serial_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8533
-------------------------------------   ---- 
End-of-path arrival time (ps)           8533
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                         iocell3       2009   2009  24505  RISE       1
\serial:BUART:rx_status_3\/main_6  macrocell23   6524   8533  29624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_status_3\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \serial:BUART:rx_state_0\/main_9
Capture Clock  : \serial:BUART:rx_state_0\/clock_0
Path slack     : 29634p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. serial_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8523
-------------------------------------   ---- 
End-of-path arrival time (ps)           8523
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                        iocell3       2009   2009  24505  RISE       1
\serial:BUART:rx_state_0\/main_9  macrocell15   6514   8523  29634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_0\/clock_0                          macrocell15         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \serial:BUART:rx_last\/main_0
Capture Clock  : \serial:BUART:rx_last\/clock_0
Path slack     : 29929p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. serial_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8228
-------------------------------------   ---- 
End-of-path arrival time (ps)           8228
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                     iocell3       2009   2009  24505  RISE       1
\serial:BUART:rx_last\/main_0  macrocell24   6219   8228  29929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_last\/clock_0                             macrocell24         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \serial:BUART:pollcount_1\/main_3
Capture Clock  : \serial:BUART:pollcount_1\/clock_0
Path slack     : 30648p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. serial_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7509
-------------------------------------   ---- 
End-of-path arrival time (ps)           7509
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                         iocell3       2009   2009  24505  RISE       1
\serial:BUART:pollcount_1\/main_3  macrocell21   5500   7509  30648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:pollcount_1\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \serial:BUART:pollcount_0\/main_2
Capture Clock  : \serial:BUART:pollcount_0\/clock_0
Path slack     : 30665p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. serial_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7492
-------------------------------------   ---- 
End-of-path arrival time (ps)           7492
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                         iocell3       2009   2009  24505  RISE       1
\serial:BUART:pollcount_0\/main_2  macrocell22   5483   7492  30665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:pollcount_0\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:tx_state_0\/q
Path End       : \serial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1062948p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -6190
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14195
-------------------------------------   ----- 
End-of-path arrival time (ps)           14195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_state_0\/clock_0                          macrocell11         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\serial:BUART:tx_state_0\/q                      macrocell11     1250   1250  1062948  RISE       1
\serial:BUART:counter_load_not\/main_1           macrocell2      7358   8608  1062948  RISE       1
\serial:BUART:counter_load_not\/q                macrocell2      3350  11958  1062948  RISE       1
\serial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2237  14195  1062948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:tx_state_0\/q
Path End       : \serial:BUART:sTX:TxSts\/status_0
Capture Clock  : \serial:BUART:sTX:TxSts\/clock
Path slack     : 1064985p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17848
-------------------------------------   ----- 
End-of-path arrival time (ps)           17848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_state_0\/clock_0                          macrocell11         0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\serial:BUART:tx_state_0\/q        macrocell11    1250   1250  1062948  RISE       1
\serial:BUART:tx_status_0\/main_1  macrocell3    10996  12246  1064985  RISE       1
\serial:BUART:tx_status_0\/q       macrocell3     3350  15596  1064985  RISE       1
\serial:BUART:sTX:TxSts\/status_0  statusicell1   2252  17848  1064985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sTX:TxSts\/clock                             statusicell1        0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:tx_ctrl_mark_last\/q
Path End       : \serial:BUART:sRX:RxBitCounter\/load
Capture Clock  : \serial:BUART:sRX:RxBitCounter\/clock
Path slack     : 1066112p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -5360
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11861
-------------------------------------   ----- 
End-of-path arrival time (ps)           11861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_ctrl_mark_last\/clock_0                   macrocell14         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:tx_ctrl_mark_last\/q     macrocell14   1250   1250  1066112  RISE       1
\serial:BUART:rx_counter_load\/main_0  macrocell5    4929   6179  1066112  RISE       1
\serial:BUART:rx_counter_load\/q       macrocell5    3350   9529  1066112  RISE       1
\serial:BUART:sRX:RxBitCounter\/load   count7cell    2332  11861  1066112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:tx_state_0\/q
Path End       : \serial:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \serial:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1066969p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10354
-------------------------------------   ----- 
End-of-path arrival time (ps)           10354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_state_0\/clock_0                          macrocell11         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\serial:BUART:tx_state_0\/q                macrocell11     1250   1250  1062948  RISE       1
\serial:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   9104  10354  1066969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:tx_state_0\/q
Path End       : \serial:BUART:txn\/main_2
Capture Clock  : \serial:BUART:txn\/clock_0
Path slack     : 1067577p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12246
-------------------------------------   ----- 
End-of-path arrival time (ps)           12246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_state_0\/clock_0                          macrocell11         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:tx_state_0\/q  macrocell11   1250   1250  1062948  RISE       1
\serial:BUART:txn\/main_2    macrocell9   10996  12246  1067577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:txn\/clock_0                                 macrocell9          0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:tx_state_0\/q
Path End       : \serial:BUART:tx_state_1\/main_1
Capture Clock  : \serial:BUART:tx_state_1\/clock_0
Path slack     : 1067577p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12246
-------------------------------------   ----- 
End-of-path arrival time (ps)           12246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_state_0\/clock_0                          macrocell11         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:tx_state_0\/q       macrocell11   1250   1250  1062948  RISE       1
\serial:BUART:tx_state_1\/main_1  macrocell10  10996  12246  1067577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_state_1\/clock_0                          macrocell10         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:tx_state_0\/q
Path End       : \serial:BUART:tx_state_0\/main_1
Capture Clock  : \serial:BUART:tx_state_0\/clock_0
Path slack     : 1067577p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12246
-------------------------------------   ----- 
End-of-path arrival time (ps)           12246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_state_0\/clock_0                          macrocell11         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:tx_state_0\/q       macrocell11   1250   1250  1062948  RISE       1
\serial:BUART:tx_state_0\/main_1  macrocell11  10996  12246  1067577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_state_0\/clock_0                          macrocell11         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:tx_ctrl_mark_last\/q
Path End       : \serial:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \serial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1069698p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7625
-------------------------------------   ---- 
End-of-path arrival time (ps)           7625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_ctrl_mark_last\/clock_0                   macrocell14         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\serial:BUART:tx_ctrl_mark_last\/q         macrocell14     1250   1250  1066112  RISE       1
\serial:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   6375   7625  1069698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:tx_state_1\/q
Path End       : \serial:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \serial:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071214p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6109
-------------------------------------   ---- 
End-of-path arrival time (ps)           6109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_state_1\/clock_0                          macrocell10         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\serial:BUART:tx_state_1\/q                macrocell10     1250   1250  1066115  RISE       1
\serial:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   4859   6109  1071214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:tx_state_0\/q
Path End       : \serial:BUART:tx_state_2\/main_1
Capture Clock  : \serial:BUART:tx_state_2\/clock_0
Path slack     : 1071215p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8608
-------------------------------------   ---- 
End-of-path arrival time (ps)           8608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_state_0\/clock_0                          macrocell11         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:tx_state_0\/q       macrocell11   1250   1250  1062948  RISE       1
\serial:BUART:tx_state_2\/main_1  macrocell12   7358   8608  1071215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_state_2\/clock_0                          macrocell12         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:tx_state_0\/q
Path End       : \serial:BUART:tx_bitclk\/main_1
Capture Clock  : \serial:BUART:tx_bitclk\/clock_0
Path slack     : 1071215p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8608
-------------------------------------   ---- 
End-of-path arrival time (ps)           8608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_state_0\/clock_0                          macrocell11         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:tx_state_0\/q      macrocell11   1250   1250  1062948  RISE       1
\serial:BUART:tx_bitclk\/main_1  macrocell13   7358   8608  1071215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_bitclk\/clock_0                           macrocell13         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \serial:BUART:sRX:RxSts\/status_4
Capture Clock  : \serial:BUART:sRX:RxSts\/clock
Path slack     : 1071250p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11583
-------------------------------------   ----- 
End-of-path arrival time (ps)           11583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\serial:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  1071250  RISE       1
\serial:BUART:rx_status_4\/main_1                 macrocell7      2322   5902  1071250  RISE       1
\serial:BUART:rx_status_4\/q                      macrocell7      3350   9252  1071250  RISE       1
\serial:BUART:sRX:RxSts\/status_4                 statusicell2    2331  11583  1071250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sRX:RxSts\/clock                             statusicell2        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:tx_ctrl_mark_last\/q
Path End       : \serial:BUART:rx_load_fifo\/main_0
Capture Clock  : \serial:BUART:rx_load_fifo\/clock_0
Path slack     : 1071650p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8174
-------------------------------------   ---- 
End-of-path arrival time (ps)           8174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_ctrl_mark_last\/clock_0                   macrocell14         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  1066112  RISE       1
\serial:BUART:rx_load_fifo\/main_0  macrocell16   6924   8174  1071650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_load_fifo\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:tx_ctrl_mark_last\/q
Path End       : \serial:BUART:rx_state_2\/main_0
Capture Clock  : \serial:BUART:rx_state_2\/clock_0
Path slack     : 1071650p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8174
-------------------------------------   ---- 
End-of-path arrival time (ps)           8174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_ctrl_mark_last\/clock_0                   macrocell14         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  1066112  RISE       1
\serial:BUART:rx_state_2\/main_0    macrocell18   6924   8174  1071650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_2\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:tx_ctrl_mark_last\/q
Path End       : \serial:BUART:rx_status_3\/main_0
Capture Clock  : \serial:BUART:rx_status_3\/clock_0
Path slack     : 1071650p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8174
-------------------------------------   ---- 
End-of-path arrival time (ps)           8174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_ctrl_mark_last\/clock_0                   macrocell14         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  1066112  RISE       1
\serial:BUART:rx_status_3\/main_0   macrocell23   6924   8174  1071650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_status_3\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \serial:BUART:tx_state_0\/main_3
Capture Clock  : \serial:BUART:tx_state_0\/clock_0
Path slack     : 1071687p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8136
-------------------------------------   ---- 
End-of-path arrival time (ps)           8136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\serial:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1069095  RISE       1
\serial:BUART:tx_state_0\/main_3                  macrocell11     4556   8136  1071687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_state_0\/clock_0                          macrocell11         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:tx_ctrl_mark_last\/q
Path End       : \serial:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \serial:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1071789p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8034
-------------------------------------   ---- 
End-of-path arrival time (ps)           8034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_ctrl_mark_last\/clock_0                   macrocell14         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:tx_ctrl_mark_last\/q        macrocell14   1250   1250  1066112  RISE       1
\serial:BUART:rx_state_stop1_reg\/main_0  macrocell20   6784   8034  1071789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_stop1_reg\/clock_0                  macrocell20         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:rx_state_0\/q
Path End       : \serial:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \serial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072139p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5184
-------------------------------------   ---- 
End-of-path arrival time (ps)           5184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_0\/clock_0                          macrocell15         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\serial:BUART:rx_state_0\/q                macrocell15     1250   1250  1066175  RISE       1
\serial:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   3934   5184  1072139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:rx_state_0\/q
Path End       : \serial:BUART:rx_load_fifo\/main_1
Capture Clock  : \serial:BUART:rx_load_fifo\/clock_0
Path slack     : 1072168p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7655
-------------------------------------   ---- 
End-of-path arrival time (ps)           7655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_0\/clock_0                          macrocell15         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:rx_state_0\/q         macrocell15   1250   1250  1066175  RISE       1
\serial:BUART:rx_load_fifo\/main_1  macrocell16   6405   7655  1072168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_load_fifo\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:rx_state_0\/q
Path End       : \serial:BUART:rx_state_2\/main_1
Capture Clock  : \serial:BUART:rx_state_2\/clock_0
Path slack     : 1072168p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7655
-------------------------------------   ---- 
End-of-path arrival time (ps)           7655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_0\/clock_0                          macrocell15         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:rx_state_0\/q       macrocell15   1250   1250  1066175  RISE       1
\serial:BUART:rx_state_2\/main_1  macrocell18   6405   7655  1072168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_2\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:rx_state_0\/q
Path End       : \serial:BUART:rx_status_3\/main_1
Capture Clock  : \serial:BUART:rx_status_3\/clock_0
Path slack     : 1072168p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7655
-------------------------------------   ---- 
End-of-path arrival time (ps)           7655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_0\/clock_0                          macrocell15         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:rx_state_0\/q        macrocell15   1250   1250  1066175  RISE       1
\serial:BUART:rx_status_3\/main_1  macrocell23   6405   7655  1072168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_status_3\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:rx_state_0\/q
Path End       : \serial:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \serial:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1072827p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6997
-------------------------------------   ---- 
End-of-path arrival time (ps)           6997
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_0\/clock_0                          macrocell15         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:rx_state_0\/q               macrocell15   1250   1250  1066175  RISE       1
\serial:BUART:rx_state_stop1_reg\/main_1  macrocell20   5747   6997  1072827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_stop1_reg\/clock_0                  macrocell20         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:rx_load_fifo\/q
Path End       : \serial:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \serial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1073061p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3130
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7142
-------------------------------------   ---- 
End-of-path arrival time (ps)           7142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_load_fifo\/clock_0                        macrocell16         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\serial:BUART:rx_load_fifo\/q            macrocell16     1250   1250  1071528  RISE       1
\serial:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   5892   7142  1073061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:pollcount_1\/q
Path End       : \serial:BUART:rx_state_0\/main_8
Capture Clock  : \serial:BUART:rx_state_0\/clock_0
Path slack     : 1073108p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6716
-------------------------------------   ---- 
End-of-path arrival time (ps)           6716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:pollcount_1\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:pollcount_1\/q      macrocell21   1250   1250  1068965  RISE       1
\serial:BUART:rx_state_0\/main_8  macrocell15   5466   6716  1073108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_0\/clock_0                          macrocell15         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:rx_bitclk_enable\/q
Path End       : \serial:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \serial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1073143p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4180
-------------------------------------   ---- 
End-of-path arrival time (ps)           4180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_bitclk_enable\/clock_0                    macrocell19         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\serial:BUART:rx_bitclk_enable\/q          macrocell19     1250   1250  1073143  RISE       1
\serial:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   2930   4180  1073143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \serial:BUART:txn\/main_3
Capture Clock  : \serial:BUART:txn\/clock_0
Path slack     : 1073204p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6619
-------------------------------------   ---- 
End-of-path arrival time (ps)           6619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\serial:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  1073204  RISE       1
\serial:BUART:txn\/main_3                macrocell9      2249   6619  1073204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:txn\/clock_0                                 macrocell9          0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:sRX:RxBitCounter\/count_4
Path End       : \serial:BUART:rx_load_fifo\/main_7
Capture Clock  : \serial:BUART:rx_load_fifo\/clock_0
Path slack     : 1073379p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6445
-------------------------------------   ---- 
End-of-path arrival time (ps)           6445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1073379  RISE       1
\serial:BUART:rx_load_fifo\/main_7       macrocell16   4505   6445  1073379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_load_fifo\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:sRX:RxBitCounter\/count_4
Path End       : \serial:BUART:rx_state_2\/main_7
Capture Clock  : \serial:BUART:rx_state_2\/clock_0
Path slack     : 1073379p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6445
-------------------------------------   ---- 
End-of-path arrival time (ps)           6445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1073379  RISE       1
\serial:BUART:rx_state_2\/main_7         macrocell18   4505   6445  1073379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_2\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \serial:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \serial:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1073482p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1067189  RISE       1
\serial:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   3651   3841  1073482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:pollcount_0\/q
Path End       : \serial:BUART:rx_status_3\/main_7
Capture Clock  : \serial:BUART:rx_status_3\/clock_0
Path slack     : 1073627p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6196
-------------------------------------   ---- 
End-of-path arrival time (ps)           6196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:pollcount_0\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:pollcount_0\/q       macrocell22   1250   1250  1068940  RISE       1
\serial:BUART:rx_status_3\/main_7  macrocell23   4946   6196  1073627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_status_3\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:pollcount_0\/q
Path End       : \serial:BUART:rx_state_0\/main_10
Capture Clock  : \serial:BUART:rx_state_0\/clock_0
Path slack     : 1073640p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6183
-------------------------------------   ---- 
End-of-path arrival time (ps)           6183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:pollcount_0\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:pollcount_0\/q       macrocell22   1250   1250  1068940  RISE       1
\serial:BUART:rx_state_0\/main_10  macrocell15   4933   6183  1073640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_0\/clock_0                          macrocell15         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:tx_ctrl_mark_last\/q
Path End       : \serial:BUART:rx_state_0\/main_0
Capture Clock  : \serial:BUART:rx_state_0\/clock_0
Path slack     : 1073644p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6179
-------------------------------------   ---- 
End-of-path arrival time (ps)           6179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_ctrl_mark_last\/clock_0                   macrocell14         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  1066112  RISE       1
\serial:BUART:rx_state_0\/main_0    macrocell15   4929   6179  1073644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_0\/clock_0                          macrocell15         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:tx_ctrl_mark_last\/q
Path End       : \serial:BUART:rx_state_3\/main_0
Capture Clock  : \serial:BUART:rx_state_3\/clock_0
Path slack     : 1073644p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6179
-------------------------------------   ---- 
End-of-path arrival time (ps)           6179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_ctrl_mark_last\/clock_0                   macrocell14         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  1066112  RISE       1
\serial:BUART:rx_state_3\/main_0    macrocell17   4929   6179  1073644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_3\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:pollcount_1\/q
Path End       : \serial:BUART:rx_status_3\/main_5
Capture Clock  : \serial:BUART:rx_status_3\/clock_0
Path slack     : 1073677p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6146
-------------------------------------   ---- 
End-of-path arrival time (ps)           6146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:pollcount_1\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:pollcount_1\/q       macrocell21   1250   1250  1068965  RISE       1
\serial:BUART:rx_status_3\/main_5  macrocell23   4896   6146  1073677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_status_3\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:rx_state_0\/q
Path End       : \serial:BUART:rx_state_0\/main_1
Capture Clock  : \serial:BUART:rx_state_0\/clock_0
Path slack     : 1073707p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6117
-------------------------------------   ---- 
End-of-path arrival time (ps)           6117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_0\/clock_0                          macrocell15         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:rx_state_0\/q       macrocell15   1250   1250  1066175  RISE       1
\serial:BUART:rx_state_0\/main_1  macrocell15   4867   6117  1073707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_0\/clock_0                          macrocell15         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:rx_state_0\/q
Path End       : \serial:BUART:rx_state_3\/main_1
Capture Clock  : \serial:BUART:rx_state_3\/clock_0
Path slack     : 1073707p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6117
-------------------------------------   ---- 
End-of-path arrival time (ps)           6117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_0\/clock_0                          macrocell15         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:rx_state_0\/q       macrocell15   1250   1250  1066175  RISE       1
\serial:BUART:rx_state_3\/main_1  macrocell17   4867   6117  1073707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_3\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:tx_state_1\/q
Path End       : \serial:BUART:txn\/main_1
Capture Clock  : \serial:BUART:txn\/clock_0
Path slack     : 1073712p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6111
-------------------------------------   ---- 
End-of-path arrival time (ps)           6111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_state_1\/clock_0                          macrocell10         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:tx_state_1\/q  macrocell10   1250   1250  1066115  RISE       1
\serial:BUART:txn\/main_1    macrocell9    4861   6111  1073712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:txn\/clock_0                                 macrocell9          0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:tx_state_1\/q
Path End       : \serial:BUART:tx_state_1\/main_0
Capture Clock  : \serial:BUART:tx_state_1\/clock_0
Path slack     : 1073712p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6111
-------------------------------------   ---- 
End-of-path arrival time (ps)           6111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_state_1\/clock_0                          macrocell10         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:tx_state_1\/q       macrocell10   1250   1250  1066115  RISE       1
\serial:BUART:tx_state_1\/main_0  macrocell10   4861   6111  1073712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_state_1\/clock_0                          macrocell10         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:sRX:RxBitCounter\/count_2
Path End       : \serial:BUART:pollcount_1\/main_0
Capture Clock  : \serial:BUART:pollcount_1\/clock_0
Path slack     : 1074318p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5506
-------------------------------------   ---- 
End-of-path arrival time (ps)           5506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074318  RISE       1
\serial:BUART:pollcount_1\/main_0        macrocell21   3566   5506  1074318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:pollcount_1\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:sRX:RxBitCounter\/count_4
Path End       : \serial:BUART:rx_state_0\/main_7
Capture Clock  : \serial:BUART:rx_state_0\/clock_0
Path slack     : 1074322p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5501
-------------------------------------   ---- 
End-of-path arrival time (ps)           5501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1073379  RISE       1
\serial:BUART:rx_state_0\/main_7         macrocell15   3561   5501  1074322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_0\/clock_0                          macrocell15         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:sRX:RxBitCounter\/count_4
Path End       : \serial:BUART:rx_state_3\/main_7
Capture Clock  : \serial:BUART:rx_state_3\/clock_0
Path slack     : 1074322p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5501
-------------------------------------   ---- 
End-of-path arrival time (ps)           5501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1073379  RISE       1
\serial:BUART:rx_state_3\/main_7         macrocell17   3561   5501  1074322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_3\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:sRX:RxBitCounter\/count_2
Path End       : \serial:BUART:pollcount_0\/main_0
Capture Clock  : \serial:BUART:pollcount_0\/clock_0
Path slack     : 1074325p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5498
-------------------------------------   ---- 
End-of-path arrival time (ps)           5498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074318  RISE       1
\serial:BUART:pollcount_0\/main_0        macrocell22   3558   5498  1074325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:pollcount_0\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:tx_state_1\/q
Path End       : \serial:BUART:tx_state_2\/main_0
Capture Clock  : \serial:BUART:tx_state_2\/clock_0
Path slack     : 1074382p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5442
-------------------------------------   ---- 
End-of-path arrival time (ps)           5442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_state_1\/clock_0                          macrocell10         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:tx_state_1\/q       macrocell10   1250   1250  1066115  RISE       1
\serial:BUART:tx_state_2\/main_0  macrocell12   4192   5442  1074382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_state_2\/clock_0                          macrocell12         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:tx_state_1\/q
Path End       : \serial:BUART:tx_bitclk\/main_0
Capture Clock  : \serial:BUART:tx_bitclk\/clock_0
Path slack     : 1074382p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5442
-------------------------------------   ---- 
End-of-path arrival time (ps)           5442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_state_1\/clock_0                          macrocell10         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:tx_state_1\/q      macrocell10   1250   1250  1066115  RISE       1
\serial:BUART:tx_bitclk\/main_0  macrocell13   4192   5442  1074382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_bitclk\/clock_0                           macrocell13         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:sRX:RxBitCounter\/count_1
Path End       : \serial:BUART:pollcount_1\/main_1
Capture Clock  : \serial:BUART:pollcount_1\/clock_0
Path slack     : 1074493p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5330
-------------------------------------   ---- 
End-of-path arrival time (ps)           5330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074493  RISE       1
\serial:BUART:pollcount_1\/main_1        macrocell21   3390   5330  1074493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:pollcount_1\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:sRX:RxBitCounter\/count_1
Path End       : \serial:BUART:pollcount_0\/main_1
Capture Clock  : \serial:BUART:pollcount_0\/clock_0
Path slack     : 1074503p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5321
-------------------------------------   ---- 
End-of-path arrival time (ps)           5321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074493  RISE       1
\serial:BUART:pollcount_0\/main_1        macrocell22   3381   5321  1074503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:pollcount_0\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:pollcount_1\/q
Path End       : \serial:BUART:pollcount_1\/main_2
Capture Clock  : \serial:BUART:pollcount_1\/clock_0
Path slack     : 1074585p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5238
-------------------------------------   ---- 
End-of-path arrival time (ps)           5238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:pollcount_1\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:pollcount_1\/q       macrocell21   1250   1250  1068965  RISE       1
\serial:BUART:pollcount_1\/main_2  macrocell21   3988   5238  1074585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:pollcount_1\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \serial:BUART:tx_state_0\/main_2
Capture Clock  : \serial:BUART:tx_state_0\/clock_0
Path slack     : 1074776p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5048
-------------------------------------   ---- 
End-of-path arrival time (ps)           5048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1067189  RISE       1
\serial:BUART:tx_state_0\/main_2               macrocell11     4858   5048  1074776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_state_0\/clock_0                          macrocell11         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \serial:BUART:tx_state_1\/main_2
Capture Clock  : \serial:BUART:tx_state_1\/clock_0
Path slack     : 1074777p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5046
-------------------------------------   ---- 
End-of-path arrival time (ps)           5046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1067189  RISE       1
\serial:BUART:tx_state_1\/main_2               macrocell10     4856   5046  1074777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_state_1\/clock_0                          macrocell10         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:tx_state_1\/q
Path End       : \serial:BUART:tx_state_0\/main_0
Capture Clock  : \serial:BUART:tx_state_0\/clock_0
Path slack     : 1074915p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4909
-------------------------------------   ---- 
End-of-path arrival time (ps)           4909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_state_1\/clock_0                          macrocell10         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:tx_state_1\/q       macrocell10   1250   1250  1066115  RISE       1
\serial:BUART:tx_state_0\/main_0  macrocell11   3659   4909  1074915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_state_0\/clock_0                          macrocell11         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:rx_state_3\/q
Path End       : \serial:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \serial:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075057p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4766
-------------------------------------   ---- 
End-of-path arrival time (ps)           4766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_3\/clock_0                          macrocell17         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:rx_state_3\/q               macrocell17   1250   1250  1068109  RISE       1
\serial:BUART:rx_state_stop1_reg\/main_2  macrocell20   3516   4766  1075057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_stop1_reg\/clock_0                  macrocell20         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:sRX:RxBitCounter\/count_6
Path End       : \serial:BUART:rx_load_fifo\/main_5
Capture Clock  : \serial:BUART:rx_load_fifo\/clock_0
Path slack     : 1075077p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4746
-------------------------------------   ---- 
End-of-path arrival time (ps)           4746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075077  RISE       1
\serial:BUART:rx_load_fifo\/main_5       macrocell16   2806   4746  1075077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_load_fifo\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:sRX:RxBitCounter\/count_6
Path End       : \serial:BUART:rx_state_2\/main_5
Capture Clock  : \serial:BUART:rx_state_2\/clock_0
Path slack     : 1075077p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4746
-------------------------------------   ---- 
End-of-path arrival time (ps)           4746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075077  RISE       1
\serial:BUART:rx_state_2\/main_5         macrocell18   2806   4746  1075077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_2\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:sRX:RxBitCounter\/count_5
Path End       : \serial:BUART:rx_state_0\/main_6
Capture Clock  : \serial:BUART:rx_state_0\/clock_0
Path slack     : 1075084p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4739
-------------------------------------   ---- 
End-of-path arrival time (ps)           4739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075084  RISE       1
\serial:BUART:rx_state_0\/main_6         macrocell15   2799   4739  1075084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_0\/clock_0                          macrocell15         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:sRX:RxBitCounter\/count_5
Path End       : \serial:BUART:rx_state_3\/main_6
Capture Clock  : \serial:BUART:rx_state_3\/clock_0
Path slack     : 1075084p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4739
-------------------------------------   ---- 
End-of-path arrival time (ps)           4739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075084  RISE       1
\serial:BUART:rx_state_3\/main_6         macrocell17   2799   4739  1075084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_3\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:sRX:RxBitCounter\/count_5
Path End       : \serial:BUART:rx_load_fifo\/main_6
Capture Clock  : \serial:BUART:rx_load_fifo\/clock_0
Path slack     : 1075089p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075084  RISE       1
\serial:BUART:rx_load_fifo\/main_6       macrocell16   2795   4735  1075089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_load_fifo\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:sRX:RxBitCounter\/count_5
Path End       : \serial:BUART:rx_state_2\/main_6
Capture Clock  : \serial:BUART:rx_state_2\/clock_0
Path slack     : 1075089p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075084  RISE       1
\serial:BUART:rx_state_2\/main_6         macrocell18   2795   4735  1075089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_2\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:sRX:RxBitCounter\/count_6
Path End       : \serial:BUART:rx_state_0\/main_5
Capture Clock  : \serial:BUART:rx_state_0\/clock_0
Path slack     : 1075090p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075077  RISE       1
\serial:BUART:rx_state_0\/main_5         macrocell15   2793   4733  1075090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_0\/clock_0                          macrocell15         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:sRX:RxBitCounter\/count_6
Path End       : \serial:BUART:rx_state_3\/main_5
Capture Clock  : \serial:BUART:rx_state_3\/clock_0
Path slack     : 1075090p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075077  RISE       1
\serial:BUART:rx_state_3\/main_5         macrocell17   2793   4733  1075090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_3\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:pollcount_0\/q
Path End       : \serial:BUART:pollcount_0\/main_3
Capture Clock  : \serial:BUART:pollcount_0\/clock_0
Path slack     : 1075100p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4724
-------------------------------------   ---- 
End-of-path arrival time (ps)           4724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:pollcount_0\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:pollcount_0\/q       macrocell22   1250   1250  1068940  RISE       1
\serial:BUART:pollcount_0\/main_3  macrocell22   3474   4724  1075100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:pollcount_0\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:rx_state_2\/q
Path End       : \serial:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \serial:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075109p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4714
-------------------------------------   ---- 
End-of-path arrival time (ps)           4714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_2\/clock_0                          macrocell18         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:rx_state_2\/q               macrocell18   1250   1250  1068458  RISE       1
\serial:BUART:rx_state_stop1_reg\/main_3  macrocell20   3464   4714  1075109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_stop1_reg\/clock_0                  macrocell20         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:sRX:RxBitCounter\/count_2
Path End       : \serial:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \serial:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075221p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4603
-------------------------------------   ---- 
End-of-path arrival time (ps)           4603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074318  RISE       1
\serial:BUART:rx_bitclk_enable\/main_0   macrocell19   2663   4603  1075221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_bitclk_enable\/clock_0                    macrocell19         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \serial:BUART:tx_state_2\/main_2
Capture Clock  : \serial:BUART:tx_state_2\/clock_0
Path slack     : 1075456p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4368
-------------------------------------   ---- 
End-of-path arrival time (ps)           4368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1067189  RISE       1
\serial:BUART:tx_state_2\/main_2               macrocell12     4178   4368  1075456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_state_2\/clock_0                          macrocell12         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \serial:BUART:tx_bitclk\/main_2
Capture Clock  : \serial:BUART:tx_bitclk\/clock_0
Path slack     : 1075456p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4368
-------------------------------------   ---- 
End-of-path arrival time (ps)           4368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1067189  RISE       1
\serial:BUART:tx_bitclk\/main_2                macrocell13     4178   4368  1075456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_bitclk\/clock_0                           macrocell13         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:sRX:RxBitCounter\/count_0
Path End       : \serial:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \serial:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075547p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4276
-------------------------------------   ---- 
End-of-path arrival time (ps)           4276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1075547  RISE       1
\serial:BUART:rx_bitclk_enable\/main_2   macrocell19   2336   4276  1075547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_bitclk_enable\/clock_0                    macrocell19         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:sRX:RxBitCounter\/count_1
Path End       : \serial:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \serial:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075555p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4269
-------------------------------------   ---- 
End-of-path arrival time (ps)           4269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074493  RISE       1
\serial:BUART:rx_bitclk_enable\/main_1   macrocell19   2329   4269  1075555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_bitclk_enable\/clock_0                    macrocell19         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:tx_state_2\/q
Path End       : \serial:BUART:txn\/main_4
Capture Clock  : \serial:BUART:txn\/clock_0
Path slack     : 1075562p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4261
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_state_2\/clock_0                          macrocell12         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:tx_state_2\/q  macrocell12   1250   1250  1067455  RISE       1
\serial:BUART:txn\/main_4    macrocell9    3011   4261  1075562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:txn\/clock_0                                 macrocell9          0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:tx_state_2\/q
Path End       : \serial:BUART:tx_state_1\/main_3
Capture Clock  : \serial:BUART:tx_state_1\/clock_0
Path slack     : 1075562p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4261
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_state_2\/clock_0                          macrocell12         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:tx_state_2\/q       macrocell12   1250   1250  1067455  RISE       1
\serial:BUART:tx_state_1\/main_3  macrocell10   3011   4261  1075562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_state_1\/clock_0                          macrocell10         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:tx_state_2\/q
Path End       : \serial:BUART:tx_state_0\/main_4
Capture Clock  : \serial:BUART:tx_state_0\/clock_0
Path slack     : 1075563p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4261
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_state_2\/clock_0                          macrocell12         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:tx_state_2\/q       macrocell12   1250   1250  1067455  RISE       1
\serial:BUART:tx_state_0\/main_4  macrocell11   3011   4261  1075563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_state_0\/clock_0                          macrocell11         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:tx_bitclk\/q
Path End       : \serial:BUART:tx_state_2\/main_5
Capture Clock  : \serial:BUART:tx_state_2\/clock_0
Path slack     : 1075587p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4236
-------------------------------------   ---- 
End-of-path arrival time (ps)           4236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_bitclk\/clock_0                           macrocell13         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:tx_bitclk\/q        macrocell13   1250   1250  1075587  RISE       1
\serial:BUART:tx_state_2\/main_5  macrocell12   2986   4236  1075587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_state_2\/clock_0                          macrocell12         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:tx_bitclk\/q
Path End       : \serial:BUART:tx_state_0\/main_5
Capture Clock  : \serial:BUART:tx_state_0\/clock_0
Path slack     : 1075594p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4229
-------------------------------------   ---- 
End-of-path arrival time (ps)           4229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_bitclk\/clock_0                           macrocell13         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:tx_bitclk\/q        macrocell13   1250   1250  1075587  RISE       1
\serial:BUART:tx_state_0\/main_5  macrocell11   2979   4229  1075594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_state_0\/clock_0                          macrocell11         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:pollcount_0\/q
Path End       : \serial:BUART:pollcount_1\/main_4
Capture Clock  : \serial:BUART:pollcount_1\/clock_0
Path slack     : 1075599p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4224
-------------------------------------   ---- 
End-of-path arrival time (ps)           4224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:pollcount_0\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:pollcount_0\/q       macrocell22   1250   1250  1068940  RISE       1
\serial:BUART:pollcount_1\/main_4  macrocell21   2974   4224  1075599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:pollcount_1\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:rx_state_3\/q
Path End       : \serial:BUART:rx_load_fifo\/main_3
Capture Clock  : \serial:BUART:rx_load_fifo\/clock_0
Path slack     : 1075635p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4188
-------------------------------------   ---- 
End-of-path arrival time (ps)           4188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_3\/clock_0                          macrocell17         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:rx_state_3\/q         macrocell17   1250   1250  1068109  RISE       1
\serial:BUART:rx_load_fifo\/main_3  macrocell16   2938   4188  1075635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_load_fifo\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:rx_state_3\/q
Path End       : \serial:BUART:rx_state_2\/main_3
Capture Clock  : \serial:BUART:rx_state_2\/clock_0
Path slack     : 1075635p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4188
-------------------------------------   ---- 
End-of-path arrival time (ps)           4188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_3\/clock_0                          macrocell17         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:rx_state_3\/q       macrocell17   1250   1250  1068109  RISE       1
\serial:BUART:rx_state_2\/main_3  macrocell18   2938   4188  1075635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_2\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:rx_state_3\/q
Path End       : \serial:BUART:rx_status_3\/main_3
Capture Clock  : \serial:BUART:rx_status_3\/clock_0
Path slack     : 1075635p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4188
-------------------------------------   ---- 
End-of-path arrival time (ps)           4188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_3\/clock_0                          macrocell17         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:rx_state_3\/q        macrocell17   1250   1250  1068109  RISE       1
\serial:BUART:rx_status_3\/main_3  macrocell23   2938   4188  1075635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_status_3\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:rx_state_3\/q
Path End       : \serial:BUART:rx_state_0\/main_3
Capture Clock  : \serial:BUART:rx_state_0\/clock_0
Path slack     : 1075641p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4182
-------------------------------------   ---- 
End-of-path arrival time (ps)           4182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_3\/clock_0                          macrocell17         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:rx_state_3\/q       macrocell17   1250   1250  1068109  RISE       1
\serial:BUART:rx_state_0\/main_3  macrocell15   2932   4182  1075641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_0\/clock_0                          macrocell15         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:rx_state_3\/q
Path End       : \serial:BUART:rx_state_3\/main_3
Capture Clock  : \serial:BUART:rx_state_3\/clock_0
Path slack     : 1075641p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4182
-------------------------------------   ---- 
End-of-path arrival time (ps)           4182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_3\/clock_0                          macrocell17         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:rx_state_3\/q       macrocell17   1250   1250  1068109  RISE       1
\serial:BUART:rx_state_3\/main_3  macrocell17   2932   4182  1075641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_3\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:rx_bitclk_enable\/q
Path End       : \serial:BUART:rx_load_fifo\/main_2
Capture Clock  : \serial:BUART:rx_load_fifo\/clock_0
Path slack     : 1075648p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4175
-------------------------------------   ---- 
End-of-path arrival time (ps)           4175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_bitclk_enable\/clock_0                    macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:rx_bitclk_enable\/q   macrocell19   1250   1250  1073143  RISE       1
\serial:BUART:rx_load_fifo\/main_2  macrocell16   2925   4175  1075648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_load_fifo\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:rx_bitclk_enable\/q
Path End       : \serial:BUART:rx_state_2\/main_2
Capture Clock  : \serial:BUART:rx_state_2\/clock_0
Path slack     : 1075648p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4175
-------------------------------------   ---- 
End-of-path arrival time (ps)           4175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_bitclk_enable\/clock_0                    macrocell19         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  1073143  RISE       1
\serial:BUART:rx_state_2\/main_2   macrocell18   2925   4175  1075648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_2\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:rx_bitclk_enable\/q
Path End       : \serial:BUART:rx_status_3\/main_2
Capture Clock  : \serial:BUART:rx_status_3\/clock_0
Path slack     : 1075648p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4175
-------------------------------------   ---- 
End-of-path arrival time (ps)           4175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_bitclk_enable\/clock_0                    macrocell19         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  1073143  RISE       1
\serial:BUART:rx_status_3\/main_2  macrocell23   2925   4175  1075648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_status_3\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:rx_bitclk_enable\/q
Path End       : \serial:BUART:rx_state_0\/main_2
Capture Clock  : \serial:BUART:rx_state_0\/clock_0
Path slack     : 1075661p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4162
-------------------------------------   ---- 
End-of-path arrival time (ps)           4162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_bitclk_enable\/clock_0                    macrocell19         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  1073143  RISE       1
\serial:BUART:rx_state_0\/main_2   macrocell15   2912   4162  1075661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_0\/clock_0                          macrocell15         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:rx_bitclk_enable\/q
Path End       : \serial:BUART:rx_state_3\/main_2
Capture Clock  : \serial:BUART:rx_state_3\/clock_0
Path slack     : 1075661p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4162
-------------------------------------   ---- 
End-of-path arrival time (ps)           4162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_bitclk_enable\/clock_0                    macrocell19         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  1073143  RISE       1
\serial:BUART:rx_state_3\/main_2   macrocell17   2912   4162  1075661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_3\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:tx_state_2\/q
Path End       : \serial:BUART:tx_state_2\/main_3
Capture Clock  : \serial:BUART:tx_state_2\/clock_0
Path slack     : 1075721p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4102
-------------------------------------   ---- 
End-of-path arrival time (ps)           4102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_state_2\/clock_0                          macrocell12         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:tx_state_2\/q       macrocell12   1250   1250  1067455  RISE       1
\serial:BUART:tx_state_2\/main_3  macrocell12   2852   4102  1075721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_state_2\/clock_0                          macrocell12         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:tx_state_2\/q
Path End       : \serial:BUART:tx_bitclk\/main_3
Capture Clock  : \serial:BUART:tx_bitclk\/clock_0
Path slack     : 1075721p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4102
-------------------------------------   ---- 
End-of-path arrival time (ps)           4102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_state_2\/clock_0                          macrocell12         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:tx_state_2\/q      macrocell12   1250   1250  1067455  RISE       1
\serial:BUART:tx_bitclk\/main_3  macrocell13   2852   4102  1075721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_bitclk\/clock_0                           macrocell13         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:tx_bitclk\/q
Path End       : \serial:BUART:txn\/main_6
Capture Clock  : \serial:BUART:txn\/clock_0
Path slack     : 1075745p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4079
-------------------------------------   ---- 
End-of-path arrival time (ps)           4079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_bitclk\/clock_0                           macrocell13         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:tx_bitclk\/q  macrocell13   1250   1250  1075587  RISE       1
\serial:BUART:txn\/main_6   macrocell9    2829   4079  1075745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:txn\/clock_0                                 macrocell9          0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:tx_bitclk\/q
Path End       : \serial:BUART:tx_state_1\/main_5
Capture Clock  : \serial:BUART:tx_state_1\/clock_0
Path slack     : 1075745p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4079
-------------------------------------   ---- 
End-of-path arrival time (ps)           4079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_bitclk\/clock_0                           macrocell13         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:tx_bitclk\/q        macrocell13   1250   1250  1075587  RISE       1
\serial:BUART:tx_state_1\/main_5  macrocell10   2829   4079  1075745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_state_1\/clock_0                          macrocell10         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:rx_state_2\/q
Path End       : \serial:BUART:rx_state_0\/main_4
Capture Clock  : \serial:BUART:rx_state_0\/clock_0
Path slack     : 1075989p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_2\/clock_0                          macrocell18         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:rx_state_2\/q       macrocell18   1250   1250  1068458  RISE       1
\serial:BUART:rx_state_0\/main_4  macrocell15   2584   3834  1075989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_0\/clock_0                          macrocell15         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:rx_state_2\/q
Path End       : \serial:BUART:rx_state_3\/main_4
Capture Clock  : \serial:BUART:rx_state_3\/clock_0
Path slack     : 1075989p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_2\/clock_0                          macrocell18         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:rx_state_2\/q       macrocell18   1250   1250  1068458  RISE       1
\serial:BUART:rx_state_3\/main_4  macrocell17   2584   3834  1075989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_3\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:rx_state_2\/q
Path End       : \serial:BUART:rx_load_fifo\/main_4
Capture Clock  : \serial:BUART:rx_load_fifo\/clock_0
Path slack     : 1075992p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_2\/clock_0                          macrocell18         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:rx_state_2\/q         macrocell18   1250   1250  1068458  RISE       1
\serial:BUART:rx_load_fifo\/main_4  macrocell16   2581   3831  1075992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_load_fifo\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:rx_state_2\/q
Path End       : \serial:BUART:rx_state_2\/main_4
Capture Clock  : \serial:BUART:rx_state_2\/clock_0
Path slack     : 1075992p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_2\/clock_0                          macrocell18         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:rx_state_2\/q       macrocell18   1250   1250  1068458  RISE       1
\serial:BUART:rx_state_2\/main_4  macrocell18   2581   3831  1075992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_2\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:rx_state_2\/q
Path End       : \serial:BUART:rx_status_3\/main_4
Capture Clock  : \serial:BUART:rx_status_3\/clock_0
Path slack     : 1075992p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_2\/clock_0                          macrocell18         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:rx_state_2\/q        macrocell18   1250   1250  1068458  RISE       1
\serial:BUART:rx_status_3\/main_4  macrocell23   2581   3831  1075992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_status_3\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:rx_last\/q
Path End       : \serial:BUART:rx_state_2\/main_9
Capture Clock  : \serial:BUART:rx_state_2\/clock_0
Path slack     : 1076274p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_last\/clock_0                             macrocell24         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:rx_last\/q          macrocell24   1250   1250  1076274  RISE       1
\serial:BUART:rx_state_2\/main_9  macrocell18   2300   3550  1076274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_state_2\/clock_0                          macrocell18         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:txn\/q
Path End       : \serial:BUART:txn\/main_0
Capture Clock  : \serial:BUART:txn\/clock_0
Path slack     : 1076331p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3492
-------------------------------------   ---- 
End-of-path arrival time (ps)           3492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:txn\/clock_0                                 macrocell9          0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\serial:BUART:txn\/q       macrocell9    1250   1250  1076331  RISE       1
\serial:BUART:txn\/main_0  macrocell9    2242   3492  1076331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:txn\/clock_0                                 macrocell9          0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \serial:BUART:txn\/main_5
Capture Clock  : \serial:BUART:txn\/clock_0
Path slack     : 1077089p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2734
-------------------------------------   ---- 
End-of-path arrival time (ps)           2734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1077089  RISE       1
\serial:BUART:txn\/main_5                      macrocell9      2544   2734  1077089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:txn\/clock_0                                 macrocell9          0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \serial:BUART:tx_state_1\/main_4
Capture Clock  : \serial:BUART:tx_state_1\/clock_0
Path slack     : 1077089p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2734
-------------------------------------   ---- 
End-of-path arrival time (ps)           2734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1077089  RISE       1
\serial:BUART:tx_state_1\/main_4               macrocell10     2544   2734  1077089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_state_1\/clock_0                          macrocell10         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \serial:BUART:tx_state_2\/main_4
Capture Clock  : \serial:BUART:tx_state_2\/clock_0
Path slack     : 1077097p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2727
-------------------------------------   ---- 
End-of-path arrival time (ps)           2727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\serial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1077089  RISE       1
\serial:BUART:tx_state_2\/main_4               macrocell12     2537   2727  1077097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:tx_state_2\/clock_0                          macrocell12         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \serial:BUART:rx_status_3\/q
Path End       : \serial:BUART:sRX:RxSts\/status_3
Capture Clock  : \serial:BUART:sRX:RxSts\/clock
Path slack     : 1079274p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (serial_IntClock:R#1 vs. serial_IntClock:R#2)   1083333
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:rx_status_3\/clock_0                         macrocell23         0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\serial:BUART:rx_status_3\/q       macrocell23    1250   1250  1079274  RISE       1
\serial:BUART:sRX:RxSts\/status_3  statusicell2   2310   3560  1079274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\serial:BUART:sRX:RxSts\/clock                             statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

