// Seed: 1790023412
module module_0 (
    output wor   id_0,
    output tri   id_1,
    input  uwire id_2,
    output uwire id_3,
    input  wire  id_4,
    input  tri   id_5,
    output tri   id_6,
    input  wand  id_7,
    output wor   id_8
);
  wire id_10;
endmodule
module module_1 (
    input tri1 id_0,
    output supply1 id_1,
    input tri0 id_2,
    output wor id_3,
    input wor id_4,
    input supply0 id_5,
    input wor id_6,
    input wor id_7,
    input supply0 id_8,
    input supply0 id_9,
    input tri id_10,
    output tri1 id_11,
    output tri1 id_12,
    input supply1 id_13,
    input uwire id_14,
    output tri1 id_15,
    input supply1 id_16,
    output tri1 id_17
);
  wire id_19;
  module_0(
      id_17, id_3, id_6, id_17, id_0, id_6, id_17, id_9, id_15
  );
endmodule
