{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1480024518066 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1480024518067 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 24 18:55:17 2016 " "Processing started: Thu Nov 24 18:55:17 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1480024518067 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480024518067 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480024518067 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1480024518352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "/home/pedro/Mips/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480024533188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480024533188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "flopr.sv" "" { Text "/home/pedro/Mips/flopr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480024533189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480024533189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signext.sv 1 1 " "Found 1 design units, including 1 entities, in source file signext.sv" { { "Info" "ISGN_ENTITY_NAME" "1 signext " "Found entity 1: signext" {  } { { "signext.sv" "" { Text "/home/pedro/Mips/signext.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480024533189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480024533189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sl2.sv 1 1 " "Found 1 design units, including 1 entities, in source file sl2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sl2 " "Found entity 1: sl2" {  } { { "sl2.sv" "" { Text "/home/pedro/Mips/sl2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480024533190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480024533190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "/home/pedro/Mips/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480024533190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480024533190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "/home/pedro/Mips/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480024533191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480024533191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aludeco.sv 1 1 " "Found 1 design units, including 1 entities, in source file aludeco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aludeco " "Found entity 1: aludeco" {  } { { "aludeco.sv" "" { Text "/home/pedro/Mips/aludeco.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480024533191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480024533191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maindec.sv 1 1 " "Found 1 design units, including 1 entities, in source file maindec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 maindec " "Found entity 1: maindec" {  } { { "maindec.sv" "" { Text "/home/pedro/Mips/maindec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480024533192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480024533192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "/home/pedro/Mips/controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480024533192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480024533192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480024533193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480024533193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "/home/pedro/Mips/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480024533193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480024533193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.sv 1 1 " "Found 1 design units, including 1 entities, in source file mips.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mips " "Found entity 1: mips" {  } { { "mips.sv" "" { Text "/home/pedro/Mips/mips.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480024533194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480024533194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file dmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.sv" "" { Text "/home/pedro/Mips/dmem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480024533194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480024533194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.sv" "" { Text "/home/pedro/Mips/imem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480024533195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480024533195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "/home/pedro/Mips/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480024533195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480024533195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "/home/pedro/Mips/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480024533196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480024533196 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testbench " "Elaborating entity \"testbench\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1480024533269 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "testbench.sv(24) " "Verilog HDL warning at testbench.sv(24): ignoring unsupported system task" {  } { { "testbench.sv" "" { Text "/home/pedro/Mips/testbench.sv" 24 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1480024533270 "|testbench"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "testbench.sv(30) " "Verilog HDL warning at testbench.sv(30): ignoring unsupported system task" {  } { { "testbench.sv" "" { Text "/home/pedro/Mips/testbench.sv" 30 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1480024533270 "|testbench"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top top:dut " "Elaborating entity \"top\" for hierarchy \"top:dut\"" {  } { { "testbench.sv" "dut" { Text "/home/pedro/Mips/testbench.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480024533271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mips top:dut\|mips:mips " "Elaborating entity \"mips\" for hierarchy \"top:dut\|mips:mips\"" {  } { { "top.sv" "mips" { Text "/home/pedro/Mips/top.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480024533272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller top:dut\|mips:mips\|controller:c " "Elaborating entity \"controller\" for hierarchy \"top:dut\|mips:mips\|controller:c\"" {  } { { "mips.sv" "c" { Text "/home/pedro/Mips/mips.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480024533273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maindec top:dut\|mips:mips\|controller:c\|maindec:md " "Elaborating entity \"maindec\" for hierarchy \"top:dut\|mips:mips\|controller:c\|maindec:md\"" {  } { { "controller.sv" "md" { Text "/home/pedro/Mips/controller.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480024533274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aludeco top:dut\|mips:mips\|controller:c\|aludeco:ad " "Elaborating entity \"aludeco\" for hierarchy \"top:dut\|mips:mips\|controller:c\|aludeco:ad\"" {  } { { "controller.sv" "ad" { Text "/home/pedro/Mips/controller.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480024533275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath top:dut\|mips:mips\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"top:dut\|mips:mips\|datapath:dp\"" {  } { { "mips.sv" "dp" { Text "/home/pedro/Mips/mips.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480024533276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr top:dut\|mips:mips\|datapath:dp\|flopr:pcreg " "Elaborating entity \"flopr\" for hierarchy \"top:dut\|mips:mips\|datapath:dp\|flopr:pcreg\"" {  } { { "datapath.sv" "pcreg" { Text "/home/pedro/Mips/datapath.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480024533278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder top:dut\|mips:mips\|datapath:dp\|adder:pcaddl " "Elaborating entity \"adder\" for hierarchy \"top:dut\|mips:mips\|datapath:dp\|adder:pcaddl\"" {  } { { "datapath.sv" "pcaddl" { Text "/home/pedro/Mips/datapath.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480024533280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sl2 top:dut\|mips:mips\|datapath:dp\|sl2:immsh " "Elaborating entity \"sl2\" for hierarchy \"top:dut\|mips:mips\|datapath:dp\|sl2:immsh\"" {  } { { "datapath.sv" "immsh" { Text "/home/pedro/Mips/datapath.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480024533281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 top:dut\|mips:mips\|datapath:dp\|mux2:pcmux " "Elaborating entity \"mux2\" for hierarchy \"top:dut\|mips:mips\|datapath:dp\|mux2:pcmux\"" {  } { { "datapath.sv" "pcmux" { Text "/home/pedro/Mips/datapath.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480024533282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile top:dut\|mips:mips\|datapath:dp\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"top:dut\|mips:mips\|datapath:dp\|regfile:rf\"" {  } { { "datapath.sv" "rf" { Text "/home/pedro/Mips/datapath.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480024533284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 top:dut\|mips:mips\|datapath:dp\|mux2:wrmux " "Elaborating entity \"mux2\" for hierarchy \"top:dut\|mips:mips\|datapath:dp\|mux2:wrmux\"" {  } { { "datapath.sv" "wrmux" { Text "/home/pedro/Mips/datapath.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480024533285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signext top:dut\|mips:mips\|datapath:dp\|signext:se " "Elaborating entity \"signext\" for hierarchy \"top:dut\|mips:mips\|datapath:dp\|signext:se\"" {  } { { "datapath.sv" "se" { Text "/home/pedro/Mips/datapath.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480024533286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu top:dut\|mips:mips\|datapath:dp\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"top:dut\|mips:mips\|datapath:dp\|alu:alu\"" {  } { { "datapath.sv" "alu" { Text "/home/pedro/Mips/datapath.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480024533287 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.sv(7) " "Verilog HDL assignment warning at alu.sv(7): truncated value with size 32 to match size of target (1)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480024533289 "|datapath|alu:alu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.sv(11) " "Verilog HDL Case Statement warning at alu.sv(11): incomplete case statement has no default case item" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1480024533289 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] alu.sv(11) " "Inferred latch for \"y\[0\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480024533289 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] alu.sv(11) " "Inferred latch for \"y\[1\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480024533289 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] alu.sv(11) " "Inferred latch for \"y\[2\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480024533289 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] alu.sv(11) " "Inferred latch for \"y\[3\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480024533289 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] alu.sv(11) " "Inferred latch for \"y\[4\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480024533289 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] alu.sv(11) " "Inferred latch for \"y\[5\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480024533289 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] alu.sv(11) " "Inferred latch for \"y\[6\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480024533289 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[7\] alu.sv(11) " "Inferred latch for \"y\[7\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480024533289 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[8\] alu.sv(11) " "Inferred latch for \"y\[8\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480024533289 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[9\] alu.sv(11) " "Inferred latch for \"y\[9\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480024533289 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[10\] alu.sv(11) " "Inferred latch for \"y\[10\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480024533289 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[11\] alu.sv(11) " "Inferred latch for \"y\[11\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480024533289 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[12\] alu.sv(11) " "Inferred latch for \"y\[12\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480024533289 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[13\] alu.sv(11) " "Inferred latch for \"y\[13\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480024533289 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[14\] alu.sv(11) " "Inferred latch for \"y\[14\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480024533289 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[15\] alu.sv(11) " "Inferred latch for \"y\[15\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480024533289 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[16\] alu.sv(11) " "Inferred latch for \"y\[16\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480024533289 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[17\] alu.sv(11) " "Inferred latch for \"y\[17\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480024533289 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[18\] alu.sv(11) " "Inferred latch for \"y\[18\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480024533289 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[19\] alu.sv(11) " "Inferred latch for \"y\[19\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480024533290 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[20\] alu.sv(11) " "Inferred latch for \"y\[20\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480024533290 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[21\] alu.sv(11) " "Inferred latch for \"y\[21\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480024533290 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[22\] alu.sv(11) " "Inferred latch for \"y\[22\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480024533290 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[23\] alu.sv(11) " "Inferred latch for \"y\[23\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480024533290 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[24\] alu.sv(11) " "Inferred latch for \"y\[24\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480024533290 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[25\] alu.sv(11) " "Inferred latch for \"y\[25\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480024533290 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[26\] alu.sv(11) " "Inferred latch for \"y\[26\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480024533290 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[27\] alu.sv(11) " "Inferred latch for \"y\[27\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480024533290 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[28\] alu.sv(11) " "Inferred latch for \"y\[28\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480024533290 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[29\] alu.sv(11) " "Inferred latch for \"y\[29\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480024533290 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[30\] alu.sv(11) " "Inferred latch for \"y\[30\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480024533290 "|datapath|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[31\] alu.sv(11) " "Inferred latch for \"y\[31\]\" at alu.sv(11)" {  } { { "alu.sv" "" { Text "/home/pedro/Mips/alu.sv" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480024533290 "|datapath|alu:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem top:dut\|imem:imem " "Elaborating entity \"imem\" for hierarchy \"top:dut\|imem:imem\"" {  } { { "top.sv" "imem" { Text "/home/pedro/Mips/top.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480024533291 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "18 0 63 imem.sv(7) " "Verilog HDL warning at imem.sv(7): number of words (18) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "imem.sv" "" { Text "/home/pedro/Mips/imem.sv" 7 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1480024533291 "|imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.data_a 0 imem.sv(4) " "Net \"RAM.data_a\" at imem.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "/home/pedro/Mips/imem.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1480024533291 "|imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.waddr_a 0 imem.sv(4) " "Net \"RAM.waddr_a\" at imem.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "/home/pedro/Mips/imem.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1480024533291 "|imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.we_a 0 imem.sv(4) " "Net \"RAM.we_a\" at imem.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "/home/pedro/Mips/imem.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1480024533291 "|imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem top:dut\|dmem:dmem " "Elaborating entity \"dmem\" for hierarchy \"top:dut\|dmem:dmem\"" {  } { { "top.sv" "dmem" { Text "/home/pedro/Mips/top.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480024533292 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top:dut\|mips:mips\|zero " "Net \"top:dut\|mips:mips\|zero\" is missing source, defaulting to GND" {  } { { "mips.sv" "zero" { Text "/home/pedro/Mips/mips.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1480024533359 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1480024533359 ""}
{ "Error" "ESGN_EMPTY_TOP_PARTITION" "" "Can't synthesize current design -- Top partition does not contain any logic" {  } {  } 0 12061 "Can't synthesize current design -- Top partition does not contain any logic" 0 0 "Analysis & Synthesis" 0 -1 1480024533627 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 11 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1237 " "Peak virtual memory: 1237 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1480024533688 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 24 18:55:33 2016 " "Processing ended: Thu Nov 24 18:55:33 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1480024533688 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1480024533688 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1480024533688 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1480024533688 ""}
