VPR FPGA Placement and Routing.
Version: 8.0.0-rc1+unkown
Revision: v8.0.0-rc1-978-g80ae77e
Compiled: 2019-09-25T16:06:48
Compiler: GNU 4.9.2 on Linux-3.10.0-1062.1.1.el7.x86_64 x86_64
Build Info: Release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/home/cunxi/cunxi/tools/vtr-verilog-to-routing/vtr_flow/../vpr/vpr k6_frac_N10_tileable_adder_chain_frac_mem32K_frac_dsp36_40nm.xml ode --route --analysis --circuit_file ode.pre-vpr.blif --route_chan_width 104 --max_router_iterations 50 --cluster_seed_type blend --gen_post_synthesis_netlist off --routing_budgets_algorithm disable


Architecture file: k6_frac_N10_tileable_adder_chain_frac_mem32K_frac_dsp36_40nm.xml
Circuit name: ode

# Loading Architecture Description
# Loading Architecture Description took 0.02 seconds (max_rss 3.2 MiB, delta_rss +1.1 MiB)
# Building complex block graph
Warning 1: io[0].clock[0] unconnected pin in architecture.
# Building complex block graph took 0.06 seconds (max_rss 9.3 MiB, delta_rss +6.1 MiB)
# Load circuit
Found constant-zero generator 'ode^x1_control~0'
Found constant-one generator 'vcc'
Found constant-zero generator 'gnd'
Found constant-zero generator 'ode.add4_add.u1^fracta_out~0_FF'
Found constant-zero generator 'ode.add4_add.u1^fracta_out~1_FF'
Found constant-zero generator 'ode.add4_add.u1^fracta_out~2_FF'
Found constant-zero generator 'unconn'
Found constant-zero generator 'ode.sub2_add.u1^fracta_out~0_FF'
Found constant-zero generator 'ode.sub2_add.u1^fracta_out~1_FF'
Found constant-zero generator 'ode.sub2_add.u1^fracta_out~2_FF'
Found constant-zero generator 'ode.add5_add.u1^fracta_out~0_FF'
Found constant-zero generator 'ode.add5_add.u1^fracta_out~1_FF'
Found constant-zero generator 'ode.add5_add.u1^fracta_out~2_FF'
Found constant-one generator 'n16229_1'
# Load circuit took 0.18 seconds (max_rss 30.2 MiB, delta_rss +20.9 MiB)
# Clean circuit
Absorbing 1827 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred  290 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 1
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 2030
Swept block(s)      : 1040
Constant Pins Marked: 290
# Clean circuit took 0.15 seconds (max_rss 30.2 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.03 seconds (max_rss 30.2 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 30.2 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 7176
    .input  :     130
    .latch  :    1998
    .output :      72
    0-LUT   :      13
    6-LUT   :    4314
    adder   :     647
    multiply:       2
  Nets  : 7747
    Avg Fanout:     3.2
    Max Fanout:  1998.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 32256
  Timing Graph Edges: 55105
  Timing Graph Levels: 108
# Build Timing Graph took 0.06 seconds (max_rss 30.2 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock 'ode^clock' Fanout: 1998 pins (6.2%), 1998 blocks (27.8%)
# Load Timing Constraints

SDC file 'ode.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'ode^clock'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'ode^clock' Source: 'ode^clock.inpad[0]'

# Load Timing Constraints took 0.01 seconds (max_rss 30.2 MiB, delta_rss +0.0 MiB)
Timing analysis: ON
Circuit netlist file: ode.net
Circuit placement file: ode.place
Circuit routing file: ode.route
Circuit SDC file: ode.sdc

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto
PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: PATH_TIMING_DRIVEN_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 104
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 1.000000

RouterOpts.route_type: DETAILED
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 104
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false

RoutingArch.directionality: UNI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'ode.net'.
Detected 13 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.85 seconds).
Warning 2: Treated 15 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load Packing took 0.87 seconds (max_rss 76.7 MiB, delta_rss +46.5 MiB)
Warning 3: Netlist contains 138 global net to non-global architecture pin connections
Warning 4: Logic block #666 (ode^x1_control~0) has only 1 output pin 'ode^x1_control~0.O[15]'. It may be a constant generator.

Netlist num_nets: 4399
Netlist num_blocks: 667
Netlist EMPTY blocks: 0.
Netlist io blocks: 202.
Netlist clb blocks: 463.
Netlist mult_36 blocks: 2.
Netlist memory blocks: 0.
Netlist inputs pins: 130
Netlist output pins: 72

# Create Device
## Build Device Grid
FPGA sized to 27 x 27: 729 grid tiles (auto)

Resource usage...
	Netlist      0	blocks of type: EMPTY
	Architecture 0	blocks of type: EMPTY
	Netlist      202	blocks of type: io
	Architecture 800	blocks of type: io
	Netlist      463	blocks of type: clb
	Architecture 475	blocks of type: clb
	Netlist      2	blocks of type: mult_36
	Architecture 18	blocks of type: mult_36
	Netlist      0	blocks of type: memory
	Architecture 12	blocks of type: memory

Device Utilization: 0.68 (target 1.00)
	Block Utilization: 0.00 Type: EMPTY
	Block Utilization: 0.25 Type: io
	Block Utilization: 0.97 Type: clb
	Block Utilization: 0.11 Type: mult_36
	Block Utilization: 0.00 Type: memory

FPGA size limited by block type(s): clb

## Build Device Grid took 0.00 seconds (max_rss 76.7 MiB, delta_rss +0.0 MiB)
## Build routing resource graph
Warning 5: in check_rr_node: RR node: 3205 type: OPIN location: (1,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 6: in check_rr_node: RR node: 7148 type: OPIN location: (3,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 7: in check_rr_node: RR node: 9563 type: OPIN location: (4,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 8: in check_rr_node: RR node: 11978 type: OPIN location: (5,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 9: in check_rr_node: RR node: 16361 type: OPIN location: (7,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 10: in check_rr_node: RR node: 18776 type: OPIN location: (8,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 11: in check_rr_node: RR node: 21191 type: OPIN location: (9,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 12: in check_rr_node: RR node: 25134 type: OPIN location: (11,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 13: in check_rr_node: RR node: 27549 type: OPIN location: (12,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 14: in check_rr_node: RR node: 29964 type: OPIN location: (13,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 15: in check_rr_node: RR node: 34347 type: OPIN location: (15,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 16: in check_rr_node: RR node: 36762 type: OPIN location: (16,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 17: in check_rr_node: RR node: 39177 type: OPIN location: (17,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 18: in check_rr_node: RR node: 43120 type: OPIN location: (19,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 19: in check_rr_node: RR node: 45535 type: OPIN location: (20,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 20: in check_rr_node: RR node: 47950 type: OPIN location: (21,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 21: in check_rr_node: RR node: 52333 type: OPIN location: (23,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 22: in check_rr_node: RR node: 54748 type: OPIN location: (24,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 23: in check_rr_node: RR node: 57163 type: OPIN location: (25,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 24: in check_rr_graph: fringe node 24 IPIN at (0,1) has no fanin.
	 This is possible on a fringe node based on low Fc_out, N, and certain lengths.
## Build routing resource graph took 0.39 seconds (max_rss 80.9 MiB, delta_rss +4.2 MiB)
  RR Graph Nodes: 100229
  RR Graph Edges: 782653
# Create Device took 0.39 seconds (max_rss 80.9 MiB, delta_rss +4.2 MiB)

# Load Placement
# Load Placement took 0.00 seconds (max_rss 80.9 MiB, delta_rss +0.0 MiB)

# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
Confirming router algorithm: TIMING_DRIVEN.
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.3     0.0    0  564557    4383   11612    6403 ( 6.388%)   58225 (43.1%)   16.960     -6761.    -16.960      0.000      0.000      N/A
   2    0.1     0.5   20  504887    3543   10572    3014 ( 3.007%)   56487 (41.8%)   16.953     -6791.    -16.953      0.000      0.000      N/A
   3    0.1     0.6   14  388447    2615    8670    2653 ( 2.647%)   56891 (42.1%)   16.958     -6789.    -16.958      0.000      0.000      N/A
   4    0.1     0.8    5  384472    2289    8094    2289 ( 2.284%)   57565 (42.6%)   16.963     -6806.    -16.963      0.000      0.000      N/A
   5    0.1     1.1    7  331022    1943    7354    1715 ( 1.711%)   58196 (43.0%)   16.960     -6803.    -16.960      0.000      0.000      N/A
   6    0.1     1.4    6  300671    1584    6509    1295 ( 1.292%)   59050 (43.7%)   16.962     -6809.    -16.962      0.000      0.000      N/A
   7    0.1     1.9    8  260117    1273    5630     955 ( 0.953%)   59583 (44.1%)   16.961     -6820.    -16.961      0.000      0.000      N/A
   8    0.1     2.4    6  222128     942    4664     648 ( 0.647%)   60365 (44.6%)   16.961     -6823.    -16.961      0.000      0.000      N/A
   9    0.0     3.1    2  171076     670    3520     403 ( 0.402%)   60887 (45.0%)   16.961     -6833.    -16.961      0.000      0.000      N/A
  10    0.0     4.1    4  125696     461    2527     237 ( 0.236%)   61363 (45.4%)   16.961     -6824.    -16.961      0.000      0.000       26
  11    0.0     5.3    1   84680     297    1690     125 ( 0.125%)   61589 (45.6%)   16.961     -6825.    -16.961      0.000      0.000       23
  12    0.0     6.9    1   47203     169     917      73 ( 0.073%)   61817 (45.7%)   16.961     -6825.    -16.961      0.000      0.000       22
  13    0.0     9.0    0   33545      94     589      25 ( 0.025%)   61970 (45.8%)   16.961     -6825.    -16.961      0.000      0.000       20
  14    0.0    11.6    0   11183      39     203      11 ( 0.011%)   62001 (45.9%)   16.961     -6825.    -16.961      0.000      0.000       19
  15    0.0    15.1    1    4493      20      77      10 ( 0.010%)   62040 (45.9%)   16.961     -6825.    -16.961      0.000      0.000       18
  16    0.0    19.7    0    5883      16     105       4 ( 0.004%)   62085 (45.9%)   16.961     -6825.    -16.961      0.000      0.000       18
  17    0.0    25.6    0    1064       5       9       1 ( 0.001%)   62104 (45.9%)   16.961     -6826.    -16.961      0.000      0.000       18
  18    0.0    33.3    0     445       1       8       1 ( 0.001%)   62108 (45.9%)   16.961     -6826.    -16.961      0.000      0.000       18
  19    0.0    43.3    0     360       1       9       1 ( 0.001%)   62108 (45.9%)   16.961     -6826.    -16.961      0.000      0.000       18
  20    0.0    56.2    0    1303       1      13       0 ( 0.000%)   62120 (45.9%)   16.961     -6826.    -16.961      0.000      0.000       18
Restoring best routing
Critical path: 16.9607 ns
Successfully routed after 20 routing iterations.
Router Stats: total_nets_routed: 20346 total_connections_routed: 72772 total_heap_pushes: 3443232 total_heap_pops: 656658
# Routing took 1.17 seconds (max_rss 97.6 MiB, delta_rss +12.8 MiB)

Checking to ensure routing is legal...
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -934768112
Circuit successfully routed with a channel width factor of 104.

Average number of bends per net: 1.90737  Maximum # of bends: 21

Number of global nets: 16
Number of routed nets (nonglobal): 4383
Wire length results (in units of 1 clb segments)...
	Total wirelength: 62120, average net length: 14.1729
	Maximum net length: 108

Wire length results in terms of physical segments...
	Total wiring segments used: 16176, average wire segments per net: 3.69062
	Maximum segments used by a net: 28
	Total local nets with reserved CLB opins: 0

Routing channel utilization histogram:
[        1:      inf)   0 ( 0.0%) |
[      0.9:        1)   0 ( 0.0%) |
[      0.8:      0.9)   2 ( 0.1%) |
[      0.7:      0.8) 260 (19.2%) |****************************************
[      0.5:      0.6) 302 (22.3%) |***********************************************
[      0.4:      0.5) 298 (22.0%) |**********************************************
[      0.3:      0.4) 174 (12.9%) |***************************
[      0.2:      0.3) 124 ( 9.2%) |*******************
[      0.1:      0.2)  72 ( 5.3%) |***********
[        0:      0.1) 120 ( 8.9%) |*******************
Maximum routing channel utilization:      0.81 at (20,10)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0      63  34.000      104
                         1      69  36.444      104
                         2      69  41.667      104
                         3      65  42.185      104
                         4      66  45.407      104
                         5      70  50.444      104
                         6      66  51.444      104
                         7      68  48.222      104
                         8      69  50.481      104
                         9      75  52.185      104
                        10      84  52.259      104
                        11      83  45.519      104
                        12      78  45.593      104
                        13      81  44.519      104
                        14      73  40.370      104
                        15      79  45.963      104
                        16      73  51.148      104
                        17      72  49.222      104
                        18      73  55.037      104
                        19      80  50.704      104
                        20      70  47.074      104
                        21      61  42.556      104
                        22      62  39.222      104
                        23      49  27.815      104
                        24      48  22.704      104
                        25      29  11.111      104
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0      38  18.815      104
                         1      42  17.333      104
                         2      44  25.481      104
                         3      74  42.407      104
                         4      76  46.333      104
                         5      64  38.481      104
                         6      65  36.519      104
                         7      84  51.148      104
                         8      81  52.296      104
                         9      58  37.704      104
                        10      60  38.519      104
                        11      76  50.000      104
                        12      73  48.889      104
                        13      70  40.000      104
                        14      65  45.407      104
                        15      86  63.630      104
                        16      96  67.259      104
                        17      81  52.815      104
                        18      81  49.889      104
                        19      92  63.852      104
                        20      94  62.296      104
                        21      80  45.815      104
                        22      76  42.407      104
                        23      83  53.630      104
                        24      75  49.370      104
                        25      59  37.148      104

Total tracks in x-direction: 2704, in y-direction: 2704

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 3.93038e+07
	Total used logic block area: 2.57449e+07

Routing area (in minimum width transistor areas)...
	Total routing area: 4.71674e+06, per logic tile: 6470.15

Segment usage by type (index): type utilization
                               ---- -----------
                                  0       0.427

Segment usage by length: length utilization
                         ------ -----------
                              4       0.427


Hold Worst Negative Slack (hWNS): 0 ns
Hold Total Negative Slack (hTNS): 0 ns

Hold slack histogram:
[  2.9e-10:  5.3e-10) 1019 (49.3%) |**********************************************
[  5.3e-10:  7.8e-10)  299 (14.5%) |*************
[  7.8e-10:    1e-09)  407 (19.7%) |******************
[    1e-09:  1.3e-09)  152 ( 7.4%) |*******
[  1.3e-09:  1.5e-09)   52 ( 2.5%) |**
[  1.5e-09:  1.7e-09)   30 ( 1.5%) |*
[  1.7e-09:    2e-09)   63 ( 3.0%) |***
[    2e-09:  2.2e-09)   28 ( 1.4%) |*
[  2.2e-09:  2.5e-09)   13 ( 0.6%) |*
[  2.5e-09:  2.7e-09)    5 ( 0.2%) |

Final critical path: 16.9607 ns, Fmax: 58.9598 MHz
Setup Worst Negative Slack (sWNS): -16.9607 ns
Setup Total Negative Slack (sTNS): -6825.51 ns

Setup slack histogram:
[ -1.7e-08: -1.5e-08)   37 ( 1.8%) |*
[ -1.5e-08: -1.4e-08)  123 ( 5.9%) |****
[ -1.4e-08: -1.2e-08)  139 ( 6.7%) |****
[ -1.2e-08:   -1e-08)    2 ( 0.1%) |
[   -1e-08: -8.7e-09)   12 ( 0.6%) |
[ -8.7e-09:   -7e-09)   62 ( 3.0%) |**
[   -7e-09: -5.4e-09)   44 ( 2.1%) |*
[ -5.4e-09: -3.7e-09)   45 ( 2.2%) |*
[ -3.7e-09: -2.1e-09)  119 ( 5.8%) |****
[ -2.1e-09: -4.1e-10) 1485 (71.8%) |**********************************************

Timing analysis took 0.722836 seconds (0.667323 STA, 0.0555126 slack) (21 full updates: 0 setup, 0 hold, 21 combined).
VPR suceeded
The entire flow of VPR took 3.37 seconds (max_rss 97.7 MiB)
