<profile>

<section name = "Vitis HLS Report for 'save_variables_locally_Pipeline_VITIS_LOOP_35_6'" level="0">
<item name = "Date">Tue Oct 18 21:15:44 2022
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">forward_prop</item>
<item name = "Solution">solution1 (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu5p-flva2104-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">401411, 401411, 4.014 ms, 4.014 ms, 401411, 401411, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_35_6">401409, 401409, 3, 1, 1, 401408, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 57, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 68, -</column>
<column name="Register">-, -, 1058, -, -</column>
<specialColumn name="Available SLR">1024, 1737, 600577, 300288, 235</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">2048, 3474, 1201154, 600577, 470</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln35_fu_249_p2">+, 0, 0, 26, 19, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op27_read_state2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln35_fu_243_p2">icmp, 0, 0, 14, 19, 18</column>
<column name="icmp_ln36_fu_259_p2">icmp, 0, 0, 9, 4, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_phi_mux_empty_135_phi_fu_220_p4">14, 3, 512, 1536</column>
<column name="ap_sig_allocacmp_i_15">9, 2, 19, 38</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="i_fu_98">9, 2, 19, 38</column>
<column name="shiftreg6_fu_94">9, 2, 480, 960</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="gmem_addr_read_reg_376">512, 0, 512, 0</column>
<column name="i_fu_98">19, 0, 19, 0</column>
<column name="icmp_ln35_reg_359">1, 0, 1, 0</column>
<column name="icmp_ln35_reg_359_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln36_reg_363">1, 0, 1, 0</column>
<column name="icmp_ln36_reg_363_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="lshr_ln36_1_reg_367">16, 0, 16, 0</column>
<column name="lshr_ln36_1_reg_367_pp0_iter1_reg">16, 0, 16, 0</column>
<column name="shiftreg6_fu_94">480, 0, 480, 0</column>
<column name="trunc_ln36_1_reg_372">3, 0, 3, 0</column>
<column name="trunc_ln36_1_reg_372_pp0_iter1_reg">3, 0, 3, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, save_variables_locally_Pipeline_VITIS_LOOP_35_6, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, save_variables_locally_Pipeline_VITIS_LOOP_35_6, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, save_variables_locally_Pipeline_VITIS_LOOP_35_6, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, save_variables_locally_Pipeline_VITIS_LOOP_35_6, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, save_variables_locally_Pipeline_VITIS_LOOP_35_6, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, save_variables_locally_Pipeline_VITIS_LOOP_35_6, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 512, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 512, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RFIFONUM">in, 9, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="sext_ln35">in, 58, ap_none, sext_ln35, scalar</column>
<column name="dense_weights_0_address0">out, 16, ap_memory, dense_weights_0, array</column>
<column name="dense_weights_0_ce0">out, 1, ap_memory, dense_weights_0, array</column>
<column name="dense_weights_0_we0">out, 1, ap_memory, dense_weights_0, array</column>
<column name="dense_weights_0_d0">out, 32, ap_memory, dense_weights_0, array</column>
<column name="dense_weights_1_address0">out, 16, ap_memory, dense_weights_1, array</column>
<column name="dense_weights_1_ce0">out, 1, ap_memory, dense_weights_1, array</column>
<column name="dense_weights_1_we0">out, 1, ap_memory, dense_weights_1, array</column>
<column name="dense_weights_1_d0">out, 32, ap_memory, dense_weights_1, array</column>
<column name="dense_weights_2_address0">out, 16, ap_memory, dense_weights_2, array</column>
<column name="dense_weights_2_ce0">out, 1, ap_memory, dense_weights_2, array</column>
<column name="dense_weights_2_we0">out, 1, ap_memory, dense_weights_2, array</column>
<column name="dense_weights_2_d0">out, 32, ap_memory, dense_weights_2, array</column>
<column name="dense_weights_3_address0">out, 16, ap_memory, dense_weights_3, array</column>
<column name="dense_weights_3_ce0">out, 1, ap_memory, dense_weights_3, array</column>
<column name="dense_weights_3_we0">out, 1, ap_memory, dense_weights_3, array</column>
<column name="dense_weights_3_d0">out, 32, ap_memory, dense_weights_3, array</column>
<column name="dense_weights_4_address0">out, 16, ap_memory, dense_weights_4, array</column>
<column name="dense_weights_4_ce0">out, 1, ap_memory, dense_weights_4, array</column>
<column name="dense_weights_4_we0">out, 1, ap_memory, dense_weights_4, array</column>
<column name="dense_weights_4_d0">out, 32, ap_memory, dense_weights_4, array</column>
<column name="dense_weights_5_address0">out, 16, ap_memory, dense_weights_5, array</column>
<column name="dense_weights_5_ce0">out, 1, ap_memory, dense_weights_5, array</column>
<column name="dense_weights_5_we0">out, 1, ap_memory, dense_weights_5, array</column>
<column name="dense_weights_5_d0">out, 32, ap_memory, dense_weights_5, array</column>
<column name="dense_weights_6_address0">out, 16, ap_memory, dense_weights_6, array</column>
<column name="dense_weights_6_ce0">out, 1, ap_memory, dense_weights_6, array</column>
<column name="dense_weights_6_we0">out, 1, ap_memory, dense_weights_6, array</column>
<column name="dense_weights_6_d0">out, 32, ap_memory, dense_weights_6, array</column>
<column name="dense_weights_7_address0">out, 16, ap_memory, dense_weights_7, array</column>
<column name="dense_weights_7_ce0">out, 1, ap_memory, dense_weights_7, array</column>
<column name="dense_weights_7_we0">out, 1, ap_memory, dense_weights_7, array</column>
<column name="dense_weights_7_d0">out, 32, ap_memory, dense_weights_7, array</column>
</table>
</item>
</section>
</profile>
