# Building-a-RISC-V-CPU-Core
This is an edX Course â€“ Building a RISC-V CPU Core and the files are my implementation of RISC-V CPU in TL-Verilog on MakerChip.com by Redwood EDA. 
