
USB_control.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00018f9c  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000690  0801923c  0801923c  0001a23c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080198cc  080198cc  0001a8cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080198d4  080198d4  0001a8d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  080198d8  080198d8  0001a8d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         0000018c  24000000  080198dc  0001b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00003f18  240001a0  08019a68  0001b1a0  2**5
                  ALLOC
  8 ._user_heap_stack 00002000  240040b8  08019a68  0001c0b8  2**0
                  ALLOC
  9 .dma_buffer   00000000  30000000  30000000  0001b18c  2**0
                  CONTENTS
 10 .ARM.attributes 0000002e  00000000  00000000  0001b18c  2**0
                  CONTENTS, READONLY
 11 .debug_info   000322be  00000000  00000000  0001b1ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 000067c0  00000000  00000000  0004d478  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 000022c8  00000000  00000000  00053c38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 00001b07  00000000  00000000  00055f00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  0003ebe6  00000000  00000000  00057a07  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   000336c7  00000000  00000000  000965ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00170c21  00000000  00000000  000c9cb4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  0023a8d5  2**0
                  CONTENTS, READONLY
 19 .debug_frame  000098e0  00000000  00000000  0023a918  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line_str 0000003d  00000000  00000000  002441f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240001a0 	.word	0x240001a0
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08019224 	.word	0x08019224

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240001a4 	.word	0x240001a4
 80002dc:	08019224 	.word	0x08019224

080002e0 <strcmp>:
 80002e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80002e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80002e8:	2a01      	cmp	r2, #1
 80002ea:	bf28      	it	cs
 80002ec:	429a      	cmpcs	r2, r3
 80002ee:	d0f7      	beq.n	80002e0 <strcmp>
 80002f0:	1ad0      	subs	r0, r2, r3
 80002f2:	4770      	bx	lr

080002f4 <strlen>:
 80002f4:	4603      	mov	r3, r0
 80002f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002fa:	2a00      	cmp	r2, #0
 80002fc:	d1fb      	bne.n	80002f6 <strlen+0x2>
 80002fe:	1a18      	subs	r0, r3, r0
 8000300:	3801      	subs	r0, #1
 8000302:	4770      	bx	lr
	...

08000310 <memchr>:
 8000310:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000314:	2a10      	cmp	r2, #16
 8000316:	db2b      	blt.n	8000370 <memchr+0x60>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	d008      	beq.n	8000330 <memchr+0x20>
 800031e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000322:	3a01      	subs	r2, #1
 8000324:	428b      	cmp	r3, r1
 8000326:	d02d      	beq.n	8000384 <memchr+0x74>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	b342      	cbz	r2, 8000380 <memchr+0x70>
 800032e:	d1f6      	bne.n	800031e <memchr+0xe>
 8000330:	b4f0      	push	{r4, r5, r6, r7}
 8000332:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000336:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800033a:	f022 0407 	bic.w	r4, r2, #7
 800033e:	f07f 0700 	mvns.w	r7, #0
 8000342:	2300      	movs	r3, #0
 8000344:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000348:	3c08      	subs	r4, #8
 800034a:	ea85 0501 	eor.w	r5, r5, r1
 800034e:	ea86 0601 	eor.w	r6, r6, r1
 8000352:	fa85 f547 	uadd8	r5, r5, r7
 8000356:	faa3 f587 	sel	r5, r3, r7
 800035a:	fa86 f647 	uadd8	r6, r6, r7
 800035e:	faa5 f687 	sel	r6, r5, r7
 8000362:	b98e      	cbnz	r6, 8000388 <memchr+0x78>
 8000364:	d1ee      	bne.n	8000344 <memchr+0x34>
 8000366:	bcf0      	pop	{r4, r5, r6, r7}
 8000368:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800036c:	f002 0207 	and.w	r2, r2, #7
 8000370:	b132      	cbz	r2, 8000380 <memchr+0x70>
 8000372:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000376:	3a01      	subs	r2, #1
 8000378:	ea83 0301 	eor.w	r3, r3, r1
 800037c:	b113      	cbz	r3, 8000384 <memchr+0x74>
 800037e:	d1f8      	bne.n	8000372 <memchr+0x62>
 8000380:	2000      	movs	r0, #0
 8000382:	4770      	bx	lr
 8000384:	3801      	subs	r0, #1
 8000386:	4770      	bx	lr
 8000388:	2d00      	cmp	r5, #0
 800038a:	bf06      	itte	eq
 800038c:	4635      	moveq	r5, r6
 800038e:	3803      	subeq	r0, #3
 8000390:	3807      	subne	r0, #7
 8000392:	f015 0f01 	tst.w	r5, #1
 8000396:	d107      	bne.n	80003a8 <memchr+0x98>
 8000398:	3001      	adds	r0, #1
 800039a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800039e:	bf02      	ittt	eq
 80003a0:	3001      	addeq	r0, #1
 80003a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003a6:	3001      	addeq	r0, #1
 80003a8:	bcf0      	pop	{r4, r5, r6, r7}
 80003aa:	3801      	subs	r0, #1
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop

080003b0 <__aeabi_uldivmod>:
 80003b0:	b953      	cbnz	r3, 80003c8 <__aeabi_uldivmod+0x18>
 80003b2:	b94a      	cbnz	r2, 80003c8 <__aeabi_uldivmod+0x18>
 80003b4:	2900      	cmp	r1, #0
 80003b6:	bf08      	it	eq
 80003b8:	2800      	cmpeq	r0, #0
 80003ba:	bf1c      	itt	ne
 80003bc:	f04f 31ff 	movne.w	r1, #4294967295
 80003c0:	f04f 30ff 	movne.w	r0, #4294967295
 80003c4:	f000 b988 	b.w	80006d8 <__aeabi_idiv0>
 80003c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003d0:	f000 f806 	bl	80003e0 <__udivmoddi4>
 80003d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003dc:	b004      	add	sp, #16
 80003de:	4770      	bx	lr

080003e0 <__udivmoddi4>:
 80003e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003e4:	9d08      	ldr	r5, [sp, #32]
 80003e6:	468e      	mov	lr, r1
 80003e8:	4604      	mov	r4, r0
 80003ea:	4688      	mov	r8, r1
 80003ec:	2b00      	cmp	r3, #0
 80003ee:	d14a      	bne.n	8000486 <__udivmoddi4+0xa6>
 80003f0:	428a      	cmp	r2, r1
 80003f2:	4617      	mov	r7, r2
 80003f4:	d962      	bls.n	80004bc <__udivmoddi4+0xdc>
 80003f6:	fab2 f682 	clz	r6, r2
 80003fa:	b14e      	cbz	r6, 8000410 <__udivmoddi4+0x30>
 80003fc:	f1c6 0320 	rsb	r3, r6, #32
 8000400:	fa01 f806 	lsl.w	r8, r1, r6
 8000404:	fa20 f303 	lsr.w	r3, r0, r3
 8000408:	40b7      	lsls	r7, r6
 800040a:	ea43 0808 	orr.w	r8, r3, r8
 800040e:	40b4      	lsls	r4, r6
 8000410:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000414:	fa1f fc87 	uxth.w	ip, r7
 8000418:	fbb8 f1fe 	udiv	r1, r8, lr
 800041c:	0c23      	lsrs	r3, r4, #16
 800041e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000422:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000426:	fb01 f20c 	mul.w	r2, r1, ip
 800042a:	429a      	cmp	r2, r3
 800042c:	d909      	bls.n	8000442 <__udivmoddi4+0x62>
 800042e:	18fb      	adds	r3, r7, r3
 8000430:	f101 30ff 	add.w	r0, r1, #4294967295
 8000434:	f080 80ea 	bcs.w	800060c <__udivmoddi4+0x22c>
 8000438:	429a      	cmp	r2, r3
 800043a:	f240 80e7 	bls.w	800060c <__udivmoddi4+0x22c>
 800043e:	3902      	subs	r1, #2
 8000440:	443b      	add	r3, r7
 8000442:	1a9a      	subs	r2, r3, r2
 8000444:	b2a3      	uxth	r3, r4
 8000446:	fbb2 f0fe 	udiv	r0, r2, lr
 800044a:	fb0e 2210 	mls	r2, lr, r0, r2
 800044e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000452:	fb00 fc0c 	mul.w	ip, r0, ip
 8000456:	459c      	cmp	ip, r3
 8000458:	d909      	bls.n	800046e <__udivmoddi4+0x8e>
 800045a:	18fb      	adds	r3, r7, r3
 800045c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000460:	f080 80d6 	bcs.w	8000610 <__udivmoddi4+0x230>
 8000464:	459c      	cmp	ip, r3
 8000466:	f240 80d3 	bls.w	8000610 <__udivmoddi4+0x230>
 800046a:	443b      	add	r3, r7
 800046c:	3802      	subs	r0, #2
 800046e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000472:	eba3 030c 	sub.w	r3, r3, ip
 8000476:	2100      	movs	r1, #0
 8000478:	b11d      	cbz	r5, 8000482 <__udivmoddi4+0xa2>
 800047a:	40f3      	lsrs	r3, r6
 800047c:	2200      	movs	r2, #0
 800047e:	e9c5 3200 	strd	r3, r2, [r5]
 8000482:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000486:	428b      	cmp	r3, r1
 8000488:	d905      	bls.n	8000496 <__udivmoddi4+0xb6>
 800048a:	b10d      	cbz	r5, 8000490 <__udivmoddi4+0xb0>
 800048c:	e9c5 0100 	strd	r0, r1, [r5]
 8000490:	2100      	movs	r1, #0
 8000492:	4608      	mov	r0, r1
 8000494:	e7f5      	b.n	8000482 <__udivmoddi4+0xa2>
 8000496:	fab3 f183 	clz	r1, r3
 800049a:	2900      	cmp	r1, #0
 800049c:	d146      	bne.n	800052c <__udivmoddi4+0x14c>
 800049e:	4573      	cmp	r3, lr
 80004a0:	d302      	bcc.n	80004a8 <__udivmoddi4+0xc8>
 80004a2:	4282      	cmp	r2, r0
 80004a4:	f200 8105 	bhi.w	80006b2 <__udivmoddi4+0x2d2>
 80004a8:	1a84      	subs	r4, r0, r2
 80004aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80004ae:	2001      	movs	r0, #1
 80004b0:	4690      	mov	r8, r2
 80004b2:	2d00      	cmp	r5, #0
 80004b4:	d0e5      	beq.n	8000482 <__udivmoddi4+0xa2>
 80004b6:	e9c5 4800 	strd	r4, r8, [r5]
 80004ba:	e7e2      	b.n	8000482 <__udivmoddi4+0xa2>
 80004bc:	2a00      	cmp	r2, #0
 80004be:	f000 8090 	beq.w	80005e2 <__udivmoddi4+0x202>
 80004c2:	fab2 f682 	clz	r6, r2
 80004c6:	2e00      	cmp	r6, #0
 80004c8:	f040 80a4 	bne.w	8000614 <__udivmoddi4+0x234>
 80004cc:	1a8a      	subs	r2, r1, r2
 80004ce:	0c03      	lsrs	r3, r0, #16
 80004d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004d4:	b280      	uxth	r0, r0
 80004d6:	b2bc      	uxth	r4, r7
 80004d8:	2101      	movs	r1, #1
 80004da:	fbb2 fcfe 	udiv	ip, r2, lr
 80004de:	fb0e 221c 	mls	r2, lr, ip, r2
 80004e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004e6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ea:	429a      	cmp	r2, r3
 80004ec:	d907      	bls.n	80004fe <__udivmoddi4+0x11e>
 80004ee:	18fb      	adds	r3, r7, r3
 80004f0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004f4:	d202      	bcs.n	80004fc <__udivmoddi4+0x11c>
 80004f6:	429a      	cmp	r2, r3
 80004f8:	f200 80e0 	bhi.w	80006bc <__udivmoddi4+0x2dc>
 80004fc:	46c4      	mov	ip, r8
 80004fe:	1a9b      	subs	r3, r3, r2
 8000500:	fbb3 f2fe 	udiv	r2, r3, lr
 8000504:	fb0e 3312 	mls	r3, lr, r2, r3
 8000508:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800050c:	fb02 f404 	mul.w	r4, r2, r4
 8000510:	429c      	cmp	r4, r3
 8000512:	d907      	bls.n	8000524 <__udivmoddi4+0x144>
 8000514:	18fb      	adds	r3, r7, r3
 8000516:	f102 30ff 	add.w	r0, r2, #4294967295
 800051a:	d202      	bcs.n	8000522 <__udivmoddi4+0x142>
 800051c:	429c      	cmp	r4, r3
 800051e:	f200 80ca 	bhi.w	80006b6 <__udivmoddi4+0x2d6>
 8000522:	4602      	mov	r2, r0
 8000524:	1b1b      	subs	r3, r3, r4
 8000526:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800052a:	e7a5      	b.n	8000478 <__udivmoddi4+0x98>
 800052c:	f1c1 0620 	rsb	r6, r1, #32
 8000530:	408b      	lsls	r3, r1
 8000532:	fa22 f706 	lsr.w	r7, r2, r6
 8000536:	431f      	orrs	r7, r3
 8000538:	fa0e f401 	lsl.w	r4, lr, r1
 800053c:	fa20 f306 	lsr.w	r3, r0, r6
 8000540:	fa2e fe06 	lsr.w	lr, lr, r6
 8000544:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000548:	4323      	orrs	r3, r4
 800054a:	fa00 f801 	lsl.w	r8, r0, r1
 800054e:	fa1f fc87 	uxth.w	ip, r7
 8000552:	fbbe f0f9 	udiv	r0, lr, r9
 8000556:	0c1c      	lsrs	r4, r3, #16
 8000558:	fb09 ee10 	mls	lr, r9, r0, lr
 800055c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000560:	fb00 fe0c 	mul.w	lr, r0, ip
 8000564:	45a6      	cmp	lr, r4
 8000566:	fa02 f201 	lsl.w	r2, r2, r1
 800056a:	d909      	bls.n	8000580 <__udivmoddi4+0x1a0>
 800056c:	193c      	adds	r4, r7, r4
 800056e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000572:	f080 809c 	bcs.w	80006ae <__udivmoddi4+0x2ce>
 8000576:	45a6      	cmp	lr, r4
 8000578:	f240 8099 	bls.w	80006ae <__udivmoddi4+0x2ce>
 800057c:	3802      	subs	r0, #2
 800057e:	443c      	add	r4, r7
 8000580:	eba4 040e 	sub.w	r4, r4, lr
 8000584:	fa1f fe83 	uxth.w	lr, r3
 8000588:	fbb4 f3f9 	udiv	r3, r4, r9
 800058c:	fb09 4413 	mls	r4, r9, r3, r4
 8000590:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000594:	fb03 fc0c 	mul.w	ip, r3, ip
 8000598:	45a4      	cmp	ip, r4
 800059a:	d908      	bls.n	80005ae <__udivmoddi4+0x1ce>
 800059c:	193c      	adds	r4, r7, r4
 800059e:	f103 3eff 	add.w	lr, r3, #4294967295
 80005a2:	f080 8082 	bcs.w	80006aa <__udivmoddi4+0x2ca>
 80005a6:	45a4      	cmp	ip, r4
 80005a8:	d97f      	bls.n	80006aa <__udivmoddi4+0x2ca>
 80005aa:	3b02      	subs	r3, #2
 80005ac:	443c      	add	r4, r7
 80005ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80005b2:	eba4 040c 	sub.w	r4, r4, ip
 80005b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80005ba:	4564      	cmp	r4, ip
 80005bc:	4673      	mov	r3, lr
 80005be:	46e1      	mov	r9, ip
 80005c0:	d362      	bcc.n	8000688 <__udivmoddi4+0x2a8>
 80005c2:	d05f      	beq.n	8000684 <__udivmoddi4+0x2a4>
 80005c4:	b15d      	cbz	r5, 80005de <__udivmoddi4+0x1fe>
 80005c6:	ebb8 0203 	subs.w	r2, r8, r3
 80005ca:	eb64 0409 	sbc.w	r4, r4, r9
 80005ce:	fa04 f606 	lsl.w	r6, r4, r6
 80005d2:	fa22 f301 	lsr.w	r3, r2, r1
 80005d6:	431e      	orrs	r6, r3
 80005d8:	40cc      	lsrs	r4, r1
 80005da:	e9c5 6400 	strd	r6, r4, [r5]
 80005de:	2100      	movs	r1, #0
 80005e0:	e74f      	b.n	8000482 <__udivmoddi4+0xa2>
 80005e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005e6:	0c01      	lsrs	r1, r0, #16
 80005e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005ec:	b280      	uxth	r0, r0
 80005ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005f2:	463b      	mov	r3, r7
 80005f4:	4638      	mov	r0, r7
 80005f6:	463c      	mov	r4, r7
 80005f8:	46b8      	mov	r8, r7
 80005fa:	46be      	mov	lr, r7
 80005fc:	2620      	movs	r6, #32
 80005fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000602:	eba2 0208 	sub.w	r2, r2, r8
 8000606:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800060a:	e766      	b.n	80004da <__udivmoddi4+0xfa>
 800060c:	4601      	mov	r1, r0
 800060e:	e718      	b.n	8000442 <__udivmoddi4+0x62>
 8000610:	4610      	mov	r0, r2
 8000612:	e72c      	b.n	800046e <__udivmoddi4+0x8e>
 8000614:	f1c6 0220 	rsb	r2, r6, #32
 8000618:	fa2e f302 	lsr.w	r3, lr, r2
 800061c:	40b7      	lsls	r7, r6
 800061e:	40b1      	lsls	r1, r6
 8000620:	fa20 f202 	lsr.w	r2, r0, r2
 8000624:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000628:	430a      	orrs	r2, r1
 800062a:	fbb3 f8fe 	udiv	r8, r3, lr
 800062e:	b2bc      	uxth	r4, r7
 8000630:	fb0e 3318 	mls	r3, lr, r8, r3
 8000634:	0c11      	lsrs	r1, r2, #16
 8000636:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800063a:	fb08 f904 	mul.w	r9, r8, r4
 800063e:	40b0      	lsls	r0, r6
 8000640:	4589      	cmp	r9, r1
 8000642:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000646:	b280      	uxth	r0, r0
 8000648:	d93e      	bls.n	80006c8 <__udivmoddi4+0x2e8>
 800064a:	1879      	adds	r1, r7, r1
 800064c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000650:	d201      	bcs.n	8000656 <__udivmoddi4+0x276>
 8000652:	4589      	cmp	r9, r1
 8000654:	d81f      	bhi.n	8000696 <__udivmoddi4+0x2b6>
 8000656:	eba1 0109 	sub.w	r1, r1, r9
 800065a:	fbb1 f9fe 	udiv	r9, r1, lr
 800065e:	fb09 f804 	mul.w	r8, r9, r4
 8000662:	fb0e 1119 	mls	r1, lr, r9, r1
 8000666:	b292      	uxth	r2, r2
 8000668:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800066c:	4542      	cmp	r2, r8
 800066e:	d229      	bcs.n	80006c4 <__udivmoddi4+0x2e4>
 8000670:	18ba      	adds	r2, r7, r2
 8000672:	f109 31ff 	add.w	r1, r9, #4294967295
 8000676:	d2c4      	bcs.n	8000602 <__udivmoddi4+0x222>
 8000678:	4542      	cmp	r2, r8
 800067a:	d2c2      	bcs.n	8000602 <__udivmoddi4+0x222>
 800067c:	f1a9 0102 	sub.w	r1, r9, #2
 8000680:	443a      	add	r2, r7
 8000682:	e7be      	b.n	8000602 <__udivmoddi4+0x222>
 8000684:	45f0      	cmp	r8, lr
 8000686:	d29d      	bcs.n	80005c4 <__udivmoddi4+0x1e4>
 8000688:	ebbe 0302 	subs.w	r3, lr, r2
 800068c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000690:	3801      	subs	r0, #1
 8000692:	46e1      	mov	r9, ip
 8000694:	e796      	b.n	80005c4 <__udivmoddi4+0x1e4>
 8000696:	eba7 0909 	sub.w	r9, r7, r9
 800069a:	4449      	add	r1, r9
 800069c:	f1a8 0c02 	sub.w	ip, r8, #2
 80006a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80006a4:	fb09 f804 	mul.w	r8, r9, r4
 80006a8:	e7db      	b.n	8000662 <__udivmoddi4+0x282>
 80006aa:	4673      	mov	r3, lr
 80006ac:	e77f      	b.n	80005ae <__udivmoddi4+0x1ce>
 80006ae:	4650      	mov	r0, sl
 80006b0:	e766      	b.n	8000580 <__udivmoddi4+0x1a0>
 80006b2:	4608      	mov	r0, r1
 80006b4:	e6fd      	b.n	80004b2 <__udivmoddi4+0xd2>
 80006b6:	443b      	add	r3, r7
 80006b8:	3a02      	subs	r2, #2
 80006ba:	e733      	b.n	8000524 <__udivmoddi4+0x144>
 80006bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80006c0:	443b      	add	r3, r7
 80006c2:	e71c      	b.n	80004fe <__udivmoddi4+0x11e>
 80006c4:	4649      	mov	r1, r9
 80006c6:	e79c      	b.n	8000602 <__udivmoddi4+0x222>
 80006c8:	eba1 0109 	sub.w	r1, r1, r9
 80006cc:	46c4      	mov	ip, r8
 80006ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80006d2:	fb09 f804 	mul.w	r8, r9, r4
 80006d6:	e7c4      	b.n	8000662 <__udivmoddi4+0x282>

080006d8 <__aeabi_idiv0>:
 80006d8:	4770      	bx	lr
 80006da:	bf00      	nop

080006dc <APP_Init>:
#include <string.h>

static AppContext s_app;

void APP_Init(UART_HandleTypeDef *huart_trk1, UART_HandleTypeDef *huart_trk2, I2C_HandleTypeDef *hi2c)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	b098      	sub	sp, #96	@ 0x60
 80006e0:	af02      	add	r7, sp, #8
 80006e2:	60f8      	str	r0, [r7, #12]
 80006e4:	60b9      	str	r1, [r7, #8]
 80006e6:	607a      	str	r2, [r7, #4]
    CDC_Log(">>> System Booting...");
 80006e8:	485a      	ldr	r0, [pc, #360]	@ (8000854 <APP_Init+0x178>)
 80006ea:	f000 f9e5 	bl	8000ab8 <CDC_Log>
    
    memset(&s_app, 0, sizeof(s_app));
 80006ee:	f44f 6204 	mov.w	r2, #2112	@ 0x840
 80006f2:	2100      	movs	r1, #0
 80006f4:	4858      	ldr	r0, [pc, #352]	@ (8000858 <APP_Init+0x17c>)
 80006f6:	f018 f903 	bl	8018900 <memset>
    
    /* Init protocol */
    PumpProtoGKL_Init(&s_app.gkl1, huart_trk1);
 80006fa:	68f9      	ldr	r1, [r7, #12]
 80006fc:	4856      	ldr	r0, [pc, #344]	@ (8000858 <APP_Init+0x17c>)
 80006fe:	f002 fcb7 	bl	8003070 <PumpProtoGKL_Init>
    PumpProtoGKL_SetTag(&s_app.gkl1, "TRK1");
 8000702:	4956      	ldr	r1, [pc, #344]	@ (800085c <APP_Init+0x180>)
 8000704:	4854      	ldr	r0, [pc, #336]	@ (8000858 <APP_Init+0x17c>)
 8000706:	f002 fcef 	bl	80030e8 <PumpProtoGKL_SetTag>
    PumpProtoGKL_Bind(&s_app.proto1, &s_app.gkl1);
 800070a:	4953      	ldr	r1, [pc, #332]	@ (8000858 <APP_Init+0x17c>)
 800070c:	4854      	ldr	r0, [pc, #336]	@ (8000860 <APP_Init+0x184>)
 800070e:	f002 fd23 	bl	8003158 <PumpProtoGKL_Bind>
    
    PumpProtoGKL_Init(&s_app.gkl2, huart_trk2);
 8000712:	68b9      	ldr	r1, [r7, #8]
 8000714:	4853      	ldr	r0, [pc, #332]	@ (8000864 <APP_Init+0x188>)
 8000716:	f002 fcab 	bl	8003070 <PumpProtoGKL_Init>
    PumpProtoGKL_SetTag(&s_app.gkl2, "TRK2");
 800071a:	4953      	ldr	r1, [pc, #332]	@ (8000868 <APP_Init+0x18c>)
 800071c:	4851      	ldr	r0, [pc, #324]	@ (8000864 <APP_Init+0x188>)
 800071e:	f002 fce3 	bl	80030e8 <PumpProtoGKL_SetTag>
    PumpProtoGKL_Bind(&s_app.proto2, &s_app.gkl2);
 8000722:	4950      	ldr	r1, [pc, #320]	@ (8000864 <APP_Init+0x188>)
 8000724:	4851      	ldr	r0, [pc, #324]	@ (800086c <APP_Init+0x190>)
 8000726:	f002 fd17 	bl	8003158 <PumpProtoGKL_Bind>
    
    CDC_Log(">>> GKL protocol ready");
 800072a:	4851      	ldr	r0, [pc, #324]	@ (8000870 <APP_Init+0x194>)
 800072c:	f000 f9c4 	bl	8000ab8 <CDC_Log>
    
    /* Init pump manager */
    PumpMgr_Init(&s_app.mgr, 1000);
 8000730:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000734:	484f      	ldr	r0, [pc, #316]	@ (8000874 <APP_Init+0x198>)
 8000736:	f001 fd49 	bl	80021cc <PumpMgr_Init>
    PumpMgr_Add(&s_app.mgr, 1, &s_app.proto1, 0, 1);
 800073a:	2301      	movs	r3, #1
 800073c:	9300      	str	r3, [sp, #0]
 800073e:	2300      	movs	r3, #0
 8000740:	4a47      	ldr	r2, [pc, #284]	@ (8000860 <APP_Init+0x184>)
 8000742:	2101      	movs	r1, #1
 8000744:	484b      	ldr	r0, [pc, #300]	@ (8000874 <APP_Init+0x198>)
 8000746:	f001 fd66 	bl	8002216 <PumpMgr_Add>
    PumpMgr_Add(&s_app.mgr, 2, &s_app.proto2, 0, 2);
 800074a:	2302      	movs	r3, #2
 800074c:	9300      	str	r3, [sp, #0]
 800074e:	2300      	movs	r3, #0
 8000750:	4a46      	ldr	r2, [pc, #280]	@ (800086c <APP_Init+0x190>)
 8000752:	2102      	movs	r1, #2
 8000754:	4847      	ldr	r0, [pc, #284]	@ (8000874 <APP_Init+0x198>)
 8000756:	f001 fd5e 	bl	8002216 <PumpMgr_Add>
    
    /* Set default prices */
    PumpDevice *d1 = PumpMgr_Get(&s_app.mgr, 1);
 800075a:	2101      	movs	r1, #1
 800075c:	4845      	ldr	r0, [pc, #276]	@ (8000874 <APP_Init+0x198>)
 800075e:	f001 fdce 	bl	80022fe <PumpMgr_Get>
 8000762:	6578      	str	r0, [r7, #84]	@ 0x54
    PumpDevice *d2 = PumpMgr_Get(&s_app.mgr, 2);
 8000764:	2102      	movs	r1, #2
 8000766:	4843      	ldr	r0, [pc, #268]	@ (8000874 <APP_Init+0x198>)
 8000768:	f001 fdc9 	bl	80022fe <PumpMgr_Get>
 800076c:	6538      	str	r0, [r7, #80]	@ 0x50
    if (d1) d1->price = 1122;
 800076e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000770:	2b00      	cmp	r3, #0
 8000772:	d003      	beq.n	800077c <APP_Init+0xa0>
 8000774:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000776:	f240 4262 	movw	r2, #1122	@ 0x462
 800077a:	611a      	str	r2, [r3, #16]
    if (d2) d2->price = 2233;
 800077c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800077e:	2b00      	cmp	r3, #0
 8000780:	d003      	beq.n	800078a <APP_Init+0xae>
 8000782:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000784:	f640 02b9 	movw	r2, #2233	@ 0x8b9
 8000788:	611a      	str	r2, [r3, #16]
    
    /* Load settings */
    Settings_Init(&s_app.settings, hi2c);
 800078a:	6879      	ldr	r1, [r7, #4]
 800078c:	483a      	ldr	r0, [pc, #232]	@ (8000878 <APP_Init+0x19c>)
 800078e:	f003 fcf7 	bl	8004180 <Settings_Init>
    if (Settings_Load(&s_app.settings)) {
 8000792:	4839      	ldr	r0, [pc, #228]	@ (8000878 <APP_Init+0x19c>)
 8000794:	f003 fd12 	bl	80041bc <Settings_Load>
 8000798:	4603      	mov	r3, r0
 800079a:	2b00      	cmp	r3, #0
 800079c:	d03b      	beq.n	8000816 <APP_Init+0x13a>
        CDC_Log(">>> Settings loaded from EEPROM");
 800079e:	4837      	ldr	r0, [pc, #220]	@ (800087c <APP_Init+0x1a0>)
 80007a0:	f000 f98a 	bl	8000ab8 <CDC_Log>
        Settings_ApplyToPumpMgr(&s_app.settings, &s_app.mgr);
 80007a4:	4933      	ldr	r1, [pc, #204]	@ (8000874 <APP_Init+0x198>)
 80007a6:	4834      	ldr	r0, [pc, #208]	@ (8000878 <APP_Init+0x19c>)
 80007a8:	f003 fee8 	bl	800457c <Settings_ApplyToPumpMgr>
        
        d1 = PumpMgr_Get(&s_app.mgr, 1);
 80007ac:	2101      	movs	r1, #1
 80007ae:	4831      	ldr	r0, [pc, #196]	@ (8000874 <APP_Init+0x198>)
 80007b0:	f001 fda5 	bl	80022fe <PumpMgr_Get>
 80007b4:	6578      	str	r0, [r7, #84]	@ 0x54
        d2 = PumpMgr_Get(&s_app.mgr, 2);
 80007b6:	2102      	movs	r1, #2
 80007b8:	482e      	ldr	r0, [pc, #184]	@ (8000874 <APP_Init+0x198>)
 80007ba:	f001 fda0 	bl	80022fe <PumpMgr_Get>
 80007be:	6538      	str	r0, [r7, #80]	@ 0x50
        if (d1) {
 80007c0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d011      	beq.n	80007ea <APP_Init+0x10e>
            char msg[64];
            snprintf(msg, sizeof(msg), ">>> TRK1: addr=%u price=%lu",
                    (unsigned)d1->slave_addr, (unsigned long)d1->price);
 80007c6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80007c8:	7b5b      	ldrb	r3, [r3, #13]
            snprintf(msg, sizeof(msg), ">>> TRK1: addr=%u price=%lu",
 80007ca:	461a      	mov	r2, r3
                    (unsigned)d1->slave_addr, (unsigned long)d1->price);
 80007cc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80007ce:	691b      	ldr	r3, [r3, #16]
            snprintf(msg, sizeof(msg), ">>> TRK1: addr=%u price=%lu",
 80007d0:	f107 0010 	add.w	r0, r7, #16
 80007d4:	9300      	str	r3, [sp, #0]
 80007d6:	4613      	mov	r3, r2
 80007d8:	4a29      	ldr	r2, [pc, #164]	@ (8000880 <APP_Init+0x1a4>)
 80007da:	2140      	movs	r1, #64	@ 0x40
 80007dc:	f018 f838 	bl	8018850 <sniprintf>
            CDC_Log(msg);
 80007e0:	f107 0310 	add.w	r3, r7, #16
 80007e4:	4618      	mov	r0, r3
 80007e6:	f000 f967 	bl	8000ab8 <CDC_Log>
        }
        if (d2) {
 80007ea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80007ec:	2b00      	cmp	r3, #0
 80007ee:	d015      	beq.n	800081c <APP_Init+0x140>
            char msg[64];
            snprintf(msg, sizeof(msg), ">>> TRK2: addr=%u price=%lu",
                    (unsigned)d2->slave_addr, (unsigned long)d2->price);
 80007f0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80007f2:	7b5b      	ldrb	r3, [r3, #13]
            snprintf(msg, sizeof(msg), ">>> TRK2: addr=%u price=%lu",
 80007f4:	461a      	mov	r2, r3
                    (unsigned)d2->slave_addr, (unsigned long)d2->price);
 80007f6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80007f8:	691b      	ldr	r3, [r3, #16]
            snprintf(msg, sizeof(msg), ">>> TRK2: addr=%u price=%lu",
 80007fa:	f107 0010 	add.w	r0, r7, #16
 80007fe:	9300      	str	r3, [sp, #0]
 8000800:	4613      	mov	r3, r2
 8000802:	4a20      	ldr	r2, [pc, #128]	@ (8000884 <APP_Init+0x1a8>)
 8000804:	2140      	movs	r1, #64	@ 0x40
 8000806:	f018 f823 	bl	8018850 <sniprintf>
            CDC_Log(msg);
 800080a:	f107 0310 	add.w	r3, r7, #16
 800080e:	4618      	mov	r0, r3
 8000810:	f000 f952 	bl	8000ab8 <CDC_Log>
 8000814:	e002      	b.n	800081c <APP_Init+0x140>
        }
    } else {
        CDC_Log(">>> Settings not found, using defaults");
 8000816:	481c      	ldr	r0, [pc, #112]	@ (8000888 <APP_Init+0x1ac>)
 8000818:	f000 f94e 	bl	8000ab8 <CDC_Log>
    }
    
    /* Init FSM */
    TrxFSM_Init(&s_app.trk1_fsm, 1, &s_app.mgr, &s_app.gkl1);
 800081c:	4b0e      	ldr	r3, [pc, #56]	@ (8000858 <APP_Init+0x17c>)
 800081e:	4a15      	ldr	r2, [pc, #84]	@ (8000874 <APP_Init+0x198>)
 8000820:	2101      	movs	r1, #1
 8000822:	481a      	ldr	r0, [pc, #104]	@ (800088c <APP_Init+0x1b0>)
 8000824:	f004 fde6 	bl	80053f4 <TrxFSM_Init>
    TrxFSM_Init(&s_app.trk2_fsm, 2, &s_app.mgr, &s_app.gkl2);
 8000828:	4b0e      	ldr	r3, [pc, #56]	@ (8000864 <APP_Init+0x188>)
 800082a:	4a12      	ldr	r2, [pc, #72]	@ (8000874 <APP_Init+0x198>)
 800082c:	2102      	movs	r1, #2
 800082e:	4818      	ldr	r0, [pc, #96]	@ (8000890 <APP_Init+0x1b4>)
 8000830:	f004 fde0 	bl	80053f4 <TrxFSM_Init>
    
    CDC_Log(">>> FSM initialized");
 8000834:	4817      	ldr	r0, [pc, #92]	@ (8000894 <APP_Init+0x1b8>)
 8000836:	f000 f93f 	bl	8000ab8 <CDC_Log>
    
    /* Init UI */
    UI_Init(&s_app.ui, &s_app.trk1_fsm, &s_app.trk2_fsm, &s_app.settings);
 800083a:	4b0f      	ldr	r3, [pc, #60]	@ (8000878 <APP_Init+0x19c>)
 800083c:	4a14      	ldr	r2, [pc, #80]	@ (8000890 <APP_Init+0x1b4>)
 800083e:	4913      	ldr	r1, [pc, #76]	@ (800088c <APP_Init+0x1b0>)
 8000840:	4815      	ldr	r0, [pc, #84]	@ (8000898 <APP_Init+0x1bc>)
 8000842:	f005 fddd 	bl	8006400 <UI_Init>
    
    CDC_Log(">>> APP_Init complete");
 8000846:	4815      	ldr	r0, [pc, #84]	@ (800089c <APP_Init+0x1c0>)
 8000848:	f000 f936 	bl	8000ab8 <CDC_Log>
}
 800084c:	bf00      	nop
 800084e:	3758      	adds	r7, #88	@ 0x58
 8000850:	46bd      	mov	sp, r7
 8000852:	bd80      	pop	{r7, pc}
 8000854:	0801923c 	.word	0x0801923c
 8000858:	240001c0 	.word	0x240001c0
 800085c:	08019254 	.word	0x08019254
 8000860:	240004e0 	.word	0x240004e0
 8000864:	24000500 	.word	0x24000500
 8000868:	0801925c 	.word	0x0801925c
 800086c:	24000820 	.word	0x24000820
 8000870:	08019264 	.word	0x08019264
 8000874:	24000828 	.word	0x24000828
 8000878:	24000910 	.word	0x24000910
 800087c:	0801927c 	.word	0x0801927c
 8000880:	0801929c 	.word	0x0801929c
 8000884:	080192b8 	.word	0x080192b8
 8000888:	080192d4 	.word	0x080192d4
 800088c:	240008c0 	.word	0x240008c0
 8000890:	240008e8 	.word	0x240008e8
 8000894:	080192fc 	.word	0x080192fc
 8000898:	240009c0 	.word	0x240009c0
 800089c:	08019310 	.word	0x08019310

080008a0 <APP_Task>:

void APP_Task(void)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	af00      	add	r7, sp, #0
    PumpMgr_Task(&s_app.mgr);
 80008a4:	4808      	ldr	r0, [pc, #32]	@ (80008c8 <APP_Task+0x28>)
 80008a6:	f001 fe2d 	bl	8002504 <PumpMgr_Task>
    TrxFSM_Task(&s_app.trk1_fsm);
 80008aa:	4808      	ldr	r0, [pc, #32]	@ (80008cc <APP_Task+0x2c>)
 80008ac:	f004 fdc4 	bl	8005438 <TrxFSM_Task>
    TrxFSM_Task(&s_app.trk2_fsm);
 80008b0:	4807      	ldr	r0, [pc, #28]	@ (80008d0 <APP_Task+0x30>)
 80008b2:	f004 fdc1 	bl	8005438 <TrxFSM_Task>
    UI_Task(&s_app.ui, 0);
 80008b6:	2100      	movs	r1, #0
 80008b8:	4806      	ldr	r0, [pc, #24]	@ (80008d4 <APP_Task+0x34>)
 80008ba:	f005 fdcc 	bl	8006456 <UI_Task>
    Settings_Task(&s_app.settings);
 80008be:	4806      	ldr	r0, [pc, #24]	@ (80008d8 <APP_Task+0x38>)
 80008c0:	f003 fd9e 	bl	8004400 <Settings_Task>
}
 80008c4:	bf00      	nop
 80008c6:	bd80      	pop	{r7, pc}
 80008c8:	24000828 	.word	0x24000828
 80008cc:	240008c0 	.word	0x240008c0
 80008d0:	240008e8 	.word	0x240008e8
 80008d4:	240009c0 	.word	0x240009c0
 80008d8:	24000910 	.word	0x24000910

080008dc <ring_used>:
/* Packet buffer (must remain valid until TX complete) */
static uint8_t  s_tx_pkt[CDC_DATA_FS_MAX_PACKET_SIZE] __attribute__((aligned(32)));
static uint16_t s_tx_len = 0;

static uint32_t ring_used(uint32_t head, uint32_t tail)
{
 80008dc:	b480      	push	{r7}
 80008de:	b083      	sub	sp, #12
 80008e0:	af00      	add	r7, sp, #0
 80008e2:	6078      	str	r0, [r7, #4]
 80008e4:	6039      	str	r1, [r7, #0]
    if (head >= tail) return (head - tail);
 80008e6:	687a      	ldr	r2, [r7, #4]
 80008e8:	683b      	ldr	r3, [r7, #0]
 80008ea:	429a      	cmp	r2, r3
 80008ec:	d303      	bcc.n	80008f6 <ring_used+0x1a>
 80008ee:	687a      	ldr	r2, [r7, #4]
 80008f0:	683b      	ldr	r3, [r7, #0]
 80008f2:	1ad3      	subs	r3, r2, r3
 80008f4:	e004      	b.n	8000900 <ring_used+0x24>
    return (CDC_LOG_RING_SIZE - (tail - head));
 80008f6:	687a      	ldr	r2, [r7, #4]
 80008f8:	683b      	ldr	r3, [r7, #0]
 80008fa:	1ad3      	subs	r3, r2, r3
 80008fc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
}
 8000900:	4618      	mov	r0, r3
 8000902:	370c      	adds	r7, #12
 8000904:	46bd      	mov	sp, r7
 8000906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800090a:	4770      	bx	lr

0800090c <ring_free>:

static uint32_t ring_free(uint32_t head, uint32_t tail)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	b084      	sub	sp, #16
 8000910:	af00      	add	r7, sp, #0
 8000912:	6078      	str	r0, [r7, #4]
 8000914:	6039      	str	r1, [r7, #0]
    /* keep 1 byte empty to distinguish full/empty */
    uint32_t used = ring_used(head, tail);
 8000916:	6839      	ldr	r1, [r7, #0]
 8000918:	6878      	ldr	r0, [r7, #4]
 800091a:	f7ff ffdf 	bl	80008dc <ring_used>
 800091e:	60f8      	str	r0, [r7, #12]
    if (used >= (CDC_LOG_RING_SIZE - 1u)) return 0u;
 8000920:	68fb      	ldr	r3, [r7, #12]
 8000922:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8000926:	4293      	cmp	r3, r2
 8000928:	d901      	bls.n	800092e <ring_free+0x22>
 800092a:	2300      	movs	r3, #0
 800092c:	e003      	b.n	8000936 <ring_free+0x2a>
    return (CDC_LOG_RING_SIZE - 1u - used);
 800092e:	68fa      	ldr	r2, [r7, #12]
 8000930:	f640 73ff 	movw	r3, #4095	@ 0xfff
 8000934:	1a9b      	subs	r3, r3, r2
}
 8000936:	4618      	mov	r0, r3
 8000938:	3710      	adds	r7, #16
 800093a:	46bd      	mov	sp, r7
 800093c:	bd80      	pop	{r7, pc}
	...

08000940 <dcache_clean_txpkt>:

static void dcache_clean_txpkt(uint16_t len)
{
 8000940:	b480      	push	{r7}
 8000942:	b089      	sub	sp, #36	@ 0x24
 8000944:	af00      	add	r7, sp, #0
 8000946:	4603      	mov	r3, r0
 8000948:	80fb      	strh	r3, [r7, #6]
#if (__DCACHE_PRESENT == 1U)
    /* Clean the cache for the packet buffer before USB reads it */
    uint32_t n = (uint32_t)len;
 800094a:	88fb      	ldrh	r3, [r7, #6]
 800094c:	61fb      	str	r3, [r7, #28]
    if (n == 0u) return;
 800094e:	69fb      	ldr	r3, [r7, #28]
 8000950:	2b00      	cmp	r3, #0
 8000952:	d02a      	beq.n	80009aa <dcache_clean_txpkt+0x6a>

    /* round up to 32 bytes */
    n = (n + 31u) & ~31u;
 8000954:	69fb      	ldr	r3, [r7, #28]
 8000956:	331f      	adds	r3, #31
 8000958:	f023 031f 	bic.w	r3, r3, #31
 800095c:	61fb      	str	r3, [r7, #28]
    SCB_CleanDCache_by_Addr((uint32_t*)s_tx_pkt, (int32_t)n);
 800095e:	69fb      	ldr	r3, [r7, #28]
 8000960:	4a16      	ldr	r2, [pc, #88]	@ (80009bc <dcache_clean_txpkt+0x7c>)
 8000962:	61ba      	str	r2, [r7, #24]
 8000964:	617b      	str	r3, [r7, #20]
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_FORCEINLINE void SCB_CleanDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    if ( dsize > 0 ) { 
 8000966:	697b      	ldr	r3, [r7, #20]
 8000968:	2b00      	cmp	r3, #0
 800096a:	dd20      	ble.n	80009ae <dcache_clean_txpkt+0x6e>
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 800096c:	69bb      	ldr	r3, [r7, #24]
 800096e:	f003 021f 	and.w	r2, r3, #31
 8000972:	697b      	ldr	r3, [r7, #20]
 8000974:	4413      	add	r3, r2
 8000976:	613b      	str	r3, [r7, #16]
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 8000978:	69bb      	ldr	r3, [r7, #24]
 800097a:	60fb      	str	r3, [r7, #12]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800097c:	f3bf 8f4f 	dsb	sy
}
 8000980:	bf00      	nop
    
      __DSB();

      do {
        SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8000982:	4a0f      	ldr	r2, [pc, #60]	@ (80009c0 <dcache_clean_txpkt+0x80>)
 8000984:	68fb      	ldr	r3, [r7, #12]
 8000986:	f8c2 3268 	str.w	r3, [r2, #616]	@ 0x268
        op_addr += __SCB_DCACHE_LINE_SIZE;
 800098a:	68fb      	ldr	r3, [r7, #12]
 800098c:	3320      	adds	r3, #32
 800098e:	60fb      	str	r3, [r7, #12]
        op_size -= __SCB_DCACHE_LINE_SIZE;
 8000990:	693b      	ldr	r3, [r7, #16]
 8000992:	3b20      	subs	r3, #32
 8000994:	613b      	str	r3, [r7, #16]
      } while ( op_size > 0 );
 8000996:	693b      	ldr	r3, [r7, #16]
 8000998:	2b00      	cmp	r3, #0
 800099a:	dcf2      	bgt.n	8000982 <dcache_clean_txpkt+0x42>
  __ASM volatile ("dsb 0xF":::"memory");
 800099c:	f3bf 8f4f 	dsb	sy
}
 80009a0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80009a2:	f3bf 8f6f 	isb	sy
}
 80009a6:	bf00      	nop

      __DSB();
      __ISB();
    }
  #endif
}
 80009a8:	e001      	b.n	80009ae <dcache_clean_txpkt+0x6e>
    if (n == 0u) return;
 80009aa:	bf00      	nop
 80009ac:	e000      	b.n	80009b0 <dcache_clean_txpkt+0x70>
 80009ae:	bf00      	nop
#else
    (void)len;
#endif
}
 80009b0:	3724      	adds	r7, #36	@ 0x24
 80009b2:	46bd      	mov	sp, r7
 80009b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b8:	4770      	bx	lr
 80009ba:	bf00      	nop
 80009bc:	24001a20 	.word	0x24001a20
 80009c0:	e000ed00 	.word	0xe000ed00

080009c4 <CDC_LOG_Init>:

void CDC_LOG_Init(void)
{
 80009c4:	b480      	push	{r7}
 80009c6:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80009c8:	b672      	cpsid	i
}
 80009ca:	bf00      	nop
    __disable_irq();
    s_head = 0;
 80009cc:	4b0a      	ldr	r3, [pc, #40]	@ (80009f8 <CDC_LOG_Init+0x34>)
 80009ce:	2200      	movs	r2, #0
 80009d0:	601a      	str	r2, [r3, #0]
    s_tail = 0;
 80009d2:	4b0a      	ldr	r3, [pc, #40]	@ (80009fc <CDC_LOG_Init+0x38>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	601a      	str	r2, [r3, #0]
    s_tx_busy = 0;
 80009d8:	4b09      	ldr	r3, [pc, #36]	@ (8000a00 <CDC_LOG_Init+0x3c>)
 80009da:	2200      	movs	r2, #0
 80009dc:	701a      	strb	r2, [r3, #0]
    s_dropped = 0;
 80009de:	4b09      	ldr	r3, [pc, #36]	@ (8000a04 <CDC_LOG_Init+0x40>)
 80009e0:	2200      	movs	r2, #0
 80009e2:	601a      	str	r2, [r3, #0]
    s_tx_len = 0;
 80009e4:	4b08      	ldr	r3, [pc, #32]	@ (8000a08 <CDC_LOG_Init+0x44>)
 80009e6:	2200      	movs	r2, #0
 80009e8:	801a      	strh	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80009ea:	b662      	cpsie	i
}
 80009ec:	bf00      	nop
    __enable_irq();
}
 80009ee:	bf00      	nop
 80009f0:	46bd      	mov	sp, r7
 80009f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f6:	4770      	bx	lr
 80009f8:	24001a00 	.word	0x24001a00
 80009fc:	24001a04 	.word	0x24001a04
 8000a00:	24001a08 	.word	0x24001a08
 8000a04:	24001a0c 	.word	0x24001a0c
 8000a08:	24001a60 	.word	0x24001a60

08000a0c <CDC_LOG_Push>:
{
    return s_dropped;
}

void CDC_LOG_Push(const char *s)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	b086      	sub	sp, #24
 8000a10:	af00      	add	r7, sp, #0
 8000a12:	6078      	str	r0, [r7, #4]
    if (s == NULL) return;
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	2b00      	cmp	r3, #0
 8000a18:	d03f      	beq.n	8000a9a <CDC_LOG_Push+0x8e>

    uint32_t len = (uint32_t)strlen(s);
 8000a1a:	6878      	ldr	r0, [r7, #4]
 8000a1c:	f7ff fc6a 	bl	80002f4 <strlen>
 8000a20:	60f8      	str	r0, [r7, #12]
    if (len == 0u) return;
 8000a22:	68fb      	ldr	r3, [r7, #12]
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d03a      	beq.n	8000a9e <CDC_LOG_Push+0x92>
  __ASM volatile ("cpsid i" : : : "memory");
 8000a28:	b672      	cpsid	i
}
 8000a2a:	bf00      	nop

    __disable_irq();
    uint32_t head = s_head;
 8000a2c:	4b1e      	ldr	r3, [pc, #120]	@ (8000aa8 <CDC_LOG_Push+0x9c>)
 8000a2e:	681b      	ldr	r3, [r3, #0]
 8000a30:	617b      	str	r3, [r7, #20]
    uint32_t tail = s_tail;
 8000a32:	4b1e      	ldr	r3, [pc, #120]	@ (8000aac <CDC_LOG_Push+0xa0>)
 8000a34:	681b      	ldr	r3, [r3, #0]
 8000a36:	60bb      	str	r3, [r7, #8]

    if (ring_free(head, tail) < len)
 8000a38:	68b9      	ldr	r1, [r7, #8]
 8000a3a:	6978      	ldr	r0, [r7, #20]
 8000a3c:	f7ff ff66 	bl	800090c <ring_free>
 8000a40:	4602      	mov	r2, r0
 8000a42:	68fb      	ldr	r3, [r7, #12]
 8000a44:	4293      	cmp	r3, r2
 8000a46:	d907      	bls.n	8000a58 <CDC_LOG_Push+0x4c>
    {
        /* no space: drop entire message */
        s_dropped++;
 8000a48:	4b19      	ldr	r3, [pc, #100]	@ (8000ab0 <CDC_LOG_Push+0xa4>)
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	3301      	adds	r3, #1
 8000a4e:	4a18      	ldr	r2, [pc, #96]	@ (8000ab0 <CDC_LOG_Push+0xa4>)
 8000a50:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000a52:	b662      	cpsie	i
}
 8000a54:	bf00      	nop
        __enable_irq();
        return;
 8000a56:	e023      	b.n	8000aa0 <CDC_LOG_Push+0x94>
    }

    for (uint32_t i = 0; i < len; i++)
 8000a58:	2300      	movs	r3, #0
 8000a5a:	613b      	str	r3, [r7, #16]
 8000a5c:	e014      	b.n	8000a88 <CDC_LOG_Push+0x7c>
    {
        s_ring[head] = (uint8_t)s[i];
 8000a5e:	687a      	ldr	r2, [r7, #4]
 8000a60:	693b      	ldr	r3, [r7, #16]
 8000a62:	4413      	add	r3, r2
 8000a64:	7819      	ldrb	r1, [r3, #0]
 8000a66:	4a13      	ldr	r2, [pc, #76]	@ (8000ab4 <CDC_LOG_Push+0xa8>)
 8000a68:	697b      	ldr	r3, [r7, #20]
 8000a6a:	4413      	add	r3, r2
 8000a6c:	460a      	mov	r2, r1
 8000a6e:	701a      	strb	r2, [r3, #0]
        head++;
 8000a70:	697b      	ldr	r3, [r7, #20]
 8000a72:	3301      	adds	r3, #1
 8000a74:	617b      	str	r3, [r7, #20]
        if (head >= CDC_LOG_RING_SIZE) head = 0;
 8000a76:	697b      	ldr	r3, [r7, #20]
 8000a78:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000a7c:	d301      	bcc.n	8000a82 <CDC_LOG_Push+0x76>
 8000a7e:	2300      	movs	r3, #0
 8000a80:	617b      	str	r3, [r7, #20]
    for (uint32_t i = 0; i < len; i++)
 8000a82:	693b      	ldr	r3, [r7, #16]
 8000a84:	3301      	adds	r3, #1
 8000a86:	613b      	str	r3, [r7, #16]
 8000a88:	693a      	ldr	r2, [r7, #16]
 8000a8a:	68fb      	ldr	r3, [r7, #12]
 8000a8c:	429a      	cmp	r2, r3
 8000a8e:	d3e6      	bcc.n	8000a5e <CDC_LOG_Push+0x52>
    }

    s_head = head;
 8000a90:	4a05      	ldr	r2, [pc, #20]	@ (8000aa8 <CDC_LOG_Push+0x9c>)
 8000a92:	697b      	ldr	r3, [r7, #20]
 8000a94:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000a96:	b662      	cpsie	i
}
 8000a98:	e002      	b.n	8000aa0 <CDC_LOG_Push+0x94>
    if (s == NULL) return;
 8000a9a:	bf00      	nop
 8000a9c:	e000      	b.n	8000aa0 <CDC_LOG_Push+0x94>
    if (len == 0u) return;
 8000a9e:	bf00      	nop
    __enable_irq();
}
 8000aa0:	3718      	adds	r7, #24
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	bd80      	pop	{r7, pc}
 8000aa6:	bf00      	nop
 8000aa8:	24001a00 	.word	0x24001a00
 8000aac:	24001a04 	.word	0x24001a04
 8000ab0:	24001a0c 	.word	0x24001a0c
 8000ab4:	24000a00 	.word	0x24000a00

08000ab8 <CDC_Log>:

void CDC_Log(const char *msg)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b082      	sub	sp, #8
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	6078      	str	r0, [r7, #4]
    if (msg == NULL) {
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	d006      	beq.n	8000ad4 <CDC_Log+0x1c>
        return;
    }

    CDC_LOG_Push(msg);
 8000ac6:	6878      	ldr	r0, [r7, #4]
 8000ac8:	f7ff ffa0 	bl	8000a0c <CDC_LOG_Push>
    CDC_LOG_Push("\r\n");
 8000acc:	4803      	ldr	r0, [pc, #12]	@ (8000adc <CDC_Log+0x24>)
 8000ace:	f7ff ff9d 	bl	8000a0c <CDC_LOG_Push>
 8000ad2:	e000      	b.n	8000ad6 <CDC_Log+0x1e>
        return;
 8000ad4:	bf00      	nop
}
 8000ad6:	3708      	adds	r7, #8
 8000ad8:	46bd      	mov	sp, r7
 8000ada:	bd80      	pop	{r7, pc}
 8000adc:	08019328 	.word	0x08019328

08000ae0 <CDC_LOG_Task>:

void CDC_LOG_Task(void)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	b086      	sub	sp, #24
 8000ae4:	af00      	add	r7, sp, #0
    if (s_tx_busy) return;
 8000ae6:	4b2f      	ldr	r3, [pc, #188]	@ (8000ba4 <CDC_LOG_Task+0xc4>)
 8000ae8:	781b      	ldrb	r3, [r3, #0]
 8000aea:	b2db      	uxtb	r3, r3
 8000aec:	2b00      	cmp	r3, #0
 8000aee:	d152      	bne.n	8000b96 <CDC_LOG_Task+0xb6>
  __ASM volatile ("cpsid i" : : : "memory");
 8000af0:	b672      	cpsid	i
}
 8000af2:	bf00      	nop

    __disable_irq();
    uint32_t head = s_head;
 8000af4:	4b2c      	ldr	r3, [pc, #176]	@ (8000ba8 <CDC_LOG_Task+0xc8>)
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	60fb      	str	r3, [r7, #12]
    uint32_t tail = s_tail;
 8000afa:	4b2c      	ldr	r3, [pc, #176]	@ (8000bac <CDC_LOG_Task+0xcc>)
 8000afc:	681b      	ldr	r3, [r3, #0]
 8000afe:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("cpsie i" : : : "memory");
 8000b00:	b662      	cpsie	i
}
 8000b02:	bf00      	nop
    __enable_irq();

    uint32_t used = ring_used(head, tail);
 8000b04:	68b9      	ldr	r1, [r7, #8]
 8000b06:	68f8      	ldr	r0, [r7, #12]
 8000b08:	f7ff fee8 	bl	80008dc <ring_used>
 8000b0c:	6078      	str	r0, [r7, #4]
    if (used == 0u) return;
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d042      	beq.n	8000b9a <CDC_LOG_Task+0xba>

    uint16_t to_send = (used > (uint32_t)CDC_DATA_FS_MAX_PACKET_SIZE) ?
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	2b40      	cmp	r3, #64	@ 0x40
 8000b18:	d802      	bhi.n	8000b20 <CDC_LOG_Task+0x40>
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	b29b      	uxth	r3, r3
 8000b1e:	e000      	b.n	8000b22 <CDC_LOG_Task+0x42>
 8000b20:	2340      	movs	r3, #64	@ 0x40
 8000b22:	807b      	strh	r3, [r7, #2]
                       (uint16_t)CDC_DATA_FS_MAX_PACKET_SIZE :
                       (uint16_t)used;

    /* Prepare packet (do not advance tail until USBD_OK) */
    uint32_t t = tail;
 8000b24:	68bb      	ldr	r3, [r7, #8]
 8000b26:	617b      	str	r3, [r7, #20]
    for (uint16_t i = 0; i < to_send; i++)
 8000b28:	2300      	movs	r3, #0
 8000b2a:	827b      	strh	r3, [r7, #18]
 8000b2c:	e012      	b.n	8000b54 <CDC_LOG_Task+0x74>
    {
        s_tx_pkt[i] = s_ring[t];
 8000b2e:	8a7b      	ldrh	r3, [r7, #18]
 8000b30:	491f      	ldr	r1, [pc, #124]	@ (8000bb0 <CDC_LOG_Task+0xd0>)
 8000b32:	697a      	ldr	r2, [r7, #20]
 8000b34:	440a      	add	r2, r1
 8000b36:	7811      	ldrb	r1, [r2, #0]
 8000b38:	4a1e      	ldr	r2, [pc, #120]	@ (8000bb4 <CDC_LOG_Task+0xd4>)
 8000b3a:	54d1      	strb	r1, [r2, r3]
        t++;
 8000b3c:	697b      	ldr	r3, [r7, #20]
 8000b3e:	3301      	adds	r3, #1
 8000b40:	617b      	str	r3, [r7, #20]
        if (t >= CDC_LOG_RING_SIZE) t = 0;
 8000b42:	697b      	ldr	r3, [r7, #20]
 8000b44:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000b48:	d301      	bcc.n	8000b4e <CDC_LOG_Task+0x6e>
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	617b      	str	r3, [r7, #20]
    for (uint16_t i = 0; i < to_send; i++)
 8000b4e:	8a7b      	ldrh	r3, [r7, #18]
 8000b50:	3301      	adds	r3, #1
 8000b52:	827b      	strh	r3, [r7, #18]
 8000b54:	8a7a      	ldrh	r2, [r7, #18]
 8000b56:	887b      	ldrh	r3, [r7, #2]
 8000b58:	429a      	cmp	r2, r3
 8000b5a:	d3e8      	bcc.n	8000b2e <CDC_LOG_Task+0x4e>
    }
    s_tx_len = to_send;
 8000b5c:	4a16      	ldr	r2, [pc, #88]	@ (8000bb8 <CDC_LOG_Task+0xd8>)
 8000b5e:	887b      	ldrh	r3, [r7, #2]
 8000b60:	8013      	strh	r3, [r2, #0]

    dcache_clean_txpkt(s_tx_len);
 8000b62:	4b15      	ldr	r3, [pc, #84]	@ (8000bb8 <CDC_LOG_Task+0xd8>)
 8000b64:	881b      	ldrh	r3, [r3, #0]
 8000b66:	4618      	mov	r0, r3
 8000b68:	f7ff feea 	bl	8000940 <dcache_clean_txpkt>

    uint8_t res = CDC_Transmit_FS(s_tx_pkt, s_tx_len);
 8000b6c:	4b12      	ldr	r3, [pc, #72]	@ (8000bb8 <CDC_LOG_Task+0xd8>)
 8000b6e:	881b      	ldrh	r3, [r3, #0]
 8000b70:	4619      	mov	r1, r3
 8000b72:	4810      	ldr	r0, [pc, #64]	@ (8000bb4 <CDC_LOG_Task+0xd4>)
 8000b74:	f017 f9dc 	bl	8017f30 <CDC_Transmit_FS>
 8000b78:	4603      	mov	r3, r0
 8000b7a:	707b      	strb	r3, [r7, #1]
    if (res == USBD_OK)
 8000b7c:	787b      	ldrb	r3, [r7, #1]
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	d10c      	bne.n	8000b9c <CDC_LOG_Task+0xbc>
  __ASM volatile ("cpsid i" : : : "memory");
 8000b82:	b672      	cpsid	i
}
 8000b84:	bf00      	nop
    {
        __disable_irq();
        s_tail = t;
 8000b86:	4a09      	ldr	r2, [pc, #36]	@ (8000bac <CDC_LOG_Task+0xcc>)
 8000b88:	697b      	ldr	r3, [r7, #20]
 8000b8a:	6013      	str	r3, [r2, #0]
        s_tx_busy = 1u;
 8000b8c:	4b05      	ldr	r3, [pc, #20]	@ (8000ba4 <CDC_LOG_Task+0xc4>)
 8000b8e:	2201      	movs	r2, #1
 8000b90:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000b92:	b662      	cpsie	i
}
 8000b94:	e002      	b.n	8000b9c <CDC_LOG_Task+0xbc>
    if (s_tx_busy) return;
 8000b96:	bf00      	nop
 8000b98:	e000      	b.n	8000b9c <CDC_LOG_Task+0xbc>
    if (used == 0u) return;
 8000b9a:	bf00      	nop
    }
    else
    {
        /* BUSY/FAIL: keep queue intact, try later */
    }
}
 8000b9c:	3718      	adds	r7, #24
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	bd80      	pop	{r7, pc}
 8000ba2:	bf00      	nop
 8000ba4:	24001a08 	.word	0x24001a08
 8000ba8:	24001a00 	.word	0x24001a00
 8000bac:	24001a04 	.word	0x24001a04
 8000bb0:	24000a00 	.word	0x24000a00
 8000bb4:	24001a20 	.word	0x24001a20
 8000bb8:	24001a60 	.word	0x24001a60

08000bbc <CDC_LOG_TxCpltCallback>:

void CDC_LOG_TxCpltCallback(void)
{
 8000bbc:	b480      	push	{r7}
 8000bbe:	af00      	add	r7, sp, #0
    s_tx_busy = 0u;
 8000bc0:	4b03      	ldr	r3, [pc, #12]	@ (8000bd0 <CDC_LOG_TxCpltCallback+0x14>)
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	701a      	strb	r2, [r3, #0]
}
 8000bc6:	bf00      	nop
 8000bc8:	46bd      	mov	sp, r7
 8000bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bce:	4770      	bx	lr
 8000bd0:	24001a08 	.word	0x24001a08

08000bd4 <gkl_register_link>:

static GKL_Link *s_links[GKL_MAX_LINKS];
static uint8_t   s_links_count = 0;

static void gkl_register_link(GKL_Link *link)
{
 8000bd4:	b480      	push	{r7}
 8000bd6:	b085      	sub	sp, #20
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	6078      	str	r0, [r7, #4]
    if (link == NULL || link->huart == NULL) return;
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d034      	beq.n	8000c4c <gkl_register_link+0x78>
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	681b      	ldr	r3, [r3, #0]
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d030      	beq.n	8000c4c <gkl_register_link+0x78>

    /* Already registered? */
    for (uint8_t i = 0; i < s_links_count; i++)
 8000bea:	2300      	movs	r3, #0
 8000bec:	73fb      	strb	r3, [r7, #15]
 8000bee:	e018      	b.n	8000c22 <gkl_register_link+0x4e>
    {
        if (s_links[i] == link) return;
 8000bf0:	7bfb      	ldrb	r3, [r7, #15]
 8000bf2:	4a1b      	ldr	r2, [pc, #108]	@ (8000c60 <gkl_register_link+0x8c>)
 8000bf4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000bf8:	687a      	ldr	r2, [r7, #4]
 8000bfa:	429a      	cmp	r2, r3
 8000bfc:	d028      	beq.n	8000c50 <gkl_register_link+0x7c>
        if (s_links[i] && s_links[i]->huart == link->huart) return;
 8000bfe:	7bfb      	ldrb	r3, [r7, #15]
 8000c00:	4a17      	ldr	r2, [pc, #92]	@ (8000c60 <gkl_register_link+0x8c>)
 8000c02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d008      	beq.n	8000c1c <gkl_register_link+0x48>
 8000c0a:	7bfb      	ldrb	r3, [r7, #15]
 8000c0c:	4a14      	ldr	r2, [pc, #80]	@ (8000c60 <gkl_register_link+0x8c>)
 8000c0e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c12:	681a      	ldr	r2, [r3, #0]
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	681b      	ldr	r3, [r3, #0]
 8000c18:	429a      	cmp	r2, r3
 8000c1a:	d01b      	beq.n	8000c54 <gkl_register_link+0x80>
    for (uint8_t i = 0; i < s_links_count; i++)
 8000c1c:	7bfb      	ldrb	r3, [r7, #15]
 8000c1e:	3301      	adds	r3, #1
 8000c20:	73fb      	strb	r3, [r7, #15]
 8000c22:	4b10      	ldr	r3, [pc, #64]	@ (8000c64 <gkl_register_link+0x90>)
 8000c24:	781b      	ldrb	r3, [r3, #0]
 8000c26:	7bfa      	ldrb	r2, [r7, #15]
 8000c28:	429a      	cmp	r2, r3
 8000c2a:	d3e1      	bcc.n	8000bf0 <gkl_register_link+0x1c>
    }

    if (s_links_count < (uint8_t)GKL_MAX_LINKS)
 8000c2c:	4b0d      	ldr	r3, [pc, #52]	@ (8000c64 <gkl_register_link+0x90>)
 8000c2e:	781b      	ldrb	r3, [r3, #0]
 8000c30:	2b03      	cmp	r3, #3
 8000c32:	d810      	bhi.n	8000c56 <gkl_register_link+0x82>
    {
        s_links[s_links_count++] = link;
 8000c34:	4b0b      	ldr	r3, [pc, #44]	@ (8000c64 <gkl_register_link+0x90>)
 8000c36:	781b      	ldrb	r3, [r3, #0]
 8000c38:	1c5a      	adds	r2, r3, #1
 8000c3a:	b2d1      	uxtb	r1, r2
 8000c3c:	4a09      	ldr	r2, [pc, #36]	@ (8000c64 <gkl_register_link+0x90>)
 8000c3e:	7011      	strb	r1, [r2, #0]
 8000c40:	4619      	mov	r1, r3
 8000c42:	4a07      	ldr	r2, [pc, #28]	@ (8000c60 <gkl_register_link+0x8c>)
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8000c4a:	e004      	b.n	8000c56 <gkl_register_link+0x82>
    if (link == NULL || link->huart == NULL) return;
 8000c4c:	bf00      	nop
 8000c4e:	e002      	b.n	8000c56 <gkl_register_link+0x82>
        if (s_links[i] == link) return;
 8000c50:	bf00      	nop
 8000c52:	e000      	b.n	8000c56 <gkl_register_link+0x82>
        if (s_links[i] && s_links[i]->huart == link->huart) return;
 8000c54:	bf00      	nop
    }
}
 8000c56:	3714      	adds	r7, #20
 8000c58:	46bd      	mov	sp, r7
 8000c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c5e:	4770      	bx	lr
 8000c60:	24001a64 	.word	0x24001a64
 8000c64:	24001a74 	.word	0x24001a74

08000c68 <gkl_find_by_huart>:

static GKL_Link *gkl_find_by_huart(UART_HandleTypeDef *huart)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	b085      	sub	sp, #20
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	6078      	str	r0, [r7, #4]
    if (huart == NULL) return NULL;
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	d101      	bne.n	8000c7a <gkl_find_by_huart+0x12>
 8000c76:	2300      	movs	r3, #0
 8000c78:	e01e      	b.n	8000cb8 <gkl_find_by_huart+0x50>
    for (uint8_t i = 0; i < s_links_count; i++)
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	73fb      	strb	r3, [r7, #15]
 8000c7e:	e015      	b.n	8000cac <gkl_find_by_huart+0x44>
    {
        if (s_links[i] && s_links[i]->huart == huart)
 8000c80:	7bfb      	ldrb	r3, [r7, #15]
 8000c82:	4a10      	ldr	r2, [pc, #64]	@ (8000cc4 <gkl_find_by_huart+0x5c>)
 8000c84:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d00c      	beq.n	8000ca6 <gkl_find_by_huart+0x3e>
 8000c8c:	7bfb      	ldrb	r3, [r7, #15]
 8000c8e:	4a0d      	ldr	r2, [pc, #52]	@ (8000cc4 <gkl_find_by_huart+0x5c>)
 8000c90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c94:	681b      	ldr	r3, [r3, #0]
 8000c96:	687a      	ldr	r2, [r7, #4]
 8000c98:	429a      	cmp	r2, r3
 8000c9a:	d104      	bne.n	8000ca6 <gkl_find_by_huart+0x3e>
        {
            return s_links[i];
 8000c9c:	7bfb      	ldrb	r3, [r7, #15]
 8000c9e:	4a09      	ldr	r2, [pc, #36]	@ (8000cc4 <gkl_find_by_huart+0x5c>)
 8000ca0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ca4:	e008      	b.n	8000cb8 <gkl_find_by_huart+0x50>
    for (uint8_t i = 0; i < s_links_count; i++)
 8000ca6:	7bfb      	ldrb	r3, [r7, #15]
 8000ca8:	3301      	adds	r3, #1
 8000caa:	73fb      	strb	r3, [r7, #15]
 8000cac:	4b06      	ldr	r3, [pc, #24]	@ (8000cc8 <gkl_find_by_huart+0x60>)
 8000cae:	781b      	ldrb	r3, [r3, #0]
 8000cb0:	7bfa      	ldrb	r2, [r7, #15]
 8000cb2:	429a      	cmp	r2, r3
 8000cb4:	d3e4      	bcc.n	8000c80 <gkl_find_by_huart+0x18>
        }
    }
    return NULL;
 8000cb6:	2300      	movs	r3, #0
}
 8000cb8:	4618      	mov	r0, r3
 8000cba:	3714      	adds	r7, #20
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc2:	4770      	bx	lr
 8000cc4:	24001a64 	.word	0x24001a64
 8000cc8:	24001a74 	.word	0x24001a74

08000ccc <gkl_raw_rx_push>:
/* ===================== Internal helpers ===================== */

/* ===================== Raw RX logging helpers (IRQ-safe) ===================== */

static inline void gkl_raw_rx_push(GKL_Link *link, uint8_t b)
{
 8000ccc:	b480      	push	{r7}
 8000cce:	b085      	sub	sp, #20
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	6078      	str	r0, [r7, #4]
 8000cd4:	460b      	mov	r3, r1
 8000cd6:	70fb      	strb	r3, [r7, #3]
    /* Single-producer (IRQ) / single-consumer (main loop) ring buffer */
    uint16_t next = (uint16_t)(link->raw_rx_head + 1u);
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	f8b3 328a 	ldrh.w	r3, [r3, #650]	@ 0x28a
 8000cde:	b29b      	uxth	r3, r3
 8000ce0:	3301      	adds	r3, #1
 8000ce2:	81fb      	strh	r3, [r7, #14]
    if (next >= (uint16_t)GKL_RAW_RX_LOG_SIZE) next = 0u;
 8000ce4:	89fb      	ldrh	r3, [r7, #14]
 8000ce6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000cea:	d301      	bcc.n	8000cf0 <gkl_raw_rx_push+0x24>
 8000cec:	2300      	movs	r3, #0
 8000cee:	81fb      	strh	r3, [r7, #14]

    if (next == link->raw_rx_tail)
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	f8b3 328c 	ldrh.w	r3, [r3, #652]	@ 0x28c
 8000cf6:	b29b      	uxth	r3, r3
 8000cf8:	89fa      	ldrh	r2, [r7, #14]
 8000cfa:	429a      	cmp	r2, r3
 8000cfc:	d104      	bne.n	8000d08 <gkl_raw_rx_push+0x3c>
    {
        link->raw_rx_overflow = 1u;
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	2201      	movs	r2, #1
 8000d02:	f883 228e 	strb.w	r2, [r3, #654]	@ 0x28e
        /* Drop byte on overflow */
        return;
 8000d06:	e00d      	b.n	8000d24 <gkl_raw_rx_push+0x58>
    }

    link->raw_rx_log[link->raw_rx_head] = b;
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	f8b3 328a 	ldrh.w	r3, [r3, #650]	@ 0x28a
 8000d0e:	b29b      	uxth	r3, r3
 8000d10:	461a      	mov	r2, r3
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	4413      	add	r3, r2
 8000d16:	78fa      	ldrb	r2, [r7, #3]
 8000d18:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
    link->raw_rx_head = next;
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	89fa      	ldrh	r2, [r7, #14]
 8000d20:	f8a3 228a 	strh.w	r2, [r3, #650]	@ 0x28a
}
 8000d24:	3714      	adds	r7, #20
 8000d26:	46bd      	mov	sp, r7
 8000d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2c:	4770      	bx	lr
	...

08000d30 <dcache_clean_by_addr>:

/* Cache line size on Cortex-M7 is 32 bytes */
#define DCACHE_LINE_SIZE  (32u)

static void dcache_clean_by_addr(void *addr, uint32_t len)
{
 8000d30:	b480      	push	{r7}
 8000d32:	b08b      	sub	sp, #44	@ 0x2c
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	6078      	str	r0, [r7, #4]
 8000d38:	6039      	str	r1, [r7, #0]
#if (__DCACHE_PRESENT == 1U)
    if (addr == NULL || len == 0u) return;
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d039      	beq.n	8000db4 <dcache_clean_by_addr+0x84>
 8000d40:	683b      	ldr	r3, [r7, #0]
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	d036      	beq.n	8000db4 <dcache_clean_by_addr+0x84>
    uintptr_t start = (uintptr_t)addr;
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	627b      	str	r3, [r7, #36]	@ 0x24
    uintptr_t end   = start + len;
 8000d4a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000d4c:	683b      	ldr	r3, [r7, #0]
 8000d4e:	4413      	add	r3, r2
 8000d50:	623b      	str	r3, [r7, #32]

    uintptr_t start_aligned = start & ~(uintptr_t)(DCACHE_LINE_SIZE - 1u);
 8000d52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d54:	f023 031f 	bic.w	r3, r3, #31
 8000d58:	61fb      	str	r3, [r7, #28]
    uintptr_t end_aligned   = (end + (DCACHE_LINE_SIZE - 1u)) & ~(uintptr_t)(DCACHE_LINE_SIZE - 1u);
 8000d5a:	6a3b      	ldr	r3, [r7, #32]
 8000d5c:	331f      	adds	r3, #31
 8000d5e:	f023 031f 	bic.w	r3, r3, #31
 8000d62:	61bb      	str	r3, [r7, #24]

    SCB_CleanDCache_by_Addr((uint32_t*)start_aligned, (int32_t)(end_aligned - start_aligned));
 8000d64:	69fb      	ldr	r3, [r7, #28]
 8000d66:	69b9      	ldr	r1, [r7, #24]
 8000d68:	69fa      	ldr	r2, [r7, #28]
 8000d6a:	1a8a      	subs	r2, r1, r2
 8000d6c:	617b      	str	r3, [r7, #20]
 8000d6e:	613a      	str	r2, [r7, #16]
    if ( dsize > 0 ) { 
 8000d70:	693b      	ldr	r3, [r7, #16]
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	dd20      	ble.n	8000db8 <dcache_clean_by_addr+0x88>
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8000d76:	697b      	ldr	r3, [r7, #20]
 8000d78:	f003 021f 	and.w	r2, r3, #31
 8000d7c:	693b      	ldr	r3, [r7, #16]
 8000d7e:	4413      	add	r3, r2
 8000d80:	60fb      	str	r3, [r7, #12]
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 8000d82:	697b      	ldr	r3, [r7, #20]
 8000d84:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("dsb 0xF":::"memory");
 8000d86:	f3bf 8f4f 	dsb	sy
}
 8000d8a:	bf00      	nop
        SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8000d8c:	4a0d      	ldr	r2, [pc, #52]	@ (8000dc4 <dcache_clean_by_addr+0x94>)
 8000d8e:	68bb      	ldr	r3, [r7, #8]
 8000d90:	f8c2 3268 	str.w	r3, [r2, #616]	@ 0x268
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8000d94:	68bb      	ldr	r3, [r7, #8]
 8000d96:	3320      	adds	r3, #32
 8000d98:	60bb      	str	r3, [r7, #8]
        op_size -= __SCB_DCACHE_LINE_SIZE;
 8000d9a:	68fb      	ldr	r3, [r7, #12]
 8000d9c:	3b20      	subs	r3, #32
 8000d9e:	60fb      	str	r3, [r7, #12]
      } while ( op_size > 0 );
 8000da0:	68fb      	ldr	r3, [r7, #12]
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	dcf2      	bgt.n	8000d8c <dcache_clean_by_addr+0x5c>
  __ASM volatile ("dsb 0xF":::"memory");
 8000da6:	f3bf 8f4f 	dsb	sy
}
 8000daa:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000dac:	f3bf 8f6f 	isb	sy
}
 8000db0:	bf00      	nop
}
 8000db2:	e001      	b.n	8000db8 <dcache_clean_by_addr+0x88>
    if (addr == NULL || len == 0u) return;
 8000db4:	bf00      	nop
 8000db6:	e000      	b.n	8000dba <dcache_clean_by_addr+0x8a>
 8000db8:	bf00      	nop
#else
    (void)addr; (void)len;
#endif
}
 8000dba:	372c      	adds	r7, #44	@ 0x2c
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc2:	4770      	bx	lr
 8000dc4:	e000ed00 	.word	0xe000ed00

08000dc8 <gkl_checksum_xor>:

static uint8_t gkl_checksum_xor(const uint8_t *frame, uint8_t len)
{
 8000dc8:	b480      	push	{r7}
 8000dca:	b085      	sub	sp, #20
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	6078      	str	r0, [r7, #4]
 8000dd0:	460b      	mov	r3, r1
 8000dd2:	70fb      	strb	r3, [r7, #3]
    /* XOR from 2nd byte (index 1) to (n-1) byte (index len-2) */
    if (frame == NULL || len < 5u) return 0u;
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d002      	beq.n	8000de0 <gkl_checksum_xor+0x18>
 8000dda:	78fb      	ldrb	r3, [r7, #3]
 8000ddc:	2b04      	cmp	r3, #4
 8000dde:	d801      	bhi.n	8000de4 <gkl_checksum_xor+0x1c>
 8000de0:	2300      	movs	r3, #0
 8000de2:	e015      	b.n	8000e10 <gkl_checksum_xor+0x48>
    uint8_t x = 0u;
 8000de4:	2300      	movs	r3, #0
 8000de6:	73fb      	strb	r3, [r7, #15]
    for (uint8_t i = 1u; i < (uint8_t)(len - 1u); i++)
 8000de8:	2301      	movs	r3, #1
 8000dea:	73bb      	strb	r3, [r7, #14]
 8000dec:	e009      	b.n	8000e02 <gkl_checksum_xor+0x3a>
    {
        x ^= frame[i];
 8000dee:	7bbb      	ldrb	r3, [r7, #14]
 8000df0:	687a      	ldr	r2, [r7, #4]
 8000df2:	4413      	add	r3, r2
 8000df4:	781a      	ldrb	r2, [r3, #0]
 8000df6:	7bfb      	ldrb	r3, [r7, #15]
 8000df8:	4053      	eors	r3, r2
 8000dfa:	73fb      	strb	r3, [r7, #15]
    for (uint8_t i = 1u; i < (uint8_t)(len - 1u); i++)
 8000dfc:	7bbb      	ldrb	r3, [r7, #14]
 8000dfe:	3301      	adds	r3, #1
 8000e00:	73bb      	strb	r3, [r7, #14]
 8000e02:	78fb      	ldrb	r3, [r7, #3]
 8000e04:	3b01      	subs	r3, #1
 8000e06:	b2db      	uxtb	r3, r3
 8000e08:	7bba      	ldrb	r2, [r7, #14]
 8000e0a:	429a      	cmp	r2, r3
 8000e0c:	d3ef      	bcc.n	8000dee <gkl_checksum_xor+0x26>
    }
    return x;
 8000e0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e10:	4618      	mov	r0, r3
 8000e12:	3714      	adds	r7, #20
 8000e14:	46bd      	mov	sp, r7
 8000e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1a:	4770      	bx	lr

08000e1c <gkl_resp_data_len_for_cmd>:

static uint8_t gkl_resp_data_len_for_cmd(char resp_cmd)
{
 8000e1c:	b480      	push	{r7}
 8000e1e:	b083      	sub	sp, #12
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	4603      	mov	r3, r0
 8000e24:	71fb      	strb	r3, [r7, #7]
    /* Data length in Application Layer (not counting STX/addr/cmd/checksum) */
    switch (resp_cmd)
 8000e26:	79fb      	ldrb	r3, [r7, #7]
 8000e28:	3b43      	subs	r3, #67	@ 0x43
 8000e2a:	2b17      	cmp	r3, #23
 8000e2c:	d840      	bhi.n	8000eb0 <gkl_resp_data_len_for_cmd+0x94>
 8000e2e:	a201      	add	r2, pc, #4	@ (adr r2, 8000e34 <gkl_resp_data_len_for_cmd+0x18>)
 8000e30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e34:	08000ea5 	.word	0x08000ea5
 8000e38:	08000ead 	.word	0x08000ead
 8000e3c:	08000eb1 	.word	0x08000eb1
 8000e40:	08000eb1 	.word	0x08000eb1
 8000e44:	08000eb1 	.word	0x08000eb1
 8000e48:	08000eb1 	.word	0x08000eb1
 8000e4c:	08000eb1 	.word	0x08000eb1
 8000e50:	08000eb1 	.word	0x08000eb1
 8000e54:	08000eb1 	.word	0x08000eb1
 8000e58:	08000e99 	.word	0x08000e99
 8000e5c:	08000eb1 	.word	0x08000eb1
 8000e60:	08000eb1 	.word	0x08000eb1
 8000e64:	08000eb1 	.word	0x08000eb1
 8000e68:	08000eb1 	.word	0x08000eb1
 8000e6c:	08000eb1 	.word	0x08000eb1
 8000e70:	08000e9d 	.word	0x08000e9d
 8000e74:	08000e95 	.word	0x08000e95
 8000e78:	08000ea1 	.word	0x08000ea1
 8000e7c:	08000eb1 	.word	0x08000eb1
 8000e80:	08000eb1 	.word	0x08000eb1
 8000e84:	08000eb1 	.word	0x08000eb1
 8000e88:	08000eb1 	.word	0x08000eb1
 8000e8c:	08000eb1 	.word	0x08000eb1
 8000e90:	08000ea9 	.word	0x08000ea9
    {
        case 'S': return 2u;  /* Status response: 2 data bytes (e.g., "10" in "S10S") */
 8000e94:	2302      	movs	r3, #2
 8000e96:	e00c      	b.n	8000eb2 <gkl_resp_data_len_for_cmd+0x96>
        case 'L': return 10u;
 8000e98:	230a      	movs	r3, #10
 8000e9a:	e00a      	b.n	8000eb2 <gkl_resp_data_len_for_cmd+0x96>
        case 'R': return 10u;
 8000e9c:	230a      	movs	r3, #10
 8000e9e:	e008      	b.n	8000eb2 <gkl_resp_data_len_for_cmd+0x96>
        case 'T': return 22u;
 8000ea0:	2316      	movs	r3, #22
 8000ea2:	e006      	b.n	8000eb2 <gkl_resp_data_len_for_cmd+0x96>
        case 'C': return 11u;
 8000ea4:	230b      	movs	r3, #11
 8000ea6:	e004      	b.n	8000eb2 <gkl_resp_data_len_for_cmd+0x96>
        case 'Z': return 6u;
 8000ea8:	2306      	movs	r3, #6
 8000eaa:	e002      	b.n	8000eb2 <gkl_resp_data_len_for_cmd+0x96>
        case 'D': return 2u;
 8000eac:	2302      	movs	r3, #2
 8000eae:	e000      	b.n	8000eb2 <gkl_resp_data_len_for_cmd+0x96>
        default:  return 0xFFu; /* unknown/variable */
 8000eb0:	23ff      	movs	r3, #255	@ 0xff
    }
}
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	370c      	adds	r7, #12
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ebc:	4770      	bx	lr
 8000ebe:	bf00      	nop

08000ec0 <gkl_rx_reset>:

static void gkl_rx_reset(GKL_Link *link)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b082      	sub	sp, #8
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	6078      	str	r0, [r7, #4]
    if (link == NULL) return;
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d013      	beq.n	8000ef6 <gkl_rx_reset+0x36>
    link->rx_len = 0u;
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
    link->rx_expected_len = 0u;
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	2200      	movs	r2, #0
 8000eda:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
    link->last_rx_byte_ms = 0u;
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* CRITICAL FIX: Clear RX buffer to prevent old data interference */
    memset(link->rx_buf, 0, sizeof(link->rx_buf));
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	333d      	adds	r3, #61	@ 0x3d
 8000eea:	221b      	movs	r2, #27
 8000eec:	2100      	movs	r1, #0
 8000eee:	4618      	mov	r0, r3
 8000ef0:	f017 fd06 	bl	8018900 <memset>
 8000ef4:	e000      	b.n	8000ef8 <gkl_rx_reset+0x38>
    if (link == NULL) return;
 8000ef6:	bf00      	nop
}
 8000ef8:	3708      	adds	r7, #8
 8000efa:	46bd      	mov	sp, r7
 8000efc:	bd80      	pop	{r7, pc}

08000efe <gkl_fail>:

static void gkl_fail(GKL_Link *link, GKL_Result err)
{
 8000efe:	b580      	push	{r7, lr}
 8000f00:	b082      	sub	sp, #8
 8000f02:	af00      	add	r7, sp, #0
 8000f04:	6078      	str	r0, [r7, #4]
 8000f06:	460b      	mov	r3, r1
 8000f08:	70fb      	strb	r3, [r7, #3]
    if (link == NULL) return;
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d015      	beq.n	8000f3c <gkl_fail+0x3e>
    link->last_error = err;
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	78fa      	ldrb	r2, [r7, #3]
 8000f14:	715a      	strb	r2, [r3, #5]
    if (link->consecutive_fail < 255u) link->consecutive_fail++;
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	799b      	ldrb	r3, [r3, #6]
 8000f1a:	b2db      	uxtb	r3, r3
 8000f1c:	2bff      	cmp	r3, #255	@ 0xff
 8000f1e:	d006      	beq.n	8000f2e <gkl_fail+0x30>
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	799b      	ldrb	r3, [r3, #6]
 8000f24:	b2db      	uxtb	r3, r3
 8000f26:	3301      	adds	r3, #1
 8000f28:	b2da      	uxtb	r2, r3
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	719a      	strb	r2, [r3, #6]
    link->state = GKL_STATE_ERROR;
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	2204      	movs	r2, #4
 8000f32:	711a      	strb	r2, [r3, #4]
    gkl_rx_reset(link);
 8000f34:	6878      	ldr	r0, [r7, #4]
 8000f36:	f7ff ffc3 	bl	8000ec0 <gkl_rx_reset>
 8000f3a:	e000      	b.n	8000f3e <gkl_fail+0x40>
    if (link == NULL) return;
 8000f3c:	bf00      	nop
}
 8000f3e:	3708      	adds	r7, #8
 8000f40:	46bd      	mov	sp, r7
 8000f42:	bd80      	pop	{r7, pc}

08000f44 <gkl_success>:

static void gkl_success(GKL_Link *link)
{
 8000f44:	b480      	push	{r7}
 8000f46:	b083      	sub	sp, #12
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
    if (link == NULL) return;
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d006      	beq.n	8000f60 <gkl_success+0x1c>
    link->last_error = GKL_OK;
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	2200      	movs	r2, #0
 8000f56:	715a      	strb	r2, [r3, #5]
    link->consecutive_fail = 0u;
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	719a      	strb	r2, [r3, #6]
 8000f5e:	e000      	b.n	8000f62 <gkl_success+0x1e>
    if (link == NULL) return;
 8000f60:	bf00      	nop
}
 8000f62:	370c      	adds	r7, #12
 8000f64:	46bd      	mov	sp, r7
 8000f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6a:	4770      	bx	lr

08000f6c <gkl_try_finalize_frame_if_complete>:

static void gkl_try_finalize_frame_if_complete(GKL_Link *link)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b084      	sub	sp, #16
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	6078      	str	r0, [r7, #4]
    if (link == NULL) return;
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	f000 8086 	beq.w	8001088 <gkl_try_finalize_frame_if_complete+0x11c>

    /* If expected length unknown -> can't finalize here */
    if (link->rx_expected_len == 0u) return;
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	f000 8082 	beq.w	800108c <gkl_try_finalize_frame_if_complete+0x120>
    if (link->rx_len < link->rx_expected_len) return;
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8000f8e:	b2da      	uxtb	r2, r3
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8000f96:	429a      	cmp	r2, r3
 8000f98:	d37a      	bcc.n	8001090 <gkl_try_finalize_frame_if_complete+0x124>

    uint8_t len = link->rx_expected_len;
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8000fa0:	73fb      	strb	r3, [r7, #15]

    if (link->rx_buf[0] != GKL_STX)
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8000fa8:	2b02      	cmp	r3, #2
 8000faa:	d004      	beq.n	8000fb6 <gkl_try_finalize_frame_if_complete+0x4a>
    {
        gkl_fail(link, GKL_ERR_FORMAT);
 8000fac:	2105      	movs	r1, #5
 8000fae:	6878      	ldr	r0, [r7, #4]
 8000fb0:	f7ff ffa5 	bl	8000efe <gkl_fail>
        return;
 8000fb4:	e06d      	b.n	8001092 <gkl_try_finalize_frame_if_complete+0x126>
    }

    /* Validate checksum */
    uint8_t calc = gkl_checksum_xor(link->rx_buf, len);
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	333d      	adds	r3, #61	@ 0x3d
 8000fba:	7bfa      	ldrb	r2, [r7, #15]
 8000fbc:	4611      	mov	r1, r2
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	f7ff ff02 	bl	8000dc8 <gkl_checksum_xor>
 8000fc4:	4603      	mov	r3, r0
 8000fc6:	73bb      	strb	r3, [r7, #14]
    uint8_t recv = link->rx_buf[len - 1u];
 8000fc8:	7bfb      	ldrb	r3, [r7, #15]
 8000fca:	3b01      	subs	r3, #1
 8000fcc:	687a      	ldr	r2, [r7, #4]
 8000fce:	4413      	add	r3, r2
 8000fd0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8000fd4:	737b      	strb	r3, [r7, #13]
    if (calc != recv)
 8000fd6:	7bba      	ldrb	r2, [r7, #14]
 8000fd8:	7b7b      	ldrb	r3, [r7, #13]
 8000fda:	429a      	cmp	r2, r3
 8000fdc:	d004      	beq.n	8000fe8 <gkl_try_finalize_frame_if_complete+0x7c>
    {
        gkl_fail(link, GKL_ERR_CRC);
 8000fde:	2104      	movs	r1, #4
 8000fe0:	6878      	ldr	r0, [r7, #4]
 8000fe2:	f7ff ff8c 	bl	8000efe <gkl_fail>
        return;
 8000fe6:	e054      	b.n	8001092 <gkl_try_finalize_frame_if_complete+0x126>
    }

    /* Validate response command (if set) */
    if (link->expected_resp_cmd != 0 && (char)link->rx_buf[3] != link->expected_resp_cmd)
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8000fee:	b2db      	uxtb	r3, r3
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d00d      	beq.n	8001010 <gkl_try_finalize_frame_if_complete+0xa4>
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8001000:	b2db      	uxtb	r3, r3
 8001002:	429a      	cmp	r2, r3
 8001004:	d004      	beq.n	8001010 <gkl_try_finalize_frame_if_complete+0xa4>
    {
        gkl_fail(link, GKL_ERR_FORMAT);
 8001006:	2105      	movs	r1, #5
 8001008:	6878      	ldr	r0, [r7, #4]
 800100a:	f7ff ff78 	bl	8000efe <gkl_fail>
        return;
 800100e:	e040      	b.n	8001092 <gkl_try_finalize_frame_if_complete+0x126>
    }

    /* Fill response */
    link->last_resp.ctrl = link->rx_buf[1];
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	f893 203e 	ldrb.w	r2, [r3, #62]	@ 0x3e
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	f883 2065 	strb.w	r2, [r3, #101]	@ 0x65
    link->last_resp.slave = link->rx_buf[2];
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	f893 203f 	ldrb.w	r2, [r3, #63]	@ 0x3f
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	f883 2066 	strb.w	r2, [r3, #102]	@ 0x66
    link->last_resp.cmd = (char)link->rx_buf[3];
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	f883 2067 	strb.w	r2, [r3, #103]	@ 0x67
    link->last_resp.checksum = recv;
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	7b7a      	ldrb	r2, [r7, #13]
 8001038:	f883 207f 	strb.w	r2, [r3, #127]	@ 0x7f

    uint8_t data_len = (uint8_t)(len - (1u + 2u + 1u + 1u));
 800103c:	7bfb      	ldrb	r3, [r7, #15]
 800103e:	3b05      	subs	r3, #5
 8001040:	733b      	strb	r3, [r7, #12]
    link->last_resp.data_len = data_len;
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	7b3a      	ldrb	r2, [r7, #12]
 8001046:	f883 207e 	strb.w	r2, [r3, #126]	@ 0x7e
    if (data_len > 0u)
 800104a:	7b3b      	ldrb	r3, [r7, #12]
 800104c:	2b00      	cmp	r3, #0
 800104e:	d008      	beq.n	8001062 <gkl_try_finalize_frame_if_complete+0xf6>
    {
        memcpy(link->last_resp.data, &link->rx_buf[4], data_len);
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	f103 0068 	add.w	r0, r3, #104	@ 0x68
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	3341      	adds	r3, #65	@ 0x41
 800105a:	7b3a      	ldrb	r2, [r7, #12]
 800105c:	4619      	mov	r1, r3
 800105e:	f017 fc97 	bl	8018990 <memcpy>
    }

    link->resp_ready = 1u;
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	2201      	movs	r2, #1
 8001066:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
    link->state = GKL_STATE_GOT_RESP;
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	2203      	movs	r2, #3
 800106e:	711a      	strb	r2, [r3, #4]

    link->rx_total_frames++;
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001074:	1c5a      	adds	r2, r3, #1
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	661a      	str	r2, [r3, #96]	@ 0x60

    gkl_success(link);
 800107a:	6878      	ldr	r0, [r7, #4]
 800107c:	f7ff ff62 	bl	8000f44 <gkl_success>
    gkl_rx_reset(link);
 8001080:	6878      	ldr	r0, [r7, #4]
 8001082:	f7ff ff1d 	bl	8000ec0 <gkl_rx_reset>
 8001086:	e004      	b.n	8001092 <gkl_try_finalize_frame_if_complete+0x126>
    if (link == NULL) return;
 8001088:	bf00      	nop
 800108a:	e002      	b.n	8001092 <gkl_try_finalize_frame_if_complete+0x126>
    if (link->rx_expected_len == 0u) return;
 800108c:	bf00      	nop
 800108e:	e000      	b.n	8001092 <gkl_try_finalize_frame_if_complete+0x126>
    if (link->rx_len < link->rx_expected_len) return;
 8001090:	bf00      	nop
}
 8001092:	3710      	adds	r7, #16
 8001094:	46bd      	mov	sp, r7
 8001096:	bd80      	pop	{r7, pc}

08001098 <GKL_Init>:

/* ===================== Public API ===================== */

void GKL_Init(GKL_Link *link, UART_HandleTypeDef *huart)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b082      	sub	sp, #8
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
 80010a0:	6039      	str	r1, [r7, #0]
    if (link == NULL) return;
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d04e      	beq.n	8001146 <GKL_Init+0xae>

    memset(link, 0, sizeof(*link));
 80010a8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80010ac:	2100      	movs	r1, #0
 80010ae:	6878      	ldr	r0, [r7, #4]
 80010b0:	f017 fc26 	bl	8018900 <memset>
    link->huart = huart;
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	683a      	ldr	r2, [r7, #0]
 80010b8:	601a      	str	r2, [r3, #0]
    link->state = GKL_STATE_IDLE;
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	2200      	movs	r2, #0
 80010be:	711a      	strb	r2, [r3, #4]
    link->last_error = GKL_OK;
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	2200      	movs	r2, #0
 80010c4:	715a      	strb	r2, [r3, #5]
    link->consecutive_fail = 0u;
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	2200      	movs	r2, #0
 80010ca:	719a      	strb	r2, [r3, #6]
    link->resp_ready = 0u;
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	2200      	movs	r2, #0
 80010d0:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
    link->expected_resp_cmd = 0;
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	2200      	movs	r2, #0
 80010d8:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    /* Raw RX log ring init */
    link->raw_rx_head = 0u;
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	2200      	movs	r2, #0
 80010e0:	f8a3 228a 	strh.w	r2, [r3, #650]	@ 0x28a
    link->raw_rx_tail = 0u;
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	2200      	movs	r2, #0
 80010e8:	f8a3 228c 	strh.w	r2, [r3, #652]	@ 0x28c
    link->raw_rx_overflow = 0u;
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	2200      	movs	r2, #0
 80010f0:	f883 228e 	strb.w	r2, [r3, #654]	@ 0x28e

    /* UART error diagnostics */
    link->last_uart_error = 0u;
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	2200      	movs	r2, #0
 80010f8:	f8c3 2290 	str.w	r2, [r3, #656]	@ 0x290
    link->uart_error_pending = 0u;
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	2200      	movs	r2, #0
 8001100:	f883 2294 	strb.w	r2, [r3, #660]	@ 0x294

    /* RX diagnostics */
    link->rx_seen_since_tx = 0u;
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	2200      	movs	r2, #0
 8001108:	f883 205a 	strb.w	r2, [r3, #90]	@ 0x5a
    link->last_rx_byte = 0u;
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	2200      	movs	r2, #0
 8001110:	f883 205b 	strb.w	r2, [r3, #91]	@ 0x5b
    link->rx_total_bytes = 0u;
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	2200      	movs	r2, #0
 8001118:	65da      	str	r2, [r3, #92]	@ 0x5c
    link->rx_total_frames = 0u;
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	2200      	movs	r2, #0
 800111e:	661a      	str	r2, [r3, #96]	@ 0x60

    gkl_rx_reset(link);
 8001120:	6878      	ldr	r0, [r7, #4]
 8001122:	f7ff fecd 	bl	8000ec0 <gkl_rx_reset>

    gkl_register_link(link);
 8001126:	6878      	ldr	r0, [r7, #4]
 8001128:	f7ff fd54 	bl	8000bd4 <gkl_register_link>

    if (link->huart != NULL)
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	2b00      	cmp	r3, #0
 8001132:	d009      	beq.n	8001148 <GKL_Init+0xb0>
    {
        /* Start 1-byte RX interrupt stream (non-blocking, no DMA ring) */
        (void)HAL_UART_Receive_IT(link->huart, (uint8_t*)&link->rx_byte, 1u);
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	6818      	ldr	r0, [r3, #0]
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	333c      	adds	r3, #60	@ 0x3c
 800113c:	2201      	movs	r2, #1
 800113e:	4619      	mov	r1, r3
 8001140:	f010 fe2c 	bl	8011d9c <HAL_UART_Receive_IT>
 8001144:	e000      	b.n	8001148 <GKL_Init+0xb0>
    if (link == NULL) return;
 8001146:	bf00      	nop
    }
}
 8001148:	3708      	adds	r7, #8
 800114a:	46bd      	mov	sp, r7
 800114c:	bd80      	pop	{r7, pc}

0800114e <GKL_BuildFrame>:
                          char cmd,
                          const uint8_t *data,
                          uint8_t data_len,
                          uint8_t *out_bytes,
                          uint8_t *out_len)
{
 800114e:	b590      	push	{r4, r7, lr}
 8001150:	b085      	sub	sp, #20
 8001152:	af00      	add	r7, sp, #0
 8001154:	603b      	str	r3, [r7, #0]
 8001156:	4603      	mov	r3, r0
 8001158:	71fb      	strb	r3, [r7, #7]
 800115a:	460b      	mov	r3, r1
 800115c:	71bb      	strb	r3, [r7, #6]
 800115e:	4613      	mov	r3, r2
 8001160:	717b      	strb	r3, [r7, #5]
    if (out_bytes == NULL || out_len == NULL) return GKL_ERR_PARAM;
 8001162:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001164:	2b00      	cmp	r3, #0
 8001166:	d002      	beq.n	800116e <GKL_BuildFrame+0x20>
 8001168:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800116a:	2b00      	cmp	r3, #0
 800116c:	d101      	bne.n	8001172 <GKL_BuildFrame+0x24>
 800116e:	2302      	movs	r3, #2
 8001170:	e055      	b.n	800121e <GKL_BuildFrame+0xd0>
    if (data_len > GKL_MAX_DATA_LEN) return GKL_ERR_PARAM;
 8001172:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001176:	2b16      	cmp	r3, #22
 8001178:	d901      	bls.n	800117e <GKL_BuildFrame+0x30>
 800117a:	2302      	movs	r3, #2
 800117c:	e04f      	b.n	800121e <GKL_BuildFrame+0xd0>

    uint8_t idx = 0u;
 800117e:	2300      	movs	r3, #0
 8001180:	73fb      	strb	r3, [r7, #15]
    out_bytes[idx++] = GKL_STX;
 8001182:	7bfb      	ldrb	r3, [r7, #15]
 8001184:	1c5a      	adds	r2, r3, #1
 8001186:	73fa      	strb	r2, [r7, #15]
 8001188:	461a      	mov	r2, r3
 800118a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800118c:	4413      	add	r3, r2
 800118e:	2202      	movs	r2, #2
 8001190:	701a      	strb	r2, [r3, #0]
    out_bytes[idx++] = ctrl;
 8001192:	7bfb      	ldrb	r3, [r7, #15]
 8001194:	1c5a      	adds	r2, r3, #1
 8001196:	73fa      	strb	r2, [r7, #15]
 8001198:	461a      	mov	r2, r3
 800119a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800119c:	4413      	add	r3, r2
 800119e:	79fa      	ldrb	r2, [r7, #7]
 80011a0:	701a      	strb	r2, [r3, #0]
    out_bytes[idx++] = slave;
 80011a2:	7bfb      	ldrb	r3, [r7, #15]
 80011a4:	1c5a      	adds	r2, r3, #1
 80011a6:	73fa      	strb	r2, [r7, #15]
 80011a8:	461a      	mov	r2, r3
 80011aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011ac:	4413      	add	r3, r2
 80011ae:	79ba      	ldrb	r2, [r7, #6]
 80011b0:	701a      	strb	r2, [r3, #0]
    out_bytes[idx++] = (uint8_t)cmd;
 80011b2:	7bfb      	ldrb	r3, [r7, #15]
 80011b4:	1c5a      	adds	r2, r3, #1
 80011b6:	73fa      	strb	r2, [r7, #15]
 80011b8:	461a      	mov	r2, r3
 80011ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011bc:	4413      	add	r3, r2
 80011be:	797a      	ldrb	r2, [r7, #5]
 80011c0:	701a      	strb	r2, [r3, #0]

    if (data_len > 0u)
 80011c2:	f897 3020 	ldrb.w	r3, [r7, #32]
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d012      	beq.n	80011f0 <GKL_BuildFrame+0xa2>
    {
        if (data == NULL) return GKL_ERR_PARAM;
 80011ca:	683b      	ldr	r3, [r7, #0]
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d101      	bne.n	80011d4 <GKL_BuildFrame+0x86>
 80011d0:	2302      	movs	r3, #2
 80011d2:	e024      	b.n	800121e <GKL_BuildFrame+0xd0>
        memcpy(&out_bytes[idx], data, data_len);
 80011d4:	7bfb      	ldrb	r3, [r7, #15]
 80011d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80011d8:	4413      	add	r3, r2
 80011da:	f897 2020 	ldrb.w	r2, [r7, #32]
 80011de:	6839      	ldr	r1, [r7, #0]
 80011e0:	4618      	mov	r0, r3
 80011e2:	f017 fbd5 	bl	8018990 <memcpy>
        idx = (uint8_t)(idx + data_len);
 80011e6:	7bfa      	ldrb	r2, [r7, #15]
 80011e8:	f897 3020 	ldrb.w	r3, [r7, #32]
 80011ec:	4413      	add	r3, r2
 80011ee:	73fb      	strb	r3, [r7, #15]
    }

    /* checksum placeholder */
    out_bytes[idx++] = 0u;
 80011f0:	7bfb      	ldrb	r3, [r7, #15]
 80011f2:	1c5a      	adds	r2, r3, #1
 80011f4:	73fa      	strb	r2, [r7, #15]
 80011f6:	461a      	mov	r2, r3
 80011f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011fa:	4413      	add	r3, r2
 80011fc:	2200      	movs	r2, #0
 80011fe:	701a      	strb	r2, [r3, #0]
    out_bytes[idx - 1u] = gkl_checksum_xor(out_bytes, idx);
 8001200:	7bfb      	ldrb	r3, [r7, #15]
 8001202:	3b01      	subs	r3, #1
 8001204:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001206:	18d4      	adds	r4, r2, r3
 8001208:	7bfb      	ldrb	r3, [r7, #15]
 800120a:	4619      	mov	r1, r3
 800120c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800120e:	f7ff fddb 	bl	8000dc8 <gkl_checksum_xor>
 8001212:	4603      	mov	r3, r0
 8001214:	7023      	strb	r3, [r4, #0]

    *out_len = idx;
 8001216:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001218:	7bfa      	ldrb	r2, [r7, #15]
 800121a:	701a      	strb	r2, [r3, #0]
    return GKL_OK;
 800121c:	2300      	movs	r3, #0
}
 800121e:	4618      	mov	r0, r3
 8001220:	3714      	adds	r7, #20
 8001222:	46bd      	mov	sp, r7
 8001224:	bd90      	pop	{r4, r7, pc}

08001226 <GKL_Send>:
                    uint8_t slave,
                    char cmd,
                    const uint8_t *data,
                    uint8_t data_len,
                    char expected_resp_cmd)
{
 8001226:	b590      	push	{r4, r7, lr}
 8001228:	b089      	sub	sp, #36	@ 0x24
 800122a:	af04      	add	r7, sp, #16
 800122c:	6078      	str	r0, [r7, #4]
 800122e:	4608      	mov	r0, r1
 8001230:	4611      	mov	r1, r2
 8001232:	461a      	mov	r2, r3
 8001234:	4603      	mov	r3, r0
 8001236:	70fb      	strb	r3, [r7, #3]
 8001238:	460b      	mov	r3, r1
 800123a:	70bb      	strb	r3, [r7, #2]
 800123c:	4613      	mov	r3, r2
 800123e:	707b      	strb	r3, [r7, #1]
    if (link == NULL || link->huart == NULL) return GKL_ERR_PARAM;
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	2b00      	cmp	r3, #0
 8001244:	d003      	beq.n	800124e <GKL_Send+0x28>
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	2b00      	cmp	r3, #0
 800124c:	d101      	bne.n	8001252 <GKL_Send+0x2c>
 800124e:	2302      	movs	r3, #2
 8001250:	e094      	b.n	800137c <GKL_Send+0x156>
    if (data_len > GKL_MAX_DATA_LEN) return GKL_ERR_PARAM;
 8001252:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001256:	2b16      	cmp	r3, #22
 8001258:	d901      	bls.n	800125e <GKL_Send+0x38>
 800125a:	2302      	movs	r3, #2
 800125c:	e08e      	b.n	800137c <GKL_Send+0x156>

    /* Only one in-flight request per link */
    if (link->state != GKL_STATE_IDLE && link->state != GKL_STATE_GOT_RESP && link->state != GKL_STATE_ERROR)
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	791b      	ldrb	r3, [r3, #4]
 8001262:	b2db      	uxtb	r3, r3
 8001264:	2b00      	cmp	r3, #0
 8001266:	d00b      	beq.n	8001280 <GKL_Send+0x5a>
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	791b      	ldrb	r3, [r3, #4]
 800126c:	b2db      	uxtb	r3, r3
 800126e:	2b03      	cmp	r3, #3
 8001270:	d006      	beq.n	8001280 <GKL_Send+0x5a>
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	791b      	ldrb	r3, [r3, #4]
 8001276:	b2db      	uxtb	r3, r3
 8001278:	2b04      	cmp	r3, #4
 800127a:	d001      	beq.n	8001280 <GKL_Send+0x5a>
    {
        return GKL_ERR_BUSY;
 800127c:	2301      	movs	r3, #1
 800127e:	e07d      	b.n	800137c <GKL_Send+0x156>
    }

    /* Clear previous response */
    link->resp_ready = 0u;
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	2200      	movs	r2, #0
 8001284:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
    memset(&link->last_resp, 0, sizeof(link->last_resp));
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	3365      	adds	r3, #101	@ 0x65
 800128c:	221b      	movs	r2, #27
 800128e:	2100      	movs	r1, #0
 8001290:	4618      	mov	r0, r3
 8001292:	f017 fb35 	bl	8018900 <memset>

    /* Reset RX buffer/timestamps for this exchange (IMPORTANT: do it BEFORE setting rx_expected_len) */
    gkl_rx_reset(link);
 8001296:	6878      	ldr	r0, [r7, #4]
 8001298:	f7ff fe12 	bl	8000ec0 <gkl_rx_reset>

    /* Reset RX diagnostics for this exchange */
    link->rx_seen_since_tx = 0u;
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	2200      	movs	r2, #0
 80012a0:	f883 205a 	strb.w	r2, [r3, #90]	@ 0x5a
    link->last_rx_byte = 0u;
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	2200      	movs	r2, #0
 80012a8:	f883 205b 	strb.w	r2, [r3, #91]	@ 0x5b
    link->last_uart_error = 0u;
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	2200      	movs	r2, #0
 80012b0:	f8c3 2290 	str.w	r2, [r3, #656]	@ 0x290

    /* Store expected response command and pre-calc expected response length if known */
    link->expected_resp_cmd = expected_resp_cmd;
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 80012ba:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    uint8_t resp_data_len = gkl_resp_data_len_for_cmd(expected_resp_cmd);
 80012be:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80012c2:	4618      	mov	r0, r3
 80012c4:	f7ff fdaa 	bl	8000e1c <gkl_resp_data_len_for_cmd>
 80012c8:	4603      	mov	r3, r0
 80012ca:	73fb      	strb	r3, [r7, #15]
    if (resp_data_len != 0xFFu)
 80012cc:	7bfb      	ldrb	r3, [r7, #15]
 80012ce:	2bff      	cmp	r3, #255	@ 0xff
 80012d0:	d006      	beq.n	80012e0 <GKL_Send+0xba>
    {
        link->rx_expected_len = (uint8_t)(1u + 2u + 1u + resp_data_len + 1u);
 80012d2:	7bfb      	ldrb	r3, [r7, #15]
 80012d4:	3305      	adds	r3, #5
 80012d6:	b2da      	uxtb	r2, r3
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 80012de:	e003      	b.n	80012e8 <GKL_Send+0xc2>
    }
    else
    {
        link->rx_expected_len = 0u;
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	2200      	movs	r2, #0
 80012e4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
    }

    /* Build TX frame */
    uint8_t out_len = 0u;
 80012e8:	2300      	movs	r3, #0
 80012ea:	737b      	strb	r3, [r7, #13]
    GKL_Result br = GKL_BuildFrame(ctrl, slave, cmd, data, data_len, link->tx_buf, &out_len);
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	3320      	adds	r3, #32
 80012f0:	787c      	ldrb	r4, [r7, #1]
 80012f2:	78b9      	ldrb	r1, [r7, #2]
 80012f4:	78f8      	ldrb	r0, [r7, #3]
 80012f6:	f107 020d 	add.w	r2, r7, #13
 80012fa:	9202      	str	r2, [sp, #8]
 80012fc:	9301      	str	r3, [sp, #4]
 80012fe:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001302:	9300      	str	r3, [sp, #0]
 8001304:	6a3b      	ldr	r3, [r7, #32]
 8001306:	4622      	mov	r2, r4
 8001308:	f7ff ff21 	bl	800114e <GKL_BuildFrame>
 800130c:	4603      	mov	r3, r0
 800130e:	73bb      	strb	r3, [r7, #14]
    if (br != GKL_OK) return br;
 8001310:	7bbb      	ldrb	r3, [r7, #14]
 8001312:	2b00      	cmp	r3, #0
 8001314:	d001      	beq.n	800131a <GKL_Send+0xf4>
 8001316:	7bbb      	ldrb	r3, [r7, #14]
 8001318:	e030      	b.n	800137c <GKL_Send+0x156>
    link->tx_len = out_len;
 800131a:	7b7a      	ldrb	r2, [r7, #13]
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	f883 203b 	strb.w	r2, [r3, #59]	@ 0x3b

    /* Clean DCache before DMA reads tx_buf */
    dcache_clean_by_addr(link->tx_buf, link->tx_len);
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	f103 0220 	add.w	r2, r3, #32
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 800132e:	4619      	mov	r1, r3
 8001330:	4610      	mov	r0, r2
 8001332:	f7ff fcfd 	bl	8000d30 <dcache_clean_by_addr>

    if (HAL_UART_Transmit_DMA(link->huart, (uint8_t*)link->tx_buf, link->tx_len) != HAL_OK)
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	6818      	ldr	r0, [r3, #0]
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	f103 0120 	add.w	r1, r3, #32
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 8001346:	461a      	mov	r2, r3
 8001348:	f010 fd74 	bl	8011e34 <HAL_UART_Transmit_DMA>
 800134c:	4603      	mov	r3, r0
 800134e:	2b00      	cmp	r3, #0
 8001350:	d010      	beq.n	8001374 <GKL_Send+0x14e>
    {
        link->last_error = GKL_ERR_UART;
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	2206      	movs	r2, #6
 8001356:	715a      	strb	r2, [r3, #5]
        if (link->consecutive_fail < 255u) link->consecutive_fail++;
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	799b      	ldrb	r3, [r3, #6]
 800135c:	b2db      	uxtb	r3, r3
 800135e:	2bff      	cmp	r3, #255	@ 0xff
 8001360:	d006      	beq.n	8001370 <GKL_Send+0x14a>
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	799b      	ldrb	r3, [r3, #6]
 8001366:	b2db      	uxtb	r3, r3
 8001368:	3301      	adds	r3, #1
 800136a:	b2da      	uxtb	r2, r3
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	719a      	strb	r2, [r3, #6]
        return GKL_ERR_UART;
 8001370:	2306      	movs	r3, #6
 8001372:	e003      	b.n	800137c <GKL_Send+0x156>
    }

    link->state = GKL_STATE_TX_DMA;
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	2201      	movs	r2, #1
 8001378:	711a      	strb	r2, [r3, #4]
    return GKL_OK;
 800137a:	2300      	movs	r3, #0
}
 800137c:	4618      	mov	r0, r3
 800137e:	3714      	adds	r7, #20
 8001380:	46bd      	mov	sp, r7
 8001382:	bd90      	pop	{r4, r7, pc}

08001384 <GKL_HasResponse>:


bool GKL_HasResponse(GKL_Link *link)
{
 8001384:	b480      	push	{r7}
 8001386:	b083      	sub	sp, #12
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
    if (link == NULL) return false;
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	2b00      	cmp	r3, #0
 8001390:	d101      	bne.n	8001396 <GKL_HasResponse+0x12>
 8001392:	2300      	movs	r3, #0
 8001394:	e008      	b.n	80013a8 <GKL_HasResponse+0x24>
    return (link->resp_ready != 0u);
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
 800139c:	b2db      	uxtb	r3, r3
 800139e:	2b00      	cmp	r3, #0
 80013a0:	bf14      	ite	ne
 80013a2:	2301      	movne	r3, #1
 80013a4:	2300      	moveq	r3, #0
 80013a6:	b2db      	uxtb	r3, r3
}
 80013a8:	4618      	mov	r0, r3
 80013aa:	370c      	adds	r7, #12
 80013ac:	46bd      	mov	sp, r7
 80013ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b2:	4770      	bx	lr

080013b4 <GKL_GetResponse>:

bool GKL_GetResponse(GKL_Link *link, GKL_Frame *out)
{
 80013b4:	b4b0      	push	{r4, r5, r7}
 80013b6:	b083      	sub	sp, #12
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
 80013bc:	6039      	str	r1, [r7, #0]
    if (link == NULL || out == NULL) return false;
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d002      	beq.n	80013ca <GKL_GetResponse+0x16>
 80013c4:	683b      	ldr	r3, [r7, #0]
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d101      	bne.n	80013ce <GKL_GetResponse+0x1a>
 80013ca:	2300      	movs	r3, #0
 80013cc:	e026      	b.n	800141c <GKL_GetResponse+0x68>
    if (link->resp_ready == 0u) return false;
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
 80013d4:	b2db      	uxtb	r3, r3
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d101      	bne.n	80013de <GKL_GetResponse+0x2a>
 80013da:	2300      	movs	r3, #0
 80013dc:	e01e      	b.n	800141c <GKL_GetResponse+0x68>
  __ASM volatile ("cpsid i" : : : "memory");
 80013de:	b672      	cpsid	i
}
 80013e0:	bf00      	nop

    __disable_irq();
    *out = link->last_resp;
 80013e2:	683a      	ldr	r2, [r7, #0]
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	3365      	adds	r3, #101	@ 0x65
 80013e8:	6818      	ldr	r0, [r3, #0]
 80013ea:	6859      	ldr	r1, [r3, #4]
 80013ec:	689d      	ldr	r5, [r3, #8]
 80013ee:	68dc      	ldr	r4, [r3, #12]
 80013f0:	6010      	str	r0, [r2, #0]
 80013f2:	6051      	str	r1, [r2, #4]
 80013f4:	6095      	str	r5, [r2, #8]
 80013f6:	60d4      	str	r4, [r2, #12]
 80013f8:	6918      	ldr	r0, [r3, #16]
 80013fa:	6959      	ldr	r1, [r3, #20]
 80013fc:	6110      	str	r0, [r2, #16]
 80013fe:	6151      	str	r1, [r2, #20]
 8001400:	8b19      	ldrh	r1, [r3, #24]
 8001402:	7e9b      	ldrb	r3, [r3, #26]
 8001404:	8311      	strh	r1, [r2, #24]
 8001406:	7693      	strb	r3, [r2, #26]
    link->resp_ready = 0u;
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	2200      	movs	r2, #0
 800140c:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
    link->state = GKL_STATE_IDLE;
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	2200      	movs	r2, #0
 8001414:	711a      	strb	r2, [r3, #4]
  __ASM volatile ("cpsie i" : : : "memory");
 8001416:	b662      	cpsie	i
}
 8001418:	bf00      	nop
    __enable_irq();

    return true;
 800141a:	2301      	movs	r3, #1
}
 800141c:	4618      	mov	r0, r3
 800141e:	370c      	adds	r7, #12
 8001420:	46bd      	mov	sp, r7
 8001422:	bcb0      	pop	{r4, r5, r7}
 8001424:	4770      	bx	lr

08001426 <GKL_GetStats>:

GKL_Stats GKL_GetStats(GKL_Link *link)
{
 8001426:	b490      	push	{r4, r7}
 8001428:	b086      	sub	sp, #24
 800142a:	af00      	add	r7, sp, #0
 800142c:	6078      	str	r0, [r7, #4]
 800142e:	6039      	str	r1, [r7, #0]
    GKL_Stats st;
    st.consecutive_fail = 0u;
 8001430:	2300      	movs	r3, #0
 8001432:	723b      	strb	r3, [r7, #8]
    st.last_error = GKL_ERR_PARAM;
 8001434:	2302      	movs	r3, #2
 8001436:	727b      	strb	r3, [r7, #9]
    st.state = GKL_STATE_ERROR;
 8001438:	2304      	movs	r3, #4
 800143a:	72bb      	strb	r3, [r7, #10]

    st.rx_seen_since_tx = 0u;
 800143c:	2300      	movs	r3, #0
 800143e:	72fb      	strb	r3, [r7, #11]
    st.last_rx_byte = 0u;
 8001440:	2300      	movs	r3, #0
 8001442:	733b      	strb	r3, [r7, #12]
    st.rx_len = 0u;
 8001444:	2300      	movs	r3, #0
 8001446:	737b      	strb	r3, [r7, #13]
    st.rx_total_bytes = 0u;
 8001448:	2300      	movs	r3, #0
 800144a:	613b      	str	r3, [r7, #16]
    st.rx_total_frames = 0u;
 800144c:	2300      	movs	r3, #0
 800144e:	617b      	str	r3, [r7, #20]

    if (link == NULL)
 8001450:	683b      	ldr	r3, [r7, #0]
 8001452:	2b00      	cmp	r3, #0
 8001454:	d107      	bne.n	8001466 <GKL_GetStats+0x40>
    {
        return st;
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	461c      	mov	r4, r3
 800145a:	f107 0308 	add.w	r3, r7, #8
 800145e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001460:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8001464:	e027      	b.n	80014b6 <GKL_GetStats+0x90>
    }

    st.consecutive_fail = link->consecutive_fail;
 8001466:	683b      	ldr	r3, [r7, #0]
 8001468:	799b      	ldrb	r3, [r3, #6]
 800146a:	b2db      	uxtb	r3, r3
 800146c:	723b      	strb	r3, [r7, #8]
    st.last_error = link->last_error;
 800146e:	683b      	ldr	r3, [r7, #0]
 8001470:	795b      	ldrb	r3, [r3, #5]
 8001472:	b2db      	uxtb	r3, r3
 8001474:	727b      	strb	r3, [r7, #9]
    st.state = link->state;
 8001476:	683b      	ldr	r3, [r7, #0]
 8001478:	791b      	ldrb	r3, [r3, #4]
 800147a:	b2db      	uxtb	r3, r3
 800147c:	72bb      	strb	r3, [r7, #10]

    st.rx_seen_since_tx = link->rx_seen_since_tx;
 800147e:	683b      	ldr	r3, [r7, #0]
 8001480:	f893 305a 	ldrb.w	r3, [r3, #90]	@ 0x5a
 8001484:	b2db      	uxtb	r3, r3
 8001486:	72fb      	strb	r3, [r7, #11]
    st.last_rx_byte = link->last_rx_byte;
 8001488:	683b      	ldr	r3, [r7, #0]
 800148a:	f893 305b 	ldrb.w	r3, [r3, #91]	@ 0x5b
 800148e:	b2db      	uxtb	r3, r3
 8001490:	733b      	strb	r3, [r7, #12]
    st.rx_len = link->rx_len;
 8001492:	683b      	ldr	r3, [r7, #0]
 8001494:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8001498:	b2db      	uxtb	r3, r3
 800149a:	737b      	strb	r3, [r7, #13]
    st.rx_total_bytes = link->rx_total_bytes;
 800149c:	683b      	ldr	r3, [r7, #0]
 800149e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80014a0:	613b      	str	r3, [r7, #16]
    st.rx_total_frames = link->rx_total_frames;
 80014a2:	683b      	ldr	r3, [r7, #0]
 80014a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80014a6:	617b      	str	r3, [r7, #20]
    return st;
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	461c      	mov	r4, r3
 80014ac:	f107 0308 	add.w	r3, r7, #8
 80014b0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80014b2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 80014b6:	6878      	ldr	r0, [r7, #4]
 80014b8:	3718      	adds	r7, #24
 80014ba:	46bd      	mov	sp, r7
 80014bc:	bc90      	pop	{r4, r7}
 80014be:	4770      	bx	lr

080014c0 <GKL_Task>:

void GKL_Task(GKL_Link *link)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b084      	sub	sp, #16
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
    if (link == NULL || link->huart == NULL) return;
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d02f      	beq.n	800152e <GKL_Task+0x6e>
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d02b      	beq.n	800152e <GKL_Task+0x6e>
    uint32_t now = HAL_GetTick();
 80014d6:	f005 f911 	bl	80066fc <HAL_GetTick>
 80014da:	60f8      	str	r0, [r7, #12]

    /* Inter-byte timeout (tif) */
    if (link->rx_len > 0u)
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80014e2:	b2db      	uxtb	r3, r3
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d009      	beq.n	80014fc <GKL_Task+0x3c>
    {
        if ((now - link->last_rx_byte_ms) > (uint32_t)GKL_INTERBYTE_TIMEOUT_MS)
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80014ee:	68fa      	ldr	r2, [r7, #12]
 80014f0:	1ad3      	subs	r3, r2, r3
 80014f2:	2b0a      	cmp	r3, #10
 80014f4:	d902      	bls.n	80014fc <GKL_Task+0x3c>
        {
            gkl_rx_reset(link);
 80014f6:	6878      	ldr	r0, [r7, #4]
 80014f8:	f7ff fce2 	bl	8000ec0 <gkl_rx_reset>
        }
    }

    /* Response timeout (ts) */
    if (link->state == GKL_STATE_WAIT_RESP)
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	791b      	ldrb	r3, [r3, #4]
 8001500:	b2db      	uxtb	r3, r3
 8001502:	2b02      	cmp	r3, #2
 8001504:	d10a      	bne.n	800151c <GKL_Task+0x5c>
    {
        if ((now - link->tx_done_ms) > (uint32_t)GKL_RESP_TIMEOUT_MS)
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800150c:	68fa      	ldr	r2, [r7, #12]
 800150e:	1ad3      	subs	r3, r2, r3
 8001510:	2b64      	cmp	r3, #100	@ 0x64
 8001512:	d903      	bls.n	800151c <GKL_Task+0x5c>
        {
            gkl_fail(link, GKL_ERR_TIMEOUT);
 8001514:	2103      	movs	r1, #3
 8001516:	6878      	ldr	r0, [r7, #4]
 8001518:	f7ff fcf1 	bl	8000efe <gkl_fail>
        }
    }

    /* Auto-clear error to avoid blocking application */
    if (link->state == GKL_STATE_ERROR)
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	791b      	ldrb	r3, [r3, #4]
 8001520:	b2db      	uxtb	r3, r3
 8001522:	2b04      	cmp	r3, #4
 8001524:	d104      	bne.n	8001530 <GKL_Task+0x70>
    {
        link->state = GKL_STATE_IDLE;
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	2200      	movs	r2, #0
 800152a:	711a      	strb	r2, [r3, #4]
 800152c:	e000      	b.n	8001530 <GKL_Task+0x70>
    if (link == NULL || link->huart == NULL) return;
 800152e:	bf00      	nop
    }
}
 8001530:	3710      	adds	r7, #16
 8001532:	46bd      	mov	sp, r7
 8001534:	bd80      	pop	{r7, pc}

08001536 <GKL_Global_UART_TxCpltCallback>:

/* ===================== HAL callback dispatcher ===================== */

void GKL_Global_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8001536:	b580      	push	{r7, lr}
 8001538:	b084      	sub	sp, #16
 800153a:	af00      	add	r7, sp, #0
 800153c:	6078      	str	r0, [r7, #4]
    GKL_Link *link = gkl_find_by_huart(huart);
 800153e:	6878      	ldr	r0, [r7, #4]
 8001540:	f7ff fb92 	bl	8000c68 <gkl_find_by_huart>
 8001544:	60f8      	str	r0, [r7, #12]
    if (link == NULL) return;
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	2b00      	cmp	r3, #0
 800154a:	d009      	beq.n	8001560 <GKL_Global_UART_TxCpltCallback+0x2a>

    link->tx_done_ms = HAL_GetTick();
 800154c:	f005 f8d6 	bl	80066fc <HAL_GetTick>
 8001550:	4602      	mov	r2, r0
 8001552:	68fb      	ldr	r3, [r7, #12]
 8001554:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    link->state = GKL_STATE_WAIT_RESP;
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	2202      	movs	r2, #2
 800155c:	711a      	strb	r2, [r3, #4]
 800155e:	e000      	b.n	8001562 <GKL_Global_UART_TxCpltCallback+0x2c>
    if (link == NULL) return;
 8001560:	bf00      	nop
}
 8001562:	3710      	adds	r7, #16
 8001564:	46bd      	mov	sp, r7
 8001566:	bd80      	pop	{r7, pc}

08001568 <GKL_Global_UART_RxCpltCallback>:

void GKL_Global_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b086      	sub	sp, #24
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
    GKL_Link *link = gkl_find_by_huart(huart);
 8001570:	6878      	ldr	r0, [r7, #4]
 8001572:	f7ff fb79 	bl	8000c68 <gkl_find_by_huart>
 8001576:	6178      	str	r0, [r7, #20]
    if (link == NULL) return;
 8001578:	697b      	ldr	r3, [r7, #20]
 800157a:	2b00      	cmp	r3, #0
 800157c:	d04d      	beq.n	800161a <GKL_Global_UART_RxCpltCallback+0xb2>

    uint32_t now = HAL_GetTick();
 800157e:	f005 f8bd 	bl	80066fc <HAL_GetTick>
 8001582:	6138      	str	r0, [r7, #16]
    uint8_t b = link->rx_byte;
 8001584:	697b      	ldr	r3, [r7, #20]
 8001586:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800158a:	73fb      	strb	r3, [r7, #15]

    /* Log EVERY received byte (even garbage/out-of-frame) */
    gkl_raw_rx_push(link, b);
 800158c:	7bfb      	ldrb	r3, [r7, #15]
 800158e:	4619      	mov	r1, r3
 8001590:	6978      	ldr	r0, [r7, #20]
 8001592:	f7ff fb9b 	bl	8000ccc <gkl_raw_rx_push>

    link->last_rx_byte_ms = now;
 8001596:	697b      	ldr	r3, [r7, #20]
 8001598:	693a      	ldr	r2, [r7, #16]
 800159a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* RX diagnostics */
    link->rx_seen_since_tx = 1u;
 800159e:	697b      	ldr	r3, [r7, #20]
 80015a0:	2201      	movs	r2, #1
 80015a2:	f883 205a 	strb.w	r2, [r3, #90]	@ 0x5a
    link->last_rx_byte = b;
 80015a6:	697b      	ldr	r3, [r7, #20]
 80015a8:	7bfa      	ldrb	r2, [r7, #15]
 80015aa:	f883 205b 	strb.w	r2, [r3, #91]	@ 0x5b
    link->rx_total_bytes++;
 80015ae:	697b      	ldr	r3, [r7, #20]
 80015b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80015b2:	1c5a      	adds	r2, r3, #1
 80015b4:	697b      	ldr	r3, [r7, #20]
 80015b6:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (link->rx_len == 0u)
 80015b8:	697b      	ldr	r3, [r7, #20]
 80015ba:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80015be:	b2db      	uxtb	r3, r3
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d102      	bne.n	80015ca <GKL_Global_UART_RxCpltCallback+0x62>
    {
        /* Wait for STX */
        if (b != GKL_STX)
 80015c4:	7bfb      	ldrb	r3, [r7, #15]
 80015c6:	2b02      	cmp	r3, #2
 80015c8:	d11d      	bne.n	8001606 <GKL_Global_UART_RxCpltCallback+0x9e>
        {
            goto rearm;
        }
    }

    if (link->rx_len < GKL_MAX_FRAME_LEN)
 80015ca:	697b      	ldr	r3, [r7, #20]
 80015cc:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80015d0:	b2db      	uxtb	r3, r3
 80015d2:	2b1a      	cmp	r3, #26
 80015d4:	d812      	bhi.n	80015fc <GKL_Global_UART_RxCpltCallback+0x94>
    {
        link->rx_buf[link->rx_len++] = b;
 80015d6:	697b      	ldr	r3, [r7, #20]
 80015d8:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80015dc:	b2db      	uxtb	r3, r3
 80015de:	1c5a      	adds	r2, r3, #1
 80015e0:	b2d1      	uxtb	r1, r2
 80015e2:	697a      	ldr	r2, [r7, #20]
 80015e4:	f882 1059 	strb.w	r1, [r2, #89]	@ 0x59
 80015e8:	461a      	mov	r2, r3
 80015ea:	697b      	ldr	r3, [r7, #20]
 80015ec:	4413      	add	r3, r2
 80015ee:	7bfa      	ldrb	r2, [r7, #15]
 80015f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    {
        gkl_fail(link, GKL_ERR_FORMAT);
        goto rearm;
    }

    gkl_try_finalize_frame_if_complete(link);
 80015f4:	6978      	ldr	r0, [r7, #20]
 80015f6:	f7ff fcb9 	bl	8000f6c <gkl_try_finalize_frame_if_complete>
 80015fa:	e005      	b.n	8001608 <GKL_Global_UART_RxCpltCallback+0xa0>
        gkl_fail(link, GKL_ERR_FORMAT);
 80015fc:	2105      	movs	r1, #5
 80015fe:	6978      	ldr	r0, [r7, #20]
 8001600:	f7ff fc7d 	bl	8000efe <gkl_fail>
        goto rearm;
 8001604:	e000      	b.n	8001608 <GKL_Global_UART_RxCpltCallback+0xa0>
            goto rearm;
 8001606:	bf00      	nop

rearm:
    (void)HAL_UART_Receive_IT(link->huart, (uint8_t*)&link->rx_byte, 1u);
 8001608:	697b      	ldr	r3, [r7, #20]
 800160a:	6818      	ldr	r0, [r3, #0]
 800160c:	697b      	ldr	r3, [r7, #20]
 800160e:	333c      	adds	r3, #60	@ 0x3c
 8001610:	2201      	movs	r2, #1
 8001612:	4619      	mov	r1, r3
 8001614:	f010 fbc2 	bl	8011d9c <HAL_UART_Receive_IT>
 8001618:	e000      	b.n	800161c <GKL_Global_UART_RxCpltCallback+0xb4>
    if (link == NULL) return;
 800161a:	bf00      	nop
}
 800161c:	3718      	adds	r7, #24
 800161e:	46bd      	mov	sp, r7
 8001620:	bd80      	pop	{r7, pc}

08001622 <GKL_Global_UART_ErrorCallback>:

void GKL_Global_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8001622:	b580      	push	{r7, lr}
 8001624:	b084      	sub	sp, #16
 8001626:	af00      	add	r7, sp, #0
 8001628:	6078      	str	r0, [r7, #4]
    GKL_Link *link = gkl_find_by_huart(huart);
 800162a:	6878      	ldr	r0, [r7, #4]
 800162c:	f7ff fb1c 	bl	8000c68 <gkl_find_by_huart>
 8001630:	60f8      	str	r0, [r7, #12]
    if (link == NULL) return;
 8001632:	68fb      	ldr	r3, [r7, #12]
 8001634:	2b00      	cmp	r3, #0
 8001636:	d04b      	beq.n	80016d0 <GKL_Global_UART_ErrorCallback+0xae>

    /* Save error code for diagnostics (printed from main loop) */
    link->last_uart_error = huart->ErrorCode;
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	f8c3 2290 	str.w	r2, [r3, #656]	@ 0x290
    link->uart_error_pending = 1u;
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	2201      	movs	r2, #1
 8001648:	f883 2294 	strb.w	r2, [r3, #660]	@ 0x294

    /* Try to grab a byte if it is sitting in RDR (framing/parity error cases) */
    if ((huart->Instance->ISR & USART_ISR_RXNE_RXFNE) != 0u)
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	69db      	ldr	r3, [r3, #28]
 8001652:	f003 0320 	and.w	r3, r3, #32
 8001656:	2b00      	cmp	r3, #0
 8001658:	d008      	beq.n	800166c <GKL_Global_UART_ErrorCallback+0x4a>
    {
        uint8_t b = (uint8_t)(huart->Instance->RDR & 0xFFu);
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001660:	72fb      	strb	r3, [r7, #11]
        gkl_raw_rx_push(link, b);
 8001662:	7afb      	ldrb	r3, [r7, #11]
 8001664:	4619      	mov	r1, r3
 8001666:	68f8      	ldr	r0, [r7, #12]
 8001668:	f7ff fb30 	bl	8000ccc <gkl_raw_rx_push>
    }

    /* Clear UART error flags and restart RX */
    __HAL_UART_CLEAR_OREFLAG(huart);
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	2208      	movs	r2, #8
 8001672:	621a      	str	r2, [r3, #32]
    __HAL_UART_CLEAR_FEFLAG(huart);
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	2202      	movs	r2, #2
 800167a:	621a      	str	r2, [r3, #32]
    __HAL_UART_CLEAR_NEFLAG(huart);
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	2204      	movs	r2, #4
 8001682:	621a      	str	r2, [r3, #32]
    __HAL_UART_CLEAR_PEFLAG(huart);
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	2201      	movs	r2, #1
 800168a:	621a      	str	r2, [r3, #32]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	2200      	movs	r2, #0
 8001690:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    link->last_error = GKL_ERR_UART;
 8001694:	68fb      	ldr	r3, [r7, #12]
 8001696:	2206      	movs	r2, #6
 8001698:	715a      	strb	r2, [r3, #5]
    if (link->consecutive_fail < 255u) link->consecutive_fail++;
 800169a:	68fb      	ldr	r3, [r7, #12]
 800169c:	799b      	ldrb	r3, [r3, #6]
 800169e:	b2db      	uxtb	r3, r3
 80016a0:	2bff      	cmp	r3, #255	@ 0xff
 80016a2:	d006      	beq.n	80016b2 <GKL_Global_UART_ErrorCallback+0x90>
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	799b      	ldrb	r3, [r3, #6]
 80016a8:	b2db      	uxtb	r3, r3
 80016aa:	3301      	adds	r3, #1
 80016ac:	b2da      	uxtb	r2, r3
 80016ae:	68fb      	ldr	r3, [r7, #12]
 80016b0:	719a      	strb	r2, [r3, #6]
    gkl_rx_reset(link);
 80016b2:	68f8      	ldr	r0, [r7, #12]
 80016b4:	f7ff fc04 	bl	8000ec0 <gkl_rx_reset>

    (void)HAL_UART_AbortReceive_IT(huart);
 80016b8:	6878      	ldr	r0, [r7, #4]
 80016ba:	f010 fc3b 	bl	8011f34 <HAL_UART_AbortReceive_IT>
    (void)HAL_UART_Receive_IT(link->huart, (uint8_t*)&link->rx_byte, 1u);
 80016be:	68fb      	ldr	r3, [r7, #12]
 80016c0:	6818      	ldr	r0, [r3, #0]
 80016c2:	68fb      	ldr	r3, [r7, #12]
 80016c4:	333c      	adds	r3, #60	@ 0x3c
 80016c6:	2201      	movs	r2, #1
 80016c8:	4619      	mov	r1, r3
 80016ca:	f010 fb67 	bl	8011d9c <HAL_UART_Receive_IT>
 80016ce:	e000      	b.n	80016d2 <GKL_Global_UART_ErrorCallback+0xb0>
    if (link == NULL) return;
 80016d0:	bf00      	nop
}
 80016d2:	3710      	adds	r7, #16
 80016d4:	46bd      	mov	sp, r7
 80016d6:	bd80      	pop	{r7, pc}

080016d8 <GKL_GetAndClearUartError>:
    link->raw_rx_tail = tail;
    return n;
}

bool GKL_GetAndClearUartError(GKL_Link *link, uint32_t *out_error)
{
 80016d8:	b480      	push	{r7}
 80016da:	b083      	sub	sp, #12
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
 80016e0:	6039      	str	r1, [r7, #0]
    if (link == NULL || out_error == NULL) return false;
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d002      	beq.n	80016ee <GKL_GetAndClearUartError+0x16>
 80016e8:	683b      	ldr	r3, [r7, #0]
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d101      	bne.n	80016f2 <GKL_GetAndClearUartError+0x1a>
 80016ee:	2300      	movs	r3, #0
 80016f0:	e011      	b.n	8001716 <GKL_GetAndClearUartError+0x3e>
    if (link->uart_error_pending == 0u) return false;
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	f893 3294 	ldrb.w	r3, [r3, #660]	@ 0x294
 80016f8:	b2db      	uxtb	r3, r3
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d101      	bne.n	8001702 <GKL_GetAndClearUartError+0x2a>
 80016fe:	2300      	movs	r3, #0
 8001700:	e009      	b.n	8001716 <GKL_GetAndClearUartError+0x3e>

    *out_error = link->last_uart_error;
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	f8d3 2290 	ldr.w	r2, [r3, #656]	@ 0x290
 8001708:	683b      	ldr	r3, [r7, #0]
 800170a:	601a      	str	r2, [r3, #0]
    link->uart_error_pending = 0u;
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	2200      	movs	r2, #0
 8001710:	f883 2294 	strb.w	r2, [r3, #660]	@ 0x294
    return true;
 8001714:	2301      	movs	r3, #1
}
 8001716:	4618      	mov	r0, r3
 8001718:	370c      	adds	r7, #12
 800171a:	46bd      	mov	sp, r7
 800171c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001720:	4770      	bx	lr
	...

08001724 <KEYBOARD_Init>:
static uint16_t ColPins[KEY_COLS] = {GPIO_PIN_11, GPIO_PIN_12, GPIO_PIN_13, GPIO_PIN_14};

static volatile char ActiveKey = 0;
static volatile uint8_t KeyReady = 0;

void KEYBOARD_Init(void) {
 8001724:	b580      	push	{r7, lr}
 8001726:	b082      	sub	sp, #8
 8001728:	af00      	add	r7, sp, #0
    // ,     High ()
    for(uint8_t r = 0; r < KEY_ROWS; r++) {
 800172a:	2300      	movs	r3, #0
 800172c:	71fb      	strb	r3, [r7, #7]
 800172e:	e00e      	b.n	800174e <KEYBOARD_Init+0x2a>
        HAL_GPIO_WritePin(RowPorts[r], RowPins[r], GPIO_PIN_SET);
 8001730:	79fb      	ldrb	r3, [r7, #7]
 8001732:	4a0b      	ldr	r2, [pc, #44]	@ (8001760 <KEYBOARD_Init+0x3c>)
 8001734:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001738:	79fb      	ldrb	r3, [r7, #7]
 800173a:	4a0a      	ldr	r2, [pc, #40]	@ (8001764 <KEYBOARD_Init+0x40>)
 800173c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001740:	2201      	movs	r2, #1
 8001742:	4619      	mov	r1, r3
 8001744:	f008 f9bc 	bl	8009ac0 <HAL_GPIO_WritePin>
    for(uint8_t r = 0; r < KEY_ROWS; r++) {
 8001748:	79fb      	ldrb	r3, [r7, #7]
 800174a:	3301      	adds	r3, #1
 800174c:	71fb      	strb	r3, [r7, #7]
 800174e:	79fb      	ldrb	r3, [r7, #7]
 8001750:	2b04      	cmp	r3, #4
 8001752:	d9ed      	bls.n	8001730 <KEYBOARD_Init+0xc>
    }
}
 8001754:	bf00      	nop
 8001756:	bf00      	nop
 8001758:	3708      	adds	r7, #8
 800175a:	46bd      	mov	sp, r7
 800175c:	bd80      	pop	{r7, pc}
 800175e:	bf00      	nop
 8001760:	24000000 	.word	0x24000000
 8001764:	24000014 	.word	0x24000014

08001768 <KEYBOARD_Scan_Process>:

/**
 *     .
 *   10   HAL_TIM_PeriodElapsedCallback.
 */
void KEYBOARD_Scan_Process(void) {
 8001768:	b580      	push	{r7, lr}
 800176a:	b082      	sub	sp, #8
 800176c:	af00      	add	r7, sp, #0
    static uint8_t debounce_timer = 0;
    static char candidate_key = 0;
    char current_detected = 0;
 800176e:	2300      	movs	r3, #0
 8001770:	71fb      	strb	r3, [r7, #7]

    // 1.   
    for (uint8_t r = 0; r < KEY_ROWS; r++) {
 8001772:	2300      	movs	r3, #0
 8001774:	71bb      	strb	r3, [r7, #6]
 8001776:	e03e      	b.n	80017f6 <KEYBOARD_Scan_Process+0x8e>
        HAL_GPIO_WritePin(RowPorts[r], RowPins[r], GPIO_PIN_RESET); //  
 8001778:	79bb      	ldrb	r3, [r7, #6]
 800177a:	4a3a      	ldr	r2, [pc, #232]	@ (8001864 <KEYBOARD_Scan_Process+0xfc>)
 800177c:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001780:	79bb      	ldrb	r3, [r7, #6]
 8001782:	4a39      	ldr	r2, [pc, #228]	@ (8001868 <KEYBOARD_Scan_Process+0x100>)
 8001784:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001788:	2200      	movs	r2, #0
 800178a:	4619      	mov	r1, r3
 800178c:	f008 f998 	bl	8009ac0 <HAL_GPIO_WritePin>

        for (uint8_t c = 0; c < KEY_COLS; c++) {
 8001790:	2300      	movs	r3, #0
 8001792:	717b      	strb	r3, [r7, #5]
 8001794:	e01a      	b.n	80017cc <KEYBOARD_Scan_Process+0x64>
            if (HAL_GPIO_ReadPin(ColPorts[c], ColPins[c]) == GPIO_PIN_RESET) {
 8001796:	797b      	ldrb	r3, [r7, #5]
 8001798:	4a34      	ldr	r2, [pc, #208]	@ (800186c <KEYBOARD_Scan_Process+0x104>)
 800179a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800179e:	797b      	ldrb	r3, [r7, #5]
 80017a0:	4933      	ldr	r1, [pc, #204]	@ (8001870 <KEYBOARD_Scan_Process+0x108>)
 80017a2:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80017a6:	4619      	mov	r1, r3
 80017a8:	4610      	mov	r0, r2
 80017aa:	f008 f971 	bl	8009a90 <HAL_GPIO_ReadPin>
 80017ae:	4603      	mov	r3, r0
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d108      	bne.n	80017c6 <KEYBOARD_Scan_Process+0x5e>
                current_detected = KeyMap[r][c];
 80017b4:	79ba      	ldrb	r2, [r7, #6]
 80017b6:	797b      	ldrb	r3, [r7, #5]
 80017b8:	492e      	ldr	r1, [pc, #184]	@ (8001874 <KEYBOARD_Scan_Process+0x10c>)
 80017ba:	0092      	lsls	r2, r2, #2
 80017bc:	440a      	add	r2, r1
 80017be:	4413      	add	r3, r2
 80017c0:	781b      	ldrb	r3, [r3, #0]
 80017c2:	71fb      	strb	r3, [r7, #7]
                break;
 80017c4:	e005      	b.n	80017d2 <KEYBOARD_Scan_Process+0x6a>
        for (uint8_t c = 0; c < KEY_COLS; c++) {
 80017c6:	797b      	ldrb	r3, [r7, #5]
 80017c8:	3301      	adds	r3, #1
 80017ca:	717b      	strb	r3, [r7, #5]
 80017cc:	797b      	ldrb	r3, [r7, #5]
 80017ce:	2b03      	cmp	r3, #3
 80017d0:	d9e1      	bls.n	8001796 <KEYBOARD_Scan_Process+0x2e>
            }
        }

        HAL_GPIO_WritePin(RowPorts[r], RowPins[r], GPIO_PIN_SET); //  
 80017d2:	79bb      	ldrb	r3, [r7, #6]
 80017d4:	4a23      	ldr	r2, [pc, #140]	@ (8001864 <KEYBOARD_Scan_Process+0xfc>)
 80017d6:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80017da:	79bb      	ldrb	r3, [r7, #6]
 80017dc:	4a22      	ldr	r2, [pc, #136]	@ (8001868 <KEYBOARD_Scan_Process+0x100>)
 80017de:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80017e2:	2201      	movs	r2, #1
 80017e4:	4619      	mov	r1, r3
 80017e6:	f008 f96b 	bl	8009ac0 <HAL_GPIO_WritePin>
        if (current_detected) break;
 80017ea:	79fb      	ldrb	r3, [r7, #7]
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d106      	bne.n	80017fe <KEYBOARD_Scan_Process+0x96>
    for (uint8_t r = 0; r < KEY_ROWS; r++) {
 80017f0:	79bb      	ldrb	r3, [r7, #6]
 80017f2:	3301      	adds	r3, #1
 80017f4:	71bb      	strb	r3, [r7, #6]
 80017f6:	79bb      	ldrb	r3, [r7, #6]
 80017f8:	2b04      	cmp	r3, #4
 80017fa:	d9bd      	bls.n	8001778 <KEYBOARD_Scan_Process+0x10>
 80017fc:	e000      	b.n	8001800 <KEYBOARD_Scan_Process+0x98>
        if (current_detected) break;
 80017fe:	bf00      	nop
    }

    // 2.  
    if (current_detected != 0 && current_detected == candidate_key) {
 8001800:	79fb      	ldrb	r3, [r7, #7]
 8001802:	2b00      	cmp	r3, #0
 8001804:	d01d      	beq.n	8001842 <KEYBOARD_Scan_Process+0xda>
 8001806:	4b1c      	ldr	r3, [pc, #112]	@ (8001878 <KEYBOARD_Scan_Process+0x110>)
 8001808:	781b      	ldrb	r3, [r3, #0]
 800180a:	79fa      	ldrb	r2, [r7, #7]
 800180c:	429a      	cmp	r2, r3
 800180e:	d118      	bne.n	8001842 <KEYBOARD_Scan_Process+0xda>
        if (++debounce_timer >= 3) { //  30 
 8001810:	4b1a      	ldr	r3, [pc, #104]	@ (800187c <KEYBOARD_Scan_Process+0x114>)
 8001812:	781b      	ldrb	r3, [r3, #0]
 8001814:	3301      	adds	r3, #1
 8001816:	b2da      	uxtb	r2, r3
 8001818:	4b18      	ldr	r3, [pc, #96]	@ (800187c <KEYBOARD_Scan_Process+0x114>)
 800181a:	701a      	strb	r2, [r3, #0]
 800181c:	4b17      	ldr	r3, [pc, #92]	@ (800187c <KEYBOARD_Scan_Process+0x114>)
 800181e:	781b      	ldrb	r3, [r3, #0]
 8001820:	2b02      	cmp	r3, #2
 8001822:	d91b      	bls.n	800185c <KEYBOARD_Scan_Process+0xf4>
            if (!KeyReady) {
 8001824:	4b16      	ldr	r3, [pc, #88]	@ (8001880 <KEYBOARD_Scan_Process+0x118>)
 8001826:	781b      	ldrb	r3, [r3, #0]
 8001828:	b2db      	uxtb	r3, r3
 800182a:	2b00      	cmp	r3, #0
 800182c:	d105      	bne.n	800183a <KEYBOARD_Scan_Process+0xd2>
                ActiveKey = current_detected;
 800182e:	4a15      	ldr	r2, [pc, #84]	@ (8001884 <KEYBOARD_Scan_Process+0x11c>)
 8001830:	79fb      	ldrb	r3, [r7, #7]
 8001832:	7013      	strb	r3, [r2, #0]
                KeyReady = 1;
 8001834:	4b12      	ldr	r3, [pc, #72]	@ (8001880 <KEYBOARD_Scan_Process+0x118>)
 8001836:	2201      	movs	r2, #1
 8001838:	701a      	strb	r2, [r3, #0]
            }
            debounce_timer = 3;
 800183a:	4b10      	ldr	r3, [pc, #64]	@ (800187c <KEYBOARD_Scan_Process+0x114>)
 800183c:	2203      	movs	r2, #3
 800183e:	701a      	strb	r2, [r3, #0]
        if (++debounce_timer >= 3) { //  30 
 8001840:	e00c      	b.n	800185c <KEYBOARD_Scan_Process+0xf4>
        }
    } else {
        debounce_timer = 0;
 8001842:	4b0e      	ldr	r3, [pc, #56]	@ (800187c <KEYBOARD_Scan_Process+0x114>)
 8001844:	2200      	movs	r2, #0
 8001846:	701a      	strb	r2, [r3, #0]
        candidate_key = current_detected;
 8001848:	4a0b      	ldr	r2, [pc, #44]	@ (8001878 <KEYBOARD_Scan_Process+0x110>)
 800184a:	79fb      	ldrb	r3, [r7, #7]
 800184c:	7013      	strb	r3, [r2, #0]
        if (current_detected == 0) KeyReady = 0; //  
 800184e:	79fb      	ldrb	r3, [r7, #7]
 8001850:	2b00      	cmp	r3, #0
 8001852:	d103      	bne.n	800185c <KEYBOARD_Scan_Process+0xf4>
 8001854:	4b0a      	ldr	r3, [pc, #40]	@ (8001880 <KEYBOARD_Scan_Process+0x118>)
 8001856:	2200      	movs	r2, #0
 8001858:	701a      	strb	r2, [r3, #0]
    }
}
 800185a:	e7ff      	b.n	800185c <KEYBOARD_Scan_Process+0xf4>
 800185c:	bf00      	nop
 800185e:	3708      	adds	r7, #8
 8001860:	46bd      	mov	sp, r7
 8001862:	bd80      	pop	{r7, pc}
 8001864:	24000000 	.word	0x24000000
 8001868:	24000014 	.word	0x24000014
 800186c:	24000020 	.word	0x24000020
 8001870:	24000030 	.word	0x24000030
 8001874:	08019660 	.word	0x08019660
 8001878:	24001a77 	.word	0x24001a77
 800187c:	24001a78 	.word	0x24001a78
 8001880:	24001a76 	.word	0x24001a76
 8001884:	24001a75 	.word	0x24001a75

08001888 <HAL_TIM_PeriodElapsedCallback>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
/**
 * @brief     
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001888:	b580      	push	{r7, lr}
 800188a:	b082      	sub	sp, #8
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM3) {
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	4a04      	ldr	r2, [pc, #16]	@ (80018a8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001896:	4293      	cmp	r3, r2
 8001898:	d101      	bne.n	800189e <HAL_TIM_PeriodElapsedCallback+0x16>
		KEYBOARD_Scan_Process();
 800189a:	f7ff ff65 	bl	8001768 <KEYBOARD_Scan_Process>
	}
}
 800189e:	bf00      	nop
 80018a0:	3708      	adds	r7, #8
 80018a2:	46bd      	mov	sp, r7
 80018a4:	bd80      	pop	{r7, pc}
 80018a6:	bf00      	nop
 80018a8:	40000400 	.word	0x40000400

080018ac <System_Log>:

/**
 * @brief    USB CDC ( ,      CPU)
 */
void System_Log(const char *message) {
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b082      	sub	sp, #8
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
	CDC_LOG_Push(message);
 80018b4:	6878      	ldr	r0, [r7, #4]
 80018b6:	f7ff f8a9 	bl	8000a0c <CDC_LOG_Push>
}
 80018ba:	bf00      	nop
 80018bc:	3708      	adds	r7, #8
 80018be:	46bd      	mov	sp, r7
 80018c0:	bd80      	pop	{r7, pc}

080018c2 <HAL_UART_TxCpltCallback>:

/**
 * @brief UART TX complete callback
 * @note  USART2/USART3      (GKL     ).
 */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 80018c2:	b580      	push	{r7, lr}
 80018c4:	b082      	sub	sp, #8
 80018c6:	af00      	add	r7, sp, #0
 80018c8:	6078      	str	r0, [r7, #4]
	/* Forward to GasKitLink driver dispatcher (supports multiple UART links) */
	GKL_Global_UART_TxCpltCallback(huart);
 80018ca:	6878      	ldr	r0, [r7, #4]
 80018cc:	f7ff fe33 	bl	8001536 <GKL_Global_UART_TxCpltCallback>
}
 80018d0:	bf00      	nop
 80018d2:	3708      	adds	r7, #8
 80018d4:	46bd      	mov	sp, r7
 80018d6:	bd80      	pop	{r7, pc}

080018d8 <HAL_UART_RxCpltCallback>:

/**
 * @brief UART RX complete callback
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80018d8:	b580      	push	{r7, lr}
 80018da:	b082      	sub	sp, #8
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
	/* Forward to GasKitLink driver dispatcher (supports multiple UART links) */
	GKL_Global_UART_RxCpltCallback(huart);
 80018e0:	6878      	ldr	r0, [r7, #4]
 80018e2:	f7ff fe41 	bl	8001568 <GKL_Global_UART_RxCpltCallback>
}
 80018e6:	bf00      	nop
 80018e8:	3708      	adds	r7, #8
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bd80      	pop	{r7, pc}

080018ee <HAL_UART_ErrorCallback>:

/**
 * @brief UART error callback
 */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 80018ee:	b580      	push	{r7, lr}
 80018f0:	b082      	sub	sp, #8
 80018f2:	af00      	add	r7, sp, #0
 80018f4:	6078      	str	r0, [r7, #4]
	/* Forward to GasKitLink driver dispatcher (supports multiple UART links) */
	GKL_Global_UART_ErrorCallback(huart);
 80018f6:	6878      	ldr	r0, [r7, #4]
 80018f8:	f7ff fe93 	bl	8001622 <GKL_Global_UART_ErrorCallback>
}
 80018fc:	bf00      	nop
 80018fe:	3708      	adds	r7, #8
 8001900:	46bd      	mov	sp, r7
 8001902:	bd80      	pop	{r7, pc}

08001904 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8001904:	b580      	push	{r7, lr}
 8001906:	b084      	sub	sp, #16
 8001908:	af00      	add	r7, sp, #0
	/*  MPU     */
	MPU_Config();
 800190a:	f000 fbb1 	bl	8002070 <MPU_Config>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 800190e:	4b60      	ldr	r3, [pc, #384]	@ (8001a90 <main+0x18c>)
 8001910:	695b      	ldr	r3, [r3, #20]
 8001912:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001916:	2b00      	cmp	r3, #0
 8001918:	d11b      	bne.n	8001952 <main+0x4e>
  __ASM volatile ("dsb 0xF":::"memory");
 800191a:	f3bf 8f4f 	dsb	sy
}
 800191e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001920:	f3bf 8f6f 	isb	sy
}
 8001924:	bf00      	nop
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8001926:	4b5a      	ldr	r3, [pc, #360]	@ (8001a90 <main+0x18c>)
 8001928:	2200      	movs	r2, #0
 800192a:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 800192e:	f3bf 8f4f 	dsb	sy
}
 8001932:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001934:	f3bf 8f6f 	isb	sy
}
 8001938:	bf00      	nop
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 800193a:	4b55      	ldr	r3, [pc, #340]	@ (8001a90 <main+0x18c>)
 800193c:	695b      	ldr	r3, [r3, #20]
 800193e:	4a54      	ldr	r2, [pc, #336]	@ (8001a90 <main+0x18c>)
 8001940:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001944:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8001946:	f3bf 8f4f 	dsb	sy
}
 800194a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800194c:	f3bf 8f6f 	isb	sy
}
 8001950:	e000      	b.n	8001954 <main+0x50>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8001952:	bf00      	nop
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8001954:	4b4e      	ldr	r3, [pc, #312]	@ (8001a90 <main+0x18c>)
 8001956:	695b      	ldr	r3, [r3, #20]
 8001958:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800195c:	2b00      	cmp	r3, #0
 800195e:	d138      	bne.n	80019d2 <main+0xce>
    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 8001960:	4b4b      	ldr	r3, [pc, #300]	@ (8001a90 <main+0x18c>)
 8001962:	2200      	movs	r2, #0
 8001964:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8001968:	f3bf 8f4f 	dsb	sy
}
 800196c:	bf00      	nop
    ccsidr = SCB->CCSIDR;
 800196e:	4b48      	ldr	r3, [pc, #288]	@ (8001a90 <main+0x18c>)
 8001970:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001974:	60fb      	str	r3, [r7, #12]
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	0b5b      	lsrs	r3, r3, #13
 800197a:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800197e:	60bb      	str	r3, [r7, #8]
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	08db      	lsrs	r3, r3, #3
 8001984:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001988:	607b      	str	r3, [r7, #4]
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800198a:	68bb      	ldr	r3, [r7, #8]
 800198c:	015a      	lsls	r2, r3, #5
 800198e:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 8001992:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8001994:	687a      	ldr	r2, [r7, #4]
 8001996:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8001998:	493d      	ldr	r1, [pc, #244]	@ (8001a90 <main+0x18c>)
 800199a:	4313      	orrs	r3, r2
 800199c:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
      } while (ways-- != 0U);
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	1e5a      	subs	r2, r3, #1
 80019a4:	607a      	str	r2, [r7, #4]
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d1ef      	bne.n	800198a <main+0x86>
    } while(sets-- != 0U);
 80019aa:	68bb      	ldr	r3, [r7, #8]
 80019ac:	1e5a      	subs	r2, r3, #1
 80019ae:	60ba      	str	r2, [r7, #8]
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d1e5      	bne.n	8001980 <main+0x7c>
  __ASM volatile ("dsb 0xF":::"memory");
 80019b4:	f3bf 8f4f 	dsb	sy
}
 80019b8:	bf00      	nop
    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 80019ba:	4b35      	ldr	r3, [pc, #212]	@ (8001a90 <main+0x18c>)
 80019bc:	695b      	ldr	r3, [r3, #20]
 80019be:	4a34      	ldr	r2, [pc, #208]	@ (8001a90 <main+0x18c>)
 80019c0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80019c4:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80019c6:	f3bf 8f4f 	dsb	sy
}
 80019ca:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80019cc:	f3bf 8f6f 	isb	sy
}
 80019d0:	e000      	b.n	80019d4 <main+0xd0>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 80019d2:	bf00      	nop
	/*     H7 */
	SCB_EnableICache();
	SCB_EnableDCache();

	/*   ,  Flash   Systick. */
	HAL_Init();
 80019d4:	f004 fe0c 	bl	80065f0 <HAL_Init>

	/*    */
	SystemClock_Config();
 80019d8:	f000 f86e 	bl	8001ab8 <SystemClock_Config>

	/*     */
	MX_GPIO_Init();
 80019dc:	f000 fab0 	bl	8001f40 <MX_GPIO_Init>
	MX_DMA_Init();
 80019e0:	f000 fa6e 	bl	8001ec0 <MX_DMA_Init>
	MX_I2C1_Init();
 80019e4:	f000 f8e4 	bl	8001bb0 <MX_I2C1_Init>
	MX_SPI2_Init();
 80019e8:	f000 f910 	bl	8001c0c <MX_SPI2_Init>
	MX_TIM2_Init();
 80019ec:	f000 f966 	bl	8001cbc <MX_TIM2_Init>
	MX_TIM3_Init();
 80019f0:	f000 f9b2 	bl	8001d58 <MX_TIM3_Init>
	MX_USART2_UART_Init();
 80019f4:	f000 fa00 	bl	8001df8 <MX_USART2_UART_Init>
	MX_USART3_UART_Init();
 80019f8:	f000 fa30 	bl	8001e5c <MX_USART3_UART_Init>
	MX_USB_DEVICE_Init();
 80019fc:	f016 f9d8 	bl	8017db0 <MX_USB_DEVICE_Init>

	/* USER CODE BEGIN 2 */
	CDC_LOG_Init();
 8001a00:	f7fe ffe0 	bl	80009c4 <CDC_LOG_Init>
	HAL_Delay(500);
 8001a04:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001a08:	f004 fe84 	bl	8006714 <HAL_Delay>
	System_Log(">>> System Booting...\r\n");
 8001a0c:	4821      	ldr	r0, [pc, #132]	@ (8001a94 <main+0x190>)
 8001a0e:	f7ff ff4d 	bl	80018ac <System_Log>

	/*         main.h */
	HAL_GPIO_WritePin(SPI2_RST_GPIO_Port, SPI2_RST_Pin, GPIO_PIN_RESET);
 8001a12:	2200      	movs	r2, #0
 8001a14:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001a18:	481f      	ldr	r0, [pc, #124]	@ (8001a98 <main+0x194>)
 8001a1a:	f008 f851 	bl	8009ac0 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8001a1e:	2064      	movs	r0, #100	@ 0x64
 8001a20:	f004 fe78 	bl	8006714 <HAL_Delay>
	HAL_GPIO_WritePin(SPI2_RST_GPIO_Port, SPI2_RST_Pin, GPIO_PIN_SET);
 8001a24:	2201      	movs	r2, #1
 8001a26:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001a2a:	481b      	ldr	r0, [pc, #108]	@ (8001a98 <main+0x194>)
 8001a2c:	f008 f848 	bl	8009ac0 <HAL_GPIO_WritePin>
	HAL_Delay(200);
 8001a30:	20c8      	movs	r0, #200	@ 0xc8
 8001a32:	f004 fe6f 	bl	8006714 <HAL_Delay>

	/*  SSD1309 */
	SSD1309_Init();
 8001a36:	f002 fe83 	bl	8004740 <SSD1309_Init>

	/*     ( ) */
	SSD1309_Fill(0);
 8001a3a:	2000      	movs	r0, #0
 8001a3c:	f002 feda 	bl	80047f4 <SSD1309_Fill>
	SSD1309_UpdateScreen();
 8001a40:	f002 fef0 	bl	8004824 <SSD1309_UpdateScreen>
	HAL_Delay(100);
 8001a44:	2064      	movs	r0, #100	@ 0x64
 8001a46:	f004 fe65 	bl	8006714 <HAL_Delay>

	/*    */
	KEYBOARD_Init();
 8001a4a:	f7ff fe6b 	bl	8001724 <KEYBOARD_Init>

	/*    */
	SSD1309_SetCursor(30, 10);
 8001a4e:	210a      	movs	r1, #10
 8001a50:	201e      	movs	r0, #30
 8001a52:	f002 ff41 	bl	80048d8 <SSD1309_SetCursor>
	SSD1309_WriteString("H750 CONTROL", 1);
 8001a56:	2101      	movs	r1, #1
 8001a58:	4810      	ldr	r0, [pc, #64]	@ (8001a9c <main+0x198>)
 8001a5a:	f002 ffe9 	bl	8004a30 <SSD1309_WriteString>
	SSD1309_SetCursor(30, 30);
 8001a5e:	211e      	movs	r1, #30
 8001a60:	201e      	movs	r0, #30
 8001a62:	f002 ff39 	bl	80048d8 <SSD1309_SetCursor>
	SSD1309_WriteString("STATUS: READY", 1);
 8001a66:	2101      	movs	r1, #1
 8001a68:	480d      	ldr	r0, [pc, #52]	@ (8001aa0 <main+0x19c>)
 8001a6a:	f002 ffe1 	bl	8004a30 <SSD1309_WriteString>

	SSD1309_UpdateScreen();
 8001a6e:	f002 fed9 	bl	8004824 <SSD1309_UpdateScreen>

	System_Log(">>> Display Initialized. Starting Timers.\r\n");
 8001a72:	480c      	ldr	r0, [pc, #48]	@ (8001aa4 <main+0x1a0>)
 8001a74:	f7ff ff1a 	bl	80018ac <System_Log>

	/*     () */
	HAL_TIM_Base_Start_IT(&htim3);
 8001a78:	480b      	ldr	r0, [pc, #44]	@ (8001aa8 <main+0x1a4>)
 8001a7a:	f00f fcb5 	bl	80113e8 <HAL_TIM_Base_Start_IT>

	/* Application init (protocol plugins + UI + managers)
	 NOTE: USART2/USART3 are reserved for TRK links (no USART2 logging). */
	APP_Init(&huart2, &huart3, &hi2c1);
 8001a7e:	4a0b      	ldr	r2, [pc, #44]	@ (8001aac <main+0x1a8>)
 8001a80:	490b      	ldr	r1, [pc, #44]	@ (8001ab0 <main+0x1ac>)
 8001a82:	480c      	ldr	r0, [pc, #48]	@ (8001ab4 <main+0x1b0>)
 8001a84:	f7fe fe2a 	bl	80006dc <APP_Init>

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
		/* Run application (USB logging, protocol plugins, UI, managers) */
		APP_Task();
 8001a88:	f7fe ff0a 	bl	80008a0 <APP_Task>
 8001a8c:	e7fc      	b.n	8001a88 <main+0x184>
 8001a8e:	bf00      	nop
 8001a90:	e000ed00 	.word	0xe000ed00
 8001a94:	0801932c 	.word	0x0801932c
 8001a98:	58020400 	.word	0x58020400
 8001a9c:	08019344 	.word	0x08019344
 8001aa0:	08019354 	.word	0x08019354
 8001aa4:	08019364 	.word	0x08019364
 8001aa8:	24001c1c 	.word	0x24001c1c
 8001aac:	24001a7c 	.word	0x24001a7c
 8001ab0:	24001cfc 	.word	0x24001cfc
 8001ab4:	24001c68 	.word	0x24001c68

08001ab8 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b09c      	sub	sp, #112	@ 0x70
 8001abc:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8001abe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ac2:	224c      	movs	r2, #76	@ 0x4c
 8001ac4:	2100      	movs	r1, #0
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	f016 ff1a 	bl	8018900 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8001acc:	1d3b      	adds	r3, r7, #4
 8001ace:	2220      	movs	r2, #32
 8001ad0:	2100      	movs	r1, #0
 8001ad2:	4618      	mov	r0, r3
 8001ad4:	f016 ff14 	bl	8018900 <memset>

	/** Supply configuration update enable
	 */
	HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8001ad8:	2002      	movs	r0, #2
 8001ada:	f00b fe1d 	bl	800d718 <HAL_PWREx_ConfigSupply>

	/** Configure the main internal regulator output voltage
	 */
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8001ade:	2300      	movs	r3, #0
 8001ae0:	603b      	str	r3, [r7, #0]
 8001ae2:	4b31      	ldr	r3, [pc, #196]	@ (8001ba8 <SystemClock_Config+0xf0>)
 8001ae4:	699b      	ldr	r3, [r3, #24]
 8001ae6:	4a30      	ldr	r2, [pc, #192]	@ (8001ba8 <SystemClock_Config+0xf0>)
 8001ae8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001aec:	6193      	str	r3, [r2, #24]
 8001aee:	4b2e      	ldr	r3, [pc, #184]	@ (8001ba8 <SystemClock_Config+0xf0>)
 8001af0:	699b      	ldr	r3, [r3, #24]
 8001af2:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001af6:	603b      	str	r3, [r7, #0]
 8001af8:	4b2c      	ldr	r3, [pc, #176]	@ (8001bac <SystemClock_Config+0xf4>)
 8001afa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001afc:	4a2b      	ldr	r2, [pc, #172]	@ (8001bac <SystemClock_Config+0xf4>)
 8001afe:	f043 0301 	orr.w	r3, r3, #1
 8001b02:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8001b04:	4b29      	ldr	r3, [pc, #164]	@ (8001bac <SystemClock_Config+0xf4>)
 8001b06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b08:	f003 0301 	and.w	r3, r3, #1
 8001b0c:	603b      	str	r3, [r7, #0]
 8001b0e:	683b      	ldr	r3, [r7, #0]

	while (!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {
 8001b10:	bf00      	nop
 8001b12:	4b25      	ldr	r3, [pc, #148]	@ (8001ba8 <SystemClock_Config+0xf0>)
 8001b14:	699b      	ldr	r3, [r3, #24]
 8001b16:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001b1a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001b1e:	d1f8      	bne.n	8001b12 <SystemClock_Config+0x5a>
	}

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE
 8001b20:	2321      	movs	r3, #33	@ 0x21
 8001b22:	627b      	str	r3, [r7, #36]	@ 0x24
			| RCC_OSCILLATORTYPE_HSI48;
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001b24:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001b28:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8001b2a:	2301      	movs	r3, #1
 8001b2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b2e:	2302      	movs	r3, #2
 8001b30:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001b32:	2302      	movs	r3, #2
 8001b34:	64fb      	str	r3, [r7, #76]	@ 0x4c
	RCC_OscInitStruct.PLL.PLLM = 5;
 8001b36:	2305      	movs	r3, #5
 8001b38:	653b      	str	r3, [r7, #80]	@ 0x50
	RCC_OscInitStruct.PLL.PLLN = 192;
 8001b3a:	23c0      	movs	r3, #192	@ 0xc0
 8001b3c:	657b      	str	r3, [r7, #84]	@ 0x54
	RCC_OscInitStruct.PLL.PLLP = 2;
 8001b3e:	2302      	movs	r3, #2
 8001b40:	65bb      	str	r3, [r7, #88]	@ 0x58
	RCC_OscInitStruct.PLL.PLLQ = 15;
 8001b42:	230f      	movs	r3, #15
 8001b44:	65fb      	str	r3, [r7, #92]	@ 0x5c
	RCC_OscInitStruct.PLL.PLLR = 2;
 8001b46:	2302      	movs	r3, #2
 8001b48:	663b      	str	r3, [r7, #96]	@ 0x60
	RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 8001b4a:	2308      	movs	r3, #8
 8001b4c:	667b      	str	r3, [r7, #100]	@ 0x64
	RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8001b4e:	2300      	movs	r3, #0
 8001b50:	66bb      	str	r3, [r7, #104]	@ 0x68
	RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8001b52:	2300      	movs	r3, #0
 8001b54:	66fb      	str	r3, [r7, #108]	@ 0x6c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001b56:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	f00b fe26 	bl	800d7ac <HAL_RCC_OscConfig>
 8001b60:	4603      	mov	r3, r0
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d001      	beq.n	8001b6a <SystemClock_Config+0xb2>
		Error_Handler();
 8001b66:	f000 faae 	bl	80020c6 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001b6a:	233f      	movs	r3, #63	@ 0x3f
 8001b6c:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_D3PCLK1
			| RCC_CLOCKTYPE_D1PCLK1;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b6e:	2303      	movs	r3, #3
 8001b70:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8001b72:	2300      	movs	r3, #0
 8001b74:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8001b76:	2308      	movs	r3, #8
 8001b78:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8001b7a:	2340      	movs	r3, #64	@ 0x40
 8001b7c:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8001b7e:	2340      	movs	r3, #64	@ 0x40
 8001b80:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8001b82:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001b86:	61fb      	str	r3, [r7, #28]
	RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8001b88:	2340      	movs	r3, #64	@ 0x40
 8001b8a:	623b      	str	r3, [r7, #32]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) {
 8001b8c:	1d3b      	adds	r3, r7, #4
 8001b8e:	2104      	movs	r1, #4
 8001b90:	4618      	mov	r0, r3
 8001b92:	f00c fa65 	bl	800e060 <HAL_RCC_ClockConfig>
 8001b96:	4603      	mov	r3, r0
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d001      	beq.n	8001ba0 <SystemClock_Config+0xe8>
		Error_Handler();
 8001b9c:	f000 fa93 	bl	80020c6 <Error_Handler>
	}
}
 8001ba0:	bf00      	nop
 8001ba2:	3770      	adds	r7, #112	@ 0x70
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	bd80      	pop	{r7, pc}
 8001ba8:	58024800 	.word	0x58024800
 8001bac:	58000400 	.word	0x58000400

08001bb0 <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	af00      	add	r7, sp, #0
	hi2c1.Instance = I2C1;
 8001bb4:	4b12      	ldr	r3, [pc, #72]	@ (8001c00 <MX_I2C1_Init+0x50>)
 8001bb6:	4a13      	ldr	r2, [pc, #76]	@ (8001c04 <MX_I2C1_Init+0x54>)
 8001bb8:	601a      	str	r2, [r3, #0]
	hi2c1.Init.Timing = 0x00B03FDB;
 8001bba:	4b11      	ldr	r3, [pc, #68]	@ (8001c00 <MX_I2C1_Init+0x50>)
 8001bbc:	4a12      	ldr	r2, [pc, #72]	@ (8001c08 <MX_I2C1_Init+0x58>)
 8001bbe:	605a      	str	r2, [r3, #4]
	hi2c1.Init.OwnAddress1 = 0;
 8001bc0:	4b0f      	ldr	r3, [pc, #60]	@ (8001c00 <MX_I2C1_Init+0x50>)
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	609a      	str	r2, [r3, #8]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001bc6:	4b0e      	ldr	r3, [pc, #56]	@ (8001c00 <MX_I2C1_Init+0x50>)
 8001bc8:	2201      	movs	r2, #1
 8001bca:	60da      	str	r2, [r3, #12]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001bcc:	4b0c      	ldr	r3, [pc, #48]	@ (8001c00 <MX_I2C1_Init+0x50>)
 8001bce:	2200      	movs	r2, #0
 8001bd0:	611a      	str	r2, [r3, #16]
	hi2c1.Init.OwnAddress2 = 0;
 8001bd2:	4b0b      	ldr	r3, [pc, #44]	@ (8001c00 <MX_I2C1_Init+0x50>)
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001bd8:	4b09      	ldr	r3, [pc, #36]	@ (8001c00 <MX_I2C1_Init+0x50>)
 8001bda:	2200      	movs	r2, #0
 8001bdc:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001bde:	4b08      	ldr	r3, [pc, #32]	@ (8001c00 <MX_I2C1_Init+0x50>)
 8001be0:	2200      	movs	r2, #0
 8001be2:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001be4:	4b06      	ldr	r3, [pc, #24]	@ (8001c00 <MX_I2C1_Init+0x50>)
 8001be6:	2200      	movs	r2, #0
 8001be8:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 8001bea:	4805      	ldr	r0, [pc, #20]	@ (8001c00 <MX_I2C1_Init+0x50>)
 8001bec:	f007 ff82 	bl	8009af4 <HAL_I2C_Init>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d001      	beq.n	8001bfa <MX_I2C1_Init+0x4a>
		Error_Handler();
 8001bf6:	f000 fa66 	bl	80020c6 <Error_Handler>
	}
}
 8001bfa:	bf00      	nop
 8001bfc:	bd80      	pop	{r7, pc}
 8001bfe:	bf00      	nop
 8001c00:	24001a7c 	.word	0x24001a7c
 8001c04:	40005400 	.word	0x40005400
 8001c08:	00b03fdb 	.word	0x00b03fdb

08001c0c <MX_SPI2_Init>:
/**
 * @brief SPI2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI2_Init(void) {
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	af00      	add	r7, sp, #0
	/* SPI2 parameter configuration*/
	hspi2.Instance = SPI2;
 8001c10:	4b28      	ldr	r3, [pc, #160]	@ (8001cb4 <MX_SPI2_Init+0xa8>)
 8001c12:	4a29      	ldr	r2, [pc, #164]	@ (8001cb8 <MX_SPI2_Init+0xac>)
 8001c14:	601a      	str	r2, [r3, #0]
	hspi2.Init.Mode = SPI_MODE_MASTER;
 8001c16:	4b27      	ldr	r3, [pc, #156]	@ (8001cb4 <MX_SPI2_Init+0xa8>)
 8001c18:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001c1c:	605a      	str	r2, [r3, #4]
	hspi2.Init.Direction = SPI_DIRECTION_2LINES_TXONLY;
 8001c1e:	4b25      	ldr	r3, [pc, #148]	@ (8001cb4 <MX_SPI2_Init+0xa8>)
 8001c20:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001c24:	609a      	str	r2, [r3, #8]
	hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001c26:	4b23      	ldr	r3, [pc, #140]	@ (8001cb4 <MX_SPI2_Init+0xa8>)
 8001c28:	2207      	movs	r2, #7
 8001c2a:	60da      	str	r2, [r3, #12]
	hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001c2c:	4b21      	ldr	r3, [pc, #132]	@ (8001cb4 <MX_SPI2_Init+0xa8>)
 8001c2e:	2200      	movs	r2, #0
 8001c30:	611a      	str	r2, [r3, #16]
	hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001c32:	4b20      	ldr	r3, [pc, #128]	@ (8001cb4 <MX_SPI2_Init+0xa8>)
 8001c34:	2200      	movs	r2, #0
 8001c36:	615a      	str	r2, [r3, #20]
	hspi2.Init.NSS = SPI_NSS_SOFT;
 8001c38:	4b1e      	ldr	r3, [pc, #120]	@ (8001cb4 <MX_SPI2_Init+0xa8>)
 8001c3a:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001c3e:	619a      	str	r2, [r3, #24]
	/*   32     OLED  */
	hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001c40:	4b1c      	ldr	r3, [pc, #112]	@ (8001cb4 <MX_SPI2_Init+0xa8>)
 8001c42:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001c46:	61da      	str	r2, [r3, #28]
	hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001c48:	4b1a      	ldr	r3, [pc, #104]	@ (8001cb4 <MX_SPI2_Init+0xa8>)
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	621a      	str	r2, [r3, #32]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001c4e:	4b19      	ldr	r3, [pc, #100]	@ (8001cb4 <MX_SPI2_Init+0xa8>)
 8001c50:	2200      	movs	r2, #0
 8001c52:	625a      	str	r2, [r3, #36]	@ 0x24
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001c54:	4b17      	ldr	r3, [pc, #92]	@ (8001cb4 <MX_SPI2_Init+0xa8>)
 8001c56:	2200      	movs	r2, #0
 8001c58:	629a      	str	r2, [r3, #40]	@ 0x28
	hspi2.Init.CRCPolynomial = 0x0;
 8001c5a:	4b16      	ldr	r3, [pc, #88]	@ (8001cb4 <MX_SPI2_Init+0xa8>)
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	62da      	str	r2, [r3, #44]	@ 0x2c
	hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001c60:	4b14      	ldr	r3, [pc, #80]	@ (8001cb4 <MX_SPI2_Init+0xa8>)
 8001c62:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001c66:	635a      	str	r2, [r3, #52]	@ 0x34
	hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001c68:	4b12      	ldr	r3, [pc, #72]	@ (8001cb4 <MX_SPI2_Init+0xa8>)
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	639a      	str	r2, [r3, #56]	@ 0x38
	hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001c6e:	4b11      	ldr	r3, [pc, #68]	@ (8001cb4 <MX_SPI2_Init+0xa8>)
 8001c70:	2200      	movs	r2, #0
 8001c72:	63da      	str	r2, [r3, #60]	@ 0x3c
	hspi2.Init.TxCRCInitializationPattern =
 8001c74:	4b0f      	ldr	r3, [pc, #60]	@ (8001cb4 <MX_SPI2_Init+0xa8>)
 8001c76:	2200      	movs	r2, #0
 8001c78:	641a      	str	r2, [r3, #64]	@ 0x40
			SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
	hspi2.Init.RxCRCInitializationPattern =
 8001c7a:	4b0e      	ldr	r3, [pc, #56]	@ (8001cb4 <MX_SPI2_Init+0xa8>)
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	645a      	str	r2, [r3, #68]	@ 0x44
			SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
	hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001c80:	4b0c      	ldr	r3, [pc, #48]	@ (8001cb4 <MX_SPI2_Init+0xa8>)
 8001c82:	2200      	movs	r2, #0
 8001c84:	649a      	str	r2, [r3, #72]	@ 0x48
	hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001c86:	4b0b      	ldr	r3, [pc, #44]	@ (8001cb4 <MX_SPI2_Init+0xa8>)
 8001c88:	2200      	movs	r2, #0
 8001c8a:	64da      	str	r2, [r3, #76]	@ 0x4c
	hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001c8c:	4b09      	ldr	r3, [pc, #36]	@ (8001cb4 <MX_SPI2_Init+0xa8>)
 8001c8e:	2200      	movs	r2, #0
 8001c90:	651a      	str	r2, [r3, #80]	@ 0x50
	hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001c92:	4b08      	ldr	r3, [pc, #32]	@ (8001cb4 <MX_SPI2_Init+0xa8>)
 8001c94:	2200      	movs	r2, #0
 8001c96:	655a      	str	r2, [r3, #84]	@ 0x54
	hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001c98:	4b06      	ldr	r3, [pc, #24]	@ (8001cb4 <MX_SPI2_Init+0xa8>)
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	659a      	str	r2, [r3, #88]	@ 0x58
	if (HAL_SPI_Init(&hspi2) != HAL_OK) {
 8001c9e:	4805      	ldr	r0, [pc, #20]	@ (8001cb4 <MX_SPI2_Init+0xa8>)
 8001ca0:	f00e fb96 	bl	80103d0 <HAL_SPI_Init>
 8001ca4:	4603      	mov	r3, r0
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d001      	beq.n	8001cae <MX_SPI2_Init+0xa2>
		Error_Handler();
 8001caa:	f000 fa0c 	bl	80020c6 <Error_Handler>
	}
}
 8001cae:	bf00      	nop
 8001cb0:	bd80      	pop	{r7, pc}
 8001cb2:	bf00      	nop
 8001cb4:	24001ad0 	.word	0x24001ad0
 8001cb8:	40003800 	.word	0x40003800

08001cbc <MX_TIM2_Init>:

/**
 * @brief TIM2 Initialization Function (System Tick replacement/General)
 */
static void MX_TIM2_Init(void) {
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b088      	sub	sp, #32
 8001cc0:	af00      	add	r7, sp, #0
	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8001cc2:	f107 0310 	add.w	r3, r7, #16
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	601a      	str	r2, [r3, #0]
 8001cca:	605a      	str	r2, [r3, #4]
 8001ccc:	609a      	str	r2, [r3, #8]
 8001cce:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001cd0:	1d3b      	adds	r3, r7, #4
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	601a      	str	r2, [r3, #0]
 8001cd6:	605a      	str	r2, [r3, #4]
 8001cd8:	609a      	str	r2, [r3, #8]

	htim2.Instance = TIM2;
 8001cda:	4b1e      	ldr	r3, [pc, #120]	@ (8001d54 <MX_TIM2_Init+0x98>)
 8001cdc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001ce0:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 4799;
 8001ce2:	4b1c      	ldr	r3, [pc, #112]	@ (8001d54 <MX_TIM2_Init+0x98>)
 8001ce4:	f241 22bf 	movw	r2, #4799	@ 0x12bf
 8001ce8:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cea:	4b1a      	ldr	r3, [pc, #104]	@ (8001d54 <MX_TIM2_Init+0x98>)
 8001cec:	2200      	movs	r2, #0
 8001cee:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 499;
 8001cf0:	4b18      	ldr	r3, [pc, #96]	@ (8001d54 <MX_TIM2_Init+0x98>)
 8001cf2:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8001cf6:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cf8:	4b16      	ldr	r3, [pc, #88]	@ (8001d54 <MX_TIM2_Init+0x98>)
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001cfe:	4b15      	ldr	r3, [pc, #84]	@ (8001d54 <MX_TIM2_Init+0x98>)
 8001d00:	2280      	movs	r2, #128	@ 0x80
 8001d02:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 8001d04:	4813      	ldr	r0, [pc, #76]	@ (8001d54 <MX_TIM2_Init+0x98>)
 8001d06:	f00f fb18 	bl	801133a <HAL_TIM_Base_Init>
 8001d0a:	4603      	mov	r3, r0
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d001      	beq.n	8001d14 <MX_TIM2_Init+0x58>
		Error_Handler();
 8001d10:	f000 f9d9 	bl	80020c6 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d14:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d18:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 8001d1a:	f107 0310 	add.w	r3, r7, #16
 8001d1e:	4619      	mov	r1, r3
 8001d20:	480c      	ldr	r0, [pc, #48]	@ (8001d54 <MX_TIM2_Init+0x98>)
 8001d22:	f00f fce1 	bl	80116e8 <HAL_TIM_ConfigClockSource>
 8001d26:	4603      	mov	r3, r0
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d001      	beq.n	8001d30 <MX_TIM2_Init+0x74>
		Error_Handler();
 8001d2c:	f000 f9cb 	bl	80020c6 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d30:	2300      	movs	r3, #0
 8001d32:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d34:	2300      	movs	r3, #0
 8001d36:	60fb      	str	r3, [r7, #12]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 8001d38:	1d3b      	adds	r3, r7, #4
 8001d3a:	4619      	mov	r1, r3
 8001d3c:	4805      	ldr	r0, [pc, #20]	@ (8001d54 <MX_TIM2_Init+0x98>)
 8001d3e:	f00f ff31 	bl	8011ba4 <HAL_TIMEx_MasterConfigSynchronization>
 8001d42:	4603      	mov	r3, r0
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d001      	beq.n	8001d4c <MX_TIM2_Init+0x90>
			!= HAL_OK) {
		Error_Handler();
 8001d48:	f000 f9bd 	bl	80020c6 <Error_Handler>
	}
}
 8001d4c:	bf00      	nop
 8001d4e:	3720      	adds	r7, #32
 8001d50:	46bd      	mov	sp, r7
 8001d52:	bd80      	pop	{r7, pc}
 8001d54:	24001bd0 	.word	0x24001bd0

08001d58 <MX_TIM3_Init>:

/**
 * @brief TIM3 Initialization Function (Keyboard Scan Timer)
 */
static void MX_TIM3_Init(void) {
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b088      	sub	sp, #32
 8001d5c:	af00      	add	r7, sp, #0
	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8001d5e:	f107 0310 	add.w	r3, r7, #16
 8001d62:	2200      	movs	r2, #0
 8001d64:	601a      	str	r2, [r3, #0]
 8001d66:	605a      	str	r2, [r3, #4]
 8001d68:	609a      	str	r2, [r3, #8]
 8001d6a:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001d6c:	1d3b      	adds	r3, r7, #4
 8001d6e:	2200      	movs	r2, #0
 8001d70:	601a      	str	r2, [r3, #0]
 8001d72:	605a      	str	r2, [r3, #4]
 8001d74:	609a      	str	r2, [r3, #8]

	htim3.Instance = TIM3;
 8001d76:	4b1e      	ldr	r3, [pc, #120]	@ (8001df0 <MX_TIM3_Init+0x98>)
 8001d78:	4a1e      	ldr	r2, [pc, #120]	@ (8001df4 <MX_TIM3_Init+0x9c>)
 8001d7a:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 479;
 8001d7c:	4b1c      	ldr	r3, [pc, #112]	@ (8001df0 <MX_TIM3_Init+0x98>)
 8001d7e:	f240 12df 	movw	r2, #479	@ 0x1df
 8001d82:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d84:	4b1a      	ldr	r3, [pc, #104]	@ (8001df0 <MX_TIM3_Init+0x98>)
 8001d86:	2200      	movs	r2, #0
 8001d88:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 499;
 8001d8a:	4b19      	ldr	r3, [pc, #100]	@ (8001df0 <MX_TIM3_Init+0x98>)
 8001d8c:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8001d90:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d92:	4b17      	ldr	r3, [pc, #92]	@ (8001df0 <MX_TIM3_Init+0x98>)
 8001d94:	2200      	movs	r2, #0
 8001d96:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001d98:	4b15      	ldr	r3, [pc, #84]	@ (8001df0 <MX_TIM3_Init+0x98>)
 8001d9a:	2280      	movs	r2, #128	@ 0x80
 8001d9c:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK) {
 8001d9e:	4814      	ldr	r0, [pc, #80]	@ (8001df0 <MX_TIM3_Init+0x98>)
 8001da0:	f00f facb 	bl	801133a <HAL_TIM_Base_Init>
 8001da4:	4603      	mov	r3, r0
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d001      	beq.n	8001dae <MX_TIM3_Init+0x56>
		Error_Handler();
 8001daa:	f000 f98c 	bl	80020c6 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001dae:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001db2:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK) {
 8001db4:	f107 0310 	add.w	r3, r7, #16
 8001db8:	4619      	mov	r1, r3
 8001dba:	480d      	ldr	r0, [pc, #52]	@ (8001df0 <MX_TIM3_Init+0x98>)
 8001dbc:	f00f fc94 	bl	80116e8 <HAL_TIM_ConfigClockSource>
 8001dc0:	4603      	mov	r3, r0
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d001      	beq.n	8001dca <MX_TIM3_Init+0x72>
		Error_Handler();
 8001dc6:	f000 f97e 	bl	80020c6 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001dca:	2300      	movs	r3, #0
 8001dcc:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001dce:	2300      	movs	r3, #0
 8001dd0:	60fb      	str	r3, [r7, #12]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)
 8001dd2:	1d3b      	adds	r3, r7, #4
 8001dd4:	4619      	mov	r1, r3
 8001dd6:	4806      	ldr	r0, [pc, #24]	@ (8001df0 <MX_TIM3_Init+0x98>)
 8001dd8:	f00f fee4 	bl	8011ba4 <HAL_TIMEx_MasterConfigSynchronization>
 8001ddc:	4603      	mov	r3, r0
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d001      	beq.n	8001de6 <MX_TIM3_Init+0x8e>
			!= HAL_OK) {
		Error_Handler();
 8001de2:	f000 f970 	bl	80020c6 <Error_Handler>
	}
}
 8001de6:	bf00      	nop
 8001de8:	3720      	adds	r7, #32
 8001dea:	46bd      	mov	sp, r7
 8001dec:	bd80      	pop	{r7, pc}
 8001dee:	bf00      	nop
 8001df0:	24001c1c 	.word	0x24001c1c
 8001df4:	40000400 	.word	0x40000400

08001df8 <MX_USART2_UART_Init>:

/**
 * @brief USART2 Initialization Function (System Logs)
 */
static void MX_USART2_UART_Init(void) {
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	af00      	add	r7, sp, #0
	huart2.Instance = USART2;
 8001dfc:	4b15      	ldr	r3, [pc, #84]	@ (8001e54 <MX_USART2_UART_Init+0x5c>)
 8001dfe:	4a16      	ldr	r2, [pc, #88]	@ (8001e58 <MX_USART2_UART_Init+0x60>)
 8001e00:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 9600;
 8001e02:	4b14      	ldr	r3, [pc, #80]	@ (8001e54 <MX_USART2_UART_Init+0x5c>)
 8001e04:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001e08:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001e0a:	4b12      	ldr	r3, [pc, #72]	@ (8001e54 <MX_USART2_UART_Init+0x5c>)
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8001e10:	4b10      	ldr	r3, [pc, #64]	@ (8001e54 <MX_USART2_UART_Init+0x5c>)
 8001e12:	2200      	movs	r2, #0
 8001e14:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8001e16:	4b0f      	ldr	r3, [pc, #60]	@ (8001e54 <MX_USART2_UART_Init+0x5c>)
 8001e18:	2200      	movs	r2, #0
 8001e1a:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8001e1c:	4b0d      	ldr	r3, [pc, #52]	@ (8001e54 <MX_USART2_UART_Init+0x5c>)
 8001e1e:	220c      	movs	r2, #12
 8001e20:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e22:	4b0c      	ldr	r3, [pc, #48]	@ (8001e54 <MX_USART2_UART_Init+0x5c>)
 8001e24:	2200      	movs	r2, #0
 8001e26:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e28:	4b0a      	ldr	r3, [pc, #40]	@ (8001e54 <MX_USART2_UART_Init+0x5c>)
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	61da      	str	r2, [r3, #28]
	huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001e2e:	4b09      	ldr	r3, [pc, #36]	@ (8001e54 <MX_USART2_UART_Init+0x5c>)
 8001e30:	2200      	movs	r2, #0
 8001e32:	621a      	str	r2, [r3, #32]
	huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001e34:	4b07      	ldr	r3, [pc, #28]	@ (8001e54 <MX_USART2_UART_Init+0x5c>)
 8001e36:	2200      	movs	r2, #0
 8001e38:	625a      	str	r2, [r3, #36]	@ 0x24
	huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001e3a:	4b06      	ldr	r3, [pc, #24]	@ (8001e54 <MX_USART2_UART_Init+0x5c>)
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	629a      	str	r2, [r3, #40]	@ 0x28
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 8001e40:	4804      	ldr	r0, [pc, #16]	@ (8001e54 <MX_USART2_UART_Init+0x5c>)
 8001e42:	f00f ff5b 	bl	8011cfc <HAL_UART_Init>
 8001e46:	4603      	mov	r3, r0
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d001      	beq.n	8001e50 <MX_USART2_UART_Init+0x58>
		Error_Handler();
 8001e4c:	f000 f93b 	bl	80020c6 <Error_Handler>
	}
}
 8001e50:	bf00      	nop
 8001e52:	bd80      	pop	{r7, pc}
 8001e54:	24001c68 	.word	0x24001c68
 8001e58:	40004400 	.word	0x40004400

08001e5c <MX_USART3_UART_Init>:

/**
 * @brief USART3 Initialization Function (Protocol Traffic)
 */
static void MX_USART3_UART_Init(void) {
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	af00      	add	r7, sp, #0
	huart3.Instance = USART3;
 8001e60:	4b15      	ldr	r3, [pc, #84]	@ (8001eb8 <MX_USART3_UART_Init+0x5c>)
 8001e62:	4a16      	ldr	r2, [pc, #88]	@ (8001ebc <MX_USART3_UART_Init+0x60>)
 8001e64:	601a      	str	r2, [r3, #0]
	huart3.Init.BaudRate = 9600;
 8001e66:	4b14      	ldr	r3, [pc, #80]	@ (8001eb8 <MX_USART3_UART_Init+0x5c>)
 8001e68:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001e6c:	605a      	str	r2, [r3, #4]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001e6e:	4b12      	ldr	r3, [pc, #72]	@ (8001eb8 <MX_USART3_UART_Init+0x5c>)
 8001e70:	2200      	movs	r2, #0
 8001e72:	609a      	str	r2, [r3, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 8001e74:	4b10      	ldr	r3, [pc, #64]	@ (8001eb8 <MX_USART3_UART_Init+0x5c>)
 8001e76:	2200      	movs	r2, #0
 8001e78:	60da      	str	r2, [r3, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 8001e7a:	4b0f      	ldr	r3, [pc, #60]	@ (8001eb8 <MX_USART3_UART_Init+0x5c>)
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	611a      	str	r2, [r3, #16]
	huart3.Init.Mode = UART_MODE_TX_RX;
 8001e80:	4b0d      	ldr	r3, [pc, #52]	@ (8001eb8 <MX_USART3_UART_Init+0x5c>)
 8001e82:	220c      	movs	r2, #12
 8001e84:	615a      	str	r2, [r3, #20]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e86:	4b0c      	ldr	r3, [pc, #48]	@ (8001eb8 <MX_USART3_UART_Init+0x5c>)
 8001e88:	2200      	movs	r2, #0
 8001e8a:	619a      	str	r2, [r3, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e8c:	4b0a      	ldr	r3, [pc, #40]	@ (8001eb8 <MX_USART3_UART_Init+0x5c>)
 8001e8e:	2200      	movs	r2, #0
 8001e90:	61da      	str	r2, [r3, #28]
	huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001e92:	4b09      	ldr	r3, [pc, #36]	@ (8001eb8 <MX_USART3_UART_Init+0x5c>)
 8001e94:	2200      	movs	r2, #0
 8001e96:	621a      	str	r2, [r3, #32]
	huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001e98:	4b07      	ldr	r3, [pc, #28]	@ (8001eb8 <MX_USART3_UART_Init+0x5c>)
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	625a      	str	r2, [r3, #36]	@ 0x24
	huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001e9e:	4b06      	ldr	r3, [pc, #24]	@ (8001eb8 <MX_USART3_UART_Init+0x5c>)
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	629a      	str	r2, [r3, #40]	@ 0x28
	if (HAL_UART_Init(&huart3) != HAL_OK) {
 8001ea4:	4804      	ldr	r0, [pc, #16]	@ (8001eb8 <MX_USART3_UART_Init+0x5c>)
 8001ea6:	f00f ff29 	bl	8011cfc <HAL_UART_Init>
 8001eaa:	4603      	mov	r3, r0
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d001      	beq.n	8001eb4 <MX_USART3_UART_Init+0x58>
		Error_Handler();
 8001eb0:	f000 f909 	bl	80020c6 <Error_Handler>
	}
}
 8001eb4:	bf00      	nop
 8001eb6:	bd80      	pop	{r7, pc}
 8001eb8:	24001cfc 	.word	0x24001cfc
 8001ebc:	40004800 	.word	0x40004800

08001ec0 <MX_DMA_Init>:

/**
 * @brief Enable DMA controller clock
 */
static void MX_DMA_Init(void) {
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b082      	sub	sp, #8
 8001ec4:	af00      	add	r7, sp, #0
	/* DMA controller clock enable */
	__HAL_RCC_DMA1_CLK_ENABLE();
 8001ec6:	4b1d      	ldr	r3, [pc, #116]	@ (8001f3c <MX_DMA_Init+0x7c>)
 8001ec8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001ecc:	4a1b      	ldr	r2, [pc, #108]	@ (8001f3c <MX_DMA_Init+0x7c>)
 8001ece:	f043 0301 	orr.w	r3, r3, #1
 8001ed2:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8001ed6:	4b19      	ldr	r3, [pc, #100]	@ (8001f3c <MX_DMA_Init+0x7c>)
 8001ed8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001edc:	f003 0301 	and.w	r3, r3, #1
 8001ee0:	607b      	str	r3, [r7, #4]
 8001ee2:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA1_Stream1_IRQn interrupt configuration (USART2_RX) */
	HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 2, 0);
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	2102      	movs	r1, #2
 8001ee8:	200c      	movs	r0, #12
 8001eea:	f004 fd1e 	bl	800692a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8001eee:	200c      	movs	r0, #12
 8001ef0:	f004 fd35 	bl	800695e <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream2_IRQn interrupt configuration (USART2_TX) */
	HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 2, 0);
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	2102      	movs	r1, #2
 8001ef8:	200d      	movs	r0, #13
 8001efa:	f004 fd16 	bl	800692a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8001efe:	200d      	movs	r0, #13
 8001f00:	f004 fd2d 	bl	800695e <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream3_IRQn interrupt configuration (USART3_RX) */
	HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 2, 0);
 8001f04:	2200      	movs	r2, #0
 8001f06:	2102      	movs	r1, #2
 8001f08:	200e      	movs	r0, #14
 8001f0a:	f004 fd0e 	bl	800692a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8001f0e:	200e      	movs	r0, #14
 8001f10:	f004 fd25 	bl	800695e <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream4_IRQn interrupt configuration (USART3_TX) */
	HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 2, 0);
 8001f14:	2200      	movs	r2, #0
 8001f16:	2102      	movs	r1, #2
 8001f18:	200f      	movs	r0, #15
 8001f1a:	f004 fd06 	bl	800692a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8001f1e:	200f      	movs	r0, #15
 8001f20:	f004 fd1d 	bl	800695e <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream5_IRQn interrupt configuration (SPI2_TX) */
	HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 2, 0);
 8001f24:	2200      	movs	r2, #0
 8001f26:	2102      	movs	r1, #2
 8001f28:	2010      	movs	r0, #16
 8001f2a:	f004 fcfe 	bl	800692a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001f2e:	2010      	movs	r0, #16
 8001f30:	f004 fd15 	bl	800695e <HAL_NVIC_EnableIRQ>
}
 8001f34:	bf00      	nop
 8001f36:	3708      	adds	r7, #8
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	bd80      	pop	{r7, pc}
 8001f3c:	58024400 	.word	0x58024400

08001f40 <MX_GPIO_Init>:

/**
 * @brief GPIO Initialization Function
 */
static void MX_GPIO_Init(void) {
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b08a      	sub	sp, #40	@ 0x28
 8001f44:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8001f46:	f107 0314 	add.w	r3, r7, #20
 8001f4a:	2200      	movs	r2, #0
 8001f4c:	601a      	str	r2, [r3, #0]
 8001f4e:	605a      	str	r2, [r3, #4]
 8001f50:	609a      	str	r2, [r3, #8]
 8001f52:	60da      	str	r2, [r3, #12]
 8001f54:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8001f56:	4b43      	ldr	r3, [pc, #268]	@ (8002064 <MX_GPIO_Init+0x124>)
 8001f58:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001f5c:	4a41      	ldr	r2, [pc, #260]	@ (8002064 <MX_GPIO_Init+0x124>)
 8001f5e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001f62:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001f66:	4b3f      	ldr	r3, [pc, #252]	@ (8002064 <MX_GPIO_Init+0x124>)
 8001f68:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001f6c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f70:	613b      	str	r3, [r7, #16]
 8001f72:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001f74:	4b3b      	ldr	r3, [pc, #236]	@ (8002064 <MX_GPIO_Init+0x124>)
 8001f76:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001f7a:	4a3a      	ldr	r2, [pc, #232]	@ (8002064 <MX_GPIO_Init+0x124>)
 8001f7c:	f043 0304 	orr.w	r3, r3, #4
 8001f80:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001f84:	4b37      	ldr	r3, [pc, #220]	@ (8002064 <MX_GPIO_Init+0x124>)
 8001f86:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001f8a:	f003 0304 	and.w	r3, r3, #4
 8001f8e:	60fb      	str	r3, [r7, #12]
 8001f90:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001f92:	4b34      	ldr	r3, [pc, #208]	@ (8002064 <MX_GPIO_Init+0x124>)
 8001f94:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001f98:	4a32      	ldr	r2, [pc, #200]	@ (8002064 <MX_GPIO_Init+0x124>)
 8001f9a:	f043 0301 	orr.w	r3, r3, #1
 8001f9e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001fa2:	4b30      	ldr	r3, [pc, #192]	@ (8002064 <MX_GPIO_Init+0x124>)
 8001fa4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001fa8:	f003 0301 	and.w	r3, r3, #1
 8001fac:	60bb      	str	r3, [r7, #8]
 8001fae:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001fb0:	4b2c      	ldr	r3, [pc, #176]	@ (8002064 <MX_GPIO_Init+0x124>)
 8001fb2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001fb6:	4a2b      	ldr	r2, [pc, #172]	@ (8002064 <MX_GPIO_Init+0x124>)
 8001fb8:	f043 0302 	orr.w	r3, r3, #2
 8001fbc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001fc0:	4b28      	ldr	r3, [pc, #160]	@ (8002064 <MX_GPIO_Init+0x124>)
 8001fc2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001fc6:	f003 0302 	and.w	r3, r3, #2
 8001fca:	607b      	str	r3, [r7, #4]
 8001fcc:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8001fce:	4b25      	ldr	r3, [pc, #148]	@ (8002064 <MX_GPIO_Init+0x124>)
 8001fd0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001fd4:	4a23      	ldr	r2, [pc, #140]	@ (8002064 <MX_GPIO_Init+0x124>)
 8001fd6:	f043 0310 	orr.w	r3, r3, #16
 8001fda:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001fde:	4b21      	ldr	r3, [pc, #132]	@ (8002064 <MX_GPIO_Init+0x124>)
 8001fe0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001fe4:	f003 0310 	and.w	r3, r3, #16
 8001fe8:	603b      	str	r3, [r7, #0]
 8001fea:	683b      	ldr	r3, [r7, #0]

	/* Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB,
 8001fec:	2201      	movs	r2, #1
 8001fee:	f245 0106 	movw	r1, #20486	@ 0x5006
 8001ff2:	481d      	ldr	r0, [pc, #116]	@ (8002068 <MX_GPIO_Init+0x128>)
 8001ff4:	f007 fd64 	bl	8009ac0 <HAL_GPIO_WritePin>
			SPI2_DC_Pin | KeyRow_1_Pin | SPI2_CS_Pin | SPI2_RST_Pin,
			GPIO_PIN_SET);
	HAL_GPIO_WritePin(GPIOE,
 8001ff8:	2201      	movs	r2, #1
 8001ffa:	f44f 61f0 	mov.w	r1, #1920	@ 0x780
 8001ffe:	481b      	ldr	r0, [pc, #108]	@ (800206c <MX_GPIO_Init+0x12c>)
 8002000:	f007 fd5e 	bl	8009ac0 <HAL_GPIO_WritePin>
			KeyRow_2_Pin | KeyRow_3_Pin | KeyRow_4_Pin | KeyRow_5_Pin,
			GPIO_PIN_SET);

	/* Configure GPIO pins : SPI2_DC_Pin KeyRow_1_Pin SPI2_CS_Pin SPI2_RST_Pin */
	GPIO_InitStruct.Pin = SPI2_DC_Pin | KeyRow_1_Pin | SPI2_CS_Pin
 8002004:	f245 0306 	movw	r3, #20486	@ 0x5006
 8002008:	617b      	str	r3, [r7, #20]
			| SPI2_RST_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800200a:	2301      	movs	r3, #1
 800200c:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800200e:	2300      	movs	r3, #0
 8002010:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002012:	2302      	movs	r3, #2
 8002014:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002016:	f107 0314 	add.w	r3, r7, #20
 800201a:	4619      	mov	r1, r3
 800201c:	4812      	ldr	r0, [pc, #72]	@ (8002068 <MX_GPIO_Init+0x128>)
 800201e:	f007 fb87 	bl	8009730 <HAL_GPIO_Init>

	/* Configure GPIO pins : KeyRow_2_Pin KeyRow_3_Pin KeyRow_4_Pin KeyRow_5_Pin */
	GPIO_InitStruct.Pin = KeyRow_2_Pin | KeyRow_3_Pin | KeyRow_4_Pin
 8002022:	f44f 63f0 	mov.w	r3, #1920	@ 0x780
 8002026:	617b      	str	r3, [r7, #20]
			| KeyRow_5_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002028:	2301      	movs	r3, #1
 800202a:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800202c:	2300      	movs	r3, #0
 800202e:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002030:	2302      	movs	r3, #2
 8002032:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002034:	f107 0314 	add.w	r3, r7, #20
 8002038:	4619      	mov	r1, r3
 800203a:	480c      	ldr	r0, [pc, #48]	@ (800206c <MX_GPIO_Init+0x12c>)
 800203c:	f007 fb78 	bl	8009730 <HAL_GPIO_Init>

	/* Configure GPIO pins : KeyCol_1_Pin KeyCol_2_Pin KeyCol_3_Pin KeyCol_4_Pin */
	GPIO_InitStruct.Pin = KeyCol_1_Pin | KeyCol_2_Pin | KeyCol_3_Pin
 8002040:	f44f 43f0 	mov.w	r3, #30720	@ 0x7800
 8002044:	617b      	str	r3, [r7, #20]
			| KeyCol_4_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002046:	2300      	movs	r3, #0
 8002048:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 800204a:	2301      	movs	r3, #1
 800204c:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800204e:	f107 0314 	add.w	r3, r7, #20
 8002052:	4619      	mov	r1, r3
 8002054:	4805      	ldr	r0, [pc, #20]	@ (800206c <MX_GPIO_Init+0x12c>)
 8002056:	f007 fb6b 	bl	8009730 <HAL_GPIO_Init>
}
 800205a:	bf00      	nop
 800205c:	3728      	adds	r7, #40	@ 0x28
 800205e:	46bd      	mov	sp, r7
 8002060:	bd80      	pop	{r7, pc}
 8002062:	bf00      	nop
 8002064:	58024400 	.word	0x58024400
 8002068:	58020400 	.word	0x58020400
 800206c:	58021000 	.word	0x58021000

08002070 <MPU_Config>:

/**
 * @brief MPU Configuration
 */
static void MPU_Config(void) {
 8002070:	b580      	push	{r7, lr}
 8002072:	b084      	sub	sp, #16
 8002074:	af00      	add	r7, sp, #0
	MPU_Region_InitTypeDef MPU_InitStruct = { 0 };
 8002076:	463b      	mov	r3, r7
 8002078:	2200      	movs	r2, #0
 800207a:	601a      	str	r2, [r3, #0]
 800207c:	605a      	str	r2, [r3, #4]
 800207e:	609a      	str	r2, [r3, #8]
 8002080:	60da      	str	r2, [r3, #12]

	/* Disables the MPU */
	HAL_MPU_Disable();
 8002082:	f004 fc87 	bl	8006994 <HAL_MPU_Disable>

	/** Initializes and configures the Region and the memory to be protected
	 */
	MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8002086:	2301      	movs	r3, #1
 8002088:	703b      	strb	r3, [r7, #0]
	MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 800208a:	2300      	movs	r3, #0
 800208c:	707b      	strb	r3, [r7, #1]
	MPU_InitStruct.BaseAddress = 0x24000000;
 800208e:	f04f 5310 	mov.w	r3, #603979776	@ 0x24000000
 8002092:	607b      	str	r3, [r7, #4]
	MPU_InitStruct.Size = MPU_REGION_SIZE_512KB;
 8002094:	2312      	movs	r3, #18
 8002096:	723b      	strb	r3, [r7, #8]
	MPU_InitStruct.SubRegionDisable = 0x00;
 8002098:	2300      	movs	r3, #0
 800209a:	727b      	strb	r3, [r7, #9]
	MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 800209c:	2303      	movs	r3, #3
 800209e:	72fb      	strb	r3, [r7, #11]
	MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 80020a0:	2300      	movs	r3, #0
 80020a2:	733b      	strb	r3, [r7, #12]
	MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 80020a4:	2300      	movs	r3, #0
 80020a6:	737b      	strb	r3, [r7, #13]
	MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
 80020a8:	2301      	movs	r3, #1
 80020aa:	73bb      	strb	r3, [r7, #14]
	MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
 80020ac:	2301      	movs	r3, #1
 80020ae:	73fb      	strb	r3, [r7, #15]

	HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80020b0:	463b      	mov	r3, r7
 80020b2:	4618      	mov	r0, r3
 80020b4:	f004 fca6 	bl	8006a04 <HAL_MPU_ConfigRegion>
	/* Enables the MPU */
	HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 80020b8:	2004      	movs	r0, #4
 80020ba:	f004 fc83 	bl	80069c4 <HAL_MPU_Enable>
}
 80020be:	bf00      	nop
 80020c0:	3710      	adds	r7, #16
 80020c2:	46bd      	mov	sp, r7
 80020c4:	bd80      	pop	{r7, pc}

080020c6 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80020c6:	b580      	push	{r7, lr}
 80020c8:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80020ca:	b672      	cpsid	i
}
 80020cc:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	__disable_irq();
	while (1) {
		CDC_LOG_Task();
 80020ce:	f7fe fd07 	bl	8000ae0 <CDC_LOG_Task>
 80020d2:	e7fc      	b.n	80020ce <Error_Handler+0x8>

080020d4 <PumpProto_Task>:
    const PumpProtoVTable *vt;
    void *ctx;
} PumpProto;

static inline void PumpProto_Task(PumpProto *p)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	b082      	sub	sp, #8
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
    if (p && p->vt && p->vt->task) p->vt->task(p->ctx);
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d00f      	beq.n	8002102 <PumpProto_Task+0x2e>
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d00b      	beq.n	8002102 <PumpProto_Task+0x2e>
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d006      	beq.n	8002102 <PumpProto_Task+0x2e>
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	687a      	ldr	r2, [r7, #4]
 80020fc:	6852      	ldr	r2, [r2, #4]
 80020fe:	4610      	mov	r0, r2
 8002100:	4798      	blx	r3
}
 8002102:	bf00      	nop
 8002104:	3708      	adds	r7, #8
 8002106:	46bd      	mov	sp, r7
 8002108:	bd80      	pop	{r7, pc}

0800210a <PumpProto_IsIdle>:

static inline bool PumpProto_IsIdle(PumpProto *p)
{
 800210a:	b580      	push	{r7, lr}
 800210c:	b082      	sub	sp, #8
 800210e:	af00      	add	r7, sp, #0
 8002110:	6078      	str	r0, [r7, #4]
    if (p && p->vt && p->vt->is_idle) return p->vt->is_idle(p->ctx);
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	2b00      	cmp	r3, #0
 8002116:	d011      	beq.n	800213c <PumpProto_IsIdle+0x32>
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	2b00      	cmp	r3, #0
 800211e:	d00d      	beq.n	800213c <PumpProto_IsIdle+0x32>
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	685b      	ldr	r3, [r3, #4]
 8002126:	2b00      	cmp	r3, #0
 8002128:	d008      	beq.n	800213c <PumpProto_IsIdle+0x32>
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	685b      	ldr	r3, [r3, #4]
 8002130:	687a      	ldr	r2, [r7, #4]
 8002132:	6852      	ldr	r2, [r2, #4]
 8002134:	4610      	mov	r0, r2
 8002136:	4798      	blx	r3
 8002138:	4603      	mov	r3, r0
 800213a:	e000      	b.n	800213e <PumpProto_IsIdle+0x34>
    return false;
 800213c:	2300      	movs	r3, #0
}
 800213e:	4618      	mov	r0, r3
 8002140:	3708      	adds	r7, #8
 8002142:	46bd      	mov	sp, r7
 8002144:	bd80      	pop	{r7, pc}

08002146 <PumpProto_PollStatus>:

static inline PumpProtoResult PumpProto_PollStatus(PumpProto *p, uint8_t ctrl, uint8_t slave)
{
 8002146:	b580      	push	{r7, lr}
 8002148:	b082      	sub	sp, #8
 800214a:	af00      	add	r7, sp, #0
 800214c:	6078      	str	r0, [r7, #4]
 800214e:	460b      	mov	r3, r1
 8002150:	70fb      	strb	r3, [r7, #3]
 8002152:	4613      	mov	r3, r2
 8002154:	70bb      	strb	r3, [r7, #2]
    if (p == NULL || p->vt == NULL || p->vt->send_poll_status == NULL) return PUMP_PROTO_ERR;
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	2b00      	cmp	r3, #0
 800215a:	d008      	beq.n	800216e <PumpProto_PollStatus+0x28>
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	2b00      	cmp	r3, #0
 8002162:	d004      	beq.n	800216e <PumpProto_PollStatus+0x28>
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	689b      	ldr	r3, [r3, #8]
 800216a:	2b00      	cmp	r3, #0
 800216c:	d101      	bne.n	8002172 <PumpProto_PollStatus+0x2c>
 800216e:	2302      	movs	r3, #2
 8002170:	e008      	b.n	8002184 <PumpProto_PollStatus+0x3e>
    return p->vt->send_poll_status(p->ctx, ctrl, slave);
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	689b      	ldr	r3, [r3, #8]
 8002178:	687a      	ldr	r2, [r7, #4]
 800217a:	6850      	ldr	r0, [r2, #4]
 800217c:	78ba      	ldrb	r2, [r7, #2]
 800217e:	78f9      	ldrb	r1, [r7, #3]
 8002180:	4798      	blx	r3
 8002182:	4603      	mov	r3, r0
}
 8002184:	4618      	mov	r0, r3
 8002186:	3708      	adds	r7, #8
 8002188:	46bd      	mov	sp, r7
 800218a:	bd80      	pop	{r7, pc}

0800218c <PumpProto_PopEvent>:
    if (p == NULL || p->vt == NULL || p->vt->request_totalizer == NULL) return PUMP_PROTO_ERR;
    return p->vt->request_totalizer(p->ctx, ctrl, slave, nozzle);
}

static inline bool PumpProto_PopEvent(PumpProto *p, PumpEvent *out)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	b082      	sub	sp, #8
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
 8002194:	6039      	str	r1, [r7, #0]
    if (p && p->vt && p->vt->pop_event) return p->vt->pop_event(p->ctx, out);
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	2b00      	cmp	r3, #0
 800219a:	d012      	beq.n	80021c2 <PumpProto_PopEvent+0x36>
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d00e      	beq.n	80021c2 <PumpProto_PopEvent+0x36>
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	691b      	ldr	r3, [r3, #16]
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d009      	beq.n	80021c2 <PumpProto_PopEvent+0x36>
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	691b      	ldr	r3, [r3, #16]
 80021b4:	687a      	ldr	r2, [r7, #4]
 80021b6:	6852      	ldr	r2, [r2, #4]
 80021b8:	6839      	ldr	r1, [r7, #0]
 80021ba:	4610      	mov	r0, r2
 80021bc:	4798      	blx	r3
 80021be:	4603      	mov	r3, r0
 80021c0:	e000      	b.n	80021c4 <PumpProto_PopEvent+0x38>
    return false;
 80021c2:	2300      	movs	r3, #0
}
 80021c4:	4618      	mov	r0, r3
 80021c6:	3708      	adds	r7, #8
 80021c8:	46bd      	mov	sp, r7
 80021ca:	bd80      	pop	{r7, pc}

080021cc <PumpMgr_Init>:
#include "stm32h7xx_hal.h"
#include <string.h>
#include <stdio.h>

void PumpMgr_Init(PumpMgr *m, uint32_t poll_period_ms)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b084      	sub	sp, #16
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
 80021d4:	6039      	str	r1, [r7, #0]
    if (m == NULL) return;
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d018      	beq.n	800220e <PumpMgr_Init+0x42>
    memset(m, 0, sizeof(*m));
 80021dc:	2298      	movs	r2, #152	@ 0x98
 80021de:	2100      	movs	r1, #0
 80021e0:	6878      	ldr	r0, [r7, #4]
 80021e2:	f016 fb8d 	bl	8018900 <memset>
    m->poll_period_ms = poll_period_ms;
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	683a      	ldr	r2, [r7, #0]
 80021ea:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    for (uint8_t i = 0u; i < (uint8_t)PUMP_MGR_MAX_PUMPS; i++)
 80021ee:	2300      	movs	r3, #0
 80021f0:	73fb      	strb	r3, [r7, #15]
 80021f2:	e008      	b.n	8002206 <PumpMgr_Init+0x3a>
    {
        m->next_poll_ms[i] = 0u;
 80021f4:	7bfa      	ldrb	r2, [r7, #15]
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	3222      	adds	r2, #34	@ 0x22
 80021fa:	2100      	movs	r1, #0
 80021fc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (uint8_t i = 0u; i < (uint8_t)PUMP_MGR_MAX_PUMPS; i++)
 8002200:	7bfb      	ldrb	r3, [r7, #15]
 8002202:	3301      	adds	r3, #1
 8002204:	73fb      	strb	r3, [r7, #15]
 8002206:	7bfb      	ldrb	r3, [r7, #15]
 8002208:	2b03      	cmp	r3, #3
 800220a:	d9f3      	bls.n	80021f4 <PumpMgr_Init+0x28>
 800220c:	e000      	b.n	8002210 <PumpMgr_Init+0x44>
    if (m == NULL) return;
 800220e:	bf00      	nop
    }
}
 8002210:	3710      	adds	r7, #16
 8002212:	46bd      	mov	sp, r7
 8002214:	bd80      	pop	{r7, pc}

08002216 <PumpMgr_Add>:

bool PumpMgr_Add(PumpMgr *m, uint8_t id, PumpProto *proto, uint8_t ctrl_addr, uint8_t slave_addr)
{
 8002216:	b580      	push	{r7, lr}
 8002218:	b086      	sub	sp, #24
 800221a:	af00      	add	r7, sp, #0
 800221c:	60f8      	str	r0, [r7, #12]
 800221e:	607a      	str	r2, [r7, #4]
 8002220:	461a      	mov	r2, r3
 8002222:	460b      	mov	r3, r1
 8002224:	72fb      	strb	r3, [r7, #11]
 8002226:	4613      	mov	r3, r2
 8002228:	72bb      	strb	r3, [r7, #10]
    if (m == NULL || proto == NULL) return false;
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	2b00      	cmp	r3, #0
 800222e:	d002      	beq.n	8002236 <PumpMgr_Add+0x20>
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	2b00      	cmp	r3, #0
 8002234:	d101      	bne.n	800223a <PumpMgr_Add+0x24>
 8002236:	2300      	movs	r3, #0
 8002238:	e05d      	b.n	80022f6 <PumpMgr_Add+0xe0>
    if (m->count >= (uint8_t)PUMP_MGR_MAX_PUMPS) return false;
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8002240:	2b03      	cmp	r3, #3
 8002242:	d901      	bls.n	8002248 <PumpMgr_Add+0x32>
 8002244:	2300      	movs	r3, #0
 8002246:	e056      	b.n	80022f6 <PumpMgr_Add+0xe0>

    /* Ensure unique id */
    for (uint8_t i = 0u; i < m->count; i++)
 8002248:	2300      	movs	r3, #0
 800224a:	75fb      	strb	r3, [r7, #23]
 800224c:	e00c      	b.n	8002268 <PumpMgr_Add+0x52>
    {
        if (m->pumps[i].id == id) return false;
 800224e:	7dfb      	ldrb	r3, [r7, #23]
 8002250:	68fa      	ldr	r2, [r7, #12]
 8002252:	015b      	lsls	r3, r3, #5
 8002254:	4413      	add	r3, r2
 8002256:	781b      	ldrb	r3, [r3, #0]
 8002258:	7afa      	ldrb	r2, [r7, #11]
 800225a:	429a      	cmp	r2, r3
 800225c:	d101      	bne.n	8002262 <PumpMgr_Add+0x4c>
 800225e:	2300      	movs	r3, #0
 8002260:	e049      	b.n	80022f6 <PumpMgr_Add+0xe0>
    for (uint8_t i = 0u; i < m->count; i++)
 8002262:	7dfb      	ldrb	r3, [r7, #23]
 8002264:	3301      	adds	r3, #1
 8002266:	75fb      	strb	r3, [r7, #23]
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800226e:	7dfa      	ldrb	r2, [r7, #23]
 8002270:	429a      	cmp	r2, r3
 8002272:	d3ec      	bcc.n	800224e <PumpMgr_Add+0x38>
    }

    PumpDevice *d = &m->pumps[m->count];
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800227a:	015b      	lsls	r3, r3, #5
 800227c:	68fa      	ldr	r2, [r7, #12]
 800227e:	4413      	add	r3, r2
 8002280:	613b      	str	r3, [r7, #16]
    memset(d, 0, sizeof(*d));
 8002282:	2220      	movs	r2, #32
 8002284:	2100      	movs	r1, #0
 8002286:	6938      	ldr	r0, [r7, #16]
 8002288:	f016 fb3a 	bl	8018900 <memset>
    d->id = id;
 800228c:	693b      	ldr	r3, [r7, #16]
 800228e:	7afa      	ldrb	r2, [r7, #11]
 8002290:	701a      	strb	r2, [r3, #0]
    d->proto = *proto;  /* Copy struct */
 8002292:	693b      	ldr	r3, [r7, #16]
 8002294:	687a      	ldr	r2, [r7, #4]
 8002296:	3304      	adds	r3, #4
 8002298:	e892 0003 	ldmia.w	r2, {r0, r1}
 800229c:	e883 0003 	stmia.w	r3, {r0, r1}
    d->ctrl_addr = ctrl_addr;
 80022a0:	693b      	ldr	r3, [r7, #16]
 80022a2:	7aba      	ldrb	r2, [r7, #10]
 80022a4:	731a      	strb	r2, [r3, #12]
    d->slave_addr = slave_addr;
 80022a6:	693b      	ldr	r3, [r7, #16]
 80022a8:	f897 2020 	ldrb.w	r2, [r7, #32]
 80022ac:	735a      	strb	r2, [r3, #13]
    d->price = 0u;
 80022ae:	693b      	ldr	r3, [r7, #16]
 80022b0:	2200      	movs	r2, #0
 80022b2:	611a      	str	r2, [r3, #16]
    d->status = 0u;
 80022b4:	693b      	ldr	r3, [r7, #16]
 80022b6:	2200      	movs	r2, #0
 80022b8:	751a      	strb	r2, [r3, #20]
    d->nozzle = 0u;
 80022ba:	693b      	ldr	r3, [r7, #16]
 80022bc:	2200      	movs	r2, #0
 80022be:	755a      	strb	r2, [r3, #21]
    d->last_status_ms = 0u;
 80022c0:	693b      	ldr	r3, [r7, #16]
 80022c2:	2200      	movs	r2, #0
 80022c4:	619a      	str	r2, [r3, #24]
    d->last_error = 0u;
 80022c6:	693b      	ldr	r3, [r7, #16]
 80022c8:	2200      	movs	r2, #0
 80022ca:	771a      	strb	r2, [r3, #28]
    d->fail_count = 0u;
 80022cc:	693b      	ldr	r3, [r7, #16]
 80022ce:	2200      	movs	r2, #0
 80022d0:	775a      	strb	r2, [r3, #29]

    m->next_poll_ms[m->count] = 0u;
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80022d8:	461a      	mov	r2, r3
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	3222      	adds	r2, #34	@ 0x22
 80022de:	2100      	movs	r1, #0
 80022e0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    m->count++;
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80022ea:	3301      	adds	r3, #1
 80022ec:	b2da      	uxtb	r2, r3
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
    return true;
 80022f4:	2301      	movs	r3, #1
}
 80022f6:	4618      	mov	r0, r3
 80022f8:	3718      	adds	r7, #24
 80022fa:	46bd      	mov	sp, r7
 80022fc:	bd80      	pop	{r7, pc}

080022fe <PumpMgr_Get>:

PumpDevice *PumpMgr_Get(PumpMgr *m, uint8_t id)
{
 80022fe:	b480      	push	{r7}
 8002300:	b085      	sub	sp, #20
 8002302:	af00      	add	r7, sp, #0
 8002304:	6078      	str	r0, [r7, #4]
 8002306:	460b      	mov	r3, r1
 8002308:	70fb      	strb	r3, [r7, #3]
    if (m == NULL) return NULL;
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	2b00      	cmp	r3, #0
 800230e:	d101      	bne.n	8002314 <PumpMgr_Get+0x16>
 8002310:	2300      	movs	r3, #0
 8002312:	e019      	b.n	8002348 <PumpMgr_Get+0x4a>
    for (uint8_t i = 0u; i < m->count; i++)
 8002314:	2300      	movs	r3, #0
 8002316:	73fb      	strb	r3, [r7, #15]
 8002318:	e00f      	b.n	800233a <PumpMgr_Get+0x3c>
    {
        if (m->pumps[i].id == id) return &m->pumps[i];
 800231a:	7bfb      	ldrb	r3, [r7, #15]
 800231c:	687a      	ldr	r2, [r7, #4]
 800231e:	015b      	lsls	r3, r3, #5
 8002320:	4413      	add	r3, r2
 8002322:	781b      	ldrb	r3, [r3, #0]
 8002324:	78fa      	ldrb	r2, [r7, #3]
 8002326:	429a      	cmp	r2, r3
 8002328:	d104      	bne.n	8002334 <PumpMgr_Get+0x36>
 800232a:	7bfb      	ldrb	r3, [r7, #15]
 800232c:	015b      	lsls	r3, r3, #5
 800232e:	687a      	ldr	r2, [r7, #4]
 8002330:	4413      	add	r3, r2
 8002332:	e009      	b.n	8002348 <PumpMgr_Get+0x4a>
    for (uint8_t i = 0u; i < m->count; i++)
 8002334:	7bfb      	ldrb	r3, [r7, #15]
 8002336:	3301      	adds	r3, #1
 8002338:	73fb      	strb	r3, [r7, #15]
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8002340:	7bfa      	ldrb	r2, [r7, #15]
 8002342:	429a      	cmp	r2, r3
 8002344:	d3e9      	bcc.n	800231a <PumpMgr_Get+0x1c>
    }
    return NULL;
 8002346:	2300      	movs	r3, #0
}
 8002348:	4618      	mov	r0, r3
 800234a:	3714      	adds	r7, #20
 800234c:	46bd      	mov	sp, r7
 800234e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002352:	4770      	bx	lr

08002354 <PumpMgr_GetConst>:

const PumpDevice *PumpMgr_GetConst(const PumpMgr *m, uint8_t id)
{
 8002354:	b480      	push	{r7}
 8002356:	b085      	sub	sp, #20
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
 800235c:	460b      	mov	r3, r1
 800235e:	70fb      	strb	r3, [r7, #3]
    if (m == NULL) return NULL;
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	2b00      	cmp	r3, #0
 8002364:	d101      	bne.n	800236a <PumpMgr_GetConst+0x16>
 8002366:	2300      	movs	r3, #0
 8002368:	e019      	b.n	800239e <PumpMgr_GetConst+0x4a>
    for (uint8_t i = 0u; i < m->count; i++)
 800236a:	2300      	movs	r3, #0
 800236c:	73fb      	strb	r3, [r7, #15]
 800236e:	e00f      	b.n	8002390 <PumpMgr_GetConst+0x3c>
    {
        if (m->pumps[i].id == id) return &m->pumps[i];
 8002370:	7bfb      	ldrb	r3, [r7, #15]
 8002372:	687a      	ldr	r2, [r7, #4]
 8002374:	015b      	lsls	r3, r3, #5
 8002376:	4413      	add	r3, r2
 8002378:	781b      	ldrb	r3, [r3, #0]
 800237a:	78fa      	ldrb	r2, [r7, #3]
 800237c:	429a      	cmp	r2, r3
 800237e:	d104      	bne.n	800238a <PumpMgr_GetConst+0x36>
 8002380:	7bfb      	ldrb	r3, [r7, #15]
 8002382:	015b      	lsls	r3, r3, #5
 8002384:	687a      	ldr	r2, [r7, #4]
 8002386:	4413      	add	r3, r2
 8002388:	e009      	b.n	800239e <PumpMgr_GetConst+0x4a>
    for (uint8_t i = 0u; i < m->count; i++)
 800238a:	7bfb      	ldrb	r3, [r7, #15]
 800238c:	3301      	adds	r3, #1
 800238e:	73fb      	strb	r3, [r7, #15]
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8002396:	7bfa      	ldrb	r2, [r7, #15]
 8002398:	429a      	cmp	r2, r3
 800239a:	d3e9      	bcc.n	8002370 <PumpMgr_GetConst+0x1c>
    }
    return NULL;
 800239c:	2300      	movs	r3, #0
}
 800239e:	4618      	mov	r0, r3
 80023a0:	3714      	adds	r7, #20
 80023a2:	46bd      	mov	sp, r7
 80023a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a8:	4770      	bx	lr

080023aa <PumpMgr_SetPrice>:

bool PumpMgr_SetPrice(PumpMgr *m, uint8_t id, uint32_t price)
{
 80023aa:	b580      	push	{r7, lr}
 80023ac:	b086      	sub	sp, #24
 80023ae:	af00      	add	r7, sp, #0
 80023b0:	60f8      	str	r0, [r7, #12]
 80023b2:	460b      	mov	r3, r1
 80023b4:	607a      	str	r2, [r7, #4]
 80023b6:	72fb      	strb	r3, [r7, #11]
    PumpDevice *d = PumpMgr_Get(m, id);
 80023b8:	7afb      	ldrb	r3, [r7, #11]
 80023ba:	4619      	mov	r1, r3
 80023bc:	68f8      	ldr	r0, [r7, #12]
 80023be:	f7ff ff9e 	bl	80022fe <PumpMgr_Get>
 80023c2:	6178      	str	r0, [r7, #20]
    if (d == NULL) return false;
 80023c4:	697b      	ldr	r3, [r7, #20]
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d101      	bne.n	80023ce <PumpMgr_SetPrice+0x24>
 80023ca:	2300      	movs	r3, #0
 80023cc:	e003      	b.n	80023d6 <PumpMgr_SetPrice+0x2c>
    d->price = price;
 80023ce:	697b      	ldr	r3, [r7, #20]
 80023d0:	687a      	ldr	r2, [r7, #4]
 80023d2:	611a      	str	r2, [r3, #16]
    return true;
 80023d4:	2301      	movs	r3, #1
}
 80023d6:	4618      	mov	r0, r3
 80023d8:	3718      	adds	r7, #24
 80023da:	46bd      	mov	sp, r7
 80023dc:	bd80      	pop	{r7, pc}

080023de <PumpMgr_SetSlaveAddr>:
    if (d == NULL) return 0u;
    return d->price;
}

bool PumpMgr_SetSlaveAddr(PumpMgr *m, uint8_t id, uint8_t slave_addr)
{
 80023de:	b580      	push	{r7, lr}
 80023e0:	b084      	sub	sp, #16
 80023e2:	af00      	add	r7, sp, #0
 80023e4:	6078      	str	r0, [r7, #4]
 80023e6:	460b      	mov	r3, r1
 80023e8:	70fb      	strb	r3, [r7, #3]
 80023ea:	4613      	mov	r3, r2
 80023ec:	70bb      	strb	r3, [r7, #2]
    PumpDevice *d = PumpMgr_Get(m, id);
 80023ee:	78fb      	ldrb	r3, [r7, #3]
 80023f0:	4619      	mov	r1, r3
 80023f2:	6878      	ldr	r0, [r7, #4]
 80023f4:	f7ff ff83 	bl	80022fe <PumpMgr_Get>
 80023f8:	60f8      	str	r0, [r7, #12]
    if (d == NULL) return false;
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d101      	bne.n	8002404 <PumpMgr_SetSlaveAddr+0x26>
 8002400:	2300      	movs	r3, #0
 8002402:	e003      	b.n	800240c <PumpMgr_SetSlaveAddr+0x2e>
    d->slave_addr = slave_addr;
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	78ba      	ldrb	r2, [r7, #2]
 8002408:	735a      	strb	r2, [r3, #13]
    return true;
 800240a:	2301      	movs	r3, #1
}
 800240c:	4618      	mov	r0, r3
 800240e:	3710      	adds	r7, #16
 8002410:	46bd      	mov	sp, r7
 8002412:	bd80      	pop	{r7, pc}

08002414 <PumpMgr_SetCtrlAddr>:
    if (d == NULL) return 0u;
    return d->slave_addr;
}

bool PumpMgr_SetCtrlAddr(PumpMgr *m, uint8_t id, uint8_t ctrl_addr)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	b084      	sub	sp, #16
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
 800241c:	460b      	mov	r3, r1
 800241e:	70fb      	strb	r3, [r7, #3]
 8002420:	4613      	mov	r3, r2
 8002422:	70bb      	strb	r3, [r7, #2]
    PumpDevice *d = PumpMgr_Get(m, id);
 8002424:	78fb      	ldrb	r3, [r7, #3]
 8002426:	4619      	mov	r1, r3
 8002428:	6878      	ldr	r0, [r7, #4]
 800242a:	f7ff ff68 	bl	80022fe <PumpMgr_Get>
 800242e:	60f8      	str	r0, [r7, #12]
    if (d == NULL) return false;
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	2b00      	cmp	r3, #0
 8002434:	d101      	bne.n	800243a <PumpMgr_SetCtrlAddr+0x26>
 8002436:	2300      	movs	r3, #0
 8002438:	e003      	b.n	8002442 <PumpMgr_SetCtrlAddr+0x2e>
    d->ctrl_addr = ctrl_addr;
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	78ba      	ldrb	r2, [r7, #2]
 800243e:	731a      	strb	r2, [r3, #12]
    return true;
 8002440:	2301      	movs	r3, #1
}
 8002442:	4618      	mov	r0, r3
 8002444:	3710      	adds	r7, #16
 8002446:	46bd      	mov	sp, r7
 8002448:	bd80      	pop	{r7, pc}
	...

0800244c <pumpmgr_handle_event>:

    return PUMP_PROTO_ERR;
}

static void pumpmgr_handle_event(PumpMgr *m, const PumpEvent *ev)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	b084      	sub	sp, #16
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
 8002454:	6039      	str	r1, [r7, #0]
    if (m == NULL || ev == NULL) return;
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	2b00      	cmp	r3, #0
 800245a:	d04c      	beq.n	80024f6 <pumpmgr_handle_event+0xaa>
 800245c:	683b      	ldr	r3, [r7, #0]
 800245e:	2b00      	cmp	r3, #0
 8002460:	d049      	beq.n	80024f6 <pumpmgr_handle_event+0xaa>

    /* Find matching device by address */
    for (uint8_t i = 0u; i < m->count; i++)
 8002462:	2300      	movs	r3, #0
 8002464:	73fb      	strb	r3, [r7, #15]
 8002466:	e03f      	b.n	80024e8 <pumpmgr_handle_event+0x9c>
    {
        PumpDevice *d = &m->pumps[i];
 8002468:	7bfb      	ldrb	r3, [r7, #15]
 800246a:	015b      	lsls	r3, r3, #5
 800246c:	687a      	ldr	r2, [r7, #4]
 800246e:	4413      	add	r3, r2
 8002470:	60bb      	str	r3, [r7, #8]
        if (d->ctrl_addr == ev->ctrl_addr && d->slave_addr == ev->slave_addr)
 8002472:	68bb      	ldr	r3, [r7, #8]
 8002474:	7b1a      	ldrb	r2, [r3, #12]
 8002476:	683b      	ldr	r3, [r7, #0]
 8002478:	785b      	ldrb	r3, [r3, #1]
 800247a:	429a      	cmp	r2, r3
 800247c:	d131      	bne.n	80024e2 <pumpmgr_handle_event+0x96>
 800247e:	68bb      	ldr	r3, [r7, #8]
 8002480:	7b5a      	ldrb	r2, [r3, #13]
 8002482:	683b      	ldr	r3, [r7, #0]
 8002484:	789b      	ldrb	r3, [r3, #2]
 8002486:	429a      	cmp	r2, r3
 8002488:	d12b      	bne.n	80024e2 <pumpmgr_handle_event+0x96>
        {
            if (ev->type == PUMP_EVT_STATUS)
 800248a:	683b      	ldr	r3, [r7, #0]
 800248c:	781b      	ldrb	r3, [r3, #0]
 800248e:	2b01      	cmp	r3, #1
 8002490:	d113      	bne.n	80024ba <pumpmgr_handle_event+0x6e>
            {
                /* OLD format - no union */
                d->status = ev->status;
 8002492:	683b      	ldr	r3, [r7, #0]
 8002494:	78da      	ldrb	r2, [r3, #3]
 8002496:	68bb      	ldr	r3, [r7, #8]
 8002498:	751a      	strb	r2, [r3, #20]
                d->nozzle = ev->nozzle;
 800249a:	683b      	ldr	r3, [r7, #0]
 800249c:	791a      	ldrb	r2, [r3, #4]
 800249e:	68bb      	ldr	r3, [r7, #8]
 80024a0:	755a      	strb	r2, [r3, #21]
                d->last_status_ms = HAL_GetTick();
 80024a2:	f004 f92b 	bl	80066fc <HAL_GetTick>
 80024a6:	4602      	mov	r2, r0
 80024a8:	68bb      	ldr	r3, [r7, #8]
 80024aa:	619a      	str	r2, [r3, #24]
                d->last_error = 0u;
 80024ac:	68bb      	ldr	r3, [r7, #8]
 80024ae:	2200      	movs	r2, #0
 80024b0:	771a      	strb	r2, [r3, #28]
                d->fail_count = 0u;
 80024b2:	68bb      	ldr	r3, [r7, #8]
 80024b4:	2200      	movs	r2, #0
 80024b6:	775a      	strb	r2, [r3, #29]
 80024b8:	e013      	b.n	80024e2 <pumpmgr_handle_event+0x96>
            }
            else if (ev->type == PUMP_EVT_ERROR)
 80024ba:	683b      	ldr	r3, [r7, #0]
 80024bc:	781b      	ldrb	r3, [r3, #0]
 80024be:	2b02      	cmp	r3, #2
 80024c0:	d108      	bne.n	80024d4 <pumpmgr_handle_event+0x88>
            {
                /* OLD format - no union */
                d->last_error = ev->error_code;
 80024c2:	683b      	ldr	r3, [r7, #0]
 80024c4:	795a      	ldrb	r2, [r3, #5]
 80024c6:	68bb      	ldr	r3, [r7, #8]
 80024c8:	771a      	strb	r2, [r3, #28]
                d->fail_count = ev->fail_count;
 80024ca:	683b      	ldr	r3, [r7, #0]
 80024cc:	799a      	ldrb	r2, [r3, #6]
 80024ce:	68bb      	ldr	r3, [r7, #8]
 80024d0:	775a      	strb	r2, [r3, #29]
 80024d2:	e006      	b.n	80024e2 <pumpmgr_handle_event+0x96>
            }
            else if (ev->type == PUMP_EVT_TOTALIZER)
 80024d4:	683b      	ldr	r3, [r7, #0]
 80024d6:	781b      	ldrb	r3, [r3, #0]
 80024d8:	2b03      	cmp	r3, #3
 80024da:	d102      	bne.n	80024e2 <pumpmgr_handle_event+0x96>
            {
                /* Log totalizer event */
                CDC_Log("PumpMgr: Totalizer event");
 80024dc:	4808      	ldr	r0, [pc, #32]	@ (8002500 <pumpmgr_handle_event+0xb4>)
 80024de:	f7fe faeb 	bl	8000ab8 <CDC_Log>
    for (uint8_t i = 0u; i < m->count; i++)
 80024e2:	7bfb      	ldrb	r3, [r7, #15]
 80024e4:	3301      	adds	r3, #1
 80024e6:	73fb      	strb	r3, [r7, #15]
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80024ee:	7bfa      	ldrb	r2, [r7, #15]
 80024f0:	429a      	cmp	r2, r3
 80024f2:	d3b9      	bcc.n	8002468 <pumpmgr_handle_event+0x1c>
 80024f4:	e000      	b.n	80024f8 <pumpmgr_handle_event+0xac>
    if (m == NULL || ev == NULL) return;
 80024f6:	bf00      	nop
            }
        }
    }
}
 80024f8:	3710      	adds	r7, #16
 80024fa:	46bd      	mov	sp, r7
 80024fc:	bd80      	pop	{r7, pc}
 80024fe:	bf00      	nop
 8002500:	08019390 	.word	0x08019390

08002504 <PumpMgr_Task>:

    return false;
}

void PumpMgr_Task(PumpMgr *m)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	b090      	sub	sp, #64	@ 0x40
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
    if (m == NULL) return;
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	2b00      	cmp	r3, #0
 8002510:	f000 80c0 	beq.w	8002694 <PumpMgr_Task+0x190>
    uint32_t now = HAL_GetTick();
 8002514:	f004 f8f2 	bl	80066fc <HAL_GetTick>
 8002518:	6378      	str	r0, [r7, #52]	@ 0x34

    /* Build unique protocol list */
    PumpProto *protos[PUMP_MGR_MAX_PUMPS];
    uint8_t proto_count = 0u;
 800251a:	2300      	movs	r3, #0
 800251c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    for (uint8_t i = 0u; i < m->count; i++)
 8002520:	2300      	movs	r3, #0
 8002522:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 8002526:	e041      	b.n	80025ac <PumpMgr_Task+0xa8>
    {
        PumpProto *p = &m->pumps[i].proto;
 8002528:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800252c:	015b      	lsls	r3, r3, #5
 800252e:	687a      	ldr	r2, [r7, #4]
 8002530:	4413      	add	r3, r2
 8002532:	3304      	adds	r3, #4
 8002534:	62bb      	str	r3, [r7, #40]	@ 0x28

        bool seen = false;
 8002536:	2300      	movs	r3, #0
 8002538:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
        for (uint8_t j = 0u; j < proto_count; j++)
 800253c:	2300      	movs	r3, #0
 800253e:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
 8002542:	e012      	b.n	800256a <PumpMgr_Task+0x66>
        {
            if (protos[j] == p)
 8002544:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8002548:	009b      	lsls	r3, r3, #2
 800254a:	3340      	adds	r3, #64	@ 0x40
 800254c:	443b      	add	r3, r7
 800254e:	f853 3c28 	ldr.w	r3, [r3, #-40]
 8002552:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002554:	429a      	cmp	r2, r3
 8002556:	d103      	bne.n	8002560 <PumpMgr_Task+0x5c>
            {
                seen = true;
 8002558:	2301      	movs	r3, #1
 800255a:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
                break;
 800255e:	e00a      	b.n	8002576 <PumpMgr_Task+0x72>
        for (uint8_t j = 0u; j < proto_count; j++)
 8002560:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8002564:	3301      	adds	r3, #1
 8002566:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
 800256a:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 800256e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8002572:	429a      	cmp	r2, r3
 8002574:	d3e6      	bcc.n	8002544 <PumpMgr_Task+0x40>
            }
        }

        if (!seen && proto_count < (uint8_t)PUMP_MGR_MAX_PUMPS)
 8002576:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 800257a:	f083 0301 	eor.w	r3, r3, #1
 800257e:	b2db      	uxtb	r3, r3
 8002580:	2b00      	cmp	r3, #0
 8002582:	d00e      	beq.n	80025a2 <PumpMgr_Task+0x9e>
 8002584:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8002588:	2b03      	cmp	r3, #3
 800258a:	d80a      	bhi.n	80025a2 <PumpMgr_Task+0x9e>
        {
            protos[proto_count++] = p;
 800258c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8002590:	1c5a      	adds	r2, r3, #1
 8002592:	f887 203f 	strb.w	r2, [r7, #63]	@ 0x3f
 8002596:	009b      	lsls	r3, r3, #2
 8002598:	3340      	adds	r3, #64	@ 0x40
 800259a:	443b      	add	r3, r7
 800259c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800259e:	f843 2c28 	str.w	r2, [r3, #-40]
    for (uint8_t i = 0u; i < m->count; i++)
 80025a2:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 80025a6:	3301      	adds	r3, #1
 80025a8:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80025b2:	f897 203e 	ldrb.w	r2, [r7, #62]	@ 0x3e
 80025b6:	429a      	cmp	r2, r3
 80025b8:	d3b6      	bcc.n	8002528 <PumpMgr_Task+0x24>
        }
    }

    /* 1) Drive protocols and consume their events */
    for (uint8_t i = 0u; i < proto_count; i++)
 80025ba:	2300      	movs	r3, #0
 80025bc:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
 80025c0:	e01f      	b.n	8002602 <PumpMgr_Task+0xfe>
    {
        PumpProto *p = protos[i];
 80025c2:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80025c6:	009b      	lsls	r3, r3, #2
 80025c8:	3340      	adds	r3, #64	@ 0x40
 80025ca:	443b      	add	r3, r7
 80025cc:	f853 3c28 	ldr.w	r3, [r3, #-40]
 80025d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        PumpProto_Task(p);
 80025d2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80025d4:	f7ff fd7e 	bl	80020d4 <PumpProto_Task>

        PumpEvent ev;
        while (PumpProto_PopEvent(p, &ev))
 80025d8:	e005      	b.n	80025e6 <PumpMgr_Task+0xe2>
        {
            pumpmgr_handle_event(m, &ev);
 80025da:	f107 030c 	add.w	r3, r7, #12
 80025de:	4619      	mov	r1, r3
 80025e0:	6878      	ldr	r0, [r7, #4]
 80025e2:	f7ff ff33 	bl	800244c <pumpmgr_handle_event>
        while (PumpProto_PopEvent(p, &ev))
 80025e6:	f107 030c 	add.w	r3, r7, #12
 80025ea:	4619      	mov	r1, r3
 80025ec:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80025ee:	f7ff fdcd 	bl	800218c <PumpProto_PopEvent>
 80025f2:	4603      	mov	r3, r0
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d1f0      	bne.n	80025da <PumpMgr_Task+0xd6>
    for (uint8_t i = 0u; i < proto_count; i++)
 80025f8:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80025fc:	3301      	adds	r3, #1
 80025fe:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
 8002602:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 8002606:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800260a:	429a      	cmp	r2, r3
 800260c:	d3d9      	bcc.n	80025c2 <PumpMgr_Task+0xbe>
        }
    }

    /* 2) Periodic polling */
    for (uint8_t i = 0u; i < m->count; i++)
 800260e:	2300      	movs	r3, #0
 8002610:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
 8002614:	e036      	b.n	8002684 <PumpMgr_Task+0x180>
    {
        PumpDevice *d = &m->pumps[i];
 8002616:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 800261a:	015b      	lsls	r3, r3, #5
 800261c:	687a      	ldr	r2, [r7, #4]
 800261e:	4413      	add	r3, r2
 8002620:	633b      	str	r3, [r7, #48]	@ 0x30

        if (now < m->next_poll_ms[i]) continue;
 8002622:	f897 203a 	ldrb.w	r2, [r7, #58]	@ 0x3a
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	3222      	adds	r2, #34	@ 0x22
 800262a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800262e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002630:	429a      	cmp	r2, r3
 8002632:	d31f      	bcc.n	8002674 <PumpMgr_Task+0x170>

        if (!PumpProto_IsIdle(&d->proto))
 8002634:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002636:	3304      	adds	r3, #4
 8002638:	4618      	mov	r0, r3
 800263a:	f7ff fd66 	bl	800210a <PumpProto_IsIdle>
 800263e:	4603      	mov	r3, r0
 8002640:	f083 0301 	eor.w	r3, r3, #1
 8002644:	b2db      	uxtb	r3, r3
 8002646:	2b00      	cmp	r3, #0
 8002648:	d116      	bne.n	8002678 <PumpMgr_Task+0x174>
        {
            continue;
        }

        (void)PumpProto_PollStatus(&d->proto, d->ctrl_addr, d->slave_addr);
 800264a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800264c:	1d18      	adds	r0, r3, #4
 800264e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002650:	7b19      	ldrb	r1, [r3, #12]
 8002652:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002654:	7b5b      	ldrb	r3, [r3, #13]
 8002656:	461a      	mov	r2, r3
 8002658:	f7ff fd75 	bl	8002146 <PumpProto_PollStatus>
        m->next_poll_ms[i] = now + m->poll_period_ms;
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	f8d3 1084 	ldr.w	r1, [r3, #132]	@ 0x84
 8002662:	f897 203a 	ldrb.w	r2, [r7, #58]	@ 0x3a
 8002666:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002668:	4419      	add	r1, r3
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	3222      	adds	r2, #34	@ 0x22
 800266e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8002672:	e002      	b.n	800267a <PumpMgr_Task+0x176>
        if (now < m->next_poll_ms[i]) continue;
 8002674:	bf00      	nop
 8002676:	e000      	b.n	800267a <PumpMgr_Task+0x176>
            continue;
 8002678:	bf00      	nop
    for (uint8_t i = 0u; i < m->count; i++)
 800267a:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 800267e:	3301      	adds	r3, #1
 8002680:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800268a:	f897 203a 	ldrb.w	r2, [r7, #58]	@ 0x3a
 800268e:	429a      	cmp	r2, r3
 8002690:	d3c1      	bcc.n	8002616 <PumpMgr_Task+0x112>
 8002692:	e000      	b.n	8002696 <PumpMgr_Task+0x192>
    if (m == NULL) return;
 8002694:	bf00      	nop
    }
}
 8002696:	3740      	adds	r7, #64	@ 0x40
 8002698:	46bd      	mov	sp, r7
 800269a:	bd80      	pop	{r7, pc}

0800269c <q_next>:
#include <stdio.h>

/* ===================== Small local helpers ===================== */

static uint8_t q_next(uint8_t v)
{
 800269c:	b480      	push	{r7}
 800269e:	b083      	sub	sp, #12
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	4603      	mov	r3, r0
 80026a4:	71fb      	strb	r3, [r7, #7]
    return (uint8_t)((uint8_t)(v + 1u) % (uint8_t)PUMP_GKL_EVTQ_LEN);
 80026a6:	79fb      	ldrb	r3, [r7, #7]
 80026a8:	3301      	adds	r3, #1
 80026aa:	b2db      	uxtb	r3, r3
 80026ac:	f003 0307 	and.w	r3, r3, #7
 80026b0:	b2db      	uxtb	r3, r3
}
 80026b2:	4618      	mov	r0, r3
 80026b4:	370c      	adds	r7, #12
 80026b6:	46bd      	mov	sp, r7
 80026b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026bc:	4770      	bx	lr

080026be <q_is_full>:

static bool q_is_full(PumpProtoGKL *gkl)
{
 80026be:	b580      	push	{r7, lr}
 80026c0:	b082      	sub	sp, #8
 80026c2:	af00      	add	r7, sp, #0
 80026c4:	6078      	str	r0, [r7, #4]
    return (q_next(gkl->q_head) == gkl->q_tail);
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	f893 3308 	ldrb.w	r3, [r3, #776]	@ 0x308
 80026cc:	4618      	mov	r0, r3
 80026ce:	f7ff ffe5 	bl	800269c <q_next>
 80026d2:	4603      	mov	r3, r0
 80026d4:	461a      	mov	r2, r3
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	f893 3309 	ldrb.w	r3, [r3, #777]	@ 0x309
 80026dc:	429a      	cmp	r2, r3
 80026de:	bf0c      	ite	eq
 80026e0:	2301      	moveq	r3, #1
 80026e2:	2300      	movne	r3, #0
 80026e4:	b2db      	uxtb	r3, r3
}
 80026e6:	4618      	mov	r0, r3
 80026e8:	3708      	adds	r7, #8
 80026ea:	46bd      	mov	sp, r7
 80026ec:	bd80      	pop	{r7, pc}

080026ee <q_is_empty>:

static bool q_is_empty(PumpProtoGKL *gkl)
{
 80026ee:	b480      	push	{r7}
 80026f0:	b083      	sub	sp, #12
 80026f2:	af00      	add	r7, sp, #0
 80026f4:	6078      	str	r0, [r7, #4]
    return (gkl->q_head == gkl->q_tail);
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	f893 2308 	ldrb.w	r2, [r3, #776]	@ 0x308
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	f893 3309 	ldrb.w	r3, [r3, #777]	@ 0x309
 8002702:	429a      	cmp	r2, r3
 8002704:	bf0c      	ite	eq
 8002706:	2301      	moveq	r3, #1
 8002708:	2300      	movne	r3, #0
 800270a:	b2db      	uxtb	r3, r3
}
 800270c:	4618      	mov	r0, r3
 800270e:	370c      	adds	r7, #12
 8002710:	46bd      	mov	sp, r7
 8002712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002716:	4770      	bx	lr

08002718 <q_push>:

static void q_push(PumpProtoGKL *gkl, const PumpEvent *e)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	b082      	sub	sp, #8
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]
 8002720:	6039      	str	r1, [r7, #0]
    if (gkl == NULL || e == NULL) return;
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	2b00      	cmp	r3, #0
 8002726:	d02f      	beq.n	8002788 <q_push+0x70>
 8002728:	683b      	ldr	r3, [r7, #0]
 800272a:	2b00      	cmp	r3, #0
 800272c:	d02c      	beq.n	8002788 <q_push+0x70>
    if (q_is_full(gkl))
 800272e:	6878      	ldr	r0, [r7, #4]
 8002730:	f7ff ffc5 	bl	80026be <q_is_full>
 8002734:	4603      	mov	r3, r0
 8002736:	2b00      	cmp	r3, #0
 8002738:	d00a      	beq.n	8002750 <q_push+0x38>
    {
        /* Drop oldest (never block CPU) */
        gkl->q_tail = q_next(gkl->q_tail);
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	f893 3309 	ldrb.w	r3, [r3, #777]	@ 0x309
 8002740:	4618      	mov	r0, r3
 8002742:	f7ff ffab 	bl	800269c <q_next>
 8002746:	4603      	mov	r3, r0
 8002748:	461a      	mov	r2, r3
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	f883 2309 	strb.w	r2, [r3, #777]	@ 0x309
    }
    gkl->q[gkl->q_head] = *e;
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	f893 3308 	ldrb.w	r3, [r3, #776]	@ 0x308
 8002756:	4619      	mov	r1, r3
 8002758:	687a      	ldr	r2, [r7, #4]
 800275a:	460b      	mov	r3, r1
 800275c:	005b      	lsls	r3, r3, #1
 800275e:	440b      	add	r3, r1
 8002760:	009b      	lsls	r3, r3, #2
 8002762:	4413      	add	r3, r2
 8002764:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8002768:	683a      	ldr	r2, [r7, #0]
 800276a:	ca07      	ldmia	r2, {r0, r1, r2}
 800276c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    gkl->q_head = q_next(gkl->q_head);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	f893 3308 	ldrb.w	r3, [r3, #776]	@ 0x308
 8002776:	4618      	mov	r0, r3
 8002778:	f7ff ff90 	bl	800269c <q_next>
 800277c:	4603      	mov	r3, r0
 800277e:	461a      	mov	r2, r3
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	f883 2308 	strb.w	r2, [r3, #776]	@ 0x308
 8002786:	e000      	b.n	800278a <q_push+0x72>
    if (gkl == NULL || e == NULL) return;
 8002788:	bf00      	nop
}
 800278a:	3708      	adds	r7, #8
 800278c:	46bd      	mov	sp, r7
 800278e:	bd80      	pop	{r7, pc}

08002790 <q_pop>:

static bool q_pop(PumpProtoGKL *gkl, PumpEvent *out)
{
 8002790:	b580      	push	{r7, lr}
 8002792:	b082      	sub	sp, #8
 8002794:	af00      	add	r7, sp, #0
 8002796:	6078      	str	r0, [r7, #4]
 8002798:	6039      	str	r1, [r7, #0]
    if (gkl == NULL || out == NULL) return false;
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	2b00      	cmp	r3, #0
 800279e:	d002      	beq.n	80027a6 <q_pop+0x16>
 80027a0:	683b      	ldr	r3, [r7, #0]
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d101      	bne.n	80027aa <q_pop+0x1a>
 80027a6:	2300      	movs	r3, #0
 80027a8:	e024      	b.n	80027f4 <q_pop+0x64>
    if (q_is_empty(gkl)) return false;
 80027aa:	6878      	ldr	r0, [r7, #4]
 80027ac:	f7ff ff9f 	bl	80026ee <q_is_empty>
 80027b0:	4603      	mov	r3, r0
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d001      	beq.n	80027ba <q_pop+0x2a>
 80027b6:	2300      	movs	r3, #0
 80027b8:	e01c      	b.n	80027f4 <q_pop+0x64>
    *out = gkl->q[gkl->q_tail];
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	f893 3309 	ldrb.w	r3, [r3, #777]	@ 0x309
 80027c0:	4619      	mov	r1, r3
 80027c2:	6838      	ldr	r0, [r7, #0]
 80027c4:	687a      	ldr	r2, [r7, #4]
 80027c6:	460b      	mov	r3, r1
 80027c8:	005b      	lsls	r3, r3, #1
 80027ca:	440b      	add	r3, r1
 80027cc:	009b      	lsls	r3, r3, #2
 80027ce:	4413      	add	r3, r2
 80027d0:	f503 722a 	add.w	r2, r3, #680	@ 0x2a8
 80027d4:	4603      	mov	r3, r0
 80027d6:	ca07      	ldmia	r2, {r0, r1, r2}
 80027d8:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    gkl->q_tail = q_next(gkl->q_tail);
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	f893 3309 	ldrb.w	r3, [r3, #777]	@ 0x309
 80027e2:	4618      	mov	r0, r3
 80027e4:	f7ff ff5a 	bl	800269c <q_next>
 80027e8:	4603      	mov	r3, r0
 80027ea:	461a      	mov	r2, r3
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	f883 2309 	strb.w	r2, [r3, #777]	@ 0x309
    return true;
 80027f2:	2301      	movs	r3, #1
}
 80027f4:	4618      	mov	r0, r3
 80027f6:	3708      	adds	r7, #8
 80027f8:	46bd      	mov	sp, r7
 80027fa:	bd80      	pop	{r7, pc}

080027fc <maybe_report_error>:

static void maybe_report_error(PumpProtoGKL *gkl)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b08a      	sub	sp, #40	@ 0x28
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
    if (gkl == NULL) return;
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	2b00      	cmp	r3, #0
 8002808:	d039      	beq.n	800287e <maybe_report_error+0x82>

    GKL_Stats st = GKL_GetStats(&gkl->link);
 800280a:	687a      	ldr	r2, [r7, #4]
 800280c:	f107 0318 	add.w	r3, r7, #24
 8002810:	4611      	mov	r1, r2
 8002812:	4618      	mov	r0, r3
 8002814:	f7fe fe07 	bl	8001426 <GKL_GetStats>
    if (st.last_error == GKL_OK) return;
 8002818:	7e7b      	ldrb	r3, [r7, #25]
 800281a:	2b00      	cmp	r3, #0
 800281c:	d031      	beq.n	8002882 <maybe_report_error+0x86>

    /* Avoid spamming same error repeatedly */
    if (gkl->last_reported_err == st.last_error && gkl->last_reported_failcnt == st.consecutive_fail)
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	f893 230d 	ldrb.w	r2, [r3, #781]	@ 0x30d
 8002824:	7e7b      	ldrb	r3, [r7, #25]
 8002826:	429a      	cmp	r2, r3
 8002828:	d105      	bne.n	8002836 <maybe_report_error+0x3a>
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	f893 230e 	ldrb.w	r2, [r3, #782]	@ 0x30e
 8002830:	7e3b      	ldrb	r3, [r7, #24]
 8002832:	429a      	cmp	r2, r3
 8002834:	d027      	beq.n	8002886 <maybe_report_error+0x8a>
    {
        return;
    }

    gkl->last_reported_err = st.last_error;
 8002836:	7e7a      	ldrb	r2, [r7, #25]
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	f883 230d 	strb.w	r2, [r3, #781]	@ 0x30d
    gkl->last_reported_failcnt = st.consecutive_fail;
 800283e:	7e3a      	ldrb	r2, [r7, #24]
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	f883 230e 	strb.w	r2, [r3, #782]	@ 0x30e

    PumpEvent ev;
    memset(&ev, 0, sizeof(ev));
 8002846:	f107 030c 	add.w	r3, r7, #12
 800284a:	220c      	movs	r2, #12
 800284c:	2100      	movs	r1, #0
 800284e:	4618      	mov	r0, r3
 8002850:	f016 f856 	bl	8018900 <memset>
    ev.type = PUMP_EVT_ERROR;
 8002854:	2302      	movs	r3, #2
 8002856:	733b      	strb	r3, [r7, #12]
    ev.ctrl_addr = gkl->pending_ctrl;
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	f893 330b 	ldrb.w	r3, [r3, #779]	@ 0x30b
 800285e:	737b      	strb	r3, [r7, #13]
    ev.slave_addr = gkl->pending_slave;
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	f893 330c 	ldrb.w	r3, [r3, #780]	@ 0x30c
 8002866:	73bb      	strb	r3, [r7, #14]
    ev.error_code = (uint8_t)st.last_error;
 8002868:	7e7b      	ldrb	r3, [r7, #25]
 800286a:	747b      	strb	r3, [r7, #17]
    ev.fail_count = st.consecutive_fail;
 800286c:	7e3b      	ldrb	r3, [r7, #24]
 800286e:	74bb      	strb	r3, [r7, #18]
    q_push(gkl, &ev);
 8002870:	f107 030c 	add.w	r3, r7, #12
 8002874:	4619      	mov	r1, r3
 8002876:	6878      	ldr	r0, [r7, #4]
 8002878:	f7ff ff4e 	bl	8002718 <q_push>
 800287c:	e004      	b.n	8002888 <maybe_report_error+0x8c>
    if (gkl == NULL) return;
 800287e:	bf00      	nop
 8002880:	e002      	b.n	8002888 <maybe_report_error+0x8c>
    if (st.last_error == GKL_OK) return;
 8002882:	bf00      	nop
 8002884:	e000      	b.n	8002888 <maybe_report_error+0x8c>
        return;
 8002886:	bf00      	nop
}
 8002888:	3728      	adds	r7, #40	@ 0x28
 800288a:	46bd      	mov	sp, r7
 800288c:	bd80      	pop	{r7, pc}

0800288e <gkl_append_token>:
        default: return "ERR";
    }
}*/

static void gkl_append_token(char *out, size_t outsz, size_t *pos, const char *t)
{
 800288e:	b480      	push	{r7}
 8002890:	b085      	sub	sp, #20
 8002892:	af00      	add	r7, sp, #0
 8002894:	60f8      	str	r0, [r7, #12]
 8002896:	60b9      	str	r1, [r7, #8]
 8002898:	607a      	str	r2, [r7, #4]
 800289a:	603b      	str	r3, [r7, #0]
    if (out == NULL || outsz == 0u || pos == NULL || t == NULL) return;
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d02b      	beq.n	80028fa <gkl_append_token+0x6c>
 80028a2:	68bb      	ldr	r3, [r7, #8]
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d028      	beq.n	80028fa <gkl_append_token+0x6c>
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d025      	beq.n	80028fa <gkl_append_token+0x6c>
 80028ae:	683b      	ldr	r3, [r7, #0]
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d022      	beq.n	80028fa <gkl_append_token+0x6c>
    while (*t)
 80028b4:	e014      	b.n	80028e0 <gkl_append_token+0x52>
    {
        if ((*pos + 1u) >= outsz) break;
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	3301      	adds	r3, #1
 80028bc:	68ba      	ldr	r2, [r7, #8]
 80028be:	429a      	cmp	r2, r3
 80028c0:	d913      	bls.n	80028ea <gkl_append_token+0x5c>
        out[*pos] = *t;
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	68fa      	ldr	r2, [r7, #12]
 80028c8:	4413      	add	r3, r2
 80028ca:	683a      	ldr	r2, [r7, #0]
 80028cc:	7812      	ldrb	r2, [r2, #0]
 80028ce:	701a      	strb	r2, [r3, #0]
        (*pos)++;
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	1c5a      	adds	r2, r3, #1
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	601a      	str	r2, [r3, #0]
        t++;
 80028da:	683b      	ldr	r3, [r7, #0]
 80028dc:	3301      	adds	r3, #1
 80028de:	603b      	str	r3, [r7, #0]
    while (*t)
 80028e0:	683b      	ldr	r3, [r7, #0]
 80028e2:	781b      	ldrb	r3, [r3, #0]
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d1e6      	bne.n	80028b6 <gkl_append_token+0x28>
 80028e8:	e000      	b.n	80028ec <gkl_append_token+0x5e>
        if ((*pos + 1u) >= outsz) break;
 80028ea:	bf00      	nop
    }
    out[*pos] = 0;
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	68fa      	ldr	r2, [r7, #12]
 80028f2:	4413      	add	r3, r2
 80028f4:	2200      	movs	r2, #0
 80028f6:	701a      	strb	r2, [r3, #0]
 80028f8:	e000      	b.n	80028fc <gkl_append_token+0x6e>
    if (out == NULL || outsz == 0u || pos == NULL || t == NULL) return;
 80028fa:	bf00      	nop
}
 80028fc:	3714      	adds	r7, #20
 80028fe:	46bd      	mov	sp, r7
 8002900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002904:	4770      	bx	lr
	...

08002908 <gkl_append_byte_token>:

static void gkl_append_byte_token(char *out, size_t outsz, size_t *pos, uint8_t b)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	b086      	sub	sp, #24
 800290c:	af00      	add	r7, sp, #0
 800290e:	60f8      	str	r0, [r7, #12]
 8002910:	60b9      	str	r1, [r7, #8]
 8002912:	607a      	str	r2, [r7, #4]
 8002914:	70fb      	strb	r3, [r7, #3]
    switch (b)
 8002916:	78fb      	ldrb	r3, [r7, #3]
 8002918:	2b03      	cmp	r3, #3
 800291a:	d827      	bhi.n	800296c <gkl_append_byte_token+0x64>
 800291c:	a201      	add	r2, pc, #4	@ (adr r2, 8002924 <gkl_append_byte_token+0x1c>)
 800291e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002922:	bf00      	nop
 8002924:	08002943 	.word	0x08002943
 8002928:	08002951 	.word	0x08002951
 800292c:	08002935 	.word	0x08002935
 8002930:	0800295f 	.word	0x0800295f
    {
        case 0x02: gkl_append_token(out, outsz, pos, "<STX>"); return;
 8002934:	4b26      	ldr	r3, [pc, #152]	@ (80029d0 <gkl_append_byte_token+0xc8>)
 8002936:	687a      	ldr	r2, [r7, #4]
 8002938:	68b9      	ldr	r1, [r7, #8]
 800293a:	68f8      	ldr	r0, [r7, #12]
 800293c:	f7ff ffa7 	bl	800288e <gkl_append_token>
 8002940:	e043      	b.n	80029ca <gkl_append_byte_token+0xc2>
        case 0x00: gkl_append_token(out, outsz, pos, "<NUL>"); return;
 8002942:	4b24      	ldr	r3, [pc, #144]	@ (80029d4 <gkl_append_byte_token+0xcc>)
 8002944:	687a      	ldr	r2, [r7, #4]
 8002946:	68b9      	ldr	r1, [r7, #8]
 8002948:	68f8      	ldr	r0, [r7, #12]
 800294a:	f7ff ffa0 	bl	800288e <gkl_append_token>
 800294e:	e03c      	b.n	80029ca <gkl_append_byte_token+0xc2>
        case 0x01: gkl_append_token(out, outsz, pos, "<SOH>"); return;
 8002950:	4b21      	ldr	r3, [pc, #132]	@ (80029d8 <gkl_append_byte_token+0xd0>)
 8002952:	687a      	ldr	r2, [r7, #4]
 8002954:	68b9      	ldr	r1, [r7, #8]
 8002956:	68f8      	ldr	r0, [r7, #12]
 8002958:	f7ff ff99 	bl	800288e <gkl_append_token>
 800295c:	e035      	b.n	80029ca <gkl_append_byte_token+0xc2>
        case 0x03: gkl_append_token(out, outsz, pos, "<ETX>"); return;
 800295e:	4b1f      	ldr	r3, [pc, #124]	@ (80029dc <gkl_append_byte_token+0xd4>)
 8002960:	687a      	ldr	r2, [r7, #4]
 8002962:	68b9      	ldr	r1, [r7, #8]
 8002964:	68f8      	ldr	r0, [r7, #12]
 8002966:	f7ff ff92 	bl	800288e <gkl_append_token>
 800296a:	e02e      	b.n	80029ca <gkl_append_byte_token+0xc2>
        default: break;
 800296c:	bf00      	nop
    }

    if (b >= 0x20u && b <= 0x7Eu)
 800296e:	78fb      	ldrb	r3, [r7, #3]
 8002970:	2b1f      	cmp	r3, #31
 8002972:	d91a      	bls.n	80029aa <gkl_append_byte_token+0xa2>
 8002974:	78fb      	ldrb	r3, [r7, #3]
 8002976:	2b7e      	cmp	r3, #126	@ 0x7e
 8002978:	d817      	bhi.n	80029aa <gkl_append_byte_token+0xa2>
    {
        if ((*pos + 1u) < outsz)
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	3301      	adds	r3, #1
 8002980:	68ba      	ldr	r2, [r7, #8]
 8002982:	429a      	cmp	r2, r3
 8002984:	d920      	bls.n	80029c8 <gkl_append_byte_token+0xc0>
        {
            out[*pos] = (char)b;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	68fa      	ldr	r2, [r7, #12]
 800298c:	4413      	add	r3, r2
 800298e:	78fa      	ldrb	r2, [r7, #3]
 8002990:	701a      	strb	r2, [r3, #0]
            (*pos)++;
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	1c5a      	adds	r2, r3, #1
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	601a      	str	r2, [r3, #0]
            out[*pos] = 0;
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	68fa      	ldr	r2, [r7, #12]
 80029a2:	4413      	add	r3, r2
 80029a4:	2200      	movs	r2, #0
 80029a6:	701a      	strb	r2, [r3, #0]
        }
        return;
 80029a8:	e00e      	b.n	80029c8 <gkl_append_byte_token+0xc0>
    }

    /* Non-printable -> hex token */
    char tmp[8];
    (void)snprintf(tmp, sizeof(tmp), "<%02X>", (unsigned)b);
 80029aa:	78fb      	ldrb	r3, [r7, #3]
 80029ac:	f107 0010 	add.w	r0, r7, #16
 80029b0:	4a0b      	ldr	r2, [pc, #44]	@ (80029e0 <gkl_append_byte_token+0xd8>)
 80029b2:	2108      	movs	r1, #8
 80029b4:	f015 ff4c 	bl	8018850 <sniprintf>
    gkl_append_token(out, outsz, pos, tmp);
 80029b8:	f107 0310 	add.w	r3, r7, #16
 80029bc:	687a      	ldr	r2, [r7, #4]
 80029be:	68b9      	ldr	r1, [r7, #8]
 80029c0:	68f8      	ldr	r0, [r7, #12]
 80029c2:	f7ff ff64 	bl	800288e <gkl_append_token>
 80029c6:	e000      	b.n	80029ca <gkl_append_byte_token+0xc2>
        return;
 80029c8:	bf00      	nop
}
 80029ca:	3718      	adds	r7, #24
 80029cc:	46bd      	mov	sp, r7
 80029ce:	bd80      	pop	{r7, pc}
 80029d0:	080193ac 	.word	0x080193ac
 80029d4:	080193b4 	.word	0x080193b4
 80029d8:	080193bc 	.word	0x080193bc
 80029dc:	080193c4 	.word	0x080193c4
 80029e0:	080193cc 	.word	0x080193cc

080029e4 <gkl_format_frame_compact>:
    }
    out[outsz - 1u] = 0;
}*/

static void gkl_format_frame_compact(const uint8_t *bytes, uint8_t len, char *out, size_t outsz)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b086      	sub	sp, #24
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	60f8      	str	r0, [r7, #12]
 80029ec:	607a      	str	r2, [r7, #4]
 80029ee:	603b      	str	r3, [r7, #0]
 80029f0:	460b      	mov	r3, r1
 80029f2:	72fb      	strb	r3, [r7, #11]
    if (out == NULL || outsz == 0u) return;
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d02f      	beq.n	8002a5a <gkl_format_frame_compact+0x76>
 80029fa:	683b      	ldr	r3, [r7, #0]
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d02c      	beq.n	8002a5a <gkl_format_frame_compact+0x76>
    out[0] = 0;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	2200      	movs	r2, #0
 8002a04:	701a      	strb	r2, [r3, #0]
    if (bytes == NULL || len == 0u) return;
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d028      	beq.n	8002a5e <gkl_format_frame_compact+0x7a>
 8002a0c:	7afb      	ldrb	r3, [r7, #11]
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d025      	beq.n	8002a5e <gkl_format_frame_compact+0x7a>

    size_t pos = 0u;
 8002a12:	2300      	movs	r3, #0
 8002a14:	613b      	str	r3, [r7, #16]
    for (uint8_t i = 0u; i < len; i++)
 8002a16:	2300      	movs	r3, #0
 8002a18:	75fb      	strb	r3, [r7, #23]
 8002a1a:	e011      	b.n	8002a40 <gkl_format_frame_compact+0x5c>
    {
        gkl_append_byte_token(out, outsz, &pos, bytes[i]);
 8002a1c:	7dfb      	ldrb	r3, [r7, #23]
 8002a1e:	68fa      	ldr	r2, [r7, #12]
 8002a20:	4413      	add	r3, r2
 8002a22:	781b      	ldrb	r3, [r3, #0]
 8002a24:	f107 0210 	add.w	r2, r7, #16
 8002a28:	6839      	ldr	r1, [r7, #0]
 8002a2a:	6878      	ldr	r0, [r7, #4]
 8002a2c:	f7ff ff6c 	bl	8002908 <gkl_append_byte_token>
        if ((pos + 1u) >= outsz) break;
 8002a30:	693b      	ldr	r3, [r7, #16]
 8002a32:	3301      	adds	r3, #1
 8002a34:	683a      	ldr	r2, [r7, #0]
 8002a36:	429a      	cmp	r2, r3
 8002a38:	d907      	bls.n	8002a4a <gkl_format_frame_compact+0x66>
    for (uint8_t i = 0u; i < len; i++)
 8002a3a:	7dfb      	ldrb	r3, [r7, #23]
 8002a3c:	3301      	adds	r3, #1
 8002a3e:	75fb      	strb	r3, [r7, #23]
 8002a40:	7dfa      	ldrb	r2, [r7, #23]
 8002a42:	7afb      	ldrb	r3, [r7, #11]
 8002a44:	429a      	cmp	r2, r3
 8002a46:	d3e9      	bcc.n	8002a1c <gkl_format_frame_compact+0x38>
 8002a48:	e000      	b.n	8002a4c <gkl_format_frame_compact+0x68>
        if ((pos + 1u) >= outsz) break;
 8002a4a:	bf00      	nop
    }
    out[outsz - 1u] = 0;
 8002a4c:	683b      	ldr	r3, [r7, #0]
 8002a4e:	3b01      	subs	r3, #1
 8002a50:	687a      	ldr	r2, [r7, #4]
 8002a52:	4413      	add	r3, r2
 8002a54:	2200      	movs	r2, #0
 8002a56:	701a      	strb	r2, [r3, #0]
 8002a58:	e002      	b.n	8002a60 <gkl_format_frame_compact+0x7c>
    if (out == NULL || outsz == 0u) return;
 8002a5a:	bf00      	nop
 8002a5c:	e000      	b.n	8002a60 <gkl_format_frame_compact+0x7c>
    if (bytes == NULL || len == 0u) return;
 8002a5e:	bf00      	nop
}
 8002a60:	3718      	adds	r7, #24
 8002a62:	46bd      	mov	sp, r7
 8002a64:	bd80      	pop	{r7, pc}
	...

08002a68 <gkl_log_line>:

static void gkl_log_line(PumpProtoGKL *gkl, const char *line)
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	b082      	sub	sp, #8
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	6078      	str	r0, [r7, #4]
 8002a70:	6039      	str	r1, [r7, #0]
    if (line == NULL) return;
 8002a72:	683b      	ldr	r3, [r7, #0]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d015      	beq.n	8002aa4 <gkl_log_line+0x3c>

#if (PUMP_GKL_LOG_TARGET > 0)
    /* Filter logs based on tag */
    if (gkl && gkl->tag[0] != 0)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d00e      	beq.n	8002a9c <gkl_log_line+0x34>
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d009      	beq.n	8002a9c <gkl_log_line+0x34>
    {
        if (PUMP_GKL_LOG_TARGET == 1 && strcmp(gkl->tag, "TRK1") != 0) return;
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	f503 7328 	add.w	r3, r3, #672	@ 0x2a0
 8002a8e:	4908      	ldr	r1, [pc, #32]	@ (8002ab0 <gkl_log_line+0x48>)
 8002a90:	4618      	mov	r0, r3
 8002a92:	f7fd fc25 	bl	80002e0 <strcmp>
 8002a96:	4603      	mov	r3, r0
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d105      	bne.n	8002aa8 <gkl_log_line+0x40>
    }
#endif

#if (PUMP_GKL_COMPACT_LOG == 1)
    /* Just push the line without tag */
    CDC_LOG_Push(line);
 8002a9c:	6838      	ldr	r0, [r7, #0]
 8002a9e:	f7fd ffb5 	bl	8000a0c <CDC_LOG_Push>
 8002aa2:	e002      	b.n	8002aaa <gkl_log_line+0x42>
    if (line == NULL) return;
 8002aa4:	bf00      	nop
 8002aa6:	e000      	b.n	8002aaa <gkl_log_line+0x42>
        if (PUMP_GKL_LOG_TARGET == 1 && strcmp(gkl->tag, "TRK1") != 0) return;
 8002aa8:	bf00      	nop
    else
    {
        CDC_LOG_Push(line);
    }
#endif
}
 8002aaa:	3708      	adds	r7, #8
 8002aac:	46bd      	mov	sp, r7
 8002aae:	bd80      	pop	{r7, pc}
 8002ab0:	080193d4 	.word	0x080193d4

08002ab4 <gkl_task>:

/* ===================== PumpProto vtable implementation ===================== */

static void gkl_task(void *ctx)
{
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	b0b2      	sub	sp, #200	@ 0xc8
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	6078      	str	r0, [r7, #4]
    PumpProtoGKL *gkl = (PumpProtoGKL*)ctx;
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    if (gkl == NULL) return;
 8002ac2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	f000 81a2 	beq.w	8002e10 <gkl_task+0x35c>

    /* ===================== DEBUG: dump any raw RX bytes ===================== */
    {
        uint32_t uerr = 0u;
 8002acc:	2300      	movs	r3, #0
 8002ace:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
        if (GKL_GetAndClearUartError(&gkl->link, &uerr))
 8002ad2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002ad6:	f107 02ac 	add.w	r2, r7, #172	@ 0xac
 8002ada:	4611      	mov	r1, r2
 8002adc:	4618      	mov	r0, r3
 8002ade:	f7fe fdfb 	bl	80016d8 <GKL_GetAndClearUartError>
            (void)snprintf(l, sizeof(l), "UART_ERR=0x%08lX\r\n", (unsigned long)uerr);
            gkl_log_line(gkl, l);
#endif
        }

        if (gkl->link.raw_rx_overflow)
 8002ae2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002ae6:	f893 328e 	ldrb.w	r3, [r3, #654]	@ 0x28e
 8002aea:	b2db      	uxtb	r3, r3
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d004      	beq.n	8002afa <gkl_task+0x46>
        {
            gkl->link.raw_rx_overflow = 0u;
 8002af0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002af4:	2200      	movs	r2, #0
 8002af6:	f883 228e 	strb.w	r2, [r3, #654]	@ 0x28e
            gkl_log_line(gkl, line);
        }
#endif
    }

    GKL_Task(&gkl->link);
 8002afa:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002afe:	4618      	mov	r0, r3
 8002b00:	f7fe fcde 	bl	80014c0 <GKL_Task>

    if (GKL_HasResponse(&gkl->link))
 8002b04:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002b08:	4618      	mov	r0, r3
 8002b0a:	f7fe fc3b 	bl	8001384 <GKL_HasResponse>
 8002b0e:	4603      	mov	r3, r0
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	f000 8152 	beq.w	8002dba <gkl_task+0x306>
    {
        GKL_Frame fr;
        if (GKL_GetResponse(&gkl->link, &fr))
 8002b16:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002b1a:	f107 0290 	add.w	r2, r7, #144	@ 0x90
 8002b1e:	4611      	mov	r1, r2
 8002b20:	4618      	mov	r0, r3
 8002b22:	f7fe fc47 	bl	80013b4 <GKL_GetResponse>
 8002b26:	4603      	mov	r3, r0
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	f000 8140 	beq.w	8002dae <gkl_task+0x2fa>
        {
#if (PUMP_GKL_COMPACT_LOG == 1)
            /* Compact format: <STX><NUL><SOH>SR (like reference log) */
            uint8_t raw[GKL_MAX_FRAME_LEN];
            uint8_t raw_len = 0u;
 8002b2e:	2300      	movs	r3, #0
 8002b30:	f887 30b3 	strb.w	r3, [r7, #179]	@ 0xb3
            raw[0] = GKL_STX;
 8002b34:	2302      	movs	r3, #2
 8002b36:	f887 3074 	strb.w	r3, [r7, #116]	@ 0x74
            raw[1] = fr.ctrl;
 8002b3a:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 8002b3e:	f887 3075 	strb.w	r3, [r7, #117]	@ 0x75
            raw[2] = fr.slave;
 8002b42:	f897 3091 	ldrb.w	r3, [r7, #145]	@ 0x91
 8002b46:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76
            raw[3] = (uint8_t)fr.cmd;
 8002b4a:	f897 3092 	ldrb.w	r3, [r7, #146]	@ 0x92
 8002b4e:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
            for (uint8_t i = 0u; i < fr.data_len; i++)
 8002b52:	2300      	movs	r3, #0
 8002b54:	f887 30c7 	strb.w	r3, [r7, #199]	@ 0xc7
 8002b58:	e011      	b.n	8002b7e <gkl_task+0xca>
            {
                raw[4u + i] = fr.data[i];
 8002b5a:	f897 20c7 	ldrb.w	r2, [r7, #199]	@ 0xc7
 8002b5e:	f897 30c7 	ldrb.w	r3, [r7, #199]	@ 0xc7
 8002b62:	3304      	adds	r3, #4
 8002b64:	32c8      	adds	r2, #200	@ 0xc8
 8002b66:	443a      	add	r2, r7
 8002b68:	f812 2c35 	ldrb.w	r2, [r2, #-53]
 8002b6c:	33c8      	adds	r3, #200	@ 0xc8
 8002b6e:	443b      	add	r3, r7
 8002b70:	f803 2c54 	strb.w	r2, [r3, #-84]
            for (uint8_t i = 0u; i < fr.data_len; i++)
 8002b74:	f897 30c7 	ldrb.w	r3, [r7, #199]	@ 0xc7
 8002b78:	3301      	adds	r3, #1
 8002b7a:	f887 30c7 	strb.w	r3, [r7, #199]	@ 0xc7
 8002b7e:	f897 30a9 	ldrb.w	r3, [r7, #169]	@ 0xa9
 8002b82:	f897 20c7 	ldrb.w	r2, [r7, #199]	@ 0xc7
 8002b86:	429a      	cmp	r2, r3
 8002b88:	d3e7      	bcc.n	8002b5a <gkl_task+0xa6>
            }
            raw_len = (uint8_t)(5u + fr.data_len);
 8002b8a:	f897 30a9 	ldrb.w	r3, [r7, #169]	@ 0xa9
 8002b8e:	3305      	adds	r3, #5
 8002b90:	f887 30b3 	strb.w	r3, [r7, #179]	@ 0xb3
            uint8_t c = 0u;
 8002b94:	2300      	movs	r3, #0
 8002b96:	f887 30c6 	strb.w	r3, [r7, #198]	@ 0xc6
            for (uint8_t i = 1u; i < (uint8_t)(raw_len - 1u); i++) c ^= raw[i];
 8002b9a:	2301      	movs	r3, #1
 8002b9c:	f887 30c5 	strb.w	r3, [r7, #197]	@ 0xc5
 8002ba0:	e00f      	b.n	8002bc2 <gkl_task+0x10e>
 8002ba2:	f897 30c5 	ldrb.w	r3, [r7, #197]	@ 0xc5
 8002ba6:	33c8      	adds	r3, #200	@ 0xc8
 8002ba8:	443b      	add	r3, r7
 8002baa:	f813 2c54 	ldrb.w	r2, [r3, #-84]
 8002bae:	f897 30c6 	ldrb.w	r3, [r7, #198]	@ 0xc6
 8002bb2:	4053      	eors	r3, r2
 8002bb4:	f887 30c6 	strb.w	r3, [r7, #198]	@ 0xc6
 8002bb8:	f897 30c5 	ldrb.w	r3, [r7, #197]	@ 0xc5
 8002bbc:	3301      	adds	r3, #1
 8002bbe:	f887 30c5 	strb.w	r3, [r7, #197]	@ 0xc5
 8002bc2:	f897 30b3 	ldrb.w	r3, [r7, #179]	@ 0xb3
 8002bc6:	3b01      	subs	r3, #1
 8002bc8:	b2db      	uxtb	r3, r3
 8002bca:	f897 20c5 	ldrb.w	r2, [r7, #197]	@ 0xc5
 8002bce:	429a      	cmp	r2, r3
 8002bd0:	d3e7      	bcc.n	8002ba2 <gkl_task+0xee>
            raw[raw_len - 1u] = c;
 8002bd2:	f897 30b3 	ldrb.w	r3, [r7, #179]	@ 0xb3
 8002bd6:	3b01      	subs	r3, #1
 8002bd8:	33c8      	adds	r3, #200	@ 0xc8
 8002bda:	443b      	add	r3, r7
 8002bdc:	f897 20c6 	ldrb.w	r2, [r7, #198]	@ 0xc6
 8002be0:	f803 2c54 	strb.w	r2, [r3, #-84]

            char line[64];
            gkl_format_frame_compact(raw, raw_len, line, sizeof(line));
 8002be4:	f107 020c 	add.w	r2, r7, #12
 8002be8:	f897 10b3 	ldrb.w	r1, [r7, #179]	@ 0xb3
 8002bec:	f107 0074 	add.w	r0, r7, #116	@ 0x74
 8002bf0:	2340      	movs	r3, #64	@ 0x40
 8002bf2:	f7ff fef7 	bl	80029e4 <gkl_format_frame_compact>
            strcat(line, "\r\n");
 8002bf6:	f107 030c 	add.w	r3, r7, #12
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	f7fd fb7a 	bl	80002f4 <strlen>
 8002c00:	4603      	mov	r3, r0
 8002c02:	461a      	mov	r2, r3
 8002c04:	f107 030c 	add.w	r3, r7, #12
 8002c08:	4413      	add	r3, r2
 8002c0a:	4a83      	ldr	r2, [pc, #524]	@ (8002e18 <gkl_task+0x364>)
 8002c0c:	8811      	ldrh	r1, [r2, #0]
 8002c0e:	7892      	ldrb	r2, [r2, #2]
 8002c10:	8019      	strh	r1, [r3, #0]
 8002c12:	709a      	strb	r2, [r3, #2]
            gkl_log_line(gkl, line);
 8002c14:	f107 030c 	add.w	r3, r7, #12
 8002c18:	4619      	mov	r1, r3
 8002c1a:	f8d7 00b4 	ldr.w	r0, [r7, #180]	@ 0xb4
 8002c1e:	f7ff ff23 	bl	8002a68 <gkl_log_line>
            (void)snprintf(l, sizeof(l), "RX %s | HEX: %s\r\n", fstr, hstr);
            gkl_log_line(gkl, l);
#endif
#endif

            if (gkl->no_connect_latched)
 8002c22:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002c26:	f893 330f 	ldrb.w	r3, [r3, #783]	@ 0x30f
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d004      	beq.n	8002c38 <gkl_task+0x184>
            {
                gkl->no_connect_latched = 0u;
 8002c2e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002c32:	2200      	movs	r2, #0
 8002c34:	f883 230f 	strb.w	r2, [r3, #783]	@ 0x30f
#if (PUMP_GKL_COMPACT_LOG == 0)
                gkl_log_line(gkl, "LINK OK\r\n");
#endif
            }

            if (fr.cmd == 'S' && fr.data_len >= 2u)
 8002c38:	f897 3092 	ldrb.w	r3, [r7, #146]	@ 0x92
 8002c3c:	2b53      	cmp	r3, #83	@ 0x53
 8002c3e:	d147      	bne.n	8002cd0 <gkl_task+0x21c>
 8002c40:	f897 30a9 	ldrb.w	r3, [r7, #169]	@ 0xa9
 8002c44:	2b01      	cmp	r3, #1
 8002c46:	d943      	bls.n	8002cd0 <gkl_task+0x21c>
            {
                uint8_t st = fr.data[0];
 8002c48:	f897 3093 	ldrb.w	r3, [r7, #147]	@ 0x93
 8002c4c:	f887 30c4 	strb.w	r3, [r7, #196]	@ 0xc4
                uint8_t noz = fr.data[1];
 8002c50:	f897 3094 	ldrb.w	r3, [r7, #148]	@ 0x94
 8002c54:	f887 30c3 	strb.w	r3, [r7, #195]	@ 0xc3

                if (st >= (uint8_t)'0' && st <= (uint8_t)'9') st -= (uint8_t)'0';
 8002c58:	f897 30c4 	ldrb.w	r3, [r7, #196]	@ 0xc4
 8002c5c:	2b2f      	cmp	r3, #47	@ 0x2f
 8002c5e:	d908      	bls.n	8002c72 <gkl_task+0x1be>
 8002c60:	f897 30c4 	ldrb.w	r3, [r7, #196]	@ 0xc4
 8002c64:	2b39      	cmp	r3, #57	@ 0x39
 8002c66:	d804      	bhi.n	8002c72 <gkl_task+0x1be>
 8002c68:	f897 30c4 	ldrb.w	r3, [r7, #196]	@ 0xc4
 8002c6c:	3b30      	subs	r3, #48	@ 0x30
 8002c6e:	f887 30c4 	strb.w	r3, [r7, #196]	@ 0xc4
                if (noz >= (uint8_t)'0' && noz <= (uint8_t)'9') noz -= (uint8_t)'0';
 8002c72:	f897 30c3 	ldrb.w	r3, [r7, #195]	@ 0xc3
 8002c76:	2b2f      	cmp	r3, #47	@ 0x2f
 8002c78:	d908      	bls.n	8002c8c <gkl_task+0x1d8>
 8002c7a:	f897 30c3 	ldrb.w	r3, [r7, #195]	@ 0xc3
 8002c7e:	2b39      	cmp	r3, #57	@ 0x39
 8002c80:	d804      	bhi.n	8002c8c <gkl_task+0x1d8>
 8002c82:	f897 30c3 	ldrb.w	r3, [r7, #195]	@ 0xc3
 8002c86:	3b30      	subs	r3, #48	@ 0x30
 8002c88:	f887 30c3 	strb.w	r3, [r7, #195]	@ 0xc3

                PumpEvent ev;
                memset(&ev, 0, sizeof(ev));
 8002c8c:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8002c90:	220c      	movs	r2, #12
 8002c92:	2100      	movs	r1, #0
 8002c94:	4618      	mov	r0, r3
 8002c96:	f015 fe33 	bl	8018900 <memset>
                ev.type = PUMP_EVT_STATUS;
 8002c9a:	2301      	movs	r3, #1
 8002c9c:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
                ev.ctrl_addr = fr.ctrl;
 8002ca0:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 8002ca4:	f887 3069 	strb.w	r3, [r7, #105]	@ 0x69
                ev.slave_addr = fr.slave;
 8002ca8:	f897 3091 	ldrb.w	r3, [r7, #145]	@ 0x91
 8002cac:	f887 306a 	strb.w	r3, [r7, #106]	@ 0x6a
                ev.status = st;
 8002cb0:	f897 30c4 	ldrb.w	r3, [r7, #196]	@ 0xc4
 8002cb4:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
                ev.nozzle = noz;
 8002cb8:	f897 30c3 	ldrb.w	r3, [r7, #195]	@ 0xc3
 8002cbc:	f887 306c 	strb.w	r3, [r7, #108]	@ 0x6c
                q_push(gkl, &ev);
 8002cc0:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8002cc4:	4619      	mov	r1, r3
 8002cc6:	f8d7 00b4 	ldr.w	r0, [r7, #180]	@ 0xb4
 8002cca:	f7ff fd25 	bl	8002718 <q_push>
            {
 8002cce:	e06e      	b.n	8002dae <gkl_task+0x2fa>
            }
            else if (fr.cmd == 'C' && fr.data_len >= 10u)
 8002cd0:	f897 3092 	ldrb.w	r3, [r7, #146]	@ 0x92
 8002cd4:	2b43      	cmp	r3, #67	@ 0x43
 8002cd6:	d16a      	bne.n	8002dae <gkl_task+0x2fa>
 8002cd8:	f897 30a9 	ldrb.w	r3, [r7, #169]	@ 0xa9
 8002cdc:	2b09      	cmp	r3, #9
 8002cde:	d966      	bls.n	8002dae <gkl_task+0x2fa>
            {
                uint8_t nozzle = 0;
 8002ce0:	2300      	movs	r3, #0
 8002ce2:	f887 30c2 	strb.w	r3, [r7, #194]	@ 0xc2
                uint32_t totalizer = 0;
 8002ce6:	2300      	movs	r3, #0
 8002ce8:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc

                if (fr.data[0] >= '1' && fr.data[0] <= '6')
 8002cec:	f897 3093 	ldrb.w	r3, [r7, #147]	@ 0x93
 8002cf0:	2b30      	cmp	r3, #48	@ 0x30
 8002cf2:	d908      	bls.n	8002d06 <gkl_task+0x252>
 8002cf4:	f897 3093 	ldrb.w	r3, [r7, #147]	@ 0x93
 8002cf8:	2b36      	cmp	r3, #54	@ 0x36
 8002cfa:	d804      	bhi.n	8002d06 <gkl_task+0x252>
                {
                    nozzle = (uint8_t)(fr.data[0] - '0');
 8002cfc:	f897 3093 	ldrb.w	r3, [r7, #147]	@ 0x93
 8002d00:	3b30      	subs	r3, #48	@ 0x30
 8002d02:	f887 30c2 	strb.w	r3, [r7, #194]	@ 0xc2
                }

                for (uint8_t i = 2; i < 11 && i < fr.data_len; i++)
 8002d06:	2302      	movs	r3, #2
 8002d08:	f887 30bb 	strb.w	r3, [r7, #187]	@ 0xbb
 8002d0c:	e025      	b.n	8002d5a <gkl_task+0x2a6>
                {
                    if (fr.data[i] >= '0' && fr.data[i] <= '9')
 8002d0e:	f897 30bb 	ldrb.w	r3, [r7, #187]	@ 0xbb
 8002d12:	33c8      	adds	r3, #200	@ 0xc8
 8002d14:	443b      	add	r3, r7
 8002d16:	f813 3c35 	ldrb.w	r3, [r3, #-53]
 8002d1a:	2b2f      	cmp	r3, #47	@ 0x2f
 8002d1c:	d918      	bls.n	8002d50 <gkl_task+0x29c>
 8002d1e:	f897 30bb 	ldrb.w	r3, [r7, #187]	@ 0xbb
 8002d22:	33c8      	adds	r3, #200	@ 0xc8
 8002d24:	443b      	add	r3, r7
 8002d26:	f813 3c35 	ldrb.w	r3, [r3, #-53]
 8002d2a:	2b39      	cmp	r3, #57	@ 0x39
 8002d2c:	d810      	bhi.n	8002d50 <gkl_task+0x29c>
                    {
                        totalizer = totalizer * 10 + (fr.data[i] - '0');
 8002d2e:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8002d32:	4613      	mov	r3, r2
 8002d34:	009b      	lsls	r3, r3, #2
 8002d36:	4413      	add	r3, r2
 8002d38:	005b      	lsls	r3, r3, #1
 8002d3a:	461a      	mov	r2, r3
 8002d3c:	f897 30bb 	ldrb.w	r3, [r7, #187]	@ 0xbb
 8002d40:	33c8      	adds	r3, #200	@ 0xc8
 8002d42:	443b      	add	r3, r7
 8002d44:	f813 3c35 	ldrb.w	r3, [r3, #-53]
 8002d48:	4413      	add	r3, r2
 8002d4a:	3b30      	subs	r3, #48	@ 0x30
 8002d4c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
                for (uint8_t i = 2; i < 11 && i < fr.data_len; i++)
 8002d50:	f897 30bb 	ldrb.w	r3, [r7, #187]	@ 0xbb
 8002d54:	3301      	adds	r3, #1
 8002d56:	f887 30bb 	strb.w	r3, [r7, #187]	@ 0xbb
 8002d5a:	f897 30bb 	ldrb.w	r3, [r7, #187]	@ 0xbb
 8002d5e:	2b0a      	cmp	r3, #10
 8002d60:	d805      	bhi.n	8002d6e <gkl_task+0x2ba>
 8002d62:	f897 30a9 	ldrb.w	r3, [r7, #169]	@ 0xa9
 8002d66:	f897 20bb 	ldrb.w	r2, [r7, #187]	@ 0xbb
 8002d6a:	429a      	cmp	r2, r3
 8002d6c:	d3cf      	bcc.n	8002d0e <gkl_task+0x25a>
                    }
                }

                PumpEvent ev;
                memset(&ev, 0, sizeof(ev));
 8002d6e:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002d72:	220c      	movs	r2, #12
 8002d74:	2100      	movs	r1, #0
 8002d76:	4618      	mov	r0, r3
 8002d78:	f015 fdc2 	bl	8018900 <memset>
                ev.type = PUMP_EVT_TOTALIZER;
 8002d7c:	2303      	movs	r3, #3
 8002d7e:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
                ev.ctrl_addr = fr.ctrl;
 8002d82:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 8002d86:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
                ev.slave_addr = fr.slave;
 8002d8a:	f897 3091 	ldrb.w	r3, [r7, #145]	@ 0x91
 8002d8e:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
                ev.nozzle_idx = nozzle;
 8002d92:	f897 30c2 	ldrb.w	r3, [r7, #194]	@ 0xc2
 8002d96:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63
                ev.totalizer = totalizer;
 8002d9a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002d9e:	667b      	str	r3, [r7, #100]	@ 0x64

                q_push(gkl, &ev);
 8002da0:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002da4:	4619      	mov	r1, r3
 8002da6:	f8d7 00b4 	ldr.w	r0, [r7, #180]	@ 0xb4
 8002daa:	f7ff fcb5 	bl	8002718 <q_push>
            }
        }
        gkl->pending = 0u;
 8002dae:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002db2:	2200      	movs	r2, #0
 8002db4:	f883 230a 	strb.w	r2, [r3, #778]	@ 0x30a
 8002db8:	e02b      	b.n	8002e12 <gkl_task+0x35e>
        return;
    }

    if (gkl->pending)
 8002dba:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002dbe:	f893 330a 	ldrb.w	r3, [r3, #778]	@ 0x30a
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d025      	beq.n	8002e12 <gkl_task+0x35e>
    {
        GKL_Stats st = GKL_GetStats(&gkl->link);
 8002dc6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002dca:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8002dce:	4611      	mov	r1, r2
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	f7fe fb28 	bl	8001426 <GKL_GetStats>
        if (st.last_error != GKL_OK)
 8002dd6:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d019      	beq.n	8002e12 <gkl_task+0x35e>
        {
            maybe_report_error(gkl);
 8002dde:	f8d7 00b4 	ldr.w	r0, [r7, #180]	@ 0xb4
 8002de2:	f7ff fd0b 	bl	80027fc <maybe_report_error>

            if ((st.consecutive_fail >= (uint8_t)PUMP_GKL_NO_CONNECT_THRESHOLD) && (gkl->no_connect_latched == 0u))
 8002de6:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 8002dea:	2b09      	cmp	r3, #9
 8002dec:	d90a      	bls.n	8002e04 <gkl_task+0x350>
 8002dee:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002df2:	f893 330f 	ldrb.w	r3, [r3, #783]	@ 0x30f
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d104      	bne.n	8002e04 <gkl_task+0x350>
            {
                gkl->no_connect_latched = 1u;
 8002dfa:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002dfe:	2201      	movs	r2, #1
 8002e00:	f883 230f 	strb.w	r2, [r3, #783]	@ 0x30f
                               (unsigned long)st.rx_total_bytes,
                               (unsigned long)st.rx_total_frames);
                gkl_log_line(gkl, l);
#endif
            }
            gkl->pending = 0u;
 8002e04:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002e08:	2200      	movs	r2, #0
 8002e0a:	f883 230a 	strb.w	r2, [r3, #778]	@ 0x30a
 8002e0e:	e000      	b.n	8002e12 <gkl_task+0x35e>
    if (gkl == NULL) return;
 8002e10:	bf00      	nop
        }
    }
}
 8002e12:	37c8      	adds	r7, #200	@ 0xc8
 8002e14:	46bd      	mov	sp, r7
 8002e16:	bd80      	pop	{r7, pc}
 8002e18:	080193dc 	.word	0x080193dc

08002e1c <gkl_is_idle>:

static bool gkl_is_idle(void *ctx)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	b088      	sub	sp, #32
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	6078      	str	r0, [r7, #4]
    PumpProtoGKL *gkl = (PumpProtoGKL*)ctx;
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	61fb      	str	r3, [r7, #28]
    if (gkl == NULL) return false;
 8002e28:	69fb      	ldr	r3, [r7, #28]
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d101      	bne.n	8002e32 <gkl_is_idle+0x16>
 8002e2e:	2300      	movs	r3, #0
 8002e30:	e00c      	b.n	8002e4c <gkl_is_idle+0x30>
    return (GKL_GetStats(&gkl->link).state == GKL_STATE_IDLE);
 8002e32:	69fa      	ldr	r2, [r7, #28]
 8002e34:	f107 030c 	add.w	r3, r7, #12
 8002e38:	4611      	mov	r1, r2
 8002e3a:	4618      	mov	r0, r3
 8002e3c:	f7fe faf3 	bl	8001426 <GKL_GetStats>
 8002e40:	7bbb      	ldrb	r3, [r7, #14]
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	bf0c      	ite	eq
 8002e46:	2301      	moveq	r3, #1
 8002e48:	2300      	movne	r3, #0
 8002e4a:	b2db      	uxtb	r3, r3
}
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	3720      	adds	r7, #32
 8002e50:	46bd      	mov	sp, r7
 8002e52:	bd80      	pop	{r7, pc}

08002e54 <gkl_send_poll_status>:

static PumpProtoResult gkl_send_poll_status(void *ctx, uint8_t ctrl_addr, uint8_t slave_addr)
{
 8002e54:	b580      	push	{r7, lr}
 8002e56:	b0a4      	sub	sp, #144	@ 0x90
 8002e58:	af04      	add	r7, sp, #16
 8002e5a:	6078      	str	r0, [r7, #4]
 8002e5c:	460b      	mov	r3, r1
 8002e5e:	70fb      	strb	r3, [r7, #3]
 8002e60:	4613      	mov	r3, r2
 8002e62:	70bb      	strb	r3, [r7, #2]
    PumpProtoGKL *gkl = (PumpProtoGKL *)ctx;
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (gkl == NULL) return PUMP_PROTO_ERR;
 8002e68:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d101      	bne.n	8002e72 <gkl_send_poll_status+0x1e>
 8002e6e:	2302      	movs	r3, #2
 8002e70:	e064      	b.n	8002f3c <gkl_send_poll_status+0xe8>

    GKL_Result r = GKL_Send(&gkl->link, ctrl_addr, slave_addr, 'S', NULL, 0u, 'S');
 8002e72:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 8002e74:	78ba      	ldrb	r2, [r7, #2]
 8002e76:	78f9      	ldrb	r1, [r7, #3]
 8002e78:	2353      	movs	r3, #83	@ 0x53
 8002e7a:	9302      	str	r3, [sp, #8]
 8002e7c:	2300      	movs	r3, #0
 8002e7e:	9301      	str	r3, [sp, #4]
 8002e80:	2300      	movs	r3, #0
 8002e82:	9300      	str	r3, [sp, #0]
 8002e84:	2353      	movs	r3, #83	@ 0x53
 8002e86:	f7fe f9ce 	bl	8001226 <GKL_Send>
 8002e8a:	4603      	mov	r3, r0
 8002e8c:	f887 307b 	strb.w	r3, [r7, #123]	@ 0x7b
    if (r == GKL_ERR_BUSY) return PUMP_PROTO_BUSY;
 8002e90:	f897 307b 	ldrb.w	r3, [r7, #123]	@ 0x7b
 8002e94:	2b01      	cmp	r3, #1
 8002e96:	d101      	bne.n	8002e9c <gkl_send_poll_status+0x48>
 8002e98:	2301      	movs	r3, #1
 8002e9a:	e04f      	b.n	8002f3c <gkl_send_poll_status+0xe8>
    if (r != GKL_OK) return PUMP_PROTO_ERR;
 8002e9c:	f897 307b 	ldrb.w	r3, [r7, #123]	@ 0x7b
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d001      	beq.n	8002ea8 <gkl_send_poll_status+0x54>
 8002ea4:	2302      	movs	r3, #2
 8002ea6:	e049      	b.n	8002f3c <gkl_send_poll_status+0xe8>

#if (PUMP_GKL_COMPACT_LOG == 1)
    uint8_t raw[GKL_MAX_FRAME_LEN];
    uint8_t raw_len = 0u;
 8002ea8:	2300      	movs	r3, #0
 8002eaa:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    if (GKL_BuildFrame(ctrl_addr, slave_addr, 'S', NULL, 0u, raw, &raw_len) == GKL_OK)
 8002eae:	78b9      	ldrb	r1, [r7, #2]
 8002eb0:	78f8      	ldrb	r0, [r7, #3]
 8002eb2:	f107 035f 	add.w	r3, r7, #95	@ 0x5f
 8002eb6:	9302      	str	r3, [sp, #8]
 8002eb8:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8002ebc:	9301      	str	r3, [sp, #4]
 8002ebe:	2300      	movs	r3, #0
 8002ec0:	9300      	str	r3, [sp, #0]
 8002ec2:	2300      	movs	r3, #0
 8002ec4:	2253      	movs	r2, #83	@ 0x53
 8002ec6:	f7fe f942 	bl	800114e <GKL_BuildFrame>
 8002eca:	4603      	mov	r3, r0
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d11d      	bne.n	8002f0c <gkl_send_poll_status+0xb8>
    {
        char line[64];
        gkl_format_frame_compact(raw, raw_len, line, sizeof(line));
 8002ed0:	f897 105f 	ldrb.w	r1, [r7, #95]	@ 0x5f
 8002ed4:	f107 020c 	add.w	r2, r7, #12
 8002ed8:	f107 0060 	add.w	r0, r7, #96	@ 0x60
 8002edc:	2340      	movs	r3, #64	@ 0x40
 8002ede:	f7ff fd81 	bl	80029e4 <gkl_format_frame_compact>
        strcat(line, "\r\n");
 8002ee2:	f107 030c 	add.w	r3, r7, #12
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	f7fd fa04 	bl	80002f4 <strlen>
 8002eec:	4603      	mov	r3, r0
 8002eee:	461a      	mov	r2, r3
 8002ef0:	f107 030c 	add.w	r3, r7, #12
 8002ef4:	4413      	add	r3, r2
 8002ef6:	4a13      	ldr	r2, [pc, #76]	@ (8002f44 <gkl_send_poll_status+0xf0>)
 8002ef8:	8811      	ldrh	r1, [r2, #0]
 8002efa:	7892      	ldrb	r2, [r2, #2]
 8002efc:	8019      	strh	r1, [r3, #0]
 8002efe:	709a      	strb	r2, [r3, #2]
        gkl_log_line(gkl, line);
 8002f00:	f107 030c 	add.w	r3, r7, #12
 8002f04:	4619      	mov	r1, r3
 8002f06:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 8002f08:	f7ff fdae 	bl	8002a68 <gkl_log_line>
        gkl_log_line(gkl, l);
    }
#endif
#endif

    gkl->pending = 1u;
 8002f0c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002f0e:	2201      	movs	r2, #1
 8002f10:	f883 230a 	strb.w	r2, [r3, #778]	@ 0x30a
    gkl->pending_ctrl = ctrl_addr;
 8002f14:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002f16:	78fa      	ldrb	r2, [r7, #3]
 8002f18:	f883 230b 	strb.w	r2, [r3, #779]	@ 0x30b
    gkl->pending_slave = slave_addr;
 8002f1c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002f1e:	78ba      	ldrb	r2, [r7, #2]
 8002f20:	f883 230c 	strb.w	r2, [r3, #780]	@ 0x30c

    GKL_Stats st = GKL_GetStats(&gkl->link);
 8002f24:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8002f26:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8002f2a:	4611      	mov	r1, r2
 8002f2c:	4618      	mov	r0, r3
 8002f2e:	f7fe fa7a 	bl	8001426 <GKL_GetStats>
    gkl->pending_rx_bytes_start = st.rx_total_bytes;
 8002f32:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8002f34:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002f36:	f8c3 2318 	str.w	r2, [r3, #792]	@ 0x318

    return PUMP_PROTO_OK;
 8002f3a:	2300      	movs	r3, #0
}
 8002f3c:	4618      	mov	r0, r3
 8002f3e:	3780      	adds	r7, #128	@ 0x80
 8002f40:	46bd      	mov	sp, r7
 8002f42:	bd80      	pop	{r7, pc}
 8002f44:	080193dc 	.word	0x080193dc

08002f48 <gkl_request_totalizer>:

static PumpProtoResult gkl_request_totalizer(void *ctx, uint8_t ctrl_addr, uint8_t slave_addr, uint8_t nozzle)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b0a0      	sub	sp, #128	@ 0x80
 8002f4c:	af04      	add	r7, sp, #16
 8002f4e:	6078      	str	r0, [r7, #4]
 8002f50:	4608      	mov	r0, r1
 8002f52:	4611      	mov	r1, r2
 8002f54:	461a      	mov	r2, r3
 8002f56:	4603      	mov	r3, r0
 8002f58:	70fb      	strb	r3, [r7, #3]
 8002f5a:	460b      	mov	r3, r1
 8002f5c:	70bb      	strb	r3, [r7, #2]
 8002f5e:	4613      	mov	r3, r2
 8002f60:	707b      	strb	r3, [r7, #1]
    PumpProtoGKL *gkl = (PumpProtoGKL *)ctx;
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (gkl == NULL) return PUMP_PROTO_ERR;
 8002f66:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d101      	bne.n	8002f70 <gkl_request_totalizer+0x28>
 8002f6c:	2302      	movs	r3, #2
 8002f6e:	e069      	b.n	8003044 <gkl_request_totalizer+0xfc>

    if (nozzle < 1 || nozzle > 6) return PUMP_PROTO_ERR;
 8002f70:	787b      	ldrb	r3, [r7, #1]
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d002      	beq.n	8002f7c <gkl_request_totalizer+0x34>
 8002f76:	787b      	ldrb	r3, [r7, #1]
 8002f78:	2b06      	cmp	r3, #6
 8002f7a:	d901      	bls.n	8002f80 <gkl_request_totalizer+0x38>
 8002f7c:	2302      	movs	r3, #2
 8002f7e:	e061      	b.n	8003044 <gkl_request_totalizer+0xfc>

    uint8_t data[1];
    data[0] = (uint8_t)('0' + nozzle);
 8002f80:	787b      	ldrb	r3, [r7, #1]
 8002f82:	3330      	adds	r3, #48	@ 0x30
 8002f84:	b2db      	uxtb	r3, r3
 8002f86:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68

    GKL_Result r = GKL_Send(&gkl->link, ctrl_addr, slave_addr, 'C', data, 1u, 'C');
 8002f8a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8002f8c:	78ba      	ldrb	r2, [r7, #2]
 8002f8e:	78f9      	ldrb	r1, [r7, #3]
 8002f90:	2343      	movs	r3, #67	@ 0x43
 8002f92:	9302      	str	r3, [sp, #8]
 8002f94:	2301      	movs	r3, #1
 8002f96:	9301      	str	r3, [sp, #4]
 8002f98:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8002f9c:	9300      	str	r3, [sp, #0]
 8002f9e:	2343      	movs	r3, #67	@ 0x43
 8002fa0:	f7fe f941 	bl	8001226 <GKL_Send>
 8002fa4:	4603      	mov	r3, r0
 8002fa6:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
    if (r == GKL_ERR_BUSY) return PUMP_PROTO_BUSY;
 8002faa:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8002fae:	2b01      	cmp	r3, #1
 8002fb0:	d101      	bne.n	8002fb6 <gkl_request_totalizer+0x6e>
 8002fb2:	2301      	movs	r3, #1
 8002fb4:	e046      	b.n	8003044 <gkl_request_totalizer+0xfc>
    if (r != GKL_OK) return PUMP_PROTO_ERR;
 8002fb6:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d001      	beq.n	8002fc2 <gkl_request_totalizer+0x7a>
 8002fbe:	2302      	movs	r3, #2
 8002fc0:	e040      	b.n	8003044 <gkl_request_totalizer+0xfc>

#if (PUMP_GKL_COMPACT_LOG == 1)
    uint8_t raw[GKL_MAX_FRAME_LEN];
    uint8_t raw_len = 0u;
 8002fc2:	2300      	movs	r3, #0
 8002fc4:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
    if (GKL_BuildFrame(ctrl_addr, slave_addr, 'C', data, 1u, raw, &raw_len) == GKL_OK)
 8002fc8:	f107 0268 	add.w	r2, r7, #104	@ 0x68
 8002fcc:	78b9      	ldrb	r1, [r7, #2]
 8002fce:	78f8      	ldrb	r0, [r7, #3]
 8002fd0:	f107 034b 	add.w	r3, r7, #75	@ 0x4b
 8002fd4:	9302      	str	r3, [sp, #8]
 8002fd6:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8002fda:	9301      	str	r3, [sp, #4]
 8002fdc:	2301      	movs	r3, #1
 8002fde:	9300      	str	r3, [sp, #0]
 8002fe0:	4613      	mov	r3, r2
 8002fe2:	2243      	movs	r2, #67	@ 0x43
 8002fe4:	f7fe f8b3 	bl	800114e <GKL_BuildFrame>
 8002fe8:	4603      	mov	r3, r0
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d11d      	bne.n	800302a <gkl_request_totalizer+0xe2>
    {
        char line[64];
        gkl_format_frame_compact(raw, raw_len, line, sizeof(line));
 8002fee:	f897 104b 	ldrb.w	r1, [r7, #75]	@ 0x4b
 8002ff2:	f107 0208 	add.w	r2, r7, #8
 8002ff6:	f107 004c 	add.w	r0, r7, #76	@ 0x4c
 8002ffa:	2340      	movs	r3, #64	@ 0x40
 8002ffc:	f7ff fcf2 	bl	80029e4 <gkl_format_frame_compact>
        strcat(line, "\r\n");
 8003000:	f107 0308 	add.w	r3, r7, #8
 8003004:	4618      	mov	r0, r3
 8003006:	f7fd f975 	bl	80002f4 <strlen>
 800300a:	4603      	mov	r3, r0
 800300c:	461a      	mov	r2, r3
 800300e:	f107 0308 	add.w	r3, r7, #8
 8003012:	4413      	add	r3, r2
 8003014:	4a0d      	ldr	r2, [pc, #52]	@ (800304c <gkl_request_totalizer+0x104>)
 8003016:	8811      	ldrh	r1, [r2, #0]
 8003018:	7892      	ldrb	r2, [r2, #2]
 800301a:	8019      	strh	r1, [r3, #0]
 800301c:	709a      	strb	r2, [r3, #2]
        gkl_log_line(gkl, line);
 800301e:	f107 0308 	add.w	r3, r7, #8
 8003022:	4619      	mov	r1, r3
 8003024:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8003026:	f7ff fd1f 	bl	8002a68 <gkl_log_line>
        gkl_log_line(gkl, l);
    }
#endif
#endif

    gkl->pending = 1u;
 800302a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800302c:	2201      	movs	r2, #1
 800302e:	f883 230a 	strb.w	r2, [r3, #778]	@ 0x30a
    gkl->pending_ctrl = ctrl_addr;
 8003032:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003034:	78fa      	ldrb	r2, [r7, #3]
 8003036:	f883 230b 	strb.w	r2, [r3, #779]	@ 0x30b
    gkl->pending_slave = slave_addr;
 800303a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800303c:	78ba      	ldrb	r2, [r7, #2]
 800303e:	f883 230c 	strb.w	r2, [r3, #780]	@ 0x30c

    return PUMP_PROTO_OK;
 8003042:	2300      	movs	r3, #0
}
 8003044:	4618      	mov	r0, r3
 8003046:	3770      	adds	r7, #112	@ 0x70
 8003048:	46bd      	mov	sp, r7
 800304a:	bd80      	pop	{r7, pc}
 800304c:	080193dc 	.word	0x080193dc

08003050 <gkl_pop_event>:

static bool gkl_pop_event(void *ctx, PumpEvent *out)
{
 8003050:	b580      	push	{r7, lr}
 8003052:	b084      	sub	sp, #16
 8003054:	af00      	add	r7, sp, #0
 8003056:	6078      	str	r0, [r7, #4]
 8003058:	6039      	str	r1, [r7, #0]
    PumpProtoGKL *gkl = (PumpProtoGKL*)ctx;
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	60fb      	str	r3, [r7, #12]
    return q_pop(gkl, out);
 800305e:	6839      	ldr	r1, [r7, #0]
 8003060:	68f8      	ldr	r0, [r7, #12]
 8003062:	f7ff fb95 	bl	8002790 <q_pop>
 8003066:	4603      	mov	r3, r0
}
 8003068:	4618      	mov	r0, r3
 800306a:	3710      	adds	r7, #16
 800306c:	46bd      	mov	sp, r7
 800306e:	bd80      	pop	{r7, pc}

08003070 <PumpProtoGKL_Init>:
};

/* ===================== Public API ===================== */

void PumpProtoGKL_Init(PumpProtoGKL *gkl, UART_HandleTypeDef *huart)
{
 8003070:	b580      	push	{r7, lr}
 8003072:	b082      	sub	sp, #8
 8003074:	af00      	add	r7, sp, #0
 8003076:	6078      	str	r0, [r7, #4]
 8003078:	6039      	str	r1, [r7, #0]
    if (gkl == NULL) return;
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	2b00      	cmp	r3, #0
 800307e:	d02f      	beq.n	80030e0 <PumpProtoGKL_Init+0x70>
    memset(gkl, 0, sizeof(*gkl));
 8003080:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8003084:	2100      	movs	r1, #0
 8003086:	6878      	ldr	r0, [r7, #4]
 8003088:	f015 fc3a 	bl	8018900 <memset>
    gkl->q_head = 0u;
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	2200      	movs	r2, #0
 8003090:	f883 2308 	strb.w	r2, [r3, #776]	@ 0x308
    gkl->q_tail = 0u;
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	2200      	movs	r2, #0
 8003098:	f883 2309 	strb.w	r2, [r3, #777]	@ 0x309
    gkl->pending = 0u;
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	2200      	movs	r2, #0
 80030a0:	f883 230a 	strb.w	r2, [r3, #778]	@ 0x30a
    gkl->pending_ctrl = 0u;
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	2200      	movs	r2, #0
 80030a8:	f883 230b 	strb.w	r2, [r3, #779]	@ 0x30b
    gkl->pending_slave = 0u;
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	2200      	movs	r2, #0
 80030b0:	f883 230c 	strb.w	r2, [r3, #780]	@ 0x30c
    gkl->last_reported_err = GKL_OK;
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	2200      	movs	r2, #0
 80030b8:	f883 230d 	strb.w	r2, [r3, #781]	@ 0x30d
    gkl->last_reported_failcnt = 0u;
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	2200      	movs	r2, #0
 80030c0:	f883 230e 	strb.w	r2, [r3, #782]	@ 0x30e
    gkl->no_connect_latched = 0u;
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	2200      	movs	r2, #0
 80030c8:	f883 230f 	strb.w	r2, [r3, #783]	@ 0x30f

    gkl->tag[0] = 0;
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	2200      	movs	r2, #0
 80030d0:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0

    GKL_Init(&gkl->link, huart);
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	6839      	ldr	r1, [r7, #0]
 80030d8:	4618      	mov	r0, r3
 80030da:	f7fd ffdd 	bl	8001098 <GKL_Init>
 80030de:	e000      	b.n	80030e2 <PumpProtoGKL_Init+0x72>
    if (gkl == NULL) return;
 80030e0:	bf00      	nop
}
 80030e2:	3708      	adds	r7, #8
 80030e4:	46bd      	mov	sp, r7
 80030e6:	bd80      	pop	{r7, pc}

080030e8 <PumpProtoGKL_SetTag>:

void PumpProtoGKL_SetTag(PumpProtoGKL *gkl, const char *tag)
{
 80030e8:	b480      	push	{r7}
 80030ea:	b085      	sub	sp, #20
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	6078      	str	r0, [r7, #4]
 80030f0:	6039      	str	r1, [r7, #0]
    if (gkl == NULL) return;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d029      	beq.n	800314c <PumpProtoGKL_SetTag+0x64>
    if (tag == NULL)
 80030f8:	683b      	ldr	r3, [r7, #0]
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d104      	bne.n	8003108 <PumpProtoGKL_SetTag+0x20>
    {
        gkl->tag[0] = 0;
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	2200      	movs	r2, #0
 8003102:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
        return;
 8003106:	e022      	b.n	800314e <PumpProtoGKL_SetTag+0x66>
    }

    size_t i = 0u;
 8003108:	2300      	movs	r3, #0
 800310a:	60fb      	str	r3, [r7, #12]
    for (; i < (sizeof(gkl->tag) - 1u) && tag[i] != 0; i++)
 800310c:	e00d      	b.n	800312a <PumpProtoGKL_SetTag+0x42>
    {
        gkl->tag[i] = tag[i];
 800310e:	683a      	ldr	r2, [r7, #0]
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	4413      	add	r3, r2
 8003114:	7819      	ldrb	r1, [r3, #0]
 8003116:	687a      	ldr	r2, [r7, #4]
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	4413      	add	r3, r2
 800311c:	f503 7328 	add.w	r3, r3, #672	@ 0x2a0
 8003120:	460a      	mov	r2, r1
 8003122:	701a      	strb	r2, [r3, #0]
    for (; i < (sizeof(gkl->tag) - 1u) && tag[i] != 0; i++)
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	3301      	adds	r3, #1
 8003128:	60fb      	str	r3, [r7, #12]
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	2b06      	cmp	r3, #6
 800312e:	d805      	bhi.n	800313c <PumpProtoGKL_SetTag+0x54>
 8003130:	683a      	ldr	r2, [r7, #0]
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	4413      	add	r3, r2
 8003136:	781b      	ldrb	r3, [r3, #0]
 8003138:	2b00      	cmp	r3, #0
 800313a:	d1e8      	bne.n	800310e <PumpProtoGKL_SetTag+0x26>
    }
    gkl->tag[i] = 0;
 800313c:	687a      	ldr	r2, [r7, #4]
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	4413      	add	r3, r2
 8003142:	f503 7328 	add.w	r3, r3, #672	@ 0x2a0
 8003146:	2200      	movs	r2, #0
 8003148:	701a      	strb	r2, [r3, #0]
 800314a:	e000      	b.n	800314e <PumpProtoGKL_SetTag+0x66>
    if (gkl == NULL) return;
 800314c:	bf00      	nop
}
 800314e:	3714      	adds	r7, #20
 8003150:	46bd      	mov	sp, r7
 8003152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003156:	4770      	bx	lr

08003158 <PumpProtoGKL_Bind>:

void PumpProtoGKL_Bind(PumpProto *out, PumpProtoGKL *gkl)
{
 8003158:	b480      	push	{r7}
 800315a:	b083      	sub	sp, #12
 800315c:	af00      	add	r7, sp, #0
 800315e:	6078      	str	r0, [r7, #4]
 8003160:	6039      	str	r1, [r7, #0]
    if (out == NULL) return;
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	2b00      	cmp	r3, #0
 8003166:	d006      	beq.n	8003176 <PumpProtoGKL_Bind+0x1e>
    out->vt  = &s_vt;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	4a06      	ldr	r2, [pc, #24]	@ (8003184 <PumpProtoGKL_Bind+0x2c>)
 800316c:	601a      	str	r2, [r3, #0]
    out->ctx = (void*)gkl;
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	683a      	ldr	r2, [r7, #0]
 8003172:	605a      	str	r2, [r3, #4]
 8003174:	e000      	b.n	8003178 <PumpProtoGKL_Bind+0x20>
    if (out == NULL) return;
 8003176:	bf00      	nop
}
 8003178:	370c      	adds	r7, #12
 800317a:	46bd      	mov	sp, r7
 800317c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003180:	4770      	bx	lr
 8003182:	bf00      	nop
 8003184:	08019674 	.word	0x08019674

08003188 <bcd_to_uint32>:
#include "pump_response_parser.h"
#include <string.h>

/* Helper: Convert BCD to uint32 */
static uint32_t bcd_to_uint32(const uint8_t *bcd, uint8_t len)
{
 8003188:	b480      	push	{r7}
 800318a:	b085      	sub	sp, #20
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
 8003190:	460b      	mov	r3, r1
 8003192:	70fb      	strb	r3, [r7, #3]
    uint32_t val = 0;
 8003194:	2300      	movs	r3, #0
 8003196:	60fb      	str	r3, [r7, #12]
    for (uint8_t i = 0; i < len; i++) {
 8003198:	2300      	movs	r3, #0
 800319a:	72fb      	strb	r3, [r7, #11]
 800319c:	e01b      	b.n	80031d6 <bcd_to_uint32+0x4e>
        val = val * 100 + ((bcd[i] >> 4) * 10 + (bcd[i] & 0x0F));
 800319e:	7afb      	ldrb	r3, [r7, #11]
 80031a0:	687a      	ldr	r2, [r7, #4]
 80031a2:	4413      	add	r3, r2
 80031a4:	781b      	ldrb	r3, [r3, #0]
 80031a6:	091b      	lsrs	r3, r3, #4
 80031a8:	b2db      	uxtb	r3, r3
 80031aa:	461a      	mov	r2, r3
 80031ac:	4613      	mov	r3, r2
 80031ae:	009b      	lsls	r3, r3, #2
 80031b0:	4413      	add	r3, r2
 80031b2:	005b      	lsls	r3, r3, #1
 80031b4:	4619      	mov	r1, r3
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	2264      	movs	r2, #100	@ 0x64
 80031ba:	fb02 f303 	mul.w	r3, r2, r3
 80031be:	18ca      	adds	r2, r1, r3
 80031c0:	7afb      	ldrb	r3, [r7, #11]
 80031c2:	6879      	ldr	r1, [r7, #4]
 80031c4:	440b      	add	r3, r1
 80031c6:	781b      	ldrb	r3, [r3, #0]
 80031c8:	f003 030f 	and.w	r3, r3, #15
 80031cc:	4413      	add	r3, r2
 80031ce:	60fb      	str	r3, [r7, #12]
    for (uint8_t i = 0; i < len; i++) {
 80031d0:	7afb      	ldrb	r3, [r7, #11]
 80031d2:	3301      	adds	r3, #1
 80031d4:	72fb      	strb	r3, [r7, #11]
 80031d6:	7afa      	ldrb	r2, [r7, #11]
 80031d8:	78fb      	ldrb	r3, [r7, #3]
 80031da:	429a      	cmp	r2, r3
 80031dc:	d3df      	bcc.n	800319e <bcd_to_uint32+0x16>
    }
    return val;
 80031de:	68fb      	ldr	r3, [r7, #12]
}
 80031e0:	4618      	mov	r0, r3
 80031e2:	3714      	adds	r7, #20
 80031e4:	46bd      	mov	sp, r7
 80031e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ea:	4770      	bx	lr

080031ec <PumpResp_ParseRealtimeVolume>:
}

/* Parse L response: 
   Format: <nozzle(1)><volume_cL(4 BCD)> = 5 bytes */
bool PumpResp_ParseRealtimeVolume(const GKL_Frame *resp, uint8_t *nozzle, uint32_t *volume_dL)
{
 80031ec:	b580      	push	{r7, lr}
 80031ee:	b086      	sub	sp, #24
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	60f8      	str	r0, [r7, #12]
 80031f4:	60b9      	str	r1, [r7, #8]
 80031f6:	607a      	str	r2, [r7, #4]
    if (!resp || !nozzle || !volume_dL) return false;
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d005      	beq.n	800320a <PumpResp_ParseRealtimeVolume+0x1e>
 80031fe:	68bb      	ldr	r3, [r7, #8]
 8003200:	2b00      	cmp	r3, #0
 8003202:	d002      	beq.n	800320a <PumpResp_ParseRealtimeVolume+0x1e>
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	2b00      	cmp	r3, #0
 8003208:	d101      	bne.n	800320e <PumpResp_ParseRealtimeVolume+0x22>
 800320a:	2300      	movs	r3, #0
 800320c:	e01c      	b.n	8003248 <PumpResp_ParseRealtimeVolume+0x5c>
    if (resp->cmd != 'L' || resp->data_len < 5) return false;
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	789b      	ldrb	r3, [r3, #2]
 8003212:	2b4c      	cmp	r3, #76	@ 0x4c
 8003214:	d103      	bne.n	800321e <PumpResp_ParseRealtimeVolume+0x32>
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	7e5b      	ldrb	r3, [r3, #25]
 800321a:	2b04      	cmp	r3, #4
 800321c:	d801      	bhi.n	8003222 <PumpResp_ParseRealtimeVolume+0x36>
 800321e:	2300      	movs	r3, #0
 8003220:	e012      	b.n	8003248 <PumpResp_ParseRealtimeVolume+0x5c>
    
    *nozzle = resp->data[0];
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	78da      	ldrb	r2, [r3, #3]
 8003226:	68bb      	ldr	r3, [r7, #8]
 8003228:	701a      	strb	r2, [r3, #0]
    uint32_t volume_cL = bcd_to_uint32(&resp->data[1], 4);
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	3304      	adds	r3, #4
 800322e:	2104      	movs	r1, #4
 8003230:	4618      	mov	r0, r3
 8003232:	f7ff ffa9 	bl	8003188 <bcd_to_uint32>
 8003236:	6178      	str	r0, [r7, #20]
    *volume_dL = volume_cL / 10;  /* Convert cL to dL */
 8003238:	697b      	ldr	r3, [r7, #20]
 800323a:	4a05      	ldr	r2, [pc, #20]	@ (8003250 <PumpResp_ParseRealtimeVolume+0x64>)
 800323c:	fba2 2303 	umull	r2, r3, r2, r3
 8003240:	08da      	lsrs	r2, r3, #3
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	601a      	str	r2, [r3, #0]
    
    return true;
 8003246:	2301      	movs	r3, #1
}
 8003248:	4618      	mov	r0, r3
 800324a:	3718      	adds	r7, #24
 800324c:	46bd      	mov	sp, r7
 800324e:	bd80      	pop	{r7, pc}
 8003250:	cccccccd 	.word	0xcccccccd

08003254 <PumpResp_ParseRealtimeMoney>:

/* Parse R response:
   Format: <nozzle(1)><money(4 BCD)> = 5 bytes */
bool PumpResp_ParseRealtimeMoney(const GKL_Frame *resp, uint8_t *nozzle, uint32_t *money)
{
 8003254:	b580      	push	{r7, lr}
 8003256:	b084      	sub	sp, #16
 8003258:	af00      	add	r7, sp, #0
 800325a:	60f8      	str	r0, [r7, #12]
 800325c:	60b9      	str	r1, [r7, #8]
 800325e:	607a      	str	r2, [r7, #4]
    if (!resp || !nozzle || !money) return false;
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	2b00      	cmp	r3, #0
 8003264:	d005      	beq.n	8003272 <PumpResp_ParseRealtimeMoney+0x1e>
 8003266:	68bb      	ldr	r3, [r7, #8]
 8003268:	2b00      	cmp	r3, #0
 800326a:	d002      	beq.n	8003272 <PumpResp_ParseRealtimeMoney+0x1e>
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	2b00      	cmp	r3, #0
 8003270:	d101      	bne.n	8003276 <PumpResp_ParseRealtimeMoney+0x22>
 8003272:	2300      	movs	r3, #0
 8003274:	e017      	b.n	80032a6 <PumpResp_ParseRealtimeMoney+0x52>
    if (resp->cmd != 'R' || resp->data_len < 5) return false;
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	789b      	ldrb	r3, [r3, #2]
 800327a:	2b52      	cmp	r3, #82	@ 0x52
 800327c:	d103      	bne.n	8003286 <PumpResp_ParseRealtimeMoney+0x32>
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	7e5b      	ldrb	r3, [r3, #25]
 8003282:	2b04      	cmp	r3, #4
 8003284:	d801      	bhi.n	800328a <PumpResp_ParseRealtimeMoney+0x36>
 8003286:	2300      	movs	r3, #0
 8003288:	e00d      	b.n	80032a6 <PumpResp_ParseRealtimeMoney+0x52>
    
    *nozzle = resp->data[0];
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	78da      	ldrb	r2, [r3, #3]
 800328e:	68bb      	ldr	r3, [r7, #8]
 8003290:	701a      	strb	r2, [r3, #0]
    *money = bcd_to_uint32(&resp->data[1], 4);
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	3304      	adds	r3, #4
 8003296:	2104      	movs	r1, #4
 8003298:	4618      	mov	r0, r3
 800329a:	f7ff ff75 	bl	8003188 <bcd_to_uint32>
 800329e:	4602      	mov	r2, r0
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	601a      	str	r2, [r3, #0]
    
    return true;
 80032a4:	2301      	movs	r3, #1
}
 80032a6:	4618      	mov	r0, r3
 80032a8:	3710      	adds	r7, #16
 80032aa:	46bd      	mov	sp, r7
 80032ac:	bd80      	pop	{r7, pc}
	...

080032b0 <PumpResp_ParseTotalizer>:

/* Parse C response:
   Format: <nozzle(1)><totalizer_cL(5 BCD)> = 6 bytes */
bool PumpResp_ParseTotalizer(const GKL_Frame *resp, uint8_t *nozzle, uint32_t *totalizer_dL)
{
 80032b0:	b580      	push	{r7, lr}
 80032b2:	b086      	sub	sp, #24
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	60f8      	str	r0, [r7, #12]
 80032b8:	60b9      	str	r1, [r7, #8]
 80032ba:	607a      	str	r2, [r7, #4]
    if (!resp || !nozzle || !totalizer_dL) return false;
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d005      	beq.n	80032ce <PumpResp_ParseTotalizer+0x1e>
 80032c2:	68bb      	ldr	r3, [r7, #8]
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d002      	beq.n	80032ce <PumpResp_ParseTotalizer+0x1e>
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d101      	bne.n	80032d2 <PumpResp_ParseTotalizer+0x22>
 80032ce:	2300      	movs	r3, #0
 80032d0:	e01c      	b.n	800330c <PumpResp_ParseTotalizer+0x5c>
    if (resp->cmd != 'C' || resp->data_len < 6) return false;
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	789b      	ldrb	r3, [r3, #2]
 80032d6:	2b43      	cmp	r3, #67	@ 0x43
 80032d8:	d103      	bne.n	80032e2 <PumpResp_ParseTotalizer+0x32>
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	7e5b      	ldrb	r3, [r3, #25]
 80032de:	2b05      	cmp	r3, #5
 80032e0:	d801      	bhi.n	80032e6 <PumpResp_ParseTotalizer+0x36>
 80032e2:	2300      	movs	r3, #0
 80032e4:	e012      	b.n	800330c <PumpResp_ParseTotalizer+0x5c>
    
    *nozzle = resp->data[0];
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	78da      	ldrb	r2, [r3, #3]
 80032ea:	68bb      	ldr	r3, [r7, #8]
 80032ec:	701a      	strb	r2, [r3, #0]
    uint32_t totalizer_cL = bcd_to_uint32(&resp->data[1], 5);
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	3304      	adds	r3, #4
 80032f2:	2105      	movs	r1, #5
 80032f4:	4618      	mov	r0, r3
 80032f6:	f7ff ff47 	bl	8003188 <bcd_to_uint32>
 80032fa:	6178      	str	r0, [r7, #20]
    *totalizer_dL = totalizer_cL / 10;  /* Convert cL to dL */
 80032fc:	697b      	ldr	r3, [r7, #20]
 80032fe:	4a05      	ldr	r2, [pc, #20]	@ (8003314 <PumpResp_ParseTotalizer+0x64>)
 8003300:	fba2 2303 	umull	r2, r3, r2, r3
 8003304:	08da      	lsrs	r2, r3, #3
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	601a      	str	r2, [r3, #0]
    
    return true;
 800330a:	2301      	movs	r3, #1
}
 800330c:	4618      	mov	r0, r3
 800330e:	3718      	adds	r7, #24
 8003310:	46bd      	mov	sp, r7
 8003312:	bd80      	pop	{r7, pc}
 8003314:	cccccccd 	.word	0xcccccccd

08003318 <uint32_to_bcd>:
#include <stdio.h>
#include <string.h>

/* Helper: Convert uint32 to BCD */
static void uint32_to_bcd(uint32_t val, uint8_t *out, uint8_t len)
{
 8003318:	b480      	push	{r7}
 800331a:	b087      	sub	sp, #28
 800331c:	af00      	add	r7, sp, #0
 800331e:	60f8      	str	r0, [r7, #12]
 8003320:	60b9      	str	r1, [r7, #8]
 8003322:	4613      	mov	r3, r2
 8003324:	71fb      	strb	r3, [r7, #7]
    for (int i = len - 1; i >= 0; i--) {
 8003326:	79fb      	ldrb	r3, [r7, #7]
 8003328:	3b01      	subs	r3, #1
 800332a:	617b      	str	r3, [r7, #20]
 800332c:	e029      	b.n	8003382 <uint32_to_bcd+0x6a>
        out[i] = (uint8_t)((val % 100) / 10) << 4 | (val % 10);
 800332e:	68fa      	ldr	r2, [r7, #12]
 8003330:	4b19      	ldr	r3, [pc, #100]	@ (8003398 <uint32_to_bcd+0x80>)
 8003332:	fba3 1302 	umull	r1, r3, r3, r2
 8003336:	095b      	lsrs	r3, r3, #5
 8003338:	2164      	movs	r1, #100	@ 0x64
 800333a:	fb01 f303 	mul.w	r3, r1, r3
 800333e:	1ad3      	subs	r3, r2, r3
 8003340:	4a16      	ldr	r2, [pc, #88]	@ (800339c <uint32_to_bcd+0x84>)
 8003342:	fba2 2303 	umull	r2, r3, r2, r3
 8003346:	08db      	lsrs	r3, r3, #3
 8003348:	b2db      	uxtb	r3, r3
 800334a:	011b      	lsls	r3, r3, #4
 800334c:	b2d8      	uxtb	r0, r3
 800334e:	68f9      	ldr	r1, [r7, #12]
 8003350:	4b12      	ldr	r3, [pc, #72]	@ (800339c <uint32_to_bcd+0x84>)
 8003352:	fba3 2301 	umull	r2, r3, r3, r1
 8003356:	08da      	lsrs	r2, r3, #3
 8003358:	4613      	mov	r3, r2
 800335a:	009b      	lsls	r3, r3, #2
 800335c:	4413      	add	r3, r2
 800335e:	005b      	lsls	r3, r3, #1
 8003360:	1aca      	subs	r2, r1, r3
 8003362:	b2d2      	uxtb	r2, r2
 8003364:	697b      	ldr	r3, [r7, #20]
 8003366:	68b9      	ldr	r1, [r7, #8]
 8003368:	440b      	add	r3, r1
 800336a:	4302      	orrs	r2, r0
 800336c:	b2d2      	uxtb	r2, r2
 800336e:	701a      	strb	r2, [r3, #0]
        val /= 100;
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	4a09      	ldr	r2, [pc, #36]	@ (8003398 <uint32_to_bcd+0x80>)
 8003374:	fba2 2303 	umull	r2, r3, r2, r3
 8003378:	095b      	lsrs	r3, r3, #5
 800337a:	60fb      	str	r3, [r7, #12]
    for (int i = len - 1; i >= 0; i--) {
 800337c:	697b      	ldr	r3, [r7, #20]
 800337e:	3b01      	subs	r3, #1
 8003380:	617b      	str	r3, [r7, #20]
 8003382:	697b      	ldr	r3, [r7, #20]
 8003384:	2b00      	cmp	r3, #0
 8003386:	dad2      	bge.n	800332e <uint32_to_bcd+0x16>
    }
}
 8003388:	bf00      	nop
 800338a:	bf00      	nop
 800338c:	371c      	adds	r7, #28
 800338e:	46bd      	mov	sp, r7
 8003390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003394:	4770      	bx	lr
 8003396:	bf00      	nop
 8003398:	51eb851f 	.word	0x51eb851f
 800339c:	cccccccd 	.word	0xcccccccd

080033a0 <uint16_to_bcd>:

/* Helper: Convert uint16 to BCD */
static void uint16_to_bcd(uint16_t val, uint8_t *out, uint8_t len)
{
 80033a0:	b480      	push	{r7}
 80033a2:	b085      	sub	sp, #20
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	4603      	mov	r3, r0
 80033a8:	6039      	str	r1, [r7, #0]
 80033aa:	80fb      	strh	r3, [r7, #6]
 80033ac:	4613      	mov	r3, r2
 80033ae:	717b      	strb	r3, [r7, #5]
    for (int i = len - 1; i >= 0; i--) {
 80033b0:	797b      	ldrb	r3, [r7, #5]
 80033b2:	3b01      	subs	r3, #1
 80033b4:	60fb      	str	r3, [r7, #12]
 80033b6:	e02d      	b.n	8003414 <uint16_to_bcd+0x74>
        out[i] = (uint8_t)((val % 100) / 10) << 4 | (val % 10);
 80033b8:	88fb      	ldrh	r3, [r7, #6]
 80033ba:	4a1b      	ldr	r2, [pc, #108]	@ (8003428 <uint16_to_bcd+0x88>)
 80033bc:	fba2 1203 	umull	r1, r2, r2, r3
 80033c0:	0952      	lsrs	r2, r2, #5
 80033c2:	2164      	movs	r1, #100	@ 0x64
 80033c4:	fb01 f202 	mul.w	r2, r1, r2
 80033c8:	1a9b      	subs	r3, r3, r2
 80033ca:	b29b      	uxth	r3, r3
 80033cc:	4a17      	ldr	r2, [pc, #92]	@ (800342c <uint16_to_bcd+0x8c>)
 80033ce:	fba2 2303 	umull	r2, r3, r2, r3
 80033d2:	08db      	lsrs	r3, r3, #3
 80033d4:	b29b      	uxth	r3, r3
 80033d6:	b25b      	sxtb	r3, r3
 80033d8:	011b      	lsls	r3, r3, #4
 80033da:	b258      	sxtb	r0, r3
 80033dc:	88fa      	ldrh	r2, [r7, #6]
 80033de:	4b13      	ldr	r3, [pc, #76]	@ (800342c <uint16_to_bcd+0x8c>)
 80033e0:	fba3 1302 	umull	r1, r3, r3, r2
 80033e4:	08d9      	lsrs	r1, r3, #3
 80033e6:	460b      	mov	r3, r1
 80033e8:	009b      	lsls	r3, r3, #2
 80033ea:	440b      	add	r3, r1
 80033ec:	005b      	lsls	r3, r3, #1
 80033ee:	1ad3      	subs	r3, r2, r3
 80033f0:	b29b      	uxth	r3, r3
 80033f2:	b25b      	sxtb	r3, r3
 80033f4:	4303      	orrs	r3, r0
 80033f6:	b259      	sxtb	r1, r3
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	683a      	ldr	r2, [r7, #0]
 80033fc:	4413      	add	r3, r2
 80033fe:	b2ca      	uxtb	r2, r1
 8003400:	701a      	strb	r2, [r3, #0]
        val /= 100;
 8003402:	88fb      	ldrh	r3, [r7, #6]
 8003404:	4a08      	ldr	r2, [pc, #32]	@ (8003428 <uint16_to_bcd+0x88>)
 8003406:	fba2 2303 	umull	r2, r3, r2, r3
 800340a:	095b      	lsrs	r3, r3, #5
 800340c:	80fb      	strh	r3, [r7, #6]
    for (int i = len - 1; i >= 0; i--) {
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	3b01      	subs	r3, #1
 8003412:	60fb      	str	r3, [r7, #12]
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	2b00      	cmp	r3, #0
 8003418:	dace      	bge.n	80033b8 <uint16_to_bcd+0x18>
    }
}
 800341a:	bf00      	nop
 800341c:	bf00      	nop
 800341e:	3714      	adds	r7, #20
 8003420:	46bd      	mov	sp, r7
 8003422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003426:	4770      	bx	lr
 8003428:	51eb851f 	.word	0x51eb851f
 800342c:	cccccccd 	.word	0xcccccccd

08003430 <log_frame>:

/* Helper: Log frame in compact format */
static void log_frame(uint8_t ctrl, uint8_t slave, char cmd, const uint8_t *data, uint8_t data_len)
{
 8003430:	b580      	push	{r7, lr}
 8003432:	b0a2      	sub	sp, #136	@ 0x88
 8003434:	af00      	add	r7, sp, #0
 8003436:	603b      	str	r3, [r7, #0]
 8003438:	4603      	mov	r3, r0
 800343a:	71fb      	strb	r3, [r7, #7]
 800343c:	460b      	mov	r3, r1
 800343e:	71bb      	strb	r3, [r7, #6]
 8003440:	4613      	mov	r3, r2
 8003442:	717b      	strb	r3, [r7, #5]
    uint8_t raw[32];
    uint8_t raw_len = 0;
 8003444:	2300      	movs	r3, #0
 8003446:	f887 307e 	strb.w	r3, [r7, #126]	@ 0x7e
    
    /* Build frame */
    raw[0] = 0x02;  /* STX */
 800344a:	2302      	movs	r3, #2
 800344c:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
    raw[1] = ctrl;
 8003450:	79fb      	ldrb	r3, [r7, #7]
 8003452:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
    raw[2] = slave;
 8003456:	79bb      	ldrb	r3, [r7, #6]
 8003458:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
    raw[3] = (uint8_t)cmd;
 800345c:	797b      	ldrb	r3, [r7, #5]
 800345e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    for (uint8_t i = 0; i < data_len; i++) {
 8003462:	2300      	movs	r3, #0
 8003464:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 8003468:	e010      	b.n	800348c <log_frame+0x5c>
        raw[4 + i] = data[i];
 800346a:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800346e:	683a      	ldr	r2, [r7, #0]
 8003470:	441a      	add	r2, r3
 8003472:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8003476:	3304      	adds	r3, #4
 8003478:	7812      	ldrb	r2, [r2, #0]
 800347a:	3388      	adds	r3, #136	@ 0x88
 800347c:	443b      	add	r3, r7
 800347e:	f803 2c2c 	strb.w	r2, [r3, #-44]
    for (uint8_t i = 0; i < data_len; i++) {
 8003482:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8003486:	3301      	adds	r3, #1
 8003488:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 800348c:	f897 2087 	ldrb.w	r2, [r7, #135]	@ 0x87
 8003490:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 8003494:	429a      	cmp	r2, r3
 8003496:	d3e8      	bcc.n	800346a <log_frame+0x3a>
    }
    raw_len = 4 + data_len;
 8003498:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 800349c:	3304      	adds	r3, #4
 800349e:	f887 307e 	strb.w	r3, [r7, #126]	@ 0x7e
    
    /* Calculate checksum */
    uint8_t crc = 0;
 80034a2:	2300      	movs	r3, #0
 80034a4:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86
    for (uint8_t i = 1; i < raw_len; i++) {
 80034a8:	2301      	movs	r3, #1
 80034aa:	f887 3085 	strb.w	r3, [r7, #133]	@ 0x85
 80034ae:	e00f      	b.n	80034d0 <log_frame+0xa0>
        crc ^= raw[i];
 80034b0:	f897 3085 	ldrb.w	r3, [r7, #133]	@ 0x85
 80034b4:	3388      	adds	r3, #136	@ 0x88
 80034b6:	443b      	add	r3, r7
 80034b8:	f813 2c2c 	ldrb.w	r2, [r3, #-44]
 80034bc:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 80034c0:	4053      	eors	r3, r2
 80034c2:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86
    for (uint8_t i = 1; i < raw_len; i++) {
 80034c6:	f897 3085 	ldrb.w	r3, [r7, #133]	@ 0x85
 80034ca:	3301      	adds	r3, #1
 80034cc:	f887 3085 	strb.w	r3, [r7, #133]	@ 0x85
 80034d0:	f897 2085 	ldrb.w	r2, [r7, #133]	@ 0x85
 80034d4:	f897 307e 	ldrb.w	r3, [r7, #126]	@ 0x7e
 80034d8:	429a      	cmp	r2, r3
 80034da:	d3e9      	bcc.n	80034b0 <log_frame+0x80>
    }
    raw[raw_len++] = crc;
 80034dc:	f897 307e 	ldrb.w	r3, [r7, #126]	@ 0x7e
 80034e0:	1c5a      	adds	r2, r3, #1
 80034e2:	f887 207e 	strb.w	r2, [r7, #126]	@ 0x7e
 80034e6:	3388      	adds	r3, #136	@ 0x88
 80034e8:	443b      	add	r3, r7
 80034ea:	f897 2086 	ldrb.w	r2, [r7, #134]	@ 0x86
 80034ee:	f803 2c2c 	strb.w	r2, [r3, #-44]
    
    /* Format as compact string */
    char line[80];
    char *p = line;
 80034f2:	f107 030c 	add.w	r3, r7, #12
 80034f6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    
    for (uint8_t i = 0; i < raw_len; i++) {
 80034fa:	2300      	movs	r3, #0
 80034fc:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8003500:	e27d      	b.n	80039fe <log_frame+0x5ce>
        uint8_t b = raw[i];
 8003502:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 8003506:	3388      	adds	r3, #136	@ 0x88
 8003508:	443b      	add	r3, r7
 800350a:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800350e:	f887 307d 	strb.w	r3, [r7, #125]	@ 0x7d
        if (b == 0x02) { p += sprintf(p, "<STX>"); }
 8003512:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 8003516:	2b02      	cmp	r3, #2
 8003518:	d10c      	bne.n	8003534 <log_frame+0x104>
 800351a:	49ca      	ldr	r1, [pc, #808]	@ (8003844 <log_frame+0x414>)
 800351c:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 8003520:	f015 f9cc 	bl	80188bc <siprintf>
 8003524:	4603      	mov	r3, r0
 8003526:	461a      	mov	r2, r3
 8003528:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800352c:	4413      	add	r3, r2
 800352e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003532:	e25f      	b.n	80039f4 <log_frame+0x5c4>
        else if (b == 0x00) { p += sprintf(p, "<NUL>"); }
 8003534:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 8003538:	2b00      	cmp	r3, #0
 800353a:	d10c      	bne.n	8003556 <log_frame+0x126>
 800353c:	49c2      	ldr	r1, [pc, #776]	@ (8003848 <log_frame+0x418>)
 800353e:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 8003542:	f015 f9bb 	bl	80188bc <siprintf>
 8003546:	4603      	mov	r3, r0
 8003548:	461a      	mov	r2, r3
 800354a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800354e:	4413      	add	r3, r2
 8003550:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003554:	e24e      	b.n	80039f4 <log_frame+0x5c4>
        else if (b == 0x01) { p += sprintf(p, "<SOH>"); }
 8003556:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 800355a:	2b01      	cmp	r3, #1
 800355c:	d10c      	bne.n	8003578 <log_frame+0x148>
 800355e:	49bb      	ldr	r1, [pc, #748]	@ (800384c <log_frame+0x41c>)
 8003560:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 8003564:	f015 f9aa 	bl	80188bc <siprintf>
 8003568:	4603      	mov	r3, r0
 800356a:	461a      	mov	r2, r3
 800356c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003570:	4413      	add	r3, r2
 8003572:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003576:	e23d      	b.n	80039f4 <log_frame+0x5c4>
        else if (b == 0x03) { p += sprintf(p, "<ETX>"); }
 8003578:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 800357c:	2b03      	cmp	r3, #3
 800357e:	d10c      	bne.n	800359a <log_frame+0x16a>
 8003580:	49b3      	ldr	r1, [pc, #716]	@ (8003850 <log_frame+0x420>)
 8003582:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 8003586:	f015 f999 	bl	80188bc <siprintf>
 800358a:	4603      	mov	r3, r0
 800358c:	461a      	mov	r2, r3
 800358e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003592:	4413      	add	r3, r2
 8003594:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003598:	e22c      	b.n	80039f4 <log_frame+0x5c4>
        else if (b == 0x04) { p += sprintf(p, "<EOT>"); }
 800359a:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 800359e:	2b04      	cmp	r3, #4
 80035a0:	d10c      	bne.n	80035bc <log_frame+0x18c>
 80035a2:	49ac      	ldr	r1, [pc, #688]	@ (8003854 <log_frame+0x424>)
 80035a4:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 80035a8:	f015 f988 	bl	80188bc <siprintf>
 80035ac:	4603      	mov	r3, r0
 80035ae:	461a      	mov	r2, r3
 80035b0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80035b4:	4413      	add	r3, r2
 80035b6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80035ba:	e21b      	b.n	80039f4 <log_frame+0x5c4>
        else if (b == 0x05) { p += sprintf(p, "<ENQ>"); }
 80035bc:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 80035c0:	2b05      	cmp	r3, #5
 80035c2:	d10c      	bne.n	80035de <log_frame+0x1ae>
 80035c4:	49a4      	ldr	r1, [pc, #656]	@ (8003858 <log_frame+0x428>)
 80035c6:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 80035ca:	f015 f977 	bl	80188bc <siprintf>
 80035ce:	4603      	mov	r3, r0
 80035d0:	461a      	mov	r2, r3
 80035d2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80035d6:	4413      	add	r3, r2
 80035d8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80035dc:	e20a      	b.n	80039f4 <log_frame+0x5c4>
        else if (b == 0x06) { p += sprintf(p, "<ACK>"); }
 80035de:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 80035e2:	2b06      	cmp	r3, #6
 80035e4:	d10c      	bne.n	8003600 <log_frame+0x1d0>
 80035e6:	499d      	ldr	r1, [pc, #628]	@ (800385c <log_frame+0x42c>)
 80035e8:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 80035ec:	f015 f966 	bl	80188bc <siprintf>
 80035f0:	4603      	mov	r3, r0
 80035f2:	461a      	mov	r2, r3
 80035f4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80035f8:	4413      	add	r3, r2
 80035fa:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80035fe:	e1f9      	b.n	80039f4 <log_frame+0x5c4>
        else if (b == 0x07) { p += sprintf(p, "<BEL>"); }
 8003600:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 8003604:	2b07      	cmp	r3, #7
 8003606:	d10c      	bne.n	8003622 <log_frame+0x1f2>
 8003608:	4995      	ldr	r1, [pc, #596]	@ (8003860 <log_frame+0x430>)
 800360a:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 800360e:	f015 f955 	bl	80188bc <siprintf>
 8003612:	4603      	mov	r3, r0
 8003614:	461a      	mov	r2, r3
 8003616:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800361a:	4413      	add	r3, r2
 800361c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003620:	e1e8      	b.n	80039f4 <log_frame+0x5c4>
        else if (b == 0x08) { p += sprintf(p, "<BS>"); }
 8003622:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 8003626:	2b08      	cmp	r3, #8
 8003628:	d10c      	bne.n	8003644 <log_frame+0x214>
 800362a:	498e      	ldr	r1, [pc, #568]	@ (8003864 <log_frame+0x434>)
 800362c:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 8003630:	f015 f944 	bl	80188bc <siprintf>
 8003634:	4603      	mov	r3, r0
 8003636:	461a      	mov	r2, r3
 8003638:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800363c:	4413      	add	r3, r2
 800363e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003642:	e1d7      	b.n	80039f4 <log_frame+0x5c4>
        else if (b == 0x09) { p += sprintf(p, "<HT>"); }
 8003644:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 8003648:	2b09      	cmp	r3, #9
 800364a:	d10c      	bne.n	8003666 <log_frame+0x236>
 800364c:	4986      	ldr	r1, [pc, #536]	@ (8003868 <log_frame+0x438>)
 800364e:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 8003652:	f015 f933 	bl	80188bc <siprintf>
 8003656:	4603      	mov	r3, r0
 8003658:	461a      	mov	r2, r3
 800365a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800365e:	4413      	add	r3, r2
 8003660:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003664:	e1c6      	b.n	80039f4 <log_frame+0x5c4>
        else if (b == 0x0A) { p += sprintf(p, "<LF>"); }
 8003666:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 800366a:	2b0a      	cmp	r3, #10
 800366c:	d10c      	bne.n	8003688 <log_frame+0x258>
 800366e:	497f      	ldr	r1, [pc, #508]	@ (800386c <log_frame+0x43c>)
 8003670:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 8003674:	f015 f922 	bl	80188bc <siprintf>
 8003678:	4603      	mov	r3, r0
 800367a:	461a      	mov	r2, r3
 800367c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003680:	4413      	add	r3, r2
 8003682:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003686:	e1b5      	b.n	80039f4 <log_frame+0x5c4>
        else if (b == 0x0B) { p += sprintf(p, "<VT>"); }
 8003688:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 800368c:	2b0b      	cmp	r3, #11
 800368e:	d10c      	bne.n	80036aa <log_frame+0x27a>
 8003690:	4977      	ldr	r1, [pc, #476]	@ (8003870 <log_frame+0x440>)
 8003692:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 8003696:	f015 f911 	bl	80188bc <siprintf>
 800369a:	4603      	mov	r3, r0
 800369c:	461a      	mov	r2, r3
 800369e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80036a2:	4413      	add	r3, r2
 80036a4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80036a8:	e1a4      	b.n	80039f4 <log_frame+0x5c4>
        else if (b == 0x0C) { p += sprintf(p, "<FF>"); }
 80036aa:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 80036ae:	2b0c      	cmp	r3, #12
 80036b0:	d10c      	bne.n	80036cc <log_frame+0x29c>
 80036b2:	4970      	ldr	r1, [pc, #448]	@ (8003874 <log_frame+0x444>)
 80036b4:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 80036b8:	f015 f900 	bl	80188bc <siprintf>
 80036bc:	4603      	mov	r3, r0
 80036be:	461a      	mov	r2, r3
 80036c0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80036c4:	4413      	add	r3, r2
 80036c6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80036ca:	e193      	b.n	80039f4 <log_frame+0x5c4>
        else if (b == 0x0D) { p += sprintf(p, "<CR>"); }
 80036cc:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 80036d0:	2b0d      	cmp	r3, #13
 80036d2:	d10c      	bne.n	80036ee <log_frame+0x2be>
 80036d4:	4968      	ldr	r1, [pc, #416]	@ (8003878 <log_frame+0x448>)
 80036d6:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 80036da:	f015 f8ef 	bl	80188bc <siprintf>
 80036de:	4603      	mov	r3, r0
 80036e0:	461a      	mov	r2, r3
 80036e2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80036e6:	4413      	add	r3, r2
 80036e8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80036ec:	e182      	b.n	80039f4 <log_frame+0x5c4>
        else if (b == 0x0E) { p += sprintf(p, "<SO>"); }
 80036ee:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 80036f2:	2b0e      	cmp	r3, #14
 80036f4:	d10c      	bne.n	8003710 <log_frame+0x2e0>
 80036f6:	4961      	ldr	r1, [pc, #388]	@ (800387c <log_frame+0x44c>)
 80036f8:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 80036fc:	f015 f8de 	bl	80188bc <siprintf>
 8003700:	4603      	mov	r3, r0
 8003702:	461a      	mov	r2, r3
 8003704:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003708:	4413      	add	r3, r2
 800370a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800370e:	e171      	b.n	80039f4 <log_frame+0x5c4>
        else if (b == 0x0F) { p += sprintf(p, "<SI>"); }
 8003710:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 8003714:	2b0f      	cmp	r3, #15
 8003716:	d10c      	bne.n	8003732 <log_frame+0x302>
 8003718:	4959      	ldr	r1, [pc, #356]	@ (8003880 <log_frame+0x450>)
 800371a:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 800371e:	f015 f8cd 	bl	80188bc <siprintf>
 8003722:	4603      	mov	r3, r0
 8003724:	461a      	mov	r2, r3
 8003726:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800372a:	4413      	add	r3, r2
 800372c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003730:	e160      	b.n	80039f4 <log_frame+0x5c4>
        else if (b == 0x10) { p += sprintf(p, "<DLE>"); }
 8003732:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 8003736:	2b10      	cmp	r3, #16
 8003738:	d10c      	bne.n	8003754 <log_frame+0x324>
 800373a:	4952      	ldr	r1, [pc, #328]	@ (8003884 <log_frame+0x454>)
 800373c:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 8003740:	f015 f8bc 	bl	80188bc <siprintf>
 8003744:	4603      	mov	r3, r0
 8003746:	461a      	mov	r2, r3
 8003748:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800374c:	4413      	add	r3, r2
 800374e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003752:	e14f      	b.n	80039f4 <log_frame+0x5c4>
        else if (b == 0x11) { p += sprintf(p, "<DC1>"); }
 8003754:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 8003758:	2b11      	cmp	r3, #17
 800375a:	d10c      	bne.n	8003776 <log_frame+0x346>
 800375c:	494a      	ldr	r1, [pc, #296]	@ (8003888 <log_frame+0x458>)
 800375e:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 8003762:	f015 f8ab 	bl	80188bc <siprintf>
 8003766:	4603      	mov	r3, r0
 8003768:	461a      	mov	r2, r3
 800376a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800376e:	4413      	add	r3, r2
 8003770:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003774:	e13e      	b.n	80039f4 <log_frame+0x5c4>
        else if (b == 0x12) { p += sprintf(p, "<DC2>"); }
 8003776:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 800377a:	2b12      	cmp	r3, #18
 800377c:	d10c      	bne.n	8003798 <log_frame+0x368>
 800377e:	4943      	ldr	r1, [pc, #268]	@ (800388c <log_frame+0x45c>)
 8003780:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 8003784:	f015 f89a 	bl	80188bc <siprintf>
 8003788:	4603      	mov	r3, r0
 800378a:	461a      	mov	r2, r3
 800378c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003790:	4413      	add	r3, r2
 8003792:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003796:	e12d      	b.n	80039f4 <log_frame+0x5c4>
        else if (b == 0x13) { p += sprintf(p, "<DC3>"); }
 8003798:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 800379c:	2b13      	cmp	r3, #19
 800379e:	d10c      	bne.n	80037ba <log_frame+0x38a>
 80037a0:	493b      	ldr	r1, [pc, #236]	@ (8003890 <log_frame+0x460>)
 80037a2:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 80037a6:	f015 f889 	bl	80188bc <siprintf>
 80037aa:	4603      	mov	r3, r0
 80037ac:	461a      	mov	r2, r3
 80037ae:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80037b2:	4413      	add	r3, r2
 80037b4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80037b8:	e11c      	b.n	80039f4 <log_frame+0x5c4>
        else if (b == 0x14) { p += sprintf(p, "<DC4>"); }
 80037ba:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 80037be:	2b14      	cmp	r3, #20
 80037c0:	d10c      	bne.n	80037dc <log_frame+0x3ac>
 80037c2:	4934      	ldr	r1, [pc, #208]	@ (8003894 <log_frame+0x464>)
 80037c4:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 80037c8:	f015 f878 	bl	80188bc <siprintf>
 80037cc:	4603      	mov	r3, r0
 80037ce:	461a      	mov	r2, r3
 80037d0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80037d4:	4413      	add	r3, r2
 80037d6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80037da:	e10b      	b.n	80039f4 <log_frame+0x5c4>
        else if (b == 0x15) { p += sprintf(p, "<NAK>"); }
 80037dc:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 80037e0:	2b15      	cmp	r3, #21
 80037e2:	d10c      	bne.n	80037fe <log_frame+0x3ce>
 80037e4:	492c      	ldr	r1, [pc, #176]	@ (8003898 <log_frame+0x468>)
 80037e6:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 80037ea:	f015 f867 	bl	80188bc <siprintf>
 80037ee:	4603      	mov	r3, r0
 80037f0:	461a      	mov	r2, r3
 80037f2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80037f6:	4413      	add	r3, r2
 80037f8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80037fc:	e0fa      	b.n	80039f4 <log_frame+0x5c4>
        else if (b == 0x16) { p += sprintf(p, "<SYN>"); }
 80037fe:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 8003802:	2b16      	cmp	r3, #22
 8003804:	d10c      	bne.n	8003820 <log_frame+0x3f0>
 8003806:	4925      	ldr	r1, [pc, #148]	@ (800389c <log_frame+0x46c>)
 8003808:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 800380c:	f015 f856 	bl	80188bc <siprintf>
 8003810:	4603      	mov	r3, r0
 8003812:	461a      	mov	r2, r3
 8003814:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003818:	4413      	add	r3, r2
 800381a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800381e:	e0e9      	b.n	80039f4 <log_frame+0x5c4>
        else if (b == 0x17) { p += sprintf(p, "<ETB>"); }
 8003820:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 8003824:	2b17      	cmp	r3, #23
 8003826:	d13d      	bne.n	80038a4 <log_frame+0x474>
 8003828:	491d      	ldr	r1, [pc, #116]	@ (80038a0 <log_frame+0x470>)
 800382a:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 800382e:	f015 f845 	bl	80188bc <siprintf>
 8003832:	4603      	mov	r3, r0
 8003834:	461a      	mov	r2, r3
 8003836:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800383a:	4413      	add	r3, r2
 800383c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003840:	e0d8      	b.n	80039f4 <log_frame+0x5c4>
 8003842:	bf00      	nop
 8003844:	080193e0 	.word	0x080193e0
 8003848:	080193e8 	.word	0x080193e8
 800384c:	080193f0 	.word	0x080193f0
 8003850:	080193f8 	.word	0x080193f8
 8003854:	08019400 	.word	0x08019400
 8003858:	08019408 	.word	0x08019408
 800385c:	08019410 	.word	0x08019410
 8003860:	08019418 	.word	0x08019418
 8003864:	08019420 	.word	0x08019420
 8003868:	08019428 	.word	0x08019428
 800386c:	08019430 	.word	0x08019430
 8003870:	08019438 	.word	0x08019438
 8003874:	08019440 	.word	0x08019440
 8003878:	08019448 	.word	0x08019448
 800387c:	08019450 	.word	0x08019450
 8003880:	08019458 	.word	0x08019458
 8003884:	08019460 	.word	0x08019460
 8003888:	08019468 	.word	0x08019468
 800388c:	08019470 	.word	0x08019470
 8003890:	08019478 	.word	0x08019478
 8003894:	08019480 	.word	0x08019480
 8003898:	08019488 	.word	0x08019488
 800389c:	08019490 	.word	0x08019490
 80038a0:	08019498 	.word	0x08019498
        else if (b == 0x18) { p += sprintf(p, "<CAN>"); }
 80038a4:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 80038a8:	2b18      	cmp	r3, #24
 80038aa:	d10c      	bne.n	80038c6 <log_frame+0x496>
 80038ac:	495e      	ldr	r1, [pc, #376]	@ (8003a28 <log_frame+0x5f8>)
 80038ae:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 80038b2:	f015 f803 	bl	80188bc <siprintf>
 80038b6:	4603      	mov	r3, r0
 80038b8:	461a      	mov	r2, r3
 80038ba:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80038be:	4413      	add	r3, r2
 80038c0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80038c4:	e096      	b.n	80039f4 <log_frame+0x5c4>
        else if (b == 0x19) { p += sprintf(p, "<EM>"); }
 80038c6:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 80038ca:	2b19      	cmp	r3, #25
 80038cc:	d10c      	bne.n	80038e8 <log_frame+0x4b8>
 80038ce:	4957      	ldr	r1, [pc, #348]	@ (8003a2c <log_frame+0x5fc>)
 80038d0:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 80038d4:	f014 fff2 	bl	80188bc <siprintf>
 80038d8:	4603      	mov	r3, r0
 80038da:	461a      	mov	r2, r3
 80038dc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80038e0:	4413      	add	r3, r2
 80038e2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80038e6:	e085      	b.n	80039f4 <log_frame+0x5c4>
        else if (b == 0x1A) { p += sprintf(p, "<SUB>"); }
 80038e8:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 80038ec:	2b1a      	cmp	r3, #26
 80038ee:	d10c      	bne.n	800390a <log_frame+0x4da>
 80038f0:	494f      	ldr	r1, [pc, #316]	@ (8003a30 <log_frame+0x600>)
 80038f2:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 80038f6:	f014 ffe1 	bl	80188bc <siprintf>
 80038fa:	4603      	mov	r3, r0
 80038fc:	461a      	mov	r2, r3
 80038fe:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003902:	4413      	add	r3, r2
 8003904:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003908:	e074      	b.n	80039f4 <log_frame+0x5c4>
        else if (b == 0x1B) { p += sprintf(p, "<ESC>"); }
 800390a:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 800390e:	2b1b      	cmp	r3, #27
 8003910:	d10c      	bne.n	800392c <log_frame+0x4fc>
 8003912:	4948      	ldr	r1, [pc, #288]	@ (8003a34 <log_frame+0x604>)
 8003914:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 8003918:	f014 ffd0 	bl	80188bc <siprintf>
 800391c:	4603      	mov	r3, r0
 800391e:	461a      	mov	r2, r3
 8003920:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003924:	4413      	add	r3, r2
 8003926:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800392a:	e063      	b.n	80039f4 <log_frame+0x5c4>
        else if (b == 0x1C) { p += sprintf(p, "<FS>"); }
 800392c:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 8003930:	2b1c      	cmp	r3, #28
 8003932:	d10c      	bne.n	800394e <log_frame+0x51e>
 8003934:	4940      	ldr	r1, [pc, #256]	@ (8003a38 <log_frame+0x608>)
 8003936:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 800393a:	f014 ffbf 	bl	80188bc <siprintf>
 800393e:	4603      	mov	r3, r0
 8003940:	461a      	mov	r2, r3
 8003942:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003946:	4413      	add	r3, r2
 8003948:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800394c:	e052      	b.n	80039f4 <log_frame+0x5c4>
        else if (b == 0x1D) { p += sprintf(p, "<GS>"); }
 800394e:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 8003952:	2b1d      	cmp	r3, #29
 8003954:	d10c      	bne.n	8003970 <log_frame+0x540>
 8003956:	4939      	ldr	r1, [pc, #228]	@ (8003a3c <log_frame+0x60c>)
 8003958:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 800395c:	f014 ffae 	bl	80188bc <siprintf>
 8003960:	4603      	mov	r3, r0
 8003962:	461a      	mov	r2, r3
 8003964:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003968:	4413      	add	r3, r2
 800396a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800396e:	e041      	b.n	80039f4 <log_frame+0x5c4>
        else if (b == 0x1E) { p += sprintf(p, "<RS>"); }
 8003970:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 8003974:	2b1e      	cmp	r3, #30
 8003976:	d10c      	bne.n	8003992 <log_frame+0x562>
 8003978:	4931      	ldr	r1, [pc, #196]	@ (8003a40 <log_frame+0x610>)
 800397a:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 800397e:	f014 ff9d 	bl	80188bc <siprintf>
 8003982:	4603      	mov	r3, r0
 8003984:	461a      	mov	r2, r3
 8003986:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800398a:	4413      	add	r3, r2
 800398c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003990:	e030      	b.n	80039f4 <log_frame+0x5c4>
        else if (b == 0x1F) { p += sprintf(p, "<US>"); }
 8003992:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 8003996:	2b1f      	cmp	r3, #31
 8003998:	d10c      	bne.n	80039b4 <log_frame+0x584>
 800399a:	492a      	ldr	r1, [pc, #168]	@ (8003a44 <log_frame+0x614>)
 800399c:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 80039a0:	f014 ff8c 	bl	80188bc <siprintf>
 80039a4:	4603      	mov	r3, r0
 80039a6:	461a      	mov	r2, r3
 80039a8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80039ac:	4413      	add	r3, r2
 80039ae:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80039b2:	e01f      	b.n	80039f4 <log_frame+0x5c4>
        else if (b >= 0x20 && b <= 0x7E) { *p++ = (char)b; }
 80039b4:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 80039b8:	2b1f      	cmp	r3, #31
 80039ba:	d90c      	bls.n	80039d6 <log_frame+0x5a6>
 80039bc:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 80039c0:	2b7e      	cmp	r3, #126	@ 0x7e
 80039c2:	d808      	bhi.n	80039d6 <log_frame+0x5a6>
 80039c4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80039c8:	1c5a      	adds	r2, r3, #1
 80039ca:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80039ce:	f897 207d 	ldrb.w	r2, [r7, #125]	@ 0x7d
 80039d2:	701a      	strb	r2, [r3, #0]
 80039d4:	e00e      	b.n	80039f4 <log_frame+0x5c4>
        else { p += sprintf(p, "<%02X>", b); }
 80039d6:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 80039da:	461a      	mov	r2, r3
 80039dc:	491a      	ldr	r1, [pc, #104]	@ (8003a48 <log_frame+0x618>)
 80039de:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 80039e2:	f014 ff6b 	bl	80188bc <siprintf>
 80039e6:	4603      	mov	r3, r0
 80039e8:	461a      	mov	r2, r3
 80039ea:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80039ee:	4413      	add	r3, r2
 80039f0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    for (uint8_t i = 0; i < raw_len; i++) {
 80039f4:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 80039f8:	3301      	adds	r3, #1
 80039fa:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 80039fe:	f897 207f 	ldrb.w	r2, [r7, #127]	@ 0x7f
 8003a02:	f897 307e 	ldrb.w	r3, [r7, #126]	@ 0x7e
 8003a06:	429a      	cmp	r2, r3
 8003a08:	f4ff ad7b 	bcc.w	8003502 <log_frame+0xd2>
    }
    *p = '\0';
 8003a0c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003a10:	2200      	movs	r2, #0
 8003a12:	701a      	strb	r2, [r3, #0]
    
    CDC_Log(line);  /* FIXED: only one parameter */
 8003a14:	f107 030c 	add.w	r3, r7, #12
 8003a18:	4618      	mov	r0, r3
 8003a1a:	f7fd f84d 	bl	8000ab8 <CDC_Log>
}
 8003a1e:	bf00      	nop
 8003a20:	3788      	adds	r7, #136	@ 0x88
 8003a22:	46bd      	mov	sp, r7
 8003a24:	bd80      	pop	{r7, pc}
 8003a26:	bf00      	nop
 8003a28:	080194a0 	.word	0x080194a0
 8003a2c:	080194a8 	.word	0x080194a8
 8003a30:	080194b0 	.word	0x080194b0
 8003a34:	080194b8 	.word	0x080194b8
 8003a38:	080194c0 	.word	0x080194c0
 8003a3c:	080194c8 	.word	0x080194c8
 8003a40:	080194d0 	.word	0x080194d0
 8003a44:	080194d8 	.word	0x080194d8
 8003a48:	080194e0 	.word	0x080194e0

08003a4c <PumpTrans_PresetVolume>:

/* V - Preset Volume */
bool PumpTrans_PresetVolume(GKL_Link *gkl, uint8_t ctrl, uint8_t slave,
                            uint8_t nozzle, uint32_t volume_dL, uint16_t price)
{
 8003a4c:	b580      	push	{r7, lr}
 8003a4e:	b08a      	sub	sp, #40	@ 0x28
 8003a50:	af04      	add	r7, sp, #16
 8003a52:	6078      	str	r0, [r7, #4]
 8003a54:	4608      	mov	r0, r1
 8003a56:	4611      	mov	r1, r2
 8003a58:	461a      	mov	r2, r3
 8003a5a:	4603      	mov	r3, r0
 8003a5c:	70fb      	strb	r3, [r7, #3]
 8003a5e:	460b      	mov	r3, r1
 8003a60:	70bb      	strb	r3, [r7, #2]
 8003a62:	4613      	mov	r3, r2
 8003a64:	707b      	strb	r3, [r7, #1]
    if (!gkl || gkl->state != GKL_STATE_IDLE) return false;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d004      	beq.n	8003a76 <PumpTrans_PresetVolume+0x2a>
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	791b      	ldrb	r3, [r3, #4]
 8003a70:	b2db      	uxtb	r3, r3
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d001      	beq.n	8003a7a <PumpTrans_PresetVolume+0x2e>
 8003a76:	2300      	movs	r3, #0
 8003a78:	e033      	b.n	8003ae2 <PumpTrans_PresetVolume+0x96>
    
    uint8_t data[7];
    data[0] = nozzle;
 8003a7a:	787b      	ldrb	r3, [r7, #1]
 8003a7c:	733b      	strb	r3, [r7, #12]
    
    uint32_t volume_cL = volume_dL * 10;
 8003a7e:	6a3a      	ldr	r2, [r7, #32]
 8003a80:	4613      	mov	r3, r2
 8003a82:	009b      	lsls	r3, r3, #2
 8003a84:	4413      	add	r3, r2
 8003a86:	005b      	lsls	r3, r3, #1
 8003a88:	617b      	str	r3, [r7, #20]
    uint32_to_bcd(volume_cL, &data[1], 4);
 8003a8a:	f107 030c 	add.w	r3, r7, #12
 8003a8e:	3301      	adds	r3, #1
 8003a90:	2204      	movs	r2, #4
 8003a92:	4619      	mov	r1, r3
 8003a94:	6978      	ldr	r0, [r7, #20]
 8003a96:	f7ff fc3f 	bl	8003318 <uint32_to_bcd>
    uint16_to_bcd(price, &data[5], 2);
 8003a9a:	f107 030c 	add.w	r3, r7, #12
 8003a9e:	1d59      	adds	r1, r3, #5
 8003aa0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003aa2:	2202      	movs	r2, #2
 8003aa4:	4618      	mov	r0, r3
 8003aa6:	f7ff fc7b 	bl	80033a0 <uint16_to_bcd>
    
    log_frame(ctrl, slave, 'V', data, 7);
 8003aaa:	f107 030c 	add.w	r3, r7, #12
 8003aae:	78b9      	ldrb	r1, [r7, #2]
 8003ab0:	78f8      	ldrb	r0, [r7, #3]
 8003ab2:	2207      	movs	r2, #7
 8003ab4:	9200      	str	r2, [sp, #0]
 8003ab6:	2256      	movs	r2, #86	@ 0x56
 8003ab8:	f7ff fcba 	bl	8003430 <log_frame>
    
    return (GKL_Send(gkl, ctrl, slave, 'V', data, 7, 'V') == GKL_OK);
 8003abc:	78ba      	ldrb	r2, [r7, #2]
 8003abe:	78f9      	ldrb	r1, [r7, #3]
 8003ac0:	2356      	movs	r3, #86	@ 0x56
 8003ac2:	9302      	str	r3, [sp, #8]
 8003ac4:	2307      	movs	r3, #7
 8003ac6:	9301      	str	r3, [sp, #4]
 8003ac8:	f107 030c 	add.w	r3, r7, #12
 8003acc:	9300      	str	r3, [sp, #0]
 8003ace:	2356      	movs	r3, #86	@ 0x56
 8003ad0:	6878      	ldr	r0, [r7, #4]
 8003ad2:	f7fd fba8 	bl	8001226 <GKL_Send>
 8003ad6:	4603      	mov	r3, r0
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	bf0c      	ite	eq
 8003adc:	2301      	moveq	r3, #1
 8003ade:	2300      	movne	r3, #0
 8003ae0:	b2db      	uxtb	r3, r3
}
 8003ae2:	4618      	mov	r0, r3
 8003ae4:	3718      	adds	r7, #24
 8003ae6:	46bd      	mov	sp, r7
 8003ae8:	bd80      	pop	{r7, pc}

08003aea <PumpTrans_PresetMoney>:

/* M - Preset Money */
bool PumpTrans_PresetMoney(GKL_Link *gkl, uint8_t ctrl, uint8_t slave,
                           uint8_t nozzle, uint32_t money, uint16_t price)
{
 8003aea:	b580      	push	{r7, lr}
 8003aec:	b088      	sub	sp, #32
 8003aee:	af04      	add	r7, sp, #16
 8003af0:	6078      	str	r0, [r7, #4]
 8003af2:	4608      	mov	r0, r1
 8003af4:	4611      	mov	r1, r2
 8003af6:	461a      	mov	r2, r3
 8003af8:	4603      	mov	r3, r0
 8003afa:	70fb      	strb	r3, [r7, #3]
 8003afc:	460b      	mov	r3, r1
 8003afe:	70bb      	strb	r3, [r7, #2]
 8003b00:	4613      	mov	r3, r2
 8003b02:	707b      	strb	r3, [r7, #1]
    if (!gkl || gkl->state != GKL_STATE_IDLE) return false;
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d004      	beq.n	8003b14 <PumpTrans_PresetMoney+0x2a>
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	791b      	ldrb	r3, [r3, #4]
 8003b0e:	b2db      	uxtb	r3, r3
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d001      	beq.n	8003b18 <PumpTrans_PresetMoney+0x2e>
 8003b14:	2300      	movs	r3, #0
 8003b16:	e02d      	b.n	8003b74 <PumpTrans_PresetMoney+0x8a>
    
    uint8_t data[7];
    data[0] = nozzle;
 8003b18:	787b      	ldrb	r3, [r7, #1]
 8003b1a:	723b      	strb	r3, [r7, #8]
    uint32_to_bcd(money, &data[1], 4);
 8003b1c:	f107 0308 	add.w	r3, r7, #8
 8003b20:	3301      	adds	r3, #1
 8003b22:	2204      	movs	r2, #4
 8003b24:	4619      	mov	r1, r3
 8003b26:	69b8      	ldr	r0, [r7, #24]
 8003b28:	f7ff fbf6 	bl	8003318 <uint32_to_bcd>
    uint16_to_bcd(price, &data[5], 2);
 8003b2c:	f107 0308 	add.w	r3, r7, #8
 8003b30:	1d59      	adds	r1, r3, #5
 8003b32:	8bbb      	ldrh	r3, [r7, #28]
 8003b34:	2202      	movs	r2, #2
 8003b36:	4618      	mov	r0, r3
 8003b38:	f7ff fc32 	bl	80033a0 <uint16_to_bcd>
    
    log_frame(ctrl, slave, 'M', data, 7);
 8003b3c:	f107 0308 	add.w	r3, r7, #8
 8003b40:	78b9      	ldrb	r1, [r7, #2]
 8003b42:	78f8      	ldrb	r0, [r7, #3]
 8003b44:	2207      	movs	r2, #7
 8003b46:	9200      	str	r2, [sp, #0]
 8003b48:	224d      	movs	r2, #77	@ 0x4d
 8003b4a:	f7ff fc71 	bl	8003430 <log_frame>
    
    return (GKL_Send(gkl, ctrl, slave, 'M', data, 7, 'M') == GKL_OK);
 8003b4e:	78ba      	ldrb	r2, [r7, #2]
 8003b50:	78f9      	ldrb	r1, [r7, #3]
 8003b52:	234d      	movs	r3, #77	@ 0x4d
 8003b54:	9302      	str	r3, [sp, #8]
 8003b56:	2307      	movs	r3, #7
 8003b58:	9301      	str	r3, [sp, #4]
 8003b5a:	f107 0308 	add.w	r3, r7, #8
 8003b5e:	9300      	str	r3, [sp, #0]
 8003b60:	234d      	movs	r3, #77	@ 0x4d
 8003b62:	6878      	ldr	r0, [r7, #4]
 8003b64:	f7fd fb5f 	bl	8001226 <GKL_Send>
 8003b68:	4603      	mov	r3, r0
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	bf0c      	ite	eq
 8003b6e:	2301      	moveq	r3, #1
 8003b70:	2300      	movne	r3, #0
 8003b72:	b2db      	uxtb	r3, r3
}
 8003b74:	4618      	mov	r0, r3
 8003b76:	3710      	adds	r7, #16
 8003b78:	46bd      	mov	sp, r7
 8003b7a:	bd80      	pop	{r7, pc}

08003b7c <PumpTrans_Stop>:

/* B - Stop */
bool PumpTrans_Stop(GKL_Link *gkl, uint8_t ctrl, uint8_t slave)
{
 8003b7c:	b580      	push	{r7, lr}
 8003b7e:	b086      	sub	sp, #24
 8003b80:	af04      	add	r7, sp, #16
 8003b82:	6078      	str	r0, [r7, #4]
 8003b84:	460b      	mov	r3, r1
 8003b86:	70fb      	strb	r3, [r7, #3]
 8003b88:	4613      	mov	r3, r2
 8003b8a:	70bb      	strb	r3, [r7, #2]
    if (!gkl || gkl->state != GKL_STATE_IDLE) return false;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d004      	beq.n	8003b9c <PumpTrans_Stop+0x20>
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	791b      	ldrb	r3, [r3, #4]
 8003b96:	b2db      	uxtb	r3, r3
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d001      	beq.n	8003ba0 <PumpTrans_Stop+0x24>
 8003b9c:	2300      	movs	r3, #0
 8003b9e:	e019      	b.n	8003bd4 <PumpTrans_Stop+0x58>
    
    log_frame(ctrl, slave, 'B', NULL, 0);
 8003ba0:	78b9      	ldrb	r1, [r7, #2]
 8003ba2:	78f8      	ldrb	r0, [r7, #3]
 8003ba4:	2300      	movs	r3, #0
 8003ba6:	9300      	str	r3, [sp, #0]
 8003ba8:	2300      	movs	r3, #0
 8003baa:	2242      	movs	r2, #66	@ 0x42
 8003bac:	f7ff fc40 	bl	8003430 <log_frame>
    
    return (GKL_Send(gkl, ctrl, slave, 'B', NULL, 0, 'B') == GKL_OK);
 8003bb0:	78ba      	ldrb	r2, [r7, #2]
 8003bb2:	78f9      	ldrb	r1, [r7, #3]
 8003bb4:	2342      	movs	r3, #66	@ 0x42
 8003bb6:	9302      	str	r3, [sp, #8]
 8003bb8:	2300      	movs	r3, #0
 8003bba:	9301      	str	r3, [sp, #4]
 8003bbc:	2300      	movs	r3, #0
 8003bbe:	9300      	str	r3, [sp, #0]
 8003bc0:	2342      	movs	r3, #66	@ 0x42
 8003bc2:	6878      	ldr	r0, [r7, #4]
 8003bc4:	f7fd fb2f 	bl	8001226 <GKL_Send>
 8003bc8:	4603      	mov	r3, r0
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	bf0c      	ite	eq
 8003bce:	2301      	moveq	r3, #1
 8003bd0:	2300      	movne	r3, #0
 8003bd2:	b2db      	uxtb	r3, r3
}
 8003bd4:	4618      	mov	r0, r3
 8003bd6:	3708      	adds	r7, #8
 8003bd8:	46bd      	mov	sp, r7
 8003bda:	bd80      	pop	{r7, pc}

08003bdc <PumpTrans_Resume>:

/* G - Resume */
bool PumpTrans_Resume(GKL_Link *gkl, uint8_t ctrl, uint8_t slave)
{
 8003bdc:	b580      	push	{r7, lr}
 8003bde:	b086      	sub	sp, #24
 8003be0:	af04      	add	r7, sp, #16
 8003be2:	6078      	str	r0, [r7, #4]
 8003be4:	460b      	mov	r3, r1
 8003be6:	70fb      	strb	r3, [r7, #3]
 8003be8:	4613      	mov	r3, r2
 8003bea:	70bb      	strb	r3, [r7, #2]
    if (!gkl || gkl->state != GKL_STATE_IDLE) return false;
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d004      	beq.n	8003bfc <PumpTrans_Resume+0x20>
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	791b      	ldrb	r3, [r3, #4]
 8003bf6:	b2db      	uxtb	r3, r3
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d001      	beq.n	8003c00 <PumpTrans_Resume+0x24>
 8003bfc:	2300      	movs	r3, #0
 8003bfe:	e019      	b.n	8003c34 <PumpTrans_Resume+0x58>
    
    log_frame(ctrl, slave, 'G', NULL, 0);
 8003c00:	78b9      	ldrb	r1, [r7, #2]
 8003c02:	78f8      	ldrb	r0, [r7, #3]
 8003c04:	2300      	movs	r3, #0
 8003c06:	9300      	str	r3, [sp, #0]
 8003c08:	2300      	movs	r3, #0
 8003c0a:	2247      	movs	r2, #71	@ 0x47
 8003c0c:	f7ff fc10 	bl	8003430 <log_frame>
    
    return (GKL_Send(gkl, ctrl, slave, 'G', NULL, 0, 'G') == GKL_OK);
 8003c10:	78ba      	ldrb	r2, [r7, #2]
 8003c12:	78f9      	ldrb	r1, [r7, #3]
 8003c14:	2347      	movs	r3, #71	@ 0x47
 8003c16:	9302      	str	r3, [sp, #8]
 8003c18:	2300      	movs	r3, #0
 8003c1a:	9301      	str	r3, [sp, #4]
 8003c1c:	2300      	movs	r3, #0
 8003c1e:	9300      	str	r3, [sp, #0]
 8003c20:	2347      	movs	r3, #71	@ 0x47
 8003c22:	6878      	ldr	r0, [r7, #4]
 8003c24:	f7fd faff 	bl	8001226 <GKL_Send>
 8003c28:	4603      	mov	r3, r0
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	bf0c      	ite	eq
 8003c2e:	2301      	moveq	r3, #1
 8003c30:	2300      	movne	r3, #0
 8003c32:	b2db      	uxtb	r3, r3
}
 8003c34:	4618      	mov	r0, r3
 8003c36:	3708      	adds	r7, #8
 8003c38:	46bd      	mov	sp, r7
 8003c3a:	bd80      	pop	{r7, pc}

08003c3c <PumpTrans_End>:

/* N - End Transaction */
bool PumpTrans_End(GKL_Link *gkl, uint8_t ctrl, uint8_t slave)
{
 8003c3c:	b580      	push	{r7, lr}
 8003c3e:	b086      	sub	sp, #24
 8003c40:	af04      	add	r7, sp, #16
 8003c42:	6078      	str	r0, [r7, #4]
 8003c44:	460b      	mov	r3, r1
 8003c46:	70fb      	strb	r3, [r7, #3]
 8003c48:	4613      	mov	r3, r2
 8003c4a:	70bb      	strb	r3, [r7, #2]
    if (!gkl || gkl->state != GKL_STATE_IDLE) return false;
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d004      	beq.n	8003c5c <PumpTrans_End+0x20>
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	791b      	ldrb	r3, [r3, #4]
 8003c56:	b2db      	uxtb	r3, r3
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d001      	beq.n	8003c60 <PumpTrans_End+0x24>
 8003c5c:	2300      	movs	r3, #0
 8003c5e:	e019      	b.n	8003c94 <PumpTrans_End+0x58>
    
    log_frame(ctrl, slave, 'N', NULL, 0);
 8003c60:	78b9      	ldrb	r1, [r7, #2]
 8003c62:	78f8      	ldrb	r0, [r7, #3]
 8003c64:	2300      	movs	r3, #0
 8003c66:	9300      	str	r3, [sp, #0]
 8003c68:	2300      	movs	r3, #0
 8003c6a:	224e      	movs	r2, #78	@ 0x4e
 8003c6c:	f7ff fbe0 	bl	8003430 <log_frame>
    
    return (GKL_Send(gkl, ctrl, slave, 'N', NULL, 0, 'N') == GKL_OK);
 8003c70:	78ba      	ldrb	r2, [r7, #2]
 8003c72:	78f9      	ldrb	r1, [r7, #3]
 8003c74:	234e      	movs	r3, #78	@ 0x4e
 8003c76:	9302      	str	r3, [sp, #8]
 8003c78:	2300      	movs	r3, #0
 8003c7a:	9301      	str	r3, [sp, #4]
 8003c7c:	2300      	movs	r3, #0
 8003c7e:	9300      	str	r3, [sp, #0]
 8003c80:	234e      	movs	r3, #78	@ 0x4e
 8003c82:	6878      	ldr	r0, [r7, #4]
 8003c84:	f7fd facf 	bl	8001226 <GKL_Send>
 8003c88:	4603      	mov	r3, r0
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	bf0c      	ite	eq
 8003c8e:	2301      	moveq	r3, #1
 8003c90:	2300      	movne	r3, #0
 8003c92:	b2db      	uxtb	r3, r3
}
 8003c94:	4618      	mov	r0, r3
 8003c96:	3708      	adds	r7, #8
 8003c98:	46bd      	mov	sp, r7
 8003c9a:	bd80      	pop	{r7, pc}

08003c9c <PumpTrans_PollRealtimeVolume>:

/* L - Poll Realtime Volume */
bool PumpTrans_PollRealtimeVolume(GKL_Link *gkl, uint8_t ctrl, uint8_t slave, uint8_t nozzle)
{
 8003c9c:	b580      	push	{r7, lr}
 8003c9e:	b088      	sub	sp, #32
 8003ca0:	af04      	add	r7, sp, #16
 8003ca2:	6078      	str	r0, [r7, #4]
 8003ca4:	4608      	mov	r0, r1
 8003ca6:	4611      	mov	r1, r2
 8003ca8:	461a      	mov	r2, r3
 8003caa:	4603      	mov	r3, r0
 8003cac:	70fb      	strb	r3, [r7, #3]
 8003cae:	460b      	mov	r3, r1
 8003cb0:	70bb      	strb	r3, [r7, #2]
 8003cb2:	4613      	mov	r3, r2
 8003cb4:	707b      	strb	r3, [r7, #1]
    if (!gkl || gkl->state != GKL_STATE_IDLE) return false;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d004      	beq.n	8003cc6 <PumpTrans_PollRealtimeVolume+0x2a>
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	791b      	ldrb	r3, [r3, #4]
 8003cc0:	b2db      	uxtb	r3, r3
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d001      	beq.n	8003cca <PumpTrans_PollRealtimeVolume+0x2e>
 8003cc6:	2300      	movs	r3, #0
 8003cc8:	e01d      	b.n	8003d06 <PumpTrans_PollRealtimeVolume+0x6a>
    
    uint8_t data[1] = {nozzle};
 8003cca:	787b      	ldrb	r3, [r7, #1]
 8003ccc:	733b      	strb	r3, [r7, #12]
    log_frame(ctrl, slave, 'L', data, 1);
 8003cce:	f107 030c 	add.w	r3, r7, #12
 8003cd2:	78b9      	ldrb	r1, [r7, #2]
 8003cd4:	78f8      	ldrb	r0, [r7, #3]
 8003cd6:	2201      	movs	r2, #1
 8003cd8:	9200      	str	r2, [sp, #0]
 8003cda:	224c      	movs	r2, #76	@ 0x4c
 8003cdc:	f7ff fba8 	bl	8003430 <log_frame>
    
    return (GKL_Send(gkl, ctrl, slave, 'L', data, 1, 'L') == GKL_OK);
 8003ce0:	78ba      	ldrb	r2, [r7, #2]
 8003ce2:	78f9      	ldrb	r1, [r7, #3]
 8003ce4:	234c      	movs	r3, #76	@ 0x4c
 8003ce6:	9302      	str	r3, [sp, #8]
 8003ce8:	2301      	movs	r3, #1
 8003cea:	9301      	str	r3, [sp, #4]
 8003cec:	f107 030c 	add.w	r3, r7, #12
 8003cf0:	9300      	str	r3, [sp, #0]
 8003cf2:	234c      	movs	r3, #76	@ 0x4c
 8003cf4:	6878      	ldr	r0, [r7, #4]
 8003cf6:	f7fd fa96 	bl	8001226 <GKL_Send>
 8003cfa:	4603      	mov	r3, r0
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	bf0c      	ite	eq
 8003d00:	2301      	moveq	r3, #1
 8003d02:	2300      	movne	r3, #0
 8003d04:	b2db      	uxtb	r3, r3
}
 8003d06:	4618      	mov	r0, r3
 8003d08:	3710      	adds	r7, #16
 8003d0a:	46bd      	mov	sp, r7
 8003d0c:	bd80      	pop	{r7, pc}

08003d0e <PumpTrans_ReadTotalizer>:
    return (GKL_Send(gkl, ctrl, slave, 'R', data, 1, 'R') == GKL_OK);
}

/* C - Read Totalizer */
bool PumpTrans_ReadTotalizer(GKL_Link *gkl, uint8_t ctrl, uint8_t slave, uint8_t nozzle)
{
 8003d0e:	b580      	push	{r7, lr}
 8003d10:	b088      	sub	sp, #32
 8003d12:	af04      	add	r7, sp, #16
 8003d14:	6078      	str	r0, [r7, #4]
 8003d16:	4608      	mov	r0, r1
 8003d18:	4611      	mov	r1, r2
 8003d1a:	461a      	mov	r2, r3
 8003d1c:	4603      	mov	r3, r0
 8003d1e:	70fb      	strb	r3, [r7, #3]
 8003d20:	460b      	mov	r3, r1
 8003d22:	70bb      	strb	r3, [r7, #2]
 8003d24:	4613      	mov	r3, r2
 8003d26:	707b      	strb	r3, [r7, #1]
    if (!gkl || gkl->state != GKL_STATE_IDLE) return false;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d004      	beq.n	8003d38 <PumpTrans_ReadTotalizer+0x2a>
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	791b      	ldrb	r3, [r3, #4]
 8003d32:	b2db      	uxtb	r3, r3
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d001      	beq.n	8003d3c <PumpTrans_ReadTotalizer+0x2e>
 8003d38:	2300      	movs	r3, #0
 8003d3a:	e01d      	b.n	8003d78 <PumpTrans_ReadTotalizer+0x6a>
    
    uint8_t data[1] = {nozzle};
 8003d3c:	787b      	ldrb	r3, [r7, #1]
 8003d3e:	733b      	strb	r3, [r7, #12]
    log_frame(ctrl, slave, 'C', data, 1);
 8003d40:	f107 030c 	add.w	r3, r7, #12
 8003d44:	78b9      	ldrb	r1, [r7, #2]
 8003d46:	78f8      	ldrb	r0, [r7, #3]
 8003d48:	2201      	movs	r2, #1
 8003d4a:	9200      	str	r2, [sp, #0]
 8003d4c:	2243      	movs	r2, #67	@ 0x43
 8003d4e:	f7ff fb6f 	bl	8003430 <log_frame>
    
    return (GKL_Send(gkl, ctrl, slave, 'C', data, 1, 'C') == GKL_OK);
 8003d52:	78ba      	ldrb	r2, [r7, #2]
 8003d54:	78f9      	ldrb	r1, [r7, #3]
 8003d56:	2343      	movs	r3, #67	@ 0x43
 8003d58:	9302      	str	r3, [sp, #8]
 8003d5a:	2301      	movs	r3, #1
 8003d5c:	9301      	str	r3, [sp, #4]
 8003d5e:	f107 030c 	add.w	r3, r7, #12
 8003d62:	9300      	str	r3, [sp, #0]
 8003d64:	2343      	movs	r3, #67	@ 0x43
 8003d66:	6878      	ldr	r0, [r7, #4]
 8003d68:	f7fd fa5d 	bl	8001226 <GKL_Send>
 8003d6c:	4603      	mov	r3, r0
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	bf0c      	ite	eq
 8003d72:	2301      	moveq	r3, #1
 8003d74:	2300      	movne	r3, #0
 8003d76:	b2db      	uxtb	r3, r3
}
 8003d78:	4618      	mov	r0, r3
 8003d7a:	3710      	adds	r7, #16
 8003d7c:	46bd      	mov	sp, r7
 8003d7e:	bd80      	pop	{r7, pc}

08003d80 <crc32_update>:
/* Singleton pointer for HAL I2C callbacks dispatching */
static Settings *s_settings_singleton = NULL;

/* ---------------- CRC32 (standard, little-endian) ---------------- */
static uint32_t crc32_update(uint32_t crc, const uint8_t *data, uint32_t len)
{
 8003d80:	b480      	push	{r7}
 8003d82:	b089      	sub	sp, #36	@ 0x24
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	60f8      	str	r0, [r7, #12]
 8003d88:	60b9      	str	r1, [r7, #8]
 8003d8a:	607a      	str	r2, [r7, #4]
    uint32_t c = crc;
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	61fb      	str	r3, [r7, #28]
    for (uint32_t i = 0; i < len; i++)
 8003d90:	2300      	movs	r3, #0
 8003d92:	61bb      	str	r3, [r7, #24]
 8003d94:	e021      	b.n	8003dda <crc32_update+0x5a>
    {
        c ^= (uint32_t)data[i];
 8003d96:	68ba      	ldr	r2, [r7, #8]
 8003d98:	69bb      	ldr	r3, [r7, #24]
 8003d9a:	4413      	add	r3, r2
 8003d9c:	781b      	ldrb	r3, [r3, #0]
 8003d9e:	461a      	mov	r2, r3
 8003da0:	69fb      	ldr	r3, [r7, #28]
 8003da2:	4053      	eors	r3, r2
 8003da4:	61fb      	str	r3, [r7, #28]
        for (uint8_t b = 0; b < 8; b++)
 8003da6:	2300      	movs	r3, #0
 8003da8:	75fb      	strb	r3, [r7, #23]
 8003daa:	e010      	b.n	8003dce <crc32_update+0x4e>
        {
            if (c & 1u) c = (c >> 1) ^ 0xEDB88320u;
 8003dac:	69fb      	ldr	r3, [r7, #28]
 8003dae:	f003 0301 	and.w	r3, r3, #1
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d005      	beq.n	8003dc2 <crc32_update+0x42>
 8003db6:	69fb      	ldr	r3, [r7, #28]
 8003db8:	085a      	lsrs	r2, r3, #1
 8003dba:	4b0d      	ldr	r3, [pc, #52]	@ (8003df0 <crc32_update+0x70>)
 8003dbc:	4053      	eors	r3, r2
 8003dbe:	61fb      	str	r3, [r7, #28]
 8003dc0:	e002      	b.n	8003dc8 <crc32_update+0x48>
            else        c = (c >> 1);
 8003dc2:	69fb      	ldr	r3, [r7, #28]
 8003dc4:	085b      	lsrs	r3, r3, #1
 8003dc6:	61fb      	str	r3, [r7, #28]
        for (uint8_t b = 0; b < 8; b++)
 8003dc8:	7dfb      	ldrb	r3, [r7, #23]
 8003dca:	3301      	adds	r3, #1
 8003dcc:	75fb      	strb	r3, [r7, #23]
 8003dce:	7dfb      	ldrb	r3, [r7, #23]
 8003dd0:	2b07      	cmp	r3, #7
 8003dd2:	d9eb      	bls.n	8003dac <crc32_update+0x2c>
    for (uint32_t i = 0; i < len; i++)
 8003dd4:	69bb      	ldr	r3, [r7, #24]
 8003dd6:	3301      	adds	r3, #1
 8003dd8:	61bb      	str	r3, [r7, #24]
 8003dda:	69ba      	ldr	r2, [r7, #24]
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	429a      	cmp	r2, r3
 8003de0:	d3d9      	bcc.n	8003d96 <crc32_update+0x16>
        }
    }
    return c;
 8003de2:	69fb      	ldr	r3, [r7, #28]
}
 8003de4:	4618      	mov	r0, r3
 8003de6:	3724      	adds	r7, #36	@ 0x24
 8003de8:	46bd      	mov	sp, r7
 8003dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dee:	4770      	bx	lr
 8003df0:	edb88320 	.word	0xedb88320

08003df4 <crc32_calc>:

static uint32_t crc32_calc(const uint8_t *data, uint32_t len)
{
 8003df4:	b580      	push	{r7, lr}
 8003df6:	b084      	sub	sp, #16
 8003df8:	af00      	add	r7, sp, #0
 8003dfa:	6078      	str	r0, [r7, #4]
 8003dfc:	6039      	str	r1, [r7, #0]
    uint32_t crc = 0xFFFFFFFFu;
 8003dfe:	f04f 33ff 	mov.w	r3, #4294967295
 8003e02:	60fb      	str	r3, [r7, #12]
    crc = crc32_update(crc, data, len);
 8003e04:	683a      	ldr	r2, [r7, #0]
 8003e06:	6879      	ldr	r1, [r7, #4]
 8003e08:	68f8      	ldr	r0, [r7, #12]
 8003e0a:	f7ff ffb9 	bl	8003d80 <crc32_update>
 8003e0e:	60f8      	str	r0, [r7, #12]
    return crc ^ 0xFFFFFFFFu;
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	43db      	mvns	r3, r3
}
 8003e14:	4618      	mov	r0, r3
 8003e16:	3710      	adds	r7, #16
 8003e18:	46bd      	mov	sp, r7
 8003e1a:	bd80      	pop	{r7, pc}

08003e1c <rd_u16_le>:

/* ---------------- Little-endian helpers ---------------- */
static uint16_t rd_u16_le(const uint8_t *p)
{
 8003e1c:	b480      	push	{r7}
 8003e1e:	b083      	sub	sp, #12
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	6078      	str	r0, [r7, #4]
    return (uint16_t)((uint16_t)p[0] | ((uint16_t)p[1] << 8));
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	781b      	ldrb	r3, [r3, #0]
 8003e28:	b21a      	sxth	r2, r3
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	3301      	adds	r3, #1
 8003e2e:	781b      	ldrb	r3, [r3, #0]
 8003e30:	b21b      	sxth	r3, r3
 8003e32:	021b      	lsls	r3, r3, #8
 8003e34:	b21b      	sxth	r3, r3
 8003e36:	4313      	orrs	r3, r2
 8003e38:	b21b      	sxth	r3, r3
 8003e3a:	b29b      	uxth	r3, r3
}
 8003e3c:	4618      	mov	r0, r3
 8003e3e:	370c      	adds	r7, #12
 8003e40:	46bd      	mov	sp, r7
 8003e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e46:	4770      	bx	lr

08003e48 <rd_u32_le>:
    p[0] = (uint8_t)(v & 0xFFu);
    p[1] = (uint8_t)((v >> 8) & 0xFFu);
}

static uint32_t rd_u32_le(const uint8_t *p)
{
 8003e48:	b480      	push	{r7}
 8003e4a:	b083      	sub	sp, #12
 8003e4c:	af00      	add	r7, sp, #0
 8003e4e:	6078      	str	r0, [r7, #4]
    return (uint32_t)p[0] |
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	781b      	ldrb	r3, [r3, #0]
 8003e54:	461a      	mov	r2, r3
           ((uint32_t)p[1] << 8) |
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	3301      	adds	r3, #1
 8003e5a:	781b      	ldrb	r3, [r3, #0]
 8003e5c:	021b      	lsls	r3, r3, #8
    return (uint32_t)p[0] |
 8003e5e:	431a      	orrs	r2, r3
           ((uint32_t)p[2] << 16) |
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	3302      	adds	r3, #2
 8003e64:	781b      	ldrb	r3, [r3, #0]
 8003e66:	041b      	lsls	r3, r3, #16
           ((uint32_t)p[1] << 8) |
 8003e68:	431a      	orrs	r2, r3
           ((uint32_t)p[3] << 24);
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	3303      	adds	r3, #3
 8003e6e:	781b      	ldrb	r3, [r3, #0]
 8003e70:	061b      	lsls	r3, r3, #24
           ((uint32_t)p[2] << 16) |
 8003e72:	4313      	orrs	r3, r2
}
 8003e74:	4618      	mov	r0, r3
 8003e76:	370c      	adds	r7, #12
 8003e78:	46bd      	mov	sp, r7
 8003e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e7e:	4770      	bx	lr

08003e80 <eeprom_read_block>:
    p[3] = (uint8_t)((v >> 24) & 0xFFu);
}

/* ---------------- EEPROM blocking read (startup only) ---------------- */
static bool eeprom_read_block(I2C_HandleTypeDef *hi2c, uint16_t mem_addr, uint8_t *dst, uint16_t len)
{
 8003e80:	b580      	push	{r7, lr}
 8003e82:	b088      	sub	sp, #32
 8003e84:	af04      	add	r7, sp, #16
 8003e86:	60f8      	str	r0, [r7, #12]
 8003e88:	607a      	str	r2, [r7, #4]
 8003e8a:	461a      	mov	r2, r3
 8003e8c:	460b      	mov	r3, r1
 8003e8e:	817b      	strh	r3, [r7, #10]
 8003e90:	4613      	mov	r3, r2
 8003e92:	813b      	strh	r3, [r7, #8]
    if (hi2c == NULL || dst == NULL || len == 0u) return false;
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d005      	beq.n	8003ea6 <eeprom_read_block+0x26>
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d002      	beq.n	8003ea6 <eeprom_read_block+0x26>
 8003ea0:	893b      	ldrh	r3, [r7, #8]
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d101      	bne.n	8003eaa <eeprom_read_block+0x2a>
 8003ea6:	2300      	movs	r3, #0
 8003ea8:	e011      	b.n	8003ece <eeprom_read_block+0x4e>

    /* Timeout: small but enough for 128 bytes at 100 kHz */
    if (HAL_I2C_Mem_Read(hi2c,
 8003eaa:	897a      	ldrh	r2, [r7, #10]
 8003eac:	2332      	movs	r3, #50	@ 0x32
 8003eae:	9302      	str	r3, [sp, #8]
 8003eb0:	893b      	ldrh	r3, [r7, #8]
 8003eb2:	9301      	str	r3, [sp, #4]
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	9300      	str	r3, [sp, #0]
 8003eb8:	2302      	movs	r3, #2
 8003eba:	21a0      	movs	r1, #160	@ 0xa0
 8003ebc:	68f8      	ldr	r0, [r7, #12]
 8003ebe:	f005 feb5 	bl	8009c2c <HAL_I2C_Mem_Read>
 8003ec2:	4603      	mov	r3, r0
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d101      	bne.n	8003ecc <eeprom_read_block+0x4c>
                         SETTINGS_EEPROM_MEMADD_SIZE,
                         dst,
                         len,
                         50u) == HAL_OK)
    {
        return true;
 8003ec8:	2301      	movs	r3, #1
 8003eca:	e000      	b.n	8003ece <eeprom_read_block+0x4e>
    }
    return false;
 8003ecc:	2300      	movs	r3, #0
}
 8003ece:	4618      	mov	r0, r3
 8003ed0:	3710      	adds	r7, #16
 8003ed2:	46bd      	mov	sp, r7
 8003ed4:	bd80      	pop	{r7, pc}
	...

08003ed8 <parse_slot>:

/* ---------------- Record parse/build ---------------- */
static bool parse_slot(const uint8_t *slot, SettingsData *out, uint32_t *out_seq)
{
 8003ed8:	b590      	push	{r4, r7, lr}
 8003eda:	b08f      	sub	sp, #60	@ 0x3c
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	60f8      	str	r0, [r7, #12]
 8003ee0:	60b9      	str	r1, [r7, #8]
 8003ee2:	607a      	str	r2, [r7, #4]
    if (slot == NULL || out == NULL || out_seq == NULL) return false;
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d005      	beq.n	8003ef6 <parse_slot+0x1e>
 8003eea:	68bb      	ldr	r3, [r7, #8]
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d002      	beq.n	8003ef6 <parse_slot+0x1e>
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d101      	bne.n	8003efa <parse_slot+0x22>
 8003ef6:	2300      	movs	r3, #0
 8003ef8:	e0a6      	b.n	8004048 <parse_slot+0x170>

    uint32_t magic = rd_u32_le(&slot[0]);
 8003efa:	68f8      	ldr	r0, [r7, #12]
 8003efc:	f7ff ffa4 	bl	8003e48 <rd_u32_le>
 8003f00:	62b8      	str	r0, [r7, #40]	@ 0x28
    uint16_t ver   = rd_u16_le(&slot[4]);
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	3304      	adds	r3, #4
 8003f06:	4618      	mov	r0, r3
 8003f08:	f7ff ff88 	bl	8003e1c <rd_u16_le>
 8003f0c:	4603      	mov	r3, r0
 8003f0e:	84fb      	strh	r3, [r7, #38]	@ 0x26
    uint16_t plen  = rd_u16_le(&slot[6]);
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	3306      	adds	r3, #6
 8003f14:	4618      	mov	r0, r3
 8003f16:	f7ff ff81 	bl	8003e1c <rd_u16_le>
 8003f1a:	4603      	mov	r3, r0
 8003f1c:	84bb      	strh	r3, [r7, #36]	@ 0x24
    uint32_t seq   = rd_u32_le(&slot[8]);
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	3308      	adds	r3, #8
 8003f22:	4618      	mov	r0, r3
 8003f24:	f7ff ff90 	bl	8003e48 <rd_u32_le>
 8003f28:	6238      	str	r0, [r7, #32]
    uint32_t crc_s = rd_u32_le(&slot[12]);
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	330c      	adds	r3, #12
 8003f2e:	4618      	mov	r0, r3
 8003f30:	f7ff ff8a 	bl	8003e48 <rd_u32_le>
 8003f34:	61f8      	str	r0, [r7, #28]

    if (magic != SETTINGS_MAGIC) return false;
 8003f36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f38:	4a45      	ldr	r2, [pc, #276]	@ (8004050 <parse_slot+0x178>)
 8003f3a:	4293      	cmp	r3, r2
 8003f3c:	d001      	beq.n	8003f42 <parse_slot+0x6a>
 8003f3e:	2300      	movs	r3, #0
 8003f40:	e082      	b.n	8004048 <parse_slot+0x170>
    if (ver != (uint16_t)SETTINGS_VERSION) return false;
 8003f42:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8003f44:	2b01      	cmp	r3, #1
 8003f46:	d001      	beq.n	8003f4c <parse_slot+0x74>
 8003f48:	2300      	movs	r3, #0
 8003f4a:	e07d      	b.n	8004048 <parse_slot+0x170>
    if (plen == 0u) return false;
 8003f4c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d101      	bne.n	8003f56 <parse_slot+0x7e>
 8003f52:	2300      	movs	r3, #0
 8003f54:	e078      	b.n	8004048 <parse_slot+0x170>
    if ((uint32_t)(16u + plen) > (uint32_t)SETTINGS_SLOT_SIZE) return false;
 8003f56:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003f58:	3310      	adds	r3, #16
 8003f5a:	2b80      	cmp	r3, #128	@ 0x80
 8003f5c:	d901      	bls.n	8003f62 <parse_slot+0x8a>
 8003f5e:	2300      	movs	r3, #0
 8003f60:	e072      	b.n	8004048 <parse_slot+0x170>

    const uint8_t *payload = &slot[16];
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	3310      	adds	r3, #16
 8003f66:	61bb      	str	r3, [r7, #24]
    uint32_t crc_c = crc32_calc(payload, (uint32_t)plen);
 8003f68:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003f6a:	4619      	mov	r1, r3
 8003f6c:	69b8      	ldr	r0, [r7, #24]
 8003f6e:	f7ff ff41 	bl	8003df4 <crc32_calc>
 8003f72:	6178      	str	r0, [r7, #20]
    if (crc_c != crc_s) return false;
 8003f74:	697a      	ldr	r2, [r7, #20]
 8003f76:	69fb      	ldr	r3, [r7, #28]
 8003f78:	429a      	cmp	r2, r3
 8003f7a:	d001      	beq.n	8003f80 <parse_slot+0xa8>
 8003f7c:	2300      	movs	r3, #0
 8003f7e:	e063      	b.n	8004048 <parse_slot+0x170>

    /* Decode payload */
    memset(out, 0, sizeof(*out));
 8003f80:	2212      	movs	r2, #18
 8003f82:	2100      	movs	r1, #0
 8003f84:	68b8      	ldr	r0, [r7, #8]
 8003f86:	f014 fcbb 	bl	8018900 <memset>

    uint8_t pump_count = payload[0];
 8003f8a:	69bb      	ldr	r3, [r7, #24]
 8003f8c:	781b      	ldrb	r3, [r3, #0]
 8003f8e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if (pump_count == 0u) return false;
 8003f92:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d101      	bne.n	8003f9e <parse_slot+0xc6>
 8003f9a:	2300      	movs	r3, #0
 8003f9c:	e054      	b.n	8004048 <parse_slot+0x170>
    if (pump_count > (uint8_t)SETTINGS_MAX_PUMPS) pump_count = (uint8_t)SETTINGS_MAX_PUMPS;
 8003f9e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8003fa2:	2b04      	cmp	r3, #4
 8003fa4:	d902      	bls.n	8003fac <parse_slot+0xd4>
 8003fa6:	2304      	movs	r3, #4
 8003fa8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

    uint32_t needed = 1u + (uint32_t)pump_count * 4u;
 8003fac:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8003fb0:	009b      	lsls	r3, r3, #2
 8003fb2:	3301      	adds	r3, #1
 8003fb4:	613b      	str	r3, [r7, #16]
    if ((uint32_t)plen < needed) return false;
 8003fb6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003fb8:	693a      	ldr	r2, [r7, #16]
 8003fba:	429a      	cmp	r2, r3
 8003fbc:	d901      	bls.n	8003fc2 <parse_slot+0xea>
 8003fbe:	2300      	movs	r3, #0
 8003fc0:	e042      	b.n	8004048 <parse_slot+0x170>

    out->pump_count = pump_count;
 8003fc2:	68bb      	ldr	r3, [r7, #8]
 8003fc4:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8003fc8:	701a      	strb	r2, [r3, #0]
    uint32_t off = 1u;
 8003fca:	2301      	movs	r3, #1
 8003fcc:	633b      	str	r3, [r7, #48]	@ 0x30
    for (uint8_t i = 0; i < pump_count; i++)
 8003fce:	2300      	movs	r3, #0
 8003fd0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8003fd4:	e02e      	b.n	8004034 <parse_slot+0x15c>
    {
        out->pump[i].ctrl_addr  = payload[off + 0u];
 8003fd6:	69ba      	ldr	r2, [r7, #24]
 8003fd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fda:	441a      	add	r2, r3
 8003fdc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8003fe0:	7811      	ldrb	r1, [r2, #0]
 8003fe2:	68ba      	ldr	r2, [r7, #8]
 8003fe4:	009b      	lsls	r3, r3, #2
 8003fe6:	4413      	add	r3, r2
 8003fe8:	460a      	mov	r2, r1
 8003fea:	709a      	strb	r2, [r3, #2]
        out->pump[i].slave_addr = payload[off + 1u];
 8003fec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fee:	3301      	adds	r3, #1
 8003ff0:	69ba      	ldr	r2, [r7, #24]
 8003ff2:	441a      	add	r2, r3
 8003ff4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8003ff8:	7811      	ldrb	r1, [r2, #0]
 8003ffa:	68ba      	ldr	r2, [r7, #8]
 8003ffc:	009b      	lsls	r3, r3, #2
 8003ffe:	4413      	add	r3, r2
 8004000:	460a      	mov	r2, r1
 8004002:	70da      	strb	r2, [r3, #3]
        out->pump[i].price      = rd_u16_le(&payload[off + 2u]);
 8004004:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004006:	3302      	adds	r3, #2
 8004008:	69ba      	ldr	r2, [r7, #24]
 800400a:	4413      	add	r3, r2
 800400c:	f897 402f 	ldrb.w	r4, [r7, #47]	@ 0x2f
 8004010:	4618      	mov	r0, r3
 8004012:	f7ff ff03 	bl	8003e1c <rd_u16_le>
 8004016:	4603      	mov	r3, r0
 8004018:	4619      	mov	r1, r3
 800401a:	68ba      	ldr	r2, [r7, #8]
 800401c:	00a3      	lsls	r3, r4, #2
 800401e:	4413      	add	r3, r2
 8004020:	460a      	mov	r2, r1
 8004022:	809a      	strh	r2, [r3, #4]
        off += 4u;
 8004024:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004026:	3304      	adds	r3, #4
 8004028:	633b      	str	r3, [r7, #48]	@ 0x30
    for (uint8_t i = 0; i < pump_count; i++)
 800402a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800402e:	3301      	adds	r3, #1
 8004030:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8004034:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8004038:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800403c:	429a      	cmp	r2, r3
 800403e:	d3ca      	bcc.n	8003fd6 <parse_slot+0xfe>
    }

    *out_seq = seq;
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	6a3a      	ldr	r2, [r7, #32]
 8004044:	601a      	str	r2, [r3, #0]
    return true;
 8004046:	2301      	movs	r3, #1
}
 8004048:	4618      	mov	r0, r3
 800404a:	373c      	adds	r7, #60	@ 0x3c
 800404c:	46bd      	mov	sp, r7
 800404e:	bd90      	pop	{r4, r7, pc}
 8004050:	53455431 	.word	0x53455431

08004054 <clamp_data>:

    memcpy(&slot_out[16], payload, payload_len);
}

static void clamp_data(SettingsData *d)
{
 8004054:	b480      	push	{r7}
 8004056:	b085      	sub	sp, #20
 8004058:	af00      	add	r7, sp, #0
 800405a:	6078      	str	r0, [r7, #4]
    if (d == NULL) return;
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	2b00      	cmp	r3, #0
 8004060:	d043      	beq.n	80040ea <clamp_data+0x96>

    if (d->pump_count == 0u) d->pump_count = 1u;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	781b      	ldrb	r3, [r3, #0]
 8004066:	2b00      	cmp	r3, #0
 8004068:	d102      	bne.n	8004070 <clamp_data+0x1c>
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	2201      	movs	r2, #1
 800406e:	701a      	strb	r2, [r3, #0]
    if (d->pump_count > (uint8_t)SETTINGS_MAX_PUMPS) d->pump_count = (uint8_t)SETTINGS_MAX_PUMPS;
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	781b      	ldrb	r3, [r3, #0]
 8004074:	2b04      	cmp	r3, #4
 8004076:	d902      	bls.n	800407e <clamp_data+0x2a>
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	2204      	movs	r2, #4
 800407c:	701a      	strb	r2, [r3, #0]

    for (uint8_t i = 0; i < d->pump_count; i++)
 800407e:	2300      	movs	r3, #0
 8004080:	73fb      	strb	r3, [r7, #15]
 8004082:	e02c      	b.n	80040de <clamp_data+0x8a>
    {
        if (d->pump[i].slave_addr == 0u) d->pump[i].slave_addr = 1u;
 8004084:	7bfb      	ldrb	r3, [r7, #15]
 8004086:	687a      	ldr	r2, [r7, #4]
 8004088:	009b      	lsls	r3, r3, #2
 800408a:	4413      	add	r3, r2
 800408c:	78db      	ldrb	r3, [r3, #3]
 800408e:	2b00      	cmp	r3, #0
 8004090:	d105      	bne.n	800409e <clamp_data+0x4a>
 8004092:	7bfb      	ldrb	r3, [r7, #15]
 8004094:	687a      	ldr	r2, [r7, #4]
 8004096:	009b      	lsls	r3, r3, #2
 8004098:	4413      	add	r3, r2
 800409a:	2201      	movs	r2, #1
 800409c:	70da      	strb	r2, [r3, #3]
        if (d->pump[i].slave_addr > 32u) d->pump[i].slave_addr = 32u;
 800409e:	7bfb      	ldrb	r3, [r7, #15]
 80040a0:	687a      	ldr	r2, [r7, #4]
 80040a2:	009b      	lsls	r3, r3, #2
 80040a4:	4413      	add	r3, r2
 80040a6:	78db      	ldrb	r3, [r3, #3]
 80040a8:	2b20      	cmp	r3, #32
 80040aa:	d905      	bls.n	80040b8 <clamp_data+0x64>
 80040ac:	7bfb      	ldrb	r3, [r7, #15]
 80040ae:	687a      	ldr	r2, [r7, #4]
 80040b0:	009b      	lsls	r3, r3, #2
 80040b2:	4413      	add	r3, r2
 80040b4:	2220      	movs	r2, #32
 80040b6:	70da      	strb	r2, [r3, #3]
        if (d->pump[i].price > 9999u) d->pump[i].price = 9999u;
 80040b8:	7bfb      	ldrb	r3, [r7, #15]
 80040ba:	687a      	ldr	r2, [r7, #4]
 80040bc:	009b      	lsls	r3, r3, #2
 80040be:	4413      	add	r3, r2
 80040c0:	889b      	ldrh	r3, [r3, #4]
 80040c2:	f242 720f 	movw	r2, #9999	@ 0x270f
 80040c6:	4293      	cmp	r3, r2
 80040c8:	d906      	bls.n	80040d8 <clamp_data+0x84>
 80040ca:	7bfb      	ldrb	r3, [r7, #15]
 80040cc:	687a      	ldr	r2, [r7, #4]
 80040ce:	009b      	lsls	r3, r3, #2
 80040d0:	4413      	add	r3, r2
 80040d2:	f242 720f 	movw	r2, #9999	@ 0x270f
 80040d6:	809a      	strh	r2, [r3, #4]
    for (uint8_t i = 0; i < d->pump_count; i++)
 80040d8:	7bfb      	ldrb	r3, [r7, #15]
 80040da:	3301      	adds	r3, #1
 80040dc:	73fb      	strb	r3, [r7, #15]
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	781b      	ldrb	r3, [r3, #0]
 80040e2:	7bfa      	ldrb	r2, [r7, #15]
 80040e4:	429a      	cmp	r2, r3
 80040e6:	d3cd      	bcc.n	8004084 <clamp_data+0x30>
 80040e8:	e000      	b.n	80040ec <clamp_data+0x98>
    if (d == NULL) return;
 80040ea:	bf00      	nop
    }
}
 80040ec:	3714      	adds	r7, #20
 80040ee:	46bd      	mov	sp, r7
 80040f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f4:	4770      	bx	lr

080040f6 <Settings_Defaults>:

/* ---------------- Public API ---------------- */

void Settings_Defaults(Settings *s)
{
 80040f6:	b580      	push	{r7, lr}
 80040f8:	b082      	sub	sp, #8
 80040fa:	af00      	add	r7, sp, #0
 80040fc:	6078      	str	r0, [r7, #4]
    if (s == NULL) return;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	2b00      	cmp	r3, #0
 8004102:	d038      	beq.n	8004176 <Settings_Defaults+0x80>

    memset(&s->data, 0, sizeof(s->data));
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	3304      	adds	r3, #4
 8004108:	2212      	movs	r2, #18
 800410a:	2100      	movs	r1, #0
 800410c:	4618      	mov	r0, r3
 800410e:	f014 fbf7 	bl	8018900 <memset>
    s->data.pump_count = 2u;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	2202      	movs	r2, #2
 8004116:	711a      	strb	r2, [r3, #4]

    /* TRK1 default */
    s->data.pump[0].ctrl_addr  = 0x00u;
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	2200      	movs	r2, #0
 800411c:	719a      	strb	r2, [r3, #6]
    s->data.pump[0].slave_addr = 0x01u;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	2201      	movs	r2, #1
 8004122:	71da      	strb	r2, [r3, #7]
    s->data.pump[0].price      = 0u;
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	2200      	movs	r2, #0
 8004128:	811a      	strh	r2, [r3, #8]

    /* TRK2 default (different address for debug) */
    s->data.pump[1].ctrl_addr  = 0x00u;
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	2200      	movs	r2, #0
 800412e:	729a      	strb	r2, [r3, #10]
    s->data.pump[1].slave_addr = 0x02u;
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	2202      	movs	r2, #2
 8004134:	72da      	strb	r2, [r3, #11]
    s->data.pump[1].price      = 0u;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	2200      	movs	r2, #0
 800413a:	819a      	strh	r2, [r3, #12]

    s->seq = 0u;
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	2200      	movs	r2, #0
 8004140:	619a      	str	r2, [r3, #24]
    s->last_slot = 0u;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	2200      	movs	r2, #0
 8004146:	771a      	strb	r2, [r3, #28]

    s->save_state = SETTINGS_SAVE_IDLE;
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	2200      	movs	r2, #0
 800414c:	775a      	strb	r2, [r3, #29]
    s->save_error = 0u;
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	2200      	movs	r2, #0
 8004152:	779a      	strb	r2, [r3, #30]

    s->wr_active = 0u;
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	2200      	movs	r2, #0
 8004158:	77da      	strb	r2, [r3, #31]
    s->wr_inflight = 0u;
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	2200      	movs	r2, #0
 800415e:	f883 2020 	strb.w	r2, [r3, #32]
    s->wr_wait_ready = 0u;
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	2200      	movs	r2, #0
 8004166:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    clamp_data(&s->data);
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	3304      	adds	r3, #4
 800416e:	4618      	mov	r0, r3
 8004170:	f7ff ff70 	bl	8004054 <clamp_data>
 8004174:	e000      	b.n	8004178 <Settings_Defaults+0x82>
    if (s == NULL) return;
 8004176:	bf00      	nop
}
 8004178:	3708      	adds	r7, #8
 800417a:	46bd      	mov	sp, r7
 800417c:	bd80      	pop	{r7, pc}
	...

08004180 <Settings_Init>:

void Settings_Init(Settings *s, I2C_HandleTypeDef *hi2c)
{
 8004180:	b580      	push	{r7, lr}
 8004182:	b082      	sub	sp, #8
 8004184:	af00      	add	r7, sp, #0
 8004186:	6078      	str	r0, [r7, #4]
 8004188:	6039      	str	r1, [r7, #0]
    if (s == NULL) return;
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	2b00      	cmp	r3, #0
 800418e:	d00e      	beq.n	80041ae <Settings_Init+0x2e>
    memset(s, 0, sizeof(*s));
 8004190:	22b0      	movs	r2, #176	@ 0xb0
 8004192:	2100      	movs	r1, #0
 8004194:	6878      	ldr	r0, [r7, #4]
 8004196:	f014 fbb3 	bl	8018900 <memset>

    s->hi2c = hi2c;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	683a      	ldr	r2, [r7, #0]
 800419e:	601a      	str	r2, [r3, #0]
    s_settings_singleton = s;
 80041a0:	4a05      	ldr	r2, [pc, #20]	@ (80041b8 <Settings_Init+0x38>)
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	6013      	str	r3, [r2, #0]

    Settings_Defaults(s);
 80041a6:	6878      	ldr	r0, [r7, #4]
 80041a8:	f7ff ffa5 	bl	80040f6 <Settings_Defaults>
 80041ac:	e000      	b.n	80041b0 <Settings_Init+0x30>
    if (s == NULL) return;
 80041ae:	bf00      	nop
}
 80041b0:	3708      	adds	r7, #8
 80041b2:	46bd      	mov	sp, r7
 80041b4:	bd80      	pop	{r7, pc}
 80041b6:	bf00      	nop
 80041b8:	24001f70 	.word	0x24001f70

080041bc <Settings_Load>:

bool Settings_Load(Settings *s)
{
 80041bc:	b5b0      	push	{r4, r5, r7, lr}
 80041be:	b0d0      	sub	sp, #320	@ 0x140
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80041c6:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80041ca:	6018      	str	r0, [r3, #0]
    if (s == NULL || s->hi2c == NULL) return false;
 80041cc:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80041d0:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d007      	beq.n	80041ea <Settings_Load+0x2e>
 80041da:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80041de:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d101      	bne.n	80041ee <Settings_Load+0x32>
 80041ea:	2300      	movs	r3, #0
 80041ec:	e0ef      	b.n	80043ce <Settings_Load+0x212>

    uint8_t slot0[SETTINGS_SLOT_SIZE];
    uint8_t slot1[SETTINGS_SLOT_SIZE];

    bool r0 = eeprom_read_block(s->hi2c, (uint16_t)SETTINGS_SLOT0_ADDR, slot0, SETTINGS_SLOT_SIZE);
 80041ee:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80041f2:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	6818      	ldr	r0, [r3, #0]
 80041fa:	f107 02bc 	add.w	r2, r7, #188	@ 0xbc
 80041fe:	2380      	movs	r3, #128	@ 0x80
 8004200:	2100      	movs	r1, #0
 8004202:	f7ff fe3d 	bl	8003e80 <eeprom_read_block>
 8004206:	4603      	mov	r3, r0
 8004208:	f887 313d 	strb.w	r3, [r7, #317]	@ 0x13d
    bool r1 = eeprom_read_block(s->hi2c, (uint16_t)SETTINGS_SLOT1_ADDR, slot1, SETTINGS_SLOT_SIZE);
 800420c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8004210:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	6818      	ldr	r0, [r3, #0]
 8004218:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 800421c:	2380      	movs	r3, #128	@ 0x80
 800421e:	2180      	movs	r1, #128	@ 0x80
 8004220:	f7ff fe2e 	bl	8003e80 <eeprom_read_block>
 8004224:	4603      	mov	r3, r0
 8004226:	f887 313c 	strb.w	r3, [r7, #316]	@ 0x13c

    SettingsData d0, d1;
    uint32_t seq0 = 0u, seq1 = 0u;
 800422a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800422e:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8004232:	2200      	movs	r2, #0
 8004234:	601a      	str	r2, [r3, #0]
 8004236:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800423a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800423e:	2200      	movs	r2, #0
 8004240:	601a      	str	r2, [r3, #0]

    bool v0 = false;
 8004242:	2300      	movs	r3, #0
 8004244:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
    bool v1 = false;
 8004248:	2300      	movs	r3, #0
 800424a:	f887 313e 	strb.w	r3, [r7, #318]	@ 0x13e

    if (r0) v0 = parse_slot(slot0, &d0, &seq0);
 800424e:	f897 313d 	ldrb.w	r3, [r7, #317]	@ 0x13d
 8004252:	2b00      	cmp	r3, #0
 8004254:	d00b      	beq.n	800426e <Settings_Load+0xb2>
 8004256:	f107 0210 	add.w	r2, r7, #16
 800425a:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 800425e:	f107 03bc 	add.w	r3, r7, #188	@ 0xbc
 8004262:	4618      	mov	r0, r3
 8004264:	f7ff fe38 	bl	8003ed8 <parse_slot>
 8004268:	4603      	mov	r3, r0
 800426a:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
    if (r1) v1 = parse_slot(slot1, &d1, &seq1);
 800426e:	f897 313c 	ldrb.w	r3, [r7, #316]	@ 0x13c
 8004272:	2b00      	cmp	r3, #0
 8004274:	d00b      	beq.n	800428e <Settings_Load+0xd2>
 8004276:	f107 020c 	add.w	r2, r7, #12
 800427a:	f107 0114 	add.w	r1, r7, #20
 800427e:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8004282:	4618      	mov	r0, r3
 8004284:	f7ff fe28 	bl	8003ed8 <parse_slot>
 8004288:	4603      	mov	r3, r0
 800428a:	f887 313e 	strb.w	r3, [r7, #318]	@ 0x13e

    if (!v0 && !v1)
 800428e:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 8004292:	f083 0301 	eor.w	r3, r3, #1
 8004296:	b2db      	uxtb	r3, r3
 8004298:	2b00      	cmp	r3, #0
 800429a:	d00f      	beq.n	80042bc <Settings_Load+0x100>
 800429c:	f897 313e 	ldrb.w	r3, [r7, #318]	@ 0x13e
 80042a0:	f083 0301 	eor.w	r3, r3, #1
 80042a4:	b2db      	uxtb	r3, r3
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d008      	beq.n	80042bc <Settings_Load+0x100>
    {
        Settings_Defaults(s);
 80042aa:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80042ae:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80042b2:	6818      	ldr	r0, [r3, #0]
 80042b4:	f7ff ff1f 	bl	80040f6 <Settings_Defaults>
        return false;
 80042b8:	2300      	movs	r3, #0
 80042ba:	e088      	b.n	80043ce <Settings_Load+0x212>
    }

    if (v0 && (!v1 || (seq0 >= seq1)))
 80042bc:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d034      	beq.n	800432e <Settings_Load+0x172>
 80042c4:	f897 313e 	ldrb.w	r3, [r7, #318]	@ 0x13e
 80042c8:	f083 0301 	eor.w	r3, r3, #1
 80042cc:	b2db      	uxtb	r3, r3
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d10b      	bne.n	80042ea <Settings_Load+0x12e>
 80042d2:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80042d6:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80042da:	681a      	ldr	r2, [r3, #0]
 80042dc:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80042e0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	429a      	cmp	r2, r3
 80042e8:	d321      	bcc.n	800432e <Settings_Load+0x172>
    {
        s->data = d0;
 80042ea:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80042ee:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 80042f8:	f5a2 728c 	sub.w	r2, r2, #280	@ 0x118
 80042fc:	1d1c      	adds	r4, r3, #4
 80042fe:	4615      	mov	r5, r2
 8004300:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004302:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004304:	682b      	ldr	r3, [r5, #0]
 8004306:	8023      	strh	r3, [r4, #0]
        s->seq = seq0;
 8004308:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800430c:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8004310:	681a      	ldr	r2, [r3, #0]
 8004312:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8004316:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	619a      	str	r2, [r3, #24]
        s->last_slot = 0u;
 800431e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8004322:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	2200      	movs	r2, #0
 800432a:	771a      	strb	r2, [r3, #28]
 800432c:	e020      	b.n	8004370 <Settings_Load+0x1b4>
    }
    else
    {
        s->data = d1;
 800432e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8004332:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 800433c:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 8004340:	1d1c      	adds	r4, r3, #4
 8004342:	4615      	mov	r5, r2
 8004344:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004346:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004348:	682b      	ldr	r3, [r5, #0]
 800434a:	8023      	strh	r3, [r4, #0]
        s->seq = seq1;
 800434c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8004350:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8004354:	681a      	ldr	r2, [r3, #0]
 8004356:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800435a:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	619a      	str	r2, [r3, #24]
        s->last_slot = 1u;
 8004362:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8004366:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	2201      	movs	r2, #1
 800436e:	771a      	strb	r2, [r3, #28]
    }

    clamp_data(&s->data);
 8004370:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8004374:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	3304      	adds	r3, #4
 800437c:	4618      	mov	r0, r3
 800437e:	f7ff fe69 	bl	8004054 <clamp_data>
    s->save_state = SETTINGS_SAVE_IDLE;
 8004382:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8004386:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	2200      	movs	r2, #0
 800438e:	775a      	strb	r2, [r3, #29]
    s->save_error = 0u;
 8004390:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8004394:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	2200      	movs	r2, #0
 800439c:	779a      	strb	r2, [r3, #30]
    s->wr_active = 0u;
 800439e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80043a2:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	2200      	movs	r2, #0
 80043aa:	77da      	strb	r2, [r3, #31]
    s->wr_inflight = 0u;
 80043ac:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80043b0:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	2200      	movs	r2, #0
 80043b8:	f883 2020 	strb.w	r2, [r3, #32]
    s->wr_wait_ready = 0u;
 80043bc:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80043c0:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	2200      	movs	r2, #0
 80043c8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    return true;
 80043cc:	2301      	movs	r3, #1
}
 80043ce:	4618      	mov	r0, r3
 80043d0:	f507 77a0 	add.w	r7, r7, #320	@ 0x140
 80043d4:	46bd      	mov	sp, r7
 80043d6:	bdb0      	pop	{r4, r5, r7, pc}

080043d8 <min_u16>:

    return true;
}

static uint16_t min_u16(uint16_t a, uint16_t b)
{
 80043d8:	b480      	push	{r7}
 80043da:	b083      	sub	sp, #12
 80043dc:	af00      	add	r7, sp, #0
 80043de:	4603      	mov	r3, r0
 80043e0:	460a      	mov	r2, r1
 80043e2:	80fb      	strh	r3, [r7, #6]
 80043e4:	4613      	mov	r3, r2
 80043e6:	80bb      	strh	r3, [r7, #4]
    return (a < b) ? a : b;
 80043e8:	88ba      	ldrh	r2, [r7, #4]
 80043ea:	88fb      	ldrh	r3, [r7, #6]
 80043ec:	4293      	cmp	r3, r2
 80043ee:	bf28      	it	cs
 80043f0:	4613      	movcs	r3, r2
 80043f2:	b29b      	uxth	r3, r3
}
 80043f4:	4618      	mov	r0, r3
 80043f6:	370c      	adds	r7, #12
 80043f8:	46bd      	mov	sp, r7
 80043fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043fe:	4770      	bx	lr

08004400 <Settings_Task>:

void Settings_Task(Settings *s)
{
 8004400:	b580      	push	{r7, lr}
 8004402:	b08a      	sub	sp, #40	@ 0x28
 8004404:	af02      	add	r7, sp, #8
 8004406:	6078      	str	r0, [r7, #4]
    if (s == NULL || s->hi2c == NULL) return;
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	2b00      	cmp	r3, #0
 800440c:	f000 80ac 	beq.w	8004568 <Settings_Task+0x168>
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	2b00      	cmp	r3, #0
 8004416:	f000 80a7 	beq.w	8004568 <Settings_Task+0x168>
    if (!s->wr_active) return;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	7fdb      	ldrb	r3, [r3, #31]
 800441e:	b2db      	uxtb	r3, r3
 8004420:	2b00      	cmp	r3, #0
 8004422:	f000 80a3 	beq.w	800456c <Settings_Task+0x16c>

    uint32_t now = HAL_GetTick();
 8004426:	f002 f969 	bl	80066fc <HAL_GetTick>
 800442a:	61b8      	str	r0, [r7, #24]

    /* 1) Wait for HAL TX complete callback */
    if (s->wr_inflight)
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004432:	b2db      	uxtb	r3, r3
 8004434:	2b00      	cmp	r3, #0
 8004436:	f040 809b 	bne.w	8004570 <Settings_Task+0x170>
    {
        return;
    }

    /* 2) Wait EEPROM internal write cycle (ACK polling) */
    if (s->wr_wait_ready)
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8004440:	b2db      	uxtb	r3, r3
 8004442:	2b00      	cmp	r3, #0
 8004444:	d02c      	beq.n	80044a0 <Settings_Task+0xa0>
    {
        if (s->wr_ready_start_ms == 0u)
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800444a:	2b00      	cmp	r3, #0
 800444c:	d102      	bne.n	8004454 <Settings_Task+0x54>
        {
            s->wr_ready_start_ms = now;
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	69ba      	ldr	r2, [r7, #24]
 8004452:	62da      	str	r2, [r3, #44]	@ 0x2c
        }

        /* Lightweight poll: 1 trial, 1 ms timeout */
        if (HAL_I2C_IsDeviceReady(s->hi2c, SETTINGS_EEPROM_I2C_ADDR, 1u, 2u) == HAL_OK)
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	6818      	ldr	r0, [r3, #0]
 8004458:	2302      	movs	r3, #2
 800445a:	2201      	movs	r2, #1
 800445c:	21a0      	movs	r1, #160	@ 0xa0
 800445e:	f005 fd89 	bl	8009f74 <HAL_I2C_IsDeviceReady>
 8004462:	4603      	mov	r3, r0
 8004464:	2b00      	cmp	r3, #0
 8004466:	d107      	bne.n	8004478 <Settings_Task+0x78>
        {
            s->wr_wait_ready = 0u;
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	2200      	movs	r2, #0
 800446c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
            s->wr_ready_start_ms = 0u;
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	2200      	movs	r2, #0
 8004474:	62da      	str	r2, [r3, #44]	@ 0x2c
 8004476:	e013      	b.n	80044a0 <Settings_Task+0xa0>
        }
        else
        {
            /* Give EEPROM some time (typical write cycle up to 5 ms) */
            if ((now - s->wr_ready_start_ms) > 50u)
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800447c:	69ba      	ldr	r2, [r7, #24]
 800447e:	1ad3      	subs	r3, r2, r3
 8004480:	2b32      	cmp	r3, #50	@ 0x32
 8004482:	d977      	bls.n	8004574 <Settings_Task+0x174>
            {
                s->wr_active = 0u;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	2200      	movs	r2, #0
 8004488:	77da      	strb	r2, [r3, #31]
                s->wr_wait_ready = 0u;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	2200      	movs	r2, #0
 800448e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
                s->save_state = SETTINGS_SAVE_ERROR;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	2203      	movs	r2, #3
 8004496:	775a      	strb	r2, [r3, #29]
                s->save_error = 1u; /* ready timeout */
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	2201      	movs	r2, #1
 800449c:	779a      	strb	r2, [r3, #30]
            }
            return;
 800449e:	e069      	b.n	8004574 <Settings_Task+0x174>
        }
    }

    /* 3) Done? */
    if (s->wr_off >= s->wr_len)
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	8c9a      	ldrh	r2, [r3, #36]	@ 0x24
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80044a8:	429a      	cmp	r2, r3
 80044aa:	d317      	bcc.n	80044dc <Settings_Task+0xdc>
    {
        /* Success */
        uint8_t next_slot = (uint8_t)(s->save_error & 0x01u);
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	7f9b      	ldrb	r3, [r3, #30]
 80044b0:	b2db      	uxtb	r3, r3
 80044b2:	f003 0301 	and.w	r3, r3, #1
 80044b6:	73fb      	strb	r3, [r7, #15]
        s->last_slot = next_slot;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	7bfa      	ldrb	r2, [r7, #15]
 80044bc:	771a      	strb	r2, [r3, #28]
        s->seq = s->seq + 1u;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	699b      	ldr	r3, [r3, #24]
 80044c2:	1c5a      	adds	r2, r3, #1
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	619a      	str	r2, [r3, #24]

        s->wr_active = 0u;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2200      	movs	r2, #0
 80044cc:	77da      	strb	r2, [r3, #31]
        s->save_state = SETTINGS_SAVE_OK;
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	2202      	movs	r2, #2
 80044d2:	775a      	strb	r2, [r3, #29]
        s->save_error = 0u;
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	2200      	movs	r2, #0
 80044d8:	779a      	strb	r2, [r3, #30]
        return;
 80044da:	e04c      	b.n	8004576 <Settings_Task+0x176>
    }

    /* 4) Start next page write */
    uint16_t abs_addr = (uint16_t)(s->wr_base + s->wr_off);
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	8c5a      	ldrh	r2, [r3, #34]	@ 0x22
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80044e4:	4413      	add	r3, r2
 80044e6:	82fb      	strh	r3, [r7, #22]

    uint16_t remaining = (uint16_t)(s->wr_len - s->wr_off);
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	8cda      	ldrh	r2, [r3, #38]	@ 0x26
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80044f0:	1ad3      	subs	r3, r2, r3
 80044f2:	82bb      	strh	r3, [r7, #20]

    uint16_t page_off = (uint16_t)(abs_addr % (uint16_t)SETTINGS_EEPROM_PAGE_SIZE);
 80044f4:	8afb      	ldrh	r3, [r7, #22]
 80044f6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80044fa:	827b      	strh	r3, [r7, #18]
    uint16_t page_rem = (uint16_t)((uint16_t)SETTINGS_EEPROM_PAGE_SIZE - page_off);
 80044fc:	8a7b      	ldrh	r3, [r7, #18]
 80044fe:	f1c3 0340 	rsb	r3, r3, #64	@ 0x40
 8004502:	823b      	strh	r3, [r7, #16]

    uint16_t chunk = min_u16(page_rem, remaining);
 8004504:	8aba      	ldrh	r2, [r7, #20]
 8004506:	8a3b      	ldrh	r3, [r7, #16]
 8004508:	4611      	mov	r1, r2
 800450a:	4618      	mov	r0, r3
 800450c:	f7ff ff64 	bl	80043d8 <min_u16>
 8004510:	4603      	mov	r3, r0
 8004512:	83fb      	strh	r3, [r7, #30]
    if (chunk == 0u) chunk = remaining;
 8004514:	8bfb      	ldrh	r3, [r7, #30]
 8004516:	2b00      	cmp	r3, #0
 8004518:	d101      	bne.n	800451e <Settings_Task+0x11e>
 800451a:	8abb      	ldrh	r3, [r7, #20]
 800451c:	83fb      	strh	r3, [r7, #30]

    s->wr_chunk = chunk;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	8bfa      	ldrh	r2, [r7, #30]
 8004522:	851a      	strh	r2, [r3, #40]	@ 0x28

    if (HAL_I2C_Mem_Write_IT(s->hi2c,
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	6818      	ldr	r0, [r3, #0]
                            SETTINGS_EEPROM_I2C_ADDR,
                            abs_addr,
                            SETTINGS_EEPROM_MEMADD_SIZE,
                            (uint8_t*)&s->wr_buf[s->wr_off],
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
    if (HAL_I2C_Mem_Write_IT(s->hi2c,
 800452c:	3330      	adds	r3, #48	@ 0x30
 800452e:	687a      	ldr	r2, [r7, #4]
 8004530:	4413      	add	r3, r2
 8004532:	8af9      	ldrh	r1, [r7, #22]
 8004534:	8bfa      	ldrh	r2, [r7, #30]
 8004536:	9201      	str	r2, [sp, #4]
 8004538:	9300      	str	r3, [sp, #0]
 800453a:	2302      	movs	r3, #2
 800453c:	460a      	mov	r2, r1
 800453e:	21a0      	movs	r1, #160	@ 0xa0
 8004540:	f005 fc8e 	bl	8009e60 <HAL_I2C_Mem_Write_IT>
 8004544:	4603      	mov	r3, r0
 8004546:	2b00      	cmp	r3, #0
 8004548:	d009      	beq.n	800455e <Settings_Task+0x15e>
                            chunk) != HAL_OK)
    {
        s->wr_active = 0u;
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	2200      	movs	r2, #0
 800454e:	77da      	strb	r2, [r3, #31]
        s->save_state = SETTINGS_SAVE_ERROR;
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	2203      	movs	r2, #3
 8004554:	775a      	strb	r2, [r3, #29]
        s->save_error = 2u; /* HAL write start error */
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	2202      	movs	r2, #2
 800455a:	779a      	strb	r2, [r3, #30]
        return;
 800455c:	e00b      	b.n	8004576 <Settings_Task+0x176>
    }

    s->wr_inflight = 1u;
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	2201      	movs	r2, #1
 8004562:	f883 2020 	strb.w	r2, [r3, #32]
 8004566:	e006      	b.n	8004576 <Settings_Task+0x176>
    if (s == NULL || s->hi2c == NULL) return;
 8004568:	bf00      	nop
 800456a:	e004      	b.n	8004576 <Settings_Task+0x176>
    if (!s->wr_active) return;
 800456c:	bf00      	nop
 800456e:	e002      	b.n	8004576 <Settings_Task+0x176>
        return;
 8004570:	bf00      	nop
 8004572:	e000      	b.n	8004576 <Settings_Task+0x176>
            return;
 8004574:	bf00      	nop
}
 8004576:	3720      	adds	r7, #32
 8004578:	46bd      	mov	sp, r7
 800457a:	bd80      	pop	{r7, pc}

0800457c <Settings_ApplyToPumpMgr>:

/* ---------------- Sync helpers ---------------- */

void Settings_ApplyToPumpMgr(const Settings *s, PumpMgr *m)
{
 800457c:	b580      	push	{r7, lr}
 800457e:	b084      	sub	sp, #16
 8004580:	af00      	add	r7, sp, #0
 8004582:	6078      	str	r0, [r7, #4]
 8004584:	6039      	str	r1, [r7, #0]
    if (s == NULL || m == NULL) return;
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	2b00      	cmp	r3, #0
 800458a:	d03c      	beq.n	8004606 <Settings_ApplyToPumpMgr+0x8a>
 800458c:	683b      	ldr	r3, [r7, #0]
 800458e:	2b00      	cmp	r3, #0
 8004590:	d039      	beq.n	8004606 <Settings_ApplyToPumpMgr+0x8a>

    uint8_t count = s->data.pump_count;
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	791b      	ldrb	r3, [r3, #4]
 8004596:	73fb      	strb	r3, [r7, #15]
    if (count > m->count) count = m->count;
 8004598:	683b      	ldr	r3, [r7, #0]
 800459a:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800459e:	7bfa      	ldrb	r2, [r7, #15]
 80045a0:	429a      	cmp	r2, r3
 80045a2:	d903      	bls.n	80045ac <Settings_ApplyToPumpMgr+0x30>
 80045a4:	683b      	ldr	r3, [r7, #0]
 80045a6:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80045aa:	73fb      	strb	r3, [r7, #15]

    for (uint8_t i = 0u; i < count; i++)
 80045ac:	2300      	movs	r3, #0
 80045ae:	73bb      	strb	r3, [r7, #14]
 80045b0:	e024      	b.n	80045fc <Settings_ApplyToPumpMgr+0x80>
    {
        uint8_t id = (uint8_t)(i + 1u);
 80045b2:	7bbb      	ldrb	r3, [r7, #14]
 80045b4:	3301      	adds	r3, #1
 80045b6:	737b      	strb	r3, [r7, #13]
        (void)PumpMgr_SetCtrlAddr(m, id, s->data.pump[i].ctrl_addr);
 80045b8:	7bbb      	ldrb	r3, [r7, #14]
 80045ba:	687a      	ldr	r2, [r7, #4]
 80045bc:	009b      	lsls	r3, r3, #2
 80045be:	4413      	add	r3, r2
 80045c0:	799a      	ldrb	r2, [r3, #6]
 80045c2:	7b7b      	ldrb	r3, [r7, #13]
 80045c4:	4619      	mov	r1, r3
 80045c6:	6838      	ldr	r0, [r7, #0]
 80045c8:	f7fd ff24 	bl	8002414 <PumpMgr_SetCtrlAddr>
        (void)PumpMgr_SetSlaveAddr(m, id, s->data.pump[i].slave_addr);
 80045cc:	7bbb      	ldrb	r3, [r7, #14]
 80045ce:	687a      	ldr	r2, [r7, #4]
 80045d0:	009b      	lsls	r3, r3, #2
 80045d2:	4413      	add	r3, r2
 80045d4:	79da      	ldrb	r2, [r3, #7]
 80045d6:	7b7b      	ldrb	r3, [r7, #13]
 80045d8:	4619      	mov	r1, r3
 80045da:	6838      	ldr	r0, [r7, #0]
 80045dc:	f7fd feff 	bl	80023de <PumpMgr_SetSlaveAddr>
        (void)PumpMgr_SetPrice(m, id, (uint32_t)s->data.pump[i].price);
 80045e0:	7bbb      	ldrb	r3, [r7, #14]
 80045e2:	687a      	ldr	r2, [r7, #4]
 80045e4:	009b      	lsls	r3, r3, #2
 80045e6:	4413      	add	r3, r2
 80045e8:	891b      	ldrh	r3, [r3, #8]
 80045ea:	461a      	mov	r2, r3
 80045ec:	7b7b      	ldrb	r3, [r7, #13]
 80045ee:	4619      	mov	r1, r3
 80045f0:	6838      	ldr	r0, [r7, #0]
 80045f2:	f7fd feda 	bl	80023aa <PumpMgr_SetPrice>
    for (uint8_t i = 0u; i < count; i++)
 80045f6:	7bbb      	ldrb	r3, [r7, #14]
 80045f8:	3301      	adds	r3, #1
 80045fa:	73bb      	strb	r3, [r7, #14]
 80045fc:	7bba      	ldrb	r2, [r7, #14]
 80045fe:	7bfb      	ldrb	r3, [r7, #15]
 8004600:	429a      	cmp	r2, r3
 8004602:	d3d6      	bcc.n	80045b2 <Settings_ApplyToPumpMgr+0x36>
 8004604:	e000      	b.n	8004608 <Settings_ApplyToPumpMgr+0x8c>
    if (s == NULL || m == NULL) return;
 8004606:	bf00      	nop
    }
}
 8004608:	3710      	adds	r7, #16
 800460a:	46bd      	mov	sp, r7
 800460c:	bd80      	pop	{r7, pc}
	...

08004610 <HAL_I2C_MemTxCpltCallback>:
}

/* ---------------- HAL I2C callbacks ---------------- */

void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004610:	b480      	push	{r7}
 8004612:	b085      	sub	sp, #20
 8004614:	af00      	add	r7, sp, #0
 8004616:	6078      	str	r0, [r7, #4]
    Settings *s = s_settings_singleton;
 8004618:	4b1b      	ldr	r3, [pc, #108]	@ (8004688 <HAL_I2C_MemTxCpltCallback+0x78>)
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	60fb      	str	r3, [r7, #12]
    if (s == NULL || hi2c == NULL) return;
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	2b00      	cmp	r3, #0
 8004622:	d029      	beq.n	8004678 <HAL_I2C_MemTxCpltCallback+0x68>
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	2b00      	cmp	r3, #0
 8004628:	d026      	beq.n	8004678 <HAL_I2C_MemTxCpltCallback+0x68>
    if (hi2c != s->hi2c) return;
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	687a      	ldr	r2, [r7, #4]
 8004630:	429a      	cmp	r2, r3
 8004632:	d123      	bne.n	800467c <HAL_I2C_MemTxCpltCallback+0x6c>

    if (s->wr_active && s->wr_inflight)
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	7fdb      	ldrb	r3, [r3, #31]
 8004638:	b2db      	uxtb	r3, r3
 800463a:	2b00      	cmp	r3, #0
 800463c:	d01f      	beq.n	800467e <HAL_I2C_MemTxCpltCallback+0x6e>
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004644:	b2db      	uxtb	r3, r3
 8004646:	2b00      	cmp	r3, #0
 8004648:	d019      	beq.n	800467e <HAL_I2C_MemTxCpltCallback+0x6e>
    {
        s->wr_inflight = 0u;
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	2200      	movs	r2, #0
 800464e:	f883 2020 	strb.w	r2, [r3, #32]
        s->wr_off = (uint16_t)(s->wr_off + s->wr_chunk);
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	8c9a      	ldrh	r2, [r3, #36]	@ 0x24
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800465a:	4413      	add	r3, r2
 800465c:	b29a      	uxth	r2, r3
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	849a      	strh	r2, [r3, #36]	@ 0x24
        s->wr_chunk = 0u;
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	2200      	movs	r2, #0
 8004666:	851a      	strh	r2, [r3, #40]	@ 0x28

        /* After each page write - wait internal cycle */
        s->wr_wait_ready = 1u;
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	2201      	movs	r2, #1
 800466c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
        s->wr_ready_start_ms = 0u;
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	2200      	movs	r2, #0
 8004674:	62da      	str	r2, [r3, #44]	@ 0x2c
 8004676:	e002      	b.n	800467e <HAL_I2C_MemTxCpltCallback+0x6e>
    if (s == NULL || hi2c == NULL) return;
 8004678:	bf00      	nop
 800467a:	e000      	b.n	800467e <HAL_I2C_MemTxCpltCallback+0x6e>
    if (hi2c != s->hi2c) return;
 800467c:	bf00      	nop
    }
}
 800467e:	3714      	adds	r7, #20
 8004680:	46bd      	mov	sp, r7
 8004682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004686:	4770      	bx	lr
 8004688:	24001f70 	.word	0x24001f70

0800468c <HAL_I2C_ErrorCallback>:

void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800468c:	b480      	push	{r7}
 800468e:	b085      	sub	sp, #20
 8004690:	af00      	add	r7, sp, #0
 8004692:	6078      	str	r0, [r7, #4]
    Settings *s = s_settings_singleton;
 8004694:	4b16      	ldr	r3, [pc, #88]	@ (80046f0 <HAL_I2C_ErrorCallback+0x64>)
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	60fb      	str	r3, [r7, #12]
    if (s == NULL || hi2c == NULL) return;
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	2b00      	cmp	r3, #0
 800469e:	d01e      	beq.n	80046de <HAL_I2C_ErrorCallback+0x52>
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d01b      	beq.n	80046de <HAL_I2C_ErrorCallback+0x52>
    if (hi2c != s->hi2c) return;
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	687a      	ldr	r2, [r7, #4]
 80046ac:	429a      	cmp	r2, r3
 80046ae:	d118      	bne.n	80046e2 <HAL_I2C_ErrorCallback+0x56>

    if (s->wr_active)
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	7fdb      	ldrb	r3, [r3, #31]
 80046b4:	b2db      	uxtb	r3, r3
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d014      	beq.n	80046e4 <HAL_I2C_ErrorCallback+0x58>
    {
        s->wr_active = 0u;
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	2200      	movs	r2, #0
 80046be:	77da      	strb	r2, [r3, #31]
        s->wr_inflight = 0u;
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	2200      	movs	r2, #0
 80046c4:	f883 2020 	strb.w	r2, [r3, #32]
        s->wr_wait_ready = 0u;
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	2200      	movs	r2, #0
 80046cc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
        s->save_state = SETTINGS_SAVE_ERROR;
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	2203      	movs	r2, #3
 80046d4:	775a      	strb	r2, [r3, #29]
        s->save_error = 3u; /* HAL I2C error */
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	2203      	movs	r2, #3
 80046da:	779a      	strb	r2, [r3, #30]
 80046dc:	e002      	b.n	80046e4 <HAL_I2C_ErrorCallback+0x58>
    if (s == NULL || hi2c == NULL) return;
 80046de:	bf00      	nop
 80046e0:	e000      	b.n	80046e4 <HAL_I2C_ErrorCallback+0x58>
    if (hi2c != s->hi2c) return;
 80046e2:	bf00      	nop
    }
}
 80046e4:	3714      	adds	r7, #20
 80046e6:	46bd      	mov	sp, r7
 80046e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ec:	4770      	bx	lr
 80046ee:	bf00      	nop
 80046f0:	24001f70 	.word	0x24001f70

080046f4 <SSD1309_WriteCommand>:
static uint8_t CurrentX = 0, CurrentY = 0;

/**
 *    
 */
static void SSD1309_WriteCommand(uint8_t byte) {
 80046f4:	b580      	push	{r7, lr}
 80046f6:	b082      	sub	sp, #8
 80046f8:	af00      	add	r7, sp, #0
 80046fa:	4603      	mov	r3, r0
 80046fc:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(SPI2_DC_GPIO_Port, SPI2_DC_Pin, GPIO_PIN_RESET);
 80046fe:	2200      	movs	r2, #0
 8004700:	2102      	movs	r1, #2
 8004702:	480d      	ldr	r0, [pc, #52]	@ (8004738 <SSD1309_WriteCommand+0x44>)
 8004704:	f005 f9dc 	bl	8009ac0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_RESET);
 8004708:	2200      	movs	r2, #0
 800470a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800470e:	480a      	ldr	r0, [pc, #40]	@ (8004738 <SSD1309_WriteCommand+0x44>)
 8004710:	f005 f9d6 	bl	8009ac0 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi2, &byte, 1, HAL_MAX_DELAY);
 8004714:	1df9      	adds	r1, r7, #7
 8004716:	f04f 33ff 	mov.w	r3, #4294967295
 800471a:	2201      	movs	r2, #1
 800471c:	4807      	ldr	r0, [pc, #28]	@ (800473c <SSD1309_WriteCommand+0x48>)
 800471e:	f00b ff7b 	bl	8010618 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_SET);
 8004722:	2201      	movs	r2, #1
 8004724:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8004728:	4803      	ldr	r0, [pc, #12]	@ (8004738 <SSD1309_WriteCommand+0x44>)
 800472a:	f005 f9c9 	bl	8009ac0 <HAL_GPIO_WritePin>
}
 800472e:	bf00      	nop
 8004730:	3708      	adds	r7, #8
 8004732:	46bd      	mov	sp, r7
 8004734:	bd80      	pop	{r7, pc}
 8004736:	bf00      	nop
 8004738:	58020400 	.word	0x58020400
 800473c:	24001ad0 	.word	0x24001ad0

08004740 <SSD1309_Init>:

void SSD1309_Init(void) {
 8004740:	b580      	push	{r7, lr}
 8004742:	af00      	add	r7, sp, #0
    //   (   main.h)
    HAL_GPIO_WritePin(SPI2_RST_GPIO_Port, SPI2_RST_Pin, GPIO_PIN_RESET);
 8004744:	2200      	movs	r2, #0
 8004746:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800474a:	4829      	ldr	r0, [pc, #164]	@ (80047f0 <SSD1309_Init+0xb0>)
 800474c:	f005 f9b8 	bl	8009ac0 <HAL_GPIO_WritePin>
    HAL_Delay(50);
 8004750:	2032      	movs	r0, #50	@ 0x32
 8004752:	f001 ffdf 	bl	8006714 <HAL_Delay>
    HAL_GPIO_WritePin(SPI2_RST_GPIO_Port, SPI2_RST_Pin, GPIO_PIN_SET);
 8004756:	2201      	movs	r2, #1
 8004758:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800475c:	4824      	ldr	r0, [pc, #144]	@ (80047f0 <SSD1309_Init+0xb0>)
 800475e:	f005 f9af 	bl	8009ac0 <HAL_GPIO_WritePin>
    HAL_Delay(50);
 8004762:	2032      	movs	r0, #50	@ 0x32
 8004764:	f001 ffd6 	bl	8006714 <HAL_Delay>

    SSD1309_WriteCommand(0xAE); // Display Off
 8004768:	20ae      	movs	r0, #174	@ 0xae
 800476a:	f7ff ffc3 	bl	80046f4 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x20); // Set Memory Addressing Mode
 800476e:	2020      	movs	r0, #32
 8004770:	f7ff ffc0 	bl	80046f4 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x00); // Horizontal addressing mode
 8004774:	2000      	movs	r0, #0
 8004776:	f7ff ffbd 	bl	80046f4 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0xA1); // Set Segment Re-map (X-flip)
 800477a:	20a1      	movs	r0, #161	@ 0xa1
 800477c:	f7ff ffba 	bl	80046f4 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0xC8); // Set COM Output Scan Direction (Y-flip)
 8004780:	20c8      	movs	r0, #200	@ 0xc8
 8004782:	f7ff ffb7 	bl	80046f4 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0xA8); // Set Multiplex Ratio
 8004786:	20a8      	movs	r0, #168	@ 0xa8
 8004788:	f7ff ffb4 	bl	80046f4 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x3F);
 800478c:	203f      	movs	r0, #63	@ 0x3f
 800478e:	f7ff ffb1 	bl	80046f4 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0xD3); // Set Display Offset
 8004792:	20d3      	movs	r0, #211	@ 0xd3
 8004794:	f7ff ffae 	bl	80046f4 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x00);
 8004798:	2000      	movs	r0, #0
 800479a:	f7ff ffab 	bl	80046f4 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0xD5); // Set Display Clock Divide Ratio
 800479e:	20d5      	movs	r0, #213	@ 0xd5
 80047a0:	f7ff ffa8 	bl	80046f4 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x80);
 80047a4:	2080      	movs	r0, #128	@ 0x80
 80047a6:	f7ff ffa5 	bl	80046f4 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0xD9); // Set Pre-charge Period
 80047aa:	20d9      	movs	r0, #217	@ 0xd9
 80047ac:	f7ff ffa2 	bl	80046f4 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x22);
 80047b0:	2022      	movs	r0, #34	@ 0x22
 80047b2:	f7ff ff9f 	bl	80046f4 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0xDA); // Set COM Pins Hardware Configuration
 80047b6:	20da      	movs	r0, #218	@ 0xda
 80047b8:	f7ff ff9c 	bl	80046f4 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x12);
 80047bc:	2012      	movs	r0, #18
 80047be:	f7ff ff99 	bl	80046f4 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0xDB); // Set VCOMH Deselect Level
 80047c2:	20db      	movs	r0, #219	@ 0xdb
 80047c4:	f7ff ff96 	bl	80046f4 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x20);
 80047c8:	2020      	movs	r0, #32
 80047ca:	f7ff ff93 	bl	80046f4 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x8D); // Charge Pump Settings
 80047ce:	208d      	movs	r0, #141	@ 0x8d
 80047d0:	f7ff ff90 	bl	80046f4 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x14);
 80047d4:	2014      	movs	r0, #20
 80047d6:	f7ff ff8d 	bl	80046f4 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0xAF); // Display On
 80047da:	20af      	movs	r0, #175	@ 0xaf
 80047dc:	f7ff ff8a 	bl	80046f4 <SSD1309_WriteCommand>

    SSD1309_Fill(0);
 80047e0:	2000      	movs	r0, #0
 80047e2:	f000 f807 	bl	80047f4 <SSD1309_Fill>
    SSD1309_UpdateScreen();
 80047e6:	f000 f81d 	bl	8004824 <SSD1309_UpdateScreen>
}
 80047ea:	bf00      	nop
 80047ec:	bd80      	pop	{r7, pc}
 80047ee:	bf00      	nop
 80047f0:	58020400 	.word	0x58020400

080047f4 <SSD1309_Fill>:

void SSD1309_Fill(uint8_t color) {
 80047f4:	b580      	push	{r7, lr}
 80047f6:	b082      	sub	sp, #8
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	4603      	mov	r3, r0
 80047fc:	71fb      	strb	r3, [r7, #7]
    memset(SSD1309_Buffer, (color ? 0xFF : 0x00), sizeof(SSD1309_Buffer));
 80047fe:	79fb      	ldrb	r3, [r7, #7]
 8004800:	2b00      	cmp	r3, #0
 8004802:	d001      	beq.n	8004808 <SSD1309_Fill+0x14>
 8004804:	23ff      	movs	r3, #255	@ 0xff
 8004806:	e000      	b.n	800480a <SSD1309_Fill+0x16>
 8004808:	2300      	movs	r3, #0
 800480a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800480e:	4619      	mov	r1, r3
 8004810:	4803      	ldr	r0, [pc, #12]	@ (8004820 <SSD1309_Fill+0x2c>)
 8004812:	f014 f875 	bl	8018900 <memset>
}
 8004816:	bf00      	nop
 8004818:	3708      	adds	r7, #8
 800481a:	46bd      	mov	sp, r7
 800481c:	bd80      	pop	{r7, pc}
 800481e:	bf00      	nop
 8004820:	24001f80 	.word	0x24001f80

08004824 <SSD1309_UpdateScreen>:

/**
 *    DMA.
 *         .
 */
void SSD1309_UpdateScreen(void) {
 8004824:	b580      	push	{r7, lr}
 8004826:	b084      	sub	sp, #16
 8004828:	af00      	add	r7, sp, #0
    // 1.      
    SSD1309_WriteCommand(0x21); // Column address range
 800482a:	2021      	movs	r0, #33	@ 0x21
 800482c:	f7ff ff62 	bl	80046f4 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0);    // Start
 8004830:	2000      	movs	r0, #0
 8004832:	f7ff ff5f 	bl	80046f4 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(127);  // End
 8004836:	207f      	movs	r0, #127	@ 0x7f
 8004838:	f7ff ff5c 	bl	80046f4 <SSD1309_WriteCommand>

    SSD1309_WriteCommand(0x22); // Page address range
 800483c:	2022      	movs	r0, #34	@ 0x22
 800483e:	f7ff ff59 	bl	80046f4 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0);    // Start
 8004842:	2000      	movs	r0, #0
 8004844:	f7ff ff56 	bl	80046f4 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(7);    // End
 8004848:	2007      	movs	r0, #7
 800484a:	f7ff ff53 	bl	80046f4 <SSD1309_WriteCommand>

    // 2.    
    HAL_GPIO_WritePin(SPI2_DC_GPIO_Port, SPI2_DC_Pin, GPIO_PIN_SET);
 800484e:	2201      	movs	r2, #1
 8004850:	2102      	movs	r1, #2
 8004852:	481d      	ldr	r0, [pc, #116]	@ (80048c8 <SSD1309_UpdateScreen+0xa4>)
 8004854:	f005 f934 	bl	8009ac0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_RESET);
 8004858:	2200      	movs	r2, #0
 800485a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800485e:	481a      	ldr	r0, [pc, #104]	@ (80048c8 <SSD1309_UpdateScreen+0xa4>)
 8004860:	f005 f92e 	bl	8009ac0 <HAL_GPIO_WritePin>
 8004864:	4b19      	ldr	r3, [pc, #100]	@ (80048cc <SSD1309_UpdateScreen+0xa8>)
 8004866:	60fb      	str	r3, [r7, #12]
 8004868:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800486c:	60bb      	str	r3, [r7, #8]
    if ( dsize > 0 ) { 
 800486e:	68bb      	ldr	r3, [r7, #8]
 8004870:	2b00      	cmp	r3, #0
 8004872:	dd1d      	ble.n	80048b0 <SSD1309_UpdateScreen+0x8c>
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	f003 021f 	and.w	r2, r3, #31
 800487a:	68bb      	ldr	r3, [r7, #8]
 800487c:	4413      	add	r3, r2
 800487e:	607b      	str	r3, [r7, #4]
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	603b      	str	r3, [r7, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8004884:	f3bf 8f4f 	dsb	sy
}
 8004888:	bf00      	nop
        SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 800488a:	4a11      	ldr	r2, [pc, #68]	@ (80048d0 <SSD1309_UpdateScreen+0xac>)
 800488c:	683b      	ldr	r3, [r7, #0]
 800488e:	f8c2 3268 	str.w	r3, [r2, #616]	@ 0x268
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8004892:	683b      	ldr	r3, [r7, #0]
 8004894:	3320      	adds	r3, #32
 8004896:	603b      	str	r3, [r7, #0]
        op_size -= __SCB_DCACHE_LINE_SIZE;
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	3b20      	subs	r3, #32
 800489c:	607b      	str	r3, [r7, #4]
      } while ( op_size > 0 );
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	dcf2      	bgt.n	800488a <SSD1309_UpdateScreen+0x66>
  __ASM volatile ("dsb 0xF":::"memory");
 80048a4:	f3bf 8f4f 	dsb	sy
}
 80048a8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80048aa:	f3bf 8f6f 	isb	sy
}
 80048ae:	bf00      	nop
}
 80048b0:	bf00      	nop

    //   H7:    RAM    DMA  
    SCB_CleanDCache_by_Addr((uint32_t*)SSD1309_Buffer, sizeof(SSD1309_Buffer));

    // 3.      DMA
    HAL_SPI_Transmit_DMA(&hspi2, SSD1309_Buffer, sizeof(SSD1309_Buffer));
 80048b2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80048b6:	4905      	ldr	r1, [pc, #20]	@ (80048cc <SSD1309_UpdateScreen+0xa8>)
 80048b8:	4806      	ldr	r0, [pc, #24]	@ (80048d4 <SSD1309_UpdateScreen+0xb0>)
 80048ba:	f00c f89b 	bl	80109f4 <HAL_SPI_Transmit_DMA>

    // :      (while),  CPU    .
    // CS      DMA,    ,
    //    CS ,       .
}
 80048be:	bf00      	nop
 80048c0:	3710      	adds	r7, #16
 80048c2:	46bd      	mov	sp, r7
 80048c4:	bd80      	pop	{r7, pc}
 80048c6:	bf00      	nop
 80048c8:	58020400 	.word	0x58020400
 80048cc:	24001f80 	.word	0x24001f80
 80048d0:	e000ed00 	.word	0xe000ed00
 80048d4:	24001ad0 	.word	0x24001ad0

080048d8 <SSD1309_SetCursor>:

void SSD1309_SetCursor(uint8_t x, uint8_t y) {
 80048d8:	b480      	push	{r7}
 80048da:	b083      	sub	sp, #12
 80048dc:	af00      	add	r7, sp, #0
 80048de:	4603      	mov	r3, r0
 80048e0:	460a      	mov	r2, r1
 80048e2:	71fb      	strb	r3, [r7, #7]
 80048e4:	4613      	mov	r3, r2
 80048e6:	71bb      	strb	r3, [r7, #6]
    CurrentX = x;
 80048e8:	4a05      	ldr	r2, [pc, #20]	@ (8004900 <SSD1309_SetCursor+0x28>)
 80048ea:	79fb      	ldrb	r3, [r7, #7]
 80048ec:	7013      	strb	r3, [r2, #0]
    CurrentY = y;
 80048ee:	4a05      	ldr	r2, [pc, #20]	@ (8004904 <SSD1309_SetCursor+0x2c>)
 80048f0:	79bb      	ldrb	r3, [r7, #6]
 80048f2:	7013      	strb	r3, [r2, #0]
}
 80048f4:	bf00      	nop
 80048f6:	370c      	adds	r7, #12
 80048f8:	46bd      	mov	sp, r7
 80048fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048fe:	4770      	bx	lr
 8004900:	24002380 	.word	0x24002380
 8004904:	24002381 	.word	0x24002381

08004908 <SSD1309_WriteChar>:

void SSD1309_WriteChar(char ch, uint8_t color) {
 8004908:	b480      	push	{r7}
 800490a:	b085      	sub	sp, #20
 800490c:	af00      	add	r7, sp, #0
 800490e:	4603      	mov	r3, r0
 8004910:	460a      	mov	r2, r1
 8004912:	71fb      	strb	r3, [r7, #7]
 8004914:	4613      	mov	r3, r2
 8004916:	71bb      	strb	r3, [r7, #6]
    if (ch < 32 || ch > 126) return;
 8004918:	79fb      	ldrb	r3, [r7, #7]
 800491a:	2b1f      	cmp	r3, #31
 800491c:	d979      	bls.n	8004a12 <SSD1309_WriteChar+0x10a>
 800491e:	79fb      	ldrb	r3, [r7, #7]
 8004920:	2b7e      	cmp	r3, #126	@ 0x7e
 8004922:	d876      	bhi.n	8004a12 <SSD1309_WriteChar+0x10a>

    for (uint8_t i = 0; i < 5; i++) {
 8004924:	2300      	movs	r3, #0
 8004926:	73fb      	strb	r3, [r7, #15]
 8004928:	e069      	b.n	80049fe <SSD1309_WriteChar+0xf6>
        uint8_t b = Font5x7[(ch - 32) * 5 + i];
 800492a:	79fb      	ldrb	r3, [r7, #7]
 800492c:	f1a3 0220 	sub.w	r2, r3, #32
 8004930:	4613      	mov	r3, r2
 8004932:	009b      	lsls	r3, r3, #2
 8004934:	441a      	add	r2, r3
 8004936:	7bfb      	ldrb	r3, [r7, #15]
 8004938:	4413      	add	r3, r2
 800493a:	4a39      	ldr	r2, [pc, #228]	@ (8004a20 <SSD1309_WriteChar+0x118>)
 800493c:	5cd3      	ldrb	r3, [r2, r3]
 800493e:	737b      	strb	r3, [r7, #13]
        for (uint8_t j = 0; j < 8; j++) {
 8004940:	2300      	movs	r3, #0
 8004942:	73bb      	strb	r3, [r7, #14]
 8004944:	e055      	b.n	80049f2 <SSD1309_WriteChar+0xea>
            if ((b >> j) & 0x01) {
 8004946:	7b7a      	ldrb	r2, [r7, #13]
 8004948:	7bbb      	ldrb	r3, [r7, #14]
 800494a:	fa42 f303 	asr.w	r3, r2, r3
 800494e:	f003 0301 	and.w	r3, r3, #1
 8004952:	2b00      	cmp	r3, #0
 8004954:	d04a      	beq.n	80049ec <SSD1309_WriteChar+0xe4>
                uint8_t x = CurrentX + i;
 8004956:	4b33      	ldr	r3, [pc, #204]	@ (8004a24 <SSD1309_WriteChar+0x11c>)
 8004958:	781a      	ldrb	r2, [r3, #0]
 800495a:	7bfb      	ldrb	r3, [r7, #15]
 800495c:	4413      	add	r3, r2
 800495e:	733b      	strb	r3, [r7, #12]
                uint8_t y = CurrentY + j;
 8004960:	4b31      	ldr	r3, [pc, #196]	@ (8004a28 <SSD1309_WriteChar+0x120>)
 8004962:	781a      	ldrb	r2, [r3, #0]
 8004964:	7bbb      	ldrb	r3, [r7, #14]
 8004966:	4413      	add	r3, r2
 8004968:	72fb      	strb	r3, [r7, #11]

                if (x < SSD1309_WIDTH && y < SSD1309_HEIGHT) {
 800496a:	f997 300c 	ldrsb.w	r3, [r7, #12]
 800496e:	2b00      	cmp	r3, #0
 8004970:	db3c      	blt.n	80049ec <SSD1309_WriteChar+0xe4>
 8004972:	7afb      	ldrb	r3, [r7, #11]
 8004974:	2b3f      	cmp	r3, #63	@ 0x3f
 8004976:	d839      	bhi.n	80049ec <SSD1309_WriteChar+0xe4>
                    if (color)
 8004978:	79bb      	ldrb	r3, [r7, #6]
 800497a:	2b00      	cmp	r3, #0
 800497c:	d01a      	beq.n	80049b4 <SSD1309_WriteChar+0xac>
                        SSD1309_Buffer[x + (y / 8) * SSD1309_WIDTH] |= (1 << (y % 8));
 800497e:	7b3a      	ldrb	r2, [r7, #12]
 8004980:	7afb      	ldrb	r3, [r7, #11]
 8004982:	08db      	lsrs	r3, r3, #3
 8004984:	b2d8      	uxtb	r0, r3
 8004986:	4603      	mov	r3, r0
 8004988:	01db      	lsls	r3, r3, #7
 800498a:	4413      	add	r3, r2
 800498c:	4a27      	ldr	r2, [pc, #156]	@ (8004a2c <SSD1309_WriteChar+0x124>)
 800498e:	5cd3      	ldrb	r3, [r2, r3]
 8004990:	b25a      	sxtb	r2, r3
 8004992:	7afb      	ldrb	r3, [r7, #11]
 8004994:	f003 0307 	and.w	r3, r3, #7
 8004998:	2101      	movs	r1, #1
 800499a:	fa01 f303 	lsl.w	r3, r1, r3
 800499e:	b25b      	sxtb	r3, r3
 80049a0:	4313      	orrs	r3, r2
 80049a2:	b259      	sxtb	r1, r3
 80049a4:	7b3a      	ldrb	r2, [r7, #12]
 80049a6:	4603      	mov	r3, r0
 80049a8:	01db      	lsls	r3, r3, #7
 80049aa:	4413      	add	r3, r2
 80049ac:	b2c9      	uxtb	r1, r1
 80049ae:	4a1f      	ldr	r2, [pc, #124]	@ (8004a2c <SSD1309_WriteChar+0x124>)
 80049b0:	54d1      	strb	r1, [r2, r3]
 80049b2:	e01b      	b.n	80049ec <SSD1309_WriteChar+0xe4>
                    else
                        SSD1309_Buffer[x + (y / 8) * SSD1309_WIDTH] &= ~(1 << (y % 8));
 80049b4:	7b3a      	ldrb	r2, [r7, #12]
 80049b6:	7afb      	ldrb	r3, [r7, #11]
 80049b8:	08db      	lsrs	r3, r3, #3
 80049ba:	b2d8      	uxtb	r0, r3
 80049bc:	4603      	mov	r3, r0
 80049be:	01db      	lsls	r3, r3, #7
 80049c0:	4413      	add	r3, r2
 80049c2:	4a1a      	ldr	r2, [pc, #104]	@ (8004a2c <SSD1309_WriteChar+0x124>)
 80049c4:	5cd3      	ldrb	r3, [r2, r3]
 80049c6:	b25a      	sxtb	r2, r3
 80049c8:	7afb      	ldrb	r3, [r7, #11]
 80049ca:	f003 0307 	and.w	r3, r3, #7
 80049ce:	2101      	movs	r1, #1
 80049d0:	fa01 f303 	lsl.w	r3, r1, r3
 80049d4:	b25b      	sxtb	r3, r3
 80049d6:	43db      	mvns	r3, r3
 80049d8:	b25b      	sxtb	r3, r3
 80049da:	4013      	ands	r3, r2
 80049dc:	b259      	sxtb	r1, r3
 80049de:	7b3a      	ldrb	r2, [r7, #12]
 80049e0:	4603      	mov	r3, r0
 80049e2:	01db      	lsls	r3, r3, #7
 80049e4:	4413      	add	r3, r2
 80049e6:	b2c9      	uxtb	r1, r1
 80049e8:	4a10      	ldr	r2, [pc, #64]	@ (8004a2c <SSD1309_WriteChar+0x124>)
 80049ea:	54d1      	strb	r1, [r2, r3]
        for (uint8_t j = 0; j < 8; j++) {
 80049ec:	7bbb      	ldrb	r3, [r7, #14]
 80049ee:	3301      	adds	r3, #1
 80049f0:	73bb      	strb	r3, [r7, #14]
 80049f2:	7bbb      	ldrb	r3, [r7, #14]
 80049f4:	2b07      	cmp	r3, #7
 80049f6:	d9a6      	bls.n	8004946 <SSD1309_WriteChar+0x3e>
    for (uint8_t i = 0; i < 5; i++) {
 80049f8:	7bfb      	ldrb	r3, [r7, #15]
 80049fa:	3301      	adds	r3, #1
 80049fc:	73fb      	strb	r3, [r7, #15]
 80049fe:	7bfb      	ldrb	r3, [r7, #15]
 8004a00:	2b04      	cmp	r3, #4
 8004a02:	d992      	bls.n	800492a <SSD1309_WriteChar+0x22>
                }
            }
        }
    }
    CurrentX += 6;
 8004a04:	4b07      	ldr	r3, [pc, #28]	@ (8004a24 <SSD1309_WriteChar+0x11c>)
 8004a06:	781b      	ldrb	r3, [r3, #0]
 8004a08:	3306      	adds	r3, #6
 8004a0a:	b2da      	uxtb	r2, r3
 8004a0c:	4b05      	ldr	r3, [pc, #20]	@ (8004a24 <SSD1309_WriteChar+0x11c>)
 8004a0e:	701a      	strb	r2, [r3, #0]
 8004a10:	e000      	b.n	8004a14 <SSD1309_WriteChar+0x10c>
    if (ch < 32 || ch > 126) return;
 8004a12:	bf00      	nop
}
 8004a14:	3714      	adds	r7, #20
 8004a16:	46bd      	mov	sp, r7
 8004a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a1c:	4770      	bx	lr
 8004a1e:	bf00      	nop
 8004a20:	08019688 	.word	0x08019688
 8004a24:	24002380 	.word	0x24002380
 8004a28:	24002381 	.word	0x24002381
 8004a2c:	24001f80 	.word	0x24001f80

08004a30 <SSD1309_WriteString>:

void SSD1309_WriteString(const char *str, uint8_t color) {
 8004a30:	b580      	push	{r7, lr}
 8004a32:	b082      	sub	sp, #8
 8004a34:	af00      	add	r7, sp, #0
 8004a36:	6078      	str	r0, [r7, #4]
 8004a38:	460b      	mov	r3, r1
 8004a3a:	70fb      	strb	r3, [r7, #3]
    while (*str) {
 8004a3c:	e008      	b.n	8004a50 <SSD1309_WriteString+0x20>
        SSD1309_WriteChar(*str++, color);
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	1c5a      	adds	r2, r3, #1
 8004a42:	607a      	str	r2, [r7, #4]
 8004a44:	781b      	ldrb	r3, [r3, #0]
 8004a46:	78fa      	ldrb	r2, [r7, #3]
 8004a48:	4611      	mov	r1, r2
 8004a4a:	4618      	mov	r0, r3
 8004a4c:	f7ff ff5c 	bl	8004908 <SSD1309_WriteChar>
    while (*str) {
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	781b      	ldrb	r3, [r3, #0]
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d1f2      	bne.n	8004a3e <SSD1309_WriteString+0xe>
    }
}
 8004a58:	bf00      	nop
 8004a5a:	bf00      	nop
 8004a5c:	3708      	adds	r7, #8
 8004a5e:	46bd      	mov	sp, r7
 8004a60:	bd80      	pop	{r7, pc}
	...

08004a64 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004a64:	b480      	push	{r7}
 8004a66:	b083      	sub	sp, #12
 8004a68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004a6a:	4b0a      	ldr	r3, [pc, #40]	@ (8004a94 <HAL_MspInit+0x30>)
 8004a6c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004a70:	4a08      	ldr	r2, [pc, #32]	@ (8004a94 <HAL_MspInit+0x30>)
 8004a72:	f043 0302 	orr.w	r3, r3, #2
 8004a76:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8004a7a:	4b06      	ldr	r3, [pc, #24]	@ (8004a94 <HAL_MspInit+0x30>)
 8004a7c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004a80:	f003 0302 	and.w	r3, r3, #2
 8004a84:	607b      	str	r3, [r7, #4]
 8004a86:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004a88:	bf00      	nop
 8004a8a:	370c      	adds	r7, #12
 8004a8c:	46bd      	mov	sp, r7
 8004a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a92:	4770      	bx	lr
 8004a94:	58024400 	.word	0x58024400

08004a98 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004a98:	b580      	push	{r7, lr}
 8004a9a:	b0ba      	sub	sp, #232	@ 0xe8
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004aa0:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8004aa4:	2200      	movs	r2, #0
 8004aa6:	601a      	str	r2, [r3, #0]
 8004aa8:	605a      	str	r2, [r3, #4]
 8004aaa:	609a      	str	r2, [r3, #8]
 8004aac:	60da      	str	r2, [r3, #12]
 8004aae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004ab0:	f107 0310 	add.w	r3, r7, #16
 8004ab4:	22c0      	movs	r2, #192	@ 0xc0
 8004ab6:	2100      	movs	r1, #0
 8004ab8:	4618      	mov	r0, r3
 8004aba:	f013 ff21 	bl	8018900 <memset>
  if(hi2c->Instance==I2C1)
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	4a2e      	ldr	r2, [pc, #184]	@ (8004b7c <HAL_I2C_MspInit+0xe4>)
 8004ac4:	4293      	cmp	r3, r2
 8004ac6:	d155      	bne.n	8004b74 <HAL_I2C_MspInit+0xdc>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8004ac8:	f04f 0208 	mov.w	r2, #8
 8004acc:	f04f 0300 	mov.w	r3, #0
 8004ad0:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8004ad4:	2300      	movs	r3, #0
 8004ad6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004ada:	f107 0310 	add.w	r3, r7, #16
 8004ade:	4618      	mov	r0, r3
 8004ae0:	f009 fe4a 	bl	800e778 <HAL_RCCEx_PeriphCLKConfig>
 8004ae4:	4603      	mov	r3, r0
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d001      	beq.n	8004aee <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 8004aea:	f7fd faec 	bl	80020c6 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004aee:	4b24      	ldr	r3, [pc, #144]	@ (8004b80 <HAL_I2C_MspInit+0xe8>)
 8004af0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004af4:	4a22      	ldr	r2, [pc, #136]	@ (8004b80 <HAL_I2C_MspInit+0xe8>)
 8004af6:	f043 0302 	orr.w	r3, r3, #2
 8004afa:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004afe:	4b20      	ldr	r3, [pc, #128]	@ (8004b80 <HAL_I2C_MspInit+0xe8>)
 8004b00:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004b04:	f003 0302 	and.w	r3, r3, #2
 8004b08:	60fb      	str	r3, [r7, #12]
 8004b0a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004b0c:	23c0      	movs	r3, #192	@ 0xc0
 8004b0e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004b12:	2312      	movs	r3, #18
 8004b14:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b18:	2300      	movs	r3, #0
 8004b1a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004b1e:	2302      	movs	r3, #2
 8004b20:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004b24:	2304      	movs	r3, #4
 8004b26:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004b2a:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8004b2e:	4619      	mov	r1, r3
 8004b30:	4814      	ldr	r0, [pc, #80]	@ (8004b84 <HAL_I2C_MspInit+0xec>)
 8004b32:	f004 fdfd 	bl	8009730 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004b36:	4b12      	ldr	r3, [pc, #72]	@ (8004b80 <HAL_I2C_MspInit+0xe8>)
 8004b38:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004b3c:	4a10      	ldr	r2, [pc, #64]	@ (8004b80 <HAL_I2C_MspInit+0xe8>)
 8004b3e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004b42:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8004b46:	4b0e      	ldr	r3, [pc, #56]	@ (8004b80 <HAL_I2C_MspInit+0xe8>)
 8004b48:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004b4c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004b50:	60bb      	str	r3, [r7, #8]
 8004b52:	68bb      	ldr	r3, [r7, #8]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 12, 0);
 8004b54:	2200      	movs	r2, #0
 8004b56:	210c      	movs	r1, #12
 8004b58:	201f      	movs	r0, #31
 8004b5a:	f001 fee6 	bl	800692a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8004b5e:	201f      	movs	r0, #31
 8004b60:	f001 fefd 	bl	800695e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 12, 0);
 8004b64:	2200      	movs	r2, #0
 8004b66:	210c      	movs	r1, #12
 8004b68:	2020      	movs	r0, #32
 8004b6a:	f001 fede 	bl	800692a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8004b6e:	2020      	movs	r0, #32
 8004b70:	f001 fef5 	bl	800695e <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8004b74:	bf00      	nop
 8004b76:	37e8      	adds	r7, #232	@ 0xe8
 8004b78:	46bd      	mov	sp, r7
 8004b7a:	bd80      	pop	{r7, pc}
 8004b7c:	40005400 	.word	0x40005400
 8004b80:	58024400 	.word	0x58024400
 8004b84:	58020400 	.word	0x58020400

08004b88 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004b88:	b580      	push	{r7, lr}
 8004b8a:	b0ba      	sub	sp, #232	@ 0xe8
 8004b8c:	af00      	add	r7, sp, #0
 8004b8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004b90:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8004b94:	2200      	movs	r2, #0
 8004b96:	601a      	str	r2, [r3, #0]
 8004b98:	605a      	str	r2, [r3, #4]
 8004b9a:	609a      	str	r2, [r3, #8]
 8004b9c:	60da      	str	r2, [r3, #12]
 8004b9e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004ba0:	f107 0310 	add.w	r3, r7, #16
 8004ba4:	22c0      	movs	r2, #192	@ 0xc0
 8004ba6:	2100      	movs	r1, #0
 8004ba8:	4618      	mov	r0, r3
 8004baa:	f013 fea9 	bl	8018900 <memset>
  if(hspi->Instance==SPI2)
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	4a41      	ldr	r2, [pc, #260]	@ (8004cb8 <HAL_SPI_MspInit+0x130>)
 8004bb4:	4293      	cmp	r3, r2
 8004bb6:	d17b      	bne.n	8004cb0 <HAL_SPI_MspInit+0x128>

    /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 8004bb8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8004bbc:	f04f 0300 	mov.w	r3, #0
 8004bc0:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8004bc4:	2300      	movs	r3, #0
 8004bc6:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004bc8:	f107 0310 	add.w	r3, r7, #16
 8004bcc:	4618      	mov	r0, r3
 8004bce:	f009 fdd3 	bl	800e778 <HAL_RCCEx_PeriphCLKConfig>
 8004bd2:	4603      	mov	r3, r0
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d001      	beq.n	8004bdc <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 8004bd8:	f7fd fa75 	bl	80020c6 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004bdc:	4b37      	ldr	r3, [pc, #220]	@ (8004cbc <HAL_SPI_MspInit+0x134>)
 8004bde:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004be2:	4a36      	ldr	r2, [pc, #216]	@ (8004cbc <HAL_SPI_MspInit+0x134>)
 8004be4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004be8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8004bec:	4b33      	ldr	r3, [pc, #204]	@ (8004cbc <HAL_SPI_MspInit+0x134>)
 8004bee:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004bf2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004bf6:	60fb      	str	r3, [r7, #12]
 8004bf8:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004bfa:	4b30      	ldr	r3, [pc, #192]	@ (8004cbc <HAL_SPI_MspInit+0x134>)
 8004bfc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004c00:	4a2e      	ldr	r2, [pc, #184]	@ (8004cbc <HAL_SPI_MspInit+0x134>)
 8004c02:	f043 0302 	orr.w	r3, r3, #2
 8004c06:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004c0a:	4b2c      	ldr	r3, [pc, #176]	@ (8004cbc <HAL_SPI_MspInit+0x134>)
 8004c0c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004c10:	f003 0302 	and.w	r3, r3, #2
 8004c14:	60bb      	str	r3, [r7, #8]
 8004c16:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = SPI2_SCK_Pin|SPI2_SDA_Pin;
 8004c18:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8004c1c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c20:	2302      	movs	r3, #2
 8004c22:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c26:	2300      	movs	r3, #0
 8004c28:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004c2c:	2302      	movs	r3, #2
 8004c2e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004c32:	2305      	movs	r3, #5
 8004c34:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004c38:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8004c3c:	4619      	mov	r1, r3
 8004c3e:	4820      	ldr	r0, [pc, #128]	@ (8004cc0 <HAL_SPI_MspInit+0x138>)
 8004c40:	f004 fd76 	bl	8009730 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream5;
 8004c44:	4b1f      	ldr	r3, [pc, #124]	@ (8004cc4 <HAL_SPI_MspInit+0x13c>)
 8004c46:	4a20      	ldr	r2, [pc, #128]	@ (8004cc8 <HAL_SPI_MspInit+0x140>)
 8004c48:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_SPI2_TX;
 8004c4a:	4b1e      	ldr	r3, [pc, #120]	@ (8004cc4 <HAL_SPI_MspInit+0x13c>)
 8004c4c:	2228      	movs	r2, #40	@ 0x28
 8004c4e:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004c50:	4b1c      	ldr	r3, [pc, #112]	@ (8004cc4 <HAL_SPI_MspInit+0x13c>)
 8004c52:	2240      	movs	r2, #64	@ 0x40
 8004c54:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004c56:	4b1b      	ldr	r3, [pc, #108]	@ (8004cc4 <HAL_SPI_MspInit+0x13c>)
 8004c58:	2200      	movs	r2, #0
 8004c5a:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004c5c:	4b19      	ldr	r3, [pc, #100]	@ (8004cc4 <HAL_SPI_MspInit+0x13c>)
 8004c5e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004c62:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004c64:	4b17      	ldr	r3, [pc, #92]	@ (8004cc4 <HAL_SPI_MspInit+0x13c>)
 8004c66:	2200      	movs	r2, #0
 8004c68:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004c6a:	4b16      	ldr	r3, [pc, #88]	@ (8004cc4 <HAL_SPI_MspInit+0x13c>)
 8004c6c:	2200      	movs	r2, #0
 8004c6e:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8004c70:	4b14      	ldr	r3, [pc, #80]	@ (8004cc4 <HAL_SPI_MspInit+0x13c>)
 8004c72:	2200      	movs	r2, #0
 8004c74:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8004c76:	4b13      	ldr	r3, [pc, #76]	@ (8004cc4 <HAL_SPI_MspInit+0x13c>)
 8004c78:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004c7c:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004c7e:	4b11      	ldr	r3, [pc, #68]	@ (8004cc4 <HAL_SPI_MspInit+0x13c>)
 8004c80:	2200      	movs	r2, #0
 8004c82:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8004c84:	480f      	ldr	r0, [pc, #60]	@ (8004cc4 <HAL_SPI_MspInit+0x13c>)
 8004c86:	f001 fefd 	bl	8006a84 <HAL_DMA_Init>
 8004c8a:	4603      	mov	r3, r0
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d001      	beq.n	8004c94 <HAL_SPI_MspInit+0x10c>
    {
      Error_Handler();
 8004c90:	f7fd fa19 	bl	80020c6 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	4a0b      	ldr	r2, [pc, #44]	@ (8004cc4 <HAL_SPI_MspInit+0x13c>)
 8004c98:	679a      	str	r2, [r3, #120]	@ 0x78
 8004c9a:	4a0a      	ldr	r2, [pc, #40]	@ (8004cc4 <HAL_SPI_MspInit+0x13c>)
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 2, 0);
 8004ca0:	2200      	movs	r2, #0
 8004ca2:	2102      	movs	r1, #2
 8004ca4:	2024      	movs	r0, #36	@ 0x24
 8004ca6:	f001 fe40 	bl	800692a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8004caa:	2024      	movs	r0, #36	@ 0x24
 8004cac:	f001 fe57 	bl	800695e <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8004cb0:	bf00      	nop
 8004cb2:	37e8      	adds	r7, #232	@ 0xe8
 8004cb4:	46bd      	mov	sp, r7
 8004cb6:	bd80      	pop	{r7, pc}
 8004cb8:	40003800 	.word	0x40003800
 8004cbc:	58024400 	.word	0x58024400
 8004cc0:	58020400 	.word	0x58020400
 8004cc4:	24001b58 	.word	0x24001b58
 8004cc8:	40020088 	.word	0x40020088

08004ccc <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004ccc:	b580      	push	{r7, lr}
 8004cce:	b084      	sub	sp, #16
 8004cd0:	af00      	add	r7, sp, #0
 8004cd2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004cdc:	d117      	bne.n	8004d0e <HAL_TIM_Base_MspInit+0x42>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004cde:	4b1c      	ldr	r3, [pc, #112]	@ (8004d50 <HAL_TIM_Base_MspInit+0x84>)
 8004ce0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004ce4:	4a1a      	ldr	r2, [pc, #104]	@ (8004d50 <HAL_TIM_Base_MspInit+0x84>)
 8004ce6:	f043 0301 	orr.w	r3, r3, #1
 8004cea:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8004cee:	4b18      	ldr	r3, [pc, #96]	@ (8004d50 <HAL_TIM_Base_MspInit+0x84>)
 8004cf0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004cf4:	f003 0301 	and.w	r3, r3, #1
 8004cf8:	60fb      	str	r3, [r7, #12]
 8004cfa:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 10, 0);
 8004cfc:	2200      	movs	r2, #0
 8004cfe:	210a      	movs	r1, #10
 8004d00:	201c      	movs	r0, #28
 8004d02:	f001 fe12 	bl	800692a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8004d06:	201c      	movs	r0, #28
 8004d08:	f001 fe29 	bl	800695e <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 8004d0c:	e01b      	b.n	8004d46 <HAL_TIM_Base_MspInit+0x7a>
  else if(htim_base->Instance==TIM3)
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	4a10      	ldr	r2, [pc, #64]	@ (8004d54 <HAL_TIM_Base_MspInit+0x88>)
 8004d14:	4293      	cmp	r3, r2
 8004d16:	d116      	bne.n	8004d46 <HAL_TIM_Base_MspInit+0x7a>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004d18:	4b0d      	ldr	r3, [pc, #52]	@ (8004d50 <HAL_TIM_Base_MspInit+0x84>)
 8004d1a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004d1e:	4a0c      	ldr	r2, [pc, #48]	@ (8004d50 <HAL_TIM_Base_MspInit+0x84>)
 8004d20:	f043 0302 	orr.w	r3, r3, #2
 8004d24:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8004d28:	4b09      	ldr	r3, [pc, #36]	@ (8004d50 <HAL_TIM_Base_MspInit+0x84>)
 8004d2a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004d2e:	f003 0302 	and.w	r3, r3, #2
 8004d32:	60bb      	str	r3, [r7, #8]
 8004d34:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 8004d36:	2200      	movs	r2, #0
 8004d38:	2101      	movs	r1, #1
 8004d3a:	201d      	movs	r0, #29
 8004d3c:	f001 fdf5 	bl	800692a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8004d40:	201d      	movs	r0, #29
 8004d42:	f001 fe0c 	bl	800695e <HAL_NVIC_EnableIRQ>
}
 8004d46:	bf00      	nop
 8004d48:	3710      	adds	r7, #16
 8004d4a:	46bd      	mov	sp, r7
 8004d4c:	bd80      	pop	{r7, pc}
 8004d4e:	bf00      	nop
 8004d50:	58024400 	.word	0x58024400
 8004d54:	40000400 	.word	0x40000400

08004d58 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004d58:	b580      	push	{r7, lr}
 8004d5a:	b0bc      	sub	sp, #240	@ 0xf0
 8004d5c:	af00      	add	r7, sp, #0
 8004d5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004d60:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8004d64:	2200      	movs	r2, #0
 8004d66:	601a      	str	r2, [r3, #0]
 8004d68:	605a      	str	r2, [r3, #4]
 8004d6a:	609a      	str	r2, [r3, #8]
 8004d6c:	60da      	str	r2, [r3, #12]
 8004d6e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004d70:	f107 0318 	add.w	r3, r7, #24
 8004d74:	22c0      	movs	r2, #192	@ 0xc0
 8004d76:	2100      	movs	r1, #0
 8004d78:	4618      	mov	r0, r3
 8004d7a:	f013 fdc1 	bl	8018900 <memset>
  if(huart->Instance==USART2)
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	4a58      	ldr	r2, [pc, #352]	@ (8004ee4 <HAL_UART_MspInit+0x18c>)
 8004d84:	4293      	cmp	r3, r2
 8004d86:	f040 80bb 	bne.w	8004f00 <HAL_UART_MspInit+0x1a8>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8004d8a:	f04f 0202 	mov.w	r2, #2
 8004d8e:	f04f 0300 	mov.w	r3, #0
 8004d92:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8004d96:	2300      	movs	r3, #0
 8004d98:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004d9c:	f107 0318 	add.w	r3, r7, #24
 8004da0:	4618      	mov	r0, r3
 8004da2:	f009 fce9 	bl	800e778 <HAL_RCCEx_PeriphCLKConfig>
 8004da6:	4603      	mov	r3, r0
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d001      	beq.n	8004db0 <HAL_UART_MspInit+0x58>
    {
      Error_Handler();
 8004dac:	f7fd f98b 	bl	80020c6 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8004db0:	4b4d      	ldr	r3, [pc, #308]	@ (8004ee8 <HAL_UART_MspInit+0x190>)
 8004db2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004db6:	4a4c      	ldr	r2, [pc, #304]	@ (8004ee8 <HAL_UART_MspInit+0x190>)
 8004db8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004dbc:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8004dc0:	4b49      	ldr	r3, [pc, #292]	@ (8004ee8 <HAL_UART_MspInit+0x190>)
 8004dc2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004dc6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004dca:	617b      	str	r3, [r7, #20]
 8004dcc:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004dce:	4b46      	ldr	r3, [pc, #280]	@ (8004ee8 <HAL_UART_MspInit+0x190>)
 8004dd0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004dd4:	4a44      	ldr	r2, [pc, #272]	@ (8004ee8 <HAL_UART_MspInit+0x190>)
 8004dd6:	f043 0301 	orr.w	r3, r3, #1
 8004dda:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004dde:	4b42      	ldr	r3, [pc, #264]	@ (8004ee8 <HAL_UART_MspInit+0x190>)
 8004de0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004de4:	f003 0301 	and.w	r3, r3, #1
 8004de8:	613b      	str	r3, [r7, #16]
 8004dea:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8004dec:	230c      	movs	r3, #12
 8004dee:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004df2:	2302      	movs	r3, #2
 8004df4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004df8:	2300      	movs	r3, #0
 8004dfa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004dfe:	2302      	movs	r3, #2
 8004e00:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004e04:	2307      	movs	r3, #7
 8004e06:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004e0a:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8004e0e:	4619      	mov	r1, r3
 8004e10:	4836      	ldr	r0, [pc, #216]	@ (8004eec <HAL_UART_MspInit+0x194>)
 8004e12:	f004 fc8d 	bl	8009730 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream1;
 8004e16:	4b36      	ldr	r3, [pc, #216]	@ (8004ef0 <HAL_UART_MspInit+0x198>)
 8004e18:	4a36      	ldr	r2, [pc, #216]	@ (8004ef4 <HAL_UART_MspInit+0x19c>)
 8004e1a:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8004e1c:	4b34      	ldr	r3, [pc, #208]	@ (8004ef0 <HAL_UART_MspInit+0x198>)
 8004e1e:	222b      	movs	r2, #43	@ 0x2b
 8004e20:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004e22:	4b33      	ldr	r3, [pc, #204]	@ (8004ef0 <HAL_UART_MspInit+0x198>)
 8004e24:	2200      	movs	r2, #0
 8004e26:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004e28:	4b31      	ldr	r3, [pc, #196]	@ (8004ef0 <HAL_UART_MspInit+0x198>)
 8004e2a:	2200      	movs	r2, #0
 8004e2c:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004e2e:	4b30      	ldr	r3, [pc, #192]	@ (8004ef0 <HAL_UART_MspInit+0x198>)
 8004e30:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004e34:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004e36:	4b2e      	ldr	r3, [pc, #184]	@ (8004ef0 <HAL_UART_MspInit+0x198>)
 8004e38:	2200      	movs	r2, #0
 8004e3a:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004e3c:	4b2c      	ldr	r3, [pc, #176]	@ (8004ef0 <HAL_UART_MspInit+0x198>)
 8004e3e:	2200      	movs	r2, #0
 8004e40:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8004e42:	4b2b      	ldr	r3, [pc, #172]	@ (8004ef0 <HAL_UART_MspInit+0x198>)
 8004e44:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004e48:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8004e4a:	4b29      	ldr	r3, [pc, #164]	@ (8004ef0 <HAL_UART_MspInit+0x198>)
 8004e4c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004e50:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004e52:	4b27      	ldr	r3, [pc, #156]	@ (8004ef0 <HAL_UART_MspInit+0x198>)
 8004e54:	2200      	movs	r2, #0
 8004e56:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8004e58:	4825      	ldr	r0, [pc, #148]	@ (8004ef0 <HAL_UART_MspInit+0x198>)
 8004e5a:	f001 fe13 	bl	8006a84 <HAL_DMA_Init>
 8004e5e:	4603      	mov	r3, r0
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d001      	beq.n	8004e68 <HAL_UART_MspInit+0x110>
    {
      Error_Handler();
 8004e64:	f7fd f92f 	bl	80020c6 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	4a21      	ldr	r2, [pc, #132]	@ (8004ef0 <HAL_UART_MspInit+0x198>)
 8004e6c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8004e70:	4a1f      	ldr	r2, [pc, #124]	@ (8004ef0 <HAL_UART_MspInit+0x198>)
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream2;
 8004e76:	4b20      	ldr	r3, [pc, #128]	@ (8004ef8 <HAL_UART_MspInit+0x1a0>)
 8004e78:	4a20      	ldr	r2, [pc, #128]	@ (8004efc <HAL_UART_MspInit+0x1a4>)
 8004e7a:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8004e7c:	4b1e      	ldr	r3, [pc, #120]	@ (8004ef8 <HAL_UART_MspInit+0x1a0>)
 8004e7e:	222c      	movs	r2, #44	@ 0x2c
 8004e80:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004e82:	4b1d      	ldr	r3, [pc, #116]	@ (8004ef8 <HAL_UART_MspInit+0x1a0>)
 8004e84:	2240      	movs	r2, #64	@ 0x40
 8004e86:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004e88:	4b1b      	ldr	r3, [pc, #108]	@ (8004ef8 <HAL_UART_MspInit+0x1a0>)
 8004e8a:	2200      	movs	r2, #0
 8004e8c:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004e8e:	4b1a      	ldr	r3, [pc, #104]	@ (8004ef8 <HAL_UART_MspInit+0x1a0>)
 8004e90:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004e94:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004e96:	4b18      	ldr	r3, [pc, #96]	@ (8004ef8 <HAL_UART_MspInit+0x1a0>)
 8004e98:	2200      	movs	r2, #0
 8004e9a:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004e9c:	4b16      	ldr	r3, [pc, #88]	@ (8004ef8 <HAL_UART_MspInit+0x1a0>)
 8004e9e:	2200      	movs	r2, #0
 8004ea0:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8004ea2:	4b15      	ldr	r3, [pc, #84]	@ (8004ef8 <HAL_UART_MspInit+0x1a0>)
 8004ea4:	2200      	movs	r2, #0
 8004ea6:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8004ea8:	4b13      	ldr	r3, [pc, #76]	@ (8004ef8 <HAL_UART_MspInit+0x1a0>)
 8004eaa:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004eae:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004eb0:	4b11      	ldr	r3, [pc, #68]	@ (8004ef8 <HAL_UART_MspInit+0x1a0>)
 8004eb2:	2200      	movs	r2, #0
 8004eb4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8004eb6:	4810      	ldr	r0, [pc, #64]	@ (8004ef8 <HAL_UART_MspInit+0x1a0>)
 8004eb8:	f001 fde4 	bl	8006a84 <HAL_DMA_Init>
 8004ebc:	4603      	mov	r3, r0
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d001      	beq.n	8004ec6 <HAL_UART_MspInit+0x16e>
    {
      Error_Handler();
 8004ec2:	f7fd f900 	bl	80020c6 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	4a0b      	ldr	r2, [pc, #44]	@ (8004ef8 <HAL_UART_MspInit+0x1a0>)
 8004eca:	67da      	str	r2, [r3, #124]	@ 0x7c
 8004ecc:	4a0a      	ldr	r2, [pc, #40]	@ (8004ef8 <HAL_UART_MspInit+0x1a0>)
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 8004ed2:	2200      	movs	r2, #0
 8004ed4:	2102      	movs	r1, #2
 8004ed6:	2026      	movs	r0, #38	@ 0x26
 8004ed8:	f001 fd27 	bl	800692a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8004edc:	2026      	movs	r0, #38	@ 0x26
 8004ede:	f001 fd3e 	bl	800695e <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8004ee2:	e0c0      	b.n	8005066 <HAL_UART_MspInit+0x30e>
 8004ee4:	40004400 	.word	0x40004400
 8004ee8:	58024400 	.word	0x58024400
 8004eec:	58020000 	.word	0x58020000
 8004ef0:	24001d90 	.word	0x24001d90
 8004ef4:	40020028 	.word	0x40020028
 8004ef8:	24001e08 	.word	0x24001e08
 8004efc:	40020040 	.word	0x40020040
  else if(huart->Instance==USART3)
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	4a5a      	ldr	r2, [pc, #360]	@ (8005070 <HAL_UART_MspInit+0x318>)
 8004f06:	4293      	cmp	r3, r2
 8004f08:	f040 80ad 	bne.w	8005066 <HAL_UART_MspInit+0x30e>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8004f0c:	f04f 0202 	mov.w	r2, #2
 8004f10:	f04f 0300 	mov.w	r3, #0
 8004f14:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8004f18:	2300      	movs	r3, #0
 8004f1a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004f1e:	f107 0318 	add.w	r3, r7, #24
 8004f22:	4618      	mov	r0, r3
 8004f24:	f009 fc28 	bl	800e778 <HAL_RCCEx_PeriphCLKConfig>
 8004f28:	4603      	mov	r3, r0
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d001      	beq.n	8004f32 <HAL_UART_MspInit+0x1da>
      Error_Handler();
 8004f2e:	f7fd f8ca 	bl	80020c6 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8004f32:	4b50      	ldr	r3, [pc, #320]	@ (8005074 <HAL_UART_MspInit+0x31c>)
 8004f34:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004f38:	4a4e      	ldr	r2, [pc, #312]	@ (8005074 <HAL_UART_MspInit+0x31c>)
 8004f3a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004f3e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8004f42:	4b4c      	ldr	r3, [pc, #304]	@ (8005074 <HAL_UART_MspInit+0x31c>)
 8004f44:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004f48:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004f4c:	60fb      	str	r3, [r7, #12]
 8004f4e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004f50:	4b48      	ldr	r3, [pc, #288]	@ (8005074 <HAL_UART_MspInit+0x31c>)
 8004f52:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004f56:	4a47      	ldr	r2, [pc, #284]	@ (8005074 <HAL_UART_MspInit+0x31c>)
 8004f58:	f043 0302 	orr.w	r3, r3, #2
 8004f5c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004f60:	4b44      	ldr	r3, [pc, #272]	@ (8005074 <HAL_UART_MspInit+0x31c>)
 8004f62:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004f66:	f003 0302 	and.w	r3, r3, #2
 8004f6a:	60bb      	str	r3, [r7, #8]
 8004f6c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8004f6e:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8004f72:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004f76:	2302      	movs	r3, #2
 8004f78:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f7c:	2300      	movs	r3, #0
 8004f7e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004f82:	2302      	movs	r3, #2
 8004f84:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8004f88:	2307      	movs	r3, #7
 8004f8a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004f8e:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8004f92:	4619      	mov	r1, r3
 8004f94:	4838      	ldr	r0, [pc, #224]	@ (8005078 <HAL_UART_MspInit+0x320>)
 8004f96:	f004 fbcb 	bl	8009730 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream3;
 8004f9a:	4b38      	ldr	r3, [pc, #224]	@ (800507c <HAL_UART_MspInit+0x324>)
 8004f9c:	4a38      	ldr	r2, [pc, #224]	@ (8005080 <HAL_UART_MspInit+0x328>)
 8004f9e:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 8004fa0:	4b36      	ldr	r3, [pc, #216]	@ (800507c <HAL_UART_MspInit+0x324>)
 8004fa2:	222d      	movs	r2, #45	@ 0x2d
 8004fa4:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004fa6:	4b35      	ldr	r3, [pc, #212]	@ (800507c <HAL_UART_MspInit+0x324>)
 8004fa8:	2200      	movs	r2, #0
 8004faa:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004fac:	4b33      	ldr	r3, [pc, #204]	@ (800507c <HAL_UART_MspInit+0x324>)
 8004fae:	2200      	movs	r2, #0
 8004fb0:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004fb2:	4b32      	ldr	r3, [pc, #200]	@ (800507c <HAL_UART_MspInit+0x324>)
 8004fb4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004fb8:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004fba:	4b30      	ldr	r3, [pc, #192]	@ (800507c <HAL_UART_MspInit+0x324>)
 8004fbc:	2200      	movs	r2, #0
 8004fbe:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004fc0:	4b2e      	ldr	r3, [pc, #184]	@ (800507c <HAL_UART_MspInit+0x324>)
 8004fc2:	2200      	movs	r2, #0
 8004fc4:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 8004fc6:	4b2d      	ldr	r3, [pc, #180]	@ (800507c <HAL_UART_MspInit+0x324>)
 8004fc8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004fcc:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8004fce:	4b2b      	ldr	r3, [pc, #172]	@ (800507c <HAL_UART_MspInit+0x324>)
 8004fd0:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004fd4:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004fd6:	4b29      	ldr	r3, [pc, #164]	@ (800507c <HAL_UART_MspInit+0x324>)
 8004fd8:	2200      	movs	r2, #0
 8004fda:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8004fdc:	4827      	ldr	r0, [pc, #156]	@ (800507c <HAL_UART_MspInit+0x324>)
 8004fde:	f001 fd51 	bl	8006a84 <HAL_DMA_Init>
 8004fe2:	4603      	mov	r3, r0
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d001      	beq.n	8004fec <HAL_UART_MspInit+0x294>
      Error_Handler();
 8004fe8:	f7fd f86d 	bl	80020c6 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	4a23      	ldr	r2, [pc, #140]	@ (800507c <HAL_UART_MspInit+0x324>)
 8004ff0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8004ff4:	4a21      	ldr	r2, [pc, #132]	@ (800507c <HAL_UART_MspInit+0x324>)
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart3_tx.Instance = DMA1_Stream4;
 8004ffa:	4b22      	ldr	r3, [pc, #136]	@ (8005084 <HAL_UART_MspInit+0x32c>)
 8004ffc:	4a22      	ldr	r2, [pc, #136]	@ (8005088 <HAL_UART_MspInit+0x330>)
 8004ffe:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 8005000:	4b20      	ldr	r3, [pc, #128]	@ (8005084 <HAL_UART_MspInit+0x32c>)
 8005002:	222e      	movs	r2, #46	@ 0x2e
 8005004:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005006:	4b1f      	ldr	r3, [pc, #124]	@ (8005084 <HAL_UART_MspInit+0x32c>)
 8005008:	2240      	movs	r2, #64	@ 0x40
 800500a:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800500c:	4b1d      	ldr	r3, [pc, #116]	@ (8005084 <HAL_UART_MspInit+0x32c>)
 800500e:	2200      	movs	r2, #0
 8005010:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005012:	4b1c      	ldr	r3, [pc, #112]	@ (8005084 <HAL_UART_MspInit+0x32c>)
 8005014:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005018:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800501a:	4b1a      	ldr	r3, [pc, #104]	@ (8005084 <HAL_UART_MspInit+0x32c>)
 800501c:	2200      	movs	r2, #0
 800501e:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005020:	4b18      	ldr	r3, [pc, #96]	@ (8005084 <HAL_UART_MspInit+0x32c>)
 8005022:	2200      	movs	r2, #0
 8005024:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8005026:	4b17      	ldr	r3, [pc, #92]	@ (8005084 <HAL_UART_MspInit+0x32c>)
 8005028:	2200      	movs	r2, #0
 800502a:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 800502c:	4b15      	ldr	r3, [pc, #84]	@ (8005084 <HAL_UART_MspInit+0x32c>)
 800502e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8005032:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005034:	4b13      	ldr	r3, [pc, #76]	@ (8005084 <HAL_UART_MspInit+0x32c>)
 8005036:	2200      	movs	r2, #0
 8005038:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 800503a:	4812      	ldr	r0, [pc, #72]	@ (8005084 <HAL_UART_MspInit+0x32c>)
 800503c:	f001 fd22 	bl	8006a84 <HAL_DMA_Init>
 8005040:	4603      	mov	r3, r0
 8005042:	2b00      	cmp	r3, #0
 8005044:	d001      	beq.n	800504a <HAL_UART_MspInit+0x2f2>
      Error_Handler();
 8005046:	f7fd f83e 	bl	80020c6 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	4a0d      	ldr	r2, [pc, #52]	@ (8005084 <HAL_UART_MspInit+0x32c>)
 800504e:	67da      	str	r2, [r3, #124]	@ 0x7c
 8005050:	4a0c      	ldr	r2, [pc, #48]	@ (8005084 <HAL_UART_MspInit+0x32c>)
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 2, 0);
 8005056:	2200      	movs	r2, #0
 8005058:	2102      	movs	r1, #2
 800505a:	2027      	movs	r0, #39	@ 0x27
 800505c:	f001 fc65 	bl	800692a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8005060:	2027      	movs	r0, #39	@ 0x27
 8005062:	f001 fc7c 	bl	800695e <HAL_NVIC_EnableIRQ>
}
 8005066:	bf00      	nop
 8005068:	37f0      	adds	r7, #240	@ 0xf0
 800506a:	46bd      	mov	sp, r7
 800506c:	bd80      	pop	{r7, pc}
 800506e:	bf00      	nop
 8005070:	40004800 	.word	0x40004800
 8005074:	58024400 	.word	0x58024400
 8005078:	58020400 	.word	0x58020400
 800507c:	24001e80 	.word	0x24001e80
 8005080:	40020058 	.word	0x40020058
 8005084:	24001ef8 	.word	0x24001ef8
 8005088:	40020070 	.word	0x40020070

0800508c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800508c:	b480      	push	{r7}
 800508e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8005090:	bf00      	nop
 8005092:	e7fd      	b.n	8005090 <NMI_Handler+0x4>

08005094 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005094:	b480      	push	{r7}
 8005096:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005098:	bf00      	nop
 800509a:	e7fd      	b.n	8005098 <HardFault_Handler+0x4>

0800509c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800509c:	b480      	push	{r7}
 800509e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80050a0:	bf00      	nop
 80050a2:	e7fd      	b.n	80050a0 <MemManage_Handler+0x4>

080050a4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80050a4:	b480      	push	{r7}
 80050a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80050a8:	bf00      	nop
 80050aa:	e7fd      	b.n	80050a8 <BusFault_Handler+0x4>

080050ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80050ac:	b480      	push	{r7}
 80050ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80050b0:	bf00      	nop
 80050b2:	e7fd      	b.n	80050b0 <UsageFault_Handler+0x4>

080050b4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80050b4:	b480      	push	{r7}
 80050b6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80050b8:	bf00      	nop
 80050ba:	46bd      	mov	sp, r7
 80050bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c0:	4770      	bx	lr

080050c2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80050c2:	b480      	push	{r7}
 80050c4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80050c6:	bf00      	nop
 80050c8:	46bd      	mov	sp, r7
 80050ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ce:	4770      	bx	lr

080050d0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80050d0:	b480      	push	{r7}
 80050d2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80050d4:	bf00      	nop
 80050d6:	46bd      	mov	sp, r7
 80050d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050dc:	4770      	bx	lr

080050de <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80050de:	b580      	push	{r7, lr}
 80050e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80050e2:	f001 faf7 	bl	80066d4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80050e6:	bf00      	nop
 80050e8:	bd80      	pop	{r7, pc}
	...

080050ec <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 80050ec:	b580      	push	{r7, lr}
 80050ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80050f0:	4802      	ldr	r0, [pc, #8]	@ (80050fc <DMA1_Stream1_IRQHandler+0x10>)
 80050f2:	f002 fff1 	bl	80080d8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 80050f6:	bf00      	nop
 80050f8:	bd80      	pop	{r7, pc}
 80050fa:	bf00      	nop
 80050fc:	24001d90 	.word	0x24001d90

08005100 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8005100:	b580      	push	{r7, lr}
 8005102:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8005104:	4802      	ldr	r0, [pc, #8]	@ (8005110 <DMA1_Stream2_IRQHandler+0x10>)
 8005106:	f002 ffe7 	bl	80080d8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 800510a:	bf00      	nop
 800510c:	bd80      	pop	{r7, pc}
 800510e:	bf00      	nop
 8005110:	24001e08 	.word	0x24001e08

08005114 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8005114:	b580      	push	{r7, lr}
 8005116:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8005118:	4802      	ldr	r0, [pc, #8]	@ (8005124 <DMA1_Stream3_IRQHandler+0x10>)
 800511a:	f002 ffdd 	bl	80080d8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 800511e:	bf00      	nop
 8005120:	bd80      	pop	{r7, pc}
 8005122:	bf00      	nop
 8005124:	24001e80 	.word	0x24001e80

08005128 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8005128:	b580      	push	{r7, lr}
 800512a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 800512c:	4802      	ldr	r0, [pc, #8]	@ (8005138 <DMA1_Stream4_IRQHandler+0x10>)
 800512e:	f002 ffd3 	bl	80080d8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8005132:	bf00      	nop
 8005134:	bd80      	pop	{r7, pc}
 8005136:	bf00      	nop
 8005138:	24001ef8 	.word	0x24001ef8

0800513c <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 800513c:	b580      	push	{r7, lr}
 800513e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8005140:	4802      	ldr	r0, [pc, #8]	@ (800514c <DMA1_Stream5_IRQHandler+0x10>)
 8005142:	f002 ffc9 	bl	80080d8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8005146:	bf00      	nop
 8005148:	bd80      	pop	{r7, pc}
 800514a:	bf00      	nop
 800514c:	24001b58 	.word	0x24001b58

08005150 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8005150:	b580      	push	{r7, lr}
 8005152:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8005154:	4802      	ldr	r0, [pc, #8]	@ (8005160 <TIM2_IRQHandler+0x10>)
 8005156:	f00c f9bf 	bl	80114d8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800515a:	bf00      	nop
 800515c:	bd80      	pop	{r7, pc}
 800515e:	bf00      	nop
 8005160:	24001bd0 	.word	0x24001bd0

08005164 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8005164:	b580      	push	{r7, lr}
 8005166:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8005168:	4802      	ldr	r0, [pc, #8]	@ (8005174 <TIM3_IRQHandler+0x10>)
 800516a:	f00c f9b5 	bl	80114d8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800516e:	bf00      	nop
 8005170:	bd80      	pop	{r7, pc}
 8005172:	bf00      	nop
 8005174:	24001c1c 	.word	0x24001c1c

08005178 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8005178:	b580      	push	{r7, lr}
 800517a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 800517c:	4802      	ldr	r0, [pc, #8]	@ (8005188 <I2C1_EV_IRQHandler+0x10>)
 800517e:	f004 ffff 	bl	800a180 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8005182:	bf00      	nop
 8005184:	bd80      	pop	{r7, pc}
 8005186:	bf00      	nop
 8005188:	24001a7c 	.word	0x24001a7c

0800518c <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 800518c:	b580      	push	{r7, lr}
 800518e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8005190:	4802      	ldr	r0, [pc, #8]	@ (800519c <I2C1_ER_IRQHandler+0x10>)
 8005192:	f005 f80f 	bl	800a1b4 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8005196:	bf00      	nop
 8005198:	bd80      	pop	{r7, pc}
 800519a:	bf00      	nop
 800519c:	24001a7c 	.word	0x24001a7c

080051a0 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 80051a0:	b580      	push	{r7, lr}
 80051a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 80051a4:	4802      	ldr	r0, [pc, #8]	@ (80051b0 <SPI2_IRQHandler+0x10>)
 80051a6:	f00b fd67 	bl	8010c78 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 80051aa:	bf00      	nop
 80051ac:	bd80      	pop	{r7, pc}
 80051ae:	bf00      	nop
 80051b0:	24001ad0 	.word	0x24001ad0

080051b4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80051b4:	b580      	push	{r7, lr}
 80051b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80051b8:	4802      	ldr	r0, [pc, #8]	@ (80051c4 <USART2_IRQHandler+0x10>)
 80051ba:	f00c ff89 	bl	80120d0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80051be:	bf00      	nop
 80051c0:	bd80      	pop	{r7, pc}
 80051c2:	bf00      	nop
 80051c4:	24001c68 	.word	0x24001c68

080051c8 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80051c8:	b580      	push	{r7, lr}
 80051ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80051cc:	4802      	ldr	r0, [pc, #8]	@ (80051d8 <USART3_IRQHandler+0x10>)
 80051ce:	f00c ff7f 	bl	80120d0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80051d2:	bf00      	nop
 80051d4:	bd80      	pop	{r7, pc}
 80051d6:	bf00      	nop
 80051d8:	24001cfc 	.word	0x24001cfc

080051dc <OTG_FS_EP1_OUT_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS End Point 1 Out global interrupt.
  */
void OTG_FS_EP1_OUT_IRQHandler(void)
{
 80051dc:	b580      	push	{r7, lr}
 80051de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_EP1_OUT_IRQn 0 */

  /* USER CODE END OTG_FS_EP1_OUT_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80051e0:	4802      	ldr	r0, [pc, #8]	@ (80051ec <OTG_FS_EP1_OUT_IRQHandler+0x10>)
 80051e2:	f007 f93a 	bl	800c45a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_EP1_OUT_IRQn 1 */

  /* USER CODE END OTG_FS_EP1_OUT_IRQn 1 */
}
 80051e6:	bf00      	nop
 80051e8:	bd80      	pop	{r7, pc}
 80051ea:	bf00      	nop
 80051ec:	2400386c 	.word	0x2400386c

080051f0 <OTG_FS_EP1_IN_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS End Point 1 In global interrupt.
  */
void OTG_FS_EP1_IN_IRQHandler(void)
{
 80051f0:	b580      	push	{r7, lr}
 80051f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_EP1_IN_IRQn 0 */

  /* USER CODE END OTG_FS_EP1_IN_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80051f4:	4802      	ldr	r0, [pc, #8]	@ (8005200 <OTG_FS_EP1_IN_IRQHandler+0x10>)
 80051f6:	f007 f930 	bl	800c45a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_EP1_IN_IRQn 1 */

  /* USER CODE END OTG_FS_EP1_IN_IRQn 1 */
}
 80051fa:	bf00      	nop
 80051fc:	bd80      	pop	{r7, pc}
 80051fe:	bf00      	nop
 8005200:	2400386c 	.word	0x2400386c

08005204 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8005204:	b580      	push	{r7, lr}
 8005206:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8005208:	4802      	ldr	r0, [pc, #8]	@ (8005214 <OTG_FS_IRQHandler+0x10>)
 800520a:	f007 f926 	bl	800c45a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800520e:	bf00      	nop
 8005210:	bd80      	pop	{r7, pc}
 8005212:	bf00      	nop
 8005214:	2400386c 	.word	0x2400386c

08005218 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005218:	b580      	push	{r7, lr}
 800521a:	b086      	sub	sp, #24
 800521c:	af00      	add	r7, sp, #0
 800521e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005220:	4a14      	ldr	r2, [pc, #80]	@ (8005274 <_sbrk+0x5c>)
 8005222:	4b15      	ldr	r3, [pc, #84]	@ (8005278 <_sbrk+0x60>)
 8005224:	1ad3      	subs	r3, r2, r3
 8005226:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005228:	697b      	ldr	r3, [r7, #20]
 800522a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800522c:	4b13      	ldr	r3, [pc, #76]	@ (800527c <_sbrk+0x64>)
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	2b00      	cmp	r3, #0
 8005232:	d102      	bne.n	800523a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005234:	4b11      	ldr	r3, [pc, #68]	@ (800527c <_sbrk+0x64>)
 8005236:	4a12      	ldr	r2, [pc, #72]	@ (8005280 <_sbrk+0x68>)
 8005238:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800523a:	4b10      	ldr	r3, [pc, #64]	@ (800527c <_sbrk+0x64>)
 800523c:	681a      	ldr	r2, [r3, #0]
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	4413      	add	r3, r2
 8005242:	693a      	ldr	r2, [r7, #16]
 8005244:	429a      	cmp	r2, r3
 8005246:	d207      	bcs.n	8005258 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005248:	f013 fb76 	bl	8018938 <__errno>
 800524c:	4603      	mov	r3, r0
 800524e:	220c      	movs	r2, #12
 8005250:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8005252:	f04f 33ff 	mov.w	r3, #4294967295
 8005256:	e009      	b.n	800526c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005258:	4b08      	ldr	r3, [pc, #32]	@ (800527c <_sbrk+0x64>)
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800525e:	4b07      	ldr	r3, [pc, #28]	@ (800527c <_sbrk+0x64>)
 8005260:	681a      	ldr	r2, [r3, #0]
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	4413      	add	r3, r2
 8005266:	4a05      	ldr	r2, [pc, #20]	@ (800527c <_sbrk+0x64>)
 8005268:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800526a:	68fb      	ldr	r3, [r7, #12]
}
 800526c:	4618      	mov	r0, r3
 800526e:	3718      	adds	r7, #24
 8005270:	46bd      	mov	sp, r7
 8005272:	bd80      	pop	{r7, pc}
 8005274:	24080000 	.word	0x24080000
 8005278:	00001000 	.word	0x00001000
 800527c:	24002384 	.word	0x24002384
 8005280:	240040b8 	.word	0x240040b8

08005284 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8005284:	b480      	push	{r7}
 8005286:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8005288:	4b43      	ldr	r3, [pc, #268]	@ (8005398 <SystemInit+0x114>)
 800528a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800528e:	4a42      	ldr	r2, [pc, #264]	@ (8005398 <SystemInit+0x114>)
 8005290:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005294:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8005298:	4b40      	ldr	r3, [pc, #256]	@ (800539c <SystemInit+0x118>)
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f003 030f 	and.w	r3, r3, #15
 80052a0:	2b06      	cmp	r3, #6
 80052a2:	d807      	bhi.n	80052b4 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80052a4:	4b3d      	ldr	r3, [pc, #244]	@ (800539c <SystemInit+0x118>)
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	f023 030f 	bic.w	r3, r3, #15
 80052ac:	4a3b      	ldr	r2, [pc, #236]	@ (800539c <SystemInit+0x118>)
 80052ae:	f043 0307 	orr.w	r3, r3, #7
 80052b2:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80052b4:	4b3a      	ldr	r3, [pc, #232]	@ (80053a0 <SystemInit+0x11c>)
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	4a39      	ldr	r2, [pc, #228]	@ (80053a0 <SystemInit+0x11c>)
 80052ba:	f043 0301 	orr.w	r3, r3, #1
 80052be:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80052c0:	4b37      	ldr	r3, [pc, #220]	@ (80053a0 <SystemInit+0x11c>)
 80052c2:	2200      	movs	r2, #0
 80052c4:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80052c6:	4b36      	ldr	r3, [pc, #216]	@ (80053a0 <SystemInit+0x11c>)
 80052c8:	681a      	ldr	r2, [r3, #0]
 80052ca:	4935      	ldr	r1, [pc, #212]	@ (80053a0 <SystemInit+0x11c>)
 80052cc:	4b35      	ldr	r3, [pc, #212]	@ (80053a4 <SystemInit+0x120>)
 80052ce:	4013      	ands	r3, r2
 80052d0:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80052d2:	4b32      	ldr	r3, [pc, #200]	@ (800539c <SystemInit+0x118>)
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	f003 0308 	and.w	r3, r3, #8
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d007      	beq.n	80052ee <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80052de:	4b2f      	ldr	r3, [pc, #188]	@ (800539c <SystemInit+0x118>)
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	f023 030f 	bic.w	r3, r3, #15
 80052e6:	4a2d      	ldr	r2, [pc, #180]	@ (800539c <SystemInit+0x118>)
 80052e8:	f043 0307 	orr.w	r3, r3, #7
 80052ec:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80052ee:	4b2c      	ldr	r3, [pc, #176]	@ (80053a0 <SystemInit+0x11c>)
 80052f0:	2200      	movs	r2, #0
 80052f2:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80052f4:	4b2a      	ldr	r3, [pc, #168]	@ (80053a0 <SystemInit+0x11c>)
 80052f6:	2200      	movs	r2, #0
 80052f8:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80052fa:	4b29      	ldr	r3, [pc, #164]	@ (80053a0 <SystemInit+0x11c>)
 80052fc:	2200      	movs	r2, #0
 80052fe:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8005300:	4b27      	ldr	r3, [pc, #156]	@ (80053a0 <SystemInit+0x11c>)
 8005302:	4a29      	ldr	r2, [pc, #164]	@ (80053a8 <SystemInit+0x124>)
 8005304:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8005306:	4b26      	ldr	r3, [pc, #152]	@ (80053a0 <SystemInit+0x11c>)
 8005308:	4a28      	ldr	r2, [pc, #160]	@ (80053ac <SystemInit+0x128>)
 800530a:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 800530c:	4b24      	ldr	r3, [pc, #144]	@ (80053a0 <SystemInit+0x11c>)
 800530e:	4a28      	ldr	r2, [pc, #160]	@ (80053b0 <SystemInit+0x12c>)
 8005310:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8005312:	4b23      	ldr	r3, [pc, #140]	@ (80053a0 <SystemInit+0x11c>)
 8005314:	2200      	movs	r2, #0
 8005316:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8005318:	4b21      	ldr	r3, [pc, #132]	@ (80053a0 <SystemInit+0x11c>)
 800531a:	4a25      	ldr	r2, [pc, #148]	@ (80053b0 <SystemInit+0x12c>)
 800531c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800531e:	4b20      	ldr	r3, [pc, #128]	@ (80053a0 <SystemInit+0x11c>)
 8005320:	2200      	movs	r2, #0
 8005322:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8005324:	4b1e      	ldr	r3, [pc, #120]	@ (80053a0 <SystemInit+0x11c>)
 8005326:	4a22      	ldr	r2, [pc, #136]	@ (80053b0 <SystemInit+0x12c>)
 8005328:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800532a:	4b1d      	ldr	r3, [pc, #116]	@ (80053a0 <SystemInit+0x11c>)
 800532c:	2200      	movs	r2, #0
 800532e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8005330:	4b1b      	ldr	r3, [pc, #108]	@ (80053a0 <SystemInit+0x11c>)
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	4a1a      	ldr	r2, [pc, #104]	@ (80053a0 <SystemInit+0x11c>)
 8005336:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800533a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800533c:	4b18      	ldr	r3, [pc, #96]	@ (80053a0 <SystemInit+0x11c>)
 800533e:	2200      	movs	r2, #0
 8005340:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8005342:	4b1c      	ldr	r3, [pc, #112]	@ (80053b4 <SystemInit+0x130>)
 8005344:	681a      	ldr	r2, [r3, #0]
 8005346:	4b1c      	ldr	r3, [pc, #112]	@ (80053b8 <SystemInit+0x134>)
 8005348:	4013      	ands	r3, r2
 800534a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800534e:	d202      	bcs.n	8005356 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8005350:	4b1a      	ldr	r3, [pc, #104]	@ (80053bc <SystemInit+0x138>)
 8005352:	2201      	movs	r2, #1
 8005354:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8005356:	4b12      	ldr	r3, [pc, #72]	@ (80053a0 <SystemInit+0x11c>)
 8005358:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800535c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005360:	2b00      	cmp	r3, #0
 8005362:	d113      	bne.n	800538c <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8005364:	4b0e      	ldr	r3, [pc, #56]	@ (80053a0 <SystemInit+0x11c>)
 8005366:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800536a:	4a0d      	ldr	r2, [pc, #52]	@ (80053a0 <SystemInit+0x11c>)
 800536c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8005370:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8005374:	4b12      	ldr	r3, [pc, #72]	@ (80053c0 <SystemInit+0x13c>)
 8005376:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 800537a:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 800537c:	4b08      	ldr	r3, [pc, #32]	@ (80053a0 <SystemInit+0x11c>)
 800537e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8005382:	4a07      	ldr	r2, [pc, #28]	@ (80053a0 <SystemInit+0x11c>)
 8005384:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005388:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 800538c:	bf00      	nop
 800538e:	46bd      	mov	sp, r7
 8005390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005394:	4770      	bx	lr
 8005396:	bf00      	nop
 8005398:	e000ed00 	.word	0xe000ed00
 800539c:	52002000 	.word	0x52002000
 80053a0:	58024400 	.word	0x58024400
 80053a4:	eaf6ed7f 	.word	0xeaf6ed7f
 80053a8:	02020200 	.word	0x02020200
 80053ac:	01ff0000 	.word	0x01ff0000
 80053b0:	01010280 	.word	0x01010280
 80053b4:	5c001000 	.word	0x5c001000
 80053b8:	ffff0000 	.word	0xffff0000
 80053bc:	51008108 	.word	0x51008108
 80053c0:	52004000 	.word	0x52004000

080053c4 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 80053c4:	b480      	push	{r7}
 80053c6:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 80053c8:	4b09      	ldr	r3, [pc, #36]	@ (80053f0 <ExitRun0Mode+0x2c>)
 80053ca:	68db      	ldr	r3, [r3, #12]
 80053cc:	4a08      	ldr	r2, [pc, #32]	@ (80053f0 <ExitRun0Mode+0x2c>)
 80053ce:	f043 0302 	orr.w	r3, r3, #2
 80053d2:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 80053d4:	bf00      	nop
 80053d6:	4b06      	ldr	r3, [pc, #24]	@ (80053f0 <ExitRun0Mode+0x2c>)
 80053d8:	685b      	ldr	r3, [r3, #4]
 80053da:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d0f9      	beq.n	80053d6 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 80053e2:	bf00      	nop
 80053e4:	bf00      	nop
 80053e6:	46bd      	mov	sp, r7
 80053e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ec:	4770      	bx	lr
 80053ee:	bf00      	nop
 80053f0:	58024800 	.word	0x58024800

080053f4 <TrxFSM_Init>:
#include "gkl_link.h"
#include "stm32h7xx_hal.h"
#include <string.h>

void TrxFSM_Init(TransactionFSM *fsm, uint8_t pump_id, PumpMgr *mgr, PumpProtoGKL *gkl)
{
 80053f4:	b580      	push	{r7, lr}
 80053f6:	b084      	sub	sp, #16
 80053f8:	af00      	add	r7, sp, #0
 80053fa:	60f8      	str	r0, [r7, #12]
 80053fc:	607a      	str	r2, [r7, #4]
 80053fe:	603b      	str	r3, [r7, #0]
 8005400:	460b      	mov	r3, r1
 8005402:	72fb      	strb	r3, [r7, #11]
    if (!fsm) return;
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	2b00      	cmp	r3, #0
 8005408:	d011      	beq.n	800542e <TrxFSM_Init+0x3a>
    memset(fsm, 0, sizeof(*fsm));
 800540a:	2228      	movs	r2, #40	@ 0x28
 800540c:	2100      	movs	r1, #0
 800540e:	68f8      	ldr	r0, [r7, #12]
 8005410:	f013 fa76 	bl	8018900 <memset>
    fsm->pump_id = pump_id;
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	7afa      	ldrb	r2, [r7, #11]
 8005418:	701a      	strb	r2, [r3, #0]
    fsm->mgr = mgr;
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	687a      	ldr	r2, [r7, #4]
 800541e:	605a      	str	r2, [r3, #4]
    fsm->gkl = gkl;
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	683a      	ldr	r2, [r7, #0]
 8005424:	609a      	str	r2, [r3, #8]
    fsm->state = TRX_IDLE;
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	2200      	movs	r2, #0
 800542a:	731a      	strb	r2, [r3, #12]
 800542c:	e000      	b.n	8005430 <TrxFSM_Init+0x3c>
    if (!fsm) return;
 800542e:	bf00      	nop
}
 8005430:	3710      	adds	r7, #16
 8005432:	46bd      	mov	sp, r7
 8005434:	bd80      	pop	{r7, pc}
	...

08005438 <TrxFSM_Task>:

void TrxFSM_Task(TransactionFSM *fsm)
{
 8005438:	b580      	push	{r7, lr}
 800543a:	b092      	sub	sp, #72	@ 0x48
 800543c:	af00      	add	r7, sp, #0
 800543e:	6078      	str	r0, [r7, #4]
    if (!fsm || !fsm->gkl || !fsm->mgr) return;
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	2b00      	cmp	r3, #0
 8005444:	f000 80d2 	beq.w	80055ec <TrxFSM_Task+0x1b4>
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	689b      	ldr	r3, [r3, #8]
 800544c:	2b00      	cmp	r3, #0
 800544e:	f000 80cd 	beq.w	80055ec <TrxFSM_Task+0x1b4>
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	685b      	ldr	r3, [r3, #4]
 8005456:	2b00      	cmp	r3, #0
 8005458:	f000 80c8 	beq.w	80055ec <TrxFSM_Task+0x1b4>
    
    uint32_t now = HAL_GetTick();
 800545c:	f001 f94e 	bl	80066fc <HAL_GetTick>
 8005460:	6478      	str	r0, [r7, #68]	@ 0x44
    GKL_Link *gkl = &fsm->gkl->link;
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	689b      	ldr	r3, [r3, #8]
 8005466:	643b      	str	r3, [r7, #64]	@ 0x40
    const PumpDevice *dev = PumpMgr_GetConst(fsm->mgr, fsm->pump_id);
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	685a      	ldr	r2, [r3, #4]
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	781b      	ldrb	r3, [r3, #0]
 8005470:	4619      	mov	r1, r3
 8005472:	4610      	mov	r0, r2
 8005474:	f7fc ff6e 	bl	8002354 <PumpMgr_GetConst>
 8005478:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if (!dev) return;
 800547a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800547c:	2b00      	cmp	r3, #0
 800547e:	f000 80b7 	beq.w	80055f0 <TrxFSM_Task+0x1b8>
    
    /* Process GKL responses */
    if (GKL_HasResponse(gkl)) {
 8005482:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8005484:	f7fb ff7e 	bl	8001384 <GKL_HasResponse>
 8005488:	4603      	mov	r3, r0
 800548a:	2b00      	cmp	r3, #0
 800548c:	d043      	beq.n	8005516 <TrxFSM_Task+0xde>
        GKL_Frame resp;
        if (GKL_GetResponse(gkl, &resp)) {
 800548e:	f107 0320 	add.w	r3, r7, #32
 8005492:	4619      	mov	r1, r3
 8005494:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8005496:	f7fb ff8d 	bl	80013b4 <GKL_GetResponse>
 800549a:	4603      	mov	r3, r0
 800549c:	2b00      	cmp	r3, #0
 800549e:	d03a      	beq.n	8005516 <TrxFSM_Task+0xde>
            if (resp.cmd == 'L') {
 80054a0:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80054a4:	2b4c      	cmp	r3, #76	@ 0x4c
 80054a6:	d10f      	bne.n	80054c8 <TrxFSM_Task+0x90>
                uint8_t nozzle;
                uint32_t volume_dL;
                if (PumpResp_ParseRealtimeVolume(&resp, &nozzle, &volume_dL)) {
 80054a8:	f107 0218 	add.w	r2, r7, #24
 80054ac:	f107 011f 	add.w	r1, r7, #31
 80054b0:	f107 0320 	add.w	r3, r7, #32
 80054b4:	4618      	mov	r0, r3
 80054b6:	f7fd fe99 	bl	80031ec <PumpResp_ParseRealtimeVolume>
 80054ba:	4603      	mov	r3, r0
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d02a      	beq.n	8005516 <TrxFSM_Task+0xde>
                    fsm->rt_volume_dL = volume_dL;
 80054c0:	69ba      	ldr	r2, [r7, #24]
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	619a      	str	r2, [r3, #24]
 80054c6:	e026      	b.n	8005516 <TrxFSM_Task+0xde>
                }
            }
            else if (resp.cmd == 'R') {
 80054c8:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80054cc:	2b52      	cmp	r3, #82	@ 0x52
 80054ce:	d10f      	bne.n	80054f0 <TrxFSM_Task+0xb8>
                uint8_t nozzle;
                uint32_t money;
                if (PumpResp_ParseRealtimeMoney(&resp, &nozzle, &money)) {
 80054d0:	f107 0210 	add.w	r2, r7, #16
 80054d4:	f107 0117 	add.w	r1, r7, #23
 80054d8:	f107 0320 	add.w	r3, r7, #32
 80054dc:	4618      	mov	r0, r3
 80054de:	f7fd feb9 	bl	8003254 <PumpResp_ParseRealtimeMoney>
 80054e2:	4603      	mov	r3, r0
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d016      	beq.n	8005516 <TrxFSM_Task+0xde>
                    fsm->rt_money = money;
 80054e8:	693a      	ldr	r2, [r7, #16]
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	61da      	str	r2, [r3, #28]
 80054ee:	e012      	b.n	8005516 <TrxFSM_Task+0xde>
                }
            }
            else if (resp.cmd == 'C') {
 80054f0:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80054f4:	2b43      	cmp	r3, #67	@ 0x43
 80054f6:	d10e      	bne.n	8005516 <TrxFSM_Task+0xde>
                uint8_t nozzle;
                uint32_t totalizer_dL;
                if (PumpResp_ParseTotalizer(&resp, &nozzle, &totalizer_dL)) {
 80054f8:	f107 0208 	add.w	r2, r7, #8
 80054fc:	f107 010f 	add.w	r1, r7, #15
 8005500:	f107 0320 	add.w	r3, r7, #32
 8005504:	4618      	mov	r0, r3
 8005506:	f7fd fed3 	bl	80032b0 <PumpResp_ParseTotalizer>
 800550a:	4603      	mov	r3, r0
 800550c:	2b00      	cmp	r3, #0
 800550e:	d002      	beq.n	8005516 <TrxFSM_Task+0xde>
                    fsm->totalizer_dL = totalizer_dL;
 8005510:	68ba      	ldr	r2, [r7, #8]
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	621a      	str	r2, [r3, #32]
            }
        }
    }
    
    /* State machine transitions */
    switch (fsm->state) {
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	7b1b      	ldrb	r3, [r3, #12]
 800551a:	2b06      	cmp	r3, #6
 800551c:	d873      	bhi.n	8005606 <TrxFSM_Task+0x1ce>
 800551e:	a201      	add	r2, pc, #4	@ (adr r2, 8005524 <TrxFSM_Task+0xec>)
 8005520:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005524:	08005607 	.word	0x08005607
 8005528:	08005541 	.word	0x08005541
 800552c:	08005551 	.word	0x08005551
 8005530:	08005569 	.word	0x08005569
 8005534:	08005607 	.word	0x08005607
 8005538:	080055a7 	.word	0x080055a7
 800553c:	080055d1 	.word	0x080055d1
        case TRX_IDLE:
            break;
            
        case TRX_PRESET_SENT:
            if (dev->status == 3) {
 8005540:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005542:	7d1b      	ldrb	r3, [r3, #20]
 8005544:	2b03      	cmp	r3, #3
 8005546:	d155      	bne.n	80055f4 <TrxFSM_Task+0x1bc>
                fsm->state = TRX_ARMED;
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	2202      	movs	r2, #2
 800554c:	731a      	strb	r2, [r3, #12]
            }
            break;
 800554e:	e051      	b.n	80055f4 <TrxFSM_Task+0x1bc>
            
        case TRX_ARMED:
            if (dev->status == 4 || dev->status == 6) {
 8005550:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005552:	7d1b      	ldrb	r3, [r3, #20]
 8005554:	2b04      	cmp	r3, #4
 8005556:	d003      	beq.n	8005560 <TrxFSM_Task+0x128>
 8005558:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800555a:	7d1b      	ldrb	r3, [r3, #20]
 800555c:	2b06      	cmp	r3, #6
 800555e:	d14b      	bne.n	80055f8 <TrxFSM_Task+0x1c0>
                fsm->state = TRX_DISPENSING;
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	2203      	movs	r2, #3
 8005564:	731a      	strb	r2, [r3, #12]
            }
            break;
 8005566:	e047      	b.n	80055f8 <TrxFSM_Task+0x1c0>
            
        case TRX_DISPENSING:
            /* Poll realtime data every 500ms */
            if ((now - fsm->last_poll_ms) > 500 && gkl->state == GKL_STATE_IDLE) {
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800556c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800556e:	1ad3      	subs	r3, r2, r3
 8005570:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8005574:	d90f      	bls.n	8005596 <TrxFSM_Task+0x15e>
 8005576:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005578:	791b      	ldrb	r3, [r3, #4]
 800557a:	b2db      	uxtb	r3, r3
 800557c:	2b00      	cmp	r3, #0
 800557e:	d10a      	bne.n	8005596 <TrxFSM_Task+0x15e>
                fsm->last_poll_ms = now;
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005584:	625a      	str	r2, [r3, #36]	@ 0x24
                PumpTrans_PollRealtimeVolume(gkl, dev->ctrl_addr, dev->slave_addr, 1);
 8005586:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005588:	7b19      	ldrb	r1, [r3, #12]
 800558a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800558c:	7b5a      	ldrb	r2, [r3, #13]
 800558e:	2301      	movs	r3, #1
 8005590:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8005592:	f7fe fb83 	bl	8003c9c <PumpTrans_PollRealtimeVolume>
            }
            
            if (dev->status == 8) {
 8005596:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005598:	7d1b      	ldrb	r3, [r3, #20]
 800559a:	2b08      	cmp	r3, #8
 800559c:	d12e      	bne.n	80055fc <TrxFSM_Task+0x1c4>
                fsm->state = TRX_COMPLETE;
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	2205      	movs	r2, #5
 80055a2:	731a      	strb	r2, [r3, #12]
            }
            break;
 80055a4:	e02a      	b.n	80055fc <TrxFSM_Task+0x1c4>
            /* Waiting for resume or cancel */
            break;
            
        case TRX_COMPLETE:
            /* Auto-close on S90 (nozzle returned) */
            if (dev->status == 9 && gkl->state == GKL_STATE_IDLE) {
 80055a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055a8:	7d1b      	ldrb	r3, [r3, #20]
 80055aa:	2b09      	cmp	r3, #9
 80055ac:	d128      	bne.n	8005600 <TrxFSM_Task+0x1c8>
 80055ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80055b0:	791b      	ldrb	r3, [r3, #4]
 80055b2:	b2db      	uxtb	r3, r3
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d123      	bne.n	8005600 <TrxFSM_Task+0x1c8>
                PumpTrans_End(gkl, dev->ctrl_addr, dev->slave_addr);
 80055b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055ba:	7b19      	ldrb	r1, [r3, #12]
 80055bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055be:	7b5b      	ldrb	r3, [r3, #13]
 80055c0:	461a      	mov	r2, r3
 80055c2:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 80055c4:	f7fe fb3a 	bl	8003c3c <PumpTrans_End>
                fsm->state = TRX_CLOSING;
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	2206      	movs	r2, #6
 80055cc:	731a      	strb	r2, [r3, #12]
            }
            break;
 80055ce:	e017      	b.n	8005600 <TrxFSM_Task+0x1c8>
            
        case TRX_CLOSING:
            if (dev->status == 1) {
 80055d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055d2:	7d1b      	ldrb	r3, [r3, #20]
 80055d4:	2b01      	cmp	r3, #1
 80055d6:	d115      	bne.n	8005604 <TrxFSM_Task+0x1cc>
                fsm->state = TRX_IDLE;
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	2200      	movs	r2, #0
 80055dc:	731a      	strb	r2, [r3, #12]
                fsm->rt_volume_dL = 0;
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	2200      	movs	r2, #0
 80055e2:	619a      	str	r2, [r3, #24]
                fsm->rt_money = 0;
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	2200      	movs	r2, #0
 80055e8:	61da      	str	r2, [r3, #28]
            }
            break;
 80055ea:	e00b      	b.n	8005604 <TrxFSM_Task+0x1cc>
    if (!fsm || !fsm->gkl || !fsm->mgr) return;
 80055ec:	bf00      	nop
 80055ee:	e00a      	b.n	8005606 <TrxFSM_Task+0x1ce>
    if (!dev) return;
 80055f0:	bf00      	nop
 80055f2:	e008      	b.n	8005606 <TrxFSM_Task+0x1ce>
            break;
 80055f4:	bf00      	nop
 80055f6:	e006      	b.n	8005606 <TrxFSM_Task+0x1ce>
            break;
 80055f8:	bf00      	nop
 80055fa:	e004      	b.n	8005606 <TrxFSM_Task+0x1ce>
            break;
 80055fc:	bf00      	nop
 80055fe:	e002      	b.n	8005606 <TrxFSM_Task+0x1ce>
            break;
 8005600:	bf00      	nop
 8005602:	e000      	b.n	8005606 <TrxFSM_Task+0x1ce>
            break;
 8005604:	bf00      	nop
    }
}
 8005606:	3748      	adds	r7, #72	@ 0x48
 8005608:	46bd      	mov	sp, r7
 800560a:	bd80      	pop	{r7, pc}

0800560c <TrxFSM_StartVolume>:

bool TrxFSM_StartVolume(TransactionFSM *fsm, uint32_t volume_dL)
{
 800560c:	b580      	push	{r7, lr}
 800560e:	b086      	sub	sp, #24
 8005610:	af02      	add	r7, sp, #8
 8005612:	6078      	str	r0, [r7, #4]
 8005614:	6039      	str	r1, [r7, #0]
    if (!fsm || !fsm->gkl || fsm->state != TRX_IDLE) return false;
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	2b00      	cmp	r3, #0
 800561a:	d007      	beq.n	800562c <TrxFSM_StartVolume+0x20>
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	689b      	ldr	r3, [r3, #8]
 8005620:	2b00      	cmp	r3, #0
 8005622:	d003      	beq.n	800562c <TrxFSM_StartVolume+0x20>
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	7b1b      	ldrb	r3, [r3, #12]
 8005628:	2b00      	cmp	r3, #0
 800562a:	d001      	beq.n	8005630 <TrxFSM_StartVolume+0x24>
 800562c:	2300      	movs	r3, #0
 800562e:	e03c      	b.n	80056aa <TrxFSM_StartVolume+0x9e>
    
    const PumpDevice *dev = PumpMgr_GetConst(fsm->mgr, fsm->pump_id);
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	685a      	ldr	r2, [r3, #4]
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	781b      	ldrb	r3, [r3, #0]
 8005638:	4619      	mov	r1, r3
 800563a:	4610      	mov	r0, r2
 800563c:	f7fc fe8a 	bl	8002354 <PumpMgr_GetConst>
 8005640:	60f8      	str	r0, [r7, #12]
    if (!dev) return false;
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	2b00      	cmp	r3, #0
 8005646:	d101      	bne.n	800564c <TrxFSM_StartVolume+0x40>
 8005648:	2300      	movs	r3, #0
 800564a:	e02e      	b.n	80056aa <TrxFSM_StartVolume+0x9e>
    
    GKL_Link *gkl = &fsm->gkl->link;
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	689b      	ldr	r3, [r3, #8]
 8005650:	60bb      	str	r3, [r7, #8]
    if (gkl->state != GKL_STATE_IDLE) return false;
 8005652:	68bb      	ldr	r3, [r7, #8]
 8005654:	791b      	ldrb	r3, [r3, #4]
 8005656:	b2db      	uxtb	r3, r3
 8005658:	2b00      	cmp	r3, #0
 800565a:	d001      	beq.n	8005660 <TrxFSM_StartVolume+0x54>
 800565c:	2300      	movs	r3, #0
 800565e:	e024      	b.n	80056aa <TrxFSM_StartVolume+0x9e>
    
    fsm->preset_volume_dL = volume_dL;
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	683a      	ldr	r2, [r7, #0]
 8005664:	611a      	str	r2, [r3, #16]
    fsm->rt_volume_dL = 0;
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	2200      	movs	r2, #0
 800566a:	619a      	str	r2, [r3, #24]
    fsm->rt_money = 0;
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	2200      	movs	r2, #0
 8005670:	61da      	str	r2, [r3, #28]
    
    if (PumpTrans_PresetVolume(gkl, dev->ctrl_addr, dev->slave_addr, 1, volume_dL, dev->price)) {
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	7b19      	ldrb	r1, [r3, #12]
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	7b5a      	ldrb	r2, [r3, #13]
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	691b      	ldr	r3, [r3, #16]
 800567e:	b29b      	uxth	r3, r3
 8005680:	9301      	str	r3, [sp, #4]
 8005682:	683b      	ldr	r3, [r7, #0]
 8005684:	9300      	str	r3, [sp, #0]
 8005686:	2301      	movs	r3, #1
 8005688:	68b8      	ldr	r0, [r7, #8]
 800568a:	f7fe f9df 	bl	8003a4c <PumpTrans_PresetVolume>
 800568e:	4603      	mov	r3, r0
 8005690:	2b00      	cmp	r3, #0
 8005692:	d009      	beq.n	80056a8 <TrxFSM_StartVolume+0x9c>
        fsm->state = TRX_PRESET_SENT;
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	2201      	movs	r2, #1
 8005698:	731a      	strb	r2, [r3, #12]
        fsm->last_poll_ms = HAL_GetTick();
 800569a:	f001 f82f 	bl	80066fc <HAL_GetTick>
 800569e:	4602      	mov	r2, r0
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	625a      	str	r2, [r3, #36]	@ 0x24
        return true;
 80056a4:	2301      	movs	r3, #1
 80056a6:	e000      	b.n	80056aa <TrxFSM_StartVolume+0x9e>
    }
    return false;
 80056a8:	2300      	movs	r3, #0
}
 80056aa:	4618      	mov	r0, r3
 80056ac:	3710      	adds	r7, #16
 80056ae:	46bd      	mov	sp, r7
 80056b0:	bd80      	pop	{r7, pc}

080056b2 <TrxFSM_StartMoney>:

bool TrxFSM_StartMoney(TransactionFSM *fsm, uint32_t money)
{
 80056b2:	b580      	push	{r7, lr}
 80056b4:	b086      	sub	sp, #24
 80056b6:	af02      	add	r7, sp, #8
 80056b8:	6078      	str	r0, [r7, #4]
 80056ba:	6039      	str	r1, [r7, #0]
    if (!fsm || !fsm->gkl || fsm->state != TRX_IDLE) return false;
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d007      	beq.n	80056d2 <TrxFSM_StartMoney+0x20>
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	689b      	ldr	r3, [r3, #8]
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d003      	beq.n	80056d2 <TrxFSM_StartMoney+0x20>
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	7b1b      	ldrb	r3, [r3, #12]
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d001      	beq.n	80056d6 <TrxFSM_StartMoney+0x24>
 80056d2:	2300      	movs	r3, #0
 80056d4:	e03c      	b.n	8005750 <TrxFSM_StartMoney+0x9e>
    
    const PumpDevice *dev = PumpMgr_GetConst(fsm->mgr, fsm->pump_id);
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	685a      	ldr	r2, [r3, #4]
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	781b      	ldrb	r3, [r3, #0]
 80056de:	4619      	mov	r1, r3
 80056e0:	4610      	mov	r0, r2
 80056e2:	f7fc fe37 	bl	8002354 <PumpMgr_GetConst>
 80056e6:	60f8      	str	r0, [r7, #12]
    if (!dev) return false;
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d101      	bne.n	80056f2 <TrxFSM_StartMoney+0x40>
 80056ee:	2300      	movs	r3, #0
 80056f0:	e02e      	b.n	8005750 <TrxFSM_StartMoney+0x9e>
    
    GKL_Link *gkl = &fsm->gkl->link;
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	689b      	ldr	r3, [r3, #8]
 80056f6:	60bb      	str	r3, [r7, #8]
    if (gkl->state != GKL_STATE_IDLE) return false;
 80056f8:	68bb      	ldr	r3, [r7, #8]
 80056fa:	791b      	ldrb	r3, [r3, #4]
 80056fc:	b2db      	uxtb	r3, r3
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d001      	beq.n	8005706 <TrxFSM_StartMoney+0x54>
 8005702:	2300      	movs	r3, #0
 8005704:	e024      	b.n	8005750 <TrxFSM_StartMoney+0x9e>
    
    fsm->preset_money = money;
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	683a      	ldr	r2, [r7, #0]
 800570a:	615a      	str	r2, [r3, #20]
    fsm->rt_volume_dL = 0;
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	2200      	movs	r2, #0
 8005710:	619a      	str	r2, [r3, #24]
    fsm->rt_money = 0;
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	2200      	movs	r2, #0
 8005716:	61da      	str	r2, [r3, #28]
    
    if (PumpTrans_PresetMoney(gkl, dev->ctrl_addr, dev->slave_addr, 1, money, dev->price)) {
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	7b19      	ldrb	r1, [r3, #12]
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	7b5a      	ldrb	r2, [r3, #13]
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	691b      	ldr	r3, [r3, #16]
 8005724:	b29b      	uxth	r3, r3
 8005726:	9301      	str	r3, [sp, #4]
 8005728:	683b      	ldr	r3, [r7, #0]
 800572a:	9300      	str	r3, [sp, #0]
 800572c:	2301      	movs	r3, #1
 800572e:	68b8      	ldr	r0, [r7, #8]
 8005730:	f7fe f9db 	bl	8003aea <PumpTrans_PresetMoney>
 8005734:	4603      	mov	r3, r0
 8005736:	2b00      	cmp	r3, #0
 8005738:	d009      	beq.n	800574e <TrxFSM_StartMoney+0x9c>
        fsm->state = TRX_PRESET_SENT;
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	2201      	movs	r2, #1
 800573e:	731a      	strb	r2, [r3, #12]
        fsm->last_poll_ms = HAL_GetTick();
 8005740:	f000 ffdc 	bl	80066fc <HAL_GetTick>
 8005744:	4602      	mov	r2, r0
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	625a      	str	r2, [r3, #36]	@ 0x24
        return true;
 800574a:	2301      	movs	r3, #1
 800574c:	e000      	b.n	8005750 <TrxFSM_StartMoney+0x9e>
    }
    return false;
 800574e:	2300      	movs	r3, #0
}
 8005750:	4618      	mov	r0, r3
 8005752:	3710      	adds	r7, #16
 8005754:	46bd      	mov	sp, r7
 8005756:	bd80      	pop	{r7, pc}

08005758 <TrxFSM_Pause>:

bool TrxFSM_Pause(TransactionFSM *fsm)
{
 8005758:	b580      	push	{r7, lr}
 800575a:	b084      	sub	sp, #16
 800575c:	af00      	add	r7, sp, #0
 800575e:	6078      	str	r0, [r7, #4]
    if (!fsm || !fsm->gkl || fsm->state != TRX_DISPENSING) return false;
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	2b00      	cmp	r3, #0
 8005764:	d007      	beq.n	8005776 <TrxFSM_Pause+0x1e>
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	689b      	ldr	r3, [r3, #8]
 800576a:	2b00      	cmp	r3, #0
 800576c:	d003      	beq.n	8005776 <TrxFSM_Pause+0x1e>
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	7b1b      	ldrb	r3, [r3, #12]
 8005772:	2b03      	cmp	r3, #3
 8005774:	d001      	beq.n	800577a <TrxFSM_Pause+0x22>
 8005776:	2300      	movs	r3, #0
 8005778:	e028      	b.n	80057cc <TrxFSM_Pause+0x74>
    
    const PumpDevice *dev = PumpMgr_GetConst(fsm->mgr, fsm->pump_id);
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	685a      	ldr	r2, [r3, #4]
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	781b      	ldrb	r3, [r3, #0]
 8005782:	4619      	mov	r1, r3
 8005784:	4610      	mov	r0, r2
 8005786:	f7fc fde5 	bl	8002354 <PumpMgr_GetConst>
 800578a:	60f8      	str	r0, [r7, #12]
    if (!dev) return false;
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	2b00      	cmp	r3, #0
 8005790:	d101      	bne.n	8005796 <TrxFSM_Pause+0x3e>
 8005792:	2300      	movs	r3, #0
 8005794:	e01a      	b.n	80057cc <TrxFSM_Pause+0x74>
    
    GKL_Link *gkl = &fsm->gkl->link;
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	689b      	ldr	r3, [r3, #8]
 800579a:	60bb      	str	r3, [r7, #8]
    if (gkl->state != GKL_STATE_IDLE) return false;
 800579c:	68bb      	ldr	r3, [r7, #8]
 800579e:	791b      	ldrb	r3, [r3, #4]
 80057a0:	b2db      	uxtb	r3, r3
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d001      	beq.n	80057aa <TrxFSM_Pause+0x52>
 80057a6:	2300      	movs	r3, #0
 80057a8:	e010      	b.n	80057cc <TrxFSM_Pause+0x74>
    
    if (PumpTrans_Stop(gkl, dev->ctrl_addr, dev->slave_addr)) {
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	7b19      	ldrb	r1, [r3, #12]
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	7b5b      	ldrb	r3, [r3, #13]
 80057b2:	461a      	mov	r2, r3
 80057b4:	68b8      	ldr	r0, [r7, #8]
 80057b6:	f7fe f9e1 	bl	8003b7c <PumpTrans_Stop>
 80057ba:	4603      	mov	r3, r0
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d004      	beq.n	80057ca <TrxFSM_Pause+0x72>
        fsm->state = TRX_PAUSED;
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	2204      	movs	r2, #4
 80057c4:	731a      	strb	r2, [r3, #12]
        return true;
 80057c6:	2301      	movs	r3, #1
 80057c8:	e000      	b.n	80057cc <TrxFSM_Pause+0x74>
    }
    return false;
 80057ca:	2300      	movs	r3, #0
}
 80057cc:	4618      	mov	r0, r3
 80057ce:	3710      	adds	r7, #16
 80057d0:	46bd      	mov	sp, r7
 80057d2:	bd80      	pop	{r7, pc}

080057d4 <TrxFSM_Resume>:

bool TrxFSM_Resume(TransactionFSM *fsm)
{
 80057d4:	b580      	push	{r7, lr}
 80057d6:	b084      	sub	sp, #16
 80057d8:	af00      	add	r7, sp, #0
 80057da:	6078      	str	r0, [r7, #4]
    if (!fsm || !fsm->gkl || fsm->state != TRX_PAUSED) return false;
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d007      	beq.n	80057f2 <TrxFSM_Resume+0x1e>
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	689b      	ldr	r3, [r3, #8]
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d003      	beq.n	80057f2 <TrxFSM_Resume+0x1e>
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	7b1b      	ldrb	r3, [r3, #12]
 80057ee:	2b04      	cmp	r3, #4
 80057f0:	d001      	beq.n	80057f6 <TrxFSM_Resume+0x22>
 80057f2:	2300      	movs	r3, #0
 80057f4:	e028      	b.n	8005848 <TrxFSM_Resume+0x74>
    
    const PumpDevice *dev = PumpMgr_GetConst(fsm->mgr, fsm->pump_id);
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	685a      	ldr	r2, [r3, #4]
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	781b      	ldrb	r3, [r3, #0]
 80057fe:	4619      	mov	r1, r3
 8005800:	4610      	mov	r0, r2
 8005802:	f7fc fda7 	bl	8002354 <PumpMgr_GetConst>
 8005806:	60f8      	str	r0, [r7, #12]
    if (!dev) return false;
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	2b00      	cmp	r3, #0
 800580c:	d101      	bne.n	8005812 <TrxFSM_Resume+0x3e>
 800580e:	2300      	movs	r3, #0
 8005810:	e01a      	b.n	8005848 <TrxFSM_Resume+0x74>
    
    GKL_Link *gkl = &fsm->gkl->link;
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	689b      	ldr	r3, [r3, #8]
 8005816:	60bb      	str	r3, [r7, #8]
    if (gkl->state != GKL_STATE_IDLE) return false;
 8005818:	68bb      	ldr	r3, [r7, #8]
 800581a:	791b      	ldrb	r3, [r3, #4]
 800581c:	b2db      	uxtb	r3, r3
 800581e:	2b00      	cmp	r3, #0
 8005820:	d001      	beq.n	8005826 <TrxFSM_Resume+0x52>
 8005822:	2300      	movs	r3, #0
 8005824:	e010      	b.n	8005848 <TrxFSM_Resume+0x74>
    
    if (PumpTrans_Resume(gkl, dev->ctrl_addr, dev->slave_addr)) {
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	7b19      	ldrb	r1, [r3, #12]
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	7b5b      	ldrb	r3, [r3, #13]
 800582e:	461a      	mov	r2, r3
 8005830:	68b8      	ldr	r0, [r7, #8]
 8005832:	f7fe f9d3 	bl	8003bdc <PumpTrans_Resume>
 8005836:	4603      	mov	r3, r0
 8005838:	2b00      	cmp	r3, #0
 800583a:	d004      	beq.n	8005846 <TrxFSM_Resume+0x72>
        fsm->state = TRX_DISPENSING;
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	2203      	movs	r2, #3
 8005840:	731a      	strb	r2, [r3, #12]
        return true;
 8005842:	2301      	movs	r3, #1
 8005844:	e000      	b.n	8005848 <TrxFSM_Resume+0x74>
    }
    return false;
 8005846:	2300      	movs	r3, #0
}
 8005848:	4618      	mov	r0, r3
 800584a:	3710      	adds	r7, #16
 800584c:	46bd      	mov	sp, r7
 800584e:	bd80      	pop	{r7, pc}

08005850 <TrxFSM_Cancel>:

bool TrxFSM_Cancel(TransactionFSM *fsm)
{
 8005850:	b580      	push	{r7, lr}
 8005852:	b084      	sub	sp, #16
 8005854:	af00      	add	r7, sp, #0
 8005856:	6078      	str	r0, [r7, #4]
    if (!fsm || !fsm->gkl) return false;
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	2b00      	cmp	r3, #0
 800585c:	d003      	beq.n	8005866 <TrxFSM_Cancel+0x16>
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	689b      	ldr	r3, [r3, #8]
 8005862:	2b00      	cmp	r3, #0
 8005864:	d101      	bne.n	800586a <TrxFSM_Cancel+0x1a>
 8005866:	2300      	movs	r3, #0
 8005868:	e045      	b.n	80058f6 <TrxFSM_Cancel+0xa6>
    
    if (fsm->state == TRX_IDLE || fsm->state == TRX_CLOSING) return false;
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	7b1b      	ldrb	r3, [r3, #12]
 800586e:	2b00      	cmp	r3, #0
 8005870:	d003      	beq.n	800587a <TrxFSM_Cancel+0x2a>
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	7b1b      	ldrb	r3, [r3, #12]
 8005876:	2b06      	cmp	r3, #6
 8005878:	d101      	bne.n	800587e <TrxFSM_Cancel+0x2e>
 800587a:	2300      	movs	r3, #0
 800587c:	e03b      	b.n	80058f6 <TrxFSM_Cancel+0xa6>
    
    const PumpDevice *dev = PumpMgr_GetConst(fsm->mgr, fsm->pump_id);
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	685a      	ldr	r2, [r3, #4]
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	781b      	ldrb	r3, [r3, #0]
 8005886:	4619      	mov	r1, r3
 8005888:	4610      	mov	r0, r2
 800588a:	f7fc fd63 	bl	8002354 <PumpMgr_GetConst>
 800588e:	60f8      	str	r0, [r7, #12]
    if (!dev) return false;
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	2b00      	cmp	r3, #0
 8005894:	d101      	bne.n	800589a <TrxFSM_Cancel+0x4a>
 8005896:	2300      	movs	r3, #0
 8005898:	e02d      	b.n	80058f6 <TrxFSM_Cancel+0xa6>
    
    GKL_Link *gkl = &fsm->gkl->link;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	689b      	ldr	r3, [r3, #8]
 800589e:	60bb      	str	r3, [r7, #8]
    if (gkl->state != GKL_STATE_IDLE) return false;
 80058a0:	68bb      	ldr	r3, [r7, #8]
 80058a2:	791b      	ldrb	r3, [r3, #4]
 80058a4:	b2db      	uxtb	r3, r3
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d001      	beq.n	80058ae <TrxFSM_Cancel+0x5e>
 80058aa:	2300      	movs	r3, #0
 80058ac:	e023      	b.n	80058f6 <TrxFSM_Cancel+0xa6>
    
    if (fsm->state == TRX_PRESET_SENT || fsm->state == TRX_ARMED) {
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	7b1b      	ldrb	r3, [r3, #12]
 80058b2:	2b01      	cmp	r3, #1
 80058b4:	d003      	beq.n	80058be <TrxFSM_Cancel+0x6e>
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	7b1b      	ldrb	r3, [r3, #12]
 80058ba:	2b02      	cmp	r3, #2
 80058bc:	d10a      	bne.n	80058d4 <TrxFSM_Cancel+0x84>
        fsm->state = TRX_IDLE;
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	2200      	movs	r2, #0
 80058c2:	731a      	strb	r2, [r3, #12]
        fsm->rt_volume_dL = 0;
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	2200      	movs	r2, #0
 80058c8:	619a      	str	r2, [r3, #24]
        fsm->rt_money = 0;
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	2200      	movs	r2, #0
 80058ce:	61da      	str	r2, [r3, #28]
        return true;
 80058d0:	2301      	movs	r3, #1
 80058d2:	e010      	b.n	80058f6 <TrxFSM_Cancel+0xa6>
    }
    
    if (PumpTrans_End(gkl, dev->ctrl_addr, dev->slave_addr)) {
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	7b19      	ldrb	r1, [r3, #12]
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	7b5b      	ldrb	r3, [r3, #13]
 80058dc:	461a      	mov	r2, r3
 80058de:	68b8      	ldr	r0, [r7, #8]
 80058e0:	f7fe f9ac 	bl	8003c3c <PumpTrans_End>
 80058e4:	4603      	mov	r3, r0
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d004      	beq.n	80058f4 <TrxFSM_Cancel+0xa4>
        fsm->state = TRX_CLOSING;
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	2206      	movs	r2, #6
 80058ee:	731a      	strb	r2, [r3, #12]
        return true;
 80058f0:	2301      	movs	r3, #1
 80058f2:	e000      	b.n	80058f6 <TrxFSM_Cancel+0xa6>
    }
    return false;
 80058f4:	2300      	movs	r3, #0
}
 80058f6:	4618      	mov	r0, r3
 80058f8:	3710      	adds	r7, #16
 80058fa:	46bd      	mov	sp, r7
 80058fc:	bd80      	pop	{r7, pc}

080058fe <TrxFSM_GetState>:

TrxState TrxFSM_GetState(TransactionFSM *fsm)
{
 80058fe:	b480      	push	{r7}
 8005900:	b083      	sub	sp, #12
 8005902:	af00      	add	r7, sp, #0
 8005904:	6078      	str	r0, [r7, #4]
    return fsm ? fsm->state : TRX_IDLE;
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	2b00      	cmp	r3, #0
 800590a:	d002      	beq.n	8005912 <TrxFSM_GetState+0x14>
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	7b1b      	ldrb	r3, [r3, #12]
 8005910:	e000      	b.n	8005914 <TrxFSM_GetState+0x16>
 8005912:	2300      	movs	r3, #0
}
 8005914:	4618      	mov	r0, r3
 8005916:	370c      	adds	r7, #12
 8005918:	46bd      	mov	sp, r7
 800591a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800591e:	4770      	bx	lr

08005920 <TrxFSM_GetRealtimeVolume>:

uint32_t TrxFSM_GetRealtimeVolume(TransactionFSM *fsm)
{
 8005920:	b480      	push	{r7}
 8005922:	b083      	sub	sp, #12
 8005924:	af00      	add	r7, sp, #0
 8005926:	6078      	str	r0, [r7, #4]
    return fsm ? fsm->rt_volume_dL : 0;
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	2b00      	cmp	r3, #0
 800592c:	d002      	beq.n	8005934 <TrxFSM_GetRealtimeVolume+0x14>
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	699b      	ldr	r3, [r3, #24]
 8005932:	e000      	b.n	8005936 <TrxFSM_GetRealtimeVolume+0x16>
 8005934:	2300      	movs	r3, #0
}
 8005936:	4618      	mov	r0, r3
 8005938:	370c      	adds	r7, #12
 800593a:	46bd      	mov	sp, r7
 800593c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005940:	4770      	bx	lr

08005942 <TrxFSM_GetRealtimeMoney>:

uint32_t TrxFSM_GetRealtimeMoney(TransactionFSM *fsm)
{
 8005942:	b480      	push	{r7}
 8005944:	b083      	sub	sp, #12
 8005946:	af00      	add	r7, sp, #0
 8005948:	6078      	str	r0, [r7, #4]
    return fsm ? fsm->rt_money : 0;
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	2b00      	cmp	r3, #0
 800594e:	d002      	beq.n	8005956 <TrxFSM_GetRealtimeMoney+0x14>
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	69db      	ldr	r3, [r3, #28]
 8005954:	e000      	b.n	8005958 <TrxFSM_GetRealtimeMoney+0x16>
 8005956:	2300      	movs	r3, #0
}
 8005958:	4618      	mov	r0, r3
 800595a:	370c      	adds	r7, #12
 800595c:	46bd      	mov	sp, r7
 800595e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005962:	4770      	bx	lr

08005964 <ui_clear>:
#define KEY_PRI   ('D')
#define KEY_RES   ('E')
#define KEY_ESC   ('F')
#define KEY_OK    ('K')

static void ui_clear(void) { SSD1309_Fill(0); }
 8005964:	b580      	push	{r7, lr}
 8005966:	af00      	add	r7, sp, #0
 8005968:	2000      	movs	r0, #0
 800596a:	f7fe ff43 	bl	80047f4 <SSD1309_Fill>
 800596e:	bf00      	nop
 8005970:	bd80      	pop	{r7, pc}

08005972 <ui_line>:

static void ui_line(uint8_t row, const char *text)
{
 8005972:	b580      	push	{r7, lr}
 8005974:	b082      	sub	sp, #8
 8005976:	af00      	add	r7, sp, #0
 8005978:	4603      	mov	r3, r0
 800597a:	6039      	str	r1, [r7, #0]
 800597c:	71fb      	strb	r3, [r7, #7]
    SSD1309_SetCursor(0, row * 8);
 800597e:	79fb      	ldrb	r3, [r7, #7]
 8005980:	00db      	lsls	r3, r3, #3
 8005982:	b2db      	uxtb	r3, r3
 8005984:	4619      	mov	r1, r3
 8005986:	2000      	movs	r0, #0
 8005988:	f7fe ffa6 	bl	80048d8 <SSD1309_SetCursor>
    SSD1309_WriteString(text, 1);
 800598c:	2101      	movs	r1, #1
 800598e:	6838      	ldr	r0, [r7, #0]
 8005990:	f7ff f84e 	bl	8004a30 <SSD1309_WriteString>
}
 8005994:	bf00      	nop
 8005996:	3708      	adds	r7, #8
 8005998:	46bd      	mov	sp, r7
 800599a:	bd80      	pop	{r7, pc}

0800599c <format_volume>:

static void format_volume(uint32_t volume_dL, char *buf, size_t len)
{
 800599c:	b580      	push	{r7, lr}
 800599e:	b088      	sub	sp, #32
 80059a0:	af02      	add	r7, sp, #8
 80059a2:	60f8      	str	r0, [r7, #12]
 80059a4:	60b9      	str	r1, [r7, #8]
 80059a6:	607a      	str	r2, [r7, #4]
    uint32_t liters = volume_dL / 10;
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	4a0e      	ldr	r2, [pc, #56]	@ (80059e4 <format_volume+0x48>)
 80059ac:	fba2 2303 	umull	r2, r3, r2, r3
 80059b0:	08db      	lsrs	r3, r3, #3
 80059b2:	617b      	str	r3, [r7, #20]
    uint32_t frac = volume_dL % 10;
 80059b4:	68fa      	ldr	r2, [r7, #12]
 80059b6:	4b0b      	ldr	r3, [pc, #44]	@ (80059e4 <format_volume+0x48>)
 80059b8:	fba3 1302 	umull	r1, r3, r3, r2
 80059bc:	08d9      	lsrs	r1, r3, #3
 80059be:	460b      	mov	r3, r1
 80059c0:	009b      	lsls	r3, r3, #2
 80059c2:	440b      	add	r3, r1
 80059c4:	005b      	lsls	r3, r3, #1
 80059c6:	1ad3      	subs	r3, r2, r3
 80059c8:	613b      	str	r3, [r7, #16]
    snprintf(buf, len, "%03lu.%01lu", (unsigned long)liters, (unsigned long)frac);
 80059ca:	693b      	ldr	r3, [r7, #16]
 80059cc:	9300      	str	r3, [sp, #0]
 80059ce:	697b      	ldr	r3, [r7, #20]
 80059d0:	4a05      	ldr	r2, [pc, #20]	@ (80059e8 <format_volume+0x4c>)
 80059d2:	6879      	ldr	r1, [r7, #4]
 80059d4:	68b8      	ldr	r0, [r7, #8]
 80059d6:	f012 ff3b 	bl	8018850 <sniprintf>
}
 80059da:	bf00      	nop
 80059dc:	3718      	adds	r7, #24
 80059de:	46bd      	mov	sp, r7
 80059e0:	bd80      	pop	{r7, pc}
 80059e2:	bf00      	nop
 80059e4:	cccccccd 	.word	0xcccccccd
 80059e8:	080194e8 	.word	0x080194e8

080059ec <ui_get_fsm>:

static TransactionFSM* ui_get_fsm(UI_Context *ui)
{
 80059ec:	b480      	push	{r7}
 80059ee:	b083      	sub	sp, #12
 80059f0:	af00      	add	r7, sp, #0
 80059f2:	6078      	str	r0, [r7, #4]
    return (ui->active_pump_id == 1) ? ui->trk1_fsm : ui->trk2_fsm;
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	7b5b      	ldrb	r3, [r3, #13]
 80059f8:	2b01      	cmp	r3, #1
 80059fa:	d102      	bne.n	8005a02 <ui_get_fsm+0x16>
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	e001      	b.n	8005a06 <ui_get_fsm+0x1a>
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	685b      	ldr	r3, [r3, #4]
}
 8005a06:	4618      	mov	r0, r3
 8005a08:	370c      	adds	r7, #12
 8005a0a:	46bd      	mov	sp, r7
 8005a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a10:	4770      	bx	lr
	...

08005a14 <ui_render_home>:

/* ========== HOME SCREEN ========== */
static void ui_render_home(UI_Context *ui)
{
 8005a14:	b5b0      	push	{r4, r5, r7, lr}
 8005a16:	b092      	sub	sp, #72	@ 0x48
 8005a18:	af04      	add	r7, sp, #16
 8005a1a:	6078      	str	r0, [r7, #4]
    ui_clear();
 8005a1c:	f7ff ffa2 	bl	8005964 <ui_clear>
    
    char line[17];
    uint8_t row = 0;
 8005a20:	2300      	movs	r3, #0
 8005a22:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    
    for (uint8_t i = 0; i < 2; i++) {
 8005a26:	2300      	movs	r3, #0
 8005a28:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 8005a2c:	e0d3      	b.n	8005bd6 <ui_render_home+0x1c2>
        TransactionFSM *fsm = (i == 0) ? ui->trk1_fsm : ui->trk2_fsm;
 8005a2e:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d102      	bne.n	8005a3c <ui_render_home+0x28>
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	e001      	b.n	8005a40 <ui_render_home+0x2c>
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	685b      	ldr	r3, [r3, #4]
 8005a40:	633b      	str	r3, [r7, #48]	@ 0x30
        if (!fsm) continue;
 8005a42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	f000 80c0 	beq.w	8005bca <ui_render_home+0x1b6>
        
        uint8_t trk_id = i + 1;
 8005a4a:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8005a4e:	3301      	adds	r3, #1
 8005a50:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        char sel = (ui->active_pump_id == trk_id) ? '>' : ' ';
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	7b5b      	ldrb	r3, [r3, #13]
 8005a58:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8005a5c:	429a      	cmp	r2, r3
 8005a5e:	d101      	bne.n	8005a64 <ui_render_home+0x50>
 8005a60:	233e      	movs	r3, #62	@ 0x3e
 8005a62:	e000      	b.n	8005a66 <ui_render_home+0x52>
 8005a64:	2320      	movs	r3, #32
 8005a66:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
        char pause = ' ';
 8005a6a:	2320      	movs	r3, #32
 8005a6c:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
        char active = ' ';
 8005a70:	2320      	movs	r3, #32
 8005a72:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
        
        TrxState state = TrxFSM_GetState(fsm);
 8005a76:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005a78:	f7ff ff41 	bl	80058fe <TrxFSM_GetState>
 8005a7c:	4603      	mov	r3, r0
 8005a7e:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
        
        if (state == TRX_COMPLETE) {
 8005a82:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8005a86:	2b05      	cmp	r3, #5
 8005a88:	d10d      	bne.n	8005aa6 <ui_render_home+0x92>
            active = ui->blink_state ? '!' : ' ';
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d001      	beq.n	8005a98 <ui_render_home+0x84>
 8005a94:	2321      	movs	r3, #33	@ 0x21
 8005a96:	e000      	b.n	8005a9a <ui_render_home+0x86>
 8005a98:	2320      	movs	r3, #32
 8005a9a:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
            pause = '*';
 8005a9e:	232a      	movs	r3, #42	@ 0x2a
 8005aa0:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 8005aa4:	e011      	b.n	8005aca <ui_render_home+0xb6>
        } else if (state == TRX_PAUSED) {
 8005aa6:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8005aaa:	2b04      	cmp	r3, #4
 8005aac:	d106      	bne.n	8005abc <ui_render_home+0xa8>
            pause = 'P';
 8005aae:	2350      	movs	r3, #80	@ 0x50
 8005ab0:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
            active = '*';
 8005ab4:	232a      	movs	r3, #42	@ 0x2a
 8005ab6:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
 8005aba:	e006      	b.n	8005aca <ui_render_home+0xb6>
        } else if (state >= TRX_ARMED) {
 8005abc:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8005ac0:	2b01      	cmp	r3, #1
 8005ac2:	d902      	bls.n	8005aca <ui_render_home+0xb6>
            active = '*';
 8005ac4:	232a      	movs	r3, #42	@ 0x2a
 8005ac6:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
        }
        
        if (state != TRX_IDLE) {
 8005aca:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d063      	beq.n	8005b9a <ui_render_home+0x186>
            const PumpDevice *dev = PumpMgr_GetConst(fsm->mgr, trk_id);
 8005ad2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ad4:	685b      	ldr	r3, [r3, #4]
 8005ad6:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8005ada:	4611      	mov	r1, r2
 8005adc:	4618      	mov	r0, r3
 8005ade:	f7fc fc39 	bl	8002354 <PumpMgr_GetConst>
 8005ae2:	62b8      	str	r0, [r7, #40]	@ 0x28
            uint16_t price = dev ? dev->price : 0;
 8005ae4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d003      	beq.n	8005af2 <ui_render_home+0xde>
 8005aea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005aec:	691b      	ldr	r3, [r3, #16]
 8005aee:	b29b      	uxth	r3, r3
 8005af0:	e000      	b.n	8005af4 <ui_render_home+0xe0>
 8005af2:	2300      	movs	r3, #0
 8005af4:	84fb      	strh	r3, [r7, #38]	@ 0x26
            
            snprintf(line, sizeof(line), "%c%c%cTRK%u: P%04u", sel, pause, active, trk_id, price);
 8005af6:	f897 502e 	ldrb.w	r5, [r7, #46]	@ 0x2e
 8005afa:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8005afe:	f897 2034 	ldrb.w	r2, [r7, #52]	@ 0x34
 8005b02:	f897 102f 	ldrb.w	r1, [r7, #47]	@ 0x2f
 8005b06:	8cf8      	ldrh	r0, [r7, #38]	@ 0x26
 8005b08:	f107 0414 	add.w	r4, r7, #20
 8005b0c:	9003      	str	r0, [sp, #12]
 8005b0e:	9102      	str	r1, [sp, #8]
 8005b10:	9201      	str	r2, [sp, #4]
 8005b12:	9300      	str	r3, [sp, #0]
 8005b14:	462b      	mov	r3, r5
 8005b16:	4a35      	ldr	r2, [pc, #212]	@ (8005bec <ui_render_home+0x1d8>)
 8005b18:	2111      	movs	r1, #17
 8005b1a:	4620      	mov	r0, r4
 8005b1c:	f012 fe98 	bl	8018850 <sniprintf>
            ui_line(row++, line);
 8005b20:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8005b24:	1c5a      	adds	r2, r3, #1
 8005b26:	f887 2037 	strb.w	r2, [r7, #55]	@ 0x37
 8005b2a:	f107 0214 	add.w	r2, r7, #20
 8005b2e:	4611      	mov	r1, r2
 8005b30:	4618      	mov	r0, r3
 8005b32:	f7ff ff1e 	bl	8005972 <ui_line>
            
            char vol_str[12];
            format_volume(TrxFSM_GetRealtimeVolume(fsm), vol_str, sizeof(vol_str));
 8005b36:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005b38:	f7ff fef2 	bl	8005920 <TrxFSM_GetRealtimeVolume>
 8005b3c:	f107 0308 	add.w	r3, r7, #8
 8005b40:	220c      	movs	r2, #12
 8005b42:	4619      	mov	r1, r3
 8005b44:	f7ff ff2a 	bl	800599c <format_volume>
            snprintf(line, sizeof(line), "  L: %s", vol_str);
 8005b48:	f107 0308 	add.w	r3, r7, #8
 8005b4c:	f107 0014 	add.w	r0, r7, #20
 8005b50:	4a27      	ldr	r2, [pc, #156]	@ (8005bf0 <ui_render_home+0x1dc>)
 8005b52:	2111      	movs	r1, #17
 8005b54:	f012 fe7c 	bl	8018850 <sniprintf>
            ui_line(row++, line);
 8005b58:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8005b5c:	1c5a      	adds	r2, r3, #1
 8005b5e:	f887 2037 	strb.w	r2, [r7, #55]	@ 0x37
 8005b62:	f107 0214 	add.w	r2, r7, #20
 8005b66:	4611      	mov	r1, r2
 8005b68:	4618      	mov	r0, r3
 8005b6a:	f7ff ff02 	bl	8005972 <ui_line>
            
            snprintf(line, sizeof(line), "  P: %06lu", (unsigned long)TrxFSM_GetRealtimeMoney(fsm));
 8005b6e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005b70:	f7ff fee7 	bl	8005942 <TrxFSM_GetRealtimeMoney>
 8005b74:	4603      	mov	r3, r0
 8005b76:	f107 0014 	add.w	r0, r7, #20
 8005b7a:	4a1e      	ldr	r2, [pc, #120]	@ (8005bf4 <ui_render_home+0x1e0>)
 8005b7c:	2111      	movs	r1, #17
 8005b7e:	f012 fe67 	bl	8018850 <sniprintf>
            ui_line(row++, line);
 8005b82:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8005b86:	1c5a      	adds	r2, r3, #1
 8005b88:	f887 2037 	strb.w	r2, [r7, #55]	@ 0x37
 8005b8c:	f107 0214 	add.w	r2, r7, #20
 8005b90:	4611      	mov	r1, r2
 8005b92:	4618      	mov	r0, r3
 8005b94:	f7ff feed 	bl	8005972 <ui_line>
 8005b98:	e018      	b.n	8005bcc <ui_render_home+0x1b8>
        } else {
            snprintf(line, sizeof(line), "%cTRK%u", sel, trk_id);
 8005b9a:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8005b9e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005ba2:	f107 0014 	add.w	r0, r7, #20
 8005ba6:	9300      	str	r3, [sp, #0]
 8005ba8:	4613      	mov	r3, r2
 8005baa:	4a13      	ldr	r2, [pc, #76]	@ (8005bf8 <ui_render_home+0x1e4>)
 8005bac:	2111      	movs	r1, #17
 8005bae:	f012 fe4f 	bl	8018850 <sniprintf>
            ui_line(row++, line);
 8005bb2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8005bb6:	1c5a      	adds	r2, r3, #1
 8005bb8:	f887 2037 	strb.w	r2, [r7, #55]	@ 0x37
 8005bbc:	f107 0214 	add.w	r2, r7, #20
 8005bc0:	4611      	mov	r1, r2
 8005bc2:	4618      	mov	r0, r3
 8005bc4:	f7ff fed5 	bl	8005972 <ui_line>
 8005bc8:	e000      	b.n	8005bcc <ui_render_home+0x1b8>
        if (!fsm) continue;
 8005bca:	bf00      	nop
    for (uint8_t i = 0; i < 2; i++) {
 8005bcc:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8005bd0:	3301      	adds	r3, #1
 8005bd2:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 8005bd6:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8005bda:	2b01      	cmp	r3, #1
 8005bdc:	f67f af27 	bls.w	8005a2e <ui_render_home+0x1a>
        }
    }
    
    SSD1309_UpdateScreen();
 8005be0:	f7fe fe20 	bl	8004824 <SSD1309_UpdateScreen>
}
 8005be4:	bf00      	nop
 8005be6:	3738      	adds	r7, #56	@ 0x38
 8005be8:	46bd      	mov	sp, r7
 8005bea:	bdb0      	pop	{r4, r5, r7, pc}
 8005bec:	080194f4 	.word	0x080194f4
 8005bf0:	08019508 	.word	0x08019508
 8005bf4:	08019510 	.word	0x08019510
 8005bf8:	0801951c 	.word	0x0801951c

08005bfc <ui_handle_home>:

static bool ui_handle_home(UI_Context *ui, char key)
{
 8005bfc:	b580      	push	{r7, lr}
 8005bfe:	b08a      	sub	sp, #40	@ 0x28
 8005c00:	af00      	add	r7, sp, #0
 8005c02:	6078      	str	r0, [r7, #4]
 8005c04:	460b      	mov	r3, r1
 8005c06:	70fb      	strb	r3, [r7, #3]
    if (key == KEY_TIM) {
 8005c08:	78fb      	ldrb	r3, [r7, #3]
 8005c0a:	2b42      	cmp	r3, #66	@ 0x42
 8005c0c:	d104      	bne.n	8005c18 <ui_handle_home+0x1c>
        ui->active_pump_id = 1;
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	2201      	movs	r2, #1
 8005c12:	735a      	strb	r2, [r3, #13]
        return true;
 8005c14:	2301      	movs	r3, #1
 8005c16:	e0a1      	b.n	8005d5c <ui_handle_home+0x160>
    }
    else if (key == KEY_SEL) {
 8005c18:	78fb      	ldrb	r3, [r7, #3]
 8005c1a:	2b43      	cmp	r3, #67	@ 0x43
 8005c1c:	d104      	bne.n	8005c28 <ui_handle_home+0x2c>
        ui->active_pump_id = 2;
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	2202      	movs	r2, #2
 8005c22:	735a      	strb	r2, [r3, #13]
        return true;
 8005c24:	2301      	movs	r3, #1
 8005c26:	e099      	b.n	8005d5c <ui_handle_home+0x160>
    }
    else if (key == KEY_PRI) {
 8005c28:	78fb      	ldrb	r3, [r7, #3]
 8005c2a:	2b44      	cmp	r3, #68	@ 0x44
 8005c2c:	d107      	bne.n	8005c3e <ui_handle_home+0x42>
        ui->selected_mode = 0;
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	2200      	movs	r2, #0
 8005c32:	75da      	strb	r2, [r3, #23]
        ui->screen = UI_SCREEN_SELECT_MODE;
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	2201      	movs	r2, #1
 8005c38:	731a      	strb	r2, [r3, #12]
        return true;
 8005c3a:	2301      	movs	r3, #1
 8005c3c:	e08e      	b.n	8005d5c <ui_handle_home+0x160>
    }
    else if (key == KEY_TOT) {
 8005c3e:	78fb      	ldrb	r3, [r7, #3]
 8005c40:	2b41      	cmp	r3, #65	@ 0x41
 8005c42:	d14e      	bne.n	8005ce2 <ui_handle_home+0xe6>
        ui->screen = UI_SCREEN_TOTALIZER;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	2204      	movs	r2, #4
 8005c48:	731a      	strb	r2, [r3, #12]
        
        /* Request totalizers */
        if (ui->trk1_fsm && ui->trk1_fsm->gkl) {
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d020      	beq.n	8005c94 <ui_handle_home+0x98>
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	689b      	ldr	r3, [r3, #8]
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d01b      	beq.n	8005c94 <ui_handle_home+0x98>
            GKL_Link *gkl = &ui->trk1_fsm->gkl->link;
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	689b      	ldr	r3, [r3, #8]
 8005c62:	61bb      	str	r3, [r7, #24]
            const PumpDevice *dev = PumpMgr_GetConst(ui->trk1_fsm->mgr, 1);
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	685b      	ldr	r3, [r3, #4]
 8005c6a:	2101      	movs	r1, #1
 8005c6c:	4618      	mov	r0, r3
 8005c6e:	f7fc fb71 	bl	8002354 <PumpMgr_GetConst>
 8005c72:	6178      	str	r0, [r7, #20]
            if (dev && gkl->state == GKL_STATE_IDLE) {
 8005c74:	697b      	ldr	r3, [r7, #20]
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d00c      	beq.n	8005c94 <ui_handle_home+0x98>
 8005c7a:	69bb      	ldr	r3, [r7, #24]
 8005c7c:	791b      	ldrb	r3, [r3, #4]
 8005c7e:	b2db      	uxtb	r3, r3
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d107      	bne.n	8005c94 <ui_handle_home+0x98>
                PumpTrans_ReadTotalizer(gkl, dev->ctrl_addr, dev->slave_addr, 0);
 8005c84:	697b      	ldr	r3, [r7, #20]
 8005c86:	7b19      	ldrb	r1, [r3, #12]
 8005c88:	697b      	ldr	r3, [r7, #20]
 8005c8a:	7b5a      	ldrb	r2, [r3, #13]
 8005c8c:	2300      	movs	r3, #0
 8005c8e:	69b8      	ldr	r0, [r7, #24]
 8005c90:	f7fe f83d 	bl	8003d0e <PumpTrans_ReadTotalizer>
            }
        }
        if (ui->trk2_fsm && ui->trk2_fsm->gkl) {
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	685b      	ldr	r3, [r3, #4]
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d020      	beq.n	8005cde <ui_handle_home+0xe2>
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	685b      	ldr	r3, [r3, #4]
 8005ca0:	689b      	ldr	r3, [r3, #8]
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d01b      	beq.n	8005cde <ui_handle_home+0xe2>
            GKL_Link *gkl = &ui->trk2_fsm->gkl->link;
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	685b      	ldr	r3, [r3, #4]
 8005caa:	689b      	ldr	r3, [r3, #8]
 8005cac:	613b      	str	r3, [r7, #16]
            const PumpDevice *dev = PumpMgr_GetConst(ui->trk2_fsm->mgr, 2);
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	685b      	ldr	r3, [r3, #4]
 8005cb2:	685b      	ldr	r3, [r3, #4]
 8005cb4:	2102      	movs	r1, #2
 8005cb6:	4618      	mov	r0, r3
 8005cb8:	f7fc fb4c 	bl	8002354 <PumpMgr_GetConst>
 8005cbc:	60f8      	str	r0, [r7, #12]
            if (dev && gkl->state == GKL_STATE_IDLE) {
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d00c      	beq.n	8005cde <ui_handle_home+0xe2>
 8005cc4:	693b      	ldr	r3, [r7, #16]
 8005cc6:	791b      	ldrb	r3, [r3, #4]
 8005cc8:	b2db      	uxtb	r3, r3
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d107      	bne.n	8005cde <ui_handle_home+0xe2>
                PumpTrans_ReadTotalizer(gkl, dev->ctrl_addr, dev->slave_addr, 0);
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	7b19      	ldrb	r1, [r3, #12]
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	7b5a      	ldrb	r2, [r3, #13]
 8005cd6:	2300      	movs	r3, #0
 8005cd8:	6938      	ldr	r0, [r7, #16]
 8005cda:	f7fe f818 	bl	8003d0e <PumpTrans_ReadTotalizer>
            }
        }
        return true;
 8005cde:	2301      	movs	r3, #1
 8005ce0:	e03c      	b.n	8005d5c <ui_handle_home+0x160>
    }
    else if (key == KEY_RES) {
 8005ce2:	78fb      	ldrb	r3, [r7, #3]
 8005ce4:	2b45      	cmp	r3, #69	@ 0x45
 8005ce6:	d123      	bne.n	8005d30 <ui_handle_home+0x134>
        TransactionFSM *fsm = ui_get_fsm(ui);
 8005ce8:	6878      	ldr	r0, [r7, #4]
 8005cea:	f7ff fe7f 	bl	80059ec <ui_get_fsm>
 8005cee:	6238      	str	r0, [r7, #32]
        if (fsm) {
 8005cf0:	6a3b      	ldr	r3, [r7, #32]
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d01a      	beq.n	8005d2c <ui_handle_home+0x130>
            TrxState state = TrxFSM_GetState(fsm);
 8005cf6:	6a38      	ldr	r0, [r7, #32]
 8005cf8:	f7ff fe01 	bl	80058fe <TrxFSM_GetState>
 8005cfc:	4603      	mov	r3, r0
 8005cfe:	77fb      	strb	r3, [r7, #31]
            if (state == TRX_DISPENSING) {
 8005d00:	7ffb      	ldrb	r3, [r7, #31]
 8005d02:	2b03      	cmp	r3, #3
 8005d04:	d103      	bne.n	8005d0e <ui_handle_home+0x112>
                TrxFSM_Pause(fsm);
 8005d06:	6a38      	ldr	r0, [r7, #32]
 8005d08:	f7ff fd26 	bl	8005758 <TrxFSM_Pause>
 8005d0c:	e00e      	b.n	8005d2c <ui_handle_home+0x130>
            }
            else if (state == TRX_PAUSED || state == TRX_COMPLETE || 
 8005d0e:	7ffb      	ldrb	r3, [r7, #31]
 8005d10:	2b04      	cmp	r3, #4
 8005d12:	d008      	beq.n	8005d26 <ui_handle_home+0x12a>
 8005d14:	7ffb      	ldrb	r3, [r7, #31]
 8005d16:	2b05      	cmp	r3, #5
 8005d18:	d005      	beq.n	8005d26 <ui_handle_home+0x12a>
 8005d1a:	7ffb      	ldrb	r3, [r7, #31]
 8005d1c:	2b02      	cmp	r3, #2
 8005d1e:	d002      	beq.n	8005d26 <ui_handle_home+0x12a>
                     state == TRX_ARMED || state == TRX_PRESET_SENT) {
 8005d20:	7ffb      	ldrb	r3, [r7, #31]
 8005d22:	2b01      	cmp	r3, #1
 8005d24:	d102      	bne.n	8005d2c <ui_handle_home+0x130>
                TrxFSM_Cancel(fsm);
 8005d26:	6a38      	ldr	r0, [r7, #32]
 8005d28:	f7ff fd92 	bl	8005850 <TrxFSM_Cancel>
            }
        }
        return true;
 8005d2c:	2301      	movs	r3, #1
 8005d2e:	e015      	b.n	8005d5c <ui_handle_home+0x160>
    }
    else if (key == KEY_OK) {
 8005d30:	78fb      	ldrb	r3, [r7, #3]
 8005d32:	2b4b      	cmp	r3, #75	@ 0x4b
 8005d34:	d111      	bne.n	8005d5a <ui_handle_home+0x15e>
        TransactionFSM *fsm = ui_get_fsm(ui);
 8005d36:	6878      	ldr	r0, [r7, #4]
 8005d38:	f7ff fe58 	bl	80059ec <ui_get_fsm>
 8005d3c:	6278      	str	r0, [r7, #36]	@ 0x24
        if (fsm && TrxFSM_GetState(fsm) == TRX_PAUSED) {
 8005d3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d008      	beq.n	8005d56 <ui_handle_home+0x15a>
 8005d44:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005d46:	f7ff fdda 	bl	80058fe <TrxFSM_GetState>
 8005d4a:	4603      	mov	r3, r0
 8005d4c:	2b04      	cmp	r3, #4
 8005d4e:	d102      	bne.n	8005d56 <ui_handle_home+0x15a>
            TrxFSM_Resume(fsm);
 8005d50:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005d52:	f7ff fd3f 	bl	80057d4 <TrxFSM_Resume>
        }
        return true;
 8005d56:	2301      	movs	r3, #1
 8005d58:	e000      	b.n	8005d5c <ui_handle_home+0x160>
    }
    return false;
 8005d5a:	2300      	movs	r3, #0
}
 8005d5c:	4618      	mov	r0, r3
 8005d5e:	3728      	adds	r7, #40	@ 0x28
 8005d60:	46bd      	mov	sp, r7
 8005d62:	bd80      	pop	{r7, pc}

08005d64 <ui_render_select_mode>:

/* ========== SELECT MODE ========== */
static void ui_render_select_mode(UI_Context *ui)
{
 8005d64:	b580      	push	{r7, lr}
 8005d66:	b088      	sub	sp, #32
 8005d68:	af00      	add	r7, sp, #0
 8005d6a:	6078      	str	r0, [r7, #4]
    ui_clear();
 8005d6c:	f7ff fdfa 	bl	8005964 <ui_clear>
    
    char line[17];
    snprintf(line, sizeof(line), "TRK%u: MODE", ui->active_pump_id);
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	7b5b      	ldrb	r3, [r3, #13]
 8005d74:	f107 000c 	add.w	r0, r7, #12
 8005d78:	4a1e      	ldr	r2, [pc, #120]	@ (8005df4 <ui_render_select_mode+0x90>)
 8005d7a:	2111      	movs	r1, #17
 8005d7c:	f012 fd68 	bl	8018850 <sniprintf>
    ui_line(0, line);
 8005d80:	f107 030c 	add.w	r3, r7, #12
 8005d84:	4619      	mov	r1, r3
 8005d86:	2000      	movs	r0, #0
 8005d88:	f7ff fdf3 	bl	8005972 <ui_line>
    ui_line(1, "");
 8005d8c:	491a      	ldr	r1, [pc, #104]	@ (8005df8 <ui_render_select_mode+0x94>)
 8005d8e:	2001      	movs	r0, #1
 8005d90:	f7ff fdef 	bl	8005972 <ui_line>
    ui_line(2, (ui->selected_mode == 0) ? ">L: LITERS" : " L: LITERS");
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	7ddb      	ldrb	r3, [r3, #23]
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d101      	bne.n	8005da0 <ui_render_select_mode+0x3c>
 8005d9c:	4b17      	ldr	r3, [pc, #92]	@ (8005dfc <ui_render_select_mode+0x98>)
 8005d9e:	e000      	b.n	8005da2 <ui_render_select_mode+0x3e>
 8005da0:	4b17      	ldr	r3, [pc, #92]	@ (8005e00 <ui_render_select_mode+0x9c>)
 8005da2:	4619      	mov	r1, r3
 8005da4:	2002      	movs	r0, #2
 8005da6:	f7ff fde4 	bl	8005972 <ui_line>
    ui_line(3, (ui->selected_mode == 1) ? ">P: MONEY"  : " P: MONEY");
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	7ddb      	ldrb	r3, [r3, #23]
 8005dae:	2b01      	cmp	r3, #1
 8005db0:	d101      	bne.n	8005db6 <ui_render_select_mode+0x52>
 8005db2:	4b14      	ldr	r3, [pc, #80]	@ (8005e04 <ui_render_select_mode+0xa0>)
 8005db4:	e000      	b.n	8005db8 <ui_render_select_mode+0x54>
 8005db6:	4b14      	ldr	r3, [pc, #80]	@ (8005e08 <ui_render_select_mode+0xa4>)
 8005db8:	4619      	mov	r1, r3
 8005dba:	2003      	movs	r0, #3
 8005dbc:	f7ff fdd9 	bl	8005972 <ui_line>
    ui_line(4, (ui->selected_mode == 2) ? ">F: FULL"   : " F: FULL");
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	7ddb      	ldrb	r3, [r3, #23]
 8005dc4:	2b02      	cmp	r3, #2
 8005dc6:	d101      	bne.n	8005dcc <ui_render_select_mode+0x68>
 8005dc8:	4b10      	ldr	r3, [pc, #64]	@ (8005e0c <ui_render_select_mode+0xa8>)
 8005dca:	e000      	b.n	8005dce <ui_render_select_mode+0x6a>
 8005dcc:	4b10      	ldr	r3, [pc, #64]	@ (8005e10 <ui_render_select_mode+0xac>)
 8005dce:	4619      	mov	r1, r3
 8005dd0:	2004      	movs	r0, #4
 8005dd2:	f7ff fdce 	bl	8005972 <ui_line>
    ui_line(6, "SEL:next");
 8005dd6:	490f      	ldr	r1, [pc, #60]	@ (8005e14 <ui_render_select_mode+0xb0>)
 8005dd8:	2006      	movs	r0, #6
 8005dda:	f7ff fdca 	bl	8005972 <ui_line>
    ui_line(7, "OK:ok ESC:back");
 8005dde:	490e      	ldr	r1, [pc, #56]	@ (8005e18 <ui_render_select_mode+0xb4>)
 8005de0:	2007      	movs	r0, #7
 8005de2:	f7ff fdc6 	bl	8005972 <ui_line>
    
    SSD1309_UpdateScreen();
 8005de6:	f7fe fd1d 	bl	8004824 <SSD1309_UpdateScreen>
}
 8005dea:	bf00      	nop
 8005dec:	3720      	adds	r7, #32
 8005dee:	46bd      	mov	sp, r7
 8005df0:	bd80      	pop	{r7, pc}
 8005df2:	bf00      	nop
 8005df4:	08019524 	.word	0x08019524
 8005df8:	08019530 	.word	0x08019530
 8005dfc:	08019534 	.word	0x08019534
 8005e00:	08019540 	.word	0x08019540
 8005e04:	0801954c 	.word	0x0801954c
 8005e08:	08019558 	.word	0x08019558
 8005e0c:	08019564 	.word	0x08019564
 8005e10:	08019570 	.word	0x08019570
 8005e14:	0801957c 	.word	0x0801957c
 8005e18:	08019588 	.word	0x08019588

08005e1c <ui_handle_select_mode>:

static bool ui_handle_select_mode(UI_Context *ui, char key)
{
 8005e1c:	b580      	push	{r7, lr}
 8005e1e:	b086      	sub	sp, #24
 8005e20:	af00      	add	r7, sp, #0
 8005e22:	6078      	str	r0, [r7, #4]
 8005e24:	460b      	mov	r3, r1
 8005e26:	70fb      	strb	r3, [r7, #3]
    if (key == KEY_SEL || key == KEY_PRI) {
 8005e28:	78fb      	ldrb	r3, [r7, #3]
 8005e2a:	2b43      	cmp	r3, #67	@ 0x43
 8005e2c:	d002      	beq.n	8005e34 <ui_handle_select_mode+0x18>
 8005e2e:	78fb      	ldrb	r3, [r7, #3]
 8005e30:	2b44      	cmp	r3, #68	@ 0x44
 8005e32:	d110      	bne.n	8005e56 <ui_handle_select_mode+0x3a>
        ui->selected_mode = (ui->selected_mode + 1) % 3;
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	7ddb      	ldrb	r3, [r3, #23]
 8005e38:	1c5a      	adds	r2, r3, #1
 8005e3a:	4b32      	ldr	r3, [pc, #200]	@ (8005f04 <ui_handle_select_mode+0xe8>)
 8005e3c:	fb83 3102 	smull	r3, r1, r3, r2
 8005e40:	17d3      	asrs	r3, r2, #31
 8005e42:	1ac9      	subs	r1, r1, r3
 8005e44:	460b      	mov	r3, r1
 8005e46:	005b      	lsls	r3, r3, #1
 8005e48:	440b      	add	r3, r1
 8005e4a:	1ad1      	subs	r1, r2, r3
 8005e4c:	b2ca      	uxtb	r2, r1
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	75da      	strb	r2, [r3, #23]
        return true;
 8005e52:	2301      	movs	r3, #1
 8005e54:	e051      	b.n	8005efa <ui_handle_select_mode+0xde>
    }
    else if (key == KEY_OK) {
 8005e56:	78fb      	ldrb	r3, [r7, #3]
 8005e58:	2b4b      	cmp	r3, #75	@ 0x4b
 8005e5a:	d145      	bne.n	8005ee8 <ui_handle_select_mode+0xcc>
        if (ui->selected_mode == 0) {
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	7ddb      	ldrb	r3, [r3, #23]
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d10d      	bne.n	8005e80 <ui_handle_select_mode+0x64>
            ui->screen = UI_SCREEN_PRESET_VOLUME;
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	2202      	movs	r2, #2
 8005e68:	731a      	strb	r2, [r3, #12]
            ui->edit_len = 0;
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	2200      	movs	r2, #0
 8005e6e:	759a      	strb	r2, [r3, #22]
            memset(ui->edit_buf, 0, sizeof(ui->edit_buf));
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	330e      	adds	r3, #14
 8005e74:	2208      	movs	r2, #8
 8005e76:	2100      	movs	r1, #0
 8005e78:	4618      	mov	r0, r3
 8005e7a:	f012 fd41 	bl	8018900 <memset>
 8005e7e:	e031      	b.n	8005ee4 <ui_handle_select_mode+0xc8>
        } else if (ui->selected_mode == 1) {
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	7ddb      	ldrb	r3, [r3, #23]
 8005e84:	2b01      	cmp	r3, #1
 8005e86:	d10d      	bne.n	8005ea4 <ui_handle_select_mode+0x88>
            ui->screen = UI_SCREEN_PRESET_MONEY;
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	2203      	movs	r2, #3
 8005e8c:	731a      	strb	r2, [r3, #12]
            ui->edit_len = 0;
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	2200      	movs	r2, #0
 8005e92:	759a      	strb	r2, [r3, #22]
            memset(ui->edit_buf, 0, sizeof(ui->edit_buf));
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	330e      	adds	r3, #14
 8005e98:	2208      	movs	r2, #8
 8005e9a:	2100      	movs	r1, #0
 8005e9c:	4618      	mov	r0, r3
 8005e9e:	f012 fd2f 	bl	8018900 <memset>
 8005ea2:	e01f      	b.n	8005ee4 <ui_handle_select_mode+0xc8>
        } else {
            /* Full tank */
            TransactionFSM *fsm = ui_get_fsm(ui);
 8005ea4:	6878      	ldr	r0, [r7, #4]
 8005ea6:	f7ff fda1 	bl	80059ec <ui_get_fsm>
 8005eaa:	6178      	str	r0, [r7, #20]
            if (fsm) {
 8005eac:	697b      	ldr	r3, [r7, #20]
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d015      	beq.n	8005ede <ui_handle_select_mode+0xc2>
                const PumpDevice *dev = PumpMgr_GetConst(fsm->mgr, fsm->pump_id);
 8005eb2:	697b      	ldr	r3, [r7, #20]
 8005eb4:	685a      	ldr	r2, [r3, #4]
 8005eb6:	697b      	ldr	r3, [r7, #20]
 8005eb8:	781b      	ldrb	r3, [r3, #0]
 8005eba:	4619      	mov	r1, r3
 8005ebc:	4610      	mov	r0, r2
 8005ebe:	f7fc fa49 	bl	8002354 <PumpMgr_GetConst>
 8005ec2:	6138      	str	r0, [r7, #16]
                if (dev) {
 8005ec4:	693b      	ldr	r3, [r7, #16]
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d009      	beq.n	8005ede <ui_handle_select_mode+0xc2>
                    uint32_t max_volume_dL = (999999UL * 10UL) / dev->price;
 8005eca:	693b      	ldr	r3, [r7, #16]
 8005ecc:	691b      	ldr	r3, [r3, #16]
 8005ece:	4a0e      	ldr	r2, [pc, #56]	@ (8005f08 <ui_handle_select_mode+0xec>)
 8005ed0:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ed4:	60fb      	str	r3, [r7, #12]
                    TrxFSM_StartVolume(fsm, max_volume_dL);
 8005ed6:	68f9      	ldr	r1, [r7, #12]
 8005ed8:	6978      	ldr	r0, [r7, #20]
 8005eda:	f7ff fb97 	bl	800560c <TrxFSM_StartVolume>
                }
            }
            ui->screen = UI_SCREEN_HOME;
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	2200      	movs	r2, #0
 8005ee2:	731a      	strb	r2, [r3, #12]
        }
        return true;
 8005ee4:	2301      	movs	r3, #1
 8005ee6:	e008      	b.n	8005efa <ui_handle_select_mode+0xde>
    }
    else if (key == KEY_ESC) {
 8005ee8:	78fb      	ldrb	r3, [r7, #3]
 8005eea:	2b46      	cmp	r3, #70	@ 0x46
 8005eec:	d104      	bne.n	8005ef8 <ui_handle_select_mode+0xdc>
        ui->screen = UI_SCREEN_HOME;
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	2200      	movs	r2, #0
 8005ef2:	731a      	strb	r2, [r3, #12]
        return true;
 8005ef4:	2301      	movs	r3, #1
 8005ef6:	e000      	b.n	8005efa <ui_handle_select_mode+0xde>
    }
    return false;
 8005ef8:	2300      	movs	r3, #0
}
 8005efa:	4618      	mov	r0, r3
 8005efc:	3718      	adds	r7, #24
 8005efe:	46bd      	mov	sp, r7
 8005f00:	bd80      	pop	{r7, pc}
 8005f02:	bf00      	nop
 8005f04:	55555556 	.word	0x55555556
 8005f08:	00989676 	.word	0x00989676

08005f0c <ui_render_preset_volume>:

/* ========== PRESET VOLUME ========== */
static void ui_render_preset_volume(UI_Context *ui)
{
 8005f0c:	b580      	push	{r7, lr}
 8005f0e:	b08a      	sub	sp, #40	@ 0x28
 8005f10:	af00      	add	r7, sp, #0
 8005f12:	6078      	str	r0, [r7, #4]
    ui_clear();
 8005f14:	f7ff fd26 	bl	8005964 <ui_clear>
    
    char line[17];
    snprintf(line, sizeof(line), "TRK%u: VOLUME", ui->active_pump_id);
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	7b5b      	ldrb	r3, [r3, #13]
 8005f1c:	f107 0014 	add.w	r0, r7, #20
 8005f20:	4a21      	ldr	r2, [pc, #132]	@ (8005fa8 <ui_render_preset_volume+0x9c>)
 8005f22:	2111      	movs	r1, #17
 8005f24:	f012 fc94 	bl	8018850 <sniprintf>
    ui_line(0, line);
 8005f28:	f107 0314 	add.w	r3, r7, #20
 8005f2c:	4619      	mov	r1, r3
 8005f2e:	2000      	movs	r0, #0
 8005f30:	f7ff fd1f 	bl	8005972 <ui_line>
    ui_line(1, "");
 8005f34:	491d      	ldr	r1, [pc, #116]	@ (8005fac <ui_render_preset_volume+0xa0>)
 8005f36:	2001      	movs	r0, #1
 8005f38:	f7ff fd1b 	bl	8005972 <ui_line>
    
    char vol_str[8] = "0";
 8005f3c:	2330      	movs	r3, #48	@ 0x30
 8005f3e:	60fb      	str	r3, [r7, #12]
 8005f40:	2300      	movs	r3, #0
 8005f42:	613b      	str	r3, [r7, #16]
    if (ui->edit_len > 0) {
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	7d9b      	ldrb	r3, [r3, #22]
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d011      	beq.n	8005f70 <ui_render_preset_volume+0x64>
        strncpy(vol_str, ui->edit_buf, ui->edit_len);
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	f103 010e 	add.w	r1, r3, #14
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	7d9b      	ldrb	r3, [r3, #22]
 8005f56:	461a      	mov	r2, r3
 8005f58:	f107 030c 	add.w	r3, r7, #12
 8005f5c:	4618      	mov	r0, r3
 8005f5e:	f012 fcd7 	bl	8018910 <strncpy>
        vol_str[ui->edit_len] = '\0';
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	7d9b      	ldrb	r3, [r3, #22]
 8005f66:	3328      	adds	r3, #40	@ 0x28
 8005f68:	443b      	add	r3, r7
 8005f6a:	2200      	movs	r2, #0
 8005f6c:	f803 2c1c 	strb.w	r2, [r3, #-28]
    }
    
    snprintf(line, sizeof(line), "L: %s", vol_str);
 8005f70:	f107 030c 	add.w	r3, r7, #12
 8005f74:	f107 0014 	add.w	r0, r7, #20
 8005f78:	4a0d      	ldr	r2, [pc, #52]	@ (8005fb0 <ui_render_preset_volume+0xa4>)
 8005f7a:	2111      	movs	r1, #17
 8005f7c:	f012 fc68 	bl	8018850 <sniprintf>
    ui_line(3, line);
 8005f80:	f107 0314 	add.w	r3, r7, #20
 8005f84:	4619      	mov	r1, r3
 8005f86:	2003      	movs	r0, #3
 8005f88:	f7ff fcf3 	bl	8005972 <ui_line>
    ui_line(6, "0-9,.:digit");
 8005f8c:	4909      	ldr	r1, [pc, #36]	@ (8005fb4 <ui_render_preset_volume+0xa8>)
 8005f8e:	2006      	movs	r0, #6
 8005f90:	f7ff fcef 	bl	8005972 <ui_line>
    ui_line(7, "OK:start RES:clr");
 8005f94:	4908      	ldr	r1, [pc, #32]	@ (8005fb8 <ui_render_preset_volume+0xac>)
 8005f96:	2007      	movs	r0, #7
 8005f98:	f7ff fceb 	bl	8005972 <ui_line>
    
    SSD1309_UpdateScreen();
 8005f9c:	f7fe fc42 	bl	8004824 <SSD1309_UpdateScreen>
}
 8005fa0:	bf00      	nop
 8005fa2:	3728      	adds	r7, #40	@ 0x28
 8005fa4:	46bd      	mov	sp, r7
 8005fa6:	bd80      	pop	{r7, pc}
 8005fa8:	08019598 	.word	0x08019598
 8005fac:	08019530 	.word	0x08019530
 8005fb0:	080195a8 	.word	0x080195a8
 8005fb4:	080195b0 	.word	0x080195b0
 8005fb8:	080195bc 	.word	0x080195bc

08005fbc <ui_handle_preset_volume>:

static bool ui_handle_preset_volume(UI_Context *ui, char key)
{
 8005fbc:	b580      	push	{r7, lr}
 8005fbe:	b088      	sub	sp, #32
 8005fc0:	af00      	add	r7, sp, #0
 8005fc2:	6078      	str	r0, [r7, #4]
 8005fc4:	460b      	mov	r3, r1
 8005fc6:	70fb      	strb	r3, [r7, #3]
    if (key >= '0' && key <= '9') {
 8005fc8:	78fb      	ldrb	r3, [r7, #3]
 8005fca:	2b2f      	cmp	r3, #47	@ 0x2f
 8005fcc:	d91a      	bls.n	8006004 <ui_handle_preset_volume+0x48>
 8005fce:	78fb      	ldrb	r3, [r7, #3]
 8005fd0:	2b39      	cmp	r3, #57	@ 0x39
 8005fd2:	d817      	bhi.n	8006004 <ui_handle_preset_volume+0x48>
        if (ui->edit_len < 6) {
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	7d9b      	ldrb	r3, [r3, #22]
 8005fd8:	2b05      	cmp	r3, #5
 8005fda:	d811      	bhi.n	8006000 <ui_handle_preset_volume+0x44>
            ui->edit_buf[ui->edit_len++] = key;
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	7d9b      	ldrb	r3, [r3, #22]
 8005fe0:	1c5a      	adds	r2, r3, #1
 8005fe2:	b2d1      	uxtb	r1, r2
 8005fe4:	687a      	ldr	r2, [r7, #4]
 8005fe6:	7591      	strb	r1, [r2, #22]
 8005fe8:	461a      	mov	r2, r3
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	4413      	add	r3, r2
 8005fee:	78fa      	ldrb	r2, [r7, #3]
 8005ff0:	739a      	strb	r2, [r3, #14]
            ui->edit_buf[ui->edit_len] = '\0';
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	7d9b      	ldrb	r3, [r3, #22]
 8005ff6:	461a      	mov	r2, r3
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	4413      	add	r3, r2
 8005ffc:	2200      	movs	r2, #0
 8005ffe:	739a      	strb	r2, [r3, #14]
        }
        return true;
 8006000:	2301      	movs	r3, #1
 8006002:	e0b7      	b.n	8006174 <ui_handle_preset_volume+0x1b8>
    }
    else if (key == '.') {
 8006004:	78fb      	ldrb	r3, [r7, #3]
 8006006:	2b2e      	cmp	r3, #46	@ 0x2e
 8006008:	d133      	bne.n	8006072 <ui_handle_preset_volume+0xb6>
        if (ui->edit_len < 6) {
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	7d9b      	ldrb	r3, [r3, #22]
 800600e:	2b05      	cmp	r3, #5
 8006010:	d82d      	bhi.n	800606e <ui_handle_preset_volume+0xb2>
            bool has_dot = false;
 8006012:	2300      	movs	r3, #0
 8006014:	77fb      	strb	r3, [r7, #31]
            for (uint8_t i = 0; i < ui->edit_len; i++) {
 8006016:	2300      	movs	r3, #0
 8006018:	77bb      	strb	r3, [r7, #30]
 800601a:	e00b      	b.n	8006034 <ui_handle_preset_volume+0x78>
                if (ui->edit_buf[i] == '.') { has_dot = true; break; }
 800601c:	7fbb      	ldrb	r3, [r7, #30]
 800601e:	687a      	ldr	r2, [r7, #4]
 8006020:	4413      	add	r3, r2
 8006022:	7b9b      	ldrb	r3, [r3, #14]
 8006024:	2b2e      	cmp	r3, #46	@ 0x2e
 8006026:	d102      	bne.n	800602e <ui_handle_preset_volume+0x72>
 8006028:	2301      	movs	r3, #1
 800602a:	77fb      	strb	r3, [r7, #31]
 800602c:	e007      	b.n	800603e <ui_handle_preset_volume+0x82>
            for (uint8_t i = 0; i < ui->edit_len; i++) {
 800602e:	7fbb      	ldrb	r3, [r7, #30]
 8006030:	3301      	adds	r3, #1
 8006032:	77bb      	strb	r3, [r7, #30]
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	7d9b      	ldrb	r3, [r3, #22]
 8006038:	7fba      	ldrb	r2, [r7, #30]
 800603a:	429a      	cmp	r2, r3
 800603c:	d3ee      	bcc.n	800601c <ui_handle_preset_volume+0x60>
            }
            if (!has_dot) {
 800603e:	7ffb      	ldrb	r3, [r7, #31]
 8006040:	f083 0301 	eor.w	r3, r3, #1
 8006044:	b2db      	uxtb	r3, r3
 8006046:	2b00      	cmp	r3, #0
 8006048:	d011      	beq.n	800606e <ui_handle_preset_volume+0xb2>
                ui->edit_buf[ui->edit_len++] = '.';
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	7d9b      	ldrb	r3, [r3, #22]
 800604e:	1c5a      	adds	r2, r3, #1
 8006050:	b2d1      	uxtb	r1, r2
 8006052:	687a      	ldr	r2, [r7, #4]
 8006054:	7591      	strb	r1, [r2, #22]
 8006056:	461a      	mov	r2, r3
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	4413      	add	r3, r2
 800605c:	222e      	movs	r2, #46	@ 0x2e
 800605e:	739a      	strb	r2, [r3, #14]
                ui->edit_buf[ui->edit_len] = '\0';
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	7d9b      	ldrb	r3, [r3, #22]
 8006064:	461a      	mov	r2, r3
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	4413      	add	r3, r2
 800606a:	2200      	movs	r2, #0
 800606c:	739a      	strb	r2, [r3, #14]
            }
        }
        return true;
 800606e:	2301      	movs	r3, #1
 8006070:	e080      	b.n	8006174 <ui_handle_preset_volume+0x1b8>
    }
    else if (key == KEY_RES) {
 8006072:	78fb      	ldrb	r3, [r7, #3]
 8006074:	2b45      	cmp	r3, #69	@ 0x45
 8006076:	d10b      	bne.n	8006090 <ui_handle_preset_volume+0xd4>
        ui->edit_len = 0;
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	2200      	movs	r2, #0
 800607c:	759a      	strb	r2, [r3, #22]
        memset(ui->edit_buf, 0, sizeof(ui->edit_buf));
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	330e      	adds	r3, #14
 8006082:	2208      	movs	r2, #8
 8006084:	2100      	movs	r1, #0
 8006086:	4618      	mov	r0, r3
 8006088:	f012 fc3a 	bl	8018900 <memset>
        return true;
 800608c:	2301      	movs	r3, #1
 800608e:	e071      	b.n	8006174 <ui_handle_preset_volume+0x1b8>
    }
    else if (key == KEY_OK) {
 8006090:	78fb      	ldrb	r3, [r7, #3]
 8006092:	2b4b      	cmp	r3, #75	@ 0x4b
 8006094:	d165      	bne.n	8006162 <ui_handle_preset_volume+0x1a6>
        if (ui->edit_len > 0) {
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	7d9b      	ldrb	r3, [r3, #22]
 800609a:	2b00      	cmp	r3, #0
 800609c:	d05f      	beq.n	800615e <ui_handle_preset_volume+0x1a2>
            /* Parse: "25.5"  255 dL */
            uint32_t int_part = 0, frac_part = 0;
 800609e:	2300      	movs	r3, #0
 80060a0:	61bb      	str	r3, [r7, #24]
 80060a2:	2300      	movs	r3, #0
 80060a4:	617b      	str	r3, [r7, #20]
            bool after_dot = false;
 80060a6:	2300      	movs	r3, #0
 80060a8:	74fb      	strb	r3, [r7, #19]
            uint8_t frac_digits = 0;
 80060aa:	2300      	movs	r3, #0
 80060ac:	74bb      	strb	r3, [r7, #18]
            
            for (uint8_t i = 0; i < ui->edit_len; i++) {
 80060ae:	2300      	movs	r3, #0
 80060b0:	747b      	strb	r3, [r7, #17]
 80060b2:	e02f      	b.n	8006114 <ui_handle_preset_volume+0x158>
                if (ui->edit_buf[i] == '.') {
 80060b4:	7c7b      	ldrb	r3, [r7, #17]
 80060b6:	687a      	ldr	r2, [r7, #4]
 80060b8:	4413      	add	r3, r2
 80060ba:	7b9b      	ldrb	r3, [r3, #14]
 80060bc:	2b2e      	cmp	r3, #46	@ 0x2e
 80060be:	d102      	bne.n	80060c6 <ui_handle_preset_volume+0x10a>
                    after_dot = true;
 80060c0:	2301      	movs	r3, #1
 80060c2:	74fb      	strb	r3, [r7, #19]
 80060c4:	e023      	b.n	800610e <ui_handle_preset_volume+0x152>
                } else if (!after_dot) {
 80060c6:	7cfb      	ldrb	r3, [r7, #19]
 80060c8:	f083 0301 	eor.w	r3, r3, #1
 80060cc:	b2db      	uxtb	r3, r3
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d00d      	beq.n	80060ee <ui_handle_preset_volume+0x132>
                    int_part = int_part * 10 + (ui->edit_buf[i] - '0');
 80060d2:	69ba      	ldr	r2, [r7, #24]
 80060d4:	4613      	mov	r3, r2
 80060d6:	009b      	lsls	r3, r3, #2
 80060d8:	4413      	add	r3, r2
 80060da:	005b      	lsls	r3, r3, #1
 80060dc:	4619      	mov	r1, r3
 80060de:	7c7b      	ldrb	r3, [r7, #17]
 80060e0:	687a      	ldr	r2, [r7, #4]
 80060e2:	4413      	add	r3, r2
 80060e4:	7b9b      	ldrb	r3, [r3, #14]
 80060e6:	440b      	add	r3, r1
 80060e8:	3b30      	subs	r3, #48	@ 0x30
 80060ea:	61bb      	str	r3, [r7, #24]
 80060ec:	e00f      	b.n	800610e <ui_handle_preset_volume+0x152>
                } else {
                    frac_part = frac_part * 10 + (ui->edit_buf[i] - '0');
 80060ee:	697a      	ldr	r2, [r7, #20]
 80060f0:	4613      	mov	r3, r2
 80060f2:	009b      	lsls	r3, r3, #2
 80060f4:	4413      	add	r3, r2
 80060f6:	005b      	lsls	r3, r3, #1
 80060f8:	4619      	mov	r1, r3
 80060fa:	7c7b      	ldrb	r3, [r7, #17]
 80060fc:	687a      	ldr	r2, [r7, #4]
 80060fe:	4413      	add	r3, r2
 8006100:	7b9b      	ldrb	r3, [r3, #14]
 8006102:	440b      	add	r3, r1
 8006104:	3b30      	subs	r3, #48	@ 0x30
 8006106:	617b      	str	r3, [r7, #20]
                    frac_digits++;
 8006108:	7cbb      	ldrb	r3, [r7, #18]
 800610a:	3301      	adds	r3, #1
 800610c:	74bb      	strb	r3, [r7, #18]
            for (uint8_t i = 0; i < ui->edit_len; i++) {
 800610e:	7c7b      	ldrb	r3, [r7, #17]
 8006110:	3301      	adds	r3, #1
 8006112:	747b      	strb	r3, [r7, #17]
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	7d9b      	ldrb	r3, [r3, #22]
 8006118:	7c7a      	ldrb	r2, [r7, #17]
 800611a:	429a      	cmp	r2, r3
 800611c:	d3ca      	bcc.n	80060b4 <ui_handle_preset_volume+0xf8>
                }
            }
            
            if (frac_digits > 1) frac_part /= 10;
 800611e:	7cbb      	ldrb	r3, [r7, #18]
 8006120:	2b01      	cmp	r3, #1
 8006122:	d905      	bls.n	8006130 <ui_handle_preset_volume+0x174>
 8006124:	697b      	ldr	r3, [r7, #20]
 8006126:	4a15      	ldr	r2, [pc, #84]	@ (800617c <ui_handle_preset_volume+0x1c0>)
 8006128:	fba2 2303 	umull	r2, r3, r2, r3
 800612c:	08db      	lsrs	r3, r3, #3
 800612e:	617b      	str	r3, [r7, #20]
            uint32_t volume_dL = int_part * 10 + frac_part;
 8006130:	69ba      	ldr	r2, [r7, #24]
 8006132:	4613      	mov	r3, r2
 8006134:	009b      	lsls	r3, r3, #2
 8006136:	4413      	add	r3, r2
 8006138:	005b      	lsls	r3, r3, #1
 800613a:	461a      	mov	r2, r3
 800613c:	697b      	ldr	r3, [r7, #20]
 800613e:	4413      	add	r3, r2
 8006140:	60fb      	str	r3, [r7, #12]
            
            TransactionFSM *fsm = ui_get_fsm(ui);
 8006142:	6878      	ldr	r0, [r7, #4]
 8006144:	f7ff fc52 	bl	80059ec <ui_get_fsm>
 8006148:	60b8      	str	r0, [r7, #8]
            if (fsm) {
 800614a:	68bb      	ldr	r3, [r7, #8]
 800614c:	2b00      	cmp	r3, #0
 800614e:	d003      	beq.n	8006158 <ui_handle_preset_volume+0x19c>
                TrxFSM_StartVolume(fsm, volume_dL);
 8006150:	68f9      	ldr	r1, [r7, #12]
 8006152:	68b8      	ldr	r0, [r7, #8]
 8006154:	f7ff fa5a 	bl	800560c <TrxFSM_StartVolume>
            }
            
            ui->screen = UI_SCREEN_HOME;
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	2200      	movs	r2, #0
 800615c:	731a      	strb	r2, [r3, #12]
        }
        return true;
 800615e:	2301      	movs	r3, #1
 8006160:	e008      	b.n	8006174 <ui_handle_preset_volume+0x1b8>
    }
    else if (key == KEY_ESC) {
 8006162:	78fb      	ldrb	r3, [r7, #3]
 8006164:	2b46      	cmp	r3, #70	@ 0x46
 8006166:	d104      	bne.n	8006172 <ui_handle_preset_volume+0x1b6>
        ui->screen = UI_SCREEN_SELECT_MODE;
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	2201      	movs	r2, #1
 800616c:	731a      	strb	r2, [r3, #12]
        return true;
 800616e:	2301      	movs	r3, #1
 8006170:	e000      	b.n	8006174 <ui_handle_preset_volume+0x1b8>
    }
    return false;
 8006172:	2300      	movs	r3, #0
}
 8006174:	4618      	mov	r0, r3
 8006176:	3720      	adds	r7, #32
 8006178:	46bd      	mov	sp, r7
 800617a:	bd80      	pop	{r7, pc}
 800617c:	cccccccd 	.word	0xcccccccd

08006180 <ui_render_preset_money>:

/* ========== PRESET MONEY ========== */
static void ui_render_preset_money(UI_Context *ui)
{
 8006180:	b580      	push	{r7, lr}
 8006182:	b08a      	sub	sp, #40	@ 0x28
 8006184:	af00      	add	r7, sp, #0
 8006186:	6078      	str	r0, [r7, #4]
    ui_clear();
 8006188:	f7ff fbec 	bl	8005964 <ui_clear>
    
    char line[17];
    snprintf(line, sizeof(line), "TRK%u: MONEY", ui->active_pump_id);
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	7b5b      	ldrb	r3, [r3, #13]
 8006190:	f107 0014 	add.w	r0, r7, #20
 8006194:	4a21      	ldr	r2, [pc, #132]	@ (800621c <ui_render_preset_money+0x9c>)
 8006196:	2111      	movs	r1, #17
 8006198:	f012 fb5a 	bl	8018850 <sniprintf>
    ui_line(0, line);
 800619c:	f107 0314 	add.w	r3, r7, #20
 80061a0:	4619      	mov	r1, r3
 80061a2:	2000      	movs	r0, #0
 80061a4:	f7ff fbe5 	bl	8005972 <ui_line>
    ui_line(1, "");
 80061a8:	491d      	ldr	r1, [pc, #116]	@ (8006220 <ui_render_preset_money+0xa0>)
 80061aa:	2001      	movs	r0, #1
 80061ac:	f7ff fbe1 	bl	8005972 <ui_line>
    
    char money_str[8] = "0";
 80061b0:	2330      	movs	r3, #48	@ 0x30
 80061b2:	60fb      	str	r3, [r7, #12]
 80061b4:	2300      	movs	r3, #0
 80061b6:	613b      	str	r3, [r7, #16]
    if (ui->edit_len > 0) {
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	7d9b      	ldrb	r3, [r3, #22]
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d011      	beq.n	80061e4 <ui_render_preset_money+0x64>
        strncpy(money_str, ui->edit_buf, ui->edit_len);
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	f103 010e 	add.w	r1, r3, #14
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	7d9b      	ldrb	r3, [r3, #22]
 80061ca:	461a      	mov	r2, r3
 80061cc:	f107 030c 	add.w	r3, r7, #12
 80061d0:	4618      	mov	r0, r3
 80061d2:	f012 fb9d 	bl	8018910 <strncpy>
        money_str[ui->edit_len] = '\0';
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	7d9b      	ldrb	r3, [r3, #22]
 80061da:	3328      	adds	r3, #40	@ 0x28
 80061dc:	443b      	add	r3, r7
 80061de:	2200      	movs	r2, #0
 80061e0:	f803 2c1c 	strb.w	r2, [r3, #-28]
    }
    
    snprintf(line, sizeof(line), "P: %s", money_str);
 80061e4:	f107 030c 	add.w	r3, r7, #12
 80061e8:	f107 0014 	add.w	r0, r7, #20
 80061ec:	4a0d      	ldr	r2, [pc, #52]	@ (8006224 <ui_render_preset_money+0xa4>)
 80061ee:	2111      	movs	r1, #17
 80061f0:	f012 fb2e 	bl	8018850 <sniprintf>
    ui_line(3, line);
 80061f4:	f107 0314 	add.w	r3, r7, #20
 80061f8:	4619      	mov	r1, r3
 80061fa:	2003      	movs	r0, #3
 80061fc:	f7ff fbb9 	bl	8005972 <ui_line>
    ui_line(6, "0-9:digit");
 8006200:	4909      	ldr	r1, [pc, #36]	@ (8006228 <ui_render_preset_money+0xa8>)
 8006202:	2006      	movs	r0, #6
 8006204:	f7ff fbb5 	bl	8005972 <ui_line>
    ui_line(7, "OK:start RES:clr");
 8006208:	4908      	ldr	r1, [pc, #32]	@ (800622c <ui_render_preset_money+0xac>)
 800620a:	2007      	movs	r0, #7
 800620c:	f7ff fbb1 	bl	8005972 <ui_line>
    
    SSD1309_UpdateScreen();
 8006210:	f7fe fb08 	bl	8004824 <SSD1309_UpdateScreen>
}
 8006214:	bf00      	nop
 8006216:	3728      	adds	r7, #40	@ 0x28
 8006218:	46bd      	mov	sp, r7
 800621a:	bd80      	pop	{r7, pc}
 800621c:	080195d0 	.word	0x080195d0
 8006220:	08019530 	.word	0x08019530
 8006224:	080195e0 	.word	0x080195e0
 8006228:	080195e8 	.word	0x080195e8
 800622c:	080195bc 	.word	0x080195bc

08006230 <ui_handle_preset_money>:

static bool ui_handle_preset_money(UI_Context *ui, char key)
{
 8006230:	b580      	push	{r7, lr}
 8006232:	b086      	sub	sp, #24
 8006234:	af00      	add	r7, sp, #0
 8006236:	6078      	str	r0, [r7, #4]
 8006238:	460b      	mov	r3, r1
 800623a:	70fb      	strb	r3, [r7, #3]
    if (key >= '0' && key <= '9') {
 800623c:	78fb      	ldrb	r3, [r7, #3]
 800623e:	2b2f      	cmp	r3, #47	@ 0x2f
 8006240:	d91a      	bls.n	8006278 <ui_handle_preset_money+0x48>
 8006242:	78fb      	ldrb	r3, [r7, #3]
 8006244:	2b39      	cmp	r3, #57	@ 0x39
 8006246:	d817      	bhi.n	8006278 <ui_handle_preset_money+0x48>
        if (ui->edit_len < 6) {
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	7d9b      	ldrb	r3, [r3, #22]
 800624c:	2b05      	cmp	r3, #5
 800624e:	d811      	bhi.n	8006274 <ui_handle_preset_money+0x44>
            ui->edit_buf[ui->edit_len++] = key;
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	7d9b      	ldrb	r3, [r3, #22]
 8006254:	1c5a      	adds	r2, r3, #1
 8006256:	b2d1      	uxtb	r1, r2
 8006258:	687a      	ldr	r2, [r7, #4]
 800625a:	7591      	strb	r1, [r2, #22]
 800625c:	461a      	mov	r2, r3
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	4413      	add	r3, r2
 8006262:	78fa      	ldrb	r2, [r7, #3]
 8006264:	739a      	strb	r2, [r3, #14]
            ui->edit_buf[ui->edit_len] = '\0';
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	7d9b      	ldrb	r3, [r3, #22]
 800626a:	461a      	mov	r2, r3
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	4413      	add	r3, r2
 8006270:	2200      	movs	r2, #0
 8006272:	739a      	strb	r2, [r3, #14]
        }
        return true;
 8006274:	2301      	movs	r3, #1
 8006276:	e048      	b.n	800630a <ui_handle_preset_money+0xda>
    }
    else if (key == KEY_RES) {
 8006278:	78fb      	ldrb	r3, [r7, #3]
 800627a:	2b45      	cmp	r3, #69	@ 0x45
 800627c:	d10b      	bne.n	8006296 <ui_handle_preset_money+0x66>
        ui->edit_len = 0;
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	2200      	movs	r2, #0
 8006282:	759a      	strb	r2, [r3, #22]
        memset(ui->edit_buf, 0, sizeof(ui->edit_buf));
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	330e      	adds	r3, #14
 8006288:	2208      	movs	r2, #8
 800628a:	2100      	movs	r1, #0
 800628c:	4618      	mov	r0, r3
 800628e:	f012 fb37 	bl	8018900 <memset>
        return true;
 8006292:	2301      	movs	r3, #1
 8006294:	e039      	b.n	800630a <ui_handle_preset_money+0xda>
    }
    else if (key == KEY_OK) {
 8006296:	78fb      	ldrb	r3, [r7, #3]
 8006298:	2b4b      	cmp	r3, #75	@ 0x4b
 800629a:	d12d      	bne.n	80062f8 <ui_handle_preset_money+0xc8>
        if (ui->edit_len > 0) {
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	7d9b      	ldrb	r3, [r3, #22]
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d027      	beq.n	80062f4 <ui_handle_preset_money+0xc4>
            uint32_t value = 0;
 80062a4:	2300      	movs	r3, #0
 80062a6:	617b      	str	r3, [r7, #20]
            for (uint8_t i = 0; i < ui->edit_len; i++) {
 80062a8:	2300      	movs	r3, #0
 80062aa:	74fb      	strb	r3, [r7, #19]
 80062ac:	e00f      	b.n	80062ce <ui_handle_preset_money+0x9e>
                value = value * 10 + (ui->edit_buf[i] - '0');
 80062ae:	697a      	ldr	r2, [r7, #20]
 80062b0:	4613      	mov	r3, r2
 80062b2:	009b      	lsls	r3, r3, #2
 80062b4:	4413      	add	r3, r2
 80062b6:	005b      	lsls	r3, r3, #1
 80062b8:	4619      	mov	r1, r3
 80062ba:	7cfb      	ldrb	r3, [r7, #19]
 80062bc:	687a      	ldr	r2, [r7, #4]
 80062be:	4413      	add	r3, r2
 80062c0:	7b9b      	ldrb	r3, [r3, #14]
 80062c2:	440b      	add	r3, r1
 80062c4:	3b30      	subs	r3, #48	@ 0x30
 80062c6:	617b      	str	r3, [r7, #20]
            for (uint8_t i = 0; i < ui->edit_len; i++) {
 80062c8:	7cfb      	ldrb	r3, [r7, #19]
 80062ca:	3301      	adds	r3, #1
 80062cc:	74fb      	strb	r3, [r7, #19]
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	7d9b      	ldrb	r3, [r3, #22]
 80062d2:	7cfa      	ldrb	r2, [r7, #19]
 80062d4:	429a      	cmp	r2, r3
 80062d6:	d3ea      	bcc.n	80062ae <ui_handle_preset_money+0x7e>
            }
            
            TransactionFSM *fsm = ui_get_fsm(ui);
 80062d8:	6878      	ldr	r0, [r7, #4]
 80062da:	f7ff fb87 	bl	80059ec <ui_get_fsm>
 80062de:	60f8      	str	r0, [r7, #12]
            if (fsm) {
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d003      	beq.n	80062ee <ui_handle_preset_money+0xbe>
                TrxFSM_StartMoney(fsm, value);
 80062e6:	6979      	ldr	r1, [r7, #20]
 80062e8:	68f8      	ldr	r0, [r7, #12]
 80062ea:	f7ff f9e2 	bl	80056b2 <TrxFSM_StartMoney>
            }
            
            ui->screen = UI_SCREEN_HOME;
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	2200      	movs	r2, #0
 80062f2:	731a      	strb	r2, [r3, #12]
        }
        return true;
 80062f4:	2301      	movs	r3, #1
 80062f6:	e008      	b.n	800630a <ui_handle_preset_money+0xda>
    }
    else if (key == KEY_ESC) {
 80062f8:	78fb      	ldrb	r3, [r7, #3]
 80062fa:	2b46      	cmp	r3, #70	@ 0x46
 80062fc:	d104      	bne.n	8006308 <ui_handle_preset_money+0xd8>
        ui->screen = UI_SCREEN_SELECT_MODE;
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	2201      	movs	r2, #1
 8006302:	731a      	strb	r2, [r3, #12]
        return true;
 8006304:	2301      	movs	r3, #1
 8006306:	e000      	b.n	800630a <ui_handle_preset_money+0xda>
    }
    return false;
 8006308:	2300      	movs	r3, #0
}
 800630a:	4618      	mov	r0, r3
 800630c:	3718      	adds	r7, #24
 800630e:	46bd      	mov	sp, r7
 8006310:	bd80      	pop	{r7, pc}
	...

08006314 <ui_render_totalizer>:

/* ========== TOTALIZER ========== */
static void ui_render_totalizer(UI_Context *ui)
{
 8006314:	b580      	push	{r7, lr}
 8006316:	b08e      	sub	sp, #56	@ 0x38
 8006318:	af02      	add	r7, sp, #8
 800631a:	6078      	str	r0, [r7, #4]
    ui_clear();
 800631c:	f7ff fb22 	bl	8005964 <ui_clear>
    
    ui_line(0, "TOTALIZERS");
 8006320:	4927      	ldr	r1, [pc, #156]	@ (80063c0 <ui_render_totalizer+0xac>)
 8006322:	2000      	movs	r0, #0
 8006324:	f7ff fb25 	bl	8005972 <ui_line>
    ui_line(1, "");
 8006328:	4926      	ldr	r1, [pc, #152]	@ (80063c4 <ui_render_totalizer+0xb0>)
 800632a:	2001      	movs	r0, #1
 800632c:	f7ff fb21 	bl	8005972 <ui_line>
    
    for (uint8_t i = 0; i < 2; i++) {
 8006330:	2300      	movs	r3, #0
 8006332:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8006336:	e034      	b.n	80063a2 <ui_render_totalizer+0x8e>
        TransactionFSM *fsm = (i == 0) ? ui->trk1_fsm : ui->trk2_fsm;
 8006338:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800633c:	2b00      	cmp	r3, #0
 800633e:	d102      	bne.n	8006346 <ui_render_totalizer+0x32>
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	e001      	b.n	800634a <ui_render_totalizer+0x36>
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	685b      	ldr	r3, [r3, #4]
 800634a:	62bb      	str	r3, [r7, #40]	@ 0x28
        if (!fsm) continue;
 800634c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800634e:	2b00      	cmp	r3, #0
 8006350:	d021      	beq.n	8006396 <ui_render_totalizer+0x82>
        
        char line[17], vol_str[12];
        format_volume(fsm->totalizer_dL, vol_str, sizeof(vol_str));
 8006352:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006354:	6a1b      	ldr	r3, [r3, #32]
 8006356:	f107 0108 	add.w	r1, r7, #8
 800635a:	220c      	movs	r2, #12
 800635c:	4618      	mov	r0, r3
 800635e:	f7ff fb1d 	bl	800599c <format_volume>
        snprintf(line, sizeof(line), "TRK%u: %s", i+1, vol_str);
 8006362:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006366:	1c5a      	adds	r2, r3, #1
 8006368:	f107 0014 	add.w	r0, r7, #20
 800636c:	f107 0308 	add.w	r3, r7, #8
 8006370:	9300      	str	r3, [sp, #0]
 8006372:	4613      	mov	r3, r2
 8006374:	4a14      	ldr	r2, [pc, #80]	@ (80063c8 <ui_render_totalizer+0xb4>)
 8006376:	2111      	movs	r1, #17
 8006378:	f012 fa6a 	bl	8018850 <sniprintf>
        ui_line(2 + i * 2, line);
 800637c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006380:	3301      	adds	r3, #1
 8006382:	b2db      	uxtb	r3, r3
 8006384:	005b      	lsls	r3, r3, #1
 8006386:	b2db      	uxtb	r3, r3
 8006388:	f107 0214 	add.w	r2, r7, #20
 800638c:	4611      	mov	r1, r2
 800638e:	4618      	mov	r0, r3
 8006390:	f7ff faef 	bl	8005972 <ui_line>
 8006394:	e000      	b.n	8006398 <ui_render_totalizer+0x84>
        if (!fsm) continue;
 8006396:	bf00      	nop
    for (uint8_t i = 0; i < 2; i++) {
 8006398:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800639c:	3301      	adds	r3, #1
 800639e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80063a2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80063a6:	2b01      	cmp	r3, #1
 80063a8:	d9c6      	bls.n	8006338 <ui_render_totalizer+0x24>
    }
    
    ui_line(7, "ESC:back");
 80063aa:	4908      	ldr	r1, [pc, #32]	@ (80063cc <ui_render_totalizer+0xb8>)
 80063ac:	2007      	movs	r0, #7
 80063ae:	f7ff fae0 	bl	8005972 <ui_line>
    SSD1309_UpdateScreen();
 80063b2:	f7fe fa37 	bl	8004824 <SSD1309_UpdateScreen>
}
 80063b6:	bf00      	nop
 80063b8:	3730      	adds	r7, #48	@ 0x30
 80063ba:	46bd      	mov	sp, r7
 80063bc:	bd80      	pop	{r7, pc}
 80063be:	bf00      	nop
 80063c0:	080195f4 	.word	0x080195f4
 80063c4:	08019530 	.word	0x08019530
 80063c8:	08019600 	.word	0x08019600
 80063cc:	0801960c 	.word	0x0801960c

080063d0 <ui_handle_totalizer>:

static bool ui_handle_totalizer(UI_Context *ui, char key)
{
 80063d0:	b480      	push	{r7}
 80063d2:	b083      	sub	sp, #12
 80063d4:	af00      	add	r7, sp, #0
 80063d6:	6078      	str	r0, [r7, #4]
 80063d8:	460b      	mov	r3, r1
 80063da:	70fb      	strb	r3, [r7, #3]
    if (key == KEY_ESC || key == KEY_OK) {
 80063dc:	78fb      	ldrb	r3, [r7, #3]
 80063de:	2b46      	cmp	r3, #70	@ 0x46
 80063e0:	d002      	beq.n	80063e8 <ui_handle_totalizer+0x18>
 80063e2:	78fb      	ldrb	r3, [r7, #3]
 80063e4:	2b4b      	cmp	r3, #75	@ 0x4b
 80063e6:	d104      	bne.n	80063f2 <ui_handle_totalizer+0x22>
        ui->screen = UI_SCREEN_HOME;
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	2200      	movs	r2, #0
 80063ec:	731a      	strb	r2, [r3, #12]
        return true;
 80063ee:	2301      	movs	r3, #1
 80063f0:	e000      	b.n	80063f4 <ui_handle_totalizer+0x24>
    }
    return false;
 80063f2:	2300      	movs	r3, #0
}
 80063f4:	4618      	mov	r0, r3
 80063f6:	370c      	adds	r7, #12
 80063f8:	46bd      	mov	sp, r7
 80063fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063fe:	4770      	bx	lr

08006400 <UI_Init>:

/* ========== INIT & TASK ========== */
void UI_Init(UI_Context *ui, TransactionFSM *trk1_fsm, TransactionFSM *trk2_fsm, Settings *settings)
{
 8006400:	b580      	push	{r7, lr}
 8006402:	b084      	sub	sp, #16
 8006404:	af00      	add	r7, sp, #0
 8006406:	60f8      	str	r0, [r7, #12]
 8006408:	60b9      	str	r1, [r7, #8]
 800640a:	607a      	str	r2, [r7, #4]
 800640c:	603b      	str	r3, [r7, #0]
    if (!ui) return;
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	2b00      	cmp	r3, #0
 8006412:	d01c      	beq.n	800644e <UI_Init+0x4e>
    
    memset(ui, 0, sizeof(*ui));
 8006414:	2224      	movs	r2, #36	@ 0x24
 8006416:	2100      	movs	r1, #0
 8006418:	68f8      	ldr	r0, [r7, #12]
 800641a:	f012 fa71 	bl	8018900 <memset>
    ui->trk1_fsm = trk1_fsm;
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	68ba      	ldr	r2, [r7, #8]
 8006422:	601a      	str	r2, [r3, #0]
    ui->trk2_fsm = trk2_fsm;
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	687a      	ldr	r2, [r7, #4]
 8006428:	605a      	str	r2, [r3, #4]
    ui->settings = settings;
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	683a      	ldr	r2, [r7, #0]
 800642e:	609a      	str	r2, [r3, #8]
    ui->screen = UI_SCREEN_HOME;
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	2200      	movs	r2, #0
 8006434:	731a      	strb	r2, [r3, #12]
    ui->active_pump_id = 1;
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	2201      	movs	r2, #1
 800643a:	735a      	strb	r2, [r3, #13]
    ui->selected_mode = 0;
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	2200      	movs	r2, #0
 8006440:	75da      	strb	r2, [r3, #23]
    ui->blink_timer_ms = HAL_GetTick();
 8006442:	f000 f95b 	bl	80066fc <HAL_GetTick>
 8006446:	4602      	mov	r2, r0
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	61da      	str	r2, [r3, #28]
 800644c:	e000      	b.n	8006450 <UI_Init+0x50>
    if (!ui) return;
 800644e:	bf00      	nop
}
 8006450:	3710      	adds	r7, #16
 8006452:	46bd      	mov	sp, r7
 8006454:	bd80      	pop	{r7, pc}

08006456 <UI_Task>:

void UI_Task(UI_Context *ui, char key)
{
 8006456:	b580      	push	{r7, lr}
 8006458:	b084      	sub	sp, #16
 800645a:	af00      	add	r7, sp, #0
 800645c:	6078      	str	r0, [r7, #4]
 800645e:	460b      	mov	r3, r1
 8006460:	70fb      	strb	r3, [r7, #3]
    if (!ui) return;
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	2b00      	cmp	r3, #0
 8006466:	f000 8092 	beq.w	800658e <UI_Task+0x138>
    
    uint32_t now = HAL_GetTick();
 800646a:	f000 f947 	bl	80066fc <HAL_GetTick>
 800646e:	60b8      	str	r0, [r7, #8]
    
    /* Blink timer */
    if ((now - ui->blink_timer_ms) > 500) {
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	69db      	ldr	r3, [r3, #28]
 8006474:	68ba      	ldr	r2, [r7, #8]
 8006476:	1ad3      	subs	r3, r2, r3
 8006478:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800647c:	d913      	bls.n	80064a6 <UI_Task+0x50>
        ui->blink_state = !ui->blink_state;
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006484:	2b00      	cmp	r3, #0
 8006486:	bf14      	ite	ne
 8006488:	2301      	movne	r3, #1
 800648a:	2300      	moveq	r3, #0
 800648c:	b2db      	uxtb	r3, r3
 800648e:	f083 0301 	eor.w	r3, r3, #1
 8006492:	b2db      	uxtb	r3, r3
 8006494:	f003 0301 	and.w	r3, r3, #1
 8006498:	b2da      	uxtb	r2, r3
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	f883 2020 	strb.w	r2, [r3, #32]
        ui->blink_timer_ms = now;
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	68ba      	ldr	r2, [r7, #8]
 80064a4:	61da      	str	r2, [r3, #28]
    }
    
    /* Handle input */
    bool need_render = false;
 80064a6:	2300      	movs	r3, #0
 80064a8:	73fb      	strb	r3, [r7, #15]
    
    if (key != 0) {
 80064aa:	78fb      	ldrb	r3, [r7, #3]
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d03a      	beq.n	8006526 <UI_Task+0xd0>
        if (ui->screen == UI_SCREEN_HOME) {
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	7b1b      	ldrb	r3, [r3, #12]
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d107      	bne.n	80064c8 <UI_Task+0x72>
            need_render = ui_handle_home(ui, key);
 80064b8:	78fb      	ldrb	r3, [r7, #3]
 80064ba:	4619      	mov	r1, r3
 80064bc:	6878      	ldr	r0, [r7, #4]
 80064be:	f7ff fb9d 	bl	8005bfc <ui_handle_home>
 80064c2:	4603      	mov	r3, r0
 80064c4:	73fb      	strb	r3, [r7, #15]
 80064c6:	e02e      	b.n	8006526 <UI_Task+0xd0>
        }
        else if (ui->screen == UI_SCREEN_SELECT_MODE) {
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	7b1b      	ldrb	r3, [r3, #12]
 80064cc:	2b01      	cmp	r3, #1
 80064ce:	d107      	bne.n	80064e0 <UI_Task+0x8a>
            need_render = ui_handle_select_mode(ui, key);
 80064d0:	78fb      	ldrb	r3, [r7, #3]
 80064d2:	4619      	mov	r1, r3
 80064d4:	6878      	ldr	r0, [r7, #4]
 80064d6:	f7ff fca1 	bl	8005e1c <ui_handle_select_mode>
 80064da:	4603      	mov	r3, r0
 80064dc:	73fb      	strb	r3, [r7, #15]
 80064de:	e022      	b.n	8006526 <UI_Task+0xd0>
        }
        else if (ui->screen == UI_SCREEN_PRESET_VOLUME) {
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	7b1b      	ldrb	r3, [r3, #12]
 80064e4:	2b02      	cmp	r3, #2
 80064e6:	d107      	bne.n	80064f8 <UI_Task+0xa2>
            need_render = ui_handle_preset_volume(ui, key);
 80064e8:	78fb      	ldrb	r3, [r7, #3]
 80064ea:	4619      	mov	r1, r3
 80064ec:	6878      	ldr	r0, [r7, #4]
 80064ee:	f7ff fd65 	bl	8005fbc <ui_handle_preset_volume>
 80064f2:	4603      	mov	r3, r0
 80064f4:	73fb      	strb	r3, [r7, #15]
 80064f6:	e016      	b.n	8006526 <UI_Task+0xd0>
        }
        else if (ui->screen == UI_SCREEN_PRESET_MONEY) {
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	7b1b      	ldrb	r3, [r3, #12]
 80064fc:	2b03      	cmp	r3, #3
 80064fe:	d107      	bne.n	8006510 <UI_Task+0xba>
            need_render = ui_handle_preset_money(ui, key);
 8006500:	78fb      	ldrb	r3, [r7, #3]
 8006502:	4619      	mov	r1, r3
 8006504:	6878      	ldr	r0, [r7, #4]
 8006506:	f7ff fe93 	bl	8006230 <ui_handle_preset_money>
 800650a:	4603      	mov	r3, r0
 800650c:	73fb      	strb	r3, [r7, #15]
 800650e:	e00a      	b.n	8006526 <UI_Task+0xd0>
        }
        else if (ui->screen == UI_SCREEN_TOTALIZER) {
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	7b1b      	ldrb	r3, [r3, #12]
 8006514:	2b04      	cmp	r3, #4
 8006516:	d106      	bne.n	8006526 <UI_Task+0xd0>
            need_render = ui_handle_totalizer(ui, key);
 8006518:	78fb      	ldrb	r3, [r7, #3]
 800651a:	4619      	mov	r1, r3
 800651c:	6878      	ldr	r0, [r7, #4]
 800651e:	f7ff ff57 	bl	80063d0 <ui_handle_totalizer>
 8006522:	4603      	mov	r3, r0
 8006524:	73fb      	strb	r3, [r7, #15]
        }
    }
    
    /* Periodic render */
    if (need_render || (now - ui->last_render_ms) >= 100) {
 8006526:	7bfb      	ldrb	r3, [r7, #15]
 8006528:	2b00      	cmp	r3, #0
 800652a:	d105      	bne.n	8006538 <UI_Task+0xe2>
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	699b      	ldr	r3, [r3, #24]
 8006530:	68ba      	ldr	r2, [r7, #8]
 8006532:	1ad3      	subs	r3, r2, r3
 8006534:	2b63      	cmp	r3, #99	@ 0x63
 8006536:	d92b      	bls.n	8006590 <UI_Task+0x13a>
        ui->last_render_ms = now;
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	68ba      	ldr	r2, [r7, #8]
 800653c:	619a      	str	r2, [r3, #24]
        
        if (ui->screen == UI_SCREEN_HOME) {
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	7b1b      	ldrb	r3, [r3, #12]
 8006542:	2b00      	cmp	r3, #0
 8006544:	d103      	bne.n	800654e <UI_Task+0xf8>
            ui_render_home(ui);
 8006546:	6878      	ldr	r0, [r7, #4]
 8006548:	f7ff fa64 	bl	8005a14 <ui_render_home>
 800654c:	e020      	b.n	8006590 <UI_Task+0x13a>
        }
        else if (ui->screen == UI_SCREEN_SELECT_MODE) {
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	7b1b      	ldrb	r3, [r3, #12]
 8006552:	2b01      	cmp	r3, #1
 8006554:	d103      	bne.n	800655e <UI_Task+0x108>
            ui_render_select_mode(ui);
 8006556:	6878      	ldr	r0, [r7, #4]
 8006558:	f7ff fc04 	bl	8005d64 <ui_render_select_mode>
 800655c:	e018      	b.n	8006590 <UI_Task+0x13a>
        }
        else if (ui->screen == UI_SCREEN_PRESET_VOLUME) {
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	7b1b      	ldrb	r3, [r3, #12]
 8006562:	2b02      	cmp	r3, #2
 8006564:	d103      	bne.n	800656e <UI_Task+0x118>
            ui_render_preset_volume(ui);
 8006566:	6878      	ldr	r0, [r7, #4]
 8006568:	f7ff fcd0 	bl	8005f0c <ui_render_preset_volume>
 800656c:	e010      	b.n	8006590 <UI_Task+0x13a>
        }
        else if (ui->screen == UI_SCREEN_PRESET_MONEY) {
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	7b1b      	ldrb	r3, [r3, #12]
 8006572:	2b03      	cmp	r3, #3
 8006574:	d103      	bne.n	800657e <UI_Task+0x128>
            ui_render_preset_money(ui);
 8006576:	6878      	ldr	r0, [r7, #4]
 8006578:	f7ff fe02 	bl	8006180 <ui_render_preset_money>
 800657c:	e008      	b.n	8006590 <UI_Task+0x13a>
        }
        else if (ui->screen == UI_SCREEN_TOTALIZER) {
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	7b1b      	ldrb	r3, [r3, #12]
 8006582:	2b04      	cmp	r3, #4
 8006584:	d104      	bne.n	8006590 <UI_Task+0x13a>
            ui_render_totalizer(ui);
 8006586:	6878      	ldr	r0, [r7, #4]
 8006588:	f7ff fec4 	bl	8006314 <ui_render_totalizer>
 800658c:	e000      	b.n	8006590 <UI_Task+0x13a>
    if (!ui) return;
 800658e:	bf00      	nop
        }
    }
}
 8006590:	3710      	adds	r7, #16
 8006592:	46bd      	mov	sp, r7
 8006594:	bd80      	pop	{r7, pc}
	...

08006598 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8006598:	f8df d038 	ldr.w	sp, [pc, #56]	@ 80065d4 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 800659c:	f7fe ff12 	bl	80053c4 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 80065a0:	f7fe fe70 	bl	8005284 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80065a4:	480c      	ldr	r0, [pc, #48]	@ (80065d8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80065a6:	490d      	ldr	r1, [pc, #52]	@ (80065dc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80065a8:	4a0d      	ldr	r2, [pc, #52]	@ (80065e0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80065aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80065ac:	e002      	b.n	80065b4 <LoopCopyDataInit>

080065ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80065ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80065b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80065b2:	3304      	adds	r3, #4

080065b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80065b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80065b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80065b8:	d3f9      	bcc.n	80065ae <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80065ba:	4a0a      	ldr	r2, [pc, #40]	@ (80065e4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80065bc:	4c0a      	ldr	r4, [pc, #40]	@ (80065e8 <LoopFillZerobss+0x22>)
  movs r3, #0
 80065be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80065c0:	e001      	b.n	80065c6 <LoopFillZerobss>

080065c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80065c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80065c4:	3204      	adds	r2, #4

080065c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80065c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80065c8:	d3fb      	bcc.n	80065c2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80065ca:	f012 f9bb 	bl	8018944 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80065ce:	f7fb f999 	bl	8001904 <main>
  bx  lr
 80065d2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80065d4:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 80065d8:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80065dc:	2400018c 	.word	0x2400018c
  ldr r2, =_sidata
 80065e0:	080198dc 	.word	0x080198dc
  ldr r2, =_sbss
 80065e4:	240001a0 	.word	0x240001a0
  ldr r4, =_ebss
 80065e8:	240040b8 	.word	0x240040b8

080065ec <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80065ec:	e7fe      	b.n	80065ec <ADC3_IRQHandler>
	...

080065f0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80065f0:	b580      	push	{r7, lr}
 80065f2:	b082      	sub	sp, #8
 80065f4:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80065f6:	2003      	movs	r0, #3
 80065f8:	f000 f98c 	bl	8006914 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80065fc:	f007 fee6 	bl	800e3cc <HAL_RCC_GetSysClockFreq>
 8006600:	4602      	mov	r2, r0
 8006602:	4b15      	ldr	r3, [pc, #84]	@ (8006658 <HAL_Init+0x68>)
 8006604:	699b      	ldr	r3, [r3, #24]
 8006606:	0a1b      	lsrs	r3, r3, #8
 8006608:	f003 030f 	and.w	r3, r3, #15
 800660c:	4913      	ldr	r1, [pc, #76]	@ (800665c <HAL_Init+0x6c>)
 800660e:	5ccb      	ldrb	r3, [r1, r3]
 8006610:	f003 031f 	and.w	r3, r3, #31
 8006614:	fa22 f303 	lsr.w	r3, r2, r3
 8006618:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800661a:	4b0f      	ldr	r3, [pc, #60]	@ (8006658 <HAL_Init+0x68>)
 800661c:	699b      	ldr	r3, [r3, #24]
 800661e:	f003 030f 	and.w	r3, r3, #15
 8006622:	4a0e      	ldr	r2, [pc, #56]	@ (800665c <HAL_Init+0x6c>)
 8006624:	5cd3      	ldrb	r3, [r2, r3]
 8006626:	f003 031f 	and.w	r3, r3, #31
 800662a:	687a      	ldr	r2, [r7, #4]
 800662c:	fa22 f303 	lsr.w	r3, r2, r3
 8006630:	4a0b      	ldr	r2, [pc, #44]	@ (8006660 <HAL_Init+0x70>)
 8006632:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006634:	4a0b      	ldr	r2, [pc, #44]	@ (8006664 <HAL_Init+0x74>)
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800663a:	200f      	movs	r0, #15
 800663c:	f000 f814 	bl	8006668 <HAL_InitTick>
 8006640:	4603      	mov	r3, r0
 8006642:	2b00      	cmp	r3, #0
 8006644:	d001      	beq.n	800664a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8006646:	2301      	movs	r3, #1
 8006648:	e002      	b.n	8006650 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800664a:	f7fe fa0b 	bl	8004a64 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800664e:	2300      	movs	r3, #0
}
 8006650:	4618      	mov	r0, r3
 8006652:	3708      	adds	r7, #8
 8006654:	46bd      	mov	sp, r7
 8006656:	bd80      	pop	{r7, pc}
 8006658:	58024400 	.word	0x58024400
 800665c:	08019868 	.word	0x08019868
 8006660:	2400003c 	.word	0x2400003c
 8006664:	24000038 	.word	0x24000038

08006668 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006668:	b580      	push	{r7, lr}
 800666a:	b082      	sub	sp, #8
 800666c:	af00      	add	r7, sp, #0
 800666e:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8006670:	4b15      	ldr	r3, [pc, #84]	@ (80066c8 <HAL_InitTick+0x60>)
 8006672:	781b      	ldrb	r3, [r3, #0]
 8006674:	2b00      	cmp	r3, #0
 8006676:	d101      	bne.n	800667c <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8006678:	2301      	movs	r3, #1
 800667a:	e021      	b.n	80066c0 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 800667c:	4b13      	ldr	r3, [pc, #76]	@ (80066cc <HAL_InitTick+0x64>)
 800667e:	681a      	ldr	r2, [r3, #0]
 8006680:	4b11      	ldr	r3, [pc, #68]	@ (80066c8 <HAL_InitTick+0x60>)
 8006682:	781b      	ldrb	r3, [r3, #0]
 8006684:	4619      	mov	r1, r3
 8006686:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800668a:	fbb3 f3f1 	udiv	r3, r3, r1
 800668e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006692:	4618      	mov	r0, r3
 8006694:	f000 f971 	bl	800697a <HAL_SYSTICK_Config>
 8006698:	4603      	mov	r3, r0
 800669a:	2b00      	cmp	r3, #0
 800669c:	d001      	beq.n	80066a2 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 800669e:	2301      	movs	r3, #1
 80066a0:	e00e      	b.n	80066c0 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	2b0f      	cmp	r3, #15
 80066a6:	d80a      	bhi.n	80066be <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80066a8:	2200      	movs	r2, #0
 80066aa:	6879      	ldr	r1, [r7, #4]
 80066ac:	f04f 30ff 	mov.w	r0, #4294967295
 80066b0:	f000 f93b 	bl	800692a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80066b4:	4a06      	ldr	r2, [pc, #24]	@ (80066d0 <HAL_InitTick+0x68>)
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80066ba:	2300      	movs	r3, #0
 80066bc:	e000      	b.n	80066c0 <HAL_InitTick+0x58>
    return HAL_ERROR;
 80066be:	2301      	movs	r3, #1
}
 80066c0:	4618      	mov	r0, r3
 80066c2:	3708      	adds	r7, #8
 80066c4:	46bd      	mov	sp, r7
 80066c6:	bd80      	pop	{r7, pc}
 80066c8:	24000044 	.word	0x24000044
 80066cc:	24000038 	.word	0x24000038
 80066d0:	24000040 	.word	0x24000040

080066d4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80066d4:	b480      	push	{r7}
 80066d6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80066d8:	4b06      	ldr	r3, [pc, #24]	@ (80066f4 <HAL_IncTick+0x20>)
 80066da:	781b      	ldrb	r3, [r3, #0]
 80066dc:	461a      	mov	r2, r3
 80066de:	4b06      	ldr	r3, [pc, #24]	@ (80066f8 <HAL_IncTick+0x24>)
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	4413      	add	r3, r2
 80066e4:	4a04      	ldr	r2, [pc, #16]	@ (80066f8 <HAL_IncTick+0x24>)
 80066e6:	6013      	str	r3, [r2, #0]
}
 80066e8:	bf00      	nop
 80066ea:	46bd      	mov	sp, r7
 80066ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f0:	4770      	bx	lr
 80066f2:	bf00      	nop
 80066f4:	24000044 	.word	0x24000044
 80066f8:	24002388 	.word	0x24002388

080066fc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80066fc:	b480      	push	{r7}
 80066fe:	af00      	add	r7, sp, #0
  return uwTick;
 8006700:	4b03      	ldr	r3, [pc, #12]	@ (8006710 <HAL_GetTick+0x14>)
 8006702:	681b      	ldr	r3, [r3, #0]
}
 8006704:	4618      	mov	r0, r3
 8006706:	46bd      	mov	sp, r7
 8006708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800670c:	4770      	bx	lr
 800670e:	bf00      	nop
 8006710:	24002388 	.word	0x24002388

08006714 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006714:	b580      	push	{r7, lr}
 8006716:	b084      	sub	sp, #16
 8006718:	af00      	add	r7, sp, #0
 800671a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800671c:	f7ff ffee 	bl	80066fc <HAL_GetTick>
 8006720:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	f1b3 3fff 	cmp.w	r3, #4294967295
 800672c:	d005      	beq.n	800673a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800672e:	4b0a      	ldr	r3, [pc, #40]	@ (8006758 <HAL_Delay+0x44>)
 8006730:	781b      	ldrb	r3, [r3, #0]
 8006732:	461a      	mov	r2, r3
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	4413      	add	r3, r2
 8006738:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800673a:	bf00      	nop
 800673c:	f7ff ffde 	bl	80066fc <HAL_GetTick>
 8006740:	4602      	mov	r2, r0
 8006742:	68bb      	ldr	r3, [r7, #8]
 8006744:	1ad3      	subs	r3, r2, r3
 8006746:	68fa      	ldr	r2, [r7, #12]
 8006748:	429a      	cmp	r2, r3
 800674a:	d8f7      	bhi.n	800673c <HAL_Delay+0x28>
  {
  }
}
 800674c:	bf00      	nop
 800674e:	bf00      	nop
 8006750:	3710      	adds	r7, #16
 8006752:	46bd      	mov	sp, r7
 8006754:	bd80      	pop	{r7, pc}
 8006756:	bf00      	nop
 8006758:	24000044 	.word	0x24000044

0800675c <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 800675c:	b480      	push	{r7}
 800675e:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8006760:	4b03      	ldr	r3, [pc, #12]	@ (8006770 <HAL_GetREVID+0x14>)
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	0c1b      	lsrs	r3, r3, #16
}
 8006766:	4618      	mov	r0, r3
 8006768:	46bd      	mov	sp, r7
 800676a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800676e:	4770      	bx	lr
 8006770:	5c001000 	.word	0x5c001000

08006774 <__NVIC_SetPriorityGrouping>:
{
 8006774:	b480      	push	{r7}
 8006776:	b085      	sub	sp, #20
 8006778:	af00      	add	r7, sp, #0
 800677a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	f003 0307 	and.w	r3, r3, #7
 8006782:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006784:	4b0b      	ldr	r3, [pc, #44]	@ (80067b4 <__NVIC_SetPriorityGrouping+0x40>)
 8006786:	68db      	ldr	r3, [r3, #12]
 8006788:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800678a:	68ba      	ldr	r2, [r7, #8]
 800678c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8006790:	4013      	ands	r3, r2
 8006792:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006798:	68bb      	ldr	r3, [r7, #8]
 800679a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800679c:	4b06      	ldr	r3, [pc, #24]	@ (80067b8 <__NVIC_SetPriorityGrouping+0x44>)
 800679e:	4313      	orrs	r3, r2
 80067a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80067a2:	4a04      	ldr	r2, [pc, #16]	@ (80067b4 <__NVIC_SetPriorityGrouping+0x40>)
 80067a4:	68bb      	ldr	r3, [r7, #8]
 80067a6:	60d3      	str	r3, [r2, #12]
}
 80067a8:	bf00      	nop
 80067aa:	3714      	adds	r7, #20
 80067ac:	46bd      	mov	sp, r7
 80067ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b2:	4770      	bx	lr
 80067b4:	e000ed00 	.word	0xe000ed00
 80067b8:	05fa0000 	.word	0x05fa0000

080067bc <__NVIC_GetPriorityGrouping>:
{
 80067bc:	b480      	push	{r7}
 80067be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80067c0:	4b04      	ldr	r3, [pc, #16]	@ (80067d4 <__NVIC_GetPriorityGrouping+0x18>)
 80067c2:	68db      	ldr	r3, [r3, #12]
 80067c4:	0a1b      	lsrs	r3, r3, #8
 80067c6:	f003 0307 	and.w	r3, r3, #7
}
 80067ca:	4618      	mov	r0, r3
 80067cc:	46bd      	mov	sp, r7
 80067ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067d2:	4770      	bx	lr
 80067d4:	e000ed00 	.word	0xe000ed00

080067d8 <__NVIC_EnableIRQ>:
{
 80067d8:	b480      	push	{r7}
 80067da:	b083      	sub	sp, #12
 80067dc:	af00      	add	r7, sp, #0
 80067de:	4603      	mov	r3, r0
 80067e0:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80067e2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	db0b      	blt.n	8006802 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80067ea:	88fb      	ldrh	r3, [r7, #6]
 80067ec:	f003 021f 	and.w	r2, r3, #31
 80067f0:	4907      	ldr	r1, [pc, #28]	@ (8006810 <__NVIC_EnableIRQ+0x38>)
 80067f2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80067f6:	095b      	lsrs	r3, r3, #5
 80067f8:	2001      	movs	r0, #1
 80067fa:	fa00 f202 	lsl.w	r2, r0, r2
 80067fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8006802:	bf00      	nop
 8006804:	370c      	adds	r7, #12
 8006806:	46bd      	mov	sp, r7
 8006808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800680c:	4770      	bx	lr
 800680e:	bf00      	nop
 8006810:	e000e100 	.word	0xe000e100

08006814 <__NVIC_SetPriority>:
{
 8006814:	b480      	push	{r7}
 8006816:	b083      	sub	sp, #12
 8006818:	af00      	add	r7, sp, #0
 800681a:	4603      	mov	r3, r0
 800681c:	6039      	str	r1, [r7, #0]
 800681e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8006820:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006824:	2b00      	cmp	r3, #0
 8006826:	db0a      	blt.n	800683e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006828:	683b      	ldr	r3, [r7, #0]
 800682a:	b2da      	uxtb	r2, r3
 800682c:	490c      	ldr	r1, [pc, #48]	@ (8006860 <__NVIC_SetPriority+0x4c>)
 800682e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006832:	0112      	lsls	r2, r2, #4
 8006834:	b2d2      	uxtb	r2, r2
 8006836:	440b      	add	r3, r1
 8006838:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800683c:	e00a      	b.n	8006854 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800683e:	683b      	ldr	r3, [r7, #0]
 8006840:	b2da      	uxtb	r2, r3
 8006842:	4908      	ldr	r1, [pc, #32]	@ (8006864 <__NVIC_SetPriority+0x50>)
 8006844:	88fb      	ldrh	r3, [r7, #6]
 8006846:	f003 030f 	and.w	r3, r3, #15
 800684a:	3b04      	subs	r3, #4
 800684c:	0112      	lsls	r2, r2, #4
 800684e:	b2d2      	uxtb	r2, r2
 8006850:	440b      	add	r3, r1
 8006852:	761a      	strb	r2, [r3, #24]
}
 8006854:	bf00      	nop
 8006856:	370c      	adds	r7, #12
 8006858:	46bd      	mov	sp, r7
 800685a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800685e:	4770      	bx	lr
 8006860:	e000e100 	.word	0xe000e100
 8006864:	e000ed00 	.word	0xe000ed00

08006868 <NVIC_EncodePriority>:
{
 8006868:	b480      	push	{r7}
 800686a:	b089      	sub	sp, #36	@ 0x24
 800686c:	af00      	add	r7, sp, #0
 800686e:	60f8      	str	r0, [r7, #12]
 8006870:	60b9      	str	r1, [r7, #8]
 8006872:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	f003 0307 	and.w	r3, r3, #7
 800687a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800687c:	69fb      	ldr	r3, [r7, #28]
 800687e:	f1c3 0307 	rsb	r3, r3, #7
 8006882:	2b04      	cmp	r3, #4
 8006884:	bf28      	it	cs
 8006886:	2304      	movcs	r3, #4
 8006888:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800688a:	69fb      	ldr	r3, [r7, #28]
 800688c:	3304      	adds	r3, #4
 800688e:	2b06      	cmp	r3, #6
 8006890:	d902      	bls.n	8006898 <NVIC_EncodePriority+0x30>
 8006892:	69fb      	ldr	r3, [r7, #28]
 8006894:	3b03      	subs	r3, #3
 8006896:	e000      	b.n	800689a <NVIC_EncodePriority+0x32>
 8006898:	2300      	movs	r3, #0
 800689a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800689c:	f04f 32ff 	mov.w	r2, #4294967295
 80068a0:	69bb      	ldr	r3, [r7, #24]
 80068a2:	fa02 f303 	lsl.w	r3, r2, r3
 80068a6:	43da      	mvns	r2, r3
 80068a8:	68bb      	ldr	r3, [r7, #8]
 80068aa:	401a      	ands	r2, r3
 80068ac:	697b      	ldr	r3, [r7, #20]
 80068ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80068b0:	f04f 31ff 	mov.w	r1, #4294967295
 80068b4:	697b      	ldr	r3, [r7, #20]
 80068b6:	fa01 f303 	lsl.w	r3, r1, r3
 80068ba:	43d9      	mvns	r1, r3
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80068c0:	4313      	orrs	r3, r2
}
 80068c2:	4618      	mov	r0, r3
 80068c4:	3724      	adds	r7, #36	@ 0x24
 80068c6:	46bd      	mov	sp, r7
 80068c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068cc:	4770      	bx	lr
	...

080068d0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80068d0:	b580      	push	{r7, lr}
 80068d2:	b082      	sub	sp, #8
 80068d4:	af00      	add	r7, sp, #0
 80068d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	3b01      	subs	r3, #1
 80068dc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80068e0:	d301      	bcc.n	80068e6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80068e2:	2301      	movs	r3, #1
 80068e4:	e00f      	b.n	8006906 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80068e6:	4a0a      	ldr	r2, [pc, #40]	@ (8006910 <SysTick_Config+0x40>)
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	3b01      	subs	r3, #1
 80068ec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80068ee:	210f      	movs	r1, #15
 80068f0:	f04f 30ff 	mov.w	r0, #4294967295
 80068f4:	f7ff ff8e 	bl	8006814 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80068f8:	4b05      	ldr	r3, [pc, #20]	@ (8006910 <SysTick_Config+0x40>)
 80068fa:	2200      	movs	r2, #0
 80068fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80068fe:	4b04      	ldr	r3, [pc, #16]	@ (8006910 <SysTick_Config+0x40>)
 8006900:	2207      	movs	r2, #7
 8006902:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006904:	2300      	movs	r3, #0
}
 8006906:	4618      	mov	r0, r3
 8006908:	3708      	adds	r7, #8
 800690a:	46bd      	mov	sp, r7
 800690c:	bd80      	pop	{r7, pc}
 800690e:	bf00      	nop
 8006910:	e000e010 	.word	0xe000e010

08006914 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006914:	b580      	push	{r7, lr}
 8006916:	b082      	sub	sp, #8
 8006918:	af00      	add	r7, sp, #0
 800691a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800691c:	6878      	ldr	r0, [r7, #4]
 800691e:	f7ff ff29 	bl	8006774 <__NVIC_SetPriorityGrouping>
}
 8006922:	bf00      	nop
 8006924:	3708      	adds	r7, #8
 8006926:	46bd      	mov	sp, r7
 8006928:	bd80      	pop	{r7, pc}

0800692a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800692a:	b580      	push	{r7, lr}
 800692c:	b086      	sub	sp, #24
 800692e:	af00      	add	r7, sp, #0
 8006930:	4603      	mov	r3, r0
 8006932:	60b9      	str	r1, [r7, #8]
 8006934:	607a      	str	r2, [r7, #4]
 8006936:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8006938:	f7ff ff40 	bl	80067bc <__NVIC_GetPriorityGrouping>
 800693c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800693e:	687a      	ldr	r2, [r7, #4]
 8006940:	68b9      	ldr	r1, [r7, #8]
 8006942:	6978      	ldr	r0, [r7, #20]
 8006944:	f7ff ff90 	bl	8006868 <NVIC_EncodePriority>
 8006948:	4602      	mov	r2, r0
 800694a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800694e:	4611      	mov	r1, r2
 8006950:	4618      	mov	r0, r3
 8006952:	f7ff ff5f 	bl	8006814 <__NVIC_SetPriority>
}
 8006956:	bf00      	nop
 8006958:	3718      	adds	r7, #24
 800695a:	46bd      	mov	sp, r7
 800695c:	bd80      	pop	{r7, pc}

0800695e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800695e:	b580      	push	{r7, lr}
 8006960:	b082      	sub	sp, #8
 8006962:	af00      	add	r7, sp, #0
 8006964:	4603      	mov	r3, r0
 8006966:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006968:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800696c:	4618      	mov	r0, r3
 800696e:	f7ff ff33 	bl	80067d8 <__NVIC_EnableIRQ>
}
 8006972:	bf00      	nop
 8006974:	3708      	adds	r7, #8
 8006976:	46bd      	mov	sp, r7
 8006978:	bd80      	pop	{r7, pc}

0800697a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800697a:	b580      	push	{r7, lr}
 800697c:	b082      	sub	sp, #8
 800697e:	af00      	add	r7, sp, #0
 8006980:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006982:	6878      	ldr	r0, [r7, #4]
 8006984:	f7ff ffa4 	bl	80068d0 <SysTick_Config>
 8006988:	4603      	mov	r3, r0
}
 800698a:	4618      	mov	r0, r3
 800698c:	3708      	adds	r7, #8
 800698e:	46bd      	mov	sp, r7
 8006990:	bd80      	pop	{r7, pc}
	...

08006994 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8006994:	b480      	push	{r7}
 8006996:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8006998:	f3bf 8f5f 	dmb	sy
}
 800699c:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 800699e:	4b07      	ldr	r3, [pc, #28]	@ (80069bc <HAL_MPU_Disable+0x28>)
 80069a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069a2:	4a06      	ldr	r2, [pc, #24]	@ (80069bc <HAL_MPU_Disable+0x28>)
 80069a4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80069a8:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 80069aa:	4b05      	ldr	r3, [pc, #20]	@ (80069c0 <HAL_MPU_Disable+0x2c>)
 80069ac:	2200      	movs	r2, #0
 80069ae:	605a      	str	r2, [r3, #4]
}
 80069b0:	bf00      	nop
 80069b2:	46bd      	mov	sp, r7
 80069b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069b8:	4770      	bx	lr
 80069ba:	bf00      	nop
 80069bc:	e000ed00 	.word	0xe000ed00
 80069c0:	e000ed90 	.word	0xe000ed90

080069c4 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 80069c4:	b480      	push	{r7}
 80069c6:	b083      	sub	sp, #12
 80069c8:	af00      	add	r7, sp, #0
 80069ca:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 80069cc:	4a0b      	ldr	r2, [pc, #44]	@ (80069fc <HAL_MPU_Enable+0x38>)
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	f043 0301 	orr.w	r3, r3, #1
 80069d4:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80069d6:	4b0a      	ldr	r3, [pc, #40]	@ (8006a00 <HAL_MPU_Enable+0x3c>)
 80069d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069da:	4a09      	ldr	r2, [pc, #36]	@ (8006a00 <HAL_MPU_Enable+0x3c>)
 80069dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80069e0:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80069e2:	f3bf 8f4f 	dsb	sy
}
 80069e6:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80069e8:	f3bf 8f6f 	isb	sy
}
 80069ec:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80069ee:	bf00      	nop
 80069f0:	370c      	adds	r7, #12
 80069f2:	46bd      	mov	sp, r7
 80069f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069f8:	4770      	bx	lr
 80069fa:	bf00      	nop
 80069fc:	e000ed90 	.word	0xe000ed90
 8006a00:	e000ed00 	.word	0xe000ed00

08006a04 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8006a04:	b480      	push	{r7}
 8006a06:	b083      	sub	sp, #12
 8006a08:	af00      	add	r7, sp, #0
 8006a0a:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	785a      	ldrb	r2, [r3, #1]
 8006a10:	4b1b      	ldr	r3, [pc, #108]	@ (8006a80 <HAL_MPU_ConfigRegion+0x7c>)
 8006a12:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8006a14:	4b1a      	ldr	r3, [pc, #104]	@ (8006a80 <HAL_MPU_ConfigRegion+0x7c>)
 8006a16:	691b      	ldr	r3, [r3, #16]
 8006a18:	4a19      	ldr	r2, [pc, #100]	@ (8006a80 <HAL_MPU_ConfigRegion+0x7c>)
 8006a1a:	f023 0301 	bic.w	r3, r3, #1
 8006a1e:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8006a20:	4a17      	ldr	r2, [pc, #92]	@ (8006a80 <HAL_MPU_ConfigRegion+0x7c>)
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	685b      	ldr	r3, [r3, #4]
 8006a26:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	7b1b      	ldrb	r3, [r3, #12]
 8006a2c:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	7adb      	ldrb	r3, [r3, #11]
 8006a32:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8006a34:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	7a9b      	ldrb	r3, [r3, #10]
 8006a3a:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8006a3c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	7b5b      	ldrb	r3, [r3, #13]
 8006a42:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8006a44:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	7b9b      	ldrb	r3, [r3, #14]
 8006a4a:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8006a4c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	7bdb      	ldrb	r3, [r3, #15]
 8006a52:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8006a54:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	7a5b      	ldrb	r3, [r3, #9]
 8006a5a:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8006a5c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	7a1b      	ldrb	r3, [r3, #8]
 8006a62:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8006a64:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8006a66:	687a      	ldr	r2, [r7, #4]
 8006a68:	7812      	ldrb	r2, [r2, #0]
 8006a6a:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8006a6c:	4a04      	ldr	r2, [pc, #16]	@ (8006a80 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8006a6e:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8006a70:	6113      	str	r3, [r2, #16]
}
 8006a72:	bf00      	nop
 8006a74:	370c      	adds	r7, #12
 8006a76:	46bd      	mov	sp, r7
 8006a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a7c:	4770      	bx	lr
 8006a7e:	bf00      	nop
 8006a80:	e000ed90 	.word	0xe000ed90

08006a84 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006a84:	b580      	push	{r7, lr}
 8006a86:	b086      	sub	sp, #24
 8006a88:	af00      	add	r7, sp, #0
 8006a8a:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8006a8c:	f7ff fe36 	bl	80066fc <HAL_GetTick>
 8006a90:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d101      	bne.n	8006a9c <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8006a98:	2301      	movs	r3, #1
 8006a9a:	e316      	b.n	80070ca <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	4a66      	ldr	r2, [pc, #408]	@ (8006c3c <HAL_DMA_Init+0x1b8>)
 8006aa2:	4293      	cmp	r3, r2
 8006aa4:	d04a      	beq.n	8006b3c <HAL_DMA_Init+0xb8>
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	4a65      	ldr	r2, [pc, #404]	@ (8006c40 <HAL_DMA_Init+0x1bc>)
 8006aac:	4293      	cmp	r3, r2
 8006aae:	d045      	beq.n	8006b3c <HAL_DMA_Init+0xb8>
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	4a63      	ldr	r2, [pc, #396]	@ (8006c44 <HAL_DMA_Init+0x1c0>)
 8006ab6:	4293      	cmp	r3, r2
 8006ab8:	d040      	beq.n	8006b3c <HAL_DMA_Init+0xb8>
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	4a62      	ldr	r2, [pc, #392]	@ (8006c48 <HAL_DMA_Init+0x1c4>)
 8006ac0:	4293      	cmp	r3, r2
 8006ac2:	d03b      	beq.n	8006b3c <HAL_DMA_Init+0xb8>
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	4a60      	ldr	r2, [pc, #384]	@ (8006c4c <HAL_DMA_Init+0x1c8>)
 8006aca:	4293      	cmp	r3, r2
 8006acc:	d036      	beq.n	8006b3c <HAL_DMA_Init+0xb8>
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	4a5f      	ldr	r2, [pc, #380]	@ (8006c50 <HAL_DMA_Init+0x1cc>)
 8006ad4:	4293      	cmp	r3, r2
 8006ad6:	d031      	beq.n	8006b3c <HAL_DMA_Init+0xb8>
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	4a5d      	ldr	r2, [pc, #372]	@ (8006c54 <HAL_DMA_Init+0x1d0>)
 8006ade:	4293      	cmp	r3, r2
 8006ae0:	d02c      	beq.n	8006b3c <HAL_DMA_Init+0xb8>
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	4a5c      	ldr	r2, [pc, #368]	@ (8006c58 <HAL_DMA_Init+0x1d4>)
 8006ae8:	4293      	cmp	r3, r2
 8006aea:	d027      	beq.n	8006b3c <HAL_DMA_Init+0xb8>
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	4a5a      	ldr	r2, [pc, #360]	@ (8006c5c <HAL_DMA_Init+0x1d8>)
 8006af2:	4293      	cmp	r3, r2
 8006af4:	d022      	beq.n	8006b3c <HAL_DMA_Init+0xb8>
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	4a59      	ldr	r2, [pc, #356]	@ (8006c60 <HAL_DMA_Init+0x1dc>)
 8006afc:	4293      	cmp	r3, r2
 8006afe:	d01d      	beq.n	8006b3c <HAL_DMA_Init+0xb8>
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	4a57      	ldr	r2, [pc, #348]	@ (8006c64 <HAL_DMA_Init+0x1e0>)
 8006b06:	4293      	cmp	r3, r2
 8006b08:	d018      	beq.n	8006b3c <HAL_DMA_Init+0xb8>
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	4a56      	ldr	r2, [pc, #344]	@ (8006c68 <HAL_DMA_Init+0x1e4>)
 8006b10:	4293      	cmp	r3, r2
 8006b12:	d013      	beq.n	8006b3c <HAL_DMA_Init+0xb8>
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	4a54      	ldr	r2, [pc, #336]	@ (8006c6c <HAL_DMA_Init+0x1e8>)
 8006b1a:	4293      	cmp	r3, r2
 8006b1c:	d00e      	beq.n	8006b3c <HAL_DMA_Init+0xb8>
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	4a53      	ldr	r2, [pc, #332]	@ (8006c70 <HAL_DMA_Init+0x1ec>)
 8006b24:	4293      	cmp	r3, r2
 8006b26:	d009      	beq.n	8006b3c <HAL_DMA_Init+0xb8>
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	4a51      	ldr	r2, [pc, #324]	@ (8006c74 <HAL_DMA_Init+0x1f0>)
 8006b2e:	4293      	cmp	r3, r2
 8006b30:	d004      	beq.n	8006b3c <HAL_DMA_Init+0xb8>
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	4a50      	ldr	r2, [pc, #320]	@ (8006c78 <HAL_DMA_Init+0x1f4>)
 8006b38:	4293      	cmp	r3, r2
 8006b3a:	d101      	bne.n	8006b40 <HAL_DMA_Init+0xbc>
 8006b3c:	2301      	movs	r3, #1
 8006b3e:	e000      	b.n	8006b42 <HAL_DMA_Init+0xbe>
 8006b40:	2300      	movs	r3, #0
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	f000 813b 	beq.w	8006dbe <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	2202      	movs	r2, #2
 8006b4c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	2200      	movs	r2, #0
 8006b54:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	4a37      	ldr	r2, [pc, #220]	@ (8006c3c <HAL_DMA_Init+0x1b8>)
 8006b5e:	4293      	cmp	r3, r2
 8006b60:	d04a      	beq.n	8006bf8 <HAL_DMA_Init+0x174>
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	4a36      	ldr	r2, [pc, #216]	@ (8006c40 <HAL_DMA_Init+0x1bc>)
 8006b68:	4293      	cmp	r3, r2
 8006b6a:	d045      	beq.n	8006bf8 <HAL_DMA_Init+0x174>
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	4a34      	ldr	r2, [pc, #208]	@ (8006c44 <HAL_DMA_Init+0x1c0>)
 8006b72:	4293      	cmp	r3, r2
 8006b74:	d040      	beq.n	8006bf8 <HAL_DMA_Init+0x174>
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	4a33      	ldr	r2, [pc, #204]	@ (8006c48 <HAL_DMA_Init+0x1c4>)
 8006b7c:	4293      	cmp	r3, r2
 8006b7e:	d03b      	beq.n	8006bf8 <HAL_DMA_Init+0x174>
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	4a31      	ldr	r2, [pc, #196]	@ (8006c4c <HAL_DMA_Init+0x1c8>)
 8006b86:	4293      	cmp	r3, r2
 8006b88:	d036      	beq.n	8006bf8 <HAL_DMA_Init+0x174>
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	4a30      	ldr	r2, [pc, #192]	@ (8006c50 <HAL_DMA_Init+0x1cc>)
 8006b90:	4293      	cmp	r3, r2
 8006b92:	d031      	beq.n	8006bf8 <HAL_DMA_Init+0x174>
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	4a2e      	ldr	r2, [pc, #184]	@ (8006c54 <HAL_DMA_Init+0x1d0>)
 8006b9a:	4293      	cmp	r3, r2
 8006b9c:	d02c      	beq.n	8006bf8 <HAL_DMA_Init+0x174>
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	4a2d      	ldr	r2, [pc, #180]	@ (8006c58 <HAL_DMA_Init+0x1d4>)
 8006ba4:	4293      	cmp	r3, r2
 8006ba6:	d027      	beq.n	8006bf8 <HAL_DMA_Init+0x174>
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	4a2b      	ldr	r2, [pc, #172]	@ (8006c5c <HAL_DMA_Init+0x1d8>)
 8006bae:	4293      	cmp	r3, r2
 8006bb0:	d022      	beq.n	8006bf8 <HAL_DMA_Init+0x174>
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	4a2a      	ldr	r2, [pc, #168]	@ (8006c60 <HAL_DMA_Init+0x1dc>)
 8006bb8:	4293      	cmp	r3, r2
 8006bba:	d01d      	beq.n	8006bf8 <HAL_DMA_Init+0x174>
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	4a28      	ldr	r2, [pc, #160]	@ (8006c64 <HAL_DMA_Init+0x1e0>)
 8006bc2:	4293      	cmp	r3, r2
 8006bc4:	d018      	beq.n	8006bf8 <HAL_DMA_Init+0x174>
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	4a27      	ldr	r2, [pc, #156]	@ (8006c68 <HAL_DMA_Init+0x1e4>)
 8006bcc:	4293      	cmp	r3, r2
 8006bce:	d013      	beq.n	8006bf8 <HAL_DMA_Init+0x174>
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	4a25      	ldr	r2, [pc, #148]	@ (8006c6c <HAL_DMA_Init+0x1e8>)
 8006bd6:	4293      	cmp	r3, r2
 8006bd8:	d00e      	beq.n	8006bf8 <HAL_DMA_Init+0x174>
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	4a24      	ldr	r2, [pc, #144]	@ (8006c70 <HAL_DMA_Init+0x1ec>)
 8006be0:	4293      	cmp	r3, r2
 8006be2:	d009      	beq.n	8006bf8 <HAL_DMA_Init+0x174>
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	4a22      	ldr	r2, [pc, #136]	@ (8006c74 <HAL_DMA_Init+0x1f0>)
 8006bea:	4293      	cmp	r3, r2
 8006bec:	d004      	beq.n	8006bf8 <HAL_DMA_Init+0x174>
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	4a21      	ldr	r2, [pc, #132]	@ (8006c78 <HAL_DMA_Init+0x1f4>)
 8006bf4:	4293      	cmp	r3, r2
 8006bf6:	d108      	bne.n	8006c0a <HAL_DMA_Init+0x186>
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	681a      	ldr	r2, [r3, #0]
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	f022 0201 	bic.w	r2, r2, #1
 8006c06:	601a      	str	r2, [r3, #0]
 8006c08:	e007      	b.n	8006c1a <HAL_DMA_Init+0x196>
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	681a      	ldr	r2, [r3, #0]
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	f022 0201 	bic.w	r2, r2, #1
 8006c18:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8006c1a:	e02f      	b.n	8006c7c <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006c1c:	f7ff fd6e 	bl	80066fc <HAL_GetTick>
 8006c20:	4602      	mov	r2, r0
 8006c22:	693b      	ldr	r3, [r7, #16]
 8006c24:	1ad3      	subs	r3, r2, r3
 8006c26:	2b05      	cmp	r3, #5
 8006c28:	d928      	bls.n	8006c7c <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	2220      	movs	r2, #32
 8006c2e:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	2203      	movs	r2, #3
 8006c34:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8006c38:	2301      	movs	r3, #1
 8006c3a:	e246      	b.n	80070ca <HAL_DMA_Init+0x646>
 8006c3c:	40020010 	.word	0x40020010
 8006c40:	40020028 	.word	0x40020028
 8006c44:	40020040 	.word	0x40020040
 8006c48:	40020058 	.word	0x40020058
 8006c4c:	40020070 	.word	0x40020070
 8006c50:	40020088 	.word	0x40020088
 8006c54:	400200a0 	.word	0x400200a0
 8006c58:	400200b8 	.word	0x400200b8
 8006c5c:	40020410 	.word	0x40020410
 8006c60:	40020428 	.word	0x40020428
 8006c64:	40020440 	.word	0x40020440
 8006c68:	40020458 	.word	0x40020458
 8006c6c:	40020470 	.word	0x40020470
 8006c70:	40020488 	.word	0x40020488
 8006c74:	400204a0 	.word	0x400204a0
 8006c78:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	f003 0301 	and.w	r3, r3, #1
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d1c8      	bne.n	8006c1c <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8006c92:	697a      	ldr	r2, [r7, #20]
 8006c94:	4b83      	ldr	r3, [pc, #524]	@ (8006ea4 <HAL_DMA_Init+0x420>)
 8006c96:	4013      	ands	r3, r2
 8006c98:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8006ca2:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	691b      	ldr	r3, [r3, #16]
 8006ca8:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006cae:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	699b      	ldr	r3, [r3, #24]
 8006cb4:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006cba:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	6a1b      	ldr	r3, [r3, #32]
 8006cc0:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8006cc2:	697a      	ldr	r2, [r7, #20]
 8006cc4:	4313      	orrs	r3, r2
 8006cc6:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ccc:	2b04      	cmp	r3, #4
 8006cce:	d107      	bne.n	8006ce0 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006cd8:	4313      	orrs	r3, r2
 8006cda:	697a      	ldr	r2, [r7, #20]
 8006cdc:	4313      	orrs	r3, r2
 8006cde:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8006ce0:	4b71      	ldr	r3, [pc, #452]	@ (8006ea8 <HAL_DMA_Init+0x424>)
 8006ce2:	681a      	ldr	r2, [r3, #0]
 8006ce4:	4b71      	ldr	r3, [pc, #452]	@ (8006eac <HAL_DMA_Init+0x428>)
 8006ce6:	4013      	ands	r3, r2
 8006ce8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006cec:	d328      	bcc.n	8006d40 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	685b      	ldr	r3, [r3, #4]
 8006cf2:	2b28      	cmp	r3, #40	@ 0x28
 8006cf4:	d903      	bls.n	8006cfe <HAL_DMA_Init+0x27a>
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	685b      	ldr	r3, [r3, #4]
 8006cfa:	2b2e      	cmp	r3, #46	@ 0x2e
 8006cfc:	d917      	bls.n	8006d2e <HAL_DMA_Init+0x2aa>
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	685b      	ldr	r3, [r3, #4]
 8006d02:	2b3e      	cmp	r3, #62	@ 0x3e
 8006d04:	d903      	bls.n	8006d0e <HAL_DMA_Init+0x28a>
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	685b      	ldr	r3, [r3, #4]
 8006d0a:	2b42      	cmp	r3, #66	@ 0x42
 8006d0c:	d90f      	bls.n	8006d2e <HAL_DMA_Init+0x2aa>
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	685b      	ldr	r3, [r3, #4]
 8006d12:	2b46      	cmp	r3, #70	@ 0x46
 8006d14:	d903      	bls.n	8006d1e <HAL_DMA_Init+0x29a>
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	685b      	ldr	r3, [r3, #4]
 8006d1a:	2b48      	cmp	r3, #72	@ 0x48
 8006d1c:	d907      	bls.n	8006d2e <HAL_DMA_Init+0x2aa>
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	685b      	ldr	r3, [r3, #4]
 8006d22:	2b4e      	cmp	r3, #78	@ 0x4e
 8006d24:	d905      	bls.n	8006d32 <HAL_DMA_Init+0x2ae>
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	685b      	ldr	r3, [r3, #4]
 8006d2a:	2b52      	cmp	r3, #82	@ 0x52
 8006d2c:	d801      	bhi.n	8006d32 <HAL_DMA_Init+0x2ae>
 8006d2e:	2301      	movs	r3, #1
 8006d30:	e000      	b.n	8006d34 <HAL_DMA_Init+0x2b0>
 8006d32:	2300      	movs	r3, #0
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d003      	beq.n	8006d40 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8006d38:	697b      	ldr	r3, [r7, #20]
 8006d3a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006d3e:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	697a      	ldr	r2, [r7, #20]
 8006d46:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	695b      	ldr	r3, [r3, #20]
 8006d4e:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8006d50:	697b      	ldr	r3, [r7, #20]
 8006d52:	f023 0307 	bic.w	r3, r3, #7
 8006d56:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d5c:	697a      	ldr	r2, [r7, #20]
 8006d5e:	4313      	orrs	r3, r2
 8006d60:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d66:	2b04      	cmp	r3, #4
 8006d68:	d117      	bne.n	8006d9a <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d6e:	697a      	ldr	r2, [r7, #20]
 8006d70:	4313      	orrs	r3, r2
 8006d72:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d00e      	beq.n	8006d9a <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8006d7c:	6878      	ldr	r0, [r7, #4]
 8006d7e:	f002 fb4d 	bl	800941c <DMA_CheckFifoParam>
 8006d82:	4603      	mov	r3, r0
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d008      	beq.n	8006d9a <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	2240      	movs	r2, #64	@ 0x40
 8006d8c:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	2201      	movs	r2, #1
 8006d92:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8006d96:	2301      	movs	r3, #1
 8006d98:	e197      	b.n	80070ca <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	697a      	ldr	r2, [r7, #20]
 8006da0:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8006da2:	6878      	ldr	r0, [r7, #4]
 8006da4:	f002 fa88 	bl	80092b8 <DMA_CalcBaseAndBitshift>
 8006da8:	4603      	mov	r3, r0
 8006daa:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006db0:	f003 031f 	and.w	r3, r3, #31
 8006db4:	223f      	movs	r2, #63	@ 0x3f
 8006db6:	409a      	lsls	r2, r3
 8006db8:	68bb      	ldr	r3, [r7, #8]
 8006dba:	609a      	str	r2, [r3, #8]
 8006dbc:	e0cd      	b.n	8006f5a <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	4a3b      	ldr	r2, [pc, #236]	@ (8006eb0 <HAL_DMA_Init+0x42c>)
 8006dc4:	4293      	cmp	r3, r2
 8006dc6:	d022      	beq.n	8006e0e <HAL_DMA_Init+0x38a>
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	4a39      	ldr	r2, [pc, #228]	@ (8006eb4 <HAL_DMA_Init+0x430>)
 8006dce:	4293      	cmp	r3, r2
 8006dd0:	d01d      	beq.n	8006e0e <HAL_DMA_Init+0x38a>
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	4a38      	ldr	r2, [pc, #224]	@ (8006eb8 <HAL_DMA_Init+0x434>)
 8006dd8:	4293      	cmp	r3, r2
 8006dda:	d018      	beq.n	8006e0e <HAL_DMA_Init+0x38a>
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	4a36      	ldr	r2, [pc, #216]	@ (8006ebc <HAL_DMA_Init+0x438>)
 8006de2:	4293      	cmp	r3, r2
 8006de4:	d013      	beq.n	8006e0e <HAL_DMA_Init+0x38a>
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	4a35      	ldr	r2, [pc, #212]	@ (8006ec0 <HAL_DMA_Init+0x43c>)
 8006dec:	4293      	cmp	r3, r2
 8006dee:	d00e      	beq.n	8006e0e <HAL_DMA_Init+0x38a>
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	4a33      	ldr	r2, [pc, #204]	@ (8006ec4 <HAL_DMA_Init+0x440>)
 8006df6:	4293      	cmp	r3, r2
 8006df8:	d009      	beq.n	8006e0e <HAL_DMA_Init+0x38a>
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	4a32      	ldr	r2, [pc, #200]	@ (8006ec8 <HAL_DMA_Init+0x444>)
 8006e00:	4293      	cmp	r3, r2
 8006e02:	d004      	beq.n	8006e0e <HAL_DMA_Init+0x38a>
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	4a30      	ldr	r2, [pc, #192]	@ (8006ecc <HAL_DMA_Init+0x448>)
 8006e0a:	4293      	cmp	r3, r2
 8006e0c:	d101      	bne.n	8006e12 <HAL_DMA_Init+0x38e>
 8006e0e:	2301      	movs	r3, #1
 8006e10:	e000      	b.n	8006e14 <HAL_DMA_Init+0x390>
 8006e12:	2300      	movs	r3, #0
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	f000 8097 	beq.w	8006f48 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	4a24      	ldr	r2, [pc, #144]	@ (8006eb0 <HAL_DMA_Init+0x42c>)
 8006e20:	4293      	cmp	r3, r2
 8006e22:	d021      	beq.n	8006e68 <HAL_DMA_Init+0x3e4>
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	4a22      	ldr	r2, [pc, #136]	@ (8006eb4 <HAL_DMA_Init+0x430>)
 8006e2a:	4293      	cmp	r3, r2
 8006e2c:	d01c      	beq.n	8006e68 <HAL_DMA_Init+0x3e4>
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	4a21      	ldr	r2, [pc, #132]	@ (8006eb8 <HAL_DMA_Init+0x434>)
 8006e34:	4293      	cmp	r3, r2
 8006e36:	d017      	beq.n	8006e68 <HAL_DMA_Init+0x3e4>
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	4a1f      	ldr	r2, [pc, #124]	@ (8006ebc <HAL_DMA_Init+0x438>)
 8006e3e:	4293      	cmp	r3, r2
 8006e40:	d012      	beq.n	8006e68 <HAL_DMA_Init+0x3e4>
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	4a1e      	ldr	r2, [pc, #120]	@ (8006ec0 <HAL_DMA_Init+0x43c>)
 8006e48:	4293      	cmp	r3, r2
 8006e4a:	d00d      	beq.n	8006e68 <HAL_DMA_Init+0x3e4>
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	4a1c      	ldr	r2, [pc, #112]	@ (8006ec4 <HAL_DMA_Init+0x440>)
 8006e52:	4293      	cmp	r3, r2
 8006e54:	d008      	beq.n	8006e68 <HAL_DMA_Init+0x3e4>
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	4a1b      	ldr	r2, [pc, #108]	@ (8006ec8 <HAL_DMA_Init+0x444>)
 8006e5c:	4293      	cmp	r3, r2
 8006e5e:	d003      	beq.n	8006e68 <HAL_DMA_Init+0x3e4>
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	4a19      	ldr	r2, [pc, #100]	@ (8006ecc <HAL_DMA_Init+0x448>)
 8006e66:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	2202      	movs	r2, #2
 8006e6c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	2200      	movs	r2, #0
 8006e74:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8006e80:	697a      	ldr	r2, [r7, #20]
 8006e82:	4b13      	ldr	r3, [pc, #76]	@ (8006ed0 <HAL_DMA_Init+0x44c>)
 8006e84:	4013      	ands	r3, r2
 8006e86:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	689b      	ldr	r3, [r3, #8]
 8006e8c:	2b40      	cmp	r3, #64	@ 0x40
 8006e8e:	d021      	beq.n	8006ed4 <HAL_DMA_Init+0x450>
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	689b      	ldr	r3, [r3, #8]
 8006e94:	2b80      	cmp	r3, #128	@ 0x80
 8006e96:	d102      	bne.n	8006e9e <HAL_DMA_Init+0x41a>
 8006e98:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8006e9c:	e01b      	b.n	8006ed6 <HAL_DMA_Init+0x452>
 8006e9e:	2300      	movs	r3, #0
 8006ea0:	e019      	b.n	8006ed6 <HAL_DMA_Init+0x452>
 8006ea2:	bf00      	nop
 8006ea4:	fe10803f 	.word	0xfe10803f
 8006ea8:	5c001000 	.word	0x5c001000
 8006eac:	ffff0000 	.word	0xffff0000
 8006eb0:	58025408 	.word	0x58025408
 8006eb4:	5802541c 	.word	0x5802541c
 8006eb8:	58025430 	.word	0x58025430
 8006ebc:	58025444 	.word	0x58025444
 8006ec0:	58025458 	.word	0x58025458
 8006ec4:	5802546c 	.word	0x5802546c
 8006ec8:	58025480 	.word	0x58025480
 8006ecc:	58025494 	.word	0x58025494
 8006ed0:	fffe000f 	.word	0xfffe000f
 8006ed4:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8006ed6:	687a      	ldr	r2, [r7, #4]
 8006ed8:	68d2      	ldr	r2, [r2, #12]
 8006eda:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8006edc:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	691b      	ldr	r3, [r3, #16]
 8006ee2:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8006ee4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	695b      	ldr	r3, [r3, #20]
 8006eea:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8006eec:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	699b      	ldr	r3, [r3, #24]
 8006ef2:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8006ef4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	69db      	ldr	r3, [r3, #28]
 8006efa:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8006efc:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	6a1b      	ldr	r3, [r3, #32]
 8006f02:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8006f04:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8006f06:	697a      	ldr	r2, [r7, #20]
 8006f08:	4313      	orrs	r3, r2
 8006f0a:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	697a      	ldr	r2, [r7, #20]
 8006f12:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	461a      	mov	r2, r3
 8006f1a:	4b6e      	ldr	r3, [pc, #440]	@ (80070d4 <HAL_DMA_Init+0x650>)
 8006f1c:	4413      	add	r3, r2
 8006f1e:	4a6e      	ldr	r2, [pc, #440]	@ (80070d8 <HAL_DMA_Init+0x654>)
 8006f20:	fba2 2303 	umull	r2, r3, r2, r3
 8006f24:	091b      	lsrs	r3, r3, #4
 8006f26:	009a      	lsls	r2, r3, #2
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8006f2c:	6878      	ldr	r0, [r7, #4]
 8006f2e:	f002 f9c3 	bl	80092b8 <DMA_CalcBaseAndBitshift>
 8006f32:	4603      	mov	r3, r0
 8006f34:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006f3a:	f003 031f 	and.w	r3, r3, #31
 8006f3e:	2201      	movs	r2, #1
 8006f40:	409a      	lsls	r2, r3
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	605a      	str	r2, [r3, #4]
 8006f46:	e008      	b.n	8006f5a <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	2240      	movs	r2, #64	@ 0x40
 8006f4c:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	2203      	movs	r2, #3
 8006f52:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 8006f56:	2301      	movs	r3, #1
 8006f58:	e0b7      	b.n	80070ca <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	4a5f      	ldr	r2, [pc, #380]	@ (80070dc <HAL_DMA_Init+0x658>)
 8006f60:	4293      	cmp	r3, r2
 8006f62:	d072      	beq.n	800704a <HAL_DMA_Init+0x5c6>
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	4a5d      	ldr	r2, [pc, #372]	@ (80070e0 <HAL_DMA_Init+0x65c>)
 8006f6a:	4293      	cmp	r3, r2
 8006f6c:	d06d      	beq.n	800704a <HAL_DMA_Init+0x5c6>
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	4a5c      	ldr	r2, [pc, #368]	@ (80070e4 <HAL_DMA_Init+0x660>)
 8006f74:	4293      	cmp	r3, r2
 8006f76:	d068      	beq.n	800704a <HAL_DMA_Init+0x5c6>
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	4a5a      	ldr	r2, [pc, #360]	@ (80070e8 <HAL_DMA_Init+0x664>)
 8006f7e:	4293      	cmp	r3, r2
 8006f80:	d063      	beq.n	800704a <HAL_DMA_Init+0x5c6>
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	4a59      	ldr	r2, [pc, #356]	@ (80070ec <HAL_DMA_Init+0x668>)
 8006f88:	4293      	cmp	r3, r2
 8006f8a:	d05e      	beq.n	800704a <HAL_DMA_Init+0x5c6>
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	4a57      	ldr	r2, [pc, #348]	@ (80070f0 <HAL_DMA_Init+0x66c>)
 8006f92:	4293      	cmp	r3, r2
 8006f94:	d059      	beq.n	800704a <HAL_DMA_Init+0x5c6>
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	4a56      	ldr	r2, [pc, #344]	@ (80070f4 <HAL_DMA_Init+0x670>)
 8006f9c:	4293      	cmp	r3, r2
 8006f9e:	d054      	beq.n	800704a <HAL_DMA_Init+0x5c6>
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	4a54      	ldr	r2, [pc, #336]	@ (80070f8 <HAL_DMA_Init+0x674>)
 8006fa6:	4293      	cmp	r3, r2
 8006fa8:	d04f      	beq.n	800704a <HAL_DMA_Init+0x5c6>
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	4a53      	ldr	r2, [pc, #332]	@ (80070fc <HAL_DMA_Init+0x678>)
 8006fb0:	4293      	cmp	r3, r2
 8006fb2:	d04a      	beq.n	800704a <HAL_DMA_Init+0x5c6>
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	4a51      	ldr	r2, [pc, #324]	@ (8007100 <HAL_DMA_Init+0x67c>)
 8006fba:	4293      	cmp	r3, r2
 8006fbc:	d045      	beq.n	800704a <HAL_DMA_Init+0x5c6>
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	4a50      	ldr	r2, [pc, #320]	@ (8007104 <HAL_DMA_Init+0x680>)
 8006fc4:	4293      	cmp	r3, r2
 8006fc6:	d040      	beq.n	800704a <HAL_DMA_Init+0x5c6>
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	4a4e      	ldr	r2, [pc, #312]	@ (8007108 <HAL_DMA_Init+0x684>)
 8006fce:	4293      	cmp	r3, r2
 8006fd0:	d03b      	beq.n	800704a <HAL_DMA_Init+0x5c6>
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	4a4d      	ldr	r2, [pc, #308]	@ (800710c <HAL_DMA_Init+0x688>)
 8006fd8:	4293      	cmp	r3, r2
 8006fda:	d036      	beq.n	800704a <HAL_DMA_Init+0x5c6>
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	4a4b      	ldr	r2, [pc, #300]	@ (8007110 <HAL_DMA_Init+0x68c>)
 8006fe2:	4293      	cmp	r3, r2
 8006fe4:	d031      	beq.n	800704a <HAL_DMA_Init+0x5c6>
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	4a4a      	ldr	r2, [pc, #296]	@ (8007114 <HAL_DMA_Init+0x690>)
 8006fec:	4293      	cmp	r3, r2
 8006fee:	d02c      	beq.n	800704a <HAL_DMA_Init+0x5c6>
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	4a48      	ldr	r2, [pc, #288]	@ (8007118 <HAL_DMA_Init+0x694>)
 8006ff6:	4293      	cmp	r3, r2
 8006ff8:	d027      	beq.n	800704a <HAL_DMA_Init+0x5c6>
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	4a47      	ldr	r2, [pc, #284]	@ (800711c <HAL_DMA_Init+0x698>)
 8007000:	4293      	cmp	r3, r2
 8007002:	d022      	beq.n	800704a <HAL_DMA_Init+0x5c6>
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	4a45      	ldr	r2, [pc, #276]	@ (8007120 <HAL_DMA_Init+0x69c>)
 800700a:	4293      	cmp	r3, r2
 800700c:	d01d      	beq.n	800704a <HAL_DMA_Init+0x5c6>
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	4a44      	ldr	r2, [pc, #272]	@ (8007124 <HAL_DMA_Init+0x6a0>)
 8007014:	4293      	cmp	r3, r2
 8007016:	d018      	beq.n	800704a <HAL_DMA_Init+0x5c6>
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	4a42      	ldr	r2, [pc, #264]	@ (8007128 <HAL_DMA_Init+0x6a4>)
 800701e:	4293      	cmp	r3, r2
 8007020:	d013      	beq.n	800704a <HAL_DMA_Init+0x5c6>
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	4a41      	ldr	r2, [pc, #260]	@ (800712c <HAL_DMA_Init+0x6a8>)
 8007028:	4293      	cmp	r3, r2
 800702a:	d00e      	beq.n	800704a <HAL_DMA_Init+0x5c6>
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	4a3f      	ldr	r2, [pc, #252]	@ (8007130 <HAL_DMA_Init+0x6ac>)
 8007032:	4293      	cmp	r3, r2
 8007034:	d009      	beq.n	800704a <HAL_DMA_Init+0x5c6>
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	4a3e      	ldr	r2, [pc, #248]	@ (8007134 <HAL_DMA_Init+0x6b0>)
 800703c:	4293      	cmp	r3, r2
 800703e:	d004      	beq.n	800704a <HAL_DMA_Init+0x5c6>
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	4a3c      	ldr	r2, [pc, #240]	@ (8007138 <HAL_DMA_Init+0x6b4>)
 8007046:	4293      	cmp	r3, r2
 8007048:	d101      	bne.n	800704e <HAL_DMA_Init+0x5ca>
 800704a:	2301      	movs	r3, #1
 800704c:	e000      	b.n	8007050 <HAL_DMA_Init+0x5cc>
 800704e:	2300      	movs	r3, #0
 8007050:	2b00      	cmp	r3, #0
 8007052:	d032      	beq.n	80070ba <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8007054:	6878      	ldr	r0, [r7, #4]
 8007056:	f002 fa5d 	bl	8009514 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	689b      	ldr	r3, [r3, #8]
 800705e:	2b80      	cmp	r3, #128	@ 0x80
 8007060:	d102      	bne.n	8007068 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	2200      	movs	r2, #0
 8007066:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	685a      	ldr	r2, [r3, #4]
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007070:	b2d2      	uxtb	r2, r2
 8007072:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007078:	687a      	ldr	r2, [r7, #4]
 800707a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800707c:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	685b      	ldr	r3, [r3, #4]
 8007082:	2b00      	cmp	r3, #0
 8007084:	d010      	beq.n	80070a8 <HAL_DMA_Init+0x624>
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	685b      	ldr	r3, [r3, #4]
 800708a:	2b08      	cmp	r3, #8
 800708c:	d80c      	bhi.n	80070a8 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800708e:	6878      	ldr	r0, [r7, #4]
 8007090:	f002 fada 	bl	8009648 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007098:	2200      	movs	r2, #0
 800709a:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80070a0:	687a      	ldr	r2, [r7, #4]
 80070a2:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80070a4:	605a      	str	r2, [r3, #4]
 80070a6:	e008      	b.n	80070ba <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	2200      	movs	r2, #0
 80070ac:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	2200      	movs	r2, #0
 80070b2:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	2200      	movs	r2, #0
 80070b8:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	2200      	movs	r2, #0
 80070be:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	2201      	movs	r2, #1
 80070c4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80070c8:	2300      	movs	r3, #0
}
 80070ca:	4618      	mov	r0, r3
 80070cc:	3718      	adds	r7, #24
 80070ce:	46bd      	mov	sp, r7
 80070d0:	bd80      	pop	{r7, pc}
 80070d2:	bf00      	nop
 80070d4:	a7fdabf8 	.word	0xa7fdabf8
 80070d8:	cccccccd 	.word	0xcccccccd
 80070dc:	40020010 	.word	0x40020010
 80070e0:	40020028 	.word	0x40020028
 80070e4:	40020040 	.word	0x40020040
 80070e8:	40020058 	.word	0x40020058
 80070ec:	40020070 	.word	0x40020070
 80070f0:	40020088 	.word	0x40020088
 80070f4:	400200a0 	.word	0x400200a0
 80070f8:	400200b8 	.word	0x400200b8
 80070fc:	40020410 	.word	0x40020410
 8007100:	40020428 	.word	0x40020428
 8007104:	40020440 	.word	0x40020440
 8007108:	40020458 	.word	0x40020458
 800710c:	40020470 	.word	0x40020470
 8007110:	40020488 	.word	0x40020488
 8007114:	400204a0 	.word	0x400204a0
 8007118:	400204b8 	.word	0x400204b8
 800711c:	58025408 	.word	0x58025408
 8007120:	5802541c 	.word	0x5802541c
 8007124:	58025430 	.word	0x58025430
 8007128:	58025444 	.word	0x58025444
 800712c:	58025458 	.word	0x58025458
 8007130:	5802546c 	.word	0x5802546c
 8007134:	58025480 	.word	0x58025480
 8007138:	58025494 	.word	0x58025494

0800713c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800713c:	b580      	push	{r7, lr}
 800713e:	b086      	sub	sp, #24
 8007140:	af00      	add	r7, sp, #0
 8007142:	60f8      	str	r0, [r7, #12]
 8007144:	60b9      	str	r1, [r7, #8]
 8007146:	607a      	str	r2, [r7, #4]
 8007148:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800714a:	2300      	movs	r3, #0
 800714c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	2b00      	cmp	r3, #0
 8007152:	d101      	bne.n	8007158 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8007154:	2301      	movs	r3, #1
 8007156:	e226      	b.n	80075a6 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800715e:	2b01      	cmp	r3, #1
 8007160:	d101      	bne.n	8007166 <HAL_DMA_Start_IT+0x2a>
 8007162:	2302      	movs	r3, #2
 8007164:	e21f      	b.n	80075a6 <HAL_DMA_Start_IT+0x46a>
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	2201      	movs	r2, #1
 800716a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8007174:	b2db      	uxtb	r3, r3
 8007176:	2b01      	cmp	r3, #1
 8007178:	f040 820a 	bne.w	8007590 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	2202      	movs	r2, #2
 8007180:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	2200      	movs	r2, #0
 8007188:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	4a68      	ldr	r2, [pc, #416]	@ (8007330 <HAL_DMA_Start_IT+0x1f4>)
 8007190:	4293      	cmp	r3, r2
 8007192:	d04a      	beq.n	800722a <HAL_DMA_Start_IT+0xee>
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	4a66      	ldr	r2, [pc, #408]	@ (8007334 <HAL_DMA_Start_IT+0x1f8>)
 800719a:	4293      	cmp	r3, r2
 800719c:	d045      	beq.n	800722a <HAL_DMA_Start_IT+0xee>
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	4a65      	ldr	r2, [pc, #404]	@ (8007338 <HAL_DMA_Start_IT+0x1fc>)
 80071a4:	4293      	cmp	r3, r2
 80071a6:	d040      	beq.n	800722a <HAL_DMA_Start_IT+0xee>
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	4a63      	ldr	r2, [pc, #396]	@ (800733c <HAL_DMA_Start_IT+0x200>)
 80071ae:	4293      	cmp	r3, r2
 80071b0:	d03b      	beq.n	800722a <HAL_DMA_Start_IT+0xee>
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	4a62      	ldr	r2, [pc, #392]	@ (8007340 <HAL_DMA_Start_IT+0x204>)
 80071b8:	4293      	cmp	r3, r2
 80071ba:	d036      	beq.n	800722a <HAL_DMA_Start_IT+0xee>
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	4a60      	ldr	r2, [pc, #384]	@ (8007344 <HAL_DMA_Start_IT+0x208>)
 80071c2:	4293      	cmp	r3, r2
 80071c4:	d031      	beq.n	800722a <HAL_DMA_Start_IT+0xee>
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	4a5f      	ldr	r2, [pc, #380]	@ (8007348 <HAL_DMA_Start_IT+0x20c>)
 80071cc:	4293      	cmp	r3, r2
 80071ce:	d02c      	beq.n	800722a <HAL_DMA_Start_IT+0xee>
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	4a5d      	ldr	r2, [pc, #372]	@ (800734c <HAL_DMA_Start_IT+0x210>)
 80071d6:	4293      	cmp	r3, r2
 80071d8:	d027      	beq.n	800722a <HAL_DMA_Start_IT+0xee>
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	4a5c      	ldr	r2, [pc, #368]	@ (8007350 <HAL_DMA_Start_IT+0x214>)
 80071e0:	4293      	cmp	r3, r2
 80071e2:	d022      	beq.n	800722a <HAL_DMA_Start_IT+0xee>
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	4a5a      	ldr	r2, [pc, #360]	@ (8007354 <HAL_DMA_Start_IT+0x218>)
 80071ea:	4293      	cmp	r3, r2
 80071ec:	d01d      	beq.n	800722a <HAL_DMA_Start_IT+0xee>
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	4a59      	ldr	r2, [pc, #356]	@ (8007358 <HAL_DMA_Start_IT+0x21c>)
 80071f4:	4293      	cmp	r3, r2
 80071f6:	d018      	beq.n	800722a <HAL_DMA_Start_IT+0xee>
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	4a57      	ldr	r2, [pc, #348]	@ (800735c <HAL_DMA_Start_IT+0x220>)
 80071fe:	4293      	cmp	r3, r2
 8007200:	d013      	beq.n	800722a <HAL_DMA_Start_IT+0xee>
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	4a56      	ldr	r2, [pc, #344]	@ (8007360 <HAL_DMA_Start_IT+0x224>)
 8007208:	4293      	cmp	r3, r2
 800720a:	d00e      	beq.n	800722a <HAL_DMA_Start_IT+0xee>
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	4a54      	ldr	r2, [pc, #336]	@ (8007364 <HAL_DMA_Start_IT+0x228>)
 8007212:	4293      	cmp	r3, r2
 8007214:	d009      	beq.n	800722a <HAL_DMA_Start_IT+0xee>
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	4a53      	ldr	r2, [pc, #332]	@ (8007368 <HAL_DMA_Start_IT+0x22c>)
 800721c:	4293      	cmp	r3, r2
 800721e:	d004      	beq.n	800722a <HAL_DMA_Start_IT+0xee>
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	4a51      	ldr	r2, [pc, #324]	@ (800736c <HAL_DMA_Start_IT+0x230>)
 8007226:	4293      	cmp	r3, r2
 8007228:	d108      	bne.n	800723c <HAL_DMA_Start_IT+0x100>
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	681a      	ldr	r2, [r3, #0]
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	f022 0201 	bic.w	r2, r2, #1
 8007238:	601a      	str	r2, [r3, #0]
 800723a:	e007      	b.n	800724c <HAL_DMA_Start_IT+0x110>
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	681a      	ldr	r2, [r3, #0]
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	f022 0201 	bic.w	r2, r2, #1
 800724a:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800724c:	683b      	ldr	r3, [r7, #0]
 800724e:	687a      	ldr	r2, [r7, #4]
 8007250:	68b9      	ldr	r1, [r7, #8]
 8007252:	68f8      	ldr	r0, [r7, #12]
 8007254:	f001 fe84 	bl	8008f60 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	4a34      	ldr	r2, [pc, #208]	@ (8007330 <HAL_DMA_Start_IT+0x1f4>)
 800725e:	4293      	cmp	r3, r2
 8007260:	d04a      	beq.n	80072f8 <HAL_DMA_Start_IT+0x1bc>
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	4a33      	ldr	r2, [pc, #204]	@ (8007334 <HAL_DMA_Start_IT+0x1f8>)
 8007268:	4293      	cmp	r3, r2
 800726a:	d045      	beq.n	80072f8 <HAL_DMA_Start_IT+0x1bc>
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	4a31      	ldr	r2, [pc, #196]	@ (8007338 <HAL_DMA_Start_IT+0x1fc>)
 8007272:	4293      	cmp	r3, r2
 8007274:	d040      	beq.n	80072f8 <HAL_DMA_Start_IT+0x1bc>
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	4a30      	ldr	r2, [pc, #192]	@ (800733c <HAL_DMA_Start_IT+0x200>)
 800727c:	4293      	cmp	r3, r2
 800727e:	d03b      	beq.n	80072f8 <HAL_DMA_Start_IT+0x1bc>
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	4a2e      	ldr	r2, [pc, #184]	@ (8007340 <HAL_DMA_Start_IT+0x204>)
 8007286:	4293      	cmp	r3, r2
 8007288:	d036      	beq.n	80072f8 <HAL_DMA_Start_IT+0x1bc>
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	4a2d      	ldr	r2, [pc, #180]	@ (8007344 <HAL_DMA_Start_IT+0x208>)
 8007290:	4293      	cmp	r3, r2
 8007292:	d031      	beq.n	80072f8 <HAL_DMA_Start_IT+0x1bc>
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	4a2b      	ldr	r2, [pc, #172]	@ (8007348 <HAL_DMA_Start_IT+0x20c>)
 800729a:	4293      	cmp	r3, r2
 800729c:	d02c      	beq.n	80072f8 <HAL_DMA_Start_IT+0x1bc>
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	4a2a      	ldr	r2, [pc, #168]	@ (800734c <HAL_DMA_Start_IT+0x210>)
 80072a4:	4293      	cmp	r3, r2
 80072a6:	d027      	beq.n	80072f8 <HAL_DMA_Start_IT+0x1bc>
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	4a28      	ldr	r2, [pc, #160]	@ (8007350 <HAL_DMA_Start_IT+0x214>)
 80072ae:	4293      	cmp	r3, r2
 80072b0:	d022      	beq.n	80072f8 <HAL_DMA_Start_IT+0x1bc>
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	4a27      	ldr	r2, [pc, #156]	@ (8007354 <HAL_DMA_Start_IT+0x218>)
 80072b8:	4293      	cmp	r3, r2
 80072ba:	d01d      	beq.n	80072f8 <HAL_DMA_Start_IT+0x1bc>
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	4a25      	ldr	r2, [pc, #148]	@ (8007358 <HAL_DMA_Start_IT+0x21c>)
 80072c2:	4293      	cmp	r3, r2
 80072c4:	d018      	beq.n	80072f8 <HAL_DMA_Start_IT+0x1bc>
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	4a24      	ldr	r2, [pc, #144]	@ (800735c <HAL_DMA_Start_IT+0x220>)
 80072cc:	4293      	cmp	r3, r2
 80072ce:	d013      	beq.n	80072f8 <HAL_DMA_Start_IT+0x1bc>
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	4a22      	ldr	r2, [pc, #136]	@ (8007360 <HAL_DMA_Start_IT+0x224>)
 80072d6:	4293      	cmp	r3, r2
 80072d8:	d00e      	beq.n	80072f8 <HAL_DMA_Start_IT+0x1bc>
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	4a21      	ldr	r2, [pc, #132]	@ (8007364 <HAL_DMA_Start_IT+0x228>)
 80072e0:	4293      	cmp	r3, r2
 80072e2:	d009      	beq.n	80072f8 <HAL_DMA_Start_IT+0x1bc>
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	4a1f      	ldr	r2, [pc, #124]	@ (8007368 <HAL_DMA_Start_IT+0x22c>)
 80072ea:	4293      	cmp	r3, r2
 80072ec:	d004      	beq.n	80072f8 <HAL_DMA_Start_IT+0x1bc>
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	4a1e      	ldr	r2, [pc, #120]	@ (800736c <HAL_DMA_Start_IT+0x230>)
 80072f4:	4293      	cmp	r3, r2
 80072f6:	d101      	bne.n	80072fc <HAL_DMA_Start_IT+0x1c0>
 80072f8:	2301      	movs	r3, #1
 80072fa:	e000      	b.n	80072fe <HAL_DMA_Start_IT+0x1c2>
 80072fc:	2300      	movs	r3, #0
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d036      	beq.n	8007370 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	f023 021e 	bic.w	r2, r3, #30
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	f042 0216 	orr.w	r2, r2, #22
 8007314:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800731a:	2b00      	cmp	r3, #0
 800731c:	d03e      	beq.n	800739c <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	681a      	ldr	r2, [r3, #0]
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	f042 0208 	orr.w	r2, r2, #8
 800732c:	601a      	str	r2, [r3, #0]
 800732e:	e035      	b.n	800739c <HAL_DMA_Start_IT+0x260>
 8007330:	40020010 	.word	0x40020010
 8007334:	40020028 	.word	0x40020028
 8007338:	40020040 	.word	0x40020040
 800733c:	40020058 	.word	0x40020058
 8007340:	40020070 	.word	0x40020070
 8007344:	40020088 	.word	0x40020088
 8007348:	400200a0 	.word	0x400200a0
 800734c:	400200b8 	.word	0x400200b8
 8007350:	40020410 	.word	0x40020410
 8007354:	40020428 	.word	0x40020428
 8007358:	40020440 	.word	0x40020440
 800735c:	40020458 	.word	0x40020458
 8007360:	40020470 	.word	0x40020470
 8007364:	40020488 	.word	0x40020488
 8007368:	400204a0 	.word	0x400204a0
 800736c:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	f023 020e 	bic.w	r2, r3, #14
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	f042 020a 	orr.w	r2, r2, #10
 8007382:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007388:	2b00      	cmp	r3, #0
 800738a:	d007      	beq.n	800739c <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	681a      	ldr	r2, [r3, #0]
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	f042 0204 	orr.w	r2, r2, #4
 800739a:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	4a83      	ldr	r2, [pc, #524]	@ (80075b0 <HAL_DMA_Start_IT+0x474>)
 80073a2:	4293      	cmp	r3, r2
 80073a4:	d072      	beq.n	800748c <HAL_DMA_Start_IT+0x350>
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	4a82      	ldr	r2, [pc, #520]	@ (80075b4 <HAL_DMA_Start_IT+0x478>)
 80073ac:	4293      	cmp	r3, r2
 80073ae:	d06d      	beq.n	800748c <HAL_DMA_Start_IT+0x350>
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	4a80      	ldr	r2, [pc, #512]	@ (80075b8 <HAL_DMA_Start_IT+0x47c>)
 80073b6:	4293      	cmp	r3, r2
 80073b8:	d068      	beq.n	800748c <HAL_DMA_Start_IT+0x350>
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	4a7f      	ldr	r2, [pc, #508]	@ (80075bc <HAL_DMA_Start_IT+0x480>)
 80073c0:	4293      	cmp	r3, r2
 80073c2:	d063      	beq.n	800748c <HAL_DMA_Start_IT+0x350>
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	4a7d      	ldr	r2, [pc, #500]	@ (80075c0 <HAL_DMA_Start_IT+0x484>)
 80073ca:	4293      	cmp	r3, r2
 80073cc:	d05e      	beq.n	800748c <HAL_DMA_Start_IT+0x350>
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	4a7c      	ldr	r2, [pc, #496]	@ (80075c4 <HAL_DMA_Start_IT+0x488>)
 80073d4:	4293      	cmp	r3, r2
 80073d6:	d059      	beq.n	800748c <HAL_DMA_Start_IT+0x350>
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	4a7a      	ldr	r2, [pc, #488]	@ (80075c8 <HAL_DMA_Start_IT+0x48c>)
 80073de:	4293      	cmp	r3, r2
 80073e0:	d054      	beq.n	800748c <HAL_DMA_Start_IT+0x350>
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	4a79      	ldr	r2, [pc, #484]	@ (80075cc <HAL_DMA_Start_IT+0x490>)
 80073e8:	4293      	cmp	r3, r2
 80073ea:	d04f      	beq.n	800748c <HAL_DMA_Start_IT+0x350>
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	4a77      	ldr	r2, [pc, #476]	@ (80075d0 <HAL_DMA_Start_IT+0x494>)
 80073f2:	4293      	cmp	r3, r2
 80073f4:	d04a      	beq.n	800748c <HAL_DMA_Start_IT+0x350>
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	4a76      	ldr	r2, [pc, #472]	@ (80075d4 <HAL_DMA_Start_IT+0x498>)
 80073fc:	4293      	cmp	r3, r2
 80073fe:	d045      	beq.n	800748c <HAL_DMA_Start_IT+0x350>
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	4a74      	ldr	r2, [pc, #464]	@ (80075d8 <HAL_DMA_Start_IT+0x49c>)
 8007406:	4293      	cmp	r3, r2
 8007408:	d040      	beq.n	800748c <HAL_DMA_Start_IT+0x350>
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	4a73      	ldr	r2, [pc, #460]	@ (80075dc <HAL_DMA_Start_IT+0x4a0>)
 8007410:	4293      	cmp	r3, r2
 8007412:	d03b      	beq.n	800748c <HAL_DMA_Start_IT+0x350>
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	4a71      	ldr	r2, [pc, #452]	@ (80075e0 <HAL_DMA_Start_IT+0x4a4>)
 800741a:	4293      	cmp	r3, r2
 800741c:	d036      	beq.n	800748c <HAL_DMA_Start_IT+0x350>
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	4a70      	ldr	r2, [pc, #448]	@ (80075e4 <HAL_DMA_Start_IT+0x4a8>)
 8007424:	4293      	cmp	r3, r2
 8007426:	d031      	beq.n	800748c <HAL_DMA_Start_IT+0x350>
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	4a6e      	ldr	r2, [pc, #440]	@ (80075e8 <HAL_DMA_Start_IT+0x4ac>)
 800742e:	4293      	cmp	r3, r2
 8007430:	d02c      	beq.n	800748c <HAL_DMA_Start_IT+0x350>
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	4a6d      	ldr	r2, [pc, #436]	@ (80075ec <HAL_DMA_Start_IT+0x4b0>)
 8007438:	4293      	cmp	r3, r2
 800743a:	d027      	beq.n	800748c <HAL_DMA_Start_IT+0x350>
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	4a6b      	ldr	r2, [pc, #428]	@ (80075f0 <HAL_DMA_Start_IT+0x4b4>)
 8007442:	4293      	cmp	r3, r2
 8007444:	d022      	beq.n	800748c <HAL_DMA_Start_IT+0x350>
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	4a6a      	ldr	r2, [pc, #424]	@ (80075f4 <HAL_DMA_Start_IT+0x4b8>)
 800744c:	4293      	cmp	r3, r2
 800744e:	d01d      	beq.n	800748c <HAL_DMA_Start_IT+0x350>
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	4a68      	ldr	r2, [pc, #416]	@ (80075f8 <HAL_DMA_Start_IT+0x4bc>)
 8007456:	4293      	cmp	r3, r2
 8007458:	d018      	beq.n	800748c <HAL_DMA_Start_IT+0x350>
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	4a67      	ldr	r2, [pc, #412]	@ (80075fc <HAL_DMA_Start_IT+0x4c0>)
 8007460:	4293      	cmp	r3, r2
 8007462:	d013      	beq.n	800748c <HAL_DMA_Start_IT+0x350>
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	4a65      	ldr	r2, [pc, #404]	@ (8007600 <HAL_DMA_Start_IT+0x4c4>)
 800746a:	4293      	cmp	r3, r2
 800746c:	d00e      	beq.n	800748c <HAL_DMA_Start_IT+0x350>
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	4a64      	ldr	r2, [pc, #400]	@ (8007604 <HAL_DMA_Start_IT+0x4c8>)
 8007474:	4293      	cmp	r3, r2
 8007476:	d009      	beq.n	800748c <HAL_DMA_Start_IT+0x350>
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	4a62      	ldr	r2, [pc, #392]	@ (8007608 <HAL_DMA_Start_IT+0x4cc>)
 800747e:	4293      	cmp	r3, r2
 8007480:	d004      	beq.n	800748c <HAL_DMA_Start_IT+0x350>
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	4a61      	ldr	r2, [pc, #388]	@ (800760c <HAL_DMA_Start_IT+0x4d0>)
 8007488:	4293      	cmp	r3, r2
 800748a:	d101      	bne.n	8007490 <HAL_DMA_Start_IT+0x354>
 800748c:	2301      	movs	r3, #1
 800748e:	e000      	b.n	8007492 <HAL_DMA_Start_IT+0x356>
 8007490:	2300      	movs	r3, #0
 8007492:	2b00      	cmp	r3, #0
 8007494:	d01a      	beq.n	80074cc <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	d007      	beq.n	80074b4 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80074a8:	681a      	ldr	r2, [r3, #0]
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80074ae:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80074b2:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d007      	beq.n	80074cc <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80074c0:	681a      	ldr	r2, [r3, #0]
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80074c6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80074ca:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	4a37      	ldr	r2, [pc, #220]	@ (80075b0 <HAL_DMA_Start_IT+0x474>)
 80074d2:	4293      	cmp	r3, r2
 80074d4:	d04a      	beq.n	800756c <HAL_DMA_Start_IT+0x430>
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	4a36      	ldr	r2, [pc, #216]	@ (80075b4 <HAL_DMA_Start_IT+0x478>)
 80074dc:	4293      	cmp	r3, r2
 80074de:	d045      	beq.n	800756c <HAL_DMA_Start_IT+0x430>
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	4a34      	ldr	r2, [pc, #208]	@ (80075b8 <HAL_DMA_Start_IT+0x47c>)
 80074e6:	4293      	cmp	r3, r2
 80074e8:	d040      	beq.n	800756c <HAL_DMA_Start_IT+0x430>
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	4a33      	ldr	r2, [pc, #204]	@ (80075bc <HAL_DMA_Start_IT+0x480>)
 80074f0:	4293      	cmp	r3, r2
 80074f2:	d03b      	beq.n	800756c <HAL_DMA_Start_IT+0x430>
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	4a31      	ldr	r2, [pc, #196]	@ (80075c0 <HAL_DMA_Start_IT+0x484>)
 80074fa:	4293      	cmp	r3, r2
 80074fc:	d036      	beq.n	800756c <HAL_DMA_Start_IT+0x430>
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	4a30      	ldr	r2, [pc, #192]	@ (80075c4 <HAL_DMA_Start_IT+0x488>)
 8007504:	4293      	cmp	r3, r2
 8007506:	d031      	beq.n	800756c <HAL_DMA_Start_IT+0x430>
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	4a2e      	ldr	r2, [pc, #184]	@ (80075c8 <HAL_DMA_Start_IT+0x48c>)
 800750e:	4293      	cmp	r3, r2
 8007510:	d02c      	beq.n	800756c <HAL_DMA_Start_IT+0x430>
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	4a2d      	ldr	r2, [pc, #180]	@ (80075cc <HAL_DMA_Start_IT+0x490>)
 8007518:	4293      	cmp	r3, r2
 800751a:	d027      	beq.n	800756c <HAL_DMA_Start_IT+0x430>
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	4a2b      	ldr	r2, [pc, #172]	@ (80075d0 <HAL_DMA_Start_IT+0x494>)
 8007522:	4293      	cmp	r3, r2
 8007524:	d022      	beq.n	800756c <HAL_DMA_Start_IT+0x430>
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	4a2a      	ldr	r2, [pc, #168]	@ (80075d4 <HAL_DMA_Start_IT+0x498>)
 800752c:	4293      	cmp	r3, r2
 800752e:	d01d      	beq.n	800756c <HAL_DMA_Start_IT+0x430>
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	4a28      	ldr	r2, [pc, #160]	@ (80075d8 <HAL_DMA_Start_IT+0x49c>)
 8007536:	4293      	cmp	r3, r2
 8007538:	d018      	beq.n	800756c <HAL_DMA_Start_IT+0x430>
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	4a27      	ldr	r2, [pc, #156]	@ (80075dc <HAL_DMA_Start_IT+0x4a0>)
 8007540:	4293      	cmp	r3, r2
 8007542:	d013      	beq.n	800756c <HAL_DMA_Start_IT+0x430>
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	4a25      	ldr	r2, [pc, #148]	@ (80075e0 <HAL_DMA_Start_IT+0x4a4>)
 800754a:	4293      	cmp	r3, r2
 800754c:	d00e      	beq.n	800756c <HAL_DMA_Start_IT+0x430>
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	4a24      	ldr	r2, [pc, #144]	@ (80075e4 <HAL_DMA_Start_IT+0x4a8>)
 8007554:	4293      	cmp	r3, r2
 8007556:	d009      	beq.n	800756c <HAL_DMA_Start_IT+0x430>
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	4a22      	ldr	r2, [pc, #136]	@ (80075e8 <HAL_DMA_Start_IT+0x4ac>)
 800755e:	4293      	cmp	r3, r2
 8007560:	d004      	beq.n	800756c <HAL_DMA_Start_IT+0x430>
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	4a21      	ldr	r2, [pc, #132]	@ (80075ec <HAL_DMA_Start_IT+0x4b0>)
 8007568:	4293      	cmp	r3, r2
 800756a:	d108      	bne.n	800757e <HAL_DMA_Start_IT+0x442>
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	681a      	ldr	r2, [r3, #0]
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	f042 0201 	orr.w	r2, r2, #1
 800757a:	601a      	str	r2, [r3, #0]
 800757c:	e012      	b.n	80075a4 <HAL_DMA_Start_IT+0x468>
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	681a      	ldr	r2, [r3, #0]
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	f042 0201 	orr.w	r2, r2, #1
 800758c:	601a      	str	r2, [r3, #0]
 800758e:	e009      	b.n	80075a4 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007596:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	2200      	movs	r2, #0
 800759c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 80075a0:	2301      	movs	r3, #1
 80075a2:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 80075a4:	7dfb      	ldrb	r3, [r7, #23]
}
 80075a6:	4618      	mov	r0, r3
 80075a8:	3718      	adds	r7, #24
 80075aa:	46bd      	mov	sp, r7
 80075ac:	bd80      	pop	{r7, pc}
 80075ae:	bf00      	nop
 80075b0:	40020010 	.word	0x40020010
 80075b4:	40020028 	.word	0x40020028
 80075b8:	40020040 	.word	0x40020040
 80075bc:	40020058 	.word	0x40020058
 80075c0:	40020070 	.word	0x40020070
 80075c4:	40020088 	.word	0x40020088
 80075c8:	400200a0 	.word	0x400200a0
 80075cc:	400200b8 	.word	0x400200b8
 80075d0:	40020410 	.word	0x40020410
 80075d4:	40020428 	.word	0x40020428
 80075d8:	40020440 	.word	0x40020440
 80075dc:	40020458 	.word	0x40020458
 80075e0:	40020470 	.word	0x40020470
 80075e4:	40020488 	.word	0x40020488
 80075e8:	400204a0 	.word	0x400204a0
 80075ec:	400204b8 	.word	0x400204b8
 80075f0:	58025408 	.word	0x58025408
 80075f4:	5802541c 	.word	0x5802541c
 80075f8:	58025430 	.word	0x58025430
 80075fc:	58025444 	.word	0x58025444
 8007600:	58025458 	.word	0x58025458
 8007604:	5802546c 	.word	0x5802546c
 8007608:	58025480 	.word	0x58025480
 800760c:	58025494 	.word	0x58025494

08007610 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8007610:	b580      	push	{r7, lr}
 8007612:	b086      	sub	sp, #24
 8007614:	af00      	add	r7, sp, #0
 8007616:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8007618:	f7ff f870 	bl	80066fc <HAL_GetTick>
 800761c:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	2b00      	cmp	r3, #0
 8007622:	d101      	bne.n	8007628 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8007624:	2301      	movs	r3, #1
 8007626:	e2dc      	b.n	8007be2 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800762e:	b2db      	uxtb	r3, r3
 8007630:	2b02      	cmp	r3, #2
 8007632:	d008      	beq.n	8007646 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	2280      	movs	r2, #128	@ 0x80
 8007638:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	2200      	movs	r2, #0
 800763e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 8007642:	2301      	movs	r3, #1
 8007644:	e2cd      	b.n	8007be2 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	4a76      	ldr	r2, [pc, #472]	@ (8007824 <HAL_DMA_Abort+0x214>)
 800764c:	4293      	cmp	r3, r2
 800764e:	d04a      	beq.n	80076e6 <HAL_DMA_Abort+0xd6>
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	4a74      	ldr	r2, [pc, #464]	@ (8007828 <HAL_DMA_Abort+0x218>)
 8007656:	4293      	cmp	r3, r2
 8007658:	d045      	beq.n	80076e6 <HAL_DMA_Abort+0xd6>
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	4a73      	ldr	r2, [pc, #460]	@ (800782c <HAL_DMA_Abort+0x21c>)
 8007660:	4293      	cmp	r3, r2
 8007662:	d040      	beq.n	80076e6 <HAL_DMA_Abort+0xd6>
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	4a71      	ldr	r2, [pc, #452]	@ (8007830 <HAL_DMA_Abort+0x220>)
 800766a:	4293      	cmp	r3, r2
 800766c:	d03b      	beq.n	80076e6 <HAL_DMA_Abort+0xd6>
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	4a70      	ldr	r2, [pc, #448]	@ (8007834 <HAL_DMA_Abort+0x224>)
 8007674:	4293      	cmp	r3, r2
 8007676:	d036      	beq.n	80076e6 <HAL_DMA_Abort+0xd6>
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	4a6e      	ldr	r2, [pc, #440]	@ (8007838 <HAL_DMA_Abort+0x228>)
 800767e:	4293      	cmp	r3, r2
 8007680:	d031      	beq.n	80076e6 <HAL_DMA_Abort+0xd6>
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	4a6d      	ldr	r2, [pc, #436]	@ (800783c <HAL_DMA_Abort+0x22c>)
 8007688:	4293      	cmp	r3, r2
 800768a:	d02c      	beq.n	80076e6 <HAL_DMA_Abort+0xd6>
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	4a6b      	ldr	r2, [pc, #428]	@ (8007840 <HAL_DMA_Abort+0x230>)
 8007692:	4293      	cmp	r3, r2
 8007694:	d027      	beq.n	80076e6 <HAL_DMA_Abort+0xd6>
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	4a6a      	ldr	r2, [pc, #424]	@ (8007844 <HAL_DMA_Abort+0x234>)
 800769c:	4293      	cmp	r3, r2
 800769e:	d022      	beq.n	80076e6 <HAL_DMA_Abort+0xd6>
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	4a68      	ldr	r2, [pc, #416]	@ (8007848 <HAL_DMA_Abort+0x238>)
 80076a6:	4293      	cmp	r3, r2
 80076a8:	d01d      	beq.n	80076e6 <HAL_DMA_Abort+0xd6>
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	4a67      	ldr	r2, [pc, #412]	@ (800784c <HAL_DMA_Abort+0x23c>)
 80076b0:	4293      	cmp	r3, r2
 80076b2:	d018      	beq.n	80076e6 <HAL_DMA_Abort+0xd6>
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	4a65      	ldr	r2, [pc, #404]	@ (8007850 <HAL_DMA_Abort+0x240>)
 80076ba:	4293      	cmp	r3, r2
 80076bc:	d013      	beq.n	80076e6 <HAL_DMA_Abort+0xd6>
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	4a64      	ldr	r2, [pc, #400]	@ (8007854 <HAL_DMA_Abort+0x244>)
 80076c4:	4293      	cmp	r3, r2
 80076c6:	d00e      	beq.n	80076e6 <HAL_DMA_Abort+0xd6>
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	4a62      	ldr	r2, [pc, #392]	@ (8007858 <HAL_DMA_Abort+0x248>)
 80076ce:	4293      	cmp	r3, r2
 80076d0:	d009      	beq.n	80076e6 <HAL_DMA_Abort+0xd6>
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	4a61      	ldr	r2, [pc, #388]	@ (800785c <HAL_DMA_Abort+0x24c>)
 80076d8:	4293      	cmp	r3, r2
 80076da:	d004      	beq.n	80076e6 <HAL_DMA_Abort+0xd6>
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	4a5f      	ldr	r2, [pc, #380]	@ (8007860 <HAL_DMA_Abort+0x250>)
 80076e2:	4293      	cmp	r3, r2
 80076e4:	d101      	bne.n	80076ea <HAL_DMA_Abort+0xda>
 80076e6:	2301      	movs	r3, #1
 80076e8:	e000      	b.n	80076ec <HAL_DMA_Abort+0xdc>
 80076ea:	2300      	movs	r3, #0
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d013      	beq.n	8007718 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	681a      	ldr	r2, [r3, #0]
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	f022 021e 	bic.w	r2, r2, #30
 80076fe:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	695a      	ldr	r2, [r3, #20]
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800770e:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	617b      	str	r3, [r7, #20]
 8007716:	e00a      	b.n	800772e <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	681a      	ldr	r2, [r3, #0]
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	f022 020e 	bic.w	r2, r2, #14
 8007726:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	4a3c      	ldr	r2, [pc, #240]	@ (8007824 <HAL_DMA_Abort+0x214>)
 8007734:	4293      	cmp	r3, r2
 8007736:	d072      	beq.n	800781e <HAL_DMA_Abort+0x20e>
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	4a3a      	ldr	r2, [pc, #232]	@ (8007828 <HAL_DMA_Abort+0x218>)
 800773e:	4293      	cmp	r3, r2
 8007740:	d06d      	beq.n	800781e <HAL_DMA_Abort+0x20e>
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	4a39      	ldr	r2, [pc, #228]	@ (800782c <HAL_DMA_Abort+0x21c>)
 8007748:	4293      	cmp	r3, r2
 800774a:	d068      	beq.n	800781e <HAL_DMA_Abort+0x20e>
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	4a37      	ldr	r2, [pc, #220]	@ (8007830 <HAL_DMA_Abort+0x220>)
 8007752:	4293      	cmp	r3, r2
 8007754:	d063      	beq.n	800781e <HAL_DMA_Abort+0x20e>
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	4a36      	ldr	r2, [pc, #216]	@ (8007834 <HAL_DMA_Abort+0x224>)
 800775c:	4293      	cmp	r3, r2
 800775e:	d05e      	beq.n	800781e <HAL_DMA_Abort+0x20e>
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	4a34      	ldr	r2, [pc, #208]	@ (8007838 <HAL_DMA_Abort+0x228>)
 8007766:	4293      	cmp	r3, r2
 8007768:	d059      	beq.n	800781e <HAL_DMA_Abort+0x20e>
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	4a33      	ldr	r2, [pc, #204]	@ (800783c <HAL_DMA_Abort+0x22c>)
 8007770:	4293      	cmp	r3, r2
 8007772:	d054      	beq.n	800781e <HAL_DMA_Abort+0x20e>
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	4a31      	ldr	r2, [pc, #196]	@ (8007840 <HAL_DMA_Abort+0x230>)
 800777a:	4293      	cmp	r3, r2
 800777c:	d04f      	beq.n	800781e <HAL_DMA_Abort+0x20e>
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	4a30      	ldr	r2, [pc, #192]	@ (8007844 <HAL_DMA_Abort+0x234>)
 8007784:	4293      	cmp	r3, r2
 8007786:	d04a      	beq.n	800781e <HAL_DMA_Abort+0x20e>
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	4a2e      	ldr	r2, [pc, #184]	@ (8007848 <HAL_DMA_Abort+0x238>)
 800778e:	4293      	cmp	r3, r2
 8007790:	d045      	beq.n	800781e <HAL_DMA_Abort+0x20e>
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	4a2d      	ldr	r2, [pc, #180]	@ (800784c <HAL_DMA_Abort+0x23c>)
 8007798:	4293      	cmp	r3, r2
 800779a:	d040      	beq.n	800781e <HAL_DMA_Abort+0x20e>
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	4a2b      	ldr	r2, [pc, #172]	@ (8007850 <HAL_DMA_Abort+0x240>)
 80077a2:	4293      	cmp	r3, r2
 80077a4:	d03b      	beq.n	800781e <HAL_DMA_Abort+0x20e>
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	4a2a      	ldr	r2, [pc, #168]	@ (8007854 <HAL_DMA_Abort+0x244>)
 80077ac:	4293      	cmp	r3, r2
 80077ae:	d036      	beq.n	800781e <HAL_DMA_Abort+0x20e>
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	4a28      	ldr	r2, [pc, #160]	@ (8007858 <HAL_DMA_Abort+0x248>)
 80077b6:	4293      	cmp	r3, r2
 80077b8:	d031      	beq.n	800781e <HAL_DMA_Abort+0x20e>
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	4a27      	ldr	r2, [pc, #156]	@ (800785c <HAL_DMA_Abort+0x24c>)
 80077c0:	4293      	cmp	r3, r2
 80077c2:	d02c      	beq.n	800781e <HAL_DMA_Abort+0x20e>
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	4a25      	ldr	r2, [pc, #148]	@ (8007860 <HAL_DMA_Abort+0x250>)
 80077ca:	4293      	cmp	r3, r2
 80077cc:	d027      	beq.n	800781e <HAL_DMA_Abort+0x20e>
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	4a24      	ldr	r2, [pc, #144]	@ (8007864 <HAL_DMA_Abort+0x254>)
 80077d4:	4293      	cmp	r3, r2
 80077d6:	d022      	beq.n	800781e <HAL_DMA_Abort+0x20e>
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	4a22      	ldr	r2, [pc, #136]	@ (8007868 <HAL_DMA_Abort+0x258>)
 80077de:	4293      	cmp	r3, r2
 80077e0:	d01d      	beq.n	800781e <HAL_DMA_Abort+0x20e>
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	4a21      	ldr	r2, [pc, #132]	@ (800786c <HAL_DMA_Abort+0x25c>)
 80077e8:	4293      	cmp	r3, r2
 80077ea:	d018      	beq.n	800781e <HAL_DMA_Abort+0x20e>
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	4a1f      	ldr	r2, [pc, #124]	@ (8007870 <HAL_DMA_Abort+0x260>)
 80077f2:	4293      	cmp	r3, r2
 80077f4:	d013      	beq.n	800781e <HAL_DMA_Abort+0x20e>
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	4a1e      	ldr	r2, [pc, #120]	@ (8007874 <HAL_DMA_Abort+0x264>)
 80077fc:	4293      	cmp	r3, r2
 80077fe:	d00e      	beq.n	800781e <HAL_DMA_Abort+0x20e>
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	4a1c      	ldr	r2, [pc, #112]	@ (8007878 <HAL_DMA_Abort+0x268>)
 8007806:	4293      	cmp	r3, r2
 8007808:	d009      	beq.n	800781e <HAL_DMA_Abort+0x20e>
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	4a1b      	ldr	r2, [pc, #108]	@ (800787c <HAL_DMA_Abort+0x26c>)
 8007810:	4293      	cmp	r3, r2
 8007812:	d004      	beq.n	800781e <HAL_DMA_Abort+0x20e>
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	4a19      	ldr	r2, [pc, #100]	@ (8007880 <HAL_DMA_Abort+0x270>)
 800781a:	4293      	cmp	r3, r2
 800781c:	d132      	bne.n	8007884 <HAL_DMA_Abort+0x274>
 800781e:	2301      	movs	r3, #1
 8007820:	e031      	b.n	8007886 <HAL_DMA_Abort+0x276>
 8007822:	bf00      	nop
 8007824:	40020010 	.word	0x40020010
 8007828:	40020028 	.word	0x40020028
 800782c:	40020040 	.word	0x40020040
 8007830:	40020058 	.word	0x40020058
 8007834:	40020070 	.word	0x40020070
 8007838:	40020088 	.word	0x40020088
 800783c:	400200a0 	.word	0x400200a0
 8007840:	400200b8 	.word	0x400200b8
 8007844:	40020410 	.word	0x40020410
 8007848:	40020428 	.word	0x40020428
 800784c:	40020440 	.word	0x40020440
 8007850:	40020458 	.word	0x40020458
 8007854:	40020470 	.word	0x40020470
 8007858:	40020488 	.word	0x40020488
 800785c:	400204a0 	.word	0x400204a0
 8007860:	400204b8 	.word	0x400204b8
 8007864:	58025408 	.word	0x58025408
 8007868:	5802541c 	.word	0x5802541c
 800786c:	58025430 	.word	0x58025430
 8007870:	58025444 	.word	0x58025444
 8007874:	58025458 	.word	0x58025458
 8007878:	5802546c 	.word	0x5802546c
 800787c:	58025480 	.word	0x58025480
 8007880:	58025494 	.word	0x58025494
 8007884:	2300      	movs	r3, #0
 8007886:	2b00      	cmp	r3, #0
 8007888:	d007      	beq.n	800789a <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800788e:	681a      	ldr	r2, [r3, #0]
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007894:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007898:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	4a6d      	ldr	r2, [pc, #436]	@ (8007a54 <HAL_DMA_Abort+0x444>)
 80078a0:	4293      	cmp	r3, r2
 80078a2:	d04a      	beq.n	800793a <HAL_DMA_Abort+0x32a>
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	4a6b      	ldr	r2, [pc, #428]	@ (8007a58 <HAL_DMA_Abort+0x448>)
 80078aa:	4293      	cmp	r3, r2
 80078ac:	d045      	beq.n	800793a <HAL_DMA_Abort+0x32a>
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	4a6a      	ldr	r2, [pc, #424]	@ (8007a5c <HAL_DMA_Abort+0x44c>)
 80078b4:	4293      	cmp	r3, r2
 80078b6:	d040      	beq.n	800793a <HAL_DMA_Abort+0x32a>
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	4a68      	ldr	r2, [pc, #416]	@ (8007a60 <HAL_DMA_Abort+0x450>)
 80078be:	4293      	cmp	r3, r2
 80078c0:	d03b      	beq.n	800793a <HAL_DMA_Abort+0x32a>
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	4a67      	ldr	r2, [pc, #412]	@ (8007a64 <HAL_DMA_Abort+0x454>)
 80078c8:	4293      	cmp	r3, r2
 80078ca:	d036      	beq.n	800793a <HAL_DMA_Abort+0x32a>
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	4a65      	ldr	r2, [pc, #404]	@ (8007a68 <HAL_DMA_Abort+0x458>)
 80078d2:	4293      	cmp	r3, r2
 80078d4:	d031      	beq.n	800793a <HAL_DMA_Abort+0x32a>
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	4a64      	ldr	r2, [pc, #400]	@ (8007a6c <HAL_DMA_Abort+0x45c>)
 80078dc:	4293      	cmp	r3, r2
 80078de:	d02c      	beq.n	800793a <HAL_DMA_Abort+0x32a>
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	4a62      	ldr	r2, [pc, #392]	@ (8007a70 <HAL_DMA_Abort+0x460>)
 80078e6:	4293      	cmp	r3, r2
 80078e8:	d027      	beq.n	800793a <HAL_DMA_Abort+0x32a>
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	4a61      	ldr	r2, [pc, #388]	@ (8007a74 <HAL_DMA_Abort+0x464>)
 80078f0:	4293      	cmp	r3, r2
 80078f2:	d022      	beq.n	800793a <HAL_DMA_Abort+0x32a>
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	4a5f      	ldr	r2, [pc, #380]	@ (8007a78 <HAL_DMA_Abort+0x468>)
 80078fa:	4293      	cmp	r3, r2
 80078fc:	d01d      	beq.n	800793a <HAL_DMA_Abort+0x32a>
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	4a5e      	ldr	r2, [pc, #376]	@ (8007a7c <HAL_DMA_Abort+0x46c>)
 8007904:	4293      	cmp	r3, r2
 8007906:	d018      	beq.n	800793a <HAL_DMA_Abort+0x32a>
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	4a5c      	ldr	r2, [pc, #368]	@ (8007a80 <HAL_DMA_Abort+0x470>)
 800790e:	4293      	cmp	r3, r2
 8007910:	d013      	beq.n	800793a <HAL_DMA_Abort+0x32a>
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	4a5b      	ldr	r2, [pc, #364]	@ (8007a84 <HAL_DMA_Abort+0x474>)
 8007918:	4293      	cmp	r3, r2
 800791a:	d00e      	beq.n	800793a <HAL_DMA_Abort+0x32a>
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	4a59      	ldr	r2, [pc, #356]	@ (8007a88 <HAL_DMA_Abort+0x478>)
 8007922:	4293      	cmp	r3, r2
 8007924:	d009      	beq.n	800793a <HAL_DMA_Abort+0x32a>
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	4a58      	ldr	r2, [pc, #352]	@ (8007a8c <HAL_DMA_Abort+0x47c>)
 800792c:	4293      	cmp	r3, r2
 800792e:	d004      	beq.n	800793a <HAL_DMA_Abort+0x32a>
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	4a56      	ldr	r2, [pc, #344]	@ (8007a90 <HAL_DMA_Abort+0x480>)
 8007936:	4293      	cmp	r3, r2
 8007938:	d108      	bne.n	800794c <HAL_DMA_Abort+0x33c>
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	681a      	ldr	r2, [r3, #0]
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	f022 0201 	bic.w	r2, r2, #1
 8007948:	601a      	str	r2, [r3, #0]
 800794a:	e007      	b.n	800795c <HAL_DMA_Abort+0x34c>
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	681a      	ldr	r2, [r3, #0]
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	f022 0201 	bic.w	r2, r2, #1
 800795a:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 800795c:	e013      	b.n	8007986 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800795e:	f7fe fecd 	bl	80066fc <HAL_GetTick>
 8007962:	4602      	mov	r2, r0
 8007964:	693b      	ldr	r3, [r7, #16]
 8007966:	1ad3      	subs	r3, r2, r3
 8007968:	2b05      	cmp	r3, #5
 800796a:	d90c      	bls.n	8007986 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	2220      	movs	r2, #32
 8007970:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	2203      	movs	r2, #3
 8007976:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	2200      	movs	r2, #0
 800797e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8007982:	2301      	movs	r3, #1
 8007984:	e12d      	b.n	8007be2 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8007986:	697b      	ldr	r3, [r7, #20]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	f003 0301 	and.w	r3, r3, #1
 800798e:	2b00      	cmp	r3, #0
 8007990:	d1e5      	bne.n	800795e <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	4a2f      	ldr	r2, [pc, #188]	@ (8007a54 <HAL_DMA_Abort+0x444>)
 8007998:	4293      	cmp	r3, r2
 800799a:	d04a      	beq.n	8007a32 <HAL_DMA_Abort+0x422>
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	4a2d      	ldr	r2, [pc, #180]	@ (8007a58 <HAL_DMA_Abort+0x448>)
 80079a2:	4293      	cmp	r3, r2
 80079a4:	d045      	beq.n	8007a32 <HAL_DMA_Abort+0x422>
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	4a2c      	ldr	r2, [pc, #176]	@ (8007a5c <HAL_DMA_Abort+0x44c>)
 80079ac:	4293      	cmp	r3, r2
 80079ae:	d040      	beq.n	8007a32 <HAL_DMA_Abort+0x422>
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	4a2a      	ldr	r2, [pc, #168]	@ (8007a60 <HAL_DMA_Abort+0x450>)
 80079b6:	4293      	cmp	r3, r2
 80079b8:	d03b      	beq.n	8007a32 <HAL_DMA_Abort+0x422>
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	4a29      	ldr	r2, [pc, #164]	@ (8007a64 <HAL_DMA_Abort+0x454>)
 80079c0:	4293      	cmp	r3, r2
 80079c2:	d036      	beq.n	8007a32 <HAL_DMA_Abort+0x422>
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	4a27      	ldr	r2, [pc, #156]	@ (8007a68 <HAL_DMA_Abort+0x458>)
 80079ca:	4293      	cmp	r3, r2
 80079cc:	d031      	beq.n	8007a32 <HAL_DMA_Abort+0x422>
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	4a26      	ldr	r2, [pc, #152]	@ (8007a6c <HAL_DMA_Abort+0x45c>)
 80079d4:	4293      	cmp	r3, r2
 80079d6:	d02c      	beq.n	8007a32 <HAL_DMA_Abort+0x422>
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	4a24      	ldr	r2, [pc, #144]	@ (8007a70 <HAL_DMA_Abort+0x460>)
 80079de:	4293      	cmp	r3, r2
 80079e0:	d027      	beq.n	8007a32 <HAL_DMA_Abort+0x422>
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	4a23      	ldr	r2, [pc, #140]	@ (8007a74 <HAL_DMA_Abort+0x464>)
 80079e8:	4293      	cmp	r3, r2
 80079ea:	d022      	beq.n	8007a32 <HAL_DMA_Abort+0x422>
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	4a21      	ldr	r2, [pc, #132]	@ (8007a78 <HAL_DMA_Abort+0x468>)
 80079f2:	4293      	cmp	r3, r2
 80079f4:	d01d      	beq.n	8007a32 <HAL_DMA_Abort+0x422>
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	4a20      	ldr	r2, [pc, #128]	@ (8007a7c <HAL_DMA_Abort+0x46c>)
 80079fc:	4293      	cmp	r3, r2
 80079fe:	d018      	beq.n	8007a32 <HAL_DMA_Abort+0x422>
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	4a1e      	ldr	r2, [pc, #120]	@ (8007a80 <HAL_DMA_Abort+0x470>)
 8007a06:	4293      	cmp	r3, r2
 8007a08:	d013      	beq.n	8007a32 <HAL_DMA_Abort+0x422>
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	4a1d      	ldr	r2, [pc, #116]	@ (8007a84 <HAL_DMA_Abort+0x474>)
 8007a10:	4293      	cmp	r3, r2
 8007a12:	d00e      	beq.n	8007a32 <HAL_DMA_Abort+0x422>
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	4a1b      	ldr	r2, [pc, #108]	@ (8007a88 <HAL_DMA_Abort+0x478>)
 8007a1a:	4293      	cmp	r3, r2
 8007a1c:	d009      	beq.n	8007a32 <HAL_DMA_Abort+0x422>
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	4a1a      	ldr	r2, [pc, #104]	@ (8007a8c <HAL_DMA_Abort+0x47c>)
 8007a24:	4293      	cmp	r3, r2
 8007a26:	d004      	beq.n	8007a32 <HAL_DMA_Abort+0x422>
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	4a18      	ldr	r2, [pc, #96]	@ (8007a90 <HAL_DMA_Abort+0x480>)
 8007a2e:	4293      	cmp	r3, r2
 8007a30:	d101      	bne.n	8007a36 <HAL_DMA_Abort+0x426>
 8007a32:	2301      	movs	r3, #1
 8007a34:	e000      	b.n	8007a38 <HAL_DMA_Abort+0x428>
 8007a36:	2300      	movs	r3, #0
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	d02b      	beq.n	8007a94 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007a40:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007a46:	f003 031f 	and.w	r3, r3, #31
 8007a4a:	223f      	movs	r2, #63	@ 0x3f
 8007a4c:	409a      	lsls	r2, r3
 8007a4e:	68bb      	ldr	r3, [r7, #8]
 8007a50:	609a      	str	r2, [r3, #8]
 8007a52:	e02a      	b.n	8007aaa <HAL_DMA_Abort+0x49a>
 8007a54:	40020010 	.word	0x40020010
 8007a58:	40020028 	.word	0x40020028
 8007a5c:	40020040 	.word	0x40020040
 8007a60:	40020058 	.word	0x40020058
 8007a64:	40020070 	.word	0x40020070
 8007a68:	40020088 	.word	0x40020088
 8007a6c:	400200a0 	.word	0x400200a0
 8007a70:	400200b8 	.word	0x400200b8
 8007a74:	40020410 	.word	0x40020410
 8007a78:	40020428 	.word	0x40020428
 8007a7c:	40020440 	.word	0x40020440
 8007a80:	40020458 	.word	0x40020458
 8007a84:	40020470 	.word	0x40020470
 8007a88:	40020488 	.word	0x40020488
 8007a8c:	400204a0 	.word	0x400204a0
 8007a90:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007a98:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007a9e:	f003 031f 	and.w	r3, r3, #31
 8007aa2:	2201      	movs	r2, #1
 8007aa4:	409a      	lsls	r2, r3
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	4a4f      	ldr	r2, [pc, #316]	@ (8007bec <HAL_DMA_Abort+0x5dc>)
 8007ab0:	4293      	cmp	r3, r2
 8007ab2:	d072      	beq.n	8007b9a <HAL_DMA_Abort+0x58a>
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	4a4d      	ldr	r2, [pc, #308]	@ (8007bf0 <HAL_DMA_Abort+0x5e0>)
 8007aba:	4293      	cmp	r3, r2
 8007abc:	d06d      	beq.n	8007b9a <HAL_DMA_Abort+0x58a>
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	4a4c      	ldr	r2, [pc, #304]	@ (8007bf4 <HAL_DMA_Abort+0x5e4>)
 8007ac4:	4293      	cmp	r3, r2
 8007ac6:	d068      	beq.n	8007b9a <HAL_DMA_Abort+0x58a>
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	4a4a      	ldr	r2, [pc, #296]	@ (8007bf8 <HAL_DMA_Abort+0x5e8>)
 8007ace:	4293      	cmp	r3, r2
 8007ad0:	d063      	beq.n	8007b9a <HAL_DMA_Abort+0x58a>
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	4a49      	ldr	r2, [pc, #292]	@ (8007bfc <HAL_DMA_Abort+0x5ec>)
 8007ad8:	4293      	cmp	r3, r2
 8007ada:	d05e      	beq.n	8007b9a <HAL_DMA_Abort+0x58a>
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	4a47      	ldr	r2, [pc, #284]	@ (8007c00 <HAL_DMA_Abort+0x5f0>)
 8007ae2:	4293      	cmp	r3, r2
 8007ae4:	d059      	beq.n	8007b9a <HAL_DMA_Abort+0x58a>
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	4a46      	ldr	r2, [pc, #280]	@ (8007c04 <HAL_DMA_Abort+0x5f4>)
 8007aec:	4293      	cmp	r3, r2
 8007aee:	d054      	beq.n	8007b9a <HAL_DMA_Abort+0x58a>
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	4a44      	ldr	r2, [pc, #272]	@ (8007c08 <HAL_DMA_Abort+0x5f8>)
 8007af6:	4293      	cmp	r3, r2
 8007af8:	d04f      	beq.n	8007b9a <HAL_DMA_Abort+0x58a>
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	4a43      	ldr	r2, [pc, #268]	@ (8007c0c <HAL_DMA_Abort+0x5fc>)
 8007b00:	4293      	cmp	r3, r2
 8007b02:	d04a      	beq.n	8007b9a <HAL_DMA_Abort+0x58a>
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	4a41      	ldr	r2, [pc, #260]	@ (8007c10 <HAL_DMA_Abort+0x600>)
 8007b0a:	4293      	cmp	r3, r2
 8007b0c:	d045      	beq.n	8007b9a <HAL_DMA_Abort+0x58a>
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	4a40      	ldr	r2, [pc, #256]	@ (8007c14 <HAL_DMA_Abort+0x604>)
 8007b14:	4293      	cmp	r3, r2
 8007b16:	d040      	beq.n	8007b9a <HAL_DMA_Abort+0x58a>
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	4a3e      	ldr	r2, [pc, #248]	@ (8007c18 <HAL_DMA_Abort+0x608>)
 8007b1e:	4293      	cmp	r3, r2
 8007b20:	d03b      	beq.n	8007b9a <HAL_DMA_Abort+0x58a>
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	4a3d      	ldr	r2, [pc, #244]	@ (8007c1c <HAL_DMA_Abort+0x60c>)
 8007b28:	4293      	cmp	r3, r2
 8007b2a:	d036      	beq.n	8007b9a <HAL_DMA_Abort+0x58a>
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	4a3b      	ldr	r2, [pc, #236]	@ (8007c20 <HAL_DMA_Abort+0x610>)
 8007b32:	4293      	cmp	r3, r2
 8007b34:	d031      	beq.n	8007b9a <HAL_DMA_Abort+0x58a>
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	4a3a      	ldr	r2, [pc, #232]	@ (8007c24 <HAL_DMA_Abort+0x614>)
 8007b3c:	4293      	cmp	r3, r2
 8007b3e:	d02c      	beq.n	8007b9a <HAL_DMA_Abort+0x58a>
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	4a38      	ldr	r2, [pc, #224]	@ (8007c28 <HAL_DMA_Abort+0x618>)
 8007b46:	4293      	cmp	r3, r2
 8007b48:	d027      	beq.n	8007b9a <HAL_DMA_Abort+0x58a>
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	4a37      	ldr	r2, [pc, #220]	@ (8007c2c <HAL_DMA_Abort+0x61c>)
 8007b50:	4293      	cmp	r3, r2
 8007b52:	d022      	beq.n	8007b9a <HAL_DMA_Abort+0x58a>
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	4a35      	ldr	r2, [pc, #212]	@ (8007c30 <HAL_DMA_Abort+0x620>)
 8007b5a:	4293      	cmp	r3, r2
 8007b5c:	d01d      	beq.n	8007b9a <HAL_DMA_Abort+0x58a>
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	4a34      	ldr	r2, [pc, #208]	@ (8007c34 <HAL_DMA_Abort+0x624>)
 8007b64:	4293      	cmp	r3, r2
 8007b66:	d018      	beq.n	8007b9a <HAL_DMA_Abort+0x58a>
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	4a32      	ldr	r2, [pc, #200]	@ (8007c38 <HAL_DMA_Abort+0x628>)
 8007b6e:	4293      	cmp	r3, r2
 8007b70:	d013      	beq.n	8007b9a <HAL_DMA_Abort+0x58a>
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	4a31      	ldr	r2, [pc, #196]	@ (8007c3c <HAL_DMA_Abort+0x62c>)
 8007b78:	4293      	cmp	r3, r2
 8007b7a:	d00e      	beq.n	8007b9a <HAL_DMA_Abort+0x58a>
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	4a2f      	ldr	r2, [pc, #188]	@ (8007c40 <HAL_DMA_Abort+0x630>)
 8007b82:	4293      	cmp	r3, r2
 8007b84:	d009      	beq.n	8007b9a <HAL_DMA_Abort+0x58a>
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	4a2e      	ldr	r2, [pc, #184]	@ (8007c44 <HAL_DMA_Abort+0x634>)
 8007b8c:	4293      	cmp	r3, r2
 8007b8e:	d004      	beq.n	8007b9a <HAL_DMA_Abort+0x58a>
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	4a2c      	ldr	r2, [pc, #176]	@ (8007c48 <HAL_DMA_Abort+0x638>)
 8007b96:	4293      	cmp	r3, r2
 8007b98:	d101      	bne.n	8007b9e <HAL_DMA_Abort+0x58e>
 8007b9a:	2301      	movs	r3, #1
 8007b9c:	e000      	b.n	8007ba0 <HAL_DMA_Abort+0x590>
 8007b9e:	2300      	movs	r3, #0
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d015      	beq.n	8007bd0 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007ba8:	687a      	ldr	r2, [r7, #4]
 8007baa:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8007bac:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d00c      	beq.n	8007bd0 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007bba:	681a      	ldr	r2, [r3, #0]
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007bc0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007bc4:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007bca:	687a      	ldr	r2, [r7, #4]
 8007bcc:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8007bce:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	2201      	movs	r2, #1
 8007bd4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	2200      	movs	r2, #0
 8007bdc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8007be0:	2300      	movs	r3, #0
}
 8007be2:	4618      	mov	r0, r3
 8007be4:	3718      	adds	r7, #24
 8007be6:	46bd      	mov	sp, r7
 8007be8:	bd80      	pop	{r7, pc}
 8007bea:	bf00      	nop
 8007bec:	40020010 	.word	0x40020010
 8007bf0:	40020028 	.word	0x40020028
 8007bf4:	40020040 	.word	0x40020040
 8007bf8:	40020058 	.word	0x40020058
 8007bfc:	40020070 	.word	0x40020070
 8007c00:	40020088 	.word	0x40020088
 8007c04:	400200a0 	.word	0x400200a0
 8007c08:	400200b8 	.word	0x400200b8
 8007c0c:	40020410 	.word	0x40020410
 8007c10:	40020428 	.word	0x40020428
 8007c14:	40020440 	.word	0x40020440
 8007c18:	40020458 	.word	0x40020458
 8007c1c:	40020470 	.word	0x40020470
 8007c20:	40020488 	.word	0x40020488
 8007c24:	400204a0 	.word	0x400204a0
 8007c28:	400204b8 	.word	0x400204b8
 8007c2c:	58025408 	.word	0x58025408
 8007c30:	5802541c 	.word	0x5802541c
 8007c34:	58025430 	.word	0x58025430
 8007c38:	58025444 	.word	0x58025444
 8007c3c:	58025458 	.word	0x58025458
 8007c40:	5802546c 	.word	0x5802546c
 8007c44:	58025480 	.word	0x58025480
 8007c48:	58025494 	.word	0x58025494

08007c4c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8007c4c:	b580      	push	{r7, lr}
 8007c4e:	b084      	sub	sp, #16
 8007c50:	af00      	add	r7, sp, #0
 8007c52:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d101      	bne.n	8007c5e <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8007c5a:	2301      	movs	r3, #1
 8007c5c:	e237      	b.n	80080ce <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8007c64:	b2db      	uxtb	r3, r3
 8007c66:	2b02      	cmp	r3, #2
 8007c68:	d004      	beq.n	8007c74 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	2280      	movs	r2, #128	@ 0x80
 8007c6e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8007c70:	2301      	movs	r3, #1
 8007c72:	e22c      	b.n	80080ce <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	4a5c      	ldr	r2, [pc, #368]	@ (8007dec <HAL_DMA_Abort_IT+0x1a0>)
 8007c7a:	4293      	cmp	r3, r2
 8007c7c:	d04a      	beq.n	8007d14 <HAL_DMA_Abort_IT+0xc8>
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	4a5b      	ldr	r2, [pc, #364]	@ (8007df0 <HAL_DMA_Abort_IT+0x1a4>)
 8007c84:	4293      	cmp	r3, r2
 8007c86:	d045      	beq.n	8007d14 <HAL_DMA_Abort_IT+0xc8>
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	4a59      	ldr	r2, [pc, #356]	@ (8007df4 <HAL_DMA_Abort_IT+0x1a8>)
 8007c8e:	4293      	cmp	r3, r2
 8007c90:	d040      	beq.n	8007d14 <HAL_DMA_Abort_IT+0xc8>
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	4a58      	ldr	r2, [pc, #352]	@ (8007df8 <HAL_DMA_Abort_IT+0x1ac>)
 8007c98:	4293      	cmp	r3, r2
 8007c9a:	d03b      	beq.n	8007d14 <HAL_DMA_Abort_IT+0xc8>
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	4a56      	ldr	r2, [pc, #344]	@ (8007dfc <HAL_DMA_Abort_IT+0x1b0>)
 8007ca2:	4293      	cmp	r3, r2
 8007ca4:	d036      	beq.n	8007d14 <HAL_DMA_Abort_IT+0xc8>
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	4a55      	ldr	r2, [pc, #340]	@ (8007e00 <HAL_DMA_Abort_IT+0x1b4>)
 8007cac:	4293      	cmp	r3, r2
 8007cae:	d031      	beq.n	8007d14 <HAL_DMA_Abort_IT+0xc8>
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	4a53      	ldr	r2, [pc, #332]	@ (8007e04 <HAL_DMA_Abort_IT+0x1b8>)
 8007cb6:	4293      	cmp	r3, r2
 8007cb8:	d02c      	beq.n	8007d14 <HAL_DMA_Abort_IT+0xc8>
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	4a52      	ldr	r2, [pc, #328]	@ (8007e08 <HAL_DMA_Abort_IT+0x1bc>)
 8007cc0:	4293      	cmp	r3, r2
 8007cc2:	d027      	beq.n	8007d14 <HAL_DMA_Abort_IT+0xc8>
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	4a50      	ldr	r2, [pc, #320]	@ (8007e0c <HAL_DMA_Abort_IT+0x1c0>)
 8007cca:	4293      	cmp	r3, r2
 8007ccc:	d022      	beq.n	8007d14 <HAL_DMA_Abort_IT+0xc8>
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	4a4f      	ldr	r2, [pc, #316]	@ (8007e10 <HAL_DMA_Abort_IT+0x1c4>)
 8007cd4:	4293      	cmp	r3, r2
 8007cd6:	d01d      	beq.n	8007d14 <HAL_DMA_Abort_IT+0xc8>
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	4a4d      	ldr	r2, [pc, #308]	@ (8007e14 <HAL_DMA_Abort_IT+0x1c8>)
 8007cde:	4293      	cmp	r3, r2
 8007ce0:	d018      	beq.n	8007d14 <HAL_DMA_Abort_IT+0xc8>
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	4a4c      	ldr	r2, [pc, #304]	@ (8007e18 <HAL_DMA_Abort_IT+0x1cc>)
 8007ce8:	4293      	cmp	r3, r2
 8007cea:	d013      	beq.n	8007d14 <HAL_DMA_Abort_IT+0xc8>
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	4a4a      	ldr	r2, [pc, #296]	@ (8007e1c <HAL_DMA_Abort_IT+0x1d0>)
 8007cf2:	4293      	cmp	r3, r2
 8007cf4:	d00e      	beq.n	8007d14 <HAL_DMA_Abort_IT+0xc8>
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	4a49      	ldr	r2, [pc, #292]	@ (8007e20 <HAL_DMA_Abort_IT+0x1d4>)
 8007cfc:	4293      	cmp	r3, r2
 8007cfe:	d009      	beq.n	8007d14 <HAL_DMA_Abort_IT+0xc8>
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	4a47      	ldr	r2, [pc, #284]	@ (8007e24 <HAL_DMA_Abort_IT+0x1d8>)
 8007d06:	4293      	cmp	r3, r2
 8007d08:	d004      	beq.n	8007d14 <HAL_DMA_Abort_IT+0xc8>
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	4a46      	ldr	r2, [pc, #280]	@ (8007e28 <HAL_DMA_Abort_IT+0x1dc>)
 8007d10:	4293      	cmp	r3, r2
 8007d12:	d101      	bne.n	8007d18 <HAL_DMA_Abort_IT+0xcc>
 8007d14:	2301      	movs	r3, #1
 8007d16:	e000      	b.n	8007d1a <HAL_DMA_Abort_IT+0xce>
 8007d18:	2300      	movs	r3, #0
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	f000 8086 	beq.w	8007e2c <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	2204      	movs	r2, #4
 8007d24:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	4a2f      	ldr	r2, [pc, #188]	@ (8007dec <HAL_DMA_Abort_IT+0x1a0>)
 8007d2e:	4293      	cmp	r3, r2
 8007d30:	d04a      	beq.n	8007dc8 <HAL_DMA_Abort_IT+0x17c>
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	4a2e      	ldr	r2, [pc, #184]	@ (8007df0 <HAL_DMA_Abort_IT+0x1a4>)
 8007d38:	4293      	cmp	r3, r2
 8007d3a:	d045      	beq.n	8007dc8 <HAL_DMA_Abort_IT+0x17c>
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	4a2c      	ldr	r2, [pc, #176]	@ (8007df4 <HAL_DMA_Abort_IT+0x1a8>)
 8007d42:	4293      	cmp	r3, r2
 8007d44:	d040      	beq.n	8007dc8 <HAL_DMA_Abort_IT+0x17c>
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	4a2b      	ldr	r2, [pc, #172]	@ (8007df8 <HAL_DMA_Abort_IT+0x1ac>)
 8007d4c:	4293      	cmp	r3, r2
 8007d4e:	d03b      	beq.n	8007dc8 <HAL_DMA_Abort_IT+0x17c>
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	4a29      	ldr	r2, [pc, #164]	@ (8007dfc <HAL_DMA_Abort_IT+0x1b0>)
 8007d56:	4293      	cmp	r3, r2
 8007d58:	d036      	beq.n	8007dc8 <HAL_DMA_Abort_IT+0x17c>
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	4a28      	ldr	r2, [pc, #160]	@ (8007e00 <HAL_DMA_Abort_IT+0x1b4>)
 8007d60:	4293      	cmp	r3, r2
 8007d62:	d031      	beq.n	8007dc8 <HAL_DMA_Abort_IT+0x17c>
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	4a26      	ldr	r2, [pc, #152]	@ (8007e04 <HAL_DMA_Abort_IT+0x1b8>)
 8007d6a:	4293      	cmp	r3, r2
 8007d6c:	d02c      	beq.n	8007dc8 <HAL_DMA_Abort_IT+0x17c>
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	4a25      	ldr	r2, [pc, #148]	@ (8007e08 <HAL_DMA_Abort_IT+0x1bc>)
 8007d74:	4293      	cmp	r3, r2
 8007d76:	d027      	beq.n	8007dc8 <HAL_DMA_Abort_IT+0x17c>
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	4a23      	ldr	r2, [pc, #140]	@ (8007e0c <HAL_DMA_Abort_IT+0x1c0>)
 8007d7e:	4293      	cmp	r3, r2
 8007d80:	d022      	beq.n	8007dc8 <HAL_DMA_Abort_IT+0x17c>
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	4a22      	ldr	r2, [pc, #136]	@ (8007e10 <HAL_DMA_Abort_IT+0x1c4>)
 8007d88:	4293      	cmp	r3, r2
 8007d8a:	d01d      	beq.n	8007dc8 <HAL_DMA_Abort_IT+0x17c>
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	4a20      	ldr	r2, [pc, #128]	@ (8007e14 <HAL_DMA_Abort_IT+0x1c8>)
 8007d92:	4293      	cmp	r3, r2
 8007d94:	d018      	beq.n	8007dc8 <HAL_DMA_Abort_IT+0x17c>
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	4a1f      	ldr	r2, [pc, #124]	@ (8007e18 <HAL_DMA_Abort_IT+0x1cc>)
 8007d9c:	4293      	cmp	r3, r2
 8007d9e:	d013      	beq.n	8007dc8 <HAL_DMA_Abort_IT+0x17c>
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	4a1d      	ldr	r2, [pc, #116]	@ (8007e1c <HAL_DMA_Abort_IT+0x1d0>)
 8007da6:	4293      	cmp	r3, r2
 8007da8:	d00e      	beq.n	8007dc8 <HAL_DMA_Abort_IT+0x17c>
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	4a1c      	ldr	r2, [pc, #112]	@ (8007e20 <HAL_DMA_Abort_IT+0x1d4>)
 8007db0:	4293      	cmp	r3, r2
 8007db2:	d009      	beq.n	8007dc8 <HAL_DMA_Abort_IT+0x17c>
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	4a1a      	ldr	r2, [pc, #104]	@ (8007e24 <HAL_DMA_Abort_IT+0x1d8>)
 8007dba:	4293      	cmp	r3, r2
 8007dbc:	d004      	beq.n	8007dc8 <HAL_DMA_Abort_IT+0x17c>
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	4a19      	ldr	r2, [pc, #100]	@ (8007e28 <HAL_DMA_Abort_IT+0x1dc>)
 8007dc4:	4293      	cmp	r3, r2
 8007dc6:	d108      	bne.n	8007dda <HAL_DMA_Abort_IT+0x18e>
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	681a      	ldr	r2, [r3, #0]
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	f022 0201 	bic.w	r2, r2, #1
 8007dd6:	601a      	str	r2, [r3, #0]
 8007dd8:	e178      	b.n	80080cc <HAL_DMA_Abort_IT+0x480>
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	681a      	ldr	r2, [r3, #0]
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	f022 0201 	bic.w	r2, r2, #1
 8007de8:	601a      	str	r2, [r3, #0]
 8007dea:	e16f      	b.n	80080cc <HAL_DMA_Abort_IT+0x480>
 8007dec:	40020010 	.word	0x40020010
 8007df0:	40020028 	.word	0x40020028
 8007df4:	40020040 	.word	0x40020040
 8007df8:	40020058 	.word	0x40020058
 8007dfc:	40020070 	.word	0x40020070
 8007e00:	40020088 	.word	0x40020088
 8007e04:	400200a0 	.word	0x400200a0
 8007e08:	400200b8 	.word	0x400200b8
 8007e0c:	40020410 	.word	0x40020410
 8007e10:	40020428 	.word	0x40020428
 8007e14:	40020440 	.word	0x40020440
 8007e18:	40020458 	.word	0x40020458
 8007e1c:	40020470 	.word	0x40020470
 8007e20:	40020488 	.word	0x40020488
 8007e24:	400204a0 	.word	0x400204a0
 8007e28:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	681a      	ldr	r2, [r3, #0]
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	f022 020e 	bic.w	r2, r2, #14
 8007e3a:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	4a6c      	ldr	r2, [pc, #432]	@ (8007ff4 <HAL_DMA_Abort_IT+0x3a8>)
 8007e42:	4293      	cmp	r3, r2
 8007e44:	d04a      	beq.n	8007edc <HAL_DMA_Abort_IT+0x290>
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	4a6b      	ldr	r2, [pc, #428]	@ (8007ff8 <HAL_DMA_Abort_IT+0x3ac>)
 8007e4c:	4293      	cmp	r3, r2
 8007e4e:	d045      	beq.n	8007edc <HAL_DMA_Abort_IT+0x290>
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	4a69      	ldr	r2, [pc, #420]	@ (8007ffc <HAL_DMA_Abort_IT+0x3b0>)
 8007e56:	4293      	cmp	r3, r2
 8007e58:	d040      	beq.n	8007edc <HAL_DMA_Abort_IT+0x290>
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	4a68      	ldr	r2, [pc, #416]	@ (8008000 <HAL_DMA_Abort_IT+0x3b4>)
 8007e60:	4293      	cmp	r3, r2
 8007e62:	d03b      	beq.n	8007edc <HAL_DMA_Abort_IT+0x290>
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	4a66      	ldr	r2, [pc, #408]	@ (8008004 <HAL_DMA_Abort_IT+0x3b8>)
 8007e6a:	4293      	cmp	r3, r2
 8007e6c:	d036      	beq.n	8007edc <HAL_DMA_Abort_IT+0x290>
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	4a65      	ldr	r2, [pc, #404]	@ (8008008 <HAL_DMA_Abort_IT+0x3bc>)
 8007e74:	4293      	cmp	r3, r2
 8007e76:	d031      	beq.n	8007edc <HAL_DMA_Abort_IT+0x290>
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	4a63      	ldr	r2, [pc, #396]	@ (800800c <HAL_DMA_Abort_IT+0x3c0>)
 8007e7e:	4293      	cmp	r3, r2
 8007e80:	d02c      	beq.n	8007edc <HAL_DMA_Abort_IT+0x290>
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	4a62      	ldr	r2, [pc, #392]	@ (8008010 <HAL_DMA_Abort_IT+0x3c4>)
 8007e88:	4293      	cmp	r3, r2
 8007e8a:	d027      	beq.n	8007edc <HAL_DMA_Abort_IT+0x290>
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	4a60      	ldr	r2, [pc, #384]	@ (8008014 <HAL_DMA_Abort_IT+0x3c8>)
 8007e92:	4293      	cmp	r3, r2
 8007e94:	d022      	beq.n	8007edc <HAL_DMA_Abort_IT+0x290>
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	4a5f      	ldr	r2, [pc, #380]	@ (8008018 <HAL_DMA_Abort_IT+0x3cc>)
 8007e9c:	4293      	cmp	r3, r2
 8007e9e:	d01d      	beq.n	8007edc <HAL_DMA_Abort_IT+0x290>
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	4a5d      	ldr	r2, [pc, #372]	@ (800801c <HAL_DMA_Abort_IT+0x3d0>)
 8007ea6:	4293      	cmp	r3, r2
 8007ea8:	d018      	beq.n	8007edc <HAL_DMA_Abort_IT+0x290>
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	4a5c      	ldr	r2, [pc, #368]	@ (8008020 <HAL_DMA_Abort_IT+0x3d4>)
 8007eb0:	4293      	cmp	r3, r2
 8007eb2:	d013      	beq.n	8007edc <HAL_DMA_Abort_IT+0x290>
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	4a5a      	ldr	r2, [pc, #360]	@ (8008024 <HAL_DMA_Abort_IT+0x3d8>)
 8007eba:	4293      	cmp	r3, r2
 8007ebc:	d00e      	beq.n	8007edc <HAL_DMA_Abort_IT+0x290>
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	4a59      	ldr	r2, [pc, #356]	@ (8008028 <HAL_DMA_Abort_IT+0x3dc>)
 8007ec4:	4293      	cmp	r3, r2
 8007ec6:	d009      	beq.n	8007edc <HAL_DMA_Abort_IT+0x290>
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	4a57      	ldr	r2, [pc, #348]	@ (800802c <HAL_DMA_Abort_IT+0x3e0>)
 8007ece:	4293      	cmp	r3, r2
 8007ed0:	d004      	beq.n	8007edc <HAL_DMA_Abort_IT+0x290>
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	4a56      	ldr	r2, [pc, #344]	@ (8008030 <HAL_DMA_Abort_IT+0x3e4>)
 8007ed8:	4293      	cmp	r3, r2
 8007eda:	d108      	bne.n	8007eee <HAL_DMA_Abort_IT+0x2a2>
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	681a      	ldr	r2, [r3, #0]
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	f022 0201 	bic.w	r2, r2, #1
 8007eea:	601a      	str	r2, [r3, #0]
 8007eec:	e007      	b.n	8007efe <HAL_DMA_Abort_IT+0x2b2>
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	681a      	ldr	r2, [r3, #0]
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	f022 0201 	bic.w	r2, r2, #1
 8007efc:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	4a3c      	ldr	r2, [pc, #240]	@ (8007ff4 <HAL_DMA_Abort_IT+0x3a8>)
 8007f04:	4293      	cmp	r3, r2
 8007f06:	d072      	beq.n	8007fee <HAL_DMA_Abort_IT+0x3a2>
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	4a3a      	ldr	r2, [pc, #232]	@ (8007ff8 <HAL_DMA_Abort_IT+0x3ac>)
 8007f0e:	4293      	cmp	r3, r2
 8007f10:	d06d      	beq.n	8007fee <HAL_DMA_Abort_IT+0x3a2>
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	4a39      	ldr	r2, [pc, #228]	@ (8007ffc <HAL_DMA_Abort_IT+0x3b0>)
 8007f18:	4293      	cmp	r3, r2
 8007f1a:	d068      	beq.n	8007fee <HAL_DMA_Abort_IT+0x3a2>
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	4a37      	ldr	r2, [pc, #220]	@ (8008000 <HAL_DMA_Abort_IT+0x3b4>)
 8007f22:	4293      	cmp	r3, r2
 8007f24:	d063      	beq.n	8007fee <HAL_DMA_Abort_IT+0x3a2>
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	4a36      	ldr	r2, [pc, #216]	@ (8008004 <HAL_DMA_Abort_IT+0x3b8>)
 8007f2c:	4293      	cmp	r3, r2
 8007f2e:	d05e      	beq.n	8007fee <HAL_DMA_Abort_IT+0x3a2>
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	4a34      	ldr	r2, [pc, #208]	@ (8008008 <HAL_DMA_Abort_IT+0x3bc>)
 8007f36:	4293      	cmp	r3, r2
 8007f38:	d059      	beq.n	8007fee <HAL_DMA_Abort_IT+0x3a2>
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	4a33      	ldr	r2, [pc, #204]	@ (800800c <HAL_DMA_Abort_IT+0x3c0>)
 8007f40:	4293      	cmp	r3, r2
 8007f42:	d054      	beq.n	8007fee <HAL_DMA_Abort_IT+0x3a2>
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	4a31      	ldr	r2, [pc, #196]	@ (8008010 <HAL_DMA_Abort_IT+0x3c4>)
 8007f4a:	4293      	cmp	r3, r2
 8007f4c:	d04f      	beq.n	8007fee <HAL_DMA_Abort_IT+0x3a2>
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	4a30      	ldr	r2, [pc, #192]	@ (8008014 <HAL_DMA_Abort_IT+0x3c8>)
 8007f54:	4293      	cmp	r3, r2
 8007f56:	d04a      	beq.n	8007fee <HAL_DMA_Abort_IT+0x3a2>
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	4a2e      	ldr	r2, [pc, #184]	@ (8008018 <HAL_DMA_Abort_IT+0x3cc>)
 8007f5e:	4293      	cmp	r3, r2
 8007f60:	d045      	beq.n	8007fee <HAL_DMA_Abort_IT+0x3a2>
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	4a2d      	ldr	r2, [pc, #180]	@ (800801c <HAL_DMA_Abort_IT+0x3d0>)
 8007f68:	4293      	cmp	r3, r2
 8007f6a:	d040      	beq.n	8007fee <HAL_DMA_Abort_IT+0x3a2>
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	4a2b      	ldr	r2, [pc, #172]	@ (8008020 <HAL_DMA_Abort_IT+0x3d4>)
 8007f72:	4293      	cmp	r3, r2
 8007f74:	d03b      	beq.n	8007fee <HAL_DMA_Abort_IT+0x3a2>
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	4a2a      	ldr	r2, [pc, #168]	@ (8008024 <HAL_DMA_Abort_IT+0x3d8>)
 8007f7c:	4293      	cmp	r3, r2
 8007f7e:	d036      	beq.n	8007fee <HAL_DMA_Abort_IT+0x3a2>
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	4a28      	ldr	r2, [pc, #160]	@ (8008028 <HAL_DMA_Abort_IT+0x3dc>)
 8007f86:	4293      	cmp	r3, r2
 8007f88:	d031      	beq.n	8007fee <HAL_DMA_Abort_IT+0x3a2>
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	4a27      	ldr	r2, [pc, #156]	@ (800802c <HAL_DMA_Abort_IT+0x3e0>)
 8007f90:	4293      	cmp	r3, r2
 8007f92:	d02c      	beq.n	8007fee <HAL_DMA_Abort_IT+0x3a2>
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	4a25      	ldr	r2, [pc, #148]	@ (8008030 <HAL_DMA_Abort_IT+0x3e4>)
 8007f9a:	4293      	cmp	r3, r2
 8007f9c:	d027      	beq.n	8007fee <HAL_DMA_Abort_IT+0x3a2>
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	4a24      	ldr	r2, [pc, #144]	@ (8008034 <HAL_DMA_Abort_IT+0x3e8>)
 8007fa4:	4293      	cmp	r3, r2
 8007fa6:	d022      	beq.n	8007fee <HAL_DMA_Abort_IT+0x3a2>
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	4a22      	ldr	r2, [pc, #136]	@ (8008038 <HAL_DMA_Abort_IT+0x3ec>)
 8007fae:	4293      	cmp	r3, r2
 8007fb0:	d01d      	beq.n	8007fee <HAL_DMA_Abort_IT+0x3a2>
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	4a21      	ldr	r2, [pc, #132]	@ (800803c <HAL_DMA_Abort_IT+0x3f0>)
 8007fb8:	4293      	cmp	r3, r2
 8007fba:	d018      	beq.n	8007fee <HAL_DMA_Abort_IT+0x3a2>
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	4a1f      	ldr	r2, [pc, #124]	@ (8008040 <HAL_DMA_Abort_IT+0x3f4>)
 8007fc2:	4293      	cmp	r3, r2
 8007fc4:	d013      	beq.n	8007fee <HAL_DMA_Abort_IT+0x3a2>
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	4a1e      	ldr	r2, [pc, #120]	@ (8008044 <HAL_DMA_Abort_IT+0x3f8>)
 8007fcc:	4293      	cmp	r3, r2
 8007fce:	d00e      	beq.n	8007fee <HAL_DMA_Abort_IT+0x3a2>
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	4a1c      	ldr	r2, [pc, #112]	@ (8008048 <HAL_DMA_Abort_IT+0x3fc>)
 8007fd6:	4293      	cmp	r3, r2
 8007fd8:	d009      	beq.n	8007fee <HAL_DMA_Abort_IT+0x3a2>
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	4a1b      	ldr	r2, [pc, #108]	@ (800804c <HAL_DMA_Abort_IT+0x400>)
 8007fe0:	4293      	cmp	r3, r2
 8007fe2:	d004      	beq.n	8007fee <HAL_DMA_Abort_IT+0x3a2>
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	4a19      	ldr	r2, [pc, #100]	@ (8008050 <HAL_DMA_Abort_IT+0x404>)
 8007fea:	4293      	cmp	r3, r2
 8007fec:	d132      	bne.n	8008054 <HAL_DMA_Abort_IT+0x408>
 8007fee:	2301      	movs	r3, #1
 8007ff0:	e031      	b.n	8008056 <HAL_DMA_Abort_IT+0x40a>
 8007ff2:	bf00      	nop
 8007ff4:	40020010 	.word	0x40020010
 8007ff8:	40020028 	.word	0x40020028
 8007ffc:	40020040 	.word	0x40020040
 8008000:	40020058 	.word	0x40020058
 8008004:	40020070 	.word	0x40020070
 8008008:	40020088 	.word	0x40020088
 800800c:	400200a0 	.word	0x400200a0
 8008010:	400200b8 	.word	0x400200b8
 8008014:	40020410 	.word	0x40020410
 8008018:	40020428 	.word	0x40020428
 800801c:	40020440 	.word	0x40020440
 8008020:	40020458 	.word	0x40020458
 8008024:	40020470 	.word	0x40020470
 8008028:	40020488 	.word	0x40020488
 800802c:	400204a0 	.word	0x400204a0
 8008030:	400204b8 	.word	0x400204b8
 8008034:	58025408 	.word	0x58025408
 8008038:	5802541c 	.word	0x5802541c
 800803c:	58025430 	.word	0x58025430
 8008040:	58025444 	.word	0x58025444
 8008044:	58025458 	.word	0x58025458
 8008048:	5802546c 	.word	0x5802546c
 800804c:	58025480 	.word	0x58025480
 8008050:	58025494 	.word	0x58025494
 8008054:	2300      	movs	r3, #0
 8008056:	2b00      	cmp	r3, #0
 8008058:	d028      	beq.n	80080ac <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800805e:	681a      	ldr	r2, [r3, #0]
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008064:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008068:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800806e:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008074:	f003 031f 	and.w	r3, r3, #31
 8008078:	2201      	movs	r2, #1
 800807a:	409a      	lsls	r2, r3
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008084:	687a      	ldr	r2, [r7, #4]
 8008086:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8008088:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800808e:	2b00      	cmp	r3, #0
 8008090:	d00c      	beq.n	80080ac <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008096:	681a      	ldr	r2, [r3, #0]
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800809c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80080a0:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80080a6:	687a      	ldr	r2, [r7, #4]
 80080a8:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80080aa:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	2201      	movs	r2, #1
 80080b0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	2200      	movs	r2, #0
 80080b8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	d003      	beq.n	80080cc <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80080c8:	6878      	ldr	r0, [r7, #4]
 80080ca:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 80080cc:	2300      	movs	r3, #0
}
 80080ce:	4618      	mov	r0, r3
 80080d0:	3710      	adds	r7, #16
 80080d2:	46bd      	mov	sp, r7
 80080d4:	bd80      	pop	{r7, pc}
 80080d6:	bf00      	nop

080080d8 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80080d8:	b580      	push	{r7, lr}
 80080da:	b08a      	sub	sp, #40	@ 0x28
 80080dc:	af00      	add	r7, sp, #0
 80080de:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 80080e0:	2300      	movs	r3, #0
 80080e2:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 80080e4:	4b67      	ldr	r3, [pc, #412]	@ (8008284 <HAL_DMA_IRQHandler+0x1ac>)
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	4a67      	ldr	r2, [pc, #412]	@ (8008288 <HAL_DMA_IRQHandler+0x1b0>)
 80080ea:	fba2 2303 	umull	r2, r3, r2, r3
 80080ee:	0a9b      	lsrs	r3, r3, #10
 80080f0:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80080f6:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80080fc:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 80080fe:	6a3b      	ldr	r3, [r7, #32]
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8008104:	69fb      	ldr	r3, [r7, #28]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	4a5f      	ldr	r2, [pc, #380]	@ (800828c <HAL_DMA_IRQHandler+0x1b4>)
 8008110:	4293      	cmp	r3, r2
 8008112:	d04a      	beq.n	80081aa <HAL_DMA_IRQHandler+0xd2>
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	4a5d      	ldr	r2, [pc, #372]	@ (8008290 <HAL_DMA_IRQHandler+0x1b8>)
 800811a:	4293      	cmp	r3, r2
 800811c:	d045      	beq.n	80081aa <HAL_DMA_IRQHandler+0xd2>
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	4a5c      	ldr	r2, [pc, #368]	@ (8008294 <HAL_DMA_IRQHandler+0x1bc>)
 8008124:	4293      	cmp	r3, r2
 8008126:	d040      	beq.n	80081aa <HAL_DMA_IRQHandler+0xd2>
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	4a5a      	ldr	r2, [pc, #360]	@ (8008298 <HAL_DMA_IRQHandler+0x1c0>)
 800812e:	4293      	cmp	r3, r2
 8008130:	d03b      	beq.n	80081aa <HAL_DMA_IRQHandler+0xd2>
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	4a59      	ldr	r2, [pc, #356]	@ (800829c <HAL_DMA_IRQHandler+0x1c4>)
 8008138:	4293      	cmp	r3, r2
 800813a:	d036      	beq.n	80081aa <HAL_DMA_IRQHandler+0xd2>
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	4a57      	ldr	r2, [pc, #348]	@ (80082a0 <HAL_DMA_IRQHandler+0x1c8>)
 8008142:	4293      	cmp	r3, r2
 8008144:	d031      	beq.n	80081aa <HAL_DMA_IRQHandler+0xd2>
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	4a56      	ldr	r2, [pc, #344]	@ (80082a4 <HAL_DMA_IRQHandler+0x1cc>)
 800814c:	4293      	cmp	r3, r2
 800814e:	d02c      	beq.n	80081aa <HAL_DMA_IRQHandler+0xd2>
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	4a54      	ldr	r2, [pc, #336]	@ (80082a8 <HAL_DMA_IRQHandler+0x1d0>)
 8008156:	4293      	cmp	r3, r2
 8008158:	d027      	beq.n	80081aa <HAL_DMA_IRQHandler+0xd2>
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	4a53      	ldr	r2, [pc, #332]	@ (80082ac <HAL_DMA_IRQHandler+0x1d4>)
 8008160:	4293      	cmp	r3, r2
 8008162:	d022      	beq.n	80081aa <HAL_DMA_IRQHandler+0xd2>
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	4a51      	ldr	r2, [pc, #324]	@ (80082b0 <HAL_DMA_IRQHandler+0x1d8>)
 800816a:	4293      	cmp	r3, r2
 800816c:	d01d      	beq.n	80081aa <HAL_DMA_IRQHandler+0xd2>
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	4a50      	ldr	r2, [pc, #320]	@ (80082b4 <HAL_DMA_IRQHandler+0x1dc>)
 8008174:	4293      	cmp	r3, r2
 8008176:	d018      	beq.n	80081aa <HAL_DMA_IRQHandler+0xd2>
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	4a4e      	ldr	r2, [pc, #312]	@ (80082b8 <HAL_DMA_IRQHandler+0x1e0>)
 800817e:	4293      	cmp	r3, r2
 8008180:	d013      	beq.n	80081aa <HAL_DMA_IRQHandler+0xd2>
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	4a4d      	ldr	r2, [pc, #308]	@ (80082bc <HAL_DMA_IRQHandler+0x1e4>)
 8008188:	4293      	cmp	r3, r2
 800818a:	d00e      	beq.n	80081aa <HAL_DMA_IRQHandler+0xd2>
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	4a4b      	ldr	r2, [pc, #300]	@ (80082c0 <HAL_DMA_IRQHandler+0x1e8>)
 8008192:	4293      	cmp	r3, r2
 8008194:	d009      	beq.n	80081aa <HAL_DMA_IRQHandler+0xd2>
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	4a4a      	ldr	r2, [pc, #296]	@ (80082c4 <HAL_DMA_IRQHandler+0x1ec>)
 800819c:	4293      	cmp	r3, r2
 800819e:	d004      	beq.n	80081aa <HAL_DMA_IRQHandler+0xd2>
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	4a48      	ldr	r2, [pc, #288]	@ (80082c8 <HAL_DMA_IRQHandler+0x1f0>)
 80081a6:	4293      	cmp	r3, r2
 80081a8:	d101      	bne.n	80081ae <HAL_DMA_IRQHandler+0xd6>
 80081aa:	2301      	movs	r3, #1
 80081ac:	e000      	b.n	80081b0 <HAL_DMA_IRQHandler+0xd8>
 80081ae:	2300      	movs	r3, #0
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	f000 842b 	beq.w	8008a0c <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80081ba:	f003 031f 	and.w	r3, r3, #31
 80081be:	2208      	movs	r2, #8
 80081c0:	409a      	lsls	r2, r3
 80081c2:	69bb      	ldr	r3, [r7, #24]
 80081c4:	4013      	ands	r3, r2
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	f000 80a2 	beq.w	8008310 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	4a2e      	ldr	r2, [pc, #184]	@ (800828c <HAL_DMA_IRQHandler+0x1b4>)
 80081d2:	4293      	cmp	r3, r2
 80081d4:	d04a      	beq.n	800826c <HAL_DMA_IRQHandler+0x194>
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	4a2d      	ldr	r2, [pc, #180]	@ (8008290 <HAL_DMA_IRQHandler+0x1b8>)
 80081dc:	4293      	cmp	r3, r2
 80081de:	d045      	beq.n	800826c <HAL_DMA_IRQHandler+0x194>
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	4a2b      	ldr	r2, [pc, #172]	@ (8008294 <HAL_DMA_IRQHandler+0x1bc>)
 80081e6:	4293      	cmp	r3, r2
 80081e8:	d040      	beq.n	800826c <HAL_DMA_IRQHandler+0x194>
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	4a2a      	ldr	r2, [pc, #168]	@ (8008298 <HAL_DMA_IRQHandler+0x1c0>)
 80081f0:	4293      	cmp	r3, r2
 80081f2:	d03b      	beq.n	800826c <HAL_DMA_IRQHandler+0x194>
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	4a28      	ldr	r2, [pc, #160]	@ (800829c <HAL_DMA_IRQHandler+0x1c4>)
 80081fa:	4293      	cmp	r3, r2
 80081fc:	d036      	beq.n	800826c <HAL_DMA_IRQHandler+0x194>
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	4a27      	ldr	r2, [pc, #156]	@ (80082a0 <HAL_DMA_IRQHandler+0x1c8>)
 8008204:	4293      	cmp	r3, r2
 8008206:	d031      	beq.n	800826c <HAL_DMA_IRQHandler+0x194>
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	4a25      	ldr	r2, [pc, #148]	@ (80082a4 <HAL_DMA_IRQHandler+0x1cc>)
 800820e:	4293      	cmp	r3, r2
 8008210:	d02c      	beq.n	800826c <HAL_DMA_IRQHandler+0x194>
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	4a24      	ldr	r2, [pc, #144]	@ (80082a8 <HAL_DMA_IRQHandler+0x1d0>)
 8008218:	4293      	cmp	r3, r2
 800821a:	d027      	beq.n	800826c <HAL_DMA_IRQHandler+0x194>
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	4a22      	ldr	r2, [pc, #136]	@ (80082ac <HAL_DMA_IRQHandler+0x1d4>)
 8008222:	4293      	cmp	r3, r2
 8008224:	d022      	beq.n	800826c <HAL_DMA_IRQHandler+0x194>
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	4a21      	ldr	r2, [pc, #132]	@ (80082b0 <HAL_DMA_IRQHandler+0x1d8>)
 800822c:	4293      	cmp	r3, r2
 800822e:	d01d      	beq.n	800826c <HAL_DMA_IRQHandler+0x194>
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	4a1f      	ldr	r2, [pc, #124]	@ (80082b4 <HAL_DMA_IRQHandler+0x1dc>)
 8008236:	4293      	cmp	r3, r2
 8008238:	d018      	beq.n	800826c <HAL_DMA_IRQHandler+0x194>
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	4a1e      	ldr	r2, [pc, #120]	@ (80082b8 <HAL_DMA_IRQHandler+0x1e0>)
 8008240:	4293      	cmp	r3, r2
 8008242:	d013      	beq.n	800826c <HAL_DMA_IRQHandler+0x194>
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	4a1c      	ldr	r2, [pc, #112]	@ (80082bc <HAL_DMA_IRQHandler+0x1e4>)
 800824a:	4293      	cmp	r3, r2
 800824c:	d00e      	beq.n	800826c <HAL_DMA_IRQHandler+0x194>
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	4a1b      	ldr	r2, [pc, #108]	@ (80082c0 <HAL_DMA_IRQHandler+0x1e8>)
 8008254:	4293      	cmp	r3, r2
 8008256:	d009      	beq.n	800826c <HAL_DMA_IRQHandler+0x194>
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	4a19      	ldr	r2, [pc, #100]	@ (80082c4 <HAL_DMA_IRQHandler+0x1ec>)
 800825e:	4293      	cmp	r3, r2
 8008260:	d004      	beq.n	800826c <HAL_DMA_IRQHandler+0x194>
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	4a18      	ldr	r2, [pc, #96]	@ (80082c8 <HAL_DMA_IRQHandler+0x1f0>)
 8008268:	4293      	cmp	r3, r2
 800826a:	d12f      	bne.n	80082cc <HAL_DMA_IRQHandler+0x1f4>
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	f003 0304 	and.w	r3, r3, #4
 8008276:	2b00      	cmp	r3, #0
 8008278:	bf14      	ite	ne
 800827a:	2301      	movne	r3, #1
 800827c:	2300      	moveq	r3, #0
 800827e:	b2db      	uxtb	r3, r3
 8008280:	e02e      	b.n	80082e0 <HAL_DMA_IRQHandler+0x208>
 8008282:	bf00      	nop
 8008284:	24000038 	.word	0x24000038
 8008288:	1b4e81b5 	.word	0x1b4e81b5
 800828c:	40020010 	.word	0x40020010
 8008290:	40020028 	.word	0x40020028
 8008294:	40020040 	.word	0x40020040
 8008298:	40020058 	.word	0x40020058
 800829c:	40020070 	.word	0x40020070
 80082a0:	40020088 	.word	0x40020088
 80082a4:	400200a0 	.word	0x400200a0
 80082a8:	400200b8 	.word	0x400200b8
 80082ac:	40020410 	.word	0x40020410
 80082b0:	40020428 	.word	0x40020428
 80082b4:	40020440 	.word	0x40020440
 80082b8:	40020458 	.word	0x40020458
 80082bc:	40020470 	.word	0x40020470
 80082c0:	40020488 	.word	0x40020488
 80082c4:	400204a0 	.word	0x400204a0
 80082c8:	400204b8 	.word	0x400204b8
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	f003 0308 	and.w	r3, r3, #8
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	bf14      	ite	ne
 80082da:	2301      	movne	r3, #1
 80082dc:	2300      	moveq	r3, #0
 80082de:	b2db      	uxtb	r3, r3
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	d015      	beq.n	8008310 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	681a      	ldr	r2, [r3, #0]
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	f022 0204 	bic.w	r2, r2, #4
 80082f2:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80082f8:	f003 031f 	and.w	r3, r3, #31
 80082fc:	2208      	movs	r2, #8
 80082fe:	409a      	lsls	r2, r3
 8008300:	6a3b      	ldr	r3, [r7, #32]
 8008302:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008308:	f043 0201 	orr.w	r2, r3, #1
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008314:	f003 031f 	and.w	r3, r3, #31
 8008318:	69ba      	ldr	r2, [r7, #24]
 800831a:	fa22 f303 	lsr.w	r3, r2, r3
 800831e:	f003 0301 	and.w	r3, r3, #1
 8008322:	2b00      	cmp	r3, #0
 8008324:	d06e      	beq.n	8008404 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	4a69      	ldr	r2, [pc, #420]	@ (80084d0 <HAL_DMA_IRQHandler+0x3f8>)
 800832c:	4293      	cmp	r3, r2
 800832e:	d04a      	beq.n	80083c6 <HAL_DMA_IRQHandler+0x2ee>
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	4a67      	ldr	r2, [pc, #412]	@ (80084d4 <HAL_DMA_IRQHandler+0x3fc>)
 8008336:	4293      	cmp	r3, r2
 8008338:	d045      	beq.n	80083c6 <HAL_DMA_IRQHandler+0x2ee>
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	4a66      	ldr	r2, [pc, #408]	@ (80084d8 <HAL_DMA_IRQHandler+0x400>)
 8008340:	4293      	cmp	r3, r2
 8008342:	d040      	beq.n	80083c6 <HAL_DMA_IRQHandler+0x2ee>
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	4a64      	ldr	r2, [pc, #400]	@ (80084dc <HAL_DMA_IRQHandler+0x404>)
 800834a:	4293      	cmp	r3, r2
 800834c:	d03b      	beq.n	80083c6 <HAL_DMA_IRQHandler+0x2ee>
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	4a63      	ldr	r2, [pc, #396]	@ (80084e0 <HAL_DMA_IRQHandler+0x408>)
 8008354:	4293      	cmp	r3, r2
 8008356:	d036      	beq.n	80083c6 <HAL_DMA_IRQHandler+0x2ee>
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	4a61      	ldr	r2, [pc, #388]	@ (80084e4 <HAL_DMA_IRQHandler+0x40c>)
 800835e:	4293      	cmp	r3, r2
 8008360:	d031      	beq.n	80083c6 <HAL_DMA_IRQHandler+0x2ee>
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	4a60      	ldr	r2, [pc, #384]	@ (80084e8 <HAL_DMA_IRQHandler+0x410>)
 8008368:	4293      	cmp	r3, r2
 800836a:	d02c      	beq.n	80083c6 <HAL_DMA_IRQHandler+0x2ee>
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	4a5e      	ldr	r2, [pc, #376]	@ (80084ec <HAL_DMA_IRQHandler+0x414>)
 8008372:	4293      	cmp	r3, r2
 8008374:	d027      	beq.n	80083c6 <HAL_DMA_IRQHandler+0x2ee>
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	4a5d      	ldr	r2, [pc, #372]	@ (80084f0 <HAL_DMA_IRQHandler+0x418>)
 800837c:	4293      	cmp	r3, r2
 800837e:	d022      	beq.n	80083c6 <HAL_DMA_IRQHandler+0x2ee>
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	4a5b      	ldr	r2, [pc, #364]	@ (80084f4 <HAL_DMA_IRQHandler+0x41c>)
 8008386:	4293      	cmp	r3, r2
 8008388:	d01d      	beq.n	80083c6 <HAL_DMA_IRQHandler+0x2ee>
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	4a5a      	ldr	r2, [pc, #360]	@ (80084f8 <HAL_DMA_IRQHandler+0x420>)
 8008390:	4293      	cmp	r3, r2
 8008392:	d018      	beq.n	80083c6 <HAL_DMA_IRQHandler+0x2ee>
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	4a58      	ldr	r2, [pc, #352]	@ (80084fc <HAL_DMA_IRQHandler+0x424>)
 800839a:	4293      	cmp	r3, r2
 800839c:	d013      	beq.n	80083c6 <HAL_DMA_IRQHandler+0x2ee>
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	4a57      	ldr	r2, [pc, #348]	@ (8008500 <HAL_DMA_IRQHandler+0x428>)
 80083a4:	4293      	cmp	r3, r2
 80083a6:	d00e      	beq.n	80083c6 <HAL_DMA_IRQHandler+0x2ee>
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	4a55      	ldr	r2, [pc, #340]	@ (8008504 <HAL_DMA_IRQHandler+0x42c>)
 80083ae:	4293      	cmp	r3, r2
 80083b0:	d009      	beq.n	80083c6 <HAL_DMA_IRQHandler+0x2ee>
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	4a54      	ldr	r2, [pc, #336]	@ (8008508 <HAL_DMA_IRQHandler+0x430>)
 80083b8:	4293      	cmp	r3, r2
 80083ba:	d004      	beq.n	80083c6 <HAL_DMA_IRQHandler+0x2ee>
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	4a52      	ldr	r2, [pc, #328]	@ (800850c <HAL_DMA_IRQHandler+0x434>)
 80083c2:	4293      	cmp	r3, r2
 80083c4:	d10a      	bne.n	80083dc <HAL_DMA_IRQHandler+0x304>
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	695b      	ldr	r3, [r3, #20]
 80083cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80083d0:	2b00      	cmp	r3, #0
 80083d2:	bf14      	ite	ne
 80083d4:	2301      	movne	r3, #1
 80083d6:	2300      	moveq	r3, #0
 80083d8:	b2db      	uxtb	r3, r3
 80083da:	e003      	b.n	80083e4 <HAL_DMA_IRQHandler+0x30c>
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	2300      	movs	r3, #0
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	d00d      	beq.n	8008404 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80083ec:	f003 031f 	and.w	r3, r3, #31
 80083f0:	2201      	movs	r2, #1
 80083f2:	409a      	lsls	r2, r3
 80083f4:	6a3b      	ldr	r3, [r7, #32]
 80083f6:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80083fc:	f043 0202 	orr.w	r2, r3, #2
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008408:	f003 031f 	and.w	r3, r3, #31
 800840c:	2204      	movs	r2, #4
 800840e:	409a      	lsls	r2, r3
 8008410:	69bb      	ldr	r3, [r7, #24]
 8008412:	4013      	ands	r3, r2
 8008414:	2b00      	cmp	r3, #0
 8008416:	f000 808f 	beq.w	8008538 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	4a2c      	ldr	r2, [pc, #176]	@ (80084d0 <HAL_DMA_IRQHandler+0x3f8>)
 8008420:	4293      	cmp	r3, r2
 8008422:	d04a      	beq.n	80084ba <HAL_DMA_IRQHandler+0x3e2>
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	4a2a      	ldr	r2, [pc, #168]	@ (80084d4 <HAL_DMA_IRQHandler+0x3fc>)
 800842a:	4293      	cmp	r3, r2
 800842c:	d045      	beq.n	80084ba <HAL_DMA_IRQHandler+0x3e2>
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	4a29      	ldr	r2, [pc, #164]	@ (80084d8 <HAL_DMA_IRQHandler+0x400>)
 8008434:	4293      	cmp	r3, r2
 8008436:	d040      	beq.n	80084ba <HAL_DMA_IRQHandler+0x3e2>
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	4a27      	ldr	r2, [pc, #156]	@ (80084dc <HAL_DMA_IRQHandler+0x404>)
 800843e:	4293      	cmp	r3, r2
 8008440:	d03b      	beq.n	80084ba <HAL_DMA_IRQHandler+0x3e2>
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	4a26      	ldr	r2, [pc, #152]	@ (80084e0 <HAL_DMA_IRQHandler+0x408>)
 8008448:	4293      	cmp	r3, r2
 800844a:	d036      	beq.n	80084ba <HAL_DMA_IRQHandler+0x3e2>
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	4a24      	ldr	r2, [pc, #144]	@ (80084e4 <HAL_DMA_IRQHandler+0x40c>)
 8008452:	4293      	cmp	r3, r2
 8008454:	d031      	beq.n	80084ba <HAL_DMA_IRQHandler+0x3e2>
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	4a23      	ldr	r2, [pc, #140]	@ (80084e8 <HAL_DMA_IRQHandler+0x410>)
 800845c:	4293      	cmp	r3, r2
 800845e:	d02c      	beq.n	80084ba <HAL_DMA_IRQHandler+0x3e2>
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	4a21      	ldr	r2, [pc, #132]	@ (80084ec <HAL_DMA_IRQHandler+0x414>)
 8008466:	4293      	cmp	r3, r2
 8008468:	d027      	beq.n	80084ba <HAL_DMA_IRQHandler+0x3e2>
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	4a20      	ldr	r2, [pc, #128]	@ (80084f0 <HAL_DMA_IRQHandler+0x418>)
 8008470:	4293      	cmp	r3, r2
 8008472:	d022      	beq.n	80084ba <HAL_DMA_IRQHandler+0x3e2>
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	4a1e      	ldr	r2, [pc, #120]	@ (80084f4 <HAL_DMA_IRQHandler+0x41c>)
 800847a:	4293      	cmp	r3, r2
 800847c:	d01d      	beq.n	80084ba <HAL_DMA_IRQHandler+0x3e2>
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	4a1d      	ldr	r2, [pc, #116]	@ (80084f8 <HAL_DMA_IRQHandler+0x420>)
 8008484:	4293      	cmp	r3, r2
 8008486:	d018      	beq.n	80084ba <HAL_DMA_IRQHandler+0x3e2>
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	4a1b      	ldr	r2, [pc, #108]	@ (80084fc <HAL_DMA_IRQHandler+0x424>)
 800848e:	4293      	cmp	r3, r2
 8008490:	d013      	beq.n	80084ba <HAL_DMA_IRQHandler+0x3e2>
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	4a1a      	ldr	r2, [pc, #104]	@ (8008500 <HAL_DMA_IRQHandler+0x428>)
 8008498:	4293      	cmp	r3, r2
 800849a:	d00e      	beq.n	80084ba <HAL_DMA_IRQHandler+0x3e2>
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	4a18      	ldr	r2, [pc, #96]	@ (8008504 <HAL_DMA_IRQHandler+0x42c>)
 80084a2:	4293      	cmp	r3, r2
 80084a4:	d009      	beq.n	80084ba <HAL_DMA_IRQHandler+0x3e2>
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	4a17      	ldr	r2, [pc, #92]	@ (8008508 <HAL_DMA_IRQHandler+0x430>)
 80084ac:	4293      	cmp	r3, r2
 80084ae:	d004      	beq.n	80084ba <HAL_DMA_IRQHandler+0x3e2>
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	4a15      	ldr	r2, [pc, #84]	@ (800850c <HAL_DMA_IRQHandler+0x434>)
 80084b6:	4293      	cmp	r3, r2
 80084b8:	d12a      	bne.n	8008510 <HAL_DMA_IRQHandler+0x438>
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	f003 0302 	and.w	r3, r3, #2
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	bf14      	ite	ne
 80084c8:	2301      	movne	r3, #1
 80084ca:	2300      	moveq	r3, #0
 80084cc:	b2db      	uxtb	r3, r3
 80084ce:	e023      	b.n	8008518 <HAL_DMA_IRQHandler+0x440>
 80084d0:	40020010 	.word	0x40020010
 80084d4:	40020028 	.word	0x40020028
 80084d8:	40020040 	.word	0x40020040
 80084dc:	40020058 	.word	0x40020058
 80084e0:	40020070 	.word	0x40020070
 80084e4:	40020088 	.word	0x40020088
 80084e8:	400200a0 	.word	0x400200a0
 80084ec:	400200b8 	.word	0x400200b8
 80084f0:	40020410 	.word	0x40020410
 80084f4:	40020428 	.word	0x40020428
 80084f8:	40020440 	.word	0x40020440
 80084fc:	40020458 	.word	0x40020458
 8008500:	40020470 	.word	0x40020470
 8008504:	40020488 	.word	0x40020488
 8008508:	400204a0 	.word	0x400204a0
 800850c:	400204b8 	.word	0x400204b8
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	2300      	movs	r3, #0
 8008518:	2b00      	cmp	r3, #0
 800851a:	d00d      	beq.n	8008538 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008520:	f003 031f 	and.w	r3, r3, #31
 8008524:	2204      	movs	r2, #4
 8008526:	409a      	lsls	r2, r3
 8008528:	6a3b      	ldr	r3, [r7, #32]
 800852a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008530:	f043 0204 	orr.w	r2, r3, #4
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800853c:	f003 031f 	and.w	r3, r3, #31
 8008540:	2210      	movs	r2, #16
 8008542:	409a      	lsls	r2, r3
 8008544:	69bb      	ldr	r3, [r7, #24]
 8008546:	4013      	ands	r3, r2
 8008548:	2b00      	cmp	r3, #0
 800854a:	f000 80a6 	beq.w	800869a <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	4a85      	ldr	r2, [pc, #532]	@ (8008768 <HAL_DMA_IRQHandler+0x690>)
 8008554:	4293      	cmp	r3, r2
 8008556:	d04a      	beq.n	80085ee <HAL_DMA_IRQHandler+0x516>
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	4a83      	ldr	r2, [pc, #524]	@ (800876c <HAL_DMA_IRQHandler+0x694>)
 800855e:	4293      	cmp	r3, r2
 8008560:	d045      	beq.n	80085ee <HAL_DMA_IRQHandler+0x516>
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	4a82      	ldr	r2, [pc, #520]	@ (8008770 <HAL_DMA_IRQHandler+0x698>)
 8008568:	4293      	cmp	r3, r2
 800856a:	d040      	beq.n	80085ee <HAL_DMA_IRQHandler+0x516>
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	4a80      	ldr	r2, [pc, #512]	@ (8008774 <HAL_DMA_IRQHandler+0x69c>)
 8008572:	4293      	cmp	r3, r2
 8008574:	d03b      	beq.n	80085ee <HAL_DMA_IRQHandler+0x516>
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	4a7f      	ldr	r2, [pc, #508]	@ (8008778 <HAL_DMA_IRQHandler+0x6a0>)
 800857c:	4293      	cmp	r3, r2
 800857e:	d036      	beq.n	80085ee <HAL_DMA_IRQHandler+0x516>
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	4a7d      	ldr	r2, [pc, #500]	@ (800877c <HAL_DMA_IRQHandler+0x6a4>)
 8008586:	4293      	cmp	r3, r2
 8008588:	d031      	beq.n	80085ee <HAL_DMA_IRQHandler+0x516>
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	4a7c      	ldr	r2, [pc, #496]	@ (8008780 <HAL_DMA_IRQHandler+0x6a8>)
 8008590:	4293      	cmp	r3, r2
 8008592:	d02c      	beq.n	80085ee <HAL_DMA_IRQHandler+0x516>
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	4a7a      	ldr	r2, [pc, #488]	@ (8008784 <HAL_DMA_IRQHandler+0x6ac>)
 800859a:	4293      	cmp	r3, r2
 800859c:	d027      	beq.n	80085ee <HAL_DMA_IRQHandler+0x516>
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	4a79      	ldr	r2, [pc, #484]	@ (8008788 <HAL_DMA_IRQHandler+0x6b0>)
 80085a4:	4293      	cmp	r3, r2
 80085a6:	d022      	beq.n	80085ee <HAL_DMA_IRQHandler+0x516>
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	4a77      	ldr	r2, [pc, #476]	@ (800878c <HAL_DMA_IRQHandler+0x6b4>)
 80085ae:	4293      	cmp	r3, r2
 80085b0:	d01d      	beq.n	80085ee <HAL_DMA_IRQHandler+0x516>
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	4a76      	ldr	r2, [pc, #472]	@ (8008790 <HAL_DMA_IRQHandler+0x6b8>)
 80085b8:	4293      	cmp	r3, r2
 80085ba:	d018      	beq.n	80085ee <HAL_DMA_IRQHandler+0x516>
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	4a74      	ldr	r2, [pc, #464]	@ (8008794 <HAL_DMA_IRQHandler+0x6bc>)
 80085c2:	4293      	cmp	r3, r2
 80085c4:	d013      	beq.n	80085ee <HAL_DMA_IRQHandler+0x516>
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	4a73      	ldr	r2, [pc, #460]	@ (8008798 <HAL_DMA_IRQHandler+0x6c0>)
 80085cc:	4293      	cmp	r3, r2
 80085ce:	d00e      	beq.n	80085ee <HAL_DMA_IRQHandler+0x516>
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	4a71      	ldr	r2, [pc, #452]	@ (800879c <HAL_DMA_IRQHandler+0x6c4>)
 80085d6:	4293      	cmp	r3, r2
 80085d8:	d009      	beq.n	80085ee <HAL_DMA_IRQHandler+0x516>
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	4a70      	ldr	r2, [pc, #448]	@ (80087a0 <HAL_DMA_IRQHandler+0x6c8>)
 80085e0:	4293      	cmp	r3, r2
 80085e2:	d004      	beq.n	80085ee <HAL_DMA_IRQHandler+0x516>
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	4a6e      	ldr	r2, [pc, #440]	@ (80087a4 <HAL_DMA_IRQHandler+0x6cc>)
 80085ea:	4293      	cmp	r3, r2
 80085ec:	d10a      	bne.n	8008604 <HAL_DMA_IRQHandler+0x52c>
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	f003 0308 	and.w	r3, r3, #8
 80085f8:	2b00      	cmp	r3, #0
 80085fa:	bf14      	ite	ne
 80085fc:	2301      	movne	r3, #1
 80085fe:	2300      	moveq	r3, #0
 8008600:	b2db      	uxtb	r3, r3
 8008602:	e009      	b.n	8008618 <HAL_DMA_IRQHandler+0x540>
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	f003 0304 	and.w	r3, r3, #4
 800860e:	2b00      	cmp	r3, #0
 8008610:	bf14      	ite	ne
 8008612:	2301      	movne	r3, #1
 8008614:	2300      	moveq	r3, #0
 8008616:	b2db      	uxtb	r3, r3
 8008618:	2b00      	cmp	r3, #0
 800861a:	d03e      	beq.n	800869a <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008620:	f003 031f 	and.w	r3, r3, #31
 8008624:	2210      	movs	r2, #16
 8008626:	409a      	lsls	r2, r3
 8008628:	6a3b      	ldr	r3, [r7, #32]
 800862a:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008636:	2b00      	cmp	r3, #0
 8008638:	d018      	beq.n	800866c <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8008644:	2b00      	cmp	r3, #0
 8008646:	d108      	bne.n	800865a <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800864c:	2b00      	cmp	r3, #0
 800864e:	d024      	beq.n	800869a <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008654:	6878      	ldr	r0, [r7, #4]
 8008656:	4798      	blx	r3
 8008658:	e01f      	b.n	800869a <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800865e:	2b00      	cmp	r3, #0
 8008660:	d01b      	beq.n	800869a <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008666:	6878      	ldr	r0, [r7, #4]
 8008668:	4798      	blx	r3
 800866a:	e016      	b.n	800869a <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008676:	2b00      	cmp	r3, #0
 8008678:	d107      	bne.n	800868a <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	681a      	ldr	r2, [r3, #0]
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	f022 0208 	bic.w	r2, r2, #8
 8008688:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800868e:	2b00      	cmp	r3, #0
 8008690:	d003      	beq.n	800869a <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008696:	6878      	ldr	r0, [r7, #4]
 8008698:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800869e:	f003 031f 	and.w	r3, r3, #31
 80086a2:	2220      	movs	r2, #32
 80086a4:	409a      	lsls	r2, r3
 80086a6:	69bb      	ldr	r3, [r7, #24]
 80086a8:	4013      	ands	r3, r2
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	f000 8110 	beq.w	80088d0 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	4a2c      	ldr	r2, [pc, #176]	@ (8008768 <HAL_DMA_IRQHandler+0x690>)
 80086b6:	4293      	cmp	r3, r2
 80086b8:	d04a      	beq.n	8008750 <HAL_DMA_IRQHandler+0x678>
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	4a2b      	ldr	r2, [pc, #172]	@ (800876c <HAL_DMA_IRQHandler+0x694>)
 80086c0:	4293      	cmp	r3, r2
 80086c2:	d045      	beq.n	8008750 <HAL_DMA_IRQHandler+0x678>
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	4a29      	ldr	r2, [pc, #164]	@ (8008770 <HAL_DMA_IRQHandler+0x698>)
 80086ca:	4293      	cmp	r3, r2
 80086cc:	d040      	beq.n	8008750 <HAL_DMA_IRQHandler+0x678>
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	4a28      	ldr	r2, [pc, #160]	@ (8008774 <HAL_DMA_IRQHandler+0x69c>)
 80086d4:	4293      	cmp	r3, r2
 80086d6:	d03b      	beq.n	8008750 <HAL_DMA_IRQHandler+0x678>
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	4a26      	ldr	r2, [pc, #152]	@ (8008778 <HAL_DMA_IRQHandler+0x6a0>)
 80086de:	4293      	cmp	r3, r2
 80086e0:	d036      	beq.n	8008750 <HAL_DMA_IRQHandler+0x678>
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	4a25      	ldr	r2, [pc, #148]	@ (800877c <HAL_DMA_IRQHandler+0x6a4>)
 80086e8:	4293      	cmp	r3, r2
 80086ea:	d031      	beq.n	8008750 <HAL_DMA_IRQHandler+0x678>
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	4a23      	ldr	r2, [pc, #140]	@ (8008780 <HAL_DMA_IRQHandler+0x6a8>)
 80086f2:	4293      	cmp	r3, r2
 80086f4:	d02c      	beq.n	8008750 <HAL_DMA_IRQHandler+0x678>
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	4a22      	ldr	r2, [pc, #136]	@ (8008784 <HAL_DMA_IRQHandler+0x6ac>)
 80086fc:	4293      	cmp	r3, r2
 80086fe:	d027      	beq.n	8008750 <HAL_DMA_IRQHandler+0x678>
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	4a20      	ldr	r2, [pc, #128]	@ (8008788 <HAL_DMA_IRQHandler+0x6b0>)
 8008706:	4293      	cmp	r3, r2
 8008708:	d022      	beq.n	8008750 <HAL_DMA_IRQHandler+0x678>
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	4a1f      	ldr	r2, [pc, #124]	@ (800878c <HAL_DMA_IRQHandler+0x6b4>)
 8008710:	4293      	cmp	r3, r2
 8008712:	d01d      	beq.n	8008750 <HAL_DMA_IRQHandler+0x678>
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	4a1d      	ldr	r2, [pc, #116]	@ (8008790 <HAL_DMA_IRQHandler+0x6b8>)
 800871a:	4293      	cmp	r3, r2
 800871c:	d018      	beq.n	8008750 <HAL_DMA_IRQHandler+0x678>
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	4a1c      	ldr	r2, [pc, #112]	@ (8008794 <HAL_DMA_IRQHandler+0x6bc>)
 8008724:	4293      	cmp	r3, r2
 8008726:	d013      	beq.n	8008750 <HAL_DMA_IRQHandler+0x678>
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	4a1a      	ldr	r2, [pc, #104]	@ (8008798 <HAL_DMA_IRQHandler+0x6c0>)
 800872e:	4293      	cmp	r3, r2
 8008730:	d00e      	beq.n	8008750 <HAL_DMA_IRQHandler+0x678>
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	4a19      	ldr	r2, [pc, #100]	@ (800879c <HAL_DMA_IRQHandler+0x6c4>)
 8008738:	4293      	cmp	r3, r2
 800873a:	d009      	beq.n	8008750 <HAL_DMA_IRQHandler+0x678>
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	4a17      	ldr	r2, [pc, #92]	@ (80087a0 <HAL_DMA_IRQHandler+0x6c8>)
 8008742:	4293      	cmp	r3, r2
 8008744:	d004      	beq.n	8008750 <HAL_DMA_IRQHandler+0x678>
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	4a16      	ldr	r2, [pc, #88]	@ (80087a4 <HAL_DMA_IRQHandler+0x6cc>)
 800874c:	4293      	cmp	r3, r2
 800874e:	d12b      	bne.n	80087a8 <HAL_DMA_IRQHandler+0x6d0>
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	f003 0310 	and.w	r3, r3, #16
 800875a:	2b00      	cmp	r3, #0
 800875c:	bf14      	ite	ne
 800875e:	2301      	movne	r3, #1
 8008760:	2300      	moveq	r3, #0
 8008762:	b2db      	uxtb	r3, r3
 8008764:	e02a      	b.n	80087bc <HAL_DMA_IRQHandler+0x6e4>
 8008766:	bf00      	nop
 8008768:	40020010 	.word	0x40020010
 800876c:	40020028 	.word	0x40020028
 8008770:	40020040 	.word	0x40020040
 8008774:	40020058 	.word	0x40020058
 8008778:	40020070 	.word	0x40020070
 800877c:	40020088 	.word	0x40020088
 8008780:	400200a0 	.word	0x400200a0
 8008784:	400200b8 	.word	0x400200b8
 8008788:	40020410 	.word	0x40020410
 800878c:	40020428 	.word	0x40020428
 8008790:	40020440 	.word	0x40020440
 8008794:	40020458 	.word	0x40020458
 8008798:	40020470 	.word	0x40020470
 800879c:	40020488 	.word	0x40020488
 80087a0:	400204a0 	.word	0x400204a0
 80087a4:	400204b8 	.word	0x400204b8
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	f003 0302 	and.w	r3, r3, #2
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	bf14      	ite	ne
 80087b6:	2301      	movne	r3, #1
 80087b8:	2300      	moveq	r3, #0
 80087ba:	b2db      	uxtb	r3, r3
 80087bc:	2b00      	cmp	r3, #0
 80087be:	f000 8087 	beq.w	80088d0 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80087c6:	f003 031f 	and.w	r3, r3, #31
 80087ca:	2220      	movs	r2, #32
 80087cc:	409a      	lsls	r2, r3
 80087ce:	6a3b      	ldr	r3, [r7, #32]
 80087d0:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80087d8:	b2db      	uxtb	r3, r3
 80087da:	2b04      	cmp	r3, #4
 80087dc:	d139      	bne.n	8008852 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	681a      	ldr	r2, [r3, #0]
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	f022 0216 	bic.w	r2, r2, #22
 80087ec:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	695a      	ldr	r2, [r3, #20]
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80087fc:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008802:	2b00      	cmp	r3, #0
 8008804:	d103      	bne.n	800880e <HAL_DMA_IRQHandler+0x736>
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800880a:	2b00      	cmp	r3, #0
 800880c:	d007      	beq.n	800881e <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	681a      	ldr	r2, [r3, #0]
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	f022 0208 	bic.w	r2, r2, #8
 800881c:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008822:	f003 031f 	and.w	r3, r3, #31
 8008826:	223f      	movs	r2, #63	@ 0x3f
 8008828:	409a      	lsls	r2, r3
 800882a:	6a3b      	ldr	r3, [r7, #32]
 800882c:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	2201      	movs	r2, #1
 8008832:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	2200      	movs	r2, #0
 800883a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008842:	2b00      	cmp	r3, #0
 8008844:	f000 834a 	beq.w	8008edc <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800884c:	6878      	ldr	r0, [r7, #4]
 800884e:	4798      	blx	r3
          }
          return;
 8008850:	e344      	b.n	8008edc <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800885c:	2b00      	cmp	r3, #0
 800885e:	d018      	beq.n	8008892 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800886a:	2b00      	cmp	r3, #0
 800886c:	d108      	bne.n	8008880 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008872:	2b00      	cmp	r3, #0
 8008874:	d02c      	beq.n	80088d0 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800887a:	6878      	ldr	r0, [r7, #4]
 800887c:	4798      	blx	r3
 800887e:	e027      	b.n	80088d0 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008884:	2b00      	cmp	r3, #0
 8008886:	d023      	beq.n	80088d0 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800888c:	6878      	ldr	r0, [r7, #4]
 800888e:	4798      	blx	r3
 8008890:	e01e      	b.n	80088d0 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800889c:	2b00      	cmp	r3, #0
 800889e:	d10f      	bne.n	80088c0 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	681a      	ldr	r2, [r3, #0]
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	f022 0210 	bic.w	r2, r2, #16
 80088ae:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	2201      	movs	r2, #1
 80088b4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	2200      	movs	r2, #0
 80088bc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	d003      	beq.n	80088d0 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80088cc:	6878      	ldr	r0, [r7, #4]
 80088ce:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80088d4:	2b00      	cmp	r3, #0
 80088d6:	f000 8306 	beq.w	8008ee6 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80088de:	f003 0301 	and.w	r3, r3, #1
 80088e2:	2b00      	cmp	r3, #0
 80088e4:	f000 8088 	beq.w	80089f8 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	2204      	movs	r2, #4
 80088ec:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	4a7a      	ldr	r2, [pc, #488]	@ (8008ae0 <HAL_DMA_IRQHandler+0xa08>)
 80088f6:	4293      	cmp	r3, r2
 80088f8:	d04a      	beq.n	8008990 <HAL_DMA_IRQHandler+0x8b8>
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	4a79      	ldr	r2, [pc, #484]	@ (8008ae4 <HAL_DMA_IRQHandler+0xa0c>)
 8008900:	4293      	cmp	r3, r2
 8008902:	d045      	beq.n	8008990 <HAL_DMA_IRQHandler+0x8b8>
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	4a77      	ldr	r2, [pc, #476]	@ (8008ae8 <HAL_DMA_IRQHandler+0xa10>)
 800890a:	4293      	cmp	r3, r2
 800890c:	d040      	beq.n	8008990 <HAL_DMA_IRQHandler+0x8b8>
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	4a76      	ldr	r2, [pc, #472]	@ (8008aec <HAL_DMA_IRQHandler+0xa14>)
 8008914:	4293      	cmp	r3, r2
 8008916:	d03b      	beq.n	8008990 <HAL_DMA_IRQHandler+0x8b8>
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	4a74      	ldr	r2, [pc, #464]	@ (8008af0 <HAL_DMA_IRQHandler+0xa18>)
 800891e:	4293      	cmp	r3, r2
 8008920:	d036      	beq.n	8008990 <HAL_DMA_IRQHandler+0x8b8>
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	4a73      	ldr	r2, [pc, #460]	@ (8008af4 <HAL_DMA_IRQHandler+0xa1c>)
 8008928:	4293      	cmp	r3, r2
 800892a:	d031      	beq.n	8008990 <HAL_DMA_IRQHandler+0x8b8>
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	4a71      	ldr	r2, [pc, #452]	@ (8008af8 <HAL_DMA_IRQHandler+0xa20>)
 8008932:	4293      	cmp	r3, r2
 8008934:	d02c      	beq.n	8008990 <HAL_DMA_IRQHandler+0x8b8>
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	4a70      	ldr	r2, [pc, #448]	@ (8008afc <HAL_DMA_IRQHandler+0xa24>)
 800893c:	4293      	cmp	r3, r2
 800893e:	d027      	beq.n	8008990 <HAL_DMA_IRQHandler+0x8b8>
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	4a6e      	ldr	r2, [pc, #440]	@ (8008b00 <HAL_DMA_IRQHandler+0xa28>)
 8008946:	4293      	cmp	r3, r2
 8008948:	d022      	beq.n	8008990 <HAL_DMA_IRQHandler+0x8b8>
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	4a6d      	ldr	r2, [pc, #436]	@ (8008b04 <HAL_DMA_IRQHandler+0xa2c>)
 8008950:	4293      	cmp	r3, r2
 8008952:	d01d      	beq.n	8008990 <HAL_DMA_IRQHandler+0x8b8>
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	4a6b      	ldr	r2, [pc, #428]	@ (8008b08 <HAL_DMA_IRQHandler+0xa30>)
 800895a:	4293      	cmp	r3, r2
 800895c:	d018      	beq.n	8008990 <HAL_DMA_IRQHandler+0x8b8>
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	4a6a      	ldr	r2, [pc, #424]	@ (8008b0c <HAL_DMA_IRQHandler+0xa34>)
 8008964:	4293      	cmp	r3, r2
 8008966:	d013      	beq.n	8008990 <HAL_DMA_IRQHandler+0x8b8>
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	4a68      	ldr	r2, [pc, #416]	@ (8008b10 <HAL_DMA_IRQHandler+0xa38>)
 800896e:	4293      	cmp	r3, r2
 8008970:	d00e      	beq.n	8008990 <HAL_DMA_IRQHandler+0x8b8>
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	4a67      	ldr	r2, [pc, #412]	@ (8008b14 <HAL_DMA_IRQHandler+0xa3c>)
 8008978:	4293      	cmp	r3, r2
 800897a:	d009      	beq.n	8008990 <HAL_DMA_IRQHandler+0x8b8>
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	4a65      	ldr	r2, [pc, #404]	@ (8008b18 <HAL_DMA_IRQHandler+0xa40>)
 8008982:	4293      	cmp	r3, r2
 8008984:	d004      	beq.n	8008990 <HAL_DMA_IRQHandler+0x8b8>
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	4a64      	ldr	r2, [pc, #400]	@ (8008b1c <HAL_DMA_IRQHandler+0xa44>)
 800898c:	4293      	cmp	r3, r2
 800898e:	d108      	bne.n	80089a2 <HAL_DMA_IRQHandler+0x8ca>
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	681a      	ldr	r2, [r3, #0]
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	f022 0201 	bic.w	r2, r2, #1
 800899e:	601a      	str	r2, [r3, #0]
 80089a0:	e007      	b.n	80089b2 <HAL_DMA_IRQHandler+0x8da>
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	681a      	ldr	r2, [r3, #0]
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	f022 0201 	bic.w	r2, r2, #1
 80089b0:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	3301      	adds	r3, #1
 80089b6:	60fb      	str	r3, [r7, #12]
 80089b8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80089ba:	429a      	cmp	r2, r3
 80089bc:	d307      	bcc.n	80089ce <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	f003 0301 	and.w	r3, r3, #1
 80089c8:	2b00      	cmp	r3, #0
 80089ca:	d1f2      	bne.n	80089b2 <HAL_DMA_IRQHandler+0x8da>
 80089cc:	e000      	b.n	80089d0 <HAL_DMA_IRQHandler+0x8f8>
            break;
 80089ce:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	f003 0301 	and.w	r3, r3, #1
 80089da:	2b00      	cmp	r3, #0
 80089dc:	d004      	beq.n	80089e8 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	2203      	movs	r2, #3
 80089e2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 80089e6:	e003      	b.n	80089f0 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	2201      	movs	r2, #1
 80089ec:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	2200      	movs	r2, #0
 80089f4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	f000 8272 	beq.w	8008ee6 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008a06:	6878      	ldr	r0, [r7, #4]
 8008a08:	4798      	blx	r3
 8008a0a:	e26c      	b.n	8008ee6 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	4a43      	ldr	r2, [pc, #268]	@ (8008b20 <HAL_DMA_IRQHandler+0xa48>)
 8008a12:	4293      	cmp	r3, r2
 8008a14:	d022      	beq.n	8008a5c <HAL_DMA_IRQHandler+0x984>
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	4a42      	ldr	r2, [pc, #264]	@ (8008b24 <HAL_DMA_IRQHandler+0xa4c>)
 8008a1c:	4293      	cmp	r3, r2
 8008a1e:	d01d      	beq.n	8008a5c <HAL_DMA_IRQHandler+0x984>
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	4a40      	ldr	r2, [pc, #256]	@ (8008b28 <HAL_DMA_IRQHandler+0xa50>)
 8008a26:	4293      	cmp	r3, r2
 8008a28:	d018      	beq.n	8008a5c <HAL_DMA_IRQHandler+0x984>
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	4a3f      	ldr	r2, [pc, #252]	@ (8008b2c <HAL_DMA_IRQHandler+0xa54>)
 8008a30:	4293      	cmp	r3, r2
 8008a32:	d013      	beq.n	8008a5c <HAL_DMA_IRQHandler+0x984>
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	4a3d      	ldr	r2, [pc, #244]	@ (8008b30 <HAL_DMA_IRQHandler+0xa58>)
 8008a3a:	4293      	cmp	r3, r2
 8008a3c:	d00e      	beq.n	8008a5c <HAL_DMA_IRQHandler+0x984>
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	4a3c      	ldr	r2, [pc, #240]	@ (8008b34 <HAL_DMA_IRQHandler+0xa5c>)
 8008a44:	4293      	cmp	r3, r2
 8008a46:	d009      	beq.n	8008a5c <HAL_DMA_IRQHandler+0x984>
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	4a3a      	ldr	r2, [pc, #232]	@ (8008b38 <HAL_DMA_IRQHandler+0xa60>)
 8008a4e:	4293      	cmp	r3, r2
 8008a50:	d004      	beq.n	8008a5c <HAL_DMA_IRQHandler+0x984>
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	4a39      	ldr	r2, [pc, #228]	@ (8008b3c <HAL_DMA_IRQHandler+0xa64>)
 8008a58:	4293      	cmp	r3, r2
 8008a5a:	d101      	bne.n	8008a60 <HAL_DMA_IRQHandler+0x988>
 8008a5c:	2301      	movs	r3, #1
 8008a5e:	e000      	b.n	8008a62 <HAL_DMA_IRQHandler+0x98a>
 8008a60:	2300      	movs	r3, #0
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	f000 823f 	beq.w	8008ee6 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008a74:	f003 031f 	and.w	r3, r3, #31
 8008a78:	2204      	movs	r2, #4
 8008a7a:	409a      	lsls	r2, r3
 8008a7c:	697b      	ldr	r3, [r7, #20]
 8008a7e:	4013      	ands	r3, r2
 8008a80:	2b00      	cmp	r3, #0
 8008a82:	f000 80cd 	beq.w	8008c20 <HAL_DMA_IRQHandler+0xb48>
 8008a86:	693b      	ldr	r3, [r7, #16]
 8008a88:	f003 0304 	and.w	r3, r3, #4
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	f000 80c7 	beq.w	8008c20 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008a96:	f003 031f 	and.w	r3, r3, #31
 8008a9a:	2204      	movs	r2, #4
 8008a9c:	409a      	lsls	r2, r3
 8008a9e:	69fb      	ldr	r3, [r7, #28]
 8008aa0:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8008aa2:	693b      	ldr	r3, [r7, #16]
 8008aa4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	d049      	beq.n	8008b40 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8008aac:	693b      	ldr	r3, [r7, #16]
 8008aae:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d109      	bne.n	8008aca <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	f000 8210 	beq.w	8008ee0 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008ac4:	6878      	ldr	r0, [r7, #4]
 8008ac6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8008ac8:	e20a      	b.n	8008ee0 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	f000 8206 	beq.w	8008ee0 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ad8:	6878      	ldr	r0, [r7, #4]
 8008ada:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8008adc:	e200      	b.n	8008ee0 <HAL_DMA_IRQHandler+0xe08>
 8008ade:	bf00      	nop
 8008ae0:	40020010 	.word	0x40020010
 8008ae4:	40020028 	.word	0x40020028
 8008ae8:	40020040 	.word	0x40020040
 8008aec:	40020058 	.word	0x40020058
 8008af0:	40020070 	.word	0x40020070
 8008af4:	40020088 	.word	0x40020088
 8008af8:	400200a0 	.word	0x400200a0
 8008afc:	400200b8 	.word	0x400200b8
 8008b00:	40020410 	.word	0x40020410
 8008b04:	40020428 	.word	0x40020428
 8008b08:	40020440 	.word	0x40020440
 8008b0c:	40020458 	.word	0x40020458
 8008b10:	40020470 	.word	0x40020470
 8008b14:	40020488 	.word	0x40020488
 8008b18:	400204a0 	.word	0x400204a0
 8008b1c:	400204b8 	.word	0x400204b8
 8008b20:	58025408 	.word	0x58025408
 8008b24:	5802541c 	.word	0x5802541c
 8008b28:	58025430 	.word	0x58025430
 8008b2c:	58025444 	.word	0x58025444
 8008b30:	58025458 	.word	0x58025458
 8008b34:	5802546c 	.word	0x5802546c
 8008b38:	58025480 	.word	0x58025480
 8008b3c:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8008b40:	693b      	ldr	r3, [r7, #16]
 8008b42:	f003 0320 	and.w	r3, r3, #32
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d160      	bne.n	8008c0c <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	4a7f      	ldr	r2, [pc, #508]	@ (8008d4c <HAL_DMA_IRQHandler+0xc74>)
 8008b50:	4293      	cmp	r3, r2
 8008b52:	d04a      	beq.n	8008bea <HAL_DMA_IRQHandler+0xb12>
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	4a7d      	ldr	r2, [pc, #500]	@ (8008d50 <HAL_DMA_IRQHandler+0xc78>)
 8008b5a:	4293      	cmp	r3, r2
 8008b5c:	d045      	beq.n	8008bea <HAL_DMA_IRQHandler+0xb12>
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	4a7c      	ldr	r2, [pc, #496]	@ (8008d54 <HAL_DMA_IRQHandler+0xc7c>)
 8008b64:	4293      	cmp	r3, r2
 8008b66:	d040      	beq.n	8008bea <HAL_DMA_IRQHandler+0xb12>
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	4a7a      	ldr	r2, [pc, #488]	@ (8008d58 <HAL_DMA_IRQHandler+0xc80>)
 8008b6e:	4293      	cmp	r3, r2
 8008b70:	d03b      	beq.n	8008bea <HAL_DMA_IRQHandler+0xb12>
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	4a79      	ldr	r2, [pc, #484]	@ (8008d5c <HAL_DMA_IRQHandler+0xc84>)
 8008b78:	4293      	cmp	r3, r2
 8008b7a:	d036      	beq.n	8008bea <HAL_DMA_IRQHandler+0xb12>
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	4a77      	ldr	r2, [pc, #476]	@ (8008d60 <HAL_DMA_IRQHandler+0xc88>)
 8008b82:	4293      	cmp	r3, r2
 8008b84:	d031      	beq.n	8008bea <HAL_DMA_IRQHandler+0xb12>
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	4a76      	ldr	r2, [pc, #472]	@ (8008d64 <HAL_DMA_IRQHandler+0xc8c>)
 8008b8c:	4293      	cmp	r3, r2
 8008b8e:	d02c      	beq.n	8008bea <HAL_DMA_IRQHandler+0xb12>
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	4a74      	ldr	r2, [pc, #464]	@ (8008d68 <HAL_DMA_IRQHandler+0xc90>)
 8008b96:	4293      	cmp	r3, r2
 8008b98:	d027      	beq.n	8008bea <HAL_DMA_IRQHandler+0xb12>
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	4a73      	ldr	r2, [pc, #460]	@ (8008d6c <HAL_DMA_IRQHandler+0xc94>)
 8008ba0:	4293      	cmp	r3, r2
 8008ba2:	d022      	beq.n	8008bea <HAL_DMA_IRQHandler+0xb12>
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	4a71      	ldr	r2, [pc, #452]	@ (8008d70 <HAL_DMA_IRQHandler+0xc98>)
 8008baa:	4293      	cmp	r3, r2
 8008bac:	d01d      	beq.n	8008bea <HAL_DMA_IRQHandler+0xb12>
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	4a70      	ldr	r2, [pc, #448]	@ (8008d74 <HAL_DMA_IRQHandler+0xc9c>)
 8008bb4:	4293      	cmp	r3, r2
 8008bb6:	d018      	beq.n	8008bea <HAL_DMA_IRQHandler+0xb12>
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	4a6e      	ldr	r2, [pc, #440]	@ (8008d78 <HAL_DMA_IRQHandler+0xca0>)
 8008bbe:	4293      	cmp	r3, r2
 8008bc0:	d013      	beq.n	8008bea <HAL_DMA_IRQHandler+0xb12>
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	4a6d      	ldr	r2, [pc, #436]	@ (8008d7c <HAL_DMA_IRQHandler+0xca4>)
 8008bc8:	4293      	cmp	r3, r2
 8008bca:	d00e      	beq.n	8008bea <HAL_DMA_IRQHandler+0xb12>
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	4a6b      	ldr	r2, [pc, #428]	@ (8008d80 <HAL_DMA_IRQHandler+0xca8>)
 8008bd2:	4293      	cmp	r3, r2
 8008bd4:	d009      	beq.n	8008bea <HAL_DMA_IRQHandler+0xb12>
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	4a6a      	ldr	r2, [pc, #424]	@ (8008d84 <HAL_DMA_IRQHandler+0xcac>)
 8008bdc:	4293      	cmp	r3, r2
 8008bde:	d004      	beq.n	8008bea <HAL_DMA_IRQHandler+0xb12>
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	4a68      	ldr	r2, [pc, #416]	@ (8008d88 <HAL_DMA_IRQHandler+0xcb0>)
 8008be6:	4293      	cmp	r3, r2
 8008be8:	d108      	bne.n	8008bfc <HAL_DMA_IRQHandler+0xb24>
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	681a      	ldr	r2, [r3, #0]
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	f022 0208 	bic.w	r2, r2, #8
 8008bf8:	601a      	str	r2, [r3, #0]
 8008bfa:	e007      	b.n	8008c0c <HAL_DMA_IRQHandler+0xb34>
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	681a      	ldr	r2, [r3, #0]
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	f022 0204 	bic.w	r2, r2, #4
 8008c0a:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	f000 8165 	beq.w	8008ee0 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c1a:	6878      	ldr	r0, [r7, #4]
 8008c1c:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8008c1e:	e15f      	b.n	8008ee0 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008c24:	f003 031f 	and.w	r3, r3, #31
 8008c28:	2202      	movs	r2, #2
 8008c2a:	409a      	lsls	r2, r3
 8008c2c:	697b      	ldr	r3, [r7, #20]
 8008c2e:	4013      	ands	r3, r2
 8008c30:	2b00      	cmp	r3, #0
 8008c32:	f000 80c5 	beq.w	8008dc0 <HAL_DMA_IRQHandler+0xce8>
 8008c36:	693b      	ldr	r3, [r7, #16]
 8008c38:	f003 0302 	and.w	r3, r3, #2
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	f000 80bf 	beq.w	8008dc0 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008c46:	f003 031f 	and.w	r3, r3, #31
 8008c4a:	2202      	movs	r2, #2
 8008c4c:	409a      	lsls	r2, r3
 8008c4e:	69fb      	ldr	r3, [r7, #28]
 8008c50:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8008c52:	693b      	ldr	r3, [r7, #16]
 8008c54:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	d018      	beq.n	8008c8e <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8008c5c:	693b      	ldr	r3, [r7, #16]
 8008c5e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	d109      	bne.n	8008c7a <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	f000 813a 	beq.w	8008ee4 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008c74:	6878      	ldr	r0, [r7, #4]
 8008c76:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8008c78:	e134      	b.n	8008ee4 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	f000 8130 	beq.w	8008ee4 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008c88:	6878      	ldr	r0, [r7, #4]
 8008c8a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8008c8c:	e12a      	b.n	8008ee4 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8008c8e:	693b      	ldr	r3, [r7, #16]
 8008c90:	f003 0320 	and.w	r3, r3, #32
 8008c94:	2b00      	cmp	r3, #0
 8008c96:	f040 8089 	bne.w	8008dac <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	4a2b      	ldr	r2, [pc, #172]	@ (8008d4c <HAL_DMA_IRQHandler+0xc74>)
 8008ca0:	4293      	cmp	r3, r2
 8008ca2:	d04a      	beq.n	8008d3a <HAL_DMA_IRQHandler+0xc62>
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	4a29      	ldr	r2, [pc, #164]	@ (8008d50 <HAL_DMA_IRQHandler+0xc78>)
 8008caa:	4293      	cmp	r3, r2
 8008cac:	d045      	beq.n	8008d3a <HAL_DMA_IRQHandler+0xc62>
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	4a28      	ldr	r2, [pc, #160]	@ (8008d54 <HAL_DMA_IRQHandler+0xc7c>)
 8008cb4:	4293      	cmp	r3, r2
 8008cb6:	d040      	beq.n	8008d3a <HAL_DMA_IRQHandler+0xc62>
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	4a26      	ldr	r2, [pc, #152]	@ (8008d58 <HAL_DMA_IRQHandler+0xc80>)
 8008cbe:	4293      	cmp	r3, r2
 8008cc0:	d03b      	beq.n	8008d3a <HAL_DMA_IRQHandler+0xc62>
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	4a25      	ldr	r2, [pc, #148]	@ (8008d5c <HAL_DMA_IRQHandler+0xc84>)
 8008cc8:	4293      	cmp	r3, r2
 8008cca:	d036      	beq.n	8008d3a <HAL_DMA_IRQHandler+0xc62>
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	4a23      	ldr	r2, [pc, #140]	@ (8008d60 <HAL_DMA_IRQHandler+0xc88>)
 8008cd2:	4293      	cmp	r3, r2
 8008cd4:	d031      	beq.n	8008d3a <HAL_DMA_IRQHandler+0xc62>
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	4a22      	ldr	r2, [pc, #136]	@ (8008d64 <HAL_DMA_IRQHandler+0xc8c>)
 8008cdc:	4293      	cmp	r3, r2
 8008cde:	d02c      	beq.n	8008d3a <HAL_DMA_IRQHandler+0xc62>
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	4a20      	ldr	r2, [pc, #128]	@ (8008d68 <HAL_DMA_IRQHandler+0xc90>)
 8008ce6:	4293      	cmp	r3, r2
 8008ce8:	d027      	beq.n	8008d3a <HAL_DMA_IRQHandler+0xc62>
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	4a1f      	ldr	r2, [pc, #124]	@ (8008d6c <HAL_DMA_IRQHandler+0xc94>)
 8008cf0:	4293      	cmp	r3, r2
 8008cf2:	d022      	beq.n	8008d3a <HAL_DMA_IRQHandler+0xc62>
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	4a1d      	ldr	r2, [pc, #116]	@ (8008d70 <HAL_DMA_IRQHandler+0xc98>)
 8008cfa:	4293      	cmp	r3, r2
 8008cfc:	d01d      	beq.n	8008d3a <HAL_DMA_IRQHandler+0xc62>
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	4a1c      	ldr	r2, [pc, #112]	@ (8008d74 <HAL_DMA_IRQHandler+0xc9c>)
 8008d04:	4293      	cmp	r3, r2
 8008d06:	d018      	beq.n	8008d3a <HAL_DMA_IRQHandler+0xc62>
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	4a1a      	ldr	r2, [pc, #104]	@ (8008d78 <HAL_DMA_IRQHandler+0xca0>)
 8008d0e:	4293      	cmp	r3, r2
 8008d10:	d013      	beq.n	8008d3a <HAL_DMA_IRQHandler+0xc62>
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	4a19      	ldr	r2, [pc, #100]	@ (8008d7c <HAL_DMA_IRQHandler+0xca4>)
 8008d18:	4293      	cmp	r3, r2
 8008d1a:	d00e      	beq.n	8008d3a <HAL_DMA_IRQHandler+0xc62>
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	4a17      	ldr	r2, [pc, #92]	@ (8008d80 <HAL_DMA_IRQHandler+0xca8>)
 8008d22:	4293      	cmp	r3, r2
 8008d24:	d009      	beq.n	8008d3a <HAL_DMA_IRQHandler+0xc62>
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	4a16      	ldr	r2, [pc, #88]	@ (8008d84 <HAL_DMA_IRQHandler+0xcac>)
 8008d2c:	4293      	cmp	r3, r2
 8008d2e:	d004      	beq.n	8008d3a <HAL_DMA_IRQHandler+0xc62>
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	4a14      	ldr	r2, [pc, #80]	@ (8008d88 <HAL_DMA_IRQHandler+0xcb0>)
 8008d36:	4293      	cmp	r3, r2
 8008d38:	d128      	bne.n	8008d8c <HAL_DMA_IRQHandler+0xcb4>
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	681a      	ldr	r2, [r3, #0]
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	f022 0214 	bic.w	r2, r2, #20
 8008d48:	601a      	str	r2, [r3, #0]
 8008d4a:	e027      	b.n	8008d9c <HAL_DMA_IRQHandler+0xcc4>
 8008d4c:	40020010 	.word	0x40020010
 8008d50:	40020028 	.word	0x40020028
 8008d54:	40020040 	.word	0x40020040
 8008d58:	40020058 	.word	0x40020058
 8008d5c:	40020070 	.word	0x40020070
 8008d60:	40020088 	.word	0x40020088
 8008d64:	400200a0 	.word	0x400200a0
 8008d68:	400200b8 	.word	0x400200b8
 8008d6c:	40020410 	.word	0x40020410
 8008d70:	40020428 	.word	0x40020428
 8008d74:	40020440 	.word	0x40020440
 8008d78:	40020458 	.word	0x40020458
 8008d7c:	40020470 	.word	0x40020470
 8008d80:	40020488 	.word	0x40020488
 8008d84:	400204a0 	.word	0x400204a0
 8008d88:	400204b8 	.word	0x400204b8
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	681a      	ldr	r2, [r3, #0]
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	f022 020a 	bic.w	r2, r2, #10
 8008d9a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	2201      	movs	r2, #1
 8008da0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	2200      	movs	r2, #0
 8008da8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008db0:	2b00      	cmp	r3, #0
 8008db2:	f000 8097 	beq.w	8008ee4 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008dba:	6878      	ldr	r0, [r7, #4]
 8008dbc:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8008dbe:	e091      	b.n	8008ee4 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008dc4:	f003 031f 	and.w	r3, r3, #31
 8008dc8:	2208      	movs	r2, #8
 8008dca:	409a      	lsls	r2, r3
 8008dcc:	697b      	ldr	r3, [r7, #20]
 8008dce:	4013      	ands	r3, r2
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	f000 8088 	beq.w	8008ee6 <HAL_DMA_IRQHandler+0xe0e>
 8008dd6:	693b      	ldr	r3, [r7, #16]
 8008dd8:	f003 0308 	and.w	r3, r3, #8
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	f000 8082 	beq.w	8008ee6 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	4a41      	ldr	r2, [pc, #260]	@ (8008eec <HAL_DMA_IRQHandler+0xe14>)
 8008de8:	4293      	cmp	r3, r2
 8008dea:	d04a      	beq.n	8008e82 <HAL_DMA_IRQHandler+0xdaa>
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	4a3f      	ldr	r2, [pc, #252]	@ (8008ef0 <HAL_DMA_IRQHandler+0xe18>)
 8008df2:	4293      	cmp	r3, r2
 8008df4:	d045      	beq.n	8008e82 <HAL_DMA_IRQHandler+0xdaa>
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	4a3e      	ldr	r2, [pc, #248]	@ (8008ef4 <HAL_DMA_IRQHandler+0xe1c>)
 8008dfc:	4293      	cmp	r3, r2
 8008dfe:	d040      	beq.n	8008e82 <HAL_DMA_IRQHandler+0xdaa>
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	4a3c      	ldr	r2, [pc, #240]	@ (8008ef8 <HAL_DMA_IRQHandler+0xe20>)
 8008e06:	4293      	cmp	r3, r2
 8008e08:	d03b      	beq.n	8008e82 <HAL_DMA_IRQHandler+0xdaa>
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	681b      	ldr	r3, [r3, #0]
 8008e0e:	4a3b      	ldr	r2, [pc, #236]	@ (8008efc <HAL_DMA_IRQHandler+0xe24>)
 8008e10:	4293      	cmp	r3, r2
 8008e12:	d036      	beq.n	8008e82 <HAL_DMA_IRQHandler+0xdaa>
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	4a39      	ldr	r2, [pc, #228]	@ (8008f00 <HAL_DMA_IRQHandler+0xe28>)
 8008e1a:	4293      	cmp	r3, r2
 8008e1c:	d031      	beq.n	8008e82 <HAL_DMA_IRQHandler+0xdaa>
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	4a38      	ldr	r2, [pc, #224]	@ (8008f04 <HAL_DMA_IRQHandler+0xe2c>)
 8008e24:	4293      	cmp	r3, r2
 8008e26:	d02c      	beq.n	8008e82 <HAL_DMA_IRQHandler+0xdaa>
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	4a36      	ldr	r2, [pc, #216]	@ (8008f08 <HAL_DMA_IRQHandler+0xe30>)
 8008e2e:	4293      	cmp	r3, r2
 8008e30:	d027      	beq.n	8008e82 <HAL_DMA_IRQHandler+0xdaa>
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	4a35      	ldr	r2, [pc, #212]	@ (8008f0c <HAL_DMA_IRQHandler+0xe34>)
 8008e38:	4293      	cmp	r3, r2
 8008e3a:	d022      	beq.n	8008e82 <HAL_DMA_IRQHandler+0xdaa>
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	4a33      	ldr	r2, [pc, #204]	@ (8008f10 <HAL_DMA_IRQHandler+0xe38>)
 8008e42:	4293      	cmp	r3, r2
 8008e44:	d01d      	beq.n	8008e82 <HAL_DMA_IRQHandler+0xdaa>
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	4a32      	ldr	r2, [pc, #200]	@ (8008f14 <HAL_DMA_IRQHandler+0xe3c>)
 8008e4c:	4293      	cmp	r3, r2
 8008e4e:	d018      	beq.n	8008e82 <HAL_DMA_IRQHandler+0xdaa>
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	4a30      	ldr	r2, [pc, #192]	@ (8008f18 <HAL_DMA_IRQHandler+0xe40>)
 8008e56:	4293      	cmp	r3, r2
 8008e58:	d013      	beq.n	8008e82 <HAL_DMA_IRQHandler+0xdaa>
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	4a2f      	ldr	r2, [pc, #188]	@ (8008f1c <HAL_DMA_IRQHandler+0xe44>)
 8008e60:	4293      	cmp	r3, r2
 8008e62:	d00e      	beq.n	8008e82 <HAL_DMA_IRQHandler+0xdaa>
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	4a2d      	ldr	r2, [pc, #180]	@ (8008f20 <HAL_DMA_IRQHandler+0xe48>)
 8008e6a:	4293      	cmp	r3, r2
 8008e6c:	d009      	beq.n	8008e82 <HAL_DMA_IRQHandler+0xdaa>
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	4a2c      	ldr	r2, [pc, #176]	@ (8008f24 <HAL_DMA_IRQHandler+0xe4c>)
 8008e74:	4293      	cmp	r3, r2
 8008e76:	d004      	beq.n	8008e82 <HAL_DMA_IRQHandler+0xdaa>
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	4a2a      	ldr	r2, [pc, #168]	@ (8008f28 <HAL_DMA_IRQHandler+0xe50>)
 8008e7e:	4293      	cmp	r3, r2
 8008e80:	d108      	bne.n	8008e94 <HAL_DMA_IRQHandler+0xdbc>
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	681a      	ldr	r2, [r3, #0]
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	f022 021c 	bic.w	r2, r2, #28
 8008e90:	601a      	str	r2, [r3, #0]
 8008e92:	e007      	b.n	8008ea4 <HAL_DMA_IRQHandler+0xdcc>
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	681b      	ldr	r3, [r3, #0]
 8008e98:	681a      	ldr	r2, [r3, #0]
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	f022 020e 	bic.w	r2, r2, #14
 8008ea2:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008ea8:	f003 031f 	and.w	r3, r3, #31
 8008eac:	2201      	movs	r2, #1
 8008eae:	409a      	lsls	r2, r3
 8008eb0:	69fb      	ldr	r3, [r7, #28]
 8008eb2:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	2201      	movs	r2, #1
 8008eb8:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	2201      	movs	r2, #1
 8008ebe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	2200      	movs	r2, #0
 8008ec6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	d009      	beq.n	8008ee6 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008ed6:	6878      	ldr	r0, [r7, #4]
 8008ed8:	4798      	blx	r3
 8008eda:	e004      	b.n	8008ee6 <HAL_DMA_IRQHandler+0xe0e>
          return;
 8008edc:	bf00      	nop
 8008ede:	e002      	b.n	8008ee6 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8008ee0:	bf00      	nop
 8008ee2:	e000      	b.n	8008ee6 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8008ee4:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8008ee6:	3728      	adds	r7, #40	@ 0x28
 8008ee8:	46bd      	mov	sp, r7
 8008eea:	bd80      	pop	{r7, pc}
 8008eec:	40020010 	.word	0x40020010
 8008ef0:	40020028 	.word	0x40020028
 8008ef4:	40020040 	.word	0x40020040
 8008ef8:	40020058 	.word	0x40020058
 8008efc:	40020070 	.word	0x40020070
 8008f00:	40020088 	.word	0x40020088
 8008f04:	400200a0 	.word	0x400200a0
 8008f08:	400200b8 	.word	0x400200b8
 8008f0c:	40020410 	.word	0x40020410
 8008f10:	40020428 	.word	0x40020428
 8008f14:	40020440 	.word	0x40020440
 8008f18:	40020458 	.word	0x40020458
 8008f1c:	40020470 	.word	0x40020470
 8008f20:	40020488 	.word	0x40020488
 8008f24:	400204a0 	.word	0x400204a0
 8008f28:	400204b8 	.word	0x400204b8

08008f2c <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(const DMA_HandleTypeDef *hdma)
{
 8008f2c:	b480      	push	{r7}
 8008f2e:	b083      	sub	sp, #12
 8008f30:	af00      	add	r7, sp, #0
 8008f32:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8008f3a:	b2db      	uxtb	r3, r3
}
 8008f3c:	4618      	mov	r0, r3
 8008f3e:	370c      	adds	r7, #12
 8008f40:	46bd      	mov	sp, r7
 8008f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f46:	4770      	bx	lr

08008f48 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(const DMA_HandleTypeDef *hdma)
{
 8008f48:	b480      	push	{r7}
 8008f4a:	b083      	sub	sp, #12
 8008f4c:	af00      	add	r7, sp, #0
 8008f4e:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8008f54:	4618      	mov	r0, r3
 8008f56:	370c      	adds	r7, #12
 8008f58:	46bd      	mov	sp, r7
 8008f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f5e:	4770      	bx	lr

08008f60 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008f60:	b480      	push	{r7}
 8008f62:	b087      	sub	sp, #28
 8008f64:	af00      	add	r7, sp, #0
 8008f66:	60f8      	str	r0, [r7, #12]
 8008f68:	60b9      	str	r1, [r7, #8]
 8008f6a:	607a      	str	r2, [r7, #4]
 8008f6c:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008f72:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008f78:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	4a7f      	ldr	r2, [pc, #508]	@ (800917c <DMA_SetConfig+0x21c>)
 8008f80:	4293      	cmp	r3, r2
 8008f82:	d072      	beq.n	800906a <DMA_SetConfig+0x10a>
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	4a7d      	ldr	r2, [pc, #500]	@ (8009180 <DMA_SetConfig+0x220>)
 8008f8a:	4293      	cmp	r3, r2
 8008f8c:	d06d      	beq.n	800906a <DMA_SetConfig+0x10a>
 8008f8e:	68fb      	ldr	r3, [r7, #12]
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	4a7c      	ldr	r2, [pc, #496]	@ (8009184 <DMA_SetConfig+0x224>)
 8008f94:	4293      	cmp	r3, r2
 8008f96:	d068      	beq.n	800906a <DMA_SetConfig+0x10a>
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	4a7a      	ldr	r2, [pc, #488]	@ (8009188 <DMA_SetConfig+0x228>)
 8008f9e:	4293      	cmp	r3, r2
 8008fa0:	d063      	beq.n	800906a <DMA_SetConfig+0x10a>
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	4a79      	ldr	r2, [pc, #484]	@ (800918c <DMA_SetConfig+0x22c>)
 8008fa8:	4293      	cmp	r3, r2
 8008faa:	d05e      	beq.n	800906a <DMA_SetConfig+0x10a>
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	4a77      	ldr	r2, [pc, #476]	@ (8009190 <DMA_SetConfig+0x230>)
 8008fb2:	4293      	cmp	r3, r2
 8008fb4:	d059      	beq.n	800906a <DMA_SetConfig+0x10a>
 8008fb6:	68fb      	ldr	r3, [r7, #12]
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	4a76      	ldr	r2, [pc, #472]	@ (8009194 <DMA_SetConfig+0x234>)
 8008fbc:	4293      	cmp	r3, r2
 8008fbe:	d054      	beq.n	800906a <DMA_SetConfig+0x10a>
 8008fc0:	68fb      	ldr	r3, [r7, #12]
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	4a74      	ldr	r2, [pc, #464]	@ (8009198 <DMA_SetConfig+0x238>)
 8008fc6:	4293      	cmp	r3, r2
 8008fc8:	d04f      	beq.n	800906a <DMA_SetConfig+0x10a>
 8008fca:	68fb      	ldr	r3, [r7, #12]
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	4a73      	ldr	r2, [pc, #460]	@ (800919c <DMA_SetConfig+0x23c>)
 8008fd0:	4293      	cmp	r3, r2
 8008fd2:	d04a      	beq.n	800906a <DMA_SetConfig+0x10a>
 8008fd4:	68fb      	ldr	r3, [r7, #12]
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	4a71      	ldr	r2, [pc, #452]	@ (80091a0 <DMA_SetConfig+0x240>)
 8008fda:	4293      	cmp	r3, r2
 8008fdc:	d045      	beq.n	800906a <DMA_SetConfig+0x10a>
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	4a70      	ldr	r2, [pc, #448]	@ (80091a4 <DMA_SetConfig+0x244>)
 8008fe4:	4293      	cmp	r3, r2
 8008fe6:	d040      	beq.n	800906a <DMA_SetConfig+0x10a>
 8008fe8:	68fb      	ldr	r3, [r7, #12]
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	4a6e      	ldr	r2, [pc, #440]	@ (80091a8 <DMA_SetConfig+0x248>)
 8008fee:	4293      	cmp	r3, r2
 8008ff0:	d03b      	beq.n	800906a <DMA_SetConfig+0x10a>
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	4a6d      	ldr	r2, [pc, #436]	@ (80091ac <DMA_SetConfig+0x24c>)
 8008ff8:	4293      	cmp	r3, r2
 8008ffa:	d036      	beq.n	800906a <DMA_SetConfig+0x10a>
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	4a6b      	ldr	r2, [pc, #428]	@ (80091b0 <DMA_SetConfig+0x250>)
 8009002:	4293      	cmp	r3, r2
 8009004:	d031      	beq.n	800906a <DMA_SetConfig+0x10a>
 8009006:	68fb      	ldr	r3, [r7, #12]
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	4a6a      	ldr	r2, [pc, #424]	@ (80091b4 <DMA_SetConfig+0x254>)
 800900c:	4293      	cmp	r3, r2
 800900e:	d02c      	beq.n	800906a <DMA_SetConfig+0x10a>
 8009010:	68fb      	ldr	r3, [r7, #12]
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	4a68      	ldr	r2, [pc, #416]	@ (80091b8 <DMA_SetConfig+0x258>)
 8009016:	4293      	cmp	r3, r2
 8009018:	d027      	beq.n	800906a <DMA_SetConfig+0x10a>
 800901a:	68fb      	ldr	r3, [r7, #12]
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	4a67      	ldr	r2, [pc, #412]	@ (80091bc <DMA_SetConfig+0x25c>)
 8009020:	4293      	cmp	r3, r2
 8009022:	d022      	beq.n	800906a <DMA_SetConfig+0x10a>
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	4a65      	ldr	r2, [pc, #404]	@ (80091c0 <DMA_SetConfig+0x260>)
 800902a:	4293      	cmp	r3, r2
 800902c:	d01d      	beq.n	800906a <DMA_SetConfig+0x10a>
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	4a64      	ldr	r2, [pc, #400]	@ (80091c4 <DMA_SetConfig+0x264>)
 8009034:	4293      	cmp	r3, r2
 8009036:	d018      	beq.n	800906a <DMA_SetConfig+0x10a>
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	4a62      	ldr	r2, [pc, #392]	@ (80091c8 <DMA_SetConfig+0x268>)
 800903e:	4293      	cmp	r3, r2
 8009040:	d013      	beq.n	800906a <DMA_SetConfig+0x10a>
 8009042:	68fb      	ldr	r3, [r7, #12]
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	4a61      	ldr	r2, [pc, #388]	@ (80091cc <DMA_SetConfig+0x26c>)
 8009048:	4293      	cmp	r3, r2
 800904a:	d00e      	beq.n	800906a <DMA_SetConfig+0x10a>
 800904c:	68fb      	ldr	r3, [r7, #12]
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	4a5f      	ldr	r2, [pc, #380]	@ (80091d0 <DMA_SetConfig+0x270>)
 8009052:	4293      	cmp	r3, r2
 8009054:	d009      	beq.n	800906a <DMA_SetConfig+0x10a>
 8009056:	68fb      	ldr	r3, [r7, #12]
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	4a5e      	ldr	r2, [pc, #376]	@ (80091d4 <DMA_SetConfig+0x274>)
 800905c:	4293      	cmp	r3, r2
 800905e:	d004      	beq.n	800906a <DMA_SetConfig+0x10a>
 8009060:	68fb      	ldr	r3, [r7, #12]
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	4a5c      	ldr	r2, [pc, #368]	@ (80091d8 <DMA_SetConfig+0x278>)
 8009066:	4293      	cmp	r3, r2
 8009068:	d101      	bne.n	800906e <DMA_SetConfig+0x10e>
 800906a:	2301      	movs	r3, #1
 800906c:	e000      	b.n	8009070 <DMA_SetConfig+0x110>
 800906e:	2300      	movs	r3, #0
 8009070:	2b00      	cmp	r3, #0
 8009072:	d00d      	beq.n	8009090 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009078:	68fa      	ldr	r2, [r7, #12]
 800907a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800907c:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009082:	2b00      	cmp	r3, #0
 8009084:	d004      	beq.n	8009090 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8009086:	68fb      	ldr	r3, [r7, #12]
 8009088:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800908a:	68fa      	ldr	r2, [r7, #12]
 800908c:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800908e:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	4a39      	ldr	r2, [pc, #228]	@ (800917c <DMA_SetConfig+0x21c>)
 8009096:	4293      	cmp	r3, r2
 8009098:	d04a      	beq.n	8009130 <DMA_SetConfig+0x1d0>
 800909a:	68fb      	ldr	r3, [r7, #12]
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	4a38      	ldr	r2, [pc, #224]	@ (8009180 <DMA_SetConfig+0x220>)
 80090a0:	4293      	cmp	r3, r2
 80090a2:	d045      	beq.n	8009130 <DMA_SetConfig+0x1d0>
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	4a36      	ldr	r2, [pc, #216]	@ (8009184 <DMA_SetConfig+0x224>)
 80090aa:	4293      	cmp	r3, r2
 80090ac:	d040      	beq.n	8009130 <DMA_SetConfig+0x1d0>
 80090ae:	68fb      	ldr	r3, [r7, #12]
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	4a35      	ldr	r2, [pc, #212]	@ (8009188 <DMA_SetConfig+0x228>)
 80090b4:	4293      	cmp	r3, r2
 80090b6:	d03b      	beq.n	8009130 <DMA_SetConfig+0x1d0>
 80090b8:	68fb      	ldr	r3, [r7, #12]
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	4a33      	ldr	r2, [pc, #204]	@ (800918c <DMA_SetConfig+0x22c>)
 80090be:	4293      	cmp	r3, r2
 80090c0:	d036      	beq.n	8009130 <DMA_SetConfig+0x1d0>
 80090c2:	68fb      	ldr	r3, [r7, #12]
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	4a32      	ldr	r2, [pc, #200]	@ (8009190 <DMA_SetConfig+0x230>)
 80090c8:	4293      	cmp	r3, r2
 80090ca:	d031      	beq.n	8009130 <DMA_SetConfig+0x1d0>
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	4a30      	ldr	r2, [pc, #192]	@ (8009194 <DMA_SetConfig+0x234>)
 80090d2:	4293      	cmp	r3, r2
 80090d4:	d02c      	beq.n	8009130 <DMA_SetConfig+0x1d0>
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	4a2f      	ldr	r2, [pc, #188]	@ (8009198 <DMA_SetConfig+0x238>)
 80090dc:	4293      	cmp	r3, r2
 80090de:	d027      	beq.n	8009130 <DMA_SetConfig+0x1d0>
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	4a2d      	ldr	r2, [pc, #180]	@ (800919c <DMA_SetConfig+0x23c>)
 80090e6:	4293      	cmp	r3, r2
 80090e8:	d022      	beq.n	8009130 <DMA_SetConfig+0x1d0>
 80090ea:	68fb      	ldr	r3, [r7, #12]
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	4a2c      	ldr	r2, [pc, #176]	@ (80091a0 <DMA_SetConfig+0x240>)
 80090f0:	4293      	cmp	r3, r2
 80090f2:	d01d      	beq.n	8009130 <DMA_SetConfig+0x1d0>
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	4a2a      	ldr	r2, [pc, #168]	@ (80091a4 <DMA_SetConfig+0x244>)
 80090fa:	4293      	cmp	r3, r2
 80090fc:	d018      	beq.n	8009130 <DMA_SetConfig+0x1d0>
 80090fe:	68fb      	ldr	r3, [r7, #12]
 8009100:	681b      	ldr	r3, [r3, #0]
 8009102:	4a29      	ldr	r2, [pc, #164]	@ (80091a8 <DMA_SetConfig+0x248>)
 8009104:	4293      	cmp	r3, r2
 8009106:	d013      	beq.n	8009130 <DMA_SetConfig+0x1d0>
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	4a27      	ldr	r2, [pc, #156]	@ (80091ac <DMA_SetConfig+0x24c>)
 800910e:	4293      	cmp	r3, r2
 8009110:	d00e      	beq.n	8009130 <DMA_SetConfig+0x1d0>
 8009112:	68fb      	ldr	r3, [r7, #12]
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	4a26      	ldr	r2, [pc, #152]	@ (80091b0 <DMA_SetConfig+0x250>)
 8009118:	4293      	cmp	r3, r2
 800911a:	d009      	beq.n	8009130 <DMA_SetConfig+0x1d0>
 800911c:	68fb      	ldr	r3, [r7, #12]
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	4a24      	ldr	r2, [pc, #144]	@ (80091b4 <DMA_SetConfig+0x254>)
 8009122:	4293      	cmp	r3, r2
 8009124:	d004      	beq.n	8009130 <DMA_SetConfig+0x1d0>
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	4a23      	ldr	r2, [pc, #140]	@ (80091b8 <DMA_SetConfig+0x258>)
 800912c:	4293      	cmp	r3, r2
 800912e:	d101      	bne.n	8009134 <DMA_SetConfig+0x1d4>
 8009130:	2301      	movs	r3, #1
 8009132:	e000      	b.n	8009136 <DMA_SetConfig+0x1d6>
 8009134:	2300      	movs	r3, #0
 8009136:	2b00      	cmp	r3, #0
 8009138:	d059      	beq.n	80091ee <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800913a:	68fb      	ldr	r3, [r7, #12]
 800913c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800913e:	f003 031f 	and.w	r3, r3, #31
 8009142:	223f      	movs	r2, #63	@ 0x3f
 8009144:	409a      	lsls	r2, r3
 8009146:	697b      	ldr	r3, [r7, #20]
 8009148:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	681a      	ldr	r2, [r3, #0]
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	681b      	ldr	r3, [r3, #0]
 8009154:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8009158:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	683a      	ldr	r2, [r7, #0]
 8009160:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8009162:	68fb      	ldr	r3, [r7, #12]
 8009164:	689b      	ldr	r3, [r3, #8]
 8009166:	2b40      	cmp	r3, #64	@ 0x40
 8009168:	d138      	bne.n	80091dc <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 800916a:	68fb      	ldr	r3, [r7, #12]
 800916c:	681b      	ldr	r3, [r3, #0]
 800916e:	687a      	ldr	r2, [r7, #4]
 8009170:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8009172:	68fb      	ldr	r3, [r7, #12]
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	68ba      	ldr	r2, [r7, #8]
 8009178:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 800917a:	e086      	b.n	800928a <DMA_SetConfig+0x32a>
 800917c:	40020010 	.word	0x40020010
 8009180:	40020028 	.word	0x40020028
 8009184:	40020040 	.word	0x40020040
 8009188:	40020058 	.word	0x40020058
 800918c:	40020070 	.word	0x40020070
 8009190:	40020088 	.word	0x40020088
 8009194:	400200a0 	.word	0x400200a0
 8009198:	400200b8 	.word	0x400200b8
 800919c:	40020410 	.word	0x40020410
 80091a0:	40020428 	.word	0x40020428
 80091a4:	40020440 	.word	0x40020440
 80091a8:	40020458 	.word	0x40020458
 80091ac:	40020470 	.word	0x40020470
 80091b0:	40020488 	.word	0x40020488
 80091b4:	400204a0 	.word	0x400204a0
 80091b8:	400204b8 	.word	0x400204b8
 80091bc:	58025408 	.word	0x58025408
 80091c0:	5802541c 	.word	0x5802541c
 80091c4:	58025430 	.word	0x58025430
 80091c8:	58025444 	.word	0x58025444
 80091cc:	58025458 	.word	0x58025458
 80091d0:	5802546c 	.word	0x5802546c
 80091d4:	58025480 	.word	0x58025480
 80091d8:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 80091dc:	68fb      	ldr	r3, [r7, #12]
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	68ba      	ldr	r2, [r7, #8]
 80091e2:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 80091e4:	68fb      	ldr	r3, [r7, #12]
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	687a      	ldr	r2, [r7, #4]
 80091ea:	60da      	str	r2, [r3, #12]
}
 80091ec:	e04d      	b.n	800928a <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80091ee:	68fb      	ldr	r3, [r7, #12]
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	4a29      	ldr	r2, [pc, #164]	@ (8009298 <DMA_SetConfig+0x338>)
 80091f4:	4293      	cmp	r3, r2
 80091f6:	d022      	beq.n	800923e <DMA_SetConfig+0x2de>
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	681b      	ldr	r3, [r3, #0]
 80091fc:	4a27      	ldr	r2, [pc, #156]	@ (800929c <DMA_SetConfig+0x33c>)
 80091fe:	4293      	cmp	r3, r2
 8009200:	d01d      	beq.n	800923e <DMA_SetConfig+0x2de>
 8009202:	68fb      	ldr	r3, [r7, #12]
 8009204:	681b      	ldr	r3, [r3, #0]
 8009206:	4a26      	ldr	r2, [pc, #152]	@ (80092a0 <DMA_SetConfig+0x340>)
 8009208:	4293      	cmp	r3, r2
 800920a:	d018      	beq.n	800923e <DMA_SetConfig+0x2de>
 800920c:	68fb      	ldr	r3, [r7, #12]
 800920e:	681b      	ldr	r3, [r3, #0]
 8009210:	4a24      	ldr	r2, [pc, #144]	@ (80092a4 <DMA_SetConfig+0x344>)
 8009212:	4293      	cmp	r3, r2
 8009214:	d013      	beq.n	800923e <DMA_SetConfig+0x2de>
 8009216:	68fb      	ldr	r3, [r7, #12]
 8009218:	681b      	ldr	r3, [r3, #0]
 800921a:	4a23      	ldr	r2, [pc, #140]	@ (80092a8 <DMA_SetConfig+0x348>)
 800921c:	4293      	cmp	r3, r2
 800921e:	d00e      	beq.n	800923e <DMA_SetConfig+0x2de>
 8009220:	68fb      	ldr	r3, [r7, #12]
 8009222:	681b      	ldr	r3, [r3, #0]
 8009224:	4a21      	ldr	r2, [pc, #132]	@ (80092ac <DMA_SetConfig+0x34c>)
 8009226:	4293      	cmp	r3, r2
 8009228:	d009      	beq.n	800923e <DMA_SetConfig+0x2de>
 800922a:	68fb      	ldr	r3, [r7, #12]
 800922c:	681b      	ldr	r3, [r3, #0]
 800922e:	4a20      	ldr	r2, [pc, #128]	@ (80092b0 <DMA_SetConfig+0x350>)
 8009230:	4293      	cmp	r3, r2
 8009232:	d004      	beq.n	800923e <DMA_SetConfig+0x2de>
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	4a1e      	ldr	r2, [pc, #120]	@ (80092b4 <DMA_SetConfig+0x354>)
 800923a:	4293      	cmp	r3, r2
 800923c:	d101      	bne.n	8009242 <DMA_SetConfig+0x2e2>
 800923e:	2301      	movs	r3, #1
 8009240:	e000      	b.n	8009244 <DMA_SetConfig+0x2e4>
 8009242:	2300      	movs	r3, #0
 8009244:	2b00      	cmp	r3, #0
 8009246:	d020      	beq.n	800928a <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8009248:	68fb      	ldr	r3, [r7, #12]
 800924a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800924c:	f003 031f 	and.w	r3, r3, #31
 8009250:	2201      	movs	r2, #1
 8009252:	409a      	lsls	r2, r3
 8009254:	693b      	ldr	r3, [r7, #16]
 8009256:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	683a      	ldr	r2, [r7, #0]
 800925e:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8009260:	68fb      	ldr	r3, [r7, #12]
 8009262:	689b      	ldr	r3, [r3, #8]
 8009264:	2b40      	cmp	r3, #64	@ 0x40
 8009266:	d108      	bne.n	800927a <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8009268:	68fb      	ldr	r3, [r7, #12]
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	687a      	ldr	r2, [r7, #4]
 800926e:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8009270:	68fb      	ldr	r3, [r7, #12]
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	68ba      	ldr	r2, [r7, #8]
 8009276:	60da      	str	r2, [r3, #12]
}
 8009278:	e007      	b.n	800928a <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 800927a:	68fb      	ldr	r3, [r7, #12]
 800927c:	681b      	ldr	r3, [r3, #0]
 800927e:	68ba      	ldr	r2, [r7, #8]
 8009280:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8009282:	68fb      	ldr	r3, [r7, #12]
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	687a      	ldr	r2, [r7, #4]
 8009288:	60da      	str	r2, [r3, #12]
}
 800928a:	bf00      	nop
 800928c:	371c      	adds	r7, #28
 800928e:	46bd      	mov	sp, r7
 8009290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009294:	4770      	bx	lr
 8009296:	bf00      	nop
 8009298:	58025408 	.word	0x58025408
 800929c:	5802541c 	.word	0x5802541c
 80092a0:	58025430 	.word	0x58025430
 80092a4:	58025444 	.word	0x58025444
 80092a8:	58025458 	.word	0x58025458
 80092ac:	5802546c 	.word	0x5802546c
 80092b0:	58025480 	.word	0x58025480
 80092b4:	58025494 	.word	0x58025494

080092b8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80092b8:	b480      	push	{r7}
 80092ba:	b085      	sub	sp, #20
 80092bc:	af00      	add	r7, sp, #0
 80092be:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	4a42      	ldr	r2, [pc, #264]	@ (80093d0 <DMA_CalcBaseAndBitshift+0x118>)
 80092c6:	4293      	cmp	r3, r2
 80092c8:	d04a      	beq.n	8009360 <DMA_CalcBaseAndBitshift+0xa8>
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	681b      	ldr	r3, [r3, #0]
 80092ce:	4a41      	ldr	r2, [pc, #260]	@ (80093d4 <DMA_CalcBaseAndBitshift+0x11c>)
 80092d0:	4293      	cmp	r3, r2
 80092d2:	d045      	beq.n	8009360 <DMA_CalcBaseAndBitshift+0xa8>
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	681b      	ldr	r3, [r3, #0]
 80092d8:	4a3f      	ldr	r2, [pc, #252]	@ (80093d8 <DMA_CalcBaseAndBitshift+0x120>)
 80092da:	4293      	cmp	r3, r2
 80092dc:	d040      	beq.n	8009360 <DMA_CalcBaseAndBitshift+0xa8>
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	4a3e      	ldr	r2, [pc, #248]	@ (80093dc <DMA_CalcBaseAndBitshift+0x124>)
 80092e4:	4293      	cmp	r3, r2
 80092e6:	d03b      	beq.n	8009360 <DMA_CalcBaseAndBitshift+0xa8>
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	4a3c      	ldr	r2, [pc, #240]	@ (80093e0 <DMA_CalcBaseAndBitshift+0x128>)
 80092ee:	4293      	cmp	r3, r2
 80092f0:	d036      	beq.n	8009360 <DMA_CalcBaseAndBitshift+0xa8>
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	681b      	ldr	r3, [r3, #0]
 80092f6:	4a3b      	ldr	r2, [pc, #236]	@ (80093e4 <DMA_CalcBaseAndBitshift+0x12c>)
 80092f8:	4293      	cmp	r3, r2
 80092fa:	d031      	beq.n	8009360 <DMA_CalcBaseAndBitshift+0xa8>
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	4a39      	ldr	r2, [pc, #228]	@ (80093e8 <DMA_CalcBaseAndBitshift+0x130>)
 8009302:	4293      	cmp	r3, r2
 8009304:	d02c      	beq.n	8009360 <DMA_CalcBaseAndBitshift+0xa8>
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	4a38      	ldr	r2, [pc, #224]	@ (80093ec <DMA_CalcBaseAndBitshift+0x134>)
 800930c:	4293      	cmp	r3, r2
 800930e:	d027      	beq.n	8009360 <DMA_CalcBaseAndBitshift+0xa8>
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	681b      	ldr	r3, [r3, #0]
 8009314:	4a36      	ldr	r2, [pc, #216]	@ (80093f0 <DMA_CalcBaseAndBitshift+0x138>)
 8009316:	4293      	cmp	r3, r2
 8009318:	d022      	beq.n	8009360 <DMA_CalcBaseAndBitshift+0xa8>
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	681b      	ldr	r3, [r3, #0]
 800931e:	4a35      	ldr	r2, [pc, #212]	@ (80093f4 <DMA_CalcBaseAndBitshift+0x13c>)
 8009320:	4293      	cmp	r3, r2
 8009322:	d01d      	beq.n	8009360 <DMA_CalcBaseAndBitshift+0xa8>
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	681b      	ldr	r3, [r3, #0]
 8009328:	4a33      	ldr	r2, [pc, #204]	@ (80093f8 <DMA_CalcBaseAndBitshift+0x140>)
 800932a:	4293      	cmp	r3, r2
 800932c:	d018      	beq.n	8009360 <DMA_CalcBaseAndBitshift+0xa8>
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	4a32      	ldr	r2, [pc, #200]	@ (80093fc <DMA_CalcBaseAndBitshift+0x144>)
 8009334:	4293      	cmp	r3, r2
 8009336:	d013      	beq.n	8009360 <DMA_CalcBaseAndBitshift+0xa8>
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	4a30      	ldr	r2, [pc, #192]	@ (8009400 <DMA_CalcBaseAndBitshift+0x148>)
 800933e:	4293      	cmp	r3, r2
 8009340:	d00e      	beq.n	8009360 <DMA_CalcBaseAndBitshift+0xa8>
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	4a2f      	ldr	r2, [pc, #188]	@ (8009404 <DMA_CalcBaseAndBitshift+0x14c>)
 8009348:	4293      	cmp	r3, r2
 800934a:	d009      	beq.n	8009360 <DMA_CalcBaseAndBitshift+0xa8>
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	4a2d      	ldr	r2, [pc, #180]	@ (8009408 <DMA_CalcBaseAndBitshift+0x150>)
 8009352:	4293      	cmp	r3, r2
 8009354:	d004      	beq.n	8009360 <DMA_CalcBaseAndBitshift+0xa8>
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	4a2c      	ldr	r2, [pc, #176]	@ (800940c <DMA_CalcBaseAndBitshift+0x154>)
 800935c:	4293      	cmp	r3, r2
 800935e:	d101      	bne.n	8009364 <DMA_CalcBaseAndBitshift+0xac>
 8009360:	2301      	movs	r3, #1
 8009362:	e000      	b.n	8009366 <DMA_CalcBaseAndBitshift+0xae>
 8009364:	2300      	movs	r3, #0
 8009366:	2b00      	cmp	r3, #0
 8009368:	d024      	beq.n	80093b4 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	b2db      	uxtb	r3, r3
 8009370:	3b10      	subs	r3, #16
 8009372:	4a27      	ldr	r2, [pc, #156]	@ (8009410 <DMA_CalcBaseAndBitshift+0x158>)
 8009374:	fba2 2303 	umull	r2, r3, r2, r3
 8009378:	091b      	lsrs	r3, r3, #4
 800937a:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 800937c:	68fb      	ldr	r3, [r7, #12]
 800937e:	f003 0307 	and.w	r3, r3, #7
 8009382:	4a24      	ldr	r2, [pc, #144]	@ (8009414 <DMA_CalcBaseAndBitshift+0x15c>)
 8009384:	5cd3      	ldrb	r3, [r2, r3]
 8009386:	461a      	mov	r2, r3
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 800938c:	68fb      	ldr	r3, [r7, #12]
 800938e:	2b03      	cmp	r3, #3
 8009390:	d908      	bls.n	80093a4 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	681b      	ldr	r3, [r3, #0]
 8009396:	461a      	mov	r2, r3
 8009398:	4b1f      	ldr	r3, [pc, #124]	@ (8009418 <DMA_CalcBaseAndBitshift+0x160>)
 800939a:	4013      	ands	r3, r2
 800939c:	1d1a      	adds	r2, r3, #4
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	659a      	str	r2, [r3, #88]	@ 0x58
 80093a2:	e00d      	b.n	80093c0 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	461a      	mov	r2, r3
 80093aa:	4b1b      	ldr	r3, [pc, #108]	@ (8009418 <DMA_CalcBaseAndBitshift+0x160>)
 80093ac:	4013      	ands	r3, r2
 80093ae:	687a      	ldr	r2, [r7, #4]
 80093b0:	6593      	str	r3, [r2, #88]	@ 0x58
 80093b2:	e005      	b.n	80093c0 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80093c4:	4618      	mov	r0, r3
 80093c6:	3714      	adds	r7, #20
 80093c8:	46bd      	mov	sp, r7
 80093ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ce:	4770      	bx	lr
 80093d0:	40020010 	.word	0x40020010
 80093d4:	40020028 	.word	0x40020028
 80093d8:	40020040 	.word	0x40020040
 80093dc:	40020058 	.word	0x40020058
 80093e0:	40020070 	.word	0x40020070
 80093e4:	40020088 	.word	0x40020088
 80093e8:	400200a0 	.word	0x400200a0
 80093ec:	400200b8 	.word	0x400200b8
 80093f0:	40020410 	.word	0x40020410
 80093f4:	40020428 	.word	0x40020428
 80093f8:	40020440 	.word	0x40020440
 80093fc:	40020458 	.word	0x40020458
 8009400:	40020470 	.word	0x40020470
 8009404:	40020488 	.word	0x40020488
 8009408:	400204a0 	.word	0x400204a0
 800940c:	400204b8 	.word	0x400204b8
 8009410:	aaaaaaab 	.word	0xaaaaaaab
 8009414:	08019878 	.word	0x08019878
 8009418:	fffffc00 	.word	0xfffffc00

0800941c <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 800941c:	b480      	push	{r7}
 800941e:	b085      	sub	sp, #20
 8009420:	af00      	add	r7, sp, #0
 8009422:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009424:	2300      	movs	r3, #0
 8009426:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	699b      	ldr	r3, [r3, #24]
 800942c:	2b00      	cmp	r3, #0
 800942e:	d120      	bne.n	8009472 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009434:	2b03      	cmp	r3, #3
 8009436:	d858      	bhi.n	80094ea <DMA_CheckFifoParam+0xce>
 8009438:	a201      	add	r2, pc, #4	@ (adr r2, 8009440 <DMA_CheckFifoParam+0x24>)
 800943a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800943e:	bf00      	nop
 8009440:	08009451 	.word	0x08009451
 8009444:	08009463 	.word	0x08009463
 8009448:	08009451 	.word	0x08009451
 800944c:	080094eb 	.word	0x080094eb
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009454:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8009458:	2b00      	cmp	r3, #0
 800945a:	d048      	beq.n	80094ee <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 800945c:	2301      	movs	r3, #1
 800945e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8009460:	e045      	b.n	80094ee <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009466:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800946a:	d142      	bne.n	80094f2 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 800946c:	2301      	movs	r3, #1
 800946e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8009470:	e03f      	b.n	80094f2 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	699b      	ldr	r3, [r3, #24]
 8009476:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800947a:	d123      	bne.n	80094c4 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009480:	2b03      	cmp	r3, #3
 8009482:	d838      	bhi.n	80094f6 <DMA_CheckFifoParam+0xda>
 8009484:	a201      	add	r2, pc, #4	@ (adr r2, 800948c <DMA_CheckFifoParam+0x70>)
 8009486:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800948a:	bf00      	nop
 800948c:	0800949d 	.word	0x0800949d
 8009490:	080094a3 	.word	0x080094a3
 8009494:	0800949d 	.word	0x0800949d
 8009498:	080094b5 	.word	0x080094b5
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 800949c:	2301      	movs	r3, #1
 800949e:	73fb      	strb	r3, [r7, #15]
        break;
 80094a0:	e030      	b.n	8009504 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80094a6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80094aa:	2b00      	cmp	r3, #0
 80094ac:	d025      	beq.n	80094fa <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 80094ae:	2301      	movs	r3, #1
 80094b0:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80094b2:	e022      	b.n	80094fa <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80094b8:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80094bc:	d11f      	bne.n	80094fe <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 80094be:	2301      	movs	r3, #1
 80094c0:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80094c2:	e01c      	b.n	80094fe <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80094c8:	2b02      	cmp	r3, #2
 80094ca:	d902      	bls.n	80094d2 <DMA_CheckFifoParam+0xb6>
 80094cc:	2b03      	cmp	r3, #3
 80094ce:	d003      	beq.n	80094d8 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 80094d0:	e018      	b.n	8009504 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 80094d2:	2301      	movs	r3, #1
 80094d4:	73fb      	strb	r3, [r7, #15]
        break;
 80094d6:	e015      	b.n	8009504 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80094dc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80094e0:	2b00      	cmp	r3, #0
 80094e2:	d00e      	beq.n	8009502 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 80094e4:	2301      	movs	r3, #1
 80094e6:	73fb      	strb	r3, [r7, #15]
    break;
 80094e8:	e00b      	b.n	8009502 <DMA_CheckFifoParam+0xe6>
        break;
 80094ea:	bf00      	nop
 80094ec:	e00a      	b.n	8009504 <DMA_CheckFifoParam+0xe8>
        break;
 80094ee:	bf00      	nop
 80094f0:	e008      	b.n	8009504 <DMA_CheckFifoParam+0xe8>
        break;
 80094f2:	bf00      	nop
 80094f4:	e006      	b.n	8009504 <DMA_CheckFifoParam+0xe8>
        break;
 80094f6:	bf00      	nop
 80094f8:	e004      	b.n	8009504 <DMA_CheckFifoParam+0xe8>
        break;
 80094fa:	bf00      	nop
 80094fc:	e002      	b.n	8009504 <DMA_CheckFifoParam+0xe8>
        break;
 80094fe:	bf00      	nop
 8009500:	e000      	b.n	8009504 <DMA_CheckFifoParam+0xe8>
    break;
 8009502:	bf00      	nop
    }
  }

  return status;
 8009504:	7bfb      	ldrb	r3, [r7, #15]
}
 8009506:	4618      	mov	r0, r3
 8009508:	3714      	adds	r7, #20
 800950a:	46bd      	mov	sp, r7
 800950c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009510:	4770      	bx	lr
 8009512:	bf00      	nop

08009514 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8009514:	b480      	push	{r7}
 8009516:	b085      	sub	sp, #20
 8009518:	af00      	add	r7, sp, #0
 800951a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	4a38      	ldr	r2, [pc, #224]	@ (8009608 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8009528:	4293      	cmp	r3, r2
 800952a:	d022      	beq.n	8009572 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	4a36      	ldr	r2, [pc, #216]	@ (800960c <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8009532:	4293      	cmp	r3, r2
 8009534:	d01d      	beq.n	8009572 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	681b      	ldr	r3, [r3, #0]
 800953a:	4a35      	ldr	r2, [pc, #212]	@ (8009610 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 800953c:	4293      	cmp	r3, r2
 800953e:	d018      	beq.n	8009572 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	4a33      	ldr	r2, [pc, #204]	@ (8009614 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8009546:	4293      	cmp	r3, r2
 8009548:	d013      	beq.n	8009572 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	681b      	ldr	r3, [r3, #0]
 800954e:	4a32      	ldr	r2, [pc, #200]	@ (8009618 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8009550:	4293      	cmp	r3, r2
 8009552:	d00e      	beq.n	8009572 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	4a30      	ldr	r2, [pc, #192]	@ (800961c <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 800955a:	4293      	cmp	r3, r2
 800955c:	d009      	beq.n	8009572 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	4a2f      	ldr	r2, [pc, #188]	@ (8009620 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8009564:	4293      	cmp	r3, r2
 8009566:	d004      	beq.n	8009572 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	681b      	ldr	r3, [r3, #0]
 800956c:	4a2d      	ldr	r2, [pc, #180]	@ (8009624 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 800956e:	4293      	cmp	r3, r2
 8009570:	d101      	bne.n	8009576 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8009572:	2301      	movs	r3, #1
 8009574:	e000      	b.n	8009578 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8009576:	2300      	movs	r3, #0
 8009578:	2b00      	cmp	r3, #0
 800957a:	d01a      	beq.n	80095b2 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	681b      	ldr	r3, [r3, #0]
 8009580:	b2db      	uxtb	r3, r3
 8009582:	3b08      	subs	r3, #8
 8009584:	4a28      	ldr	r2, [pc, #160]	@ (8009628 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8009586:	fba2 2303 	umull	r2, r3, r2, r3
 800958a:	091b      	lsrs	r3, r3, #4
 800958c:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800958e:	68fa      	ldr	r2, [r7, #12]
 8009590:	4b26      	ldr	r3, [pc, #152]	@ (800962c <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8009592:	4413      	add	r3, r2
 8009594:	009b      	lsls	r3, r3, #2
 8009596:	461a      	mov	r2, r3
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	4a24      	ldr	r2, [pc, #144]	@ (8009630 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 80095a0:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80095a2:	68fb      	ldr	r3, [r7, #12]
 80095a4:	f003 031f 	and.w	r3, r3, #31
 80095a8:	2201      	movs	r2, #1
 80095aa:	409a      	lsls	r2, r3
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 80095b0:	e024      	b.n	80095fc <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	b2db      	uxtb	r3, r3
 80095b8:	3b10      	subs	r3, #16
 80095ba:	4a1e      	ldr	r2, [pc, #120]	@ (8009634 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 80095bc:	fba2 2303 	umull	r2, r3, r2, r3
 80095c0:	091b      	lsrs	r3, r3, #4
 80095c2:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 80095c4:	68bb      	ldr	r3, [r7, #8]
 80095c6:	4a1c      	ldr	r2, [pc, #112]	@ (8009638 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 80095c8:	4293      	cmp	r3, r2
 80095ca:	d806      	bhi.n	80095da <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 80095cc:	68bb      	ldr	r3, [r7, #8]
 80095ce:	4a1b      	ldr	r2, [pc, #108]	@ (800963c <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 80095d0:	4293      	cmp	r3, r2
 80095d2:	d902      	bls.n	80095da <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 80095d4:	68fb      	ldr	r3, [r7, #12]
 80095d6:	3308      	adds	r3, #8
 80095d8:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 80095da:	68fa      	ldr	r2, [r7, #12]
 80095dc:	4b18      	ldr	r3, [pc, #96]	@ (8009640 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 80095de:	4413      	add	r3, r2
 80095e0:	009b      	lsls	r3, r3, #2
 80095e2:	461a      	mov	r2, r3
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	4a16      	ldr	r2, [pc, #88]	@ (8009644 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 80095ec:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80095ee:	68fb      	ldr	r3, [r7, #12]
 80095f0:	f003 031f 	and.w	r3, r3, #31
 80095f4:	2201      	movs	r2, #1
 80095f6:	409a      	lsls	r2, r3
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80095fc:	bf00      	nop
 80095fe:	3714      	adds	r7, #20
 8009600:	46bd      	mov	sp, r7
 8009602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009606:	4770      	bx	lr
 8009608:	58025408 	.word	0x58025408
 800960c:	5802541c 	.word	0x5802541c
 8009610:	58025430 	.word	0x58025430
 8009614:	58025444 	.word	0x58025444
 8009618:	58025458 	.word	0x58025458
 800961c:	5802546c 	.word	0x5802546c
 8009620:	58025480 	.word	0x58025480
 8009624:	58025494 	.word	0x58025494
 8009628:	cccccccd 	.word	0xcccccccd
 800962c:	16009600 	.word	0x16009600
 8009630:	58025880 	.word	0x58025880
 8009634:	aaaaaaab 	.word	0xaaaaaaab
 8009638:	400204b8 	.word	0x400204b8
 800963c:	4002040f 	.word	0x4002040f
 8009640:	10008200 	.word	0x10008200
 8009644:	40020880 	.word	0x40020880

08009648 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8009648:	b480      	push	{r7}
 800964a:	b085      	sub	sp, #20
 800964c:	af00      	add	r7, sp, #0
 800964e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	685b      	ldr	r3, [r3, #4]
 8009654:	b2db      	uxtb	r3, r3
 8009656:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8009658:	68fb      	ldr	r3, [r7, #12]
 800965a:	2b00      	cmp	r3, #0
 800965c:	d04a      	beq.n	80096f4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 800965e:	68fb      	ldr	r3, [r7, #12]
 8009660:	2b08      	cmp	r3, #8
 8009662:	d847      	bhi.n	80096f4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	4a25      	ldr	r2, [pc, #148]	@ (8009700 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 800966a:	4293      	cmp	r3, r2
 800966c:	d022      	beq.n	80096b4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	4a24      	ldr	r2, [pc, #144]	@ (8009704 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8009674:	4293      	cmp	r3, r2
 8009676:	d01d      	beq.n	80096b4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	681b      	ldr	r3, [r3, #0]
 800967c:	4a22      	ldr	r2, [pc, #136]	@ (8009708 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 800967e:	4293      	cmp	r3, r2
 8009680:	d018      	beq.n	80096b4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	681b      	ldr	r3, [r3, #0]
 8009686:	4a21      	ldr	r2, [pc, #132]	@ (800970c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8009688:	4293      	cmp	r3, r2
 800968a:	d013      	beq.n	80096b4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	681b      	ldr	r3, [r3, #0]
 8009690:	4a1f      	ldr	r2, [pc, #124]	@ (8009710 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8009692:	4293      	cmp	r3, r2
 8009694:	d00e      	beq.n	80096b4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	4a1e      	ldr	r2, [pc, #120]	@ (8009714 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 800969c:	4293      	cmp	r3, r2
 800969e:	d009      	beq.n	80096b4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	681b      	ldr	r3, [r3, #0]
 80096a4:	4a1c      	ldr	r2, [pc, #112]	@ (8009718 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 80096a6:	4293      	cmp	r3, r2
 80096a8:	d004      	beq.n	80096b4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	4a1b      	ldr	r2, [pc, #108]	@ (800971c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 80096b0:	4293      	cmp	r3, r2
 80096b2:	d101      	bne.n	80096b8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 80096b4:	2301      	movs	r3, #1
 80096b6:	e000      	b.n	80096ba <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 80096b8:	2300      	movs	r3, #0
 80096ba:	2b00      	cmp	r3, #0
 80096bc:	d00a      	beq.n	80096d4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 80096be:	68fa      	ldr	r2, [r7, #12]
 80096c0:	4b17      	ldr	r3, [pc, #92]	@ (8009720 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 80096c2:	4413      	add	r3, r2
 80096c4:	009b      	lsls	r3, r3, #2
 80096c6:	461a      	mov	r2, r3
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	4a15      	ldr	r2, [pc, #84]	@ (8009724 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 80096d0:	671a      	str	r2, [r3, #112]	@ 0x70
 80096d2:	e009      	b.n	80096e8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80096d4:	68fa      	ldr	r2, [r7, #12]
 80096d6:	4b14      	ldr	r3, [pc, #80]	@ (8009728 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 80096d8:	4413      	add	r3, r2
 80096da:	009b      	lsls	r3, r3, #2
 80096dc:	461a      	mov	r2, r3
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	4a11      	ldr	r2, [pc, #68]	@ (800972c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 80096e6:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 80096e8:	68fb      	ldr	r3, [r7, #12]
 80096ea:	3b01      	subs	r3, #1
 80096ec:	2201      	movs	r2, #1
 80096ee:	409a      	lsls	r2, r3
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 80096f4:	bf00      	nop
 80096f6:	3714      	adds	r7, #20
 80096f8:	46bd      	mov	sp, r7
 80096fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096fe:	4770      	bx	lr
 8009700:	58025408 	.word	0x58025408
 8009704:	5802541c 	.word	0x5802541c
 8009708:	58025430 	.word	0x58025430
 800970c:	58025444 	.word	0x58025444
 8009710:	58025458 	.word	0x58025458
 8009714:	5802546c 	.word	0x5802546c
 8009718:	58025480 	.word	0x58025480
 800971c:	58025494 	.word	0x58025494
 8009720:	1600963f 	.word	0x1600963f
 8009724:	58025940 	.word	0x58025940
 8009728:	1000823f 	.word	0x1000823f
 800972c:	40020940 	.word	0x40020940

08009730 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8009730:	b480      	push	{r7}
 8009732:	b089      	sub	sp, #36	@ 0x24
 8009734:	af00      	add	r7, sp, #0
 8009736:	6078      	str	r0, [r7, #4]
 8009738:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800973a:	2300      	movs	r3, #0
 800973c:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800973e:	4b89      	ldr	r3, [pc, #548]	@ (8009964 <HAL_GPIO_Init+0x234>)
 8009740:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8009742:	e194      	b.n	8009a6e <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8009744:	683b      	ldr	r3, [r7, #0]
 8009746:	681a      	ldr	r2, [r3, #0]
 8009748:	2101      	movs	r1, #1
 800974a:	69fb      	ldr	r3, [r7, #28]
 800974c:	fa01 f303 	lsl.w	r3, r1, r3
 8009750:	4013      	ands	r3, r2
 8009752:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8009754:	693b      	ldr	r3, [r7, #16]
 8009756:	2b00      	cmp	r3, #0
 8009758:	f000 8186 	beq.w	8009a68 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800975c:	683b      	ldr	r3, [r7, #0]
 800975e:	685b      	ldr	r3, [r3, #4]
 8009760:	f003 0303 	and.w	r3, r3, #3
 8009764:	2b01      	cmp	r3, #1
 8009766:	d005      	beq.n	8009774 <HAL_GPIO_Init+0x44>
 8009768:	683b      	ldr	r3, [r7, #0]
 800976a:	685b      	ldr	r3, [r3, #4]
 800976c:	f003 0303 	and.w	r3, r3, #3
 8009770:	2b02      	cmp	r3, #2
 8009772:	d130      	bne.n	80097d6 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	689b      	ldr	r3, [r3, #8]
 8009778:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800977a:	69fb      	ldr	r3, [r7, #28]
 800977c:	005b      	lsls	r3, r3, #1
 800977e:	2203      	movs	r2, #3
 8009780:	fa02 f303 	lsl.w	r3, r2, r3
 8009784:	43db      	mvns	r3, r3
 8009786:	69ba      	ldr	r2, [r7, #24]
 8009788:	4013      	ands	r3, r2
 800978a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800978c:	683b      	ldr	r3, [r7, #0]
 800978e:	68da      	ldr	r2, [r3, #12]
 8009790:	69fb      	ldr	r3, [r7, #28]
 8009792:	005b      	lsls	r3, r3, #1
 8009794:	fa02 f303 	lsl.w	r3, r2, r3
 8009798:	69ba      	ldr	r2, [r7, #24]
 800979a:	4313      	orrs	r3, r2
 800979c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	69ba      	ldr	r2, [r7, #24]
 80097a2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	685b      	ldr	r3, [r3, #4]
 80097a8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80097aa:	2201      	movs	r2, #1
 80097ac:	69fb      	ldr	r3, [r7, #28]
 80097ae:	fa02 f303 	lsl.w	r3, r2, r3
 80097b2:	43db      	mvns	r3, r3
 80097b4:	69ba      	ldr	r2, [r7, #24]
 80097b6:	4013      	ands	r3, r2
 80097b8:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80097ba:	683b      	ldr	r3, [r7, #0]
 80097bc:	685b      	ldr	r3, [r3, #4]
 80097be:	091b      	lsrs	r3, r3, #4
 80097c0:	f003 0201 	and.w	r2, r3, #1
 80097c4:	69fb      	ldr	r3, [r7, #28]
 80097c6:	fa02 f303 	lsl.w	r3, r2, r3
 80097ca:	69ba      	ldr	r2, [r7, #24]
 80097cc:	4313      	orrs	r3, r2
 80097ce:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	69ba      	ldr	r2, [r7, #24]
 80097d4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80097d6:	683b      	ldr	r3, [r7, #0]
 80097d8:	685b      	ldr	r3, [r3, #4]
 80097da:	f003 0303 	and.w	r3, r3, #3
 80097de:	2b03      	cmp	r3, #3
 80097e0:	d017      	beq.n	8009812 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	68db      	ldr	r3, [r3, #12]
 80097e6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80097e8:	69fb      	ldr	r3, [r7, #28]
 80097ea:	005b      	lsls	r3, r3, #1
 80097ec:	2203      	movs	r2, #3
 80097ee:	fa02 f303 	lsl.w	r3, r2, r3
 80097f2:	43db      	mvns	r3, r3
 80097f4:	69ba      	ldr	r2, [r7, #24]
 80097f6:	4013      	ands	r3, r2
 80097f8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80097fa:	683b      	ldr	r3, [r7, #0]
 80097fc:	689a      	ldr	r2, [r3, #8]
 80097fe:	69fb      	ldr	r3, [r7, #28]
 8009800:	005b      	lsls	r3, r3, #1
 8009802:	fa02 f303 	lsl.w	r3, r2, r3
 8009806:	69ba      	ldr	r2, [r7, #24]
 8009808:	4313      	orrs	r3, r2
 800980a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	69ba      	ldr	r2, [r7, #24]
 8009810:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8009812:	683b      	ldr	r3, [r7, #0]
 8009814:	685b      	ldr	r3, [r3, #4]
 8009816:	f003 0303 	and.w	r3, r3, #3
 800981a:	2b02      	cmp	r3, #2
 800981c:	d123      	bne.n	8009866 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800981e:	69fb      	ldr	r3, [r7, #28]
 8009820:	08da      	lsrs	r2, r3, #3
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	3208      	adds	r2, #8
 8009826:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800982a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800982c:	69fb      	ldr	r3, [r7, #28]
 800982e:	f003 0307 	and.w	r3, r3, #7
 8009832:	009b      	lsls	r3, r3, #2
 8009834:	220f      	movs	r2, #15
 8009836:	fa02 f303 	lsl.w	r3, r2, r3
 800983a:	43db      	mvns	r3, r3
 800983c:	69ba      	ldr	r2, [r7, #24]
 800983e:	4013      	ands	r3, r2
 8009840:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8009842:	683b      	ldr	r3, [r7, #0]
 8009844:	691a      	ldr	r2, [r3, #16]
 8009846:	69fb      	ldr	r3, [r7, #28]
 8009848:	f003 0307 	and.w	r3, r3, #7
 800984c:	009b      	lsls	r3, r3, #2
 800984e:	fa02 f303 	lsl.w	r3, r2, r3
 8009852:	69ba      	ldr	r2, [r7, #24]
 8009854:	4313      	orrs	r3, r2
 8009856:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8009858:	69fb      	ldr	r3, [r7, #28]
 800985a:	08da      	lsrs	r2, r3, #3
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	3208      	adds	r2, #8
 8009860:	69b9      	ldr	r1, [r7, #24]
 8009862:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800986c:	69fb      	ldr	r3, [r7, #28]
 800986e:	005b      	lsls	r3, r3, #1
 8009870:	2203      	movs	r2, #3
 8009872:	fa02 f303 	lsl.w	r3, r2, r3
 8009876:	43db      	mvns	r3, r3
 8009878:	69ba      	ldr	r2, [r7, #24]
 800987a:	4013      	ands	r3, r2
 800987c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800987e:	683b      	ldr	r3, [r7, #0]
 8009880:	685b      	ldr	r3, [r3, #4]
 8009882:	f003 0203 	and.w	r2, r3, #3
 8009886:	69fb      	ldr	r3, [r7, #28]
 8009888:	005b      	lsls	r3, r3, #1
 800988a:	fa02 f303 	lsl.w	r3, r2, r3
 800988e:	69ba      	ldr	r2, [r7, #24]
 8009890:	4313      	orrs	r3, r2
 8009892:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	69ba      	ldr	r2, [r7, #24]
 8009898:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800989a:	683b      	ldr	r3, [r7, #0]
 800989c:	685b      	ldr	r3, [r3, #4]
 800989e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80098a2:	2b00      	cmp	r3, #0
 80098a4:	f000 80e0 	beq.w	8009a68 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80098a8:	4b2f      	ldr	r3, [pc, #188]	@ (8009968 <HAL_GPIO_Init+0x238>)
 80098aa:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80098ae:	4a2e      	ldr	r2, [pc, #184]	@ (8009968 <HAL_GPIO_Init+0x238>)
 80098b0:	f043 0302 	orr.w	r3, r3, #2
 80098b4:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80098b8:	4b2b      	ldr	r3, [pc, #172]	@ (8009968 <HAL_GPIO_Init+0x238>)
 80098ba:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80098be:	f003 0302 	and.w	r3, r3, #2
 80098c2:	60fb      	str	r3, [r7, #12]
 80098c4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80098c6:	4a29      	ldr	r2, [pc, #164]	@ (800996c <HAL_GPIO_Init+0x23c>)
 80098c8:	69fb      	ldr	r3, [r7, #28]
 80098ca:	089b      	lsrs	r3, r3, #2
 80098cc:	3302      	adds	r3, #2
 80098ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80098d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80098d4:	69fb      	ldr	r3, [r7, #28]
 80098d6:	f003 0303 	and.w	r3, r3, #3
 80098da:	009b      	lsls	r3, r3, #2
 80098dc:	220f      	movs	r2, #15
 80098de:	fa02 f303 	lsl.w	r3, r2, r3
 80098e2:	43db      	mvns	r3, r3
 80098e4:	69ba      	ldr	r2, [r7, #24]
 80098e6:	4013      	ands	r3, r2
 80098e8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	4a20      	ldr	r2, [pc, #128]	@ (8009970 <HAL_GPIO_Init+0x240>)
 80098ee:	4293      	cmp	r3, r2
 80098f0:	d052      	beq.n	8009998 <HAL_GPIO_Init+0x268>
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	4a1f      	ldr	r2, [pc, #124]	@ (8009974 <HAL_GPIO_Init+0x244>)
 80098f6:	4293      	cmp	r3, r2
 80098f8:	d031      	beq.n	800995e <HAL_GPIO_Init+0x22e>
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	4a1e      	ldr	r2, [pc, #120]	@ (8009978 <HAL_GPIO_Init+0x248>)
 80098fe:	4293      	cmp	r3, r2
 8009900:	d02b      	beq.n	800995a <HAL_GPIO_Init+0x22a>
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	4a1d      	ldr	r2, [pc, #116]	@ (800997c <HAL_GPIO_Init+0x24c>)
 8009906:	4293      	cmp	r3, r2
 8009908:	d025      	beq.n	8009956 <HAL_GPIO_Init+0x226>
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	4a1c      	ldr	r2, [pc, #112]	@ (8009980 <HAL_GPIO_Init+0x250>)
 800990e:	4293      	cmp	r3, r2
 8009910:	d01f      	beq.n	8009952 <HAL_GPIO_Init+0x222>
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	4a1b      	ldr	r2, [pc, #108]	@ (8009984 <HAL_GPIO_Init+0x254>)
 8009916:	4293      	cmp	r3, r2
 8009918:	d019      	beq.n	800994e <HAL_GPIO_Init+0x21e>
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	4a1a      	ldr	r2, [pc, #104]	@ (8009988 <HAL_GPIO_Init+0x258>)
 800991e:	4293      	cmp	r3, r2
 8009920:	d013      	beq.n	800994a <HAL_GPIO_Init+0x21a>
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	4a19      	ldr	r2, [pc, #100]	@ (800998c <HAL_GPIO_Init+0x25c>)
 8009926:	4293      	cmp	r3, r2
 8009928:	d00d      	beq.n	8009946 <HAL_GPIO_Init+0x216>
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	4a18      	ldr	r2, [pc, #96]	@ (8009990 <HAL_GPIO_Init+0x260>)
 800992e:	4293      	cmp	r3, r2
 8009930:	d007      	beq.n	8009942 <HAL_GPIO_Init+0x212>
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	4a17      	ldr	r2, [pc, #92]	@ (8009994 <HAL_GPIO_Init+0x264>)
 8009936:	4293      	cmp	r3, r2
 8009938:	d101      	bne.n	800993e <HAL_GPIO_Init+0x20e>
 800993a:	2309      	movs	r3, #9
 800993c:	e02d      	b.n	800999a <HAL_GPIO_Init+0x26a>
 800993e:	230a      	movs	r3, #10
 8009940:	e02b      	b.n	800999a <HAL_GPIO_Init+0x26a>
 8009942:	2308      	movs	r3, #8
 8009944:	e029      	b.n	800999a <HAL_GPIO_Init+0x26a>
 8009946:	2307      	movs	r3, #7
 8009948:	e027      	b.n	800999a <HAL_GPIO_Init+0x26a>
 800994a:	2306      	movs	r3, #6
 800994c:	e025      	b.n	800999a <HAL_GPIO_Init+0x26a>
 800994e:	2305      	movs	r3, #5
 8009950:	e023      	b.n	800999a <HAL_GPIO_Init+0x26a>
 8009952:	2304      	movs	r3, #4
 8009954:	e021      	b.n	800999a <HAL_GPIO_Init+0x26a>
 8009956:	2303      	movs	r3, #3
 8009958:	e01f      	b.n	800999a <HAL_GPIO_Init+0x26a>
 800995a:	2302      	movs	r3, #2
 800995c:	e01d      	b.n	800999a <HAL_GPIO_Init+0x26a>
 800995e:	2301      	movs	r3, #1
 8009960:	e01b      	b.n	800999a <HAL_GPIO_Init+0x26a>
 8009962:	bf00      	nop
 8009964:	58000080 	.word	0x58000080
 8009968:	58024400 	.word	0x58024400
 800996c:	58000400 	.word	0x58000400
 8009970:	58020000 	.word	0x58020000
 8009974:	58020400 	.word	0x58020400
 8009978:	58020800 	.word	0x58020800
 800997c:	58020c00 	.word	0x58020c00
 8009980:	58021000 	.word	0x58021000
 8009984:	58021400 	.word	0x58021400
 8009988:	58021800 	.word	0x58021800
 800998c:	58021c00 	.word	0x58021c00
 8009990:	58022000 	.word	0x58022000
 8009994:	58022400 	.word	0x58022400
 8009998:	2300      	movs	r3, #0
 800999a:	69fa      	ldr	r2, [r7, #28]
 800999c:	f002 0203 	and.w	r2, r2, #3
 80099a0:	0092      	lsls	r2, r2, #2
 80099a2:	4093      	lsls	r3, r2
 80099a4:	69ba      	ldr	r2, [r7, #24]
 80099a6:	4313      	orrs	r3, r2
 80099a8:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80099aa:	4938      	ldr	r1, [pc, #224]	@ (8009a8c <HAL_GPIO_Init+0x35c>)
 80099ac:	69fb      	ldr	r3, [r7, #28]
 80099ae:	089b      	lsrs	r3, r3, #2
 80099b0:	3302      	adds	r3, #2
 80099b2:	69ba      	ldr	r2, [r7, #24]
 80099b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80099b8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80099bc:	681b      	ldr	r3, [r3, #0]
 80099be:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80099c0:	693b      	ldr	r3, [r7, #16]
 80099c2:	43db      	mvns	r3, r3
 80099c4:	69ba      	ldr	r2, [r7, #24]
 80099c6:	4013      	ands	r3, r2
 80099c8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80099ca:	683b      	ldr	r3, [r7, #0]
 80099cc:	685b      	ldr	r3, [r3, #4]
 80099ce:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80099d2:	2b00      	cmp	r3, #0
 80099d4:	d003      	beq.n	80099de <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80099d6:	69ba      	ldr	r2, [r7, #24]
 80099d8:	693b      	ldr	r3, [r7, #16]
 80099da:	4313      	orrs	r3, r2
 80099dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80099de:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80099e2:	69bb      	ldr	r3, [r7, #24]
 80099e4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80099e6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80099ea:	685b      	ldr	r3, [r3, #4]
 80099ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80099ee:	693b      	ldr	r3, [r7, #16]
 80099f0:	43db      	mvns	r3, r3
 80099f2:	69ba      	ldr	r2, [r7, #24]
 80099f4:	4013      	ands	r3, r2
 80099f6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80099f8:	683b      	ldr	r3, [r7, #0]
 80099fa:	685b      	ldr	r3, [r3, #4]
 80099fc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8009a00:	2b00      	cmp	r3, #0
 8009a02:	d003      	beq.n	8009a0c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8009a04:	69ba      	ldr	r2, [r7, #24]
 8009a06:	693b      	ldr	r3, [r7, #16]
 8009a08:	4313      	orrs	r3, r2
 8009a0a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8009a0c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009a10:	69bb      	ldr	r3, [r7, #24]
 8009a12:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8009a14:	697b      	ldr	r3, [r7, #20]
 8009a16:	685b      	ldr	r3, [r3, #4]
 8009a18:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8009a1a:	693b      	ldr	r3, [r7, #16]
 8009a1c:	43db      	mvns	r3, r3
 8009a1e:	69ba      	ldr	r2, [r7, #24]
 8009a20:	4013      	ands	r3, r2
 8009a22:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8009a24:	683b      	ldr	r3, [r7, #0]
 8009a26:	685b      	ldr	r3, [r3, #4]
 8009a28:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009a2c:	2b00      	cmp	r3, #0
 8009a2e:	d003      	beq.n	8009a38 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8009a30:	69ba      	ldr	r2, [r7, #24]
 8009a32:	693b      	ldr	r3, [r7, #16]
 8009a34:	4313      	orrs	r3, r2
 8009a36:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8009a38:	697b      	ldr	r3, [r7, #20]
 8009a3a:	69ba      	ldr	r2, [r7, #24]
 8009a3c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8009a3e:	697b      	ldr	r3, [r7, #20]
 8009a40:	681b      	ldr	r3, [r3, #0]
 8009a42:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8009a44:	693b      	ldr	r3, [r7, #16]
 8009a46:	43db      	mvns	r3, r3
 8009a48:	69ba      	ldr	r2, [r7, #24]
 8009a4a:	4013      	ands	r3, r2
 8009a4c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8009a4e:	683b      	ldr	r3, [r7, #0]
 8009a50:	685b      	ldr	r3, [r3, #4]
 8009a52:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009a56:	2b00      	cmp	r3, #0
 8009a58:	d003      	beq.n	8009a62 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8009a5a:	69ba      	ldr	r2, [r7, #24]
 8009a5c:	693b      	ldr	r3, [r7, #16]
 8009a5e:	4313      	orrs	r3, r2
 8009a60:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8009a62:	697b      	ldr	r3, [r7, #20]
 8009a64:	69ba      	ldr	r2, [r7, #24]
 8009a66:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8009a68:	69fb      	ldr	r3, [r7, #28]
 8009a6a:	3301      	adds	r3, #1
 8009a6c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8009a6e:	683b      	ldr	r3, [r7, #0]
 8009a70:	681a      	ldr	r2, [r3, #0]
 8009a72:	69fb      	ldr	r3, [r7, #28]
 8009a74:	fa22 f303 	lsr.w	r3, r2, r3
 8009a78:	2b00      	cmp	r3, #0
 8009a7a:	f47f ae63 	bne.w	8009744 <HAL_GPIO_Init+0x14>
  }
}
 8009a7e:	bf00      	nop
 8009a80:	bf00      	nop
 8009a82:	3724      	adds	r7, #36	@ 0x24
 8009a84:	46bd      	mov	sp, r7
 8009a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a8a:	4770      	bx	lr
 8009a8c:	58000400 	.word	0x58000400

08009a90 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8009a90:	b480      	push	{r7}
 8009a92:	b085      	sub	sp, #20
 8009a94:	af00      	add	r7, sp, #0
 8009a96:	6078      	str	r0, [r7, #4]
 8009a98:	460b      	mov	r3, r1
 8009a9a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	691a      	ldr	r2, [r3, #16]
 8009aa0:	887b      	ldrh	r3, [r7, #2]
 8009aa2:	4013      	ands	r3, r2
 8009aa4:	2b00      	cmp	r3, #0
 8009aa6:	d002      	beq.n	8009aae <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8009aa8:	2301      	movs	r3, #1
 8009aaa:	73fb      	strb	r3, [r7, #15]
 8009aac:	e001      	b.n	8009ab2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8009aae:	2300      	movs	r3, #0
 8009ab0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8009ab2:	7bfb      	ldrb	r3, [r7, #15]
}
 8009ab4:	4618      	mov	r0, r3
 8009ab6:	3714      	adds	r7, #20
 8009ab8:	46bd      	mov	sp, r7
 8009aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009abe:	4770      	bx	lr

08009ac0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8009ac0:	b480      	push	{r7}
 8009ac2:	b083      	sub	sp, #12
 8009ac4:	af00      	add	r7, sp, #0
 8009ac6:	6078      	str	r0, [r7, #4]
 8009ac8:	460b      	mov	r3, r1
 8009aca:	807b      	strh	r3, [r7, #2]
 8009acc:	4613      	mov	r3, r2
 8009ace:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8009ad0:	787b      	ldrb	r3, [r7, #1]
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	d003      	beq.n	8009ade <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8009ad6:	887a      	ldrh	r2, [r7, #2]
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8009adc:	e003      	b.n	8009ae6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8009ade:	887b      	ldrh	r3, [r7, #2]
 8009ae0:	041a      	lsls	r2, r3, #16
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	619a      	str	r2, [r3, #24]
}
 8009ae6:	bf00      	nop
 8009ae8:	370c      	adds	r7, #12
 8009aea:	46bd      	mov	sp, r7
 8009aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009af0:	4770      	bx	lr
	...

08009af4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8009af4:	b580      	push	{r7, lr}
 8009af6:	b082      	sub	sp, #8
 8009af8:	af00      	add	r7, sp, #0
 8009afa:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	2b00      	cmp	r3, #0
 8009b00:	d101      	bne.n	8009b06 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8009b02:	2301      	movs	r3, #1
 8009b04:	e08b      	b.n	8009c1e <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009b0c:	b2db      	uxtb	r3, r3
 8009b0e:	2b00      	cmp	r3, #0
 8009b10:	d106      	bne.n	8009b20 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	2200      	movs	r2, #0
 8009b16:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8009b1a:	6878      	ldr	r0, [r7, #4]
 8009b1c:	f7fa ffbc 	bl	8004a98 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	2224      	movs	r2, #36	@ 0x24
 8009b24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	681a      	ldr	r2, [r3, #0]
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	681b      	ldr	r3, [r3, #0]
 8009b32:	f022 0201 	bic.w	r2, r2, #1
 8009b36:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	685a      	ldr	r2, [r3, #4]
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	681b      	ldr	r3, [r3, #0]
 8009b40:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8009b44:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	681b      	ldr	r3, [r3, #0]
 8009b4a:	689a      	ldr	r2, [r3, #8]
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	681b      	ldr	r3, [r3, #0]
 8009b50:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8009b54:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	68db      	ldr	r3, [r3, #12]
 8009b5a:	2b01      	cmp	r3, #1
 8009b5c:	d107      	bne.n	8009b6e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	689a      	ldr	r2, [r3, #8]
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	681b      	ldr	r3, [r3, #0]
 8009b66:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009b6a:	609a      	str	r2, [r3, #8]
 8009b6c:	e006      	b.n	8009b7c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	689a      	ldr	r2, [r3, #8]
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	681b      	ldr	r3, [r3, #0]
 8009b76:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8009b7a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	68db      	ldr	r3, [r3, #12]
 8009b80:	2b02      	cmp	r3, #2
 8009b82:	d108      	bne.n	8009b96 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	685a      	ldr	r2, [r3, #4]
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	681b      	ldr	r3, [r3, #0]
 8009b8e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009b92:	605a      	str	r2, [r3, #4]
 8009b94:	e007      	b.n	8009ba6 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	681b      	ldr	r3, [r3, #0]
 8009b9a:	685a      	ldr	r2, [r3, #4]
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	681b      	ldr	r3, [r3, #0]
 8009ba0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009ba4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	681b      	ldr	r3, [r3, #0]
 8009baa:	6859      	ldr	r1, [r3, #4]
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	681a      	ldr	r2, [r3, #0]
 8009bb0:	4b1d      	ldr	r3, [pc, #116]	@ (8009c28 <HAL_I2C_Init+0x134>)
 8009bb2:	430b      	orrs	r3, r1
 8009bb4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	68da      	ldr	r2, [r3, #12]
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	681b      	ldr	r3, [r3, #0]
 8009bc0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8009bc4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	691a      	ldr	r2, [r3, #16]
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	695b      	ldr	r3, [r3, #20]
 8009bce:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	699b      	ldr	r3, [r3, #24]
 8009bd6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	681b      	ldr	r3, [r3, #0]
 8009bdc:	430a      	orrs	r2, r1
 8009bde:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	69d9      	ldr	r1, [r3, #28]
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	6a1a      	ldr	r2, [r3, #32]
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	681b      	ldr	r3, [r3, #0]
 8009bec:	430a      	orrs	r2, r1
 8009bee:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	681b      	ldr	r3, [r3, #0]
 8009bf4:	681a      	ldr	r2, [r3, #0]
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	681b      	ldr	r3, [r3, #0]
 8009bfa:	f042 0201 	orr.w	r2, r2, #1
 8009bfe:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	2200      	movs	r2, #0
 8009c04:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	2220      	movs	r2, #32
 8009c0a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	2200      	movs	r2, #0
 8009c12:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	2200      	movs	r2, #0
 8009c18:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8009c1c:	2300      	movs	r3, #0
}
 8009c1e:	4618      	mov	r0, r3
 8009c20:	3708      	adds	r7, #8
 8009c22:	46bd      	mov	sp, r7
 8009c24:	bd80      	pop	{r7, pc}
 8009c26:	bf00      	nop
 8009c28:	02008000 	.word	0x02008000

08009c2c <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009c2c:	b580      	push	{r7, lr}
 8009c2e:	b088      	sub	sp, #32
 8009c30:	af02      	add	r7, sp, #8
 8009c32:	60f8      	str	r0, [r7, #12]
 8009c34:	4608      	mov	r0, r1
 8009c36:	4611      	mov	r1, r2
 8009c38:	461a      	mov	r2, r3
 8009c3a:	4603      	mov	r3, r0
 8009c3c:	817b      	strh	r3, [r7, #10]
 8009c3e:	460b      	mov	r3, r1
 8009c40:	813b      	strh	r3, [r7, #8]
 8009c42:	4613      	mov	r3, r2
 8009c44:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009c46:	68fb      	ldr	r3, [r7, #12]
 8009c48:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009c4c:	b2db      	uxtb	r3, r3
 8009c4e:	2b20      	cmp	r3, #32
 8009c50:	f040 80fd 	bne.w	8009e4e <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8009c54:	6a3b      	ldr	r3, [r7, #32]
 8009c56:	2b00      	cmp	r3, #0
 8009c58:	d002      	beq.n	8009c60 <HAL_I2C_Mem_Read+0x34>
 8009c5a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009c5c:	2b00      	cmp	r3, #0
 8009c5e:	d105      	bne.n	8009c6c <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8009c60:	68fb      	ldr	r3, [r7, #12]
 8009c62:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009c66:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8009c68:	2301      	movs	r3, #1
 8009c6a:	e0f1      	b.n	8009e50 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009c6c:	68fb      	ldr	r3, [r7, #12]
 8009c6e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009c72:	2b01      	cmp	r3, #1
 8009c74:	d101      	bne.n	8009c7a <HAL_I2C_Mem_Read+0x4e>
 8009c76:	2302      	movs	r3, #2
 8009c78:	e0ea      	b.n	8009e50 <HAL_I2C_Mem_Read+0x224>
 8009c7a:	68fb      	ldr	r3, [r7, #12]
 8009c7c:	2201      	movs	r2, #1
 8009c7e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8009c82:	f7fc fd3b 	bl	80066fc <HAL_GetTick>
 8009c86:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8009c88:	697b      	ldr	r3, [r7, #20]
 8009c8a:	9300      	str	r3, [sp, #0]
 8009c8c:	2319      	movs	r3, #25
 8009c8e:	2201      	movs	r2, #1
 8009c90:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8009c94:	68f8      	ldr	r0, [r7, #12]
 8009c96:	f001 ffc8 	bl	800bc2a <I2C_WaitOnFlagUntilTimeout>
 8009c9a:	4603      	mov	r3, r0
 8009c9c:	2b00      	cmp	r3, #0
 8009c9e:	d001      	beq.n	8009ca4 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8009ca0:	2301      	movs	r3, #1
 8009ca2:	e0d5      	b.n	8009e50 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8009ca4:	68fb      	ldr	r3, [r7, #12]
 8009ca6:	2222      	movs	r2, #34	@ 0x22
 8009ca8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8009cac:	68fb      	ldr	r3, [r7, #12]
 8009cae:	2240      	movs	r2, #64	@ 0x40
 8009cb0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009cb4:	68fb      	ldr	r3, [r7, #12]
 8009cb6:	2200      	movs	r2, #0
 8009cb8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8009cba:	68fb      	ldr	r3, [r7, #12]
 8009cbc:	6a3a      	ldr	r2, [r7, #32]
 8009cbe:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8009cc0:	68fb      	ldr	r3, [r7, #12]
 8009cc2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8009cc4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8009cc6:	68fb      	ldr	r3, [r7, #12]
 8009cc8:	2200      	movs	r2, #0
 8009cca:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8009ccc:	88f8      	ldrh	r0, [r7, #6]
 8009cce:	893a      	ldrh	r2, [r7, #8]
 8009cd0:	8979      	ldrh	r1, [r7, #10]
 8009cd2:	697b      	ldr	r3, [r7, #20]
 8009cd4:	9301      	str	r3, [sp, #4]
 8009cd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009cd8:	9300      	str	r3, [sp, #0]
 8009cda:	4603      	mov	r3, r0
 8009cdc:	68f8      	ldr	r0, [r7, #12]
 8009cde:	f001 f95d 	bl	800af9c <I2C_RequestMemoryRead>
 8009ce2:	4603      	mov	r3, r0
 8009ce4:	2b00      	cmp	r3, #0
 8009ce6:	d005      	beq.n	8009cf4 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009ce8:	68fb      	ldr	r3, [r7, #12]
 8009cea:	2200      	movs	r2, #0
 8009cec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8009cf0:	2301      	movs	r3, #1
 8009cf2:	e0ad      	b.n	8009e50 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009cf4:	68fb      	ldr	r3, [r7, #12]
 8009cf6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009cf8:	b29b      	uxth	r3, r3
 8009cfa:	2bff      	cmp	r3, #255	@ 0xff
 8009cfc:	d90e      	bls.n	8009d1c <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8009cfe:	68fb      	ldr	r3, [r7, #12]
 8009d00:	22ff      	movs	r2, #255	@ 0xff
 8009d02:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8009d04:	68fb      	ldr	r3, [r7, #12]
 8009d06:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009d08:	b2da      	uxtb	r2, r3
 8009d0a:	8979      	ldrh	r1, [r7, #10]
 8009d0c:	4b52      	ldr	r3, [pc, #328]	@ (8009e58 <HAL_I2C_Mem_Read+0x22c>)
 8009d0e:	9300      	str	r3, [sp, #0]
 8009d10:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009d14:	68f8      	ldr	r0, [r7, #12]
 8009d16:	f002 f94b 	bl	800bfb0 <I2C_TransferConfig>
 8009d1a:	e00f      	b.n	8009d3c <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8009d1c:	68fb      	ldr	r3, [r7, #12]
 8009d1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009d20:	b29a      	uxth	r2, r3
 8009d22:	68fb      	ldr	r3, [r7, #12]
 8009d24:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8009d26:	68fb      	ldr	r3, [r7, #12]
 8009d28:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009d2a:	b2da      	uxtb	r2, r3
 8009d2c:	8979      	ldrh	r1, [r7, #10]
 8009d2e:	4b4a      	ldr	r3, [pc, #296]	@ (8009e58 <HAL_I2C_Mem_Read+0x22c>)
 8009d30:	9300      	str	r3, [sp, #0]
 8009d32:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009d36:	68f8      	ldr	r0, [r7, #12]
 8009d38:	f002 f93a 	bl	800bfb0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8009d3c:	697b      	ldr	r3, [r7, #20]
 8009d3e:	9300      	str	r3, [sp, #0]
 8009d40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d42:	2200      	movs	r2, #0
 8009d44:	2104      	movs	r1, #4
 8009d46:	68f8      	ldr	r0, [r7, #12]
 8009d48:	f001 ff6f 	bl	800bc2a <I2C_WaitOnFlagUntilTimeout>
 8009d4c:	4603      	mov	r3, r0
 8009d4e:	2b00      	cmp	r3, #0
 8009d50:	d001      	beq.n	8009d56 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8009d52:	2301      	movs	r3, #1
 8009d54:	e07c      	b.n	8009e50 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8009d56:	68fb      	ldr	r3, [r7, #12]
 8009d58:	681b      	ldr	r3, [r3, #0]
 8009d5a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009d5c:	68fb      	ldr	r3, [r7, #12]
 8009d5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d60:	b2d2      	uxtb	r2, r2
 8009d62:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009d64:	68fb      	ldr	r3, [r7, #12]
 8009d66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d68:	1c5a      	adds	r2, r3, #1
 8009d6a:	68fb      	ldr	r3, [r7, #12]
 8009d6c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8009d6e:	68fb      	ldr	r3, [r7, #12]
 8009d70:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009d72:	3b01      	subs	r3, #1
 8009d74:	b29a      	uxth	r2, r3
 8009d76:	68fb      	ldr	r3, [r7, #12]
 8009d78:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8009d7a:	68fb      	ldr	r3, [r7, #12]
 8009d7c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009d7e:	b29b      	uxth	r3, r3
 8009d80:	3b01      	subs	r3, #1
 8009d82:	b29a      	uxth	r2, r3
 8009d84:	68fb      	ldr	r3, [r7, #12]
 8009d86:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8009d88:	68fb      	ldr	r3, [r7, #12]
 8009d8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009d8c:	b29b      	uxth	r3, r3
 8009d8e:	2b00      	cmp	r3, #0
 8009d90:	d034      	beq.n	8009dfc <HAL_I2C_Mem_Read+0x1d0>
 8009d92:	68fb      	ldr	r3, [r7, #12]
 8009d94:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009d96:	2b00      	cmp	r3, #0
 8009d98:	d130      	bne.n	8009dfc <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8009d9a:	697b      	ldr	r3, [r7, #20]
 8009d9c:	9300      	str	r3, [sp, #0]
 8009d9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009da0:	2200      	movs	r2, #0
 8009da2:	2180      	movs	r1, #128	@ 0x80
 8009da4:	68f8      	ldr	r0, [r7, #12]
 8009da6:	f001 ff40 	bl	800bc2a <I2C_WaitOnFlagUntilTimeout>
 8009daa:	4603      	mov	r3, r0
 8009dac:	2b00      	cmp	r3, #0
 8009dae:	d001      	beq.n	8009db4 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8009db0:	2301      	movs	r3, #1
 8009db2:	e04d      	b.n	8009e50 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009db4:	68fb      	ldr	r3, [r7, #12]
 8009db6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009db8:	b29b      	uxth	r3, r3
 8009dba:	2bff      	cmp	r3, #255	@ 0xff
 8009dbc:	d90e      	bls.n	8009ddc <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8009dbe:	68fb      	ldr	r3, [r7, #12]
 8009dc0:	22ff      	movs	r2, #255	@ 0xff
 8009dc2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8009dc4:	68fb      	ldr	r3, [r7, #12]
 8009dc6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009dc8:	b2da      	uxtb	r2, r3
 8009dca:	8979      	ldrh	r1, [r7, #10]
 8009dcc:	2300      	movs	r3, #0
 8009dce:	9300      	str	r3, [sp, #0]
 8009dd0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009dd4:	68f8      	ldr	r0, [r7, #12]
 8009dd6:	f002 f8eb 	bl	800bfb0 <I2C_TransferConfig>
 8009dda:	e00f      	b.n	8009dfc <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8009ddc:	68fb      	ldr	r3, [r7, #12]
 8009dde:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009de0:	b29a      	uxth	r2, r3
 8009de2:	68fb      	ldr	r3, [r7, #12]
 8009de4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8009de6:	68fb      	ldr	r3, [r7, #12]
 8009de8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009dea:	b2da      	uxtb	r2, r3
 8009dec:	8979      	ldrh	r1, [r7, #10]
 8009dee:	2300      	movs	r3, #0
 8009df0:	9300      	str	r3, [sp, #0]
 8009df2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009df6:	68f8      	ldr	r0, [r7, #12]
 8009df8:	f002 f8da 	bl	800bfb0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8009dfc:	68fb      	ldr	r3, [r7, #12]
 8009dfe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009e00:	b29b      	uxth	r3, r3
 8009e02:	2b00      	cmp	r3, #0
 8009e04:	d19a      	bne.n	8009d3c <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009e06:	697a      	ldr	r2, [r7, #20]
 8009e08:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009e0a:	68f8      	ldr	r0, [r7, #12]
 8009e0c:	f001 ffad 	bl	800bd6a <I2C_WaitOnSTOPFlagUntilTimeout>
 8009e10:	4603      	mov	r3, r0
 8009e12:	2b00      	cmp	r3, #0
 8009e14:	d001      	beq.n	8009e1a <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8009e16:	2301      	movs	r3, #1
 8009e18:	e01a      	b.n	8009e50 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009e1a:	68fb      	ldr	r3, [r7, #12]
 8009e1c:	681b      	ldr	r3, [r3, #0]
 8009e1e:	2220      	movs	r2, #32
 8009e20:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8009e22:	68fb      	ldr	r3, [r7, #12]
 8009e24:	681b      	ldr	r3, [r3, #0]
 8009e26:	6859      	ldr	r1, [r3, #4]
 8009e28:	68fb      	ldr	r3, [r7, #12]
 8009e2a:	681a      	ldr	r2, [r3, #0]
 8009e2c:	4b0b      	ldr	r3, [pc, #44]	@ (8009e5c <HAL_I2C_Mem_Read+0x230>)
 8009e2e:	400b      	ands	r3, r1
 8009e30:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8009e32:	68fb      	ldr	r3, [r7, #12]
 8009e34:	2220      	movs	r2, #32
 8009e36:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8009e3a:	68fb      	ldr	r3, [r7, #12]
 8009e3c:	2200      	movs	r2, #0
 8009e3e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009e42:	68fb      	ldr	r3, [r7, #12]
 8009e44:	2200      	movs	r2, #0
 8009e46:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8009e4a:	2300      	movs	r3, #0
 8009e4c:	e000      	b.n	8009e50 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8009e4e:	2302      	movs	r3, #2
  }
}
 8009e50:	4618      	mov	r0, r3
 8009e52:	3718      	adds	r7, #24
 8009e54:	46bd      	mov	sp, r7
 8009e56:	bd80      	pop	{r7, pc}
 8009e58:	80002400 	.word	0x80002400
 8009e5c:	fe00e800 	.word	0xfe00e800

08009e60 <HAL_I2C_Mem_Write_IT>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                       uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8009e60:	b580      	push	{r7, lr}
 8009e62:	b086      	sub	sp, #24
 8009e64:	af02      	add	r7, sp, #8
 8009e66:	60f8      	str	r0, [r7, #12]
 8009e68:	4608      	mov	r0, r1
 8009e6a:	4611      	mov	r1, r2
 8009e6c:	461a      	mov	r2, r3
 8009e6e:	4603      	mov	r3, r0
 8009e70:	817b      	strh	r3, [r7, #10]
 8009e72:	460b      	mov	r3, r1
 8009e74:	813b      	strh	r3, [r7, #8]
 8009e76:	4613      	mov	r3, r2
 8009e78:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009e7a:	68fb      	ldr	r3, [r7, #12]
 8009e7c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009e80:	b2db      	uxtb	r3, r3
 8009e82:	2b20      	cmp	r3, #32
 8009e84:	d16a      	bne.n	8009f5c <HAL_I2C_Mem_Write_IT+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8009e86:	69bb      	ldr	r3, [r7, #24]
 8009e88:	2b00      	cmp	r3, #0
 8009e8a:	d002      	beq.n	8009e92 <HAL_I2C_Mem_Write_IT+0x32>
 8009e8c:	8bbb      	ldrh	r3, [r7, #28]
 8009e8e:	2b00      	cmp	r3, #0
 8009e90:	d105      	bne.n	8009e9e <HAL_I2C_Mem_Write_IT+0x3e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8009e92:	68fb      	ldr	r3, [r7, #12]
 8009e94:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009e98:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8009e9a:	2301      	movs	r3, #1
 8009e9c:	e05f      	b.n	8009f5e <HAL_I2C_Mem_Write_IT+0xfe>
    }

    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8009e9e:	68fb      	ldr	r3, [r7, #12]
 8009ea0:	681b      	ldr	r3, [r3, #0]
 8009ea2:	699b      	ldr	r3, [r3, #24]
 8009ea4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009ea8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009eac:	d101      	bne.n	8009eb2 <HAL_I2C_Mem_Write_IT+0x52>
    {
      return HAL_BUSY;
 8009eae:	2302      	movs	r3, #2
 8009eb0:	e055      	b.n	8009f5e <HAL_I2C_Mem_Write_IT+0xfe>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009eb2:	68fb      	ldr	r3, [r7, #12]
 8009eb4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009eb8:	2b01      	cmp	r3, #1
 8009eba:	d101      	bne.n	8009ec0 <HAL_I2C_Mem_Write_IT+0x60>
 8009ebc:	2302      	movs	r3, #2
 8009ebe:	e04e      	b.n	8009f5e <HAL_I2C_Mem_Write_IT+0xfe>
 8009ec0:	68fb      	ldr	r3, [r7, #12]
 8009ec2:	2201      	movs	r2, #1
 8009ec4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8009ec8:	68fb      	ldr	r3, [r7, #12]
 8009eca:	2221      	movs	r2, #33	@ 0x21
 8009ecc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MEM;
 8009ed0:	68fb      	ldr	r3, [r7, #12]
 8009ed2:	2240      	movs	r2, #64	@ 0x40
 8009ed4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8009ed8:	68fb      	ldr	r3, [r7, #12]
 8009eda:	2200      	movs	r2, #0
 8009edc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->XferSize    = 0U;
 8009ede:	68fb      	ldr	r3, [r7, #12]
 8009ee0:	2200      	movs	r2, #0
 8009ee2:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->pBuffPtr    = pData;
 8009ee4:	68fb      	ldr	r3, [r7, #12]
 8009ee6:	69ba      	ldr	r2, [r7, #24]
 8009ee8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8009eea:	68fb      	ldr	r3, [r7, #12]
 8009eec:	8bba      	ldrh	r2, [r7, #28]
 8009eee:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8009ef0:	68fb      	ldr	r3, [r7, #12]
 8009ef2:	4a1d      	ldr	r2, [pc, #116]	@ (8009f68 <HAL_I2C_Mem_Write_IT+0x108>)
 8009ef4:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Mem_ISR_IT;
 8009ef6:	68fb      	ldr	r3, [r7, #12]
 8009ef8:	4a1c      	ldr	r2, [pc, #112]	@ (8009f6c <HAL_I2C_Mem_Write_IT+0x10c>)
 8009efa:	635a      	str	r2, [r3, #52]	@ 0x34
    hi2c->Devaddress  = DevAddress;
 8009efc:	897a      	ldrh	r2, [r7, #10]
 8009efe:	68fb      	ldr	r3, [r7, #12]
 8009f00:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* If Memory address size is 8Bit */
    if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8009f02:	88fb      	ldrh	r3, [r7, #6]
 8009f04:	2b01      	cmp	r3, #1
 8009f06:	d109      	bne.n	8009f1c <HAL_I2C_Mem_Write_IT+0xbc>
    {
      /* Prefetch Memory Address */
      hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8009f08:	893b      	ldrh	r3, [r7, #8]
 8009f0a:	b2da      	uxtb	r2, r3
 8009f0c:	68fb      	ldr	r3, [r7, #12]
 8009f0e:	681b      	ldr	r3, [r3, #0]
 8009f10:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Reset Memaddress content */
      hi2c->Memaddress = 0xFFFFFFFFU;
 8009f12:	68fb      	ldr	r3, [r7, #12]
 8009f14:	f04f 32ff 	mov.w	r2, #4294967295
 8009f18:	651a      	str	r2, [r3, #80]	@ 0x50
 8009f1a:	e00b      	b.n	8009f34 <HAL_I2C_Mem_Write_IT+0xd4>
    }
    /* If Memory address size is 16Bit */
    else
    {
      /* Prefetch Memory Address (MSB part, LSB will be manage through interrupt) */
      hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8009f1c:	893b      	ldrh	r3, [r7, #8]
 8009f1e:	0a1b      	lsrs	r3, r3, #8
 8009f20:	b29b      	uxth	r3, r3
 8009f22:	b2da      	uxtb	r2, r3
 8009f24:	68fb      	ldr	r3, [r7, #12]
 8009f26:	681b      	ldr	r3, [r3, #0]
 8009f28:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Prepare Memaddress buffer for LSB part */
      hi2c->Memaddress = I2C_MEM_ADD_LSB(MemAddress);
 8009f2a:	893b      	ldrh	r3, [r7, #8]
 8009f2c:	b2db      	uxtb	r3, r3
 8009f2e:	461a      	mov	r2, r3
 8009f30:	68fb      	ldr	r3, [r7, #12]
 8009f32:	651a      	str	r2, [r3, #80]	@ 0x50
    }
    /* Send Slave Address and Memory Address */
    I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8009f34:	88fb      	ldrh	r3, [r7, #6]
 8009f36:	b2da      	uxtb	r2, r3
 8009f38:	8979      	ldrh	r1, [r7, #10]
 8009f3a:	4b0d      	ldr	r3, [pc, #52]	@ (8009f70 <HAL_I2C_Mem_Write_IT+0x110>)
 8009f3c:	9300      	str	r3, [sp, #0]
 8009f3e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009f42:	68f8      	ldr	r0, [r7, #12]
 8009f44:	f002 f834 	bl	800bfb0 <I2C_TransferConfig>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009f48:	68fb      	ldr	r3, [r7, #12]
 8009f4a:	2200      	movs	r2, #0
 8009f4c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Enable ERR, TC, STOP, NACK, TXI interrupt */
    /* possible to enable all of these */
    /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
      I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
    I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 8009f50:	2101      	movs	r1, #1
 8009f52:	68f8      	ldr	r0, [r7, #12]
 8009f54:	f002 f85e 	bl	800c014 <I2C_Enable_IRQ>

    return HAL_OK;
 8009f58:	2300      	movs	r3, #0
 8009f5a:	e000      	b.n	8009f5e <HAL_I2C_Mem_Write_IT+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8009f5c:	2302      	movs	r3, #2
  }
}
 8009f5e:	4618      	mov	r0, r3
 8009f60:	3710      	adds	r7, #16
 8009f62:	46bd      	mov	sp, r7
 8009f64:	bd80      	pop	{r7, pc}
 8009f66:	bf00      	nop
 8009f68:	ffff0000 	.word	0xffff0000
 8009f6c:	0800a321 	.word	0x0800a321
 8009f70:	80002000 	.word	0x80002000

08009f74 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8009f74:	b580      	push	{r7, lr}
 8009f76:	b08a      	sub	sp, #40	@ 0x28
 8009f78:	af02      	add	r7, sp, #8
 8009f7a:	60f8      	str	r0, [r7, #12]
 8009f7c:	607a      	str	r2, [r7, #4]
 8009f7e:	603b      	str	r3, [r7, #0]
 8009f80:	460b      	mov	r3, r1
 8009f82:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8009f84:	2300      	movs	r3, #0
 8009f86:	617b      	str	r3, [r7, #20]

  HAL_StatusTypeDef status = HAL_OK;
 8009f88:	2300      	movs	r3, #0
 8009f8a:	77fb      	strb	r3, [r7, #31]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009f8c:	68fb      	ldr	r3, [r7, #12]
 8009f8e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009f92:	b2db      	uxtb	r3, r3
 8009f94:	2b20      	cmp	r3, #32
 8009f96:	f040 80e9 	bne.w	800a16c <HAL_I2C_IsDeviceReady+0x1f8>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8009f9a:	68fb      	ldr	r3, [r7, #12]
 8009f9c:	681b      	ldr	r3, [r3, #0]
 8009f9e:	699b      	ldr	r3, [r3, #24]
 8009fa0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009fa4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009fa8:	d101      	bne.n	8009fae <HAL_I2C_IsDeviceReady+0x3a>
    {
      return HAL_BUSY;
 8009faa:	2302      	movs	r3, #2
 8009fac:	e0df      	b.n	800a16e <HAL_I2C_IsDeviceReady+0x1fa>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009fae:	68fb      	ldr	r3, [r7, #12]
 8009fb0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009fb4:	2b01      	cmp	r3, #1
 8009fb6:	d101      	bne.n	8009fbc <HAL_I2C_IsDeviceReady+0x48>
 8009fb8:	2302      	movs	r3, #2
 8009fba:	e0d8      	b.n	800a16e <HAL_I2C_IsDeviceReady+0x1fa>
 8009fbc:	68fb      	ldr	r3, [r7, #12]
 8009fbe:	2201      	movs	r2, #1
 8009fc0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8009fc4:	68fb      	ldr	r3, [r7, #12]
 8009fc6:	2224      	movs	r2, #36	@ 0x24
 8009fc8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009fcc:	68fb      	ldr	r3, [r7, #12]
 8009fce:	2200      	movs	r2, #0
 8009fd0:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8009fd2:	68fb      	ldr	r3, [r7, #12]
 8009fd4:	68db      	ldr	r3, [r3, #12]
 8009fd6:	2b01      	cmp	r3, #1
 8009fd8:	d105      	bne.n	8009fe6 <HAL_I2C_IsDeviceReady+0x72>
 8009fda:	897b      	ldrh	r3, [r7, #10]
 8009fdc:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8009fe0:	4b65      	ldr	r3, [pc, #404]	@ (800a178 <HAL_I2C_IsDeviceReady+0x204>)
 8009fe2:	4313      	orrs	r3, r2
 8009fe4:	e004      	b.n	8009ff0 <HAL_I2C_IsDeviceReady+0x7c>
 8009fe6:	897b      	ldrh	r3, [r7, #10]
 8009fe8:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8009fec:	4b63      	ldr	r3, [pc, #396]	@ (800a17c <HAL_I2C_IsDeviceReady+0x208>)
 8009fee:	4313      	orrs	r3, r2
 8009ff0:	68fa      	ldr	r2, [r7, #12]
 8009ff2:	6812      	ldr	r2, [r2, #0]
 8009ff4:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8009ff6:	f7fc fb81 	bl	80066fc <HAL_GetTick>
 8009ffa:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8009ffc:	68fb      	ldr	r3, [r7, #12]
 8009ffe:	681b      	ldr	r3, [r3, #0]
 800a000:	699b      	ldr	r3, [r3, #24]
 800a002:	f003 0320 	and.w	r3, r3, #32
 800a006:	2b20      	cmp	r3, #32
 800a008:	bf0c      	ite	eq
 800a00a:	2301      	moveq	r3, #1
 800a00c:	2300      	movne	r3, #0
 800a00e:	b2db      	uxtb	r3, r3
 800a010:	77bb      	strb	r3, [r7, #30]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800a012:	68fb      	ldr	r3, [r7, #12]
 800a014:	681b      	ldr	r3, [r3, #0]
 800a016:	699b      	ldr	r3, [r3, #24]
 800a018:	f003 0310 	and.w	r3, r3, #16
 800a01c:	2b10      	cmp	r3, #16
 800a01e:	bf0c      	ite	eq
 800a020:	2301      	moveq	r3, #1
 800a022:	2300      	movne	r3, #0
 800a024:	b2db      	uxtb	r3, r3
 800a026:	777b      	strb	r3, [r7, #29]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 800a028:	e034      	b.n	800a094 <HAL_I2C_IsDeviceReady+0x120>
      {
        if (Timeout != HAL_MAX_DELAY)
 800a02a:	683b      	ldr	r3, [r7, #0]
 800a02c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a030:	d01a      	beq.n	800a068 <HAL_I2C_IsDeviceReady+0xf4>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800a032:	f7fc fb63 	bl	80066fc <HAL_GetTick>
 800a036:	4602      	mov	r2, r0
 800a038:	69bb      	ldr	r3, [r7, #24]
 800a03a:	1ad3      	subs	r3, r2, r3
 800a03c:	683a      	ldr	r2, [r7, #0]
 800a03e:	429a      	cmp	r2, r3
 800a040:	d302      	bcc.n	800a048 <HAL_I2C_IsDeviceReady+0xd4>
 800a042:	683b      	ldr	r3, [r7, #0]
 800a044:	2b00      	cmp	r3, #0
 800a046:	d10f      	bne.n	800a068 <HAL_I2C_IsDeviceReady+0xf4>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 800a048:	68fb      	ldr	r3, [r7, #12]
 800a04a:	2220      	movs	r2, #32
 800a04c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a050:	68fb      	ldr	r3, [r7, #12]
 800a052:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a054:	f043 0220 	orr.w	r2, r3, #32
 800a058:	68fb      	ldr	r3, [r7, #12]
 800a05a:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 800a05c:	68fb      	ldr	r3, [r7, #12]
 800a05e:	2200      	movs	r2, #0
 800a060:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 800a064:	2301      	movs	r3, #1
 800a066:	e082      	b.n	800a16e <HAL_I2C_IsDeviceReady+0x1fa>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 800a068:	68fb      	ldr	r3, [r7, #12]
 800a06a:	681b      	ldr	r3, [r3, #0]
 800a06c:	699b      	ldr	r3, [r3, #24]
 800a06e:	f003 0320 	and.w	r3, r3, #32
 800a072:	2b20      	cmp	r3, #32
 800a074:	bf0c      	ite	eq
 800a076:	2301      	moveq	r3, #1
 800a078:	2300      	movne	r3, #0
 800a07a:	b2db      	uxtb	r3, r3
 800a07c:	77bb      	strb	r3, [r7, #30]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800a07e:	68fb      	ldr	r3, [r7, #12]
 800a080:	681b      	ldr	r3, [r3, #0]
 800a082:	699b      	ldr	r3, [r3, #24]
 800a084:	f003 0310 	and.w	r3, r3, #16
 800a088:	2b10      	cmp	r3, #16
 800a08a:	bf0c      	ite	eq
 800a08c:	2301      	moveq	r3, #1
 800a08e:	2300      	movne	r3, #0
 800a090:	b2db      	uxtb	r3, r3
 800a092:	777b      	strb	r3, [r7, #29]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 800a094:	7fbb      	ldrb	r3, [r7, #30]
 800a096:	2b00      	cmp	r3, #0
 800a098:	d102      	bne.n	800a0a0 <HAL_I2C_IsDeviceReady+0x12c>
 800a09a:	7f7b      	ldrb	r3, [r7, #29]
 800a09c:	2b00      	cmp	r3, #0
 800a09e:	d0c4      	beq.n	800a02a <HAL_I2C_IsDeviceReady+0xb6>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 800a0a0:	68fb      	ldr	r3, [r7, #12]
 800a0a2:	681b      	ldr	r3, [r3, #0]
 800a0a4:	699b      	ldr	r3, [r3, #24]
 800a0a6:	f003 0310 	and.w	r3, r3, #16
 800a0aa:	2b10      	cmp	r3, #16
 800a0ac:	d027      	beq.n	800a0fe <HAL_I2C_IsDeviceReady+0x18a>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800a0ae:	69bb      	ldr	r3, [r7, #24]
 800a0b0:	9300      	str	r3, [sp, #0]
 800a0b2:	683b      	ldr	r3, [r7, #0]
 800a0b4:	2200      	movs	r2, #0
 800a0b6:	2120      	movs	r1, #32
 800a0b8:	68f8      	ldr	r0, [r7, #12]
 800a0ba:	f001 fdb6 	bl	800bc2a <I2C_WaitOnFlagUntilTimeout>
 800a0be:	4603      	mov	r3, r0
 800a0c0:	2b00      	cmp	r3, #0
 800a0c2:	d00e      	beq.n	800a0e2 <HAL_I2C_IsDeviceReady+0x16e>
        {
          /* A non acknowledge appear during STOP Flag waiting process, a new trial must be performed */
          if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800a0c4:	68fb      	ldr	r3, [r7, #12]
 800a0c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a0c8:	2b04      	cmp	r3, #4
 800a0ca:	d107      	bne.n	800a0dc <HAL_I2C_IsDeviceReady+0x168>
          {
            /* Clear STOP Flag */
            __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a0cc:	68fb      	ldr	r3, [r7, #12]
 800a0ce:	681b      	ldr	r3, [r3, #0]
 800a0d0:	2220      	movs	r2, #32
 800a0d2:	61da      	str	r2, [r3, #28]

            /* Reset the error code for next trial */
            hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a0d4:	68fb      	ldr	r3, [r7, #12]
 800a0d6:	2200      	movs	r2, #0
 800a0d8:	645a      	str	r2, [r3, #68]	@ 0x44
 800a0da:	e026      	b.n	800a12a <HAL_I2C_IsDeviceReady+0x1b6>
          }
          else
          {
            status = HAL_ERROR;
 800a0dc:	2301      	movs	r3, #1
 800a0de:	77fb      	strb	r3, [r7, #31]
 800a0e0:	e023      	b.n	800a12a <HAL_I2C_IsDeviceReady+0x1b6>
        else
        {
          /* A acknowledge appear during STOP Flag waiting process, this mean that device respond to its address */

          /* Clear STOP Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a0e2:	68fb      	ldr	r3, [r7, #12]
 800a0e4:	681b      	ldr	r3, [r3, #0]
 800a0e6:	2220      	movs	r2, #32
 800a0e8:	61da      	str	r2, [r3, #28]

          /* Device is ready */
          hi2c->State = HAL_I2C_STATE_READY;
 800a0ea:	68fb      	ldr	r3, [r7, #12]
 800a0ec:	2220      	movs	r2, #32
 800a0ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800a0f2:	68fb      	ldr	r3, [r7, #12]
 800a0f4:	2200      	movs	r2, #0
 800a0f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_OK;
 800a0fa:	2300      	movs	r3, #0
 800a0fc:	e037      	b.n	800a16e <HAL_I2C_IsDeviceReady+0x1fa>
      {
        /* A non acknowledge is detected, this mean that device not respond to its address,
           a new trial must be performed */

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a0fe:	68fb      	ldr	r3, [r7, #12]
 800a100:	681b      	ldr	r3, [r3, #0]
 800a102:	2210      	movs	r2, #16
 800a104:	61da      	str	r2, [r3, #28]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800a106:	69bb      	ldr	r3, [r7, #24]
 800a108:	9300      	str	r3, [sp, #0]
 800a10a:	683b      	ldr	r3, [r7, #0]
 800a10c:	2200      	movs	r2, #0
 800a10e:	2120      	movs	r1, #32
 800a110:	68f8      	ldr	r0, [r7, #12]
 800a112:	f001 fd8a 	bl	800bc2a <I2C_WaitOnFlagUntilTimeout>
 800a116:	4603      	mov	r3, r0
 800a118:	2b00      	cmp	r3, #0
 800a11a:	d002      	beq.n	800a122 <HAL_I2C_IsDeviceReady+0x1ae>
        {
          status = HAL_ERROR;
 800a11c:	2301      	movs	r3, #1
 800a11e:	77fb      	strb	r3, [r7, #31]
 800a120:	e003      	b.n	800a12a <HAL_I2C_IsDeviceReady+0x1b6>
        }
        else
        {
          /* Clear STOP Flag, auto generated with autoend*/
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a122:	68fb      	ldr	r3, [r7, #12]
 800a124:	681b      	ldr	r3, [r3, #0]
 800a126:	2220      	movs	r2, #32
 800a128:	61da      	str	r2, [r3, #28]
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800a12a:	697b      	ldr	r3, [r7, #20]
 800a12c:	3301      	adds	r3, #1
 800a12e:	617b      	str	r3, [r7, #20]

      if ((I2C_Trials < Trials) && (status == HAL_ERROR))
 800a130:	697b      	ldr	r3, [r7, #20]
 800a132:	687a      	ldr	r2, [r7, #4]
 800a134:	429a      	cmp	r2, r3
 800a136:	d904      	bls.n	800a142 <HAL_I2C_IsDeviceReady+0x1ce>
 800a138:	7ffb      	ldrb	r3, [r7, #31]
 800a13a:	2b01      	cmp	r3, #1
 800a13c:	d101      	bne.n	800a142 <HAL_I2C_IsDeviceReady+0x1ce>
      {
        status = HAL_OK;
 800a13e:	2300      	movs	r3, #0
 800a140:	77fb      	strb	r3, [r7, #31]
      }

    } while (I2C_Trials < Trials);
 800a142:	697b      	ldr	r3, [r7, #20]
 800a144:	687a      	ldr	r2, [r7, #4]
 800a146:	429a      	cmp	r2, r3
 800a148:	f63f af43 	bhi.w	8009fd2 <HAL_I2C_IsDeviceReady+0x5e>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 800a14c:	68fb      	ldr	r3, [r7, #12]
 800a14e:	2220      	movs	r2, #32
 800a150:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a154:	68fb      	ldr	r3, [r7, #12]
 800a156:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a158:	f043 0220 	orr.w	r2, r3, #32
 800a15c:	68fb      	ldr	r3, [r7, #12]
 800a15e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a160:	68fb      	ldr	r3, [r7, #12]
 800a162:	2200      	movs	r2, #0
 800a164:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 800a168:	2301      	movs	r3, #1
 800a16a:	e000      	b.n	800a16e <HAL_I2C_IsDeviceReady+0x1fa>
  }
  else
  {
    return HAL_BUSY;
 800a16c:	2302      	movs	r3, #2
  }
}
 800a16e:	4618      	mov	r0, r3
 800a170:	3720      	adds	r7, #32
 800a172:	46bd      	mov	sp, r7
 800a174:	bd80      	pop	{r7, pc}
 800a176:	bf00      	nop
 800a178:	02002000 	.word	0x02002000
 800a17c:	02002800 	.word	0x02002800

0800a180 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 800a180:	b580      	push	{r7, lr}
 800a182:	b084      	sub	sp, #16
 800a184:	af00      	add	r7, sp, #0
 800a186:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	681b      	ldr	r3, [r3, #0]
 800a18c:	699b      	ldr	r3, [r3, #24]
 800a18e:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	681b      	ldr	r3, [r3, #0]
 800a194:	681b      	ldr	r3, [r3, #0]
 800a196:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a19c:	2b00      	cmp	r3, #0
 800a19e:	d005      	beq.n	800a1ac <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a1a4:	68ba      	ldr	r2, [r7, #8]
 800a1a6:	68f9      	ldr	r1, [r7, #12]
 800a1a8:	6878      	ldr	r0, [r7, #4]
 800a1aa:	4798      	blx	r3
  }
}
 800a1ac:	bf00      	nop
 800a1ae:	3710      	adds	r7, #16
 800a1b0:	46bd      	mov	sp, r7
 800a1b2:	bd80      	pop	{r7, pc}

0800a1b4 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800a1b4:	b580      	push	{r7, lr}
 800a1b6:	b086      	sub	sp, #24
 800a1b8:	af00      	add	r7, sp, #0
 800a1ba:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	681b      	ldr	r3, [r3, #0]
 800a1c0:	699b      	ldr	r3, [r3, #24]
 800a1c2:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	681b      	ldr	r3, [r3, #0]
 800a1c8:	681b      	ldr	r3, [r3, #0]
 800a1ca:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 800a1cc:	697b      	ldr	r3, [r7, #20]
 800a1ce:	0a1b      	lsrs	r3, r3, #8
 800a1d0:	f003 0301 	and.w	r3, r3, #1
 800a1d4:	2b00      	cmp	r3, #0
 800a1d6:	d010      	beq.n	800a1fa <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800a1d8:	693b      	ldr	r3, [r7, #16]
 800a1da:	09db      	lsrs	r3, r3, #7
 800a1dc:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 800a1e0:	2b00      	cmp	r3, #0
 800a1e2:	d00a      	beq.n	800a1fa <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a1e8:	f043 0201 	orr.w	r2, r3, #1
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	681b      	ldr	r3, [r3, #0]
 800a1f4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800a1f8:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800a1fa:	697b      	ldr	r3, [r7, #20]
 800a1fc:	0a9b      	lsrs	r3, r3, #10
 800a1fe:	f003 0301 	and.w	r3, r3, #1
 800a202:	2b00      	cmp	r3, #0
 800a204:	d010      	beq.n	800a228 <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800a206:	693b      	ldr	r3, [r7, #16]
 800a208:	09db      	lsrs	r3, r3, #7
 800a20a:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800a20e:	2b00      	cmp	r3, #0
 800a210:	d00a      	beq.n	800a228 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a216:	f043 0208 	orr.w	r2, r3, #8
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	681b      	ldr	r3, [r3, #0]
 800a222:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800a226:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 800a228:	697b      	ldr	r3, [r7, #20]
 800a22a:	0a5b      	lsrs	r3, r3, #9
 800a22c:	f003 0301 	and.w	r3, r3, #1
 800a230:	2b00      	cmp	r3, #0
 800a232:	d010      	beq.n	800a256 <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800a234:	693b      	ldr	r3, [r7, #16]
 800a236:	09db      	lsrs	r3, r3, #7
 800a238:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 800a23c:	2b00      	cmp	r3, #0
 800a23e:	d00a      	beq.n	800a256 <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a244:	f043 0202 	orr.w	r2, r3, #2
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a254:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a25a:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 800a25c:	68fb      	ldr	r3, [r7, #12]
 800a25e:	f003 030b 	and.w	r3, r3, #11
 800a262:	2b00      	cmp	r3, #0
 800a264:	d003      	beq.n	800a26e <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 800a266:	68f9      	ldr	r1, [r7, #12]
 800a268:	6878      	ldr	r0, [r7, #4]
 800a26a:	f001 fb85 	bl	800b978 <I2C_ITError>
  }
}
 800a26e:	bf00      	nop
 800a270:	3718      	adds	r7, #24
 800a272:	46bd      	mov	sp, r7
 800a274:	bd80      	pop	{r7, pc}

0800a276 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800a276:	b480      	push	{r7}
 800a278:	b083      	sub	sp, #12
 800a27a:	af00      	add	r7, sp, #0
 800a27c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 800a27e:	bf00      	nop
 800a280:	370c      	adds	r7, #12
 800a282:	46bd      	mov	sp, r7
 800a284:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a288:	4770      	bx	lr

0800a28a <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800a28a:	b480      	push	{r7}
 800a28c:	b083      	sub	sp, #12
 800a28e:	af00      	add	r7, sp, #0
 800a290:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 800a292:	bf00      	nop
 800a294:	370c      	adds	r7, #12
 800a296:	46bd      	mov	sp, r7
 800a298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a29c:	4770      	bx	lr

0800a29e <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800a29e:	b480      	push	{r7}
 800a2a0:	b083      	sub	sp, #12
 800a2a2:	af00      	add	r7, sp, #0
 800a2a4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800a2a6:	bf00      	nop
 800a2a8:	370c      	adds	r7, #12
 800a2aa:	46bd      	mov	sp, r7
 800a2ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2b0:	4770      	bx	lr

0800a2b2 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800a2b2:	b480      	push	{r7}
 800a2b4:	b083      	sub	sp, #12
 800a2b6:	af00      	add	r7, sp, #0
 800a2b8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800a2ba:	bf00      	nop
 800a2bc:	370c      	adds	r7, #12
 800a2be:	46bd      	mov	sp, r7
 800a2c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2c4:	4770      	bx	lr

0800a2c6 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800a2c6:	b480      	push	{r7}
 800a2c8:	b083      	sub	sp, #12
 800a2ca:	af00      	add	r7, sp, #0
 800a2cc:	6078      	str	r0, [r7, #4]
 800a2ce:	460b      	mov	r3, r1
 800a2d0:	70fb      	strb	r3, [r7, #3]
 800a2d2:	4613      	mov	r3, r2
 800a2d4:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 800a2d6:	bf00      	nop
 800a2d8:	370c      	adds	r7, #12
 800a2da:	46bd      	mov	sp, r7
 800a2dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2e0:	4770      	bx	lr

0800a2e2 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800a2e2:	b480      	push	{r7}
 800a2e4:	b083      	sub	sp, #12
 800a2e6:	af00      	add	r7, sp, #0
 800a2e8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 800a2ea:	bf00      	nop
 800a2ec:	370c      	adds	r7, #12
 800a2ee:	46bd      	mov	sp, r7
 800a2f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2f4:	4770      	bx	lr

0800a2f6 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800a2f6:	b480      	push	{r7}
 800a2f8:	b083      	sub	sp, #12
 800a2fa:	af00      	add	r7, sp, #0
 800a2fc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 800a2fe:	bf00      	nop
 800a300:	370c      	adds	r7, #12
 800a302:	46bd      	mov	sp, r7
 800a304:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a308:	4770      	bx	lr

0800a30a <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800a30a:	b480      	push	{r7}
 800a30c:	b083      	sub	sp, #12
 800a30e:	af00      	add	r7, sp, #0
 800a310:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 800a312:	bf00      	nop
 800a314:	370c      	adds	r7, #12
 800a316:	46bd      	mov	sp, r7
 800a318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a31c:	4770      	bx	lr
	...

0800a320 <I2C_Mem_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                        uint32_t ITSources)
{
 800a320:	b580      	push	{r7, lr}
 800a322:	b088      	sub	sp, #32
 800a324:	af02      	add	r7, sp, #8
 800a326:	60f8      	str	r0, [r7, #12]
 800a328:	60b9      	str	r1, [r7, #8]
 800a32a:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 800a32c:	4b93      	ldr	r3, [pc, #588]	@ (800a57c <I2C_Mem_ISR_IT+0x25c>)
 800a32e:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 800a330:	68bb      	ldr	r3, [r7, #8]
 800a332:	613b      	str	r3, [r7, #16]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 800a334:	68fb      	ldr	r3, [r7, #12]
 800a336:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a33a:	2b01      	cmp	r3, #1
 800a33c:	d101      	bne.n	800a342 <I2C_Mem_ISR_IT+0x22>
 800a33e:	2302      	movs	r3, #2
 800a340:	e118      	b.n	800a574 <I2C_Mem_ISR_IT+0x254>
 800a342:	68fb      	ldr	r3, [r7, #12]
 800a344:	2201      	movs	r2, #1
 800a346:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800a34a:	693b      	ldr	r3, [r7, #16]
 800a34c:	091b      	lsrs	r3, r3, #4
 800a34e:	f003 0301 	and.w	r3, r3, #1
 800a352:	2b00      	cmp	r3, #0
 800a354:	d013      	beq.n	800a37e <I2C_Mem_ISR_IT+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	091b      	lsrs	r3, r3, #4
 800a35a:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800a35e:	2b00      	cmp	r3, #0
 800a360:	d00d      	beq.n	800a37e <I2C_Mem_ISR_IT+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a362:	68fb      	ldr	r3, [r7, #12]
 800a364:	681b      	ldr	r3, [r3, #0]
 800a366:	2210      	movs	r2, #16
 800a368:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800a36a:	68fb      	ldr	r3, [r7, #12]
 800a36c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a36e:	f043 0204 	orr.w	r2, r3, #4
 800a372:	68fb      	ldr	r3, [r7, #12]
 800a374:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800a376:	68f8      	ldr	r0, [r7, #12]
 800a378:	f001 fc15 	bl	800bba6 <I2C_Flush_TXDR>
 800a37c:	e0e5      	b.n	800a54a <I2C_Mem_ISR_IT+0x22a>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800a37e:	693b      	ldr	r3, [r7, #16]
 800a380:	089b      	lsrs	r3, r3, #2
 800a382:	f003 0301 	and.w	r3, r3, #1
 800a386:	2b00      	cmp	r3, #0
 800a388:	d023      	beq.n	800a3d2 <I2C_Mem_ISR_IT+0xb2>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	089b      	lsrs	r3, r3, #2
 800a38e:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800a392:	2b00      	cmp	r3, #0
 800a394:	d01d      	beq.n	800a3d2 <I2C_Mem_ISR_IT+0xb2>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800a396:	693b      	ldr	r3, [r7, #16]
 800a398:	f023 0304 	bic.w	r3, r3, #4
 800a39c:	613b      	str	r3, [r7, #16]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800a39e:	68fb      	ldr	r3, [r7, #12]
 800a3a0:	681b      	ldr	r3, [r3, #0]
 800a3a2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a3a4:	68fb      	ldr	r3, [r7, #12]
 800a3a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a3a8:	b2d2      	uxtb	r2, r2
 800a3aa:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800a3ac:	68fb      	ldr	r3, [r7, #12]
 800a3ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a3b0:	1c5a      	adds	r2, r3, #1
 800a3b2:	68fb      	ldr	r3, [r7, #12]
 800a3b4:	625a      	str	r2, [r3, #36]	@ 0x24

    hi2c->XferSize--;
 800a3b6:	68fb      	ldr	r3, [r7, #12]
 800a3b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a3ba:	3b01      	subs	r3, #1
 800a3bc:	b29a      	uxth	r2, r3
 800a3be:	68fb      	ldr	r3, [r7, #12]
 800a3c0:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferCount--;
 800a3c2:	68fb      	ldr	r3, [r7, #12]
 800a3c4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a3c6:	b29b      	uxth	r3, r3
 800a3c8:	3b01      	subs	r3, #1
 800a3ca:	b29a      	uxth	r2, r3
 800a3cc:	68fb      	ldr	r3, [r7, #12]
 800a3ce:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800a3d0:	e0bb      	b.n	800a54a <I2C_Mem_ISR_IT+0x22a>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800a3d2:	693b      	ldr	r3, [r7, #16]
 800a3d4:	085b      	lsrs	r3, r3, #1
 800a3d6:	f003 0301 	and.w	r3, r3, #1
 800a3da:	2b00      	cmp	r3, #0
 800a3dc:	d02d      	beq.n	800a43a <I2C_Mem_ISR_IT+0x11a>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	085b      	lsrs	r3, r3, #1
 800a3e2:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800a3e6:	2b00      	cmp	r3, #0
 800a3e8:	d027      	beq.n	800a43a <I2C_Mem_ISR_IT+0x11a>
  {
    if (hi2c->Memaddress == 0xFFFFFFFFU)
 800a3ea:	68fb      	ldr	r3, [r7, #12]
 800a3ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a3ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a3f2:	d118      	bne.n	800a426 <I2C_Mem_ISR_IT+0x106>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800a3f4:	68fb      	ldr	r3, [r7, #12]
 800a3f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a3f8:	781a      	ldrb	r2, [r3, #0]
 800a3fa:	68fb      	ldr	r3, [r7, #12]
 800a3fc:	681b      	ldr	r3, [r3, #0]
 800a3fe:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800a400:	68fb      	ldr	r3, [r7, #12]
 800a402:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a404:	1c5a      	adds	r2, r3, #1
 800a406:	68fb      	ldr	r3, [r7, #12]
 800a408:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800a40a:	68fb      	ldr	r3, [r7, #12]
 800a40c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a40e:	3b01      	subs	r3, #1
 800a410:	b29a      	uxth	r2, r3
 800a412:	68fb      	ldr	r3, [r7, #12]
 800a414:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800a416:	68fb      	ldr	r3, [r7, #12]
 800a418:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a41a:	b29b      	uxth	r3, r3
 800a41c:	3b01      	subs	r3, #1
 800a41e:	b29a      	uxth	r2, r3
 800a420:	68fb      	ldr	r3, [r7, #12]
 800a422:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->Memaddress == 0xFFFFFFFFU)
 800a424:	e091      	b.n	800a54a <I2C_Mem_ISR_IT+0x22a>
    }
    else
    {
      /* Write LSB part of Memory Address */
      hi2c->Instance->TXDR = hi2c->Memaddress;
 800a426:	68fb      	ldr	r3, [r7, #12]
 800a428:	681b      	ldr	r3, [r3, #0]
 800a42a:	68fa      	ldr	r2, [r7, #12]
 800a42c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800a42e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Reset Memaddress content */
      hi2c->Memaddress = 0xFFFFFFFFU;
 800a430:	68fb      	ldr	r3, [r7, #12]
 800a432:	f04f 32ff 	mov.w	r2, #4294967295
 800a436:	651a      	str	r2, [r3, #80]	@ 0x50
    if (hi2c->Memaddress == 0xFFFFFFFFU)
 800a438:	e087      	b.n	800a54a <I2C_Mem_ISR_IT+0x22a>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 800a43a:	693b      	ldr	r3, [r7, #16]
 800a43c:	09db      	lsrs	r3, r3, #7
 800a43e:	f003 0301 	and.w	r3, r3, #1
 800a442:	2b00      	cmp	r3, #0
 800a444:	d03d      	beq.n	800a4c2 <I2C_Mem_ISR_IT+0x1a2>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	099b      	lsrs	r3, r3, #6
 800a44a:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 800a44e:	2b00      	cmp	r3, #0
 800a450:	d037      	beq.n	800a4c2 <I2C_Mem_ISR_IT+0x1a2>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800a452:	68fb      	ldr	r3, [r7, #12]
 800a454:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a456:	b29b      	uxth	r3, r3
 800a458:	2b00      	cmp	r3, #0
 800a45a:	d02c      	beq.n	800a4b6 <I2C_Mem_ISR_IT+0x196>
 800a45c:	68fb      	ldr	r3, [r7, #12]
 800a45e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a460:	2b00      	cmp	r3, #0
 800a462:	d128      	bne.n	800a4b6 <I2C_Mem_ISR_IT+0x196>
    {
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a464:	68fb      	ldr	r3, [r7, #12]
 800a466:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a468:	b29b      	uxth	r3, r3
 800a46a:	2bff      	cmp	r3, #255	@ 0xff
 800a46c:	d910      	bls.n	800a490 <I2C_Mem_ISR_IT+0x170>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 800a46e:	68fb      	ldr	r3, [r7, #12]
 800a470:	22ff      	movs	r2, #255	@ 0xff
 800a472:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800a474:	68fb      	ldr	r3, [r7, #12]
 800a476:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a478:	b299      	uxth	r1, r3
 800a47a:	68fb      	ldr	r3, [r7, #12]
 800a47c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a47e:	b2da      	uxtb	r2, r3
 800a480:	2300      	movs	r3, #0
 800a482:	9300      	str	r3, [sp, #0]
 800a484:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800a488:	68f8      	ldr	r0, [r7, #12]
 800a48a:	f001 fd91 	bl	800bfb0 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a48e:	e017      	b.n	800a4c0 <I2C_Mem_ISR_IT+0x1a0>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 800a490:	68fb      	ldr	r3, [r7, #12]
 800a492:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a494:	b29a      	uxth	r2, r3
 800a496:	68fb      	ldr	r3, [r7, #12]
 800a498:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800a49a:	68fb      	ldr	r3, [r7, #12]
 800a49c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a49e:	b299      	uxth	r1, r3
 800a4a0:	68fb      	ldr	r3, [r7, #12]
 800a4a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a4a4:	b2da      	uxtb	r2, r3
 800a4a6:	2300      	movs	r3, #0
 800a4a8:	9300      	str	r3, [sp, #0]
 800a4aa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800a4ae:	68f8      	ldr	r0, [r7, #12]
 800a4b0:	f001 fd7e 	bl	800bfb0 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a4b4:	e004      	b.n	800a4c0 <I2C_Mem_ISR_IT+0x1a0>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800a4b6:	2140      	movs	r1, #64	@ 0x40
 800a4b8:	68f8      	ldr	r0, [r7, #12]
 800a4ba:	f001 fa5d 	bl	800b978 <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800a4be:	e044      	b.n	800a54a <I2C_Mem_ISR_IT+0x22a>
 800a4c0:	e043      	b.n	800a54a <I2C_Mem_ISR_IT+0x22a>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 800a4c2:	693b      	ldr	r3, [r7, #16]
 800a4c4:	099b      	lsrs	r3, r3, #6
 800a4c6:	f003 0301 	and.w	r3, r3, #1
 800a4ca:	2b00      	cmp	r3, #0
 800a4cc:	d03d      	beq.n	800a54a <I2C_Mem_ISR_IT+0x22a>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	099b      	lsrs	r3, r3, #6
 800a4d2:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 800a4d6:	2b00      	cmp	r3, #0
 800a4d8:	d037      	beq.n	800a54a <I2C_Mem_ISR_IT+0x22a>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800a4da:	2101      	movs	r1, #1
 800a4dc:	68f8      	ldr	r0, [r7, #12]
 800a4de:	f001 fe1d 	bl	800c11c <I2C_Disable_IRQ>

    /* Enable ERR, TC, STOP, NACK and RXI interrupts */
    I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT);
 800a4e2:	2102      	movs	r1, #2
 800a4e4:	68f8      	ldr	r0, [r7, #12]
 800a4e6:	f001 fd95 	bl	800c014 <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800a4ea:	68fb      	ldr	r3, [r7, #12]
 800a4ec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a4f0:	b2db      	uxtb	r3, r3
 800a4f2:	2b22      	cmp	r3, #34	@ 0x22
 800a4f4:	d101      	bne.n	800a4fa <I2C_Mem_ISR_IT+0x1da>
    {
      direction = I2C_GENERATE_START_READ;
 800a4f6:	4b22      	ldr	r3, [pc, #136]	@ (800a580 <I2C_Mem_ISR_IT+0x260>)
 800a4f8:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a4fa:	68fb      	ldr	r3, [r7, #12]
 800a4fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a4fe:	b29b      	uxth	r3, r3
 800a500:	2bff      	cmp	r3, #255	@ 0xff
 800a502:	d910      	bls.n	800a526 <I2C_Mem_ISR_IT+0x206>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800a504:	68fb      	ldr	r3, [r7, #12]
 800a506:	22ff      	movs	r2, #255	@ 0xff
 800a508:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800a50a:	68fb      	ldr	r3, [r7, #12]
 800a50c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a50e:	b299      	uxth	r1, r3
 800a510:	68fb      	ldr	r3, [r7, #12]
 800a512:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a514:	b2da      	uxtb	r2, r3
 800a516:	697b      	ldr	r3, [r7, #20]
 800a518:	9300      	str	r3, [sp, #0]
 800a51a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800a51e:	68f8      	ldr	r0, [r7, #12]
 800a520:	f001 fd46 	bl	800bfb0 <I2C_TransferConfig>
 800a524:	e011      	b.n	800a54a <I2C_Mem_ISR_IT+0x22a>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800a526:	68fb      	ldr	r3, [r7, #12]
 800a528:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a52a:	b29a      	uxth	r2, r3
 800a52c:	68fb      	ldr	r3, [r7, #12]
 800a52e:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800a530:	68fb      	ldr	r3, [r7, #12]
 800a532:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a534:	b299      	uxth	r1, r3
 800a536:	68fb      	ldr	r3, [r7, #12]
 800a538:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a53a:	b2da      	uxtb	r2, r3
 800a53c:	697b      	ldr	r3, [r7, #20]
 800a53e:	9300      	str	r3, [sp, #0]
 800a540:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800a544:	68f8      	ldr	r0, [r7, #12]
 800a546:	f001 fd33 	bl	800bfb0 <I2C_TransferConfig>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800a54a:	693b      	ldr	r3, [r7, #16]
 800a54c:	095b      	lsrs	r3, r3, #5
 800a54e:	f003 0301 	and.w	r3, r3, #1
 800a552:	2b00      	cmp	r3, #0
 800a554:	d009      	beq.n	800a56a <I2C_Mem_ISR_IT+0x24a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	095b      	lsrs	r3, r3, #5
 800a55a:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800a55e:	2b00      	cmp	r3, #0
 800a560:	d003      	beq.n	800a56a <I2C_Mem_ISR_IT+0x24a>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 800a562:	6939      	ldr	r1, [r7, #16]
 800a564:	68f8      	ldr	r0, [r7, #12]
 800a566:	f000 fe8d 	bl	800b284 <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800a56a:	68fb      	ldr	r3, [r7, #12]
 800a56c:	2200      	movs	r2, #0
 800a56e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800a572:	2300      	movs	r3, #0
}
 800a574:	4618      	mov	r0, r3
 800a576:	3718      	adds	r7, #24
 800a578:	46bd      	mov	sp, r7
 800a57a:	bd80      	pop	{r7, pc}
 800a57c:	80002000 	.word	0x80002000
 800a580:	80002400 	.word	0x80002400

0800a584 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 800a584:	b580      	push	{r7, lr}
 800a586:	b086      	sub	sp, #24
 800a588:	af00      	add	r7, sp, #0
 800a58a:	60f8      	str	r0, [r7, #12]
 800a58c:	60b9      	str	r1, [r7, #8]
 800a58e:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 800a590:	68fb      	ldr	r3, [r7, #12]
 800a592:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a594:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 800a596:	68bb      	ldr	r3, [r7, #8]
 800a598:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 800a59a:	68fb      	ldr	r3, [r7, #12]
 800a59c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a5a0:	2b01      	cmp	r3, #1
 800a5a2:	d101      	bne.n	800a5a8 <I2C_Slave_ISR_IT+0x24>
 800a5a4:	2302      	movs	r3, #2
 800a5a6:	e0ed      	b.n	800a784 <I2C_Slave_ISR_IT+0x200>
 800a5a8:	68fb      	ldr	r3, [r7, #12]
 800a5aa:	2201      	movs	r2, #1
 800a5ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800a5b0:	693b      	ldr	r3, [r7, #16]
 800a5b2:	095b      	lsrs	r3, r3, #5
 800a5b4:	f003 0301 	and.w	r3, r3, #1
 800a5b8:	2b00      	cmp	r3, #0
 800a5ba:	d00a      	beq.n	800a5d2 <I2C_Slave_ISR_IT+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	095b      	lsrs	r3, r3, #5
 800a5c0:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800a5c4:	2b00      	cmp	r3, #0
 800a5c6:	d004      	beq.n	800a5d2 <I2C_Slave_ISR_IT+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 800a5c8:	6939      	ldr	r1, [r7, #16]
 800a5ca:	68f8      	ldr	r0, [r7, #12]
 800a5cc:	f000 ff24 	bl	800b418 <I2C_ITSlaveCplt>
 800a5d0:	e0d3      	b.n	800a77a <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800a5d2:	693b      	ldr	r3, [r7, #16]
 800a5d4:	091b      	lsrs	r3, r3, #4
 800a5d6:	f003 0301 	and.w	r3, r3, #1
 800a5da:	2b00      	cmp	r3, #0
 800a5dc:	d04d      	beq.n	800a67a <I2C_Slave_ISR_IT+0xf6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	091b      	lsrs	r3, r3, #4
 800a5e2:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800a5e6:	2b00      	cmp	r3, #0
 800a5e8:	d047      	beq.n	800a67a <I2C_Slave_ISR_IT+0xf6>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 800a5ea:	68fb      	ldr	r3, [r7, #12]
 800a5ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a5ee:	b29b      	uxth	r3, r3
 800a5f0:	2b00      	cmp	r3, #0
 800a5f2:	d128      	bne.n	800a646 <I2C_Slave_ISR_IT+0xc2>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800a5f4:	68fb      	ldr	r3, [r7, #12]
 800a5f6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a5fa:	b2db      	uxtb	r3, r3
 800a5fc:	2b28      	cmp	r3, #40	@ 0x28
 800a5fe:	d108      	bne.n	800a612 <I2C_Slave_ISR_IT+0x8e>
 800a600:	697b      	ldr	r3, [r7, #20]
 800a602:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a606:	d104      	bne.n	800a612 <I2C_Slave_ISR_IT+0x8e>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 800a608:	6939      	ldr	r1, [r7, #16]
 800a60a:	68f8      	ldr	r0, [r7, #12]
 800a60c:	f001 f95e 	bl	800b8cc <I2C_ITListenCplt>
 800a610:	e032      	b.n	800a678 <I2C_Slave_ISR_IT+0xf4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800a612:	68fb      	ldr	r3, [r7, #12]
 800a614:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a618:	b2db      	uxtb	r3, r3
 800a61a:	2b29      	cmp	r3, #41	@ 0x29
 800a61c:	d10e      	bne.n	800a63c <I2C_Slave_ISR_IT+0xb8>
 800a61e:	697b      	ldr	r3, [r7, #20]
 800a620:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800a624:	d00a      	beq.n	800a63c <I2C_Slave_ISR_IT+0xb8>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a626:	68fb      	ldr	r3, [r7, #12]
 800a628:	681b      	ldr	r3, [r3, #0]
 800a62a:	2210      	movs	r2, #16
 800a62c:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 800a62e:	68f8      	ldr	r0, [r7, #12]
 800a630:	f001 fab9 	bl	800bba6 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800a634:	68f8      	ldr	r0, [r7, #12]
 800a636:	f000 fdc6 	bl	800b1c6 <I2C_ITSlaveSeqCplt>
 800a63a:	e01d      	b.n	800a678 <I2C_Slave_ISR_IT+0xf4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a63c:	68fb      	ldr	r3, [r7, #12]
 800a63e:	681b      	ldr	r3, [r3, #0]
 800a640:	2210      	movs	r2, #16
 800a642:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 800a644:	e096      	b.n	800a774 <I2C_Slave_ISR_IT+0x1f0>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a646:	68fb      	ldr	r3, [r7, #12]
 800a648:	681b      	ldr	r3, [r3, #0]
 800a64a:	2210      	movs	r2, #16
 800a64c:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800a64e:	68fb      	ldr	r3, [r7, #12]
 800a650:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a652:	f043 0204 	orr.w	r2, r3, #4
 800a656:	68fb      	ldr	r3, [r7, #12]
 800a658:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800a65a:	697b      	ldr	r3, [r7, #20]
 800a65c:	2b00      	cmp	r3, #0
 800a65e:	d004      	beq.n	800a66a <I2C_Slave_ISR_IT+0xe6>
 800a660:	697b      	ldr	r3, [r7, #20]
 800a662:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a666:	f040 8085 	bne.w	800a774 <I2C_Slave_ISR_IT+0x1f0>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 800a66a:	68fb      	ldr	r3, [r7, #12]
 800a66c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a66e:	4619      	mov	r1, r3
 800a670:	68f8      	ldr	r0, [r7, #12]
 800a672:	f001 f981 	bl	800b978 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800a676:	e07d      	b.n	800a774 <I2C_Slave_ISR_IT+0x1f0>
 800a678:	e07c      	b.n	800a774 <I2C_Slave_ISR_IT+0x1f0>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800a67a:	693b      	ldr	r3, [r7, #16]
 800a67c:	089b      	lsrs	r3, r3, #2
 800a67e:	f003 0301 	and.w	r3, r3, #1
 800a682:	2b00      	cmp	r3, #0
 800a684:	d030      	beq.n	800a6e8 <I2C_Slave_ISR_IT+0x164>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	089b      	lsrs	r3, r3, #2
 800a68a:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800a68e:	2b00      	cmp	r3, #0
 800a690:	d02a      	beq.n	800a6e8 <I2C_Slave_ISR_IT+0x164>
  {
    if (hi2c->XferCount > 0U)
 800a692:	68fb      	ldr	r3, [r7, #12]
 800a694:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a696:	b29b      	uxth	r3, r3
 800a698:	2b00      	cmp	r3, #0
 800a69a:	d018      	beq.n	800a6ce <I2C_Slave_ISR_IT+0x14a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800a69c:	68fb      	ldr	r3, [r7, #12]
 800a69e:	681b      	ldr	r3, [r3, #0]
 800a6a0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a6a2:	68fb      	ldr	r3, [r7, #12]
 800a6a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a6a6:	b2d2      	uxtb	r2, r2
 800a6a8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800a6aa:	68fb      	ldr	r3, [r7, #12]
 800a6ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a6ae:	1c5a      	adds	r2, r3, #1
 800a6b0:	68fb      	ldr	r3, [r7, #12]
 800a6b2:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800a6b4:	68fb      	ldr	r3, [r7, #12]
 800a6b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a6b8:	3b01      	subs	r3, #1
 800a6ba:	b29a      	uxth	r2, r3
 800a6bc:	68fb      	ldr	r3, [r7, #12]
 800a6be:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800a6c0:	68fb      	ldr	r3, [r7, #12]
 800a6c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a6c4:	b29b      	uxth	r3, r3
 800a6c6:	3b01      	subs	r3, #1
 800a6c8:	b29a      	uxth	r2, r3
 800a6ca:	68fb      	ldr	r3, [r7, #12]
 800a6cc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 800a6ce:	68fb      	ldr	r3, [r7, #12]
 800a6d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a6d2:	b29b      	uxth	r3, r3
 800a6d4:	2b00      	cmp	r3, #0
 800a6d6:	d14f      	bne.n	800a778 <I2C_Slave_ISR_IT+0x1f4>
 800a6d8:	697b      	ldr	r3, [r7, #20]
 800a6da:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800a6de:	d04b      	beq.n	800a778 <I2C_Slave_ISR_IT+0x1f4>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 800a6e0:	68f8      	ldr	r0, [r7, #12]
 800a6e2:	f000 fd70 	bl	800b1c6 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 800a6e6:	e047      	b.n	800a778 <I2C_Slave_ISR_IT+0x1f4>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 800a6e8:	693b      	ldr	r3, [r7, #16]
 800a6ea:	08db      	lsrs	r3, r3, #3
 800a6ec:	f003 0301 	and.w	r3, r3, #1
 800a6f0:	2b00      	cmp	r3, #0
 800a6f2:	d00a      	beq.n	800a70a <I2C_Slave_ISR_IT+0x186>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	08db      	lsrs	r3, r3, #3
 800a6f8:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 800a6fc:	2b00      	cmp	r3, #0
 800a6fe:	d004      	beq.n	800a70a <I2C_Slave_ISR_IT+0x186>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 800a700:	6939      	ldr	r1, [r7, #16]
 800a702:	68f8      	ldr	r0, [r7, #12]
 800a704:	f000 fc9e 	bl	800b044 <I2C_ITAddrCplt>
 800a708:	e037      	b.n	800a77a <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800a70a:	693b      	ldr	r3, [r7, #16]
 800a70c:	085b      	lsrs	r3, r3, #1
 800a70e:	f003 0301 	and.w	r3, r3, #1
 800a712:	2b00      	cmp	r3, #0
 800a714:	d031      	beq.n	800a77a <I2C_Slave_ISR_IT+0x1f6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	085b      	lsrs	r3, r3, #1
 800a71a:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800a71e:	2b00      	cmp	r3, #0
 800a720:	d02b      	beq.n	800a77a <I2C_Slave_ISR_IT+0x1f6>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 800a722:	68fb      	ldr	r3, [r7, #12]
 800a724:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a726:	b29b      	uxth	r3, r3
 800a728:	2b00      	cmp	r3, #0
 800a72a:	d018      	beq.n	800a75e <I2C_Slave_ISR_IT+0x1da>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800a72c:	68fb      	ldr	r3, [r7, #12]
 800a72e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a730:	781a      	ldrb	r2, [r3, #0]
 800a732:	68fb      	ldr	r3, [r7, #12]
 800a734:	681b      	ldr	r3, [r3, #0]
 800a736:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800a738:	68fb      	ldr	r3, [r7, #12]
 800a73a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a73c:	1c5a      	adds	r2, r3, #1
 800a73e:	68fb      	ldr	r3, [r7, #12]
 800a740:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800a742:	68fb      	ldr	r3, [r7, #12]
 800a744:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a746:	b29b      	uxth	r3, r3
 800a748:	3b01      	subs	r3, #1
 800a74a:	b29a      	uxth	r2, r3
 800a74c:	68fb      	ldr	r3, [r7, #12]
 800a74e:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800a750:	68fb      	ldr	r3, [r7, #12]
 800a752:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a754:	3b01      	subs	r3, #1
 800a756:	b29a      	uxth	r2, r3
 800a758:	68fb      	ldr	r3, [r7, #12]
 800a75a:	851a      	strh	r2, [r3, #40]	@ 0x28
 800a75c:	e00d      	b.n	800a77a <I2C_Slave_ISR_IT+0x1f6>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 800a75e:	697b      	ldr	r3, [r7, #20]
 800a760:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a764:	d002      	beq.n	800a76c <I2C_Slave_ISR_IT+0x1e8>
 800a766:	697b      	ldr	r3, [r7, #20]
 800a768:	2b00      	cmp	r3, #0
 800a76a:	d106      	bne.n	800a77a <I2C_Slave_ISR_IT+0x1f6>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800a76c:	68f8      	ldr	r0, [r7, #12]
 800a76e:	f000 fd2a 	bl	800b1c6 <I2C_ITSlaveSeqCplt>
 800a772:	e002      	b.n	800a77a <I2C_Slave_ISR_IT+0x1f6>
    if (hi2c->XferCount == 0U)
 800a774:	bf00      	nop
 800a776:	e000      	b.n	800a77a <I2C_Slave_ISR_IT+0x1f6>
    if ((hi2c->XferCount == 0U) && \
 800a778:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800a77a:	68fb      	ldr	r3, [r7, #12]
 800a77c:	2200      	movs	r2, #0
 800a77e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800a782:	2300      	movs	r3, #0
}
 800a784:	4618      	mov	r0, r3
 800a786:	3718      	adds	r7, #24
 800a788:	46bd      	mov	sp, r7
 800a78a:	bd80      	pop	{r7, pc}

0800a78c <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 800a78c:	b580      	push	{r7, lr}
 800a78e:	b088      	sub	sp, #32
 800a790:	af02      	add	r7, sp, #8
 800a792:	60f8      	str	r0, [r7, #12]
 800a794:	60b9      	str	r1, [r7, #8]
 800a796:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 800a798:	68fb      	ldr	r3, [r7, #12]
 800a79a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a79e:	2b01      	cmp	r3, #1
 800a7a0:	d101      	bne.n	800a7a6 <I2C_Master_ISR_DMA+0x1a>
 800a7a2:	2302      	movs	r3, #2
 800a7a4:	e0e1      	b.n	800a96a <I2C_Master_ISR_DMA+0x1de>
 800a7a6:	68fb      	ldr	r3, [r7, #12]
 800a7a8:	2201      	movs	r2, #1
 800a7aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800a7ae:	68bb      	ldr	r3, [r7, #8]
 800a7b0:	091b      	lsrs	r3, r3, #4
 800a7b2:	f003 0301 	and.w	r3, r3, #1
 800a7b6:	2b00      	cmp	r3, #0
 800a7b8:	d017      	beq.n	800a7ea <I2C_Master_ISR_DMA+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	091b      	lsrs	r3, r3, #4
 800a7be:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800a7c2:	2b00      	cmp	r3, #0
 800a7c4:	d011      	beq.n	800a7ea <I2C_Master_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a7c6:	68fb      	ldr	r3, [r7, #12]
 800a7c8:	681b      	ldr	r3, [r3, #0]
 800a7ca:	2210      	movs	r2, #16
 800a7cc:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800a7ce:	68fb      	ldr	r3, [r7, #12]
 800a7d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a7d2:	f043 0204 	orr.w	r2, r3, #4
 800a7d6:	68fb      	ldr	r3, [r7, #12]
 800a7d8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800a7da:	2120      	movs	r1, #32
 800a7dc:	68f8      	ldr	r0, [r7, #12]
 800a7de:	f001 fc19 	bl	800c014 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800a7e2:	68f8      	ldr	r0, [r7, #12]
 800a7e4:	f001 f9df 	bl	800bba6 <I2C_Flush_TXDR>
 800a7e8:	e0ba      	b.n	800a960 <I2C_Master_ISR_DMA+0x1d4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800a7ea:	68bb      	ldr	r3, [r7, #8]
 800a7ec:	09db      	lsrs	r3, r3, #7
 800a7ee:	f003 0301 	and.w	r3, r3, #1
 800a7f2:	2b00      	cmp	r3, #0
 800a7f4:	d072      	beq.n	800a8dc <I2C_Master_ISR_DMA+0x150>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	099b      	lsrs	r3, r3, #6
 800a7fa:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800a7fe:	2b00      	cmp	r3, #0
 800a800:	d06c      	beq.n	800a8dc <I2C_Master_ISR_DMA+0x150>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 800a802:	68fb      	ldr	r3, [r7, #12]
 800a804:	681b      	ldr	r3, [r3, #0]
 800a806:	681a      	ldr	r2, [r3, #0]
 800a808:	68fb      	ldr	r3, [r7, #12]
 800a80a:	681b      	ldr	r3, [r3, #0]
 800a80c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a810:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 800a812:	68fb      	ldr	r3, [r7, #12]
 800a814:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a816:	b29b      	uxth	r3, r3
 800a818:	2b00      	cmp	r3, #0
 800a81a:	d04e      	beq.n	800a8ba <I2C_Master_ISR_DMA+0x12e>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 800a81c:	68fb      	ldr	r3, [r7, #12]
 800a81e:	681b      	ldr	r3, [r3, #0]
 800a820:	685b      	ldr	r3, [r3, #4]
 800a822:	b29b      	uxth	r3, r3
 800a824:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a828:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a82a:	68fb      	ldr	r3, [r7, #12]
 800a82c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a82e:	b29b      	uxth	r3, r3
 800a830:	2bff      	cmp	r3, #255	@ 0xff
 800a832:	d906      	bls.n	800a842 <I2C_Master_ISR_DMA+0xb6>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 800a834:	68fb      	ldr	r3, [r7, #12]
 800a836:	22ff      	movs	r2, #255	@ 0xff
 800a838:	851a      	strh	r2, [r3, #40]	@ 0x28
        xfermode = I2C_RELOAD_MODE;
 800a83a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800a83e:	617b      	str	r3, [r7, #20]
 800a840:	e010      	b.n	800a864 <I2C_Master_ISR_DMA+0xd8>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 800a842:	68fb      	ldr	r3, [r7, #12]
 800a844:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a846:	b29a      	uxth	r2, r3
 800a848:	68fb      	ldr	r3, [r7, #12]
 800a84a:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800a84c:	68fb      	ldr	r3, [r7, #12]
 800a84e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a850:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800a854:	d003      	beq.n	800a85e <I2C_Master_ISR_DMA+0xd2>
        {
          xfermode = hi2c->XferOptions;
 800a856:	68fb      	ldr	r3, [r7, #12]
 800a858:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a85a:	617b      	str	r3, [r7, #20]
 800a85c:	e002      	b.n	800a864 <I2C_Master_ISR_DMA+0xd8>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 800a85e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800a862:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 800a864:	68fb      	ldr	r3, [r7, #12]
 800a866:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a868:	b2da      	uxtb	r2, r3
 800a86a:	8a79      	ldrh	r1, [r7, #18]
 800a86c:	2300      	movs	r3, #0
 800a86e:	9300      	str	r3, [sp, #0]
 800a870:	697b      	ldr	r3, [r7, #20]
 800a872:	68f8      	ldr	r0, [r7, #12]
 800a874:	f001 fb9c 	bl	800bfb0 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 800a878:	68fb      	ldr	r3, [r7, #12]
 800a87a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a87c:	b29a      	uxth	r2, r3
 800a87e:	68fb      	ldr	r3, [r7, #12]
 800a880:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a882:	1ad3      	subs	r3, r2, r3
 800a884:	b29a      	uxth	r2, r3
 800a886:	68fb      	ldr	r3, [r7, #12]
 800a888:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800a88a:	68fb      	ldr	r3, [r7, #12]
 800a88c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a890:	b2db      	uxtb	r3, r3
 800a892:	2b22      	cmp	r3, #34	@ 0x22
 800a894:	d108      	bne.n	800a8a8 <I2C_Master_ISR_DMA+0x11c>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800a896:	68fb      	ldr	r3, [r7, #12]
 800a898:	681b      	ldr	r3, [r3, #0]
 800a89a:	681a      	ldr	r2, [r3, #0]
 800a89c:	68fb      	ldr	r3, [r7, #12]
 800a89e:	681b      	ldr	r3, [r3, #0]
 800a8a0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a8a4:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800a8a6:	e05b      	b.n	800a960 <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800a8a8:	68fb      	ldr	r3, [r7, #12]
 800a8aa:	681b      	ldr	r3, [r3, #0]
 800a8ac:	681a      	ldr	r2, [r3, #0]
 800a8ae:	68fb      	ldr	r3, [r7, #12]
 800a8b0:	681b      	ldr	r3, [r3, #0]
 800a8b2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a8b6:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800a8b8:	e052      	b.n	800a960 <I2C_Master_ISR_DMA+0x1d4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800a8ba:	68fb      	ldr	r3, [r7, #12]
 800a8bc:	681b      	ldr	r3, [r3, #0]
 800a8be:	685b      	ldr	r3, [r3, #4]
 800a8c0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a8c4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a8c8:	d003      	beq.n	800a8d2 <I2C_Master_ISR_DMA+0x146>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 800a8ca:	68f8      	ldr	r0, [r7, #12]
 800a8cc:	f000 fc3e 	bl	800b14c <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 800a8d0:	e046      	b.n	800a960 <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800a8d2:	2140      	movs	r1, #64	@ 0x40
 800a8d4:	68f8      	ldr	r0, [r7, #12]
 800a8d6:	f001 f84f 	bl	800b978 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 800a8da:	e041      	b.n	800a960 <I2C_Master_ISR_DMA+0x1d4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800a8dc:	68bb      	ldr	r3, [r7, #8]
 800a8de:	099b      	lsrs	r3, r3, #6
 800a8e0:	f003 0301 	and.w	r3, r3, #1
 800a8e4:	2b00      	cmp	r3, #0
 800a8e6:	d029      	beq.n	800a93c <I2C_Master_ISR_DMA+0x1b0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	099b      	lsrs	r3, r3, #6
 800a8ec:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800a8f0:	2b00      	cmp	r3, #0
 800a8f2:	d023      	beq.n	800a93c <I2C_Master_ISR_DMA+0x1b0>
  {
    if (hi2c->XferCount == 0U)
 800a8f4:	68fb      	ldr	r3, [r7, #12]
 800a8f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a8f8:	b29b      	uxth	r3, r3
 800a8fa:	2b00      	cmp	r3, #0
 800a8fc:	d119      	bne.n	800a932 <I2C_Master_ISR_DMA+0x1a6>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800a8fe:	68fb      	ldr	r3, [r7, #12]
 800a900:	681b      	ldr	r3, [r3, #0]
 800a902:	685b      	ldr	r3, [r3, #4]
 800a904:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a908:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a90c:	d027      	beq.n	800a95e <I2C_Master_ISR_DMA+0x1d2>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 800a90e:	68fb      	ldr	r3, [r7, #12]
 800a910:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a912:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800a916:	d108      	bne.n	800a92a <I2C_Master_ISR_DMA+0x19e>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800a918:	68fb      	ldr	r3, [r7, #12]
 800a91a:	681b      	ldr	r3, [r3, #0]
 800a91c:	685a      	ldr	r2, [r3, #4]
 800a91e:	68fb      	ldr	r3, [r7, #12]
 800a920:	681b      	ldr	r3, [r3, #0]
 800a922:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a926:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 800a928:	e019      	b.n	800a95e <I2C_Master_ISR_DMA+0x1d2>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 800a92a:	68f8      	ldr	r0, [r7, #12]
 800a92c:	f000 fc0e 	bl	800b14c <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 800a930:	e015      	b.n	800a95e <I2C_Master_ISR_DMA+0x1d2>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800a932:	2140      	movs	r1, #64	@ 0x40
 800a934:	68f8      	ldr	r0, [r7, #12]
 800a936:	f001 f81f 	bl	800b978 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800a93a:	e010      	b.n	800a95e <I2C_Master_ISR_DMA+0x1d2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800a93c:	68bb      	ldr	r3, [r7, #8]
 800a93e:	095b      	lsrs	r3, r3, #5
 800a940:	f003 0301 	and.w	r3, r3, #1
 800a944:	2b00      	cmp	r3, #0
 800a946:	d00b      	beq.n	800a960 <I2C_Master_ISR_DMA+0x1d4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	095b      	lsrs	r3, r3, #5
 800a94c:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800a950:	2b00      	cmp	r3, #0
 800a952:	d005      	beq.n	800a960 <I2C_Master_ISR_DMA+0x1d4>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 800a954:	68b9      	ldr	r1, [r7, #8]
 800a956:	68f8      	ldr	r0, [r7, #12]
 800a958:	f000 fc94 	bl	800b284 <I2C_ITMasterCplt>
 800a95c:	e000      	b.n	800a960 <I2C_Master_ISR_DMA+0x1d4>
    if (hi2c->XferCount == 0U)
 800a95e:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800a960:	68fb      	ldr	r3, [r7, #12]
 800a962:	2200      	movs	r2, #0
 800a964:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800a968:	2300      	movs	r3, #0
}
 800a96a:	4618      	mov	r0, r3
 800a96c:	3718      	adds	r7, #24
 800a96e:	46bd      	mov	sp, r7
 800a970:	bd80      	pop	{r7, pc}
	...

0800a974 <I2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                         uint32_t ITSources)
{
 800a974:	b580      	push	{r7, lr}
 800a976:	b088      	sub	sp, #32
 800a978:	af02      	add	r7, sp, #8
 800a97a:	60f8      	str	r0, [r7, #12]
 800a97c:	60b9      	str	r1, [r7, #8]
 800a97e:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 800a980:	4b92      	ldr	r3, [pc, #584]	@ (800abcc <I2C_Mem_ISR_DMA+0x258>)
 800a982:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 800a984:	68fb      	ldr	r3, [r7, #12]
 800a986:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a98a:	2b01      	cmp	r3, #1
 800a98c:	d101      	bne.n	800a992 <I2C_Mem_ISR_DMA+0x1e>
 800a98e:	2302      	movs	r3, #2
 800a990:	e118      	b.n	800abc4 <I2C_Mem_ISR_DMA+0x250>
 800a992:	68fb      	ldr	r3, [r7, #12]
 800a994:	2201      	movs	r2, #1
 800a996:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800a99a:	68bb      	ldr	r3, [r7, #8]
 800a99c:	091b      	lsrs	r3, r3, #4
 800a99e:	f003 0301 	and.w	r3, r3, #1
 800a9a2:	2b00      	cmp	r3, #0
 800a9a4:	d017      	beq.n	800a9d6 <I2C_Mem_ISR_DMA+0x62>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	091b      	lsrs	r3, r3, #4
 800a9aa:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800a9ae:	2b00      	cmp	r3, #0
 800a9b0:	d011      	beq.n	800a9d6 <I2C_Mem_ISR_DMA+0x62>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a9b2:	68fb      	ldr	r3, [r7, #12]
 800a9b4:	681b      	ldr	r3, [r3, #0]
 800a9b6:	2210      	movs	r2, #16
 800a9b8:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800a9ba:	68fb      	ldr	r3, [r7, #12]
 800a9bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a9be:	f043 0204 	orr.w	r2, r3, #4
 800a9c2:	68fb      	ldr	r3, [r7, #12]
 800a9c4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800a9c6:	2120      	movs	r1, #32
 800a9c8:	68f8      	ldr	r0, [r7, #12]
 800a9ca:	f001 fb23 	bl	800c014 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800a9ce:	68f8      	ldr	r0, [r7, #12]
 800a9d0:	f001 f8e9 	bl	800bba6 <I2C_Flush_TXDR>
 800a9d4:	e0f1      	b.n	800abba <I2C_Mem_ISR_DMA+0x246>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 800a9d6:	68bb      	ldr	r3, [r7, #8]
 800a9d8:	085b      	lsrs	r3, r3, #1
 800a9da:	f003 0301 	and.w	r3, r3, #1
 800a9de:	2b00      	cmp	r3, #0
 800a9e0:	d00f      	beq.n	800aa02 <I2C_Mem_ISR_DMA+0x8e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800a9e2:	687b      	ldr	r3, [r7, #4]
 800a9e4:	085b      	lsrs	r3, r3, #1
 800a9e6:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 800a9ea:	2b00      	cmp	r3, #0
 800a9ec:	d009      	beq.n	800aa02 <I2C_Mem_ISR_DMA+0x8e>
  {
    /* Write LSB part of Memory Address */
    hi2c->Instance->TXDR = hi2c->Memaddress;
 800a9ee:	68fb      	ldr	r3, [r7, #12]
 800a9f0:	681b      	ldr	r3, [r3, #0]
 800a9f2:	68fa      	ldr	r2, [r7, #12]
 800a9f4:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800a9f6:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Reset Memaddress content */
    hi2c->Memaddress = 0xFFFFFFFFU;
 800a9f8:	68fb      	ldr	r3, [r7, #12]
 800a9fa:	f04f 32ff 	mov.w	r2, #4294967295
 800a9fe:	651a      	str	r2, [r3, #80]	@ 0x50
 800aa00:	e0db      	b.n	800abba <I2C_Mem_ISR_DMA+0x246>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800aa02:	68bb      	ldr	r3, [r7, #8]
 800aa04:	09db      	lsrs	r3, r3, #7
 800aa06:	f003 0301 	and.w	r3, r3, #1
 800aa0a:	2b00      	cmp	r3, #0
 800aa0c:	d060      	beq.n	800aad0 <I2C_Mem_ISR_DMA+0x15c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	099b      	lsrs	r3, r3, #6
 800aa12:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800aa16:	2b00      	cmp	r3, #0
 800aa18:	d05a      	beq.n	800aad0 <I2C_Mem_ISR_DMA+0x15c>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800aa1a:	2101      	movs	r1, #1
 800aa1c:	68f8      	ldr	r0, [r7, #12]
 800aa1e:	f001 fb7d 	bl	800c11c <I2C_Disable_IRQ>

    /* Enable only Error interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 800aa22:	2110      	movs	r1, #16
 800aa24:	68f8      	ldr	r0, [r7, #12]
 800aa26:	f001 faf5 	bl	800c014 <I2C_Enable_IRQ>

    if (hi2c->XferCount != 0U)
 800aa2a:	68fb      	ldr	r3, [r7, #12]
 800aa2c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800aa2e:	b29b      	uxth	r3, r3
 800aa30:	2b00      	cmp	r3, #0
 800aa32:	d048      	beq.n	800aac6 <I2C_Mem_ISR_DMA+0x152>
    {
      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800aa34:	68fb      	ldr	r3, [r7, #12]
 800aa36:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800aa38:	b29b      	uxth	r3, r3
 800aa3a:	2bff      	cmp	r3, #255	@ 0xff
 800aa3c:	d910      	bls.n	800aa60 <I2C_Mem_ISR_DMA+0xec>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 800aa3e:	68fb      	ldr	r3, [r7, #12]
 800aa40:	22ff      	movs	r2, #255	@ 0xff
 800aa42:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800aa44:	68fb      	ldr	r3, [r7, #12]
 800aa46:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800aa48:	b299      	uxth	r1, r3
 800aa4a:	68fb      	ldr	r3, [r7, #12]
 800aa4c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800aa4e:	b2da      	uxtb	r2, r3
 800aa50:	2300      	movs	r3, #0
 800aa52:	9300      	str	r3, [sp, #0]
 800aa54:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800aa58:	68f8      	ldr	r0, [r7, #12]
 800aa5a:	f001 faa9 	bl	800bfb0 <I2C_TransferConfig>
 800aa5e:	e011      	b.n	800aa84 <I2C_Mem_ISR_DMA+0x110>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 800aa60:	68fb      	ldr	r3, [r7, #12]
 800aa62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800aa64:	b29a      	uxth	r2, r3
 800aa66:	68fb      	ldr	r3, [r7, #12]
 800aa68:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800aa6a:	68fb      	ldr	r3, [r7, #12]
 800aa6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800aa6e:	b299      	uxth	r1, r3
 800aa70:	68fb      	ldr	r3, [r7, #12]
 800aa72:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800aa74:	b2da      	uxtb	r2, r3
 800aa76:	2300      	movs	r3, #0
 800aa78:	9300      	str	r3, [sp, #0]
 800aa7a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800aa7e:	68f8      	ldr	r0, [r7, #12]
 800aa80:	f001 fa96 	bl	800bfb0 <I2C_TransferConfig>
                           I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 800aa84:	68fb      	ldr	r3, [r7, #12]
 800aa86:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800aa88:	b29a      	uxth	r2, r3
 800aa8a:	68fb      	ldr	r3, [r7, #12]
 800aa8c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800aa8e:	1ad3      	subs	r3, r2, r3
 800aa90:	b29a      	uxth	r2, r3
 800aa92:	68fb      	ldr	r3, [r7, #12]
 800aa94:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800aa96:	68fb      	ldr	r3, [r7, #12]
 800aa98:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800aa9c:	b2db      	uxtb	r3, r3
 800aa9e:	2b22      	cmp	r3, #34	@ 0x22
 800aaa0:	d108      	bne.n	800aab4 <I2C_Mem_ISR_DMA+0x140>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800aaa2:	68fb      	ldr	r3, [r7, #12]
 800aaa4:	681b      	ldr	r3, [r3, #0]
 800aaa6:	681a      	ldr	r2, [r3, #0]
 800aaa8:	68fb      	ldr	r3, [r7, #12]
 800aaaa:	681b      	ldr	r3, [r3, #0]
 800aaac:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800aab0:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800aab2:	e082      	b.n	800abba <I2C_Mem_ISR_DMA+0x246>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800aab4:	68fb      	ldr	r3, [r7, #12]
 800aab6:	681b      	ldr	r3, [r3, #0]
 800aab8:	681a      	ldr	r2, [r3, #0]
 800aaba:	68fb      	ldr	r3, [r7, #12]
 800aabc:	681b      	ldr	r3, [r3, #0]
 800aabe:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800aac2:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800aac4:	e079      	b.n	800abba <I2C_Mem_ISR_DMA+0x246>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800aac6:	2140      	movs	r1, #64	@ 0x40
 800aac8:	68f8      	ldr	r0, [r7, #12]
 800aaca:	f000 ff55 	bl	800b978 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 800aace:	e074      	b.n	800abba <I2C_Mem_ISR_DMA+0x246>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800aad0:	68bb      	ldr	r3, [r7, #8]
 800aad2:	099b      	lsrs	r3, r3, #6
 800aad4:	f003 0301 	and.w	r3, r3, #1
 800aad8:	2b00      	cmp	r3, #0
 800aada:	d05e      	beq.n	800ab9a <I2C_Mem_ISR_DMA+0x226>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	099b      	lsrs	r3, r3, #6
 800aae0:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800aae4:	2b00      	cmp	r3, #0
 800aae6:	d058      	beq.n	800ab9a <I2C_Mem_ISR_DMA+0x226>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800aae8:	2101      	movs	r1, #1
 800aaea:	68f8      	ldr	r0, [r7, #12]
 800aaec:	f001 fb16 	bl	800c11c <I2C_Disable_IRQ>

    /* Enable only Error and NACK interrupt for data transfer */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 800aaf0:	2110      	movs	r1, #16
 800aaf2:	68f8      	ldr	r0, [r7, #12]
 800aaf4:	f001 fa8e 	bl	800c014 <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800aaf8:	68fb      	ldr	r3, [r7, #12]
 800aafa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800aafe:	b2db      	uxtb	r3, r3
 800ab00:	2b22      	cmp	r3, #34	@ 0x22
 800ab02:	d101      	bne.n	800ab08 <I2C_Mem_ISR_DMA+0x194>
    {
      direction = I2C_GENERATE_START_READ;
 800ab04:	4b32      	ldr	r3, [pc, #200]	@ (800abd0 <I2C_Mem_ISR_DMA+0x25c>)
 800ab06:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800ab08:	68fb      	ldr	r3, [r7, #12]
 800ab0a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ab0c:	b29b      	uxth	r3, r3
 800ab0e:	2bff      	cmp	r3, #255	@ 0xff
 800ab10:	d910      	bls.n	800ab34 <I2C_Mem_ISR_DMA+0x1c0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800ab12:	68fb      	ldr	r3, [r7, #12]
 800ab14:	22ff      	movs	r2, #255	@ 0xff
 800ab16:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800ab18:	68fb      	ldr	r3, [r7, #12]
 800ab1a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ab1c:	b299      	uxth	r1, r3
 800ab1e:	68fb      	ldr	r3, [r7, #12]
 800ab20:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ab22:	b2da      	uxtb	r2, r3
 800ab24:	697b      	ldr	r3, [r7, #20]
 800ab26:	9300      	str	r3, [sp, #0]
 800ab28:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800ab2c:	68f8      	ldr	r0, [r7, #12]
 800ab2e:	f001 fa3f 	bl	800bfb0 <I2C_TransferConfig>
 800ab32:	e011      	b.n	800ab58 <I2C_Mem_ISR_DMA+0x1e4>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800ab34:	68fb      	ldr	r3, [r7, #12]
 800ab36:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ab38:	b29a      	uxth	r2, r3
 800ab3a:	68fb      	ldr	r3, [r7, #12]
 800ab3c:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800ab3e:	68fb      	ldr	r3, [r7, #12]
 800ab40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ab42:	b299      	uxth	r1, r3
 800ab44:	68fb      	ldr	r3, [r7, #12]
 800ab46:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ab48:	b2da      	uxtb	r2, r3
 800ab4a:	697b      	ldr	r3, [r7, #20]
 800ab4c:	9300      	str	r3, [sp, #0]
 800ab4e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800ab52:	68f8      	ldr	r0, [r7, #12]
 800ab54:	f001 fa2c 	bl	800bfb0 <I2C_TransferConfig>
                         I2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hi2c->XferCount -= hi2c->XferSize;
 800ab58:	68fb      	ldr	r3, [r7, #12]
 800ab5a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ab5c:	b29a      	uxth	r2, r3
 800ab5e:	68fb      	ldr	r3, [r7, #12]
 800ab60:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ab62:	1ad3      	subs	r3, r2, r3
 800ab64:	b29a      	uxth	r2, r3
 800ab66:	68fb      	ldr	r3, [r7, #12]
 800ab68:	855a      	strh	r2, [r3, #42]	@ 0x2a

    /* Enable DMA Request */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800ab6a:	68fb      	ldr	r3, [r7, #12]
 800ab6c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ab70:	b2db      	uxtb	r3, r3
 800ab72:	2b22      	cmp	r3, #34	@ 0x22
 800ab74:	d108      	bne.n	800ab88 <I2C_Mem_ISR_DMA+0x214>
    {
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800ab76:	68fb      	ldr	r3, [r7, #12]
 800ab78:	681b      	ldr	r3, [r3, #0]
 800ab7a:	681a      	ldr	r2, [r3, #0]
 800ab7c:	68fb      	ldr	r3, [r7, #12]
 800ab7e:	681b      	ldr	r3, [r3, #0]
 800ab80:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800ab84:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800ab86:	e018      	b.n	800abba <I2C_Mem_ISR_DMA+0x246>
    }
    else
    {
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800ab88:	68fb      	ldr	r3, [r7, #12]
 800ab8a:	681b      	ldr	r3, [r3, #0]
 800ab8c:	681a      	ldr	r2, [r3, #0]
 800ab8e:	68fb      	ldr	r3, [r7, #12]
 800ab90:	681b      	ldr	r3, [r3, #0]
 800ab92:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800ab96:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800ab98:	e00f      	b.n	800abba <I2C_Mem_ISR_DMA+0x246>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800ab9a:	68bb      	ldr	r3, [r7, #8]
 800ab9c:	095b      	lsrs	r3, r3, #5
 800ab9e:	f003 0301 	and.w	r3, r3, #1
 800aba2:	2b00      	cmp	r3, #0
 800aba4:	d009      	beq.n	800abba <I2C_Mem_ISR_DMA+0x246>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	095b      	lsrs	r3, r3, #5
 800abaa:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800abae:	2b00      	cmp	r3, #0
 800abb0:	d003      	beq.n	800abba <I2C_Mem_ISR_DMA+0x246>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 800abb2:	68b9      	ldr	r1, [r7, #8]
 800abb4:	68f8      	ldr	r0, [r7, #12]
 800abb6:	f000 fb65 	bl	800b284 <I2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800abba:	68fb      	ldr	r3, [r7, #12]
 800abbc:	2200      	movs	r2, #0
 800abbe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800abc2:	2300      	movs	r3, #0
}
 800abc4:	4618      	mov	r0, r3
 800abc6:	3718      	adds	r7, #24
 800abc8:	46bd      	mov	sp, r7
 800abca:	bd80      	pop	{r7, pc}
 800abcc:	80002000 	.word	0x80002000
 800abd0:	80002400 	.word	0x80002400

0800abd4 <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 800abd4:	b580      	push	{r7, lr}
 800abd6:	b088      	sub	sp, #32
 800abd8:	af00      	add	r7, sp, #0
 800abda:	60f8      	str	r0, [r7, #12]
 800abdc:	60b9      	str	r1, [r7, #8]
 800abde:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 800abe0:	68fb      	ldr	r3, [r7, #12]
 800abe2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800abe4:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 800abe6:	2300      	movs	r3, #0
 800abe8:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 800abea:	68fb      	ldr	r3, [r7, #12]
 800abec:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800abf0:	2b01      	cmp	r3, #1
 800abf2:	d101      	bne.n	800abf8 <I2C_Slave_ISR_DMA+0x24>
 800abf4:	2302      	movs	r3, #2
 800abf6:	e1cc      	b.n	800af92 <I2C_Slave_ISR_DMA+0x3be>
 800abf8:	68fb      	ldr	r3, [r7, #12]
 800abfa:	2201      	movs	r2, #1
 800abfc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800ac00:	68bb      	ldr	r3, [r7, #8]
 800ac02:	095b      	lsrs	r3, r3, #5
 800ac04:	f003 0301 	and.w	r3, r3, #1
 800ac08:	2b00      	cmp	r3, #0
 800ac0a:	d00a      	beq.n	800ac22 <I2C_Slave_ISR_DMA+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	095b      	lsrs	r3, r3, #5
 800ac10:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800ac14:	2b00      	cmp	r3, #0
 800ac16:	d004      	beq.n	800ac22 <I2C_Slave_ISR_DMA+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 800ac18:	68b9      	ldr	r1, [r7, #8]
 800ac1a:	68f8      	ldr	r0, [r7, #12]
 800ac1c:	f000 fbfc 	bl	800b418 <I2C_ITSlaveCplt>
 800ac20:	e1b2      	b.n	800af88 <I2C_Slave_ISR_DMA+0x3b4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800ac22:	68bb      	ldr	r3, [r7, #8]
 800ac24:	091b      	lsrs	r3, r3, #4
 800ac26:	f003 0301 	and.w	r3, r3, #1
 800ac2a:	2b00      	cmp	r3, #0
 800ac2c:	f000 819c 	beq.w	800af68 <I2C_Slave_ISR_DMA+0x394>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	091b      	lsrs	r3, r3, #4
 800ac34:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800ac38:	2b00      	cmp	r3, #0
 800ac3a:	f000 8195 	beq.w	800af68 <I2C_Slave_ISR_DMA+0x394>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	0b9b      	lsrs	r3, r3, #14
 800ac42:	f003 0301 	and.w	r3, r3, #1
 800ac46:	2b00      	cmp	r3, #0
 800ac48:	d106      	bne.n	800ac58 <I2C_Slave_ISR_DMA+0x84>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	0bdb      	lsrs	r3, r3, #15
 800ac4e:	f003 0301 	and.w	r3, r3, #1
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800ac52:	2b00      	cmp	r3, #0
 800ac54:	f000 8181 	beq.w	800af5a <I2C_Slave_ISR_DMA+0x386>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 800ac58:	68fb      	ldr	r3, [r7, #12]
 800ac5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ac5c:	2b00      	cmp	r3, #0
 800ac5e:	d07c      	beq.n	800ad5a <I2C_Slave_ISR_DMA+0x186>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	0bdb      	lsrs	r3, r3, #15
 800ac64:	f003 0301 	and.w	r3, r3, #1
 800ac68:	2b00      	cmp	r3, #0
 800ac6a:	d076      	beq.n	800ad5a <I2C_Slave_ISR_DMA+0x186>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 800ac6c:	68fb      	ldr	r3, [r7, #12]
 800ac6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ac70:	681b      	ldr	r3, [r3, #0]
 800ac72:	4a75      	ldr	r2, [pc, #468]	@ (800ae48 <I2C_Slave_ISR_DMA+0x274>)
 800ac74:	4293      	cmp	r3, r2
 800ac76:	d059      	beq.n	800ad2c <I2C_Slave_ISR_DMA+0x158>
 800ac78:	68fb      	ldr	r3, [r7, #12]
 800ac7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ac7c:	681b      	ldr	r3, [r3, #0]
 800ac7e:	4a73      	ldr	r2, [pc, #460]	@ (800ae4c <I2C_Slave_ISR_DMA+0x278>)
 800ac80:	4293      	cmp	r3, r2
 800ac82:	d053      	beq.n	800ad2c <I2C_Slave_ISR_DMA+0x158>
 800ac84:	68fb      	ldr	r3, [r7, #12]
 800ac86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ac88:	681b      	ldr	r3, [r3, #0]
 800ac8a:	4a71      	ldr	r2, [pc, #452]	@ (800ae50 <I2C_Slave_ISR_DMA+0x27c>)
 800ac8c:	4293      	cmp	r3, r2
 800ac8e:	d04d      	beq.n	800ad2c <I2C_Slave_ISR_DMA+0x158>
 800ac90:	68fb      	ldr	r3, [r7, #12]
 800ac92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ac94:	681b      	ldr	r3, [r3, #0]
 800ac96:	4a6f      	ldr	r2, [pc, #444]	@ (800ae54 <I2C_Slave_ISR_DMA+0x280>)
 800ac98:	4293      	cmp	r3, r2
 800ac9a:	d047      	beq.n	800ad2c <I2C_Slave_ISR_DMA+0x158>
 800ac9c:	68fb      	ldr	r3, [r7, #12]
 800ac9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aca0:	681b      	ldr	r3, [r3, #0]
 800aca2:	4a6d      	ldr	r2, [pc, #436]	@ (800ae58 <I2C_Slave_ISR_DMA+0x284>)
 800aca4:	4293      	cmp	r3, r2
 800aca6:	d041      	beq.n	800ad2c <I2C_Slave_ISR_DMA+0x158>
 800aca8:	68fb      	ldr	r3, [r7, #12]
 800acaa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800acac:	681b      	ldr	r3, [r3, #0]
 800acae:	4a6b      	ldr	r2, [pc, #428]	@ (800ae5c <I2C_Slave_ISR_DMA+0x288>)
 800acb0:	4293      	cmp	r3, r2
 800acb2:	d03b      	beq.n	800ad2c <I2C_Slave_ISR_DMA+0x158>
 800acb4:	68fb      	ldr	r3, [r7, #12]
 800acb6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800acb8:	681b      	ldr	r3, [r3, #0]
 800acba:	4a69      	ldr	r2, [pc, #420]	@ (800ae60 <I2C_Slave_ISR_DMA+0x28c>)
 800acbc:	4293      	cmp	r3, r2
 800acbe:	d035      	beq.n	800ad2c <I2C_Slave_ISR_DMA+0x158>
 800acc0:	68fb      	ldr	r3, [r7, #12]
 800acc2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800acc4:	681b      	ldr	r3, [r3, #0]
 800acc6:	4a67      	ldr	r2, [pc, #412]	@ (800ae64 <I2C_Slave_ISR_DMA+0x290>)
 800acc8:	4293      	cmp	r3, r2
 800acca:	d02f      	beq.n	800ad2c <I2C_Slave_ISR_DMA+0x158>
 800accc:	68fb      	ldr	r3, [r7, #12]
 800acce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800acd0:	681b      	ldr	r3, [r3, #0]
 800acd2:	4a65      	ldr	r2, [pc, #404]	@ (800ae68 <I2C_Slave_ISR_DMA+0x294>)
 800acd4:	4293      	cmp	r3, r2
 800acd6:	d029      	beq.n	800ad2c <I2C_Slave_ISR_DMA+0x158>
 800acd8:	68fb      	ldr	r3, [r7, #12]
 800acda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800acdc:	681b      	ldr	r3, [r3, #0]
 800acde:	4a63      	ldr	r2, [pc, #396]	@ (800ae6c <I2C_Slave_ISR_DMA+0x298>)
 800ace0:	4293      	cmp	r3, r2
 800ace2:	d023      	beq.n	800ad2c <I2C_Slave_ISR_DMA+0x158>
 800ace4:	68fb      	ldr	r3, [r7, #12]
 800ace6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ace8:	681b      	ldr	r3, [r3, #0]
 800acea:	4a61      	ldr	r2, [pc, #388]	@ (800ae70 <I2C_Slave_ISR_DMA+0x29c>)
 800acec:	4293      	cmp	r3, r2
 800acee:	d01d      	beq.n	800ad2c <I2C_Slave_ISR_DMA+0x158>
 800acf0:	68fb      	ldr	r3, [r7, #12]
 800acf2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800acf4:	681b      	ldr	r3, [r3, #0]
 800acf6:	4a5f      	ldr	r2, [pc, #380]	@ (800ae74 <I2C_Slave_ISR_DMA+0x2a0>)
 800acf8:	4293      	cmp	r3, r2
 800acfa:	d017      	beq.n	800ad2c <I2C_Slave_ISR_DMA+0x158>
 800acfc:	68fb      	ldr	r3, [r7, #12]
 800acfe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ad00:	681b      	ldr	r3, [r3, #0]
 800ad02:	4a5d      	ldr	r2, [pc, #372]	@ (800ae78 <I2C_Slave_ISR_DMA+0x2a4>)
 800ad04:	4293      	cmp	r3, r2
 800ad06:	d011      	beq.n	800ad2c <I2C_Slave_ISR_DMA+0x158>
 800ad08:	68fb      	ldr	r3, [r7, #12]
 800ad0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ad0c:	681b      	ldr	r3, [r3, #0]
 800ad0e:	4a5b      	ldr	r2, [pc, #364]	@ (800ae7c <I2C_Slave_ISR_DMA+0x2a8>)
 800ad10:	4293      	cmp	r3, r2
 800ad12:	d00b      	beq.n	800ad2c <I2C_Slave_ISR_DMA+0x158>
 800ad14:	68fb      	ldr	r3, [r7, #12]
 800ad16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ad18:	681b      	ldr	r3, [r3, #0]
 800ad1a:	4a59      	ldr	r2, [pc, #356]	@ (800ae80 <I2C_Slave_ISR_DMA+0x2ac>)
 800ad1c:	4293      	cmp	r3, r2
 800ad1e:	d005      	beq.n	800ad2c <I2C_Slave_ISR_DMA+0x158>
 800ad20:	68fb      	ldr	r3, [r7, #12]
 800ad22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ad24:	681b      	ldr	r3, [r3, #0]
 800ad26:	4a57      	ldr	r2, [pc, #348]	@ (800ae84 <I2C_Slave_ISR_DMA+0x2b0>)
 800ad28:	4293      	cmp	r3, r2
 800ad2a:	d109      	bne.n	800ad40 <I2C_Slave_ISR_DMA+0x16c>
 800ad2c:	68fb      	ldr	r3, [r7, #12]
 800ad2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ad30:	681b      	ldr	r3, [r3, #0]
 800ad32:	685b      	ldr	r3, [r3, #4]
 800ad34:	2b00      	cmp	r3, #0
 800ad36:	bf0c      	ite	eq
 800ad38:	2301      	moveq	r3, #1
 800ad3a:	2300      	movne	r3, #0
 800ad3c:	b2db      	uxtb	r3, r3
 800ad3e:	e008      	b.n	800ad52 <I2C_Slave_ISR_DMA+0x17e>
 800ad40:	68fb      	ldr	r3, [r7, #12]
 800ad42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ad44:	681b      	ldr	r3, [r3, #0]
 800ad46:	685b      	ldr	r3, [r3, #4]
 800ad48:	2b00      	cmp	r3, #0
 800ad4a:	bf0c      	ite	eq
 800ad4c:	2301      	moveq	r3, #1
 800ad4e:	2300      	movne	r3, #0
 800ad50:	b2db      	uxtb	r3, r3
 800ad52:	2b00      	cmp	r3, #0
 800ad54:	d001      	beq.n	800ad5a <I2C_Slave_ISR_DMA+0x186>
          {
            treatdmanack = 1U;
 800ad56:	2301      	movs	r3, #1
 800ad58:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 800ad5a:	68fb      	ldr	r3, [r7, #12]
 800ad5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ad5e:	2b00      	cmp	r3, #0
 800ad60:	f000 809f 	beq.w	800aea2 <I2C_Slave_ISR_DMA+0x2ce>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	0b9b      	lsrs	r3, r3, #14
 800ad68:	f003 0301 	and.w	r3, r3, #1
 800ad6c:	2b00      	cmp	r3, #0
 800ad6e:	f000 8098 	beq.w	800aea2 <I2C_Slave_ISR_DMA+0x2ce>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 800ad72:	68fb      	ldr	r3, [r7, #12]
 800ad74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ad76:	681b      	ldr	r3, [r3, #0]
 800ad78:	4a33      	ldr	r2, [pc, #204]	@ (800ae48 <I2C_Slave_ISR_DMA+0x274>)
 800ad7a:	4293      	cmp	r3, r2
 800ad7c:	d059      	beq.n	800ae32 <I2C_Slave_ISR_DMA+0x25e>
 800ad7e:	68fb      	ldr	r3, [r7, #12]
 800ad80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ad82:	681b      	ldr	r3, [r3, #0]
 800ad84:	4a31      	ldr	r2, [pc, #196]	@ (800ae4c <I2C_Slave_ISR_DMA+0x278>)
 800ad86:	4293      	cmp	r3, r2
 800ad88:	d053      	beq.n	800ae32 <I2C_Slave_ISR_DMA+0x25e>
 800ad8a:	68fb      	ldr	r3, [r7, #12]
 800ad8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ad8e:	681b      	ldr	r3, [r3, #0]
 800ad90:	4a2f      	ldr	r2, [pc, #188]	@ (800ae50 <I2C_Slave_ISR_DMA+0x27c>)
 800ad92:	4293      	cmp	r3, r2
 800ad94:	d04d      	beq.n	800ae32 <I2C_Slave_ISR_DMA+0x25e>
 800ad96:	68fb      	ldr	r3, [r7, #12]
 800ad98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ad9a:	681b      	ldr	r3, [r3, #0]
 800ad9c:	4a2d      	ldr	r2, [pc, #180]	@ (800ae54 <I2C_Slave_ISR_DMA+0x280>)
 800ad9e:	4293      	cmp	r3, r2
 800ada0:	d047      	beq.n	800ae32 <I2C_Slave_ISR_DMA+0x25e>
 800ada2:	68fb      	ldr	r3, [r7, #12]
 800ada4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ada6:	681b      	ldr	r3, [r3, #0]
 800ada8:	4a2b      	ldr	r2, [pc, #172]	@ (800ae58 <I2C_Slave_ISR_DMA+0x284>)
 800adaa:	4293      	cmp	r3, r2
 800adac:	d041      	beq.n	800ae32 <I2C_Slave_ISR_DMA+0x25e>
 800adae:	68fb      	ldr	r3, [r7, #12]
 800adb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800adb2:	681b      	ldr	r3, [r3, #0]
 800adb4:	4a29      	ldr	r2, [pc, #164]	@ (800ae5c <I2C_Slave_ISR_DMA+0x288>)
 800adb6:	4293      	cmp	r3, r2
 800adb8:	d03b      	beq.n	800ae32 <I2C_Slave_ISR_DMA+0x25e>
 800adba:	68fb      	ldr	r3, [r7, #12]
 800adbc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800adbe:	681b      	ldr	r3, [r3, #0]
 800adc0:	4a27      	ldr	r2, [pc, #156]	@ (800ae60 <I2C_Slave_ISR_DMA+0x28c>)
 800adc2:	4293      	cmp	r3, r2
 800adc4:	d035      	beq.n	800ae32 <I2C_Slave_ISR_DMA+0x25e>
 800adc6:	68fb      	ldr	r3, [r7, #12]
 800adc8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800adca:	681b      	ldr	r3, [r3, #0]
 800adcc:	4a25      	ldr	r2, [pc, #148]	@ (800ae64 <I2C_Slave_ISR_DMA+0x290>)
 800adce:	4293      	cmp	r3, r2
 800add0:	d02f      	beq.n	800ae32 <I2C_Slave_ISR_DMA+0x25e>
 800add2:	68fb      	ldr	r3, [r7, #12]
 800add4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800add6:	681b      	ldr	r3, [r3, #0]
 800add8:	4a23      	ldr	r2, [pc, #140]	@ (800ae68 <I2C_Slave_ISR_DMA+0x294>)
 800adda:	4293      	cmp	r3, r2
 800addc:	d029      	beq.n	800ae32 <I2C_Slave_ISR_DMA+0x25e>
 800adde:	68fb      	ldr	r3, [r7, #12]
 800ade0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ade2:	681b      	ldr	r3, [r3, #0]
 800ade4:	4a21      	ldr	r2, [pc, #132]	@ (800ae6c <I2C_Slave_ISR_DMA+0x298>)
 800ade6:	4293      	cmp	r3, r2
 800ade8:	d023      	beq.n	800ae32 <I2C_Slave_ISR_DMA+0x25e>
 800adea:	68fb      	ldr	r3, [r7, #12]
 800adec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800adee:	681b      	ldr	r3, [r3, #0]
 800adf0:	4a1f      	ldr	r2, [pc, #124]	@ (800ae70 <I2C_Slave_ISR_DMA+0x29c>)
 800adf2:	4293      	cmp	r3, r2
 800adf4:	d01d      	beq.n	800ae32 <I2C_Slave_ISR_DMA+0x25e>
 800adf6:	68fb      	ldr	r3, [r7, #12]
 800adf8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800adfa:	681b      	ldr	r3, [r3, #0]
 800adfc:	4a1d      	ldr	r2, [pc, #116]	@ (800ae74 <I2C_Slave_ISR_DMA+0x2a0>)
 800adfe:	4293      	cmp	r3, r2
 800ae00:	d017      	beq.n	800ae32 <I2C_Slave_ISR_DMA+0x25e>
 800ae02:	68fb      	ldr	r3, [r7, #12]
 800ae04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae06:	681b      	ldr	r3, [r3, #0]
 800ae08:	4a1b      	ldr	r2, [pc, #108]	@ (800ae78 <I2C_Slave_ISR_DMA+0x2a4>)
 800ae0a:	4293      	cmp	r3, r2
 800ae0c:	d011      	beq.n	800ae32 <I2C_Slave_ISR_DMA+0x25e>
 800ae0e:	68fb      	ldr	r3, [r7, #12]
 800ae10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae12:	681b      	ldr	r3, [r3, #0]
 800ae14:	4a19      	ldr	r2, [pc, #100]	@ (800ae7c <I2C_Slave_ISR_DMA+0x2a8>)
 800ae16:	4293      	cmp	r3, r2
 800ae18:	d00b      	beq.n	800ae32 <I2C_Slave_ISR_DMA+0x25e>
 800ae1a:	68fb      	ldr	r3, [r7, #12]
 800ae1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae1e:	681b      	ldr	r3, [r3, #0]
 800ae20:	4a17      	ldr	r2, [pc, #92]	@ (800ae80 <I2C_Slave_ISR_DMA+0x2ac>)
 800ae22:	4293      	cmp	r3, r2
 800ae24:	d005      	beq.n	800ae32 <I2C_Slave_ISR_DMA+0x25e>
 800ae26:	68fb      	ldr	r3, [r7, #12]
 800ae28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae2a:	681b      	ldr	r3, [r3, #0]
 800ae2c:	4a15      	ldr	r2, [pc, #84]	@ (800ae84 <I2C_Slave_ISR_DMA+0x2b0>)
 800ae2e:	4293      	cmp	r3, r2
 800ae30:	d12a      	bne.n	800ae88 <I2C_Slave_ISR_DMA+0x2b4>
 800ae32:	68fb      	ldr	r3, [r7, #12]
 800ae34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae36:	681b      	ldr	r3, [r3, #0]
 800ae38:	685b      	ldr	r3, [r3, #4]
 800ae3a:	2b00      	cmp	r3, #0
 800ae3c:	bf0c      	ite	eq
 800ae3e:	2301      	moveq	r3, #1
 800ae40:	2300      	movne	r3, #0
 800ae42:	b2db      	uxtb	r3, r3
 800ae44:	e029      	b.n	800ae9a <I2C_Slave_ISR_DMA+0x2c6>
 800ae46:	bf00      	nop
 800ae48:	40020010 	.word	0x40020010
 800ae4c:	40020028 	.word	0x40020028
 800ae50:	40020040 	.word	0x40020040
 800ae54:	40020058 	.word	0x40020058
 800ae58:	40020070 	.word	0x40020070
 800ae5c:	40020088 	.word	0x40020088
 800ae60:	400200a0 	.word	0x400200a0
 800ae64:	400200b8 	.word	0x400200b8
 800ae68:	40020410 	.word	0x40020410
 800ae6c:	40020428 	.word	0x40020428
 800ae70:	40020440 	.word	0x40020440
 800ae74:	40020458 	.word	0x40020458
 800ae78:	40020470 	.word	0x40020470
 800ae7c:	40020488 	.word	0x40020488
 800ae80:	400204a0 	.word	0x400204a0
 800ae84:	400204b8 	.word	0x400204b8
 800ae88:	68fb      	ldr	r3, [r7, #12]
 800ae8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae8c:	681b      	ldr	r3, [r3, #0]
 800ae8e:	685b      	ldr	r3, [r3, #4]
 800ae90:	2b00      	cmp	r3, #0
 800ae92:	bf0c      	ite	eq
 800ae94:	2301      	moveq	r3, #1
 800ae96:	2300      	movne	r3, #0
 800ae98:	b2db      	uxtb	r3, r3
 800ae9a:	2b00      	cmp	r3, #0
 800ae9c:	d001      	beq.n	800aea2 <I2C_Slave_ISR_DMA+0x2ce>
          {
            treatdmanack = 1U;
 800ae9e:	2301      	movs	r3, #1
 800aea0:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 800aea2:	69fb      	ldr	r3, [r7, #28]
 800aea4:	2b01      	cmp	r3, #1
 800aea6:	d128      	bne.n	800aefa <I2C_Slave_ISR_DMA+0x326>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800aea8:	68fb      	ldr	r3, [r7, #12]
 800aeaa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800aeae:	b2db      	uxtb	r3, r3
 800aeb0:	2b28      	cmp	r3, #40	@ 0x28
 800aeb2:	d108      	bne.n	800aec6 <I2C_Slave_ISR_DMA+0x2f2>
 800aeb4:	69bb      	ldr	r3, [r7, #24]
 800aeb6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800aeba:	d104      	bne.n	800aec6 <I2C_Slave_ISR_DMA+0x2f2>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 800aebc:	68b9      	ldr	r1, [r7, #8]
 800aebe:	68f8      	ldr	r0, [r7, #12]
 800aec0:	f000 fd04 	bl	800b8cc <I2C_ITListenCplt>
 800aec4:	e048      	b.n	800af58 <I2C_Slave_ISR_DMA+0x384>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800aec6:	68fb      	ldr	r3, [r7, #12]
 800aec8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800aecc:	b2db      	uxtb	r3, r3
 800aece:	2b29      	cmp	r3, #41	@ 0x29
 800aed0:	d10e      	bne.n	800aef0 <I2C_Slave_ISR_DMA+0x31c>
 800aed2:	69bb      	ldr	r3, [r7, #24]
 800aed4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800aed8:	d00a      	beq.n	800aef0 <I2C_Slave_ISR_DMA+0x31c>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800aeda:	68fb      	ldr	r3, [r7, #12]
 800aedc:	681b      	ldr	r3, [r3, #0]
 800aede:	2210      	movs	r2, #16
 800aee0:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 800aee2:	68f8      	ldr	r0, [r7, #12]
 800aee4:	f000 fe5f 	bl	800bba6 <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 800aee8:	68f8      	ldr	r0, [r7, #12]
 800aeea:	f000 f96c 	bl	800b1c6 <I2C_ITSlaveSeqCplt>
 800aeee:	e033      	b.n	800af58 <I2C_Slave_ISR_DMA+0x384>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800aef0:	68fb      	ldr	r3, [r7, #12]
 800aef2:	681b      	ldr	r3, [r3, #0]
 800aef4:	2210      	movs	r2, #16
 800aef6:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 800aef8:	e034      	b.n	800af64 <I2C_Slave_ISR_DMA+0x390>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800aefa:	68fb      	ldr	r3, [r7, #12]
 800aefc:	681b      	ldr	r3, [r3, #0]
 800aefe:	2210      	movs	r2, #16
 800af00:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800af02:	68fb      	ldr	r3, [r7, #12]
 800af04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800af06:	f043 0204 	orr.w	r2, r3, #4
 800af0a:	68fb      	ldr	r3, [r7, #12]
 800af0c:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 800af0e:	68fb      	ldr	r3, [r7, #12]
 800af10:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800af14:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800af16:	69bb      	ldr	r3, [r7, #24]
 800af18:	2b00      	cmp	r3, #0
 800af1a:	d003      	beq.n	800af24 <I2C_Slave_ISR_DMA+0x350>
 800af1c:	69bb      	ldr	r3, [r7, #24]
 800af1e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800af22:	d11f      	bne.n	800af64 <I2C_Slave_ISR_DMA+0x390>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800af24:	7dfb      	ldrb	r3, [r7, #23]
 800af26:	2b21      	cmp	r3, #33	@ 0x21
 800af28:	d002      	beq.n	800af30 <I2C_Slave_ISR_DMA+0x35c>
 800af2a:	7dfb      	ldrb	r3, [r7, #23]
 800af2c:	2b29      	cmp	r3, #41	@ 0x29
 800af2e:	d103      	bne.n	800af38 <I2C_Slave_ISR_DMA+0x364>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800af30:	68fb      	ldr	r3, [r7, #12]
 800af32:	2221      	movs	r2, #33	@ 0x21
 800af34:	631a      	str	r2, [r3, #48]	@ 0x30
 800af36:	e008      	b.n	800af4a <I2C_Slave_ISR_DMA+0x376>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800af38:	7dfb      	ldrb	r3, [r7, #23]
 800af3a:	2b22      	cmp	r3, #34	@ 0x22
 800af3c:	d002      	beq.n	800af44 <I2C_Slave_ISR_DMA+0x370>
 800af3e:	7dfb      	ldrb	r3, [r7, #23]
 800af40:	2b2a      	cmp	r3, #42	@ 0x2a
 800af42:	d102      	bne.n	800af4a <I2C_Slave_ISR_DMA+0x376>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800af44:	68fb      	ldr	r3, [r7, #12]
 800af46:	2222      	movs	r2, #34	@ 0x22
 800af48:	631a      	str	r2, [r3, #48]	@ 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 800af4a:	68fb      	ldr	r3, [r7, #12]
 800af4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800af4e:	4619      	mov	r1, r3
 800af50:	68f8      	ldr	r0, [r7, #12]
 800af52:	f000 fd11 	bl	800b978 <I2C_ITError>
      if (treatdmanack == 1U)
 800af56:	e005      	b.n	800af64 <I2C_Slave_ISR_DMA+0x390>
 800af58:	e004      	b.n	800af64 <I2C_Slave_ISR_DMA+0x390>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800af5a:	68fb      	ldr	r3, [r7, #12]
 800af5c:	681b      	ldr	r3, [r3, #0]
 800af5e:	2210      	movs	r2, #16
 800af60:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800af62:	e011      	b.n	800af88 <I2C_Slave_ISR_DMA+0x3b4>
      if (treatdmanack == 1U)
 800af64:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800af66:	e00f      	b.n	800af88 <I2C_Slave_ISR_DMA+0x3b4>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 800af68:	68bb      	ldr	r3, [r7, #8]
 800af6a:	08db      	lsrs	r3, r3, #3
 800af6c:	f003 0301 	and.w	r3, r3, #1
 800af70:	2b00      	cmp	r3, #0
 800af72:	d009      	beq.n	800af88 <I2C_Slave_ISR_DMA+0x3b4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	08db      	lsrs	r3, r3, #3
 800af78:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 800af7c:	2b00      	cmp	r3, #0
 800af7e:	d003      	beq.n	800af88 <I2C_Slave_ISR_DMA+0x3b4>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 800af80:	68b9      	ldr	r1, [r7, #8]
 800af82:	68f8      	ldr	r0, [r7, #12]
 800af84:	f000 f85e 	bl	800b044 <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800af88:	68fb      	ldr	r3, [r7, #12]
 800af8a:	2200      	movs	r2, #0
 800af8c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800af90:	2300      	movs	r3, #0
}
 800af92:	4618      	mov	r0, r3
 800af94:	3720      	adds	r7, #32
 800af96:	46bd      	mov	sp, r7
 800af98:	bd80      	pop	{r7, pc}
 800af9a:	bf00      	nop

0800af9c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800af9c:	b580      	push	{r7, lr}
 800af9e:	b086      	sub	sp, #24
 800afa0:	af02      	add	r7, sp, #8
 800afa2:	60f8      	str	r0, [r7, #12]
 800afa4:	4608      	mov	r0, r1
 800afa6:	4611      	mov	r1, r2
 800afa8:	461a      	mov	r2, r3
 800afaa:	4603      	mov	r3, r0
 800afac:	817b      	strh	r3, [r7, #10]
 800afae:	460b      	mov	r3, r1
 800afb0:	813b      	strh	r3, [r7, #8]
 800afb2:	4613      	mov	r3, r2
 800afb4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800afb6:	88fb      	ldrh	r3, [r7, #6]
 800afb8:	b2da      	uxtb	r2, r3
 800afba:	8979      	ldrh	r1, [r7, #10]
 800afbc:	4b20      	ldr	r3, [pc, #128]	@ (800b040 <I2C_RequestMemoryRead+0xa4>)
 800afbe:	9300      	str	r3, [sp, #0]
 800afc0:	2300      	movs	r3, #0
 800afc2:	68f8      	ldr	r0, [r7, #12]
 800afc4:	f000 fff4 	bl	800bfb0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800afc8:	69fa      	ldr	r2, [r7, #28]
 800afca:	69b9      	ldr	r1, [r7, #24]
 800afcc:	68f8      	ldr	r0, [r7, #12]
 800afce:	f000 fe85 	bl	800bcdc <I2C_WaitOnTXISFlagUntilTimeout>
 800afd2:	4603      	mov	r3, r0
 800afd4:	2b00      	cmp	r3, #0
 800afd6:	d001      	beq.n	800afdc <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800afd8:	2301      	movs	r3, #1
 800afda:	e02c      	b.n	800b036 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800afdc:	88fb      	ldrh	r3, [r7, #6]
 800afde:	2b01      	cmp	r3, #1
 800afe0:	d105      	bne.n	800afee <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800afe2:	893b      	ldrh	r3, [r7, #8]
 800afe4:	b2da      	uxtb	r2, r3
 800afe6:	68fb      	ldr	r3, [r7, #12]
 800afe8:	681b      	ldr	r3, [r3, #0]
 800afea:	629a      	str	r2, [r3, #40]	@ 0x28
 800afec:	e015      	b.n	800b01a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800afee:	893b      	ldrh	r3, [r7, #8]
 800aff0:	0a1b      	lsrs	r3, r3, #8
 800aff2:	b29b      	uxth	r3, r3
 800aff4:	b2da      	uxtb	r2, r3
 800aff6:	68fb      	ldr	r3, [r7, #12]
 800aff8:	681b      	ldr	r3, [r3, #0]
 800affa:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800affc:	69fa      	ldr	r2, [r7, #28]
 800affe:	69b9      	ldr	r1, [r7, #24]
 800b000:	68f8      	ldr	r0, [r7, #12]
 800b002:	f000 fe6b 	bl	800bcdc <I2C_WaitOnTXISFlagUntilTimeout>
 800b006:	4603      	mov	r3, r0
 800b008:	2b00      	cmp	r3, #0
 800b00a:	d001      	beq.n	800b010 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800b00c:	2301      	movs	r3, #1
 800b00e:	e012      	b.n	800b036 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800b010:	893b      	ldrh	r3, [r7, #8]
 800b012:	b2da      	uxtb	r2, r3
 800b014:	68fb      	ldr	r3, [r7, #12]
 800b016:	681b      	ldr	r3, [r3, #0]
 800b018:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800b01a:	69fb      	ldr	r3, [r7, #28]
 800b01c:	9300      	str	r3, [sp, #0]
 800b01e:	69bb      	ldr	r3, [r7, #24]
 800b020:	2200      	movs	r2, #0
 800b022:	2140      	movs	r1, #64	@ 0x40
 800b024:	68f8      	ldr	r0, [r7, #12]
 800b026:	f000 fe00 	bl	800bc2a <I2C_WaitOnFlagUntilTimeout>
 800b02a:	4603      	mov	r3, r0
 800b02c:	2b00      	cmp	r3, #0
 800b02e:	d001      	beq.n	800b034 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800b030:	2301      	movs	r3, #1
 800b032:	e000      	b.n	800b036 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800b034:	2300      	movs	r3, #0
}
 800b036:	4618      	mov	r0, r3
 800b038:	3710      	adds	r7, #16
 800b03a:	46bd      	mov	sp, r7
 800b03c:	bd80      	pop	{r7, pc}
 800b03e:	bf00      	nop
 800b040:	80002000 	.word	0x80002000

0800b044 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800b044:	b580      	push	{r7, lr}
 800b046:	b084      	sub	sp, #16
 800b048:	af00      	add	r7, sp, #0
 800b04a:	6078      	str	r0, [r7, #4]
 800b04c:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b054:	b2db      	uxtb	r3, r3
 800b056:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800b05a:	2b28      	cmp	r3, #40	@ 0x28
 800b05c:	d16a      	bne.n	800b134 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	681b      	ldr	r3, [r3, #0]
 800b062:	699b      	ldr	r3, [r3, #24]
 800b064:	0c1b      	lsrs	r3, r3, #16
 800b066:	b2db      	uxtb	r3, r3
 800b068:	f003 0301 	and.w	r3, r3, #1
 800b06c:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 800b06e:	687b      	ldr	r3, [r7, #4]
 800b070:	681b      	ldr	r3, [r3, #0]
 800b072:	699b      	ldr	r3, [r3, #24]
 800b074:	0c1b      	lsrs	r3, r3, #16
 800b076:	b29b      	uxth	r3, r3
 800b078:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 800b07c:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	681b      	ldr	r3, [r3, #0]
 800b082:	689b      	ldr	r3, [r3, #8]
 800b084:	b29b      	uxth	r3, r3
 800b086:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b08a:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 800b08c:	687b      	ldr	r3, [r7, #4]
 800b08e:	681b      	ldr	r3, [r3, #0]
 800b090:	68db      	ldr	r3, [r3, #12]
 800b092:	b29b      	uxth	r3, r3
 800b094:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 800b098:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800b09a:	687b      	ldr	r3, [r7, #4]
 800b09c:	68db      	ldr	r3, [r3, #12]
 800b09e:	2b02      	cmp	r3, #2
 800b0a0:	d138      	bne.n	800b114 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 800b0a2:	897b      	ldrh	r3, [r7, #10]
 800b0a4:	09db      	lsrs	r3, r3, #7
 800b0a6:	b29a      	uxth	r2, r3
 800b0a8:	89bb      	ldrh	r3, [r7, #12]
 800b0aa:	4053      	eors	r3, r2
 800b0ac:	b29b      	uxth	r3, r3
 800b0ae:	f003 0306 	and.w	r3, r3, #6
 800b0b2:	2b00      	cmp	r3, #0
 800b0b4:	d11c      	bne.n	800b0f0 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 800b0b6:	897b      	ldrh	r3, [r7, #10]
 800b0b8:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b0be:	1c5a      	adds	r2, r3, #1
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b0c8:	2b02      	cmp	r3, #2
 800b0ca:	d13b      	bne.n	800b144 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	2200      	movs	r2, #0
 800b0d0:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	681b      	ldr	r3, [r3, #0]
 800b0d6:	2208      	movs	r2, #8
 800b0d8:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	2200      	movs	r2, #0
 800b0de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800b0e2:	89ba      	ldrh	r2, [r7, #12]
 800b0e4:	7bfb      	ldrb	r3, [r7, #15]
 800b0e6:	4619      	mov	r1, r3
 800b0e8:	6878      	ldr	r0, [r7, #4]
 800b0ea:	f7ff f8ec 	bl	800a2c6 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800b0ee:	e029      	b.n	800b144 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 800b0f0:	893b      	ldrh	r3, [r7, #8]
 800b0f2:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800b0f4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800b0f8:	6878      	ldr	r0, [r7, #4]
 800b0fa:	f001 f80f 	bl	800c11c <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	2200      	movs	r2, #0
 800b102:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800b106:	89ba      	ldrh	r2, [r7, #12]
 800b108:	7bfb      	ldrb	r3, [r7, #15]
 800b10a:	4619      	mov	r1, r3
 800b10c:	6878      	ldr	r0, [r7, #4]
 800b10e:	f7ff f8da 	bl	800a2c6 <HAL_I2C_AddrCallback>
}
 800b112:	e017      	b.n	800b144 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800b114:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800b118:	6878      	ldr	r0, [r7, #4]
 800b11a:	f000 ffff 	bl	800c11c <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 800b11e:	687b      	ldr	r3, [r7, #4]
 800b120:	2200      	movs	r2, #0
 800b122:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800b126:	89ba      	ldrh	r2, [r7, #12]
 800b128:	7bfb      	ldrb	r3, [r7, #15]
 800b12a:	4619      	mov	r1, r3
 800b12c:	6878      	ldr	r0, [r7, #4]
 800b12e:	f7ff f8ca 	bl	800a2c6 <HAL_I2C_AddrCallback>
}
 800b132:	e007      	b.n	800b144 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800b134:	687b      	ldr	r3, [r7, #4]
 800b136:	681b      	ldr	r3, [r3, #0]
 800b138:	2208      	movs	r2, #8
 800b13a:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 800b13c:	687b      	ldr	r3, [r7, #4]
 800b13e:	2200      	movs	r2, #0
 800b140:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 800b144:	bf00      	nop
 800b146:	3710      	adds	r7, #16
 800b148:	46bd      	mov	sp, r7
 800b14a:	bd80      	pop	{r7, pc}

0800b14c <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800b14c:	b580      	push	{r7, lr}
 800b14e:	b082      	sub	sp, #8
 800b150:	af00      	add	r7, sp, #0
 800b152:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	2200      	movs	r2, #0
 800b158:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800b15c:	687b      	ldr	r3, [r7, #4]
 800b15e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b162:	b2db      	uxtb	r3, r3
 800b164:	2b21      	cmp	r3, #33	@ 0x21
 800b166:	d115      	bne.n	800b194 <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	2220      	movs	r2, #32
 800b16c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	2211      	movs	r2, #17
 800b174:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	2200      	movs	r2, #0
 800b17a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800b17c:	2101      	movs	r1, #1
 800b17e:	6878      	ldr	r0, [r7, #4]
 800b180:	f000 ffcc 	bl	800c11c <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	2200      	movs	r2, #0
 800b188:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 800b18c:	6878      	ldr	r0, [r7, #4]
 800b18e:	f7ff f872 	bl	800a276 <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800b192:	e014      	b.n	800b1be <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	2220      	movs	r2, #32
 800b198:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	2212      	movs	r2, #18
 800b1a0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	2200      	movs	r2, #0
 800b1a6:	635a      	str	r2, [r3, #52]	@ 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800b1a8:	2102      	movs	r1, #2
 800b1aa:	6878      	ldr	r0, [r7, #4]
 800b1ac:	f000 ffb6 	bl	800c11c <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	2200      	movs	r2, #0
 800b1b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 800b1b8:	6878      	ldr	r0, [r7, #4]
 800b1ba:	f7ff f866 	bl	800a28a <HAL_I2C_MasterRxCpltCallback>
}
 800b1be:	bf00      	nop
 800b1c0:	3708      	adds	r7, #8
 800b1c2:	46bd      	mov	sp, r7
 800b1c4:	bd80      	pop	{r7, pc}

0800b1c6 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800b1c6:	b580      	push	{r7, lr}
 800b1c8:	b084      	sub	sp, #16
 800b1ca:	af00      	add	r7, sp, #0
 800b1cc:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	681b      	ldr	r3, [r3, #0]
 800b1d2:	681b      	ldr	r3, [r3, #0]
 800b1d4:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	2200      	movs	r2, #0
 800b1da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800b1de:	68fb      	ldr	r3, [r7, #12]
 800b1e0:	0b9b      	lsrs	r3, r3, #14
 800b1e2:	f003 0301 	and.w	r3, r3, #1
 800b1e6:	2b00      	cmp	r3, #0
 800b1e8:	d008      	beq.n	800b1fc <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	681b      	ldr	r3, [r3, #0]
 800b1ee:	681a      	ldr	r2, [r3, #0]
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	681b      	ldr	r3, [r3, #0]
 800b1f4:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800b1f8:	601a      	str	r2, [r3, #0]
 800b1fa:	e00d      	b.n	800b218 <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800b1fc:	68fb      	ldr	r3, [r7, #12]
 800b1fe:	0bdb      	lsrs	r3, r3, #15
 800b200:	f003 0301 	and.w	r3, r3, #1
 800b204:	2b00      	cmp	r3, #0
 800b206:	d007      	beq.n	800b218 <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	681b      	ldr	r3, [r3, #0]
 800b20c:	681a      	ldr	r2, [r3, #0]
 800b20e:	687b      	ldr	r3, [r7, #4]
 800b210:	681b      	ldr	r3, [r3, #0]
 800b212:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800b216:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b21e:	b2db      	uxtb	r3, r3
 800b220:	2b29      	cmp	r3, #41	@ 0x29
 800b222:	d112      	bne.n	800b24a <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800b224:	687b      	ldr	r3, [r7, #4]
 800b226:	2228      	movs	r2, #40	@ 0x28
 800b228:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	2221      	movs	r2, #33	@ 0x21
 800b230:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800b232:	2101      	movs	r1, #1
 800b234:	6878      	ldr	r0, [r7, #4]
 800b236:	f000 ff71 	bl	800c11c <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b23a:	687b      	ldr	r3, [r7, #4]
 800b23c:	2200      	movs	r2, #0
 800b23e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800b242:	6878      	ldr	r0, [r7, #4]
 800b244:	f7ff f82b 	bl	800a29e <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800b248:	e017      	b.n	800b27a <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800b24a:	687b      	ldr	r3, [r7, #4]
 800b24c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b250:	b2db      	uxtb	r3, r3
 800b252:	2b2a      	cmp	r3, #42	@ 0x2a
 800b254:	d111      	bne.n	800b27a <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	2228      	movs	r2, #40	@ 0x28
 800b25a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	2222      	movs	r2, #34	@ 0x22
 800b262:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800b264:	2102      	movs	r1, #2
 800b266:	6878      	ldr	r0, [r7, #4]
 800b268:	f000 ff58 	bl	800c11c <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	2200      	movs	r2, #0
 800b270:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800b274:	6878      	ldr	r0, [r7, #4]
 800b276:	f7ff f81c 	bl	800a2b2 <HAL_I2C_SlaveRxCpltCallback>
}
 800b27a:	bf00      	nop
 800b27c:	3710      	adds	r7, #16
 800b27e:	46bd      	mov	sp, r7
 800b280:	bd80      	pop	{r7, pc}
	...

0800b284 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800b284:	b580      	push	{r7, lr}
 800b286:	b086      	sub	sp, #24
 800b288:	af00      	add	r7, sp, #0
 800b28a:	6078      	str	r0, [r7, #4]
 800b28c:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 800b28e:	683b      	ldr	r3, [r7, #0]
 800b290:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	681b      	ldr	r3, [r3, #0]
 800b296:	2220      	movs	r2, #32
 800b298:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b2a0:	b2db      	uxtb	r3, r3
 800b2a2:	2b21      	cmp	r3, #33	@ 0x21
 800b2a4:	d107      	bne.n	800b2b6 <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800b2a6:	2101      	movs	r1, #1
 800b2a8:	6878      	ldr	r0, [r7, #4]
 800b2aa:	f000 ff37 	bl	800c11c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	2211      	movs	r2, #17
 800b2b2:	631a      	str	r2, [r3, #48]	@ 0x30
 800b2b4:	e00c      	b.n	800b2d0 <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b2bc:	b2db      	uxtb	r3, r3
 800b2be:	2b22      	cmp	r3, #34	@ 0x22
 800b2c0:	d106      	bne.n	800b2d0 <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800b2c2:	2102      	movs	r1, #2
 800b2c4:	6878      	ldr	r0, [r7, #4]
 800b2c6:	f000 ff29 	bl	800c11c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800b2ca:	687b      	ldr	r3, [r7, #4]
 800b2cc:	2212      	movs	r2, #18
 800b2ce:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	681b      	ldr	r3, [r3, #0]
 800b2d4:	6859      	ldr	r1, [r3, #4]
 800b2d6:	687b      	ldr	r3, [r7, #4]
 800b2d8:	681a      	ldr	r2, [r3, #0]
 800b2da:	4b4d      	ldr	r3, [pc, #308]	@ (800b410 <I2C_ITMasterCplt+0x18c>)
 800b2dc:	400b      	ands	r3, r1
 800b2de:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	2200      	movs	r2, #0
 800b2e4:	635a      	str	r2, [r3, #52]	@ 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800b2e6:	687b      	ldr	r3, [r7, #4]
 800b2e8:	4a4a      	ldr	r2, [pc, #296]	@ (800b414 <I2C_ITMasterCplt+0x190>)
 800b2ea:	62da      	str	r2, [r3, #44]	@ 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 800b2ec:	697b      	ldr	r3, [r7, #20]
 800b2ee:	091b      	lsrs	r3, r3, #4
 800b2f0:	f003 0301 	and.w	r3, r3, #1
 800b2f4:	2b00      	cmp	r3, #0
 800b2f6:	d009      	beq.n	800b30c <I2C_ITMasterCplt+0x88>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b2f8:	687b      	ldr	r3, [r7, #4]
 800b2fa:	681b      	ldr	r3, [r3, #0]
 800b2fc:	2210      	movs	r2, #16
 800b2fe:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800b300:	687b      	ldr	r3, [r7, #4]
 800b302:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b304:	f043 0204 	orr.w	r2, r3, #4
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 800b30c:	687b      	ldr	r3, [r7, #4]
 800b30e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b312:	b2db      	uxtb	r3, r3
 800b314:	2b60      	cmp	r3, #96	@ 0x60
 800b316:	d10b      	bne.n	800b330 <I2C_ITMasterCplt+0xac>
 800b318:	697b      	ldr	r3, [r7, #20]
 800b31a:	089b      	lsrs	r3, r3, #2
 800b31c:	f003 0301 	and.w	r3, r3, #1
 800b320:	2b00      	cmp	r3, #0
 800b322:	d005      	beq.n	800b330 <I2C_ITMasterCplt+0xac>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	681b      	ldr	r3, [r3, #0]
 800b328:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b32a:	b2db      	uxtb	r3, r3
 800b32c:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 800b32e:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800b330:	6878      	ldr	r0, [r7, #4]
 800b332:	f000 fc38 	bl	800bba6 <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800b336:	687b      	ldr	r3, [r7, #4]
 800b338:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b33a:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 800b33c:	687b      	ldr	r3, [r7, #4]
 800b33e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b342:	b2db      	uxtb	r3, r3
 800b344:	2b60      	cmp	r3, #96	@ 0x60
 800b346:	d002      	beq.n	800b34e <I2C_ITMasterCplt+0xca>
 800b348:	693b      	ldr	r3, [r7, #16]
 800b34a:	2b00      	cmp	r3, #0
 800b34c:	d006      	beq.n	800b35c <I2C_ITMasterCplt+0xd8>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800b34e:	687b      	ldr	r3, [r7, #4]
 800b350:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b352:	4619      	mov	r1, r3
 800b354:	6878      	ldr	r0, [r7, #4]
 800b356:	f000 fb0f 	bl	800b978 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 800b35a:	e054      	b.n	800b406 <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b362:	b2db      	uxtb	r3, r3
 800b364:	2b21      	cmp	r3, #33	@ 0x21
 800b366:	d124      	bne.n	800b3b2 <I2C_ITMasterCplt+0x12e>
    hi2c->State = HAL_I2C_STATE_READY;
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	2220      	movs	r2, #32
 800b36c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	2200      	movs	r2, #0
 800b374:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800b37c:	b2db      	uxtb	r3, r3
 800b37e:	2b40      	cmp	r3, #64	@ 0x40
 800b380:	d10b      	bne.n	800b39a <I2C_ITMasterCplt+0x116>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	2200      	movs	r2, #0
 800b386:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 800b38a:	687b      	ldr	r3, [r7, #4]
 800b38c:	2200      	movs	r2, #0
 800b38e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 800b392:	6878      	ldr	r0, [r7, #4]
 800b394:	f7f9 f93c 	bl	8004610 <HAL_I2C_MemTxCpltCallback>
}
 800b398:	e035      	b.n	800b406 <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800b39a:	687b      	ldr	r3, [r7, #4]
 800b39c:	2200      	movs	r2, #0
 800b39e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	2200      	movs	r2, #0
 800b3a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800b3aa:	6878      	ldr	r0, [r7, #4]
 800b3ac:	f7fe ff63 	bl	800a276 <HAL_I2C_MasterTxCpltCallback>
}
 800b3b0:	e029      	b.n	800b406 <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800b3b2:	687b      	ldr	r3, [r7, #4]
 800b3b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b3b8:	b2db      	uxtb	r3, r3
 800b3ba:	2b22      	cmp	r3, #34	@ 0x22
 800b3bc:	d123      	bne.n	800b406 <I2C_ITMasterCplt+0x182>
    hi2c->State = HAL_I2C_STATE_READY;
 800b3be:	687b      	ldr	r3, [r7, #4]
 800b3c0:	2220      	movs	r2, #32
 800b3c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800b3c6:	687b      	ldr	r3, [r7, #4]
 800b3c8:	2200      	movs	r2, #0
 800b3ca:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800b3cc:	687b      	ldr	r3, [r7, #4]
 800b3ce:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800b3d2:	b2db      	uxtb	r3, r3
 800b3d4:	2b40      	cmp	r3, #64	@ 0x40
 800b3d6:	d10b      	bne.n	800b3f0 <I2C_ITMasterCplt+0x16c>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800b3d8:	687b      	ldr	r3, [r7, #4]
 800b3da:	2200      	movs	r2, #0
 800b3dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	2200      	movs	r2, #0
 800b3e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 800b3e8:	6878      	ldr	r0, [r7, #4]
 800b3ea:	f7fe ff84 	bl	800a2f6 <HAL_I2C_MemRxCpltCallback>
}
 800b3ee:	e00a      	b.n	800b406 <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800b3f0:	687b      	ldr	r3, [r7, #4]
 800b3f2:	2200      	movs	r2, #0
 800b3f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 800b3f8:	687b      	ldr	r3, [r7, #4]
 800b3fa:	2200      	movs	r2, #0
 800b3fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 800b400:	6878      	ldr	r0, [r7, #4]
 800b402:	f7fe ff42 	bl	800a28a <HAL_I2C_MasterRxCpltCallback>
}
 800b406:	bf00      	nop
 800b408:	3718      	adds	r7, #24
 800b40a:	46bd      	mov	sp, r7
 800b40c:	bd80      	pop	{r7, pc}
 800b40e:	bf00      	nop
 800b410:	fe00e800 	.word	0xfe00e800
 800b414:	ffff0000 	.word	0xffff0000

0800b418 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800b418:	b580      	push	{r7, lr}
 800b41a:	b086      	sub	sp, #24
 800b41c:	af00      	add	r7, sp, #0
 800b41e:	6078      	str	r0, [r7, #4]
 800b420:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	681b      	ldr	r3, [r3, #0]
 800b426:	681b      	ldr	r3, [r3, #0]
 800b428:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 800b42a:	683b      	ldr	r3, [r7, #0]
 800b42c:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 800b42e:	687b      	ldr	r3, [r7, #4]
 800b430:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b432:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800b434:	687b      	ldr	r3, [r7, #4]
 800b436:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b43a:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	681b      	ldr	r3, [r3, #0]
 800b440:	2220      	movs	r2, #32
 800b442:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800b444:	7afb      	ldrb	r3, [r7, #11]
 800b446:	2b21      	cmp	r3, #33	@ 0x21
 800b448:	d002      	beq.n	800b450 <I2C_ITSlaveCplt+0x38>
 800b44a:	7afb      	ldrb	r3, [r7, #11]
 800b44c:	2b29      	cmp	r3, #41	@ 0x29
 800b44e:	d108      	bne.n	800b462 <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 800b450:	f248 0101 	movw	r1, #32769	@ 0x8001
 800b454:	6878      	ldr	r0, [r7, #4]
 800b456:	f000 fe61 	bl	800c11c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	2221      	movs	r2, #33	@ 0x21
 800b45e:	631a      	str	r2, [r3, #48]	@ 0x30
 800b460:	e019      	b.n	800b496 <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800b462:	7afb      	ldrb	r3, [r7, #11]
 800b464:	2b22      	cmp	r3, #34	@ 0x22
 800b466:	d002      	beq.n	800b46e <I2C_ITSlaveCplt+0x56>
 800b468:	7afb      	ldrb	r3, [r7, #11]
 800b46a:	2b2a      	cmp	r3, #42	@ 0x2a
 800b46c:	d108      	bne.n	800b480 <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 800b46e:	f248 0102 	movw	r1, #32770	@ 0x8002
 800b472:	6878      	ldr	r0, [r7, #4]
 800b474:	f000 fe52 	bl	800c11c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800b478:	687b      	ldr	r3, [r7, #4]
 800b47a:	2222      	movs	r2, #34	@ 0x22
 800b47c:	631a      	str	r2, [r3, #48]	@ 0x30
 800b47e:	e00a      	b.n	800b496 <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 800b480:	7afb      	ldrb	r3, [r7, #11]
 800b482:	2b28      	cmp	r3, #40	@ 0x28
 800b484:	d107      	bne.n	800b496 <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 800b486:	f248 0103 	movw	r1, #32771	@ 0x8003
 800b48a:	6878      	ldr	r0, [r7, #4]
 800b48c:	f000 fe46 	bl	800c11c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 800b490:	687b      	ldr	r3, [r7, #4]
 800b492:	2200      	movs	r2, #0
 800b494:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	681b      	ldr	r3, [r3, #0]
 800b49a:	685a      	ldr	r2, [r3, #4]
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	681b      	ldr	r3, [r3, #0]
 800b4a0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800b4a4:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	681b      	ldr	r3, [r3, #0]
 800b4aa:	6859      	ldr	r1, [r3, #4]
 800b4ac:	687b      	ldr	r3, [r7, #4]
 800b4ae:	681a      	ldr	r2, [r3, #0]
 800b4b0:	4b80      	ldr	r3, [pc, #512]	@ (800b6b4 <I2C_ITSlaveCplt+0x29c>)
 800b4b2:	400b      	ands	r3, r1
 800b4b4:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800b4b6:	6878      	ldr	r0, [r7, #4]
 800b4b8:	f000 fb75 	bl	800bba6 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800b4bc:	693b      	ldr	r3, [r7, #16]
 800b4be:	0b9b      	lsrs	r3, r3, #14
 800b4c0:	f003 0301 	and.w	r3, r3, #1
 800b4c4:	2b00      	cmp	r3, #0
 800b4c6:	d07a      	beq.n	800b5be <I2C_ITSlaveCplt+0x1a6>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	681b      	ldr	r3, [r3, #0]
 800b4cc:	681a      	ldr	r2, [r3, #0]
 800b4ce:	687b      	ldr	r3, [r7, #4]
 800b4d0:	681b      	ldr	r3, [r3, #0]
 800b4d2:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800b4d6:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 800b4d8:	687b      	ldr	r3, [r7, #4]
 800b4da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b4dc:	2b00      	cmp	r3, #0
 800b4de:	f000 8112 	beq.w	800b706 <I2C_ITSlaveCplt+0x2ee>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 800b4e2:	687b      	ldr	r3, [r7, #4]
 800b4e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b4e6:	681b      	ldr	r3, [r3, #0]
 800b4e8:	4a73      	ldr	r2, [pc, #460]	@ (800b6b8 <I2C_ITSlaveCplt+0x2a0>)
 800b4ea:	4293      	cmp	r3, r2
 800b4ec:	d059      	beq.n	800b5a2 <I2C_ITSlaveCplt+0x18a>
 800b4ee:	687b      	ldr	r3, [r7, #4]
 800b4f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b4f2:	681b      	ldr	r3, [r3, #0]
 800b4f4:	4a71      	ldr	r2, [pc, #452]	@ (800b6bc <I2C_ITSlaveCplt+0x2a4>)
 800b4f6:	4293      	cmp	r3, r2
 800b4f8:	d053      	beq.n	800b5a2 <I2C_ITSlaveCplt+0x18a>
 800b4fa:	687b      	ldr	r3, [r7, #4]
 800b4fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b4fe:	681b      	ldr	r3, [r3, #0]
 800b500:	4a6f      	ldr	r2, [pc, #444]	@ (800b6c0 <I2C_ITSlaveCplt+0x2a8>)
 800b502:	4293      	cmp	r3, r2
 800b504:	d04d      	beq.n	800b5a2 <I2C_ITSlaveCplt+0x18a>
 800b506:	687b      	ldr	r3, [r7, #4]
 800b508:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b50a:	681b      	ldr	r3, [r3, #0]
 800b50c:	4a6d      	ldr	r2, [pc, #436]	@ (800b6c4 <I2C_ITSlaveCplt+0x2ac>)
 800b50e:	4293      	cmp	r3, r2
 800b510:	d047      	beq.n	800b5a2 <I2C_ITSlaveCplt+0x18a>
 800b512:	687b      	ldr	r3, [r7, #4]
 800b514:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b516:	681b      	ldr	r3, [r3, #0]
 800b518:	4a6b      	ldr	r2, [pc, #428]	@ (800b6c8 <I2C_ITSlaveCplt+0x2b0>)
 800b51a:	4293      	cmp	r3, r2
 800b51c:	d041      	beq.n	800b5a2 <I2C_ITSlaveCplt+0x18a>
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b522:	681b      	ldr	r3, [r3, #0]
 800b524:	4a69      	ldr	r2, [pc, #420]	@ (800b6cc <I2C_ITSlaveCplt+0x2b4>)
 800b526:	4293      	cmp	r3, r2
 800b528:	d03b      	beq.n	800b5a2 <I2C_ITSlaveCplt+0x18a>
 800b52a:	687b      	ldr	r3, [r7, #4]
 800b52c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b52e:	681b      	ldr	r3, [r3, #0]
 800b530:	4a67      	ldr	r2, [pc, #412]	@ (800b6d0 <I2C_ITSlaveCplt+0x2b8>)
 800b532:	4293      	cmp	r3, r2
 800b534:	d035      	beq.n	800b5a2 <I2C_ITSlaveCplt+0x18a>
 800b536:	687b      	ldr	r3, [r7, #4]
 800b538:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b53a:	681b      	ldr	r3, [r3, #0]
 800b53c:	4a65      	ldr	r2, [pc, #404]	@ (800b6d4 <I2C_ITSlaveCplt+0x2bc>)
 800b53e:	4293      	cmp	r3, r2
 800b540:	d02f      	beq.n	800b5a2 <I2C_ITSlaveCplt+0x18a>
 800b542:	687b      	ldr	r3, [r7, #4]
 800b544:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b546:	681b      	ldr	r3, [r3, #0]
 800b548:	4a63      	ldr	r2, [pc, #396]	@ (800b6d8 <I2C_ITSlaveCplt+0x2c0>)
 800b54a:	4293      	cmp	r3, r2
 800b54c:	d029      	beq.n	800b5a2 <I2C_ITSlaveCplt+0x18a>
 800b54e:	687b      	ldr	r3, [r7, #4]
 800b550:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b552:	681b      	ldr	r3, [r3, #0]
 800b554:	4a61      	ldr	r2, [pc, #388]	@ (800b6dc <I2C_ITSlaveCplt+0x2c4>)
 800b556:	4293      	cmp	r3, r2
 800b558:	d023      	beq.n	800b5a2 <I2C_ITSlaveCplt+0x18a>
 800b55a:	687b      	ldr	r3, [r7, #4]
 800b55c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b55e:	681b      	ldr	r3, [r3, #0]
 800b560:	4a5f      	ldr	r2, [pc, #380]	@ (800b6e0 <I2C_ITSlaveCplt+0x2c8>)
 800b562:	4293      	cmp	r3, r2
 800b564:	d01d      	beq.n	800b5a2 <I2C_ITSlaveCplt+0x18a>
 800b566:	687b      	ldr	r3, [r7, #4]
 800b568:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b56a:	681b      	ldr	r3, [r3, #0]
 800b56c:	4a5d      	ldr	r2, [pc, #372]	@ (800b6e4 <I2C_ITSlaveCplt+0x2cc>)
 800b56e:	4293      	cmp	r3, r2
 800b570:	d017      	beq.n	800b5a2 <I2C_ITSlaveCplt+0x18a>
 800b572:	687b      	ldr	r3, [r7, #4]
 800b574:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b576:	681b      	ldr	r3, [r3, #0]
 800b578:	4a5b      	ldr	r2, [pc, #364]	@ (800b6e8 <I2C_ITSlaveCplt+0x2d0>)
 800b57a:	4293      	cmp	r3, r2
 800b57c:	d011      	beq.n	800b5a2 <I2C_ITSlaveCplt+0x18a>
 800b57e:	687b      	ldr	r3, [r7, #4]
 800b580:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b582:	681b      	ldr	r3, [r3, #0]
 800b584:	4a59      	ldr	r2, [pc, #356]	@ (800b6ec <I2C_ITSlaveCplt+0x2d4>)
 800b586:	4293      	cmp	r3, r2
 800b588:	d00b      	beq.n	800b5a2 <I2C_ITSlaveCplt+0x18a>
 800b58a:	687b      	ldr	r3, [r7, #4]
 800b58c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b58e:	681b      	ldr	r3, [r3, #0]
 800b590:	4a57      	ldr	r2, [pc, #348]	@ (800b6f0 <I2C_ITSlaveCplt+0x2d8>)
 800b592:	4293      	cmp	r3, r2
 800b594:	d005      	beq.n	800b5a2 <I2C_ITSlaveCplt+0x18a>
 800b596:	687b      	ldr	r3, [r7, #4]
 800b598:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b59a:	681b      	ldr	r3, [r3, #0]
 800b59c:	4a55      	ldr	r2, [pc, #340]	@ (800b6f4 <I2C_ITSlaveCplt+0x2dc>)
 800b59e:	4293      	cmp	r3, r2
 800b5a0:	d105      	bne.n	800b5ae <I2C_ITSlaveCplt+0x196>
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b5a6:	681b      	ldr	r3, [r3, #0]
 800b5a8:	685b      	ldr	r3, [r3, #4]
 800b5aa:	b29b      	uxth	r3, r3
 800b5ac:	e004      	b.n	800b5b8 <I2C_ITSlaveCplt+0x1a0>
 800b5ae:	687b      	ldr	r3, [r7, #4]
 800b5b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b5b2:	681b      	ldr	r3, [r3, #0]
 800b5b4:	685b      	ldr	r3, [r3, #4]
 800b5b6:	b29b      	uxth	r3, r3
 800b5b8:	687a      	ldr	r2, [r7, #4]
 800b5ba:	8553      	strh	r3, [r2, #42]	@ 0x2a
 800b5bc:	e0a3      	b.n	800b706 <I2C_ITSlaveCplt+0x2ee>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800b5be:	693b      	ldr	r3, [r7, #16]
 800b5c0:	0bdb      	lsrs	r3, r3, #15
 800b5c2:	f003 0301 	and.w	r3, r3, #1
 800b5c6:	2b00      	cmp	r3, #0
 800b5c8:	f000 809d 	beq.w	800b706 <I2C_ITSlaveCplt+0x2ee>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800b5cc:	687b      	ldr	r3, [r7, #4]
 800b5ce:	681b      	ldr	r3, [r3, #0]
 800b5d0:	681a      	ldr	r2, [r3, #0]
 800b5d2:	687b      	ldr	r3, [r7, #4]
 800b5d4:	681b      	ldr	r3, [r3, #0]
 800b5d6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800b5da:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b5e0:	2b00      	cmp	r3, #0
 800b5e2:	f000 8090 	beq.w	800b706 <I2C_ITSlaveCplt+0x2ee>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 800b5e6:	687b      	ldr	r3, [r7, #4]
 800b5e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b5ea:	681b      	ldr	r3, [r3, #0]
 800b5ec:	4a32      	ldr	r2, [pc, #200]	@ (800b6b8 <I2C_ITSlaveCplt+0x2a0>)
 800b5ee:	4293      	cmp	r3, r2
 800b5f0:	d059      	beq.n	800b6a6 <I2C_ITSlaveCplt+0x28e>
 800b5f2:	687b      	ldr	r3, [r7, #4]
 800b5f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b5f6:	681b      	ldr	r3, [r3, #0]
 800b5f8:	4a30      	ldr	r2, [pc, #192]	@ (800b6bc <I2C_ITSlaveCplt+0x2a4>)
 800b5fa:	4293      	cmp	r3, r2
 800b5fc:	d053      	beq.n	800b6a6 <I2C_ITSlaveCplt+0x28e>
 800b5fe:	687b      	ldr	r3, [r7, #4]
 800b600:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b602:	681b      	ldr	r3, [r3, #0]
 800b604:	4a2e      	ldr	r2, [pc, #184]	@ (800b6c0 <I2C_ITSlaveCplt+0x2a8>)
 800b606:	4293      	cmp	r3, r2
 800b608:	d04d      	beq.n	800b6a6 <I2C_ITSlaveCplt+0x28e>
 800b60a:	687b      	ldr	r3, [r7, #4]
 800b60c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b60e:	681b      	ldr	r3, [r3, #0]
 800b610:	4a2c      	ldr	r2, [pc, #176]	@ (800b6c4 <I2C_ITSlaveCplt+0x2ac>)
 800b612:	4293      	cmp	r3, r2
 800b614:	d047      	beq.n	800b6a6 <I2C_ITSlaveCplt+0x28e>
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b61a:	681b      	ldr	r3, [r3, #0]
 800b61c:	4a2a      	ldr	r2, [pc, #168]	@ (800b6c8 <I2C_ITSlaveCplt+0x2b0>)
 800b61e:	4293      	cmp	r3, r2
 800b620:	d041      	beq.n	800b6a6 <I2C_ITSlaveCplt+0x28e>
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b626:	681b      	ldr	r3, [r3, #0]
 800b628:	4a28      	ldr	r2, [pc, #160]	@ (800b6cc <I2C_ITSlaveCplt+0x2b4>)
 800b62a:	4293      	cmp	r3, r2
 800b62c:	d03b      	beq.n	800b6a6 <I2C_ITSlaveCplt+0x28e>
 800b62e:	687b      	ldr	r3, [r7, #4]
 800b630:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b632:	681b      	ldr	r3, [r3, #0]
 800b634:	4a26      	ldr	r2, [pc, #152]	@ (800b6d0 <I2C_ITSlaveCplt+0x2b8>)
 800b636:	4293      	cmp	r3, r2
 800b638:	d035      	beq.n	800b6a6 <I2C_ITSlaveCplt+0x28e>
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b63e:	681b      	ldr	r3, [r3, #0]
 800b640:	4a24      	ldr	r2, [pc, #144]	@ (800b6d4 <I2C_ITSlaveCplt+0x2bc>)
 800b642:	4293      	cmp	r3, r2
 800b644:	d02f      	beq.n	800b6a6 <I2C_ITSlaveCplt+0x28e>
 800b646:	687b      	ldr	r3, [r7, #4]
 800b648:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b64a:	681b      	ldr	r3, [r3, #0]
 800b64c:	4a22      	ldr	r2, [pc, #136]	@ (800b6d8 <I2C_ITSlaveCplt+0x2c0>)
 800b64e:	4293      	cmp	r3, r2
 800b650:	d029      	beq.n	800b6a6 <I2C_ITSlaveCplt+0x28e>
 800b652:	687b      	ldr	r3, [r7, #4]
 800b654:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b656:	681b      	ldr	r3, [r3, #0]
 800b658:	4a20      	ldr	r2, [pc, #128]	@ (800b6dc <I2C_ITSlaveCplt+0x2c4>)
 800b65a:	4293      	cmp	r3, r2
 800b65c:	d023      	beq.n	800b6a6 <I2C_ITSlaveCplt+0x28e>
 800b65e:	687b      	ldr	r3, [r7, #4]
 800b660:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b662:	681b      	ldr	r3, [r3, #0]
 800b664:	4a1e      	ldr	r2, [pc, #120]	@ (800b6e0 <I2C_ITSlaveCplt+0x2c8>)
 800b666:	4293      	cmp	r3, r2
 800b668:	d01d      	beq.n	800b6a6 <I2C_ITSlaveCplt+0x28e>
 800b66a:	687b      	ldr	r3, [r7, #4]
 800b66c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b66e:	681b      	ldr	r3, [r3, #0]
 800b670:	4a1c      	ldr	r2, [pc, #112]	@ (800b6e4 <I2C_ITSlaveCplt+0x2cc>)
 800b672:	4293      	cmp	r3, r2
 800b674:	d017      	beq.n	800b6a6 <I2C_ITSlaveCplt+0x28e>
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b67a:	681b      	ldr	r3, [r3, #0]
 800b67c:	4a1a      	ldr	r2, [pc, #104]	@ (800b6e8 <I2C_ITSlaveCplt+0x2d0>)
 800b67e:	4293      	cmp	r3, r2
 800b680:	d011      	beq.n	800b6a6 <I2C_ITSlaveCplt+0x28e>
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b686:	681b      	ldr	r3, [r3, #0]
 800b688:	4a18      	ldr	r2, [pc, #96]	@ (800b6ec <I2C_ITSlaveCplt+0x2d4>)
 800b68a:	4293      	cmp	r3, r2
 800b68c:	d00b      	beq.n	800b6a6 <I2C_ITSlaveCplt+0x28e>
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b692:	681b      	ldr	r3, [r3, #0]
 800b694:	4a16      	ldr	r2, [pc, #88]	@ (800b6f0 <I2C_ITSlaveCplt+0x2d8>)
 800b696:	4293      	cmp	r3, r2
 800b698:	d005      	beq.n	800b6a6 <I2C_ITSlaveCplt+0x28e>
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b69e:	681b      	ldr	r3, [r3, #0]
 800b6a0:	4a14      	ldr	r2, [pc, #80]	@ (800b6f4 <I2C_ITSlaveCplt+0x2dc>)
 800b6a2:	4293      	cmp	r3, r2
 800b6a4:	d128      	bne.n	800b6f8 <I2C_ITSlaveCplt+0x2e0>
 800b6a6:	687b      	ldr	r3, [r7, #4]
 800b6a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b6aa:	681b      	ldr	r3, [r3, #0]
 800b6ac:	685b      	ldr	r3, [r3, #4]
 800b6ae:	b29b      	uxth	r3, r3
 800b6b0:	e027      	b.n	800b702 <I2C_ITSlaveCplt+0x2ea>
 800b6b2:	bf00      	nop
 800b6b4:	fe00e800 	.word	0xfe00e800
 800b6b8:	40020010 	.word	0x40020010
 800b6bc:	40020028 	.word	0x40020028
 800b6c0:	40020040 	.word	0x40020040
 800b6c4:	40020058 	.word	0x40020058
 800b6c8:	40020070 	.word	0x40020070
 800b6cc:	40020088 	.word	0x40020088
 800b6d0:	400200a0 	.word	0x400200a0
 800b6d4:	400200b8 	.word	0x400200b8
 800b6d8:	40020410 	.word	0x40020410
 800b6dc:	40020428 	.word	0x40020428
 800b6e0:	40020440 	.word	0x40020440
 800b6e4:	40020458 	.word	0x40020458
 800b6e8:	40020470 	.word	0x40020470
 800b6ec:	40020488 	.word	0x40020488
 800b6f0:	400204a0 	.word	0x400204a0
 800b6f4:	400204b8 	.word	0x400204b8
 800b6f8:	687b      	ldr	r3, [r7, #4]
 800b6fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b6fc:	681b      	ldr	r3, [r3, #0]
 800b6fe:	685b      	ldr	r3, [r3, #4]
 800b700:	b29b      	uxth	r3, r3
 800b702:	687a      	ldr	r2, [r7, #4]
 800b704:	8553      	strh	r3, [r2, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 800b706:	697b      	ldr	r3, [r7, #20]
 800b708:	089b      	lsrs	r3, r3, #2
 800b70a:	f003 0301 	and.w	r3, r3, #1
 800b70e:	2b00      	cmp	r3, #0
 800b710:	d020      	beq.n	800b754 <I2C_ITSlaveCplt+0x33c>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800b712:	697b      	ldr	r3, [r7, #20]
 800b714:	f023 0304 	bic.w	r3, r3, #4
 800b718:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800b71a:	687b      	ldr	r3, [r7, #4]
 800b71c:	681b      	ldr	r3, [r3, #0]
 800b71e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b724:	b2d2      	uxtb	r2, r2
 800b726:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800b728:	687b      	ldr	r3, [r7, #4]
 800b72a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b72c:	1c5a      	adds	r2, r3, #1
 800b72e:	687b      	ldr	r3, [r7, #4]
 800b730:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 800b732:	687b      	ldr	r3, [r7, #4]
 800b734:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b736:	2b00      	cmp	r3, #0
 800b738:	d00c      	beq.n	800b754 <I2C_ITSlaveCplt+0x33c>
    {
      hi2c->XferSize--;
 800b73a:	687b      	ldr	r3, [r7, #4]
 800b73c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b73e:	3b01      	subs	r3, #1
 800b740:	b29a      	uxth	r2, r3
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800b746:	687b      	ldr	r3, [r7, #4]
 800b748:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b74a:	b29b      	uxth	r3, r3
 800b74c:	3b01      	subs	r3, #1
 800b74e:	b29a      	uxth	r2, r3
 800b750:	687b      	ldr	r3, [r7, #4]
 800b752:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 800b754:	687b      	ldr	r3, [r7, #4]
 800b756:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b758:	b29b      	uxth	r3, r3
 800b75a:	2b00      	cmp	r3, #0
 800b75c:	d005      	beq.n	800b76a <I2C_ITSlaveCplt+0x352>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800b75e:	687b      	ldr	r3, [r7, #4]
 800b760:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b762:	f043 0204 	orr.w	r2, r3, #4
 800b766:	687b      	ldr	r3, [r7, #4]
 800b768:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800b76a:	697b      	ldr	r3, [r7, #20]
 800b76c:	091b      	lsrs	r3, r3, #4
 800b76e:	f003 0301 	and.w	r3, r3, #1
 800b772:	2b00      	cmp	r3, #0
 800b774:	d04a      	beq.n	800b80c <I2C_ITSlaveCplt+0x3f4>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 800b776:	693b      	ldr	r3, [r7, #16]
 800b778:	091b      	lsrs	r3, r3, #4
 800b77a:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800b77e:	2b00      	cmp	r3, #0
 800b780:	d044      	beq.n	800b80c <I2C_ITSlaveCplt+0x3f4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b786:	b29b      	uxth	r3, r3
 800b788:	2b00      	cmp	r3, #0
 800b78a:	d128      	bne.n	800b7de <I2C_ITSlaveCplt+0x3c6>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800b78c:	687b      	ldr	r3, [r7, #4]
 800b78e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b792:	b2db      	uxtb	r3, r3
 800b794:	2b28      	cmp	r3, #40	@ 0x28
 800b796:	d108      	bne.n	800b7aa <I2C_ITSlaveCplt+0x392>
 800b798:	68fb      	ldr	r3, [r7, #12]
 800b79a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b79e:	d104      	bne.n	800b7aa <I2C_ITSlaveCplt+0x392>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 800b7a0:	6979      	ldr	r1, [r7, #20]
 800b7a2:	6878      	ldr	r0, [r7, #4]
 800b7a4:	f000 f892 	bl	800b8cc <I2C_ITListenCplt>
 800b7a8:	e030      	b.n	800b80c <I2C_ITSlaveCplt+0x3f4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800b7aa:	687b      	ldr	r3, [r7, #4]
 800b7ac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b7b0:	b2db      	uxtb	r3, r3
 800b7b2:	2b29      	cmp	r3, #41	@ 0x29
 800b7b4:	d10e      	bne.n	800b7d4 <I2C_ITSlaveCplt+0x3bc>
 800b7b6:	68fb      	ldr	r3, [r7, #12]
 800b7b8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800b7bc:	d00a      	beq.n	800b7d4 <I2C_ITSlaveCplt+0x3bc>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b7be:	687b      	ldr	r3, [r7, #4]
 800b7c0:	681b      	ldr	r3, [r3, #0]
 800b7c2:	2210      	movs	r2, #16
 800b7c4:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 800b7c6:	6878      	ldr	r0, [r7, #4]
 800b7c8:	f000 f9ed 	bl	800bba6 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800b7cc:	6878      	ldr	r0, [r7, #4]
 800b7ce:	f7ff fcfa 	bl	800b1c6 <I2C_ITSlaveSeqCplt>
 800b7d2:	e01b      	b.n	800b80c <I2C_ITSlaveCplt+0x3f4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	681b      	ldr	r3, [r3, #0]
 800b7d8:	2210      	movs	r2, #16
 800b7da:	61da      	str	r2, [r3, #28]
 800b7dc:	e016      	b.n	800b80c <I2C_ITSlaveCplt+0x3f4>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b7de:	687b      	ldr	r3, [r7, #4]
 800b7e0:	681b      	ldr	r3, [r3, #0]
 800b7e2:	2210      	movs	r2, #16
 800b7e4:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800b7e6:	687b      	ldr	r3, [r7, #4]
 800b7e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b7ea:	f043 0204 	orr.w	r2, r3, #4
 800b7ee:	687b      	ldr	r3, [r7, #4]
 800b7f0:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800b7f2:	68fb      	ldr	r3, [r7, #12]
 800b7f4:	2b00      	cmp	r3, #0
 800b7f6:	d003      	beq.n	800b800 <I2C_ITSlaveCplt+0x3e8>
 800b7f8:	68fb      	ldr	r3, [r7, #12]
 800b7fa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b7fe:	d105      	bne.n	800b80c <I2C_ITSlaveCplt+0x3f4>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 800b800:	687b      	ldr	r3, [r7, #4]
 800b802:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b804:	4619      	mov	r1, r3
 800b806:	6878      	ldr	r0, [r7, #4]
 800b808:	f000 f8b6 	bl	800b978 <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	2200      	movs	r2, #0
 800b810:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	2200      	movs	r2, #0
 800b818:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800b81a:	687b      	ldr	r3, [r7, #4]
 800b81c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b81e:	2b00      	cmp	r3, #0
 800b820:	d010      	beq.n	800b844 <I2C_ITSlaveCplt+0x42c>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800b822:	687b      	ldr	r3, [r7, #4]
 800b824:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b826:	4619      	mov	r1, r3
 800b828:	6878      	ldr	r0, [r7, #4]
 800b82a:	f000 f8a5 	bl	800b978 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b834:	b2db      	uxtb	r3, r3
 800b836:	2b28      	cmp	r3, #40	@ 0x28
 800b838:	d141      	bne.n	800b8be <I2C_ITSlaveCplt+0x4a6>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 800b83a:	6979      	ldr	r1, [r7, #20]
 800b83c:	6878      	ldr	r0, [r7, #4]
 800b83e:	f000 f845 	bl	800b8cc <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800b842:	e03c      	b.n	800b8be <I2C_ITSlaveCplt+0x4a6>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b848:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800b84c:	d014      	beq.n	800b878 <I2C_ITSlaveCplt+0x460>
    I2C_ITSlaveSeqCplt(hi2c);
 800b84e:	6878      	ldr	r0, [r7, #4]
 800b850:	f7ff fcb9 	bl	800b1c6 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800b854:	687b      	ldr	r3, [r7, #4]
 800b856:	4a1c      	ldr	r2, [pc, #112]	@ (800b8c8 <I2C_ITSlaveCplt+0x4b0>)
 800b858:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 800b85a:	687b      	ldr	r3, [r7, #4]
 800b85c:	2220      	movs	r2, #32
 800b85e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800b862:	687b      	ldr	r3, [r7, #4]
 800b864:	2200      	movs	r2, #0
 800b866:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800b868:	687b      	ldr	r3, [r7, #4]
 800b86a:	2200      	movs	r2, #0
 800b86c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 800b870:	6878      	ldr	r0, [r7, #4]
 800b872:	f7fe fd36 	bl	800a2e2 <HAL_I2C_ListenCpltCallback>
}
 800b876:	e022      	b.n	800b8be <I2C_ITSlaveCplt+0x4a6>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800b878:	687b      	ldr	r3, [r7, #4]
 800b87a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b87e:	b2db      	uxtb	r3, r3
 800b880:	2b22      	cmp	r3, #34	@ 0x22
 800b882:	d10e      	bne.n	800b8a2 <I2C_ITSlaveCplt+0x48a>
    hi2c->State = HAL_I2C_STATE_READY;
 800b884:	687b      	ldr	r3, [r7, #4]
 800b886:	2220      	movs	r2, #32
 800b888:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	2200      	movs	r2, #0
 800b890:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800b892:	687b      	ldr	r3, [r7, #4]
 800b894:	2200      	movs	r2, #0
 800b896:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800b89a:	6878      	ldr	r0, [r7, #4]
 800b89c:	f7fe fd09 	bl	800a2b2 <HAL_I2C_SlaveRxCpltCallback>
}
 800b8a0:	e00d      	b.n	800b8be <I2C_ITSlaveCplt+0x4a6>
    hi2c->State = HAL_I2C_STATE_READY;
 800b8a2:	687b      	ldr	r3, [r7, #4]
 800b8a4:	2220      	movs	r2, #32
 800b8a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800b8aa:	687b      	ldr	r3, [r7, #4]
 800b8ac:	2200      	movs	r2, #0
 800b8ae:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800b8b0:	687b      	ldr	r3, [r7, #4]
 800b8b2:	2200      	movs	r2, #0
 800b8b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800b8b8:	6878      	ldr	r0, [r7, #4]
 800b8ba:	f7fe fcf0 	bl	800a29e <HAL_I2C_SlaveTxCpltCallback>
}
 800b8be:	bf00      	nop
 800b8c0:	3718      	adds	r7, #24
 800b8c2:	46bd      	mov	sp, r7
 800b8c4:	bd80      	pop	{r7, pc}
 800b8c6:	bf00      	nop
 800b8c8:	ffff0000 	.word	0xffff0000

0800b8cc <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800b8cc:	b580      	push	{r7, lr}
 800b8ce:	b082      	sub	sp, #8
 800b8d0:	af00      	add	r7, sp, #0
 800b8d2:	6078      	str	r0, [r7, #4]
 800b8d4:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800b8d6:	687b      	ldr	r3, [r7, #4]
 800b8d8:	4a26      	ldr	r2, [pc, #152]	@ (800b974 <I2C_ITListenCplt+0xa8>)
 800b8da:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 800b8dc:	687b      	ldr	r3, [r7, #4]
 800b8de:	2200      	movs	r2, #0
 800b8e0:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	2220      	movs	r2, #32
 800b8e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800b8ea:	687b      	ldr	r3, [r7, #4]
 800b8ec:	2200      	movs	r2, #0
 800b8ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 800b8f2:	687b      	ldr	r3, [r7, #4]
 800b8f4:	2200      	movs	r2, #0
 800b8f6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 800b8f8:	683b      	ldr	r3, [r7, #0]
 800b8fa:	089b      	lsrs	r3, r3, #2
 800b8fc:	f003 0301 	and.w	r3, r3, #1
 800b900:	2b00      	cmp	r3, #0
 800b902:	d022      	beq.n	800b94a <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800b904:	687b      	ldr	r3, [r7, #4]
 800b906:	681b      	ldr	r3, [r3, #0]
 800b908:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b90a:	687b      	ldr	r3, [r7, #4]
 800b90c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b90e:	b2d2      	uxtb	r2, r2
 800b910:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800b912:	687b      	ldr	r3, [r7, #4]
 800b914:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b916:	1c5a      	adds	r2, r3, #1
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 800b91c:	687b      	ldr	r3, [r7, #4]
 800b91e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b920:	2b00      	cmp	r3, #0
 800b922:	d012      	beq.n	800b94a <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 800b924:	687b      	ldr	r3, [r7, #4]
 800b926:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b928:	3b01      	subs	r3, #1
 800b92a:	b29a      	uxth	r2, r3
 800b92c:	687b      	ldr	r3, [r7, #4]
 800b92e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b934:	b29b      	uxth	r3, r3
 800b936:	3b01      	subs	r3, #1
 800b938:	b29a      	uxth	r2, r3
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800b93e:	687b      	ldr	r3, [r7, #4]
 800b940:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b942:	f043 0204 	orr.w	r2, r3, #4
 800b946:	687b      	ldr	r3, [r7, #4]
 800b948:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800b94a:	f248 0103 	movw	r1, #32771	@ 0x8003
 800b94e:	6878      	ldr	r0, [r7, #4]
 800b950:	f000 fbe4 	bl	800c11c <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b954:	687b      	ldr	r3, [r7, #4]
 800b956:	681b      	ldr	r3, [r3, #0]
 800b958:	2210      	movs	r2, #16
 800b95a:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800b95c:	687b      	ldr	r3, [r7, #4]
 800b95e:	2200      	movs	r2, #0
 800b960:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 800b964:	6878      	ldr	r0, [r7, #4]
 800b966:	f7fe fcbc 	bl	800a2e2 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 800b96a:	bf00      	nop
 800b96c:	3708      	adds	r7, #8
 800b96e:	46bd      	mov	sp, r7
 800b970:	bd80      	pop	{r7, pc}
 800b972:	bf00      	nop
 800b974:	ffff0000 	.word	0xffff0000

0800b978 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 800b978:	b580      	push	{r7, lr}
 800b97a:	b084      	sub	sp, #16
 800b97c:	af00      	add	r7, sp, #0
 800b97e:	6078      	str	r0, [r7, #4]
 800b980:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800b982:	687b      	ldr	r3, [r7, #4]
 800b984:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b988:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800b98a:	687b      	ldr	r3, [r7, #4]
 800b98c:	2200      	movs	r2, #0
 800b98e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800b992:	687b      	ldr	r3, [r7, #4]
 800b994:	4a6d      	ldr	r2, [pc, #436]	@ (800bb4c <I2C_ITError+0x1d4>)
 800b996:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 800b998:	687b      	ldr	r3, [r7, #4]
 800b99a:	2200      	movs	r2, #0
 800b99c:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 800b99e:	687b      	ldr	r3, [r7, #4]
 800b9a0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b9a2:	683b      	ldr	r3, [r7, #0]
 800b9a4:	431a      	orrs	r2, r3
 800b9a6:	687b      	ldr	r3, [r7, #4]
 800b9a8:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 800b9aa:	7bfb      	ldrb	r3, [r7, #15]
 800b9ac:	2b28      	cmp	r3, #40	@ 0x28
 800b9ae:	d005      	beq.n	800b9bc <I2C_ITError+0x44>
 800b9b0:	7bfb      	ldrb	r3, [r7, #15]
 800b9b2:	2b29      	cmp	r3, #41	@ 0x29
 800b9b4:	d002      	beq.n	800b9bc <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 800b9b6:	7bfb      	ldrb	r3, [r7, #15]
 800b9b8:	2b2a      	cmp	r3, #42	@ 0x2a
 800b9ba:	d10b      	bne.n	800b9d4 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800b9bc:	2103      	movs	r1, #3
 800b9be:	6878      	ldr	r0, [r7, #4]
 800b9c0:	f000 fbac 	bl	800c11c <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	2228      	movs	r2, #40	@ 0x28
 800b9c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 800b9cc:	687b      	ldr	r3, [r7, #4]
 800b9ce:	4a60      	ldr	r2, [pc, #384]	@ (800bb50 <I2C_ITError+0x1d8>)
 800b9d0:	635a      	str	r2, [r3, #52]	@ 0x34
 800b9d2:	e030      	b.n	800ba36 <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800b9d4:	f248 0103 	movw	r1, #32771	@ 0x8003
 800b9d8:	6878      	ldr	r0, [r7, #4]
 800b9da:	f000 fb9f 	bl	800c11c <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800b9de:	6878      	ldr	r0, [r7, #4]
 800b9e0:	f000 f8e1 	bl	800bba6 <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 800b9e4:	687b      	ldr	r3, [r7, #4]
 800b9e6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b9ea:	b2db      	uxtb	r3, r3
 800b9ec:	2b60      	cmp	r3, #96	@ 0x60
 800b9ee:	d01f      	beq.n	800ba30 <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 800b9f0:	687b      	ldr	r3, [r7, #4]
 800b9f2:	2220      	movs	r2, #32
 800b9f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	681b      	ldr	r3, [r3, #0]
 800b9fc:	699b      	ldr	r3, [r3, #24]
 800b9fe:	f003 0320 	and.w	r3, r3, #32
 800ba02:	2b20      	cmp	r3, #32
 800ba04:	d114      	bne.n	800ba30 <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800ba06:	687b      	ldr	r3, [r7, #4]
 800ba08:	681b      	ldr	r3, [r3, #0]
 800ba0a:	699b      	ldr	r3, [r3, #24]
 800ba0c:	f003 0310 	and.w	r3, r3, #16
 800ba10:	2b10      	cmp	r3, #16
 800ba12:	d109      	bne.n	800ba28 <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800ba14:	687b      	ldr	r3, [r7, #4]
 800ba16:	681b      	ldr	r3, [r3, #0]
 800ba18:	2210      	movs	r2, #16
 800ba1a:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800ba1c:	687b      	ldr	r3, [r7, #4]
 800ba1e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ba20:	f043 0204 	orr.w	r2, r3, #4
 800ba24:	687b      	ldr	r3, [r7, #4]
 800ba26:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800ba28:	687b      	ldr	r3, [r7, #4]
 800ba2a:	681b      	ldr	r3, [r3, #0]
 800ba2c:	2220      	movs	r2, #32
 800ba2e:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	2200      	movs	r2, #0
 800ba34:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 800ba36:	687b      	ldr	r3, [r7, #4]
 800ba38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ba3a:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 800ba3c:	687b      	ldr	r3, [r7, #4]
 800ba3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ba40:	2b00      	cmp	r3, #0
 800ba42:	d039      	beq.n	800bab8 <I2C_ITError+0x140>
 800ba44:	68bb      	ldr	r3, [r7, #8]
 800ba46:	2b11      	cmp	r3, #17
 800ba48:	d002      	beq.n	800ba50 <I2C_ITError+0xd8>
 800ba4a:	68bb      	ldr	r3, [r7, #8]
 800ba4c:	2b21      	cmp	r3, #33	@ 0x21
 800ba4e:	d133      	bne.n	800bab8 <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 800ba50:	687b      	ldr	r3, [r7, #4]
 800ba52:	681b      	ldr	r3, [r3, #0]
 800ba54:	681b      	ldr	r3, [r3, #0]
 800ba56:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ba5a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800ba5e:	d107      	bne.n	800ba70 <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	681b      	ldr	r3, [r3, #0]
 800ba64:	681a      	ldr	r2, [r3, #0]
 800ba66:	687b      	ldr	r3, [r7, #4]
 800ba68:	681b      	ldr	r3, [r3, #0]
 800ba6a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800ba6e:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ba74:	4618      	mov	r0, r3
 800ba76:	f7fd fa59 	bl	8008f2c <HAL_DMA_GetState>
 800ba7a:	4603      	mov	r3, r0
 800ba7c:	2b01      	cmp	r3, #1
 800ba7e:	d017      	beq.n	800bab0 <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800ba80:	687b      	ldr	r3, [r7, #4]
 800ba82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ba84:	4a33      	ldr	r2, [pc, #204]	@ (800bb54 <I2C_ITError+0x1dc>)
 800ba86:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800ba88:	687b      	ldr	r3, [r7, #4]
 800ba8a:	2200      	movs	r2, #0
 800ba8c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800ba90:	687b      	ldr	r3, [r7, #4]
 800ba92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ba94:	4618      	mov	r0, r3
 800ba96:	f7fc f8d9 	bl	8007c4c <HAL_DMA_Abort_IT>
 800ba9a:	4603      	mov	r3, r0
 800ba9c:	2b00      	cmp	r3, #0
 800ba9e:	d04d      	beq.n	800bb3c <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800baa0:	687b      	ldr	r3, [r7, #4]
 800baa2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800baa4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800baa6:	687a      	ldr	r2, [r7, #4]
 800baa8:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800baaa:	4610      	mov	r0, r2
 800baac:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800baae:	e045      	b.n	800bb3c <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800bab0:	6878      	ldr	r0, [r7, #4]
 800bab2:	f000 f851 	bl	800bb58 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800bab6:	e041      	b.n	800bb3c <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 800bab8:	687b      	ldr	r3, [r7, #4]
 800baba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800babc:	2b00      	cmp	r3, #0
 800babe:	d039      	beq.n	800bb34 <I2C_ITError+0x1bc>
 800bac0:	68bb      	ldr	r3, [r7, #8]
 800bac2:	2b12      	cmp	r3, #18
 800bac4:	d002      	beq.n	800bacc <I2C_ITError+0x154>
 800bac6:	68bb      	ldr	r3, [r7, #8]
 800bac8:	2b22      	cmp	r3, #34	@ 0x22
 800baca:	d133      	bne.n	800bb34 <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	681b      	ldr	r3, [r3, #0]
 800bad0:	681b      	ldr	r3, [r3, #0]
 800bad2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800bad6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800bada:	d107      	bne.n	800baec <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800badc:	687b      	ldr	r3, [r7, #4]
 800bade:	681b      	ldr	r3, [r3, #0]
 800bae0:	681a      	ldr	r2, [r3, #0]
 800bae2:	687b      	ldr	r3, [r7, #4]
 800bae4:	681b      	ldr	r3, [r3, #0]
 800bae6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800baea:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800baec:	687b      	ldr	r3, [r7, #4]
 800baee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800baf0:	4618      	mov	r0, r3
 800baf2:	f7fd fa1b 	bl	8008f2c <HAL_DMA_GetState>
 800baf6:	4603      	mov	r3, r0
 800baf8:	2b01      	cmp	r3, #1
 800bafa:	d017      	beq.n	800bb2c <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800bafc:	687b      	ldr	r3, [r7, #4]
 800bafe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bb00:	4a14      	ldr	r2, [pc, #80]	@ (800bb54 <I2C_ITError+0x1dc>)
 800bb02:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800bb04:	687b      	ldr	r3, [r7, #4]
 800bb06:	2200      	movs	r2, #0
 800bb08:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800bb0c:	687b      	ldr	r3, [r7, #4]
 800bb0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bb10:	4618      	mov	r0, r3
 800bb12:	f7fc f89b 	bl	8007c4c <HAL_DMA_Abort_IT>
 800bb16:	4603      	mov	r3, r0
 800bb18:	2b00      	cmp	r3, #0
 800bb1a:	d011      	beq.n	800bb40 <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800bb1c:	687b      	ldr	r3, [r7, #4]
 800bb1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bb20:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bb22:	687a      	ldr	r2, [r7, #4]
 800bb24:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800bb26:	4610      	mov	r0, r2
 800bb28:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800bb2a:	e009      	b.n	800bb40 <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800bb2c:	6878      	ldr	r0, [r7, #4]
 800bb2e:	f000 f813 	bl	800bb58 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800bb32:	e005      	b.n	800bb40 <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 800bb34:	6878      	ldr	r0, [r7, #4]
 800bb36:	f000 f80f 	bl	800bb58 <I2C_TreatErrorCallback>
  }
}
 800bb3a:	e002      	b.n	800bb42 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800bb3c:	bf00      	nop
 800bb3e:	e000      	b.n	800bb42 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800bb40:	bf00      	nop
}
 800bb42:	bf00      	nop
 800bb44:	3710      	adds	r7, #16
 800bb46:	46bd      	mov	sp, r7
 800bb48:	bd80      	pop	{r7, pc}
 800bb4a:	bf00      	nop
 800bb4c:	ffff0000 	.word	0xffff0000
 800bb50:	0800a585 	.word	0x0800a585
 800bb54:	0800bbef 	.word	0x0800bbef

0800bb58 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800bb58:	b580      	push	{r7, lr}
 800bb5a:	b082      	sub	sp, #8
 800bb5c:	af00      	add	r7, sp, #0
 800bb5e:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800bb66:	b2db      	uxtb	r3, r3
 800bb68:	2b60      	cmp	r3, #96	@ 0x60
 800bb6a:	d10e      	bne.n	800bb8a <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800bb6c:	687b      	ldr	r3, [r7, #4]
 800bb6e:	2220      	movs	r2, #32
 800bb70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800bb74:	687b      	ldr	r3, [r7, #4]
 800bb76:	2200      	movs	r2, #0
 800bb78:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	2200      	movs	r2, #0
 800bb7e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800bb82:	6878      	ldr	r0, [r7, #4]
 800bb84:	f7fe fbc1 	bl	800a30a <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800bb88:	e009      	b.n	800bb9e <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 800bb8a:	687b      	ldr	r3, [r7, #4]
 800bb8c:	2200      	movs	r2, #0
 800bb8e:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800bb90:	687b      	ldr	r3, [r7, #4]
 800bb92:	2200      	movs	r2, #0
 800bb94:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 800bb98:	6878      	ldr	r0, [r7, #4]
 800bb9a:	f7f8 fd77 	bl	800468c <HAL_I2C_ErrorCallback>
}
 800bb9e:	bf00      	nop
 800bba0:	3708      	adds	r7, #8
 800bba2:	46bd      	mov	sp, r7
 800bba4:	bd80      	pop	{r7, pc}

0800bba6 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800bba6:	b480      	push	{r7}
 800bba8:	b083      	sub	sp, #12
 800bbaa:	af00      	add	r7, sp, #0
 800bbac:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800bbae:	687b      	ldr	r3, [r7, #4]
 800bbb0:	681b      	ldr	r3, [r3, #0]
 800bbb2:	699b      	ldr	r3, [r3, #24]
 800bbb4:	f003 0302 	and.w	r3, r3, #2
 800bbb8:	2b02      	cmp	r3, #2
 800bbba:	d103      	bne.n	800bbc4 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	681b      	ldr	r3, [r3, #0]
 800bbc0:	2200      	movs	r2, #0
 800bbc2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	681b      	ldr	r3, [r3, #0]
 800bbc8:	699b      	ldr	r3, [r3, #24]
 800bbca:	f003 0301 	and.w	r3, r3, #1
 800bbce:	2b01      	cmp	r3, #1
 800bbd0:	d007      	beq.n	800bbe2 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800bbd2:	687b      	ldr	r3, [r7, #4]
 800bbd4:	681b      	ldr	r3, [r3, #0]
 800bbd6:	699a      	ldr	r2, [r3, #24]
 800bbd8:	687b      	ldr	r3, [r7, #4]
 800bbda:	681b      	ldr	r3, [r3, #0]
 800bbdc:	f042 0201 	orr.w	r2, r2, #1
 800bbe0:	619a      	str	r2, [r3, #24]
  }
}
 800bbe2:	bf00      	nop
 800bbe4:	370c      	adds	r7, #12
 800bbe6:	46bd      	mov	sp, r7
 800bbe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbec:	4770      	bx	lr

0800bbee <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800bbee:	b580      	push	{r7, lr}
 800bbf0:	b084      	sub	sp, #16
 800bbf2:	af00      	add	r7, sp, #0
 800bbf4:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800bbf6:	687b      	ldr	r3, [r7, #4]
 800bbf8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bbfa:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 800bbfc:	68fb      	ldr	r3, [r7, #12]
 800bbfe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bc00:	2b00      	cmp	r3, #0
 800bc02:	d003      	beq.n	800bc0c <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 800bc04:	68fb      	ldr	r3, [r7, #12]
 800bc06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bc08:	2200      	movs	r2, #0
 800bc0a:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 800bc0c:	68fb      	ldr	r3, [r7, #12]
 800bc0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bc10:	2b00      	cmp	r3, #0
 800bc12:	d003      	beq.n	800bc1c <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800bc14:	68fb      	ldr	r3, [r7, #12]
 800bc16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bc18:	2200      	movs	r2, #0
 800bc1a:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  I2C_TreatErrorCallback(hi2c);
 800bc1c:	68f8      	ldr	r0, [r7, #12]
 800bc1e:	f7ff ff9b 	bl	800bb58 <I2C_TreatErrorCallback>
}
 800bc22:	bf00      	nop
 800bc24:	3710      	adds	r7, #16
 800bc26:	46bd      	mov	sp, r7
 800bc28:	bd80      	pop	{r7, pc}

0800bc2a <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800bc2a:	b580      	push	{r7, lr}
 800bc2c:	b084      	sub	sp, #16
 800bc2e:	af00      	add	r7, sp, #0
 800bc30:	60f8      	str	r0, [r7, #12]
 800bc32:	60b9      	str	r1, [r7, #8]
 800bc34:	603b      	str	r3, [r7, #0]
 800bc36:	4613      	mov	r3, r2
 800bc38:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800bc3a:	e03b      	b.n	800bcb4 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800bc3c:	69ba      	ldr	r2, [r7, #24]
 800bc3e:	6839      	ldr	r1, [r7, #0]
 800bc40:	68f8      	ldr	r0, [r7, #12]
 800bc42:	f000 f8d5 	bl	800bdf0 <I2C_IsErrorOccurred>
 800bc46:	4603      	mov	r3, r0
 800bc48:	2b00      	cmp	r3, #0
 800bc4a:	d001      	beq.n	800bc50 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800bc4c:	2301      	movs	r3, #1
 800bc4e:	e041      	b.n	800bcd4 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800bc50:	683b      	ldr	r3, [r7, #0]
 800bc52:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bc56:	d02d      	beq.n	800bcb4 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800bc58:	f7fa fd50 	bl	80066fc <HAL_GetTick>
 800bc5c:	4602      	mov	r2, r0
 800bc5e:	69bb      	ldr	r3, [r7, #24]
 800bc60:	1ad3      	subs	r3, r2, r3
 800bc62:	683a      	ldr	r2, [r7, #0]
 800bc64:	429a      	cmp	r2, r3
 800bc66:	d302      	bcc.n	800bc6e <I2C_WaitOnFlagUntilTimeout+0x44>
 800bc68:	683b      	ldr	r3, [r7, #0]
 800bc6a:	2b00      	cmp	r3, #0
 800bc6c:	d122      	bne.n	800bcb4 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800bc6e:	68fb      	ldr	r3, [r7, #12]
 800bc70:	681b      	ldr	r3, [r3, #0]
 800bc72:	699a      	ldr	r2, [r3, #24]
 800bc74:	68bb      	ldr	r3, [r7, #8]
 800bc76:	4013      	ands	r3, r2
 800bc78:	68ba      	ldr	r2, [r7, #8]
 800bc7a:	429a      	cmp	r2, r3
 800bc7c:	bf0c      	ite	eq
 800bc7e:	2301      	moveq	r3, #1
 800bc80:	2300      	movne	r3, #0
 800bc82:	b2db      	uxtb	r3, r3
 800bc84:	461a      	mov	r2, r3
 800bc86:	79fb      	ldrb	r3, [r7, #7]
 800bc88:	429a      	cmp	r2, r3
 800bc8a:	d113      	bne.n	800bcb4 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800bc8c:	68fb      	ldr	r3, [r7, #12]
 800bc8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bc90:	f043 0220 	orr.w	r2, r3, #32
 800bc94:	68fb      	ldr	r3, [r7, #12]
 800bc96:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800bc98:	68fb      	ldr	r3, [r7, #12]
 800bc9a:	2220      	movs	r2, #32
 800bc9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800bca0:	68fb      	ldr	r3, [r7, #12]
 800bca2:	2200      	movs	r2, #0
 800bca4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800bca8:	68fb      	ldr	r3, [r7, #12]
 800bcaa:	2200      	movs	r2, #0
 800bcac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800bcb0:	2301      	movs	r3, #1
 800bcb2:	e00f      	b.n	800bcd4 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800bcb4:	68fb      	ldr	r3, [r7, #12]
 800bcb6:	681b      	ldr	r3, [r3, #0]
 800bcb8:	699a      	ldr	r2, [r3, #24]
 800bcba:	68bb      	ldr	r3, [r7, #8]
 800bcbc:	4013      	ands	r3, r2
 800bcbe:	68ba      	ldr	r2, [r7, #8]
 800bcc0:	429a      	cmp	r2, r3
 800bcc2:	bf0c      	ite	eq
 800bcc4:	2301      	moveq	r3, #1
 800bcc6:	2300      	movne	r3, #0
 800bcc8:	b2db      	uxtb	r3, r3
 800bcca:	461a      	mov	r2, r3
 800bccc:	79fb      	ldrb	r3, [r7, #7]
 800bcce:	429a      	cmp	r2, r3
 800bcd0:	d0b4      	beq.n	800bc3c <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800bcd2:	2300      	movs	r3, #0
}
 800bcd4:	4618      	mov	r0, r3
 800bcd6:	3710      	adds	r7, #16
 800bcd8:	46bd      	mov	sp, r7
 800bcda:	bd80      	pop	{r7, pc}

0800bcdc <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800bcdc:	b580      	push	{r7, lr}
 800bcde:	b084      	sub	sp, #16
 800bce0:	af00      	add	r7, sp, #0
 800bce2:	60f8      	str	r0, [r7, #12]
 800bce4:	60b9      	str	r1, [r7, #8]
 800bce6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800bce8:	e033      	b.n	800bd52 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800bcea:	687a      	ldr	r2, [r7, #4]
 800bcec:	68b9      	ldr	r1, [r7, #8]
 800bcee:	68f8      	ldr	r0, [r7, #12]
 800bcf0:	f000 f87e 	bl	800bdf0 <I2C_IsErrorOccurred>
 800bcf4:	4603      	mov	r3, r0
 800bcf6:	2b00      	cmp	r3, #0
 800bcf8:	d001      	beq.n	800bcfe <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800bcfa:	2301      	movs	r3, #1
 800bcfc:	e031      	b.n	800bd62 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800bcfe:	68bb      	ldr	r3, [r7, #8]
 800bd00:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bd04:	d025      	beq.n	800bd52 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800bd06:	f7fa fcf9 	bl	80066fc <HAL_GetTick>
 800bd0a:	4602      	mov	r2, r0
 800bd0c:	687b      	ldr	r3, [r7, #4]
 800bd0e:	1ad3      	subs	r3, r2, r3
 800bd10:	68ba      	ldr	r2, [r7, #8]
 800bd12:	429a      	cmp	r2, r3
 800bd14:	d302      	bcc.n	800bd1c <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800bd16:	68bb      	ldr	r3, [r7, #8]
 800bd18:	2b00      	cmp	r3, #0
 800bd1a:	d11a      	bne.n	800bd52 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800bd1c:	68fb      	ldr	r3, [r7, #12]
 800bd1e:	681b      	ldr	r3, [r3, #0]
 800bd20:	699b      	ldr	r3, [r3, #24]
 800bd22:	f003 0302 	and.w	r3, r3, #2
 800bd26:	2b02      	cmp	r3, #2
 800bd28:	d013      	beq.n	800bd52 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800bd2a:	68fb      	ldr	r3, [r7, #12]
 800bd2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bd2e:	f043 0220 	orr.w	r2, r3, #32
 800bd32:	68fb      	ldr	r3, [r7, #12]
 800bd34:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800bd36:	68fb      	ldr	r3, [r7, #12]
 800bd38:	2220      	movs	r2, #32
 800bd3a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800bd3e:	68fb      	ldr	r3, [r7, #12]
 800bd40:	2200      	movs	r2, #0
 800bd42:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800bd46:	68fb      	ldr	r3, [r7, #12]
 800bd48:	2200      	movs	r2, #0
 800bd4a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800bd4e:	2301      	movs	r3, #1
 800bd50:	e007      	b.n	800bd62 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800bd52:	68fb      	ldr	r3, [r7, #12]
 800bd54:	681b      	ldr	r3, [r3, #0]
 800bd56:	699b      	ldr	r3, [r3, #24]
 800bd58:	f003 0302 	and.w	r3, r3, #2
 800bd5c:	2b02      	cmp	r3, #2
 800bd5e:	d1c4      	bne.n	800bcea <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800bd60:	2300      	movs	r3, #0
}
 800bd62:	4618      	mov	r0, r3
 800bd64:	3710      	adds	r7, #16
 800bd66:	46bd      	mov	sp, r7
 800bd68:	bd80      	pop	{r7, pc}

0800bd6a <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800bd6a:	b580      	push	{r7, lr}
 800bd6c:	b084      	sub	sp, #16
 800bd6e:	af00      	add	r7, sp, #0
 800bd70:	60f8      	str	r0, [r7, #12]
 800bd72:	60b9      	str	r1, [r7, #8]
 800bd74:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800bd76:	e02f      	b.n	800bdd8 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800bd78:	687a      	ldr	r2, [r7, #4]
 800bd7a:	68b9      	ldr	r1, [r7, #8]
 800bd7c:	68f8      	ldr	r0, [r7, #12]
 800bd7e:	f000 f837 	bl	800bdf0 <I2C_IsErrorOccurred>
 800bd82:	4603      	mov	r3, r0
 800bd84:	2b00      	cmp	r3, #0
 800bd86:	d001      	beq.n	800bd8c <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800bd88:	2301      	movs	r3, #1
 800bd8a:	e02d      	b.n	800bde8 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800bd8c:	f7fa fcb6 	bl	80066fc <HAL_GetTick>
 800bd90:	4602      	mov	r2, r0
 800bd92:	687b      	ldr	r3, [r7, #4]
 800bd94:	1ad3      	subs	r3, r2, r3
 800bd96:	68ba      	ldr	r2, [r7, #8]
 800bd98:	429a      	cmp	r2, r3
 800bd9a:	d302      	bcc.n	800bda2 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800bd9c:	68bb      	ldr	r3, [r7, #8]
 800bd9e:	2b00      	cmp	r3, #0
 800bda0:	d11a      	bne.n	800bdd8 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800bda2:	68fb      	ldr	r3, [r7, #12]
 800bda4:	681b      	ldr	r3, [r3, #0]
 800bda6:	699b      	ldr	r3, [r3, #24]
 800bda8:	f003 0320 	and.w	r3, r3, #32
 800bdac:	2b20      	cmp	r3, #32
 800bdae:	d013      	beq.n	800bdd8 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800bdb0:	68fb      	ldr	r3, [r7, #12]
 800bdb2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bdb4:	f043 0220 	orr.w	r2, r3, #32
 800bdb8:	68fb      	ldr	r3, [r7, #12]
 800bdba:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800bdbc:	68fb      	ldr	r3, [r7, #12]
 800bdbe:	2220      	movs	r2, #32
 800bdc0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800bdc4:	68fb      	ldr	r3, [r7, #12]
 800bdc6:	2200      	movs	r2, #0
 800bdc8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800bdcc:	68fb      	ldr	r3, [r7, #12]
 800bdce:	2200      	movs	r2, #0
 800bdd0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800bdd4:	2301      	movs	r3, #1
 800bdd6:	e007      	b.n	800bde8 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800bdd8:	68fb      	ldr	r3, [r7, #12]
 800bdda:	681b      	ldr	r3, [r3, #0]
 800bddc:	699b      	ldr	r3, [r3, #24]
 800bdde:	f003 0320 	and.w	r3, r3, #32
 800bde2:	2b20      	cmp	r3, #32
 800bde4:	d1c8      	bne.n	800bd78 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800bde6:	2300      	movs	r3, #0
}
 800bde8:	4618      	mov	r0, r3
 800bdea:	3710      	adds	r7, #16
 800bdec:	46bd      	mov	sp, r7
 800bdee:	bd80      	pop	{r7, pc}

0800bdf0 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800bdf0:	b580      	push	{r7, lr}
 800bdf2:	b08a      	sub	sp, #40	@ 0x28
 800bdf4:	af00      	add	r7, sp, #0
 800bdf6:	60f8      	str	r0, [r7, #12]
 800bdf8:	60b9      	str	r1, [r7, #8]
 800bdfa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800bdfc:	2300      	movs	r3, #0
 800bdfe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800be02:	68fb      	ldr	r3, [r7, #12]
 800be04:	681b      	ldr	r3, [r3, #0]
 800be06:	699b      	ldr	r3, [r3, #24]
 800be08:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800be0a:	2300      	movs	r3, #0
 800be0c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800be0e:	687b      	ldr	r3, [r7, #4]
 800be10:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800be12:	69bb      	ldr	r3, [r7, #24]
 800be14:	f003 0310 	and.w	r3, r3, #16
 800be18:	2b00      	cmp	r3, #0
 800be1a:	d068      	beq.n	800beee <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800be1c:	68fb      	ldr	r3, [r7, #12]
 800be1e:	681b      	ldr	r3, [r3, #0]
 800be20:	2210      	movs	r2, #16
 800be22:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800be24:	e049      	b.n	800beba <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800be26:	68bb      	ldr	r3, [r7, #8]
 800be28:	f1b3 3fff 	cmp.w	r3, #4294967295
 800be2c:	d045      	beq.n	800beba <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800be2e:	f7fa fc65 	bl	80066fc <HAL_GetTick>
 800be32:	4602      	mov	r2, r0
 800be34:	69fb      	ldr	r3, [r7, #28]
 800be36:	1ad3      	subs	r3, r2, r3
 800be38:	68ba      	ldr	r2, [r7, #8]
 800be3a:	429a      	cmp	r2, r3
 800be3c:	d302      	bcc.n	800be44 <I2C_IsErrorOccurred+0x54>
 800be3e:	68bb      	ldr	r3, [r7, #8]
 800be40:	2b00      	cmp	r3, #0
 800be42:	d13a      	bne.n	800beba <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800be44:	68fb      	ldr	r3, [r7, #12]
 800be46:	681b      	ldr	r3, [r3, #0]
 800be48:	685b      	ldr	r3, [r3, #4]
 800be4a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800be4e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800be50:	68fb      	ldr	r3, [r7, #12]
 800be52:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800be56:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800be58:	68fb      	ldr	r3, [r7, #12]
 800be5a:	681b      	ldr	r3, [r3, #0]
 800be5c:	699b      	ldr	r3, [r3, #24]
 800be5e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800be62:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800be66:	d121      	bne.n	800beac <I2C_IsErrorOccurred+0xbc>
 800be68:	697b      	ldr	r3, [r7, #20]
 800be6a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800be6e:	d01d      	beq.n	800beac <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800be70:	7cfb      	ldrb	r3, [r7, #19]
 800be72:	2b20      	cmp	r3, #32
 800be74:	d01a      	beq.n	800beac <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800be76:	68fb      	ldr	r3, [r7, #12]
 800be78:	681b      	ldr	r3, [r3, #0]
 800be7a:	685a      	ldr	r2, [r3, #4]
 800be7c:	68fb      	ldr	r3, [r7, #12]
 800be7e:	681b      	ldr	r3, [r3, #0]
 800be80:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800be84:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800be86:	f7fa fc39 	bl	80066fc <HAL_GetTick>
 800be8a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800be8c:	e00e      	b.n	800beac <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800be8e:	f7fa fc35 	bl	80066fc <HAL_GetTick>
 800be92:	4602      	mov	r2, r0
 800be94:	69fb      	ldr	r3, [r7, #28]
 800be96:	1ad3      	subs	r3, r2, r3
 800be98:	2b19      	cmp	r3, #25
 800be9a:	d907      	bls.n	800beac <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800be9c:	6a3b      	ldr	r3, [r7, #32]
 800be9e:	f043 0320 	orr.w	r3, r3, #32
 800bea2:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800bea4:	2301      	movs	r3, #1
 800bea6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800beaa:	e006      	b.n	800beba <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800beac:	68fb      	ldr	r3, [r7, #12]
 800beae:	681b      	ldr	r3, [r3, #0]
 800beb0:	699b      	ldr	r3, [r3, #24]
 800beb2:	f003 0320 	and.w	r3, r3, #32
 800beb6:	2b20      	cmp	r3, #32
 800beb8:	d1e9      	bne.n	800be8e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800beba:	68fb      	ldr	r3, [r7, #12]
 800bebc:	681b      	ldr	r3, [r3, #0]
 800bebe:	699b      	ldr	r3, [r3, #24]
 800bec0:	f003 0320 	and.w	r3, r3, #32
 800bec4:	2b20      	cmp	r3, #32
 800bec6:	d003      	beq.n	800bed0 <I2C_IsErrorOccurred+0xe0>
 800bec8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800becc:	2b00      	cmp	r3, #0
 800bece:	d0aa      	beq.n	800be26 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800bed0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bed4:	2b00      	cmp	r3, #0
 800bed6:	d103      	bne.n	800bee0 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800bed8:	68fb      	ldr	r3, [r7, #12]
 800beda:	681b      	ldr	r3, [r3, #0]
 800bedc:	2220      	movs	r2, #32
 800bede:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800bee0:	6a3b      	ldr	r3, [r7, #32]
 800bee2:	f043 0304 	orr.w	r3, r3, #4
 800bee6:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800bee8:	2301      	movs	r3, #1
 800beea:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800beee:	68fb      	ldr	r3, [r7, #12]
 800bef0:	681b      	ldr	r3, [r3, #0]
 800bef2:	699b      	ldr	r3, [r3, #24]
 800bef4:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800bef6:	69bb      	ldr	r3, [r7, #24]
 800bef8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800befc:	2b00      	cmp	r3, #0
 800befe:	d00b      	beq.n	800bf18 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800bf00:	6a3b      	ldr	r3, [r7, #32]
 800bf02:	f043 0301 	orr.w	r3, r3, #1
 800bf06:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800bf08:	68fb      	ldr	r3, [r7, #12]
 800bf0a:	681b      	ldr	r3, [r3, #0]
 800bf0c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800bf10:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800bf12:	2301      	movs	r3, #1
 800bf14:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800bf18:	69bb      	ldr	r3, [r7, #24]
 800bf1a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800bf1e:	2b00      	cmp	r3, #0
 800bf20:	d00b      	beq.n	800bf3a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800bf22:	6a3b      	ldr	r3, [r7, #32]
 800bf24:	f043 0308 	orr.w	r3, r3, #8
 800bf28:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800bf2a:	68fb      	ldr	r3, [r7, #12]
 800bf2c:	681b      	ldr	r3, [r3, #0]
 800bf2e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800bf32:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800bf34:	2301      	movs	r3, #1
 800bf36:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800bf3a:	69bb      	ldr	r3, [r7, #24]
 800bf3c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800bf40:	2b00      	cmp	r3, #0
 800bf42:	d00b      	beq.n	800bf5c <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800bf44:	6a3b      	ldr	r3, [r7, #32]
 800bf46:	f043 0302 	orr.w	r3, r3, #2
 800bf4a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800bf4c:	68fb      	ldr	r3, [r7, #12]
 800bf4e:	681b      	ldr	r3, [r3, #0]
 800bf50:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800bf54:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800bf56:	2301      	movs	r3, #1
 800bf58:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800bf5c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bf60:	2b00      	cmp	r3, #0
 800bf62:	d01c      	beq.n	800bf9e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800bf64:	68f8      	ldr	r0, [r7, #12]
 800bf66:	f7ff fe1e 	bl	800bba6 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800bf6a:	68fb      	ldr	r3, [r7, #12]
 800bf6c:	681b      	ldr	r3, [r3, #0]
 800bf6e:	6859      	ldr	r1, [r3, #4]
 800bf70:	68fb      	ldr	r3, [r7, #12]
 800bf72:	681a      	ldr	r2, [r3, #0]
 800bf74:	4b0d      	ldr	r3, [pc, #52]	@ (800bfac <I2C_IsErrorOccurred+0x1bc>)
 800bf76:	400b      	ands	r3, r1
 800bf78:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800bf7a:	68fb      	ldr	r3, [r7, #12]
 800bf7c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800bf7e:	6a3b      	ldr	r3, [r7, #32]
 800bf80:	431a      	orrs	r2, r3
 800bf82:	68fb      	ldr	r3, [r7, #12]
 800bf84:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800bf86:	68fb      	ldr	r3, [r7, #12]
 800bf88:	2220      	movs	r2, #32
 800bf8a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800bf8e:	68fb      	ldr	r3, [r7, #12]
 800bf90:	2200      	movs	r2, #0
 800bf92:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800bf96:	68fb      	ldr	r3, [r7, #12]
 800bf98:	2200      	movs	r2, #0
 800bf9a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800bf9e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800bfa2:	4618      	mov	r0, r3
 800bfa4:	3728      	adds	r7, #40	@ 0x28
 800bfa6:	46bd      	mov	sp, r7
 800bfa8:	bd80      	pop	{r7, pc}
 800bfaa:	bf00      	nop
 800bfac:	fe00e800 	.word	0xfe00e800

0800bfb0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800bfb0:	b480      	push	{r7}
 800bfb2:	b087      	sub	sp, #28
 800bfb4:	af00      	add	r7, sp, #0
 800bfb6:	60f8      	str	r0, [r7, #12]
 800bfb8:	607b      	str	r3, [r7, #4]
 800bfba:	460b      	mov	r3, r1
 800bfbc:	817b      	strh	r3, [r7, #10]
 800bfbe:	4613      	mov	r3, r2
 800bfc0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800bfc2:	897b      	ldrh	r3, [r7, #10]
 800bfc4:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800bfc8:	7a7b      	ldrb	r3, [r7, #9]
 800bfca:	041b      	lsls	r3, r3, #16
 800bfcc:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800bfd0:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800bfd2:	687b      	ldr	r3, [r7, #4]
 800bfd4:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800bfd6:	6a3b      	ldr	r3, [r7, #32]
 800bfd8:	4313      	orrs	r3, r2
 800bfda:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800bfde:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800bfe0:	68fb      	ldr	r3, [r7, #12]
 800bfe2:	681b      	ldr	r3, [r3, #0]
 800bfe4:	685a      	ldr	r2, [r3, #4]
 800bfe6:	6a3b      	ldr	r3, [r7, #32]
 800bfe8:	0d5b      	lsrs	r3, r3, #21
 800bfea:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800bfee:	4b08      	ldr	r3, [pc, #32]	@ (800c010 <I2C_TransferConfig+0x60>)
 800bff0:	430b      	orrs	r3, r1
 800bff2:	43db      	mvns	r3, r3
 800bff4:	ea02 0103 	and.w	r1, r2, r3
 800bff8:	68fb      	ldr	r3, [r7, #12]
 800bffa:	681b      	ldr	r3, [r3, #0]
 800bffc:	697a      	ldr	r2, [r7, #20]
 800bffe:	430a      	orrs	r2, r1
 800c000:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800c002:	bf00      	nop
 800c004:	371c      	adds	r7, #28
 800c006:	46bd      	mov	sp, r7
 800c008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c00c:	4770      	bx	lr
 800c00e:	bf00      	nop
 800c010:	03ff63ff 	.word	0x03ff63ff

0800c014 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800c014:	b480      	push	{r7}
 800c016:	b085      	sub	sp, #20
 800c018:	af00      	add	r7, sp, #0
 800c01a:	6078      	str	r0, [r7, #4]
 800c01c:	460b      	mov	r3, r1
 800c01e:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 800c020:	2300      	movs	r3, #0
 800c022:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 800c024:	687b      	ldr	r3, [r7, #4]
 800c026:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c028:	4a39      	ldr	r2, [pc, #228]	@ (800c110 <I2C_Enable_IRQ+0xfc>)
 800c02a:	4293      	cmp	r3, r2
 800c02c:	d032      	beq.n	800c094 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 800c02e:	687b      	ldr	r3, [r7, #4]
 800c030:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 800c032:	4a38      	ldr	r2, [pc, #224]	@ (800c114 <I2C_Enable_IRQ+0x100>)
 800c034:	4293      	cmp	r3, r2
 800c036:	d02d      	beq.n	800c094 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
 800c038:	687b      	ldr	r3, [r7, #4]
 800c03a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 800c03c:	4a36      	ldr	r2, [pc, #216]	@ (800c118 <I2C_Enable_IRQ+0x104>)
 800c03e:	4293      	cmp	r3, r2
 800c040:	d028      	beq.n	800c094 <I2C_Enable_IRQ+0x80>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800c042:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800c046:	2b00      	cmp	r3, #0
 800c048:	da03      	bge.n	800c052 <I2C_Enable_IRQ+0x3e>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800c04a:	68fb      	ldr	r3, [r7, #12]
 800c04c:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 800c050:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800c052:	887b      	ldrh	r3, [r7, #2]
 800c054:	f003 0301 	and.w	r3, r3, #1
 800c058:	2b00      	cmp	r3, #0
 800c05a:	d003      	beq.n	800c064 <I2C_Enable_IRQ+0x50>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 800c05c:	68fb      	ldr	r3, [r7, #12]
 800c05e:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 800c062:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800c064:	887b      	ldrh	r3, [r7, #2]
 800c066:	f003 0302 	and.w	r3, r3, #2
 800c06a:	2b00      	cmp	r3, #0
 800c06c:	d003      	beq.n	800c076 <I2C_Enable_IRQ+0x62>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 800c06e:	68fb      	ldr	r3, [r7, #12]
 800c070:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 800c074:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 800c076:	887b      	ldrh	r3, [r7, #2]
 800c078:	2b10      	cmp	r3, #16
 800c07a:	d103      	bne.n	800c084 <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800c07c:	68fb      	ldr	r3, [r7, #12]
 800c07e:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 800c082:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800c084:	887b      	ldrh	r3, [r7, #2]
 800c086:	2b20      	cmp	r3, #32
 800c088:	d133      	bne.n	800c0f2 <I2C_Enable_IRQ+0xde>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 800c08a:	68fb      	ldr	r3, [r7, #12]
 800c08c:	f043 0320 	orr.w	r3, r3, #32
 800c090:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800c092:	e02e      	b.n	800c0f2 <I2C_Enable_IRQ+0xde>
    }
  }

  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800c094:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800c098:	2b00      	cmp	r3, #0
 800c09a:	da03      	bge.n	800c0a4 <I2C_Enable_IRQ+0x90>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800c09c:	68fb      	ldr	r3, [r7, #12]
 800c09e:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 800c0a2:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800c0a4:	887b      	ldrh	r3, [r7, #2]
 800c0a6:	f003 0301 	and.w	r3, r3, #1
 800c0aa:	2b00      	cmp	r3, #0
 800c0ac:	d003      	beq.n	800c0b6 <I2C_Enable_IRQ+0xa2>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 800c0ae:	68fb      	ldr	r3, [r7, #12]
 800c0b0:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 800c0b4:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800c0b6:	887b      	ldrh	r3, [r7, #2]
 800c0b8:	f003 0302 	and.w	r3, r3, #2
 800c0bc:	2b00      	cmp	r3, #0
 800c0be:	d003      	beq.n	800c0c8 <I2C_Enable_IRQ+0xb4>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 800c0c0:	68fb      	ldr	r3, [r7, #12]
 800c0c2:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 800c0c6:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 800c0c8:	887b      	ldrh	r3, [r7, #2]
 800c0ca:	2b10      	cmp	r3, #16
 800c0cc:	d103      	bne.n	800c0d6 <I2C_Enable_IRQ+0xc2>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800c0ce:	68fb      	ldr	r3, [r7, #12]
 800c0d0:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 800c0d4:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800c0d6:	887b      	ldrh	r3, [r7, #2]
 800c0d8:	2b20      	cmp	r3, #32
 800c0da:	d103      	bne.n	800c0e4 <I2C_Enable_IRQ+0xd0>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 800c0dc:	68fb      	ldr	r3, [r7, #12]
 800c0de:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800c0e2:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800c0e4:	887b      	ldrh	r3, [r7, #2]
 800c0e6:	2b40      	cmp	r3, #64	@ 0x40
 800c0e8:	d103      	bne.n	800c0f2 <I2C_Enable_IRQ+0xde>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 800c0ea:	68fb      	ldr	r3, [r7, #12]
 800c0ec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c0f0:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 800c0f2:	687b      	ldr	r3, [r7, #4]
 800c0f4:	681b      	ldr	r3, [r3, #0]
 800c0f6:	6819      	ldr	r1, [r3, #0]
 800c0f8:	687b      	ldr	r3, [r7, #4]
 800c0fa:	681b      	ldr	r3, [r3, #0]
 800c0fc:	68fa      	ldr	r2, [r7, #12]
 800c0fe:	430a      	orrs	r2, r1
 800c100:	601a      	str	r2, [r3, #0]
}
 800c102:	bf00      	nop
 800c104:	3714      	adds	r7, #20
 800c106:	46bd      	mov	sp, r7
 800c108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c10c:	4770      	bx	lr
 800c10e:	bf00      	nop
 800c110:	0800a78d 	.word	0x0800a78d
 800c114:	0800abd5 	.word	0x0800abd5
 800c118:	0800a975 	.word	0x0800a975

0800c11c <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800c11c:	b480      	push	{r7}
 800c11e:	b085      	sub	sp, #20
 800c120:	af00      	add	r7, sp, #0
 800c122:	6078      	str	r0, [r7, #4]
 800c124:	460b      	mov	r3, r1
 800c126:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 800c128:	2300      	movs	r3, #0
 800c12a:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800c12c:	887b      	ldrh	r3, [r7, #2]
 800c12e:	f003 0301 	and.w	r3, r3, #1
 800c132:	2b00      	cmp	r3, #0
 800c134:	d00f      	beq.n	800c156 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 800c136:	68fb      	ldr	r3, [r7, #12]
 800c138:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 800c13c:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800c13e:	687b      	ldr	r3, [r7, #4]
 800c140:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c144:	b2db      	uxtb	r3, r3
 800c146:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800c14a:	2b28      	cmp	r3, #40	@ 0x28
 800c14c:	d003      	beq.n	800c156 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800c14e:	68fb      	ldr	r3, [r7, #12]
 800c150:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 800c154:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800c156:	887b      	ldrh	r3, [r7, #2]
 800c158:	f003 0302 	and.w	r3, r3, #2
 800c15c:	2b00      	cmp	r3, #0
 800c15e:	d00f      	beq.n	800c180 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 800c160:	68fb      	ldr	r3, [r7, #12]
 800c162:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 800c166:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800c168:	687b      	ldr	r3, [r7, #4]
 800c16a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c16e:	b2db      	uxtb	r3, r3
 800c170:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800c174:	2b28      	cmp	r3, #40	@ 0x28
 800c176:	d003      	beq.n	800c180 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800c178:	68fb      	ldr	r3, [r7, #12]
 800c17a:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 800c17e:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800c180:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800c184:	2b00      	cmp	r3, #0
 800c186:	da03      	bge.n	800c190 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800c188:	68fb      	ldr	r3, [r7, #12]
 800c18a:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 800c18e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 800c190:	887b      	ldrh	r3, [r7, #2]
 800c192:	2b10      	cmp	r3, #16
 800c194:	d103      	bne.n	800c19e <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800c196:	68fb      	ldr	r3, [r7, #12]
 800c198:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 800c19c:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 800c19e:	887b      	ldrh	r3, [r7, #2]
 800c1a0:	2b20      	cmp	r3, #32
 800c1a2:	d103      	bne.n	800c1ac <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 800c1a4:	68fb      	ldr	r3, [r7, #12]
 800c1a6:	f043 0320 	orr.w	r3, r3, #32
 800c1aa:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800c1ac:	887b      	ldrh	r3, [r7, #2]
 800c1ae:	2b40      	cmp	r3, #64	@ 0x40
 800c1b0:	d103      	bne.n	800c1ba <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 800c1b2:	68fb      	ldr	r3, [r7, #12]
 800c1b4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c1b8:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800c1ba:	687b      	ldr	r3, [r7, #4]
 800c1bc:	681b      	ldr	r3, [r3, #0]
 800c1be:	6819      	ldr	r1, [r3, #0]
 800c1c0:	68fb      	ldr	r3, [r7, #12]
 800c1c2:	43da      	mvns	r2, r3
 800c1c4:	687b      	ldr	r3, [r7, #4]
 800c1c6:	681b      	ldr	r3, [r3, #0]
 800c1c8:	400a      	ands	r2, r1
 800c1ca:	601a      	str	r2, [r3, #0]
}
 800c1cc:	bf00      	nop
 800c1ce:	3714      	adds	r7, #20
 800c1d0:	46bd      	mov	sp, r7
 800c1d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1d6:	4770      	bx	lr

0800c1d8 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800c1d8:	b580      	push	{r7, lr}
 800c1da:	b086      	sub	sp, #24
 800c1dc:	af02      	add	r7, sp, #8
 800c1de:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800c1e0:	687b      	ldr	r3, [r7, #4]
 800c1e2:	2b00      	cmp	r3, #0
 800c1e4:	d101      	bne.n	800c1ea <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800c1e6:	2301      	movs	r3, #1
 800c1e8:	e0fe      	b.n	800c3e8 <HAL_PCD_Init+0x210>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800c1ea:	687b      	ldr	r3, [r7, #4]
 800c1ec:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800c1f0:	b2db      	uxtb	r3, r3
 800c1f2:	2b00      	cmp	r3, #0
 800c1f4:	d106      	bne.n	800c204 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800c1f6:	687b      	ldr	r3, [r7, #4]
 800c1f8:	2200      	movs	r2, #0
 800c1fa:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800c1fe:	6878      	ldr	r0, [r7, #4]
 800c200:	f00b ffde 	bl	80181c0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800c204:	687b      	ldr	r3, [r7, #4]
 800c206:	2203      	movs	r2, #3
 800c208:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800c20c:	687b      	ldr	r3, [r7, #4]
 800c20e:	681b      	ldr	r3, [r3, #0]
 800c210:	4618      	mov	r0, r3
 800c212:	f008 fb9e 	bl	8014952 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800c216:	687b      	ldr	r3, [r7, #4]
 800c218:	6818      	ldr	r0, [r3, #0]
 800c21a:	687b      	ldr	r3, [r7, #4]
 800c21c:	7c1a      	ldrb	r2, [r3, #16]
 800c21e:	f88d 2000 	strb.w	r2, [sp]
 800c222:	3304      	adds	r3, #4
 800c224:	cb0e      	ldmia	r3, {r1, r2, r3}
 800c226:	f008 fa6f 	bl	8014708 <USB_CoreInit>
 800c22a:	4603      	mov	r3, r0
 800c22c:	2b00      	cmp	r3, #0
 800c22e:	d005      	beq.n	800c23c <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800c230:	687b      	ldr	r3, [r7, #4]
 800c232:	2202      	movs	r2, #2
 800c234:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800c238:	2301      	movs	r3, #1
 800c23a:	e0d5      	b.n	800c3e8 <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800c23c:	687b      	ldr	r3, [r7, #4]
 800c23e:	681b      	ldr	r3, [r3, #0]
 800c240:	2100      	movs	r1, #0
 800c242:	4618      	mov	r0, r3
 800c244:	f008 fb96 	bl	8014974 <USB_SetCurrentMode>
 800c248:	4603      	mov	r3, r0
 800c24a:	2b00      	cmp	r3, #0
 800c24c:	d005      	beq.n	800c25a <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800c24e:	687b      	ldr	r3, [r7, #4]
 800c250:	2202      	movs	r2, #2
 800c252:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800c256:	2301      	movs	r3, #1
 800c258:	e0c6      	b.n	800c3e8 <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800c25a:	2300      	movs	r3, #0
 800c25c:	73fb      	strb	r3, [r7, #15]
 800c25e:	e04a      	b.n	800c2f6 <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800c260:	7bfa      	ldrb	r2, [r7, #15]
 800c262:	6879      	ldr	r1, [r7, #4]
 800c264:	4613      	mov	r3, r2
 800c266:	00db      	lsls	r3, r3, #3
 800c268:	4413      	add	r3, r2
 800c26a:	009b      	lsls	r3, r3, #2
 800c26c:	440b      	add	r3, r1
 800c26e:	3315      	adds	r3, #21
 800c270:	2201      	movs	r2, #1
 800c272:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800c274:	7bfa      	ldrb	r2, [r7, #15]
 800c276:	6879      	ldr	r1, [r7, #4]
 800c278:	4613      	mov	r3, r2
 800c27a:	00db      	lsls	r3, r3, #3
 800c27c:	4413      	add	r3, r2
 800c27e:	009b      	lsls	r3, r3, #2
 800c280:	440b      	add	r3, r1
 800c282:	3314      	adds	r3, #20
 800c284:	7bfa      	ldrb	r2, [r7, #15]
 800c286:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800c288:	7bfa      	ldrb	r2, [r7, #15]
 800c28a:	7bfb      	ldrb	r3, [r7, #15]
 800c28c:	b298      	uxth	r0, r3
 800c28e:	6879      	ldr	r1, [r7, #4]
 800c290:	4613      	mov	r3, r2
 800c292:	00db      	lsls	r3, r3, #3
 800c294:	4413      	add	r3, r2
 800c296:	009b      	lsls	r3, r3, #2
 800c298:	440b      	add	r3, r1
 800c29a:	332e      	adds	r3, #46	@ 0x2e
 800c29c:	4602      	mov	r2, r0
 800c29e:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800c2a0:	7bfa      	ldrb	r2, [r7, #15]
 800c2a2:	6879      	ldr	r1, [r7, #4]
 800c2a4:	4613      	mov	r3, r2
 800c2a6:	00db      	lsls	r3, r3, #3
 800c2a8:	4413      	add	r3, r2
 800c2aa:	009b      	lsls	r3, r3, #2
 800c2ac:	440b      	add	r3, r1
 800c2ae:	3318      	adds	r3, #24
 800c2b0:	2200      	movs	r2, #0
 800c2b2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800c2b4:	7bfa      	ldrb	r2, [r7, #15]
 800c2b6:	6879      	ldr	r1, [r7, #4]
 800c2b8:	4613      	mov	r3, r2
 800c2ba:	00db      	lsls	r3, r3, #3
 800c2bc:	4413      	add	r3, r2
 800c2be:	009b      	lsls	r3, r3, #2
 800c2c0:	440b      	add	r3, r1
 800c2c2:	331c      	adds	r3, #28
 800c2c4:	2200      	movs	r2, #0
 800c2c6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800c2c8:	7bfa      	ldrb	r2, [r7, #15]
 800c2ca:	6879      	ldr	r1, [r7, #4]
 800c2cc:	4613      	mov	r3, r2
 800c2ce:	00db      	lsls	r3, r3, #3
 800c2d0:	4413      	add	r3, r2
 800c2d2:	009b      	lsls	r3, r3, #2
 800c2d4:	440b      	add	r3, r1
 800c2d6:	3320      	adds	r3, #32
 800c2d8:	2200      	movs	r2, #0
 800c2da:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800c2dc:	7bfa      	ldrb	r2, [r7, #15]
 800c2de:	6879      	ldr	r1, [r7, #4]
 800c2e0:	4613      	mov	r3, r2
 800c2e2:	00db      	lsls	r3, r3, #3
 800c2e4:	4413      	add	r3, r2
 800c2e6:	009b      	lsls	r3, r3, #2
 800c2e8:	440b      	add	r3, r1
 800c2ea:	3324      	adds	r3, #36	@ 0x24
 800c2ec:	2200      	movs	r2, #0
 800c2ee:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800c2f0:	7bfb      	ldrb	r3, [r7, #15]
 800c2f2:	3301      	adds	r3, #1
 800c2f4:	73fb      	strb	r3, [r7, #15]
 800c2f6:	687b      	ldr	r3, [r7, #4]
 800c2f8:	791b      	ldrb	r3, [r3, #4]
 800c2fa:	7bfa      	ldrb	r2, [r7, #15]
 800c2fc:	429a      	cmp	r2, r3
 800c2fe:	d3af      	bcc.n	800c260 <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800c300:	2300      	movs	r3, #0
 800c302:	73fb      	strb	r3, [r7, #15]
 800c304:	e044      	b.n	800c390 <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800c306:	7bfa      	ldrb	r2, [r7, #15]
 800c308:	6879      	ldr	r1, [r7, #4]
 800c30a:	4613      	mov	r3, r2
 800c30c:	00db      	lsls	r3, r3, #3
 800c30e:	4413      	add	r3, r2
 800c310:	009b      	lsls	r3, r3, #2
 800c312:	440b      	add	r3, r1
 800c314:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800c318:	2200      	movs	r2, #0
 800c31a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800c31c:	7bfa      	ldrb	r2, [r7, #15]
 800c31e:	6879      	ldr	r1, [r7, #4]
 800c320:	4613      	mov	r3, r2
 800c322:	00db      	lsls	r3, r3, #3
 800c324:	4413      	add	r3, r2
 800c326:	009b      	lsls	r3, r3, #2
 800c328:	440b      	add	r3, r1
 800c32a:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 800c32e:	7bfa      	ldrb	r2, [r7, #15]
 800c330:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800c332:	7bfa      	ldrb	r2, [r7, #15]
 800c334:	6879      	ldr	r1, [r7, #4]
 800c336:	4613      	mov	r3, r2
 800c338:	00db      	lsls	r3, r3, #3
 800c33a:	4413      	add	r3, r2
 800c33c:	009b      	lsls	r3, r3, #2
 800c33e:	440b      	add	r3, r1
 800c340:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800c344:	2200      	movs	r2, #0
 800c346:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800c348:	7bfa      	ldrb	r2, [r7, #15]
 800c34a:	6879      	ldr	r1, [r7, #4]
 800c34c:	4613      	mov	r3, r2
 800c34e:	00db      	lsls	r3, r3, #3
 800c350:	4413      	add	r3, r2
 800c352:	009b      	lsls	r3, r3, #2
 800c354:	440b      	add	r3, r1
 800c356:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800c35a:	2200      	movs	r2, #0
 800c35c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800c35e:	7bfa      	ldrb	r2, [r7, #15]
 800c360:	6879      	ldr	r1, [r7, #4]
 800c362:	4613      	mov	r3, r2
 800c364:	00db      	lsls	r3, r3, #3
 800c366:	4413      	add	r3, r2
 800c368:	009b      	lsls	r3, r3, #2
 800c36a:	440b      	add	r3, r1
 800c36c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800c370:	2200      	movs	r2, #0
 800c372:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800c374:	7bfa      	ldrb	r2, [r7, #15]
 800c376:	6879      	ldr	r1, [r7, #4]
 800c378:	4613      	mov	r3, r2
 800c37a:	00db      	lsls	r3, r3, #3
 800c37c:	4413      	add	r3, r2
 800c37e:	009b      	lsls	r3, r3, #2
 800c380:	440b      	add	r3, r1
 800c382:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800c386:	2200      	movs	r2, #0
 800c388:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800c38a:	7bfb      	ldrb	r3, [r7, #15]
 800c38c:	3301      	adds	r3, #1
 800c38e:	73fb      	strb	r3, [r7, #15]
 800c390:	687b      	ldr	r3, [r7, #4]
 800c392:	791b      	ldrb	r3, [r3, #4]
 800c394:	7bfa      	ldrb	r2, [r7, #15]
 800c396:	429a      	cmp	r2, r3
 800c398:	d3b5      	bcc.n	800c306 <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800c39a:	687b      	ldr	r3, [r7, #4]
 800c39c:	6818      	ldr	r0, [r3, #0]
 800c39e:	687b      	ldr	r3, [r7, #4]
 800c3a0:	7c1a      	ldrb	r2, [r3, #16]
 800c3a2:	f88d 2000 	strb.w	r2, [sp]
 800c3a6:	3304      	adds	r3, #4
 800c3a8:	cb0e      	ldmia	r3, {r1, r2, r3}
 800c3aa:	f008 fb2f 	bl	8014a0c <USB_DevInit>
 800c3ae:	4603      	mov	r3, r0
 800c3b0:	2b00      	cmp	r3, #0
 800c3b2:	d005      	beq.n	800c3c0 <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800c3b4:	687b      	ldr	r3, [r7, #4]
 800c3b6:	2202      	movs	r2, #2
 800c3b8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800c3bc:	2301      	movs	r3, #1
 800c3be:	e013      	b.n	800c3e8 <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 800c3c0:	687b      	ldr	r3, [r7, #4]
 800c3c2:	2200      	movs	r2, #0
 800c3c4:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800c3c6:	687b      	ldr	r3, [r7, #4]
 800c3c8:	2201      	movs	r2, #1
 800c3ca:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800c3ce:	687b      	ldr	r3, [r7, #4]
 800c3d0:	7b1b      	ldrb	r3, [r3, #12]
 800c3d2:	2b01      	cmp	r3, #1
 800c3d4:	d102      	bne.n	800c3dc <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800c3d6:	6878      	ldr	r0, [r7, #4]
 800c3d8:	f001 f96e 	bl	800d6b8 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 800c3dc:	687b      	ldr	r3, [r7, #4]
 800c3de:	681b      	ldr	r3, [r3, #0]
 800c3e0:	4618      	mov	r0, r3
 800c3e2:	f009 fb72 	bl	8015aca <USB_DevDisconnect>

  return HAL_OK;
 800c3e6:	2300      	movs	r3, #0
}
 800c3e8:	4618      	mov	r0, r3
 800c3ea:	3710      	adds	r7, #16
 800c3ec:	46bd      	mov	sp, r7
 800c3ee:	bd80      	pop	{r7, pc}

0800c3f0 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800c3f0:	b580      	push	{r7, lr}
 800c3f2:	b084      	sub	sp, #16
 800c3f4:	af00      	add	r7, sp, #0
 800c3f6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800c3f8:	687b      	ldr	r3, [r7, #4]
 800c3fa:	681b      	ldr	r3, [r3, #0]
 800c3fc:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800c3fe:	687b      	ldr	r3, [r7, #4]
 800c400:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800c404:	2b01      	cmp	r3, #1
 800c406:	d101      	bne.n	800c40c <HAL_PCD_Start+0x1c>
 800c408:	2302      	movs	r3, #2
 800c40a:	e022      	b.n	800c452 <HAL_PCD_Start+0x62>
 800c40c:	687b      	ldr	r3, [r7, #4]
 800c40e:	2201      	movs	r2, #1
 800c410:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800c414:	68fb      	ldr	r3, [r7, #12]
 800c416:	68db      	ldr	r3, [r3, #12]
 800c418:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c41c:	2b00      	cmp	r3, #0
 800c41e:	d009      	beq.n	800c434 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 800c420:	687b      	ldr	r3, [r7, #4]
 800c422:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800c424:	2b01      	cmp	r3, #1
 800c426:	d105      	bne.n	800c434 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800c428:	68fb      	ldr	r3, [r7, #12]
 800c42a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c42c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800c430:	68fb      	ldr	r3, [r7, #12]
 800c432:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 800c434:	687b      	ldr	r3, [r7, #4]
 800c436:	681b      	ldr	r3, [r3, #0]
 800c438:	4618      	mov	r0, r3
 800c43a:	f008 fa79 	bl	8014930 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800c43e:	687b      	ldr	r3, [r7, #4]
 800c440:	681b      	ldr	r3, [r3, #0]
 800c442:	4618      	mov	r0, r3
 800c444:	f009 fb20 	bl	8015a88 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800c448:	687b      	ldr	r3, [r7, #4]
 800c44a:	2200      	movs	r2, #0
 800c44c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800c450:	2300      	movs	r3, #0
}
 800c452:	4618      	mov	r0, r3
 800c454:	3710      	adds	r7, #16
 800c456:	46bd      	mov	sp, r7
 800c458:	bd80      	pop	{r7, pc}

0800c45a <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800c45a:	b590      	push	{r4, r7, lr}
 800c45c:	b08d      	sub	sp, #52	@ 0x34
 800c45e:	af00      	add	r7, sp, #0
 800c460:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800c462:	687b      	ldr	r3, [r7, #4]
 800c464:	681b      	ldr	r3, [r3, #0]
 800c466:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c468:	6a3b      	ldr	r3, [r7, #32]
 800c46a:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800c46c:	687b      	ldr	r3, [r7, #4]
 800c46e:	681b      	ldr	r3, [r3, #0]
 800c470:	4618      	mov	r0, r3
 800c472:	f009 fbde 	bl	8015c32 <USB_GetMode>
 800c476:	4603      	mov	r3, r0
 800c478:	2b00      	cmp	r3, #0
 800c47a:	f040 84b9 	bne.w	800cdf0 <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800c47e:	687b      	ldr	r3, [r7, #4]
 800c480:	681b      	ldr	r3, [r3, #0]
 800c482:	4618      	mov	r0, r3
 800c484:	f009 fb42 	bl	8015b0c <USB_ReadInterrupts>
 800c488:	4603      	mov	r3, r0
 800c48a:	2b00      	cmp	r3, #0
 800c48c:	f000 84af 	beq.w	800cdee <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800c490:	69fb      	ldr	r3, [r7, #28]
 800c492:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c496:	689b      	ldr	r3, [r3, #8]
 800c498:	0a1b      	lsrs	r3, r3, #8
 800c49a:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800c49e:	687b      	ldr	r3, [r7, #4]
 800c4a0:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800c4a4:	687b      	ldr	r3, [r7, #4]
 800c4a6:	681b      	ldr	r3, [r3, #0]
 800c4a8:	4618      	mov	r0, r3
 800c4aa:	f009 fb2f 	bl	8015b0c <USB_ReadInterrupts>
 800c4ae:	4603      	mov	r3, r0
 800c4b0:	f003 0302 	and.w	r3, r3, #2
 800c4b4:	2b02      	cmp	r3, #2
 800c4b6:	d107      	bne.n	800c4c8 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800c4b8:	687b      	ldr	r3, [r7, #4]
 800c4ba:	681b      	ldr	r3, [r3, #0]
 800c4bc:	695a      	ldr	r2, [r3, #20]
 800c4be:	687b      	ldr	r3, [r7, #4]
 800c4c0:	681b      	ldr	r3, [r3, #0]
 800c4c2:	f002 0202 	and.w	r2, r2, #2
 800c4c6:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800c4c8:	687b      	ldr	r3, [r7, #4]
 800c4ca:	681b      	ldr	r3, [r3, #0]
 800c4cc:	4618      	mov	r0, r3
 800c4ce:	f009 fb1d 	bl	8015b0c <USB_ReadInterrupts>
 800c4d2:	4603      	mov	r3, r0
 800c4d4:	f003 0310 	and.w	r3, r3, #16
 800c4d8:	2b10      	cmp	r3, #16
 800c4da:	d161      	bne.n	800c5a0 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800c4dc:	687b      	ldr	r3, [r7, #4]
 800c4de:	681b      	ldr	r3, [r3, #0]
 800c4e0:	699a      	ldr	r2, [r3, #24]
 800c4e2:	687b      	ldr	r3, [r7, #4]
 800c4e4:	681b      	ldr	r3, [r3, #0]
 800c4e6:	f022 0210 	bic.w	r2, r2, #16
 800c4ea:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 800c4ec:	6a3b      	ldr	r3, [r7, #32]
 800c4ee:	6a1b      	ldr	r3, [r3, #32]
 800c4f0:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800c4f2:	69bb      	ldr	r3, [r7, #24]
 800c4f4:	f003 020f 	and.w	r2, r3, #15
 800c4f8:	4613      	mov	r3, r2
 800c4fa:	00db      	lsls	r3, r3, #3
 800c4fc:	4413      	add	r3, r2
 800c4fe:	009b      	lsls	r3, r3, #2
 800c500:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800c504:	687a      	ldr	r2, [r7, #4]
 800c506:	4413      	add	r3, r2
 800c508:	3304      	adds	r3, #4
 800c50a:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800c50c:	69bb      	ldr	r3, [r7, #24]
 800c50e:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800c512:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800c516:	d124      	bne.n	800c562 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800c518:	69ba      	ldr	r2, [r7, #24]
 800c51a:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 800c51e:	4013      	ands	r3, r2
 800c520:	2b00      	cmp	r3, #0
 800c522:	d035      	beq.n	800c590 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800c524:	697b      	ldr	r3, [r7, #20]
 800c526:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 800c528:	69bb      	ldr	r3, [r7, #24]
 800c52a:	091b      	lsrs	r3, r3, #4
 800c52c:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800c52e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c532:	b29b      	uxth	r3, r3
 800c534:	461a      	mov	r2, r3
 800c536:	6a38      	ldr	r0, [r7, #32]
 800c538:	f009 f954 	bl	80157e4 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800c53c:	697b      	ldr	r3, [r7, #20]
 800c53e:	68da      	ldr	r2, [r3, #12]
 800c540:	69bb      	ldr	r3, [r7, #24]
 800c542:	091b      	lsrs	r3, r3, #4
 800c544:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c548:	441a      	add	r2, r3
 800c54a:	697b      	ldr	r3, [r7, #20]
 800c54c:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800c54e:	697b      	ldr	r3, [r7, #20]
 800c550:	695a      	ldr	r2, [r3, #20]
 800c552:	69bb      	ldr	r3, [r7, #24]
 800c554:	091b      	lsrs	r3, r3, #4
 800c556:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c55a:	441a      	add	r2, r3
 800c55c:	697b      	ldr	r3, [r7, #20]
 800c55e:	615a      	str	r2, [r3, #20]
 800c560:	e016      	b.n	800c590 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800c562:	69bb      	ldr	r3, [r7, #24]
 800c564:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800c568:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800c56c:	d110      	bne.n	800c590 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800c56e:	687b      	ldr	r3, [r7, #4]
 800c570:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800c574:	2208      	movs	r2, #8
 800c576:	4619      	mov	r1, r3
 800c578:	6a38      	ldr	r0, [r7, #32]
 800c57a:	f009 f933 	bl	80157e4 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800c57e:	697b      	ldr	r3, [r7, #20]
 800c580:	695a      	ldr	r2, [r3, #20]
 800c582:	69bb      	ldr	r3, [r7, #24]
 800c584:	091b      	lsrs	r3, r3, #4
 800c586:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c58a:	441a      	add	r2, r3
 800c58c:	697b      	ldr	r3, [r7, #20]
 800c58e:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800c590:	687b      	ldr	r3, [r7, #4]
 800c592:	681b      	ldr	r3, [r3, #0]
 800c594:	699a      	ldr	r2, [r3, #24]
 800c596:	687b      	ldr	r3, [r7, #4]
 800c598:	681b      	ldr	r3, [r3, #0]
 800c59a:	f042 0210 	orr.w	r2, r2, #16
 800c59e:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800c5a0:	687b      	ldr	r3, [r7, #4]
 800c5a2:	681b      	ldr	r3, [r3, #0]
 800c5a4:	4618      	mov	r0, r3
 800c5a6:	f009 fab1 	bl	8015b0c <USB_ReadInterrupts>
 800c5aa:	4603      	mov	r3, r0
 800c5ac:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800c5b0:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800c5b4:	f040 80a7 	bne.w	800c706 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800c5b8:	2300      	movs	r3, #0
 800c5ba:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800c5bc:	687b      	ldr	r3, [r7, #4]
 800c5be:	681b      	ldr	r3, [r3, #0]
 800c5c0:	4618      	mov	r0, r3
 800c5c2:	f009 fab6 	bl	8015b32 <USB_ReadDevAllOutEpInterrupt>
 800c5c6:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 800c5c8:	e099      	b.n	800c6fe <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 800c5ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c5cc:	f003 0301 	and.w	r3, r3, #1
 800c5d0:	2b00      	cmp	r3, #0
 800c5d2:	f000 808e 	beq.w	800c6f2 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800c5d6:	687b      	ldr	r3, [r7, #4]
 800c5d8:	681b      	ldr	r3, [r3, #0]
 800c5da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c5dc:	b2d2      	uxtb	r2, r2
 800c5de:	4611      	mov	r1, r2
 800c5e0:	4618      	mov	r0, r3
 800c5e2:	f009 fada 	bl	8015b9a <USB_ReadDevOutEPInterrupt>
 800c5e6:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800c5e8:	693b      	ldr	r3, [r7, #16]
 800c5ea:	f003 0301 	and.w	r3, r3, #1
 800c5ee:	2b00      	cmp	r3, #0
 800c5f0:	d00c      	beq.n	800c60c <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800c5f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c5f4:	015a      	lsls	r2, r3, #5
 800c5f6:	69fb      	ldr	r3, [r7, #28]
 800c5f8:	4413      	add	r3, r2
 800c5fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c5fe:	461a      	mov	r2, r3
 800c600:	2301      	movs	r3, #1
 800c602:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800c604:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800c606:	6878      	ldr	r0, [r7, #4]
 800c608:	f000 fed0 	bl	800d3ac <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800c60c:	693b      	ldr	r3, [r7, #16]
 800c60e:	f003 0308 	and.w	r3, r3, #8
 800c612:	2b00      	cmp	r3, #0
 800c614:	d00c      	beq.n	800c630 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800c616:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c618:	015a      	lsls	r2, r3, #5
 800c61a:	69fb      	ldr	r3, [r7, #28]
 800c61c:	4413      	add	r3, r2
 800c61e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c622:	461a      	mov	r2, r3
 800c624:	2308      	movs	r3, #8
 800c626:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800c628:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800c62a:	6878      	ldr	r0, [r7, #4]
 800c62c:	f000 ffa6 	bl	800d57c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800c630:	693b      	ldr	r3, [r7, #16]
 800c632:	f003 0310 	and.w	r3, r3, #16
 800c636:	2b00      	cmp	r3, #0
 800c638:	d008      	beq.n	800c64c <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800c63a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c63c:	015a      	lsls	r2, r3, #5
 800c63e:	69fb      	ldr	r3, [r7, #28]
 800c640:	4413      	add	r3, r2
 800c642:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c646:	461a      	mov	r2, r3
 800c648:	2310      	movs	r3, #16
 800c64a:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800c64c:	693b      	ldr	r3, [r7, #16]
 800c64e:	f003 0302 	and.w	r3, r3, #2
 800c652:	2b00      	cmp	r3, #0
 800c654:	d030      	beq.n	800c6b8 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800c656:	6a3b      	ldr	r3, [r7, #32]
 800c658:	695b      	ldr	r3, [r3, #20]
 800c65a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c65e:	2b80      	cmp	r3, #128	@ 0x80
 800c660:	d109      	bne.n	800c676 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800c662:	69fb      	ldr	r3, [r7, #28]
 800c664:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c668:	685b      	ldr	r3, [r3, #4]
 800c66a:	69fa      	ldr	r2, [r7, #28]
 800c66c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c670:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800c674:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 800c676:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c678:	4613      	mov	r3, r2
 800c67a:	00db      	lsls	r3, r3, #3
 800c67c:	4413      	add	r3, r2
 800c67e:	009b      	lsls	r3, r3, #2
 800c680:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800c684:	687a      	ldr	r2, [r7, #4]
 800c686:	4413      	add	r3, r2
 800c688:	3304      	adds	r3, #4
 800c68a:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800c68c:	697b      	ldr	r3, [r7, #20]
 800c68e:	78db      	ldrb	r3, [r3, #3]
 800c690:	2b01      	cmp	r3, #1
 800c692:	d108      	bne.n	800c6a6 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800c694:	697b      	ldr	r3, [r7, #20]
 800c696:	2200      	movs	r2, #0
 800c698:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800c69a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c69c:	b2db      	uxtb	r3, r3
 800c69e:	4619      	mov	r1, r3
 800c6a0:	6878      	ldr	r0, [r7, #4]
 800c6a2:	f00b fec3 	bl	801842c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800c6a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6a8:	015a      	lsls	r2, r3, #5
 800c6aa:	69fb      	ldr	r3, [r7, #28]
 800c6ac:	4413      	add	r3, r2
 800c6ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c6b2:	461a      	mov	r2, r3
 800c6b4:	2302      	movs	r3, #2
 800c6b6:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800c6b8:	693b      	ldr	r3, [r7, #16]
 800c6ba:	f003 0320 	and.w	r3, r3, #32
 800c6be:	2b00      	cmp	r3, #0
 800c6c0:	d008      	beq.n	800c6d4 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800c6c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6c4:	015a      	lsls	r2, r3, #5
 800c6c6:	69fb      	ldr	r3, [r7, #28]
 800c6c8:	4413      	add	r3, r2
 800c6ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c6ce:	461a      	mov	r2, r3
 800c6d0:	2320      	movs	r3, #32
 800c6d2:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800c6d4:	693b      	ldr	r3, [r7, #16]
 800c6d6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800c6da:	2b00      	cmp	r3, #0
 800c6dc:	d009      	beq.n	800c6f2 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800c6de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6e0:	015a      	lsls	r2, r3, #5
 800c6e2:	69fb      	ldr	r3, [r7, #28]
 800c6e4:	4413      	add	r3, r2
 800c6e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c6ea:	461a      	mov	r2, r3
 800c6ec:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800c6f0:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800c6f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6f4:	3301      	adds	r3, #1
 800c6f6:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800c6f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c6fa:	085b      	lsrs	r3, r3, #1
 800c6fc:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800c6fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c700:	2b00      	cmp	r3, #0
 800c702:	f47f af62 	bne.w	800c5ca <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800c706:	687b      	ldr	r3, [r7, #4]
 800c708:	681b      	ldr	r3, [r3, #0]
 800c70a:	4618      	mov	r0, r3
 800c70c:	f009 f9fe 	bl	8015b0c <USB_ReadInterrupts>
 800c710:	4603      	mov	r3, r0
 800c712:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800c716:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800c71a:	f040 80db 	bne.w	800c8d4 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800c71e:	687b      	ldr	r3, [r7, #4]
 800c720:	681b      	ldr	r3, [r3, #0]
 800c722:	4618      	mov	r0, r3
 800c724:	f009 fa1f 	bl	8015b66 <USB_ReadDevAllInEpInterrupt>
 800c728:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 800c72a:	2300      	movs	r3, #0
 800c72c:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 800c72e:	e0cd      	b.n	800c8cc <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800c730:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c732:	f003 0301 	and.w	r3, r3, #1
 800c736:	2b00      	cmp	r3, #0
 800c738:	f000 80c2 	beq.w	800c8c0 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800c73c:	687b      	ldr	r3, [r7, #4]
 800c73e:	681b      	ldr	r3, [r3, #0]
 800c740:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c742:	b2d2      	uxtb	r2, r2
 800c744:	4611      	mov	r1, r2
 800c746:	4618      	mov	r0, r3
 800c748:	f009 fa45 	bl	8015bd6 <USB_ReadDevInEPInterrupt>
 800c74c:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800c74e:	693b      	ldr	r3, [r7, #16]
 800c750:	f003 0301 	and.w	r3, r3, #1
 800c754:	2b00      	cmp	r3, #0
 800c756:	d057      	beq.n	800c808 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800c758:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c75a:	f003 030f 	and.w	r3, r3, #15
 800c75e:	2201      	movs	r2, #1
 800c760:	fa02 f303 	lsl.w	r3, r2, r3
 800c764:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800c766:	69fb      	ldr	r3, [r7, #28]
 800c768:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c76c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c76e:	68fb      	ldr	r3, [r7, #12]
 800c770:	43db      	mvns	r3, r3
 800c772:	69f9      	ldr	r1, [r7, #28]
 800c774:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800c778:	4013      	ands	r3, r2
 800c77a:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800c77c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c77e:	015a      	lsls	r2, r3, #5
 800c780:	69fb      	ldr	r3, [r7, #28]
 800c782:	4413      	add	r3, r2
 800c784:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c788:	461a      	mov	r2, r3
 800c78a:	2301      	movs	r3, #1
 800c78c:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800c78e:	687b      	ldr	r3, [r7, #4]
 800c790:	799b      	ldrb	r3, [r3, #6]
 800c792:	2b01      	cmp	r3, #1
 800c794:	d132      	bne.n	800c7fc <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800c796:	6879      	ldr	r1, [r7, #4]
 800c798:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c79a:	4613      	mov	r3, r2
 800c79c:	00db      	lsls	r3, r3, #3
 800c79e:	4413      	add	r3, r2
 800c7a0:	009b      	lsls	r3, r3, #2
 800c7a2:	440b      	add	r3, r1
 800c7a4:	3320      	adds	r3, #32
 800c7a6:	6819      	ldr	r1, [r3, #0]
 800c7a8:	6878      	ldr	r0, [r7, #4]
 800c7aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c7ac:	4613      	mov	r3, r2
 800c7ae:	00db      	lsls	r3, r3, #3
 800c7b0:	4413      	add	r3, r2
 800c7b2:	009b      	lsls	r3, r3, #2
 800c7b4:	4403      	add	r3, r0
 800c7b6:	331c      	adds	r3, #28
 800c7b8:	681b      	ldr	r3, [r3, #0]
 800c7ba:	4419      	add	r1, r3
 800c7bc:	6878      	ldr	r0, [r7, #4]
 800c7be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c7c0:	4613      	mov	r3, r2
 800c7c2:	00db      	lsls	r3, r3, #3
 800c7c4:	4413      	add	r3, r2
 800c7c6:	009b      	lsls	r3, r3, #2
 800c7c8:	4403      	add	r3, r0
 800c7ca:	3320      	adds	r3, #32
 800c7cc:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800c7ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7d0:	2b00      	cmp	r3, #0
 800c7d2:	d113      	bne.n	800c7fc <HAL_PCD_IRQHandler+0x3a2>
 800c7d4:	6879      	ldr	r1, [r7, #4]
 800c7d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c7d8:	4613      	mov	r3, r2
 800c7da:	00db      	lsls	r3, r3, #3
 800c7dc:	4413      	add	r3, r2
 800c7de:	009b      	lsls	r3, r3, #2
 800c7e0:	440b      	add	r3, r1
 800c7e2:	3324      	adds	r3, #36	@ 0x24
 800c7e4:	681b      	ldr	r3, [r3, #0]
 800c7e6:	2b00      	cmp	r3, #0
 800c7e8:	d108      	bne.n	800c7fc <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800c7ea:	687b      	ldr	r3, [r7, #4]
 800c7ec:	6818      	ldr	r0, [r3, #0]
 800c7ee:	687b      	ldr	r3, [r7, #4]
 800c7f0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800c7f4:	461a      	mov	r2, r3
 800c7f6:	2101      	movs	r1, #1
 800c7f8:	f009 fa4e 	bl	8015c98 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800c7fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7fe:	b2db      	uxtb	r3, r3
 800c800:	4619      	mov	r1, r3
 800c802:	6878      	ldr	r0, [r7, #4]
 800c804:	f00b fd8d 	bl	8018322 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800c808:	693b      	ldr	r3, [r7, #16]
 800c80a:	f003 0308 	and.w	r3, r3, #8
 800c80e:	2b00      	cmp	r3, #0
 800c810:	d008      	beq.n	800c824 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800c812:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c814:	015a      	lsls	r2, r3, #5
 800c816:	69fb      	ldr	r3, [r7, #28]
 800c818:	4413      	add	r3, r2
 800c81a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c81e:	461a      	mov	r2, r3
 800c820:	2308      	movs	r3, #8
 800c822:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800c824:	693b      	ldr	r3, [r7, #16]
 800c826:	f003 0310 	and.w	r3, r3, #16
 800c82a:	2b00      	cmp	r3, #0
 800c82c:	d008      	beq.n	800c840 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800c82e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c830:	015a      	lsls	r2, r3, #5
 800c832:	69fb      	ldr	r3, [r7, #28]
 800c834:	4413      	add	r3, r2
 800c836:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c83a:	461a      	mov	r2, r3
 800c83c:	2310      	movs	r3, #16
 800c83e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800c840:	693b      	ldr	r3, [r7, #16]
 800c842:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c846:	2b00      	cmp	r3, #0
 800c848:	d008      	beq.n	800c85c <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800c84a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c84c:	015a      	lsls	r2, r3, #5
 800c84e:	69fb      	ldr	r3, [r7, #28]
 800c850:	4413      	add	r3, r2
 800c852:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c856:	461a      	mov	r2, r3
 800c858:	2340      	movs	r3, #64	@ 0x40
 800c85a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800c85c:	693b      	ldr	r3, [r7, #16]
 800c85e:	f003 0302 	and.w	r3, r3, #2
 800c862:	2b00      	cmp	r3, #0
 800c864:	d023      	beq.n	800c8ae <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800c866:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800c868:	6a38      	ldr	r0, [r7, #32]
 800c86a:	f008 fa2d 	bl	8014cc8 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800c86e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c870:	4613      	mov	r3, r2
 800c872:	00db      	lsls	r3, r3, #3
 800c874:	4413      	add	r3, r2
 800c876:	009b      	lsls	r3, r3, #2
 800c878:	3310      	adds	r3, #16
 800c87a:	687a      	ldr	r2, [r7, #4]
 800c87c:	4413      	add	r3, r2
 800c87e:	3304      	adds	r3, #4
 800c880:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800c882:	697b      	ldr	r3, [r7, #20]
 800c884:	78db      	ldrb	r3, [r3, #3]
 800c886:	2b01      	cmp	r3, #1
 800c888:	d108      	bne.n	800c89c <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 800c88a:	697b      	ldr	r3, [r7, #20]
 800c88c:	2200      	movs	r2, #0
 800c88e:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800c890:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c892:	b2db      	uxtb	r3, r3
 800c894:	4619      	mov	r1, r3
 800c896:	6878      	ldr	r0, [r7, #4]
 800c898:	f00b fdda 	bl	8018450 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800c89c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c89e:	015a      	lsls	r2, r3, #5
 800c8a0:	69fb      	ldr	r3, [r7, #28]
 800c8a2:	4413      	add	r3, r2
 800c8a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c8a8:	461a      	mov	r2, r3
 800c8aa:	2302      	movs	r3, #2
 800c8ac:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800c8ae:	693b      	ldr	r3, [r7, #16]
 800c8b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c8b4:	2b00      	cmp	r3, #0
 800c8b6:	d003      	beq.n	800c8c0 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800c8b8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800c8ba:	6878      	ldr	r0, [r7, #4]
 800c8bc:	f000 fcea 	bl	800d294 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800c8c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c8c2:	3301      	adds	r3, #1
 800c8c4:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800c8c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c8c8:	085b      	lsrs	r3, r3, #1
 800c8ca:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800c8cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c8ce:	2b00      	cmp	r3, #0
 800c8d0:	f47f af2e 	bne.w	800c730 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800c8d4:	687b      	ldr	r3, [r7, #4]
 800c8d6:	681b      	ldr	r3, [r3, #0]
 800c8d8:	4618      	mov	r0, r3
 800c8da:	f009 f917 	bl	8015b0c <USB_ReadInterrupts>
 800c8de:	4603      	mov	r3, r0
 800c8e0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800c8e4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c8e8:	d122      	bne.n	800c930 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800c8ea:	69fb      	ldr	r3, [r7, #28]
 800c8ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c8f0:	685b      	ldr	r3, [r3, #4]
 800c8f2:	69fa      	ldr	r2, [r7, #28]
 800c8f4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c8f8:	f023 0301 	bic.w	r3, r3, #1
 800c8fc:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800c8fe:	687b      	ldr	r3, [r7, #4]
 800c900:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800c904:	2b01      	cmp	r3, #1
 800c906:	d108      	bne.n	800c91a <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 800c908:	687b      	ldr	r3, [r7, #4]
 800c90a:	2200      	movs	r2, #0
 800c90c:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800c910:	2100      	movs	r1, #0
 800c912:	6878      	ldr	r0, [r7, #4]
 800c914:	f000 fef4 	bl	800d700 <HAL_PCDEx_LPM_Callback>
 800c918:	e002      	b.n	800c920 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800c91a:	6878      	ldr	r0, [r7, #4]
 800c91c:	f00b fd78 	bl	8018410 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800c920:	687b      	ldr	r3, [r7, #4]
 800c922:	681b      	ldr	r3, [r3, #0]
 800c924:	695a      	ldr	r2, [r3, #20]
 800c926:	687b      	ldr	r3, [r7, #4]
 800c928:	681b      	ldr	r3, [r3, #0]
 800c92a:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 800c92e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800c930:	687b      	ldr	r3, [r7, #4]
 800c932:	681b      	ldr	r3, [r3, #0]
 800c934:	4618      	mov	r0, r3
 800c936:	f009 f8e9 	bl	8015b0c <USB_ReadInterrupts>
 800c93a:	4603      	mov	r3, r0
 800c93c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c940:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c944:	d112      	bne.n	800c96c <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800c946:	69fb      	ldr	r3, [r7, #28]
 800c948:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c94c:	689b      	ldr	r3, [r3, #8]
 800c94e:	f003 0301 	and.w	r3, r3, #1
 800c952:	2b01      	cmp	r3, #1
 800c954:	d102      	bne.n	800c95c <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800c956:	6878      	ldr	r0, [r7, #4]
 800c958:	f00b fd34 	bl	80183c4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800c95c:	687b      	ldr	r3, [r7, #4]
 800c95e:	681b      	ldr	r3, [r3, #0]
 800c960:	695a      	ldr	r2, [r3, #20]
 800c962:	687b      	ldr	r3, [r7, #4]
 800c964:	681b      	ldr	r3, [r3, #0]
 800c966:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 800c96a:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 800c96c:	687b      	ldr	r3, [r7, #4]
 800c96e:	681b      	ldr	r3, [r3, #0]
 800c970:	4618      	mov	r0, r3
 800c972:	f009 f8cb 	bl	8015b0c <USB_ReadInterrupts>
 800c976:	4603      	mov	r3, r0
 800c978:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c97c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c980:	d121      	bne.n	800c9c6 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 800c982:	687b      	ldr	r3, [r7, #4]
 800c984:	681b      	ldr	r3, [r3, #0]
 800c986:	695a      	ldr	r2, [r3, #20]
 800c988:	687b      	ldr	r3, [r7, #4]
 800c98a:	681b      	ldr	r3, [r3, #0]
 800c98c:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 800c990:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 800c992:	687b      	ldr	r3, [r7, #4]
 800c994:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800c998:	2b00      	cmp	r3, #0
 800c99a:	d111      	bne.n	800c9c0 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 800c99c:	687b      	ldr	r3, [r7, #4]
 800c99e:	2201      	movs	r2, #1
 800c9a0:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 800c9a4:	687b      	ldr	r3, [r7, #4]
 800c9a6:	681b      	ldr	r3, [r3, #0]
 800c9a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c9aa:	089b      	lsrs	r3, r3, #2
 800c9ac:	f003 020f 	and.w	r2, r3, #15
 800c9b0:	687b      	ldr	r3, [r7, #4]
 800c9b2:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800c9b6:	2101      	movs	r1, #1
 800c9b8:	6878      	ldr	r0, [r7, #4]
 800c9ba:	f000 fea1 	bl	800d700 <HAL_PCDEx_LPM_Callback>
 800c9be:	e002      	b.n	800c9c6 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800c9c0:	6878      	ldr	r0, [r7, #4]
 800c9c2:	f00b fcff 	bl	80183c4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800c9c6:	687b      	ldr	r3, [r7, #4]
 800c9c8:	681b      	ldr	r3, [r3, #0]
 800c9ca:	4618      	mov	r0, r3
 800c9cc:	f009 f89e 	bl	8015b0c <USB_ReadInterrupts>
 800c9d0:	4603      	mov	r3, r0
 800c9d2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800c9d6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c9da:	f040 80b7 	bne.w	800cb4c <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800c9de:	69fb      	ldr	r3, [r7, #28]
 800c9e0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c9e4:	685b      	ldr	r3, [r3, #4]
 800c9e6:	69fa      	ldr	r2, [r7, #28]
 800c9e8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c9ec:	f023 0301 	bic.w	r3, r3, #1
 800c9f0:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800c9f2:	687b      	ldr	r3, [r7, #4]
 800c9f4:	681b      	ldr	r3, [r3, #0]
 800c9f6:	2110      	movs	r1, #16
 800c9f8:	4618      	mov	r0, r3
 800c9fa:	f008 f965 	bl	8014cc8 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800c9fe:	2300      	movs	r3, #0
 800ca00:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ca02:	e046      	b.n	800ca92 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800ca04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ca06:	015a      	lsls	r2, r3, #5
 800ca08:	69fb      	ldr	r3, [r7, #28]
 800ca0a:	4413      	add	r3, r2
 800ca0c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ca10:	461a      	mov	r2, r3
 800ca12:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800ca16:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800ca18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ca1a:	015a      	lsls	r2, r3, #5
 800ca1c:	69fb      	ldr	r3, [r7, #28]
 800ca1e:	4413      	add	r3, r2
 800ca20:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ca24:	681b      	ldr	r3, [r3, #0]
 800ca26:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ca28:	0151      	lsls	r1, r2, #5
 800ca2a:	69fa      	ldr	r2, [r7, #28]
 800ca2c:	440a      	add	r2, r1
 800ca2e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ca32:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800ca36:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800ca38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ca3a:	015a      	lsls	r2, r3, #5
 800ca3c:	69fb      	ldr	r3, [r7, #28]
 800ca3e:	4413      	add	r3, r2
 800ca40:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ca44:	461a      	mov	r2, r3
 800ca46:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800ca4a:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800ca4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ca4e:	015a      	lsls	r2, r3, #5
 800ca50:	69fb      	ldr	r3, [r7, #28]
 800ca52:	4413      	add	r3, r2
 800ca54:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ca58:	681b      	ldr	r3, [r3, #0]
 800ca5a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ca5c:	0151      	lsls	r1, r2, #5
 800ca5e:	69fa      	ldr	r2, [r7, #28]
 800ca60:	440a      	add	r2, r1
 800ca62:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ca66:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800ca6a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800ca6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ca6e:	015a      	lsls	r2, r3, #5
 800ca70:	69fb      	ldr	r3, [r7, #28]
 800ca72:	4413      	add	r3, r2
 800ca74:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ca78:	681b      	ldr	r3, [r3, #0]
 800ca7a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ca7c:	0151      	lsls	r1, r2, #5
 800ca7e:	69fa      	ldr	r2, [r7, #28]
 800ca80:	440a      	add	r2, r1
 800ca82:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ca86:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800ca8a:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800ca8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ca8e:	3301      	adds	r3, #1
 800ca90:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ca92:	687b      	ldr	r3, [r7, #4]
 800ca94:	791b      	ldrb	r3, [r3, #4]
 800ca96:	461a      	mov	r2, r3
 800ca98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ca9a:	4293      	cmp	r3, r2
 800ca9c:	d3b2      	bcc.n	800ca04 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800ca9e:	69fb      	ldr	r3, [r7, #28]
 800caa0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800caa4:	69db      	ldr	r3, [r3, #28]
 800caa6:	69fa      	ldr	r2, [r7, #28]
 800caa8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800caac:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 800cab0:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800cab2:	687b      	ldr	r3, [r7, #4]
 800cab4:	7bdb      	ldrb	r3, [r3, #15]
 800cab6:	2b00      	cmp	r3, #0
 800cab8:	d016      	beq.n	800cae8 <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800caba:	69fb      	ldr	r3, [r7, #28]
 800cabc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cac0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800cac4:	69fa      	ldr	r2, [r7, #28]
 800cac6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800caca:	f043 030b 	orr.w	r3, r3, #11
 800cace:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800cad2:	69fb      	ldr	r3, [r7, #28]
 800cad4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cad8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cada:	69fa      	ldr	r2, [r7, #28]
 800cadc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800cae0:	f043 030b 	orr.w	r3, r3, #11
 800cae4:	6453      	str	r3, [r2, #68]	@ 0x44
 800cae6:	e015      	b.n	800cb14 <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800cae8:	69fb      	ldr	r3, [r7, #28]
 800caea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800caee:	695a      	ldr	r2, [r3, #20]
 800caf0:	69fb      	ldr	r3, [r7, #28]
 800caf2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800caf6:	4619      	mov	r1, r3
 800caf8:	f242 032b 	movw	r3, #8235	@ 0x202b
 800cafc:	4313      	orrs	r3, r2
 800cafe:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800cb00:	69fb      	ldr	r3, [r7, #28]
 800cb02:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cb06:	691b      	ldr	r3, [r3, #16]
 800cb08:	69fa      	ldr	r2, [r7, #28]
 800cb0a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800cb0e:	f043 030b 	orr.w	r3, r3, #11
 800cb12:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800cb14:	69fb      	ldr	r3, [r7, #28]
 800cb16:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cb1a:	681b      	ldr	r3, [r3, #0]
 800cb1c:	69fa      	ldr	r2, [r7, #28]
 800cb1e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800cb22:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800cb26:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800cb28:	687b      	ldr	r3, [r7, #4]
 800cb2a:	6818      	ldr	r0, [r3, #0]
 800cb2c:	687b      	ldr	r3, [r7, #4]
 800cb2e:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 800cb30:	687b      	ldr	r3, [r7, #4]
 800cb32:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800cb36:	461a      	mov	r2, r3
 800cb38:	f009 f8ae 	bl	8015c98 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800cb3c:	687b      	ldr	r3, [r7, #4]
 800cb3e:	681b      	ldr	r3, [r3, #0]
 800cb40:	695a      	ldr	r2, [r3, #20]
 800cb42:	687b      	ldr	r3, [r7, #4]
 800cb44:	681b      	ldr	r3, [r3, #0]
 800cb46:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 800cb4a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800cb4c:	687b      	ldr	r3, [r7, #4]
 800cb4e:	681b      	ldr	r3, [r3, #0]
 800cb50:	4618      	mov	r0, r3
 800cb52:	f008 ffdb 	bl	8015b0c <USB_ReadInterrupts>
 800cb56:	4603      	mov	r3, r0
 800cb58:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800cb5c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800cb60:	d123      	bne.n	800cbaa <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800cb62:	687b      	ldr	r3, [r7, #4]
 800cb64:	681b      	ldr	r3, [r3, #0]
 800cb66:	4618      	mov	r0, r3
 800cb68:	f009 f872 	bl	8015c50 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800cb6c:	687b      	ldr	r3, [r7, #4]
 800cb6e:	681b      	ldr	r3, [r3, #0]
 800cb70:	4618      	mov	r0, r3
 800cb72:	f008 f922 	bl	8014dba <USB_GetDevSpeed>
 800cb76:	4603      	mov	r3, r0
 800cb78:	461a      	mov	r2, r3
 800cb7a:	687b      	ldr	r3, [r7, #4]
 800cb7c:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800cb7e:	687b      	ldr	r3, [r7, #4]
 800cb80:	681c      	ldr	r4, [r3, #0]
 800cb82:	f001 fd9d 	bl	800e6c0 <HAL_RCC_GetHCLKFreq>
 800cb86:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800cb88:	687b      	ldr	r3, [r7, #4]
 800cb8a:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800cb8c:	461a      	mov	r2, r3
 800cb8e:	4620      	mov	r0, r4
 800cb90:	f007 fe2c 	bl	80147ec <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800cb94:	6878      	ldr	r0, [r7, #4]
 800cb96:	f00b fbec 	bl	8018372 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800cb9a:	687b      	ldr	r3, [r7, #4]
 800cb9c:	681b      	ldr	r3, [r3, #0]
 800cb9e:	695a      	ldr	r2, [r3, #20]
 800cba0:	687b      	ldr	r3, [r7, #4]
 800cba2:	681b      	ldr	r3, [r3, #0]
 800cba4:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 800cba8:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800cbaa:	687b      	ldr	r3, [r7, #4]
 800cbac:	681b      	ldr	r3, [r3, #0]
 800cbae:	4618      	mov	r0, r3
 800cbb0:	f008 ffac 	bl	8015b0c <USB_ReadInterrupts>
 800cbb4:	4603      	mov	r3, r0
 800cbb6:	f003 0308 	and.w	r3, r3, #8
 800cbba:	2b08      	cmp	r3, #8
 800cbbc:	d10a      	bne.n	800cbd4 <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800cbbe:	6878      	ldr	r0, [r7, #4]
 800cbc0:	f00b fbc9 	bl	8018356 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800cbc4:	687b      	ldr	r3, [r7, #4]
 800cbc6:	681b      	ldr	r3, [r3, #0]
 800cbc8:	695a      	ldr	r2, [r3, #20]
 800cbca:	687b      	ldr	r3, [r7, #4]
 800cbcc:	681b      	ldr	r3, [r3, #0]
 800cbce:	f002 0208 	and.w	r2, r2, #8
 800cbd2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800cbd4:	687b      	ldr	r3, [r7, #4]
 800cbd6:	681b      	ldr	r3, [r3, #0]
 800cbd8:	4618      	mov	r0, r3
 800cbda:	f008 ff97 	bl	8015b0c <USB_ReadInterrupts>
 800cbde:	4603      	mov	r3, r0
 800cbe0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cbe4:	2b80      	cmp	r3, #128	@ 0x80
 800cbe6:	d123      	bne.n	800cc30 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800cbe8:	6a3b      	ldr	r3, [r7, #32]
 800cbea:	699b      	ldr	r3, [r3, #24]
 800cbec:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800cbf0:	6a3b      	ldr	r3, [r7, #32]
 800cbf2:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800cbf4:	2301      	movs	r3, #1
 800cbf6:	627b      	str	r3, [r7, #36]	@ 0x24
 800cbf8:	e014      	b.n	800cc24 <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800cbfa:	6879      	ldr	r1, [r7, #4]
 800cbfc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cbfe:	4613      	mov	r3, r2
 800cc00:	00db      	lsls	r3, r3, #3
 800cc02:	4413      	add	r3, r2
 800cc04:	009b      	lsls	r3, r3, #2
 800cc06:	440b      	add	r3, r1
 800cc08:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800cc0c:	781b      	ldrb	r3, [r3, #0]
 800cc0e:	2b01      	cmp	r3, #1
 800cc10:	d105      	bne.n	800cc1e <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 800cc12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc14:	b2db      	uxtb	r3, r3
 800cc16:	4619      	mov	r1, r3
 800cc18:	6878      	ldr	r0, [r7, #4]
 800cc1a:	f000 fb0a 	bl	800d232 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800cc1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc20:	3301      	adds	r3, #1
 800cc22:	627b      	str	r3, [r7, #36]	@ 0x24
 800cc24:	687b      	ldr	r3, [r7, #4]
 800cc26:	791b      	ldrb	r3, [r3, #4]
 800cc28:	461a      	mov	r2, r3
 800cc2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc2c:	4293      	cmp	r3, r2
 800cc2e:	d3e4      	bcc.n	800cbfa <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800cc30:	687b      	ldr	r3, [r7, #4]
 800cc32:	681b      	ldr	r3, [r3, #0]
 800cc34:	4618      	mov	r0, r3
 800cc36:	f008 ff69 	bl	8015b0c <USB_ReadInterrupts>
 800cc3a:	4603      	mov	r3, r0
 800cc3c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800cc40:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800cc44:	d13c      	bne.n	800ccc0 <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800cc46:	2301      	movs	r3, #1
 800cc48:	627b      	str	r3, [r7, #36]	@ 0x24
 800cc4a:	e02b      	b.n	800cca4 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800cc4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc4e:	015a      	lsls	r2, r3, #5
 800cc50:	69fb      	ldr	r3, [r7, #28]
 800cc52:	4413      	add	r3, r2
 800cc54:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cc58:	681b      	ldr	r3, [r3, #0]
 800cc5a:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800cc5c:	6879      	ldr	r1, [r7, #4]
 800cc5e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cc60:	4613      	mov	r3, r2
 800cc62:	00db      	lsls	r3, r3, #3
 800cc64:	4413      	add	r3, r2
 800cc66:	009b      	lsls	r3, r3, #2
 800cc68:	440b      	add	r3, r1
 800cc6a:	3318      	adds	r3, #24
 800cc6c:	781b      	ldrb	r3, [r3, #0]
 800cc6e:	2b01      	cmp	r3, #1
 800cc70:	d115      	bne.n	800cc9e <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 800cc72:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800cc74:	2b00      	cmp	r3, #0
 800cc76:	da12      	bge.n	800cc9e <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800cc78:	6879      	ldr	r1, [r7, #4]
 800cc7a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cc7c:	4613      	mov	r3, r2
 800cc7e:	00db      	lsls	r3, r3, #3
 800cc80:	4413      	add	r3, r2
 800cc82:	009b      	lsls	r3, r3, #2
 800cc84:	440b      	add	r3, r1
 800cc86:	3317      	adds	r3, #23
 800cc88:	2201      	movs	r2, #1
 800cc8a:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800cc8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc8e:	b2db      	uxtb	r3, r3
 800cc90:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800cc94:	b2db      	uxtb	r3, r3
 800cc96:	4619      	mov	r1, r3
 800cc98:	6878      	ldr	r0, [r7, #4]
 800cc9a:	f000 faca 	bl	800d232 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800cc9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cca0:	3301      	adds	r3, #1
 800cca2:	627b      	str	r3, [r7, #36]	@ 0x24
 800cca4:	687b      	ldr	r3, [r7, #4]
 800cca6:	791b      	ldrb	r3, [r3, #4]
 800cca8:	461a      	mov	r2, r3
 800ccaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ccac:	4293      	cmp	r3, r2
 800ccae:	d3cd      	bcc.n	800cc4c <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800ccb0:	687b      	ldr	r3, [r7, #4]
 800ccb2:	681b      	ldr	r3, [r3, #0]
 800ccb4:	695a      	ldr	r2, [r3, #20]
 800ccb6:	687b      	ldr	r3, [r7, #4]
 800ccb8:	681b      	ldr	r3, [r3, #0]
 800ccba:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 800ccbe:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800ccc0:	687b      	ldr	r3, [r7, #4]
 800ccc2:	681b      	ldr	r3, [r3, #0]
 800ccc4:	4618      	mov	r0, r3
 800ccc6:	f008 ff21 	bl	8015b0c <USB_ReadInterrupts>
 800ccca:	4603      	mov	r3, r0
 800cccc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800ccd0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800ccd4:	d156      	bne.n	800cd84 <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800ccd6:	2301      	movs	r3, #1
 800ccd8:	627b      	str	r3, [r7, #36]	@ 0x24
 800ccda:	e045      	b.n	800cd68 <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800ccdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ccde:	015a      	lsls	r2, r3, #5
 800cce0:	69fb      	ldr	r3, [r7, #28]
 800cce2:	4413      	add	r3, r2
 800cce4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cce8:	681b      	ldr	r3, [r3, #0]
 800ccea:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800ccec:	6879      	ldr	r1, [r7, #4]
 800ccee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ccf0:	4613      	mov	r3, r2
 800ccf2:	00db      	lsls	r3, r3, #3
 800ccf4:	4413      	add	r3, r2
 800ccf6:	009b      	lsls	r3, r3, #2
 800ccf8:	440b      	add	r3, r1
 800ccfa:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800ccfe:	781b      	ldrb	r3, [r3, #0]
 800cd00:	2b01      	cmp	r3, #1
 800cd02:	d12e      	bne.n	800cd62 <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800cd04:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800cd06:	2b00      	cmp	r3, #0
 800cd08:	da2b      	bge.n	800cd62 <HAL_PCD_IRQHandler+0x908>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 800cd0a:	69bb      	ldr	r3, [r7, #24]
 800cd0c:	0c1a      	lsrs	r2, r3, #16
 800cd0e:	687b      	ldr	r3, [r7, #4]
 800cd10:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 800cd14:	4053      	eors	r3, r2
 800cd16:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800cd1a:	2b00      	cmp	r3, #0
 800cd1c:	d121      	bne.n	800cd62 <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 800cd1e:	6879      	ldr	r1, [r7, #4]
 800cd20:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cd22:	4613      	mov	r3, r2
 800cd24:	00db      	lsls	r3, r3, #3
 800cd26:	4413      	add	r3, r2
 800cd28:	009b      	lsls	r3, r3, #2
 800cd2a:	440b      	add	r3, r1
 800cd2c:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800cd30:	2201      	movs	r2, #1
 800cd32:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 800cd34:	6a3b      	ldr	r3, [r7, #32]
 800cd36:	699b      	ldr	r3, [r3, #24]
 800cd38:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800cd3c:	6a3b      	ldr	r3, [r7, #32]
 800cd3e:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 800cd40:	6a3b      	ldr	r3, [r7, #32]
 800cd42:	695b      	ldr	r3, [r3, #20]
 800cd44:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cd48:	2b00      	cmp	r3, #0
 800cd4a:	d10a      	bne.n	800cd62 <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800cd4c:	69fb      	ldr	r3, [r7, #28]
 800cd4e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cd52:	685b      	ldr	r3, [r3, #4]
 800cd54:	69fa      	ldr	r2, [r7, #28]
 800cd56:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800cd5a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800cd5e:	6053      	str	r3, [r2, #4]
            break;
 800cd60:	e008      	b.n	800cd74 <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800cd62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cd64:	3301      	adds	r3, #1
 800cd66:	627b      	str	r3, [r7, #36]	@ 0x24
 800cd68:	687b      	ldr	r3, [r7, #4]
 800cd6a:	791b      	ldrb	r3, [r3, #4]
 800cd6c:	461a      	mov	r2, r3
 800cd6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cd70:	4293      	cmp	r3, r2
 800cd72:	d3b3      	bcc.n	800ccdc <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800cd74:	687b      	ldr	r3, [r7, #4]
 800cd76:	681b      	ldr	r3, [r3, #0]
 800cd78:	695a      	ldr	r2, [r3, #20]
 800cd7a:	687b      	ldr	r3, [r7, #4]
 800cd7c:	681b      	ldr	r3, [r3, #0]
 800cd7e:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 800cd82:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800cd84:	687b      	ldr	r3, [r7, #4]
 800cd86:	681b      	ldr	r3, [r3, #0]
 800cd88:	4618      	mov	r0, r3
 800cd8a:	f008 febf 	bl	8015b0c <USB_ReadInterrupts>
 800cd8e:	4603      	mov	r3, r0
 800cd90:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800cd94:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cd98:	d10a      	bne.n	800cdb0 <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800cd9a:	6878      	ldr	r0, [r7, #4]
 800cd9c:	f00b fb6a 	bl	8018474 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800cda0:	687b      	ldr	r3, [r7, #4]
 800cda2:	681b      	ldr	r3, [r3, #0]
 800cda4:	695a      	ldr	r2, [r3, #20]
 800cda6:	687b      	ldr	r3, [r7, #4]
 800cda8:	681b      	ldr	r3, [r3, #0]
 800cdaa:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800cdae:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800cdb0:	687b      	ldr	r3, [r7, #4]
 800cdb2:	681b      	ldr	r3, [r3, #0]
 800cdb4:	4618      	mov	r0, r3
 800cdb6:	f008 fea9 	bl	8015b0c <USB_ReadInterrupts>
 800cdba:	4603      	mov	r3, r0
 800cdbc:	f003 0304 	and.w	r3, r3, #4
 800cdc0:	2b04      	cmp	r3, #4
 800cdc2:	d115      	bne.n	800cdf0 <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800cdc4:	687b      	ldr	r3, [r7, #4]
 800cdc6:	681b      	ldr	r3, [r3, #0]
 800cdc8:	685b      	ldr	r3, [r3, #4]
 800cdca:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800cdcc:	69bb      	ldr	r3, [r7, #24]
 800cdce:	f003 0304 	and.w	r3, r3, #4
 800cdd2:	2b00      	cmp	r3, #0
 800cdd4:	d002      	beq.n	800cddc <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800cdd6:	6878      	ldr	r0, [r7, #4]
 800cdd8:	f00b fb5a 	bl	8018490 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800cddc:	687b      	ldr	r3, [r7, #4]
 800cdde:	681b      	ldr	r3, [r3, #0]
 800cde0:	6859      	ldr	r1, [r3, #4]
 800cde2:	687b      	ldr	r3, [r7, #4]
 800cde4:	681b      	ldr	r3, [r3, #0]
 800cde6:	69ba      	ldr	r2, [r7, #24]
 800cde8:	430a      	orrs	r2, r1
 800cdea:	605a      	str	r2, [r3, #4]
 800cdec:	e000      	b.n	800cdf0 <HAL_PCD_IRQHandler+0x996>
      return;
 800cdee:	bf00      	nop
    }
  }
}
 800cdf0:	3734      	adds	r7, #52	@ 0x34
 800cdf2:	46bd      	mov	sp, r7
 800cdf4:	bd90      	pop	{r4, r7, pc}

0800cdf6 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800cdf6:	b580      	push	{r7, lr}
 800cdf8:	b082      	sub	sp, #8
 800cdfa:	af00      	add	r7, sp, #0
 800cdfc:	6078      	str	r0, [r7, #4]
 800cdfe:	460b      	mov	r3, r1
 800ce00:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800ce02:	687b      	ldr	r3, [r7, #4]
 800ce04:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800ce08:	2b01      	cmp	r3, #1
 800ce0a:	d101      	bne.n	800ce10 <HAL_PCD_SetAddress+0x1a>
 800ce0c:	2302      	movs	r3, #2
 800ce0e:	e012      	b.n	800ce36 <HAL_PCD_SetAddress+0x40>
 800ce10:	687b      	ldr	r3, [r7, #4]
 800ce12:	2201      	movs	r2, #1
 800ce14:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 800ce18:	687b      	ldr	r3, [r7, #4]
 800ce1a:	78fa      	ldrb	r2, [r7, #3]
 800ce1c:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800ce1e:	687b      	ldr	r3, [r7, #4]
 800ce20:	681b      	ldr	r3, [r3, #0]
 800ce22:	78fa      	ldrb	r2, [r7, #3]
 800ce24:	4611      	mov	r1, r2
 800ce26:	4618      	mov	r0, r3
 800ce28:	f008 fe08 	bl	8015a3c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800ce2c:	687b      	ldr	r3, [r7, #4]
 800ce2e:	2200      	movs	r2, #0
 800ce30:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800ce34:	2300      	movs	r3, #0
}
 800ce36:	4618      	mov	r0, r3
 800ce38:	3708      	adds	r7, #8
 800ce3a:	46bd      	mov	sp, r7
 800ce3c:	bd80      	pop	{r7, pc}

0800ce3e <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800ce3e:	b580      	push	{r7, lr}
 800ce40:	b084      	sub	sp, #16
 800ce42:	af00      	add	r7, sp, #0
 800ce44:	6078      	str	r0, [r7, #4]
 800ce46:	4608      	mov	r0, r1
 800ce48:	4611      	mov	r1, r2
 800ce4a:	461a      	mov	r2, r3
 800ce4c:	4603      	mov	r3, r0
 800ce4e:	70fb      	strb	r3, [r7, #3]
 800ce50:	460b      	mov	r3, r1
 800ce52:	803b      	strh	r3, [r7, #0]
 800ce54:	4613      	mov	r3, r2
 800ce56:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 800ce58:	2300      	movs	r3, #0
 800ce5a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800ce5c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ce60:	2b00      	cmp	r3, #0
 800ce62:	da0f      	bge.n	800ce84 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800ce64:	78fb      	ldrb	r3, [r7, #3]
 800ce66:	f003 020f 	and.w	r2, r3, #15
 800ce6a:	4613      	mov	r3, r2
 800ce6c:	00db      	lsls	r3, r3, #3
 800ce6e:	4413      	add	r3, r2
 800ce70:	009b      	lsls	r3, r3, #2
 800ce72:	3310      	adds	r3, #16
 800ce74:	687a      	ldr	r2, [r7, #4]
 800ce76:	4413      	add	r3, r2
 800ce78:	3304      	adds	r3, #4
 800ce7a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800ce7c:	68fb      	ldr	r3, [r7, #12]
 800ce7e:	2201      	movs	r2, #1
 800ce80:	705a      	strb	r2, [r3, #1]
 800ce82:	e00f      	b.n	800cea4 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800ce84:	78fb      	ldrb	r3, [r7, #3]
 800ce86:	f003 020f 	and.w	r2, r3, #15
 800ce8a:	4613      	mov	r3, r2
 800ce8c:	00db      	lsls	r3, r3, #3
 800ce8e:	4413      	add	r3, r2
 800ce90:	009b      	lsls	r3, r3, #2
 800ce92:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800ce96:	687a      	ldr	r2, [r7, #4]
 800ce98:	4413      	add	r3, r2
 800ce9a:	3304      	adds	r3, #4
 800ce9c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800ce9e:	68fb      	ldr	r3, [r7, #12]
 800cea0:	2200      	movs	r2, #0
 800cea2:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800cea4:	78fb      	ldrb	r3, [r7, #3]
 800cea6:	f003 030f 	and.w	r3, r3, #15
 800ceaa:	b2da      	uxtb	r2, r3
 800ceac:	68fb      	ldr	r3, [r7, #12]
 800ceae:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 800ceb0:	883b      	ldrh	r3, [r7, #0]
 800ceb2:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800ceb6:	68fb      	ldr	r3, [r7, #12]
 800ceb8:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800ceba:	68fb      	ldr	r3, [r7, #12]
 800cebc:	78ba      	ldrb	r2, [r7, #2]
 800cebe:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 800cec0:	68fb      	ldr	r3, [r7, #12]
 800cec2:	785b      	ldrb	r3, [r3, #1]
 800cec4:	2b00      	cmp	r3, #0
 800cec6:	d004      	beq.n	800ced2 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800cec8:	68fb      	ldr	r3, [r7, #12]
 800ceca:	781b      	ldrb	r3, [r3, #0]
 800cecc:	461a      	mov	r2, r3
 800cece:	68fb      	ldr	r3, [r7, #12]
 800ced0:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800ced2:	78bb      	ldrb	r3, [r7, #2]
 800ced4:	2b02      	cmp	r3, #2
 800ced6:	d102      	bne.n	800cede <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 800ced8:	68fb      	ldr	r3, [r7, #12]
 800ceda:	2200      	movs	r2, #0
 800cedc:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 800cede:	687b      	ldr	r3, [r7, #4]
 800cee0:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800cee4:	2b01      	cmp	r3, #1
 800cee6:	d101      	bne.n	800ceec <HAL_PCD_EP_Open+0xae>
 800cee8:	2302      	movs	r3, #2
 800ceea:	e00e      	b.n	800cf0a <HAL_PCD_EP_Open+0xcc>
 800ceec:	687b      	ldr	r3, [r7, #4]
 800ceee:	2201      	movs	r2, #1
 800cef0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800cef4:	687b      	ldr	r3, [r7, #4]
 800cef6:	681b      	ldr	r3, [r3, #0]
 800cef8:	68f9      	ldr	r1, [r7, #12]
 800cefa:	4618      	mov	r0, r3
 800cefc:	f007 ff82 	bl	8014e04 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800cf00:	687b      	ldr	r3, [r7, #4]
 800cf02:	2200      	movs	r2, #0
 800cf04:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 800cf08:	7afb      	ldrb	r3, [r7, #11]
}
 800cf0a:	4618      	mov	r0, r3
 800cf0c:	3710      	adds	r7, #16
 800cf0e:	46bd      	mov	sp, r7
 800cf10:	bd80      	pop	{r7, pc}

0800cf12 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800cf12:	b580      	push	{r7, lr}
 800cf14:	b084      	sub	sp, #16
 800cf16:	af00      	add	r7, sp, #0
 800cf18:	6078      	str	r0, [r7, #4]
 800cf1a:	460b      	mov	r3, r1
 800cf1c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800cf1e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800cf22:	2b00      	cmp	r3, #0
 800cf24:	da0f      	bge.n	800cf46 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800cf26:	78fb      	ldrb	r3, [r7, #3]
 800cf28:	f003 020f 	and.w	r2, r3, #15
 800cf2c:	4613      	mov	r3, r2
 800cf2e:	00db      	lsls	r3, r3, #3
 800cf30:	4413      	add	r3, r2
 800cf32:	009b      	lsls	r3, r3, #2
 800cf34:	3310      	adds	r3, #16
 800cf36:	687a      	ldr	r2, [r7, #4]
 800cf38:	4413      	add	r3, r2
 800cf3a:	3304      	adds	r3, #4
 800cf3c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800cf3e:	68fb      	ldr	r3, [r7, #12]
 800cf40:	2201      	movs	r2, #1
 800cf42:	705a      	strb	r2, [r3, #1]
 800cf44:	e00f      	b.n	800cf66 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800cf46:	78fb      	ldrb	r3, [r7, #3]
 800cf48:	f003 020f 	and.w	r2, r3, #15
 800cf4c:	4613      	mov	r3, r2
 800cf4e:	00db      	lsls	r3, r3, #3
 800cf50:	4413      	add	r3, r2
 800cf52:	009b      	lsls	r3, r3, #2
 800cf54:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800cf58:	687a      	ldr	r2, [r7, #4]
 800cf5a:	4413      	add	r3, r2
 800cf5c:	3304      	adds	r3, #4
 800cf5e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800cf60:	68fb      	ldr	r3, [r7, #12]
 800cf62:	2200      	movs	r2, #0
 800cf64:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800cf66:	78fb      	ldrb	r3, [r7, #3]
 800cf68:	f003 030f 	and.w	r3, r3, #15
 800cf6c:	b2da      	uxtb	r2, r3
 800cf6e:	68fb      	ldr	r3, [r7, #12]
 800cf70:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800cf72:	687b      	ldr	r3, [r7, #4]
 800cf74:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800cf78:	2b01      	cmp	r3, #1
 800cf7a:	d101      	bne.n	800cf80 <HAL_PCD_EP_Close+0x6e>
 800cf7c:	2302      	movs	r3, #2
 800cf7e:	e00e      	b.n	800cf9e <HAL_PCD_EP_Close+0x8c>
 800cf80:	687b      	ldr	r3, [r7, #4]
 800cf82:	2201      	movs	r2, #1
 800cf84:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800cf88:	687b      	ldr	r3, [r7, #4]
 800cf8a:	681b      	ldr	r3, [r3, #0]
 800cf8c:	68f9      	ldr	r1, [r7, #12]
 800cf8e:	4618      	mov	r0, r3
 800cf90:	f007 ffc0 	bl	8014f14 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800cf94:	687b      	ldr	r3, [r7, #4]
 800cf96:	2200      	movs	r2, #0
 800cf98:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 800cf9c:	2300      	movs	r3, #0
}
 800cf9e:	4618      	mov	r0, r3
 800cfa0:	3710      	adds	r7, #16
 800cfa2:	46bd      	mov	sp, r7
 800cfa4:	bd80      	pop	{r7, pc}

0800cfa6 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800cfa6:	b580      	push	{r7, lr}
 800cfa8:	b086      	sub	sp, #24
 800cfaa:	af00      	add	r7, sp, #0
 800cfac:	60f8      	str	r0, [r7, #12]
 800cfae:	607a      	str	r2, [r7, #4]
 800cfb0:	603b      	str	r3, [r7, #0]
 800cfb2:	460b      	mov	r3, r1
 800cfb4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800cfb6:	7afb      	ldrb	r3, [r7, #11]
 800cfb8:	f003 020f 	and.w	r2, r3, #15
 800cfbc:	4613      	mov	r3, r2
 800cfbe:	00db      	lsls	r3, r3, #3
 800cfc0:	4413      	add	r3, r2
 800cfc2:	009b      	lsls	r3, r3, #2
 800cfc4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800cfc8:	68fa      	ldr	r2, [r7, #12]
 800cfca:	4413      	add	r3, r2
 800cfcc:	3304      	adds	r3, #4
 800cfce:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800cfd0:	697b      	ldr	r3, [r7, #20]
 800cfd2:	687a      	ldr	r2, [r7, #4]
 800cfd4:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800cfd6:	697b      	ldr	r3, [r7, #20]
 800cfd8:	683a      	ldr	r2, [r7, #0]
 800cfda:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800cfdc:	697b      	ldr	r3, [r7, #20]
 800cfde:	2200      	movs	r2, #0
 800cfe0:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 800cfe2:	697b      	ldr	r3, [r7, #20]
 800cfe4:	2200      	movs	r2, #0
 800cfe6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800cfe8:	7afb      	ldrb	r3, [r7, #11]
 800cfea:	f003 030f 	and.w	r3, r3, #15
 800cfee:	b2da      	uxtb	r2, r3
 800cff0:	697b      	ldr	r3, [r7, #20]
 800cff2:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800cff4:	68fb      	ldr	r3, [r7, #12]
 800cff6:	799b      	ldrb	r3, [r3, #6]
 800cff8:	2b01      	cmp	r3, #1
 800cffa:	d102      	bne.n	800d002 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800cffc:	687a      	ldr	r2, [r7, #4]
 800cffe:	697b      	ldr	r3, [r7, #20]
 800d000:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800d002:	68fb      	ldr	r3, [r7, #12]
 800d004:	6818      	ldr	r0, [r3, #0]
 800d006:	68fb      	ldr	r3, [r7, #12]
 800d008:	799b      	ldrb	r3, [r3, #6]
 800d00a:	461a      	mov	r2, r3
 800d00c:	6979      	ldr	r1, [r7, #20]
 800d00e:	f008 f85d 	bl	80150cc <USB_EPStartXfer>

  return HAL_OK;
 800d012:	2300      	movs	r3, #0
}
 800d014:	4618      	mov	r0, r3
 800d016:	3718      	adds	r7, #24
 800d018:	46bd      	mov	sp, r7
 800d01a:	bd80      	pop	{r7, pc}

0800d01c <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800d01c:	b480      	push	{r7}
 800d01e:	b083      	sub	sp, #12
 800d020:	af00      	add	r7, sp, #0
 800d022:	6078      	str	r0, [r7, #4]
 800d024:	460b      	mov	r3, r1
 800d026:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800d028:	78fb      	ldrb	r3, [r7, #3]
 800d02a:	f003 020f 	and.w	r2, r3, #15
 800d02e:	6879      	ldr	r1, [r7, #4]
 800d030:	4613      	mov	r3, r2
 800d032:	00db      	lsls	r3, r3, #3
 800d034:	4413      	add	r3, r2
 800d036:	009b      	lsls	r3, r3, #2
 800d038:	440b      	add	r3, r1
 800d03a:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 800d03e:	681b      	ldr	r3, [r3, #0]
}
 800d040:	4618      	mov	r0, r3
 800d042:	370c      	adds	r7, #12
 800d044:	46bd      	mov	sp, r7
 800d046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d04a:	4770      	bx	lr

0800d04c <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800d04c:	b580      	push	{r7, lr}
 800d04e:	b086      	sub	sp, #24
 800d050:	af00      	add	r7, sp, #0
 800d052:	60f8      	str	r0, [r7, #12]
 800d054:	607a      	str	r2, [r7, #4]
 800d056:	603b      	str	r3, [r7, #0]
 800d058:	460b      	mov	r3, r1
 800d05a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800d05c:	7afb      	ldrb	r3, [r7, #11]
 800d05e:	f003 020f 	and.w	r2, r3, #15
 800d062:	4613      	mov	r3, r2
 800d064:	00db      	lsls	r3, r3, #3
 800d066:	4413      	add	r3, r2
 800d068:	009b      	lsls	r3, r3, #2
 800d06a:	3310      	adds	r3, #16
 800d06c:	68fa      	ldr	r2, [r7, #12]
 800d06e:	4413      	add	r3, r2
 800d070:	3304      	adds	r3, #4
 800d072:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800d074:	697b      	ldr	r3, [r7, #20]
 800d076:	687a      	ldr	r2, [r7, #4]
 800d078:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800d07a:	697b      	ldr	r3, [r7, #20]
 800d07c:	683a      	ldr	r2, [r7, #0]
 800d07e:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800d080:	697b      	ldr	r3, [r7, #20]
 800d082:	2200      	movs	r2, #0
 800d084:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 800d086:	697b      	ldr	r3, [r7, #20]
 800d088:	2201      	movs	r2, #1
 800d08a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800d08c:	7afb      	ldrb	r3, [r7, #11]
 800d08e:	f003 030f 	and.w	r3, r3, #15
 800d092:	b2da      	uxtb	r2, r3
 800d094:	697b      	ldr	r3, [r7, #20]
 800d096:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800d098:	68fb      	ldr	r3, [r7, #12]
 800d09a:	799b      	ldrb	r3, [r3, #6]
 800d09c:	2b01      	cmp	r3, #1
 800d09e:	d102      	bne.n	800d0a6 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800d0a0:	687a      	ldr	r2, [r7, #4]
 800d0a2:	697b      	ldr	r3, [r7, #20]
 800d0a4:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800d0a6:	68fb      	ldr	r3, [r7, #12]
 800d0a8:	6818      	ldr	r0, [r3, #0]
 800d0aa:	68fb      	ldr	r3, [r7, #12]
 800d0ac:	799b      	ldrb	r3, [r3, #6]
 800d0ae:	461a      	mov	r2, r3
 800d0b0:	6979      	ldr	r1, [r7, #20]
 800d0b2:	f008 f80b 	bl	80150cc <USB_EPStartXfer>

  return HAL_OK;
 800d0b6:	2300      	movs	r3, #0
}
 800d0b8:	4618      	mov	r0, r3
 800d0ba:	3718      	adds	r7, #24
 800d0bc:	46bd      	mov	sp, r7
 800d0be:	bd80      	pop	{r7, pc}

0800d0c0 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800d0c0:	b580      	push	{r7, lr}
 800d0c2:	b084      	sub	sp, #16
 800d0c4:	af00      	add	r7, sp, #0
 800d0c6:	6078      	str	r0, [r7, #4]
 800d0c8:	460b      	mov	r3, r1
 800d0ca:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800d0cc:	78fb      	ldrb	r3, [r7, #3]
 800d0ce:	f003 030f 	and.w	r3, r3, #15
 800d0d2:	687a      	ldr	r2, [r7, #4]
 800d0d4:	7912      	ldrb	r2, [r2, #4]
 800d0d6:	4293      	cmp	r3, r2
 800d0d8:	d901      	bls.n	800d0de <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800d0da:	2301      	movs	r3, #1
 800d0dc:	e04f      	b.n	800d17e <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800d0de:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800d0e2:	2b00      	cmp	r3, #0
 800d0e4:	da0f      	bge.n	800d106 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800d0e6:	78fb      	ldrb	r3, [r7, #3]
 800d0e8:	f003 020f 	and.w	r2, r3, #15
 800d0ec:	4613      	mov	r3, r2
 800d0ee:	00db      	lsls	r3, r3, #3
 800d0f0:	4413      	add	r3, r2
 800d0f2:	009b      	lsls	r3, r3, #2
 800d0f4:	3310      	adds	r3, #16
 800d0f6:	687a      	ldr	r2, [r7, #4]
 800d0f8:	4413      	add	r3, r2
 800d0fa:	3304      	adds	r3, #4
 800d0fc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800d0fe:	68fb      	ldr	r3, [r7, #12]
 800d100:	2201      	movs	r2, #1
 800d102:	705a      	strb	r2, [r3, #1]
 800d104:	e00d      	b.n	800d122 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800d106:	78fa      	ldrb	r2, [r7, #3]
 800d108:	4613      	mov	r3, r2
 800d10a:	00db      	lsls	r3, r3, #3
 800d10c:	4413      	add	r3, r2
 800d10e:	009b      	lsls	r3, r3, #2
 800d110:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800d114:	687a      	ldr	r2, [r7, #4]
 800d116:	4413      	add	r3, r2
 800d118:	3304      	adds	r3, #4
 800d11a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800d11c:	68fb      	ldr	r3, [r7, #12]
 800d11e:	2200      	movs	r2, #0
 800d120:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800d122:	68fb      	ldr	r3, [r7, #12]
 800d124:	2201      	movs	r2, #1
 800d126:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800d128:	78fb      	ldrb	r3, [r7, #3]
 800d12a:	f003 030f 	and.w	r3, r3, #15
 800d12e:	b2da      	uxtb	r2, r3
 800d130:	68fb      	ldr	r3, [r7, #12]
 800d132:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800d134:	687b      	ldr	r3, [r7, #4]
 800d136:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800d13a:	2b01      	cmp	r3, #1
 800d13c:	d101      	bne.n	800d142 <HAL_PCD_EP_SetStall+0x82>
 800d13e:	2302      	movs	r3, #2
 800d140:	e01d      	b.n	800d17e <HAL_PCD_EP_SetStall+0xbe>
 800d142:	687b      	ldr	r3, [r7, #4]
 800d144:	2201      	movs	r2, #1
 800d146:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800d14a:	687b      	ldr	r3, [r7, #4]
 800d14c:	681b      	ldr	r3, [r3, #0]
 800d14e:	68f9      	ldr	r1, [r7, #12]
 800d150:	4618      	mov	r0, r3
 800d152:	f008 fb9f 	bl	8015894 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800d156:	78fb      	ldrb	r3, [r7, #3]
 800d158:	f003 030f 	and.w	r3, r3, #15
 800d15c:	2b00      	cmp	r3, #0
 800d15e:	d109      	bne.n	800d174 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800d160:	687b      	ldr	r3, [r7, #4]
 800d162:	6818      	ldr	r0, [r3, #0]
 800d164:	687b      	ldr	r3, [r7, #4]
 800d166:	7999      	ldrb	r1, [r3, #6]
 800d168:	687b      	ldr	r3, [r7, #4]
 800d16a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800d16e:	461a      	mov	r2, r3
 800d170:	f008 fd92 	bl	8015c98 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800d174:	687b      	ldr	r3, [r7, #4]
 800d176:	2200      	movs	r2, #0
 800d178:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800d17c:	2300      	movs	r3, #0
}
 800d17e:	4618      	mov	r0, r3
 800d180:	3710      	adds	r7, #16
 800d182:	46bd      	mov	sp, r7
 800d184:	bd80      	pop	{r7, pc}

0800d186 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800d186:	b580      	push	{r7, lr}
 800d188:	b084      	sub	sp, #16
 800d18a:	af00      	add	r7, sp, #0
 800d18c:	6078      	str	r0, [r7, #4]
 800d18e:	460b      	mov	r3, r1
 800d190:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800d192:	78fb      	ldrb	r3, [r7, #3]
 800d194:	f003 030f 	and.w	r3, r3, #15
 800d198:	687a      	ldr	r2, [r7, #4]
 800d19a:	7912      	ldrb	r2, [r2, #4]
 800d19c:	4293      	cmp	r3, r2
 800d19e:	d901      	bls.n	800d1a4 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800d1a0:	2301      	movs	r3, #1
 800d1a2:	e042      	b.n	800d22a <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800d1a4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800d1a8:	2b00      	cmp	r3, #0
 800d1aa:	da0f      	bge.n	800d1cc <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800d1ac:	78fb      	ldrb	r3, [r7, #3]
 800d1ae:	f003 020f 	and.w	r2, r3, #15
 800d1b2:	4613      	mov	r3, r2
 800d1b4:	00db      	lsls	r3, r3, #3
 800d1b6:	4413      	add	r3, r2
 800d1b8:	009b      	lsls	r3, r3, #2
 800d1ba:	3310      	adds	r3, #16
 800d1bc:	687a      	ldr	r2, [r7, #4]
 800d1be:	4413      	add	r3, r2
 800d1c0:	3304      	adds	r3, #4
 800d1c2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800d1c4:	68fb      	ldr	r3, [r7, #12]
 800d1c6:	2201      	movs	r2, #1
 800d1c8:	705a      	strb	r2, [r3, #1]
 800d1ca:	e00f      	b.n	800d1ec <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800d1cc:	78fb      	ldrb	r3, [r7, #3]
 800d1ce:	f003 020f 	and.w	r2, r3, #15
 800d1d2:	4613      	mov	r3, r2
 800d1d4:	00db      	lsls	r3, r3, #3
 800d1d6:	4413      	add	r3, r2
 800d1d8:	009b      	lsls	r3, r3, #2
 800d1da:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800d1de:	687a      	ldr	r2, [r7, #4]
 800d1e0:	4413      	add	r3, r2
 800d1e2:	3304      	adds	r3, #4
 800d1e4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800d1e6:	68fb      	ldr	r3, [r7, #12]
 800d1e8:	2200      	movs	r2, #0
 800d1ea:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800d1ec:	68fb      	ldr	r3, [r7, #12]
 800d1ee:	2200      	movs	r2, #0
 800d1f0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800d1f2:	78fb      	ldrb	r3, [r7, #3]
 800d1f4:	f003 030f 	and.w	r3, r3, #15
 800d1f8:	b2da      	uxtb	r2, r3
 800d1fa:	68fb      	ldr	r3, [r7, #12]
 800d1fc:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800d1fe:	687b      	ldr	r3, [r7, #4]
 800d200:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800d204:	2b01      	cmp	r3, #1
 800d206:	d101      	bne.n	800d20c <HAL_PCD_EP_ClrStall+0x86>
 800d208:	2302      	movs	r3, #2
 800d20a:	e00e      	b.n	800d22a <HAL_PCD_EP_ClrStall+0xa4>
 800d20c:	687b      	ldr	r3, [r7, #4]
 800d20e:	2201      	movs	r2, #1
 800d210:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800d214:	687b      	ldr	r3, [r7, #4]
 800d216:	681b      	ldr	r3, [r3, #0]
 800d218:	68f9      	ldr	r1, [r7, #12]
 800d21a:	4618      	mov	r0, r3
 800d21c:	f008 fba8 	bl	8015970 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800d220:	687b      	ldr	r3, [r7, #4]
 800d222:	2200      	movs	r2, #0
 800d224:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800d228:	2300      	movs	r3, #0
}
 800d22a:	4618      	mov	r0, r3
 800d22c:	3710      	adds	r7, #16
 800d22e:	46bd      	mov	sp, r7
 800d230:	bd80      	pop	{r7, pc}

0800d232 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800d232:	b580      	push	{r7, lr}
 800d234:	b084      	sub	sp, #16
 800d236:	af00      	add	r7, sp, #0
 800d238:	6078      	str	r0, [r7, #4]
 800d23a:	460b      	mov	r3, r1
 800d23c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800d23e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800d242:	2b00      	cmp	r3, #0
 800d244:	da0c      	bge.n	800d260 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800d246:	78fb      	ldrb	r3, [r7, #3]
 800d248:	f003 020f 	and.w	r2, r3, #15
 800d24c:	4613      	mov	r3, r2
 800d24e:	00db      	lsls	r3, r3, #3
 800d250:	4413      	add	r3, r2
 800d252:	009b      	lsls	r3, r3, #2
 800d254:	3310      	adds	r3, #16
 800d256:	687a      	ldr	r2, [r7, #4]
 800d258:	4413      	add	r3, r2
 800d25a:	3304      	adds	r3, #4
 800d25c:	60fb      	str	r3, [r7, #12]
 800d25e:	e00c      	b.n	800d27a <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800d260:	78fb      	ldrb	r3, [r7, #3]
 800d262:	f003 020f 	and.w	r2, r3, #15
 800d266:	4613      	mov	r3, r2
 800d268:	00db      	lsls	r3, r3, #3
 800d26a:	4413      	add	r3, r2
 800d26c:	009b      	lsls	r3, r3, #2
 800d26e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800d272:	687a      	ldr	r2, [r7, #4]
 800d274:	4413      	add	r3, r2
 800d276:	3304      	adds	r3, #4
 800d278:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800d27a:	687b      	ldr	r3, [r7, #4]
 800d27c:	681b      	ldr	r3, [r3, #0]
 800d27e:	68f9      	ldr	r1, [r7, #12]
 800d280:	4618      	mov	r0, r3
 800d282:	f008 f9c7 	bl	8015614 <USB_EPStopXfer>
 800d286:	4603      	mov	r3, r0
 800d288:	72fb      	strb	r3, [r7, #11]

  return ret;
 800d28a:	7afb      	ldrb	r3, [r7, #11]
}
 800d28c:	4618      	mov	r0, r3
 800d28e:	3710      	adds	r7, #16
 800d290:	46bd      	mov	sp, r7
 800d292:	bd80      	pop	{r7, pc}

0800d294 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800d294:	b580      	push	{r7, lr}
 800d296:	b08a      	sub	sp, #40	@ 0x28
 800d298:	af02      	add	r7, sp, #8
 800d29a:	6078      	str	r0, [r7, #4]
 800d29c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800d29e:	687b      	ldr	r3, [r7, #4]
 800d2a0:	681b      	ldr	r3, [r3, #0]
 800d2a2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d2a4:	697b      	ldr	r3, [r7, #20]
 800d2a6:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800d2a8:	683a      	ldr	r2, [r7, #0]
 800d2aa:	4613      	mov	r3, r2
 800d2ac:	00db      	lsls	r3, r3, #3
 800d2ae:	4413      	add	r3, r2
 800d2b0:	009b      	lsls	r3, r3, #2
 800d2b2:	3310      	adds	r3, #16
 800d2b4:	687a      	ldr	r2, [r7, #4]
 800d2b6:	4413      	add	r3, r2
 800d2b8:	3304      	adds	r3, #4
 800d2ba:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800d2bc:	68fb      	ldr	r3, [r7, #12]
 800d2be:	695a      	ldr	r2, [r3, #20]
 800d2c0:	68fb      	ldr	r3, [r7, #12]
 800d2c2:	691b      	ldr	r3, [r3, #16]
 800d2c4:	429a      	cmp	r2, r3
 800d2c6:	d901      	bls.n	800d2cc <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800d2c8:	2301      	movs	r3, #1
 800d2ca:	e06b      	b.n	800d3a4 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 800d2cc:	68fb      	ldr	r3, [r7, #12]
 800d2ce:	691a      	ldr	r2, [r3, #16]
 800d2d0:	68fb      	ldr	r3, [r7, #12]
 800d2d2:	695b      	ldr	r3, [r3, #20]
 800d2d4:	1ad3      	subs	r3, r2, r3
 800d2d6:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800d2d8:	68fb      	ldr	r3, [r7, #12]
 800d2da:	689b      	ldr	r3, [r3, #8]
 800d2dc:	69fa      	ldr	r2, [r7, #28]
 800d2de:	429a      	cmp	r2, r3
 800d2e0:	d902      	bls.n	800d2e8 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800d2e2:	68fb      	ldr	r3, [r7, #12]
 800d2e4:	689b      	ldr	r3, [r3, #8]
 800d2e6:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800d2e8:	69fb      	ldr	r3, [r7, #28]
 800d2ea:	3303      	adds	r3, #3
 800d2ec:	089b      	lsrs	r3, r3, #2
 800d2ee:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800d2f0:	e02a      	b.n	800d348 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800d2f2:	68fb      	ldr	r3, [r7, #12]
 800d2f4:	691a      	ldr	r2, [r3, #16]
 800d2f6:	68fb      	ldr	r3, [r7, #12]
 800d2f8:	695b      	ldr	r3, [r3, #20]
 800d2fa:	1ad3      	subs	r3, r2, r3
 800d2fc:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800d2fe:	68fb      	ldr	r3, [r7, #12]
 800d300:	689b      	ldr	r3, [r3, #8]
 800d302:	69fa      	ldr	r2, [r7, #28]
 800d304:	429a      	cmp	r2, r3
 800d306:	d902      	bls.n	800d30e <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800d308:	68fb      	ldr	r3, [r7, #12]
 800d30a:	689b      	ldr	r3, [r3, #8]
 800d30c:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800d30e:	69fb      	ldr	r3, [r7, #28]
 800d310:	3303      	adds	r3, #3
 800d312:	089b      	lsrs	r3, r3, #2
 800d314:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800d316:	68fb      	ldr	r3, [r7, #12]
 800d318:	68d9      	ldr	r1, [r3, #12]
 800d31a:	683b      	ldr	r3, [r7, #0]
 800d31c:	b2da      	uxtb	r2, r3
 800d31e:	69fb      	ldr	r3, [r7, #28]
 800d320:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800d322:	687b      	ldr	r3, [r7, #4]
 800d324:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800d326:	9300      	str	r3, [sp, #0]
 800d328:	4603      	mov	r3, r0
 800d32a:	6978      	ldr	r0, [r7, #20]
 800d32c:	f008 fa1c 	bl	8015768 <USB_WritePacket>

    ep->xfer_buff  += len;
 800d330:	68fb      	ldr	r3, [r7, #12]
 800d332:	68da      	ldr	r2, [r3, #12]
 800d334:	69fb      	ldr	r3, [r7, #28]
 800d336:	441a      	add	r2, r3
 800d338:	68fb      	ldr	r3, [r7, #12]
 800d33a:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800d33c:	68fb      	ldr	r3, [r7, #12]
 800d33e:	695a      	ldr	r2, [r3, #20]
 800d340:	69fb      	ldr	r3, [r7, #28]
 800d342:	441a      	add	r2, r3
 800d344:	68fb      	ldr	r3, [r7, #12]
 800d346:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800d348:	683b      	ldr	r3, [r7, #0]
 800d34a:	015a      	lsls	r2, r3, #5
 800d34c:	693b      	ldr	r3, [r7, #16]
 800d34e:	4413      	add	r3, r2
 800d350:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d354:	699b      	ldr	r3, [r3, #24]
 800d356:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800d358:	69ba      	ldr	r2, [r7, #24]
 800d35a:	429a      	cmp	r2, r3
 800d35c:	d809      	bhi.n	800d372 <PCD_WriteEmptyTxFifo+0xde>
 800d35e:	68fb      	ldr	r3, [r7, #12]
 800d360:	695a      	ldr	r2, [r3, #20]
 800d362:	68fb      	ldr	r3, [r7, #12]
 800d364:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800d366:	429a      	cmp	r2, r3
 800d368:	d203      	bcs.n	800d372 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800d36a:	68fb      	ldr	r3, [r7, #12]
 800d36c:	691b      	ldr	r3, [r3, #16]
 800d36e:	2b00      	cmp	r3, #0
 800d370:	d1bf      	bne.n	800d2f2 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800d372:	68fb      	ldr	r3, [r7, #12]
 800d374:	691a      	ldr	r2, [r3, #16]
 800d376:	68fb      	ldr	r3, [r7, #12]
 800d378:	695b      	ldr	r3, [r3, #20]
 800d37a:	429a      	cmp	r2, r3
 800d37c:	d811      	bhi.n	800d3a2 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800d37e:	683b      	ldr	r3, [r7, #0]
 800d380:	f003 030f 	and.w	r3, r3, #15
 800d384:	2201      	movs	r2, #1
 800d386:	fa02 f303 	lsl.w	r3, r2, r3
 800d38a:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800d38c:	693b      	ldr	r3, [r7, #16]
 800d38e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d392:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d394:	68bb      	ldr	r3, [r7, #8]
 800d396:	43db      	mvns	r3, r3
 800d398:	6939      	ldr	r1, [r7, #16]
 800d39a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800d39e:	4013      	ands	r3, r2
 800d3a0:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 800d3a2:	2300      	movs	r3, #0
}
 800d3a4:	4618      	mov	r0, r3
 800d3a6:	3720      	adds	r7, #32
 800d3a8:	46bd      	mov	sp, r7
 800d3aa:	bd80      	pop	{r7, pc}

0800d3ac <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800d3ac:	b580      	push	{r7, lr}
 800d3ae:	b088      	sub	sp, #32
 800d3b0:	af00      	add	r7, sp, #0
 800d3b2:	6078      	str	r0, [r7, #4]
 800d3b4:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800d3b6:	687b      	ldr	r3, [r7, #4]
 800d3b8:	681b      	ldr	r3, [r3, #0]
 800d3ba:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d3bc:	69fb      	ldr	r3, [r7, #28]
 800d3be:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800d3c0:	69fb      	ldr	r3, [r7, #28]
 800d3c2:	333c      	adds	r3, #60	@ 0x3c
 800d3c4:	3304      	adds	r3, #4
 800d3c6:	681b      	ldr	r3, [r3, #0]
 800d3c8:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800d3ca:	683b      	ldr	r3, [r7, #0]
 800d3cc:	015a      	lsls	r2, r3, #5
 800d3ce:	69bb      	ldr	r3, [r7, #24]
 800d3d0:	4413      	add	r3, r2
 800d3d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d3d6:	689b      	ldr	r3, [r3, #8]
 800d3d8:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800d3da:	687b      	ldr	r3, [r7, #4]
 800d3dc:	799b      	ldrb	r3, [r3, #6]
 800d3de:	2b01      	cmp	r3, #1
 800d3e0:	d17b      	bne.n	800d4da <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800d3e2:	693b      	ldr	r3, [r7, #16]
 800d3e4:	f003 0308 	and.w	r3, r3, #8
 800d3e8:	2b00      	cmp	r3, #0
 800d3ea:	d015      	beq.n	800d418 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800d3ec:	697b      	ldr	r3, [r7, #20]
 800d3ee:	4a61      	ldr	r2, [pc, #388]	@ (800d574 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800d3f0:	4293      	cmp	r3, r2
 800d3f2:	f240 80b9 	bls.w	800d568 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800d3f6:	693b      	ldr	r3, [r7, #16]
 800d3f8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800d3fc:	2b00      	cmp	r3, #0
 800d3fe:	f000 80b3 	beq.w	800d568 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800d402:	683b      	ldr	r3, [r7, #0]
 800d404:	015a      	lsls	r2, r3, #5
 800d406:	69bb      	ldr	r3, [r7, #24]
 800d408:	4413      	add	r3, r2
 800d40a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d40e:	461a      	mov	r2, r3
 800d410:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d414:	6093      	str	r3, [r2, #8]
 800d416:	e0a7      	b.n	800d568 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800d418:	693b      	ldr	r3, [r7, #16]
 800d41a:	f003 0320 	and.w	r3, r3, #32
 800d41e:	2b00      	cmp	r3, #0
 800d420:	d009      	beq.n	800d436 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800d422:	683b      	ldr	r3, [r7, #0]
 800d424:	015a      	lsls	r2, r3, #5
 800d426:	69bb      	ldr	r3, [r7, #24]
 800d428:	4413      	add	r3, r2
 800d42a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d42e:	461a      	mov	r2, r3
 800d430:	2320      	movs	r3, #32
 800d432:	6093      	str	r3, [r2, #8]
 800d434:	e098      	b.n	800d568 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800d436:	693b      	ldr	r3, [r7, #16]
 800d438:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800d43c:	2b00      	cmp	r3, #0
 800d43e:	f040 8093 	bne.w	800d568 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800d442:	697b      	ldr	r3, [r7, #20]
 800d444:	4a4b      	ldr	r2, [pc, #300]	@ (800d574 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800d446:	4293      	cmp	r3, r2
 800d448:	d90f      	bls.n	800d46a <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800d44a:	693b      	ldr	r3, [r7, #16]
 800d44c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800d450:	2b00      	cmp	r3, #0
 800d452:	d00a      	beq.n	800d46a <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800d454:	683b      	ldr	r3, [r7, #0]
 800d456:	015a      	lsls	r2, r3, #5
 800d458:	69bb      	ldr	r3, [r7, #24]
 800d45a:	4413      	add	r3, r2
 800d45c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d460:	461a      	mov	r2, r3
 800d462:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d466:	6093      	str	r3, [r2, #8]
 800d468:	e07e      	b.n	800d568 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800d46a:	683a      	ldr	r2, [r7, #0]
 800d46c:	4613      	mov	r3, r2
 800d46e:	00db      	lsls	r3, r3, #3
 800d470:	4413      	add	r3, r2
 800d472:	009b      	lsls	r3, r3, #2
 800d474:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800d478:	687a      	ldr	r2, [r7, #4]
 800d47a:	4413      	add	r3, r2
 800d47c:	3304      	adds	r3, #4
 800d47e:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800d480:	68fb      	ldr	r3, [r7, #12]
 800d482:	6a1a      	ldr	r2, [r3, #32]
 800d484:	683b      	ldr	r3, [r7, #0]
 800d486:	0159      	lsls	r1, r3, #5
 800d488:	69bb      	ldr	r3, [r7, #24]
 800d48a:	440b      	add	r3, r1
 800d48c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d490:	691b      	ldr	r3, [r3, #16]
 800d492:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d496:	1ad2      	subs	r2, r2, r3
 800d498:	68fb      	ldr	r3, [r7, #12]
 800d49a:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 800d49c:	683b      	ldr	r3, [r7, #0]
 800d49e:	2b00      	cmp	r3, #0
 800d4a0:	d114      	bne.n	800d4cc <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800d4a2:	68fb      	ldr	r3, [r7, #12]
 800d4a4:	691b      	ldr	r3, [r3, #16]
 800d4a6:	2b00      	cmp	r3, #0
 800d4a8:	d109      	bne.n	800d4be <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800d4aa:	687b      	ldr	r3, [r7, #4]
 800d4ac:	6818      	ldr	r0, [r3, #0]
 800d4ae:	687b      	ldr	r3, [r7, #4]
 800d4b0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800d4b4:	461a      	mov	r2, r3
 800d4b6:	2101      	movs	r1, #1
 800d4b8:	f008 fbee 	bl	8015c98 <USB_EP0_OutStart>
 800d4bc:	e006      	b.n	800d4cc <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800d4be:	68fb      	ldr	r3, [r7, #12]
 800d4c0:	68da      	ldr	r2, [r3, #12]
 800d4c2:	68fb      	ldr	r3, [r7, #12]
 800d4c4:	695b      	ldr	r3, [r3, #20]
 800d4c6:	441a      	add	r2, r3
 800d4c8:	68fb      	ldr	r3, [r7, #12]
 800d4ca:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800d4cc:	683b      	ldr	r3, [r7, #0]
 800d4ce:	b2db      	uxtb	r3, r3
 800d4d0:	4619      	mov	r1, r3
 800d4d2:	6878      	ldr	r0, [r7, #4]
 800d4d4:	f00a ff0a 	bl	80182ec <HAL_PCD_DataOutStageCallback>
 800d4d8:	e046      	b.n	800d568 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800d4da:	697b      	ldr	r3, [r7, #20]
 800d4dc:	4a26      	ldr	r2, [pc, #152]	@ (800d578 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800d4de:	4293      	cmp	r3, r2
 800d4e0:	d124      	bne.n	800d52c <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800d4e2:	693b      	ldr	r3, [r7, #16]
 800d4e4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800d4e8:	2b00      	cmp	r3, #0
 800d4ea:	d00a      	beq.n	800d502 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800d4ec:	683b      	ldr	r3, [r7, #0]
 800d4ee:	015a      	lsls	r2, r3, #5
 800d4f0:	69bb      	ldr	r3, [r7, #24]
 800d4f2:	4413      	add	r3, r2
 800d4f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d4f8:	461a      	mov	r2, r3
 800d4fa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d4fe:	6093      	str	r3, [r2, #8]
 800d500:	e032      	b.n	800d568 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800d502:	693b      	ldr	r3, [r7, #16]
 800d504:	f003 0320 	and.w	r3, r3, #32
 800d508:	2b00      	cmp	r3, #0
 800d50a:	d008      	beq.n	800d51e <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800d50c:	683b      	ldr	r3, [r7, #0]
 800d50e:	015a      	lsls	r2, r3, #5
 800d510:	69bb      	ldr	r3, [r7, #24]
 800d512:	4413      	add	r3, r2
 800d514:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d518:	461a      	mov	r2, r3
 800d51a:	2320      	movs	r3, #32
 800d51c:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800d51e:	683b      	ldr	r3, [r7, #0]
 800d520:	b2db      	uxtb	r3, r3
 800d522:	4619      	mov	r1, r3
 800d524:	6878      	ldr	r0, [r7, #4]
 800d526:	f00a fee1 	bl	80182ec <HAL_PCD_DataOutStageCallback>
 800d52a:	e01d      	b.n	800d568 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800d52c:	683b      	ldr	r3, [r7, #0]
 800d52e:	2b00      	cmp	r3, #0
 800d530:	d114      	bne.n	800d55c <PCD_EP_OutXfrComplete_int+0x1b0>
 800d532:	6879      	ldr	r1, [r7, #4]
 800d534:	683a      	ldr	r2, [r7, #0]
 800d536:	4613      	mov	r3, r2
 800d538:	00db      	lsls	r3, r3, #3
 800d53a:	4413      	add	r3, r2
 800d53c:	009b      	lsls	r3, r3, #2
 800d53e:	440b      	add	r3, r1
 800d540:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800d544:	681b      	ldr	r3, [r3, #0]
 800d546:	2b00      	cmp	r3, #0
 800d548:	d108      	bne.n	800d55c <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800d54a:	687b      	ldr	r3, [r7, #4]
 800d54c:	6818      	ldr	r0, [r3, #0]
 800d54e:	687b      	ldr	r3, [r7, #4]
 800d550:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800d554:	461a      	mov	r2, r3
 800d556:	2100      	movs	r1, #0
 800d558:	f008 fb9e 	bl	8015c98 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800d55c:	683b      	ldr	r3, [r7, #0]
 800d55e:	b2db      	uxtb	r3, r3
 800d560:	4619      	mov	r1, r3
 800d562:	6878      	ldr	r0, [r7, #4]
 800d564:	f00a fec2 	bl	80182ec <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800d568:	2300      	movs	r3, #0
}
 800d56a:	4618      	mov	r0, r3
 800d56c:	3720      	adds	r7, #32
 800d56e:	46bd      	mov	sp, r7
 800d570:	bd80      	pop	{r7, pc}
 800d572:	bf00      	nop
 800d574:	4f54300a 	.word	0x4f54300a
 800d578:	4f54310a 	.word	0x4f54310a

0800d57c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800d57c:	b580      	push	{r7, lr}
 800d57e:	b086      	sub	sp, #24
 800d580:	af00      	add	r7, sp, #0
 800d582:	6078      	str	r0, [r7, #4]
 800d584:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800d586:	687b      	ldr	r3, [r7, #4]
 800d588:	681b      	ldr	r3, [r3, #0]
 800d58a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d58c:	697b      	ldr	r3, [r7, #20]
 800d58e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800d590:	697b      	ldr	r3, [r7, #20]
 800d592:	333c      	adds	r3, #60	@ 0x3c
 800d594:	3304      	adds	r3, #4
 800d596:	681b      	ldr	r3, [r3, #0]
 800d598:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800d59a:	683b      	ldr	r3, [r7, #0]
 800d59c:	015a      	lsls	r2, r3, #5
 800d59e:	693b      	ldr	r3, [r7, #16]
 800d5a0:	4413      	add	r3, r2
 800d5a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d5a6:	689b      	ldr	r3, [r3, #8]
 800d5a8:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800d5aa:	68fb      	ldr	r3, [r7, #12]
 800d5ac:	4a15      	ldr	r2, [pc, #84]	@ (800d604 <PCD_EP_OutSetupPacket_int+0x88>)
 800d5ae:	4293      	cmp	r3, r2
 800d5b0:	d90e      	bls.n	800d5d0 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800d5b2:	68bb      	ldr	r3, [r7, #8]
 800d5b4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800d5b8:	2b00      	cmp	r3, #0
 800d5ba:	d009      	beq.n	800d5d0 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800d5bc:	683b      	ldr	r3, [r7, #0]
 800d5be:	015a      	lsls	r2, r3, #5
 800d5c0:	693b      	ldr	r3, [r7, #16]
 800d5c2:	4413      	add	r3, r2
 800d5c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d5c8:	461a      	mov	r2, r3
 800d5ca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d5ce:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800d5d0:	6878      	ldr	r0, [r7, #4]
 800d5d2:	f00a fe79 	bl	80182c8 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800d5d6:	68fb      	ldr	r3, [r7, #12]
 800d5d8:	4a0a      	ldr	r2, [pc, #40]	@ (800d604 <PCD_EP_OutSetupPacket_int+0x88>)
 800d5da:	4293      	cmp	r3, r2
 800d5dc:	d90c      	bls.n	800d5f8 <PCD_EP_OutSetupPacket_int+0x7c>
 800d5de:	687b      	ldr	r3, [r7, #4]
 800d5e0:	799b      	ldrb	r3, [r3, #6]
 800d5e2:	2b01      	cmp	r3, #1
 800d5e4:	d108      	bne.n	800d5f8 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800d5e6:	687b      	ldr	r3, [r7, #4]
 800d5e8:	6818      	ldr	r0, [r3, #0]
 800d5ea:	687b      	ldr	r3, [r7, #4]
 800d5ec:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800d5f0:	461a      	mov	r2, r3
 800d5f2:	2101      	movs	r1, #1
 800d5f4:	f008 fb50 	bl	8015c98 <USB_EP0_OutStart>
  }

  return HAL_OK;
 800d5f8:	2300      	movs	r3, #0
}
 800d5fa:	4618      	mov	r0, r3
 800d5fc:	3718      	adds	r7, #24
 800d5fe:	46bd      	mov	sp, r7
 800d600:	bd80      	pop	{r7, pc}
 800d602:	bf00      	nop
 800d604:	4f54300a 	.word	0x4f54300a

0800d608 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800d608:	b480      	push	{r7}
 800d60a:	b085      	sub	sp, #20
 800d60c:	af00      	add	r7, sp, #0
 800d60e:	6078      	str	r0, [r7, #4]
 800d610:	460b      	mov	r3, r1
 800d612:	70fb      	strb	r3, [r7, #3]
 800d614:	4613      	mov	r3, r2
 800d616:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800d618:	687b      	ldr	r3, [r7, #4]
 800d61a:	681b      	ldr	r3, [r3, #0]
 800d61c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d61e:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800d620:	78fb      	ldrb	r3, [r7, #3]
 800d622:	2b00      	cmp	r3, #0
 800d624:	d107      	bne.n	800d636 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800d626:	883b      	ldrh	r3, [r7, #0]
 800d628:	0419      	lsls	r1, r3, #16
 800d62a:	687b      	ldr	r3, [r7, #4]
 800d62c:	681b      	ldr	r3, [r3, #0]
 800d62e:	68ba      	ldr	r2, [r7, #8]
 800d630:	430a      	orrs	r2, r1
 800d632:	629a      	str	r2, [r3, #40]	@ 0x28
 800d634:	e028      	b.n	800d688 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800d636:	687b      	ldr	r3, [r7, #4]
 800d638:	681b      	ldr	r3, [r3, #0]
 800d63a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d63c:	0c1b      	lsrs	r3, r3, #16
 800d63e:	68ba      	ldr	r2, [r7, #8]
 800d640:	4413      	add	r3, r2
 800d642:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800d644:	2300      	movs	r3, #0
 800d646:	73fb      	strb	r3, [r7, #15]
 800d648:	e00d      	b.n	800d666 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800d64a:	687b      	ldr	r3, [r7, #4]
 800d64c:	681a      	ldr	r2, [r3, #0]
 800d64e:	7bfb      	ldrb	r3, [r7, #15]
 800d650:	3340      	adds	r3, #64	@ 0x40
 800d652:	009b      	lsls	r3, r3, #2
 800d654:	4413      	add	r3, r2
 800d656:	685b      	ldr	r3, [r3, #4]
 800d658:	0c1b      	lsrs	r3, r3, #16
 800d65a:	68ba      	ldr	r2, [r7, #8]
 800d65c:	4413      	add	r3, r2
 800d65e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800d660:	7bfb      	ldrb	r3, [r7, #15]
 800d662:	3301      	adds	r3, #1
 800d664:	73fb      	strb	r3, [r7, #15]
 800d666:	7bfa      	ldrb	r2, [r7, #15]
 800d668:	78fb      	ldrb	r3, [r7, #3]
 800d66a:	3b01      	subs	r3, #1
 800d66c:	429a      	cmp	r2, r3
 800d66e:	d3ec      	bcc.n	800d64a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800d670:	883b      	ldrh	r3, [r7, #0]
 800d672:	0418      	lsls	r0, r3, #16
 800d674:	687b      	ldr	r3, [r7, #4]
 800d676:	6819      	ldr	r1, [r3, #0]
 800d678:	78fb      	ldrb	r3, [r7, #3]
 800d67a:	3b01      	subs	r3, #1
 800d67c:	68ba      	ldr	r2, [r7, #8]
 800d67e:	4302      	orrs	r2, r0
 800d680:	3340      	adds	r3, #64	@ 0x40
 800d682:	009b      	lsls	r3, r3, #2
 800d684:	440b      	add	r3, r1
 800d686:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800d688:	2300      	movs	r3, #0
}
 800d68a:	4618      	mov	r0, r3
 800d68c:	3714      	adds	r7, #20
 800d68e:	46bd      	mov	sp, r7
 800d690:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d694:	4770      	bx	lr

0800d696 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800d696:	b480      	push	{r7}
 800d698:	b083      	sub	sp, #12
 800d69a:	af00      	add	r7, sp, #0
 800d69c:	6078      	str	r0, [r7, #4]
 800d69e:	460b      	mov	r3, r1
 800d6a0:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800d6a2:	687b      	ldr	r3, [r7, #4]
 800d6a4:	681b      	ldr	r3, [r3, #0]
 800d6a6:	887a      	ldrh	r2, [r7, #2]
 800d6a8:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800d6aa:	2300      	movs	r3, #0
}
 800d6ac:	4618      	mov	r0, r3
 800d6ae:	370c      	adds	r7, #12
 800d6b0:	46bd      	mov	sp, r7
 800d6b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6b6:	4770      	bx	lr

0800d6b8 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800d6b8:	b480      	push	{r7}
 800d6ba:	b085      	sub	sp, #20
 800d6bc:	af00      	add	r7, sp, #0
 800d6be:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800d6c0:	687b      	ldr	r3, [r7, #4]
 800d6c2:	681b      	ldr	r3, [r3, #0]
 800d6c4:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800d6c6:	687b      	ldr	r3, [r7, #4]
 800d6c8:	2201      	movs	r2, #1
 800d6ca:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 800d6ce:	687b      	ldr	r3, [r7, #4]
 800d6d0:	2200      	movs	r2, #0
 800d6d2:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800d6d6:	68fb      	ldr	r3, [r7, #12]
 800d6d8:	699b      	ldr	r3, [r3, #24]
 800d6da:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800d6de:	68fb      	ldr	r3, [r7, #12]
 800d6e0:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800d6e2:	68fb      	ldr	r3, [r7, #12]
 800d6e4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800d6e6:	4b05      	ldr	r3, [pc, #20]	@ (800d6fc <HAL_PCDEx_ActivateLPM+0x44>)
 800d6e8:	4313      	orrs	r3, r2
 800d6ea:	68fa      	ldr	r2, [r7, #12]
 800d6ec:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 800d6ee:	2300      	movs	r3, #0
}
 800d6f0:	4618      	mov	r0, r3
 800d6f2:	3714      	adds	r7, #20
 800d6f4:	46bd      	mov	sp, r7
 800d6f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6fa:	4770      	bx	lr
 800d6fc:	10000003 	.word	0x10000003

0800d700 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800d700:	b480      	push	{r7}
 800d702:	b083      	sub	sp, #12
 800d704:	af00      	add	r7, sp, #0
 800d706:	6078      	str	r0, [r7, #4]
 800d708:	460b      	mov	r3, r1
 800d70a:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800d70c:	bf00      	nop
 800d70e:	370c      	adds	r7, #12
 800d710:	46bd      	mov	sp, r7
 800d712:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d716:	4770      	bx	lr

0800d718 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800d718:	b580      	push	{r7, lr}
 800d71a:	b084      	sub	sp, #16
 800d71c:	af00      	add	r7, sp, #0
 800d71e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800d720:	4b19      	ldr	r3, [pc, #100]	@ (800d788 <HAL_PWREx_ConfigSupply+0x70>)
 800d722:	68db      	ldr	r3, [r3, #12]
 800d724:	f003 0304 	and.w	r3, r3, #4
 800d728:	2b04      	cmp	r3, #4
 800d72a:	d00a      	beq.n	800d742 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800d72c:	4b16      	ldr	r3, [pc, #88]	@ (800d788 <HAL_PWREx_ConfigSupply+0x70>)
 800d72e:	68db      	ldr	r3, [r3, #12]
 800d730:	f003 0307 	and.w	r3, r3, #7
 800d734:	687a      	ldr	r2, [r7, #4]
 800d736:	429a      	cmp	r2, r3
 800d738:	d001      	beq.n	800d73e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800d73a:	2301      	movs	r3, #1
 800d73c:	e01f      	b.n	800d77e <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800d73e:	2300      	movs	r3, #0
 800d740:	e01d      	b.n	800d77e <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800d742:	4b11      	ldr	r3, [pc, #68]	@ (800d788 <HAL_PWREx_ConfigSupply+0x70>)
 800d744:	68db      	ldr	r3, [r3, #12]
 800d746:	f023 0207 	bic.w	r2, r3, #7
 800d74a:	490f      	ldr	r1, [pc, #60]	@ (800d788 <HAL_PWREx_ConfigSupply+0x70>)
 800d74c:	687b      	ldr	r3, [r7, #4]
 800d74e:	4313      	orrs	r3, r2
 800d750:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800d752:	f7f8 ffd3 	bl	80066fc <HAL_GetTick>
 800d756:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800d758:	e009      	b.n	800d76e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800d75a:	f7f8 ffcf 	bl	80066fc <HAL_GetTick>
 800d75e:	4602      	mov	r2, r0
 800d760:	68fb      	ldr	r3, [r7, #12]
 800d762:	1ad3      	subs	r3, r2, r3
 800d764:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800d768:	d901      	bls.n	800d76e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800d76a:	2301      	movs	r3, #1
 800d76c:	e007      	b.n	800d77e <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800d76e:	4b06      	ldr	r3, [pc, #24]	@ (800d788 <HAL_PWREx_ConfigSupply+0x70>)
 800d770:	685b      	ldr	r3, [r3, #4]
 800d772:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800d776:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d77a:	d1ee      	bne.n	800d75a <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800d77c:	2300      	movs	r3, #0
}
 800d77e:	4618      	mov	r0, r3
 800d780:	3710      	adds	r7, #16
 800d782:	46bd      	mov	sp, r7
 800d784:	bd80      	pop	{r7, pc}
 800d786:	bf00      	nop
 800d788:	58024800 	.word	0x58024800

0800d78c <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 800d78c:	b480      	push	{r7}
 800d78e:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 800d790:	4b05      	ldr	r3, [pc, #20]	@ (800d7a8 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800d792:	68db      	ldr	r3, [r3, #12]
 800d794:	4a04      	ldr	r2, [pc, #16]	@ (800d7a8 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800d796:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800d79a:	60d3      	str	r3, [r2, #12]
}
 800d79c:	bf00      	nop
 800d79e:	46bd      	mov	sp, r7
 800d7a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7a4:	4770      	bx	lr
 800d7a6:	bf00      	nop
 800d7a8:	58024800 	.word	0x58024800

0800d7ac <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800d7ac:	b580      	push	{r7, lr}
 800d7ae:	b08c      	sub	sp, #48	@ 0x30
 800d7b0:	af00      	add	r7, sp, #0
 800d7b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800d7b4:	687b      	ldr	r3, [r7, #4]
 800d7b6:	2b00      	cmp	r3, #0
 800d7b8:	d102      	bne.n	800d7c0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800d7ba:	2301      	movs	r3, #1
 800d7bc:	f000 bc48 	b.w	800e050 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800d7c0:	687b      	ldr	r3, [r7, #4]
 800d7c2:	681b      	ldr	r3, [r3, #0]
 800d7c4:	f003 0301 	and.w	r3, r3, #1
 800d7c8:	2b00      	cmp	r3, #0
 800d7ca:	f000 8088 	beq.w	800d8de <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800d7ce:	4b99      	ldr	r3, [pc, #612]	@ (800da34 <HAL_RCC_OscConfig+0x288>)
 800d7d0:	691b      	ldr	r3, [r3, #16]
 800d7d2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800d7d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800d7d8:	4b96      	ldr	r3, [pc, #600]	@ (800da34 <HAL_RCC_OscConfig+0x288>)
 800d7da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d7dc:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800d7de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d7e0:	2b10      	cmp	r3, #16
 800d7e2:	d007      	beq.n	800d7f4 <HAL_RCC_OscConfig+0x48>
 800d7e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d7e6:	2b18      	cmp	r3, #24
 800d7e8:	d111      	bne.n	800d80e <HAL_RCC_OscConfig+0x62>
 800d7ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d7ec:	f003 0303 	and.w	r3, r3, #3
 800d7f0:	2b02      	cmp	r3, #2
 800d7f2:	d10c      	bne.n	800d80e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800d7f4:	4b8f      	ldr	r3, [pc, #572]	@ (800da34 <HAL_RCC_OscConfig+0x288>)
 800d7f6:	681b      	ldr	r3, [r3, #0]
 800d7f8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d7fc:	2b00      	cmp	r3, #0
 800d7fe:	d06d      	beq.n	800d8dc <HAL_RCC_OscConfig+0x130>
 800d800:	687b      	ldr	r3, [r7, #4]
 800d802:	685b      	ldr	r3, [r3, #4]
 800d804:	2b00      	cmp	r3, #0
 800d806:	d169      	bne.n	800d8dc <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800d808:	2301      	movs	r3, #1
 800d80a:	f000 bc21 	b.w	800e050 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800d80e:	687b      	ldr	r3, [r7, #4]
 800d810:	685b      	ldr	r3, [r3, #4]
 800d812:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d816:	d106      	bne.n	800d826 <HAL_RCC_OscConfig+0x7a>
 800d818:	4b86      	ldr	r3, [pc, #536]	@ (800da34 <HAL_RCC_OscConfig+0x288>)
 800d81a:	681b      	ldr	r3, [r3, #0]
 800d81c:	4a85      	ldr	r2, [pc, #532]	@ (800da34 <HAL_RCC_OscConfig+0x288>)
 800d81e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d822:	6013      	str	r3, [r2, #0]
 800d824:	e02e      	b.n	800d884 <HAL_RCC_OscConfig+0xd8>
 800d826:	687b      	ldr	r3, [r7, #4]
 800d828:	685b      	ldr	r3, [r3, #4]
 800d82a:	2b00      	cmp	r3, #0
 800d82c:	d10c      	bne.n	800d848 <HAL_RCC_OscConfig+0x9c>
 800d82e:	4b81      	ldr	r3, [pc, #516]	@ (800da34 <HAL_RCC_OscConfig+0x288>)
 800d830:	681b      	ldr	r3, [r3, #0]
 800d832:	4a80      	ldr	r2, [pc, #512]	@ (800da34 <HAL_RCC_OscConfig+0x288>)
 800d834:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800d838:	6013      	str	r3, [r2, #0]
 800d83a:	4b7e      	ldr	r3, [pc, #504]	@ (800da34 <HAL_RCC_OscConfig+0x288>)
 800d83c:	681b      	ldr	r3, [r3, #0]
 800d83e:	4a7d      	ldr	r2, [pc, #500]	@ (800da34 <HAL_RCC_OscConfig+0x288>)
 800d840:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800d844:	6013      	str	r3, [r2, #0]
 800d846:	e01d      	b.n	800d884 <HAL_RCC_OscConfig+0xd8>
 800d848:	687b      	ldr	r3, [r7, #4]
 800d84a:	685b      	ldr	r3, [r3, #4]
 800d84c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800d850:	d10c      	bne.n	800d86c <HAL_RCC_OscConfig+0xc0>
 800d852:	4b78      	ldr	r3, [pc, #480]	@ (800da34 <HAL_RCC_OscConfig+0x288>)
 800d854:	681b      	ldr	r3, [r3, #0]
 800d856:	4a77      	ldr	r2, [pc, #476]	@ (800da34 <HAL_RCC_OscConfig+0x288>)
 800d858:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800d85c:	6013      	str	r3, [r2, #0]
 800d85e:	4b75      	ldr	r3, [pc, #468]	@ (800da34 <HAL_RCC_OscConfig+0x288>)
 800d860:	681b      	ldr	r3, [r3, #0]
 800d862:	4a74      	ldr	r2, [pc, #464]	@ (800da34 <HAL_RCC_OscConfig+0x288>)
 800d864:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d868:	6013      	str	r3, [r2, #0]
 800d86a:	e00b      	b.n	800d884 <HAL_RCC_OscConfig+0xd8>
 800d86c:	4b71      	ldr	r3, [pc, #452]	@ (800da34 <HAL_RCC_OscConfig+0x288>)
 800d86e:	681b      	ldr	r3, [r3, #0]
 800d870:	4a70      	ldr	r2, [pc, #448]	@ (800da34 <HAL_RCC_OscConfig+0x288>)
 800d872:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800d876:	6013      	str	r3, [r2, #0]
 800d878:	4b6e      	ldr	r3, [pc, #440]	@ (800da34 <HAL_RCC_OscConfig+0x288>)
 800d87a:	681b      	ldr	r3, [r3, #0]
 800d87c:	4a6d      	ldr	r2, [pc, #436]	@ (800da34 <HAL_RCC_OscConfig+0x288>)
 800d87e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800d882:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800d884:	687b      	ldr	r3, [r7, #4]
 800d886:	685b      	ldr	r3, [r3, #4]
 800d888:	2b00      	cmp	r3, #0
 800d88a:	d013      	beq.n	800d8b4 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d88c:	f7f8 ff36 	bl	80066fc <HAL_GetTick>
 800d890:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800d892:	e008      	b.n	800d8a6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800d894:	f7f8 ff32 	bl	80066fc <HAL_GetTick>
 800d898:	4602      	mov	r2, r0
 800d89a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d89c:	1ad3      	subs	r3, r2, r3
 800d89e:	2b64      	cmp	r3, #100	@ 0x64
 800d8a0:	d901      	bls.n	800d8a6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800d8a2:	2303      	movs	r3, #3
 800d8a4:	e3d4      	b.n	800e050 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800d8a6:	4b63      	ldr	r3, [pc, #396]	@ (800da34 <HAL_RCC_OscConfig+0x288>)
 800d8a8:	681b      	ldr	r3, [r3, #0]
 800d8aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d8ae:	2b00      	cmp	r3, #0
 800d8b0:	d0f0      	beq.n	800d894 <HAL_RCC_OscConfig+0xe8>
 800d8b2:	e014      	b.n	800d8de <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d8b4:	f7f8 ff22 	bl	80066fc <HAL_GetTick>
 800d8b8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800d8ba:	e008      	b.n	800d8ce <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800d8bc:	f7f8 ff1e 	bl	80066fc <HAL_GetTick>
 800d8c0:	4602      	mov	r2, r0
 800d8c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d8c4:	1ad3      	subs	r3, r2, r3
 800d8c6:	2b64      	cmp	r3, #100	@ 0x64
 800d8c8:	d901      	bls.n	800d8ce <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800d8ca:	2303      	movs	r3, #3
 800d8cc:	e3c0      	b.n	800e050 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800d8ce:	4b59      	ldr	r3, [pc, #356]	@ (800da34 <HAL_RCC_OscConfig+0x288>)
 800d8d0:	681b      	ldr	r3, [r3, #0]
 800d8d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d8d6:	2b00      	cmp	r3, #0
 800d8d8:	d1f0      	bne.n	800d8bc <HAL_RCC_OscConfig+0x110>
 800d8da:	e000      	b.n	800d8de <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800d8dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800d8de:	687b      	ldr	r3, [r7, #4]
 800d8e0:	681b      	ldr	r3, [r3, #0]
 800d8e2:	f003 0302 	and.w	r3, r3, #2
 800d8e6:	2b00      	cmp	r3, #0
 800d8e8:	f000 80ca 	beq.w	800da80 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800d8ec:	4b51      	ldr	r3, [pc, #324]	@ (800da34 <HAL_RCC_OscConfig+0x288>)
 800d8ee:	691b      	ldr	r3, [r3, #16]
 800d8f0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800d8f4:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800d8f6:	4b4f      	ldr	r3, [pc, #316]	@ (800da34 <HAL_RCC_OscConfig+0x288>)
 800d8f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d8fa:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800d8fc:	6a3b      	ldr	r3, [r7, #32]
 800d8fe:	2b00      	cmp	r3, #0
 800d900:	d007      	beq.n	800d912 <HAL_RCC_OscConfig+0x166>
 800d902:	6a3b      	ldr	r3, [r7, #32]
 800d904:	2b18      	cmp	r3, #24
 800d906:	d156      	bne.n	800d9b6 <HAL_RCC_OscConfig+0x20a>
 800d908:	69fb      	ldr	r3, [r7, #28]
 800d90a:	f003 0303 	and.w	r3, r3, #3
 800d90e:	2b00      	cmp	r3, #0
 800d910:	d151      	bne.n	800d9b6 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800d912:	4b48      	ldr	r3, [pc, #288]	@ (800da34 <HAL_RCC_OscConfig+0x288>)
 800d914:	681b      	ldr	r3, [r3, #0]
 800d916:	f003 0304 	and.w	r3, r3, #4
 800d91a:	2b00      	cmp	r3, #0
 800d91c:	d005      	beq.n	800d92a <HAL_RCC_OscConfig+0x17e>
 800d91e:	687b      	ldr	r3, [r7, #4]
 800d920:	68db      	ldr	r3, [r3, #12]
 800d922:	2b00      	cmp	r3, #0
 800d924:	d101      	bne.n	800d92a <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800d926:	2301      	movs	r3, #1
 800d928:	e392      	b.n	800e050 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800d92a:	4b42      	ldr	r3, [pc, #264]	@ (800da34 <HAL_RCC_OscConfig+0x288>)
 800d92c:	681b      	ldr	r3, [r3, #0]
 800d92e:	f023 0219 	bic.w	r2, r3, #25
 800d932:	687b      	ldr	r3, [r7, #4]
 800d934:	68db      	ldr	r3, [r3, #12]
 800d936:	493f      	ldr	r1, [pc, #252]	@ (800da34 <HAL_RCC_OscConfig+0x288>)
 800d938:	4313      	orrs	r3, r2
 800d93a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d93c:	f7f8 fede 	bl	80066fc <HAL_GetTick>
 800d940:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800d942:	e008      	b.n	800d956 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800d944:	f7f8 feda 	bl	80066fc <HAL_GetTick>
 800d948:	4602      	mov	r2, r0
 800d94a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d94c:	1ad3      	subs	r3, r2, r3
 800d94e:	2b02      	cmp	r3, #2
 800d950:	d901      	bls.n	800d956 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800d952:	2303      	movs	r3, #3
 800d954:	e37c      	b.n	800e050 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800d956:	4b37      	ldr	r3, [pc, #220]	@ (800da34 <HAL_RCC_OscConfig+0x288>)
 800d958:	681b      	ldr	r3, [r3, #0]
 800d95a:	f003 0304 	and.w	r3, r3, #4
 800d95e:	2b00      	cmp	r3, #0
 800d960:	d0f0      	beq.n	800d944 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d962:	f7f8 fefb 	bl	800675c <HAL_GetREVID>
 800d966:	4603      	mov	r3, r0
 800d968:	f241 0203 	movw	r2, #4099	@ 0x1003
 800d96c:	4293      	cmp	r3, r2
 800d96e:	d817      	bhi.n	800d9a0 <HAL_RCC_OscConfig+0x1f4>
 800d970:	687b      	ldr	r3, [r7, #4]
 800d972:	691b      	ldr	r3, [r3, #16]
 800d974:	2b40      	cmp	r3, #64	@ 0x40
 800d976:	d108      	bne.n	800d98a <HAL_RCC_OscConfig+0x1de>
 800d978:	4b2e      	ldr	r3, [pc, #184]	@ (800da34 <HAL_RCC_OscConfig+0x288>)
 800d97a:	685b      	ldr	r3, [r3, #4]
 800d97c:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800d980:	4a2c      	ldr	r2, [pc, #176]	@ (800da34 <HAL_RCC_OscConfig+0x288>)
 800d982:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800d986:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800d988:	e07a      	b.n	800da80 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d98a:	4b2a      	ldr	r3, [pc, #168]	@ (800da34 <HAL_RCC_OscConfig+0x288>)
 800d98c:	685b      	ldr	r3, [r3, #4]
 800d98e:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800d992:	687b      	ldr	r3, [r7, #4]
 800d994:	691b      	ldr	r3, [r3, #16]
 800d996:	031b      	lsls	r3, r3, #12
 800d998:	4926      	ldr	r1, [pc, #152]	@ (800da34 <HAL_RCC_OscConfig+0x288>)
 800d99a:	4313      	orrs	r3, r2
 800d99c:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800d99e:	e06f      	b.n	800da80 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d9a0:	4b24      	ldr	r3, [pc, #144]	@ (800da34 <HAL_RCC_OscConfig+0x288>)
 800d9a2:	685b      	ldr	r3, [r3, #4]
 800d9a4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800d9a8:	687b      	ldr	r3, [r7, #4]
 800d9aa:	691b      	ldr	r3, [r3, #16]
 800d9ac:	061b      	lsls	r3, r3, #24
 800d9ae:	4921      	ldr	r1, [pc, #132]	@ (800da34 <HAL_RCC_OscConfig+0x288>)
 800d9b0:	4313      	orrs	r3, r2
 800d9b2:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800d9b4:	e064      	b.n	800da80 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800d9b6:	687b      	ldr	r3, [r7, #4]
 800d9b8:	68db      	ldr	r3, [r3, #12]
 800d9ba:	2b00      	cmp	r3, #0
 800d9bc:	d047      	beq.n	800da4e <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800d9be:	4b1d      	ldr	r3, [pc, #116]	@ (800da34 <HAL_RCC_OscConfig+0x288>)
 800d9c0:	681b      	ldr	r3, [r3, #0]
 800d9c2:	f023 0219 	bic.w	r2, r3, #25
 800d9c6:	687b      	ldr	r3, [r7, #4]
 800d9c8:	68db      	ldr	r3, [r3, #12]
 800d9ca:	491a      	ldr	r1, [pc, #104]	@ (800da34 <HAL_RCC_OscConfig+0x288>)
 800d9cc:	4313      	orrs	r3, r2
 800d9ce:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d9d0:	f7f8 fe94 	bl	80066fc <HAL_GetTick>
 800d9d4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800d9d6:	e008      	b.n	800d9ea <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800d9d8:	f7f8 fe90 	bl	80066fc <HAL_GetTick>
 800d9dc:	4602      	mov	r2, r0
 800d9de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d9e0:	1ad3      	subs	r3, r2, r3
 800d9e2:	2b02      	cmp	r3, #2
 800d9e4:	d901      	bls.n	800d9ea <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800d9e6:	2303      	movs	r3, #3
 800d9e8:	e332      	b.n	800e050 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800d9ea:	4b12      	ldr	r3, [pc, #72]	@ (800da34 <HAL_RCC_OscConfig+0x288>)
 800d9ec:	681b      	ldr	r3, [r3, #0]
 800d9ee:	f003 0304 	and.w	r3, r3, #4
 800d9f2:	2b00      	cmp	r3, #0
 800d9f4:	d0f0      	beq.n	800d9d8 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d9f6:	f7f8 feb1 	bl	800675c <HAL_GetREVID>
 800d9fa:	4603      	mov	r3, r0
 800d9fc:	f241 0203 	movw	r2, #4099	@ 0x1003
 800da00:	4293      	cmp	r3, r2
 800da02:	d819      	bhi.n	800da38 <HAL_RCC_OscConfig+0x28c>
 800da04:	687b      	ldr	r3, [r7, #4]
 800da06:	691b      	ldr	r3, [r3, #16]
 800da08:	2b40      	cmp	r3, #64	@ 0x40
 800da0a:	d108      	bne.n	800da1e <HAL_RCC_OscConfig+0x272>
 800da0c:	4b09      	ldr	r3, [pc, #36]	@ (800da34 <HAL_RCC_OscConfig+0x288>)
 800da0e:	685b      	ldr	r3, [r3, #4]
 800da10:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800da14:	4a07      	ldr	r2, [pc, #28]	@ (800da34 <HAL_RCC_OscConfig+0x288>)
 800da16:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800da1a:	6053      	str	r3, [r2, #4]
 800da1c:	e030      	b.n	800da80 <HAL_RCC_OscConfig+0x2d4>
 800da1e:	4b05      	ldr	r3, [pc, #20]	@ (800da34 <HAL_RCC_OscConfig+0x288>)
 800da20:	685b      	ldr	r3, [r3, #4]
 800da22:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800da26:	687b      	ldr	r3, [r7, #4]
 800da28:	691b      	ldr	r3, [r3, #16]
 800da2a:	031b      	lsls	r3, r3, #12
 800da2c:	4901      	ldr	r1, [pc, #4]	@ (800da34 <HAL_RCC_OscConfig+0x288>)
 800da2e:	4313      	orrs	r3, r2
 800da30:	604b      	str	r3, [r1, #4]
 800da32:	e025      	b.n	800da80 <HAL_RCC_OscConfig+0x2d4>
 800da34:	58024400 	.word	0x58024400
 800da38:	4b9a      	ldr	r3, [pc, #616]	@ (800dca4 <HAL_RCC_OscConfig+0x4f8>)
 800da3a:	685b      	ldr	r3, [r3, #4]
 800da3c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800da40:	687b      	ldr	r3, [r7, #4]
 800da42:	691b      	ldr	r3, [r3, #16]
 800da44:	061b      	lsls	r3, r3, #24
 800da46:	4997      	ldr	r1, [pc, #604]	@ (800dca4 <HAL_RCC_OscConfig+0x4f8>)
 800da48:	4313      	orrs	r3, r2
 800da4a:	604b      	str	r3, [r1, #4]
 800da4c:	e018      	b.n	800da80 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800da4e:	4b95      	ldr	r3, [pc, #596]	@ (800dca4 <HAL_RCC_OscConfig+0x4f8>)
 800da50:	681b      	ldr	r3, [r3, #0]
 800da52:	4a94      	ldr	r2, [pc, #592]	@ (800dca4 <HAL_RCC_OscConfig+0x4f8>)
 800da54:	f023 0301 	bic.w	r3, r3, #1
 800da58:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800da5a:	f7f8 fe4f 	bl	80066fc <HAL_GetTick>
 800da5e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800da60:	e008      	b.n	800da74 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800da62:	f7f8 fe4b 	bl	80066fc <HAL_GetTick>
 800da66:	4602      	mov	r2, r0
 800da68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da6a:	1ad3      	subs	r3, r2, r3
 800da6c:	2b02      	cmp	r3, #2
 800da6e:	d901      	bls.n	800da74 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 800da70:	2303      	movs	r3, #3
 800da72:	e2ed      	b.n	800e050 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800da74:	4b8b      	ldr	r3, [pc, #556]	@ (800dca4 <HAL_RCC_OscConfig+0x4f8>)
 800da76:	681b      	ldr	r3, [r3, #0]
 800da78:	f003 0304 	and.w	r3, r3, #4
 800da7c:	2b00      	cmp	r3, #0
 800da7e:	d1f0      	bne.n	800da62 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800da80:	687b      	ldr	r3, [r7, #4]
 800da82:	681b      	ldr	r3, [r3, #0]
 800da84:	f003 0310 	and.w	r3, r3, #16
 800da88:	2b00      	cmp	r3, #0
 800da8a:	f000 80a9 	beq.w	800dbe0 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800da8e:	4b85      	ldr	r3, [pc, #532]	@ (800dca4 <HAL_RCC_OscConfig+0x4f8>)
 800da90:	691b      	ldr	r3, [r3, #16]
 800da92:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800da96:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800da98:	4b82      	ldr	r3, [pc, #520]	@ (800dca4 <HAL_RCC_OscConfig+0x4f8>)
 800da9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800da9c:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800da9e:	69bb      	ldr	r3, [r7, #24]
 800daa0:	2b08      	cmp	r3, #8
 800daa2:	d007      	beq.n	800dab4 <HAL_RCC_OscConfig+0x308>
 800daa4:	69bb      	ldr	r3, [r7, #24]
 800daa6:	2b18      	cmp	r3, #24
 800daa8:	d13a      	bne.n	800db20 <HAL_RCC_OscConfig+0x374>
 800daaa:	697b      	ldr	r3, [r7, #20]
 800daac:	f003 0303 	and.w	r3, r3, #3
 800dab0:	2b01      	cmp	r3, #1
 800dab2:	d135      	bne.n	800db20 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800dab4:	4b7b      	ldr	r3, [pc, #492]	@ (800dca4 <HAL_RCC_OscConfig+0x4f8>)
 800dab6:	681b      	ldr	r3, [r3, #0]
 800dab8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800dabc:	2b00      	cmp	r3, #0
 800dabe:	d005      	beq.n	800dacc <HAL_RCC_OscConfig+0x320>
 800dac0:	687b      	ldr	r3, [r7, #4]
 800dac2:	69db      	ldr	r3, [r3, #28]
 800dac4:	2b80      	cmp	r3, #128	@ 0x80
 800dac6:	d001      	beq.n	800dacc <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 800dac8:	2301      	movs	r3, #1
 800daca:	e2c1      	b.n	800e050 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800dacc:	f7f8 fe46 	bl	800675c <HAL_GetREVID>
 800dad0:	4603      	mov	r3, r0
 800dad2:	f241 0203 	movw	r2, #4099	@ 0x1003
 800dad6:	4293      	cmp	r3, r2
 800dad8:	d817      	bhi.n	800db0a <HAL_RCC_OscConfig+0x35e>
 800dada:	687b      	ldr	r3, [r7, #4]
 800dadc:	6a1b      	ldr	r3, [r3, #32]
 800dade:	2b20      	cmp	r3, #32
 800dae0:	d108      	bne.n	800daf4 <HAL_RCC_OscConfig+0x348>
 800dae2:	4b70      	ldr	r3, [pc, #448]	@ (800dca4 <HAL_RCC_OscConfig+0x4f8>)
 800dae4:	685b      	ldr	r3, [r3, #4]
 800dae6:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800daea:	4a6e      	ldr	r2, [pc, #440]	@ (800dca4 <HAL_RCC_OscConfig+0x4f8>)
 800daec:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800daf0:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800daf2:	e075      	b.n	800dbe0 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800daf4:	4b6b      	ldr	r3, [pc, #428]	@ (800dca4 <HAL_RCC_OscConfig+0x4f8>)
 800daf6:	685b      	ldr	r3, [r3, #4]
 800daf8:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800dafc:	687b      	ldr	r3, [r7, #4]
 800dafe:	6a1b      	ldr	r3, [r3, #32]
 800db00:	069b      	lsls	r3, r3, #26
 800db02:	4968      	ldr	r1, [pc, #416]	@ (800dca4 <HAL_RCC_OscConfig+0x4f8>)
 800db04:	4313      	orrs	r3, r2
 800db06:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800db08:	e06a      	b.n	800dbe0 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800db0a:	4b66      	ldr	r3, [pc, #408]	@ (800dca4 <HAL_RCC_OscConfig+0x4f8>)
 800db0c:	68db      	ldr	r3, [r3, #12]
 800db0e:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800db12:	687b      	ldr	r3, [r7, #4]
 800db14:	6a1b      	ldr	r3, [r3, #32]
 800db16:	061b      	lsls	r3, r3, #24
 800db18:	4962      	ldr	r1, [pc, #392]	@ (800dca4 <HAL_RCC_OscConfig+0x4f8>)
 800db1a:	4313      	orrs	r3, r2
 800db1c:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800db1e:	e05f      	b.n	800dbe0 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800db20:	687b      	ldr	r3, [r7, #4]
 800db22:	69db      	ldr	r3, [r3, #28]
 800db24:	2b00      	cmp	r3, #0
 800db26:	d042      	beq.n	800dbae <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800db28:	4b5e      	ldr	r3, [pc, #376]	@ (800dca4 <HAL_RCC_OscConfig+0x4f8>)
 800db2a:	681b      	ldr	r3, [r3, #0]
 800db2c:	4a5d      	ldr	r2, [pc, #372]	@ (800dca4 <HAL_RCC_OscConfig+0x4f8>)
 800db2e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800db32:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800db34:	f7f8 fde2 	bl	80066fc <HAL_GetTick>
 800db38:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800db3a:	e008      	b.n	800db4e <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800db3c:	f7f8 fdde 	bl	80066fc <HAL_GetTick>
 800db40:	4602      	mov	r2, r0
 800db42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800db44:	1ad3      	subs	r3, r2, r3
 800db46:	2b02      	cmp	r3, #2
 800db48:	d901      	bls.n	800db4e <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800db4a:	2303      	movs	r3, #3
 800db4c:	e280      	b.n	800e050 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800db4e:	4b55      	ldr	r3, [pc, #340]	@ (800dca4 <HAL_RCC_OscConfig+0x4f8>)
 800db50:	681b      	ldr	r3, [r3, #0]
 800db52:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800db56:	2b00      	cmp	r3, #0
 800db58:	d0f0      	beq.n	800db3c <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800db5a:	f7f8 fdff 	bl	800675c <HAL_GetREVID>
 800db5e:	4603      	mov	r3, r0
 800db60:	f241 0203 	movw	r2, #4099	@ 0x1003
 800db64:	4293      	cmp	r3, r2
 800db66:	d817      	bhi.n	800db98 <HAL_RCC_OscConfig+0x3ec>
 800db68:	687b      	ldr	r3, [r7, #4]
 800db6a:	6a1b      	ldr	r3, [r3, #32]
 800db6c:	2b20      	cmp	r3, #32
 800db6e:	d108      	bne.n	800db82 <HAL_RCC_OscConfig+0x3d6>
 800db70:	4b4c      	ldr	r3, [pc, #304]	@ (800dca4 <HAL_RCC_OscConfig+0x4f8>)
 800db72:	685b      	ldr	r3, [r3, #4]
 800db74:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800db78:	4a4a      	ldr	r2, [pc, #296]	@ (800dca4 <HAL_RCC_OscConfig+0x4f8>)
 800db7a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800db7e:	6053      	str	r3, [r2, #4]
 800db80:	e02e      	b.n	800dbe0 <HAL_RCC_OscConfig+0x434>
 800db82:	4b48      	ldr	r3, [pc, #288]	@ (800dca4 <HAL_RCC_OscConfig+0x4f8>)
 800db84:	685b      	ldr	r3, [r3, #4]
 800db86:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800db8a:	687b      	ldr	r3, [r7, #4]
 800db8c:	6a1b      	ldr	r3, [r3, #32]
 800db8e:	069b      	lsls	r3, r3, #26
 800db90:	4944      	ldr	r1, [pc, #272]	@ (800dca4 <HAL_RCC_OscConfig+0x4f8>)
 800db92:	4313      	orrs	r3, r2
 800db94:	604b      	str	r3, [r1, #4]
 800db96:	e023      	b.n	800dbe0 <HAL_RCC_OscConfig+0x434>
 800db98:	4b42      	ldr	r3, [pc, #264]	@ (800dca4 <HAL_RCC_OscConfig+0x4f8>)
 800db9a:	68db      	ldr	r3, [r3, #12]
 800db9c:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800dba0:	687b      	ldr	r3, [r7, #4]
 800dba2:	6a1b      	ldr	r3, [r3, #32]
 800dba4:	061b      	lsls	r3, r3, #24
 800dba6:	493f      	ldr	r1, [pc, #252]	@ (800dca4 <HAL_RCC_OscConfig+0x4f8>)
 800dba8:	4313      	orrs	r3, r2
 800dbaa:	60cb      	str	r3, [r1, #12]
 800dbac:	e018      	b.n	800dbe0 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800dbae:	4b3d      	ldr	r3, [pc, #244]	@ (800dca4 <HAL_RCC_OscConfig+0x4f8>)
 800dbb0:	681b      	ldr	r3, [r3, #0]
 800dbb2:	4a3c      	ldr	r2, [pc, #240]	@ (800dca4 <HAL_RCC_OscConfig+0x4f8>)
 800dbb4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800dbb8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800dbba:	f7f8 fd9f 	bl	80066fc <HAL_GetTick>
 800dbbe:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800dbc0:	e008      	b.n	800dbd4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800dbc2:	f7f8 fd9b 	bl	80066fc <HAL_GetTick>
 800dbc6:	4602      	mov	r2, r0
 800dbc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dbca:	1ad3      	subs	r3, r2, r3
 800dbcc:	2b02      	cmp	r3, #2
 800dbce:	d901      	bls.n	800dbd4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800dbd0:	2303      	movs	r3, #3
 800dbd2:	e23d      	b.n	800e050 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800dbd4:	4b33      	ldr	r3, [pc, #204]	@ (800dca4 <HAL_RCC_OscConfig+0x4f8>)
 800dbd6:	681b      	ldr	r3, [r3, #0]
 800dbd8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800dbdc:	2b00      	cmp	r3, #0
 800dbde:	d1f0      	bne.n	800dbc2 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800dbe0:	687b      	ldr	r3, [r7, #4]
 800dbe2:	681b      	ldr	r3, [r3, #0]
 800dbe4:	f003 0308 	and.w	r3, r3, #8
 800dbe8:	2b00      	cmp	r3, #0
 800dbea:	d036      	beq.n	800dc5a <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800dbec:	687b      	ldr	r3, [r7, #4]
 800dbee:	695b      	ldr	r3, [r3, #20]
 800dbf0:	2b00      	cmp	r3, #0
 800dbf2:	d019      	beq.n	800dc28 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800dbf4:	4b2b      	ldr	r3, [pc, #172]	@ (800dca4 <HAL_RCC_OscConfig+0x4f8>)
 800dbf6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800dbf8:	4a2a      	ldr	r2, [pc, #168]	@ (800dca4 <HAL_RCC_OscConfig+0x4f8>)
 800dbfa:	f043 0301 	orr.w	r3, r3, #1
 800dbfe:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800dc00:	f7f8 fd7c 	bl	80066fc <HAL_GetTick>
 800dc04:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800dc06:	e008      	b.n	800dc1a <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800dc08:	f7f8 fd78 	bl	80066fc <HAL_GetTick>
 800dc0c:	4602      	mov	r2, r0
 800dc0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc10:	1ad3      	subs	r3, r2, r3
 800dc12:	2b02      	cmp	r3, #2
 800dc14:	d901      	bls.n	800dc1a <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800dc16:	2303      	movs	r3, #3
 800dc18:	e21a      	b.n	800e050 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800dc1a:	4b22      	ldr	r3, [pc, #136]	@ (800dca4 <HAL_RCC_OscConfig+0x4f8>)
 800dc1c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800dc1e:	f003 0302 	and.w	r3, r3, #2
 800dc22:	2b00      	cmp	r3, #0
 800dc24:	d0f0      	beq.n	800dc08 <HAL_RCC_OscConfig+0x45c>
 800dc26:	e018      	b.n	800dc5a <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800dc28:	4b1e      	ldr	r3, [pc, #120]	@ (800dca4 <HAL_RCC_OscConfig+0x4f8>)
 800dc2a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800dc2c:	4a1d      	ldr	r2, [pc, #116]	@ (800dca4 <HAL_RCC_OscConfig+0x4f8>)
 800dc2e:	f023 0301 	bic.w	r3, r3, #1
 800dc32:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800dc34:	f7f8 fd62 	bl	80066fc <HAL_GetTick>
 800dc38:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800dc3a:	e008      	b.n	800dc4e <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800dc3c:	f7f8 fd5e 	bl	80066fc <HAL_GetTick>
 800dc40:	4602      	mov	r2, r0
 800dc42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc44:	1ad3      	subs	r3, r2, r3
 800dc46:	2b02      	cmp	r3, #2
 800dc48:	d901      	bls.n	800dc4e <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800dc4a:	2303      	movs	r3, #3
 800dc4c:	e200      	b.n	800e050 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800dc4e:	4b15      	ldr	r3, [pc, #84]	@ (800dca4 <HAL_RCC_OscConfig+0x4f8>)
 800dc50:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800dc52:	f003 0302 	and.w	r3, r3, #2
 800dc56:	2b00      	cmp	r3, #0
 800dc58:	d1f0      	bne.n	800dc3c <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800dc5a:	687b      	ldr	r3, [r7, #4]
 800dc5c:	681b      	ldr	r3, [r3, #0]
 800dc5e:	f003 0320 	and.w	r3, r3, #32
 800dc62:	2b00      	cmp	r3, #0
 800dc64:	d039      	beq.n	800dcda <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800dc66:	687b      	ldr	r3, [r7, #4]
 800dc68:	699b      	ldr	r3, [r3, #24]
 800dc6a:	2b00      	cmp	r3, #0
 800dc6c:	d01c      	beq.n	800dca8 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800dc6e:	4b0d      	ldr	r3, [pc, #52]	@ (800dca4 <HAL_RCC_OscConfig+0x4f8>)
 800dc70:	681b      	ldr	r3, [r3, #0]
 800dc72:	4a0c      	ldr	r2, [pc, #48]	@ (800dca4 <HAL_RCC_OscConfig+0x4f8>)
 800dc74:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800dc78:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800dc7a:	f7f8 fd3f 	bl	80066fc <HAL_GetTick>
 800dc7e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800dc80:	e008      	b.n	800dc94 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800dc82:	f7f8 fd3b 	bl	80066fc <HAL_GetTick>
 800dc86:	4602      	mov	r2, r0
 800dc88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc8a:	1ad3      	subs	r3, r2, r3
 800dc8c:	2b02      	cmp	r3, #2
 800dc8e:	d901      	bls.n	800dc94 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 800dc90:	2303      	movs	r3, #3
 800dc92:	e1dd      	b.n	800e050 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800dc94:	4b03      	ldr	r3, [pc, #12]	@ (800dca4 <HAL_RCC_OscConfig+0x4f8>)
 800dc96:	681b      	ldr	r3, [r3, #0]
 800dc98:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800dc9c:	2b00      	cmp	r3, #0
 800dc9e:	d0f0      	beq.n	800dc82 <HAL_RCC_OscConfig+0x4d6>
 800dca0:	e01b      	b.n	800dcda <HAL_RCC_OscConfig+0x52e>
 800dca2:	bf00      	nop
 800dca4:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800dca8:	4b9b      	ldr	r3, [pc, #620]	@ (800df18 <HAL_RCC_OscConfig+0x76c>)
 800dcaa:	681b      	ldr	r3, [r3, #0]
 800dcac:	4a9a      	ldr	r2, [pc, #616]	@ (800df18 <HAL_RCC_OscConfig+0x76c>)
 800dcae:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800dcb2:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800dcb4:	f7f8 fd22 	bl	80066fc <HAL_GetTick>
 800dcb8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800dcba:	e008      	b.n	800dcce <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800dcbc:	f7f8 fd1e 	bl	80066fc <HAL_GetTick>
 800dcc0:	4602      	mov	r2, r0
 800dcc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dcc4:	1ad3      	subs	r3, r2, r3
 800dcc6:	2b02      	cmp	r3, #2
 800dcc8:	d901      	bls.n	800dcce <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800dcca:	2303      	movs	r3, #3
 800dccc:	e1c0      	b.n	800e050 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800dcce:	4b92      	ldr	r3, [pc, #584]	@ (800df18 <HAL_RCC_OscConfig+0x76c>)
 800dcd0:	681b      	ldr	r3, [r3, #0]
 800dcd2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800dcd6:	2b00      	cmp	r3, #0
 800dcd8:	d1f0      	bne.n	800dcbc <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800dcda:	687b      	ldr	r3, [r7, #4]
 800dcdc:	681b      	ldr	r3, [r3, #0]
 800dcde:	f003 0304 	and.w	r3, r3, #4
 800dce2:	2b00      	cmp	r3, #0
 800dce4:	f000 8081 	beq.w	800ddea <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800dce8:	4b8c      	ldr	r3, [pc, #560]	@ (800df1c <HAL_RCC_OscConfig+0x770>)
 800dcea:	681b      	ldr	r3, [r3, #0]
 800dcec:	4a8b      	ldr	r2, [pc, #556]	@ (800df1c <HAL_RCC_OscConfig+0x770>)
 800dcee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800dcf2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800dcf4:	f7f8 fd02 	bl	80066fc <HAL_GetTick>
 800dcf8:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800dcfa:	e008      	b.n	800dd0e <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800dcfc:	f7f8 fcfe 	bl	80066fc <HAL_GetTick>
 800dd00:	4602      	mov	r2, r0
 800dd02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd04:	1ad3      	subs	r3, r2, r3
 800dd06:	2b64      	cmp	r3, #100	@ 0x64
 800dd08:	d901      	bls.n	800dd0e <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800dd0a:	2303      	movs	r3, #3
 800dd0c:	e1a0      	b.n	800e050 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800dd0e:	4b83      	ldr	r3, [pc, #524]	@ (800df1c <HAL_RCC_OscConfig+0x770>)
 800dd10:	681b      	ldr	r3, [r3, #0]
 800dd12:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800dd16:	2b00      	cmp	r3, #0
 800dd18:	d0f0      	beq.n	800dcfc <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800dd1a:	687b      	ldr	r3, [r7, #4]
 800dd1c:	689b      	ldr	r3, [r3, #8]
 800dd1e:	2b01      	cmp	r3, #1
 800dd20:	d106      	bne.n	800dd30 <HAL_RCC_OscConfig+0x584>
 800dd22:	4b7d      	ldr	r3, [pc, #500]	@ (800df18 <HAL_RCC_OscConfig+0x76c>)
 800dd24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800dd26:	4a7c      	ldr	r2, [pc, #496]	@ (800df18 <HAL_RCC_OscConfig+0x76c>)
 800dd28:	f043 0301 	orr.w	r3, r3, #1
 800dd2c:	6713      	str	r3, [r2, #112]	@ 0x70
 800dd2e:	e02d      	b.n	800dd8c <HAL_RCC_OscConfig+0x5e0>
 800dd30:	687b      	ldr	r3, [r7, #4]
 800dd32:	689b      	ldr	r3, [r3, #8]
 800dd34:	2b00      	cmp	r3, #0
 800dd36:	d10c      	bne.n	800dd52 <HAL_RCC_OscConfig+0x5a6>
 800dd38:	4b77      	ldr	r3, [pc, #476]	@ (800df18 <HAL_RCC_OscConfig+0x76c>)
 800dd3a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800dd3c:	4a76      	ldr	r2, [pc, #472]	@ (800df18 <HAL_RCC_OscConfig+0x76c>)
 800dd3e:	f023 0301 	bic.w	r3, r3, #1
 800dd42:	6713      	str	r3, [r2, #112]	@ 0x70
 800dd44:	4b74      	ldr	r3, [pc, #464]	@ (800df18 <HAL_RCC_OscConfig+0x76c>)
 800dd46:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800dd48:	4a73      	ldr	r2, [pc, #460]	@ (800df18 <HAL_RCC_OscConfig+0x76c>)
 800dd4a:	f023 0304 	bic.w	r3, r3, #4
 800dd4e:	6713      	str	r3, [r2, #112]	@ 0x70
 800dd50:	e01c      	b.n	800dd8c <HAL_RCC_OscConfig+0x5e0>
 800dd52:	687b      	ldr	r3, [r7, #4]
 800dd54:	689b      	ldr	r3, [r3, #8]
 800dd56:	2b05      	cmp	r3, #5
 800dd58:	d10c      	bne.n	800dd74 <HAL_RCC_OscConfig+0x5c8>
 800dd5a:	4b6f      	ldr	r3, [pc, #444]	@ (800df18 <HAL_RCC_OscConfig+0x76c>)
 800dd5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800dd5e:	4a6e      	ldr	r2, [pc, #440]	@ (800df18 <HAL_RCC_OscConfig+0x76c>)
 800dd60:	f043 0304 	orr.w	r3, r3, #4
 800dd64:	6713      	str	r3, [r2, #112]	@ 0x70
 800dd66:	4b6c      	ldr	r3, [pc, #432]	@ (800df18 <HAL_RCC_OscConfig+0x76c>)
 800dd68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800dd6a:	4a6b      	ldr	r2, [pc, #428]	@ (800df18 <HAL_RCC_OscConfig+0x76c>)
 800dd6c:	f043 0301 	orr.w	r3, r3, #1
 800dd70:	6713      	str	r3, [r2, #112]	@ 0x70
 800dd72:	e00b      	b.n	800dd8c <HAL_RCC_OscConfig+0x5e0>
 800dd74:	4b68      	ldr	r3, [pc, #416]	@ (800df18 <HAL_RCC_OscConfig+0x76c>)
 800dd76:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800dd78:	4a67      	ldr	r2, [pc, #412]	@ (800df18 <HAL_RCC_OscConfig+0x76c>)
 800dd7a:	f023 0301 	bic.w	r3, r3, #1
 800dd7e:	6713      	str	r3, [r2, #112]	@ 0x70
 800dd80:	4b65      	ldr	r3, [pc, #404]	@ (800df18 <HAL_RCC_OscConfig+0x76c>)
 800dd82:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800dd84:	4a64      	ldr	r2, [pc, #400]	@ (800df18 <HAL_RCC_OscConfig+0x76c>)
 800dd86:	f023 0304 	bic.w	r3, r3, #4
 800dd8a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800dd8c:	687b      	ldr	r3, [r7, #4]
 800dd8e:	689b      	ldr	r3, [r3, #8]
 800dd90:	2b00      	cmp	r3, #0
 800dd92:	d015      	beq.n	800ddc0 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800dd94:	f7f8 fcb2 	bl	80066fc <HAL_GetTick>
 800dd98:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800dd9a:	e00a      	b.n	800ddb2 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800dd9c:	f7f8 fcae 	bl	80066fc <HAL_GetTick>
 800dda0:	4602      	mov	r2, r0
 800dda2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dda4:	1ad3      	subs	r3, r2, r3
 800dda6:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ddaa:	4293      	cmp	r3, r2
 800ddac:	d901      	bls.n	800ddb2 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800ddae:	2303      	movs	r3, #3
 800ddb0:	e14e      	b.n	800e050 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800ddb2:	4b59      	ldr	r3, [pc, #356]	@ (800df18 <HAL_RCC_OscConfig+0x76c>)
 800ddb4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ddb6:	f003 0302 	and.w	r3, r3, #2
 800ddba:	2b00      	cmp	r3, #0
 800ddbc:	d0ee      	beq.n	800dd9c <HAL_RCC_OscConfig+0x5f0>
 800ddbe:	e014      	b.n	800ddea <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ddc0:	f7f8 fc9c 	bl	80066fc <HAL_GetTick>
 800ddc4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800ddc6:	e00a      	b.n	800ddde <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ddc8:	f7f8 fc98 	bl	80066fc <HAL_GetTick>
 800ddcc:	4602      	mov	r2, r0
 800ddce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ddd0:	1ad3      	subs	r3, r2, r3
 800ddd2:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ddd6:	4293      	cmp	r3, r2
 800ddd8:	d901      	bls.n	800ddde <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800ddda:	2303      	movs	r3, #3
 800dddc:	e138      	b.n	800e050 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800ddde:	4b4e      	ldr	r3, [pc, #312]	@ (800df18 <HAL_RCC_OscConfig+0x76c>)
 800dde0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800dde2:	f003 0302 	and.w	r3, r3, #2
 800dde6:	2b00      	cmp	r3, #0
 800dde8:	d1ee      	bne.n	800ddc8 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800ddea:	687b      	ldr	r3, [r7, #4]
 800ddec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ddee:	2b00      	cmp	r3, #0
 800ddf0:	f000 812d 	beq.w	800e04e <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800ddf4:	4b48      	ldr	r3, [pc, #288]	@ (800df18 <HAL_RCC_OscConfig+0x76c>)
 800ddf6:	691b      	ldr	r3, [r3, #16]
 800ddf8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800ddfc:	2b18      	cmp	r3, #24
 800ddfe:	f000 80bd 	beq.w	800df7c <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800de02:	687b      	ldr	r3, [r7, #4]
 800de04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800de06:	2b02      	cmp	r3, #2
 800de08:	f040 809e 	bne.w	800df48 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800de0c:	4b42      	ldr	r3, [pc, #264]	@ (800df18 <HAL_RCC_OscConfig+0x76c>)
 800de0e:	681b      	ldr	r3, [r3, #0]
 800de10:	4a41      	ldr	r2, [pc, #260]	@ (800df18 <HAL_RCC_OscConfig+0x76c>)
 800de12:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800de16:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800de18:	f7f8 fc70 	bl	80066fc <HAL_GetTick>
 800de1c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800de1e:	e008      	b.n	800de32 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800de20:	f7f8 fc6c 	bl	80066fc <HAL_GetTick>
 800de24:	4602      	mov	r2, r0
 800de26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de28:	1ad3      	subs	r3, r2, r3
 800de2a:	2b02      	cmp	r3, #2
 800de2c:	d901      	bls.n	800de32 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800de2e:	2303      	movs	r3, #3
 800de30:	e10e      	b.n	800e050 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800de32:	4b39      	ldr	r3, [pc, #228]	@ (800df18 <HAL_RCC_OscConfig+0x76c>)
 800de34:	681b      	ldr	r3, [r3, #0]
 800de36:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800de3a:	2b00      	cmp	r3, #0
 800de3c:	d1f0      	bne.n	800de20 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800de3e:	4b36      	ldr	r3, [pc, #216]	@ (800df18 <HAL_RCC_OscConfig+0x76c>)
 800de40:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800de42:	4b37      	ldr	r3, [pc, #220]	@ (800df20 <HAL_RCC_OscConfig+0x774>)
 800de44:	4013      	ands	r3, r2
 800de46:	687a      	ldr	r2, [r7, #4]
 800de48:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800de4a:	687a      	ldr	r2, [r7, #4]
 800de4c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800de4e:	0112      	lsls	r2, r2, #4
 800de50:	430a      	orrs	r2, r1
 800de52:	4931      	ldr	r1, [pc, #196]	@ (800df18 <HAL_RCC_OscConfig+0x76c>)
 800de54:	4313      	orrs	r3, r2
 800de56:	628b      	str	r3, [r1, #40]	@ 0x28
 800de58:	687b      	ldr	r3, [r7, #4]
 800de5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800de5c:	3b01      	subs	r3, #1
 800de5e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800de62:	687b      	ldr	r3, [r7, #4]
 800de64:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800de66:	3b01      	subs	r3, #1
 800de68:	025b      	lsls	r3, r3, #9
 800de6a:	b29b      	uxth	r3, r3
 800de6c:	431a      	orrs	r2, r3
 800de6e:	687b      	ldr	r3, [r7, #4]
 800de70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800de72:	3b01      	subs	r3, #1
 800de74:	041b      	lsls	r3, r3, #16
 800de76:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800de7a:	431a      	orrs	r2, r3
 800de7c:	687b      	ldr	r3, [r7, #4]
 800de7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800de80:	3b01      	subs	r3, #1
 800de82:	061b      	lsls	r3, r3, #24
 800de84:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800de88:	4923      	ldr	r1, [pc, #140]	@ (800df18 <HAL_RCC_OscConfig+0x76c>)
 800de8a:	4313      	orrs	r3, r2
 800de8c:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800de8e:	4b22      	ldr	r3, [pc, #136]	@ (800df18 <HAL_RCC_OscConfig+0x76c>)
 800de90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800de92:	4a21      	ldr	r2, [pc, #132]	@ (800df18 <HAL_RCC_OscConfig+0x76c>)
 800de94:	f023 0301 	bic.w	r3, r3, #1
 800de98:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800de9a:	4b1f      	ldr	r3, [pc, #124]	@ (800df18 <HAL_RCC_OscConfig+0x76c>)
 800de9c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800de9e:	4b21      	ldr	r3, [pc, #132]	@ (800df24 <HAL_RCC_OscConfig+0x778>)
 800dea0:	4013      	ands	r3, r2
 800dea2:	687a      	ldr	r2, [r7, #4]
 800dea4:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800dea6:	00d2      	lsls	r2, r2, #3
 800dea8:	491b      	ldr	r1, [pc, #108]	@ (800df18 <HAL_RCC_OscConfig+0x76c>)
 800deaa:	4313      	orrs	r3, r2
 800deac:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800deae:	4b1a      	ldr	r3, [pc, #104]	@ (800df18 <HAL_RCC_OscConfig+0x76c>)
 800deb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800deb2:	f023 020c 	bic.w	r2, r3, #12
 800deb6:	687b      	ldr	r3, [r7, #4]
 800deb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800deba:	4917      	ldr	r1, [pc, #92]	@ (800df18 <HAL_RCC_OscConfig+0x76c>)
 800debc:	4313      	orrs	r3, r2
 800debe:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800dec0:	4b15      	ldr	r3, [pc, #84]	@ (800df18 <HAL_RCC_OscConfig+0x76c>)
 800dec2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dec4:	f023 0202 	bic.w	r2, r3, #2
 800dec8:	687b      	ldr	r3, [r7, #4]
 800deca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800decc:	4912      	ldr	r1, [pc, #72]	@ (800df18 <HAL_RCC_OscConfig+0x76c>)
 800dece:	4313      	orrs	r3, r2
 800ded0:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800ded2:	4b11      	ldr	r3, [pc, #68]	@ (800df18 <HAL_RCC_OscConfig+0x76c>)
 800ded4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ded6:	4a10      	ldr	r2, [pc, #64]	@ (800df18 <HAL_RCC_OscConfig+0x76c>)
 800ded8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800dedc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800dede:	4b0e      	ldr	r3, [pc, #56]	@ (800df18 <HAL_RCC_OscConfig+0x76c>)
 800dee0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dee2:	4a0d      	ldr	r2, [pc, #52]	@ (800df18 <HAL_RCC_OscConfig+0x76c>)
 800dee4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800dee8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800deea:	4b0b      	ldr	r3, [pc, #44]	@ (800df18 <HAL_RCC_OscConfig+0x76c>)
 800deec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800deee:	4a0a      	ldr	r2, [pc, #40]	@ (800df18 <HAL_RCC_OscConfig+0x76c>)
 800def0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800def4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800def6:	4b08      	ldr	r3, [pc, #32]	@ (800df18 <HAL_RCC_OscConfig+0x76c>)
 800def8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800defa:	4a07      	ldr	r2, [pc, #28]	@ (800df18 <HAL_RCC_OscConfig+0x76c>)
 800defc:	f043 0301 	orr.w	r3, r3, #1
 800df00:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800df02:	4b05      	ldr	r3, [pc, #20]	@ (800df18 <HAL_RCC_OscConfig+0x76c>)
 800df04:	681b      	ldr	r3, [r3, #0]
 800df06:	4a04      	ldr	r2, [pc, #16]	@ (800df18 <HAL_RCC_OscConfig+0x76c>)
 800df08:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800df0c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800df0e:	f7f8 fbf5 	bl	80066fc <HAL_GetTick>
 800df12:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800df14:	e011      	b.n	800df3a <HAL_RCC_OscConfig+0x78e>
 800df16:	bf00      	nop
 800df18:	58024400 	.word	0x58024400
 800df1c:	58024800 	.word	0x58024800
 800df20:	fffffc0c 	.word	0xfffffc0c
 800df24:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800df28:	f7f8 fbe8 	bl	80066fc <HAL_GetTick>
 800df2c:	4602      	mov	r2, r0
 800df2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800df30:	1ad3      	subs	r3, r2, r3
 800df32:	2b02      	cmp	r3, #2
 800df34:	d901      	bls.n	800df3a <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800df36:	2303      	movs	r3, #3
 800df38:	e08a      	b.n	800e050 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800df3a:	4b47      	ldr	r3, [pc, #284]	@ (800e058 <HAL_RCC_OscConfig+0x8ac>)
 800df3c:	681b      	ldr	r3, [r3, #0]
 800df3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800df42:	2b00      	cmp	r3, #0
 800df44:	d0f0      	beq.n	800df28 <HAL_RCC_OscConfig+0x77c>
 800df46:	e082      	b.n	800e04e <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800df48:	4b43      	ldr	r3, [pc, #268]	@ (800e058 <HAL_RCC_OscConfig+0x8ac>)
 800df4a:	681b      	ldr	r3, [r3, #0]
 800df4c:	4a42      	ldr	r2, [pc, #264]	@ (800e058 <HAL_RCC_OscConfig+0x8ac>)
 800df4e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800df52:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800df54:	f7f8 fbd2 	bl	80066fc <HAL_GetTick>
 800df58:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800df5a:	e008      	b.n	800df6e <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800df5c:	f7f8 fbce 	bl	80066fc <HAL_GetTick>
 800df60:	4602      	mov	r2, r0
 800df62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800df64:	1ad3      	subs	r3, r2, r3
 800df66:	2b02      	cmp	r3, #2
 800df68:	d901      	bls.n	800df6e <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800df6a:	2303      	movs	r3, #3
 800df6c:	e070      	b.n	800e050 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800df6e:	4b3a      	ldr	r3, [pc, #232]	@ (800e058 <HAL_RCC_OscConfig+0x8ac>)
 800df70:	681b      	ldr	r3, [r3, #0]
 800df72:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800df76:	2b00      	cmp	r3, #0
 800df78:	d1f0      	bne.n	800df5c <HAL_RCC_OscConfig+0x7b0>
 800df7a:	e068      	b.n	800e04e <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800df7c:	4b36      	ldr	r3, [pc, #216]	@ (800e058 <HAL_RCC_OscConfig+0x8ac>)
 800df7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800df80:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800df82:	4b35      	ldr	r3, [pc, #212]	@ (800e058 <HAL_RCC_OscConfig+0x8ac>)
 800df84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800df86:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800df88:	687b      	ldr	r3, [r7, #4]
 800df8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800df8c:	2b01      	cmp	r3, #1
 800df8e:	d031      	beq.n	800dff4 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800df90:	693b      	ldr	r3, [r7, #16]
 800df92:	f003 0203 	and.w	r2, r3, #3
 800df96:	687b      	ldr	r3, [r7, #4]
 800df98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800df9a:	429a      	cmp	r2, r3
 800df9c:	d12a      	bne.n	800dff4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800df9e:	693b      	ldr	r3, [r7, #16]
 800dfa0:	091b      	lsrs	r3, r3, #4
 800dfa2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800dfa6:	687b      	ldr	r3, [r7, #4]
 800dfa8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800dfaa:	429a      	cmp	r2, r3
 800dfac:	d122      	bne.n	800dff4 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800dfae:	68fb      	ldr	r3, [r7, #12]
 800dfb0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800dfb4:	687b      	ldr	r3, [r7, #4]
 800dfb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dfb8:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800dfba:	429a      	cmp	r2, r3
 800dfbc:	d11a      	bne.n	800dff4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800dfbe:	68fb      	ldr	r3, [r7, #12]
 800dfc0:	0a5b      	lsrs	r3, r3, #9
 800dfc2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800dfc6:	687b      	ldr	r3, [r7, #4]
 800dfc8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800dfca:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800dfcc:	429a      	cmp	r2, r3
 800dfce:	d111      	bne.n	800dff4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800dfd0:	68fb      	ldr	r3, [r7, #12]
 800dfd2:	0c1b      	lsrs	r3, r3, #16
 800dfd4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800dfd8:	687b      	ldr	r3, [r7, #4]
 800dfda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dfdc:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800dfde:	429a      	cmp	r2, r3
 800dfe0:	d108      	bne.n	800dff4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800dfe2:	68fb      	ldr	r3, [r7, #12]
 800dfe4:	0e1b      	lsrs	r3, r3, #24
 800dfe6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800dfea:	687b      	ldr	r3, [r7, #4]
 800dfec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dfee:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800dff0:	429a      	cmp	r2, r3
 800dff2:	d001      	beq.n	800dff8 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 800dff4:	2301      	movs	r3, #1
 800dff6:	e02b      	b.n	800e050 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800dff8:	4b17      	ldr	r3, [pc, #92]	@ (800e058 <HAL_RCC_OscConfig+0x8ac>)
 800dffa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800dffc:	08db      	lsrs	r3, r3, #3
 800dffe:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800e002:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800e004:	687b      	ldr	r3, [r7, #4]
 800e006:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e008:	693a      	ldr	r2, [r7, #16]
 800e00a:	429a      	cmp	r2, r3
 800e00c:	d01f      	beq.n	800e04e <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800e00e:	4b12      	ldr	r3, [pc, #72]	@ (800e058 <HAL_RCC_OscConfig+0x8ac>)
 800e010:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e012:	4a11      	ldr	r2, [pc, #68]	@ (800e058 <HAL_RCC_OscConfig+0x8ac>)
 800e014:	f023 0301 	bic.w	r3, r3, #1
 800e018:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800e01a:	f7f8 fb6f 	bl	80066fc <HAL_GetTick>
 800e01e:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800e020:	bf00      	nop
 800e022:	f7f8 fb6b 	bl	80066fc <HAL_GetTick>
 800e026:	4602      	mov	r2, r0
 800e028:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e02a:	4293      	cmp	r3, r2
 800e02c:	d0f9      	beq.n	800e022 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800e02e:	4b0a      	ldr	r3, [pc, #40]	@ (800e058 <HAL_RCC_OscConfig+0x8ac>)
 800e030:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800e032:	4b0a      	ldr	r3, [pc, #40]	@ (800e05c <HAL_RCC_OscConfig+0x8b0>)
 800e034:	4013      	ands	r3, r2
 800e036:	687a      	ldr	r2, [r7, #4]
 800e038:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800e03a:	00d2      	lsls	r2, r2, #3
 800e03c:	4906      	ldr	r1, [pc, #24]	@ (800e058 <HAL_RCC_OscConfig+0x8ac>)
 800e03e:	4313      	orrs	r3, r2
 800e040:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800e042:	4b05      	ldr	r3, [pc, #20]	@ (800e058 <HAL_RCC_OscConfig+0x8ac>)
 800e044:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e046:	4a04      	ldr	r2, [pc, #16]	@ (800e058 <HAL_RCC_OscConfig+0x8ac>)
 800e048:	f043 0301 	orr.w	r3, r3, #1
 800e04c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800e04e:	2300      	movs	r3, #0
}
 800e050:	4618      	mov	r0, r3
 800e052:	3730      	adds	r7, #48	@ 0x30
 800e054:	46bd      	mov	sp, r7
 800e056:	bd80      	pop	{r7, pc}
 800e058:	58024400 	.word	0x58024400
 800e05c:	ffff0007 	.word	0xffff0007

0800e060 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800e060:	b580      	push	{r7, lr}
 800e062:	b086      	sub	sp, #24
 800e064:	af00      	add	r7, sp, #0
 800e066:	6078      	str	r0, [r7, #4]
 800e068:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800e06a:	687b      	ldr	r3, [r7, #4]
 800e06c:	2b00      	cmp	r3, #0
 800e06e:	d101      	bne.n	800e074 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800e070:	2301      	movs	r3, #1
 800e072:	e19c      	b.n	800e3ae <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800e074:	4b8a      	ldr	r3, [pc, #552]	@ (800e2a0 <HAL_RCC_ClockConfig+0x240>)
 800e076:	681b      	ldr	r3, [r3, #0]
 800e078:	f003 030f 	and.w	r3, r3, #15
 800e07c:	683a      	ldr	r2, [r7, #0]
 800e07e:	429a      	cmp	r2, r3
 800e080:	d910      	bls.n	800e0a4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800e082:	4b87      	ldr	r3, [pc, #540]	@ (800e2a0 <HAL_RCC_ClockConfig+0x240>)
 800e084:	681b      	ldr	r3, [r3, #0]
 800e086:	f023 020f 	bic.w	r2, r3, #15
 800e08a:	4985      	ldr	r1, [pc, #532]	@ (800e2a0 <HAL_RCC_ClockConfig+0x240>)
 800e08c:	683b      	ldr	r3, [r7, #0]
 800e08e:	4313      	orrs	r3, r2
 800e090:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800e092:	4b83      	ldr	r3, [pc, #524]	@ (800e2a0 <HAL_RCC_ClockConfig+0x240>)
 800e094:	681b      	ldr	r3, [r3, #0]
 800e096:	f003 030f 	and.w	r3, r3, #15
 800e09a:	683a      	ldr	r2, [r7, #0]
 800e09c:	429a      	cmp	r2, r3
 800e09e:	d001      	beq.n	800e0a4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800e0a0:	2301      	movs	r3, #1
 800e0a2:	e184      	b.n	800e3ae <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800e0a4:	687b      	ldr	r3, [r7, #4]
 800e0a6:	681b      	ldr	r3, [r3, #0]
 800e0a8:	f003 0304 	and.w	r3, r3, #4
 800e0ac:	2b00      	cmp	r3, #0
 800e0ae:	d010      	beq.n	800e0d2 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800e0b0:	687b      	ldr	r3, [r7, #4]
 800e0b2:	691a      	ldr	r2, [r3, #16]
 800e0b4:	4b7b      	ldr	r3, [pc, #492]	@ (800e2a4 <HAL_RCC_ClockConfig+0x244>)
 800e0b6:	699b      	ldr	r3, [r3, #24]
 800e0b8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800e0bc:	429a      	cmp	r2, r3
 800e0be:	d908      	bls.n	800e0d2 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800e0c0:	4b78      	ldr	r3, [pc, #480]	@ (800e2a4 <HAL_RCC_ClockConfig+0x244>)
 800e0c2:	699b      	ldr	r3, [r3, #24]
 800e0c4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800e0c8:	687b      	ldr	r3, [r7, #4]
 800e0ca:	691b      	ldr	r3, [r3, #16]
 800e0cc:	4975      	ldr	r1, [pc, #468]	@ (800e2a4 <HAL_RCC_ClockConfig+0x244>)
 800e0ce:	4313      	orrs	r3, r2
 800e0d0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800e0d2:	687b      	ldr	r3, [r7, #4]
 800e0d4:	681b      	ldr	r3, [r3, #0]
 800e0d6:	f003 0308 	and.w	r3, r3, #8
 800e0da:	2b00      	cmp	r3, #0
 800e0dc:	d010      	beq.n	800e100 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800e0de:	687b      	ldr	r3, [r7, #4]
 800e0e0:	695a      	ldr	r2, [r3, #20]
 800e0e2:	4b70      	ldr	r3, [pc, #448]	@ (800e2a4 <HAL_RCC_ClockConfig+0x244>)
 800e0e4:	69db      	ldr	r3, [r3, #28]
 800e0e6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800e0ea:	429a      	cmp	r2, r3
 800e0ec:	d908      	bls.n	800e100 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800e0ee:	4b6d      	ldr	r3, [pc, #436]	@ (800e2a4 <HAL_RCC_ClockConfig+0x244>)
 800e0f0:	69db      	ldr	r3, [r3, #28]
 800e0f2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800e0f6:	687b      	ldr	r3, [r7, #4]
 800e0f8:	695b      	ldr	r3, [r3, #20]
 800e0fa:	496a      	ldr	r1, [pc, #424]	@ (800e2a4 <HAL_RCC_ClockConfig+0x244>)
 800e0fc:	4313      	orrs	r3, r2
 800e0fe:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800e100:	687b      	ldr	r3, [r7, #4]
 800e102:	681b      	ldr	r3, [r3, #0]
 800e104:	f003 0310 	and.w	r3, r3, #16
 800e108:	2b00      	cmp	r3, #0
 800e10a:	d010      	beq.n	800e12e <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800e10c:	687b      	ldr	r3, [r7, #4]
 800e10e:	699a      	ldr	r2, [r3, #24]
 800e110:	4b64      	ldr	r3, [pc, #400]	@ (800e2a4 <HAL_RCC_ClockConfig+0x244>)
 800e112:	69db      	ldr	r3, [r3, #28]
 800e114:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800e118:	429a      	cmp	r2, r3
 800e11a:	d908      	bls.n	800e12e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800e11c:	4b61      	ldr	r3, [pc, #388]	@ (800e2a4 <HAL_RCC_ClockConfig+0x244>)
 800e11e:	69db      	ldr	r3, [r3, #28]
 800e120:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800e124:	687b      	ldr	r3, [r7, #4]
 800e126:	699b      	ldr	r3, [r3, #24]
 800e128:	495e      	ldr	r1, [pc, #376]	@ (800e2a4 <HAL_RCC_ClockConfig+0x244>)
 800e12a:	4313      	orrs	r3, r2
 800e12c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800e12e:	687b      	ldr	r3, [r7, #4]
 800e130:	681b      	ldr	r3, [r3, #0]
 800e132:	f003 0320 	and.w	r3, r3, #32
 800e136:	2b00      	cmp	r3, #0
 800e138:	d010      	beq.n	800e15c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800e13a:	687b      	ldr	r3, [r7, #4]
 800e13c:	69da      	ldr	r2, [r3, #28]
 800e13e:	4b59      	ldr	r3, [pc, #356]	@ (800e2a4 <HAL_RCC_ClockConfig+0x244>)
 800e140:	6a1b      	ldr	r3, [r3, #32]
 800e142:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800e146:	429a      	cmp	r2, r3
 800e148:	d908      	bls.n	800e15c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800e14a:	4b56      	ldr	r3, [pc, #344]	@ (800e2a4 <HAL_RCC_ClockConfig+0x244>)
 800e14c:	6a1b      	ldr	r3, [r3, #32]
 800e14e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800e152:	687b      	ldr	r3, [r7, #4]
 800e154:	69db      	ldr	r3, [r3, #28]
 800e156:	4953      	ldr	r1, [pc, #332]	@ (800e2a4 <HAL_RCC_ClockConfig+0x244>)
 800e158:	4313      	orrs	r3, r2
 800e15a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800e15c:	687b      	ldr	r3, [r7, #4]
 800e15e:	681b      	ldr	r3, [r3, #0]
 800e160:	f003 0302 	and.w	r3, r3, #2
 800e164:	2b00      	cmp	r3, #0
 800e166:	d010      	beq.n	800e18a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800e168:	687b      	ldr	r3, [r7, #4]
 800e16a:	68da      	ldr	r2, [r3, #12]
 800e16c:	4b4d      	ldr	r3, [pc, #308]	@ (800e2a4 <HAL_RCC_ClockConfig+0x244>)
 800e16e:	699b      	ldr	r3, [r3, #24]
 800e170:	f003 030f 	and.w	r3, r3, #15
 800e174:	429a      	cmp	r2, r3
 800e176:	d908      	bls.n	800e18a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800e178:	4b4a      	ldr	r3, [pc, #296]	@ (800e2a4 <HAL_RCC_ClockConfig+0x244>)
 800e17a:	699b      	ldr	r3, [r3, #24]
 800e17c:	f023 020f 	bic.w	r2, r3, #15
 800e180:	687b      	ldr	r3, [r7, #4]
 800e182:	68db      	ldr	r3, [r3, #12]
 800e184:	4947      	ldr	r1, [pc, #284]	@ (800e2a4 <HAL_RCC_ClockConfig+0x244>)
 800e186:	4313      	orrs	r3, r2
 800e188:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800e18a:	687b      	ldr	r3, [r7, #4]
 800e18c:	681b      	ldr	r3, [r3, #0]
 800e18e:	f003 0301 	and.w	r3, r3, #1
 800e192:	2b00      	cmp	r3, #0
 800e194:	d055      	beq.n	800e242 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800e196:	4b43      	ldr	r3, [pc, #268]	@ (800e2a4 <HAL_RCC_ClockConfig+0x244>)
 800e198:	699b      	ldr	r3, [r3, #24]
 800e19a:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800e19e:	687b      	ldr	r3, [r7, #4]
 800e1a0:	689b      	ldr	r3, [r3, #8]
 800e1a2:	4940      	ldr	r1, [pc, #256]	@ (800e2a4 <HAL_RCC_ClockConfig+0x244>)
 800e1a4:	4313      	orrs	r3, r2
 800e1a6:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800e1a8:	687b      	ldr	r3, [r7, #4]
 800e1aa:	685b      	ldr	r3, [r3, #4]
 800e1ac:	2b02      	cmp	r3, #2
 800e1ae:	d107      	bne.n	800e1c0 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800e1b0:	4b3c      	ldr	r3, [pc, #240]	@ (800e2a4 <HAL_RCC_ClockConfig+0x244>)
 800e1b2:	681b      	ldr	r3, [r3, #0]
 800e1b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e1b8:	2b00      	cmp	r3, #0
 800e1ba:	d121      	bne.n	800e200 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800e1bc:	2301      	movs	r3, #1
 800e1be:	e0f6      	b.n	800e3ae <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800e1c0:	687b      	ldr	r3, [r7, #4]
 800e1c2:	685b      	ldr	r3, [r3, #4]
 800e1c4:	2b03      	cmp	r3, #3
 800e1c6:	d107      	bne.n	800e1d8 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800e1c8:	4b36      	ldr	r3, [pc, #216]	@ (800e2a4 <HAL_RCC_ClockConfig+0x244>)
 800e1ca:	681b      	ldr	r3, [r3, #0]
 800e1cc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e1d0:	2b00      	cmp	r3, #0
 800e1d2:	d115      	bne.n	800e200 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800e1d4:	2301      	movs	r3, #1
 800e1d6:	e0ea      	b.n	800e3ae <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800e1d8:	687b      	ldr	r3, [r7, #4]
 800e1da:	685b      	ldr	r3, [r3, #4]
 800e1dc:	2b01      	cmp	r3, #1
 800e1de:	d107      	bne.n	800e1f0 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800e1e0:	4b30      	ldr	r3, [pc, #192]	@ (800e2a4 <HAL_RCC_ClockConfig+0x244>)
 800e1e2:	681b      	ldr	r3, [r3, #0]
 800e1e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e1e8:	2b00      	cmp	r3, #0
 800e1ea:	d109      	bne.n	800e200 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800e1ec:	2301      	movs	r3, #1
 800e1ee:	e0de      	b.n	800e3ae <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800e1f0:	4b2c      	ldr	r3, [pc, #176]	@ (800e2a4 <HAL_RCC_ClockConfig+0x244>)
 800e1f2:	681b      	ldr	r3, [r3, #0]
 800e1f4:	f003 0304 	and.w	r3, r3, #4
 800e1f8:	2b00      	cmp	r3, #0
 800e1fa:	d101      	bne.n	800e200 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800e1fc:	2301      	movs	r3, #1
 800e1fe:	e0d6      	b.n	800e3ae <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800e200:	4b28      	ldr	r3, [pc, #160]	@ (800e2a4 <HAL_RCC_ClockConfig+0x244>)
 800e202:	691b      	ldr	r3, [r3, #16]
 800e204:	f023 0207 	bic.w	r2, r3, #7
 800e208:	687b      	ldr	r3, [r7, #4]
 800e20a:	685b      	ldr	r3, [r3, #4]
 800e20c:	4925      	ldr	r1, [pc, #148]	@ (800e2a4 <HAL_RCC_ClockConfig+0x244>)
 800e20e:	4313      	orrs	r3, r2
 800e210:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800e212:	f7f8 fa73 	bl	80066fc <HAL_GetTick>
 800e216:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800e218:	e00a      	b.n	800e230 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800e21a:	f7f8 fa6f 	bl	80066fc <HAL_GetTick>
 800e21e:	4602      	mov	r2, r0
 800e220:	697b      	ldr	r3, [r7, #20]
 800e222:	1ad3      	subs	r3, r2, r3
 800e224:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e228:	4293      	cmp	r3, r2
 800e22a:	d901      	bls.n	800e230 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800e22c:	2303      	movs	r3, #3
 800e22e:	e0be      	b.n	800e3ae <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800e230:	4b1c      	ldr	r3, [pc, #112]	@ (800e2a4 <HAL_RCC_ClockConfig+0x244>)
 800e232:	691b      	ldr	r3, [r3, #16]
 800e234:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 800e238:	687b      	ldr	r3, [r7, #4]
 800e23a:	685b      	ldr	r3, [r3, #4]
 800e23c:	00db      	lsls	r3, r3, #3
 800e23e:	429a      	cmp	r2, r3
 800e240:	d1eb      	bne.n	800e21a <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800e242:	687b      	ldr	r3, [r7, #4]
 800e244:	681b      	ldr	r3, [r3, #0]
 800e246:	f003 0302 	and.w	r3, r3, #2
 800e24a:	2b00      	cmp	r3, #0
 800e24c:	d010      	beq.n	800e270 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800e24e:	687b      	ldr	r3, [r7, #4]
 800e250:	68da      	ldr	r2, [r3, #12]
 800e252:	4b14      	ldr	r3, [pc, #80]	@ (800e2a4 <HAL_RCC_ClockConfig+0x244>)
 800e254:	699b      	ldr	r3, [r3, #24]
 800e256:	f003 030f 	and.w	r3, r3, #15
 800e25a:	429a      	cmp	r2, r3
 800e25c:	d208      	bcs.n	800e270 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800e25e:	4b11      	ldr	r3, [pc, #68]	@ (800e2a4 <HAL_RCC_ClockConfig+0x244>)
 800e260:	699b      	ldr	r3, [r3, #24]
 800e262:	f023 020f 	bic.w	r2, r3, #15
 800e266:	687b      	ldr	r3, [r7, #4]
 800e268:	68db      	ldr	r3, [r3, #12]
 800e26a:	490e      	ldr	r1, [pc, #56]	@ (800e2a4 <HAL_RCC_ClockConfig+0x244>)
 800e26c:	4313      	orrs	r3, r2
 800e26e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800e270:	4b0b      	ldr	r3, [pc, #44]	@ (800e2a0 <HAL_RCC_ClockConfig+0x240>)
 800e272:	681b      	ldr	r3, [r3, #0]
 800e274:	f003 030f 	and.w	r3, r3, #15
 800e278:	683a      	ldr	r2, [r7, #0]
 800e27a:	429a      	cmp	r2, r3
 800e27c:	d214      	bcs.n	800e2a8 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800e27e:	4b08      	ldr	r3, [pc, #32]	@ (800e2a0 <HAL_RCC_ClockConfig+0x240>)
 800e280:	681b      	ldr	r3, [r3, #0]
 800e282:	f023 020f 	bic.w	r2, r3, #15
 800e286:	4906      	ldr	r1, [pc, #24]	@ (800e2a0 <HAL_RCC_ClockConfig+0x240>)
 800e288:	683b      	ldr	r3, [r7, #0]
 800e28a:	4313      	orrs	r3, r2
 800e28c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800e28e:	4b04      	ldr	r3, [pc, #16]	@ (800e2a0 <HAL_RCC_ClockConfig+0x240>)
 800e290:	681b      	ldr	r3, [r3, #0]
 800e292:	f003 030f 	and.w	r3, r3, #15
 800e296:	683a      	ldr	r2, [r7, #0]
 800e298:	429a      	cmp	r2, r3
 800e29a:	d005      	beq.n	800e2a8 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800e29c:	2301      	movs	r3, #1
 800e29e:	e086      	b.n	800e3ae <HAL_RCC_ClockConfig+0x34e>
 800e2a0:	52002000 	.word	0x52002000
 800e2a4:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800e2a8:	687b      	ldr	r3, [r7, #4]
 800e2aa:	681b      	ldr	r3, [r3, #0]
 800e2ac:	f003 0304 	and.w	r3, r3, #4
 800e2b0:	2b00      	cmp	r3, #0
 800e2b2:	d010      	beq.n	800e2d6 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800e2b4:	687b      	ldr	r3, [r7, #4]
 800e2b6:	691a      	ldr	r2, [r3, #16]
 800e2b8:	4b3f      	ldr	r3, [pc, #252]	@ (800e3b8 <HAL_RCC_ClockConfig+0x358>)
 800e2ba:	699b      	ldr	r3, [r3, #24]
 800e2bc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800e2c0:	429a      	cmp	r2, r3
 800e2c2:	d208      	bcs.n	800e2d6 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800e2c4:	4b3c      	ldr	r3, [pc, #240]	@ (800e3b8 <HAL_RCC_ClockConfig+0x358>)
 800e2c6:	699b      	ldr	r3, [r3, #24]
 800e2c8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800e2cc:	687b      	ldr	r3, [r7, #4]
 800e2ce:	691b      	ldr	r3, [r3, #16]
 800e2d0:	4939      	ldr	r1, [pc, #228]	@ (800e3b8 <HAL_RCC_ClockConfig+0x358>)
 800e2d2:	4313      	orrs	r3, r2
 800e2d4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800e2d6:	687b      	ldr	r3, [r7, #4]
 800e2d8:	681b      	ldr	r3, [r3, #0]
 800e2da:	f003 0308 	and.w	r3, r3, #8
 800e2de:	2b00      	cmp	r3, #0
 800e2e0:	d010      	beq.n	800e304 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800e2e2:	687b      	ldr	r3, [r7, #4]
 800e2e4:	695a      	ldr	r2, [r3, #20]
 800e2e6:	4b34      	ldr	r3, [pc, #208]	@ (800e3b8 <HAL_RCC_ClockConfig+0x358>)
 800e2e8:	69db      	ldr	r3, [r3, #28]
 800e2ea:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800e2ee:	429a      	cmp	r2, r3
 800e2f0:	d208      	bcs.n	800e304 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800e2f2:	4b31      	ldr	r3, [pc, #196]	@ (800e3b8 <HAL_RCC_ClockConfig+0x358>)
 800e2f4:	69db      	ldr	r3, [r3, #28]
 800e2f6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800e2fa:	687b      	ldr	r3, [r7, #4]
 800e2fc:	695b      	ldr	r3, [r3, #20]
 800e2fe:	492e      	ldr	r1, [pc, #184]	@ (800e3b8 <HAL_RCC_ClockConfig+0x358>)
 800e300:	4313      	orrs	r3, r2
 800e302:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800e304:	687b      	ldr	r3, [r7, #4]
 800e306:	681b      	ldr	r3, [r3, #0]
 800e308:	f003 0310 	and.w	r3, r3, #16
 800e30c:	2b00      	cmp	r3, #0
 800e30e:	d010      	beq.n	800e332 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800e310:	687b      	ldr	r3, [r7, #4]
 800e312:	699a      	ldr	r2, [r3, #24]
 800e314:	4b28      	ldr	r3, [pc, #160]	@ (800e3b8 <HAL_RCC_ClockConfig+0x358>)
 800e316:	69db      	ldr	r3, [r3, #28]
 800e318:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800e31c:	429a      	cmp	r2, r3
 800e31e:	d208      	bcs.n	800e332 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800e320:	4b25      	ldr	r3, [pc, #148]	@ (800e3b8 <HAL_RCC_ClockConfig+0x358>)
 800e322:	69db      	ldr	r3, [r3, #28]
 800e324:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800e328:	687b      	ldr	r3, [r7, #4]
 800e32a:	699b      	ldr	r3, [r3, #24]
 800e32c:	4922      	ldr	r1, [pc, #136]	@ (800e3b8 <HAL_RCC_ClockConfig+0x358>)
 800e32e:	4313      	orrs	r3, r2
 800e330:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800e332:	687b      	ldr	r3, [r7, #4]
 800e334:	681b      	ldr	r3, [r3, #0]
 800e336:	f003 0320 	and.w	r3, r3, #32
 800e33a:	2b00      	cmp	r3, #0
 800e33c:	d010      	beq.n	800e360 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800e33e:	687b      	ldr	r3, [r7, #4]
 800e340:	69da      	ldr	r2, [r3, #28]
 800e342:	4b1d      	ldr	r3, [pc, #116]	@ (800e3b8 <HAL_RCC_ClockConfig+0x358>)
 800e344:	6a1b      	ldr	r3, [r3, #32]
 800e346:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800e34a:	429a      	cmp	r2, r3
 800e34c:	d208      	bcs.n	800e360 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800e34e:	4b1a      	ldr	r3, [pc, #104]	@ (800e3b8 <HAL_RCC_ClockConfig+0x358>)
 800e350:	6a1b      	ldr	r3, [r3, #32]
 800e352:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800e356:	687b      	ldr	r3, [r7, #4]
 800e358:	69db      	ldr	r3, [r3, #28]
 800e35a:	4917      	ldr	r1, [pc, #92]	@ (800e3b8 <HAL_RCC_ClockConfig+0x358>)
 800e35c:	4313      	orrs	r3, r2
 800e35e:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800e360:	f000 f834 	bl	800e3cc <HAL_RCC_GetSysClockFreq>
 800e364:	4602      	mov	r2, r0
 800e366:	4b14      	ldr	r3, [pc, #80]	@ (800e3b8 <HAL_RCC_ClockConfig+0x358>)
 800e368:	699b      	ldr	r3, [r3, #24]
 800e36a:	0a1b      	lsrs	r3, r3, #8
 800e36c:	f003 030f 	and.w	r3, r3, #15
 800e370:	4912      	ldr	r1, [pc, #72]	@ (800e3bc <HAL_RCC_ClockConfig+0x35c>)
 800e372:	5ccb      	ldrb	r3, [r1, r3]
 800e374:	f003 031f 	and.w	r3, r3, #31
 800e378:	fa22 f303 	lsr.w	r3, r2, r3
 800e37c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800e37e:	4b0e      	ldr	r3, [pc, #56]	@ (800e3b8 <HAL_RCC_ClockConfig+0x358>)
 800e380:	699b      	ldr	r3, [r3, #24]
 800e382:	f003 030f 	and.w	r3, r3, #15
 800e386:	4a0d      	ldr	r2, [pc, #52]	@ (800e3bc <HAL_RCC_ClockConfig+0x35c>)
 800e388:	5cd3      	ldrb	r3, [r2, r3]
 800e38a:	f003 031f 	and.w	r3, r3, #31
 800e38e:	693a      	ldr	r2, [r7, #16]
 800e390:	fa22 f303 	lsr.w	r3, r2, r3
 800e394:	4a0a      	ldr	r2, [pc, #40]	@ (800e3c0 <HAL_RCC_ClockConfig+0x360>)
 800e396:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800e398:	4a0a      	ldr	r2, [pc, #40]	@ (800e3c4 <HAL_RCC_ClockConfig+0x364>)
 800e39a:	693b      	ldr	r3, [r7, #16]
 800e39c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800e39e:	4b0a      	ldr	r3, [pc, #40]	@ (800e3c8 <HAL_RCC_ClockConfig+0x368>)
 800e3a0:	681b      	ldr	r3, [r3, #0]
 800e3a2:	4618      	mov	r0, r3
 800e3a4:	f7f8 f960 	bl	8006668 <HAL_InitTick>
 800e3a8:	4603      	mov	r3, r0
 800e3aa:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800e3ac:	7bfb      	ldrb	r3, [r7, #15]
}
 800e3ae:	4618      	mov	r0, r3
 800e3b0:	3718      	adds	r7, #24
 800e3b2:	46bd      	mov	sp, r7
 800e3b4:	bd80      	pop	{r7, pc}
 800e3b6:	bf00      	nop
 800e3b8:	58024400 	.word	0x58024400
 800e3bc:	08019868 	.word	0x08019868
 800e3c0:	2400003c 	.word	0x2400003c
 800e3c4:	24000038 	.word	0x24000038
 800e3c8:	24000040 	.word	0x24000040

0800e3cc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800e3cc:	b480      	push	{r7}
 800e3ce:	b089      	sub	sp, #36	@ 0x24
 800e3d0:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800e3d2:	4bb3      	ldr	r3, [pc, #716]	@ (800e6a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800e3d4:	691b      	ldr	r3, [r3, #16]
 800e3d6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800e3da:	2b18      	cmp	r3, #24
 800e3dc:	f200 8155 	bhi.w	800e68a <HAL_RCC_GetSysClockFreq+0x2be>
 800e3e0:	a201      	add	r2, pc, #4	@ (adr r2, 800e3e8 <HAL_RCC_GetSysClockFreq+0x1c>)
 800e3e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e3e6:	bf00      	nop
 800e3e8:	0800e44d 	.word	0x0800e44d
 800e3ec:	0800e68b 	.word	0x0800e68b
 800e3f0:	0800e68b 	.word	0x0800e68b
 800e3f4:	0800e68b 	.word	0x0800e68b
 800e3f8:	0800e68b 	.word	0x0800e68b
 800e3fc:	0800e68b 	.word	0x0800e68b
 800e400:	0800e68b 	.word	0x0800e68b
 800e404:	0800e68b 	.word	0x0800e68b
 800e408:	0800e473 	.word	0x0800e473
 800e40c:	0800e68b 	.word	0x0800e68b
 800e410:	0800e68b 	.word	0x0800e68b
 800e414:	0800e68b 	.word	0x0800e68b
 800e418:	0800e68b 	.word	0x0800e68b
 800e41c:	0800e68b 	.word	0x0800e68b
 800e420:	0800e68b 	.word	0x0800e68b
 800e424:	0800e68b 	.word	0x0800e68b
 800e428:	0800e479 	.word	0x0800e479
 800e42c:	0800e68b 	.word	0x0800e68b
 800e430:	0800e68b 	.word	0x0800e68b
 800e434:	0800e68b 	.word	0x0800e68b
 800e438:	0800e68b 	.word	0x0800e68b
 800e43c:	0800e68b 	.word	0x0800e68b
 800e440:	0800e68b 	.word	0x0800e68b
 800e444:	0800e68b 	.word	0x0800e68b
 800e448:	0800e47f 	.word	0x0800e47f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800e44c:	4b94      	ldr	r3, [pc, #592]	@ (800e6a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800e44e:	681b      	ldr	r3, [r3, #0]
 800e450:	f003 0320 	and.w	r3, r3, #32
 800e454:	2b00      	cmp	r3, #0
 800e456:	d009      	beq.n	800e46c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800e458:	4b91      	ldr	r3, [pc, #580]	@ (800e6a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800e45a:	681b      	ldr	r3, [r3, #0]
 800e45c:	08db      	lsrs	r3, r3, #3
 800e45e:	f003 0303 	and.w	r3, r3, #3
 800e462:	4a90      	ldr	r2, [pc, #576]	@ (800e6a4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800e464:	fa22 f303 	lsr.w	r3, r2, r3
 800e468:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800e46a:	e111      	b.n	800e690 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800e46c:	4b8d      	ldr	r3, [pc, #564]	@ (800e6a4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800e46e:	61bb      	str	r3, [r7, #24]
      break;
 800e470:	e10e      	b.n	800e690 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800e472:	4b8d      	ldr	r3, [pc, #564]	@ (800e6a8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800e474:	61bb      	str	r3, [r7, #24]
      break;
 800e476:	e10b      	b.n	800e690 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800e478:	4b8c      	ldr	r3, [pc, #560]	@ (800e6ac <HAL_RCC_GetSysClockFreq+0x2e0>)
 800e47a:	61bb      	str	r3, [r7, #24]
      break;
 800e47c:	e108      	b.n	800e690 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800e47e:	4b88      	ldr	r3, [pc, #544]	@ (800e6a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800e480:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e482:	f003 0303 	and.w	r3, r3, #3
 800e486:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800e488:	4b85      	ldr	r3, [pc, #532]	@ (800e6a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800e48a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e48c:	091b      	lsrs	r3, r3, #4
 800e48e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800e492:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800e494:	4b82      	ldr	r3, [pc, #520]	@ (800e6a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800e496:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e498:	f003 0301 	and.w	r3, r3, #1
 800e49c:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800e49e:	4b80      	ldr	r3, [pc, #512]	@ (800e6a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800e4a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e4a2:	08db      	lsrs	r3, r3, #3
 800e4a4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800e4a8:	68fa      	ldr	r2, [r7, #12]
 800e4aa:	fb02 f303 	mul.w	r3, r2, r3
 800e4ae:	ee07 3a90 	vmov	s15, r3
 800e4b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e4b6:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800e4ba:	693b      	ldr	r3, [r7, #16]
 800e4bc:	2b00      	cmp	r3, #0
 800e4be:	f000 80e1 	beq.w	800e684 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800e4c2:	697b      	ldr	r3, [r7, #20]
 800e4c4:	2b02      	cmp	r3, #2
 800e4c6:	f000 8083 	beq.w	800e5d0 <HAL_RCC_GetSysClockFreq+0x204>
 800e4ca:	697b      	ldr	r3, [r7, #20]
 800e4cc:	2b02      	cmp	r3, #2
 800e4ce:	f200 80a1 	bhi.w	800e614 <HAL_RCC_GetSysClockFreq+0x248>
 800e4d2:	697b      	ldr	r3, [r7, #20]
 800e4d4:	2b00      	cmp	r3, #0
 800e4d6:	d003      	beq.n	800e4e0 <HAL_RCC_GetSysClockFreq+0x114>
 800e4d8:	697b      	ldr	r3, [r7, #20]
 800e4da:	2b01      	cmp	r3, #1
 800e4dc:	d056      	beq.n	800e58c <HAL_RCC_GetSysClockFreq+0x1c0>
 800e4de:	e099      	b.n	800e614 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800e4e0:	4b6f      	ldr	r3, [pc, #444]	@ (800e6a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800e4e2:	681b      	ldr	r3, [r3, #0]
 800e4e4:	f003 0320 	and.w	r3, r3, #32
 800e4e8:	2b00      	cmp	r3, #0
 800e4ea:	d02d      	beq.n	800e548 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800e4ec:	4b6c      	ldr	r3, [pc, #432]	@ (800e6a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800e4ee:	681b      	ldr	r3, [r3, #0]
 800e4f0:	08db      	lsrs	r3, r3, #3
 800e4f2:	f003 0303 	and.w	r3, r3, #3
 800e4f6:	4a6b      	ldr	r2, [pc, #428]	@ (800e6a4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800e4f8:	fa22 f303 	lsr.w	r3, r2, r3
 800e4fc:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800e4fe:	687b      	ldr	r3, [r7, #4]
 800e500:	ee07 3a90 	vmov	s15, r3
 800e504:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e508:	693b      	ldr	r3, [r7, #16]
 800e50a:	ee07 3a90 	vmov	s15, r3
 800e50e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e512:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e516:	4b62      	ldr	r3, [pc, #392]	@ (800e6a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800e518:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e51a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e51e:	ee07 3a90 	vmov	s15, r3
 800e522:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e526:	ed97 6a02 	vldr	s12, [r7, #8]
 800e52a:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800e6b0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800e52e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e532:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e536:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e53a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e53e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e542:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800e546:	e087      	b.n	800e658 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800e548:	693b      	ldr	r3, [r7, #16]
 800e54a:	ee07 3a90 	vmov	s15, r3
 800e54e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e552:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800e6b4 <HAL_RCC_GetSysClockFreq+0x2e8>
 800e556:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e55a:	4b51      	ldr	r3, [pc, #324]	@ (800e6a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800e55c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e55e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e562:	ee07 3a90 	vmov	s15, r3
 800e566:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e56a:	ed97 6a02 	vldr	s12, [r7, #8]
 800e56e:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800e6b0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800e572:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e576:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e57a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e57e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e582:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e586:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800e58a:	e065      	b.n	800e658 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800e58c:	693b      	ldr	r3, [r7, #16]
 800e58e:	ee07 3a90 	vmov	s15, r3
 800e592:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e596:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800e6b8 <HAL_RCC_GetSysClockFreq+0x2ec>
 800e59a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e59e:	4b40      	ldr	r3, [pc, #256]	@ (800e6a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800e5a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e5a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e5a6:	ee07 3a90 	vmov	s15, r3
 800e5aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e5ae:	ed97 6a02 	vldr	s12, [r7, #8]
 800e5b2:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800e6b0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800e5b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e5ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e5be:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e5c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e5c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e5ca:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800e5ce:	e043      	b.n	800e658 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800e5d0:	693b      	ldr	r3, [r7, #16]
 800e5d2:	ee07 3a90 	vmov	s15, r3
 800e5d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e5da:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800e6bc <HAL_RCC_GetSysClockFreq+0x2f0>
 800e5de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e5e2:	4b2f      	ldr	r3, [pc, #188]	@ (800e6a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800e5e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e5e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e5ea:	ee07 3a90 	vmov	s15, r3
 800e5ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e5f2:	ed97 6a02 	vldr	s12, [r7, #8]
 800e5f6:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800e6b0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800e5fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e5fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e602:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e606:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e60a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e60e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800e612:	e021      	b.n	800e658 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800e614:	693b      	ldr	r3, [r7, #16]
 800e616:	ee07 3a90 	vmov	s15, r3
 800e61a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e61e:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800e6b8 <HAL_RCC_GetSysClockFreq+0x2ec>
 800e622:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e626:	4b1e      	ldr	r3, [pc, #120]	@ (800e6a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800e628:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e62a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e62e:	ee07 3a90 	vmov	s15, r3
 800e632:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e636:	ed97 6a02 	vldr	s12, [r7, #8]
 800e63a:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800e6b0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800e63e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e642:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e646:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e64a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e64e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e652:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800e656:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800e658:	4b11      	ldr	r3, [pc, #68]	@ (800e6a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800e65a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e65c:	0a5b      	lsrs	r3, r3, #9
 800e65e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e662:	3301      	adds	r3, #1
 800e664:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800e666:	683b      	ldr	r3, [r7, #0]
 800e668:	ee07 3a90 	vmov	s15, r3
 800e66c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800e670:	edd7 6a07 	vldr	s13, [r7, #28]
 800e674:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e678:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800e67c:	ee17 3a90 	vmov	r3, s15
 800e680:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800e682:	e005      	b.n	800e690 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800e684:	2300      	movs	r3, #0
 800e686:	61bb      	str	r3, [r7, #24]
      break;
 800e688:	e002      	b.n	800e690 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800e68a:	4b07      	ldr	r3, [pc, #28]	@ (800e6a8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800e68c:	61bb      	str	r3, [r7, #24]
      break;
 800e68e:	bf00      	nop
  }

  return sysclockfreq;
 800e690:	69bb      	ldr	r3, [r7, #24]
}
 800e692:	4618      	mov	r0, r3
 800e694:	3724      	adds	r7, #36	@ 0x24
 800e696:	46bd      	mov	sp, r7
 800e698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e69c:	4770      	bx	lr
 800e69e:	bf00      	nop
 800e6a0:	58024400 	.word	0x58024400
 800e6a4:	03d09000 	.word	0x03d09000
 800e6a8:	003d0900 	.word	0x003d0900
 800e6ac:	017d7840 	.word	0x017d7840
 800e6b0:	46000000 	.word	0x46000000
 800e6b4:	4c742400 	.word	0x4c742400
 800e6b8:	4a742400 	.word	0x4a742400
 800e6bc:	4bbebc20 	.word	0x4bbebc20

0800e6c0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800e6c0:	b580      	push	{r7, lr}
 800e6c2:	b082      	sub	sp, #8
 800e6c4:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800e6c6:	f7ff fe81 	bl	800e3cc <HAL_RCC_GetSysClockFreq>
 800e6ca:	4602      	mov	r2, r0
 800e6cc:	4b10      	ldr	r3, [pc, #64]	@ (800e710 <HAL_RCC_GetHCLKFreq+0x50>)
 800e6ce:	699b      	ldr	r3, [r3, #24]
 800e6d0:	0a1b      	lsrs	r3, r3, #8
 800e6d2:	f003 030f 	and.w	r3, r3, #15
 800e6d6:	490f      	ldr	r1, [pc, #60]	@ (800e714 <HAL_RCC_GetHCLKFreq+0x54>)
 800e6d8:	5ccb      	ldrb	r3, [r1, r3]
 800e6da:	f003 031f 	and.w	r3, r3, #31
 800e6de:	fa22 f303 	lsr.w	r3, r2, r3
 800e6e2:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800e6e4:	4b0a      	ldr	r3, [pc, #40]	@ (800e710 <HAL_RCC_GetHCLKFreq+0x50>)
 800e6e6:	699b      	ldr	r3, [r3, #24]
 800e6e8:	f003 030f 	and.w	r3, r3, #15
 800e6ec:	4a09      	ldr	r2, [pc, #36]	@ (800e714 <HAL_RCC_GetHCLKFreq+0x54>)
 800e6ee:	5cd3      	ldrb	r3, [r2, r3]
 800e6f0:	f003 031f 	and.w	r3, r3, #31
 800e6f4:	687a      	ldr	r2, [r7, #4]
 800e6f6:	fa22 f303 	lsr.w	r3, r2, r3
 800e6fa:	4a07      	ldr	r2, [pc, #28]	@ (800e718 <HAL_RCC_GetHCLKFreq+0x58>)
 800e6fc:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800e6fe:	4a07      	ldr	r2, [pc, #28]	@ (800e71c <HAL_RCC_GetHCLKFreq+0x5c>)
 800e700:	687b      	ldr	r3, [r7, #4]
 800e702:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800e704:	4b04      	ldr	r3, [pc, #16]	@ (800e718 <HAL_RCC_GetHCLKFreq+0x58>)
 800e706:	681b      	ldr	r3, [r3, #0]
}
 800e708:	4618      	mov	r0, r3
 800e70a:	3708      	adds	r7, #8
 800e70c:	46bd      	mov	sp, r7
 800e70e:	bd80      	pop	{r7, pc}
 800e710:	58024400 	.word	0x58024400
 800e714:	08019868 	.word	0x08019868
 800e718:	2400003c 	.word	0x2400003c
 800e71c:	24000038 	.word	0x24000038

0800e720 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800e720:	b580      	push	{r7, lr}
 800e722:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800e724:	f7ff ffcc 	bl	800e6c0 <HAL_RCC_GetHCLKFreq>
 800e728:	4602      	mov	r2, r0
 800e72a:	4b06      	ldr	r3, [pc, #24]	@ (800e744 <HAL_RCC_GetPCLK1Freq+0x24>)
 800e72c:	69db      	ldr	r3, [r3, #28]
 800e72e:	091b      	lsrs	r3, r3, #4
 800e730:	f003 0307 	and.w	r3, r3, #7
 800e734:	4904      	ldr	r1, [pc, #16]	@ (800e748 <HAL_RCC_GetPCLK1Freq+0x28>)
 800e736:	5ccb      	ldrb	r3, [r1, r3]
 800e738:	f003 031f 	and.w	r3, r3, #31
 800e73c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800e740:	4618      	mov	r0, r3
 800e742:	bd80      	pop	{r7, pc}
 800e744:	58024400 	.word	0x58024400
 800e748:	08019868 	.word	0x08019868

0800e74c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800e74c:	b580      	push	{r7, lr}
 800e74e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800e750:	f7ff ffb6 	bl	800e6c0 <HAL_RCC_GetHCLKFreq>
 800e754:	4602      	mov	r2, r0
 800e756:	4b06      	ldr	r3, [pc, #24]	@ (800e770 <HAL_RCC_GetPCLK2Freq+0x24>)
 800e758:	69db      	ldr	r3, [r3, #28]
 800e75a:	0a1b      	lsrs	r3, r3, #8
 800e75c:	f003 0307 	and.w	r3, r3, #7
 800e760:	4904      	ldr	r1, [pc, #16]	@ (800e774 <HAL_RCC_GetPCLK2Freq+0x28>)
 800e762:	5ccb      	ldrb	r3, [r1, r3]
 800e764:	f003 031f 	and.w	r3, r3, #31
 800e768:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800e76c:	4618      	mov	r0, r3
 800e76e:	bd80      	pop	{r7, pc}
 800e770:	58024400 	.word	0x58024400
 800e774:	08019868 	.word	0x08019868

0800e778 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800e778:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800e77c:	b0ca      	sub	sp, #296	@ 0x128
 800e77e:	af00      	add	r7, sp, #0
 800e780:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800e784:	2300      	movs	r3, #0
 800e786:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800e78a:	2300      	movs	r3, #0
 800e78c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800e790:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e794:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e798:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 800e79c:	2500      	movs	r5, #0
 800e79e:	ea54 0305 	orrs.w	r3, r4, r5
 800e7a2:	d049      	beq.n	800e838 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800e7a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e7a8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800e7aa:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800e7ae:	d02f      	beq.n	800e810 <HAL_RCCEx_PeriphCLKConfig+0x98>
 800e7b0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800e7b4:	d828      	bhi.n	800e808 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800e7b6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800e7ba:	d01a      	beq.n	800e7f2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800e7bc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800e7c0:	d822      	bhi.n	800e808 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800e7c2:	2b00      	cmp	r3, #0
 800e7c4:	d003      	beq.n	800e7ce <HAL_RCCEx_PeriphCLKConfig+0x56>
 800e7c6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800e7ca:	d007      	beq.n	800e7dc <HAL_RCCEx_PeriphCLKConfig+0x64>
 800e7cc:	e01c      	b.n	800e808 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e7ce:	4bb8      	ldr	r3, [pc, #736]	@ (800eab0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800e7d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e7d2:	4ab7      	ldr	r2, [pc, #732]	@ (800eab0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800e7d4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e7d8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800e7da:	e01a      	b.n	800e812 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800e7dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e7e0:	3308      	adds	r3, #8
 800e7e2:	2102      	movs	r1, #2
 800e7e4:	4618      	mov	r0, r3
 800e7e6:	f001 fc8f 	bl	8010108 <RCCEx_PLL2_Config>
 800e7ea:	4603      	mov	r3, r0
 800e7ec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800e7f0:	e00f      	b.n	800e812 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800e7f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e7f6:	3328      	adds	r3, #40	@ 0x28
 800e7f8:	2102      	movs	r1, #2
 800e7fa:	4618      	mov	r0, r3
 800e7fc:	f001 fd36 	bl	801026c <RCCEx_PLL3_Config>
 800e800:	4603      	mov	r3, r0
 800e802:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800e806:	e004      	b.n	800e812 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e808:	2301      	movs	r3, #1
 800e80a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800e80e:	e000      	b.n	800e812 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800e810:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e812:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e816:	2b00      	cmp	r3, #0
 800e818:	d10a      	bne.n	800e830 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800e81a:	4ba5      	ldr	r3, [pc, #660]	@ (800eab0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800e81c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e81e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800e822:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e826:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800e828:	4aa1      	ldr	r2, [pc, #644]	@ (800eab0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800e82a:	430b      	orrs	r3, r1
 800e82c:	6513      	str	r3, [r2, #80]	@ 0x50
 800e82e:	e003      	b.n	800e838 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e830:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e834:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800e838:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e83c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e840:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800e844:	f04f 0900 	mov.w	r9, #0
 800e848:	ea58 0309 	orrs.w	r3, r8, r9
 800e84c:	d047      	beq.n	800e8de <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800e84e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e852:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e854:	2b04      	cmp	r3, #4
 800e856:	d82a      	bhi.n	800e8ae <HAL_RCCEx_PeriphCLKConfig+0x136>
 800e858:	a201      	add	r2, pc, #4	@ (adr r2, 800e860 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800e85a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e85e:	bf00      	nop
 800e860:	0800e875 	.word	0x0800e875
 800e864:	0800e883 	.word	0x0800e883
 800e868:	0800e899 	.word	0x0800e899
 800e86c:	0800e8b7 	.word	0x0800e8b7
 800e870:	0800e8b7 	.word	0x0800e8b7
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e874:	4b8e      	ldr	r3, [pc, #568]	@ (800eab0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800e876:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e878:	4a8d      	ldr	r2, [pc, #564]	@ (800eab0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800e87a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e87e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800e880:	e01a      	b.n	800e8b8 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800e882:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e886:	3308      	adds	r3, #8
 800e888:	2100      	movs	r1, #0
 800e88a:	4618      	mov	r0, r3
 800e88c:	f001 fc3c 	bl	8010108 <RCCEx_PLL2_Config>
 800e890:	4603      	mov	r3, r0
 800e892:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800e896:	e00f      	b.n	800e8b8 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800e898:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e89c:	3328      	adds	r3, #40	@ 0x28
 800e89e:	2100      	movs	r1, #0
 800e8a0:	4618      	mov	r0, r3
 800e8a2:	f001 fce3 	bl	801026c <RCCEx_PLL3_Config>
 800e8a6:	4603      	mov	r3, r0
 800e8a8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800e8ac:	e004      	b.n	800e8b8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e8ae:	2301      	movs	r3, #1
 800e8b0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800e8b4:	e000      	b.n	800e8b8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800e8b6:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e8b8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e8bc:	2b00      	cmp	r3, #0
 800e8be:	d10a      	bne.n	800e8d6 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800e8c0:	4b7b      	ldr	r3, [pc, #492]	@ (800eab0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800e8c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e8c4:	f023 0107 	bic.w	r1, r3, #7
 800e8c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e8cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e8ce:	4a78      	ldr	r2, [pc, #480]	@ (800eab0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800e8d0:	430b      	orrs	r3, r1
 800e8d2:	6513      	str	r3, [r2, #80]	@ 0x50
 800e8d4:	e003      	b.n	800e8de <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e8d6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e8da:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800e8de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e8e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e8e6:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 800e8ea:	f04f 0b00 	mov.w	fp, #0
 800e8ee:	ea5a 030b 	orrs.w	r3, sl, fp
 800e8f2:	d04c      	beq.n	800e98e <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 800e8f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e8f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e8fa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e8fe:	d030      	beq.n	800e962 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 800e900:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e904:	d829      	bhi.n	800e95a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800e906:	2bc0      	cmp	r3, #192	@ 0xc0
 800e908:	d02d      	beq.n	800e966 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800e90a:	2bc0      	cmp	r3, #192	@ 0xc0
 800e90c:	d825      	bhi.n	800e95a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800e90e:	2b80      	cmp	r3, #128	@ 0x80
 800e910:	d018      	beq.n	800e944 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800e912:	2b80      	cmp	r3, #128	@ 0x80
 800e914:	d821      	bhi.n	800e95a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800e916:	2b00      	cmp	r3, #0
 800e918:	d002      	beq.n	800e920 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800e91a:	2b40      	cmp	r3, #64	@ 0x40
 800e91c:	d007      	beq.n	800e92e <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 800e91e:	e01c      	b.n	800e95a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e920:	4b63      	ldr	r3, [pc, #396]	@ (800eab0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800e922:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e924:	4a62      	ldr	r2, [pc, #392]	@ (800eab0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800e926:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e92a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800e92c:	e01c      	b.n	800e968 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800e92e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e932:	3308      	adds	r3, #8
 800e934:	2100      	movs	r1, #0
 800e936:	4618      	mov	r0, r3
 800e938:	f001 fbe6 	bl	8010108 <RCCEx_PLL2_Config>
 800e93c:	4603      	mov	r3, r0
 800e93e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800e942:	e011      	b.n	800e968 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800e944:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e948:	3328      	adds	r3, #40	@ 0x28
 800e94a:	2100      	movs	r1, #0
 800e94c:	4618      	mov	r0, r3
 800e94e:	f001 fc8d 	bl	801026c <RCCEx_PLL3_Config>
 800e952:	4603      	mov	r3, r0
 800e954:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800e958:	e006      	b.n	800e968 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e95a:	2301      	movs	r3, #1
 800e95c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800e960:	e002      	b.n	800e968 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800e962:	bf00      	nop
 800e964:	e000      	b.n	800e968 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800e966:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e968:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e96c:	2b00      	cmp	r3, #0
 800e96e:	d10a      	bne.n	800e986 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800e970:	4b4f      	ldr	r3, [pc, #316]	@ (800eab0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800e972:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e974:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 800e978:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e97c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e97e:	4a4c      	ldr	r2, [pc, #304]	@ (800eab0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800e980:	430b      	orrs	r3, r1
 800e982:	6513      	str	r3, [r2, #80]	@ 0x50
 800e984:	e003      	b.n	800e98e <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e986:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e98a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800e98e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e992:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e996:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800e99a:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800e99e:	2300      	movs	r3, #0
 800e9a0:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 800e9a4:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 800e9a8:	460b      	mov	r3, r1
 800e9aa:	4313      	orrs	r3, r2
 800e9ac:	d053      	beq.n	800ea56 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800e9ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e9b2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800e9b6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800e9ba:	d035      	beq.n	800ea28 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 800e9bc:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800e9c0:	d82e      	bhi.n	800ea20 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800e9c2:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800e9c6:	d031      	beq.n	800ea2c <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 800e9c8:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800e9cc:	d828      	bhi.n	800ea20 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800e9ce:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800e9d2:	d01a      	beq.n	800ea0a <HAL_RCCEx_PeriphCLKConfig+0x292>
 800e9d4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800e9d8:	d822      	bhi.n	800ea20 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800e9da:	2b00      	cmp	r3, #0
 800e9dc:	d003      	beq.n	800e9e6 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800e9de:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800e9e2:	d007      	beq.n	800e9f4 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 800e9e4:	e01c      	b.n	800ea20 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e9e6:	4b32      	ldr	r3, [pc, #200]	@ (800eab0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800e9e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e9ea:	4a31      	ldr	r2, [pc, #196]	@ (800eab0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800e9ec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e9f0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800e9f2:	e01c      	b.n	800ea2e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800e9f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e9f8:	3308      	adds	r3, #8
 800e9fa:	2100      	movs	r1, #0
 800e9fc:	4618      	mov	r0, r3
 800e9fe:	f001 fb83 	bl	8010108 <RCCEx_PLL2_Config>
 800ea02:	4603      	mov	r3, r0
 800ea04:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800ea08:	e011      	b.n	800ea2e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800ea0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ea0e:	3328      	adds	r3, #40	@ 0x28
 800ea10:	2100      	movs	r1, #0
 800ea12:	4618      	mov	r0, r3
 800ea14:	f001 fc2a 	bl	801026c <RCCEx_PLL3_Config>
 800ea18:	4603      	mov	r3, r0
 800ea1a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800ea1e:	e006      	b.n	800ea2e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800ea20:	2301      	movs	r3, #1
 800ea22:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800ea26:	e002      	b.n	800ea2e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800ea28:	bf00      	nop
 800ea2a:	e000      	b.n	800ea2e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800ea2c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ea2e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ea32:	2b00      	cmp	r3, #0
 800ea34:	d10b      	bne.n	800ea4e <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800ea36:	4b1e      	ldr	r3, [pc, #120]	@ (800eab0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800ea38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ea3a:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800ea3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ea42:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800ea46:	4a1a      	ldr	r2, [pc, #104]	@ (800eab0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800ea48:	430b      	orrs	r3, r1
 800ea4a:	6593      	str	r3, [r2, #88]	@ 0x58
 800ea4c:	e003      	b.n	800ea56 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ea4e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ea52:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800ea56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ea5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea5e:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800ea62:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800ea66:	2300      	movs	r3, #0
 800ea68:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800ea6c:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 800ea70:	460b      	mov	r3, r1
 800ea72:	4313      	orrs	r3, r2
 800ea74:	d056      	beq.n	800eb24 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800ea76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ea7a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800ea7e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800ea82:	d038      	beq.n	800eaf6 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800ea84:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800ea88:	d831      	bhi.n	800eaee <HAL_RCCEx_PeriphCLKConfig+0x376>
 800ea8a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800ea8e:	d034      	beq.n	800eafa <HAL_RCCEx_PeriphCLKConfig+0x382>
 800ea90:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800ea94:	d82b      	bhi.n	800eaee <HAL_RCCEx_PeriphCLKConfig+0x376>
 800ea96:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ea9a:	d01d      	beq.n	800ead8 <HAL_RCCEx_PeriphCLKConfig+0x360>
 800ea9c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800eaa0:	d825      	bhi.n	800eaee <HAL_RCCEx_PeriphCLKConfig+0x376>
 800eaa2:	2b00      	cmp	r3, #0
 800eaa4:	d006      	beq.n	800eab4 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800eaa6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800eaaa:	d00a      	beq.n	800eac2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800eaac:	e01f      	b.n	800eaee <HAL_RCCEx_PeriphCLKConfig+0x376>
 800eaae:	bf00      	nop
 800eab0:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800eab4:	4ba2      	ldr	r3, [pc, #648]	@ (800ed40 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800eab6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eab8:	4aa1      	ldr	r2, [pc, #644]	@ (800ed40 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800eaba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800eabe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800eac0:	e01c      	b.n	800eafc <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800eac2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eac6:	3308      	adds	r3, #8
 800eac8:	2100      	movs	r1, #0
 800eaca:	4618      	mov	r0, r3
 800eacc:	f001 fb1c 	bl	8010108 <RCCEx_PLL2_Config>
 800ead0:	4603      	mov	r3, r0
 800ead2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800ead6:	e011      	b.n	800eafc <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800ead8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eadc:	3328      	adds	r3, #40	@ 0x28
 800eade:	2100      	movs	r1, #0
 800eae0:	4618      	mov	r0, r3
 800eae2:	f001 fbc3 	bl	801026c <RCCEx_PLL3_Config>
 800eae6:	4603      	mov	r3, r0
 800eae8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800eaec:	e006      	b.n	800eafc <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800eaee:	2301      	movs	r3, #1
 800eaf0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800eaf4:	e002      	b.n	800eafc <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800eaf6:	bf00      	nop
 800eaf8:	e000      	b.n	800eafc <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800eafa:	bf00      	nop
    }

    if (ret == HAL_OK)
 800eafc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800eb00:	2b00      	cmp	r3, #0
 800eb02:	d10b      	bne.n	800eb1c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800eb04:	4b8e      	ldr	r3, [pc, #568]	@ (800ed40 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800eb06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800eb08:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800eb0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eb10:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800eb14:	4a8a      	ldr	r2, [pc, #552]	@ (800ed40 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800eb16:	430b      	orrs	r3, r1
 800eb18:	6593      	str	r3, [r2, #88]	@ 0x58
 800eb1a:	e003      	b.n	800eb24 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800eb1c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800eb20:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800eb24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eb28:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb2c:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800eb30:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800eb34:	2300      	movs	r3, #0
 800eb36:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800eb3a:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800eb3e:	460b      	mov	r3, r1
 800eb40:	4313      	orrs	r3, r2
 800eb42:	d03a      	beq.n	800ebba <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 800eb44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eb48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800eb4a:	2b30      	cmp	r3, #48	@ 0x30
 800eb4c:	d01f      	beq.n	800eb8e <HAL_RCCEx_PeriphCLKConfig+0x416>
 800eb4e:	2b30      	cmp	r3, #48	@ 0x30
 800eb50:	d819      	bhi.n	800eb86 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800eb52:	2b20      	cmp	r3, #32
 800eb54:	d00c      	beq.n	800eb70 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800eb56:	2b20      	cmp	r3, #32
 800eb58:	d815      	bhi.n	800eb86 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800eb5a:	2b00      	cmp	r3, #0
 800eb5c:	d019      	beq.n	800eb92 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800eb5e:	2b10      	cmp	r3, #16
 800eb60:	d111      	bne.n	800eb86 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800eb62:	4b77      	ldr	r3, [pc, #476]	@ (800ed40 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800eb64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eb66:	4a76      	ldr	r2, [pc, #472]	@ (800ed40 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800eb68:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800eb6c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800eb6e:	e011      	b.n	800eb94 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800eb70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eb74:	3308      	adds	r3, #8
 800eb76:	2102      	movs	r1, #2
 800eb78:	4618      	mov	r0, r3
 800eb7a:	f001 fac5 	bl	8010108 <RCCEx_PLL2_Config>
 800eb7e:	4603      	mov	r3, r0
 800eb80:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800eb84:	e006      	b.n	800eb94 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800eb86:	2301      	movs	r3, #1
 800eb88:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800eb8c:	e002      	b.n	800eb94 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800eb8e:	bf00      	nop
 800eb90:	e000      	b.n	800eb94 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800eb92:	bf00      	nop
    }

    if (ret == HAL_OK)
 800eb94:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800eb98:	2b00      	cmp	r3, #0
 800eb9a:	d10a      	bne.n	800ebb2 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800eb9c:	4b68      	ldr	r3, [pc, #416]	@ (800ed40 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800eb9e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800eba0:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800eba4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eba8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ebaa:	4a65      	ldr	r2, [pc, #404]	@ (800ed40 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800ebac:	430b      	orrs	r3, r1
 800ebae:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800ebb0:	e003      	b.n	800ebba <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ebb2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ebb6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800ebba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ebbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ebc2:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800ebc6:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800ebca:	2300      	movs	r3, #0
 800ebcc:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800ebd0:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800ebd4:	460b      	mov	r3, r1
 800ebd6:	4313      	orrs	r3, r2
 800ebd8:	d051      	beq.n	800ec7e <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800ebda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ebde:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ebe0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800ebe4:	d035      	beq.n	800ec52 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800ebe6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800ebea:	d82e      	bhi.n	800ec4a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800ebec:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800ebf0:	d031      	beq.n	800ec56 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800ebf2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800ebf6:	d828      	bhi.n	800ec4a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800ebf8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ebfc:	d01a      	beq.n	800ec34 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800ebfe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ec02:	d822      	bhi.n	800ec4a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800ec04:	2b00      	cmp	r3, #0
 800ec06:	d003      	beq.n	800ec10 <HAL_RCCEx_PeriphCLKConfig+0x498>
 800ec08:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ec0c:	d007      	beq.n	800ec1e <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800ec0e:	e01c      	b.n	800ec4a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ec10:	4b4b      	ldr	r3, [pc, #300]	@ (800ed40 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800ec12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ec14:	4a4a      	ldr	r2, [pc, #296]	@ (800ed40 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800ec16:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ec1a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800ec1c:	e01c      	b.n	800ec58 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800ec1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ec22:	3308      	adds	r3, #8
 800ec24:	2100      	movs	r1, #0
 800ec26:	4618      	mov	r0, r3
 800ec28:	f001 fa6e 	bl	8010108 <RCCEx_PLL2_Config>
 800ec2c:	4603      	mov	r3, r0
 800ec2e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800ec32:	e011      	b.n	800ec58 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800ec34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ec38:	3328      	adds	r3, #40	@ 0x28
 800ec3a:	2100      	movs	r1, #0
 800ec3c:	4618      	mov	r0, r3
 800ec3e:	f001 fb15 	bl	801026c <RCCEx_PLL3_Config>
 800ec42:	4603      	mov	r3, r0
 800ec44:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800ec48:	e006      	b.n	800ec58 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ec4a:	2301      	movs	r3, #1
 800ec4c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800ec50:	e002      	b.n	800ec58 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800ec52:	bf00      	nop
 800ec54:	e000      	b.n	800ec58 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800ec56:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ec58:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ec5c:	2b00      	cmp	r3, #0
 800ec5e:	d10a      	bne.n	800ec76 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800ec60:	4b37      	ldr	r3, [pc, #220]	@ (800ed40 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800ec62:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ec64:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800ec68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ec6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ec6e:	4a34      	ldr	r2, [pc, #208]	@ (800ed40 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800ec70:	430b      	orrs	r3, r1
 800ec72:	6513      	str	r3, [r2, #80]	@ 0x50
 800ec74:	e003      	b.n	800ec7e <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ec76:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ec7a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800ec7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ec82:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec86:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800ec8a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800ec8e:	2300      	movs	r3, #0
 800ec90:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800ec94:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800ec98:	460b      	mov	r3, r1
 800ec9a:	4313      	orrs	r3, r2
 800ec9c:	d056      	beq.n	800ed4c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800ec9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eca2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800eca4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800eca8:	d033      	beq.n	800ed12 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800ecaa:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800ecae:	d82c      	bhi.n	800ed0a <HAL_RCCEx_PeriphCLKConfig+0x592>
 800ecb0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800ecb4:	d02f      	beq.n	800ed16 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800ecb6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800ecba:	d826      	bhi.n	800ed0a <HAL_RCCEx_PeriphCLKConfig+0x592>
 800ecbc:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800ecc0:	d02b      	beq.n	800ed1a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800ecc2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800ecc6:	d820      	bhi.n	800ed0a <HAL_RCCEx_PeriphCLKConfig+0x592>
 800ecc8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800eccc:	d012      	beq.n	800ecf4 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800ecce:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ecd2:	d81a      	bhi.n	800ed0a <HAL_RCCEx_PeriphCLKConfig+0x592>
 800ecd4:	2b00      	cmp	r3, #0
 800ecd6:	d022      	beq.n	800ed1e <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 800ecd8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ecdc:	d115      	bne.n	800ed0a <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800ecde:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ece2:	3308      	adds	r3, #8
 800ece4:	2101      	movs	r1, #1
 800ece6:	4618      	mov	r0, r3
 800ece8:	f001 fa0e 	bl	8010108 <RCCEx_PLL2_Config>
 800ecec:	4603      	mov	r3, r0
 800ecee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800ecf2:	e015      	b.n	800ed20 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800ecf4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ecf8:	3328      	adds	r3, #40	@ 0x28
 800ecfa:	2101      	movs	r1, #1
 800ecfc:	4618      	mov	r0, r3
 800ecfe:	f001 fab5 	bl	801026c <RCCEx_PLL3_Config>
 800ed02:	4603      	mov	r3, r0
 800ed04:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800ed08:	e00a      	b.n	800ed20 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ed0a:	2301      	movs	r3, #1
 800ed0c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800ed10:	e006      	b.n	800ed20 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800ed12:	bf00      	nop
 800ed14:	e004      	b.n	800ed20 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800ed16:	bf00      	nop
 800ed18:	e002      	b.n	800ed20 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800ed1a:	bf00      	nop
 800ed1c:	e000      	b.n	800ed20 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800ed1e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ed20:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ed24:	2b00      	cmp	r3, #0
 800ed26:	d10d      	bne.n	800ed44 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800ed28:	4b05      	ldr	r3, [pc, #20]	@ (800ed40 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800ed2a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ed2c:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800ed30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ed34:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ed36:	4a02      	ldr	r2, [pc, #8]	@ (800ed40 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800ed38:	430b      	orrs	r3, r1
 800ed3a:	6513      	str	r3, [r2, #80]	@ 0x50
 800ed3c:	e006      	b.n	800ed4c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800ed3e:	bf00      	nop
 800ed40:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ed44:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ed48:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800ed4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ed50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed54:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800ed58:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800ed5c:	2300      	movs	r3, #0
 800ed5e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800ed62:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800ed66:	460b      	mov	r3, r1
 800ed68:	4313      	orrs	r3, r2
 800ed6a:	d055      	beq.n	800ee18 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800ed6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ed70:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800ed74:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ed78:	d033      	beq.n	800ede2 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800ed7a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ed7e:	d82c      	bhi.n	800edda <HAL_RCCEx_PeriphCLKConfig+0x662>
 800ed80:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ed84:	d02f      	beq.n	800ede6 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800ed86:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ed8a:	d826      	bhi.n	800edda <HAL_RCCEx_PeriphCLKConfig+0x662>
 800ed8c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800ed90:	d02b      	beq.n	800edea <HAL_RCCEx_PeriphCLKConfig+0x672>
 800ed92:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800ed96:	d820      	bhi.n	800edda <HAL_RCCEx_PeriphCLKConfig+0x662>
 800ed98:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ed9c:	d012      	beq.n	800edc4 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800ed9e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800eda2:	d81a      	bhi.n	800edda <HAL_RCCEx_PeriphCLKConfig+0x662>
 800eda4:	2b00      	cmp	r3, #0
 800eda6:	d022      	beq.n	800edee <HAL_RCCEx_PeriphCLKConfig+0x676>
 800eda8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800edac:	d115      	bne.n	800edda <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800edae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800edb2:	3308      	adds	r3, #8
 800edb4:	2101      	movs	r1, #1
 800edb6:	4618      	mov	r0, r3
 800edb8:	f001 f9a6 	bl	8010108 <RCCEx_PLL2_Config>
 800edbc:	4603      	mov	r3, r0
 800edbe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800edc2:	e015      	b.n	800edf0 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800edc4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800edc8:	3328      	adds	r3, #40	@ 0x28
 800edca:	2101      	movs	r1, #1
 800edcc:	4618      	mov	r0, r3
 800edce:	f001 fa4d 	bl	801026c <RCCEx_PLL3_Config>
 800edd2:	4603      	mov	r3, r0
 800edd4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800edd8:	e00a      	b.n	800edf0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800edda:	2301      	movs	r3, #1
 800eddc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800ede0:	e006      	b.n	800edf0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800ede2:	bf00      	nop
 800ede4:	e004      	b.n	800edf0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800ede6:	bf00      	nop
 800ede8:	e002      	b.n	800edf0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800edea:	bf00      	nop
 800edec:	e000      	b.n	800edf0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800edee:	bf00      	nop
    }

    if (ret == HAL_OK)
 800edf0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800edf4:	2b00      	cmp	r3, #0
 800edf6:	d10b      	bne.n	800ee10 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800edf8:	4ba3      	ldr	r3, [pc, #652]	@ (800f088 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800edfa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800edfc:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800ee00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ee04:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800ee08:	4a9f      	ldr	r2, [pc, #636]	@ (800f088 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ee0a:	430b      	orrs	r3, r1
 800ee0c:	6593      	str	r3, [r2, #88]	@ 0x58
 800ee0e:	e003      	b.n	800ee18 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ee10:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ee14:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800ee18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ee1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee20:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800ee24:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800ee28:	2300      	movs	r3, #0
 800ee2a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800ee2e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800ee32:	460b      	mov	r3, r1
 800ee34:	4313      	orrs	r3, r2
 800ee36:	d037      	beq.n	800eea8 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800ee38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ee3c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ee3e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ee42:	d00e      	beq.n	800ee62 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 800ee44:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ee48:	d816      	bhi.n	800ee78 <HAL_RCCEx_PeriphCLKConfig+0x700>
 800ee4a:	2b00      	cmp	r3, #0
 800ee4c:	d018      	beq.n	800ee80 <HAL_RCCEx_PeriphCLKConfig+0x708>
 800ee4e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ee52:	d111      	bne.n	800ee78 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ee54:	4b8c      	ldr	r3, [pc, #560]	@ (800f088 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ee56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ee58:	4a8b      	ldr	r2, [pc, #556]	@ (800f088 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ee5a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ee5e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800ee60:	e00f      	b.n	800ee82 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800ee62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ee66:	3308      	adds	r3, #8
 800ee68:	2101      	movs	r1, #1
 800ee6a:	4618      	mov	r0, r3
 800ee6c:	f001 f94c 	bl	8010108 <RCCEx_PLL2_Config>
 800ee70:	4603      	mov	r3, r0
 800ee72:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800ee76:	e004      	b.n	800ee82 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ee78:	2301      	movs	r3, #1
 800ee7a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800ee7e:	e000      	b.n	800ee82 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 800ee80:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ee82:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ee86:	2b00      	cmp	r3, #0
 800ee88:	d10a      	bne.n	800eea0 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800ee8a:	4b7f      	ldr	r3, [pc, #508]	@ (800f088 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ee8c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ee8e:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800ee92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ee96:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ee98:	4a7b      	ldr	r2, [pc, #492]	@ (800f088 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ee9a:	430b      	orrs	r3, r1
 800ee9c:	6513      	str	r3, [r2, #80]	@ 0x50
 800ee9e:	e003      	b.n	800eea8 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800eea0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800eea4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800eea8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eeac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eeb0:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800eeb4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800eeb8:	2300      	movs	r3, #0
 800eeba:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800eebe:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800eec2:	460b      	mov	r3, r1
 800eec4:	4313      	orrs	r3, r2
 800eec6:	d039      	beq.n	800ef3c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800eec8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eecc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800eece:	2b03      	cmp	r3, #3
 800eed0:	d81c      	bhi.n	800ef0c <HAL_RCCEx_PeriphCLKConfig+0x794>
 800eed2:	a201      	add	r2, pc, #4	@ (adr r2, 800eed8 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 800eed4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eed8:	0800ef15 	.word	0x0800ef15
 800eedc:	0800eee9 	.word	0x0800eee9
 800eee0:	0800eef7 	.word	0x0800eef7
 800eee4:	0800ef15 	.word	0x0800ef15
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800eee8:	4b67      	ldr	r3, [pc, #412]	@ (800f088 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800eeea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eeec:	4a66      	ldr	r2, [pc, #408]	@ (800f088 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800eeee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800eef2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800eef4:	e00f      	b.n	800ef16 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800eef6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eefa:	3308      	adds	r3, #8
 800eefc:	2102      	movs	r1, #2
 800eefe:	4618      	mov	r0, r3
 800ef00:	f001 f902 	bl	8010108 <RCCEx_PLL2_Config>
 800ef04:	4603      	mov	r3, r0
 800ef06:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800ef0a:	e004      	b.n	800ef16 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800ef0c:	2301      	movs	r3, #1
 800ef0e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800ef12:	e000      	b.n	800ef16 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 800ef14:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ef16:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ef1a:	2b00      	cmp	r3, #0
 800ef1c:	d10a      	bne.n	800ef34 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800ef1e:	4b5a      	ldr	r3, [pc, #360]	@ (800f088 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ef20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ef22:	f023 0103 	bic.w	r1, r3, #3
 800ef26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ef2a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ef2c:	4a56      	ldr	r2, [pc, #344]	@ (800f088 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ef2e:	430b      	orrs	r3, r1
 800ef30:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800ef32:	e003      	b.n	800ef3c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ef34:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ef38:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800ef3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ef40:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef44:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800ef48:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800ef4c:	2300      	movs	r3, #0
 800ef4e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800ef52:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800ef56:	460b      	mov	r3, r1
 800ef58:	4313      	orrs	r3, r2
 800ef5a:	f000 809f 	beq.w	800f09c <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800ef5e:	4b4b      	ldr	r3, [pc, #300]	@ (800f08c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800ef60:	681b      	ldr	r3, [r3, #0]
 800ef62:	4a4a      	ldr	r2, [pc, #296]	@ (800f08c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800ef64:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800ef68:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800ef6a:	f7f7 fbc7 	bl	80066fc <HAL_GetTick>
 800ef6e:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800ef72:	e00b      	b.n	800ef8c <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800ef74:	f7f7 fbc2 	bl	80066fc <HAL_GetTick>
 800ef78:	4602      	mov	r2, r0
 800ef7a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800ef7e:	1ad3      	subs	r3, r2, r3
 800ef80:	2b64      	cmp	r3, #100	@ 0x64
 800ef82:	d903      	bls.n	800ef8c <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 800ef84:	2303      	movs	r3, #3
 800ef86:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800ef8a:	e005      	b.n	800ef98 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800ef8c:	4b3f      	ldr	r3, [pc, #252]	@ (800f08c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800ef8e:	681b      	ldr	r3, [r3, #0]
 800ef90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ef94:	2b00      	cmp	r3, #0
 800ef96:	d0ed      	beq.n	800ef74 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 800ef98:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ef9c:	2b00      	cmp	r3, #0
 800ef9e:	d179      	bne.n	800f094 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800efa0:	4b39      	ldr	r3, [pc, #228]	@ (800f088 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800efa2:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800efa4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800efa8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800efac:	4053      	eors	r3, r2
 800efae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800efb2:	2b00      	cmp	r3, #0
 800efb4:	d015      	beq.n	800efe2 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800efb6:	4b34      	ldr	r3, [pc, #208]	@ (800f088 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800efb8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800efba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800efbe:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800efc2:	4b31      	ldr	r3, [pc, #196]	@ (800f088 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800efc4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800efc6:	4a30      	ldr	r2, [pc, #192]	@ (800f088 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800efc8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800efcc:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800efce:	4b2e      	ldr	r3, [pc, #184]	@ (800f088 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800efd0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800efd2:	4a2d      	ldr	r2, [pc, #180]	@ (800f088 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800efd4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800efd8:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800efda:	4a2b      	ldr	r2, [pc, #172]	@ (800f088 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800efdc:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800efe0:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800efe2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800efe6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800efea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800efee:	d118      	bne.n	800f022 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800eff0:	f7f7 fb84 	bl	80066fc <HAL_GetTick>
 800eff4:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800eff8:	e00d      	b.n	800f016 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800effa:	f7f7 fb7f 	bl	80066fc <HAL_GetTick>
 800effe:	4602      	mov	r2, r0
 800f000:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800f004:	1ad2      	subs	r2, r2, r3
 800f006:	f241 3388 	movw	r3, #5000	@ 0x1388
 800f00a:	429a      	cmp	r2, r3
 800f00c:	d903      	bls.n	800f016 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 800f00e:	2303      	movs	r3, #3
 800f010:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 800f014:	e005      	b.n	800f022 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800f016:	4b1c      	ldr	r3, [pc, #112]	@ (800f088 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f018:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f01a:	f003 0302 	and.w	r3, r3, #2
 800f01e:	2b00      	cmp	r3, #0
 800f020:	d0eb      	beq.n	800effa <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800f022:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f026:	2b00      	cmp	r3, #0
 800f028:	d129      	bne.n	800f07e <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800f02a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f02e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800f032:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800f036:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800f03a:	d10e      	bne.n	800f05a <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 800f03c:	4b12      	ldr	r3, [pc, #72]	@ (800f088 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f03e:	691b      	ldr	r3, [r3, #16]
 800f040:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800f044:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f048:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800f04c:	091a      	lsrs	r2, r3, #4
 800f04e:	4b10      	ldr	r3, [pc, #64]	@ (800f090 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 800f050:	4013      	ands	r3, r2
 800f052:	4a0d      	ldr	r2, [pc, #52]	@ (800f088 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f054:	430b      	orrs	r3, r1
 800f056:	6113      	str	r3, [r2, #16]
 800f058:	e005      	b.n	800f066 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800f05a:	4b0b      	ldr	r3, [pc, #44]	@ (800f088 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f05c:	691b      	ldr	r3, [r3, #16]
 800f05e:	4a0a      	ldr	r2, [pc, #40]	@ (800f088 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f060:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800f064:	6113      	str	r3, [r2, #16]
 800f066:	4b08      	ldr	r3, [pc, #32]	@ (800f088 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f068:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800f06a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f06e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800f072:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800f076:	4a04      	ldr	r2, [pc, #16]	@ (800f088 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800f078:	430b      	orrs	r3, r1
 800f07a:	6713      	str	r3, [r2, #112]	@ 0x70
 800f07c:	e00e      	b.n	800f09c <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800f07e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f082:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 800f086:	e009      	b.n	800f09c <HAL_RCCEx_PeriphCLKConfig+0x924>
 800f088:	58024400 	.word	0x58024400
 800f08c:	58024800 	.word	0x58024800
 800f090:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f094:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f098:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800f09c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f0a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f0a4:	f002 0301 	and.w	r3, r2, #1
 800f0a8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800f0ac:	2300      	movs	r3, #0
 800f0ae:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800f0b2:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800f0b6:	460b      	mov	r3, r1
 800f0b8:	4313      	orrs	r3, r2
 800f0ba:	f000 8089 	beq.w	800f1d0 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800f0be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f0c2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f0c4:	2b28      	cmp	r3, #40	@ 0x28
 800f0c6:	d86b      	bhi.n	800f1a0 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 800f0c8:	a201      	add	r2, pc, #4	@ (adr r2, 800f0d0 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800f0ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f0ce:	bf00      	nop
 800f0d0:	0800f1a9 	.word	0x0800f1a9
 800f0d4:	0800f1a1 	.word	0x0800f1a1
 800f0d8:	0800f1a1 	.word	0x0800f1a1
 800f0dc:	0800f1a1 	.word	0x0800f1a1
 800f0e0:	0800f1a1 	.word	0x0800f1a1
 800f0e4:	0800f1a1 	.word	0x0800f1a1
 800f0e8:	0800f1a1 	.word	0x0800f1a1
 800f0ec:	0800f1a1 	.word	0x0800f1a1
 800f0f0:	0800f175 	.word	0x0800f175
 800f0f4:	0800f1a1 	.word	0x0800f1a1
 800f0f8:	0800f1a1 	.word	0x0800f1a1
 800f0fc:	0800f1a1 	.word	0x0800f1a1
 800f100:	0800f1a1 	.word	0x0800f1a1
 800f104:	0800f1a1 	.word	0x0800f1a1
 800f108:	0800f1a1 	.word	0x0800f1a1
 800f10c:	0800f1a1 	.word	0x0800f1a1
 800f110:	0800f18b 	.word	0x0800f18b
 800f114:	0800f1a1 	.word	0x0800f1a1
 800f118:	0800f1a1 	.word	0x0800f1a1
 800f11c:	0800f1a1 	.word	0x0800f1a1
 800f120:	0800f1a1 	.word	0x0800f1a1
 800f124:	0800f1a1 	.word	0x0800f1a1
 800f128:	0800f1a1 	.word	0x0800f1a1
 800f12c:	0800f1a1 	.word	0x0800f1a1
 800f130:	0800f1a9 	.word	0x0800f1a9
 800f134:	0800f1a1 	.word	0x0800f1a1
 800f138:	0800f1a1 	.word	0x0800f1a1
 800f13c:	0800f1a1 	.word	0x0800f1a1
 800f140:	0800f1a1 	.word	0x0800f1a1
 800f144:	0800f1a1 	.word	0x0800f1a1
 800f148:	0800f1a1 	.word	0x0800f1a1
 800f14c:	0800f1a1 	.word	0x0800f1a1
 800f150:	0800f1a9 	.word	0x0800f1a9
 800f154:	0800f1a1 	.word	0x0800f1a1
 800f158:	0800f1a1 	.word	0x0800f1a1
 800f15c:	0800f1a1 	.word	0x0800f1a1
 800f160:	0800f1a1 	.word	0x0800f1a1
 800f164:	0800f1a1 	.word	0x0800f1a1
 800f168:	0800f1a1 	.word	0x0800f1a1
 800f16c:	0800f1a1 	.word	0x0800f1a1
 800f170:	0800f1a9 	.word	0x0800f1a9
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800f174:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f178:	3308      	adds	r3, #8
 800f17a:	2101      	movs	r1, #1
 800f17c:	4618      	mov	r0, r3
 800f17e:	f000 ffc3 	bl	8010108 <RCCEx_PLL2_Config>
 800f182:	4603      	mov	r3, r0
 800f184:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800f188:	e00f      	b.n	800f1aa <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800f18a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f18e:	3328      	adds	r3, #40	@ 0x28
 800f190:	2101      	movs	r1, #1
 800f192:	4618      	mov	r0, r3
 800f194:	f001 f86a 	bl	801026c <RCCEx_PLL3_Config>
 800f198:	4603      	mov	r3, r0
 800f19a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800f19e:	e004      	b.n	800f1aa <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f1a0:	2301      	movs	r3, #1
 800f1a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800f1a6:	e000      	b.n	800f1aa <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 800f1a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f1aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f1ae:	2b00      	cmp	r3, #0
 800f1b0:	d10a      	bne.n	800f1c8 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800f1b2:	4bbf      	ldr	r3, [pc, #764]	@ (800f4b0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800f1b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f1b6:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800f1ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f1be:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f1c0:	4abb      	ldr	r2, [pc, #748]	@ (800f4b0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800f1c2:	430b      	orrs	r3, r1
 800f1c4:	6553      	str	r3, [r2, #84]	@ 0x54
 800f1c6:	e003      	b.n	800f1d0 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f1c8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f1cc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800f1d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f1d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f1d8:	f002 0302 	and.w	r3, r2, #2
 800f1dc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800f1e0:	2300      	movs	r3, #0
 800f1e2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800f1e6:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800f1ea:	460b      	mov	r3, r1
 800f1ec:	4313      	orrs	r3, r2
 800f1ee:	d041      	beq.n	800f274 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800f1f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f1f4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800f1f6:	2b05      	cmp	r3, #5
 800f1f8:	d824      	bhi.n	800f244 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800f1fa:	a201      	add	r2, pc, #4	@ (adr r2, 800f200 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 800f1fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f200:	0800f24d 	.word	0x0800f24d
 800f204:	0800f219 	.word	0x0800f219
 800f208:	0800f22f 	.word	0x0800f22f
 800f20c:	0800f24d 	.word	0x0800f24d
 800f210:	0800f24d 	.word	0x0800f24d
 800f214:	0800f24d 	.word	0x0800f24d
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800f218:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f21c:	3308      	adds	r3, #8
 800f21e:	2101      	movs	r1, #1
 800f220:	4618      	mov	r0, r3
 800f222:	f000 ff71 	bl	8010108 <RCCEx_PLL2_Config>
 800f226:	4603      	mov	r3, r0
 800f228:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800f22c:	e00f      	b.n	800f24e <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800f22e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f232:	3328      	adds	r3, #40	@ 0x28
 800f234:	2101      	movs	r1, #1
 800f236:	4618      	mov	r0, r3
 800f238:	f001 f818 	bl	801026c <RCCEx_PLL3_Config>
 800f23c:	4603      	mov	r3, r0
 800f23e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800f242:	e004      	b.n	800f24e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f244:	2301      	movs	r3, #1
 800f246:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800f24a:	e000      	b.n	800f24e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 800f24c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f24e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f252:	2b00      	cmp	r3, #0
 800f254:	d10a      	bne.n	800f26c <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800f256:	4b96      	ldr	r3, [pc, #600]	@ (800f4b0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800f258:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f25a:	f023 0107 	bic.w	r1, r3, #7
 800f25e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f262:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800f264:	4a92      	ldr	r2, [pc, #584]	@ (800f4b0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800f266:	430b      	orrs	r3, r1
 800f268:	6553      	str	r3, [r2, #84]	@ 0x54
 800f26a:	e003      	b.n	800f274 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f26c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f270:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800f274:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f278:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f27c:	f002 0304 	and.w	r3, r2, #4
 800f280:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800f284:	2300      	movs	r3, #0
 800f286:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800f28a:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800f28e:	460b      	mov	r3, r1
 800f290:	4313      	orrs	r3, r2
 800f292:	d044      	beq.n	800f31e <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800f294:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f298:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800f29c:	2b05      	cmp	r3, #5
 800f29e:	d825      	bhi.n	800f2ec <HAL_RCCEx_PeriphCLKConfig+0xb74>
 800f2a0:	a201      	add	r2, pc, #4	@ (adr r2, 800f2a8 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800f2a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f2a6:	bf00      	nop
 800f2a8:	0800f2f5 	.word	0x0800f2f5
 800f2ac:	0800f2c1 	.word	0x0800f2c1
 800f2b0:	0800f2d7 	.word	0x0800f2d7
 800f2b4:	0800f2f5 	.word	0x0800f2f5
 800f2b8:	0800f2f5 	.word	0x0800f2f5
 800f2bc:	0800f2f5 	.word	0x0800f2f5
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800f2c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f2c4:	3308      	adds	r3, #8
 800f2c6:	2101      	movs	r1, #1
 800f2c8:	4618      	mov	r0, r3
 800f2ca:	f000 ff1d 	bl	8010108 <RCCEx_PLL2_Config>
 800f2ce:	4603      	mov	r3, r0
 800f2d0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800f2d4:	e00f      	b.n	800f2f6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800f2d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f2da:	3328      	adds	r3, #40	@ 0x28
 800f2dc:	2101      	movs	r1, #1
 800f2de:	4618      	mov	r0, r3
 800f2e0:	f000 ffc4 	bl	801026c <RCCEx_PLL3_Config>
 800f2e4:	4603      	mov	r3, r0
 800f2e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800f2ea:	e004      	b.n	800f2f6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f2ec:	2301      	movs	r3, #1
 800f2ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800f2f2:	e000      	b.n	800f2f6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 800f2f4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f2f6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f2fa:	2b00      	cmp	r3, #0
 800f2fc:	d10b      	bne.n	800f316 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800f2fe:	4b6c      	ldr	r3, [pc, #432]	@ (800f4b0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800f300:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f302:	f023 0107 	bic.w	r1, r3, #7
 800f306:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f30a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800f30e:	4a68      	ldr	r2, [pc, #416]	@ (800f4b0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800f310:	430b      	orrs	r3, r1
 800f312:	6593      	str	r3, [r2, #88]	@ 0x58
 800f314:	e003      	b.n	800f31e <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f316:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f31a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800f31e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f322:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f326:	f002 0320 	and.w	r3, r2, #32
 800f32a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800f32e:	2300      	movs	r3, #0
 800f330:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800f334:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800f338:	460b      	mov	r3, r1
 800f33a:	4313      	orrs	r3, r2
 800f33c:	d055      	beq.n	800f3ea <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800f33e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f342:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f346:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800f34a:	d033      	beq.n	800f3b4 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 800f34c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800f350:	d82c      	bhi.n	800f3ac <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800f352:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f356:	d02f      	beq.n	800f3b8 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 800f358:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f35c:	d826      	bhi.n	800f3ac <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800f35e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800f362:	d02b      	beq.n	800f3bc <HAL_RCCEx_PeriphCLKConfig+0xc44>
 800f364:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800f368:	d820      	bhi.n	800f3ac <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800f36a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800f36e:	d012      	beq.n	800f396 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 800f370:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800f374:	d81a      	bhi.n	800f3ac <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800f376:	2b00      	cmp	r3, #0
 800f378:	d022      	beq.n	800f3c0 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800f37a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800f37e:	d115      	bne.n	800f3ac <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800f380:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f384:	3308      	adds	r3, #8
 800f386:	2100      	movs	r1, #0
 800f388:	4618      	mov	r0, r3
 800f38a:	f000 febd 	bl	8010108 <RCCEx_PLL2_Config>
 800f38e:	4603      	mov	r3, r0
 800f390:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800f394:	e015      	b.n	800f3c2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800f396:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f39a:	3328      	adds	r3, #40	@ 0x28
 800f39c:	2102      	movs	r1, #2
 800f39e:	4618      	mov	r0, r3
 800f3a0:	f000 ff64 	bl	801026c <RCCEx_PLL3_Config>
 800f3a4:	4603      	mov	r3, r0
 800f3a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800f3aa:	e00a      	b.n	800f3c2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f3ac:	2301      	movs	r3, #1
 800f3ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800f3b2:	e006      	b.n	800f3c2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800f3b4:	bf00      	nop
 800f3b6:	e004      	b.n	800f3c2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800f3b8:	bf00      	nop
 800f3ba:	e002      	b.n	800f3c2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800f3bc:	bf00      	nop
 800f3be:	e000      	b.n	800f3c2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800f3c0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f3c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f3c6:	2b00      	cmp	r3, #0
 800f3c8:	d10b      	bne.n	800f3e2 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800f3ca:	4b39      	ldr	r3, [pc, #228]	@ (800f4b0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800f3cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f3ce:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800f3d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f3d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f3da:	4a35      	ldr	r2, [pc, #212]	@ (800f4b0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800f3dc:	430b      	orrs	r3, r1
 800f3de:	6553      	str	r3, [r2, #84]	@ 0x54
 800f3e0:	e003      	b.n	800f3ea <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f3e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f3e6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800f3ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f3ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f3f2:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800f3f6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800f3fa:	2300      	movs	r3, #0
 800f3fc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800f400:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800f404:	460b      	mov	r3, r1
 800f406:	4313      	orrs	r3, r2
 800f408:	d058      	beq.n	800f4bc <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800f40a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f40e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800f412:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800f416:	d033      	beq.n	800f480 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 800f418:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800f41c:	d82c      	bhi.n	800f478 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800f41e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f422:	d02f      	beq.n	800f484 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 800f424:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f428:	d826      	bhi.n	800f478 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800f42a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800f42e:	d02b      	beq.n	800f488 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 800f430:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800f434:	d820      	bhi.n	800f478 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800f436:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800f43a:	d012      	beq.n	800f462 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 800f43c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800f440:	d81a      	bhi.n	800f478 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800f442:	2b00      	cmp	r3, #0
 800f444:	d022      	beq.n	800f48c <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800f446:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800f44a:	d115      	bne.n	800f478 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800f44c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f450:	3308      	adds	r3, #8
 800f452:	2100      	movs	r1, #0
 800f454:	4618      	mov	r0, r3
 800f456:	f000 fe57 	bl	8010108 <RCCEx_PLL2_Config>
 800f45a:	4603      	mov	r3, r0
 800f45c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800f460:	e015      	b.n	800f48e <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800f462:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f466:	3328      	adds	r3, #40	@ 0x28
 800f468:	2102      	movs	r1, #2
 800f46a:	4618      	mov	r0, r3
 800f46c:	f000 fefe 	bl	801026c <RCCEx_PLL3_Config>
 800f470:	4603      	mov	r3, r0
 800f472:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800f476:	e00a      	b.n	800f48e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f478:	2301      	movs	r3, #1
 800f47a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800f47e:	e006      	b.n	800f48e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800f480:	bf00      	nop
 800f482:	e004      	b.n	800f48e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800f484:	bf00      	nop
 800f486:	e002      	b.n	800f48e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800f488:	bf00      	nop
 800f48a:	e000      	b.n	800f48e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800f48c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f48e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f492:	2b00      	cmp	r3, #0
 800f494:	d10e      	bne.n	800f4b4 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800f496:	4b06      	ldr	r3, [pc, #24]	@ (800f4b0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800f498:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f49a:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800f49e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f4a2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800f4a6:	4a02      	ldr	r2, [pc, #8]	@ (800f4b0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800f4a8:	430b      	orrs	r3, r1
 800f4aa:	6593      	str	r3, [r2, #88]	@ 0x58
 800f4ac:	e006      	b.n	800f4bc <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800f4ae:	bf00      	nop
 800f4b0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f4b4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f4b8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800f4bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f4c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f4c4:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800f4c8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800f4cc:	2300      	movs	r3, #0
 800f4ce:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800f4d2:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800f4d6:	460b      	mov	r3, r1
 800f4d8:	4313      	orrs	r3, r2
 800f4da:	d055      	beq.n	800f588 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800f4dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f4e0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800f4e4:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800f4e8:	d033      	beq.n	800f552 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 800f4ea:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800f4ee:	d82c      	bhi.n	800f54a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800f4f0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800f4f4:	d02f      	beq.n	800f556 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800f4f6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800f4fa:	d826      	bhi.n	800f54a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800f4fc:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800f500:	d02b      	beq.n	800f55a <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800f502:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800f506:	d820      	bhi.n	800f54a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800f508:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800f50c:	d012      	beq.n	800f534 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 800f50e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800f512:	d81a      	bhi.n	800f54a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800f514:	2b00      	cmp	r3, #0
 800f516:	d022      	beq.n	800f55e <HAL_RCCEx_PeriphCLKConfig+0xde6>
 800f518:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f51c:	d115      	bne.n	800f54a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800f51e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f522:	3308      	adds	r3, #8
 800f524:	2100      	movs	r1, #0
 800f526:	4618      	mov	r0, r3
 800f528:	f000 fdee 	bl	8010108 <RCCEx_PLL2_Config>
 800f52c:	4603      	mov	r3, r0
 800f52e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800f532:	e015      	b.n	800f560 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800f534:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f538:	3328      	adds	r3, #40	@ 0x28
 800f53a:	2102      	movs	r1, #2
 800f53c:	4618      	mov	r0, r3
 800f53e:	f000 fe95 	bl	801026c <RCCEx_PLL3_Config>
 800f542:	4603      	mov	r3, r0
 800f544:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800f548:	e00a      	b.n	800f560 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f54a:	2301      	movs	r3, #1
 800f54c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800f550:	e006      	b.n	800f560 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800f552:	bf00      	nop
 800f554:	e004      	b.n	800f560 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800f556:	bf00      	nop
 800f558:	e002      	b.n	800f560 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800f55a:	bf00      	nop
 800f55c:	e000      	b.n	800f560 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800f55e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f560:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f564:	2b00      	cmp	r3, #0
 800f566:	d10b      	bne.n	800f580 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800f568:	4ba1      	ldr	r3, [pc, #644]	@ (800f7f0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800f56a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f56c:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800f570:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f574:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800f578:	4a9d      	ldr	r2, [pc, #628]	@ (800f7f0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800f57a:	430b      	orrs	r3, r1
 800f57c:	6593      	str	r3, [r2, #88]	@ 0x58
 800f57e:	e003      	b.n	800f588 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f580:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f584:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800f588:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f58c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f590:	f002 0308 	and.w	r3, r2, #8
 800f594:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800f598:	2300      	movs	r3, #0
 800f59a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800f59e:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800f5a2:	460b      	mov	r3, r1
 800f5a4:	4313      	orrs	r3, r2
 800f5a6:	d01e      	beq.n	800f5e6 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800f5a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f5ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f5b0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f5b4:	d10c      	bne.n	800f5d0 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800f5b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f5ba:	3328      	adds	r3, #40	@ 0x28
 800f5bc:	2102      	movs	r1, #2
 800f5be:	4618      	mov	r0, r3
 800f5c0:	f000 fe54 	bl	801026c <RCCEx_PLL3_Config>
 800f5c4:	4603      	mov	r3, r0
 800f5c6:	2b00      	cmp	r3, #0
 800f5c8:	d002      	beq.n	800f5d0 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800f5ca:	2301      	movs	r3, #1
 800f5cc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800f5d0:	4b87      	ldr	r3, [pc, #540]	@ (800f7f0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800f5d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f5d4:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800f5d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f5dc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f5e0:	4a83      	ldr	r2, [pc, #524]	@ (800f7f0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800f5e2:	430b      	orrs	r3, r1
 800f5e4:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800f5e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f5ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f5ee:	f002 0310 	and.w	r3, r2, #16
 800f5f2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800f5f6:	2300      	movs	r3, #0
 800f5f8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800f5fc:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800f600:	460b      	mov	r3, r1
 800f602:	4313      	orrs	r3, r2
 800f604:	d01e      	beq.n	800f644 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800f606:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f60a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800f60e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f612:	d10c      	bne.n	800f62e <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800f614:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f618:	3328      	adds	r3, #40	@ 0x28
 800f61a:	2102      	movs	r1, #2
 800f61c:	4618      	mov	r0, r3
 800f61e:	f000 fe25 	bl	801026c <RCCEx_PLL3_Config>
 800f622:	4603      	mov	r3, r0
 800f624:	2b00      	cmp	r3, #0
 800f626:	d002      	beq.n	800f62e <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 800f628:	2301      	movs	r3, #1
 800f62a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800f62e:	4b70      	ldr	r3, [pc, #448]	@ (800f7f0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800f630:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f632:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800f636:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f63a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800f63e:	4a6c      	ldr	r2, [pc, #432]	@ (800f7f0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800f640:	430b      	orrs	r3, r1
 800f642:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800f644:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f648:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f64c:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800f650:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800f654:	2300      	movs	r3, #0
 800f656:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800f65a:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800f65e:	460b      	mov	r3, r1
 800f660:	4313      	orrs	r3, r2
 800f662:	d03e      	beq.n	800f6e2 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800f664:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f668:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800f66c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800f670:	d022      	beq.n	800f6b8 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800f672:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800f676:	d81b      	bhi.n	800f6b0 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 800f678:	2b00      	cmp	r3, #0
 800f67a:	d003      	beq.n	800f684 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 800f67c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f680:	d00b      	beq.n	800f69a <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800f682:	e015      	b.n	800f6b0 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800f684:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f688:	3308      	adds	r3, #8
 800f68a:	2100      	movs	r1, #0
 800f68c:	4618      	mov	r0, r3
 800f68e:	f000 fd3b 	bl	8010108 <RCCEx_PLL2_Config>
 800f692:	4603      	mov	r3, r0
 800f694:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800f698:	e00f      	b.n	800f6ba <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800f69a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f69e:	3328      	adds	r3, #40	@ 0x28
 800f6a0:	2102      	movs	r1, #2
 800f6a2:	4618      	mov	r0, r3
 800f6a4:	f000 fde2 	bl	801026c <RCCEx_PLL3_Config>
 800f6a8:	4603      	mov	r3, r0
 800f6aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800f6ae:	e004      	b.n	800f6ba <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f6b0:	2301      	movs	r3, #1
 800f6b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800f6b6:	e000      	b.n	800f6ba <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 800f6b8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f6ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f6be:	2b00      	cmp	r3, #0
 800f6c0:	d10b      	bne.n	800f6da <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800f6c2:	4b4b      	ldr	r3, [pc, #300]	@ (800f7f0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800f6c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f6c6:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800f6ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f6ce:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800f6d2:	4a47      	ldr	r2, [pc, #284]	@ (800f7f0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800f6d4:	430b      	orrs	r3, r1
 800f6d6:	6593      	str	r3, [r2, #88]	@ 0x58
 800f6d8:	e003      	b.n	800f6e2 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f6da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f6de:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800f6e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f6e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f6ea:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800f6ee:	67bb      	str	r3, [r7, #120]	@ 0x78
 800f6f0:	2300      	movs	r3, #0
 800f6f2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800f6f4:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800f6f8:	460b      	mov	r3, r1
 800f6fa:	4313      	orrs	r3, r2
 800f6fc:	d03b      	beq.n	800f776 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800f6fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f702:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f706:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800f70a:	d01f      	beq.n	800f74c <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 800f70c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800f710:	d818      	bhi.n	800f744 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800f712:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f716:	d003      	beq.n	800f720 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 800f718:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800f71c:	d007      	beq.n	800f72e <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800f71e:	e011      	b.n	800f744 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f720:	4b33      	ldr	r3, [pc, #204]	@ (800f7f0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800f722:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f724:	4a32      	ldr	r2, [pc, #200]	@ (800f7f0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800f726:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800f72a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800f72c:	e00f      	b.n	800f74e <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800f72e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f732:	3328      	adds	r3, #40	@ 0x28
 800f734:	2101      	movs	r1, #1
 800f736:	4618      	mov	r0, r3
 800f738:	f000 fd98 	bl	801026c <RCCEx_PLL3_Config>
 800f73c:	4603      	mov	r3, r0
 800f73e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800f742:	e004      	b.n	800f74e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f744:	2301      	movs	r3, #1
 800f746:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800f74a:	e000      	b.n	800f74e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 800f74c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f74e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f752:	2b00      	cmp	r3, #0
 800f754:	d10b      	bne.n	800f76e <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800f756:	4b26      	ldr	r3, [pc, #152]	@ (800f7f0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800f758:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f75a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800f75e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f762:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f766:	4a22      	ldr	r2, [pc, #136]	@ (800f7f0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800f768:	430b      	orrs	r3, r1
 800f76a:	6553      	str	r3, [r2, #84]	@ 0x54
 800f76c:	e003      	b.n	800f776 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f76e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f772:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800f776:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f77a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f77e:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800f782:	673b      	str	r3, [r7, #112]	@ 0x70
 800f784:	2300      	movs	r3, #0
 800f786:	677b      	str	r3, [r7, #116]	@ 0x74
 800f788:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800f78c:	460b      	mov	r3, r1
 800f78e:	4313      	orrs	r3, r2
 800f790:	d034      	beq.n	800f7fc <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800f792:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f796:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f798:	2b00      	cmp	r3, #0
 800f79a:	d003      	beq.n	800f7a4 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 800f79c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f7a0:	d007      	beq.n	800f7b2 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800f7a2:	e011      	b.n	800f7c8 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f7a4:	4b12      	ldr	r3, [pc, #72]	@ (800f7f0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800f7a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f7a8:	4a11      	ldr	r2, [pc, #68]	@ (800f7f0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800f7aa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800f7ae:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800f7b0:	e00e      	b.n	800f7d0 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800f7b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f7b6:	3308      	adds	r3, #8
 800f7b8:	2102      	movs	r1, #2
 800f7ba:	4618      	mov	r0, r3
 800f7bc:	f000 fca4 	bl	8010108 <RCCEx_PLL2_Config>
 800f7c0:	4603      	mov	r3, r0
 800f7c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800f7c6:	e003      	b.n	800f7d0 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 800f7c8:	2301      	movs	r3, #1
 800f7ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800f7ce:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f7d0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f7d4:	2b00      	cmp	r3, #0
 800f7d6:	d10d      	bne.n	800f7f4 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800f7d8:	4b05      	ldr	r3, [pc, #20]	@ (800f7f0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800f7da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f7dc:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800f7e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f7e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f7e6:	4a02      	ldr	r2, [pc, #8]	@ (800f7f0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800f7e8:	430b      	orrs	r3, r1
 800f7ea:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800f7ec:	e006      	b.n	800f7fc <HAL_RCCEx_PeriphCLKConfig+0x1084>
 800f7ee:	bf00      	nop
 800f7f0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f7f4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f7f8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800f7fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f800:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f804:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800f808:	66bb      	str	r3, [r7, #104]	@ 0x68
 800f80a:	2300      	movs	r3, #0
 800f80c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800f80e:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800f812:	460b      	mov	r3, r1
 800f814:	4313      	orrs	r3, r2
 800f816:	d00c      	beq.n	800f832 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800f818:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f81c:	3328      	adds	r3, #40	@ 0x28
 800f81e:	2102      	movs	r1, #2
 800f820:	4618      	mov	r0, r3
 800f822:	f000 fd23 	bl	801026c <RCCEx_PLL3_Config>
 800f826:	4603      	mov	r3, r0
 800f828:	2b00      	cmp	r3, #0
 800f82a:	d002      	beq.n	800f832 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 800f82c:	2301      	movs	r3, #1
 800f82e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800f832:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f836:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f83a:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800f83e:	663b      	str	r3, [r7, #96]	@ 0x60
 800f840:	2300      	movs	r3, #0
 800f842:	667b      	str	r3, [r7, #100]	@ 0x64
 800f844:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800f848:	460b      	mov	r3, r1
 800f84a:	4313      	orrs	r3, r2
 800f84c:	d038      	beq.n	800f8c0 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800f84e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f852:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f856:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800f85a:	d018      	beq.n	800f88e <HAL_RCCEx_PeriphCLKConfig+0x1116>
 800f85c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800f860:	d811      	bhi.n	800f886 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800f862:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f866:	d014      	beq.n	800f892 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 800f868:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f86c:	d80b      	bhi.n	800f886 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800f86e:	2b00      	cmp	r3, #0
 800f870:	d011      	beq.n	800f896 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800f872:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f876:	d106      	bne.n	800f886 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f878:	4bc3      	ldr	r3, [pc, #780]	@ (800fb88 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800f87a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f87c:	4ac2      	ldr	r2, [pc, #776]	@ (800fb88 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800f87e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800f882:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800f884:	e008      	b.n	800f898 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f886:	2301      	movs	r3, #1
 800f888:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800f88c:	e004      	b.n	800f898 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800f88e:	bf00      	nop
 800f890:	e002      	b.n	800f898 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800f892:	bf00      	nop
 800f894:	e000      	b.n	800f898 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800f896:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f898:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f89c:	2b00      	cmp	r3, #0
 800f89e:	d10b      	bne.n	800f8b8 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800f8a0:	4bb9      	ldr	r3, [pc, #740]	@ (800fb88 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800f8a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f8a4:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800f8a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f8ac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f8b0:	4ab5      	ldr	r2, [pc, #724]	@ (800fb88 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800f8b2:	430b      	orrs	r3, r1
 800f8b4:	6553      	str	r3, [r2, #84]	@ 0x54
 800f8b6:	e003      	b.n	800f8c0 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f8b8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f8bc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800f8c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f8c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f8c8:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800f8cc:	65bb      	str	r3, [r7, #88]	@ 0x58
 800f8ce:	2300      	movs	r3, #0
 800f8d0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800f8d2:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800f8d6:	460b      	mov	r3, r1
 800f8d8:	4313      	orrs	r3, r2
 800f8da:	d009      	beq.n	800f8f0 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800f8dc:	4baa      	ldr	r3, [pc, #680]	@ (800fb88 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800f8de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f8e0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800f8e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f8e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f8ea:	4aa7      	ldr	r2, [pc, #668]	@ (800fb88 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800f8ec:	430b      	orrs	r3, r1
 800f8ee:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800f8f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f8f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f8f8:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 800f8fc:	653b      	str	r3, [r7, #80]	@ 0x50
 800f8fe:	2300      	movs	r3, #0
 800f900:	657b      	str	r3, [r7, #84]	@ 0x54
 800f902:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800f906:	460b      	mov	r3, r1
 800f908:	4313      	orrs	r3, r2
 800f90a:	d00a      	beq.n	800f922 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800f90c:	4b9e      	ldr	r3, [pc, #632]	@ (800fb88 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800f90e:	691b      	ldr	r3, [r3, #16]
 800f910:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 800f914:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f918:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800f91c:	4a9a      	ldr	r2, [pc, #616]	@ (800fb88 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800f91e:	430b      	orrs	r3, r1
 800f920:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800f922:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f926:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f92a:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800f92e:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f930:	2300      	movs	r3, #0
 800f932:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f934:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800f938:	460b      	mov	r3, r1
 800f93a:	4313      	orrs	r3, r2
 800f93c:	d009      	beq.n	800f952 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800f93e:	4b92      	ldr	r3, [pc, #584]	@ (800fb88 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800f940:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f942:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800f946:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f94a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f94c:	4a8e      	ldr	r2, [pc, #568]	@ (800fb88 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800f94e:	430b      	orrs	r3, r1
 800f950:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800f952:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f956:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f95a:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800f95e:	643b      	str	r3, [r7, #64]	@ 0x40
 800f960:	2300      	movs	r3, #0
 800f962:	647b      	str	r3, [r7, #68]	@ 0x44
 800f964:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800f968:	460b      	mov	r3, r1
 800f96a:	4313      	orrs	r3, r2
 800f96c:	d00e      	beq.n	800f98c <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800f96e:	4b86      	ldr	r3, [pc, #536]	@ (800fb88 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800f970:	691b      	ldr	r3, [r3, #16]
 800f972:	4a85      	ldr	r2, [pc, #532]	@ (800fb88 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800f974:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800f978:	6113      	str	r3, [r2, #16]
 800f97a:	4b83      	ldr	r3, [pc, #524]	@ (800fb88 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800f97c:	6919      	ldr	r1, [r3, #16]
 800f97e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f982:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800f986:	4a80      	ldr	r2, [pc, #512]	@ (800fb88 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800f988:	430b      	orrs	r3, r1
 800f98a:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800f98c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f990:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f994:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800f998:	63bb      	str	r3, [r7, #56]	@ 0x38
 800f99a:	2300      	movs	r3, #0
 800f99c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f99e:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800f9a2:	460b      	mov	r3, r1
 800f9a4:	4313      	orrs	r3, r2
 800f9a6:	d009      	beq.n	800f9bc <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800f9a8:	4b77      	ldr	r3, [pc, #476]	@ (800fb88 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800f9aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f9ac:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800f9b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f9b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f9b6:	4a74      	ldr	r2, [pc, #464]	@ (800fb88 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800f9b8:	430b      	orrs	r3, r1
 800f9ba:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800f9bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f9c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9c4:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800f9c8:	633b      	str	r3, [r7, #48]	@ 0x30
 800f9ca:	2300      	movs	r3, #0
 800f9cc:	637b      	str	r3, [r7, #52]	@ 0x34
 800f9ce:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800f9d2:	460b      	mov	r3, r1
 800f9d4:	4313      	orrs	r3, r2
 800f9d6:	d00a      	beq.n	800f9ee <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800f9d8:	4b6b      	ldr	r3, [pc, #428]	@ (800fb88 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800f9da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f9dc:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800f9e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f9e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800f9e8:	4a67      	ldr	r2, [pc, #412]	@ (800fb88 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800f9ea:	430b      	orrs	r3, r1
 800f9ec:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800f9ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f9f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9f6:	2100      	movs	r1, #0
 800f9f8:	62b9      	str	r1, [r7, #40]	@ 0x28
 800f9fa:	f003 0301 	and.w	r3, r3, #1
 800f9fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800fa00:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800fa04:	460b      	mov	r3, r1
 800fa06:	4313      	orrs	r3, r2
 800fa08:	d011      	beq.n	800fa2e <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800fa0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fa0e:	3308      	adds	r3, #8
 800fa10:	2100      	movs	r1, #0
 800fa12:	4618      	mov	r0, r3
 800fa14:	f000 fb78 	bl	8010108 <RCCEx_PLL2_Config>
 800fa18:	4603      	mov	r3, r0
 800fa1a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800fa1e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fa22:	2b00      	cmp	r3, #0
 800fa24:	d003      	beq.n	800fa2e <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fa26:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fa2a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800fa2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fa32:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa36:	2100      	movs	r1, #0
 800fa38:	6239      	str	r1, [r7, #32]
 800fa3a:	f003 0302 	and.w	r3, r3, #2
 800fa3e:	627b      	str	r3, [r7, #36]	@ 0x24
 800fa40:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800fa44:	460b      	mov	r3, r1
 800fa46:	4313      	orrs	r3, r2
 800fa48:	d011      	beq.n	800fa6e <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800fa4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fa4e:	3308      	adds	r3, #8
 800fa50:	2101      	movs	r1, #1
 800fa52:	4618      	mov	r0, r3
 800fa54:	f000 fb58 	bl	8010108 <RCCEx_PLL2_Config>
 800fa58:	4603      	mov	r3, r0
 800fa5a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800fa5e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fa62:	2b00      	cmp	r3, #0
 800fa64:	d003      	beq.n	800fa6e <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fa66:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fa6a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800fa6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fa72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa76:	2100      	movs	r1, #0
 800fa78:	61b9      	str	r1, [r7, #24]
 800fa7a:	f003 0304 	and.w	r3, r3, #4
 800fa7e:	61fb      	str	r3, [r7, #28]
 800fa80:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800fa84:	460b      	mov	r3, r1
 800fa86:	4313      	orrs	r3, r2
 800fa88:	d011      	beq.n	800faae <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800fa8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fa8e:	3308      	adds	r3, #8
 800fa90:	2102      	movs	r1, #2
 800fa92:	4618      	mov	r0, r3
 800fa94:	f000 fb38 	bl	8010108 <RCCEx_PLL2_Config>
 800fa98:	4603      	mov	r3, r0
 800fa9a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800fa9e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800faa2:	2b00      	cmp	r3, #0
 800faa4:	d003      	beq.n	800faae <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800faa6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800faaa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800faae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fab2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fab6:	2100      	movs	r1, #0
 800fab8:	6139      	str	r1, [r7, #16]
 800faba:	f003 0308 	and.w	r3, r3, #8
 800fabe:	617b      	str	r3, [r7, #20]
 800fac0:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800fac4:	460b      	mov	r3, r1
 800fac6:	4313      	orrs	r3, r2
 800fac8:	d011      	beq.n	800faee <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800faca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800face:	3328      	adds	r3, #40	@ 0x28
 800fad0:	2100      	movs	r1, #0
 800fad2:	4618      	mov	r0, r3
 800fad4:	f000 fbca 	bl	801026c <RCCEx_PLL3_Config>
 800fad8:	4603      	mov	r3, r0
 800fada:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 800fade:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fae2:	2b00      	cmp	r3, #0
 800fae4:	d003      	beq.n	800faee <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fae6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800faea:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800faee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800faf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800faf6:	2100      	movs	r1, #0
 800faf8:	60b9      	str	r1, [r7, #8]
 800fafa:	f003 0310 	and.w	r3, r3, #16
 800fafe:	60fb      	str	r3, [r7, #12]
 800fb00:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800fb04:	460b      	mov	r3, r1
 800fb06:	4313      	orrs	r3, r2
 800fb08:	d011      	beq.n	800fb2e <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800fb0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fb0e:	3328      	adds	r3, #40	@ 0x28
 800fb10:	2101      	movs	r1, #1
 800fb12:	4618      	mov	r0, r3
 800fb14:	f000 fbaa 	bl	801026c <RCCEx_PLL3_Config>
 800fb18:	4603      	mov	r3, r0
 800fb1a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800fb1e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fb22:	2b00      	cmp	r3, #0
 800fb24:	d003      	beq.n	800fb2e <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fb26:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fb2a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800fb2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fb32:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb36:	2100      	movs	r1, #0
 800fb38:	6039      	str	r1, [r7, #0]
 800fb3a:	f003 0320 	and.w	r3, r3, #32
 800fb3e:	607b      	str	r3, [r7, #4]
 800fb40:	e9d7 1200 	ldrd	r1, r2, [r7]
 800fb44:	460b      	mov	r3, r1
 800fb46:	4313      	orrs	r3, r2
 800fb48:	d011      	beq.n	800fb6e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800fb4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800fb4e:	3328      	adds	r3, #40	@ 0x28
 800fb50:	2102      	movs	r1, #2
 800fb52:	4618      	mov	r0, r3
 800fb54:	f000 fb8a 	bl	801026c <RCCEx_PLL3_Config>
 800fb58:	4603      	mov	r3, r0
 800fb5a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800fb5e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fb62:	2b00      	cmp	r3, #0
 800fb64:	d003      	beq.n	800fb6e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800fb66:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800fb6a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800fb6e:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800fb72:	2b00      	cmp	r3, #0
 800fb74:	d101      	bne.n	800fb7a <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800fb76:	2300      	movs	r3, #0
 800fb78:	e000      	b.n	800fb7c <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800fb7a:	2301      	movs	r3, #1
}
 800fb7c:	4618      	mov	r0, r3
 800fb7e:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800fb82:	46bd      	mov	sp, r7
 800fb84:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800fb88:	58024400 	.word	0x58024400

0800fb8c <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800fb8c:	b580      	push	{r7, lr}
 800fb8e:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800fb90:	f7fe fd96 	bl	800e6c0 <HAL_RCC_GetHCLKFreq>
 800fb94:	4602      	mov	r2, r0
 800fb96:	4b06      	ldr	r3, [pc, #24]	@ (800fbb0 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800fb98:	6a1b      	ldr	r3, [r3, #32]
 800fb9a:	091b      	lsrs	r3, r3, #4
 800fb9c:	f003 0307 	and.w	r3, r3, #7
 800fba0:	4904      	ldr	r1, [pc, #16]	@ (800fbb4 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800fba2:	5ccb      	ldrb	r3, [r1, r3]
 800fba4:	f003 031f 	and.w	r3, r3, #31
 800fba8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800fbac:	4618      	mov	r0, r3
 800fbae:	bd80      	pop	{r7, pc}
 800fbb0:	58024400 	.word	0x58024400
 800fbb4:	08019868 	.word	0x08019868

0800fbb8 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800fbb8:	b480      	push	{r7}
 800fbba:	b089      	sub	sp, #36	@ 0x24
 800fbbc:	af00      	add	r7, sp, #0
 800fbbe:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800fbc0:	4ba1      	ldr	r3, [pc, #644]	@ (800fe48 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800fbc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fbc4:	f003 0303 	and.w	r3, r3, #3
 800fbc8:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800fbca:	4b9f      	ldr	r3, [pc, #636]	@ (800fe48 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800fbcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fbce:	0b1b      	lsrs	r3, r3, #12
 800fbd0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800fbd4:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800fbd6:	4b9c      	ldr	r3, [pc, #624]	@ (800fe48 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800fbd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fbda:	091b      	lsrs	r3, r3, #4
 800fbdc:	f003 0301 	and.w	r3, r3, #1
 800fbe0:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800fbe2:	4b99      	ldr	r3, [pc, #612]	@ (800fe48 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800fbe4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fbe6:	08db      	lsrs	r3, r3, #3
 800fbe8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800fbec:	693a      	ldr	r2, [r7, #16]
 800fbee:	fb02 f303 	mul.w	r3, r2, r3
 800fbf2:	ee07 3a90 	vmov	s15, r3
 800fbf6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800fbfa:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800fbfe:	697b      	ldr	r3, [r7, #20]
 800fc00:	2b00      	cmp	r3, #0
 800fc02:	f000 8111 	beq.w	800fe28 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800fc06:	69bb      	ldr	r3, [r7, #24]
 800fc08:	2b02      	cmp	r3, #2
 800fc0a:	f000 8083 	beq.w	800fd14 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800fc0e:	69bb      	ldr	r3, [r7, #24]
 800fc10:	2b02      	cmp	r3, #2
 800fc12:	f200 80a1 	bhi.w	800fd58 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800fc16:	69bb      	ldr	r3, [r7, #24]
 800fc18:	2b00      	cmp	r3, #0
 800fc1a:	d003      	beq.n	800fc24 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800fc1c:	69bb      	ldr	r3, [r7, #24]
 800fc1e:	2b01      	cmp	r3, #1
 800fc20:	d056      	beq.n	800fcd0 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800fc22:	e099      	b.n	800fd58 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800fc24:	4b88      	ldr	r3, [pc, #544]	@ (800fe48 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800fc26:	681b      	ldr	r3, [r3, #0]
 800fc28:	f003 0320 	and.w	r3, r3, #32
 800fc2c:	2b00      	cmp	r3, #0
 800fc2e:	d02d      	beq.n	800fc8c <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800fc30:	4b85      	ldr	r3, [pc, #532]	@ (800fe48 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800fc32:	681b      	ldr	r3, [r3, #0]
 800fc34:	08db      	lsrs	r3, r3, #3
 800fc36:	f003 0303 	and.w	r3, r3, #3
 800fc3a:	4a84      	ldr	r2, [pc, #528]	@ (800fe4c <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800fc3c:	fa22 f303 	lsr.w	r3, r2, r3
 800fc40:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800fc42:	68bb      	ldr	r3, [r7, #8]
 800fc44:	ee07 3a90 	vmov	s15, r3
 800fc48:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800fc4c:	697b      	ldr	r3, [r7, #20]
 800fc4e:	ee07 3a90 	vmov	s15, r3
 800fc52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800fc56:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800fc5a:	4b7b      	ldr	r3, [pc, #492]	@ (800fe48 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800fc5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fc5e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800fc62:	ee07 3a90 	vmov	s15, r3
 800fc66:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800fc6a:	ed97 6a03 	vldr	s12, [r7, #12]
 800fc6e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800fe50 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800fc72:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800fc76:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800fc7a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800fc7e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800fc82:	ee67 7a27 	vmul.f32	s15, s14, s15
 800fc86:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800fc8a:	e087      	b.n	800fd9c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800fc8c:	697b      	ldr	r3, [r7, #20]
 800fc8e:	ee07 3a90 	vmov	s15, r3
 800fc92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800fc96:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800fe54 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800fc9a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800fc9e:	4b6a      	ldr	r3, [pc, #424]	@ (800fe48 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800fca0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fca2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800fca6:	ee07 3a90 	vmov	s15, r3
 800fcaa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800fcae:	ed97 6a03 	vldr	s12, [r7, #12]
 800fcb2:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800fe50 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800fcb6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800fcba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800fcbe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800fcc2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800fcc6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800fcca:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800fcce:	e065      	b.n	800fd9c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800fcd0:	697b      	ldr	r3, [r7, #20]
 800fcd2:	ee07 3a90 	vmov	s15, r3
 800fcd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800fcda:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800fe58 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800fcde:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800fce2:	4b59      	ldr	r3, [pc, #356]	@ (800fe48 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800fce4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fce6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800fcea:	ee07 3a90 	vmov	s15, r3
 800fcee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800fcf2:	ed97 6a03 	vldr	s12, [r7, #12]
 800fcf6:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800fe50 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800fcfa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800fcfe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800fd02:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800fd06:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800fd0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800fd0e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800fd12:	e043      	b.n	800fd9c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800fd14:	697b      	ldr	r3, [r7, #20]
 800fd16:	ee07 3a90 	vmov	s15, r3
 800fd1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800fd1e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800fe5c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800fd22:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800fd26:	4b48      	ldr	r3, [pc, #288]	@ (800fe48 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800fd28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fd2a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800fd2e:	ee07 3a90 	vmov	s15, r3
 800fd32:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800fd36:	ed97 6a03 	vldr	s12, [r7, #12]
 800fd3a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800fe50 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800fd3e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800fd42:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800fd46:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800fd4a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800fd4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800fd52:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800fd56:	e021      	b.n	800fd9c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800fd58:	697b      	ldr	r3, [r7, #20]
 800fd5a:	ee07 3a90 	vmov	s15, r3
 800fd5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800fd62:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800fe58 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800fd66:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800fd6a:	4b37      	ldr	r3, [pc, #220]	@ (800fe48 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800fd6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fd6e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800fd72:	ee07 3a90 	vmov	s15, r3
 800fd76:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800fd7a:	ed97 6a03 	vldr	s12, [r7, #12]
 800fd7e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800fe50 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800fd82:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800fd86:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800fd8a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800fd8e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800fd92:	ee67 7a27 	vmul.f32	s15, s14, s15
 800fd96:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800fd9a:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800fd9c:	4b2a      	ldr	r3, [pc, #168]	@ (800fe48 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800fd9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fda0:	0a5b      	lsrs	r3, r3, #9
 800fda2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800fda6:	ee07 3a90 	vmov	s15, r3
 800fdaa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800fdae:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800fdb2:	ee37 7a87 	vadd.f32	s14, s15, s14
 800fdb6:	edd7 6a07 	vldr	s13, [r7, #28]
 800fdba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800fdbe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800fdc2:	ee17 2a90 	vmov	r2, s15
 800fdc6:	687b      	ldr	r3, [r7, #4]
 800fdc8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800fdca:	4b1f      	ldr	r3, [pc, #124]	@ (800fe48 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800fdcc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fdce:	0c1b      	lsrs	r3, r3, #16
 800fdd0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800fdd4:	ee07 3a90 	vmov	s15, r3
 800fdd8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800fddc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800fde0:	ee37 7a87 	vadd.f32	s14, s15, s14
 800fde4:	edd7 6a07 	vldr	s13, [r7, #28]
 800fde8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800fdec:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800fdf0:	ee17 2a90 	vmov	r2, s15
 800fdf4:	687b      	ldr	r3, [r7, #4]
 800fdf6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800fdf8:	4b13      	ldr	r3, [pc, #76]	@ (800fe48 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800fdfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fdfc:	0e1b      	lsrs	r3, r3, #24
 800fdfe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800fe02:	ee07 3a90 	vmov	s15, r3
 800fe06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800fe0a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800fe0e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800fe12:	edd7 6a07 	vldr	s13, [r7, #28]
 800fe16:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800fe1a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800fe1e:	ee17 2a90 	vmov	r2, s15
 800fe22:	687b      	ldr	r3, [r7, #4]
 800fe24:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800fe26:	e008      	b.n	800fe3a <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800fe28:	687b      	ldr	r3, [r7, #4]
 800fe2a:	2200      	movs	r2, #0
 800fe2c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800fe2e:	687b      	ldr	r3, [r7, #4]
 800fe30:	2200      	movs	r2, #0
 800fe32:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800fe34:	687b      	ldr	r3, [r7, #4]
 800fe36:	2200      	movs	r2, #0
 800fe38:	609a      	str	r2, [r3, #8]
}
 800fe3a:	bf00      	nop
 800fe3c:	3724      	adds	r7, #36	@ 0x24
 800fe3e:	46bd      	mov	sp, r7
 800fe40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe44:	4770      	bx	lr
 800fe46:	bf00      	nop
 800fe48:	58024400 	.word	0x58024400
 800fe4c:	03d09000 	.word	0x03d09000
 800fe50:	46000000 	.word	0x46000000
 800fe54:	4c742400 	.word	0x4c742400
 800fe58:	4a742400 	.word	0x4a742400
 800fe5c:	4bbebc20 	.word	0x4bbebc20

0800fe60 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800fe60:	b480      	push	{r7}
 800fe62:	b089      	sub	sp, #36	@ 0x24
 800fe64:	af00      	add	r7, sp, #0
 800fe66:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800fe68:	4ba1      	ldr	r3, [pc, #644]	@ (80100f0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800fe6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fe6c:	f003 0303 	and.w	r3, r3, #3
 800fe70:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800fe72:	4b9f      	ldr	r3, [pc, #636]	@ (80100f0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800fe74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fe76:	0d1b      	lsrs	r3, r3, #20
 800fe78:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800fe7c:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800fe7e:	4b9c      	ldr	r3, [pc, #624]	@ (80100f0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800fe80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fe82:	0a1b      	lsrs	r3, r3, #8
 800fe84:	f003 0301 	and.w	r3, r3, #1
 800fe88:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800fe8a:	4b99      	ldr	r3, [pc, #612]	@ (80100f0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800fe8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800fe8e:	08db      	lsrs	r3, r3, #3
 800fe90:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800fe94:	693a      	ldr	r2, [r7, #16]
 800fe96:	fb02 f303 	mul.w	r3, r2, r3
 800fe9a:	ee07 3a90 	vmov	s15, r3
 800fe9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800fea2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800fea6:	697b      	ldr	r3, [r7, #20]
 800fea8:	2b00      	cmp	r3, #0
 800feaa:	f000 8111 	beq.w	80100d0 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800feae:	69bb      	ldr	r3, [r7, #24]
 800feb0:	2b02      	cmp	r3, #2
 800feb2:	f000 8083 	beq.w	800ffbc <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800feb6:	69bb      	ldr	r3, [r7, #24]
 800feb8:	2b02      	cmp	r3, #2
 800feba:	f200 80a1 	bhi.w	8010000 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800febe:	69bb      	ldr	r3, [r7, #24]
 800fec0:	2b00      	cmp	r3, #0
 800fec2:	d003      	beq.n	800fecc <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800fec4:	69bb      	ldr	r3, [r7, #24]
 800fec6:	2b01      	cmp	r3, #1
 800fec8:	d056      	beq.n	800ff78 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800feca:	e099      	b.n	8010000 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800fecc:	4b88      	ldr	r3, [pc, #544]	@ (80100f0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800fece:	681b      	ldr	r3, [r3, #0]
 800fed0:	f003 0320 	and.w	r3, r3, #32
 800fed4:	2b00      	cmp	r3, #0
 800fed6:	d02d      	beq.n	800ff34 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800fed8:	4b85      	ldr	r3, [pc, #532]	@ (80100f0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800feda:	681b      	ldr	r3, [r3, #0]
 800fedc:	08db      	lsrs	r3, r3, #3
 800fede:	f003 0303 	and.w	r3, r3, #3
 800fee2:	4a84      	ldr	r2, [pc, #528]	@ (80100f4 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800fee4:	fa22 f303 	lsr.w	r3, r2, r3
 800fee8:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800feea:	68bb      	ldr	r3, [r7, #8]
 800feec:	ee07 3a90 	vmov	s15, r3
 800fef0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800fef4:	697b      	ldr	r3, [r7, #20]
 800fef6:	ee07 3a90 	vmov	s15, r3
 800fefa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800fefe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ff02:	4b7b      	ldr	r3, [pc, #492]	@ (80100f0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ff04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ff06:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ff0a:	ee07 3a90 	vmov	s15, r3
 800ff0e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ff12:	ed97 6a03 	vldr	s12, [r7, #12]
 800ff16:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80100f8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800ff1a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ff1e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ff22:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ff26:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ff2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ff2e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800ff32:	e087      	b.n	8010044 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800ff34:	697b      	ldr	r3, [r7, #20]
 800ff36:	ee07 3a90 	vmov	s15, r3
 800ff3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ff3e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80100fc <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800ff42:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ff46:	4b6a      	ldr	r3, [pc, #424]	@ (80100f0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ff48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ff4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ff4e:	ee07 3a90 	vmov	s15, r3
 800ff52:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ff56:	ed97 6a03 	vldr	s12, [r7, #12]
 800ff5a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80100f8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800ff5e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ff62:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ff66:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ff6a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ff6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ff72:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ff76:	e065      	b.n	8010044 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800ff78:	697b      	ldr	r3, [r7, #20]
 800ff7a:	ee07 3a90 	vmov	s15, r3
 800ff7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ff82:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8010100 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800ff86:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ff8a:	4b59      	ldr	r3, [pc, #356]	@ (80100f0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ff8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ff8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ff92:	ee07 3a90 	vmov	s15, r3
 800ff96:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ff9a:	ed97 6a03 	vldr	s12, [r7, #12]
 800ff9e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80100f8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800ffa2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ffa6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ffaa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ffae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ffb2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ffb6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ffba:	e043      	b.n	8010044 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800ffbc:	697b      	ldr	r3, [r7, #20]
 800ffbe:	ee07 3a90 	vmov	s15, r3
 800ffc2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ffc6:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8010104 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800ffca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ffce:	4b48      	ldr	r3, [pc, #288]	@ (80100f0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ffd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ffd2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ffd6:	ee07 3a90 	vmov	s15, r3
 800ffda:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ffde:	ed97 6a03 	vldr	s12, [r7, #12]
 800ffe2:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80100f8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800ffe6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ffea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ffee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800fff2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800fff6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800fffa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800fffe:	e021      	b.n	8010044 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8010000:	697b      	ldr	r3, [r7, #20]
 8010002:	ee07 3a90 	vmov	s15, r3
 8010006:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801000a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8010100 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 801000e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8010012:	4b37      	ldr	r3, [pc, #220]	@ (80100f0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8010014:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010016:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801001a:	ee07 3a90 	vmov	s15, r3
 801001e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8010022:	ed97 6a03 	vldr	s12, [r7, #12]
 8010026:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80100f8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 801002a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801002e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8010032:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8010036:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801003a:	ee67 7a27 	vmul.f32	s15, s14, s15
 801003e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8010042:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8010044:	4b2a      	ldr	r3, [pc, #168]	@ (80100f0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8010046:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010048:	0a5b      	lsrs	r3, r3, #9
 801004a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801004e:	ee07 3a90 	vmov	s15, r3
 8010052:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010056:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801005a:	ee37 7a87 	vadd.f32	s14, s15, s14
 801005e:	edd7 6a07 	vldr	s13, [r7, #28]
 8010062:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8010066:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801006a:	ee17 2a90 	vmov	r2, s15
 801006e:	687b      	ldr	r3, [r7, #4]
 8010070:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8010072:	4b1f      	ldr	r3, [pc, #124]	@ (80100f0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8010074:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010076:	0c1b      	lsrs	r3, r3, #16
 8010078:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801007c:	ee07 3a90 	vmov	s15, r3
 8010080:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010084:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8010088:	ee37 7a87 	vadd.f32	s14, s15, s14
 801008c:	edd7 6a07 	vldr	s13, [r7, #28]
 8010090:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8010094:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8010098:	ee17 2a90 	vmov	r2, s15
 801009c:	687b      	ldr	r3, [r7, #4]
 801009e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 80100a0:	4b13      	ldr	r3, [pc, #76]	@ (80100f0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80100a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80100a4:	0e1b      	lsrs	r3, r3, #24
 80100a6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80100aa:	ee07 3a90 	vmov	s15, r3
 80100ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80100b2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80100b6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80100ba:	edd7 6a07 	vldr	s13, [r7, #28]
 80100be:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80100c2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80100c6:	ee17 2a90 	vmov	r2, s15
 80100ca:	687b      	ldr	r3, [r7, #4]
 80100cc:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 80100ce:	e008      	b.n	80100e2 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80100d0:	687b      	ldr	r3, [r7, #4]
 80100d2:	2200      	movs	r2, #0
 80100d4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80100d6:	687b      	ldr	r3, [r7, #4]
 80100d8:	2200      	movs	r2, #0
 80100da:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80100dc:	687b      	ldr	r3, [r7, #4]
 80100de:	2200      	movs	r2, #0
 80100e0:	609a      	str	r2, [r3, #8]
}
 80100e2:	bf00      	nop
 80100e4:	3724      	adds	r7, #36	@ 0x24
 80100e6:	46bd      	mov	sp, r7
 80100e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100ec:	4770      	bx	lr
 80100ee:	bf00      	nop
 80100f0:	58024400 	.word	0x58024400
 80100f4:	03d09000 	.word	0x03d09000
 80100f8:	46000000 	.word	0x46000000
 80100fc:	4c742400 	.word	0x4c742400
 8010100:	4a742400 	.word	0x4a742400
 8010104:	4bbebc20 	.word	0x4bbebc20

08010108 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8010108:	b580      	push	{r7, lr}
 801010a:	b084      	sub	sp, #16
 801010c:	af00      	add	r7, sp, #0
 801010e:	6078      	str	r0, [r7, #4]
 8010110:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8010112:	2300      	movs	r3, #0
 8010114:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8010116:	4b53      	ldr	r3, [pc, #332]	@ (8010264 <RCCEx_PLL2_Config+0x15c>)
 8010118:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801011a:	f003 0303 	and.w	r3, r3, #3
 801011e:	2b03      	cmp	r3, #3
 8010120:	d101      	bne.n	8010126 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8010122:	2301      	movs	r3, #1
 8010124:	e099      	b.n	801025a <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8010126:	4b4f      	ldr	r3, [pc, #316]	@ (8010264 <RCCEx_PLL2_Config+0x15c>)
 8010128:	681b      	ldr	r3, [r3, #0]
 801012a:	4a4e      	ldr	r2, [pc, #312]	@ (8010264 <RCCEx_PLL2_Config+0x15c>)
 801012c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8010130:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8010132:	f7f6 fae3 	bl	80066fc <HAL_GetTick>
 8010136:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8010138:	e008      	b.n	801014c <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 801013a:	f7f6 fadf 	bl	80066fc <HAL_GetTick>
 801013e:	4602      	mov	r2, r0
 8010140:	68bb      	ldr	r3, [r7, #8]
 8010142:	1ad3      	subs	r3, r2, r3
 8010144:	2b02      	cmp	r3, #2
 8010146:	d901      	bls.n	801014c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8010148:	2303      	movs	r3, #3
 801014a:	e086      	b.n	801025a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 801014c:	4b45      	ldr	r3, [pc, #276]	@ (8010264 <RCCEx_PLL2_Config+0x15c>)
 801014e:	681b      	ldr	r3, [r3, #0]
 8010150:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8010154:	2b00      	cmp	r3, #0
 8010156:	d1f0      	bne.n	801013a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8010158:	4b42      	ldr	r3, [pc, #264]	@ (8010264 <RCCEx_PLL2_Config+0x15c>)
 801015a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801015c:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8010160:	687b      	ldr	r3, [r7, #4]
 8010162:	681b      	ldr	r3, [r3, #0]
 8010164:	031b      	lsls	r3, r3, #12
 8010166:	493f      	ldr	r1, [pc, #252]	@ (8010264 <RCCEx_PLL2_Config+0x15c>)
 8010168:	4313      	orrs	r3, r2
 801016a:	628b      	str	r3, [r1, #40]	@ 0x28
 801016c:	687b      	ldr	r3, [r7, #4]
 801016e:	685b      	ldr	r3, [r3, #4]
 8010170:	3b01      	subs	r3, #1
 8010172:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8010176:	687b      	ldr	r3, [r7, #4]
 8010178:	689b      	ldr	r3, [r3, #8]
 801017a:	3b01      	subs	r3, #1
 801017c:	025b      	lsls	r3, r3, #9
 801017e:	b29b      	uxth	r3, r3
 8010180:	431a      	orrs	r2, r3
 8010182:	687b      	ldr	r3, [r7, #4]
 8010184:	68db      	ldr	r3, [r3, #12]
 8010186:	3b01      	subs	r3, #1
 8010188:	041b      	lsls	r3, r3, #16
 801018a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 801018e:	431a      	orrs	r2, r3
 8010190:	687b      	ldr	r3, [r7, #4]
 8010192:	691b      	ldr	r3, [r3, #16]
 8010194:	3b01      	subs	r3, #1
 8010196:	061b      	lsls	r3, r3, #24
 8010198:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 801019c:	4931      	ldr	r1, [pc, #196]	@ (8010264 <RCCEx_PLL2_Config+0x15c>)
 801019e:	4313      	orrs	r3, r2
 80101a0:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80101a2:	4b30      	ldr	r3, [pc, #192]	@ (8010264 <RCCEx_PLL2_Config+0x15c>)
 80101a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80101a6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80101aa:	687b      	ldr	r3, [r7, #4]
 80101ac:	695b      	ldr	r3, [r3, #20]
 80101ae:	492d      	ldr	r1, [pc, #180]	@ (8010264 <RCCEx_PLL2_Config+0x15c>)
 80101b0:	4313      	orrs	r3, r2
 80101b2:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80101b4:	4b2b      	ldr	r3, [pc, #172]	@ (8010264 <RCCEx_PLL2_Config+0x15c>)
 80101b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80101b8:	f023 0220 	bic.w	r2, r3, #32
 80101bc:	687b      	ldr	r3, [r7, #4]
 80101be:	699b      	ldr	r3, [r3, #24]
 80101c0:	4928      	ldr	r1, [pc, #160]	@ (8010264 <RCCEx_PLL2_Config+0x15c>)
 80101c2:	4313      	orrs	r3, r2
 80101c4:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80101c6:	4b27      	ldr	r3, [pc, #156]	@ (8010264 <RCCEx_PLL2_Config+0x15c>)
 80101c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80101ca:	4a26      	ldr	r2, [pc, #152]	@ (8010264 <RCCEx_PLL2_Config+0x15c>)
 80101cc:	f023 0310 	bic.w	r3, r3, #16
 80101d0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80101d2:	4b24      	ldr	r3, [pc, #144]	@ (8010264 <RCCEx_PLL2_Config+0x15c>)
 80101d4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80101d6:	4b24      	ldr	r3, [pc, #144]	@ (8010268 <RCCEx_PLL2_Config+0x160>)
 80101d8:	4013      	ands	r3, r2
 80101da:	687a      	ldr	r2, [r7, #4]
 80101dc:	69d2      	ldr	r2, [r2, #28]
 80101de:	00d2      	lsls	r2, r2, #3
 80101e0:	4920      	ldr	r1, [pc, #128]	@ (8010264 <RCCEx_PLL2_Config+0x15c>)
 80101e2:	4313      	orrs	r3, r2
 80101e4:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80101e6:	4b1f      	ldr	r3, [pc, #124]	@ (8010264 <RCCEx_PLL2_Config+0x15c>)
 80101e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80101ea:	4a1e      	ldr	r2, [pc, #120]	@ (8010264 <RCCEx_PLL2_Config+0x15c>)
 80101ec:	f043 0310 	orr.w	r3, r3, #16
 80101f0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80101f2:	683b      	ldr	r3, [r7, #0]
 80101f4:	2b00      	cmp	r3, #0
 80101f6:	d106      	bne.n	8010206 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80101f8:	4b1a      	ldr	r3, [pc, #104]	@ (8010264 <RCCEx_PLL2_Config+0x15c>)
 80101fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80101fc:	4a19      	ldr	r2, [pc, #100]	@ (8010264 <RCCEx_PLL2_Config+0x15c>)
 80101fe:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8010202:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8010204:	e00f      	b.n	8010226 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8010206:	683b      	ldr	r3, [r7, #0]
 8010208:	2b01      	cmp	r3, #1
 801020a:	d106      	bne.n	801021a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 801020c:	4b15      	ldr	r3, [pc, #84]	@ (8010264 <RCCEx_PLL2_Config+0x15c>)
 801020e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010210:	4a14      	ldr	r2, [pc, #80]	@ (8010264 <RCCEx_PLL2_Config+0x15c>)
 8010212:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8010216:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8010218:	e005      	b.n	8010226 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 801021a:	4b12      	ldr	r3, [pc, #72]	@ (8010264 <RCCEx_PLL2_Config+0x15c>)
 801021c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801021e:	4a11      	ldr	r2, [pc, #68]	@ (8010264 <RCCEx_PLL2_Config+0x15c>)
 8010220:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8010224:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8010226:	4b0f      	ldr	r3, [pc, #60]	@ (8010264 <RCCEx_PLL2_Config+0x15c>)
 8010228:	681b      	ldr	r3, [r3, #0]
 801022a:	4a0e      	ldr	r2, [pc, #56]	@ (8010264 <RCCEx_PLL2_Config+0x15c>)
 801022c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8010230:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8010232:	f7f6 fa63 	bl	80066fc <HAL_GetTick>
 8010236:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8010238:	e008      	b.n	801024c <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 801023a:	f7f6 fa5f 	bl	80066fc <HAL_GetTick>
 801023e:	4602      	mov	r2, r0
 8010240:	68bb      	ldr	r3, [r7, #8]
 8010242:	1ad3      	subs	r3, r2, r3
 8010244:	2b02      	cmp	r3, #2
 8010246:	d901      	bls.n	801024c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8010248:	2303      	movs	r3, #3
 801024a:	e006      	b.n	801025a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 801024c:	4b05      	ldr	r3, [pc, #20]	@ (8010264 <RCCEx_PLL2_Config+0x15c>)
 801024e:	681b      	ldr	r3, [r3, #0]
 8010250:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8010254:	2b00      	cmp	r3, #0
 8010256:	d0f0      	beq.n	801023a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8010258:	7bfb      	ldrb	r3, [r7, #15]
}
 801025a:	4618      	mov	r0, r3
 801025c:	3710      	adds	r7, #16
 801025e:	46bd      	mov	sp, r7
 8010260:	bd80      	pop	{r7, pc}
 8010262:	bf00      	nop
 8010264:	58024400 	.word	0x58024400
 8010268:	ffff0007 	.word	0xffff0007

0801026c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 801026c:	b580      	push	{r7, lr}
 801026e:	b084      	sub	sp, #16
 8010270:	af00      	add	r7, sp, #0
 8010272:	6078      	str	r0, [r7, #4]
 8010274:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8010276:	2300      	movs	r3, #0
 8010278:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 801027a:	4b53      	ldr	r3, [pc, #332]	@ (80103c8 <RCCEx_PLL3_Config+0x15c>)
 801027c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801027e:	f003 0303 	and.w	r3, r3, #3
 8010282:	2b03      	cmp	r3, #3
 8010284:	d101      	bne.n	801028a <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8010286:	2301      	movs	r3, #1
 8010288:	e099      	b.n	80103be <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 801028a:	4b4f      	ldr	r3, [pc, #316]	@ (80103c8 <RCCEx_PLL3_Config+0x15c>)
 801028c:	681b      	ldr	r3, [r3, #0]
 801028e:	4a4e      	ldr	r2, [pc, #312]	@ (80103c8 <RCCEx_PLL3_Config+0x15c>)
 8010290:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8010294:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8010296:	f7f6 fa31 	bl	80066fc <HAL_GetTick>
 801029a:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 801029c:	e008      	b.n	80102b0 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 801029e:	f7f6 fa2d 	bl	80066fc <HAL_GetTick>
 80102a2:	4602      	mov	r2, r0
 80102a4:	68bb      	ldr	r3, [r7, #8]
 80102a6:	1ad3      	subs	r3, r2, r3
 80102a8:	2b02      	cmp	r3, #2
 80102aa:	d901      	bls.n	80102b0 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80102ac:	2303      	movs	r3, #3
 80102ae:	e086      	b.n	80103be <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80102b0:	4b45      	ldr	r3, [pc, #276]	@ (80103c8 <RCCEx_PLL3_Config+0x15c>)
 80102b2:	681b      	ldr	r3, [r3, #0]
 80102b4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80102b8:	2b00      	cmp	r3, #0
 80102ba:	d1f0      	bne.n	801029e <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80102bc:	4b42      	ldr	r3, [pc, #264]	@ (80103c8 <RCCEx_PLL3_Config+0x15c>)
 80102be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80102c0:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 80102c4:	687b      	ldr	r3, [r7, #4]
 80102c6:	681b      	ldr	r3, [r3, #0]
 80102c8:	051b      	lsls	r3, r3, #20
 80102ca:	493f      	ldr	r1, [pc, #252]	@ (80103c8 <RCCEx_PLL3_Config+0x15c>)
 80102cc:	4313      	orrs	r3, r2
 80102ce:	628b      	str	r3, [r1, #40]	@ 0x28
 80102d0:	687b      	ldr	r3, [r7, #4]
 80102d2:	685b      	ldr	r3, [r3, #4]
 80102d4:	3b01      	subs	r3, #1
 80102d6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80102da:	687b      	ldr	r3, [r7, #4]
 80102dc:	689b      	ldr	r3, [r3, #8]
 80102de:	3b01      	subs	r3, #1
 80102e0:	025b      	lsls	r3, r3, #9
 80102e2:	b29b      	uxth	r3, r3
 80102e4:	431a      	orrs	r2, r3
 80102e6:	687b      	ldr	r3, [r7, #4]
 80102e8:	68db      	ldr	r3, [r3, #12]
 80102ea:	3b01      	subs	r3, #1
 80102ec:	041b      	lsls	r3, r3, #16
 80102ee:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80102f2:	431a      	orrs	r2, r3
 80102f4:	687b      	ldr	r3, [r7, #4]
 80102f6:	691b      	ldr	r3, [r3, #16]
 80102f8:	3b01      	subs	r3, #1
 80102fa:	061b      	lsls	r3, r3, #24
 80102fc:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8010300:	4931      	ldr	r1, [pc, #196]	@ (80103c8 <RCCEx_PLL3_Config+0x15c>)
 8010302:	4313      	orrs	r3, r2
 8010304:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8010306:	4b30      	ldr	r3, [pc, #192]	@ (80103c8 <RCCEx_PLL3_Config+0x15c>)
 8010308:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801030a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 801030e:	687b      	ldr	r3, [r7, #4]
 8010310:	695b      	ldr	r3, [r3, #20]
 8010312:	492d      	ldr	r1, [pc, #180]	@ (80103c8 <RCCEx_PLL3_Config+0x15c>)
 8010314:	4313      	orrs	r3, r2
 8010316:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8010318:	4b2b      	ldr	r3, [pc, #172]	@ (80103c8 <RCCEx_PLL3_Config+0x15c>)
 801031a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801031c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8010320:	687b      	ldr	r3, [r7, #4]
 8010322:	699b      	ldr	r3, [r3, #24]
 8010324:	4928      	ldr	r1, [pc, #160]	@ (80103c8 <RCCEx_PLL3_Config+0x15c>)
 8010326:	4313      	orrs	r3, r2
 8010328:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 801032a:	4b27      	ldr	r3, [pc, #156]	@ (80103c8 <RCCEx_PLL3_Config+0x15c>)
 801032c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801032e:	4a26      	ldr	r2, [pc, #152]	@ (80103c8 <RCCEx_PLL3_Config+0x15c>)
 8010330:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8010334:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8010336:	4b24      	ldr	r3, [pc, #144]	@ (80103c8 <RCCEx_PLL3_Config+0x15c>)
 8010338:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801033a:	4b24      	ldr	r3, [pc, #144]	@ (80103cc <RCCEx_PLL3_Config+0x160>)
 801033c:	4013      	ands	r3, r2
 801033e:	687a      	ldr	r2, [r7, #4]
 8010340:	69d2      	ldr	r2, [r2, #28]
 8010342:	00d2      	lsls	r2, r2, #3
 8010344:	4920      	ldr	r1, [pc, #128]	@ (80103c8 <RCCEx_PLL3_Config+0x15c>)
 8010346:	4313      	orrs	r3, r2
 8010348:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 801034a:	4b1f      	ldr	r3, [pc, #124]	@ (80103c8 <RCCEx_PLL3_Config+0x15c>)
 801034c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801034e:	4a1e      	ldr	r2, [pc, #120]	@ (80103c8 <RCCEx_PLL3_Config+0x15c>)
 8010350:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8010354:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8010356:	683b      	ldr	r3, [r7, #0]
 8010358:	2b00      	cmp	r3, #0
 801035a:	d106      	bne.n	801036a <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 801035c:	4b1a      	ldr	r3, [pc, #104]	@ (80103c8 <RCCEx_PLL3_Config+0x15c>)
 801035e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010360:	4a19      	ldr	r2, [pc, #100]	@ (80103c8 <RCCEx_PLL3_Config+0x15c>)
 8010362:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8010366:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8010368:	e00f      	b.n	801038a <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 801036a:	683b      	ldr	r3, [r7, #0]
 801036c:	2b01      	cmp	r3, #1
 801036e:	d106      	bne.n	801037e <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8010370:	4b15      	ldr	r3, [pc, #84]	@ (80103c8 <RCCEx_PLL3_Config+0x15c>)
 8010372:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010374:	4a14      	ldr	r2, [pc, #80]	@ (80103c8 <RCCEx_PLL3_Config+0x15c>)
 8010376:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 801037a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 801037c:	e005      	b.n	801038a <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 801037e:	4b12      	ldr	r3, [pc, #72]	@ (80103c8 <RCCEx_PLL3_Config+0x15c>)
 8010380:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010382:	4a11      	ldr	r2, [pc, #68]	@ (80103c8 <RCCEx_PLL3_Config+0x15c>)
 8010384:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8010388:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 801038a:	4b0f      	ldr	r3, [pc, #60]	@ (80103c8 <RCCEx_PLL3_Config+0x15c>)
 801038c:	681b      	ldr	r3, [r3, #0]
 801038e:	4a0e      	ldr	r2, [pc, #56]	@ (80103c8 <RCCEx_PLL3_Config+0x15c>)
 8010390:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8010394:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8010396:	f7f6 f9b1 	bl	80066fc <HAL_GetTick>
 801039a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 801039c:	e008      	b.n	80103b0 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 801039e:	f7f6 f9ad 	bl	80066fc <HAL_GetTick>
 80103a2:	4602      	mov	r2, r0
 80103a4:	68bb      	ldr	r3, [r7, #8]
 80103a6:	1ad3      	subs	r3, r2, r3
 80103a8:	2b02      	cmp	r3, #2
 80103aa:	d901      	bls.n	80103b0 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80103ac:	2303      	movs	r3, #3
 80103ae:	e006      	b.n	80103be <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80103b0:	4b05      	ldr	r3, [pc, #20]	@ (80103c8 <RCCEx_PLL3_Config+0x15c>)
 80103b2:	681b      	ldr	r3, [r3, #0]
 80103b4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80103b8:	2b00      	cmp	r3, #0
 80103ba:	d0f0      	beq.n	801039e <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80103bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80103be:	4618      	mov	r0, r3
 80103c0:	3710      	adds	r7, #16
 80103c2:	46bd      	mov	sp, r7
 80103c4:	bd80      	pop	{r7, pc}
 80103c6:	bf00      	nop
 80103c8:	58024400 	.word	0x58024400
 80103cc:	ffff0007 	.word	0xffff0007

080103d0 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80103d0:	b580      	push	{r7, lr}
 80103d2:	b084      	sub	sp, #16
 80103d4:	af00      	add	r7, sp, #0
 80103d6:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80103d8:	687b      	ldr	r3, [r7, #4]
 80103da:	2b00      	cmp	r3, #0
 80103dc:	d101      	bne.n	80103e2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80103de:	2301      	movs	r3, #1
 80103e0:	e10f      	b.n	8010602 <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80103e2:	687b      	ldr	r3, [r7, #4]
 80103e4:	2200      	movs	r2, #0
 80103e6:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 80103e8:	687b      	ldr	r3, [r7, #4]
 80103ea:	681b      	ldr	r3, [r3, #0]
 80103ec:	4a87      	ldr	r2, [pc, #540]	@ (801060c <HAL_SPI_Init+0x23c>)
 80103ee:	4293      	cmp	r3, r2
 80103f0:	d00f      	beq.n	8010412 <HAL_SPI_Init+0x42>
 80103f2:	687b      	ldr	r3, [r7, #4]
 80103f4:	681b      	ldr	r3, [r3, #0]
 80103f6:	4a86      	ldr	r2, [pc, #536]	@ (8010610 <HAL_SPI_Init+0x240>)
 80103f8:	4293      	cmp	r3, r2
 80103fa:	d00a      	beq.n	8010412 <HAL_SPI_Init+0x42>
 80103fc:	687b      	ldr	r3, [r7, #4]
 80103fe:	681b      	ldr	r3, [r3, #0]
 8010400:	4a84      	ldr	r2, [pc, #528]	@ (8010614 <HAL_SPI_Init+0x244>)
 8010402:	4293      	cmp	r3, r2
 8010404:	d005      	beq.n	8010412 <HAL_SPI_Init+0x42>
 8010406:	687b      	ldr	r3, [r7, #4]
 8010408:	68db      	ldr	r3, [r3, #12]
 801040a:	2b0f      	cmp	r3, #15
 801040c:	d901      	bls.n	8010412 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 801040e:	2301      	movs	r3, #1
 8010410:	e0f7      	b.n	8010602 <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8010412:	6878      	ldr	r0, [r7, #4]
 8010414:	f000 ff76 	bl	8011304 <SPI_GetPacketSize>
 8010418:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 801041a:	687b      	ldr	r3, [r7, #4]
 801041c:	681b      	ldr	r3, [r3, #0]
 801041e:	4a7b      	ldr	r2, [pc, #492]	@ (801060c <HAL_SPI_Init+0x23c>)
 8010420:	4293      	cmp	r3, r2
 8010422:	d00c      	beq.n	801043e <HAL_SPI_Init+0x6e>
 8010424:	687b      	ldr	r3, [r7, #4]
 8010426:	681b      	ldr	r3, [r3, #0]
 8010428:	4a79      	ldr	r2, [pc, #484]	@ (8010610 <HAL_SPI_Init+0x240>)
 801042a:	4293      	cmp	r3, r2
 801042c:	d007      	beq.n	801043e <HAL_SPI_Init+0x6e>
 801042e:	687b      	ldr	r3, [r7, #4]
 8010430:	681b      	ldr	r3, [r3, #0]
 8010432:	4a78      	ldr	r2, [pc, #480]	@ (8010614 <HAL_SPI_Init+0x244>)
 8010434:	4293      	cmp	r3, r2
 8010436:	d002      	beq.n	801043e <HAL_SPI_Init+0x6e>
 8010438:	68fb      	ldr	r3, [r7, #12]
 801043a:	2b08      	cmp	r3, #8
 801043c:	d811      	bhi.n	8010462 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 801043e:	687b      	ldr	r3, [r7, #4]
 8010440:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8010442:	4a72      	ldr	r2, [pc, #456]	@ (801060c <HAL_SPI_Init+0x23c>)
 8010444:	4293      	cmp	r3, r2
 8010446:	d009      	beq.n	801045c <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8010448:	687b      	ldr	r3, [r7, #4]
 801044a:	681b      	ldr	r3, [r3, #0]
 801044c:	4a70      	ldr	r2, [pc, #448]	@ (8010610 <HAL_SPI_Init+0x240>)
 801044e:	4293      	cmp	r3, r2
 8010450:	d004      	beq.n	801045c <HAL_SPI_Init+0x8c>
 8010452:	687b      	ldr	r3, [r7, #4]
 8010454:	681b      	ldr	r3, [r3, #0]
 8010456:	4a6f      	ldr	r2, [pc, #444]	@ (8010614 <HAL_SPI_Init+0x244>)
 8010458:	4293      	cmp	r3, r2
 801045a:	d104      	bne.n	8010466 <HAL_SPI_Init+0x96>
 801045c:	68fb      	ldr	r3, [r7, #12]
 801045e:	2b10      	cmp	r3, #16
 8010460:	d901      	bls.n	8010466 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 8010462:	2301      	movs	r3, #1
 8010464:	e0cd      	b.n	8010602 <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8010466:	687b      	ldr	r3, [r7, #4]
 8010468:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 801046c:	b2db      	uxtb	r3, r3
 801046e:	2b00      	cmp	r3, #0
 8010470:	d106      	bne.n	8010480 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8010472:	687b      	ldr	r3, [r7, #4]
 8010474:	2200      	movs	r2, #0
 8010476:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 801047a:	6878      	ldr	r0, [r7, #4]
 801047c:	f7f4 fb84 	bl	8004b88 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8010480:	687b      	ldr	r3, [r7, #4]
 8010482:	2202      	movs	r2, #2
 8010484:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8010488:	687b      	ldr	r3, [r7, #4]
 801048a:	681b      	ldr	r3, [r3, #0]
 801048c:	681a      	ldr	r2, [r3, #0]
 801048e:	687b      	ldr	r3, [r7, #4]
 8010490:	681b      	ldr	r3, [r3, #0]
 8010492:	f022 0201 	bic.w	r2, r2, #1
 8010496:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8010498:	687b      	ldr	r3, [r7, #4]
 801049a:	681b      	ldr	r3, [r3, #0]
 801049c:	689b      	ldr	r3, [r3, #8]
 801049e:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 80104a2:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80104a4:	687b      	ldr	r3, [r7, #4]
 80104a6:	699b      	ldr	r3, [r3, #24]
 80104a8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80104ac:	d119      	bne.n	80104e2 <HAL_SPI_Init+0x112>
 80104ae:	687b      	ldr	r3, [r7, #4]
 80104b0:	685b      	ldr	r3, [r3, #4]
 80104b2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80104b6:	d103      	bne.n	80104c0 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80104b8:	687b      	ldr	r3, [r7, #4]
 80104ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80104bc:	2b00      	cmp	r3, #0
 80104be:	d008      	beq.n	80104d2 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 80104c0:	687b      	ldr	r3, [r7, #4]
 80104c2:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80104c4:	2b00      	cmp	r3, #0
 80104c6:	d10c      	bne.n	80104e2 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 80104c8:	687b      	ldr	r3, [r7, #4]
 80104ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 80104cc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80104d0:	d107      	bne.n	80104e2 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 80104d2:	687b      	ldr	r3, [r7, #4]
 80104d4:	681b      	ldr	r3, [r3, #0]
 80104d6:	681a      	ldr	r2, [r3, #0]
 80104d8:	687b      	ldr	r3, [r7, #4]
 80104da:	681b      	ldr	r3, [r3, #0]
 80104dc:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80104e0:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 80104e2:	687b      	ldr	r3, [r7, #4]
 80104e4:	685b      	ldr	r3, [r3, #4]
 80104e6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80104ea:	2b00      	cmp	r3, #0
 80104ec:	d00f      	beq.n	801050e <HAL_SPI_Init+0x13e>
 80104ee:	687b      	ldr	r3, [r7, #4]
 80104f0:	68db      	ldr	r3, [r3, #12]
 80104f2:	2b06      	cmp	r3, #6
 80104f4:	d90b      	bls.n	801050e <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 80104f6:	687b      	ldr	r3, [r7, #4]
 80104f8:	681b      	ldr	r3, [r3, #0]
 80104fa:	681b      	ldr	r3, [r3, #0]
 80104fc:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8010500:	687b      	ldr	r3, [r7, #4]
 8010502:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8010504:	687b      	ldr	r3, [r7, #4]
 8010506:	681b      	ldr	r3, [r3, #0]
 8010508:	430a      	orrs	r2, r1
 801050a:	601a      	str	r2, [r3, #0]
 801050c:	e007      	b.n	801051e <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 801050e:	687b      	ldr	r3, [r7, #4]
 8010510:	681b      	ldr	r3, [r3, #0]
 8010512:	681a      	ldr	r2, [r3, #0]
 8010514:	687b      	ldr	r3, [r7, #4]
 8010516:	681b      	ldr	r3, [r3, #0]
 8010518:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 801051c:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 801051e:	687b      	ldr	r3, [r7, #4]
 8010520:	69da      	ldr	r2, [r3, #28]
 8010522:	687b      	ldr	r3, [r7, #4]
 8010524:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010526:	431a      	orrs	r2, r3
 8010528:	68bb      	ldr	r3, [r7, #8]
 801052a:	431a      	orrs	r2, r3
 801052c:	687b      	ldr	r3, [r7, #4]
 801052e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010530:	ea42 0103 	orr.w	r1, r2, r3
 8010534:	687b      	ldr	r3, [r7, #4]
 8010536:	68da      	ldr	r2, [r3, #12]
 8010538:	687b      	ldr	r3, [r7, #4]
 801053a:	681b      	ldr	r3, [r3, #0]
 801053c:	430a      	orrs	r2, r1
 801053e:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8010540:	687b      	ldr	r3, [r7, #4]
 8010542:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8010544:	687b      	ldr	r3, [r7, #4]
 8010546:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010548:	431a      	orrs	r2, r3
 801054a:	687b      	ldr	r3, [r7, #4]
 801054c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801054e:	431a      	orrs	r2, r3
 8010550:	687b      	ldr	r3, [r7, #4]
 8010552:	699b      	ldr	r3, [r3, #24]
 8010554:	431a      	orrs	r2, r3
 8010556:	687b      	ldr	r3, [r7, #4]
 8010558:	691b      	ldr	r3, [r3, #16]
 801055a:	431a      	orrs	r2, r3
 801055c:	687b      	ldr	r3, [r7, #4]
 801055e:	695b      	ldr	r3, [r3, #20]
 8010560:	431a      	orrs	r2, r3
 8010562:	687b      	ldr	r3, [r7, #4]
 8010564:	6a1b      	ldr	r3, [r3, #32]
 8010566:	431a      	orrs	r2, r3
 8010568:	687b      	ldr	r3, [r7, #4]
 801056a:	685b      	ldr	r3, [r3, #4]
 801056c:	431a      	orrs	r2, r3
 801056e:	687b      	ldr	r3, [r7, #4]
 8010570:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010572:	431a      	orrs	r2, r3
 8010574:	687b      	ldr	r3, [r7, #4]
 8010576:	689b      	ldr	r3, [r3, #8]
 8010578:	431a      	orrs	r2, r3
 801057a:	687b      	ldr	r3, [r7, #4]
 801057c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801057e:	ea42 0103 	orr.w	r1, r2, r3
 8010582:	687b      	ldr	r3, [r7, #4]
 8010584:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8010586:	687b      	ldr	r3, [r7, #4]
 8010588:	681b      	ldr	r3, [r3, #0]
 801058a:	430a      	orrs	r2, r1
 801058c:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 801058e:	687b      	ldr	r3, [r7, #4]
 8010590:	685b      	ldr	r3, [r3, #4]
 8010592:	2b00      	cmp	r3, #0
 8010594:	d113      	bne.n	80105be <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 8010596:	687b      	ldr	r3, [r7, #4]
 8010598:	681b      	ldr	r3, [r3, #0]
 801059a:	689b      	ldr	r3, [r3, #8]
 801059c:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 80105a0:	687b      	ldr	r3, [r7, #4]
 80105a2:	681b      	ldr	r3, [r3, #0]
 80105a4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80105a8:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 80105aa:	687b      	ldr	r3, [r7, #4]
 80105ac:	681b      	ldr	r3, [r3, #0]
 80105ae:	689b      	ldr	r3, [r3, #8]
 80105b0:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 80105b4:	687b      	ldr	r3, [r7, #4]
 80105b6:	681b      	ldr	r3, [r3, #0]
 80105b8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80105bc:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80105be:	687b      	ldr	r3, [r7, #4]
 80105c0:	681b      	ldr	r3, [r3, #0]
 80105c2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80105c4:	687b      	ldr	r3, [r7, #4]
 80105c6:	681b      	ldr	r3, [r3, #0]
 80105c8:	f022 0201 	bic.w	r2, r2, #1
 80105cc:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 80105ce:	687b      	ldr	r3, [r7, #4]
 80105d0:	685b      	ldr	r3, [r3, #4]
 80105d2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80105d6:	2b00      	cmp	r3, #0
 80105d8:	d00a      	beq.n	80105f0 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 80105da:	687b      	ldr	r3, [r7, #4]
 80105dc:	681b      	ldr	r3, [r3, #0]
 80105de:	68db      	ldr	r3, [r3, #12]
 80105e0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80105e4:	687b      	ldr	r3, [r7, #4]
 80105e6:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80105e8:	687b      	ldr	r3, [r7, #4]
 80105ea:	681b      	ldr	r3, [r3, #0]
 80105ec:	430a      	orrs	r2, r1
 80105ee:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80105f0:	687b      	ldr	r3, [r7, #4]
 80105f2:	2200      	movs	r2, #0
 80105f4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 80105f8:	687b      	ldr	r3, [r7, #4]
 80105fa:	2201      	movs	r2, #1
 80105fc:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 8010600:	2300      	movs	r3, #0
}
 8010602:	4618      	mov	r0, r3
 8010604:	3710      	adds	r7, #16
 8010606:	46bd      	mov	sp, r7
 8010608:	bd80      	pop	{r7, pc}
 801060a:	bf00      	nop
 801060c:	40013000 	.word	0x40013000
 8010610:	40003800 	.word	0x40003800
 8010614:	40003c00 	.word	0x40003c00

08010618 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8010618:	b580      	push	{r7, lr}
 801061a:	b088      	sub	sp, #32
 801061c:	af02      	add	r7, sp, #8
 801061e:	60f8      	str	r0, [r7, #12]
 8010620:	60b9      	str	r1, [r7, #8]
 8010622:	603b      	str	r3, [r7, #0]
 8010624:	4613      	mov	r3, r2
 8010626:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8010628:	68fb      	ldr	r3, [r7, #12]
 801062a:	681b      	ldr	r3, [r3, #0]
 801062c:	3320      	adds	r3, #32
 801062e:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8010630:	f7f6 f864 	bl	80066fc <HAL_GetTick>
 8010634:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8010636:	68fb      	ldr	r3, [r7, #12]
 8010638:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 801063c:	b2db      	uxtb	r3, r3
 801063e:	2b01      	cmp	r3, #1
 8010640:	d001      	beq.n	8010646 <HAL_SPI_Transmit+0x2e>
  {
    return HAL_BUSY;
 8010642:	2302      	movs	r3, #2
 8010644:	e1d1      	b.n	80109ea <HAL_SPI_Transmit+0x3d2>
  }

  if ((pData == NULL) || (Size == 0UL))
 8010646:	68bb      	ldr	r3, [r7, #8]
 8010648:	2b00      	cmp	r3, #0
 801064a:	d002      	beq.n	8010652 <HAL_SPI_Transmit+0x3a>
 801064c:	88fb      	ldrh	r3, [r7, #6]
 801064e:	2b00      	cmp	r3, #0
 8010650:	d101      	bne.n	8010656 <HAL_SPI_Transmit+0x3e>
  {
    return HAL_ERROR;
 8010652:	2301      	movs	r3, #1
 8010654:	e1c9      	b.n	80109ea <HAL_SPI_Transmit+0x3d2>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8010656:	68fb      	ldr	r3, [r7, #12]
 8010658:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 801065c:	2b01      	cmp	r3, #1
 801065e:	d101      	bne.n	8010664 <HAL_SPI_Transmit+0x4c>
 8010660:	2302      	movs	r3, #2
 8010662:	e1c2      	b.n	80109ea <HAL_SPI_Transmit+0x3d2>
 8010664:	68fb      	ldr	r3, [r7, #12]
 8010666:	2201      	movs	r2, #1
 8010668:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 801066c:	68fb      	ldr	r3, [r7, #12]
 801066e:	2203      	movs	r2, #3
 8010670:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8010674:	68fb      	ldr	r3, [r7, #12]
 8010676:	2200      	movs	r2, #0
 8010678:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 801067c:	68fb      	ldr	r3, [r7, #12]
 801067e:	68ba      	ldr	r2, [r7, #8]
 8010680:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 8010682:	68fb      	ldr	r3, [r7, #12]
 8010684:	88fa      	ldrh	r2, [r7, #6]
 8010686:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 801068a:	68fb      	ldr	r3, [r7, #12]
 801068c:	88fa      	ldrh	r2, [r7, #6]
 801068e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 8010692:	68fb      	ldr	r3, [r7, #12]
 8010694:	2200      	movs	r2, #0
 8010696:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 8010698:	68fb      	ldr	r3, [r7, #12]
 801069a:	2200      	movs	r2, #0
 801069c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 80106a0:	68fb      	ldr	r3, [r7, #12]
 80106a2:	2200      	movs	r2, #0
 80106a4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxISR       = NULL;
 80106a8:	68fb      	ldr	r3, [r7, #12]
 80106aa:	2200      	movs	r2, #0
 80106ac:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 80106ae:	68fb      	ldr	r3, [r7, #12]
 80106b0:	2200      	movs	r2, #0
 80106b2:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80106b4:	68fb      	ldr	r3, [r7, #12]
 80106b6:	689b      	ldr	r3, [r3, #8]
 80106b8:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 80106bc:	d108      	bne.n	80106d0 <HAL_SPI_Transmit+0xb8>
  {
    SPI_1LINE_TX(hspi);
 80106be:	68fb      	ldr	r3, [r7, #12]
 80106c0:	681b      	ldr	r3, [r3, #0]
 80106c2:	681a      	ldr	r2, [r3, #0]
 80106c4:	68fb      	ldr	r3, [r7, #12]
 80106c6:	681b      	ldr	r3, [r3, #0]
 80106c8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80106cc:	601a      	str	r2, [r3, #0]
 80106ce:	e009      	b.n	80106e4 <HAL_SPI_Transmit+0xcc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 80106d0:	68fb      	ldr	r3, [r7, #12]
 80106d2:	681b      	ldr	r3, [r3, #0]
 80106d4:	68db      	ldr	r3, [r3, #12]
 80106d6:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 80106da:	68fb      	ldr	r3, [r7, #12]
 80106dc:	681b      	ldr	r3, [r3, #0]
 80106de:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 80106e2:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 80106e4:	68fb      	ldr	r3, [r7, #12]
 80106e6:	681b      	ldr	r3, [r3, #0]
 80106e8:	685a      	ldr	r2, [r3, #4]
 80106ea:	4b96      	ldr	r3, [pc, #600]	@ (8010944 <HAL_SPI_Transmit+0x32c>)
 80106ec:	4013      	ands	r3, r2
 80106ee:	88f9      	ldrh	r1, [r7, #6]
 80106f0:	68fa      	ldr	r2, [r7, #12]
 80106f2:	6812      	ldr	r2, [r2, #0]
 80106f4:	430b      	orrs	r3, r1
 80106f6:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 80106f8:	68fb      	ldr	r3, [r7, #12]
 80106fa:	681b      	ldr	r3, [r3, #0]
 80106fc:	681a      	ldr	r2, [r3, #0]
 80106fe:	68fb      	ldr	r3, [r7, #12]
 8010700:	681b      	ldr	r3, [r3, #0]
 8010702:	f042 0201 	orr.w	r2, r2, #1
 8010706:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8010708:	68fb      	ldr	r3, [r7, #12]
 801070a:	685b      	ldr	r3, [r3, #4]
 801070c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8010710:	d107      	bne.n	8010722 <HAL_SPI_Transmit+0x10a>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8010712:	68fb      	ldr	r3, [r7, #12]
 8010714:	681b      	ldr	r3, [r3, #0]
 8010716:	681a      	ldr	r2, [r3, #0]
 8010718:	68fb      	ldr	r3, [r7, #12]
 801071a:	681b      	ldr	r3, [r3, #0]
 801071c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8010720:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8010722:	68fb      	ldr	r3, [r7, #12]
 8010724:	68db      	ldr	r3, [r3, #12]
 8010726:	2b0f      	cmp	r3, #15
 8010728:	d947      	bls.n	80107ba <HAL_SPI_Transmit+0x1a2>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 801072a:	e03f      	b.n	80107ac <HAL_SPI_Transmit+0x194>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 801072c:	68fb      	ldr	r3, [r7, #12]
 801072e:	681b      	ldr	r3, [r3, #0]
 8010730:	695b      	ldr	r3, [r3, #20]
 8010732:	f003 0302 	and.w	r3, r3, #2
 8010736:	2b02      	cmp	r3, #2
 8010738:	d114      	bne.n	8010764 <HAL_SPI_Transmit+0x14c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 801073a:	68fb      	ldr	r3, [r7, #12]
 801073c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 801073e:	68fb      	ldr	r3, [r7, #12]
 8010740:	681b      	ldr	r3, [r3, #0]
 8010742:	6812      	ldr	r2, [r2, #0]
 8010744:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8010746:	68fb      	ldr	r3, [r7, #12]
 8010748:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801074a:	1d1a      	adds	r2, r3, #4
 801074c:	68fb      	ldr	r3, [r7, #12]
 801074e:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 8010750:	68fb      	ldr	r3, [r7, #12]
 8010752:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010756:	b29b      	uxth	r3, r3
 8010758:	3b01      	subs	r3, #1
 801075a:	b29a      	uxth	r2, r3
 801075c:	68fb      	ldr	r3, [r7, #12]
 801075e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8010762:	e023      	b.n	80107ac <HAL_SPI_Transmit+0x194>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8010764:	f7f5 ffca 	bl	80066fc <HAL_GetTick>
 8010768:	4602      	mov	r2, r0
 801076a:	693b      	ldr	r3, [r7, #16]
 801076c:	1ad3      	subs	r3, r2, r3
 801076e:	683a      	ldr	r2, [r7, #0]
 8010770:	429a      	cmp	r2, r3
 8010772:	d803      	bhi.n	801077c <HAL_SPI_Transmit+0x164>
 8010774:	683b      	ldr	r3, [r7, #0]
 8010776:	f1b3 3fff 	cmp.w	r3, #4294967295
 801077a:	d102      	bne.n	8010782 <HAL_SPI_Transmit+0x16a>
 801077c:	683b      	ldr	r3, [r7, #0]
 801077e:	2b00      	cmp	r3, #0
 8010780:	d114      	bne.n	80107ac <HAL_SPI_Transmit+0x194>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8010782:	68f8      	ldr	r0, [r7, #12]
 8010784:	f000 fcf0 	bl	8011168 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8010788:	68fb      	ldr	r3, [r7, #12]
 801078a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801078e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8010792:	68fb      	ldr	r3, [r7, #12]
 8010794:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8010798:	68fb      	ldr	r3, [r7, #12]
 801079a:	2201      	movs	r2, #1
 801079c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80107a0:	68fb      	ldr	r3, [r7, #12]
 80107a2:	2200      	movs	r2, #0
 80107a4:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 80107a8:	2303      	movs	r3, #3
 80107aa:	e11e      	b.n	80109ea <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 80107ac:	68fb      	ldr	r3, [r7, #12]
 80107ae:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80107b2:	b29b      	uxth	r3, r3
 80107b4:	2b00      	cmp	r3, #0
 80107b6:	d1b9      	bne.n	801072c <HAL_SPI_Transmit+0x114>
 80107b8:	e0f1      	b.n	801099e <HAL_SPI_Transmit+0x386>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80107ba:	68fb      	ldr	r3, [r7, #12]
 80107bc:	68db      	ldr	r3, [r3, #12]
 80107be:	2b07      	cmp	r3, #7
 80107c0:	f240 80e6 	bls.w	8010990 <HAL_SPI_Transmit+0x378>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 80107c4:	e05d      	b.n	8010882 <HAL_SPI_Transmit+0x26a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80107c6:	68fb      	ldr	r3, [r7, #12]
 80107c8:	681b      	ldr	r3, [r3, #0]
 80107ca:	695b      	ldr	r3, [r3, #20]
 80107cc:	f003 0302 	and.w	r3, r3, #2
 80107d0:	2b02      	cmp	r3, #2
 80107d2:	d132      	bne.n	801083a <HAL_SPI_Transmit+0x222>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 80107d4:	68fb      	ldr	r3, [r7, #12]
 80107d6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80107da:	b29b      	uxth	r3, r3
 80107dc:	2b01      	cmp	r3, #1
 80107de:	d918      	bls.n	8010812 <HAL_SPI_Transmit+0x1fa>
 80107e0:	68fb      	ldr	r3, [r7, #12]
 80107e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80107e4:	2b00      	cmp	r3, #0
 80107e6:	d014      	beq.n	8010812 <HAL_SPI_Transmit+0x1fa>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 80107e8:	68fb      	ldr	r3, [r7, #12]
 80107ea:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80107ec:	68fb      	ldr	r3, [r7, #12]
 80107ee:	681b      	ldr	r3, [r3, #0]
 80107f0:	6812      	ldr	r2, [r2, #0]
 80107f2:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 80107f4:	68fb      	ldr	r3, [r7, #12]
 80107f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80107f8:	1d1a      	adds	r2, r3, #4
 80107fa:	68fb      	ldr	r3, [r7, #12]
 80107fc:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 80107fe:	68fb      	ldr	r3, [r7, #12]
 8010800:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010804:	b29b      	uxth	r3, r3
 8010806:	3b02      	subs	r3, #2
 8010808:	b29a      	uxth	r2, r3
 801080a:	68fb      	ldr	r3, [r7, #12]
 801080c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8010810:	e037      	b.n	8010882 <HAL_SPI_Transmit+0x26a>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8010812:	68fb      	ldr	r3, [r7, #12]
 8010814:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010816:	881a      	ldrh	r2, [r3, #0]
 8010818:	697b      	ldr	r3, [r7, #20]
 801081a:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 801081c:	68fb      	ldr	r3, [r7, #12]
 801081e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010820:	1c9a      	adds	r2, r3, #2
 8010822:	68fb      	ldr	r3, [r7, #12]
 8010824:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 8010826:	68fb      	ldr	r3, [r7, #12]
 8010828:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 801082c:	b29b      	uxth	r3, r3
 801082e:	3b01      	subs	r3, #1
 8010830:	b29a      	uxth	r2, r3
 8010832:	68fb      	ldr	r3, [r7, #12]
 8010834:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8010838:	e023      	b.n	8010882 <HAL_SPI_Transmit+0x26a>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 801083a:	f7f5 ff5f 	bl	80066fc <HAL_GetTick>
 801083e:	4602      	mov	r2, r0
 8010840:	693b      	ldr	r3, [r7, #16]
 8010842:	1ad3      	subs	r3, r2, r3
 8010844:	683a      	ldr	r2, [r7, #0]
 8010846:	429a      	cmp	r2, r3
 8010848:	d803      	bhi.n	8010852 <HAL_SPI_Transmit+0x23a>
 801084a:	683b      	ldr	r3, [r7, #0]
 801084c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010850:	d102      	bne.n	8010858 <HAL_SPI_Transmit+0x240>
 8010852:	683b      	ldr	r3, [r7, #0]
 8010854:	2b00      	cmp	r3, #0
 8010856:	d114      	bne.n	8010882 <HAL_SPI_Transmit+0x26a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8010858:	68f8      	ldr	r0, [r7, #12]
 801085a:	f000 fc85 	bl	8011168 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 801085e:	68fb      	ldr	r3, [r7, #12]
 8010860:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010864:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8010868:	68fb      	ldr	r3, [r7, #12]
 801086a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 801086e:	68fb      	ldr	r3, [r7, #12]
 8010870:	2201      	movs	r2, #1
 8010872:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8010876:	68fb      	ldr	r3, [r7, #12]
 8010878:	2200      	movs	r2, #0
 801087a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 801087e:	2303      	movs	r3, #3
 8010880:	e0b3      	b.n	80109ea <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 8010882:	68fb      	ldr	r3, [r7, #12]
 8010884:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010888:	b29b      	uxth	r3, r3
 801088a:	2b00      	cmp	r3, #0
 801088c:	d19b      	bne.n	80107c6 <HAL_SPI_Transmit+0x1ae>
 801088e:	e086      	b.n	801099e <HAL_SPI_Transmit+0x386>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8010890:	68fb      	ldr	r3, [r7, #12]
 8010892:	681b      	ldr	r3, [r3, #0]
 8010894:	695b      	ldr	r3, [r3, #20]
 8010896:	f003 0302 	and.w	r3, r3, #2
 801089a:	2b02      	cmp	r3, #2
 801089c:	d154      	bne.n	8010948 <HAL_SPI_Transmit+0x330>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 801089e:	68fb      	ldr	r3, [r7, #12]
 80108a0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80108a4:	b29b      	uxth	r3, r3
 80108a6:	2b03      	cmp	r3, #3
 80108a8:	d918      	bls.n	80108dc <HAL_SPI_Transmit+0x2c4>
 80108aa:	68fb      	ldr	r3, [r7, #12]
 80108ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80108ae:	2b40      	cmp	r3, #64	@ 0x40
 80108b0:	d914      	bls.n	80108dc <HAL_SPI_Transmit+0x2c4>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 80108b2:	68fb      	ldr	r3, [r7, #12]
 80108b4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80108b6:	68fb      	ldr	r3, [r7, #12]
 80108b8:	681b      	ldr	r3, [r3, #0]
 80108ba:	6812      	ldr	r2, [r2, #0]
 80108bc:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 80108be:	68fb      	ldr	r3, [r7, #12]
 80108c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80108c2:	1d1a      	adds	r2, r3, #4
 80108c4:	68fb      	ldr	r3, [r7, #12]
 80108c6:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 80108c8:	68fb      	ldr	r3, [r7, #12]
 80108ca:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80108ce:	b29b      	uxth	r3, r3
 80108d0:	3b04      	subs	r3, #4
 80108d2:	b29a      	uxth	r2, r3
 80108d4:	68fb      	ldr	r3, [r7, #12]
 80108d6:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 80108da:	e059      	b.n	8010990 <HAL_SPI_Transmit+0x378>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 80108dc:	68fb      	ldr	r3, [r7, #12]
 80108de:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80108e2:	b29b      	uxth	r3, r3
 80108e4:	2b01      	cmp	r3, #1
 80108e6:	d917      	bls.n	8010918 <HAL_SPI_Transmit+0x300>
 80108e8:	68fb      	ldr	r3, [r7, #12]
 80108ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80108ec:	2b00      	cmp	r3, #0
 80108ee:	d013      	beq.n	8010918 <HAL_SPI_Transmit+0x300>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 80108f0:	68fb      	ldr	r3, [r7, #12]
 80108f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80108f4:	881a      	ldrh	r2, [r3, #0]
 80108f6:	697b      	ldr	r3, [r7, #20]
 80108f8:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80108fa:	68fb      	ldr	r3, [r7, #12]
 80108fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80108fe:	1c9a      	adds	r2, r3, #2
 8010900:	68fb      	ldr	r3, [r7, #12]
 8010902:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8010904:	68fb      	ldr	r3, [r7, #12]
 8010906:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 801090a:	b29b      	uxth	r3, r3
 801090c:	3b02      	subs	r3, #2
 801090e:	b29a      	uxth	r2, r3
 8010910:	68fb      	ldr	r3, [r7, #12]
 8010912:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8010916:	e03b      	b.n	8010990 <HAL_SPI_Transmit+0x378>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8010918:	68fb      	ldr	r3, [r7, #12]
 801091a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 801091c:	68fb      	ldr	r3, [r7, #12]
 801091e:	681b      	ldr	r3, [r3, #0]
 8010920:	3320      	adds	r3, #32
 8010922:	7812      	ldrb	r2, [r2, #0]
 8010924:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 8010926:	68fb      	ldr	r3, [r7, #12]
 8010928:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801092a:	1c5a      	adds	r2, r3, #1
 801092c:	68fb      	ldr	r3, [r7, #12]
 801092e:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 8010930:	68fb      	ldr	r3, [r7, #12]
 8010932:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010936:	b29b      	uxth	r3, r3
 8010938:	3b01      	subs	r3, #1
 801093a:	b29a      	uxth	r2, r3
 801093c:	68fb      	ldr	r3, [r7, #12]
 801093e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8010942:	e025      	b.n	8010990 <HAL_SPI_Transmit+0x378>
 8010944:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8010948:	f7f5 fed8 	bl	80066fc <HAL_GetTick>
 801094c:	4602      	mov	r2, r0
 801094e:	693b      	ldr	r3, [r7, #16]
 8010950:	1ad3      	subs	r3, r2, r3
 8010952:	683a      	ldr	r2, [r7, #0]
 8010954:	429a      	cmp	r2, r3
 8010956:	d803      	bhi.n	8010960 <HAL_SPI_Transmit+0x348>
 8010958:	683b      	ldr	r3, [r7, #0]
 801095a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801095e:	d102      	bne.n	8010966 <HAL_SPI_Transmit+0x34e>
 8010960:	683b      	ldr	r3, [r7, #0]
 8010962:	2b00      	cmp	r3, #0
 8010964:	d114      	bne.n	8010990 <HAL_SPI_Transmit+0x378>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8010966:	68f8      	ldr	r0, [r7, #12]
 8010968:	f000 fbfe 	bl	8011168 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 801096c:	68fb      	ldr	r3, [r7, #12]
 801096e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010972:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8010976:	68fb      	ldr	r3, [r7, #12]
 8010978:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 801097c:	68fb      	ldr	r3, [r7, #12]
 801097e:	2201      	movs	r2, #1
 8010980:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8010984:	68fb      	ldr	r3, [r7, #12]
 8010986:	2200      	movs	r2, #0
 8010988:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 801098c:	2303      	movs	r3, #3
 801098e:	e02c      	b.n	80109ea <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 8010990:	68fb      	ldr	r3, [r7, #12]
 8010992:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010996:	b29b      	uxth	r3, r3
 8010998:	2b00      	cmp	r3, #0
 801099a:	f47f af79 	bne.w	8010890 <HAL_SPI_Transmit+0x278>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 801099e:	693b      	ldr	r3, [r7, #16]
 80109a0:	9300      	str	r3, [sp, #0]
 80109a2:	683b      	ldr	r3, [r7, #0]
 80109a4:	2200      	movs	r2, #0
 80109a6:	2108      	movs	r1, #8
 80109a8:	68f8      	ldr	r0, [r7, #12]
 80109aa:	f000 fc7d 	bl	80112a8 <SPI_WaitOnFlagUntilTimeout>
 80109ae:	4603      	mov	r3, r0
 80109b0:	2b00      	cmp	r3, #0
 80109b2:	d007      	beq.n	80109c4 <HAL_SPI_Transmit+0x3ac>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80109b4:	68fb      	ldr	r3, [r7, #12]
 80109b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80109ba:	f043 0220 	orr.w	r2, r3, #32
 80109be:	68fb      	ldr	r3, [r7, #12]
 80109c0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 80109c4:	68f8      	ldr	r0, [r7, #12]
 80109c6:	f000 fbcf 	bl	8011168 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 80109ca:	68fb      	ldr	r3, [r7, #12]
 80109cc:	2201      	movs	r2, #1
 80109ce:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80109d2:	68fb      	ldr	r3, [r7, #12]
 80109d4:	2200      	movs	r2, #0
 80109d6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80109da:	68fb      	ldr	r3, [r7, #12]
 80109dc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80109e0:	2b00      	cmp	r3, #0
 80109e2:	d001      	beq.n	80109e8 <HAL_SPI_Transmit+0x3d0>
  {
    return HAL_ERROR;
 80109e4:	2301      	movs	r3, #1
 80109e6:	e000      	b.n	80109ea <HAL_SPI_Transmit+0x3d2>
  }
  else
  {
    return HAL_OK;
 80109e8:	2300      	movs	r3, #0
  }
}
 80109ea:	4618      	mov	r0, r3
 80109ec:	3718      	adds	r7, #24
 80109ee:	46bd      	mov	sp, r7
 80109f0:	bd80      	pop	{r7, pc}
 80109f2:	bf00      	nop

080109f4 <HAL_SPI_Transmit_DMA>:
  * @param  pData: pointer to data buffer
  * @param  Size : amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 80109f4:	b580      	push	{r7, lr}
 80109f6:	b084      	sub	sp, #16
 80109f8:	af00      	add	r7, sp, #0
 80109fa:	60f8      	str	r0, [r7, #12]
 80109fc:	60b9      	str	r1, [r7, #8]
 80109fe:	4613      	mov	r3, r2
 8010a00:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 8010a02:	68fb      	ldr	r3, [r7, #12]
 8010a04:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8010a08:	b2db      	uxtb	r3, r3
 8010a0a:	2b01      	cmp	r3, #1
 8010a0c:	d001      	beq.n	8010a12 <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 8010a0e:	2302      	movs	r3, #2
 8010a10:	e126      	b.n	8010c60 <HAL_SPI_Transmit_DMA+0x26c>
  }

  if ((pData == NULL) || (Size == 0UL))
 8010a12:	68bb      	ldr	r3, [r7, #8]
 8010a14:	2b00      	cmp	r3, #0
 8010a16:	d002      	beq.n	8010a1e <HAL_SPI_Transmit_DMA+0x2a>
 8010a18:	88fb      	ldrh	r3, [r7, #6]
 8010a1a:	2b00      	cmp	r3, #0
 8010a1c:	d101      	bne.n	8010a22 <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 8010a1e:	2301      	movs	r3, #1
 8010a20:	e11e      	b.n	8010c60 <HAL_SPI_Transmit_DMA+0x26c>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8010a22:	68fb      	ldr	r3, [r7, #12]
 8010a24:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8010a28:	2b01      	cmp	r3, #1
 8010a2a:	d101      	bne.n	8010a30 <HAL_SPI_Transmit_DMA+0x3c>
 8010a2c:	2302      	movs	r3, #2
 8010a2e:	e117      	b.n	8010c60 <HAL_SPI_Transmit_DMA+0x26c>
 8010a30:	68fb      	ldr	r3, [r7, #12]
 8010a32:	2201      	movs	r2, #1
 8010a34:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8010a38:	68fb      	ldr	r3, [r7, #12]
 8010a3a:	2203      	movs	r2, #3
 8010a3c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8010a40:	68fb      	ldr	r3, [r7, #12]
 8010a42:	2200      	movs	r2, #0
 8010a44:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8010a48:	68fb      	ldr	r3, [r7, #12]
 8010a4a:	68ba      	ldr	r2, [r7, #8]
 8010a4c:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 8010a4e:	68fb      	ldr	r3, [r7, #12]
 8010a50:	88fa      	ldrh	r2, [r7, #6]
 8010a52:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 8010a56:	68fb      	ldr	r3, [r7, #12]
 8010a58:	88fa      	ldrh	r2, [r7, #6]
 8010a5a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 8010a5e:	68fb      	ldr	r3, [r7, #12]
 8010a60:	2200      	movs	r2, #0
 8010a62:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->TxISR       = NULL;
 8010a64:	68fb      	ldr	r3, [r7, #12]
 8010a66:	2200      	movs	r2, #0
 8010a68:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 8010a6a:	68fb      	ldr	r3, [r7, #12]
 8010a6c:	2200      	movs	r2, #0
 8010a6e:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->RxXferSize  = (uint16_t)0UL;
 8010a70:	68fb      	ldr	r3, [r7, #12]
 8010a72:	2200      	movs	r2, #0
 8010a74:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t)0UL;
 8010a78:	68fb      	ldr	r3, [r7, #12]
 8010a7a:	2200      	movs	r2, #0
 8010a7c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8010a80:	68fb      	ldr	r3, [r7, #12]
 8010a82:	689b      	ldr	r3, [r3, #8]
 8010a84:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8010a88:	d108      	bne.n	8010a9c <HAL_SPI_Transmit_DMA+0xa8>
  {
    SPI_1LINE_TX(hspi);
 8010a8a:	68fb      	ldr	r3, [r7, #12]
 8010a8c:	681b      	ldr	r3, [r3, #0]
 8010a8e:	681a      	ldr	r2, [r3, #0]
 8010a90:	68fb      	ldr	r3, [r7, #12]
 8010a92:	681b      	ldr	r3, [r3, #0]
 8010a94:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8010a98:	601a      	str	r2, [r3, #0]
 8010a9a:	e009      	b.n	8010ab0 <HAL_SPI_Transmit_DMA+0xbc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 8010a9c:	68fb      	ldr	r3, [r7, #12]
 8010a9e:	681b      	ldr	r3, [r3, #0]
 8010aa0:	68db      	ldr	r3, [r3, #12]
 8010aa2:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 8010aa6:	68fb      	ldr	r3, [r7, #12]
 8010aa8:	681b      	ldr	r3, [r3, #0]
 8010aaa:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8010aae:	60da      	str	r2, [r3, #12]
  }

  /* Packing mode management is enabled by the DMA settings */
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))    || \
 8010ab0:	68fb      	ldr	r3, [r7, #12]
 8010ab2:	68db      	ldr	r3, [r3, #12]
 8010ab4:	2b0f      	cmp	r3, #15
 8010ab6:	d905      	bls.n	8010ac4 <HAL_SPI_Transmit_DMA+0xd0>
 8010ab8:	68fb      	ldr	r3, [r7, #12]
 8010aba:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8010abc:	699b      	ldr	r3, [r3, #24]
 8010abe:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8010ac2:	d10f      	bne.n	8010ae4 <HAL_SPI_Transmit_DMA+0xf0>
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 8010ac4:	68fb      	ldr	r3, [r7, #12]
 8010ac6:	68db      	ldr	r3, [r3, #12]
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))    || \
 8010ac8:	2b07      	cmp	r3, #7
 8010aca:	d911      	bls.n	8010af0 <HAL_SPI_Transmit_DMA+0xfc>
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 8010acc:	68fb      	ldr	r3, [r7, #12]
 8010ace:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8010ad0:	699b      	ldr	r3, [r3, #24]
 8010ad2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8010ad6:	d00b      	beq.n	8010af0 <HAL_SPI_Transmit_DMA+0xfc>
                                                     (hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))))
 8010ad8:	68fb      	ldr	r3, [r7, #12]
 8010ada:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8010adc:	699b      	ldr	r3, [r3, #24]
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 8010ade:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8010ae2:	d005      	beq.n	8010af0 <HAL_SPI_Transmit_DMA+0xfc>
  {
    /* Restriction the DMA data received is not allowed in this mode */
    __HAL_UNLOCK(hspi);
 8010ae4:	68fb      	ldr	r3, [r7, #12]
 8010ae6:	2200      	movs	r2, #0
 8010ae8:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
    return HAL_ERROR;
 8010aec:	2301      	movs	r3, #1
 8010aee:	e0b7      	b.n	8010c60 <HAL_SPI_Transmit_DMA+0x26c>
  }

  /* Adjust XferCount according to DMA alignment / Data size */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8010af0:	68fb      	ldr	r3, [r7, #12]
 8010af2:	68db      	ldr	r3, [r3, #12]
 8010af4:	2b07      	cmp	r3, #7
 8010af6:	d820      	bhi.n	8010b3a <HAL_SPI_Transmit_DMA+0x146>
  {
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8010af8:	68fb      	ldr	r3, [r7, #12]
 8010afa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8010afc:	699b      	ldr	r3, [r3, #24]
 8010afe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8010b02:	d109      	bne.n	8010b18 <HAL_SPI_Transmit_DMA+0x124>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 1UL) >> 1UL;
 8010b04:	68fb      	ldr	r3, [r7, #12]
 8010b06:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010b0a:	b29b      	uxth	r3, r3
 8010b0c:	3301      	adds	r3, #1
 8010b0e:	105b      	asrs	r3, r3, #1
 8010b10:	b29a      	uxth	r2, r3
 8010b12:	68fb      	ldr	r3, [r7, #12]
 8010b14:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
    }
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 8010b18:	68fb      	ldr	r3, [r7, #12]
 8010b1a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8010b1c:	699b      	ldr	r3, [r3, #24]
 8010b1e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8010b22:	d11e      	bne.n	8010b62 <HAL_SPI_Transmit_DMA+0x16e>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 3UL) >> 2UL;
 8010b24:	68fb      	ldr	r3, [r7, #12]
 8010b26:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010b2a:	b29b      	uxth	r3, r3
 8010b2c:	3303      	adds	r3, #3
 8010b2e:	109b      	asrs	r3, r3, #2
 8010b30:	b29a      	uxth	r2, r3
 8010b32:	68fb      	ldr	r3, [r7, #12]
 8010b34:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8010b38:	e013      	b.n	8010b62 <HAL_SPI_Transmit_DMA+0x16e>
    }
  }
  else if (hspi->Init.DataSize <= SPI_DATASIZE_16BIT)
 8010b3a:	68fb      	ldr	r3, [r7, #12]
 8010b3c:	68db      	ldr	r3, [r3, #12]
 8010b3e:	2b0f      	cmp	r3, #15
 8010b40:	d80f      	bhi.n	8010b62 <HAL_SPI_Transmit_DMA+0x16e>
  {
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 8010b42:	68fb      	ldr	r3, [r7, #12]
 8010b44:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8010b46:	699b      	ldr	r3, [r3, #24]
 8010b48:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8010b4c:	d109      	bne.n	8010b62 <HAL_SPI_Transmit_DMA+0x16e>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 1UL) >> 1UL;
 8010b4e:	68fb      	ldr	r3, [r7, #12]
 8010b50:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010b54:	b29b      	uxth	r3, r3
 8010b56:	3301      	adds	r3, #1
 8010b58:	105b      	asrs	r3, r3, #1
 8010b5a:	b29a      	uxth	r2, r3
 8010b5c:	68fb      	ldr	r3, [r7, #12]
 8010b5e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  {
    /* Adjustment done */
  }

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8010b62:	68fb      	ldr	r3, [r7, #12]
 8010b64:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8010b66:	4a40      	ldr	r2, [pc, #256]	@ (8010c68 <HAL_SPI_Transmit_DMA+0x274>)
 8010b68:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8010b6a:	68fb      	ldr	r3, [r7, #12]
 8010b6c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8010b6e:	4a3f      	ldr	r2, [pc, #252]	@ (8010c6c <HAL_SPI_Transmit_DMA+0x278>)
 8010b70:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8010b72:	68fb      	ldr	r3, [r7, #12]
 8010b74:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8010b76:	4a3e      	ldr	r2, [pc, #248]	@ (8010c70 <HAL_SPI_Transmit_DMA+0x27c>)
 8010b78:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8010b7a:	68fb      	ldr	r3, [r7, #12]
 8010b7c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8010b7e:	2200      	movs	r2, #0
 8010b80:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Clear TXDMAEN bit*/
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN);
 8010b82:	68fb      	ldr	r3, [r7, #12]
 8010b84:	681b      	ldr	r3, [r3, #0]
 8010b86:	689a      	ldr	r2, [r3, #8]
 8010b88:	68fb      	ldr	r3, [r7, #12]
 8010b8a:	681b      	ldr	r3, [r3, #0]
 8010b8c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8010b90:	609a      	str	r2, [r3, #8]

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->TXDR,
 8010b92:	68fb      	ldr	r3, [r7, #12]
 8010b94:	6f98      	ldr	r0, [r3, #120]	@ 0x78
 8010b96:	68fb      	ldr	r3, [r7, #12]
 8010b98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010b9a:	4619      	mov	r1, r3
 8010b9c:	68fb      	ldr	r3, [r7, #12]
 8010b9e:	681b      	ldr	r3, [r3, #0]
 8010ba0:	3320      	adds	r3, #32
 8010ba2:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8010ba4:	68fb      	ldr	r3, [r7, #12]
 8010ba6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010baa:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->TXDR,
 8010bac:	f7f6 fac6 	bl	800713c <HAL_DMA_Start_IT>
 8010bb0:	4603      	mov	r3, r0
 8010bb2:	2b00      	cmp	r3, #0
 8010bb4:	d011      	beq.n	8010bda <HAL_SPI_Transmit_DMA+0x1e6>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8010bb6:	68fb      	ldr	r3, [r7, #12]
 8010bb8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010bbc:	f043 0210 	orr.w	r2, r3, #16
 8010bc0:	68fb      	ldr	r3, [r7, #12]
 8010bc2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    hspi->State = HAL_SPI_STATE_READY;
 8010bc6:	68fb      	ldr	r3, [r7, #12]
 8010bc8:	2201      	movs	r2, #1
 8010bca:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

    /* Unlock the process */
    __HAL_UNLOCK(hspi);
 8010bce:	68fb      	ldr	r3, [r7, #12]
 8010bd0:	2200      	movs	r2, #0
 8010bd2:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    return HAL_ERROR;
 8010bd6:	2301      	movs	r3, #1
 8010bd8:	e042      	b.n	8010c60 <HAL_SPI_Transmit_DMA+0x26c>
  }

  /* Set the number of data at current transfer */
  if (hspi->hdmatx->Init.Mode == DMA_CIRCULAR)
 8010bda:	68fb      	ldr	r3, [r7, #12]
 8010bdc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8010bde:	69db      	ldr	r3, [r3, #28]
 8010be0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010be4:	d108      	bne.n	8010bf8 <HAL_SPI_Transmit_DMA+0x204>
  {
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, 0UL);
 8010be6:	68fb      	ldr	r3, [r7, #12]
 8010be8:	681b      	ldr	r3, [r3, #0]
 8010bea:	6859      	ldr	r1, [r3, #4]
 8010bec:	68fb      	ldr	r3, [r7, #12]
 8010bee:	681a      	ldr	r2, [r3, #0]
 8010bf0:	4b20      	ldr	r3, [pc, #128]	@ (8010c74 <HAL_SPI_Transmit_DMA+0x280>)
 8010bf2:	400b      	ands	r3, r1
 8010bf4:	6053      	str	r3, [r2, #4]
 8010bf6:	e009      	b.n	8010c0c <HAL_SPI_Transmit_DMA+0x218>
  }
  else
  {
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8010bf8:	68fb      	ldr	r3, [r7, #12]
 8010bfa:	681b      	ldr	r3, [r3, #0]
 8010bfc:	685a      	ldr	r2, [r3, #4]
 8010bfe:	4b1d      	ldr	r3, [pc, #116]	@ (8010c74 <HAL_SPI_Transmit_DMA+0x280>)
 8010c00:	4013      	ands	r3, r2
 8010c02:	88f9      	ldrh	r1, [r7, #6]
 8010c04:	68fa      	ldr	r2, [r7, #12]
 8010c06:	6812      	ldr	r2, [r2, #0]
 8010c08:	430b      	orrs	r3, r1
 8010c0a:	6053      	str	r3, [r2, #4]
  }

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN);
 8010c0c:	68fb      	ldr	r3, [r7, #12]
 8010c0e:	681b      	ldr	r3, [r3, #0]
 8010c10:	689a      	ldr	r2, [r3, #8]
 8010c12:	68fb      	ldr	r3, [r7, #12]
 8010c14:	681b      	ldr	r3, [r3, #0]
 8010c16:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8010c1a:	609a      	str	r2, [r3, #8]

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_UDR | SPI_IT_FRE | SPI_IT_MODF));
 8010c1c:	68fb      	ldr	r3, [r7, #12]
 8010c1e:	681b      	ldr	r3, [r3, #0]
 8010c20:	691a      	ldr	r2, [r3, #16]
 8010c22:	68fb      	ldr	r3, [r7, #12]
 8010c24:	681b      	ldr	r3, [r3, #0]
 8010c26:	f442 7248 	orr.w	r2, r2, #800	@ 0x320
 8010c2a:	611a      	str	r2, [r3, #16]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8010c2c:	68fb      	ldr	r3, [r7, #12]
 8010c2e:	681b      	ldr	r3, [r3, #0]
 8010c30:	681a      	ldr	r2, [r3, #0]
 8010c32:	68fb      	ldr	r3, [r7, #12]
 8010c34:	681b      	ldr	r3, [r3, #0]
 8010c36:	f042 0201 	orr.w	r2, r2, #1
 8010c3a:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8010c3c:	68fb      	ldr	r3, [r7, #12]
 8010c3e:	685b      	ldr	r3, [r3, #4]
 8010c40:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8010c44:	d107      	bne.n	8010c56 <HAL_SPI_Transmit_DMA+0x262>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8010c46:	68fb      	ldr	r3, [r7, #12]
 8010c48:	681b      	ldr	r3, [r3, #0]
 8010c4a:	681a      	ldr	r2, [r3, #0]
 8010c4c:	68fb      	ldr	r3, [r7, #12]
 8010c4e:	681b      	ldr	r3, [r3, #0]
 8010c50:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8010c54:	601a      	str	r2, [r3, #0]
  }

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8010c56:	68fb      	ldr	r3, [r7, #12]
 8010c58:	2200      	movs	r2, #0
 8010c5a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 8010c5e:	2300      	movs	r3, #0
}
 8010c60:	4618      	mov	r0, r3
 8010c62:	3710      	adds	r7, #16
 8010c64:	46bd      	mov	sp, r7
 8010c66:	bd80      	pop	{r7, pc}
 8010c68:	080110d3 	.word	0x080110d3
 8010c6c:	0801108d 	.word	0x0801108d
 8010c70:	080110ef 	.word	0x080110ef
 8010c74:	ffff0000 	.word	0xffff0000

08010c78 <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8010c78:	b580      	push	{r7, lr}
 8010c7a:	b08a      	sub	sp, #40	@ 0x28
 8010c7c:	af00      	add	r7, sp, #0
 8010c7e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 8010c80:	687b      	ldr	r3, [r7, #4]
 8010c82:	681b      	ldr	r3, [r3, #0]
 8010c84:	691b      	ldr	r3, [r3, #16]
 8010c86:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 8010c88:	687b      	ldr	r3, [r7, #4]
 8010c8a:	681b      	ldr	r3, [r3, #0]
 8010c8c:	695b      	ldr	r3, [r3, #20]
 8010c8e:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 8010c90:	6a3a      	ldr	r2, [r7, #32]
 8010c92:	69fb      	ldr	r3, [r7, #28]
 8010c94:	4013      	ands	r3, r2
 8010c96:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 8010c98:	687b      	ldr	r3, [r7, #4]
 8010c9a:	681b      	ldr	r3, [r3, #0]
 8010c9c:	689b      	ldr	r3, [r3, #8]
 8010c9e:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 8010ca0:	2300      	movs	r3, #0
 8010ca2:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 8010ca4:	687b      	ldr	r3, [r7, #4]
 8010ca6:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8010caa:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8010cac:	687b      	ldr	r3, [r7, #4]
 8010cae:	681b      	ldr	r3, [r3, #0]
 8010cb0:	3330      	adds	r3, #48	@ 0x30
 8010cb2:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */

  /* SPI in SUSPEND mode  ----------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 8010cb4:	69fb      	ldr	r3, [r7, #28]
 8010cb6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8010cba:	2b00      	cmp	r3, #0
 8010cbc:	d010      	beq.n	8010ce0 <HAL_SPI_IRQHandler+0x68>
 8010cbe:	6a3b      	ldr	r3, [r7, #32]
 8010cc0:	f003 0308 	and.w	r3, r3, #8
 8010cc4:	2b00      	cmp	r3, #0
 8010cc6:	d00b      	beq.n	8010ce0 <HAL_SPI_IRQHandler+0x68>
  {
    /* Clear the Suspend flag */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8010cc8:	687b      	ldr	r3, [r7, #4]
 8010cca:	681b      	ldr	r3, [r3, #0]
 8010ccc:	699a      	ldr	r2, [r3, #24]
 8010cce:	687b      	ldr	r3, [r7, #4]
 8010cd0:	681b      	ldr	r3, [r3, #0]
 8010cd2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8010cd6:	619a      	str	r2, [r3, #24]

    /* Suspend on going, Call the Suspend callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->SuspendCallback(hspi);
#else
    HAL_SPI_SuspendCallback(hspi);
 8010cd8:	6878      	ldr	r0, [r7, #4]
 8010cda:	f000 f9cd 	bl	8011078 <HAL_SPI_SuspendCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    return;
 8010cde:	e192      	b.n	8011006 <HAL_SPI_IRQHandler+0x38e>
  }

  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 8010ce0:	69bb      	ldr	r3, [r7, #24]
 8010ce2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010ce6:	2b00      	cmp	r3, #0
 8010ce8:	d113      	bne.n	8010d12 <HAL_SPI_IRQHandler+0x9a>
 8010cea:	69bb      	ldr	r3, [r7, #24]
 8010cec:	f003 0320 	and.w	r3, r3, #32
 8010cf0:	2b00      	cmp	r3, #0
 8010cf2:	d10e      	bne.n	8010d12 <HAL_SPI_IRQHandler+0x9a>
      HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 8010cf4:	69bb      	ldr	r3, [r7, #24]
 8010cf6:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 8010cfa:	2b00      	cmp	r3, #0
 8010cfc:	d009      	beq.n	8010d12 <HAL_SPI_IRQHandler+0x9a>
  {
    hspi->TxISR(hspi);
 8010cfe:	687b      	ldr	r3, [r7, #4]
 8010d00:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010d02:	6878      	ldr	r0, [r7, #4]
 8010d04:	4798      	blx	r3
    hspi->RxISR(hspi);
 8010d06:	687b      	ldr	r3, [r7, #4]
 8010d08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8010d0a:	6878      	ldr	r0, [r7, #4]
 8010d0c:	4798      	blx	r3
    handled = 1UL;
 8010d0e:	2301      	movs	r3, #1
 8010d10:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 8010d12:	69bb      	ldr	r3, [r7, #24]
 8010d14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010d18:	2b00      	cmp	r3, #0
 8010d1a:	d10f      	bne.n	8010d3c <HAL_SPI_IRQHandler+0xc4>
 8010d1c:	69bb      	ldr	r3, [r7, #24]
 8010d1e:	f003 0301 	and.w	r3, r3, #1
 8010d22:	2b00      	cmp	r3, #0
 8010d24:	d00a      	beq.n	8010d3c <HAL_SPI_IRQHandler+0xc4>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8010d26:	69bb      	ldr	r3, [r7, #24]
 8010d28:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 8010d2c:	2b00      	cmp	r3, #0
 8010d2e:	d105      	bne.n	8010d3c <HAL_SPI_IRQHandler+0xc4>
  {
    hspi->RxISR(hspi);
 8010d30:	687b      	ldr	r3, [r7, #4]
 8010d32:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8010d34:	6878      	ldr	r0, [r7, #4]
 8010d36:	4798      	blx	r3
    handled = 1UL;
 8010d38:	2301      	movs	r3, #1
 8010d3a:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 8010d3c:	69bb      	ldr	r3, [r7, #24]
 8010d3e:	f003 0320 	and.w	r3, r3, #32
 8010d42:	2b00      	cmp	r3, #0
 8010d44:	d10f      	bne.n	8010d66 <HAL_SPI_IRQHandler+0xee>
 8010d46:	69bb      	ldr	r3, [r7, #24]
 8010d48:	f003 0302 	and.w	r3, r3, #2
 8010d4c:	2b00      	cmp	r3, #0
 8010d4e:	d00a      	beq.n	8010d66 <HAL_SPI_IRQHandler+0xee>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8010d50:	69bb      	ldr	r3, [r7, #24]
 8010d52:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 8010d56:	2b00      	cmp	r3, #0
 8010d58:	d105      	bne.n	8010d66 <HAL_SPI_IRQHandler+0xee>
  {
    hspi->TxISR(hspi);
 8010d5a:	687b      	ldr	r3, [r7, #4]
 8010d5c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010d5e:	6878      	ldr	r0, [r7, #4]
 8010d60:	4798      	blx	r3
    handled = 1UL;
 8010d62:	2301      	movs	r3, #1
 8010d64:	627b      	str	r3, [r7, #36]	@ 0x24
  {
    __HAL_SPI_CLEAR_TSERFFLAG(hspi);
  }
#endif /* USE_SPI_RELOAD_TRANSFER */

  if (handled != 0UL)
 8010d66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010d68:	2b00      	cmp	r3, #0
 8010d6a:	f040 8147 	bne.w	8010ffc <HAL_SPI_IRQHandler+0x384>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 8010d6e:	69bb      	ldr	r3, [r7, #24]
 8010d70:	f003 0308 	and.w	r3, r3, #8
 8010d74:	2b00      	cmp	r3, #0
 8010d76:	f000 808b 	beq.w	8010e90 <HAL_SPI_IRQHandler+0x218>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8010d7a:	687b      	ldr	r3, [r7, #4]
 8010d7c:	681b      	ldr	r3, [r3, #0]
 8010d7e:	699a      	ldr	r2, [r3, #24]
 8010d80:	687b      	ldr	r3, [r7, #4]
 8010d82:	681b      	ldr	r3, [r3, #0]
 8010d84:	f042 0208 	orr.w	r2, r2, #8
 8010d88:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8010d8a:	687b      	ldr	r3, [r7, #4]
 8010d8c:	681b      	ldr	r3, [r3, #0]
 8010d8e:	699a      	ldr	r2, [r3, #24]
 8010d90:	687b      	ldr	r3, [r7, #4]
 8010d92:	681b      	ldr	r3, [r3, #0]
 8010d94:	f042 0210 	orr.w	r2, r2, #16
 8010d98:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8010d9a:	687b      	ldr	r3, [r7, #4]
 8010d9c:	681b      	ldr	r3, [r3, #0]
 8010d9e:	699a      	ldr	r2, [r3, #24]
 8010da0:	687b      	ldr	r3, [r7, #4]
 8010da2:	681b      	ldr	r3, [r3, #0]
 8010da4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8010da8:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 8010daa:	687b      	ldr	r3, [r7, #4]
 8010dac:	681b      	ldr	r3, [r3, #0]
 8010dae:	691a      	ldr	r2, [r3, #16]
 8010db0:	687b      	ldr	r3, [r7, #4]
 8010db2:	681b      	ldr	r3, [r3, #0]
 8010db4:	f022 0208 	bic.w	r2, r2, #8
 8010db8:	611a      	str	r2, [r3, #16]

    /* For the IT based receive extra polling maybe required for last packet */
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 8010dba:	687b      	ldr	r3, [r7, #4]
 8010dbc:	681b      	ldr	r3, [r3, #0]
 8010dbe:	689b      	ldr	r3, [r3, #8]
 8010dc0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8010dc4:	2b00      	cmp	r3, #0
 8010dc6:	d13d      	bne.n	8010e44 <HAL_SPI_IRQHandler+0x1cc>
    {
      /* Pooling remaining data */
      while (hspi->RxXferCount != 0UL)
 8010dc8:	e036      	b.n	8010e38 <HAL_SPI_IRQHandler+0x1c0>
      {
        /* Receive data in 32 Bit mode */
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8010dca:	687b      	ldr	r3, [r7, #4]
 8010dcc:	68db      	ldr	r3, [r3, #12]
 8010dce:	2b0f      	cmp	r3, #15
 8010dd0:	d90b      	bls.n	8010dea <HAL_SPI_IRQHandler+0x172>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8010dd2:	687b      	ldr	r3, [r7, #4]
 8010dd4:	681a      	ldr	r2, [r3, #0]
 8010dd6:	687b      	ldr	r3, [r7, #4]
 8010dd8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8010dda:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8010ddc:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8010dde:	687b      	ldr	r3, [r7, #4]
 8010de0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8010de2:	1d1a      	adds	r2, r3, #4
 8010de4:	687b      	ldr	r3, [r7, #4]
 8010de6:	665a      	str	r2, [r3, #100]	@ 0x64
 8010de8:	e01d      	b.n	8010e26 <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 16 Bit mode */
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8010dea:	687b      	ldr	r3, [r7, #4]
 8010dec:	68db      	ldr	r3, [r3, #12]
 8010dee:	2b07      	cmp	r3, #7
 8010df0:	d90b      	bls.n	8010e0a <HAL_SPI_IRQHandler+0x192>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8010df2:	687b      	ldr	r3, [r7, #4]
 8010df4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8010df6:	68fa      	ldr	r2, [r7, #12]
 8010df8:	8812      	ldrh	r2, [r2, #0]
 8010dfa:	b292      	uxth	r2, r2
 8010dfc:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8010dfe:	687b      	ldr	r3, [r7, #4]
 8010e00:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8010e02:	1c9a      	adds	r2, r3, #2
 8010e04:	687b      	ldr	r3, [r7, #4]
 8010e06:	665a      	str	r2, [r3, #100]	@ 0x64
 8010e08:	e00d      	b.n	8010e26 <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 8 Bit mode */
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8010e0a:	687b      	ldr	r3, [r7, #4]
 8010e0c:	681b      	ldr	r3, [r3, #0]
 8010e0e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8010e12:	687b      	ldr	r3, [r7, #4]
 8010e14:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8010e16:	7812      	ldrb	r2, [r2, #0]
 8010e18:	b2d2      	uxtb	r2, r2
 8010e1a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8010e1c:	687b      	ldr	r3, [r7, #4]
 8010e1e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8010e20:	1c5a      	adds	r2, r3, #1
 8010e22:	687b      	ldr	r3, [r7, #4]
 8010e24:	665a      	str	r2, [r3, #100]	@ 0x64
        }

        hspi->RxXferCount--;
 8010e26:	687b      	ldr	r3, [r7, #4]
 8010e28:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8010e2c:	b29b      	uxth	r3, r3
 8010e2e:	3b01      	subs	r3, #1
 8010e30:	b29a      	uxth	r2, r3
 8010e32:	687b      	ldr	r3, [r7, #4]
 8010e34:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      while (hspi->RxXferCount != 0UL)
 8010e38:	687b      	ldr	r3, [r7, #4]
 8010e3a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8010e3e:	b29b      	uxth	r3, r3
 8010e40:	2b00      	cmp	r3, #0
 8010e42:	d1c2      	bne.n	8010dca <HAL_SPI_IRQHandler+0x152>
      }
    }

    /* Call SPI Standard close procedure */
    SPI_CloseTransfer(hspi);
 8010e44:	6878      	ldr	r0, [r7, #4]
 8010e46:	f000 f98f 	bl	8011168 <SPI_CloseTransfer>

    hspi->State = HAL_SPI_STATE_READY;
 8010e4a:	687b      	ldr	r3, [r7, #4]
 8010e4c:	2201      	movs	r2, #1
 8010e4e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8010e52:	687b      	ldr	r3, [r7, #4]
 8010e54:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010e58:	2b00      	cmp	r3, #0
 8010e5a:	d003      	beq.n	8010e64 <HAL_SPI_IRQHandler+0x1ec>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8010e5c:	6878      	ldr	r0, [r7, #4]
 8010e5e:	f000 f901 	bl	8011064 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8010e62:	e0d0      	b.n	8011006 <HAL_SPI_IRQHandler+0x38e>
    {
      hspi->TxCpltCallback(hspi);
    }
#else
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 8010e64:	7cfb      	ldrb	r3, [r7, #19]
 8010e66:	2b05      	cmp	r3, #5
 8010e68:	d103      	bne.n	8010e72 <HAL_SPI_IRQHandler+0x1fa>
    {
      HAL_SPI_TxRxCpltCallback(hspi);
 8010e6a:	6878      	ldr	r0, [r7, #4]
 8010e6c:	f000 f8e6 	bl	801103c <HAL_SPI_TxRxCpltCallback>
    else
    {
      /* End of the appropriate call */
    }

    return;
 8010e70:	e0c6      	b.n	8011000 <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 8010e72:	7cfb      	ldrb	r3, [r7, #19]
 8010e74:	2b04      	cmp	r3, #4
 8010e76:	d103      	bne.n	8010e80 <HAL_SPI_IRQHandler+0x208>
      HAL_SPI_RxCpltCallback(hspi);
 8010e78:	6878      	ldr	r0, [r7, #4]
 8010e7a:	f000 f8d5 	bl	8011028 <HAL_SPI_RxCpltCallback>
    return;
 8010e7e:	e0bf      	b.n	8011000 <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 8010e80:	7cfb      	ldrb	r3, [r7, #19]
 8010e82:	2b03      	cmp	r3, #3
 8010e84:	f040 80bc 	bne.w	8011000 <HAL_SPI_IRQHandler+0x388>
      HAL_SPI_TxCpltCallback(hspi);
 8010e88:	6878      	ldr	r0, [r7, #4]
 8010e8a:	f000 f8c3 	bl	8011014 <HAL_SPI_TxCpltCallback>
    return;
 8010e8e:	e0b7      	b.n	8011000 <HAL_SPI_IRQHandler+0x388>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 8010e90:	69bb      	ldr	r3, [r7, #24]
 8010e92:	f403 7358 	and.w	r3, r3, #864	@ 0x360
 8010e96:	2b00      	cmp	r3, #0
 8010e98:	f000 80b5 	beq.w	8011006 <HAL_SPI_IRQHandler+0x38e>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 8010e9c:	69bb      	ldr	r3, [r7, #24]
 8010e9e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010ea2:	2b00      	cmp	r3, #0
 8010ea4:	d00f      	beq.n	8010ec6 <HAL_SPI_IRQHandler+0x24e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8010ea6:	687b      	ldr	r3, [r7, #4]
 8010ea8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010eac:	f043 0204 	orr.w	r2, r3, #4
 8010eb0:	687b      	ldr	r3, [r7, #4]
 8010eb2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8010eb6:	687b      	ldr	r3, [r7, #4]
 8010eb8:	681b      	ldr	r3, [r3, #0]
 8010eba:	699a      	ldr	r2, [r3, #24]
 8010ebc:	687b      	ldr	r3, [r7, #4]
 8010ebe:	681b      	ldr	r3, [r3, #0]
 8010ec0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8010ec4:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 8010ec6:	69bb      	ldr	r3, [r7, #24]
 8010ec8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8010ecc:	2b00      	cmp	r3, #0
 8010ece:	d00f      	beq.n	8010ef0 <HAL_SPI_IRQHandler+0x278>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8010ed0:	687b      	ldr	r3, [r7, #4]
 8010ed2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010ed6:	f043 0201 	orr.w	r2, r3, #1
 8010eda:	687b      	ldr	r3, [r7, #4]
 8010edc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8010ee0:	687b      	ldr	r3, [r7, #4]
 8010ee2:	681b      	ldr	r3, [r3, #0]
 8010ee4:	699a      	ldr	r2, [r3, #24]
 8010ee6:	687b      	ldr	r3, [r7, #4]
 8010ee8:	681b      	ldr	r3, [r3, #0]
 8010eea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8010eee:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 8010ef0:	69bb      	ldr	r3, [r7, #24]
 8010ef2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010ef6:	2b00      	cmp	r3, #0
 8010ef8:	d00f      	beq.n	8010f1a <HAL_SPI_IRQHandler+0x2a2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8010efa:	687b      	ldr	r3, [r7, #4]
 8010efc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010f00:	f043 0208 	orr.w	r2, r3, #8
 8010f04:	687b      	ldr	r3, [r7, #4]
 8010f06:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8010f0a:	687b      	ldr	r3, [r7, #4]
 8010f0c:	681b      	ldr	r3, [r3, #0]
 8010f0e:	699a      	ldr	r2, [r3, #24]
 8010f10:	687b      	ldr	r3, [r7, #4]
 8010f12:	681b      	ldr	r3, [r3, #0]
 8010f14:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8010f18:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 8010f1a:	69bb      	ldr	r3, [r7, #24]
 8010f1c:	f003 0320 	and.w	r3, r3, #32
 8010f20:	2b00      	cmp	r3, #0
 8010f22:	d00f      	beq.n	8010f44 <HAL_SPI_IRQHandler+0x2cc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8010f24:	687b      	ldr	r3, [r7, #4]
 8010f26:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010f2a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8010f2e:	687b      	ldr	r3, [r7, #4]
 8010f30:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8010f34:	687b      	ldr	r3, [r7, #4]
 8010f36:	681b      	ldr	r3, [r3, #0]
 8010f38:	699a      	ldr	r2, [r3, #24]
 8010f3a:	687b      	ldr	r3, [r7, #4]
 8010f3c:	681b      	ldr	r3, [r3, #0]
 8010f3e:	f042 0220 	orr.w	r2, r2, #32
 8010f42:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8010f44:	687b      	ldr	r3, [r7, #4]
 8010f46:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010f4a:	2b00      	cmp	r3, #0
 8010f4c:	d05a      	beq.n	8011004 <HAL_SPI_IRQHandler+0x38c>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 8010f4e:	687b      	ldr	r3, [r7, #4]
 8010f50:	681b      	ldr	r3, [r3, #0]
 8010f52:	681a      	ldr	r2, [r3, #0]
 8010f54:	687b      	ldr	r3, [r7, #4]
 8010f56:	681b      	ldr	r3, [r3, #0]
 8010f58:	f022 0201 	bic.w	r2, r2, #1
 8010f5c:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 8010f5e:	687b      	ldr	r3, [r7, #4]
 8010f60:	681b      	ldr	r3, [r3, #0]
 8010f62:	6919      	ldr	r1, [r3, #16]
 8010f64:	687b      	ldr	r3, [r7, #4]
 8010f66:	681a      	ldr	r2, [r3, #0]
 8010f68:	4b28      	ldr	r3, [pc, #160]	@ (801100c <HAL_SPI_IRQHandler+0x394>)
 8010f6a:	400b      	ands	r3, r1
 8010f6c:	6113      	str	r3, [r2, #16]
                                  SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR));

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 8010f6e:	697b      	ldr	r3, [r7, #20]
 8010f70:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8010f74:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8010f78:	d138      	bne.n	8010fec <HAL_SPI_IRQHandler+0x374>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8010f7a:	687b      	ldr	r3, [r7, #4]
 8010f7c:	681b      	ldr	r3, [r3, #0]
 8010f7e:	689a      	ldr	r2, [r3, #8]
 8010f80:	687b      	ldr	r3, [r7, #4]
 8010f82:	681b      	ldr	r3, [r3, #0]
 8010f84:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8010f88:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8010f8a:	687b      	ldr	r3, [r7, #4]
 8010f8c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8010f8e:	2b00      	cmp	r3, #0
 8010f90:	d013      	beq.n	8010fba <HAL_SPI_IRQHandler+0x342>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8010f92:	687b      	ldr	r3, [r7, #4]
 8010f94:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8010f96:	4a1e      	ldr	r2, [pc, #120]	@ (8011010 <HAL_SPI_IRQHandler+0x398>)
 8010f98:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8010f9a:	687b      	ldr	r3, [r7, #4]
 8010f9c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8010f9e:	4618      	mov	r0, r3
 8010fa0:	f7f6 fe54 	bl	8007c4c <HAL_DMA_Abort_IT>
 8010fa4:	4603      	mov	r3, r0
 8010fa6:	2b00      	cmp	r3, #0
 8010fa8:	d007      	beq.n	8010fba <HAL_SPI_IRQHandler+0x342>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8010faa:	687b      	ldr	r3, [r7, #4]
 8010fac:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010fb0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8010fb4:	687b      	ldr	r3, [r7, #4]
 8010fb6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8010fba:	687b      	ldr	r3, [r7, #4]
 8010fbc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8010fbe:	2b00      	cmp	r3, #0
 8010fc0:	d020      	beq.n	8011004 <HAL_SPI_IRQHandler+0x38c>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8010fc2:	687b      	ldr	r3, [r7, #4]
 8010fc4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8010fc6:	4a12      	ldr	r2, [pc, #72]	@ (8011010 <HAL_SPI_IRQHandler+0x398>)
 8010fc8:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8010fca:	687b      	ldr	r3, [r7, #4]
 8010fcc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8010fce:	4618      	mov	r0, r3
 8010fd0:	f7f6 fe3c 	bl	8007c4c <HAL_DMA_Abort_IT>
 8010fd4:	4603      	mov	r3, r0
 8010fd6:	2b00      	cmp	r3, #0
 8010fd8:	d014      	beq.n	8011004 <HAL_SPI_IRQHandler+0x38c>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8010fda:	687b      	ldr	r3, [r7, #4]
 8010fdc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010fe0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8010fe4:	687b      	ldr	r3, [r7, #4]
 8010fe6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8010fea:	e00b      	b.n	8011004 <HAL_SPI_IRQHandler+0x38c>
        hspi->State = HAL_SPI_STATE_READY;
 8010fec:	687b      	ldr	r3, [r7, #4]
 8010fee:	2201      	movs	r2, #1
 8010ff0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
        HAL_SPI_ErrorCallback(hspi);
 8010ff4:	6878      	ldr	r0, [r7, #4]
 8010ff6:	f000 f835 	bl	8011064 <HAL_SPI_ErrorCallback>
    return;
 8010ffa:	e003      	b.n	8011004 <HAL_SPI_IRQHandler+0x38c>
    return;
 8010ffc:	bf00      	nop
 8010ffe:	e002      	b.n	8011006 <HAL_SPI_IRQHandler+0x38e>
    return;
 8011000:	bf00      	nop
 8011002:	e000      	b.n	8011006 <HAL_SPI_IRQHandler+0x38e>
    return;
 8011004:	bf00      	nop
  }
}
 8011006:	3728      	adds	r7, #40	@ 0x28
 8011008:	46bd      	mov	sp, r7
 801100a:	bd80      	pop	{r7, pc}
 801100c:	fffffc94 	.word	0xfffffc94
 8011010:	08011135 	.word	0x08011135

08011014 <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8011014:	b480      	push	{r7}
 8011016:	b083      	sub	sp, #12
 8011018:	af00      	add	r7, sp, #0
 801101a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 801101c:	bf00      	nop
 801101e:	370c      	adds	r7, #12
 8011020:	46bd      	mov	sp, r7
 8011022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011026:	4770      	bx	lr

08011028 <HAL_SPI_RxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8011028:	b480      	push	{r7}
 801102a:	b083      	sub	sp, #12
 801102c:	af00      	add	r7, sp, #0
 801102e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8011030:	bf00      	nop
 8011032:	370c      	adds	r7, #12
 8011034:	46bd      	mov	sp, r7
 8011036:	f85d 7b04 	ldr.w	r7, [sp], #4
 801103a:	4770      	bx	lr

0801103c <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 801103c:	b480      	push	{r7}
 801103e:	b083      	sub	sp, #12
 8011040:	af00      	add	r7, sp, #0
 8011042:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8011044:	bf00      	nop
 8011046:	370c      	adds	r7, #12
 8011048:	46bd      	mov	sp, r7
 801104a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801104e:	4770      	bx	lr

08011050 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8011050:	b480      	push	{r7}
 8011052:	b083      	sub	sp, #12
 8011054:	af00      	add	r7, sp, #0
 8011056:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8011058:	bf00      	nop
 801105a:	370c      	adds	r7, #12
 801105c:	46bd      	mov	sp, r7
 801105e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011062:	4770      	bx	lr

08011064 <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8011064:	b480      	push	{r7}
 8011066:	b083      	sub	sp, #12
 8011068:	af00      	add	r7, sp, #0
 801106a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 801106c:	bf00      	nop
 801106e:	370c      	adds	r7, #12
 8011070:	46bd      	mov	sp, r7
 8011072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011076:	4770      	bx	lr

08011078 <HAL_SPI_SuspendCallback>:
  * @brief  SPI Suspend callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_SuspendCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8011078:	b480      	push	{r7}
 801107a:	b083      	sub	sp, #12
 801107c:	af00      	add	r7, sp, #0
 801107e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_SuspendCallback can be implemented in the user file.
   */
}
 8011080:	bf00      	nop
 8011082:	370c      	adds	r7, #12
 8011084:	46bd      	mov	sp, r7
 8011086:	f85d 7b04 	ldr.w	r7, [sp], #4
 801108a:	4770      	bx	lr

0801108c <SPI_DMATransmitCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 801108c:	b580      	push	{r7, lr}
 801108e:	b084      	sub	sp, #16
 8011090:	af00      	add	r7, sp, #0
 8011092:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8011094:	687b      	ldr	r3, [r7, #4]
 8011096:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011098:	60fb      	str	r3, [r7, #12]

  if (hspi->State != HAL_SPI_STATE_ABORT)
 801109a:	68fb      	ldr	r3, [r7, #12]
 801109c:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80110a0:	b2db      	uxtb	r3, r3
 80110a2:	2b07      	cmp	r3, #7
 80110a4:	d011      	beq.n	80110ca <SPI_DMATransmitCplt+0x3e>
  {
    if (hspi->hdmatx->Init.Mode == DMA_CIRCULAR)
 80110a6:	68fb      	ldr	r3, [r7, #12]
 80110a8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80110aa:	69db      	ldr	r3, [r3, #28]
 80110ac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80110b0:	d103      	bne.n	80110ba <SPI_DMATransmitCplt+0x2e>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->TxCpltCallback(hspi);
#else
      HAL_SPI_TxCpltCallback(hspi);
 80110b2:	68f8      	ldr	r0, [r7, #12]
 80110b4:	f7ff ffae 	bl	8011014 <HAL_SPI_TxCpltCallback>
    {
      /* Enable EOT interrupt */
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
    }
  }
}
 80110b8:	e007      	b.n	80110ca <SPI_DMATransmitCplt+0x3e>
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
 80110ba:	68fb      	ldr	r3, [r7, #12]
 80110bc:	681b      	ldr	r3, [r3, #0]
 80110be:	691a      	ldr	r2, [r3, #16]
 80110c0:	68fb      	ldr	r3, [r7, #12]
 80110c2:	681b      	ldr	r3, [r3, #0]
 80110c4:	f042 0208 	orr.w	r2, r2, #8
 80110c8:	611a      	str	r2, [r3, #16]
}
 80110ca:	bf00      	nop
 80110cc:	3710      	adds	r7, #16
 80110ce:	46bd      	mov	sp, r7
 80110d0:	bd80      	pop	{r7, pc}

080110d2 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma) /* Derogation MISRAC2012-Rule-8.13 */
{
 80110d2:	b580      	push	{r7, lr}
 80110d4:	b084      	sub	sp, #16
 80110d6:	af00      	add	r7, sp, #0
 80110d8:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)
 80110da:	687b      	ldr	r3, [r7, #4]
 80110dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80110de:	60fb      	str	r3, [r7, #12]
                            ((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-8.13 */

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 80110e0:	68f8      	ldr	r0, [r7, #12]
 80110e2:	f7ff ffb5 	bl	8011050 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80110e6:	bf00      	nop
 80110e8:	3710      	adds	r7, #16
 80110ea:	46bd      	mov	sp, r7
 80110ec:	bd80      	pop	{r7, pc}

080110ee <SPI_DMAError>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 80110ee:	b580      	push	{r7, lr}
 80110f0:	b084      	sub	sp, #16
 80110f2:	af00      	add	r7, sp, #0
 80110f4:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80110f6:	687b      	ldr	r3, [r7, #4]
 80110f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80110fa:	60fb      	str	r3, [r7, #12]

  /* if DMA error is FIFO error ignore it */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 80110fc:	6878      	ldr	r0, [r7, #4]
 80110fe:	f7f7 ff23 	bl	8008f48 <HAL_DMA_GetError>
 8011102:	4603      	mov	r3, r0
 8011104:	2b02      	cmp	r3, #2
 8011106:	d011      	beq.n	801112c <SPI_DMAError+0x3e>
  {
    /* Call SPI standard close procedure */
    SPI_CloseTransfer(hspi);
 8011108:	68f8      	ldr	r0, [r7, #12]
 801110a:	f000 f82d 	bl	8011168 <SPI_CloseTransfer>

    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 801110e:	68fb      	ldr	r3, [r7, #12]
 8011110:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8011114:	f043 0210 	orr.w	r2, r3, #16
 8011118:	68fb      	ldr	r3, [r7, #12]
 801111a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    hspi->State = HAL_SPI_STATE_READY;
 801111e:	68fb      	ldr	r3, [r7, #12]
 8011120:	2201      	movs	r2, #1
 8011122:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 8011126:	68f8      	ldr	r0, [r7, #12]
 8011128:	f7ff ff9c 	bl	8011064 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 801112c:	bf00      	nop
 801112e:	3710      	adds	r7, #16
 8011130:	46bd      	mov	sp, r7
 8011132:	bd80      	pop	{r7, pc}

08011134 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8011134:	b580      	push	{r7, lr}
 8011136:	b084      	sub	sp, #16
 8011138:	af00      	add	r7, sp, #0
 801113a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 801113c:	687b      	ldr	r3, [r7, #4]
 801113e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011140:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 8011142:	68fb      	ldr	r3, [r7, #12]
 8011144:	2200      	movs	r2, #0
 8011146:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 801114a:	68fb      	ldr	r3, [r7, #12]
 801114c:	2200      	movs	r2, #0
 801114e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 8011152:	68fb      	ldr	r3, [r7, #12]
 8011154:	2201      	movs	r2, #1
 8011156:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 801115a:	68f8      	ldr	r0, [r7, #12]
 801115c:	f7ff ff82 	bl	8011064 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8011160:	bf00      	nop
 8011162:	3710      	adds	r7, #16
 8011164:	46bd      	mov	sp, r7
 8011166:	bd80      	pop	{r7, pc}

08011168 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8011168:	b480      	push	{r7}
 801116a:	b085      	sub	sp, #20
 801116c:	af00      	add	r7, sp, #0
 801116e:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8011170:	687b      	ldr	r3, [r7, #4]
 8011172:	681b      	ldr	r3, [r3, #0]
 8011174:	695b      	ldr	r3, [r3, #20]
 8011176:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8011178:	687b      	ldr	r3, [r7, #4]
 801117a:	681b      	ldr	r3, [r3, #0]
 801117c:	699a      	ldr	r2, [r3, #24]
 801117e:	687b      	ldr	r3, [r7, #4]
 8011180:	681b      	ldr	r3, [r3, #0]
 8011182:	f042 0208 	orr.w	r2, r2, #8
 8011186:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8011188:	687b      	ldr	r3, [r7, #4]
 801118a:	681b      	ldr	r3, [r3, #0]
 801118c:	699a      	ldr	r2, [r3, #24]
 801118e:	687b      	ldr	r3, [r7, #4]
 8011190:	681b      	ldr	r3, [r3, #0]
 8011192:	f042 0210 	orr.w	r2, r2, #16
 8011196:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8011198:	687b      	ldr	r3, [r7, #4]
 801119a:	681b      	ldr	r3, [r3, #0]
 801119c:	681a      	ldr	r2, [r3, #0]
 801119e:	687b      	ldr	r3, [r7, #4]
 80111a0:	681b      	ldr	r3, [r3, #0]
 80111a2:	f022 0201 	bic.w	r2, r2, #1
 80111a6:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 80111a8:	687b      	ldr	r3, [r7, #4]
 80111aa:	681b      	ldr	r3, [r3, #0]
 80111ac:	6919      	ldr	r1, [r3, #16]
 80111ae:	687b      	ldr	r3, [r7, #4]
 80111b0:	681a      	ldr	r2, [r3, #0]
 80111b2:	4b3c      	ldr	r3, [pc, #240]	@ (80112a4 <SPI_CloseTransfer+0x13c>)
 80111b4:	400b      	ands	r3, r1
 80111b6:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 80111b8:	687b      	ldr	r3, [r7, #4]
 80111ba:	681b      	ldr	r3, [r3, #0]
 80111bc:	689a      	ldr	r2, [r3, #8]
 80111be:	687b      	ldr	r3, [r7, #4]
 80111c0:	681b      	ldr	r3, [r3, #0]
 80111c2:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 80111c6:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80111c8:	687b      	ldr	r3, [r7, #4]
 80111ca:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80111ce:	b2db      	uxtb	r3, r3
 80111d0:	2b04      	cmp	r3, #4
 80111d2:	d014      	beq.n	80111fe <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 80111d4:	68fb      	ldr	r3, [r7, #12]
 80111d6:	f003 0320 	and.w	r3, r3, #32
 80111da:	2b00      	cmp	r3, #0
 80111dc:	d00f      	beq.n	80111fe <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 80111de:	687b      	ldr	r3, [r7, #4]
 80111e0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80111e4:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80111e8:	687b      	ldr	r3, [r7, #4]
 80111ea:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 80111ee:	687b      	ldr	r3, [r7, #4]
 80111f0:	681b      	ldr	r3, [r3, #0]
 80111f2:	699a      	ldr	r2, [r3, #24]
 80111f4:	687b      	ldr	r3, [r7, #4]
 80111f6:	681b      	ldr	r3, [r3, #0]
 80111f8:	f042 0220 	orr.w	r2, r2, #32
 80111fc:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80111fe:	687b      	ldr	r3, [r7, #4]
 8011200:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8011204:	b2db      	uxtb	r3, r3
 8011206:	2b03      	cmp	r3, #3
 8011208:	d014      	beq.n	8011234 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 801120a:	68fb      	ldr	r3, [r7, #12]
 801120c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011210:	2b00      	cmp	r3, #0
 8011212:	d00f      	beq.n	8011234 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8011214:	687b      	ldr	r3, [r7, #4]
 8011216:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801121a:	f043 0204 	orr.w	r2, r3, #4
 801121e:	687b      	ldr	r3, [r7, #4]
 8011220:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8011224:	687b      	ldr	r3, [r7, #4]
 8011226:	681b      	ldr	r3, [r3, #0]
 8011228:	699a      	ldr	r2, [r3, #24]
 801122a:	687b      	ldr	r3, [r7, #4]
 801122c:	681b      	ldr	r3, [r3, #0]
 801122e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8011232:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8011234:	68fb      	ldr	r3, [r7, #12]
 8011236:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 801123a:	2b00      	cmp	r3, #0
 801123c:	d00f      	beq.n	801125e <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 801123e:	687b      	ldr	r3, [r7, #4]
 8011240:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8011244:	f043 0201 	orr.w	r2, r3, #1
 8011248:	687b      	ldr	r3, [r7, #4]
 801124a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 801124e:	687b      	ldr	r3, [r7, #4]
 8011250:	681b      	ldr	r3, [r3, #0]
 8011252:	699a      	ldr	r2, [r3, #24]
 8011254:	687b      	ldr	r3, [r7, #4]
 8011256:	681b      	ldr	r3, [r3, #0]
 8011258:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 801125c:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 801125e:	68fb      	ldr	r3, [r7, #12]
 8011260:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8011264:	2b00      	cmp	r3, #0
 8011266:	d00f      	beq.n	8011288 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8011268:	687b      	ldr	r3, [r7, #4]
 801126a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801126e:	f043 0208 	orr.w	r2, r3, #8
 8011272:	687b      	ldr	r3, [r7, #4]
 8011274:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8011278:	687b      	ldr	r3, [r7, #4]
 801127a:	681b      	ldr	r3, [r3, #0]
 801127c:	699a      	ldr	r2, [r3, #24]
 801127e:	687b      	ldr	r3, [r7, #4]
 8011280:	681b      	ldr	r3, [r3, #0]
 8011282:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8011286:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8011288:	687b      	ldr	r3, [r7, #4]
 801128a:	2200      	movs	r2, #0
 801128c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 8011290:	687b      	ldr	r3, [r7, #4]
 8011292:	2200      	movs	r2, #0
 8011294:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 8011298:	bf00      	nop
 801129a:	3714      	adds	r7, #20
 801129c:	46bd      	mov	sp, r7
 801129e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112a2:	4770      	bx	lr
 80112a4:	fffffc90 	.word	0xfffffc90

080112a8 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80112a8:	b580      	push	{r7, lr}
 80112aa:	b084      	sub	sp, #16
 80112ac:	af00      	add	r7, sp, #0
 80112ae:	60f8      	str	r0, [r7, #12]
 80112b0:	60b9      	str	r1, [r7, #8]
 80112b2:	603b      	str	r3, [r7, #0]
 80112b4:	4613      	mov	r3, r2
 80112b6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 80112b8:	e010      	b.n	80112dc <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80112ba:	f7f5 fa1f 	bl	80066fc <HAL_GetTick>
 80112be:	4602      	mov	r2, r0
 80112c0:	69bb      	ldr	r3, [r7, #24]
 80112c2:	1ad3      	subs	r3, r2, r3
 80112c4:	683a      	ldr	r2, [r7, #0]
 80112c6:	429a      	cmp	r2, r3
 80112c8:	d803      	bhi.n	80112d2 <SPI_WaitOnFlagUntilTimeout+0x2a>
 80112ca:	683b      	ldr	r3, [r7, #0]
 80112cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80112d0:	d102      	bne.n	80112d8 <SPI_WaitOnFlagUntilTimeout+0x30>
 80112d2:	683b      	ldr	r3, [r7, #0]
 80112d4:	2b00      	cmp	r3, #0
 80112d6:	d101      	bne.n	80112dc <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 80112d8:	2303      	movs	r3, #3
 80112da:	e00f      	b.n	80112fc <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 80112dc:	68fb      	ldr	r3, [r7, #12]
 80112de:	681b      	ldr	r3, [r3, #0]
 80112e0:	695a      	ldr	r2, [r3, #20]
 80112e2:	68bb      	ldr	r3, [r7, #8]
 80112e4:	4013      	ands	r3, r2
 80112e6:	68ba      	ldr	r2, [r7, #8]
 80112e8:	429a      	cmp	r2, r3
 80112ea:	bf0c      	ite	eq
 80112ec:	2301      	moveq	r3, #1
 80112ee:	2300      	movne	r3, #0
 80112f0:	b2db      	uxtb	r3, r3
 80112f2:	461a      	mov	r2, r3
 80112f4:	79fb      	ldrb	r3, [r7, #7]
 80112f6:	429a      	cmp	r2, r3
 80112f8:	d0df      	beq.n	80112ba <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 80112fa:	2300      	movs	r3, #0
}
 80112fc:	4618      	mov	r0, r3
 80112fe:	3710      	adds	r7, #16
 8011300:	46bd      	mov	sp, r7
 8011302:	bd80      	pop	{r7, pc}

08011304 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8011304:	b480      	push	{r7}
 8011306:	b085      	sub	sp, #20
 8011308:	af00      	add	r7, sp, #0
 801130a:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 801130c:	687b      	ldr	r3, [r7, #4]
 801130e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011310:	095b      	lsrs	r3, r3, #5
 8011312:	3301      	adds	r3, #1
 8011314:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8011316:	687b      	ldr	r3, [r7, #4]
 8011318:	68db      	ldr	r3, [r3, #12]
 801131a:	3301      	adds	r3, #1
 801131c:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 801131e:	68bb      	ldr	r3, [r7, #8]
 8011320:	3307      	adds	r3, #7
 8011322:	08db      	lsrs	r3, r3, #3
 8011324:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8011326:	68bb      	ldr	r3, [r7, #8]
 8011328:	68fa      	ldr	r2, [r7, #12]
 801132a:	fb02 f303 	mul.w	r3, r2, r3
}
 801132e:	4618      	mov	r0, r3
 8011330:	3714      	adds	r7, #20
 8011332:	46bd      	mov	sp, r7
 8011334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011338:	4770      	bx	lr

0801133a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 801133a:	b580      	push	{r7, lr}
 801133c:	b082      	sub	sp, #8
 801133e:	af00      	add	r7, sp, #0
 8011340:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8011342:	687b      	ldr	r3, [r7, #4]
 8011344:	2b00      	cmp	r3, #0
 8011346:	d101      	bne.n	801134c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8011348:	2301      	movs	r3, #1
 801134a:	e049      	b.n	80113e0 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 801134c:	687b      	ldr	r3, [r7, #4]
 801134e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8011352:	b2db      	uxtb	r3, r3
 8011354:	2b00      	cmp	r3, #0
 8011356:	d106      	bne.n	8011366 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8011358:	687b      	ldr	r3, [r7, #4]
 801135a:	2200      	movs	r2, #0
 801135c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8011360:	6878      	ldr	r0, [r7, #4]
 8011362:	f7f3 fcb3 	bl	8004ccc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8011366:	687b      	ldr	r3, [r7, #4]
 8011368:	2202      	movs	r2, #2
 801136a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 801136e:	687b      	ldr	r3, [r7, #4]
 8011370:	681a      	ldr	r2, [r3, #0]
 8011372:	687b      	ldr	r3, [r7, #4]
 8011374:	3304      	adds	r3, #4
 8011376:	4619      	mov	r1, r3
 8011378:	4610      	mov	r0, r2
 801137a:	f000 fad5 	bl	8011928 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 801137e:	687b      	ldr	r3, [r7, #4]
 8011380:	2201      	movs	r2, #1
 8011382:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8011386:	687b      	ldr	r3, [r7, #4]
 8011388:	2201      	movs	r2, #1
 801138a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 801138e:	687b      	ldr	r3, [r7, #4]
 8011390:	2201      	movs	r2, #1
 8011392:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8011396:	687b      	ldr	r3, [r7, #4]
 8011398:	2201      	movs	r2, #1
 801139a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 801139e:	687b      	ldr	r3, [r7, #4]
 80113a0:	2201      	movs	r2, #1
 80113a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80113a6:	687b      	ldr	r3, [r7, #4]
 80113a8:	2201      	movs	r2, #1
 80113aa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80113ae:	687b      	ldr	r3, [r7, #4]
 80113b0:	2201      	movs	r2, #1
 80113b2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80113b6:	687b      	ldr	r3, [r7, #4]
 80113b8:	2201      	movs	r2, #1
 80113ba:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80113be:	687b      	ldr	r3, [r7, #4]
 80113c0:	2201      	movs	r2, #1
 80113c2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80113c6:	687b      	ldr	r3, [r7, #4]
 80113c8:	2201      	movs	r2, #1
 80113ca:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80113ce:	687b      	ldr	r3, [r7, #4]
 80113d0:	2201      	movs	r2, #1
 80113d2:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80113d6:	687b      	ldr	r3, [r7, #4]
 80113d8:	2201      	movs	r2, #1
 80113da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80113de:	2300      	movs	r3, #0
}
 80113e0:	4618      	mov	r0, r3
 80113e2:	3708      	adds	r7, #8
 80113e4:	46bd      	mov	sp, r7
 80113e6:	bd80      	pop	{r7, pc}

080113e8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80113e8:	b480      	push	{r7}
 80113ea:	b085      	sub	sp, #20
 80113ec:	af00      	add	r7, sp, #0
 80113ee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80113f0:	687b      	ldr	r3, [r7, #4]
 80113f2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80113f6:	b2db      	uxtb	r3, r3
 80113f8:	2b01      	cmp	r3, #1
 80113fa:	d001      	beq.n	8011400 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80113fc:	2301      	movs	r3, #1
 80113fe:	e054      	b.n	80114aa <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8011400:	687b      	ldr	r3, [r7, #4]
 8011402:	2202      	movs	r2, #2
 8011404:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8011408:	687b      	ldr	r3, [r7, #4]
 801140a:	681b      	ldr	r3, [r3, #0]
 801140c:	68da      	ldr	r2, [r3, #12]
 801140e:	687b      	ldr	r3, [r7, #4]
 8011410:	681b      	ldr	r3, [r3, #0]
 8011412:	f042 0201 	orr.w	r2, r2, #1
 8011416:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8011418:	687b      	ldr	r3, [r7, #4]
 801141a:	681b      	ldr	r3, [r3, #0]
 801141c:	4a26      	ldr	r2, [pc, #152]	@ (80114b8 <HAL_TIM_Base_Start_IT+0xd0>)
 801141e:	4293      	cmp	r3, r2
 8011420:	d022      	beq.n	8011468 <HAL_TIM_Base_Start_IT+0x80>
 8011422:	687b      	ldr	r3, [r7, #4]
 8011424:	681b      	ldr	r3, [r3, #0]
 8011426:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801142a:	d01d      	beq.n	8011468 <HAL_TIM_Base_Start_IT+0x80>
 801142c:	687b      	ldr	r3, [r7, #4]
 801142e:	681b      	ldr	r3, [r3, #0]
 8011430:	4a22      	ldr	r2, [pc, #136]	@ (80114bc <HAL_TIM_Base_Start_IT+0xd4>)
 8011432:	4293      	cmp	r3, r2
 8011434:	d018      	beq.n	8011468 <HAL_TIM_Base_Start_IT+0x80>
 8011436:	687b      	ldr	r3, [r7, #4]
 8011438:	681b      	ldr	r3, [r3, #0]
 801143a:	4a21      	ldr	r2, [pc, #132]	@ (80114c0 <HAL_TIM_Base_Start_IT+0xd8>)
 801143c:	4293      	cmp	r3, r2
 801143e:	d013      	beq.n	8011468 <HAL_TIM_Base_Start_IT+0x80>
 8011440:	687b      	ldr	r3, [r7, #4]
 8011442:	681b      	ldr	r3, [r3, #0]
 8011444:	4a1f      	ldr	r2, [pc, #124]	@ (80114c4 <HAL_TIM_Base_Start_IT+0xdc>)
 8011446:	4293      	cmp	r3, r2
 8011448:	d00e      	beq.n	8011468 <HAL_TIM_Base_Start_IT+0x80>
 801144a:	687b      	ldr	r3, [r7, #4]
 801144c:	681b      	ldr	r3, [r3, #0]
 801144e:	4a1e      	ldr	r2, [pc, #120]	@ (80114c8 <HAL_TIM_Base_Start_IT+0xe0>)
 8011450:	4293      	cmp	r3, r2
 8011452:	d009      	beq.n	8011468 <HAL_TIM_Base_Start_IT+0x80>
 8011454:	687b      	ldr	r3, [r7, #4]
 8011456:	681b      	ldr	r3, [r3, #0]
 8011458:	4a1c      	ldr	r2, [pc, #112]	@ (80114cc <HAL_TIM_Base_Start_IT+0xe4>)
 801145a:	4293      	cmp	r3, r2
 801145c:	d004      	beq.n	8011468 <HAL_TIM_Base_Start_IT+0x80>
 801145e:	687b      	ldr	r3, [r7, #4]
 8011460:	681b      	ldr	r3, [r3, #0]
 8011462:	4a1b      	ldr	r2, [pc, #108]	@ (80114d0 <HAL_TIM_Base_Start_IT+0xe8>)
 8011464:	4293      	cmp	r3, r2
 8011466:	d115      	bne.n	8011494 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8011468:	687b      	ldr	r3, [r7, #4]
 801146a:	681b      	ldr	r3, [r3, #0]
 801146c:	689a      	ldr	r2, [r3, #8]
 801146e:	4b19      	ldr	r3, [pc, #100]	@ (80114d4 <HAL_TIM_Base_Start_IT+0xec>)
 8011470:	4013      	ands	r3, r2
 8011472:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8011474:	68fb      	ldr	r3, [r7, #12]
 8011476:	2b06      	cmp	r3, #6
 8011478:	d015      	beq.n	80114a6 <HAL_TIM_Base_Start_IT+0xbe>
 801147a:	68fb      	ldr	r3, [r7, #12]
 801147c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8011480:	d011      	beq.n	80114a6 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8011482:	687b      	ldr	r3, [r7, #4]
 8011484:	681b      	ldr	r3, [r3, #0]
 8011486:	681a      	ldr	r2, [r3, #0]
 8011488:	687b      	ldr	r3, [r7, #4]
 801148a:	681b      	ldr	r3, [r3, #0]
 801148c:	f042 0201 	orr.w	r2, r2, #1
 8011490:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8011492:	e008      	b.n	80114a6 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8011494:	687b      	ldr	r3, [r7, #4]
 8011496:	681b      	ldr	r3, [r3, #0]
 8011498:	681a      	ldr	r2, [r3, #0]
 801149a:	687b      	ldr	r3, [r7, #4]
 801149c:	681b      	ldr	r3, [r3, #0]
 801149e:	f042 0201 	orr.w	r2, r2, #1
 80114a2:	601a      	str	r2, [r3, #0]
 80114a4:	e000      	b.n	80114a8 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80114a6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80114a8:	2300      	movs	r3, #0
}
 80114aa:	4618      	mov	r0, r3
 80114ac:	3714      	adds	r7, #20
 80114ae:	46bd      	mov	sp, r7
 80114b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114b4:	4770      	bx	lr
 80114b6:	bf00      	nop
 80114b8:	40010000 	.word	0x40010000
 80114bc:	40000400 	.word	0x40000400
 80114c0:	40000800 	.word	0x40000800
 80114c4:	40000c00 	.word	0x40000c00
 80114c8:	40010400 	.word	0x40010400
 80114cc:	40001800 	.word	0x40001800
 80114d0:	40014000 	.word	0x40014000
 80114d4:	00010007 	.word	0x00010007

080114d8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80114d8:	b580      	push	{r7, lr}
 80114da:	b084      	sub	sp, #16
 80114dc:	af00      	add	r7, sp, #0
 80114de:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80114e0:	687b      	ldr	r3, [r7, #4]
 80114e2:	681b      	ldr	r3, [r3, #0]
 80114e4:	68db      	ldr	r3, [r3, #12]
 80114e6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80114e8:	687b      	ldr	r3, [r7, #4]
 80114ea:	681b      	ldr	r3, [r3, #0]
 80114ec:	691b      	ldr	r3, [r3, #16]
 80114ee:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80114f0:	68bb      	ldr	r3, [r7, #8]
 80114f2:	f003 0302 	and.w	r3, r3, #2
 80114f6:	2b00      	cmp	r3, #0
 80114f8:	d020      	beq.n	801153c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80114fa:	68fb      	ldr	r3, [r7, #12]
 80114fc:	f003 0302 	and.w	r3, r3, #2
 8011500:	2b00      	cmp	r3, #0
 8011502:	d01b      	beq.n	801153c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8011504:	687b      	ldr	r3, [r7, #4]
 8011506:	681b      	ldr	r3, [r3, #0]
 8011508:	f06f 0202 	mvn.w	r2, #2
 801150c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 801150e:	687b      	ldr	r3, [r7, #4]
 8011510:	2201      	movs	r2, #1
 8011512:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8011514:	687b      	ldr	r3, [r7, #4]
 8011516:	681b      	ldr	r3, [r3, #0]
 8011518:	699b      	ldr	r3, [r3, #24]
 801151a:	f003 0303 	and.w	r3, r3, #3
 801151e:	2b00      	cmp	r3, #0
 8011520:	d003      	beq.n	801152a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8011522:	6878      	ldr	r0, [r7, #4]
 8011524:	f000 f9e2 	bl	80118ec <HAL_TIM_IC_CaptureCallback>
 8011528:	e005      	b.n	8011536 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 801152a:	6878      	ldr	r0, [r7, #4]
 801152c:	f000 f9d4 	bl	80118d8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8011530:	6878      	ldr	r0, [r7, #4]
 8011532:	f000 f9e5 	bl	8011900 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8011536:	687b      	ldr	r3, [r7, #4]
 8011538:	2200      	movs	r2, #0
 801153a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 801153c:	68bb      	ldr	r3, [r7, #8]
 801153e:	f003 0304 	and.w	r3, r3, #4
 8011542:	2b00      	cmp	r3, #0
 8011544:	d020      	beq.n	8011588 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8011546:	68fb      	ldr	r3, [r7, #12]
 8011548:	f003 0304 	and.w	r3, r3, #4
 801154c:	2b00      	cmp	r3, #0
 801154e:	d01b      	beq.n	8011588 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8011550:	687b      	ldr	r3, [r7, #4]
 8011552:	681b      	ldr	r3, [r3, #0]
 8011554:	f06f 0204 	mvn.w	r2, #4
 8011558:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 801155a:	687b      	ldr	r3, [r7, #4]
 801155c:	2202      	movs	r2, #2
 801155e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8011560:	687b      	ldr	r3, [r7, #4]
 8011562:	681b      	ldr	r3, [r3, #0]
 8011564:	699b      	ldr	r3, [r3, #24]
 8011566:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 801156a:	2b00      	cmp	r3, #0
 801156c:	d003      	beq.n	8011576 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 801156e:	6878      	ldr	r0, [r7, #4]
 8011570:	f000 f9bc 	bl	80118ec <HAL_TIM_IC_CaptureCallback>
 8011574:	e005      	b.n	8011582 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8011576:	6878      	ldr	r0, [r7, #4]
 8011578:	f000 f9ae 	bl	80118d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 801157c:	6878      	ldr	r0, [r7, #4]
 801157e:	f000 f9bf 	bl	8011900 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8011582:	687b      	ldr	r3, [r7, #4]
 8011584:	2200      	movs	r2, #0
 8011586:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8011588:	68bb      	ldr	r3, [r7, #8]
 801158a:	f003 0308 	and.w	r3, r3, #8
 801158e:	2b00      	cmp	r3, #0
 8011590:	d020      	beq.n	80115d4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8011592:	68fb      	ldr	r3, [r7, #12]
 8011594:	f003 0308 	and.w	r3, r3, #8
 8011598:	2b00      	cmp	r3, #0
 801159a:	d01b      	beq.n	80115d4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 801159c:	687b      	ldr	r3, [r7, #4]
 801159e:	681b      	ldr	r3, [r3, #0]
 80115a0:	f06f 0208 	mvn.w	r2, #8
 80115a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80115a6:	687b      	ldr	r3, [r7, #4]
 80115a8:	2204      	movs	r2, #4
 80115aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80115ac:	687b      	ldr	r3, [r7, #4]
 80115ae:	681b      	ldr	r3, [r3, #0]
 80115b0:	69db      	ldr	r3, [r3, #28]
 80115b2:	f003 0303 	and.w	r3, r3, #3
 80115b6:	2b00      	cmp	r3, #0
 80115b8:	d003      	beq.n	80115c2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80115ba:	6878      	ldr	r0, [r7, #4]
 80115bc:	f000 f996 	bl	80118ec <HAL_TIM_IC_CaptureCallback>
 80115c0:	e005      	b.n	80115ce <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80115c2:	6878      	ldr	r0, [r7, #4]
 80115c4:	f000 f988 	bl	80118d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80115c8:	6878      	ldr	r0, [r7, #4]
 80115ca:	f000 f999 	bl	8011900 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80115ce:	687b      	ldr	r3, [r7, #4]
 80115d0:	2200      	movs	r2, #0
 80115d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80115d4:	68bb      	ldr	r3, [r7, #8]
 80115d6:	f003 0310 	and.w	r3, r3, #16
 80115da:	2b00      	cmp	r3, #0
 80115dc:	d020      	beq.n	8011620 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80115de:	68fb      	ldr	r3, [r7, #12]
 80115e0:	f003 0310 	and.w	r3, r3, #16
 80115e4:	2b00      	cmp	r3, #0
 80115e6:	d01b      	beq.n	8011620 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80115e8:	687b      	ldr	r3, [r7, #4]
 80115ea:	681b      	ldr	r3, [r3, #0]
 80115ec:	f06f 0210 	mvn.w	r2, #16
 80115f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80115f2:	687b      	ldr	r3, [r7, #4]
 80115f4:	2208      	movs	r2, #8
 80115f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80115f8:	687b      	ldr	r3, [r7, #4]
 80115fa:	681b      	ldr	r3, [r3, #0]
 80115fc:	69db      	ldr	r3, [r3, #28]
 80115fe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8011602:	2b00      	cmp	r3, #0
 8011604:	d003      	beq.n	801160e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8011606:	6878      	ldr	r0, [r7, #4]
 8011608:	f000 f970 	bl	80118ec <HAL_TIM_IC_CaptureCallback>
 801160c:	e005      	b.n	801161a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 801160e:	6878      	ldr	r0, [r7, #4]
 8011610:	f000 f962 	bl	80118d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8011614:	6878      	ldr	r0, [r7, #4]
 8011616:	f000 f973 	bl	8011900 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801161a:	687b      	ldr	r3, [r7, #4]
 801161c:	2200      	movs	r2, #0
 801161e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8011620:	68bb      	ldr	r3, [r7, #8]
 8011622:	f003 0301 	and.w	r3, r3, #1
 8011626:	2b00      	cmp	r3, #0
 8011628:	d00c      	beq.n	8011644 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 801162a:	68fb      	ldr	r3, [r7, #12]
 801162c:	f003 0301 	and.w	r3, r3, #1
 8011630:	2b00      	cmp	r3, #0
 8011632:	d007      	beq.n	8011644 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8011634:	687b      	ldr	r3, [r7, #4]
 8011636:	681b      	ldr	r3, [r3, #0]
 8011638:	f06f 0201 	mvn.w	r2, #1
 801163c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 801163e:	6878      	ldr	r0, [r7, #4]
 8011640:	f7f0 f922 	bl	8001888 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8011644:	68bb      	ldr	r3, [r7, #8]
 8011646:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801164a:	2b00      	cmp	r3, #0
 801164c:	d104      	bne.n	8011658 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 801164e:	68bb      	ldr	r3, [r7, #8]
 8011650:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8011654:	2b00      	cmp	r3, #0
 8011656:	d00c      	beq.n	8011672 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8011658:	68fb      	ldr	r3, [r7, #12]
 801165a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801165e:	2b00      	cmp	r3, #0
 8011660:	d007      	beq.n	8011672 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8011662:	687b      	ldr	r3, [r7, #4]
 8011664:	681b      	ldr	r3, [r3, #0]
 8011666:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 801166a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 801166c:	6878      	ldr	r0, [r7, #4]
 801166e:	f000 fb31 	bl	8011cd4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8011672:	68bb      	ldr	r3, [r7, #8]
 8011674:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8011678:	2b00      	cmp	r3, #0
 801167a:	d00c      	beq.n	8011696 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 801167c:	68fb      	ldr	r3, [r7, #12]
 801167e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011682:	2b00      	cmp	r3, #0
 8011684:	d007      	beq.n	8011696 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8011686:	687b      	ldr	r3, [r7, #4]
 8011688:	681b      	ldr	r3, [r3, #0]
 801168a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 801168e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8011690:	6878      	ldr	r0, [r7, #4]
 8011692:	f000 fb29 	bl	8011ce8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8011696:	68bb      	ldr	r3, [r7, #8]
 8011698:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801169c:	2b00      	cmp	r3, #0
 801169e:	d00c      	beq.n	80116ba <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80116a0:	68fb      	ldr	r3, [r7, #12]
 80116a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80116a6:	2b00      	cmp	r3, #0
 80116a8:	d007      	beq.n	80116ba <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80116aa:	687b      	ldr	r3, [r7, #4]
 80116ac:	681b      	ldr	r3, [r3, #0]
 80116ae:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80116b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80116b4:	6878      	ldr	r0, [r7, #4]
 80116b6:	f000 f92d 	bl	8011914 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80116ba:	68bb      	ldr	r3, [r7, #8]
 80116bc:	f003 0320 	and.w	r3, r3, #32
 80116c0:	2b00      	cmp	r3, #0
 80116c2:	d00c      	beq.n	80116de <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80116c4:	68fb      	ldr	r3, [r7, #12]
 80116c6:	f003 0320 	and.w	r3, r3, #32
 80116ca:	2b00      	cmp	r3, #0
 80116cc:	d007      	beq.n	80116de <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80116ce:	687b      	ldr	r3, [r7, #4]
 80116d0:	681b      	ldr	r3, [r3, #0]
 80116d2:	f06f 0220 	mvn.w	r2, #32
 80116d6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80116d8:	6878      	ldr	r0, [r7, #4]
 80116da:	f000 faf1 	bl	8011cc0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80116de:	bf00      	nop
 80116e0:	3710      	adds	r7, #16
 80116e2:	46bd      	mov	sp, r7
 80116e4:	bd80      	pop	{r7, pc}
	...

080116e8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80116e8:	b580      	push	{r7, lr}
 80116ea:	b084      	sub	sp, #16
 80116ec:	af00      	add	r7, sp, #0
 80116ee:	6078      	str	r0, [r7, #4]
 80116f0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80116f2:	2300      	movs	r3, #0
 80116f4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80116f6:	687b      	ldr	r3, [r7, #4]
 80116f8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80116fc:	2b01      	cmp	r3, #1
 80116fe:	d101      	bne.n	8011704 <HAL_TIM_ConfigClockSource+0x1c>
 8011700:	2302      	movs	r3, #2
 8011702:	e0dc      	b.n	80118be <HAL_TIM_ConfigClockSource+0x1d6>
 8011704:	687b      	ldr	r3, [r7, #4]
 8011706:	2201      	movs	r2, #1
 8011708:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 801170c:	687b      	ldr	r3, [r7, #4]
 801170e:	2202      	movs	r2, #2
 8011710:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8011714:	687b      	ldr	r3, [r7, #4]
 8011716:	681b      	ldr	r3, [r3, #0]
 8011718:	689b      	ldr	r3, [r3, #8]
 801171a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 801171c:	68ba      	ldr	r2, [r7, #8]
 801171e:	4b6a      	ldr	r3, [pc, #424]	@ (80118c8 <HAL_TIM_ConfigClockSource+0x1e0>)
 8011720:	4013      	ands	r3, r2
 8011722:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8011724:	68bb      	ldr	r3, [r7, #8]
 8011726:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 801172a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 801172c:	687b      	ldr	r3, [r7, #4]
 801172e:	681b      	ldr	r3, [r3, #0]
 8011730:	68ba      	ldr	r2, [r7, #8]
 8011732:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8011734:	683b      	ldr	r3, [r7, #0]
 8011736:	681b      	ldr	r3, [r3, #0]
 8011738:	4a64      	ldr	r2, [pc, #400]	@ (80118cc <HAL_TIM_ConfigClockSource+0x1e4>)
 801173a:	4293      	cmp	r3, r2
 801173c:	f000 80a9 	beq.w	8011892 <HAL_TIM_ConfigClockSource+0x1aa>
 8011740:	4a62      	ldr	r2, [pc, #392]	@ (80118cc <HAL_TIM_ConfigClockSource+0x1e4>)
 8011742:	4293      	cmp	r3, r2
 8011744:	f200 80ae 	bhi.w	80118a4 <HAL_TIM_ConfigClockSource+0x1bc>
 8011748:	4a61      	ldr	r2, [pc, #388]	@ (80118d0 <HAL_TIM_ConfigClockSource+0x1e8>)
 801174a:	4293      	cmp	r3, r2
 801174c:	f000 80a1 	beq.w	8011892 <HAL_TIM_ConfigClockSource+0x1aa>
 8011750:	4a5f      	ldr	r2, [pc, #380]	@ (80118d0 <HAL_TIM_ConfigClockSource+0x1e8>)
 8011752:	4293      	cmp	r3, r2
 8011754:	f200 80a6 	bhi.w	80118a4 <HAL_TIM_ConfigClockSource+0x1bc>
 8011758:	4a5e      	ldr	r2, [pc, #376]	@ (80118d4 <HAL_TIM_ConfigClockSource+0x1ec>)
 801175a:	4293      	cmp	r3, r2
 801175c:	f000 8099 	beq.w	8011892 <HAL_TIM_ConfigClockSource+0x1aa>
 8011760:	4a5c      	ldr	r2, [pc, #368]	@ (80118d4 <HAL_TIM_ConfigClockSource+0x1ec>)
 8011762:	4293      	cmp	r3, r2
 8011764:	f200 809e 	bhi.w	80118a4 <HAL_TIM_ConfigClockSource+0x1bc>
 8011768:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 801176c:	f000 8091 	beq.w	8011892 <HAL_TIM_ConfigClockSource+0x1aa>
 8011770:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8011774:	f200 8096 	bhi.w	80118a4 <HAL_TIM_ConfigClockSource+0x1bc>
 8011778:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 801177c:	f000 8089 	beq.w	8011892 <HAL_TIM_ConfigClockSource+0x1aa>
 8011780:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8011784:	f200 808e 	bhi.w	80118a4 <HAL_TIM_ConfigClockSource+0x1bc>
 8011788:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 801178c:	d03e      	beq.n	801180c <HAL_TIM_ConfigClockSource+0x124>
 801178e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8011792:	f200 8087 	bhi.w	80118a4 <HAL_TIM_ConfigClockSource+0x1bc>
 8011796:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801179a:	f000 8086 	beq.w	80118aa <HAL_TIM_ConfigClockSource+0x1c2>
 801179e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80117a2:	d87f      	bhi.n	80118a4 <HAL_TIM_ConfigClockSource+0x1bc>
 80117a4:	2b70      	cmp	r3, #112	@ 0x70
 80117a6:	d01a      	beq.n	80117de <HAL_TIM_ConfigClockSource+0xf6>
 80117a8:	2b70      	cmp	r3, #112	@ 0x70
 80117aa:	d87b      	bhi.n	80118a4 <HAL_TIM_ConfigClockSource+0x1bc>
 80117ac:	2b60      	cmp	r3, #96	@ 0x60
 80117ae:	d050      	beq.n	8011852 <HAL_TIM_ConfigClockSource+0x16a>
 80117b0:	2b60      	cmp	r3, #96	@ 0x60
 80117b2:	d877      	bhi.n	80118a4 <HAL_TIM_ConfigClockSource+0x1bc>
 80117b4:	2b50      	cmp	r3, #80	@ 0x50
 80117b6:	d03c      	beq.n	8011832 <HAL_TIM_ConfigClockSource+0x14a>
 80117b8:	2b50      	cmp	r3, #80	@ 0x50
 80117ba:	d873      	bhi.n	80118a4 <HAL_TIM_ConfigClockSource+0x1bc>
 80117bc:	2b40      	cmp	r3, #64	@ 0x40
 80117be:	d058      	beq.n	8011872 <HAL_TIM_ConfigClockSource+0x18a>
 80117c0:	2b40      	cmp	r3, #64	@ 0x40
 80117c2:	d86f      	bhi.n	80118a4 <HAL_TIM_ConfigClockSource+0x1bc>
 80117c4:	2b30      	cmp	r3, #48	@ 0x30
 80117c6:	d064      	beq.n	8011892 <HAL_TIM_ConfigClockSource+0x1aa>
 80117c8:	2b30      	cmp	r3, #48	@ 0x30
 80117ca:	d86b      	bhi.n	80118a4 <HAL_TIM_ConfigClockSource+0x1bc>
 80117cc:	2b20      	cmp	r3, #32
 80117ce:	d060      	beq.n	8011892 <HAL_TIM_ConfigClockSource+0x1aa>
 80117d0:	2b20      	cmp	r3, #32
 80117d2:	d867      	bhi.n	80118a4 <HAL_TIM_ConfigClockSource+0x1bc>
 80117d4:	2b00      	cmp	r3, #0
 80117d6:	d05c      	beq.n	8011892 <HAL_TIM_ConfigClockSource+0x1aa>
 80117d8:	2b10      	cmp	r3, #16
 80117da:	d05a      	beq.n	8011892 <HAL_TIM_ConfigClockSource+0x1aa>
 80117dc:	e062      	b.n	80118a4 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80117de:	687b      	ldr	r3, [r7, #4]
 80117e0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80117e2:	683b      	ldr	r3, [r7, #0]
 80117e4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80117e6:	683b      	ldr	r3, [r7, #0]
 80117e8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80117ea:	683b      	ldr	r3, [r7, #0]
 80117ec:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80117ee:	f000 f9b9 	bl	8011b64 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80117f2:	687b      	ldr	r3, [r7, #4]
 80117f4:	681b      	ldr	r3, [r3, #0]
 80117f6:	689b      	ldr	r3, [r3, #8]
 80117f8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80117fa:	68bb      	ldr	r3, [r7, #8]
 80117fc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8011800:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8011802:	687b      	ldr	r3, [r7, #4]
 8011804:	681b      	ldr	r3, [r3, #0]
 8011806:	68ba      	ldr	r2, [r7, #8]
 8011808:	609a      	str	r2, [r3, #8]
      break;
 801180a:	e04f      	b.n	80118ac <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 801180c:	687b      	ldr	r3, [r7, #4]
 801180e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8011810:	683b      	ldr	r3, [r7, #0]
 8011812:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8011814:	683b      	ldr	r3, [r7, #0]
 8011816:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8011818:	683b      	ldr	r3, [r7, #0]
 801181a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 801181c:	f000 f9a2 	bl	8011b64 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8011820:	687b      	ldr	r3, [r7, #4]
 8011822:	681b      	ldr	r3, [r3, #0]
 8011824:	689a      	ldr	r2, [r3, #8]
 8011826:	687b      	ldr	r3, [r7, #4]
 8011828:	681b      	ldr	r3, [r3, #0]
 801182a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 801182e:	609a      	str	r2, [r3, #8]
      break;
 8011830:	e03c      	b.n	80118ac <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8011832:	687b      	ldr	r3, [r7, #4]
 8011834:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8011836:	683b      	ldr	r3, [r7, #0]
 8011838:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 801183a:	683b      	ldr	r3, [r7, #0]
 801183c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 801183e:	461a      	mov	r2, r3
 8011840:	f000 f912 	bl	8011a68 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8011844:	687b      	ldr	r3, [r7, #4]
 8011846:	681b      	ldr	r3, [r3, #0]
 8011848:	2150      	movs	r1, #80	@ 0x50
 801184a:	4618      	mov	r0, r3
 801184c:	f000 f96c 	bl	8011b28 <TIM_ITRx_SetConfig>
      break;
 8011850:	e02c      	b.n	80118ac <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8011852:	687b      	ldr	r3, [r7, #4]
 8011854:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8011856:	683b      	ldr	r3, [r7, #0]
 8011858:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 801185a:	683b      	ldr	r3, [r7, #0]
 801185c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 801185e:	461a      	mov	r2, r3
 8011860:	f000 f931 	bl	8011ac6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8011864:	687b      	ldr	r3, [r7, #4]
 8011866:	681b      	ldr	r3, [r3, #0]
 8011868:	2160      	movs	r1, #96	@ 0x60
 801186a:	4618      	mov	r0, r3
 801186c:	f000 f95c 	bl	8011b28 <TIM_ITRx_SetConfig>
      break;
 8011870:	e01c      	b.n	80118ac <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8011872:	687b      	ldr	r3, [r7, #4]
 8011874:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8011876:	683b      	ldr	r3, [r7, #0]
 8011878:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 801187a:	683b      	ldr	r3, [r7, #0]
 801187c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 801187e:	461a      	mov	r2, r3
 8011880:	f000 f8f2 	bl	8011a68 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8011884:	687b      	ldr	r3, [r7, #4]
 8011886:	681b      	ldr	r3, [r3, #0]
 8011888:	2140      	movs	r1, #64	@ 0x40
 801188a:	4618      	mov	r0, r3
 801188c:	f000 f94c 	bl	8011b28 <TIM_ITRx_SetConfig>
      break;
 8011890:	e00c      	b.n	80118ac <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8011892:	687b      	ldr	r3, [r7, #4]
 8011894:	681a      	ldr	r2, [r3, #0]
 8011896:	683b      	ldr	r3, [r7, #0]
 8011898:	681b      	ldr	r3, [r3, #0]
 801189a:	4619      	mov	r1, r3
 801189c:	4610      	mov	r0, r2
 801189e:	f000 f943 	bl	8011b28 <TIM_ITRx_SetConfig>
      break;
 80118a2:	e003      	b.n	80118ac <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 80118a4:	2301      	movs	r3, #1
 80118a6:	73fb      	strb	r3, [r7, #15]
      break;
 80118a8:	e000      	b.n	80118ac <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 80118aa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80118ac:	687b      	ldr	r3, [r7, #4]
 80118ae:	2201      	movs	r2, #1
 80118b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80118b4:	687b      	ldr	r3, [r7, #4]
 80118b6:	2200      	movs	r2, #0
 80118b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80118bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80118be:	4618      	mov	r0, r3
 80118c0:	3710      	adds	r7, #16
 80118c2:	46bd      	mov	sp, r7
 80118c4:	bd80      	pop	{r7, pc}
 80118c6:	bf00      	nop
 80118c8:	ffceff88 	.word	0xffceff88
 80118cc:	00100040 	.word	0x00100040
 80118d0:	00100030 	.word	0x00100030
 80118d4:	00100020 	.word	0x00100020

080118d8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80118d8:	b480      	push	{r7}
 80118da:	b083      	sub	sp, #12
 80118dc:	af00      	add	r7, sp, #0
 80118de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80118e0:	bf00      	nop
 80118e2:	370c      	adds	r7, #12
 80118e4:	46bd      	mov	sp, r7
 80118e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118ea:	4770      	bx	lr

080118ec <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80118ec:	b480      	push	{r7}
 80118ee:	b083      	sub	sp, #12
 80118f0:	af00      	add	r7, sp, #0
 80118f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80118f4:	bf00      	nop
 80118f6:	370c      	adds	r7, #12
 80118f8:	46bd      	mov	sp, r7
 80118fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118fe:	4770      	bx	lr

08011900 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8011900:	b480      	push	{r7}
 8011902:	b083      	sub	sp, #12
 8011904:	af00      	add	r7, sp, #0
 8011906:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8011908:	bf00      	nop
 801190a:	370c      	adds	r7, #12
 801190c:	46bd      	mov	sp, r7
 801190e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011912:	4770      	bx	lr

08011914 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8011914:	b480      	push	{r7}
 8011916:	b083      	sub	sp, #12
 8011918:	af00      	add	r7, sp, #0
 801191a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 801191c:	bf00      	nop
 801191e:	370c      	adds	r7, #12
 8011920:	46bd      	mov	sp, r7
 8011922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011926:	4770      	bx	lr

08011928 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8011928:	b480      	push	{r7}
 801192a:	b085      	sub	sp, #20
 801192c:	af00      	add	r7, sp, #0
 801192e:	6078      	str	r0, [r7, #4]
 8011930:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8011932:	687b      	ldr	r3, [r7, #4]
 8011934:	681b      	ldr	r3, [r3, #0]
 8011936:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8011938:	687b      	ldr	r3, [r7, #4]
 801193a:	4a43      	ldr	r2, [pc, #268]	@ (8011a48 <TIM_Base_SetConfig+0x120>)
 801193c:	4293      	cmp	r3, r2
 801193e:	d013      	beq.n	8011968 <TIM_Base_SetConfig+0x40>
 8011940:	687b      	ldr	r3, [r7, #4]
 8011942:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8011946:	d00f      	beq.n	8011968 <TIM_Base_SetConfig+0x40>
 8011948:	687b      	ldr	r3, [r7, #4]
 801194a:	4a40      	ldr	r2, [pc, #256]	@ (8011a4c <TIM_Base_SetConfig+0x124>)
 801194c:	4293      	cmp	r3, r2
 801194e:	d00b      	beq.n	8011968 <TIM_Base_SetConfig+0x40>
 8011950:	687b      	ldr	r3, [r7, #4]
 8011952:	4a3f      	ldr	r2, [pc, #252]	@ (8011a50 <TIM_Base_SetConfig+0x128>)
 8011954:	4293      	cmp	r3, r2
 8011956:	d007      	beq.n	8011968 <TIM_Base_SetConfig+0x40>
 8011958:	687b      	ldr	r3, [r7, #4]
 801195a:	4a3e      	ldr	r2, [pc, #248]	@ (8011a54 <TIM_Base_SetConfig+0x12c>)
 801195c:	4293      	cmp	r3, r2
 801195e:	d003      	beq.n	8011968 <TIM_Base_SetConfig+0x40>
 8011960:	687b      	ldr	r3, [r7, #4]
 8011962:	4a3d      	ldr	r2, [pc, #244]	@ (8011a58 <TIM_Base_SetConfig+0x130>)
 8011964:	4293      	cmp	r3, r2
 8011966:	d108      	bne.n	801197a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8011968:	68fb      	ldr	r3, [r7, #12]
 801196a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801196e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8011970:	683b      	ldr	r3, [r7, #0]
 8011972:	685b      	ldr	r3, [r3, #4]
 8011974:	68fa      	ldr	r2, [r7, #12]
 8011976:	4313      	orrs	r3, r2
 8011978:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 801197a:	687b      	ldr	r3, [r7, #4]
 801197c:	4a32      	ldr	r2, [pc, #200]	@ (8011a48 <TIM_Base_SetConfig+0x120>)
 801197e:	4293      	cmp	r3, r2
 8011980:	d01f      	beq.n	80119c2 <TIM_Base_SetConfig+0x9a>
 8011982:	687b      	ldr	r3, [r7, #4]
 8011984:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8011988:	d01b      	beq.n	80119c2 <TIM_Base_SetConfig+0x9a>
 801198a:	687b      	ldr	r3, [r7, #4]
 801198c:	4a2f      	ldr	r2, [pc, #188]	@ (8011a4c <TIM_Base_SetConfig+0x124>)
 801198e:	4293      	cmp	r3, r2
 8011990:	d017      	beq.n	80119c2 <TIM_Base_SetConfig+0x9a>
 8011992:	687b      	ldr	r3, [r7, #4]
 8011994:	4a2e      	ldr	r2, [pc, #184]	@ (8011a50 <TIM_Base_SetConfig+0x128>)
 8011996:	4293      	cmp	r3, r2
 8011998:	d013      	beq.n	80119c2 <TIM_Base_SetConfig+0x9a>
 801199a:	687b      	ldr	r3, [r7, #4]
 801199c:	4a2d      	ldr	r2, [pc, #180]	@ (8011a54 <TIM_Base_SetConfig+0x12c>)
 801199e:	4293      	cmp	r3, r2
 80119a0:	d00f      	beq.n	80119c2 <TIM_Base_SetConfig+0x9a>
 80119a2:	687b      	ldr	r3, [r7, #4]
 80119a4:	4a2c      	ldr	r2, [pc, #176]	@ (8011a58 <TIM_Base_SetConfig+0x130>)
 80119a6:	4293      	cmp	r3, r2
 80119a8:	d00b      	beq.n	80119c2 <TIM_Base_SetConfig+0x9a>
 80119aa:	687b      	ldr	r3, [r7, #4]
 80119ac:	4a2b      	ldr	r2, [pc, #172]	@ (8011a5c <TIM_Base_SetConfig+0x134>)
 80119ae:	4293      	cmp	r3, r2
 80119b0:	d007      	beq.n	80119c2 <TIM_Base_SetConfig+0x9a>
 80119b2:	687b      	ldr	r3, [r7, #4]
 80119b4:	4a2a      	ldr	r2, [pc, #168]	@ (8011a60 <TIM_Base_SetConfig+0x138>)
 80119b6:	4293      	cmp	r3, r2
 80119b8:	d003      	beq.n	80119c2 <TIM_Base_SetConfig+0x9a>
 80119ba:	687b      	ldr	r3, [r7, #4]
 80119bc:	4a29      	ldr	r2, [pc, #164]	@ (8011a64 <TIM_Base_SetConfig+0x13c>)
 80119be:	4293      	cmp	r3, r2
 80119c0:	d108      	bne.n	80119d4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80119c2:	68fb      	ldr	r3, [r7, #12]
 80119c4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80119c8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80119ca:	683b      	ldr	r3, [r7, #0]
 80119cc:	68db      	ldr	r3, [r3, #12]
 80119ce:	68fa      	ldr	r2, [r7, #12]
 80119d0:	4313      	orrs	r3, r2
 80119d2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80119d4:	68fb      	ldr	r3, [r7, #12]
 80119d6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80119da:	683b      	ldr	r3, [r7, #0]
 80119dc:	695b      	ldr	r3, [r3, #20]
 80119de:	4313      	orrs	r3, r2
 80119e0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80119e2:	683b      	ldr	r3, [r7, #0]
 80119e4:	689a      	ldr	r2, [r3, #8]
 80119e6:	687b      	ldr	r3, [r7, #4]
 80119e8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80119ea:	683b      	ldr	r3, [r7, #0]
 80119ec:	681a      	ldr	r2, [r3, #0]
 80119ee:	687b      	ldr	r3, [r7, #4]
 80119f0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80119f2:	687b      	ldr	r3, [r7, #4]
 80119f4:	4a14      	ldr	r2, [pc, #80]	@ (8011a48 <TIM_Base_SetConfig+0x120>)
 80119f6:	4293      	cmp	r3, r2
 80119f8:	d00f      	beq.n	8011a1a <TIM_Base_SetConfig+0xf2>
 80119fa:	687b      	ldr	r3, [r7, #4]
 80119fc:	4a16      	ldr	r2, [pc, #88]	@ (8011a58 <TIM_Base_SetConfig+0x130>)
 80119fe:	4293      	cmp	r3, r2
 8011a00:	d00b      	beq.n	8011a1a <TIM_Base_SetConfig+0xf2>
 8011a02:	687b      	ldr	r3, [r7, #4]
 8011a04:	4a15      	ldr	r2, [pc, #84]	@ (8011a5c <TIM_Base_SetConfig+0x134>)
 8011a06:	4293      	cmp	r3, r2
 8011a08:	d007      	beq.n	8011a1a <TIM_Base_SetConfig+0xf2>
 8011a0a:	687b      	ldr	r3, [r7, #4]
 8011a0c:	4a14      	ldr	r2, [pc, #80]	@ (8011a60 <TIM_Base_SetConfig+0x138>)
 8011a0e:	4293      	cmp	r3, r2
 8011a10:	d003      	beq.n	8011a1a <TIM_Base_SetConfig+0xf2>
 8011a12:	687b      	ldr	r3, [r7, #4]
 8011a14:	4a13      	ldr	r2, [pc, #76]	@ (8011a64 <TIM_Base_SetConfig+0x13c>)
 8011a16:	4293      	cmp	r3, r2
 8011a18:	d103      	bne.n	8011a22 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8011a1a:	683b      	ldr	r3, [r7, #0]
 8011a1c:	691a      	ldr	r2, [r3, #16]
 8011a1e:	687b      	ldr	r3, [r7, #4]
 8011a20:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8011a22:	687b      	ldr	r3, [r7, #4]
 8011a24:	681b      	ldr	r3, [r3, #0]
 8011a26:	f043 0204 	orr.w	r2, r3, #4
 8011a2a:	687b      	ldr	r3, [r7, #4]
 8011a2c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8011a2e:	687b      	ldr	r3, [r7, #4]
 8011a30:	2201      	movs	r2, #1
 8011a32:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8011a34:	687b      	ldr	r3, [r7, #4]
 8011a36:	68fa      	ldr	r2, [r7, #12]
 8011a38:	601a      	str	r2, [r3, #0]
}
 8011a3a:	bf00      	nop
 8011a3c:	3714      	adds	r7, #20
 8011a3e:	46bd      	mov	sp, r7
 8011a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a44:	4770      	bx	lr
 8011a46:	bf00      	nop
 8011a48:	40010000 	.word	0x40010000
 8011a4c:	40000400 	.word	0x40000400
 8011a50:	40000800 	.word	0x40000800
 8011a54:	40000c00 	.word	0x40000c00
 8011a58:	40010400 	.word	0x40010400
 8011a5c:	40014000 	.word	0x40014000
 8011a60:	40014400 	.word	0x40014400
 8011a64:	40014800 	.word	0x40014800

08011a68 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8011a68:	b480      	push	{r7}
 8011a6a:	b087      	sub	sp, #28
 8011a6c:	af00      	add	r7, sp, #0
 8011a6e:	60f8      	str	r0, [r7, #12]
 8011a70:	60b9      	str	r1, [r7, #8]
 8011a72:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8011a74:	68fb      	ldr	r3, [r7, #12]
 8011a76:	6a1b      	ldr	r3, [r3, #32]
 8011a78:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8011a7a:	68fb      	ldr	r3, [r7, #12]
 8011a7c:	6a1b      	ldr	r3, [r3, #32]
 8011a7e:	f023 0201 	bic.w	r2, r3, #1
 8011a82:	68fb      	ldr	r3, [r7, #12]
 8011a84:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8011a86:	68fb      	ldr	r3, [r7, #12]
 8011a88:	699b      	ldr	r3, [r3, #24]
 8011a8a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8011a8c:	693b      	ldr	r3, [r7, #16]
 8011a8e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8011a92:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8011a94:	687b      	ldr	r3, [r7, #4]
 8011a96:	011b      	lsls	r3, r3, #4
 8011a98:	693a      	ldr	r2, [r7, #16]
 8011a9a:	4313      	orrs	r3, r2
 8011a9c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8011a9e:	697b      	ldr	r3, [r7, #20]
 8011aa0:	f023 030a 	bic.w	r3, r3, #10
 8011aa4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8011aa6:	697a      	ldr	r2, [r7, #20]
 8011aa8:	68bb      	ldr	r3, [r7, #8]
 8011aaa:	4313      	orrs	r3, r2
 8011aac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8011aae:	68fb      	ldr	r3, [r7, #12]
 8011ab0:	693a      	ldr	r2, [r7, #16]
 8011ab2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8011ab4:	68fb      	ldr	r3, [r7, #12]
 8011ab6:	697a      	ldr	r2, [r7, #20]
 8011ab8:	621a      	str	r2, [r3, #32]
}
 8011aba:	bf00      	nop
 8011abc:	371c      	adds	r7, #28
 8011abe:	46bd      	mov	sp, r7
 8011ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ac4:	4770      	bx	lr

08011ac6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8011ac6:	b480      	push	{r7}
 8011ac8:	b087      	sub	sp, #28
 8011aca:	af00      	add	r7, sp, #0
 8011acc:	60f8      	str	r0, [r7, #12]
 8011ace:	60b9      	str	r1, [r7, #8]
 8011ad0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8011ad2:	68fb      	ldr	r3, [r7, #12]
 8011ad4:	6a1b      	ldr	r3, [r3, #32]
 8011ad6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8011ad8:	68fb      	ldr	r3, [r7, #12]
 8011ada:	6a1b      	ldr	r3, [r3, #32]
 8011adc:	f023 0210 	bic.w	r2, r3, #16
 8011ae0:	68fb      	ldr	r3, [r7, #12]
 8011ae2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8011ae4:	68fb      	ldr	r3, [r7, #12]
 8011ae6:	699b      	ldr	r3, [r3, #24]
 8011ae8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8011aea:	693b      	ldr	r3, [r7, #16]
 8011aec:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8011af0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8011af2:	687b      	ldr	r3, [r7, #4]
 8011af4:	031b      	lsls	r3, r3, #12
 8011af6:	693a      	ldr	r2, [r7, #16]
 8011af8:	4313      	orrs	r3, r2
 8011afa:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8011afc:	697b      	ldr	r3, [r7, #20]
 8011afe:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8011b02:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8011b04:	68bb      	ldr	r3, [r7, #8]
 8011b06:	011b      	lsls	r3, r3, #4
 8011b08:	697a      	ldr	r2, [r7, #20]
 8011b0a:	4313      	orrs	r3, r2
 8011b0c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8011b0e:	68fb      	ldr	r3, [r7, #12]
 8011b10:	693a      	ldr	r2, [r7, #16]
 8011b12:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8011b14:	68fb      	ldr	r3, [r7, #12]
 8011b16:	697a      	ldr	r2, [r7, #20]
 8011b18:	621a      	str	r2, [r3, #32]
}
 8011b1a:	bf00      	nop
 8011b1c:	371c      	adds	r7, #28
 8011b1e:	46bd      	mov	sp, r7
 8011b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b24:	4770      	bx	lr
	...

08011b28 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8011b28:	b480      	push	{r7}
 8011b2a:	b085      	sub	sp, #20
 8011b2c:	af00      	add	r7, sp, #0
 8011b2e:	6078      	str	r0, [r7, #4]
 8011b30:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8011b32:	687b      	ldr	r3, [r7, #4]
 8011b34:	689b      	ldr	r3, [r3, #8]
 8011b36:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8011b38:	68fa      	ldr	r2, [r7, #12]
 8011b3a:	4b09      	ldr	r3, [pc, #36]	@ (8011b60 <TIM_ITRx_SetConfig+0x38>)
 8011b3c:	4013      	ands	r3, r2
 8011b3e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8011b40:	683a      	ldr	r2, [r7, #0]
 8011b42:	68fb      	ldr	r3, [r7, #12]
 8011b44:	4313      	orrs	r3, r2
 8011b46:	f043 0307 	orr.w	r3, r3, #7
 8011b4a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8011b4c:	687b      	ldr	r3, [r7, #4]
 8011b4e:	68fa      	ldr	r2, [r7, #12]
 8011b50:	609a      	str	r2, [r3, #8]
}
 8011b52:	bf00      	nop
 8011b54:	3714      	adds	r7, #20
 8011b56:	46bd      	mov	sp, r7
 8011b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b5c:	4770      	bx	lr
 8011b5e:	bf00      	nop
 8011b60:	ffcfff8f 	.word	0xffcfff8f

08011b64 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8011b64:	b480      	push	{r7}
 8011b66:	b087      	sub	sp, #28
 8011b68:	af00      	add	r7, sp, #0
 8011b6a:	60f8      	str	r0, [r7, #12]
 8011b6c:	60b9      	str	r1, [r7, #8]
 8011b6e:	607a      	str	r2, [r7, #4]
 8011b70:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8011b72:	68fb      	ldr	r3, [r7, #12]
 8011b74:	689b      	ldr	r3, [r3, #8]
 8011b76:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8011b78:	697b      	ldr	r3, [r7, #20]
 8011b7a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8011b7e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8011b80:	683b      	ldr	r3, [r7, #0]
 8011b82:	021a      	lsls	r2, r3, #8
 8011b84:	687b      	ldr	r3, [r7, #4]
 8011b86:	431a      	orrs	r2, r3
 8011b88:	68bb      	ldr	r3, [r7, #8]
 8011b8a:	4313      	orrs	r3, r2
 8011b8c:	697a      	ldr	r2, [r7, #20]
 8011b8e:	4313      	orrs	r3, r2
 8011b90:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8011b92:	68fb      	ldr	r3, [r7, #12]
 8011b94:	697a      	ldr	r2, [r7, #20]
 8011b96:	609a      	str	r2, [r3, #8]
}
 8011b98:	bf00      	nop
 8011b9a:	371c      	adds	r7, #28
 8011b9c:	46bd      	mov	sp, r7
 8011b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ba2:	4770      	bx	lr

08011ba4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8011ba4:	b480      	push	{r7}
 8011ba6:	b085      	sub	sp, #20
 8011ba8:	af00      	add	r7, sp, #0
 8011baa:	6078      	str	r0, [r7, #4]
 8011bac:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8011bae:	687b      	ldr	r3, [r7, #4]
 8011bb0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8011bb4:	2b01      	cmp	r3, #1
 8011bb6:	d101      	bne.n	8011bbc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8011bb8:	2302      	movs	r3, #2
 8011bba:	e06d      	b.n	8011c98 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8011bbc:	687b      	ldr	r3, [r7, #4]
 8011bbe:	2201      	movs	r2, #1
 8011bc0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8011bc4:	687b      	ldr	r3, [r7, #4]
 8011bc6:	2202      	movs	r2, #2
 8011bc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8011bcc:	687b      	ldr	r3, [r7, #4]
 8011bce:	681b      	ldr	r3, [r3, #0]
 8011bd0:	685b      	ldr	r3, [r3, #4]
 8011bd2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8011bd4:	687b      	ldr	r3, [r7, #4]
 8011bd6:	681b      	ldr	r3, [r3, #0]
 8011bd8:	689b      	ldr	r3, [r3, #8]
 8011bda:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8011bdc:	687b      	ldr	r3, [r7, #4]
 8011bde:	681b      	ldr	r3, [r3, #0]
 8011be0:	4a30      	ldr	r2, [pc, #192]	@ (8011ca4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8011be2:	4293      	cmp	r3, r2
 8011be4:	d004      	beq.n	8011bf0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8011be6:	687b      	ldr	r3, [r7, #4]
 8011be8:	681b      	ldr	r3, [r3, #0]
 8011bea:	4a2f      	ldr	r2, [pc, #188]	@ (8011ca8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8011bec:	4293      	cmp	r3, r2
 8011bee:	d108      	bne.n	8011c02 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8011bf0:	68fb      	ldr	r3, [r7, #12]
 8011bf2:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8011bf6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8011bf8:	683b      	ldr	r3, [r7, #0]
 8011bfa:	685b      	ldr	r3, [r3, #4]
 8011bfc:	68fa      	ldr	r2, [r7, #12]
 8011bfe:	4313      	orrs	r3, r2
 8011c00:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8011c02:	68fb      	ldr	r3, [r7, #12]
 8011c04:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011c08:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8011c0a:	683b      	ldr	r3, [r7, #0]
 8011c0c:	681b      	ldr	r3, [r3, #0]
 8011c0e:	68fa      	ldr	r2, [r7, #12]
 8011c10:	4313      	orrs	r3, r2
 8011c12:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8011c14:	687b      	ldr	r3, [r7, #4]
 8011c16:	681b      	ldr	r3, [r3, #0]
 8011c18:	68fa      	ldr	r2, [r7, #12]
 8011c1a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8011c1c:	687b      	ldr	r3, [r7, #4]
 8011c1e:	681b      	ldr	r3, [r3, #0]
 8011c20:	4a20      	ldr	r2, [pc, #128]	@ (8011ca4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8011c22:	4293      	cmp	r3, r2
 8011c24:	d022      	beq.n	8011c6c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8011c26:	687b      	ldr	r3, [r7, #4]
 8011c28:	681b      	ldr	r3, [r3, #0]
 8011c2a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8011c2e:	d01d      	beq.n	8011c6c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8011c30:	687b      	ldr	r3, [r7, #4]
 8011c32:	681b      	ldr	r3, [r3, #0]
 8011c34:	4a1d      	ldr	r2, [pc, #116]	@ (8011cac <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8011c36:	4293      	cmp	r3, r2
 8011c38:	d018      	beq.n	8011c6c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8011c3a:	687b      	ldr	r3, [r7, #4]
 8011c3c:	681b      	ldr	r3, [r3, #0]
 8011c3e:	4a1c      	ldr	r2, [pc, #112]	@ (8011cb0 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8011c40:	4293      	cmp	r3, r2
 8011c42:	d013      	beq.n	8011c6c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8011c44:	687b      	ldr	r3, [r7, #4]
 8011c46:	681b      	ldr	r3, [r3, #0]
 8011c48:	4a1a      	ldr	r2, [pc, #104]	@ (8011cb4 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8011c4a:	4293      	cmp	r3, r2
 8011c4c:	d00e      	beq.n	8011c6c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8011c4e:	687b      	ldr	r3, [r7, #4]
 8011c50:	681b      	ldr	r3, [r3, #0]
 8011c52:	4a15      	ldr	r2, [pc, #84]	@ (8011ca8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8011c54:	4293      	cmp	r3, r2
 8011c56:	d009      	beq.n	8011c6c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8011c58:	687b      	ldr	r3, [r7, #4]
 8011c5a:	681b      	ldr	r3, [r3, #0]
 8011c5c:	4a16      	ldr	r2, [pc, #88]	@ (8011cb8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8011c5e:	4293      	cmp	r3, r2
 8011c60:	d004      	beq.n	8011c6c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8011c62:	687b      	ldr	r3, [r7, #4]
 8011c64:	681b      	ldr	r3, [r3, #0]
 8011c66:	4a15      	ldr	r2, [pc, #84]	@ (8011cbc <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8011c68:	4293      	cmp	r3, r2
 8011c6a:	d10c      	bne.n	8011c86 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8011c6c:	68bb      	ldr	r3, [r7, #8]
 8011c6e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8011c72:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8011c74:	683b      	ldr	r3, [r7, #0]
 8011c76:	689b      	ldr	r3, [r3, #8]
 8011c78:	68ba      	ldr	r2, [r7, #8]
 8011c7a:	4313      	orrs	r3, r2
 8011c7c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8011c7e:	687b      	ldr	r3, [r7, #4]
 8011c80:	681b      	ldr	r3, [r3, #0]
 8011c82:	68ba      	ldr	r2, [r7, #8]
 8011c84:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8011c86:	687b      	ldr	r3, [r7, #4]
 8011c88:	2201      	movs	r2, #1
 8011c8a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8011c8e:	687b      	ldr	r3, [r7, #4]
 8011c90:	2200      	movs	r2, #0
 8011c92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8011c96:	2300      	movs	r3, #0
}
 8011c98:	4618      	mov	r0, r3
 8011c9a:	3714      	adds	r7, #20
 8011c9c:	46bd      	mov	sp, r7
 8011c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ca2:	4770      	bx	lr
 8011ca4:	40010000 	.word	0x40010000
 8011ca8:	40010400 	.word	0x40010400
 8011cac:	40000400 	.word	0x40000400
 8011cb0:	40000800 	.word	0x40000800
 8011cb4:	40000c00 	.word	0x40000c00
 8011cb8:	40001800 	.word	0x40001800
 8011cbc:	40014000 	.word	0x40014000

08011cc0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8011cc0:	b480      	push	{r7}
 8011cc2:	b083      	sub	sp, #12
 8011cc4:	af00      	add	r7, sp, #0
 8011cc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8011cc8:	bf00      	nop
 8011cca:	370c      	adds	r7, #12
 8011ccc:	46bd      	mov	sp, r7
 8011cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011cd2:	4770      	bx	lr

08011cd4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8011cd4:	b480      	push	{r7}
 8011cd6:	b083      	sub	sp, #12
 8011cd8:	af00      	add	r7, sp, #0
 8011cda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8011cdc:	bf00      	nop
 8011cde:	370c      	adds	r7, #12
 8011ce0:	46bd      	mov	sp, r7
 8011ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ce6:	4770      	bx	lr

08011ce8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8011ce8:	b480      	push	{r7}
 8011cea:	b083      	sub	sp, #12
 8011cec:	af00      	add	r7, sp, #0
 8011cee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8011cf0:	bf00      	nop
 8011cf2:	370c      	adds	r7, #12
 8011cf4:	46bd      	mov	sp, r7
 8011cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011cfa:	4770      	bx	lr

08011cfc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8011cfc:	b580      	push	{r7, lr}
 8011cfe:	b082      	sub	sp, #8
 8011d00:	af00      	add	r7, sp, #0
 8011d02:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8011d04:	687b      	ldr	r3, [r7, #4]
 8011d06:	2b00      	cmp	r3, #0
 8011d08:	d101      	bne.n	8011d0e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8011d0a:	2301      	movs	r3, #1
 8011d0c:	e042      	b.n	8011d94 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8011d0e:	687b      	ldr	r3, [r7, #4]
 8011d10:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8011d14:	2b00      	cmp	r3, #0
 8011d16:	d106      	bne.n	8011d26 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8011d18:	687b      	ldr	r3, [r7, #4]
 8011d1a:	2200      	movs	r2, #0
 8011d1c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8011d20:	6878      	ldr	r0, [r7, #4]
 8011d22:	f7f3 f819 	bl	8004d58 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8011d26:	687b      	ldr	r3, [r7, #4]
 8011d28:	2224      	movs	r2, #36	@ 0x24
 8011d2a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8011d2e:	687b      	ldr	r3, [r7, #4]
 8011d30:	681b      	ldr	r3, [r3, #0]
 8011d32:	681a      	ldr	r2, [r3, #0]
 8011d34:	687b      	ldr	r3, [r7, #4]
 8011d36:	681b      	ldr	r3, [r3, #0]
 8011d38:	f022 0201 	bic.w	r2, r2, #1
 8011d3c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8011d3e:	687b      	ldr	r3, [r7, #4]
 8011d40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011d42:	2b00      	cmp	r3, #0
 8011d44:	d002      	beq.n	8011d4c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8011d46:	6878      	ldr	r0, [r7, #4]
 8011d48:	f001 fb20 	bl	801338c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8011d4c:	6878      	ldr	r0, [r7, #4]
 8011d4e:	f000 fdb5 	bl	80128bc <UART_SetConfig>
 8011d52:	4603      	mov	r3, r0
 8011d54:	2b01      	cmp	r3, #1
 8011d56:	d101      	bne.n	8011d5c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8011d58:	2301      	movs	r3, #1
 8011d5a:	e01b      	b.n	8011d94 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8011d5c:	687b      	ldr	r3, [r7, #4]
 8011d5e:	681b      	ldr	r3, [r3, #0]
 8011d60:	685a      	ldr	r2, [r3, #4]
 8011d62:	687b      	ldr	r3, [r7, #4]
 8011d64:	681b      	ldr	r3, [r3, #0]
 8011d66:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8011d6a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8011d6c:	687b      	ldr	r3, [r7, #4]
 8011d6e:	681b      	ldr	r3, [r3, #0]
 8011d70:	689a      	ldr	r2, [r3, #8]
 8011d72:	687b      	ldr	r3, [r7, #4]
 8011d74:	681b      	ldr	r3, [r3, #0]
 8011d76:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8011d7a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8011d7c:	687b      	ldr	r3, [r7, #4]
 8011d7e:	681b      	ldr	r3, [r3, #0]
 8011d80:	681a      	ldr	r2, [r3, #0]
 8011d82:	687b      	ldr	r3, [r7, #4]
 8011d84:	681b      	ldr	r3, [r3, #0]
 8011d86:	f042 0201 	orr.w	r2, r2, #1
 8011d8a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8011d8c:	6878      	ldr	r0, [r7, #4]
 8011d8e:	f001 fb9f 	bl	80134d0 <UART_CheckIdleState>
 8011d92:	4603      	mov	r3, r0
}
 8011d94:	4618      	mov	r0, r3
 8011d96:	3708      	adds	r7, #8
 8011d98:	46bd      	mov	sp, r7
 8011d9a:	bd80      	pop	{r7, pc}

08011d9c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8011d9c:	b580      	push	{r7, lr}
 8011d9e:	b08a      	sub	sp, #40	@ 0x28
 8011da0:	af00      	add	r7, sp, #0
 8011da2:	60f8      	str	r0, [r7, #12]
 8011da4:	60b9      	str	r1, [r7, #8]
 8011da6:	4613      	mov	r3, r2
 8011da8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8011daa:	68fb      	ldr	r3, [r7, #12]
 8011dac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8011db0:	2b20      	cmp	r3, #32
 8011db2:	d137      	bne.n	8011e24 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8011db4:	68bb      	ldr	r3, [r7, #8]
 8011db6:	2b00      	cmp	r3, #0
 8011db8:	d002      	beq.n	8011dc0 <HAL_UART_Receive_IT+0x24>
 8011dba:	88fb      	ldrh	r3, [r7, #6]
 8011dbc:	2b00      	cmp	r3, #0
 8011dbe:	d101      	bne.n	8011dc4 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8011dc0:	2301      	movs	r3, #1
 8011dc2:	e030      	b.n	8011e26 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011dc4:	68fb      	ldr	r3, [r7, #12]
 8011dc6:	2200      	movs	r2, #0
 8011dc8:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8011dca:	68fb      	ldr	r3, [r7, #12]
 8011dcc:	681b      	ldr	r3, [r3, #0]
 8011dce:	4a18      	ldr	r2, [pc, #96]	@ (8011e30 <HAL_UART_Receive_IT+0x94>)
 8011dd0:	4293      	cmp	r3, r2
 8011dd2:	d01f      	beq.n	8011e14 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8011dd4:	68fb      	ldr	r3, [r7, #12]
 8011dd6:	681b      	ldr	r3, [r3, #0]
 8011dd8:	685b      	ldr	r3, [r3, #4]
 8011dda:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8011dde:	2b00      	cmp	r3, #0
 8011de0:	d018      	beq.n	8011e14 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8011de2:	68fb      	ldr	r3, [r7, #12]
 8011de4:	681b      	ldr	r3, [r3, #0]
 8011de6:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011de8:	697b      	ldr	r3, [r7, #20]
 8011dea:	e853 3f00 	ldrex	r3, [r3]
 8011dee:	613b      	str	r3, [r7, #16]
   return(result);
 8011df0:	693b      	ldr	r3, [r7, #16]
 8011df2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8011df6:	627b      	str	r3, [r7, #36]	@ 0x24
 8011df8:	68fb      	ldr	r3, [r7, #12]
 8011dfa:	681b      	ldr	r3, [r3, #0]
 8011dfc:	461a      	mov	r2, r3
 8011dfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011e00:	623b      	str	r3, [r7, #32]
 8011e02:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011e04:	69f9      	ldr	r1, [r7, #28]
 8011e06:	6a3a      	ldr	r2, [r7, #32]
 8011e08:	e841 2300 	strex	r3, r2, [r1]
 8011e0c:	61bb      	str	r3, [r7, #24]
   return(result);
 8011e0e:	69bb      	ldr	r3, [r7, #24]
 8011e10:	2b00      	cmp	r3, #0
 8011e12:	d1e6      	bne.n	8011de2 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8011e14:	88fb      	ldrh	r3, [r7, #6]
 8011e16:	461a      	mov	r2, r3
 8011e18:	68b9      	ldr	r1, [r7, #8]
 8011e1a:	68f8      	ldr	r0, [r7, #12]
 8011e1c:	f001 fc70 	bl	8013700 <UART_Start_Receive_IT>
 8011e20:	4603      	mov	r3, r0
 8011e22:	e000      	b.n	8011e26 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8011e24:	2302      	movs	r3, #2
  }
}
 8011e26:	4618      	mov	r0, r3
 8011e28:	3728      	adds	r7, #40	@ 0x28
 8011e2a:	46bd      	mov	sp, r7
 8011e2c:	bd80      	pop	{r7, pc}
 8011e2e:	bf00      	nop
 8011e30:	58000c00 	.word	0x58000c00

08011e34 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8011e34:	b580      	push	{r7, lr}
 8011e36:	b08a      	sub	sp, #40	@ 0x28
 8011e38:	af00      	add	r7, sp, #0
 8011e3a:	60f8      	str	r0, [r7, #12]
 8011e3c:	60b9      	str	r1, [r7, #8]
 8011e3e:	4613      	mov	r3, r2
 8011e40:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8011e42:	68fb      	ldr	r3, [r7, #12]
 8011e44:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8011e48:	2b20      	cmp	r3, #32
 8011e4a:	d167      	bne.n	8011f1c <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8011e4c:	68bb      	ldr	r3, [r7, #8]
 8011e4e:	2b00      	cmp	r3, #0
 8011e50:	d002      	beq.n	8011e58 <HAL_UART_Transmit_DMA+0x24>
 8011e52:	88fb      	ldrh	r3, [r7, #6]
 8011e54:	2b00      	cmp	r3, #0
 8011e56:	d101      	bne.n	8011e5c <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 8011e58:	2301      	movs	r3, #1
 8011e5a:	e060      	b.n	8011f1e <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 8011e5c:	68fb      	ldr	r3, [r7, #12]
 8011e5e:	68ba      	ldr	r2, [r7, #8]
 8011e60:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 8011e62:	68fb      	ldr	r3, [r7, #12]
 8011e64:	88fa      	ldrh	r2, [r7, #6]
 8011e66:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8011e6a:	68fb      	ldr	r3, [r7, #12]
 8011e6c:	88fa      	ldrh	r2, [r7, #6]
 8011e6e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8011e72:	68fb      	ldr	r3, [r7, #12]
 8011e74:	2200      	movs	r2, #0
 8011e76:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8011e7a:	68fb      	ldr	r3, [r7, #12]
 8011e7c:	2221      	movs	r2, #33	@ 0x21
 8011e7e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 8011e82:	68fb      	ldr	r3, [r7, #12]
 8011e84:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8011e86:	2b00      	cmp	r3, #0
 8011e88:	d028      	beq.n	8011edc <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8011e8a:	68fb      	ldr	r3, [r7, #12]
 8011e8c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8011e8e:	4a26      	ldr	r2, [pc, #152]	@ (8011f28 <HAL_UART_Transmit_DMA+0xf4>)
 8011e90:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8011e92:	68fb      	ldr	r3, [r7, #12]
 8011e94:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8011e96:	4a25      	ldr	r2, [pc, #148]	@ (8011f2c <HAL_UART_Transmit_DMA+0xf8>)
 8011e98:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8011e9a:	68fb      	ldr	r3, [r7, #12]
 8011e9c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8011e9e:	4a24      	ldr	r2, [pc, #144]	@ (8011f30 <HAL_UART_Transmit_DMA+0xfc>)
 8011ea0:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8011ea2:	68fb      	ldr	r3, [r7, #12]
 8011ea4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8011ea6:	2200      	movs	r2, #0
 8011ea8:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8011eaa:	68fb      	ldr	r3, [r7, #12]
 8011eac:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 8011eae:	68fb      	ldr	r3, [r7, #12]
 8011eb0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8011eb2:	4619      	mov	r1, r3
 8011eb4:	68fb      	ldr	r3, [r7, #12]
 8011eb6:	681b      	ldr	r3, [r3, #0]
 8011eb8:	3328      	adds	r3, #40	@ 0x28
 8011eba:	461a      	mov	r2, r3
 8011ebc:	88fb      	ldrh	r3, [r7, #6]
 8011ebe:	f7f5 f93d 	bl	800713c <HAL_DMA_Start_IT>
 8011ec2:	4603      	mov	r3, r0
 8011ec4:	2b00      	cmp	r3, #0
 8011ec6:	d009      	beq.n	8011edc <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8011ec8:	68fb      	ldr	r3, [r7, #12]
 8011eca:	2210      	movs	r2, #16
 8011ecc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8011ed0:	68fb      	ldr	r3, [r7, #12]
 8011ed2:	2220      	movs	r2, #32
 8011ed4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 8011ed8:	2301      	movs	r3, #1
 8011eda:	e020      	b.n	8011f1e <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8011edc:	68fb      	ldr	r3, [r7, #12]
 8011ede:	681b      	ldr	r3, [r3, #0]
 8011ee0:	2240      	movs	r2, #64	@ 0x40
 8011ee2:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8011ee4:	68fb      	ldr	r3, [r7, #12]
 8011ee6:	681b      	ldr	r3, [r3, #0]
 8011ee8:	3308      	adds	r3, #8
 8011eea:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011eec:	697b      	ldr	r3, [r7, #20]
 8011eee:	e853 3f00 	ldrex	r3, [r3]
 8011ef2:	613b      	str	r3, [r7, #16]
   return(result);
 8011ef4:	693b      	ldr	r3, [r7, #16]
 8011ef6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011efa:	627b      	str	r3, [r7, #36]	@ 0x24
 8011efc:	68fb      	ldr	r3, [r7, #12]
 8011efe:	681b      	ldr	r3, [r3, #0]
 8011f00:	3308      	adds	r3, #8
 8011f02:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011f04:	623a      	str	r2, [r7, #32]
 8011f06:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011f08:	69f9      	ldr	r1, [r7, #28]
 8011f0a:	6a3a      	ldr	r2, [r7, #32]
 8011f0c:	e841 2300 	strex	r3, r2, [r1]
 8011f10:	61bb      	str	r3, [r7, #24]
   return(result);
 8011f12:	69bb      	ldr	r3, [r7, #24]
 8011f14:	2b00      	cmp	r3, #0
 8011f16:	d1e5      	bne.n	8011ee4 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 8011f18:	2300      	movs	r3, #0
 8011f1a:	e000      	b.n	8011f1e <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8011f1c:	2302      	movs	r3, #2
  }
}
 8011f1e:	4618      	mov	r0, r3
 8011f20:	3728      	adds	r7, #40	@ 0x28
 8011f22:	46bd      	mov	sp, r7
 8011f24:	bd80      	pop	{r7, pc}
 8011f26:	bf00      	nop
 8011f28:	08013a95 	.word	0x08013a95
 8011f2c:	08013b2b 	.word	0x08013b2b
 8011f30:	08013b47 	.word	0x08013b47

08011f34 <HAL_UART_AbortReceive_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *huart)
{
 8011f34:	b580      	push	{r7, lr}
 8011f36:	b09a      	sub	sp, #104	@ 0x68
 8011f38:	af00      	add	r7, sp, #0
 8011f3a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE));
 8011f3c:	687b      	ldr	r3, [r7, #4]
 8011f3e:	681b      	ldr	r3, [r3, #0]
 8011f40:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011f42:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011f44:	e853 3f00 	ldrex	r3, [r3]
 8011f48:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8011f4a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011f4c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8011f50:	667b      	str	r3, [r7, #100]	@ 0x64
 8011f52:	687b      	ldr	r3, [r7, #4]
 8011f54:	681b      	ldr	r3, [r3, #0]
 8011f56:	461a      	mov	r2, r3
 8011f58:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011f5a:	657b      	str	r3, [r7, #84]	@ 0x54
 8011f5c:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011f5e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8011f60:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8011f62:	e841 2300 	strex	r3, r2, [r1]
 8011f66:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8011f68:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011f6a:	2b00      	cmp	r3, #0
 8011f6c:	d1e6      	bne.n	8011f3c <HAL_UART_AbortReceive_IT+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8011f6e:	687b      	ldr	r3, [r7, #4]
 8011f70:	681b      	ldr	r3, [r3, #0]
 8011f72:	3308      	adds	r3, #8
 8011f74:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011f76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011f78:	e853 3f00 	ldrex	r3, [r3]
 8011f7c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8011f7e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011f80:	4b51      	ldr	r3, [pc, #324]	@ (80120c8 <HAL_UART_AbortReceive_IT+0x194>)
 8011f82:	4013      	ands	r3, r2
 8011f84:	663b      	str	r3, [r7, #96]	@ 0x60
 8011f86:	687b      	ldr	r3, [r7, #4]
 8011f88:	681b      	ldr	r3, [r3, #0]
 8011f8a:	3308      	adds	r3, #8
 8011f8c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8011f8e:	643a      	str	r2, [r7, #64]	@ 0x40
 8011f90:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011f92:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8011f94:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8011f96:	e841 2300 	strex	r3, r2, [r1]
 8011f9a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8011f9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011f9e:	2b00      	cmp	r3, #0
 8011fa0:	d1e5      	bne.n	8011f6e <HAL_UART_AbortReceive_IT+0x3a>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011fa2:	687b      	ldr	r3, [r7, #4]
 8011fa4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011fa6:	2b01      	cmp	r3, #1
 8011fa8:	d118      	bne.n	8011fdc <HAL_UART_AbortReceive_IT+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8011faa:	687b      	ldr	r3, [r7, #4]
 8011fac:	681b      	ldr	r3, [r3, #0]
 8011fae:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011fb0:	6a3b      	ldr	r3, [r7, #32]
 8011fb2:	e853 3f00 	ldrex	r3, [r3]
 8011fb6:	61fb      	str	r3, [r7, #28]
   return(result);
 8011fb8:	69fb      	ldr	r3, [r7, #28]
 8011fba:	f023 0310 	bic.w	r3, r3, #16
 8011fbe:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8011fc0:	687b      	ldr	r3, [r7, #4]
 8011fc2:	681b      	ldr	r3, [r3, #0]
 8011fc4:	461a      	mov	r2, r3
 8011fc6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8011fc8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8011fca:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011fcc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8011fce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011fd0:	e841 2300 	strex	r3, r2, [r1]
 8011fd4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8011fd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011fd8:	2b00      	cmp	r3, #0
 8011fda:	d1e6      	bne.n	8011faa <HAL_UART_AbortReceive_IT+0x76>
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8011fdc:	687b      	ldr	r3, [r7, #4]
 8011fde:	681b      	ldr	r3, [r3, #0]
 8011fe0:	689b      	ldr	r3, [r3, #8]
 8011fe2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011fe6:	2b40      	cmp	r3, #64	@ 0x40
 8011fe8:	d154      	bne.n	8012094 <HAL_UART_AbortReceive_IT+0x160>
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8011fea:	687b      	ldr	r3, [r7, #4]
 8011fec:	681b      	ldr	r3, [r3, #0]
 8011fee:	3308      	adds	r3, #8
 8011ff0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011ff2:	68fb      	ldr	r3, [r7, #12]
 8011ff4:	e853 3f00 	ldrex	r3, [r3]
 8011ff8:	60bb      	str	r3, [r7, #8]
   return(result);
 8011ffa:	68bb      	ldr	r3, [r7, #8]
 8011ffc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8012000:	65bb      	str	r3, [r7, #88]	@ 0x58
 8012002:	687b      	ldr	r3, [r7, #4]
 8012004:	681b      	ldr	r3, [r3, #0]
 8012006:	3308      	adds	r3, #8
 8012008:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801200a:	61ba      	str	r2, [r7, #24]
 801200c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801200e:	6979      	ldr	r1, [r7, #20]
 8012010:	69ba      	ldr	r2, [r7, #24]
 8012012:	e841 2300 	strex	r3, r2, [r1]
 8012016:	613b      	str	r3, [r7, #16]
   return(result);
 8012018:	693b      	ldr	r3, [r7, #16]
 801201a:	2b00      	cmp	r3, #0
 801201c:	d1e5      	bne.n	8011fea <HAL_UART_AbortReceive_IT+0xb6>

    /* Abort the UART DMA Rx channel : use non blocking DMA Abort API (callback) */
    if (huart->hdmarx != NULL)
 801201e:	687b      	ldr	r3, [r7, #4]
 8012020:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8012024:	2b00      	cmp	r3, #0
 8012026:	d017      	beq.n	8012058 <HAL_UART_AbortReceive_IT+0x124>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 8012028:	687b      	ldr	r3, [r7, #4]
 801202a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801202e:	4a27      	ldr	r2, [pc, #156]	@ (80120cc <HAL_UART_AbortReceive_IT+0x198>)
 8012030:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8012032:	687b      	ldr	r3, [r7, #4]
 8012034:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8012038:	4618      	mov	r0, r3
 801203a:	f7f5 fe07 	bl	8007c4c <HAL_DMA_Abort_IT>
 801203e:	4603      	mov	r3, r0
 8012040:	2b00      	cmp	r3, #0
 8012042:	d03c      	beq.n	80120be <HAL_UART_AbortReceive_IT+0x18a>
      {
        /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8012044:	687b      	ldr	r3, [r7, #4]
 8012046:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801204a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801204c:	687a      	ldr	r2, [r7, #4]
 801204e:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8012052:	4610      	mov	r0, r2
 8012054:	4798      	blx	r3
 8012056:	e032      	b.n	80120be <HAL_UART_AbortReceive_IT+0x18a>
      }
    }
    else
    {
      /* Reset Rx transfer counter */
      huart->RxXferCount = 0U;
 8012058:	687b      	ldr	r3, [r7, #4]
 801205a:	2200      	movs	r2, #0
 801205c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

      /* Clear RxISR function pointer */
      huart->pRxBuffPtr = NULL;
 8012060:	687b      	ldr	r3, [r7, #4]
 8012062:	2200      	movs	r2, #0
 8012064:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Clear the Error flags in the ICR register */
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8012066:	687b      	ldr	r3, [r7, #4]
 8012068:	681b      	ldr	r3, [r3, #0]
 801206a:	220f      	movs	r2, #15
 801206c:	621a      	str	r2, [r3, #32]

      /* Discard the received data */
      __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 801206e:	687b      	ldr	r3, [r7, #4]
 8012070:	681b      	ldr	r3, [r3, #0]
 8012072:	699a      	ldr	r2, [r3, #24]
 8012074:	687b      	ldr	r3, [r7, #4]
 8012076:	681b      	ldr	r3, [r3, #0]
 8012078:	f042 0208 	orr.w	r2, r2, #8
 801207c:	619a      	str	r2, [r3, #24]

      /* Restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 801207e:	687b      	ldr	r3, [r7, #4]
 8012080:	2220      	movs	r2, #32
 8012082:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8012086:	687b      	ldr	r3, [r7, #4]
 8012088:	2200      	movs	r2, #0
 801208a:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Receive Complete Callback */
      huart->AbortReceiveCpltCallback(huart);
#else
      /* Call legacy weak Abort Receive Complete Callback */
      HAL_UART_AbortReceiveCpltCallback(huart);
 801208c:	6878      	ldr	r0, [r7, #4]
 801208e:	f000 fbff 	bl	8012890 <HAL_UART_AbortReceiveCpltCallback>
 8012092:	e014      	b.n	80120be <HAL_UART_AbortReceive_IT+0x18a>
    }
  }
  else
  {
    /* Reset Rx transfer counter */
    huart->RxXferCount = 0U;
 8012094:	687b      	ldr	r3, [r7, #4]
 8012096:	2200      	movs	r2, #0
 8012098:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Clear RxISR function pointer */
    huart->pRxBuffPtr = NULL;
 801209c:	687b      	ldr	r3, [r7, #4]
 801209e:	2200      	movs	r2, #0
 80120a0:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Clear the Error flags in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 80120a2:	687b      	ldr	r3, [r7, #4]
 80120a4:	681b      	ldr	r3, [r3, #0]
 80120a6:	220f      	movs	r2, #15
 80120a8:	621a      	str	r2, [r3, #32]

    /* Restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80120aa:	687b      	ldr	r3, [r7, #4]
 80120ac:	2220      	movs	r2, #32
 80120ae:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80120b2:	687b      	ldr	r3, [r7, #4]
 80120b4:	2200      	movs	r2, #0
 80120b6:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Receive Complete Callback */
    huart->AbortReceiveCpltCallback(huart);
#else
    /* Call legacy weak Abort Receive Complete Callback */
    HAL_UART_AbortReceiveCpltCallback(huart);
 80120b8:	6878      	ldr	r0, [r7, #4]
 80120ba:	f000 fbe9 	bl	8012890 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 80120be:	2300      	movs	r3, #0
}
 80120c0:	4618      	mov	r0, r3
 80120c2:	3768      	adds	r7, #104	@ 0x68
 80120c4:	46bd      	mov	sp, r7
 80120c6:	bd80      	pop	{r7, pc}
 80120c8:	effffffe 	.word	0xeffffffe
 80120cc:	08013beb 	.word	0x08013beb

080120d0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80120d0:	b580      	push	{r7, lr}
 80120d2:	b0ba      	sub	sp, #232	@ 0xe8
 80120d4:	af00      	add	r7, sp, #0
 80120d6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80120d8:	687b      	ldr	r3, [r7, #4]
 80120da:	681b      	ldr	r3, [r3, #0]
 80120dc:	69db      	ldr	r3, [r3, #28]
 80120de:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80120e2:	687b      	ldr	r3, [r7, #4]
 80120e4:	681b      	ldr	r3, [r3, #0]
 80120e6:	681b      	ldr	r3, [r3, #0]
 80120e8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80120ec:	687b      	ldr	r3, [r7, #4]
 80120ee:	681b      	ldr	r3, [r3, #0]
 80120f0:	689b      	ldr	r3, [r3, #8]
 80120f2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80120f6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80120fa:	f640 030f 	movw	r3, #2063	@ 0x80f
 80120fe:	4013      	ands	r3, r2
 8012100:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8012104:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8012108:	2b00      	cmp	r3, #0
 801210a:	d11b      	bne.n	8012144 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 801210c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8012110:	f003 0320 	and.w	r3, r3, #32
 8012114:	2b00      	cmp	r3, #0
 8012116:	d015      	beq.n	8012144 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8012118:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801211c:	f003 0320 	and.w	r3, r3, #32
 8012120:	2b00      	cmp	r3, #0
 8012122:	d105      	bne.n	8012130 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8012124:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8012128:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 801212c:	2b00      	cmp	r3, #0
 801212e:	d009      	beq.n	8012144 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8012130:	687b      	ldr	r3, [r7, #4]
 8012132:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8012134:	2b00      	cmp	r3, #0
 8012136:	f000 8393 	beq.w	8012860 <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 801213a:	687b      	ldr	r3, [r7, #4]
 801213c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801213e:	6878      	ldr	r0, [r7, #4]
 8012140:	4798      	blx	r3
      }
      return;
 8012142:	e38d      	b.n	8012860 <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8012144:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8012148:	2b00      	cmp	r3, #0
 801214a:	f000 8123 	beq.w	8012394 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 801214e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8012152:	4b8d      	ldr	r3, [pc, #564]	@ (8012388 <HAL_UART_IRQHandler+0x2b8>)
 8012154:	4013      	ands	r3, r2
 8012156:	2b00      	cmp	r3, #0
 8012158:	d106      	bne.n	8012168 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 801215a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 801215e:	4b8b      	ldr	r3, [pc, #556]	@ (801238c <HAL_UART_IRQHandler+0x2bc>)
 8012160:	4013      	ands	r3, r2
 8012162:	2b00      	cmp	r3, #0
 8012164:	f000 8116 	beq.w	8012394 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8012168:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801216c:	f003 0301 	and.w	r3, r3, #1
 8012170:	2b00      	cmp	r3, #0
 8012172:	d011      	beq.n	8012198 <HAL_UART_IRQHandler+0xc8>
 8012174:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8012178:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801217c:	2b00      	cmp	r3, #0
 801217e:	d00b      	beq.n	8012198 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8012180:	687b      	ldr	r3, [r7, #4]
 8012182:	681b      	ldr	r3, [r3, #0]
 8012184:	2201      	movs	r2, #1
 8012186:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8012188:	687b      	ldr	r3, [r7, #4]
 801218a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801218e:	f043 0201 	orr.w	r2, r3, #1
 8012192:	687b      	ldr	r3, [r7, #4]
 8012194:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8012198:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801219c:	f003 0302 	and.w	r3, r3, #2
 80121a0:	2b00      	cmp	r3, #0
 80121a2:	d011      	beq.n	80121c8 <HAL_UART_IRQHandler+0xf8>
 80121a4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80121a8:	f003 0301 	and.w	r3, r3, #1
 80121ac:	2b00      	cmp	r3, #0
 80121ae:	d00b      	beq.n	80121c8 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80121b0:	687b      	ldr	r3, [r7, #4]
 80121b2:	681b      	ldr	r3, [r3, #0]
 80121b4:	2202      	movs	r2, #2
 80121b6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80121b8:	687b      	ldr	r3, [r7, #4]
 80121ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80121be:	f043 0204 	orr.w	r2, r3, #4
 80121c2:	687b      	ldr	r3, [r7, #4]
 80121c4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80121c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80121cc:	f003 0304 	and.w	r3, r3, #4
 80121d0:	2b00      	cmp	r3, #0
 80121d2:	d011      	beq.n	80121f8 <HAL_UART_IRQHandler+0x128>
 80121d4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80121d8:	f003 0301 	and.w	r3, r3, #1
 80121dc:	2b00      	cmp	r3, #0
 80121de:	d00b      	beq.n	80121f8 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80121e0:	687b      	ldr	r3, [r7, #4]
 80121e2:	681b      	ldr	r3, [r3, #0]
 80121e4:	2204      	movs	r2, #4
 80121e6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80121e8:	687b      	ldr	r3, [r7, #4]
 80121ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80121ee:	f043 0202 	orr.w	r2, r3, #2
 80121f2:	687b      	ldr	r3, [r7, #4]
 80121f4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80121f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80121fc:	f003 0308 	and.w	r3, r3, #8
 8012200:	2b00      	cmp	r3, #0
 8012202:	d017      	beq.n	8012234 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8012204:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8012208:	f003 0320 	and.w	r3, r3, #32
 801220c:	2b00      	cmp	r3, #0
 801220e:	d105      	bne.n	801221c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8012210:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8012214:	4b5c      	ldr	r3, [pc, #368]	@ (8012388 <HAL_UART_IRQHandler+0x2b8>)
 8012216:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8012218:	2b00      	cmp	r3, #0
 801221a:	d00b      	beq.n	8012234 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 801221c:	687b      	ldr	r3, [r7, #4]
 801221e:	681b      	ldr	r3, [r3, #0]
 8012220:	2208      	movs	r2, #8
 8012222:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8012224:	687b      	ldr	r3, [r7, #4]
 8012226:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801222a:	f043 0208 	orr.w	r2, r3, #8
 801222e:	687b      	ldr	r3, [r7, #4]
 8012230:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8012234:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8012238:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 801223c:	2b00      	cmp	r3, #0
 801223e:	d012      	beq.n	8012266 <HAL_UART_IRQHandler+0x196>
 8012240:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8012244:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8012248:	2b00      	cmp	r3, #0
 801224a:	d00c      	beq.n	8012266 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 801224c:	687b      	ldr	r3, [r7, #4]
 801224e:	681b      	ldr	r3, [r3, #0]
 8012250:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8012254:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8012256:	687b      	ldr	r3, [r7, #4]
 8012258:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801225c:	f043 0220 	orr.w	r2, r3, #32
 8012260:	687b      	ldr	r3, [r7, #4]
 8012262:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8012266:	687b      	ldr	r3, [r7, #4]
 8012268:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801226c:	2b00      	cmp	r3, #0
 801226e:	f000 82f9 	beq.w	8012864 <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8012272:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8012276:	f003 0320 	and.w	r3, r3, #32
 801227a:	2b00      	cmp	r3, #0
 801227c:	d013      	beq.n	80122a6 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 801227e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8012282:	f003 0320 	and.w	r3, r3, #32
 8012286:	2b00      	cmp	r3, #0
 8012288:	d105      	bne.n	8012296 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 801228a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 801228e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8012292:	2b00      	cmp	r3, #0
 8012294:	d007      	beq.n	80122a6 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8012296:	687b      	ldr	r3, [r7, #4]
 8012298:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801229a:	2b00      	cmp	r3, #0
 801229c:	d003      	beq.n	80122a6 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 801229e:	687b      	ldr	r3, [r7, #4]
 80122a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80122a2:	6878      	ldr	r0, [r7, #4]
 80122a4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80122a6:	687b      	ldr	r3, [r7, #4]
 80122a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80122ac:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80122b0:	687b      	ldr	r3, [r7, #4]
 80122b2:	681b      	ldr	r3, [r3, #0]
 80122b4:	689b      	ldr	r3, [r3, #8]
 80122b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80122ba:	2b40      	cmp	r3, #64	@ 0x40
 80122bc:	d005      	beq.n	80122ca <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80122be:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80122c2:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80122c6:	2b00      	cmp	r3, #0
 80122c8:	d054      	beq.n	8012374 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80122ca:	6878      	ldr	r0, [r7, #4]
 80122cc:	f001 fb7c 	bl	80139c8 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80122d0:	687b      	ldr	r3, [r7, #4]
 80122d2:	681b      	ldr	r3, [r3, #0]
 80122d4:	689b      	ldr	r3, [r3, #8]
 80122d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80122da:	2b40      	cmp	r3, #64	@ 0x40
 80122dc:	d146      	bne.n	801236c <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80122de:	687b      	ldr	r3, [r7, #4]
 80122e0:	681b      	ldr	r3, [r3, #0]
 80122e2:	3308      	adds	r3, #8
 80122e4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80122e8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80122ec:	e853 3f00 	ldrex	r3, [r3]
 80122f0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80122f4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80122f8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80122fc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8012300:	687b      	ldr	r3, [r7, #4]
 8012302:	681b      	ldr	r3, [r3, #0]
 8012304:	3308      	adds	r3, #8
 8012306:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 801230a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 801230e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012312:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8012316:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 801231a:	e841 2300 	strex	r3, r2, [r1]
 801231e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8012322:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8012326:	2b00      	cmp	r3, #0
 8012328:	d1d9      	bne.n	80122de <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 801232a:	687b      	ldr	r3, [r7, #4]
 801232c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8012330:	2b00      	cmp	r3, #0
 8012332:	d017      	beq.n	8012364 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8012334:	687b      	ldr	r3, [r7, #4]
 8012336:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801233a:	4a15      	ldr	r2, [pc, #84]	@ (8012390 <HAL_UART_IRQHandler+0x2c0>)
 801233c:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 801233e:	687b      	ldr	r3, [r7, #4]
 8012340:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8012344:	4618      	mov	r0, r3
 8012346:	f7f5 fc81 	bl	8007c4c <HAL_DMA_Abort_IT>
 801234a:	4603      	mov	r3, r0
 801234c:	2b00      	cmp	r3, #0
 801234e:	d019      	beq.n	8012384 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8012350:	687b      	ldr	r3, [r7, #4]
 8012352:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8012356:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8012358:	687a      	ldr	r2, [r7, #4]
 801235a:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 801235e:	4610      	mov	r0, r2
 8012360:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8012362:	e00f      	b.n	8012384 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8012364:	6878      	ldr	r0, [r7, #4]
 8012366:	f7ef fac2 	bl	80018ee <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801236a:	e00b      	b.n	8012384 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 801236c:	6878      	ldr	r0, [r7, #4]
 801236e:	f7ef fabe 	bl	80018ee <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8012372:	e007      	b.n	8012384 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8012374:	6878      	ldr	r0, [r7, #4]
 8012376:	f7ef faba 	bl	80018ee <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 801237a:	687b      	ldr	r3, [r7, #4]
 801237c:	2200      	movs	r2, #0
 801237e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8012382:	e26f      	b.n	8012864 <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8012384:	bf00      	nop
    return;
 8012386:	e26d      	b.n	8012864 <HAL_UART_IRQHandler+0x794>
 8012388:	10000001 	.word	0x10000001
 801238c:	04000120 	.word	0x04000120
 8012390:	08013bc7 	.word	0x08013bc7

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8012394:	687b      	ldr	r3, [r7, #4]
 8012396:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8012398:	2b01      	cmp	r3, #1
 801239a:	f040 8203 	bne.w	80127a4 <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 801239e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80123a2:	f003 0310 	and.w	r3, r3, #16
 80123a6:	2b00      	cmp	r3, #0
 80123a8:	f000 81fc 	beq.w	80127a4 <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80123ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80123b0:	f003 0310 	and.w	r3, r3, #16
 80123b4:	2b00      	cmp	r3, #0
 80123b6:	f000 81f5 	beq.w	80127a4 <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80123ba:	687b      	ldr	r3, [r7, #4]
 80123bc:	681b      	ldr	r3, [r3, #0]
 80123be:	2210      	movs	r2, #16
 80123c0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80123c2:	687b      	ldr	r3, [r7, #4]
 80123c4:	681b      	ldr	r3, [r3, #0]
 80123c6:	689b      	ldr	r3, [r3, #8]
 80123c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80123cc:	2b40      	cmp	r3, #64	@ 0x40
 80123ce:	f040 816d 	bne.w	80126ac <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80123d2:	687b      	ldr	r3, [r7, #4]
 80123d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80123d8:	681b      	ldr	r3, [r3, #0]
 80123da:	4aa4      	ldr	r2, [pc, #656]	@ (801266c <HAL_UART_IRQHandler+0x59c>)
 80123dc:	4293      	cmp	r3, r2
 80123de:	d068      	beq.n	80124b2 <HAL_UART_IRQHandler+0x3e2>
 80123e0:	687b      	ldr	r3, [r7, #4]
 80123e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80123e6:	681b      	ldr	r3, [r3, #0]
 80123e8:	4aa1      	ldr	r2, [pc, #644]	@ (8012670 <HAL_UART_IRQHandler+0x5a0>)
 80123ea:	4293      	cmp	r3, r2
 80123ec:	d061      	beq.n	80124b2 <HAL_UART_IRQHandler+0x3e2>
 80123ee:	687b      	ldr	r3, [r7, #4]
 80123f0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80123f4:	681b      	ldr	r3, [r3, #0]
 80123f6:	4a9f      	ldr	r2, [pc, #636]	@ (8012674 <HAL_UART_IRQHandler+0x5a4>)
 80123f8:	4293      	cmp	r3, r2
 80123fa:	d05a      	beq.n	80124b2 <HAL_UART_IRQHandler+0x3e2>
 80123fc:	687b      	ldr	r3, [r7, #4]
 80123fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8012402:	681b      	ldr	r3, [r3, #0]
 8012404:	4a9c      	ldr	r2, [pc, #624]	@ (8012678 <HAL_UART_IRQHandler+0x5a8>)
 8012406:	4293      	cmp	r3, r2
 8012408:	d053      	beq.n	80124b2 <HAL_UART_IRQHandler+0x3e2>
 801240a:	687b      	ldr	r3, [r7, #4]
 801240c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8012410:	681b      	ldr	r3, [r3, #0]
 8012412:	4a9a      	ldr	r2, [pc, #616]	@ (801267c <HAL_UART_IRQHandler+0x5ac>)
 8012414:	4293      	cmp	r3, r2
 8012416:	d04c      	beq.n	80124b2 <HAL_UART_IRQHandler+0x3e2>
 8012418:	687b      	ldr	r3, [r7, #4]
 801241a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801241e:	681b      	ldr	r3, [r3, #0]
 8012420:	4a97      	ldr	r2, [pc, #604]	@ (8012680 <HAL_UART_IRQHandler+0x5b0>)
 8012422:	4293      	cmp	r3, r2
 8012424:	d045      	beq.n	80124b2 <HAL_UART_IRQHandler+0x3e2>
 8012426:	687b      	ldr	r3, [r7, #4]
 8012428:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801242c:	681b      	ldr	r3, [r3, #0]
 801242e:	4a95      	ldr	r2, [pc, #596]	@ (8012684 <HAL_UART_IRQHandler+0x5b4>)
 8012430:	4293      	cmp	r3, r2
 8012432:	d03e      	beq.n	80124b2 <HAL_UART_IRQHandler+0x3e2>
 8012434:	687b      	ldr	r3, [r7, #4]
 8012436:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801243a:	681b      	ldr	r3, [r3, #0]
 801243c:	4a92      	ldr	r2, [pc, #584]	@ (8012688 <HAL_UART_IRQHandler+0x5b8>)
 801243e:	4293      	cmp	r3, r2
 8012440:	d037      	beq.n	80124b2 <HAL_UART_IRQHandler+0x3e2>
 8012442:	687b      	ldr	r3, [r7, #4]
 8012444:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8012448:	681b      	ldr	r3, [r3, #0]
 801244a:	4a90      	ldr	r2, [pc, #576]	@ (801268c <HAL_UART_IRQHandler+0x5bc>)
 801244c:	4293      	cmp	r3, r2
 801244e:	d030      	beq.n	80124b2 <HAL_UART_IRQHandler+0x3e2>
 8012450:	687b      	ldr	r3, [r7, #4]
 8012452:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8012456:	681b      	ldr	r3, [r3, #0]
 8012458:	4a8d      	ldr	r2, [pc, #564]	@ (8012690 <HAL_UART_IRQHandler+0x5c0>)
 801245a:	4293      	cmp	r3, r2
 801245c:	d029      	beq.n	80124b2 <HAL_UART_IRQHandler+0x3e2>
 801245e:	687b      	ldr	r3, [r7, #4]
 8012460:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8012464:	681b      	ldr	r3, [r3, #0]
 8012466:	4a8b      	ldr	r2, [pc, #556]	@ (8012694 <HAL_UART_IRQHandler+0x5c4>)
 8012468:	4293      	cmp	r3, r2
 801246a:	d022      	beq.n	80124b2 <HAL_UART_IRQHandler+0x3e2>
 801246c:	687b      	ldr	r3, [r7, #4]
 801246e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8012472:	681b      	ldr	r3, [r3, #0]
 8012474:	4a88      	ldr	r2, [pc, #544]	@ (8012698 <HAL_UART_IRQHandler+0x5c8>)
 8012476:	4293      	cmp	r3, r2
 8012478:	d01b      	beq.n	80124b2 <HAL_UART_IRQHandler+0x3e2>
 801247a:	687b      	ldr	r3, [r7, #4]
 801247c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8012480:	681b      	ldr	r3, [r3, #0]
 8012482:	4a86      	ldr	r2, [pc, #536]	@ (801269c <HAL_UART_IRQHandler+0x5cc>)
 8012484:	4293      	cmp	r3, r2
 8012486:	d014      	beq.n	80124b2 <HAL_UART_IRQHandler+0x3e2>
 8012488:	687b      	ldr	r3, [r7, #4]
 801248a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801248e:	681b      	ldr	r3, [r3, #0]
 8012490:	4a83      	ldr	r2, [pc, #524]	@ (80126a0 <HAL_UART_IRQHandler+0x5d0>)
 8012492:	4293      	cmp	r3, r2
 8012494:	d00d      	beq.n	80124b2 <HAL_UART_IRQHandler+0x3e2>
 8012496:	687b      	ldr	r3, [r7, #4]
 8012498:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801249c:	681b      	ldr	r3, [r3, #0]
 801249e:	4a81      	ldr	r2, [pc, #516]	@ (80126a4 <HAL_UART_IRQHandler+0x5d4>)
 80124a0:	4293      	cmp	r3, r2
 80124a2:	d006      	beq.n	80124b2 <HAL_UART_IRQHandler+0x3e2>
 80124a4:	687b      	ldr	r3, [r7, #4]
 80124a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80124aa:	681b      	ldr	r3, [r3, #0]
 80124ac:	4a7e      	ldr	r2, [pc, #504]	@ (80126a8 <HAL_UART_IRQHandler+0x5d8>)
 80124ae:	4293      	cmp	r3, r2
 80124b0:	d106      	bne.n	80124c0 <HAL_UART_IRQHandler+0x3f0>
 80124b2:	687b      	ldr	r3, [r7, #4]
 80124b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80124b8:	681b      	ldr	r3, [r3, #0]
 80124ba:	685b      	ldr	r3, [r3, #4]
 80124bc:	b29b      	uxth	r3, r3
 80124be:	e005      	b.n	80124cc <HAL_UART_IRQHandler+0x3fc>
 80124c0:	687b      	ldr	r3, [r7, #4]
 80124c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80124c6:	681b      	ldr	r3, [r3, #0]
 80124c8:	685b      	ldr	r3, [r3, #4]
 80124ca:	b29b      	uxth	r3, r3
 80124cc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80124d0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80124d4:	2b00      	cmp	r3, #0
 80124d6:	f000 80ad 	beq.w	8012634 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80124da:	687b      	ldr	r3, [r7, #4]
 80124dc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80124e0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80124e4:	429a      	cmp	r2, r3
 80124e6:	f080 80a5 	bcs.w	8012634 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80124ea:	687b      	ldr	r3, [r7, #4]
 80124ec:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80124f0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80124f4:	687b      	ldr	r3, [r7, #4]
 80124f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80124fa:	69db      	ldr	r3, [r3, #28]
 80124fc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8012500:	f000 8087 	beq.w	8012612 <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8012504:	687b      	ldr	r3, [r7, #4]
 8012506:	681b      	ldr	r3, [r3, #0]
 8012508:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801250c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8012510:	e853 3f00 	ldrex	r3, [r3]
 8012514:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8012518:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 801251c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8012520:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8012524:	687b      	ldr	r3, [r7, #4]
 8012526:	681b      	ldr	r3, [r3, #0]
 8012528:	461a      	mov	r2, r3
 801252a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 801252e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8012532:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012536:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 801253a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 801253e:	e841 2300 	strex	r3, r2, [r1]
 8012542:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8012546:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 801254a:	2b00      	cmp	r3, #0
 801254c:	d1da      	bne.n	8012504 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801254e:	687b      	ldr	r3, [r7, #4]
 8012550:	681b      	ldr	r3, [r3, #0]
 8012552:	3308      	adds	r3, #8
 8012554:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012556:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8012558:	e853 3f00 	ldrex	r3, [r3]
 801255c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 801255e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8012560:	f023 0301 	bic.w	r3, r3, #1
 8012564:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8012568:	687b      	ldr	r3, [r7, #4]
 801256a:	681b      	ldr	r3, [r3, #0]
 801256c:	3308      	adds	r3, #8
 801256e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8012572:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8012576:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012578:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 801257a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 801257e:	e841 2300 	strex	r3, r2, [r1]
 8012582:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8012584:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8012586:	2b00      	cmp	r3, #0
 8012588:	d1e1      	bne.n	801254e <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801258a:	687b      	ldr	r3, [r7, #4]
 801258c:	681b      	ldr	r3, [r3, #0]
 801258e:	3308      	adds	r3, #8
 8012590:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012592:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8012594:	e853 3f00 	ldrex	r3, [r3]
 8012598:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 801259a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801259c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80125a0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80125a4:	687b      	ldr	r3, [r7, #4]
 80125a6:	681b      	ldr	r3, [r3, #0]
 80125a8:	3308      	adds	r3, #8
 80125aa:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80125ae:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80125b0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80125b2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80125b4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80125b6:	e841 2300 	strex	r3, r2, [r1]
 80125ba:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80125bc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80125be:	2b00      	cmp	r3, #0
 80125c0:	d1e3      	bne.n	801258a <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80125c2:	687b      	ldr	r3, [r7, #4]
 80125c4:	2220      	movs	r2, #32
 80125c6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80125ca:	687b      	ldr	r3, [r7, #4]
 80125cc:	2200      	movs	r2, #0
 80125ce:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80125d0:	687b      	ldr	r3, [r7, #4]
 80125d2:	681b      	ldr	r3, [r3, #0]
 80125d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80125d6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80125d8:	e853 3f00 	ldrex	r3, [r3]
 80125dc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80125de:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80125e0:	f023 0310 	bic.w	r3, r3, #16
 80125e4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80125e8:	687b      	ldr	r3, [r7, #4]
 80125ea:	681b      	ldr	r3, [r3, #0]
 80125ec:	461a      	mov	r2, r3
 80125ee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80125f2:	65bb      	str	r3, [r7, #88]	@ 0x58
 80125f4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80125f6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80125f8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80125fa:	e841 2300 	strex	r3, r2, [r1]
 80125fe:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8012600:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012602:	2b00      	cmp	r3, #0
 8012604:	d1e4      	bne.n	80125d0 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8012606:	687b      	ldr	r3, [r7, #4]
 8012608:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801260c:	4618      	mov	r0, r3
 801260e:	f7f4 ffff 	bl	8007610 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8012612:	687b      	ldr	r3, [r7, #4]
 8012614:	2202      	movs	r2, #2
 8012616:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8012618:	687b      	ldr	r3, [r7, #4]
 801261a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 801261e:	687b      	ldr	r3, [r7, #4]
 8012620:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8012624:	b29b      	uxth	r3, r3
 8012626:	1ad3      	subs	r3, r2, r3
 8012628:	b29b      	uxth	r3, r3
 801262a:	4619      	mov	r1, r3
 801262c:	6878      	ldr	r0, [r7, #4]
 801262e:	f000 f939 	bl	80128a4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8012632:	e119      	b.n	8012868 <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8012634:	687b      	ldr	r3, [r7, #4]
 8012636:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 801263a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 801263e:	429a      	cmp	r2, r3
 8012640:	f040 8112 	bne.w	8012868 <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8012644:	687b      	ldr	r3, [r7, #4]
 8012646:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801264a:	69db      	ldr	r3, [r3, #28]
 801264c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8012650:	f040 810a 	bne.w	8012868 <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8012654:	687b      	ldr	r3, [r7, #4]
 8012656:	2202      	movs	r2, #2
 8012658:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801265a:	687b      	ldr	r3, [r7, #4]
 801265c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8012660:	4619      	mov	r1, r3
 8012662:	6878      	ldr	r0, [r7, #4]
 8012664:	f000 f91e 	bl	80128a4 <HAL_UARTEx_RxEventCallback>
      return;
 8012668:	e0fe      	b.n	8012868 <HAL_UART_IRQHandler+0x798>
 801266a:	bf00      	nop
 801266c:	40020010 	.word	0x40020010
 8012670:	40020028 	.word	0x40020028
 8012674:	40020040 	.word	0x40020040
 8012678:	40020058 	.word	0x40020058
 801267c:	40020070 	.word	0x40020070
 8012680:	40020088 	.word	0x40020088
 8012684:	400200a0 	.word	0x400200a0
 8012688:	400200b8 	.word	0x400200b8
 801268c:	40020410 	.word	0x40020410
 8012690:	40020428 	.word	0x40020428
 8012694:	40020440 	.word	0x40020440
 8012698:	40020458 	.word	0x40020458
 801269c:	40020470 	.word	0x40020470
 80126a0:	40020488 	.word	0x40020488
 80126a4:	400204a0 	.word	0x400204a0
 80126a8:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80126ac:	687b      	ldr	r3, [r7, #4]
 80126ae:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80126b2:	687b      	ldr	r3, [r7, #4]
 80126b4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80126b8:	b29b      	uxth	r3, r3
 80126ba:	1ad3      	subs	r3, r2, r3
 80126bc:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80126c0:	687b      	ldr	r3, [r7, #4]
 80126c2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80126c6:	b29b      	uxth	r3, r3
 80126c8:	2b00      	cmp	r3, #0
 80126ca:	f000 80cf 	beq.w	801286c <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 80126ce:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80126d2:	2b00      	cmp	r3, #0
 80126d4:	f000 80ca 	beq.w	801286c <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80126d8:	687b      	ldr	r3, [r7, #4]
 80126da:	681b      	ldr	r3, [r3, #0]
 80126dc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80126de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80126e0:	e853 3f00 	ldrex	r3, [r3]
 80126e4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80126e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80126e8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80126ec:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80126f0:	687b      	ldr	r3, [r7, #4]
 80126f2:	681b      	ldr	r3, [r3, #0]
 80126f4:	461a      	mov	r2, r3
 80126f6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80126fa:	647b      	str	r3, [r7, #68]	@ 0x44
 80126fc:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80126fe:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8012700:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8012702:	e841 2300 	strex	r3, r2, [r1]
 8012706:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8012708:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801270a:	2b00      	cmp	r3, #0
 801270c:	d1e4      	bne.n	80126d8 <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 801270e:	687b      	ldr	r3, [r7, #4]
 8012710:	681b      	ldr	r3, [r3, #0]
 8012712:	3308      	adds	r3, #8
 8012714:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012716:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012718:	e853 3f00 	ldrex	r3, [r3]
 801271c:	623b      	str	r3, [r7, #32]
   return(result);
 801271e:	6a3a      	ldr	r2, [r7, #32]
 8012720:	4b55      	ldr	r3, [pc, #340]	@ (8012878 <HAL_UART_IRQHandler+0x7a8>)
 8012722:	4013      	ands	r3, r2
 8012724:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8012728:	687b      	ldr	r3, [r7, #4]
 801272a:	681b      	ldr	r3, [r3, #0]
 801272c:	3308      	adds	r3, #8
 801272e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8012732:	633a      	str	r2, [r7, #48]	@ 0x30
 8012734:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012736:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8012738:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801273a:	e841 2300 	strex	r3, r2, [r1]
 801273e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8012740:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012742:	2b00      	cmp	r3, #0
 8012744:	d1e3      	bne.n	801270e <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8012746:	687b      	ldr	r3, [r7, #4]
 8012748:	2220      	movs	r2, #32
 801274a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801274e:	687b      	ldr	r3, [r7, #4]
 8012750:	2200      	movs	r2, #0
 8012752:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8012754:	687b      	ldr	r3, [r7, #4]
 8012756:	2200      	movs	r2, #0
 8012758:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801275a:	687b      	ldr	r3, [r7, #4]
 801275c:	681b      	ldr	r3, [r3, #0]
 801275e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012760:	693b      	ldr	r3, [r7, #16]
 8012762:	e853 3f00 	ldrex	r3, [r3]
 8012766:	60fb      	str	r3, [r7, #12]
   return(result);
 8012768:	68fb      	ldr	r3, [r7, #12]
 801276a:	f023 0310 	bic.w	r3, r3, #16
 801276e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8012772:	687b      	ldr	r3, [r7, #4]
 8012774:	681b      	ldr	r3, [r3, #0]
 8012776:	461a      	mov	r2, r3
 8012778:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 801277c:	61fb      	str	r3, [r7, #28]
 801277e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012780:	69b9      	ldr	r1, [r7, #24]
 8012782:	69fa      	ldr	r2, [r7, #28]
 8012784:	e841 2300 	strex	r3, r2, [r1]
 8012788:	617b      	str	r3, [r7, #20]
   return(result);
 801278a:	697b      	ldr	r3, [r7, #20]
 801278c:	2b00      	cmp	r3, #0
 801278e:	d1e4      	bne.n	801275a <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8012790:	687b      	ldr	r3, [r7, #4]
 8012792:	2202      	movs	r2, #2
 8012794:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8012796:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 801279a:	4619      	mov	r1, r3
 801279c:	6878      	ldr	r0, [r7, #4]
 801279e:	f000 f881 	bl	80128a4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80127a2:	e063      	b.n	801286c <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80127a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80127a8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80127ac:	2b00      	cmp	r3, #0
 80127ae:	d00e      	beq.n	80127ce <HAL_UART_IRQHandler+0x6fe>
 80127b0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80127b4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80127b8:	2b00      	cmp	r3, #0
 80127ba:	d008      	beq.n	80127ce <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80127bc:	687b      	ldr	r3, [r7, #4]
 80127be:	681b      	ldr	r3, [r3, #0]
 80127c0:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80127c4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80127c6:	6878      	ldr	r0, [r7, #4]
 80127c8:	f001 ff80 	bl	80146cc <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80127cc:	e051      	b.n	8012872 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80127ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80127d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80127d6:	2b00      	cmp	r3, #0
 80127d8:	d014      	beq.n	8012804 <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80127da:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80127de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80127e2:	2b00      	cmp	r3, #0
 80127e4:	d105      	bne.n	80127f2 <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80127e6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80127ea:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80127ee:	2b00      	cmp	r3, #0
 80127f0:	d008      	beq.n	8012804 <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 80127f2:	687b      	ldr	r3, [r7, #4]
 80127f4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80127f6:	2b00      	cmp	r3, #0
 80127f8:	d03a      	beq.n	8012870 <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 80127fa:	687b      	ldr	r3, [r7, #4]
 80127fc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80127fe:	6878      	ldr	r0, [r7, #4]
 8012800:	4798      	blx	r3
    }
    return;
 8012802:	e035      	b.n	8012870 <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8012804:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8012808:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801280c:	2b00      	cmp	r3, #0
 801280e:	d009      	beq.n	8012824 <HAL_UART_IRQHandler+0x754>
 8012810:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8012814:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012818:	2b00      	cmp	r3, #0
 801281a:	d003      	beq.n	8012824 <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 801281c:	6878      	ldr	r0, [r7, #4]
 801281e:	f001 fa09 	bl	8013c34 <UART_EndTransmit_IT>
    return;
 8012822:	e026      	b.n	8012872 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8012824:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8012828:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801282c:	2b00      	cmp	r3, #0
 801282e:	d009      	beq.n	8012844 <HAL_UART_IRQHandler+0x774>
 8012830:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8012834:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8012838:	2b00      	cmp	r3, #0
 801283a:	d003      	beq.n	8012844 <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 801283c:	6878      	ldr	r0, [r7, #4]
 801283e:	f001 ff59 	bl	80146f4 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8012842:	e016      	b.n	8012872 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8012844:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8012848:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 801284c:	2b00      	cmp	r3, #0
 801284e:	d010      	beq.n	8012872 <HAL_UART_IRQHandler+0x7a2>
 8012850:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8012854:	2b00      	cmp	r3, #0
 8012856:	da0c      	bge.n	8012872 <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8012858:	6878      	ldr	r0, [r7, #4]
 801285a:	f001 ff41 	bl	80146e0 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 801285e:	e008      	b.n	8012872 <HAL_UART_IRQHandler+0x7a2>
      return;
 8012860:	bf00      	nop
 8012862:	e006      	b.n	8012872 <HAL_UART_IRQHandler+0x7a2>
    return;
 8012864:	bf00      	nop
 8012866:	e004      	b.n	8012872 <HAL_UART_IRQHandler+0x7a2>
      return;
 8012868:	bf00      	nop
 801286a:	e002      	b.n	8012872 <HAL_UART_IRQHandler+0x7a2>
      return;
 801286c:	bf00      	nop
 801286e:	e000      	b.n	8012872 <HAL_UART_IRQHandler+0x7a2>
    return;
 8012870:	bf00      	nop
  }
}
 8012872:	37e8      	adds	r7, #232	@ 0xe8
 8012874:	46bd      	mov	sp, r7
 8012876:	bd80      	pop	{r7, pc}
 8012878:	effffffe 	.word	0xeffffffe

0801287c <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 801287c:	b480      	push	{r7}
 801287e:	b083      	sub	sp, #12
 8012880:	af00      	add	r7, sp, #0
 8012882:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8012884:	bf00      	nop
 8012886:	370c      	adds	r7, #12
 8012888:	46bd      	mov	sp, r7
 801288a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801288e:	4770      	bx	lr

08012890 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 8012890:	b480      	push	{r7}
 8012892:	b083      	sub	sp, #12
 8012894:	af00      	add	r7, sp, #0
 8012896:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 8012898:	bf00      	nop
 801289a:	370c      	adds	r7, #12
 801289c:	46bd      	mov	sp, r7
 801289e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80128a2:	4770      	bx	lr

080128a4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80128a4:	b480      	push	{r7}
 80128a6:	b083      	sub	sp, #12
 80128a8:	af00      	add	r7, sp, #0
 80128aa:	6078      	str	r0, [r7, #4]
 80128ac:	460b      	mov	r3, r1
 80128ae:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80128b0:	bf00      	nop
 80128b2:	370c      	adds	r7, #12
 80128b4:	46bd      	mov	sp, r7
 80128b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80128ba:	4770      	bx	lr

080128bc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80128bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80128c0:	b092      	sub	sp, #72	@ 0x48
 80128c2:	af00      	add	r7, sp, #0
 80128c4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80128c6:	2300      	movs	r3, #0
 80128c8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80128cc:	697b      	ldr	r3, [r7, #20]
 80128ce:	689a      	ldr	r2, [r3, #8]
 80128d0:	697b      	ldr	r3, [r7, #20]
 80128d2:	691b      	ldr	r3, [r3, #16]
 80128d4:	431a      	orrs	r2, r3
 80128d6:	697b      	ldr	r3, [r7, #20]
 80128d8:	695b      	ldr	r3, [r3, #20]
 80128da:	431a      	orrs	r2, r3
 80128dc:	697b      	ldr	r3, [r7, #20]
 80128de:	69db      	ldr	r3, [r3, #28]
 80128e0:	4313      	orrs	r3, r2
 80128e2:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80128e4:	697b      	ldr	r3, [r7, #20]
 80128e6:	681b      	ldr	r3, [r3, #0]
 80128e8:	681a      	ldr	r2, [r3, #0]
 80128ea:	4bbe      	ldr	r3, [pc, #760]	@ (8012be4 <UART_SetConfig+0x328>)
 80128ec:	4013      	ands	r3, r2
 80128ee:	697a      	ldr	r2, [r7, #20]
 80128f0:	6812      	ldr	r2, [r2, #0]
 80128f2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80128f4:	430b      	orrs	r3, r1
 80128f6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80128f8:	697b      	ldr	r3, [r7, #20]
 80128fa:	681b      	ldr	r3, [r3, #0]
 80128fc:	685b      	ldr	r3, [r3, #4]
 80128fe:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8012902:	697b      	ldr	r3, [r7, #20]
 8012904:	68da      	ldr	r2, [r3, #12]
 8012906:	697b      	ldr	r3, [r7, #20]
 8012908:	681b      	ldr	r3, [r3, #0]
 801290a:	430a      	orrs	r2, r1
 801290c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 801290e:	697b      	ldr	r3, [r7, #20]
 8012910:	699b      	ldr	r3, [r3, #24]
 8012912:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8012914:	697b      	ldr	r3, [r7, #20]
 8012916:	681b      	ldr	r3, [r3, #0]
 8012918:	4ab3      	ldr	r2, [pc, #716]	@ (8012be8 <UART_SetConfig+0x32c>)
 801291a:	4293      	cmp	r3, r2
 801291c:	d004      	beq.n	8012928 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 801291e:	697b      	ldr	r3, [r7, #20]
 8012920:	6a1b      	ldr	r3, [r3, #32]
 8012922:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8012924:	4313      	orrs	r3, r2
 8012926:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8012928:	697b      	ldr	r3, [r7, #20]
 801292a:	681b      	ldr	r3, [r3, #0]
 801292c:	689a      	ldr	r2, [r3, #8]
 801292e:	4baf      	ldr	r3, [pc, #700]	@ (8012bec <UART_SetConfig+0x330>)
 8012930:	4013      	ands	r3, r2
 8012932:	697a      	ldr	r2, [r7, #20]
 8012934:	6812      	ldr	r2, [r2, #0]
 8012936:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8012938:	430b      	orrs	r3, r1
 801293a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 801293c:	697b      	ldr	r3, [r7, #20]
 801293e:	681b      	ldr	r3, [r3, #0]
 8012940:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012942:	f023 010f 	bic.w	r1, r3, #15
 8012946:	697b      	ldr	r3, [r7, #20]
 8012948:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801294a:	697b      	ldr	r3, [r7, #20]
 801294c:	681b      	ldr	r3, [r3, #0]
 801294e:	430a      	orrs	r2, r1
 8012950:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8012952:	697b      	ldr	r3, [r7, #20]
 8012954:	681b      	ldr	r3, [r3, #0]
 8012956:	4aa6      	ldr	r2, [pc, #664]	@ (8012bf0 <UART_SetConfig+0x334>)
 8012958:	4293      	cmp	r3, r2
 801295a:	d177      	bne.n	8012a4c <UART_SetConfig+0x190>
 801295c:	4ba5      	ldr	r3, [pc, #660]	@ (8012bf4 <UART_SetConfig+0x338>)
 801295e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012960:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8012964:	2b28      	cmp	r3, #40	@ 0x28
 8012966:	d86d      	bhi.n	8012a44 <UART_SetConfig+0x188>
 8012968:	a201      	add	r2, pc, #4	@ (adr r2, 8012970 <UART_SetConfig+0xb4>)
 801296a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801296e:	bf00      	nop
 8012970:	08012a15 	.word	0x08012a15
 8012974:	08012a45 	.word	0x08012a45
 8012978:	08012a45 	.word	0x08012a45
 801297c:	08012a45 	.word	0x08012a45
 8012980:	08012a45 	.word	0x08012a45
 8012984:	08012a45 	.word	0x08012a45
 8012988:	08012a45 	.word	0x08012a45
 801298c:	08012a45 	.word	0x08012a45
 8012990:	08012a1d 	.word	0x08012a1d
 8012994:	08012a45 	.word	0x08012a45
 8012998:	08012a45 	.word	0x08012a45
 801299c:	08012a45 	.word	0x08012a45
 80129a0:	08012a45 	.word	0x08012a45
 80129a4:	08012a45 	.word	0x08012a45
 80129a8:	08012a45 	.word	0x08012a45
 80129ac:	08012a45 	.word	0x08012a45
 80129b0:	08012a25 	.word	0x08012a25
 80129b4:	08012a45 	.word	0x08012a45
 80129b8:	08012a45 	.word	0x08012a45
 80129bc:	08012a45 	.word	0x08012a45
 80129c0:	08012a45 	.word	0x08012a45
 80129c4:	08012a45 	.word	0x08012a45
 80129c8:	08012a45 	.word	0x08012a45
 80129cc:	08012a45 	.word	0x08012a45
 80129d0:	08012a2d 	.word	0x08012a2d
 80129d4:	08012a45 	.word	0x08012a45
 80129d8:	08012a45 	.word	0x08012a45
 80129dc:	08012a45 	.word	0x08012a45
 80129e0:	08012a45 	.word	0x08012a45
 80129e4:	08012a45 	.word	0x08012a45
 80129e8:	08012a45 	.word	0x08012a45
 80129ec:	08012a45 	.word	0x08012a45
 80129f0:	08012a35 	.word	0x08012a35
 80129f4:	08012a45 	.word	0x08012a45
 80129f8:	08012a45 	.word	0x08012a45
 80129fc:	08012a45 	.word	0x08012a45
 8012a00:	08012a45 	.word	0x08012a45
 8012a04:	08012a45 	.word	0x08012a45
 8012a08:	08012a45 	.word	0x08012a45
 8012a0c:	08012a45 	.word	0x08012a45
 8012a10:	08012a3d 	.word	0x08012a3d
 8012a14:	2301      	movs	r3, #1
 8012a16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012a1a:	e222      	b.n	8012e62 <UART_SetConfig+0x5a6>
 8012a1c:	2304      	movs	r3, #4
 8012a1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012a22:	e21e      	b.n	8012e62 <UART_SetConfig+0x5a6>
 8012a24:	2308      	movs	r3, #8
 8012a26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012a2a:	e21a      	b.n	8012e62 <UART_SetConfig+0x5a6>
 8012a2c:	2310      	movs	r3, #16
 8012a2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012a32:	e216      	b.n	8012e62 <UART_SetConfig+0x5a6>
 8012a34:	2320      	movs	r3, #32
 8012a36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012a3a:	e212      	b.n	8012e62 <UART_SetConfig+0x5a6>
 8012a3c:	2340      	movs	r3, #64	@ 0x40
 8012a3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012a42:	e20e      	b.n	8012e62 <UART_SetConfig+0x5a6>
 8012a44:	2380      	movs	r3, #128	@ 0x80
 8012a46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012a4a:	e20a      	b.n	8012e62 <UART_SetConfig+0x5a6>
 8012a4c:	697b      	ldr	r3, [r7, #20]
 8012a4e:	681b      	ldr	r3, [r3, #0]
 8012a50:	4a69      	ldr	r2, [pc, #420]	@ (8012bf8 <UART_SetConfig+0x33c>)
 8012a52:	4293      	cmp	r3, r2
 8012a54:	d130      	bne.n	8012ab8 <UART_SetConfig+0x1fc>
 8012a56:	4b67      	ldr	r3, [pc, #412]	@ (8012bf4 <UART_SetConfig+0x338>)
 8012a58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012a5a:	f003 0307 	and.w	r3, r3, #7
 8012a5e:	2b05      	cmp	r3, #5
 8012a60:	d826      	bhi.n	8012ab0 <UART_SetConfig+0x1f4>
 8012a62:	a201      	add	r2, pc, #4	@ (adr r2, 8012a68 <UART_SetConfig+0x1ac>)
 8012a64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012a68:	08012a81 	.word	0x08012a81
 8012a6c:	08012a89 	.word	0x08012a89
 8012a70:	08012a91 	.word	0x08012a91
 8012a74:	08012a99 	.word	0x08012a99
 8012a78:	08012aa1 	.word	0x08012aa1
 8012a7c:	08012aa9 	.word	0x08012aa9
 8012a80:	2300      	movs	r3, #0
 8012a82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012a86:	e1ec      	b.n	8012e62 <UART_SetConfig+0x5a6>
 8012a88:	2304      	movs	r3, #4
 8012a8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012a8e:	e1e8      	b.n	8012e62 <UART_SetConfig+0x5a6>
 8012a90:	2308      	movs	r3, #8
 8012a92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012a96:	e1e4      	b.n	8012e62 <UART_SetConfig+0x5a6>
 8012a98:	2310      	movs	r3, #16
 8012a9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012a9e:	e1e0      	b.n	8012e62 <UART_SetConfig+0x5a6>
 8012aa0:	2320      	movs	r3, #32
 8012aa2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012aa6:	e1dc      	b.n	8012e62 <UART_SetConfig+0x5a6>
 8012aa8:	2340      	movs	r3, #64	@ 0x40
 8012aaa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012aae:	e1d8      	b.n	8012e62 <UART_SetConfig+0x5a6>
 8012ab0:	2380      	movs	r3, #128	@ 0x80
 8012ab2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012ab6:	e1d4      	b.n	8012e62 <UART_SetConfig+0x5a6>
 8012ab8:	697b      	ldr	r3, [r7, #20]
 8012aba:	681b      	ldr	r3, [r3, #0]
 8012abc:	4a4f      	ldr	r2, [pc, #316]	@ (8012bfc <UART_SetConfig+0x340>)
 8012abe:	4293      	cmp	r3, r2
 8012ac0:	d130      	bne.n	8012b24 <UART_SetConfig+0x268>
 8012ac2:	4b4c      	ldr	r3, [pc, #304]	@ (8012bf4 <UART_SetConfig+0x338>)
 8012ac4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012ac6:	f003 0307 	and.w	r3, r3, #7
 8012aca:	2b05      	cmp	r3, #5
 8012acc:	d826      	bhi.n	8012b1c <UART_SetConfig+0x260>
 8012ace:	a201      	add	r2, pc, #4	@ (adr r2, 8012ad4 <UART_SetConfig+0x218>)
 8012ad0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012ad4:	08012aed 	.word	0x08012aed
 8012ad8:	08012af5 	.word	0x08012af5
 8012adc:	08012afd 	.word	0x08012afd
 8012ae0:	08012b05 	.word	0x08012b05
 8012ae4:	08012b0d 	.word	0x08012b0d
 8012ae8:	08012b15 	.word	0x08012b15
 8012aec:	2300      	movs	r3, #0
 8012aee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012af2:	e1b6      	b.n	8012e62 <UART_SetConfig+0x5a6>
 8012af4:	2304      	movs	r3, #4
 8012af6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012afa:	e1b2      	b.n	8012e62 <UART_SetConfig+0x5a6>
 8012afc:	2308      	movs	r3, #8
 8012afe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012b02:	e1ae      	b.n	8012e62 <UART_SetConfig+0x5a6>
 8012b04:	2310      	movs	r3, #16
 8012b06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012b0a:	e1aa      	b.n	8012e62 <UART_SetConfig+0x5a6>
 8012b0c:	2320      	movs	r3, #32
 8012b0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012b12:	e1a6      	b.n	8012e62 <UART_SetConfig+0x5a6>
 8012b14:	2340      	movs	r3, #64	@ 0x40
 8012b16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012b1a:	e1a2      	b.n	8012e62 <UART_SetConfig+0x5a6>
 8012b1c:	2380      	movs	r3, #128	@ 0x80
 8012b1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012b22:	e19e      	b.n	8012e62 <UART_SetConfig+0x5a6>
 8012b24:	697b      	ldr	r3, [r7, #20]
 8012b26:	681b      	ldr	r3, [r3, #0]
 8012b28:	4a35      	ldr	r2, [pc, #212]	@ (8012c00 <UART_SetConfig+0x344>)
 8012b2a:	4293      	cmp	r3, r2
 8012b2c:	d130      	bne.n	8012b90 <UART_SetConfig+0x2d4>
 8012b2e:	4b31      	ldr	r3, [pc, #196]	@ (8012bf4 <UART_SetConfig+0x338>)
 8012b30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012b32:	f003 0307 	and.w	r3, r3, #7
 8012b36:	2b05      	cmp	r3, #5
 8012b38:	d826      	bhi.n	8012b88 <UART_SetConfig+0x2cc>
 8012b3a:	a201      	add	r2, pc, #4	@ (adr r2, 8012b40 <UART_SetConfig+0x284>)
 8012b3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012b40:	08012b59 	.word	0x08012b59
 8012b44:	08012b61 	.word	0x08012b61
 8012b48:	08012b69 	.word	0x08012b69
 8012b4c:	08012b71 	.word	0x08012b71
 8012b50:	08012b79 	.word	0x08012b79
 8012b54:	08012b81 	.word	0x08012b81
 8012b58:	2300      	movs	r3, #0
 8012b5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012b5e:	e180      	b.n	8012e62 <UART_SetConfig+0x5a6>
 8012b60:	2304      	movs	r3, #4
 8012b62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012b66:	e17c      	b.n	8012e62 <UART_SetConfig+0x5a6>
 8012b68:	2308      	movs	r3, #8
 8012b6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012b6e:	e178      	b.n	8012e62 <UART_SetConfig+0x5a6>
 8012b70:	2310      	movs	r3, #16
 8012b72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012b76:	e174      	b.n	8012e62 <UART_SetConfig+0x5a6>
 8012b78:	2320      	movs	r3, #32
 8012b7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012b7e:	e170      	b.n	8012e62 <UART_SetConfig+0x5a6>
 8012b80:	2340      	movs	r3, #64	@ 0x40
 8012b82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012b86:	e16c      	b.n	8012e62 <UART_SetConfig+0x5a6>
 8012b88:	2380      	movs	r3, #128	@ 0x80
 8012b8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012b8e:	e168      	b.n	8012e62 <UART_SetConfig+0x5a6>
 8012b90:	697b      	ldr	r3, [r7, #20]
 8012b92:	681b      	ldr	r3, [r3, #0]
 8012b94:	4a1b      	ldr	r2, [pc, #108]	@ (8012c04 <UART_SetConfig+0x348>)
 8012b96:	4293      	cmp	r3, r2
 8012b98:	d142      	bne.n	8012c20 <UART_SetConfig+0x364>
 8012b9a:	4b16      	ldr	r3, [pc, #88]	@ (8012bf4 <UART_SetConfig+0x338>)
 8012b9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012b9e:	f003 0307 	and.w	r3, r3, #7
 8012ba2:	2b05      	cmp	r3, #5
 8012ba4:	d838      	bhi.n	8012c18 <UART_SetConfig+0x35c>
 8012ba6:	a201      	add	r2, pc, #4	@ (adr r2, 8012bac <UART_SetConfig+0x2f0>)
 8012ba8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012bac:	08012bc5 	.word	0x08012bc5
 8012bb0:	08012bcd 	.word	0x08012bcd
 8012bb4:	08012bd5 	.word	0x08012bd5
 8012bb8:	08012bdd 	.word	0x08012bdd
 8012bbc:	08012c09 	.word	0x08012c09
 8012bc0:	08012c11 	.word	0x08012c11
 8012bc4:	2300      	movs	r3, #0
 8012bc6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012bca:	e14a      	b.n	8012e62 <UART_SetConfig+0x5a6>
 8012bcc:	2304      	movs	r3, #4
 8012bce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012bd2:	e146      	b.n	8012e62 <UART_SetConfig+0x5a6>
 8012bd4:	2308      	movs	r3, #8
 8012bd6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012bda:	e142      	b.n	8012e62 <UART_SetConfig+0x5a6>
 8012bdc:	2310      	movs	r3, #16
 8012bde:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012be2:	e13e      	b.n	8012e62 <UART_SetConfig+0x5a6>
 8012be4:	cfff69f3 	.word	0xcfff69f3
 8012be8:	58000c00 	.word	0x58000c00
 8012bec:	11fff4ff 	.word	0x11fff4ff
 8012bf0:	40011000 	.word	0x40011000
 8012bf4:	58024400 	.word	0x58024400
 8012bf8:	40004400 	.word	0x40004400
 8012bfc:	40004800 	.word	0x40004800
 8012c00:	40004c00 	.word	0x40004c00
 8012c04:	40005000 	.word	0x40005000
 8012c08:	2320      	movs	r3, #32
 8012c0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012c0e:	e128      	b.n	8012e62 <UART_SetConfig+0x5a6>
 8012c10:	2340      	movs	r3, #64	@ 0x40
 8012c12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012c16:	e124      	b.n	8012e62 <UART_SetConfig+0x5a6>
 8012c18:	2380      	movs	r3, #128	@ 0x80
 8012c1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012c1e:	e120      	b.n	8012e62 <UART_SetConfig+0x5a6>
 8012c20:	697b      	ldr	r3, [r7, #20]
 8012c22:	681b      	ldr	r3, [r3, #0]
 8012c24:	4acb      	ldr	r2, [pc, #812]	@ (8012f54 <UART_SetConfig+0x698>)
 8012c26:	4293      	cmp	r3, r2
 8012c28:	d176      	bne.n	8012d18 <UART_SetConfig+0x45c>
 8012c2a:	4bcb      	ldr	r3, [pc, #812]	@ (8012f58 <UART_SetConfig+0x69c>)
 8012c2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012c2e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8012c32:	2b28      	cmp	r3, #40	@ 0x28
 8012c34:	d86c      	bhi.n	8012d10 <UART_SetConfig+0x454>
 8012c36:	a201      	add	r2, pc, #4	@ (adr r2, 8012c3c <UART_SetConfig+0x380>)
 8012c38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012c3c:	08012ce1 	.word	0x08012ce1
 8012c40:	08012d11 	.word	0x08012d11
 8012c44:	08012d11 	.word	0x08012d11
 8012c48:	08012d11 	.word	0x08012d11
 8012c4c:	08012d11 	.word	0x08012d11
 8012c50:	08012d11 	.word	0x08012d11
 8012c54:	08012d11 	.word	0x08012d11
 8012c58:	08012d11 	.word	0x08012d11
 8012c5c:	08012ce9 	.word	0x08012ce9
 8012c60:	08012d11 	.word	0x08012d11
 8012c64:	08012d11 	.word	0x08012d11
 8012c68:	08012d11 	.word	0x08012d11
 8012c6c:	08012d11 	.word	0x08012d11
 8012c70:	08012d11 	.word	0x08012d11
 8012c74:	08012d11 	.word	0x08012d11
 8012c78:	08012d11 	.word	0x08012d11
 8012c7c:	08012cf1 	.word	0x08012cf1
 8012c80:	08012d11 	.word	0x08012d11
 8012c84:	08012d11 	.word	0x08012d11
 8012c88:	08012d11 	.word	0x08012d11
 8012c8c:	08012d11 	.word	0x08012d11
 8012c90:	08012d11 	.word	0x08012d11
 8012c94:	08012d11 	.word	0x08012d11
 8012c98:	08012d11 	.word	0x08012d11
 8012c9c:	08012cf9 	.word	0x08012cf9
 8012ca0:	08012d11 	.word	0x08012d11
 8012ca4:	08012d11 	.word	0x08012d11
 8012ca8:	08012d11 	.word	0x08012d11
 8012cac:	08012d11 	.word	0x08012d11
 8012cb0:	08012d11 	.word	0x08012d11
 8012cb4:	08012d11 	.word	0x08012d11
 8012cb8:	08012d11 	.word	0x08012d11
 8012cbc:	08012d01 	.word	0x08012d01
 8012cc0:	08012d11 	.word	0x08012d11
 8012cc4:	08012d11 	.word	0x08012d11
 8012cc8:	08012d11 	.word	0x08012d11
 8012ccc:	08012d11 	.word	0x08012d11
 8012cd0:	08012d11 	.word	0x08012d11
 8012cd4:	08012d11 	.word	0x08012d11
 8012cd8:	08012d11 	.word	0x08012d11
 8012cdc:	08012d09 	.word	0x08012d09
 8012ce0:	2301      	movs	r3, #1
 8012ce2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012ce6:	e0bc      	b.n	8012e62 <UART_SetConfig+0x5a6>
 8012ce8:	2304      	movs	r3, #4
 8012cea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012cee:	e0b8      	b.n	8012e62 <UART_SetConfig+0x5a6>
 8012cf0:	2308      	movs	r3, #8
 8012cf2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012cf6:	e0b4      	b.n	8012e62 <UART_SetConfig+0x5a6>
 8012cf8:	2310      	movs	r3, #16
 8012cfa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012cfe:	e0b0      	b.n	8012e62 <UART_SetConfig+0x5a6>
 8012d00:	2320      	movs	r3, #32
 8012d02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012d06:	e0ac      	b.n	8012e62 <UART_SetConfig+0x5a6>
 8012d08:	2340      	movs	r3, #64	@ 0x40
 8012d0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012d0e:	e0a8      	b.n	8012e62 <UART_SetConfig+0x5a6>
 8012d10:	2380      	movs	r3, #128	@ 0x80
 8012d12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012d16:	e0a4      	b.n	8012e62 <UART_SetConfig+0x5a6>
 8012d18:	697b      	ldr	r3, [r7, #20]
 8012d1a:	681b      	ldr	r3, [r3, #0]
 8012d1c:	4a8f      	ldr	r2, [pc, #572]	@ (8012f5c <UART_SetConfig+0x6a0>)
 8012d1e:	4293      	cmp	r3, r2
 8012d20:	d130      	bne.n	8012d84 <UART_SetConfig+0x4c8>
 8012d22:	4b8d      	ldr	r3, [pc, #564]	@ (8012f58 <UART_SetConfig+0x69c>)
 8012d24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012d26:	f003 0307 	and.w	r3, r3, #7
 8012d2a:	2b05      	cmp	r3, #5
 8012d2c:	d826      	bhi.n	8012d7c <UART_SetConfig+0x4c0>
 8012d2e:	a201      	add	r2, pc, #4	@ (adr r2, 8012d34 <UART_SetConfig+0x478>)
 8012d30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012d34:	08012d4d 	.word	0x08012d4d
 8012d38:	08012d55 	.word	0x08012d55
 8012d3c:	08012d5d 	.word	0x08012d5d
 8012d40:	08012d65 	.word	0x08012d65
 8012d44:	08012d6d 	.word	0x08012d6d
 8012d48:	08012d75 	.word	0x08012d75
 8012d4c:	2300      	movs	r3, #0
 8012d4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012d52:	e086      	b.n	8012e62 <UART_SetConfig+0x5a6>
 8012d54:	2304      	movs	r3, #4
 8012d56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012d5a:	e082      	b.n	8012e62 <UART_SetConfig+0x5a6>
 8012d5c:	2308      	movs	r3, #8
 8012d5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012d62:	e07e      	b.n	8012e62 <UART_SetConfig+0x5a6>
 8012d64:	2310      	movs	r3, #16
 8012d66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012d6a:	e07a      	b.n	8012e62 <UART_SetConfig+0x5a6>
 8012d6c:	2320      	movs	r3, #32
 8012d6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012d72:	e076      	b.n	8012e62 <UART_SetConfig+0x5a6>
 8012d74:	2340      	movs	r3, #64	@ 0x40
 8012d76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012d7a:	e072      	b.n	8012e62 <UART_SetConfig+0x5a6>
 8012d7c:	2380      	movs	r3, #128	@ 0x80
 8012d7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012d82:	e06e      	b.n	8012e62 <UART_SetConfig+0x5a6>
 8012d84:	697b      	ldr	r3, [r7, #20]
 8012d86:	681b      	ldr	r3, [r3, #0]
 8012d88:	4a75      	ldr	r2, [pc, #468]	@ (8012f60 <UART_SetConfig+0x6a4>)
 8012d8a:	4293      	cmp	r3, r2
 8012d8c:	d130      	bne.n	8012df0 <UART_SetConfig+0x534>
 8012d8e:	4b72      	ldr	r3, [pc, #456]	@ (8012f58 <UART_SetConfig+0x69c>)
 8012d90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012d92:	f003 0307 	and.w	r3, r3, #7
 8012d96:	2b05      	cmp	r3, #5
 8012d98:	d826      	bhi.n	8012de8 <UART_SetConfig+0x52c>
 8012d9a:	a201      	add	r2, pc, #4	@ (adr r2, 8012da0 <UART_SetConfig+0x4e4>)
 8012d9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012da0:	08012db9 	.word	0x08012db9
 8012da4:	08012dc1 	.word	0x08012dc1
 8012da8:	08012dc9 	.word	0x08012dc9
 8012dac:	08012dd1 	.word	0x08012dd1
 8012db0:	08012dd9 	.word	0x08012dd9
 8012db4:	08012de1 	.word	0x08012de1
 8012db8:	2300      	movs	r3, #0
 8012dba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012dbe:	e050      	b.n	8012e62 <UART_SetConfig+0x5a6>
 8012dc0:	2304      	movs	r3, #4
 8012dc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012dc6:	e04c      	b.n	8012e62 <UART_SetConfig+0x5a6>
 8012dc8:	2308      	movs	r3, #8
 8012dca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012dce:	e048      	b.n	8012e62 <UART_SetConfig+0x5a6>
 8012dd0:	2310      	movs	r3, #16
 8012dd2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012dd6:	e044      	b.n	8012e62 <UART_SetConfig+0x5a6>
 8012dd8:	2320      	movs	r3, #32
 8012dda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012dde:	e040      	b.n	8012e62 <UART_SetConfig+0x5a6>
 8012de0:	2340      	movs	r3, #64	@ 0x40
 8012de2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012de6:	e03c      	b.n	8012e62 <UART_SetConfig+0x5a6>
 8012de8:	2380      	movs	r3, #128	@ 0x80
 8012dea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012dee:	e038      	b.n	8012e62 <UART_SetConfig+0x5a6>
 8012df0:	697b      	ldr	r3, [r7, #20]
 8012df2:	681b      	ldr	r3, [r3, #0]
 8012df4:	4a5b      	ldr	r2, [pc, #364]	@ (8012f64 <UART_SetConfig+0x6a8>)
 8012df6:	4293      	cmp	r3, r2
 8012df8:	d130      	bne.n	8012e5c <UART_SetConfig+0x5a0>
 8012dfa:	4b57      	ldr	r3, [pc, #348]	@ (8012f58 <UART_SetConfig+0x69c>)
 8012dfc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8012dfe:	f003 0307 	and.w	r3, r3, #7
 8012e02:	2b05      	cmp	r3, #5
 8012e04:	d826      	bhi.n	8012e54 <UART_SetConfig+0x598>
 8012e06:	a201      	add	r2, pc, #4	@ (adr r2, 8012e0c <UART_SetConfig+0x550>)
 8012e08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012e0c:	08012e25 	.word	0x08012e25
 8012e10:	08012e2d 	.word	0x08012e2d
 8012e14:	08012e35 	.word	0x08012e35
 8012e18:	08012e3d 	.word	0x08012e3d
 8012e1c:	08012e45 	.word	0x08012e45
 8012e20:	08012e4d 	.word	0x08012e4d
 8012e24:	2302      	movs	r3, #2
 8012e26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012e2a:	e01a      	b.n	8012e62 <UART_SetConfig+0x5a6>
 8012e2c:	2304      	movs	r3, #4
 8012e2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012e32:	e016      	b.n	8012e62 <UART_SetConfig+0x5a6>
 8012e34:	2308      	movs	r3, #8
 8012e36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012e3a:	e012      	b.n	8012e62 <UART_SetConfig+0x5a6>
 8012e3c:	2310      	movs	r3, #16
 8012e3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012e42:	e00e      	b.n	8012e62 <UART_SetConfig+0x5a6>
 8012e44:	2320      	movs	r3, #32
 8012e46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012e4a:	e00a      	b.n	8012e62 <UART_SetConfig+0x5a6>
 8012e4c:	2340      	movs	r3, #64	@ 0x40
 8012e4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012e52:	e006      	b.n	8012e62 <UART_SetConfig+0x5a6>
 8012e54:	2380      	movs	r3, #128	@ 0x80
 8012e56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012e5a:	e002      	b.n	8012e62 <UART_SetConfig+0x5a6>
 8012e5c:	2380      	movs	r3, #128	@ 0x80
 8012e5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8012e62:	697b      	ldr	r3, [r7, #20]
 8012e64:	681b      	ldr	r3, [r3, #0]
 8012e66:	4a3f      	ldr	r2, [pc, #252]	@ (8012f64 <UART_SetConfig+0x6a8>)
 8012e68:	4293      	cmp	r3, r2
 8012e6a:	f040 80f8 	bne.w	801305e <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8012e6e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8012e72:	2b20      	cmp	r3, #32
 8012e74:	dc46      	bgt.n	8012f04 <UART_SetConfig+0x648>
 8012e76:	2b02      	cmp	r3, #2
 8012e78:	f2c0 8082 	blt.w	8012f80 <UART_SetConfig+0x6c4>
 8012e7c:	3b02      	subs	r3, #2
 8012e7e:	2b1e      	cmp	r3, #30
 8012e80:	d87e      	bhi.n	8012f80 <UART_SetConfig+0x6c4>
 8012e82:	a201      	add	r2, pc, #4	@ (adr r2, 8012e88 <UART_SetConfig+0x5cc>)
 8012e84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012e88:	08012f0b 	.word	0x08012f0b
 8012e8c:	08012f81 	.word	0x08012f81
 8012e90:	08012f13 	.word	0x08012f13
 8012e94:	08012f81 	.word	0x08012f81
 8012e98:	08012f81 	.word	0x08012f81
 8012e9c:	08012f81 	.word	0x08012f81
 8012ea0:	08012f23 	.word	0x08012f23
 8012ea4:	08012f81 	.word	0x08012f81
 8012ea8:	08012f81 	.word	0x08012f81
 8012eac:	08012f81 	.word	0x08012f81
 8012eb0:	08012f81 	.word	0x08012f81
 8012eb4:	08012f81 	.word	0x08012f81
 8012eb8:	08012f81 	.word	0x08012f81
 8012ebc:	08012f81 	.word	0x08012f81
 8012ec0:	08012f33 	.word	0x08012f33
 8012ec4:	08012f81 	.word	0x08012f81
 8012ec8:	08012f81 	.word	0x08012f81
 8012ecc:	08012f81 	.word	0x08012f81
 8012ed0:	08012f81 	.word	0x08012f81
 8012ed4:	08012f81 	.word	0x08012f81
 8012ed8:	08012f81 	.word	0x08012f81
 8012edc:	08012f81 	.word	0x08012f81
 8012ee0:	08012f81 	.word	0x08012f81
 8012ee4:	08012f81 	.word	0x08012f81
 8012ee8:	08012f81 	.word	0x08012f81
 8012eec:	08012f81 	.word	0x08012f81
 8012ef0:	08012f81 	.word	0x08012f81
 8012ef4:	08012f81 	.word	0x08012f81
 8012ef8:	08012f81 	.word	0x08012f81
 8012efc:	08012f81 	.word	0x08012f81
 8012f00:	08012f73 	.word	0x08012f73
 8012f04:	2b40      	cmp	r3, #64	@ 0x40
 8012f06:	d037      	beq.n	8012f78 <UART_SetConfig+0x6bc>
 8012f08:	e03a      	b.n	8012f80 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8012f0a:	f7fc fe3f 	bl	800fb8c <HAL_RCCEx_GetD3PCLK1Freq>
 8012f0e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8012f10:	e03c      	b.n	8012f8c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8012f12:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8012f16:	4618      	mov	r0, r3
 8012f18:	f7fc fe4e 	bl	800fbb8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8012f1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012f1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8012f20:	e034      	b.n	8012f8c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8012f22:	f107 0318 	add.w	r3, r7, #24
 8012f26:	4618      	mov	r0, r3
 8012f28:	f7fc ff9a 	bl	800fe60 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8012f2c:	69fb      	ldr	r3, [r7, #28]
 8012f2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8012f30:	e02c      	b.n	8012f8c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8012f32:	4b09      	ldr	r3, [pc, #36]	@ (8012f58 <UART_SetConfig+0x69c>)
 8012f34:	681b      	ldr	r3, [r3, #0]
 8012f36:	f003 0320 	and.w	r3, r3, #32
 8012f3a:	2b00      	cmp	r3, #0
 8012f3c:	d016      	beq.n	8012f6c <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8012f3e:	4b06      	ldr	r3, [pc, #24]	@ (8012f58 <UART_SetConfig+0x69c>)
 8012f40:	681b      	ldr	r3, [r3, #0]
 8012f42:	08db      	lsrs	r3, r3, #3
 8012f44:	f003 0303 	and.w	r3, r3, #3
 8012f48:	4a07      	ldr	r2, [pc, #28]	@ (8012f68 <UART_SetConfig+0x6ac>)
 8012f4a:	fa22 f303 	lsr.w	r3, r2, r3
 8012f4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8012f50:	e01c      	b.n	8012f8c <UART_SetConfig+0x6d0>
 8012f52:	bf00      	nop
 8012f54:	40011400 	.word	0x40011400
 8012f58:	58024400 	.word	0x58024400
 8012f5c:	40007800 	.word	0x40007800
 8012f60:	40007c00 	.word	0x40007c00
 8012f64:	58000c00 	.word	0x58000c00
 8012f68:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8012f6c:	4b9d      	ldr	r3, [pc, #628]	@ (80131e4 <UART_SetConfig+0x928>)
 8012f6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8012f70:	e00c      	b.n	8012f8c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8012f72:	4b9d      	ldr	r3, [pc, #628]	@ (80131e8 <UART_SetConfig+0x92c>)
 8012f74:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8012f76:	e009      	b.n	8012f8c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8012f78:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8012f7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8012f7e:	e005      	b.n	8012f8c <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8012f80:	2300      	movs	r3, #0
 8012f82:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8012f84:	2301      	movs	r3, #1
 8012f86:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8012f8a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8012f8c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012f8e:	2b00      	cmp	r3, #0
 8012f90:	f000 81de 	beq.w	8013350 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8012f94:	697b      	ldr	r3, [r7, #20]
 8012f96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012f98:	4a94      	ldr	r2, [pc, #592]	@ (80131ec <UART_SetConfig+0x930>)
 8012f9a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8012f9e:	461a      	mov	r2, r3
 8012fa0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012fa2:	fbb3 f3f2 	udiv	r3, r3, r2
 8012fa6:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8012fa8:	697b      	ldr	r3, [r7, #20]
 8012faa:	685a      	ldr	r2, [r3, #4]
 8012fac:	4613      	mov	r3, r2
 8012fae:	005b      	lsls	r3, r3, #1
 8012fb0:	4413      	add	r3, r2
 8012fb2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012fb4:	429a      	cmp	r2, r3
 8012fb6:	d305      	bcc.n	8012fc4 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8012fb8:	697b      	ldr	r3, [r7, #20]
 8012fba:	685b      	ldr	r3, [r3, #4]
 8012fbc:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8012fbe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012fc0:	429a      	cmp	r2, r3
 8012fc2:	d903      	bls.n	8012fcc <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8012fc4:	2301      	movs	r3, #1
 8012fc6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8012fca:	e1c1      	b.n	8013350 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8012fcc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012fce:	2200      	movs	r2, #0
 8012fd0:	60bb      	str	r3, [r7, #8]
 8012fd2:	60fa      	str	r2, [r7, #12]
 8012fd4:	697b      	ldr	r3, [r7, #20]
 8012fd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012fd8:	4a84      	ldr	r2, [pc, #528]	@ (80131ec <UART_SetConfig+0x930>)
 8012fda:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8012fde:	b29b      	uxth	r3, r3
 8012fe0:	2200      	movs	r2, #0
 8012fe2:	603b      	str	r3, [r7, #0]
 8012fe4:	607a      	str	r2, [r7, #4]
 8012fe6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8012fea:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8012fee:	f7ed f9df 	bl	80003b0 <__aeabi_uldivmod>
 8012ff2:	4602      	mov	r2, r0
 8012ff4:	460b      	mov	r3, r1
 8012ff6:	4610      	mov	r0, r2
 8012ff8:	4619      	mov	r1, r3
 8012ffa:	f04f 0200 	mov.w	r2, #0
 8012ffe:	f04f 0300 	mov.w	r3, #0
 8013002:	020b      	lsls	r3, r1, #8
 8013004:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8013008:	0202      	lsls	r2, r0, #8
 801300a:	6979      	ldr	r1, [r7, #20]
 801300c:	6849      	ldr	r1, [r1, #4]
 801300e:	0849      	lsrs	r1, r1, #1
 8013010:	2000      	movs	r0, #0
 8013012:	460c      	mov	r4, r1
 8013014:	4605      	mov	r5, r0
 8013016:	eb12 0804 	adds.w	r8, r2, r4
 801301a:	eb43 0905 	adc.w	r9, r3, r5
 801301e:	697b      	ldr	r3, [r7, #20]
 8013020:	685b      	ldr	r3, [r3, #4]
 8013022:	2200      	movs	r2, #0
 8013024:	469a      	mov	sl, r3
 8013026:	4693      	mov	fp, r2
 8013028:	4652      	mov	r2, sl
 801302a:	465b      	mov	r3, fp
 801302c:	4640      	mov	r0, r8
 801302e:	4649      	mov	r1, r9
 8013030:	f7ed f9be 	bl	80003b0 <__aeabi_uldivmod>
 8013034:	4602      	mov	r2, r0
 8013036:	460b      	mov	r3, r1
 8013038:	4613      	mov	r3, r2
 801303a:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 801303c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801303e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8013042:	d308      	bcc.n	8013056 <UART_SetConfig+0x79a>
 8013044:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013046:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 801304a:	d204      	bcs.n	8013056 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 801304c:	697b      	ldr	r3, [r7, #20]
 801304e:	681b      	ldr	r3, [r3, #0]
 8013050:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8013052:	60da      	str	r2, [r3, #12]
 8013054:	e17c      	b.n	8013350 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8013056:	2301      	movs	r3, #1
 8013058:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 801305c:	e178      	b.n	8013350 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 801305e:	697b      	ldr	r3, [r7, #20]
 8013060:	69db      	ldr	r3, [r3, #28]
 8013062:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8013066:	f040 80c5 	bne.w	80131f4 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 801306a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 801306e:	2b20      	cmp	r3, #32
 8013070:	dc48      	bgt.n	8013104 <UART_SetConfig+0x848>
 8013072:	2b00      	cmp	r3, #0
 8013074:	db7b      	blt.n	801316e <UART_SetConfig+0x8b2>
 8013076:	2b20      	cmp	r3, #32
 8013078:	d879      	bhi.n	801316e <UART_SetConfig+0x8b2>
 801307a:	a201      	add	r2, pc, #4	@ (adr r2, 8013080 <UART_SetConfig+0x7c4>)
 801307c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013080:	0801310b 	.word	0x0801310b
 8013084:	08013113 	.word	0x08013113
 8013088:	0801316f 	.word	0x0801316f
 801308c:	0801316f 	.word	0x0801316f
 8013090:	0801311b 	.word	0x0801311b
 8013094:	0801316f 	.word	0x0801316f
 8013098:	0801316f 	.word	0x0801316f
 801309c:	0801316f 	.word	0x0801316f
 80130a0:	0801312b 	.word	0x0801312b
 80130a4:	0801316f 	.word	0x0801316f
 80130a8:	0801316f 	.word	0x0801316f
 80130ac:	0801316f 	.word	0x0801316f
 80130b0:	0801316f 	.word	0x0801316f
 80130b4:	0801316f 	.word	0x0801316f
 80130b8:	0801316f 	.word	0x0801316f
 80130bc:	0801316f 	.word	0x0801316f
 80130c0:	0801313b 	.word	0x0801313b
 80130c4:	0801316f 	.word	0x0801316f
 80130c8:	0801316f 	.word	0x0801316f
 80130cc:	0801316f 	.word	0x0801316f
 80130d0:	0801316f 	.word	0x0801316f
 80130d4:	0801316f 	.word	0x0801316f
 80130d8:	0801316f 	.word	0x0801316f
 80130dc:	0801316f 	.word	0x0801316f
 80130e0:	0801316f 	.word	0x0801316f
 80130e4:	0801316f 	.word	0x0801316f
 80130e8:	0801316f 	.word	0x0801316f
 80130ec:	0801316f 	.word	0x0801316f
 80130f0:	0801316f 	.word	0x0801316f
 80130f4:	0801316f 	.word	0x0801316f
 80130f8:	0801316f 	.word	0x0801316f
 80130fc:	0801316f 	.word	0x0801316f
 8013100:	08013161 	.word	0x08013161
 8013104:	2b40      	cmp	r3, #64	@ 0x40
 8013106:	d02e      	beq.n	8013166 <UART_SetConfig+0x8aa>
 8013108:	e031      	b.n	801316e <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 801310a:	f7fb fb09 	bl	800e720 <HAL_RCC_GetPCLK1Freq>
 801310e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8013110:	e033      	b.n	801317a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8013112:	f7fb fb1b 	bl	800e74c <HAL_RCC_GetPCLK2Freq>
 8013116:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8013118:	e02f      	b.n	801317a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801311a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 801311e:	4618      	mov	r0, r3
 8013120:	f7fc fd4a 	bl	800fbb8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8013124:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013126:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8013128:	e027      	b.n	801317a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 801312a:	f107 0318 	add.w	r3, r7, #24
 801312e:	4618      	mov	r0, r3
 8013130:	f7fc fe96 	bl	800fe60 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8013134:	69fb      	ldr	r3, [r7, #28]
 8013136:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8013138:	e01f      	b.n	801317a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 801313a:	4b2d      	ldr	r3, [pc, #180]	@ (80131f0 <UART_SetConfig+0x934>)
 801313c:	681b      	ldr	r3, [r3, #0]
 801313e:	f003 0320 	and.w	r3, r3, #32
 8013142:	2b00      	cmp	r3, #0
 8013144:	d009      	beq.n	801315a <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8013146:	4b2a      	ldr	r3, [pc, #168]	@ (80131f0 <UART_SetConfig+0x934>)
 8013148:	681b      	ldr	r3, [r3, #0]
 801314a:	08db      	lsrs	r3, r3, #3
 801314c:	f003 0303 	and.w	r3, r3, #3
 8013150:	4a24      	ldr	r2, [pc, #144]	@ (80131e4 <UART_SetConfig+0x928>)
 8013152:	fa22 f303 	lsr.w	r3, r2, r3
 8013156:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8013158:	e00f      	b.n	801317a <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 801315a:	4b22      	ldr	r3, [pc, #136]	@ (80131e4 <UART_SetConfig+0x928>)
 801315c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801315e:	e00c      	b.n	801317a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8013160:	4b21      	ldr	r3, [pc, #132]	@ (80131e8 <UART_SetConfig+0x92c>)
 8013162:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8013164:	e009      	b.n	801317a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8013166:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801316a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801316c:	e005      	b.n	801317a <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 801316e:	2300      	movs	r3, #0
 8013170:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8013172:	2301      	movs	r3, #1
 8013174:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8013178:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 801317a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801317c:	2b00      	cmp	r3, #0
 801317e:	f000 80e7 	beq.w	8013350 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8013182:	697b      	ldr	r3, [r7, #20]
 8013184:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013186:	4a19      	ldr	r2, [pc, #100]	@ (80131ec <UART_SetConfig+0x930>)
 8013188:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801318c:	461a      	mov	r2, r3
 801318e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013190:	fbb3 f3f2 	udiv	r3, r3, r2
 8013194:	005a      	lsls	r2, r3, #1
 8013196:	697b      	ldr	r3, [r7, #20]
 8013198:	685b      	ldr	r3, [r3, #4]
 801319a:	085b      	lsrs	r3, r3, #1
 801319c:	441a      	add	r2, r3
 801319e:	697b      	ldr	r3, [r7, #20]
 80131a0:	685b      	ldr	r3, [r3, #4]
 80131a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80131a6:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80131a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80131aa:	2b0f      	cmp	r3, #15
 80131ac:	d916      	bls.n	80131dc <UART_SetConfig+0x920>
 80131ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80131b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80131b4:	d212      	bcs.n	80131dc <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80131b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80131b8:	b29b      	uxth	r3, r3
 80131ba:	f023 030f 	bic.w	r3, r3, #15
 80131be:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80131c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80131c2:	085b      	lsrs	r3, r3, #1
 80131c4:	b29b      	uxth	r3, r3
 80131c6:	f003 0307 	and.w	r3, r3, #7
 80131ca:	b29a      	uxth	r2, r3
 80131cc:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80131ce:	4313      	orrs	r3, r2
 80131d0:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 80131d2:	697b      	ldr	r3, [r7, #20]
 80131d4:	681b      	ldr	r3, [r3, #0]
 80131d6:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80131d8:	60da      	str	r2, [r3, #12]
 80131da:	e0b9      	b.n	8013350 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80131dc:	2301      	movs	r3, #1
 80131de:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80131e2:	e0b5      	b.n	8013350 <UART_SetConfig+0xa94>
 80131e4:	03d09000 	.word	0x03d09000
 80131e8:	003d0900 	.word	0x003d0900
 80131ec:	08019880 	.word	0x08019880
 80131f0:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 80131f4:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80131f8:	2b20      	cmp	r3, #32
 80131fa:	dc49      	bgt.n	8013290 <UART_SetConfig+0x9d4>
 80131fc:	2b00      	cmp	r3, #0
 80131fe:	db7c      	blt.n	80132fa <UART_SetConfig+0xa3e>
 8013200:	2b20      	cmp	r3, #32
 8013202:	d87a      	bhi.n	80132fa <UART_SetConfig+0xa3e>
 8013204:	a201      	add	r2, pc, #4	@ (adr r2, 801320c <UART_SetConfig+0x950>)
 8013206:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801320a:	bf00      	nop
 801320c:	08013297 	.word	0x08013297
 8013210:	0801329f 	.word	0x0801329f
 8013214:	080132fb 	.word	0x080132fb
 8013218:	080132fb 	.word	0x080132fb
 801321c:	080132a7 	.word	0x080132a7
 8013220:	080132fb 	.word	0x080132fb
 8013224:	080132fb 	.word	0x080132fb
 8013228:	080132fb 	.word	0x080132fb
 801322c:	080132b7 	.word	0x080132b7
 8013230:	080132fb 	.word	0x080132fb
 8013234:	080132fb 	.word	0x080132fb
 8013238:	080132fb 	.word	0x080132fb
 801323c:	080132fb 	.word	0x080132fb
 8013240:	080132fb 	.word	0x080132fb
 8013244:	080132fb 	.word	0x080132fb
 8013248:	080132fb 	.word	0x080132fb
 801324c:	080132c7 	.word	0x080132c7
 8013250:	080132fb 	.word	0x080132fb
 8013254:	080132fb 	.word	0x080132fb
 8013258:	080132fb 	.word	0x080132fb
 801325c:	080132fb 	.word	0x080132fb
 8013260:	080132fb 	.word	0x080132fb
 8013264:	080132fb 	.word	0x080132fb
 8013268:	080132fb 	.word	0x080132fb
 801326c:	080132fb 	.word	0x080132fb
 8013270:	080132fb 	.word	0x080132fb
 8013274:	080132fb 	.word	0x080132fb
 8013278:	080132fb 	.word	0x080132fb
 801327c:	080132fb 	.word	0x080132fb
 8013280:	080132fb 	.word	0x080132fb
 8013284:	080132fb 	.word	0x080132fb
 8013288:	080132fb 	.word	0x080132fb
 801328c:	080132ed 	.word	0x080132ed
 8013290:	2b40      	cmp	r3, #64	@ 0x40
 8013292:	d02e      	beq.n	80132f2 <UART_SetConfig+0xa36>
 8013294:	e031      	b.n	80132fa <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8013296:	f7fb fa43 	bl	800e720 <HAL_RCC_GetPCLK1Freq>
 801329a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 801329c:	e033      	b.n	8013306 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 801329e:	f7fb fa55 	bl	800e74c <HAL_RCC_GetPCLK2Freq>
 80132a2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80132a4:	e02f      	b.n	8013306 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80132a6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80132aa:	4618      	mov	r0, r3
 80132ac:	f7fc fc84 	bl	800fbb8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80132b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80132b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80132b4:	e027      	b.n	8013306 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80132b6:	f107 0318 	add.w	r3, r7, #24
 80132ba:	4618      	mov	r0, r3
 80132bc:	f7fc fdd0 	bl	800fe60 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80132c0:	69fb      	ldr	r3, [r7, #28]
 80132c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80132c4:	e01f      	b.n	8013306 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80132c6:	4b2d      	ldr	r3, [pc, #180]	@ (801337c <UART_SetConfig+0xac0>)
 80132c8:	681b      	ldr	r3, [r3, #0]
 80132ca:	f003 0320 	and.w	r3, r3, #32
 80132ce:	2b00      	cmp	r3, #0
 80132d0:	d009      	beq.n	80132e6 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80132d2:	4b2a      	ldr	r3, [pc, #168]	@ (801337c <UART_SetConfig+0xac0>)
 80132d4:	681b      	ldr	r3, [r3, #0]
 80132d6:	08db      	lsrs	r3, r3, #3
 80132d8:	f003 0303 	and.w	r3, r3, #3
 80132dc:	4a28      	ldr	r2, [pc, #160]	@ (8013380 <UART_SetConfig+0xac4>)
 80132de:	fa22 f303 	lsr.w	r3, r2, r3
 80132e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80132e4:	e00f      	b.n	8013306 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 80132e6:	4b26      	ldr	r3, [pc, #152]	@ (8013380 <UART_SetConfig+0xac4>)
 80132e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80132ea:	e00c      	b.n	8013306 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80132ec:	4b25      	ldr	r3, [pc, #148]	@ (8013384 <UART_SetConfig+0xac8>)
 80132ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80132f0:	e009      	b.n	8013306 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80132f2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80132f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80132f8:	e005      	b.n	8013306 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 80132fa:	2300      	movs	r3, #0
 80132fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80132fe:	2301      	movs	r3, #1
 8013300:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8013304:	bf00      	nop
    }

    if (pclk != 0U)
 8013306:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013308:	2b00      	cmp	r3, #0
 801330a:	d021      	beq.n	8013350 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 801330c:	697b      	ldr	r3, [r7, #20]
 801330e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013310:	4a1d      	ldr	r2, [pc, #116]	@ (8013388 <UART_SetConfig+0xacc>)
 8013312:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8013316:	461a      	mov	r2, r3
 8013318:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801331a:	fbb3 f2f2 	udiv	r2, r3, r2
 801331e:	697b      	ldr	r3, [r7, #20]
 8013320:	685b      	ldr	r3, [r3, #4]
 8013322:	085b      	lsrs	r3, r3, #1
 8013324:	441a      	add	r2, r3
 8013326:	697b      	ldr	r3, [r7, #20]
 8013328:	685b      	ldr	r3, [r3, #4]
 801332a:	fbb2 f3f3 	udiv	r3, r2, r3
 801332e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8013330:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013332:	2b0f      	cmp	r3, #15
 8013334:	d909      	bls.n	801334a <UART_SetConfig+0xa8e>
 8013336:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013338:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801333c:	d205      	bcs.n	801334a <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 801333e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013340:	b29a      	uxth	r2, r3
 8013342:	697b      	ldr	r3, [r7, #20]
 8013344:	681b      	ldr	r3, [r3, #0]
 8013346:	60da      	str	r2, [r3, #12]
 8013348:	e002      	b.n	8013350 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 801334a:	2301      	movs	r3, #1
 801334c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8013350:	697b      	ldr	r3, [r7, #20]
 8013352:	2201      	movs	r2, #1
 8013354:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8013358:	697b      	ldr	r3, [r7, #20]
 801335a:	2201      	movs	r2, #1
 801335c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8013360:	697b      	ldr	r3, [r7, #20]
 8013362:	2200      	movs	r2, #0
 8013364:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8013366:	697b      	ldr	r3, [r7, #20]
 8013368:	2200      	movs	r2, #0
 801336a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 801336c:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8013370:	4618      	mov	r0, r3
 8013372:	3748      	adds	r7, #72	@ 0x48
 8013374:	46bd      	mov	sp, r7
 8013376:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 801337a:	bf00      	nop
 801337c:	58024400 	.word	0x58024400
 8013380:	03d09000 	.word	0x03d09000
 8013384:	003d0900 	.word	0x003d0900
 8013388:	08019880 	.word	0x08019880

0801338c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 801338c:	b480      	push	{r7}
 801338e:	b083      	sub	sp, #12
 8013390:	af00      	add	r7, sp, #0
 8013392:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8013394:	687b      	ldr	r3, [r7, #4]
 8013396:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013398:	f003 0308 	and.w	r3, r3, #8
 801339c:	2b00      	cmp	r3, #0
 801339e:	d00a      	beq.n	80133b6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80133a0:	687b      	ldr	r3, [r7, #4]
 80133a2:	681b      	ldr	r3, [r3, #0]
 80133a4:	685b      	ldr	r3, [r3, #4]
 80133a6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80133aa:	687b      	ldr	r3, [r7, #4]
 80133ac:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80133ae:	687b      	ldr	r3, [r7, #4]
 80133b0:	681b      	ldr	r3, [r3, #0]
 80133b2:	430a      	orrs	r2, r1
 80133b4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80133b6:	687b      	ldr	r3, [r7, #4]
 80133b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80133ba:	f003 0301 	and.w	r3, r3, #1
 80133be:	2b00      	cmp	r3, #0
 80133c0:	d00a      	beq.n	80133d8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80133c2:	687b      	ldr	r3, [r7, #4]
 80133c4:	681b      	ldr	r3, [r3, #0]
 80133c6:	685b      	ldr	r3, [r3, #4]
 80133c8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80133cc:	687b      	ldr	r3, [r7, #4]
 80133ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80133d0:	687b      	ldr	r3, [r7, #4]
 80133d2:	681b      	ldr	r3, [r3, #0]
 80133d4:	430a      	orrs	r2, r1
 80133d6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80133d8:	687b      	ldr	r3, [r7, #4]
 80133da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80133dc:	f003 0302 	and.w	r3, r3, #2
 80133e0:	2b00      	cmp	r3, #0
 80133e2:	d00a      	beq.n	80133fa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80133e4:	687b      	ldr	r3, [r7, #4]
 80133e6:	681b      	ldr	r3, [r3, #0]
 80133e8:	685b      	ldr	r3, [r3, #4]
 80133ea:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80133ee:	687b      	ldr	r3, [r7, #4]
 80133f0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80133f2:	687b      	ldr	r3, [r7, #4]
 80133f4:	681b      	ldr	r3, [r3, #0]
 80133f6:	430a      	orrs	r2, r1
 80133f8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80133fa:	687b      	ldr	r3, [r7, #4]
 80133fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80133fe:	f003 0304 	and.w	r3, r3, #4
 8013402:	2b00      	cmp	r3, #0
 8013404:	d00a      	beq.n	801341c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8013406:	687b      	ldr	r3, [r7, #4]
 8013408:	681b      	ldr	r3, [r3, #0]
 801340a:	685b      	ldr	r3, [r3, #4]
 801340c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8013410:	687b      	ldr	r3, [r7, #4]
 8013412:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8013414:	687b      	ldr	r3, [r7, #4]
 8013416:	681b      	ldr	r3, [r3, #0]
 8013418:	430a      	orrs	r2, r1
 801341a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 801341c:	687b      	ldr	r3, [r7, #4]
 801341e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013420:	f003 0310 	and.w	r3, r3, #16
 8013424:	2b00      	cmp	r3, #0
 8013426:	d00a      	beq.n	801343e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8013428:	687b      	ldr	r3, [r7, #4]
 801342a:	681b      	ldr	r3, [r3, #0]
 801342c:	689b      	ldr	r3, [r3, #8]
 801342e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8013432:	687b      	ldr	r3, [r7, #4]
 8013434:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8013436:	687b      	ldr	r3, [r7, #4]
 8013438:	681b      	ldr	r3, [r3, #0]
 801343a:	430a      	orrs	r2, r1
 801343c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 801343e:	687b      	ldr	r3, [r7, #4]
 8013440:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013442:	f003 0320 	and.w	r3, r3, #32
 8013446:	2b00      	cmp	r3, #0
 8013448:	d00a      	beq.n	8013460 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 801344a:	687b      	ldr	r3, [r7, #4]
 801344c:	681b      	ldr	r3, [r3, #0]
 801344e:	689b      	ldr	r3, [r3, #8]
 8013450:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8013454:	687b      	ldr	r3, [r7, #4]
 8013456:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8013458:	687b      	ldr	r3, [r7, #4]
 801345a:	681b      	ldr	r3, [r3, #0]
 801345c:	430a      	orrs	r2, r1
 801345e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8013460:	687b      	ldr	r3, [r7, #4]
 8013462:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013464:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8013468:	2b00      	cmp	r3, #0
 801346a:	d01a      	beq.n	80134a2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 801346c:	687b      	ldr	r3, [r7, #4]
 801346e:	681b      	ldr	r3, [r3, #0]
 8013470:	685b      	ldr	r3, [r3, #4]
 8013472:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8013476:	687b      	ldr	r3, [r7, #4]
 8013478:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801347a:	687b      	ldr	r3, [r7, #4]
 801347c:	681b      	ldr	r3, [r3, #0]
 801347e:	430a      	orrs	r2, r1
 8013480:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8013482:	687b      	ldr	r3, [r7, #4]
 8013484:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8013486:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 801348a:	d10a      	bne.n	80134a2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 801348c:	687b      	ldr	r3, [r7, #4]
 801348e:	681b      	ldr	r3, [r3, #0]
 8013490:	685b      	ldr	r3, [r3, #4]
 8013492:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8013496:	687b      	ldr	r3, [r7, #4]
 8013498:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 801349a:	687b      	ldr	r3, [r7, #4]
 801349c:	681b      	ldr	r3, [r3, #0]
 801349e:	430a      	orrs	r2, r1
 80134a0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80134a2:	687b      	ldr	r3, [r7, #4]
 80134a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80134a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80134aa:	2b00      	cmp	r3, #0
 80134ac:	d00a      	beq.n	80134c4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80134ae:	687b      	ldr	r3, [r7, #4]
 80134b0:	681b      	ldr	r3, [r3, #0]
 80134b2:	685b      	ldr	r3, [r3, #4]
 80134b4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80134b8:	687b      	ldr	r3, [r7, #4]
 80134ba:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80134bc:	687b      	ldr	r3, [r7, #4]
 80134be:	681b      	ldr	r3, [r3, #0]
 80134c0:	430a      	orrs	r2, r1
 80134c2:	605a      	str	r2, [r3, #4]
  }
}
 80134c4:	bf00      	nop
 80134c6:	370c      	adds	r7, #12
 80134c8:	46bd      	mov	sp, r7
 80134ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80134ce:	4770      	bx	lr

080134d0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80134d0:	b580      	push	{r7, lr}
 80134d2:	b098      	sub	sp, #96	@ 0x60
 80134d4:	af02      	add	r7, sp, #8
 80134d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80134d8:	687b      	ldr	r3, [r7, #4]
 80134da:	2200      	movs	r2, #0
 80134dc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80134e0:	f7f3 f90c 	bl	80066fc <HAL_GetTick>
 80134e4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80134e6:	687b      	ldr	r3, [r7, #4]
 80134e8:	681b      	ldr	r3, [r3, #0]
 80134ea:	681b      	ldr	r3, [r3, #0]
 80134ec:	f003 0308 	and.w	r3, r3, #8
 80134f0:	2b08      	cmp	r3, #8
 80134f2:	d12f      	bne.n	8013554 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80134f4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80134f8:	9300      	str	r3, [sp, #0]
 80134fa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80134fc:	2200      	movs	r2, #0
 80134fe:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8013502:	6878      	ldr	r0, [r7, #4]
 8013504:	f000 f88e 	bl	8013624 <UART_WaitOnFlagUntilTimeout>
 8013508:	4603      	mov	r3, r0
 801350a:	2b00      	cmp	r3, #0
 801350c:	d022      	beq.n	8013554 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 801350e:	687b      	ldr	r3, [r7, #4]
 8013510:	681b      	ldr	r3, [r3, #0]
 8013512:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013514:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013516:	e853 3f00 	ldrex	r3, [r3]
 801351a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 801351c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801351e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8013522:	653b      	str	r3, [r7, #80]	@ 0x50
 8013524:	687b      	ldr	r3, [r7, #4]
 8013526:	681b      	ldr	r3, [r3, #0]
 8013528:	461a      	mov	r2, r3
 801352a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801352c:	647b      	str	r3, [r7, #68]	@ 0x44
 801352e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013530:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8013532:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8013534:	e841 2300 	strex	r3, r2, [r1]
 8013538:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 801353a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801353c:	2b00      	cmp	r3, #0
 801353e:	d1e6      	bne.n	801350e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8013540:	687b      	ldr	r3, [r7, #4]
 8013542:	2220      	movs	r2, #32
 8013544:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8013548:	687b      	ldr	r3, [r7, #4]
 801354a:	2200      	movs	r2, #0
 801354c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8013550:	2303      	movs	r3, #3
 8013552:	e063      	b.n	801361c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8013554:	687b      	ldr	r3, [r7, #4]
 8013556:	681b      	ldr	r3, [r3, #0]
 8013558:	681b      	ldr	r3, [r3, #0]
 801355a:	f003 0304 	and.w	r3, r3, #4
 801355e:	2b04      	cmp	r3, #4
 8013560:	d149      	bne.n	80135f6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8013562:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8013566:	9300      	str	r3, [sp, #0]
 8013568:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801356a:	2200      	movs	r2, #0
 801356c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8013570:	6878      	ldr	r0, [r7, #4]
 8013572:	f000 f857 	bl	8013624 <UART_WaitOnFlagUntilTimeout>
 8013576:	4603      	mov	r3, r0
 8013578:	2b00      	cmp	r3, #0
 801357a:	d03c      	beq.n	80135f6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 801357c:	687b      	ldr	r3, [r7, #4]
 801357e:	681b      	ldr	r3, [r3, #0]
 8013580:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013582:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013584:	e853 3f00 	ldrex	r3, [r3]
 8013588:	623b      	str	r3, [r7, #32]
   return(result);
 801358a:	6a3b      	ldr	r3, [r7, #32]
 801358c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8013590:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8013592:	687b      	ldr	r3, [r7, #4]
 8013594:	681b      	ldr	r3, [r3, #0]
 8013596:	461a      	mov	r2, r3
 8013598:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801359a:	633b      	str	r3, [r7, #48]	@ 0x30
 801359c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801359e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80135a0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80135a2:	e841 2300 	strex	r3, r2, [r1]
 80135a6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80135a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80135aa:	2b00      	cmp	r3, #0
 80135ac:	d1e6      	bne.n	801357c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80135ae:	687b      	ldr	r3, [r7, #4]
 80135b0:	681b      	ldr	r3, [r3, #0]
 80135b2:	3308      	adds	r3, #8
 80135b4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80135b6:	693b      	ldr	r3, [r7, #16]
 80135b8:	e853 3f00 	ldrex	r3, [r3]
 80135bc:	60fb      	str	r3, [r7, #12]
   return(result);
 80135be:	68fb      	ldr	r3, [r7, #12]
 80135c0:	f023 0301 	bic.w	r3, r3, #1
 80135c4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80135c6:	687b      	ldr	r3, [r7, #4]
 80135c8:	681b      	ldr	r3, [r3, #0]
 80135ca:	3308      	adds	r3, #8
 80135cc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80135ce:	61fa      	str	r2, [r7, #28]
 80135d0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80135d2:	69b9      	ldr	r1, [r7, #24]
 80135d4:	69fa      	ldr	r2, [r7, #28]
 80135d6:	e841 2300 	strex	r3, r2, [r1]
 80135da:	617b      	str	r3, [r7, #20]
   return(result);
 80135dc:	697b      	ldr	r3, [r7, #20]
 80135de:	2b00      	cmp	r3, #0
 80135e0:	d1e5      	bne.n	80135ae <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80135e2:	687b      	ldr	r3, [r7, #4]
 80135e4:	2220      	movs	r2, #32
 80135e6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80135ea:	687b      	ldr	r3, [r7, #4]
 80135ec:	2200      	movs	r2, #0
 80135ee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80135f2:	2303      	movs	r3, #3
 80135f4:	e012      	b.n	801361c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80135f6:	687b      	ldr	r3, [r7, #4]
 80135f8:	2220      	movs	r2, #32
 80135fa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80135fe:	687b      	ldr	r3, [r7, #4]
 8013600:	2220      	movs	r2, #32
 8013602:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8013606:	687b      	ldr	r3, [r7, #4]
 8013608:	2200      	movs	r2, #0
 801360a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 801360c:	687b      	ldr	r3, [r7, #4]
 801360e:	2200      	movs	r2, #0
 8013610:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8013612:	687b      	ldr	r3, [r7, #4]
 8013614:	2200      	movs	r2, #0
 8013616:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 801361a:	2300      	movs	r3, #0
}
 801361c:	4618      	mov	r0, r3
 801361e:	3758      	adds	r7, #88	@ 0x58
 8013620:	46bd      	mov	sp, r7
 8013622:	bd80      	pop	{r7, pc}

08013624 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8013624:	b580      	push	{r7, lr}
 8013626:	b084      	sub	sp, #16
 8013628:	af00      	add	r7, sp, #0
 801362a:	60f8      	str	r0, [r7, #12]
 801362c:	60b9      	str	r1, [r7, #8]
 801362e:	603b      	str	r3, [r7, #0]
 8013630:	4613      	mov	r3, r2
 8013632:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8013634:	e04f      	b.n	80136d6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8013636:	69bb      	ldr	r3, [r7, #24]
 8013638:	f1b3 3fff 	cmp.w	r3, #4294967295
 801363c:	d04b      	beq.n	80136d6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 801363e:	f7f3 f85d 	bl	80066fc <HAL_GetTick>
 8013642:	4602      	mov	r2, r0
 8013644:	683b      	ldr	r3, [r7, #0]
 8013646:	1ad3      	subs	r3, r2, r3
 8013648:	69ba      	ldr	r2, [r7, #24]
 801364a:	429a      	cmp	r2, r3
 801364c:	d302      	bcc.n	8013654 <UART_WaitOnFlagUntilTimeout+0x30>
 801364e:	69bb      	ldr	r3, [r7, #24]
 8013650:	2b00      	cmp	r3, #0
 8013652:	d101      	bne.n	8013658 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8013654:	2303      	movs	r3, #3
 8013656:	e04e      	b.n	80136f6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8013658:	68fb      	ldr	r3, [r7, #12]
 801365a:	681b      	ldr	r3, [r3, #0]
 801365c:	681b      	ldr	r3, [r3, #0]
 801365e:	f003 0304 	and.w	r3, r3, #4
 8013662:	2b00      	cmp	r3, #0
 8013664:	d037      	beq.n	80136d6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8013666:	68bb      	ldr	r3, [r7, #8]
 8013668:	2b80      	cmp	r3, #128	@ 0x80
 801366a:	d034      	beq.n	80136d6 <UART_WaitOnFlagUntilTimeout+0xb2>
 801366c:	68bb      	ldr	r3, [r7, #8]
 801366e:	2b40      	cmp	r3, #64	@ 0x40
 8013670:	d031      	beq.n	80136d6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8013672:	68fb      	ldr	r3, [r7, #12]
 8013674:	681b      	ldr	r3, [r3, #0]
 8013676:	69db      	ldr	r3, [r3, #28]
 8013678:	f003 0308 	and.w	r3, r3, #8
 801367c:	2b08      	cmp	r3, #8
 801367e:	d110      	bne.n	80136a2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8013680:	68fb      	ldr	r3, [r7, #12]
 8013682:	681b      	ldr	r3, [r3, #0]
 8013684:	2208      	movs	r2, #8
 8013686:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8013688:	68f8      	ldr	r0, [r7, #12]
 801368a:	f000 f99d 	bl	80139c8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 801368e:	68fb      	ldr	r3, [r7, #12]
 8013690:	2208      	movs	r2, #8
 8013692:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8013696:	68fb      	ldr	r3, [r7, #12]
 8013698:	2200      	movs	r2, #0
 801369a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 801369e:	2301      	movs	r3, #1
 80136a0:	e029      	b.n	80136f6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80136a2:	68fb      	ldr	r3, [r7, #12]
 80136a4:	681b      	ldr	r3, [r3, #0]
 80136a6:	69db      	ldr	r3, [r3, #28]
 80136a8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80136ac:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80136b0:	d111      	bne.n	80136d6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80136b2:	68fb      	ldr	r3, [r7, #12]
 80136b4:	681b      	ldr	r3, [r3, #0]
 80136b6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80136ba:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80136bc:	68f8      	ldr	r0, [r7, #12]
 80136be:	f000 f983 	bl	80139c8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80136c2:	68fb      	ldr	r3, [r7, #12]
 80136c4:	2220      	movs	r2, #32
 80136c6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80136ca:	68fb      	ldr	r3, [r7, #12]
 80136cc:	2200      	movs	r2, #0
 80136ce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80136d2:	2303      	movs	r3, #3
 80136d4:	e00f      	b.n	80136f6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80136d6:	68fb      	ldr	r3, [r7, #12]
 80136d8:	681b      	ldr	r3, [r3, #0]
 80136da:	69da      	ldr	r2, [r3, #28]
 80136dc:	68bb      	ldr	r3, [r7, #8]
 80136de:	4013      	ands	r3, r2
 80136e0:	68ba      	ldr	r2, [r7, #8]
 80136e2:	429a      	cmp	r2, r3
 80136e4:	bf0c      	ite	eq
 80136e6:	2301      	moveq	r3, #1
 80136e8:	2300      	movne	r3, #0
 80136ea:	b2db      	uxtb	r3, r3
 80136ec:	461a      	mov	r2, r3
 80136ee:	79fb      	ldrb	r3, [r7, #7]
 80136f0:	429a      	cmp	r2, r3
 80136f2:	d0a0      	beq.n	8013636 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80136f4:	2300      	movs	r3, #0
}
 80136f6:	4618      	mov	r0, r3
 80136f8:	3710      	adds	r7, #16
 80136fa:	46bd      	mov	sp, r7
 80136fc:	bd80      	pop	{r7, pc}
	...

08013700 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8013700:	b480      	push	{r7}
 8013702:	b0a3      	sub	sp, #140	@ 0x8c
 8013704:	af00      	add	r7, sp, #0
 8013706:	60f8      	str	r0, [r7, #12]
 8013708:	60b9      	str	r1, [r7, #8]
 801370a:	4613      	mov	r3, r2
 801370c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 801370e:	68fb      	ldr	r3, [r7, #12]
 8013710:	68ba      	ldr	r2, [r7, #8]
 8013712:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8013714:	68fb      	ldr	r3, [r7, #12]
 8013716:	88fa      	ldrh	r2, [r7, #6]
 8013718:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 801371c:	68fb      	ldr	r3, [r7, #12]
 801371e:	88fa      	ldrh	r2, [r7, #6]
 8013720:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8013724:	68fb      	ldr	r3, [r7, #12]
 8013726:	2200      	movs	r2, #0
 8013728:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 801372a:	68fb      	ldr	r3, [r7, #12]
 801372c:	689b      	ldr	r3, [r3, #8]
 801372e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8013732:	d10e      	bne.n	8013752 <UART_Start_Receive_IT+0x52>
 8013734:	68fb      	ldr	r3, [r7, #12]
 8013736:	691b      	ldr	r3, [r3, #16]
 8013738:	2b00      	cmp	r3, #0
 801373a:	d105      	bne.n	8013748 <UART_Start_Receive_IT+0x48>
 801373c:	68fb      	ldr	r3, [r7, #12]
 801373e:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8013742:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8013746:	e02d      	b.n	80137a4 <UART_Start_Receive_IT+0xa4>
 8013748:	68fb      	ldr	r3, [r7, #12]
 801374a:	22ff      	movs	r2, #255	@ 0xff
 801374c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8013750:	e028      	b.n	80137a4 <UART_Start_Receive_IT+0xa4>
 8013752:	68fb      	ldr	r3, [r7, #12]
 8013754:	689b      	ldr	r3, [r3, #8]
 8013756:	2b00      	cmp	r3, #0
 8013758:	d10d      	bne.n	8013776 <UART_Start_Receive_IT+0x76>
 801375a:	68fb      	ldr	r3, [r7, #12]
 801375c:	691b      	ldr	r3, [r3, #16]
 801375e:	2b00      	cmp	r3, #0
 8013760:	d104      	bne.n	801376c <UART_Start_Receive_IT+0x6c>
 8013762:	68fb      	ldr	r3, [r7, #12]
 8013764:	22ff      	movs	r2, #255	@ 0xff
 8013766:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 801376a:	e01b      	b.n	80137a4 <UART_Start_Receive_IT+0xa4>
 801376c:	68fb      	ldr	r3, [r7, #12]
 801376e:	227f      	movs	r2, #127	@ 0x7f
 8013770:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8013774:	e016      	b.n	80137a4 <UART_Start_Receive_IT+0xa4>
 8013776:	68fb      	ldr	r3, [r7, #12]
 8013778:	689b      	ldr	r3, [r3, #8]
 801377a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801377e:	d10d      	bne.n	801379c <UART_Start_Receive_IT+0x9c>
 8013780:	68fb      	ldr	r3, [r7, #12]
 8013782:	691b      	ldr	r3, [r3, #16]
 8013784:	2b00      	cmp	r3, #0
 8013786:	d104      	bne.n	8013792 <UART_Start_Receive_IT+0x92>
 8013788:	68fb      	ldr	r3, [r7, #12]
 801378a:	227f      	movs	r2, #127	@ 0x7f
 801378c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8013790:	e008      	b.n	80137a4 <UART_Start_Receive_IT+0xa4>
 8013792:	68fb      	ldr	r3, [r7, #12]
 8013794:	223f      	movs	r2, #63	@ 0x3f
 8013796:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 801379a:	e003      	b.n	80137a4 <UART_Start_Receive_IT+0xa4>
 801379c:	68fb      	ldr	r3, [r7, #12]
 801379e:	2200      	movs	r2, #0
 80137a0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80137a4:	68fb      	ldr	r3, [r7, #12]
 80137a6:	2200      	movs	r2, #0
 80137a8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80137ac:	68fb      	ldr	r3, [r7, #12]
 80137ae:	2222      	movs	r2, #34	@ 0x22
 80137b0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80137b4:	68fb      	ldr	r3, [r7, #12]
 80137b6:	681b      	ldr	r3, [r3, #0]
 80137b8:	3308      	adds	r3, #8
 80137ba:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80137bc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80137be:	e853 3f00 	ldrex	r3, [r3]
 80137c2:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 80137c4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80137c6:	f043 0301 	orr.w	r3, r3, #1
 80137ca:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80137ce:	68fb      	ldr	r3, [r7, #12]
 80137d0:	681b      	ldr	r3, [r3, #0]
 80137d2:	3308      	adds	r3, #8
 80137d4:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80137d8:	673a      	str	r2, [r7, #112]	@ 0x70
 80137da:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80137dc:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 80137de:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80137e0:	e841 2300 	strex	r3, r2, [r1]
 80137e4:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 80137e6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80137e8:	2b00      	cmp	r3, #0
 80137ea:	d1e3      	bne.n	80137b4 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 80137ec:	68fb      	ldr	r3, [r7, #12]
 80137ee:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80137f0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80137f4:	d14f      	bne.n	8013896 <UART_Start_Receive_IT+0x196>
 80137f6:	68fb      	ldr	r3, [r7, #12]
 80137f8:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80137fc:	88fa      	ldrh	r2, [r7, #6]
 80137fe:	429a      	cmp	r2, r3
 8013800:	d349      	bcc.n	8013896 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8013802:	68fb      	ldr	r3, [r7, #12]
 8013804:	689b      	ldr	r3, [r3, #8]
 8013806:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801380a:	d107      	bne.n	801381c <UART_Start_Receive_IT+0x11c>
 801380c:	68fb      	ldr	r3, [r7, #12]
 801380e:	691b      	ldr	r3, [r3, #16]
 8013810:	2b00      	cmp	r3, #0
 8013812:	d103      	bne.n	801381c <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8013814:	68fb      	ldr	r3, [r7, #12]
 8013816:	4a47      	ldr	r2, [pc, #284]	@ (8013934 <UART_Start_Receive_IT+0x234>)
 8013818:	675a      	str	r2, [r3, #116]	@ 0x74
 801381a:	e002      	b.n	8013822 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 801381c:	68fb      	ldr	r3, [r7, #12]
 801381e:	4a46      	ldr	r2, [pc, #280]	@ (8013938 <UART_Start_Receive_IT+0x238>)
 8013820:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8013822:	68fb      	ldr	r3, [r7, #12]
 8013824:	691b      	ldr	r3, [r3, #16]
 8013826:	2b00      	cmp	r3, #0
 8013828:	d01a      	beq.n	8013860 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 801382a:	68fb      	ldr	r3, [r7, #12]
 801382c:	681b      	ldr	r3, [r3, #0]
 801382e:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013830:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8013832:	e853 3f00 	ldrex	r3, [r3]
 8013836:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8013838:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801383a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 801383e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8013842:	68fb      	ldr	r3, [r7, #12]
 8013844:	681b      	ldr	r3, [r3, #0]
 8013846:	461a      	mov	r2, r3
 8013848:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 801384c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 801384e:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013850:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8013852:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8013854:	e841 2300 	strex	r3, r2, [r1]
 8013858:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 801385a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801385c:	2b00      	cmp	r3, #0
 801385e:	d1e4      	bne.n	801382a <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8013860:	68fb      	ldr	r3, [r7, #12]
 8013862:	681b      	ldr	r3, [r3, #0]
 8013864:	3308      	adds	r3, #8
 8013866:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013868:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801386a:	e853 3f00 	ldrex	r3, [r3]
 801386e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8013870:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013872:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8013876:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8013878:	68fb      	ldr	r3, [r7, #12]
 801387a:	681b      	ldr	r3, [r3, #0]
 801387c:	3308      	adds	r3, #8
 801387e:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8013880:	64ba      	str	r2, [r7, #72]	@ 0x48
 8013882:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013884:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8013886:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8013888:	e841 2300 	strex	r3, r2, [r1]
 801388c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 801388e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8013890:	2b00      	cmp	r3, #0
 8013892:	d1e5      	bne.n	8013860 <UART_Start_Receive_IT+0x160>
 8013894:	e046      	b.n	8013924 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8013896:	68fb      	ldr	r3, [r7, #12]
 8013898:	689b      	ldr	r3, [r3, #8]
 801389a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801389e:	d107      	bne.n	80138b0 <UART_Start_Receive_IT+0x1b0>
 80138a0:	68fb      	ldr	r3, [r7, #12]
 80138a2:	691b      	ldr	r3, [r3, #16]
 80138a4:	2b00      	cmp	r3, #0
 80138a6:	d103      	bne.n	80138b0 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 80138a8:	68fb      	ldr	r3, [r7, #12]
 80138aa:	4a24      	ldr	r2, [pc, #144]	@ (801393c <UART_Start_Receive_IT+0x23c>)
 80138ac:	675a      	str	r2, [r3, #116]	@ 0x74
 80138ae:	e002      	b.n	80138b6 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 80138b0:	68fb      	ldr	r3, [r7, #12]
 80138b2:	4a23      	ldr	r2, [pc, #140]	@ (8013940 <UART_Start_Receive_IT+0x240>)
 80138b4:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80138b6:	68fb      	ldr	r3, [r7, #12]
 80138b8:	691b      	ldr	r3, [r3, #16]
 80138ba:	2b00      	cmp	r3, #0
 80138bc:	d019      	beq.n	80138f2 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 80138be:	68fb      	ldr	r3, [r7, #12]
 80138c0:	681b      	ldr	r3, [r3, #0]
 80138c2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80138c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80138c6:	e853 3f00 	ldrex	r3, [r3]
 80138ca:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80138cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80138ce:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 80138d2:	677b      	str	r3, [r7, #116]	@ 0x74
 80138d4:	68fb      	ldr	r3, [r7, #12]
 80138d6:	681b      	ldr	r3, [r3, #0]
 80138d8:	461a      	mov	r2, r3
 80138da:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80138dc:	637b      	str	r3, [r7, #52]	@ 0x34
 80138de:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80138e0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80138e2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80138e4:	e841 2300 	strex	r3, r2, [r1]
 80138e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80138ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80138ec:	2b00      	cmp	r3, #0
 80138ee:	d1e6      	bne.n	80138be <UART_Start_Receive_IT+0x1be>
 80138f0:	e018      	b.n	8013924 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80138f2:	68fb      	ldr	r3, [r7, #12]
 80138f4:	681b      	ldr	r3, [r3, #0]
 80138f6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80138f8:	697b      	ldr	r3, [r7, #20]
 80138fa:	e853 3f00 	ldrex	r3, [r3]
 80138fe:	613b      	str	r3, [r7, #16]
   return(result);
 8013900:	693b      	ldr	r3, [r7, #16]
 8013902:	f043 0320 	orr.w	r3, r3, #32
 8013906:	67bb      	str	r3, [r7, #120]	@ 0x78
 8013908:	68fb      	ldr	r3, [r7, #12]
 801390a:	681b      	ldr	r3, [r3, #0]
 801390c:	461a      	mov	r2, r3
 801390e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8013910:	623b      	str	r3, [r7, #32]
 8013912:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013914:	69f9      	ldr	r1, [r7, #28]
 8013916:	6a3a      	ldr	r2, [r7, #32]
 8013918:	e841 2300 	strex	r3, r2, [r1]
 801391c:	61bb      	str	r3, [r7, #24]
   return(result);
 801391e:	69bb      	ldr	r3, [r7, #24]
 8013920:	2b00      	cmp	r3, #0
 8013922:	d1e6      	bne.n	80138f2 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8013924:	2300      	movs	r3, #0
}
 8013926:	4618      	mov	r0, r3
 8013928:	378c      	adds	r7, #140	@ 0x8c
 801392a:	46bd      	mov	sp, r7
 801392c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013930:	4770      	bx	lr
 8013932:	bf00      	nop
 8013934:	08014361 	.word	0x08014361
 8013938:	08013ffd 	.word	0x08013ffd
 801393c:	08013e45 	.word	0x08013e45
 8013940:	08013c8d 	.word	0x08013c8d

08013944 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8013944:	b480      	push	{r7}
 8013946:	b08f      	sub	sp, #60	@ 0x3c
 8013948:	af00      	add	r7, sp, #0
 801394a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 801394c:	687b      	ldr	r3, [r7, #4]
 801394e:	681b      	ldr	r3, [r3, #0]
 8013950:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013952:	6a3b      	ldr	r3, [r7, #32]
 8013954:	e853 3f00 	ldrex	r3, [r3]
 8013958:	61fb      	str	r3, [r7, #28]
   return(result);
 801395a:	69fb      	ldr	r3, [r7, #28]
 801395c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8013960:	637b      	str	r3, [r7, #52]	@ 0x34
 8013962:	687b      	ldr	r3, [r7, #4]
 8013964:	681b      	ldr	r3, [r3, #0]
 8013966:	461a      	mov	r2, r3
 8013968:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801396a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801396c:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801396e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8013970:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8013972:	e841 2300 	strex	r3, r2, [r1]
 8013976:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8013978:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801397a:	2b00      	cmp	r3, #0
 801397c:	d1e6      	bne.n	801394c <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 801397e:	687b      	ldr	r3, [r7, #4]
 8013980:	681b      	ldr	r3, [r3, #0]
 8013982:	3308      	adds	r3, #8
 8013984:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013986:	68fb      	ldr	r3, [r7, #12]
 8013988:	e853 3f00 	ldrex	r3, [r3]
 801398c:	60bb      	str	r3, [r7, #8]
   return(result);
 801398e:	68bb      	ldr	r3, [r7, #8]
 8013990:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8013994:	633b      	str	r3, [r7, #48]	@ 0x30
 8013996:	687b      	ldr	r3, [r7, #4]
 8013998:	681b      	ldr	r3, [r3, #0]
 801399a:	3308      	adds	r3, #8
 801399c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801399e:	61ba      	str	r2, [r7, #24]
 80139a0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80139a2:	6979      	ldr	r1, [r7, #20]
 80139a4:	69ba      	ldr	r2, [r7, #24]
 80139a6:	e841 2300 	strex	r3, r2, [r1]
 80139aa:	613b      	str	r3, [r7, #16]
   return(result);
 80139ac:	693b      	ldr	r3, [r7, #16]
 80139ae:	2b00      	cmp	r3, #0
 80139b0:	d1e5      	bne.n	801397e <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80139b2:	687b      	ldr	r3, [r7, #4]
 80139b4:	2220      	movs	r2, #32
 80139b6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 80139ba:	bf00      	nop
 80139bc:	373c      	adds	r7, #60	@ 0x3c
 80139be:	46bd      	mov	sp, r7
 80139c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80139c4:	4770      	bx	lr
	...

080139c8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80139c8:	b480      	push	{r7}
 80139ca:	b095      	sub	sp, #84	@ 0x54
 80139cc:	af00      	add	r7, sp, #0
 80139ce:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80139d0:	687b      	ldr	r3, [r7, #4]
 80139d2:	681b      	ldr	r3, [r3, #0]
 80139d4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80139d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80139d8:	e853 3f00 	ldrex	r3, [r3]
 80139dc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80139de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80139e0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80139e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80139e6:	687b      	ldr	r3, [r7, #4]
 80139e8:	681b      	ldr	r3, [r3, #0]
 80139ea:	461a      	mov	r2, r3
 80139ec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80139ee:	643b      	str	r3, [r7, #64]	@ 0x40
 80139f0:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80139f2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80139f4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80139f6:	e841 2300 	strex	r3, r2, [r1]
 80139fa:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80139fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80139fe:	2b00      	cmp	r3, #0
 8013a00:	d1e6      	bne.n	80139d0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8013a02:	687b      	ldr	r3, [r7, #4]
 8013a04:	681b      	ldr	r3, [r3, #0]
 8013a06:	3308      	adds	r3, #8
 8013a08:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013a0a:	6a3b      	ldr	r3, [r7, #32]
 8013a0c:	e853 3f00 	ldrex	r3, [r3]
 8013a10:	61fb      	str	r3, [r7, #28]
   return(result);
 8013a12:	69fa      	ldr	r2, [r7, #28]
 8013a14:	4b1e      	ldr	r3, [pc, #120]	@ (8013a90 <UART_EndRxTransfer+0xc8>)
 8013a16:	4013      	ands	r3, r2
 8013a18:	64bb      	str	r3, [r7, #72]	@ 0x48
 8013a1a:	687b      	ldr	r3, [r7, #4]
 8013a1c:	681b      	ldr	r3, [r3, #0]
 8013a1e:	3308      	adds	r3, #8
 8013a20:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8013a22:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8013a24:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013a26:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8013a28:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8013a2a:	e841 2300 	strex	r3, r2, [r1]
 8013a2e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8013a30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013a32:	2b00      	cmp	r3, #0
 8013a34:	d1e5      	bne.n	8013a02 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8013a36:	687b      	ldr	r3, [r7, #4]
 8013a38:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8013a3a:	2b01      	cmp	r3, #1
 8013a3c:	d118      	bne.n	8013a70 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8013a3e:	687b      	ldr	r3, [r7, #4]
 8013a40:	681b      	ldr	r3, [r3, #0]
 8013a42:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013a44:	68fb      	ldr	r3, [r7, #12]
 8013a46:	e853 3f00 	ldrex	r3, [r3]
 8013a4a:	60bb      	str	r3, [r7, #8]
   return(result);
 8013a4c:	68bb      	ldr	r3, [r7, #8]
 8013a4e:	f023 0310 	bic.w	r3, r3, #16
 8013a52:	647b      	str	r3, [r7, #68]	@ 0x44
 8013a54:	687b      	ldr	r3, [r7, #4]
 8013a56:	681b      	ldr	r3, [r3, #0]
 8013a58:	461a      	mov	r2, r3
 8013a5a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8013a5c:	61bb      	str	r3, [r7, #24]
 8013a5e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013a60:	6979      	ldr	r1, [r7, #20]
 8013a62:	69ba      	ldr	r2, [r7, #24]
 8013a64:	e841 2300 	strex	r3, r2, [r1]
 8013a68:	613b      	str	r3, [r7, #16]
   return(result);
 8013a6a:	693b      	ldr	r3, [r7, #16]
 8013a6c:	2b00      	cmp	r3, #0
 8013a6e:	d1e6      	bne.n	8013a3e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8013a70:	687b      	ldr	r3, [r7, #4]
 8013a72:	2220      	movs	r2, #32
 8013a74:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8013a78:	687b      	ldr	r3, [r7, #4]
 8013a7a:	2200      	movs	r2, #0
 8013a7c:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8013a7e:	687b      	ldr	r3, [r7, #4]
 8013a80:	2200      	movs	r2, #0
 8013a82:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8013a84:	bf00      	nop
 8013a86:	3754      	adds	r7, #84	@ 0x54
 8013a88:	46bd      	mov	sp, r7
 8013a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a8e:	4770      	bx	lr
 8013a90:	effffffe 	.word	0xeffffffe

08013a94 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8013a94:	b580      	push	{r7, lr}
 8013a96:	b090      	sub	sp, #64	@ 0x40
 8013a98:	af00      	add	r7, sp, #0
 8013a9a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8013a9c:	687b      	ldr	r3, [r7, #4]
 8013a9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013aa0:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8013aa2:	687b      	ldr	r3, [r7, #4]
 8013aa4:	69db      	ldr	r3, [r3, #28]
 8013aa6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8013aaa:	d037      	beq.n	8013b1c <UART_DMATransmitCplt+0x88>
  {
    huart->TxXferCount = 0U;
 8013aac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013aae:	2200      	movs	r2, #0
 8013ab0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8013ab4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013ab6:	681b      	ldr	r3, [r3, #0]
 8013ab8:	3308      	adds	r3, #8
 8013aba:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013abc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013abe:	e853 3f00 	ldrex	r3, [r3]
 8013ac2:	623b      	str	r3, [r7, #32]
   return(result);
 8013ac4:	6a3b      	ldr	r3, [r7, #32]
 8013ac6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8013aca:	63bb      	str	r3, [r7, #56]	@ 0x38
 8013acc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013ace:	681b      	ldr	r3, [r3, #0]
 8013ad0:	3308      	adds	r3, #8
 8013ad2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8013ad4:	633a      	str	r2, [r7, #48]	@ 0x30
 8013ad6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013ad8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8013ada:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013adc:	e841 2300 	strex	r3, r2, [r1]
 8013ae0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8013ae2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013ae4:	2b00      	cmp	r3, #0
 8013ae6:	d1e5      	bne.n	8013ab4 <UART_DMATransmitCplt+0x20>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8013ae8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013aea:	681b      	ldr	r3, [r3, #0]
 8013aec:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013aee:	693b      	ldr	r3, [r7, #16]
 8013af0:	e853 3f00 	ldrex	r3, [r3]
 8013af4:	60fb      	str	r3, [r7, #12]
   return(result);
 8013af6:	68fb      	ldr	r3, [r7, #12]
 8013af8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013afc:	637b      	str	r3, [r7, #52]	@ 0x34
 8013afe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013b00:	681b      	ldr	r3, [r3, #0]
 8013b02:	461a      	mov	r2, r3
 8013b04:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013b06:	61fb      	str	r3, [r7, #28]
 8013b08:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013b0a:	69b9      	ldr	r1, [r7, #24]
 8013b0c:	69fa      	ldr	r2, [r7, #28]
 8013b0e:	e841 2300 	strex	r3, r2, [r1]
 8013b12:	617b      	str	r3, [r7, #20]
   return(result);
 8013b14:	697b      	ldr	r3, [r7, #20]
 8013b16:	2b00      	cmp	r3, #0
 8013b18:	d1e6      	bne.n	8013ae8 <UART_DMATransmitCplt+0x54>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8013b1a:	e002      	b.n	8013b22 <UART_DMATransmitCplt+0x8e>
    HAL_UART_TxCpltCallback(huart);
 8013b1c:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8013b1e:	f7ed fed0 	bl	80018c2 <HAL_UART_TxCpltCallback>
}
 8013b22:	bf00      	nop
 8013b24:	3740      	adds	r7, #64	@ 0x40
 8013b26:	46bd      	mov	sp, r7
 8013b28:	bd80      	pop	{r7, pc}

08013b2a <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8013b2a:	b580      	push	{r7, lr}
 8013b2c:	b084      	sub	sp, #16
 8013b2e:	af00      	add	r7, sp, #0
 8013b30:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8013b32:	687b      	ldr	r3, [r7, #4]
 8013b34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013b36:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8013b38:	68f8      	ldr	r0, [r7, #12]
 8013b3a:	f7fe fe9f 	bl	801287c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8013b3e:	bf00      	nop
 8013b40:	3710      	adds	r7, #16
 8013b42:	46bd      	mov	sp, r7
 8013b44:	bd80      	pop	{r7, pc}

08013b46 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8013b46:	b580      	push	{r7, lr}
 8013b48:	b086      	sub	sp, #24
 8013b4a:	af00      	add	r7, sp, #0
 8013b4c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8013b4e:	687b      	ldr	r3, [r7, #4]
 8013b50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013b52:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8013b54:	697b      	ldr	r3, [r7, #20]
 8013b56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8013b5a:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8013b5c:	697b      	ldr	r3, [r7, #20]
 8013b5e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8013b62:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8013b64:	697b      	ldr	r3, [r7, #20]
 8013b66:	681b      	ldr	r3, [r3, #0]
 8013b68:	689b      	ldr	r3, [r3, #8]
 8013b6a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8013b6e:	2b80      	cmp	r3, #128	@ 0x80
 8013b70:	d109      	bne.n	8013b86 <UART_DMAError+0x40>
 8013b72:	693b      	ldr	r3, [r7, #16]
 8013b74:	2b21      	cmp	r3, #33	@ 0x21
 8013b76:	d106      	bne.n	8013b86 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8013b78:	697b      	ldr	r3, [r7, #20]
 8013b7a:	2200      	movs	r2, #0
 8013b7c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8013b80:	6978      	ldr	r0, [r7, #20]
 8013b82:	f7ff fedf 	bl	8013944 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8013b86:	697b      	ldr	r3, [r7, #20]
 8013b88:	681b      	ldr	r3, [r3, #0]
 8013b8a:	689b      	ldr	r3, [r3, #8]
 8013b8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8013b90:	2b40      	cmp	r3, #64	@ 0x40
 8013b92:	d109      	bne.n	8013ba8 <UART_DMAError+0x62>
 8013b94:	68fb      	ldr	r3, [r7, #12]
 8013b96:	2b22      	cmp	r3, #34	@ 0x22
 8013b98:	d106      	bne.n	8013ba8 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8013b9a:	697b      	ldr	r3, [r7, #20]
 8013b9c:	2200      	movs	r2, #0
 8013b9e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8013ba2:	6978      	ldr	r0, [r7, #20]
 8013ba4:	f7ff ff10 	bl	80139c8 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8013ba8:	697b      	ldr	r3, [r7, #20]
 8013baa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013bae:	f043 0210 	orr.w	r2, r3, #16
 8013bb2:	697b      	ldr	r3, [r7, #20]
 8013bb4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8013bb8:	6978      	ldr	r0, [r7, #20]
 8013bba:	f7ed fe98 	bl	80018ee <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8013bbe:	bf00      	nop
 8013bc0:	3718      	adds	r7, #24
 8013bc2:	46bd      	mov	sp, r7
 8013bc4:	bd80      	pop	{r7, pc}

08013bc6 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8013bc6:	b580      	push	{r7, lr}
 8013bc8:	b084      	sub	sp, #16
 8013bca:	af00      	add	r7, sp, #0
 8013bcc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8013bce:	687b      	ldr	r3, [r7, #4]
 8013bd0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013bd2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8013bd4:	68fb      	ldr	r3, [r7, #12]
 8013bd6:	2200      	movs	r2, #0
 8013bd8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8013bdc:	68f8      	ldr	r0, [r7, #12]
 8013bde:	f7ed fe86 	bl	80018ee <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8013be2:	bf00      	nop
 8013be4:	3710      	adds	r7, #16
 8013be6:	46bd      	mov	sp, r7
 8013be8:	bd80      	pop	{r7, pc}

08013bea <UART_DMARxOnlyAbortCallback>:
  *         and leads to user Rx Abort Complete callback execution).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 8013bea:	b580      	push	{r7, lr}
 8013bec:	b084      	sub	sp, #16
 8013bee:	af00      	add	r7, sp, #0
 8013bf0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8013bf2:	687b      	ldr	r3, [r7, #4]
 8013bf4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013bf6:	60fb      	str	r3, [r7, #12]

  huart->RxXferCount = 0U;
 8013bf8:	68fb      	ldr	r3, [r7, #12]
 8013bfa:	2200      	movs	r2, #0
 8013bfc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8013c00:	68fb      	ldr	r3, [r7, #12]
 8013c02:	681b      	ldr	r3, [r3, #0]
 8013c04:	220f      	movs	r2, #15
 8013c06:	621a      	str	r2, [r3, #32]

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8013c08:	68fb      	ldr	r3, [r7, #12]
 8013c0a:	681b      	ldr	r3, [r3, #0]
 8013c0c:	699a      	ldr	r2, [r3, #24]
 8013c0e:	68fb      	ldr	r3, [r7, #12]
 8013c10:	681b      	ldr	r3, [r3, #0]
 8013c12:	f042 0208 	orr.w	r2, r2, #8
 8013c16:	619a      	str	r2, [r3, #24]

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8013c18:	68fb      	ldr	r3, [r7, #12]
 8013c1a:	2220      	movs	r2, #32
 8013c1c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8013c20:	68fb      	ldr	r3, [r7, #12]
 8013c22:	2200      	movs	r2, #0
 8013c24:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Receive Complete Callback */
  huart->AbortReceiveCpltCallback(huart);
#else
  /* Call legacy weak Abort Receive Complete Callback */
  HAL_UART_AbortReceiveCpltCallback(huart);
 8013c26:	68f8      	ldr	r0, [r7, #12]
 8013c28:	f7fe fe32 	bl	8012890 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8013c2c:	bf00      	nop
 8013c2e:	3710      	adds	r7, #16
 8013c30:	46bd      	mov	sp, r7
 8013c32:	bd80      	pop	{r7, pc}

08013c34 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8013c34:	b580      	push	{r7, lr}
 8013c36:	b088      	sub	sp, #32
 8013c38:	af00      	add	r7, sp, #0
 8013c3a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8013c3c:	687b      	ldr	r3, [r7, #4]
 8013c3e:	681b      	ldr	r3, [r3, #0]
 8013c40:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013c42:	68fb      	ldr	r3, [r7, #12]
 8013c44:	e853 3f00 	ldrex	r3, [r3]
 8013c48:	60bb      	str	r3, [r7, #8]
   return(result);
 8013c4a:	68bb      	ldr	r3, [r7, #8]
 8013c4c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8013c50:	61fb      	str	r3, [r7, #28]
 8013c52:	687b      	ldr	r3, [r7, #4]
 8013c54:	681b      	ldr	r3, [r3, #0]
 8013c56:	461a      	mov	r2, r3
 8013c58:	69fb      	ldr	r3, [r7, #28]
 8013c5a:	61bb      	str	r3, [r7, #24]
 8013c5c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013c5e:	6979      	ldr	r1, [r7, #20]
 8013c60:	69ba      	ldr	r2, [r7, #24]
 8013c62:	e841 2300 	strex	r3, r2, [r1]
 8013c66:	613b      	str	r3, [r7, #16]
   return(result);
 8013c68:	693b      	ldr	r3, [r7, #16]
 8013c6a:	2b00      	cmp	r3, #0
 8013c6c:	d1e6      	bne.n	8013c3c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8013c6e:	687b      	ldr	r3, [r7, #4]
 8013c70:	2220      	movs	r2, #32
 8013c72:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8013c76:	687b      	ldr	r3, [r7, #4]
 8013c78:	2200      	movs	r2, #0
 8013c7a:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8013c7c:	6878      	ldr	r0, [r7, #4]
 8013c7e:	f7ed fe20 	bl	80018c2 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8013c82:	bf00      	nop
 8013c84:	3720      	adds	r7, #32
 8013c86:	46bd      	mov	sp, r7
 8013c88:	bd80      	pop	{r7, pc}
	...

08013c8c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8013c8c:	b580      	push	{r7, lr}
 8013c8e:	b09c      	sub	sp, #112	@ 0x70
 8013c90:	af00      	add	r7, sp, #0
 8013c92:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8013c94:	687b      	ldr	r3, [r7, #4]
 8013c96:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8013c9a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8013c9e:	687b      	ldr	r3, [r7, #4]
 8013ca0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8013ca4:	2b22      	cmp	r3, #34	@ 0x22
 8013ca6:	f040 80be 	bne.w	8013e26 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8013caa:	687b      	ldr	r3, [r7, #4]
 8013cac:	681b      	ldr	r3, [r3, #0]
 8013cae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013cb0:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8013cb4:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8013cb8:	b2d9      	uxtb	r1, r3
 8013cba:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8013cbe:	b2da      	uxtb	r2, r3
 8013cc0:	687b      	ldr	r3, [r7, #4]
 8013cc2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8013cc4:	400a      	ands	r2, r1
 8013cc6:	b2d2      	uxtb	r2, r2
 8013cc8:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8013cca:	687b      	ldr	r3, [r7, #4]
 8013ccc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8013cce:	1c5a      	adds	r2, r3, #1
 8013cd0:	687b      	ldr	r3, [r7, #4]
 8013cd2:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8013cd4:	687b      	ldr	r3, [r7, #4]
 8013cd6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8013cda:	b29b      	uxth	r3, r3
 8013cdc:	3b01      	subs	r3, #1
 8013cde:	b29a      	uxth	r2, r3
 8013ce0:	687b      	ldr	r3, [r7, #4]
 8013ce2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8013ce6:	687b      	ldr	r3, [r7, #4]
 8013ce8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8013cec:	b29b      	uxth	r3, r3
 8013cee:	2b00      	cmp	r3, #0
 8013cf0:	f040 80a1 	bne.w	8013e36 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8013cf4:	687b      	ldr	r3, [r7, #4]
 8013cf6:	681b      	ldr	r3, [r3, #0]
 8013cf8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013cfa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013cfc:	e853 3f00 	ldrex	r3, [r3]
 8013d00:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8013d02:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8013d04:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8013d08:	66bb      	str	r3, [r7, #104]	@ 0x68
 8013d0a:	687b      	ldr	r3, [r7, #4]
 8013d0c:	681b      	ldr	r3, [r3, #0]
 8013d0e:	461a      	mov	r2, r3
 8013d10:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8013d12:	65bb      	str	r3, [r7, #88]	@ 0x58
 8013d14:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013d16:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8013d18:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8013d1a:	e841 2300 	strex	r3, r2, [r1]
 8013d1e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8013d20:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8013d22:	2b00      	cmp	r3, #0
 8013d24:	d1e6      	bne.n	8013cf4 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8013d26:	687b      	ldr	r3, [r7, #4]
 8013d28:	681b      	ldr	r3, [r3, #0]
 8013d2a:	3308      	adds	r3, #8
 8013d2c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013d2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013d30:	e853 3f00 	ldrex	r3, [r3]
 8013d34:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8013d36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013d38:	f023 0301 	bic.w	r3, r3, #1
 8013d3c:	667b      	str	r3, [r7, #100]	@ 0x64
 8013d3e:	687b      	ldr	r3, [r7, #4]
 8013d40:	681b      	ldr	r3, [r3, #0]
 8013d42:	3308      	adds	r3, #8
 8013d44:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8013d46:	647a      	str	r2, [r7, #68]	@ 0x44
 8013d48:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013d4a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8013d4c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8013d4e:	e841 2300 	strex	r3, r2, [r1]
 8013d52:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8013d54:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013d56:	2b00      	cmp	r3, #0
 8013d58:	d1e5      	bne.n	8013d26 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8013d5a:	687b      	ldr	r3, [r7, #4]
 8013d5c:	2220      	movs	r2, #32
 8013d5e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8013d62:	687b      	ldr	r3, [r7, #4]
 8013d64:	2200      	movs	r2, #0
 8013d66:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8013d68:	687b      	ldr	r3, [r7, #4]
 8013d6a:	2200      	movs	r2, #0
 8013d6c:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8013d6e:	687b      	ldr	r3, [r7, #4]
 8013d70:	681b      	ldr	r3, [r3, #0]
 8013d72:	4a33      	ldr	r2, [pc, #204]	@ (8013e40 <UART_RxISR_8BIT+0x1b4>)
 8013d74:	4293      	cmp	r3, r2
 8013d76:	d01f      	beq.n	8013db8 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8013d78:	687b      	ldr	r3, [r7, #4]
 8013d7a:	681b      	ldr	r3, [r3, #0]
 8013d7c:	685b      	ldr	r3, [r3, #4]
 8013d7e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8013d82:	2b00      	cmp	r3, #0
 8013d84:	d018      	beq.n	8013db8 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8013d86:	687b      	ldr	r3, [r7, #4]
 8013d88:	681b      	ldr	r3, [r3, #0]
 8013d8a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013d8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013d8e:	e853 3f00 	ldrex	r3, [r3]
 8013d92:	623b      	str	r3, [r7, #32]
   return(result);
 8013d94:	6a3b      	ldr	r3, [r7, #32]
 8013d96:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8013d9a:	663b      	str	r3, [r7, #96]	@ 0x60
 8013d9c:	687b      	ldr	r3, [r7, #4]
 8013d9e:	681b      	ldr	r3, [r3, #0]
 8013da0:	461a      	mov	r2, r3
 8013da2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8013da4:	633b      	str	r3, [r7, #48]	@ 0x30
 8013da6:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013da8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8013daa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013dac:	e841 2300 	strex	r3, r2, [r1]
 8013db0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8013db2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013db4:	2b00      	cmp	r3, #0
 8013db6:	d1e6      	bne.n	8013d86 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8013db8:	687b      	ldr	r3, [r7, #4]
 8013dba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8013dbc:	2b01      	cmp	r3, #1
 8013dbe:	d12e      	bne.n	8013e1e <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8013dc0:	687b      	ldr	r3, [r7, #4]
 8013dc2:	2200      	movs	r2, #0
 8013dc4:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8013dc6:	687b      	ldr	r3, [r7, #4]
 8013dc8:	681b      	ldr	r3, [r3, #0]
 8013dca:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013dcc:	693b      	ldr	r3, [r7, #16]
 8013dce:	e853 3f00 	ldrex	r3, [r3]
 8013dd2:	60fb      	str	r3, [r7, #12]
   return(result);
 8013dd4:	68fb      	ldr	r3, [r7, #12]
 8013dd6:	f023 0310 	bic.w	r3, r3, #16
 8013dda:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8013ddc:	687b      	ldr	r3, [r7, #4]
 8013dde:	681b      	ldr	r3, [r3, #0]
 8013de0:	461a      	mov	r2, r3
 8013de2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8013de4:	61fb      	str	r3, [r7, #28]
 8013de6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013de8:	69b9      	ldr	r1, [r7, #24]
 8013dea:	69fa      	ldr	r2, [r7, #28]
 8013dec:	e841 2300 	strex	r3, r2, [r1]
 8013df0:	617b      	str	r3, [r7, #20]
   return(result);
 8013df2:	697b      	ldr	r3, [r7, #20]
 8013df4:	2b00      	cmp	r3, #0
 8013df6:	d1e6      	bne.n	8013dc6 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8013df8:	687b      	ldr	r3, [r7, #4]
 8013dfa:	681b      	ldr	r3, [r3, #0]
 8013dfc:	69db      	ldr	r3, [r3, #28]
 8013dfe:	f003 0310 	and.w	r3, r3, #16
 8013e02:	2b10      	cmp	r3, #16
 8013e04:	d103      	bne.n	8013e0e <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8013e06:	687b      	ldr	r3, [r7, #4]
 8013e08:	681b      	ldr	r3, [r3, #0]
 8013e0a:	2210      	movs	r2, #16
 8013e0c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8013e0e:	687b      	ldr	r3, [r7, #4]
 8013e10:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8013e14:	4619      	mov	r1, r3
 8013e16:	6878      	ldr	r0, [r7, #4]
 8013e18:	f7fe fd44 	bl	80128a4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8013e1c:	e00b      	b.n	8013e36 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8013e1e:	6878      	ldr	r0, [r7, #4]
 8013e20:	f7ed fd5a 	bl	80018d8 <HAL_UART_RxCpltCallback>
}
 8013e24:	e007      	b.n	8013e36 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8013e26:	687b      	ldr	r3, [r7, #4]
 8013e28:	681b      	ldr	r3, [r3, #0]
 8013e2a:	699a      	ldr	r2, [r3, #24]
 8013e2c:	687b      	ldr	r3, [r7, #4]
 8013e2e:	681b      	ldr	r3, [r3, #0]
 8013e30:	f042 0208 	orr.w	r2, r2, #8
 8013e34:	619a      	str	r2, [r3, #24]
}
 8013e36:	bf00      	nop
 8013e38:	3770      	adds	r7, #112	@ 0x70
 8013e3a:	46bd      	mov	sp, r7
 8013e3c:	bd80      	pop	{r7, pc}
 8013e3e:	bf00      	nop
 8013e40:	58000c00 	.word	0x58000c00

08013e44 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8013e44:	b580      	push	{r7, lr}
 8013e46:	b09c      	sub	sp, #112	@ 0x70
 8013e48:	af00      	add	r7, sp, #0
 8013e4a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8013e4c:	687b      	ldr	r3, [r7, #4]
 8013e4e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8013e52:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8013e56:	687b      	ldr	r3, [r7, #4]
 8013e58:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8013e5c:	2b22      	cmp	r3, #34	@ 0x22
 8013e5e:	f040 80be 	bne.w	8013fde <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8013e62:	687b      	ldr	r3, [r7, #4]
 8013e64:	681b      	ldr	r3, [r3, #0]
 8013e66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013e68:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8013e6c:	687b      	ldr	r3, [r7, #4]
 8013e6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8013e70:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8013e72:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8013e76:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8013e7a:	4013      	ands	r3, r2
 8013e7c:	b29a      	uxth	r2, r3
 8013e7e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8013e80:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8013e82:	687b      	ldr	r3, [r7, #4]
 8013e84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8013e86:	1c9a      	adds	r2, r3, #2
 8013e88:	687b      	ldr	r3, [r7, #4]
 8013e8a:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8013e8c:	687b      	ldr	r3, [r7, #4]
 8013e8e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8013e92:	b29b      	uxth	r3, r3
 8013e94:	3b01      	subs	r3, #1
 8013e96:	b29a      	uxth	r2, r3
 8013e98:	687b      	ldr	r3, [r7, #4]
 8013e9a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8013e9e:	687b      	ldr	r3, [r7, #4]
 8013ea0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8013ea4:	b29b      	uxth	r3, r3
 8013ea6:	2b00      	cmp	r3, #0
 8013ea8:	f040 80a1 	bne.w	8013fee <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8013eac:	687b      	ldr	r3, [r7, #4]
 8013eae:	681b      	ldr	r3, [r3, #0]
 8013eb0:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013eb2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8013eb4:	e853 3f00 	ldrex	r3, [r3]
 8013eb8:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8013eba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8013ebc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8013ec0:	667b      	str	r3, [r7, #100]	@ 0x64
 8013ec2:	687b      	ldr	r3, [r7, #4]
 8013ec4:	681b      	ldr	r3, [r3, #0]
 8013ec6:	461a      	mov	r2, r3
 8013ec8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8013eca:	657b      	str	r3, [r7, #84]	@ 0x54
 8013ecc:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013ece:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8013ed0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8013ed2:	e841 2300 	strex	r3, r2, [r1]
 8013ed6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8013ed8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013eda:	2b00      	cmp	r3, #0
 8013edc:	d1e6      	bne.n	8013eac <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8013ede:	687b      	ldr	r3, [r7, #4]
 8013ee0:	681b      	ldr	r3, [r3, #0]
 8013ee2:	3308      	adds	r3, #8
 8013ee4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013ee6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013ee8:	e853 3f00 	ldrex	r3, [r3]
 8013eec:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8013eee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013ef0:	f023 0301 	bic.w	r3, r3, #1
 8013ef4:	663b      	str	r3, [r7, #96]	@ 0x60
 8013ef6:	687b      	ldr	r3, [r7, #4]
 8013ef8:	681b      	ldr	r3, [r3, #0]
 8013efa:	3308      	adds	r3, #8
 8013efc:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8013efe:	643a      	str	r2, [r7, #64]	@ 0x40
 8013f00:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013f02:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8013f04:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8013f06:	e841 2300 	strex	r3, r2, [r1]
 8013f0a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8013f0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013f0e:	2b00      	cmp	r3, #0
 8013f10:	d1e5      	bne.n	8013ede <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8013f12:	687b      	ldr	r3, [r7, #4]
 8013f14:	2220      	movs	r2, #32
 8013f16:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8013f1a:	687b      	ldr	r3, [r7, #4]
 8013f1c:	2200      	movs	r2, #0
 8013f1e:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8013f20:	687b      	ldr	r3, [r7, #4]
 8013f22:	2200      	movs	r2, #0
 8013f24:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8013f26:	687b      	ldr	r3, [r7, #4]
 8013f28:	681b      	ldr	r3, [r3, #0]
 8013f2a:	4a33      	ldr	r2, [pc, #204]	@ (8013ff8 <UART_RxISR_16BIT+0x1b4>)
 8013f2c:	4293      	cmp	r3, r2
 8013f2e:	d01f      	beq.n	8013f70 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8013f30:	687b      	ldr	r3, [r7, #4]
 8013f32:	681b      	ldr	r3, [r3, #0]
 8013f34:	685b      	ldr	r3, [r3, #4]
 8013f36:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8013f3a:	2b00      	cmp	r3, #0
 8013f3c:	d018      	beq.n	8013f70 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8013f3e:	687b      	ldr	r3, [r7, #4]
 8013f40:	681b      	ldr	r3, [r3, #0]
 8013f42:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013f44:	6a3b      	ldr	r3, [r7, #32]
 8013f46:	e853 3f00 	ldrex	r3, [r3]
 8013f4a:	61fb      	str	r3, [r7, #28]
   return(result);
 8013f4c:	69fb      	ldr	r3, [r7, #28]
 8013f4e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8013f52:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8013f54:	687b      	ldr	r3, [r7, #4]
 8013f56:	681b      	ldr	r3, [r3, #0]
 8013f58:	461a      	mov	r2, r3
 8013f5a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8013f5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8013f5e:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013f60:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8013f62:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8013f64:	e841 2300 	strex	r3, r2, [r1]
 8013f68:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8013f6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013f6c:	2b00      	cmp	r3, #0
 8013f6e:	d1e6      	bne.n	8013f3e <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8013f70:	687b      	ldr	r3, [r7, #4]
 8013f72:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8013f74:	2b01      	cmp	r3, #1
 8013f76:	d12e      	bne.n	8013fd6 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8013f78:	687b      	ldr	r3, [r7, #4]
 8013f7a:	2200      	movs	r2, #0
 8013f7c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8013f7e:	687b      	ldr	r3, [r7, #4]
 8013f80:	681b      	ldr	r3, [r3, #0]
 8013f82:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013f84:	68fb      	ldr	r3, [r7, #12]
 8013f86:	e853 3f00 	ldrex	r3, [r3]
 8013f8a:	60bb      	str	r3, [r7, #8]
   return(result);
 8013f8c:	68bb      	ldr	r3, [r7, #8]
 8013f8e:	f023 0310 	bic.w	r3, r3, #16
 8013f92:	65bb      	str	r3, [r7, #88]	@ 0x58
 8013f94:	687b      	ldr	r3, [r7, #4]
 8013f96:	681b      	ldr	r3, [r3, #0]
 8013f98:	461a      	mov	r2, r3
 8013f9a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8013f9c:	61bb      	str	r3, [r7, #24]
 8013f9e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013fa0:	6979      	ldr	r1, [r7, #20]
 8013fa2:	69ba      	ldr	r2, [r7, #24]
 8013fa4:	e841 2300 	strex	r3, r2, [r1]
 8013fa8:	613b      	str	r3, [r7, #16]
   return(result);
 8013faa:	693b      	ldr	r3, [r7, #16]
 8013fac:	2b00      	cmp	r3, #0
 8013fae:	d1e6      	bne.n	8013f7e <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8013fb0:	687b      	ldr	r3, [r7, #4]
 8013fb2:	681b      	ldr	r3, [r3, #0]
 8013fb4:	69db      	ldr	r3, [r3, #28]
 8013fb6:	f003 0310 	and.w	r3, r3, #16
 8013fba:	2b10      	cmp	r3, #16
 8013fbc:	d103      	bne.n	8013fc6 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8013fbe:	687b      	ldr	r3, [r7, #4]
 8013fc0:	681b      	ldr	r3, [r3, #0]
 8013fc2:	2210      	movs	r2, #16
 8013fc4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8013fc6:	687b      	ldr	r3, [r7, #4]
 8013fc8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8013fcc:	4619      	mov	r1, r3
 8013fce:	6878      	ldr	r0, [r7, #4]
 8013fd0:	f7fe fc68 	bl	80128a4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8013fd4:	e00b      	b.n	8013fee <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8013fd6:	6878      	ldr	r0, [r7, #4]
 8013fd8:	f7ed fc7e 	bl	80018d8 <HAL_UART_RxCpltCallback>
}
 8013fdc:	e007      	b.n	8013fee <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8013fde:	687b      	ldr	r3, [r7, #4]
 8013fe0:	681b      	ldr	r3, [r3, #0]
 8013fe2:	699a      	ldr	r2, [r3, #24]
 8013fe4:	687b      	ldr	r3, [r7, #4]
 8013fe6:	681b      	ldr	r3, [r3, #0]
 8013fe8:	f042 0208 	orr.w	r2, r2, #8
 8013fec:	619a      	str	r2, [r3, #24]
}
 8013fee:	bf00      	nop
 8013ff0:	3770      	adds	r7, #112	@ 0x70
 8013ff2:	46bd      	mov	sp, r7
 8013ff4:	bd80      	pop	{r7, pc}
 8013ff6:	bf00      	nop
 8013ff8:	58000c00 	.word	0x58000c00

08013ffc <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8013ffc:	b580      	push	{r7, lr}
 8013ffe:	b0ac      	sub	sp, #176	@ 0xb0
 8014000:	af00      	add	r7, sp, #0
 8014002:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8014004:	687b      	ldr	r3, [r7, #4]
 8014006:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 801400a:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 801400e:	687b      	ldr	r3, [r7, #4]
 8014010:	681b      	ldr	r3, [r3, #0]
 8014012:	69db      	ldr	r3, [r3, #28]
 8014014:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8014018:	687b      	ldr	r3, [r7, #4]
 801401a:	681b      	ldr	r3, [r3, #0]
 801401c:	681b      	ldr	r3, [r3, #0]
 801401e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8014022:	687b      	ldr	r3, [r7, #4]
 8014024:	681b      	ldr	r3, [r3, #0]
 8014026:	689b      	ldr	r3, [r3, #8]
 8014028:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 801402c:	687b      	ldr	r3, [r7, #4]
 801402e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8014032:	2b22      	cmp	r3, #34	@ 0x22
 8014034:	f040 8181 	bne.w	801433a <UART_RxISR_8BIT_FIFOEN+0x33e>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8014038:	687b      	ldr	r3, [r7, #4]
 801403a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 801403e:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8014042:	e124      	b.n	801428e <UART_RxISR_8BIT_FIFOEN+0x292>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8014044:	687b      	ldr	r3, [r7, #4]
 8014046:	681b      	ldr	r3, [r3, #0]
 8014048:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801404a:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 801404e:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 8014052:	b2d9      	uxtb	r1, r3
 8014054:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8014058:	b2da      	uxtb	r2, r3
 801405a:	687b      	ldr	r3, [r7, #4]
 801405c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801405e:	400a      	ands	r2, r1
 8014060:	b2d2      	uxtb	r2, r2
 8014062:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8014064:	687b      	ldr	r3, [r7, #4]
 8014066:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8014068:	1c5a      	adds	r2, r3, #1
 801406a:	687b      	ldr	r3, [r7, #4]
 801406c:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 801406e:	687b      	ldr	r3, [r7, #4]
 8014070:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8014074:	b29b      	uxth	r3, r3
 8014076:	3b01      	subs	r3, #1
 8014078:	b29a      	uxth	r2, r3
 801407a:	687b      	ldr	r3, [r7, #4]
 801407c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8014080:	687b      	ldr	r3, [r7, #4]
 8014082:	681b      	ldr	r3, [r3, #0]
 8014084:	69db      	ldr	r3, [r3, #28]
 8014086:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 801408a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801408e:	f003 0307 	and.w	r3, r3, #7
 8014092:	2b00      	cmp	r3, #0
 8014094:	d053      	beq.n	801413e <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8014096:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801409a:	f003 0301 	and.w	r3, r3, #1
 801409e:	2b00      	cmp	r3, #0
 80140a0:	d011      	beq.n	80140c6 <UART_RxISR_8BIT_FIFOEN+0xca>
 80140a2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80140a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80140aa:	2b00      	cmp	r3, #0
 80140ac:	d00b      	beq.n	80140c6 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80140ae:	687b      	ldr	r3, [r7, #4]
 80140b0:	681b      	ldr	r3, [r3, #0]
 80140b2:	2201      	movs	r2, #1
 80140b4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80140b6:	687b      	ldr	r3, [r7, #4]
 80140b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80140bc:	f043 0201 	orr.w	r2, r3, #1
 80140c0:	687b      	ldr	r3, [r7, #4]
 80140c2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80140c6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80140ca:	f003 0302 	and.w	r3, r3, #2
 80140ce:	2b00      	cmp	r3, #0
 80140d0:	d011      	beq.n	80140f6 <UART_RxISR_8BIT_FIFOEN+0xfa>
 80140d2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80140d6:	f003 0301 	and.w	r3, r3, #1
 80140da:	2b00      	cmp	r3, #0
 80140dc:	d00b      	beq.n	80140f6 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80140de:	687b      	ldr	r3, [r7, #4]
 80140e0:	681b      	ldr	r3, [r3, #0]
 80140e2:	2202      	movs	r2, #2
 80140e4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80140e6:	687b      	ldr	r3, [r7, #4]
 80140e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80140ec:	f043 0204 	orr.w	r2, r3, #4
 80140f0:	687b      	ldr	r3, [r7, #4]
 80140f2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80140f6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80140fa:	f003 0304 	and.w	r3, r3, #4
 80140fe:	2b00      	cmp	r3, #0
 8014100:	d011      	beq.n	8014126 <UART_RxISR_8BIT_FIFOEN+0x12a>
 8014102:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8014106:	f003 0301 	and.w	r3, r3, #1
 801410a:	2b00      	cmp	r3, #0
 801410c:	d00b      	beq.n	8014126 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 801410e:	687b      	ldr	r3, [r7, #4]
 8014110:	681b      	ldr	r3, [r3, #0]
 8014112:	2204      	movs	r2, #4
 8014114:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8014116:	687b      	ldr	r3, [r7, #4]
 8014118:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801411c:	f043 0202 	orr.w	r2, r3, #2
 8014120:	687b      	ldr	r3, [r7, #4]
 8014122:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8014126:	687b      	ldr	r3, [r7, #4]
 8014128:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801412c:	2b00      	cmp	r3, #0
 801412e:	d006      	beq.n	801413e <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8014130:	6878      	ldr	r0, [r7, #4]
 8014132:	f7ed fbdc 	bl	80018ee <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8014136:	687b      	ldr	r3, [r7, #4]
 8014138:	2200      	movs	r2, #0
 801413a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 801413e:	687b      	ldr	r3, [r7, #4]
 8014140:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8014144:	b29b      	uxth	r3, r3
 8014146:	2b00      	cmp	r3, #0
 8014148:	f040 80a1 	bne.w	801428e <UART_RxISR_8BIT_FIFOEN+0x292>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 801414c:	687b      	ldr	r3, [r7, #4]
 801414e:	681b      	ldr	r3, [r3, #0]
 8014150:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014152:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8014154:	e853 3f00 	ldrex	r3, [r3]
 8014158:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 801415a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801415c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8014160:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8014164:	687b      	ldr	r3, [r7, #4]
 8014166:	681b      	ldr	r3, [r3, #0]
 8014168:	461a      	mov	r2, r3
 801416a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 801416e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8014170:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014172:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8014174:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8014176:	e841 2300 	strex	r3, r2, [r1]
 801417a:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 801417c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 801417e:	2b00      	cmp	r3, #0
 8014180:	d1e4      	bne.n	801414c <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8014182:	687b      	ldr	r3, [r7, #4]
 8014184:	681b      	ldr	r3, [r3, #0]
 8014186:	3308      	adds	r3, #8
 8014188:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801418a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801418c:	e853 3f00 	ldrex	r3, [r3]
 8014190:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8014192:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8014194:	4b6f      	ldr	r3, [pc, #444]	@ (8014354 <UART_RxISR_8BIT_FIFOEN+0x358>)
 8014196:	4013      	ands	r3, r2
 8014198:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 801419c:	687b      	ldr	r3, [r7, #4]
 801419e:	681b      	ldr	r3, [r3, #0]
 80141a0:	3308      	adds	r3, #8
 80141a2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80141a6:	66ba      	str	r2, [r7, #104]	@ 0x68
 80141a8:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80141aa:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 80141ac:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80141ae:	e841 2300 	strex	r3, r2, [r1]
 80141b2:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 80141b4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80141b6:	2b00      	cmp	r3, #0
 80141b8:	d1e3      	bne.n	8014182 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80141ba:	687b      	ldr	r3, [r7, #4]
 80141bc:	2220      	movs	r2, #32
 80141be:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80141c2:	687b      	ldr	r3, [r7, #4]
 80141c4:	2200      	movs	r2, #0
 80141c6:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80141c8:	687b      	ldr	r3, [r7, #4]
 80141ca:	2200      	movs	r2, #0
 80141cc:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80141ce:	687b      	ldr	r3, [r7, #4]
 80141d0:	681b      	ldr	r3, [r3, #0]
 80141d2:	4a61      	ldr	r2, [pc, #388]	@ (8014358 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 80141d4:	4293      	cmp	r3, r2
 80141d6:	d021      	beq.n	801421c <UART_RxISR_8BIT_FIFOEN+0x220>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80141d8:	687b      	ldr	r3, [r7, #4]
 80141da:	681b      	ldr	r3, [r3, #0]
 80141dc:	685b      	ldr	r3, [r3, #4]
 80141de:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80141e2:	2b00      	cmp	r3, #0
 80141e4:	d01a      	beq.n	801421c <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80141e6:	687b      	ldr	r3, [r7, #4]
 80141e8:	681b      	ldr	r3, [r3, #0]
 80141ea:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80141ec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80141ee:	e853 3f00 	ldrex	r3, [r3]
 80141f2:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80141f4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80141f6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80141fa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80141fe:	687b      	ldr	r3, [r7, #4]
 8014200:	681b      	ldr	r3, [r3, #0]
 8014202:	461a      	mov	r2, r3
 8014204:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8014208:	657b      	str	r3, [r7, #84]	@ 0x54
 801420a:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801420c:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 801420e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8014210:	e841 2300 	strex	r3, r2, [r1]
 8014214:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8014216:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8014218:	2b00      	cmp	r3, #0
 801421a:	d1e4      	bne.n	80141e6 <UART_RxISR_8BIT_FIFOEN+0x1ea>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801421c:	687b      	ldr	r3, [r7, #4]
 801421e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8014220:	2b01      	cmp	r3, #1
 8014222:	d130      	bne.n	8014286 <UART_RxISR_8BIT_FIFOEN+0x28a>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8014224:	687b      	ldr	r3, [r7, #4]
 8014226:	2200      	movs	r2, #0
 8014228:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801422a:	687b      	ldr	r3, [r7, #4]
 801422c:	681b      	ldr	r3, [r3, #0]
 801422e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014230:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014232:	e853 3f00 	ldrex	r3, [r3]
 8014236:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8014238:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801423a:	f023 0310 	bic.w	r3, r3, #16
 801423e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8014242:	687b      	ldr	r3, [r7, #4]
 8014244:	681b      	ldr	r3, [r3, #0]
 8014246:	461a      	mov	r2, r3
 8014248:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 801424c:	643b      	str	r3, [r7, #64]	@ 0x40
 801424e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014250:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8014252:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8014254:	e841 2300 	strex	r3, r2, [r1]
 8014258:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 801425a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801425c:	2b00      	cmp	r3, #0
 801425e:	d1e4      	bne.n	801422a <UART_RxISR_8BIT_FIFOEN+0x22e>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8014260:	687b      	ldr	r3, [r7, #4]
 8014262:	681b      	ldr	r3, [r3, #0]
 8014264:	69db      	ldr	r3, [r3, #28]
 8014266:	f003 0310 	and.w	r3, r3, #16
 801426a:	2b10      	cmp	r3, #16
 801426c:	d103      	bne.n	8014276 <UART_RxISR_8BIT_FIFOEN+0x27a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 801426e:	687b      	ldr	r3, [r7, #4]
 8014270:	681b      	ldr	r3, [r3, #0]
 8014272:	2210      	movs	r2, #16
 8014274:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8014276:	687b      	ldr	r3, [r7, #4]
 8014278:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 801427c:	4619      	mov	r1, r3
 801427e:	6878      	ldr	r0, [r7, #4]
 8014280:	f7fe fb10 	bl	80128a4 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8014284:	e00e      	b.n	80142a4 <UART_RxISR_8BIT_FIFOEN+0x2a8>
          HAL_UART_RxCpltCallback(huart);
 8014286:	6878      	ldr	r0, [r7, #4]
 8014288:	f7ed fb26 	bl	80018d8 <HAL_UART_RxCpltCallback>
        break;
 801428c:	e00a      	b.n	80142a4 <UART_RxISR_8BIT_FIFOEN+0x2a8>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 801428e:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8014292:	2b00      	cmp	r3, #0
 8014294:	d006      	beq.n	80142a4 <UART_RxISR_8BIT_FIFOEN+0x2a8>
 8014296:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801429a:	f003 0320 	and.w	r3, r3, #32
 801429e:	2b00      	cmp	r3, #0
 80142a0:	f47f aed0 	bne.w	8014044 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80142a4:	687b      	ldr	r3, [r7, #4]
 80142a6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80142aa:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80142ae:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80142b2:	2b00      	cmp	r3, #0
 80142b4:	d049      	beq.n	801434a <UART_RxISR_8BIT_FIFOEN+0x34e>
 80142b6:	687b      	ldr	r3, [r7, #4]
 80142b8:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80142bc:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 80142c0:	429a      	cmp	r2, r3
 80142c2:	d242      	bcs.n	801434a <UART_RxISR_8BIT_FIFOEN+0x34e>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80142c4:	687b      	ldr	r3, [r7, #4]
 80142c6:	681b      	ldr	r3, [r3, #0]
 80142c8:	3308      	adds	r3, #8
 80142ca:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80142cc:	6a3b      	ldr	r3, [r7, #32]
 80142ce:	e853 3f00 	ldrex	r3, [r3]
 80142d2:	61fb      	str	r3, [r7, #28]
   return(result);
 80142d4:	69fb      	ldr	r3, [r7, #28]
 80142d6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80142da:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80142de:	687b      	ldr	r3, [r7, #4]
 80142e0:	681b      	ldr	r3, [r3, #0]
 80142e2:	3308      	adds	r3, #8
 80142e4:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80142e8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80142ea:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80142ec:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80142ee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80142f0:	e841 2300 	strex	r3, r2, [r1]
 80142f4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80142f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80142f8:	2b00      	cmp	r3, #0
 80142fa:	d1e3      	bne.n	80142c4 <UART_RxISR_8BIT_FIFOEN+0x2c8>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 80142fc:	687b      	ldr	r3, [r7, #4]
 80142fe:	4a17      	ldr	r2, [pc, #92]	@ (801435c <UART_RxISR_8BIT_FIFOEN+0x360>)
 8014300:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8014302:	687b      	ldr	r3, [r7, #4]
 8014304:	681b      	ldr	r3, [r3, #0]
 8014306:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014308:	68fb      	ldr	r3, [r7, #12]
 801430a:	e853 3f00 	ldrex	r3, [r3]
 801430e:	60bb      	str	r3, [r7, #8]
   return(result);
 8014310:	68bb      	ldr	r3, [r7, #8]
 8014312:	f043 0320 	orr.w	r3, r3, #32
 8014316:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 801431a:	687b      	ldr	r3, [r7, #4]
 801431c:	681b      	ldr	r3, [r3, #0]
 801431e:	461a      	mov	r2, r3
 8014320:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8014324:	61bb      	str	r3, [r7, #24]
 8014326:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014328:	6979      	ldr	r1, [r7, #20]
 801432a:	69ba      	ldr	r2, [r7, #24]
 801432c:	e841 2300 	strex	r3, r2, [r1]
 8014330:	613b      	str	r3, [r7, #16]
   return(result);
 8014332:	693b      	ldr	r3, [r7, #16]
 8014334:	2b00      	cmp	r3, #0
 8014336:	d1e4      	bne.n	8014302 <UART_RxISR_8BIT_FIFOEN+0x306>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8014338:	e007      	b.n	801434a <UART_RxISR_8BIT_FIFOEN+0x34e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 801433a:	687b      	ldr	r3, [r7, #4]
 801433c:	681b      	ldr	r3, [r3, #0]
 801433e:	699a      	ldr	r2, [r3, #24]
 8014340:	687b      	ldr	r3, [r7, #4]
 8014342:	681b      	ldr	r3, [r3, #0]
 8014344:	f042 0208 	orr.w	r2, r2, #8
 8014348:	619a      	str	r2, [r3, #24]
}
 801434a:	bf00      	nop
 801434c:	37b0      	adds	r7, #176	@ 0xb0
 801434e:	46bd      	mov	sp, r7
 8014350:	bd80      	pop	{r7, pc}
 8014352:	bf00      	nop
 8014354:	effffffe 	.word	0xeffffffe
 8014358:	58000c00 	.word	0x58000c00
 801435c:	08013c8d 	.word	0x08013c8d

08014360 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8014360:	b580      	push	{r7, lr}
 8014362:	b0ae      	sub	sp, #184	@ 0xb8
 8014364:	af00      	add	r7, sp, #0
 8014366:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8014368:	687b      	ldr	r3, [r7, #4]
 801436a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 801436e:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8014372:	687b      	ldr	r3, [r7, #4]
 8014374:	681b      	ldr	r3, [r3, #0]
 8014376:	69db      	ldr	r3, [r3, #28]
 8014378:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 801437c:	687b      	ldr	r3, [r7, #4]
 801437e:	681b      	ldr	r3, [r3, #0]
 8014380:	681b      	ldr	r3, [r3, #0]
 8014382:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8014386:	687b      	ldr	r3, [r7, #4]
 8014388:	681b      	ldr	r3, [r3, #0]
 801438a:	689b      	ldr	r3, [r3, #8]
 801438c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8014390:	687b      	ldr	r3, [r7, #4]
 8014392:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8014396:	2b22      	cmp	r3, #34	@ 0x22
 8014398:	f040 8185 	bne.w	80146a6 <UART_RxISR_16BIT_FIFOEN+0x346>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 801439c:	687b      	ldr	r3, [r7, #4]
 801439e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80143a2:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80143a6:	e128      	b.n	80145fa <UART_RxISR_16BIT_FIFOEN+0x29a>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80143a8:	687b      	ldr	r3, [r7, #4]
 80143aa:	681b      	ldr	r3, [r3, #0]
 80143ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80143ae:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 80143b2:	687b      	ldr	r3, [r7, #4]
 80143b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80143b6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 80143ba:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 80143be:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 80143c2:	4013      	ands	r3, r2
 80143c4:	b29a      	uxth	r2, r3
 80143c6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80143ca:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80143cc:	687b      	ldr	r3, [r7, #4]
 80143ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80143d0:	1c9a      	adds	r2, r3, #2
 80143d2:	687b      	ldr	r3, [r7, #4]
 80143d4:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 80143d6:	687b      	ldr	r3, [r7, #4]
 80143d8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80143dc:	b29b      	uxth	r3, r3
 80143de:	3b01      	subs	r3, #1
 80143e0:	b29a      	uxth	r2, r3
 80143e2:	687b      	ldr	r3, [r7, #4]
 80143e4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80143e8:	687b      	ldr	r3, [r7, #4]
 80143ea:	681b      	ldr	r3, [r3, #0]
 80143ec:	69db      	ldr	r3, [r3, #28]
 80143ee:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80143f2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80143f6:	f003 0307 	and.w	r3, r3, #7
 80143fa:	2b00      	cmp	r3, #0
 80143fc:	d053      	beq.n	80144a6 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80143fe:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8014402:	f003 0301 	and.w	r3, r3, #1
 8014406:	2b00      	cmp	r3, #0
 8014408:	d011      	beq.n	801442e <UART_RxISR_16BIT_FIFOEN+0xce>
 801440a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801440e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8014412:	2b00      	cmp	r3, #0
 8014414:	d00b      	beq.n	801442e <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8014416:	687b      	ldr	r3, [r7, #4]
 8014418:	681b      	ldr	r3, [r3, #0]
 801441a:	2201      	movs	r2, #1
 801441c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 801441e:	687b      	ldr	r3, [r7, #4]
 8014420:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8014424:	f043 0201 	orr.w	r2, r3, #1
 8014428:	687b      	ldr	r3, [r7, #4]
 801442a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 801442e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8014432:	f003 0302 	and.w	r3, r3, #2
 8014436:	2b00      	cmp	r3, #0
 8014438:	d011      	beq.n	801445e <UART_RxISR_16BIT_FIFOEN+0xfe>
 801443a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 801443e:	f003 0301 	and.w	r3, r3, #1
 8014442:	2b00      	cmp	r3, #0
 8014444:	d00b      	beq.n	801445e <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8014446:	687b      	ldr	r3, [r7, #4]
 8014448:	681b      	ldr	r3, [r3, #0]
 801444a:	2202      	movs	r2, #2
 801444c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 801444e:	687b      	ldr	r3, [r7, #4]
 8014450:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8014454:	f043 0204 	orr.w	r2, r3, #4
 8014458:	687b      	ldr	r3, [r7, #4]
 801445a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 801445e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8014462:	f003 0304 	and.w	r3, r3, #4
 8014466:	2b00      	cmp	r3, #0
 8014468:	d011      	beq.n	801448e <UART_RxISR_16BIT_FIFOEN+0x12e>
 801446a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 801446e:	f003 0301 	and.w	r3, r3, #1
 8014472:	2b00      	cmp	r3, #0
 8014474:	d00b      	beq.n	801448e <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8014476:	687b      	ldr	r3, [r7, #4]
 8014478:	681b      	ldr	r3, [r3, #0]
 801447a:	2204      	movs	r2, #4
 801447c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 801447e:	687b      	ldr	r3, [r7, #4]
 8014480:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8014484:	f043 0202 	orr.w	r2, r3, #2
 8014488:	687b      	ldr	r3, [r7, #4]
 801448a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 801448e:	687b      	ldr	r3, [r7, #4]
 8014490:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8014494:	2b00      	cmp	r3, #0
 8014496:	d006      	beq.n	80144a6 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8014498:	6878      	ldr	r0, [r7, #4]
 801449a:	f7ed fa28 	bl	80018ee <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 801449e:	687b      	ldr	r3, [r7, #4]
 80144a0:	2200      	movs	r2, #0
 80144a2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 80144a6:	687b      	ldr	r3, [r7, #4]
 80144a8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80144ac:	b29b      	uxth	r3, r3
 80144ae:	2b00      	cmp	r3, #0
 80144b0:	f040 80a3 	bne.w	80145fa <UART_RxISR_16BIT_FIFOEN+0x29a>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80144b4:	687b      	ldr	r3, [r7, #4]
 80144b6:	681b      	ldr	r3, [r3, #0]
 80144b8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80144ba:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80144bc:	e853 3f00 	ldrex	r3, [r3]
 80144c0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80144c2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80144c4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80144c8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80144cc:	687b      	ldr	r3, [r7, #4]
 80144ce:	681b      	ldr	r3, [r3, #0]
 80144d0:	461a      	mov	r2, r3
 80144d2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80144d6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80144da:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80144dc:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80144de:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80144e2:	e841 2300 	strex	r3, r2, [r1]
 80144e6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80144e8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80144ea:	2b00      	cmp	r3, #0
 80144ec:	d1e2      	bne.n	80144b4 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80144ee:	687b      	ldr	r3, [r7, #4]
 80144f0:	681b      	ldr	r3, [r3, #0]
 80144f2:	3308      	adds	r3, #8
 80144f4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80144f6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80144f8:	e853 3f00 	ldrex	r3, [r3]
 80144fc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80144fe:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8014500:	4b6f      	ldr	r3, [pc, #444]	@ (80146c0 <UART_RxISR_16BIT_FIFOEN+0x360>)
 8014502:	4013      	ands	r3, r2
 8014504:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8014508:	687b      	ldr	r3, [r7, #4]
 801450a:	681b      	ldr	r3, [r3, #0]
 801450c:	3308      	adds	r3, #8
 801450e:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8014512:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8014514:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014516:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8014518:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 801451a:	e841 2300 	strex	r3, r2, [r1]
 801451e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8014520:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8014522:	2b00      	cmp	r3, #0
 8014524:	d1e3      	bne.n	80144ee <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8014526:	687b      	ldr	r3, [r7, #4]
 8014528:	2220      	movs	r2, #32
 801452a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 801452e:	687b      	ldr	r3, [r7, #4]
 8014530:	2200      	movs	r2, #0
 8014532:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8014534:	687b      	ldr	r3, [r7, #4]
 8014536:	2200      	movs	r2, #0
 8014538:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 801453a:	687b      	ldr	r3, [r7, #4]
 801453c:	681b      	ldr	r3, [r3, #0]
 801453e:	4a61      	ldr	r2, [pc, #388]	@ (80146c4 <UART_RxISR_16BIT_FIFOEN+0x364>)
 8014540:	4293      	cmp	r3, r2
 8014542:	d021      	beq.n	8014588 <UART_RxISR_16BIT_FIFOEN+0x228>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8014544:	687b      	ldr	r3, [r7, #4]
 8014546:	681b      	ldr	r3, [r3, #0]
 8014548:	685b      	ldr	r3, [r3, #4]
 801454a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801454e:	2b00      	cmp	r3, #0
 8014550:	d01a      	beq.n	8014588 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8014552:	687b      	ldr	r3, [r7, #4]
 8014554:	681b      	ldr	r3, [r3, #0]
 8014556:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014558:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801455a:	e853 3f00 	ldrex	r3, [r3]
 801455e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8014560:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8014562:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8014566:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 801456a:	687b      	ldr	r3, [r7, #4]
 801456c:	681b      	ldr	r3, [r3, #0]
 801456e:	461a      	mov	r2, r3
 8014570:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8014574:	65bb      	str	r3, [r7, #88]	@ 0x58
 8014576:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014578:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 801457a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801457c:	e841 2300 	strex	r3, r2, [r1]
 8014580:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8014582:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014584:	2b00      	cmp	r3, #0
 8014586:	d1e4      	bne.n	8014552 <UART_RxISR_16BIT_FIFOEN+0x1f2>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8014588:	687b      	ldr	r3, [r7, #4]
 801458a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801458c:	2b01      	cmp	r3, #1
 801458e:	d130      	bne.n	80145f2 <UART_RxISR_16BIT_FIFOEN+0x292>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8014590:	687b      	ldr	r3, [r7, #4]
 8014592:	2200      	movs	r2, #0
 8014594:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8014596:	687b      	ldr	r3, [r7, #4]
 8014598:	681b      	ldr	r3, [r3, #0]
 801459a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801459c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801459e:	e853 3f00 	ldrex	r3, [r3]
 80145a2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80145a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80145a6:	f023 0310 	bic.w	r3, r3, #16
 80145aa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80145ae:	687b      	ldr	r3, [r7, #4]
 80145b0:	681b      	ldr	r3, [r3, #0]
 80145b2:	461a      	mov	r2, r3
 80145b4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80145b8:	647b      	str	r3, [r7, #68]	@ 0x44
 80145ba:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80145bc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80145be:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80145c0:	e841 2300 	strex	r3, r2, [r1]
 80145c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80145c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80145c8:	2b00      	cmp	r3, #0
 80145ca:	d1e4      	bne.n	8014596 <UART_RxISR_16BIT_FIFOEN+0x236>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80145cc:	687b      	ldr	r3, [r7, #4]
 80145ce:	681b      	ldr	r3, [r3, #0]
 80145d0:	69db      	ldr	r3, [r3, #28]
 80145d2:	f003 0310 	and.w	r3, r3, #16
 80145d6:	2b10      	cmp	r3, #16
 80145d8:	d103      	bne.n	80145e2 <UART_RxISR_16BIT_FIFOEN+0x282>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80145da:	687b      	ldr	r3, [r7, #4]
 80145dc:	681b      	ldr	r3, [r3, #0]
 80145de:	2210      	movs	r2, #16
 80145e0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80145e2:	687b      	ldr	r3, [r7, #4]
 80145e4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80145e8:	4619      	mov	r1, r3
 80145ea:	6878      	ldr	r0, [r7, #4]
 80145ec:	f7fe f95a 	bl	80128a4 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 80145f0:	e00e      	b.n	8014610 <UART_RxISR_16BIT_FIFOEN+0x2b0>
          HAL_UART_RxCpltCallback(huart);
 80145f2:	6878      	ldr	r0, [r7, #4]
 80145f4:	f7ed f970 	bl	80018d8 <HAL_UART_RxCpltCallback>
        break;
 80145f8:	e00a      	b.n	8014610 <UART_RxISR_16BIT_FIFOEN+0x2b0>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80145fa:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 80145fe:	2b00      	cmp	r3, #0
 8014600:	d006      	beq.n	8014610 <UART_RxISR_16BIT_FIFOEN+0x2b0>
 8014602:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8014606:	f003 0320 	and.w	r3, r3, #32
 801460a:	2b00      	cmp	r3, #0
 801460c:	f47f aecc 	bne.w	80143a8 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8014610:	687b      	ldr	r3, [r7, #4]
 8014612:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8014616:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 801461a:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 801461e:	2b00      	cmp	r3, #0
 8014620:	d049      	beq.n	80146b6 <UART_RxISR_16BIT_FIFOEN+0x356>
 8014622:	687b      	ldr	r3, [r7, #4]
 8014624:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8014628:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 801462c:	429a      	cmp	r2, r3
 801462e:	d242      	bcs.n	80146b6 <UART_RxISR_16BIT_FIFOEN+0x356>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8014630:	687b      	ldr	r3, [r7, #4]
 8014632:	681b      	ldr	r3, [r3, #0]
 8014634:	3308      	adds	r3, #8
 8014636:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014638:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801463a:	e853 3f00 	ldrex	r3, [r3]
 801463e:	623b      	str	r3, [r7, #32]
   return(result);
 8014640:	6a3b      	ldr	r3, [r7, #32]
 8014642:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8014646:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 801464a:	687b      	ldr	r3, [r7, #4]
 801464c:	681b      	ldr	r3, [r3, #0]
 801464e:	3308      	adds	r3, #8
 8014650:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8014654:	633a      	str	r2, [r7, #48]	@ 0x30
 8014656:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014658:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801465a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801465c:	e841 2300 	strex	r3, r2, [r1]
 8014660:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8014662:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014664:	2b00      	cmp	r3, #0
 8014666:	d1e3      	bne.n	8014630 <UART_RxISR_16BIT_FIFOEN+0x2d0>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8014668:	687b      	ldr	r3, [r7, #4]
 801466a:	4a17      	ldr	r2, [pc, #92]	@ (80146c8 <UART_RxISR_16BIT_FIFOEN+0x368>)
 801466c:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 801466e:	687b      	ldr	r3, [r7, #4]
 8014670:	681b      	ldr	r3, [r3, #0]
 8014672:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014674:	693b      	ldr	r3, [r7, #16]
 8014676:	e853 3f00 	ldrex	r3, [r3]
 801467a:	60fb      	str	r3, [r7, #12]
   return(result);
 801467c:	68fb      	ldr	r3, [r7, #12]
 801467e:	f043 0320 	orr.w	r3, r3, #32
 8014682:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8014686:	687b      	ldr	r3, [r7, #4]
 8014688:	681b      	ldr	r3, [r3, #0]
 801468a:	461a      	mov	r2, r3
 801468c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8014690:	61fb      	str	r3, [r7, #28]
 8014692:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014694:	69b9      	ldr	r1, [r7, #24]
 8014696:	69fa      	ldr	r2, [r7, #28]
 8014698:	e841 2300 	strex	r3, r2, [r1]
 801469c:	617b      	str	r3, [r7, #20]
   return(result);
 801469e:	697b      	ldr	r3, [r7, #20]
 80146a0:	2b00      	cmp	r3, #0
 80146a2:	d1e4      	bne.n	801466e <UART_RxISR_16BIT_FIFOEN+0x30e>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80146a4:	e007      	b.n	80146b6 <UART_RxISR_16BIT_FIFOEN+0x356>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80146a6:	687b      	ldr	r3, [r7, #4]
 80146a8:	681b      	ldr	r3, [r3, #0]
 80146aa:	699a      	ldr	r2, [r3, #24]
 80146ac:	687b      	ldr	r3, [r7, #4]
 80146ae:	681b      	ldr	r3, [r3, #0]
 80146b0:	f042 0208 	orr.w	r2, r2, #8
 80146b4:	619a      	str	r2, [r3, #24]
}
 80146b6:	bf00      	nop
 80146b8:	37b8      	adds	r7, #184	@ 0xb8
 80146ba:	46bd      	mov	sp, r7
 80146bc:	bd80      	pop	{r7, pc}
 80146be:	bf00      	nop
 80146c0:	effffffe 	.word	0xeffffffe
 80146c4:	58000c00 	.word	0x58000c00
 80146c8:	08013e45 	.word	0x08013e45

080146cc <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80146cc:	b480      	push	{r7}
 80146ce:	b083      	sub	sp, #12
 80146d0:	af00      	add	r7, sp, #0
 80146d2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80146d4:	bf00      	nop
 80146d6:	370c      	adds	r7, #12
 80146d8:	46bd      	mov	sp, r7
 80146da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80146de:	4770      	bx	lr

080146e0 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80146e0:	b480      	push	{r7}
 80146e2:	b083      	sub	sp, #12
 80146e4:	af00      	add	r7, sp, #0
 80146e6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80146e8:	bf00      	nop
 80146ea:	370c      	adds	r7, #12
 80146ec:	46bd      	mov	sp, r7
 80146ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80146f2:	4770      	bx	lr

080146f4 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80146f4:	b480      	push	{r7}
 80146f6:	b083      	sub	sp, #12
 80146f8:	af00      	add	r7, sp, #0
 80146fa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80146fc:	bf00      	nop
 80146fe:	370c      	adds	r7, #12
 8014700:	46bd      	mov	sp, r7
 8014702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014706:	4770      	bx	lr

08014708 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8014708:	b084      	sub	sp, #16
 801470a:	b580      	push	{r7, lr}
 801470c:	b084      	sub	sp, #16
 801470e:	af00      	add	r7, sp, #0
 8014710:	6078      	str	r0, [r7, #4]
 8014712:	f107 001c 	add.w	r0, r7, #28
 8014716:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 801471a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 801471e:	2b01      	cmp	r3, #1
 8014720:	d121      	bne.n	8014766 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8014722:	687b      	ldr	r3, [r7, #4]
 8014724:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014726:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 801472a:	687b      	ldr	r3, [r7, #4]
 801472c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 801472e:	687b      	ldr	r3, [r7, #4]
 8014730:	68da      	ldr	r2, [r3, #12]
 8014732:	4b2c      	ldr	r3, [pc, #176]	@ (80147e4 <USB_CoreInit+0xdc>)
 8014734:	4013      	ands	r3, r2
 8014736:	687a      	ldr	r2, [r7, #4]
 8014738:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 801473a:	687b      	ldr	r3, [r7, #4]
 801473c:	68db      	ldr	r3, [r3, #12]
 801473e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8014742:	687b      	ldr	r3, [r7, #4]
 8014744:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8014746:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 801474a:	2b01      	cmp	r3, #1
 801474c:	d105      	bne.n	801475a <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 801474e:	687b      	ldr	r3, [r7, #4]
 8014750:	68db      	ldr	r3, [r3, #12]
 8014752:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8014756:	687b      	ldr	r3, [r7, #4]
 8014758:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 801475a:	6878      	ldr	r0, [r7, #4]
 801475c:	f001 fafa 	bl	8015d54 <USB_CoreReset>
 8014760:	4603      	mov	r3, r0
 8014762:	73fb      	strb	r3, [r7, #15]
 8014764:	e01b      	b.n	801479e <USB_CoreInit+0x96>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8014766:	687b      	ldr	r3, [r7, #4]
 8014768:	68db      	ldr	r3, [r3, #12]
 801476a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 801476e:	687b      	ldr	r3, [r7, #4]
 8014770:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8014772:	6878      	ldr	r0, [r7, #4]
 8014774:	f001 faee 	bl	8015d54 <USB_CoreReset>
 8014778:	4603      	mov	r3, r0
 801477a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 801477c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8014780:	2b00      	cmp	r3, #0
 8014782:	d106      	bne.n	8014792 <USB_CoreInit+0x8a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8014784:	687b      	ldr	r3, [r7, #4]
 8014786:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014788:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 801478c:	687b      	ldr	r3, [r7, #4]
 801478e:	639a      	str	r2, [r3, #56]	@ 0x38
 8014790:	e005      	b.n	801479e <USB_CoreInit+0x96>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8014792:	687b      	ldr	r3, [r7, #4]
 8014794:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014796:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 801479a:	687b      	ldr	r3, [r7, #4]
 801479c:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 801479e:	7fbb      	ldrb	r3, [r7, #30]
 80147a0:	2b01      	cmp	r3, #1
 80147a2:	d116      	bne.n	80147d2 <USB_CoreInit+0xca>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 80147a4:	687b      	ldr	r3, [r7, #4]
 80147a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80147a8:	b29a      	uxth	r2, r3
 80147aa:	687b      	ldr	r3, [r7, #4]
 80147ac:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 80147ae:	687b      	ldr	r3, [r7, #4]
 80147b0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80147b2:	4b0d      	ldr	r3, [pc, #52]	@ (80147e8 <USB_CoreInit+0xe0>)
 80147b4:	4313      	orrs	r3, r2
 80147b6:	687a      	ldr	r2, [r7, #4]
 80147b8:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80147ba:	687b      	ldr	r3, [r7, #4]
 80147bc:	689b      	ldr	r3, [r3, #8]
 80147be:	f043 0206 	orr.w	r2, r3, #6
 80147c2:	687b      	ldr	r3, [r7, #4]
 80147c4:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80147c6:	687b      	ldr	r3, [r7, #4]
 80147c8:	689b      	ldr	r3, [r3, #8]
 80147ca:	f043 0220 	orr.w	r2, r3, #32
 80147ce:	687b      	ldr	r3, [r7, #4]
 80147d0:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80147d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80147d4:	4618      	mov	r0, r3
 80147d6:	3710      	adds	r7, #16
 80147d8:	46bd      	mov	sp, r7
 80147da:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80147de:	b004      	add	sp, #16
 80147e0:	4770      	bx	lr
 80147e2:	bf00      	nop
 80147e4:	ffbdffbf 	.word	0xffbdffbf
 80147e8:	03ee0000 	.word	0x03ee0000

080147ec <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 80147ec:	b480      	push	{r7}
 80147ee:	b087      	sub	sp, #28
 80147f0:	af00      	add	r7, sp, #0
 80147f2:	60f8      	str	r0, [r7, #12]
 80147f4:	60b9      	str	r1, [r7, #8]
 80147f6:	4613      	mov	r3, r2
 80147f8:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 80147fa:	79fb      	ldrb	r3, [r7, #7]
 80147fc:	2b02      	cmp	r3, #2
 80147fe:	d165      	bne.n	80148cc <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8014800:	68bb      	ldr	r3, [r7, #8]
 8014802:	4a41      	ldr	r2, [pc, #260]	@ (8014908 <USB_SetTurnaroundTime+0x11c>)
 8014804:	4293      	cmp	r3, r2
 8014806:	d906      	bls.n	8014816 <USB_SetTurnaroundTime+0x2a>
 8014808:	68bb      	ldr	r3, [r7, #8]
 801480a:	4a40      	ldr	r2, [pc, #256]	@ (801490c <USB_SetTurnaroundTime+0x120>)
 801480c:	4293      	cmp	r3, r2
 801480e:	d202      	bcs.n	8014816 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8014810:	230f      	movs	r3, #15
 8014812:	617b      	str	r3, [r7, #20]
 8014814:	e062      	b.n	80148dc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8014816:	68bb      	ldr	r3, [r7, #8]
 8014818:	4a3c      	ldr	r2, [pc, #240]	@ (801490c <USB_SetTurnaroundTime+0x120>)
 801481a:	4293      	cmp	r3, r2
 801481c:	d306      	bcc.n	801482c <USB_SetTurnaroundTime+0x40>
 801481e:	68bb      	ldr	r3, [r7, #8]
 8014820:	4a3b      	ldr	r2, [pc, #236]	@ (8014910 <USB_SetTurnaroundTime+0x124>)
 8014822:	4293      	cmp	r3, r2
 8014824:	d202      	bcs.n	801482c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8014826:	230e      	movs	r3, #14
 8014828:	617b      	str	r3, [r7, #20]
 801482a:	e057      	b.n	80148dc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 801482c:	68bb      	ldr	r3, [r7, #8]
 801482e:	4a38      	ldr	r2, [pc, #224]	@ (8014910 <USB_SetTurnaroundTime+0x124>)
 8014830:	4293      	cmp	r3, r2
 8014832:	d306      	bcc.n	8014842 <USB_SetTurnaroundTime+0x56>
 8014834:	68bb      	ldr	r3, [r7, #8]
 8014836:	4a37      	ldr	r2, [pc, #220]	@ (8014914 <USB_SetTurnaroundTime+0x128>)
 8014838:	4293      	cmp	r3, r2
 801483a:	d202      	bcs.n	8014842 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 801483c:	230d      	movs	r3, #13
 801483e:	617b      	str	r3, [r7, #20]
 8014840:	e04c      	b.n	80148dc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8014842:	68bb      	ldr	r3, [r7, #8]
 8014844:	4a33      	ldr	r2, [pc, #204]	@ (8014914 <USB_SetTurnaroundTime+0x128>)
 8014846:	4293      	cmp	r3, r2
 8014848:	d306      	bcc.n	8014858 <USB_SetTurnaroundTime+0x6c>
 801484a:	68bb      	ldr	r3, [r7, #8]
 801484c:	4a32      	ldr	r2, [pc, #200]	@ (8014918 <USB_SetTurnaroundTime+0x12c>)
 801484e:	4293      	cmp	r3, r2
 8014850:	d802      	bhi.n	8014858 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8014852:	230c      	movs	r3, #12
 8014854:	617b      	str	r3, [r7, #20]
 8014856:	e041      	b.n	80148dc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8014858:	68bb      	ldr	r3, [r7, #8]
 801485a:	4a2f      	ldr	r2, [pc, #188]	@ (8014918 <USB_SetTurnaroundTime+0x12c>)
 801485c:	4293      	cmp	r3, r2
 801485e:	d906      	bls.n	801486e <USB_SetTurnaroundTime+0x82>
 8014860:	68bb      	ldr	r3, [r7, #8]
 8014862:	4a2e      	ldr	r2, [pc, #184]	@ (801491c <USB_SetTurnaroundTime+0x130>)
 8014864:	4293      	cmp	r3, r2
 8014866:	d802      	bhi.n	801486e <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8014868:	230b      	movs	r3, #11
 801486a:	617b      	str	r3, [r7, #20]
 801486c:	e036      	b.n	80148dc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 801486e:	68bb      	ldr	r3, [r7, #8]
 8014870:	4a2a      	ldr	r2, [pc, #168]	@ (801491c <USB_SetTurnaroundTime+0x130>)
 8014872:	4293      	cmp	r3, r2
 8014874:	d906      	bls.n	8014884 <USB_SetTurnaroundTime+0x98>
 8014876:	68bb      	ldr	r3, [r7, #8]
 8014878:	4a29      	ldr	r2, [pc, #164]	@ (8014920 <USB_SetTurnaroundTime+0x134>)
 801487a:	4293      	cmp	r3, r2
 801487c:	d802      	bhi.n	8014884 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 801487e:	230a      	movs	r3, #10
 8014880:	617b      	str	r3, [r7, #20]
 8014882:	e02b      	b.n	80148dc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8014884:	68bb      	ldr	r3, [r7, #8]
 8014886:	4a26      	ldr	r2, [pc, #152]	@ (8014920 <USB_SetTurnaroundTime+0x134>)
 8014888:	4293      	cmp	r3, r2
 801488a:	d906      	bls.n	801489a <USB_SetTurnaroundTime+0xae>
 801488c:	68bb      	ldr	r3, [r7, #8]
 801488e:	4a25      	ldr	r2, [pc, #148]	@ (8014924 <USB_SetTurnaroundTime+0x138>)
 8014890:	4293      	cmp	r3, r2
 8014892:	d202      	bcs.n	801489a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8014894:	2309      	movs	r3, #9
 8014896:	617b      	str	r3, [r7, #20]
 8014898:	e020      	b.n	80148dc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 801489a:	68bb      	ldr	r3, [r7, #8]
 801489c:	4a21      	ldr	r2, [pc, #132]	@ (8014924 <USB_SetTurnaroundTime+0x138>)
 801489e:	4293      	cmp	r3, r2
 80148a0:	d306      	bcc.n	80148b0 <USB_SetTurnaroundTime+0xc4>
 80148a2:	68bb      	ldr	r3, [r7, #8]
 80148a4:	4a20      	ldr	r2, [pc, #128]	@ (8014928 <USB_SetTurnaroundTime+0x13c>)
 80148a6:	4293      	cmp	r3, r2
 80148a8:	d802      	bhi.n	80148b0 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 80148aa:	2308      	movs	r3, #8
 80148ac:	617b      	str	r3, [r7, #20]
 80148ae:	e015      	b.n	80148dc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80148b0:	68bb      	ldr	r3, [r7, #8]
 80148b2:	4a1d      	ldr	r2, [pc, #116]	@ (8014928 <USB_SetTurnaroundTime+0x13c>)
 80148b4:	4293      	cmp	r3, r2
 80148b6:	d906      	bls.n	80148c6 <USB_SetTurnaroundTime+0xda>
 80148b8:	68bb      	ldr	r3, [r7, #8]
 80148ba:	4a1c      	ldr	r2, [pc, #112]	@ (801492c <USB_SetTurnaroundTime+0x140>)
 80148bc:	4293      	cmp	r3, r2
 80148be:	d202      	bcs.n	80148c6 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 80148c0:	2307      	movs	r3, #7
 80148c2:	617b      	str	r3, [r7, #20]
 80148c4:	e00a      	b.n	80148dc <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 80148c6:	2306      	movs	r3, #6
 80148c8:	617b      	str	r3, [r7, #20]
 80148ca:	e007      	b.n	80148dc <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 80148cc:	79fb      	ldrb	r3, [r7, #7]
 80148ce:	2b00      	cmp	r3, #0
 80148d0:	d102      	bne.n	80148d8 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 80148d2:	2309      	movs	r3, #9
 80148d4:	617b      	str	r3, [r7, #20]
 80148d6:	e001      	b.n	80148dc <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 80148d8:	2309      	movs	r3, #9
 80148da:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80148dc:	68fb      	ldr	r3, [r7, #12]
 80148de:	68db      	ldr	r3, [r3, #12]
 80148e0:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 80148e4:	68fb      	ldr	r3, [r7, #12]
 80148e6:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80148e8:	68fb      	ldr	r3, [r7, #12]
 80148ea:	68da      	ldr	r2, [r3, #12]
 80148ec:	697b      	ldr	r3, [r7, #20]
 80148ee:	029b      	lsls	r3, r3, #10
 80148f0:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 80148f4:	431a      	orrs	r2, r3
 80148f6:	68fb      	ldr	r3, [r7, #12]
 80148f8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80148fa:	2300      	movs	r3, #0
}
 80148fc:	4618      	mov	r0, r3
 80148fe:	371c      	adds	r7, #28
 8014900:	46bd      	mov	sp, r7
 8014902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014906:	4770      	bx	lr
 8014908:	00d8acbf 	.word	0x00d8acbf
 801490c:	00e4e1c0 	.word	0x00e4e1c0
 8014910:	00f42400 	.word	0x00f42400
 8014914:	01067380 	.word	0x01067380
 8014918:	011a499f 	.word	0x011a499f
 801491c:	01312cff 	.word	0x01312cff
 8014920:	014ca43f 	.word	0x014ca43f
 8014924:	016e3600 	.word	0x016e3600
 8014928:	01a6ab1f 	.word	0x01a6ab1f
 801492c:	01e84800 	.word	0x01e84800

08014930 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8014930:	b480      	push	{r7}
 8014932:	b083      	sub	sp, #12
 8014934:	af00      	add	r7, sp, #0
 8014936:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8014938:	687b      	ldr	r3, [r7, #4]
 801493a:	689b      	ldr	r3, [r3, #8]
 801493c:	f043 0201 	orr.w	r2, r3, #1
 8014940:	687b      	ldr	r3, [r7, #4]
 8014942:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8014944:	2300      	movs	r3, #0
}
 8014946:	4618      	mov	r0, r3
 8014948:	370c      	adds	r7, #12
 801494a:	46bd      	mov	sp, r7
 801494c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014950:	4770      	bx	lr

08014952 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8014952:	b480      	push	{r7}
 8014954:	b083      	sub	sp, #12
 8014956:	af00      	add	r7, sp, #0
 8014958:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 801495a:	687b      	ldr	r3, [r7, #4]
 801495c:	689b      	ldr	r3, [r3, #8]
 801495e:	f023 0201 	bic.w	r2, r3, #1
 8014962:	687b      	ldr	r3, [r7, #4]
 8014964:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8014966:	2300      	movs	r3, #0
}
 8014968:	4618      	mov	r0, r3
 801496a:	370c      	adds	r7, #12
 801496c:	46bd      	mov	sp, r7
 801496e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014972:	4770      	bx	lr

08014974 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8014974:	b580      	push	{r7, lr}
 8014976:	b084      	sub	sp, #16
 8014978:	af00      	add	r7, sp, #0
 801497a:	6078      	str	r0, [r7, #4]
 801497c:	460b      	mov	r3, r1
 801497e:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8014980:	2300      	movs	r3, #0
 8014982:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8014984:	687b      	ldr	r3, [r7, #4]
 8014986:	68db      	ldr	r3, [r3, #12]
 8014988:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 801498c:	687b      	ldr	r3, [r7, #4]
 801498e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8014990:	78fb      	ldrb	r3, [r7, #3]
 8014992:	2b01      	cmp	r3, #1
 8014994:	d115      	bne.n	80149c2 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8014996:	687b      	ldr	r3, [r7, #4]
 8014998:	68db      	ldr	r3, [r3, #12]
 801499a:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 801499e:	687b      	ldr	r3, [r7, #4]
 80149a0:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80149a2:	200a      	movs	r0, #10
 80149a4:	f7f1 feb6 	bl	8006714 <HAL_Delay>
      ms += 10U;
 80149a8:	68fb      	ldr	r3, [r7, #12]
 80149aa:	330a      	adds	r3, #10
 80149ac:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80149ae:	6878      	ldr	r0, [r7, #4]
 80149b0:	f001 f93f 	bl	8015c32 <USB_GetMode>
 80149b4:	4603      	mov	r3, r0
 80149b6:	2b01      	cmp	r3, #1
 80149b8:	d01e      	beq.n	80149f8 <USB_SetCurrentMode+0x84>
 80149ba:	68fb      	ldr	r3, [r7, #12]
 80149bc:	2bc7      	cmp	r3, #199	@ 0xc7
 80149be:	d9f0      	bls.n	80149a2 <USB_SetCurrentMode+0x2e>
 80149c0:	e01a      	b.n	80149f8 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80149c2:	78fb      	ldrb	r3, [r7, #3]
 80149c4:	2b00      	cmp	r3, #0
 80149c6:	d115      	bne.n	80149f4 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80149c8:	687b      	ldr	r3, [r7, #4]
 80149ca:	68db      	ldr	r3, [r3, #12]
 80149cc:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80149d0:	687b      	ldr	r3, [r7, #4]
 80149d2:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80149d4:	200a      	movs	r0, #10
 80149d6:	f7f1 fe9d 	bl	8006714 <HAL_Delay>
      ms += 10U;
 80149da:	68fb      	ldr	r3, [r7, #12]
 80149dc:	330a      	adds	r3, #10
 80149de:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80149e0:	6878      	ldr	r0, [r7, #4]
 80149e2:	f001 f926 	bl	8015c32 <USB_GetMode>
 80149e6:	4603      	mov	r3, r0
 80149e8:	2b00      	cmp	r3, #0
 80149ea:	d005      	beq.n	80149f8 <USB_SetCurrentMode+0x84>
 80149ec:	68fb      	ldr	r3, [r7, #12]
 80149ee:	2bc7      	cmp	r3, #199	@ 0xc7
 80149f0:	d9f0      	bls.n	80149d4 <USB_SetCurrentMode+0x60>
 80149f2:	e001      	b.n	80149f8 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80149f4:	2301      	movs	r3, #1
 80149f6:	e005      	b.n	8014a04 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80149f8:	68fb      	ldr	r3, [r7, #12]
 80149fa:	2bc8      	cmp	r3, #200	@ 0xc8
 80149fc:	d101      	bne.n	8014a02 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80149fe:	2301      	movs	r3, #1
 8014a00:	e000      	b.n	8014a04 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8014a02:	2300      	movs	r3, #0
}
 8014a04:	4618      	mov	r0, r3
 8014a06:	3710      	adds	r7, #16
 8014a08:	46bd      	mov	sp, r7
 8014a0a:	bd80      	pop	{r7, pc}

08014a0c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8014a0c:	b084      	sub	sp, #16
 8014a0e:	b580      	push	{r7, lr}
 8014a10:	b086      	sub	sp, #24
 8014a12:	af00      	add	r7, sp, #0
 8014a14:	6078      	str	r0, [r7, #4]
 8014a16:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8014a1a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8014a1e:	2300      	movs	r3, #0
 8014a20:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014a22:	687b      	ldr	r3, [r7, #4]
 8014a24:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8014a26:	2300      	movs	r3, #0
 8014a28:	613b      	str	r3, [r7, #16]
 8014a2a:	e009      	b.n	8014a40 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8014a2c:	687a      	ldr	r2, [r7, #4]
 8014a2e:	693b      	ldr	r3, [r7, #16]
 8014a30:	3340      	adds	r3, #64	@ 0x40
 8014a32:	009b      	lsls	r3, r3, #2
 8014a34:	4413      	add	r3, r2
 8014a36:	2200      	movs	r2, #0
 8014a38:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8014a3a:	693b      	ldr	r3, [r7, #16]
 8014a3c:	3301      	adds	r3, #1
 8014a3e:	613b      	str	r3, [r7, #16]
 8014a40:	693b      	ldr	r3, [r7, #16]
 8014a42:	2b0e      	cmp	r3, #14
 8014a44:	d9f2      	bls.n	8014a2c <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8014a46:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8014a4a:	2b00      	cmp	r3, #0
 8014a4c:	d11c      	bne.n	8014a88 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8014a4e:	68fb      	ldr	r3, [r7, #12]
 8014a50:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014a54:	685b      	ldr	r3, [r3, #4]
 8014a56:	68fa      	ldr	r2, [r7, #12]
 8014a58:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8014a5c:	f043 0302 	orr.w	r3, r3, #2
 8014a60:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8014a62:	687b      	ldr	r3, [r7, #4]
 8014a64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014a66:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8014a6a:	687b      	ldr	r3, [r7, #4]
 8014a6c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8014a6e:	687b      	ldr	r3, [r7, #4]
 8014a70:	681b      	ldr	r3, [r3, #0]
 8014a72:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8014a76:	687b      	ldr	r3, [r7, #4]
 8014a78:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8014a7a:	687b      	ldr	r3, [r7, #4]
 8014a7c:	681b      	ldr	r3, [r3, #0]
 8014a7e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8014a82:	687b      	ldr	r3, [r7, #4]
 8014a84:	601a      	str	r2, [r3, #0]
 8014a86:	e005      	b.n	8014a94 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8014a88:	687b      	ldr	r3, [r7, #4]
 8014a8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014a8c:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8014a90:	687b      	ldr	r3, [r7, #4]
 8014a92:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8014a94:	68fb      	ldr	r3, [r7, #12]
 8014a96:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8014a9a:	461a      	mov	r2, r3
 8014a9c:	2300      	movs	r3, #0
 8014a9e:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8014aa0:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8014aa4:	2b01      	cmp	r3, #1
 8014aa6:	d10d      	bne.n	8014ac4 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8014aa8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8014aac:	2b00      	cmp	r3, #0
 8014aae:	d104      	bne.n	8014aba <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8014ab0:	2100      	movs	r1, #0
 8014ab2:	6878      	ldr	r0, [r7, #4]
 8014ab4:	f000 f968 	bl	8014d88 <USB_SetDevSpeed>
 8014ab8:	e008      	b.n	8014acc <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8014aba:	2101      	movs	r1, #1
 8014abc:	6878      	ldr	r0, [r7, #4]
 8014abe:	f000 f963 	bl	8014d88 <USB_SetDevSpeed>
 8014ac2:	e003      	b.n	8014acc <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8014ac4:	2103      	movs	r1, #3
 8014ac6:	6878      	ldr	r0, [r7, #4]
 8014ac8:	f000 f95e 	bl	8014d88 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8014acc:	2110      	movs	r1, #16
 8014ace:	6878      	ldr	r0, [r7, #4]
 8014ad0:	f000 f8fa 	bl	8014cc8 <USB_FlushTxFifo>
 8014ad4:	4603      	mov	r3, r0
 8014ad6:	2b00      	cmp	r3, #0
 8014ad8:	d001      	beq.n	8014ade <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 8014ada:	2301      	movs	r3, #1
 8014adc:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8014ade:	6878      	ldr	r0, [r7, #4]
 8014ae0:	f000 f924 	bl	8014d2c <USB_FlushRxFifo>
 8014ae4:	4603      	mov	r3, r0
 8014ae6:	2b00      	cmp	r3, #0
 8014ae8:	d001      	beq.n	8014aee <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 8014aea:	2301      	movs	r3, #1
 8014aec:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8014aee:	68fb      	ldr	r3, [r7, #12]
 8014af0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014af4:	461a      	mov	r2, r3
 8014af6:	2300      	movs	r3, #0
 8014af8:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8014afa:	68fb      	ldr	r3, [r7, #12]
 8014afc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014b00:	461a      	mov	r2, r3
 8014b02:	2300      	movs	r3, #0
 8014b04:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8014b06:	68fb      	ldr	r3, [r7, #12]
 8014b08:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014b0c:	461a      	mov	r2, r3
 8014b0e:	2300      	movs	r3, #0
 8014b10:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8014b12:	2300      	movs	r3, #0
 8014b14:	613b      	str	r3, [r7, #16]
 8014b16:	e043      	b.n	8014ba0 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8014b18:	693b      	ldr	r3, [r7, #16]
 8014b1a:	015a      	lsls	r2, r3, #5
 8014b1c:	68fb      	ldr	r3, [r7, #12]
 8014b1e:	4413      	add	r3, r2
 8014b20:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014b24:	681b      	ldr	r3, [r3, #0]
 8014b26:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8014b2a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8014b2e:	d118      	bne.n	8014b62 <USB_DevInit+0x156>
    {
      if (i == 0U)
 8014b30:	693b      	ldr	r3, [r7, #16]
 8014b32:	2b00      	cmp	r3, #0
 8014b34:	d10a      	bne.n	8014b4c <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8014b36:	693b      	ldr	r3, [r7, #16]
 8014b38:	015a      	lsls	r2, r3, #5
 8014b3a:	68fb      	ldr	r3, [r7, #12]
 8014b3c:	4413      	add	r3, r2
 8014b3e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014b42:	461a      	mov	r2, r3
 8014b44:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8014b48:	6013      	str	r3, [r2, #0]
 8014b4a:	e013      	b.n	8014b74 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8014b4c:	693b      	ldr	r3, [r7, #16]
 8014b4e:	015a      	lsls	r2, r3, #5
 8014b50:	68fb      	ldr	r3, [r7, #12]
 8014b52:	4413      	add	r3, r2
 8014b54:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014b58:	461a      	mov	r2, r3
 8014b5a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8014b5e:	6013      	str	r3, [r2, #0]
 8014b60:	e008      	b.n	8014b74 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8014b62:	693b      	ldr	r3, [r7, #16]
 8014b64:	015a      	lsls	r2, r3, #5
 8014b66:	68fb      	ldr	r3, [r7, #12]
 8014b68:	4413      	add	r3, r2
 8014b6a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014b6e:	461a      	mov	r2, r3
 8014b70:	2300      	movs	r3, #0
 8014b72:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8014b74:	693b      	ldr	r3, [r7, #16]
 8014b76:	015a      	lsls	r2, r3, #5
 8014b78:	68fb      	ldr	r3, [r7, #12]
 8014b7a:	4413      	add	r3, r2
 8014b7c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014b80:	461a      	mov	r2, r3
 8014b82:	2300      	movs	r3, #0
 8014b84:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8014b86:	693b      	ldr	r3, [r7, #16]
 8014b88:	015a      	lsls	r2, r3, #5
 8014b8a:	68fb      	ldr	r3, [r7, #12]
 8014b8c:	4413      	add	r3, r2
 8014b8e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014b92:	461a      	mov	r2, r3
 8014b94:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8014b98:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8014b9a:	693b      	ldr	r3, [r7, #16]
 8014b9c:	3301      	adds	r3, #1
 8014b9e:	613b      	str	r3, [r7, #16]
 8014ba0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8014ba4:	461a      	mov	r2, r3
 8014ba6:	693b      	ldr	r3, [r7, #16]
 8014ba8:	4293      	cmp	r3, r2
 8014baa:	d3b5      	bcc.n	8014b18 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8014bac:	2300      	movs	r3, #0
 8014bae:	613b      	str	r3, [r7, #16]
 8014bb0:	e043      	b.n	8014c3a <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8014bb2:	693b      	ldr	r3, [r7, #16]
 8014bb4:	015a      	lsls	r2, r3, #5
 8014bb6:	68fb      	ldr	r3, [r7, #12]
 8014bb8:	4413      	add	r3, r2
 8014bba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014bbe:	681b      	ldr	r3, [r3, #0]
 8014bc0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8014bc4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8014bc8:	d118      	bne.n	8014bfc <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 8014bca:	693b      	ldr	r3, [r7, #16]
 8014bcc:	2b00      	cmp	r3, #0
 8014bce:	d10a      	bne.n	8014be6 <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8014bd0:	693b      	ldr	r3, [r7, #16]
 8014bd2:	015a      	lsls	r2, r3, #5
 8014bd4:	68fb      	ldr	r3, [r7, #12]
 8014bd6:	4413      	add	r3, r2
 8014bd8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014bdc:	461a      	mov	r2, r3
 8014bde:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8014be2:	6013      	str	r3, [r2, #0]
 8014be4:	e013      	b.n	8014c0e <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8014be6:	693b      	ldr	r3, [r7, #16]
 8014be8:	015a      	lsls	r2, r3, #5
 8014bea:	68fb      	ldr	r3, [r7, #12]
 8014bec:	4413      	add	r3, r2
 8014bee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014bf2:	461a      	mov	r2, r3
 8014bf4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8014bf8:	6013      	str	r3, [r2, #0]
 8014bfa:	e008      	b.n	8014c0e <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8014bfc:	693b      	ldr	r3, [r7, #16]
 8014bfe:	015a      	lsls	r2, r3, #5
 8014c00:	68fb      	ldr	r3, [r7, #12]
 8014c02:	4413      	add	r3, r2
 8014c04:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014c08:	461a      	mov	r2, r3
 8014c0a:	2300      	movs	r3, #0
 8014c0c:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8014c0e:	693b      	ldr	r3, [r7, #16]
 8014c10:	015a      	lsls	r2, r3, #5
 8014c12:	68fb      	ldr	r3, [r7, #12]
 8014c14:	4413      	add	r3, r2
 8014c16:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014c1a:	461a      	mov	r2, r3
 8014c1c:	2300      	movs	r3, #0
 8014c1e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8014c20:	693b      	ldr	r3, [r7, #16]
 8014c22:	015a      	lsls	r2, r3, #5
 8014c24:	68fb      	ldr	r3, [r7, #12]
 8014c26:	4413      	add	r3, r2
 8014c28:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014c2c:	461a      	mov	r2, r3
 8014c2e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8014c32:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8014c34:	693b      	ldr	r3, [r7, #16]
 8014c36:	3301      	adds	r3, #1
 8014c38:	613b      	str	r3, [r7, #16]
 8014c3a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8014c3e:	461a      	mov	r2, r3
 8014c40:	693b      	ldr	r3, [r7, #16]
 8014c42:	4293      	cmp	r3, r2
 8014c44:	d3b5      	bcc.n	8014bb2 <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8014c46:	68fb      	ldr	r3, [r7, #12]
 8014c48:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014c4c:	691b      	ldr	r3, [r3, #16]
 8014c4e:	68fa      	ldr	r2, [r7, #12]
 8014c50:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8014c54:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8014c58:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8014c5a:	687b      	ldr	r3, [r7, #4]
 8014c5c:	2200      	movs	r2, #0
 8014c5e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8014c60:	687b      	ldr	r3, [r7, #4]
 8014c62:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8014c66:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8014c68:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8014c6c:	2b00      	cmp	r3, #0
 8014c6e:	d105      	bne.n	8014c7c <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8014c70:	687b      	ldr	r3, [r7, #4]
 8014c72:	699b      	ldr	r3, [r3, #24]
 8014c74:	f043 0210 	orr.w	r2, r3, #16
 8014c78:	687b      	ldr	r3, [r7, #4]
 8014c7a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8014c7c:	687b      	ldr	r3, [r7, #4]
 8014c7e:	699a      	ldr	r2, [r3, #24]
 8014c80:	4b0f      	ldr	r3, [pc, #60]	@ (8014cc0 <USB_DevInit+0x2b4>)
 8014c82:	4313      	orrs	r3, r2
 8014c84:	687a      	ldr	r2, [r7, #4]
 8014c86:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8014c88:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8014c8c:	2b00      	cmp	r3, #0
 8014c8e:	d005      	beq.n	8014c9c <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8014c90:	687b      	ldr	r3, [r7, #4]
 8014c92:	699b      	ldr	r3, [r3, #24]
 8014c94:	f043 0208 	orr.w	r2, r3, #8
 8014c98:	687b      	ldr	r3, [r7, #4]
 8014c9a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8014c9c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8014ca0:	2b01      	cmp	r3, #1
 8014ca2:	d105      	bne.n	8014cb0 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8014ca4:	687b      	ldr	r3, [r7, #4]
 8014ca6:	699a      	ldr	r2, [r3, #24]
 8014ca8:	4b06      	ldr	r3, [pc, #24]	@ (8014cc4 <USB_DevInit+0x2b8>)
 8014caa:	4313      	orrs	r3, r2
 8014cac:	687a      	ldr	r2, [r7, #4]
 8014cae:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8014cb0:	7dfb      	ldrb	r3, [r7, #23]
}
 8014cb2:	4618      	mov	r0, r3
 8014cb4:	3718      	adds	r7, #24
 8014cb6:	46bd      	mov	sp, r7
 8014cb8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8014cbc:	b004      	add	sp, #16
 8014cbe:	4770      	bx	lr
 8014cc0:	803c3800 	.word	0x803c3800
 8014cc4:	40000004 	.word	0x40000004

08014cc8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8014cc8:	b480      	push	{r7}
 8014cca:	b085      	sub	sp, #20
 8014ccc:	af00      	add	r7, sp, #0
 8014cce:	6078      	str	r0, [r7, #4]
 8014cd0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8014cd2:	2300      	movs	r3, #0
 8014cd4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8014cd6:	68fb      	ldr	r3, [r7, #12]
 8014cd8:	3301      	adds	r3, #1
 8014cda:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8014cdc:	68fb      	ldr	r3, [r7, #12]
 8014cde:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8014ce2:	d901      	bls.n	8014ce8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8014ce4:	2303      	movs	r3, #3
 8014ce6:	e01b      	b.n	8014d20 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8014ce8:	687b      	ldr	r3, [r7, #4]
 8014cea:	691b      	ldr	r3, [r3, #16]
 8014cec:	2b00      	cmp	r3, #0
 8014cee:	daf2      	bge.n	8014cd6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8014cf0:	2300      	movs	r3, #0
 8014cf2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8014cf4:	683b      	ldr	r3, [r7, #0]
 8014cf6:	019b      	lsls	r3, r3, #6
 8014cf8:	f043 0220 	orr.w	r2, r3, #32
 8014cfc:	687b      	ldr	r3, [r7, #4]
 8014cfe:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8014d00:	68fb      	ldr	r3, [r7, #12]
 8014d02:	3301      	adds	r3, #1
 8014d04:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8014d06:	68fb      	ldr	r3, [r7, #12]
 8014d08:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8014d0c:	d901      	bls.n	8014d12 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8014d0e:	2303      	movs	r3, #3
 8014d10:	e006      	b.n	8014d20 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8014d12:	687b      	ldr	r3, [r7, #4]
 8014d14:	691b      	ldr	r3, [r3, #16]
 8014d16:	f003 0320 	and.w	r3, r3, #32
 8014d1a:	2b20      	cmp	r3, #32
 8014d1c:	d0f0      	beq.n	8014d00 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8014d1e:	2300      	movs	r3, #0
}
 8014d20:	4618      	mov	r0, r3
 8014d22:	3714      	adds	r7, #20
 8014d24:	46bd      	mov	sp, r7
 8014d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d2a:	4770      	bx	lr

08014d2c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8014d2c:	b480      	push	{r7}
 8014d2e:	b085      	sub	sp, #20
 8014d30:	af00      	add	r7, sp, #0
 8014d32:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8014d34:	2300      	movs	r3, #0
 8014d36:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8014d38:	68fb      	ldr	r3, [r7, #12]
 8014d3a:	3301      	adds	r3, #1
 8014d3c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8014d3e:	68fb      	ldr	r3, [r7, #12]
 8014d40:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8014d44:	d901      	bls.n	8014d4a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8014d46:	2303      	movs	r3, #3
 8014d48:	e018      	b.n	8014d7c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8014d4a:	687b      	ldr	r3, [r7, #4]
 8014d4c:	691b      	ldr	r3, [r3, #16]
 8014d4e:	2b00      	cmp	r3, #0
 8014d50:	daf2      	bge.n	8014d38 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8014d52:	2300      	movs	r3, #0
 8014d54:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8014d56:	687b      	ldr	r3, [r7, #4]
 8014d58:	2210      	movs	r2, #16
 8014d5a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8014d5c:	68fb      	ldr	r3, [r7, #12]
 8014d5e:	3301      	adds	r3, #1
 8014d60:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8014d62:	68fb      	ldr	r3, [r7, #12]
 8014d64:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8014d68:	d901      	bls.n	8014d6e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8014d6a:	2303      	movs	r3, #3
 8014d6c:	e006      	b.n	8014d7c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8014d6e:	687b      	ldr	r3, [r7, #4]
 8014d70:	691b      	ldr	r3, [r3, #16]
 8014d72:	f003 0310 	and.w	r3, r3, #16
 8014d76:	2b10      	cmp	r3, #16
 8014d78:	d0f0      	beq.n	8014d5c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8014d7a:	2300      	movs	r3, #0
}
 8014d7c:	4618      	mov	r0, r3
 8014d7e:	3714      	adds	r7, #20
 8014d80:	46bd      	mov	sp, r7
 8014d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d86:	4770      	bx	lr

08014d88 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8014d88:	b480      	push	{r7}
 8014d8a:	b085      	sub	sp, #20
 8014d8c:	af00      	add	r7, sp, #0
 8014d8e:	6078      	str	r0, [r7, #4]
 8014d90:	460b      	mov	r3, r1
 8014d92:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014d94:	687b      	ldr	r3, [r7, #4]
 8014d96:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8014d98:	68fb      	ldr	r3, [r7, #12]
 8014d9a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014d9e:	681a      	ldr	r2, [r3, #0]
 8014da0:	78fb      	ldrb	r3, [r7, #3]
 8014da2:	68f9      	ldr	r1, [r7, #12]
 8014da4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8014da8:	4313      	orrs	r3, r2
 8014daa:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8014dac:	2300      	movs	r3, #0
}
 8014dae:	4618      	mov	r0, r3
 8014db0:	3714      	adds	r7, #20
 8014db2:	46bd      	mov	sp, r7
 8014db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014db8:	4770      	bx	lr

08014dba <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8014dba:	b480      	push	{r7}
 8014dbc:	b087      	sub	sp, #28
 8014dbe:	af00      	add	r7, sp, #0
 8014dc0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014dc2:	687b      	ldr	r3, [r7, #4]
 8014dc4:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8014dc6:	693b      	ldr	r3, [r7, #16]
 8014dc8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014dcc:	689b      	ldr	r3, [r3, #8]
 8014dce:	f003 0306 	and.w	r3, r3, #6
 8014dd2:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8014dd4:	68fb      	ldr	r3, [r7, #12]
 8014dd6:	2b00      	cmp	r3, #0
 8014dd8:	d102      	bne.n	8014de0 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8014dda:	2300      	movs	r3, #0
 8014ddc:	75fb      	strb	r3, [r7, #23]
 8014dde:	e00a      	b.n	8014df6 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8014de0:	68fb      	ldr	r3, [r7, #12]
 8014de2:	2b02      	cmp	r3, #2
 8014de4:	d002      	beq.n	8014dec <USB_GetDevSpeed+0x32>
 8014de6:	68fb      	ldr	r3, [r7, #12]
 8014de8:	2b06      	cmp	r3, #6
 8014dea:	d102      	bne.n	8014df2 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8014dec:	2302      	movs	r3, #2
 8014dee:	75fb      	strb	r3, [r7, #23]
 8014df0:	e001      	b.n	8014df6 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8014df2:	230f      	movs	r3, #15
 8014df4:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8014df6:	7dfb      	ldrb	r3, [r7, #23]
}
 8014df8:	4618      	mov	r0, r3
 8014dfa:	371c      	adds	r7, #28
 8014dfc:	46bd      	mov	sp, r7
 8014dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e02:	4770      	bx	lr

08014e04 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8014e04:	b480      	push	{r7}
 8014e06:	b085      	sub	sp, #20
 8014e08:	af00      	add	r7, sp, #0
 8014e0a:	6078      	str	r0, [r7, #4]
 8014e0c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014e0e:	687b      	ldr	r3, [r7, #4]
 8014e10:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8014e12:	683b      	ldr	r3, [r7, #0]
 8014e14:	781b      	ldrb	r3, [r3, #0]
 8014e16:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8014e18:	683b      	ldr	r3, [r7, #0]
 8014e1a:	785b      	ldrb	r3, [r3, #1]
 8014e1c:	2b01      	cmp	r3, #1
 8014e1e:	d139      	bne.n	8014e94 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8014e20:	68fb      	ldr	r3, [r7, #12]
 8014e22:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014e26:	69da      	ldr	r2, [r3, #28]
 8014e28:	683b      	ldr	r3, [r7, #0]
 8014e2a:	781b      	ldrb	r3, [r3, #0]
 8014e2c:	f003 030f 	and.w	r3, r3, #15
 8014e30:	2101      	movs	r1, #1
 8014e32:	fa01 f303 	lsl.w	r3, r1, r3
 8014e36:	b29b      	uxth	r3, r3
 8014e38:	68f9      	ldr	r1, [r7, #12]
 8014e3a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8014e3e:	4313      	orrs	r3, r2
 8014e40:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8014e42:	68bb      	ldr	r3, [r7, #8]
 8014e44:	015a      	lsls	r2, r3, #5
 8014e46:	68fb      	ldr	r3, [r7, #12]
 8014e48:	4413      	add	r3, r2
 8014e4a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014e4e:	681b      	ldr	r3, [r3, #0]
 8014e50:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8014e54:	2b00      	cmp	r3, #0
 8014e56:	d153      	bne.n	8014f00 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8014e58:	68bb      	ldr	r3, [r7, #8]
 8014e5a:	015a      	lsls	r2, r3, #5
 8014e5c:	68fb      	ldr	r3, [r7, #12]
 8014e5e:	4413      	add	r3, r2
 8014e60:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014e64:	681a      	ldr	r2, [r3, #0]
 8014e66:	683b      	ldr	r3, [r7, #0]
 8014e68:	689b      	ldr	r3, [r3, #8]
 8014e6a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8014e6e:	683b      	ldr	r3, [r7, #0]
 8014e70:	791b      	ldrb	r3, [r3, #4]
 8014e72:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8014e74:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8014e76:	68bb      	ldr	r3, [r7, #8]
 8014e78:	059b      	lsls	r3, r3, #22
 8014e7a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8014e7c:	431a      	orrs	r2, r3
 8014e7e:	68bb      	ldr	r3, [r7, #8]
 8014e80:	0159      	lsls	r1, r3, #5
 8014e82:	68fb      	ldr	r3, [r7, #12]
 8014e84:	440b      	add	r3, r1
 8014e86:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014e8a:	4619      	mov	r1, r3
 8014e8c:	4b20      	ldr	r3, [pc, #128]	@ (8014f10 <USB_ActivateEndpoint+0x10c>)
 8014e8e:	4313      	orrs	r3, r2
 8014e90:	600b      	str	r3, [r1, #0]
 8014e92:	e035      	b.n	8014f00 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8014e94:	68fb      	ldr	r3, [r7, #12]
 8014e96:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014e9a:	69da      	ldr	r2, [r3, #28]
 8014e9c:	683b      	ldr	r3, [r7, #0]
 8014e9e:	781b      	ldrb	r3, [r3, #0]
 8014ea0:	f003 030f 	and.w	r3, r3, #15
 8014ea4:	2101      	movs	r1, #1
 8014ea6:	fa01 f303 	lsl.w	r3, r1, r3
 8014eaa:	041b      	lsls	r3, r3, #16
 8014eac:	68f9      	ldr	r1, [r7, #12]
 8014eae:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8014eb2:	4313      	orrs	r3, r2
 8014eb4:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8014eb6:	68bb      	ldr	r3, [r7, #8]
 8014eb8:	015a      	lsls	r2, r3, #5
 8014eba:	68fb      	ldr	r3, [r7, #12]
 8014ebc:	4413      	add	r3, r2
 8014ebe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014ec2:	681b      	ldr	r3, [r3, #0]
 8014ec4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8014ec8:	2b00      	cmp	r3, #0
 8014eca:	d119      	bne.n	8014f00 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8014ecc:	68bb      	ldr	r3, [r7, #8]
 8014ece:	015a      	lsls	r2, r3, #5
 8014ed0:	68fb      	ldr	r3, [r7, #12]
 8014ed2:	4413      	add	r3, r2
 8014ed4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014ed8:	681a      	ldr	r2, [r3, #0]
 8014eda:	683b      	ldr	r3, [r7, #0]
 8014edc:	689b      	ldr	r3, [r3, #8]
 8014ede:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8014ee2:	683b      	ldr	r3, [r7, #0]
 8014ee4:	791b      	ldrb	r3, [r3, #4]
 8014ee6:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8014ee8:	430b      	orrs	r3, r1
 8014eea:	431a      	orrs	r2, r3
 8014eec:	68bb      	ldr	r3, [r7, #8]
 8014eee:	0159      	lsls	r1, r3, #5
 8014ef0:	68fb      	ldr	r3, [r7, #12]
 8014ef2:	440b      	add	r3, r1
 8014ef4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014ef8:	4619      	mov	r1, r3
 8014efa:	4b05      	ldr	r3, [pc, #20]	@ (8014f10 <USB_ActivateEndpoint+0x10c>)
 8014efc:	4313      	orrs	r3, r2
 8014efe:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8014f00:	2300      	movs	r3, #0
}
 8014f02:	4618      	mov	r0, r3
 8014f04:	3714      	adds	r7, #20
 8014f06:	46bd      	mov	sp, r7
 8014f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014f0c:	4770      	bx	lr
 8014f0e:	bf00      	nop
 8014f10:	10008000 	.word	0x10008000

08014f14 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8014f14:	b480      	push	{r7}
 8014f16:	b085      	sub	sp, #20
 8014f18:	af00      	add	r7, sp, #0
 8014f1a:	6078      	str	r0, [r7, #4]
 8014f1c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014f1e:	687b      	ldr	r3, [r7, #4]
 8014f20:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8014f22:	683b      	ldr	r3, [r7, #0]
 8014f24:	781b      	ldrb	r3, [r3, #0]
 8014f26:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8014f28:	683b      	ldr	r3, [r7, #0]
 8014f2a:	785b      	ldrb	r3, [r3, #1]
 8014f2c:	2b01      	cmp	r3, #1
 8014f2e:	d161      	bne.n	8014ff4 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8014f30:	68bb      	ldr	r3, [r7, #8]
 8014f32:	015a      	lsls	r2, r3, #5
 8014f34:	68fb      	ldr	r3, [r7, #12]
 8014f36:	4413      	add	r3, r2
 8014f38:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014f3c:	681b      	ldr	r3, [r3, #0]
 8014f3e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8014f42:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8014f46:	d11f      	bne.n	8014f88 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8014f48:	68bb      	ldr	r3, [r7, #8]
 8014f4a:	015a      	lsls	r2, r3, #5
 8014f4c:	68fb      	ldr	r3, [r7, #12]
 8014f4e:	4413      	add	r3, r2
 8014f50:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014f54:	681b      	ldr	r3, [r3, #0]
 8014f56:	68ba      	ldr	r2, [r7, #8]
 8014f58:	0151      	lsls	r1, r2, #5
 8014f5a:	68fa      	ldr	r2, [r7, #12]
 8014f5c:	440a      	add	r2, r1
 8014f5e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014f62:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8014f66:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8014f68:	68bb      	ldr	r3, [r7, #8]
 8014f6a:	015a      	lsls	r2, r3, #5
 8014f6c:	68fb      	ldr	r3, [r7, #12]
 8014f6e:	4413      	add	r3, r2
 8014f70:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014f74:	681b      	ldr	r3, [r3, #0]
 8014f76:	68ba      	ldr	r2, [r7, #8]
 8014f78:	0151      	lsls	r1, r2, #5
 8014f7a:	68fa      	ldr	r2, [r7, #12]
 8014f7c:	440a      	add	r2, r1
 8014f7e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014f82:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8014f86:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8014f88:	68fb      	ldr	r3, [r7, #12]
 8014f8a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014f8e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8014f90:	683b      	ldr	r3, [r7, #0]
 8014f92:	781b      	ldrb	r3, [r3, #0]
 8014f94:	f003 030f 	and.w	r3, r3, #15
 8014f98:	2101      	movs	r1, #1
 8014f9a:	fa01 f303 	lsl.w	r3, r1, r3
 8014f9e:	b29b      	uxth	r3, r3
 8014fa0:	43db      	mvns	r3, r3
 8014fa2:	68f9      	ldr	r1, [r7, #12]
 8014fa4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8014fa8:	4013      	ands	r3, r2
 8014faa:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8014fac:	68fb      	ldr	r3, [r7, #12]
 8014fae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014fb2:	69da      	ldr	r2, [r3, #28]
 8014fb4:	683b      	ldr	r3, [r7, #0]
 8014fb6:	781b      	ldrb	r3, [r3, #0]
 8014fb8:	f003 030f 	and.w	r3, r3, #15
 8014fbc:	2101      	movs	r1, #1
 8014fbe:	fa01 f303 	lsl.w	r3, r1, r3
 8014fc2:	b29b      	uxth	r3, r3
 8014fc4:	43db      	mvns	r3, r3
 8014fc6:	68f9      	ldr	r1, [r7, #12]
 8014fc8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8014fcc:	4013      	ands	r3, r2
 8014fce:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8014fd0:	68bb      	ldr	r3, [r7, #8]
 8014fd2:	015a      	lsls	r2, r3, #5
 8014fd4:	68fb      	ldr	r3, [r7, #12]
 8014fd6:	4413      	add	r3, r2
 8014fd8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014fdc:	681a      	ldr	r2, [r3, #0]
 8014fde:	68bb      	ldr	r3, [r7, #8]
 8014fe0:	0159      	lsls	r1, r3, #5
 8014fe2:	68fb      	ldr	r3, [r7, #12]
 8014fe4:	440b      	add	r3, r1
 8014fe6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014fea:	4619      	mov	r1, r3
 8014fec:	4b35      	ldr	r3, [pc, #212]	@ (80150c4 <USB_DeactivateEndpoint+0x1b0>)
 8014fee:	4013      	ands	r3, r2
 8014ff0:	600b      	str	r3, [r1, #0]
 8014ff2:	e060      	b.n	80150b6 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8014ff4:	68bb      	ldr	r3, [r7, #8]
 8014ff6:	015a      	lsls	r2, r3, #5
 8014ff8:	68fb      	ldr	r3, [r7, #12]
 8014ffa:	4413      	add	r3, r2
 8014ffc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015000:	681b      	ldr	r3, [r3, #0]
 8015002:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8015006:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 801500a:	d11f      	bne.n	801504c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 801500c:	68bb      	ldr	r3, [r7, #8]
 801500e:	015a      	lsls	r2, r3, #5
 8015010:	68fb      	ldr	r3, [r7, #12]
 8015012:	4413      	add	r3, r2
 8015014:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015018:	681b      	ldr	r3, [r3, #0]
 801501a:	68ba      	ldr	r2, [r7, #8]
 801501c:	0151      	lsls	r1, r2, #5
 801501e:	68fa      	ldr	r2, [r7, #12]
 8015020:	440a      	add	r2, r1
 8015022:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015026:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 801502a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 801502c:	68bb      	ldr	r3, [r7, #8]
 801502e:	015a      	lsls	r2, r3, #5
 8015030:	68fb      	ldr	r3, [r7, #12]
 8015032:	4413      	add	r3, r2
 8015034:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015038:	681b      	ldr	r3, [r3, #0]
 801503a:	68ba      	ldr	r2, [r7, #8]
 801503c:	0151      	lsls	r1, r2, #5
 801503e:	68fa      	ldr	r2, [r7, #12]
 8015040:	440a      	add	r2, r1
 8015042:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015046:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801504a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 801504c:	68fb      	ldr	r3, [r7, #12]
 801504e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015052:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8015054:	683b      	ldr	r3, [r7, #0]
 8015056:	781b      	ldrb	r3, [r3, #0]
 8015058:	f003 030f 	and.w	r3, r3, #15
 801505c:	2101      	movs	r1, #1
 801505e:	fa01 f303 	lsl.w	r3, r1, r3
 8015062:	041b      	lsls	r3, r3, #16
 8015064:	43db      	mvns	r3, r3
 8015066:	68f9      	ldr	r1, [r7, #12]
 8015068:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 801506c:	4013      	ands	r3, r2
 801506e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8015070:	68fb      	ldr	r3, [r7, #12]
 8015072:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015076:	69da      	ldr	r2, [r3, #28]
 8015078:	683b      	ldr	r3, [r7, #0]
 801507a:	781b      	ldrb	r3, [r3, #0]
 801507c:	f003 030f 	and.w	r3, r3, #15
 8015080:	2101      	movs	r1, #1
 8015082:	fa01 f303 	lsl.w	r3, r1, r3
 8015086:	041b      	lsls	r3, r3, #16
 8015088:	43db      	mvns	r3, r3
 801508a:	68f9      	ldr	r1, [r7, #12]
 801508c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8015090:	4013      	ands	r3, r2
 8015092:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8015094:	68bb      	ldr	r3, [r7, #8]
 8015096:	015a      	lsls	r2, r3, #5
 8015098:	68fb      	ldr	r3, [r7, #12]
 801509a:	4413      	add	r3, r2
 801509c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80150a0:	681a      	ldr	r2, [r3, #0]
 80150a2:	68bb      	ldr	r3, [r7, #8]
 80150a4:	0159      	lsls	r1, r3, #5
 80150a6:	68fb      	ldr	r3, [r7, #12]
 80150a8:	440b      	add	r3, r1
 80150aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80150ae:	4619      	mov	r1, r3
 80150b0:	4b05      	ldr	r3, [pc, #20]	@ (80150c8 <USB_DeactivateEndpoint+0x1b4>)
 80150b2:	4013      	ands	r3, r2
 80150b4:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80150b6:	2300      	movs	r3, #0
}
 80150b8:	4618      	mov	r0, r3
 80150ba:	3714      	adds	r7, #20
 80150bc:	46bd      	mov	sp, r7
 80150be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80150c2:	4770      	bx	lr
 80150c4:	ec337800 	.word	0xec337800
 80150c8:	eff37800 	.word	0xeff37800

080150cc <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80150cc:	b580      	push	{r7, lr}
 80150ce:	b08a      	sub	sp, #40	@ 0x28
 80150d0:	af02      	add	r7, sp, #8
 80150d2:	60f8      	str	r0, [r7, #12]
 80150d4:	60b9      	str	r1, [r7, #8]
 80150d6:	4613      	mov	r3, r2
 80150d8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80150da:	68fb      	ldr	r3, [r7, #12]
 80150dc:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80150de:	68bb      	ldr	r3, [r7, #8]
 80150e0:	781b      	ldrb	r3, [r3, #0]
 80150e2:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80150e4:	68bb      	ldr	r3, [r7, #8]
 80150e6:	785b      	ldrb	r3, [r3, #1]
 80150e8:	2b01      	cmp	r3, #1
 80150ea:	f040 8185 	bne.w	80153f8 <USB_EPStartXfer+0x32c>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80150ee:	68bb      	ldr	r3, [r7, #8]
 80150f0:	691b      	ldr	r3, [r3, #16]
 80150f2:	2b00      	cmp	r3, #0
 80150f4:	d132      	bne.n	801515c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80150f6:	69bb      	ldr	r3, [r7, #24]
 80150f8:	015a      	lsls	r2, r3, #5
 80150fa:	69fb      	ldr	r3, [r7, #28]
 80150fc:	4413      	add	r3, r2
 80150fe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015102:	691a      	ldr	r2, [r3, #16]
 8015104:	69bb      	ldr	r3, [r7, #24]
 8015106:	0159      	lsls	r1, r3, #5
 8015108:	69fb      	ldr	r3, [r7, #28]
 801510a:	440b      	add	r3, r1
 801510c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015110:	4619      	mov	r1, r3
 8015112:	4ba7      	ldr	r3, [pc, #668]	@ (80153b0 <USB_EPStartXfer+0x2e4>)
 8015114:	4013      	ands	r3, r2
 8015116:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8015118:	69bb      	ldr	r3, [r7, #24]
 801511a:	015a      	lsls	r2, r3, #5
 801511c:	69fb      	ldr	r3, [r7, #28]
 801511e:	4413      	add	r3, r2
 8015120:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015124:	691b      	ldr	r3, [r3, #16]
 8015126:	69ba      	ldr	r2, [r7, #24]
 8015128:	0151      	lsls	r1, r2, #5
 801512a:	69fa      	ldr	r2, [r7, #28]
 801512c:	440a      	add	r2, r1
 801512e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8015132:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8015136:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8015138:	69bb      	ldr	r3, [r7, #24]
 801513a:	015a      	lsls	r2, r3, #5
 801513c:	69fb      	ldr	r3, [r7, #28]
 801513e:	4413      	add	r3, r2
 8015140:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015144:	691a      	ldr	r2, [r3, #16]
 8015146:	69bb      	ldr	r3, [r7, #24]
 8015148:	0159      	lsls	r1, r3, #5
 801514a:	69fb      	ldr	r3, [r7, #28]
 801514c:	440b      	add	r3, r1
 801514e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015152:	4619      	mov	r1, r3
 8015154:	4b97      	ldr	r3, [pc, #604]	@ (80153b4 <USB_EPStartXfer+0x2e8>)
 8015156:	4013      	ands	r3, r2
 8015158:	610b      	str	r3, [r1, #16]
 801515a:	e097      	b.n	801528c <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 801515c:	69bb      	ldr	r3, [r7, #24]
 801515e:	015a      	lsls	r2, r3, #5
 8015160:	69fb      	ldr	r3, [r7, #28]
 8015162:	4413      	add	r3, r2
 8015164:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015168:	691a      	ldr	r2, [r3, #16]
 801516a:	69bb      	ldr	r3, [r7, #24]
 801516c:	0159      	lsls	r1, r3, #5
 801516e:	69fb      	ldr	r3, [r7, #28]
 8015170:	440b      	add	r3, r1
 8015172:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015176:	4619      	mov	r1, r3
 8015178:	4b8e      	ldr	r3, [pc, #568]	@ (80153b4 <USB_EPStartXfer+0x2e8>)
 801517a:	4013      	ands	r3, r2
 801517c:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 801517e:	69bb      	ldr	r3, [r7, #24]
 8015180:	015a      	lsls	r2, r3, #5
 8015182:	69fb      	ldr	r3, [r7, #28]
 8015184:	4413      	add	r3, r2
 8015186:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801518a:	691a      	ldr	r2, [r3, #16]
 801518c:	69bb      	ldr	r3, [r7, #24]
 801518e:	0159      	lsls	r1, r3, #5
 8015190:	69fb      	ldr	r3, [r7, #28]
 8015192:	440b      	add	r3, r1
 8015194:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015198:	4619      	mov	r1, r3
 801519a:	4b85      	ldr	r3, [pc, #532]	@ (80153b0 <USB_EPStartXfer+0x2e4>)
 801519c:	4013      	ands	r3, r2
 801519e:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 80151a0:	69bb      	ldr	r3, [r7, #24]
 80151a2:	2b00      	cmp	r3, #0
 80151a4:	d11a      	bne.n	80151dc <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 80151a6:	68bb      	ldr	r3, [r7, #8]
 80151a8:	691a      	ldr	r2, [r3, #16]
 80151aa:	68bb      	ldr	r3, [r7, #8]
 80151ac:	689b      	ldr	r3, [r3, #8]
 80151ae:	429a      	cmp	r2, r3
 80151b0:	d903      	bls.n	80151ba <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 80151b2:	68bb      	ldr	r3, [r7, #8]
 80151b4:	689a      	ldr	r2, [r3, #8]
 80151b6:	68bb      	ldr	r3, [r7, #8]
 80151b8:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80151ba:	69bb      	ldr	r3, [r7, #24]
 80151bc:	015a      	lsls	r2, r3, #5
 80151be:	69fb      	ldr	r3, [r7, #28]
 80151c0:	4413      	add	r3, r2
 80151c2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80151c6:	691b      	ldr	r3, [r3, #16]
 80151c8:	69ba      	ldr	r2, [r7, #24]
 80151ca:	0151      	lsls	r1, r2, #5
 80151cc:	69fa      	ldr	r2, [r7, #28]
 80151ce:	440a      	add	r2, r1
 80151d0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80151d4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80151d8:	6113      	str	r3, [r2, #16]
 80151da:	e044      	b.n	8015266 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80151dc:	68bb      	ldr	r3, [r7, #8]
 80151de:	691a      	ldr	r2, [r3, #16]
 80151e0:	68bb      	ldr	r3, [r7, #8]
 80151e2:	689b      	ldr	r3, [r3, #8]
 80151e4:	4413      	add	r3, r2
 80151e6:	1e5a      	subs	r2, r3, #1
 80151e8:	68bb      	ldr	r3, [r7, #8]
 80151ea:	689b      	ldr	r3, [r3, #8]
 80151ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80151f0:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 80151f2:	69bb      	ldr	r3, [r7, #24]
 80151f4:	015a      	lsls	r2, r3, #5
 80151f6:	69fb      	ldr	r3, [r7, #28]
 80151f8:	4413      	add	r3, r2
 80151fa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80151fe:	691a      	ldr	r2, [r3, #16]
 8015200:	8afb      	ldrh	r3, [r7, #22]
 8015202:	04d9      	lsls	r1, r3, #19
 8015204:	4b6c      	ldr	r3, [pc, #432]	@ (80153b8 <USB_EPStartXfer+0x2ec>)
 8015206:	400b      	ands	r3, r1
 8015208:	69b9      	ldr	r1, [r7, #24]
 801520a:	0148      	lsls	r0, r1, #5
 801520c:	69f9      	ldr	r1, [r7, #28]
 801520e:	4401      	add	r1, r0
 8015210:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8015214:	4313      	orrs	r3, r2
 8015216:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8015218:	68bb      	ldr	r3, [r7, #8]
 801521a:	791b      	ldrb	r3, [r3, #4]
 801521c:	2b01      	cmp	r3, #1
 801521e:	d122      	bne.n	8015266 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8015220:	69bb      	ldr	r3, [r7, #24]
 8015222:	015a      	lsls	r2, r3, #5
 8015224:	69fb      	ldr	r3, [r7, #28]
 8015226:	4413      	add	r3, r2
 8015228:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801522c:	691b      	ldr	r3, [r3, #16]
 801522e:	69ba      	ldr	r2, [r7, #24]
 8015230:	0151      	lsls	r1, r2, #5
 8015232:	69fa      	ldr	r2, [r7, #28]
 8015234:	440a      	add	r2, r1
 8015236:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801523a:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 801523e:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8015240:	69bb      	ldr	r3, [r7, #24]
 8015242:	015a      	lsls	r2, r3, #5
 8015244:	69fb      	ldr	r3, [r7, #28]
 8015246:	4413      	add	r3, r2
 8015248:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801524c:	691a      	ldr	r2, [r3, #16]
 801524e:	8afb      	ldrh	r3, [r7, #22]
 8015250:	075b      	lsls	r3, r3, #29
 8015252:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8015256:	69b9      	ldr	r1, [r7, #24]
 8015258:	0148      	lsls	r0, r1, #5
 801525a:	69f9      	ldr	r1, [r7, #28]
 801525c:	4401      	add	r1, r0
 801525e:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8015262:	4313      	orrs	r3, r2
 8015264:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8015266:	69bb      	ldr	r3, [r7, #24]
 8015268:	015a      	lsls	r2, r3, #5
 801526a:	69fb      	ldr	r3, [r7, #28]
 801526c:	4413      	add	r3, r2
 801526e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015272:	691a      	ldr	r2, [r3, #16]
 8015274:	68bb      	ldr	r3, [r7, #8]
 8015276:	691b      	ldr	r3, [r3, #16]
 8015278:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801527c:	69b9      	ldr	r1, [r7, #24]
 801527e:	0148      	lsls	r0, r1, #5
 8015280:	69f9      	ldr	r1, [r7, #28]
 8015282:	4401      	add	r1, r0
 8015284:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8015288:	4313      	orrs	r3, r2
 801528a:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 801528c:	79fb      	ldrb	r3, [r7, #7]
 801528e:	2b01      	cmp	r3, #1
 8015290:	d14b      	bne.n	801532a <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8015292:	68bb      	ldr	r3, [r7, #8]
 8015294:	69db      	ldr	r3, [r3, #28]
 8015296:	2b00      	cmp	r3, #0
 8015298:	d009      	beq.n	80152ae <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 801529a:	69bb      	ldr	r3, [r7, #24]
 801529c:	015a      	lsls	r2, r3, #5
 801529e:	69fb      	ldr	r3, [r7, #28]
 80152a0:	4413      	add	r3, r2
 80152a2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80152a6:	461a      	mov	r2, r3
 80152a8:	68bb      	ldr	r3, [r7, #8]
 80152aa:	69db      	ldr	r3, [r3, #28]
 80152ac:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 80152ae:	68bb      	ldr	r3, [r7, #8]
 80152b0:	791b      	ldrb	r3, [r3, #4]
 80152b2:	2b01      	cmp	r3, #1
 80152b4:	d128      	bne.n	8015308 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80152b6:	69fb      	ldr	r3, [r7, #28]
 80152b8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80152bc:	689b      	ldr	r3, [r3, #8]
 80152be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80152c2:	2b00      	cmp	r3, #0
 80152c4:	d110      	bne.n	80152e8 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80152c6:	69bb      	ldr	r3, [r7, #24]
 80152c8:	015a      	lsls	r2, r3, #5
 80152ca:	69fb      	ldr	r3, [r7, #28]
 80152cc:	4413      	add	r3, r2
 80152ce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80152d2:	681b      	ldr	r3, [r3, #0]
 80152d4:	69ba      	ldr	r2, [r7, #24]
 80152d6:	0151      	lsls	r1, r2, #5
 80152d8:	69fa      	ldr	r2, [r7, #28]
 80152da:	440a      	add	r2, r1
 80152dc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80152e0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80152e4:	6013      	str	r3, [r2, #0]
 80152e6:	e00f      	b.n	8015308 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80152e8:	69bb      	ldr	r3, [r7, #24]
 80152ea:	015a      	lsls	r2, r3, #5
 80152ec:	69fb      	ldr	r3, [r7, #28]
 80152ee:	4413      	add	r3, r2
 80152f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80152f4:	681b      	ldr	r3, [r3, #0]
 80152f6:	69ba      	ldr	r2, [r7, #24]
 80152f8:	0151      	lsls	r1, r2, #5
 80152fa:	69fa      	ldr	r2, [r7, #28]
 80152fc:	440a      	add	r2, r1
 80152fe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8015302:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8015306:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8015308:	69bb      	ldr	r3, [r7, #24]
 801530a:	015a      	lsls	r2, r3, #5
 801530c:	69fb      	ldr	r3, [r7, #28]
 801530e:	4413      	add	r3, r2
 8015310:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015314:	681b      	ldr	r3, [r3, #0]
 8015316:	69ba      	ldr	r2, [r7, #24]
 8015318:	0151      	lsls	r1, r2, #5
 801531a:	69fa      	ldr	r2, [r7, #28]
 801531c:	440a      	add	r2, r1
 801531e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8015322:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8015326:	6013      	str	r3, [r2, #0]
 8015328:	e169      	b.n	80155fe <USB_EPStartXfer+0x532>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 801532a:	69bb      	ldr	r3, [r7, #24]
 801532c:	015a      	lsls	r2, r3, #5
 801532e:	69fb      	ldr	r3, [r7, #28]
 8015330:	4413      	add	r3, r2
 8015332:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015336:	681b      	ldr	r3, [r3, #0]
 8015338:	69ba      	ldr	r2, [r7, #24]
 801533a:	0151      	lsls	r1, r2, #5
 801533c:	69fa      	ldr	r2, [r7, #28]
 801533e:	440a      	add	r2, r1
 8015340:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8015344:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8015348:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 801534a:	68bb      	ldr	r3, [r7, #8]
 801534c:	791b      	ldrb	r3, [r3, #4]
 801534e:	2b01      	cmp	r3, #1
 8015350:	d015      	beq.n	801537e <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8015352:	68bb      	ldr	r3, [r7, #8]
 8015354:	691b      	ldr	r3, [r3, #16]
 8015356:	2b00      	cmp	r3, #0
 8015358:	f000 8151 	beq.w	80155fe <USB_EPStartXfer+0x532>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 801535c:	69fb      	ldr	r3, [r7, #28]
 801535e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015362:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8015364:	68bb      	ldr	r3, [r7, #8]
 8015366:	781b      	ldrb	r3, [r3, #0]
 8015368:	f003 030f 	and.w	r3, r3, #15
 801536c:	2101      	movs	r1, #1
 801536e:	fa01 f303 	lsl.w	r3, r1, r3
 8015372:	69f9      	ldr	r1, [r7, #28]
 8015374:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8015378:	4313      	orrs	r3, r2
 801537a:	634b      	str	r3, [r1, #52]	@ 0x34
 801537c:	e13f      	b.n	80155fe <USB_EPStartXfer+0x532>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 801537e:	69fb      	ldr	r3, [r7, #28]
 8015380:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015384:	689b      	ldr	r3, [r3, #8]
 8015386:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801538a:	2b00      	cmp	r3, #0
 801538c:	d116      	bne.n	80153bc <USB_EPStartXfer+0x2f0>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 801538e:	69bb      	ldr	r3, [r7, #24]
 8015390:	015a      	lsls	r2, r3, #5
 8015392:	69fb      	ldr	r3, [r7, #28]
 8015394:	4413      	add	r3, r2
 8015396:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801539a:	681b      	ldr	r3, [r3, #0]
 801539c:	69ba      	ldr	r2, [r7, #24]
 801539e:	0151      	lsls	r1, r2, #5
 80153a0:	69fa      	ldr	r2, [r7, #28]
 80153a2:	440a      	add	r2, r1
 80153a4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80153a8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80153ac:	6013      	str	r3, [r2, #0]
 80153ae:	e015      	b.n	80153dc <USB_EPStartXfer+0x310>
 80153b0:	e007ffff 	.word	0xe007ffff
 80153b4:	fff80000 	.word	0xfff80000
 80153b8:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80153bc:	69bb      	ldr	r3, [r7, #24]
 80153be:	015a      	lsls	r2, r3, #5
 80153c0:	69fb      	ldr	r3, [r7, #28]
 80153c2:	4413      	add	r3, r2
 80153c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80153c8:	681b      	ldr	r3, [r3, #0]
 80153ca:	69ba      	ldr	r2, [r7, #24]
 80153cc:	0151      	lsls	r1, r2, #5
 80153ce:	69fa      	ldr	r2, [r7, #28]
 80153d0:	440a      	add	r2, r1
 80153d2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80153d6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80153da:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80153dc:	68bb      	ldr	r3, [r7, #8]
 80153de:	68d9      	ldr	r1, [r3, #12]
 80153e0:	68bb      	ldr	r3, [r7, #8]
 80153e2:	781a      	ldrb	r2, [r3, #0]
 80153e4:	68bb      	ldr	r3, [r7, #8]
 80153e6:	691b      	ldr	r3, [r3, #16]
 80153e8:	b298      	uxth	r0, r3
 80153ea:	79fb      	ldrb	r3, [r7, #7]
 80153ec:	9300      	str	r3, [sp, #0]
 80153ee:	4603      	mov	r3, r0
 80153f0:	68f8      	ldr	r0, [r7, #12]
 80153f2:	f000 f9b9 	bl	8015768 <USB_WritePacket>
 80153f6:	e102      	b.n	80155fe <USB_EPStartXfer+0x532>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80153f8:	69bb      	ldr	r3, [r7, #24]
 80153fa:	015a      	lsls	r2, r3, #5
 80153fc:	69fb      	ldr	r3, [r7, #28]
 80153fe:	4413      	add	r3, r2
 8015400:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015404:	691a      	ldr	r2, [r3, #16]
 8015406:	69bb      	ldr	r3, [r7, #24]
 8015408:	0159      	lsls	r1, r3, #5
 801540a:	69fb      	ldr	r3, [r7, #28]
 801540c:	440b      	add	r3, r1
 801540e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015412:	4619      	mov	r1, r3
 8015414:	4b7c      	ldr	r3, [pc, #496]	@ (8015608 <USB_EPStartXfer+0x53c>)
 8015416:	4013      	ands	r3, r2
 8015418:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 801541a:	69bb      	ldr	r3, [r7, #24]
 801541c:	015a      	lsls	r2, r3, #5
 801541e:	69fb      	ldr	r3, [r7, #28]
 8015420:	4413      	add	r3, r2
 8015422:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015426:	691a      	ldr	r2, [r3, #16]
 8015428:	69bb      	ldr	r3, [r7, #24]
 801542a:	0159      	lsls	r1, r3, #5
 801542c:	69fb      	ldr	r3, [r7, #28]
 801542e:	440b      	add	r3, r1
 8015430:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015434:	4619      	mov	r1, r3
 8015436:	4b75      	ldr	r3, [pc, #468]	@ (801560c <USB_EPStartXfer+0x540>)
 8015438:	4013      	ands	r3, r2
 801543a:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 801543c:	69bb      	ldr	r3, [r7, #24]
 801543e:	2b00      	cmp	r3, #0
 8015440:	d12f      	bne.n	80154a2 <USB_EPStartXfer+0x3d6>
    {
      if (ep->xfer_len > 0U)
 8015442:	68bb      	ldr	r3, [r7, #8]
 8015444:	691b      	ldr	r3, [r3, #16]
 8015446:	2b00      	cmp	r3, #0
 8015448:	d003      	beq.n	8015452 <USB_EPStartXfer+0x386>
      {
        ep->xfer_len = ep->maxpacket;
 801544a:	68bb      	ldr	r3, [r7, #8]
 801544c:	689a      	ldr	r2, [r3, #8]
 801544e:	68bb      	ldr	r3, [r7, #8]
 8015450:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8015452:	68bb      	ldr	r3, [r7, #8]
 8015454:	689a      	ldr	r2, [r3, #8]
 8015456:	68bb      	ldr	r3, [r7, #8]
 8015458:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 801545a:	69bb      	ldr	r3, [r7, #24]
 801545c:	015a      	lsls	r2, r3, #5
 801545e:	69fb      	ldr	r3, [r7, #28]
 8015460:	4413      	add	r3, r2
 8015462:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015466:	691a      	ldr	r2, [r3, #16]
 8015468:	68bb      	ldr	r3, [r7, #8]
 801546a:	6a1b      	ldr	r3, [r3, #32]
 801546c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8015470:	69b9      	ldr	r1, [r7, #24]
 8015472:	0148      	lsls	r0, r1, #5
 8015474:	69f9      	ldr	r1, [r7, #28]
 8015476:	4401      	add	r1, r0
 8015478:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 801547c:	4313      	orrs	r3, r2
 801547e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8015480:	69bb      	ldr	r3, [r7, #24]
 8015482:	015a      	lsls	r2, r3, #5
 8015484:	69fb      	ldr	r3, [r7, #28]
 8015486:	4413      	add	r3, r2
 8015488:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801548c:	691b      	ldr	r3, [r3, #16]
 801548e:	69ba      	ldr	r2, [r7, #24]
 8015490:	0151      	lsls	r1, r2, #5
 8015492:	69fa      	ldr	r2, [r7, #28]
 8015494:	440a      	add	r2, r1
 8015496:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801549a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 801549e:	6113      	str	r3, [r2, #16]
 80154a0:	e05f      	b.n	8015562 <USB_EPStartXfer+0x496>
    }
    else
    {
      if (ep->xfer_len == 0U)
 80154a2:	68bb      	ldr	r3, [r7, #8]
 80154a4:	691b      	ldr	r3, [r3, #16]
 80154a6:	2b00      	cmp	r3, #0
 80154a8:	d123      	bne.n	80154f2 <USB_EPStartXfer+0x426>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80154aa:	69bb      	ldr	r3, [r7, #24]
 80154ac:	015a      	lsls	r2, r3, #5
 80154ae:	69fb      	ldr	r3, [r7, #28]
 80154b0:	4413      	add	r3, r2
 80154b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80154b6:	691a      	ldr	r2, [r3, #16]
 80154b8:	68bb      	ldr	r3, [r7, #8]
 80154ba:	689b      	ldr	r3, [r3, #8]
 80154bc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80154c0:	69b9      	ldr	r1, [r7, #24]
 80154c2:	0148      	lsls	r0, r1, #5
 80154c4:	69f9      	ldr	r1, [r7, #28]
 80154c6:	4401      	add	r1, r0
 80154c8:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80154cc:	4313      	orrs	r3, r2
 80154ce:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80154d0:	69bb      	ldr	r3, [r7, #24]
 80154d2:	015a      	lsls	r2, r3, #5
 80154d4:	69fb      	ldr	r3, [r7, #28]
 80154d6:	4413      	add	r3, r2
 80154d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80154dc:	691b      	ldr	r3, [r3, #16]
 80154de:	69ba      	ldr	r2, [r7, #24]
 80154e0:	0151      	lsls	r1, r2, #5
 80154e2:	69fa      	ldr	r2, [r7, #28]
 80154e4:	440a      	add	r2, r1
 80154e6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80154ea:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80154ee:	6113      	str	r3, [r2, #16]
 80154f0:	e037      	b.n	8015562 <USB_EPStartXfer+0x496>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80154f2:	68bb      	ldr	r3, [r7, #8]
 80154f4:	691a      	ldr	r2, [r3, #16]
 80154f6:	68bb      	ldr	r3, [r7, #8]
 80154f8:	689b      	ldr	r3, [r3, #8]
 80154fa:	4413      	add	r3, r2
 80154fc:	1e5a      	subs	r2, r3, #1
 80154fe:	68bb      	ldr	r3, [r7, #8]
 8015500:	689b      	ldr	r3, [r3, #8]
 8015502:	fbb2 f3f3 	udiv	r3, r2, r3
 8015506:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8015508:	68bb      	ldr	r3, [r7, #8]
 801550a:	689b      	ldr	r3, [r3, #8]
 801550c:	8afa      	ldrh	r2, [r7, #22]
 801550e:	fb03 f202 	mul.w	r2, r3, r2
 8015512:	68bb      	ldr	r3, [r7, #8]
 8015514:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8015516:	69bb      	ldr	r3, [r7, #24]
 8015518:	015a      	lsls	r2, r3, #5
 801551a:	69fb      	ldr	r3, [r7, #28]
 801551c:	4413      	add	r3, r2
 801551e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015522:	691a      	ldr	r2, [r3, #16]
 8015524:	8afb      	ldrh	r3, [r7, #22]
 8015526:	04d9      	lsls	r1, r3, #19
 8015528:	4b39      	ldr	r3, [pc, #228]	@ (8015610 <USB_EPStartXfer+0x544>)
 801552a:	400b      	ands	r3, r1
 801552c:	69b9      	ldr	r1, [r7, #24]
 801552e:	0148      	lsls	r0, r1, #5
 8015530:	69f9      	ldr	r1, [r7, #28]
 8015532:	4401      	add	r1, r0
 8015534:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8015538:	4313      	orrs	r3, r2
 801553a:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 801553c:	69bb      	ldr	r3, [r7, #24]
 801553e:	015a      	lsls	r2, r3, #5
 8015540:	69fb      	ldr	r3, [r7, #28]
 8015542:	4413      	add	r3, r2
 8015544:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015548:	691a      	ldr	r2, [r3, #16]
 801554a:	68bb      	ldr	r3, [r7, #8]
 801554c:	6a1b      	ldr	r3, [r3, #32]
 801554e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8015552:	69b9      	ldr	r1, [r7, #24]
 8015554:	0148      	lsls	r0, r1, #5
 8015556:	69f9      	ldr	r1, [r7, #28]
 8015558:	4401      	add	r1, r0
 801555a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 801555e:	4313      	orrs	r3, r2
 8015560:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8015562:	79fb      	ldrb	r3, [r7, #7]
 8015564:	2b01      	cmp	r3, #1
 8015566:	d10d      	bne.n	8015584 <USB_EPStartXfer+0x4b8>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8015568:	68bb      	ldr	r3, [r7, #8]
 801556a:	68db      	ldr	r3, [r3, #12]
 801556c:	2b00      	cmp	r3, #0
 801556e:	d009      	beq.n	8015584 <USB_EPStartXfer+0x4b8>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8015570:	68bb      	ldr	r3, [r7, #8]
 8015572:	68d9      	ldr	r1, [r3, #12]
 8015574:	69bb      	ldr	r3, [r7, #24]
 8015576:	015a      	lsls	r2, r3, #5
 8015578:	69fb      	ldr	r3, [r7, #28]
 801557a:	4413      	add	r3, r2
 801557c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015580:	460a      	mov	r2, r1
 8015582:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8015584:	68bb      	ldr	r3, [r7, #8]
 8015586:	791b      	ldrb	r3, [r3, #4]
 8015588:	2b01      	cmp	r3, #1
 801558a:	d128      	bne.n	80155de <USB_EPStartXfer+0x512>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 801558c:	69fb      	ldr	r3, [r7, #28]
 801558e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015592:	689b      	ldr	r3, [r3, #8]
 8015594:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8015598:	2b00      	cmp	r3, #0
 801559a:	d110      	bne.n	80155be <USB_EPStartXfer+0x4f2>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 801559c:	69bb      	ldr	r3, [r7, #24]
 801559e:	015a      	lsls	r2, r3, #5
 80155a0:	69fb      	ldr	r3, [r7, #28]
 80155a2:	4413      	add	r3, r2
 80155a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80155a8:	681b      	ldr	r3, [r3, #0]
 80155aa:	69ba      	ldr	r2, [r7, #24]
 80155ac:	0151      	lsls	r1, r2, #5
 80155ae:	69fa      	ldr	r2, [r7, #28]
 80155b0:	440a      	add	r2, r1
 80155b2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80155b6:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80155ba:	6013      	str	r3, [r2, #0]
 80155bc:	e00f      	b.n	80155de <USB_EPStartXfer+0x512>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80155be:	69bb      	ldr	r3, [r7, #24]
 80155c0:	015a      	lsls	r2, r3, #5
 80155c2:	69fb      	ldr	r3, [r7, #28]
 80155c4:	4413      	add	r3, r2
 80155c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80155ca:	681b      	ldr	r3, [r3, #0]
 80155cc:	69ba      	ldr	r2, [r7, #24]
 80155ce:	0151      	lsls	r1, r2, #5
 80155d0:	69fa      	ldr	r2, [r7, #28]
 80155d2:	440a      	add	r2, r1
 80155d4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80155d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80155dc:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80155de:	69bb      	ldr	r3, [r7, #24]
 80155e0:	015a      	lsls	r2, r3, #5
 80155e2:	69fb      	ldr	r3, [r7, #28]
 80155e4:	4413      	add	r3, r2
 80155e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80155ea:	681b      	ldr	r3, [r3, #0]
 80155ec:	69ba      	ldr	r2, [r7, #24]
 80155ee:	0151      	lsls	r1, r2, #5
 80155f0:	69fa      	ldr	r2, [r7, #28]
 80155f2:	440a      	add	r2, r1
 80155f4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80155f8:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80155fc:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80155fe:	2300      	movs	r3, #0
}
 8015600:	4618      	mov	r0, r3
 8015602:	3720      	adds	r7, #32
 8015604:	46bd      	mov	sp, r7
 8015606:	bd80      	pop	{r7, pc}
 8015608:	fff80000 	.word	0xfff80000
 801560c:	e007ffff 	.word	0xe007ffff
 8015610:	1ff80000 	.word	0x1ff80000

08015614 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8015614:	b480      	push	{r7}
 8015616:	b087      	sub	sp, #28
 8015618:	af00      	add	r7, sp, #0
 801561a:	6078      	str	r0, [r7, #4]
 801561c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 801561e:	2300      	movs	r3, #0
 8015620:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8015622:	2300      	movs	r3, #0
 8015624:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015626:	687b      	ldr	r3, [r7, #4]
 8015628:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 801562a:	683b      	ldr	r3, [r7, #0]
 801562c:	785b      	ldrb	r3, [r3, #1]
 801562e:	2b01      	cmp	r3, #1
 8015630:	d14a      	bne.n	80156c8 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8015632:	683b      	ldr	r3, [r7, #0]
 8015634:	781b      	ldrb	r3, [r3, #0]
 8015636:	015a      	lsls	r2, r3, #5
 8015638:	693b      	ldr	r3, [r7, #16]
 801563a:	4413      	add	r3, r2
 801563c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015640:	681b      	ldr	r3, [r3, #0]
 8015642:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8015646:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 801564a:	f040 8086 	bne.w	801575a <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 801564e:	683b      	ldr	r3, [r7, #0]
 8015650:	781b      	ldrb	r3, [r3, #0]
 8015652:	015a      	lsls	r2, r3, #5
 8015654:	693b      	ldr	r3, [r7, #16]
 8015656:	4413      	add	r3, r2
 8015658:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801565c:	681b      	ldr	r3, [r3, #0]
 801565e:	683a      	ldr	r2, [r7, #0]
 8015660:	7812      	ldrb	r2, [r2, #0]
 8015662:	0151      	lsls	r1, r2, #5
 8015664:	693a      	ldr	r2, [r7, #16]
 8015666:	440a      	add	r2, r1
 8015668:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801566c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8015670:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8015672:	683b      	ldr	r3, [r7, #0]
 8015674:	781b      	ldrb	r3, [r3, #0]
 8015676:	015a      	lsls	r2, r3, #5
 8015678:	693b      	ldr	r3, [r7, #16]
 801567a:	4413      	add	r3, r2
 801567c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015680:	681b      	ldr	r3, [r3, #0]
 8015682:	683a      	ldr	r2, [r7, #0]
 8015684:	7812      	ldrb	r2, [r2, #0]
 8015686:	0151      	lsls	r1, r2, #5
 8015688:	693a      	ldr	r2, [r7, #16]
 801568a:	440a      	add	r2, r1
 801568c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8015690:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8015694:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8015696:	68fb      	ldr	r3, [r7, #12]
 8015698:	3301      	adds	r3, #1
 801569a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 801569c:	68fb      	ldr	r3, [r7, #12]
 801569e:	f242 7210 	movw	r2, #10000	@ 0x2710
 80156a2:	4293      	cmp	r3, r2
 80156a4:	d902      	bls.n	80156ac <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 80156a6:	2301      	movs	r3, #1
 80156a8:	75fb      	strb	r3, [r7, #23]
          break;
 80156aa:	e056      	b.n	801575a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 80156ac:	683b      	ldr	r3, [r7, #0]
 80156ae:	781b      	ldrb	r3, [r3, #0]
 80156b0:	015a      	lsls	r2, r3, #5
 80156b2:	693b      	ldr	r3, [r7, #16]
 80156b4:	4413      	add	r3, r2
 80156b6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80156ba:	681b      	ldr	r3, [r3, #0]
 80156bc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80156c0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80156c4:	d0e7      	beq.n	8015696 <USB_EPStopXfer+0x82>
 80156c6:	e048      	b.n	801575a <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80156c8:	683b      	ldr	r3, [r7, #0]
 80156ca:	781b      	ldrb	r3, [r3, #0]
 80156cc:	015a      	lsls	r2, r3, #5
 80156ce:	693b      	ldr	r3, [r7, #16]
 80156d0:	4413      	add	r3, r2
 80156d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80156d6:	681b      	ldr	r3, [r3, #0]
 80156d8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80156dc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80156e0:	d13b      	bne.n	801575a <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 80156e2:	683b      	ldr	r3, [r7, #0]
 80156e4:	781b      	ldrb	r3, [r3, #0]
 80156e6:	015a      	lsls	r2, r3, #5
 80156e8:	693b      	ldr	r3, [r7, #16]
 80156ea:	4413      	add	r3, r2
 80156ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80156f0:	681b      	ldr	r3, [r3, #0]
 80156f2:	683a      	ldr	r2, [r7, #0]
 80156f4:	7812      	ldrb	r2, [r2, #0]
 80156f6:	0151      	lsls	r1, r2, #5
 80156f8:	693a      	ldr	r2, [r7, #16]
 80156fa:	440a      	add	r2, r1
 80156fc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015700:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8015704:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8015706:	683b      	ldr	r3, [r7, #0]
 8015708:	781b      	ldrb	r3, [r3, #0]
 801570a:	015a      	lsls	r2, r3, #5
 801570c:	693b      	ldr	r3, [r7, #16]
 801570e:	4413      	add	r3, r2
 8015710:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015714:	681b      	ldr	r3, [r3, #0]
 8015716:	683a      	ldr	r2, [r7, #0]
 8015718:	7812      	ldrb	r2, [r2, #0]
 801571a:	0151      	lsls	r1, r2, #5
 801571c:	693a      	ldr	r2, [r7, #16]
 801571e:	440a      	add	r2, r1
 8015720:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015724:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8015728:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 801572a:	68fb      	ldr	r3, [r7, #12]
 801572c:	3301      	adds	r3, #1
 801572e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8015730:	68fb      	ldr	r3, [r7, #12]
 8015732:	f242 7210 	movw	r2, #10000	@ 0x2710
 8015736:	4293      	cmp	r3, r2
 8015738:	d902      	bls.n	8015740 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 801573a:	2301      	movs	r3, #1
 801573c:	75fb      	strb	r3, [r7, #23]
          break;
 801573e:	e00c      	b.n	801575a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8015740:	683b      	ldr	r3, [r7, #0]
 8015742:	781b      	ldrb	r3, [r3, #0]
 8015744:	015a      	lsls	r2, r3, #5
 8015746:	693b      	ldr	r3, [r7, #16]
 8015748:	4413      	add	r3, r2
 801574a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801574e:	681b      	ldr	r3, [r3, #0]
 8015750:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8015754:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8015758:	d0e7      	beq.n	801572a <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 801575a:	7dfb      	ldrb	r3, [r7, #23]
}
 801575c:	4618      	mov	r0, r3
 801575e:	371c      	adds	r7, #28
 8015760:	46bd      	mov	sp, r7
 8015762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015766:	4770      	bx	lr

08015768 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8015768:	b480      	push	{r7}
 801576a:	b089      	sub	sp, #36	@ 0x24
 801576c:	af00      	add	r7, sp, #0
 801576e:	60f8      	str	r0, [r7, #12]
 8015770:	60b9      	str	r1, [r7, #8]
 8015772:	4611      	mov	r1, r2
 8015774:	461a      	mov	r2, r3
 8015776:	460b      	mov	r3, r1
 8015778:	71fb      	strb	r3, [r7, #7]
 801577a:	4613      	mov	r3, r2
 801577c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801577e:	68fb      	ldr	r3, [r7, #12]
 8015780:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8015782:	68bb      	ldr	r3, [r7, #8]
 8015784:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8015786:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 801578a:	2b00      	cmp	r3, #0
 801578c:	d123      	bne.n	80157d6 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 801578e:	88bb      	ldrh	r3, [r7, #4]
 8015790:	3303      	adds	r3, #3
 8015792:	089b      	lsrs	r3, r3, #2
 8015794:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8015796:	2300      	movs	r3, #0
 8015798:	61bb      	str	r3, [r7, #24]
 801579a:	e018      	b.n	80157ce <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 801579c:	79fb      	ldrb	r3, [r7, #7]
 801579e:	031a      	lsls	r2, r3, #12
 80157a0:	697b      	ldr	r3, [r7, #20]
 80157a2:	4413      	add	r3, r2
 80157a4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80157a8:	461a      	mov	r2, r3
 80157aa:	69fb      	ldr	r3, [r7, #28]
 80157ac:	681b      	ldr	r3, [r3, #0]
 80157ae:	6013      	str	r3, [r2, #0]
      pSrc++;
 80157b0:	69fb      	ldr	r3, [r7, #28]
 80157b2:	3301      	adds	r3, #1
 80157b4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80157b6:	69fb      	ldr	r3, [r7, #28]
 80157b8:	3301      	adds	r3, #1
 80157ba:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80157bc:	69fb      	ldr	r3, [r7, #28]
 80157be:	3301      	adds	r3, #1
 80157c0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80157c2:	69fb      	ldr	r3, [r7, #28]
 80157c4:	3301      	adds	r3, #1
 80157c6:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80157c8:	69bb      	ldr	r3, [r7, #24]
 80157ca:	3301      	adds	r3, #1
 80157cc:	61bb      	str	r3, [r7, #24]
 80157ce:	69ba      	ldr	r2, [r7, #24]
 80157d0:	693b      	ldr	r3, [r7, #16]
 80157d2:	429a      	cmp	r2, r3
 80157d4:	d3e2      	bcc.n	801579c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80157d6:	2300      	movs	r3, #0
}
 80157d8:	4618      	mov	r0, r3
 80157da:	3724      	adds	r7, #36	@ 0x24
 80157dc:	46bd      	mov	sp, r7
 80157de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80157e2:	4770      	bx	lr

080157e4 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80157e4:	b480      	push	{r7}
 80157e6:	b08b      	sub	sp, #44	@ 0x2c
 80157e8:	af00      	add	r7, sp, #0
 80157ea:	60f8      	str	r0, [r7, #12]
 80157ec:	60b9      	str	r1, [r7, #8]
 80157ee:	4613      	mov	r3, r2
 80157f0:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80157f2:	68fb      	ldr	r3, [r7, #12]
 80157f4:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80157f6:	68bb      	ldr	r3, [r7, #8]
 80157f8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80157fa:	88fb      	ldrh	r3, [r7, #6]
 80157fc:	089b      	lsrs	r3, r3, #2
 80157fe:	b29b      	uxth	r3, r3
 8015800:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8015802:	88fb      	ldrh	r3, [r7, #6]
 8015804:	f003 0303 	and.w	r3, r3, #3
 8015808:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 801580a:	2300      	movs	r3, #0
 801580c:	623b      	str	r3, [r7, #32]
 801580e:	e014      	b.n	801583a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8015810:	69bb      	ldr	r3, [r7, #24]
 8015812:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8015816:	681a      	ldr	r2, [r3, #0]
 8015818:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801581a:	601a      	str	r2, [r3, #0]
    pDest++;
 801581c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801581e:	3301      	adds	r3, #1
 8015820:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8015822:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015824:	3301      	adds	r3, #1
 8015826:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8015828:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801582a:	3301      	adds	r3, #1
 801582c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 801582e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015830:	3301      	adds	r3, #1
 8015832:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8015834:	6a3b      	ldr	r3, [r7, #32]
 8015836:	3301      	adds	r3, #1
 8015838:	623b      	str	r3, [r7, #32]
 801583a:	6a3a      	ldr	r2, [r7, #32]
 801583c:	697b      	ldr	r3, [r7, #20]
 801583e:	429a      	cmp	r2, r3
 8015840:	d3e6      	bcc.n	8015810 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8015842:	8bfb      	ldrh	r3, [r7, #30]
 8015844:	2b00      	cmp	r3, #0
 8015846:	d01e      	beq.n	8015886 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8015848:	2300      	movs	r3, #0
 801584a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 801584c:	69bb      	ldr	r3, [r7, #24]
 801584e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8015852:	461a      	mov	r2, r3
 8015854:	f107 0310 	add.w	r3, r7, #16
 8015858:	6812      	ldr	r2, [r2, #0]
 801585a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 801585c:	693a      	ldr	r2, [r7, #16]
 801585e:	6a3b      	ldr	r3, [r7, #32]
 8015860:	b2db      	uxtb	r3, r3
 8015862:	00db      	lsls	r3, r3, #3
 8015864:	fa22 f303 	lsr.w	r3, r2, r3
 8015868:	b2da      	uxtb	r2, r3
 801586a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801586c:	701a      	strb	r2, [r3, #0]
      i++;
 801586e:	6a3b      	ldr	r3, [r7, #32]
 8015870:	3301      	adds	r3, #1
 8015872:	623b      	str	r3, [r7, #32]
      pDest++;
 8015874:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015876:	3301      	adds	r3, #1
 8015878:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 801587a:	8bfb      	ldrh	r3, [r7, #30]
 801587c:	3b01      	subs	r3, #1
 801587e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8015880:	8bfb      	ldrh	r3, [r7, #30]
 8015882:	2b00      	cmp	r3, #0
 8015884:	d1ea      	bne.n	801585c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8015886:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8015888:	4618      	mov	r0, r3
 801588a:	372c      	adds	r7, #44	@ 0x2c
 801588c:	46bd      	mov	sp, r7
 801588e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015892:	4770      	bx	lr

08015894 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8015894:	b480      	push	{r7}
 8015896:	b085      	sub	sp, #20
 8015898:	af00      	add	r7, sp, #0
 801589a:	6078      	str	r0, [r7, #4]
 801589c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801589e:	687b      	ldr	r3, [r7, #4]
 80158a0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80158a2:	683b      	ldr	r3, [r7, #0]
 80158a4:	781b      	ldrb	r3, [r3, #0]
 80158a6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80158a8:	683b      	ldr	r3, [r7, #0]
 80158aa:	785b      	ldrb	r3, [r3, #1]
 80158ac:	2b01      	cmp	r3, #1
 80158ae:	d12c      	bne.n	801590a <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80158b0:	68bb      	ldr	r3, [r7, #8]
 80158b2:	015a      	lsls	r2, r3, #5
 80158b4:	68fb      	ldr	r3, [r7, #12]
 80158b6:	4413      	add	r3, r2
 80158b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80158bc:	681b      	ldr	r3, [r3, #0]
 80158be:	2b00      	cmp	r3, #0
 80158c0:	db12      	blt.n	80158e8 <USB_EPSetStall+0x54>
 80158c2:	68bb      	ldr	r3, [r7, #8]
 80158c4:	2b00      	cmp	r3, #0
 80158c6:	d00f      	beq.n	80158e8 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80158c8:	68bb      	ldr	r3, [r7, #8]
 80158ca:	015a      	lsls	r2, r3, #5
 80158cc:	68fb      	ldr	r3, [r7, #12]
 80158ce:	4413      	add	r3, r2
 80158d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80158d4:	681b      	ldr	r3, [r3, #0]
 80158d6:	68ba      	ldr	r2, [r7, #8]
 80158d8:	0151      	lsls	r1, r2, #5
 80158da:	68fa      	ldr	r2, [r7, #12]
 80158dc:	440a      	add	r2, r1
 80158de:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80158e2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80158e6:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80158e8:	68bb      	ldr	r3, [r7, #8]
 80158ea:	015a      	lsls	r2, r3, #5
 80158ec:	68fb      	ldr	r3, [r7, #12]
 80158ee:	4413      	add	r3, r2
 80158f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80158f4:	681b      	ldr	r3, [r3, #0]
 80158f6:	68ba      	ldr	r2, [r7, #8]
 80158f8:	0151      	lsls	r1, r2, #5
 80158fa:	68fa      	ldr	r2, [r7, #12]
 80158fc:	440a      	add	r2, r1
 80158fe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8015902:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8015906:	6013      	str	r3, [r2, #0]
 8015908:	e02b      	b.n	8015962 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 801590a:	68bb      	ldr	r3, [r7, #8]
 801590c:	015a      	lsls	r2, r3, #5
 801590e:	68fb      	ldr	r3, [r7, #12]
 8015910:	4413      	add	r3, r2
 8015912:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015916:	681b      	ldr	r3, [r3, #0]
 8015918:	2b00      	cmp	r3, #0
 801591a:	db12      	blt.n	8015942 <USB_EPSetStall+0xae>
 801591c:	68bb      	ldr	r3, [r7, #8]
 801591e:	2b00      	cmp	r3, #0
 8015920:	d00f      	beq.n	8015942 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8015922:	68bb      	ldr	r3, [r7, #8]
 8015924:	015a      	lsls	r2, r3, #5
 8015926:	68fb      	ldr	r3, [r7, #12]
 8015928:	4413      	add	r3, r2
 801592a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801592e:	681b      	ldr	r3, [r3, #0]
 8015930:	68ba      	ldr	r2, [r7, #8]
 8015932:	0151      	lsls	r1, r2, #5
 8015934:	68fa      	ldr	r2, [r7, #12]
 8015936:	440a      	add	r2, r1
 8015938:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801593c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8015940:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8015942:	68bb      	ldr	r3, [r7, #8]
 8015944:	015a      	lsls	r2, r3, #5
 8015946:	68fb      	ldr	r3, [r7, #12]
 8015948:	4413      	add	r3, r2
 801594a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801594e:	681b      	ldr	r3, [r3, #0]
 8015950:	68ba      	ldr	r2, [r7, #8]
 8015952:	0151      	lsls	r1, r2, #5
 8015954:	68fa      	ldr	r2, [r7, #12]
 8015956:	440a      	add	r2, r1
 8015958:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801595c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8015960:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8015962:	2300      	movs	r3, #0
}
 8015964:	4618      	mov	r0, r3
 8015966:	3714      	adds	r7, #20
 8015968:	46bd      	mov	sp, r7
 801596a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801596e:	4770      	bx	lr

08015970 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8015970:	b480      	push	{r7}
 8015972:	b085      	sub	sp, #20
 8015974:	af00      	add	r7, sp, #0
 8015976:	6078      	str	r0, [r7, #4]
 8015978:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801597a:	687b      	ldr	r3, [r7, #4]
 801597c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 801597e:	683b      	ldr	r3, [r7, #0]
 8015980:	781b      	ldrb	r3, [r3, #0]
 8015982:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8015984:	683b      	ldr	r3, [r7, #0]
 8015986:	785b      	ldrb	r3, [r3, #1]
 8015988:	2b01      	cmp	r3, #1
 801598a:	d128      	bne.n	80159de <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 801598c:	68bb      	ldr	r3, [r7, #8]
 801598e:	015a      	lsls	r2, r3, #5
 8015990:	68fb      	ldr	r3, [r7, #12]
 8015992:	4413      	add	r3, r2
 8015994:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015998:	681b      	ldr	r3, [r3, #0]
 801599a:	68ba      	ldr	r2, [r7, #8]
 801599c:	0151      	lsls	r1, r2, #5
 801599e:	68fa      	ldr	r2, [r7, #12]
 80159a0:	440a      	add	r2, r1
 80159a2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80159a6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80159aa:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80159ac:	683b      	ldr	r3, [r7, #0]
 80159ae:	791b      	ldrb	r3, [r3, #4]
 80159b0:	2b03      	cmp	r3, #3
 80159b2:	d003      	beq.n	80159bc <USB_EPClearStall+0x4c>
 80159b4:	683b      	ldr	r3, [r7, #0]
 80159b6:	791b      	ldrb	r3, [r3, #4]
 80159b8:	2b02      	cmp	r3, #2
 80159ba:	d138      	bne.n	8015a2e <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80159bc:	68bb      	ldr	r3, [r7, #8]
 80159be:	015a      	lsls	r2, r3, #5
 80159c0:	68fb      	ldr	r3, [r7, #12]
 80159c2:	4413      	add	r3, r2
 80159c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80159c8:	681b      	ldr	r3, [r3, #0]
 80159ca:	68ba      	ldr	r2, [r7, #8]
 80159cc:	0151      	lsls	r1, r2, #5
 80159ce:	68fa      	ldr	r2, [r7, #12]
 80159d0:	440a      	add	r2, r1
 80159d2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80159d6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80159da:	6013      	str	r3, [r2, #0]
 80159dc:	e027      	b.n	8015a2e <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80159de:	68bb      	ldr	r3, [r7, #8]
 80159e0:	015a      	lsls	r2, r3, #5
 80159e2:	68fb      	ldr	r3, [r7, #12]
 80159e4:	4413      	add	r3, r2
 80159e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80159ea:	681b      	ldr	r3, [r3, #0]
 80159ec:	68ba      	ldr	r2, [r7, #8]
 80159ee:	0151      	lsls	r1, r2, #5
 80159f0:	68fa      	ldr	r2, [r7, #12]
 80159f2:	440a      	add	r2, r1
 80159f4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80159f8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80159fc:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80159fe:	683b      	ldr	r3, [r7, #0]
 8015a00:	791b      	ldrb	r3, [r3, #4]
 8015a02:	2b03      	cmp	r3, #3
 8015a04:	d003      	beq.n	8015a0e <USB_EPClearStall+0x9e>
 8015a06:	683b      	ldr	r3, [r7, #0]
 8015a08:	791b      	ldrb	r3, [r3, #4]
 8015a0a:	2b02      	cmp	r3, #2
 8015a0c:	d10f      	bne.n	8015a2e <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8015a0e:	68bb      	ldr	r3, [r7, #8]
 8015a10:	015a      	lsls	r2, r3, #5
 8015a12:	68fb      	ldr	r3, [r7, #12]
 8015a14:	4413      	add	r3, r2
 8015a16:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015a1a:	681b      	ldr	r3, [r3, #0]
 8015a1c:	68ba      	ldr	r2, [r7, #8]
 8015a1e:	0151      	lsls	r1, r2, #5
 8015a20:	68fa      	ldr	r2, [r7, #12]
 8015a22:	440a      	add	r2, r1
 8015a24:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015a28:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8015a2c:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8015a2e:	2300      	movs	r3, #0
}
 8015a30:	4618      	mov	r0, r3
 8015a32:	3714      	adds	r7, #20
 8015a34:	46bd      	mov	sp, r7
 8015a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015a3a:	4770      	bx	lr

08015a3c <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8015a3c:	b480      	push	{r7}
 8015a3e:	b085      	sub	sp, #20
 8015a40:	af00      	add	r7, sp, #0
 8015a42:	6078      	str	r0, [r7, #4]
 8015a44:	460b      	mov	r3, r1
 8015a46:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015a48:	687b      	ldr	r3, [r7, #4]
 8015a4a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8015a4c:	68fb      	ldr	r3, [r7, #12]
 8015a4e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015a52:	681b      	ldr	r3, [r3, #0]
 8015a54:	68fa      	ldr	r2, [r7, #12]
 8015a56:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8015a5a:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8015a5e:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8015a60:	68fb      	ldr	r3, [r7, #12]
 8015a62:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015a66:	681a      	ldr	r2, [r3, #0]
 8015a68:	78fb      	ldrb	r3, [r7, #3]
 8015a6a:	011b      	lsls	r3, r3, #4
 8015a6c:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8015a70:	68f9      	ldr	r1, [r7, #12]
 8015a72:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8015a76:	4313      	orrs	r3, r2
 8015a78:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8015a7a:	2300      	movs	r3, #0
}
 8015a7c:	4618      	mov	r0, r3
 8015a7e:	3714      	adds	r7, #20
 8015a80:	46bd      	mov	sp, r7
 8015a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015a86:	4770      	bx	lr

08015a88 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8015a88:	b480      	push	{r7}
 8015a8a:	b085      	sub	sp, #20
 8015a8c:	af00      	add	r7, sp, #0
 8015a8e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015a90:	687b      	ldr	r3, [r7, #4]
 8015a92:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8015a94:	68fb      	ldr	r3, [r7, #12]
 8015a96:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8015a9a:	681b      	ldr	r3, [r3, #0]
 8015a9c:	68fa      	ldr	r2, [r7, #12]
 8015a9e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8015aa2:	f023 0303 	bic.w	r3, r3, #3
 8015aa6:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8015aa8:	68fb      	ldr	r3, [r7, #12]
 8015aaa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015aae:	685b      	ldr	r3, [r3, #4]
 8015ab0:	68fa      	ldr	r2, [r7, #12]
 8015ab2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8015ab6:	f023 0302 	bic.w	r3, r3, #2
 8015aba:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8015abc:	2300      	movs	r3, #0
}
 8015abe:	4618      	mov	r0, r3
 8015ac0:	3714      	adds	r7, #20
 8015ac2:	46bd      	mov	sp, r7
 8015ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015ac8:	4770      	bx	lr

08015aca <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8015aca:	b480      	push	{r7}
 8015acc:	b085      	sub	sp, #20
 8015ace:	af00      	add	r7, sp, #0
 8015ad0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015ad2:	687b      	ldr	r3, [r7, #4]
 8015ad4:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8015ad6:	68fb      	ldr	r3, [r7, #12]
 8015ad8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8015adc:	681b      	ldr	r3, [r3, #0]
 8015ade:	68fa      	ldr	r2, [r7, #12]
 8015ae0:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8015ae4:	f023 0303 	bic.w	r3, r3, #3
 8015ae8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8015aea:	68fb      	ldr	r3, [r7, #12]
 8015aec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015af0:	685b      	ldr	r3, [r3, #4]
 8015af2:	68fa      	ldr	r2, [r7, #12]
 8015af4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8015af8:	f043 0302 	orr.w	r3, r3, #2
 8015afc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8015afe:	2300      	movs	r3, #0
}
 8015b00:	4618      	mov	r0, r3
 8015b02:	3714      	adds	r7, #20
 8015b04:	46bd      	mov	sp, r7
 8015b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015b0a:	4770      	bx	lr

08015b0c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8015b0c:	b480      	push	{r7}
 8015b0e:	b085      	sub	sp, #20
 8015b10:	af00      	add	r7, sp, #0
 8015b12:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8015b14:	687b      	ldr	r3, [r7, #4]
 8015b16:	695b      	ldr	r3, [r3, #20]
 8015b18:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8015b1a:	687b      	ldr	r3, [r7, #4]
 8015b1c:	699b      	ldr	r3, [r3, #24]
 8015b1e:	68fa      	ldr	r2, [r7, #12]
 8015b20:	4013      	ands	r3, r2
 8015b22:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8015b24:	68fb      	ldr	r3, [r7, #12]
}
 8015b26:	4618      	mov	r0, r3
 8015b28:	3714      	adds	r7, #20
 8015b2a:	46bd      	mov	sp, r7
 8015b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015b30:	4770      	bx	lr

08015b32 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8015b32:	b480      	push	{r7}
 8015b34:	b085      	sub	sp, #20
 8015b36:	af00      	add	r7, sp, #0
 8015b38:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015b3a:	687b      	ldr	r3, [r7, #4]
 8015b3c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8015b3e:	68fb      	ldr	r3, [r7, #12]
 8015b40:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015b44:	699b      	ldr	r3, [r3, #24]
 8015b46:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8015b48:	68fb      	ldr	r3, [r7, #12]
 8015b4a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015b4e:	69db      	ldr	r3, [r3, #28]
 8015b50:	68ba      	ldr	r2, [r7, #8]
 8015b52:	4013      	ands	r3, r2
 8015b54:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8015b56:	68bb      	ldr	r3, [r7, #8]
 8015b58:	0c1b      	lsrs	r3, r3, #16
}
 8015b5a:	4618      	mov	r0, r3
 8015b5c:	3714      	adds	r7, #20
 8015b5e:	46bd      	mov	sp, r7
 8015b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015b64:	4770      	bx	lr

08015b66 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8015b66:	b480      	push	{r7}
 8015b68:	b085      	sub	sp, #20
 8015b6a:	af00      	add	r7, sp, #0
 8015b6c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015b6e:	687b      	ldr	r3, [r7, #4]
 8015b70:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8015b72:	68fb      	ldr	r3, [r7, #12]
 8015b74:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015b78:	699b      	ldr	r3, [r3, #24]
 8015b7a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8015b7c:	68fb      	ldr	r3, [r7, #12]
 8015b7e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015b82:	69db      	ldr	r3, [r3, #28]
 8015b84:	68ba      	ldr	r2, [r7, #8]
 8015b86:	4013      	ands	r3, r2
 8015b88:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8015b8a:	68bb      	ldr	r3, [r7, #8]
 8015b8c:	b29b      	uxth	r3, r3
}
 8015b8e:	4618      	mov	r0, r3
 8015b90:	3714      	adds	r7, #20
 8015b92:	46bd      	mov	sp, r7
 8015b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015b98:	4770      	bx	lr

08015b9a <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8015b9a:	b480      	push	{r7}
 8015b9c:	b085      	sub	sp, #20
 8015b9e:	af00      	add	r7, sp, #0
 8015ba0:	6078      	str	r0, [r7, #4]
 8015ba2:	460b      	mov	r3, r1
 8015ba4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015ba6:	687b      	ldr	r3, [r7, #4]
 8015ba8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8015baa:	78fb      	ldrb	r3, [r7, #3]
 8015bac:	015a      	lsls	r2, r3, #5
 8015bae:	68fb      	ldr	r3, [r7, #12]
 8015bb0:	4413      	add	r3, r2
 8015bb2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015bb6:	689b      	ldr	r3, [r3, #8]
 8015bb8:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8015bba:	68fb      	ldr	r3, [r7, #12]
 8015bbc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015bc0:	695b      	ldr	r3, [r3, #20]
 8015bc2:	68ba      	ldr	r2, [r7, #8]
 8015bc4:	4013      	ands	r3, r2
 8015bc6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8015bc8:	68bb      	ldr	r3, [r7, #8]
}
 8015bca:	4618      	mov	r0, r3
 8015bcc:	3714      	adds	r7, #20
 8015bce:	46bd      	mov	sp, r7
 8015bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015bd4:	4770      	bx	lr

08015bd6 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8015bd6:	b480      	push	{r7}
 8015bd8:	b087      	sub	sp, #28
 8015bda:	af00      	add	r7, sp, #0
 8015bdc:	6078      	str	r0, [r7, #4]
 8015bde:	460b      	mov	r3, r1
 8015be0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015be2:	687b      	ldr	r3, [r7, #4]
 8015be4:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8015be6:	697b      	ldr	r3, [r7, #20]
 8015be8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015bec:	691b      	ldr	r3, [r3, #16]
 8015bee:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8015bf0:	697b      	ldr	r3, [r7, #20]
 8015bf2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015bf6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8015bf8:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8015bfa:	78fb      	ldrb	r3, [r7, #3]
 8015bfc:	f003 030f 	and.w	r3, r3, #15
 8015c00:	68fa      	ldr	r2, [r7, #12]
 8015c02:	fa22 f303 	lsr.w	r3, r2, r3
 8015c06:	01db      	lsls	r3, r3, #7
 8015c08:	b2db      	uxtb	r3, r3
 8015c0a:	693a      	ldr	r2, [r7, #16]
 8015c0c:	4313      	orrs	r3, r2
 8015c0e:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8015c10:	78fb      	ldrb	r3, [r7, #3]
 8015c12:	015a      	lsls	r2, r3, #5
 8015c14:	697b      	ldr	r3, [r7, #20]
 8015c16:	4413      	add	r3, r2
 8015c18:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015c1c:	689b      	ldr	r3, [r3, #8]
 8015c1e:	693a      	ldr	r2, [r7, #16]
 8015c20:	4013      	ands	r3, r2
 8015c22:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8015c24:	68bb      	ldr	r3, [r7, #8]
}
 8015c26:	4618      	mov	r0, r3
 8015c28:	371c      	adds	r7, #28
 8015c2a:	46bd      	mov	sp, r7
 8015c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015c30:	4770      	bx	lr

08015c32 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8015c32:	b480      	push	{r7}
 8015c34:	b083      	sub	sp, #12
 8015c36:	af00      	add	r7, sp, #0
 8015c38:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8015c3a:	687b      	ldr	r3, [r7, #4]
 8015c3c:	695b      	ldr	r3, [r3, #20]
 8015c3e:	f003 0301 	and.w	r3, r3, #1
}
 8015c42:	4618      	mov	r0, r3
 8015c44:	370c      	adds	r7, #12
 8015c46:	46bd      	mov	sp, r7
 8015c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015c4c:	4770      	bx	lr
	...

08015c50 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8015c50:	b480      	push	{r7}
 8015c52:	b085      	sub	sp, #20
 8015c54:	af00      	add	r7, sp, #0
 8015c56:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015c58:	687b      	ldr	r3, [r7, #4]
 8015c5a:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8015c5c:	68fb      	ldr	r3, [r7, #12]
 8015c5e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015c62:	681a      	ldr	r2, [r3, #0]
 8015c64:	68fb      	ldr	r3, [r7, #12]
 8015c66:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015c6a:	4619      	mov	r1, r3
 8015c6c:	4b09      	ldr	r3, [pc, #36]	@ (8015c94 <USB_ActivateSetup+0x44>)
 8015c6e:	4013      	ands	r3, r2
 8015c70:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8015c72:	68fb      	ldr	r3, [r7, #12]
 8015c74:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015c78:	685b      	ldr	r3, [r3, #4]
 8015c7a:	68fa      	ldr	r2, [r7, #12]
 8015c7c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8015c80:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8015c84:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8015c86:	2300      	movs	r3, #0
}
 8015c88:	4618      	mov	r0, r3
 8015c8a:	3714      	adds	r7, #20
 8015c8c:	46bd      	mov	sp, r7
 8015c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015c92:	4770      	bx	lr
 8015c94:	fffff800 	.word	0xfffff800

08015c98 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8015c98:	b480      	push	{r7}
 8015c9a:	b087      	sub	sp, #28
 8015c9c:	af00      	add	r7, sp, #0
 8015c9e:	60f8      	str	r0, [r7, #12]
 8015ca0:	460b      	mov	r3, r1
 8015ca2:	607a      	str	r2, [r7, #4]
 8015ca4:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015ca6:	68fb      	ldr	r3, [r7, #12]
 8015ca8:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8015caa:	68fb      	ldr	r3, [r7, #12]
 8015cac:	333c      	adds	r3, #60	@ 0x3c
 8015cae:	3304      	adds	r3, #4
 8015cb0:	681b      	ldr	r3, [r3, #0]
 8015cb2:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8015cb4:	693b      	ldr	r3, [r7, #16]
 8015cb6:	4a26      	ldr	r2, [pc, #152]	@ (8015d50 <USB_EP0_OutStart+0xb8>)
 8015cb8:	4293      	cmp	r3, r2
 8015cba:	d90a      	bls.n	8015cd2 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8015cbc:	697b      	ldr	r3, [r7, #20]
 8015cbe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015cc2:	681b      	ldr	r3, [r3, #0]
 8015cc4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8015cc8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8015ccc:	d101      	bne.n	8015cd2 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8015cce:	2300      	movs	r3, #0
 8015cd0:	e037      	b.n	8015d42 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8015cd2:	697b      	ldr	r3, [r7, #20]
 8015cd4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015cd8:	461a      	mov	r2, r3
 8015cda:	2300      	movs	r3, #0
 8015cdc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8015cde:	697b      	ldr	r3, [r7, #20]
 8015ce0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015ce4:	691b      	ldr	r3, [r3, #16]
 8015ce6:	697a      	ldr	r2, [r7, #20]
 8015ce8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015cec:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8015cf0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8015cf2:	697b      	ldr	r3, [r7, #20]
 8015cf4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015cf8:	691b      	ldr	r3, [r3, #16]
 8015cfa:	697a      	ldr	r2, [r7, #20]
 8015cfc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015d00:	f043 0318 	orr.w	r3, r3, #24
 8015d04:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8015d06:	697b      	ldr	r3, [r7, #20]
 8015d08:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015d0c:	691b      	ldr	r3, [r3, #16]
 8015d0e:	697a      	ldr	r2, [r7, #20]
 8015d10:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015d14:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8015d18:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8015d1a:	7afb      	ldrb	r3, [r7, #11]
 8015d1c:	2b01      	cmp	r3, #1
 8015d1e:	d10f      	bne.n	8015d40 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8015d20:	697b      	ldr	r3, [r7, #20]
 8015d22:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015d26:	461a      	mov	r2, r3
 8015d28:	687b      	ldr	r3, [r7, #4]
 8015d2a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8015d2c:	697b      	ldr	r3, [r7, #20]
 8015d2e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015d32:	681b      	ldr	r3, [r3, #0]
 8015d34:	697a      	ldr	r2, [r7, #20]
 8015d36:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015d3a:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8015d3e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8015d40:	2300      	movs	r3, #0
}
 8015d42:	4618      	mov	r0, r3
 8015d44:	371c      	adds	r7, #28
 8015d46:	46bd      	mov	sp, r7
 8015d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015d4c:	4770      	bx	lr
 8015d4e:	bf00      	nop
 8015d50:	4f54300a 	.word	0x4f54300a

08015d54 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8015d54:	b480      	push	{r7}
 8015d56:	b085      	sub	sp, #20
 8015d58:	af00      	add	r7, sp, #0
 8015d5a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8015d5c:	2300      	movs	r3, #0
 8015d5e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8015d60:	68fb      	ldr	r3, [r7, #12]
 8015d62:	3301      	adds	r3, #1
 8015d64:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8015d66:	68fb      	ldr	r3, [r7, #12]
 8015d68:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8015d6c:	d901      	bls.n	8015d72 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8015d6e:	2303      	movs	r3, #3
 8015d70:	e01b      	b.n	8015daa <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8015d72:	687b      	ldr	r3, [r7, #4]
 8015d74:	691b      	ldr	r3, [r3, #16]
 8015d76:	2b00      	cmp	r3, #0
 8015d78:	daf2      	bge.n	8015d60 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8015d7a:	2300      	movs	r3, #0
 8015d7c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8015d7e:	687b      	ldr	r3, [r7, #4]
 8015d80:	691b      	ldr	r3, [r3, #16]
 8015d82:	f043 0201 	orr.w	r2, r3, #1
 8015d86:	687b      	ldr	r3, [r7, #4]
 8015d88:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8015d8a:	68fb      	ldr	r3, [r7, #12]
 8015d8c:	3301      	adds	r3, #1
 8015d8e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8015d90:	68fb      	ldr	r3, [r7, #12]
 8015d92:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8015d96:	d901      	bls.n	8015d9c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8015d98:	2303      	movs	r3, #3
 8015d9a:	e006      	b.n	8015daa <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8015d9c:	687b      	ldr	r3, [r7, #4]
 8015d9e:	691b      	ldr	r3, [r3, #16]
 8015da0:	f003 0301 	and.w	r3, r3, #1
 8015da4:	2b01      	cmp	r3, #1
 8015da6:	d0f0      	beq.n	8015d8a <USB_CoreReset+0x36>

  return HAL_OK;
 8015da8:	2300      	movs	r3, #0
}
 8015daa:	4618      	mov	r0, r3
 8015dac:	3714      	adds	r7, #20
 8015dae:	46bd      	mov	sp, r7
 8015db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015db4:	4770      	bx	lr
	...

08015db8 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8015db8:	b580      	push	{r7, lr}
 8015dba:	b084      	sub	sp, #16
 8015dbc:	af00      	add	r7, sp, #0
 8015dbe:	6078      	str	r0, [r7, #4]
 8015dc0:	460b      	mov	r3, r1
 8015dc2:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8015dc4:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8015dc8:	f002 fcfe 	bl	80187c8 <USBD_static_malloc>
 8015dcc:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8015dce:	68fb      	ldr	r3, [r7, #12]
 8015dd0:	2b00      	cmp	r3, #0
 8015dd2:	d109      	bne.n	8015de8 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8015dd4:	687b      	ldr	r3, [r7, #4]
 8015dd6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8015dda:	687b      	ldr	r3, [r7, #4]
 8015ddc:	32b0      	adds	r2, #176	@ 0xb0
 8015dde:	2100      	movs	r1, #0
 8015de0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8015de4:	2302      	movs	r3, #2
 8015de6:	e0d4      	b.n	8015f92 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8015de8:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8015dec:	2100      	movs	r1, #0
 8015dee:	68f8      	ldr	r0, [r7, #12]
 8015df0:	f002 fd86 	bl	8018900 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8015df4:	687b      	ldr	r3, [r7, #4]
 8015df6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8015dfa:	687b      	ldr	r3, [r7, #4]
 8015dfc:	32b0      	adds	r2, #176	@ 0xb0
 8015dfe:	68f9      	ldr	r1, [r7, #12]
 8015e00:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8015e04:	687b      	ldr	r3, [r7, #4]
 8015e06:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8015e0a:	687b      	ldr	r3, [r7, #4]
 8015e0c:	32b0      	adds	r2, #176	@ 0xb0
 8015e0e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8015e12:	687b      	ldr	r3, [r7, #4]
 8015e14:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8015e18:	687b      	ldr	r3, [r7, #4]
 8015e1a:	7c1b      	ldrb	r3, [r3, #16]
 8015e1c:	2b00      	cmp	r3, #0
 8015e1e:	d138      	bne.n	8015e92 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8015e20:	4b5e      	ldr	r3, [pc, #376]	@ (8015f9c <USBD_CDC_Init+0x1e4>)
 8015e22:	7819      	ldrb	r1, [r3, #0]
 8015e24:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8015e28:	2202      	movs	r2, #2
 8015e2a:	6878      	ldr	r0, [r7, #4]
 8015e2c:	f002 fba9 	bl	8018582 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8015e30:	4b5a      	ldr	r3, [pc, #360]	@ (8015f9c <USBD_CDC_Init+0x1e4>)
 8015e32:	781b      	ldrb	r3, [r3, #0]
 8015e34:	f003 020f 	and.w	r2, r3, #15
 8015e38:	6879      	ldr	r1, [r7, #4]
 8015e3a:	4613      	mov	r3, r2
 8015e3c:	009b      	lsls	r3, r3, #2
 8015e3e:	4413      	add	r3, r2
 8015e40:	009b      	lsls	r3, r3, #2
 8015e42:	440b      	add	r3, r1
 8015e44:	3324      	adds	r3, #36	@ 0x24
 8015e46:	2201      	movs	r2, #1
 8015e48:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8015e4a:	4b55      	ldr	r3, [pc, #340]	@ (8015fa0 <USBD_CDC_Init+0x1e8>)
 8015e4c:	7819      	ldrb	r1, [r3, #0]
 8015e4e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8015e52:	2202      	movs	r2, #2
 8015e54:	6878      	ldr	r0, [r7, #4]
 8015e56:	f002 fb94 	bl	8018582 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8015e5a:	4b51      	ldr	r3, [pc, #324]	@ (8015fa0 <USBD_CDC_Init+0x1e8>)
 8015e5c:	781b      	ldrb	r3, [r3, #0]
 8015e5e:	f003 020f 	and.w	r2, r3, #15
 8015e62:	6879      	ldr	r1, [r7, #4]
 8015e64:	4613      	mov	r3, r2
 8015e66:	009b      	lsls	r3, r3, #2
 8015e68:	4413      	add	r3, r2
 8015e6a:	009b      	lsls	r3, r3, #2
 8015e6c:	440b      	add	r3, r1
 8015e6e:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8015e72:	2201      	movs	r2, #1
 8015e74:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8015e76:	4b4b      	ldr	r3, [pc, #300]	@ (8015fa4 <USBD_CDC_Init+0x1ec>)
 8015e78:	781b      	ldrb	r3, [r3, #0]
 8015e7a:	f003 020f 	and.w	r2, r3, #15
 8015e7e:	6879      	ldr	r1, [r7, #4]
 8015e80:	4613      	mov	r3, r2
 8015e82:	009b      	lsls	r3, r3, #2
 8015e84:	4413      	add	r3, r2
 8015e86:	009b      	lsls	r3, r3, #2
 8015e88:	440b      	add	r3, r1
 8015e8a:	3326      	adds	r3, #38	@ 0x26
 8015e8c:	2210      	movs	r2, #16
 8015e8e:	801a      	strh	r2, [r3, #0]
 8015e90:	e035      	b.n	8015efe <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8015e92:	4b42      	ldr	r3, [pc, #264]	@ (8015f9c <USBD_CDC_Init+0x1e4>)
 8015e94:	7819      	ldrb	r1, [r3, #0]
 8015e96:	2340      	movs	r3, #64	@ 0x40
 8015e98:	2202      	movs	r2, #2
 8015e9a:	6878      	ldr	r0, [r7, #4]
 8015e9c:	f002 fb71 	bl	8018582 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8015ea0:	4b3e      	ldr	r3, [pc, #248]	@ (8015f9c <USBD_CDC_Init+0x1e4>)
 8015ea2:	781b      	ldrb	r3, [r3, #0]
 8015ea4:	f003 020f 	and.w	r2, r3, #15
 8015ea8:	6879      	ldr	r1, [r7, #4]
 8015eaa:	4613      	mov	r3, r2
 8015eac:	009b      	lsls	r3, r3, #2
 8015eae:	4413      	add	r3, r2
 8015eb0:	009b      	lsls	r3, r3, #2
 8015eb2:	440b      	add	r3, r1
 8015eb4:	3324      	adds	r3, #36	@ 0x24
 8015eb6:	2201      	movs	r2, #1
 8015eb8:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8015eba:	4b39      	ldr	r3, [pc, #228]	@ (8015fa0 <USBD_CDC_Init+0x1e8>)
 8015ebc:	7819      	ldrb	r1, [r3, #0]
 8015ebe:	2340      	movs	r3, #64	@ 0x40
 8015ec0:	2202      	movs	r2, #2
 8015ec2:	6878      	ldr	r0, [r7, #4]
 8015ec4:	f002 fb5d 	bl	8018582 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8015ec8:	4b35      	ldr	r3, [pc, #212]	@ (8015fa0 <USBD_CDC_Init+0x1e8>)
 8015eca:	781b      	ldrb	r3, [r3, #0]
 8015ecc:	f003 020f 	and.w	r2, r3, #15
 8015ed0:	6879      	ldr	r1, [r7, #4]
 8015ed2:	4613      	mov	r3, r2
 8015ed4:	009b      	lsls	r3, r3, #2
 8015ed6:	4413      	add	r3, r2
 8015ed8:	009b      	lsls	r3, r3, #2
 8015eda:	440b      	add	r3, r1
 8015edc:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8015ee0:	2201      	movs	r2, #1
 8015ee2:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8015ee4:	4b2f      	ldr	r3, [pc, #188]	@ (8015fa4 <USBD_CDC_Init+0x1ec>)
 8015ee6:	781b      	ldrb	r3, [r3, #0]
 8015ee8:	f003 020f 	and.w	r2, r3, #15
 8015eec:	6879      	ldr	r1, [r7, #4]
 8015eee:	4613      	mov	r3, r2
 8015ef0:	009b      	lsls	r3, r3, #2
 8015ef2:	4413      	add	r3, r2
 8015ef4:	009b      	lsls	r3, r3, #2
 8015ef6:	440b      	add	r3, r1
 8015ef8:	3326      	adds	r3, #38	@ 0x26
 8015efa:	2210      	movs	r2, #16
 8015efc:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8015efe:	4b29      	ldr	r3, [pc, #164]	@ (8015fa4 <USBD_CDC_Init+0x1ec>)
 8015f00:	7819      	ldrb	r1, [r3, #0]
 8015f02:	2308      	movs	r3, #8
 8015f04:	2203      	movs	r2, #3
 8015f06:	6878      	ldr	r0, [r7, #4]
 8015f08:	f002 fb3b 	bl	8018582 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8015f0c:	4b25      	ldr	r3, [pc, #148]	@ (8015fa4 <USBD_CDC_Init+0x1ec>)
 8015f0e:	781b      	ldrb	r3, [r3, #0]
 8015f10:	f003 020f 	and.w	r2, r3, #15
 8015f14:	6879      	ldr	r1, [r7, #4]
 8015f16:	4613      	mov	r3, r2
 8015f18:	009b      	lsls	r3, r3, #2
 8015f1a:	4413      	add	r3, r2
 8015f1c:	009b      	lsls	r3, r3, #2
 8015f1e:	440b      	add	r3, r1
 8015f20:	3324      	adds	r3, #36	@ 0x24
 8015f22:	2201      	movs	r2, #1
 8015f24:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8015f26:	68fb      	ldr	r3, [r7, #12]
 8015f28:	2200      	movs	r2, #0
 8015f2a:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8015f2e:	687b      	ldr	r3, [r7, #4]
 8015f30:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8015f34:	687a      	ldr	r2, [r7, #4]
 8015f36:	33b0      	adds	r3, #176	@ 0xb0
 8015f38:	009b      	lsls	r3, r3, #2
 8015f3a:	4413      	add	r3, r2
 8015f3c:	685b      	ldr	r3, [r3, #4]
 8015f3e:	681b      	ldr	r3, [r3, #0]
 8015f40:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8015f42:	68fb      	ldr	r3, [r7, #12]
 8015f44:	2200      	movs	r2, #0
 8015f46:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8015f4a:	68fb      	ldr	r3, [r7, #12]
 8015f4c:	2200      	movs	r2, #0
 8015f4e:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8015f52:	68fb      	ldr	r3, [r7, #12]
 8015f54:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8015f58:	2b00      	cmp	r3, #0
 8015f5a:	d101      	bne.n	8015f60 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8015f5c:	2302      	movs	r3, #2
 8015f5e:	e018      	b.n	8015f92 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8015f60:	687b      	ldr	r3, [r7, #4]
 8015f62:	7c1b      	ldrb	r3, [r3, #16]
 8015f64:	2b00      	cmp	r3, #0
 8015f66:	d10a      	bne.n	8015f7e <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8015f68:	4b0d      	ldr	r3, [pc, #52]	@ (8015fa0 <USBD_CDC_Init+0x1e8>)
 8015f6a:	7819      	ldrb	r1, [r3, #0]
 8015f6c:	68fb      	ldr	r3, [r7, #12]
 8015f6e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8015f72:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8015f76:	6878      	ldr	r0, [r7, #4]
 8015f78:	f002 fbf2 	bl	8018760 <USBD_LL_PrepareReceive>
 8015f7c:	e008      	b.n	8015f90 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8015f7e:	4b08      	ldr	r3, [pc, #32]	@ (8015fa0 <USBD_CDC_Init+0x1e8>)
 8015f80:	7819      	ldrb	r1, [r3, #0]
 8015f82:	68fb      	ldr	r3, [r7, #12]
 8015f84:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8015f88:	2340      	movs	r3, #64	@ 0x40
 8015f8a:	6878      	ldr	r0, [r7, #4]
 8015f8c:	f002 fbe8 	bl	8018760 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8015f90:	2300      	movs	r3, #0
}
 8015f92:	4618      	mov	r0, r3
 8015f94:	3710      	adds	r7, #16
 8015f96:	46bd      	mov	sp, r7
 8015f98:	bd80      	pop	{r7, pc}
 8015f9a:	bf00      	nop
 8015f9c:	240000cf 	.word	0x240000cf
 8015fa0:	240000d0 	.word	0x240000d0
 8015fa4:	240000d1 	.word	0x240000d1

08015fa8 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8015fa8:	b580      	push	{r7, lr}
 8015faa:	b082      	sub	sp, #8
 8015fac:	af00      	add	r7, sp, #0
 8015fae:	6078      	str	r0, [r7, #4]
 8015fb0:	460b      	mov	r3, r1
 8015fb2:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8015fb4:	4b3a      	ldr	r3, [pc, #232]	@ (80160a0 <USBD_CDC_DeInit+0xf8>)
 8015fb6:	781b      	ldrb	r3, [r3, #0]
 8015fb8:	4619      	mov	r1, r3
 8015fba:	6878      	ldr	r0, [r7, #4]
 8015fbc:	f002 fb07 	bl	80185ce <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8015fc0:	4b37      	ldr	r3, [pc, #220]	@ (80160a0 <USBD_CDC_DeInit+0xf8>)
 8015fc2:	781b      	ldrb	r3, [r3, #0]
 8015fc4:	f003 020f 	and.w	r2, r3, #15
 8015fc8:	6879      	ldr	r1, [r7, #4]
 8015fca:	4613      	mov	r3, r2
 8015fcc:	009b      	lsls	r3, r3, #2
 8015fce:	4413      	add	r3, r2
 8015fd0:	009b      	lsls	r3, r3, #2
 8015fd2:	440b      	add	r3, r1
 8015fd4:	3324      	adds	r3, #36	@ 0x24
 8015fd6:	2200      	movs	r2, #0
 8015fd8:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8015fda:	4b32      	ldr	r3, [pc, #200]	@ (80160a4 <USBD_CDC_DeInit+0xfc>)
 8015fdc:	781b      	ldrb	r3, [r3, #0]
 8015fde:	4619      	mov	r1, r3
 8015fe0:	6878      	ldr	r0, [r7, #4]
 8015fe2:	f002 faf4 	bl	80185ce <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8015fe6:	4b2f      	ldr	r3, [pc, #188]	@ (80160a4 <USBD_CDC_DeInit+0xfc>)
 8015fe8:	781b      	ldrb	r3, [r3, #0]
 8015fea:	f003 020f 	and.w	r2, r3, #15
 8015fee:	6879      	ldr	r1, [r7, #4]
 8015ff0:	4613      	mov	r3, r2
 8015ff2:	009b      	lsls	r3, r3, #2
 8015ff4:	4413      	add	r3, r2
 8015ff6:	009b      	lsls	r3, r3, #2
 8015ff8:	440b      	add	r3, r1
 8015ffa:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8015ffe:	2200      	movs	r2, #0
 8016000:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8016002:	4b29      	ldr	r3, [pc, #164]	@ (80160a8 <USBD_CDC_DeInit+0x100>)
 8016004:	781b      	ldrb	r3, [r3, #0]
 8016006:	4619      	mov	r1, r3
 8016008:	6878      	ldr	r0, [r7, #4]
 801600a:	f002 fae0 	bl	80185ce <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 801600e:	4b26      	ldr	r3, [pc, #152]	@ (80160a8 <USBD_CDC_DeInit+0x100>)
 8016010:	781b      	ldrb	r3, [r3, #0]
 8016012:	f003 020f 	and.w	r2, r3, #15
 8016016:	6879      	ldr	r1, [r7, #4]
 8016018:	4613      	mov	r3, r2
 801601a:	009b      	lsls	r3, r3, #2
 801601c:	4413      	add	r3, r2
 801601e:	009b      	lsls	r3, r3, #2
 8016020:	440b      	add	r3, r1
 8016022:	3324      	adds	r3, #36	@ 0x24
 8016024:	2200      	movs	r2, #0
 8016026:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8016028:	4b1f      	ldr	r3, [pc, #124]	@ (80160a8 <USBD_CDC_DeInit+0x100>)
 801602a:	781b      	ldrb	r3, [r3, #0]
 801602c:	f003 020f 	and.w	r2, r3, #15
 8016030:	6879      	ldr	r1, [r7, #4]
 8016032:	4613      	mov	r3, r2
 8016034:	009b      	lsls	r3, r3, #2
 8016036:	4413      	add	r3, r2
 8016038:	009b      	lsls	r3, r3, #2
 801603a:	440b      	add	r3, r1
 801603c:	3326      	adds	r3, #38	@ 0x26
 801603e:	2200      	movs	r2, #0
 8016040:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8016042:	687b      	ldr	r3, [r7, #4]
 8016044:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016048:	687b      	ldr	r3, [r7, #4]
 801604a:	32b0      	adds	r2, #176	@ 0xb0
 801604c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016050:	2b00      	cmp	r3, #0
 8016052:	d01f      	beq.n	8016094 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8016054:	687b      	ldr	r3, [r7, #4]
 8016056:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801605a:	687a      	ldr	r2, [r7, #4]
 801605c:	33b0      	adds	r3, #176	@ 0xb0
 801605e:	009b      	lsls	r3, r3, #2
 8016060:	4413      	add	r3, r2
 8016062:	685b      	ldr	r3, [r3, #4]
 8016064:	685b      	ldr	r3, [r3, #4]
 8016066:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8016068:	687b      	ldr	r3, [r7, #4]
 801606a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801606e:	687b      	ldr	r3, [r7, #4]
 8016070:	32b0      	adds	r2, #176	@ 0xb0
 8016072:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016076:	4618      	mov	r0, r3
 8016078:	f002 fbb4 	bl	80187e4 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 801607c:	687b      	ldr	r3, [r7, #4]
 801607e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016082:	687b      	ldr	r3, [r7, #4]
 8016084:	32b0      	adds	r2, #176	@ 0xb0
 8016086:	2100      	movs	r1, #0
 8016088:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 801608c:	687b      	ldr	r3, [r7, #4]
 801608e:	2200      	movs	r2, #0
 8016090:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8016094:	2300      	movs	r3, #0
}
 8016096:	4618      	mov	r0, r3
 8016098:	3708      	adds	r7, #8
 801609a:	46bd      	mov	sp, r7
 801609c:	bd80      	pop	{r7, pc}
 801609e:	bf00      	nop
 80160a0:	240000cf 	.word	0x240000cf
 80160a4:	240000d0 	.word	0x240000d0
 80160a8:	240000d1 	.word	0x240000d1

080160ac <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 80160ac:	b580      	push	{r7, lr}
 80160ae:	b086      	sub	sp, #24
 80160b0:	af00      	add	r7, sp, #0
 80160b2:	6078      	str	r0, [r7, #4]
 80160b4:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80160b6:	687b      	ldr	r3, [r7, #4]
 80160b8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80160bc:	687b      	ldr	r3, [r7, #4]
 80160be:	32b0      	adds	r2, #176	@ 0xb0
 80160c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80160c4:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 80160c6:	2300      	movs	r3, #0
 80160c8:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 80160ca:	2300      	movs	r3, #0
 80160cc:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 80160ce:	2300      	movs	r3, #0
 80160d0:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 80160d2:	693b      	ldr	r3, [r7, #16]
 80160d4:	2b00      	cmp	r3, #0
 80160d6:	d101      	bne.n	80160dc <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 80160d8:	2303      	movs	r3, #3
 80160da:	e0bf      	b.n	801625c <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80160dc:	683b      	ldr	r3, [r7, #0]
 80160de:	781b      	ldrb	r3, [r3, #0]
 80160e0:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80160e4:	2b00      	cmp	r3, #0
 80160e6:	d050      	beq.n	801618a <USBD_CDC_Setup+0xde>
 80160e8:	2b20      	cmp	r3, #32
 80160ea:	f040 80af 	bne.w	801624c <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 80160ee:	683b      	ldr	r3, [r7, #0]
 80160f0:	88db      	ldrh	r3, [r3, #6]
 80160f2:	2b00      	cmp	r3, #0
 80160f4:	d03a      	beq.n	801616c <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 80160f6:	683b      	ldr	r3, [r7, #0]
 80160f8:	781b      	ldrb	r3, [r3, #0]
 80160fa:	b25b      	sxtb	r3, r3
 80160fc:	2b00      	cmp	r3, #0
 80160fe:	da1b      	bge.n	8016138 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8016100:	687b      	ldr	r3, [r7, #4]
 8016102:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8016106:	687a      	ldr	r2, [r7, #4]
 8016108:	33b0      	adds	r3, #176	@ 0xb0
 801610a:	009b      	lsls	r3, r3, #2
 801610c:	4413      	add	r3, r2
 801610e:	685b      	ldr	r3, [r3, #4]
 8016110:	689b      	ldr	r3, [r3, #8]
 8016112:	683a      	ldr	r2, [r7, #0]
 8016114:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8016116:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8016118:	683a      	ldr	r2, [r7, #0]
 801611a:	88d2      	ldrh	r2, [r2, #6]
 801611c:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 801611e:	683b      	ldr	r3, [r7, #0]
 8016120:	88db      	ldrh	r3, [r3, #6]
 8016122:	2b07      	cmp	r3, #7
 8016124:	bf28      	it	cs
 8016126:	2307      	movcs	r3, #7
 8016128:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 801612a:	693b      	ldr	r3, [r7, #16]
 801612c:	89fa      	ldrh	r2, [r7, #14]
 801612e:	4619      	mov	r1, r3
 8016130:	6878      	ldr	r0, [r7, #4]
 8016132:	f001 fdbd 	bl	8017cb0 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8016136:	e090      	b.n	801625a <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8016138:	683b      	ldr	r3, [r7, #0]
 801613a:	785a      	ldrb	r2, [r3, #1]
 801613c:	693b      	ldr	r3, [r7, #16]
 801613e:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8016142:	683b      	ldr	r3, [r7, #0]
 8016144:	88db      	ldrh	r3, [r3, #6]
 8016146:	2b3f      	cmp	r3, #63	@ 0x3f
 8016148:	d803      	bhi.n	8016152 <USBD_CDC_Setup+0xa6>
 801614a:	683b      	ldr	r3, [r7, #0]
 801614c:	88db      	ldrh	r3, [r3, #6]
 801614e:	b2da      	uxtb	r2, r3
 8016150:	e000      	b.n	8016154 <USBD_CDC_Setup+0xa8>
 8016152:	2240      	movs	r2, #64	@ 0x40
 8016154:	693b      	ldr	r3, [r7, #16]
 8016156:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 801615a:	6939      	ldr	r1, [r7, #16]
 801615c:	693b      	ldr	r3, [r7, #16]
 801615e:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8016162:	461a      	mov	r2, r3
 8016164:	6878      	ldr	r0, [r7, #4]
 8016166:	f001 fdcf 	bl	8017d08 <USBD_CtlPrepareRx>
      break;
 801616a:	e076      	b.n	801625a <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 801616c:	687b      	ldr	r3, [r7, #4]
 801616e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8016172:	687a      	ldr	r2, [r7, #4]
 8016174:	33b0      	adds	r3, #176	@ 0xb0
 8016176:	009b      	lsls	r3, r3, #2
 8016178:	4413      	add	r3, r2
 801617a:	685b      	ldr	r3, [r3, #4]
 801617c:	689b      	ldr	r3, [r3, #8]
 801617e:	683a      	ldr	r2, [r7, #0]
 8016180:	7850      	ldrb	r0, [r2, #1]
 8016182:	2200      	movs	r2, #0
 8016184:	6839      	ldr	r1, [r7, #0]
 8016186:	4798      	blx	r3
      break;
 8016188:	e067      	b.n	801625a <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 801618a:	683b      	ldr	r3, [r7, #0]
 801618c:	785b      	ldrb	r3, [r3, #1]
 801618e:	2b0b      	cmp	r3, #11
 8016190:	d851      	bhi.n	8016236 <USBD_CDC_Setup+0x18a>
 8016192:	a201      	add	r2, pc, #4	@ (adr r2, 8016198 <USBD_CDC_Setup+0xec>)
 8016194:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016198:	080161c9 	.word	0x080161c9
 801619c:	08016245 	.word	0x08016245
 80161a0:	08016237 	.word	0x08016237
 80161a4:	08016237 	.word	0x08016237
 80161a8:	08016237 	.word	0x08016237
 80161ac:	08016237 	.word	0x08016237
 80161b0:	08016237 	.word	0x08016237
 80161b4:	08016237 	.word	0x08016237
 80161b8:	08016237 	.word	0x08016237
 80161bc:	08016237 	.word	0x08016237
 80161c0:	080161f3 	.word	0x080161f3
 80161c4:	0801621d 	.word	0x0801621d
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80161c8:	687b      	ldr	r3, [r7, #4]
 80161ca:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80161ce:	b2db      	uxtb	r3, r3
 80161d0:	2b03      	cmp	r3, #3
 80161d2:	d107      	bne.n	80161e4 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80161d4:	f107 030a 	add.w	r3, r7, #10
 80161d8:	2202      	movs	r2, #2
 80161da:	4619      	mov	r1, r3
 80161dc:	6878      	ldr	r0, [r7, #4]
 80161de:	f001 fd67 	bl	8017cb0 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80161e2:	e032      	b.n	801624a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80161e4:	6839      	ldr	r1, [r7, #0]
 80161e6:	6878      	ldr	r0, [r7, #4]
 80161e8:	f001 fce5 	bl	8017bb6 <USBD_CtlError>
            ret = USBD_FAIL;
 80161ec:	2303      	movs	r3, #3
 80161ee:	75fb      	strb	r3, [r7, #23]
          break;
 80161f0:	e02b      	b.n	801624a <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80161f2:	687b      	ldr	r3, [r7, #4]
 80161f4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80161f8:	b2db      	uxtb	r3, r3
 80161fa:	2b03      	cmp	r3, #3
 80161fc:	d107      	bne.n	801620e <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80161fe:	f107 030d 	add.w	r3, r7, #13
 8016202:	2201      	movs	r2, #1
 8016204:	4619      	mov	r1, r3
 8016206:	6878      	ldr	r0, [r7, #4]
 8016208:	f001 fd52 	bl	8017cb0 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 801620c:	e01d      	b.n	801624a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 801620e:	6839      	ldr	r1, [r7, #0]
 8016210:	6878      	ldr	r0, [r7, #4]
 8016212:	f001 fcd0 	bl	8017bb6 <USBD_CtlError>
            ret = USBD_FAIL;
 8016216:	2303      	movs	r3, #3
 8016218:	75fb      	strb	r3, [r7, #23]
          break;
 801621a:	e016      	b.n	801624a <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 801621c:	687b      	ldr	r3, [r7, #4]
 801621e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016222:	b2db      	uxtb	r3, r3
 8016224:	2b03      	cmp	r3, #3
 8016226:	d00f      	beq.n	8016248 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8016228:	6839      	ldr	r1, [r7, #0]
 801622a:	6878      	ldr	r0, [r7, #4]
 801622c:	f001 fcc3 	bl	8017bb6 <USBD_CtlError>
            ret = USBD_FAIL;
 8016230:	2303      	movs	r3, #3
 8016232:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8016234:	e008      	b.n	8016248 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8016236:	6839      	ldr	r1, [r7, #0]
 8016238:	6878      	ldr	r0, [r7, #4]
 801623a:	f001 fcbc 	bl	8017bb6 <USBD_CtlError>
          ret = USBD_FAIL;
 801623e:	2303      	movs	r3, #3
 8016240:	75fb      	strb	r3, [r7, #23]
          break;
 8016242:	e002      	b.n	801624a <USBD_CDC_Setup+0x19e>
          break;
 8016244:	bf00      	nop
 8016246:	e008      	b.n	801625a <USBD_CDC_Setup+0x1ae>
          break;
 8016248:	bf00      	nop
      }
      break;
 801624a:	e006      	b.n	801625a <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 801624c:	6839      	ldr	r1, [r7, #0]
 801624e:	6878      	ldr	r0, [r7, #4]
 8016250:	f001 fcb1 	bl	8017bb6 <USBD_CtlError>
      ret = USBD_FAIL;
 8016254:	2303      	movs	r3, #3
 8016256:	75fb      	strb	r3, [r7, #23]
      break;
 8016258:	bf00      	nop
  }

  return (uint8_t)ret;
 801625a:	7dfb      	ldrb	r3, [r7, #23]
}
 801625c:	4618      	mov	r0, r3
 801625e:	3718      	adds	r7, #24
 8016260:	46bd      	mov	sp, r7
 8016262:	bd80      	pop	{r7, pc}

08016264 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8016264:	b580      	push	{r7, lr}
 8016266:	b084      	sub	sp, #16
 8016268:	af00      	add	r7, sp, #0
 801626a:	6078      	str	r0, [r7, #4]
 801626c:	460b      	mov	r3, r1
 801626e:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8016270:	687b      	ldr	r3, [r7, #4]
 8016272:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8016276:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8016278:	687b      	ldr	r3, [r7, #4]
 801627a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801627e:	687b      	ldr	r3, [r7, #4]
 8016280:	32b0      	adds	r2, #176	@ 0xb0
 8016282:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016286:	2b00      	cmp	r3, #0
 8016288:	d101      	bne.n	801628e <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 801628a:	2303      	movs	r3, #3
 801628c:	e065      	b.n	801635a <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801628e:	687b      	ldr	r3, [r7, #4]
 8016290:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016294:	687b      	ldr	r3, [r7, #4]
 8016296:	32b0      	adds	r2, #176	@ 0xb0
 8016298:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801629c:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 801629e:	78fb      	ldrb	r3, [r7, #3]
 80162a0:	f003 020f 	and.w	r2, r3, #15
 80162a4:	6879      	ldr	r1, [r7, #4]
 80162a6:	4613      	mov	r3, r2
 80162a8:	009b      	lsls	r3, r3, #2
 80162aa:	4413      	add	r3, r2
 80162ac:	009b      	lsls	r3, r3, #2
 80162ae:	440b      	add	r3, r1
 80162b0:	3318      	adds	r3, #24
 80162b2:	681b      	ldr	r3, [r3, #0]
 80162b4:	2b00      	cmp	r3, #0
 80162b6:	d02f      	beq.n	8016318 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 80162b8:	78fb      	ldrb	r3, [r7, #3]
 80162ba:	f003 020f 	and.w	r2, r3, #15
 80162be:	6879      	ldr	r1, [r7, #4]
 80162c0:	4613      	mov	r3, r2
 80162c2:	009b      	lsls	r3, r3, #2
 80162c4:	4413      	add	r3, r2
 80162c6:	009b      	lsls	r3, r3, #2
 80162c8:	440b      	add	r3, r1
 80162ca:	3318      	adds	r3, #24
 80162cc:	681a      	ldr	r2, [r3, #0]
 80162ce:	78fb      	ldrb	r3, [r7, #3]
 80162d0:	f003 010f 	and.w	r1, r3, #15
 80162d4:	68f8      	ldr	r0, [r7, #12]
 80162d6:	460b      	mov	r3, r1
 80162d8:	00db      	lsls	r3, r3, #3
 80162da:	440b      	add	r3, r1
 80162dc:	009b      	lsls	r3, r3, #2
 80162de:	4403      	add	r3, r0
 80162e0:	331c      	adds	r3, #28
 80162e2:	681b      	ldr	r3, [r3, #0]
 80162e4:	fbb2 f1f3 	udiv	r1, r2, r3
 80162e8:	fb01 f303 	mul.w	r3, r1, r3
 80162ec:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80162ee:	2b00      	cmp	r3, #0
 80162f0:	d112      	bne.n	8016318 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 80162f2:	78fb      	ldrb	r3, [r7, #3]
 80162f4:	f003 020f 	and.w	r2, r3, #15
 80162f8:	6879      	ldr	r1, [r7, #4]
 80162fa:	4613      	mov	r3, r2
 80162fc:	009b      	lsls	r3, r3, #2
 80162fe:	4413      	add	r3, r2
 8016300:	009b      	lsls	r3, r3, #2
 8016302:	440b      	add	r3, r1
 8016304:	3318      	adds	r3, #24
 8016306:	2200      	movs	r2, #0
 8016308:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 801630a:	78f9      	ldrb	r1, [r7, #3]
 801630c:	2300      	movs	r3, #0
 801630e:	2200      	movs	r2, #0
 8016310:	6878      	ldr	r0, [r7, #4]
 8016312:	f002 fa04 	bl	801871e <USBD_LL_Transmit>
 8016316:	e01f      	b.n	8016358 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8016318:	68bb      	ldr	r3, [r7, #8]
 801631a:	2200      	movs	r2, #0
 801631c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8016320:	687b      	ldr	r3, [r7, #4]
 8016322:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8016326:	687a      	ldr	r2, [r7, #4]
 8016328:	33b0      	adds	r3, #176	@ 0xb0
 801632a:	009b      	lsls	r3, r3, #2
 801632c:	4413      	add	r3, r2
 801632e:	685b      	ldr	r3, [r3, #4]
 8016330:	691b      	ldr	r3, [r3, #16]
 8016332:	2b00      	cmp	r3, #0
 8016334:	d010      	beq.n	8016358 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8016336:	687b      	ldr	r3, [r7, #4]
 8016338:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801633c:	687a      	ldr	r2, [r7, #4]
 801633e:	33b0      	adds	r3, #176	@ 0xb0
 8016340:	009b      	lsls	r3, r3, #2
 8016342:	4413      	add	r3, r2
 8016344:	685b      	ldr	r3, [r3, #4]
 8016346:	691b      	ldr	r3, [r3, #16]
 8016348:	68ba      	ldr	r2, [r7, #8]
 801634a:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 801634e:	68ba      	ldr	r2, [r7, #8]
 8016350:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8016354:	78fa      	ldrb	r2, [r7, #3]
 8016356:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8016358:	2300      	movs	r3, #0
}
 801635a:	4618      	mov	r0, r3
 801635c:	3710      	adds	r7, #16
 801635e:	46bd      	mov	sp, r7
 8016360:	bd80      	pop	{r7, pc}

08016362 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8016362:	b580      	push	{r7, lr}
 8016364:	b084      	sub	sp, #16
 8016366:	af00      	add	r7, sp, #0
 8016368:	6078      	str	r0, [r7, #4]
 801636a:	460b      	mov	r3, r1
 801636c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801636e:	687b      	ldr	r3, [r7, #4]
 8016370:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016374:	687b      	ldr	r3, [r7, #4]
 8016376:	32b0      	adds	r2, #176	@ 0xb0
 8016378:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801637c:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 801637e:	687b      	ldr	r3, [r7, #4]
 8016380:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016384:	687b      	ldr	r3, [r7, #4]
 8016386:	32b0      	adds	r2, #176	@ 0xb0
 8016388:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801638c:	2b00      	cmp	r3, #0
 801638e:	d101      	bne.n	8016394 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8016390:	2303      	movs	r3, #3
 8016392:	e01a      	b.n	80163ca <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8016394:	78fb      	ldrb	r3, [r7, #3]
 8016396:	4619      	mov	r1, r3
 8016398:	6878      	ldr	r0, [r7, #4]
 801639a:	f002 fa02 	bl	80187a2 <USBD_LL_GetRxDataSize>
 801639e:	4602      	mov	r2, r0
 80163a0:	68fb      	ldr	r3, [r7, #12]
 80163a2:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80163a6:	687b      	ldr	r3, [r7, #4]
 80163a8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80163ac:	687a      	ldr	r2, [r7, #4]
 80163ae:	33b0      	adds	r3, #176	@ 0xb0
 80163b0:	009b      	lsls	r3, r3, #2
 80163b2:	4413      	add	r3, r2
 80163b4:	685b      	ldr	r3, [r3, #4]
 80163b6:	68db      	ldr	r3, [r3, #12]
 80163b8:	68fa      	ldr	r2, [r7, #12]
 80163ba:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 80163be:	68fa      	ldr	r2, [r7, #12]
 80163c0:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 80163c4:	4611      	mov	r1, r2
 80163c6:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 80163c8:	2300      	movs	r3, #0
}
 80163ca:	4618      	mov	r0, r3
 80163cc:	3710      	adds	r7, #16
 80163ce:	46bd      	mov	sp, r7
 80163d0:	bd80      	pop	{r7, pc}

080163d2 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80163d2:	b580      	push	{r7, lr}
 80163d4:	b084      	sub	sp, #16
 80163d6:	af00      	add	r7, sp, #0
 80163d8:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80163da:	687b      	ldr	r3, [r7, #4]
 80163dc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80163e0:	687b      	ldr	r3, [r7, #4]
 80163e2:	32b0      	adds	r2, #176	@ 0xb0
 80163e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80163e8:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80163ea:	68fb      	ldr	r3, [r7, #12]
 80163ec:	2b00      	cmp	r3, #0
 80163ee:	d101      	bne.n	80163f4 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80163f0:	2303      	movs	r3, #3
 80163f2:	e024      	b.n	801643e <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80163f4:	687b      	ldr	r3, [r7, #4]
 80163f6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80163fa:	687a      	ldr	r2, [r7, #4]
 80163fc:	33b0      	adds	r3, #176	@ 0xb0
 80163fe:	009b      	lsls	r3, r3, #2
 8016400:	4413      	add	r3, r2
 8016402:	685b      	ldr	r3, [r3, #4]
 8016404:	2b00      	cmp	r3, #0
 8016406:	d019      	beq.n	801643c <USBD_CDC_EP0_RxReady+0x6a>
 8016408:	68fb      	ldr	r3, [r7, #12]
 801640a:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 801640e:	2bff      	cmp	r3, #255	@ 0xff
 8016410:	d014      	beq.n	801643c <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8016412:	687b      	ldr	r3, [r7, #4]
 8016414:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8016418:	687a      	ldr	r2, [r7, #4]
 801641a:	33b0      	adds	r3, #176	@ 0xb0
 801641c:	009b      	lsls	r3, r3, #2
 801641e:	4413      	add	r3, r2
 8016420:	685b      	ldr	r3, [r3, #4]
 8016422:	689b      	ldr	r3, [r3, #8]
 8016424:	68fa      	ldr	r2, [r7, #12]
 8016426:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 801642a:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 801642c:	68fa      	ldr	r2, [r7, #12]
 801642e:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8016432:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8016434:	68fb      	ldr	r3, [r7, #12]
 8016436:	22ff      	movs	r2, #255	@ 0xff
 8016438:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 801643c:	2300      	movs	r3, #0
}
 801643e:	4618      	mov	r0, r3
 8016440:	3710      	adds	r7, #16
 8016442:	46bd      	mov	sp, r7
 8016444:	bd80      	pop	{r7, pc}
	...

08016448 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8016448:	b580      	push	{r7, lr}
 801644a:	b086      	sub	sp, #24
 801644c:	af00      	add	r7, sp, #0
 801644e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8016450:	2182      	movs	r1, #130	@ 0x82
 8016452:	4818      	ldr	r0, [pc, #96]	@ (80164b4 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8016454:	f000 fd4f 	bl	8016ef6 <USBD_GetEpDesc>
 8016458:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 801645a:	2101      	movs	r1, #1
 801645c:	4815      	ldr	r0, [pc, #84]	@ (80164b4 <USBD_CDC_GetFSCfgDesc+0x6c>)
 801645e:	f000 fd4a 	bl	8016ef6 <USBD_GetEpDesc>
 8016462:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8016464:	2181      	movs	r1, #129	@ 0x81
 8016466:	4813      	ldr	r0, [pc, #76]	@ (80164b4 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8016468:	f000 fd45 	bl	8016ef6 <USBD_GetEpDesc>
 801646c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 801646e:	697b      	ldr	r3, [r7, #20]
 8016470:	2b00      	cmp	r3, #0
 8016472:	d002      	beq.n	801647a <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8016474:	697b      	ldr	r3, [r7, #20]
 8016476:	2210      	movs	r2, #16
 8016478:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 801647a:	693b      	ldr	r3, [r7, #16]
 801647c:	2b00      	cmp	r3, #0
 801647e:	d006      	beq.n	801648e <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8016480:	693b      	ldr	r3, [r7, #16]
 8016482:	2200      	movs	r2, #0
 8016484:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8016488:	711a      	strb	r2, [r3, #4]
 801648a:	2200      	movs	r2, #0
 801648c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 801648e:	68fb      	ldr	r3, [r7, #12]
 8016490:	2b00      	cmp	r3, #0
 8016492:	d006      	beq.n	80164a2 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8016494:	68fb      	ldr	r3, [r7, #12]
 8016496:	2200      	movs	r2, #0
 8016498:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 801649c:	711a      	strb	r2, [r3, #4]
 801649e:	2200      	movs	r2, #0
 80164a0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80164a2:	687b      	ldr	r3, [r7, #4]
 80164a4:	2243      	movs	r2, #67	@ 0x43
 80164a6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80164a8:	4b02      	ldr	r3, [pc, #8]	@ (80164b4 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 80164aa:	4618      	mov	r0, r3
 80164ac:	3718      	adds	r7, #24
 80164ae:	46bd      	mov	sp, r7
 80164b0:	bd80      	pop	{r7, pc}
 80164b2:	bf00      	nop
 80164b4:	2400008c 	.word	0x2400008c

080164b8 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80164b8:	b580      	push	{r7, lr}
 80164ba:	b086      	sub	sp, #24
 80164bc:	af00      	add	r7, sp, #0
 80164be:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80164c0:	2182      	movs	r1, #130	@ 0x82
 80164c2:	4818      	ldr	r0, [pc, #96]	@ (8016524 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80164c4:	f000 fd17 	bl	8016ef6 <USBD_GetEpDesc>
 80164c8:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80164ca:	2101      	movs	r1, #1
 80164cc:	4815      	ldr	r0, [pc, #84]	@ (8016524 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80164ce:	f000 fd12 	bl	8016ef6 <USBD_GetEpDesc>
 80164d2:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80164d4:	2181      	movs	r1, #129	@ 0x81
 80164d6:	4813      	ldr	r0, [pc, #76]	@ (8016524 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80164d8:	f000 fd0d 	bl	8016ef6 <USBD_GetEpDesc>
 80164dc:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80164de:	697b      	ldr	r3, [r7, #20]
 80164e0:	2b00      	cmp	r3, #0
 80164e2:	d002      	beq.n	80164ea <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 80164e4:	697b      	ldr	r3, [r7, #20]
 80164e6:	2210      	movs	r2, #16
 80164e8:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80164ea:	693b      	ldr	r3, [r7, #16]
 80164ec:	2b00      	cmp	r3, #0
 80164ee:	d006      	beq.n	80164fe <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80164f0:	693b      	ldr	r3, [r7, #16]
 80164f2:	2200      	movs	r2, #0
 80164f4:	711a      	strb	r2, [r3, #4]
 80164f6:	2200      	movs	r2, #0
 80164f8:	f042 0202 	orr.w	r2, r2, #2
 80164fc:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80164fe:	68fb      	ldr	r3, [r7, #12]
 8016500:	2b00      	cmp	r3, #0
 8016502:	d006      	beq.n	8016512 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8016504:	68fb      	ldr	r3, [r7, #12]
 8016506:	2200      	movs	r2, #0
 8016508:	711a      	strb	r2, [r3, #4]
 801650a:	2200      	movs	r2, #0
 801650c:	f042 0202 	orr.w	r2, r2, #2
 8016510:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8016512:	687b      	ldr	r3, [r7, #4]
 8016514:	2243      	movs	r2, #67	@ 0x43
 8016516:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8016518:	4b02      	ldr	r3, [pc, #8]	@ (8016524 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 801651a:	4618      	mov	r0, r3
 801651c:	3718      	adds	r7, #24
 801651e:	46bd      	mov	sp, r7
 8016520:	bd80      	pop	{r7, pc}
 8016522:	bf00      	nop
 8016524:	2400008c 	.word	0x2400008c

08016528 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8016528:	b580      	push	{r7, lr}
 801652a:	b086      	sub	sp, #24
 801652c:	af00      	add	r7, sp, #0
 801652e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8016530:	2182      	movs	r1, #130	@ 0x82
 8016532:	4818      	ldr	r0, [pc, #96]	@ (8016594 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8016534:	f000 fcdf 	bl	8016ef6 <USBD_GetEpDesc>
 8016538:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 801653a:	2101      	movs	r1, #1
 801653c:	4815      	ldr	r0, [pc, #84]	@ (8016594 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 801653e:	f000 fcda 	bl	8016ef6 <USBD_GetEpDesc>
 8016542:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8016544:	2181      	movs	r1, #129	@ 0x81
 8016546:	4813      	ldr	r0, [pc, #76]	@ (8016594 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8016548:	f000 fcd5 	bl	8016ef6 <USBD_GetEpDesc>
 801654c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 801654e:	697b      	ldr	r3, [r7, #20]
 8016550:	2b00      	cmp	r3, #0
 8016552:	d002      	beq.n	801655a <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8016554:	697b      	ldr	r3, [r7, #20]
 8016556:	2210      	movs	r2, #16
 8016558:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 801655a:	693b      	ldr	r3, [r7, #16]
 801655c:	2b00      	cmp	r3, #0
 801655e:	d006      	beq.n	801656e <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8016560:	693b      	ldr	r3, [r7, #16]
 8016562:	2200      	movs	r2, #0
 8016564:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8016568:	711a      	strb	r2, [r3, #4]
 801656a:	2200      	movs	r2, #0
 801656c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 801656e:	68fb      	ldr	r3, [r7, #12]
 8016570:	2b00      	cmp	r3, #0
 8016572:	d006      	beq.n	8016582 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8016574:	68fb      	ldr	r3, [r7, #12]
 8016576:	2200      	movs	r2, #0
 8016578:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 801657c:	711a      	strb	r2, [r3, #4]
 801657e:	2200      	movs	r2, #0
 8016580:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8016582:	687b      	ldr	r3, [r7, #4]
 8016584:	2243      	movs	r2, #67	@ 0x43
 8016586:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8016588:	4b02      	ldr	r3, [pc, #8]	@ (8016594 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 801658a:	4618      	mov	r0, r3
 801658c:	3718      	adds	r7, #24
 801658e:	46bd      	mov	sp, r7
 8016590:	bd80      	pop	{r7, pc}
 8016592:	bf00      	nop
 8016594:	2400008c 	.word	0x2400008c

08016598 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8016598:	b480      	push	{r7}
 801659a:	b083      	sub	sp, #12
 801659c:	af00      	add	r7, sp, #0
 801659e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 80165a0:	687b      	ldr	r3, [r7, #4]
 80165a2:	220a      	movs	r2, #10
 80165a4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 80165a6:	4b03      	ldr	r3, [pc, #12]	@ (80165b4 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80165a8:	4618      	mov	r0, r3
 80165aa:	370c      	adds	r7, #12
 80165ac:	46bd      	mov	sp, r7
 80165ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80165b2:	4770      	bx	lr
 80165b4:	24000048 	.word	0x24000048

080165b8 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 80165b8:	b480      	push	{r7}
 80165ba:	b083      	sub	sp, #12
 80165bc:	af00      	add	r7, sp, #0
 80165be:	6078      	str	r0, [r7, #4]
 80165c0:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 80165c2:	683b      	ldr	r3, [r7, #0]
 80165c4:	2b00      	cmp	r3, #0
 80165c6:	d101      	bne.n	80165cc <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 80165c8:	2303      	movs	r3, #3
 80165ca:	e009      	b.n	80165e0 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 80165cc:	687b      	ldr	r3, [r7, #4]
 80165ce:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80165d2:	687a      	ldr	r2, [r7, #4]
 80165d4:	33b0      	adds	r3, #176	@ 0xb0
 80165d6:	009b      	lsls	r3, r3, #2
 80165d8:	4413      	add	r3, r2
 80165da:	683a      	ldr	r2, [r7, #0]
 80165dc:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 80165de:	2300      	movs	r3, #0
}
 80165e0:	4618      	mov	r0, r3
 80165e2:	370c      	adds	r7, #12
 80165e4:	46bd      	mov	sp, r7
 80165e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80165ea:	4770      	bx	lr

080165ec <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 80165ec:	b480      	push	{r7}
 80165ee:	b087      	sub	sp, #28
 80165f0:	af00      	add	r7, sp, #0
 80165f2:	60f8      	str	r0, [r7, #12]
 80165f4:	60b9      	str	r1, [r7, #8]
 80165f6:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80165f8:	68fb      	ldr	r3, [r7, #12]
 80165fa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80165fe:	68fb      	ldr	r3, [r7, #12]
 8016600:	32b0      	adds	r2, #176	@ 0xb0
 8016602:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016606:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8016608:	697b      	ldr	r3, [r7, #20]
 801660a:	2b00      	cmp	r3, #0
 801660c:	d101      	bne.n	8016612 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 801660e:	2303      	movs	r3, #3
 8016610:	e008      	b.n	8016624 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8016612:	697b      	ldr	r3, [r7, #20]
 8016614:	68ba      	ldr	r2, [r7, #8]
 8016616:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 801661a:	697b      	ldr	r3, [r7, #20]
 801661c:	687a      	ldr	r2, [r7, #4]
 801661e:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8016622:	2300      	movs	r3, #0
}
 8016624:	4618      	mov	r0, r3
 8016626:	371c      	adds	r7, #28
 8016628:	46bd      	mov	sp, r7
 801662a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801662e:	4770      	bx	lr

08016630 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8016630:	b480      	push	{r7}
 8016632:	b085      	sub	sp, #20
 8016634:	af00      	add	r7, sp, #0
 8016636:	6078      	str	r0, [r7, #4]
 8016638:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801663a:	687b      	ldr	r3, [r7, #4]
 801663c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016640:	687b      	ldr	r3, [r7, #4]
 8016642:	32b0      	adds	r2, #176	@ 0xb0
 8016644:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016648:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 801664a:	68fb      	ldr	r3, [r7, #12]
 801664c:	2b00      	cmp	r3, #0
 801664e:	d101      	bne.n	8016654 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8016650:	2303      	movs	r3, #3
 8016652:	e004      	b.n	801665e <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8016654:	68fb      	ldr	r3, [r7, #12]
 8016656:	683a      	ldr	r2, [r7, #0]
 8016658:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 801665c:	2300      	movs	r3, #0
}
 801665e:	4618      	mov	r0, r3
 8016660:	3714      	adds	r7, #20
 8016662:	46bd      	mov	sp, r7
 8016664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016668:	4770      	bx	lr
	...

0801666c <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 801666c:	b580      	push	{r7, lr}
 801666e:	b084      	sub	sp, #16
 8016670:	af00      	add	r7, sp, #0
 8016672:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8016674:	687b      	ldr	r3, [r7, #4]
 8016676:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801667a:	687b      	ldr	r3, [r7, #4]
 801667c:	32b0      	adds	r2, #176	@ 0xb0
 801667e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016682:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8016684:	2301      	movs	r3, #1
 8016686:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8016688:	68bb      	ldr	r3, [r7, #8]
 801668a:	2b00      	cmp	r3, #0
 801668c:	d101      	bne.n	8016692 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 801668e:	2303      	movs	r3, #3
 8016690:	e025      	b.n	80166de <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 8016692:	68bb      	ldr	r3, [r7, #8]
 8016694:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8016698:	2b00      	cmp	r3, #0
 801669a:	d11f      	bne.n	80166dc <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 801669c:	68bb      	ldr	r3, [r7, #8]
 801669e:	2201      	movs	r2, #1
 80166a0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 80166a4:	4b10      	ldr	r3, [pc, #64]	@ (80166e8 <USBD_CDC_TransmitPacket+0x7c>)
 80166a6:	781b      	ldrb	r3, [r3, #0]
 80166a8:	f003 020f 	and.w	r2, r3, #15
 80166ac:	68bb      	ldr	r3, [r7, #8]
 80166ae:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 80166b2:	6878      	ldr	r0, [r7, #4]
 80166b4:	4613      	mov	r3, r2
 80166b6:	009b      	lsls	r3, r3, #2
 80166b8:	4413      	add	r3, r2
 80166ba:	009b      	lsls	r3, r3, #2
 80166bc:	4403      	add	r3, r0
 80166be:	3318      	adds	r3, #24
 80166c0:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 80166c2:	4b09      	ldr	r3, [pc, #36]	@ (80166e8 <USBD_CDC_TransmitPacket+0x7c>)
 80166c4:	7819      	ldrb	r1, [r3, #0]
 80166c6:	68bb      	ldr	r3, [r7, #8]
 80166c8:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 80166cc:	68bb      	ldr	r3, [r7, #8]
 80166ce:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 80166d2:	6878      	ldr	r0, [r7, #4]
 80166d4:	f002 f823 	bl	801871e <USBD_LL_Transmit>

    ret = USBD_OK;
 80166d8:	2300      	movs	r3, #0
 80166da:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 80166dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80166de:	4618      	mov	r0, r3
 80166e0:	3710      	adds	r7, #16
 80166e2:	46bd      	mov	sp, r7
 80166e4:	bd80      	pop	{r7, pc}
 80166e6:	bf00      	nop
 80166e8:	240000cf 	.word	0x240000cf

080166ec <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80166ec:	b580      	push	{r7, lr}
 80166ee:	b084      	sub	sp, #16
 80166f0:	af00      	add	r7, sp, #0
 80166f2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80166f4:	687b      	ldr	r3, [r7, #4]
 80166f6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80166fa:	687b      	ldr	r3, [r7, #4]
 80166fc:	32b0      	adds	r2, #176	@ 0xb0
 80166fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016702:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8016704:	687b      	ldr	r3, [r7, #4]
 8016706:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801670a:	687b      	ldr	r3, [r7, #4]
 801670c:	32b0      	adds	r2, #176	@ 0xb0
 801670e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016712:	2b00      	cmp	r3, #0
 8016714:	d101      	bne.n	801671a <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8016716:	2303      	movs	r3, #3
 8016718:	e018      	b.n	801674c <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 801671a:	687b      	ldr	r3, [r7, #4]
 801671c:	7c1b      	ldrb	r3, [r3, #16]
 801671e:	2b00      	cmp	r3, #0
 8016720:	d10a      	bne.n	8016738 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8016722:	4b0c      	ldr	r3, [pc, #48]	@ (8016754 <USBD_CDC_ReceivePacket+0x68>)
 8016724:	7819      	ldrb	r1, [r3, #0]
 8016726:	68fb      	ldr	r3, [r7, #12]
 8016728:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 801672c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8016730:	6878      	ldr	r0, [r7, #4]
 8016732:	f002 f815 	bl	8018760 <USBD_LL_PrepareReceive>
 8016736:	e008      	b.n	801674a <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8016738:	4b06      	ldr	r3, [pc, #24]	@ (8016754 <USBD_CDC_ReceivePacket+0x68>)
 801673a:	7819      	ldrb	r1, [r3, #0]
 801673c:	68fb      	ldr	r3, [r7, #12]
 801673e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8016742:	2340      	movs	r3, #64	@ 0x40
 8016744:	6878      	ldr	r0, [r7, #4]
 8016746:	f002 f80b 	bl	8018760 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 801674a:	2300      	movs	r3, #0
}
 801674c:	4618      	mov	r0, r3
 801674e:	3710      	adds	r7, #16
 8016750:	46bd      	mov	sp, r7
 8016752:	bd80      	pop	{r7, pc}
 8016754:	240000d0 	.word	0x240000d0

08016758 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8016758:	b580      	push	{r7, lr}
 801675a:	b086      	sub	sp, #24
 801675c:	af00      	add	r7, sp, #0
 801675e:	60f8      	str	r0, [r7, #12]
 8016760:	60b9      	str	r1, [r7, #8]
 8016762:	4613      	mov	r3, r2
 8016764:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8016766:	68fb      	ldr	r3, [r7, #12]
 8016768:	2b00      	cmp	r3, #0
 801676a:	d101      	bne.n	8016770 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 801676c:	2303      	movs	r3, #3
 801676e:	e01f      	b.n	80167b0 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8016770:	68fb      	ldr	r3, [r7, #12]
 8016772:	2200      	movs	r2, #0
 8016774:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8016778:	68fb      	ldr	r3, [r7, #12]
 801677a:	2200      	movs	r2, #0
 801677c:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8016780:	68fb      	ldr	r3, [r7, #12]
 8016782:	2200      	movs	r2, #0
 8016784:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8016788:	68bb      	ldr	r3, [r7, #8]
 801678a:	2b00      	cmp	r3, #0
 801678c:	d003      	beq.n	8016796 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 801678e:	68fb      	ldr	r3, [r7, #12]
 8016790:	68ba      	ldr	r2, [r7, #8]
 8016792:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8016796:	68fb      	ldr	r3, [r7, #12]
 8016798:	2201      	movs	r2, #1
 801679a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 801679e:	68fb      	ldr	r3, [r7, #12]
 80167a0:	79fa      	ldrb	r2, [r7, #7]
 80167a2:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80167a4:	68f8      	ldr	r0, [r7, #12]
 80167a6:	f001 fe81 	bl	80184ac <USBD_LL_Init>
 80167aa:	4603      	mov	r3, r0
 80167ac:	75fb      	strb	r3, [r7, #23]

  return ret;
 80167ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80167b0:	4618      	mov	r0, r3
 80167b2:	3718      	adds	r7, #24
 80167b4:	46bd      	mov	sp, r7
 80167b6:	bd80      	pop	{r7, pc}

080167b8 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80167b8:	b580      	push	{r7, lr}
 80167ba:	b084      	sub	sp, #16
 80167bc:	af00      	add	r7, sp, #0
 80167be:	6078      	str	r0, [r7, #4]
 80167c0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80167c2:	2300      	movs	r3, #0
 80167c4:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80167c6:	683b      	ldr	r3, [r7, #0]
 80167c8:	2b00      	cmp	r3, #0
 80167ca:	d101      	bne.n	80167d0 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80167cc:	2303      	movs	r3, #3
 80167ce:	e025      	b.n	801681c <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 80167d0:	687b      	ldr	r3, [r7, #4]
 80167d2:	683a      	ldr	r2, [r7, #0]
 80167d4:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 80167d8:	687b      	ldr	r3, [r7, #4]
 80167da:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80167de:	687b      	ldr	r3, [r7, #4]
 80167e0:	32ae      	adds	r2, #174	@ 0xae
 80167e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80167e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80167e8:	2b00      	cmp	r3, #0
 80167ea:	d00f      	beq.n	801680c <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 80167ec:	687b      	ldr	r3, [r7, #4]
 80167ee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80167f2:	687b      	ldr	r3, [r7, #4]
 80167f4:	32ae      	adds	r2, #174	@ 0xae
 80167f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80167fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80167fc:	f107 020e 	add.w	r2, r7, #14
 8016800:	4610      	mov	r0, r2
 8016802:	4798      	blx	r3
 8016804:	4602      	mov	r2, r0
 8016806:	687b      	ldr	r3, [r7, #4]
 8016808:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 801680c:	687b      	ldr	r3, [r7, #4]
 801680e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8016812:	1c5a      	adds	r2, r3, #1
 8016814:	687b      	ldr	r3, [r7, #4]
 8016816:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 801681a:	2300      	movs	r3, #0
}
 801681c:	4618      	mov	r0, r3
 801681e:	3710      	adds	r7, #16
 8016820:	46bd      	mov	sp, r7
 8016822:	bd80      	pop	{r7, pc}

08016824 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8016824:	b580      	push	{r7, lr}
 8016826:	b082      	sub	sp, #8
 8016828:	af00      	add	r7, sp, #0
 801682a:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 801682c:	6878      	ldr	r0, [r7, #4]
 801682e:	f001 fe8d 	bl	801854c <USBD_LL_Start>
 8016832:	4603      	mov	r3, r0
}
 8016834:	4618      	mov	r0, r3
 8016836:	3708      	adds	r7, #8
 8016838:	46bd      	mov	sp, r7
 801683a:	bd80      	pop	{r7, pc}

0801683c <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 801683c:	b480      	push	{r7}
 801683e:	b083      	sub	sp, #12
 8016840:	af00      	add	r7, sp, #0
 8016842:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8016844:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8016846:	4618      	mov	r0, r3
 8016848:	370c      	adds	r7, #12
 801684a:	46bd      	mov	sp, r7
 801684c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016850:	4770      	bx	lr

08016852 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8016852:	b580      	push	{r7, lr}
 8016854:	b084      	sub	sp, #16
 8016856:	af00      	add	r7, sp, #0
 8016858:	6078      	str	r0, [r7, #4]
 801685a:	460b      	mov	r3, r1
 801685c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 801685e:	2300      	movs	r3, #0
 8016860:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8016862:	687b      	ldr	r3, [r7, #4]
 8016864:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016868:	2b00      	cmp	r3, #0
 801686a:	d009      	beq.n	8016880 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 801686c:	687b      	ldr	r3, [r7, #4]
 801686e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016872:	681b      	ldr	r3, [r3, #0]
 8016874:	78fa      	ldrb	r2, [r7, #3]
 8016876:	4611      	mov	r1, r2
 8016878:	6878      	ldr	r0, [r7, #4]
 801687a:	4798      	blx	r3
 801687c:	4603      	mov	r3, r0
 801687e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8016880:	7bfb      	ldrb	r3, [r7, #15]
}
 8016882:	4618      	mov	r0, r3
 8016884:	3710      	adds	r7, #16
 8016886:	46bd      	mov	sp, r7
 8016888:	bd80      	pop	{r7, pc}

0801688a <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 801688a:	b580      	push	{r7, lr}
 801688c:	b084      	sub	sp, #16
 801688e:	af00      	add	r7, sp, #0
 8016890:	6078      	str	r0, [r7, #4]
 8016892:	460b      	mov	r3, r1
 8016894:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8016896:	2300      	movs	r3, #0
 8016898:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 801689a:	687b      	ldr	r3, [r7, #4]
 801689c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80168a0:	685b      	ldr	r3, [r3, #4]
 80168a2:	78fa      	ldrb	r2, [r7, #3]
 80168a4:	4611      	mov	r1, r2
 80168a6:	6878      	ldr	r0, [r7, #4]
 80168a8:	4798      	blx	r3
 80168aa:	4603      	mov	r3, r0
 80168ac:	2b00      	cmp	r3, #0
 80168ae:	d001      	beq.n	80168b4 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 80168b0:	2303      	movs	r3, #3
 80168b2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80168b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80168b6:	4618      	mov	r0, r3
 80168b8:	3710      	adds	r7, #16
 80168ba:	46bd      	mov	sp, r7
 80168bc:	bd80      	pop	{r7, pc}

080168be <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80168be:	b580      	push	{r7, lr}
 80168c0:	b084      	sub	sp, #16
 80168c2:	af00      	add	r7, sp, #0
 80168c4:	6078      	str	r0, [r7, #4]
 80168c6:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80168c8:	687b      	ldr	r3, [r7, #4]
 80168ca:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80168ce:	6839      	ldr	r1, [r7, #0]
 80168d0:	4618      	mov	r0, r3
 80168d2:	f001 f936 	bl	8017b42 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80168d6:	687b      	ldr	r3, [r7, #4]
 80168d8:	2201      	movs	r2, #1
 80168da:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80168de:	687b      	ldr	r3, [r7, #4]
 80168e0:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 80168e4:	461a      	mov	r2, r3
 80168e6:	687b      	ldr	r3, [r7, #4]
 80168e8:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80168ec:	687b      	ldr	r3, [r7, #4]
 80168ee:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80168f2:	f003 031f 	and.w	r3, r3, #31
 80168f6:	2b02      	cmp	r3, #2
 80168f8:	d01a      	beq.n	8016930 <USBD_LL_SetupStage+0x72>
 80168fa:	2b02      	cmp	r3, #2
 80168fc:	d822      	bhi.n	8016944 <USBD_LL_SetupStage+0x86>
 80168fe:	2b00      	cmp	r3, #0
 8016900:	d002      	beq.n	8016908 <USBD_LL_SetupStage+0x4a>
 8016902:	2b01      	cmp	r3, #1
 8016904:	d00a      	beq.n	801691c <USBD_LL_SetupStage+0x5e>
 8016906:	e01d      	b.n	8016944 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8016908:	687b      	ldr	r3, [r7, #4]
 801690a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 801690e:	4619      	mov	r1, r3
 8016910:	6878      	ldr	r0, [r7, #4]
 8016912:	f000 fb63 	bl	8016fdc <USBD_StdDevReq>
 8016916:	4603      	mov	r3, r0
 8016918:	73fb      	strb	r3, [r7, #15]
      break;
 801691a:	e020      	b.n	801695e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 801691c:	687b      	ldr	r3, [r7, #4]
 801691e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8016922:	4619      	mov	r1, r3
 8016924:	6878      	ldr	r0, [r7, #4]
 8016926:	f000 fbcb 	bl	80170c0 <USBD_StdItfReq>
 801692a:	4603      	mov	r3, r0
 801692c:	73fb      	strb	r3, [r7, #15]
      break;
 801692e:	e016      	b.n	801695e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8016930:	687b      	ldr	r3, [r7, #4]
 8016932:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8016936:	4619      	mov	r1, r3
 8016938:	6878      	ldr	r0, [r7, #4]
 801693a:	f000 fc2d 	bl	8017198 <USBD_StdEPReq>
 801693e:	4603      	mov	r3, r0
 8016940:	73fb      	strb	r3, [r7, #15]
      break;
 8016942:	e00c      	b.n	801695e <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8016944:	687b      	ldr	r3, [r7, #4]
 8016946:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 801694a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 801694e:	b2db      	uxtb	r3, r3
 8016950:	4619      	mov	r1, r3
 8016952:	6878      	ldr	r0, [r7, #4]
 8016954:	f001 fe5a 	bl	801860c <USBD_LL_StallEP>
 8016958:	4603      	mov	r3, r0
 801695a:	73fb      	strb	r3, [r7, #15]
      break;
 801695c:	bf00      	nop
  }

  return ret;
 801695e:	7bfb      	ldrb	r3, [r7, #15]
}
 8016960:	4618      	mov	r0, r3
 8016962:	3710      	adds	r7, #16
 8016964:	46bd      	mov	sp, r7
 8016966:	bd80      	pop	{r7, pc}

08016968 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8016968:	b580      	push	{r7, lr}
 801696a:	b086      	sub	sp, #24
 801696c:	af00      	add	r7, sp, #0
 801696e:	60f8      	str	r0, [r7, #12]
 8016970:	460b      	mov	r3, r1
 8016972:	607a      	str	r2, [r7, #4]
 8016974:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8016976:	2300      	movs	r3, #0
 8016978:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 801697a:	7afb      	ldrb	r3, [r7, #11]
 801697c:	2b00      	cmp	r3, #0
 801697e:	d16e      	bne.n	8016a5e <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8016980:	68fb      	ldr	r3, [r7, #12]
 8016982:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8016986:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8016988:	68fb      	ldr	r3, [r7, #12]
 801698a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 801698e:	2b03      	cmp	r3, #3
 8016990:	f040 8098 	bne.w	8016ac4 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8016994:	693b      	ldr	r3, [r7, #16]
 8016996:	689a      	ldr	r2, [r3, #8]
 8016998:	693b      	ldr	r3, [r7, #16]
 801699a:	68db      	ldr	r3, [r3, #12]
 801699c:	429a      	cmp	r2, r3
 801699e:	d913      	bls.n	80169c8 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 80169a0:	693b      	ldr	r3, [r7, #16]
 80169a2:	689a      	ldr	r2, [r3, #8]
 80169a4:	693b      	ldr	r3, [r7, #16]
 80169a6:	68db      	ldr	r3, [r3, #12]
 80169a8:	1ad2      	subs	r2, r2, r3
 80169aa:	693b      	ldr	r3, [r7, #16]
 80169ac:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 80169ae:	693b      	ldr	r3, [r7, #16]
 80169b0:	68da      	ldr	r2, [r3, #12]
 80169b2:	693b      	ldr	r3, [r7, #16]
 80169b4:	689b      	ldr	r3, [r3, #8]
 80169b6:	4293      	cmp	r3, r2
 80169b8:	bf28      	it	cs
 80169ba:	4613      	movcs	r3, r2
 80169bc:	461a      	mov	r2, r3
 80169be:	6879      	ldr	r1, [r7, #4]
 80169c0:	68f8      	ldr	r0, [r7, #12]
 80169c2:	f001 f9be 	bl	8017d42 <USBD_CtlContinueRx>
 80169c6:	e07d      	b.n	8016ac4 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 80169c8:	68fb      	ldr	r3, [r7, #12]
 80169ca:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80169ce:	f003 031f 	and.w	r3, r3, #31
 80169d2:	2b02      	cmp	r3, #2
 80169d4:	d014      	beq.n	8016a00 <USBD_LL_DataOutStage+0x98>
 80169d6:	2b02      	cmp	r3, #2
 80169d8:	d81d      	bhi.n	8016a16 <USBD_LL_DataOutStage+0xae>
 80169da:	2b00      	cmp	r3, #0
 80169dc:	d002      	beq.n	80169e4 <USBD_LL_DataOutStage+0x7c>
 80169de:	2b01      	cmp	r3, #1
 80169e0:	d003      	beq.n	80169ea <USBD_LL_DataOutStage+0x82>
 80169e2:	e018      	b.n	8016a16 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 80169e4:	2300      	movs	r3, #0
 80169e6:	75bb      	strb	r3, [r7, #22]
            break;
 80169e8:	e018      	b.n	8016a1c <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 80169ea:	68fb      	ldr	r3, [r7, #12]
 80169ec:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80169f0:	b2db      	uxtb	r3, r3
 80169f2:	4619      	mov	r1, r3
 80169f4:	68f8      	ldr	r0, [r7, #12]
 80169f6:	f000 fa64 	bl	8016ec2 <USBD_CoreFindIF>
 80169fa:	4603      	mov	r3, r0
 80169fc:	75bb      	strb	r3, [r7, #22]
            break;
 80169fe:	e00d      	b.n	8016a1c <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8016a00:	68fb      	ldr	r3, [r7, #12]
 8016a02:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8016a06:	b2db      	uxtb	r3, r3
 8016a08:	4619      	mov	r1, r3
 8016a0a:	68f8      	ldr	r0, [r7, #12]
 8016a0c:	f000 fa66 	bl	8016edc <USBD_CoreFindEP>
 8016a10:	4603      	mov	r3, r0
 8016a12:	75bb      	strb	r3, [r7, #22]
            break;
 8016a14:	e002      	b.n	8016a1c <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8016a16:	2300      	movs	r3, #0
 8016a18:	75bb      	strb	r3, [r7, #22]
            break;
 8016a1a:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8016a1c:	7dbb      	ldrb	r3, [r7, #22]
 8016a1e:	2b00      	cmp	r3, #0
 8016a20:	d119      	bne.n	8016a56 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016a22:	68fb      	ldr	r3, [r7, #12]
 8016a24:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016a28:	b2db      	uxtb	r3, r3
 8016a2a:	2b03      	cmp	r3, #3
 8016a2c:	d113      	bne.n	8016a56 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8016a2e:	7dba      	ldrb	r2, [r7, #22]
 8016a30:	68fb      	ldr	r3, [r7, #12]
 8016a32:	32ae      	adds	r2, #174	@ 0xae
 8016a34:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016a38:	691b      	ldr	r3, [r3, #16]
 8016a3a:	2b00      	cmp	r3, #0
 8016a3c:	d00b      	beq.n	8016a56 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8016a3e:	7dba      	ldrb	r2, [r7, #22]
 8016a40:	68fb      	ldr	r3, [r7, #12]
 8016a42:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8016a46:	7dba      	ldrb	r2, [r7, #22]
 8016a48:	68fb      	ldr	r3, [r7, #12]
 8016a4a:	32ae      	adds	r2, #174	@ 0xae
 8016a4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016a50:	691b      	ldr	r3, [r3, #16]
 8016a52:	68f8      	ldr	r0, [r7, #12]
 8016a54:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8016a56:	68f8      	ldr	r0, [r7, #12]
 8016a58:	f001 f984 	bl	8017d64 <USBD_CtlSendStatus>
 8016a5c:	e032      	b.n	8016ac4 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8016a5e:	7afb      	ldrb	r3, [r7, #11]
 8016a60:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8016a64:	b2db      	uxtb	r3, r3
 8016a66:	4619      	mov	r1, r3
 8016a68:	68f8      	ldr	r0, [r7, #12]
 8016a6a:	f000 fa37 	bl	8016edc <USBD_CoreFindEP>
 8016a6e:	4603      	mov	r3, r0
 8016a70:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8016a72:	7dbb      	ldrb	r3, [r7, #22]
 8016a74:	2bff      	cmp	r3, #255	@ 0xff
 8016a76:	d025      	beq.n	8016ac4 <USBD_LL_DataOutStage+0x15c>
 8016a78:	7dbb      	ldrb	r3, [r7, #22]
 8016a7a:	2b00      	cmp	r3, #0
 8016a7c:	d122      	bne.n	8016ac4 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016a7e:	68fb      	ldr	r3, [r7, #12]
 8016a80:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016a84:	b2db      	uxtb	r3, r3
 8016a86:	2b03      	cmp	r3, #3
 8016a88:	d117      	bne.n	8016aba <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8016a8a:	7dba      	ldrb	r2, [r7, #22]
 8016a8c:	68fb      	ldr	r3, [r7, #12]
 8016a8e:	32ae      	adds	r2, #174	@ 0xae
 8016a90:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016a94:	699b      	ldr	r3, [r3, #24]
 8016a96:	2b00      	cmp	r3, #0
 8016a98:	d00f      	beq.n	8016aba <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8016a9a:	7dba      	ldrb	r2, [r7, #22]
 8016a9c:	68fb      	ldr	r3, [r7, #12]
 8016a9e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8016aa2:	7dba      	ldrb	r2, [r7, #22]
 8016aa4:	68fb      	ldr	r3, [r7, #12]
 8016aa6:	32ae      	adds	r2, #174	@ 0xae
 8016aa8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016aac:	699b      	ldr	r3, [r3, #24]
 8016aae:	7afa      	ldrb	r2, [r7, #11]
 8016ab0:	4611      	mov	r1, r2
 8016ab2:	68f8      	ldr	r0, [r7, #12]
 8016ab4:	4798      	blx	r3
 8016ab6:	4603      	mov	r3, r0
 8016ab8:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8016aba:	7dfb      	ldrb	r3, [r7, #23]
 8016abc:	2b00      	cmp	r3, #0
 8016abe:	d001      	beq.n	8016ac4 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8016ac0:	7dfb      	ldrb	r3, [r7, #23]
 8016ac2:	e000      	b.n	8016ac6 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8016ac4:	2300      	movs	r3, #0
}
 8016ac6:	4618      	mov	r0, r3
 8016ac8:	3718      	adds	r7, #24
 8016aca:	46bd      	mov	sp, r7
 8016acc:	bd80      	pop	{r7, pc}

08016ace <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8016ace:	b580      	push	{r7, lr}
 8016ad0:	b086      	sub	sp, #24
 8016ad2:	af00      	add	r7, sp, #0
 8016ad4:	60f8      	str	r0, [r7, #12]
 8016ad6:	460b      	mov	r3, r1
 8016ad8:	607a      	str	r2, [r7, #4]
 8016ada:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8016adc:	7afb      	ldrb	r3, [r7, #11]
 8016ade:	2b00      	cmp	r3, #0
 8016ae0:	d16f      	bne.n	8016bc2 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8016ae2:	68fb      	ldr	r3, [r7, #12]
 8016ae4:	3314      	adds	r3, #20
 8016ae6:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8016ae8:	68fb      	ldr	r3, [r7, #12]
 8016aea:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8016aee:	2b02      	cmp	r3, #2
 8016af0:	d15a      	bne.n	8016ba8 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8016af2:	693b      	ldr	r3, [r7, #16]
 8016af4:	689a      	ldr	r2, [r3, #8]
 8016af6:	693b      	ldr	r3, [r7, #16]
 8016af8:	68db      	ldr	r3, [r3, #12]
 8016afa:	429a      	cmp	r2, r3
 8016afc:	d914      	bls.n	8016b28 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8016afe:	693b      	ldr	r3, [r7, #16]
 8016b00:	689a      	ldr	r2, [r3, #8]
 8016b02:	693b      	ldr	r3, [r7, #16]
 8016b04:	68db      	ldr	r3, [r3, #12]
 8016b06:	1ad2      	subs	r2, r2, r3
 8016b08:	693b      	ldr	r3, [r7, #16]
 8016b0a:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8016b0c:	693b      	ldr	r3, [r7, #16]
 8016b0e:	689b      	ldr	r3, [r3, #8]
 8016b10:	461a      	mov	r2, r3
 8016b12:	6879      	ldr	r1, [r7, #4]
 8016b14:	68f8      	ldr	r0, [r7, #12]
 8016b16:	f001 f8e6 	bl	8017ce6 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8016b1a:	2300      	movs	r3, #0
 8016b1c:	2200      	movs	r2, #0
 8016b1e:	2100      	movs	r1, #0
 8016b20:	68f8      	ldr	r0, [r7, #12]
 8016b22:	f001 fe1d 	bl	8018760 <USBD_LL_PrepareReceive>
 8016b26:	e03f      	b.n	8016ba8 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8016b28:	693b      	ldr	r3, [r7, #16]
 8016b2a:	68da      	ldr	r2, [r3, #12]
 8016b2c:	693b      	ldr	r3, [r7, #16]
 8016b2e:	689b      	ldr	r3, [r3, #8]
 8016b30:	429a      	cmp	r2, r3
 8016b32:	d11c      	bne.n	8016b6e <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8016b34:	693b      	ldr	r3, [r7, #16]
 8016b36:	685a      	ldr	r2, [r3, #4]
 8016b38:	693b      	ldr	r3, [r7, #16]
 8016b3a:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8016b3c:	429a      	cmp	r2, r3
 8016b3e:	d316      	bcc.n	8016b6e <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8016b40:	693b      	ldr	r3, [r7, #16]
 8016b42:	685a      	ldr	r2, [r3, #4]
 8016b44:	68fb      	ldr	r3, [r7, #12]
 8016b46:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8016b4a:	429a      	cmp	r2, r3
 8016b4c:	d20f      	bcs.n	8016b6e <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8016b4e:	2200      	movs	r2, #0
 8016b50:	2100      	movs	r1, #0
 8016b52:	68f8      	ldr	r0, [r7, #12]
 8016b54:	f001 f8c7 	bl	8017ce6 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8016b58:	68fb      	ldr	r3, [r7, #12]
 8016b5a:	2200      	movs	r2, #0
 8016b5c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8016b60:	2300      	movs	r3, #0
 8016b62:	2200      	movs	r2, #0
 8016b64:	2100      	movs	r1, #0
 8016b66:	68f8      	ldr	r0, [r7, #12]
 8016b68:	f001 fdfa 	bl	8018760 <USBD_LL_PrepareReceive>
 8016b6c:	e01c      	b.n	8016ba8 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016b6e:	68fb      	ldr	r3, [r7, #12]
 8016b70:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016b74:	b2db      	uxtb	r3, r3
 8016b76:	2b03      	cmp	r3, #3
 8016b78:	d10f      	bne.n	8016b9a <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8016b7a:	68fb      	ldr	r3, [r7, #12]
 8016b7c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016b80:	68db      	ldr	r3, [r3, #12]
 8016b82:	2b00      	cmp	r3, #0
 8016b84:	d009      	beq.n	8016b9a <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8016b86:	68fb      	ldr	r3, [r7, #12]
 8016b88:	2200      	movs	r2, #0
 8016b8a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8016b8e:	68fb      	ldr	r3, [r7, #12]
 8016b90:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016b94:	68db      	ldr	r3, [r3, #12]
 8016b96:	68f8      	ldr	r0, [r7, #12]
 8016b98:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8016b9a:	2180      	movs	r1, #128	@ 0x80
 8016b9c:	68f8      	ldr	r0, [r7, #12]
 8016b9e:	f001 fd35 	bl	801860c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8016ba2:	68f8      	ldr	r0, [r7, #12]
 8016ba4:	f001 f8f1 	bl	8017d8a <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8016ba8:	68fb      	ldr	r3, [r7, #12]
 8016baa:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8016bae:	2b00      	cmp	r3, #0
 8016bb0:	d03a      	beq.n	8016c28 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8016bb2:	68f8      	ldr	r0, [r7, #12]
 8016bb4:	f7ff fe42 	bl	801683c <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8016bb8:	68fb      	ldr	r3, [r7, #12]
 8016bba:	2200      	movs	r2, #0
 8016bbc:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8016bc0:	e032      	b.n	8016c28 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8016bc2:	7afb      	ldrb	r3, [r7, #11]
 8016bc4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8016bc8:	b2db      	uxtb	r3, r3
 8016bca:	4619      	mov	r1, r3
 8016bcc:	68f8      	ldr	r0, [r7, #12]
 8016bce:	f000 f985 	bl	8016edc <USBD_CoreFindEP>
 8016bd2:	4603      	mov	r3, r0
 8016bd4:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8016bd6:	7dfb      	ldrb	r3, [r7, #23]
 8016bd8:	2bff      	cmp	r3, #255	@ 0xff
 8016bda:	d025      	beq.n	8016c28 <USBD_LL_DataInStage+0x15a>
 8016bdc:	7dfb      	ldrb	r3, [r7, #23]
 8016bde:	2b00      	cmp	r3, #0
 8016be0:	d122      	bne.n	8016c28 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016be2:	68fb      	ldr	r3, [r7, #12]
 8016be4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016be8:	b2db      	uxtb	r3, r3
 8016bea:	2b03      	cmp	r3, #3
 8016bec:	d11c      	bne.n	8016c28 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8016bee:	7dfa      	ldrb	r2, [r7, #23]
 8016bf0:	68fb      	ldr	r3, [r7, #12]
 8016bf2:	32ae      	adds	r2, #174	@ 0xae
 8016bf4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016bf8:	695b      	ldr	r3, [r3, #20]
 8016bfa:	2b00      	cmp	r3, #0
 8016bfc:	d014      	beq.n	8016c28 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8016bfe:	7dfa      	ldrb	r2, [r7, #23]
 8016c00:	68fb      	ldr	r3, [r7, #12]
 8016c02:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8016c06:	7dfa      	ldrb	r2, [r7, #23]
 8016c08:	68fb      	ldr	r3, [r7, #12]
 8016c0a:	32ae      	adds	r2, #174	@ 0xae
 8016c0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016c10:	695b      	ldr	r3, [r3, #20]
 8016c12:	7afa      	ldrb	r2, [r7, #11]
 8016c14:	4611      	mov	r1, r2
 8016c16:	68f8      	ldr	r0, [r7, #12]
 8016c18:	4798      	blx	r3
 8016c1a:	4603      	mov	r3, r0
 8016c1c:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8016c1e:	7dbb      	ldrb	r3, [r7, #22]
 8016c20:	2b00      	cmp	r3, #0
 8016c22:	d001      	beq.n	8016c28 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8016c24:	7dbb      	ldrb	r3, [r7, #22]
 8016c26:	e000      	b.n	8016c2a <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8016c28:	2300      	movs	r3, #0
}
 8016c2a:	4618      	mov	r0, r3
 8016c2c:	3718      	adds	r7, #24
 8016c2e:	46bd      	mov	sp, r7
 8016c30:	bd80      	pop	{r7, pc}

08016c32 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8016c32:	b580      	push	{r7, lr}
 8016c34:	b084      	sub	sp, #16
 8016c36:	af00      	add	r7, sp, #0
 8016c38:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8016c3a:	2300      	movs	r3, #0
 8016c3c:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8016c3e:	687b      	ldr	r3, [r7, #4]
 8016c40:	2201      	movs	r2, #1
 8016c42:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8016c46:	687b      	ldr	r3, [r7, #4]
 8016c48:	2200      	movs	r2, #0
 8016c4a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8016c4e:	687b      	ldr	r3, [r7, #4]
 8016c50:	2200      	movs	r2, #0
 8016c52:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8016c54:	687b      	ldr	r3, [r7, #4]
 8016c56:	2200      	movs	r2, #0
 8016c58:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8016c5c:	687b      	ldr	r3, [r7, #4]
 8016c5e:	2200      	movs	r2, #0
 8016c60:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8016c64:	687b      	ldr	r3, [r7, #4]
 8016c66:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016c6a:	2b00      	cmp	r3, #0
 8016c6c:	d014      	beq.n	8016c98 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8016c6e:	687b      	ldr	r3, [r7, #4]
 8016c70:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016c74:	685b      	ldr	r3, [r3, #4]
 8016c76:	2b00      	cmp	r3, #0
 8016c78:	d00e      	beq.n	8016c98 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8016c7a:	687b      	ldr	r3, [r7, #4]
 8016c7c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016c80:	685b      	ldr	r3, [r3, #4]
 8016c82:	687a      	ldr	r2, [r7, #4]
 8016c84:	6852      	ldr	r2, [r2, #4]
 8016c86:	b2d2      	uxtb	r2, r2
 8016c88:	4611      	mov	r1, r2
 8016c8a:	6878      	ldr	r0, [r7, #4]
 8016c8c:	4798      	blx	r3
 8016c8e:	4603      	mov	r3, r0
 8016c90:	2b00      	cmp	r3, #0
 8016c92:	d001      	beq.n	8016c98 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8016c94:	2303      	movs	r3, #3
 8016c96:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8016c98:	2340      	movs	r3, #64	@ 0x40
 8016c9a:	2200      	movs	r2, #0
 8016c9c:	2100      	movs	r1, #0
 8016c9e:	6878      	ldr	r0, [r7, #4]
 8016ca0:	f001 fc6f 	bl	8018582 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8016ca4:	687b      	ldr	r3, [r7, #4]
 8016ca6:	2201      	movs	r2, #1
 8016ca8:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8016cac:	687b      	ldr	r3, [r7, #4]
 8016cae:	2240      	movs	r2, #64	@ 0x40
 8016cb0:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8016cb4:	2340      	movs	r3, #64	@ 0x40
 8016cb6:	2200      	movs	r2, #0
 8016cb8:	2180      	movs	r1, #128	@ 0x80
 8016cba:	6878      	ldr	r0, [r7, #4]
 8016cbc:	f001 fc61 	bl	8018582 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8016cc0:	687b      	ldr	r3, [r7, #4]
 8016cc2:	2201      	movs	r2, #1
 8016cc4:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8016cc6:	687b      	ldr	r3, [r7, #4]
 8016cc8:	2240      	movs	r2, #64	@ 0x40
 8016cca:	621a      	str	r2, [r3, #32]

  return ret;
 8016ccc:	7bfb      	ldrb	r3, [r7, #15]
}
 8016cce:	4618      	mov	r0, r3
 8016cd0:	3710      	adds	r7, #16
 8016cd2:	46bd      	mov	sp, r7
 8016cd4:	bd80      	pop	{r7, pc}

08016cd6 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8016cd6:	b480      	push	{r7}
 8016cd8:	b083      	sub	sp, #12
 8016cda:	af00      	add	r7, sp, #0
 8016cdc:	6078      	str	r0, [r7, #4]
 8016cde:	460b      	mov	r3, r1
 8016ce0:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8016ce2:	687b      	ldr	r3, [r7, #4]
 8016ce4:	78fa      	ldrb	r2, [r7, #3]
 8016ce6:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8016ce8:	2300      	movs	r3, #0
}
 8016cea:	4618      	mov	r0, r3
 8016cec:	370c      	adds	r7, #12
 8016cee:	46bd      	mov	sp, r7
 8016cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016cf4:	4770      	bx	lr

08016cf6 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8016cf6:	b480      	push	{r7}
 8016cf8:	b083      	sub	sp, #12
 8016cfa:	af00      	add	r7, sp, #0
 8016cfc:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8016cfe:	687b      	ldr	r3, [r7, #4]
 8016d00:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016d04:	b2db      	uxtb	r3, r3
 8016d06:	2b04      	cmp	r3, #4
 8016d08:	d006      	beq.n	8016d18 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8016d0a:	687b      	ldr	r3, [r7, #4]
 8016d0c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016d10:	b2da      	uxtb	r2, r3
 8016d12:	687b      	ldr	r3, [r7, #4]
 8016d14:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8016d18:	687b      	ldr	r3, [r7, #4]
 8016d1a:	2204      	movs	r2, #4
 8016d1c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8016d20:	2300      	movs	r3, #0
}
 8016d22:	4618      	mov	r0, r3
 8016d24:	370c      	adds	r7, #12
 8016d26:	46bd      	mov	sp, r7
 8016d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016d2c:	4770      	bx	lr

08016d2e <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8016d2e:	b480      	push	{r7}
 8016d30:	b083      	sub	sp, #12
 8016d32:	af00      	add	r7, sp, #0
 8016d34:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8016d36:	687b      	ldr	r3, [r7, #4]
 8016d38:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016d3c:	b2db      	uxtb	r3, r3
 8016d3e:	2b04      	cmp	r3, #4
 8016d40:	d106      	bne.n	8016d50 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8016d42:	687b      	ldr	r3, [r7, #4]
 8016d44:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8016d48:	b2da      	uxtb	r2, r3
 8016d4a:	687b      	ldr	r3, [r7, #4]
 8016d4c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8016d50:	2300      	movs	r3, #0
}
 8016d52:	4618      	mov	r0, r3
 8016d54:	370c      	adds	r7, #12
 8016d56:	46bd      	mov	sp, r7
 8016d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016d5c:	4770      	bx	lr

08016d5e <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8016d5e:	b580      	push	{r7, lr}
 8016d60:	b082      	sub	sp, #8
 8016d62:	af00      	add	r7, sp, #0
 8016d64:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016d66:	687b      	ldr	r3, [r7, #4]
 8016d68:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016d6c:	b2db      	uxtb	r3, r3
 8016d6e:	2b03      	cmp	r3, #3
 8016d70:	d110      	bne.n	8016d94 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8016d72:	687b      	ldr	r3, [r7, #4]
 8016d74:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016d78:	2b00      	cmp	r3, #0
 8016d7a:	d00b      	beq.n	8016d94 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8016d7c:	687b      	ldr	r3, [r7, #4]
 8016d7e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016d82:	69db      	ldr	r3, [r3, #28]
 8016d84:	2b00      	cmp	r3, #0
 8016d86:	d005      	beq.n	8016d94 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8016d88:	687b      	ldr	r3, [r7, #4]
 8016d8a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016d8e:	69db      	ldr	r3, [r3, #28]
 8016d90:	6878      	ldr	r0, [r7, #4]
 8016d92:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8016d94:	2300      	movs	r3, #0
}
 8016d96:	4618      	mov	r0, r3
 8016d98:	3708      	adds	r7, #8
 8016d9a:	46bd      	mov	sp, r7
 8016d9c:	bd80      	pop	{r7, pc}

08016d9e <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8016d9e:	b580      	push	{r7, lr}
 8016da0:	b082      	sub	sp, #8
 8016da2:	af00      	add	r7, sp, #0
 8016da4:	6078      	str	r0, [r7, #4]
 8016da6:	460b      	mov	r3, r1
 8016da8:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8016daa:	687b      	ldr	r3, [r7, #4]
 8016dac:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016db0:	687b      	ldr	r3, [r7, #4]
 8016db2:	32ae      	adds	r2, #174	@ 0xae
 8016db4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016db8:	2b00      	cmp	r3, #0
 8016dba:	d101      	bne.n	8016dc0 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8016dbc:	2303      	movs	r3, #3
 8016dbe:	e01c      	b.n	8016dfa <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016dc0:	687b      	ldr	r3, [r7, #4]
 8016dc2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016dc6:	b2db      	uxtb	r3, r3
 8016dc8:	2b03      	cmp	r3, #3
 8016dca:	d115      	bne.n	8016df8 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8016dcc:	687b      	ldr	r3, [r7, #4]
 8016dce:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016dd2:	687b      	ldr	r3, [r7, #4]
 8016dd4:	32ae      	adds	r2, #174	@ 0xae
 8016dd6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016dda:	6a1b      	ldr	r3, [r3, #32]
 8016ddc:	2b00      	cmp	r3, #0
 8016dde:	d00b      	beq.n	8016df8 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8016de0:	687b      	ldr	r3, [r7, #4]
 8016de2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016de6:	687b      	ldr	r3, [r7, #4]
 8016de8:	32ae      	adds	r2, #174	@ 0xae
 8016dea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016dee:	6a1b      	ldr	r3, [r3, #32]
 8016df0:	78fa      	ldrb	r2, [r7, #3]
 8016df2:	4611      	mov	r1, r2
 8016df4:	6878      	ldr	r0, [r7, #4]
 8016df6:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8016df8:	2300      	movs	r3, #0
}
 8016dfa:	4618      	mov	r0, r3
 8016dfc:	3708      	adds	r7, #8
 8016dfe:	46bd      	mov	sp, r7
 8016e00:	bd80      	pop	{r7, pc}

08016e02 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8016e02:	b580      	push	{r7, lr}
 8016e04:	b082      	sub	sp, #8
 8016e06:	af00      	add	r7, sp, #0
 8016e08:	6078      	str	r0, [r7, #4]
 8016e0a:	460b      	mov	r3, r1
 8016e0c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8016e0e:	687b      	ldr	r3, [r7, #4]
 8016e10:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016e14:	687b      	ldr	r3, [r7, #4]
 8016e16:	32ae      	adds	r2, #174	@ 0xae
 8016e18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016e1c:	2b00      	cmp	r3, #0
 8016e1e:	d101      	bne.n	8016e24 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8016e20:	2303      	movs	r3, #3
 8016e22:	e01c      	b.n	8016e5e <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016e24:	687b      	ldr	r3, [r7, #4]
 8016e26:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016e2a:	b2db      	uxtb	r3, r3
 8016e2c:	2b03      	cmp	r3, #3
 8016e2e:	d115      	bne.n	8016e5c <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8016e30:	687b      	ldr	r3, [r7, #4]
 8016e32:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016e36:	687b      	ldr	r3, [r7, #4]
 8016e38:	32ae      	adds	r2, #174	@ 0xae
 8016e3a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016e3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016e40:	2b00      	cmp	r3, #0
 8016e42:	d00b      	beq.n	8016e5c <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8016e44:	687b      	ldr	r3, [r7, #4]
 8016e46:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016e4a:	687b      	ldr	r3, [r7, #4]
 8016e4c:	32ae      	adds	r2, #174	@ 0xae
 8016e4e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016e52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016e54:	78fa      	ldrb	r2, [r7, #3]
 8016e56:	4611      	mov	r1, r2
 8016e58:	6878      	ldr	r0, [r7, #4]
 8016e5a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8016e5c:	2300      	movs	r3, #0
}
 8016e5e:	4618      	mov	r0, r3
 8016e60:	3708      	adds	r7, #8
 8016e62:	46bd      	mov	sp, r7
 8016e64:	bd80      	pop	{r7, pc}

08016e66 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8016e66:	b480      	push	{r7}
 8016e68:	b083      	sub	sp, #12
 8016e6a:	af00      	add	r7, sp, #0
 8016e6c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8016e6e:	2300      	movs	r3, #0
}
 8016e70:	4618      	mov	r0, r3
 8016e72:	370c      	adds	r7, #12
 8016e74:	46bd      	mov	sp, r7
 8016e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016e7a:	4770      	bx	lr

08016e7c <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8016e7c:	b580      	push	{r7, lr}
 8016e7e:	b084      	sub	sp, #16
 8016e80:	af00      	add	r7, sp, #0
 8016e82:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8016e84:	2300      	movs	r3, #0
 8016e86:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8016e88:	687b      	ldr	r3, [r7, #4]
 8016e8a:	2201      	movs	r2, #1
 8016e8c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8016e90:	687b      	ldr	r3, [r7, #4]
 8016e92:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016e96:	2b00      	cmp	r3, #0
 8016e98:	d00e      	beq.n	8016eb8 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8016e9a:	687b      	ldr	r3, [r7, #4]
 8016e9c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016ea0:	685b      	ldr	r3, [r3, #4]
 8016ea2:	687a      	ldr	r2, [r7, #4]
 8016ea4:	6852      	ldr	r2, [r2, #4]
 8016ea6:	b2d2      	uxtb	r2, r2
 8016ea8:	4611      	mov	r1, r2
 8016eaa:	6878      	ldr	r0, [r7, #4]
 8016eac:	4798      	blx	r3
 8016eae:	4603      	mov	r3, r0
 8016eb0:	2b00      	cmp	r3, #0
 8016eb2:	d001      	beq.n	8016eb8 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8016eb4:	2303      	movs	r3, #3
 8016eb6:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8016eb8:	7bfb      	ldrb	r3, [r7, #15]
}
 8016eba:	4618      	mov	r0, r3
 8016ebc:	3710      	adds	r7, #16
 8016ebe:	46bd      	mov	sp, r7
 8016ec0:	bd80      	pop	{r7, pc}

08016ec2 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8016ec2:	b480      	push	{r7}
 8016ec4:	b083      	sub	sp, #12
 8016ec6:	af00      	add	r7, sp, #0
 8016ec8:	6078      	str	r0, [r7, #4]
 8016eca:	460b      	mov	r3, r1
 8016ecc:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8016ece:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8016ed0:	4618      	mov	r0, r3
 8016ed2:	370c      	adds	r7, #12
 8016ed4:	46bd      	mov	sp, r7
 8016ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016eda:	4770      	bx	lr

08016edc <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8016edc:	b480      	push	{r7}
 8016ede:	b083      	sub	sp, #12
 8016ee0:	af00      	add	r7, sp, #0
 8016ee2:	6078      	str	r0, [r7, #4]
 8016ee4:	460b      	mov	r3, r1
 8016ee6:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8016ee8:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8016eea:	4618      	mov	r0, r3
 8016eec:	370c      	adds	r7, #12
 8016eee:	46bd      	mov	sp, r7
 8016ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016ef4:	4770      	bx	lr

08016ef6 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8016ef6:	b580      	push	{r7, lr}
 8016ef8:	b086      	sub	sp, #24
 8016efa:	af00      	add	r7, sp, #0
 8016efc:	6078      	str	r0, [r7, #4]
 8016efe:	460b      	mov	r3, r1
 8016f00:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8016f02:	687b      	ldr	r3, [r7, #4]
 8016f04:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8016f06:	687b      	ldr	r3, [r7, #4]
 8016f08:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8016f0a:	2300      	movs	r3, #0
 8016f0c:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8016f0e:	68fb      	ldr	r3, [r7, #12]
 8016f10:	885b      	ldrh	r3, [r3, #2]
 8016f12:	b29b      	uxth	r3, r3
 8016f14:	68fa      	ldr	r2, [r7, #12]
 8016f16:	7812      	ldrb	r2, [r2, #0]
 8016f18:	4293      	cmp	r3, r2
 8016f1a:	d91f      	bls.n	8016f5c <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8016f1c:	68fb      	ldr	r3, [r7, #12]
 8016f1e:	781b      	ldrb	r3, [r3, #0]
 8016f20:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8016f22:	e013      	b.n	8016f4c <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8016f24:	f107 030a 	add.w	r3, r7, #10
 8016f28:	4619      	mov	r1, r3
 8016f2a:	6978      	ldr	r0, [r7, #20]
 8016f2c:	f000 f81b 	bl	8016f66 <USBD_GetNextDesc>
 8016f30:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8016f32:	697b      	ldr	r3, [r7, #20]
 8016f34:	785b      	ldrb	r3, [r3, #1]
 8016f36:	2b05      	cmp	r3, #5
 8016f38:	d108      	bne.n	8016f4c <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8016f3a:	697b      	ldr	r3, [r7, #20]
 8016f3c:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8016f3e:	693b      	ldr	r3, [r7, #16]
 8016f40:	789b      	ldrb	r3, [r3, #2]
 8016f42:	78fa      	ldrb	r2, [r7, #3]
 8016f44:	429a      	cmp	r2, r3
 8016f46:	d008      	beq.n	8016f5a <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8016f48:	2300      	movs	r3, #0
 8016f4a:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8016f4c:	68fb      	ldr	r3, [r7, #12]
 8016f4e:	885b      	ldrh	r3, [r3, #2]
 8016f50:	b29a      	uxth	r2, r3
 8016f52:	897b      	ldrh	r3, [r7, #10]
 8016f54:	429a      	cmp	r2, r3
 8016f56:	d8e5      	bhi.n	8016f24 <USBD_GetEpDesc+0x2e>
 8016f58:	e000      	b.n	8016f5c <USBD_GetEpDesc+0x66>
          break;
 8016f5a:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8016f5c:	693b      	ldr	r3, [r7, #16]
}
 8016f5e:	4618      	mov	r0, r3
 8016f60:	3718      	adds	r7, #24
 8016f62:	46bd      	mov	sp, r7
 8016f64:	bd80      	pop	{r7, pc}

08016f66 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8016f66:	b480      	push	{r7}
 8016f68:	b085      	sub	sp, #20
 8016f6a:	af00      	add	r7, sp, #0
 8016f6c:	6078      	str	r0, [r7, #4]
 8016f6e:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8016f70:	687b      	ldr	r3, [r7, #4]
 8016f72:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8016f74:	683b      	ldr	r3, [r7, #0]
 8016f76:	881b      	ldrh	r3, [r3, #0]
 8016f78:	68fa      	ldr	r2, [r7, #12]
 8016f7a:	7812      	ldrb	r2, [r2, #0]
 8016f7c:	4413      	add	r3, r2
 8016f7e:	b29a      	uxth	r2, r3
 8016f80:	683b      	ldr	r3, [r7, #0]
 8016f82:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8016f84:	68fb      	ldr	r3, [r7, #12]
 8016f86:	781b      	ldrb	r3, [r3, #0]
 8016f88:	461a      	mov	r2, r3
 8016f8a:	687b      	ldr	r3, [r7, #4]
 8016f8c:	4413      	add	r3, r2
 8016f8e:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8016f90:	68fb      	ldr	r3, [r7, #12]
}
 8016f92:	4618      	mov	r0, r3
 8016f94:	3714      	adds	r7, #20
 8016f96:	46bd      	mov	sp, r7
 8016f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016f9c:	4770      	bx	lr

08016f9e <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8016f9e:	b480      	push	{r7}
 8016fa0:	b087      	sub	sp, #28
 8016fa2:	af00      	add	r7, sp, #0
 8016fa4:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8016fa6:	687b      	ldr	r3, [r7, #4]
 8016fa8:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8016faa:	697b      	ldr	r3, [r7, #20]
 8016fac:	781b      	ldrb	r3, [r3, #0]
 8016fae:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8016fb0:	697b      	ldr	r3, [r7, #20]
 8016fb2:	3301      	adds	r3, #1
 8016fb4:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8016fb6:	697b      	ldr	r3, [r7, #20]
 8016fb8:	781b      	ldrb	r3, [r3, #0]
 8016fba:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8016fbc:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8016fc0:	021b      	lsls	r3, r3, #8
 8016fc2:	b21a      	sxth	r2, r3
 8016fc4:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8016fc8:	4313      	orrs	r3, r2
 8016fca:	b21b      	sxth	r3, r3
 8016fcc:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8016fce:	89fb      	ldrh	r3, [r7, #14]
}
 8016fd0:	4618      	mov	r0, r3
 8016fd2:	371c      	adds	r7, #28
 8016fd4:	46bd      	mov	sp, r7
 8016fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016fda:	4770      	bx	lr

08016fdc <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8016fdc:	b580      	push	{r7, lr}
 8016fde:	b084      	sub	sp, #16
 8016fe0:	af00      	add	r7, sp, #0
 8016fe2:	6078      	str	r0, [r7, #4]
 8016fe4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8016fe6:	2300      	movs	r3, #0
 8016fe8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8016fea:	683b      	ldr	r3, [r7, #0]
 8016fec:	781b      	ldrb	r3, [r3, #0]
 8016fee:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8016ff2:	2b40      	cmp	r3, #64	@ 0x40
 8016ff4:	d005      	beq.n	8017002 <USBD_StdDevReq+0x26>
 8016ff6:	2b40      	cmp	r3, #64	@ 0x40
 8016ff8:	d857      	bhi.n	80170aa <USBD_StdDevReq+0xce>
 8016ffa:	2b00      	cmp	r3, #0
 8016ffc:	d00f      	beq.n	801701e <USBD_StdDevReq+0x42>
 8016ffe:	2b20      	cmp	r3, #32
 8017000:	d153      	bne.n	80170aa <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8017002:	687b      	ldr	r3, [r7, #4]
 8017004:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8017008:	687b      	ldr	r3, [r7, #4]
 801700a:	32ae      	adds	r2, #174	@ 0xae
 801700c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8017010:	689b      	ldr	r3, [r3, #8]
 8017012:	6839      	ldr	r1, [r7, #0]
 8017014:	6878      	ldr	r0, [r7, #4]
 8017016:	4798      	blx	r3
 8017018:	4603      	mov	r3, r0
 801701a:	73fb      	strb	r3, [r7, #15]
      break;
 801701c:	e04a      	b.n	80170b4 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 801701e:	683b      	ldr	r3, [r7, #0]
 8017020:	785b      	ldrb	r3, [r3, #1]
 8017022:	2b09      	cmp	r3, #9
 8017024:	d83b      	bhi.n	801709e <USBD_StdDevReq+0xc2>
 8017026:	a201      	add	r2, pc, #4	@ (adr r2, 801702c <USBD_StdDevReq+0x50>)
 8017028:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801702c:	08017081 	.word	0x08017081
 8017030:	08017095 	.word	0x08017095
 8017034:	0801709f 	.word	0x0801709f
 8017038:	0801708b 	.word	0x0801708b
 801703c:	0801709f 	.word	0x0801709f
 8017040:	0801705f 	.word	0x0801705f
 8017044:	08017055 	.word	0x08017055
 8017048:	0801709f 	.word	0x0801709f
 801704c:	08017077 	.word	0x08017077
 8017050:	08017069 	.word	0x08017069
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8017054:	6839      	ldr	r1, [r7, #0]
 8017056:	6878      	ldr	r0, [r7, #4]
 8017058:	f000 fa3c 	bl	80174d4 <USBD_GetDescriptor>
          break;
 801705c:	e024      	b.n	80170a8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 801705e:	6839      	ldr	r1, [r7, #0]
 8017060:	6878      	ldr	r0, [r7, #4]
 8017062:	f000 fbcb 	bl	80177fc <USBD_SetAddress>
          break;
 8017066:	e01f      	b.n	80170a8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8017068:	6839      	ldr	r1, [r7, #0]
 801706a:	6878      	ldr	r0, [r7, #4]
 801706c:	f000 fc0a 	bl	8017884 <USBD_SetConfig>
 8017070:	4603      	mov	r3, r0
 8017072:	73fb      	strb	r3, [r7, #15]
          break;
 8017074:	e018      	b.n	80170a8 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8017076:	6839      	ldr	r1, [r7, #0]
 8017078:	6878      	ldr	r0, [r7, #4]
 801707a:	f000 fcad 	bl	80179d8 <USBD_GetConfig>
          break;
 801707e:	e013      	b.n	80170a8 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8017080:	6839      	ldr	r1, [r7, #0]
 8017082:	6878      	ldr	r0, [r7, #4]
 8017084:	f000 fcde 	bl	8017a44 <USBD_GetStatus>
          break;
 8017088:	e00e      	b.n	80170a8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 801708a:	6839      	ldr	r1, [r7, #0]
 801708c:	6878      	ldr	r0, [r7, #4]
 801708e:	f000 fd0d 	bl	8017aac <USBD_SetFeature>
          break;
 8017092:	e009      	b.n	80170a8 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8017094:	6839      	ldr	r1, [r7, #0]
 8017096:	6878      	ldr	r0, [r7, #4]
 8017098:	f000 fd31 	bl	8017afe <USBD_ClrFeature>
          break;
 801709c:	e004      	b.n	80170a8 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 801709e:	6839      	ldr	r1, [r7, #0]
 80170a0:	6878      	ldr	r0, [r7, #4]
 80170a2:	f000 fd88 	bl	8017bb6 <USBD_CtlError>
          break;
 80170a6:	bf00      	nop
      }
      break;
 80170a8:	e004      	b.n	80170b4 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 80170aa:	6839      	ldr	r1, [r7, #0]
 80170ac:	6878      	ldr	r0, [r7, #4]
 80170ae:	f000 fd82 	bl	8017bb6 <USBD_CtlError>
      break;
 80170b2:	bf00      	nop
  }

  return ret;
 80170b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80170b6:	4618      	mov	r0, r3
 80170b8:	3710      	adds	r7, #16
 80170ba:	46bd      	mov	sp, r7
 80170bc:	bd80      	pop	{r7, pc}
 80170be:	bf00      	nop

080170c0 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80170c0:	b580      	push	{r7, lr}
 80170c2:	b084      	sub	sp, #16
 80170c4:	af00      	add	r7, sp, #0
 80170c6:	6078      	str	r0, [r7, #4]
 80170c8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80170ca:	2300      	movs	r3, #0
 80170cc:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80170ce:	683b      	ldr	r3, [r7, #0]
 80170d0:	781b      	ldrb	r3, [r3, #0]
 80170d2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80170d6:	2b40      	cmp	r3, #64	@ 0x40
 80170d8:	d005      	beq.n	80170e6 <USBD_StdItfReq+0x26>
 80170da:	2b40      	cmp	r3, #64	@ 0x40
 80170dc:	d852      	bhi.n	8017184 <USBD_StdItfReq+0xc4>
 80170de:	2b00      	cmp	r3, #0
 80170e0:	d001      	beq.n	80170e6 <USBD_StdItfReq+0x26>
 80170e2:	2b20      	cmp	r3, #32
 80170e4:	d14e      	bne.n	8017184 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80170e6:	687b      	ldr	r3, [r7, #4]
 80170e8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80170ec:	b2db      	uxtb	r3, r3
 80170ee:	3b01      	subs	r3, #1
 80170f0:	2b02      	cmp	r3, #2
 80170f2:	d840      	bhi.n	8017176 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80170f4:	683b      	ldr	r3, [r7, #0]
 80170f6:	889b      	ldrh	r3, [r3, #4]
 80170f8:	b2db      	uxtb	r3, r3
 80170fa:	2b01      	cmp	r3, #1
 80170fc:	d836      	bhi.n	801716c <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 80170fe:	683b      	ldr	r3, [r7, #0]
 8017100:	889b      	ldrh	r3, [r3, #4]
 8017102:	b2db      	uxtb	r3, r3
 8017104:	4619      	mov	r1, r3
 8017106:	6878      	ldr	r0, [r7, #4]
 8017108:	f7ff fedb 	bl	8016ec2 <USBD_CoreFindIF>
 801710c:	4603      	mov	r3, r0
 801710e:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8017110:	7bbb      	ldrb	r3, [r7, #14]
 8017112:	2bff      	cmp	r3, #255	@ 0xff
 8017114:	d01d      	beq.n	8017152 <USBD_StdItfReq+0x92>
 8017116:	7bbb      	ldrb	r3, [r7, #14]
 8017118:	2b00      	cmp	r3, #0
 801711a:	d11a      	bne.n	8017152 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 801711c:	7bba      	ldrb	r2, [r7, #14]
 801711e:	687b      	ldr	r3, [r7, #4]
 8017120:	32ae      	adds	r2, #174	@ 0xae
 8017122:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8017126:	689b      	ldr	r3, [r3, #8]
 8017128:	2b00      	cmp	r3, #0
 801712a:	d00f      	beq.n	801714c <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 801712c:	7bba      	ldrb	r2, [r7, #14]
 801712e:	687b      	ldr	r3, [r7, #4]
 8017130:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8017134:	7bba      	ldrb	r2, [r7, #14]
 8017136:	687b      	ldr	r3, [r7, #4]
 8017138:	32ae      	adds	r2, #174	@ 0xae
 801713a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801713e:	689b      	ldr	r3, [r3, #8]
 8017140:	6839      	ldr	r1, [r7, #0]
 8017142:	6878      	ldr	r0, [r7, #4]
 8017144:	4798      	blx	r3
 8017146:	4603      	mov	r3, r0
 8017148:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 801714a:	e004      	b.n	8017156 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 801714c:	2303      	movs	r3, #3
 801714e:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8017150:	e001      	b.n	8017156 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8017152:	2303      	movs	r3, #3
 8017154:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8017156:	683b      	ldr	r3, [r7, #0]
 8017158:	88db      	ldrh	r3, [r3, #6]
 801715a:	2b00      	cmp	r3, #0
 801715c:	d110      	bne.n	8017180 <USBD_StdItfReq+0xc0>
 801715e:	7bfb      	ldrb	r3, [r7, #15]
 8017160:	2b00      	cmp	r3, #0
 8017162:	d10d      	bne.n	8017180 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8017164:	6878      	ldr	r0, [r7, #4]
 8017166:	f000 fdfd 	bl	8017d64 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 801716a:	e009      	b.n	8017180 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 801716c:	6839      	ldr	r1, [r7, #0]
 801716e:	6878      	ldr	r0, [r7, #4]
 8017170:	f000 fd21 	bl	8017bb6 <USBD_CtlError>
          break;
 8017174:	e004      	b.n	8017180 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8017176:	6839      	ldr	r1, [r7, #0]
 8017178:	6878      	ldr	r0, [r7, #4]
 801717a:	f000 fd1c 	bl	8017bb6 <USBD_CtlError>
          break;
 801717e:	e000      	b.n	8017182 <USBD_StdItfReq+0xc2>
          break;
 8017180:	bf00      	nop
      }
      break;
 8017182:	e004      	b.n	801718e <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8017184:	6839      	ldr	r1, [r7, #0]
 8017186:	6878      	ldr	r0, [r7, #4]
 8017188:	f000 fd15 	bl	8017bb6 <USBD_CtlError>
      break;
 801718c:	bf00      	nop
  }

  return ret;
 801718e:	7bfb      	ldrb	r3, [r7, #15]
}
 8017190:	4618      	mov	r0, r3
 8017192:	3710      	adds	r7, #16
 8017194:	46bd      	mov	sp, r7
 8017196:	bd80      	pop	{r7, pc}

08017198 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8017198:	b580      	push	{r7, lr}
 801719a:	b084      	sub	sp, #16
 801719c:	af00      	add	r7, sp, #0
 801719e:	6078      	str	r0, [r7, #4]
 80171a0:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 80171a2:	2300      	movs	r3, #0
 80171a4:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 80171a6:	683b      	ldr	r3, [r7, #0]
 80171a8:	889b      	ldrh	r3, [r3, #4]
 80171aa:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80171ac:	683b      	ldr	r3, [r7, #0]
 80171ae:	781b      	ldrb	r3, [r3, #0]
 80171b0:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80171b4:	2b40      	cmp	r3, #64	@ 0x40
 80171b6:	d007      	beq.n	80171c8 <USBD_StdEPReq+0x30>
 80171b8:	2b40      	cmp	r3, #64	@ 0x40
 80171ba:	f200 817f 	bhi.w	80174bc <USBD_StdEPReq+0x324>
 80171be:	2b00      	cmp	r3, #0
 80171c0:	d02a      	beq.n	8017218 <USBD_StdEPReq+0x80>
 80171c2:	2b20      	cmp	r3, #32
 80171c4:	f040 817a 	bne.w	80174bc <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 80171c8:	7bbb      	ldrb	r3, [r7, #14]
 80171ca:	4619      	mov	r1, r3
 80171cc:	6878      	ldr	r0, [r7, #4]
 80171ce:	f7ff fe85 	bl	8016edc <USBD_CoreFindEP>
 80171d2:	4603      	mov	r3, r0
 80171d4:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80171d6:	7b7b      	ldrb	r3, [r7, #13]
 80171d8:	2bff      	cmp	r3, #255	@ 0xff
 80171da:	f000 8174 	beq.w	80174c6 <USBD_StdEPReq+0x32e>
 80171de:	7b7b      	ldrb	r3, [r7, #13]
 80171e0:	2b00      	cmp	r3, #0
 80171e2:	f040 8170 	bne.w	80174c6 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 80171e6:	7b7a      	ldrb	r2, [r7, #13]
 80171e8:	687b      	ldr	r3, [r7, #4]
 80171ea:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 80171ee:	7b7a      	ldrb	r2, [r7, #13]
 80171f0:	687b      	ldr	r3, [r7, #4]
 80171f2:	32ae      	adds	r2, #174	@ 0xae
 80171f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80171f8:	689b      	ldr	r3, [r3, #8]
 80171fa:	2b00      	cmp	r3, #0
 80171fc:	f000 8163 	beq.w	80174c6 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8017200:	7b7a      	ldrb	r2, [r7, #13]
 8017202:	687b      	ldr	r3, [r7, #4]
 8017204:	32ae      	adds	r2, #174	@ 0xae
 8017206:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801720a:	689b      	ldr	r3, [r3, #8]
 801720c:	6839      	ldr	r1, [r7, #0]
 801720e:	6878      	ldr	r0, [r7, #4]
 8017210:	4798      	blx	r3
 8017212:	4603      	mov	r3, r0
 8017214:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8017216:	e156      	b.n	80174c6 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8017218:	683b      	ldr	r3, [r7, #0]
 801721a:	785b      	ldrb	r3, [r3, #1]
 801721c:	2b03      	cmp	r3, #3
 801721e:	d008      	beq.n	8017232 <USBD_StdEPReq+0x9a>
 8017220:	2b03      	cmp	r3, #3
 8017222:	f300 8145 	bgt.w	80174b0 <USBD_StdEPReq+0x318>
 8017226:	2b00      	cmp	r3, #0
 8017228:	f000 809b 	beq.w	8017362 <USBD_StdEPReq+0x1ca>
 801722c:	2b01      	cmp	r3, #1
 801722e:	d03c      	beq.n	80172aa <USBD_StdEPReq+0x112>
 8017230:	e13e      	b.n	80174b0 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8017232:	687b      	ldr	r3, [r7, #4]
 8017234:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8017238:	b2db      	uxtb	r3, r3
 801723a:	2b02      	cmp	r3, #2
 801723c:	d002      	beq.n	8017244 <USBD_StdEPReq+0xac>
 801723e:	2b03      	cmp	r3, #3
 8017240:	d016      	beq.n	8017270 <USBD_StdEPReq+0xd8>
 8017242:	e02c      	b.n	801729e <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8017244:	7bbb      	ldrb	r3, [r7, #14]
 8017246:	2b00      	cmp	r3, #0
 8017248:	d00d      	beq.n	8017266 <USBD_StdEPReq+0xce>
 801724a:	7bbb      	ldrb	r3, [r7, #14]
 801724c:	2b80      	cmp	r3, #128	@ 0x80
 801724e:	d00a      	beq.n	8017266 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8017250:	7bbb      	ldrb	r3, [r7, #14]
 8017252:	4619      	mov	r1, r3
 8017254:	6878      	ldr	r0, [r7, #4]
 8017256:	f001 f9d9 	bl	801860c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 801725a:	2180      	movs	r1, #128	@ 0x80
 801725c:	6878      	ldr	r0, [r7, #4]
 801725e:	f001 f9d5 	bl	801860c <USBD_LL_StallEP>
 8017262:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8017264:	e020      	b.n	80172a8 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8017266:	6839      	ldr	r1, [r7, #0]
 8017268:	6878      	ldr	r0, [r7, #4]
 801726a:	f000 fca4 	bl	8017bb6 <USBD_CtlError>
              break;
 801726e:	e01b      	b.n	80172a8 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8017270:	683b      	ldr	r3, [r7, #0]
 8017272:	885b      	ldrh	r3, [r3, #2]
 8017274:	2b00      	cmp	r3, #0
 8017276:	d10e      	bne.n	8017296 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8017278:	7bbb      	ldrb	r3, [r7, #14]
 801727a:	2b00      	cmp	r3, #0
 801727c:	d00b      	beq.n	8017296 <USBD_StdEPReq+0xfe>
 801727e:	7bbb      	ldrb	r3, [r7, #14]
 8017280:	2b80      	cmp	r3, #128	@ 0x80
 8017282:	d008      	beq.n	8017296 <USBD_StdEPReq+0xfe>
 8017284:	683b      	ldr	r3, [r7, #0]
 8017286:	88db      	ldrh	r3, [r3, #6]
 8017288:	2b00      	cmp	r3, #0
 801728a:	d104      	bne.n	8017296 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 801728c:	7bbb      	ldrb	r3, [r7, #14]
 801728e:	4619      	mov	r1, r3
 8017290:	6878      	ldr	r0, [r7, #4]
 8017292:	f001 f9bb 	bl	801860c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8017296:	6878      	ldr	r0, [r7, #4]
 8017298:	f000 fd64 	bl	8017d64 <USBD_CtlSendStatus>

              break;
 801729c:	e004      	b.n	80172a8 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 801729e:	6839      	ldr	r1, [r7, #0]
 80172a0:	6878      	ldr	r0, [r7, #4]
 80172a2:	f000 fc88 	bl	8017bb6 <USBD_CtlError>
              break;
 80172a6:	bf00      	nop
          }
          break;
 80172a8:	e107      	b.n	80174ba <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80172aa:	687b      	ldr	r3, [r7, #4]
 80172ac:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80172b0:	b2db      	uxtb	r3, r3
 80172b2:	2b02      	cmp	r3, #2
 80172b4:	d002      	beq.n	80172bc <USBD_StdEPReq+0x124>
 80172b6:	2b03      	cmp	r3, #3
 80172b8:	d016      	beq.n	80172e8 <USBD_StdEPReq+0x150>
 80172ba:	e04b      	b.n	8017354 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80172bc:	7bbb      	ldrb	r3, [r7, #14]
 80172be:	2b00      	cmp	r3, #0
 80172c0:	d00d      	beq.n	80172de <USBD_StdEPReq+0x146>
 80172c2:	7bbb      	ldrb	r3, [r7, #14]
 80172c4:	2b80      	cmp	r3, #128	@ 0x80
 80172c6:	d00a      	beq.n	80172de <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80172c8:	7bbb      	ldrb	r3, [r7, #14]
 80172ca:	4619      	mov	r1, r3
 80172cc:	6878      	ldr	r0, [r7, #4]
 80172ce:	f001 f99d 	bl	801860c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80172d2:	2180      	movs	r1, #128	@ 0x80
 80172d4:	6878      	ldr	r0, [r7, #4]
 80172d6:	f001 f999 	bl	801860c <USBD_LL_StallEP>
 80172da:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80172dc:	e040      	b.n	8017360 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 80172de:	6839      	ldr	r1, [r7, #0]
 80172e0:	6878      	ldr	r0, [r7, #4]
 80172e2:	f000 fc68 	bl	8017bb6 <USBD_CtlError>
              break;
 80172e6:	e03b      	b.n	8017360 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80172e8:	683b      	ldr	r3, [r7, #0]
 80172ea:	885b      	ldrh	r3, [r3, #2]
 80172ec:	2b00      	cmp	r3, #0
 80172ee:	d136      	bne.n	801735e <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 80172f0:	7bbb      	ldrb	r3, [r7, #14]
 80172f2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80172f6:	2b00      	cmp	r3, #0
 80172f8:	d004      	beq.n	8017304 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 80172fa:	7bbb      	ldrb	r3, [r7, #14]
 80172fc:	4619      	mov	r1, r3
 80172fe:	6878      	ldr	r0, [r7, #4]
 8017300:	f001 f9a3 	bl	801864a <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8017304:	6878      	ldr	r0, [r7, #4]
 8017306:	f000 fd2d 	bl	8017d64 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 801730a:	7bbb      	ldrb	r3, [r7, #14]
 801730c:	4619      	mov	r1, r3
 801730e:	6878      	ldr	r0, [r7, #4]
 8017310:	f7ff fde4 	bl	8016edc <USBD_CoreFindEP>
 8017314:	4603      	mov	r3, r0
 8017316:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8017318:	7b7b      	ldrb	r3, [r7, #13]
 801731a:	2bff      	cmp	r3, #255	@ 0xff
 801731c:	d01f      	beq.n	801735e <USBD_StdEPReq+0x1c6>
 801731e:	7b7b      	ldrb	r3, [r7, #13]
 8017320:	2b00      	cmp	r3, #0
 8017322:	d11c      	bne.n	801735e <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8017324:	7b7a      	ldrb	r2, [r7, #13]
 8017326:	687b      	ldr	r3, [r7, #4]
 8017328:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 801732c:	7b7a      	ldrb	r2, [r7, #13]
 801732e:	687b      	ldr	r3, [r7, #4]
 8017330:	32ae      	adds	r2, #174	@ 0xae
 8017332:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8017336:	689b      	ldr	r3, [r3, #8]
 8017338:	2b00      	cmp	r3, #0
 801733a:	d010      	beq.n	801735e <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 801733c:	7b7a      	ldrb	r2, [r7, #13]
 801733e:	687b      	ldr	r3, [r7, #4]
 8017340:	32ae      	adds	r2, #174	@ 0xae
 8017342:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8017346:	689b      	ldr	r3, [r3, #8]
 8017348:	6839      	ldr	r1, [r7, #0]
 801734a:	6878      	ldr	r0, [r7, #4]
 801734c:	4798      	blx	r3
 801734e:	4603      	mov	r3, r0
 8017350:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8017352:	e004      	b.n	801735e <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8017354:	6839      	ldr	r1, [r7, #0]
 8017356:	6878      	ldr	r0, [r7, #4]
 8017358:	f000 fc2d 	bl	8017bb6 <USBD_CtlError>
              break;
 801735c:	e000      	b.n	8017360 <USBD_StdEPReq+0x1c8>
              break;
 801735e:	bf00      	nop
          }
          break;
 8017360:	e0ab      	b.n	80174ba <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8017362:	687b      	ldr	r3, [r7, #4]
 8017364:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8017368:	b2db      	uxtb	r3, r3
 801736a:	2b02      	cmp	r3, #2
 801736c:	d002      	beq.n	8017374 <USBD_StdEPReq+0x1dc>
 801736e:	2b03      	cmp	r3, #3
 8017370:	d032      	beq.n	80173d8 <USBD_StdEPReq+0x240>
 8017372:	e097      	b.n	80174a4 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8017374:	7bbb      	ldrb	r3, [r7, #14]
 8017376:	2b00      	cmp	r3, #0
 8017378:	d007      	beq.n	801738a <USBD_StdEPReq+0x1f2>
 801737a:	7bbb      	ldrb	r3, [r7, #14]
 801737c:	2b80      	cmp	r3, #128	@ 0x80
 801737e:	d004      	beq.n	801738a <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8017380:	6839      	ldr	r1, [r7, #0]
 8017382:	6878      	ldr	r0, [r7, #4]
 8017384:	f000 fc17 	bl	8017bb6 <USBD_CtlError>
                break;
 8017388:	e091      	b.n	80174ae <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801738a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801738e:	2b00      	cmp	r3, #0
 8017390:	da0b      	bge.n	80173aa <USBD_StdEPReq+0x212>
 8017392:	7bbb      	ldrb	r3, [r7, #14]
 8017394:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8017398:	4613      	mov	r3, r2
 801739a:	009b      	lsls	r3, r3, #2
 801739c:	4413      	add	r3, r2
 801739e:	009b      	lsls	r3, r3, #2
 80173a0:	3310      	adds	r3, #16
 80173a2:	687a      	ldr	r2, [r7, #4]
 80173a4:	4413      	add	r3, r2
 80173a6:	3304      	adds	r3, #4
 80173a8:	e00b      	b.n	80173c2 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80173aa:	7bbb      	ldrb	r3, [r7, #14]
 80173ac:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80173b0:	4613      	mov	r3, r2
 80173b2:	009b      	lsls	r3, r3, #2
 80173b4:	4413      	add	r3, r2
 80173b6:	009b      	lsls	r3, r3, #2
 80173b8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80173bc:	687a      	ldr	r2, [r7, #4]
 80173be:	4413      	add	r3, r2
 80173c0:	3304      	adds	r3, #4
 80173c2:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80173c4:	68bb      	ldr	r3, [r7, #8]
 80173c6:	2200      	movs	r2, #0
 80173c8:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80173ca:	68bb      	ldr	r3, [r7, #8]
 80173cc:	2202      	movs	r2, #2
 80173ce:	4619      	mov	r1, r3
 80173d0:	6878      	ldr	r0, [r7, #4]
 80173d2:	f000 fc6d 	bl	8017cb0 <USBD_CtlSendData>
              break;
 80173d6:	e06a      	b.n	80174ae <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80173d8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80173dc:	2b00      	cmp	r3, #0
 80173de:	da11      	bge.n	8017404 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80173e0:	7bbb      	ldrb	r3, [r7, #14]
 80173e2:	f003 020f 	and.w	r2, r3, #15
 80173e6:	6879      	ldr	r1, [r7, #4]
 80173e8:	4613      	mov	r3, r2
 80173ea:	009b      	lsls	r3, r3, #2
 80173ec:	4413      	add	r3, r2
 80173ee:	009b      	lsls	r3, r3, #2
 80173f0:	440b      	add	r3, r1
 80173f2:	3324      	adds	r3, #36	@ 0x24
 80173f4:	881b      	ldrh	r3, [r3, #0]
 80173f6:	2b00      	cmp	r3, #0
 80173f8:	d117      	bne.n	801742a <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 80173fa:	6839      	ldr	r1, [r7, #0]
 80173fc:	6878      	ldr	r0, [r7, #4]
 80173fe:	f000 fbda 	bl	8017bb6 <USBD_CtlError>
                  break;
 8017402:	e054      	b.n	80174ae <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8017404:	7bbb      	ldrb	r3, [r7, #14]
 8017406:	f003 020f 	and.w	r2, r3, #15
 801740a:	6879      	ldr	r1, [r7, #4]
 801740c:	4613      	mov	r3, r2
 801740e:	009b      	lsls	r3, r3, #2
 8017410:	4413      	add	r3, r2
 8017412:	009b      	lsls	r3, r3, #2
 8017414:	440b      	add	r3, r1
 8017416:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 801741a:	881b      	ldrh	r3, [r3, #0]
 801741c:	2b00      	cmp	r3, #0
 801741e:	d104      	bne.n	801742a <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8017420:	6839      	ldr	r1, [r7, #0]
 8017422:	6878      	ldr	r0, [r7, #4]
 8017424:	f000 fbc7 	bl	8017bb6 <USBD_CtlError>
                  break;
 8017428:	e041      	b.n	80174ae <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801742a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801742e:	2b00      	cmp	r3, #0
 8017430:	da0b      	bge.n	801744a <USBD_StdEPReq+0x2b2>
 8017432:	7bbb      	ldrb	r3, [r7, #14]
 8017434:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8017438:	4613      	mov	r3, r2
 801743a:	009b      	lsls	r3, r3, #2
 801743c:	4413      	add	r3, r2
 801743e:	009b      	lsls	r3, r3, #2
 8017440:	3310      	adds	r3, #16
 8017442:	687a      	ldr	r2, [r7, #4]
 8017444:	4413      	add	r3, r2
 8017446:	3304      	adds	r3, #4
 8017448:	e00b      	b.n	8017462 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 801744a:	7bbb      	ldrb	r3, [r7, #14]
 801744c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8017450:	4613      	mov	r3, r2
 8017452:	009b      	lsls	r3, r3, #2
 8017454:	4413      	add	r3, r2
 8017456:	009b      	lsls	r3, r3, #2
 8017458:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 801745c:	687a      	ldr	r2, [r7, #4]
 801745e:	4413      	add	r3, r2
 8017460:	3304      	adds	r3, #4
 8017462:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8017464:	7bbb      	ldrb	r3, [r7, #14]
 8017466:	2b00      	cmp	r3, #0
 8017468:	d002      	beq.n	8017470 <USBD_StdEPReq+0x2d8>
 801746a:	7bbb      	ldrb	r3, [r7, #14]
 801746c:	2b80      	cmp	r3, #128	@ 0x80
 801746e:	d103      	bne.n	8017478 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8017470:	68bb      	ldr	r3, [r7, #8]
 8017472:	2200      	movs	r2, #0
 8017474:	601a      	str	r2, [r3, #0]
 8017476:	e00e      	b.n	8017496 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8017478:	7bbb      	ldrb	r3, [r7, #14]
 801747a:	4619      	mov	r1, r3
 801747c:	6878      	ldr	r0, [r7, #4]
 801747e:	f001 f903 	bl	8018688 <USBD_LL_IsStallEP>
 8017482:	4603      	mov	r3, r0
 8017484:	2b00      	cmp	r3, #0
 8017486:	d003      	beq.n	8017490 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8017488:	68bb      	ldr	r3, [r7, #8]
 801748a:	2201      	movs	r2, #1
 801748c:	601a      	str	r2, [r3, #0]
 801748e:	e002      	b.n	8017496 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8017490:	68bb      	ldr	r3, [r7, #8]
 8017492:	2200      	movs	r2, #0
 8017494:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8017496:	68bb      	ldr	r3, [r7, #8]
 8017498:	2202      	movs	r2, #2
 801749a:	4619      	mov	r1, r3
 801749c:	6878      	ldr	r0, [r7, #4]
 801749e:	f000 fc07 	bl	8017cb0 <USBD_CtlSendData>
              break;
 80174a2:	e004      	b.n	80174ae <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 80174a4:	6839      	ldr	r1, [r7, #0]
 80174a6:	6878      	ldr	r0, [r7, #4]
 80174a8:	f000 fb85 	bl	8017bb6 <USBD_CtlError>
              break;
 80174ac:	bf00      	nop
          }
          break;
 80174ae:	e004      	b.n	80174ba <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 80174b0:	6839      	ldr	r1, [r7, #0]
 80174b2:	6878      	ldr	r0, [r7, #4]
 80174b4:	f000 fb7f 	bl	8017bb6 <USBD_CtlError>
          break;
 80174b8:	bf00      	nop
      }
      break;
 80174ba:	e005      	b.n	80174c8 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 80174bc:	6839      	ldr	r1, [r7, #0]
 80174be:	6878      	ldr	r0, [r7, #4]
 80174c0:	f000 fb79 	bl	8017bb6 <USBD_CtlError>
      break;
 80174c4:	e000      	b.n	80174c8 <USBD_StdEPReq+0x330>
      break;
 80174c6:	bf00      	nop
  }

  return ret;
 80174c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80174ca:	4618      	mov	r0, r3
 80174cc:	3710      	adds	r7, #16
 80174ce:	46bd      	mov	sp, r7
 80174d0:	bd80      	pop	{r7, pc}
	...

080174d4 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80174d4:	b580      	push	{r7, lr}
 80174d6:	b084      	sub	sp, #16
 80174d8:	af00      	add	r7, sp, #0
 80174da:	6078      	str	r0, [r7, #4]
 80174dc:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80174de:	2300      	movs	r3, #0
 80174e0:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80174e2:	2300      	movs	r3, #0
 80174e4:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80174e6:	2300      	movs	r3, #0
 80174e8:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80174ea:	683b      	ldr	r3, [r7, #0]
 80174ec:	885b      	ldrh	r3, [r3, #2]
 80174ee:	0a1b      	lsrs	r3, r3, #8
 80174f0:	b29b      	uxth	r3, r3
 80174f2:	3b01      	subs	r3, #1
 80174f4:	2b0e      	cmp	r3, #14
 80174f6:	f200 8152 	bhi.w	801779e <USBD_GetDescriptor+0x2ca>
 80174fa:	a201      	add	r2, pc, #4	@ (adr r2, 8017500 <USBD_GetDescriptor+0x2c>)
 80174fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017500:	08017571 	.word	0x08017571
 8017504:	08017589 	.word	0x08017589
 8017508:	080175c9 	.word	0x080175c9
 801750c:	0801779f 	.word	0x0801779f
 8017510:	0801779f 	.word	0x0801779f
 8017514:	0801773f 	.word	0x0801773f
 8017518:	0801776b 	.word	0x0801776b
 801751c:	0801779f 	.word	0x0801779f
 8017520:	0801779f 	.word	0x0801779f
 8017524:	0801779f 	.word	0x0801779f
 8017528:	0801779f 	.word	0x0801779f
 801752c:	0801779f 	.word	0x0801779f
 8017530:	0801779f 	.word	0x0801779f
 8017534:	0801779f 	.word	0x0801779f
 8017538:	0801753d 	.word	0x0801753d
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 801753c:	687b      	ldr	r3, [r7, #4]
 801753e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8017542:	69db      	ldr	r3, [r3, #28]
 8017544:	2b00      	cmp	r3, #0
 8017546:	d00b      	beq.n	8017560 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8017548:	687b      	ldr	r3, [r7, #4]
 801754a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801754e:	69db      	ldr	r3, [r3, #28]
 8017550:	687a      	ldr	r2, [r7, #4]
 8017552:	7c12      	ldrb	r2, [r2, #16]
 8017554:	f107 0108 	add.w	r1, r7, #8
 8017558:	4610      	mov	r0, r2
 801755a:	4798      	blx	r3
 801755c:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 801755e:	e126      	b.n	80177ae <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8017560:	6839      	ldr	r1, [r7, #0]
 8017562:	6878      	ldr	r0, [r7, #4]
 8017564:	f000 fb27 	bl	8017bb6 <USBD_CtlError>
        err++;
 8017568:	7afb      	ldrb	r3, [r7, #11]
 801756a:	3301      	adds	r3, #1
 801756c:	72fb      	strb	r3, [r7, #11]
      break;
 801756e:	e11e      	b.n	80177ae <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8017570:	687b      	ldr	r3, [r7, #4]
 8017572:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8017576:	681b      	ldr	r3, [r3, #0]
 8017578:	687a      	ldr	r2, [r7, #4]
 801757a:	7c12      	ldrb	r2, [r2, #16]
 801757c:	f107 0108 	add.w	r1, r7, #8
 8017580:	4610      	mov	r0, r2
 8017582:	4798      	blx	r3
 8017584:	60f8      	str	r0, [r7, #12]
      break;
 8017586:	e112      	b.n	80177ae <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8017588:	687b      	ldr	r3, [r7, #4]
 801758a:	7c1b      	ldrb	r3, [r3, #16]
 801758c:	2b00      	cmp	r3, #0
 801758e:	d10d      	bne.n	80175ac <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8017590:	687b      	ldr	r3, [r7, #4]
 8017592:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8017596:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8017598:	f107 0208 	add.w	r2, r7, #8
 801759c:	4610      	mov	r0, r2
 801759e:	4798      	blx	r3
 80175a0:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80175a2:	68fb      	ldr	r3, [r7, #12]
 80175a4:	3301      	adds	r3, #1
 80175a6:	2202      	movs	r2, #2
 80175a8:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80175aa:	e100      	b.n	80177ae <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 80175ac:	687b      	ldr	r3, [r7, #4]
 80175ae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80175b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80175b4:	f107 0208 	add.w	r2, r7, #8
 80175b8:	4610      	mov	r0, r2
 80175ba:	4798      	blx	r3
 80175bc:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80175be:	68fb      	ldr	r3, [r7, #12]
 80175c0:	3301      	adds	r3, #1
 80175c2:	2202      	movs	r2, #2
 80175c4:	701a      	strb	r2, [r3, #0]
      break;
 80175c6:	e0f2      	b.n	80177ae <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80175c8:	683b      	ldr	r3, [r7, #0]
 80175ca:	885b      	ldrh	r3, [r3, #2]
 80175cc:	b2db      	uxtb	r3, r3
 80175ce:	2b05      	cmp	r3, #5
 80175d0:	f200 80ac 	bhi.w	801772c <USBD_GetDescriptor+0x258>
 80175d4:	a201      	add	r2, pc, #4	@ (adr r2, 80175dc <USBD_GetDescriptor+0x108>)
 80175d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80175da:	bf00      	nop
 80175dc:	080175f5 	.word	0x080175f5
 80175e0:	08017629 	.word	0x08017629
 80175e4:	0801765d 	.word	0x0801765d
 80175e8:	08017691 	.word	0x08017691
 80175ec:	080176c5 	.word	0x080176c5
 80175f0:	080176f9 	.word	0x080176f9
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80175f4:	687b      	ldr	r3, [r7, #4]
 80175f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80175fa:	685b      	ldr	r3, [r3, #4]
 80175fc:	2b00      	cmp	r3, #0
 80175fe:	d00b      	beq.n	8017618 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8017600:	687b      	ldr	r3, [r7, #4]
 8017602:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8017606:	685b      	ldr	r3, [r3, #4]
 8017608:	687a      	ldr	r2, [r7, #4]
 801760a:	7c12      	ldrb	r2, [r2, #16]
 801760c:	f107 0108 	add.w	r1, r7, #8
 8017610:	4610      	mov	r0, r2
 8017612:	4798      	blx	r3
 8017614:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8017616:	e091      	b.n	801773c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8017618:	6839      	ldr	r1, [r7, #0]
 801761a:	6878      	ldr	r0, [r7, #4]
 801761c:	f000 facb 	bl	8017bb6 <USBD_CtlError>
            err++;
 8017620:	7afb      	ldrb	r3, [r7, #11]
 8017622:	3301      	adds	r3, #1
 8017624:	72fb      	strb	r3, [r7, #11]
          break;
 8017626:	e089      	b.n	801773c <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8017628:	687b      	ldr	r3, [r7, #4]
 801762a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801762e:	689b      	ldr	r3, [r3, #8]
 8017630:	2b00      	cmp	r3, #0
 8017632:	d00b      	beq.n	801764c <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8017634:	687b      	ldr	r3, [r7, #4]
 8017636:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801763a:	689b      	ldr	r3, [r3, #8]
 801763c:	687a      	ldr	r2, [r7, #4]
 801763e:	7c12      	ldrb	r2, [r2, #16]
 8017640:	f107 0108 	add.w	r1, r7, #8
 8017644:	4610      	mov	r0, r2
 8017646:	4798      	blx	r3
 8017648:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801764a:	e077      	b.n	801773c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 801764c:	6839      	ldr	r1, [r7, #0]
 801764e:	6878      	ldr	r0, [r7, #4]
 8017650:	f000 fab1 	bl	8017bb6 <USBD_CtlError>
            err++;
 8017654:	7afb      	ldrb	r3, [r7, #11]
 8017656:	3301      	adds	r3, #1
 8017658:	72fb      	strb	r3, [r7, #11]
          break;
 801765a:	e06f      	b.n	801773c <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 801765c:	687b      	ldr	r3, [r7, #4]
 801765e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8017662:	68db      	ldr	r3, [r3, #12]
 8017664:	2b00      	cmp	r3, #0
 8017666:	d00b      	beq.n	8017680 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8017668:	687b      	ldr	r3, [r7, #4]
 801766a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801766e:	68db      	ldr	r3, [r3, #12]
 8017670:	687a      	ldr	r2, [r7, #4]
 8017672:	7c12      	ldrb	r2, [r2, #16]
 8017674:	f107 0108 	add.w	r1, r7, #8
 8017678:	4610      	mov	r0, r2
 801767a:	4798      	blx	r3
 801767c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801767e:	e05d      	b.n	801773c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8017680:	6839      	ldr	r1, [r7, #0]
 8017682:	6878      	ldr	r0, [r7, #4]
 8017684:	f000 fa97 	bl	8017bb6 <USBD_CtlError>
            err++;
 8017688:	7afb      	ldrb	r3, [r7, #11]
 801768a:	3301      	adds	r3, #1
 801768c:	72fb      	strb	r3, [r7, #11]
          break;
 801768e:	e055      	b.n	801773c <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8017690:	687b      	ldr	r3, [r7, #4]
 8017692:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8017696:	691b      	ldr	r3, [r3, #16]
 8017698:	2b00      	cmp	r3, #0
 801769a:	d00b      	beq.n	80176b4 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 801769c:	687b      	ldr	r3, [r7, #4]
 801769e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80176a2:	691b      	ldr	r3, [r3, #16]
 80176a4:	687a      	ldr	r2, [r7, #4]
 80176a6:	7c12      	ldrb	r2, [r2, #16]
 80176a8:	f107 0108 	add.w	r1, r7, #8
 80176ac:	4610      	mov	r0, r2
 80176ae:	4798      	blx	r3
 80176b0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80176b2:	e043      	b.n	801773c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80176b4:	6839      	ldr	r1, [r7, #0]
 80176b6:	6878      	ldr	r0, [r7, #4]
 80176b8:	f000 fa7d 	bl	8017bb6 <USBD_CtlError>
            err++;
 80176bc:	7afb      	ldrb	r3, [r7, #11]
 80176be:	3301      	adds	r3, #1
 80176c0:	72fb      	strb	r3, [r7, #11]
          break;
 80176c2:	e03b      	b.n	801773c <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80176c4:	687b      	ldr	r3, [r7, #4]
 80176c6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80176ca:	695b      	ldr	r3, [r3, #20]
 80176cc:	2b00      	cmp	r3, #0
 80176ce:	d00b      	beq.n	80176e8 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80176d0:	687b      	ldr	r3, [r7, #4]
 80176d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80176d6:	695b      	ldr	r3, [r3, #20]
 80176d8:	687a      	ldr	r2, [r7, #4]
 80176da:	7c12      	ldrb	r2, [r2, #16]
 80176dc:	f107 0108 	add.w	r1, r7, #8
 80176e0:	4610      	mov	r0, r2
 80176e2:	4798      	blx	r3
 80176e4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80176e6:	e029      	b.n	801773c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80176e8:	6839      	ldr	r1, [r7, #0]
 80176ea:	6878      	ldr	r0, [r7, #4]
 80176ec:	f000 fa63 	bl	8017bb6 <USBD_CtlError>
            err++;
 80176f0:	7afb      	ldrb	r3, [r7, #11]
 80176f2:	3301      	adds	r3, #1
 80176f4:	72fb      	strb	r3, [r7, #11]
          break;
 80176f6:	e021      	b.n	801773c <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80176f8:	687b      	ldr	r3, [r7, #4]
 80176fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80176fe:	699b      	ldr	r3, [r3, #24]
 8017700:	2b00      	cmp	r3, #0
 8017702:	d00b      	beq.n	801771c <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8017704:	687b      	ldr	r3, [r7, #4]
 8017706:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801770a:	699b      	ldr	r3, [r3, #24]
 801770c:	687a      	ldr	r2, [r7, #4]
 801770e:	7c12      	ldrb	r2, [r2, #16]
 8017710:	f107 0108 	add.w	r1, r7, #8
 8017714:	4610      	mov	r0, r2
 8017716:	4798      	blx	r3
 8017718:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801771a:	e00f      	b.n	801773c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 801771c:	6839      	ldr	r1, [r7, #0]
 801771e:	6878      	ldr	r0, [r7, #4]
 8017720:	f000 fa49 	bl	8017bb6 <USBD_CtlError>
            err++;
 8017724:	7afb      	ldrb	r3, [r7, #11]
 8017726:	3301      	adds	r3, #1
 8017728:	72fb      	strb	r3, [r7, #11]
          break;
 801772a:	e007      	b.n	801773c <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 801772c:	6839      	ldr	r1, [r7, #0]
 801772e:	6878      	ldr	r0, [r7, #4]
 8017730:	f000 fa41 	bl	8017bb6 <USBD_CtlError>
          err++;
 8017734:	7afb      	ldrb	r3, [r7, #11]
 8017736:	3301      	adds	r3, #1
 8017738:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 801773a:	bf00      	nop
      }
      break;
 801773c:	e037      	b.n	80177ae <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 801773e:	687b      	ldr	r3, [r7, #4]
 8017740:	7c1b      	ldrb	r3, [r3, #16]
 8017742:	2b00      	cmp	r3, #0
 8017744:	d109      	bne.n	801775a <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8017746:	687b      	ldr	r3, [r7, #4]
 8017748:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801774c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801774e:	f107 0208 	add.w	r2, r7, #8
 8017752:	4610      	mov	r0, r2
 8017754:	4798      	blx	r3
 8017756:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8017758:	e029      	b.n	80177ae <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 801775a:	6839      	ldr	r1, [r7, #0]
 801775c:	6878      	ldr	r0, [r7, #4]
 801775e:	f000 fa2a 	bl	8017bb6 <USBD_CtlError>
        err++;
 8017762:	7afb      	ldrb	r3, [r7, #11]
 8017764:	3301      	adds	r3, #1
 8017766:	72fb      	strb	r3, [r7, #11]
      break;
 8017768:	e021      	b.n	80177ae <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 801776a:	687b      	ldr	r3, [r7, #4]
 801776c:	7c1b      	ldrb	r3, [r3, #16]
 801776e:	2b00      	cmp	r3, #0
 8017770:	d10d      	bne.n	801778e <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8017772:	687b      	ldr	r3, [r7, #4]
 8017774:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8017778:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801777a:	f107 0208 	add.w	r2, r7, #8
 801777e:	4610      	mov	r0, r2
 8017780:	4798      	blx	r3
 8017782:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8017784:	68fb      	ldr	r3, [r7, #12]
 8017786:	3301      	adds	r3, #1
 8017788:	2207      	movs	r2, #7
 801778a:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 801778c:	e00f      	b.n	80177ae <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 801778e:	6839      	ldr	r1, [r7, #0]
 8017790:	6878      	ldr	r0, [r7, #4]
 8017792:	f000 fa10 	bl	8017bb6 <USBD_CtlError>
        err++;
 8017796:	7afb      	ldrb	r3, [r7, #11]
 8017798:	3301      	adds	r3, #1
 801779a:	72fb      	strb	r3, [r7, #11]
      break;
 801779c:	e007      	b.n	80177ae <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 801779e:	6839      	ldr	r1, [r7, #0]
 80177a0:	6878      	ldr	r0, [r7, #4]
 80177a2:	f000 fa08 	bl	8017bb6 <USBD_CtlError>
      err++;
 80177a6:	7afb      	ldrb	r3, [r7, #11]
 80177a8:	3301      	adds	r3, #1
 80177aa:	72fb      	strb	r3, [r7, #11]
      break;
 80177ac:	bf00      	nop
  }

  if (err != 0U)
 80177ae:	7afb      	ldrb	r3, [r7, #11]
 80177b0:	2b00      	cmp	r3, #0
 80177b2:	d11e      	bne.n	80177f2 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 80177b4:	683b      	ldr	r3, [r7, #0]
 80177b6:	88db      	ldrh	r3, [r3, #6]
 80177b8:	2b00      	cmp	r3, #0
 80177ba:	d016      	beq.n	80177ea <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 80177bc:	893b      	ldrh	r3, [r7, #8]
 80177be:	2b00      	cmp	r3, #0
 80177c0:	d00e      	beq.n	80177e0 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 80177c2:	683b      	ldr	r3, [r7, #0]
 80177c4:	88da      	ldrh	r2, [r3, #6]
 80177c6:	893b      	ldrh	r3, [r7, #8]
 80177c8:	4293      	cmp	r3, r2
 80177ca:	bf28      	it	cs
 80177cc:	4613      	movcs	r3, r2
 80177ce:	b29b      	uxth	r3, r3
 80177d0:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80177d2:	893b      	ldrh	r3, [r7, #8]
 80177d4:	461a      	mov	r2, r3
 80177d6:	68f9      	ldr	r1, [r7, #12]
 80177d8:	6878      	ldr	r0, [r7, #4]
 80177da:	f000 fa69 	bl	8017cb0 <USBD_CtlSendData>
 80177de:	e009      	b.n	80177f4 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 80177e0:	6839      	ldr	r1, [r7, #0]
 80177e2:	6878      	ldr	r0, [r7, #4]
 80177e4:	f000 f9e7 	bl	8017bb6 <USBD_CtlError>
 80177e8:	e004      	b.n	80177f4 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 80177ea:	6878      	ldr	r0, [r7, #4]
 80177ec:	f000 faba 	bl	8017d64 <USBD_CtlSendStatus>
 80177f0:	e000      	b.n	80177f4 <USBD_GetDescriptor+0x320>
    return;
 80177f2:	bf00      	nop
  }
}
 80177f4:	3710      	adds	r7, #16
 80177f6:	46bd      	mov	sp, r7
 80177f8:	bd80      	pop	{r7, pc}
 80177fa:	bf00      	nop

080177fc <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80177fc:	b580      	push	{r7, lr}
 80177fe:	b084      	sub	sp, #16
 8017800:	af00      	add	r7, sp, #0
 8017802:	6078      	str	r0, [r7, #4]
 8017804:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8017806:	683b      	ldr	r3, [r7, #0]
 8017808:	889b      	ldrh	r3, [r3, #4]
 801780a:	2b00      	cmp	r3, #0
 801780c:	d131      	bne.n	8017872 <USBD_SetAddress+0x76>
 801780e:	683b      	ldr	r3, [r7, #0]
 8017810:	88db      	ldrh	r3, [r3, #6]
 8017812:	2b00      	cmp	r3, #0
 8017814:	d12d      	bne.n	8017872 <USBD_SetAddress+0x76>
 8017816:	683b      	ldr	r3, [r7, #0]
 8017818:	885b      	ldrh	r3, [r3, #2]
 801781a:	2b7f      	cmp	r3, #127	@ 0x7f
 801781c:	d829      	bhi.n	8017872 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 801781e:	683b      	ldr	r3, [r7, #0]
 8017820:	885b      	ldrh	r3, [r3, #2]
 8017822:	b2db      	uxtb	r3, r3
 8017824:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8017828:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801782a:	687b      	ldr	r3, [r7, #4]
 801782c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8017830:	b2db      	uxtb	r3, r3
 8017832:	2b03      	cmp	r3, #3
 8017834:	d104      	bne.n	8017840 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8017836:	6839      	ldr	r1, [r7, #0]
 8017838:	6878      	ldr	r0, [r7, #4]
 801783a:	f000 f9bc 	bl	8017bb6 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801783e:	e01d      	b.n	801787c <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8017840:	687b      	ldr	r3, [r7, #4]
 8017842:	7bfa      	ldrb	r2, [r7, #15]
 8017844:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8017848:	7bfb      	ldrb	r3, [r7, #15]
 801784a:	4619      	mov	r1, r3
 801784c:	6878      	ldr	r0, [r7, #4]
 801784e:	f000 ff47 	bl	80186e0 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8017852:	6878      	ldr	r0, [r7, #4]
 8017854:	f000 fa86 	bl	8017d64 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8017858:	7bfb      	ldrb	r3, [r7, #15]
 801785a:	2b00      	cmp	r3, #0
 801785c:	d004      	beq.n	8017868 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 801785e:	687b      	ldr	r3, [r7, #4]
 8017860:	2202      	movs	r2, #2
 8017862:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8017866:	e009      	b.n	801787c <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8017868:	687b      	ldr	r3, [r7, #4]
 801786a:	2201      	movs	r2, #1
 801786c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8017870:	e004      	b.n	801787c <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8017872:	6839      	ldr	r1, [r7, #0]
 8017874:	6878      	ldr	r0, [r7, #4]
 8017876:	f000 f99e 	bl	8017bb6 <USBD_CtlError>
  }
}
 801787a:	bf00      	nop
 801787c:	bf00      	nop
 801787e:	3710      	adds	r7, #16
 8017880:	46bd      	mov	sp, r7
 8017882:	bd80      	pop	{r7, pc}

08017884 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8017884:	b580      	push	{r7, lr}
 8017886:	b084      	sub	sp, #16
 8017888:	af00      	add	r7, sp, #0
 801788a:	6078      	str	r0, [r7, #4]
 801788c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 801788e:	2300      	movs	r3, #0
 8017890:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8017892:	683b      	ldr	r3, [r7, #0]
 8017894:	885b      	ldrh	r3, [r3, #2]
 8017896:	b2da      	uxtb	r2, r3
 8017898:	4b4e      	ldr	r3, [pc, #312]	@ (80179d4 <USBD_SetConfig+0x150>)
 801789a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 801789c:	4b4d      	ldr	r3, [pc, #308]	@ (80179d4 <USBD_SetConfig+0x150>)
 801789e:	781b      	ldrb	r3, [r3, #0]
 80178a0:	2b01      	cmp	r3, #1
 80178a2:	d905      	bls.n	80178b0 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80178a4:	6839      	ldr	r1, [r7, #0]
 80178a6:	6878      	ldr	r0, [r7, #4]
 80178a8:	f000 f985 	bl	8017bb6 <USBD_CtlError>
    return USBD_FAIL;
 80178ac:	2303      	movs	r3, #3
 80178ae:	e08c      	b.n	80179ca <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 80178b0:	687b      	ldr	r3, [r7, #4]
 80178b2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80178b6:	b2db      	uxtb	r3, r3
 80178b8:	2b02      	cmp	r3, #2
 80178ba:	d002      	beq.n	80178c2 <USBD_SetConfig+0x3e>
 80178bc:	2b03      	cmp	r3, #3
 80178be:	d029      	beq.n	8017914 <USBD_SetConfig+0x90>
 80178c0:	e075      	b.n	80179ae <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 80178c2:	4b44      	ldr	r3, [pc, #272]	@ (80179d4 <USBD_SetConfig+0x150>)
 80178c4:	781b      	ldrb	r3, [r3, #0]
 80178c6:	2b00      	cmp	r3, #0
 80178c8:	d020      	beq.n	801790c <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 80178ca:	4b42      	ldr	r3, [pc, #264]	@ (80179d4 <USBD_SetConfig+0x150>)
 80178cc:	781b      	ldrb	r3, [r3, #0]
 80178ce:	461a      	mov	r2, r3
 80178d0:	687b      	ldr	r3, [r7, #4]
 80178d2:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 80178d4:	4b3f      	ldr	r3, [pc, #252]	@ (80179d4 <USBD_SetConfig+0x150>)
 80178d6:	781b      	ldrb	r3, [r3, #0]
 80178d8:	4619      	mov	r1, r3
 80178da:	6878      	ldr	r0, [r7, #4]
 80178dc:	f7fe ffb9 	bl	8016852 <USBD_SetClassConfig>
 80178e0:	4603      	mov	r3, r0
 80178e2:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 80178e4:	7bfb      	ldrb	r3, [r7, #15]
 80178e6:	2b00      	cmp	r3, #0
 80178e8:	d008      	beq.n	80178fc <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 80178ea:	6839      	ldr	r1, [r7, #0]
 80178ec:	6878      	ldr	r0, [r7, #4]
 80178ee:	f000 f962 	bl	8017bb6 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80178f2:	687b      	ldr	r3, [r7, #4]
 80178f4:	2202      	movs	r2, #2
 80178f6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80178fa:	e065      	b.n	80179c8 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80178fc:	6878      	ldr	r0, [r7, #4]
 80178fe:	f000 fa31 	bl	8017d64 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8017902:	687b      	ldr	r3, [r7, #4]
 8017904:	2203      	movs	r2, #3
 8017906:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 801790a:	e05d      	b.n	80179c8 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 801790c:	6878      	ldr	r0, [r7, #4]
 801790e:	f000 fa29 	bl	8017d64 <USBD_CtlSendStatus>
      break;
 8017912:	e059      	b.n	80179c8 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8017914:	4b2f      	ldr	r3, [pc, #188]	@ (80179d4 <USBD_SetConfig+0x150>)
 8017916:	781b      	ldrb	r3, [r3, #0]
 8017918:	2b00      	cmp	r3, #0
 801791a:	d112      	bne.n	8017942 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 801791c:	687b      	ldr	r3, [r7, #4]
 801791e:	2202      	movs	r2, #2
 8017920:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8017924:	4b2b      	ldr	r3, [pc, #172]	@ (80179d4 <USBD_SetConfig+0x150>)
 8017926:	781b      	ldrb	r3, [r3, #0]
 8017928:	461a      	mov	r2, r3
 801792a:	687b      	ldr	r3, [r7, #4]
 801792c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 801792e:	4b29      	ldr	r3, [pc, #164]	@ (80179d4 <USBD_SetConfig+0x150>)
 8017930:	781b      	ldrb	r3, [r3, #0]
 8017932:	4619      	mov	r1, r3
 8017934:	6878      	ldr	r0, [r7, #4]
 8017936:	f7fe ffa8 	bl	801688a <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 801793a:	6878      	ldr	r0, [r7, #4]
 801793c:	f000 fa12 	bl	8017d64 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8017940:	e042      	b.n	80179c8 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8017942:	4b24      	ldr	r3, [pc, #144]	@ (80179d4 <USBD_SetConfig+0x150>)
 8017944:	781b      	ldrb	r3, [r3, #0]
 8017946:	461a      	mov	r2, r3
 8017948:	687b      	ldr	r3, [r7, #4]
 801794a:	685b      	ldr	r3, [r3, #4]
 801794c:	429a      	cmp	r2, r3
 801794e:	d02a      	beq.n	80179a6 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8017950:	687b      	ldr	r3, [r7, #4]
 8017952:	685b      	ldr	r3, [r3, #4]
 8017954:	b2db      	uxtb	r3, r3
 8017956:	4619      	mov	r1, r3
 8017958:	6878      	ldr	r0, [r7, #4]
 801795a:	f7fe ff96 	bl	801688a <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 801795e:	4b1d      	ldr	r3, [pc, #116]	@ (80179d4 <USBD_SetConfig+0x150>)
 8017960:	781b      	ldrb	r3, [r3, #0]
 8017962:	461a      	mov	r2, r3
 8017964:	687b      	ldr	r3, [r7, #4]
 8017966:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8017968:	4b1a      	ldr	r3, [pc, #104]	@ (80179d4 <USBD_SetConfig+0x150>)
 801796a:	781b      	ldrb	r3, [r3, #0]
 801796c:	4619      	mov	r1, r3
 801796e:	6878      	ldr	r0, [r7, #4]
 8017970:	f7fe ff6f 	bl	8016852 <USBD_SetClassConfig>
 8017974:	4603      	mov	r3, r0
 8017976:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8017978:	7bfb      	ldrb	r3, [r7, #15]
 801797a:	2b00      	cmp	r3, #0
 801797c:	d00f      	beq.n	801799e <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 801797e:	6839      	ldr	r1, [r7, #0]
 8017980:	6878      	ldr	r0, [r7, #4]
 8017982:	f000 f918 	bl	8017bb6 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8017986:	687b      	ldr	r3, [r7, #4]
 8017988:	685b      	ldr	r3, [r3, #4]
 801798a:	b2db      	uxtb	r3, r3
 801798c:	4619      	mov	r1, r3
 801798e:	6878      	ldr	r0, [r7, #4]
 8017990:	f7fe ff7b 	bl	801688a <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8017994:	687b      	ldr	r3, [r7, #4]
 8017996:	2202      	movs	r2, #2
 8017998:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 801799c:	e014      	b.n	80179c8 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 801799e:	6878      	ldr	r0, [r7, #4]
 80179a0:	f000 f9e0 	bl	8017d64 <USBD_CtlSendStatus>
      break;
 80179a4:	e010      	b.n	80179c8 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80179a6:	6878      	ldr	r0, [r7, #4]
 80179a8:	f000 f9dc 	bl	8017d64 <USBD_CtlSendStatus>
      break;
 80179ac:	e00c      	b.n	80179c8 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 80179ae:	6839      	ldr	r1, [r7, #0]
 80179b0:	6878      	ldr	r0, [r7, #4]
 80179b2:	f000 f900 	bl	8017bb6 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80179b6:	4b07      	ldr	r3, [pc, #28]	@ (80179d4 <USBD_SetConfig+0x150>)
 80179b8:	781b      	ldrb	r3, [r3, #0]
 80179ba:	4619      	mov	r1, r3
 80179bc:	6878      	ldr	r0, [r7, #4]
 80179be:	f7fe ff64 	bl	801688a <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 80179c2:	2303      	movs	r3, #3
 80179c4:	73fb      	strb	r3, [r7, #15]
      break;
 80179c6:	bf00      	nop
  }

  return ret;
 80179c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80179ca:	4618      	mov	r0, r3
 80179cc:	3710      	adds	r7, #16
 80179ce:	46bd      	mov	sp, r7
 80179d0:	bd80      	pop	{r7, pc}
 80179d2:	bf00      	nop
 80179d4:	2400238c 	.word	0x2400238c

080179d8 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80179d8:	b580      	push	{r7, lr}
 80179da:	b082      	sub	sp, #8
 80179dc:	af00      	add	r7, sp, #0
 80179de:	6078      	str	r0, [r7, #4]
 80179e0:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80179e2:	683b      	ldr	r3, [r7, #0]
 80179e4:	88db      	ldrh	r3, [r3, #6]
 80179e6:	2b01      	cmp	r3, #1
 80179e8:	d004      	beq.n	80179f4 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80179ea:	6839      	ldr	r1, [r7, #0]
 80179ec:	6878      	ldr	r0, [r7, #4]
 80179ee:	f000 f8e2 	bl	8017bb6 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80179f2:	e023      	b.n	8017a3c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 80179f4:	687b      	ldr	r3, [r7, #4]
 80179f6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80179fa:	b2db      	uxtb	r3, r3
 80179fc:	2b02      	cmp	r3, #2
 80179fe:	dc02      	bgt.n	8017a06 <USBD_GetConfig+0x2e>
 8017a00:	2b00      	cmp	r3, #0
 8017a02:	dc03      	bgt.n	8017a0c <USBD_GetConfig+0x34>
 8017a04:	e015      	b.n	8017a32 <USBD_GetConfig+0x5a>
 8017a06:	2b03      	cmp	r3, #3
 8017a08:	d00b      	beq.n	8017a22 <USBD_GetConfig+0x4a>
 8017a0a:	e012      	b.n	8017a32 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8017a0c:	687b      	ldr	r3, [r7, #4]
 8017a0e:	2200      	movs	r2, #0
 8017a10:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8017a12:	687b      	ldr	r3, [r7, #4]
 8017a14:	3308      	adds	r3, #8
 8017a16:	2201      	movs	r2, #1
 8017a18:	4619      	mov	r1, r3
 8017a1a:	6878      	ldr	r0, [r7, #4]
 8017a1c:	f000 f948 	bl	8017cb0 <USBD_CtlSendData>
        break;
 8017a20:	e00c      	b.n	8017a3c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8017a22:	687b      	ldr	r3, [r7, #4]
 8017a24:	3304      	adds	r3, #4
 8017a26:	2201      	movs	r2, #1
 8017a28:	4619      	mov	r1, r3
 8017a2a:	6878      	ldr	r0, [r7, #4]
 8017a2c:	f000 f940 	bl	8017cb0 <USBD_CtlSendData>
        break;
 8017a30:	e004      	b.n	8017a3c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8017a32:	6839      	ldr	r1, [r7, #0]
 8017a34:	6878      	ldr	r0, [r7, #4]
 8017a36:	f000 f8be 	bl	8017bb6 <USBD_CtlError>
        break;
 8017a3a:	bf00      	nop
}
 8017a3c:	bf00      	nop
 8017a3e:	3708      	adds	r7, #8
 8017a40:	46bd      	mov	sp, r7
 8017a42:	bd80      	pop	{r7, pc}

08017a44 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8017a44:	b580      	push	{r7, lr}
 8017a46:	b082      	sub	sp, #8
 8017a48:	af00      	add	r7, sp, #0
 8017a4a:	6078      	str	r0, [r7, #4]
 8017a4c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8017a4e:	687b      	ldr	r3, [r7, #4]
 8017a50:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8017a54:	b2db      	uxtb	r3, r3
 8017a56:	3b01      	subs	r3, #1
 8017a58:	2b02      	cmp	r3, #2
 8017a5a:	d81e      	bhi.n	8017a9a <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8017a5c:	683b      	ldr	r3, [r7, #0]
 8017a5e:	88db      	ldrh	r3, [r3, #6]
 8017a60:	2b02      	cmp	r3, #2
 8017a62:	d004      	beq.n	8017a6e <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8017a64:	6839      	ldr	r1, [r7, #0]
 8017a66:	6878      	ldr	r0, [r7, #4]
 8017a68:	f000 f8a5 	bl	8017bb6 <USBD_CtlError>
        break;
 8017a6c:	e01a      	b.n	8017aa4 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8017a6e:	687b      	ldr	r3, [r7, #4]
 8017a70:	2201      	movs	r2, #1
 8017a72:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8017a74:	687b      	ldr	r3, [r7, #4]
 8017a76:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8017a7a:	2b00      	cmp	r3, #0
 8017a7c:	d005      	beq.n	8017a8a <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8017a7e:	687b      	ldr	r3, [r7, #4]
 8017a80:	68db      	ldr	r3, [r3, #12]
 8017a82:	f043 0202 	orr.w	r2, r3, #2
 8017a86:	687b      	ldr	r3, [r7, #4]
 8017a88:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8017a8a:	687b      	ldr	r3, [r7, #4]
 8017a8c:	330c      	adds	r3, #12
 8017a8e:	2202      	movs	r2, #2
 8017a90:	4619      	mov	r1, r3
 8017a92:	6878      	ldr	r0, [r7, #4]
 8017a94:	f000 f90c 	bl	8017cb0 <USBD_CtlSendData>
      break;
 8017a98:	e004      	b.n	8017aa4 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8017a9a:	6839      	ldr	r1, [r7, #0]
 8017a9c:	6878      	ldr	r0, [r7, #4]
 8017a9e:	f000 f88a 	bl	8017bb6 <USBD_CtlError>
      break;
 8017aa2:	bf00      	nop
  }
}
 8017aa4:	bf00      	nop
 8017aa6:	3708      	adds	r7, #8
 8017aa8:	46bd      	mov	sp, r7
 8017aaa:	bd80      	pop	{r7, pc}

08017aac <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8017aac:	b580      	push	{r7, lr}
 8017aae:	b082      	sub	sp, #8
 8017ab0:	af00      	add	r7, sp, #0
 8017ab2:	6078      	str	r0, [r7, #4]
 8017ab4:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8017ab6:	683b      	ldr	r3, [r7, #0]
 8017ab8:	885b      	ldrh	r3, [r3, #2]
 8017aba:	2b01      	cmp	r3, #1
 8017abc:	d107      	bne.n	8017ace <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8017abe:	687b      	ldr	r3, [r7, #4]
 8017ac0:	2201      	movs	r2, #1
 8017ac2:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8017ac6:	6878      	ldr	r0, [r7, #4]
 8017ac8:	f000 f94c 	bl	8017d64 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8017acc:	e013      	b.n	8017af6 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8017ace:	683b      	ldr	r3, [r7, #0]
 8017ad0:	885b      	ldrh	r3, [r3, #2]
 8017ad2:	2b02      	cmp	r3, #2
 8017ad4:	d10b      	bne.n	8017aee <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8017ad6:	683b      	ldr	r3, [r7, #0]
 8017ad8:	889b      	ldrh	r3, [r3, #4]
 8017ada:	0a1b      	lsrs	r3, r3, #8
 8017adc:	b29b      	uxth	r3, r3
 8017ade:	b2da      	uxtb	r2, r3
 8017ae0:	687b      	ldr	r3, [r7, #4]
 8017ae2:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8017ae6:	6878      	ldr	r0, [r7, #4]
 8017ae8:	f000 f93c 	bl	8017d64 <USBD_CtlSendStatus>
}
 8017aec:	e003      	b.n	8017af6 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8017aee:	6839      	ldr	r1, [r7, #0]
 8017af0:	6878      	ldr	r0, [r7, #4]
 8017af2:	f000 f860 	bl	8017bb6 <USBD_CtlError>
}
 8017af6:	bf00      	nop
 8017af8:	3708      	adds	r7, #8
 8017afa:	46bd      	mov	sp, r7
 8017afc:	bd80      	pop	{r7, pc}

08017afe <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8017afe:	b580      	push	{r7, lr}
 8017b00:	b082      	sub	sp, #8
 8017b02:	af00      	add	r7, sp, #0
 8017b04:	6078      	str	r0, [r7, #4]
 8017b06:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8017b08:	687b      	ldr	r3, [r7, #4]
 8017b0a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8017b0e:	b2db      	uxtb	r3, r3
 8017b10:	3b01      	subs	r3, #1
 8017b12:	2b02      	cmp	r3, #2
 8017b14:	d80b      	bhi.n	8017b2e <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8017b16:	683b      	ldr	r3, [r7, #0]
 8017b18:	885b      	ldrh	r3, [r3, #2]
 8017b1a:	2b01      	cmp	r3, #1
 8017b1c:	d10c      	bne.n	8017b38 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8017b1e:	687b      	ldr	r3, [r7, #4]
 8017b20:	2200      	movs	r2, #0
 8017b22:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8017b26:	6878      	ldr	r0, [r7, #4]
 8017b28:	f000 f91c 	bl	8017d64 <USBD_CtlSendStatus>
      }
      break;
 8017b2c:	e004      	b.n	8017b38 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8017b2e:	6839      	ldr	r1, [r7, #0]
 8017b30:	6878      	ldr	r0, [r7, #4]
 8017b32:	f000 f840 	bl	8017bb6 <USBD_CtlError>
      break;
 8017b36:	e000      	b.n	8017b3a <USBD_ClrFeature+0x3c>
      break;
 8017b38:	bf00      	nop
  }
}
 8017b3a:	bf00      	nop
 8017b3c:	3708      	adds	r7, #8
 8017b3e:	46bd      	mov	sp, r7
 8017b40:	bd80      	pop	{r7, pc}

08017b42 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8017b42:	b580      	push	{r7, lr}
 8017b44:	b084      	sub	sp, #16
 8017b46:	af00      	add	r7, sp, #0
 8017b48:	6078      	str	r0, [r7, #4]
 8017b4a:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8017b4c:	683b      	ldr	r3, [r7, #0]
 8017b4e:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8017b50:	68fb      	ldr	r3, [r7, #12]
 8017b52:	781a      	ldrb	r2, [r3, #0]
 8017b54:	687b      	ldr	r3, [r7, #4]
 8017b56:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8017b58:	68fb      	ldr	r3, [r7, #12]
 8017b5a:	3301      	adds	r3, #1
 8017b5c:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8017b5e:	68fb      	ldr	r3, [r7, #12]
 8017b60:	781a      	ldrb	r2, [r3, #0]
 8017b62:	687b      	ldr	r3, [r7, #4]
 8017b64:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8017b66:	68fb      	ldr	r3, [r7, #12]
 8017b68:	3301      	adds	r3, #1
 8017b6a:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8017b6c:	68f8      	ldr	r0, [r7, #12]
 8017b6e:	f7ff fa16 	bl	8016f9e <SWAPBYTE>
 8017b72:	4603      	mov	r3, r0
 8017b74:	461a      	mov	r2, r3
 8017b76:	687b      	ldr	r3, [r7, #4]
 8017b78:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8017b7a:	68fb      	ldr	r3, [r7, #12]
 8017b7c:	3301      	adds	r3, #1
 8017b7e:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8017b80:	68fb      	ldr	r3, [r7, #12]
 8017b82:	3301      	adds	r3, #1
 8017b84:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8017b86:	68f8      	ldr	r0, [r7, #12]
 8017b88:	f7ff fa09 	bl	8016f9e <SWAPBYTE>
 8017b8c:	4603      	mov	r3, r0
 8017b8e:	461a      	mov	r2, r3
 8017b90:	687b      	ldr	r3, [r7, #4]
 8017b92:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8017b94:	68fb      	ldr	r3, [r7, #12]
 8017b96:	3301      	adds	r3, #1
 8017b98:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8017b9a:	68fb      	ldr	r3, [r7, #12]
 8017b9c:	3301      	adds	r3, #1
 8017b9e:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8017ba0:	68f8      	ldr	r0, [r7, #12]
 8017ba2:	f7ff f9fc 	bl	8016f9e <SWAPBYTE>
 8017ba6:	4603      	mov	r3, r0
 8017ba8:	461a      	mov	r2, r3
 8017baa:	687b      	ldr	r3, [r7, #4]
 8017bac:	80da      	strh	r2, [r3, #6]
}
 8017bae:	bf00      	nop
 8017bb0:	3710      	adds	r7, #16
 8017bb2:	46bd      	mov	sp, r7
 8017bb4:	bd80      	pop	{r7, pc}

08017bb6 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8017bb6:	b580      	push	{r7, lr}
 8017bb8:	b082      	sub	sp, #8
 8017bba:	af00      	add	r7, sp, #0
 8017bbc:	6078      	str	r0, [r7, #4]
 8017bbe:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8017bc0:	2180      	movs	r1, #128	@ 0x80
 8017bc2:	6878      	ldr	r0, [r7, #4]
 8017bc4:	f000 fd22 	bl	801860c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8017bc8:	2100      	movs	r1, #0
 8017bca:	6878      	ldr	r0, [r7, #4]
 8017bcc:	f000 fd1e 	bl	801860c <USBD_LL_StallEP>
}
 8017bd0:	bf00      	nop
 8017bd2:	3708      	adds	r7, #8
 8017bd4:	46bd      	mov	sp, r7
 8017bd6:	bd80      	pop	{r7, pc}

08017bd8 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8017bd8:	b580      	push	{r7, lr}
 8017bda:	b086      	sub	sp, #24
 8017bdc:	af00      	add	r7, sp, #0
 8017bde:	60f8      	str	r0, [r7, #12]
 8017be0:	60b9      	str	r1, [r7, #8]
 8017be2:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8017be4:	2300      	movs	r3, #0
 8017be6:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8017be8:	68fb      	ldr	r3, [r7, #12]
 8017bea:	2b00      	cmp	r3, #0
 8017bec:	d042      	beq.n	8017c74 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8017bee:	68fb      	ldr	r3, [r7, #12]
 8017bf0:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8017bf2:	6938      	ldr	r0, [r7, #16]
 8017bf4:	f000 f842 	bl	8017c7c <USBD_GetLen>
 8017bf8:	4603      	mov	r3, r0
 8017bfa:	3301      	adds	r3, #1
 8017bfc:	005b      	lsls	r3, r3, #1
 8017bfe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8017c02:	d808      	bhi.n	8017c16 <USBD_GetString+0x3e>
 8017c04:	6938      	ldr	r0, [r7, #16]
 8017c06:	f000 f839 	bl	8017c7c <USBD_GetLen>
 8017c0a:	4603      	mov	r3, r0
 8017c0c:	3301      	adds	r3, #1
 8017c0e:	b29b      	uxth	r3, r3
 8017c10:	005b      	lsls	r3, r3, #1
 8017c12:	b29a      	uxth	r2, r3
 8017c14:	e001      	b.n	8017c1a <USBD_GetString+0x42>
 8017c16:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8017c1a:	687b      	ldr	r3, [r7, #4]
 8017c1c:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8017c1e:	7dfb      	ldrb	r3, [r7, #23]
 8017c20:	68ba      	ldr	r2, [r7, #8]
 8017c22:	4413      	add	r3, r2
 8017c24:	687a      	ldr	r2, [r7, #4]
 8017c26:	7812      	ldrb	r2, [r2, #0]
 8017c28:	701a      	strb	r2, [r3, #0]
  idx++;
 8017c2a:	7dfb      	ldrb	r3, [r7, #23]
 8017c2c:	3301      	adds	r3, #1
 8017c2e:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8017c30:	7dfb      	ldrb	r3, [r7, #23]
 8017c32:	68ba      	ldr	r2, [r7, #8]
 8017c34:	4413      	add	r3, r2
 8017c36:	2203      	movs	r2, #3
 8017c38:	701a      	strb	r2, [r3, #0]
  idx++;
 8017c3a:	7dfb      	ldrb	r3, [r7, #23]
 8017c3c:	3301      	adds	r3, #1
 8017c3e:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8017c40:	e013      	b.n	8017c6a <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8017c42:	7dfb      	ldrb	r3, [r7, #23]
 8017c44:	68ba      	ldr	r2, [r7, #8]
 8017c46:	4413      	add	r3, r2
 8017c48:	693a      	ldr	r2, [r7, #16]
 8017c4a:	7812      	ldrb	r2, [r2, #0]
 8017c4c:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8017c4e:	693b      	ldr	r3, [r7, #16]
 8017c50:	3301      	adds	r3, #1
 8017c52:	613b      	str	r3, [r7, #16]
    idx++;
 8017c54:	7dfb      	ldrb	r3, [r7, #23]
 8017c56:	3301      	adds	r3, #1
 8017c58:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8017c5a:	7dfb      	ldrb	r3, [r7, #23]
 8017c5c:	68ba      	ldr	r2, [r7, #8]
 8017c5e:	4413      	add	r3, r2
 8017c60:	2200      	movs	r2, #0
 8017c62:	701a      	strb	r2, [r3, #0]
    idx++;
 8017c64:	7dfb      	ldrb	r3, [r7, #23]
 8017c66:	3301      	adds	r3, #1
 8017c68:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8017c6a:	693b      	ldr	r3, [r7, #16]
 8017c6c:	781b      	ldrb	r3, [r3, #0]
 8017c6e:	2b00      	cmp	r3, #0
 8017c70:	d1e7      	bne.n	8017c42 <USBD_GetString+0x6a>
 8017c72:	e000      	b.n	8017c76 <USBD_GetString+0x9e>
    return;
 8017c74:	bf00      	nop
  }
}
 8017c76:	3718      	adds	r7, #24
 8017c78:	46bd      	mov	sp, r7
 8017c7a:	bd80      	pop	{r7, pc}

08017c7c <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8017c7c:	b480      	push	{r7}
 8017c7e:	b085      	sub	sp, #20
 8017c80:	af00      	add	r7, sp, #0
 8017c82:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8017c84:	2300      	movs	r3, #0
 8017c86:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8017c88:	687b      	ldr	r3, [r7, #4]
 8017c8a:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8017c8c:	e005      	b.n	8017c9a <USBD_GetLen+0x1e>
  {
    len++;
 8017c8e:	7bfb      	ldrb	r3, [r7, #15]
 8017c90:	3301      	adds	r3, #1
 8017c92:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8017c94:	68bb      	ldr	r3, [r7, #8]
 8017c96:	3301      	adds	r3, #1
 8017c98:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8017c9a:	68bb      	ldr	r3, [r7, #8]
 8017c9c:	781b      	ldrb	r3, [r3, #0]
 8017c9e:	2b00      	cmp	r3, #0
 8017ca0:	d1f5      	bne.n	8017c8e <USBD_GetLen+0x12>
  }

  return len;
 8017ca2:	7bfb      	ldrb	r3, [r7, #15]
}
 8017ca4:	4618      	mov	r0, r3
 8017ca6:	3714      	adds	r7, #20
 8017ca8:	46bd      	mov	sp, r7
 8017caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017cae:	4770      	bx	lr

08017cb0 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8017cb0:	b580      	push	{r7, lr}
 8017cb2:	b084      	sub	sp, #16
 8017cb4:	af00      	add	r7, sp, #0
 8017cb6:	60f8      	str	r0, [r7, #12]
 8017cb8:	60b9      	str	r1, [r7, #8]
 8017cba:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8017cbc:	68fb      	ldr	r3, [r7, #12]
 8017cbe:	2202      	movs	r2, #2
 8017cc0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8017cc4:	68fb      	ldr	r3, [r7, #12]
 8017cc6:	687a      	ldr	r2, [r7, #4]
 8017cc8:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8017cca:	68fb      	ldr	r3, [r7, #12]
 8017ccc:	687a      	ldr	r2, [r7, #4]
 8017cce:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8017cd0:	687b      	ldr	r3, [r7, #4]
 8017cd2:	68ba      	ldr	r2, [r7, #8]
 8017cd4:	2100      	movs	r1, #0
 8017cd6:	68f8      	ldr	r0, [r7, #12]
 8017cd8:	f000 fd21 	bl	801871e <USBD_LL_Transmit>

  return USBD_OK;
 8017cdc:	2300      	movs	r3, #0
}
 8017cde:	4618      	mov	r0, r3
 8017ce0:	3710      	adds	r7, #16
 8017ce2:	46bd      	mov	sp, r7
 8017ce4:	bd80      	pop	{r7, pc}

08017ce6 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8017ce6:	b580      	push	{r7, lr}
 8017ce8:	b084      	sub	sp, #16
 8017cea:	af00      	add	r7, sp, #0
 8017cec:	60f8      	str	r0, [r7, #12]
 8017cee:	60b9      	str	r1, [r7, #8]
 8017cf0:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8017cf2:	687b      	ldr	r3, [r7, #4]
 8017cf4:	68ba      	ldr	r2, [r7, #8]
 8017cf6:	2100      	movs	r1, #0
 8017cf8:	68f8      	ldr	r0, [r7, #12]
 8017cfa:	f000 fd10 	bl	801871e <USBD_LL_Transmit>

  return USBD_OK;
 8017cfe:	2300      	movs	r3, #0
}
 8017d00:	4618      	mov	r0, r3
 8017d02:	3710      	adds	r7, #16
 8017d04:	46bd      	mov	sp, r7
 8017d06:	bd80      	pop	{r7, pc}

08017d08 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8017d08:	b580      	push	{r7, lr}
 8017d0a:	b084      	sub	sp, #16
 8017d0c:	af00      	add	r7, sp, #0
 8017d0e:	60f8      	str	r0, [r7, #12]
 8017d10:	60b9      	str	r1, [r7, #8]
 8017d12:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8017d14:	68fb      	ldr	r3, [r7, #12]
 8017d16:	2203      	movs	r2, #3
 8017d18:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8017d1c:	68fb      	ldr	r3, [r7, #12]
 8017d1e:	687a      	ldr	r2, [r7, #4]
 8017d20:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8017d24:	68fb      	ldr	r3, [r7, #12]
 8017d26:	687a      	ldr	r2, [r7, #4]
 8017d28:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8017d2c:	687b      	ldr	r3, [r7, #4]
 8017d2e:	68ba      	ldr	r2, [r7, #8]
 8017d30:	2100      	movs	r1, #0
 8017d32:	68f8      	ldr	r0, [r7, #12]
 8017d34:	f000 fd14 	bl	8018760 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8017d38:	2300      	movs	r3, #0
}
 8017d3a:	4618      	mov	r0, r3
 8017d3c:	3710      	adds	r7, #16
 8017d3e:	46bd      	mov	sp, r7
 8017d40:	bd80      	pop	{r7, pc}

08017d42 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8017d42:	b580      	push	{r7, lr}
 8017d44:	b084      	sub	sp, #16
 8017d46:	af00      	add	r7, sp, #0
 8017d48:	60f8      	str	r0, [r7, #12]
 8017d4a:	60b9      	str	r1, [r7, #8]
 8017d4c:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8017d4e:	687b      	ldr	r3, [r7, #4]
 8017d50:	68ba      	ldr	r2, [r7, #8]
 8017d52:	2100      	movs	r1, #0
 8017d54:	68f8      	ldr	r0, [r7, #12]
 8017d56:	f000 fd03 	bl	8018760 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8017d5a:	2300      	movs	r3, #0
}
 8017d5c:	4618      	mov	r0, r3
 8017d5e:	3710      	adds	r7, #16
 8017d60:	46bd      	mov	sp, r7
 8017d62:	bd80      	pop	{r7, pc}

08017d64 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8017d64:	b580      	push	{r7, lr}
 8017d66:	b082      	sub	sp, #8
 8017d68:	af00      	add	r7, sp, #0
 8017d6a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8017d6c:	687b      	ldr	r3, [r7, #4]
 8017d6e:	2204      	movs	r2, #4
 8017d70:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8017d74:	2300      	movs	r3, #0
 8017d76:	2200      	movs	r2, #0
 8017d78:	2100      	movs	r1, #0
 8017d7a:	6878      	ldr	r0, [r7, #4]
 8017d7c:	f000 fccf 	bl	801871e <USBD_LL_Transmit>

  return USBD_OK;
 8017d80:	2300      	movs	r3, #0
}
 8017d82:	4618      	mov	r0, r3
 8017d84:	3708      	adds	r7, #8
 8017d86:	46bd      	mov	sp, r7
 8017d88:	bd80      	pop	{r7, pc}

08017d8a <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8017d8a:	b580      	push	{r7, lr}
 8017d8c:	b082      	sub	sp, #8
 8017d8e:	af00      	add	r7, sp, #0
 8017d90:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8017d92:	687b      	ldr	r3, [r7, #4]
 8017d94:	2205      	movs	r2, #5
 8017d96:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8017d9a:	2300      	movs	r3, #0
 8017d9c:	2200      	movs	r2, #0
 8017d9e:	2100      	movs	r1, #0
 8017da0:	6878      	ldr	r0, [r7, #4]
 8017da2:	f000 fcdd 	bl	8018760 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8017da6:	2300      	movs	r3, #0
}
 8017da8:	4618      	mov	r0, r3
 8017daa:	3708      	adds	r7, #8
 8017dac:	46bd      	mov	sp, r7
 8017dae:	bd80      	pop	{r7, pc}

08017db0 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8017db0:	b580      	push	{r7, lr}
 8017db2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8017db4:	2200      	movs	r2, #0
 8017db6:	4913      	ldr	r1, [pc, #76]	@ (8017e04 <MX_USB_DEVICE_Init+0x54>)
 8017db8:	4813      	ldr	r0, [pc, #76]	@ (8017e08 <MX_USB_DEVICE_Init+0x58>)
 8017dba:	f7fe fccd 	bl	8016758 <USBD_Init>
 8017dbe:	4603      	mov	r3, r0
 8017dc0:	2b00      	cmp	r3, #0
 8017dc2:	d001      	beq.n	8017dc8 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8017dc4:	f7ea f97f 	bl	80020c6 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8017dc8:	4910      	ldr	r1, [pc, #64]	@ (8017e0c <MX_USB_DEVICE_Init+0x5c>)
 8017dca:	480f      	ldr	r0, [pc, #60]	@ (8017e08 <MX_USB_DEVICE_Init+0x58>)
 8017dcc:	f7fe fcf4 	bl	80167b8 <USBD_RegisterClass>
 8017dd0:	4603      	mov	r3, r0
 8017dd2:	2b00      	cmp	r3, #0
 8017dd4:	d001      	beq.n	8017dda <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8017dd6:	f7ea f976 	bl	80020c6 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8017dda:	490d      	ldr	r1, [pc, #52]	@ (8017e10 <MX_USB_DEVICE_Init+0x60>)
 8017ddc:	480a      	ldr	r0, [pc, #40]	@ (8017e08 <MX_USB_DEVICE_Init+0x58>)
 8017dde:	f7fe fbeb 	bl	80165b8 <USBD_CDC_RegisterInterface>
 8017de2:	4603      	mov	r3, r0
 8017de4:	2b00      	cmp	r3, #0
 8017de6:	d001      	beq.n	8017dec <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8017de8:	f7ea f96d 	bl	80020c6 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8017dec:	4806      	ldr	r0, [pc, #24]	@ (8017e08 <MX_USB_DEVICE_Init+0x58>)
 8017dee:	f7fe fd19 	bl	8016824 <USBD_Start>
 8017df2:	4603      	mov	r3, r0
 8017df4:	2b00      	cmp	r3, #0
 8017df6:	d001      	beq.n	8017dfc <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8017df8:	f7ea f965 	bl	80020c6 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 8017dfc:	f7f5 fcc6 	bl	800d78c <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8017e00:	bf00      	nop
 8017e02:	bd80      	pop	{r7, pc}
 8017e04:	240000e8 	.word	0x240000e8
 8017e08:	24002390 	.word	0x24002390
 8017e0c:	24000054 	.word	0x24000054
 8017e10:	240000d4 	.word	0x240000d4

08017e14 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8017e14:	b580      	push	{r7, lr}
 8017e16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8017e18:	2200      	movs	r2, #0
 8017e1a:	4905      	ldr	r1, [pc, #20]	@ (8017e30 <CDC_Init_FS+0x1c>)
 8017e1c:	4805      	ldr	r0, [pc, #20]	@ (8017e34 <CDC_Init_FS+0x20>)
 8017e1e:	f7fe fbe5 	bl	80165ec <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8017e22:	4905      	ldr	r1, [pc, #20]	@ (8017e38 <CDC_Init_FS+0x24>)
 8017e24:	4803      	ldr	r0, [pc, #12]	@ (8017e34 <CDC_Init_FS+0x20>)
 8017e26:	f7fe fc03 	bl	8016630 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8017e2a:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8017e2c:	4618      	mov	r0, r3
 8017e2e:	bd80      	pop	{r7, pc}
 8017e30:	24002e6c 	.word	0x24002e6c
 8017e34:	24002390 	.word	0x24002390
 8017e38:	2400266c 	.word	0x2400266c

08017e3c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8017e3c:	b480      	push	{r7}
 8017e3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8017e40:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8017e42:	4618      	mov	r0, r3
 8017e44:	46bd      	mov	sp, r7
 8017e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017e4a:	4770      	bx	lr

08017e4c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8017e4c:	b480      	push	{r7}
 8017e4e:	b083      	sub	sp, #12
 8017e50:	af00      	add	r7, sp, #0
 8017e52:	4603      	mov	r3, r0
 8017e54:	6039      	str	r1, [r7, #0]
 8017e56:	71fb      	strb	r3, [r7, #7]
 8017e58:	4613      	mov	r3, r2
 8017e5a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8017e5c:	79fb      	ldrb	r3, [r7, #7]
 8017e5e:	2b23      	cmp	r3, #35	@ 0x23
 8017e60:	d84a      	bhi.n	8017ef8 <CDC_Control_FS+0xac>
 8017e62:	a201      	add	r2, pc, #4	@ (adr r2, 8017e68 <CDC_Control_FS+0x1c>)
 8017e64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017e68:	08017ef9 	.word	0x08017ef9
 8017e6c:	08017ef9 	.word	0x08017ef9
 8017e70:	08017ef9 	.word	0x08017ef9
 8017e74:	08017ef9 	.word	0x08017ef9
 8017e78:	08017ef9 	.word	0x08017ef9
 8017e7c:	08017ef9 	.word	0x08017ef9
 8017e80:	08017ef9 	.word	0x08017ef9
 8017e84:	08017ef9 	.word	0x08017ef9
 8017e88:	08017ef9 	.word	0x08017ef9
 8017e8c:	08017ef9 	.word	0x08017ef9
 8017e90:	08017ef9 	.word	0x08017ef9
 8017e94:	08017ef9 	.word	0x08017ef9
 8017e98:	08017ef9 	.word	0x08017ef9
 8017e9c:	08017ef9 	.word	0x08017ef9
 8017ea0:	08017ef9 	.word	0x08017ef9
 8017ea4:	08017ef9 	.word	0x08017ef9
 8017ea8:	08017ef9 	.word	0x08017ef9
 8017eac:	08017ef9 	.word	0x08017ef9
 8017eb0:	08017ef9 	.word	0x08017ef9
 8017eb4:	08017ef9 	.word	0x08017ef9
 8017eb8:	08017ef9 	.word	0x08017ef9
 8017ebc:	08017ef9 	.word	0x08017ef9
 8017ec0:	08017ef9 	.word	0x08017ef9
 8017ec4:	08017ef9 	.word	0x08017ef9
 8017ec8:	08017ef9 	.word	0x08017ef9
 8017ecc:	08017ef9 	.word	0x08017ef9
 8017ed0:	08017ef9 	.word	0x08017ef9
 8017ed4:	08017ef9 	.word	0x08017ef9
 8017ed8:	08017ef9 	.word	0x08017ef9
 8017edc:	08017ef9 	.word	0x08017ef9
 8017ee0:	08017ef9 	.word	0x08017ef9
 8017ee4:	08017ef9 	.word	0x08017ef9
 8017ee8:	08017ef9 	.word	0x08017ef9
 8017eec:	08017ef9 	.word	0x08017ef9
 8017ef0:	08017ef9 	.word	0x08017ef9
 8017ef4:	08017ef9 	.word	0x08017ef9
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8017ef8:	bf00      	nop
  }

  return (USBD_OK);
 8017efa:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8017efc:	4618      	mov	r0, r3
 8017efe:	370c      	adds	r7, #12
 8017f00:	46bd      	mov	sp, r7
 8017f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017f06:	4770      	bx	lr

08017f08 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8017f08:	b580      	push	{r7, lr}
 8017f0a:	b082      	sub	sp, #8
 8017f0c:	af00      	add	r7, sp, #0
 8017f0e:	6078      	str	r0, [r7, #4]
 8017f10:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8017f12:	6879      	ldr	r1, [r7, #4]
 8017f14:	4805      	ldr	r0, [pc, #20]	@ (8017f2c <CDC_Receive_FS+0x24>)
 8017f16:	f7fe fb8b 	bl	8016630 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8017f1a:	4804      	ldr	r0, [pc, #16]	@ (8017f2c <CDC_Receive_FS+0x24>)
 8017f1c:	f7fe fbe6 	bl	80166ec <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8017f20:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8017f22:	4618      	mov	r0, r3
 8017f24:	3708      	adds	r7, #8
 8017f26:	46bd      	mov	sp, r7
 8017f28:	bd80      	pop	{r7, pc}
 8017f2a:	bf00      	nop
 8017f2c:	24002390 	.word	0x24002390

08017f30 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8017f30:	b580      	push	{r7, lr}
 8017f32:	b084      	sub	sp, #16
 8017f34:	af00      	add	r7, sp, #0
 8017f36:	6078      	str	r0, [r7, #4]
 8017f38:	460b      	mov	r3, r1
 8017f3a:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8017f3c:	2300      	movs	r3, #0
 8017f3e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8017f40:	4b0d      	ldr	r3, [pc, #52]	@ (8017f78 <CDC_Transmit_FS+0x48>)
 8017f42:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8017f46:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8017f48:	68bb      	ldr	r3, [r7, #8]
 8017f4a:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8017f4e:	2b00      	cmp	r3, #0
 8017f50:	d001      	beq.n	8017f56 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8017f52:	2301      	movs	r3, #1
 8017f54:	e00b      	b.n	8017f6e <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8017f56:	887b      	ldrh	r3, [r7, #2]
 8017f58:	461a      	mov	r2, r3
 8017f5a:	6879      	ldr	r1, [r7, #4]
 8017f5c:	4806      	ldr	r0, [pc, #24]	@ (8017f78 <CDC_Transmit_FS+0x48>)
 8017f5e:	f7fe fb45 	bl	80165ec <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8017f62:	4805      	ldr	r0, [pc, #20]	@ (8017f78 <CDC_Transmit_FS+0x48>)
 8017f64:	f7fe fb82 	bl	801666c <USBD_CDC_TransmitPacket>
 8017f68:	4603      	mov	r3, r0
 8017f6a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8017f6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8017f6e:	4618      	mov	r0, r3
 8017f70:	3710      	adds	r7, #16
 8017f72:	46bd      	mov	sp, r7
 8017f74:	bd80      	pop	{r7, pc}
 8017f76:	bf00      	nop
 8017f78:	24002390 	.word	0x24002390

08017f7c <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8017f7c:	b580      	push	{r7, lr}
 8017f7e:	b086      	sub	sp, #24
 8017f80:	af00      	add	r7, sp, #0
 8017f82:	60f8      	str	r0, [r7, #12]
 8017f84:	60b9      	str	r1, [r7, #8]
 8017f86:	4613      	mov	r3, r2
 8017f88:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8017f8a:	2300      	movs	r3, #0
 8017f8c:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  CDC_LOG_TxCpltCallback();
 8017f8e:	f7e8 fe15 	bl	8000bbc <CDC_LOG_TxCpltCallback>

  /* USER CODE END 13 */
  return result;
 8017f92:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8017f96:	4618      	mov	r0, r3
 8017f98:	3718      	adds	r7, #24
 8017f9a:	46bd      	mov	sp, r7
 8017f9c:	bd80      	pop	{r7, pc}
	...

08017fa0 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017fa0:	b480      	push	{r7}
 8017fa2:	b083      	sub	sp, #12
 8017fa4:	af00      	add	r7, sp, #0
 8017fa6:	4603      	mov	r3, r0
 8017fa8:	6039      	str	r1, [r7, #0]
 8017faa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8017fac:	683b      	ldr	r3, [r7, #0]
 8017fae:	2212      	movs	r2, #18
 8017fb0:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8017fb2:	4b03      	ldr	r3, [pc, #12]	@ (8017fc0 <USBD_FS_DeviceDescriptor+0x20>)
}
 8017fb4:	4618      	mov	r0, r3
 8017fb6:	370c      	adds	r7, #12
 8017fb8:	46bd      	mov	sp, r7
 8017fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017fbe:	4770      	bx	lr
 8017fc0:	24000108 	.word	0x24000108

08017fc4 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017fc4:	b480      	push	{r7}
 8017fc6:	b083      	sub	sp, #12
 8017fc8:	af00      	add	r7, sp, #0
 8017fca:	4603      	mov	r3, r0
 8017fcc:	6039      	str	r1, [r7, #0]
 8017fce:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8017fd0:	683b      	ldr	r3, [r7, #0]
 8017fd2:	2204      	movs	r2, #4
 8017fd4:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8017fd6:	4b03      	ldr	r3, [pc, #12]	@ (8017fe4 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8017fd8:	4618      	mov	r0, r3
 8017fda:	370c      	adds	r7, #12
 8017fdc:	46bd      	mov	sp, r7
 8017fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017fe2:	4770      	bx	lr
 8017fe4:	2400011c 	.word	0x2400011c

08017fe8 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017fe8:	b580      	push	{r7, lr}
 8017fea:	b082      	sub	sp, #8
 8017fec:	af00      	add	r7, sp, #0
 8017fee:	4603      	mov	r3, r0
 8017ff0:	6039      	str	r1, [r7, #0]
 8017ff2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8017ff4:	79fb      	ldrb	r3, [r7, #7]
 8017ff6:	2b00      	cmp	r3, #0
 8017ff8:	d105      	bne.n	8018006 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8017ffa:	683a      	ldr	r2, [r7, #0]
 8017ffc:	4907      	ldr	r1, [pc, #28]	@ (801801c <USBD_FS_ProductStrDescriptor+0x34>)
 8017ffe:	4808      	ldr	r0, [pc, #32]	@ (8018020 <USBD_FS_ProductStrDescriptor+0x38>)
 8018000:	f7ff fdea 	bl	8017bd8 <USBD_GetString>
 8018004:	e004      	b.n	8018010 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8018006:	683a      	ldr	r2, [r7, #0]
 8018008:	4904      	ldr	r1, [pc, #16]	@ (801801c <USBD_FS_ProductStrDescriptor+0x34>)
 801800a:	4805      	ldr	r0, [pc, #20]	@ (8018020 <USBD_FS_ProductStrDescriptor+0x38>)
 801800c:	f7ff fde4 	bl	8017bd8 <USBD_GetString>
  }
  return USBD_StrDesc;
 8018010:	4b02      	ldr	r3, [pc, #8]	@ (801801c <USBD_FS_ProductStrDescriptor+0x34>)
}
 8018012:	4618      	mov	r0, r3
 8018014:	3708      	adds	r7, #8
 8018016:	46bd      	mov	sp, r7
 8018018:	bd80      	pop	{r7, pc}
 801801a:	bf00      	nop
 801801c:	2400366c 	.word	0x2400366c
 8018020:	08019618 	.word	0x08019618

08018024 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8018024:	b580      	push	{r7, lr}
 8018026:	b082      	sub	sp, #8
 8018028:	af00      	add	r7, sp, #0
 801802a:	4603      	mov	r3, r0
 801802c:	6039      	str	r1, [r7, #0]
 801802e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8018030:	683a      	ldr	r2, [r7, #0]
 8018032:	4904      	ldr	r1, [pc, #16]	@ (8018044 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8018034:	4804      	ldr	r0, [pc, #16]	@ (8018048 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8018036:	f7ff fdcf 	bl	8017bd8 <USBD_GetString>
  return USBD_StrDesc;
 801803a:	4b02      	ldr	r3, [pc, #8]	@ (8018044 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 801803c:	4618      	mov	r0, r3
 801803e:	3708      	adds	r7, #8
 8018040:	46bd      	mov	sp, r7
 8018042:	bd80      	pop	{r7, pc}
 8018044:	2400366c 	.word	0x2400366c
 8018048:	08019630 	.word	0x08019630

0801804c <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801804c:	b580      	push	{r7, lr}
 801804e:	b082      	sub	sp, #8
 8018050:	af00      	add	r7, sp, #0
 8018052:	4603      	mov	r3, r0
 8018054:	6039      	str	r1, [r7, #0]
 8018056:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8018058:	683b      	ldr	r3, [r7, #0]
 801805a:	221a      	movs	r2, #26
 801805c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 801805e:	f000 f843 	bl	80180e8 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8018062:	4b02      	ldr	r3, [pc, #8]	@ (801806c <USBD_FS_SerialStrDescriptor+0x20>)
}
 8018064:	4618      	mov	r0, r3
 8018066:	3708      	adds	r7, #8
 8018068:	46bd      	mov	sp, r7
 801806a:	bd80      	pop	{r7, pc}
 801806c:	24000120 	.word	0x24000120

08018070 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8018070:	b580      	push	{r7, lr}
 8018072:	b082      	sub	sp, #8
 8018074:	af00      	add	r7, sp, #0
 8018076:	4603      	mov	r3, r0
 8018078:	6039      	str	r1, [r7, #0]
 801807a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 801807c:	79fb      	ldrb	r3, [r7, #7]
 801807e:	2b00      	cmp	r3, #0
 8018080:	d105      	bne.n	801808e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8018082:	683a      	ldr	r2, [r7, #0]
 8018084:	4907      	ldr	r1, [pc, #28]	@ (80180a4 <USBD_FS_ConfigStrDescriptor+0x34>)
 8018086:	4808      	ldr	r0, [pc, #32]	@ (80180a8 <USBD_FS_ConfigStrDescriptor+0x38>)
 8018088:	f7ff fda6 	bl	8017bd8 <USBD_GetString>
 801808c:	e004      	b.n	8018098 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 801808e:	683a      	ldr	r2, [r7, #0]
 8018090:	4904      	ldr	r1, [pc, #16]	@ (80180a4 <USBD_FS_ConfigStrDescriptor+0x34>)
 8018092:	4805      	ldr	r0, [pc, #20]	@ (80180a8 <USBD_FS_ConfigStrDescriptor+0x38>)
 8018094:	f7ff fda0 	bl	8017bd8 <USBD_GetString>
  }
  return USBD_StrDesc;
 8018098:	4b02      	ldr	r3, [pc, #8]	@ (80180a4 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 801809a:	4618      	mov	r0, r3
 801809c:	3708      	adds	r7, #8
 801809e:	46bd      	mov	sp, r7
 80180a0:	bd80      	pop	{r7, pc}
 80180a2:	bf00      	nop
 80180a4:	2400366c 	.word	0x2400366c
 80180a8:	08019644 	.word	0x08019644

080180ac <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80180ac:	b580      	push	{r7, lr}
 80180ae:	b082      	sub	sp, #8
 80180b0:	af00      	add	r7, sp, #0
 80180b2:	4603      	mov	r3, r0
 80180b4:	6039      	str	r1, [r7, #0]
 80180b6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80180b8:	79fb      	ldrb	r3, [r7, #7]
 80180ba:	2b00      	cmp	r3, #0
 80180bc:	d105      	bne.n	80180ca <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80180be:	683a      	ldr	r2, [r7, #0]
 80180c0:	4907      	ldr	r1, [pc, #28]	@ (80180e0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80180c2:	4808      	ldr	r0, [pc, #32]	@ (80180e4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80180c4:	f7ff fd88 	bl	8017bd8 <USBD_GetString>
 80180c8:	e004      	b.n	80180d4 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80180ca:	683a      	ldr	r2, [r7, #0]
 80180cc:	4904      	ldr	r1, [pc, #16]	@ (80180e0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80180ce:	4805      	ldr	r0, [pc, #20]	@ (80180e4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80180d0:	f7ff fd82 	bl	8017bd8 <USBD_GetString>
  }
  return USBD_StrDesc;
 80180d4:	4b02      	ldr	r3, [pc, #8]	@ (80180e0 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 80180d6:	4618      	mov	r0, r3
 80180d8:	3708      	adds	r7, #8
 80180da:	46bd      	mov	sp, r7
 80180dc:	bd80      	pop	{r7, pc}
 80180de:	bf00      	nop
 80180e0:	2400366c 	.word	0x2400366c
 80180e4:	08019650 	.word	0x08019650

080180e8 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80180e8:	b580      	push	{r7, lr}
 80180ea:	b084      	sub	sp, #16
 80180ec:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80180ee:	4b0f      	ldr	r3, [pc, #60]	@ (801812c <Get_SerialNum+0x44>)
 80180f0:	681b      	ldr	r3, [r3, #0]
 80180f2:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80180f4:	4b0e      	ldr	r3, [pc, #56]	@ (8018130 <Get_SerialNum+0x48>)
 80180f6:	681b      	ldr	r3, [r3, #0]
 80180f8:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80180fa:	4b0e      	ldr	r3, [pc, #56]	@ (8018134 <Get_SerialNum+0x4c>)
 80180fc:	681b      	ldr	r3, [r3, #0]
 80180fe:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8018100:	68fa      	ldr	r2, [r7, #12]
 8018102:	687b      	ldr	r3, [r7, #4]
 8018104:	4413      	add	r3, r2
 8018106:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8018108:	68fb      	ldr	r3, [r7, #12]
 801810a:	2b00      	cmp	r3, #0
 801810c:	d009      	beq.n	8018122 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 801810e:	2208      	movs	r2, #8
 8018110:	4909      	ldr	r1, [pc, #36]	@ (8018138 <Get_SerialNum+0x50>)
 8018112:	68f8      	ldr	r0, [r7, #12]
 8018114:	f000 f814 	bl	8018140 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8018118:	2204      	movs	r2, #4
 801811a:	4908      	ldr	r1, [pc, #32]	@ (801813c <Get_SerialNum+0x54>)
 801811c:	68b8      	ldr	r0, [r7, #8]
 801811e:	f000 f80f 	bl	8018140 <IntToUnicode>
  }
}
 8018122:	bf00      	nop
 8018124:	3710      	adds	r7, #16
 8018126:	46bd      	mov	sp, r7
 8018128:	bd80      	pop	{r7, pc}
 801812a:	bf00      	nop
 801812c:	1ff1e800 	.word	0x1ff1e800
 8018130:	1ff1e804 	.word	0x1ff1e804
 8018134:	1ff1e808 	.word	0x1ff1e808
 8018138:	24000122 	.word	0x24000122
 801813c:	24000132 	.word	0x24000132

08018140 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8018140:	b480      	push	{r7}
 8018142:	b087      	sub	sp, #28
 8018144:	af00      	add	r7, sp, #0
 8018146:	60f8      	str	r0, [r7, #12]
 8018148:	60b9      	str	r1, [r7, #8]
 801814a:	4613      	mov	r3, r2
 801814c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 801814e:	2300      	movs	r3, #0
 8018150:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8018152:	2300      	movs	r3, #0
 8018154:	75fb      	strb	r3, [r7, #23]
 8018156:	e027      	b.n	80181a8 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8018158:	68fb      	ldr	r3, [r7, #12]
 801815a:	0f1b      	lsrs	r3, r3, #28
 801815c:	2b09      	cmp	r3, #9
 801815e:	d80b      	bhi.n	8018178 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8018160:	68fb      	ldr	r3, [r7, #12]
 8018162:	0f1b      	lsrs	r3, r3, #28
 8018164:	b2da      	uxtb	r2, r3
 8018166:	7dfb      	ldrb	r3, [r7, #23]
 8018168:	005b      	lsls	r3, r3, #1
 801816a:	4619      	mov	r1, r3
 801816c:	68bb      	ldr	r3, [r7, #8]
 801816e:	440b      	add	r3, r1
 8018170:	3230      	adds	r2, #48	@ 0x30
 8018172:	b2d2      	uxtb	r2, r2
 8018174:	701a      	strb	r2, [r3, #0]
 8018176:	e00a      	b.n	801818e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8018178:	68fb      	ldr	r3, [r7, #12]
 801817a:	0f1b      	lsrs	r3, r3, #28
 801817c:	b2da      	uxtb	r2, r3
 801817e:	7dfb      	ldrb	r3, [r7, #23]
 8018180:	005b      	lsls	r3, r3, #1
 8018182:	4619      	mov	r1, r3
 8018184:	68bb      	ldr	r3, [r7, #8]
 8018186:	440b      	add	r3, r1
 8018188:	3237      	adds	r2, #55	@ 0x37
 801818a:	b2d2      	uxtb	r2, r2
 801818c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 801818e:	68fb      	ldr	r3, [r7, #12]
 8018190:	011b      	lsls	r3, r3, #4
 8018192:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8018194:	7dfb      	ldrb	r3, [r7, #23]
 8018196:	005b      	lsls	r3, r3, #1
 8018198:	3301      	adds	r3, #1
 801819a:	68ba      	ldr	r2, [r7, #8]
 801819c:	4413      	add	r3, r2
 801819e:	2200      	movs	r2, #0
 80181a0:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80181a2:	7dfb      	ldrb	r3, [r7, #23]
 80181a4:	3301      	adds	r3, #1
 80181a6:	75fb      	strb	r3, [r7, #23]
 80181a8:	7dfa      	ldrb	r2, [r7, #23]
 80181aa:	79fb      	ldrb	r3, [r7, #7]
 80181ac:	429a      	cmp	r2, r3
 80181ae:	d3d3      	bcc.n	8018158 <IntToUnicode+0x18>
  }
}
 80181b0:	bf00      	nop
 80181b2:	bf00      	nop
 80181b4:	371c      	adds	r7, #28
 80181b6:	46bd      	mov	sp, r7
 80181b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80181bc:	4770      	bx	lr
	...

080181c0 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80181c0:	b580      	push	{r7, lr}
 80181c2:	b0ba      	sub	sp, #232	@ 0xe8
 80181c4:	af00      	add	r7, sp, #0
 80181c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80181c8:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80181cc:	2200      	movs	r2, #0
 80181ce:	601a      	str	r2, [r3, #0]
 80181d0:	605a      	str	r2, [r3, #4]
 80181d2:	609a      	str	r2, [r3, #8]
 80181d4:	60da      	str	r2, [r3, #12]
 80181d6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80181d8:	f107 0310 	add.w	r3, r7, #16
 80181dc:	22c0      	movs	r2, #192	@ 0xc0
 80181de:	2100      	movs	r1, #0
 80181e0:	4618      	mov	r0, r3
 80181e2:	f000 fb8d 	bl	8018900 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 80181e6:	687b      	ldr	r3, [r7, #4]
 80181e8:	681b      	ldr	r3, [r3, #0]
 80181ea:	4a34      	ldr	r2, [pc, #208]	@ (80182bc <HAL_PCD_MspInit+0xfc>)
 80181ec:	4293      	cmp	r3, r2
 80181ee:	d161      	bne.n	80182b4 <HAL_PCD_MspInit+0xf4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80181f0:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80181f4:	f04f 0300 	mov.w	r3, #0
 80181f8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 80181fc:	f44f 1340 	mov.w	r3, #3145728	@ 0x300000
 8018200:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8018204:	f107 0310 	add.w	r3, r7, #16
 8018208:	4618      	mov	r0, r3
 801820a:	f7f6 fab5 	bl	800e778 <HAL_RCCEx_PeriphCLKConfig>
 801820e:	4603      	mov	r3, r0
 8018210:	2b00      	cmp	r3, #0
 8018212:	d001      	beq.n	8018218 <HAL_PCD_MspInit+0x58>
    {
      Error_Handler();
 8018214:	f7e9 ff57 	bl	80020c6 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 8018218:	f7f5 fab8 	bl	800d78c <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 801821c:	4b28      	ldr	r3, [pc, #160]	@ (80182c0 <HAL_PCD_MspInit+0x100>)
 801821e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8018222:	4a27      	ldr	r2, [pc, #156]	@ (80182c0 <HAL_PCD_MspInit+0x100>)
 8018224:	f043 0301 	orr.w	r3, r3, #1
 8018228:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 801822c:	4b24      	ldr	r3, [pc, #144]	@ (80182c0 <HAL_PCD_MspInit+0x100>)
 801822e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8018232:	f003 0301 	and.w	r3, r3, #1
 8018236:	60fb      	str	r3, [r7, #12]
 8018238:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 801823a:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 801823e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8018242:	2302      	movs	r3, #2
 8018244:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8018248:	2300      	movs	r3, #0
 801824a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 801824e:	2302      	movs	r3, #2
 8018250:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8018254:	230a      	movs	r3, #10
 8018256:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 801825a:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 801825e:	4619      	mov	r1, r3
 8018260:	4818      	ldr	r0, [pc, #96]	@ (80182c4 <HAL_PCD_MspInit+0x104>)
 8018262:	f7f1 fa65 	bl	8009730 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8018266:	4b16      	ldr	r3, [pc, #88]	@ (80182c0 <HAL_PCD_MspInit+0x100>)
 8018268:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 801826c:	4a14      	ldr	r2, [pc, #80]	@ (80182c0 <HAL_PCD_MspInit+0x100>)
 801826e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8018272:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8018276:	4b12      	ldr	r3, [pc, #72]	@ (80182c0 <HAL_PCD_MspInit+0x100>)
 8018278:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 801827c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8018280:	60bb      	str	r3, [r7, #8]
 8018282:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_EP1_OUT_IRQn, 5, 0);
 8018284:	2200      	movs	r2, #0
 8018286:	2105      	movs	r1, #5
 8018288:	2062      	movs	r0, #98	@ 0x62
 801828a:	f7ee fb4e 	bl	800692a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_EP1_OUT_IRQn);
 801828e:	2062      	movs	r0, #98	@ 0x62
 8018290:	f7ee fb65 	bl	800695e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(OTG_FS_EP1_IN_IRQn, 5, 0);
 8018294:	2200      	movs	r2, #0
 8018296:	2105      	movs	r1, #5
 8018298:	2063      	movs	r0, #99	@ 0x63
 801829a:	f7ee fb46 	bl	800692a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_EP1_IN_IRQn);
 801829e:	2063      	movs	r0, #99	@ 0x63
 80182a0:	f7ee fb5d 	bl	800695e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 80182a4:	2200      	movs	r2, #0
 80182a6:	2105      	movs	r1, #5
 80182a8:	2065      	movs	r0, #101	@ 0x65
 80182aa:	f7ee fb3e 	bl	800692a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80182ae:	2065      	movs	r0, #101	@ 0x65
 80182b0:	f7ee fb55 	bl	800695e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80182b4:	bf00      	nop
 80182b6:	37e8      	adds	r7, #232	@ 0xe8
 80182b8:	46bd      	mov	sp, r7
 80182ba:	bd80      	pop	{r7, pc}
 80182bc:	40080000 	.word	0x40080000
 80182c0:	58024400 	.word	0x58024400
 80182c4:	58020000 	.word	0x58020000

080182c8 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80182c8:	b580      	push	{r7, lr}
 80182ca:	b082      	sub	sp, #8
 80182cc:	af00      	add	r7, sp, #0
 80182ce:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80182d0:	687b      	ldr	r3, [r7, #4]
 80182d2:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 80182d6:	687b      	ldr	r3, [r7, #4]
 80182d8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80182dc:	4619      	mov	r1, r3
 80182de:	4610      	mov	r0, r2
 80182e0:	f7fe faed 	bl	80168be <USBD_LL_SetupStage>
}
 80182e4:	bf00      	nop
 80182e6:	3708      	adds	r7, #8
 80182e8:	46bd      	mov	sp, r7
 80182ea:	bd80      	pop	{r7, pc}

080182ec <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80182ec:	b580      	push	{r7, lr}
 80182ee:	b082      	sub	sp, #8
 80182f0:	af00      	add	r7, sp, #0
 80182f2:	6078      	str	r0, [r7, #4]
 80182f4:	460b      	mov	r3, r1
 80182f6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80182f8:	687b      	ldr	r3, [r7, #4]
 80182fa:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 80182fe:	78fa      	ldrb	r2, [r7, #3]
 8018300:	6879      	ldr	r1, [r7, #4]
 8018302:	4613      	mov	r3, r2
 8018304:	00db      	lsls	r3, r3, #3
 8018306:	4413      	add	r3, r2
 8018308:	009b      	lsls	r3, r3, #2
 801830a:	440b      	add	r3, r1
 801830c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8018310:	681a      	ldr	r2, [r3, #0]
 8018312:	78fb      	ldrb	r3, [r7, #3]
 8018314:	4619      	mov	r1, r3
 8018316:	f7fe fb27 	bl	8016968 <USBD_LL_DataOutStage>
}
 801831a:	bf00      	nop
 801831c:	3708      	adds	r7, #8
 801831e:	46bd      	mov	sp, r7
 8018320:	bd80      	pop	{r7, pc}

08018322 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018322:	b580      	push	{r7, lr}
 8018324:	b082      	sub	sp, #8
 8018326:	af00      	add	r7, sp, #0
 8018328:	6078      	str	r0, [r7, #4]
 801832a:	460b      	mov	r3, r1
 801832c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 801832e:	687b      	ldr	r3, [r7, #4]
 8018330:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8018334:	78fa      	ldrb	r2, [r7, #3]
 8018336:	6879      	ldr	r1, [r7, #4]
 8018338:	4613      	mov	r3, r2
 801833a:	00db      	lsls	r3, r3, #3
 801833c:	4413      	add	r3, r2
 801833e:	009b      	lsls	r3, r3, #2
 8018340:	440b      	add	r3, r1
 8018342:	3320      	adds	r3, #32
 8018344:	681a      	ldr	r2, [r3, #0]
 8018346:	78fb      	ldrb	r3, [r7, #3]
 8018348:	4619      	mov	r1, r3
 801834a:	f7fe fbc0 	bl	8016ace <USBD_LL_DataInStage>
}
 801834e:	bf00      	nop
 8018350:	3708      	adds	r7, #8
 8018352:	46bd      	mov	sp, r7
 8018354:	bd80      	pop	{r7, pc}

08018356 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018356:	b580      	push	{r7, lr}
 8018358:	b082      	sub	sp, #8
 801835a:	af00      	add	r7, sp, #0
 801835c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 801835e:	687b      	ldr	r3, [r7, #4]
 8018360:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8018364:	4618      	mov	r0, r3
 8018366:	f7fe fcfa 	bl	8016d5e <USBD_LL_SOF>
}
 801836a:	bf00      	nop
 801836c:	3708      	adds	r7, #8
 801836e:	46bd      	mov	sp, r7
 8018370:	bd80      	pop	{r7, pc}

08018372 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018372:	b580      	push	{r7, lr}
 8018374:	b084      	sub	sp, #16
 8018376:	af00      	add	r7, sp, #0
 8018378:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 801837a:	2301      	movs	r3, #1
 801837c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 801837e:	687b      	ldr	r3, [r7, #4]
 8018380:	79db      	ldrb	r3, [r3, #7]
 8018382:	2b00      	cmp	r3, #0
 8018384:	d102      	bne.n	801838c <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8018386:	2300      	movs	r3, #0
 8018388:	73fb      	strb	r3, [r7, #15]
 801838a:	e008      	b.n	801839e <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 801838c:	687b      	ldr	r3, [r7, #4]
 801838e:	79db      	ldrb	r3, [r3, #7]
 8018390:	2b02      	cmp	r3, #2
 8018392:	d102      	bne.n	801839a <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8018394:	2301      	movs	r3, #1
 8018396:	73fb      	strb	r3, [r7, #15]
 8018398:	e001      	b.n	801839e <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 801839a:	f7e9 fe94 	bl	80020c6 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 801839e:	687b      	ldr	r3, [r7, #4]
 80183a0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80183a4:	7bfa      	ldrb	r2, [r7, #15]
 80183a6:	4611      	mov	r1, r2
 80183a8:	4618      	mov	r0, r3
 80183aa:	f7fe fc94 	bl	8016cd6 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80183ae:	687b      	ldr	r3, [r7, #4]
 80183b0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80183b4:	4618      	mov	r0, r3
 80183b6:	f7fe fc3c 	bl	8016c32 <USBD_LL_Reset>
}
 80183ba:	bf00      	nop
 80183bc:	3710      	adds	r7, #16
 80183be:	46bd      	mov	sp, r7
 80183c0:	bd80      	pop	{r7, pc}
	...

080183c4 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80183c4:	b580      	push	{r7, lr}
 80183c6:	b082      	sub	sp, #8
 80183c8:	af00      	add	r7, sp, #0
 80183ca:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80183cc:	687b      	ldr	r3, [r7, #4]
 80183ce:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80183d2:	4618      	mov	r0, r3
 80183d4:	f7fe fc8f 	bl	8016cf6 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80183d8:	687b      	ldr	r3, [r7, #4]
 80183da:	681b      	ldr	r3, [r3, #0]
 80183dc:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80183e0:	681b      	ldr	r3, [r3, #0]
 80183e2:	687a      	ldr	r2, [r7, #4]
 80183e4:	6812      	ldr	r2, [r2, #0]
 80183e6:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80183ea:	f043 0301 	orr.w	r3, r3, #1
 80183ee:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80183f0:	687b      	ldr	r3, [r7, #4]
 80183f2:	7adb      	ldrb	r3, [r3, #11]
 80183f4:	2b00      	cmp	r3, #0
 80183f6:	d005      	beq.n	8018404 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80183f8:	4b04      	ldr	r3, [pc, #16]	@ (801840c <HAL_PCD_SuspendCallback+0x48>)
 80183fa:	691b      	ldr	r3, [r3, #16]
 80183fc:	4a03      	ldr	r2, [pc, #12]	@ (801840c <HAL_PCD_SuspendCallback+0x48>)
 80183fe:	f043 0306 	orr.w	r3, r3, #6
 8018402:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8018404:	bf00      	nop
 8018406:	3708      	adds	r7, #8
 8018408:	46bd      	mov	sp, r7
 801840a:	bd80      	pop	{r7, pc}
 801840c:	e000ed00 	.word	0xe000ed00

08018410 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018410:	b580      	push	{r7, lr}
 8018412:	b082      	sub	sp, #8
 8018414:	af00      	add	r7, sp, #0
 8018416:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8018418:	687b      	ldr	r3, [r7, #4]
 801841a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801841e:	4618      	mov	r0, r3
 8018420:	f7fe fc85 	bl	8016d2e <USBD_LL_Resume>
}
 8018424:	bf00      	nop
 8018426:	3708      	adds	r7, #8
 8018428:	46bd      	mov	sp, r7
 801842a:	bd80      	pop	{r7, pc}

0801842c <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801842c:	b580      	push	{r7, lr}
 801842e:	b082      	sub	sp, #8
 8018430:	af00      	add	r7, sp, #0
 8018432:	6078      	str	r0, [r7, #4]
 8018434:	460b      	mov	r3, r1
 8018436:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8018438:	687b      	ldr	r3, [r7, #4]
 801843a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801843e:	78fa      	ldrb	r2, [r7, #3]
 8018440:	4611      	mov	r1, r2
 8018442:	4618      	mov	r0, r3
 8018444:	f7fe fcdd 	bl	8016e02 <USBD_LL_IsoOUTIncomplete>
}
 8018448:	bf00      	nop
 801844a:	3708      	adds	r7, #8
 801844c:	46bd      	mov	sp, r7
 801844e:	bd80      	pop	{r7, pc}

08018450 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018450:	b580      	push	{r7, lr}
 8018452:	b082      	sub	sp, #8
 8018454:	af00      	add	r7, sp, #0
 8018456:	6078      	str	r0, [r7, #4]
 8018458:	460b      	mov	r3, r1
 801845a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 801845c:	687b      	ldr	r3, [r7, #4]
 801845e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8018462:	78fa      	ldrb	r2, [r7, #3]
 8018464:	4611      	mov	r1, r2
 8018466:	4618      	mov	r0, r3
 8018468:	f7fe fc99 	bl	8016d9e <USBD_LL_IsoINIncomplete>
}
 801846c:	bf00      	nop
 801846e:	3708      	adds	r7, #8
 8018470:	46bd      	mov	sp, r7
 8018472:	bd80      	pop	{r7, pc}

08018474 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018474:	b580      	push	{r7, lr}
 8018476:	b082      	sub	sp, #8
 8018478:	af00      	add	r7, sp, #0
 801847a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 801847c:	687b      	ldr	r3, [r7, #4]
 801847e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8018482:	4618      	mov	r0, r3
 8018484:	f7fe fcef 	bl	8016e66 <USBD_LL_DevConnected>
}
 8018488:	bf00      	nop
 801848a:	3708      	adds	r7, #8
 801848c:	46bd      	mov	sp, r7
 801848e:	bd80      	pop	{r7, pc}

08018490 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018490:	b580      	push	{r7, lr}
 8018492:	b082      	sub	sp, #8
 8018494:	af00      	add	r7, sp, #0
 8018496:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8018498:	687b      	ldr	r3, [r7, #4]
 801849a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801849e:	4618      	mov	r0, r3
 80184a0:	f7fe fcec 	bl	8016e7c <USBD_LL_DevDisconnected>
}
 80184a4:	bf00      	nop
 80184a6:	3708      	adds	r7, #8
 80184a8:	46bd      	mov	sp, r7
 80184aa:	bd80      	pop	{r7, pc}

080184ac <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80184ac:	b580      	push	{r7, lr}
 80184ae:	b082      	sub	sp, #8
 80184b0:	af00      	add	r7, sp, #0
 80184b2:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 80184b4:	687b      	ldr	r3, [r7, #4]
 80184b6:	781b      	ldrb	r3, [r3, #0]
 80184b8:	2b00      	cmp	r3, #0
 80184ba:	d13e      	bne.n	801853a <USBD_LL_Init+0x8e>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 80184bc:	4a21      	ldr	r2, [pc, #132]	@ (8018544 <USBD_LL_Init+0x98>)
 80184be:	687b      	ldr	r3, [r7, #4]
 80184c0:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 80184c4:	687b      	ldr	r3, [r7, #4]
 80184c6:	4a1f      	ldr	r2, [pc, #124]	@ (8018544 <USBD_LL_Init+0x98>)
 80184c8:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80184cc:	4b1d      	ldr	r3, [pc, #116]	@ (8018544 <USBD_LL_Init+0x98>)
 80184ce:	4a1e      	ldr	r2, [pc, #120]	@ (8018548 <USBD_LL_Init+0x9c>)
 80184d0:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 80184d2:	4b1c      	ldr	r3, [pc, #112]	@ (8018544 <USBD_LL_Init+0x98>)
 80184d4:	2209      	movs	r2, #9
 80184d6:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80184d8:	4b1a      	ldr	r3, [pc, #104]	@ (8018544 <USBD_LL_Init+0x98>)
 80184da:	2202      	movs	r2, #2
 80184dc:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80184de:	4b19      	ldr	r3, [pc, #100]	@ (8018544 <USBD_LL_Init+0x98>)
 80184e0:	2200      	movs	r2, #0
 80184e2:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80184e4:	4b17      	ldr	r3, [pc, #92]	@ (8018544 <USBD_LL_Init+0x98>)
 80184e6:	2202      	movs	r2, #2
 80184e8:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80184ea:	4b16      	ldr	r3, [pc, #88]	@ (8018544 <USBD_LL_Init+0x98>)
 80184ec:	2200      	movs	r2, #0
 80184ee:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80184f0:	4b14      	ldr	r3, [pc, #80]	@ (8018544 <USBD_LL_Init+0x98>)
 80184f2:	2200      	movs	r2, #0
 80184f4:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80184f6:	4b13      	ldr	r3, [pc, #76]	@ (8018544 <USBD_LL_Init+0x98>)
 80184f8:	2200      	movs	r2, #0
 80184fa:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 80184fc:	4b11      	ldr	r3, [pc, #68]	@ (8018544 <USBD_LL_Init+0x98>)
 80184fe:	2200      	movs	r2, #0
 8018500:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8018502:	4b10      	ldr	r3, [pc, #64]	@ (8018544 <USBD_LL_Init+0x98>)
 8018504:	2200      	movs	r2, #0
 8018506:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8018508:	4b0e      	ldr	r3, [pc, #56]	@ (8018544 <USBD_LL_Init+0x98>)
 801850a:	2200      	movs	r2, #0
 801850c:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 801850e:	480d      	ldr	r0, [pc, #52]	@ (8018544 <USBD_LL_Init+0x98>)
 8018510:	f7f3 fe62 	bl	800c1d8 <HAL_PCD_Init>
 8018514:	4603      	mov	r3, r0
 8018516:	2b00      	cmp	r3, #0
 8018518:	d001      	beq.n	801851e <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 801851a:	f7e9 fdd4 	bl	80020c6 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN TxRx_Configuration */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 801851e:	2180      	movs	r1, #128	@ 0x80
 8018520:	4808      	ldr	r0, [pc, #32]	@ (8018544 <USBD_LL_Init+0x98>)
 8018522:	f7f5 f8b8 	bl	800d696 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8018526:	2240      	movs	r2, #64	@ 0x40
 8018528:	2100      	movs	r1, #0
 801852a:	4806      	ldr	r0, [pc, #24]	@ (8018544 <USBD_LL_Init+0x98>)
 801852c:	f7f5 f86c 	bl	800d608 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8018530:	2280      	movs	r2, #128	@ 0x80
 8018532:	2101      	movs	r1, #1
 8018534:	4803      	ldr	r0, [pc, #12]	@ (8018544 <USBD_LL_Init+0x98>)
 8018536:	f7f5 f867 	bl	800d608 <HAL_PCDEx_SetTxFiFo>
  /* USER CODE END TxRx_Configuration */
  }
  return USBD_OK;
 801853a:	2300      	movs	r3, #0
}
 801853c:	4618      	mov	r0, r3
 801853e:	3708      	adds	r7, #8
 8018540:	46bd      	mov	sp, r7
 8018542:	bd80      	pop	{r7, pc}
 8018544:	2400386c 	.word	0x2400386c
 8018548:	40080000 	.word	0x40080000

0801854c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 801854c:	b580      	push	{r7, lr}
 801854e:	b084      	sub	sp, #16
 8018550:	af00      	add	r7, sp, #0
 8018552:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018554:	2300      	movs	r3, #0
 8018556:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018558:	2300      	movs	r3, #0
 801855a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 801855c:	687b      	ldr	r3, [r7, #4]
 801855e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8018562:	4618      	mov	r0, r3
 8018564:	f7f3 ff44 	bl	800c3f0 <HAL_PCD_Start>
 8018568:	4603      	mov	r3, r0
 801856a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801856c:	7bfb      	ldrb	r3, [r7, #15]
 801856e:	4618      	mov	r0, r3
 8018570:	f000 f942 	bl	80187f8 <USBD_Get_USB_Status>
 8018574:	4603      	mov	r3, r0
 8018576:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8018578:	7bbb      	ldrb	r3, [r7, #14]
}
 801857a:	4618      	mov	r0, r3
 801857c:	3710      	adds	r7, #16
 801857e:	46bd      	mov	sp, r7
 8018580:	bd80      	pop	{r7, pc}

08018582 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8018582:	b580      	push	{r7, lr}
 8018584:	b084      	sub	sp, #16
 8018586:	af00      	add	r7, sp, #0
 8018588:	6078      	str	r0, [r7, #4]
 801858a:	4608      	mov	r0, r1
 801858c:	4611      	mov	r1, r2
 801858e:	461a      	mov	r2, r3
 8018590:	4603      	mov	r3, r0
 8018592:	70fb      	strb	r3, [r7, #3]
 8018594:	460b      	mov	r3, r1
 8018596:	70bb      	strb	r3, [r7, #2]
 8018598:	4613      	mov	r3, r2
 801859a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801859c:	2300      	movs	r3, #0
 801859e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80185a0:	2300      	movs	r3, #0
 80185a2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80185a4:	687b      	ldr	r3, [r7, #4]
 80185a6:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80185aa:	78bb      	ldrb	r3, [r7, #2]
 80185ac:	883a      	ldrh	r2, [r7, #0]
 80185ae:	78f9      	ldrb	r1, [r7, #3]
 80185b0:	f7f4 fc45 	bl	800ce3e <HAL_PCD_EP_Open>
 80185b4:	4603      	mov	r3, r0
 80185b6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80185b8:	7bfb      	ldrb	r3, [r7, #15]
 80185ba:	4618      	mov	r0, r3
 80185bc:	f000 f91c 	bl	80187f8 <USBD_Get_USB_Status>
 80185c0:	4603      	mov	r3, r0
 80185c2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80185c4:	7bbb      	ldrb	r3, [r7, #14]
}
 80185c6:	4618      	mov	r0, r3
 80185c8:	3710      	adds	r7, #16
 80185ca:	46bd      	mov	sp, r7
 80185cc:	bd80      	pop	{r7, pc}

080185ce <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80185ce:	b580      	push	{r7, lr}
 80185d0:	b084      	sub	sp, #16
 80185d2:	af00      	add	r7, sp, #0
 80185d4:	6078      	str	r0, [r7, #4]
 80185d6:	460b      	mov	r3, r1
 80185d8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80185da:	2300      	movs	r3, #0
 80185dc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80185de:	2300      	movs	r3, #0
 80185e0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80185e2:	687b      	ldr	r3, [r7, #4]
 80185e4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80185e8:	78fa      	ldrb	r2, [r7, #3]
 80185ea:	4611      	mov	r1, r2
 80185ec:	4618      	mov	r0, r3
 80185ee:	f7f4 fc90 	bl	800cf12 <HAL_PCD_EP_Close>
 80185f2:	4603      	mov	r3, r0
 80185f4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80185f6:	7bfb      	ldrb	r3, [r7, #15]
 80185f8:	4618      	mov	r0, r3
 80185fa:	f000 f8fd 	bl	80187f8 <USBD_Get_USB_Status>
 80185fe:	4603      	mov	r3, r0
 8018600:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8018602:	7bbb      	ldrb	r3, [r7, #14]
}
 8018604:	4618      	mov	r0, r3
 8018606:	3710      	adds	r7, #16
 8018608:	46bd      	mov	sp, r7
 801860a:	bd80      	pop	{r7, pc}

0801860c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801860c:	b580      	push	{r7, lr}
 801860e:	b084      	sub	sp, #16
 8018610:	af00      	add	r7, sp, #0
 8018612:	6078      	str	r0, [r7, #4]
 8018614:	460b      	mov	r3, r1
 8018616:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018618:	2300      	movs	r3, #0
 801861a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801861c:	2300      	movs	r3, #0
 801861e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8018620:	687b      	ldr	r3, [r7, #4]
 8018622:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8018626:	78fa      	ldrb	r2, [r7, #3]
 8018628:	4611      	mov	r1, r2
 801862a:	4618      	mov	r0, r3
 801862c:	f7f4 fd48 	bl	800d0c0 <HAL_PCD_EP_SetStall>
 8018630:	4603      	mov	r3, r0
 8018632:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8018634:	7bfb      	ldrb	r3, [r7, #15]
 8018636:	4618      	mov	r0, r3
 8018638:	f000 f8de 	bl	80187f8 <USBD_Get_USB_Status>
 801863c:	4603      	mov	r3, r0
 801863e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8018640:	7bbb      	ldrb	r3, [r7, #14]
}
 8018642:	4618      	mov	r0, r3
 8018644:	3710      	adds	r7, #16
 8018646:	46bd      	mov	sp, r7
 8018648:	bd80      	pop	{r7, pc}

0801864a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801864a:	b580      	push	{r7, lr}
 801864c:	b084      	sub	sp, #16
 801864e:	af00      	add	r7, sp, #0
 8018650:	6078      	str	r0, [r7, #4]
 8018652:	460b      	mov	r3, r1
 8018654:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018656:	2300      	movs	r3, #0
 8018658:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801865a:	2300      	movs	r3, #0
 801865c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 801865e:	687b      	ldr	r3, [r7, #4]
 8018660:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8018664:	78fa      	ldrb	r2, [r7, #3]
 8018666:	4611      	mov	r1, r2
 8018668:	4618      	mov	r0, r3
 801866a:	f7f4 fd8c 	bl	800d186 <HAL_PCD_EP_ClrStall>
 801866e:	4603      	mov	r3, r0
 8018670:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8018672:	7bfb      	ldrb	r3, [r7, #15]
 8018674:	4618      	mov	r0, r3
 8018676:	f000 f8bf 	bl	80187f8 <USBD_Get_USB_Status>
 801867a:	4603      	mov	r3, r0
 801867c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801867e:	7bbb      	ldrb	r3, [r7, #14]
}
 8018680:	4618      	mov	r0, r3
 8018682:	3710      	adds	r7, #16
 8018684:	46bd      	mov	sp, r7
 8018686:	bd80      	pop	{r7, pc}

08018688 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8018688:	b480      	push	{r7}
 801868a:	b085      	sub	sp, #20
 801868c:	af00      	add	r7, sp, #0
 801868e:	6078      	str	r0, [r7, #4]
 8018690:	460b      	mov	r3, r1
 8018692:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8018694:	687b      	ldr	r3, [r7, #4]
 8018696:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801869a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 801869c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80186a0:	2b00      	cmp	r3, #0
 80186a2:	da0b      	bge.n	80186bc <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80186a4:	78fb      	ldrb	r3, [r7, #3]
 80186a6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80186aa:	68f9      	ldr	r1, [r7, #12]
 80186ac:	4613      	mov	r3, r2
 80186ae:	00db      	lsls	r3, r3, #3
 80186b0:	4413      	add	r3, r2
 80186b2:	009b      	lsls	r3, r3, #2
 80186b4:	440b      	add	r3, r1
 80186b6:	3316      	adds	r3, #22
 80186b8:	781b      	ldrb	r3, [r3, #0]
 80186ba:	e00b      	b.n	80186d4 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80186bc:	78fb      	ldrb	r3, [r7, #3]
 80186be:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80186c2:	68f9      	ldr	r1, [r7, #12]
 80186c4:	4613      	mov	r3, r2
 80186c6:	00db      	lsls	r3, r3, #3
 80186c8:	4413      	add	r3, r2
 80186ca:	009b      	lsls	r3, r3, #2
 80186cc:	440b      	add	r3, r1
 80186ce:	f203 2356 	addw	r3, r3, #598	@ 0x256
 80186d2:	781b      	ldrb	r3, [r3, #0]
  }
}
 80186d4:	4618      	mov	r0, r3
 80186d6:	3714      	adds	r7, #20
 80186d8:	46bd      	mov	sp, r7
 80186da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80186de:	4770      	bx	lr

080186e0 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80186e0:	b580      	push	{r7, lr}
 80186e2:	b084      	sub	sp, #16
 80186e4:	af00      	add	r7, sp, #0
 80186e6:	6078      	str	r0, [r7, #4]
 80186e8:	460b      	mov	r3, r1
 80186ea:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80186ec:	2300      	movs	r3, #0
 80186ee:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80186f0:	2300      	movs	r3, #0
 80186f2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80186f4:	687b      	ldr	r3, [r7, #4]
 80186f6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80186fa:	78fa      	ldrb	r2, [r7, #3]
 80186fc:	4611      	mov	r1, r2
 80186fe:	4618      	mov	r0, r3
 8018700:	f7f4 fb79 	bl	800cdf6 <HAL_PCD_SetAddress>
 8018704:	4603      	mov	r3, r0
 8018706:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8018708:	7bfb      	ldrb	r3, [r7, #15]
 801870a:	4618      	mov	r0, r3
 801870c:	f000 f874 	bl	80187f8 <USBD_Get_USB_Status>
 8018710:	4603      	mov	r3, r0
 8018712:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8018714:	7bbb      	ldrb	r3, [r7, #14]
}
 8018716:	4618      	mov	r0, r3
 8018718:	3710      	adds	r7, #16
 801871a:	46bd      	mov	sp, r7
 801871c:	bd80      	pop	{r7, pc}

0801871e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 801871e:	b580      	push	{r7, lr}
 8018720:	b086      	sub	sp, #24
 8018722:	af00      	add	r7, sp, #0
 8018724:	60f8      	str	r0, [r7, #12]
 8018726:	607a      	str	r2, [r7, #4]
 8018728:	603b      	str	r3, [r7, #0]
 801872a:	460b      	mov	r3, r1
 801872c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801872e:	2300      	movs	r3, #0
 8018730:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018732:	2300      	movs	r3, #0
 8018734:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8018736:	68fb      	ldr	r3, [r7, #12]
 8018738:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 801873c:	7af9      	ldrb	r1, [r7, #11]
 801873e:	683b      	ldr	r3, [r7, #0]
 8018740:	687a      	ldr	r2, [r7, #4]
 8018742:	f7f4 fc83 	bl	800d04c <HAL_PCD_EP_Transmit>
 8018746:	4603      	mov	r3, r0
 8018748:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801874a:	7dfb      	ldrb	r3, [r7, #23]
 801874c:	4618      	mov	r0, r3
 801874e:	f000 f853 	bl	80187f8 <USBD_Get_USB_Status>
 8018752:	4603      	mov	r3, r0
 8018754:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8018756:	7dbb      	ldrb	r3, [r7, #22]
}
 8018758:	4618      	mov	r0, r3
 801875a:	3718      	adds	r7, #24
 801875c:	46bd      	mov	sp, r7
 801875e:	bd80      	pop	{r7, pc}

08018760 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8018760:	b580      	push	{r7, lr}
 8018762:	b086      	sub	sp, #24
 8018764:	af00      	add	r7, sp, #0
 8018766:	60f8      	str	r0, [r7, #12]
 8018768:	607a      	str	r2, [r7, #4]
 801876a:	603b      	str	r3, [r7, #0]
 801876c:	460b      	mov	r3, r1
 801876e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018770:	2300      	movs	r3, #0
 8018772:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018774:	2300      	movs	r3, #0
 8018776:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8018778:	68fb      	ldr	r3, [r7, #12]
 801877a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 801877e:	7af9      	ldrb	r1, [r7, #11]
 8018780:	683b      	ldr	r3, [r7, #0]
 8018782:	687a      	ldr	r2, [r7, #4]
 8018784:	f7f4 fc0f 	bl	800cfa6 <HAL_PCD_EP_Receive>
 8018788:	4603      	mov	r3, r0
 801878a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801878c:	7dfb      	ldrb	r3, [r7, #23]
 801878e:	4618      	mov	r0, r3
 8018790:	f000 f832 	bl	80187f8 <USBD_Get_USB_Status>
 8018794:	4603      	mov	r3, r0
 8018796:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8018798:	7dbb      	ldrb	r3, [r7, #22]
}
 801879a:	4618      	mov	r0, r3
 801879c:	3718      	adds	r7, #24
 801879e:	46bd      	mov	sp, r7
 80187a0:	bd80      	pop	{r7, pc}

080187a2 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80187a2:	b580      	push	{r7, lr}
 80187a4:	b082      	sub	sp, #8
 80187a6:	af00      	add	r7, sp, #0
 80187a8:	6078      	str	r0, [r7, #4]
 80187aa:	460b      	mov	r3, r1
 80187ac:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80187ae:	687b      	ldr	r3, [r7, #4]
 80187b0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80187b4:	78fa      	ldrb	r2, [r7, #3]
 80187b6:	4611      	mov	r1, r2
 80187b8:	4618      	mov	r0, r3
 80187ba:	f7f4 fc2f 	bl	800d01c <HAL_PCD_EP_GetRxCount>
 80187be:	4603      	mov	r3, r0
}
 80187c0:	4618      	mov	r0, r3
 80187c2:	3708      	adds	r7, #8
 80187c4:	46bd      	mov	sp, r7
 80187c6:	bd80      	pop	{r7, pc}

080187c8 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 80187c8:	b480      	push	{r7}
 80187ca:	b083      	sub	sp, #12
 80187cc:	af00      	add	r7, sp, #0
 80187ce:	6078      	str	r0, [r7, #4]
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 80187d0:	4b03      	ldr	r3, [pc, #12]	@ (80187e0 <USBD_static_malloc+0x18>)
}
 80187d2:	4618      	mov	r0, r3
 80187d4:	370c      	adds	r7, #12
 80187d6:	46bd      	mov	sp, r7
 80187d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80187dc:	4770      	bx	lr
 80187de:	bf00      	nop
 80187e0:	24003d50 	.word	0x24003d50

080187e4 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 80187e4:	b480      	push	{r7}
 80187e6:	b083      	sub	sp, #12
 80187e8:	af00      	add	r7, sp, #0
 80187ea:	6078      	str	r0, [r7, #4]
  UNUSED(p);
}
 80187ec:	bf00      	nop
 80187ee:	370c      	adds	r7, #12
 80187f0:	46bd      	mov	sp, r7
 80187f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80187f6:	4770      	bx	lr

080187f8 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80187f8:	b480      	push	{r7}
 80187fa:	b085      	sub	sp, #20
 80187fc:	af00      	add	r7, sp, #0
 80187fe:	4603      	mov	r3, r0
 8018800:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018802:	2300      	movs	r3, #0
 8018804:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8018806:	79fb      	ldrb	r3, [r7, #7]
 8018808:	2b03      	cmp	r3, #3
 801880a:	d817      	bhi.n	801883c <USBD_Get_USB_Status+0x44>
 801880c:	a201      	add	r2, pc, #4	@ (adr r2, 8018814 <USBD_Get_USB_Status+0x1c>)
 801880e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018812:	bf00      	nop
 8018814:	08018825 	.word	0x08018825
 8018818:	0801882b 	.word	0x0801882b
 801881c:	08018831 	.word	0x08018831
 8018820:	08018837 	.word	0x08018837
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8018824:	2300      	movs	r3, #0
 8018826:	73fb      	strb	r3, [r7, #15]
    break;
 8018828:	e00b      	b.n	8018842 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801882a:	2303      	movs	r3, #3
 801882c:	73fb      	strb	r3, [r7, #15]
    break;
 801882e:	e008      	b.n	8018842 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8018830:	2301      	movs	r3, #1
 8018832:	73fb      	strb	r3, [r7, #15]
    break;
 8018834:	e005      	b.n	8018842 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8018836:	2303      	movs	r3, #3
 8018838:	73fb      	strb	r3, [r7, #15]
    break;
 801883a:	e002      	b.n	8018842 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 801883c:	2303      	movs	r3, #3
 801883e:	73fb      	strb	r3, [r7, #15]
    break;
 8018840:	bf00      	nop
  }
  return usb_status;
 8018842:	7bfb      	ldrb	r3, [r7, #15]
}
 8018844:	4618      	mov	r0, r3
 8018846:	3714      	adds	r7, #20
 8018848:	46bd      	mov	sp, r7
 801884a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801884e:	4770      	bx	lr

08018850 <sniprintf>:
 8018850:	b40c      	push	{r2, r3}
 8018852:	b530      	push	{r4, r5, lr}
 8018854:	4b18      	ldr	r3, [pc, #96]	@ (80188b8 <sniprintf+0x68>)
 8018856:	1e0c      	subs	r4, r1, #0
 8018858:	681d      	ldr	r5, [r3, #0]
 801885a:	b09d      	sub	sp, #116	@ 0x74
 801885c:	da08      	bge.n	8018870 <sniprintf+0x20>
 801885e:	238b      	movs	r3, #139	@ 0x8b
 8018860:	602b      	str	r3, [r5, #0]
 8018862:	f04f 30ff 	mov.w	r0, #4294967295
 8018866:	b01d      	add	sp, #116	@ 0x74
 8018868:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801886c:	b002      	add	sp, #8
 801886e:	4770      	bx	lr
 8018870:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8018874:	f8ad 3014 	strh.w	r3, [sp, #20]
 8018878:	f04f 0300 	mov.w	r3, #0
 801887c:	931b      	str	r3, [sp, #108]	@ 0x6c
 801887e:	bf14      	ite	ne
 8018880:	f104 33ff 	addne.w	r3, r4, #4294967295
 8018884:	4623      	moveq	r3, r4
 8018886:	9304      	str	r3, [sp, #16]
 8018888:	9307      	str	r3, [sp, #28]
 801888a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801888e:	9002      	str	r0, [sp, #8]
 8018890:	9006      	str	r0, [sp, #24]
 8018892:	f8ad 3016 	strh.w	r3, [sp, #22]
 8018896:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8018898:	ab21      	add	r3, sp, #132	@ 0x84
 801889a:	a902      	add	r1, sp, #8
 801889c:	4628      	mov	r0, r5
 801889e:	9301      	str	r3, [sp, #4]
 80188a0:	f000 f9d8 	bl	8018c54 <_svfiprintf_r>
 80188a4:	1c43      	adds	r3, r0, #1
 80188a6:	bfbc      	itt	lt
 80188a8:	238b      	movlt	r3, #139	@ 0x8b
 80188aa:	602b      	strlt	r3, [r5, #0]
 80188ac:	2c00      	cmp	r4, #0
 80188ae:	d0da      	beq.n	8018866 <sniprintf+0x16>
 80188b0:	9b02      	ldr	r3, [sp, #8]
 80188b2:	2200      	movs	r2, #0
 80188b4:	701a      	strb	r2, [r3, #0]
 80188b6:	e7d6      	b.n	8018866 <sniprintf+0x16>
 80188b8:	2400013c 	.word	0x2400013c

080188bc <siprintf>:
 80188bc:	b40e      	push	{r1, r2, r3}
 80188be:	b510      	push	{r4, lr}
 80188c0:	b09d      	sub	sp, #116	@ 0x74
 80188c2:	ab1f      	add	r3, sp, #124	@ 0x7c
 80188c4:	9002      	str	r0, [sp, #8]
 80188c6:	9006      	str	r0, [sp, #24]
 80188c8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80188cc:	480a      	ldr	r0, [pc, #40]	@ (80188f8 <siprintf+0x3c>)
 80188ce:	9107      	str	r1, [sp, #28]
 80188d0:	9104      	str	r1, [sp, #16]
 80188d2:	490a      	ldr	r1, [pc, #40]	@ (80188fc <siprintf+0x40>)
 80188d4:	f853 2b04 	ldr.w	r2, [r3], #4
 80188d8:	9105      	str	r1, [sp, #20]
 80188da:	2400      	movs	r4, #0
 80188dc:	a902      	add	r1, sp, #8
 80188de:	6800      	ldr	r0, [r0, #0]
 80188e0:	9301      	str	r3, [sp, #4]
 80188e2:	941b      	str	r4, [sp, #108]	@ 0x6c
 80188e4:	f000 f9b6 	bl	8018c54 <_svfiprintf_r>
 80188e8:	9b02      	ldr	r3, [sp, #8]
 80188ea:	701c      	strb	r4, [r3, #0]
 80188ec:	b01d      	add	sp, #116	@ 0x74
 80188ee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80188f2:	b003      	add	sp, #12
 80188f4:	4770      	bx	lr
 80188f6:	bf00      	nop
 80188f8:	2400013c 	.word	0x2400013c
 80188fc:	ffff0208 	.word	0xffff0208

08018900 <memset>:
 8018900:	4402      	add	r2, r0
 8018902:	4603      	mov	r3, r0
 8018904:	4293      	cmp	r3, r2
 8018906:	d100      	bne.n	801890a <memset+0xa>
 8018908:	4770      	bx	lr
 801890a:	f803 1b01 	strb.w	r1, [r3], #1
 801890e:	e7f9      	b.n	8018904 <memset+0x4>

08018910 <strncpy>:
 8018910:	b510      	push	{r4, lr}
 8018912:	3901      	subs	r1, #1
 8018914:	4603      	mov	r3, r0
 8018916:	b132      	cbz	r2, 8018926 <strncpy+0x16>
 8018918:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801891c:	f803 4b01 	strb.w	r4, [r3], #1
 8018920:	3a01      	subs	r2, #1
 8018922:	2c00      	cmp	r4, #0
 8018924:	d1f7      	bne.n	8018916 <strncpy+0x6>
 8018926:	441a      	add	r2, r3
 8018928:	2100      	movs	r1, #0
 801892a:	4293      	cmp	r3, r2
 801892c:	d100      	bne.n	8018930 <strncpy+0x20>
 801892e:	bd10      	pop	{r4, pc}
 8018930:	f803 1b01 	strb.w	r1, [r3], #1
 8018934:	e7f9      	b.n	801892a <strncpy+0x1a>
	...

08018938 <__errno>:
 8018938:	4b01      	ldr	r3, [pc, #4]	@ (8018940 <__errno+0x8>)
 801893a:	6818      	ldr	r0, [r3, #0]
 801893c:	4770      	bx	lr
 801893e:	bf00      	nop
 8018940:	2400013c 	.word	0x2400013c

08018944 <__libc_init_array>:
 8018944:	b570      	push	{r4, r5, r6, lr}
 8018946:	4d0d      	ldr	r5, [pc, #52]	@ (801897c <__libc_init_array+0x38>)
 8018948:	4c0d      	ldr	r4, [pc, #52]	@ (8018980 <__libc_init_array+0x3c>)
 801894a:	1b64      	subs	r4, r4, r5
 801894c:	10a4      	asrs	r4, r4, #2
 801894e:	2600      	movs	r6, #0
 8018950:	42a6      	cmp	r6, r4
 8018952:	d109      	bne.n	8018968 <__libc_init_array+0x24>
 8018954:	4d0b      	ldr	r5, [pc, #44]	@ (8018984 <__libc_init_array+0x40>)
 8018956:	4c0c      	ldr	r4, [pc, #48]	@ (8018988 <__libc_init_array+0x44>)
 8018958:	f000 fc64 	bl	8019224 <_init>
 801895c:	1b64      	subs	r4, r4, r5
 801895e:	10a4      	asrs	r4, r4, #2
 8018960:	2600      	movs	r6, #0
 8018962:	42a6      	cmp	r6, r4
 8018964:	d105      	bne.n	8018972 <__libc_init_array+0x2e>
 8018966:	bd70      	pop	{r4, r5, r6, pc}
 8018968:	f855 3b04 	ldr.w	r3, [r5], #4
 801896c:	4798      	blx	r3
 801896e:	3601      	adds	r6, #1
 8018970:	e7ee      	b.n	8018950 <__libc_init_array+0xc>
 8018972:	f855 3b04 	ldr.w	r3, [r5], #4
 8018976:	4798      	blx	r3
 8018978:	3601      	adds	r6, #1
 801897a:	e7f2      	b.n	8018962 <__libc_init_array+0x1e>
 801897c:	080198d4 	.word	0x080198d4
 8018980:	080198d4 	.word	0x080198d4
 8018984:	080198d4 	.word	0x080198d4
 8018988:	080198d8 	.word	0x080198d8

0801898c <__retarget_lock_acquire_recursive>:
 801898c:	4770      	bx	lr

0801898e <__retarget_lock_release_recursive>:
 801898e:	4770      	bx	lr

08018990 <memcpy>:
 8018990:	440a      	add	r2, r1
 8018992:	4291      	cmp	r1, r2
 8018994:	f100 33ff 	add.w	r3, r0, #4294967295
 8018998:	d100      	bne.n	801899c <memcpy+0xc>
 801899a:	4770      	bx	lr
 801899c:	b510      	push	{r4, lr}
 801899e:	f811 4b01 	ldrb.w	r4, [r1], #1
 80189a2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80189a6:	4291      	cmp	r1, r2
 80189a8:	d1f9      	bne.n	801899e <memcpy+0xe>
 80189aa:	bd10      	pop	{r4, pc}

080189ac <_free_r>:
 80189ac:	b538      	push	{r3, r4, r5, lr}
 80189ae:	4605      	mov	r5, r0
 80189b0:	2900      	cmp	r1, #0
 80189b2:	d041      	beq.n	8018a38 <_free_r+0x8c>
 80189b4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80189b8:	1f0c      	subs	r4, r1, #4
 80189ba:	2b00      	cmp	r3, #0
 80189bc:	bfb8      	it	lt
 80189be:	18e4      	addlt	r4, r4, r3
 80189c0:	f000 f8e0 	bl	8018b84 <__malloc_lock>
 80189c4:	4a1d      	ldr	r2, [pc, #116]	@ (8018a3c <_free_r+0x90>)
 80189c6:	6813      	ldr	r3, [r2, #0]
 80189c8:	b933      	cbnz	r3, 80189d8 <_free_r+0x2c>
 80189ca:	6063      	str	r3, [r4, #4]
 80189cc:	6014      	str	r4, [r2, #0]
 80189ce:	4628      	mov	r0, r5
 80189d0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80189d4:	f000 b8dc 	b.w	8018b90 <__malloc_unlock>
 80189d8:	42a3      	cmp	r3, r4
 80189da:	d908      	bls.n	80189ee <_free_r+0x42>
 80189dc:	6820      	ldr	r0, [r4, #0]
 80189de:	1821      	adds	r1, r4, r0
 80189e0:	428b      	cmp	r3, r1
 80189e2:	bf01      	itttt	eq
 80189e4:	6819      	ldreq	r1, [r3, #0]
 80189e6:	685b      	ldreq	r3, [r3, #4]
 80189e8:	1809      	addeq	r1, r1, r0
 80189ea:	6021      	streq	r1, [r4, #0]
 80189ec:	e7ed      	b.n	80189ca <_free_r+0x1e>
 80189ee:	461a      	mov	r2, r3
 80189f0:	685b      	ldr	r3, [r3, #4]
 80189f2:	b10b      	cbz	r3, 80189f8 <_free_r+0x4c>
 80189f4:	42a3      	cmp	r3, r4
 80189f6:	d9fa      	bls.n	80189ee <_free_r+0x42>
 80189f8:	6811      	ldr	r1, [r2, #0]
 80189fa:	1850      	adds	r0, r2, r1
 80189fc:	42a0      	cmp	r0, r4
 80189fe:	d10b      	bne.n	8018a18 <_free_r+0x6c>
 8018a00:	6820      	ldr	r0, [r4, #0]
 8018a02:	4401      	add	r1, r0
 8018a04:	1850      	adds	r0, r2, r1
 8018a06:	4283      	cmp	r3, r0
 8018a08:	6011      	str	r1, [r2, #0]
 8018a0a:	d1e0      	bne.n	80189ce <_free_r+0x22>
 8018a0c:	6818      	ldr	r0, [r3, #0]
 8018a0e:	685b      	ldr	r3, [r3, #4]
 8018a10:	6053      	str	r3, [r2, #4]
 8018a12:	4408      	add	r0, r1
 8018a14:	6010      	str	r0, [r2, #0]
 8018a16:	e7da      	b.n	80189ce <_free_r+0x22>
 8018a18:	d902      	bls.n	8018a20 <_free_r+0x74>
 8018a1a:	230c      	movs	r3, #12
 8018a1c:	602b      	str	r3, [r5, #0]
 8018a1e:	e7d6      	b.n	80189ce <_free_r+0x22>
 8018a20:	6820      	ldr	r0, [r4, #0]
 8018a22:	1821      	adds	r1, r4, r0
 8018a24:	428b      	cmp	r3, r1
 8018a26:	bf04      	itt	eq
 8018a28:	6819      	ldreq	r1, [r3, #0]
 8018a2a:	685b      	ldreq	r3, [r3, #4]
 8018a2c:	6063      	str	r3, [r4, #4]
 8018a2e:	bf04      	itt	eq
 8018a30:	1809      	addeq	r1, r1, r0
 8018a32:	6021      	streq	r1, [r4, #0]
 8018a34:	6054      	str	r4, [r2, #4]
 8018a36:	e7ca      	b.n	80189ce <_free_r+0x22>
 8018a38:	bd38      	pop	{r3, r4, r5, pc}
 8018a3a:	bf00      	nop
 8018a3c:	240040b4 	.word	0x240040b4

08018a40 <sbrk_aligned>:
 8018a40:	b570      	push	{r4, r5, r6, lr}
 8018a42:	4e0f      	ldr	r6, [pc, #60]	@ (8018a80 <sbrk_aligned+0x40>)
 8018a44:	460c      	mov	r4, r1
 8018a46:	6831      	ldr	r1, [r6, #0]
 8018a48:	4605      	mov	r5, r0
 8018a4a:	b911      	cbnz	r1, 8018a52 <sbrk_aligned+0x12>
 8018a4c:	f000 fba4 	bl	8019198 <_sbrk_r>
 8018a50:	6030      	str	r0, [r6, #0]
 8018a52:	4621      	mov	r1, r4
 8018a54:	4628      	mov	r0, r5
 8018a56:	f000 fb9f 	bl	8019198 <_sbrk_r>
 8018a5a:	1c43      	adds	r3, r0, #1
 8018a5c:	d103      	bne.n	8018a66 <sbrk_aligned+0x26>
 8018a5e:	f04f 34ff 	mov.w	r4, #4294967295
 8018a62:	4620      	mov	r0, r4
 8018a64:	bd70      	pop	{r4, r5, r6, pc}
 8018a66:	1cc4      	adds	r4, r0, #3
 8018a68:	f024 0403 	bic.w	r4, r4, #3
 8018a6c:	42a0      	cmp	r0, r4
 8018a6e:	d0f8      	beq.n	8018a62 <sbrk_aligned+0x22>
 8018a70:	1a21      	subs	r1, r4, r0
 8018a72:	4628      	mov	r0, r5
 8018a74:	f000 fb90 	bl	8019198 <_sbrk_r>
 8018a78:	3001      	adds	r0, #1
 8018a7a:	d1f2      	bne.n	8018a62 <sbrk_aligned+0x22>
 8018a7c:	e7ef      	b.n	8018a5e <sbrk_aligned+0x1e>
 8018a7e:	bf00      	nop
 8018a80:	240040b0 	.word	0x240040b0

08018a84 <_malloc_r>:
 8018a84:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018a88:	1ccd      	adds	r5, r1, #3
 8018a8a:	f025 0503 	bic.w	r5, r5, #3
 8018a8e:	3508      	adds	r5, #8
 8018a90:	2d0c      	cmp	r5, #12
 8018a92:	bf38      	it	cc
 8018a94:	250c      	movcc	r5, #12
 8018a96:	2d00      	cmp	r5, #0
 8018a98:	4606      	mov	r6, r0
 8018a9a:	db01      	blt.n	8018aa0 <_malloc_r+0x1c>
 8018a9c:	42a9      	cmp	r1, r5
 8018a9e:	d904      	bls.n	8018aaa <_malloc_r+0x26>
 8018aa0:	230c      	movs	r3, #12
 8018aa2:	6033      	str	r3, [r6, #0]
 8018aa4:	2000      	movs	r0, #0
 8018aa6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8018aaa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8018b80 <_malloc_r+0xfc>
 8018aae:	f000 f869 	bl	8018b84 <__malloc_lock>
 8018ab2:	f8d8 3000 	ldr.w	r3, [r8]
 8018ab6:	461c      	mov	r4, r3
 8018ab8:	bb44      	cbnz	r4, 8018b0c <_malloc_r+0x88>
 8018aba:	4629      	mov	r1, r5
 8018abc:	4630      	mov	r0, r6
 8018abe:	f7ff ffbf 	bl	8018a40 <sbrk_aligned>
 8018ac2:	1c43      	adds	r3, r0, #1
 8018ac4:	4604      	mov	r4, r0
 8018ac6:	d158      	bne.n	8018b7a <_malloc_r+0xf6>
 8018ac8:	f8d8 4000 	ldr.w	r4, [r8]
 8018acc:	4627      	mov	r7, r4
 8018ace:	2f00      	cmp	r7, #0
 8018ad0:	d143      	bne.n	8018b5a <_malloc_r+0xd6>
 8018ad2:	2c00      	cmp	r4, #0
 8018ad4:	d04b      	beq.n	8018b6e <_malloc_r+0xea>
 8018ad6:	6823      	ldr	r3, [r4, #0]
 8018ad8:	4639      	mov	r1, r7
 8018ada:	4630      	mov	r0, r6
 8018adc:	eb04 0903 	add.w	r9, r4, r3
 8018ae0:	f000 fb5a 	bl	8019198 <_sbrk_r>
 8018ae4:	4581      	cmp	r9, r0
 8018ae6:	d142      	bne.n	8018b6e <_malloc_r+0xea>
 8018ae8:	6821      	ldr	r1, [r4, #0]
 8018aea:	1a6d      	subs	r5, r5, r1
 8018aec:	4629      	mov	r1, r5
 8018aee:	4630      	mov	r0, r6
 8018af0:	f7ff ffa6 	bl	8018a40 <sbrk_aligned>
 8018af4:	3001      	adds	r0, #1
 8018af6:	d03a      	beq.n	8018b6e <_malloc_r+0xea>
 8018af8:	6823      	ldr	r3, [r4, #0]
 8018afa:	442b      	add	r3, r5
 8018afc:	6023      	str	r3, [r4, #0]
 8018afe:	f8d8 3000 	ldr.w	r3, [r8]
 8018b02:	685a      	ldr	r2, [r3, #4]
 8018b04:	bb62      	cbnz	r2, 8018b60 <_malloc_r+0xdc>
 8018b06:	f8c8 7000 	str.w	r7, [r8]
 8018b0a:	e00f      	b.n	8018b2c <_malloc_r+0xa8>
 8018b0c:	6822      	ldr	r2, [r4, #0]
 8018b0e:	1b52      	subs	r2, r2, r5
 8018b10:	d420      	bmi.n	8018b54 <_malloc_r+0xd0>
 8018b12:	2a0b      	cmp	r2, #11
 8018b14:	d917      	bls.n	8018b46 <_malloc_r+0xc2>
 8018b16:	1961      	adds	r1, r4, r5
 8018b18:	42a3      	cmp	r3, r4
 8018b1a:	6025      	str	r5, [r4, #0]
 8018b1c:	bf18      	it	ne
 8018b1e:	6059      	strne	r1, [r3, #4]
 8018b20:	6863      	ldr	r3, [r4, #4]
 8018b22:	bf08      	it	eq
 8018b24:	f8c8 1000 	streq.w	r1, [r8]
 8018b28:	5162      	str	r2, [r4, r5]
 8018b2a:	604b      	str	r3, [r1, #4]
 8018b2c:	4630      	mov	r0, r6
 8018b2e:	f000 f82f 	bl	8018b90 <__malloc_unlock>
 8018b32:	f104 000b 	add.w	r0, r4, #11
 8018b36:	1d23      	adds	r3, r4, #4
 8018b38:	f020 0007 	bic.w	r0, r0, #7
 8018b3c:	1ac2      	subs	r2, r0, r3
 8018b3e:	bf1c      	itt	ne
 8018b40:	1a1b      	subne	r3, r3, r0
 8018b42:	50a3      	strne	r3, [r4, r2]
 8018b44:	e7af      	b.n	8018aa6 <_malloc_r+0x22>
 8018b46:	6862      	ldr	r2, [r4, #4]
 8018b48:	42a3      	cmp	r3, r4
 8018b4a:	bf0c      	ite	eq
 8018b4c:	f8c8 2000 	streq.w	r2, [r8]
 8018b50:	605a      	strne	r2, [r3, #4]
 8018b52:	e7eb      	b.n	8018b2c <_malloc_r+0xa8>
 8018b54:	4623      	mov	r3, r4
 8018b56:	6864      	ldr	r4, [r4, #4]
 8018b58:	e7ae      	b.n	8018ab8 <_malloc_r+0x34>
 8018b5a:	463c      	mov	r4, r7
 8018b5c:	687f      	ldr	r7, [r7, #4]
 8018b5e:	e7b6      	b.n	8018ace <_malloc_r+0x4a>
 8018b60:	461a      	mov	r2, r3
 8018b62:	685b      	ldr	r3, [r3, #4]
 8018b64:	42a3      	cmp	r3, r4
 8018b66:	d1fb      	bne.n	8018b60 <_malloc_r+0xdc>
 8018b68:	2300      	movs	r3, #0
 8018b6a:	6053      	str	r3, [r2, #4]
 8018b6c:	e7de      	b.n	8018b2c <_malloc_r+0xa8>
 8018b6e:	230c      	movs	r3, #12
 8018b70:	6033      	str	r3, [r6, #0]
 8018b72:	4630      	mov	r0, r6
 8018b74:	f000 f80c 	bl	8018b90 <__malloc_unlock>
 8018b78:	e794      	b.n	8018aa4 <_malloc_r+0x20>
 8018b7a:	6005      	str	r5, [r0, #0]
 8018b7c:	e7d6      	b.n	8018b2c <_malloc_r+0xa8>
 8018b7e:	bf00      	nop
 8018b80:	240040b4 	.word	0x240040b4

08018b84 <__malloc_lock>:
 8018b84:	4801      	ldr	r0, [pc, #4]	@ (8018b8c <__malloc_lock+0x8>)
 8018b86:	f7ff bf01 	b.w	801898c <__retarget_lock_acquire_recursive>
 8018b8a:	bf00      	nop
 8018b8c:	240040ac 	.word	0x240040ac

08018b90 <__malloc_unlock>:
 8018b90:	4801      	ldr	r0, [pc, #4]	@ (8018b98 <__malloc_unlock+0x8>)
 8018b92:	f7ff befc 	b.w	801898e <__retarget_lock_release_recursive>
 8018b96:	bf00      	nop
 8018b98:	240040ac 	.word	0x240040ac

08018b9c <__ssputs_r>:
 8018b9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018ba0:	688e      	ldr	r6, [r1, #8]
 8018ba2:	461f      	mov	r7, r3
 8018ba4:	42be      	cmp	r6, r7
 8018ba6:	680b      	ldr	r3, [r1, #0]
 8018ba8:	4682      	mov	sl, r0
 8018baa:	460c      	mov	r4, r1
 8018bac:	4690      	mov	r8, r2
 8018bae:	d82d      	bhi.n	8018c0c <__ssputs_r+0x70>
 8018bb0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8018bb4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8018bb8:	d026      	beq.n	8018c08 <__ssputs_r+0x6c>
 8018bba:	6965      	ldr	r5, [r4, #20]
 8018bbc:	6909      	ldr	r1, [r1, #16]
 8018bbe:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8018bc2:	eba3 0901 	sub.w	r9, r3, r1
 8018bc6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8018bca:	1c7b      	adds	r3, r7, #1
 8018bcc:	444b      	add	r3, r9
 8018bce:	106d      	asrs	r5, r5, #1
 8018bd0:	429d      	cmp	r5, r3
 8018bd2:	bf38      	it	cc
 8018bd4:	461d      	movcc	r5, r3
 8018bd6:	0553      	lsls	r3, r2, #21
 8018bd8:	d527      	bpl.n	8018c2a <__ssputs_r+0x8e>
 8018bda:	4629      	mov	r1, r5
 8018bdc:	f7ff ff52 	bl	8018a84 <_malloc_r>
 8018be0:	4606      	mov	r6, r0
 8018be2:	b360      	cbz	r0, 8018c3e <__ssputs_r+0xa2>
 8018be4:	6921      	ldr	r1, [r4, #16]
 8018be6:	464a      	mov	r2, r9
 8018be8:	f7ff fed2 	bl	8018990 <memcpy>
 8018bec:	89a3      	ldrh	r3, [r4, #12]
 8018bee:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8018bf2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8018bf6:	81a3      	strh	r3, [r4, #12]
 8018bf8:	6126      	str	r6, [r4, #16]
 8018bfa:	6165      	str	r5, [r4, #20]
 8018bfc:	444e      	add	r6, r9
 8018bfe:	eba5 0509 	sub.w	r5, r5, r9
 8018c02:	6026      	str	r6, [r4, #0]
 8018c04:	60a5      	str	r5, [r4, #8]
 8018c06:	463e      	mov	r6, r7
 8018c08:	42be      	cmp	r6, r7
 8018c0a:	d900      	bls.n	8018c0e <__ssputs_r+0x72>
 8018c0c:	463e      	mov	r6, r7
 8018c0e:	6820      	ldr	r0, [r4, #0]
 8018c10:	4632      	mov	r2, r6
 8018c12:	4641      	mov	r1, r8
 8018c14:	f000 faa6 	bl	8019164 <memmove>
 8018c18:	68a3      	ldr	r3, [r4, #8]
 8018c1a:	1b9b      	subs	r3, r3, r6
 8018c1c:	60a3      	str	r3, [r4, #8]
 8018c1e:	6823      	ldr	r3, [r4, #0]
 8018c20:	4433      	add	r3, r6
 8018c22:	6023      	str	r3, [r4, #0]
 8018c24:	2000      	movs	r0, #0
 8018c26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018c2a:	462a      	mov	r2, r5
 8018c2c:	f000 fac4 	bl	80191b8 <_realloc_r>
 8018c30:	4606      	mov	r6, r0
 8018c32:	2800      	cmp	r0, #0
 8018c34:	d1e0      	bne.n	8018bf8 <__ssputs_r+0x5c>
 8018c36:	6921      	ldr	r1, [r4, #16]
 8018c38:	4650      	mov	r0, sl
 8018c3a:	f7ff feb7 	bl	80189ac <_free_r>
 8018c3e:	230c      	movs	r3, #12
 8018c40:	f8ca 3000 	str.w	r3, [sl]
 8018c44:	89a3      	ldrh	r3, [r4, #12]
 8018c46:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8018c4a:	81a3      	strh	r3, [r4, #12]
 8018c4c:	f04f 30ff 	mov.w	r0, #4294967295
 8018c50:	e7e9      	b.n	8018c26 <__ssputs_r+0x8a>
	...

08018c54 <_svfiprintf_r>:
 8018c54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018c58:	4698      	mov	r8, r3
 8018c5a:	898b      	ldrh	r3, [r1, #12]
 8018c5c:	061b      	lsls	r3, r3, #24
 8018c5e:	b09d      	sub	sp, #116	@ 0x74
 8018c60:	4607      	mov	r7, r0
 8018c62:	460d      	mov	r5, r1
 8018c64:	4614      	mov	r4, r2
 8018c66:	d510      	bpl.n	8018c8a <_svfiprintf_r+0x36>
 8018c68:	690b      	ldr	r3, [r1, #16]
 8018c6a:	b973      	cbnz	r3, 8018c8a <_svfiprintf_r+0x36>
 8018c6c:	2140      	movs	r1, #64	@ 0x40
 8018c6e:	f7ff ff09 	bl	8018a84 <_malloc_r>
 8018c72:	6028      	str	r0, [r5, #0]
 8018c74:	6128      	str	r0, [r5, #16]
 8018c76:	b930      	cbnz	r0, 8018c86 <_svfiprintf_r+0x32>
 8018c78:	230c      	movs	r3, #12
 8018c7a:	603b      	str	r3, [r7, #0]
 8018c7c:	f04f 30ff 	mov.w	r0, #4294967295
 8018c80:	b01d      	add	sp, #116	@ 0x74
 8018c82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018c86:	2340      	movs	r3, #64	@ 0x40
 8018c88:	616b      	str	r3, [r5, #20]
 8018c8a:	2300      	movs	r3, #0
 8018c8c:	9309      	str	r3, [sp, #36]	@ 0x24
 8018c8e:	2320      	movs	r3, #32
 8018c90:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8018c94:	f8cd 800c 	str.w	r8, [sp, #12]
 8018c98:	2330      	movs	r3, #48	@ 0x30
 8018c9a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8018e38 <_svfiprintf_r+0x1e4>
 8018c9e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8018ca2:	f04f 0901 	mov.w	r9, #1
 8018ca6:	4623      	mov	r3, r4
 8018ca8:	469a      	mov	sl, r3
 8018caa:	f813 2b01 	ldrb.w	r2, [r3], #1
 8018cae:	b10a      	cbz	r2, 8018cb4 <_svfiprintf_r+0x60>
 8018cb0:	2a25      	cmp	r2, #37	@ 0x25
 8018cb2:	d1f9      	bne.n	8018ca8 <_svfiprintf_r+0x54>
 8018cb4:	ebba 0b04 	subs.w	fp, sl, r4
 8018cb8:	d00b      	beq.n	8018cd2 <_svfiprintf_r+0x7e>
 8018cba:	465b      	mov	r3, fp
 8018cbc:	4622      	mov	r2, r4
 8018cbe:	4629      	mov	r1, r5
 8018cc0:	4638      	mov	r0, r7
 8018cc2:	f7ff ff6b 	bl	8018b9c <__ssputs_r>
 8018cc6:	3001      	adds	r0, #1
 8018cc8:	f000 80a7 	beq.w	8018e1a <_svfiprintf_r+0x1c6>
 8018ccc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8018cce:	445a      	add	r2, fp
 8018cd0:	9209      	str	r2, [sp, #36]	@ 0x24
 8018cd2:	f89a 3000 	ldrb.w	r3, [sl]
 8018cd6:	2b00      	cmp	r3, #0
 8018cd8:	f000 809f 	beq.w	8018e1a <_svfiprintf_r+0x1c6>
 8018cdc:	2300      	movs	r3, #0
 8018cde:	f04f 32ff 	mov.w	r2, #4294967295
 8018ce2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8018ce6:	f10a 0a01 	add.w	sl, sl, #1
 8018cea:	9304      	str	r3, [sp, #16]
 8018cec:	9307      	str	r3, [sp, #28]
 8018cee:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8018cf2:	931a      	str	r3, [sp, #104]	@ 0x68
 8018cf4:	4654      	mov	r4, sl
 8018cf6:	2205      	movs	r2, #5
 8018cf8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018cfc:	484e      	ldr	r0, [pc, #312]	@ (8018e38 <_svfiprintf_r+0x1e4>)
 8018cfe:	f7e7 fb07 	bl	8000310 <memchr>
 8018d02:	9a04      	ldr	r2, [sp, #16]
 8018d04:	b9d8      	cbnz	r0, 8018d3e <_svfiprintf_r+0xea>
 8018d06:	06d0      	lsls	r0, r2, #27
 8018d08:	bf44      	itt	mi
 8018d0a:	2320      	movmi	r3, #32
 8018d0c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8018d10:	0711      	lsls	r1, r2, #28
 8018d12:	bf44      	itt	mi
 8018d14:	232b      	movmi	r3, #43	@ 0x2b
 8018d16:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8018d1a:	f89a 3000 	ldrb.w	r3, [sl]
 8018d1e:	2b2a      	cmp	r3, #42	@ 0x2a
 8018d20:	d015      	beq.n	8018d4e <_svfiprintf_r+0xfa>
 8018d22:	9a07      	ldr	r2, [sp, #28]
 8018d24:	4654      	mov	r4, sl
 8018d26:	2000      	movs	r0, #0
 8018d28:	f04f 0c0a 	mov.w	ip, #10
 8018d2c:	4621      	mov	r1, r4
 8018d2e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8018d32:	3b30      	subs	r3, #48	@ 0x30
 8018d34:	2b09      	cmp	r3, #9
 8018d36:	d94b      	bls.n	8018dd0 <_svfiprintf_r+0x17c>
 8018d38:	b1b0      	cbz	r0, 8018d68 <_svfiprintf_r+0x114>
 8018d3a:	9207      	str	r2, [sp, #28]
 8018d3c:	e014      	b.n	8018d68 <_svfiprintf_r+0x114>
 8018d3e:	eba0 0308 	sub.w	r3, r0, r8
 8018d42:	fa09 f303 	lsl.w	r3, r9, r3
 8018d46:	4313      	orrs	r3, r2
 8018d48:	9304      	str	r3, [sp, #16]
 8018d4a:	46a2      	mov	sl, r4
 8018d4c:	e7d2      	b.n	8018cf4 <_svfiprintf_r+0xa0>
 8018d4e:	9b03      	ldr	r3, [sp, #12]
 8018d50:	1d19      	adds	r1, r3, #4
 8018d52:	681b      	ldr	r3, [r3, #0]
 8018d54:	9103      	str	r1, [sp, #12]
 8018d56:	2b00      	cmp	r3, #0
 8018d58:	bfbb      	ittet	lt
 8018d5a:	425b      	neglt	r3, r3
 8018d5c:	f042 0202 	orrlt.w	r2, r2, #2
 8018d60:	9307      	strge	r3, [sp, #28]
 8018d62:	9307      	strlt	r3, [sp, #28]
 8018d64:	bfb8      	it	lt
 8018d66:	9204      	strlt	r2, [sp, #16]
 8018d68:	7823      	ldrb	r3, [r4, #0]
 8018d6a:	2b2e      	cmp	r3, #46	@ 0x2e
 8018d6c:	d10a      	bne.n	8018d84 <_svfiprintf_r+0x130>
 8018d6e:	7863      	ldrb	r3, [r4, #1]
 8018d70:	2b2a      	cmp	r3, #42	@ 0x2a
 8018d72:	d132      	bne.n	8018dda <_svfiprintf_r+0x186>
 8018d74:	9b03      	ldr	r3, [sp, #12]
 8018d76:	1d1a      	adds	r2, r3, #4
 8018d78:	681b      	ldr	r3, [r3, #0]
 8018d7a:	9203      	str	r2, [sp, #12]
 8018d7c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8018d80:	3402      	adds	r4, #2
 8018d82:	9305      	str	r3, [sp, #20]
 8018d84:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8018e48 <_svfiprintf_r+0x1f4>
 8018d88:	7821      	ldrb	r1, [r4, #0]
 8018d8a:	2203      	movs	r2, #3
 8018d8c:	4650      	mov	r0, sl
 8018d8e:	f7e7 fabf 	bl	8000310 <memchr>
 8018d92:	b138      	cbz	r0, 8018da4 <_svfiprintf_r+0x150>
 8018d94:	9b04      	ldr	r3, [sp, #16]
 8018d96:	eba0 000a 	sub.w	r0, r0, sl
 8018d9a:	2240      	movs	r2, #64	@ 0x40
 8018d9c:	4082      	lsls	r2, r0
 8018d9e:	4313      	orrs	r3, r2
 8018da0:	3401      	adds	r4, #1
 8018da2:	9304      	str	r3, [sp, #16]
 8018da4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018da8:	4824      	ldr	r0, [pc, #144]	@ (8018e3c <_svfiprintf_r+0x1e8>)
 8018daa:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8018dae:	2206      	movs	r2, #6
 8018db0:	f7e7 faae 	bl	8000310 <memchr>
 8018db4:	2800      	cmp	r0, #0
 8018db6:	d036      	beq.n	8018e26 <_svfiprintf_r+0x1d2>
 8018db8:	4b21      	ldr	r3, [pc, #132]	@ (8018e40 <_svfiprintf_r+0x1ec>)
 8018dba:	bb1b      	cbnz	r3, 8018e04 <_svfiprintf_r+0x1b0>
 8018dbc:	9b03      	ldr	r3, [sp, #12]
 8018dbe:	3307      	adds	r3, #7
 8018dc0:	f023 0307 	bic.w	r3, r3, #7
 8018dc4:	3308      	adds	r3, #8
 8018dc6:	9303      	str	r3, [sp, #12]
 8018dc8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018dca:	4433      	add	r3, r6
 8018dcc:	9309      	str	r3, [sp, #36]	@ 0x24
 8018dce:	e76a      	b.n	8018ca6 <_svfiprintf_r+0x52>
 8018dd0:	fb0c 3202 	mla	r2, ip, r2, r3
 8018dd4:	460c      	mov	r4, r1
 8018dd6:	2001      	movs	r0, #1
 8018dd8:	e7a8      	b.n	8018d2c <_svfiprintf_r+0xd8>
 8018dda:	2300      	movs	r3, #0
 8018ddc:	3401      	adds	r4, #1
 8018dde:	9305      	str	r3, [sp, #20]
 8018de0:	4619      	mov	r1, r3
 8018de2:	f04f 0c0a 	mov.w	ip, #10
 8018de6:	4620      	mov	r0, r4
 8018de8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8018dec:	3a30      	subs	r2, #48	@ 0x30
 8018dee:	2a09      	cmp	r2, #9
 8018df0:	d903      	bls.n	8018dfa <_svfiprintf_r+0x1a6>
 8018df2:	2b00      	cmp	r3, #0
 8018df4:	d0c6      	beq.n	8018d84 <_svfiprintf_r+0x130>
 8018df6:	9105      	str	r1, [sp, #20]
 8018df8:	e7c4      	b.n	8018d84 <_svfiprintf_r+0x130>
 8018dfa:	fb0c 2101 	mla	r1, ip, r1, r2
 8018dfe:	4604      	mov	r4, r0
 8018e00:	2301      	movs	r3, #1
 8018e02:	e7f0      	b.n	8018de6 <_svfiprintf_r+0x192>
 8018e04:	ab03      	add	r3, sp, #12
 8018e06:	9300      	str	r3, [sp, #0]
 8018e08:	462a      	mov	r2, r5
 8018e0a:	4b0e      	ldr	r3, [pc, #56]	@ (8018e44 <_svfiprintf_r+0x1f0>)
 8018e0c:	a904      	add	r1, sp, #16
 8018e0e:	4638      	mov	r0, r7
 8018e10:	f3af 8000 	nop.w
 8018e14:	1c42      	adds	r2, r0, #1
 8018e16:	4606      	mov	r6, r0
 8018e18:	d1d6      	bne.n	8018dc8 <_svfiprintf_r+0x174>
 8018e1a:	89ab      	ldrh	r3, [r5, #12]
 8018e1c:	065b      	lsls	r3, r3, #25
 8018e1e:	f53f af2d 	bmi.w	8018c7c <_svfiprintf_r+0x28>
 8018e22:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8018e24:	e72c      	b.n	8018c80 <_svfiprintf_r+0x2c>
 8018e26:	ab03      	add	r3, sp, #12
 8018e28:	9300      	str	r3, [sp, #0]
 8018e2a:	462a      	mov	r2, r5
 8018e2c:	4b05      	ldr	r3, [pc, #20]	@ (8018e44 <_svfiprintf_r+0x1f0>)
 8018e2e:	a904      	add	r1, sp, #16
 8018e30:	4638      	mov	r0, r7
 8018e32:	f000 f879 	bl	8018f28 <_printf_i>
 8018e36:	e7ed      	b.n	8018e14 <_svfiprintf_r+0x1c0>
 8018e38:	08019898 	.word	0x08019898
 8018e3c:	080198a2 	.word	0x080198a2
 8018e40:	00000000 	.word	0x00000000
 8018e44:	08018b9d 	.word	0x08018b9d
 8018e48:	0801989e 	.word	0x0801989e

08018e4c <_printf_common>:
 8018e4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018e50:	4616      	mov	r6, r2
 8018e52:	4698      	mov	r8, r3
 8018e54:	688a      	ldr	r2, [r1, #8]
 8018e56:	690b      	ldr	r3, [r1, #16]
 8018e58:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8018e5c:	4293      	cmp	r3, r2
 8018e5e:	bfb8      	it	lt
 8018e60:	4613      	movlt	r3, r2
 8018e62:	6033      	str	r3, [r6, #0]
 8018e64:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8018e68:	4607      	mov	r7, r0
 8018e6a:	460c      	mov	r4, r1
 8018e6c:	b10a      	cbz	r2, 8018e72 <_printf_common+0x26>
 8018e6e:	3301      	adds	r3, #1
 8018e70:	6033      	str	r3, [r6, #0]
 8018e72:	6823      	ldr	r3, [r4, #0]
 8018e74:	0699      	lsls	r1, r3, #26
 8018e76:	bf42      	ittt	mi
 8018e78:	6833      	ldrmi	r3, [r6, #0]
 8018e7a:	3302      	addmi	r3, #2
 8018e7c:	6033      	strmi	r3, [r6, #0]
 8018e7e:	6825      	ldr	r5, [r4, #0]
 8018e80:	f015 0506 	ands.w	r5, r5, #6
 8018e84:	d106      	bne.n	8018e94 <_printf_common+0x48>
 8018e86:	f104 0a19 	add.w	sl, r4, #25
 8018e8a:	68e3      	ldr	r3, [r4, #12]
 8018e8c:	6832      	ldr	r2, [r6, #0]
 8018e8e:	1a9b      	subs	r3, r3, r2
 8018e90:	42ab      	cmp	r3, r5
 8018e92:	dc26      	bgt.n	8018ee2 <_printf_common+0x96>
 8018e94:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8018e98:	6822      	ldr	r2, [r4, #0]
 8018e9a:	3b00      	subs	r3, #0
 8018e9c:	bf18      	it	ne
 8018e9e:	2301      	movne	r3, #1
 8018ea0:	0692      	lsls	r2, r2, #26
 8018ea2:	d42b      	bmi.n	8018efc <_printf_common+0xb0>
 8018ea4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8018ea8:	4641      	mov	r1, r8
 8018eaa:	4638      	mov	r0, r7
 8018eac:	47c8      	blx	r9
 8018eae:	3001      	adds	r0, #1
 8018eb0:	d01e      	beq.n	8018ef0 <_printf_common+0xa4>
 8018eb2:	6823      	ldr	r3, [r4, #0]
 8018eb4:	6922      	ldr	r2, [r4, #16]
 8018eb6:	f003 0306 	and.w	r3, r3, #6
 8018eba:	2b04      	cmp	r3, #4
 8018ebc:	bf02      	ittt	eq
 8018ebe:	68e5      	ldreq	r5, [r4, #12]
 8018ec0:	6833      	ldreq	r3, [r6, #0]
 8018ec2:	1aed      	subeq	r5, r5, r3
 8018ec4:	68a3      	ldr	r3, [r4, #8]
 8018ec6:	bf0c      	ite	eq
 8018ec8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8018ecc:	2500      	movne	r5, #0
 8018ece:	4293      	cmp	r3, r2
 8018ed0:	bfc4      	itt	gt
 8018ed2:	1a9b      	subgt	r3, r3, r2
 8018ed4:	18ed      	addgt	r5, r5, r3
 8018ed6:	2600      	movs	r6, #0
 8018ed8:	341a      	adds	r4, #26
 8018eda:	42b5      	cmp	r5, r6
 8018edc:	d11a      	bne.n	8018f14 <_printf_common+0xc8>
 8018ede:	2000      	movs	r0, #0
 8018ee0:	e008      	b.n	8018ef4 <_printf_common+0xa8>
 8018ee2:	2301      	movs	r3, #1
 8018ee4:	4652      	mov	r2, sl
 8018ee6:	4641      	mov	r1, r8
 8018ee8:	4638      	mov	r0, r7
 8018eea:	47c8      	blx	r9
 8018eec:	3001      	adds	r0, #1
 8018eee:	d103      	bne.n	8018ef8 <_printf_common+0xac>
 8018ef0:	f04f 30ff 	mov.w	r0, #4294967295
 8018ef4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018ef8:	3501      	adds	r5, #1
 8018efa:	e7c6      	b.n	8018e8a <_printf_common+0x3e>
 8018efc:	18e1      	adds	r1, r4, r3
 8018efe:	1c5a      	adds	r2, r3, #1
 8018f00:	2030      	movs	r0, #48	@ 0x30
 8018f02:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8018f06:	4422      	add	r2, r4
 8018f08:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8018f0c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8018f10:	3302      	adds	r3, #2
 8018f12:	e7c7      	b.n	8018ea4 <_printf_common+0x58>
 8018f14:	2301      	movs	r3, #1
 8018f16:	4622      	mov	r2, r4
 8018f18:	4641      	mov	r1, r8
 8018f1a:	4638      	mov	r0, r7
 8018f1c:	47c8      	blx	r9
 8018f1e:	3001      	adds	r0, #1
 8018f20:	d0e6      	beq.n	8018ef0 <_printf_common+0xa4>
 8018f22:	3601      	adds	r6, #1
 8018f24:	e7d9      	b.n	8018eda <_printf_common+0x8e>
	...

08018f28 <_printf_i>:
 8018f28:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8018f2c:	7e0f      	ldrb	r7, [r1, #24]
 8018f2e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8018f30:	2f78      	cmp	r7, #120	@ 0x78
 8018f32:	4691      	mov	r9, r2
 8018f34:	4680      	mov	r8, r0
 8018f36:	460c      	mov	r4, r1
 8018f38:	469a      	mov	sl, r3
 8018f3a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8018f3e:	d807      	bhi.n	8018f50 <_printf_i+0x28>
 8018f40:	2f62      	cmp	r7, #98	@ 0x62
 8018f42:	d80a      	bhi.n	8018f5a <_printf_i+0x32>
 8018f44:	2f00      	cmp	r7, #0
 8018f46:	f000 80d1 	beq.w	80190ec <_printf_i+0x1c4>
 8018f4a:	2f58      	cmp	r7, #88	@ 0x58
 8018f4c:	f000 80b8 	beq.w	80190c0 <_printf_i+0x198>
 8018f50:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8018f54:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8018f58:	e03a      	b.n	8018fd0 <_printf_i+0xa8>
 8018f5a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8018f5e:	2b15      	cmp	r3, #21
 8018f60:	d8f6      	bhi.n	8018f50 <_printf_i+0x28>
 8018f62:	a101      	add	r1, pc, #4	@ (adr r1, 8018f68 <_printf_i+0x40>)
 8018f64:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8018f68:	08018fc1 	.word	0x08018fc1
 8018f6c:	08018fd5 	.word	0x08018fd5
 8018f70:	08018f51 	.word	0x08018f51
 8018f74:	08018f51 	.word	0x08018f51
 8018f78:	08018f51 	.word	0x08018f51
 8018f7c:	08018f51 	.word	0x08018f51
 8018f80:	08018fd5 	.word	0x08018fd5
 8018f84:	08018f51 	.word	0x08018f51
 8018f88:	08018f51 	.word	0x08018f51
 8018f8c:	08018f51 	.word	0x08018f51
 8018f90:	08018f51 	.word	0x08018f51
 8018f94:	080190d3 	.word	0x080190d3
 8018f98:	08018fff 	.word	0x08018fff
 8018f9c:	0801908d 	.word	0x0801908d
 8018fa0:	08018f51 	.word	0x08018f51
 8018fa4:	08018f51 	.word	0x08018f51
 8018fa8:	080190f5 	.word	0x080190f5
 8018fac:	08018f51 	.word	0x08018f51
 8018fb0:	08018fff 	.word	0x08018fff
 8018fb4:	08018f51 	.word	0x08018f51
 8018fb8:	08018f51 	.word	0x08018f51
 8018fbc:	08019095 	.word	0x08019095
 8018fc0:	6833      	ldr	r3, [r6, #0]
 8018fc2:	1d1a      	adds	r2, r3, #4
 8018fc4:	681b      	ldr	r3, [r3, #0]
 8018fc6:	6032      	str	r2, [r6, #0]
 8018fc8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8018fcc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8018fd0:	2301      	movs	r3, #1
 8018fd2:	e09c      	b.n	801910e <_printf_i+0x1e6>
 8018fd4:	6833      	ldr	r3, [r6, #0]
 8018fd6:	6820      	ldr	r0, [r4, #0]
 8018fd8:	1d19      	adds	r1, r3, #4
 8018fda:	6031      	str	r1, [r6, #0]
 8018fdc:	0606      	lsls	r6, r0, #24
 8018fde:	d501      	bpl.n	8018fe4 <_printf_i+0xbc>
 8018fe0:	681d      	ldr	r5, [r3, #0]
 8018fe2:	e003      	b.n	8018fec <_printf_i+0xc4>
 8018fe4:	0645      	lsls	r5, r0, #25
 8018fe6:	d5fb      	bpl.n	8018fe0 <_printf_i+0xb8>
 8018fe8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8018fec:	2d00      	cmp	r5, #0
 8018fee:	da03      	bge.n	8018ff8 <_printf_i+0xd0>
 8018ff0:	232d      	movs	r3, #45	@ 0x2d
 8018ff2:	426d      	negs	r5, r5
 8018ff4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8018ff8:	4858      	ldr	r0, [pc, #352]	@ (801915c <_printf_i+0x234>)
 8018ffa:	230a      	movs	r3, #10
 8018ffc:	e011      	b.n	8019022 <_printf_i+0xfa>
 8018ffe:	6821      	ldr	r1, [r4, #0]
 8019000:	6833      	ldr	r3, [r6, #0]
 8019002:	0608      	lsls	r0, r1, #24
 8019004:	f853 5b04 	ldr.w	r5, [r3], #4
 8019008:	d402      	bmi.n	8019010 <_printf_i+0xe8>
 801900a:	0649      	lsls	r1, r1, #25
 801900c:	bf48      	it	mi
 801900e:	b2ad      	uxthmi	r5, r5
 8019010:	2f6f      	cmp	r7, #111	@ 0x6f
 8019012:	4852      	ldr	r0, [pc, #328]	@ (801915c <_printf_i+0x234>)
 8019014:	6033      	str	r3, [r6, #0]
 8019016:	bf14      	ite	ne
 8019018:	230a      	movne	r3, #10
 801901a:	2308      	moveq	r3, #8
 801901c:	2100      	movs	r1, #0
 801901e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8019022:	6866      	ldr	r6, [r4, #4]
 8019024:	60a6      	str	r6, [r4, #8]
 8019026:	2e00      	cmp	r6, #0
 8019028:	db05      	blt.n	8019036 <_printf_i+0x10e>
 801902a:	6821      	ldr	r1, [r4, #0]
 801902c:	432e      	orrs	r6, r5
 801902e:	f021 0104 	bic.w	r1, r1, #4
 8019032:	6021      	str	r1, [r4, #0]
 8019034:	d04b      	beq.n	80190ce <_printf_i+0x1a6>
 8019036:	4616      	mov	r6, r2
 8019038:	fbb5 f1f3 	udiv	r1, r5, r3
 801903c:	fb03 5711 	mls	r7, r3, r1, r5
 8019040:	5dc7      	ldrb	r7, [r0, r7]
 8019042:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8019046:	462f      	mov	r7, r5
 8019048:	42bb      	cmp	r3, r7
 801904a:	460d      	mov	r5, r1
 801904c:	d9f4      	bls.n	8019038 <_printf_i+0x110>
 801904e:	2b08      	cmp	r3, #8
 8019050:	d10b      	bne.n	801906a <_printf_i+0x142>
 8019052:	6823      	ldr	r3, [r4, #0]
 8019054:	07df      	lsls	r7, r3, #31
 8019056:	d508      	bpl.n	801906a <_printf_i+0x142>
 8019058:	6923      	ldr	r3, [r4, #16]
 801905a:	6861      	ldr	r1, [r4, #4]
 801905c:	4299      	cmp	r1, r3
 801905e:	bfde      	ittt	le
 8019060:	2330      	movle	r3, #48	@ 0x30
 8019062:	f806 3c01 	strble.w	r3, [r6, #-1]
 8019066:	f106 36ff 	addle.w	r6, r6, #4294967295
 801906a:	1b92      	subs	r2, r2, r6
 801906c:	6122      	str	r2, [r4, #16]
 801906e:	f8cd a000 	str.w	sl, [sp]
 8019072:	464b      	mov	r3, r9
 8019074:	aa03      	add	r2, sp, #12
 8019076:	4621      	mov	r1, r4
 8019078:	4640      	mov	r0, r8
 801907a:	f7ff fee7 	bl	8018e4c <_printf_common>
 801907e:	3001      	adds	r0, #1
 8019080:	d14a      	bne.n	8019118 <_printf_i+0x1f0>
 8019082:	f04f 30ff 	mov.w	r0, #4294967295
 8019086:	b004      	add	sp, #16
 8019088:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801908c:	6823      	ldr	r3, [r4, #0]
 801908e:	f043 0320 	orr.w	r3, r3, #32
 8019092:	6023      	str	r3, [r4, #0]
 8019094:	4832      	ldr	r0, [pc, #200]	@ (8019160 <_printf_i+0x238>)
 8019096:	2778      	movs	r7, #120	@ 0x78
 8019098:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801909c:	6823      	ldr	r3, [r4, #0]
 801909e:	6831      	ldr	r1, [r6, #0]
 80190a0:	061f      	lsls	r7, r3, #24
 80190a2:	f851 5b04 	ldr.w	r5, [r1], #4
 80190a6:	d402      	bmi.n	80190ae <_printf_i+0x186>
 80190a8:	065f      	lsls	r7, r3, #25
 80190aa:	bf48      	it	mi
 80190ac:	b2ad      	uxthmi	r5, r5
 80190ae:	6031      	str	r1, [r6, #0]
 80190b0:	07d9      	lsls	r1, r3, #31
 80190b2:	bf44      	itt	mi
 80190b4:	f043 0320 	orrmi.w	r3, r3, #32
 80190b8:	6023      	strmi	r3, [r4, #0]
 80190ba:	b11d      	cbz	r5, 80190c4 <_printf_i+0x19c>
 80190bc:	2310      	movs	r3, #16
 80190be:	e7ad      	b.n	801901c <_printf_i+0xf4>
 80190c0:	4826      	ldr	r0, [pc, #152]	@ (801915c <_printf_i+0x234>)
 80190c2:	e7e9      	b.n	8019098 <_printf_i+0x170>
 80190c4:	6823      	ldr	r3, [r4, #0]
 80190c6:	f023 0320 	bic.w	r3, r3, #32
 80190ca:	6023      	str	r3, [r4, #0]
 80190cc:	e7f6      	b.n	80190bc <_printf_i+0x194>
 80190ce:	4616      	mov	r6, r2
 80190d0:	e7bd      	b.n	801904e <_printf_i+0x126>
 80190d2:	6833      	ldr	r3, [r6, #0]
 80190d4:	6825      	ldr	r5, [r4, #0]
 80190d6:	6961      	ldr	r1, [r4, #20]
 80190d8:	1d18      	adds	r0, r3, #4
 80190da:	6030      	str	r0, [r6, #0]
 80190dc:	062e      	lsls	r6, r5, #24
 80190de:	681b      	ldr	r3, [r3, #0]
 80190e0:	d501      	bpl.n	80190e6 <_printf_i+0x1be>
 80190e2:	6019      	str	r1, [r3, #0]
 80190e4:	e002      	b.n	80190ec <_printf_i+0x1c4>
 80190e6:	0668      	lsls	r0, r5, #25
 80190e8:	d5fb      	bpl.n	80190e2 <_printf_i+0x1ba>
 80190ea:	8019      	strh	r1, [r3, #0]
 80190ec:	2300      	movs	r3, #0
 80190ee:	6123      	str	r3, [r4, #16]
 80190f0:	4616      	mov	r6, r2
 80190f2:	e7bc      	b.n	801906e <_printf_i+0x146>
 80190f4:	6833      	ldr	r3, [r6, #0]
 80190f6:	1d1a      	adds	r2, r3, #4
 80190f8:	6032      	str	r2, [r6, #0]
 80190fa:	681e      	ldr	r6, [r3, #0]
 80190fc:	6862      	ldr	r2, [r4, #4]
 80190fe:	2100      	movs	r1, #0
 8019100:	4630      	mov	r0, r6
 8019102:	f7e7 f905 	bl	8000310 <memchr>
 8019106:	b108      	cbz	r0, 801910c <_printf_i+0x1e4>
 8019108:	1b80      	subs	r0, r0, r6
 801910a:	6060      	str	r0, [r4, #4]
 801910c:	6863      	ldr	r3, [r4, #4]
 801910e:	6123      	str	r3, [r4, #16]
 8019110:	2300      	movs	r3, #0
 8019112:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8019116:	e7aa      	b.n	801906e <_printf_i+0x146>
 8019118:	6923      	ldr	r3, [r4, #16]
 801911a:	4632      	mov	r2, r6
 801911c:	4649      	mov	r1, r9
 801911e:	4640      	mov	r0, r8
 8019120:	47d0      	blx	sl
 8019122:	3001      	adds	r0, #1
 8019124:	d0ad      	beq.n	8019082 <_printf_i+0x15a>
 8019126:	6823      	ldr	r3, [r4, #0]
 8019128:	079b      	lsls	r3, r3, #30
 801912a:	d413      	bmi.n	8019154 <_printf_i+0x22c>
 801912c:	68e0      	ldr	r0, [r4, #12]
 801912e:	9b03      	ldr	r3, [sp, #12]
 8019130:	4298      	cmp	r0, r3
 8019132:	bfb8      	it	lt
 8019134:	4618      	movlt	r0, r3
 8019136:	e7a6      	b.n	8019086 <_printf_i+0x15e>
 8019138:	2301      	movs	r3, #1
 801913a:	4632      	mov	r2, r6
 801913c:	4649      	mov	r1, r9
 801913e:	4640      	mov	r0, r8
 8019140:	47d0      	blx	sl
 8019142:	3001      	adds	r0, #1
 8019144:	d09d      	beq.n	8019082 <_printf_i+0x15a>
 8019146:	3501      	adds	r5, #1
 8019148:	68e3      	ldr	r3, [r4, #12]
 801914a:	9903      	ldr	r1, [sp, #12]
 801914c:	1a5b      	subs	r3, r3, r1
 801914e:	42ab      	cmp	r3, r5
 8019150:	dcf2      	bgt.n	8019138 <_printf_i+0x210>
 8019152:	e7eb      	b.n	801912c <_printf_i+0x204>
 8019154:	2500      	movs	r5, #0
 8019156:	f104 0619 	add.w	r6, r4, #25
 801915a:	e7f5      	b.n	8019148 <_printf_i+0x220>
 801915c:	080198a9 	.word	0x080198a9
 8019160:	080198ba 	.word	0x080198ba

08019164 <memmove>:
 8019164:	4288      	cmp	r0, r1
 8019166:	b510      	push	{r4, lr}
 8019168:	eb01 0402 	add.w	r4, r1, r2
 801916c:	d902      	bls.n	8019174 <memmove+0x10>
 801916e:	4284      	cmp	r4, r0
 8019170:	4623      	mov	r3, r4
 8019172:	d807      	bhi.n	8019184 <memmove+0x20>
 8019174:	1e43      	subs	r3, r0, #1
 8019176:	42a1      	cmp	r1, r4
 8019178:	d008      	beq.n	801918c <memmove+0x28>
 801917a:	f811 2b01 	ldrb.w	r2, [r1], #1
 801917e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8019182:	e7f8      	b.n	8019176 <memmove+0x12>
 8019184:	4402      	add	r2, r0
 8019186:	4601      	mov	r1, r0
 8019188:	428a      	cmp	r2, r1
 801918a:	d100      	bne.n	801918e <memmove+0x2a>
 801918c:	bd10      	pop	{r4, pc}
 801918e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8019192:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8019196:	e7f7      	b.n	8019188 <memmove+0x24>

08019198 <_sbrk_r>:
 8019198:	b538      	push	{r3, r4, r5, lr}
 801919a:	4d06      	ldr	r5, [pc, #24]	@ (80191b4 <_sbrk_r+0x1c>)
 801919c:	2300      	movs	r3, #0
 801919e:	4604      	mov	r4, r0
 80191a0:	4608      	mov	r0, r1
 80191a2:	602b      	str	r3, [r5, #0]
 80191a4:	f7ec f838 	bl	8005218 <_sbrk>
 80191a8:	1c43      	adds	r3, r0, #1
 80191aa:	d102      	bne.n	80191b2 <_sbrk_r+0x1a>
 80191ac:	682b      	ldr	r3, [r5, #0]
 80191ae:	b103      	cbz	r3, 80191b2 <_sbrk_r+0x1a>
 80191b0:	6023      	str	r3, [r4, #0]
 80191b2:	bd38      	pop	{r3, r4, r5, pc}
 80191b4:	240040a8 	.word	0x240040a8

080191b8 <_realloc_r>:
 80191b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80191bc:	4607      	mov	r7, r0
 80191be:	4614      	mov	r4, r2
 80191c0:	460d      	mov	r5, r1
 80191c2:	b921      	cbnz	r1, 80191ce <_realloc_r+0x16>
 80191c4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80191c8:	4611      	mov	r1, r2
 80191ca:	f7ff bc5b 	b.w	8018a84 <_malloc_r>
 80191ce:	b92a      	cbnz	r2, 80191dc <_realloc_r+0x24>
 80191d0:	f7ff fbec 	bl	80189ac <_free_r>
 80191d4:	4625      	mov	r5, r4
 80191d6:	4628      	mov	r0, r5
 80191d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80191dc:	f000 f81a 	bl	8019214 <_malloc_usable_size_r>
 80191e0:	4284      	cmp	r4, r0
 80191e2:	4606      	mov	r6, r0
 80191e4:	d802      	bhi.n	80191ec <_realloc_r+0x34>
 80191e6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80191ea:	d8f4      	bhi.n	80191d6 <_realloc_r+0x1e>
 80191ec:	4621      	mov	r1, r4
 80191ee:	4638      	mov	r0, r7
 80191f0:	f7ff fc48 	bl	8018a84 <_malloc_r>
 80191f4:	4680      	mov	r8, r0
 80191f6:	b908      	cbnz	r0, 80191fc <_realloc_r+0x44>
 80191f8:	4645      	mov	r5, r8
 80191fa:	e7ec      	b.n	80191d6 <_realloc_r+0x1e>
 80191fc:	42b4      	cmp	r4, r6
 80191fe:	4622      	mov	r2, r4
 8019200:	4629      	mov	r1, r5
 8019202:	bf28      	it	cs
 8019204:	4632      	movcs	r2, r6
 8019206:	f7ff fbc3 	bl	8018990 <memcpy>
 801920a:	4629      	mov	r1, r5
 801920c:	4638      	mov	r0, r7
 801920e:	f7ff fbcd 	bl	80189ac <_free_r>
 8019212:	e7f1      	b.n	80191f8 <_realloc_r+0x40>

08019214 <_malloc_usable_size_r>:
 8019214:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8019218:	1f18      	subs	r0, r3, #4
 801921a:	2b00      	cmp	r3, #0
 801921c:	bfbc      	itt	lt
 801921e:	580b      	ldrlt	r3, [r1, r0]
 8019220:	18c0      	addlt	r0, r0, r3
 8019222:	4770      	bx	lr

08019224 <_init>:
 8019224:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019226:	bf00      	nop
 8019228:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801922a:	bc08      	pop	{r3}
 801922c:	469e      	mov	lr, r3
 801922e:	4770      	bx	lr

08019230 <_fini>:
 8019230:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019232:	bf00      	nop
 8019234:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8019236:	bc08      	pop	{r3}
 8019238:	469e      	mov	lr, r3
 801923a:	4770      	bx	lr
