
VCU IFS06.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c01c  080002d0  080002d0  000012d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000334  0800c2ec  0800c2ec  0000d2ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800c620  0800c620  0000d620  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800c628  0800c628  0000d628  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800c62c  0800c62c  0000d62c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000070  24000000  0800c630  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000690  24000070  0800c6a0  0000e070  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  24000700  0800c6a0  0000e700  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0000e070  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001ed5e  00000000  00000000  0000e09e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00002c92  00000000  00000000  0002cdfc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001848  00000000  00000000  0002fa90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00001307  00000000  00000000  000312d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00036e2e  00000000  00000000  000325df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001cd2a  00000000  00000000  0006940d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00171120  00000000  00000000  00086137  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001f7257  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00007074  00000000  00000000  001f729c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000073  00000000  00000000  001fe310  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	24000070 	.word	0x24000070
 80002ec:	00000000 	.word	0x00000000
 80002f0:	0800c2d4 	.word	0x0800c2d4

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	24000074 	.word	0x24000074
 800030c:	0800c2d4 	.word	0x0800c2d4

08000310 <strlen>:
 8000310:	4603      	mov	r3, r0
 8000312:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000316:	2a00      	cmp	r2, #0
 8000318:	d1fb      	bne.n	8000312 <strlen+0x2>
 800031a:	1a18      	subs	r0, r3, r0
 800031c:	3801      	subs	r0, #1
 800031e:	4770      	bx	lr

08000320 <memchr>:
 8000320:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000324:	2a10      	cmp	r2, #16
 8000326:	db2b      	blt.n	8000380 <memchr+0x60>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	d008      	beq.n	8000340 <memchr+0x20>
 800032e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000332:	3a01      	subs	r2, #1
 8000334:	428b      	cmp	r3, r1
 8000336:	d02d      	beq.n	8000394 <memchr+0x74>
 8000338:	f010 0f07 	tst.w	r0, #7
 800033c:	b342      	cbz	r2, 8000390 <memchr+0x70>
 800033e:	d1f6      	bne.n	800032e <memchr+0xe>
 8000340:	b4f0      	push	{r4, r5, r6, r7}
 8000342:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000346:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800034a:	f022 0407 	bic.w	r4, r2, #7
 800034e:	f07f 0700 	mvns.w	r7, #0
 8000352:	2300      	movs	r3, #0
 8000354:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000358:	3c08      	subs	r4, #8
 800035a:	ea85 0501 	eor.w	r5, r5, r1
 800035e:	ea86 0601 	eor.w	r6, r6, r1
 8000362:	fa85 f547 	uadd8	r5, r5, r7
 8000366:	faa3 f587 	sel	r5, r3, r7
 800036a:	fa86 f647 	uadd8	r6, r6, r7
 800036e:	faa5 f687 	sel	r6, r5, r7
 8000372:	b98e      	cbnz	r6, 8000398 <memchr+0x78>
 8000374:	d1ee      	bne.n	8000354 <memchr+0x34>
 8000376:	bcf0      	pop	{r4, r5, r6, r7}
 8000378:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800037c:	f002 0207 	and.w	r2, r2, #7
 8000380:	b132      	cbz	r2, 8000390 <memchr+0x70>
 8000382:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000386:	3a01      	subs	r2, #1
 8000388:	ea83 0301 	eor.w	r3, r3, r1
 800038c:	b113      	cbz	r3, 8000394 <memchr+0x74>
 800038e:	d1f8      	bne.n	8000382 <memchr+0x62>
 8000390:	2000      	movs	r0, #0
 8000392:	4770      	bx	lr
 8000394:	3801      	subs	r0, #1
 8000396:	4770      	bx	lr
 8000398:	2d00      	cmp	r5, #0
 800039a:	bf06      	itte	eq
 800039c:	4635      	moveq	r5, r6
 800039e:	3803      	subeq	r0, #3
 80003a0:	3807      	subne	r0, #7
 80003a2:	f015 0f01 	tst.w	r5, #1
 80003a6:	d107      	bne.n	80003b8 <memchr+0x98>
 80003a8:	3001      	adds	r0, #1
 80003aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80003ae:	bf02      	ittt	eq
 80003b0:	3001      	addeq	r0, #1
 80003b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003b6:	3001      	addeq	r0, #1
 80003b8:	bcf0      	pop	{r4, r5, r6, r7}
 80003ba:	3801      	subs	r0, #1
 80003bc:	4770      	bx	lr
 80003be:	bf00      	nop

080003c0 <__aeabi_uldivmod>:
 80003c0:	b953      	cbnz	r3, 80003d8 <__aeabi_uldivmod+0x18>
 80003c2:	b94a      	cbnz	r2, 80003d8 <__aeabi_uldivmod+0x18>
 80003c4:	2900      	cmp	r1, #0
 80003c6:	bf08      	it	eq
 80003c8:	2800      	cmpeq	r0, #0
 80003ca:	bf1c      	itt	ne
 80003cc:	f04f 31ff 	movne.w	r1, #4294967295
 80003d0:	f04f 30ff 	movne.w	r0, #4294967295
 80003d4:	f000 b96a 	b.w	80006ac <__aeabi_idiv0>
 80003d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003e0:	f000 f806 	bl	80003f0 <__udivmoddi4>
 80003e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003ec:	b004      	add	sp, #16
 80003ee:	4770      	bx	lr

080003f0 <__udivmoddi4>:
 80003f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003f4:	9d08      	ldr	r5, [sp, #32]
 80003f6:	460c      	mov	r4, r1
 80003f8:	2b00      	cmp	r3, #0
 80003fa:	d14e      	bne.n	800049a <__udivmoddi4+0xaa>
 80003fc:	4694      	mov	ip, r2
 80003fe:	458c      	cmp	ip, r1
 8000400:	4686      	mov	lr, r0
 8000402:	fab2 f282 	clz	r2, r2
 8000406:	d962      	bls.n	80004ce <__udivmoddi4+0xde>
 8000408:	b14a      	cbz	r2, 800041e <__udivmoddi4+0x2e>
 800040a:	f1c2 0320 	rsb	r3, r2, #32
 800040e:	4091      	lsls	r1, r2
 8000410:	fa20 f303 	lsr.w	r3, r0, r3
 8000414:	fa0c fc02 	lsl.w	ip, ip, r2
 8000418:	4319      	orrs	r1, r3
 800041a:	fa00 fe02 	lsl.w	lr, r0, r2
 800041e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000422:	fa1f f68c 	uxth.w	r6, ip
 8000426:	fbb1 f4f7 	udiv	r4, r1, r7
 800042a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800042e:	fb07 1114 	mls	r1, r7, r4, r1
 8000432:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000436:	fb04 f106 	mul.w	r1, r4, r6
 800043a:	4299      	cmp	r1, r3
 800043c:	d90a      	bls.n	8000454 <__udivmoddi4+0x64>
 800043e:	eb1c 0303 	adds.w	r3, ip, r3
 8000442:	f104 30ff 	add.w	r0, r4, #4294967295
 8000446:	f080 8112 	bcs.w	800066e <__udivmoddi4+0x27e>
 800044a:	4299      	cmp	r1, r3
 800044c:	f240 810f 	bls.w	800066e <__udivmoddi4+0x27e>
 8000450:	3c02      	subs	r4, #2
 8000452:	4463      	add	r3, ip
 8000454:	1a59      	subs	r1, r3, r1
 8000456:	fa1f f38e 	uxth.w	r3, lr
 800045a:	fbb1 f0f7 	udiv	r0, r1, r7
 800045e:	fb07 1110 	mls	r1, r7, r0, r1
 8000462:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000466:	fb00 f606 	mul.w	r6, r0, r6
 800046a:	429e      	cmp	r6, r3
 800046c:	d90a      	bls.n	8000484 <__udivmoddi4+0x94>
 800046e:	eb1c 0303 	adds.w	r3, ip, r3
 8000472:	f100 31ff 	add.w	r1, r0, #4294967295
 8000476:	f080 80fc 	bcs.w	8000672 <__udivmoddi4+0x282>
 800047a:	429e      	cmp	r6, r3
 800047c:	f240 80f9 	bls.w	8000672 <__udivmoddi4+0x282>
 8000480:	4463      	add	r3, ip
 8000482:	3802      	subs	r0, #2
 8000484:	1b9b      	subs	r3, r3, r6
 8000486:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800048a:	2100      	movs	r1, #0
 800048c:	b11d      	cbz	r5, 8000496 <__udivmoddi4+0xa6>
 800048e:	40d3      	lsrs	r3, r2
 8000490:	2200      	movs	r2, #0
 8000492:	e9c5 3200 	strd	r3, r2, [r5]
 8000496:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800049a:	428b      	cmp	r3, r1
 800049c:	d905      	bls.n	80004aa <__udivmoddi4+0xba>
 800049e:	b10d      	cbz	r5, 80004a4 <__udivmoddi4+0xb4>
 80004a0:	e9c5 0100 	strd	r0, r1, [r5]
 80004a4:	2100      	movs	r1, #0
 80004a6:	4608      	mov	r0, r1
 80004a8:	e7f5      	b.n	8000496 <__udivmoddi4+0xa6>
 80004aa:	fab3 f183 	clz	r1, r3
 80004ae:	2900      	cmp	r1, #0
 80004b0:	d146      	bne.n	8000540 <__udivmoddi4+0x150>
 80004b2:	42a3      	cmp	r3, r4
 80004b4:	d302      	bcc.n	80004bc <__udivmoddi4+0xcc>
 80004b6:	4290      	cmp	r0, r2
 80004b8:	f0c0 80f0 	bcc.w	800069c <__udivmoddi4+0x2ac>
 80004bc:	1a86      	subs	r6, r0, r2
 80004be:	eb64 0303 	sbc.w	r3, r4, r3
 80004c2:	2001      	movs	r0, #1
 80004c4:	2d00      	cmp	r5, #0
 80004c6:	d0e6      	beq.n	8000496 <__udivmoddi4+0xa6>
 80004c8:	e9c5 6300 	strd	r6, r3, [r5]
 80004cc:	e7e3      	b.n	8000496 <__udivmoddi4+0xa6>
 80004ce:	2a00      	cmp	r2, #0
 80004d0:	f040 8090 	bne.w	80005f4 <__udivmoddi4+0x204>
 80004d4:	eba1 040c 	sub.w	r4, r1, ip
 80004d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004dc:	fa1f f78c 	uxth.w	r7, ip
 80004e0:	2101      	movs	r1, #1
 80004e2:	fbb4 f6f8 	udiv	r6, r4, r8
 80004e6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80004ea:	fb08 4416 	mls	r4, r8, r6, r4
 80004ee:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80004f2:	fb07 f006 	mul.w	r0, r7, r6
 80004f6:	4298      	cmp	r0, r3
 80004f8:	d908      	bls.n	800050c <__udivmoddi4+0x11c>
 80004fa:	eb1c 0303 	adds.w	r3, ip, r3
 80004fe:	f106 34ff 	add.w	r4, r6, #4294967295
 8000502:	d202      	bcs.n	800050a <__udivmoddi4+0x11a>
 8000504:	4298      	cmp	r0, r3
 8000506:	f200 80cd 	bhi.w	80006a4 <__udivmoddi4+0x2b4>
 800050a:	4626      	mov	r6, r4
 800050c:	1a1c      	subs	r4, r3, r0
 800050e:	fa1f f38e 	uxth.w	r3, lr
 8000512:	fbb4 f0f8 	udiv	r0, r4, r8
 8000516:	fb08 4410 	mls	r4, r8, r0, r4
 800051a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800051e:	fb00 f707 	mul.w	r7, r0, r7
 8000522:	429f      	cmp	r7, r3
 8000524:	d908      	bls.n	8000538 <__udivmoddi4+0x148>
 8000526:	eb1c 0303 	adds.w	r3, ip, r3
 800052a:	f100 34ff 	add.w	r4, r0, #4294967295
 800052e:	d202      	bcs.n	8000536 <__udivmoddi4+0x146>
 8000530:	429f      	cmp	r7, r3
 8000532:	f200 80b0 	bhi.w	8000696 <__udivmoddi4+0x2a6>
 8000536:	4620      	mov	r0, r4
 8000538:	1bdb      	subs	r3, r3, r7
 800053a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800053e:	e7a5      	b.n	800048c <__udivmoddi4+0x9c>
 8000540:	f1c1 0620 	rsb	r6, r1, #32
 8000544:	408b      	lsls	r3, r1
 8000546:	fa22 f706 	lsr.w	r7, r2, r6
 800054a:	431f      	orrs	r7, r3
 800054c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000550:	fa04 f301 	lsl.w	r3, r4, r1
 8000554:	ea43 030c 	orr.w	r3, r3, ip
 8000558:	40f4      	lsrs	r4, r6
 800055a:	fa00 f801 	lsl.w	r8, r0, r1
 800055e:	0c38      	lsrs	r0, r7, #16
 8000560:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000564:	fbb4 fef0 	udiv	lr, r4, r0
 8000568:	fa1f fc87 	uxth.w	ip, r7
 800056c:	fb00 441e 	mls	r4, r0, lr, r4
 8000570:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000574:	fb0e f90c 	mul.w	r9, lr, ip
 8000578:	45a1      	cmp	r9, r4
 800057a:	fa02 f201 	lsl.w	r2, r2, r1
 800057e:	d90a      	bls.n	8000596 <__udivmoddi4+0x1a6>
 8000580:	193c      	adds	r4, r7, r4
 8000582:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000586:	f080 8084 	bcs.w	8000692 <__udivmoddi4+0x2a2>
 800058a:	45a1      	cmp	r9, r4
 800058c:	f240 8081 	bls.w	8000692 <__udivmoddi4+0x2a2>
 8000590:	f1ae 0e02 	sub.w	lr, lr, #2
 8000594:	443c      	add	r4, r7
 8000596:	eba4 0409 	sub.w	r4, r4, r9
 800059a:	fa1f f983 	uxth.w	r9, r3
 800059e:	fbb4 f3f0 	udiv	r3, r4, r0
 80005a2:	fb00 4413 	mls	r4, r0, r3, r4
 80005a6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80005aa:	fb03 fc0c 	mul.w	ip, r3, ip
 80005ae:	45a4      	cmp	ip, r4
 80005b0:	d907      	bls.n	80005c2 <__udivmoddi4+0x1d2>
 80005b2:	193c      	adds	r4, r7, r4
 80005b4:	f103 30ff 	add.w	r0, r3, #4294967295
 80005b8:	d267      	bcs.n	800068a <__udivmoddi4+0x29a>
 80005ba:	45a4      	cmp	ip, r4
 80005bc:	d965      	bls.n	800068a <__udivmoddi4+0x29a>
 80005be:	3b02      	subs	r3, #2
 80005c0:	443c      	add	r4, r7
 80005c2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80005c6:	fba0 9302 	umull	r9, r3, r0, r2
 80005ca:	eba4 040c 	sub.w	r4, r4, ip
 80005ce:	429c      	cmp	r4, r3
 80005d0:	46ce      	mov	lr, r9
 80005d2:	469c      	mov	ip, r3
 80005d4:	d351      	bcc.n	800067a <__udivmoddi4+0x28a>
 80005d6:	d04e      	beq.n	8000676 <__udivmoddi4+0x286>
 80005d8:	b155      	cbz	r5, 80005f0 <__udivmoddi4+0x200>
 80005da:	ebb8 030e 	subs.w	r3, r8, lr
 80005de:	eb64 040c 	sbc.w	r4, r4, ip
 80005e2:	fa04 f606 	lsl.w	r6, r4, r6
 80005e6:	40cb      	lsrs	r3, r1
 80005e8:	431e      	orrs	r6, r3
 80005ea:	40cc      	lsrs	r4, r1
 80005ec:	e9c5 6400 	strd	r6, r4, [r5]
 80005f0:	2100      	movs	r1, #0
 80005f2:	e750      	b.n	8000496 <__udivmoddi4+0xa6>
 80005f4:	f1c2 0320 	rsb	r3, r2, #32
 80005f8:	fa20 f103 	lsr.w	r1, r0, r3
 80005fc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000600:	fa24 f303 	lsr.w	r3, r4, r3
 8000604:	4094      	lsls	r4, r2
 8000606:	430c      	orrs	r4, r1
 8000608:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800060c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000610:	fa1f f78c 	uxth.w	r7, ip
 8000614:	fbb3 f0f8 	udiv	r0, r3, r8
 8000618:	fb08 3110 	mls	r1, r8, r0, r3
 800061c:	0c23      	lsrs	r3, r4, #16
 800061e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000622:	fb00 f107 	mul.w	r1, r0, r7
 8000626:	4299      	cmp	r1, r3
 8000628:	d908      	bls.n	800063c <__udivmoddi4+0x24c>
 800062a:	eb1c 0303 	adds.w	r3, ip, r3
 800062e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000632:	d22c      	bcs.n	800068e <__udivmoddi4+0x29e>
 8000634:	4299      	cmp	r1, r3
 8000636:	d92a      	bls.n	800068e <__udivmoddi4+0x29e>
 8000638:	3802      	subs	r0, #2
 800063a:	4463      	add	r3, ip
 800063c:	1a5b      	subs	r3, r3, r1
 800063e:	b2a4      	uxth	r4, r4
 8000640:	fbb3 f1f8 	udiv	r1, r3, r8
 8000644:	fb08 3311 	mls	r3, r8, r1, r3
 8000648:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800064c:	fb01 f307 	mul.w	r3, r1, r7
 8000650:	42a3      	cmp	r3, r4
 8000652:	d908      	bls.n	8000666 <__udivmoddi4+0x276>
 8000654:	eb1c 0404 	adds.w	r4, ip, r4
 8000658:	f101 36ff 	add.w	r6, r1, #4294967295
 800065c:	d213      	bcs.n	8000686 <__udivmoddi4+0x296>
 800065e:	42a3      	cmp	r3, r4
 8000660:	d911      	bls.n	8000686 <__udivmoddi4+0x296>
 8000662:	3902      	subs	r1, #2
 8000664:	4464      	add	r4, ip
 8000666:	1ae4      	subs	r4, r4, r3
 8000668:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800066c:	e739      	b.n	80004e2 <__udivmoddi4+0xf2>
 800066e:	4604      	mov	r4, r0
 8000670:	e6f0      	b.n	8000454 <__udivmoddi4+0x64>
 8000672:	4608      	mov	r0, r1
 8000674:	e706      	b.n	8000484 <__udivmoddi4+0x94>
 8000676:	45c8      	cmp	r8, r9
 8000678:	d2ae      	bcs.n	80005d8 <__udivmoddi4+0x1e8>
 800067a:	ebb9 0e02 	subs.w	lr, r9, r2
 800067e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000682:	3801      	subs	r0, #1
 8000684:	e7a8      	b.n	80005d8 <__udivmoddi4+0x1e8>
 8000686:	4631      	mov	r1, r6
 8000688:	e7ed      	b.n	8000666 <__udivmoddi4+0x276>
 800068a:	4603      	mov	r3, r0
 800068c:	e799      	b.n	80005c2 <__udivmoddi4+0x1d2>
 800068e:	4630      	mov	r0, r6
 8000690:	e7d4      	b.n	800063c <__udivmoddi4+0x24c>
 8000692:	46d6      	mov	lr, sl
 8000694:	e77f      	b.n	8000596 <__udivmoddi4+0x1a6>
 8000696:	4463      	add	r3, ip
 8000698:	3802      	subs	r0, #2
 800069a:	e74d      	b.n	8000538 <__udivmoddi4+0x148>
 800069c:	4606      	mov	r6, r0
 800069e:	4623      	mov	r3, r4
 80006a0:	4608      	mov	r0, r1
 80006a2:	e70f      	b.n	80004c4 <__udivmoddi4+0xd4>
 80006a4:	3e02      	subs	r6, #2
 80006a6:	4463      	add	r3, ip
 80006a8:	e730      	b.n	800050c <__udivmoddi4+0x11c>
 80006aa:	bf00      	nop

080006ac <__aeabi_idiv0>:
 80006ac:	4770      	bx	lr
 80006ae:	bf00      	nop

080006b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	b082      	sub	sp, #8
 80006b4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006b6:	f001 fc77 	bl	8001fa8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006ba:	f000 fa0b 	bl	8000ad4 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80006be:	f000 fa77 	bl	8000bb0 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006c2:	f000 fdf5 	bl	80012b0 <MX_GPIO_Init>
  MX_ADC1_Init();
 80006c6:	f000 faa3 	bl	8000c10 <MX_ADC1_Init>
  MX_ADC2_Init();
 80006ca:	f000 fb19 	bl	8000d00 <MX_ADC2_Init>
  MX_FDCAN1_Init();
 80006ce:	f000 fb7b 	bl	8000dc8 <MX_FDCAN1_Init>
  MX_FDCAN2_Init();
 80006d2:	f000 fbf7 	bl	8000ec4 <MX_FDCAN2_Init>
  MX_TIM1_Init();
 80006d6:	f000 fc73 	bl	8000fc0 <MX_TIM1_Init>
  MX_USART2_UART_Init();
 80006da:	f000 fd9d 	bl	8001218 <MX_USART2_UART_Init>
  MX_TIM16_Init();
 80006de:	f000 fd27 	bl	8001130 <MX_TIM16_Init>
  MX_USART1_UART_Init();
 80006e2:	f000 fd4d 	bl	8001180 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  //Inicialización de buses CAN

  //Inversor
  if (HAL_FDCAN_Start(&hfdcan1) != HAL_OK){
 80006e6:	4889      	ldr	r0, [pc, #548]	@ (800090c <main+0x25c>)
 80006e8:	f004 f838 	bl	800475c <HAL_FDCAN_Start>
 80006ec:	4603      	mov	r3, r0
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	d002      	beq.n	80006f8 <main+0x48>
#if DEBUG
print("Error al inicializar CAN_INV");
 80006f2:	4887      	ldr	r0, [pc, #540]	@ (8000910 <main+0x260>)
 80006f4:	f000 feb0 	bl	8001458 <print>
#endif
  }

  //Acumulador
  if (HAL_FDCAN_Start(&hfdcan2) != HAL_OK){
 80006f8:	4886      	ldr	r0, [pc, #536]	@ (8000914 <main+0x264>)
 80006fa:	f004 f82f 	bl	800475c <HAL_FDCAN_Start>
 80006fe:	4603      	mov	r3, r0
 8000700:	2b00      	cmp	r3, #0
 8000702:	d002      	beq.n	800070a <main+0x5a>
#if DEBUG
print("Error al inicializar CAN_ACU");
 8000704:	4884      	ldr	r0, [pc, #528]	@ (8000918 <main+0x268>)
 8000706:	f000 fea7 	bl	8001458 <print>
#endif
  }

  if (HAL_FDCAN_ActivateNotification(&hfdcan2, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK)
 800070a:	2200      	movs	r2, #0
 800070c:	2101      	movs	r1, #1
 800070e:	4881      	ldr	r0, [pc, #516]	@ (8000914 <main+0x264>)
 8000710:	f004 fa16 	bl	8004b40 <HAL_FDCAN_ActivateNotification>
 8000714:	4603      	mov	r3, r0
 8000716:	2b00      	cmp	r3, #0
 8000718:	d01f      	beq.n	800075a <main+0xaa>
  {
#if DEBUG
print("Error al activar NOTIFICATION CAN_ACU");
 800071a:	4880      	ldr	r0, [pc, #512]	@ (800091c <main+0x26c>)
 800071c:	f000 fe9c 	bl	8001458 <print>


  //---------- SECUENCIA DE ARRANQUE ----------

  //Espera ACK inversor (DC bus)
  while (config_inv_lectura_v == 0){
 8000720:	e01b      	b.n	800075a <main+0xaa>
#if(DEBUG)
print("Solicitar tensión inversor");
 8000722:	487f      	ldr	r0, [pc, #508]	@ (8000920 <main+0x270>)
 8000724:	f000 fe98 	bl	8001458 <print>
#endif
	if(HAL_FDCAN_GetRxMessage(&hfdcan1, FDCAN_RX_FIFO0, &RxHeader_Inv, RxData_Inv) == HAL_OK){
 8000728:	4b7e      	ldr	r3, [pc, #504]	@ (8000924 <main+0x274>)
 800072a:	4a7f      	ldr	r2, [pc, #508]	@ (8000928 <main+0x278>)
 800072c:	2140      	movs	r1, #64	@ 0x40
 800072e:	4877      	ldr	r0, [pc, #476]	@ (800090c <main+0x25c>)
 8000730:	f004 f89a 	bl	8004868 <HAL_FDCAN_GetRxMessage>
 8000734:	4603      	mov	r3, r0
 8000736:	2b00      	cmp	r3, #0
 8000738:	d10f      	bne.n	800075a <main+0xaa>
		if(RxHeader_Inv.Identifier == TX_STATE_7 && RxHeader_Inv.DataLength == 6){
 800073a:	4b7b      	ldr	r3, [pc, #492]	@ (8000928 <main+0x278>)
 800073c:	681a      	ldr	r2, [r3, #0]
 800073e:	4b7b      	ldr	r3, [pc, #492]	@ (800092c <main+0x27c>)
 8000740:	681b      	ldr	r3, [r3, #0]
 8000742:	429a      	cmp	r2, r3
 8000744:	d109      	bne.n	800075a <main+0xaa>
 8000746:	4b78      	ldr	r3, [pc, #480]	@ (8000928 <main+0x278>)
 8000748:	68db      	ldr	r3, [r3, #12]
 800074a:	2b06      	cmp	r3, #6
 800074c:	d105      	bne.n	800075a <main+0xaa>
			config_inv_lectura_v = 1; //Sale del bucle
 800074e:	4b78      	ldr	r3, [pc, #480]	@ (8000930 <main+0x280>)
 8000750:	2201      	movs	r2, #1
 8000752:	601a      	str	r2, [r3, #0]
#if DEBUG
print("CAN_INV: Lectura de DC_BUS_VOLTAGE correctamente");
 8000754:	4877      	ldr	r0, [pc, #476]	@ (8000934 <main+0x284>)
 8000756:	f000 fe7f 	bl	8001458 <print>
  while (config_inv_lectura_v == 0){
 800075a:	4b75      	ldr	r3, [pc, #468]	@ (8000930 <main+0x280>)
 800075c:	681b      	ldr	r3, [r3, #0]
 800075e:	2b00      	cmp	r3, #0
 8000760:	d0df      	beq.n	8000722 <main+0x72>
		}
	}
  }

  //Estado STAND BY inversor
  while(state!=3){
 8000762:	e011      	b.n	8000788 <main+0xd8>
	HAL_FDCAN_GetRxMessage(&hfdcan1, FDCAN_RX_FIFO0, &RxHeader_Inv, RxData_Inv);
 8000764:	4b6f      	ldr	r3, [pc, #444]	@ (8000924 <main+0x274>)
 8000766:	4a70      	ldr	r2, [pc, #448]	@ (8000928 <main+0x278>)
 8000768:	2140      	movs	r1, #64	@ 0x40
 800076a:	4868      	ldr	r0, [pc, #416]	@ (800090c <main+0x25c>)
 800076c:	f004 f87c 	bl	8004868 <HAL_FDCAN_GetRxMessage>
	if(RxHeader_Inv.Identifier == TX_STATE_3){
 8000770:	4b6d      	ldr	r3, [pc, #436]	@ (8000928 <main+0x278>)
 8000772:	681a      	ldr	r2, [r3, #0]
 8000774:	4b70      	ldr	r3, [pc, #448]	@ (8000938 <main+0x288>)
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	429a      	cmp	r2, r3
 800077a:	d105      	bne.n	8000788 <main+0xd8>
		state = RxData_Inv[2]>>0x1;
 800077c:	4b69      	ldr	r3, [pc, #420]	@ (8000924 <main+0x274>)
 800077e:	789b      	ldrb	r3, [r3, #2]
 8000780:	085b      	lsrs	r3, r3, #1
 8000782:	b2da      	uxtb	r2, r3
 8000784:	4b6d      	ldr	r3, [pc, #436]	@ (800093c <main+0x28c>)
 8000786:	701a      	strb	r2, [r3, #0]
  while(state!=3){
 8000788:	4b6c      	ldr	r3, [pc, #432]	@ (800093c <main+0x28c>)
 800078a:	781b      	ldrb	r3, [r3, #0]
 800078c:	2b03      	cmp	r3, #3
 800078e:	d1e9      	bne.n	8000764 <main+0xb4>
	}
  }

	//PRE-CHARGE
  while(precarga_inv == 0){
 8000790:	e04f      	b.n	8000832 <main+0x182>
#if DEBUG
print("Precarga");
 8000792:	486b      	ldr	r0, [pc, #428]	@ (8000940 <main+0x290>)
 8000794:	f000 fe60 	bl	8001458 <print>
#endif
	//Lectura DC_BUS_VOLTAGE del CAN_INV
	if(HAL_FDCAN_GetRxMessage(&hfdcan1, FDCAN_RX_FIFO0, &RxHeader_Inv, RxData_Inv) == HAL_OK){
 8000798:	4b62      	ldr	r3, [pc, #392]	@ (8000924 <main+0x274>)
 800079a:	4a63      	ldr	r2, [pc, #396]	@ (8000928 <main+0x278>)
 800079c:	2140      	movs	r1, #64	@ 0x40
 800079e:	485b      	ldr	r0, [pc, #364]	@ (800090c <main+0x25c>)
 80007a0:	f004 f862 	bl	8004868 <HAL_FDCAN_GetRxMessage>
 80007a4:	4603      	mov	r3, r0
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d143      	bne.n	8000832 <main+0x182>
		if(RxHeader_Inv.Identifier == TX_STATE_7 && RxHeader_Inv.DataLength == 6){
 80007aa:	4b5f      	ldr	r3, [pc, #380]	@ (8000928 <main+0x278>)
 80007ac:	681a      	ldr	r2, [r3, #0]
 80007ae:	4b5f      	ldr	r3, [pc, #380]	@ (800092c <main+0x27c>)
 80007b0:	681b      	ldr	r3, [r3, #0]
 80007b2:	429a      	cmp	r2, r3
 80007b4:	d13d      	bne.n	8000832 <main+0x182>
 80007b6:	4b5c      	ldr	r3, [pc, #368]	@ (8000928 <main+0x278>)
 80007b8:	68db      	ldr	r3, [r3, #12]
 80007ba:	2b06      	cmp	r3, #6
 80007bc:	d139      	bne.n	8000832 <main+0x182>
			uint8_t byte0 = RxData_Inv[0];
 80007be:	4b59      	ldr	r3, [pc, #356]	@ (8000924 <main+0x274>)
 80007c0:	781b      	ldrb	r3, [r3, #0]
 80007c2:	71fb      	strb	r3, [r7, #7]
			uint8_t byte1 = RxData_Inv[1];
 80007c4:	4b57      	ldr	r3, [pc, #348]	@ (8000924 <main+0x274>)
 80007c6:	785b      	ldrb	r3, [r3, #1]
 80007c8:	71bb      	strb	r3, [r7, #6]
			printHex(byte0);
 80007ca:	79fb      	ldrb	r3, [r7, #7]
 80007cc:	4618      	mov	r0, r3
 80007ce:	f000 fe7f 	bl	80014d0 <printHex>
			printHex(byte1);
 80007d2:	79bb      	ldrb	r3, [r7, #6]
 80007d4:	4618      	mov	r0, r3
 80007d6:	f000 fe7b 	bl	80014d0 <printHex>
			//inv_dc_bus_voltage = (int)((byte1<<8)|byte0);
#if DEBUG
print("DC_BUS_VOLTAGE (V):");
 80007da:	485a      	ldr	r0, [pc, #360]	@ (8000944 <main+0x294>)
 80007dc:	f000 fe3c 	bl	8001458 <print>
printValue((int)((byte1<<8)|byte0));
 80007e0:	79bb      	ldrb	r3, [r7, #6]
 80007e2:	021a      	lsls	r2, r3, #8
 80007e4:	79fb      	ldrb	r3, [r7, #7]
 80007e6:	4313      	orrs	r3, r2
 80007e8:	4618      	mov	r0, r3
 80007ea:	f000 fe53 	bl	8001494 <printValue>
#endif

			//Reenvío DC_BUS_VOLTAGE al AMS por CAN_ACU
			TxHeader_Acu.Identifier = ID_dc_bus_voltage;
 80007ee:	4b56      	ldr	r3, [pc, #344]	@ (8000948 <main+0x298>)
 80007f0:	681b      	ldr	r3, [r3, #0]
 80007f2:	4a56      	ldr	r2, [pc, #344]	@ (800094c <main+0x29c>)
 80007f4:	6013      	str	r3, [r2, #0]
			TxHeader_Acu.DataLength = 2;
 80007f6:	4b55      	ldr	r3, [pc, #340]	@ (800094c <main+0x29c>)
 80007f8:	2202      	movs	r2, #2
 80007fa:	60da      	str	r2, [r3, #12]
			TxHeader_Acu.IdType = FDCAN_EXTENDED_ID;
 80007fc:	4b53      	ldr	r3, [pc, #332]	@ (800094c <main+0x29c>)
 80007fe:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000802:	605a      	str	r2, [r3, #4]
			TxHeader_Acu.FDFormat = FDCAN_CLASSIC_CAN;
 8000804:	4b51      	ldr	r3, [pc, #324]	@ (800094c <main+0x29c>)
 8000806:	2200      	movs	r2, #0
 8000808:	619a      	str	r2, [r3, #24]
			TxHeader_Acu.TxFrameType = FDCAN_DATA_FRAME;
 800080a:	4b50      	ldr	r3, [pc, #320]	@ (800094c <main+0x29c>)
 800080c:	2200      	movs	r2, #0
 800080e:	609a      	str	r2, [r3, #8]

			TxData_Acu[0] = byte0;
 8000810:	4a4f      	ldr	r2, [pc, #316]	@ (8000950 <main+0x2a0>)
 8000812:	79fb      	ldrb	r3, [r7, #7]
 8000814:	7013      	strb	r3, [r2, #0]
			TxData_Acu[1] = byte1;
 8000816:	4a4e      	ldr	r2, [pc, #312]	@ (8000950 <main+0x2a0>)
 8000818:	79bb      	ldrb	r3, [r7, #6]
 800081a:	7053      	strb	r3, [r2, #1]
			if(HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan2, &TxHeader_Acu, TxData_Acu) == HAL_OK){
 800081c:	4a4c      	ldr	r2, [pc, #304]	@ (8000950 <main+0x2a0>)
 800081e:	494b      	ldr	r1, [pc, #300]	@ (800094c <main+0x29c>)
 8000820:	483c      	ldr	r0, [pc, #240]	@ (8000914 <main+0x264>)
 8000822:	f003 ffc6 	bl	80047b2 <HAL_FDCAN_AddMessageToTxFifoQ>
 8000826:	4603      	mov	r3, r0
 8000828:	2b00      	cmp	r3, #0
 800082a:	d102      	bne.n	8000832 <main+0x182>
#if DEBUG
print("CAN_ACU: DC_BUS_VOLTAGE enviado a AMS");
 800082c:	4849      	ldr	r0, [pc, #292]	@ (8000954 <main+0x2a4>)
 800082e:	f000 fe13 	bl	8001458 <print>
  while(precarga_inv == 0){
 8000832:	4b49      	ldr	r3, [pc, #292]	@ (8000958 <main+0x2a8>)
 8000834:	681b      	ldr	r3, [r3, #0]
 8000836:	2b00      	cmp	r3, #0
 8000838:	d0ab      	beq.n	8000792 <main+0xe2>
	    }
	}
  }

#if DEBUG
print("state : stand by");
 800083a:	4848      	ldr	r0, [pc, #288]	@ (800095c <main+0x2ac>)
 800083c:	f000 fe0c 	bl	8001458 <print>
 * TIM16 -> APB2 => 264MHzw
 * 10 ms interruption => 10ms * 264MHz = 2640000
 * prescalado 264 (por ejemplo)
 * timer count = 2640000 / 264 = 10000
 */
  HAL_TIM_Base_Start_IT(&htim16);
 8000840:	4847      	ldr	r0, [pc, #284]	@ (8000960 <main+0x2b0>)
 8000842:	f008 fcab 	bl	800919c <HAL_TIM_Base_Start_IT>


  //Estado READY inversor
  TxHeader_Inv.Identifier = RX_SETPOINT_1;
 8000846:	4b47      	ldr	r3, [pc, #284]	@ (8000964 <main+0x2b4>)
 8000848:	681b      	ldr	r3, [r3, #0]
 800084a:	4a47      	ldr	r2, [pc, #284]	@ (8000968 <main+0x2b8>)
 800084c:	6013      	str	r3, [r2, #0]
  TxHeader_Inv.DataLength = 3;
 800084e:	4b46      	ldr	r3, [pc, #280]	@ (8000968 <main+0x2b8>)
 8000850:	2203      	movs	r2, #3
 8000852:	60da      	str	r2, [r3, #12]
  TxHeader_Inv.IdType = FDCAN_STANDARD_ID;
 8000854:	4b44      	ldr	r3, [pc, #272]	@ (8000968 <main+0x2b8>)
 8000856:	2200      	movs	r2, #0
 8000858:	605a      	str	r2, [r3, #4]

  TxData_Inv[0] = 0x0;
 800085a:	4b44      	ldr	r3, [pc, #272]	@ (800096c <main+0x2bc>)
 800085c:	2200      	movs	r2, #0
 800085e:	701a      	strb	r2, [r3, #0]
  TxData_Inv[1] = 0x0;
 8000860:	4b42      	ldr	r3, [pc, #264]	@ (800096c <main+0x2bc>)
 8000862:	2200      	movs	r2, #0
 8000864:	705a      	strb	r2, [r3, #1]
  TxData_Inv[2] = 0x4;
 8000866:	4b41      	ldr	r3, [pc, #260]	@ (800096c <main+0x2bc>)
 8000868:	2204      	movs	r2, #4
 800086a:	709a      	strb	r2, [r3, #2]
  HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader_Inv, TxData_Inv);
 800086c:	4a3f      	ldr	r2, [pc, #252]	@ (800096c <main+0x2bc>)
 800086e:	493e      	ldr	r1, [pc, #248]	@ (8000968 <main+0x2b8>)
 8000870:	4826      	ldr	r0, [pc, #152]	@ (800090c <main+0x25c>)
 8000872:	f003 ff9e 	bl	80047b2 <HAL_FDCAN_AddMessageToTxFifoQ>
  while(state!=4){
 8000876:	e011      	b.n	800089c <main+0x1ec>
	  HAL_FDCAN_GetRxMessage(&hfdcan1, FDCAN_RX_FIFO0, &RxHeader_Inv, RxData_Inv);
 8000878:	4b2a      	ldr	r3, [pc, #168]	@ (8000924 <main+0x274>)
 800087a:	4a2b      	ldr	r2, [pc, #172]	@ (8000928 <main+0x278>)
 800087c:	2140      	movs	r1, #64	@ 0x40
 800087e:	4823      	ldr	r0, [pc, #140]	@ (800090c <main+0x25c>)
 8000880:	f003 fff2 	bl	8004868 <HAL_FDCAN_GetRxMessage>
	  if(RxHeader_Inv.Identifier == TX_STATE_3){
 8000884:	4b28      	ldr	r3, [pc, #160]	@ (8000928 <main+0x278>)
 8000886:	681a      	ldr	r2, [r3, #0]
 8000888:	4b2b      	ldr	r3, [pc, #172]	@ (8000938 <main+0x288>)
 800088a:	681b      	ldr	r3, [r3, #0]
 800088c:	429a      	cmp	r2, r3
 800088e:	d105      	bne.n	800089c <main+0x1ec>
		  state = RxData_Inv[2]>>0x1;
 8000890:	4b24      	ldr	r3, [pc, #144]	@ (8000924 <main+0x274>)
 8000892:	789b      	ldrb	r3, [r3, #2]
 8000894:	085b      	lsrs	r3, r3, #1
 8000896:	b2da      	uxtb	r2, r3
 8000898:	4b28      	ldr	r3, [pc, #160]	@ (800093c <main+0x28c>)
 800089a:	701a      	strb	r2, [r3, #0]
  while(state!=4){
 800089c:	4b27      	ldr	r3, [pc, #156]	@ (800093c <main+0x28c>)
 800089e:	781b      	ldrb	r3, [r3, #0]
 80008a0:	2b04      	cmp	r3, #4
 80008a2:	d1e9      	bne.n	8000878 <main+0x1c8>
	  }
  }
#if DEBUG
print("state: ready");
 80008a4:	4832      	ldr	r0, [pc, #200]	@ (8000970 <main+0x2c0>)
 80008a6:	f000 fdd7 	bl	8001458 <print>
#endif


  //Estado TORQUE inversor
  TxHeader_Inv.Identifier = RX_SETPOINT_1;
 80008aa:	4b2e      	ldr	r3, [pc, #184]	@ (8000964 <main+0x2b4>)
 80008ac:	681b      	ldr	r3, [r3, #0]
 80008ae:	4a2e      	ldr	r2, [pc, #184]	@ (8000968 <main+0x2b8>)
 80008b0:	6013      	str	r3, [r2, #0]
  TxHeader_Inv.DataLength = 3;
 80008b2:	4b2d      	ldr	r3, [pc, #180]	@ (8000968 <main+0x2b8>)
 80008b4:	2203      	movs	r2, #3
 80008b6:	60da      	str	r2, [r3, #12]
  TxHeader_Inv.IdType = FDCAN_STANDARD_ID;
 80008b8:	4b2b      	ldr	r3, [pc, #172]	@ (8000968 <main+0x2b8>)
 80008ba:	2200      	movs	r2, #0
 80008bc:	605a      	str	r2, [r3, #4]


  TxData_Inv[0] = 0x0;
 80008be:	4b2b      	ldr	r3, [pc, #172]	@ (800096c <main+0x2bc>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	701a      	strb	r2, [r3, #0]
  TxData_Inv[1] = 0x0;
 80008c4:	4b29      	ldr	r3, [pc, #164]	@ (800096c <main+0x2bc>)
 80008c6:	2200      	movs	r2, #0
 80008c8:	705a      	strb	r2, [r3, #1]
  TxData_Inv[2] = 0x6;
 80008ca:	4b28      	ldr	r3, [pc, #160]	@ (800096c <main+0x2bc>)
 80008cc:	2206      	movs	r2, #6
 80008ce:	709a      	strb	r2, [r3, #2]
  HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader_Inv, TxData_Inv);
 80008d0:	4a26      	ldr	r2, [pc, #152]	@ (800096c <main+0x2bc>)
 80008d2:	4925      	ldr	r1, [pc, #148]	@ (8000968 <main+0x2b8>)
 80008d4:	480d      	ldr	r0, [pc, #52]	@ (800090c <main+0x25c>)
 80008d6:	f003 ff6c 	bl	80047b2 <HAL_FDCAN_AddMessageToTxFifoQ>
  while(state!=6){
 80008da:	e011      	b.n	8000900 <main+0x250>
	  HAL_FDCAN_GetRxMessage(&hfdcan1, FDCAN_RX_FIFO0, &RxHeader_Inv, RxData_Inv);
 80008dc:	4b11      	ldr	r3, [pc, #68]	@ (8000924 <main+0x274>)
 80008de:	4a12      	ldr	r2, [pc, #72]	@ (8000928 <main+0x278>)
 80008e0:	2140      	movs	r1, #64	@ 0x40
 80008e2:	480a      	ldr	r0, [pc, #40]	@ (800090c <main+0x25c>)
 80008e4:	f003 ffc0 	bl	8004868 <HAL_FDCAN_GetRxMessage>
	  if(RxHeader_Inv.Identifier == TX_STATE_3){
 80008e8:	4b0f      	ldr	r3, [pc, #60]	@ (8000928 <main+0x278>)
 80008ea:	681a      	ldr	r2, [r3, #0]
 80008ec:	4b12      	ldr	r3, [pc, #72]	@ (8000938 <main+0x288>)
 80008ee:	681b      	ldr	r3, [r3, #0]
 80008f0:	429a      	cmp	r2, r3
 80008f2:	d105      	bne.n	8000900 <main+0x250>
		  state = RxData_Inv[2]>>0x1;
 80008f4:	4b0b      	ldr	r3, [pc, #44]	@ (8000924 <main+0x274>)
 80008f6:	789b      	ldrb	r3, [r3, #2]
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	b2da      	uxtb	r2, r3
 80008fc:	4b0f      	ldr	r3, [pc, #60]	@ (800093c <main+0x28c>)
 80008fe:	701a      	strb	r2, [r3, #0]
  while(state!=6){
 8000900:	4b0e      	ldr	r3, [pc, #56]	@ (800093c <main+0x28c>)
 8000902:	781b      	ldrb	r3, [r3, #0]
 8000904:	2b06      	cmp	r3, #6
 8000906:	d1e9      	bne.n	80008dc <main+0x22c>
	  }
  }


  //Espera a que se pulse el botón de arranque mientras se pisa el freno
  while(boton_arranque == 0){
 8000908:	e06b      	b.n	80009e2 <main+0x332>
 800090a:	bf00      	nop
 800090c:	24000178 	.word	0x24000178
 8000910:	0800c2ec 	.word	0x0800c2ec
 8000914:	24000218 	.word	0x24000218
 8000918:	0800c30c 	.word	0x0800c30c
 800091c:	0800c32c 	.word	0x0800c32c
 8000920:	0800c354 	.word	0x0800c354
 8000924:	24000518 	.word	0x24000518
 8000928:	2400049c 	.word	0x2400049c
 800092c:	24000004 	.word	0x24000004
 8000930:	24000090 	.word	0x24000090
 8000934:	0800c370 	.word	0x0800c370
 8000938:	24000000 	.word	0x24000000
 800093c:	2400053e 	.word	0x2400053e
 8000940:	0800c3a4 	.word	0x0800c3a4
 8000944:	0800c3b0 	.word	0x0800c3b0
 8000948:	2400000c 	.word	0x2400000c
 800094c:	240004c4 	.word	0x240004c4
 8000950:	24000520 	.word	0x24000520
 8000954:	0800c3c4 	.word	0x0800c3c4
 8000958:	2400008c 	.word	0x2400008c
 800095c:	0800c3ec 	.word	0x0800c3ec
 8000960:	24000304 	.word	0x24000304
 8000964:	24000008 	.word	0x24000008
 8000968:	24000478 	.word	0x24000478
 800096c:	24000510 	.word	0x24000510
 8000970:	0800c400 	.word	0x0800c400
	  //Enciende el LED del boton para avisar al piloto
	  HAL_GPIO_WritePin(START_BUTTON_LED_GPIO_Port, START_BUTTON_LED_Pin, GPIO_PIN_RESET);
 8000974:	2200      	movs	r2, #0
 8000976:	2101      	movs	r1, #1
 8000978:	4842      	ldr	r0, [pc, #264]	@ (8000a84 <main+0x3d4>)
 800097a:	f005 f817 	bl	80059ac <HAL_GPIO_WritePin>

	  start_button_act = HAL_GPIO_ReadPin(START_BUTTON_GPIO_Port, START_BUTTON_Pin);
 800097e:	2180      	movs	r1, #128	@ 0x80
 8000980:	4841      	ldr	r0, [pc, #260]	@ (8000a88 <main+0x3d8>)
 8000982:	f004 fffb 	bl	800597c <HAL_GPIO_ReadPin>
 8000986:	4603      	mov	r3, r0
 8000988:	461a      	mov	r2, r3
 800098a:	4b40      	ldr	r3, [pc, #256]	@ (8000a8c <main+0x3dc>)
 800098c:	601a      	str	r2, [r3, #0]
	  if(start_button_act == 1 && start_button_ant == 0){
 800098e:	4b3f      	ldr	r3, [pc, #252]	@ (8000a8c <main+0x3dc>)
 8000990:	681b      	ldr	r3, [r3, #0]
 8000992:	2b01      	cmp	r3, #1
 8000994:	d125      	bne.n	80009e2 <main+0x332>
 8000996:	4b3e      	ldr	r3, [pc, #248]	@ (8000a90 <main+0x3e0>)
 8000998:	681b      	ldr	r3, [r3, #0]
 800099a:	2b00      	cmp	r3, #0
 800099c:	d121      	bne.n	80009e2 <main+0x332>
		  ADC1_Select_SF();
 800099e:	f000 fdb7 	bl	8001510 <ADC1_Select_SF>
		  HAL_ADC_Start(&hadc1);
 80009a2:	483c      	ldr	r0, [pc, #240]	@ (8000a94 <main+0x3e4>)
 80009a4:	f002 f8aa 	bl	8002afc <HAL_ADC_Start>
		  HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 80009a8:	f04f 31ff 	mov.w	r1, #4294967295
 80009ac:	4839      	ldr	r0, [pc, #228]	@ (8000a94 <main+0x3e4>)
 80009ae:	f002 f9a3 	bl	8002cf8 <HAL_ADC_PollForConversion>
		  s_freno= HAL_ADC_GetValue(&hadc1);
 80009b2:	4838      	ldr	r0, [pc, #224]	@ (8000a94 <main+0x3e4>)
 80009b4:	f002 fa94 	bl	8002ee0 <HAL_ADC_GetValue>
 80009b8:	4603      	mov	r3, r0
 80009ba:	461a      	mov	r2, r3
 80009bc:	4b36      	ldr	r3, [pc, #216]	@ (8000a98 <main+0x3e8>)
 80009be:	601a      	str	r2, [r3, #0]
		  HAL_ADC_Stop(&hadc1);
 80009c0:	4834      	ldr	r0, [pc, #208]	@ (8000a94 <main+0x3e4>)
 80009c2:	f002 f965 	bl	8002c90 <HAL_ADC_Stop>
#if DEBUG
print("Botón Start + Freno:");
 80009c6:	4835      	ldr	r0, [pc, #212]	@ (8000a9c <main+0x3ec>)
 80009c8:	f000 fd46 	bl	8001458 <print>
printValue(s_freno);
 80009cc:	4b32      	ldr	r3, [pc, #200]	@ (8000a98 <main+0x3e8>)
 80009ce:	681b      	ldr	r3, [r3, #0]
 80009d0:	4618      	mov	r0, r3
 80009d2:	f000 fd5f 	bl	8001494 <printValue>
#endif
		  if(1){ //s_freno>UMBRAL_FRENO
			  boton_arranque = 1;
 80009d6:	4b32      	ldr	r3, [pc, #200]	@ (8000aa0 <main+0x3f0>)
 80009d8:	2201      	movs	r2, #1
 80009da:	601a      	str	r2, [r3, #0]
#if DEBUG
print("Coche arrancado correctamente");
 80009dc:	4831      	ldr	r0, [pc, #196]	@ (8000aa4 <main+0x3f4>)
 80009de:	f000 fd3b 	bl	8001458 <print>
  while(boton_arranque == 0){
 80009e2:	4b2f      	ldr	r3, [pc, #188]	@ (8000aa0 <main+0x3f0>)
 80009e4:	681b      	ldr	r3, [r3, #0]
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	d0c4      	beq.n	8000974 <main+0x2c4>
  }


  // Activar READY-TO-DRIVE-SOUND (RTDS) durante 2s
#if DEBUG
print("RTDS sonando");
 80009ea:	482f      	ldr	r0, [pc, #188]	@ (8000aa8 <main+0x3f8>)
 80009ec:	f000 fd34 	bl	8001458 <print>
#endif
  HAL_GPIO_WritePin(START_BUTTON_LED_GPIO_Port, START_BUTTON_LED_Pin, GPIO_PIN_SET); //Apaga LED botón
 80009f0:	2201      	movs	r2, #1
 80009f2:	2101      	movs	r1, #1
 80009f4:	4823      	ldr	r0, [pc, #140]	@ (8000a84 <main+0x3d4>)
 80009f6:	f004 ffd9 	bl	80059ac <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RTDS_GPIO_Port, RTDS_Pin, GPIO_PIN_SET); //Enciende RTDS
 80009fa:	2201      	movs	r2, #1
 80009fc:	2102      	movs	r1, #2
 80009fe:	4821      	ldr	r0, [pc, #132]	@ (8000a84 <main+0x3d4>)
 8000a00:	f004 ffd4 	bl	80059ac <HAL_GPIO_WritePin>
  HAL_Delay(2000);
 8000a04:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000a08:	f001 fb60 	bl	80020cc <HAL_Delay>
  HAL_GPIO_WritePin(RTDS_GPIO_Port, RTDS_Pin, GPIO_PIN_RESET); //Apaga RTDS
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	2102      	movs	r1, #2
 8000a10:	481c      	ldr	r0, [pc, #112]	@ (8000a84 <main+0x3d4>)
 8000a12:	f004 ffcb 	bl	80059ac <HAL_GPIO_WritePin>
#if DEBUG
  print("RTDS apagado");
 8000a16:	4825      	ldr	r0, [pc, #148]	@ (8000aac <main+0x3fc>)
 8000a18:	f000 fd1e 	bl	8001458 <print>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
		//Estado TORQUE inversor
		TxHeader_Inv.Identifier = RX_SETPOINT_1;
 8000a1c:	4b24      	ldr	r3, [pc, #144]	@ (8000ab0 <main+0x400>)
 8000a1e:	681b      	ldr	r3, [r3, #0]
 8000a20:	4a24      	ldr	r2, [pc, #144]	@ (8000ab4 <main+0x404>)
 8000a22:	6013      	str	r3, [r2, #0]
		TxHeader_Inv.DataLength = 3;
 8000a24:	4b23      	ldr	r3, [pc, #140]	@ (8000ab4 <main+0x404>)
 8000a26:	2203      	movs	r2, #3
 8000a28:	60da      	str	r2, [r3, #12]
		TxHeader_Inv.IdType = FDCAN_STANDARD_ID;
 8000a2a:	4b22      	ldr	r3, [pc, #136]	@ (8000ab4 <main+0x404>)
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	605a      	str	r2, [r3, #4]


		TxData_Inv[0] = 0x0;
 8000a30:	4b21      	ldr	r3, [pc, #132]	@ (8000ab8 <main+0x408>)
 8000a32:	2200      	movs	r2, #0
 8000a34:	701a      	strb	r2, [r3, #0]
		TxData_Inv[1] = 0x0;
 8000a36:	4b20      	ldr	r3, [pc, #128]	@ (8000ab8 <main+0x408>)
 8000a38:	2200      	movs	r2, #0
 8000a3a:	705a      	strb	r2, [r3, #1]
		TxData_Inv[2] = 0x6;
 8000a3c:	4b1e      	ldr	r3, [pc, #120]	@ (8000ab8 <main+0x408>)
 8000a3e:	2206      	movs	r2, #6
 8000a40:	709a      	strb	r2, [r3, #2]
		HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader_Inv, TxData_Inv);
 8000a42:	4a1d      	ldr	r2, [pc, #116]	@ (8000ab8 <main+0x408>)
 8000a44:	491b      	ldr	r1, [pc, #108]	@ (8000ab4 <main+0x404>)
 8000a46:	481d      	ldr	r0, [pc, #116]	@ (8000abc <main+0x40c>)
 8000a48:	f003 feb3 	bl	80047b2 <HAL_FDCAN_AddMessageToTxFifoQ>

		HAL_FDCAN_GetRxMessage(&hfdcan1, FDCAN_RX_FIFO0, &RxHeader_Inv, RxData_Inv);
 8000a4c:	4b1c      	ldr	r3, [pc, #112]	@ (8000ac0 <main+0x410>)
 8000a4e:	4a1d      	ldr	r2, [pc, #116]	@ (8000ac4 <main+0x414>)
 8000a50:	2140      	movs	r1, #64	@ 0x40
 8000a52:	481a      	ldr	r0, [pc, #104]	@ (8000abc <main+0x40c>)
 8000a54:	f003 ff08 	bl	8004868 <HAL_FDCAN_GetRxMessage>
		if(RxHeader_Inv.Identifier == TX_STATE_3){
 8000a58:	4b1a      	ldr	r3, [pc, #104]	@ (8000ac4 <main+0x414>)
 8000a5a:	681a      	ldr	r2, [r3, #0]
 8000a5c:	4b1a      	ldr	r3, [pc, #104]	@ (8000ac8 <main+0x418>)
 8000a5e:	681b      	ldr	r3, [r3, #0]
 8000a60:	429a      	cmp	r2, r3
 8000a62:	d1db      	bne.n	8000a1c <main+0x36c>
			state = RxData_Inv[2]>>0x1;
 8000a64:	4b16      	ldr	r3, [pc, #88]	@ (8000ac0 <main+0x410>)
 8000a66:	789b      	ldrb	r3, [r3, #2]
 8000a68:	085b      	lsrs	r3, r3, #1
 8000a6a:	b2da      	uxtb	r2, r3
 8000a6c:	4b17      	ldr	r3, [pc, #92]	@ (8000acc <main+0x41c>)
 8000a6e:	701a      	strb	r2, [r3, #0]
			if(state == 10){
 8000a70:	4b16      	ldr	r3, [pc, #88]	@ (8000acc <main+0x41c>)
 8000a72:	781b      	ldrb	r3, [r3, #0]
 8000a74:	2b0a      	cmp	r3, #10
 8000a76:	d1d1      	bne.n	8000a1c <main+0x36c>
				error = RxData_Inv[0];
 8000a78:	4b11      	ldr	r3, [pc, #68]	@ (8000ac0 <main+0x410>)
 8000a7a:	781a      	ldrb	r2, [r3, #0]
 8000a7c:	4b14      	ldr	r3, [pc, #80]	@ (8000ad0 <main+0x420>)
 8000a7e:	701a      	strb	r2, [r3, #0]
		TxHeader_Inv.Identifier = RX_SETPOINT_1;
 8000a80:	e7cc      	b.n	8000a1c <main+0x36c>
 8000a82:	bf00      	nop
 8000a84:	58020800 	.word	0x58020800
 8000a88:	58021800 	.word	0x58021800
 8000a8c:	24000530 	.word	0x24000530
 8000a90:	24000534 	.word	0x24000534
 8000a94:	24000098 	.word	0x24000098
 8000a98:	24000538 	.word	0x24000538
 8000a9c:	0800c410 	.word	0x0800c410
 8000aa0:	24000094 	.word	0x24000094
 8000aa4:	0800c428 	.word	0x0800c428
 8000aa8:	0800c448 	.word	0x0800c448
 8000aac:	0800c458 	.word	0x0800c458
 8000ab0:	24000008 	.word	0x24000008
 8000ab4:	24000478 	.word	0x24000478
 8000ab8:	24000510 	.word	0x24000510
 8000abc:	24000178 	.word	0x24000178
 8000ac0:	24000518 	.word	0x24000518
 8000ac4:	2400049c 	.word	0x2400049c
 8000ac8:	24000000 	.word	0x24000000
 8000acc:	2400053e 	.word	0x2400053e
 8000ad0:	240005a4 	.word	0x240005a4

08000ad4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	b09c      	sub	sp, #112	@ 0x70
 8000ad8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ada:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ade:	224c      	movs	r2, #76	@ 0x4c
 8000ae0:	2100      	movs	r1, #0
 8000ae2:	4618      	mov	r0, r3
 8000ae4:	f00a ff76 	bl	800b9d4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ae8:	1d3b      	adds	r3, r7, #4
 8000aea:	2220      	movs	r2, #32
 8000aec:	2100      	movs	r1, #0
 8000aee:	4618      	mov	r0, r3
 8000af0:	f00a ff70 	bl	800b9d4 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000af4:	2002      	movs	r0, #2
 8000af6:	f004 ff73 	bl	80059e0 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000afa:	2300      	movs	r3, #0
 8000afc:	603b      	str	r3, [r7, #0]
 8000afe:	4b2b      	ldr	r3, [pc, #172]	@ (8000bac <SystemClock_Config+0xd8>)
 8000b00:	699b      	ldr	r3, [r3, #24]
 8000b02:	4a2a      	ldr	r2, [pc, #168]	@ (8000bac <SystemClock_Config+0xd8>)
 8000b04:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000b08:	6193      	str	r3, [r2, #24]
 8000b0a:	4b28      	ldr	r3, [pc, #160]	@ (8000bac <SystemClock_Config+0xd8>)
 8000b0c:	699b      	ldr	r3, [r3, #24]
 8000b0e:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000b12:	603b      	str	r3, [r7, #0]
 8000b14:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000b16:	bf00      	nop
 8000b18:	4b24      	ldr	r3, [pc, #144]	@ (8000bac <SystemClock_Config+0xd8>)
 8000b1a:	699b      	ldr	r3, [r3, #24]
 8000b1c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000b20:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000b24:	d1f8      	bne.n	8000b18 <SystemClock_Config+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000b26:	2301      	movs	r3, #1
 8000b28:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000b2a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000b2e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b30:	2302      	movs	r3, #2
 8000b32:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000b34:	2302      	movs	r3, #2
 8000b36:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 2;
 8000b38:	2302      	movs	r3, #2
 8000b3a:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 44;
 8000b3c:	232c      	movs	r3, #44	@ 0x2c
 8000b3e:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 8000b40:	2301      	movs	r3, #1
 8000b42:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000b44:	2304      	movs	r3, #4
 8000b46:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000b48:	2302      	movs	r3, #2
 8000b4a:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000b4c:	230c      	movs	r3, #12
 8000b4e:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000b50:	2300      	movs	r3, #0
 8000b52:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000b54:	2300      	movs	r3, #0
 8000b56:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b58:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b5c:	4618      	mov	r0, r3
 8000b5e:	f004 ff79 	bl	8005a54 <HAL_RCC_OscConfig>
 8000b62:	4603      	mov	r3, r0
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	d001      	beq.n	8000b6c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000b68:	f000 fdb6 	bl	80016d8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b6c:	233f      	movs	r3, #63	@ 0x3f
 8000b6e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b70:	2303      	movs	r3, #3
 8000b72:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000b74:	2300      	movs	r3, #0
 8000b76:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000b78:	2308      	movs	r3, #8
 8000b7a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000b7c:	2340      	movs	r3, #64	@ 0x40
 8000b7e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000b80:	2340      	movs	r3, #64	@ 0x40
 8000b82:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000b84:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000b88:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000b8a:	2340      	movs	r3, #64	@ 0x40
 8000b8c:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000b8e:	1d3b      	adds	r3, r7, #4
 8000b90:	2103      	movs	r1, #3
 8000b92:	4618      	mov	r0, r3
 8000b94:	f005 fb38 	bl	8006208 <HAL_RCC_ClockConfig>
 8000b98:	4603      	mov	r3, r0
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	d001      	beq.n	8000ba2 <SystemClock_Config+0xce>
  {
    Error_Handler();
 8000b9e:	f000 fd9b 	bl	80016d8 <Error_Handler>
  }
}
 8000ba2:	bf00      	nop
 8000ba4:	3770      	adds	r7, #112	@ 0x70
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	bd80      	pop	{r7, pc}
 8000baa:	bf00      	nop
 8000bac:	58024800 	.word	0x58024800

08000bb0 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b0ae      	sub	sp, #184	@ 0xb8
 8000bb4:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000bb6:	463b      	mov	r3, r7
 8000bb8:	22b8      	movs	r2, #184	@ 0xb8
 8000bba:	2100      	movs	r1, #0
 8000bbc:	4618      	mov	r0, r3
 8000bbe:	f00a ff09 	bl	800b9d4 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000bc2:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000bc6:	f04f 0300 	mov.w	r3, #0
 8000bca:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.PLL2.PLL2M = 2;
 8000bce:	2302      	movs	r3, #2
 8000bd0:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 16;
 8000bd2:	2310      	movs	r3, #16
 8000bd4:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 2;
 8000bd6:	2302      	movs	r3, #2
 8000bd8:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8000bda:	2302      	movs	r3, #2
 8000bdc:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 8000bde:	2302      	movs	r3, #2
 8000be0:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8000be2:	23c0      	movs	r3, #192	@ 0xc0
 8000be4:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8000be6:	2300      	movs	r3, #0
 8000be8:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 2950;
 8000bea:	f640 3386 	movw	r3, #2950	@ 0xb86
 8000bee:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000bf6:	463b      	mov	r3, r7
 8000bf8:	4618      	mov	r0, r3
 8000bfa:	f005 fe91 	bl	8006920 <HAL_RCCEx_PeriphCLKConfig>
 8000bfe:	4603      	mov	r3, r0
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d001      	beq.n	8000c08 <PeriphCommonClock_Config+0x58>
  {
    Error_Handler();
 8000c04:	f000 fd68 	bl	80016d8 <Error_Handler>
  }
}
 8000c08:	bf00      	nop
 8000c0a:	37b8      	adds	r7, #184	@ 0xb8
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	bd80      	pop	{r7, pc}

08000c10 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b08c      	sub	sp, #48	@ 0x30
 8000c14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000c16:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	601a      	str	r2, [r3, #0]
 8000c1e:	605a      	str	r2, [r3, #4]
 8000c20:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000c22:	463b      	mov	r3, r7
 8000c24:	2224      	movs	r2, #36	@ 0x24
 8000c26:	2100      	movs	r1, #0
 8000c28:	4618      	mov	r0, r3
 8000c2a:	f00a fed3 	bl	800b9d4 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000c2e:	4b31      	ldr	r3, [pc, #196]	@ (8000cf4 <MX_ADC1_Init+0xe4>)
 8000c30:	4a31      	ldr	r2, [pc, #196]	@ (8000cf8 <MX_ADC1_Init+0xe8>)
 8000c32:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000c34:	4b2f      	ldr	r3, [pc, #188]	@ (8000cf4 <MX_ADC1_Init+0xe4>)
 8000c36:	2200      	movs	r2, #0
 8000c38:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_10B;
 8000c3a:	4b2e      	ldr	r3, [pc, #184]	@ (8000cf4 <MX_ADC1_Init+0xe4>)
 8000c3c:	220c      	movs	r2, #12
 8000c3e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000c40:	4b2c      	ldr	r3, [pc, #176]	@ (8000cf4 <MX_ADC1_Init+0xe4>)
 8000c42:	2200      	movs	r2, #0
 8000c44:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000c46:	4b2b      	ldr	r3, [pc, #172]	@ (8000cf4 <MX_ADC1_Init+0xe4>)
 8000c48:	2204      	movs	r2, #4
 8000c4a:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000c4c:	4b29      	ldr	r3, [pc, #164]	@ (8000cf4 <MX_ADC1_Init+0xe4>)
 8000c4e:	2200      	movs	r2, #0
 8000c50:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000c52:	4b28      	ldr	r3, [pc, #160]	@ (8000cf4 <MX_ADC1_Init+0xe4>)
 8000c54:	2200      	movs	r2, #0
 8000c56:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000c58:	4b26      	ldr	r3, [pc, #152]	@ (8000cf4 <MX_ADC1_Init+0xe4>)
 8000c5a:	2201      	movs	r2, #1
 8000c5c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000c5e:	4b25      	ldr	r3, [pc, #148]	@ (8000cf4 <MX_ADC1_Init+0xe4>)
 8000c60:	2200      	movs	r2, #0
 8000c62:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000c66:	4b23      	ldr	r3, [pc, #140]	@ (8000cf4 <MX_ADC1_Init+0xe4>)
 8000c68:	2200      	movs	r2, #0
 8000c6a:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000c6c:	4b21      	ldr	r3, [pc, #132]	@ (8000cf4 <MX_ADC1_Init+0xe4>)
 8000c6e:	2200      	movs	r2, #0
 8000c70:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8000c72:	4b20      	ldr	r3, [pc, #128]	@ (8000cf4 <MX_ADC1_Init+0xe4>)
 8000c74:	2200      	movs	r2, #0
 8000c76:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000c78:	4b1e      	ldr	r3, [pc, #120]	@ (8000cf4 <MX_ADC1_Init+0xe4>)
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000c7e:	4b1d      	ldr	r3, [pc, #116]	@ (8000cf4 <MX_ADC1_Init+0xe4>)
 8000c80:	2200      	movs	r2, #0
 8000c82:	641a      	str	r2, [r3, #64]	@ 0x40
  hadc1.Init.OversamplingMode = DISABLE;
 8000c84:	4b1b      	ldr	r3, [pc, #108]	@ (8000cf4 <MX_ADC1_Init+0xe4>)
 8000c86:	2200      	movs	r2, #0
 8000c88:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000c8c:	4819      	ldr	r0, [pc, #100]	@ (8000cf4 <MX_ADC1_Init+0xe4>)
 8000c8e:	f001 fd2d 	bl	80026ec <HAL_ADC_Init>
 8000c92:	4603      	mov	r3, r0
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d001      	beq.n	8000c9c <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 8000c98:	f000 fd1e 	bl	80016d8 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000ca0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ca4:	4619      	mov	r1, r3
 8000ca6:	4813      	ldr	r0, [pc, #76]	@ (8000cf4 <MX_ADC1_Init+0xe4>)
 8000ca8:	f003 f912 	bl	8003ed0 <HAL_ADCEx_MultiModeConfigChannel>
 8000cac:	4603      	mov	r3, r0
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	d001      	beq.n	8000cb6 <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 8000cb2:	f000 fd11 	bl	80016d8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000cb6:	4b11      	ldr	r3, [pc, #68]	@ (8000cfc <MX_ADC1_Init+0xec>)
 8000cb8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000cba:	2306      	movs	r3, #6
 8000cbc:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000cc2:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000cc6:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000cc8:	2304      	movs	r3, #4
 8000cca:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000ccc:	2300      	movs	r3, #0
 8000cce:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000cd6:	463b      	mov	r3, r7
 8000cd8:	4619      	mov	r1, r3
 8000cda:	4806      	ldr	r0, [pc, #24]	@ (8000cf4 <MX_ADC1_Init+0xe4>)
 8000cdc:	f002 f90e 	bl	8002efc <HAL_ADC_ConfigChannel>
 8000ce0:	4603      	mov	r3, r0
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d001      	beq.n	8000cea <MX_ADC1_Init+0xda>
  {
    Error_Handler();
 8000ce6:	f000 fcf7 	bl	80016d8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000cea:	bf00      	nop
 8000cec:	3730      	adds	r7, #48	@ 0x30
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	bd80      	pop	{r7, pc}
 8000cf2:	bf00      	nop
 8000cf4:	24000098 	.word	0x24000098
 8000cf8:	40022000 	.word	0x40022000
 8000cfc:	08600004 	.word	0x08600004

08000d00 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	b08a      	sub	sp, #40	@ 0x28
 8000d04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000d06:	1d3b      	adds	r3, r7, #4
 8000d08:	2224      	movs	r2, #36	@ 0x24
 8000d0a:	2100      	movs	r1, #0
 8000d0c:	4618      	mov	r0, r3
 8000d0e:	f00a fe61 	bl	800b9d4 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8000d12:	4b2a      	ldr	r3, [pc, #168]	@ (8000dbc <MX_ADC2_Init+0xbc>)
 8000d14:	4a2a      	ldr	r2, [pc, #168]	@ (8000dc0 <MX_ADC2_Init+0xc0>)
 8000d16:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000d18:	4b28      	ldr	r3, [pc, #160]	@ (8000dbc <MX_ADC2_Init+0xbc>)
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_16B;
 8000d1e:	4b27      	ldr	r3, [pc, #156]	@ (8000dbc <MX_ADC2_Init+0xbc>)
 8000d20:	2200      	movs	r2, #0
 8000d22:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000d24:	4b25      	ldr	r3, [pc, #148]	@ (8000dbc <MX_ADC2_Init+0xbc>)
 8000d26:	2200      	movs	r2, #0
 8000d28:	611a      	str	r2, [r3, #16]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000d2a:	4b24      	ldr	r3, [pc, #144]	@ (8000dbc <MX_ADC2_Init+0xbc>)
 8000d2c:	2204      	movs	r2, #4
 8000d2e:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000d30:	4b22      	ldr	r3, [pc, #136]	@ (8000dbc <MX_ADC2_Init+0xbc>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	761a      	strb	r2, [r3, #24]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000d36:	4b21      	ldr	r3, [pc, #132]	@ (8000dbc <MX_ADC2_Init+0xbc>)
 8000d38:	2200      	movs	r2, #0
 8000d3a:	765a      	strb	r2, [r3, #25]
  hadc2.Init.NbrOfConversion = 1;
 8000d3c:	4b1f      	ldr	r3, [pc, #124]	@ (8000dbc <MX_ADC2_Init+0xbc>)
 8000d3e:	2201      	movs	r2, #1
 8000d40:	61da      	str	r2, [r3, #28]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000d42:	4b1e      	ldr	r3, [pc, #120]	@ (8000dbc <MX_ADC2_Init+0xbc>)
 8000d44:	2200      	movs	r2, #0
 8000d46:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000d4a:	4b1c      	ldr	r3, [pc, #112]	@ (8000dbc <MX_ADC2_Init+0xbc>)
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000d50:	4b1a      	ldr	r3, [pc, #104]	@ (8000dbc <MX_ADC2_Init+0xbc>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8000d56:	4b19      	ldr	r3, [pc, #100]	@ (8000dbc <MX_ADC2_Init+0xbc>)
 8000d58:	2200      	movs	r2, #0
 8000d5a:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000d5c:	4b17      	ldr	r3, [pc, #92]	@ (8000dbc <MX_ADC2_Init+0xbc>)
 8000d5e:	2200      	movs	r2, #0
 8000d60:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000d62:	4b16      	ldr	r3, [pc, #88]	@ (8000dbc <MX_ADC2_Init+0xbc>)
 8000d64:	2200      	movs	r2, #0
 8000d66:	641a      	str	r2, [r3, #64]	@ 0x40
  hadc2.Init.OversamplingMode = DISABLE;
 8000d68:	4b14      	ldr	r3, [pc, #80]	@ (8000dbc <MX_ADC2_Init+0xbc>)
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000d70:	4812      	ldr	r0, [pc, #72]	@ (8000dbc <MX_ADC2_Init+0xbc>)
 8000d72:	f001 fcbb 	bl	80026ec <HAL_ADC_Init>
 8000d76:	4603      	mov	r3, r0
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d001      	beq.n	8000d80 <MX_ADC2_Init+0x80>
  {
    Error_Handler();
 8000d7c:	f000 fcac 	bl	80016d8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000d80:	4b10      	ldr	r3, [pc, #64]	@ (8000dc4 <MX_ADC2_Init+0xc4>)
 8000d82:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000d84:	2306      	movs	r3, #6
 8000d86:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000d88:	2300      	movs	r3, #0
 8000d8a:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000d8c:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000d90:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000d92:	2304      	movs	r3, #4
 8000d94:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000d96:	2300      	movs	r3, #0
 8000d98:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000da0:	1d3b      	adds	r3, r7, #4
 8000da2:	4619      	mov	r1, r3
 8000da4:	4805      	ldr	r0, [pc, #20]	@ (8000dbc <MX_ADC2_Init+0xbc>)
 8000da6:	f002 f8a9 	bl	8002efc <HAL_ADC_ConfigChannel>
 8000daa:	4603      	mov	r3, r0
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d001      	beq.n	8000db4 <MX_ADC2_Init+0xb4>
  {
    Error_Handler();
 8000db0:	f000 fc92 	bl	80016d8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000db4:	bf00      	nop
 8000db6:	3728      	adds	r7, #40	@ 0x28
 8000db8:	46bd      	mov	sp, r7
 8000dba:	bd80      	pop	{r7, pc}
 8000dbc:	24000108 	.word	0x24000108
 8000dc0:	40022100 	.word	0x40022100
 8000dc4:	25b00200 	.word	0x25b00200

08000dc8 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b088      	sub	sp, #32
 8000dcc:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8000dce:	4b3b      	ldr	r3, [pc, #236]	@ (8000ebc <MX_FDCAN1_Init+0xf4>)
 8000dd0:	4a3b      	ldr	r2, [pc, #236]	@ (8000ec0 <MX_FDCAN1_Init+0xf8>)
 8000dd2:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000dd4:	4b39      	ldr	r3, [pc, #228]	@ (8000ebc <MX_FDCAN1_Init+0xf4>)
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000dda:	4b38      	ldr	r3, [pc, #224]	@ (8000ebc <MX_FDCAN1_Init+0xf4>)
 8000ddc:	2200      	movs	r2, #0
 8000dde:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8000de0:	4b36      	ldr	r3, [pc, #216]	@ (8000ebc <MX_FDCAN1_Init+0xf4>)
 8000de2:	2200      	movs	r2, #0
 8000de4:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8000de6:	4b35      	ldr	r3, [pc, #212]	@ (8000ebc <MX_FDCAN1_Init+0xf4>)
 8000de8:	2200      	movs	r2, #0
 8000dea:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8000dec:	4b33      	ldr	r3, [pc, #204]	@ (8000ebc <MX_FDCAN1_Init+0xf4>)
 8000dee:	2200      	movs	r2, #0
 8000df0:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 6;
 8000df2:	4b32      	ldr	r3, [pc, #200]	@ (8000ebc <MX_FDCAN1_Init+0xf4>)
 8000df4:	2206      	movs	r2, #6
 8000df6:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8000df8:	4b30      	ldr	r3, [pc, #192]	@ (8000ebc <MX_FDCAN1_Init+0xf4>)
 8000dfa:	2201      	movs	r2, #1
 8000dfc:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 2;
 8000dfe:	4b2f      	ldr	r3, [pc, #188]	@ (8000ebc <MX_FDCAN1_Init+0xf4>)
 8000e00:	2202      	movs	r2, #2
 8000e02:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 5;
 8000e04:	4b2d      	ldr	r3, [pc, #180]	@ (8000ebc <MX_FDCAN1_Init+0xf4>)
 8000e06:	2205      	movs	r2, #5
 8000e08:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8000e0a:	4b2c      	ldr	r3, [pc, #176]	@ (8000ebc <MX_FDCAN1_Init+0xf4>)
 8000e0c:	2201      	movs	r2, #1
 8000e0e:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8000e10:	4b2a      	ldr	r3, [pc, #168]	@ (8000ebc <MX_FDCAN1_Init+0xf4>)
 8000e12:	2201      	movs	r2, #1
 8000e14:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8000e16:	4b29      	ldr	r3, [pc, #164]	@ (8000ebc <MX_FDCAN1_Init+0xf4>)
 8000e18:	2201      	movs	r2, #1
 8000e1a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8000e1c:	4b27      	ldr	r3, [pc, #156]	@ (8000ebc <MX_FDCAN1_Init+0xf4>)
 8000e1e:	2201      	movs	r2, #1
 8000e20:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 8000e22:	4b26      	ldr	r3, [pc, #152]	@ (8000ebc <MX_FDCAN1_Init+0xf4>)
 8000e24:	2200      	movs	r2, #0
 8000e26:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 1;
 8000e28:	4b24      	ldr	r3, [pc, #144]	@ (8000ebc <MX_FDCAN1_Init+0xf4>)
 8000e2a:	2201      	movs	r2, #1
 8000e2c:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 1;
 8000e2e:	4b23      	ldr	r3, [pc, #140]	@ (8000ebc <MX_FDCAN1_Init+0xf4>)
 8000e30:	2201      	movs	r2, #1
 8000e32:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 32;
 8000e34:	4b21      	ldr	r3, [pc, #132]	@ (8000ebc <MX_FDCAN1_Init+0xf4>)
 8000e36:	2220      	movs	r2, #32
 8000e38:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8000e3a:	4b20      	ldr	r3, [pc, #128]	@ (8000ebc <MX_FDCAN1_Init+0xf4>)
 8000e3c:	2204      	movs	r2, #4
 8000e3e:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 32;
 8000e40:	4b1e      	ldr	r3, [pc, #120]	@ (8000ebc <MX_FDCAN1_Init+0xf4>)
 8000e42:	2220      	movs	r2, #32
 8000e44:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8000e46:	4b1d      	ldr	r3, [pc, #116]	@ (8000ebc <MX_FDCAN1_Init+0xf4>)
 8000e48:	2204      	movs	r2, #4
 8000e4a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 8000e4c:	4b1b      	ldr	r3, [pc, #108]	@ (8000ebc <MX_FDCAN1_Init+0xf4>)
 8000e4e:	2200      	movs	r2, #0
 8000e50:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8000e52:	4b1a      	ldr	r3, [pc, #104]	@ (8000ebc <MX_FDCAN1_Init+0xf4>)
 8000e54:	2204      	movs	r2, #4
 8000e56:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 8000e58:	4b18      	ldr	r3, [pc, #96]	@ (8000ebc <MX_FDCAN1_Init+0xf4>)
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 8000e5e:	4b17      	ldr	r3, [pc, #92]	@ (8000ebc <MX_FDCAN1_Init+0xf4>)
 8000e60:	2200      	movs	r2, #0
 8000e62:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 32;
 8000e64:	4b15      	ldr	r3, [pc, #84]	@ (8000ebc <MX_FDCAN1_Init+0xf4>)
 8000e66:	2220      	movs	r2, #32
 8000e68:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000e6a:	4b14      	ldr	r3, [pc, #80]	@ (8000ebc <MX_FDCAN1_Init+0xf4>)
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8000e70:	4b12      	ldr	r3, [pc, #72]	@ (8000ebc <MX_FDCAN1_Init+0xf4>)
 8000e72:	2204      	movs	r2, #4
 8000e74:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000e76:	4811      	ldr	r0, [pc, #68]	@ (8000ebc <MX_FDCAN1_Init+0xf4>)
 8000e78:	f003 fa1c 	bl	80042b4 <HAL_FDCAN_Init>
 8000e7c:	4603      	mov	r3, r0
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d001      	beq.n	8000e86 <MX_FDCAN1_Init+0xbe>
  {
    Error_Handler();
 8000e82:	f000 fc29 	bl	80016d8 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */
  FDCAN_FilterTypeDef sFilterConfig;
  sFilterConfig.IdType = FDCAN_STANDARD_ID;
 8000e86:	2300      	movs	r3, #0
 8000e88:	603b      	str	r3, [r7, #0]
  sFilterConfig.FilterIndex = 0;
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	607b      	str	r3, [r7, #4]
  sFilterConfig.FilterType = FDCAN_FILTER_MASK;
 8000e8e:	2302      	movs	r3, #2
 8000e90:	60bb      	str	r3, [r7, #8]
  sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8000e92:	2301      	movs	r3, #1
 8000e94:	60fb      	str	r3, [r7, #12]
  sFilterConfig.FilterID1 = 0x0;
 8000e96:	2300      	movs	r3, #0
 8000e98:	613b      	str	r3, [r7, #16]
  sFilterConfig.FilterID2 = 0x0;
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	617b      	str	r3, [r7, #20]
  if (HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig) != HAL_OK)
 8000e9e:	463b      	mov	r3, r7
 8000ea0:	4619      	mov	r1, r3
 8000ea2:	4806      	ldr	r0, [pc, #24]	@ (8000ebc <MX_FDCAN1_Init+0xf4>)
 8000ea4:	f003 fbe4 	bl	8004670 <HAL_FDCAN_ConfigFilter>
 8000ea8:	4603      	mov	r3, r0
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d001      	beq.n	8000eb2 <MX_FDCAN1_Init+0xea>
  {
    Error_Handler();
 8000eae:	f000 fc13 	bl	80016d8 <Error_Handler>
  }
  /* USER CODE END FDCAN1_Init 2 */

}
 8000eb2:	bf00      	nop
 8000eb4:	3720      	adds	r7, #32
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	bd80      	pop	{r7, pc}
 8000eba:	bf00      	nop
 8000ebc:	24000178 	.word	0x24000178
 8000ec0:	4000a000 	.word	0x4000a000

08000ec4 <MX_FDCAN2_Init>:
  * @brief FDCAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN2_Init(void)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b088      	sub	sp, #32
 8000ec8:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 8000eca:	4b3b      	ldr	r3, [pc, #236]	@ (8000fb8 <MX_FDCAN2_Init+0xf4>)
 8000ecc:	4a3b      	ldr	r2, [pc, #236]	@ (8000fbc <MX_FDCAN2_Init+0xf8>)
 8000ece:	601a      	str	r2, [r3, #0]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000ed0:	4b39      	ldr	r3, [pc, #228]	@ (8000fb8 <MX_FDCAN2_Init+0xf4>)
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	609a      	str	r2, [r3, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 8000ed6:	4b38      	ldr	r3, [pc, #224]	@ (8000fb8 <MX_FDCAN2_Init+0xf4>)
 8000ed8:	2200      	movs	r2, #0
 8000eda:	60da      	str	r2, [r3, #12]
  hfdcan2.Init.AutoRetransmission = DISABLE;
 8000edc:	4b36      	ldr	r3, [pc, #216]	@ (8000fb8 <MX_FDCAN2_Init+0xf4>)
 8000ede:	2200      	movs	r2, #0
 8000ee0:	741a      	strb	r2, [r3, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 8000ee2:	4b35      	ldr	r3, [pc, #212]	@ (8000fb8 <MX_FDCAN2_Init+0xf4>)
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	745a      	strb	r2, [r3, #17]
  hfdcan2.Init.ProtocolException = DISABLE;
 8000ee8:	4b33      	ldr	r3, [pc, #204]	@ (8000fb8 <MX_FDCAN2_Init+0xf4>)
 8000eea:	2200      	movs	r2, #0
 8000eec:	749a      	strb	r2, [r3, #18]
  hfdcan2.Init.NominalPrescaler = 6;
 8000eee:	4b32      	ldr	r3, [pc, #200]	@ (8000fb8 <MX_FDCAN2_Init+0xf4>)
 8000ef0:	2206      	movs	r2, #6
 8000ef2:	615a      	str	r2, [r3, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 1;
 8000ef4:	4b30      	ldr	r3, [pc, #192]	@ (8000fb8 <MX_FDCAN2_Init+0xf4>)
 8000ef6:	2201      	movs	r2, #1
 8000ef8:	619a      	str	r2, [r3, #24]
  hfdcan2.Init.NominalTimeSeg1 = 10;
 8000efa:	4b2f      	ldr	r3, [pc, #188]	@ (8000fb8 <MX_FDCAN2_Init+0xf4>)
 8000efc:	220a      	movs	r2, #10
 8000efe:	61da      	str	r2, [r3, #28]
  hfdcan2.Init.NominalTimeSeg2 = 5;
 8000f00:	4b2d      	ldr	r3, [pc, #180]	@ (8000fb8 <MX_FDCAN2_Init+0xf4>)
 8000f02:	2205      	movs	r2, #5
 8000f04:	621a      	str	r2, [r3, #32]
  hfdcan2.Init.DataPrescaler = 1;
 8000f06:	4b2c      	ldr	r3, [pc, #176]	@ (8000fb8 <MX_FDCAN2_Init+0xf4>)
 8000f08:	2201      	movs	r2, #1
 8000f0a:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan2.Init.DataSyncJumpWidth = 1;
 8000f0c:	4b2a      	ldr	r3, [pc, #168]	@ (8000fb8 <MX_FDCAN2_Init+0xf4>)
 8000f0e:	2201      	movs	r2, #1
 8000f10:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan2.Init.DataTimeSeg1 = 1;
 8000f12:	4b29      	ldr	r3, [pc, #164]	@ (8000fb8 <MX_FDCAN2_Init+0xf4>)
 8000f14:	2201      	movs	r2, #1
 8000f16:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan2.Init.DataTimeSeg2 = 1;
 8000f18:	4b27      	ldr	r3, [pc, #156]	@ (8000fb8 <MX_FDCAN2_Init+0xf4>)
 8000f1a:	2201      	movs	r2, #1
 8000f1c:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan2.Init.MessageRAMOffset = 0;
 8000f1e:	4b26      	ldr	r3, [pc, #152]	@ (8000fb8 <MX_FDCAN2_Init+0xf4>)
 8000f20:	2200      	movs	r2, #0
 8000f22:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan2.Init.StdFiltersNbr = 1;
 8000f24:	4b24      	ldr	r3, [pc, #144]	@ (8000fb8 <MX_FDCAN2_Init+0xf4>)
 8000f26:	2201      	movs	r2, #1
 8000f28:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan2.Init.ExtFiltersNbr = 1;
 8000f2a:	4b23      	ldr	r3, [pc, #140]	@ (8000fb8 <MX_FDCAN2_Init+0xf4>)
 8000f2c:	2201      	movs	r2, #1
 8000f2e:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan2.Init.RxFifo0ElmtsNbr = 16;
 8000f30:	4b21      	ldr	r3, [pc, #132]	@ (8000fb8 <MX_FDCAN2_Init+0xf4>)
 8000f32:	2210      	movs	r2, #16
 8000f34:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan2.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8000f36:	4b20      	ldr	r3, [pc, #128]	@ (8000fb8 <MX_FDCAN2_Init+0xf4>)
 8000f38:	2204      	movs	r2, #4
 8000f3a:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan2.Init.RxFifo1ElmtsNbr = 16;
 8000f3c:	4b1e      	ldr	r3, [pc, #120]	@ (8000fb8 <MX_FDCAN2_Init+0xf4>)
 8000f3e:	2210      	movs	r2, #16
 8000f40:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan2.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8000f42:	4b1d      	ldr	r3, [pc, #116]	@ (8000fb8 <MX_FDCAN2_Init+0xf4>)
 8000f44:	2204      	movs	r2, #4
 8000f46:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan2.Init.RxBuffersNbr = 0;
 8000f48:	4b1b      	ldr	r3, [pc, #108]	@ (8000fb8 <MX_FDCAN2_Init+0xf4>)
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan2.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8000f4e:	4b1a      	ldr	r3, [pc, #104]	@ (8000fb8 <MX_FDCAN2_Init+0xf4>)
 8000f50:	2204      	movs	r2, #4
 8000f52:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan2.Init.TxEventsNbr = 0;
 8000f54:	4b18      	ldr	r3, [pc, #96]	@ (8000fb8 <MX_FDCAN2_Init+0xf4>)
 8000f56:	2200      	movs	r2, #0
 8000f58:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan2.Init.TxBuffersNbr = 0;
 8000f5a:	4b17      	ldr	r3, [pc, #92]	@ (8000fb8 <MX_FDCAN2_Init+0xf4>)
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan2.Init.TxFifoQueueElmtsNbr = 16;
 8000f60:	4b15      	ldr	r3, [pc, #84]	@ (8000fb8 <MX_FDCAN2_Init+0xf4>)
 8000f62:	2210      	movs	r2, #16
 8000f64:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000f66:	4b14      	ldr	r3, [pc, #80]	@ (8000fb8 <MX_FDCAN2_Init+0xf4>)
 8000f68:	2200      	movs	r2, #0
 8000f6a:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan2.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8000f6c:	4b12      	ldr	r3, [pc, #72]	@ (8000fb8 <MX_FDCAN2_Init+0xf4>)
 8000f6e:	2204      	movs	r2, #4
 8000f70:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 8000f72:	4811      	ldr	r0, [pc, #68]	@ (8000fb8 <MX_FDCAN2_Init+0xf4>)
 8000f74:	f003 f99e 	bl	80042b4 <HAL_FDCAN_Init>
 8000f78:	4603      	mov	r3, r0
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d001      	beq.n	8000f82 <MX_FDCAN2_Init+0xbe>
  {
    Error_Handler();
 8000f7e:	f000 fbab 	bl	80016d8 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */
  FDCAN_FilterTypeDef sFilterConfig;
  sFilterConfig.IdType = FDCAN_EXTENDED_ID;
 8000f82:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000f86:	603b      	str	r3, [r7, #0]
  sFilterConfig.FilterIndex = 0;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	607b      	str	r3, [r7, #4]
  sFilterConfig.FilterType = FDCAN_FILTER_MASK;
 8000f8c:	2302      	movs	r3, #2
 8000f8e:	60bb      	str	r3, [r7, #8]
  sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8000f90:	2301      	movs	r3, #1
 8000f92:	60fb      	str	r3, [r7, #12]
  sFilterConfig.FilterID1 = 0x0;
 8000f94:	2300      	movs	r3, #0
 8000f96:	613b      	str	r3, [r7, #16]
  sFilterConfig.FilterID2 = 0x0;
 8000f98:	2300      	movs	r3, #0
 8000f9a:	617b      	str	r3, [r7, #20]
  if (HAL_FDCAN_ConfigFilter(&hfdcan2, &sFilterConfig) != HAL_OK)
 8000f9c:	463b      	mov	r3, r7
 8000f9e:	4619      	mov	r1, r3
 8000fa0:	4805      	ldr	r0, [pc, #20]	@ (8000fb8 <MX_FDCAN2_Init+0xf4>)
 8000fa2:	f003 fb65 	bl	8004670 <HAL_FDCAN_ConfigFilter>
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d001      	beq.n	8000fb0 <MX_FDCAN2_Init+0xec>
  {
    Error_Handler();
 8000fac:	f000 fb94 	bl	80016d8 <Error_Handler>
  }
  /* USER CODE END FDCAN2_Init 2 */

}
 8000fb0:	bf00      	nop
 8000fb2:	3720      	adds	r7, #32
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	bd80      	pop	{r7, pc}
 8000fb8:	24000218 	.word	0x24000218
 8000fbc:	4000a400 	.word	0x4000a400

08000fc0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b09c      	sub	sp, #112	@ 0x70
 8000fc4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000fc6:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8000fca:	2200      	movs	r2, #0
 8000fcc:	601a      	str	r2, [r3, #0]
 8000fce:	605a      	str	r2, [r3, #4]
 8000fd0:	609a      	str	r2, [r3, #8]
 8000fd2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000fd4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000fd8:	2200      	movs	r2, #0
 8000fda:	601a      	str	r2, [r3, #0]
 8000fdc:	605a      	str	r2, [r3, #4]
 8000fde:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000fe0:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	601a      	str	r2, [r3, #0]
 8000fe8:	605a      	str	r2, [r3, #4]
 8000fea:	609a      	str	r2, [r3, #8]
 8000fec:	60da      	str	r2, [r3, #12]
 8000fee:	611a      	str	r2, [r3, #16]
 8000ff0:	615a      	str	r2, [r3, #20]
 8000ff2:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000ff4:	1d3b      	adds	r3, r7, #4
 8000ff6:	2234      	movs	r2, #52	@ 0x34
 8000ff8:	2100      	movs	r1, #0
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	f00a fcea 	bl	800b9d4 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001000:	4b49      	ldr	r3, [pc, #292]	@ (8001128 <MX_TIM1_Init+0x168>)
 8001002:	4a4a      	ldr	r2, [pc, #296]	@ (800112c <MX_TIM1_Init+0x16c>)
 8001004:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001006:	4b48      	ldr	r3, [pc, #288]	@ (8001128 <MX_TIM1_Init+0x168>)
 8001008:	2200      	movs	r2, #0
 800100a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800100c:	4b46      	ldr	r3, [pc, #280]	@ (8001128 <MX_TIM1_Init+0x168>)
 800100e:	2200      	movs	r2, #0
 8001010:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001012:	4b45      	ldr	r3, [pc, #276]	@ (8001128 <MX_TIM1_Init+0x168>)
 8001014:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001018:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800101a:	4b43      	ldr	r3, [pc, #268]	@ (8001128 <MX_TIM1_Init+0x168>)
 800101c:	2200      	movs	r2, #0
 800101e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001020:	4b41      	ldr	r3, [pc, #260]	@ (8001128 <MX_TIM1_Init+0x168>)
 8001022:	2200      	movs	r2, #0
 8001024:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001026:	4b40      	ldr	r3, [pc, #256]	@ (8001128 <MX_TIM1_Init+0x168>)
 8001028:	2280      	movs	r2, #128	@ 0x80
 800102a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800102c:	483e      	ldr	r0, [pc, #248]	@ (8001128 <MX_TIM1_Init+0x168>)
 800102e:	f008 f85d 	bl	80090ec <HAL_TIM_Base_Init>
 8001032:	4603      	mov	r3, r0
 8001034:	2b00      	cmp	r3, #0
 8001036:	d001      	beq.n	800103c <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8001038:	f000 fb4e 	bl	80016d8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800103c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001040:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001042:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8001046:	4619      	mov	r1, r3
 8001048:	4837      	ldr	r0, [pc, #220]	@ (8001128 <MX_TIM1_Init+0x168>)
 800104a:	f008 fba9 	bl	80097a0 <HAL_TIM_ConfigClockSource>
 800104e:	4603      	mov	r3, r0
 8001050:	2b00      	cmp	r3, #0
 8001052:	d001      	beq.n	8001058 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8001054:	f000 fb40 	bl	80016d8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001058:	4833      	ldr	r0, [pc, #204]	@ (8001128 <MX_TIM1_Init+0x168>)
 800105a:	f008 f925 	bl	80092a8 <HAL_TIM_PWM_Init>
 800105e:	4603      	mov	r3, r0
 8001060:	2b00      	cmp	r3, #0
 8001062:	d001      	beq.n	8001068 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8001064:	f000 fb38 	bl	80016d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001068:	2300      	movs	r3, #0
 800106a:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800106c:	2300      	movs	r3, #0
 800106e:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001070:	2300      	movs	r3, #0
 8001072:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001074:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001078:	4619      	mov	r1, r3
 800107a:	482b      	ldr	r0, [pc, #172]	@ (8001128 <MX_TIM1_Init+0x168>)
 800107c:	f009 f8d6 	bl	800a22c <HAL_TIMEx_MasterConfigSynchronization>
 8001080:	4603      	mov	r3, r0
 8001082:	2b00      	cmp	r3, #0
 8001084:	d001      	beq.n	800108a <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8001086:	f000 fb27 	bl	80016d8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800108a:	2360      	movs	r3, #96	@ 0x60
 800108c:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 800108e:	2300      	movs	r3, #0
 8001090:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001092:	2300      	movs	r3, #0
 8001094:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001096:	2300      	movs	r3, #0
 8001098:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800109a:	2300      	movs	r3, #0
 800109c:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800109e:	2300      	movs	r3, #0
 80010a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80010a2:	2300      	movs	r3, #0
 80010a4:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80010a6:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80010aa:	2200      	movs	r2, #0
 80010ac:	4619      	mov	r1, r3
 80010ae:	481e      	ldr	r0, [pc, #120]	@ (8001128 <MX_TIM1_Init+0x168>)
 80010b0:	f008 fa62 	bl	8009578 <HAL_TIM_PWM_ConfigChannel>
 80010b4:	4603      	mov	r3, r0
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d001      	beq.n	80010be <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 80010ba:	f000 fb0d 	bl	80016d8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80010be:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80010c2:	2204      	movs	r2, #4
 80010c4:	4619      	mov	r1, r3
 80010c6:	4818      	ldr	r0, [pc, #96]	@ (8001128 <MX_TIM1_Init+0x168>)
 80010c8:	f008 fa56 	bl	8009578 <HAL_TIM_PWM_ConfigChannel>
 80010cc:	4603      	mov	r3, r0
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d001      	beq.n	80010d6 <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 80010d2:	f000 fb01 	bl	80016d8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80010d6:	2300      	movs	r3, #0
 80010d8:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80010da:	2300      	movs	r3, #0
 80010dc:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80010de:	2300      	movs	r3, #0
 80010e0:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80010e2:	2300      	movs	r3, #0
 80010e4:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80010e6:	2300      	movs	r3, #0
 80010e8:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80010ea:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80010ee:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80010f0:	2300      	movs	r3, #0
 80010f2:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80010f4:	2300      	movs	r3, #0
 80010f6:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80010f8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80010fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 80010fe:	2300      	movs	r3, #0
 8001100:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001102:	2300      	movs	r3, #0
 8001104:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001106:	1d3b      	adds	r3, r7, #4
 8001108:	4619      	mov	r1, r3
 800110a:	4807      	ldr	r0, [pc, #28]	@ (8001128 <MX_TIM1_Init+0x168>)
 800110c:	f009 f92a 	bl	800a364 <HAL_TIMEx_ConfigBreakDeadTime>
 8001110:	4603      	mov	r3, r0
 8001112:	2b00      	cmp	r3, #0
 8001114:	d001      	beq.n	800111a <MX_TIM1_Init+0x15a>
  {
    Error_Handler();
 8001116:	f000 fadf 	bl	80016d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800111a:	4803      	ldr	r0, [pc, #12]	@ (8001128 <MX_TIM1_Init+0x168>)
 800111c:	f000 fd20 	bl	8001b60 <HAL_TIM_MspPostInit>

}
 8001120:	bf00      	nop
 8001122:	3770      	adds	r7, #112	@ 0x70
 8001124:	46bd      	mov	sp, r7
 8001126:	bd80      	pop	{r7, pc}
 8001128:	240002b8 	.word	0x240002b8
 800112c:	40010000 	.word	0x40010000

08001130 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8001134:	4b10      	ldr	r3, [pc, #64]	@ (8001178 <MX_TIM16_Init+0x48>)
 8001136:	4a11      	ldr	r2, [pc, #68]	@ (800117c <MX_TIM16_Init+0x4c>)
 8001138:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 2640- 1;
 800113a:	4b0f      	ldr	r3, [pc, #60]	@ (8001178 <MX_TIM16_Init+0x48>)
 800113c:	f640 224f 	movw	r2, #2639	@ 0xa4f
 8001140:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001142:	4b0d      	ldr	r3, [pc, #52]	@ (8001178 <MX_TIM16_Init+0x48>)
 8001144:	2200      	movs	r2, #0
 8001146:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 10000 - 1;
 8001148:	4b0b      	ldr	r3, [pc, #44]	@ (8001178 <MX_TIM16_Init+0x48>)
 800114a:	f242 720f 	movw	r2, #9999	@ 0x270f
 800114e:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001150:	4b09      	ldr	r3, [pc, #36]	@ (8001178 <MX_TIM16_Init+0x48>)
 8001152:	2200      	movs	r2, #0
 8001154:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8001156:	4b08      	ldr	r3, [pc, #32]	@ (8001178 <MX_TIM16_Init+0x48>)
 8001158:	2200      	movs	r2, #0
 800115a:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800115c:	4b06      	ldr	r3, [pc, #24]	@ (8001178 <MX_TIM16_Init+0x48>)
 800115e:	2200      	movs	r2, #0
 8001160:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8001162:	4805      	ldr	r0, [pc, #20]	@ (8001178 <MX_TIM16_Init+0x48>)
 8001164:	f007 ffc2 	bl	80090ec <HAL_TIM_Base_Init>
 8001168:	4603      	mov	r3, r0
 800116a:	2b00      	cmp	r3, #0
 800116c:	d001      	beq.n	8001172 <MX_TIM16_Init+0x42>
  {
    Error_Handler();
 800116e:	f000 fab3 	bl	80016d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 8001172:	bf00      	nop
 8001174:	bd80      	pop	{r7, pc}
 8001176:	bf00      	nop
 8001178:	24000304 	.word	0x24000304
 800117c:	40014400 	.word	0x40014400

08001180 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001184:	4b22      	ldr	r3, [pc, #136]	@ (8001210 <MX_USART1_UART_Init+0x90>)
 8001186:	4a23      	ldr	r2, [pc, #140]	@ (8001214 <MX_USART1_UART_Init+0x94>)
 8001188:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800118a:	4b21      	ldr	r3, [pc, #132]	@ (8001210 <MX_USART1_UART_Init+0x90>)
 800118c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001190:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001192:	4b1f      	ldr	r3, [pc, #124]	@ (8001210 <MX_USART1_UART_Init+0x90>)
 8001194:	2200      	movs	r2, #0
 8001196:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001198:	4b1d      	ldr	r3, [pc, #116]	@ (8001210 <MX_USART1_UART_Init+0x90>)
 800119a:	2200      	movs	r2, #0
 800119c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800119e:	4b1c      	ldr	r3, [pc, #112]	@ (8001210 <MX_USART1_UART_Init+0x90>)
 80011a0:	2200      	movs	r2, #0
 80011a2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80011a4:	4b1a      	ldr	r3, [pc, #104]	@ (8001210 <MX_USART1_UART_Init+0x90>)
 80011a6:	220c      	movs	r2, #12
 80011a8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011aa:	4b19      	ldr	r3, [pc, #100]	@ (8001210 <MX_USART1_UART_Init+0x90>)
 80011ac:	2200      	movs	r2, #0
 80011ae:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80011b0:	4b17      	ldr	r3, [pc, #92]	@ (8001210 <MX_USART1_UART_Init+0x90>)
 80011b2:	2200      	movs	r2, #0
 80011b4:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80011b6:	4b16      	ldr	r3, [pc, #88]	@ (8001210 <MX_USART1_UART_Init+0x90>)
 80011b8:	2200      	movs	r2, #0
 80011ba:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80011bc:	4b14      	ldr	r3, [pc, #80]	@ (8001210 <MX_USART1_UART_Init+0x90>)
 80011be:	2200      	movs	r2, #0
 80011c0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80011c2:	4b13      	ldr	r3, [pc, #76]	@ (8001210 <MX_USART1_UART_Init+0x90>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80011c8:	4811      	ldr	r0, [pc, #68]	@ (8001210 <MX_USART1_UART_Init+0x90>)
 80011ca:	f009 f975 	bl	800a4b8 <HAL_UART_Init>
 80011ce:	4603      	mov	r3, r0
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d001      	beq.n	80011d8 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80011d4:	f000 fa80 	bl	80016d8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80011d8:	2100      	movs	r1, #0
 80011da:	480d      	ldr	r0, [pc, #52]	@ (8001210 <MX_USART1_UART_Init+0x90>)
 80011dc:	f00a fb0f 	bl	800b7fe <HAL_UARTEx_SetTxFifoThreshold>
 80011e0:	4603      	mov	r3, r0
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d001      	beq.n	80011ea <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80011e6:	f000 fa77 	bl	80016d8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80011ea:	2100      	movs	r1, #0
 80011ec:	4808      	ldr	r0, [pc, #32]	@ (8001210 <MX_USART1_UART_Init+0x90>)
 80011ee:	f00a fb44 	bl	800b87a <HAL_UARTEx_SetRxFifoThreshold>
 80011f2:	4603      	mov	r3, r0
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d001      	beq.n	80011fc <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80011f8:	f000 fa6e 	bl	80016d8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80011fc:	4804      	ldr	r0, [pc, #16]	@ (8001210 <MX_USART1_UART_Init+0x90>)
 80011fe:	f00a fac5 	bl	800b78c <HAL_UARTEx_DisableFifoMode>
 8001202:	4603      	mov	r3, r0
 8001204:	2b00      	cmp	r3, #0
 8001206:	d001      	beq.n	800120c <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001208:	f000 fa66 	bl	80016d8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800120c:	bf00      	nop
 800120e:	bd80      	pop	{r7, pc}
 8001210:	24000350 	.word	0x24000350
 8001214:	40011000 	.word	0x40011000

08001218 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800121c:	4b22      	ldr	r3, [pc, #136]	@ (80012a8 <MX_USART2_UART_Init+0x90>)
 800121e:	4a23      	ldr	r2, [pc, #140]	@ (80012ac <MX_USART2_UART_Init+0x94>)
 8001220:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001222:	4b21      	ldr	r3, [pc, #132]	@ (80012a8 <MX_USART2_UART_Init+0x90>)
 8001224:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001228:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800122a:	4b1f      	ldr	r3, [pc, #124]	@ (80012a8 <MX_USART2_UART_Init+0x90>)
 800122c:	2200      	movs	r2, #0
 800122e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001230:	4b1d      	ldr	r3, [pc, #116]	@ (80012a8 <MX_USART2_UART_Init+0x90>)
 8001232:	2200      	movs	r2, #0
 8001234:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001236:	4b1c      	ldr	r3, [pc, #112]	@ (80012a8 <MX_USART2_UART_Init+0x90>)
 8001238:	2200      	movs	r2, #0
 800123a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800123c:	4b1a      	ldr	r3, [pc, #104]	@ (80012a8 <MX_USART2_UART_Init+0x90>)
 800123e:	220c      	movs	r2, #12
 8001240:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001242:	4b19      	ldr	r3, [pc, #100]	@ (80012a8 <MX_USART2_UART_Init+0x90>)
 8001244:	2200      	movs	r2, #0
 8001246:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001248:	4b17      	ldr	r3, [pc, #92]	@ (80012a8 <MX_USART2_UART_Init+0x90>)
 800124a:	2200      	movs	r2, #0
 800124c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800124e:	4b16      	ldr	r3, [pc, #88]	@ (80012a8 <MX_USART2_UART_Init+0x90>)
 8001250:	2200      	movs	r2, #0
 8001252:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001254:	4b14      	ldr	r3, [pc, #80]	@ (80012a8 <MX_USART2_UART_Init+0x90>)
 8001256:	2200      	movs	r2, #0
 8001258:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800125a:	4b13      	ldr	r3, [pc, #76]	@ (80012a8 <MX_USART2_UART_Init+0x90>)
 800125c:	2200      	movs	r2, #0
 800125e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001260:	4811      	ldr	r0, [pc, #68]	@ (80012a8 <MX_USART2_UART_Init+0x90>)
 8001262:	f009 f929 	bl	800a4b8 <HAL_UART_Init>
 8001266:	4603      	mov	r3, r0
 8001268:	2b00      	cmp	r3, #0
 800126a:	d001      	beq.n	8001270 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 800126c:	f000 fa34 	bl	80016d8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001270:	2100      	movs	r1, #0
 8001272:	480d      	ldr	r0, [pc, #52]	@ (80012a8 <MX_USART2_UART_Init+0x90>)
 8001274:	f00a fac3 	bl	800b7fe <HAL_UARTEx_SetTxFifoThreshold>
 8001278:	4603      	mov	r3, r0
 800127a:	2b00      	cmp	r3, #0
 800127c:	d001      	beq.n	8001282 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800127e:	f000 fa2b 	bl	80016d8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001282:	2100      	movs	r1, #0
 8001284:	4808      	ldr	r0, [pc, #32]	@ (80012a8 <MX_USART2_UART_Init+0x90>)
 8001286:	f00a faf8 	bl	800b87a <HAL_UARTEx_SetRxFifoThreshold>
 800128a:	4603      	mov	r3, r0
 800128c:	2b00      	cmp	r3, #0
 800128e:	d001      	beq.n	8001294 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8001290:	f000 fa22 	bl	80016d8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001294:	4804      	ldr	r0, [pc, #16]	@ (80012a8 <MX_USART2_UART_Init+0x90>)
 8001296:	f00a fa79 	bl	800b78c <HAL_UARTEx_DisableFifoMode>
 800129a:	4603      	mov	r3, r0
 800129c:	2b00      	cmp	r3, #0
 800129e:	d001      	beq.n	80012a4 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80012a0:	f000 fa1a 	bl	80016d8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80012a4:	bf00      	nop
 80012a6:	bd80      	pop	{r7, pc}
 80012a8:	240003e4 	.word	0x240003e4
 80012ac:	40004400 	.word	0x40004400

080012b0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b08e      	sub	sp, #56	@ 0x38
 80012b4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012b6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012ba:	2200      	movs	r2, #0
 80012bc:	601a      	str	r2, [r3, #0]
 80012be:	605a      	str	r2, [r3, #4]
 80012c0:	609a      	str	r2, [r3, #8]
 80012c2:	60da      	str	r2, [r3, #12]
 80012c4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80012c6:	4b60      	ldr	r3, [pc, #384]	@ (8001448 <MX_GPIO_Init+0x198>)
 80012c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012cc:	4a5e      	ldr	r2, [pc, #376]	@ (8001448 <MX_GPIO_Init+0x198>)
 80012ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80012d2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80012d6:	4b5c      	ldr	r3, [pc, #368]	@ (8001448 <MX_GPIO_Init+0x198>)
 80012d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80012e0:	623b      	str	r3, [r7, #32]
 80012e2:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012e4:	4b58      	ldr	r3, [pc, #352]	@ (8001448 <MX_GPIO_Init+0x198>)
 80012e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012ea:	4a57      	ldr	r2, [pc, #348]	@ (8001448 <MX_GPIO_Init+0x198>)
 80012ec:	f043 0304 	orr.w	r3, r3, #4
 80012f0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80012f4:	4b54      	ldr	r3, [pc, #336]	@ (8001448 <MX_GPIO_Init+0x198>)
 80012f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012fa:	f003 0304 	and.w	r3, r3, #4
 80012fe:	61fb      	str	r3, [r7, #28]
 8001300:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001302:	4b51      	ldr	r3, [pc, #324]	@ (8001448 <MX_GPIO_Init+0x198>)
 8001304:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001308:	4a4f      	ldr	r2, [pc, #316]	@ (8001448 <MX_GPIO_Init+0x198>)
 800130a:	f043 0301 	orr.w	r3, r3, #1
 800130e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001312:	4b4d      	ldr	r3, [pc, #308]	@ (8001448 <MX_GPIO_Init+0x198>)
 8001314:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001318:	f003 0301 	and.w	r3, r3, #1
 800131c:	61bb      	str	r3, [r7, #24]
 800131e:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001320:	4b49      	ldr	r3, [pc, #292]	@ (8001448 <MX_GPIO_Init+0x198>)
 8001322:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001326:	4a48      	ldr	r2, [pc, #288]	@ (8001448 <MX_GPIO_Init+0x198>)
 8001328:	f043 0302 	orr.w	r3, r3, #2
 800132c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001330:	4b45      	ldr	r3, [pc, #276]	@ (8001448 <MX_GPIO_Init+0x198>)
 8001332:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001336:	f003 0302 	and.w	r3, r3, #2
 800133a:	617b      	str	r3, [r7, #20]
 800133c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800133e:	4b42      	ldr	r3, [pc, #264]	@ (8001448 <MX_GPIO_Init+0x198>)
 8001340:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001344:	4a40      	ldr	r2, [pc, #256]	@ (8001448 <MX_GPIO_Init+0x198>)
 8001346:	f043 0320 	orr.w	r3, r3, #32
 800134a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800134e:	4b3e      	ldr	r3, [pc, #248]	@ (8001448 <MX_GPIO_Init+0x198>)
 8001350:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001354:	f003 0320 	and.w	r3, r3, #32
 8001358:	613b      	str	r3, [r7, #16]
 800135a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800135c:	4b3a      	ldr	r3, [pc, #232]	@ (8001448 <MX_GPIO_Init+0x198>)
 800135e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001362:	4a39      	ldr	r2, [pc, #228]	@ (8001448 <MX_GPIO_Init+0x198>)
 8001364:	f043 0310 	orr.w	r3, r3, #16
 8001368:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800136c:	4b36      	ldr	r3, [pc, #216]	@ (8001448 <MX_GPIO_Init+0x198>)
 800136e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001372:	f003 0310 	and.w	r3, r3, #16
 8001376:	60fb      	str	r3, [r7, #12]
 8001378:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800137a:	4b33      	ldr	r3, [pc, #204]	@ (8001448 <MX_GPIO_Init+0x198>)
 800137c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001380:	4a31      	ldr	r2, [pc, #196]	@ (8001448 <MX_GPIO_Init+0x198>)
 8001382:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001386:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800138a:	4b2f      	ldr	r3, [pc, #188]	@ (8001448 <MX_GPIO_Init+0x198>)
 800138c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001390:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001394:	60bb      	str	r3, [r7, #8]
 8001396:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001398:	4b2b      	ldr	r3, [pc, #172]	@ (8001448 <MX_GPIO_Init+0x198>)
 800139a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800139e:	4a2a      	ldr	r2, [pc, #168]	@ (8001448 <MX_GPIO_Init+0x198>)
 80013a0:	f043 0308 	orr.w	r3, r3, #8
 80013a4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80013a8:	4b27      	ldr	r3, [pc, #156]	@ (8001448 <MX_GPIO_Init+0x198>)
 80013aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013ae:	f003 0308 	and.w	r3, r3, #8
 80013b2:	607b      	str	r3, [r7, #4]
 80013b4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, START_BUTTON_LED_Pin|RTDS_Pin, GPIO_PIN_RESET);
 80013b6:	2200      	movs	r2, #0
 80013b8:	2103      	movs	r1, #3
 80013ba:	4824      	ldr	r0, [pc, #144]	@ (800144c <MX_GPIO_Init+0x19c>)
 80013bc:	f004 faf6 	bl	80059ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DS18B20_Data_GPIO_Port, DS18B20_Data_Pin, GPIO_PIN_RESET);
 80013c0:	2200      	movs	r2, #0
 80013c2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80013c6:	4822      	ldr	r0, [pc, #136]	@ (8001450 <MX_GPIO_Init+0x1a0>)
 80013c8:	f004 faf0 	bl	80059ac <HAL_GPIO_WritePin>

  /*Configure GPIO pins : START_BUTTON_LED_Pin RTDS_Pin */
  GPIO_InitStruct.Pin = START_BUTTON_LED_Pin|RTDS_Pin;
 80013cc:	2303      	movs	r3, #3
 80013ce:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013d0:	2301      	movs	r3, #1
 80013d2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013d4:	2300      	movs	r3, #0
 80013d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013d8:	2300      	movs	r3, #0
 80013da:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013dc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013e0:	4619      	mov	r1, r3
 80013e2:	481a      	ldr	r0, [pc, #104]	@ (800144c <MX_GPIO_Init+0x19c>)
 80013e4:	f004 f922 	bl	800562c <HAL_GPIO_Init>

  /*Configure GPIO pin : DS18B20_Data_Pin */
  GPIO_InitStruct.Pin = DS18B20_Data_Pin;
 80013e8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80013ec:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013ee:	2301      	movs	r3, #1
 80013f0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013f2:	2300      	movs	r3, #0
 80013f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013f6:	2300      	movs	r3, #0
 80013f8:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(DS18B20_Data_GPIO_Port, &GPIO_InitStruct);
 80013fa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013fe:	4619      	mov	r1, r3
 8001400:	4813      	ldr	r0, [pc, #76]	@ (8001450 <MX_GPIO_Init+0x1a0>)
 8001402:	f004 f913 	bl	800562c <HAL_GPIO_Init>

  /*Configure GPIO pin : START_BUTTON_Pin */
  GPIO_InitStruct.Pin = START_BUTTON_Pin;
 8001406:	2380      	movs	r3, #128	@ 0x80
 8001408:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800140a:	2300      	movs	r3, #0
 800140c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800140e:	2300      	movs	r3, #0
 8001410:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(START_BUTTON_GPIO_Port, &GPIO_InitStruct);
 8001412:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001416:	4619      	mov	r1, r3
 8001418:	480e      	ldr	r0, [pc, #56]	@ (8001454 <MX_GPIO_Init+0x1a4>)
 800141a:	f004 f907 	bl	800562c <HAL_GPIO_Init>

  /*Configure GPIO pins : PG9 PG10 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800141e:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001422:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001424:	2302      	movs	r3, #2
 8001426:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001428:	2300      	movs	r3, #0
 800142a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800142c:	2300      	movs	r3, #0
 800142e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_FDCAN3;
 8001430:	2302      	movs	r3, #2
 8001432:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001434:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001438:	4619      	mov	r1, r3
 800143a:	4806      	ldr	r0, [pc, #24]	@ (8001454 <MX_GPIO_Init+0x1a4>)
 800143c:	f004 f8f6 	bl	800562c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001440:	bf00      	nop
 8001442:	3738      	adds	r7, #56	@ 0x38
 8001444:	46bd      	mov	sp, r7
 8001446:	bd80      	pop	{r7, pc}
 8001448:	58024400 	.word	0x58024400
 800144c:	58020800 	.word	0x58020800
 8001450:	58021000 	.word	0x58021000
 8001454:	58021800 	.word	0x58021800

08001458 <print>:

/* USER CODE BEGIN 4 */
void print(char uart_buffer[]){
 8001458:	b580      	push	{r7, lr}
 800145a:	b082      	sub	sp, #8
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
	sprintf(uart_msg, "%s \n\r", uart_buffer);
 8001460:	687a      	ldr	r2, [r7, #4]
 8001462:	4909      	ldr	r1, [pc, #36]	@ (8001488 <print+0x30>)
 8001464:	4809      	ldr	r0, [pc, #36]	@ (800148c <print+0x34>)
 8001466:	f00a fa95 	bl	800b994 <siprintf>
	HAL_UART_Transmit(&huart2,(uint8_t*)uart_msg,strlen(uart_msg),HAL_MAX_DELAY);
 800146a:	4808      	ldr	r0, [pc, #32]	@ (800148c <print+0x34>)
 800146c:	f7fe ff50 	bl	8000310 <strlen>
 8001470:	4603      	mov	r3, r0
 8001472:	b29a      	uxth	r2, r3
 8001474:	f04f 33ff 	mov.w	r3, #4294967295
 8001478:	4904      	ldr	r1, [pc, #16]	@ (800148c <print+0x34>)
 800147a:	4805      	ldr	r0, [pc, #20]	@ (8001490 <print+0x38>)
 800147c:	f009 f86c 	bl	800a558 <HAL_UART_Transmit>

}
 8001480:	bf00      	nop
 8001482:	3708      	adds	r7, #8
 8001484:	46bd      	mov	sp, r7
 8001486:	bd80      	pop	{r7, pc}
 8001488:	0800c468 	.word	0x0800c468
 800148c:	24000540 	.word	0x24000540
 8001490:	240003e4 	.word	0x240003e4

08001494 <printValue>:

void printValue(int value){
 8001494:	b580      	push	{r7, lr}
 8001496:	b082      	sub	sp, #8
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
	sprintf(uart_msg, "%hu \n\r", value);
 800149c:	687a      	ldr	r2, [r7, #4]
 800149e:	4909      	ldr	r1, [pc, #36]	@ (80014c4 <printValue+0x30>)
 80014a0:	4809      	ldr	r0, [pc, #36]	@ (80014c8 <printValue+0x34>)
 80014a2:	f00a fa77 	bl	800b994 <siprintf>
	HAL_UART_Transmit(&huart2,(uint8_t*)uart_msg,strlen(uart_msg),HAL_MAX_DELAY);
 80014a6:	4808      	ldr	r0, [pc, #32]	@ (80014c8 <printValue+0x34>)
 80014a8:	f7fe ff32 	bl	8000310 <strlen>
 80014ac:	4603      	mov	r3, r0
 80014ae:	b29a      	uxth	r2, r3
 80014b0:	f04f 33ff 	mov.w	r3, #4294967295
 80014b4:	4904      	ldr	r1, [pc, #16]	@ (80014c8 <printValue+0x34>)
 80014b6:	4805      	ldr	r0, [pc, #20]	@ (80014cc <printValue+0x38>)
 80014b8:	f009 f84e 	bl	800a558 <HAL_UART_Transmit>

}
 80014bc:	bf00      	nop
 80014be:	3708      	adds	r7, #8
 80014c0:	46bd      	mov	sp, r7
 80014c2:	bd80      	pop	{r7, pc}
 80014c4:	0800c470 	.word	0x0800c470
 80014c8:	24000540 	.word	0x24000540
 80014cc:	240003e4 	.word	0x240003e4

080014d0 <printHex>:

void printHex(uint8_t value){
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b082      	sub	sp, #8
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	4603      	mov	r3, r0
 80014d8:	71fb      	strb	r3, [r7, #7]
	sprintf(uart_msg, "%02X \n\r", value);
 80014da:	79fb      	ldrb	r3, [r7, #7]
 80014dc:	461a      	mov	r2, r3
 80014de:	4909      	ldr	r1, [pc, #36]	@ (8001504 <printHex+0x34>)
 80014e0:	4809      	ldr	r0, [pc, #36]	@ (8001508 <printHex+0x38>)
 80014e2:	f00a fa57 	bl	800b994 <siprintf>
	HAL_UART_Transmit(&huart2,(uint8_t*)uart_msg,strlen(uart_msg),HAL_MAX_DELAY);
 80014e6:	4808      	ldr	r0, [pc, #32]	@ (8001508 <printHex+0x38>)
 80014e8:	f7fe ff12 	bl	8000310 <strlen>
 80014ec:	4603      	mov	r3, r0
 80014ee:	b29a      	uxth	r2, r3
 80014f0:	f04f 33ff 	mov.w	r3, #4294967295
 80014f4:	4904      	ldr	r1, [pc, #16]	@ (8001508 <printHex+0x38>)
 80014f6:	4805      	ldr	r0, [pc, #20]	@ (800150c <printHex+0x3c>)
 80014f8:	f009 f82e 	bl	800a558 <HAL_UART_Transmit>
}
 80014fc:	bf00      	nop
 80014fe:	3708      	adds	r7, #8
 8001500:	46bd      	mov	sp, r7
 8001502:	bd80      	pop	{r7, pc}
 8001504:	0800c478 	.word	0x0800c478
 8001508:	24000540 	.word	0x24000540
 800150c:	240003e4 	.word	0x240003e4

08001510 <ADC1_Select_SF>:
	{
	  Error_Handler();
	}
}

void ADC1_Select_SF (void){
 8001510:	b580      	push	{r7, lr}
 8001512:	b08a      	sub	sp, #40	@ 0x28
 8001514:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig = {0};
 8001516:	1d3b      	adds	r3, r7, #4
 8001518:	2224      	movs	r2, #36	@ 0x24
 800151a:	2100      	movs	r1, #0
 800151c:	4618      	mov	r0, r3
 800151e:	f00a fa59 	bl	800b9d4 <memset>
	  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	  */
	sConfig.Channel = ADC_CHANNEL_2;
 8001522:	4b0d      	ldr	r3, [pc, #52]	@ (8001558 <ADC1_Select_SF+0x48>)
 8001524:	607b      	str	r3, [r7, #4]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8001526:	2306      	movs	r3, #6
 8001528:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLE_5;
 800152a:	2301      	movs	r3, #1
 800152c:	60fb      	str	r3, [r7, #12]
	sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800152e:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8001532:	613b      	str	r3, [r7, #16]
	sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001534:	2304      	movs	r3, #4
 8001536:	617b      	str	r3, [r7, #20]
	sConfig.Offset = 0;
 8001538:	2300      	movs	r3, #0
 800153a:	61bb      	str	r3, [r7, #24]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800153c:	1d3b      	adds	r3, r7, #4
 800153e:	4619      	mov	r1, r3
 8001540:	4806      	ldr	r0, [pc, #24]	@ (800155c <ADC1_Select_SF+0x4c>)
 8001542:	f001 fcdb 	bl	8002efc <HAL_ADC_ConfigChannel>
 8001546:	4603      	mov	r3, r0
 8001548:	2b00      	cmp	r3, #0
 800154a:	d001      	beq.n	8001550 <ADC1_Select_SF+0x40>
	{
	  Error_Handler();
 800154c:	f000 f8c4 	bl	80016d8 <Error_Handler>
	}
}
 8001550:	bf00      	nop
 8001552:	3728      	adds	r7, #40	@ 0x28
 8001554:	46bd      	mov	sp, r7
 8001556:	bd80      	pop	{r7, pc}
 8001558:	08600004 	.word	0x08600004
 800155c:	24000098 	.word	0x24000098

08001560 <HAL_FDCAN_RxFifo0Callback>:
	  Error_Handler();
	}
}

void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b082      	sub	sp, #8
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
 8001568:	6039      	str	r1, [r7, #0]
  if((RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE) != RESET)
 800156a:	683b      	ldr	r3, [r7, #0]
 800156c:	f003 0301 	and.w	r3, r3, #1
 8001570:	2b00      	cmp	r3, #0
 8001572:	d021      	beq.n	80015b8 <HAL_FDCAN_RxFifo0Callback+0x58>
  {
    /* Retreive Rx messages from RX FIFO1 */
    if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &RxHeader_Acu, RxData_Acu) == HAL_OK)
 8001574:	4b12      	ldr	r3, [pc, #72]	@ (80015c0 <HAL_FDCAN_RxFifo0Callback+0x60>)
 8001576:	4a13      	ldr	r2, [pc, #76]	@ (80015c4 <HAL_FDCAN_RxFifo0Callback+0x64>)
 8001578:	2140      	movs	r1, #64	@ 0x40
 800157a:	6878      	ldr	r0, [r7, #4]
 800157c:	f003 f974 	bl	8004868 <HAL_FDCAN_GetRxMessage>
 8001580:	4603      	mov	r3, r0
 8001582:	2b00      	cmp	r3, #0
 8001584:	d10e      	bne.n	80015a4 <HAL_FDCAN_RxFifo0Callback+0x44>
    {
		switch (RxHeader_Acu.Identifier){
 8001586:	4b0f      	ldr	r3, [pc, #60]	@ (80015c4 <HAL_FDCAN_RxFifo0Callback+0x64>)
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	2b20      	cmp	r3, #32
 800158c:	d10a      	bne.n	80015a4 <HAL_FDCAN_RxFifo0Callback+0x44>
			case 0x20://ID_ack_precarga:
				if(RxData_Acu[0] == 0){
 800158e:	4b0c      	ldr	r3, [pc, #48]	@ (80015c0 <HAL_FDCAN_RxFifo0Callback+0x60>)
 8001590:	781b      	ldrb	r3, [r3, #0]
 8001592:	2b00      	cmp	r3, #0
 8001594:	d105      	bne.n	80015a2 <HAL_FDCAN_RxFifo0Callback+0x42>
					precarga_inv = 1;
 8001596:	4b0c      	ldr	r3, [pc, #48]	@ (80015c8 <HAL_FDCAN_RxFifo0Callback+0x68>)
 8001598:	2201      	movs	r2, #1
 800159a:	601a      	str	r2, [r3, #0]
					#if DEBUG
					print("CAN_ACU: Precarga correcta");
 800159c:	480b      	ldr	r0, [pc, #44]	@ (80015cc <HAL_FDCAN_RxFifo0Callback+0x6c>)
 800159e:	f7ff ff5b 	bl	8001458 <print>
					#endif
				}
				break;
 80015a2:	bf00      	nop
		}

    }

    if (HAL_FDCAN_ActivateNotification(hfdcan, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK)
 80015a4:	2200      	movs	r2, #0
 80015a6:	2101      	movs	r1, #1
 80015a8:	6878      	ldr	r0, [r7, #4]
 80015aa:	f003 fac9 	bl	8004b40 <HAL_FDCAN_ActivateNotification>
 80015ae:	4603      	mov	r3, r0
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d001      	beq.n	80015b8 <HAL_FDCAN_RxFifo0Callback+0x58>
    {
      /* Notification Error */
      Error_Handler();
 80015b4:	f000 f890 	bl	80016d8 <Error_Handler>
    }
  }
}
 80015b8:	bf00      	nop
 80015ba:	3708      	adds	r7, #8
 80015bc:	46bd      	mov	sp, r7
 80015be:	bd80      	pop	{r7, pc}
 80015c0:	24000528 	.word	0x24000528
 80015c4:	240004e8 	.word	0x240004e8
 80015c8:	2400008c 	.word	0x2400008c
 80015cc:	0800c480 	.word	0x0800c480

080015d0 <HAL_TIM_PeriodElapsedCallback>:
	return torque_real;
}



void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b082      	sub	sp, #8
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]
	if(htim == &htim16){
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	4a35      	ldr	r2, [pc, #212]	@ (80016b0 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 80015dc:	4293      	cmp	r3, r2
 80015de:	d163      	bne.n	80016a8 <HAL_TIM_PeriodElapsedCallback+0xd8>
		 // ---------- CONTROL DEL INVERSOR ----------
		if(state == 4){
 80015e0:	4b34      	ldr	r3, [pc, #208]	@ (80016b4 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 80015e2:	781b      	ldrb	r3, [r3, #0]
 80015e4:	2b04      	cmp	r3, #4
 80015e6:	d11c      	bne.n	8001622 <HAL_TIM_PeriodElapsedCallback+0x52>
			TxHeader_Inv.Identifier = 0x362;
 80015e8:	4b33      	ldr	r3, [pc, #204]	@ (80016b8 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 80015ea:	f240 3262 	movw	r2, #866	@ 0x362
 80015ee:	601a      	str	r2, [r3, #0]
			TxHeader_Inv.DataLength = 4;
 80015f0:	4b31      	ldr	r3, [pc, #196]	@ (80016b8 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 80015f2:	2204      	movs	r2, #4
 80015f4:	60da      	str	r2, [r3, #12]

			real_torque = 0;
 80015f6:	4b31      	ldr	r3, [pc, #196]	@ (80016bc <HAL_TIM_PeriodElapsedCallback+0xec>)
 80015f8:	2200      	movs	r2, #0
 80015fa:	801a      	strh	r2, [r3, #0]

			TxData_Inv[0] = 0x0;
 80015fc:	4b30      	ldr	r3, [pc, #192]	@ (80016c0 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 80015fe:	2200      	movs	r2, #0
 8001600:	701a      	strb	r2, [r3, #0]
			TxData_Inv[1] = 0x0;
 8001602:	4b2f      	ldr	r3, [pc, #188]	@ (80016c0 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8001604:	2200      	movs	r2, #0
 8001606:	705a      	strb	r2, [r3, #1]
			TxData_Inv[2] = real_torque;
 8001608:	4b2c      	ldr	r3, [pc, #176]	@ (80016bc <HAL_TIM_PeriodElapsedCallback+0xec>)
 800160a:	881b      	ldrh	r3, [r3, #0]
 800160c:	b2da      	uxtb	r2, r3
 800160e:	4b2c      	ldr	r3, [pc, #176]	@ (80016c0 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8001610:	709a      	strb	r2, [r3, #2]
			TxData_Inv[3] = 0x0;
 8001612:	4b2b      	ldr	r3, [pc, #172]	@ (80016c0 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8001614:	2200      	movs	r2, #0
 8001616:	70da      	strb	r2, [r3, #3]
			HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader_Inv, TxData_Inv);
 8001618:	4a29      	ldr	r2, [pc, #164]	@ (80016c0 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 800161a:	4927      	ldr	r1, [pc, #156]	@ (80016b8 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 800161c:	4829      	ldr	r0, [pc, #164]	@ (80016c4 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 800161e:	f003 f8c8 	bl	80047b2 <HAL_FDCAN_AddMessageToTxFifoQ>
		}
		if(state == 6){
 8001622:	4b24      	ldr	r3, [pc, #144]	@ (80016b4 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8001624:	781b      	ldrb	r3, [r3, #0]
 8001626:	2b06      	cmp	r3, #6
 8001628:	d132      	bne.n	8001690 <HAL_TIM_PeriodElapsedCallback+0xc0>
			print("state: torque");
 800162a:	4827      	ldr	r0, [pc, #156]	@ (80016c8 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 800162c:	f7ff ff14 	bl	8001458 <print>

			//Estado TORQUE inversor
			TxHeader_Inv.Identifier = RX_SETPOINT_1;
 8001630:	4b26      	ldr	r3, [pc, #152]	@ (80016cc <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	4a20      	ldr	r2, [pc, #128]	@ (80016b8 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8001636:	6013      	str	r3, [r2, #0]
			TxHeader_Inv.DataLength = 3;
 8001638:	4b1f      	ldr	r3, [pc, #124]	@ (80016b8 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 800163a:	2203      	movs	r2, #3
 800163c:	60da      	str	r2, [r3, #12]
			TxHeader_Inv.IdType = FDCAN_STANDARD_ID;
 800163e:	4b1e      	ldr	r3, [pc, #120]	@ (80016b8 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8001640:	2200      	movs	r2, #0
 8001642:	605a      	str	r2, [r3, #4]


			TxData_Inv[0] = 0x0;
 8001644:	4b1e      	ldr	r3, [pc, #120]	@ (80016c0 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8001646:	2200      	movs	r2, #0
 8001648:	701a      	strb	r2, [r3, #0]
			TxData_Inv[1] = 0x0;
 800164a:	4b1d      	ldr	r3, [pc, #116]	@ (80016c0 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 800164c:	2200      	movs	r2, #0
 800164e:	705a      	strb	r2, [r3, #1]
			TxData_Inv[2] = 0x6;
 8001650:	4b1b      	ldr	r3, [pc, #108]	@ (80016c0 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8001652:	2206      	movs	r2, #6
 8001654:	709a      	strb	r2, [r3, #2]
			HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader_Inv, TxData_Inv);
 8001656:	4a1a      	ldr	r2, [pc, #104]	@ (80016c0 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8001658:	4917      	ldr	r1, [pc, #92]	@ (80016b8 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 800165a:	481a      	ldr	r0, [pc, #104]	@ (80016c4 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 800165c:	f003 f8a9 	bl	80047b2 <HAL_FDCAN_AddMessageToTxFifoQ>

			//Request TORQUE inversor
			TxHeader_Inv.Identifier = 0x362;
 8001660:	4b15      	ldr	r3, [pc, #84]	@ (80016b8 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8001662:	f240 3262 	movw	r2, #866	@ 0x362
 8001666:	601a      	str	r2, [r3, #0]
			TxHeader_Inv.DataLength = 4;
 8001668:	4b13      	ldr	r3, [pc, #76]	@ (80016b8 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 800166a:	2204      	movs	r2, #4
 800166c:	60da      	str	r2, [r3, #12]

			//real_torque = setTorque();

			TxData_Inv[0] = 0x0;
 800166e:	4b14      	ldr	r3, [pc, #80]	@ (80016c0 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8001670:	2200      	movs	r2, #0
 8001672:	701a      	strb	r2, [r3, #0]
			TxData_Inv[1] = 0x0;
 8001674:	4b12      	ldr	r3, [pc, #72]	@ (80016c0 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8001676:	2200      	movs	r2, #0
 8001678:	705a      	strb	r2, [r3, #1]
			TxData_Inv[2] = 0x05; //torque 0 - 240
 800167a:	4b11      	ldr	r3, [pc, #68]	@ (80016c0 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 800167c:	2205      	movs	r2, #5
 800167e:	709a      	strb	r2, [r3, #2]
			TxData_Inv[3] = 0x0; //negative torque
 8001680:	4b0f      	ldr	r3, [pc, #60]	@ (80016c0 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8001682:	2200      	movs	r2, #0
 8001684:	70da      	strb	r2, [r3, #3]
			HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader_Inv, TxData_Inv);
 8001686:	4a0e      	ldr	r2, [pc, #56]	@ (80016c0 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8001688:	490b      	ldr	r1, [pc, #44]	@ (80016b8 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 800168a:	480e      	ldr	r0, [pc, #56]	@ (80016c4 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 800168c:	f003 f891 	bl	80047b2 <HAL_FDCAN_AddMessageToTxFifoQ>
		}
		if(state == 10){
 8001690:	4b08      	ldr	r3, [pc, #32]	@ (80016b4 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8001692:	781b      	ldrb	r3, [r3, #0]
 8001694:	2b0a      	cmp	r3, #10
 8001696:	d107      	bne.n	80016a8 <HAL_TIM_PeriodElapsedCallback+0xd8>
			print("state: soft fault");
 8001698:	480d      	ldr	r0, [pc, #52]	@ (80016d0 <HAL_TIM_PeriodElapsedCallback+0x100>)
 800169a:	f7ff fedd 	bl	8001458 <print>
			printValue(error);
 800169e:	4b0d      	ldr	r3, [pc, #52]	@ (80016d4 <HAL_TIM_PeriodElapsedCallback+0x104>)
 80016a0:	781b      	ldrb	r3, [r3, #0]
 80016a2:	4618      	mov	r0, r3
 80016a4:	f7ff fef6 	bl	8001494 <printValue>
		}


	}
}
 80016a8:	bf00      	nop
 80016aa:	3708      	adds	r7, #8
 80016ac:	46bd      	mov	sp, r7
 80016ae:	bd80      	pop	{r7, pc}
 80016b0:	24000304 	.word	0x24000304
 80016b4:	2400053e 	.word	0x2400053e
 80016b8:	24000478 	.word	0x24000478
 80016bc:	2400053c 	.word	0x2400053c
 80016c0:	24000510 	.word	0x24000510
 80016c4:	24000178 	.word	0x24000178
 80016c8:	0800c534 	.word	0x0800c534
 80016cc:	24000008 	.word	0x24000008
 80016d0:	0800c544 	.word	0x0800c544
 80016d4:	240005a4 	.word	0x240005a4

080016d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80016d8:	b480      	push	{r7}
 80016da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80016dc:	b672      	cpsid	i
}
 80016de:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80016e0:	bf00      	nop
 80016e2:	e7fd      	b.n	80016e0 <Error_Handler+0x8>

080016e4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016e4:	b480      	push	{r7}
 80016e6:	b083      	sub	sp, #12
 80016e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016ea:	4b0a      	ldr	r3, [pc, #40]	@ (8001714 <HAL_MspInit+0x30>)
 80016ec:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80016f0:	4a08      	ldr	r2, [pc, #32]	@ (8001714 <HAL_MspInit+0x30>)
 80016f2:	f043 0302 	orr.w	r3, r3, #2
 80016f6:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80016fa:	4b06      	ldr	r3, [pc, #24]	@ (8001714 <HAL_MspInit+0x30>)
 80016fc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001700:	f003 0302 	and.w	r3, r3, #2
 8001704:	607b      	str	r3, [r7, #4]
 8001706:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001708:	bf00      	nop
 800170a:	370c      	adds	r7, #12
 800170c:	46bd      	mov	sp, r7
 800170e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001712:	4770      	bx	lr
 8001714:	58024400 	.word	0x58024400

08001718 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	b090      	sub	sp, #64	@ 0x40
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001720:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001724:	2200      	movs	r2, #0
 8001726:	601a      	str	r2, [r3, #0]
 8001728:	605a      	str	r2, [r3, #4]
 800172a:	609a      	str	r2, [r3, #8]
 800172c:	60da      	str	r2, [r3, #12]
 800172e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	4a70      	ldr	r2, [pc, #448]	@ (80018f8 <HAL_ADC_MspInit+0x1e0>)
 8001736:	4293      	cmp	r3, r2
 8001738:	d16a      	bne.n	8001810 <HAL_ADC_MspInit+0xf8>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 800173a:	4b70      	ldr	r3, [pc, #448]	@ (80018fc <HAL_ADC_MspInit+0x1e4>)
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	3301      	adds	r3, #1
 8001740:	4a6e      	ldr	r2, [pc, #440]	@ (80018fc <HAL_ADC_MspInit+0x1e4>)
 8001742:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001744:	4b6d      	ldr	r3, [pc, #436]	@ (80018fc <HAL_ADC_MspInit+0x1e4>)
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	2b01      	cmp	r3, #1
 800174a:	d10e      	bne.n	800176a <HAL_ADC_MspInit+0x52>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800174c:	4b6c      	ldr	r3, [pc, #432]	@ (8001900 <HAL_ADC_MspInit+0x1e8>)
 800174e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001752:	4a6b      	ldr	r2, [pc, #428]	@ (8001900 <HAL_ADC_MspInit+0x1e8>)
 8001754:	f043 0320 	orr.w	r3, r3, #32
 8001758:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800175c:	4b68      	ldr	r3, [pc, #416]	@ (8001900 <HAL_ADC_MspInit+0x1e8>)
 800175e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001762:	f003 0320 	and.w	r3, r3, #32
 8001766:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001768:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800176a:	4b65      	ldr	r3, [pc, #404]	@ (8001900 <HAL_ADC_MspInit+0x1e8>)
 800176c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001770:	4a63      	ldr	r2, [pc, #396]	@ (8001900 <HAL_ADC_MspInit+0x1e8>)
 8001772:	f043 0304 	orr.w	r3, r3, #4
 8001776:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800177a:	4b61      	ldr	r3, [pc, #388]	@ (8001900 <HAL_ADC_MspInit+0x1e8>)
 800177c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001780:	f003 0304 	and.w	r3, r3, #4
 8001784:	627b      	str	r3, [r7, #36]	@ 0x24
 8001786:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001788:	4b5d      	ldr	r3, [pc, #372]	@ (8001900 <HAL_ADC_MspInit+0x1e8>)
 800178a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800178e:	4a5c      	ldr	r2, [pc, #368]	@ (8001900 <HAL_ADC_MspInit+0x1e8>)
 8001790:	f043 0302 	orr.w	r3, r3, #2
 8001794:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001798:	4b59      	ldr	r3, [pc, #356]	@ (8001900 <HAL_ADC_MspInit+0x1e8>)
 800179a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800179e:	f003 0302 	and.w	r3, r3, #2
 80017a2:	623b      	str	r3, [r7, #32]
 80017a4:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80017a6:	4b56      	ldr	r3, [pc, #344]	@ (8001900 <HAL_ADC_MspInit+0x1e8>)
 80017a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80017ac:	4a54      	ldr	r2, [pc, #336]	@ (8001900 <HAL_ADC_MspInit+0x1e8>)
 80017ae:	f043 0320 	orr.w	r3, r3, #32
 80017b2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80017b6:	4b52      	ldr	r3, [pc, #328]	@ (8001900 <HAL_ADC_MspInit+0x1e8>)
 80017b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80017bc:	f003 0320 	and.w	r3, r3, #32
 80017c0:	61fb      	str	r3, [r7, #28]
 80017c2:	69fb      	ldr	r3, [r7, #28]
    PC5     ------> ADC1_INP8
    PB0     ------> ADC1_INP9
    PB1     ------> ADC1_INP5
    PF11     ------> ADC1_INP2
    */
    GPIO_InitStruct.Pin = S_APPS_1_Pin|SUSPENSION_RL_Pin;
 80017c4:	2330      	movs	r3, #48	@ 0x30
 80017c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80017c8:	2303      	movs	r3, #3
 80017ca:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017cc:	2300      	movs	r3, #0
 80017ce:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017d0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80017d4:	4619      	mov	r1, r3
 80017d6:	484b      	ldr	r0, [pc, #300]	@ (8001904 <HAL_ADC_MspInit+0x1ec>)
 80017d8:	f003 ff28 	bl	800562c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SUSPENSION_RR_Pin|S_APPS_2_Pin;
 80017dc:	2303      	movs	r3, #3
 80017de:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80017e0:	2303      	movs	r3, #3
 80017e2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017e4:	2300      	movs	r3, #0
 80017e6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017e8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80017ec:	4619      	mov	r1, r3
 80017ee:	4846      	ldr	r0, [pc, #280]	@ (8001908 <HAL_ADC_MspInit+0x1f0>)
 80017f0:	f003 ff1c 	bl	800562c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = S_FRENO_Pin;
 80017f4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80017f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80017fa:	2303      	movs	r3, #3
 80017fc:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017fe:	2300      	movs	r3, #0
 8001800:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(S_FRENO_GPIO_Port, &GPIO_InitStruct);
 8001802:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001806:	4619      	mov	r1, r3
 8001808:	4840      	ldr	r0, [pc, #256]	@ (800190c <HAL_ADC_MspInit+0x1f4>)
 800180a:	f003 ff0f 	bl	800562c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 800180e:	e06e      	b.n	80018ee <HAL_ADC_MspInit+0x1d6>
  else if(hadc->Instance==ADC2)
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	4a3e      	ldr	r2, [pc, #248]	@ (8001910 <HAL_ADC_MspInit+0x1f8>)
 8001816:	4293      	cmp	r3, r2
 8001818:	d169      	bne.n	80018ee <HAL_ADC_MspInit+0x1d6>
    HAL_RCC_ADC12_CLK_ENABLED++;
 800181a:	4b38      	ldr	r3, [pc, #224]	@ (80018fc <HAL_ADC_MspInit+0x1e4>)
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	3301      	adds	r3, #1
 8001820:	4a36      	ldr	r2, [pc, #216]	@ (80018fc <HAL_ADC_MspInit+0x1e4>)
 8001822:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001824:	4b35      	ldr	r3, [pc, #212]	@ (80018fc <HAL_ADC_MspInit+0x1e4>)
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	2b01      	cmp	r3, #1
 800182a:	d10e      	bne.n	800184a <HAL_ADC_MspInit+0x132>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800182c:	4b34      	ldr	r3, [pc, #208]	@ (8001900 <HAL_ADC_MspInit+0x1e8>)
 800182e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001832:	4a33      	ldr	r2, [pc, #204]	@ (8001900 <HAL_ADC_MspInit+0x1e8>)
 8001834:	f043 0320 	orr.w	r3, r3, #32
 8001838:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800183c:	4b30      	ldr	r3, [pc, #192]	@ (8001900 <HAL_ADC_MspInit+0x1e8>)
 800183e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001842:	f003 0320 	and.w	r3, r3, #32
 8001846:	61bb      	str	r3, [r7, #24]
 8001848:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800184a:	4b2d      	ldr	r3, [pc, #180]	@ (8001900 <HAL_ADC_MspInit+0x1e8>)
 800184c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001850:	4a2b      	ldr	r2, [pc, #172]	@ (8001900 <HAL_ADC_MspInit+0x1e8>)
 8001852:	f043 0304 	orr.w	r3, r3, #4
 8001856:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800185a:	4b29      	ldr	r3, [pc, #164]	@ (8001900 <HAL_ADC_MspInit+0x1e8>)
 800185c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001860:	f003 0304 	and.w	r3, r3, #4
 8001864:	617b      	str	r3, [r7, #20]
 8001866:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001868:	4b25      	ldr	r3, [pc, #148]	@ (8001900 <HAL_ADC_MspInit+0x1e8>)
 800186a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800186e:	4a24      	ldr	r2, [pc, #144]	@ (8001900 <HAL_ADC_MspInit+0x1e8>)
 8001870:	f043 0302 	orr.w	r3, r3, #2
 8001874:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001878:	4b21      	ldr	r3, [pc, #132]	@ (8001900 <HAL_ADC_MspInit+0x1e8>)
 800187a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800187e:	f003 0302 	and.w	r3, r3, #2
 8001882:	613b      	str	r3, [r7, #16]
 8001884:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001886:	4b1e      	ldr	r3, [pc, #120]	@ (8001900 <HAL_ADC_MspInit+0x1e8>)
 8001888:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800188c:	4a1c      	ldr	r2, [pc, #112]	@ (8001900 <HAL_ADC_MspInit+0x1e8>)
 800188e:	f043 0320 	orr.w	r3, r3, #32
 8001892:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001896:	4b1a      	ldr	r3, [pc, #104]	@ (8001900 <HAL_ADC_MspInit+0x1e8>)
 8001898:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800189c:	f003 0320 	and.w	r3, r3, #32
 80018a0:	60fb      	str	r3, [r7, #12]
 80018a2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SUSPENSION_RL_Pin;
 80018a4:	2320      	movs	r3, #32
 80018a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80018a8:	2303      	movs	r3, #3
 80018aa:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ac:	2300      	movs	r3, #0
 80018ae:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(SUSPENSION_RL_GPIO_Port, &GPIO_InitStruct);
 80018b0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80018b4:	4619      	mov	r1, r3
 80018b6:	4813      	ldr	r0, [pc, #76]	@ (8001904 <HAL_ADC_MspInit+0x1ec>)
 80018b8:	f003 feb8 	bl	800562c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SUSPENSION_RR_Pin;
 80018bc:	2301      	movs	r3, #1
 80018be:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80018c0:	2303      	movs	r3, #3
 80018c2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018c4:	2300      	movs	r3, #0
 80018c6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(SUSPENSION_RR_GPIO_Port, &GPIO_InitStruct);
 80018c8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80018cc:	4619      	mov	r1, r3
 80018ce:	480e      	ldr	r0, [pc, #56]	@ (8001908 <HAL_ADC_MspInit+0x1f0>)
 80018d0:	f003 feac 	bl	800562c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SUSPENSION_FL_Pin|SUSPENSION_FR_Pin;
 80018d4:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 80018d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80018da:	2303      	movs	r3, #3
 80018dc:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018de:	2300      	movs	r3, #0
 80018e0:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80018e2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80018e6:	4619      	mov	r1, r3
 80018e8:	4808      	ldr	r0, [pc, #32]	@ (800190c <HAL_ADC_MspInit+0x1f4>)
 80018ea:	f003 fe9f 	bl	800562c <HAL_GPIO_Init>
}
 80018ee:	bf00      	nop
 80018f0:	3740      	adds	r7, #64	@ 0x40
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bd80      	pop	{r7, pc}
 80018f6:	bf00      	nop
 80018f8:	40022000 	.word	0x40022000
 80018fc:	240005a8 	.word	0x240005a8
 8001900:	58024400 	.word	0x58024400
 8001904:	58020800 	.word	0x58020800
 8001908:	58020400 	.word	0x58020400
 800190c:	58021400 	.word	0x58021400
 8001910:	40022100 	.word	0x40022100

08001914 <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	b0ba      	sub	sp, #232	@ 0xe8
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800191c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001920:	2200      	movs	r2, #0
 8001922:	601a      	str	r2, [r3, #0]
 8001924:	605a      	str	r2, [r3, #4]
 8001926:	609a      	str	r2, [r3, #8]
 8001928:	60da      	str	r2, [r3, #12]
 800192a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800192c:	f107 0318 	add.w	r3, r7, #24
 8001930:	22b8      	movs	r2, #184	@ 0xb8
 8001932:	2100      	movs	r1, #0
 8001934:	4618      	mov	r0, r3
 8001936:	f00a f84d 	bl	800b9d4 <memset>
  if(hfdcan->Instance==FDCAN1)
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	4a62      	ldr	r2, [pc, #392]	@ (8001ac8 <HAL_FDCAN_MspInit+0x1b4>)
 8001940:	4293      	cmp	r3, r2
 8001942:	d157      	bne.n	80019f4 <HAL_FDCAN_MspInit+0xe0>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8001944:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001948:	f04f 0300 	mov.w	r3, #0
 800194c:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_HSE;
 8001950:	2300      	movs	r3, #0
 8001952:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001956:	f107 0318 	add.w	r3, r7, #24
 800195a:	4618      	mov	r0, r3
 800195c:	f004 ffe0 	bl	8006920 <HAL_RCCEx_PeriphCLKConfig>
 8001960:	4603      	mov	r3, r0
 8001962:	2b00      	cmp	r3, #0
 8001964:	d001      	beq.n	800196a <HAL_FDCAN_MspInit+0x56>
    {
      Error_Handler();
 8001966:	f7ff feb7 	bl	80016d8 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_FDCAN_CLK_ENABLED++;
 800196a:	4b58      	ldr	r3, [pc, #352]	@ (8001acc <HAL_FDCAN_MspInit+0x1b8>)
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	3301      	adds	r3, #1
 8001970:	4a56      	ldr	r2, [pc, #344]	@ (8001acc <HAL_FDCAN_MspInit+0x1b8>)
 8001972:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8001974:	4b55      	ldr	r3, [pc, #340]	@ (8001acc <HAL_FDCAN_MspInit+0x1b8>)
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	2b01      	cmp	r3, #1
 800197a:	d10e      	bne.n	800199a <HAL_FDCAN_MspInit+0x86>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 800197c:	4b54      	ldr	r3, [pc, #336]	@ (8001ad0 <HAL_FDCAN_MspInit+0x1bc>)
 800197e:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8001982:	4a53      	ldr	r2, [pc, #332]	@ (8001ad0 <HAL_FDCAN_MspInit+0x1bc>)
 8001984:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001988:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 800198c:	4b50      	ldr	r3, [pc, #320]	@ (8001ad0 <HAL_FDCAN_MspInit+0x1bc>)
 800198e:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8001992:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001996:	617b      	str	r3, [r7, #20]
 8001998:	697b      	ldr	r3, [r7, #20]
    }

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800199a:	4b4d      	ldr	r3, [pc, #308]	@ (8001ad0 <HAL_FDCAN_MspInit+0x1bc>)
 800199c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80019a0:	4a4b      	ldr	r2, [pc, #300]	@ (8001ad0 <HAL_FDCAN_MspInit+0x1bc>)
 80019a2:	f043 0308 	orr.w	r3, r3, #8
 80019a6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80019aa:	4b49      	ldr	r3, [pc, #292]	@ (8001ad0 <HAL_FDCAN_MspInit+0x1bc>)
 80019ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80019b0:	f003 0308 	and.w	r3, r3, #8
 80019b4:	613b      	str	r3, [r7, #16]
 80019b6:	693b      	ldr	r3, [r7, #16]
    /**FDCAN1 GPIO Configuration
    PD0     ------> FDCAN1_RX
    PD1     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80019b8:	2303      	movs	r3, #3
 80019ba:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019be:	2302      	movs	r3, #2
 80019c0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019c4:	2300      	movs	r3, #0
 80019c6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019ca:	2300      	movs	r3, #0
 80019cc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 80019d0:	2309      	movs	r3, #9
 80019d2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80019d6:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80019da:	4619      	mov	r1, r3
 80019dc:	483d      	ldr	r0, [pc, #244]	@ (8001ad4 <HAL_FDCAN_MspInit+0x1c0>)
 80019de:	f003 fe25 	bl	800562c <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 80019e2:	2200      	movs	r2, #0
 80019e4:	2100      	movs	r1, #0
 80019e6:	2013      	movs	r0, #19
 80019e8:	f002 fc2f 	bl	800424a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 80019ec:	2013      	movs	r0, #19
 80019ee:	f002 fc46 	bl	800427e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN FDCAN2_MspInit 1 */

  /* USER CODE END FDCAN2_MspInit 1 */
  }

}
 80019f2:	e064      	b.n	8001abe <HAL_FDCAN_MspInit+0x1aa>
  else if(hfdcan->Instance==FDCAN2)
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	4a37      	ldr	r2, [pc, #220]	@ (8001ad8 <HAL_FDCAN_MspInit+0x1c4>)
 80019fa:	4293      	cmp	r3, r2
 80019fc:	d15f      	bne.n	8001abe <HAL_FDCAN_MspInit+0x1aa>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80019fe:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001a02:	f04f 0300 	mov.w	r3, #0
 8001a06:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_HSE;
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001a10:	f107 0318 	add.w	r3, r7, #24
 8001a14:	4618      	mov	r0, r3
 8001a16:	f004 ff83 	bl	8006920 <HAL_RCCEx_PeriphCLKConfig>
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d001      	beq.n	8001a24 <HAL_FDCAN_MspInit+0x110>
      Error_Handler();
 8001a20:	f7ff fe5a 	bl	80016d8 <Error_Handler>
    HAL_RCC_FDCAN_CLK_ENABLED++;
 8001a24:	4b29      	ldr	r3, [pc, #164]	@ (8001acc <HAL_FDCAN_MspInit+0x1b8>)
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	3301      	adds	r3, #1
 8001a2a:	4a28      	ldr	r2, [pc, #160]	@ (8001acc <HAL_FDCAN_MspInit+0x1b8>)
 8001a2c:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8001a2e:	4b27      	ldr	r3, [pc, #156]	@ (8001acc <HAL_FDCAN_MspInit+0x1b8>)
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	2b01      	cmp	r3, #1
 8001a34:	d10e      	bne.n	8001a54 <HAL_FDCAN_MspInit+0x140>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 8001a36:	4b26      	ldr	r3, [pc, #152]	@ (8001ad0 <HAL_FDCAN_MspInit+0x1bc>)
 8001a38:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8001a3c:	4a24      	ldr	r2, [pc, #144]	@ (8001ad0 <HAL_FDCAN_MspInit+0x1bc>)
 8001a3e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a42:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 8001a46:	4b22      	ldr	r3, [pc, #136]	@ (8001ad0 <HAL_FDCAN_MspInit+0x1bc>)
 8001a48:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8001a4c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a50:	60fb      	str	r3, [r7, #12]
 8001a52:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a54:	4b1e      	ldr	r3, [pc, #120]	@ (8001ad0 <HAL_FDCAN_MspInit+0x1bc>)
 8001a56:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a5a:	4a1d      	ldr	r2, [pc, #116]	@ (8001ad0 <HAL_FDCAN_MspInit+0x1bc>)
 8001a5c:	f043 0302 	orr.w	r3, r3, #2
 8001a60:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001a64:	4b1a      	ldr	r3, [pc, #104]	@ (8001ad0 <HAL_FDCAN_MspInit+0x1bc>)
 8001a66:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a6a:	f003 0302 	and.w	r3, r3, #2
 8001a6e:	60bb      	str	r3, [r7, #8]
 8001a70:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8001a72:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8001a76:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a7a:	2302      	movs	r3, #2
 8001a7c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a80:	2300      	movs	r3, #0
 8001a82:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a86:	2300      	movs	r3, #0
 8001a88:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 8001a8c:	2309      	movs	r3, #9
 8001a8e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a92:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001a96:	4619      	mov	r1, r3
 8001a98:	4810      	ldr	r0, [pc, #64]	@ (8001adc <HAL_FDCAN_MspInit+0x1c8>)
 8001a9a:	f003 fdc7 	bl	800562c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(FDCAN2_IT0_IRQn, 0, 0);
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	2100      	movs	r1, #0
 8001aa2:	2014      	movs	r0, #20
 8001aa4:	f002 fbd1 	bl	800424a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN2_IT0_IRQn);
 8001aa8:	2014      	movs	r0, #20
 8001aaa:	f002 fbe8 	bl	800427e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(FDCAN2_IT1_IRQn, 0, 0);
 8001aae:	2200      	movs	r2, #0
 8001ab0:	2100      	movs	r1, #0
 8001ab2:	2016      	movs	r0, #22
 8001ab4:	f002 fbc9 	bl	800424a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN2_IT1_IRQn);
 8001ab8:	2016      	movs	r0, #22
 8001aba:	f002 fbe0 	bl	800427e <HAL_NVIC_EnableIRQ>
}
 8001abe:	bf00      	nop
 8001ac0:	37e8      	adds	r7, #232	@ 0xe8
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	bd80      	pop	{r7, pc}
 8001ac6:	bf00      	nop
 8001ac8:	4000a000 	.word	0x4000a000
 8001acc:	240005ac 	.word	0x240005ac
 8001ad0:	58024400 	.word	0x58024400
 8001ad4:	58020c00 	.word	0x58020c00
 8001ad8:	4000a400 	.word	0x4000a400
 8001adc:	58020400 	.word	0x58020400

08001ae0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b084      	sub	sp, #16
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	4a19      	ldr	r2, [pc, #100]	@ (8001b54 <HAL_TIM_Base_MspInit+0x74>)
 8001aee:	4293      	cmp	r3, r2
 8001af0:	d10f      	bne.n	8001b12 <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001af2:	4b19      	ldr	r3, [pc, #100]	@ (8001b58 <HAL_TIM_Base_MspInit+0x78>)
 8001af4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001af8:	4a17      	ldr	r2, [pc, #92]	@ (8001b58 <HAL_TIM_Base_MspInit+0x78>)
 8001afa:	f043 0301 	orr.w	r3, r3, #1
 8001afe:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001b02:	4b15      	ldr	r3, [pc, #84]	@ (8001b58 <HAL_TIM_Base_MspInit+0x78>)
 8001b04:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001b08:	f003 0301 	and.w	r3, r3, #1
 8001b0c:	60fb      	str	r3, [r7, #12]
 8001b0e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 8001b10:	e01b      	b.n	8001b4a <HAL_TIM_Base_MspInit+0x6a>
  else if(htim_base->Instance==TIM16)
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	4a11      	ldr	r2, [pc, #68]	@ (8001b5c <HAL_TIM_Base_MspInit+0x7c>)
 8001b18:	4293      	cmp	r3, r2
 8001b1a:	d116      	bne.n	8001b4a <HAL_TIM_Base_MspInit+0x6a>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8001b1c:	4b0e      	ldr	r3, [pc, #56]	@ (8001b58 <HAL_TIM_Base_MspInit+0x78>)
 8001b1e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001b22:	4a0d      	ldr	r2, [pc, #52]	@ (8001b58 <HAL_TIM_Base_MspInit+0x78>)
 8001b24:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b28:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001b2c:	4b0a      	ldr	r3, [pc, #40]	@ (8001b58 <HAL_TIM_Base_MspInit+0x78>)
 8001b2e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001b32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b36:	60bb      	str	r3, [r7, #8]
 8001b38:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	2100      	movs	r1, #0
 8001b3e:	2075      	movs	r0, #117	@ 0x75
 8001b40:	f002 fb83 	bl	800424a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
 8001b44:	2075      	movs	r0, #117	@ 0x75
 8001b46:	f002 fb9a 	bl	800427e <HAL_NVIC_EnableIRQ>
}
 8001b4a:	bf00      	nop
 8001b4c:	3710      	adds	r7, #16
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bd80      	pop	{r7, pc}
 8001b52:	bf00      	nop
 8001b54:	40010000 	.word	0x40010000
 8001b58:	58024400 	.word	0x58024400
 8001b5c:	40014400 	.word	0x40014400

08001b60 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b088      	sub	sp, #32
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b68:	f107 030c 	add.w	r3, r7, #12
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	601a      	str	r2, [r3, #0]
 8001b70:	605a      	str	r2, [r3, #4]
 8001b72:	609a      	str	r2, [r3, #8]
 8001b74:	60da      	str	r2, [r3, #12]
 8001b76:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	4a13      	ldr	r2, [pc, #76]	@ (8001bcc <HAL_TIM_MspPostInit+0x6c>)
 8001b7e:	4293      	cmp	r3, r2
 8001b80:	d11f      	bne.n	8001bc2 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001b82:	4b13      	ldr	r3, [pc, #76]	@ (8001bd0 <HAL_TIM_MspPostInit+0x70>)
 8001b84:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001b88:	4a11      	ldr	r2, [pc, #68]	@ (8001bd0 <HAL_TIM_MspPostInit+0x70>)
 8001b8a:	f043 0310 	orr.w	r3, r3, #16
 8001b8e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001b92:	4b0f      	ldr	r3, [pc, #60]	@ (8001bd0 <HAL_TIM_MspPostInit+0x70>)
 8001b94:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001b98:	f003 0310 	and.w	r3, r3, #16
 8001b9c:	60bb      	str	r3, [r7, #8]
 8001b9e:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = PWM_FAN1_Pin|PWM_FAN2_Pin;
 8001ba0:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 8001ba4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ba6:	2302      	movs	r3, #2
 8001ba8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001baa:	2300      	movs	r3, #0
 8001bac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001bb2:	2301      	movs	r3, #1
 8001bb4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001bb6:	f107 030c 	add.w	r3, r7, #12
 8001bba:	4619      	mov	r1, r3
 8001bbc:	4805      	ldr	r0, [pc, #20]	@ (8001bd4 <HAL_TIM_MspPostInit+0x74>)
 8001bbe:	f003 fd35 	bl	800562c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001bc2:	bf00      	nop
 8001bc4:	3720      	adds	r7, #32
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bd80      	pop	{r7, pc}
 8001bca:	bf00      	nop
 8001bcc:	40010000 	.word	0x40010000
 8001bd0:	58024400 	.word	0x58024400
 8001bd4:	58021000 	.word	0x58021000

08001bd8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b0ba      	sub	sp, #232	@ 0xe8
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001be0:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001be4:	2200      	movs	r2, #0
 8001be6:	601a      	str	r2, [r3, #0]
 8001be8:	605a      	str	r2, [r3, #4]
 8001bea:	609a      	str	r2, [r3, #8]
 8001bec:	60da      	str	r2, [r3, #12]
 8001bee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001bf0:	f107 0318 	add.w	r3, r7, #24
 8001bf4:	22b8      	movs	r2, #184	@ 0xb8
 8001bf6:	2100      	movs	r1, #0
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	f009 feeb 	bl	800b9d4 <memset>
  if(huart->Instance==USART1)
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	4a4d      	ldr	r2, [pc, #308]	@ (8001d38 <HAL_UART_MspInit+0x160>)
 8001c04:	4293      	cmp	r3, r2
 8001c06:	d147      	bne.n	8001c98 <HAL_UART_MspInit+0xc0>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001c08:	f04f 0201 	mov.w	r2, #1
 8001c0c:	f04f 0300 	mov.w	r3, #0
 8001c10:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16910CLKSOURCE_D2PCLK2;
 8001c14:	2300      	movs	r3, #0
 8001c16:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001c1a:	f107 0318 	add.w	r3, r7, #24
 8001c1e:	4618      	mov	r0, r3
 8001c20:	f004 fe7e 	bl	8006920 <HAL_RCCEx_PeriphCLKConfig>
 8001c24:	4603      	mov	r3, r0
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d001      	beq.n	8001c2e <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8001c2a:	f7ff fd55 	bl	80016d8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001c2e:	4b43      	ldr	r3, [pc, #268]	@ (8001d3c <HAL_UART_MspInit+0x164>)
 8001c30:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001c34:	4a41      	ldr	r2, [pc, #260]	@ (8001d3c <HAL_UART_MspInit+0x164>)
 8001c36:	f043 0310 	orr.w	r3, r3, #16
 8001c3a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001c3e:	4b3f      	ldr	r3, [pc, #252]	@ (8001d3c <HAL_UART_MspInit+0x164>)
 8001c40:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001c44:	f003 0310 	and.w	r3, r3, #16
 8001c48:	617b      	str	r3, [r7, #20]
 8001c4a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c4c:	4b3b      	ldr	r3, [pc, #236]	@ (8001d3c <HAL_UART_MspInit+0x164>)
 8001c4e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001c52:	4a3a      	ldr	r2, [pc, #232]	@ (8001d3c <HAL_UART_MspInit+0x164>)
 8001c54:	f043 0301 	orr.w	r3, r3, #1
 8001c58:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001c5c:	4b37      	ldr	r3, [pc, #220]	@ (8001d3c <HAL_UART_MspInit+0x164>)
 8001c5e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001c62:	f003 0301 	and.w	r3, r3, #1
 8001c66:	613b      	str	r3, [r7, #16]
 8001c68:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = USART1_TX_GPS_Pin|USART1_RX_GPS_Pin;
 8001c6a:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001c6e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c72:	2302      	movs	r3, #2
 8001c74:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c78:	2300      	movs	r3, #0
 8001c7a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c7e:	2300      	movs	r3, #0
 8001c80:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001c84:	2307      	movs	r3, #7
 8001c86:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c8a:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001c8e:	4619      	mov	r1, r3
 8001c90:	482b      	ldr	r0, [pc, #172]	@ (8001d40 <HAL_UART_MspInit+0x168>)
 8001c92:	f003 fccb 	bl	800562c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001c96:	e04a      	b.n	8001d2e <HAL_UART_MspInit+0x156>
  else if(huart->Instance==USART2)
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	4a29      	ldr	r2, [pc, #164]	@ (8001d44 <HAL_UART_MspInit+0x16c>)
 8001c9e:	4293      	cmp	r3, r2
 8001ca0:	d145      	bne.n	8001d2e <HAL_UART_MspInit+0x156>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001ca2:	f04f 0202 	mov.w	r2, #2
 8001ca6:	f04f 0300 	mov.w	r3, #0
 8001caa:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001cb4:	f107 0318 	add.w	r3, r7, #24
 8001cb8:	4618      	mov	r0, r3
 8001cba:	f004 fe31 	bl	8006920 <HAL_RCCEx_PeriphCLKConfig>
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d001      	beq.n	8001cc8 <HAL_UART_MspInit+0xf0>
      Error_Handler();
 8001cc4:	f7ff fd08 	bl	80016d8 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001cc8:	4b1c      	ldr	r3, [pc, #112]	@ (8001d3c <HAL_UART_MspInit+0x164>)
 8001cca:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001cce:	4a1b      	ldr	r2, [pc, #108]	@ (8001d3c <HAL_UART_MspInit+0x164>)
 8001cd0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001cd4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001cd8:	4b18      	ldr	r3, [pc, #96]	@ (8001d3c <HAL_UART_MspInit+0x164>)
 8001cda:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001cde:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ce2:	60fb      	str	r3, [r7, #12]
 8001ce4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ce6:	4b15      	ldr	r3, [pc, #84]	@ (8001d3c <HAL_UART_MspInit+0x164>)
 8001ce8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001cec:	4a13      	ldr	r2, [pc, #76]	@ (8001d3c <HAL_UART_MspInit+0x164>)
 8001cee:	f043 0301 	orr.w	r3, r3, #1
 8001cf2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001cf6:	4b11      	ldr	r3, [pc, #68]	@ (8001d3c <HAL_UART_MspInit+0x164>)
 8001cf8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001cfc:	f003 0301 	and.w	r3, r3, #1
 8001d00:	60bb      	str	r3, [r7, #8]
 8001d02:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001d04:	230c      	movs	r3, #12
 8001d06:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d0a:	2302      	movs	r3, #2
 8001d0c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d10:	2300      	movs	r3, #0
 8001d12:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d16:	2300      	movs	r3, #0
 8001d18:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001d1c:	2307      	movs	r3, #7
 8001d1e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d22:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001d26:	4619      	mov	r1, r3
 8001d28:	4805      	ldr	r0, [pc, #20]	@ (8001d40 <HAL_UART_MspInit+0x168>)
 8001d2a:	f003 fc7f 	bl	800562c <HAL_GPIO_Init>
}
 8001d2e:	bf00      	nop
 8001d30:	37e8      	adds	r7, #232	@ 0xe8
 8001d32:	46bd      	mov	sp, r7
 8001d34:	bd80      	pop	{r7, pc}
 8001d36:	bf00      	nop
 8001d38:	40011000 	.word	0x40011000
 8001d3c:	58024400 	.word	0x58024400
 8001d40:	58020000 	.word	0x58020000
 8001d44:	40004400 	.word	0x40004400

08001d48 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d48:	b480      	push	{r7}
 8001d4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001d4c:	bf00      	nop
 8001d4e:	e7fd      	b.n	8001d4c <NMI_Handler+0x4>

08001d50 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d50:	b480      	push	{r7}
 8001d52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d54:	bf00      	nop
 8001d56:	e7fd      	b.n	8001d54 <HardFault_Handler+0x4>

08001d58 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d5c:	bf00      	nop
 8001d5e:	e7fd      	b.n	8001d5c <MemManage_Handler+0x4>

08001d60 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d60:	b480      	push	{r7}
 8001d62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d64:	bf00      	nop
 8001d66:	e7fd      	b.n	8001d64 <BusFault_Handler+0x4>

08001d68 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d68:	b480      	push	{r7}
 8001d6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d6c:	bf00      	nop
 8001d6e:	e7fd      	b.n	8001d6c <UsageFault_Handler+0x4>

08001d70 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d70:	b480      	push	{r7}
 8001d72:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d74:	bf00      	nop
 8001d76:	46bd      	mov	sp, r7
 8001d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7c:	4770      	bx	lr

08001d7e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d7e:	b480      	push	{r7}
 8001d80:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d82:	bf00      	nop
 8001d84:	46bd      	mov	sp, r7
 8001d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8a:	4770      	bx	lr

08001d8c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d8c:	b480      	push	{r7}
 8001d8e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d90:	bf00      	nop
 8001d92:	46bd      	mov	sp, r7
 8001d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d98:	4770      	bx	lr

08001d9a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d9a:	b580      	push	{r7, lr}
 8001d9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d9e:	f000 f975 	bl	800208c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001da2:	bf00      	nop
 8001da4:	bd80      	pop	{r7, pc}
	...

08001da8 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8001dac:	4802      	ldr	r0, [pc, #8]	@ (8001db8 <FDCAN1_IT0_IRQHandler+0x10>)
 8001dae:	f002 ff41 	bl	8004c34 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 8001db2:	bf00      	nop
 8001db4:	bd80      	pop	{r7, pc}
 8001db6:	bf00      	nop
 8001db8:	24000178 	.word	0x24000178

08001dbc <FDCAN2_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN2 interrupt 0.
  */
void FDCAN2_IT0_IRQHandler(void)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 0 */

  /* USER CODE END FDCAN2_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan2);
 8001dc0:	4802      	ldr	r0, [pc, #8]	@ (8001dcc <FDCAN2_IT0_IRQHandler+0x10>)
 8001dc2:	f002 ff37 	bl	8004c34 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 1 */

  /* USER CODE END FDCAN2_IT0_IRQn 1 */
}
 8001dc6:	bf00      	nop
 8001dc8:	bd80      	pop	{r7, pc}
 8001dca:	bf00      	nop
 8001dcc:	24000218 	.word	0x24000218

08001dd0 <FDCAN2_IT1_IRQHandler>:

/**
  * @brief This function handles FDCAN2 interrupt 1.
  */
void FDCAN2_IT1_IRQHandler(void)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN2_IT1_IRQn 0 */

  /* USER CODE END FDCAN2_IT1_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan2);
 8001dd4:	4802      	ldr	r0, [pc, #8]	@ (8001de0 <FDCAN2_IT1_IRQHandler+0x10>)
 8001dd6:	f002 ff2d 	bl	8004c34 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN2_IT1_IRQn 1 */

  /* USER CODE END FDCAN2_IT1_IRQn 1 */
}
 8001dda:	bf00      	nop
 8001ddc:	bd80      	pop	{r7, pc}
 8001dde:	bf00      	nop
 8001de0:	24000218 	.word	0x24000218

08001de4 <TIM16_IRQHandler>:

/**
  * @brief This function handles TIM16 global interrupt.
  */
void TIM16_IRQHandler(void)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM16_IRQn 0 */

  /* USER CODE END TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8001de8:	4802      	ldr	r0, [pc, #8]	@ (8001df4 <TIM16_IRQHandler+0x10>)
 8001dea:	f007 fabe 	bl	800936a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM16_IRQn 1 */

  /* USER CODE END TIM16_IRQn 1 */
}
 8001dee:	bf00      	nop
 8001df0:	bd80      	pop	{r7, pc}
 8001df2:	bf00      	nop
 8001df4:	24000304 	.word	0x24000304

08001df8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b086      	sub	sp, #24
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001e00:	4a14      	ldr	r2, [pc, #80]	@ (8001e54 <_sbrk+0x5c>)
 8001e02:	4b15      	ldr	r3, [pc, #84]	@ (8001e58 <_sbrk+0x60>)
 8001e04:	1ad3      	subs	r3, r2, r3
 8001e06:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e08:	697b      	ldr	r3, [r7, #20]
 8001e0a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e0c:	4b13      	ldr	r3, [pc, #76]	@ (8001e5c <_sbrk+0x64>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d102      	bne.n	8001e1a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e14:	4b11      	ldr	r3, [pc, #68]	@ (8001e5c <_sbrk+0x64>)
 8001e16:	4a12      	ldr	r2, [pc, #72]	@ (8001e60 <_sbrk+0x68>)
 8001e18:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e1a:	4b10      	ldr	r3, [pc, #64]	@ (8001e5c <_sbrk+0x64>)
 8001e1c:	681a      	ldr	r2, [r3, #0]
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	4413      	add	r3, r2
 8001e22:	693a      	ldr	r2, [r7, #16]
 8001e24:	429a      	cmp	r2, r3
 8001e26:	d207      	bcs.n	8001e38 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001e28:	f009 fddc 	bl	800b9e4 <__errno>
 8001e2c:	4603      	mov	r3, r0
 8001e2e:	220c      	movs	r2, #12
 8001e30:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001e32:	f04f 33ff 	mov.w	r3, #4294967295
 8001e36:	e009      	b.n	8001e4c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001e38:	4b08      	ldr	r3, [pc, #32]	@ (8001e5c <_sbrk+0x64>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001e3e:	4b07      	ldr	r3, [pc, #28]	@ (8001e5c <_sbrk+0x64>)
 8001e40:	681a      	ldr	r2, [r3, #0]
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	4413      	add	r3, r2
 8001e46:	4a05      	ldr	r2, [pc, #20]	@ (8001e5c <_sbrk+0x64>)
 8001e48:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001e4a:	68fb      	ldr	r3, [r7, #12]
}
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	3718      	adds	r7, #24
 8001e50:	46bd      	mov	sp, r7
 8001e52:	bd80      	pop	{r7, pc}
 8001e54:	24050000 	.word	0x24050000
 8001e58:	00000400 	.word	0x00000400
 8001e5c:	240005b0 	.word	0x240005b0
 8001e60:	24000700 	.word	0x24000700

08001e64 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001e64:	b480      	push	{r7}
 8001e66:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001e68:	4b32      	ldr	r3, [pc, #200]	@ (8001f34 <SystemInit+0xd0>)
 8001e6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e6e:	4a31      	ldr	r2, [pc, #196]	@ (8001f34 <SystemInit+0xd0>)
 8001e70:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001e74:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001e78:	4b2f      	ldr	r3, [pc, #188]	@ (8001f38 <SystemInit+0xd4>)
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	f003 030f 	and.w	r3, r3, #15
 8001e80:	2b06      	cmp	r3, #6
 8001e82:	d807      	bhi.n	8001e94 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001e84:	4b2c      	ldr	r3, [pc, #176]	@ (8001f38 <SystemInit+0xd4>)
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	f023 030f 	bic.w	r3, r3, #15
 8001e8c:	4a2a      	ldr	r2, [pc, #168]	@ (8001f38 <SystemInit+0xd4>)
 8001e8e:	f043 0307 	orr.w	r3, r3, #7
 8001e92:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001e94:	4b29      	ldr	r3, [pc, #164]	@ (8001f3c <SystemInit+0xd8>)
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	4a28      	ldr	r2, [pc, #160]	@ (8001f3c <SystemInit+0xd8>)
 8001e9a:	f043 0301 	orr.w	r3, r3, #1
 8001e9e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001ea0:	4b26      	ldr	r3, [pc, #152]	@ (8001f3c <SystemInit+0xd8>)
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8001ea6:	4b25      	ldr	r3, [pc, #148]	@ (8001f3c <SystemInit+0xd8>)
 8001ea8:	681a      	ldr	r2, [r3, #0]
 8001eaa:	4924      	ldr	r1, [pc, #144]	@ (8001f3c <SystemInit+0xd8>)
 8001eac:	4b24      	ldr	r3, [pc, #144]	@ (8001f40 <SystemInit+0xdc>)
 8001eae:	4013      	ands	r3, r2
 8001eb0:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001eb2:	4b21      	ldr	r3, [pc, #132]	@ (8001f38 <SystemInit+0xd4>)
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f003 0308 	and.w	r3, r3, #8
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d007      	beq.n	8001ece <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001ebe:	4b1e      	ldr	r3, [pc, #120]	@ (8001f38 <SystemInit+0xd4>)
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	f023 030f 	bic.w	r3, r3, #15
 8001ec6:	4a1c      	ldr	r2, [pc, #112]	@ (8001f38 <SystemInit+0xd4>)
 8001ec8:	f043 0307 	orr.w	r3, r3, #7
 8001ecc:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8001ece:	4b1b      	ldr	r3, [pc, #108]	@ (8001f3c <SystemInit+0xd8>)
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001ed4:	4b19      	ldr	r3, [pc, #100]	@ (8001f3c <SystemInit+0xd8>)
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8001eda:	4b18      	ldr	r3, [pc, #96]	@ (8001f3c <SystemInit+0xd8>)
 8001edc:	2200      	movs	r2, #0
 8001ede:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001ee0:	4b16      	ldr	r3, [pc, #88]	@ (8001f3c <SystemInit+0xd8>)
 8001ee2:	4a18      	ldr	r2, [pc, #96]	@ (8001f44 <SystemInit+0xe0>)
 8001ee4:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8001ee6:	4b15      	ldr	r3, [pc, #84]	@ (8001f3c <SystemInit+0xd8>)
 8001ee8:	4a17      	ldr	r2, [pc, #92]	@ (8001f48 <SystemInit+0xe4>)
 8001eea:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001eec:	4b13      	ldr	r3, [pc, #76]	@ (8001f3c <SystemInit+0xd8>)
 8001eee:	4a17      	ldr	r2, [pc, #92]	@ (8001f4c <SystemInit+0xe8>)
 8001ef0:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8001ef2:	4b12      	ldr	r3, [pc, #72]	@ (8001f3c <SystemInit+0xd8>)
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001ef8:	4b10      	ldr	r3, [pc, #64]	@ (8001f3c <SystemInit+0xd8>)
 8001efa:	4a14      	ldr	r2, [pc, #80]	@ (8001f4c <SystemInit+0xe8>)
 8001efc:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8001efe:	4b0f      	ldr	r3, [pc, #60]	@ (8001f3c <SystemInit+0xd8>)
 8001f00:	2200      	movs	r2, #0
 8001f02:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001f04:	4b0d      	ldr	r3, [pc, #52]	@ (8001f3c <SystemInit+0xd8>)
 8001f06:	4a11      	ldr	r2, [pc, #68]	@ (8001f4c <SystemInit+0xe8>)
 8001f08:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001f0a:	4b0c      	ldr	r3, [pc, #48]	@ (8001f3c <SystemInit+0xd8>)
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001f10:	4b0a      	ldr	r3, [pc, #40]	@ (8001f3c <SystemInit+0xd8>)
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	4a09      	ldr	r2, [pc, #36]	@ (8001f3c <SystemInit+0xd8>)
 8001f16:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001f1a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001f1c:	4b07      	ldr	r3, [pc, #28]	@ (8001f3c <SystemInit+0xd8>)
 8001f1e:	2200      	movs	r2, #0
 8001f20:	661a      	str	r2, [r3, #96]	@ 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001f22:	4b0b      	ldr	r3, [pc, #44]	@ (8001f50 <SystemInit+0xec>)
 8001f24:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8001f28:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8001f2a:	bf00      	nop
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f32:	4770      	bx	lr
 8001f34:	e000ed00 	.word	0xe000ed00
 8001f38:	52002000 	.word	0x52002000
 8001f3c:	58024400 	.word	0x58024400
 8001f40:	eaf6ed7f 	.word	0xeaf6ed7f
 8001f44:	02020200 	.word	0x02020200
 8001f48:	01ff0000 	.word	0x01ff0000
 8001f4c:	01010280 	.word	0x01010280
 8001f50:	52004000 	.word	0x52004000

08001f54 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001f54:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001f8c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001f58:	f7ff ff84 	bl	8001e64 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001f5c:	480c      	ldr	r0, [pc, #48]	@ (8001f90 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001f5e:	490d      	ldr	r1, [pc, #52]	@ (8001f94 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001f60:	4a0d      	ldr	r2, [pc, #52]	@ (8001f98 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001f62:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f64:	e002      	b.n	8001f6c <LoopCopyDataInit>

08001f66 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f66:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f68:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f6a:	3304      	adds	r3, #4

08001f6c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f6c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f6e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f70:	d3f9      	bcc.n	8001f66 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f72:	4a0a      	ldr	r2, [pc, #40]	@ (8001f9c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001f74:	4c0a      	ldr	r4, [pc, #40]	@ (8001fa0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001f76:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f78:	e001      	b.n	8001f7e <LoopFillZerobss>

08001f7a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f7a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f7c:	3204      	adds	r2, #4

08001f7e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f7e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f80:	d3fb      	bcc.n	8001f7a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001f82:	f009 fd35 	bl	800b9f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001f86:	f7fe fb93 	bl	80006b0 <main>
  bx  lr
 8001f8a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001f8c:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 8001f90:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001f94:	24000070 	.word	0x24000070
  ldr r2, =_sidata
 8001f98:	0800c630 	.word	0x0800c630
  ldr r2, =_sbss
 8001f9c:	24000070 	.word	0x24000070
  ldr r4, =_ebss
 8001fa0:	24000700 	.word	0x24000700

08001fa4 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001fa4:	e7fe      	b.n	8001fa4 <ADC3_IRQHandler>
	...

08001fa8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b082      	sub	sp, #8
 8001fac:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001fae:	2003      	movs	r0, #3
 8001fb0:	f002 f940 	bl	8004234 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001fb4:	f004 fade 	bl	8006574 <HAL_RCC_GetSysClockFreq>
 8001fb8:	4602      	mov	r2, r0
 8001fba:	4b15      	ldr	r3, [pc, #84]	@ (8002010 <HAL_Init+0x68>)
 8001fbc:	699b      	ldr	r3, [r3, #24]
 8001fbe:	0a1b      	lsrs	r3, r3, #8
 8001fc0:	f003 030f 	and.w	r3, r3, #15
 8001fc4:	4913      	ldr	r1, [pc, #76]	@ (8002014 <HAL_Init+0x6c>)
 8001fc6:	5ccb      	ldrb	r3, [r1, r3]
 8001fc8:	f003 031f 	and.w	r3, r3, #31
 8001fcc:	fa22 f303 	lsr.w	r3, r2, r3
 8001fd0:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001fd2:	4b0f      	ldr	r3, [pc, #60]	@ (8002010 <HAL_Init+0x68>)
 8001fd4:	699b      	ldr	r3, [r3, #24]
 8001fd6:	f003 030f 	and.w	r3, r3, #15
 8001fda:	4a0e      	ldr	r2, [pc, #56]	@ (8002014 <HAL_Init+0x6c>)
 8001fdc:	5cd3      	ldrb	r3, [r2, r3]
 8001fde:	f003 031f 	and.w	r3, r3, #31
 8001fe2:	687a      	ldr	r2, [r7, #4]
 8001fe4:	fa22 f303 	lsr.w	r3, r2, r3
 8001fe8:	4a0b      	ldr	r2, [pc, #44]	@ (8002018 <HAL_Init+0x70>)
 8001fea:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001fec:	4a0b      	ldr	r2, [pc, #44]	@ (800201c <HAL_Init+0x74>)
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001ff2:	200f      	movs	r0, #15
 8001ff4:	f000 f814 	bl	8002020 <HAL_InitTick>
 8001ff8:	4603      	mov	r3, r0
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d001      	beq.n	8002002 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001ffe:	2301      	movs	r3, #1
 8002000:	e002      	b.n	8002008 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8002002:	f7ff fb6f 	bl	80016e4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002006:	2300      	movs	r3, #0
}
 8002008:	4618      	mov	r0, r3
 800200a:	3708      	adds	r7, #8
 800200c:	46bd      	mov	sp, r7
 800200e:	bd80      	pop	{r7, pc}
 8002010:	58024400 	.word	0x58024400
 8002014:	0800c5a4 	.word	0x0800c5a4
 8002018:	24000014 	.word	0x24000014
 800201c:	24000010 	.word	0x24000010

08002020 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b082      	sub	sp, #8
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8002028:	4b15      	ldr	r3, [pc, #84]	@ (8002080 <HAL_InitTick+0x60>)
 800202a:	781b      	ldrb	r3, [r3, #0]
 800202c:	2b00      	cmp	r3, #0
 800202e:	d101      	bne.n	8002034 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8002030:	2301      	movs	r3, #1
 8002032:	e021      	b.n	8002078 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8002034:	4b13      	ldr	r3, [pc, #76]	@ (8002084 <HAL_InitTick+0x64>)
 8002036:	681a      	ldr	r2, [r3, #0]
 8002038:	4b11      	ldr	r3, [pc, #68]	@ (8002080 <HAL_InitTick+0x60>)
 800203a:	781b      	ldrb	r3, [r3, #0]
 800203c:	4619      	mov	r1, r3
 800203e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002042:	fbb3 f3f1 	udiv	r3, r3, r1
 8002046:	fbb2 f3f3 	udiv	r3, r2, r3
 800204a:	4618      	mov	r0, r3
 800204c:	f002 f925 	bl	800429a <HAL_SYSTICK_Config>
 8002050:	4603      	mov	r3, r0
 8002052:	2b00      	cmp	r3, #0
 8002054:	d001      	beq.n	800205a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8002056:	2301      	movs	r3, #1
 8002058:	e00e      	b.n	8002078 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	2b0f      	cmp	r3, #15
 800205e:	d80a      	bhi.n	8002076 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002060:	2200      	movs	r2, #0
 8002062:	6879      	ldr	r1, [r7, #4]
 8002064:	f04f 30ff 	mov.w	r0, #4294967295
 8002068:	f002 f8ef 	bl	800424a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800206c:	4a06      	ldr	r2, [pc, #24]	@ (8002088 <HAL_InitTick+0x68>)
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002072:	2300      	movs	r3, #0
 8002074:	e000      	b.n	8002078 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8002076:	2301      	movs	r3, #1
}
 8002078:	4618      	mov	r0, r3
 800207a:	3708      	adds	r7, #8
 800207c:	46bd      	mov	sp, r7
 800207e:	bd80      	pop	{r7, pc}
 8002080:	2400001c 	.word	0x2400001c
 8002084:	24000010 	.word	0x24000010
 8002088:	24000018 	.word	0x24000018

0800208c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800208c:	b480      	push	{r7}
 800208e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002090:	4b06      	ldr	r3, [pc, #24]	@ (80020ac <HAL_IncTick+0x20>)
 8002092:	781b      	ldrb	r3, [r3, #0]
 8002094:	461a      	mov	r2, r3
 8002096:	4b06      	ldr	r3, [pc, #24]	@ (80020b0 <HAL_IncTick+0x24>)
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	4413      	add	r3, r2
 800209c:	4a04      	ldr	r2, [pc, #16]	@ (80020b0 <HAL_IncTick+0x24>)
 800209e:	6013      	str	r3, [r2, #0]
}
 80020a0:	bf00      	nop
 80020a2:	46bd      	mov	sp, r7
 80020a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a8:	4770      	bx	lr
 80020aa:	bf00      	nop
 80020ac:	2400001c 	.word	0x2400001c
 80020b0:	240005b4 	.word	0x240005b4

080020b4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80020b4:	b480      	push	{r7}
 80020b6:	af00      	add	r7, sp, #0
  return uwTick;
 80020b8:	4b03      	ldr	r3, [pc, #12]	@ (80020c8 <HAL_GetTick+0x14>)
 80020ba:	681b      	ldr	r3, [r3, #0]
}
 80020bc:	4618      	mov	r0, r3
 80020be:	46bd      	mov	sp, r7
 80020c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c4:	4770      	bx	lr
 80020c6:	bf00      	nop
 80020c8:	240005b4 	.word	0x240005b4

080020cc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b084      	sub	sp, #16
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80020d4:	f7ff ffee 	bl	80020b4 <HAL_GetTick>
 80020d8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020e4:	d005      	beq.n	80020f2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80020e6:	4b0a      	ldr	r3, [pc, #40]	@ (8002110 <HAL_Delay+0x44>)
 80020e8:	781b      	ldrb	r3, [r3, #0]
 80020ea:	461a      	mov	r2, r3
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	4413      	add	r3, r2
 80020f0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80020f2:	bf00      	nop
 80020f4:	f7ff ffde 	bl	80020b4 <HAL_GetTick>
 80020f8:	4602      	mov	r2, r0
 80020fa:	68bb      	ldr	r3, [r7, #8]
 80020fc:	1ad3      	subs	r3, r2, r3
 80020fe:	68fa      	ldr	r2, [r7, #12]
 8002100:	429a      	cmp	r2, r3
 8002102:	d8f7      	bhi.n	80020f4 <HAL_Delay+0x28>
  {
  }
}
 8002104:	bf00      	nop
 8002106:	bf00      	nop
 8002108:	3710      	adds	r7, #16
 800210a:	46bd      	mov	sp, r7
 800210c:	bd80      	pop	{r7, pc}
 800210e:	bf00      	nop
 8002110:	2400001c 	.word	0x2400001c

08002114 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002114:	b480      	push	{r7}
 8002116:	b083      	sub	sp, #12
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
 800211c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	689b      	ldr	r3, [r3, #8]
 8002122:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002126:	683b      	ldr	r3, [r7, #0]
 8002128:	431a      	orrs	r2, r3
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	609a      	str	r2, [r3, #8]
}
 800212e:	bf00      	nop
 8002130:	370c      	adds	r7, #12
 8002132:	46bd      	mov	sp, r7
 8002134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002138:	4770      	bx	lr

0800213a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800213a:	b480      	push	{r7}
 800213c:	b083      	sub	sp, #12
 800213e:	af00      	add	r7, sp, #0
 8002140:	6078      	str	r0, [r7, #4]
 8002142:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	689b      	ldr	r3, [r3, #8]
 8002148:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 800214c:	683b      	ldr	r3, [r7, #0]
 800214e:	431a      	orrs	r2, r3
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	609a      	str	r2, [r3, #8]
}
 8002154:	bf00      	nop
 8002156:	370c      	adds	r7, #12
 8002158:	46bd      	mov	sp, r7
 800215a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215e:	4770      	bx	lr

08002160 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002160:	b480      	push	{r7}
 8002162:	b083      	sub	sp, #12
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	689b      	ldr	r3, [r3, #8]
 800216c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002170:	4618      	mov	r0, r3
 8002172:	370c      	adds	r7, #12
 8002174:	46bd      	mov	sp, r7
 8002176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217a:	4770      	bx	lr

0800217c <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800217c:	b480      	push	{r7}
 800217e:	b087      	sub	sp, #28
 8002180:	af00      	add	r7, sp, #0
 8002182:	60f8      	str	r0, [r7, #12]
 8002184:	60b9      	str	r1, [r7, #8]
 8002186:	607a      	str	r2, [r7, #4]
 8002188:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	3360      	adds	r3, #96	@ 0x60
 800218e:	461a      	mov	r2, r3
 8002190:	68bb      	ldr	r3, [r7, #8]
 8002192:	009b      	lsls	r3, r3, #2
 8002194:	4413      	add	r3, r2
 8002196:	617b      	str	r3, [r7, #20]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	4a10      	ldr	r2, [pc, #64]	@ (80021dc <LL_ADC_SetOffset+0x60>)
 800219c:	4293      	cmp	r3, r2
 800219e:	d10b      	bne.n	80021b8 <LL_ADC_SetOffset+0x3c>
  {
    MODIFY_REG(*preg,
 80021a0:	697b      	ldr	r3, [r7, #20]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80021aa:	683b      	ldr	r3, [r7, #0]
 80021ac:	4313      	orrs	r3, r2
 80021ae:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80021b2:	697b      	ldr	r3, [r7, #20]
 80021b4:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 80021b6:	e00b      	b.n	80021d0 <LL_ADC_SetOffset+0x54>
    MODIFY_REG(*preg,
 80021b8:	697b      	ldr	r3, [r7, #20]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 80021c6:	683b      	ldr	r3, [r7, #0]
 80021c8:	430b      	orrs	r3, r1
 80021ca:	431a      	orrs	r2, r3
 80021cc:	697b      	ldr	r3, [r7, #20]
 80021ce:	601a      	str	r2, [r3, #0]
}
 80021d0:	bf00      	nop
 80021d2:	371c      	adds	r7, #28
 80021d4:	46bd      	mov	sp, r7
 80021d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021da:	4770      	bx	lr
 80021dc:	58026000 	.word	0x58026000

080021e0 <LL_ADC_GetOffsetChannel>:
  *         (1, 2) For ADC channel read back from ADC register,
  *                comparison with internal channel parameter to be done
  *                using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80021e0:	b480      	push	{r7}
 80021e2:	b085      	sub	sp, #20
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
 80021e8:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	3360      	adds	r3, #96	@ 0x60
 80021ee:	461a      	mov	r2, r3
 80021f0:	683b      	ldr	r3, [r7, #0]
 80021f2:	009b      	lsls	r3, r3, #2
 80021f4:	4413      	add	r3, r2
 80021f6:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002200:	4618      	mov	r0, r3
 8002202:	3714      	adds	r7, #20
 8002204:	46bd      	mov	sp, r7
 8002206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220a:	4770      	bx	lr

0800220c <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 800220c:	b480      	push	{r7}
 800220e:	b085      	sub	sp, #20
 8002210:	af00      	add	r7, sp, #0
 8002212:	60f8      	str	r0, [r7, #12]
 8002214:	60b9      	str	r1, [r7, #8]
 8002216:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	691b      	ldr	r3, [r3, #16]
 800221c:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 8002220:	68bb      	ldr	r3, [r7, #8]
 8002222:	f003 031f 	and.w	r3, r3, #31
 8002226:	6879      	ldr	r1, [r7, #4]
 8002228:	fa01 f303 	lsl.w	r3, r1, r3
 800222c:	431a      	orrs	r2, r3
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	611a      	str	r2, [r3, #16]
}
 8002232:	bf00      	nop
 8002234:	3714      	adds	r7, #20
 8002236:	46bd      	mov	sp, r7
 8002238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223c:	4770      	bx	lr
	...

08002240 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8002240:	b480      	push	{r7}
 8002242:	b087      	sub	sp, #28
 8002244:	af00      	add	r7, sp, #0
 8002246:	60f8      	str	r0, [r7, #12]
 8002248:	60b9      	str	r1, [r7, #8]
 800224a:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	4a0c      	ldr	r2, [pc, #48]	@ (8002280 <LL_ADC_SetOffsetSignedSaturation+0x40>)
 8002250:	4293      	cmp	r3, r2
 8002252:	d00e      	beq.n	8002272 <LL_ADC_SetOffsetSignedSaturation+0x32>
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	3360      	adds	r3, #96	@ 0x60
 8002258:	461a      	mov	r2, r3
 800225a:	68bb      	ldr	r3, [r7, #8]
 800225c:	009b      	lsls	r3, r3, #2
 800225e:	4413      	add	r3, r2
 8002260:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8002262:	697b      	ldr	r3, [r7, #20]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	431a      	orrs	r2, r3
 800226e:	697b      	ldr	r3, [r7, #20]
 8002270:	601a      	str	r2, [r3, #0]
  }
}
 8002272:	bf00      	nop
 8002274:	371c      	adds	r7, #28
 8002276:	46bd      	mov	sp, r7
 8002278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227c:	4770      	bx	lr
 800227e:	bf00      	nop
 8002280:	58026000 	.word	0x58026000

08002284 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8002284:	b480      	push	{r7}
 8002286:	b087      	sub	sp, #28
 8002288:	af00      	add	r7, sp, #0
 800228a:	60f8      	str	r0, [r7, #12]
 800228c:	60b9      	str	r1, [r7, #8]
 800228e:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	4a0c      	ldr	r2, [pc, #48]	@ (80022c4 <LL_ADC_SetOffsetSaturation+0x40>)
 8002294:	4293      	cmp	r3, r2
 8002296:	d10e      	bne.n	80022b6 <LL_ADC_SetOffsetSaturation+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	3360      	adds	r3, #96	@ 0x60
 800229c:	461a      	mov	r2, r3
 800229e:	68bb      	ldr	r3, [r7, #8]
 80022a0:	009b      	lsls	r3, r3, #2
 80022a2:	4413      	add	r3, r2
 80022a4:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 80022a6:	697b      	ldr	r3, [r7, #20]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	431a      	orrs	r2, r3
 80022b2:	697b      	ldr	r3, [r7, #20]
 80022b4:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_SATEN,
               OffsetSaturation);
  }
}
 80022b6:	bf00      	nop
 80022b8:	371c      	adds	r7, #28
 80022ba:	46bd      	mov	sp, r7
 80022bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c0:	4770      	bx	lr
 80022c2:	bf00      	nop
 80022c4:	58026000 	.word	0x58026000

080022c8 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80022c8:	b480      	push	{r7}
 80022ca:	b087      	sub	sp, #28
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	60f8      	str	r0, [r7, #12]
 80022d0:	60b9      	str	r1, [r7, #8]
 80022d2:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	4a0c      	ldr	r2, [pc, #48]	@ (8002308 <LL_ADC_SetOffsetSign+0x40>)
 80022d8:	4293      	cmp	r3, r2
 80022da:	d10e      	bne.n	80022fa <LL_ADC_SetOffsetSign+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	3360      	adds	r3, #96	@ 0x60
 80022e0:	461a      	mov	r2, r3
 80022e2:	68bb      	ldr	r3, [r7, #8]
 80022e4:	009b      	lsls	r3, r3, #2
 80022e6:	4413      	add	r3, r2
 80022e8:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 80022ea:	697b      	ldr	r3, [r7, #20]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	431a      	orrs	r2, r3
 80022f6:	697b      	ldr	r3, [r7, #20]
 80022f8:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_OFFSETPOS,
               OffsetSign);
  }
}
 80022fa:	bf00      	nop
 80022fc:	371c      	adds	r7, #28
 80022fe:	46bd      	mov	sp, r7
 8002300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002304:	4770      	bx	lr
 8002306:	bf00      	nop
 8002308:	58026000 	.word	0x58026000

0800230c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800230c:	b480      	push	{r7}
 800230e:	b087      	sub	sp, #28
 8002310:	af00      	add	r7, sp, #0
 8002312:	60f8      	str	r0, [r7, #12]
 8002314:	60b9      	str	r1, [r7, #8]
 8002316:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	3360      	adds	r3, #96	@ 0x60
 800231c:	461a      	mov	r2, r3
 800231e:	68bb      	ldr	r3, [r7, #8]
 8002320:	009b      	lsls	r3, r3, #2
 8002322:	4413      	add	r3, r2
 8002324:	617b      	str	r3, [r7, #20]
  if (ADCx == ADC3)
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	4a0c      	ldr	r2, [pc, #48]	@ (800235c <LL_ADC_SetOffsetState+0x50>)
 800232a:	4293      	cmp	r3, r2
 800232c:	d108      	bne.n	8002340 <LL_ADC_SetOffsetState+0x34>
  {
    MODIFY_REG(*preg,
 800232e:	697b      	ldr	r3, [r7, #20]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	431a      	orrs	r2, r3
 800233a:	697b      	ldr	r3, [r7, #20]
 800233c:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_SSATE,
               OffsetState);
  }
}
 800233e:	e007      	b.n	8002350 <LL_ADC_SetOffsetState+0x44>
    MODIFY_REG(*preg,
 8002340:	697b      	ldr	r3, [r7, #20]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	431a      	orrs	r2, r3
 800234c:	697b      	ldr	r3, [r7, #20]
 800234e:	601a      	str	r2, [r3, #0]
}
 8002350:	bf00      	nop
 8002352:	371c      	adds	r7, #28
 8002354:	46bd      	mov	sp, r7
 8002356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235a:	4770      	bx	lr
 800235c:	58026000 	.word	0x58026000

08002360 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8002360:	b480      	push	{r7}
 8002362:	b083      	sub	sp, #12
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	68db      	ldr	r3, [r3, #12]
 800236c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002370:	2b00      	cmp	r3, #0
 8002372:	d101      	bne.n	8002378 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002374:	2301      	movs	r3, #1
 8002376:	e000      	b.n	800237a <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002378:	2300      	movs	r3, #0
}
 800237a:	4618      	mov	r0, r3
 800237c:	370c      	adds	r7, #12
 800237e:	46bd      	mov	sp, r7
 8002380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002384:	4770      	bx	lr

08002386 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002386:	b480      	push	{r7}
 8002388:	b087      	sub	sp, #28
 800238a:	af00      	add	r7, sp, #0
 800238c:	60f8      	str	r0, [r7, #12]
 800238e:	60b9      	str	r1, [r7, #8]
 8002390:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	3330      	adds	r3, #48	@ 0x30
 8002396:	461a      	mov	r2, r3
 8002398:	68bb      	ldr	r3, [r7, #8]
 800239a:	0a1b      	lsrs	r3, r3, #8
 800239c:	009b      	lsls	r3, r3, #2
 800239e:	f003 030c 	and.w	r3, r3, #12
 80023a2:	4413      	add	r3, r2
 80023a4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80023a6:	697b      	ldr	r3, [r7, #20]
 80023a8:	681a      	ldr	r2, [r3, #0]
 80023aa:	68bb      	ldr	r3, [r7, #8]
 80023ac:	f003 031f 	and.w	r3, r3, #31
 80023b0:	211f      	movs	r1, #31
 80023b2:	fa01 f303 	lsl.w	r3, r1, r3
 80023b6:	43db      	mvns	r3, r3
 80023b8:	401a      	ands	r2, r3
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	0e9b      	lsrs	r3, r3, #26
 80023be:	f003 011f 	and.w	r1, r3, #31
 80023c2:	68bb      	ldr	r3, [r7, #8]
 80023c4:	f003 031f 	and.w	r3, r3, #31
 80023c8:	fa01 f303 	lsl.w	r3, r1, r3
 80023cc:	431a      	orrs	r2, r3
 80023ce:	697b      	ldr	r3, [r7, #20]
 80023d0:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80023d2:	bf00      	nop
 80023d4:	371c      	adds	r7, #28
 80023d6:	46bd      	mov	sp, r7
 80023d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023dc:	4770      	bx	lr

080023de <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80023de:	b480      	push	{r7}
 80023e0:	b087      	sub	sp, #28
 80023e2:	af00      	add	r7, sp, #0
 80023e4:	60f8      	str	r0, [r7, #12]
 80023e6:	60b9      	str	r1, [r7, #8]
 80023e8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	3314      	adds	r3, #20
 80023ee:	461a      	mov	r2, r3
 80023f0:	68bb      	ldr	r3, [r7, #8]
 80023f2:	0e5b      	lsrs	r3, r3, #25
 80023f4:	009b      	lsls	r3, r3, #2
 80023f6:	f003 0304 	and.w	r3, r3, #4
 80023fa:	4413      	add	r3, r2
 80023fc:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80023fe:	697b      	ldr	r3, [r7, #20]
 8002400:	681a      	ldr	r2, [r3, #0]
 8002402:	68bb      	ldr	r3, [r7, #8]
 8002404:	0d1b      	lsrs	r3, r3, #20
 8002406:	f003 031f 	and.w	r3, r3, #31
 800240a:	2107      	movs	r1, #7
 800240c:	fa01 f303 	lsl.w	r3, r1, r3
 8002410:	43db      	mvns	r3, r3
 8002412:	401a      	ands	r2, r3
 8002414:	68bb      	ldr	r3, [r7, #8]
 8002416:	0d1b      	lsrs	r3, r3, #20
 8002418:	f003 031f 	and.w	r3, r3, #31
 800241c:	6879      	ldr	r1, [r7, #4]
 800241e:	fa01 f303 	lsl.w	r3, r1, r3
 8002422:	431a      	orrs	r2, r3
 8002424:	697b      	ldr	r3, [r7, #20]
 8002426:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002428:	bf00      	nop
 800242a:	371c      	adds	r7, #28
 800242c:	46bd      	mov	sp, r7
 800242e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002432:	4770      	bx	lr

08002434 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002434:	b480      	push	{r7}
 8002436:	b085      	sub	sp, #20
 8002438:	af00      	add	r7, sp, #0
 800243a:	60f8      	str	r0, [r7, #12]
 800243c:	60b9      	str	r1, [r7, #8]
 800243e:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  if (ADCx == ADC3)
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	4a1a      	ldr	r2, [pc, #104]	@ (80024ac <LL_ADC_SetChannelSingleDiff+0x78>)
 8002444:	4293      	cmp	r3, r2
 8002446:	d115      	bne.n	8002474 <LL_ADC_SetChannelSingleDiff+0x40>
  {
    MODIFY_REG(ADCx->LTR2_DIFSEL,
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800244e:	68bb      	ldr	r3, [r7, #8]
 8002450:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002454:	43db      	mvns	r3, r3
 8002456:	401a      	ands	r2, r3
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	f003 0318 	and.w	r3, r3, #24
 800245e:	4914      	ldr	r1, [pc, #80]	@ (80024b0 <LL_ADC_SetChannelSingleDiff+0x7c>)
 8002460:	40d9      	lsrs	r1, r3
 8002462:	68bb      	ldr	r3, [r7, #8]
 8002464:	400b      	ands	r3, r1
 8002466:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800246a:	431a      	orrs	r2, r3
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 8002472:	e014      	b.n	800249e <LL_ADC_SetChannelSingleDiff+0x6a>
    MODIFY_REG(ADCx->DIFSEL_RES12,
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 800247a:	68bb      	ldr	r3, [r7, #8]
 800247c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002480:	43db      	mvns	r3, r3
 8002482:	401a      	ands	r2, r3
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	f003 0318 	and.w	r3, r3, #24
 800248a:	4909      	ldr	r1, [pc, #36]	@ (80024b0 <LL_ADC_SetChannelSingleDiff+0x7c>)
 800248c:	40d9      	lsrs	r1, r3
 800248e:	68bb      	ldr	r3, [r7, #8]
 8002490:	400b      	ands	r3, r1
 8002492:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002496:	431a      	orrs	r2, r3
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
}
 800249e:	bf00      	nop
 80024a0:	3714      	adds	r7, #20
 80024a2:	46bd      	mov	sp, r7
 80024a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a8:	4770      	bx	lr
 80024aa:	bf00      	nop
 80024ac:	58026000 	.word	0x58026000
 80024b0:	000fffff 	.word	0x000fffff

080024b4 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80024b4:	b480      	push	{r7}
 80024b6:	b083      	sub	sp, #12
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	689b      	ldr	r3, [r3, #8]
 80024c0:	f003 031f 	and.w	r3, r3, #31
}
 80024c4:	4618      	mov	r0, r3
 80024c6:	370c      	adds	r7, #12
 80024c8:	46bd      	mov	sp, r7
 80024ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ce:	4770      	bx	lr

080024d0 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80024d0:	b480      	push	{r7}
 80024d2:	b083      	sub	sp, #12
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	689b      	ldr	r3, [r3, #8]
 80024dc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
}
 80024e0:	4618      	mov	r0, r3
 80024e2:	370c      	adds	r7, #12
 80024e4:	46bd      	mov	sp, r7
 80024e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ea:	4770      	bx	lr

080024ec <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80024ec:	b480      	push	{r7}
 80024ee:	b083      	sub	sp, #12
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	689a      	ldr	r2, [r3, #8]
 80024f8:	4b04      	ldr	r3, [pc, #16]	@ (800250c <LL_ADC_DisableDeepPowerDown+0x20>)
 80024fa:	4013      	ands	r3, r2
 80024fc:	687a      	ldr	r2, [r7, #4]
 80024fe:	6093      	str	r3, [r2, #8]
}
 8002500:	bf00      	nop
 8002502:	370c      	adds	r7, #12
 8002504:	46bd      	mov	sp, r7
 8002506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250a:	4770      	bx	lr
 800250c:	5fffffc0 	.word	0x5fffffc0

08002510 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8002510:	b480      	push	{r7}
 8002512:	b083      	sub	sp, #12
 8002514:	af00      	add	r7, sp, #0
 8002516:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	689b      	ldr	r3, [r3, #8]
 800251c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002520:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002524:	d101      	bne.n	800252a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002526:	2301      	movs	r3, #1
 8002528:	e000      	b.n	800252c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800252a:	2300      	movs	r3, #0
}
 800252c:	4618      	mov	r0, r3
 800252e:	370c      	adds	r7, #12
 8002530:	46bd      	mov	sp, r7
 8002532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002536:	4770      	bx	lr

08002538 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002538:	b480      	push	{r7}
 800253a:	b083      	sub	sp, #12
 800253c:	af00      	add	r7, sp, #0
 800253e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	689a      	ldr	r2, [r3, #8]
 8002544:	4b05      	ldr	r3, [pc, #20]	@ (800255c <LL_ADC_EnableInternalRegulator+0x24>)
 8002546:	4013      	ands	r3, r2
 8002548:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002550:	bf00      	nop
 8002552:	370c      	adds	r7, #12
 8002554:	46bd      	mov	sp, r7
 8002556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255a:	4770      	bx	lr
 800255c:	6fffffc0 	.word	0x6fffffc0

08002560 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8002560:	b480      	push	{r7}
 8002562:	b083      	sub	sp, #12
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	689b      	ldr	r3, [r3, #8]
 800256c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002570:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002574:	d101      	bne.n	800257a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002576:	2301      	movs	r3, #1
 8002578:	e000      	b.n	800257c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800257a:	2300      	movs	r3, #0
}
 800257c:	4618      	mov	r0, r3
 800257e:	370c      	adds	r7, #12
 8002580:	46bd      	mov	sp, r7
 8002582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002586:	4770      	bx	lr

08002588 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002588:	b480      	push	{r7}
 800258a:	b083      	sub	sp, #12
 800258c:	af00      	add	r7, sp, #0
 800258e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	689a      	ldr	r2, [r3, #8]
 8002594:	4b05      	ldr	r3, [pc, #20]	@ (80025ac <LL_ADC_Enable+0x24>)
 8002596:	4013      	ands	r3, r2
 8002598:	f043 0201 	orr.w	r2, r3, #1
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80025a0:	bf00      	nop
 80025a2:	370c      	adds	r7, #12
 80025a4:	46bd      	mov	sp, r7
 80025a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025aa:	4770      	bx	lr
 80025ac:	7fffffc0 	.word	0x7fffffc0

080025b0 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80025b0:	b480      	push	{r7}
 80025b2:	b083      	sub	sp, #12
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	689a      	ldr	r2, [r3, #8]
 80025bc:	4b05      	ldr	r3, [pc, #20]	@ (80025d4 <LL_ADC_Disable+0x24>)
 80025be:	4013      	ands	r3, r2
 80025c0:	f043 0202 	orr.w	r2, r3, #2
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80025c8:	bf00      	nop
 80025ca:	370c      	adds	r7, #12
 80025cc:	46bd      	mov	sp, r7
 80025ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d2:	4770      	bx	lr
 80025d4:	7fffffc0 	.word	0x7fffffc0

080025d8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80025d8:	b480      	push	{r7}
 80025da:	b083      	sub	sp, #12
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	689b      	ldr	r3, [r3, #8]
 80025e4:	f003 0301 	and.w	r3, r3, #1
 80025e8:	2b01      	cmp	r3, #1
 80025ea:	d101      	bne.n	80025f0 <LL_ADC_IsEnabled+0x18>
 80025ec:	2301      	movs	r3, #1
 80025ee:	e000      	b.n	80025f2 <LL_ADC_IsEnabled+0x1a>
 80025f0:	2300      	movs	r3, #0
}
 80025f2:	4618      	mov	r0, r3
 80025f4:	370c      	adds	r7, #12
 80025f6:	46bd      	mov	sp, r7
 80025f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fc:	4770      	bx	lr

080025fe <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 80025fe:	b480      	push	{r7}
 8002600:	b083      	sub	sp, #12
 8002602:	af00      	add	r7, sp, #0
 8002604:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	689b      	ldr	r3, [r3, #8]
 800260a:	f003 0302 	and.w	r3, r3, #2
 800260e:	2b02      	cmp	r3, #2
 8002610:	d101      	bne.n	8002616 <LL_ADC_IsDisableOngoing+0x18>
 8002612:	2301      	movs	r3, #1
 8002614:	e000      	b.n	8002618 <LL_ADC_IsDisableOngoing+0x1a>
 8002616:	2300      	movs	r3, #0
}
 8002618:	4618      	mov	r0, r3
 800261a:	370c      	adds	r7, #12
 800261c:	46bd      	mov	sp, r7
 800261e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002622:	4770      	bx	lr

08002624 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002624:	b480      	push	{r7}
 8002626:	b083      	sub	sp, #12
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	689a      	ldr	r2, [r3, #8]
 8002630:	4b05      	ldr	r3, [pc, #20]	@ (8002648 <LL_ADC_REG_StartConversion+0x24>)
 8002632:	4013      	ands	r3, r2
 8002634:	f043 0204 	orr.w	r2, r3, #4
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800263c:	bf00      	nop
 800263e:	370c      	adds	r7, #12
 8002640:	46bd      	mov	sp, r7
 8002642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002646:	4770      	bx	lr
 8002648:	7fffffc0 	.word	0x7fffffc0

0800264c <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 800264c:	b480      	push	{r7}
 800264e:	b083      	sub	sp, #12
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	689a      	ldr	r2, [r3, #8]
 8002658:	4b05      	ldr	r3, [pc, #20]	@ (8002670 <LL_ADC_REG_StopConversion+0x24>)
 800265a:	4013      	ands	r3, r2
 800265c:	f043 0210 	orr.w	r2, r3, #16
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8002664:	bf00      	nop
 8002666:	370c      	adds	r7, #12
 8002668:	46bd      	mov	sp, r7
 800266a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266e:	4770      	bx	lr
 8002670:	7fffffc0 	.word	0x7fffffc0

08002674 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002674:	b480      	push	{r7}
 8002676:	b083      	sub	sp, #12
 8002678:	af00      	add	r7, sp, #0
 800267a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	689b      	ldr	r3, [r3, #8]
 8002680:	f003 0304 	and.w	r3, r3, #4
 8002684:	2b04      	cmp	r3, #4
 8002686:	d101      	bne.n	800268c <LL_ADC_REG_IsConversionOngoing+0x18>
 8002688:	2301      	movs	r3, #1
 800268a:	e000      	b.n	800268e <LL_ADC_REG_IsConversionOngoing+0x1a>
 800268c:	2300      	movs	r3, #0
}
 800268e:	4618      	mov	r0, r3
 8002690:	370c      	adds	r7, #12
 8002692:	46bd      	mov	sp, r7
 8002694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002698:	4770      	bx	lr
	...

0800269c <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 800269c:	b480      	push	{r7}
 800269e:	b083      	sub	sp, #12
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	689a      	ldr	r2, [r3, #8]
 80026a8:	4b05      	ldr	r3, [pc, #20]	@ (80026c0 <LL_ADC_INJ_StopConversion+0x24>)
 80026aa:	4013      	ands	r3, r2
 80026ac:	f043 0220 	orr.w	r2, r3, #32
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 80026b4:	bf00      	nop
 80026b6:	370c      	adds	r7, #12
 80026b8:	46bd      	mov	sp, r7
 80026ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026be:	4770      	bx	lr
 80026c0:	7fffffc0 	.word	0x7fffffc0

080026c4 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80026c4:	b480      	push	{r7}
 80026c6:	b083      	sub	sp, #12
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	689b      	ldr	r3, [r3, #8]
 80026d0:	f003 0308 	and.w	r3, r3, #8
 80026d4:	2b08      	cmp	r3, #8
 80026d6:	d101      	bne.n	80026dc <LL_ADC_INJ_IsConversionOngoing+0x18>
 80026d8:	2301      	movs	r3, #1
 80026da:	e000      	b.n	80026de <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80026dc:	2300      	movs	r3, #0
}
 80026de:	4618      	mov	r0, r3
 80026e0:	370c      	adds	r7, #12
 80026e2:	46bd      	mov	sp, r7
 80026e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e8:	4770      	bx	lr
	...

080026ec <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80026ec:	b590      	push	{r4, r7, lr}
 80026ee:	b089      	sub	sp, #36	@ 0x24
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80026f4:	2300      	movs	r3, #0
 80026f6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80026f8:	2300      	movs	r3, #0
 80026fa:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d101      	bne.n	8002706 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002702:	2301      	movs	r3, #1
 8002704:	e1ee      	b.n	8002ae4 <HAL_ADC_Init+0x3f8>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	691b      	ldr	r3, [r3, #16]
 800270a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002710:	2b00      	cmp	r3, #0
 8002712:	d109      	bne.n	8002728 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002714:	6878      	ldr	r0, [r7, #4]
 8002716:	f7fe ffff 	bl	8001718 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	2200      	movs	r2, #0
 800271e:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	2200      	movs	r2, #0
 8002724:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	4618      	mov	r0, r3
 800272e:	f7ff feef 	bl	8002510 <LL_ADC_IsDeepPowerDownEnabled>
 8002732:	4603      	mov	r3, r0
 8002734:	2b00      	cmp	r3, #0
 8002736:	d004      	beq.n	8002742 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	4618      	mov	r0, r3
 800273e:	f7ff fed5 	bl	80024ec <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	4618      	mov	r0, r3
 8002748:	f7ff ff0a 	bl	8002560 <LL_ADC_IsInternalRegulatorEnabled>
 800274c:	4603      	mov	r3, r0
 800274e:	2b00      	cmp	r3, #0
 8002750:	d114      	bne.n	800277c <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	4618      	mov	r0, r3
 8002758:	f7ff feee 	bl	8002538 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800275c:	4b8e      	ldr	r3, [pc, #568]	@ (8002998 <HAL_ADC_Init+0x2ac>)
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	099b      	lsrs	r3, r3, #6
 8002762:	4a8e      	ldr	r2, [pc, #568]	@ (800299c <HAL_ADC_Init+0x2b0>)
 8002764:	fba2 2303 	umull	r2, r3, r2, r3
 8002768:	099b      	lsrs	r3, r3, #6
 800276a:	3301      	adds	r3, #1
 800276c:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800276e:	e002      	b.n	8002776 <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8002770:	68bb      	ldr	r3, [r7, #8]
 8002772:	3b01      	subs	r3, #1
 8002774:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002776:	68bb      	ldr	r3, [r7, #8]
 8002778:	2b00      	cmp	r3, #0
 800277a:	d1f9      	bne.n	8002770 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	4618      	mov	r0, r3
 8002782:	f7ff feed 	bl	8002560 <LL_ADC_IsInternalRegulatorEnabled>
 8002786:	4603      	mov	r3, r0
 8002788:	2b00      	cmp	r3, #0
 800278a:	d10d      	bne.n	80027a8 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002790:	f043 0210 	orr.w	r2, r3, #16
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800279c:	f043 0201 	orr.w	r2, r3, #1
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	665a      	str	r2, [r3, #100]	@ 0x64

    tmp_hal_status = HAL_ERROR;
 80027a4:	2301      	movs	r3, #1
 80027a6:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	4618      	mov	r0, r3
 80027ae:	f7ff ff61 	bl	8002674 <LL_ADC_REG_IsConversionOngoing>
 80027b2:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80027b8:	f003 0310 	and.w	r3, r3, #16
 80027bc:	2b00      	cmp	r3, #0
 80027be:	f040 8188 	bne.w	8002ad2 <HAL_ADC_Init+0x3e6>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80027c2:	697b      	ldr	r3, [r7, #20]
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	f040 8184 	bne.w	8002ad2 <HAL_ADC_Init+0x3e6>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80027ce:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80027d2:	f043 0202 	orr.w	r2, r3, #2
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	4618      	mov	r0, r3
 80027e0:	f7ff fefa 	bl	80025d8 <LL_ADC_IsEnabled>
 80027e4:	4603      	mov	r3, r0
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d136      	bne.n	8002858 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	4a6c      	ldr	r2, [pc, #432]	@ (80029a0 <HAL_ADC_Init+0x2b4>)
 80027f0:	4293      	cmp	r3, r2
 80027f2:	d004      	beq.n	80027fe <HAL_ADC_Init+0x112>
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	4a6a      	ldr	r2, [pc, #424]	@ (80029a4 <HAL_ADC_Init+0x2b8>)
 80027fa:	4293      	cmp	r3, r2
 80027fc:	d10e      	bne.n	800281c <HAL_ADC_Init+0x130>
 80027fe:	4868      	ldr	r0, [pc, #416]	@ (80029a0 <HAL_ADC_Init+0x2b4>)
 8002800:	f7ff feea 	bl	80025d8 <LL_ADC_IsEnabled>
 8002804:	4604      	mov	r4, r0
 8002806:	4867      	ldr	r0, [pc, #412]	@ (80029a4 <HAL_ADC_Init+0x2b8>)
 8002808:	f7ff fee6 	bl	80025d8 <LL_ADC_IsEnabled>
 800280c:	4603      	mov	r3, r0
 800280e:	4323      	orrs	r3, r4
 8002810:	2b00      	cmp	r3, #0
 8002812:	bf0c      	ite	eq
 8002814:	2301      	moveq	r3, #1
 8002816:	2300      	movne	r3, #0
 8002818:	b2db      	uxtb	r3, r3
 800281a:	e008      	b.n	800282e <HAL_ADC_Init+0x142>
 800281c:	4862      	ldr	r0, [pc, #392]	@ (80029a8 <HAL_ADC_Init+0x2bc>)
 800281e:	f7ff fedb 	bl	80025d8 <LL_ADC_IsEnabled>
 8002822:	4603      	mov	r3, r0
 8002824:	2b00      	cmp	r3, #0
 8002826:	bf0c      	ite	eq
 8002828:	2301      	moveq	r3, #1
 800282a:	2300      	movne	r3, #0
 800282c:	b2db      	uxtb	r3, r3
 800282e:	2b00      	cmp	r3, #0
 8002830:	d012      	beq.n	8002858 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	4a5a      	ldr	r2, [pc, #360]	@ (80029a0 <HAL_ADC_Init+0x2b4>)
 8002838:	4293      	cmp	r3, r2
 800283a:	d004      	beq.n	8002846 <HAL_ADC_Init+0x15a>
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	4a58      	ldr	r2, [pc, #352]	@ (80029a4 <HAL_ADC_Init+0x2b8>)
 8002842:	4293      	cmp	r3, r2
 8002844:	d101      	bne.n	800284a <HAL_ADC_Init+0x15e>
 8002846:	4a59      	ldr	r2, [pc, #356]	@ (80029ac <HAL_ADC_Init+0x2c0>)
 8002848:	e000      	b.n	800284c <HAL_ADC_Init+0x160>
 800284a:	4a59      	ldr	r2, [pc, #356]	@ (80029b0 <HAL_ADC_Init+0x2c4>)
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	685b      	ldr	r3, [r3, #4]
 8002850:	4619      	mov	r1, r3
 8002852:	4610      	mov	r0, r2
 8002854:	f7ff fc5e 	bl	8002114 <LL_ADC_SetCommonClock>
                hadc->Init.Overrun                                                    |
                hadc->Init.Resolution                                                 |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));

#elif defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	4a52      	ldr	r2, [pc, #328]	@ (80029a8 <HAL_ADC_Init+0x2bc>)
 800285e:	4293      	cmp	r3, r2
 8002860:	d129      	bne.n	80028b6 <HAL_ADC_Init+0x1ca>
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	7e5b      	ldrb	r3, [r3, #25]
 8002866:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                     |
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 800286c:	431a      	orrs	r2, r3
                  hadc->Init.DataAlign                                                   |
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	68db      	ldr	r3, [r3, #12]
                  hadc->Init.Overrun                                                     |
 8002872:	431a      	orrs	r2, r3
                  ((__LL_ADC12_RESOLUTION_TO_ADC3(hadc->Init.Resolution)  & (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)) << 1UL)                                                   |
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	689b      	ldr	r3, [r3, #8]
 8002878:	2b08      	cmp	r3, #8
 800287a:	d013      	beq.n	80028a4 <HAL_ADC_Init+0x1b8>
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	689b      	ldr	r3, [r3, #8]
 8002880:	2b0c      	cmp	r3, #12
 8002882:	d00d      	beq.n	80028a0 <HAL_ADC_Init+0x1b4>
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	689b      	ldr	r3, [r3, #8]
 8002888:	2b1c      	cmp	r3, #28
 800288a:	d007      	beq.n	800289c <HAL_ADC_Init+0x1b0>
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	689b      	ldr	r3, [r3, #8]
 8002890:	2b18      	cmp	r3, #24
 8002892:	d101      	bne.n	8002898 <HAL_ADC_Init+0x1ac>
 8002894:	2318      	movs	r3, #24
 8002896:	e006      	b.n	80028a6 <HAL_ADC_Init+0x1ba>
 8002898:	2300      	movs	r3, #0
 800289a:	e004      	b.n	80028a6 <HAL_ADC_Init+0x1ba>
 800289c:	2310      	movs	r3, #16
 800289e:	e002      	b.n	80028a6 <HAL_ADC_Init+0x1ba>
 80028a0:	2308      	movs	r3, #8
 80028a2:	e000      	b.n	80028a6 <HAL_ADC_Init+0x1ba>
 80028a4:	2300      	movs	r3, #0
                  hadc->Init.DataAlign                                                   |
 80028a6:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	f893 3020 	ldrb.w	r3, [r3, #32]
 80028ae:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 80028b0:	4313      	orrs	r3, r2
 80028b2:	61bb      	str	r3, [r7, #24]
 80028b4:	e00e      	b.n	80028d4 <HAL_ADC_Init+0x1e8>
    }
    else
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	7e5b      	ldrb	r3, [r3, #25]
 80028ba:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80028c0:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 80028c6:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	f893 3020 	ldrb.w	r3, [r3, #32]
 80028ce:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80028d0:	4313      	orrs	r3, r2
 80028d2:	61bb      	str	r3, [r7, #24]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80028da:	2b01      	cmp	r3, #1
 80028dc:	d106      	bne.n	80028ec <HAL_ADC_Init+0x200>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028e2:	3b01      	subs	r3, #1
 80028e4:	045b      	lsls	r3, r3, #17
 80028e6:	69ba      	ldr	r2, [r7, #24]
 80028e8:	4313      	orrs	r3, r2
 80028ea:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d009      	beq.n	8002908 <HAL_ADC_Init+0x21c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028f8:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002900:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002902:	69ba      	ldr	r2, [r7, #24]
 8002904:	4313      	orrs	r3, r2
 8002906:	61bb      	str	r3, [r7, #24]
                 );
    }


#if defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	4a26      	ldr	r2, [pc, #152]	@ (80029a8 <HAL_ADC_Init+0x2bc>)
 800290e:	4293      	cmp	r3, r2
 8002910:	d115      	bne.n	800293e <HAL_ADC_Init+0x252>
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC3_CFGR_FIELDS_1, tmpCFGR);
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	68da      	ldr	r2, [r3, #12]
 8002918:	4b26      	ldr	r3, [pc, #152]	@ (80029b4 <HAL_ADC_Init+0x2c8>)
 800291a:	4013      	ands	r3, r2
 800291c:	687a      	ldr	r2, [r7, #4]
 800291e:	6812      	ldr	r2, [r2, #0]
 8002920:	69b9      	ldr	r1, [r7, #24]
 8002922:	430b      	orrs	r3, r1
 8002924:	60d3      	str	r3, [r2, #12]
      /* Configuration of sampling mode */
      MODIFY_REG(hadc->Instance->CFGR2, ADC3_CFGR2_BULB | ADC3_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	691b      	ldr	r3, [r3, #16]
 800292c:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	430a      	orrs	r2, r1
 800293a:	611a      	str	r2, [r3, #16]
 800293c:	e009      	b.n	8002952 <HAL_ADC_Init+0x266>
    }
    else
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	68da      	ldr	r2, [r3, #12]
 8002944:	4b1c      	ldr	r3, [pc, #112]	@ (80029b8 <HAL_ADC_Init+0x2cc>)
 8002946:	4013      	ands	r3, r2
 8002948:	687a      	ldr	r2, [r7, #4]
 800294a:	6812      	ldr	r2, [r2, #0]
 800294c:	69b9      	ldr	r1, [r7, #24]
 800294e:	430b      	orrs	r3, r1
 8002950:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	4618      	mov	r0, r3
 8002958:	f7ff fe8c 	bl	8002674 <LL_ADC_REG_IsConversionOngoing>
 800295c:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	4618      	mov	r0, r3
 8002964:	f7ff feae 	bl	80026c4 <LL_ADC_INJ_IsConversionOngoing>
 8002968:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800296a:	693b      	ldr	r3, [r7, #16]
 800296c:	2b00      	cmp	r3, #0
 800296e:	f040 808e 	bne.w	8002a8e <HAL_ADC_Init+0x3a2>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	2b00      	cmp	r3, #0
 8002976:	f040 808a 	bne.w	8002a8e <HAL_ADC_Init+0x3a2>
       )
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	4a0a      	ldr	r2, [pc, #40]	@ (80029a8 <HAL_ADC_Init+0x2bc>)
 8002980:	4293      	cmp	r3, r2
 8002982:	d11b      	bne.n	80029bc <HAL_ADC_Init+0x2d0>
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	7e1b      	ldrb	r3, [r3, #24]
 8002988:	039a      	lsls	r2, r3, #14
                    ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002990:	005b      	lsls	r3, r3, #1
        tmpCFGR = (
 8002992:	4313      	orrs	r3, r2
 8002994:	61bb      	str	r3, [r7, #24]
 8002996:	e018      	b.n	80029ca <HAL_ADC_Init+0x2de>
 8002998:	24000010 	.word	0x24000010
 800299c:	053e2d63 	.word	0x053e2d63
 80029a0:	40022000 	.word	0x40022000
 80029a4:	40022100 	.word	0x40022100
 80029a8:	58026000 	.word	0x58026000
 80029ac:	40022300 	.word	0x40022300
 80029b0:	58026300 	.word	0x58026300
 80029b4:	fff04007 	.word	0xfff04007
 80029b8:	fff0c003 	.word	0xfff0c003
      }
      else
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	7e1b      	ldrb	r3, [r3, #24]
 80029c0:	039a      	lsls	r2, r3, #14
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        tmpCFGR = (
 80029c6:	4313      	orrs	r3, r2
 80029c8:	61bb      	str	r3, [r7, #24]
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	68da      	ldr	r2, [r3, #12]
 80029d0:	4b46      	ldr	r3, [pc, #280]	@ (8002aec <HAL_ADC_Init+0x400>)
 80029d2:	4013      	ands	r3, r2
 80029d4:	687a      	ldr	r2, [r7, #4]
 80029d6:	6812      	ldr	r2, [r2, #0]
 80029d8:	69b9      	ldr	r1, [r7, #24]
 80029da:	430b      	orrs	r3, r1
 80029dc:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80029e4:	2b01      	cmp	r3, #1
 80029e6:	d137      	bne.n	8002a58 <HAL_ADC_Init+0x36c>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029ec:	2b00      	cmp	r3, #0
          /* Multi trigger is not applicable to software-triggered conversions */
          assert_param((hadc->Init.Oversampling.TriggeredMode == ADC_TRIGGEREDMODE_SINGLE_TRIGGER));
        }

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	4a3f      	ldr	r2, [pc, #252]	@ (8002af0 <HAL_ADC_Init+0x404>)
 80029f4:	4293      	cmp	r3, r2
 80029f6:	d116      	bne.n	8002a26 <HAL_ADC_Init+0x33a>
          /* Configuration of Oversampler:                                      */
          /*  - Oversampling Ratio                                              */
          /*  - Right bit shift                                                 */
          /*  - Triggered mode                                                  */
          /*  - Oversampling mode (continued/resumed)                           */
          MODIFY_REG(hadc->Instance->CFGR2,
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	691a      	ldr	r2, [r3, #16]
 80029fe:	4b3d      	ldr	r3, [pc, #244]	@ (8002af4 <HAL_ADC_Init+0x408>)
 8002a00:	4013      	ands	r3, r2
 8002a02:	687a      	ldr	r2, [r7, #4]
 8002a04:	6c91      	ldr	r1, [r2, #72]	@ 0x48
 8002a06:	687a      	ldr	r2, [r7, #4]
 8002a08:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002a0a:	4311      	orrs	r1, r2
 8002a0c:	687a      	ldr	r2, [r7, #4]
 8002a0e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002a10:	4311      	orrs	r1, r2
 8002a12:	687a      	ldr	r2, [r7, #4]
 8002a14:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8002a16:	430a      	orrs	r2, r1
 8002a18:	431a      	orrs	r2, r3
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	f042 0201 	orr.w	r2, r2, #1
 8002a22:	611a      	str	r2, [r3, #16]
 8002a24:	e020      	b.n	8002a68 <HAL_ADC_Init+0x37c>
          /*  - Oversampling Ratio                                               */
          /*  - Right bit shift                                                  */
          /*  - Left bit shift                                                   */
          /*  - Triggered mode                                                   */
          /*  - Oversampling mode (continued/resumed)                            */
          MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	691a      	ldr	r2, [r3, #16]
 8002a2c:	4b32      	ldr	r3, [pc, #200]	@ (8002af8 <HAL_ADC_Init+0x40c>)
 8002a2e:	4013      	ands	r3, r2
 8002a30:	687a      	ldr	r2, [r7, #4]
 8002a32:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002a34:	3a01      	subs	r2, #1
 8002a36:	0411      	lsls	r1, r2, #16
 8002a38:	687a      	ldr	r2, [r7, #4]
 8002a3a:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002a3c:	4311      	orrs	r1, r2
 8002a3e:	687a      	ldr	r2, [r7, #4]
 8002a40:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002a42:	4311      	orrs	r1, r2
 8002a44:	687a      	ldr	r2, [r7, #4]
 8002a46:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8002a48:	430a      	orrs	r2, r1
 8002a4a:	431a      	orrs	r2, r3
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f042 0201 	orr.w	r2, r2, #1
 8002a54:	611a      	str	r2, [r3, #16]
 8002a56:	e007      	b.n	8002a68 <HAL_ADC_Init+0x37c>

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	691a      	ldr	r2, [r3, #16]
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f022 0201 	bic.w	r2, r2, #1
 8002a66:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	691b      	ldr	r3, [r3, #16]
 8002a6e:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	430a      	orrs	r2, r1
 8002a7c:	611a      	str	r2, [r3, #16]
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	4a1b      	ldr	r2, [pc, #108]	@ (8002af0 <HAL_ADC_Init+0x404>)
 8002a84:	4293      	cmp	r3, r2
 8002a86:	d002      	beq.n	8002a8e <HAL_ADC_Init+0x3a2>
      {
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
 8002a88:	6878      	ldr	r0, [r7, #4]
 8002a8a:	f001 f90d 	bl	8003ca8 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	691b      	ldr	r3, [r3, #16]
 8002a92:	2b01      	cmp	r3, #1
 8002a94:	d10c      	bne.n	8002ab0 <HAL_ADC_Init+0x3c4>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a9c:	f023 010f 	bic.w	r1, r3, #15
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	69db      	ldr	r3, [r3, #28]
 8002aa4:	1e5a      	subs	r2, r3, #1
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	430a      	orrs	r2, r1
 8002aac:	631a      	str	r2, [r3, #48]	@ 0x30
 8002aae:	e007      	b.n	8002ac0 <HAL_ADC_Init+0x3d4>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	f022 020f 	bic.w	r2, r2, #15
 8002abe:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ac4:	f023 0303 	bic.w	r3, r3, #3
 8002ac8:	f043 0201 	orr.w	r2, r3, #1
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	661a      	str	r2, [r3, #96]	@ 0x60
 8002ad0:	e007      	b.n	8002ae2 <HAL_ADC_Init+0x3f6>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ad6:	f043 0210 	orr.w	r2, r3, #16
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8002ade:	2301      	movs	r3, #1
 8002ae0:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002ae2:	7ffb      	ldrb	r3, [r7, #31]
}
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	3724      	adds	r7, #36	@ 0x24
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	bd90      	pop	{r4, r7, pc}
 8002aec:	ffffbffc 	.word	0xffffbffc
 8002af0:	58026000 	.word	0x58026000
 8002af4:	fc00f81f 	.word	0xfc00f81f
 8002af8:	fc00f81e 	.word	0xfc00f81e

08002afc <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002afc:	b580      	push	{r7, lr}
 8002afe:	b086      	sub	sp, #24
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	4a5c      	ldr	r2, [pc, #368]	@ (8002c7c <HAL_ADC_Start+0x180>)
 8002b0a:	4293      	cmp	r3, r2
 8002b0c:	d004      	beq.n	8002b18 <HAL_ADC_Start+0x1c>
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	4a5b      	ldr	r2, [pc, #364]	@ (8002c80 <HAL_ADC_Start+0x184>)
 8002b14:	4293      	cmp	r3, r2
 8002b16:	d101      	bne.n	8002b1c <HAL_ADC_Start+0x20>
 8002b18:	4b5a      	ldr	r3, [pc, #360]	@ (8002c84 <HAL_ADC_Start+0x188>)
 8002b1a:	e000      	b.n	8002b1e <HAL_ADC_Start+0x22>
 8002b1c:	4b5a      	ldr	r3, [pc, #360]	@ (8002c88 <HAL_ADC_Start+0x18c>)
 8002b1e:	4618      	mov	r0, r3
 8002b20:	f7ff fcc8 	bl	80024b4 <LL_ADC_GetMultimode>
 8002b24:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	4618      	mov	r0, r3
 8002b2c:	f7ff fda2 	bl	8002674 <LL_ADC_REG_IsConversionOngoing>
 8002b30:	4603      	mov	r3, r0
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	f040 809a 	bne.w	8002c6c <HAL_ADC_Start+0x170>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002b3e:	2b01      	cmp	r3, #1
 8002b40:	d101      	bne.n	8002b46 <HAL_ADC_Start+0x4a>
 8002b42:	2302      	movs	r3, #2
 8002b44:	e095      	b.n	8002c72 <HAL_ADC_Start+0x176>
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	2201      	movs	r2, #1
 8002b4a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002b4e:	6878      	ldr	r0, [r7, #4]
 8002b50:	f000 ffc0 	bl	8003ad4 <ADC_Enable>
 8002b54:	4603      	mov	r3, r0
 8002b56:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002b58:	7dfb      	ldrb	r3, [r7, #23]
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	f040 8081 	bne.w	8002c62 <HAL_ADC_Start+0x166>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002b64:	4b49      	ldr	r3, [pc, #292]	@ (8002c8c <HAL_ADC_Start+0x190>)
 8002b66:	4013      	ands	r3, r2
 8002b68:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	661a      	str	r2, [r3, #96]	@ 0x60
                        HAL_ADC_STATE_REG_BUSY);

      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	4a42      	ldr	r2, [pc, #264]	@ (8002c80 <HAL_ADC_Start+0x184>)
 8002b76:	4293      	cmp	r3, r2
 8002b78:	d002      	beq.n	8002b80 <HAL_ADC_Start+0x84>
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	e000      	b.n	8002b82 <HAL_ADC_Start+0x86>
 8002b80:	4b3e      	ldr	r3, [pc, #248]	@ (8002c7c <HAL_ADC_Start+0x180>)
 8002b82:	687a      	ldr	r2, [r7, #4]
 8002b84:	6812      	ldr	r2, [r2, #0]
 8002b86:	4293      	cmp	r3, r2
 8002b88:	d002      	beq.n	8002b90 <HAL_ADC_Start+0x94>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002b8a:	693b      	ldr	r3, [r7, #16]
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d105      	bne.n	8002b9c <HAL_ADC_Start+0xa0>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b94:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ba0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002ba4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002ba8:	d106      	bne.n	8002bb8 <HAL_ADC_Start+0xbc>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002bae:	f023 0206 	bic.w	r2, r3, #6
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	665a      	str	r2, [r3, #100]	@ 0x64
 8002bb6:	e002      	b.n	8002bbe <HAL_ADC_Start+0xc2>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	2200      	movs	r2, #0
 8002bbc:	665a      	str	r2, [r3, #100]	@ 0x64
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	221c      	movs	r2, #28
 8002bc4:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	2200      	movs	r2, #0
 8002bca:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
      /* trigger event.                                                       */
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	4a2b      	ldr	r2, [pc, #172]	@ (8002c80 <HAL_ADC_Start+0x184>)
 8002bd4:	4293      	cmp	r3, r2
 8002bd6:	d002      	beq.n	8002bde <HAL_ADC_Start+0xe2>
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	e000      	b.n	8002be0 <HAL_ADC_Start+0xe4>
 8002bde:	4b27      	ldr	r3, [pc, #156]	@ (8002c7c <HAL_ADC_Start+0x180>)
 8002be0:	687a      	ldr	r2, [r7, #4]
 8002be2:	6812      	ldr	r2, [r2, #0]
 8002be4:	4293      	cmp	r3, r2
 8002be6:	d008      	beq.n	8002bfa <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002be8:	693b      	ldr	r3, [r7, #16]
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d005      	beq.n	8002bfa <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002bee:	693b      	ldr	r3, [r7, #16]
 8002bf0:	2b05      	cmp	r3, #5
 8002bf2:	d002      	beq.n	8002bfa <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002bf4:	693b      	ldr	r3, [r7, #16]
 8002bf6:	2b09      	cmp	r3, #9
 8002bf8:	d114      	bne.n	8002c24 <HAL_ADC_Start+0x128>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	68db      	ldr	r3, [r3, #12]
 8002c00:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d007      	beq.n	8002c18 <HAL_ADC_Start+0x11c>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c0c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002c10:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	4618      	mov	r0, r3
 8002c1e:	f7ff fd01 	bl	8002624 <LL_ADC_REG_StartConversion>
 8002c22:	e025      	b.n	8002c70 <HAL_ADC_Start+0x174>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c28:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	661a      	str	r2, [r3, #96]	@ 0x60
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	4a12      	ldr	r2, [pc, #72]	@ (8002c80 <HAL_ADC_Start+0x184>)
 8002c36:	4293      	cmp	r3, r2
 8002c38:	d002      	beq.n	8002c40 <HAL_ADC_Start+0x144>
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	e000      	b.n	8002c42 <HAL_ADC_Start+0x146>
 8002c40:	4b0e      	ldr	r3, [pc, #56]	@ (8002c7c <HAL_ADC_Start+0x180>)
 8002c42:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	68db      	ldr	r3, [r3, #12]
 8002c48:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d00f      	beq.n	8002c70 <HAL_ADC_Start+0x174>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c54:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002c58:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	661a      	str	r2, [r3, #96]	@ 0x60
 8002c60:	e006      	b.n	8002c70 <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	2200      	movs	r2, #0
 8002c66:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
 8002c6a:	e001      	b.n	8002c70 <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002c6c:	2302      	movs	r3, #2
 8002c6e:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002c70:	7dfb      	ldrb	r3, [r7, #23]
}
 8002c72:	4618      	mov	r0, r3
 8002c74:	3718      	adds	r7, #24
 8002c76:	46bd      	mov	sp, r7
 8002c78:	bd80      	pop	{r7, pc}
 8002c7a:	bf00      	nop
 8002c7c:	40022000 	.word	0x40022000
 8002c80:	40022100 	.word	0x40022100
 8002c84:	40022300 	.word	0x40022300
 8002c88:	58026300 	.word	0x58026300
 8002c8c:	fffff0fe 	.word	0xfffff0fe

08002c90 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b084      	sub	sp, #16
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002c9e:	2b01      	cmp	r3, #1
 8002ca0:	d101      	bne.n	8002ca6 <HAL_ADC_Stop+0x16>
 8002ca2:	2302      	movs	r3, #2
 8002ca4:	e021      	b.n	8002cea <HAL_ADC_Stop+0x5a>
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	2201      	movs	r2, #1
 8002caa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8002cae:	2103      	movs	r1, #3
 8002cb0:	6878      	ldr	r0, [r7, #4]
 8002cb2:	f000 fe53 	bl	800395c <ADC_ConversionStop>
 8002cb6:	4603      	mov	r3, r0
 8002cb8:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8002cba:	7bfb      	ldrb	r3, [r7, #15]
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d10f      	bne.n	8002ce0 <HAL_ADC_Stop+0x50>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8002cc0:	6878      	ldr	r0, [r7, #4]
 8002cc2:	f000 ff91 	bl	8003be8 <ADC_Disable>
 8002cc6:	4603      	mov	r3, r0
 8002cc8:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8002cca:	7bfb      	ldrb	r3, [r7, #15]
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d107      	bne.n	8002ce0 <HAL_ADC_Stop+0x50>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002cd4:	4b07      	ldr	r3, [pc, #28]	@ (8002cf4 <HAL_ADC_Stop+0x64>)
 8002cd6:	4013      	ands	r3, r2
 8002cd8:	f043 0201 	orr.w	r2, r3, #1
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	661a      	str	r2, [r3, #96]	@ 0x60
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 8002ce8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002cea:	4618      	mov	r0, r3
 8002cec:	3710      	adds	r7, #16
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	bd80      	pop	{r7, pc}
 8002cf2:	bf00      	nop
 8002cf4:	ffffeefe 	.word	0xffffeefe

08002cf8 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002cf8:	b580      	push	{r7, lr}
 8002cfa:	b088      	sub	sp, #32
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	6078      	str	r0, [r7, #4]
 8002d00:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	4a72      	ldr	r2, [pc, #456]	@ (8002ed0 <HAL_ADC_PollForConversion+0x1d8>)
 8002d08:	4293      	cmp	r3, r2
 8002d0a:	d004      	beq.n	8002d16 <HAL_ADC_PollForConversion+0x1e>
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	4a70      	ldr	r2, [pc, #448]	@ (8002ed4 <HAL_ADC_PollForConversion+0x1dc>)
 8002d12:	4293      	cmp	r3, r2
 8002d14:	d101      	bne.n	8002d1a <HAL_ADC_PollForConversion+0x22>
 8002d16:	4b70      	ldr	r3, [pc, #448]	@ (8002ed8 <HAL_ADC_PollForConversion+0x1e0>)
 8002d18:	e000      	b.n	8002d1c <HAL_ADC_PollForConversion+0x24>
 8002d1a:	4b70      	ldr	r3, [pc, #448]	@ (8002edc <HAL_ADC_PollForConversion+0x1e4>)
 8002d1c:	4618      	mov	r0, r3
 8002d1e:	f7ff fbc9 	bl	80024b4 <LL_ADC_GetMultimode>
 8002d22:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	695b      	ldr	r3, [r3, #20]
 8002d28:	2b08      	cmp	r3, #8
 8002d2a:	d102      	bne.n	8002d32 <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8002d2c:	2308      	movs	r3, #8
 8002d2e:	61fb      	str	r3, [r7, #28]
 8002d30:	e037      	b.n	8002da2 <HAL_ADC_PollForConversion+0xaa>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002d32:	697b      	ldr	r3, [r7, #20]
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d005      	beq.n	8002d44 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002d38:	697b      	ldr	r3, [r7, #20]
 8002d3a:	2b05      	cmp	r3, #5
 8002d3c:	d002      	beq.n	8002d44 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002d3e:	697b      	ldr	r3, [r7, #20]
 8002d40:	2b09      	cmp	r3, #9
 8002d42:	d111      	bne.n	8002d68 <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check DMNGT bit in handle ADC CFGR register */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	68db      	ldr	r3, [r3, #12]
 8002d4a:	f003 0301 	and.w	r3, r3, #1
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d007      	beq.n	8002d62 <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d56:	f043 0220 	orr.w	r2, r3, #32
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	661a      	str	r2, [r3, #96]	@ 0x60
        return HAL_ERROR;
 8002d5e:	2301      	movs	r3, #1
 8002d60:	e0b1      	b.n	8002ec6 <HAL_ADC_PollForConversion+0x1ce>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8002d62:	2304      	movs	r3, #4
 8002d64:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 8002d66:	e01c      	b.n	8002da2 <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	4a58      	ldr	r2, [pc, #352]	@ (8002ed0 <HAL_ADC_PollForConversion+0x1d8>)
 8002d6e:	4293      	cmp	r3, r2
 8002d70:	d004      	beq.n	8002d7c <HAL_ADC_PollForConversion+0x84>
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	4a57      	ldr	r2, [pc, #348]	@ (8002ed4 <HAL_ADC_PollForConversion+0x1dc>)
 8002d78:	4293      	cmp	r3, r2
 8002d7a:	d101      	bne.n	8002d80 <HAL_ADC_PollForConversion+0x88>
 8002d7c:	4b56      	ldr	r3, [pc, #344]	@ (8002ed8 <HAL_ADC_PollForConversion+0x1e0>)
 8002d7e:	e000      	b.n	8002d82 <HAL_ADC_PollForConversion+0x8a>
 8002d80:	4b56      	ldr	r3, [pc, #344]	@ (8002edc <HAL_ADC_PollForConversion+0x1e4>)
 8002d82:	4618      	mov	r0, r3
 8002d84:	f7ff fba4 	bl	80024d0 <LL_ADC_GetMultiDMATransfer>
 8002d88:	4603      	mov	r3, r0
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d007      	beq.n	8002d9e <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d92:	f043 0220 	orr.w	r2, r3, #32
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	661a      	str	r2, [r3, #96]	@ 0x60
        return HAL_ERROR;
 8002d9a:	2301      	movs	r3, #1
 8002d9c:	e093      	b.n	8002ec6 <HAL_ADC_PollForConversion+0x1ce>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8002d9e:	2304      	movs	r3, #4
 8002da0:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8002da2:	f7ff f987 	bl	80020b4 <HAL_GetTick>
 8002da6:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002da8:	e021      	b.n	8002dee <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002daa:	683b      	ldr	r3, [r7, #0]
 8002dac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002db0:	d01d      	beq.n	8002dee <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8002db2:	f7ff f97f 	bl	80020b4 <HAL_GetTick>
 8002db6:	4602      	mov	r2, r0
 8002db8:	693b      	ldr	r3, [r7, #16]
 8002dba:	1ad3      	subs	r3, r2, r3
 8002dbc:	683a      	ldr	r2, [r7, #0]
 8002dbe:	429a      	cmp	r2, r3
 8002dc0:	d302      	bcc.n	8002dc8 <HAL_ADC_PollForConversion+0xd0>
 8002dc2:	683b      	ldr	r3, [r7, #0]
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d112      	bne.n	8002dee <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	681a      	ldr	r2, [r3, #0]
 8002dce:	69fb      	ldr	r3, [r7, #28]
 8002dd0:	4013      	ands	r3, r2
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d10b      	bne.n	8002dee <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002dda:	f043 0204 	orr.w	r2, r3, #4
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	661a      	str	r2, [r3, #96]	@ 0x60

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	2200      	movs	r2, #0
 8002de6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

          return HAL_TIMEOUT;
 8002dea:	2303      	movs	r3, #3
 8002dec:	e06b      	b.n	8002ec6 <HAL_ADC_PollForConversion+0x1ce>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	681a      	ldr	r2, [r3, #0]
 8002df4:	69fb      	ldr	r3, [r7, #28]
 8002df6:	4013      	ands	r3, r2
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d0d6      	beq.n	8002daa <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e00:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	f7ff faa7 	bl	8002360 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002e12:	4603      	mov	r3, r0
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d01c      	beq.n	8002e52 <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	7e5b      	ldrb	r3, [r3, #25]
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d118      	bne.n	8002e52 <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f003 0308 	and.w	r3, r3, #8
 8002e2a:	2b08      	cmp	r3, #8
 8002e2c:	d111      	bne.n	8002e52 <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e32:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	661a      	str	r2, [r3, #96]	@ 0x60

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e3e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d105      	bne.n	8002e52 <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e4a:	f043 0201 	orr.w	r2, r3, #1
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	4a1f      	ldr	r2, [pc, #124]	@ (8002ed4 <HAL_ADC_PollForConversion+0x1dc>)
 8002e58:	4293      	cmp	r3, r2
 8002e5a:	d002      	beq.n	8002e62 <HAL_ADC_PollForConversion+0x16a>
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	e000      	b.n	8002e64 <HAL_ADC_PollForConversion+0x16c>
 8002e62:	4b1b      	ldr	r3, [pc, #108]	@ (8002ed0 <HAL_ADC_PollForConversion+0x1d8>)
 8002e64:	687a      	ldr	r2, [r7, #4]
 8002e66:	6812      	ldr	r2, [r2, #0]
 8002e68:	4293      	cmp	r3, r2
 8002e6a:	d008      	beq.n	8002e7e <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002e6c:	697b      	ldr	r3, [r7, #20]
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d005      	beq.n	8002e7e <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002e72:	697b      	ldr	r3, [r7, #20]
 8002e74:	2b05      	cmp	r3, #5
 8002e76:	d002      	beq.n	8002e7e <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002e78:	697b      	ldr	r3, [r7, #20]
 8002e7a:	2b09      	cmp	r3, #9
 8002e7c:	d104      	bne.n	8002e88 <HAL_ADC_PollForConversion+0x190>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	68db      	ldr	r3, [r3, #12]
 8002e84:	61bb      	str	r3, [r7, #24]
 8002e86:	e00c      	b.n	8002ea2 <HAL_ADC_PollForConversion+0x1aa>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	4a11      	ldr	r2, [pc, #68]	@ (8002ed4 <HAL_ADC_PollForConversion+0x1dc>)
 8002e8e:	4293      	cmp	r3, r2
 8002e90:	d002      	beq.n	8002e98 <HAL_ADC_PollForConversion+0x1a0>
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	e000      	b.n	8002e9a <HAL_ADC_PollForConversion+0x1a2>
 8002e98:	4b0d      	ldr	r3, [pc, #52]	@ (8002ed0 <HAL_ADC_PollForConversion+0x1d8>)
 8002e9a:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	68db      	ldr	r3, [r3, #12]
 8002ea0:	61bb      	str	r3, [r7, #24]
  }

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8002ea2:	69fb      	ldr	r3, [r7, #28]
 8002ea4:	2b08      	cmp	r3, #8
 8002ea6:	d104      	bne.n	8002eb2 <HAL_ADC_PollForConversion+0x1ba>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	2208      	movs	r2, #8
 8002eae:	601a      	str	r2, [r3, #0]
 8002eb0:	e008      	b.n	8002ec4 <HAL_ADC_PollForConversion+0x1cc>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8002eb2:	69bb      	ldr	r3, [r7, #24]
 8002eb4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d103      	bne.n	8002ec4 <HAL_ADC_PollForConversion+0x1cc>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	220c      	movs	r2, #12
 8002ec2:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8002ec4:	2300      	movs	r3, #0
}
 8002ec6:	4618      	mov	r0, r3
 8002ec8:	3720      	adds	r7, #32
 8002eca:	46bd      	mov	sp, r7
 8002ecc:	bd80      	pop	{r7, pc}
 8002ece:	bf00      	nop
 8002ed0:	40022000 	.word	0x40022000
 8002ed4:	40022100 	.word	0x40022100
 8002ed8:	40022300 	.word	0x40022300
 8002edc:	58026300 	.word	0x58026300

08002ee0 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8002ee0:	b480      	push	{r7}
 8002ee2:	b083      	sub	sp, #12
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8002eee:	4618      	mov	r0, r3
 8002ef0:	370c      	adds	r7, #12
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef8:	4770      	bx	lr
	...

08002efc <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002efc:	b590      	push	{r4, r7, lr}
 8002efe:	b0b9      	sub	sp, #228	@ 0xe4
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	6078      	str	r0, [r7, #4]
 8002f04:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002f06:	2300      	movs	r3, #0
 8002f08:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8002f0c:	2300      	movs	r3, #0
 8002f0e:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(sConfig->SingleDiff));
  assert_param(IS_ADC_OFFSET_NUMBER(sConfig->OffsetNumber));
  /* Check offset range according to oversampling setting */
  if (hadc->Init.OversamplingMode == ENABLE)
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002f16:	2b01      	cmp	r3, #1
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8002f18:	683b      	ldr	r3, [r7, #0]
 8002f1a:	68db      	ldr	r3, [r3, #12]
 8002f1c:	4aab      	ldr	r2, [pc, #684]	@ (80031cc <HAL_ADC_ConfigChannel+0x2d0>)
 8002f1e:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002f26:	2b01      	cmp	r3, #1
 8002f28:	d102      	bne.n	8002f30 <HAL_ADC_ConfigChannel+0x34>
 8002f2a:	2302      	movs	r3, #2
 8002f2c:	f000 bcfe 	b.w	800392c <HAL_ADC_ConfigChannel+0xa30>
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	2201      	movs	r2, #1
 8002f34:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	4618      	mov	r0, r3
 8002f3e:	f7ff fb99 	bl	8002674 <LL_ADC_REG_IsConversionOngoing>
 8002f42:	4603      	mov	r3, r0
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	f040 84e2 	bne.w	800390e <HAL_ADC_ConfigChannel+0xa12>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 8002f4a:	683b      	ldr	r3, [r7, #0]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	db38      	blt.n	8002fc4 <HAL_ADC_ConfigChannel+0xc8>
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	4a9e      	ldr	r2, [pc, #632]	@ (80031d0 <HAL_ADC_ConfigChannel+0x2d4>)
 8002f58:	4293      	cmp	r3, r2
 8002f5a:	d033      	beq.n	8002fc4 <HAL_ADC_ConfigChannel+0xc8>
      {
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8002f5c:	683b      	ldr	r3, [r7, #0]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d108      	bne.n	8002f7a <HAL_ADC_ConfigChannel+0x7e>
 8002f68:	683b      	ldr	r3, [r7, #0]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	0e9b      	lsrs	r3, r3, #26
 8002f6e:	f003 031f 	and.w	r3, r3, #31
 8002f72:	2201      	movs	r2, #1
 8002f74:	fa02 f303 	lsl.w	r3, r2, r3
 8002f78:	e01d      	b.n	8002fb6 <HAL_ADC_ConfigChannel+0xba>
 8002f7a:	683b      	ldr	r3, [r7, #0]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f82:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002f86:	fa93 f3a3 	rbit	r3, r3
 8002f8a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002f8e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002f92:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002f96:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d101      	bne.n	8002fa2 <HAL_ADC_ConfigChannel+0xa6>
  {
    return 32U;
 8002f9e:	2320      	movs	r3, #32
 8002fa0:	e004      	b.n	8002fac <HAL_ADC_ConfigChannel+0xb0>
  }
  return __builtin_clz(value);
 8002fa2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002fa6:	fab3 f383 	clz	r3, r3
 8002faa:	b2db      	uxtb	r3, r3
 8002fac:	f003 031f 	and.w	r3, r3, #31
 8002fb0:	2201      	movs	r2, #1
 8002fb2:	fa02 f303 	lsl.w	r3, r2, r3
 8002fb6:	687a      	ldr	r2, [r7, #4]
 8002fb8:	6812      	ldr	r2, [r2, #0]
 8002fba:	69d1      	ldr	r1, [r2, #28]
 8002fbc:	687a      	ldr	r2, [r7, #4]
 8002fbe:	6812      	ldr	r2, [r2, #0]
 8002fc0:	430b      	orrs	r3, r1
 8002fc2:	61d3      	str	r3, [r2, #28]
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	6818      	ldr	r0, [r3, #0]
 8002fc8:	683b      	ldr	r3, [r7, #0]
 8002fca:	6859      	ldr	r1, [r3, #4]
 8002fcc:	683b      	ldr	r3, [r7, #0]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	461a      	mov	r2, r3
 8002fd2:	f7ff f9d8 	bl	8002386 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	4618      	mov	r0, r3
 8002fdc:	f7ff fb4a 	bl	8002674 <LL_ADC_REG_IsConversionOngoing>
 8002fe0:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	4618      	mov	r0, r3
 8002fea:	f7ff fb6b 	bl	80026c4 <LL_ADC_INJ_IsConversionOngoing>
 8002fee:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002ff2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	f040 8270 	bne.w	80034dc <HAL_ADC_ConfigChannel+0x5e0>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002ffc:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8003000:	2b00      	cmp	r3, #0
 8003002:	f040 826b 	bne.w	80034dc <HAL_ADC_ConfigChannel+0x5e0>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	6818      	ldr	r0, [r3, #0]
 800300a:	683b      	ldr	r3, [r7, #0]
 800300c:	6819      	ldr	r1, [r3, #0]
 800300e:	683b      	ldr	r3, [r7, #0]
 8003010:	689b      	ldr	r3, [r3, #8]
 8003012:	461a      	mov	r2, r3
 8003014:	f7ff f9e3 	bl	80023de <LL_ADC_SetChannelSamplingTime>
      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	4a6c      	ldr	r2, [pc, #432]	@ (80031d0 <HAL_ADC_ConfigChannel+0x2d4>)
 800301e:	4293      	cmp	r3, r2
 8003020:	d10d      	bne.n	800303e <HAL_ADC_ConfigChannel+0x142>
      {
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8003022:	683b      	ldr	r3, [r7, #0]
 8003024:	695a      	ldr	r2, [r3, #20]
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	68db      	ldr	r3, [r3, #12]
 800302c:	08db      	lsrs	r3, r3, #3
 800302e:	f003 0303 	and.w	r3, r3, #3
 8003032:	005b      	lsls	r3, r3, #1
 8003034:	fa02 f303 	lsl.w	r3, r2, r3
 8003038:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800303c:	e032      	b.n	80030a4 <HAL_ADC_ConfigChannel+0x1a8>
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800303e:	4b65      	ldr	r3, [pc, #404]	@ (80031d4 <HAL_ADC_ConfigChannel+0x2d8>)
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8003046:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800304a:	d10b      	bne.n	8003064 <HAL_ADC_ConfigChannel+0x168>
 800304c:	683b      	ldr	r3, [r7, #0]
 800304e:	695a      	ldr	r2, [r3, #20]
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	68db      	ldr	r3, [r3, #12]
 8003056:	089b      	lsrs	r3, r3, #2
 8003058:	f003 0307 	and.w	r3, r3, #7
 800305c:	005b      	lsls	r3, r3, #1
 800305e:	fa02 f303 	lsl.w	r3, r2, r3
 8003062:	e01d      	b.n	80030a0 <HAL_ADC_ConfigChannel+0x1a4>
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	68db      	ldr	r3, [r3, #12]
 800306a:	f003 0310 	and.w	r3, r3, #16
 800306e:	2b00      	cmp	r3, #0
 8003070:	d10b      	bne.n	800308a <HAL_ADC_ConfigChannel+0x18e>
 8003072:	683b      	ldr	r3, [r7, #0]
 8003074:	695a      	ldr	r2, [r3, #20]
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	68db      	ldr	r3, [r3, #12]
 800307c:	089b      	lsrs	r3, r3, #2
 800307e:	f003 0307 	and.w	r3, r3, #7
 8003082:	005b      	lsls	r3, r3, #1
 8003084:	fa02 f303 	lsl.w	r3, r2, r3
 8003088:	e00a      	b.n	80030a0 <HAL_ADC_ConfigChannel+0x1a4>
 800308a:	683b      	ldr	r3, [r7, #0]
 800308c:	695a      	ldr	r2, [r3, #20]
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	68db      	ldr	r3, [r3, #12]
 8003094:	089b      	lsrs	r3, r3, #2
 8003096:	f003 0304 	and.w	r3, r3, #4
 800309a:	005b      	lsls	r3, r3, #1
 800309c:	fa02 f303 	lsl.w	r3, r2, r3
 80030a0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80030a4:	683b      	ldr	r3, [r7, #0]
 80030a6:	691b      	ldr	r3, [r3, #16]
 80030a8:	2b04      	cmp	r3, #4
 80030aa:	d048      	beq.n	800313e <HAL_ADC_ConfigChannel+0x242>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	6818      	ldr	r0, [r3, #0]
 80030b0:	683b      	ldr	r3, [r7, #0]
 80030b2:	6919      	ldr	r1, [r3, #16]
 80030b4:	683b      	ldr	r3, [r7, #0]
 80030b6:	681a      	ldr	r2, [r3, #0]
 80030b8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80030bc:	f7ff f85e 	bl	800217c <LL_ADC_SetOffset>

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	4a42      	ldr	r2, [pc, #264]	@ (80031d0 <HAL_ADC_ConfigChannel+0x2d4>)
 80030c6:	4293      	cmp	r3, r2
 80030c8:	d119      	bne.n	80030fe <HAL_ADC_ConfigChannel+0x202>
        {
          assert_param(IS_ADC3_OFFSET_SIGN(sConfig->OffsetSign));
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
          /* Set ADC selected offset sign & saturation */
          LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6818      	ldr	r0, [r3, #0]
 80030ce:	683b      	ldr	r3, [r7, #0]
 80030d0:	6919      	ldr	r1, [r3, #16]
 80030d2:	683b      	ldr	r3, [r7, #0]
 80030d4:	69db      	ldr	r3, [r3, #28]
 80030d6:	461a      	mov	r2, r3
 80030d8:	f7ff f8f6 	bl	80022c8 <LL_ADC_SetOffsetSign>
          LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6818      	ldr	r0, [r3, #0]
 80030e0:	683b      	ldr	r3, [r7, #0]
 80030e2:	6919      	ldr	r1, [r3, #16]
 80030e4:	683b      	ldr	r3, [r7, #0]
 80030e6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80030ea:	2b01      	cmp	r3, #1
 80030ec:	d102      	bne.n	80030f4 <HAL_ADC_ConfigChannel+0x1f8>
 80030ee:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80030f2:	e000      	b.n	80030f6 <HAL_ADC_ConfigChannel+0x1fa>
 80030f4:	2300      	movs	r3, #0
 80030f6:	461a      	mov	r2, r3
 80030f8:	f7ff f8c4 	bl	8002284 <LL_ADC_SetOffsetSaturation>
 80030fc:	e1ee      	b.n	80034dc <HAL_ADC_ConfigChannel+0x5e0>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	6818      	ldr	r0, [r3, #0]
 8003102:	683b      	ldr	r3, [r7, #0]
 8003104:	6919      	ldr	r1, [r3, #16]
 8003106:	683b      	ldr	r3, [r7, #0]
 8003108:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800310c:	2b01      	cmp	r3, #1
 800310e:	d102      	bne.n	8003116 <HAL_ADC_ConfigChannel+0x21a>
 8003110:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8003114:	e000      	b.n	8003118 <HAL_ADC_ConfigChannel+0x21c>
 8003116:	2300      	movs	r3, #0
 8003118:	461a      	mov	r2, r3
 800311a:	f7ff f891 	bl	8002240 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	6818      	ldr	r0, [r3, #0]
 8003122:	683b      	ldr	r3, [r7, #0]
 8003124:	6919      	ldr	r1, [r3, #16]
 8003126:	683b      	ldr	r3, [r7, #0]
 8003128:	7e1b      	ldrb	r3, [r3, #24]
 800312a:	2b01      	cmp	r3, #1
 800312c:	d102      	bne.n	8003134 <HAL_ADC_ConfigChannel+0x238>
 800312e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003132:	e000      	b.n	8003136 <HAL_ADC_ConfigChannel+0x23a>
 8003134:	2300      	movs	r3, #0
 8003136:	461a      	mov	r2, r3
 8003138:	f7ff f868 	bl	800220c <LL_ADC_SetDataRightShift>
 800313c:	e1ce      	b.n	80034dc <HAL_ADC_ConfigChannel+0x5e0>
      {
        /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is enabled.
          If this is the case, offset OFRx is disabled since
          sConfig->OffsetNumber = ADC_OFFSET_NONE. */
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	4a23      	ldr	r2, [pc, #140]	@ (80031d0 <HAL_ADC_ConfigChannel+0x2d4>)
 8003144:	4293      	cmp	r3, r2
 8003146:	f040 8181 	bne.w	800344c <HAL_ADC_ConfigChannel+0x550>
        {
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	2100      	movs	r1, #0
 8003150:	4618      	mov	r0, r3
 8003152:	f7ff f845 	bl	80021e0 <LL_ADC_GetOffsetChannel>
 8003156:	4603      	mov	r3, r0
 8003158:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800315c:	2b00      	cmp	r3, #0
 800315e:	d10a      	bne.n	8003176 <HAL_ADC_ConfigChannel+0x27a>
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	2100      	movs	r1, #0
 8003166:	4618      	mov	r0, r3
 8003168:	f7ff f83a 	bl	80021e0 <LL_ADC_GetOffsetChannel>
 800316c:	4603      	mov	r3, r0
 800316e:	0e9b      	lsrs	r3, r3, #26
 8003170:	f003 021f 	and.w	r2, r3, #31
 8003174:	e01e      	b.n	80031b4 <HAL_ADC_ConfigChannel+0x2b8>
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	2100      	movs	r1, #0
 800317c:	4618      	mov	r0, r3
 800317e:	f7ff f82f 	bl	80021e0 <LL_ADC_GetOffsetChannel>
 8003182:	4603      	mov	r3, r0
 8003184:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003188:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800318c:	fa93 f3a3 	rbit	r3, r3
 8003190:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  return result;
 8003194:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003198:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  if (value == 0U)
 800319c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d101      	bne.n	80031a8 <HAL_ADC_ConfigChannel+0x2ac>
    return 32U;
 80031a4:	2320      	movs	r3, #32
 80031a6:	e004      	b.n	80031b2 <HAL_ADC_ConfigChannel+0x2b6>
  return __builtin_clz(value);
 80031a8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80031ac:	fab3 f383 	clz	r3, r3
 80031b0:	b2db      	uxtb	r3, r3
 80031b2:	461a      	mov	r2, r3
 80031b4:	683b      	ldr	r3, [r7, #0]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d10b      	bne.n	80031d8 <HAL_ADC_ConfigChannel+0x2dc>
 80031c0:	683b      	ldr	r3, [r7, #0]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	0e9b      	lsrs	r3, r3, #26
 80031c6:	f003 031f 	and.w	r3, r3, #31
 80031ca:	e01e      	b.n	800320a <HAL_ADC_ConfigChannel+0x30e>
 80031cc:	47ff0000 	.word	0x47ff0000
 80031d0:	58026000 	.word	0x58026000
 80031d4:	5c001000 	.word	0x5c001000
 80031d8:	683b      	ldr	r3, [r7, #0]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031e0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80031e4:	fa93 f3a3 	rbit	r3, r3
 80031e8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 80031ec:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80031f0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 80031f4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d101      	bne.n	8003200 <HAL_ADC_ConfigChannel+0x304>
    return 32U;
 80031fc:	2320      	movs	r3, #32
 80031fe:	e004      	b.n	800320a <HAL_ADC_ConfigChannel+0x30e>
  return __builtin_clz(value);
 8003200:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003204:	fab3 f383 	clz	r3, r3
 8003208:	b2db      	uxtb	r3, r3
 800320a:	429a      	cmp	r2, r3
 800320c:	d106      	bne.n	800321c <HAL_ADC_ConfigChannel+0x320>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	2200      	movs	r2, #0
 8003214:	2100      	movs	r1, #0
 8003216:	4618      	mov	r0, r3
 8003218:	f7ff f878 	bl	800230c <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	2101      	movs	r1, #1
 8003222:	4618      	mov	r0, r3
 8003224:	f7fe ffdc 	bl	80021e0 <LL_ADC_GetOffsetChannel>
 8003228:	4603      	mov	r3, r0
 800322a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800322e:	2b00      	cmp	r3, #0
 8003230:	d10a      	bne.n	8003248 <HAL_ADC_ConfigChannel+0x34c>
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	2101      	movs	r1, #1
 8003238:	4618      	mov	r0, r3
 800323a:	f7fe ffd1 	bl	80021e0 <LL_ADC_GetOffsetChannel>
 800323e:	4603      	mov	r3, r0
 8003240:	0e9b      	lsrs	r3, r3, #26
 8003242:	f003 021f 	and.w	r2, r3, #31
 8003246:	e01e      	b.n	8003286 <HAL_ADC_ConfigChannel+0x38a>
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	2101      	movs	r1, #1
 800324e:	4618      	mov	r0, r3
 8003250:	f7fe ffc6 	bl	80021e0 <LL_ADC_GetOffsetChannel>
 8003254:	4603      	mov	r3, r0
 8003256:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800325a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800325e:	fa93 f3a3 	rbit	r3, r3
 8003262:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8003266:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800326a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 800326e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003272:	2b00      	cmp	r3, #0
 8003274:	d101      	bne.n	800327a <HAL_ADC_ConfigChannel+0x37e>
    return 32U;
 8003276:	2320      	movs	r3, #32
 8003278:	e004      	b.n	8003284 <HAL_ADC_ConfigChannel+0x388>
  return __builtin_clz(value);
 800327a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800327e:	fab3 f383 	clz	r3, r3
 8003282:	b2db      	uxtb	r3, r3
 8003284:	461a      	mov	r2, r3
 8003286:	683b      	ldr	r3, [r7, #0]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800328e:	2b00      	cmp	r3, #0
 8003290:	d105      	bne.n	800329e <HAL_ADC_ConfigChannel+0x3a2>
 8003292:	683b      	ldr	r3, [r7, #0]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	0e9b      	lsrs	r3, r3, #26
 8003298:	f003 031f 	and.w	r3, r3, #31
 800329c:	e018      	b.n	80032d0 <HAL_ADC_ConfigChannel+0x3d4>
 800329e:	683b      	ldr	r3, [r7, #0]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032a6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80032aa:	fa93 f3a3 	rbit	r3, r3
 80032ae:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 80032b2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80032b6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 80032ba:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d101      	bne.n	80032c6 <HAL_ADC_ConfigChannel+0x3ca>
    return 32U;
 80032c2:	2320      	movs	r3, #32
 80032c4:	e004      	b.n	80032d0 <HAL_ADC_ConfigChannel+0x3d4>
  return __builtin_clz(value);
 80032c6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80032ca:	fab3 f383 	clz	r3, r3
 80032ce:	b2db      	uxtb	r3, r3
 80032d0:	429a      	cmp	r2, r3
 80032d2:	d106      	bne.n	80032e2 <HAL_ADC_ConfigChannel+0x3e6>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	2200      	movs	r2, #0
 80032da:	2101      	movs	r1, #1
 80032dc:	4618      	mov	r0, r3
 80032de:	f7ff f815 	bl	800230c <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	2102      	movs	r1, #2
 80032e8:	4618      	mov	r0, r3
 80032ea:	f7fe ff79 	bl	80021e0 <LL_ADC_GetOffsetChannel>
 80032ee:	4603      	mov	r3, r0
 80032f0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d10a      	bne.n	800330e <HAL_ADC_ConfigChannel+0x412>
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	2102      	movs	r1, #2
 80032fe:	4618      	mov	r0, r3
 8003300:	f7fe ff6e 	bl	80021e0 <LL_ADC_GetOffsetChannel>
 8003304:	4603      	mov	r3, r0
 8003306:	0e9b      	lsrs	r3, r3, #26
 8003308:	f003 021f 	and.w	r2, r3, #31
 800330c:	e01e      	b.n	800334c <HAL_ADC_ConfigChannel+0x450>
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	2102      	movs	r1, #2
 8003314:	4618      	mov	r0, r3
 8003316:	f7fe ff63 	bl	80021e0 <LL_ADC_GetOffsetChannel>
 800331a:	4603      	mov	r3, r0
 800331c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003320:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003324:	fa93 f3a3 	rbit	r3, r3
 8003328:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 800332c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003330:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8003334:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003338:	2b00      	cmp	r3, #0
 800333a:	d101      	bne.n	8003340 <HAL_ADC_ConfigChannel+0x444>
    return 32U;
 800333c:	2320      	movs	r3, #32
 800333e:	e004      	b.n	800334a <HAL_ADC_ConfigChannel+0x44e>
  return __builtin_clz(value);
 8003340:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003344:	fab3 f383 	clz	r3, r3
 8003348:	b2db      	uxtb	r3, r3
 800334a:	461a      	mov	r2, r3
 800334c:	683b      	ldr	r3, [r7, #0]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003354:	2b00      	cmp	r3, #0
 8003356:	d105      	bne.n	8003364 <HAL_ADC_ConfigChannel+0x468>
 8003358:	683b      	ldr	r3, [r7, #0]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	0e9b      	lsrs	r3, r3, #26
 800335e:	f003 031f 	and.w	r3, r3, #31
 8003362:	e014      	b.n	800338e <HAL_ADC_ConfigChannel+0x492>
 8003364:	683b      	ldr	r3, [r7, #0]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800336a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800336c:	fa93 f3a3 	rbit	r3, r3
 8003370:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8003372:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003374:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8003378:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800337c:	2b00      	cmp	r3, #0
 800337e:	d101      	bne.n	8003384 <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 8003380:	2320      	movs	r3, #32
 8003382:	e004      	b.n	800338e <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 8003384:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003388:	fab3 f383 	clz	r3, r3
 800338c:	b2db      	uxtb	r3, r3
 800338e:	429a      	cmp	r2, r3
 8003390:	d106      	bne.n	80033a0 <HAL_ADC_ConfigChannel+0x4a4>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	2200      	movs	r2, #0
 8003398:	2102      	movs	r1, #2
 800339a:	4618      	mov	r0, r3
 800339c:	f7fe ffb6 	bl	800230c <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	2103      	movs	r1, #3
 80033a6:	4618      	mov	r0, r3
 80033a8:	f7fe ff1a 	bl	80021e0 <LL_ADC_GetOffsetChannel>
 80033ac:	4603      	mov	r3, r0
 80033ae:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d10a      	bne.n	80033cc <HAL_ADC_ConfigChannel+0x4d0>
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	2103      	movs	r1, #3
 80033bc:	4618      	mov	r0, r3
 80033be:	f7fe ff0f 	bl	80021e0 <LL_ADC_GetOffsetChannel>
 80033c2:	4603      	mov	r3, r0
 80033c4:	0e9b      	lsrs	r3, r3, #26
 80033c6:	f003 021f 	and.w	r2, r3, #31
 80033ca:	e017      	b.n	80033fc <HAL_ADC_ConfigChannel+0x500>
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	2103      	movs	r1, #3
 80033d2:	4618      	mov	r0, r3
 80033d4:	f7fe ff04 	bl	80021e0 <LL_ADC_GetOffsetChannel>
 80033d8:	4603      	mov	r3, r0
 80033da:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033dc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80033de:	fa93 f3a3 	rbit	r3, r3
 80033e2:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 80033e4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80033e6:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 80033e8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d101      	bne.n	80033f2 <HAL_ADC_ConfigChannel+0x4f6>
    return 32U;
 80033ee:	2320      	movs	r3, #32
 80033f0:	e003      	b.n	80033fa <HAL_ADC_ConfigChannel+0x4fe>
  return __builtin_clz(value);
 80033f2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80033f4:	fab3 f383 	clz	r3, r3
 80033f8:	b2db      	uxtb	r3, r3
 80033fa:	461a      	mov	r2, r3
 80033fc:	683b      	ldr	r3, [r7, #0]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003404:	2b00      	cmp	r3, #0
 8003406:	d105      	bne.n	8003414 <HAL_ADC_ConfigChannel+0x518>
 8003408:	683b      	ldr	r3, [r7, #0]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	0e9b      	lsrs	r3, r3, #26
 800340e:	f003 031f 	and.w	r3, r3, #31
 8003412:	e011      	b.n	8003438 <HAL_ADC_ConfigChannel+0x53c>
 8003414:	683b      	ldr	r3, [r7, #0]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800341a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800341c:	fa93 f3a3 	rbit	r3, r3
 8003420:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8003422:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003424:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8003426:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003428:	2b00      	cmp	r3, #0
 800342a:	d101      	bne.n	8003430 <HAL_ADC_ConfigChannel+0x534>
    return 32U;
 800342c:	2320      	movs	r3, #32
 800342e:	e003      	b.n	8003438 <HAL_ADC_ConfigChannel+0x53c>
  return __builtin_clz(value);
 8003430:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003432:	fab3 f383 	clz	r3, r3
 8003436:	b2db      	uxtb	r3, r3
 8003438:	429a      	cmp	r2, r3
 800343a:	d14f      	bne.n	80034dc <HAL_ADC_ConfigChannel+0x5e0>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	2200      	movs	r2, #0
 8003442:	2103      	movs	r1, #3
 8003444:	4618      	mov	r0, r3
 8003446:	f7fe ff61 	bl	800230c <LL_ADC_SetOffsetState>
 800344a:	e047      	b.n	80034dc <HAL_ADC_ConfigChannel+0x5e0>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003452:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003456:	683b      	ldr	r3, [r7, #0]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	069b      	lsls	r3, r3, #26
 800345c:	429a      	cmp	r2, r3
 800345e:	d107      	bne.n	8003470 <HAL_ADC_ConfigChannel+0x574>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800346e:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003476:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800347a:	683b      	ldr	r3, [r7, #0]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	069b      	lsls	r3, r3, #26
 8003480:	429a      	cmp	r2, r3
 8003482:	d107      	bne.n	8003494 <HAL_ADC_ConfigChannel+0x598>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003492:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800349a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800349e:	683b      	ldr	r3, [r7, #0]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	069b      	lsls	r3, r3, #26
 80034a4:	429a      	cmp	r2, r3
 80034a6:	d107      	bne.n	80034b8 <HAL_ADC_ConfigChannel+0x5bc>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80034b6:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80034be:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80034c2:	683b      	ldr	r3, [r7, #0]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	069b      	lsls	r3, r3, #26
 80034c8:	429a      	cmp	r2, r3
 80034ca:	d107      	bne.n	80034dc <HAL_ADC_ConfigChannel+0x5e0>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80034da:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	4618      	mov	r0, r3
 80034e2:	f7ff f879 	bl	80025d8 <LL_ADC_IsEnabled>
 80034e6:	4603      	mov	r3, r0
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	f040 8219 	bne.w	8003920 <HAL_ADC_ConfigChannel+0xa24>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	6818      	ldr	r0, [r3, #0]
 80034f2:	683b      	ldr	r3, [r7, #0]
 80034f4:	6819      	ldr	r1, [r3, #0]
 80034f6:	683b      	ldr	r3, [r7, #0]
 80034f8:	68db      	ldr	r3, [r3, #12]
 80034fa:	461a      	mov	r2, r3
 80034fc:	f7fe ff9a 	bl	8002434 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003500:	683b      	ldr	r3, [r7, #0]
 8003502:	68db      	ldr	r3, [r3, #12]
 8003504:	4aa1      	ldr	r2, [pc, #644]	@ (800378c <HAL_ADC_ConfigChannel+0x890>)
 8003506:	4293      	cmp	r3, r2
 8003508:	f040 812e 	bne.w	8003768 <HAL_ADC_ConfigChannel+0x86c>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003510:	683b      	ldr	r3, [r7, #0]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003518:	2b00      	cmp	r3, #0
 800351a:	d10b      	bne.n	8003534 <HAL_ADC_ConfigChannel+0x638>
 800351c:	683b      	ldr	r3, [r7, #0]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	0e9b      	lsrs	r3, r3, #26
 8003522:	3301      	adds	r3, #1
 8003524:	f003 031f 	and.w	r3, r3, #31
 8003528:	2b09      	cmp	r3, #9
 800352a:	bf94      	ite	ls
 800352c:	2301      	movls	r3, #1
 800352e:	2300      	movhi	r3, #0
 8003530:	b2db      	uxtb	r3, r3
 8003532:	e019      	b.n	8003568 <HAL_ADC_ConfigChannel+0x66c>
 8003534:	683b      	ldr	r3, [r7, #0]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800353a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800353c:	fa93 f3a3 	rbit	r3, r3
 8003540:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8003542:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003544:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8003546:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003548:	2b00      	cmp	r3, #0
 800354a:	d101      	bne.n	8003550 <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 800354c:	2320      	movs	r3, #32
 800354e:	e003      	b.n	8003558 <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 8003550:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003552:	fab3 f383 	clz	r3, r3
 8003556:	b2db      	uxtb	r3, r3
 8003558:	3301      	adds	r3, #1
 800355a:	f003 031f 	and.w	r3, r3, #31
 800355e:	2b09      	cmp	r3, #9
 8003560:	bf94      	ite	ls
 8003562:	2301      	movls	r3, #1
 8003564:	2300      	movhi	r3, #0
 8003566:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003568:	2b00      	cmp	r3, #0
 800356a:	d079      	beq.n	8003660 <HAL_ADC_ConfigChannel+0x764>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003574:	2b00      	cmp	r3, #0
 8003576:	d107      	bne.n	8003588 <HAL_ADC_ConfigChannel+0x68c>
 8003578:	683b      	ldr	r3, [r7, #0]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	0e9b      	lsrs	r3, r3, #26
 800357e:	3301      	adds	r3, #1
 8003580:	069b      	lsls	r3, r3, #26
 8003582:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003586:	e015      	b.n	80035b4 <HAL_ADC_ConfigChannel+0x6b8>
 8003588:	683b      	ldr	r3, [r7, #0]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800358e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003590:	fa93 f3a3 	rbit	r3, r3
 8003594:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8003596:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003598:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 800359a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800359c:	2b00      	cmp	r3, #0
 800359e:	d101      	bne.n	80035a4 <HAL_ADC_ConfigChannel+0x6a8>
    return 32U;
 80035a0:	2320      	movs	r3, #32
 80035a2:	e003      	b.n	80035ac <HAL_ADC_ConfigChannel+0x6b0>
  return __builtin_clz(value);
 80035a4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80035a6:	fab3 f383 	clz	r3, r3
 80035aa:	b2db      	uxtb	r3, r3
 80035ac:	3301      	adds	r3, #1
 80035ae:	069b      	lsls	r3, r3, #26
 80035b0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80035b4:	683b      	ldr	r3, [r7, #0]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d109      	bne.n	80035d4 <HAL_ADC_ConfigChannel+0x6d8>
 80035c0:	683b      	ldr	r3, [r7, #0]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	0e9b      	lsrs	r3, r3, #26
 80035c6:	3301      	adds	r3, #1
 80035c8:	f003 031f 	and.w	r3, r3, #31
 80035cc:	2101      	movs	r1, #1
 80035ce:	fa01 f303 	lsl.w	r3, r1, r3
 80035d2:	e017      	b.n	8003604 <HAL_ADC_ConfigChannel+0x708>
 80035d4:	683b      	ldr	r3, [r7, #0]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80035dc:	fa93 f3a3 	rbit	r3, r3
 80035e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 80035e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80035e4:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 80035e6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d101      	bne.n	80035f0 <HAL_ADC_ConfigChannel+0x6f4>
    return 32U;
 80035ec:	2320      	movs	r3, #32
 80035ee:	e003      	b.n	80035f8 <HAL_ADC_ConfigChannel+0x6fc>
  return __builtin_clz(value);
 80035f0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80035f2:	fab3 f383 	clz	r3, r3
 80035f6:	b2db      	uxtb	r3, r3
 80035f8:	3301      	adds	r3, #1
 80035fa:	f003 031f 	and.w	r3, r3, #31
 80035fe:	2101      	movs	r1, #1
 8003600:	fa01 f303 	lsl.w	r3, r1, r3
 8003604:	ea42 0103 	orr.w	r1, r2, r3
 8003608:	683b      	ldr	r3, [r7, #0]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003610:	2b00      	cmp	r3, #0
 8003612:	d10a      	bne.n	800362a <HAL_ADC_ConfigChannel+0x72e>
 8003614:	683b      	ldr	r3, [r7, #0]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	0e9b      	lsrs	r3, r3, #26
 800361a:	3301      	adds	r3, #1
 800361c:	f003 021f 	and.w	r2, r3, #31
 8003620:	4613      	mov	r3, r2
 8003622:	005b      	lsls	r3, r3, #1
 8003624:	4413      	add	r3, r2
 8003626:	051b      	lsls	r3, r3, #20
 8003628:	e018      	b.n	800365c <HAL_ADC_ConfigChannel+0x760>
 800362a:	683b      	ldr	r3, [r7, #0]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003630:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003632:	fa93 f3a3 	rbit	r3, r3
 8003636:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8003638:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800363a:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 800363c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800363e:	2b00      	cmp	r3, #0
 8003640:	d101      	bne.n	8003646 <HAL_ADC_ConfigChannel+0x74a>
    return 32U;
 8003642:	2320      	movs	r3, #32
 8003644:	e003      	b.n	800364e <HAL_ADC_ConfigChannel+0x752>
  return __builtin_clz(value);
 8003646:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003648:	fab3 f383 	clz	r3, r3
 800364c:	b2db      	uxtb	r3, r3
 800364e:	3301      	adds	r3, #1
 8003650:	f003 021f 	and.w	r2, r3, #31
 8003654:	4613      	mov	r3, r2
 8003656:	005b      	lsls	r3, r3, #1
 8003658:	4413      	add	r3, r2
 800365a:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800365c:	430b      	orrs	r3, r1
 800365e:	e07e      	b.n	800375e <HAL_ADC_ConfigChannel+0x862>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003660:	683b      	ldr	r3, [r7, #0]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003668:	2b00      	cmp	r3, #0
 800366a:	d107      	bne.n	800367c <HAL_ADC_ConfigChannel+0x780>
 800366c:	683b      	ldr	r3, [r7, #0]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	0e9b      	lsrs	r3, r3, #26
 8003672:	3301      	adds	r3, #1
 8003674:	069b      	lsls	r3, r3, #26
 8003676:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800367a:	e015      	b.n	80036a8 <HAL_ADC_ConfigChannel+0x7ac>
 800367c:	683b      	ldr	r3, [r7, #0]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003682:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003684:	fa93 f3a3 	rbit	r3, r3
 8003688:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 800368a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800368c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 800368e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003690:	2b00      	cmp	r3, #0
 8003692:	d101      	bne.n	8003698 <HAL_ADC_ConfigChannel+0x79c>
    return 32U;
 8003694:	2320      	movs	r3, #32
 8003696:	e003      	b.n	80036a0 <HAL_ADC_ConfigChannel+0x7a4>
  return __builtin_clz(value);
 8003698:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800369a:	fab3 f383 	clz	r3, r3
 800369e:	b2db      	uxtb	r3, r3
 80036a0:	3301      	adds	r3, #1
 80036a2:	069b      	lsls	r3, r3, #26
 80036a4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80036a8:	683b      	ldr	r3, [r7, #0]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d109      	bne.n	80036c8 <HAL_ADC_ConfigChannel+0x7cc>
 80036b4:	683b      	ldr	r3, [r7, #0]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	0e9b      	lsrs	r3, r3, #26
 80036ba:	3301      	adds	r3, #1
 80036bc:	f003 031f 	and.w	r3, r3, #31
 80036c0:	2101      	movs	r1, #1
 80036c2:	fa01 f303 	lsl.w	r3, r1, r3
 80036c6:	e017      	b.n	80036f8 <HAL_ADC_ConfigChannel+0x7fc>
 80036c8:	683b      	ldr	r3, [r7, #0]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036ce:	69fb      	ldr	r3, [r7, #28]
 80036d0:	fa93 f3a3 	rbit	r3, r3
 80036d4:	61bb      	str	r3, [r7, #24]
  return result;
 80036d6:	69bb      	ldr	r3, [r7, #24]
 80036d8:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 80036da:	6a3b      	ldr	r3, [r7, #32]
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d101      	bne.n	80036e4 <HAL_ADC_ConfigChannel+0x7e8>
    return 32U;
 80036e0:	2320      	movs	r3, #32
 80036e2:	e003      	b.n	80036ec <HAL_ADC_ConfigChannel+0x7f0>
  return __builtin_clz(value);
 80036e4:	6a3b      	ldr	r3, [r7, #32]
 80036e6:	fab3 f383 	clz	r3, r3
 80036ea:	b2db      	uxtb	r3, r3
 80036ec:	3301      	adds	r3, #1
 80036ee:	f003 031f 	and.w	r3, r3, #31
 80036f2:	2101      	movs	r1, #1
 80036f4:	fa01 f303 	lsl.w	r3, r1, r3
 80036f8:	ea42 0103 	orr.w	r1, r2, r3
 80036fc:	683b      	ldr	r3, [r7, #0]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003704:	2b00      	cmp	r3, #0
 8003706:	d10d      	bne.n	8003724 <HAL_ADC_ConfigChannel+0x828>
 8003708:	683b      	ldr	r3, [r7, #0]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	0e9b      	lsrs	r3, r3, #26
 800370e:	3301      	adds	r3, #1
 8003710:	f003 021f 	and.w	r2, r3, #31
 8003714:	4613      	mov	r3, r2
 8003716:	005b      	lsls	r3, r3, #1
 8003718:	4413      	add	r3, r2
 800371a:	3b1e      	subs	r3, #30
 800371c:	051b      	lsls	r3, r3, #20
 800371e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003722:	e01b      	b.n	800375c <HAL_ADC_ConfigChannel+0x860>
 8003724:	683b      	ldr	r3, [r7, #0]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800372a:	693b      	ldr	r3, [r7, #16]
 800372c:	fa93 f3a3 	rbit	r3, r3
 8003730:	60fb      	str	r3, [r7, #12]
  return result;
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8003736:	697b      	ldr	r3, [r7, #20]
 8003738:	2b00      	cmp	r3, #0
 800373a:	d101      	bne.n	8003740 <HAL_ADC_ConfigChannel+0x844>
    return 32U;
 800373c:	2320      	movs	r3, #32
 800373e:	e003      	b.n	8003748 <HAL_ADC_ConfigChannel+0x84c>
  return __builtin_clz(value);
 8003740:	697b      	ldr	r3, [r7, #20]
 8003742:	fab3 f383 	clz	r3, r3
 8003746:	b2db      	uxtb	r3, r3
 8003748:	3301      	adds	r3, #1
 800374a:	f003 021f 	and.w	r2, r3, #31
 800374e:	4613      	mov	r3, r2
 8003750:	005b      	lsls	r3, r3, #1
 8003752:	4413      	add	r3, r2
 8003754:	3b1e      	subs	r3, #30
 8003756:	051b      	lsls	r3, r3, #20
 8003758:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800375c:	430b      	orrs	r3, r1
 800375e:	683a      	ldr	r2, [r7, #0]
 8003760:	6892      	ldr	r2, [r2, #8]
 8003762:	4619      	mov	r1, r3
 8003764:	f7fe fe3b 	bl	80023de <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003768:	683b      	ldr	r3, [r7, #0]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	2b00      	cmp	r3, #0
 800376e:	f280 80d7 	bge.w	8003920 <HAL_ADC_ConfigChannel+0xa24>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	4a06      	ldr	r2, [pc, #24]	@ (8003790 <HAL_ADC_ConfigChannel+0x894>)
 8003778:	4293      	cmp	r3, r2
 800377a:	d004      	beq.n	8003786 <HAL_ADC_ConfigChannel+0x88a>
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	4a04      	ldr	r2, [pc, #16]	@ (8003794 <HAL_ADC_ConfigChannel+0x898>)
 8003782:	4293      	cmp	r3, r2
 8003784:	d10a      	bne.n	800379c <HAL_ADC_ConfigChannel+0x8a0>
 8003786:	4b04      	ldr	r3, [pc, #16]	@ (8003798 <HAL_ADC_ConfigChannel+0x89c>)
 8003788:	e009      	b.n	800379e <HAL_ADC_ConfigChannel+0x8a2>
 800378a:	bf00      	nop
 800378c:	47ff0000 	.word	0x47ff0000
 8003790:	40022000 	.word	0x40022000
 8003794:	40022100 	.word	0x40022100
 8003798:	40022300 	.word	0x40022300
 800379c:	4b65      	ldr	r3, [pc, #404]	@ (8003934 <HAL_ADC_ConfigChannel+0xa38>)
 800379e:	4618      	mov	r0, r3
 80037a0:	f7fe fcde 	bl	8002160 <LL_ADC_GetCommonPathInternalCh>
 80037a4:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	4a62      	ldr	r2, [pc, #392]	@ (8003938 <HAL_ADC_ConfigChannel+0xa3c>)
 80037ae:	4293      	cmp	r3, r2
 80037b0:	d004      	beq.n	80037bc <HAL_ADC_ConfigChannel+0x8c0>
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	4a61      	ldr	r2, [pc, #388]	@ (800393c <HAL_ADC_ConfigChannel+0xa40>)
 80037b8:	4293      	cmp	r3, r2
 80037ba:	d10e      	bne.n	80037da <HAL_ADC_ConfigChannel+0x8de>
 80037bc:	485e      	ldr	r0, [pc, #376]	@ (8003938 <HAL_ADC_ConfigChannel+0xa3c>)
 80037be:	f7fe ff0b 	bl	80025d8 <LL_ADC_IsEnabled>
 80037c2:	4604      	mov	r4, r0
 80037c4:	485d      	ldr	r0, [pc, #372]	@ (800393c <HAL_ADC_ConfigChannel+0xa40>)
 80037c6:	f7fe ff07 	bl	80025d8 <LL_ADC_IsEnabled>
 80037ca:	4603      	mov	r3, r0
 80037cc:	4323      	orrs	r3, r4
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	bf0c      	ite	eq
 80037d2:	2301      	moveq	r3, #1
 80037d4:	2300      	movne	r3, #0
 80037d6:	b2db      	uxtb	r3, r3
 80037d8:	e008      	b.n	80037ec <HAL_ADC_ConfigChannel+0x8f0>
 80037da:	4859      	ldr	r0, [pc, #356]	@ (8003940 <HAL_ADC_ConfigChannel+0xa44>)
 80037dc:	f7fe fefc 	bl	80025d8 <LL_ADC_IsEnabled>
 80037e0:	4603      	mov	r3, r0
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	bf0c      	ite	eq
 80037e6:	2301      	moveq	r3, #1
 80037e8:	2300      	movne	r3, #0
 80037ea:	b2db      	uxtb	r3, r3
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	f000 8084 	beq.w	80038fa <HAL_ADC_ConfigChannel+0x9fe>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80037f2:	683b      	ldr	r3, [r7, #0]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	4a53      	ldr	r2, [pc, #332]	@ (8003944 <HAL_ADC_ConfigChannel+0xa48>)
 80037f8:	4293      	cmp	r3, r2
 80037fa:	d132      	bne.n	8003862 <HAL_ADC_ConfigChannel+0x966>
 80037fc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003800:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003804:	2b00      	cmp	r3, #0
 8003806:	d12c      	bne.n	8003862 <HAL_ADC_ConfigChannel+0x966>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	4a4c      	ldr	r2, [pc, #304]	@ (8003940 <HAL_ADC_ConfigChannel+0xa44>)
 800380e:	4293      	cmp	r3, r2
 8003810:	f040 8086 	bne.w	8003920 <HAL_ADC_ConfigChannel+0xa24>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	4a47      	ldr	r2, [pc, #284]	@ (8003938 <HAL_ADC_ConfigChannel+0xa3c>)
 800381a:	4293      	cmp	r3, r2
 800381c:	d004      	beq.n	8003828 <HAL_ADC_ConfigChannel+0x92c>
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	4a46      	ldr	r2, [pc, #280]	@ (800393c <HAL_ADC_ConfigChannel+0xa40>)
 8003824:	4293      	cmp	r3, r2
 8003826:	d101      	bne.n	800382c <HAL_ADC_ConfigChannel+0x930>
 8003828:	4a47      	ldr	r2, [pc, #284]	@ (8003948 <HAL_ADC_ConfigChannel+0xa4c>)
 800382a:	e000      	b.n	800382e <HAL_ADC_ConfigChannel+0x932>
 800382c:	4a41      	ldr	r2, [pc, #260]	@ (8003934 <HAL_ADC_ConfigChannel+0xa38>)
 800382e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003832:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003836:	4619      	mov	r1, r3
 8003838:	4610      	mov	r0, r2
 800383a:	f7fe fc7e 	bl	800213a <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800383e:	4b43      	ldr	r3, [pc, #268]	@ (800394c <HAL_ADC_ConfigChannel+0xa50>)
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	099b      	lsrs	r3, r3, #6
 8003844:	4a42      	ldr	r2, [pc, #264]	@ (8003950 <HAL_ADC_ConfigChannel+0xa54>)
 8003846:	fba2 2303 	umull	r2, r3, r2, r3
 800384a:	099b      	lsrs	r3, r3, #6
 800384c:	3301      	adds	r3, #1
 800384e:	005b      	lsls	r3, r3, #1
 8003850:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8003852:	e002      	b.n	800385a <HAL_ADC_ConfigChannel+0x95e>
              {
                wait_loop_index--;
 8003854:	68bb      	ldr	r3, [r7, #8]
 8003856:	3b01      	subs	r3, #1
 8003858:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 800385a:	68bb      	ldr	r3, [r7, #8]
 800385c:	2b00      	cmp	r3, #0
 800385e:	d1f9      	bne.n	8003854 <HAL_ADC_ConfigChannel+0x958>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003860:	e05e      	b.n	8003920 <HAL_ADC_ConfigChannel+0xa24>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003862:	683b      	ldr	r3, [r7, #0]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	4a3b      	ldr	r2, [pc, #236]	@ (8003954 <HAL_ADC_ConfigChannel+0xa58>)
 8003868:	4293      	cmp	r3, r2
 800386a:	d120      	bne.n	80038ae <HAL_ADC_ConfigChannel+0x9b2>
 800386c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003870:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003874:	2b00      	cmp	r3, #0
 8003876:	d11a      	bne.n	80038ae <HAL_ADC_ConfigChannel+0x9b2>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	4a30      	ldr	r2, [pc, #192]	@ (8003940 <HAL_ADC_ConfigChannel+0xa44>)
 800387e:	4293      	cmp	r3, r2
 8003880:	d14e      	bne.n	8003920 <HAL_ADC_ConfigChannel+0xa24>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	4a2c      	ldr	r2, [pc, #176]	@ (8003938 <HAL_ADC_ConfigChannel+0xa3c>)
 8003888:	4293      	cmp	r3, r2
 800388a:	d004      	beq.n	8003896 <HAL_ADC_ConfigChannel+0x99a>
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	4a2a      	ldr	r2, [pc, #168]	@ (800393c <HAL_ADC_ConfigChannel+0xa40>)
 8003892:	4293      	cmp	r3, r2
 8003894:	d101      	bne.n	800389a <HAL_ADC_ConfigChannel+0x99e>
 8003896:	4a2c      	ldr	r2, [pc, #176]	@ (8003948 <HAL_ADC_ConfigChannel+0xa4c>)
 8003898:	e000      	b.n	800389c <HAL_ADC_ConfigChannel+0x9a0>
 800389a:	4a26      	ldr	r2, [pc, #152]	@ (8003934 <HAL_ADC_ConfigChannel+0xa38>)
 800389c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80038a0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80038a4:	4619      	mov	r1, r3
 80038a6:	4610      	mov	r0, r2
 80038a8:	f7fe fc47 	bl	800213a <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80038ac:	e038      	b.n	8003920 <HAL_ADC_ConfigChannel+0xa24>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80038ae:	683b      	ldr	r3, [r7, #0]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	4a29      	ldr	r2, [pc, #164]	@ (8003958 <HAL_ADC_ConfigChannel+0xa5c>)
 80038b4:	4293      	cmp	r3, r2
 80038b6:	d133      	bne.n	8003920 <HAL_ADC_ConfigChannel+0xa24>
 80038b8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80038bc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d12d      	bne.n	8003920 <HAL_ADC_ConfigChannel+0xa24>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	4a1d      	ldr	r2, [pc, #116]	@ (8003940 <HAL_ADC_ConfigChannel+0xa44>)
 80038ca:	4293      	cmp	r3, r2
 80038cc:	d128      	bne.n	8003920 <HAL_ADC_ConfigChannel+0xa24>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	4a19      	ldr	r2, [pc, #100]	@ (8003938 <HAL_ADC_ConfigChannel+0xa3c>)
 80038d4:	4293      	cmp	r3, r2
 80038d6:	d004      	beq.n	80038e2 <HAL_ADC_ConfigChannel+0x9e6>
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	4a17      	ldr	r2, [pc, #92]	@ (800393c <HAL_ADC_ConfigChannel+0xa40>)
 80038de:	4293      	cmp	r3, r2
 80038e0:	d101      	bne.n	80038e6 <HAL_ADC_ConfigChannel+0x9ea>
 80038e2:	4a19      	ldr	r2, [pc, #100]	@ (8003948 <HAL_ADC_ConfigChannel+0xa4c>)
 80038e4:	e000      	b.n	80038e8 <HAL_ADC_ConfigChannel+0x9ec>
 80038e6:	4a13      	ldr	r2, [pc, #76]	@ (8003934 <HAL_ADC_ConfigChannel+0xa38>)
 80038e8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80038ec:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80038f0:	4619      	mov	r1, r3
 80038f2:	4610      	mov	r0, r2
 80038f4:	f7fe fc21 	bl	800213a <LL_ADC_SetCommonPathInternalCh>
 80038f8:	e012      	b.n	8003920 <HAL_ADC_ConfigChannel+0xa24>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80038fe:	f043 0220 	orr.w	r2, r3, #32
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	661a      	str	r2, [r3, #96]	@ 0x60

          tmp_hal_status = HAL_ERROR;
 8003906:	2301      	movs	r3, #1
 8003908:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
 800390c:	e008      	b.n	8003920 <HAL_ADC_ConfigChannel+0xa24>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003912:	f043 0220 	orr.w	r2, r3, #32
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 800391a:	2301      	movs	r3, #1
 800391c:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	2200      	movs	r2, #0
 8003924:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 8003928:	f897 30df 	ldrb.w	r3, [r7, #223]	@ 0xdf
}
 800392c:	4618      	mov	r0, r3
 800392e:	37e4      	adds	r7, #228	@ 0xe4
 8003930:	46bd      	mov	sp, r7
 8003932:	bd90      	pop	{r4, r7, pc}
 8003934:	58026300 	.word	0x58026300
 8003938:	40022000 	.word	0x40022000
 800393c:	40022100 	.word	0x40022100
 8003940:	58026000 	.word	0x58026000
 8003944:	c7520000 	.word	0xc7520000
 8003948:	40022300 	.word	0x40022300
 800394c:	24000010 	.word	0x24000010
 8003950:	053e2d63 	.word	0x053e2d63
 8003954:	c3210000 	.word	0xc3210000
 8003958:	cb840000 	.word	0xcb840000

0800395c <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 800395c:	b580      	push	{r7, lr}
 800395e:	b088      	sub	sp, #32
 8003960:	af00      	add	r7, sp, #0
 8003962:	6078      	str	r0, [r7, #4]
 8003964:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8003966:	2300      	movs	r3, #0
 8003968:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 800396a:	683b      	ldr	r3, [r7, #0]
 800396c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	4618      	mov	r0, r3
 8003974:	f7fe fe7e 	bl	8002674 <LL_ADC_REG_IsConversionOngoing>
 8003978:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	4618      	mov	r0, r3
 8003980:	f7fe fea0 	bl	80026c4 <LL_ADC_INJ_IsConversionOngoing>
 8003984:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8003986:	693b      	ldr	r3, [r7, #16]
 8003988:	2b00      	cmp	r3, #0
 800398a:	d103      	bne.n	8003994 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	2b00      	cmp	r3, #0
 8003990:	f000 8098 	beq.w	8003ac4 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	68db      	ldr	r3, [r3, #12]
 800399a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d02a      	beq.n	80039f8 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	7e5b      	ldrb	r3, [r3, #25]
 80039a6:	2b01      	cmp	r3, #1
 80039a8:	d126      	bne.n	80039f8 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	7e1b      	ldrb	r3, [r3, #24]
 80039ae:	2b01      	cmp	r3, #1
 80039b0:	d122      	bne.n	80039f8 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 80039b2:	2301      	movs	r3, #1
 80039b4:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80039b6:	e014      	b.n	80039e2 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 80039b8:	69fb      	ldr	r3, [r7, #28]
 80039ba:	4a45      	ldr	r2, [pc, #276]	@ (8003ad0 <ADC_ConversionStop+0x174>)
 80039bc:	4293      	cmp	r3, r2
 80039be:	d90d      	bls.n	80039dc <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80039c4:	f043 0210 	orr.w	r2, r3, #16
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	661a      	str	r2, [r3, #96]	@ 0x60

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80039d0:	f043 0201 	orr.w	r2, r3, #1
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	665a      	str	r2, [r3, #100]	@ 0x64

          return HAL_ERROR;
 80039d8:	2301      	movs	r3, #1
 80039da:	e074      	b.n	8003ac6 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 80039dc:	69fb      	ldr	r3, [r7, #28]
 80039de:	3301      	adds	r3, #1
 80039e0:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039ec:	2b40      	cmp	r3, #64	@ 0x40
 80039ee:	d1e3      	bne.n	80039b8 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	2240      	movs	r2, #64	@ 0x40
 80039f6:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 80039f8:	69bb      	ldr	r3, [r7, #24]
 80039fa:	2b02      	cmp	r3, #2
 80039fc:	d014      	beq.n	8003a28 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	4618      	mov	r0, r3
 8003a04:	f7fe fe36 	bl	8002674 <LL_ADC_REG_IsConversionOngoing>
 8003a08:	4603      	mov	r3, r0
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d00c      	beq.n	8003a28 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	4618      	mov	r0, r3
 8003a14:	f7fe fdf3 	bl	80025fe <LL_ADC_IsDisableOngoing>
 8003a18:	4603      	mov	r3, r0
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d104      	bne.n	8003a28 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	4618      	mov	r0, r3
 8003a24:	f7fe fe12 	bl	800264c <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8003a28:	69bb      	ldr	r3, [r7, #24]
 8003a2a:	2b01      	cmp	r3, #1
 8003a2c:	d014      	beq.n	8003a58 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	4618      	mov	r0, r3
 8003a34:	f7fe fe46 	bl	80026c4 <LL_ADC_INJ_IsConversionOngoing>
 8003a38:	4603      	mov	r3, r0
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d00c      	beq.n	8003a58 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	4618      	mov	r0, r3
 8003a44:	f7fe fddb 	bl	80025fe <LL_ADC_IsDisableOngoing>
 8003a48:	4603      	mov	r3, r0
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d104      	bne.n	8003a58 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	4618      	mov	r0, r3
 8003a54:	f7fe fe22 	bl	800269c <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8003a58:	69bb      	ldr	r3, [r7, #24]
 8003a5a:	2b02      	cmp	r3, #2
 8003a5c:	d005      	beq.n	8003a6a <ADC_ConversionStop+0x10e>
 8003a5e:	69bb      	ldr	r3, [r7, #24]
 8003a60:	2b03      	cmp	r3, #3
 8003a62:	d105      	bne.n	8003a70 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8003a64:	230c      	movs	r3, #12
 8003a66:	617b      	str	r3, [r7, #20]
        break;
 8003a68:	e005      	b.n	8003a76 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8003a6a:	2308      	movs	r3, #8
 8003a6c:	617b      	str	r3, [r7, #20]
        break;
 8003a6e:	e002      	b.n	8003a76 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8003a70:	2304      	movs	r3, #4
 8003a72:	617b      	str	r3, [r7, #20]
        break;
 8003a74:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8003a76:	f7fe fb1d 	bl	80020b4 <HAL_GetTick>
 8003a7a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003a7c:	e01b      	b.n	8003ab6 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8003a7e:	f7fe fb19 	bl	80020b4 <HAL_GetTick>
 8003a82:	4602      	mov	r2, r0
 8003a84:	68bb      	ldr	r3, [r7, #8]
 8003a86:	1ad3      	subs	r3, r2, r3
 8003a88:	2b05      	cmp	r3, #5
 8003a8a:	d914      	bls.n	8003ab6 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	689a      	ldr	r2, [r3, #8]
 8003a92:	697b      	ldr	r3, [r7, #20]
 8003a94:	4013      	ands	r3, r2
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d00d      	beq.n	8003ab6 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a9e:	f043 0210 	orr.w	r2, r3, #16
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	661a      	str	r2, [r3, #96]	@ 0x60

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003aaa:	f043 0201 	orr.w	r2, r3, #1
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	665a      	str	r2, [r3, #100]	@ 0x64

          return HAL_ERROR;
 8003ab2:	2301      	movs	r3, #1
 8003ab4:	e007      	b.n	8003ac6 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	689a      	ldr	r2, [r3, #8]
 8003abc:	697b      	ldr	r3, [r7, #20]
 8003abe:	4013      	ands	r3, r2
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d1dc      	bne.n	8003a7e <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8003ac4:	2300      	movs	r3, #0
}
 8003ac6:	4618      	mov	r0, r3
 8003ac8:	3720      	adds	r7, #32
 8003aca:	46bd      	mov	sp, r7
 8003acc:	bd80      	pop	{r7, pc}
 8003ace:	bf00      	nop
 8003ad0:	000cdbff 	.word	0x000cdbff

08003ad4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003ad4:	b580      	push	{r7, lr}
 8003ad6:	b084      	sub	sp, #16
 8003ad8:	af00      	add	r7, sp, #0
 8003ada:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	f7fe fd79 	bl	80025d8 <LL_ADC_IsEnabled>
 8003ae6:	4603      	mov	r3, r0
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d16e      	bne.n	8003bca <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	689a      	ldr	r2, [r3, #8]
 8003af2:	4b38      	ldr	r3, [pc, #224]	@ (8003bd4 <ADC_Enable+0x100>)
 8003af4:	4013      	ands	r3, r2
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d00d      	beq.n	8003b16 <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003afe:	f043 0210 	orr.w	r2, r3, #16
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003b0a:	f043 0201 	orr.w	r2, r3, #1
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	665a      	str	r2, [r3, #100]	@ 0x64

      return HAL_ERROR;
 8003b12:	2301      	movs	r3, #1
 8003b14:	e05a      	b.n	8003bcc <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	4618      	mov	r0, r3
 8003b1c:	f7fe fd34 	bl	8002588 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003b20:	f7fe fac8 	bl	80020b4 <HAL_GetTick>
 8003b24:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	4a2b      	ldr	r2, [pc, #172]	@ (8003bd8 <ADC_Enable+0x104>)
 8003b2c:	4293      	cmp	r3, r2
 8003b2e:	d004      	beq.n	8003b3a <ADC_Enable+0x66>
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	4a29      	ldr	r2, [pc, #164]	@ (8003bdc <ADC_Enable+0x108>)
 8003b36:	4293      	cmp	r3, r2
 8003b38:	d101      	bne.n	8003b3e <ADC_Enable+0x6a>
 8003b3a:	4b29      	ldr	r3, [pc, #164]	@ (8003be0 <ADC_Enable+0x10c>)
 8003b3c:	e000      	b.n	8003b40 <ADC_Enable+0x6c>
 8003b3e:	4b29      	ldr	r3, [pc, #164]	@ (8003be4 <ADC_Enable+0x110>)
 8003b40:	4618      	mov	r0, r3
 8003b42:	f7fe fcb7 	bl	80024b4 <LL_ADC_GetMultimode>
 8003b46:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	4a23      	ldr	r2, [pc, #140]	@ (8003bdc <ADC_Enable+0x108>)
 8003b4e:	4293      	cmp	r3, r2
 8003b50:	d002      	beq.n	8003b58 <ADC_Enable+0x84>
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	e000      	b.n	8003b5a <ADC_Enable+0x86>
 8003b58:	4b1f      	ldr	r3, [pc, #124]	@ (8003bd8 <ADC_Enable+0x104>)
 8003b5a:	687a      	ldr	r2, [r7, #4]
 8003b5c:	6812      	ldr	r2, [r2, #0]
 8003b5e:	4293      	cmp	r3, r2
 8003b60:	d02c      	beq.n	8003bbc <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003b62:	68bb      	ldr	r3, [r7, #8]
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d130      	bne.n	8003bca <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003b68:	e028      	b.n	8003bbc <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	4618      	mov	r0, r3
 8003b70:	f7fe fd32 	bl	80025d8 <LL_ADC_IsEnabled>
 8003b74:	4603      	mov	r3, r0
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d104      	bne.n	8003b84 <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	4618      	mov	r0, r3
 8003b80:	f7fe fd02 	bl	8002588 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003b84:	f7fe fa96 	bl	80020b4 <HAL_GetTick>
 8003b88:	4602      	mov	r2, r0
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	1ad3      	subs	r3, r2, r3
 8003b8e:	2b02      	cmp	r3, #2
 8003b90:	d914      	bls.n	8003bbc <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	f003 0301 	and.w	r3, r3, #1
 8003b9c:	2b01      	cmp	r3, #1
 8003b9e:	d00d      	beq.n	8003bbc <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ba4:	f043 0210 	orr.w	r2, r3, #16
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	661a      	str	r2, [r3, #96]	@ 0x60

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003bb0:	f043 0201 	orr.w	r2, r3, #1
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	665a      	str	r2, [r3, #100]	@ 0x64

            return HAL_ERROR;
 8003bb8:	2301      	movs	r3, #1
 8003bba:	e007      	b.n	8003bcc <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f003 0301 	and.w	r3, r3, #1
 8003bc6:	2b01      	cmp	r3, #1
 8003bc8:	d1cf      	bne.n	8003b6a <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003bca:	2300      	movs	r3, #0
}
 8003bcc:	4618      	mov	r0, r3
 8003bce:	3710      	adds	r7, #16
 8003bd0:	46bd      	mov	sp, r7
 8003bd2:	bd80      	pop	{r7, pc}
 8003bd4:	8000003f 	.word	0x8000003f
 8003bd8:	40022000 	.word	0x40022000
 8003bdc:	40022100 	.word	0x40022100
 8003be0:	40022300 	.word	0x40022300
 8003be4:	58026300 	.word	0x58026300

08003be8 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003be8:	b580      	push	{r7, lr}
 8003bea:	b084      	sub	sp, #16
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	4618      	mov	r0, r3
 8003bf6:	f7fe fd02 	bl	80025fe <LL_ADC_IsDisableOngoing>
 8003bfa:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	4618      	mov	r0, r3
 8003c02:	f7fe fce9 	bl	80025d8 <LL_ADC_IsEnabled>
 8003c06:	4603      	mov	r3, r0
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d047      	beq.n	8003c9c <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d144      	bne.n	8003c9c <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	689b      	ldr	r3, [r3, #8]
 8003c18:	f003 030d 	and.w	r3, r3, #13
 8003c1c:	2b01      	cmp	r3, #1
 8003c1e:	d10c      	bne.n	8003c3a <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	4618      	mov	r0, r3
 8003c26:	f7fe fcc3 	bl	80025b0 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	2203      	movs	r2, #3
 8003c30:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003c32:	f7fe fa3f 	bl	80020b4 <HAL_GetTick>
 8003c36:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003c38:	e029      	b.n	8003c8e <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c3e:	f043 0210 	orr.w	r2, r3, #16
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	661a      	str	r2, [r3, #96]	@ 0x60
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003c4a:	f043 0201 	orr.w	r2, r3, #1
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	665a      	str	r2, [r3, #100]	@ 0x64
      return HAL_ERROR;
 8003c52:	2301      	movs	r3, #1
 8003c54:	e023      	b.n	8003c9e <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003c56:	f7fe fa2d 	bl	80020b4 <HAL_GetTick>
 8003c5a:	4602      	mov	r2, r0
 8003c5c:	68bb      	ldr	r3, [r7, #8]
 8003c5e:	1ad3      	subs	r3, r2, r3
 8003c60:	2b02      	cmp	r3, #2
 8003c62:	d914      	bls.n	8003c8e <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	689b      	ldr	r3, [r3, #8]
 8003c6a:	f003 0301 	and.w	r3, r3, #1
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d00d      	beq.n	8003c8e <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c76:	f043 0210 	orr.w	r2, r3, #16
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	661a      	str	r2, [r3, #96]	@ 0x60

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003c82:	f043 0201 	orr.w	r2, r3, #1
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	665a      	str	r2, [r3, #100]	@ 0x64

          return HAL_ERROR;
 8003c8a:	2301      	movs	r3, #1
 8003c8c:	e007      	b.n	8003c9e <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	689b      	ldr	r3, [r3, #8]
 8003c94:	f003 0301 	and.w	r3, r3, #1
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d1dc      	bne.n	8003c56 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003c9c:	2300      	movs	r3, #0
}
 8003c9e:	4618      	mov	r0, r3
 8003ca0:	3710      	adds	r7, #16
 8003ca2:	46bd      	mov	sp, r7
 8003ca4:	bd80      	pop	{r7, pc}
	...

08003ca8 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8003ca8:	b580      	push	{r7, lr}
 8003caa:	b084      	sub	sp, #16
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	4a6c      	ldr	r2, [pc, #432]	@ (8003e68 <ADC_ConfigureBoostMode+0x1c0>)
 8003cb6:	4293      	cmp	r3, r2
 8003cb8:	d004      	beq.n	8003cc4 <ADC_ConfigureBoostMode+0x1c>
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	4a6b      	ldr	r2, [pc, #428]	@ (8003e6c <ADC_ConfigureBoostMode+0x1c4>)
 8003cc0:	4293      	cmp	r3, r2
 8003cc2:	d109      	bne.n	8003cd8 <ADC_ConfigureBoostMode+0x30>
 8003cc4:	4b6a      	ldr	r3, [pc, #424]	@ (8003e70 <ADC_ConfigureBoostMode+0x1c8>)
 8003cc6:	689b      	ldr	r3, [r3, #8]
 8003cc8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	bf14      	ite	ne
 8003cd0:	2301      	movne	r3, #1
 8003cd2:	2300      	moveq	r3, #0
 8003cd4:	b2db      	uxtb	r3, r3
 8003cd6:	e008      	b.n	8003cea <ADC_ConfigureBoostMode+0x42>
 8003cd8:	4b66      	ldr	r3, [pc, #408]	@ (8003e74 <ADC_ConfigureBoostMode+0x1cc>)
 8003cda:	689b      	ldr	r3, [r3, #8]
 8003cdc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	bf14      	ite	ne
 8003ce4:	2301      	movne	r3, #1
 8003ce6:	2300      	moveq	r3, #0
 8003ce8:	b2db      	uxtb	r3, r3
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d01c      	beq.n	8003d28 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8003cee:	f002 fdbb 	bl	8006868 <HAL_RCC_GetHCLKFreq>
 8003cf2:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	685b      	ldr	r3, [r3, #4]
 8003cf8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003cfc:	d010      	beq.n	8003d20 <ADC_ConfigureBoostMode+0x78>
 8003cfe:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003d02:	d873      	bhi.n	8003dec <ADC_ConfigureBoostMode+0x144>
 8003d04:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003d08:	d002      	beq.n	8003d10 <ADC_ConfigureBoostMode+0x68>
 8003d0a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003d0e:	d16d      	bne.n	8003dec <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	685b      	ldr	r3, [r3, #4]
 8003d14:	0c1b      	lsrs	r3, r3, #16
 8003d16:	68fa      	ldr	r2, [r7, #12]
 8003d18:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d1c:	60fb      	str	r3, [r7, #12]
        break;
 8003d1e:	e068      	b.n	8003df2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	089b      	lsrs	r3, r3, #2
 8003d24:	60fb      	str	r3, [r7, #12]
        break;
 8003d26:	e064      	b.n	8003df2 <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8003d28:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8003d2c:	f04f 0100 	mov.w	r1, #0
 8003d30:	f003 ff96 	bl	8007c60 <HAL_RCCEx_GetPeriphCLKFreq>
 8003d34:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	685b      	ldr	r3, [r3, #4]
 8003d3a:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8003d3e:	d051      	beq.n	8003de4 <ADC_ConfigureBoostMode+0x13c>
 8003d40:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8003d44:	d854      	bhi.n	8003df0 <ADC_ConfigureBoostMode+0x148>
 8003d46:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8003d4a:	d047      	beq.n	8003ddc <ADC_ConfigureBoostMode+0x134>
 8003d4c:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8003d50:	d84e      	bhi.n	8003df0 <ADC_ConfigureBoostMode+0x148>
 8003d52:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8003d56:	d03d      	beq.n	8003dd4 <ADC_ConfigureBoostMode+0x12c>
 8003d58:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8003d5c:	d848      	bhi.n	8003df0 <ADC_ConfigureBoostMode+0x148>
 8003d5e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003d62:	d033      	beq.n	8003dcc <ADC_ConfigureBoostMode+0x124>
 8003d64:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003d68:	d842      	bhi.n	8003df0 <ADC_ConfigureBoostMode+0x148>
 8003d6a:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8003d6e:	d029      	beq.n	8003dc4 <ADC_ConfigureBoostMode+0x11c>
 8003d70:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8003d74:	d83c      	bhi.n	8003df0 <ADC_ConfigureBoostMode+0x148>
 8003d76:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8003d7a:	d01a      	beq.n	8003db2 <ADC_ConfigureBoostMode+0x10a>
 8003d7c:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8003d80:	d836      	bhi.n	8003df0 <ADC_ConfigureBoostMode+0x148>
 8003d82:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8003d86:	d014      	beq.n	8003db2 <ADC_ConfigureBoostMode+0x10a>
 8003d88:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8003d8c:	d830      	bhi.n	8003df0 <ADC_ConfigureBoostMode+0x148>
 8003d8e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003d92:	d00e      	beq.n	8003db2 <ADC_ConfigureBoostMode+0x10a>
 8003d94:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003d98:	d82a      	bhi.n	8003df0 <ADC_ConfigureBoostMode+0x148>
 8003d9a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003d9e:	d008      	beq.n	8003db2 <ADC_ConfigureBoostMode+0x10a>
 8003da0:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003da4:	d824      	bhi.n	8003df0 <ADC_ConfigureBoostMode+0x148>
 8003da6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003daa:	d002      	beq.n	8003db2 <ADC_ConfigureBoostMode+0x10a>
 8003dac:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003db0:	d11e      	bne.n	8003df0 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	685b      	ldr	r3, [r3, #4]
 8003db6:	0c9b      	lsrs	r3, r3, #18
 8003db8:	005b      	lsls	r3, r3, #1
 8003dba:	68fa      	ldr	r2, [r7, #12]
 8003dbc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003dc0:	60fb      	str	r3, [r7, #12]
        break;
 8003dc2:	e016      	b.n	8003df2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	091b      	lsrs	r3, r3, #4
 8003dc8:	60fb      	str	r3, [r7, #12]
        break;
 8003dca:	e012      	b.n	8003df2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	095b      	lsrs	r3, r3, #5
 8003dd0:	60fb      	str	r3, [r7, #12]
        break;
 8003dd2:	e00e      	b.n	8003df2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	099b      	lsrs	r3, r3, #6
 8003dd8:	60fb      	str	r3, [r7, #12]
        break;
 8003dda:	e00a      	b.n	8003df2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	09db      	lsrs	r3, r3, #7
 8003de0:	60fb      	str	r3, [r7, #12]
        break;
 8003de2:	e006      	b.n	8003df2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	0a1b      	lsrs	r3, r3, #8
 8003de8:	60fb      	str	r3, [r7, #12]
        break;
 8003dea:	e002      	b.n	8003df2 <ADC_ConfigureBoostMode+0x14a>
        break;
 8003dec:	bf00      	nop
 8003dee:	e000      	b.n	8003df2 <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8003df0:	bf00      	nop
    }
  }

#if defined(ADC_VER_V5_3) || defined(ADC_VER_V5_V90)
  freq /= 2U;
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	085b      	lsrs	r3, r3, #1
 8003df6:	60fb      	str	r3, [r7, #12]
  if (freq <= 6250000UL)
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	4a1f      	ldr	r2, [pc, #124]	@ (8003e78 <ADC_ConfigureBoostMode+0x1d0>)
 8003dfc:	4293      	cmp	r3, r2
 8003dfe:	d808      	bhi.n	8003e12 <ADC_ConfigureBoostMode+0x16a>
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	689a      	ldr	r2, [r3, #8]
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8003e0e:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8003e10:	e025      	b.n	8003e5e <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 12500000UL)
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	4a19      	ldr	r2, [pc, #100]	@ (8003e7c <ADC_ConfigureBoostMode+0x1d4>)
 8003e16:	4293      	cmp	r3, r2
 8003e18:	d80a      	bhi.n	8003e30 <ADC_ConfigureBoostMode+0x188>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	689b      	ldr	r3, [r3, #8]
 8003e20:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003e2c:	609a      	str	r2, [r3, #8]
}
 8003e2e:	e016      	b.n	8003e5e <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 25000000UL)
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	4a13      	ldr	r2, [pc, #76]	@ (8003e80 <ADC_ConfigureBoostMode+0x1d8>)
 8003e34:	4293      	cmp	r3, r2
 8003e36:	d80a      	bhi.n	8003e4e <ADC_ConfigureBoostMode+0x1a6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	689b      	ldr	r3, [r3, #8]
 8003e3e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003e4a:	609a      	str	r2, [r3, #8]
}
 8003e4c:	e007      	b.n	8003e5e <ADC_ConfigureBoostMode+0x1b6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	689a      	ldr	r2, [r3, #8]
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8003e5c:	609a      	str	r2, [r3, #8]
}
 8003e5e:	bf00      	nop
 8003e60:	3710      	adds	r7, #16
 8003e62:	46bd      	mov	sp, r7
 8003e64:	bd80      	pop	{r7, pc}
 8003e66:	bf00      	nop
 8003e68:	40022000 	.word	0x40022000
 8003e6c:	40022100 	.word	0x40022100
 8003e70:	40022300 	.word	0x40022300
 8003e74:	58026300 	.word	0x58026300
 8003e78:	005f5e10 	.word	0x005f5e10
 8003e7c:	00bebc20 	.word	0x00bebc20
 8003e80:	017d7840 	.word	0x017d7840

08003e84 <LL_ADC_IsEnabled>:
{
 8003e84:	b480      	push	{r7}
 8003e86:	b083      	sub	sp, #12
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	689b      	ldr	r3, [r3, #8]
 8003e90:	f003 0301 	and.w	r3, r3, #1
 8003e94:	2b01      	cmp	r3, #1
 8003e96:	d101      	bne.n	8003e9c <LL_ADC_IsEnabled+0x18>
 8003e98:	2301      	movs	r3, #1
 8003e9a:	e000      	b.n	8003e9e <LL_ADC_IsEnabled+0x1a>
 8003e9c:	2300      	movs	r3, #0
}
 8003e9e:	4618      	mov	r0, r3
 8003ea0:	370c      	adds	r7, #12
 8003ea2:	46bd      	mov	sp, r7
 8003ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea8:	4770      	bx	lr

08003eaa <LL_ADC_REG_IsConversionOngoing>:
{
 8003eaa:	b480      	push	{r7}
 8003eac:	b083      	sub	sp, #12
 8003eae:	af00      	add	r7, sp, #0
 8003eb0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	689b      	ldr	r3, [r3, #8]
 8003eb6:	f003 0304 	and.w	r3, r3, #4
 8003eba:	2b04      	cmp	r3, #4
 8003ebc:	d101      	bne.n	8003ec2 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003ebe:	2301      	movs	r3, #1
 8003ec0:	e000      	b.n	8003ec4 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003ec2:	2300      	movs	r3, #0
}
 8003ec4:	4618      	mov	r0, r3
 8003ec6:	370c      	adds	r7, #12
 8003ec8:	46bd      	mov	sp, r7
 8003eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ece:	4770      	bx	lr

08003ed0 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8003ed0:	b590      	push	{r4, r7, lr}
 8003ed2:	b0a3      	sub	sp, #140	@ 0x8c
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	6078      	str	r0, [r7, #4]
 8003ed8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003eda:	2300      	movs	r3, #0
 8003edc:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003ee6:	2b01      	cmp	r3, #1
 8003ee8:	d101      	bne.n	8003eee <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003eea:	2302      	movs	r3, #2
 8003eec:	e0c1      	b.n	8004072 <HAL_ADCEx_MultiModeConfigChannel+0x1a2>
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	2201      	movs	r2, #1
 8003ef2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8003ef6:	2300      	movs	r3, #0
 8003ef8:	66fb      	str	r3, [r7, #108]	@ 0x6c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8003efa:	2300      	movs	r3, #0
 8003efc:	673b      	str	r3, [r7, #112]	@ 0x70

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	4a5e      	ldr	r2, [pc, #376]	@ (800407c <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8003f04:	4293      	cmp	r3, r2
 8003f06:	d102      	bne.n	8003f0e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003f08:	4b5d      	ldr	r3, [pc, #372]	@ (8004080 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8003f0a:	60fb      	str	r3, [r7, #12]
 8003f0c:	e001      	b.n	8003f12 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8003f0e:	2300      	movs	r3, #0
 8003f10:	60fb      	str	r3, [r7, #12]

  if (tmphadcSlave.Instance == NULL)
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d10b      	bne.n	8003f30 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f1c:	f043 0220 	orr.w	r2, r3, #32
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	2200      	movs	r2, #0
 8003f28:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    return HAL_ERROR;
 8003f2c:	2301      	movs	r3, #1
 8003f2e:	e0a0      	b.n	8004072 <HAL_ADCEx_MultiModeConfigChannel+0x1a2>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	4618      	mov	r0, r3
 8003f34:	f7ff ffb9 	bl	8003eaa <LL_ADC_REG_IsConversionOngoing>
 8003f38:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	4618      	mov	r0, r3
 8003f42:	f7ff ffb2 	bl	8003eaa <LL_ADC_REG_IsConversionOngoing>
 8003f46:	4603      	mov	r3, r0
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	f040 8081 	bne.w	8004050 <HAL_ADCEx_MultiModeConfigChannel+0x180>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8003f4e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d17c      	bne.n	8004050 <HAL_ADCEx_MultiModeConfigChannel+0x180>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	4a48      	ldr	r2, [pc, #288]	@ (800407c <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8003f5c:	4293      	cmp	r3, r2
 8003f5e:	d004      	beq.n	8003f6a <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	4a46      	ldr	r2, [pc, #280]	@ (8004080 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8003f66:	4293      	cmp	r3, r2
 8003f68:	d101      	bne.n	8003f6e <HAL_ADCEx_MultiModeConfigChannel+0x9e>
 8003f6a:	4b46      	ldr	r3, [pc, #280]	@ (8004084 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8003f6c:	e000      	b.n	8003f70 <HAL_ADCEx_MultiModeConfigChannel+0xa0>
 8003f6e:	4b46      	ldr	r3, [pc, #280]	@ (8004088 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8003f70:	67fb      	str	r3, [r7, #124]	@ 0x7c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003f72:	683b      	ldr	r3, [r7, #0]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d039      	beq.n	8003fee <HAL_ADCEx_MultiModeConfigChannel+0x11e>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8003f7a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003f7c:	689b      	ldr	r3, [r3, #8]
 8003f7e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003f82:	683b      	ldr	r3, [r7, #0]
 8003f84:	685b      	ldr	r3, [r3, #4]
 8003f86:	431a      	orrs	r2, r3
 8003f88:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003f8a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	4a3a      	ldr	r2, [pc, #232]	@ (800407c <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8003f92:	4293      	cmp	r3, r2
 8003f94:	d004      	beq.n	8003fa0 <HAL_ADCEx_MultiModeConfigChannel+0xd0>
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	4a39      	ldr	r2, [pc, #228]	@ (8004080 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8003f9c:	4293      	cmp	r3, r2
 8003f9e:	d10e      	bne.n	8003fbe <HAL_ADCEx_MultiModeConfigChannel+0xee>
 8003fa0:	4836      	ldr	r0, [pc, #216]	@ (800407c <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8003fa2:	f7ff ff6f 	bl	8003e84 <LL_ADC_IsEnabled>
 8003fa6:	4604      	mov	r4, r0
 8003fa8:	4835      	ldr	r0, [pc, #212]	@ (8004080 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8003faa:	f7ff ff6b 	bl	8003e84 <LL_ADC_IsEnabled>
 8003fae:	4603      	mov	r3, r0
 8003fb0:	4323      	orrs	r3, r4
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	bf0c      	ite	eq
 8003fb6:	2301      	moveq	r3, #1
 8003fb8:	2300      	movne	r3, #0
 8003fba:	b2db      	uxtb	r3, r3
 8003fbc:	e008      	b.n	8003fd0 <HAL_ADCEx_MultiModeConfigChannel+0x100>
 8003fbe:	4833      	ldr	r0, [pc, #204]	@ (800408c <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 8003fc0:	f7ff ff60 	bl	8003e84 <LL_ADC_IsEnabled>
 8003fc4:	4603      	mov	r3, r0
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	bf0c      	ite	eq
 8003fca:	2301      	moveq	r3, #1
 8003fcc:	2300      	movne	r3, #0
 8003fce:	b2db      	uxtb	r3, r3
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d047      	beq.n	8004064 <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003fd4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003fd6:	689a      	ldr	r2, [r3, #8]
 8003fd8:	4b2d      	ldr	r3, [pc, #180]	@ (8004090 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8003fda:	4013      	ands	r3, r2
 8003fdc:	683a      	ldr	r2, [r7, #0]
 8003fde:	6811      	ldr	r1, [r2, #0]
 8003fe0:	683a      	ldr	r2, [r7, #0]
 8003fe2:	6892      	ldr	r2, [r2, #8]
 8003fe4:	430a      	orrs	r2, r1
 8003fe6:	431a      	orrs	r2, r3
 8003fe8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003fea:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003fec:	e03a      	b.n	8004064 <HAL_ADCEx_MultiModeConfigChannel+0x194>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8003fee:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003ff0:	689b      	ldr	r3, [r3, #8]
 8003ff2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003ff6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003ff8:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	4a1f      	ldr	r2, [pc, #124]	@ (800407c <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8004000:	4293      	cmp	r3, r2
 8004002:	d004      	beq.n	800400e <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	4a1d      	ldr	r2, [pc, #116]	@ (8004080 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 800400a:	4293      	cmp	r3, r2
 800400c:	d10e      	bne.n	800402c <HAL_ADCEx_MultiModeConfigChannel+0x15c>
 800400e:	481b      	ldr	r0, [pc, #108]	@ (800407c <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8004010:	f7ff ff38 	bl	8003e84 <LL_ADC_IsEnabled>
 8004014:	4604      	mov	r4, r0
 8004016:	481a      	ldr	r0, [pc, #104]	@ (8004080 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8004018:	f7ff ff34 	bl	8003e84 <LL_ADC_IsEnabled>
 800401c:	4603      	mov	r3, r0
 800401e:	4323      	orrs	r3, r4
 8004020:	2b00      	cmp	r3, #0
 8004022:	bf0c      	ite	eq
 8004024:	2301      	moveq	r3, #1
 8004026:	2300      	movne	r3, #0
 8004028:	b2db      	uxtb	r3, r3
 800402a:	e008      	b.n	800403e <HAL_ADCEx_MultiModeConfigChannel+0x16e>
 800402c:	4817      	ldr	r0, [pc, #92]	@ (800408c <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 800402e:	f7ff ff29 	bl	8003e84 <LL_ADC_IsEnabled>
 8004032:	4603      	mov	r3, r0
 8004034:	2b00      	cmp	r3, #0
 8004036:	bf0c      	ite	eq
 8004038:	2301      	moveq	r3, #1
 800403a:	2300      	movne	r3, #0
 800403c:	b2db      	uxtb	r3, r3
 800403e:	2b00      	cmp	r3, #0
 8004040:	d010      	beq.n	8004064 <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8004042:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004044:	689a      	ldr	r2, [r3, #8]
 8004046:	4b12      	ldr	r3, [pc, #72]	@ (8004090 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8004048:	4013      	ands	r3, r2
 800404a:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800404c:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800404e:	e009      	b.n	8004064 <HAL_ADCEx_MultiModeConfigChannel+0x194>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004054:	f043 0220 	orr.w	r2, r3, #32
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 800405c:	2301      	movs	r3, #1
 800405e:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 8004062:	e000      	b.n	8004066 <HAL_ADCEx_MultiModeConfigChannel+0x196>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004064:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	2200      	movs	r2, #0
 800406a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 800406e:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
}
 8004072:	4618      	mov	r0, r3
 8004074:	378c      	adds	r7, #140	@ 0x8c
 8004076:	46bd      	mov	sp, r7
 8004078:	bd90      	pop	{r4, r7, pc}
 800407a:	bf00      	nop
 800407c:	40022000 	.word	0x40022000
 8004080:	40022100 	.word	0x40022100
 8004084:	40022300 	.word	0x40022300
 8004088:	58026300 	.word	0x58026300
 800408c:	58026000 	.word	0x58026000
 8004090:	fffff0e0 	.word	0xfffff0e0

08004094 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004094:	b480      	push	{r7}
 8004096:	b085      	sub	sp, #20
 8004098:	af00      	add	r7, sp, #0
 800409a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	f003 0307 	and.w	r3, r3, #7
 80040a2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80040a4:	4b0b      	ldr	r3, [pc, #44]	@ (80040d4 <__NVIC_SetPriorityGrouping+0x40>)
 80040a6:	68db      	ldr	r3, [r3, #12]
 80040a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80040aa:	68ba      	ldr	r2, [r7, #8]
 80040ac:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80040b0:	4013      	ands	r3, r2
 80040b2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80040b8:	68bb      	ldr	r3, [r7, #8]
 80040ba:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80040bc:	4b06      	ldr	r3, [pc, #24]	@ (80040d8 <__NVIC_SetPriorityGrouping+0x44>)
 80040be:	4313      	orrs	r3, r2
 80040c0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80040c2:	4a04      	ldr	r2, [pc, #16]	@ (80040d4 <__NVIC_SetPriorityGrouping+0x40>)
 80040c4:	68bb      	ldr	r3, [r7, #8]
 80040c6:	60d3      	str	r3, [r2, #12]
}
 80040c8:	bf00      	nop
 80040ca:	3714      	adds	r7, #20
 80040cc:	46bd      	mov	sp, r7
 80040ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d2:	4770      	bx	lr
 80040d4:	e000ed00 	.word	0xe000ed00
 80040d8:	05fa0000 	.word	0x05fa0000

080040dc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80040dc:	b480      	push	{r7}
 80040de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80040e0:	4b04      	ldr	r3, [pc, #16]	@ (80040f4 <__NVIC_GetPriorityGrouping+0x18>)
 80040e2:	68db      	ldr	r3, [r3, #12]
 80040e4:	0a1b      	lsrs	r3, r3, #8
 80040e6:	f003 0307 	and.w	r3, r3, #7
}
 80040ea:	4618      	mov	r0, r3
 80040ec:	46bd      	mov	sp, r7
 80040ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f2:	4770      	bx	lr
 80040f4:	e000ed00 	.word	0xe000ed00

080040f8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80040f8:	b480      	push	{r7}
 80040fa:	b083      	sub	sp, #12
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	4603      	mov	r3, r0
 8004100:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8004102:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004106:	2b00      	cmp	r3, #0
 8004108:	db0b      	blt.n	8004122 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800410a:	88fb      	ldrh	r3, [r7, #6]
 800410c:	f003 021f 	and.w	r2, r3, #31
 8004110:	4907      	ldr	r1, [pc, #28]	@ (8004130 <__NVIC_EnableIRQ+0x38>)
 8004112:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004116:	095b      	lsrs	r3, r3, #5
 8004118:	2001      	movs	r0, #1
 800411a:	fa00 f202 	lsl.w	r2, r0, r2
 800411e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004122:	bf00      	nop
 8004124:	370c      	adds	r7, #12
 8004126:	46bd      	mov	sp, r7
 8004128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800412c:	4770      	bx	lr
 800412e:	bf00      	nop
 8004130:	e000e100 	.word	0xe000e100

08004134 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004134:	b480      	push	{r7}
 8004136:	b083      	sub	sp, #12
 8004138:	af00      	add	r7, sp, #0
 800413a:	4603      	mov	r3, r0
 800413c:	6039      	str	r1, [r7, #0]
 800413e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8004140:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004144:	2b00      	cmp	r3, #0
 8004146:	db0a      	blt.n	800415e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004148:	683b      	ldr	r3, [r7, #0]
 800414a:	b2da      	uxtb	r2, r3
 800414c:	490c      	ldr	r1, [pc, #48]	@ (8004180 <__NVIC_SetPriority+0x4c>)
 800414e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004152:	0112      	lsls	r2, r2, #4
 8004154:	b2d2      	uxtb	r2, r2
 8004156:	440b      	add	r3, r1
 8004158:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800415c:	e00a      	b.n	8004174 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800415e:	683b      	ldr	r3, [r7, #0]
 8004160:	b2da      	uxtb	r2, r3
 8004162:	4908      	ldr	r1, [pc, #32]	@ (8004184 <__NVIC_SetPriority+0x50>)
 8004164:	88fb      	ldrh	r3, [r7, #6]
 8004166:	f003 030f 	and.w	r3, r3, #15
 800416a:	3b04      	subs	r3, #4
 800416c:	0112      	lsls	r2, r2, #4
 800416e:	b2d2      	uxtb	r2, r2
 8004170:	440b      	add	r3, r1
 8004172:	761a      	strb	r2, [r3, #24]
}
 8004174:	bf00      	nop
 8004176:	370c      	adds	r7, #12
 8004178:	46bd      	mov	sp, r7
 800417a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800417e:	4770      	bx	lr
 8004180:	e000e100 	.word	0xe000e100
 8004184:	e000ed00 	.word	0xe000ed00

08004188 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004188:	b480      	push	{r7}
 800418a:	b089      	sub	sp, #36	@ 0x24
 800418c:	af00      	add	r7, sp, #0
 800418e:	60f8      	str	r0, [r7, #12]
 8004190:	60b9      	str	r1, [r7, #8]
 8004192:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	f003 0307 	and.w	r3, r3, #7
 800419a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800419c:	69fb      	ldr	r3, [r7, #28]
 800419e:	f1c3 0307 	rsb	r3, r3, #7
 80041a2:	2b04      	cmp	r3, #4
 80041a4:	bf28      	it	cs
 80041a6:	2304      	movcs	r3, #4
 80041a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80041aa:	69fb      	ldr	r3, [r7, #28]
 80041ac:	3304      	adds	r3, #4
 80041ae:	2b06      	cmp	r3, #6
 80041b0:	d902      	bls.n	80041b8 <NVIC_EncodePriority+0x30>
 80041b2:	69fb      	ldr	r3, [r7, #28]
 80041b4:	3b03      	subs	r3, #3
 80041b6:	e000      	b.n	80041ba <NVIC_EncodePriority+0x32>
 80041b8:	2300      	movs	r3, #0
 80041ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80041bc:	f04f 32ff 	mov.w	r2, #4294967295
 80041c0:	69bb      	ldr	r3, [r7, #24]
 80041c2:	fa02 f303 	lsl.w	r3, r2, r3
 80041c6:	43da      	mvns	r2, r3
 80041c8:	68bb      	ldr	r3, [r7, #8]
 80041ca:	401a      	ands	r2, r3
 80041cc:	697b      	ldr	r3, [r7, #20]
 80041ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80041d0:	f04f 31ff 	mov.w	r1, #4294967295
 80041d4:	697b      	ldr	r3, [r7, #20]
 80041d6:	fa01 f303 	lsl.w	r3, r1, r3
 80041da:	43d9      	mvns	r1, r3
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80041e0:	4313      	orrs	r3, r2
         );
}
 80041e2:	4618      	mov	r0, r3
 80041e4:	3724      	adds	r7, #36	@ 0x24
 80041e6:	46bd      	mov	sp, r7
 80041e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ec:	4770      	bx	lr
	...

080041f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80041f0:	b580      	push	{r7, lr}
 80041f2:	b082      	sub	sp, #8
 80041f4:	af00      	add	r7, sp, #0
 80041f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	3b01      	subs	r3, #1
 80041fc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004200:	d301      	bcc.n	8004206 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004202:	2301      	movs	r3, #1
 8004204:	e00f      	b.n	8004226 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004206:	4a0a      	ldr	r2, [pc, #40]	@ (8004230 <SysTick_Config+0x40>)
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	3b01      	subs	r3, #1
 800420c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800420e:	210f      	movs	r1, #15
 8004210:	f04f 30ff 	mov.w	r0, #4294967295
 8004214:	f7ff ff8e 	bl	8004134 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004218:	4b05      	ldr	r3, [pc, #20]	@ (8004230 <SysTick_Config+0x40>)
 800421a:	2200      	movs	r2, #0
 800421c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800421e:	4b04      	ldr	r3, [pc, #16]	@ (8004230 <SysTick_Config+0x40>)
 8004220:	2207      	movs	r2, #7
 8004222:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004224:	2300      	movs	r3, #0
}
 8004226:	4618      	mov	r0, r3
 8004228:	3708      	adds	r7, #8
 800422a:	46bd      	mov	sp, r7
 800422c:	bd80      	pop	{r7, pc}
 800422e:	bf00      	nop
 8004230:	e000e010 	.word	0xe000e010

08004234 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004234:	b580      	push	{r7, lr}
 8004236:	b082      	sub	sp, #8
 8004238:	af00      	add	r7, sp, #0
 800423a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800423c:	6878      	ldr	r0, [r7, #4]
 800423e:	f7ff ff29 	bl	8004094 <__NVIC_SetPriorityGrouping>
}
 8004242:	bf00      	nop
 8004244:	3708      	adds	r7, #8
 8004246:	46bd      	mov	sp, r7
 8004248:	bd80      	pop	{r7, pc}

0800424a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800424a:	b580      	push	{r7, lr}
 800424c:	b086      	sub	sp, #24
 800424e:	af00      	add	r7, sp, #0
 8004250:	4603      	mov	r3, r0
 8004252:	60b9      	str	r1, [r7, #8]
 8004254:	607a      	str	r2, [r7, #4]
 8004256:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004258:	f7ff ff40 	bl	80040dc <__NVIC_GetPriorityGrouping>
 800425c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800425e:	687a      	ldr	r2, [r7, #4]
 8004260:	68b9      	ldr	r1, [r7, #8]
 8004262:	6978      	ldr	r0, [r7, #20]
 8004264:	f7ff ff90 	bl	8004188 <NVIC_EncodePriority>
 8004268:	4602      	mov	r2, r0
 800426a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800426e:	4611      	mov	r1, r2
 8004270:	4618      	mov	r0, r3
 8004272:	f7ff ff5f 	bl	8004134 <__NVIC_SetPriority>
}
 8004276:	bf00      	nop
 8004278:	3718      	adds	r7, #24
 800427a:	46bd      	mov	sp, r7
 800427c:	bd80      	pop	{r7, pc}

0800427e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800427e:	b580      	push	{r7, lr}
 8004280:	b082      	sub	sp, #8
 8004282:	af00      	add	r7, sp, #0
 8004284:	4603      	mov	r3, r0
 8004286:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004288:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800428c:	4618      	mov	r0, r3
 800428e:	f7ff ff33 	bl	80040f8 <__NVIC_EnableIRQ>
}
 8004292:	bf00      	nop
 8004294:	3708      	adds	r7, #8
 8004296:	46bd      	mov	sp, r7
 8004298:	bd80      	pop	{r7, pc}

0800429a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800429a:	b580      	push	{r7, lr}
 800429c:	b082      	sub	sp, #8
 800429e:	af00      	add	r7, sp, #0
 80042a0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80042a2:	6878      	ldr	r0, [r7, #4]
 80042a4:	f7ff ffa4 	bl	80041f0 <SysTick_Config>
 80042a8:	4603      	mov	r3, r0
}
 80042aa:	4618      	mov	r0, r3
 80042ac:	3708      	adds	r7, #8
 80042ae:	46bd      	mov	sp, r7
 80042b0:	bd80      	pop	{r7, pc}
	...

080042b4 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 80042b4:	b580      	push	{r7, lr}
 80042b6:	b098      	sub	sp, #96	@ 0x60
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 80042bc:	4a84      	ldr	r2, [pc, #528]	@ (80044d0 <HAL_FDCAN_Init+0x21c>)
 80042be:	f107 030c 	add.w	r3, r7, #12
 80042c2:	4611      	mov	r1, r2
 80042c4:	224c      	movs	r2, #76	@ 0x4c
 80042c6:	4618      	mov	r0, r3
 80042c8:	f007 fbb8 	bl	800ba3c <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d101      	bne.n	80042d6 <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 80042d2:	2301      	movs	r3, #1
 80042d4:	e1c6      	b.n	8004664 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	4a7e      	ldr	r2, [pc, #504]	@ (80044d4 <HAL_FDCAN_Init+0x220>)
 80042dc:	4293      	cmp	r3, r2
 80042de:	d106      	bne.n	80042ee <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80042e8:	461a      	mov	r2, r3
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80042f4:	b2db      	uxtb	r3, r3
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d106      	bne.n	8004308 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	2200      	movs	r2, #0
 80042fe:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8004302:	6878      	ldr	r0, [r7, #4]
 8004304:	f7fd fb06 	bl	8001914 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	699a      	ldr	r2, [r3, #24]
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f022 0210 	bic.w	r2, r2, #16
 8004316:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004318:	f7fd fecc 	bl	80020b4 <HAL_GetTick>
 800431c:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800431e:	e014      	b.n	800434a <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8004320:	f7fd fec8 	bl	80020b4 <HAL_GetTick>
 8004324:	4602      	mov	r2, r0
 8004326:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004328:	1ad3      	subs	r3, r2, r3
 800432a:	2b0a      	cmp	r3, #10
 800432c:	d90d      	bls.n	800434a <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004334:	f043 0201 	orr.w	r2, r3, #1
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	2203      	movs	r2, #3
 8004342:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8004346:	2301      	movs	r3, #1
 8004348:	e18c      	b.n	8004664 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	699b      	ldr	r3, [r3, #24]
 8004350:	f003 0308 	and.w	r3, r3, #8
 8004354:	2b08      	cmp	r3, #8
 8004356:	d0e3      	beq.n	8004320 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	699a      	ldr	r2, [r3, #24]
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	f042 0201 	orr.w	r2, r2, #1
 8004366:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004368:	f7fd fea4 	bl	80020b4 <HAL_GetTick>
 800436c:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800436e:	e014      	b.n	800439a <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8004370:	f7fd fea0 	bl	80020b4 <HAL_GetTick>
 8004374:	4602      	mov	r2, r0
 8004376:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004378:	1ad3      	subs	r3, r2, r3
 800437a:	2b0a      	cmp	r3, #10
 800437c:	d90d      	bls.n	800439a <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004384:	f043 0201 	orr.w	r2, r3, #1
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	2203      	movs	r2, #3
 8004392:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8004396:	2301      	movs	r3, #1
 8004398:	e164      	b.n	8004664 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	699b      	ldr	r3, [r3, #24]
 80043a0:	f003 0301 	and.w	r3, r3, #1
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d0e3      	beq.n	8004370 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	699a      	ldr	r2, [r3, #24]
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f042 0202 	orr.w	r2, r2, #2
 80043b6:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	7c1b      	ldrb	r3, [r3, #16]
 80043bc:	2b01      	cmp	r3, #1
 80043be:	d108      	bne.n	80043d2 <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	699a      	ldr	r2, [r3, #24]
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80043ce:	619a      	str	r2, [r3, #24]
 80043d0:	e007      	b.n	80043e2 <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	699a      	ldr	r2, [r3, #24]
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80043e0:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	7c5b      	ldrb	r3, [r3, #17]
 80043e6:	2b01      	cmp	r3, #1
 80043e8:	d108      	bne.n	80043fc <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	699a      	ldr	r2, [r3, #24]
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80043f8:	619a      	str	r2, [r3, #24]
 80043fa:	e007      	b.n	800440c <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	699a      	ldr	r2, [r3, #24]
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800440a:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	7c9b      	ldrb	r3, [r3, #18]
 8004410:	2b01      	cmp	r3, #1
 8004412:	d108      	bne.n	8004426 <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	699a      	ldr	r2, [r3, #24]
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004422:	619a      	str	r2, [r3, #24]
 8004424:	e007      	b.n	8004436 <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	699a      	ldr	r2, [r3, #24]
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004434:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	699b      	ldr	r3, [r3, #24]
 800443c:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	689a      	ldr	r2, [r3, #8]
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	430a      	orrs	r2, r1
 800444a:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	699a      	ldr	r2, [r3, #24]
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 800445a:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	691a      	ldr	r2, [r3, #16]
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	f022 0210 	bic.w	r2, r2, #16
 800446a:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	68db      	ldr	r3, [r3, #12]
 8004470:	2b01      	cmp	r3, #1
 8004472:	d108      	bne.n	8004486 <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	699a      	ldr	r2, [r3, #24]
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f042 0204 	orr.w	r2, r2, #4
 8004482:	619a      	str	r2, [r3, #24]
 8004484:	e030      	b.n	80044e8 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	68db      	ldr	r3, [r3, #12]
 800448a:	2b00      	cmp	r3, #0
 800448c:	d02c      	beq.n	80044e8 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	68db      	ldr	r3, [r3, #12]
 8004492:	2b02      	cmp	r3, #2
 8004494:	d020      	beq.n	80044d8 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	699a      	ldr	r2, [r3, #24]
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80044a4:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	691a      	ldr	r2, [r3, #16]
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f042 0210 	orr.w	r2, r2, #16
 80044b4:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	68db      	ldr	r3, [r3, #12]
 80044ba:	2b03      	cmp	r3, #3
 80044bc:	d114      	bne.n	80044e8 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	699a      	ldr	r2, [r3, #24]
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	f042 0220 	orr.w	r2, r2, #32
 80044cc:	619a      	str	r2, [r3, #24]
 80044ce:	e00b      	b.n	80044e8 <HAL_FDCAN_Init+0x234>
 80044d0:	0800c558 	.word	0x0800c558
 80044d4:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	699a      	ldr	r2, [r3, #24]
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	f042 0220 	orr.w	r2, r2, #32
 80044e6:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	699b      	ldr	r3, [r3, #24]
 80044ec:	3b01      	subs	r3, #1
 80044ee:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	69db      	ldr	r3, [r3, #28]
 80044f4:	3b01      	subs	r3, #1
 80044f6:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80044f8:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	6a1b      	ldr	r3, [r3, #32]
 80044fe:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8004500:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	695b      	ldr	r3, [r3, #20]
 8004508:	3b01      	subs	r3, #1
 800450a:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8004510:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004512:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	689b      	ldr	r3, [r3, #8]
 8004518:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800451c:	d115      	bne.n	800454a <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004522:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004528:	3b01      	subs	r3, #1
 800452a:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800452c:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004532:	3b01      	subs	r3, #1
 8004534:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8004536:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800453e:	3b01      	subs	r3, #1
 8004540:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8004546:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004548:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800454e:	2b00      	cmp	r3, #0
 8004550:	d00a      	beq.n	8004568 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	430a      	orrs	r2, r1
 8004564:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004570:	4413      	add	r3, r2
 8004572:	2b00      	cmp	r3, #0
 8004574:	d011      	beq.n	800459a <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800457e:	f023 0107 	bic.w	r1, r3, #7
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004586:	009b      	lsls	r3, r3, #2
 8004588:	3360      	adds	r3, #96	@ 0x60
 800458a:	443b      	add	r3, r7
 800458c:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	430a      	orrs	r2, r1
 8004596:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d011      	beq.n	80045c6 <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80045aa:	f023 0107 	bic.w	r1, r3, #7
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045b2:	009b      	lsls	r3, r3, #2
 80045b4:	3360      	adds	r3, #96	@ 0x60
 80045b6:	443b      	add	r3, r7
 80045b8:	f853 2c54 	ldr.w	r2, [r3, #-84]
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	430a      	orrs	r2, r1
 80045c2:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d012      	beq.n	80045f4 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80045d6:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045de:	009b      	lsls	r3, r3, #2
 80045e0:	3360      	adds	r3, #96	@ 0x60
 80045e2:	443b      	add	r3, r7
 80045e4:	f853 3c54 	ldr.w	r3, [r3, #-84]
 80045e8:	011a      	lsls	r2, r3, #4
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	430a      	orrs	r2, r1
 80045f0:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d012      	beq.n	8004622 <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8004604:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800460c:	009b      	lsls	r3, r3, #2
 800460e:	3360      	adds	r3, #96	@ 0x60
 8004610:	443b      	add	r3, r7
 8004612:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8004616:	021a      	lsls	r2, r3, #8
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	430a      	orrs	r2, r1
 800461e:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	4a11      	ldr	r2, [pc, #68]	@ (800466c <HAL_FDCAN_Init+0x3b8>)
 8004628:	4293      	cmp	r3, r2
 800462a:	d107      	bne.n	800463c <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	685b      	ldr	r3, [r3, #4]
 8004630:	689a      	ldr	r2, [r3, #8]
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	685b      	ldr	r3, [r3, #4]
 8004636:	f022 0203 	bic.w	r2, r2, #3
 800463a:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	2200      	movs	r2, #0
 8004640:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	2200      	movs	r2, #0
 8004648:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	2201      	movs	r2, #1
 8004650:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8004654:	6878      	ldr	r0, [r7, #4]
 8004656:	f000 fde5 	bl	8005224 <FDCAN_CalcultateRamBlockAddresses>
 800465a:	4603      	mov	r3, r0
 800465c:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 8004660:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 8004664:	4618      	mov	r0, r3
 8004666:	3760      	adds	r7, #96	@ 0x60
 8004668:	46bd      	mov	sp, r7
 800466a:	bd80      	pop	{r7, pc}
 800466c:	4000a000 	.word	0x4000a000

08004670 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 8004670:	b480      	push	{r7}
 8004672:	b087      	sub	sp, #28
 8004674:	af00      	add	r7, sp, #0
 8004676:	6078      	str	r0, [r7, #4]
 8004678:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8004680:	73fb      	strb	r3, [r7, #15]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8004682:	7bfb      	ldrb	r3, [r7, #15]
 8004684:	2b01      	cmp	r3, #1
 8004686:	d002      	beq.n	800468e <HAL_FDCAN_ConfigFilter+0x1e>
 8004688:	7bfb      	ldrb	r3, [r7, #15]
 800468a:	2b02      	cmp	r3, #2
 800468c:	d157      	bne.n	800473e <HAL_FDCAN_ConfigFilter+0xce>
    {
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->RxBufferIndex, 63U));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->IsCalibrationMsg, 1U));
    }

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 800468e:	683b      	ldr	r3, [r7, #0]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	2b00      	cmp	r3, #0
 8004694:	d12b      	bne.n	80046ee <HAL_FDCAN_ConfigFilter+0x7e>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
        assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8004696:	683b      	ldr	r3, [r7, #0]
 8004698:	68db      	ldr	r3, [r3, #12]
 800469a:	2b07      	cmp	r3, #7
 800469c:	d10d      	bne.n	80046ba <HAL_FDCAN_ConfigFilter+0x4a>
      {
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
                           (sFilterConfig->FilterID1 << 16U)       |
 800469e:	683b      	ldr	r3, [r7, #0]
 80046a0:	691b      	ldr	r3, [r3, #16]
 80046a2:	041a      	lsls	r2, r3, #16
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 80046a4:	683b      	ldr	r3, [r7, #0]
 80046a6:	69db      	ldr	r3, [r3, #28]
 80046a8:	021b      	lsls	r3, r3, #8
                           (sFilterConfig->FilterID1 << 16U)       |
 80046aa:	431a      	orrs	r2, r3
                           sFilterConfig->RxBufferIndex);
 80046ac:	683b      	ldr	r3, [r7, #0]
 80046ae:	699b      	ldr	r3, [r3, #24]
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 80046b0:	4313      	orrs	r3, r2
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
 80046b2:	f043 5360 	orr.w	r3, r3, #939524096	@ 0x38000000
 80046b6:	617b      	str	r3, [r7, #20]
 80046b8:	e00e      	b.n	80046d8 <HAL_FDCAN_ConfigFilter+0x68>
      }
      else
      {
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 80046ba:	683b      	ldr	r3, [r7, #0]
 80046bc:	689b      	ldr	r3, [r3, #8]
 80046be:	079a      	lsls	r2, r3, #30
                           (sFilterConfig->FilterConfig << 27U) |
 80046c0:	683b      	ldr	r3, [r7, #0]
 80046c2:	68db      	ldr	r3, [r3, #12]
 80046c4:	06db      	lsls	r3, r3, #27
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 80046c6:	431a      	orrs	r2, r3
                           (sFilterConfig->FilterID1 << 16U)    |
 80046c8:	683b      	ldr	r3, [r7, #0]
 80046ca:	691b      	ldr	r3, [r3, #16]
 80046cc:	041b      	lsls	r3, r3, #16
                           (sFilterConfig->FilterConfig << 27U) |
 80046ce:	431a      	orrs	r2, r3
                           sFilterConfig->FilterID2);
 80046d0:	683b      	ldr	r3, [r7, #0]
 80046d2:	695b      	ldr	r3, [r3, #20]
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 80046d4:	4313      	orrs	r3, r2
 80046d6:	617b      	str	r3, [r7, #20]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * 4U));
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80046dc:	683b      	ldr	r3, [r7, #0]
 80046de:	685b      	ldr	r3, [r3, #4]
 80046e0:	009b      	lsls	r3, r3, #2
 80046e2:	4413      	add	r3, r2
 80046e4:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 80046e6:	68bb      	ldr	r3, [r7, #8]
 80046e8:	697a      	ldr	r2, [r7, #20]
 80046ea:	601a      	str	r2, [r3, #0]
 80046ec:	e025      	b.n	800473a <HAL_FDCAN_ConfigFilter+0xca>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
        assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 80046ee:	683b      	ldr	r3, [r7, #0]
 80046f0:	68db      	ldr	r3, [r3, #12]
 80046f2:	075a      	lsls	r2, r3, #29
 80046f4:	683b      	ldr	r3, [r7, #0]
 80046f6:	691b      	ldr	r3, [r3, #16]
 80046f8:	4313      	orrs	r3, r2
 80046fa:	617b      	str	r3, [r7, #20]

      /* Build second word of filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 80046fc:	683b      	ldr	r3, [r7, #0]
 80046fe:	68db      	ldr	r3, [r3, #12]
 8004700:	2b07      	cmp	r3, #7
 8004702:	d103      	bne.n	800470c <HAL_FDCAN_ConfigFilter+0x9c>
      {
        FilterElementW2 = sFilterConfig->RxBufferIndex;
 8004704:	683b      	ldr	r3, [r7, #0]
 8004706:	699b      	ldr	r3, [r3, #24]
 8004708:	613b      	str	r3, [r7, #16]
 800470a:	e006      	b.n	800471a <HAL_FDCAN_ConfigFilter+0xaa>
      }
      else
      {
        FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 800470c:	683b      	ldr	r3, [r7, #0]
 800470e:	689b      	ldr	r3, [r3, #8]
 8004710:	079a      	lsls	r2, r3, #30
 8004712:	683b      	ldr	r3, [r7, #0]
 8004714:	695b      	ldr	r3, [r3, #20]
 8004716:	4313      	orrs	r3, r2
 8004718:	613b      	str	r3, [r7, #16]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * 4U * 2U));
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800471e:	683b      	ldr	r3, [r7, #0]
 8004720:	685b      	ldr	r3, [r3, #4]
 8004722:	00db      	lsls	r3, r3, #3
 8004724:	4413      	add	r3, r2
 8004726:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8004728:	68bb      	ldr	r3, [r7, #8]
 800472a:	697a      	ldr	r2, [r7, #20]
 800472c:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 800472e:	68bb      	ldr	r3, [r7, #8]
 8004730:	3304      	adds	r3, #4
 8004732:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 8004734:	68bb      	ldr	r3, [r7, #8]
 8004736:	693a      	ldr	r2, [r7, #16]
 8004738:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 800473a:	2300      	movs	r3, #0
 800473c:	e008      	b.n	8004750 <HAL_FDCAN_ConfigFilter+0xe0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004744:	f043 0202 	orr.w	r2, r3, #2
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 800474e:	2301      	movs	r3, #1
  }
}
 8004750:	4618      	mov	r0, r3
 8004752:	371c      	adds	r7, #28
 8004754:	46bd      	mov	sp, r7
 8004756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800475a:	4770      	bx	lr

0800475c <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 800475c:	b480      	push	{r7}
 800475e:	b083      	sub	sp, #12
 8004760:	af00      	add	r7, sp, #0
 8004762:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800476a:	b2db      	uxtb	r3, r3
 800476c:	2b01      	cmp	r3, #1
 800476e:	d111      	bne.n	8004794 <HAL_FDCAN_Start+0x38>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2202      	movs	r2, #2
 8004774:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	699a      	ldr	r2, [r3, #24]
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	f022 0201 	bic.w	r2, r2, #1
 8004786:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	2200      	movs	r2, #0
 800478c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Return function status */
    return HAL_OK;
 8004790:	2300      	movs	r3, #0
 8004792:	e008      	b.n	80047a6 <HAL_FDCAN_Start+0x4a>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800479a:	f043 0204 	orr.w	r2, r3, #4
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 80047a4:	2301      	movs	r3, #1
  }
}
 80047a6:	4618      	mov	r0, r3
 80047a8:	370c      	adds	r7, #12
 80047aa:	46bd      	mov	sp, r7
 80047ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b0:	4770      	bx	lr

080047b2 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 80047b2:	b580      	push	{r7, lr}
 80047b4:	b086      	sub	sp, #24
 80047b6:	af00      	add	r7, sp, #0
 80047b8:	60f8      	str	r0, [r7, #12]
 80047ba:	60b9      	str	r1, [r7, #8]
 80047bc:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80047c4:	b2db      	uxtb	r3, r3
 80047c6:	2b02      	cmp	r3, #2
 80047c8:	d141      	bne.n	800484e <HAL_FDCAN_AddMessageToTxFifoQ+0x9c>
  {
    /* Check that the Tx FIFO/Queue has an allocated area into the RAM */
    if ((hfdcan->Instance->TXBC & FDCAN_TXBC_TFQS) == 0U)
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80047d2:	f003 537c 	and.w	r3, r3, #1056964608	@ 0x3f000000
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d109      	bne.n	80047ee <HAL_FDCAN_AddMessageToTxFifoQ+0x3c>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80047e0:	f043 0220 	orr.w	r2, r3, #32
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 80047ea:	2301      	movs	r3, #1
 80047ec:	e038      	b.n	8004860 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }

    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80047f6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d009      	beq.n	8004812 <HAL_FDCAN_AddMessageToTxFifoQ+0x60>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004804:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 800480e:	2301      	movs	r3, #1
 8004810:	e026      	b.n	8004860 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800481a:	0c1b      	lsrs	r3, r3, #16
 800481c:	f003 031f 	and.w	r3, r3, #31
 8004820:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 8004822:	697b      	ldr	r3, [r7, #20]
 8004824:	687a      	ldr	r2, [r7, #4]
 8004826:	68b9      	ldr	r1, [r7, #8]
 8004828:	68f8      	ldr	r0, [r7, #12]
 800482a:	f000 fe81 	bl	8005530 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	2101      	movs	r1, #1
 8004834:	697a      	ldr	r2, [r7, #20]
 8004836:	fa01 f202 	lsl.w	r2, r1, r2
 800483a:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 800483e:	2201      	movs	r2, #1
 8004840:	697b      	ldr	r3, [r7, #20]
 8004842:	409a      	lsls	r2, r3
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    }

    /* Return function status */
    return HAL_OK;
 800484a:	2300      	movs	r3, #0
 800484c:	e008      	b.n	8004860 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004854:	f043 0208 	orr.w	r2, r3, #8
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 800485e:	2301      	movs	r3, #1
  }
}
 8004860:	4618      	mov	r0, r3
 8004862:	3718      	adds	r7, #24
 8004864:	46bd      	mov	sp, r7
 8004866:	bd80      	pop	{r7, pc}

08004868 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8004868:	b480      	push	{r7}
 800486a:	b08b      	sub	sp, #44	@ 0x2c
 800486c:	af00      	add	r7, sp, #0
 800486e:	60f8      	str	r0, [r7, #12]
 8004870:	60b9      	str	r1, [r7, #8]
 8004872:	607a      	str	r2, [r7, #4]
 8004874:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 8004876:	2300      	movs	r3, #0
 8004878:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8004880:	76fb      	strb	r3, [r7, #27]

  if (state == HAL_FDCAN_STATE_BUSY)
 8004882:	7efb      	ldrb	r3, [r7, #27]
 8004884:	2b02      	cmp	r3, #2
 8004886:	f040 8149 	bne.w	8004b1c <HAL_FDCAN_GetRxMessage+0x2b4>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800488a:	68bb      	ldr	r3, [r7, #8]
 800488c:	2b40      	cmp	r3, #64	@ 0x40
 800488e:	d14c      	bne.n	800492a <HAL_FDCAN_GetRxMessage+0xc2>
    {
      /* Check that the Rx FIFO 0 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0S) == 0U)
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004898:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800489c:	2b00      	cmp	r3, #0
 800489e:	d109      	bne.n	80048b4 <HAL_FDCAN_GetRxMessage+0x4c>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80048a6:	f043 0220 	orr.w	r2, r3, #32
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 80048b0:	2301      	movs	r3, #1
 80048b2:	e13c      	b.n	8004b2e <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80048bc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d109      	bne.n	80048d8 <HAL_FDCAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80048ca:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 80048d4:	2301      	movs	r3, #1
 80048d6:	e12a      	b.n	8004b2e <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80048e0:	0e1b      	lsrs	r3, r3, #24
 80048e2:	f003 0301 	and.w	r3, r3, #1
 80048e6:	2b01      	cmp	r3, #1
 80048e8:	d10a      	bne.n	8004900 <HAL_FDCAN_GetRxMessage+0x98>
        {
          if (((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0OM) >> FDCAN_RXF0C_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80048f2:	0fdb      	lsrs	r3, r3, #31
 80048f4:	f003 0301 	and.w	r3, r3, #1
 80048f8:	2b01      	cmp	r3, #1
 80048fa:	d101      	bne.n	8004900 <HAL_FDCAN_GetRxMessage+0x98>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 80048fc:	2301      	movs	r3, #1
 80048fe:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004908:	0a1b      	lsrs	r3, r3, #8
 800490a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800490e:	69fa      	ldr	r2, [r7, #28]
 8004910:	4413      	add	r3, r2
 8004912:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * hfdcan->Init.RxFifo0ElmtSize * 4U));
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800491c:	69f9      	ldr	r1, [r7, #28]
 800491e:	fb01 f303 	mul.w	r3, r1, r3
 8004922:	009b      	lsls	r3, r3, #2
 8004924:	4413      	add	r3, r2
 8004926:	627b      	str	r3, [r7, #36]	@ 0x24
 8004928:	e068      	b.n	80049fc <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 800492a:	68bb      	ldr	r3, [r7, #8]
 800492c:	2b41      	cmp	r3, #65	@ 0x41
 800492e:	d14c      	bne.n	80049ca <HAL_FDCAN_GetRxMessage+0x162>
    {
      /* Check that the Rx FIFO 1 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1S) == 0U)
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004938:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800493c:	2b00      	cmp	r3, #0
 800493e:	d109      	bne.n	8004954 <HAL_FDCAN_GetRxMessage+0xec>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004946:	f043 0220 	orr.w	r2, r3, #32
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8004950:	2301      	movs	r3, #1
 8004952:	e0ec      	b.n	8004b2e <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800495c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004960:	2b00      	cmp	r3, #0
 8004962:	d109      	bne.n	8004978 <HAL_FDCAN_GetRxMessage+0x110>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800496a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8004974:	2301      	movs	r3, #1
 8004976:	e0da      	b.n	8004b2e <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004980:	0e1b      	lsrs	r3, r3, #24
 8004982:	f003 0301 	and.w	r3, r3, #1
 8004986:	2b01      	cmp	r3, #1
 8004988:	d10a      	bne.n	80049a0 <HAL_FDCAN_GetRxMessage+0x138>
        {
          if (((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1OM) >> FDCAN_RXF1C_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004992:	0fdb      	lsrs	r3, r3, #31
 8004994:	f003 0301 	and.w	r3, r3, #1
 8004998:	2b01      	cmp	r3, #1
 800499a:	d101      	bne.n	80049a0 <HAL_FDCAN_GetRxMessage+0x138>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 800499c:	2301      	movs	r3, #1
 800499e:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80049a8:	0a1b      	lsrs	r3, r3, #8
 80049aa:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80049ae:	69fa      	ldr	r2, [r7, #28]
 80049b0:	4413      	add	r3, r2
 80049b2:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * hfdcan->Init.RxFifo1ElmtSize * 4U));
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80049bc:	69f9      	ldr	r1, [r7, #28]
 80049be:	fb01 f303 	mul.w	r3, r1, r3
 80049c2:	009b      	lsls	r3, r3, #2
 80049c4:	4413      	add	r3, r2
 80049c6:	627b      	str	r3, [r7, #36]	@ 0x24
 80049c8:	e018      	b.n	80049fc <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Check that the selected buffer has an allocated area into the RAM */
      if (RxLocation >= hfdcan->Init.RxBuffersNbr)
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80049ce:	68ba      	ldr	r2, [r7, #8]
 80049d0:	429a      	cmp	r2, r3
 80049d2:	d309      	bcc.n	80049e8 <HAL_FDCAN_GetRxMessage+0x180>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80049da:	f043 0220 	orr.w	r2, r3, #32
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 80049e4:	2301      	movs	r3, #1
 80049e6:	e0a2      	b.n	8004b2e <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Calculate Rx buffer address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxBufferSA + (RxLocation * hfdcan->Init.RxBufferSize * 4U));
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80049f0:	68b9      	ldr	r1, [r7, #8]
 80049f2:	fb01 f303 	mul.w	r3, r1, r3
 80049f6:	009b      	lsls	r3, r3, #2
 80049f8:	4413      	add	r3, r2
 80049fa:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 80049fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	685b      	ldr	r3, [r3, #4]
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d107      	bne.n	8004a20 <HAL_FDCAN_GetRxMessage+0x1b8>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 8004a10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	0c9b      	lsrs	r3, r3, #18
 8004a16:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	601a      	str	r2, [r3, #0]
 8004a1e:	e005      	b.n	8004a2c <HAL_FDCAN_GetRxMessage+0x1c4>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8004a20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 8004a2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8004a38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 8004a44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a46:	3304      	adds	r3, #4
 8004a48:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 8004a4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	b29a      	uxth	r2, r3
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 8004a54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	0c1b      	lsrs	r3, r3, #16
 8004a5a:	f003 020f 	and.w	r2, r3, #15
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8004a62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 8004a6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 8004a7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	0e1b      	lsrs	r3, r3, #24
 8004a80:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 8004a88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	0fda      	lsrs	r2, r3, #31
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 8004a92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a94:	3304      	adds	r3, #4
 8004a96:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 8004a98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a9a:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8004a9c:	2300      	movs	r3, #0
 8004a9e:	623b      	str	r3, [r7, #32]
 8004aa0:	e00a      	b.n	8004ab8 <HAL_FDCAN_GetRxMessage+0x250>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 8004aa2:	697a      	ldr	r2, [r7, #20]
 8004aa4:	6a3b      	ldr	r3, [r7, #32]
 8004aa6:	441a      	add	r2, r3
 8004aa8:	6839      	ldr	r1, [r7, #0]
 8004aaa:	6a3b      	ldr	r3, [r7, #32]
 8004aac:	440b      	add	r3, r1
 8004aae:	7812      	ldrb	r2, [r2, #0]
 8004ab0:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8004ab2:	6a3b      	ldr	r3, [r7, #32]
 8004ab4:	3301      	adds	r3, #1
 8004ab6:	623b      	str	r3, [r7, #32]
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	68db      	ldr	r3, [r3, #12]
 8004abc:	4a1f      	ldr	r2, [pc, #124]	@ (8004b3c <HAL_FDCAN_GetRxMessage+0x2d4>)
 8004abe:	5cd3      	ldrb	r3, [r2, r3]
 8004ac0:	461a      	mov	r2, r3
 8004ac2:	6a3b      	ldr	r3, [r7, #32]
 8004ac4:	4293      	cmp	r3, r2
 8004ac6:	d3ec      	bcc.n	8004aa2 <HAL_FDCAN_GetRxMessage+0x23a>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8004ac8:	68bb      	ldr	r3, [r7, #8]
 8004aca:	2b40      	cmp	r3, #64	@ 0x40
 8004acc:	d105      	bne.n	8004ada <HAL_FDCAN_GetRxMessage+0x272>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	69fa      	ldr	r2, [r7, #28]
 8004ad4:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
 8004ad8:	e01e      	b.n	8004b18 <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 8004ada:	68bb      	ldr	r3, [r7, #8]
 8004adc:	2b41      	cmp	r3, #65	@ 0x41
 8004ade:	d105      	bne.n	8004aec <HAL_FDCAN_GetRxMessage+0x284>
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	69fa      	ldr	r2, [r7, #28]
 8004ae6:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
 8004aea:	e015      	b.n	8004b18 <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Clear the New Data flag of the current Rx buffer */
      if (RxLocation < FDCAN_RX_BUFFER32)
 8004aec:	68bb      	ldr	r3, [r7, #8]
 8004aee:	2b1f      	cmp	r3, #31
 8004af0:	d808      	bhi.n	8004b04 <HAL_FDCAN_GetRxMessage+0x29c>
      {
        hfdcan->Instance->NDAT1 = ((uint32_t)1U << RxLocation);
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	2101      	movs	r1, #1
 8004af8:	68ba      	ldr	r2, [r7, #8]
 8004afa:	fa01 f202 	lsl.w	r2, r1, r2
 8004afe:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 8004b02:	e009      	b.n	8004b18 <HAL_FDCAN_GetRxMessage+0x2b0>
      }
      else /* FDCAN_RX_BUFFER32 <= RxLocation <= FDCAN_RX_BUFFER63 */
      {
        hfdcan->Instance->NDAT2 = ((uint32_t)1U << (RxLocation & 0x1FU));
 8004b04:	68bb      	ldr	r3, [r7, #8]
 8004b06:	f003 021f 	and.w	r2, r3, #31
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	2101      	movs	r1, #1
 8004b10:	fa01 f202 	lsl.w	r2, r1, r2
 8004b14:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }

    /* Return function status */
    return HAL_OK;
 8004b18:	2300      	movs	r3, #0
 8004b1a:	e008      	b.n	8004b2e <HAL_FDCAN_GetRxMessage+0x2c6>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004b22:	f043 0208 	orr.w	r2, r3, #8
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8004b2c:	2301      	movs	r3, #1
  }
}
 8004b2e:	4618      	mov	r0, r3
 8004b30:	372c      	adds	r7, #44	@ 0x2c
 8004b32:	46bd      	mov	sp, r7
 8004b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b38:	4770      	bx	lr
 8004b3a:	bf00      	nop
 8004b3c:	0800c5b4 	.word	0x0800c5b4

08004b40 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 8004b40:	b480      	push	{r7}
 8004b42:	b087      	sub	sp, #28
 8004b44:	af00      	add	r7, sp, #0
 8004b46:	60f8      	str	r0, [r7, #12]
 8004b48:	60b9      	str	r1, [r7, #8]
 8004b4a:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8004b52:	75fb      	strb	r3, [r7, #23]

  /* Check function parameters */
  assert_param(IS_FDCAN_IT(ActiveITs));

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8004b54:	7dfb      	ldrb	r3, [r7, #23]
 8004b56:	2b01      	cmp	r3, #1
 8004b58:	d002      	beq.n	8004b60 <HAL_FDCAN_ActivateNotification+0x20>
 8004b5a:	7dfb      	ldrb	r3, [r7, #23]
 8004b5c:	2b02      	cmp	r3, #2
 8004b5e:	d155      	bne.n	8004c0c <HAL_FDCAN_ActivateNotification+0xcc>
  {
    /* Enable Interrupt lines */
    if ((ActiveITs & hfdcan->Instance->ILS) == 0U)
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004b66:	68bb      	ldr	r3, [r7, #8]
 8004b68:	4013      	ands	r3, r2
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d108      	bne.n	8004b80 <HAL_FDCAN_ActivateNotification+0x40>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	f042 0201 	orr.w	r2, r2, #1
 8004b7c:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004b7e:	e014      	b.n	8004baa <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else if ((ActiveITs & hfdcan->Instance->ILS) == ActiveITs)
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004b86:	68bb      	ldr	r3, [r7, #8]
 8004b88:	4013      	ands	r3, r2
 8004b8a:	68ba      	ldr	r2, [r7, #8]
 8004b8c:	429a      	cmp	r2, r3
 8004b8e:	d108      	bne.n	8004ba2 <HAL_FDCAN_ActivateNotification+0x62>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	f042 0202 	orr.w	r2, r2, #2
 8004b9e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004ba0:	e003      	b.n	8004baa <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else
    {
      /* Enable Interrupt lines 0 and 1 */
      hfdcan->Instance->ILE = (FDCAN_INTERRUPT_LINE0 | FDCAN_INTERRUPT_LINE1);
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	2203      	movs	r2, #3
 8004ba8:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 8004baa:	68bb      	ldr	r3, [r7, #8]
 8004bac:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d009      	beq.n	8004bc8 <HAL_FDCAN_ActivateNotification+0x88>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	687a      	ldr	r2, [r7, #4]
 8004bc2:	430a      	orrs	r2, r1
 8004bc4:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8004bc8:	68bb      	ldr	r3, [r7, #8]
 8004bca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d009      	beq.n	8004be6 <HAL_FDCAN_ActivateNotification+0xa6>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	f8d3 10e4 	ldr.w	r1, [r3, #228]	@ 0xe4
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	687a      	ldr	r2, [r7, #4]
 8004be0:	430a      	orrs	r2, r1
 8004be2:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8004bec:	68ba      	ldr	r2, [r7, #8]
 8004bee:	4b0f      	ldr	r3, [pc, #60]	@ (8004c2c <HAL_FDCAN_ActivateNotification+0xec>)
 8004bf0:	4013      	ands	r3, r2
 8004bf2:	68fa      	ldr	r2, [r7, #12]
 8004bf4:	6812      	ldr	r2, [r2, #0]
 8004bf6:	430b      	orrs	r3, r1
 8004bf8:	6553      	str	r3, [r2, #84]	@ 0x54
 8004bfa:	4b0d      	ldr	r3, [pc, #52]	@ (8004c30 <HAL_FDCAN_ActivateNotification+0xf0>)
 8004bfc:	695a      	ldr	r2, [r3, #20]
 8004bfe:	68bb      	ldr	r3, [r7, #8]
 8004c00:	0f9b      	lsrs	r3, r3, #30
 8004c02:	490b      	ldr	r1, [pc, #44]	@ (8004c30 <HAL_FDCAN_ActivateNotification+0xf0>)
 8004c04:	4313      	orrs	r3, r2
 8004c06:	614b      	str	r3, [r1, #20]

    /* Return function status */
    return HAL_OK;
 8004c08:	2300      	movs	r3, #0
 8004c0a:	e008      	b.n	8004c1e <HAL_FDCAN_ActivateNotification+0xde>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004c12:	f043 0202 	orr.w	r2, r3, #2
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8004c1c:	2301      	movs	r3, #1
  }
}
 8004c1e:	4618      	mov	r0, r3
 8004c20:	371c      	adds	r7, #28
 8004c22:	46bd      	mov	sp, r7
 8004c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c28:	4770      	bx	lr
 8004c2a:	bf00      	nop
 8004c2c:	3fcfffff 	.word	0x3fcfffff
 8004c30:	4000a800 	.word	0x4000a800

08004c34 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8004c34:	b580      	push	{r7, lr}
 8004c36:	b096      	sub	sp, #88	@ 0x58
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	6078      	str	r0, [r7, #4]
  uint32_t itsourceIE;
  uint32_t itsourceTTIE;
  uint32_t itflagIR;
  uint32_t itflagTTIR;

  ClkCalibrationITs = (FDCAN_CCU->IR << 30);
 8004c3c:	4b95      	ldr	r3, [pc, #596]	@ (8004e94 <HAL_FDCAN_IRQHandler+0x260>)
 8004c3e:	691b      	ldr	r3, [r3, #16]
 8004c40:	079b      	lsls	r3, r3, #30
 8004c42:	657b      	str	r3, [r7, #84]	@ 0x54
  ClkCalibrationITs &= (FDCAN_CCU->IE << 30);
 8004c44:	4b93      	ldr	r3, [pc, #588]	@ (8004e94 <HAL_FDCAN_IRQHandler+0x260>)
 8004c46:	695b      	ldr	r3, [r3, #20]
 8004c48:	079b      	lsls	r3, r3, #30
 8004c4a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004c4c:	4013      	ands	r3, r2
 8004c4e:	657b      	str	r3, [r7, #84]	@ 0x54
  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c56:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8004c5a:	653b      	str	r3, [r7, #80]	@ 0x50
  TxEventFifoITs &= hfdcan->Instance->IE;
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c62:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8004c64:	4013      	ands	r3, r2
 8004c66:	653b      	str	r3, [r7, #80]	@ 0x50
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c6e:	f003 030f 	and.w	r3, r3, #15
 8004c72:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo0ITs &= hfdcan->Instance->IE;
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c7a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004c7c:	4013      	ands	r3, r2
 8004c7e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c86:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004c8a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RxFifo1ITs &= hfdcan->Instance->IE;
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c92:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004c94:	4013      	ands	r3, r2
 8004c96:	64bb      	str	r3, [r7, #72]	@ 0x48
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c9e:	f003 5371 	and.w	r3, r3, #1010827264	@ 0x3c400000
 8004ca2:	647b      	str	r3, [r7, #68]	@ 0x44
  Errors &= hfdcan->Instance->IE;
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004caa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004cac:	4013      	ands	r3, r2
 8004cae:	647b      	str	r3, [r7, #68]	@ 0x44
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004cb6:	f003 7360 	and.w	r3, r3, #58720256	@ 0x3800000
 8004cba:	643b      	str	r3, [r7, #64]	@ 0x40
  ErrorStatusITs &= hfdcan->Instance->IE;
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004cc2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004cc4:	4013      	ands	r3, r2
 8004cc6:	643b      	str	r3, [r7, #64]	@ 0x40
  itsourceIE = hfdcan->Instance->IE;
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004cce:	63fb      	str	r3, [r7, #60]	@ 0x3c
  itflagIR = hfdcan->Instance->IR;
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004cd6:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 8004cd8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004cda:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d00f      	beq.n	8004d02 <HAL_FDCAN_IRQHandler+0xce>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 8004ce2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ce4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d00a      	beq.n	8004d02 <HAL_FDCAN_IRQHandler+0xce>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004cf4:	651a      	str	r2, [r3, #80]	@ 0x50
 8004cf6:	4b67      	ldr	r3, [pc, #412]	@ (8004e94 <HAL_FDCAN_IRQHandler+0x260>)
 8004cf8:	2200      	movs	r2, #0
 8004cfa:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8004cfc:	6878      	ldr	r0, [r7, #4]
 8004cfe:	f000 fa44 	bl	800518a <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 8004d02:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004d04:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d01c      	beq.n	8004d46 <HAL_FDCAN_IRQHandler+0x112>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 8004d0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d0e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d017      	beq.n	8004d46 <HAL_FDCAN_IRQHandler+0x112>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8004d1e:	637b      	str	r3, [r7, #52]	@ 0x34
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004d28:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004d2a:	4013      	ands	r3, r2
 8004d2c:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004d36:	651a      	str	r2, [r3, #80]	@ 0x50
 8004d38:	4b56      	ldr	r3, [pc, #344]	@ (8004e94 <HAL_FDCAN_IRQHandler+0x260>)
 8004d3a:	2200      	movs	r2, #0
 8004d3c:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8004d3e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8004d40:	6878      	ldr	r0, [r7, #4]
 8004d42:	f000 f9f9 	bl	8005138 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Clock calibration unit interrupts management *****************************/
  if (ClkCalibrationITs != 0U)
 8004d46:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d00d      	beq.n	8004d68 <HAL_FDCAN_IRQHandler+0x134>
  {
    /* Clear the Clock Calibration flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ClkCalibrationITs);
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681a      	ldr	r2, [r3, #0]
 8004d50:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004d52:	4b51      	ldr	r3, [pc, #324]	@ (8004e98 <HAL_FDCAN_IRQHandler+0x264>)
 8004d54:	400b      	ands	r3, r1
 8004d56:	6513      	str	r3, [r2, #80]	@ 0x50
 8004d58:	4a4e      	ldr	r2, [pc, #312]	@ (8004e94 <HAL_FDCAN_IRQHandler+0x260>)
 8004d5a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004d5c:	0f9b      	lsrs	r3, r3, #30
 8004d5e:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
#else
    /* Clock Calibration Callback */
    HAL_FDCAN_ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
 8004d60:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004d62:	6878      	ldr	r0, [r7, #4]
 8004d64:	f000 f9b2 	bl	80050cc <HAL_FDCAN_ClockCalibrationCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8004d68:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d00d      	beq.n	8004d8a <HAL_FDCAN_IRQHandler+0x156>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681a      	ldr	r2, [r3, #0]
 8004d72:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8004d74:	4b48      	ldr	r3, [pc, #288]	@ (8004e98 <HAL_FDCAN_IRQHandler+0x264>)
 8004d76:	400b      	ands	r3, r1
 8004d78:	6513      	str	r3, [r2, #80]	@ 0x50
 8004d7a:	4a46      	ldr	r2, [pc, #280]	@ (8004e94 <HAL_FDCAN_IRQHandler+0x260>)
 8004d7c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004d7e:	0f9b      	lsrs	r3, r3, #30
 8004d80:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8004d82:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8004d84:	6878      	ldr	r0, [r7, #4]
 8004d86:	f000 f9ac 	bl	80050e2 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 8004d8a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d00d      	beq.n	8004dac <HAL_FDCAN_IRQHandler+0x178>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681a      	ldr	r2, [r3, #0]
 8004d94:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8004d96:	4b40      	ldr	r3, [pc, #256]	@ (8004e98 <HAL_FDCAN_IRQHandler+0x264>)
 8004d98:	400b      	ands	r3, r1
 8004d9a:	6513      	str	r3, [r2, #80]	@ 0x50
 8004d9c:	4a3d      	ldr	r2, [pc, #244]	@ (8004e94 <HAL_FDCAN_IRQHandler+0x260>)
 8004d9e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004da0:	0f9b      	lsrs	r3, r3, #30
 8004da2:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8004da4:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8004da6:	6878      	ldr	r0, [r7, #4]
 8004da8:	f7fc fbda 	bl	8001560 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8004dac:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d00d      	beq.n	8004dce <HAL_FDCAN_IRQHandler+0x19a>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681a      	ldr	r2, [r3, #0]
 8004db6:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8004db8:	4b37      	ldr	r3, [pc, #220]	@ (8004e98 <HAL_FDCAN_IRQHandler+0x264>)
 8004dba:	400b      	ands	r3, r1
 8004dbc:	6513      	str	r3, [r2, #80]	@ 0x50
 8004dbe:	4a35      	ldr	r2, [pc, #212]	@ (8004e94 <HAL_FDCAN_IRQHandler+0x260>)
 8004dc0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004dc2:	0f9b      	lsrs	r3, r3, #30
 8004dc4:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8004dc6:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8004dc8:	6878      	ldr	r0, [r7, #4]
 8004dca:	f000 f995 	bl	80050f8 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 8004dce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004dd0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d00f      	beq.n	8004df8 <HAL_FDCAN_IRQHandler+0x1c4>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 8004dd8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004dda:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d00a      	beq.n	8004df8 <HAL_FDCAN_IRQHandler+0x1c4>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004dea:	651a      	str	r2, [r3, #80]	@ 0x50
 8004dec:	4b29      	ldr	r3, [pc, #164]	@ (8004e94 <HAL_FDCAN_IRQHandler+0x260>)
 8004dee:	2200      	movs	r2, #0
 8004df0:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8004df2:	6878      	ldr	r0, [r7, #4]
 8004df4:	f000 f98b 	bl	800510e <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_COMPLETE) != RESET)
 8004df8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004dfa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d01c      	beq.n	8004e3c <HAL_FDCAN_IRQHandler+0x208>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_COMPLETE) != RESET)
 8004e02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e04:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d017      	beq.n	8004e3c <HAL_FDCAN_IRQHandler+0x208>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004e14:	633b      	str	r3, [r7, #48]	@ 0x30
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004e1e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004e20:	4013      	ands	r3, r2
 8004e22:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004e2c:	651a      	str	r2, [r3, #80]	@ 0x50
 8004e2e:	4b19      	ldr	r3, [pc, #100]	@ (8004e94 <HAL_FDCAN_IRQHandler+0x260>)
 8004e30:	2200      	movs	r2, #0
 8004e32:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8004e34:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004e36:	6878      	ldr	r0, [r7, #4]
 8004e38:	f000 f973 	bl	8005122 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Rx Buffer New Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_BUFFER_NEW_MESSAGE) != RESET)
 8004e3c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e3e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d00f      	beq.n	8004e66 <HAL_FDCAN_IRQHandler+0x232>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE) != RESET)
 8004e46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e48:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d00a      	beq.n	8004e66 <HAL_FDCAN_IRQHandler+0x232>
    {
      /* Clear the Rx Buffer New Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE);
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8004e58:	651a      	str	r2, [r3, #80]	@ 0x50
 8004e5a:	4b0e      	ldr	r3, [pc, #56]	@ (8004e94 <HAL_FDCAN_IRQHandler+0x260>)
 8004e5c:	2200      	movs	r2, #0
 8004e5e:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->RxBufferNewMessageCallback(hfdcan);
#else
      /* Rx Buffer New Message Callback */
      HAL_FDCAN_RxBufferNewMessageCallback(hfdcan);
 8004e60:	6878      	ldr	r0, [r7, #4]
 8004e62:	f000 f974 	bl	800514e <HAL_FDCAN_RxBufferNewMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 8004e66:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e68:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d015      	beq.n	8004e9c <HAL_FDCAN_IRQHandler+0x268>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 8004e70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e72:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d010      	beq.n	8004e9c <HAL_FDCAN_IRQHandler+0x268>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8004e82:	651a      	str	r2, [r3, #80]	@ 0x50
 8004e84:	4b03      	ldr	r3, [pc, #12]	@ (8004e94 <HAL_FDCAN_IRQHandler+0x260>)
 8004e86:	2200      	movs	r2, #0
 8004e88:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8004e8a:	6878      	ldr	r0, [r7, #4]
 8004e8c:	f000 f969 	bl	8005162 <HAL_FDCAN_TimestampWraparoundCallback>
 8004e90:	e004      	b.n	8004e9c <HAL_FDCAN_IRQHandler+0x268>
 8004e92:	bf00      	nop
 8004e94:	4000a800 	.word	0x4000a800
 8004e98:	3fcfffff 	.word	0x3fcfffff
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 8004e9c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e9e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d00f      	beq.n	8004ec6 <HAL_FDCAN_IRQHandler+0x292>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 8004ea6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ea8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d00a      	beq.n	8004ec6 <HAL_FDCAN_IRQHandler+0x292>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8004eb8:	651a      	str	r2, [r3, #80]	@ 0x50
 8004eba:	4b81      	ldr	r3, [pc, #516]	@ (80050c0 <HAL_FDCAN_IRQHandler+0x48c>)
 8004ebc:	2200      	movs	r2, #0
 8004ebe:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8004ec0:	6878      	ldr	r0, [r7, #4]
 8004ec2:	f000 f958 	bl	8005176 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 8004ec6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004ec8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d014      	beq.n	8004efa <HAL_FDCAN_IRQHandler+0x2c6>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 8004ed0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ed2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d00f      	beq.n	8004efa <HAL_FDCAN_IRQHandler+0x2c6>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004ee2:	651a      	str	r2, [r3, #80]	@ 0x50
 8004ee4:	4b76      	ldr	r3, [pc, #472]	@ (80050c0 <HAL_FDCAN_IRQHandler+0x48c>)
 8004ee6:	2200      	movs	r2, #0
 8004ee8:	611a      	str	r2, [r3, #16]

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004ef0:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8004efa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d00d      	beq.n	8004f1c <HAL_FDCAN_IRQHandler+0x2e8>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681a      	ldr	r2, [r3, #0]
 8004f04:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004f06:	4b6f      	ldr	r3, [pc, #444]	@ (80050c4 <HAL_FDCAN_IRQHandler+0x490>)
 8004f08:	400b      	ands	r3, r1
 8004f0a:	6513      	str	r3, [r2, #80]	@ 0x50
 8004f0c:	4a6c      	ldr	r2, [pc, #432]	@ (80050c0 <HAL_FDCAN_IRQHandler+0x48c>)
 8004f0e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004f10:	0f9b      	lsrs	r3, r3, #30
 8004f12:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8004f14:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004f16:	6878      	ldr	r0, [r7, #4]
 8004f18:	f000 f94b 	bl	80051b2 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8004f1c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d011      	beq.n	8004f46 <HAL_FDCAN_IRQHandler+0x312>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681a      	ldr	r2, [r3, #0]
 8004f26:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8004f28:	4b66      	ldr	r3, [pc, #408]	@ (80050c4 <HAL_FDCAN_IRQHandler+0x490>)
 8004f2a:	400b      	ands	r3, r1
 8004f2c:	6513      	str	r3, [r2, #80]	@ 0x50
 8004f2e:	4a64      	ldr	r2, [pc, #400]	@ (80050c0 <HAL_FDCAN_IRQHandler+0x48c>)
 8004f30:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004f32:	0f9b      	lsrs	r3, r3, #30
 8004f34:	6113      	str	r3, [r2, #16]

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8004f3c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004f3e:	431a      	orrs	r2, r3
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  }

  if (hfdcan->Instance == FDCAN1)
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	4a5f      	ldr	r2, [pc, #380]	@ (80050c8 <HAL_FDCAN_IRQHandler+0x494>)
 8004f4c:	4293      	cmp	r3, r2
 8004f4e:	f040 80aa 	bne.w	80050a6 <HAL_FDCAN_IRQHandler+0x472>
  {
    if ((hfdcan->ttcan->TTOCF & FDCAN_TTOCF_OM) != 0U)
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	685b      	ldr	r3, [r3, #4]
 8004f56:	689b      	ldr	r3, [r3, #8]
 8004f58:	f003 0303 	and.w	r3, r3, #3
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	f000 80a2 	beq.w	80050a6 <HAL_FDCAN_IRQHandler+0x472>
    {
      TTSchedSyncITs = hfdcan->ttcan->TTIR & FDCAN_TT_SCHEDULE_SYNC_MASK;
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	685b      	ldr	r3, [r3, #4]
 8004f66:	6a1b      	ldr	r3, [r3, #32]
 8004f68:	f003 030f 	and.w	r3, r3, #15
 8004f6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTSchedSyncITs &= hfdcan->ttcan->TTIE;
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	685b      	ldr	r3, [r3, #4]
 8004f72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f74:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004f76:	4013      	ands	r3, r2
 8004f78:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTTimeMarkITs = hfdcan->ttcan->TTIR & FDCAN_TT_TIME_MARK_MASK;
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	685b      	ldr	r3, [r3, #4]
 8004f7e:	6a1b      	ldr	r3, [r3, #32]
 8004f80:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004f84:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTTimeMarkITs &= hfdcan->ttcan->TTIE;
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	685b      	ldr	r3, [r3, #4]
 8004f8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f8c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004f8e:	4013      	ands	r3, r2
 8004f90:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTGlobTimeITs = hfdcan->ttcan->TTIR & FDCAN_TT_GLOBAL_TIME_MASK;
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	685b      	ldr	r3, [r3, #4]
 8004f96:	6a1b      	ldr	r3, [r3, #32]
 8004f98:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8004f9c:	627b      	str	r3, [r7, #36]	@ 0x24
      TTGlobTimeITs &= hfdcan->ttcan->TTIE;
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	685b      	ldr	r3, [r3, #4]
 8004fa2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fa4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004fa6:	4013      	ands	r3, r2
 8004fa8:	627b      	str	r3, [r7, #36]	@ 0x24
      TTDistErrors = hfdcan->ttcan->TTIR & FDCAN_TT_DISTURBING_ERROR_MASK;
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	685b      	ldr	r3, [r3, #4]
 8004fae:	6a1b      	ldr	r3, [r3, #32]
 8004fb0:	f403 43fc 	and.w	r3, r3, #32256	@ 0x7e00
 8004fb4:	623b      	str	r3, [r7, #32]
      TTDistErrors &= hfdcan->ttcan->TTIE;
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	685b      	ldr	r3, [r3, #4]
 8004fba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fbc:	6a3a      	ldr	r2, [r7, #32]
 8004fbe:	4013      	ands	r3, r2
 8004fc0:	623b      	str	r3, [r7, #32]
      TTFatalErrors = hfdcan->ttcan->TTIR & FDCAN_TT_FATAL_ERROR_MASK;
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	685b      	ldr	r3, [r3, #4]
 8004fc6:	6a1b      	ldr	r3, [r3, #32]
 8004fc8:	f403 23f0 	and.w	r3, r3, #491520	@ 0x78000
 8004fcc:	61fb      	str	r3, [r7, #28]
      TTFatalErrors &= hfdcan->ttcan->TTIE;
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	685b      	ldr	r3, [r3, #4]
 8004fd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fd4:	69fa      	ldr	r2, [r7, #28]
 8004fd6:	4013      	ands	r3, r2
 8004fd8:	61fb      	str	r3, [r7, #28]
      itsourceTTIE = hfdcan->ttcan->TTIE;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	685b      	ldr	r3, [r3, #4]
 8004fde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fe0:	61bb      	str	r3, [r7, #24]
      itflagTTIR = hfdcan->ttcan->TTIR;
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	685b      	ldr	r3, [r3, #4]
 8004fe6:	6a1b      	ldr	r3, [r3, #32]
 8004fe8:	617b      	str	r3, [r7, #20]

      /* TT Schedule Synchronization interrupts management **********************/
      if (TTSchedSyncITs != 0U)
 8004fea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d007      	beq.n	8005000 <HAL_FDCAN_IRQHandler+0x3cc>
      {
        /* Clear the TT Schedule Synchronization flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTSchedSyncITs);
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	685b      	ldr	r3, [r3, #4]
 8004ff4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004ff6:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
#else
        /* TT Schedule Synchronization Callback */
        HAL_FDCAN_TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
 8004ff8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004ffa:	6878      	ldr	r0, [r7, #4]
 8004ffc:	f000 f8e4 	bl	80051c8 <HAL_FDCAN_TT_ScheduleSyncCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Time Mark interrupts management *************************************/
      if (TTTimeMarkITs != 0U)
 8005000:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005002:	2b00      	cmp	r3, #0
 8005004:	d007      	beq.n	8005016 <HAL_FDCAN_IRQHandler+0x3e2>
      {
        /* Clear the TT Time Mark flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTTimeMarkITs);
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	685b      	ldr	r3, [r3, #4]
 800500a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800500c:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
#else
        /* TT Time Mark Callback */
        HAL_FDCAN_TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
 800500e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005010:	6878      	ldr	r0, [r7, #4]
 8005012:	f000 f8e4 	bl	80051de <HAL_FDCAN_TT_TimeMarkCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Stop Watch interrupt management *************************************/
      if (FDCAN_CHECK_IT_SOURCE(itsourceTTIE, FDCAN_TT_IT_STOP_WATCH) != RESET)
 8005016:	69bb      	ldr	r3, [r7, #24]
 8005018:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800501c:	2b00      	cmp	r3, #0
 800501e:	d019      	beq.n	8005054 <HAL_FDCAN_IRQHandler+0x420>
      {
        if (FDCAN_CHECK_FLAG(itflagTTIR, FDCAN_TT_FLAG_STOP_WATCH) != RESET)
 8005020:	697b      	ldr	r3, [r7, #20]
 8005022:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005026:	2b00      	cmp	r3, #0
 8005028:	d014      	beq.n	8005054 <HAL_FDCAN_IRQHandler+0x420>
        {
          /* Retrieve Stop watch Time and Cycle count */
          SWTime = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_SWV) >> FDCAN_TTCPT_SWV_Pos);
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	685b      	ldr	r3, [r3, #4]
 800502e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005030:	0c1b      	lsrs	r3, r3, #16
 8005032:	b29b      	uxth	r3, r3
 8005034:	613b      	str	r3, [r7, #16]
          SWCycleCount = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_CCV) >> FDCAN_TTCPT_CCV_Pos);
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	685b      	ldr	r3, [r3, #4]
 800503a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800503c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005040:	60fb      	str	r3, [r7, #12]

          /* Clear the TT Stop Watch flag */
          __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, FDCAN_TT_FLAG_STOP_WATCH);
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	685b      	ldr	r3, [r3, #4]
 8005046:	2240      	movs	r2, #64	@ 0x40
 8005048:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hfdcan->TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
#else
          /* TT Stop Watch Callback */
          HAL_FDCAN_TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
 800504a:	68fa      	ldr	r2, [r7, #12]
 800504c:	6939      	ldr	r1, [r7, #16]
 800504e:	6878      	ldr	r0, [r7, #4]
 8005050:	f000 f8d0 	bl	80051f4 <HAL_FDCAN_TT_StopWatchCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
        }
      }

      /* TT Global Time interrupts management ***********************************/
      if (TTGlobTimeITs != 0U)
 8005054:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005056:	2b00      	cmp	r3, #0
 8005058:	d007      	beq.n	800506a <HAL_FDCAN_IRQHandler+0x436>
      {
        /* Clear the TT Global Time flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTGlobTimeITs);
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	685b      	ldr	r3, [r3, #4]
 800505e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005060:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
#else
        /* TT Global Time Callback */
        HAL_FDCAN_TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
 8005062:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005064:	6878      	ldr	r0, [r7, #4]
 8005066:	f000 f8d1 	bl	800520c <HAL_FDCAN_TT_GlobalTimeCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Disturbing Error interrupts management ******************************/
      if (TTDistErrors != 0U)
 800506a:	6a3b      	ldr	r3, [r7, #32]
 800506c:	2b00      	cmp	r3, #0
 800506e:	d00b      	beq.n	8005088 <HAL_FDCAN_IRQHandler+0x454>
      {
        /* Clear the TT Disturbing Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTDistErrors);
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	685b      	ldr	r3, [r3, #4]
 8005074:	6a3a      	ldr	r2, [r7, #32]
 8005076:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTDistErrors;
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 800507e:	6a3b      	ldr	r3, [r7, #32]
 8005080:	431a      	orrs	r2, r3
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }

      /* TT Fatal Error interrupts management ***********************************/
      if (TTFatalErrors != 0U)
 8005088:	69fb      	ldr	r3, [r7, #28]
 800508a:	2b00      	cmp	r3, #0
 800508c:	d00b      	beq.n	80050a6 <HAL_FDCAN_IRQHandler+0x472>
      {
        /* Clear the TT Fatal Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTFatalErrors);
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	685b      	ldr	r3, [r3, #4]
 8005092:	69fa      	ldr	r2, [r7, #28]
 8005094:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTFatalErrors;
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 800509c:	69fb      	ldr	r3, [r7, #28]
 800509e:	431a      	orrs	r2, r3
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d002      	beq.n	80050b6 <HAL_FDCAN_IRQHandler+0x482>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 80050b0:	6878      	ldr	r0, [r7, #4]
 80050b2:	f000 f874 	bl	800519e <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 80050b6:	bf00      	nop
 80050b8:	3758      	adds	r7, #88	@ 0x58
 80050ba:	46bd      	mov	sp, r7
 80050bc:	bd80      	pop	{r7, pc}
 80050be:	bf00      	nop
 80050c0:	4000a800 	.word	0x4000a800
 80050c4:	3fcfffff 	.word	0x3fcfffff
 80050c8:	4000a000 	.word	0x4000a000

080050cc <HAL_FDCAN_ClockCalibrationCallback>:
  * @param  ClkCalibrationITs indicates which Clock Calibration interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Clock_Calibration_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ClockCalibrationCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ClkCalibrationITs)
{
 80050cc:	b480      	push	{r7}
 80050ce:	b083      	sub	sp, #12
 80050d0:	af00      	add	r7, sp, #0
 80050d2:	6078      	str	r0, [r7, #4]
 80050d4:	6039      	str	r1, [r7, #0]
  UNUSED(ClkCalibrationITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ClockCalibrationCallback could be implemented in the user file
   */
}
 80050d6:	bf00      	nop
 80050d8:	370c      	adds	r7, #12
 80050da:	46bd      	mov	sp, r7
 80050dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e0:	4770      	bx	lr

080050e2 <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 80050e2:	b480      	push	{r7}
 80050e4:	b083      	sub	sp, #12
 80050e6:	af00      	add	r7, sp, #0
 80050e8:	6078      	str	r0, [r7, #4]
 80050ea:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 80050ec:	bf00      	nop
 80050ee:	370c      	adds	r7, #12
 80050f0:	46bd      	mov	sp, r7
 80050f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f6:	4770      	bx	lr

080050f8 <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 80050f8:	b480      	push	{r7}
 80050fa:	b083      	sub	sp, #12
 80050fc:	af00      	add	r7, sp, #0
 80050fe:	6078      	str	r0, [r7, #4]
 8005100:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 8005102:	bf00      	nop
 8005104:	370c      	adds	r7, #12
 8005106:	46bd      	mov	sp, r7
 8005108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800510c:	4770      	bx	lr

0800510e <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800510e:	b480      	push	{r7}
 8005110:	b083      	sub	sp, #12
 8005112:	af00      	add	r7, sp, #0
 8005114:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8005116:	bf00      	nop
 8005118:	370c      	adds	r7, #12
 800511a:	46bd      	mov	sp, r7
 800511c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005120:	4770      	bx	lr

08005122 <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8005122:	b480      	push	{r7}
 8005124:	b083      	sub	sp, #12
 8005126:	af00      	add	r7, sp, #0
 8005128:	6078      	str	r0, [r7, #4]
 800512a:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 800512c:	bf00      	nop
 800512e:	370c      	adds	r7, #12
 8005130:	46bd      	mov	sp, r7
 8005132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005136:	4770      	bx	lr

08005138 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8005138:	b480      	push	{r7}
 800513a:	b083      	sub	sp, #12
 800513c:	af00      	add	r7, sp, #0
 800513e:	6078      	str	r0, [r7, #4]
 8005140:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8005142:	bf00      	nop
 8005144:	370c      	adds	r7, #12
 8005146:	46bd      	mov	sp, r7
 8005148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800514c:	4770      	bx	lr

0800514e <HAL_FDCAN_RxBufferNewMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_RxBufferNewMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800514e:	b480      	push	{r7}
 8005150:	b083      	sub	sp, #12
 8005152:	af00      	add	r7, sp, #0
 8005154:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxBufferNewMessageCallback could be implemented in the user file
   */
}
 8005156:	bf00      	nop
 8005158:	370c      	adds	r7, #12
 800515a:	46bd      	mov	sp, r7
 800515c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005160:	4770      	bx	lr

08005162 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005162:	b480      	push	{r7}
 8005164:	b083      	sub	sp, #12
 8005166:	af00      	add	r7, sp, #0
 8005168:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 800516a:	bf00      	nop
 800516c:	370c      	adds	r7, #12
 800516e:	46bd      	mov	sp, r7
 8005170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005174:	4770      	bx	lr

08005176 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005176:	b480      	push	{r7}
 8005178:	b083      	sub	sp, #12
 800517a:	af00      	add	r7, sp, #0
 800517c:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 800517e:	bf00      	nop
 8005180:	370c      	adds	r7, #12
 8005182:	46bd      	mov	sp, r7
 8005184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005188:	4770      	bx	lr

0800518a <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800518a:	b480      	push	{r7}
 800518c:	b083      	sub	sp, #12
 800518e:	af00      	add	r7, sp, #0
 8005190:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8005192:	bf00      	nop
 8005194:	370c      	adds	r7, #12
 8005196:	46bd      	mov	sp, r7
 8005198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800519c:	4770      	bx	lr

0800519e <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800519e:	b480      	push	{r7}
 80051a0:	b083      	sub	sp, #12
 80051a2:	af00      	add	r7, sp, #0
 80051a4:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 80051a6:	bf00      	nop
 80051a8:	370c      	adds	r7, #12
 80051aa:	46bd      	mov	sp, r7
 80051ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b0:	4770      	bx	lr

080051b2 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 80051b2:	b480      	push	{r7}
 80051b4:	b083      	sub	sp, #12
 80051b6:	af00      	add	r7, sp, #0
 80051b8:	6078      	str	r0, [r7, #4]
 80051ba:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 80051bc:	bf00      	nop
 80051be:	370c      	adds	r7, #12
 80051c0:	46bd      	mov	sp, r7
 80051c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c6:	4770      	bx	lr

080051c8 <HAL_FDCAN_TT_ScheduleSyncCallback>:
  * @param  TTSchedSyncITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTScheduleSynchronization_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_ScheduleSyncCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTSchedSyncITs)
{
 80051c8:	b480      	push	{r7}
 80051ca:	b083      	sub	sp, #12
 80051cc:	af00      	add	r7, sp, #0
 80051ce:	6078      	str	r0, [r7, #4]
 80051d0:	6039      	str	r1, [r7, #0]
  UNUSED(TTSchedSyncITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_ScheduleSyncCallback could be implemented in the user file
   */
}
 80051d2:	bf00      	nop
 80051d4:	370c      	adds	r7, #12
 80051d6:	46bd      	mov	sp, r7
 80051d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051dc:	4770      	bx	lr

080051de <HAL_FDCAN_TT_TimeMarkCallback>:
  * @param  TTTimeMarkITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTTimeMark_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_TimeMarkCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTTimeMarkITs)
{
 80051de:	b480      	push	{r7}
 80051e0:	b083      	sub	sp, #12
 80051e2:	af00      	add	r7, sp, #0
 80051e4:	6078      	str	r0, [r7, #4]
 80051e6:	6039      	str	r1, [r7, #0]
  UNUSED(TTTimeMarkITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_TimeMarkCallback could be implemented in the user file
   */
}
 80051e8:	bf00      	nop
 80051ea:	370c      	adds	r7, #12
 80051ec:	46bd      	mov	sp, r7
 80051ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f2:	4770      	bx	lr

080051f4 <HAL_FDCAN_TT_StopWatchCallback>:
  * @param  SWCycleCount Cycle count value captured together with SWTime.
  *         This parameter is a number between 0 and 0x3F.
  * @retval None
  */
__weak void HAL_FDCAN_TT_StopWatchCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t SWTime, uint32_t SWCycleCount)
{
 80051f4:	b480      	push	{r7}
 80051f6:	b085      	sub	sp, #20
 80051f8:	af00      	add	r7, sp, #0
 80051fa:	60f8      	str	r0, [r7, #12]
 80051fc:	60b9      	str	r1, [r7, #8]
 80051fe:	607a      	str	r2, [r7, #4]
  UNUSED(SWCycleCount);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_StopWatchCallback could be implemented in the user file
   */
}
 8005200:	bf00      	nop
 8005202:	3714      	adds	r7, #20
 8005204:	46bd      	mov	sp, r7
 8005206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800520a:	4770      	bx	lr

0800520c <HAL_FDCAN_TT_GlobalTimeCallback>:
  * @param  TTGlobTimeITs indicates which TT Global Time interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTGlobalTime_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_GlobalTimeCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTGlobTimeITs)
{
 800520c:	b480      	push	{r7}
 800520e:	b083      	sub	sp, #12
 8005210:	af00      	add	r7, sp, #0
 8005212:	6078      	str	r0, [r7, #4]
 8005214:	6039      	str	r1, [r7, #0]
  UNUSED(TTGlobTimeITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_GlobalTimeCallback could be implemented in the user file
   */
}
 8005216:	bf00      	nop
 8005218:	370c      	adds	r7, #12
 800521a:	46bd      	mov	sp, r7
 800521c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005220:	4770      	bx	lr
	...

08005224 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8005224:	b480      	push	{r7}
 8005226:	b085      	sub	sp, #20
 8005228:	af00      	add	r7, sp, #0
 800522a:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005230:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 800523a:	4ba7      	ldr	r3, [pc, #668]	@ (80054d8 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800523c:	4013      	ands	r3, r2
 800523e:	68ba      	ldr	r2, [r7, #8]
 8005240:	0091      	lsls	r1, r2, #2
 8005242:	687a      	ldr	r2, [r7, #4]
 8005244:	6812      	ldr	r2, [r2, #0]
 8005246:	430b      	orrs	r3, r1
 8005248:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005254:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800525c:	041a      	lsls	r2, r3, #16
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	430a      	orrs	r2, r1
 8005264:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800526c:	68ba      	ldr	r2, [r7, #8]
 800526e:	4413      	add	r3, r2
 8005270:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800527a:	4b97      	ldr	r3, [pc, #604]	@ (80054d8 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800527c:	4013      	ands	r3, r2
 800527e:	68ba      	ldr	r2, [r7, #8]
 8005280:	0091      	lsls	r1, r2, #2
 8005282:	687a      	ldr	r2, [r7, #4]
 8005284:	6812      	ldr	r2, [r2, #0]
 8005286:	430b      	orrs	r3, r1
 8005288:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005294:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800529c:	041a      	lsls	r2, r3, #16
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	430a      	orrs	r2, r1
 80052a4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80052ac:	005b      	lsls	r3, r3, #1
 80052ae:	68ba      	ldr	r2, [r7, #8]
 80052b0:	4413      	add	r3, r2
 80052b2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 80052bc:	4b86      	ldr	r3, [pc, #536]	@ (80054d8 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80052be:	4013      	ands	r3, r2
 80052c0:	68ba      	ldr	r2, [r7, #8]
 80052c2:	0091      	lsls	r1, r2, #2
 80052c4:	687a      	ldr	r2, [r7, #4]
 80052c6:	6812      	ldr	r2, [r2, #0]
 80052c8:	430b      	orrs	r3, r1
 80052ca:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80052d6:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052de:	041a      	lsls	r2, r3, #16
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	430a      	orrs	r2, r1
 80052e6:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052ee:	687a      	ldr	r2, [r7, #4]
 80052f0:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80052f2:	fb02 f303 	mul.w	r3, r2, r3
 80052f6:	68ba      	ldr	r2, [r7, #8]
 80052f8:	4413      	add	r3, r2
 80052fa:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8005304:	4b74      	ldr	r3, [pc, #464]	@ (80054d8 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005306:	4013      	ands	r3, r2
 8005308:	68ba      	ldr	r2, [r7, #8]
 800530a:	0091      	lsls	r1, r2, #2
 800530c:	687a      	ldr	r2, [r7, #4]
 800530e:	6812      	ldr	r2, [r2, #0]
 8005310:	430b      	orrs	r3, r1
 8005312:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800531e:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005326:	041a      	lsls	r2, r3, #16
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	430a      	orrs	r2, r1
 800532e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005336:	687a      	ldr	r2, [r7, #4]
 8005338:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800533a:	fb02 f303 	mul.w	r3, r2, r3
 800533e:	68ba      	ldr	r2, [r7, #8]
 8005340:	4413      	add	r3, r2
 8005342:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 800534c:	4b62      	ldr	r3, [pc, #392]	@ (80054d8 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800534e:	4013      	ands	r3, r2
 8005350:	68ba      	ldr	r2, [r7, #8]
 8005352:	0091      	lsls	r1, r2, #2
 8005354:	687a      	ldr	r2, [r7, #4]
 8005356:	6812      	ldr	r2, [r2, #0]
 8005358:	430b      	orrs	r3, r1
 800535a:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005362:	687a      	ldr	r2, [r7, #4]
 8005364:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8005366:	fb02 f303 	mul.w	r3, r2, r3
 800536a:	68ba      	ldr	r2, [r7, #8]
 800536c:	4413      	add	r3, r2
 800536e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8005378:	4b57      	ldr	r3, [pc, #348]	@ (80054d8 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800537a:	4013      	ands	r3, r2
 800537c:	68ba      	ldr	r2, [r7, #8]
 800537e:	0091      	lsls	r1, r2, #2
 8005380:	687a      	ldr	r2, [r7, #4]
 8005382:	6812      	ldr	r2, [r2, #0]
 8005384:	430b      	orrs	r3, r1
 8005386:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005392:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800539a:	041a      	lsls	r2, r3, #16
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	430a      	orrs	r2, r1
 80053a2:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80053aa:	005b      	lsls	r3, r3, #1
 80053ac:	68ba      	ldr	r2, [r7, #8]
 80053ae:	4413      	add	r3, r2
 80053b0:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 80053ba:	4b47      	ldr	r3, [pc, #284]	@ (80054d8 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80053bc:	4013      	ands	r3, r2
 80053be:	68ba      	ldr	r2, [r7, #8]
 80053c0:	0091      	lsls	r1, r2, #2
 80053c2:	687a      	ldr	r2, [r7, #4]
 80053c4:	6812      	ldr	r2, [r2, #0]
 80053c6:	430b      	orrs	r3, r1
 80053c8:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80053d4:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80053dc:	041a      	lsls	r2, r3, #16
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	430a      	orrs	r2, r1
 80053e4:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80053f0:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80053f8:	061a      	lsls	r2, r3, #24
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	430a      	orrs	r2, r1
 8005400:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005408:	4b34      	ldr	r3, [pc, #208]	@ (80054dc <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 800540a:	4413      	add	r3, r2
 800540c:	009a      	lsls	r2, r3, #2
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800541a:	009b      	lsls	r3, r3, #2
 800541c:	441a      	add	r2, r3
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800542a:	00db      	lsls	r3, r3, #3
 800542c:	441a      	add	r2, r3
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800543a:	6879      	ldr	r1, [r7, #4]
 800543c:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 800543e:	fb01 f303 	mul.w	r3, r1, r3
 8005442:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8005444:	441a      	add	r2, r3
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005452:	6879      	ldr	r1, [r7, #4]
 8005454:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 8005456:	fb01 f303 	mul.w	r3, r1, r3
 800545a:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 800545c:	441a      	add	r2, r3
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800546a:	6879      	ldr	r1, [r7, #4]
 800546c:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 800546e:	fb01 f303 	mul.w	r3, r1, r3
 8005472:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8005474:	441a      	add	r2, r3
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005486:	00db      	lsls	r3, r3, #3
 8005488:	441a      	add	r2, r3
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800549a:	6879      	ldr	r1, [r7, #4]
 800549c:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 800549e:	fb01 f303 	mul.w	r3, r1, r3
 80054a2:	009b      	lsls	r3, r3, #2
 80054a4:	441a      	add	r2, r3
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80054b6:	6879      	ldr	r1, [r7, #4]
 80054b8:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 80054ba:	fb01 f303 	mul.w	r3, r1, r3
 80054be:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 80054c0:	441a      	add	r2, r3
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80054ce:	4a04      	ldr	r2, [pc, #16]	@ (80054e0 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 80054d0:	4293      	cmp	r3, r2
 80054d2:	d915      	bls.n	8005500 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 80054d4:	e006      	b.n	80054e4 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 80054d6:	bf00      	nop
 80054d8:	ffff0003 	.word	0xffff0003
 80054dc:	10002b00 	.word	0x10002b00
 80054e0:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80054ea:	f043 0220 	orr.w	r2, r3, #32
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	2203      	movs	r2, #3
 80054f8:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 80054fc:	2301      	movs	r3, #1
 80054fe:	e010      	b.n	8005522 <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005504:	60fb      	str	r3, [r7, #12]
 8005506:	e005      	b.n	8005514 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	2200      	movs	r2, #0
 800550c:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	3304      	adds	r3, #4
 8005512:	60fb      	str	r3, [r7, #12]
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800551a:	68fa      	ldr	r2, [r7, #12]
 800551c:	429a      	cmp	r2, r3
 800551e:	d3f3      	bcc.n	8005508 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8005520:	2300      	movs	r3, #0
}
 8005522:	4618      	mov	r0, r3
 8005524:	3714      	adds	r7, #20
 8005526:	46bd      	mov	sp, r7
 8005528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800552c:	4770      	bx	lr
 800552e:	bf00      	nop

08005530 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 8005530:	b480      	push	{r7}
 8005532:	b089      	sub	sp, #36	@ 0x24
 8005534:	af00      	add	r7, sp, #0
 8005536:	60f8      	str	r0, [r7, #12]
 8005538:	60b9      	str	r1, [r7, #8]
 800553a:	607a      	str	r2, [r7, #4]
 800553c:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 800553e:	68bb      	ldr	r3, [r7, #8]
 8005540:	685b      	ldr	r3, [r3, #4]
 8005542:	2b00      	cmp	r3, #0
 8005544:	d10a      	bne.n	800555c <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8005546:	68bb      	ldr	r3, [r7, #8]
 8005548:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 800554a:	68bb      	ldr	r3, [r7, #8]
 800554c:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 800554e:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 8005550:	68bb      	ldr	r3, [r7, #8]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8005556:	4313      	orrs	r3, r2
 8005558:	61fb      	str	r3, [r7, #28]
 800555a:	e00a      	b.n	8005572 <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800555c:	68bb      	ldr	r3, [r7, #8]
 800555e:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 8005560:	68bb      	ldr	r3, [r7, #8]
 8005562:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 8005564:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 8005566:	68bb      	ldr	r3, [r7, #8]
 8005568:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 800556a:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800556c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005570:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8005572:	68bb      	ldr	r3, [r7, #8]
 8005574:	6a1b      	ldr	r3, [r3, #32]
 8005576:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 8005578:	68bb      	ldr	r3, [r7, #8]
 800557a:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 800557c:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 800557e:	68bb      	ldr	r3, [r7, #8]
 8005580:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 8005582:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 8005584:	68bb      	ldr	r3, [r7, #8]
 8005586:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 8005588:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 800558a:	68bb      	ldr	r3, [r7, #8]
 800558c:	68db      	ldr	r3, [r3, #12]
 800558e:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8005590:	4313      	orrs	r3, r2
 8005592:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxBufferSA + (BufferIndex * hfdcan->Init.TxElmtSize * 4U));
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800559e:	6839      	ldr	r1, [r7, #0]
 80055a0:	fb01 f303 	mul.w	r3, r1, r3
 80055a4:	009b      	lsls	r3, r3, #2
 80055a6:	4413      	add	r3, r2
 80055a8:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 80055aa:	69bb      	ldr	r3, [r7, #24]
 80055ac:	69fa      	ldr	r2, [r7, #28]
 80055ae:	601a      	str	r2, [r3, #0]
  TxAddress++;
 80055b0:	69bb      	ldr	r3, [r7, #24]
 80055b2:	3304      	adds	r3, #4
 80055b4:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 80055b6:	69bb      	ldr	r3, [r7, #24]
 80055b8:	693a      	ldr	r2, [r7, #16]
 80055ba:	601a      	str	r2, [r3, #0]
  TxAddress++;
 80055bc:	69bb      	ldr	r3, [r7, #24]
 80055be:	3304      	adds	r3, #4
 80055c0:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 80055c2:	2300      	movs	r3, #0
 80055c4:	617b      	str	r3, [r7, #20]
 80055c6:	e020      	b.n	800560a <FDCAN_CopyMessageToRAM+0xda>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 80055c8:	697b      	ldr	r3, [r7, #20]
 80055ca:	3303      	adds	r3, #3
 80055cc:	687a      	ldr	r2, [r7, #4]
 80055ce:	4413      	add	r3, r2
 80055d0:	781b      	ldrb	r3, [r3, #0]
 80055d2:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 80055d4:	697b      	ldr	r3, [r7, #20]
 80055d6:	3302      	adds	r3, #2
 80055d8:	6879      	ldr	r1, [r7, #4]
 80055da:	440b      	add	r3, r1
 80055dc:	781b      	ldrb	r3, [r3, #0]
 80055de:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 80055e0:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 80055e2:	697b      	ldr	r3, [r7, #20]
 80055e4:	3301      	adds	r3, #1
 80055e6:	6879      	ldr	r1, [r7, #4]
 80055e8:	440b      	add	r3, r1
 80055ea:	781b      	ldrb	r3, [r3, #0]
 80055ec:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 80055ee:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 80055f0:	6879      	ldr	r1, [r7, #4]
 80055f2:	697a      	ldr	r2, [r7, #20]
 80055f4:	440a      	add	r2, r1
 80055f6:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 80055f8:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 80055fa:	69bb      	ldr	r3, [r7, #24]
 80055fc:	601a      	str	r2, [r3, #0]
    TxAddress++;
 80055fe:	69bb      	ldr	r3, [r7, #24]
 8005600:	3304      	adds	r3, #4
 8005602:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8005604:	697b      	ldr	r3, [r7, #20]
 8005606:	3304      	adds	r3, #4
 8005608:	617b      	str	r3, [r7, #20]
 800560a:	68bb      	ldr	r3, [r7, #8]
 800560c:	68db      	ldr	r3, [r3, #12]
 800560e:	4a06      	ldr	r2, [pc, #24]	@ (8005628 <FDCAN_CopyMessageToRAM+0xf8>)
 8005610:	5cd3      	ldrb	r3, [r2, r3]
 8005612:	461a      	mov	r2, r3
 8005614:	697b      	ldr	r3, [r7, #20]
 8005616:	4293      	cmp	r3, r2
 8005618:	d3d6      	bcc.n	80055c8 <FDCAN_CopyMessageToRAM+0x98>
  }
}
 800561a:	bf00      	nop
 800561c:	bf00      	nop
 800561e:	3724      	adds	r7, #36	@ 0x24
 8005620:	46bd      	mov	sp, r7
 8005622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005626:	4770      	bx	lr
 8005628:	0800c5b4 	.word	0x0800c5b4

0800562c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800562c:	b480      	push	{r7}
 800562e:	b089      	sub	sp, #36	@ 0x24
 8005630:	af00      	add	r7, sp, #0
 8005632:	6078      	str	r0, [r7, #4]
 8005634:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8005636:	2300      	movs	r3, #0
 8005638:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800563a:	4b86      	ldr	r3, [pc, #536]	@ (8005854 <HAL_GPIO_Init+0x228>)
 800563c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800563e:	e18c      	b.n	800595a <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005640:	683b      	ldr	r3, [r7, #0]
 8005642:	681a      	ldr	r2, [r3, #0]
 8005644:	2101      	movs	r1, #1
 8005646:	69fb      	ldr	r3, [r7, #28]
 8005648:	fa01 f303 	lsl.w	r3, r1, r3
 800564c:	4013      	ands	r3, r2
 800564e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8005650:	693b      	ldr	r3, [r7, #16]
 8005652:	2b00      	cmp	r3, #0
 8005654:	f000 817e 	beq.w	8005954 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005658:	683b      	ldr	r3, [r7, #0]
 800565a:	685b      	ldr	r3, [r3, #4]
 800565c:	f003 0303 	and.w	r3, r3, #3
 8005660:	2b01      	cmp	r3, #1
 8005662:	d005      	beq.n	8005670 <HAL_GPIO_Init+0x44>
 8005664:	683b      	ldr	r3, [r7, #0]
 8005666:	685b      	ldr	r3, [r3, #4]
 8005668:	f003 0303 	and.w	r3, r3, #3
 800566c:	2b02      	cmp	r3, #2
 800566e:	d130      	bne.n	80056d2 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	689b      	ldr	r3, [r3, #8]
 8005674:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005676:	69fb      	ldr	r3, [r7, #28]
 8005678:	005b      	lsls	r3, r3, #1
 800567a:	2203      	movs	r2, #3
 800567c:	fa02 f303 	lsl.w	r3, r2, r3
 8005680:	43db      	mvns	r3, r3
 8005682:	69ba      	ldr	r2, [r7, #24]
 8005684:	4013      	ands	r3, r2
 8005686:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005688:	683b      	ldr	r3, [r7, #0]
 800568a:	68da      	ldr	r2, [r3, #12]
 800568c:	69fb      	ldr	r3, [r7, #28]
 800568e:	005b      	lsls	r3, r3, #1
 8005690:	fa02 f303 	lsl.w	r3, r2, r3
 8005694:	69ba      	ldr	r2, [r7, #24]
 8005696:	4313      	orrs	r3, r2
 8005698:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	69ba      	ldr	r2, [r7, #24]
 800569e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	685b      	ldr	r3, [r3, #4]
 80056a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80056a6:	2201      	movs	r2, #1
 80056a8:	69fb      	ldr	r3, [r7, #28]
 80056aa:	fa02 f303 	lsl.w	r3, r2, r3
 80056ae:	43db      	mvns	r3, r3
 80056b0:	69ba      	ldr	r2, [r7, #24]
 80056b2:	4013      	ands	r3, r2
 80056b4:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80056b6:	683b      	ldr	r3, [r7, #0]
 80056b8:	685b      	ldr	r3, [r3, #4]
 80056ba:	091b      	lsrs	r3, r3, #4
 80056bc:	f003 0201 	and.w	r2, r3, #1
 80056c0:	69fb      	ldr	r3, [r7, #28]
 80056c2:	fa02 f303 	lsl.w	r3, r2, r3
 80056c6:	69ba      	ldr	r2, [r7, #24]
 80056c8:	4313      	orrs	r3, r2
 80056ca:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	69ba      	ldr	r2, [r7, #24]
 80056d0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80056d2:	683b      	ldr	r3, [r7, #0]
 80056d4:	685b      	ldr	r3, [r3, #4]
 80056d6:	f003 0303 	and.w	r3, r3, #3
 80056da:	2b03      	cmp	r3, #3
 80056dc:	d017      	beq.n	800570e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	68db      	ldr	r3, [r3, #12]
 80056e2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80056e4:	69fb      	ldr	r3, [r7, #28]
 80056e6:	005b      	lsls	r3, r3, #1
 80056e8:	2203      	movs	r2, #3
 80056ea:	fa02 f303 	lsl.w	r3, r2, r3
 80056ee:	43db      	mvns	r3, r3
 80056f0:	69ba      	ldr	r2, [r7, #24]
 80056f2:	4013      	ands	r3, r2
 80056f4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80056f6:	683b      	ldr	r3, [r7, #0]
 80056f8:	689a      	ldr	r2, [r3, #8]
 80056fa:	69fb      	ldr	r3, [r7, #28]
 80056fc:	005b      	lsls	r3, r3, #1
 80056fe:	fa02 f303 	lsl.w	r3, r2, r3
 8005702:	69ba      	ldr	r2, [r7, #24]
 8005704:	4313      	orrs	r3, r2
 8005706:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	69ba      	ldr	r2, [r7, #24]
 800570c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800570e:	683b      	ldr	r3, [r7, #0]
 8005710:	685b      	ldr	r3, [r3, #4]
 8005712:	f003 0303 	and.w	r3, r3, #3
 8005716:	2b02      	cmp	r3, #2
 8005718:	d123      	bne.n	8005762 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800571a:	69fb      	ldr	r3, [r7, #28]
 800571c:	08da      	lsrs	r2, r3, #3
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	3208      	adds	r2, #8
 8005722:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005726:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005728:	69fb      	ldr	r3, [r7, #28]
 800572a:	f003 0307 	and.w	r3, r3, #7
 800572e:	009b      	lsls	r3, r3, #2
 8005730:	220f      	movs	r2, #15
 8005732:	fa02 f303 	lsl.w	r3, r2, r3
 8005736:	43db      	mvns	r3, r3
 8005738:	69ba      	ldr	r2, [r7, #24]
 800573a:	4013      	ands	r3, r2
 800573c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800573e:	683b      	ldr	r3, [r7, #0]
 8005740:	691a      	ldr	r2, [r3, #16]
 8005742:	69fb      	ldr	r3, [r7, #28]
 8005744:	f003 0307 	and.w	r3, r3, #7
 8005748:	009b      	lsls	r3, r3, #2
 800574a:	fa02 f303 	lsl.w	r3, r2, r3
 800574e:	69ba      	ldr	r2, [r7, #24]
 8005750:	4313      	orrs	r3, r2
 8005752:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005754:	69fb      	ldr	r3, [r7, #28]
 8005756:	08da      	lsrs	r2, r3, #3
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	3208      	adds	r2, #8
 800575c:	69b9      	ldr	r1, [r7, #24]
 800575e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005768:	69fb      	ldr	r3, [r7, #28]
 800576a:	005b      	lsls	r3, r3, #1
 800576c:	2203      	movs	r2, #3
 800576e:	fa02 f303 	lsl.w	r3, r2, r3
 8005772:	43db      	mvns	r3, r3
 8005774:	69ba      	ldr	r2, [r7, #24]
 8005776:	4013      	ands	r3, r2
 8005778:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800577a:	683b      	ldr	r3, [r7, #0]
 800577c:	685b      	ldr	r3, [r3, #4]
 800577e:	f003 0203 	and.w	r2, r3, #3
 8005782:	69fb      	ldr	r3, [r7, #28]
 8005784:	005b      	lsls	r3, r3, #1
 8005786:	fa02 f303 	lsl.w	r3, r2, r3
 800578a:	69ba      	ldr	r2, [r7, #24]
 800578c:	4313      	orrs	r3, r2
 800578e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	69ba      	ldr	r2, [r7, #24]
 8005794:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005796:	683b      	ldr	r3, [r7, #0]
 8005798:	685b      	ldr	r3, [r3, #4]
 800579a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800579e:	2b00      	cmp	r3, #0
 80057a0:	f000 80d8 	beq.w	8005954 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80057a4:	4b2c      	ldr	r3, [pc, #176]	@ (8005858 <HAL_GPIO_Init+0x22c>)
 80057a6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80057aa:	4a2b      	ldr	r2, [pc, #172]	@ (8005858 <HAL_GPIO_Init+0x22c>)
 80057ac:	f043 0302 	orr.w	r3, r3, #2
 80057b0:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80057b4:	4b28      	ldr	r3, [pc, #160]	@ (8005858 <HAL_GPIO_Init+0x22c>)
 80057b6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80057ba:	f003 0302 	and.w	r3, r3, #2
 80057be:	60fb      	str	r3, [r7, #12]
 80057c0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80057c2:	4a26      	ldr	r2, [pc, #152]	@ (800585c <HAL_GPIO_Init+0x230>)
 80057c4:	69fb      	ldr	r3, [r7, #28]
 80057c6:	089b      	lsrs	r3, r3, #2
 80057c8:	3302      	adds	r3, #2
 80057ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80057ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80057d0:	69fb      	ldr	r3, [r7, #28]
 80057d2:	f003 0303 	and.w	r3, r3, #3
 80057d6:	009b      	lsls	r3, r3, #2
 80057d8:	220f      	movs	r2, #15
 80057da:	fa02 f303 	lsl.w	r3, r2, r3
 80057de:	43db      	mvns	r3, r3
 80057e0:	69ba      	ldr	r2, [r7, #24]
 80057e2:	4013      	ands	r3, r2
 80057e4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	4a1d      	ldr	r2, [pc, #116]	@ (8005860 <HAL_GPIO_Init+0x234>)
 80057ea:	4293      	cmp	r3, r2
 80057ec:	d04a      	beq.n	8005884 <HAL_GPIO_Init+0x258>
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	4a1c      	ldr	r2, [pc, #112]	@ (8005864 <HAL_GPIO_Init+0x238>)
 80057f2:	4293      	cmp	r3, r2
 80057f4:	d02b      	beq.n	800584e <HAL_GPIO_Init+0x222>
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	4a1b      	ldr	r2, [pc, #108]	@ (8005868 <HAL_GPIO_Init+0x23c>)
 80057fa:	4293      	cmp	r3, r2
 80057fc:	d025      	beq.n	800584a <HAL_GPIO_Init+0x21e>
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	4a1a      	ldr	r2, [pc, #104]	@ (800586c <HAL_GPIO_Init+0x240>)
 8005802:	4293      	cmp	r3, r2
 8005804:	d01f      	beq.n	8005846 <HAL_GPIO_Init+0x21a>
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	4a19      	ldr	r2, [pc, #100]	@ (8005870 <HAL_GPIO_Init+0x244>)
 800580a:	4293      	cmp	r3, r2
 800580c:	d019      	beq.n	8005842 <HAL_GPIO_Init+0x216>
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	4a18      	ldr	r2, [pc, #96]	@ (8005874 <HAL_GPIO_Init+0x248>)
 8005812:	4293      	cmp	r3, r2
 8005814:	d013      	beq.n	800583e <HAL_GPIO_Init+0x212>
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	4a17      	ldr	r2, [pc, #92]	@ (8005878 <HAL_GPIO_Init+0x24c>)
 800581a:	4293      	cmp	r3, r2
 800581c:	d00d      	beq.n	800583a <HAL_GPIO_Init+0x20e>
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	4a16      	ldr	r2, [pc, #88]	@ (800587c <HAL_GPIO_Init+0x250>)
 8005822:	4293      	cmp	r3, r2
 8005824:	d007      	beq.n	8005836 <HAL_GPIO_Init+0x20a>
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	4a15      	ldr	r2, [pc, #84]	@ (8005880 <HAL_GPIO_Init+0x254>)
 800582a:	4293      	cmp	r3, r2
 800582c:	d101      	bne.n	8005832 <HAL_GPIO_Init+0x206>
 800582e:	2309      	movs	r3, #9
 8005830:	e029      	b.n	8005886 <HAL_GPIO_Init+0x25a>
 8005832:	230a      	movs	r3, #10
 8005834:	e027      	b.n	8005886 <HAL_GPIO_Init+0x25a>
 8005836:	2307      	movs	r3, #7
 8005838:	e025      	b.n	8005886 <HAL_GPIO_Init+0x25a>
 800583a:	2306      	movs	r3, #6
 800583c:	e023      	b.n	8005886 <HAL_GPIO_Init+0x25a>
 800583e:	2305      	movs	r3, #5
 8005840:	e021      	b.n	8005886 <HAL_GPIO_Init+0x25a>
 8005842:	2304      	movs	r3, #4
 8005844:	e01f      	b.n	8005886 <HAL_GPIO_Init+0x25a>
 8005846:	2303      	movs	r3, #3
 8005848:	e01d      	b.n	8005886 <HAL_GPIO_Init+0x25a>
 800584a:	2302      	movs	r3, #2
 800584c:	e01b      	b.n	8005886 <HAL_GPIO_Init+0x25a>
 800584e:	2301      	movs	r3, #1
 8005850:	e019      	b.n	8005886 <HAL_GPIO_Init+0x25a>
 8005852:	bf00      	nop
 8005854:	58000080 	.word	0x58000080
 8005858:	58024400 	.word	0x58024400
 800585c:	58000400 	.word	0x58000400
 8005860:	58020000 	.word	0x58020000
 8005864:	58020400 	.word	0x58020400
 8005868:	58020800 	.word	0x58020800
 800586c:	58020c00 	.word	0x58020c00
 8005870:	58021000 	.word	0x58021000
 8005874:	58021400 	.word	0x58021400
 8005878:	58021800 	.word	0x58021800
 800587c:	58021c00 	.word	0x58021c00
 8005880:	58022400 	.word	0x58022400
 8005884:	2300      	movs	r3, #0
 8005886:	69fa      	ldr	r2, [r7, #28]
 8005888:	f002 0203 	and.w	r2, r2, #3
 800588c:	0092      	lsls	r2, r2, #2
 800588e:	4093      	lsls	r3, r2
 8005890:	69ba      	ldr	r2, [r7, #24]
 8005892:	4313      	orrs	r3, r2
 8005894:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005896:	4938      	ldr	r1, [pc, #224]	@ (8005978 <HAL_GPIO_Init+0x34c>)
 8005898:	69fb      	ldr	r3, [r7, #28]
 800589a:	089b      	lsrs	r3, r3, #2
 800589c:	3302      	adds	r3, #2
 800589e:	69ba      	ldr	r2, [r7, #24]
 80058a0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80058a4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80058ac:	693b      	ldr	r3, [r7, #16]
 80058ae:	43db      	mvns	r3, r3
 80058b0:	69ba      	ldr	r2, [r7, #24]
 80058b2:	4013      	ands	r3, r2
 80058b4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80058b6:	683b      	ldr	r3, [r7, #0]
 80058b8:	685b      	ldr	r3, [r3, #4]
 80058ba:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d003      	beq.n	80058ca <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 80058c2:	69ba      	ldr	r2, [r7, #24]
 80058c4:	693b      	ldr	r3, [r7, #16]
 80058c6:	4313      	orrs	r3, r2
 80058c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80058ca:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80058ce:	69bb      	ldr	r3, [r7, #24]
 80058d0:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80058d2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80058d6:	685b      	ldr	r3, [r3, #4]
 80058d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80058da:	693b      	ldr	r3, [r7, #16]
 80058dc:	43db      	mvns	r3, r3
 80058de:	69ba      	ldr	r2, [r7, #24]
 80058e0:	4013      	ands	r3, r2
 80058e2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80058e4:	683b      	ldr	r3, [r7, #0]
 80058e6:	685b      	ldr	r3, [r3, #4]
 80058e8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d003      	beq.n	80058f8 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 80058f0:	69ba      	ldr	r2, [r7, #24]
 80058f2:	693b      	ldr	r3, [r7, #16]
 80058f4:	4313      	orrs	r3, r2
 80058f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80058f8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80058fc:	69bb      	ldr	r3, [r7, #24]
 80058fe:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8005900:	697b      	ldr	r3, [r7, #20]
 8005902:	685b      	ldr	r3, [r3, #4]
 8005904:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005906:	693b      	ldr	r3, [r7, #16]
 8005908:	43db      	mvns	r3, r3
 800590a:	69ba      	ldr	r2, [r7, #24]
 800590c:	4013      	ands	r3, r2
 800590e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005910:	683b      	ldr	r3, [r7, #0]
 8005912:	685b      	ldr	r3, [r3, #4]
 8005914:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005918:	2b00      	cmp	r3, #0
 800591a:	d003      	beq.n	8005924 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 800591c:	69ba      	ldr	r2, [r7, #24]
 800591e:	693b      	ldr	r3, [r7, #16]
 8005920:	4313      	orrs	r3, r2
 8005922:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8005924:	697b      	ldr	r3, [r7, #20]
 8005926:	69ba      	ldr	r2, [r7, #24]
 8005928:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800592a:	697b      	ldr	r3, [r7, #20]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005930:	693b      	ldr	r3, [r7, #16]
 8005932:	43db      	mvns	r3, r3
 8005934:	69ba      	ldr	r2, [r7, #24]
 8005936:	4013      	ands	r3, r2
 8005938:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800593a:	683b      	ldr	r3, [r7, #0]
 800593c:	685b      	ldr	r3, [r3, #4]
 800593e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005942:	2b00      	cmp	r3, #0
 8005944:	d003      	beq.n	800594e <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 8005946:	69ba      	ldr	r2, [r7, #24]
 8005948:	693b      	ldr	r3, [r7, #16]
 800594a:	4313      	orrs	r3, r2
 800594c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800594e:	697b      	ldr	r3, [r7, #20]
 8005950:	69ba      	ldr	r2, [r7, #24]
 8005952:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8005954:	69fb      	ldr	r3, [r7, #28]
 8005956:	3301      	adds	r3, #1
 8005958:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800595a:	683b      	ldr	r3, [r7, #0]
 800595c:	681a      	ldr	r2, [r3, #0]
 800595e:	69fb      	ldr	r3, [r7, #28]
 8005960:	fa22 f303 	lsr.w	r3, r2, r3
 8005964:	2b00      	cmp	r3, #0
 8005966:	f47f ae6b 	bne.w	8005640 <HAL_GPIO_Init+0x14>
  }
}
 800596a:	bf00      	nop
 800596c:	bf00      	nop
 800596e:	3724      	adds	r7, #36	@ 0x24
 8005970:	46bd      	mov	sp, r7
 8005972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005976:	4770      	bx	lr
 8005978:	58000400 	.word	0x58000400

0800597c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800597c:	b480      	push	{r7}
 800597e:	b085      	sub	sp, #20
 8005980:	af00      	add	r7, sp, #0
 8005982:	6078      	str	r0, [r7, #4]
 8005984:	460b      	mov	r3, r1
 8005986:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	691a      	ldr	r2, [r3, #16]
 800598c:	887b      	ldrh	r3, [r7, #2]
 800598e:	4013      	ands	r3, r2
 8005990:	2b00      	cmp	r3, #0
 8005992:	d002      	beq.n	800599a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005994:	2301      	movs	r3, #1
 8005996:	73fb      	strb	r3, [r7, #15]
 8005998:	e001      	b.n	800599e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800599a:	2300      	movs	r3, #0
 800599c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800599e:	7bfb      	ldrb	r3, [r7, #15]
}
 80059a0:	4618      	mov	r0, r3
 80059a2:	3714      	adds	r7, #20
 80059a4:	46bd      	mov	sp, r7
 80059a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059aa:	4770      	bx	lr

080059ac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80059ac:	b480      	push	{r7}
 80059ae:	b083      	sub	sp, #12
 80059b0:	af00      	add	r7, sp, #0
 80059b2:	6078      	str	r0, [r7, #4]
 80059b4:	460b      	mov	r3, r1
 80059b6:	807b      	strh	r3, [r7, #2]
 80059b8:	4613      	mov	r3, r2
 80059ba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80059bc:	787b      	ldrb	r3, [r7, #1]
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d003      	beq.n	80059ca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80059c2:	887a      	ldrh	r2, [r7, #2]
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80059c8:	e003      	b.n	80059d2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80059ca:	887b      	ldrh	r3, [r7, #2]
 80059cc:	041a      	lsls	r2, r3, #16
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	619a      	str	r2, [r3, #24]
}
 80059d2:	bf00      	nop
 80059d4:	370c      	adds	r7, #12
 80059d6:	46bd      	mov	sp, r7
 80059d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059dc:	4770      	bx	lr
	...

080059e0 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80059e0:	b580      	push	{r7, lr}
 80059e2:	b084      	sub	sp, #16
 80059e4:	af00      	add	r7, sp, #0
 80059e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80059e8:	4b19      	ldr	r3, [pc, #100]	@ (8005a50 <HAL_PWREx_ConfigSupply+0x70>)
 80059ea:	68db      	ldr	r3, [r3, #12]
 80059ec:	f003 0304 	and.w	r3, r3, #4
 80059f0:	2b04      	cmp	r3, #4
 80059f2:	d00a      	beq.n	8005a0a <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80059f4:	4b16      	ldr	r3, [pc, #88]	@ (8005a50 <HAL_PWREx_ConfigSupply+0x70>)
 80059f6:	68db      	ldr	r3, [r3, #12]
 80059f8:	f003 0307 	and.w	r3, r3, #7
 80059fc:	687a      	ldr	r2, [r7, #4]
 80059fe:	429a      	cmp	r2, r3
 8005a00:	d001      	beq.n	8005a06 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8005a02:	2301      	movs	r3, #1
 8005a04:	e01f      	b.n	8005a46 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8005a06:	2300      	movs	r3, #0
 8005a08:	e01d      	b.n	8005a46 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8005a0a:	4b11      	ldr	r3, [pc, #68]	@ (8005a50 <HAL_PWREx_ConfigSupply+0x70>)
 8005a0c:	68db      	ldr	r3, [r3, #12]
 8005a0e:	f023 0207 	bic.w	r2, r3, #7
 8005a12:	490f      	ldr	r1, [pc, #60]	@ (8005a50 <HAL_PWREx_ConfigSupply+0x70>)
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	4313      	orrs	r3, r2
 8005a18:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8005a1a:	f7fc fb4b 	bl	80020b4 <HAL_GetTick>
 8005a1e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005a20:	e009      	b.n	8005a36 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8005a22:	f7fc fb47 	bl	80020b4 <HAL_GetTick>
 8005a26:	4602      	mov	r2, r0
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	1ad3      	subs	r3, r2, r3
 8005a2c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005a30:	d901      	bls.n	8005a36 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8005a32:	2301      	movs	r3, #1
 8005a34:	e007      	b.n	8005a46 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005a36:	4b06      	ldr	r3, [pc, #24]	@ (8005a50 <HAL_PWREx_ConfigSupply+0x70>)
 8005a38:	685b      	ldr	r3, [r3, #4]
 8005a3a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005a3e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005a42:	d1ee      	bne.n	8005a22 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8005a44:	2300      	movs	r3, #0
}
 8005a46:	4618      	mov	r0, r3
 8005a48:	3710      	adds	r7, #16
 8005a4a:	46bd      	mov	sp, r7
 8005a4c:	bd80      	pop	{r7, pc}
 8005a4e:	bf00      	nop
 8005a50:	58024800 	.word	0x58024800

08005a54 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005a54:	b580      	push	{r7, lr}
 8005a56:	b08c      	sub	sp, #48	@ 0x30
 8005a58:	af00      	add	r7, sp, #0
 8005a5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d101      	bne.n	8005a66 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005a62:	2301      	movs	r3, #1
 8005a64:	e3c8      	b.n	80061f8 <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	f003 0301 	and.w	r3, r3, #1
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	f000 8087 	beq.w	8005b82 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005a74:	4b88      	ldr	r3, [pc, #544]	@ (8005c98 <HAL_RCC_OscConfig+0x244>)
 8005a76:	691b      	ldr	r3, [r3, #16]
 8005a78:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005a7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005a7e:	4b86      	ldr	r3, [pc, #536]	@ (8005c98 <HAL_RCC_OscConfig+0x244>)
 8005a80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a82:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8005a84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a86:	2b10      	cmp	r3, #16
 8005a88:	d007      	beq.n	8005a9a <HAL_RCC_OscConfig+0x46>
 8005a8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a8c:	2b18      	cmp	r3, #24
 8005a8e:	d110      	bne.n	8005ab2 <HAL_RCC_OscConfig+0x5e>
 8005a90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a92:	f003 0303 	and.w	r3, r3, #3
 8005a96:	2b02      	cmp	r3, #2
 8005a98:	d10b      	bne.n	8005ab2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005a9a:	4b7f      	ldr	r3, [pc, #508]	@ (8005c98 <HAL_RCC_OscConfig+0x244>)
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d06c      	beq.n	8005b80 <HAL_RCC_OscConfig+0x12c>
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	685b      	ldr	r3, [r3, #4]
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d168      	bne.n	8005b80 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8005aae:	2301      	movs	r3, #1
 8005ab0:	e3a2      	b.n	80061f8 <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	685b      	ldr	r3, [r3, #4]
 8005ab6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005aba:	d106      	bne.n	8005aca <HAL_RCC_OscConfig+0x76>
 8005abc:	4b76      	ldr	r3, [pc, #472]	@ (8005c98 <HAL_RCC_OscConfig+0x244>)
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	4a75      	ldr	r2, [pc, #468]	@ (8005c98 <HAL_RCC_OscConfig+0x244>)
 8005ac2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005ac6:	6013      	str	r3, [r2, #0]
 8005ac8:	e02e      	b.n	8005b28 <HAL_RCC_OscConfig+0xd4>
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	685b      	ldr	r3, [r3, #4]
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d10c      	bne.n	8005aec <HAL_RCC_OscConfig+0x98>
 8005ad2:	4b71      	ldr	r3, [pc, #452]	@ (8005c98 <HAL_RCC_OscConfig+0x244>)
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	4a70      	ldr	r2, [pc, #448]	@ (8005c98 <HAL_RCC_OscConfig+0x244>)
 8005ad8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005adc:	6013      	str	r3, [r2, #0]
 8005ade:	4b6e      	ldr	r3, [pc, #440]	@ (8005c98 <HAL_RCC_OscConfig+0x244>)
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	4a6d      	ldr	r2, [pc, #436]	@ (8005c98 <HAL_RCC_OscConfig+0x244>)
 8005ae4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005ae8:	6013      	str	r3, [r2, #0]
 8005aea:	e01d      	b.n	8005b28 <HAL_RCC_OscConfig+0xd4>
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	685b      	ldr	r3, [r3, #4]
 8005af0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005af4:	d10c      	bne.n	8005b10 <HAL_RCC_OscConfig+0xbc>
 8005af6:	4b68      	ldr	r3, [pc, #416]	@ (8005c98 <HAL_RCC_OscConfig+0x244>)
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	4a67      	ldr	r2, [pc, #412]	@ (8005c98 <HAL_RCC_OscConfig+0x244>)
 8005afc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005b00:	6013      	str	r3, [r2, #0]
 8005b02:	4b65      	ldr	r3, [pc, #404]	@ (8005c98 <HAL_RCC_OscConfig+0x244>)
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	4a64      	ldr	r2, [pc, #400]	@ (8005c98 <HAL_RCC_OscConfig+0x244>)
 8005b08:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005b0c:	6013      	str	r3, [r2, #0]
 8005b0e:	e00b      	b.n	8005b28 <HAL_RCC_OscConfig+0xd4>
 8005b10:	4b61      	ldr	r3, [pc, #388]	@ (8005c98 <HAL_RCC_OscConfig+0x244>)
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	4a60      	ldr	r2, [pc, #384]	@ (8005c98 <HAL_RCC_OscConfig+0x244>)
 8005b16:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005b1a:	6013      	str	r3, [r2, #0]
 8005b1c:	4b5e      	ldr	r3, [pc, #376]	@ (8005c98 <HAL_RCC_OscConfig+0x244>)
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	4a5d      	ldr	r2, [pc, #372]	@ (8005c98 <HAL_RCC_OscConfig+0x244>)
 8005b22:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005b26:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	685b      	ldr	r3, [r3, #4]
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d013      	beq.n	8005b58 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b30:	f7fc fac0 	bl	80020b4 <HAL_GetTick>
 8005b34:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005b36:	e008      	b.n	8005b4a <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005b38:	f7fc fabc 	bl	80020b4 <HAL_GetTick>
 8005b3c:	4602      	mov	r2, r0
 8005b3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b40:	1ad3      	subs	r3, r2, r3
 8005b42:	2b64      	cmp	r3, #100	@ 0x64
 8005b44:	d901      	bls.n	8005b4a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8005b46:	2303      	movs	r3, #3
 8005b48:	e356      	b.n	80061f8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005b4a:	4b53      	ldr	r3, [pc, #332]	@ (8005c98 <HAL_RCC_OscConfig+0x244>)
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d0f0      	beq.n	8005b38 <HAL_RCC_OscConfig+0xe4>
 8005b56:	e014      	b.n	8005b82 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b58:	f7fc faac 	bl	80020b4 <HAL_GetTick>
 8005b5c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005b5e:	e008      	b.n	8005b72 <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005b60:	f7fc faa8 	bl	80020b4 <HAL_GetTick>
 8005b64:	4602      	mov	r2, r0
 8005b66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b68:	1ad3      	subs	r3, r2, r3
 8005b6a:	2b64      	cmp	r3, #100	@ 0x64
 8005b6c:	d901      	bls.n	8005b72 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8005b6e:	2303      	movs	r3, #3
 8005b70:	e342      	b.n	80061f8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005b72:	4b49      	ldr	r3, [pc, #292]	@ (8005c98 <HAL_RCC_OscConfig+0x244>)
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d1f0      	bne.n	8005b60 <HAL_RCC_OscConfig+0x10c>
 8005b7e:	e000      	b.n	8005b82 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005b80:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	f003 0302 	and.w	r3, r3, #2
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	f000 808c 	beq.w	8005ca8 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005b90:	4b41      	ldr	r3, [pc, #260]	@ (8005c98 <HAL_RCC_OscConfig+0x244>)
 8005b92:	691b      	ldr	r3, [r3, #16]
 8005b94:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005b98:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005b9a:	4b3f      	ldr	r3, [pc, #252]	@ (8005c98 <HAL_RCC_OscConfig+0x244>)
 8005b9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b9e:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8005ba0:	6a3b      	ldr	r3, [r7, #32]
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d007      	beq.n	8005bb6 <HAL_RCC_OscConfig+0x162>
 8005ba6:	6a3b      	ldr	r3, [r7, #32]
 8005ba8:	2b18      	cmp	r3, #24
 8005baa:	d137      	bne.n	8005c1c <HAL_RCC_OscConfig+0x1c8>
 8005bac:	69fb      	ldr	r3, [r7, #28]
 8005bae:	f003 0303 	and.w	r3, r3, #3
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d132      	bne.n	8005c1c <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005bb6:	4b38      	ldr	r3, [pc, #224]	@ (8005c98 <HAL_RCC_OscConfig+0x244>)
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	f003 0304 	and.w	r3, r3, #4
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d005      	beq.n	8005bce <HAL_RCC_OscConfig+0x17a>
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	68db      	ldr	r3, [r3, #12]
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d101      	bne.n	8005bce <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8005bca:	2301      	movs	r3, #1
 8005bcc:	e314      	b.n	80061f8 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8005bce:	4b32      	ldr	r3, [pc, #200]	@ (8005c98 <HAL_RCC_OscConfig+0x244>)
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	f023 0219 	bic.w	r2, r3, #25
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	68db      	ldr	r3, [r3, #12]
 8005bda:	492f      	ldr	r1, [pc, #188]	@ (8005c98 <HAL_RCC_OscConfig+0x244>)
 8005bdc:	4313      	orrs	r3, r2
 8005bde:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005be0:	f7fc fa68 	bl	80020b4 <HAL_GetTick>
 8005be4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005be6:	e008      	b.n	8005bfa <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005be8:	f7fc fa64 	bl	80020b4 <HAL_GetTick>
 8005bec:	4602      	mov	r2, r0
 8005bee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bf0:	1ad3      	subs	r3, r2, r3
 8005bf2:	2b02      	cmp	r3, #2
 8005bf4:	d901      	bls.n	8005bfa <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8005bf6:	2303      	movs	r3, #3
 8005bf8:	e2fe      	b.n	80061f8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005bfa:	4b27      	ldr	r3, [pc, #156]	@ (8005c98 <HAL_RCC_OscConfig+0x244>)
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	f003 0304 	and.w	r3, r3, #4
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d0f0      	beq.n	8005be8 <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005c06:	4b24      	ldr	r3, [pc, #144]	@ (8005c98 <HAL_RCC_OscConfig+0x244>)
 8005c08:	685b      	ldr	r3, [r3, #4]
 8005c0a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	691b      	ldr	r3, [r3, #16]
 8005c12:	061b      	lsls	r3, r3, #24
 8005c14:	4920      	ldr	r1, [pc, #128]	@ (8005c98 <HAL_RCC_OscConfig+0x244>)
 8005c16:	4313      	orrs	r3, r2
 8005c18:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005c1a:	e045      	b.n	8005ca8 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	68db      	ldr	r3, [r3, #12]
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d026      	beq.n	8005c72 <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8005c24:	4b1c      	ldr	r3, [pc, #112]	@ (8005c98 <HAL_RCC_OscConfig+0x244>)
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	f023 0219 	bic.w	r2, r3, #25
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	68db      	ldr	r3, [r3, #12]
 8005c30:	4919      	ldr	r1, [pc, #100]	@ (8005c98 <HAL_RCC_OscConfig+0x244>)
 8005c32:	4313      	orrs	r3, r2
 8005c34:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c36:	f7fc fa3d 	bl	80020b4 <HAL_GetTick>
 8005c3a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005c3c:	e008      	b.n	8005c50 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005c3e:	f7fc fa39 	bl	80020b4 <HAL_GetTick>
 8005c42:	4602      	mov	r2, r0
 8005c44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c46:	1ad3      	subs	r3, r2, r3
 8005c48:	2b02      	cmp	r3, #2
 8005c4a:	d901      	bls.n	8005c50 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8005c4c:	2303      	movs	r3, #3
 8005c4e:	e2d3      	b.n	80061f8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005c50:	4b11      	ldr	r3, [pc, #68]	@ (8005c98 <HAL_RCC_OscConfig+0x244>)
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	f003 0304 	and.w	r3, r3, #4
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d0f0      	beq.n	8005c3e <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005c5c:	4b0e      	ldr	r3, [pc, #56]	@ (8005c98 <HAL_RCC_OscConfig+0x244>)
 8005c5e:	685b      	ldr	r3, [r3, #4]
 8005c60:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	691b      	ldr	r3, [r3, #16]
 8005c68:	061b      	lsls	r3, r3, #24
 8005c6a:	490b      	ldr	r1, [pc, #44]	@ (8005c98 <HAL_RCC_OscConfig+0x244>)
 8005c6c:	4313      	orrs	r3, r2
 8005c6e:	604b      	str	r3, [r1, #4]
 8005c70:	e01a      	b.n	8005ca8 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005c72:	4b09      	ldr	r3, [pc, #36]	@ (8005c98 <HAL_RCC_OscConfig+0x244>)
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	4a08      	ldr	r2, [pc, #32]	@ (8005c98 <HAL_RCC_OscConfig+0x244>)
 8005c78:	f023 0301 	bic.w	r3, r3, #1
 8005c7c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c7e:	f7fc fa19 	bl	80020b4 <HAL_GetTick>
 8005c82:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005c84:	e00a      	b.n	8005c9c <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005c86:	f7fc fa15 	bl	80020b4 <HAL_GetTick>
 8005c8a:	4602      	mov	r2, r0
 8005c8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c8e:	1ad3      	subs	r3, r2, r3
 8005c90:	2b02      	cmp	r3, #2
 8005c92:	d903      	bls.n	8005c9c <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8005c94:	2303      	movs	r3, #3
 8005c96:	e2af      	b.n	80061f8 <HAL_RCC_OscConfig+0x7a4>
 8005c98:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005c9c:	4b96      	ldr	r3, [pc, #600]	@ (8005ef8 <HAL_RCC_OscConfig+0x4a4>)
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	f003 0304 	and.w	r3, r3, #4
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d1ee      	bne.n	8005c86 <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	f003 0310 	and.w	r3, r3, #16
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d06a      	beq.n	8005d8a <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005cb4:	4b90      	ldr	r3, [pc, #576]	@ (8005ef8 <HAL_RCC_OscConfig+0x4a4>)
 8005cb6:	691b      	ldr	r3, [r3, #16]
 8005cb8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005cbc:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005cbe:	4b8e      	ldr	r3, [pc, #568]	@ (8005ef8 <HAL_RCC_OscConfig+0x4a4>)
 8005cc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cc2:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8005cc4:	69bb      	ldr	r3, [r7, #24]
 8005cc6:	2b08      	cmp	r3, #8
 8005cc8:	d007      	beq.n	8005cda <HAL_RCC_OscConfig+0x286>
 8005cca:	69bb      	ldr	r3, [r7, #24]
 8005ccc:	2b18      	cmp	r3, #24
 8005cce:	d11b      	bne.n	8005d08 <HAL_RCC_OscConfig+0x2b4>
 8005cd0:	697b      	ldr	r3, [r7, #20]
 8005cd2:	f003 0303 	and.w	r3, r3, #3
 8005cd6:	2b01      	cmp	r3, #1
 8005cd8:	d116      	bne.n	8005d08 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005cda:	4b87      	ldr	r3, [pc, #540]	@ (8005ef8 <HAL_RCC_OscConfig+0x4a4>)
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d005      	beq.n	8005cf2 <HAL_RCC_OscConfig+0x29e>
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	69db      	ldr	r3, [r3, #28]
 8005cea:	2b80      	cmp	r3, #128	@ 0x80
 8005cec:	d001      	beq.n	8005cf2 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8005cee:	2301      	movs	r3, #1
 8005cf0:	e282      	b.n	80061f8 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005cf2:	4b81      	ldr	r3, [pc, #516]	@ (8005ef8 <HAL_RCC_OscConfig+0x4a4>)
 8005cf4:	68db      	ldr	r3, [r3, #12]
 8005cf6:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	6a1b      	ldr	r3, [r3, #32]
 8005cfe:	061b      	lsls	r3, r3, #24
 8005d00:	497d      	ldr	r1, [pc, #500]	@ (8005ef8 <HAL_RCC_OscConfig+0x4a4>)
 8005d02:	4313      	orrs	r3, r2
 8005d04:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005d06:	e040      	b.n	8005d8a <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	69db      	ldr	r3, [r3, #28]
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d023      	beq.n	8005d58 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8005d10:	4b79      	ldr	r3, [pc, #484]	@ (8005ef8 <HAL_RCC_OscConfig+0x4a4>)
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	4a78      	ldr	r2, [pc, #480]	@ (8005ef8 <HAL_RCC_OscConfig+0x4a4>)
 8005d16:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005d1a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d1c:	f7fc f9ca 	bl	80020b4 <HAL_GetTick>
 8005d20:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005d22:	e008      	b.n	8005d36 <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8005d24:	f7fc f9c6 	bl	80020b4 <HAL_GetTick>
 8005d28:	4602      	mov	r2, r0
 8005d2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d2c:	1ad3      	subs	r3, r2, r3
 8005d2e:	2b02      	cmp	r3, #2
 8005d30:	d901      	bls.n	8005d36 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8005d32:	2303      	movs	r3, #3
 8005d34:	e260      	b.n	80061f8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005d36:	4b70      	ldr	r3, [pc, #448]	@ (8005ef8 <HAL_RCC_OscConfig+0x4a4>)
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d0f0      	beq.n	8005d24 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005d42:	4b6d      	ldr	r3, [pc, #436]	@ (8005ef8 <HAL_RCC_OscConfig+0x4a4>)
 8005d44:	68db      	ldr	r3, [r3, #12]
 8005d46:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	6a1b      	ldr	r3, [r3, #32]
 8005d4e:	061b      	lsls	r3, r3, #24
 8005d50:	4969      	ldr	r1, [pc, #420]	@ (8005ef8 <HAL_RCC_OscConfig+0x4a4>)
 8005d52:	4313      	orrs	r3, r2
 8005d54:	60cb      	str	r3, [r1, #12]
 8005d56:	e018      	b.n	8005d8a <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8005d58:	4b67      	ldr	r3, [pc, #412]	@ (8005ef8 <HAL_RCC_OscConfig+0x4a4>)
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	4a66      	ldr	r2, [pc, #408]	@ (8005ef8 <HAL_RCC_OscConfig+0x4a4>)
 8005d5e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005d62:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d64:	f7fc f9a6 	bl	80020b4 <HAL_GetTick>
 8005d68:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8005d6a:	e008      	b.n	8005d7e <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8005d6c:	f7fc f9a2 	bl	80020b4 <HAL_GetTick>
 8005d70:	4602      	mov	r2, r0
 8005d72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d74:	1ad3      	subs	r3, r2, r3
 8005d76:	2b02      	cmp	r3, #2
 8005d78:	d901      	bls.n	8005d7e <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 8005d7a:	2303      	movs	r3, #3
 8005d7c:	e23c      	b.n	80061f8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8005d7e:	4b5e      	ldr	r3, [pc, #376]	@ (8005ef8 <HAL_RCC_OscConfig+0x4a4>)
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d1f0      	bne.n	8005d6c <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	f003 0308 	and.w	r3, r3, #8
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d036      	beq.n	8005e04 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	695b      	ldr	r3, [r3, #20]
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d019      	beq.n	8005dd2 <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005d9e:	4b56      	ldr	r3, [pc, #344]	@ (8005ef8 <HAL_RCC_OscConfig+0x4a4>)
 8005da0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005da2:	4a55      	ldr	r2, [pc, #340]	@ (8005ef8 <HAL_RCC_OscConfig+0x4a4>)
 8005da4:	f043 0301 	orr.w	r3, r3, #1
 8005da8:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005daa:	f7fc f983 	bl	80020b4 <HAL_GetTick>
 8005dae:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005db0:	e008      	b.n	8005dc4 <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005db2:	f7fc f97f 	bl	80020b4 <HAL_GetTick>
 8005db6:	4602      	mov	r2, r0
 8005db8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dba:	1ad3      	subs	r3, r2, r3
 8005dbc:	2b02      	cmp	r3, #2
 8005dbe:	d901      	bls.n	8005dc4 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 8005dc0:	2303      	movs	r3, #3
 8005dc2:	e219      	b.n	80061f8 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005dc4:	4b4c      	ldr	r3, [pc, #304]	@ (8005ef8 <HAL_RCC_OscConfig+0x4a4>)
 8005dc6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005dc8:	f003 0302 	and.w	r3, r3, #2
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d0f0      	beq.n	8005db2 <HAL_RCC_OscConfig+0x35e>
 8005dd0:	e018      	b.n	8005e04 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005dd2:	4b49      	ldr	r3, [pc, #292]	@ (8005ef8 <HAL_RCC_OscConfig+0x4a4>)
 8005dd4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005dd6:	4a48      	ldr	r2, [pc, #288]	@ (8005ef8 <HAL_RCC_OscConfig+0x4a4>)
 8005dd8:	f023 0301 	bic.w	r3, r3, #1
 8005ddc:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005dde:	f7fc f969 	bl	80020b4 <HAL_GetTick>
 8005de2:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005de4:	e008      	b.n	8005df8 <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005de6:	f7fc f965 	bl	80020b4 <HAL_GetTick>
 8005dea:	4602      	mov	r2, r0
 8005dec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dee:	1ad3      	subs	r3, r2, r3
 8005df0:	2b02      	cmp	r3, #2
 8005df2:	d901      	bls.n	8005df8 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 8005df4:	2303      	movs	r3, #3
 8005df6:	e1ff      	b.n	80061f8 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005df8:	4b3f      	ldr	r3, [pc, #252]	@ (8005ef8 <HAL_RCC_OscConfig+0x4a4>)
 8005dfa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005dfc:	f003 0302 	and.w	r3, r3, #2
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d1f0      	bne.n	8005de6 <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	f003 0320 	and.w	r3, r3, #32
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d036      	beq.n	8005e7e <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	699b      	ldr	r3, [r3, #24]
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d019      	beq.n	8005e4c <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005e18:	4b37      	ldr	r3, [pc, #220]	@ (8005ef8 <HAL_RCC_OscConfig+0x4a4>)
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	4a36      	ldr	r2, [pc, #216]	@ (8005ef8 <HAL_RCC_OscConfig+0x4a4>)
 8005e1e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8005e22:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8005e24:	f7fc f946 	bl	80020b4 <HAL_GetTick>
 8005e28:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005e2a:	e008      	b.n	8005e3e <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005e2c:	f7fc f942 	bl	80020b4 <HAL_GetTick>
 8005e30:	4602      	mov	r2, r0
 8005e32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e34:	1ad3      	subs	r3, r2, r3
 8005e36:	2b02      	cmp	r3, #2
 8005e38:	d901      	bls.n	8005e3e <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 8005e3a:	2303      	movs	r3, #3
 8005e3c:	e1dc      	b.n	80061f8 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005e3e:	4b2e      	ldr	r3, [pc, #184]	@ (8005ef8 <HAL_RCC_OscConfig+0x4a4>)
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d0f0      	beq.n	8005e2c <HAL_RCC_OscConfig+0x3d8>
 8005e4a:	e018      	b.n	8005e7e <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005e4c:	4b2a      	ldr	r3, [pc, #168]	@ (8005ef8 <HAL_RCC_OscConfig+0x4a4>)
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	4a29      	ldr	r2, [pc, #164]	@ (8005ef8 <HAL_RCC_OscConfig+0x4a4>)
 8005e52:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005e56:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8005e58:	f7fc f92c 	bl	80020b4 <HAL_GetTick>
 8005e5c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005e5e:	e008      	b.n	8005e72 <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005e60:	f7fc f928 	bl	80020b4 <HAL_GetTick>
 8005e64:	4602      	mov	r2, r0
 8005e66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e68:	1ad3      	subs	r3, r2, r3
 8005e6a:	2b02      	cmp	r3, #2
 8005e6c:	d901      	bls.n	8005e72 <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 8005e6e:	2303      	movs	r3, #3
 8005e70:	e1c2      	b.n	80061f8 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005e72:	4b21      	ldr	r3, [pc, #132]	@ (8005ef8 <HAL_RCC_OscConfig+0x4a4>)
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d1f0      	bne.n	8005e60 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	f003 0304 	and.w	r3, r3, #4
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	f000 8086 	beq.w	8005f98 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8005e8c:	4b1b      	ldr	r3, [pc, #108]	@ (8005efc <HAL_RCC_OscConfig+0x4a8>)
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	4a1a      	ldr	r2, [pc, #104]	@ (8005efc <HAL_RCC_OscConfig+0x4a8>)
 8005e92:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005e96:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005e98:	f7fc f90c 	bl	80020b4 <HAL_GetTick>
 8005e9c:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005e9e:	e008      	b.n	8005eb2 <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005ea0:	f7fc f908 	bl	80020b4 <HAL_GetTick>
 8005ea4:	4602      	mov	r2, r0
 8005ea6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ea8:	1ad3      	subs	r3, r2, r3
 8005eaa:	2b64      	cmp	r3, #100	@ 0x64
 8005eac:	d901      	bls.n	8005eb2 <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 8005eae:	2303      	movs	r3, #3
 8005eb0:	e1a2      	b.n	80061f8 <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005eb2:	4b12      	ldr	r3, [pc, #72]	@ (8005efc <HAL_RCC_OscConfig+0x4a8>)
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d0f0      	beq.n	8005ea0 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	689b      	ldr	r3, [r3, #8]
 8005ec2:	2b01      	cmp	r3, #1
 8005ec4:	d106      	bne.n	8005ed4 <HAL_RCC_OscConfig+0x480>
 8005ec6:	4b0c      	ldr	r3, [pc, #48]	@ (8005ef8 <HAL_RCC_OscConfig+0x4a4>)
 8005ec8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005eca:	4a0b      	ldr	r2, [pc, #44]	@ (8005ef8 <HAL_RCC_OscConfig+0x4a4>)
 8005ecc:	f043 0301 	orr.w	r3, r3, #1
 8005ed0:	6713      	str	r3, [r2, #112]	@ 0x70
 8005ed2:	e032      	b.n	8005f3a <HAL_RCC_OscConfig+0x4e6>
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	689b      	ldr	r3, [r3, #8]
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d111      	bne.n	8005f00 <HAL_RCC_OscConfig+0x4ac>
 8005edc:	4b06      	ldr	r3, [pc, #24]	@ (8005ef8 <HAL_RCC_OscConfig+0x4a4>)
 8005ede:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ee0:	4a05      	ldr	r2, [pc, #20]	@ (8005ef8 <HAL_RCC_OscConfig+0x4a4>)
 8005ee2:	f023 0301 	bic.w	r3, r3, #1
 8005ee6:	6713      	str	r3, [r2, #112]	@ 0x70
 8005ee8:	4b03      	ldr	r3, [pc, #12]	@ (8005ef8 <HAL_RCC_OscConfig+0x4a4>)
 8005eea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005eec:	4a02      	ldr	r2, [pc, #8]	@ (8005ef8 <HAL_RCC_OscConfig+0x4a4>)
 8005eee:	f023 0304 	bic.w	r3, r3, #4
 8005ef2:	6713      	str	r3, [r2, #112]	@ 0x70
 8005ef4:	e021      	b.n	8005f3a <HAL_RCC_OscConfig+0x4e6>
 8005ef6:	bf00      	nop
 8005ef8:	58024400 	.word	0x58024400
 8005efc:	58024800 	.word	0x58024800
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	689b      	ldr	r3, [r3, #8]
 8005f04:	2b05      	cmp	r3, #5
 8005f06:	d10c      	bne.n	8005f22 <HAL_RCC_OscConfig+0x4ce>
 8005f08:	4b83      	ldr	r3, [pc, #524]	@ (8006118 <HAL_RCC_OscConfig+0x6c4>)
 8005f0a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f0c:	4a82      	ldr	r2, [pc, #520]	@ (8006118 <HAL_RCC_OscConfig+0x6c4>)
 8005f0e:	f043 0304 	orr.w	r3, r3, #4
 8005f12:	6713      	str	r3, [r2, #112]	@ 0x70
 8005f14:	4b80      	ldr	r3, [pc, #512]	@ (8006118 <HAL_RCC_OscConfig+0x6c4>)
 8005f16:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f18:	4a7f      	ldr	r2, [pc, #508]	@ (8006118 <HAL_RCC_OscConfig+0x6c4>)
 8005f1a:	f043 0301 	orr.w	r3, r3, #1
 8005f1e:	6713      	str	r3, [r2, #112]	@ 0x70
 8005f20:	e00b      	b.n	8005f3a <HAL_RCC_OscConfig+0x4e6>
 8005f22:	4b7d      	ldr	r3, [pc, #500]	@ (8006118 <HAL_RCC_OscConfig+0x6c4>)
 8005f24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f26:	4a7c      	ldr	r2, [pc, #496]	@ (8006118 <HAL_RCC_OscConfig+0x6c4>)
 8005f28:	f023 0301 	bic.w	r3, r3, #1
 8005f2c:	6713      	str	r3, [r2, #112]	@ 0x70
 8005f2e:	4b7a      	ldr	r3, [pc, #488]	@ (8006118 <HAL_RCC_OscConfig+0x6c4>)
 8005f30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f32:	4a79      	ldr	r2, [pc, #484]	@ (8006118 <HAL_RCC_OscConfig+0x6c4>)
 8005f34:	f023 0304 	bic.w	r3, r3, #4
 8005f38:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	689b      	ldr	r3, [r3, #8]
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d015      	beq.n	8005f6e <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f42:	f7fc f8b7 	bl	80020b4 <HAL_GetTick>
 8005f46:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005f48:	e00a      	b.n	8005f60 <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005f4a:	f7fc f8b3 	bl	80020b4 <HAL_GetTick>
 8005f4e:	4602      	mov	r2, r0
 8005f50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f52:	1ad3      	subs	r3, r2, r3
 8005f54:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005f58:	4293      	cmp	r3, r2
 8005f5a:	d901      	bls.n	8005f60 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 8005f5c:	2303      	movs	r3, #3
 8005f5e:	e14b      	b.n	80061f8 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005f60:	4b6d      	ldr	r3, [pc, #436]	@ (8006118 <HAL_RCC_OscConfig+0x6c4>)
 8005f62:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f64:	f003 0302 	and.w	r3, r3, #2
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d0ee      	beq.n	8005f4a <HAL_RCC_OscConfig+0x4f6>
 8005f6c:	e014      	b.n	8005f98 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f6e:	f7fc f8a1 	bl	80020b4 <HAL_GetTick>
 8005f72:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005f74:	e00a      	b.n	8005f8c <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005f76:	f7fc f89d 	bl	80020b4 <HAL_GetTick>
 8005f7a:	4602      	mov	r2, r0
 8005f7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f7e:	1ad3      	subs	r3, r2, r3
 8005f80:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005f84:	4293      	cmp	r3, r2
 8005f86:	d901      	bls.n	8005f8c <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 8005f88:	2303      	movs	r3, #3
 8005f8a:	e135      	b.n	80061f8 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005f8c:	4b62      	ldr	r3, [pc, #392]	@ (8006118 <HAL_RCC_OscConfig+0x6c4>)
 8005f8e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f90:	f003 0302 	and.w	r3, r3, #2
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d1ee      	bne.n	8005f76 <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	f000 812a 	beq.w	80061f6 <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8005fa2:	4b5d      	ldr	r3, [pc, #372]	@ (8006118 <HAL_RCC_OscConfig+0x6c4>)
 8005fa4:	691b      	ldr	r3, [r3, #16]
 8005fa6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005faa:	2b18      	cmp	r3, #24
 8005fac:	f000 80ba 	beq.w	8006124 <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fb4:	2b02      	cmp	r3, #2
 8005fb6:	f040 8095 	bne.w	80060e4 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005fba:	4b57      	ldr	r3, [pc, #348]	@ (8006118 <HAL_RCC_OscConfig+0x6c4>)
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	4a56      	ldr	r2, [pc, #344]	@ (8006118 <HAL_RCC_OscConfig+0x6c4>)
 8005fc0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005fc4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005fc6:	f7fc f875 	bl	80020b4 <HAL_GetTick>
 8005fca:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005fcc:	e008      	b.n	8005fe0 <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005fce:	f7fc f871 	bl	80020b4 <HAL_GetTick>
 8005fd2:	4602      	mov	r2, r0
 8005fd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fd6:	1ad3      	subs	r3, r2, r3
 8005fd8:	2b02      	cmp	r3, #2
 8005fda:	d901      	bls.n	8005fe0 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 8005fdc:	2303      	movs	r3, #3
 8005fde:	e10b      	b.n	80061f8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005fe0:	4b4d      	ldr	r3, [pc, #308]	@ (8006118 <HAL_RCC_OscConfig+0x6c4>)
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d1f0      	bne.n	8005fce <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005fec:	4b4a      	ldr	r3, [pc, #296]	@ (8006118 <HAL_RCC_OscConfig+0x6c4>)
 8005fee:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005ff0:	4b4a      	ldr	r3, [pc, #296]	@ (800611c <HAL_RCC_OscConfig+0x6c8>)
 8005ff2:	4013      	ands	r3, r2
 8005ff4:	687a      	ldr	r2, [r7, #4]
 8005ff6:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8005ff8:	687a      	ldr	r2, [r7, #4]
 8005ffa:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8005ffc:	0112      	lsls	r2, r2, #4
 8005ffe:	430a      	orrs	r2, r1
 8006000:	4945      	ldr	r1, [pc, #276]	@ (8006118 <HAL_RCC_OscConfig+0x6c4>)
 8006002:	4313      	orrs	r3, r2
 8006004:	628b      	str	r3, [r1, #40]	@ 0x28
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800600a:	3b01      	subs	r3, #1
 800600c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006014:	3b01      	subs	r3, #1
 8006016:	025b      	lsls	r3, r3, #9
 8006018:	b29b      	uxth	r3, r3
 800601a:	431a      	orrs	r2, r3
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006020:	3b01      	subs	r3, #1
 8006022:	041b      	lsls	r3, r3, #16
 8006024:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8006028:	431a      	orrs	r2, r3
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800602e:	3b01      	subs	r3, #1
 8006030:	061b      	lsls	r3, r3, #24
 8006032:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8006036:	4938      	ldr	r1, [pc, #224]	@ (8006118 <HAL_RCC_OscConfig+0x6c4>)
 8006038:	4313      	orrs	r3, r2
 800603a:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800603c:	4b36      	ldr	r3, [pc, #216]	@ (8006118 <HAL_RCC_OscConfig+0x6c4>)
 800603e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006040:	4a35      	ldr	r2, [pc, #212]	@ (8006118 <HAL_RCC_OscConfig+0x6c4>)
 8006042:	f023 0301 	bic.w	r3, r3, #1
 8006046:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8006048:	4b33      	ldr	r3, [pc, #204]	@ (8006118 <HAL_RCC_OscConfig+0x6c4>)
 800604a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800604c:	4b34      	ldr	r3, [pc, #208]	@ (8006120 <HAL_RCC_OscConfig+0x6cc>)
 800604e:	4013      	ands	r3, r2
 8006050:	687a      	ldr	r2, [r7, #4]
 8006052:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8006054:	00d2      	lsls	r2, r2, #3
 8006056:	4930      	ldr	r1, [pc, #192]	@ (8006118 <HAL_RCC_OscConfig+0x6c4>)
 8006058:	4313      	orrs	r3, r2
 800605a:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800605c:	4b2e      	ldr	r3, [pc, #184]	@ (8006118 <HAL_RCC_OscConfig+0x6c4>)
 800605e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006060:	f023 020c 	bic.w	r2, r3, #12
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006068:	492b      	ldr	r1, [pc, #172]	@ (8006118 <HAL_RCC_OscConfig+0x6c4>)
 800606a:	4313      	orrs	r3, r2
 800606c:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800606e:	4b2a      	ldr	r3, [pc, #168]	@ (8006118 <HAL_RCC_OscConfig+0x6c4>)
 8006070:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006072:	f023 0202 	bic.w	r2, r3, #2
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800607a:	4927      	ldr	r1, [pc, #156]	@ (8006118 <HAL_RCC_OscConfig+0x6c4>)
 800607c:	4313      	orrs	r3, r2
 800607e:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8006080:	4b25      	ldr	r3, [pc, #148]	@ (8006118 <HAL_RCC_OscConfig+0x6c4>)
 8006082:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006084:	4a24      	ldr	r2, [pc, #144]	@ (8006118 <HAL_RCC_OscConfig+0x6c4>)
 8006086:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800608a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800608c:	4b22      	ldr	r3, [pc, #136]	@ (8006118 <HAL_RCC_OscConfig+0x6c4>)
 800608e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006090:	4a21      	ldr	r2, [pc, #132]	@ (8006118 <HAL_RCC_OscConfig+0x6c4>)
 8006092:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006096:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8006098:	4b1f      	ldr	r3, [pc, #124]	@ (8006118 <HAL_RCC_OscConfig+0x6c4>)
 800609a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800609c:	4a1e      	ldr	r2, [pc, #120]	@ (8006118 <HAL_RCC_OscConfig+0x6c4>)
 800609e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80060a2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80060a4:	4b1c      	ldr	r3, [pc, #112]	@ (8006118 <HAL_RCC_OscConfig+0x6c4>)
 80060a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060a8:	4a1b      	ldr	r2, [pc, #108]	@ (8006118 <HAL_RCC_OscConfig+0x6c4>)
 80060aa:	f043 0301 	orr.w	r3, r3, #1
 80060ae:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80060b0:	4b19      	ldr	r3, [pc, #100]	@ (8006118 <HAL_RCC_OscConfig+0x6c4>)
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	4a18      	ldr	r2, [pc, #96]	@ (8006118 <HAL_RCC_OscConfig+0x6c4>)
 80060b6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80060ba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80060bc:	f7fb fffa 	bl	80020b4 <HAL_GetTick>
 80060c0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80060c2:	e008      	b.n	80060d6 <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80060c4:	f7fb fff6 	bl	80020b4 <HAL_GetTick>
 80060c8:	4602      	mov	r2, r0
 80060ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060cc:	1ad3      	subs	r3, r2, r3
 80060ce:	2b02      	cmp	r3, #2
 80060d0:	d901      	bls.n	80060d6 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 80060d2:	2303      	movs	r3, #3
 80060d4:	e090      	b.n	80061f8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80060d6:	4b10      	ldr	r3, [pc, #64]	@ (8006118 <HAL_RCC_OscConfig+0x6c4>)
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d0f0      	beq.n	80060c4 <HAL_RCC_OscConfig+0x670>
 80060e2:	e088      	b.n	80061f6 <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80060e4:	4b0c      	ldr	r3, [pc, #48]	@ (8006118 <HAL_RCC_OscConfig+0x6c4>)
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	4a0b      	ldr	r2, [pc, #44]	@ (8006118 <HAL_RCC_OscConfig+0x6c4>)
 80060ea:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80060ee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80060f0:	f7fb ffe0 	bl	80020b4 <HAL_GetTick>
 80060f4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80060f6:	e008      	b.n	800610a <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80060f8:	f7fb ffdc 	bl	80020b4 <HAL_GetTick>
 80060fc:	4602      	mov	r2, r0
 80060fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006100:	1ad3      	subs	r3, r2, r3
 8006102:	2b02      	cmp	r3, #2
 8006104:	d901      	bls.n	800610a <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 8006106:	2303      	movs	r3, #3
 8006108:	e076      	b.n	80061f8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800610a:	4b03      	ldr	r3, [pc, #12]	@ (8006118 <HAL_RCC_OscConfig+0x6c4>)
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006112:	2b00      	cmp	r3, #0
 8006114:	d1f0      	bne.n	80060f8 <HAL_RCC_OscConfig+0x6a4>
 8006116:	e06e      	b.n	80061f6 <HAL_RCC_OscConfig+0x7a2>
 8006118:	58024400 	.word	0x58024400
 800611c:	fffffc0c 	.word	0xfffffc0c
 8006120:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8006124:	4b36      	ldr	r3, [pc, #216]	@ (8006200 <HAL_RCC_OscConfig+0x7ac>)
 8006126:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006128:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800612a:	4b35      	ldr	r3, [pc, #212]	@ (8006200 <HAL_RCC_OscConfig+0x7ac>)
 800612c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800612e:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006134:	2b01      	cmp	r3, #1
 8006136:	d031      	beq.n	800619c <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006138:	693b      	ldr	r3, [r7, #16]
 800613a:	f003 0203 	and.w	r2, r3, #3
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006142:	429a      	cmp	r2, r3
 8006144:	d12a      	bne.n	800619c <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8006146:	693b      	ldr	r3, [r7, #16]
 8006148:	091b      	lsrs	r3, r3, #4
 800614a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006152:	429a      	cmp	r2, r3
 8006154:	d122      	bne.n	800619c <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006160:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8006162:	429a      	cmp	r2, r3
 8006164:	d11a      	bne.n	800619c <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	0a5b      	lsrs	r3, r3, #9
 800616a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006172:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006174:	429a      	cmp	r2, r3
 8006176:	d111      	bne.n	800619c <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	0c1b      	lsrs	r3, r3, #16
 800617c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006184:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006186:	429a      	cmp	r2, r3
 8006188:	d108      	bne.n	800619c <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	0e1b      	lsrs	r3, r3, #24
 800618e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006196:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006198:	429a      	cmp	r2, r3
 800619a:	d001      	beq.n	80061a0 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 800619c:	2301      	movs	r3, #1
 800619e:	e02b      	b.n	80061f8 <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80061a0:	4b17      	ldr	r3, [pc, #92]	@ (8006200 <HAL_RCC_OscConfig+0x7ac>)
 80061a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80061a4:	08db      	lsrs	r3, r3, #3
 80061a6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80061aa:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80061b0:	693a      	ldr	r2, [r7, #16]
 80061b2:	429a      	cmp	r2, r3
 80061b4:	d01f      	beq.n	80061f6 <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80061b6:	4b12      	ldr	r3, [pc, #72]	@ (8006200 <HAL_RCC_OscConfig+0x7ac>)
 80061b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061ba:	4a11      	ldr	r2, [pc, #68]	@ (8006200 <HAL_RCC_OscConfig+0x7ac>)
 80061bc:	f023 0301 	bic.w	r3, r3, #1
 80061c0:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80061c2:	f7fb ff77 	bl	80020b4 <HAL_GetTick>
 80061c6:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80061c8:	bf00      	nop
 80061ca:	f7fb ff73 	bl	80020b4 <HAL_GetTick>
 80061ce:	4602      	mov	r2, r0
 80061d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061d2:	4293      	cmp	r3, r2
 80061d4:	d0f9      	beq.n	80061ca <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80061d6:	4b0a      	ldr	r3, [pc, #40]	@ (8006200 <HAL_RCC_OscConfig+0x7ac>)
 80061d8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80061da:	4b0a      	ldr	r3, [pc, #40]	@ (8006204 <HAL_RCC_OscConfig+0x7b0>)
 80061dc:	4013      	ands	r3, r2
 80061de:	687a      	ldr	r2, [r7, #4]
 80061e0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80061e2:	00d2      	lsls	r2, r2, #3
 80061e4:	4906      	ldr	r1, [pc, #24]	@ (8006200 <HAL_RCC_OscConfig+0x7ac>)
 80061e6:	4313      	orrs	r3, r2
 80061e8:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80061ea:	4b05      	ldr	r3, [pc, #20]	@ (8006200 <HAL_RCC_OscConfig+0x7ac>)
 80061ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061ee:	4a04      	ldr	r2, [pc, #16]	@ (8006200 <HAL_RCC_OscConfig+0x7ac>)
 80061f0:	f043 0301 	orr.w	r3, r3, #1
 80061f4:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80061f6:	2300      	movs	r3, #0
}
 80061f8:	4618      	mov	r0, r3
 80061fa:	3730      	adds	r7, #48	@ 0x30
 80061fc:	46bd      	mov	sp, r7
 80061fe:	bd80      	pop	{r7, pc}
 8006200:	58024400 	.word	0x58024400
 8006204:	ffff0007 	.word	0xffff0007

08006208 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006208:	b580      	push	{r7, lr}
 800620a:	b086      	sub	sp, #24
 800620c:	af00      	add	r7, sp, #0
 800620e:	6078      	str	r0, [r7, #4]
 8006210:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	2b00      	cmp	r3, #0
 8006216:	d101      	bne.n	800621c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006218:	2301      	movs	r3, #1
 800621a:	e19c      	b.n	8006556 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800621c:	4b8a      	ldr	r3, [pc, #552]	@ (8006448 <HAL_RCC_ClockConfig+0x240>)
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	f003 030f 	and.w	r3, r3, #15
 8006224:	683a      	ldr	r2, [r7, #0]
 8006226:	429a      	cmp	r2, r3
 8006228:	d910      	bls.n	800624c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800622a:	4b87      	ldr	r3, [pc, #540]	@ (8006448 <HAL_RCC_ClockConfig+0x240>)
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	f023 020f 	bic.w	r2, r3, #15
 8006232:	4985      	ldr	r1, [pc, #532]	@ (8006448 <HAL_RCC_ClockConfig+0x240>)
 8006234:	683b      	ldr	r3, [r7, #0]
 8006236:	4313      	orrs	r3, r2
 8006238:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800623a:	4b83      	ldr	r3, [pc, #524]	@ (8006448 <HAL_RCC_ClockConfig+0x240>)
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	f003 030f 	and.w	r3, r3, #15
 8006242:	683a      	ldr	r2, [r7, #0]
 8006244:	429a      	cmp	r2, r3
 8006246:	d001      	beq.n	800624c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006248:	2301      	movs	r3, #1
 800624a:	e184      	b.n	8006556 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	f003 0304 	and.w	r3, r3, #4
 8006254:	2b00      	cmp	r3, #0
 8006256:	d010      	beq.n	800627a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	691a      	ldr	r2, [r3, #16]
 800625c:	4b7b      	ldr	r3, [pc, #492]	@ (800644c <HAL_RCC_ClockConfig+0x244>)
 800625e:	699b      	ldr	r3, [r3, #24]
 8006260:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006264:	429a      	cmp	r2, r3
 8006266:	d908      	bls.n	800627a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006268:	4b78      	ldr	r3, [pc, #480]	@ (800644c <HAL_RCC_ClockConfig+0x244>)
 800626a:	699b      	ldr	r3, [r3, #24]
 800626c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	691b      	ldr	r3, [r3, #16]
 8006274:	4975      	ldr	r1, [pc, #468]	@ (800644c <HAL_RCC_ClockConfig+0x244>)
 8006276:	4313      	orrs	r3, r2
 8006278:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	f003 0308 	and.w	r3, r3, #8
 8006282:	2b00      	cmp	r3, #0
 8006284:	d010      	beq.n	80062a8 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	695a      	ldr	r2, [r3, #20]
 800628a:	4b70      	ldr	r3, [pc, #448]	@ (800644c <HAL_RCC_ClockConfig+0x244>)
 800628c:	69db      	ldr	r3, [r3, #28]
 800628e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006292:	429a      	cmp	r2, r3
 8006294:	d908      	bls.n	80062a8 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8006296:	4b6d      	ldr	r3, [pc, #436]	@ (800644c <HAL_RCC_ClockConfig+0x244>)
 8006298:	69db      	ldr	r3, [r3, #28]
 800629a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	695b      	ldr	r3, [r3, #20]
 80062a2:	496a      	ldr	r1, [pc, #424]	@ (800644c <HAL_RCC_ClockConfig+0x244>)
 80062a4:	4313      	orrs	r3, r2
 80062a6:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	f003 0310 	and.w	r3, r3, #16
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d010      	beq.n	80062d6 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	699a      	ldr	r2, [r3, #24]
 80062b8:	4b64      	ldr	r3, [pc, #400]	@ (800644c <HAL_RCC_ClockConfig+0x244>)
 80062ba:	69db      	ldr	r3, [r3, #28]
 80062bc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80062c0:	429a      	cmp	r2, r3
 80062c2:	d908      	bls.n	80062d6 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80062c4:	4b61      	ldr	r3, [pc, #388]	@ (800644c <HAL_RCC_ClockConfig+0x244>)
 80062c6:	69db      	ldr	r3, [r3, #28]
 80062c8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	699b      	ldr	r3, [r3, #24]
 80062d0:	495e      	ldr	r1, [pc, #376]	@ (800644c <HAL_RCC_ClockConfig+0x244>)
 80062d2:	4313      	orrs	r3, r2
 80062d4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	f003 0320 	and.w	r3, r3, #32
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d010      	beq.n	8006304 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	69da      	ldr	r2, [r3, #28]
 80062e6:	4b59      	ldr	r3, [pc, #356]	@ (800644c <HAL_RCC_ClockConfig+0x244>)
 80062e8:	6a1b      	ldr	r3, [r3, #32]
 80062ea:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80062ee:	429a      	cmp	r2, r3
 80062f0:	d908      	bls.n	8006304 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80062f2:	4b56      	ldr	r3, [pc, #344]	@ (800644c <HAL_RCC_ClockConfig+0x244>)
 80062f4:	6a1b      	ldr	r3, [r3, #32]
 80062f6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	69db      	ldr	r3, [r3, #28]
 80062fe:	4953      	ldr	r1, [pc, #332]	@ (800644c <HAL_RCC_ClockConfig+0x244>)
 8006300:	4313      	orrs	r3, r2
 8006302:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	f003 0302 	and.w	r3, r3, #2
 800630c:	2b00      	cmp	r3, #0
 800630e:	d010      	beq.n	8006332 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	68da      	ldr	r2, [r3, #12]
 8006314:	4b4d      	ldr	r3, [pc, #308]	@ (800644c <HAL_RCC_ClockConfig+0x244>)
 8006316:	699b      	ldr	r3, [r3, #24]
 8006318:	f003 030f 	and.w	r3, r3, #15
 800631c:	429a      	cmp	r2, r3
 800631e:	d908      	bls.n	8006332 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006320:	4b4a      	ldr	r3, [pc, #296]	@ (800644c <HAL_RCC_ClockConfig+0x244>)
 8006322:	699b      	ldr	r3, [r3, #24]
 8006324:	f023 020f 	bic.w	r2, r3, #15
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	68db      	ldr	r3, [r3, #12]
 800632c:	4947      	ldr	r1, [pc, #284]	@ (800644c <HAL_RCC_ClockConfig+0x244>)
 800632e:	4313      	orrs	r3, r2
 8006330:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	f003 0301 	and.w	r3, r3, #1
 800633a:	2b00      	cmp	r3, #0
 800633c:	d055      	beq.n	80063ea <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800633e:	4b43      	ldr	r3, [pc, #268]	@ (800644c <HAL_RCC_ClockConfig+0x244>)
 8006340:	699b      	ldr	r3, [r3, #24]
 8006342:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	689b      	ldr	r3, [r3, #8]
 800634a:	4940      	ldr	r1, [pc, #256]	@ (800644c <HAL_RCC_ClockConfig+0x244>)
 800634c:	4313      	orrs	r3, r2
 800634e:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	685b      	ldr	r3, [r3, #4]
 8006354:	2b02      	cmp	r3, #2
 8006356:	d107      	bne.n	8006368 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006358:	4b3c      	ldr	r3, [pc, #240]	@ (800644c <HAL_RCC_ClockConfig+0x244>)
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006360:	2b00      	cmp	r3, #0
 8006362:	d121      	bne.n	80063a8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006364:	2301      	movs	r3, #1
 8006366:	e0f6      	b.n	8006556 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	685b      	ldr	r3, [r3, #4]
 800636c:	2b03      	cmp	r3, #3
 800636e:	d107      	bne.n	8006380 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006370:	4b36      	ldr	r3, [pc, #216]	@ (800644c <HAL_RCC_ClockConfig+0x244>)
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006378:	2b00      	cmp	r3, #0
 800637a:	d115      	bne.n	80063a8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800637c:	2301      	movs	r3, #1
 800637e:	e0ea      	b.n	8006556 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	685b      	ldr	r3, [r3, #4]
 8006384:	2b01      	cmp	r3, #1
 8006386:	d107      	bne.n	8006398 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006388:	4b30      	ldr	r3, [pc, #192]	@ (800644c <HAL_RCC_ClockConfig+0x244>)
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006390:	2b00      	cmp	r3, #0
 8006392:	d109      	bne.n	80063a8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006394:	2301      	movs	r3, #1
 8006396:	e0de      	b.n	8006556 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006398:	4b2c      	ldr	r3, [pc, #176]	@ (800644c <HAL_RCC_ClockConfig+0x244>)
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	f003 0304 	and.w	r3, r3, #4
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d101      	bne.n	80063a8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80063a4:	2301      	movs	r3, #1
 80063a6:	e0d6      	b.n	8006556 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80063a8:	4b28      	ldr	r3, [pc, #160]	@ (800644c <HAL_RCC_ClockConfig+0x244>)
 80063aa:	691b      	ldr	r3, [r3, #16]
 80063ac:	f023 0207 	bic.w	r2, r3, #7
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	685b      	ldr	r3, [r3, #4]
 80063b4:	4925      	ldr	r1, [pc, #148]	@ (800644c <HAL_RCC_ClockConfig+0x244>)
 80063b6:	4313      	orrs	r3, r2
 80063b8:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80063ba:	f7fb fe7b 	bl	80020b4 <HAL_GetTick>
 80063be:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80063c0:	e00a      	b.n	80063d8 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80063c2:	f7fb fe77 	bl	80020b4 <HAL_GetTick>
 80063c6:	4602      	mov	r2, r0
 80063c8:	697b      	ldr	r3, [r7, #20]
 80063ca:	1ad3      	subs	r3, r2, r3
 80063cc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80063d0:	4293      	cmp	r3, r2
 80063d2:	d901      	bls.n	80063d8 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80063d4:	2303      	movs	r3, #3
 80063d6:	e0be      	b.n	8006556 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80063d8:	4b1c      	ldr	r3, [pc, #112]	@ (800644c <HAL_RCC_ClockConfig+0x244>)
 80063da:	691b      	ldr	r3, [r3, #16]
 80063dc:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	685b      	ldr	r3, [r3, #4]
 80063e4:	00db      	lsls	r3, r3, #3
 80063e6:	429a      	cmp	r2, r3
 80063e8:	d1eb      	bne.n	80063c2 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	f003 0302 	and.w	r3, r3, #2
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d010      	beq.n	8006418 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	68da      	ldr	r2, [r3, #12]
 80063fa:	4b14      	ldr	r3, [pc, #80]	@ (800644c <HAL_RCC_ClockConfig+0x244>)
 80063fc:	699b      	ldr	r3, [r3, #24]
 80063fe:	f003 030f 	and.w	r3, r3, #15
 8006402:	429a      	cmp	r2, r3
 8006404:	d208      	bcs.n	8006418 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006406:	4b11      	ldr	r3, [pc, #68]	@ (800644c <HAL_RCC_ClockConfig+0x244>)
 8006408:	699b      	ldr	r3, [r3, #24]
 800640a:	f023 020f 	bic.w	r2, r3, #15
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	68db      	ldr	r3, [r3, #12]
 8006412:	490e      	ldr	r1, [pc, #56]	@ (800644c <HAL_RCC_ClockConfig+0x244>)
 8006414:	4313      	orrs	r3, r2
 8006416:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006418:	4b0b      	ldr	r3, [pc, #44]	@ (8006448 <HAL_RCC_ClockConfig+0x240>)
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	f003 030f 	and.w	r3, r3, #15
 8006420:	683a      	ldr	r2, [r7, #0]
 8006422:	429a      	cmp	r2, r3
 8006424:	d214      	bcs.n	8006450 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006426:	4b08      	ldr	r3, [pc, #32]	@ (8006448 <HAL_RCC_ClockConfig+0x240>)
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	f023 020f 	bic.w	r2, r3, #15
 800642e:	4906      	ldr	r1, [pc, #24]	@ (8006448 <HAL_RCC_ClockConfig+0x240>)
 8006430:	683b      	ldr	r3, [r7, #0]
 8006432:	4313      	orrs	r3, r2
 8006434:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006436:	4b04      	ldr	r3, [pc, #16]	@ (8006448 <HAL_RCC_ClockConfig+0x240>)
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	f003 030f 	and.w	r3, r3, #15
 800643e:	683a      	ldr	r2, [r7, #0]
 8006440:	429a      	cmp	r2, r3
 8006442:	d005      	beq.n	8006450 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8006444:	2301      	movs	r3, #1
 8006446:	e086      	b.n	8006556 <HAL_RCC_ClockConfig+0x34e>
 8006448:	52002000 	.word	0x52002000
 800644c:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	f003 0304 	and.w	r3, r3, #4
 8006458:	2b00      	cmp	r3, #0
 800645a:	d010      	beq.n	800647e <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	691a      	ldr	r2, [r3, #16]
 8006460:	4b3f      	ldr	r3, [pc, #252]	@ (8006560 <HAL_RCC_ClockConfig+0x358>)
 8006462:	699b      	ldr	r3, [r3, #24]
 8006464:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006468:	429a      	cmp	r2, r3
 800646a:	d208      	bcs.n	800647e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800646c:	4b3c      	ldr	r3, [pc, #240]	@ (8006560 <HAL_RCC_ClockConfig+0x358>)
 800646e:	699b      	ldr	r3, [r3, #24]
 8006470:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	691b      	ldr	r3, [r3, #16]
 8006478:	4939      	ldr	r1, [pc, #228]	@ (8006560 <HAL_RCC_ClockConfig+0x358>)
 800647a:	4313      	orrs	r3, r2
 800647c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	f003 0308 	and.w	r3, r3, #8
 8006486:	2b00      	cmp	r3, #0
 8006488:	d010      	beq.n	80064ac <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	695a      	ldr	r2, [r3, #20]
 800648e:	4b34      	ldr	r3, [pc, #208]	@ (8006560 <HAL_RCC_ClockConfig+0x358>)
 8006490:	69db      	ldr	r3, [r3, #28]
 8006492:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006496:	429a      	cmp	r2, r3
 8006498:	d208      	bcs.n	80064ac <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800649a:	4b31      	ldr	r3, [pc, #196]	@ (8006560 <HAL_RCC_ClockConfig+0x358>)
 800649c:	69db      	ldr	r3, [r3, #28]
 800649e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	695b      	ldr	r3, [r3, #20]
 80064a6:	492e      	ldr	r1, [pc, #184]	@ (8006560 <HAL_RCC_ClockConfig+0x358>)
 80064a8:	4313      	orrs	r3, r2
 80064aa:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	f003 0310 	and.w	r3, r3, #16
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d010      	beq.n	80064da <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	699a      	ldr	r2, [r3, #24]
 80064bc:	4b28      	ldr	r3, [pc, #160]	@ (8006560 <HAL_RCC_ClockConfig+0x358>)
 80064be:	69db      	ldr	r3, [r3, #28]
 80064c0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80064c4:	429a      	cmp	r2, r3
 80064c6:	d208      	bcs.n	80064da <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80064c8:	4b25      	ldr	r3, [pc, #148]	@ (8006560 <HAL_RCC_ClockConfig+0x358>)
 80064ca:	69db      	ldr	r3, [r3, #28]
 80064cc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	699b      	ldr	r3, [r3, #24]
 80064d4:	4922      	ldr	r1, [pc, #136]	@ (8006560 <HAL_RCC_ClockConfig+0x358>)
 80064d6:	4313      	orrs	r3, r2
 80064d8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	f003 0320 	and.w	r3, r3, #32
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d010      	beq.n	8006508 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	69da      	ldr	r2, [r3, #28]
 80064ea:	4b1d      	ldr	r3, [pc, #116]	@ (8006560 <HAL_RCC_ClockConfig+0x358>)
 80064ec:	6a1b      	ldr	r3, [r3, #32]
 80064ee:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80064f2:	429a      	cmp	r2, r3
 80064f4:	d208      	bcs.n	8006508 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80064f6:	4b1a      	ldr	r3, [pc, #104]	@ (8006560 <HAL_RCC_ClockConfig+0x358>)
 80064f8:	6a1b      	ldr	r3, [r3, #32]
 80064fa:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	69db      	ldr	r3, [r3, #28]
 8006502:	4917      	ldr	r1, [pc, #92]	@ (8006560 <HAL_RCC_ClockConfig+0x358>)
 8006504:	4313      	orrs	r3, r2
 8006506:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8006508:	f000 f834 	bl	8006574 <HAL_RCC_GetSysClockFreq>
 800650c:	4602      	mov	r2, r0
 800650e:	4b14      	ldr	r3, [pc, #80]	@ (8006560 <HAL_RCC_ClockConfig+0x358>)
 8006510:	699b      	ldr	r3, [r3, #24]
 8006512:	0a1b      	lsrs	r3, r3, #8
 8006514:	f003 030f 	and.w	r3, r3, #15
 8006518:	4912      	ldr	r1, [pc, #72]	@ (8006564 <HAL_RCC_ClockConfig+0x35c>)
 800651a:	5ccb      	ldrb	r3, [r1, r3]
 800651c:	f003 031f 	and.w	r3, r3, #31
 8006520:	fa22 f303 	lsr.w	r3, r2, r3
 8006524:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006526:	4b0e      	ldr	r3, [pc, #56]	@ (8006560 <HAL_RCC_ClockConfig+0x358>)
 8006528:	699b      	ldr	r3, [r3, #24]
 800652a:	f003 030f 	and.w	r3, r3, #15
 800652e:	4a0d      	ldr	r2, [pc, #52]	@ (8006564 <HAL_RCC_ClockConfig+0x35c>)
 8006530:	5cd3      	ldrb	r3, [r2, r3]
 8006532:	f003 031f 	and.w	r3, r3, #31
 8006536:	693a      	ldr	r2, [r7, #16]
 8006538:	fa22 f303 	lsr.w	r3, r2, r3
 800653c:	4a0a      	ldr	r2, [pc, #40]	@ (8006568 <HAL_RCC_ClockConfig+0x360>)
 800653e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006540:	4a0a      	ldr	r2, [pc, #40]	@ (800656c <HAL_RCC_ClockConfig+0x364>)
 8006542:	693b      	ldr	r3, [r7, #16]
 8006544:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8006546:	4b0a      	ldr	r3, [pc, #40]	@ (8006570 <HAL_RCC_ClockConfig+0x368>)
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	4618      	mov	r0, r3
 800654c:	f7fb fd68 	bl	8002020 <HAL_InitTick>
 8006550:	4603      	mov	r3, r0
 8006552:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8006554:	7bfb      	ldrb	r3, [r7, #15]
}
 8006556:	4618      	mov	r0, r3
 8006558:	3718      	adds	r7, #24
 800655a:	46bd      	mov	sp, r7
 800655c:	bd80      	pop	{r7, pc}
 800655e:	bf00      	nop
 8006560:	58024400 	.word	0x58024400
 8006564:	0800c5a4 	.word	0x0800c5a4
 8006568:	24000014 	.word	0x24000014
 800656c:	24000010 	.word	0x24000010
 8006570:	24000018 	.word	0x24000018

08006574 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006574:	b480      	push	{r7}
 8006576:	b089      	sub	sp, #36	@ 0x24
 8006578:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800657a:	4bb3      	ldr	r3, [pc, #716]	@ (8006848 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800657c:	691b      	ldr	r3, [r3, #16]
 800657e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006582:	2b18      	cmp	r3, #24
 8006584:	f200 8155 	bhi.w	8006832 <HAL_RCC_GetSysClockFreq+0x2be>
 8006588:	a201      	add	r2, pc, #4	@ (adr r2, 8006590 <HAL_RCC_GetSysClockFreq+0x1c>)
 800658a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800658e:	bf00      	nop
 8006590:	080065f5 	.word	0x080065f5
 8006594:	08006833 	.word	0x08006833
 8006598:	08006833 	.word	0x08006833
 800659c:	08006833 	.word	0x08006833
 80065a0:	08006833 	.word	0x08006833
 80065a4:	08006833 	.word	0x08006833
 80065a8:	08006833 	.word	0x08006833
 80065ac:	08006833 	.word	0x08006833
 80065b0:	0800661b 	.word	0x0800661b
 80065b4:	08006833 	.word	0x08006833
 80065b8:	08006833 	.word	0x08006833
 80065bc:	08006833 	.word	0x08006833
 80065c0:	08006833 	.word	0x08006833
 80065c4:	08006833 	.word	0x08006833
 80065c8:	08006833 	.word	0x08006833
 80065cc:	08006833 	.word	0x08006833
 80065d0:	08006621 	.word	0x08006621
 80065d4:	08006833 	.word	0x08006833
 80065d8:	08006833 	.word	0x08006833
 80065dc:	08006833 	.word	0x08006833
 80065e0:	08006833 	.word	0x08006833
 80065e4:	08006833 	.word	0x08006833
 80065e8:	08006833 	.word	0x08006833
 80065ec:	08006833 	.word	0x08006833
 80065f0:	08006627 	.word	0x08006627
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80065f4:	4b94      	ldr	r3, [pc, #592]	@ (8006848 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	f003 0320 	and.w	r3, r3, #32
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d009      	beq.n	8006614 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006600:	4b91      	ldr	r3, [pc, #580]	@ (8006848 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	08db      	lsrs	r3, r3, #3
 8006606:	f003 0303 	and.w	r3, r3, #3
 800660a:	4a90      	ldr	r2, [pc, #576]	@ (800684c <HAL_RCC_GetSysClockFreq+0x2d8>)
 800660c:	fa22 f303 	lsr.w	r3, r2, r3
 8006610:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8006612:	e111      	b.n	8006838 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8006614:	4b8d      	ldr	r3, [pc, #564]	@ (800684c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006616:	61bb      	str	r3, [r7, #24]
      break;
 8006618:	e10e      	b.n	8006838 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800661a:	4b8d      	ldr	r3, [pc, #564]	@ (8006850 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800661c:	61bb      	str	r3, [r7, #24]
      break;
 800661e:	e10b      	b.n	8006838 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8006620:	4b8c      	ldr	r3, [pc, #560]	@ (8006854 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8006622:	61bb      	str	r3, [r7, #24]
      break;
 8006624:	e108      	b.n	8006838 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006626:	4b88      	ldr	r3, [pc, #544]	@ (8006848 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006628:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800662a:	f003 0303 	and.w	r3, r3, #3
 800662e:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8006630:	4b85      	ldr	r3, [pc, #532]	@ (8006848 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006632:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006634:	091b      	lsrs	r3, r3, #4
 8006636:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800663a:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800663c:	4b82      	ldr	r3, [pc, #520]	@ (8006848 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800663e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006640:	f003 0301 	and.w	r3, r3, #1
 8006644:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8006646:	4b80      	ldr	r3, [pc, #512]	@ (8006848 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006648:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800664a:	08db      	lsrs	r3, r3, #3
 800664c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006650:	68fa      	ldr	r2, [r7, #12]
 8006652:	fb02 f303 	mul.w	r3, r2, r3
 8006656:	ee07 3a90 	vmov	s15, r3
 800665a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800665e:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8006662:	693b      	ldr	r3, [r7, #16]
 8006664:	2b00      	cmp	r3, #0
 8006666:	f000 80e1 	beq.w	800682c <HAL_RCC_GetSysClockFreq+0x2b8>
 800666a:	697b      	ldr	r3, [r7, #20]
 800666c:	2b02      	cmp	r3, #2
 800666e:	f000 8083 	beq.w	8006778 <HAL_RCC_GetSysClockFreq+0x204>
 8006672:	697b      	ldr	r3, [r7, #20]
 8006674:	2b02      	cmp	r3, #2
 8006676:	f200 80a1 	bhi.w	80067bc <HAL_RCC_GetSysClockFreq+0x248>
 800667a:	697b      	ldr	r3, [r7, #20]
 800667c:	2b00      	cmp	r3, #0
 800667e:	d003      	beq.n	8006688 <HAL_RCC_GetSysClockFreq+0x114>
 8006680:	697b      	ldr	r3, [r7, #20]
 8006682:	2b01      	cmp	r3, #1
 8006684:	d056      	beq.n	8006734 <HAL_RCC_GetSysClockFreq+0x1c0>
 8006686:	e099      	b.n	80067bc <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006688:	4b6f      	ldr	r3, [pc, #444]	@ (8006848 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	f003 0320 	and.w	r3, r3, #32
 8006690:	2b00      	cmp	r3, #0
 8006692:	d02d      	beq.n	80066f0 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006694:	4b6c      	ldr	r3, [pc, #432]	@ (8006848 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	08db      	lsrs	r3, r3, #3
 800669a:	f003 0303 	and.w	r3, r3, #3
 800669e:	4a6b      	ldr	r2, [pc, #428]	@ (800684c <HAL_RCC_GetSysClockFreq+0x2d8>)
 80066a0:	fa22 f303 	lsr.w	r3, r2, r3
 80066a4:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	ee07 3a90 	vmov	s15, r3
 80066ac:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80066b0:	693b      	ldr	r3, [r7, #16]
 80066b2:	ee07 3a90 	vmov	s15, r3
 80066b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80066ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80066be:	4b62      	ldr	r3, [pc, #392]	@ (8006848 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80066c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80066c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80066c6:	ee07 3a90 	vmov	s15, r3
 80066ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80066ce:	ed97 6a02 	vldr	s12, [r7, #8]
 80066d2:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8006858 <HAL_RCC_GetSysClockFreq+0x2e4>
 80066d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80066da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80066de:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80066e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80066e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80066ea:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80066ee:	e087      	b.n	8006800 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80066f0:	693b      	ldr	r3, [r7, #16]
 80066f2:	ee07 3a90 	vmov	s15, r3
 80066f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80066fa:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800685c <HAL_RCC_GetSysClockFreq+0x2e8>
 80066fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006702:	4b51      	ldr	r3, [pc, #324]	@ (8006848 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006704:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006706:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800670a:	ee07 3a90 	vmov	s15, r3
 800670e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006712:	ed97 6a02 	vldr	s12, [r7, #8]
 8006716:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8006858 <HAL_RCC_GetSysClockFreq+0x2e4>
 800671a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800671e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006722:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006726:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800672a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800672e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006732:	e065      	b.n	8006800 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006734:	693b      	ldr	r3, [r7, #16]
 8006736:	ee07 3a90 	vmov	s15, r3
 800673a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800673e:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8006860 <HAL_RCC_GetSysClockFreq+0x2ec>
 8006742:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006746:	4b40      	ldr	r3, [pc, #256]	@ (8006848 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006748:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800674a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800674e:	ee07 3a90 	vmov	s15, r3
 8006752:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006756:	ed97 6a02 	vldr	s12, [r7, #8]
 800675a:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8006858 <HAL_RCC_GetSysClockFreq+0x2e4>
 800675e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006762:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006766:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800676a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800676e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006772:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006776:	e043      	b.n	8006800 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006778:	693b      	ldr	r3, [r7, #16]
 800677a:	ee07 3a90 	vmov	s15, r3
 800677e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006782:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8006864 <HAL_RCC_GetSysClockFreq+0x2f0>
 8006786:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800678a:	4b2f      	ldr	r3, [pc, #188]	@ (8006848 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800678c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800678e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006792:	ee07 3a90 	vmov	s15, r3
 8006796:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800679a:	ed97 6a02 	vldr	s12, [r7, #8]
 800679e:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8006858 <HAL_RCC_GetSysClockFreq+0x2e4>
 80067a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80067a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80067aa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80067ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80067b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80067b6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80067ba:	e021      	b.n	8006800 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80067bc:	693b      	ldr	r3, [r7, #16]
 80067be:	ee07 3a90 	vmov	s15, r3
 80067c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80067c6:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8006860 <HAL_RCC_GetSysClockFreq+0x2ec>
 80067ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80067ce:	4b1e      	ldr	r3, [pc, #120]	@ (8006848 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80067d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80067d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80067d6:	ee07 3a90 	vmov	s15, r3
 80067da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80067de:	ed97 6a02 	vldr	s12, [r7, #8]
 80067e2:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8006858 <HAL_RCC_GetSysClockFreq+0x2e4>
 80067e6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80067ea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80067ee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80067f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80067f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80067fa:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80067fe:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8006800:	4b11      	ldr	r3, [pc, #68]	@ (8006848 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006802:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006804:	0a5b      	lsrs	r3, r3, #9
 8006806:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800680a:	3301      	adds	r3, #1
 800680c:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800680e:	683b      	ldr	r3, [r7, #0]
 8006810:	ee07 3a90 	vmov	s15, r3
 8006814:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006818:	edd7 6a07 	vldr	s13, [r7, #28]
 800681c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006820:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006824:	ee17 3a90 	vmov	r3, s15
 8006828:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800682a:	e005      	b.n	8006838 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800682c:	2300      	movs	r3, #0
 800682e:	61bb      	str	r3, [r7, #24]
      break;
 8006830:	e002      	b.n	8006838 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8006832:	4b07      	ldr	r3, [pc, #28]	@ (8006850 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8006834:	61bb      	str	r3, [r7, #24]
      break;
 8006836:	bf00      	nop
  }

  return sysclockfreq;
 8006838:	69bb      	ldr	r3, [r7, #24]
}
 800683a:	4618      	mov	r0, r3
 800683c:	3724      	adds	r7, #36	@ 0x24
 800683e:	46bd      	mov	sp, r7
 8006840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006844:	4770      	bx	lr
 8006846:	bf00      	nop
 8006848:	58024400 	.word	0x58024400
 800684c:	03d09000 	.word	0x03d09000
 8006850:	003d0900 	.word	0x003d0900
 8006854:	016e3600 	.word	0x016e3600
 8006858:	46000000 	.word	0x46000000
 800685c:	4c742400 	.word	0x4c742400
 8006860:	4a742400 	.word	0x4a742400
 8006864:	4bb71b00 	.word	0x4bb71b00

08006868 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006868:	b580      	push	{r7, lr}
 800686a:	b082      	sub	sp, #8
 800686c:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800686e:	f7ff fe81 	bl	8006574 <HAL_RCC_GetSysClockFreq>
 8006872:	4602      	mov	r2, r0
 8006874:	4b10      	ldr	r3, [pc, #64]	@ (80068b8 <HAL_RCC_GetHCLKFreq+0x50>)
 8006876:	699b      	ldr	r3, [r3, #24]
 8006878:	0a1b      	lsrs	r3, r3, #8
 800687a:	f003 030f 	and.w	r3, r3, #15
 800687e:	490f      	ldr	r1, [pc, #60]	@ (80068bc <HAL_RCC_GetHCLKFreq+0x54>)
 8006880:	5ccb      	ldrb	r3, [r1, r3]
 8006882:	f003 031f 	and.w	r3, r3, #31
 8006886:	fa22 f303 	lsr.w	r3, r2, r3
 800688a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800688c:	4b0a      	ldr	r3, [pc, #40]	@ (80068b8 <HAL_RCC_GetHCLKFreq+0x50>)
 800688e:	699b      	ldr	r3, [r3, #24]
 8006890:	f003 030f 	and.w	r3, r3, #15
 8006894:	4a09      	ldr	r2, [pc, #36]	@ (80068bc <HAL_RCC_GetHCLKFreq+0x54>)
 8006896:	5cd3      	ldrb	r3, [r2, r3]
 8006898:	f003 031f 	and.w	r3, r3, #31
 800689c:	687a      	ldr	r2, [r7, #4]
 800689e:	fa22 f303 	lsr.w	r3, r2, r3
 80068a2:	4a07      	ldr	r2, [pc, #28]	@ (80068c0 <HAL_RCC_GetHCLKFreq+0x58>)
 80068a4:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80068a6:	4a07      	ldr	r2, [pc, #28]	@ (80068c4 <HAL_RCC_GetHCLKFreq+0x5c>)
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80068ac:	4b04      	ldr	r3, [pc, #16]	@ (80068c0 <HAL_RCC_GetHCLKFreq+0x58>)
 80068ae:	681b      	ldr	r3, [r3, #0]
}
 80068b0:	4618      	mov	r0, r3
 80068b2:	3708      	adds	r7, #8
 80068b4:	46bd      	mov	sp, r7
 80068b6:	bd80      	pop	{r7, pc}
 80068b8:	58024400 	.word	0x58024400
 80068bc:	0800c5a4 	.word	0x0800c5a4
 80068c0:	24000014 	.word	0x24000014
 80068c4:	24000010 	.word	0x24000010

080068c8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80068c8:	b580      	push	{r7, lr}
 80068ca:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80068cc:	f7ff ffcc 	bl	8006868 <HAL_RCC_GetHCLKFreq>
 80068d0:	4602      	mov	r2, r0
 80068d2:	4b06      	ldr	r3, [pc, #24]	@ (80068ec <HAL_RCC_GetPCLK1Freq+0x24>)
 80068d4:	69db      	ldr	r3, [r3, #28]
 80068d6:	091b      	lsrs	r3, r3, #4
 80068d8:	f003 0307 	and.w	r3, r3, #7
 80068dc:	4904      	ldr	r1, [pc, #16]	@ (80068f0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80068de:	5ccb      	ldrb	r3, [r1, r3]
 80068e0:	f003 031f 	and.w	r3, r3, #31
 80068e4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80068e8:	4618      	mov	r0, r3
 80068ea:	bd80      	pop	{r7, pc}
 80068ec:	58024400 	.word	0x58024400
 80068f0:	0800c5a4 	.word	0x0800c5a4

080068f4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80068f4:	b580      	push	{r7, lr}
 80068f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80068f8:	f7ff ffb6 	bl	8006868 <HAL_RCC_GetHCLKFreq>
 80068fc:	4602      	mov	r2, r0
 80068fe:	4b06      	ldr	r3, [pc, #24]	@ (8006918 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006900:	69db      	ldr	r3, [r3, #28]
 8006902:	0a1b      	lsrs	r3, r3, #8
 8006904:	f003 0307 	and.w	r3, r3, #7
 8006908:	4904      	ldr	r1, [pc, #16]	@ (800691c <HAL_RCC_GetPCLK2Freq+0x28>)
 800690a:	5ccb      	ldrb	r3, [r1, r3]
 800690c:	f003 031f 	and.w	r3, r3, #31
 8006910:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8006914:	4618      	mov	r0, r3
 8006916:	bd80      	pop	{r7, pc}
 8006918:	58024400 	.word	0x58024400
 800691c:	0800c5a4 	.word	0x0800c5a4

08006920 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006920:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006924:	b0c6      	sub	sp, #280	@ 0x118
 8006926:	af00      	add	r7, sp, #0
 8006928:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800692c:	2300      	movs	r3, #0
 800692e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006932:	2300      	movs	r3, #0
 8006934:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006938:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800693c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006940:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8006944:	2500      	movs	r5, #0
 8006946:	ea54 0305 	orrs.w	r3, r4, r5
 800694a:	d049      	beq.n	80069e0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800694c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006950:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006952:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006956:	d02f      	beq.n	80069b8 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8006958:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800695c:	d828      	bhi.n	80069b0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800695e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006962:	d01a      	beq.n	800699a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8006964:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006968:	d822      	bhi.n	80069b0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800696a:	2b00      	cmp	r3, #0
 800696c:	d003      	beq.n	8006976 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800696e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006972:	d007      	beq.n	8006984 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8006974:	e01c      	b.n	80069b0 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006976:	4bab      	ldr	r3, [pc, #684]	@ (8006c24 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006978:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800697a:	4aaa      	ldr	r2, [pc, #680]	@ (8006c24 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800697c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006980:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8006982:	e01a      	b.n	80069ba <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006984:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006988:	3308      	adds	r3, #8
 800698a:	2102      	movs	r1, #2
 800698c:	4618      	mov	r0, r3
 800698e:	f002 fa49 	bl	8008e24 <RCCEx_PLL2_Config>
 8006992:	4603      	mov	r3, r0
 8006994:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8006998:	e00f      	b.n	80069ba <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800699a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800699e:	3328      	adds	r3, #40	@ 0x28
 80069a0:	2102      	movs	r1, #2
 80069a2:	4618      	mov	r0, r3
 80069a4:	f002 faf0 	bl	8008f88 <RCCEx_PLL3_Config>
 80069a8:	4603      	mov	r3, r0
 80069aa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80069ae:	e004      	b.n	80069ba <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80069b0:	2301      	movs	r3, #1
 80069b2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80069b6:	e000      	b.n	80069ba <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80069b8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80069ba:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d10a      	bne.n	80069d8 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80069c2:	4b98      	ldr	r3, [pc, #608]	@ (8006c24 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80069c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80069c6:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80069ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80069ce:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80069d0:	4a94      	ldr	r2, [pc, #592]	@ (8006c24 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80069d2:	430b      	orrs	r3, r1
 80069d4:	6513      	str	r3, [r2, #80]	@ 0x50
 80069d6:	e003      	b.n	80069e0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80069d8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80069dc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80069e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80069e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069e8:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 80069ec:	f04f 0900 	mov.w	r9, #0
 80069f0:	ea58 0309 	orrs.w	r3, r8, r9
 80069f4:	d047      	beq.n	8006a86 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 80069f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80069fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80069fc:	2b04      	cmp	r3, #4
 80069fe:	d82a      	bhi.n	8006a56 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8006a00:	a201      	add	r2, pc, #4	@ (adr r2, 8006a08 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8006a02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a06:	bf00      	nop
 8006a08:	08006a1d 	.word	0x08006a1d
 8006a0c:	08006a2b 	.word	0x08006a2b
 8006a10:	08006a41 	.word	0x08006a41
 8006a14:	08006a5f 	.word	0x08006a5f
 8006a18:	08006a5f 	.word	0x08006a5f
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006a1c:	4b81      	ldr	r3, [pc, #516]	@ (8006c24 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006a1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a20:	4a80      	ldr	r2, [pc, #512]	@ (8006c24 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006a22:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006a26:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006a28:	e01a      	b.n	8006a60 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006a2a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006a2e:	3308      	adds	r3, #8
 8006a30:	2100      	movs	r1, #0
 8006a32:	4618      	mov	r0, r3
 8006a34:	f002 f9f6 	bl	8008e24 <RCCEx_PLL2_Config>
 8006a38:	4603      	mov	r3, r0
 8006a3a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006a3e:	e00f      	b.n	8006a60 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006a40:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006a44:	3328      	adds	r3, #40	@ 0x28
 8006a46:	2100      	movs	r1, #0
 8006a48:	4618      	mov	r0, r3
 8006a4a:	f002 fa9d 	bl	8008f88 <RCCEx_PLL3_Config>
 8006a4e:	4603      	mov	r3, r0
 8006a50:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006a54:	e004      	b.n	8006a60 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006a56:	2301      	movs	r3, #1
 8006a58:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006a5c:	e000      	b.n	8006a60 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8006a5e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006a60:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d10a      	bne.n	8006a7e <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006a68:	4b6e      	ldr	r3, [pc, #440]	@ (8006c24 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006a6a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006a6c:	f023 0107 	bic.w	r1, r3, #7
 8006a70:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006a74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a76:	4a6b      	ldr	r2, [pc, #428]	@ (8006c24 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006a78:	430b      	orrs	r3, r1
 8006a7a:	6513      	str	r3, [r2, #80]	@ 0x50
 8006a7c:	e003      	b.n	8006a86 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a7e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006a82:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8006a86:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006a8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a8e:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 8006a92:	f04f 0b00 	mov.w	fp, #0
 8006a96:	ea5a 030b 	orrs.w	r3, sl, fp
 8006a9a:	d05b      	beq.n	8006b54 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8006a9c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006aa0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006aa4:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8006aa8:	d03b      	beq.n	8006b22 <HAL_RCCEx_PeriphCLKConfig+0x202>
 8006aaa:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8006aae:	d834      	bhi.n	8006b1a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8006ab0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006ab4:	d037      	beq.n	8006b26 <HAL_RCCEx_PeriphCLKConfig+0x206>
 8006ab6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006aba:	d82e      	bhi.n	8006b1a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8006abc:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006ac0:	d033      	beq.n	8006b2a <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8006ac2:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006ac6:	d828      	bhi.n	8006b1a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8006ac8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006acc:	d01a      	beq.n	8006b04 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 8006ace:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006ad2:	d822      	bhi.n	8006b1a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d003      	beq.n	8006ae0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 8006ad8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006adc:	d007      	beq.n	8006aee <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 8006ade:	e01c      	b.n	8006b1a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006ae0:	4b50      	ldr	r3, [pc, #320]	@ (8006c24 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006ae2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ae4:	4a4f      	ldr	r2, [pc, #316]	@ (8006c24 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006ae6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006aea:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006aec:	e01e      	b.n	8006b2c <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006aee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006af2:	3308      	adds	r3, #8
 8006af4:	2100      	movs	r1, #0
 8006af6:	4618      	mov	r0, r3
 8006af8:	f002 f994 	bl	8008e24 <RCCEx_PLL2_Config>
 8006afc:	4603      	mov	r3, r0
 8006afe:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8006b02:	e013      	b.n	8006b2c <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006b04:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006b08:	3328      	adds	r3, #40	@ 0x28
 8006b0a:	2100      	movs	r1, #0
 8006b0c:	4618      	mov	r0, r3
 8006b0e:	f002 fa3b 	bl	8008f88 <RCCEx_PLL3_Config>
 8006b12:	4603      	mov	r3, r0
 8006b14:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006b18:	e008      	b.n	8006b2c <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8006b1a:	2301      	movs	r3, #1
 8006b1c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006b20:	e004      	b.n	8006b2c <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8006b22:	bf00      	nop
 8006b24:	e002      	b.n	8006b2c <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8006b26:	bf00      	nop
 8006b28:	e000      	b.n	8006b2c <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8006b2a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006b2c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d10b      	bne.n	8006b4c <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8006b34:	4b3b      	ldr	r3, [pc, #236]	@ (8006c24 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006b36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b38:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8006b3c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006b40:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006b44:	4a37      	ldr	r2, [pc, #220]	@ (8006c24 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006b46:	430b      	orrs	r3, r1
 8006b48:	6593      	str	r3, [r2, #88]	@ 0x58
 8006b4a:	e003      	b.n	8006b54 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006b4c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006b50:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8006b54:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006b58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b5c:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8006b60:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8006b64:	2300      	movs	r3, #0
 8006b66:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8006b6a:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8006b6e:	460b      	mov	r3, r1
 8006b70:	4313      	orrs	r3, r2
 8006b72:	d05d      	beq.n	8006c30 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8006b74:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006b78:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8006b7c:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8006b80:	d03b      	beq.n	8006bfa <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8006b82:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8006b86:	d834      	bhi.n	8006bf2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8006b88:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006b8c:	d037      	beq.n	8006bfe <HAL_RCCEx_PeriphCLKConfig+0x2de>
 8006b8e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006b92:	d82e      	bhi.n	8006bf2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8006b94:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006b98:	d033      	beq.n	8006c02 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 8006b9a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006b9e:	d828      	bhi.n	8006bf2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8006ba0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006ba4:	d01a      	beq.n	8006bdc <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 8006ba6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006baa:	d822      	bhi.n	8006bf2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d003      	beq.n	8006bb8 <HAL_RCCEx_PeriphCLKConfig+0x298>
 8006bb0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006bb4:	d007      	beq.n	8006bc6 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8006bb6:	e01c      	b.n	8006bf2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006bb8:	4b1a      	ldr	r3, [pc, #104]	@ (8006c24 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006bba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bbc:	4a19      	ldr	r2, [pc, #100]	@ (8006c24 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006bbe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006bc2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006bc4:	e01e      	b.n	8006c04 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006bc6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006bca:	3308      	adds	r3, #8
 8006bcc:	2100      	movs	r1, #0
 8006bce:	4618      	mov	r0, r3
 8006bd0:	f002 f928 	bl	8008e24 <RCCEx_PLL2_Config>
 8006bd4:	4603      	mov	r3, r0
 8006bd6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8006bda:	e013      	b.n	8006c04 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006bdc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006be0:	3328      	adds	r3, #40	@ 0x28
 8006be2:	2100      	movs	r1, #0
 8006be4:	4618      	mov	r0, r3
 8006be6:	f002 f9cf 	bl	8008f88 <RCCEx_PLL3_Config>
 8006bea:	4603      	mov	r3, r0
 8006bec:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006bf0:	e008      	b.n	8006c04 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8006bf2:	2301      	movs	r3, #1
 8006bf4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006bf8:	e004      	b.n	8006c04 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8006bfa:	bf00      	nop
 8006bfc:	e002      	b.n	8006c04 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8006bfe:	bf00      	nop
 8006c00:	e000      	b.n	8006c04 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8006c02:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006c04:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d10d      	bne.n	8006c28 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8006c0c:	4b05      	ldr	r3, [pc, #20]	@ (8006c24 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006c0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006c10:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8006c14:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c18:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8006c1c:	4a01      	ldr	r2, [pc, #4]	@ (8006c24 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006c1e:	430b      	orrs	r3, r1
 8006c20:	6593      	str	r3, [r2, #88]	@ 0x58
 8006c22:	e005      	b.n	8006c30 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8006c24:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c28:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006c2c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8006c30:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c38:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8006c3c:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8006c40:	2300      	movs	r3, #0
 8006c42:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8006c46:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8006c4a:	460b      	mov	r3, r1
 8006c4c:	4313      	orrs	r3, r2
 8006c4e:	d03a      	beq.n	8006cc6 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 8006c50:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006c56:	2b30      	cmp	r3, #48	@ 0x30
 8006c58:	d01f      	beq.n	8006c9a <HAL_RCCEx_PeriphCLKConfig+0x37a>
 8006c5a:	2b30      	cmp	r3, #48	@ 0x30
 8006c5c:	d819      	bhi.n	8006c92 <HAL_RCCEx_PeriphCLKConfig+0x372>
 8006c5e:	2b20      	cmp	r3, #32
 8006c60:	d00c      	beq.n	8006c7c <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8006c62:	2b20      	cmp	r3, #32
 8006c64:	d815      	bhi.n	8006c92 <HAL_RCCEx_PeriphCLKConfig+0x372>
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d019      	beq.n	8006c9e <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8006c6a:	2b10      	cmp	r3, #16
 8006c6c:	d111      	bne.n	8006c92 <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006c6e:	4baa      	ldr	r3, [pc, #680]	@ (8006f18 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006c70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c72:	4aa9      	ldr	r2, [pc, #676]	@ (8006f18 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006c74:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006c78:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8006c7a:	e011      	b.n	8006ca0 <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006c7c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c80:	3308      	adds	r3, #8
 8006c82:	2102      	movs	r1, #2
 8006c84:	4618      	mov	r0, r3
 8006c86:	f002 f8cd 	bl	8008e24 <RCCEx_PLL2_Config>
 8006c8a:	4603      	mov	r3, r0
 8006c8c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8006c90:	e006      	b.n	8006ca0 <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8006c92:	2301      	movs	r3, #1
 8006c94:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006c98:	e002      	b.n	8006ca0 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8006c9a:	bf00      	nop
 8006c9c:	e000      	b.n	8006ca0 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8006c9e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006ca0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d10a      	bne.n	8006cbe <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8006ca8:	4b9b      	ldr	r3, [pc, #620]	@ (8006f18 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006caa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006cac:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8006cb0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006cb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006cb6:	4a98      	ldr	r2, [pc, #608]	@ (8006f18 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006cb8:	430b      	orrs	r3, r1
 8006cba:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006cbc:	e003      	b.n	8006cc6 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006cbe:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006cc2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8006cc6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006cca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cce:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8006cd2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006cd6:	2300      	movs	r3, #0
 8006cd8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8006cdc:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8006ce0:	460b      	mov	r3, r1
 8006ce2:	4313      	orrs	r3, r2
 8006ce4:	d051      	beq.n	8006d8a <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8006ce6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006cea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006cec:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006cf0:	d035      	beq.n	8006d5e <HAL_RCCEx_PeriphCLKConfig+0x43e>
 8006cf2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006cf6:	d82e      	bhi.n	8006d56 <HAL_RCCEx_PeriphCLKConfig+0x436>
 8006cf8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006cfc:	d031      	beq.n	8006d62 <HAL_RCCEx_PeriphCLKConfig+0x442>
 8006cfe:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006d02:	d828      	bhi.n	8006d56 <HAL_RCCEx_PeriphCLKConfig+0x436>
 8006d04:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006d08:	d01a      	beq.n	8006d40 <HAL_RCCEx_PeriphCLKConfig+0x420>
 8006d0a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006d0e:	d822      	bhi.n	8006d56 <HAL_RCCEx_PeriphCLKConfig+0x436>
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d003      	beq.n	8006d1c <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 8006d14:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006d18:	d007      	beq.n	8006d2a <HAL_RCCEx_PeriphCLKConfig+0x40a>
 8006d1a:	e01c      	b.n	8006d56 <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006d1c:	4b7e      	ldr	r3, [pc, #504]	@ (8006f18 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006d1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d20:	4a7d      	ldr	r2, [pc, #500]	@ (8006f18 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006d22:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006d26:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8006d28:	e01c      	b.n	8006d64 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006d2a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006d2e:	3308      	adds	r3, #8
 8006d30:	2100      	movs	r1, #0
 8006d32:	4618      	mov	r0, r3
 8006d34:	f002 f876 	bl	8008e24 <RCCEx_PLL2_Config>
 8006d38:	4603      	mov	r3, r0
 8006d3a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8006d3e:	e011      	b.n	8006d64 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006d40:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006d44:	3328      	adds	r3, #40	@ 0x28
 8006d46:	2100      	movs	r1, #0
 8006d48:	4618      	mov	r0, r3
 8006d4a:	f002 f91d 	bl	8008f88 <RCCEx_PLL3_Config>
 8006d4e:	4603      	mov	r3, r0
 8006d50:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8006d54:	e006      	b.n	8006d64 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006d56:	2301      	movs	r3, #1
 8006d58:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006d5c:	e002      	b.n	8006d64 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8006d5e:	bf00      	nop
 8006d60:	e000      	b.n	8006d64 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8006d62:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006d64:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d10a      	bne.n	8006d82 <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8006d6c:	4b6a      	ldr	r3, [pc, #424]	@ (8006f18 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006d6e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006d70:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8006d74:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006d78:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006d7a:	4a67      	ldr	r2, [pc, #412]	@ (8006f18 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006d7c:	430b      	orrs	r3, r1
 8006d7e:	6513      	str	r3, [r2, #80]	@ 0x50
 8006d80:	e003      	b.n	8006d8a <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006d82:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006d86:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8006d8a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006d8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d92:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8006d96:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006d9a:	2300      	movs	r3, #0
 8006d9c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006da0:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8006da4:	460b      	mov	r3, r1
 8006da6:	4313      	orrs	r3, r2
 8006da8:	d053      	beq.n	8006e52 <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8006daa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006dae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006db0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006db4:	d033      	beq.n	8006e1e <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 8006db6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006dba:	d82c      	bhi.n	8006e16 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8006dbc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006dc0:	d02f      	beq.n	8006e22 <HAL_RCCEx_PeriphCLKConfig+0x502>
 8006dc2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006dc6:	d826      	bhi.n	8006e16 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8006dc8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006dcc:	d02b      	beq.n	8006e26 <HAL_RCCEx_PeriphCLKConfig+0x506>
 8006dce:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006dd2:	d820      	bhi.n	8006e16 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8006dd4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006dd8:	d012      	beq.n	8006e00 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 8006dda:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006dde:	d81a      	bhi.n	8006e16 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d022      	beq.n	8006e2a <HAL_RCCEx_PeriphCLKConfig+0x50a>
 8006de4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006de8:	d115      	bne.n	8006e16 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006dea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006dee:	3308      	adds	r3, #8
 8006df0:	2101      	movs	r1, #1
 8006df2:	4618      	mov	r0, r3
 8006df4:	f002 f816 	bl	8008e24 <RCCEx_PLL2_Config>
 8006df8:	4603      	mov	r3, r0
 8006dfa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8006dfe:	e015      	b.n	8006e2c <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006e00:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e04:	3328      	adds	r3, #40	@ 0x28
 8006e06:	2101      	movs	r1, #1
 8006e08:	4618      	mov	r0, r3
 8006e0a:	f002 f8bd 	bl	8008f88 <RCCEx_PLL3_Config>
 8006e0e:	4603      	mov	r3, r0
 8006e10:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8006e14:	e00a      	b.n	8006e2c <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006e16:	2301      	movs	r3, #1
 8006e18:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006e1c:	e006      	b.n	8006e2c <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8006e1e:	bf00      	nop
 8006e20:	e004      	b.n	8006e2c <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8006e22:	bf00      	nop
 8006e24:	e002      	b.n	8006e2c <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8006e26:	bf00      	nop
 8006e28:	e000      	b.n	8006e2c <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8006e2a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006e2c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d10a      	bne.n	8006e4a <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8006e34:	4b38      	ldr	r3, [pc, #224]	@ (8006f18 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006e36:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006e38:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8006e3c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e40:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006e42:	4a35      	ldr	r2, [pc, #212]	@ (8006f18 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006e44:	430b      	orrs	r3, r1
 8006e46:	6513      	str	r3, [r2, #80]	@ 0x50
 8006e48:	e003      	b.n	8006e52 <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e4a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006e4e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8006e52:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e5a:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8006e5e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006e62:	2300      	movs	r3, #0
 8006e64:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8006e68:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006e6c:	460b      	mov	r3, r1
 8006e6e:	4313      	orrs	r3, r2
 8006e70:	d058      	beq.n	8006f24 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8006e72:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e76:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006e7a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006e7e:	d033      	beq.n	8006ee8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 8006e80:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006e84:	d82c      	bhi.n	8006ee0 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8006e86:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006e8a:	d02f      	beq.n	8006eec <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 8006e8c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006e90:	d826      	bhi.n	8006ee0 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8006e92:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006e96:	d02b      	beq.n	8006ef0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 8006e98:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006e9c:	d820      	bhi.n	8006ee0 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8006e9e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006ea2:	d012      	beq.n	8006eca <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 8006ea4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006ea8:	d81a      	bhi.n	8006ee0 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d022      	beq.n	8006ef4 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8006eae:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006eb2:	d115      	bne.n	8006ee0 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006eb4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006eb8:	3308      	adds	r3, #8
 8006eba:	2101      	movs	r1, #1
 8006ebc:	4618      	mov	r0, r3
 8006ebe:	f001 ffb1 	bl	8008e24 <RCCEx_PLL2_Config>
 8006ec2:	4603      	mov	r3, r0
 8006ec4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8006ec8:	e015      	b.n	8006ef6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006eca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006ece:	3328      	adds	r3, #40	@ 0x28
 8006ed0:	2101      	movs	r1, #1
 8006ed2:	4618      	mov	r0, r3
 8006ed4:	f002 f858 	bl	8008f88 <RCCEx_PLL3_Config>
 8006ed8:	4603      	mov	r3, r0
 8006eda:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8006ede:	e00a      	b.n	8006ef6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8006ee0:	2301      	movs	r3, #1
 8006ee2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006ee6:	e006      	b.n	8006ef6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8006ee8:	bf00      	nop
 8006eea:	e004      	b.n	8006ef6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8006eec:	bf00      	nop
 8006eee:	e002      	b.n	8006ef6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8006ef0:	bf00      	nop
 8006ef2:	e000      	b.n	8006ef6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8006ef4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006ef6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d10e      	bne.n	8006f1c <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8006efe:	4b06      	ldr	r3, [pc, #24]	@ (8006f18 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006f00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f02:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8006f06:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f0a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006f0e:	4a02      	ldr	r2, [pc, #8]	@ (8006f18 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006f10:	430b      	orrs	r3, r1
 8006f12:	6593      	str	r3, [r2, #88]	@ 0x58
 8006f14:	e006      	b.n	8006f24 <HAL_RCCEx_PeriphCLKConfig+0x604>
 8006f16:	bf00      	nop
 8006f18:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006f1c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006f20:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8006f24:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f2c:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8006f30:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006f34:	2300      	movs	r3, #0
 8006f36:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8006f3a:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8006f3e:	460b      	mov	r3, r1
 8006f40:	4313      	orrs	r3, r2
 8006f42:	d037      	beq.n	8006fb4 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8006f44:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f48:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006f4a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006f4e:	d00e      	beq.n	8006f6e <HAL_RCCEx_PeriphCLKConfig+0x64e>
 8006f50:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006f54:	d816      	bhi.n	8006f84 <HAL_RCCEx_PeriphCLKConfig+0x664>
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d018      	beq.n	8006f8c <HAL_RCCEx_PeriphCLKConfig+0x66c>
 8006f5a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006f5e:	d111      	bne.n	8006f84 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006f60:	4bc4      	ldr	r3, [pc, #784]	@ (8007274 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006f62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f64:	4ac3      	ldr	r2, [pc, #780]	@ (8007274 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006f66:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006f6a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8006f6c:	e00f      	b.n	8006f8e <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006f6e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f72:	3308      	adds	r3, #8
 8006f74:	2101      	movs	r1, #1
 8006f76:	4618      	mov	r0, r3
 8006f78:	f001 ff54 	bl	8008e24 <RCCEx_PLL2_Config>
 8006f7c:	4603      	mov	r3, r0
 8006f7e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8006f82:	e004      	b.n	8006f8e <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006f84:	2301      	movs	r3, #1
 8006f86:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006f8a:	e000      	b.n	8006f8e <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 8006f8c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006f8e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d10a      	bne.n	8006fac <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8006f96:	4bb7      	ldr	r3, [pc, #732]	@ (8007274 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006f98:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006f9a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8006f9e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006fa2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006fa4:	4ab3      	ldr	r2, [pc, #716]	@ (8007274 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006fa6:	430b      	orrs	r3, r1
 8006fa8:	6513      	str	r3, [r2, #80]	@ 0x50
 8006faa:	e003      	b.n	8006fb4 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006fac:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006fb0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8006fb4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006fb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fbc:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8006fc0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006fc4:	2300      	movs	r3, #0
 8006fc6:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006fca:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8006fce:	460b      	mov	r3, r1
 8006fd0:	4313      	orrs	r3, r2
 8006fd2:	d039      	beq.n	8007048 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8006fd4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006fd8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006fda:	2b03      	cmp	r3, #3
 8006fdc:	d81c      	bhi.n	8007018 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 8006fde:	a201      	add	r2, pc, #4	@ (adr r2, 8006fe4 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 8006fe0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006fe4:	08007021 	.word	0x08007021
 8006fe8:	08006ff5 	.word	0x08006ff5
 8006fec:	08007003 	.word	0x08007003
 8006ff0:	08007021 	.word	0x08007021
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006ff4:	4b9f      	ldr	r3, [pc, #636]	@ (8007274 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006ff6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ff8:	4a9e      	ldr	r2, [pc, #632]	@ (8007274 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006ffa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006ffe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8007000:	e00f      	b.n	8007022 <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007002:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007006:	3308      	adds	r3, #8
 8007008:	2102      	movs	r1, #2
 800700a:	4618      	mov	r0, r3
 800700c:	f001 ff0a 	bl	8008e24 <RCCEx_PLL2_Config>
 8007010:	4603      	mov	r3, r0
 8007012:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 8007016:	e004      	b.n	8007022 <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8007018:	2301      	movs	r3, #1
 800701a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800701e:	e000      	b.n	8007022 <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 8007020:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007022:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007026:	2b00      	cmp	r3, #0
 8007028:	d10a      	bne.n	8007040 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800702a:	4b92      	ldr	r3, [pc, #584]	@ (8007274 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800702c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800702e:	f023 0103 	bic.w	r1, r3, #3
 8007032:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007036:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007038:	4a8e      	ldr	r2, [pc, #568]	@ (8007274 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800703a:	430b      	orrs	r3, r1
 800703c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800703e:	e003      	b.n	8007048 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007040:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007044:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007048:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800704c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007050:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8007054:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007058:	2300      	movs	r3, #0
 800705a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800705e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007062:	460b      	mov	r3, r1
 8007064:	4313      	orrs	r3, r2
 8007066:	f000 8099 	beq.w	800719c <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800706a:	4b83      	ldr	r3, [pc, #524]	@ (8007278 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	4a82      	ldr	r2, [pc, #520]	@ (8007278 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8007070:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007074:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007076:	f7fb f81d 	bl	80020b4 <HAL_GetTick>
 800707a:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800707e:	e00b      	b.n	8007098 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007080:	f7fb f818 	bl	80020b4 <HAL_GetTick>
 8007084:	4602      	mov	r2, r0
 8007086:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800708a:	1ad3      	subs	r3, r2, r3
 800708c:	2b64      	cmp	r3, #100	@ 0x64
 800708e:	d903      	bls.n	8007098 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 8007090:	2303      	movs	r3, #3
 8007092:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007096:	e005      	b.n	80070a4 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007098:	4b77      	ldr	r3, [pc, #476]	@ (8007278 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d0ed      	beq.n	8007080 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 80070a4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d173      	bne.n	8007194 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80070ac:	4b71      	ldr	r3, [pc, #452]	@ (8007274 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80070ae:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80070b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80070b4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80070b8:	4053      	eors	r3, r2
 80070ba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d015      	beq.n	80070ee <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80070c2:	4b6c      	ldr	r3, [pc, #432]	@ (8007274 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80070c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80070c6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80070ca:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80070ce:	4b69      	ldr	r3, [pc, #420]	@ (8007274 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80070d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80070d2:	4a68      	ldr	r2, [pc, #416]	@ (8007274 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80070d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80070d8:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80070da:	4b66      	ldr	r3, [pc, #408]	@ (8007274 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80070dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80070de:	4a65      	ldr	r2, [pc, #404]	@ (8007274 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80070e0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80070e4:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80070e6:	4a63      	ldr	r2, [pc, #396]	@ (8007274 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80070e8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80070ec:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80070ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80070f2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80070f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80070fa:	d118      	bne.n	800712e <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80070fc:	f7fa ffda 	bl	80020b4 <HAL_GetTick>
 8007100:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007104:	e00d      	b.n	8007122 <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007106:	f7fa ffd5 	bl	80020b4 <HAL_GetTick>
 800710a:	4602      	mov	r2, r0
 800710c:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8007110:	1ad2      	subs	r2, r2, r3
 8007112:	f241 3388 	movw	r3, #5000	@ 0x1388
 8007116:	429a      	cmp	r2, r3
 8007118:	d903      	bls.n	8007122 <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 800711a:	2303      	movs	r3, #3
 800711c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 8007120:	e005      	b.n	800712e <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007122:	4b54      	ldr	r3, [pc, #336]	@ (8007274 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007124:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007126:	f003 0302 	and.w	r3, r3, #2
 800712a:	2b00      	cmp	r3, #0
 800712c:	d0eb      	beq.n	8007106 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 800712e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007132:	2b00      	cmp	r3, #0
 8007134:	d129      	bne.n	800718a <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007136:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800713a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800713e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007142:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007146:	d10e      	bne.n	8007166 <HAL_RCCEx_PeriphCLKConfig+0x846>
 8007148:	4b4a      	ldr	r3, [pc, #296]	@ (8007274 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800714a:	691b      	ldr	r3, [r3, #16]
 800714c:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8007150:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007154:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007158:	091a      	lsrs	r2, r3, #4
 800715a:	4b48      	ldr	r3, [pc, #288]	@ (800727c <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 800715c:	4013      	ands	r3, r2
 800715e:	4a45      	ldr	r2, [pc, #276]	@ (8007274 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007160:	430b      	orrs	r3, r1
 8007162:	6113      	str	r3, [r2, #16]
 8007164:	e005      	b.n	8007172 <HAL_RCCEx_PeriphCLKConfig+0x852>
 8007166:	4b43      	ldr	r3, [pc, #268]	@ (8007274 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007168:	691b      	ldr	r3, [r3, #16]
 800716a:	4a42      	ldr	r2, [pc, #264]	@ (8007274 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800716c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8007170:	6113      	str	r3, [r2, #16]
 8007172:	4b40      	ldr	r3, [pc, #256]	@ (8007274 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007174:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8007176:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800717a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800717e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007182:	4a3c      	ldr	r2, [pc, #240]	@ (8007274 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007184:	430b      	orrs	r3, r1
 8007186:	6713      	str	r3, [r2, #112]	@ 0x70
 8007188:	e008      	b.n	800719c <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800718a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800718e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 8007192:	e003      	b.n	800719c <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007194:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007198:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800719c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80071a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071a4:	f002 0301 	and.w	r3, r2, #1
 80071a8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80071ac:	2300      	movs	r3, #0
 80071ae:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80071b2:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80071b6:	460b      	mov	r3, r1
 80071b8:	4313      	orrs	r3, r2
 80071ba:	f000 808f 	beq.w	80072dc <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 80071be:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80071c2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80071c4:	2b28      	cmp	r3, #40	@ 0x28
 80071c6:	d871      	bhi.n	80072ac <HAL_RCCEx_PeriphCLKConfig+0x98c>
 80071c8:	a201      	add	r2, pc, #4	@ (adr r2, 80071d0 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 80071ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071ce:	bf00      	nop
 80071d0:	080072b5 	.word	0x080072b5
 80071d4:	080072ad 	.word	0x080072ad
 80071d8:	080072ad 	.word	0x080072ad
 80071dc:	080072ad 	.word	0x080072ad
 80071e0:	080072ad 	.word	0x080072ad
 80071e4:	080072ad 	.word	0x080072ad
 80071e8:	080072ad 	.word	0x080072ad
 80071ec:	080072ad 	.word	0x080072ad
 80071f0:	08007281 	.word	0x08007281
 80071f4:	080072ad 	.word	0x080072ad
 80071f8:	080072ad 	.word	0x080072ad
 80071fc:	080072ad 	.word	0x080072ad
 8007200:	080072ad 	.word	0x080072ad
 8007204:	080072ad 	.word	0x080072ad
 8007208:	080072ad 	.word	0x080072ad
 800720c:	080072ad 	.word	0x080072ad
 8007210:	08007297 	.word	0x08007297
 8007214:	080072ad 	.word	0x080072ad
 8007218:	080072ad 	.word	0x080072ad
 800721c:	080072ad 	.word	0x080072ad
 8007220:	080072ad 	.word	0x080072ad
 8007224:	080072ad 	.word	0x080072ad
 8007228:	080072ad 	.word	0x080072ad
 800722c:	080072ad 	.word	0x080072ad
 8007230:	080072b5 	.word	0x080072b5
 8007234:	080072ad 	.word	0x080072ad
 8007238:	080072ad 	.word	0x080072ad
 800723c:	080072ad 	.word	0x080072ad
 8007240:	080072ad 	.word	0x080072ad
 8007244:	080072ad 	.word	0x080072ad
 8007248:	080072ad 	.word	0x080072ad
 800724c:	080072ad 	.word	0x080072ad
 8007250:	080072b5 	.word	0x080072b5
 8007254:	080072ad 	.word	0x080072ad
 8007258:	080072ad 	.word	0x080072ad
 800725c:	080072ad 	.word	0x080072ad
 8007260:	080072ad 	.word	0x080072ad
 8007264:	080072ad 	.word	0x080072ad
 8007268:	080072ad 	.word	0x080072ad
 800726c:	080072ad 	.word	0x080072ad
 8007270:	080072b5 	.word	0x080072b5
 8007274:	58024400 	.word	0x58024400
 8007278:	58024800 	.word	0x58024800
 800727c:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007280:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007284:	3308      	adds	r3, #8
 8007286:	2101      	movs	r1, #1
 8007288:	4618      	mov	r0, r3
 800728a:	f001 fdcb 	bl	8008e24 <RCCEx_PLL2_Config>
 800728e:	4603      	mov	r3, r0
 8007290:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8007294:	e00f      	b.n	80072b6 <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007296:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800729a:	3328      	adds	r3, #40	@ 0x28
 800729c:	2101      	movs	r1, #1
 800729e:	4618      	mov	r0, r3
 80072a0:	f001 fe72 	bl	8008f88 <RCCEx_PLL3_Config>
 80072a4:	4603      	mov	r3, r0
 80072a6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80072aa:	e004      	b.n	80072b6 <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80072ac:	2301      	movs	r3, #1
 80072ae:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80072b2:	e000      	b.n	80072b6 <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 80072b4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80072b6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d10a      	bne.n	80072d4 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80072be:	4bbf      	ldr	r3, [pc, #764]	@ (80075bc <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80072c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80072c2:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80072c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80072ca:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80072cc:	4abb      	ldr	r2, [pc, #748]	@ (80075bc <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80072ce:	430b      	orrs	r3, r1
 80072d0:	6553      	str	r3, [r2, #84]	@ 0x54
 80072d2:	e003      	b.n	80072dc <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80072d4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80072d8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80072dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80072e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072e4:	f002 0302 	and.w	r3, r2, #2
 80072e8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80072ec:	2300      	movs	r3, #0
 80072ee:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80072f2:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80072f6:	460b      	mov	r3, r1
 80072f8:	4313      	orrs	r3, r2
 80072fa:	d041      	beq.n	8007380 <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 80072fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007300:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007302:	2b05      	cmp	r3, #5
 8007304:	d824      	bhi.n	8007350 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 8007306:	a201      	add	r2, pc, #4	@ (adr r2, 800730c <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 8007308:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800730c:	08007359 	.word	0x08007359
 8007310:	08007325 	.word	0x08007325
 8007314:	0800733b 	.word	0x0800733b
 8007318:	08007359 	.word	0x08007359
 800731c:	08007359 	.word	0x08007359
 8007320:	08007359 	.word	0x08007359
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007324:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007328:	3308      	adds	r3, #8
 800732a:	2101      	movs	r1, #1
 800732c:	4618      	mov	r0, r3
 800732e:	f001 fd79 	bl	8008e24 <RCCEx_PLL2_Config>
 8007332:	4603      	mov	r3, r0
 8007334:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8007338:	e00f      	b.n	800735a <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800733a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800733e:	3328      	adds	r3, #40	@ 0x28
 8007340:	2101      	movs	r1, #1
 8007342:	4618      	mov	r0, r3
 8007344:	f001 fe20 	bl	8008f88 <RCCEx_PLL3_Config>
 8007348:	4603      	mov	r3, r0
 800734a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800734e:	e004      	b.n	800735a <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007350:	2301      	movs	r3, #1
 8007352:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007356:	e000      	b.n	800735a <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 8007358:	bf00      	nop
    }

    if (ret == HAL_OK)
 800735a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800735e:	2b00      	cmp	r3, #0
 8007360:	d10a      	bne.n	8007378 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8007362:	4b96      	ldr	r3, [pc, #600]	@ (80075bc <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007364:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007366:	f023 0107 	bic.w	r1, r3, #7
 800736a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800736e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007370:	4a92      	ldr	r2, [pc, #584]	@ (80075bc <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007372:	430b      	orrs	r3, r1
 8007374:	6553      	str	r3, [r2, #84]	@ 0x54
 8007376:	e003      	b.n	8007380 <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007378:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800737c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007380:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007384:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007388:	f002 0304 	and.w	r3, r2, #4
 800738c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007390:	2300      	movs	r3, #0
 8007392:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007396:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800739a:	460b      	mov	r3, r1
 800739c:	4313      	orrs	r3, r2
 800739e:	d044      	beq.n	800742a <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 80073a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80073a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80073a8:	2b05      	cmp	r3, #5
 80073aa:	d825      	bhi.n	80073f8 <HAL_RCCEx_PeriphCLKConfig+0xad8>
 80073ac:	a201      	add	r2, pc, #4	@ (adr r2, 80073b4 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 80073ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073b2:	bf00      	nop
 80073b4:	08007401 	.word	0x08007401
 80073b8:	080073cd 	.word	0x080073cd
 80073bc:	080073e3 	.word	0x080073e3
 80073c0:	08007401 	.word	0x08007401
 80073c4:	08007401 	.word	0x08007401
 80073c8:	08007401 	.word	0x08007401
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80073cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80073d0:	3308      	adds	r3, #8
 80073d2:	2101      	movs	r1, #1
 80073d4:	4618      	mov	r0, r3
 80073d6:	f001 fd25 	bl	8008e24 <RCCEx_PLL2_Config>
 80073da:	4603      	mov	r3, r0
 80073dc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80073e0:	e00f      	b.n	8007402 <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80073e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80073e6:	3328      	adds	r3, #40	@ 0x28
 80073e8:	2101      	movs	r1, #1
 80073ea:	4618      	mov	r0, r3
 80073ec:	f001 fdcc 	bl	8008f88 <RCCEx_PLL3_Config>
 80073f0:	4603      	mov	r3, r0
 80073f2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80073f6:	e004      	b.n	8007402 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80073f8:	2301      	movs	r3, #1
 80073fa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80073fe:	e000      	b.n	8007402 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 8007400:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007402:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007406:	2b00      	cmp	r3, #0
 8007408:	d10b      	bne.n	8007422 <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800740a:	4b6c      	ldr	r3, [pc, #432]	@ (80075bc <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800740c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800740e:	f023 0107 	bic.w	r1, r3, #7
 8007412:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007416:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800741a:	4a68      	ldr	r2, [pc, #416]	@ (80075bc <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800741c:	430b      	orrs	r3, r1
 800741e:	6593      	str	r3, [r2, #88]	@ 0x58
 8007420:	e003      	b.n	800742a <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007422:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007426:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800742a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800742e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007432:	f002 0320 	and.w	r3, r2, #32
 8007436:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800743a:	2300      	movs	r3, #0
 800743c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8007440:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8007444:	460b      	mov	r3, r1
 8007446:	4313      	orrs	r3, r2
 8007448:	d055      	beq.n	80074f6 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800744a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800744e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007452:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007456:	d033      	beq.n	80074c0 <HAL_RCCEx_PeriphCLKConfig+0xba0>
 8007458:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800745c:	d82c      	bhi.n	80074b8 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800745e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007462:	d02f      	beq.n	80074c4 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 8007464:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007468:	d826      	bhi.n	80074b8 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800746a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800746e:	d02b      	beq.n	80074c8 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 8007470:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007474:	d820      	bhi.n	80074b8 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8007476:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800747a:	d012      	beq.n	80074a2 <HAL_RCCEx_PeriphCLKConfig+0xb82>
 800747c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007480:	d81a      	bhi.n	80074b8 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8007482:	2b00      	cmp	r3, #0
 8007484:	d022      	beq.n	80074cc <HAL_RCCEx_PeriphCLKConfig+0xbac>
 8007486:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800748a:	d115      	bne.n	80074b8 <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800748c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007490:	3308      	adds	r3, #8
 8007492:	2100      	movs	r1, #0
 8007494:	4618      	mov	r0, r3
 8007496:	f001 fcc5 	bl	8008e24 <RCCEx_PLL2_Config>
 800749a:	4603      	mov	r3, r0
 800749c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80074a0:	e015      	b.n	80074ce <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80074a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80074a6:	3328      	adds	r3, #40	@ 0x28
 80074a8:	2102      	movs	r1, #2
 80074aa:	4618      	mov	r0, r3
 80074ac:	f001 fd6c 	bl	8008f88 <RCCEx_PLL3_Config>
 80074b0:	4603      	mov	r3, r0
 80074b2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80074b6:	e00a      	b.n	80074ce <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80074b8:	2301      	movs	r3, #1
 80074ba:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80074be:	e006      	b.n	80074ce <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80074c0:	bf00      	nop
 80074c2:	e004      	b.n	80074ce <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80074c4:	bf00      	nop
 80074c6:	e002      	b.n	80074ce <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80074c8:	bf00      	nop
 80074ca:	e000      	b.n	80074ce <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80074cc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80074ce:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d10b      	bne.n	80074ee <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80074d6:	4b39      	ldr	r3, [pc, #228]	@ (80075bc <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80074d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80074da:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80074de:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80074e2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80074e6:	4a35      	ldr	r2, [pc, #212]	@ (80075bc <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80074e8:	430b      	orrs	r3, r1
 80074ea:	6553      	str	r3, [r2, #84]	@ 0x54
 80074ec:	e003      	b.n	80074f6 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80074ee:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80074f2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80074f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80074fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074fe:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8007502:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007506:	2300      	movs	r3, #0
 8007508:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800750c:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8007510:	460b      	mov	r3, r1
 8007512:	4313      	orrs	r3, r2
 8007514:	d058      	beq.n	80075c8 <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8007516:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800751a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800751e:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8007522:	d033      	beq.n	800758c <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 8007524:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8007528:	d82c      	bhi.n	8007584 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800752a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800752e:	d02f      	beq.n	8007590 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 8007530:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007534:	d826      	bhi.n	8007584 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8007536:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800753a:	d02b      	beq.n	8007594 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 800753c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007540:	d820      	bhi.n	8007584 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8007542:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007546:	d012      	beq.n	800756e <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 8007548:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800754c:	d81a      	bhi.n	8007584 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800754e:	2b00      	cmp	r3, #0
 8007550:	d022      	beq.n	8007598 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 8007552:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007556:	d115      	bne.n	8007584 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007558:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800755c:	3308      	adds	r3, #8
 800755e:	2100      	movs	r1, #0
 8007560:	4618      	mov	r0, r3
 8007562:	f001 fc5f 	bl	8008e24 <RCCEx_PLL2_Config>
 8007566:	4603      	mov	r3, r0
 8007568:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800756c:	e015      	b.n	800759a <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800756e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007572:	3328      	adds	r3, #40	@ 0x28
 8007574:	2102      	movs	r1, #2
 8007576:	4618      	mov	r0, r3
 8007578:	f001 fd06 	bl	8008f88 <RCCEx_PLL3_Config>
 800757c:	4603      	mov	r3, r0
 800757e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8007582:	e00a      	b.n	800759a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007584:	2301      	movs	r3, #1
 8007586:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800758a:	e006      	b.n	800759a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800758c:	bf00      	nop
 800758e:	e004      	b.n	800759a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8007590:	bf00      	nop
 8007592:	e002      	b.n	800759a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8007594:	bf00      	nop
 8007596:	e000      	b.n	800759a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8007598:	bf00      	nop
    }

    if (ret == HAL_OK)
 800759a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d10e      	bne.n	80075c0 <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80075a2:	4b06      	ldr	r3, [pc, #24]	@ (80075bc <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80075a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80075a6:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 80075aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80075ae:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80075b2:	4a02      	ldr	r2, [pc, #8]	@ (80075bc <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80075b4:	430b      	orrs	r3, r1
 80075b6:	6593      	str	r3, [r2, #88]	@ 0x58
 80075b8:	e006      	b.n	80075c8 <HAL_RCCEx_PeriphCLKConfig+0xca8>
 80075ba:	bf00      	nop
 80075bc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80075c0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80075c4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80075c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80075cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075d0:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80075d4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80075d8:	2300      	movs	r3, #0
 80075da:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80075de:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80075e2:	460b      	mov	r3, r1
 80075e4:	4313      	orrs	r3, r2
 80075e6:	d055      	beq.n	8007694 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80075e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80075ec:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80075f0:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80075f4:	d033      	beq.n	800765e <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 80075f6:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80075fa:	d82c      	bhi.n	8007656 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80075fc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007600:	d02f      	beq.n	8007662 <HAL_RCCEx_PeriphCLKConfig+0xd42>
 8007602:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007606:	d826      	bhi.n	8007656 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8007608:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800760c:	d02b      	beq.n	8007666 <HAL_RCCEx_PeriphCLKConfig+0xd46>
 800760e:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8007612:	d820      	bhi.n	8007656 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8007614:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007618:	d012      	beq.n	8007640 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 800761a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800761e:	d81a      	bhi.n	8007656 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8007620:	2b00      	cmp	r3, #0
 8007622:	d022      	beq.n	800766a <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 8007624:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007628:	d115      	bne.n	8007656 <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800762a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800762e:	3308      	adds	r3, #8
 8007630:	2100      	movs	r1, #0
 8007632:	4618      	mov	r0, r3
 8007634:	f001 fbf6 	bl	8008e24 <RCCEx_PLL2_Config>
 8007638:	4603      	mov	r3, r0
 800763a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800763e:	e015      	b.n	800766c <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007640:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007644:	3328      	adds	r3, #40	@ 0x28
 8007646:	2102      	movs	r1, #2
 8007648:	4618      	mov	r0, r3
 800764a:	f001 fc9d 	bl	8008f88 <RCCEx_PLL3_Config>
 800764e:	4603      	mov	r3, r0
 8007650:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8007654:	e00a      	b.n	800766c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007656:	2301      	movs	r3, #1
 8007658:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800765c:	e006      	b.n	800766c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800765e:	bf00      	nop
 8007660:	e004      	b.n	800766c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8007662:	bf00      	nop
 8007664:	e002      	b.n	800766c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8007666:	bf00      	nop
 8007668:	e000      	b.n	800766c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800766a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800766c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007670:	2b00      	cmp	r3, #0
 8007672:	d10b      	bne.n	800768c <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8007674:	4ba0      	ldr	r3, [pc, #640]	@ (80078f8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007676:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007678:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800767c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007680:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007684:	4a9c      	ldr	r2, [pc, #624]	@ (80078f8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007686:	430b      	orrs	r3, r1
 8007688:	6593      	str	r3, [r2, #88]	@ 0x58
 800768a:	e003      	b.n	8007694 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800768c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007690:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 8007694:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007698:	e9d3 2300 	ldrd	r2, r3, [r3]
 800769c:	f002 0308 	and.w	r3, r2, #8
 80076a0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80076a4:	2300      	movs	r3, #0
 80076a6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80076aa:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80076ae:	460b      	mov	r3, r1
 80076b0:	4313      	orrs	r3, r2
 80076b2:	d01e      	beq.n	80076f2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 80076b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80076b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80076bc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80076c0:	d10c      	bne.n	80076dc <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80076c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80076c6:	3328      	adds	r3, #40	@ 0x28
 80076c8:	2102      	movs	r1, #2
 80076ca:	4618      	mov	r0, r3
 80076cc:	f001 fc5c 	bl	8008f88 <RCCEx_PLL3_Config>
 80076d0:	4603      	mov	r3, r0
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d002      	beq.n	80076dc <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 80076d6:	2301      	movs	r3, #1
 80076d8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 80076dc:	4b86      	ldr	r3, [pc, #536]	@ (80078f8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80076de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80076e0:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80076e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80076e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80076ec:	4a82      	ldr	r2, [pc, #520]	@ (80078f8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80076ee:	430b      	orrs	r3, r1
 80076f0:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80076f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80076f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076fa:	f002 0310 	and.w	r3, r2, #16
 80076fe:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007702:	2300      	movs	r3, #0
 8007704:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007708:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800770c:	460b      	mov	r3, r1
 800770e:	4313      	orrs	r3, r2
 8007710:	d01e      	beq.n	8007750 <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8007712:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007716:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800771a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800771e:	d10c      	bne.n	800773a <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007720:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007724:	3328      	adds	r3, #40	@ 0x28
 8007726:	2102      	movs	r1, #2
 8007728:	4618      	mov	r0, r3
 800772a:	f001 fc2d 	bl	8008f88 <RCCEx_PLL3_Config>
 800772e:	4603      	mov	r3, r0
 8007730:	2b00      	cmp	r3, #0
 8007732:	d002      	beq.n	800773a <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 8007734:	2301      	movs	r3, #1
 8007736:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800773a:	4b6f      	ldr	r3, [pc, #444]	@ (80078f8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800773c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800773e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8007742:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007746:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800774a:	4a6b      	ldr	r2, [pc, #428]	@ (80078f8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800774c:	430b      	orrs	r3, r1
 800774e:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007750:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007754:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007758:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800775c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800775e:	2300      	movs	r3, #0
 8007760:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007762:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8007766:	460b      	mov	r3, r1
 8007768:	4313      	orrs	r3, r2
 800776a:	d03e      	beq.n	80077ea <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800776c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007770:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007774:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007778:	d022      	beq.n	80077c0 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 800777a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800777e:	d81b      	bhi.n	80077b8 <HAL_RCCEx_PeriphCLKConfig+0xe98>
 8007780:	2b00      	cmp	r3, #0
 8007782:	d003      	beq.n	800778c <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 8007784:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007788:	d00b      	beq.n	80077a2 <HAL_RCCEx_PeriphCLKConfig+0xe82>
 800778a:	e015      	b.n	80077b8 <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800778c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007790:	3308      	adds	r3, #8
 8007792:	2100      	movs	r1, #0
 8007794:	4618      	mov	r0, r3
 8007796:	f001 fb45 	bl	8008e24 <RCCEx_PLL2_Config>
 800779a:	4603      	mov	r3, r0
 800779c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 80077a0:	e00f      	b.n	80077c2 <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80077a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80077a6:	3328      	adds	r3, #40	@ 0x28
 80077a8:	2102      	movs	r1, #2
 80077aa:	4618      	mov	r0, r3
 80077ac:	f001 fbec 	bl	8008f88 <RCCEx_PLL3_Config>
 80077b0:	4603      	mov	r3, r0
 80077b2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 80077b6:	e004      	b.n	80077c2 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80077b8:	2301      	movs	r3, #1
 80077ba:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80077be:	e000      	b.n	80077c2 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 80077c0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80077c2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d10b      	bne.n	80077e2 <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80077ca:	4b4b      	ldr	r3, [pc, #300]	@ (80078f8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80077cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80077ce:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80077d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80077d6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80077da:	4a47      	ldr	r2, [pc, #284]	@ (80078f8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80077dc:	430b      	orrs	r3, r1
 80077de:	6593      	str	r3, [r2, #88]	@ 0x58
 80077e0:	e003      	b.n	80077ea <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80077e2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80077e6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80077ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80077ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077f2:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80077f6:	673b      	str	r3, [r7, #112]	@ 0x70
 80077f8:	2300      	movs	r3, #0
 80077fa:	677b      	str	r3, [r7, #116]	@ 0x74
 80077fc:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8007800:	460b      	mov	r3, r1
 8007802:	4313      	orrs	r3, r2
 8007804:	d03b      	beq.n	800787e <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8007806:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800780a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800780e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007812:	d01f      	beq.n	8007854 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 8007814:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007818:	d818      	bhi.n	800784c <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 800781a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800781e:	d003      	beq.n	8007828 <HAL_RCCEx_PeriphCLKConfig+0xf08>
 8007820:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007824:	d007      	beq.n	8007836 <HAL_RCCEx_PeriphCLKConfig+0xf16>
 8007826:	e011      	b.n	800784c <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007828:	4b33      	ldr	r3, [pc, #204]	@ (80078f8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800782a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800782c:	4a32      	ldr	r2, [pc, #200]	@ (80078f8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800782e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007832:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8007834:	e00f      	b.n	8007856 <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007836:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800783a:	3328      	adds	r3, #40	@ 0x28
 800783c:	2101      	movs	r1, #1
 800783e:	4618      	mov	r0, r3
 8007840:	f001 fba2 	bl	8008f88 <RCCEx_PLL3_Config>
 8007844:	4603      	mov	r3, r0
 8007846:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 800784a:	e004      	b.n	8007856 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800784c:	2301      	movs	r3, #1
 800784e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007852:	e000      	b.n	8007856 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 8007854:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007856:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800785a:	2b00      	cmp	r3, #0
 800785c:	d10b      	bne.n	8007876 <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800785e:	4b26      	ldr	r3, [pc, #152]	@ (80078f8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007860:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007862:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8007866:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800786a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800786e:	4a22      	ldr	r2, [pc, #136]	@ (80078f8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007870:	430b      	orrs	r3, r1
 8007872:	6553      	str	r3, [r2, #84]	@ 0x54
 8007874:	e003      	b.n	800787e <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007876:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800787a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800787e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007882:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007886:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800788a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800788c:	2300      	movs	r3, #0
 800788e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007890:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8007894:	460b      	mov	r3, r1
 8007896:	4313      	orrs	r3, r2
 8007898:	d034      	beq.n	8007904 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800789a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800789e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	d003      	beq.n	80078ac <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 80078a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80078a8:	d007      	beq.n	80078ba <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 80078aa:	e011      	b.n	80078d0 <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80078ac:	4b12      	ldr	r3, [pc, #72]	@ (80078f8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80078ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078b0:	4a11      	ldr	r2, [pc, #68]	@ (80078f8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80078b2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80078b6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80078b8:	e00e      	b.n	80078d8 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80078ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80078be:	3308      	adds	r3, #8
 80078c0:	2102      	movs	r1, #2
 80078c2:	4618      	mov	r0, r3
 80078c4:	f001 faae 	bl	8008e24 <RCCEx_PLL2_Config>
 80078c8:	4603      	mov	r3, r0
 80078ca:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80078ce:	e003      	b.n	80078d8 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 80078d0:	2301      	movs	r3, #1
 80078d2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80078d6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80078d8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d10d      	bne.n	80078fc <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80078e0:	4b05      	ldr	r3, [pc, #20]	@ (80078f8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80078e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80078e4:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80078e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80078ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80078ee:	4a02      	ldr	r2, [pc, #8]	@ (80078f8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80078f0:	430b      	orrs	r3, r1
 80078f2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80078f4:	e006      	b.n	8007904 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 80078f6:	bf00      	nop
 80078f8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80078fc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007900:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8007904:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007908:	e9d3 2300 	ldrd	r2, r3, [r3]
 800790c:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8007910:	663b      	str	r3, [r7, #96]	@ 0x60
 8007912:	2300      	movs	r3, #0
 8007914:	667b      	str	r3, [r7, #100]	@ 0x64
 8007916:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800791a:	460b      	mov	r3, r1
 800791c:	4313      	orrs	r3, r2
 800791e:	d00c      	beq.n	800793a <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007920:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007924:	3328      	adds	r3, #40	@ 0x28
 8007926:	2102      	movs	r1, #2
 8007928:	4618      	mov	r0, r3
 800792a:	f001 fb2d 	bl	8008f88 <RCCEx_PLL3_Config>
 800792e:	4603      	mov	r3, r0
 8007930:	2b00      	cmp	r3, #0
 8007932:	d002      	beq.n	800793a <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 8007934:	2301      	movs	r3, #1
 8007936:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800793a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800793e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007942:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8007946:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007948:	2300      	movs	r3, #0
 800794a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800794c:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8007950:	460b      	mov	r3, r1
 8007952:	4313      	orrs	r3, r2
 8007954:	d036      	beq.n	80079c4 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 8007956:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800795a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800795c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007960:	d018      	beq.n	8007994 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 8007962:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007966:	d811      	bhi.n	800798c <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8007968:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800796c:	d014      	beq.n	8007998 <HAL_RCCEx_PeriphCLKConfig+0x1078>
 800796e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007972:	d80b      	bhi.n	800798c <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8007974:	2b00      	cmp	r3, #0
 8007976:	d011      	beq.n	800799c <HAL_RCCEx_PeriphCLKConfig+0x107c>
 8007978:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800797c:	d106      	bne.n	800798c <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800797e:	4bb7      	ldr	r3, [pc, #732]	@ (8007c5c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007980:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007982:	4ab6      	ldr	r2, [pc, #728]	@ (8007c5c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007984:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007988:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800798a:	e008      	b.n	800799e <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800798c:	2301      	movs	r3, #1
 800798e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007992:	e004      	b.n	800799e <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8007994:	bf00      	nop
 8007996:	e002      	b.n	800799e <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8007998:	bf00      	nop
 800799a:	e000      	b.n	800799e <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800799c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800799e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d10a      	bne.n	80079bc <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80079a6:	4bad      	ldr	r3, [pc, #692]	@ (8007c5c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80079a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80079aa:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80079ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80079b2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80079b4:	4aa9      	ldr	r2, [pc, #676]	@ (8007c5c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80079b6:	430b      	orrs	r3, r1
 80079b8:	6553      	str	r3, [r2, #84]	@ 0x54
 80079ba:	e003      	b.n	80079c4 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80079bc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80079c0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80079c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80079c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079cc:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80079d0:	653b      	str	r3, [r7, #80]	@ 0x50
 80079d2:	2300      	movs	r3, #0
 80079d4:	657b      	str	r3, [r7, #84]	@ 0x54
 80079d6:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80079da:	460b      	mov	r3, r1
 80079dc:	4313      	orrs	r3, r2
 80079de:	d009      	beq.n	80079f4 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80079e0:	4b9e      	ldr	r3, [pc, #632]	@ (8007c5c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80079e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80079e4:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80079e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80079ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80079ee:	4a9b      	ldr	r2, [pc, #620]	@ (8007c5c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80079f0:	430b      	orrs	r3, r1
 80079f2:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80079f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80079f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079fc:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8007a00:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007a02:	2300      	movs	r3, #0
 8007a04:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007a06:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8007a0a:	460b      	mov	r3, r1
 8007a0c:	4313      	orrs	r3, r2
 8007a0e:	d009      	beq.n	8007a24 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007a10:	4b92      	ldr	r3, [pc, #584]	@ (8007c5c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007a12:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007a14:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8007a18:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a1c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007a1e:	4a8f      	ldr	r2, [pc, #572]	@ (8007c5c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007a20:	430b      	orrs	r3, r1
 8007a22:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8007a24:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a2c:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8007a30:	643b      	str	r3, [r7, #64]	@ 0x40
 8007a32:	2300      	movs	r3, #0
 8007a34:	647b      	str	r3, [r7, #68]	@ 0x44
 8007a36:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8007a3a:	460b      	mov	r3, r1
 8007a3c:	4313      	orrs	r3, r2
 8007a3e:	d00e      	beq.n	8007a5e <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007a40:	4b86      	ldr	r3, [pc, #536]	@ (8007c5c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007a42:	691b      	ldr	r3, [r3, #16]
 8007a44:	4a85      	ldr	r2, [pc, #532]	@ (8007c5c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007a46:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007a4a:	6113      	str	r3, [r2, #16]
 8007a4c:	4b83      	ldr	r3, [pc, #524]	@ (8007c5c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007a4e:	6919      	ldr	r1, [r3, #16]
 8007a50:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a54:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007a58:	4a80      	ldr	r2, [pc, #512]	@ (8007c5c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007a5a:	430b      	orrs	r3, r1
 8007a5c:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8007a5e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a66:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8007a6a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007a6c:	2300      	movs	r3, #0
 8007a6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007a70:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8007a74:	460b      	mov	r3, r1
 8007a76:	4313      	orrs	r3, r2
 8007a78:	d009      	beq.n	8007a8e <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8007a7a:	4b78      	ldr	r3, [pc, #480]	@ (8007c5c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007a7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007a7e:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8007a82:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007a88:	4a74      	ldr	r2, [pc, #464]	@ (8007c5c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007a8a:	430b      	orrs	r3, r1
 8007a8c:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8007a8e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a96:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8007a9a:	633b      	str	r3, [r7, #48]	@ 0x30
 8007a9c:	2300      	movs	r3, #0
 8007a9e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007aa0:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8007aa4:	460b      	mov	r3, r1
 8007aa6:	4313      	orrs	r3, r2
 8007aa8:	d00a      	beq.n	8007ac0 <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8007aaa:	4b6c      	ldr	r3, [pc, #432]	@ (8007c5c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007aac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007aae:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8007ab2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ab6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007aba:	4a68      	ldr	r2, [pc, #416]	@ (8007c5c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007abc:	430b      	orrs	r3, r1
 8007abe:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8007ac0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ac4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ac8:	2100      	movs	r1, #0
 8007aca:	62b9      	str	r1, [r7, #40]	@ 0x28
 8007acc:	f003 0301 	and.w	r3, r3, #1
 8007ad0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007ad2:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8007ad6:	460b      	mov	r3, r1
 8007ad8:	4313      	orrs	r3, r2
 8007ada:	d011      	beq.n	8007b00 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007adc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ae0:	3308      	adds	r3, #8
 8007ae2:	2100      	movs	r1, #0
 8007ae4:	4618      	mov	r0, r3
 8007ae6:	f001 f99d 	bl	8008e24 <RCCEx_PLL2_Config>
 8007aea:	4603      	mov	r3, r0
 8007aec:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8007af0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d003      	beq.n	8007b00 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007af8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007afc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8007b00:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b08:	2100      	movs	r1, #0
 8007b0a:	6239      	str	r1, [r7, #32]
 8007b0c:	f003 0302 	and.w	r3, r3, #2
 8007b10:	627b      	str	r3, [r7, #36]	@ 0x24
 8007b12:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8007b16:	460b      	mov	r3, r1
 8007b18:	4313      	orrs	r3, r2
 8007b1a:	d011      	beq.n	8007b40 <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007b1c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b20:	3308      	adds	r3, #8
 8007b22:	2101      	movs	r1, #1
 8007b24:	4618      	mov	r0, r3
 8007b26:	f001 f97d 	bl	8008e24 <RCCEx_PLL2_Config>
 8007b2a:	4603      	mov	r3, r0
 8007b2c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8007b30:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d003      	beq.n	8007b40 <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007b38:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007b3c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8007b40:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b48:	2100      	movs	r1, #0
 8007b4a:	61b9      	str	r1, [r7, #24]
 8007b4c:	f003 0304 	and.w	r3, r3, #4
 8007b50:	61fb      	str	r3, [r7, #28]
 8007b52:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8007b56:	460b      	mov	r3, r1
 8007b58:	4313      	orrs	r3, r2
 8007b5a:	d011      	beq.n	8007b80 <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007b5c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b60:	3308      	adds	r3, #8
 8007b62:	2102      	movs	r1, #2
 8007b64:	4618      	mov	r0, r3
 8007b66:	f001 f95d 	bl	8008e24 <RCCEx_PLL2_Config>
 8007b6a:	4603      	mov	r3, r0
 8007b6c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8007b70:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d003      	beq.n	8007b80 <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007b78:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007b7c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8007b80:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b88:	2100      	movs	r1, #0
 8007b8a:	6139      	str	r1, [r7, #16]
 8007b8c:	f003 0308 	and.w	r3, r3, #8
 8007b90:	617b      	str	r3, [r7, #20]
 8007b92:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8007b96:	460b      	mov	r3, r1
 8007b98:	4313      	orrs	r3, r2
 8007b9a:	d011      	beq.n	8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007b9c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ba0:	3328      	adds	r3, #40	@ 0x28
 8007ba2:	2100      	movs	r1, #0
 8007ba4:	4618      	mov	r0, r3
 8007ba6:	f001 f9ef 	bl	8008f88 <RCCEx_PLL3_Config>
 8007baa:	4603      	mov	r3, r0
 8007bac:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 8007bb0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d003      	beq.n	8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007bb8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007bbc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8007bc0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007bc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bc8:	2100      	movs	r1, #0
 8007bca:	60b9      	str	r1, [r7, #8]
 8007bcc:	f003 0310 	and.w	r3, r3, #16
 8007bd0:	60fb      	str	r3, [r7, #12]
 8007bd2:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8007bd6:	460b      	mov	r3, r1
 8007bd8:	4313      	orrs	r3, r2
 8007bda:	d011      	beq.n	8007c00 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007bdc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007be0:	3328      	adds	r3, #40	@ 0x28
 8007be2:	2101      	movs	r1, #1
 8007be4:	4618      	mov	r0, r3
 8007be6:	f001 f9cf 	bl	8008f88 <RCCEx_PLL3_Config>
 8007bea:	4603      	mov	r3, r0
 8007bec:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8007bf0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	d003      	beq.n	8007c00 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007bf8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007bfc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8007c00:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c08:	2100      	movs	r1, #0
 8007c0a:	6039      	str	r1, [r7, #0]
 8007c0c:	f003 0320 	and.w	r3, r3, #32
 8007c10:	607b      	str	r3, [r7, #4]
 8007c12:	e9d7 1200 	ldrd	r1, r2, [r7]
 8007c16:	460b      	mov	r3, r1
 8007c18:	4313      	orrs	r3, r2
 8007c1a:	d011      	beq.n	8007c40 <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007c1c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c20:	3328      	adds	r3, #40	@ 0x28
 8007c22:	2102      	movs	r1, #2
 8007c24:	4618      	mov	r0, r3
 8007c26:	f001 f9af 	bl	8008f88 <RCCEx_PLL3_Config>
 8007c2a:	4603      	mov	r3, r0
 8007c2c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8007c30:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	d003      	beq.n	8007c40 <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007c38:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007c3c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 8007c40:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	d101      	bne.n	8007c4c <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 8007c48:	2300      	movs	r3, #0
 8007c4a:	e000      	b.n	8007c4e <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 8007c4c:	2301      	movs	r3, #1
}
 8007c4e:	4618      	mov	r0, r3
 8007c50:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8007c54:	46bd      	mov	sp, r7
 8007c56:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007c5a:	bf00      	nop
 8007c5c:	58024400 	.word	0x58024400

08007c60 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8007c60:	b580      	push	{r7, lr}
 8007c62:	b090      	sub	sp, #64	@ 0x40
 8007c64:	af00      	add	r7, sp, #0
 8007c66:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8007c6a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007c6e:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 8007c72:	430b      	orrs	r3, r1
 8007c74:	f040 8094 	bne.w	8007da0 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8007c78:	4b9b      	ldr	r3, [pc, #620]	@ (8007ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8007c7a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007c7c:	f003 0307 	and.w	r3, r3, #7
 8007c80:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8007c82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c84:	2b04      	cmp	r3, #4
 8007c86:	f200 8087 	bhi.w	8007d98 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 8007c8a:	a201      	add	r2, pc, #4	@ (adr r2, 8007c90 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8007c8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c90:	08007ca5 	.word	0x08007ca5
 8007c94:	08007ccd 	.word	0x08007ccd
 8007c98:	08007cf5 	.word	0x08007cf5
 8007c9c:	08007d91 	.word	0x08007d91
 8007ca0:	08007d1d 	.word	0x08007d1d
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007ca4:	4b90      	ldr	r3, [pc, #576]	@ (8007ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007cac:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007cb0:	d108      	bne.n	8007cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007cb2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007cb6:	4618      	mov	r0, r3
 8007cb8:	f000 ff62 	bl	8008b80 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007cbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007cbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007cc0:	f000 bc93 	b.w	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8007cc4:	2300      	movs	r3, #0
 8007cc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007cc8:	f000 bc8f 	b.w	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007ccc:	4b86      	ldr	r3, [pc, #536]	@ (8007ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007cd4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007cd8:	d108      	bne.n	8007cec <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007cda:	f107 0318 	add.w	r3, r7, #24
 8007cde:	4618      	mov	r0, r3
 8007ce0:	f000 fca6 	bl	8008630 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8007ce4:	69bb      	ldr	r3, [r7, #24]
 8007ce6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007ce8:	f000 bc7f 	b.w	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8007cec:	2300      	movs	r3, #0
 8007cee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007cf0:	f000 bc7b 	b.w	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007cf4:	4b7c      	ldr	r3, [pc, #496]	@ (8007ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007cfc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007d00:	d108      	bne.n	8007d14 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007d02:	f107 030c 	add.w	r3, r7, #12
 8007d06:	4618      	mov	r0, r3
 8007d08:	f000 fde6 	bl	80088d8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007d10:	f000 bc6b 	b.w	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8007d14:	2300      	movs	r3, #0
 8007d16:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007d18:	f000 bc67 	b.w	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007d1c:	4b72      	ldr	r3, [pc, #456]	@ (8007ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8007d1e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007d20:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8007d24:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007d26:	4b70      	ldr	r3, [pc, #448]	@ (8007ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	f003 0304 	and.w	r3, r3, #4
 8007d2e:	2b04      	cmp	r3, #4
 8007d30:	d10c      	bne.n	8007d4c <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8007d32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d109      	bne.n	8007d4c <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007d38:	4b6b      	ldr	r3, [pc, #428]	@ (8007ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	08db      	lsrs	r3, r3, #3
 8007d3e:	f003 0303 	and.w	r3, r3, #3
 8007d42:	4a6a      	ldr	r2, [pc, #424]	@ (8007eec <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 8007d44:	fa22 f303 	lsr.w	r3, r2, r3
 8007d48:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007d4a:	e01f      	b.n	8007d8c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007d4c:	4b66      	ldr	r3, [pc, #408]	@ (8007ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007d54:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007d58:	d106      	bne.n	8007d68 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 8007d5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d5c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007d60:	d102      	bne.n	8007d68 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8007d62:	4b63      	ldr	r3, [pc, #396]	@ (8007ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8007d64:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007d66:	e011      	b.n	8007d8c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007d68:	4b5f      	ldr	r3, [pc, #380]	@ (8007ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007d70:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007d74:	d106      	bne.n	8007d84 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 8007d76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d78:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007d7c:	d102      	bne.n	8007d84 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8007d7e:	4b5d      	ldr	r3, [pc, #372]	@ (8007ef4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007d80:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007d82:	e003      	b.n	8007d8c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8007d84:	2300      	movs	r3, #0
 8007d86:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8007d88:	f000 bc2f 	b.w	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8007d8c:	f000 bc2d 	b.w	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8007d90:	4b59      	ldr	r3, [pc, #356]	@ (8007ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8007d92:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007d94:	f000 bc29 	b.w	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 8007d98:	2300      	movs	r3, #0
 8007d9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007d9c:	f000 bc25 	b.w	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8007da0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007da4:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8007da8:	430b      	orrs	r3, r1
 8007daa:	f040 80a7 	bne.w	8007efc <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 8007dae:	4b4e      	ldr	r3, [pc, #312]	@ (8007ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8007db0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007db2:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 8007db6:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8007db8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dba:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007dbe:	d054      	beq.n	8007e6a <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 8007dc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dc2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007dc6:	f200 808b 	bhi.w	8007ee0 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 8007dca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dcc:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8007dd0:	f000 8083 	beq.w	8007eda <HAL_RCCEx_GetPeriphCLKFreq+0x27a>
 8007dd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dd6:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8007dda:	f200 8081 	bhi.w	8007ee0 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 8007dde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007de0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007de4:	d02f      	beq.n	8007e46 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8007de6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007de8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007dec:	d878      	bhi.n	8007ee0 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 8007dee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d004      	beq.n	8007dfe <HAL_RCCEx_GetPeriphCLKFreq+0x19e>
 8007df4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007df6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007dfa:	d012      	beq.n	8007e22 <HAL_RCCEx_GetPeriphCLKFreq+0x1c2>
 8007dfc:	e070      	b.n	8007ee0 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007dfe:	4b3a      	ldr	r3, [pc, #232]	@ (8007ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007e06:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007e0a:	d107      	bne.n	8007e1c <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007e0c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007e10:	4618      	mov	r0, r3
 8007e12:	f000 feb5 	bl	8008b80 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007e16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e18:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007e1a:	e3e6      	b.n	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8007e1c:	2300      	movs	r3, #0
 8007e1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007e20:	e3e3      	b.n	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007e22:	4b31      	ldr	r3, [pc, #196]	@ (8007ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007e2a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007e2e:	d107      	bne.n	8007e40 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007e30:	f107 0318 	add.w	r3, r7, #24
 8007e34:	4618      	mov	r0, r3
 8007e36:	f000 fbfb 	bl	8008630 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8007e3a:	69bb      	ldr	r3, [r7, #24]
 8007e3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007e3e:	e3d4      	b.n	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8007e40:	2300      	movs	r3, #0
 8007e42:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007e44:	e3d1      	b.n	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007e46:	4b28      	ldr	r3, [pc, #160]	@ (8007ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007e4e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007e52:	d107      	bne.n	8007e64 <HAL_RCCEx_GetPeriphCLKFreq+0x204>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007e54:	f107 030c 	add.w	r3, r7, #12
 8007e58:	4618      	mov	r0, r3
 8007e5a:	f000 fd3d 	bl	80088d8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007e62:	e3c2      	b.n	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8007e64:	2300      	movs	r3, #0
 8007e66:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007e68:	e3bf      	b.n	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007e6a:	4b1f      	ldr	r3, [pc, #124]	@ (8007ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8007e6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007e6e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8007e72:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007e74:	4b1c      	ldr	r3, [pc, #112]	@ (8007ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	f003 0304 	and.w	r3, r3, #4
 8007e7c:	2b04      	cmp	r3, #4
 8007e7e:	d10c      	bne.n	8007e9a <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
 8007e80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d109      	bne.n	8007e9a <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007e86:	4b18      	ldr	r3, [pc, #96]	@ (8007ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	08db      	lsrs	r3, r3, #3
 8007e8c:	f003 0303 	and.w	r3, r3, #3
 8007e90:	4a16      	ldr	r2, [pc, #88]	@ (8007eec <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 8007e92:	fa22 f303 	lsr.w	r3, r2, r3
 8007e96:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007e98:	e01e      	b.n	8007ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007e9a:	4b13      	ldr	r3, [pc, #76]	@ (8007ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007ea2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007ea6:	d106      	bne.n	8007eb6 <HAL_RCCEx_GetPeriphCLKFreq+0x256>
 8007ea8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007eaa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007eae:	d102      	bne.n	8007eb6 <HAL_RCCEx_GetPeriphCLKFreq+0x256>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8007eb0:	4b0f      	ldr	r3, [pc, #60]	@ (8007ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8007eb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007eb4:	e010      	b.n	8007ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007eb6:	4b0c      	ldr	r3, [pc, #48]	@ (8007ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007ebe:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007ec2:	d106      	bne.n	8007ed2 <HAL_RCCEx_GetPeriphCLKFreq+0x272>
 8007ec4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ec6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007eca:	d102      	bne.n	8007ed2 <HAL_RCCEx_GetPeriphCLKFreq+0x272>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8007ecc:	4b09      	ldr	r3, [pc, #36]	@ (8007ef4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007ece:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007ed0:	e002      	b.n	8007ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8007ed2:	2300      	movs	r3, #0
 8007ed4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8007ed6:	e388      	b.n	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8007ed8:	e387      	b.n	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8007eda:	4b07      	ldr	r3, [pc, #28]	@ (8007ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8007edc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007ede:	e384      	b.n	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 8007ee0:	2300      	movs	r3, #0
 8007ee2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007ee4:	e381      	b.n	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8007ee6:	bf00      	nop
 8007ee8:	58024400 	.word	0x58024400
 8007eec:	03d09000 	.word	0x03d09000
 8007ef0:	003d0900 	.word	0x003d0900
 8007ef4:	016e3600 	.word	0x016e3600
 8007ef8:	00bb8000 	.word	0x00bb8000
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8007efc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007f00:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8007f04:	430b      	orrs	r3, r1
 8007f06:	f040 809c 	bne.w	8008042 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 8007f0a:	4b9e      	ldr	r3, [pc, #632]	@ (8008184 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8007f0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007f0e:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8007f12:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8007f14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f16:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007f1a:	d054      	beq.n	8007fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x366>
 8007f1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f1e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007f22:	f200 808b 	bhi.w	800803c <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 8007f26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f28:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007f2c:	f000 8083 	beq.w	8008036 <HAL_RCCEx_GetPeriphCLKFreq+0x3d6>
 8007f30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f32:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007f36:	f200 8081 	bhi.w	800803c <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 8007f3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f3c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007f40:	d02f      	beq.n	8007fa2 <HAL_RCCEx_GetPeriphCLKFreq+0x342>
 8007f42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f44:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007f48:	d878      	bhi.n	800803c <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 8007f4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	d004      	beq.n	8007f5a <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
 8007f50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f52:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007f56:	d012      	beq.n	8007f7e <HAL_RCCEx_GetPeriphCLKFreq+0x31e>
 8007f58:	e070      	b.n	800803c <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007f5a:	4b8a      	ldr	r3, [pc, #552]	@ (8008184 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007f62:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007f66:	d107      	bne.n	8007f78 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007f68:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007f6c:	4618      	mov	r0, r3
 8007f6e:	f000 fe07 	bl	8008b80 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007f72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f74:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007f76:	e338      	b.n	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8007f78:	2300      	movs	r3, #0
 8007f7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007f7c:	e335      	b.n	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007f7e:	4b81      	ldr	r3, [pc, #516]	@ (8008184 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007f86:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007f8a:	d107      	bne.n	8007f9c <HAL_RCCEx_GetPeriphCLKFreq+0x33c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007f8c:	f107 0318 	add.w	r3, r7, #24
 8007f90:	4618      	mov	r0, r3
 8007f92:	f000 fb4d 	bl	8008630 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8007f96:	69bb      	ldr	r3, [r7, #24]
 8007f98:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007f9a:	e326      	b.n	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8007f9c:	2300      	movs	r3, #0
 8007f9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007fa0:	e323      	b.n	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007fa2:	4b78      	ldr	r3, [pc, #480]	@ (8008184 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007faa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007fae:	d107      	bne.n	8007fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x360>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007fb0:	f107 030c 	add.w	r3, r7, #12
 8007fb4:	4618      	mov	r0, r3
 8007fb6:	f000 fc8f 	bl	80088d8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007fbe:	e314      	b.n	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8007fc0:	2300      	movs	r3, #0
 8007fc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007fc4:	e311      	b.n	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007fc6:	4b6f      	ldr	r3, [pc, #444]	@ (8008184 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8007fc8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007fca:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8007fce:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007fd0:	4b6c      	ldr	r3, [pc, #432]	@ (8008184 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	f003 0304 	and.w	r3, r3, #4
 8007fd8:	2b04      	cmp	r3, #4
 8007fda:	d10c      	bne.n	8007ff6 <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 8007fdc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d109      	bne.n	8007ff6 <HAL_RCCEx_GetPeriphCLKFreq+0x396>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007fe2:	4b68      	ldr	r3, [pc, #416]	@ (8008184 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	08db      	lsrs	r3, r3, #3
 8007fe8:	f003 0303 	and.w	r3, r3, #3
 8007fec:	4a66      	ldr	r2, [pc, #408]	@ (8008188 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 8007fee:	fa22 f303 	lsr.w	r3, r2, r3
 8007ff2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007ff4:	e01e      	b.n	8008034 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007ff6:	4b63      	ldr	r3, [pc, #396]	@ (8008184 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007ffe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008002:	d106      	bne.n	8008012 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 8008004:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008006:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800800a:	d102      	bne.n	8008012 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800800c:	4b5f      	ldr	r3, [pc, #380]	@ (800818c <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 800800e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008010:	e010      	b.n	8008034 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008012:	4b5c      	ldr	r3, [pc, #368]	@ (8008184 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800801a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800801e:	d106      	bne.n	800802e <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
 8008020:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008022:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008026:	d102      	bne.n	800802e <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008028:	4b59      	ldr	r3, [pc, #356]	@ (8008190 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800802a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800802c:	e002      	b.n	8008034 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800802e:	2300      	movs	r3, #0
 8008030:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8008032:	e2da      	b.n	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8008034:	e2d9      	b.n	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8008036:	4b57      	ldr	r3, [pc, #348]	@ (8008194 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8008038:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800803a:	e2d6      	b.n	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800803c:	2300      	movs	r3, #0
 800803e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008040:	e2d3      	b.n	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8008042:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008046:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 800804a:	430b      	orrs	r3, r1
 800804c:	f040 80a7 	bne.w	800819e <HAL_RCCEx_GetPeriphCLKFreq+0x53e>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8008050:	4b4c      	ldr	r3, [pc, #304]	@ (8008184 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008052:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008054:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8008058:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800805a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800805c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008060:	d055      	beq.n	800810e <HAL_RCCEx_GetPeriphCLKFreq+0x4ae>
 8008062:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008064:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008068:	f200 8096 	bhi.w	8008198 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800806c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800806e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008072:	f000 8084 	beq.w	800817e <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
 8008076:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008078:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800807c:	f200 808c 	bhi.w	8008198 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 8008080:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008082:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008086:	d030      	beq.n	80080ea <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 8008088:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800808a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800808e:	f200 8083 	bhi.w	8008198 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 8008092:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008094:	2b00      	cmp	r3, #0
 8008096:	d004      	beq.n	80080a2 <HAL_RCCEx_GetPeriphCLKFreq+0x442>
 8008098:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800809a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800809e:	d012      	beq.n	80080c6 <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 80080a0:	e07a      	b.n	8008198 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80080a2:	4b38      	ldr	r3, [pc, #224]	@ (8008184 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80080aa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80080ae:	d107      	bne.n	80080c0 <HAL_RCCEx_GetPeriphCLKFreq+0x460>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80080b0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80080b4:	4618      	mov	r0, r3
 80080b6:	f000 fd63 	bl	8008b80 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80080ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80080be:	e294      	b.n	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80080c0:	2300      	movs	r3, #0
 80080c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80080c4:	e291      	b.n	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80080c6:	4b2f      	ldr	r3, [pc, #188]	@ (8008184 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80080ce:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80080d2:	d107      	bne.n	80080e4 <HAL_RCCEx_GetPeriphCLKFreq+0x484>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80080d4:	f107 0318 	add.w	r3, r7, #24
 80080d8:	4618      	mov	r0, r3
 80080da:	f000 faa9 	bl	8008630 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80080de:	69bb      	ldr	r3, [r7, #24]
 80080e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80080e2:	e282      	b.n	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80080e4:	2300      	movs	r3, #0
 80080e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80080e8:	e27f      	b.n	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80080ea:	4b26      	ldr	r3, [pc, #152]	@ (8008184 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80080f2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80080f6:	d107      	bne.n	8008108 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80080f8:	f107 030c 	add.w	r3, r7, #12
 80080fc:	4618      	mov	r0, r3
 80080fe:	f000 fbeb 	bl	80088d8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008106:	e270      	b.n	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008108:	2300      	movs	r3, #0
 800810a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800810c:	e26d      	b.n	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800810e:	4b1d      	ldr	r3, [pc, #116]	@ (8008184 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008110:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008112:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008116:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008118:	4b1a      	ldr	r3, [pc, #104]	@ (8008184 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	f003 0304 	and.w	r3, r3, #4
 8008120:	2b04      	cmp	r3, #4
 8008122:	d10c      	bne.n	800813e <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
 8008124:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008126:	2b00      	cmp	r3, #0
 8008128:	d109      	bne.n	800813e <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800812a:	4b16      	ldr	r3, [pc, #88]	@ (8008184 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	08db      	lsrs	r3, r3, #3
 8008130:	f003 0303 	and.w	r3, r3, #3
 8008134:	4a14      	ldr	r2, [pc, #80]	@ (8008188 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 8008136:	fa22 f303 	lsr.w	r3, r2, r3
 800813a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800813c:	e01e      	b.n	800817c <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800813e:	4b11      	ldr	r3, [pc, #68]	@ (8008184 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008146:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800814a:	d106      	bne.n	800815a <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 800814c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800814e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008152:	d102      	bne.n	800815a <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008154:	4b0d      	ldr	r3, [pc, #52]	@ (800818c <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 8008156:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008158:	e010      	b.n	800817c <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800815a:	4b0a      	ldr	r3, [pc, #40]	@ (8008184 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008162:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008166:	d106      	bne.n	8008176 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 8008168:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800816a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800816e:	d102      	bne.n	8008176 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008170:	4b07      	ldr	r3, [pc, #28]	@ (8008190 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008172:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008174:	e002      	b.n	800817c <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8008176:	2300      	movs	r3, #0
 8008178:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800817a:	e236      	b.n	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800817c:	e235      	b.n	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800817e:	4b05      	ldr	r3, [pc, #20]	@ (8008194 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8008180:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008182:	e232      	b.n	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8008184:	58024400 	.word	0x58024400
 8008188:	03d09000 	.word	0x03d09000
 800818c:	003d0900 	.word	0x003d0900
 8008190:	016e3600 	.word	0x016e3600
 8008194:	00bb8000 	.word	0x00bb8000
      }
      default :
      {
        frequency = 0;
 8008198:	2300      	movs	r3, #0
 800819a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800819c:	e225      	b.n	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800819e:	e9d7 2300 	ldrd	r2, r3, [r7]
 80081a2:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 80081a6:	430b      	orrs	r3, r1
 80081a8:	f040 8085 	bne.w	80082b6 <HAL_RCCEx_GetPeriphCLKFreq+0x656>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 80081ac:	4b9c      	ldr	r3, [pc, #624]	@ (8008420 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80081ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80081b0:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 80081b4:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 80081b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081b8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80081bc:	d06b      	beq.n	8008296 <HAL_RCCEx_GetPeriphCLKFreq+0x636>
 80081be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081c0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80081c4:	d874      	bhi.n	80082b0 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 80081c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081c8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80081cc:	d056      	beq.n	800827c <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
 80081ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081d0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80081d4:	d86c      	bhi.n	80082b0 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 80081d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081d8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80081dc:	d03b      	beq.n	8008256 <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 80081de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081e0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80081e4:	d864      	bhi.n	80082b0 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 80081e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081e8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80081ec:	d021      	beq.n	8008232 <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
 80081ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081f0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80081f4:	d85c      	bhi.n	80082b0 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 80081f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d004      	beq.n	8008206 <HAL_RCCEx_GetPeriphCLKFreq+0x5a6>
 80081fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081fe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008202:	d004      	beq.n	800820e <HAL_RCCEx_GetPeriphCLKFreq+0x5ae>
 8008204:	e054      	b.n	80082b0 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 8008206:	f7fe fb5f 	bl	80068c8 <HAL_RCC_GetPCLK1Freq>
 800820a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800820c:	e1ed      	b.n	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800820e:	4b84      	ldr	r3, [pc, #528]	@ (8008420 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008216:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800821a:	d107      	bne.n	800822c <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800821c:	f107 0318 	add.w	r3, r7, #24
 8008220:	4618      	mov	r0, r3
 8008222:	f000 fa05 	bl	8008630 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008226:	69fb      	ldr	r3, [r7, #28]
 8008228:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800822a:	e1de      	b.n	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800822c:	2300      	movs	r3, #0
 800822e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008230:	e1db      	b.n	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008232:	4b7b      	ldr	r3, [pc, #492]	@ (8008420 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800823a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800823e:	d107      	bne.n	8008250 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008240:	f107 030c 	add.w	r3, r7, #12
 8008244:	4618      	mov	r0, r3
 8008246:	f000 fb47 	bl	80088d8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800824a:	693b      	ldr	r3, [r7, #16]
 800824c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800824e:	e1cc      	b.n	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008250:	2300      	movs	r3, #0
 8008252:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008254:	e1c9      	b.n	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008256:	4b72      	ldr	r3, [pc, #456]	@ (8008420 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	f003 0304 	and.w	r3, r3, #4
 800825e:	2b04      	cmp	r3, #4
 8008260:	d109      	bne.n	8008276 <HAL_RCCEx_GetPeriphCLKFreq+0x616>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008262:	4b6f      	ldr	r3, [pc, #444]	@ (8008420 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	08db      	lsrs	r3, r3, #3
 8008268:	f003 0303 	and.w	r3, r3, #3
 800826c:	4a6d      	ldr	r2, [pc, #436]	@ (8008424 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 800826e:	fa22 f303 	lsr.w	r3, r2, r3
 8008272:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008274:	e1b9      	b.n	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008276:	2300      	movs	r3, #0
 8008278:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800827a:	e1b6      	b.n	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800827c:	4b68      	ldr	r3, [pc, #416]	@ (8008420 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008284:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008288:	d102      	bne.n	8008290 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
        {
          frequency = CSI_VALUE;
 800828a:	4b67      	ldr	r3, [pc, #412]	@ (8008428 <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 800828c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800828e:	e1ac      	b.n	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008290:	2300      	movs	r3, #0
 8008292:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008294:	e1a9      	b.n	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8008296:	4b62      	ldr	r3, [pc, #392]	@ (8008420 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800829e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80082a2:	d102      	bne.n	80082aa <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
        {
          frequency = HSE_VALUE;
 80082a4:	4b61      	ldr	r3, [pc, #388]	@ (800842c <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 80082a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80082a8:	e19f      	b.n	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80082aa:	2300      	movs	r3, #0
 80082ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80082ae:	e19c      	b.n	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 80082b0:	2300      	movs	r3, #0
 80082b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80082b4:	e199      	b.n	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 80082b6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80082ba:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 80082be:	430b      	orrs	r3, r1
 80082c0:	d173      	bne.n	80083aa <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 80082c2:	4b57      	ldr	r3, [pc, #348]	@ (8008420 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80082c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80082c6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80082ca:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80082cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80082ce:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80082d2:	d02f      	beq.n	8008334 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
 80082d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80082d6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80082da:	d863      	bhi.n	80083a4 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
 80082dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d004      	beq.n	80082ec <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
 80082e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80082e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80082e8:	d012      	beq.n	8008310 <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
 80082ea:	e05b      	b.n	80083a4 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80082ec:	4b4c      	ldr	r3, [pc, #304]	@ (8008420 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80082f4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80082f8:	d107      	bne.n	800830a <HAL_RCCEx_GetPeriphCLKFreq+0x6aa>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80082fa:	f107 0318 	add.w	r3, r7, #24
 80082fe:	4618      	mov	r0, r3
 8008300:	f000 f996 	bl	8008630 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008304:	69bb      	ldr	r3, [r7, #24]
 8008306:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008308:	e16f      	b.n	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800830a:	2300      	movs	r3, #0
 800830c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800830e:	e16c      	b.n	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008310:	4b43      	ldr	r3, [pc, #268]	@ (8008420 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008318:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800831c:	d107      	bne.n	800832e <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800831e:	f107 030c 	add.w	r3, r7, #12
 8008322:	4618      	mov	r0, r3
 8008324:	f000 fad8 	bl	80088d8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8008328:	697b      	ldr	r3, [r7, #20]
 800832a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800832c:	e15d      	b.n	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800832e:	2300      	movs	r3, #0
 8008330:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008332:	e15a      	b.n	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008334:	4b3a      	ldr	r3, [pc, #232]	@ (8008420 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008336:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008338:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800833c:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800833e:	4b38      	ldr	r3, [pc, #224]	@ (8008420 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	f003 0304 	and.w	r3, r3, #4
 8008346:	2b04      	cmp	r3, #4
 8008348:	d10c      	bne.n	8008364 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 800834a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800834c:	2b00      	cmp	r3, #0
 800834e:	d109      	bne.n	8008364 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008350:	4b33      	ldr	r3, [pc, #204]	@ (8008420 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	08db      	lsrs	r3, r3, #3
 8008356:	f003 0303 	and.w	r3, r3, #3
 800835a:	4a32      	ldr	r2, [pc, #200]	@ (8008424 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 800835c:	fa22 f303 	lsr.w	r3, r2, r3
 8008360:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008362:	e01e      	b.n	80083a2 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008364:	4b2e      	ldr	r3, [pc, #184]	@ (8008420 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800836c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008370:	d106      	bne.n	8008380 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
 8008372:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008374:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008378:	d102      	bne.n	8008380 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800837a:	4b2b      	ldr	r3, [pc, #172]	@ (8008428 <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 800837c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800837e:	e010      	b.n	80083a2 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008380:	4b27      	ldr	r3, [pc, #156]	@ (8008420 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008388:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800838c:	d106      	bne.n	800839c <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
 800838e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008390:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008394:	d102      	bne.n	800839c <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008396:	4b25      	ldr	r3, [pc, #148]	@ (800842c <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 8008398:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800839a:	e002      	b.n	80083a2 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800839c:	2300      	movs	r3, #0
 800839e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80083a0:	e123      	b.n	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80083a2:	e122      	b.n	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 80083a4:	2300      	movs	r3, #0
 80083a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80083a8:	e11f      	b.n	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 80083aa:	e9d7 2300 	ldrd	r2, r3, [r7]
 80083ae:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 80083b2:	430b      	orrs	r3, r1
 80083b4:	d13c      	bne.n	8008430 <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 80083b6:	4b1a      	ldr	r3, [pc, #104]	@ (8008420 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80083b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80083ba:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80083be:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80083c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	d004      	beq.n	80083d0 <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 80083c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80083cc:	d012      	beq.n	80083f4 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
 80083ce:	e023      	b.n	8008418 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80083d0:	4b13      	ldr	r3, [pc, #76]	@ (8008420 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80083d8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80083dc:	d107      	bne.n	80083ee <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80083de:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80083e2:	4618      	mov	r0, r3
 80083e4:	f000 fbcc 	bl	8008b80 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80083e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80083ec:	e0fd      	b.n	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80083ee:	2300      	movs	r3, #0
 80083f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80083f2:	e0fa      	b.n	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80083f4:	4b0a      	ldr	r3, [pc, #40]	@ (8008420 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80083fc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008400:	d107      	bne.n	8008412 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008402:	f107 0318 	add.w	r3, r7, #24
 8008406:	4618      	mov	r0, r3
 8008408:	f000 f912 	bl	8008630 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800840c:	6a3b      	ldr	r3, [r7, #32]
 800840e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008410:	e0eb      	b.n	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008412:	2300      	movs	r3, #0
 8008414:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008416:	e0e8      	b.n	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 8008418:	2300      	movs	r3, #0
 800841a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800841c:	e0e5      	b.n	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800841e:	bf00      	nop
 8008420:	58024400 	.word	0x58024400
 8008424:	03d09000 	.word	0x03d09000
 8008428:	003d0900 	.word	0x003d0900
 800842c:	016e3600 	.word	0x016e3600
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8008430:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008434:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8008438:	430b      	orrs	r3, r1
 800843a:	f040 8085 	bne.w	8008548 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800843e:	4b6d      	ldr	r3, [pc, #436]	@ (80085f4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008440:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008442:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 8008446:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8008448:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800844a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800844e:	d06b      	beq.n	8008528 <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 8008450:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008452:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008456:	d874      	bhi.n	8008542 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 8008458:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800845a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800845e:	d056      	beq.n	800850e <HAL_RCCEx_GetPeriphCLKFreq+0x8ae>
 8008460:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008462:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008466:	d86c      	bhi.n	8008542 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 8008468:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800846a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800846e:	d03b      	beq.n	80084e8 <HAL_RCCEx_GetPeriphCLKFreq+0x888>
 8008470:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008472:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008476:	d864      	bhi.n	8008542 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 8008478:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800847a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800847e:	d021      	beq.n	80084c4 <HAL_RCCEx_GetPeriphCLKFreq+0x864>
 8008480:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008482:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008486:	d85c      	bhi.n	8008542 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 8008488:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800848a:	2b00      	cmp	r3, #0
 800848c:	d004      	beq.n	8008498 <HAL_RCCEx_GetPeriphCLKFreq+0x838>
 800848e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008490:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008494:	d004      	beq.n	80084a0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 8008496:	e054      	b.n	8008542 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8008498:	f000 f8b4 	bl	8008604 <HAL_RCCEx_GetD3PCLK1Freq>
 800849c:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800849e:	e0a4      	b.n	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80084a0:	4b54      	ldr	r3, [pc, #336]	@ (80085f4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80084a8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80084ac:	d107      	bne.n	80084be <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80084ae:	f107 0318 	add.w	r3, r7, #24
 80084b2:	4618      	mov	r0, r3
 80084b4:	f000 f8bc 	bl	8008630 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80084b8:	69fb      	ldr	r3, [r7, #28]
 80084ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80084bc:	e095      	b.n	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80084be:	2300      	movs	r3, #0
 80084c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80084c2:	e092      	b.n	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80084c4:	4b4b      	ldr	r3, [pc, #300]	@ (80085f4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80084cc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80084d0:	d107      	bne.n	80084e2 <HAL_RCCEx_GetPeriphCLKFreq+0x882>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80084d2:	f107 030c 	add.w	r3, r7, #12
 80084d6:	4618      	mov	r0, r3
 80084d8:	f000 f9fe 	bl	80088d8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80084dc:	693b      	ldr	r3, [r7, #16]
 80084de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80084e0:	e083      	b.n	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80084e2:	2300      	movs	r3, #0
 80084e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80084e6:	e080      	b.n	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80084e8:	4b42      	ldr	r3, [pc, #264]	@ (80085f4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	f003 0304 	and.w	r3, r3, #4
 80084f0:	2b04      	cmp	r3, #4
 80084f2:	d109      	bne.n	8008508 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80084f4:	4b3f      	ldr	r3, [pc, #252]	@ (80085f4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	08db      	lsrs	r3, r3, #3
 80084fa:	f003 0303 	and.w	r3, r3, #3
 80084fe:	4a3e      	ldr	r2, [pc, #248]	@ (80085f8 <HAL_RCCEx_GetPeriphCLKFreq+0x998>)
 8008500:	fa22 f303 	lsr.w	r3, r2, r3
 8008504:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008506:	e070      	b.n	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008508:	2300      	movs	r3, #0
 800850a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800850c:	e06d      	b.n	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800850e:	4b39      	ldr	r3, [pc, #228]	@ (80085f4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008516:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800851a:	d102      	bne.n	8008522 <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
        {
          frequency = CSI_VALUE;
 800851c:	4b37      	ldr	r3, [pc, #220]	@ (80085fc <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 800851e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008520:	e063      	b.n	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008522:	2300      	movs	r3, #0
 8008524:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008526:	e060      	b.n	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8008528:	4b32      	ldr	r3, [pc, #200]	@ (80085f4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008530:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008534:	d102      	bne.n	800853c <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
        {
          frequency = HSE_VALUE;
 8008536:	4b32      	ldr	r3, [pc, #200]	@ (8008600 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 8008538:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800853a:	e056      	b.n	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800853c:	2300      	movs	r3, #0
 800853e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008540:	e053      	b.n	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 8008542:	2300      	movs	r3, #0
 8008544:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008546:	e050      	b.n	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8008548:	e9d7 2300 	ldrd	r2, r3, [r7]
 800854c:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8008550:	430b      	orrs	r3, r1
 8008552:	d148      	bne.n	80085e6 <HAL_RCCEx_GetPeriphCLKFreq+0x986>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8008554:	4b27      	ldr	r3, [pc, #156]	@ (80085f4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008556:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008558:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800855c:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800855e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008560:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008564:	d02a      	beq.n	80085bc <HAL_RCCEx_GetPeriphCLKFreq+0x95c>
 8008566:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008568:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800856c:	d838      	bhi.n	80085e0 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
 800856e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008570:	2b00      	cmp	r3, #0
 8008572:	d004      	beq.n	800857e <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 8008574:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008576:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800857a:	d00d      	beq.n	8008598 <HAL_RCCEx_GetPeriphCLKFreq+0x938>
 800857c:	e030      	b.n	80085e0 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800857e:	4b1d      	ldr	r3, [pc, #116]	@ (80085f4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008586:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800858a:	d102      	bne.n	8008592 <HAL_RCCEx_GetPeriphCLKFreq+0x932>
        {
          frequency = HSE_VALUE;
 800858c:	4b1c      	ldr	r3, [pc, #112]	@ (8008600 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 800858e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008590:	e02b      	b.n	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008592:	2300      	movs	r3, #0
 8008594:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008596:	e028      	b.n	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008598:	4b16      	ldr	r3, [pc, #88]	@ (80085f4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80085a0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80085a4:	d107      	bne.n	80085b6 <HAL_RCCEx_GetPeriphCLKFreq+0x956>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80085a6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80085aa:	4618      	mov	r0, r3
 80085ac:	f000 fae8 	bl	8008b80 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80085b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80085b4:	e019      	b.n	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80085b6:	2300      	movs	r3, #0
 80085b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80085ba:	e016      	b.n	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80085bc:	4b0d      	ldr	r3, [pc, #52]	@ (80085f4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80085c4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80085c8:	d107      	bne.n	80085da <HAL_RCCEx_GetPeriphCLKFreq+0x97a>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80085ca:	f107 0318 	add.w	r3, r7, #24
 80085ce:	4618      	mov	r0, r3
 80085d0:	f000 f82e 	bl	8008630 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80085d4:	69fb      	ldr	r3, [r7, #28]
 80085d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80085d8:	e007      	b.n	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80085da:	2300      	movs	r3, #0
 80085dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80085de:	e004      	b.n	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 80085e0:	2300      	movs	r3, #0
 80085e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80085e4:	e001      	b.n	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else
  {
    frequency = 0;
 80085e6:	2300      	movs	r3, #0
 80085e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 80085ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80085ec:	4618      	mov	r0, r3
 80085ee:	3740      	adds	r7, #64	@ 0x40
 80085f0:	46bd      	mov	sp, r7
 80085f2:	bd80      	pop	{r7, pc}
 80085f4:	58024400 	.word	0x58024400
 80085f8:	03d09000 	.word	0x03d09000
 80085fc:	003d0900 	.word	0x003d0900
 8008600:	016e3600 	.word	0x016e3600

08008604 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8008604:	b580      	push	{r7, lr}
 8008606:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8008608:	f7fe f92e 	bl	8006868 <HAL_RCC_GetHCLKFreq>
 800860c:	4602      	mov	r2, r0
 800860e:	4b06      	ldr	r3, [pc, #24]	@ (8008628 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8008610:	6a1b      	ldr	r3, [r3, #32]
 8008612:	091b      	lsrs	r3, r3, #4
 8008614:	f003 0307 	and.w	r3, r3, #7
 8008618:	4904      	ldr	r1, [pc, #16]	@ (800862c <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800861a:	5ccb      	ldrb	r3, [r1, r3]
 800861c:	f003 031f 	and.w	r3, r3, #31
 8008620:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8008624:	4618      	mov	r0, r3
 8008626:	bd80      	pop	{r7, pc}
 8008628:	58024400 	.word	0x58024400
 800862c:	0800c5a4 	.word	0x0800c5a4

08008630 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8008630:	b480      	push	{r7}
 8008632:	b089      	sub	sp, #36	@ 0x24
 8008634:	af00      	add	r7, sp, #0
 8008636:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008638:	4ba1      	ldr	r3, [pc, #644]	@ (80088c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800863a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800863c:	f003 0303 	and.w	r3, r3, #3
 8008640:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8008642:	4b9f      	ldr	r3, [pc, #636]	@ (80088c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008644:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008646:	0b1b      	lsrs	r3, r3, #12
 8008648:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800864c:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800864e:	4b9c      	ldr	r3, [pc, #624]	@ (80088c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008650:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008652:	091b      	lsrs	r3, r3, #4
 8008654:	f003 0301 	and.w	r3, r3, #1
 8008658:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800865a:	4b99      	ldr	r3, [pc, #612]	@ (80088c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800865c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800865e:	08db      	lsrs	r3, r3, #3
 8008660:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008664:	693a      	ldr	r2, [r7, #16]
 8008666:	fb02 f303 	mul.w	r3, r2, r3
 800866a:	ee07 3a90 	vmov	s15, r3
 800866e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008672:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8008676:	697b      	ldr	r3, [r7, #20]
 8008678:	2b00      	cmp	r3, #0
 800867a:	f000 8111 	beq.w	80088a0 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800867e:	69bb      	ldr	r3, [r7, #24]
 8008680:	2b02      	cmp	r3, #2
 8008682:	f000 8083 	beq.w	800878c <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8008686:	69bb      	ldr	r3, [r7, #24]
 8008688:	2b02      	cmp	r3, #2
 800868a:	f200 80a1 	bhi.w	80087d0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800868e:	69bb      	ldr	r3, [r7, #24]
 8008690:	2b00      	cmp	r3, #0
 8008692:	d003      	beq.n	800869c <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8008694:	69bb      	ldr	r3, [r7, #24]
 8008696:	2b01      	cmp	r3, #1
 8008698:	d056      	beq.n	8008748 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800869a:	e099      	b.n	80087d0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800869c:	4b88      	ldr	r3, [pc, #544]	@ (80088c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	f003 0320 	and.w	r3, r3, #32
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	d02d      	beq.n	8008704 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80086a8:	4b85      	ldr	r3, [pc, #532]	@ (80088c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	08db      	lsrs	r3, r3, #3
 80086ae:	f003 0303 	and.w	r3, r3, #3
 80086b2:	4a84      	ldr	r2, [pc, #528]	@ (80088c4 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80086b4:	fa22 f303 	lsr.w	r3, r2, r3
 80086b8:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80086ba:	68bb      	ldr	r3, [r7, #8]
 80086bc:	ee07 3a90 	vmov	s15, r3
 80086c0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80086c4:	697b      	ldr	r3, [r7, #20]
 80086c6:	ee07 3a90 	vmov	s15, r3
 80086ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80086ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80086d2:	4b7b      	ldr	r3, [pc, #492]	@ (80088c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80086d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80086d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80086da:	ee07 3a90 	vmov	s15, r3
 80086de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80086e2:	ed97 6a03 	vldr	s12, [r7, #12]
 80086e6:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80088c8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80086ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80086ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80086f2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80086f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80086fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80086fe:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8008702:	e087      	b.n	8008814 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008704:	697b      	ldr	r3, [r7, #20]
 8008706:	ee07 3a90 	vmov	s15, r3
 800870a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800870e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80088cc <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8008712:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008716:	4b6a      	ldr	r3, [pc, #424]	@ (80088c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008718:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800871a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800871e:	ee07 3a90 	vmov	s15, r3
 8008722:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008726:	ed97 6a03 	vldr	s12, [r7, #12]
 800872a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80088c8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800872e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008732:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008736:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800873a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800873e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008742:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008746:	e065      	b.n	8008814 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008748:	697b      	ldr	r3, [r7, #20]
 800874a:	ee07 3a90 	vmov	s15, r3
 800874e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008752:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80088d0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8008756:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800875a:	4b59      	ldr	r3, [pc, #356]	@ (80088c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800875c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800875e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008762:	ee07 3a90 	vmov	s15, r3
 8008766:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800876a:	ed97 6a03 	vldr	s12, [r7, #12]
 800876e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80088c8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008772:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008776:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800877a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800877e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008782:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008786:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800878a:	e043      	b.n	8008814 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800878c:	697b      	ldr	r3, [r7, #20]
 800878e:	ee07 3a90 	vmov	s15, r3
 8008792:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008796:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80088d4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800879a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800879e:	4b48      	ldr	r3, [pc, #288]	@ (80088c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80087a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80087a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80087a6:	ee07 3a90 	vmov	s15, r3
 80087aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80087ae:	ed97 6a03 	vldr	s12, [r7, #12]
 80087b2:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80088c8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80087b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80087ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80087be:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80087c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80087c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80087ca:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80087ce:	e021      	b.n	8008814 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80087d0:	697b      	ldr	r3, [r7, #20]
 80087d2:	ee07 3a90 	vmov	s15, r3
 80087d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80087da:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80088d0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80087de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80087e2:	4b37      	ldr	r3, [pc, #220]	@ (80088c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80087e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80087e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80087ea:	ee07 3a90 	vmov	s15, r3
 80087ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80087f2:	ed97 6a03 	vldr	s12, [r7, #12]
 80087f6:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80088c8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80087fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80087fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008802:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008806:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800880a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800880e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008812:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8008814:	4b2a      	ldr	r3, [pc, #168]	@ (80088c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008816:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008818:	0a5b      	lsrs	r3, r3, #9
 800881a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800881e:	ee07 3a90 	vmov	s15, r3
 8008822:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008826:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800882a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800882e:	edd7 6a07 	vldr	s13, [r7, #28]
 8008832:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008836:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800883a:	ee17 2a90 	vmov	r2, s15
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8008842:	4b1f      	ldr	r3, [pc, #124]	@ (80088c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008844:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008846:	0c1b      	lsrs	r3, r3, #16
 8008848:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800884c:	ee07 3a90 	vmov	s15, r3
 8008850:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008854:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008858:	ee37 7a87 	vadd.f32	s14, s15, s14
 800885c:	edd7 6a07 	vldr	s13, [r7, #28]
 8008860:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008864:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008868:	ee17 2a90 	vmov	r2, s15
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8008870:	4b13      	ldr	r3, [pc, #76]	@ (80088c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008872:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008874:	0e1b      	lsrs	r3, r3, #24
 8008876:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800887a:	ee07 3a90 	vmov	s15, r3
 800887e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008882:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008886:	ee37 7a87 	vadd.f32	s14, s15, s14
 800888a:	edd7 6a07 	vldr	s13, [r7, #28]
 800888e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008892:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008896:	ee17 2a90 	vmov	r2, s15
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800889e:	e008      	b.n	80088b2 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	2200      	movs	r2, #0
 80088a4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	2200      	movs	r2, #0
 80088aa:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	2200      	movs	r2, #0
 80088b0:	609a      	str	r2, [r3, #8]
}
 80088b2:	bf00      	nop
 80088b4:	3724      	adds	r7, #36	@ 0x24
 80088b6:	46bd      	mov	sp, r7
 80088b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088bc:	4770      	bx	lr
 80088be:	bf00      	nop
 80088c0:	58024400 	.word	0x58024400
 80088c4:	03d09000 	.word	0x03d09000
 80088c8:	46000000 	.word	0x46000000
 80088cc:	4c742400 	.word	0x4c742400
 80088d0:	4a742400 	.word	0x4a742400
 80088d4:	4bb71b00 	.word	0x4bb71b00

080088d8 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 80088d8:	b480      	push	{r7}
 80088da:	b089      	sub	sp, #36	@ 0x24
 80088dc:	af00      	add	r7, sp, #0
 80088de:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80088e0:	4ba1      	ldr	r3, [pc, #644]	@ (8008b68 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80088e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80088e4:	f003 0303 	and.w	r3, r3, #3
 80088e8:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 80088ea:	4b9f      	ldr	r3, [pc, #636]	@ (8008b68 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80088ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80088ee:	0d1b      	lsrs	r3, r3, #20
 80088f0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80088f4:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80088f6:	4b9c      	ldr	r3, [pc, #624]	@ (8008b68 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80088f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088fa:	0a1b      	lsrs	r3, r3, #8
 80088fc:	f003 0301 	and.w	r3, r3, #1
 8008900:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8008902:	4b99      	ldr	r3, [pc, #612]	@ (8008b68 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008904:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008906:	08db      	lsrs	r3, r3, #3
 8008908:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800890c:	693a      	ldr	r2, [r7, #16]
 800890e:	fb02 f303 	mul.w	r3, r2, r3
 8008912:	ee07 3a90 	vmov	s15, r3
 8008916:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800891a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800891e:	697b      	ldr	r3, [r7, #20]
 8008920:	2b00      	cmp	r3, #0
 8008922:	f000 8111 	beq.w	8008b48 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8008926:	69bb      	ldr	r3, [r7, #24]
 8008928:	2b02      	cmp	r3, #2
 800892a:	f000 8083 	beq.w	8008a34 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800892e:	69bb      	ldr	r3, [r7, #24]
 8008930:	2b02      	cmp	r3, #2
 8008932:	f200 80a1 	bhi.w	8008a78 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8008936:	69bb      	ldr	r3, [r7, #24]
 8008938:	2b00      	cmp	r3, #0
 800893a:	d003      	beq.n	8008944 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800893c:	69bb      	ldr	r3, [r7, #24]
 800893e:	2b01      	cmp	r3, #1
 8008940:	d056      	beq.n	80089f0 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8008942:	e099      	b.n	8008a78 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008944:	4b88      	ldr	r3, [pc, #544]	@ (8008b68 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	f003 0320 	and.w	r3, r3, #32
 800894c:	2b00      	cmp	r3, #0
 800894e:	d02d      	beq.n	80089ac <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008950:	4b85      	ldr	r3, [pc, #532]	@ (8008b68 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	08db      	lsrs	r3, r3, #3
 8008956:	f003 0303 	and.w	r3, r3, #3
 800895a:	4a84      	ldr	r2, [pc, #528]	@ (8008b6c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800895c:	fa22 f303 	lsr.w	r3, r2, r3
 8008960:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008962:	68bb      	ldr	r3, [r7, #8]
 8008964:	ee07 3a90 	vmov	s15, r3
 8008968:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800896c:	697b      	ldr	r3, [r7, #20]
 800896e:	ee07 3a90 	vmov	s15, r3
 8008972:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008976:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800897a:	4b7b      	ldr	r3, [pc, #492]	@ (8008b68 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800897c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800897e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008982:	ee07 3a90 	vmov	s15, r3
 8008986:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800898a:	ed97 6a03 	vldr	s12, [r7, #12]
 800898e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8008b70 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008992:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008996:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800899a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800899e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80089a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80089a6:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80089aa:	e087      	b.n	8008abc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80089ac:	697b      	ldr	r3, [r7, #20]
 80089ae:	ee07 3a90 	vmov	s15, r3
 80089b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80089b6:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8008b74 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80089ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80089be:	4b6a      	ldr	r3, [pc, #424]	@ (8008b68 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80089c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80089c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80089c6:	ee07 3a90 	vmov	s15, r3
 80089ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80089ce:	ed97 6a03 	vldr	s12, [r7, #12]
 80089d2:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8008b70 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80089d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80089da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80089de:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80089e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80089e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80089ea:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80089ee:	e065      	b.n	8008abc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80089f0:	697b      	ldr	r3, [r7, #20]
 80089f2:	ee07 3a90 	vmov	s15, r3
 80089f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80089fa:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8008b78 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80089fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008a02:	4b59      	ldr	r3, [pc, #356]	@ (8008b68 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008a04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a06:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008a0a:	ee07 3a90 	vmov	s15, r3
 8008a0e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008a12:	ed97 6a03 	vldr	s12, [r7, #12]
 8008a16:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8008b70 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008a1a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008a1e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008a22:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008a26:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008a2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008a2e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008a32:	e043      	b.n	8008abc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008a34:	697b      	ldr	r3, [r7, #20]
 8008a36:	ee07 3a90 	vmov	s15, r3
 8008a3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008a3e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8008b7c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8008a42:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008a46:	4b48      	ldr	r3, [pc, #288]	@ (8008b68 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008a48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008a4e:	ee07 3a90 	vmov	s15, r3
 8008a52:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008a56:	ed97 6a03 	vldr	s12, [r7, #12]
 8008a5a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8008b70 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008a5e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008a62:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008a66:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008a6a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008a6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008a72:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008a76:	e021      	b.n	8008abc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008a78:	697b      	ldr	r3, [r7, #20]
 8008a7a:	ee07 3a90 	vmov	s15, r3
 8008a7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008a82:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8008b78 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8008a86:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008a8a:	4b37      	ldr	r3, [pc, #220]	@ (8008b68 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008a8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008a92:	ee07 3a90 	vmov	s15, r3
 8008a96:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008a9a:	ed97 6a03 	vldr	s12, [r7, #12]
 8008a9e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8008b70 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008aa2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008aa6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008aaa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008aae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008ab2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008ab6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008aba:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8008abc:	4b2a      	ldr	r3, [pc, #168]	@ (8008b68 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008abe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ac0:	0a5b      	lsrs	r3, r3, #9
 8008ac2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008ac6:	ee07 3a90 	vmov	s15, r3
 8008aca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008ace:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008ad2:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008ad6:	edd7 6a07 	vldr	s13, [r7, #28]
 8008ada:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008ade:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008ae2:	ee17 2a90 	vmov	r2, s15
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8008aea:	4b1f      	ldr	r3, [pc, #124]	@ (8008b68 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008aec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008aee:	0c1b      	lsrs	r3, r3, #16
 8008af0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008af4:	ee07 3a90 	vmov	s15, r3
 8008af8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008afc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008b00:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008b04:	edd7 6a07 	vldr	s13, [r7, #28]
 8008b08:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008b0c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008b10:	ee17 2a90 	vmov	r2, s15
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8008b18:	4b13      	ldr	r3, [pc, #76]	@ (8008b68 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008b1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b1c:	0e1b      	lsrs	r3, r3, #24
 8008b1e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008b22:	ee07 3a90 	vmov	s15, r3
 8008b26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008b2a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008b2e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008b32:	edd7 6a07 	vldr	s13, [r7, #28]
 8008b36:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008b3a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008b3e:	ee17 2a90 	vmov	r2, s15
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8008b46:	e008      	b.n	8008b5a <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	2200      	movs	r2, #0
 8008b4c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	2200      	movs	r2, #0
 8008b52:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	2200      	movs	r2, #0
 8008b58:	609a      	str	r2, [r3, #8]
}
 8008b5a:	bf00      	nop
 8008b5c:	3724      	adds	r7, #36	@ 0x24
 8008b5e:	46bd      	mov	sp, r7
 8008b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b64:	4770      	bx	lr
 8008b66:	bf00      	nop
 8008b68:	58024400 	.word	0x58024400
 8008b6c:	03d09000 	.word	0x03d09000
 8008b70:	46000000 	.word	0x46000000
 8008b74:	4c742400 	.word	0x4c742400
 8008b78:	4a742400 	.word	0x4a742400
 8008b7c:	4bb71b00 	.word	0x4bb71b00

08008b80 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8008b80:	b480      	push	{r7}
 8008b82:	b089      	sub	sp, #36	@ 0x24
 8008b84:	af00      	add	r7, sp, #0
 8008b86:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008b88:	4ba0      	ldr	r3, [pc, #640]	@ (8008e0c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008b8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b8c:	f003 0303 	and.w	r3, r3, #3
 8008b90:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8008b92:	4b9e      	ldr	r3, [pc, #632]	@ (8008e0c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008b94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b96:	091b      	lsrs	r3, r3, #4
 8008b98:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008b9c:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8008b9e:	4b9b      	ldr	r3, [pc, #620]	@ (8008e0c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008ba0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ba2:	f003 0301 	and.w	r3, r3, #1
 8008ba6:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8008ba8:	4b98      	ldr	r3, [pc, #608]	@ (8008e0c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008baa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008bac:	08db      	lsrs	r3, r3, #3
 8008bae:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008bb2:	693a      	ldr	r2, [r7, #16]
 8008bb4:	fb02 f303 	mul.w	r3, r2, r3
 8008bb8:	ee07 3a90 	vmov	s15, r3
 8008bbc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008bc0:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8008bc4:	697b      	ldr	r3, [r7, #20]
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	f000 8111 	beq.w	8008dee <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8008bcc:	69bb      	ldr	r3, [r7, #24]
 8008bce:	2b02      	cmp	r3, #2
 8008bd0:	f000 8083 	beq.w	8008cda <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8008bd4:	69bb      	ldr	r3, [r7, #24]
 8008bd6:	2b02      	cmp	r3, #2
 8008bd8:	f200 80a1 	bhi.w	8008d1e <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8008bdc:	69bb      	ldr	r3, [r7, #24]
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	d003      	beq.n	8008bea <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8008be2:	69bb      	ldr	r3, [r7, #24]
 8008be4:	2b01      	cmp	r3, #1
 8008be6:	d056      	beq.n	8008c96 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8008be8:	e099      	b.n	8008d1e <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008bea:	4b88      	ldr	r3, [pc, #544]	@ (8008e0c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	f003 0320 	and.w	r3, r3, #32
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	d02d      	beq.n	8008c52 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008bf6:	4b85      	ldr	r3, [pc, #532]	@ (8008e0c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	08db      	lsrs	r3, r3, #3
 8008bfc:	f003 0303 	and.w	r3, r3, #3
 8008c00:	4a83      	ldr	r2, [pc, #524]	@ (8008e10 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8008c02:	fa22 f303 	lsr.w	r3, r2, r3
 8008c06:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008c08:	68bb      	ldr	r3, [r7, #8]
 8008c0a:	ee07 3a90 	vmov	s15, r3
 8008c0e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008c12:	697b      	ldr	r3, [r7, #20]
 8008c14:	ee07 3a90 	vmov	s15, r3
 8008c18:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008c1c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008c20:	4b7a      	ldr	r3, [pc, #488]	@ (8008e0c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008c22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008c24:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008c28:	ee07 3a90 	vmov	s15, r3
 8008c2c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008c30:	ed97 6a03 	vldr	s12, [r7, #12]
 8008c34:	eddf 5a77 	vldr	s11, [pc, #476]	@ 8008e14 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8008c38:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008c3c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008c40:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008c44:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008c48:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008c4c:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8008c50:	e087      	b.n	8008d62 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008c52:	697b      	ldr	r3, [r7, #20]
 8008c54:	ee07 3a90 	vmov	s15, r3
 8008c58:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008c5c:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 8008e18 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8008c60:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008c64:	4b69      	ldr	r3, [pc, #420]	@ (8008e0c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008c66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008c68:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008c6c:	ee07 3a90 	vmov	s15, r3
 8008c70:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008c74:	ed97 6a03 	vldr	s12, [r7, #12]
 8008c78:	eddf 5a66 	vldr	s11, [pc, #408]	@ 8008e14 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8008c7c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008c80:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008c84:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008c88:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008c8c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008c90:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008c94:	e065      	b.n	8008d62 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008c96:	697b      	ldr	r3, [r7, #20]
 8008c98:	ee07 3a90 	vmov	s15, r3
 8008c9c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008ca0:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 8008e1c <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8008ca4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008ca8:	4b58      	ldr	r3, [pc, #352]	@ (8008e0c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008caa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008cac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008cb0:	ee07 3a90 	vmov	s15, r3
 8008cb4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008cb8:	ed97 6a03 	vldr	s12, [r7, #12]
 8008cbc:	eddf 5a55 	vldr	s11, [pc, #340]	@ 8008e14 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8008cc0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008cc4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008cc8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008ccc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008cd0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008cd4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008cd8:	e043      	b.n	8008d62 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008cda:	697b      	ldr	r3, [r7, #20]
 8008cdc:	ee07 3a90 	vmov	s15, r3
 8008ce0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008ce4:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 8008e20 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8008ce8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008cec:	4b47      	ldr	r3, [pc, #284]	@ (8008e0c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008cee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008cf0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008cf4:	ee07 3a90 	vmov	s15, r3
 8008cf8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008cfc:	ed97 6a03 	vldr	s12, [r7, #12]
 8008d00:	eddf 5a44 	vldr	s11, [pc, #272]	@ 8008e14 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8008d04:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008d08:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008d0c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008d10:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008d14:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008d18:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008d1c:	e021      	b.n	8008d62 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008d1e:	697b      	ldr	r3, [r7, #20]
 8008d20:	ee07 3a90 	vmov	s15, r3
 8008d24:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008d28:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8008e18 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8008d2c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008d30:	4b36      	ldr	r3, [pc, #216]	@ (8008e0c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008d32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008d34:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008d38:	ee07 3a90 	vmov	s15, r3
 8008d3c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008d40:	ed97 6a03 	vldr	s12, [r7, #12]
 8008d44:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8008e14 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8008d48:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008d4c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008d50:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008d54:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008d58:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008d5c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008d60:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 8008d62:	4b2a      	ldr	r3, [pc, #168]	@ (8008e0c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008d64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008d66:	0a5b      	lsrs	r3, r3, #9
 8008d68:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008d6c:	ee07 3a90 	vmov	s15, r3
 8008d70:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008d74:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008d78:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008d7c:	edd7 6a07 	vldr	s13, [r7, #28]
 8008d80:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008d84:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008d88:	ee17 2a90 	vmov	r2, s15
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8008d90:	4b1e      	ldr	r3, [pc, #120]	@ (8008e0c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008d92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008d94:	0c1b      	lsrs	r3, r3, #16
 8008d96:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008d9a:	ee07 3a90 	vmov	s15, r3
 8008d9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008da2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008da6:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008daa:	edd7 6a07 	vldr	s13, [r7, #28]
 8008dae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008db2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008db6:	ee17 2a90 	vmov	r2, s15
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 8008dbe:	4b13      	ldr	r3, [pc, #76]	@ (8008e0c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008dc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008dc2:	0e1b      	lsrs	r3, r3, #24
 8008dc4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008dc8:	ee07 3a90 	vmov	s15, r3
 8008dcc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008dd0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008dd4:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008dd8:	edd7 6a07 	vldr	s13, [r7, #28]
 8008ddc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008de0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008de4:	ee17 2a90 	vmov	r2, s15
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8008dec:	e008      	b.n	8008e00 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	2200      	movs	r2, #0
 8008df2:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	2200      	movs	r2, #0
 8008df8:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	2200      	movs	r2, #0
 8008dfe:	609a      	str	r2, [r3, #8]
}
 8008e00:	bf00      	nop
 8008e02:	3724      	adds	r7, #36	@ 0x24
 8008e04:	46bd      	mov	sp, r7
 8008e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e0a:	4770      	bx	lr
 8008e0c:	58024400 	.word	0x58024400
 8008e10:	03d09000 	.word	0x03d09000
 8008e14:	46000000 	.word	0x46000000
 8008e18:	4c742400 	.word	0x4c742400
 8008e1c:	4a742400 	.word	0x4a742400
 8008e20:	4bb71b00 	.word	0x4bb71b00

08008e24 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8008e24:	b580      	push	{r7, lr}
 8008e26:	b084      	sub	sp, #16
 8008e28:	af00      	add	r7, sp, #0
 8008e2a:	6078      	str	r0, [r7, #4]
 8008e2c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008e2e:	2300      	movs	r3, #0
 8008e30:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008e32:	4b53      	ldr	r3, [pc, #332]	@ (8008f80 <RCCEx_PLL2_Config+0x15c>)
 8008e34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e36:	f003 0303 	and.w	r3, r3, #3
 8008e3a:	2b03      	cmp	r3, #3
 8008e3c:	d101      	bne.n	8008e42 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8008e3e:	2301      	movs	r3, #1
 8008e40:	e099      	b.n	8008f76 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8008e42:	4b4f      	ldr	r3, [pc, #316]	@ (8008f80 <RCCEx_PLL2_Config+0x15c>)
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	4a4e      	ldr	r2, [pc, #312]	@ (8008f80 <RCCEx_PLL2_Config+0x15c>)
 8008e48:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008e4c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008e4e:	f7f9 f931 	bl	80020b4 <HAL_GetTick>
 8008e52:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008e54:	e008      	b.n	8008e68 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008e56:	f7f9 f92d 	bl	80020b4 <HAL_GetTick>
 8008e5a:	4602      	mov	r2, r0
 8008e5c:	68bb      	ldr	r3, [r7, #8]
 8008e5e:	1ad3      	subs	r3, r2, r3
 8008e60:	2b02      	cmp	r3, #2
 8008e62:	d901      	bls.n	8008e68 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8008e64:	2303      	movs	r3, #3
 8008e66:	e086      	b.n	8008f76 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008e68:	4b45      	ldr	r3, [pc, #276]	@ (8008f80 <RCCEx_PLL2_Config+0x15c>)
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	d1f0      	bne.n	8008e56 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8008e74:	4b42      	ldr	r3, [pc, #264]	@ (8008f80 <RCCEx_PLL2_Config+0x15c>)
 8008e76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e78:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	031b      	lsls	r3, r3, #12
 8008e82:	493f      	ldr	r1, [pc, #252]	@ (8008f80 <RCCEx_PLL2_Config+0x15c>)
 8008e84:	4313      	orrs	r3, r2
 8008e86:	628b      	str	r3, [r1, #40]	@ 0x28
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	685b      	ldr	r3, [r3, #4]
 8008e8c:	3b01      	subs	r3, #1
 8008e8e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	689b      	ldr	r3, [r3, #8]
 8008e96:	3b01      	subs	r3, #1
 8008e98:	025b      	lsls	r3, r3, #9
 8008e9a:	b29b      	uxth	r3, r3
 8008e9c:	431a      	orrs	r2, r3
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	68db      	ldr	r3, [r3, #12]
 8008ea2:	3b01      	subs	r3, #1
 8008ea4:	041b      	lsls	r3, r3, #16
 8008ea6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8008eaa:	431a      	orrs	r2, r3
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	691b      	ldr	r3, [r3, #16]
 8008eb0:	3b01      	subs	r3, #1
 8008eb2:	061b      	lsls	r3, r3, #24
 8008eb4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8008eb8:	4931      	ldr	r1, [pc, #196]	@ (8008f80 <RCCEx_PLL2_Config+0x15c>)
 8008eba:	4313      	orrs	r3, r2
 8008ebc:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8008ebe:	4b30      	ldr	r3, [pc, #192]	@ (8008f80 <RCCEx_PLL2_Config+0x15c>)
 8008ec0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ec2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	695b      	ldr	r3, [r3, #20]
 8008eca:	492d      	ldr	r1, [pc, #180]	@ (8008f80 <RCCEx_PLL2_Config+0x15c>)
 8008ecc:	4313      	orrs	r3, r2
 8008ece:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8008ed0:	4b2b      	ldr	r3, [pc, #172]	@ (8008f80 <RCCEx_PLL2_Config+0x15c>)
 8008ed2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ed4:	f023 0220 	bic.w	r2, r3, #32
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	699b      	ldr	r3, [r3, #24]
 8008edc:	4928      	ldr	r1, [pc, #160]	@ (8008f80 <RCCEx_PLL2_Config+0x15c>)
 8008ede:	4313      	orrs	r3, r2
 8008ee0:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8008ee2:	4b27      	ldr	r3, [pc, #156]	@ (8008f80 <RCCEx_PLL2_Config+0x15c>)
 8008ee4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ee6:	4a26      	ldr	r2, [pc, #152]	@ (8008f80 <RCCEx_PLL2_Config+0x15c>)
 8008ee8:	f023 0310 	bic.w	r3, r3, #16
 8008eec:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8008eee:	4b24      	ldr	r3, [pc, #144]	@ (8008f80 <RCCEx_PLL2_Config+0x15c>)
 8008ef0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008ef2:	4b24      	ldr	r3, [pc, #144]	@ (8008f84 <RCCEx_PLL2_Config+0x160>)
 8008ef4:	4013      	ands	r3, r2
 8008ef6:	687a      	ldr	r2, [r7, #4]
 8008ef8:	69d2      	ldr	r2, [r2, #28]
 8008efa:	00d2      	lsls	r2, r2, #3
 8008efc:	4920      	ldr	r1, [pc, #128]	@ (8008f80 <RCCEx_PLL2_Config+0x15c>)
 8008efe:	4313      	orrs	r3, r2
 8008f00:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8008f02:	4b1f      	ldr	r3, [pc, #124]	@ (8008f80 <RCCEx_PLL2_Config+0x15c>)
 8008f04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f06:	4a1e      	ldr	r2, [pc, #120]	@ (8008f80 <RCCEx_PLL2_Config+0x15c>)
 8008f08:	f043 0310 	orr.w	r3, r3, #16
 8008f0c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8008f0e:	683b      	ldr	r3, [r7, #0]
 8008f10:	2b00      	cmp	r3, #0
 8008f12:	d106      	bne.n	8008f22 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8008f14:	4b1a      	ldr	r3, [pc, #104]	@ (8008f80 <RCCEx_PLL2_Config+0x15c>)
 8008f16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f18:	4a19      	ldr	r2, [pc, #100]	@ (8008f80 <RCCEx_PLL2_Config+0x15c>)
 8008f1a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008f1e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008f20:	e00f      	b.n	8008f42 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8008f22:	683b      	ldr	r3, [r7, #0]
 8008f24:	2b01      	cmp	r3, #1
 8008f26:	d106      	bne.n	8008f36 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8008f28:	4b15      	ldr	r3, [pc, #84]	@ (8008f80 <RCCEx_PLL2_Config+0x15c>)
 8008f2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f2c:	4a14      	ldr	r2, [pc, #80]	@ (8008f80 <RCCEx_PLL2_Config+0x15c>)
 8008f2e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008f32:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008f34:	e005      	b.n	8008f42 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8008f36:	4b12      	ldr	r3, [pc, #72]	@ (8008f80 <RCCEx_PLL2_Config+0x15c>)
 8008f38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f3a:	4a11      	ldr	r2, [pc, #68]	@ (8008f80 <RCCEx_PLL2_Config+0x15c>)
 8008f3c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8008f40:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8008f42:	4b0f      	ldr	r3, [pc, #60]	@ (8008f80 <RCCEx_PLL2_Config+0x15c>)
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	4a0e      	ldr	r2, [pc, #56]	@ (8008f80 <RCCEx_PLL2_Config+0x15c>)
 8008f48:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8008f4c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008f4e:	f7f9 f8b1 	bl	80020b4 <HAL_GetTick>
 8008f52:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008f54:	e008      	b.n	8008f68 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008f56:	f7f9 f8ad 	bl	80020b4 <HAL_GetTick>
 8008f5a:	4602      	mov	r2, r0
 8008f5c:	68bb      	ldr	r3, [r7, #8]
 8008f5e:	1ad3      	subs	r3, r2, r3
 8008f60:	2b02      	cmp	r3, #2
 8008f62:	d901      	bls.n	8008f68 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8008f64:	2303      	movs	r3, #3
 8008f66:	e006      	b.n	8008f76 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008f68:	4b05      	ldr	r3, [pc, #20]	@ (8008f80 <RCCEx_PLL2_Config+0x15c>)
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	d0f0      	beq.n	8008f56 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8008f74:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f76:	4618      	mov	r0, r3
 8008f78:	3710      	adds	r7, #16
 8008f7a:	46bd      	mov	sp, r7
 8008f7c:	bd80      	pop	{r7, pc}
 8008f7e:	bf00      	nop
 8008f80:	58024400 	.word	0x58024400
 8008f84:	ffff0007 	.word	0xffff0007

08008f88 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8008f88:	b580      	push	{r7, lr}
 8008f8a:	b084      	sub	sp, #16
 8008f8c:	af00      	add	r7, sp, #0
 8008f8e:	6078      	str	r0, [r7, #4]
 8008f90:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008f92:	2300      	movs	r3, #0
 8008f94:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008f96:	4b53      	ldr	r3, [pc, #332]	@ (80090e4 <RCCEx_PLL3_Config+0x15c>)
 8008f98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f9a:	f003 0303 	and.w	r3, r3, #3
 8008f9e:	2b03      	cmp	r3, #3
 8008fa0:	d101      	bne.n	8008fa6 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8008fa2:	2301      	movs	r3, #1
 8008fa4:	e099      	b.n	80090da <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8008fa6:	4b4f      	ldr	r3, [pc, #316]	@ (80090e4 <RCCEx_PLL3_Config+0x15c>)
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	4a4e      	ldr	r2, [pc, #312]	@ (80090e4 <RCCEx_PLL3_Config+0x15c>)
 8008fac:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008fb0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008fb2:	f7f9 f87f 	bl	80020b4 <HAL_GetTick>
 8008fb6:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008fb8:	e008      	b.n	8008fcc <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8008fba:	f7f9 f87b 	bl	80020b4 <HAL_GetTick>
 8008fbe:	4602      	mov	r2, r0
 8008fc0:	68bb      	ldr	r3, [r7, #8]
 8008fc2:	1ad3      	subs	r3, r2, r3
 8008fc4:	2b02      	cmp	r3, #2
 8008fc6:	d901      	bls.n	8008fcc <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8008fc8:	2303      	movs	r3, #3
 8008fca:	e086      	b.n	80090da <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008fcc:	4b45      	ldr	r3, [pc, #276]	@ (80090e4 <RCCEx_PLL3_Config+0x15c>)
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	d1f0      	bne.n	8008fba <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8008fd8:	4b42      	ldr	r3, [pc, #264]	@ (80090e4 <RCCEx_PLL3_Config+0x15c>)
 8008fda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008fdc:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	051b      	lsls	r3, r3, #20
 8008fe6:	493f      	ldr	r1, [pc, #252]	@ (80090e4 <RCCEx_PLL3_Config+0x15c>)
 8008fe8:	4313      	orrs	r3, r2
 8008fea:	628b      	str	r3, [r1, #40]	@ 0x28
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	685b      	ldr	r3, [r3, #4]
 8008ff0:	3b01      	subs	r3, #1
 8008ff2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	689b      	ldr	r3, [r3, #8]
 8008ffa:	3b01      	subs	r3, #1
 8008ffc:	025b      	lsls	r3, r3, #9
 8008ffe:	b29b      	uxth	r3, r3
 8009000:	431a      	orrs	r2, r3
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	68db      	ldr	r3, [r3, #12]
 8009006:	3b01      	subs	r3, #1
 8009008:	041b      	lsls	r3, r3, #16
 800900a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800900e:	431a      	orrs	r2, r3
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	691b      	ldr	r3, [r3, #16]
 8009014:	3b01      	subs	r3, #1
 8009016:	061b      	lsls	r3, r3, #24
 8009018:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800901c:	4931      	ldr	r1, [pc, #196]	@ (80090e4 <RCCEx_PLL3_Config+0x15c>)
 800901e:	4313      	orrs	r3, r2
 8009020:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8009022:	4b30      	ldr	r3, [pc, #192]	@ (80090e4 <RCCEx_PLL3_Config+0x15c>)
 8009024:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009026:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	695b      	ldr	r3, [r3, #20]
 800902e:	492d      	ldr	r1, [pc, #180]	@ (80090e4 <RCCEx_PLL3_Config+0x15c>)
 8009030:	4313      	orrs	r3, r2
 8009032:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8009034:	4b2b      	ldr	r3, [pc, #172]	@ (80090e4 <RCCEx_PLL3_Config+0x15c>)
 8009036:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009038:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	699b      	ldr	r3, [r3, #24]
 8009040:	4928      	ldr	r1, [pc, #160]	@ (80090e4 <RCCEx_PLL3_Config+0x15c>)
 8009042:	4313      	orrs	r3, r2
 8009044:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8009046:	4b27      	ldr	r3, [pc, #156]	@ (80090e4 <RCCEx_PLL3_Config+0x15c>)
 8009048:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800904a:	4a26      	ldr	r2, [pc, #152]	@ (80090e4 <RCCEx_PLL3_Config+0x15c>)
 800904c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009050:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8009052:	4b24      	ldr	r3, [pc, #144]	@ (80090e4 <RCCEx_PLL3_Config+0x15c>)
 8009054:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009056:	4b24      	ldr	r3, [pc, #144]	@ (80090e8 <RCCEx_PLL3_Config+0x160>)
 8009058:	4013      	ands	r3, r2
 800905a:	687a      	ldr	r2, [r7, #4]
 800905c:	69d2      	ldr	r2, [r2, #28]
 800905e:	00d2      	lsls	r2, r2, #3
 8009060:	4920      	ldr	r1, [pc, #128]	@ (80090e4 <RCCEx_PLL3_Config+0x15c>)
 8009062:	4313      	orrs	r3, r2
 8009064:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8009066:	4b1f      	ldr	r3, [pc, #124]	@ (80090e4 <RCCEx_PLL3_Config+0x15c>)
 8009068:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800906a:	4a1e      	ldr	r2, [pc, #120]	@ (80090e4 <RCCEx_PLL3_Config+0x15c>)
 800906c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009070:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8009072:	683b      	ldr	r3, [r7, #0]
 8009074:	2b00      	cmp	r3, #0
 8009076:	d106      	bne.n	8009086 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8009078:	4b1a      	ldr	r3, [pc, #104]	@ (80090e4 <RCCEx_PLL3_Config+0x15c>)
 800907a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800907c:	4a19      	ldr	r2, [pc, #100]	@ (80090e4 <RCCEx_PLL3_Config+0x15c>)
 800907e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8009082:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8009084:	e00f      	b.n	80090a6 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8009086:	683b      	ldr	r3, [r7, #0]
 8009088:	2b01      	cmp	r3, #1
 800908a:	d106      	bne.n	800909a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800908c:	4b15      	ldr	r3, [pc, #84]	@ (80090e4 <RCCEx_PLL3_Config+0x15c>)
 800908e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009090:	4a14      	ldr	r2, [pc, #80]	@ (80090e4 <RCCEx_PLL3_Config+0x15c>)
 8009092:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8009096:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8009098:	e005      	b.n	80090a6 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800909a:	4b12      	ldr	r3, [pc, #72]	@ (80090e4 <RCCEx_PLL3_Config+0x15c>)
 800909c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800909e:	4a11      	ldr	r2, [pc, #68]	@ (80090e4 <RCCEx_PLL3_Config+0x15c>)
 80090a0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80090a4:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80090a6:	4b0f      	ldr	r3, [pc, #60]	@ (80090e4 <RCCEx_PLL3_Config+0x15c>)
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	4a0e      	ldr	r2, [pc, #56]	@ (80090e4 <RCCEx_PLL3_Config+0x15c>)
 80090ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80090b0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80090b2:	f7f8 ffff 	bl	80020b4 <HAL_GetTick>
 80090b6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80090b8:	e008      	b.n	80090cc <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80090ba:	f7f8 fffb 	bl	80020b4 <HAL_GetTick>
 80090be:	4602      	mov	r2, r0
 80090c0:	68bb      	ldr	r3, [r7, #8]
 80090c2:	1ad3      	subs	r3, r2, r3
 80090c4:	2b02      	cmp	r3, #2
 80090c6:	d901      	bls.n	80090cc <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80090c8:	2303      	movs	r3, #3
 80090ca:	e006      	b.n	80090da <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80090cc:	4b05      	ldr	r3, [pc, #20]	@ (80090e4 <RCCEx_PLL3_Config+0x15c>)
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80090d4:	2b00      	cmp	r3, #0
 80090d6:	d0f0      	beq.n	80090ba <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80090d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80090da:	4618      	mov	r0, r3
 80090dc:	3710      	adds	r7, #16
 80090de:	46bd      	mov	sp, r7
 80090e0:	bd80      	pop	{r7, pc}
 80090e2:	bf00      	nop
 80090e4:	58024400 	.word	0x58024400
 80090e8:	ffff0007 	.word	0xffff0007

080090ec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80090ec:	b580      	push	{r7, lr}
 80090ee:	b082      	sub	sp, #8
 80090f0:	af00      	add	r7, sp, #0
 80090f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	2b00      	cmp	r3, #0
 80090f8:	d101      	bne.n	80090fe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80090fa:	2301      	movs	r3, #1
 80090fc:	e049      	b.n	8009192 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009104:	b2db      	uxtb	r3, r3
 8009106:	2b00      	cmp	r3, #0
 8009108:	d106      	bne.n	8009118 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	2200      	movs	r2, #0
 800910e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009112:	6878      	ldr	r0, [r7, #4]
 8009114:	f7f8 fce4 	bl	8001ae0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	2202      	movs	r2, #2
 800911c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	681a      	ldr	r2, [r3, #0]
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	3304      	adds	r3, #4
 8009128:	4619      	mov	r1, r3
 800912a:	4610      	mov	r0, r2
 800912c:	f000 fc58 	bl	80099e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	2201      	movs	r2, #1
 8009134:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	2201      	movs	r2, #1
 800913c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	2201      	movs	r2, #1
 8009144:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	2201      	movs	r2, #1
 800914c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	2201      	movs	r2, #1
 8009154:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	2201      	movs	r2, #1
 800915c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	2201      	movs	r2, #1
 8009164:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	2201      	movs	r2, #1
 800916c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	2201      	movs	r2, #1
 8009174:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	2201      	movs	r2, #1
 800917c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	2201      	movs	r2, #1
 8009184:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	2201      	movs	r2, #1
 800918c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009190:	2300      	movs	r3, #0
}
 8009192:	4618      	mov	r0, r3
 8009194:	3708      	adds	r7, #8
 8009196:	46bd      	mov	sp, r7
 8009198:	bd80      	pop	{r7, pc}
	...

0800919c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800919c:	b480      	push	{r7}
 800919e:	b085      	sub	sp, #20
 80091a0:	af00      	add	r7, sp, #0
 80091a2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80091aa:	b2db      	uxtb	r3, r3
 80091ac:	2b01      	cmp	r3, #1
 80091ae:	d001      	beq.n	80091b4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80091b0:	2301      	movs	r3, #1
 80091b2:	e05e      	b.n	8009272 <HAL_TIM_Base_Start_IT+0xd6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	2202      	movs	r2, #2
 80091b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	68da      	ldr	r2, [r3, #12]
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	f042 0201 	orr.w	r2, r2, #1
 80091ca:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	4a2b      	ldr	r2, [pc, #172]	@ (8009280 <HAL_TIM_Base_Start_IT+0xe4>)
 80091d2:	4293      	cmp	r3, r2
 80091d4:	d02c      	beq.n	8009230 <HAL_TIM_Base_Start_IT+0x94>
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80091de:	d027      	beq.n	8009230 <HAL_TIM_Base_Start_IT+0x94>
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	4a27      	ldr	r2, [pc, #156]	@ (8009284 <HAL_TIM_Base_Start_IT+0xe8>)
 80091e6:	4293      	cmp	r3, r2
 80091e8:	d022      	beq.n	8009230 <HAL_TIM_Base_Start_IT+0x94>
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	4a26      	ldr	r2, [pc, #152]	@ (8009288 <HAL_TIM_Base_Start_IT+0xec>)
 80091f0:	4293      	cmp	r3, r2
 80091f2:	d01d      	beq.n	8009230 <HAL_TIM_Base_Start_IT+0x94>
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	4a24      	ldr	r2, [pc, #144]	@ (800928c <HAL_TIM_Base_Start_IT+0xf0>)
 80091fa:	4293      	cmp	r3, r2
 80091fc:	d018      	beq.n	8009230 <HAL_TIM_Base_Start_IT+0x94>
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	4a23      	ldr	r2, [pc, #140]	@ (8009290 <HAL_TIM_Base_Start_IT+0xf4>)
 8009204:	4293      	cmp	r3, r2
 8009206:	d013      	beq.n	8009230 <HAL_TIM_Base_Start_IT+0x94>
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	681b      	ldr	r3, [r3, #0]
 800920c:	4a21      	ldr	r2, [pc, #132]	@ (8009294 <HAL_TIM_Base_Start_IT+0xf8>)
 800920e:	4293      	cmp	r3, r2
 8009210:	d00e      	beq.n	8009230 <HAL_TIM_Base_Start_IT+0x94>
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	4a20      	ldr	r2, [pc, #128]	@ (8009298 <HAL_TIM_Base_Start_IT+0xfc>)
 8009218:	4293      	cmp	r3, r2
 800921a:	d009      	beq.n	8009230 <HAL_TIM_Base_Start_IT+0x94>
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	4a1e      	ldr	r2, [pc, #120]	@ (800929c <HAL_TIM_Base_Start_IT+0x100>)
 8009222:	4293      	cmp	r3, r2
 8009224:	d004      	beq.n	8009230 <HAL_TIM_Base_Start_IT+0x94>
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	681b      	ldr	r3, [r3, #0]
 800922a:	4a1d      	ldr	r2, [pc, #116]	@ (80092a0 <HAL_TIM_Base_Start_IT+0x104>)
 800922c:	4293      	cmp	r3, r2
 800922e:	d115      	bne.n	800925c <HAL_TIM_Base_Start_IT+0xc0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	689a      	ldr	r2, [r3, #8]
 8009236:	4b1b      	ldr	r3, [pc, #108]	@ (80092a4 <HAL_TIM_Base_Start_IT+0x108>)
 8009238:	4013      	ands	r3, r2
 800923a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800923c:	68fb      	ldr	r3, [r7, #12]
 800923e:	2b06      	cmp	r3, #6
 8009240:	d015      	beq.n	800926e <HAL_TIM_Base_Start_IT+0xd2>
 8009242:	68fb      	ldr	r3, [r7, #12]
 8009244:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009248:	d011      	beq.n	800926e <HAL_TIM_Base_Start_IT+0xd2>
    {
      __HAL_TIM_ENABLE(htim);
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	681a      	ldr	r2, [r3, #0]
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	f042 0201 	orr.w	r2, r2, #1
 8009258:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800925a:	e008      	b.n	800926e <HAL_TIM_Base_Start_IT+0xd2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	681a      	ldr	r2, [r3, #0]
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	f042 0201 	orr.w	r2, r2, #1
 800926a:	601a      	str	r2, [r3, #0]
 800926c:	e000      	b.n	8009270 <HAL_TIM_Base_Start_IT+0xd4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800926e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009270:	2300      	movs	r3, #0
}
 8009272:	4618      	mov	r0, r3
 8009274:	3714      	adds	r7, #20
 8009276:	46bd      	mov	sp, r7
 8009278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800927c:	4770      	bx	lr
 800927e:	bf00      	nop
 8009280:	40010000 	.word	0x40010000
 8009284:	40000400 	.word	0x40000400
 8009288:	40000800 	.word	0x40000800
 800928c:	40000c00 	.word	0x40000c00
 8009290:	40010400 	.word	0x40010400
 8009294:	40001800 	.word	0x40001800
 8009298:	40014000 	.word	0x40014000
 800929c:	4000e000 	.word	0x4000e000
 80092a0:	4000e400 	.word	0x4000e400
 80092a4:	00010007 	.word	0x00010007

080092a8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80092a8:	b580      	push	{r7, lr}
 80092aa:	b082      	sub	sp, #8
 80092ac:	af00      	add	r7, sp, #0
 80092ae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	2b00      	cmp	r3, #0
 80092b4:	d101      	bne.n	80092ba <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80092b6:	2301      	movs	r3, #1
 80092b8:	e049      	b.n	800934e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80092c0:	b2db      	uxtb	r3, r3
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d106      	bne.n	80092d4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	2200      	movs	r2, #0
 80092ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80092ce:	6878      	ldr	r0, [r7, #4]
 80092d0:	f000 f841 	bl	8009356 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	2202      	movs	r2, #2
 80092d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	681a      	ldr	r2, [r3, #0]
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	3304      	adds	r3, #4
 80092e4:	4619      	mov	r1, r3
 80092e6:	4610      	mov	r0, r2
 80092e8:	f000 fb7a 	bl	80099e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	2201      	movs	r2, #1
 80092f0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	2201      	movs	r2, #1
 80092f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	2201      	movs	r2, #1
 8009300:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	2201      	movs	r2, #1
 8009308:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	2201      	movs	r2, #1
 8009310:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	2201      	movs	r2, #1
 8009318:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	2201      	movs	r2, #1
 8009320:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	2201      	movs	r2, #1
 8009328:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	2201      	movs	r2, #1
 8009330:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	2201      	movs	r2, #1
 8009338:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	2201      	movs	r2, #1
 8009340:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	2201      	movs	r2, #1
 8009348:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800934c:	2300      	movs	r3, #0
}
 800934e:	4618      	mov	r0, r3
 8009350:	3708      	adds	r7, #8
 8009352:	46bd      	mov	sp, r7
 8009354:	bd80      	pop	{r7, pc}

08009356 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8009356:	b480      	push	{r7}
 8009358:	b083      	sub	sp, #12
 800935a:	af00      	add	r7, sp, #0
 800935c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800935e:	bf00      	nop
 8009360:	370c      	adds	r7, #12
 8009362:	46bd      	mov	sp, r7
 8009364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009368:	4770      	bx	lr

0800936a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800936a:	b580      	push	{r7, lr}
 800936c:	b084      	sub	sp, #16
 800936e:	af00      	add	r7, sp, #0
 8009370:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	68db      	ldr	r3, [r3, #12]
 8009378:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	681b      	ldr	r3, [r3, #0]
 800937e:	691b      	ldr	r3, [r3, #16]
 8009380:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8009382:	68bb      	ldr	r3, [r7, #8]
 8009384:	f003 0302 	and.w	r3, r3, #2
 8009388:	2b00      	cmp	r3, #0
 800938a:	d020      	beq.n	80093ce <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800938c:	68fb      	ldr	r3, [r7, #12]
 800938e:	f003 0302 	and.w	r3, r3, #2
 8009392:	2b00      	cmp	r3, #0
 8009394:	d01b      	beq.n	80093ce <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	f06f 0202 	mvn.w	r2, #2
 800939e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	2201      	movs	r2, #1
 80093a4:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	699b      	ldr	r3, [r3, #24]
 80093ac:	f003 0303 	and.w	r3, r3, #3
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	d003      	beq.n	80093bc <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80093b4:	6878      	ldr	r0, [r7, #4]
 80093b6:	f000 faf5 	bl	80099a4 <HAL_TIM_IC_CaptureCallback>
 80093ba:	e005      	b.n	80093c8 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80093bc:	6878      	ldr	r0, [r7, #4]
 80093be:	f000 fae7 	bl	8009990 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80093c2:	6878      	ldr	r0, [r7, #4]
 80093c4:	f000 faf8 	bl	80099b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	2200      	movs	r2, #0
 80093cc:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80093ce:	68bb      	ldr	r3, [r7, #8]
 80093d0:	f003 0304 	and.w	r3, r3, #4
 80093d4:	2b00      	cmp	r3, #0
 80093d6:	d020      	beq.n	800941a <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80093d8:	68fb      	ldr	r3, [r7, #12]
 80093da:	f003 0304 	and.w	r3, r3, #4
 80093de:	2b00      	cmp	r3, #0
 80093e0:	d01b      	beq.n	800941a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	681b      	ldr	r3, [r3, #0]
 80093e6:	f06f 0204 	mvn.w	r2, #4
 80093ea:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	2202      	movs	r2, #2
 80093f0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	699b      	ldr	r3, [r3, #24]
 80093f8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80093fc:	2b00      	cmp	r3, #0
 80093fe:	d003      	beq.n	8009408 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009400:	6878      	ldr	r0, [r7, #4]
 8009402:	f000 facf 	bl	80099a4 <HAL_TIM_IC_CaptureCallback>
 8009406:	e005      	b.n	8009414 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009408:	6878      	ldr	r0, [r7, #4]
 800940a:	f000 fac1 	bl	8009990 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800940e:	6878      	ldr	r0, [r7, #4]
 8009410:	f000 fad2 	bl	80099b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	2200      	movs	r2, #0
 8009418:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800941a:	68bb      	ldr	r3, [r7, #8]
 800941c:	f003 0308 	and.w	r3, r3, #8
 8009420:	2b00      	cmp	r3, #0
 8009422:	d020      	beq.n	8009466 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8009424:	68fb      	ldr	r3, [r7, #12]
 8009426:	f003 0308 	and.w	r3, r3, #8
 800942a:	2b00      	cmp	r3, #0
 800942c:	d01b      	beq.n	8009466 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	681b      	ldr	r3, [r3, #0]
 8009432:	f06f 0208 	mvn.w	r2, #8
 8009436:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	2204      	movs	r2, #4
 800943c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	69db      	ldr	r3, [r3, #28]
 8009444:	f003 0303 	and.w	r3, r3, #3
 8009448:	2b00      	cmp	r3, #0
 800944a:	d003      	beq.n	8009454 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800944c:	6878      	ldr	r0, [r7, #4]
 800944e:	f000 faa9 	bl	80099a4 <HAL_TIM_IC_CaptureCallback>
 8009452:	e005      	b.n	8009460 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009454:	6878      	ldr	r0, [r7, #4]
 8009456:	f000 fa9b 	bl	8009990 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800945a:	6878      	ldr	r0, [r7, #4]
 800945c:	f000 faac 	bl	80099b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	2200      	movs	r2, #0
 8009464:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8009466:	68bb      	ldr	r3, [r7, #8]
 8009468:	f003 0310 	and.w	r3, r3, #16
 800946c:	2b00      	cmp	r3, #0
 800946e:	d020      	beq.n	80094b2 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	f003 0310 	and.w	r3, r3, #16
 8009476:	2b00      	cmp	r3, #0
 8009478:	d01b      	beq.n	80094b2 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	f06f 0210 	mvn.w	r2, #16
 8009482:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	2208      	movs	r2, #8
 8009488:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	69db      	ldr	r3, [r3, #28]
 8009490:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009494:	2b00      	cmp	r3, #0
 8009496:	d003      	beq.n	80094a0 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009498:	6878      	ldr	r0, [r7, #4]
 800949a:	f000 fa83 	bl	80099a4 <HAL_TIM_IC_CaptureCallback>
 800949e:	e005      	b.n	80094ac <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80094a0:	6878      	ldr	r0, [r7, #4]
 80094a2:	f000 fa75 	bl	8009990 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80094a6:	6878      	ldr	r0, [r7, #4]
 80094a8:	f000 fa86 	bl	80099b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	2200      	movs	r2, #0
 80094b0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80094b2:	68bb      	ldr	r3, [r7, #8]
 80094b4:	f003 0301 	and.w	r3, r3, #1
 80094b8:	2b00      	cmp	r3, #0
 80094ba:	d00c      	beq.n	80094d6 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80094bc:	68fb      	ldr	r3, [r7, #12]
 80094be:	f003 0301 	and.w	r3, r3, #1
 80094c2:	2b00      	cmp	r3, #0
 80094c4:	d007      	beq.n	80094d6 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	f06f 0201 	mvn.w	r2, #1
 80094ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80094d0:	6878      	ldr	r0, [r7, #4]
 80094d2:	f7f8 f87d 	bl	80015d0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80094d6:	68bb      	ldr	r3, [r7, #8]
 80094d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80094dc:	2b00      	cmp	r3, #0
 80094de:	d104      	bne.n	80094ea <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80094e0:	68bb      	ldr	r3, [r7, #8]
 80094e2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	d00c      	beq.n	8009504 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80094ea:	68fb      	ldr	r3, [r7, #12]
 80094ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80094f0:	2b00      	cmp	r3, #0
 80094f2:	d007      	beq.n	8009504 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80094fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80094fe:	6878      	ldr	r0, [r7, #4]
 8009500:	f000 ffc6 	bl	800a490 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8009504:	68bb      	ldr	r3, [r7, #8]
 8009506:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800950a:	2b00      	cmp	r3, #0
 800950c:	d00c      	beq.n	8009528 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800950e:	68fb      	ldr	r3, [r7, #12]
 8009510:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009514:	2b00      	cmp	r3, #0
 8009516:	d007      	beq.n	8009528 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8009520:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8009522:	6878      	ldr	r0, [r7, #4]
 8009524:	f000 ffbe 	bl	800a4a4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8009528:	68bb      	ldr	r3, [r7, #8]
 800952a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800952e:	2b00      	cmp	r3, #0
 8009530:	d00c      	beq.n	800954c <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8009532:	68fb      	ldr	r3, [r7, #12]
 8009534:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009538:	2b00      	cmp	r3, #0
 800953a:	d007      	beq.n	800954c <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8009544:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009546:	6878      	ldr	r0, [r7, #4]
 8009548:	f000 fa40 	bl	80099cc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800954c:	68bb      	ldr	r3, [r7, #8]
 800954e:	f003 0320 	and.w	r3, r3, #32
 8009552:	2b00      	cmp	r3, #0
 8009554:	d00c      	beq.n	8009570 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8009556:	68fb      	ldr	r3, [r7, #12]
 8009558:	f003 0320 	and.w	r3, r3, #32
 800955c:	2b00      	cmp	r3, #0
 800955e:	d007      	beq.n	8009570 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	f06f 0220 	mvn.w	r2, #32
 8009568:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800956a:	6878      	ldr	r0, [r7, #4]
 800956c:	f000 ff86 	bl	800a47c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009570:	bf00      	nop
 8009572:	3710      	adds	r7, #16
 8009574:	46bd      	mov	sp, r7
 8009576:	bd80      	pop	{r7, pc}

08009578 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009578:	b580      	push	{r7, lr}
 800957a:	b086      	sub	sp, #24
 800957c:	af00      	add	r7, sp, #0
 800957e:	60f8      	str	r0, [r7, #12]
 8009580:	60b9      	str	r1, [r7, #8]
 8009582:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009584:	2300      	movs	r3, #0
 8009586:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009588:	68fb      	ldr	r3, [r7, #12]
 800958a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800958e:	2b01      	cmp	r3, #1
 8009590:	d101      	bne.n	8009596 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8009592:	2302      	movs	r3, #2
 8009594:	e0ff      	b.n	8009796 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8009596:	68fb      	ldr	r3, [r7, #12]
 8009598:	2201      	movs	r2, #1
 800959a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	2b14      	cmp	r3, #20
 80095a2:	f200 80f0 	bhi.w	8009786 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80095a6:	a201      	add	r2, pc, #4	@ (adr r2, 80095ac <HAL_TIM_PWM_ConfigChannel+0x34>)
 80095a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80095ac:	08009601 	.word	0x08009601
 80095b0:	08009787 	.word	0x08009787
 80095b4:	08009787 	.word	0x08009787
 80095b8:	08009787 	.word	0x08009787
 80095bc:	08009641 	.word	0x08009641
 80095c0:	08009787 	.word	0x08009787
 80095c4:	08009787 	.word	0x08009787
 80095c8:	08009787 	.word	0x08009787
 80095cc:	08009683 	.word	0x08009683
 80095d0:	08009787 	.word	0x08009787
 80095d4:	08009787 	.word	0x08009787
 80095d8:	08009787 	.word	0x08009787
 80095dc:	080096c3 	.word	0x080096c3
 80095e0:	08009787 	.word	0x08009787
 80095e4:	08009787 	.word	0x08009787
 80095e8:	08009787 	.word	0x08009787
 80095ec:	08009705 	.word	0x08009705
 80095f0:	08009787 	.word	0x08009787
 80095f4:	08009787 	.word	0x08009787
 80095f8:	08009787 	.word	0x08009787
 80095fc:	08009745 	.word	0x08009745
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009600:	68fb      	ldr	r3, [r7, #12]
 8009602:	681b      	ldr	r3, [r3, #0]
 8009604:	68b9      	ldr	r1, [r7, #8]
 8009606:	4618      	mov	r0, r3
 8009608:	f000 fa9c 	bl	8009b44 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800960c:	68fb      	ldr	r3, [r7, #12]
 800960e:	681b      	ldr	r3, [r3, #0]
 8009610:	699a      	ldr	r2, [r3, #24]
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	681b      	ldr	r3, [r3, #0]
 8009616:	f042 0208 	orr.w	r2, r2, #8
 800961a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800961c:	68fb      	ldr	r3, [r7, #12]
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	699a      	ldr	r2, [r3, #24]
 8009622:	68fb      	ldr	r3, [r7, #12]
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	f022 0204 	bic.w	r2, r2, #4
 800962a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800962c:	68fb      	ldr	r3, [r7, #12]
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	6999      	ldr	r1, [r3, #24]
 8009632:	68bb      	ldr	r3, [r7, #8]
 8009634:	691a      	ldr	r2, [r3, #16]
 8009636:	68fb      	ldr	r3, [r7, #12]
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	430a      	orrs	r2, r1
 800963c:	619a      	str	r2, [r3, #24]
      break;
 800963e:	e0a5      	b.n	800978c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	68b9      	ldr	r1, [r7, #8]
 8009646:	4618      	mov	r0, r3
 8009648:	f000 fb0c 	bl	8009c64 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800964c:	68fb      	ldr	r3, [r7, #12]
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	699a      	ldr	r2, [r3, #24]
 8009652:	68fb      	ldr	r3, [r7, #12]
 8009654:	681b      	ldr	r3, [r3, #0]
 8009656:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800965a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800965c:	68fb      	ldr	r3, [r7, #12]
 800965e:	681b      	ldr	r3, [r3, #0]
 8009660:	699a      	ldr	r2, [r3, #24]
 8009662:	68fb      	ldr	r3, [r7, #12]
 8009664:	681b      	ldr	r3, [r3, #0]
 8009666:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800966a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800966c:	68fb      	ldr	r3, [r7, #12]
 800966e:	681b      	ldr	r3, [r3, #0]
 8009670:	6999      	ldr	r1, [r3, #24]
 8009672:	68bb      	ldr	r3, [r7, #8]
 8009674:	691b      	ldr	r3, [r3, #16]
 8009676:	021a      	lsls	r2, r3, #8
 8009678:	68fb      	ldr	r3, [r7, #12]
 800967a:	681b      	ldr	r3, [r3, #0]
 800967c:	430a      	orrs	r2, r1
 800967e:	619a      	str	r2, [r3, #24]
      break;
 8009680:	e084      	b.n	800978c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009682:	68fb      	ldr	r3, [r7, #12]
 8009684:	681b      	ldr	r3, [r3, #0]
 8009686:	68b9      	ldr	r1, [r7, #8]
 8009688:	4618      	mov	r0, r3
 800968a:	f000 fb75 	bl	8009d78 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800968e:	68fb      	ldr	r3, [r7, #12]
 8009690:	681b      	ldr	r3, [r3, #0]
 8009692:	69da      	ldr	r2, [r3, #28]
 8009694:	68fb      	ldr	r3, [r7, #12]
 8009696:	681b      	ldr	r3, [r3, #0]
 8009698:	f042 0208 	orr.w	r2, r2, #8
 800969c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800969e:	68fb      	ldr	r3, [r7, #12]
 80096a0:	681b      	ldr	r3, [r3, #0]
 80096a2:	69da      	ldr	r2, [r3, #28]
 80096a4:	68fb      	ldr	r3, [r7, #12]
 80096a6:	681b      	ldr	r3, [r3, #0]
 80096a8:	f022 0204 	bic.w	r2, r2, #4
 80096ac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80096ae:	68fb      	ldr	r3, [r7, #12]
 80096b0:	681b      	ldr	r3, [r3, #0]
 80096b2:	69d9      	ldr	r1, [r3, #28]
 80096b4:	68bb      	ldr	r3, [r7, #8]
 80096b6:	691a      	ldr	r2, [r3, #16]
 80096b8:	68fb      	ldr	r3, [r7, #12]
 80096ba:	681b      	ldr	r3, [r3, #0]
 80096bc:	430a      	orrs	r2, r1
 80096be:	61da      	str	r2, [r3, #28]
      break;
 80096c0:	e064      	b.n	800978c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80096c2:	68fb      	ldr	r3, [r7, #12]
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	68b9      	ldr	r1, [r7, #8]
 80096c8:	4618      	mov	r0, r3
 80096ca:	f000 fbdd 	bl	8009e88 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80096ce:	68fb      	ldr	r3, [r7, #12]
 80096d0:	681b      	ldr	r3, [r3, #0]
 80096d2:	69da      	ldr	r2, [r3, #28]
 80096d4:	68fb      	ldr	r3, [r7, #12]
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80096dc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80096de:	68fb      	ldr	r3, [r7, #12]
 80096e0:	681b      	ldr	r3, [r3, #0]
 80096e2:	69da      	ldr	r2, [r3, #28]
 80096e4:	68fb      	ldr	r3, [r7, #12]
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80096ec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80096ee:	68fb      	ldr	r3, [r7, #12]
 80096f0:	681b      	ldr	r3, [r3, #0]
 80096f2:	69d9      	ldr	r1, [r3, #28]
 80096f4:	68bb      	ldr	r3, [r7, #8]
 80096f6:	691b      	ldr	r3, [r3, #16]
 80096f8:	021a      	lsls	r2, r3, #8
 80096fa:	68fb      	ldr	r3, [r7, #12]
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	430a      	orrs	r2, r1
 8009700:	61da      	str	r2, [r3, #28]
      break;
 8009702:	e043      	b.n	800978c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8009704:	68fb      	ldr	r3, [r7, #12]
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	68b9      	ldr	r1, [r7, #8]
 800970a:	4618      	mov	r0, r3
 800970c:	f000 fc26 	bl	8009f5c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8009710:	68fb      	ldr	r3, [r7, #12]
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009716:	68fb      	ldr	r3, [r7, #12]
 8009718:	681b      	ldr	r3, [r3, #0]
 800971a:	f042 0208 	orr.w	r2, r2, #8
 800971e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8009720:	68fb      	ldr	r3, [r7, #12]
 8009722:	681b      	ldr	r3, [r3, #0]
 8009724:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009726:	68fb      	ldr	r3, [r7, #12]
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	f022 0204 	bic.w	r2, r2, #4
 800972e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8009730:	68fb      	ldr	r3, [r7, #12]
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8009736:	68bb      	ldr	r3, [r7, #8]
 8009738:	691a      	ldr	r2, [r3, #16]
 800973a:	68fb      	ldr	r3, [r7, #12]
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	430a      	orrs	r2, r1
 8009740:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8009742:	e023      	b.n	800978c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8009744:	68fb      	ldr	r3, [r7, #12]
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	68b9      	ldr	r1, [r7, #8]
 800974a:	4618      	mov	r0, r3
 800974c:	f000 fc6a 	bl	800a024 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8009750:	68fb      	ldr	r3, [r7, #12]
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009756:	68fb      	ldr	r3, [r7, #12]
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800975e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8009760:	68fb      	ldr	r3, [r7, #12]
 8009762:	681b      	ldr	r3, [r3, #0]
 8009764:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009766:	68fb      	ldr	r3, [r7, #12]
 8009768:	681b      	ldr	r3, [r3, #0]
 800976a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800976e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8009770:	68fb      	ldr	r3, [r7, #12]
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8009776:	68bb      	ldr	r3, [r7, #8]
 8009778:	691b      	ldr	r3, [r3, #16]
 800977a:	021a      	lsls	r2, r3, #8
 800977c:	68fb      	ldr	r3, [r7, #12]
 800977e:	681b      	ldr	r3, [r3, #0]
 8009780:	430a      	orrs	r2, r1
 8009782:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8009784:	e002      	b.n	800978c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8009786:	2301      	movs	r3, #1
 8009788:	75fb      	strb	r3, [r7, #23]
      break;
 800978a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800978c:	68fb      	ldr	r3, [r7, #12]
 800978e:	2200      	movs	r2, #0
 8009790:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009794:	7dfb      	ldrb	r3, [r7, #23]
}
 8009796:	4618      	mov	r0, r3
 8009798:	3718      	adds	r7, #24
 800979a:	46bd      	mov	sp, r7
 800979c:	bd80      	pop	{r7, pc}
 800979e:	bf00      	nop

080097a0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80097a0:	b580      	push	{r7, lr}
 80097a2:	b084      	sub	sp, #16
 80097a4:	af00      	add	r7, sp, #0
 80097a6:	6078      	str	r0, [r7, #4]
 80097a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80097aa:	2300      	movs	r3, #0
 80097ac:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80097b4:	2b01      	cmp	r3, #1
 80097b6:	d101      	bne.n	80097bc <HAL_TIM_ConfigClockSource+0x1c>
 80097b8:	2302      	movs	r3, #2
 80097ba:	e0dc      	b.n	8009976 <HAL_TIM_ConfigClockSource+0x1d6>
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	2201      	movs	r2, #1
 80097c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	2202      	movs	r2, #2
 80097c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	689b      	ldr	r3, [r3, #8]
 80097d2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80097d4:	68ba      	ldr	r2, [r7, #8]
 80097d6:	4b6a      	ldr	r3, [pc, #424]	@ (8009980 <HAL_TIM_ConfigClockSource+0x1e0>)
 80097d8:	4013      	ands	r3, r2
 80097da:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80097dc:	68bb      	ldr	r3, [r7, #8]
 80097de:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80097e2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	68ba      	ldr	r2, [r7, #8]
 80097ea:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80097ec:	683b      	ldr	r3, [r7, #0]
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	4a64      	ldr	r2, [pc, #400]	@ (8009984 <HAL_TIM_ConfigClockSource+0x1e4>)
 80097f2:	4293      	cmp	r3, r2
 80097f4:	f000 80a9 	beq.w	800994a <HAL_TIM_ConfigClockSource+0x1aa>
 80097f8:	4a62      	ldr	r2, [pc, #392]	@ (8009984 <HAL_TIM_ConfigClockSource+0x1e4>)
 80097fa:	4293      	cmp	r3, r2
 80097fc:	f200 80ae 	bhi.w	800995c <HAL_TIM_ConfigClockSource+0x1bc>
 8009800:	4a61      	ldr	r2, [pc, #388]	@ (8009988 <HAL_TIM_ConfigClockSource+0x1e8>)
 8009802:	4293      	cmp	r3, r2
 8009804:	f000 80a1 	beq.w	800994a <HAL_TIM_ConfigClockSource+0x1aa>
 8009808:	4a5f      	ldr	r2, [pc, #380]	@ (8009988 <HAL_TIM_ConfigClockSource+0x1e8>)
 800980a:	4293      	cmp	r3, r2
 800980c:	f200 80a6 	bhi.w	800995c <HAL_TIM_ConfigClockSource+0x1bc>
 8009810:	4a5e      	ldr	r2, [pc, #376]	@ (800998c <HAL_TIM_ConfigClockSource+0x1ec>)
 8009812:	4293      	cmp	r3, r2
 8009814:	f000 8099 	beq.w	800994a <HAL_TIM_ConfigClockSource+0x1aa>
 8009818:	4a5c      	ldr	r2, [pc, #368]	@ (800998c <HAL_TIM_ConfigClockSource+0x1ec>)
 800981a:	4293      	cmp	r3, r2
 800981c:	f200 809e 	bhi.w	800995c <HAL_TIM_ConfigClockSource+0x1bc>
 8009820:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8009824:	f000 8091 	beq.w	800994a <HAL_TIM_ConfigClockSource+0x1aa>
 8009828:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800982c:	f200 8096 	bhi.w	800995c <HAL_TIM_ConfigClockSource+0x1bc>
 8009830:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009834:	f000 8089 	beq.w	800994a <HAL_TIM_ConfigClockSource+0x1aa>
 8009838:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800983c:	f200 808e 	bhi.w	800995c <HAL_TIM_ConfigClockSource+0x1bc>
 8009840:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009844:	d03e      	beq.n	80098c4 <HAL_TIM_ConfigClockSource+0x124>
 8009846:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800984a:	f200 8087 	bhi.w	800995c <HAL_TIM_ConfigClockSource+0x1bc>
 800984e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009852:	f000 8086 	beq.w	8009962 <HAL_TIM_ConfigClockSource+0x1c2>
 8009856:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800985a:	d87f      	bhi.n	800995c <HAL_TIM_ConfigClockSource+0x1bc>
 800985c:	2b70      	cmp	r3, #112	@ 0x70
 800985e:	d01a      	beq.n	8009896 <HAL_TIM_ConfigClockSource+0xf6>
 8009860:	2b70      	cmp	r3, #112	@ 0x70
 8009862:	d87b      	bhi.n	800995c <HAL_TIM_ConfigClockSource+0x1bc>
 8009864:	2b60      	cmp	r3, #96	@ 0x60
 8009866:	d050      	beq.n	800990a <HAL_TIM_ConfigClockSource+0x16a>
 8009868:	2b60      	cmp	r3, #96	@ 0x60
 800986a:	d877      	bhi.n	800995c <HAL_TIM_ConfigClockSource+0x1bc>
 800986c:	2b50      	cmp	r3, #80	@ 0x50
 800986e:	d03c      	beq.n	80098ea <HAL_TIM_ConfigClockSource+0x14a>
 8009870:	2b50      	cmp	r3, #80	@ 0x50
 8009872:	d873      	bhi.n	800995c <HAL_TIM_ConfigClockSource+0x1bc>
 8009874:	2b40      	cmp	r3, #64	@ 0x40
 8009876:	d058      	beq.n	800992a <HAL_TIM_ConfigClockSource+0x18a>
 8009878:	2b40      	cmp	r3, #64	@ 0x40
 800987a:	d86f      	bhi.n	800995c <HAL_TIM_ConfigClockSource+0x1bc>
 800987c:	2b30      	cmp	r3, #48	@ 0x30
 800987e:	d064      	beq.n	800994a <HAL_TIM_ConfigClockSource+0x1aa>
 8009880:	2b30      	cmp	r3, #48	@ 0x30
 8009882:	d86b      	bhi.n	800995c <HAL_TIM_ConfigClockSource+0x1bc>
 8009884:	2b20      	cmp	r3, #32
 8009886:	d060      	beq.n	800994a <HAL_TIM_ConfigClockSource+0x1aa>
 8009888:	2b20      	cmp	r3, #32
 800988a:	d867      	bhi.n	800995c <HAL_TIM_ConfigClockSource+0x1bc>
 800988c:	2b00      	cmp	r3, #0
 800988e:	d05c      	beq.n	800994a <HAL_TIM_ConfigClockSource+0x1aa>
 8009890:	2b10      	cmp	r3, #16
 8009892:	d05a      	beq.n	800994a <HAL_TIM_ConfigClockSource+0x1aa>
 8009894:	e062      	b.n	800995c <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800989a:	683b      	ldr	r3, [r7, #0]
 800989c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800989e:	683b      	ldr	r3, [r7, #0]
 80098a0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80098a2:	683b      	ldr	r3, [r7, #0]
 80098a4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80098a6:	f000 fca1 	bl	800a1ec <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	681b      	ldr	r3, [r3, #0]
 80098ae:	689b      	ldr	r3, [r3, #8]
 80098b0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80098b2:	68bb      	ldr	r3, [r7, #8]
 80098b4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80098b8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	681b      	ldr	r3, [r3, #0]
 80098be:	68ba      	ldr	r2, [r7, #8]
 80098c0:	609a      	str	r2, [r3, #8]
      break;
 80098c2:	e04f      	b.n	8009964 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80098c8:	683b      	ldr	r3, [r7, #0]
 80098ca:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80098cc:	683b      	ldr	r3, [r7, #0]
 80098ce:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80098d0:	683b      	ldr	r3, [r7, #0]
 80098d2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80098d4:	f000 fc8a 	bl	800a1ec <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	689a      	ldr	r2, [r3, #8]
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	681b      	ldr	r3, [r3, #0]
 80098e2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80098e6:	609a      	str	r2, [r3, #8]
      break;
 80098e8:	e03c      	b.n	8009964 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80098ee:	683b      	ldr	r3, [r7, #0]
 80098f0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80098f2:	683b      	ldr	r3, [r7, #0]
 80098f4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80098f6:	461a      	mov	r2, r3
 80098f8:	f000 fbfa 	bl	800a0f0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	681b      	ldr	r3, [r3, #0]
 8009900:	2150      	movs	r1, #80	@ 0x50
 8009902:	4618      	mov	r0, r3
 8009904:	f000 fc54 	bl	800a1b0 <TIM_ITRx_SetConfig>
      break;
 8009908:	e02c      	b.n	8009964 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800990e:	683b      	ldr	r3, [r7, #0]
 8009910:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009912:	683b      	ldr	r3, [r7, #0]
 8009914:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009916:	461a      	mov	r2, r3
 8009918:	f000 fc19 	bl	800a14e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	681b      	ldr	r3, [r3, #0]
 8009920:	2160      	movs	r1, #96	@ 0x60
 8009922:	4618      	mov	r0, r3
 8009924:	f000 fc44 	bl	800a1b0 <TIM_ITRx_SetConfig>
      break;
 8009928:	e01c      	b.n	8009964 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800992e:	683b      	ldr	r3, [r7, #0]
 8009930:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009932:	683b      	ldr	r3, [r7, #0]
 8009934:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009936:	461a      	mov	r2, r3
 8009938:	f000 fbda 	bl	800a0f0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	681b      	ldr	r3, [r3, #0]
 8009940:	2140      	movs	r1, #64	@ 0x40
 8009942:	4618      	mov	r0, r3
 8009944:	f000 fc34 	bl	800a1b0 <TIM_ITRx_SetConfig>
      break;
 8009948:	e00c      	b.n	8009964 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	681a      	ldr	r2, [r3, #0]
 800994e:	683b      	ldr	r3, [r7, #0]
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	4619      	mov	r1, r3
 8009954:	4610      	mov	r0, r2
 8009956:	f000 fc2b 	bl	800a1b0 <TIM_ITRx_SetConfig>
      break;
 800995a:	e003      	b.n	8009964 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800995c:	2301      	movs	r3, #1
 800995e:	73fb      	strb	r3, [r7, #15]
      break;
 8009960:	e000      	b.n	8009964 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 8009962:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	2201      	movs	r2, #1
 8009968:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	2200      	movs	r2, #0
 8009970:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009974:	7bfb      	ldrb	r3, [r7, #15]
}
 8009976:	4618      	mov	r0, r3
 8009978:	3710      	adds	r7, #16
 800997a:	46bd      	mov	sp, r7
 800997c:	bd80      	pop	{r7, pc}
 800997e:	bf00      	nop
 8009980:	ffceff88 	.word	0xffceff88
 8009984:	00100040 	.word	0x00100040
 8009988:	00100030 	.word	0x00100030
 800998c:	00100020 	.word	0x00100020

08009990 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009990:	b480      	push	{r7}
 8009992:	b083      	sub	sp, #12
 8009994:	af00      	add	r7, sp, #0
 8009996:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009998:	bf00      	nop
 800999a:	370c      	adds	r7, #12
 800999c:	46bd      	mov	sp, r7
 800999e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099a2:	4770      	bx	lr

080099a4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80099a4:	b480      	push	{r7}
 80099a6:	b083      	sub	sp, #12
 80099a8:	af00      	add	r7, sp, #0
 80099aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80099ac:	bf00      	nop
 80099ae:	370c      	adds	r7, #12
 80099b0:	46bd      	mov	sp, r7
 80099b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099b6:	4770      	bx	lr

080099b8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80099b8:	b480      	push	{r7}
 80099ba:	b083      	sub	sp, #12
 80099bc:	af00      	add	r7, sp, #0
 80099be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80099c0:	bf00      	nop
 80099c2:	370c      	adds	r7, #12
 80099c4:	46bd      	mov	sp, r7
 80099c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099ca:	4770      	bx	lr

080099cc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80099cc:	b480      	push	{r7}
 80099ce:	b083      	sub	sp, #12
 80099d0:	af00      	add	r7, sp, #0
 80099d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80099d4:	bf00      	nop
 80099d6:	370c      	adds	r7, #12
 80099d8:	46bd      	mov	sp, r7
 80099da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099de:	4770      	bx	lr

080099e0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80099e0:	b480      	push	{r7}
 80099e2:	b085      	sub	sp, #20
 80099e4:	af00      	add	r7, sp, #0
 80099e6:	6078      	str	r0, [r7, #4]
 80099e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	681b      	ldr	r3, [r3, #0]
 80099ee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	4a4a      	ldr	r2, [pc, #296]	@ (8009b1c <TIM_Base_SetConfig+0x13c>)
 80099f4:	4293      	cmp	r3, r2
 80099f6:	d013      	beq.n	8009a20 <TIM_Base_SetConfig+0x40>
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80099fe:	d00f      	beq.n	8009a20 <TIM_Base_SetConfig+0x40>
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	4a47      	ldr	r2, [pc, #284]	@ (8009b20 <TIM_Base_SetConfig+0x140>)
 8009a04:	4293      	cmp	r3, r2
 8009a06:	d00b      	beq.n	8009a20 <TIM_Base_SetConfig+0x40>
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	4a46      	ldr	r2, [pc, #280]	@ (8009b24 <TIM_Base_SetConfig+0x144>)
 8009a0c:	4293      	cmp	r3, r2
 8009a0e:	d007      	beq.n	8009a20 <TIM_Base_SetConfig+0x40>
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	4a45      	ldr	r2, [pc, #276]	@ (8009b28 <TIM_Base_SetConfig+0x148>)
 8009a14:	4293      	cmp	r3, r2
 8009a16:	d003      	beq.n	8009a20 <TIM_Base_SetConfig+0x40>
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	4a44      	ldr	r2, [pc, #272]	@ (8009b2c <TIM_Base_SetConfig+0x14c>)
 8009a1c:	4293      	cmp	r3, r2
 8009a1e:	d108      	bne.n	8009a32 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009a20:	68fb      	ldr	r3, [r7, #12]
 8009a22:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009a26:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009a28:	683b      	ldr	r3, [r7, #0]
 8009a2a:	685b      	ldr	r3, [r3, #4]
 8009a2c:	68fa      	ldr	r2, [r7, #12]
 8009a2e:	4313      	orrs	r3, r2
 8009a30:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	4a39      	ldr	r2, [pc, #228]	@ (8009b1c <TIM_Base_SetConfig+0x13c>)
 8009a36:	4293      	cmp	r3, r2
 8009a38:	d027      	beq.n	8009a8a <TIM_Base_SetConfig+0xaa>
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009a40:	d023      	beq.n	8009a8a <TIM_Base_SetConfig+0xaa>
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	4a36      	ldr	r2, [pc, #216]	@ (8009b20 <TIM_Base_SetConfig+0x140>)
 8009a46:	4293      	cmp	r3, r2
 8009a48:	d01f      	beq.n	8009a8a <TIM_Base_SetConfig+0xaa>
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	4a35      	ldr	r2, [pc, #212]	@ (8009b24 <TIM_Base_SetConfig+0x144>)
 8009a4e:	4293      	cmp	r3, r2
 8009a50:	d01b      	beq.n	8009a8a <TIM_Base_SetConfig+0xaa>
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	4a34      	ldr	r2, [pc, #208]	@ (8009b28 <TIM_Base_SetConfig+0x148>)
 8009a56:	4293      	cmp	r3, r2
 8009a58:	d017      	beq.n	8009a8a <TIM_Base_SetConfig+0xaa>
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	4a33      	ldr	r2, [pc, #204]	@ (8009b2c <TIM_Base_SetConfig+0x14c>)
 8009a5e:	4293      	cmp	r3, r2
 8009a60:	d013      	beq.n	8009a8a <TIM_Base_SetConfig+0xaa>
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	4a32      	ldr	r2, [pc, #200]	@ (8009b30 <TIM_Base_SetConfig+0x150>)
 8009a66:	4293      	cmp	r3, r2
 8009a68:	d00f      	beq.n	8009a8a <TIM_Base_SetConfig+0xaa>
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	4a31      	ldr	r2, [pc, #196]	@ (8009b34 <TIM_Base_SetConfig+0x154>)
 8009a6e:	4293      	cmp	r3, r2
 8009a70:	d00b      	beq.n	8009a8a <TIM_Base_SetConfig+0xaa>
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	4a30      	ldr	r2, [pc, #192]	@ (8009b38 <TIM_Base_SetConfig+0x158>)
 8009a76:	4293      	cmp	r3, r2
 8009a78:	d007      	beq.n	8009a8a <TIM_Base_SetConfig+0xaa>
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	4a2f      	ldr	r2, [pc, #188]	@ (8009b3c <TIM_Base_SetConfig+0x15c>)
 8009a7e:	4293      	cmp	r3, r2
 8009a80:	d003      	beq.n	8009a8a <TIM_Base_SetConfig+0xaa>
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	4a2e      	ldr	r2, [pc, #184]	@ (8009b40 <TIM_Base_SetConfig+0x160>)
 8009a86:	4293      	cmp	r3, r2
 8009a88:	d108      	bne.n	8009a9c <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009a8a:	68fb      	ldr	r3, [r7, #12]
 8009a8c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009a90:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009a92:	683b      	ldr	r3, [r7, #0]
 8009a94:	68db      	ldr	r3, [r3, #12]
 8009a96:	68fa      	ldr	r2, [r7, #12]
 8009a98:	4313      	orrs	r3, r2
 8009a9a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009a9c:	68fb      	ldr	r3, [r7, #12]
 8009a9e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8009aa2:	683b      	ldr	r3, [r7, #0]
 8009aa4:	695b      	ldr	r3, [r3, #20]
 8009aa6:	4313      	orrs	r3, r2
 8009aa8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	68fa      	ldr	r2, [r7, #12]
 8009aae:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009ab0:	683b      	ldr	r3, [r7, #0]
 8009ab2:	689a      	ldr	r2, [r3, #8]
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009ab8:	683b      	ldr	r3, [r7, #0]
 8009aba:	681a      	ldr	r2, [r3, #0]
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	4a16      	ldr	r2, [pc, #88]	@ (8009b1c <TIM_Base_SetConfig+0x13c>)
 8009ac4:	4293      	cmp	r3, r2
 8009ac6:	d00f      	beq.n	8009ae8 <TIM_Base_SetConfig+0x108>
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	4a18      	ldr	r2, [pc, #96]	@ (8009b2c <TIM_Base_SetConfig+0x14c>)
 8009acc:	4293      	cmp	r3, r2
 8009ace:	d00b      	beq.n	8009ae8 <TIM_Base_SetConfig+0x108>
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	4a17      	ldr	r2, [pc, #92]	@ (8009b30 <TIM_Base_SetConfig+0x150>)
 8009ad4:	4293      	cmp	r3, r2
 8009ad6:	d007      	beq.n	8009ae8 <TIM_Base_SetConfig+0x108>
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	4a16      	ldr	r2, [pc, #88]	@ (8009b34 <TIM_Base_SetConfig+0x154>)
 8009adc:	4293      	cmp	r3, r2
 8009ade:	d003      	beq.n	8009ae8 <TIM_Base_SetConfig+0x108>
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	4a15      	ldr	r2, [pc, #84]	@ (8009b38 <TIM_Base_SetConfig+0x158>)
 8009ae4:	4293      	cmp	r3, r2
 8009ae6:	d103      	bne.n	8009af0 <TIM_Base_SetConfig+0x110>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009ae8:	683b      	ldr	r3, [r7, #0]
 8009aea:	691a      	ldr	r2, [r3, #16]
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	2201      	movs	r2, #1
 8009af4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	691b      	ldr	r3, [r3, #16]
 8009afa:	f003 0301 	and.w	r3, r3, #1
 8009afe:	2b01      	cmp	r3, #1
 8009b00:	d105      	bne.n	8009b0e <TIM_Base_SetConfig+0x12e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	691b      	ldr	r3, [r3, #16]
 8009b06:	f023 0201 	bic.w	r2, r3, #1
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	611a      	str	r2, [r3, #16]
  }
}
 8009b0e:	bf00      	nop
 8009b10:	3714      	adds	r7, #20
 8009b12:	46bd      	mov	sp, r7
 8009b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b18:	4770      	bx	lr
 8009b1a:	bf00      	nop
 8009b1c:	40010000 	.word	0x40010000
 8009b20:	40000400 	.word	0x40000400
 8009b24:	40000800 	.word	0x40000800
 8009b28:	40000c00 	.word	0x40000c00
 8009b2c:	40010400 	.word	0x40010400
 8009b30:	40014000 	.word	0x40014000
 8009b34:	40014400 	.word	0x40014400
 8009b38:	40014800 	.word	0x40014800
 8009b3c:	4000e000 	.word	0x4000e000
 8009b40:	4000e400 	.word	0x4000e400

08009b44 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009b44:	b480      	push	{r7}
 8009b46:	b087      	sub	sp, #28
 8009b48:	af00      	add	r7, sp, #0
 8009b4a:	6078      	str	r0, [r7, #4]
 8009b4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	6a1b      	ldr	r3, [r3, #32]
 8009b52:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	6a1b      	ldr	r3, [r3, #32]
 8009b58:	f023 0201 	bic.w	r2, r3, #1
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	685b      	ldr	r3, [r3, #4]
 8009b64:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	699b      	ldr	r3, [r3, #24]
 8009b6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009b6c:	68fa      	ldr	r2, [r7, #12]
 8009b6e:	4b37      	ldr	r3, [pc, #220]	@ (8009c4c <TIM_OC1_SetConfig+0x108>)
 8009b70:	4013      	ands	r3, r2
 8009b72:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009b74:	68fb      	ldr	r3, [r7, #12]
 8009b76:	f023 0303 	bic.w	r3, r3, #3
 8009b7a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009b7c:	683b      	ldr	r3, [r7, #0]
 8009b7e:	681b      	ldr	r3, [r3, #0]
 8009b80:	68fa      	ldr	r2, [r7, #12]
 8009b82:	4313      	orrs	r3, r2
 8009b84:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009b86:	697b      	ldr	r3, [r7, #20]
 8009b88:	f023 0302 	bic.w	r3, r3, #2
 8009b8c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009b8e:	683b      	ldr	r3, [r7, #0]
 8009b90:	689b      	ldr	r3, [r3, #8]
 8009b92:	697a      	ldr	r2, [r7, #20]
 8009b94:	4313      	orrs	r3, r2
 8009b96:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	4a2d      	ldr	r2, [pc, #180]	@ (8009c50 <TIM_OC1_SetConfig+0x10c>)
 8009b9c:	4293      	cmp	r3, r2
 8009b9e:	d00f      	beq.n	8009bc0 <TIM_OC1_SetConfig+0x7c>
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	4a2c      	ldr	r2, [pc, #176]	@ (8009c54 <TIM_OC1_SetConfig+0x110>)
 8009ba4:	4293      	cmp	r3, r2
 8009ba6:	d00b      	beq.n	8009bc0 <TIM_OC1_SetConfig+0x7c>
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	4a2b      	ldr	r2, [pc, #172]	@ (8009c58 <TIM_OC1_SetConfig+0x114>)
 8009bac:	4293      	cmp	r3, r2
 8009bae:	d007      	beq.n	8009bc0 <TIM_OC1_SetConfig+0x7c>
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	4a2a      	ldr	r2, [pc, #168]	@ (8009c5c <TIM_OC1_SetConfig+0x118>)
 8009bb4:	4293      	cmp	r3, r2
 8009bb6:	d003      	beq.n	8009bc0 <TIM_OC1_SetConfig+0x7c>
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	4a29      	ldr	r2, [pc, #164]	@ (8009c60 <TIM_OC1_SetConfig+0x11c>)
 8009bbc:	4293      	cmp	r3, r2
 8009bbe:	d10c      	bne.n	8009bda <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009bc0:	697b      	ldr	r3, [r7, #20]
 8009bc2:	f023 0308 	bic.w	r3, r3, #8
 8009bc6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009bc8:	683b      	ldr	r3, [r7, #0]
 8009bca:	68db      	ldr	r3, [r3, #12]
 8009bcc:	697a      	ldr	r2, [r7, #20]
 8009bce:	4313      	orrs	r3, r2
 8009bd0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009bd2:	697b      	ldr	r3, [r7, #20]
 8009bd4:	f023 0304 	bic.w	r3, r3, #4
 8009bd8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	4a1c      	ldr	r2, [pc, #112]	@ (8009c50 <TIM_OC1_SetConfig+0x10c>)
 8009bde:	4293      	cmp	r3, r2
 8009be0:	d00f      	beq.n	8009c02 <TIM_OC1_SetConfig+0xbe>
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	4a1b      	ldr	r2, [pc, #108]	@ (8009c54 <TIM_OC1_SetConfig+0x110>)
 8009be6:	4293      	cmp	r3, r2
 8009be8:	d00b      	beq.n	8009c02 <TIM_OC1_SetConfig+0xbe>
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	4a1a      	ldr	r2, [pc, #104]	@ (8009c58 <TIM_OC1_SetConfig+0x114>)
 8009bee:	4293      	cmp	r3, r2
 8009bf0:	d007      	beq.n	8009c02 <TIM_OC1_SetConfig+0xbe>
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	4a19      	ldr	r2, [pc, #100]	@ (8009c5c <TIM_OC1_SetConfig+0x118>)
 8009bf6:	4293      	cmp	r3, r2
 8009bf8:	d003      	beq.n	8009c02 <TIM_OC1_SetConfig+0xbe>
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	4a18      	ldr	r2, [pc, #96]	@ (8009c60 <TIM_OC1_SetConfig+0x11c>)
 8009bfe:	4293      	cmp	r3, r2
 8009c00:	d111      	bne.n	8009c26 <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009c02:	693b      	ldr	r3, [r7, #16]
 8009c04:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009c08:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009c0a:	693b      	ldr	r3, [r7, #16]
 8009c0c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009c10:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009c12:	683b      	ldr	r3, [r7, #0]
 8009c14:	695b      	ldr	r3, [r3, #20]
 8009c16:	693a      	ldr	r2, [r7, #16]
 8009c18:	4313      	orrs	r3, r2
 8009c1a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009c1c:	683b      	ldr	r3, [r7, #0]
 8009c1e:	699b      	ldr	r3, [r3, #24]
 8009c20:	693a      	ldr	r2, [r7, #16]
 8009c22:	4313      	orrs	r3, r2
 8009c24:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	693a      	ldr	r2, [r7, #16]
 8009c2a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	68fa      	ldr	r2, [r7, #12]
 8009c30:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009c32:	683b      	ldr	r3, [r7, #0]
 8009c34:	685a      	ldr	r2, [r3, #4]
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	697a      	ldr	r2, [r7, #20]
 8009c3e:	621a      	str	r2, [r3, #32]
}
 8009c40:	bf00      	nop
 8009c42:	371c      	adds	r7, #28
 8009c44:	46bd      	mov	sp, r7
 8009c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c4a:	4770      	bx	lr
 8009c4c:	fffeff8f 	.word	0xfffeff8f
 8009c50:	40010000 	.word	0x40010000
 8009c54:	40010400 	.word	0x40010400
 8009c58:	40014000 	.word	0x40014000
 8009c5c:	40014400 	.word	0x40014400
 8009c60:	40014800 	.word	0x40014800

08009c64 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009c64:	b480      	push	{r7}
 8009c66:	b087      	sub	sp, #28
 8009c68:	af00      	add	r7, sp, #0
 8009c6a:	6078      	str	r0, [r7, #4]
 8009c6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	6a1b      	ldr	r3, [r3, #32]
 8009c72:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	6a1b      	ldr	r3, [r3, #32]
 8009c78:	f023 0210 	bic.w	r2, r3, #16
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	685b      	ldr	r3, [r3, #4]
 8009c84:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	699b      	ldr	r3, [r3, #24]
 8009c8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009c8c:	68fa      	ldr	r2, [r7, #12]
 8009c8e:	4b34      	ldr	r3, [pc, #208]	@ (8009d60 <TIM_OC2_SetConfig+0xfc>)
 8009c90:	4013      	ands	r3, r2
 8009c92:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009c94:	68fb      	ldr	r3, [r7, #12]
 8009c96:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009c9a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009c9c:	683b      	ldr	r3, [r7, #0]
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	021b      	lsls	r3, r3, #8
 8009ca2:	68fa      	ldr	r2, [r7, #12]
 8009ca4:	4313      	orrs	r3, r2
 8009ca6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009ca8:	697b      	ldr	r3, [r7, #20]
 8009caa:	f023 0320 	bic.w	r3, r3, #32
 8009cae:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009cb0:	683b      	ldr	r3, [r7, #0]
 8009cb2:	689b      	ldr	r3, [r3, #8]
 8009cb4:	011b      	lsls	r3, r3, #4
 8009cb6:	697a      	ldr	r2, [r7, #20]
 8009cb8:	4313      	orrs	r3, r2
 8009cba:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	4a29      	ldr	r2, [pc, #164]	@ (8009d64 <TIM_OC2_SetConfig+0x100>)
 8009cc0:	4293      	cmp	r3, r2
 8009cc2:	d003      	beq.n	8009ccc <TIM_OC2_SetConfig+0x68>
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	4a28      	ldr	r2, [pc, #160]	@ (8009d68 <TIM_OC2_SetConfig+0x104>)
 8009cc8:	4293      	cmp	r3, r2
 8009cca:	d10d      	bne.n	8009ce8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009ccc:	697b      	ldr	r3, [r7, #20]
 8009cce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009cd2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009cd4:	683b      	ldr	r3, [r7, #0]
 8009cd6:	68db      	ldr	r3, [r3, #12]
 8009cd8:	011b      	lsls	r3, r3, #4
 8009cda:	697a      	ldr	r2, [r7, #20]
 8009cdc:	4313      	orrs	r3, r2
 8009cde:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009ce0:	697b      	ldr	r3, [r7, #20]
 8009ce2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009ce6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	4a1e      	ldr	r2, [pc, #120]	@ (8009d64 <TIM_OC2_SetConfig+0x100>)
 8009cec:	4293      	cmp	r3, r2
 8009cee:	d00f      	beq.n	8009d10 <TIM_OC2_SetConfig+0xac>
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	4a1d      	ldr	r2, [pc, #116]	@ (8009d68 <TIM_OC2_SetConfig+0x104>)
 8009cf4:	4293      	cmp	r3, r2
 8009cf6:	d00b      	beq.n	8009d10 <TIM_OC2_SetConfig+0xac>
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	4a1c      	ldr	r2, [pc, #112]	@ (8009d6c <TIM_OC2_SetConfig+0x108>)
 8009cfc:	4293      	cmp	r3, r2
 8009cfe:	d007      	beq.n	8009d10 <TIM_OC2_SetConfig+0xac>
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	4a1b      	ldr	r2, [pc, #108]	@ (8009d70 <TIM_OC2_SetConfig+0x10c>)
 8009d04:	4293      	cmp	r3, r2
 8009d06:	d003      	beq.n	8009d10 <TIM_OC2_SetConfig+0xac>
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	4a1a      	ldr	r2, [pc, #104]	@ (8009d74 <TIM_OC2_SetConfig+0x110>)
 8009d0c:	4293      	cmp	r3, r2
 8009d0e:	d113      	bne.n	8009d38 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009d10:	693b      	ldr	r3, [r7, #16]
 8009d12:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009d16:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009d18:	693b      	ldr	r3, [r7, #16]
 8009d1a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009d1e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009d20:	683b      	ldr	r3, [r7, #0]
 8009d22:	695b      	ldr	r3, [r3, #20]
 8009d24:	009b      	lsls	r3, r3, #2
 8009d26:	693a      	ldr	r2, [r7, #16]
 8009d28:	4313      	orrs	r3, r2
 8009d2a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009d2c:	683b      	ldr	r3, [r7, #0]
 8009d2e:	699b      	ldr	r3, [r3, #24]
 8009d30:	009b      	lsls	r3, r3, #2
 8009d32:	693a      	ldr	r2, [r7, #16]
 8009d34:	4313      	orrs	r3, r2
 8009d36:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	693a      	ldr	r2, [r7, #16]
 8009d3c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	68fa      	ldr	r2, [r7, #12]
 8009d42:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009d44:	683b      	ldr	r3, [r7, #0]
 8009d46:	685a      	ldr	r2, [r3, #4]
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	697a      	ldr	r2, [r7, #20]
 8009d50:	621a      	str	r2, [r3, #32]
}
 8009d52:	bf00      	nop
 8009d54:	371c      	adds	r7, #28
 8009d56:	46bd      	mov	sp, r7
 8009d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d5c:	4770      	bx	lr
 8009d5e:	bf00      	nop
 8009d60:	feff8fff 	.word	0xfeff8fff
 8009d64:	40010000 	.word	0x40010000
 8009d68:	40010400 	.word	0x40010400
 8009d6c:	40014000 	.word	0x40014000
 8009d70:	40014400 	.word	0x40014400
 8009d74:	40014800 	.word	0x40014800

08009d78 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009d78:	b480      	push	{r7}
 8009d7a:	b087      	sub	sp, #28
 8009d7c:	af00      	add	r7, sp, #0
 8009d7e:	6078      	str	r0, [r7, #4]
 8009d80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	6a1b      	ldr	r3, [r3, #32]
 8009d86:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	6a1b      	ldr	r3, [r3, #32]
 8009d8c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	685b      	ldr	r3, [r3, #4]
 8009d98:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	69db      	ldr	r3, [r3, #28]
 8009d9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009da0:	68fa      	ldr	r2, [r7, #12]
 8009da2:	4b33      	ldr	r3, [pc, #204]	@ (8009e70 <TIM_OC3_SetConfig+0xf8>)
 8009da4:	4013      	ands	r3, r2
 8009da6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009da8:	68fb      	ldr	r3, [r7, #12]
 8009daa:	f023 0303 	bic.w	r3, r3, #3
 8009dae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009db0:	683b      	ldr	r3, [r7, #0]
 8009db2:	681b      	ldr	r3, [r3, #0]
 8009db4:	68fa      	ldr	r2, [r7, #12]
 8009db6:	4313      	orrs	r3, r2
 8009db8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009dba:	697b      	ldr	r3, [r7, #20]
 8009dbc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009dc0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009dc2:	683b      	ldr	r3, [r7, #0]
 8009dc4:	689b      	ldr	r3, [r3, #8]
 8009dc6:	021b      	lsls	r3, r3, #8
 8009dc8:	697a      	ldr	r2, [r7, #20]
 8009dca:	4313      	orrs	r3, r2
 8009dcc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	4a28      	ldr	r2, [pc, #160]	@ (8009e74 <TIM_OC3_SetConfig+0xfc>)
 8009dd2:	4293      	cmp	r3, r2
 8009dd4:	d003      	beq.n	8009dde <TIM_OC3_SetConfig+0x66>
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	4a27      	ldr	r2, [pc, #156]	@ (8009e78 <TIM_OC3_SetConfig+0x100>)
 8009dda:	4293      	cmp	r3, r2
 8009ddc:	d10d      	bne.n	8009dfa <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009dde:	697b      	ldr	r3, [r7, #20]
 8009de0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009de4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009de6:	683b      	ldr	r3, [r7, #0]
 8009de8:	68db      	ldr	r3, [r3, #12]
 8009dea:	021b      	lsls	r3, r3, #8
 8009dec:	697a      	ldr	r2, [r7, #20]
 8009dee:	4313      	orrs	r3, r2
 8009df0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009df2:	697b      	ldr	r3, [r7, #20]
 8009df4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009df8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	4a1d      	ldr	r2, [pc, #116]	@ (8009e74 <TIM_OC3_SetConfig+0xfc>)
 8009dfe:	4293      	cmp	r3, r2
 8009e00:	d00f      	beq.n	8009e22 <TIM_OC3_SetConfig+0xaa>
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	4a1c      	ldr	r2, [pc, #112]	@ (8009e78 <TIM_OC3_SetConfig+0x100>)
 8009e06:	4293      	cmp	r3, r2
 8009e08:	d00b      	beq.n	8009e22 <TIM_OC3_SetConfig+0xaa>
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	4a1b      	ldr	r2, [pc, #108]	@ (8009e7c <TIM_OC3_SetConfig+0x104>)
 8009e0e:	4293      	cmp	r3, r2
 8009e10:	d007      	beq.n	8009e22 <TIM_OC3_SetConfig+0xaa>
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	4a1a      	ldr	r2, [pc, #104]	@ (8009e80 <TIM_OC3_SetConfig+0x108>)
 8009e16:	4293      	cmp	r3, r2
 8009e18:	d003      	beq.n	8009e22 <TIM_OC3_SetConfig+0xaa>
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	4a19      	ldr	r2, [pc, #100]	@ (8009e84 <TIM_OC3_SetConfig+0x10c>)
 8009e1e:	4293      	cmp	r3, r2
 8009e20:	d113      	bne.n	8009e4a <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009e22:	693b      	ldr	r3, [r7, #16]
 8009e24:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009e28:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009e2a:	693b      	ldr	r3, [r7, #16]
 8009e2c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009e30:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009e32:	683b      	ldr	r3, [r7, #0]
 8009e34:	695b      	ldr	r3, [r3, #20]
 8009e36:	011b      	lsls	r3, r3, #4
 8009e38:	693a      	ldr	r2, [r7, #16]
 8009e3a:	4313      	orrs	r3, r2
 8009e3c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009e3e:	683b      	ldr	r3, [r7, #0]
 8009e40:	699b      	ldr	r3, [r3, #24]
 8009e42:	011b      	lsls	r3, r3, #4
 8009e44:	693a      	ldr	r2, [r7, #16]
 8009e46:	4313      	orrs	r3, r2
 8009e48:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	693a      	ldr	r2, [r7, #16]
 8009e4e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	68fa      	ldr	r2, [r7, #12]
 8009e54:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009e56:	683b      	ldr	r3, [r7, #0]
 8009e58:	685a      	ldr	r2, [r3, #4]
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	697a      	ldr	r2, [r7, #20]
 8009e62:	621a      	str	r2, [r3, #32]
}
 8009e64:	bf00      	nop
 8009e66:	371c      	adds	r7, #28
 8009e68:	46bd      	mov	sp, r7
 8009e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e6e:	4770      	bx	lr
 8009e70:	fffeff8f 	.word	0xfffeff8f
 8009e74:	40010000 	.word	0x40010000
 8009e78:	40010400 	.word	0x40010400
 8009e7c:	40014000 	.word	0x40014000
 8009e80:	40014400 	.word	0x40014400
 8009e84:	40014800 	.word	0x40014800

08009e88 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009e88:	b480      	push	{r7}
 8009e8a:	b087      	sub	sp, #28
 8009e8c:	af00      	add	r7, sp, #0
 8009e8e:	6078      	str	r0, [r7, #4]
 8009e90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	6a1b      	ldr	r3, [r3, #32]
 8009e96:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	6a1b      	ldr	r3, [r3, #32]
 8009e9c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	685b      	ldr	r3, [r3, #4]
 8009ea8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	69db      	ldr	r3, [r3, #28]
 8009eae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009eb0:	68fa      	ldr	r2, [r7, #12]
 8009eb2:	4b24      	ldr	r3, [pc, #144]	@ (8009f44 <TIM_OC4_SetConfig+0xbc>)
 8009eb4:	4013      	ands	r3, r2
 8009eb6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009eb8:	68fb      	ldr	r3, [r7, #12]
 8009eba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009ebe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009ec0:	683b      	ldr	r3, [r7, #0]
 8009ec2:	681b      	ldr	r3, [r3, #0]
 8009ec4:	021b      	lsls	r3, r3, #8
 8009ec6:	68fa      	ldr	r2, [r7, #12]
 8009ec8:	4313      	orrs	r3, r2
 8009eca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009ecc:	693b      	ldr	r3, [r7, #16]
 8009ece:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009ed2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009ed4:	683b      	ldr	r3, [r7, #0]
 8009ed6:	689b      	ldr	r3, [r3, #8]
 8009ed8:	031b      	lsls	r3, r3, #12
 8009eda:	693a      	ldr	r2, [r7, #16]
 8009edc:	4313      	orrs	r3, r2
 8009ede:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	4a19      	ldr	r2, [pc, #100]	@ (8009f48 <TIM_OC4_SetConfig+0xc0>)
 8009ee4:	4293      	cmp	r3, r2
 8009ee6:	d00f      	beq.n	8009f08 <TIM_OC4_SetConfig+0x80>
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	4a18      	ldr	r2, [pc, #96]	@ (8009f4c <TIM_OC4_SetConfig+0xc4>)
 8009eec:	4293      	cmp	r3, r2
 8009eee:	d00b      	beq.n	8009f08 <TIM_OC4_SetConfig+0x80>
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	4a17      	ldr	r2, [pc, #92]	@ (8009f50 <TIM_OC4_SetConfig+0xc8>)
 8009ef4:	4293      	cmp	r3, r2
 8009ef6:	d007      	beq.n	8009f08 <TIM_OC4_SetConfig+0x80>
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	4a16      	ldr	r2, [pc, #88]	@ (8009f54 <TIM_OC4_SetConfig+0xcc>)
 8009efc:	4293      	cmp	r3, r2
 8009efe:	d003      	beq.n	8009f08 <TIM_OC4_SetConfig+0x80>
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	4a15      	ldr	r2, [pc, #84]	@ (8009f58 <TIM_OC4_SetConfig+0xd0>)
 8009f04:	4293      	cmp	r3, r2
 8009f06:	d109      	bne.n	8009f1c <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009f08:	697b      	ldr	r3, [r7, #20]
 8009f0a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009f0e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009f10:	683b      	ldr	r3, [r7, #0]
 8009f12:	695b      	ldr	r3, [r3, #20]
 8009f14:	019b      	lsls	r3, r3, #6
 8009f16:	697a      	ldr	r2, [r7, #20]
 8009f18:	4313      	orrs	r3, r2
 8009f1a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	697a      	ldr	r2, [r7, #20]
 8009f20:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	68fa      	ldr	r2, [r7, #12]
 8009f26:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009f28:	683b      	ldr	r3, [r7, #0]
 8009f2a:	685a      	ldr	r2, [r3, #4]
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	693a      	ldr	r2, [r7, #16]
 8009f34:	621a      	str	r2, [r3, #32]
}
 8009f36:	bf00      	nop
 8009f38:	371c      	adds	r7, #28
 8009f3a:	46bd      	mov	sp, r7
 8009f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f40:	4770      	bx	lr
 8009f42:	bf00      	nop
 8009f44:	feff8fff 	.word	0xfeff8fff
 8009f48:	40010000 	.word	0x40010000
 8009f4c:	40010400 	.word	0x40010400
 8009f50:	40014000 	.word	0x40014000
 8009f54:	40014400 	.word	0x40014400
 8009f58:	40014800 	.word	0x40014800

08009f5c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009f5c:	b480      	push	{r7}
 8009f5e:	b087      	sub	sp, #28
 8009f60:	af00      	add	r7, sp, #0
 8009f62:	6078      	str	r0, [r7, #4]
 8009f64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	6a1b      	ldr	r3, [r3, #32]
 8009f6a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	6a1b      	ldr	r3, [r3, #32]
 8009f70:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	685b      	ldr	r3, [r3, #4]
 8009f7c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009f82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8009f84:	68fa      	ldr	r2, [r7, #12]
 8009f86:	4b21      	ldr	r3, [pc, #132]	@ (800a00c <TIM_OC5_SetConfig+0xb0>)
 8009f88:	4013      	ands	r3, r2
 8009f8a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009f8c:	683b      	ldr	r3, [r7, #0]
 8009f8e:	681b      	ldr	r3, [r3, #0]
 8009f90:	68fa      	ldr	r2, [r7, #12]
 8009f92:	4313      	orrs	r3, r2
 8009f94:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8009f96:	693b      	ldr	r3, [r7, #16]
 8009f98:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8009f9c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8009f9e:	683b      	ldr	r3, [r7, #0]
 8009fa0:	689b      	ldr	r3, [r3, #8]
 8009fa2:	041b      	lsls	r3, r3, #16
 8009fa4:	693a      	ldr	r2, [r7, #16]
 8009fa6:	4313      	orrs	r3, r2
 8009fa8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	4a18      	ldr	r2, [pc, #96]	@ (800a010 <TIM_OC5_SetConfig+0xb4>)
 8009fae:	4293      	cmp	r3, r2
 8009fb0:	d00f      	beq.n	8009fd2 <TIM_OC5_SetConfig+0x76>
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	4a17      	ldr	r2, [pc, #92]	@ (800a014 <TIM_OC5_SetConfig+0xb8>)
 8009fb6:	4293      	cmp	r3, r2
 8009fb8:	d00b      	beq.n	8009fd2 <TIM_OC5_SetConfig+0x76>
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	4a16      	ldr	r2, [pc, #88]	@ (800a018 <TIM_OC5_SetConfig+0xbc>)
 8009fbe:	4293      	cmp	r3, r2
 8009fc0:	d007      	beq.n	8009fd2 <TIM_OC5_SetConfig+0x76>
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	4a15      	ldr	r2, [pc, #84]	@ (800a01c <TIM_OC5_SetConfig+0xc0>)
 8009fc6:	4293      	cmp	r3, r2
 8009fc8:	d003      	beq.n	8009fd2 <TIM_OC5_SetConfig+0x76>
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	4a14      	ldr	r2, [pc, #80]	@ (800a020 <TIM_OC5_SetConfig+0xc4>)
 8009fce:	4293      	cmp	r3, r2
 8009fd0:	d109      	bne.n	8009fe6 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8009fd2:	697b      	ldr	r3, [r7, #20]
 8009fd4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009fd8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8009fda:	683b      	ldr	r3, [r7, #0]
 8009fdc:	695b      	ldr	r3, [r3, #20]
 8009fde:	021b      	lsls	r3, r3, #8
 8009fe0:	697a      	ldr	r2, [r7, #20]
 8009fe2:	4313      	orrs	r3, r2
 8009fe4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	697a      	ldr	r2, [r7, #20]
 8009fea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	68fa      	ldr	r2, [r7, #12]
 8009ff0:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8009ff2:	683b      	ldr	r3, [r7, #0]
 8009ff4:	685a      	ldr	r2, [r3, #4]
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	693a      	ldr	r2, [r7, #16]
 8009ffe:	621a      	str	r2, [r3, #32]
}
 800a000:	bf00      	nop
 800a002:	371c      	adds	r7, #28
 800a004:	46bd      	mov	sp, r7
 800a006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a00a:	4770      	bx	lr
 800a00c:	fffeff8f 	.word	0xfffeff8f
 800a010:	40010000 	.word	0x40010000
 800a014:	40010400 	.word	0x40010400
 800a018:	40014000 	.word	0x40014000
 800a01c:	40014400 	.word	0x40014400
 800a020:	40014800 	.word	0x40014800

0800a024 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800a024:	b480      	push	{r7}
 800a026:	b087      	sub	sp, #28
 800a028:	af00      	add	r7, sp, #0
 800a02a:	6078      	str	r0, [r7, #4]
 800a02c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	6a1b      	ldr	r3, [r3, #32]
 800a032:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	6a1b      	ldr	r3, [r3, #32]
 800a038:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	685b      	ldr	r3, [r3, #4]
 800a044:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a04a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800a04c:	68fa      	ldr	r2, [r7, #12]
 800a04e:	4b22      	ldr	r3, [pc, #136]	@ (800a0d8 <TIM_OC6_SetConfig+0xb4>)
 800a050:	4013      	ands	r3, r2
 800a052:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a054:	683b      	ldr	r3, [r7, #0]
 800a056:	681b      	ldr	r3, [r3, #0]
 800a058:	021b      	lsls	r3, r3, #8
 800a05a:	68fa      	ldr	r2, [r7, #12]
 800a05c:	4313      	orrs	r3, r2
 800a05e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800a060:	693b      	ldr	r3, [r7, #16]
 800a062:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800a066:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800a068:	683b      	ldr	r3, [r7, #0]
 800a06a:	689b      	ldr	r3, [r3, #8]
 800a06c:	051b      	lsls	r3, r3, #20
 800a06e:	693a      	ldr	r2, [r7, #16]
 800a070:	4313      	orrs	r3, r2
 800a072:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	4a19      	ldr	r2, [pc, #100]	@ (800a0dc <TIM_OC6_SetConfig+0xb8>)
 800a078:	4293      	cmp	r3, r2
 800a07a:	d00f      	beq.n	800a09c <TIM_OC6_SetConfig+0x78>
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	4a18      	ldr	r2, [pc, #96]	@ (800a0e0 <TIM_OC6_SetConfig+0xbc>)
 800a080:	4293      	cmp	r3, r2
 800a082:	d00b      	beq.n	800a09c <TIM_OC6_SetConfig+0x78>
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	4a17      	ldr	r2, [pc, #92]	@ (800a0e4 <TIM_OC6_SetConfig+0xc0>)
 800a088:	4293      	cmp	r3, r2
 800a08a:	d007      	beq.n	800a09c <TIM_OC6_SetConfig+0x78>
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	4a16      	ldr	r2, [pc, #88]	@ (800a0e8 <TIM_OC6_SetConfig+0xc4>)
 800a090:	4293      	cmp	r3, r2
 800a092:	d003      	beq.n	800a09c <TIM_OC6_SetConfig+0x78>
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	4a15      	ldr	r2, [pc, #84]	@ (800a0ec <TIM_OC6_SetConfig+0xc8>)
 800a098:	4293      	cmp	r3, r2
 800a09a:	d109      	bne.n	800a0b0 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800a09c:	697b      	ldr	r3, [r7, #20]
 800a09e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a0a2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800a0a4:	683b      	ldr	r3, [r7, #0]
 800a0a6:	695b      	ldr	r3, [r3, #20]
 800a0a8:	029b      	lsls	r3, r3, #10
 800a0aa:	697a      	ldr	r2, [r7, #20]
 800a0ac:	4313      	orrs	r3, r2
 800a0ae:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	697a      	ldr	r2, [r7, #20]
 800a0b4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	68fa      	ldr	r2, [r7, #12]
 800a0ba:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800a0bc:	683b      	ldr	r3, [r7, #0]
 800a0be:	685a      	ldr	r2, [r3, #4]
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	693a      	ldr	r2, [r7, #16]
 800a0c8:	621a      	str	r2, [r3, #32]
}
 800a0ca:	bf00      	nop
 800a0cc:	371c      	adds	r7, #28
 800a0ce:	46bd      	mov	sp, r7
 800a0d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0d4:	4770      	bx	lr
 800a0d6:	bf00      	nop
 800a0d8:	feff8fff 	.word	0xfeff8fff
 800a0dc:	40010000 	.word	0x40010000
 800a0e0:	40010400 	.word	0x40010400
 800a0e4:	40014000 	.word	0x40014000
 800a0e8:	40014400 	.word	0x40014400
 800a0ec:	40014800 	.word	0x40014800

0800a0f0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a0f0:	b480      	push	{r7}
 800a0f2:	b087      	sub	sp, #28
 800a0f4:	af00      	add	r7, sp, #0
 800a0f6:	60f8      	str	r0, [r7, #12]
 800a0f8:	60b9      	str	r1, [r7, #8]
 800a0fa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a0fc:	68fb      	ldr	r3, [r7, #12]
 800a0fe:	6a1b      	ldr	r3, [r3, #32]
 800a100:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a102:	68fb      	ldr	r3, [r7, #12]
 800a104:	6a1b      	ldr	r3, [r3, #32]
 800a106:	f023 0201 	bic.w	r2, r3, #1
 800a10a:	68fb      	ldr	r3, [r7, #12]
 800a10c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a10e:	68fb      	ldr	r3, [r7, #12]
 800a110:	699b      	ldr	r3, [r3, #24]
 800a112:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a114:	693b      	ldr	r3, [r7, #16]
 800a116:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a11a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	011b      	lsls	r3, r3, #4
 800a120:	693a      	ldr	r2, [r7, #16]
 800a122:	4313      	orrs	r3, r2
 800a124:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a126:	697b      	ldr	r3, [r7, #20]
 800a128:	f023 030a 	bic.w	r3, r3, #10
 800a12c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a12e:	697a      	ldr	r2, [r7, #20]
 800a130:	68bb      	ldr	r3, [r7, #8]
 800a132:	4313      	orrs	r3, r2
 800a134:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a136:	68fb      	ldr	r3, [r7, #12]
 800a138:	693a      	ldr	r2, [r7, #16]
 800a13a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a13c:	68fb      	ldr	r3, [r7, #12]
 800a13e:	697a      	ldr	r2, [r7, #20]
 800a140:	621a      	str	r2, [r3, #32]
}
 800a142:	bf00      	nop
 800a144:	371c      	adds	r7, #28
 800a146:	46bd      	mov	sp, r7
 800a148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a14c:	4770      	bx	lr

0800a14e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a14e:	b480      	push	{r7}
 800a150:	b087      	sub	sp, #28
 800a152:	af00      	add	r7, sp, #0
 800a154:	60f8      	str	r0, [r7, #12]
 800a156:	60b9      	str	r1, [r7, #8]
 800a158:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800a15a:	68fb      	ldr	r3, [r7, #12]
 800a15c:	6a1b      	ldr	r3, [r3, #32]
 800a15e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a160:	68fb      	ldr	r3, [r7, #12]
 800a162:	6a1b      	ldr	r3, [r3, #32]
 800a164:	f023 0210 	bic.w	r2, r3, #16
 800a168:	68fb      	ldr	r3, [r7, #12]
 800a16a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a16c:	68fb      	ldr	r3, [r7, #12]
 800a16e:	699b      	ldr	r3, [r3, #24]
 800a170:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a172:	693b      	ldr	r3, [r7, #16]
 800a174:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800a178:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	031b      	lsls	r3, r3, #12
 800a17e:	693a      	ldr	r2, [r7, #16]
 800a180:	4313      	orrs	r3, r2
 800a182:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a184:	697b      	ldr	r3, [r7, #20]
 800a186:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800a18a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a18c:	68bb      	ldr	r3, [r7, #8]
 800a18e:	011b      	lsls	r3, r3, #4
 800a190:	697a      	ldr	r2, [r7, #20]
 800a192:	4313      	orrs	r3, r2
 800a194:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a196:	68fb      	ldr	r3, [r7, #12]
 800a198:	693a      	ldr	r2, [r7, #16]
 800a19a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a19c:	68fb      	ldr	r3, [r7, #12]
 800a19e:	697a      	ldr	r2, [r7, #20]
 800a1a0:	621a      	str	r2, [r3, #32]
}
 800a1a2:	bf00      	nop
 800a1a4:	371c      	adds	r7, #28
 800a1a6:	46bd      	mov	sp, r7
 800a1a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1ac:	4770      	bx	lr
	...

0800a1b0 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a1b0:	b480      	push	{r7}
 800a1b2:	b085      	sub	sp, #20
 800a1b4:	af00      	add	r7, sp, #0
 800a1b6:	6078      	str	r0, [r7, #4]
 800a1b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	689b      	ldr	r3, [r3, #8]
 800a1be:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a1c0:	68fa      	ldr	r2, [r7, #12]
 800a1c2:	4b09      	ldr	r3, [pc, #36]	@ (800a1e8 <TIM_ITRx_SetConfig+0x38>)
 800a1c4:	4013      	ands	r3, r2
 800a1c6:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a1c8:	683a      	ldr	r2, [r7, #0]
 800a1ca:	68fb      	ldr	r3, [r7, #12]
 800a1cc:	4313      	orrs	r3, r2
 800a1ce:	f043 0307 	orr.w	r3, r3, #7
 800a1d2:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	68fa      	ldr	r2, [r7, #12]
 800a1d8:	609a      	str	r2, [r3, #8]
}
 800a1da:	bf00      	nop
 800a1dc:	3714      	adds	r7, #20
 800a1de:	46bd      	mov	sp, r7
 800a1e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1e4:	4770      	bx	lr
 800a1e6:	bf00      	nop
 800a1e8:	ffcfff8f 	.word	0xffcfff8f

0800a1ec <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a1ec:	b480      	push	{r7}
 800a1ee:	b087      	sub	sp, #28
 800a1f0:	af00      	add	r7, sp, #0
 800a1f2:	60f8      	str	r0, [r7, #12]
 800a1f4:	60b9      	str	r1, [r7, #8]
 800a1f6:	607a      	str	r2, [r7, #4]
 800a1f8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a1fa:	68fb      	ldr	r3, [r7, #12]
 800a1fc:	689b      	ldr	r3, [r3, #8]
 800a1fe:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a200:	697b      	ldr	r3, [r7, #20]
 800a202:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a206:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a208:	683b      	ldr	r3, [r7, #0]
 800a20a:	021a      	lsls	r2, r3, #8
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	431a      	orrs	r2, r3
 800a210:	68bb      	ldr	r3, [r7, #8]
 800a212:	4313      	orrs	r3, r2
 800a214:	697a      	ldr	r2, [r7, #20]
 800a216:	4313      	orrs	r3, r2
 800a218:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a21a:	68fb      	ldr	r3, [r7, #12]
 800a21c:	697a      	ldr	r2, [r7, #20]
 800a21e:	609a      	str	r2, [r3, #8]
}
 800a220:	bf00      	nop
 800a222:	371c      	adds	r7, #28
 800a224:	46bd      	mov	sp, r7
 800a226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a22a:	4770      	bx	lr

0800a22c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a22c:	b480      	push	{r7}
 800a22e:	b085      	sub	sp, #20
 800a230:	af00      	add	r7, sp, #0
 800a232:	6078      	str	r0, [r7, #4]
 800a234:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a23c:	2b01      	cmp	r3, #1
 800a23e:	d101      	bne.n	800a244 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a240:	2302      	movs	r3, #2
 800a242:	e077      	b.n	800a334 <HAL_TIMEx_MasterConfigSynchronization+0x108>
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	2201      	movs	r2, #1
 800a248:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	2202      	movs	r2, #2
 800a250:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	681b      	ldr	r3, [r3, #0]
 800a258:	685b      	ldr	r3, [r3, #4]
 800a25a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	681b      	ldr	r3, [r3, #0]
 800a260:	689b      	ldr	r3, [r3, #8]
 800a262:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	681b      	ldr	r3, [r3, #0]
 800a268:	4a35      	ldr	r2, [pc, #212]	@ (800a340 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800a26a:	4293      	cmp	r3, r2
 800a26c:	d004      	beq.n	800a278 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	681b      	ldr	r3, [r3, #0]
 800a272:	4a34      	ldr	r2, [pc, #208]	@ (800a344 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800a274:	4293      	cmp	r3, r2
 800a276:	d108      	bne.n	800a28a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800a278:	68fb      	ldr	r3, [r7, #12]
 800a27a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800a27e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800a280:	683b      	ldr	r3, [r7, #0]
 800a282:	685b      	ldr	r3, [r3, #4]
 800a284:	68fa      	ldr	r2, [r7, #12]
 800a286:	4313      	orrs	r3, r2
 800a288:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a28a:	68fb      	ldr	r3, [r7, #12]
 800a28c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a290:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a292:	683b      	ldr	r3, [r7, #0]
 800a294:	681b      	ldr	r3, [r3, #0]
 800a296:	68fa      	ldr	r2, [r7, #12]
 800a298:	4313      	orrs	r3, r2
 800a29a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	681b      	ldr	r3, [r3, #0]
 800a2a0:	68fa      	ldr	r2, [r7, #12]
 800a2a2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	681b      	ldr	r3, [r3, #0]
 800a2a8:	4a25      	ldr	r2, [pc, #148]	@ (800a340 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800a2aa:	4293      	cmp	r3, r2
 800a2ac:	d02c      	beq.n	800a308 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	681b      	ldr	r3, [r3, #0]
 800a2b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a2b6:	d027      	beq.n	800a308 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	681b      	ldr	r3, [r3, #0]
 800a2bc:	4a22      	ldr	r2, [pc, #136]	@ (800a348 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800a2be:	4293      	cmp	r3, r2
 800a2c0:	d022      	beq.n	800a308 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	681b      	ldr	r3, [r3, #0]
 800a2c6:	4a21      	ldr	r2, [pc, #132]	@ (800a34c <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800a2c8:	4293      	cmp	r3, r2
 800a2ca:	d01d      	beq.n	800a308 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	681b      	ldr	r3, [r3, #0]
 800a2d0:	4a1f      	ldr	r2, [pc, #124]	@ (800a350 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800a2d2:	4293      	cmp	r3, r2
 800a2d4:	d018      	beq.n	800a308 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	681b      	ldr	r3, [r3, #0]
 800a2da:	4a1a      	ldr	r2, [pc, #104]	@ (800a344 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800a2dc:	4293      	cmp	r3, r2
 800a2de:	d013      	beq.n	800a308 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	681b      	ldr	r3, [r3, #0]
 800a2e4:	4a1b      	ldr	r2, [pc, #108]	@ (800a354 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800a2e6:	4293      	cmp	r3, r2
 800a2e8:	d00e      	beq.n	800a308 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	681b      	ldr	r3, [r3, #0]
 800a2ee:	4a1a      	ldr	r2, [pc, #104]	@ (800a358 <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 800a2f0:	4293      	cmp	r3, r2
 800a2f2:	d009      	beq.n	800a308 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	681b      	ldr	r3, [r3, #0]
 800a2f8:	4a18      	ldr	r2, [pc, #96]	@ (800a35c <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 800a2fa:	4293      	cmp	r3, r2
 800a2fc:	d004      	beq.n	800a308 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	681b      	ldr	r3, [r3, #0]
 800a302:	4a17      	ldr	r2, [pc, #92]	@ (800a360 <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 800a304:	4293      	cmp	r3, r2
 800a306:	d10c      	bne.n	800a322 <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a308:	68bb      	ldr	r3, [r7, #8]
 800a30a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a30e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a310:	683b      	ldr	r3, [r7, #0]
 800a312:	689b      	ldr	r3, [r3, #8]
 800a314:	68ba      	ldr	r2, [r7, #8]
 800a316:	4313      	orrs	r3, r2
 800a318:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	681b      	ldr	r3, [r3, #0]
 800a31e:	68ba      	ldr	r2, [r7, #8]
 800a320:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	2201      	movs	r2, #1
 800a326:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	2200      	movs	r2, #0
 800a32e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800a332:	2300      	movs	r3, #0
}
 800a334:	4618      	mov	r0, r3
 800a336:	3714      	adds	r7, #20
 800a338:	46bd      	mov	sp, r7
 800a33a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a33e:	4770      	bx	lr
 800a340:	40010000 	.word	0x40010000
 800a344:	40010400 	.word	0x40010400
 800a348:	40000400 	.word	0x40000400
 800a34c:	40000800 	.word	0x40000800
 800a350:	40000c00 	.word	0x40000c00
 800a354:	40001800 	.word	0x40001800
 800a358:	40014000 	.word	0x40014000
 800a35c:	4000e000 	.word	0x4000e000
 800a360:	4000e400 	.word	0x4000e400

0800a364 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800a364:	b480      	push	{r7}
 800a366:	b085      	sub	sp, #20
 800a368:	af00      	add	r7, sp, #0
 800a36a:	6078      	str	r0, [r7, #4]
 800a36c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800a36e:	2300      	movs	r3, #0
 800a370:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));
#endif /* TIM_BDTR_BKBID */

  /* Check input state */
  __HAL_LOCK(htim);
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a378:	2b01      	cmp	r3, #1
 800a37a:	d101      	bne.n	800a380 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800a37c:	2302      	movs	r3, #2
 800a37e:	e073      	b.n	800a468 <HAL_TIMEx_ConfigBreakDeadTime+0x104>
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	2201      	movs	r2, #1
 800a384:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800a388:	68fb      	ldr	r3, [r7, #12]
 800a38a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800a38e:	683b      	ldr	r3, [r7, #0]
 800a390:	68db      	ldr	r3, [r3, #12]
 800a392:	4313      	orrs	r3, r2
 800a394:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800a396:	68fb      	ldr	r3, [r7, #12]
 800a398:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800a39c:	683b      	ldr	r3, [r7, #0]
 800a39e:	689b      	ldr	r3, [r3, #8]
 800a3a0:	4313      	orrs	r3, r2
 800a3a2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800a3a4:	68fb      	ldr	r3, [r7, #12]
 800a3a6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800a3aa:	683b      	ldr	r3, [r7, #0]
 800a3ac:	685b      	ldr	r3, [r3, #4]
 800a3ae:	4313      	orrs	r3, r2
 800a3b0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800a3b2:	68fb      	ldr	r3, [r7, #12]
 800a3b4:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800a3b8:	683b      	ldr	r3, [r7, #0]
 800a3ba:	681b      	ldr	r3, [r3, #0]
 800a3bc:	4313      	orrs	r3, r2
 800a3be:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800a3c0:	68fb      	ldr	r3, [r7, #12]
 800a3c2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800a3c6:	683b      	ldr	r3, [r7, #0]
 800a3c8:	691b      	ldr	r3, [r3, #16]
 800a3ca:	4313      	orrs	r3, r2
 800a3cc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800a3ce:	68fb      	ldr	r3, [r7, #12]
 800a3d0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800a3d4:	683b      	ldr	r3, [r7, #0]
 800a3d6:	695b      	ldr	r3, [r3, #20]
 800a3d8:	4313      	orrs	r3, r2
 800a3da:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800a3dc:	68fb      	ldr	r3, [r7, #12]
 800a3de:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800a3e2:	683b      	ldr	r3, [r7, #0]
 800a3e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a3e6:	4313      	orrs	r3, r2
 800a3e8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800a3ea:	68fb      	ldr	r3, [r7, #12]
 800a3ec:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800a3f0:	683b      	ldr	r3, [r7, #0]
 800a3f2:	699b      	ldr	r3, [r3, #24]
 800a3f4:	041b      	lsls	r3, r3, #16
 800a3f6:	4313      	orrs	r3, r2
 800a3f8:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800a3fa:	68fb      	ldr	r3, [r7, #12]
 800a3fc:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800a400:	683b      	ldr	r3, [r7, #0]
 800a402:	69db      	ldr	r3, [r3, #28]
 800a404:	4313      	orrs	r3, r2
 800a406:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKBID */

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	681b      	ldr	r3, [r3, #0]
 800a40c:	4a19      	ldr	r2, [pc, #100]	@ (800a474 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 800a40e:	4293      	cmp	r3, r2
 800a410:	d004      	beq.n	800a41c <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	681b      	ldr	r3, [r3, #0]
 800a416:	4a18      	ldr	r2, [pc, #96]	@ (800a478 <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 800a418:	4293      	cmp	r3, r2
 800a41a:	d11c      	bne.n	800a456 <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
#if defined(TIM_BDTR_BKBID)
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));
#endif /* TIM_BDTR_BKBID */

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800a41c:	68fb      	ldr	r3, [r7, #12]
 800a41e:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800a422:	683b      	ldr	r3, [r7, #0]
 800a424:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a426:	051b      	lsls	r3, r3, #20
 800a428:	4313      	orrs	r3, r2
 800a42a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800a42c:	68fb      	ldr	r3, [r7, #12]
 800a42e:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800a432:	683b      	ldr	r3, [r7, #0]
 800a434:	6a1b      	ldr	r3, [r3, #32]
 800a436:	4313      	orrs	r3, r2
 800a438:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800a43a:	68fb      	ldr	r3, [r7, #12]
 800a43c:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800a440:	683b      	ldr	r3, [r7, #0]
 800a442:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a444:	4313      	orrs	r3, r2
 800a446:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800a448:	68fb      	ldr	r3, [r7, #12]
 800a44a:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800a44e:	683b      	ldr	r3, [r7, #0]
 800a450:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a452:	4313      	orrs	r3, r2
 800a454:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	681b      	ldr	r3, [r3, #0]
 800a45a:	68fa      	ldr	r2, [r7, #12]
 800a45c:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	2200      	movs	r2, #0
 800a462:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800a466:	2300      	movs	r3, #0
}
 800a468:	4618      	mov	r0, r3
 800a46a:	3714      	adds	r7, #20
 800a46c:	46bd      	mov	sp, r7
 800a46e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a472:	4770      	bx	lr
 800a474:	40010000 	.word	0x40010000
 800a478:	40010400 	.word	0x40010400

0800a47c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a47c:	b480      	push	{r7}
 800a47e:	b083      	sub	sp, #12
 800a480:	af00      	add	r7, sp, #0
 800a482:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a484:	bf00      	nop
 800a486:	370c      	adds	r7, #12
 800a488:	46bd      	mov	sp, r7
 800a48a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a48e:	4770      	bx	lr

0800a490 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a490:	b480      	push	{r7}
 800a492:	b083      	sub	sp, #12
 800a494:	af00      	add	r7, sp, #0
 800a496:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a498:	bf00      	nop
 800a49a:	370c      	adds	r7, #12
 800a49c:	46bd      	mov	sp, r7
 800a49e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4a2:	4770      	bx	lr

0800a4a4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800a4a4:	b480      	push	{r7}
 800a4a6:	b083      	sub	sp, #12
 800a4a8:	af00      	add	r7, sp, #0
 800a4aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800a4ac:	bf00      	nop
 800a4ae:	370c      	adds	r7, #12
 800a4b0:	46bd      	mov	sp, r7
 800a4b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4b6:	4770      	bx	lr

0800a4b8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a4b8:	b580      	push	{r7, lr}
 800a4ba:	b082      	sub	sp, #8
 800a4bc:	af00      	add	r7, sp, #0
 800a4be:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	2b00      	cmp	r3, #0
 800a4c4:	d101      	bne.n	800a4ca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a4c6:	2301      	movs	r3, #1
 800a4c8:	e042      	b.n	800a550 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a4d0:	2b00      	cmp	r3, #0
 800a4d2:	d106      	bne.n	800a4e2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	2200      	movs	r2, #0
 800a4d8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a4dc:	6878      	ldr	r0, [r7, #4]
 800a4de:	f7f7 fb7b 	bl	8001bd8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	2224      	movs	r2, #36	@ 0x24
 800a4e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	681b      	ldr	r3, [r3, #0]
 800a4ee:	681a      	ldr	r2, [r3, #0]
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	681b      	ldr	r3, [r3, #0]
 800a4f4:	f022 0201 	bic.w	r2, r2, #1
 800a4f8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a4fe:	2b00      	cmp	r3, #0
 800a500:	d002      	beq.n	800a508 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800a502:	6878      	ldr	r0, [r7, #4]
 800a504:	f000 ff22 	bl	800b34c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a508:	6878      	ldr	r0, [r7, #4]
 800a50a:	f000 f8b3 	bl	800a674 <UART_SetConfig>
 800a50e:	4603      	mov	r3, r0
 800a510:	2b01      	cmp	r3, #1
 800a512:	d101      	bne.n	800a518 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800a514:	2301      	movs	r3, #1
 800a516:	e01b      	b.n	800a550 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	681b      	ldr	r3, [r3, #0]
 800a51c:	685a      	ldr	r2, [r3, #4]
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	681b      	ldr	r3, [r3, #0]
 800a522:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800a526:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	681b      	ldr	r3, [r3, #0]
 800a52c:	689a      	ldr	r2, [r3, #8]
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	681b      	ldr	r3, [r3, #0]
 800a532:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800a536:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	681b      	ldr	r3, [r3, #0]
 800a53c:	681a      	ldr	r2, [r3, #0]
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	681b      	ldr	r3, [r3, #0]
 800a542:	f042 0201 	orr.w	r2, r2, #1
 800a546:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a548:	6878      	ldr	r0, [r7, #4]
 800a54a:	f000 ffa1 	bl	800b490 <UART_CheckIdleState>
 800a54e:	4603      	mov	r3, r0
}
 800a550:	4618      	mov	r0, r3
 800a552:	3708      	adds	r7, #8
 800a554:	46bd      	mov	sp, r7
 800a556:	bd80      	pop	{r7, pc}

0800a558 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a558:	b580      	push	{r7, lr}
 800a55a:	b08a      	sub	sp, #40	@ 0x28
 800a55c:	af02      	add	r7, sp, #8
 800a55e:	60f8      	str	r0, [r7, #12]
 800a560:	60b9      	str	r1, [r7, #8]
 800a562:	603b      	str	r3, [r7, #0]
 800a564:	4613      	mov	r3, r2
 800a566:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a568:	68fb      	ldr	r3, [r7, #12]
 800a56a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a56e:	2b20      	cmp	r3, #32
 800a570:	d17b      	bne.n	800a66a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800a572:	68bb      	ldr	r3, [r7, #8]
 800a574:	2b00      	cmp	r3, #0
 800a576:	d002      	beq.n	800a57e <HAL_UART_Transmit+0x26>
 800a578:	88fb      	ldrh	r3, [r7, #6]
 800a57a:	2b00      	cmp	r3, #0
 800a57c:	d101      	bne.n	800a582 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800a57e:	2301      	movs	r3, #1
 800a580:	e074      	b.n	800a66c <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a582:	68fb      	ldr	r3, [r7, #12]
 800a584:	2200      	movs	r2, #0
 800a586:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a58a:	68fb      	ldr	r3, [r7, #12]
 800a58c:	2221      	movs	r2, #33	@ 0x21
 800a58e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800a592:	f7f7 fd8f 	bl	80020b4 <HAL_GetTick>
 800a596:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800a598:	68fb      	ldr	r3, [r7, #12]
 800a59a:	88fa      	ldrh	r2, [r7, #6]
 800a59c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800a5a0:	68fb      	ldr	r3, [r7, #12]
 800a5a2:	88fa      	ldrh	r2, [r7, #6]
 800a5a4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a5a8:	68fb      	ldr	r3, [r7, #12]
 800a5aa:	689b      	ldr	r3, [r3, #8]
 800a5ac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a5b0:	d108      	bne.n	800a5c4 <HAL_UART_Transmit+0x6c>
 800a5b2:	68fb      	ldr	r3, [r7, #12]
 800a5b4:	691b      	ldr	r3, [r3, #16]
 800a5b6:	2b00      	cmp	r3, #0
 800a5b8:	d104      	bne.n	800a5c4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800a5ba:	2300      	movs	r3, #0
 800a5bc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800a5be:	68bb      	ldr	r3, [r7, #8]
 800a5c0:	61bb      	str	r3, [r7, #24]
 800a5c2:	e003      	b.n	800a5cc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800a5c4:	68bb      	ldr	r3, [r7, #8]
 800a5c6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a5c8:	2300      	movs	r3, #0
 800a5ca:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800a5cc:	e030      	b.n	800a630 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a5ce:	683b      	ldr	r3, [r7, #0]
 800a5d0:	9300      	str	r3, [sp, #0]
 800a5d2:	697b      	ldr	r3, [r7, #20]
 800a5d4:	2200      	movs	r2, #0
 800a5d6:	2180      	movs	r1, #128	@ 0x80
 800a5d8:	68f8      	ldr	r0, [r7, #12]
 800a5da:	f001 f803 	bl	800b5e4 <UART_WaitOnFlagUntilTimeout>
 800a5de:	4603      	mov	r3, r0
 800a5e0:	2b00      	cmp	r3, #0
 800a5e2:	d005      	beq.n	800a5f0 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800a5e4:	68fb      	ldr	r3, [r7, #12]
 800a5e6:	2220      	movs	r2, #32
 800a5e8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800a5ec:	2303      	movs	r3, #3
 800a5ee:	e03d      	b.n	800a66c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800a5f0:	69fb      	ldr	r3, [r7, #28]
 800a5f2:	2b00      	cmp	r3, #0
 800a5f4:	d10b      	bne.n	800a60e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800a5f6:	69bb      	ldr	r3, [r7, #24]
 800a5f8:	881b      	ldrh	r3, [r3, #0]
 800a5fa:	461a      	mov	r2, r3
 800a5fc:	68fb      	ldr	r3, [r7, #12]
 800a5fe:	681b      	ldr	r3, [r3, #0]
 800a600:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a604:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800a606:	69bb      	ldr	r3, [r7, #24]
 800a608:	3302      	adds	r3, #2
 800a60a:	61bb      	str	r3, [r7, #24]
 800a60c:	e007      	b.n	800a61e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800a60e:	69fb      	ldr	r3, [r7, #28]
 800a610:	781a      	ldrb	r2, [r3, #0]
 800a612:	68fb      	ldr	r3, [r7, #12]
 800a614:	681b      	ldr	r3, [r3, #0]
 800a616:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800a618:	69fb      	ldr	r3, [r7, #28]
 800a61a:	3301      	adds	r3, #1
 800a61c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800a61e:	68fb      	ldr	r3, [r7, #12]
 800a620:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a624:	b29b      	uxth	r3, r3
 800a626:	3b01      	subs	r3, #1
 800a628:	b29a      	uxth	r2, r3
 800a62a:	68fb      	ldr	r3, [r7, #12]
 800a62c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800a630:	68fb      	ldr	r3, [r7, #12]
 800a632:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a636:	b29b      	uxth	r3, r3
 800a638:	2b00      	cmp	r3, #0
 800a63a:	d1c8      	bne.n	800a5ce <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a63c:	683b      	ldr	r3, [r7, #0]
 800a63e:	9300      	str	r3, [sp, #0]
 800a640:	697b      	ldr	r3, [r7, #20]
 800a642:	2200      	movs	r2, #0
 800a644:	2140      	movs	r1, #64	@ 0x40
 800a646:	68f8      	ldr	r0, [r7, #12]
 800a648:	f000 ffcc 	bl	800b5e4 <UART_WaitOnFlagUntilTimeout>
 800a64c:	4603      	mov	r3, r0
 800a64e:	2b00      	cmp	r3, #0
 800a650:	d005      	beq.n	800a65e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800a652:	68fb      	ldr	r3, [r7, #12]
 800a654:	2220      	movs	r2, #32
 800a656:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800a65a:	2303      	movs	r3, #3
 800a65c:	e006      	b.n	800a66c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a65e:	68fb      	ldr	r3, [r7, #12]
 800a660:	2220      	movs	r2, #32
 800a662:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800a666:	2300      	movs	r3, #0
 800a668:	e000      	b.n	800a66c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800a66a:	2302      	movs	r3, #2
  }
}
 800a66c:	4618      	mov	r0, r3
 800a66e:	3720      	adds	r7, #32
 800a670:	46bd      	mov	sp, r7
 800a672:	bd80      	pop	{r7, pc}

0800a674 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a674:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a678:	b092      	sub	sp, #72	@ 0x48
 800a67a:	af00      	add	r7, sp, #0
 800a67c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a67e:	2300      	movs	r3, #0
 800a680:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a684:	697b      	ldr	r3, [r7, #20]
 800a686:	689a      	ldr	r2, [r3, #8]
 800a688:	697b      	ldr	r3, [r7, #20]
 800a68a:	691b      	ldr	r3, [r3, #16]
 800a68c:	431a      	orrs	r2, r3
 800a68e:	697b      	ldr	r3, [r7, #20]
 800a690:	695b      	ldr	r3, [r3, #20]
 800a692:	431a      	orrs	r2, r3
 800a694:	697b      	ldr	r3, [r7, #20]
 800a696:	69db      	ldr	r3, [r3, #28]
 800a698:	4313      	orrs	r3, r2
 800a69a:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a69c:	697b      	ldr	r3, [r7, #20]
 800a69e:	681b      	ldr	r3, [r3, #0]
 800a6a0:	681a      	ldr	r2, [r3, #0]
 800a6a2:	4bbe      	ldr	r3, [pc, #760]	@ (800a99c <UART_SetConfig+0x328>)
 800a6a4:	4013      	ands	r3, r2
 800a6a6:	697a      	ldr	r2, [r7, #20]
 800a6a8:	6812      	ldr	r2, [r2, #0]
 800a6aa:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800a6ac:	430b      	orrs	r3, r1
 800a6ae:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a6b0:	697b      	ldr	r3, [r7, #20]
 800a6b2:	681b      	ldr	r3, [r3, #0]
 800a6b4:	685b      	ldr	r3, [r3, #4]
 800a6b6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800a6ba:	697b      	ldr	r3, [r7, #20]
 800a6bc:	68da      	ldr	r2, [r3, #12]
 800a6be:	697b      	ldr	r3, [r7, #20]
 800a6c0:	681b      	ldr	r3, [r3, #0]
 800a6c2:	430a      	orrs	r2, r1
 800a6c4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a6c6:	697b      	ldr	r3, [r7, #20]
 800a6c8:	699b      	ldr	r3, [r3, #24]
 800a6ca:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a6cc:	697b      	ldr	r3, [r7, #20]
 800a6ce:	681b      	ldr	r3, [r3, #0]
 800a6d0:	4ab3      	ldr	r2, [pc, #716]	@ (800a9a0 <UART_SetConfig+0x32c>)
 800a6d2:	4293      	cmp	r3, r2
 800a6d4:	d004      	beq.n	800a6e0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800a6d6:	697b      	ldr	r3, [r7, #20]
 800a6d8:	6a1b      	ldr	r3, [r3, #32]
 800a6da:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a6dc:	4313      	orrs	r3, r2
 800a6de:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a6e0:	697b      	ldr	r3, [r7, #20]
 800a6e2:	681b      	ldr	r3, [r3, #0]
 800a6e4:	689a      	ldr	r2, [r3, #8]
 800a6e6:	4baf      	ldr	r3, [pc, #700]	@ (800a9a4 <UART_SetConfig+0x330>)
 800a6e8:	4013      	ands	r3, r2
 800a6ea:	697a      	ldr	r2, [r7, #20]
 800a6ec:	6812      	ldr	r2, [r2, #0]
 800a6ee:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800a6f0:	430b      	orrs	r3, r1
 800a6f2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800a6f4:	697b      	ldr	r3, [r7, #20]
 800a6f6:	681b      	ldr	r3, [r3, #0]
 800a6f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a6fa:	f023 010f 	bic.w	r1, r3, #15
 800a6fe:	697b      	ldr	r3, [r7, #20]
 800a700:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a702:	697b      	ldr	r3, [r7, #20]
 800a704:	681b      	ldr	r3, [r3, #0]
 800a706:	430a      	orrs	r2, r1
 800a708:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a70a:	697b      	ldr	r3, [r7, #20]
 800a70c:	681b      	ldr	r3, [r3, #0]
 800a70e:	4aa6      	ldr	r2, [pc, #664]	@ (800a9a8 <UART_SetConfig+0x334>)
 800a710:	4293      	cmp	r3, r2
 800a712:	d177      	bne.n	800a804 <UART_SetConfig+0x190>
 800a714:	4ba5      	ldr	r3, [pc, #660]	@ (800a9ac <UART_SetConfig+0x338>)
 800a716:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a718:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a71c:	2b28      	cmp	r3, #40	@ 0x28
 800a71e:	d86d      	bhi.n	800a7fc <UART_SetConfig+0x188>
 800a720:	a201      	add	r2, pc, #4	@ (adr r2, 800a728 <UART_SetConfig+0xb4>)
 800a722:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a726:	bf00      	nop
 800a728:	0800a7cd 	.word	0x0800a7cd
 800a72c:	0800a7fd 	.word	0x0800a7fd
 800a730:	0800a7fd 	.word	0x0800a7fd
 800a734:	0800a7fd 	.word	0x0800a7fd
 800a738:	0800a7fd 	.word	0x0800a7fd
 800a73c:	0800a7fd 	.word	0x0800a7fd
 800a740:	0800a7fd 	.word	0x0800a7fd
 800a744:	0800a7fd 	.word	0x0800a7fd
 800a748:	0800a7d5 	.word	0x0800a7d5
 800a74c:	0800a7fd 	.word	0x0800a7fd
 800a750:	0800a7fd 	.word	0x0800a7fd
 800a754:	0800a7fd 	.word	0x0800a7fd
 800a758:	0800a7fd 	.word	0x0800a7fd
 800a75c:	0800a7fd 	.word	0x0800a7fd
 800a760:	0800a7fd 	.word	0x0800a7fd
 800a764:	0800a7fd 	.word	0x0800a7fd
 800a768:	0800a7dd 	.word	0x0800a7dd
 800a76c:	0800a7fd 	.word	0x0800a7fd
 800a770:	0800a7fd 	.word	0x0800a7fd
 800a774:	0800a7fd 	.word	0x0800a7fd
 800a778:	0800a7fd 	.word	0x0800a7fd
 800a77c:	0800a7fd 	.word	0x0800a7fd
 800a780:	0800a7fd 	.word	0x0800a7fd
 800a784:	0800a7fd 	.word	0x0800a7fd
 800a788:	0800a7e5 	.word	0x0800a7e5
 800a78c:	0800a7fd 	.word	0x0800a7fd
 800a790:	0800a7fd 	.word	0x0800a7fd
 800a794:	0800a7fd 	.word	0x0800a7fd
 800a798:	0800a7fd 	.word	0x0800a7fd
 800a79c:	0800a7fd 	.word	0x0800a7fd
 800a7a0:	0800a7fd 	.word	0x0800a7fd
 800a7a4:	0800a7fd 	.word	0x0800a7fd
 800a7a8:	0800a7ed 	.word	0x0800a7ed
 800a7ac:	0800a7fd 	.word	0x0800a7fd
 800a7b0:	0800a7fd 	.word	0x0800a7fd
 800a7b4:	0800a7fd 	.word	0x0800a7fd
 800a7b8:	0800a7fd 	.word	0x0800a7fd
 800a7bc:	0800a7fd 	.word	0x0800a7fd
 800a7c0:	0800a7fd 	.word	0x0800a7fd
 800a7c4:	0800a7fd 	.word	0x0800a7fd
 800a7c8:	0800a7f5 	.word	0x0800a7f5
 800a7cc:	2301      	movs	r3, #1
 800a7ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a7d2:	e326      	b.n	800ae22 <UART_SetConfig+0x7ae>
 800a7d4:	2304      	movs	r3, #4
 800a7d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a7da:	e322      	b.n	800ae22 <UART_SetConfig+0x7ae>
 800a7dc:	2308      	movs	r3, #8
 800a7de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a7e2:	e31e      	b.n	800ae22 <UART_SetConfig+0x7ae>
 800a7e4:	2310      	movs	r3, #16
 800a7e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a7ea:	e31a      	b.n	800ae22 <UART_SetConfig+0x7ae>
 800a7ec:	2320      	movs	r3, #32
 800a7ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a7f2:	e316      	b.n	800ae22 <UART_SetConfig+0x7ae>
 800a7f4:	2340      	movs	r3, #64	@ 0x40
 800a7f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a7fa:	e312      	b.n	800ae22 <UART_SetConfig+0x7ae>
 800a7fc:	2380      	movs	r3, #128	@ 0x80
 800a7fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a802:	e30e      	b.n	800ae22 <UART_SetConfig+0x7ae>
 800a804:	697b      	ldr	r3, [r7, #20]
 800a806:	681b      	ldr	r3, [r3, #0]
 800a808:	4a69      	ldr	r2, [pc, #420]	@ (800a9b0 <UART_SetConfig+0x33c>)
 800a80a:	4293      	cmp	r3, r2
 800a80c:	d130      	bne.n	800a870 <UART_SetConfig+0x1fc>
 800a80e:	4b67      	ldr	r3, [pc, #412]	@ (800a9ac <UART_SetConfig+0x338>)
 800a810:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a812:	f003 0307 	and.w	r3, r3, #7
 800a816:	2b05      	cmp	r3, #5
 800a818:	d826      	bhi.n	800a868 <UART_SetConfig+0x1f4>
 800a81a:	a201      	add	r2, pc, #4	@ (adr r2, 800a820 <UART_SetConfig+0x1ac>)
 800a81c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a820:	0800a839 	.word	0x0800a839
 800a824:	0800a841 	.word	0x0800a841
 800a828:	0800a849 	.word	0x0800a849
 800a82c:	0800a851 	.word	0x0800a851
 800a830:	0800a859 	.word	0x0800a859
 800a834:	0800a861 	.word	0x0800a861
 800a838:	2300      	movs	r3, #0
 800a83a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a83e:	e2f0      	b.n	800ae22 <UART_SetConfig+0x7ae>
 800a840:	2304      	movs	r3, #4
 800a842:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a846:	e2ec      	b.n	800ae22 <UART_SetConfig+0x7ae>
 800a848:	2308      	movs	r3, #8
 800a84a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a84e:	e2e8      	b.n	800ae22 <UART_SetConfig+0x7ae>
 800a850:	2310      	movs	r3, #16
 800a852:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a856:	e2e4      	b.n	800ae22 <UART_SetConfig+0x7ae>
 800a858:	2320      	movs	r3, #32
 800a85a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a85e:	e2e0      	b.n	800ae22 <UART_SetConfig+0x7ae>
 800a860:	2340      	movs	r3, #64	@ 0x40
 800a862:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a866:	e2dc      	b.n	800ae22 <UART_SetConfig+0x7ae>
 800a868:	2380      	movs	r3, #128	@ 0x80
 800a86a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a86e:	e2d8      	b.n	800ae22 <UART_SetConfig+0x7ae>
 800a870:	697b      	ldr	r3, [r7, #20]
 800a872:	681b      	ldr	r3, [r3, #0]
 800a874:	4a4f      	ldr	r2, [pc, #316]	@ (800a9b4 <UART_SetConfig+0x340>)
 800a876:	4293      	cmp	r3, r2
 800a878:	d130      	bne.n	800a8dc <UART_SetConfig+0x268>
 800a87a:	4b4c      	ldr	r3, [pc, #304]	@ (800a9ac <UART_SetConfig+0x338>)
 800a87c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a87e:	f003 0307 	and.w	r3, r3, #7
 800a882:	2b05      	cmp	r3, #5
 800a884:	d826      	bhi.n	800a8d4 <UART_SetConfig+0x260>
 800a886:	a201      	add	r2, pc, #4	@ (adr r2, 800a88c <UART_SetConfig+0x218>)
 800a888:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a88c:	0800a8a5 	.word	0x0800a8a5
 800a890:	0800a8ad 	.word	0x0800a8ad
 800a894:	0800a8b5 	.word	0x0800a8b5
 800a898:	0800a8bd 	.word	0x0800a8bd
 800a89c:	0800a8c5 	.word	0x0800a8c5
 800a8a0:	0800a8cd 	.word	0x0800a8cd
 800a8a4:	2300      	movs	r3, #0
 800a8a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a8aa:	e2ba      	b.n	800ae22 <UART_SetConfig+0x7ae>
 800a8ac:	2304      	movs	r3, #4
 800a8ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a8b2:	e2b6      	b.n	800ae22 <UART_SetConfig+0x7ae>
 800a8b4:	2308      	movs	r3, #8
 800a8b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a8ba:	e2b2      	b.n	800ae22 <UART_SetConfig+0x7ae>
 800a8bc:	2310      	movs	r3, #16
 800a8be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a8c2:	e2ae      	b.n	800ae22 <UART_SetConfig+0x7ae>
 800a8c4:	2320      	movs	r3, #32
 800a8c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a8ca:	e2aa      	b.n	800ae22 <UART_SetConfig+0x7ae>
 800a8cc:	2340      	movs	r3, #64	@ 0x40
 800a8ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a8d2:	e2a6      	b.n	800ae22 <UART_SetConfig+0x7ae>
 800a8d4:	2380      	movs	r3, #128	@ 0x80
 800a8d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a8da:	e2a2      	b.n	800ae22 <UART_SetConfig+0x7ae>
 800a8dc:	697b      	ldr	r3, [r7, #20]
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	4a35      	ldr	r2, [pc, #212]	@ (800a9b8 <UART_SetConfig+0x344>)
 800a8e2:	4293      	cmp	r3, r2
 800a8e4:	d130      	bne.n	800a948 <UART_SetConfig+0x2d4>
 800a8e6:	4b31      	ldr	r3, [pc, #196]	@ (800a9ac <UART_SetConfig+0x338>)
 800a8e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a8ea:	f003 0307 	and.w	r3, r3, #7
 800a8ee:	2b05      	cmp	r3, #5
 800a8f0:	d826      	bhi.n	800a940 <UART_SetConfig+0x2cc>
 800a8f2:	a201      	add	r2, pc, #4	@ (adr r2, 800a8f8 <UART_SetConfig+0x284>)
 800a8f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a8f8:	0800a911 	.word	0x0800a911
 800a8fc:	0800a919 	.word	0x0800a919
 800a900:	0800a921 	.word	0x0800a921
 800a904:	0800a929 	.word	0x0800a929
 800a908:	0800a931 	.word	0x0800a931
 800a90c:	0800a939 	.word	0x0800a939
 800a910:	2300      	movs	r3, #0
 800a912:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a916:	e284      	b.n	800ae22 <UART_SetConfig+0x7ae>
 800a918:	2304      	movs	r3, #4
 800a91a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a91e:	e280      	b.n	800ae22 <UART_SetConfig+0x7ae>
 800a920:	2308      	movs	r3, #8
 800a922:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a926:	e27c      	b.n	800ae22 <UART_SetConfig+0x7ae>
 800a928:	2310      	movs	r3, #16
 800a92a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a92e:	e278      	b.n	800ae22 <UART_SetConfig+0x7ae>
 800a930:	2320      	movs	r3, #32
 800a932:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a936:	e274      	b.n	800ae22 <UART_SetConfig+0x7ae>
 800a938:	2340      	movs	r3, #64	@ 0x40
 800a93a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a93e:	e270      	b.n	800ae22 <UART_SetConfig+0x7ae>
 800a940:	2380      	movs	r3, #128	@ 0x80
 800a942:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a946:	e26c      	b.n	800ae22 <UART_SetConfig+0x7ae>
 800a948:	697b      	ldr	r3, [r7, #20]
 800a94a:	681b      	ldr	r3, [r3, #0]
 800a94c:	4a1b      	ldr	r2, [pc, #108]	@ (800a9bc <UART_SetConfig+0x348>)
 800a94e:	4293      	cmp	r3, r2
 800a950:	d142      	bne.n	800a9d8 <UART_SetConfig+0x364>
 800a952:	4b16      	ldr	r3, [pc, #88]	@ (800a9ac <UART_SetConfig+0x338>)
 800a954:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a956:	f003 0307 	and.w	r3, r3, #7
 800a95a:	2b05      	cmp	r3, #5
 800a95c:	d838      	bhi.n	800a9d0 <UART_SetConfig+0x35c>
 800a95e:	a201      	add	r2, pc, #4	@ (adr r2, 800a964 <UART_SetConfig+0x2f0>)
 800a960:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a964:	0800a97d 	.word	0x0800a97d
 800a968:	0800a985 	.word	0x0800a985
 800a96c:	0800a98d 	.word	0x0800a98d
 800a970:	0800a995 	.word	0x0800a995
 800a974:	0800a9c1 	.word	0x0800a9c1
 800a978:	0800a9c9 	.word	0x0800a9c9
 800a97c:	2300      	movs	r3, #0
 800a97e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a982:	e24e      	b.n	800ae22 <UART_SetConfig+0x7ae>
 800a984:	2304      	movs	r3, #4
 800a986:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a98a:	e24a      	b.n	800ae22 <UART_SetConfig+0x7ae>
 800a98c:	2308      	movs	r3, #8
 800a98e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a992:	e246      	b.n	800ae22 <UART_SetConfig+0x7ae>
 800a994:	2310      	movs	r3, #16
 800a996:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a99a:	e242      	b.n	800ae22 <UART_SetConfig+0x7ae>
 800a99c:	cfff69f3 	.word	0xcfff69f3
 800a9a0:	58000c00 	.word	0x58000c00
 800a9a4:	11fff4ff 	.word	0x11fff4ff
 800a9a8:	40011000 	.word	0x40011000
 800a9ac:	58024400 	.word	0x58024400
 800a9b0:	40004400 	.word	0x40004400
 800a9b4:	40004800 	.word	0x40004800
 800a9b8:	40004c00 	.word	0x40004c00
 800a9bc:	40005000 	.word	0x40005000
 800a9c0:	2320      	movs	r3, #32
 800a9c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a9c6:	e22c      	b.n	800ae22 <UART_SetConfig+0x7ae>
 800a9c8:	2340      	movs	r3, #64	@ 0x40
 800a9ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a9ce:	e228      	b.n	800ae22 <UART_SetConfig+0x7ae>
 800a9d0:	2380      	movs	r3, #128	@ 0x80
 800a9d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a9d6:	e224      	b.n	800ae22 <UART_SetConfig+0x7ae>
 800a9d8:	697b      	ldr	r3, [r7, #20]
 800a9da:	681b      	ldr	r3, [r3, #0]
 800a9dc:	4ab1      	ldr	r2, [pc, #708]	@ (800aca4 <UART_SetConfig+0x630>)
 800a9de:	4293      	cmp	r3, r2
 800a9e0:	d176      	bne.n	800aad0 <UART_SetConfig+0x45c>
 800a9e2:	4bb1      	ldr	r3, [pc, #708]	@ (800aca8 <UART_SetConfig+0x634>)
 800a9e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a9e6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a9ea:	2b28      	cmp	r3, #40	@ 0x28
 800a9ec:	d86c      	bhi.n	800aac8 <UART_SetConfig+0x454>
 800a9ee:	a201      	add	r2, pc, #4	@ (adr r2, 800a9f4 <UART_SetConfig+0x380>)
 800a9f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a9f4:	0800aa99 	.word	0x0800aa99
 800a9f8:	0800aac9 	.word	0x0800aac9
 800a9fc:	0800aac9 	.word	0x0800aac9
 800aa00:	0800aac9 	.word	0x0800aac9
 800aa04:	0800aac9 	.word	0x0800aac9
 800aa08:	0800aac9 	.word	0x0800aac9
 800aa0c:	0800aac9 	.word	0x0800aac9
 800aa10:	0800aac9 	.word	0x0800aac9
 800aa14:	0800aaa1 	.word	0x0800aaa1
 800aa18:	0800aac9 	.word	0x0800aac9
 800aa1c:	0800aac9 	.word	0x0800aac9
 800aa20:	0800aac9 	.word	0x0800aac9
 800aa24:	0800aac9 	.word	0x0800aac9
 800aa28:	0800aac9 	.word	0x0800aac9
 800aa2c:	0800aac9 	.word	0x0800aac9
 800aa30:	0800aac9 	.word	0x0800aac9
 800aa34:	0800aaa9 	.word	0x0800aaa9
 800aa38:	0800aac9 	.word	0x0800aac9
 800aa3c:	0800aac9 	.word	0x0800aac9
 800aa40:	0800aac9 	.word	0x0800aac9
 800aa44:	0800aac9 	.word	0x0800aac9
 800aa48:	0800aac9 	.word	0x0800aac9
 800aa4c:	0800aac9 	.word	0x0800aac9
 800aa50:	0800aac9 	.word	0x0800aac9
 800aa54:	0800aab1 	.word	0x0800aab1
 800aa58:	0800aac9 	.word	0x0800aac9
 800aa5c:	0800aac9 	.word	0x0800aac9
 800aa60:	0800aac9 	.word	0x0800aac9
 800aa64:	0800aac9 	.word	0x0800aac9
 800aa68:	0800aac9 	.word	0x0800aac9
 800aa6c:	0800aac9 	.word	0x0800aac9
 800aa70:	0800aac9 	.word	0x0800aac9
 800aa74:	0800aab9 	.word	0x0800aab9
 800aa78:	0800aac9 	.word	0x0800aac9
 800aa7c:	0800aac9 	.word	0x0800aac9
 800aa80:	0800aac9 	.word	0x0800aac9
 800aa84:	0800aac9 	.word	0x0800aac9
 800aa88:	0800aac9 	.word	0x0800aac9
 800aa8c:	0800aac9 	.word	0x0800aac9
 800aa90:	0800aac9 	.word	0x0800aac9
 800aa94:	0800aac1 	.word	0x0800aac1
 800aa98:	2301      	movs	r3, #1
 800aa9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aa9e:	e1c0      	b.n	800ae22 <UART_SetConfig+0x7ae>
 800aaa0:	2304      	movs	r3, #4
 800aaa2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aaa6:	e1bc      	b.n	800ae22 <UART_SetConfig+0x7ae>
 800aaa8:	2308      	movs	r3, #8
 800aaaa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aaae:	e1b8      	b.n	800ae22 <UART_SetConfig+0x7ae>
 800aab0:	2310      	movs	r3, #16
 800aab2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aab6:	e1b4      	b.n	800ae22 <UART_SetConfig+0x7ae>
 800aab8:	2320      	movs	r3, #32
 800aaba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aabe:	e1b0      	b.n	800ae22 <UART_SetConfig+0x7ae>
 800aac0:	2340      	movs	r3, #64	@ 0x40
 800aac2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aac6:	e1ac      	b.n	800ae22 <UART_SetConfig+0x7ae>
 800aac8:	2380      	movs	r3, #128	@ 0x80
 800aaca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aace:	e1a8      	b.n	800ae22 <UART_SetConfig+0x7ae>
 800aad0:	697b      	ldr	r3, [r7, #20]
 800aad2:	681b      	ldr	r3, [r3, #0]
 800aad4:	4a75      	ldr	r2, [pc, #468]	@ (800acac <UART_SetConfig+0x638>)
 800aad6:	4293      	cmp	r3, r2
 800aad8:	d130      	bne.n	800ab3c <UART_SetConfig+0x4c8>
 800aada:	4b73      	ldr	r3, [pc, #460]	@ (800aca8 <UART_SetConfig+0x634>)
 800aadc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aade:	f003 0307 	and.w	r3, r3, #7
 800aae2:	2b05      	cmp	r3, #5
 800aae4:	d826      	bhi.n	800ab34 <UART_SetConfig+0x4c0>
 800aae6:	a201      	add	r2, pc, #4	@ (adr r2, 800aaec <UART_SetConfig+0x478>)
 800aae8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aaec:	0800ab05 	.word	0x0800ab05
 800aaf0:	0800ab0d 	.word	0x0800ab0d
 800aaf4:	0800ab15 	.word	0x0800ab15
 800aaf8:	0800ab1d 	.word	0x0800ab1d
 800aafc:	0800ab25 	.word	0x0800ab25
 800ab00:	0800ab2d 	.word	0x0800ab2d
 800ab04:	2300      	movs	r3, #0
 800ab06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab0a:	e18a      	b.n	800ae22 <UART_SetConfig+0x7ae>
 800ab0c:	2304      	movs	r3, #4
 800ab0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab12:	e186      	b.n	800ae22 <UART_SetConfig+0x7ae>
 800ab14:	2308      	movs	r3, #8
 800ab16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab1a:	e182      	b.n	800ae22 <UART_SetConfig+0x7ae>
 800ab1c:	2310      	movs	r3, #16
 800ab1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab22:	e17e      	b.n	800ae22 <UART_SetConfig+0x7ae>
 800ab24:	2320      	movs	r3, #32
 800ab26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab2a:	e17a      	b.n	800ae22 <UART_SetConfig+0x7ae>
 800ab2c:	2340      	movs	r3, #64	@ 0x40
 800ab2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab32:	e176      	b.n	800ae22 <UART_SetConfig+0x7ae>
 800ab34:	2380      	movs	r3, #128	@ 0x80
 800ab36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab3a:	e172      	b.n	800ae22 <UART_SetConfig+0x7ae>
 800ab3c:	697b      	ldr	r3, [r7, #20]
 800ab3e:	681b      	ldr	r3, [r3, #0]
 800ab40:	4a5b      	ldr	r2, [pc, #364]	@ (800acb0 <UART_SetConfig+0x63c>)
 800ab42:	4293      	cmp	r3, r2
 800ab44:	d130      	bne.n	800aba8 <UART_SetConfig+0x534>
 800ab46:	4b58      	ldr	r3, [pc, #352]	@ (800aca8 <UART_SetConfig+0x634>)
 800ab48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ab4a:	f003 0307 	and.w	r3, r3, #7
 800ab4e:	2b05      	cmp	r3, #5
 800ab50:	d826      	bhi.n	800aba0 <UART_SetConfig+0x52c>
 800ab52:	a201      	add	r2, pc, #4	@ (adr r2, 800ab58 <UART_SetConfig+0x4e4>)
 800ab54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab58:	0800ab71 	.word	0x0800ab71
 800ab5c:	0800ab79 	.word	0x0800ab79
 800ab60:	0800ab81 	.word	0x0800ab81
 800ab64:	0800ab89 	.word	0x0800ab89
 800ab68:	0800ab91 	.word	0x0800ab91
 800ab6c:	0800ab99 	.word	0x0800ab99
 800ab70:	2300      	movs	r3, #0
 800ab72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab76:	e154      	b.n	800ae22 <UART_SetConfig+0x7ae>
 800ab78:	2304      	movs	r3, #4
 800ab7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab7e:	e150      	b.n	800ae22 <UART_SetConfig+0x7ae>
 800ab80:	2308      	movs	r3, #8
 800ab82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab86:	e14c      	b.n	800ae22 <UART_SetConfig+0x7ae>
 800ab88:	2310      	movs	r3, #16
 800ab8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab8e:	e148      	b.n	800ae22 <UART_SetConfig+0x7ae>
 800ab90:	2320      	movs	r3, #32
 800ab92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab96:	e144      	b.n	800ae22 <UART_SetConfig+0x7ae>
 800ab98:	2340      	movs	r3, #64	@ 0x40
 800ab9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab9e:	e140      	b.n	800ae22 <UART_SetConfig+0x7ae>
 800aba0:	2380      	movs	r3, #128	@ 0x80
 800aba2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aba6:	e13c      	b.n	800ae22 <UART_SetConfig+0x7ae>
 800aba8:	697b      	ldr	r3, [r7, #20]
 800abaa:	681b      	ldr	r3, [r3, #0]
 800abac:	4a41      	ldr	r2, [pc, #260]	@ (800acb4 <UART_SetConfig+0x640>)
 800abae:	4293      	cmp	r3, r2
 800abb0:	f040 8082 	bne.w	800acb8 <UART_SetConfig+0x644>
 800abb4:	4b3c      	ldr	r3, [pc, #240]	@ (800aca8 <UART_SetConfig+0x634>)
 800abb6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800abb8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800abbc:	2b28      	cmp	r3, #40	@ 0x28
 800abbe:	d86d      	bhi.n	800ac9c <UART_SetConfig+0x628>
 800abc0:	a201      	add	r2, pc, #4	@ (adr r2, 800abc8 <UART_SetConfig+0x554>)
 800abc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800abc6:	bf00      	nop
 800abc8:	0800ac6d 	.word	0x0800ac6d
 800abcc:	0800ac9d 	.word	0x0800ac9d
 800abd0:	0800ac9d 	.word	0x0800ac9d
 800abd4:	0800ac9d 	.word	0x0800ac9d
 800abd8:	0800ac9d 	.word	0x0800ac9d
 800abdc:	0800ac9d 	.word	0x0800ac9d
 800abe0:	0800ac9d 	.word	0x0800ac9d
 800abe4:	0800ac9d 	.word	0x0800ac9d
 800abe8:	0800ac75 	.word	0x0800ac75
 800abec:	0800ac9d 	.word	0x0800ac9d
 800abf0:	0800ac9d 	.word	0x0800ac9d
 800abf4:	0800ac9d 	.word	0x0800ac9d
 800abf8:	0800ac9d 	.word	0x0800ac9d
 800abfc:	0800ac9d 	.word	0x0800ac9d
 800ac00:	0800ac9d 	.word	0x0800ac9d
 800ac04:	0800ac9d 	.word	0x0800ac9d
 800ac08:	0800ac7d 	.word	0x0800ac7d
 800ac0c:	0800ac9d 	.word	0x0800ac9d
 800ac10:	0800ac9d 	.word	0x0800ac9d
 800ac14:	0800ac9d 	.word	0x0800ac9d
 800ac18:	0800ac9d 	.word	0x0800ac9d
 800ac1c:	0800ac9d 	.word	0x0800ac9d
 800ac20:	0800ac9d 	.word	0x0800ac9d
 800ac24:	0800ac9d 	.word	0x0800ac9d
 800ac28:	0800ac85 	.word	0x0800ac85
 800ac2c:	0800ac9d 	.word	0x0800ac9d
 800ac30:	0800ac9d 	.word	0x0800ac9d
 800ac34:	0800ac9d 	.word	0x0800ac9d
 800ac38:	0800ac9d 	.word	0x0800ac9d
 800ac3c:	0800ac9d 	.word	0x0800ac9d
 800ac40:	0800ac9d 	.word	0x0800ac9d
 800ac44:	0800ac9d 	.word	0x0800ac9d
 800ac48:	0800ac8d 	.word	0x0800ac8d
 800ac4c:	0800ac9d 	.word	0x0800ac9d
 800ac50:	0800ac9d 	.word	0x0800ac9d
 800ac54:	0800ac9d 	.word	0x0800ac9d
 800ac58:	0800ac9d 	.word	0x0800ac9d
 800ac5c:	0800ac9d 	.word	0x0800ac9d
 800ac60:	0800ac9d 	.word	0x0800ac9d
 800ac64:	0800ac9d 	.word	0x0800ac9d
 800ac68:	0800ac95 	.word	0x0800ac95
 800ac6c:	2301      	movs	r3, #1
 800ac6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac72:	e0d6      	b.n	800ae22 <UART_SetConfig+0x7ae>
 800ac74:	2304      	movs	r3, #4
 800ac76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac7a:	e0d2      	b.n	800ae22 <UART_SetConfig+0x7ae>
 800ac7c:	2308      	movs	r3, #8
 800ac7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac82:	e0ce      	b.n	800ae22 <UART_SetConfig+0x7ae>
 800ac84:	2310      	movs	r3, #16
 800ac86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac8a:	e0ca      	b.n	800ae22 <UART_SetConfig+0x7ae>
 800ac8c:	2320      	movs	r3, #32
 800ac8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac92:	e0c6      	b.n	800ae22 <UART_SetConfig+0x7ae>
 800ac94:	2340      	movs	r3, #64	@ 0x40
 800ac96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac9a:	e0c2      	b.n	800ae22 <UART_SetConfig+0x7ae>
 800ac9c:	2380      	movs	r3, #128	@ 0x80
 800ac9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aca2:	e0be      	b.n	800ae22 <UART_SetConfig+0x7ae>
 800aca4:	40011400 	.word	0x40011400
 800aca8:	58024400 	.word	0x58024400
 800acac:	40007800 	.word	0x40007800
 800acb0:	40007c00 	.word	0x40007c00
 800acb4:	40011800 	.word	0x40011800
 800acb8:	697b      	ldr	r3, [r7, #20]
 800acba:	681b      	ldr	r3, [r3, #0]
 800acbc:	4aad      	ldr	r2, [pc, #692]	@ (800af74 <UART_SetConfig+0x900>)
 800acbe:	4293      	cmp	r3, r2
 800acc0:	d176      	bne.n	800adb0 <UART_SetConfig+0x73c>
 800acc2:	4bad      	ldr	r3, [pc, #692]	@ (800af78 <UART_SetConfig+0x904>)
 800acc4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800acc6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800acca:	2b28      	cmp	r3, #40	@ 0x28
 800accc:	d86c      	bhi.n	800ada8 <UART_SetConfig+0x734>
 800acce:	a201      	add	r2, pc, #4	@ (adr r2, 800acd4 <UART_SetConfig+0x660>)
 800acd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800acd4:	0800ad79 	.word	0x0800ad79
 800acd8:	0800ada9 	.word	0x0800ada9
 800acdc:	0800ada9 	.word	0x0800ada9
 800ace0:	0800ada9 	.word	0x0800ada9
 800ace4:	0800ada9 	.word	0x0800ada9
 800ace8:	0800ada9 	.word	0x0800ada9
 800acec:	0800ada9 	.word	0x0800ada9
 800acf0:	0800ada9 	.word	0x0800ada9
 800acf4:	0800ad81 	.word	0x0800ad81
 800acf8:	0800ada9 	.word	0x0800ada9
 800acfc:	0800ada9 	.word	0x0800ada9
 800ad00:	0800ada9 	.word	0x0800ada9
 800ad04:	0800ada9 	.word	0x0800ada9
 800ad08:	0800ada9 	.word	0x0800ada9
 800ad0c:	0800ada9 	.word	0x0800ada9
 800ad10:	0800ada9 	.word	0x0800ada9
 800ad14:	0800ad89 	.word	0x0800ad89
 800ad18:	0800ada9 	.word	0x0800ada9
 800ad1c:	0800ada9 	.word	0x0800ada9
 800ad20:	0800ada9 	.word	0x0800ada9
 800ad24:	0800ada9 	.word	0x0800ada9
 800ad28:	0800ada9 	.word	0x0800ada9
 800ad2c:	0800ada9 	.word	0x0800ada9
 800ad30:	0800ada9 	.word	0x0800ada9
 800ad34:	0800ad91 	.word	0x0800ad91
 800ad38:	0800ada9 	.word	0x0800ada9
 800ad3c:	0800ada9 	.word	0x0800ada9
 800ad40:	0800ada9 	.word	0x0800ada9
 800ad44:	0800ada9 	.word	0x0800ada9
 800ad48:	0800ada9 	.word	0x0800ada9
 800ad4c:	0800ada9 	.word	0x0800ada9
 800ad50:	0800ada9 	.word	0x0800ada9
 800ad54:	0800ad99 	.word	0x0800ad99
 800ad58:	0800ada9 	.word	0x0800ada9
 800ad5c:	0800ada9 	.word	0x0800ada9
 800ad60:	0800ada9 	.word	0x0800ada9
 800ad64:	0800ada9 	.word	0x0800ada9
 800ad68:	0800ada9 	.word	0x0800ada9
 800ad6c:	0800ada9 	.word	0x0800ada9
 800ad70:	0800ada9 	.word	0x0800ada9
 800ad74:	0800ada1 	.word	0x0800ada1
 800ad78:	2301      	movs	r3, #1
 800ad7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ad7e:	e050      	b.n	800ae22 <UART_SetConfig+0x7ae>
 800ad80:	2304      	movs	r3, #4
 800ad82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ad86:	e04c      	b.n	800ae22 <UART_SetConfig+0x7ae>
 800ad88:	2308      	movs	r3, #8
 800ad8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ad8e:	e048      	b.n	800ae22 <UART_SetConfig+0x7ae>
 800ad90:	2310      	movs	r3, #16
 800ad92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ad96:	e044      	b.n	800ae22 <UART_SetConfig+0x7ae>
 800ad98:	2320      	movs	r3, #32
 800ad9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ad9e:	e040      	b.n	800ae22 <UART_SetConfig+0x7ae>
 800ada0:	2340      	movs	r3, #64	@ 0x40
 800ada2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ada6:	e03c      	b.n	800ae22 <UART_SetConfig+0x7ae>
 800ada8:	2380      	movs	r3, #128	@ 0x80
 800adaa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800adae:	e038      	b.n	800ae22 <UART_SetConfig+0x7ae>
 800adb0:	697b      	ldr	r3, [r7, #20]
 800adb2:	681b      	ldr	r3, [r3, #0]
 800adb4:	4a71      	ldr	r2, [pc, #452]	@ (800af7c <UART_SetConfig+0x908>)
 800adb6:	4293      	cmp	r3, r2
 800adb8:	d130      	bne.n	800ae1c <UART_SetConfig+0x7a8>
 800adba:	4b6f      	ldr	r3, [pc, #444]	@ (800af78 <UART_SetConfig+0x904>)
 800adbc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800adbe:	f003 0307 	and.w	r3, r3, #7
 800adc2:	2b05      	cmp	r3, #5
 800adc4:	d826      	bhi.n	800ae14 <UART_SetConfig+0x7a0>
 800adc6:	a201      	add	r2, pc, #4	@ (adr r2, 800adcc <UART_SetConfig+0x758>)
 800adc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800adcc:	0800ade5 	.word	0x0800ade5
 800add0:	0800aded 	.word	0x0800aded
 800add4:	0800adf5 	.word	0x0800adf5
 800add8:	0800adfd 	.word	0x0800adfd
 800addc:	0800ae05 	.word	0x0800ae05
 800ade0:	0800ae0d 	.word	0x0800ae0d
 800ade4:	2302      	movs	r3, #2
 800ade6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800adea:	e01a      	b.n	800ae22 <UART_SetConfig+0x7ae>
 800adec:	2304      	movs	r3, #4
 800adee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800adf2:	e016      	b.n	800ae22 <UART_SetConfig+0x7ae>
 800adf4:	2308      	movs	r3, #8
 800adf6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800adfa:	e012      	b.n	800ae22 <UART_SetConfig+0x7ae>
 800adfc:	2310      	movs	r3, #16
 800adfe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae02:	e00e      	b.n	800ae22 <UART_SetConfig+0x7ae>
 800ae04:	2320      	movs	r3, #32
 800ae06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae0a:	e00a      	b.n	800ae22 <UART_SetConfig+0x7ae>
 800ae0c:	2340      	movs	r3, #64	@ 0x40
 800ae0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae12:	e006      	b.n	800ae22 <UART_SetConfig+0x7ae>
 800ae14:	2380      	movs	r3, #128	@ 0x80
 800ae16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ae1a:	e002      	b.n	800ae22 <UART_SetConfig+0x7ae>
 800ae1c:	2380      	movs	r3, #128	@ 0x80
 800ae1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800ae22:	697b      	ldr	r3, [r7, #20]
 800ae24:	681b      	ldr	r3, [r3, #0]
 800ae26:	4a55      	ldr	r2, [pc, #340]	@ (800af7c <UART_SetConfig+0x908>)
 800ae28:	4293      	cmp	r3, r2
 800ae2a:	f040 80f8 	bne.w	800b01e <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800ae2e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800ae32:	2b20      	cmp	r3, #32
 800ae34:	dc46      	bgt.n	800aec4 <UART_SetConfig+0x850>
 800ae36:	2b02      	cmp	r3, #2
 800ae38:	db75      	blt.n	800af26 <UART_SetConfig+0x8b2>
 800ae3a:	3b02      	subs	r3, #2
 800ae3c:	2b1e      	cmp	r3, #30
 800ae3e:	d872      	bhi.n	800af26 <UART_SetConfig+0x8b2>
 800ae40:	a201      	add	r2, pc, #4	@ (adr r2, 800ae48 <UART_SetConfig+0x7d4>)
 800ae42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae46:	bf00      	nop
 800ae48:	0800aecb 	.word	0x0800aecb
 800ae4c:	0800af27 	.word	0x0800af27
 800ae50:	0800aed3 	.word	0x0800aed3
 800ae54:	0800af27 	.word	0x0800af27
 800ae58:	0800af27 	.word	0x0800af27
 800ae5c:	0800af27 	.word	0x0800af27
 800ae60:	0800aee3 	.word	0x0800aee3
 800ae64:	0800af27 	.word	0x0800af27
 800ae68:	0800af27 	.word	0x0800af27
 800ae6c:	0800af27 	.word	0x0800af27
 800ae70:	0800af27 	.word	0x0800af27
 800ae74:	0800af27 	.word	0x0800af27
 800ae78:	0800af27 	.word	0x0800af27
 800ae7c:	0800af27 	.word	0x0800af27
 800ae80:	0800aef3 	.word	0x0800aef3
 800ae84:	0800af27 	.word	0x0800af27
 800ae88:	0800af27 	.word	0x0800af27
 800ae8c:	0800af27 	.word	0x0800af27
 800ae90:	0800af27 	.word	0x0800af27
 800ae94:	0800af27 	.word	0x0800af27
 800ae98:	0800af27 	.word	0x0800af27
 800ae9c:	0800af27 	.word	0x0800af27
 800aea0:	0800af27 	.word	0x0800af27
 800aea4:	0800af27 	.word	0x0800af27
 800aea8:	0800af27 	.word	0x0800af27
 800aeac:	0800af27 	.word	0x0800af27
 800aeb0:	0800af27 	.word	0x0800af27
 800aeb4:	0800af27 	.word	0x0800af27
 800aeb8:	0800af27 	.word	0x0800af27
 800aebc:	0800af27 	.word	0x0800af27
 800aec0:	0800af19 	.word	0x0800af19
 800aec4:	2b40      	cmp	r3, #64	@ 0x40
 800aec6:	d02a      	beq.n	800af1e <UART_SetConfig+0x8aa>
 800aec8:	e02d      	b.n	800af26 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800aeca:	f7fd fb9b 	bl	8008604 <HAL_RCCEx_GetD3PCLK1Freq>
 800aece:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800aed0:	e02f      	b.n	800af32 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800aed2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800aed6:	4618      	mov	r0, r3
 800aed8:	f7fd fbaa 	bl	8008630 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800aedc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aede:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aee0:	e027      	b.n	800af32 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800aee2:	f107 0318 	add.w	r3, r7, #24
 800aee6:	4618      	mov	r0, r3
 800aee8:	f7fd fcf6 	bl	80088d8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800aeec:	69fb      	ldr	r3, [r7, #28]
 800aeee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aef0:	e01f      	b.n	800af32 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800aef2:	4b21      	ldr	r3, [pc, #132]	@ (800af78 <UART_SetConfig+0x904>)
 800aef4:	681b      	ldr	r3, [r3, #0]
 800aef6:	f003 0320 	and.w	r3, r3, #32
 800aefa:	2b00      	cmp	r3, #0
 800aefc:	d009      	beq.n	800af12 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800aefe:	4b1e      	ldr	r3, [pc, #120]	@ (800af78 <UART_SetConfig+0x904>)
 800af00:	681b      	ldr	r3, [r3, #0]
 800af02:	08db      	lsrs	r3, r3, #3
 800af04:	f003 0303 	and.w	r3, r3, #3
 800af08:	4a1d      	ldr	r2, [pc, #116]	@ (800af80 <UART_SetConfig+0x90c>)
 800af0a:	fa22 f303 	lsr.w	r3, r2, r3
 800af0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800af10:	e00f      	b.n	800af32 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800af12:	4b1b      	ldr	r3, [pc, #108]	@ (800af80 <UART_SetConfig+0x90c>)
 800af14:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800af16:	e00c      	b.n	800af32 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800af18:	4b1a      	ldr	r3, [pc, #104]	@ (800af84 <UART_SetConfig+0x910>)
 800af1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800af1c:	e009      	b.n	800af32 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800af1e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800af22:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800af24:	e005      	b.n	800af32 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800af26:	2300      	movs	r3, #0
 800af28:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800af2a:	2301      	movs	r3, #1
 800af2c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800af30:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800af32:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800af34:	2b00      	cmp	r3, #0
 800af36:	f000 81ee 	beq.w	800b316 <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800af3a:	697b      	ldr	r3, [r7, #20]
 800af3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800af3e:	4a12      	ldr	r2, [pc, #72]	@ (800af88 <UART_SetConfig+0x914>)
 800af40:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800af44:	461a      	mov	r2, r3
 800af46:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800af48:	fbb3 f3f2 	udiv	r3, r3, r2
 800af4c:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800af4e:	697b      	ldr	r3, [r7, #20]
 800af50:	685a      	ldr	r2, [r3, #4]
 800af52:	4613      	mov	r3, r2
 800af54:	005b      	lsls	r3, r3, #1
 800af56:	4413      	add	r3, r2
 800af58:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800af5a:	429a      	cmp	r2, r3
 800af5c:	d305      	bcc.n	800af6a <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800af5e:	697b      	ldr	r3, [r7, #20]
 800af60:	685b      	ldr	r3, [r3, #4]
 800af62:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800af64:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800af66:	429a      	cmp	r2, r3
 800af68:	d910      	bls.n	800af8c <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 800af6a:	2301      	movs	r3, #1
 800af6c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800af70:	e1d1      	b.n	800b316 <UART_SetConfig+0xca2>
 800af72:	bf00      	nop
 800af74:	40011c00 	.word	0x40011c00
 800af78:	58024400 	.word	0x58024400
 800af7c:	58000c00 	.word	0x58000c00
 800af80:	03d09000 	.word	0x03d09000
 800af84:	003d0900 	.word	0x003d0900
 800af88:	0800c5c4 	.word	0x0800c5c4
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800af8c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800af8e:	2200      	movs	r2, #0
 800af90:	60bb      	str	r3, [r7, #8]
 800af92:	60fa      	str	r2, [r7, #12]
 800af94:	697b      	ldr	r3, [r7, #20]
 800af96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800af98:	4ac0      	ldr	r2, [pc, #768]	@ (800b29c <UART_SetConfig+0xc28>)
 800af9a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800af9e:	b29b      	uxth	r3, r3
 800afa0:	2200      	movs	r2, #0
 800afa2:	603b      	str	r3, [r7, #0]
 800afa4:	607a      	str	r2, [r7, #4]
 800afa6:	e9d7 2300 	ldrd	r2, r3, [r7]
 800afaa:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800afae:	f7f5 fa07 	bl	80003c0 <__aeabi_uldivmod>
 800afb2:	4602      	mov	r2, r0
 800afb4:	460b      	mov	r3, r1
 800afb6:	4610      	mov	r0, r2
 800afb8:	4619      	mov	r1, r3
 800afba:	f04f 0200 	mov.w	r2, #0
 800afbe:	f04f 0300 	mov.w	r3, #0
 800afc2:	020b      	lsls	r3, r1, #8
 800afc4:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800afc8:	0202      	lsls	r2, r0, #8
 800afca:	6979      	ldr	r1, [r7, #20]
 800afcc:	6849      	ldr	r1, [r1, #4]
 800afce:	0849      	lsrs	r1, r1, #1
 800afd0:	2000      	movs	r0, #0
 800afd2:	460c      	mov	r4, r1
 800afd4:	4605      	mov	r5, r0
 800afd6:	eb12 0804 	adds.w	r8, r2, r4
 800afda:	eb43 0905 	adc.w	r9, r3, r5
 800afde:	697b      	ldr	r3, [r7, #20]
 800afe0:	685b      	ldr	r3, [r3, #4]
 800afe2:	2200      	movs	r2, #0
 800afe4:	469a      	mov	sl, r3
 800afe6:	4693      	mov	fp, r2
 800afe8:	4652      	mov	r2, sl
 800afea:	465b      	mov	r3, fp
 800afec:	4640      	mov	r0, r8
 800afee:	4649      	mov	r1, r9
 800aff0:	f7f5 f9e6 	bl	80003c0 <__aeabi_uldivmod>
 800aff4:	4602      	mov	r2, r0
 800aff6:	460b      	mov	r3, r1
 800aff8:	4613      	mov	r3, r2
 800affa:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800affc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800affe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b002:	d308      	bcc.n	800b016 <UART_SetConfig+0x9a2>
 800b004:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b006:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b00a:	d204      	bcs.n	800b016 <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 800b00c:	697b      	ldr	r3, [r7, #20]
 800b00e:	681b      	ldr	r3, [r3, #0]
 800b010:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b012:	60da      	str	r2, [r3, #12]
 800b014:	e17f      	b.n	800b316 <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 800b016:	2301      	movs	r3, #1
 800b018:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800b01c:	e17b      	b.n	800b316 <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b01e:	697b      	ldr	r3, [r7, #20]
 800b020:	69db      	ldr	r3, [r3, #28]
 800b022:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b026:	f040 80bd 	bne.w	800b1a4 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 800b02a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800b02e:	2b20      	cmp	r3, #32
 800b030:	dc48      	bgt.n	800b0c4 <UART_SetConfig+0xa50>
 800b032:	2b00      	cmp	r3, #0
 800b034:	db7b      	blt.n	800b12e <UART_SetConfig+0xaba>
 800b036:	2b20      	cmp	r3, #32
 800b038:	d879      	bhi.n	800b12e <UART_SetConfig+0xaba>
 800b03a:	a201      	add	r2, pc, #4	@ (adr r2, 800b040 <UART_SetConfig+0x9cc>)
 800b03c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b040:	0800b0cb 	.word	0x0800b0cb
 800b044:	0800b0d3 	.word	0x0800b0d3
 800b048:	0800b12f 	.word	0x0800b12f
 800b04c:	0800b12f 	.word	0x0800b12f
 800b050:	0800b0db 	.word	0x0800b0db
 800b054:	0800b12f 	.word	0x0800b12f
 800b058:	0800b12f 	.word	0x0800b12f
 800b05c:	0800b12f 	.word	0x0800b12f
 800b060:	0800b0eb 	.word	0x0800b0eb
 800b064:	0800b12f 	.word	0x0800b12f
 800b068:	0800b12f 	.word	0x0800b12f
 800b06c:	0800b12f 	.word	0x0800b12f
 800b070:	0800b12f 	.word	0x0800b12f
 800b074:	0800b12f 	.word	0x0800b12f
 800b078:	0800b12f 	.word	0x0800b12f
 800b07c:	0800b12f 	.word	0x0800b12f
 800b080:	0800b0fb 	.word	0x0800b0fb
 800b084:	0800b12f 	.word	0x0800b12f
 800b088:	0800b12f 	.word	0x0800b12f
 800b08c:	0800b12f 	.word	0x0800b12f
 800b090:	0800b12f 	.word	0x0800b12f
 800b094:	0800b12f 	.word	0x0800b12f
 800b098:	0800b12f 	.word	0x0800b12f
 800b09c:	0800b12f 	.word	0x0800b12f
 800b0a0:	0800b12f 	.word	0x0800b12f
 800b0a4:	0800b12f 	.word	0x0800b12f
 800b0a8:	0800b12f 	.word	0x0800b12f
 800b0ac:	0800b12f 	.word	0x0800b12f
 800b0b0:	0800b12f 	.word	0x0800b12f
 800b0b4:	0800b12f 	.word	0x0800b12f
 800b0b8:	0800b12f 	.word	0x0800b12f
 800b0bc:	0800b12f 	.word	0x0800b12f
 800b0c0:	0800b121 	.word	0x0800b121
 800b0c4:	2b40      	cmp	r3, #64	@ 0x40
 800b0c6:	d02e      	beq.n	800b126 <UART_SetConfig+0xab2>
 800b0c8:	e031      	b.n	800b12e <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b0ca:	f7fb fbfd 	bl	80068c8 <HAL_RCC_GetPCLK1Freq>
 800b0ce:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b0d0:	e033      	b.n	800b13a <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b0d2:	f7fb fc0f 	bl	80068f4 <HAL_RCC_GetPCLK2Freq>
 800b0d6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b0d8:	e02f      	b.n	800b13a <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b0da:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b0de:	4618      	mov	r0, r3
 800b0e0:	f7fd faa6 	bl	8008630 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800b0e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b0e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b0e8:	e027      	b.n	800b13a <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b0ea:	f107 0318 	add.w	r3, r7, #24
 800b0ee:	4618      	mov	r0, r3
 800b0f0:	f7fd fbf2 	bl	80088d8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800b0f4:	69fb      	ldr	r3, [r7, #28]
 800b0f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b0f8:	e01f      	b.n	800b13a <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b0fa:	4b69      	ldr	r3, [pc, #420]	@ (800b2a0 <UART_SetConfig+0xc2c>)
 800b0fc:	681b      	ldr	r3, [r3, #0]
 800b0fe:	f003 0320 	and.w	r3, r3, #32
 800b102:	2b00      	cmp	r3, #0
 800b104:	d009      	beq.n	800b11a <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800b106:	4b66      	ldr	r3, [pc, #408]	@ (800b2a0 <UART_SetConfig+0xc2c>)
 800b108:	681b      	ldr	r3, [r3, #0]
 800b10a:	08db      	lsrs	r3, r3, #3
 800b10c:	f003 0303 	and.w	r3, r3, #3
 800b110:	4a64      	ldr	r2, [pc, #400]	@ (800b2a4 <UART_SetConfig+0xc30>)
 800b112:	fa22 f303 	lsr.w	r3, r2, r3
 800b116:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800b118:	e00f      	b.n	800b13a <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 800b11a:	4b62      	ldr	r3, [pc, #392]	@ (800b2a4 <UART_SetConfig+0xc30>)
 800b11c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b11e:	e00c      	b.n	800b13a <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800b120:	4b61      	ldr	r3, [pc, #388]	@ (800b2a8 <UART_SetConfig+0xc34>)
 800b122:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b124:	e009      	b.n	800b13a <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b126:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b12a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b12c:	e005      	b.n	800b13a <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 800b12e:	2300      	movs	r3, #0
 800b130:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800b132:	2301      	movs	r3, #1
 800b134:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800b138:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800b13a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b13c:	2b00      	cmp	r3, #0
 800b13e:	f000 80ea 	beq.w	800b316 <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b142:	697b      	ldr	r3, [r7, #20]
 800b144:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b146:	4a55      	ldr	r2, [pc, #340]	@ (800b29c <UART_SetConfig+0xc28>)
 800b148:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b14c:	461a      	mov	r2, r3
 800b14e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b150:	fbb3 f3f2 	udiv	r3, r3, r2
 800b154:	005a      	lsls	r2, r3, #1
 800b156:	697b      	ldr	r3, [r7, #20]
 800b158:	685b      	ldr	r3, [r3, #4]
 800b15a:	085b      	lsrs	r3, r3, #1
 800b15c:	441a      	add	r2, r3
 800b15e:	697b      	ldr	r3, [r7, #20]
 800b160:	685b      	ldr	r3, [r3, #4]
 800b162:	fbb2 f3f3 	udiv	r3, r2, r3
 800b166:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b168:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b16a:	2b0f      	cmp	r3, #15
 800b16c:	d916      	bls.n	800b19c <UART_SetConfig+0xb28>
 800b16e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b170:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b174:	d212      	bcs.n	800b19c <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800b176:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b178:	b29b      	uxth	r3, r3
 800b17a:	f023 030f 	bic.w	r3, r3, #15
 800b17e:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800b180:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b182:	085b      	lsrs	r3, r3, #1
 800b184:	b29b      	uxth	r3, r3
 800b186:	f003 0307 	and.w	r3, r3, #7
 800b18a:	b29a      	uxth	r2, r3
 800b18c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800b18e:	4313      	orrs	r3, r2
 800b190:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800b192:	697b      	ldr	r3, [r7, #20]
 800b194:	681b      	ldr	r3, [r3, #0]
 800b196:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800b198:	60da      	str	r2, [r3, #12]
 800b19a:	e0bc      	b.n	800b316 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800b19c:	2301      	movs	r3, #1
 800b19e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800b1a2:	e0b8      	b.n	800b316 <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 800b1a4:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800b1a8:	2b20      	cmp	r3, #32
 800b1aa:	dc4b      	bgt.n	800b244 <UART_SetConfig+0xbd0>
 800b1ac:	2b00      	cmp	r3, #0
 800b1ae:	f2c0 8087 	blt.w	800b2c0 <UART_SetConfig+0xc4c>
 800b1b2:	2b20      	cmp	r3, #32
 800b1b4:	f200 8084 	bhi.w	800b2c0 <UART_SetConfig+0xc4c>
 800b1b8:	a201      	add	r2, pc, #4	@ (adr r2, 800b1c0 <UART_SetConfig+0xb4c>)
 800b1ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b1be:	bf00      	nop
 800b1c0:	0800b24b 	.word	0x0800b24b
 800b1c4:	0800b253 	.word	0x0800b253
 800b1c8:	0800b2c1 	.word	0x0800b2c1
 800b1cc:	0800b2c1 	.word	0x0800b2c1
 800b1d0:	0800b25b 	.word	0x0800b25b
 800b1d4:	0800b2c1 	.word	0x0800b2c1
 800b1d8:	0800b2c1 	.word	0x0800b2c1
 800b1dc:	0800b2c1 	.word	0x0800b2c1
 800b1e0:	0800b26b 	.word	0x0800b26b
 800b1e4:	0800b2c1 	.word	0x0800b2c1
 800b1e8:	0800b2c1 	.word	0x0800b2c1
 800b1ec:	0800b2c1 	.word	0x0800b2c1
 800b1f0:	0800b2c1 	.word	0x0800b2c1
 800b1f4:	0800b2c1 	.word	0x0800b2c1
 800b1f8:	0800b2c1 	.word	0x0800b2c1
 800b1fc:	0800b2c1 	.word	0x0800b2c1
 800b200:	0800b27b 	.word	0x0800b27b
 800b204:	0800b2c1 	.word	0x0800b2c1
 800b208:	0800b2c1 	.word	0x0800b2c1
 800b20c:	0800b2c1 	.word	0x0800b2c1
 800b210:	0800b2c1 	.word	0x0800b2c1
 800b214:	0800b2c1 	.word	0x0800b2c1
 800b218:	0800b2c1 	.word	0x0800b2c1
 800b21c:	0800b2c1 	.word	0x0800b2c1
 800b220:	0800b2c1 	.word	0x0800b2c1
 800b224:	0800b2c1 	.word	0x0800b2c1
 800b228:	0800b2c1 	.word	0x0800b2c1
 800b22c:	0800b2c1 	.word	0x0800b2c1
 800b230:	0800b2c1 	.word	0x0800b2c1
 800b234:	0800b2c1 	.word	0x0800b2c1
 800b238:	0800b2c1 	.word	0x0800b2c1
 800b23c:	0800b2c1 	.word	0x0800b2c1
 800b240:	0800b2b3 	.word	0x0800b2b3
 800b244:	2b40      	cmp	r3, #64	@ 0x40
 800b246:	d037      	beq.n	800b2b8 <UART_SetConfig+0xc44>
 800b248:	e03a      	b.n	800b2c0 <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b24a:	f7fb fb3d 	bl	80068c8 <HAL_RCC_GetPCLK1Freq>
 800b24e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b250:	e03c      	b.n	800b2cc <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b252:	f7fb fb4f 	bl	80068f4 <HAL_RCC_GetPCLK2Freq>
 800b256:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b258:	e038      	b.n	800b2cc <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b25a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b25e:	4618      	mov	r0, r3
 800b260:	f7fd f9e6 	bl	8008630 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800b264:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b266:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b268:	e030      	b.n	800b2cc <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b26a:	f107 0318 	add.w	r3, r7, #24
 800b26e:	4618      	mov	r0, r3
 800b270:	f7fd fb32 	bl	80088d8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800b274:	69fb      	ldr	r3, [r7, #28]
 800b276:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b278:	e028      	b.n	800b2cc <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b27a:	4b09      	ldr	r3, [pc, #36]	@ (800b2a0 <UART_SetConfig+0xc2c>)
 800b27c:	681b      	ldr	r3, [r3, #0]
 800b27e:	f003 0320 	and.w	r3, r3, #32
 800b282:	2b00      	cmp	r3, #0
 800b284:	d012      	beq.n	800b2ac <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800b286:	4b06      	ldr	r3, [pc, #24]	@ (800b2a0 <UART_SetConfig+0xc2c>)
 800b288:	681b      	ldr	r3, [r3, #0]
 800b28a:	08db      	lsrs	r3, r3, #3
 800b28c:	f003 0303 	and.w	r3, r3, #3
 800b290:	4a04      	ldr	r2, [pc, #16]	@ (800b2a4 <UART_SetConfig+0xc30>)
 800b292:	fa22 f303 	lsr.w	r3, r2, r3
 800b296:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800b298:	e018      	b.n	800b2cc <UART_SetConfig+0xc58>
 800b29a:	bf00      	nop
 800b29c:	0800c5c4 	.word	0x0800c5c4
 800b2a0:	58024400 	.word	0x58024400
 800b2a4:	03d09000 	.word	0x03d09000
 800b2a8:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 800b2ac:	4b24      	ldr	r3, [pc, #144]	@ (800b340 <UART_SetConfig+0xccc>)
 800b2ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b2b0:	e00c      	b.n	800b2cc <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800b2b2:	4b24      	ldr	r3, [pc, #144]	@ (800b344 <UART_SetConfig+0xcd0>)
 800b2b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b2b6:	e009      	b.n	800b2cc <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b2b8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b2bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b2be:	e005      	b.n	800b2cc <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 800b2c0:	2300      	movs	r3, #0
 800b2c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800b2c4:	2301      	movs	r3, #1
 800b2c6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800b2ca:	bf00      	nop
    }

    if (pclk != 0U)
 800b2cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b2ce:	2b00      	cmp	r3, #0
 800b2d0:	d021      	beq.n	800b316 <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b2d2:	697b      	ldr	r3, [r7, #20]
 800b2d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b2d6:	4a1c      	ldr	r2, [pc, #112]	@ (800b348 <UART_SetConfig+0xcd4>)
 800b2d8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b2dc:	461a      	mov	r2, r3
 800b2de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b2e0:	fbb3 f2f2 	udiv	r2, r3, r2
 800b2e4:	697b      	ldr	r3, [r7, #20]
 800b2e6:	685b      	ldr	r3, [r3, #4]
 800b2e8:	085b      	lsrs	r3, r3, #1
 800b2ea:	441a      	add	r2, r3
 800b2ec:	697b      	ldr	r3, [r7, #20]
 800b2ee:	685b      	ldr	r3, [r3, #4]
 800b2f0:	fbb2 f3f3 	udiv	r3, r2, r3
 800b2f4:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b2f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b2f8:	2b0f      	cmp	r3, #15
 800b2fa:	d909      	bls.n	800b310 <UART_SetConfig+0xc9c>
 800b2fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b2fe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b302:	d205      	bcs.n	800b310 <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800b304:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b306:	b29a      	uxth	r2, r3
 800b308:	697b      	ldr	r3, [r7, #20]
 800b30a:	681b      	ldr	r3, [r3, #0]
 800b30c:	60da      	str	r2, [r3, #12]
 800b30e:	e002      	b.n	800b316 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800b310:	2301      	movs	r3, #1
 800b312:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800b316:	697b      	ldr	r3, [r7, #20]
 800b318:	2201      	movs	r2, #1
 800b31a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800b31e:	697b      	ldr	r3, [r7, #20]
 800b320:	2201      	movs	r2, #1
 800b322:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800b326:	697b      	ldr	r3, [r7, #20]
 800b328:	2200      	movs	r2, #0
 800b32a:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800b32c:	697b      	ldr	r3, [r7, #20]
 800b32e:	2200      	movs	r2, #0
 800b330:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800b332:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800b336:	4618      	mov	r0, r3
 800b338:	3748      	adds	r7, #72	@ 0x48
 800b33a:	46bd      	mov	sp, r7
 800b33c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b340:	03d09000 	.word	0x03d09000
 800b344:	003d0900 	.word	0x003d0900
 800b348:	0800c5c4 	.word	0x0800c5c4

0800b34c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800b34c:	b480      	push	{r7}
 800b34e:	b083      	sub	sp, #12
 800b350:	af00      	add	r7, sp, #0
 800b352:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800b354:	687b      	ldr	r3, [r7, #4]
 800b356:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b358:	f003 0308 	and.w	r3, r3, #8
 800b35c:	2b00      	cmp	r3, #0
 800b35e:	d00a      	beq.n	800b376 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	681b      	ldr	r3, [r3, #0]
 800b364:	685b      	ldr	r3, [r3, #4]
 800b366:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800b36a:	687b      	ldr	r3, [r7, #4]
 800b36c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b36e:	687b      	ldr	r3, [r7, #4]
 800b370:	681b      	ldr	r3, [r3, #0]
 800b372:	430a      	orrs	r2, r1
 800b374:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b37a:	f003 0301 	and.w	r3, r3, #1
 800b37e:	2b00      	cmp	r3, #0
 800b380:	d00a      	beq.n	800b398 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	681b      	ldr	r3, [r3, #0]
 800b386:	685b      	ldr	r3, [r3, #4]
 800b388:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b390:	687b      	ldr	r3, [r7, #4]
 800b392:	681b      	ldr	r3, [r3, #0]
 800b394:	430a      	orrs	r2, r1
 800b396:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800b398:	687b      	ldr	r3, [r7, #4]
 800b39a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b39c:	f003 0302 	and.w	r3, r3, #2
 800b3a0:	2b00      	cmp	r3, #0
 800b3a2:	d00a      	beq.n	800b3ba <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800b3a4:	687b      	ldr	r3, [r7, #4]
 800b3a6:	681b      	ldr	r3, [r3, #0]
 800b3a8:	685b      	ldr	r3, [r3, #4]
 800b3aa:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800b3ae:	687b      	ldr	r3, [r7, #4]
 800b3b0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b3b2:	687b      	ldr	r3, [r7, #4]
 800b3b4:	681b      	ldr	r3, [r3, #0]
 800b3b6:	430a      	orrs	r2, r1
 800b3b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b3be:	f003 0304 	and.w	r3, r3, #4
 800b3c2:	2b00      	cmp	r3, #0
 800b3c4:	d00a      	beq.n	800b3dc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800b3c6:	687b      	ldr	r3, [r7, #4]
 800b3c8:	681b      	ldr	r3, [r3, #0]
 800b3ca:	685b      	ldr	r3, [r3, #4]
 800b3cc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800b3d0:	687b      	ldr	r3, [r7, #4]
 800b3d2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b3d4:	687b      	ldr	r3, [r7, #4]
 800b3d6:	681b      	ldr	r3, [r3, #0]
 800b3d8:	430a      	orrs	r2, r1
 800b3da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800b3dc:	687b      	ldr	r3, [r7, #4]
 800b3de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b3e0:	f003 0310 	and.w	r3, r3, #16
 800b3e4:	2b00      	cmp	r3, #0
 800b3e6:	d00a      	beq.n	800b3fe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800b3e8:	687b      	ldr	r3, [r7, #4]
 800b3ea:	681b      	ldr	r3, [r3, #0]
 800b3ec:	689b      	ldr	r3, [r3, #8]
 800b3ee:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800b3f2:	687b      	ldr	r3, [r7, #4]
 800b3f4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b3f6:	687b      	ldr	r3, [r7, #4]
 800b3f8:	681b      	ldr	r3, [r3, #0]
 800b3fa:	430a      	orrs	r2, r1
 800b3fc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800b3fe:	687b      	ldr	r3, [r7, #4]
 800b400:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b402:	f003 0320 	and.w	r3, r3, #32
 800b406:	2b00      	cmp	r3, #0
 800b408:	d00a      	beq.n	800b420 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	681b      	ldr	r3, [r3, #0]
 800b40e:	689b      	ldr	r3, [r3, #8]
 800b410:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	681b      	ldr	r3, [r3, #0]
 800b41c:	430a      	orrs	r2, r1
 800b41e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800b420:	687b      	ldr	r3, [r7, #4]
 800b422:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b424:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b428:	2b00      	cmp	r3, #0
 800b42a:	d01a      	beq.n	800b462 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	681b      	ldr	r3, [r3, #0]
 800b430:	685b      	ldr	r3, [r3, #4]
 800b432:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	681b      	ldr	r3, [r3, #0]
 800b43e:	430a      	orrs	r2, r1
 800b440:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b442:	687b      	ldr	r3, [r7, #4]
 800b444:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b446:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b44a:	d10a      	bne.n	800b462 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	681b      	ldr	r3, [r3, #0]
 800b450:	685b      	ldr	r3, [r3, #4]
 800b452:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800b456:	687b      	ldr	r3, [r7, #4]
 800b458:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	681b      	ldr	r3, [r3, #0]
 800b45e:	430a      	orrs	r2, r1
 800b460:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800b462:	687b      	ldr	r3, [r7, #4]
 800b464:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b466:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b46a:	2b00      	cmp	r3, #0
 800b46c:	d00a      	beq.n	800b484 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	681b      	ldr	r3, [r3, #0]
 800b472:	685b      	ldr	r3, [r3, #4]
 800b474:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800b478:	687b      	ldr	r3, [r7, #4]
 800b47a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	681b      	ldr	r3, [r3, #0]
 800b480:	430a      	orrs	r2, r1
 800b482:	605a      	str	r2, [r3, #4]
  }
}
 800b484:	bf00      	nop
 800b486:	370c      	adds	r7, #12
 800b488:	46bd      	mov	sp, r7
 800b48a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b48e:	4770      	bx	lr

0800b490 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800b490:	b580      	push	{r7, lr}
 800b492:	b098      	sub	sp, #96	@ 0x60
 800b494:	af02      	add	r7, sp, #8
 800b496:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	2200      	movs	r2, #0
 800b49c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800b4a0:	f7f6 fe08 	bl	80020b4 <HAL_GetTick>
 800b4a4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	681b      	ldr	r3, [r3, #0]
 800b4aa:	681b      	ldr	r3, [r3, #0]
 800b4ac:	f003 0308 	and.w	r3, r3, #8
 800b4b0:	2b08      	cmp	r3, #8
 800b4b2:	d12f      	bne.n	800b514 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b4b4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b4b8:	9300      	str	r3, [sp, #0]
 800b4ba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b4bc:	2200      	movs	r2, #0
 800b4be:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800b4c2:	6878      	ldr	r0, [r7, #4]
 800b4c4:	f000 f88e 	bl	800b5e4 <UART_WaitOnFlagUntilTimeout>
 800b4c8:	4603      	mov	r3, r0
 800b4ca:	2b00      	cmp	r3, #0
 800b4cc:	d022      	beq.n	800b514 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800b4ce:	687b      	ldr	r3, [r7, #4]
 800b4d0:	681b      	ldr	r3, [r3, #0]
 800b4d2:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b4d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b4d6:	e853 3f00 	ldrex	r3, [r3]
 800b4da:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b4dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b4de:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b4e2:	653b      	str	r3, [r7, #80]	@ 0x50
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	681b      	ldr	r3, [r3, #0]
 800b4e8:	461a      	mov	r2, r3
 800b4ea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b4ec:	647b      	str	r3, [r7, #68]	@ 0x44
 800b4ee:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b4f0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b4f2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b4f4:	e841 2300 	strex	r3, r2, [r1]
 800b4f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b4fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b4fc:	2b00      	cmp	r3, #0
 800b4fe:	d1e6      	bne.n	800b4ce <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800b500:	687b      	ldr	r3, [r7, #4]
 800b502:	2220      	movs	r2, #32
 800b504:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	2200      	movs	r2, #0
 800b50c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b510:	2303      	movs	r3, #3
 800b512:	e063      	b.n	800b5dc <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	681b      	ldr	r3, [r3, #0]
 800b518:	681b      	ldr	r3, [r3, #0]
 800b51a:	f003 0304 	and.w	r3, r3, #4
 800b51e:	2b04      	cmp	r3, #4
 800b520:	d149      	bne.n	800b5b6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b522:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b526:	9300      	str	r3, [sp, #0]
 800b528:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b52a:	2200      	movs	r2, #0
 800b52c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800b530:	6878      	ldr	r0, [r7, #4]
 800b532:	f000 f857 	bl	800b5e4 <UART_WaitOnFlagUntilTimeout>
 800b536:	4603      	mov	r3, r0
 800b538:	2b00      	cmp	r3, #0
 800b53a:	d03c      	beq.n	800b5b6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	681b      	ldr	r3, [r3, #0]
 800b540:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b542:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b544:	e853 3f00 	ldrex	r3, [r3]
 800b548:	623b      	str	r3, [r7, #32]
   return(result);
 800b54a:	6a3b      	ldr	r3, [r7, #32]
 800b54c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b550:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	681b      	ldr	r3, [r3, #0]
 800b556:	461a      	mov	r2, r3
 800b558:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b55a:	633b      	str	r3, [r7, #48]	@ 0x30
 800b55c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b55e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b560:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b562:	e841 2300 	strex	r3, r2, [r1]
 800b566:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b568:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b56a:	2b00      	cmp	r3, #0
 800b56c:	d1e6      	bne.n	800b53c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b56e:	687b      	ldr	r3, [r7, #4]
 800b570:	681b      	ldr	r3, [r3, #0]
 800b572:	3308      	adds	r3, #8
 800b574:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b576:	693b      	ldr	r3, [r7, #16]
 800b578:	e853 3f00 	ldrex	r3, [r3]
 800b57c:	60fb      	str	r3, [r7, #12]
   return(result);
 800b57e:	68fb      	ldr	r3, [r7, #12]
 800b580:	f023 0301 	bic.w	r3, r3, #1
 800b584:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b586:	687b      	ldr	r3, [r7, #4]
 800b588:	681b      	ldr	r3, [r3, #0]
 800b58a:	3308      	adds	r3, #8
 800b58c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b58e:	61fa      	str	r2, [r7, #28]
 800b590:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b592:	69b9      	ldr	r1, [r7, #24]
 800b594:	69fa      	ldr	r2, [r7, #28]
 800b596:	e841 2300 	strex	r3, r2, [r1]
 800b59a:	617b      	str	r3, [r7, #20]
   return(result);
 800b59c:	697b      	ldr	r3, [r7, #20]
 800b59e:	2b00      	cmp	r3, #0
 800b5a0:	d1e5      	bne.n	800b56e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	2220      	movs	r2, #32
 800b5a6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	2200      	movs	r2, #0
 800b5ae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b5b2:	2303      	movs	r3, #3
 800b5b4:	e012      	b.n	800b5dc <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	2220      	movs	r2, #32
 800b5ba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800b5be:	687b      	ldr	r3, [r7, #4]
 800b5c0:	2220      	movs	r2, #32
 800b5c2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	2200      	movs	r2, #0
 800b5ca:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b5cc:	687b      	ldr	r3, [r7, #4]
 800b5ce:	2200      	movs	r2, #0
 800b5d0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800b5d2:	687b      	ldr	r3, [r7, #4]
 800b5d4:	2200      	movs	r2, #0
 800b5d6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b5da:	2300      	movs	r3, #0
}
 800b5dc:	4618      	mov	r0, r3
 800b5de:	3758      	adds	r7, #88	@ 0x58
 800b5e0:	46bd      	mov	sp, r7
 800b5e2:	bd80      	pop	{r7, pc}

0800b5e4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800b5e4:	b580      	push	{r7, lr}
 800b5e6:	b084      	sub	sp, #16
 800b5e8:	af00      	add	r7, sp, #0
 800b5ea:	60f8      	str	r0, [r7, #12]
 800b5ec:	60b9      	str	r1, [r7, #8]
 800b5ee:	603b      	str	r3, [r7, #0]
 800b5f0:	4613      	mov	r3, r2
 800b5f2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b5f4:	e04f      	b.n	800b696 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b5f6:	69bb      	ldr	r3, [r7, #24]
 800b5f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b5fc:	d04b      	beq.n	800b696 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b5fe:	f7f6 fd59 	bl	80020b4 <HAL_GetTick>
 800b602:	4602      	mov	r2, r0
 800b604:	683b      	ldr	r3, [r7, #0]
 800b606:	1ad3      	subs	r3, r2, r3
 800b608:	69ba      	ldr	r2, [r7, #24]
 800b60a:	429a      	cmp	r2, r3
 800b60c:	d302      	bcc.n	800b614 <UART_WaitOnFlagUntilTimeout+0x30>
 800b60e:	69bb      	ldr	r3, [r7, #24]
 800b610:	2b00      	cmp	r3, #0
 800b612:	d101      	bne.n	800b618 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800b614:	2303      	movs	r3, #3
 800b616:	e04e      	b.n	800b6b6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800b618:	68fb      	ldr	r3, [r7, #12]
 800b61a:	681b      	ldr	r3, [r3, #0]
 800b61c:	681b      	ldr	r3, [r3, #0]
 800b61e:	f003 0304 	and.w	r3, r3, #4
 800b622:	2b00      	cmp	r3, #0
 800b624:	d037      	beq.n	800b696 <UART_WaitOnFlagUntilTimeout+0xb2>
 800b626:	68bb      	ldr	r3, [r7, #8]
 800b628:	2b80      	cmp	r3, #128	@ 0x80
 800b62a:	d034      	beq.n	800b696 <UART_WaitOnFlagUntilTimeout+0xb2>
 800b62c:	68bb      	ldr	r3, [r7, #8]
 800b62e:	2b40      	cmp	r3, #64	@ 0x40
 800b630:	d031      	beq.n	800b696 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800b632:	68fb      	ldr	r3, [r7, #12]
 800b634:	681b      	ldr	r3, [r3, #0]
 800b636:	69db      	ldr	r3, [r3, #28]
 800b638:	f003 0308 	and.w	r3, r3, #8
 800b63c:	2b08      	cmp	r3, #8
 800b63e:	d110      	bne.n	800b662 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800b640:	68fb      	ldr	r3, [r7, #12]
 800b642:	681b      	ldr	r3, [r3, #0]
 800b644:	2208      	movs	r2, #8
 800b646:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b648:	68f8      	ldr	r0, [r7, #12]
 800b64a:	f000 f839 	bl	800b6c0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800b64e:	68fb      	ldr	r3, [r7, #12]
 800b650:	2208      	movs	r2, #8
 800b652:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b656:	68fb      	ldr	r3, [r7, #12]
 800b658:	2200      	movs	r2, #0
 800b65a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800b65e:	2301      	movs	r3, #1
 800b660:	e029      	b.n	800b6b6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800b662:	68fb      	ldr	r3, [r7, #12]
 800b664:	681b      	ldr	r3, [r3, #0]
 800b666:	69db      	ldr	r3, [r3, #28]
 800b668:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b66c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b670:	d111      	bne.n	800b696 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b672:	68fb      	ldr	r3, [r7, #12]
 800b674:	681b      	ldr	r3, [r3, #0]
 800b676:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800b67a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b67c:	68f8      	ldr	r0, [r7, #12]
 800b67e:	f000 f81f 	bl	800b6c0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800b682:	68fb      	ldr	r3, [r7, #12]
 800b684:	2220      	movs	r2, #32
 800b686:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b68a:	68fb      	ldr	r3, [r7, #12]
 800b68c:	2200      	movs	r2, #0
 800b68e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800b692:	2303      	movs	r3, #3
 800b694:	e00f      	b.n	800b6b6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b696:	68fb      	ldr	r3, [r7, #12]
 800b698:	681b      	ldr	r3, [r3, #0]
 800b69a:	69da      	ldr	r2, [r3, #28]
 800b69c:	68bb      	ldr	r3, [r7, #8]
 800b69e:	4013      	ands	r3, r2
 800b6a0:	68ba      	ldr	r2, [r7, #8]
 800b6a2:	429a      	cmp	r2, r3
 800b6a4:	bf0c      	ite	eq
 800b6a6:	2301      	moveq	r3, #1
 800b6a8:	2300      	movne	r3, #0
 800b6aa:	b2db      	uxtb	r3, r3
 800b6ac:	461a      	mov	r2, r3
 800b6ae:	79fb      	ldrb	r3, [r7, #7]
 800b6b0:	429a      	cmp	r2, r3
 800b6b2:	d0a0      	beq.n	800b5f6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b6b4:	2300      	movs	r3, #0
}
 800b6b6:	4618      	mov	r0, r3
 800b6b8:	3710      	adds	r7, #16
 800b6ba:	46bd      	mov	sp, r7
 800b6bc:	bd80      	pop	{r7, pc}
	...

0800b6c0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b6c0:	b480      	push	{r7}
 800b6c2:	b095      	sub	sp, #84	@ 0x54
 800b6c4:	af00      	add	r7, sp, #0
 800b6c6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b6c8:	687b      	ldr	r3, [r7, #4]
 800b6ca:	681b      	ldr	r3, [r3, #0]
 800b6cc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b6ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b6d0:	e853 3f00 	ldrex	r3, [r3]
 800b6d4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b6d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b6d8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b6dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b6de:	687b      	ldr	r3, [r7, #4]
 800b6e0:	681b      	ldr	r3, [r3, #0]
 800b6e2:	461a      	mov	r2, r3
 800b6e4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b6e6:	643b      	str	r3, [r7, #64]	@ 0x40
 800b6e8:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b6ea:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b6ec:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b6ee:	e841 2300 	strex	r3, r2, [r1]
 800b6f2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b6f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b6f6:	2b00      	cmp	r3, #0
 800b6f8:	d1e6      	bne.n	800b6c8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	681b      	ldr	r3, [r3, #0]
 800b6fe:	3308      	adds	r3, #8
 800b700:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b702:	6a3b      	ldr	r3, [r7, #32]
 800b704:	e853 3f00 	ldrex	r3, [r3]
 800b708:	61fb      	str	r3, [r7, #28]
   return(result);
 800b70a:	69fa      	ldr	r2, [r7, #28]
 800b70c:	4b1e      	ldr	r3, [pc, #120]	@ (800b788 <UART_EndRxTransfer+0xc8>)
 800b70e:	4013      	ands	r3, r2
 800b710:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b712:	687b      	ldr	r3, [r7, #4]
 800b714:	681b      	ldr	r3, [r3, #0]
 800b716:	3308      	adds	r3, #8
 800b718:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b71a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b71c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b71e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b720:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b722:	e841 2300 	strex	r3, r2, [r1]
 800b726:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b728:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b72a:	2b00      	cmp	r3, #0
 800b72c:	d1e5      	bne.n	800b6fa <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b72e:	687b      	ldr	r3, [r7, #4]
 800b730:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b732:	2b01      	cmp	r3, #1
 800b734:	d118      	bne.n	800b768 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b736:	687b      	ldr	r3, [r7, #4]
 800b738:	681b      	ldr	r3, [r3, #0]
 800b73a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b73c:	68fb      	ldr	r3, [r7, #12]
 800b73e:	e853 3f00 	ldrex	r3, [r3]
 800b742:	60bb      	str	r3, [r7, #8]
   return(result);
 800b744:	68bb      	ldr	r3, [r7, #8]
 800b746:	f023 0310 	bic.w	r3, r3, #16
 800b74a:	647b      	str	r3, [r7, #68]	@ 0x44
 800b74c:	687b      	ldr	r3, [r7, #4]
 800b74e:	681b      	ldr	r3, [r3, #0]
 800b750:	461a      	mov	r2, r3
 800b752:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b754:	61bb      	str	r3, [r7, #24]
 800b756:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b758:	6979      	ldr	r1, [r7, #20]
 800b75a:	69ba      	ldr	r2, [r7, #24]
 800b75c:	e841 2300 	strex	r3, r2, [r1]
 800b760:	613b      	str	r3, [r7, #16]
   return(result);
 800b762:	693b      	ldr	r3, [r7, #16]
 800b764:	2b00      	cmp	r3, #0
 800b766:	d1e6      	bne.n	800b736 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b768:	687b      	ldr	r3, [r7, #4]
 800b76a:	2220      	movs	r2, #32
 800b76c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b770:	687b      	ldr	r3, [r7, #4]
 800b772:	2200      	movs	r2, #0
 800b774:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	2200      	movs	r2, #0
 800b77a:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800b77c:	bf00      	nop
 800b77e:	3754      	adds	r7, #84	@ 0x54
 800b780:	46bd      	mov	sp, r7
 800b782:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b786:	4770      	bx	lr
 800b788:	effffffe 	.word	0xeffffffe

0800b78c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800b78c:	b480      	push	{r7}
 800b78e:	b085      	sub	sp, #20
 800b790:	af00      	add	r7, sp, #0
 800b792:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b79a:	2b01      	cmp	r3, #1
 800b79c:	d101      	bne.n	800b7a2 <HAL_UARTEx_DisableFifoMode+0x16>
 800b79e:	2302      	movs	r3, #2
 800b7a0:	e027      	b.n	800b7f2 <HAL_UARTEx_DisableFifoMode+0x66>
 800b7a2:	687b      	ldr	r3, [r7, #4]
 800b7a4:	2201      	movs	r2, #1
 800b7a6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b7aa:	687b      	ldr	r3, [r7, #4]
 800b7ac:	2224      	movs	r2, #36	@ 0x24
 800b7ae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b7b2:	687b      	ldr	r3, [r7, #4]
 800b7b4:	681b      	ldr	r3, [r3, #0]
 800b7b6:	681b      	ldr	r3, [r3, #0]
 800b7b8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b7ba:	687b      	ldr	r3, [r7, #4]
 800b7bc:	681b      	ldr	r3, [r3, #0]
 800b7be:	681a      	ldr	r2, [r3, #0]
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	681b      	ldr	r3, [r3, #0]
 800b7c4:	f022 0201 	bic.w	r2, r2, #1
 800b7c8:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800b7ca:	68fb      	ldr	r3, [r7, #12]
 800b7cc:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800b7d0:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800b7d2:	687b      	ldr	r3, [r7, #4]
 800b7d4:	2200      	movs	r2, #0
 800b7d6:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b7d8:	687b      	ldr	r3, [r7, #4]
 800b7da:	681b      	ldr	r3, [r3, #0]
 800b7dc:	68fa      	ldr	r2, [r7, #12]
 800b7de:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b7e0:	687b      	ldr	r3, [r7, #4]
 800b7e2:	2220      	movs	r2, #32
 800b7e4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b7e8:	687b      	ldr	r3, [r7, #4]
 800b7ea:	2200      	movs	r2, #0
 800b7ec:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b7f0:	2300      	movs	r3, #0
}
 800b7f2:	4618      	mov	r0, r3
 800b7f4:	3714      	adds	r7, #20
 800b7f6:	46bd      	mov	sp, r7
 800b7f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7fc:	4770      	bx	lr

0800b7fe <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b7fe:	b580      	push	{r7, lr}
 800b800:	b084      	sub	sp, #16
 800b802:	af00      	add	r7, sp, #0
 800b804:	6078      	str	r0, [r7, #4]
 800b806:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b80e:	2b01      	cmp	r3, #1
 800b810:	d101      	bne.n	800b816 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800b812:	2302      	movs	r3, #2
 800b814:	e02d      	b.n	800b872 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800b816:	687b      	ldr	r3, [r7, #4]
 800b818:	2201      	movs	r2, #1
 800b81a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b81e:	687b      	ldr	r3, [r7, #4]
 800b820:	2224      	movs	r2, #36	@ 0x24
 800b822:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b826:	687b      	ldr	r3, [r7, #4]
 800b828:	681b      	ldr	r3, [r3, #0]
 800b82a:	681b      	ldr	r3, [r3, #0]
 800b82c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	681b      	ldr	r3, [r3, #0]
 800b832:	681a      	ldr	r2, [r3, #0]
 800b834:	687b      	ldr	r3, [r7, #4]
 800b836:	681b      	ldr	r3, [r3, #0]
 800b838:	f022 0201 	bic.w	r2, r2, #1
 800b83c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800b83e:	687b      	ldr	r3, [r7, #4]
 800b840:	681b      	ldr	r3, [r3, #0]
 800b842:	689b      	ldr	r3, [r3, #8]
 800b844:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	681b      	ldr	r3, [r3, #0]
 800b84c:	683a      	ldr	r2, [r7, #0]
 800b84e:	430a      	orrs	r2, r1
 800b850:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b852:	6878      	ldr	r0, [r7, #4]
 800b854:	f000 f850 	bl	800b8f8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	681b      	ldr	r3, [r3, #0]
 800b85c:	68fa      	ldr	r2, [r7, #12]
 800b85e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	2220      	movs	r2, #32
 800b864:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b868:	687b      	ldr	r3, [r7, #4]
 800b86a:	2200      	movs	r2, #0
 800b86c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b870:	2300      	movs	r3, #0
}
 800b872:	4618      	mov	r0, r3
 800b874:	3710      	adds	r7, #16
 800b876:	46bd      	mov	sp, r7
 800b878:	bd80      	pop	{r7, pc}

0800b87a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b87a:	b580      	push	{r7, lr}
 800b87c:	b084      	sub	sp, #16
 800b87e:	af00      	add	r7, sp, #0
 800b880:	6078      	str	r0, [r7, #4]
 800b882:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b884:	687b      	ldr	r3, [r7, #4]
 800b886:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b88a:	2b01      	cmp	r3, #1
 800b88c:	d101      	bne.n	800b892 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800b88e:	2302      	movs	r3, #2
 800b890:	e02d      	b.n	800b8ee <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800b892:	687b      	ldr	r3, [r7, #4]
 800b894:	2201      	movs	r2, #1
 800b896:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b89a:	687b      	ldr	r3, [r7, #4]
 800b89c:	2224      	movs	r2, #36	@ 0x24
 800b89e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b8a2:	687b      	ldr	r3, [r7, #4]
 800b8a4:	681b      	ldr	r3, [r3, #0]
 800b8a6:	681b      	ldr	r3, [r3, #0]
 800b8a8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b8aa:	687b      	ldr	r3, [r7, #4]
 800b8ac:	681b      	ldr	r3, [r3, #0]
 800b8ae:	681a      	ldr	r2, [r3, #0]
 800b8b0:	687b      	ldr	r3, [r7, #4]
 800b8b2:	681b      	ldr	r3, [r3, #0]
 800b8b4:	f022 0201 	bic.w	r2, r2, #1
 800b8b8:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800b8ba:	687b      	ldr	r3, [r7, #4]
 800b8bc:	681b      	ldr	r3, [r3, #0]
 800b8be:	689b      	ldr	r3, [r3, #8]
 800b8c0:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800b8c4:	687b      	ldr	r3, [r7, #4]
 800b8c6:	681b      	ldr	r3, [r3, #0]
 800b8c8:	683a      	ldr	r2, [r7, #0]
 800b8ca:	430a      	orrs	r2, r1
 800b8cc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b8ce:	6878      	ldr	r0, [r7, #4]
 800b8d0:	f000 f812 	bl	800b8f8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	681b      	ldr	r3, [r3, #0]
 800b8d8:	68fa      	ldr	r2, [r7, #12]
 800b8da:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b8dc:	687b      	ldr	r3, [r7, #4]
 800b8de:	2220      	movs	r2, #32
 800b8e0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b8e4:	687b      	ldr	r3, [r7, #4]
 800b8e6:	2200      	movs	r2, #0
 800b8e8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b8ec:	2300      	movs	r3, #0
}
 800b8ee:	4618      	mov	r0, r3
 800b8f0:	3710      	adds	r7, #16
 800b8f2:	46bd      	mov	sp, r7
 800b8f4:	bd80      	pop	{r7, pc}
	...

0800b8f8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800b8f8:	b480      	push	{r7}
 800b8fa:	b085      	sub	sp, #20
 800b8fc:	af00      	add	r7, sp, #0
 800b8fe:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800b900:	687b      	ldr	r3, [r7, #4]
 800b902:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b904:	2b00      	cmp	r3, #0
 800b906:	d108      	bne.n	800b91a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800b908:	687b      	ldr	r3, [r7, #4]
 800b90a:	2201      	movs	r2, #1
 800b90c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800b910:	687b      	ldr	r3, [r7, #4]
 800b912:	2201      	movs	r2, #1
 800b914:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800b918:	e031      	b.n	800b97e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800b91a:	2310      	movs	r3, #16
 800b91c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800b91e:	2310      	movs	r3, #16
 800b920:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800b922:	687b      	ldr	r3, [r7, #4]
 800b924:	681b      	ldr	r3, [r3, #0]
 800b926:	689b      	ldr	r3, [r3, #8]
 800b928:	0e5b      	lsrs	r3, r3, #25
 800b92a:	b2db      	uxtb	r3, r3
 800b92c:	f003 0307 	and.w	r3, r3, #7
 800b930:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800b932:	687b      	ldr	r3, [r7, #4]
 800b934:	681b      	ldr	r3, [r3, #0]
 800b936:	689b      	ldr	r3, [r3, #8]
 800b938:	0f5b      	lsrs	r3, r3, #29
 800b93a:	b2db      	uxtb	r3, r3
 800b93c:	f003 0307 	and.w	r3, r3, #7
 800b940:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b942:	7bbb      	ldrb	r3, [r7, #14]
 800b944:	7b3a      	ldrb	r2, [r7, #12]
 800b946:	4911      	ldr	r1, [pc, #68]	@ (800b98c <UARTEx_SetNbDataToProcess+0x94>)
 800b948:	5c8a      	ldrb	r2, [r1, r2]
 800b94a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800b94e:	7b3a      	ldrb	r2, [r7, #12]
 800b950:	490f      	ldr	r1, [pc, #60]	@ (800b990 <UARTEx_SetNbDataToProcess+0x98>)
 800b952:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b954:	fb93 f3f2 	sdiv	r3, r3, r2
 800b958:	b29a      	uxth	r2, r3
 800b95a:	687b      	ldr	r3, [r7, #4]
 800b95c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b960:	7bfb      	ldrb	r3, [r7, #15]
 800b962:	7b7a      	ldrb	r2, [r7, #13]
 800b964:	4909      	ldr	r1, [pc, #36]	@ (800b98c <UARTEx_SetNbDataToProcess+0x94>)
 800b966:	5c8a      	ldrb	r2, [r1, r2]
 800b968:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800b96c:	7b7a      	ldrb	r2, [r7, #13]
 800b96e:	4908      	ldr	r1, [pc, #32]	@ (800b990 <UARTEx_SetNbDataToProcess+0x98>)
 800b970:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b972:	fb93 f3f2 	sdiv	r3, r3, r2
 800b976:	b29a      	uxth	r2, r3
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800b97e:	bf00      	nop
 800b980:	3714      	adds	r7, #20
 800b982:	46bd      	mov	sp, r7
 800b984:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b988:	4770      	bx	lr
 800b98a:	bf00      	nop
 800b98c:	0800c5dc 	.word	0x0800c5dc
 800b990:	0800c5e4 	.word	0x0800c5e4

0800b994 <siprintf>:
 800b994:	b40e      	push	{r1, r2, r3}
 800b996:	b500      	push	{lr}
 800b998:	b09c      	sub	sp, #112	@ 0x70
 800b99a:	ab1d      	add	r3, sp, #116	@ 0x74
 800b99c:	9002      	str	r0, [sp, #8]
 800b99e:	9006      	str	r0, [sp, #24]
 800b9a0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800b9a4:	4809      	ldr	r0, [pc, #36]	@ (800b9cc <siprintf+0x38>)
 800b9a6:	9107      	str	r1, [sp, #28]
 800b9a8:	9104      	str	r1, [sp, #16]
 800b9aa:	4909      	ldr	r1, [pc, #36]	@ (800b9d0 <siprintf+0x3c>)
 800b9ac:	f853 2b04 	ldr.w	r2, [r3], #4
 800b9b0:	9105      	str	r1, [sp, #20]
 800b9b2:	6800      	ldr	r0, [r0, #0]
 800b9b4:	9301      	str	r3, [sp, #4]
 800b9b6:	a902      	add	r1, sp, #8
 800b9b8:	f000 f9a2 	bl	800bd00 <_svfiprintf_r>
 800b9bc:	9b02      	ldr	r3, [sp, #8]
 800b9be:	2200      	movs	r2, #0
 800b9c0:	701a      	strb	r2, [r3, #0]
 800b9c2:	b01c      	add	sp, #112	@ 0x70
 800b9c4:	f85d eb04 	ldr.w	lr, [sp], #4
 800b9c8:	b003      	add	sp, #12
 800b9ca:	4770      	bx	lr
 800b9cc:	24000020 	.word	0x24000020
 800b9d0:	ffff0208 	.word	0xffff0208

0800b9d4 <memset>:
 800b9d4:	4402      	add	r2, r0
 800b9d6:	4603      	mov	r3, r0
 800b9d8:	4293      	cmp	r3, r2
 800b9da:	d100      	bne.n	800b9de <memset+0xa>
 800b9dc:	4770      	bx	lr
 800b9de:	f803 1b01 	strb.w	r1, [r3], #1
 800b9e2:	e7f9      	b.n	800b9d8 <memset+0x4>

0800b9e4 <__errno>:
 800b9e4:	4b01      	ldr	r3, [pc, #4]	@ (800b9ec <__errno+0x8>)
 800b9e6:	6818      	ldr	r0, [r3, #0]
 800b9e8:	4770      	bx	lr
 800b9ea:	bf00      	nop
 800b9ec:	24000020 	.word	0x24000020

0800b9f0 <__libc_init_array>:
 800b9f0:	b570      	push	{r4, r5, r6, lr}
 800b9f2:	4d0d      	ldr	r5, [pc, #52]	@ (800ba28 <__libc_init_array+0x38>)
 800b9f4:	4c0d      	ldr	r4, [pc, #52]	@ (800ba2c <__libc_init_array+0x3c>)
 800b9f6:	1b64      	subs	r4, r4, r5
 800b9f8:	10a4      	asrs	r4, r4, #2
 800b9fa:	2600      	movs	r6, #0
 800b9fc:	42a6      	cmp	r6, r4
 800b9fe:	d109      	bne.n	800ba14 <__libc_init_array+0x24>
 800ba00:	4d0b      	ldr	r5, [pc, #44]	@ (800ba30 <__libc_init_array+0x40>)
 800ba02:	4c0c      	ldr	r4, [pc, #48]	@ (800ba34 <__libc_init_array+0x44>)
 800ba04:	f000 fc66 	bl	800c2d4 <_init>
 800ba08:	1b64      	subs	r4, r4, r5
 800ba0a:	10a4      	asrs	r4, r4, #2
 800ba0c:	2600      	movs	r6, #0
 800ba0e:	42a6      	cmp	r6, r4
 800ba10:	d105      	bne.n	800ba1e <__libc_init_array+0x2e>
 800ba12:	bd70      	pop	{r4, r5, r6, pc}
 800ba14:	f855 3b04 	ldr.w	r3, [r5], #4
 800ba18:	4798      	blx	r3
 800ba1a:	3601      	adds	r6, #1
 800ba1c:	e7ee      	b.n	800b9fc <__libc_init_array+0xc>
 800ba1e:	f855 3b04 	ldr.w	r3, [r5], #4
 800ba22:	4798      	blx	r3
 800ba24:	3601      	adds	r6, #1
 800ba26:	e7f2      	b.n	800ba0e <__libc_init_array+0x1e>
 800ba28:	0800c628 	.word	0x0800c628
 800ba2c:	0800c628 	.word	0x0800c628
 800ba30:	0800c628 	.word	0x0800c628
 800ba34:	0800c62c 	.word	0x0800c62c

0800ba38 <__retarget_lock_acquire_recursive>:
 800ba38:	4770      	bx	lr

0800ba3a <__retarget_lock_release_recursive>:
 800ba3a:	4770      	bx	lr

0800ba3c <memcpy>:
 800ba3c:	440a      	add	r2, r1
 800ba3e:	4291      	cmp	r1, r2
 800ba40:	f100 33ff 	add.w	r3, r0, #4294967295
 800ba44:	d100      	bne.n	800ba48 <memcpy+0xc>
 800ba46:	4770      	bx	lr
 800ba48:	b510      	push	{r4, lr}
 800ba4a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ba4e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ba52:	4291      	cmp	r1, r2
 800ba54:	d1f9      	bne.n	800ba4a <memcpy+0xe>
 800ba56:	bd10      	pop	{r4, pc}

0800ba58 <_free_r>:
 800ba58:	b538      	push	{r3, r4, r5, lr}
 800ba5a:	4605      	mov	r5, r0
 800ba5c:	2900      	cmp	r1, #0
 800ba5e:	d041      	beq.n	800bae4 <_free_r+0x8c>
 800ba60:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ba64:	1f0c      	subs	r4, r1, #4
 800ba66:	2b00      	cmp	r3, #0
 800ba68:	bfb8      	it	lt
 800ba6a:	18e4      	addlt	r4, r4, r3
 800ba6c:	f000 f8e0 	bl	800bc30 <__malloc_lock>
 800ba70:	4a1d      	ldr	r2, [pc, #116]	@ (800bae8 <_free_r+0x90>)
 800ba72:	6813      	ldr	r3, [r2, #0]
 800ba74:	b933      	cbnz	r3, 800ba84 <_free_r+0x2c>
 800ba76:	6063      	str	r3, [r4, #4]
 800ba78:	6014      	str	r4, [r2, #0]
 800ba7a:	4628      	mov	r0, r5
 800ba7c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ba80:	f000 b8dc 	b.w	800bc3c <__malloc_unlock>
 800ba84:	42a3      	cmp	r3, r4
 800ba86:	d908      	bls.n	800ba9a <_free_r+0x42>
 800ba88:	6820      	ldr	r0, [r4, #0]
 800ba8a:	1821      	adds	r1, r4, r0
 800ba8c:	428b      	cmp	r3, r1
 800ba8e:	bf01      	itttt	eq
 800ba90:	6819      	ldreq	r1, [r3, #0]
 800ba92:	685b      	ldreq	r3, [r3, #4]
 800ba94:	1809      	addeq	r1, r1, r0
 800ba96:	6021      	streq	r1, [r4, #0]
 800ba98:	e7ed      	b.n	800ba76 <_free_r+0x1e>
 800ba9a:	461a      	mov	r2, r3
 800ba9c:	685b      	ldr	r3, [r3, #4]
 800ba9e:	b10b      	cbz	r3, 800baa4 <_free_r+0x4c>
 800baa0:	42a3      	cmp	r3, r4
 800baa2:	d9fa      	bls.n	800ba9a <_free_r+0x42>
 800baa4:	6811      	ldr	r1, [r2, #0]
 800baa6:	1850      	adds	r0, r2, r1
 800baa8:	42a0      	cmp	r0, r4
 800baaa:	d10b      	bne.n	800bac4 <_free_r+0x6c>
 800baac:	6820      	ldr	r0, [r4, #0]
 800baae:	4401      	add	r1, r0
 800bab0:	1850      	adds	r0, r2, r1
 800bab2:	4283      	cmp	r3, r0
 800bab4:	6011      	str	r1, [r2, #0]
 800bab6:	d1e0      	bne.n	800ba7a <_free_r+0x22>
 800bab8:	6818      	ldr	r0, [r3, #0]
 800baba:	685b      	ldr	r3, [r3, #4]
 800babc:	6053      	str	r3, [r2, #4]
 800babe:	4408      	add	r0, r1
 800bac0:	6010      	str	r0, [r2, #0]
 800bac2:	e7da      	b.n	800ba7a <_free_r+0x22>
 800bac4:	d902      	bls.n	800bacc <_free_r+0x74>
 800bac6:	230c      	movs	r3, #12
 800bac8:	602b      	str	r3, [r5, #0]
 800baca:	e7d6      	b.n	800ba7a <_free_r+0x22>
 800bacc:	6820      	ldr	r0, [r4, #0]
 800bace:	1821      	adds	r1, r4, r0
 800bad0:	428b      	cmp	r3, r1
 800bad2:	bf04      	itt	eq
 800bad4:	6819      	ldreq	r1, [r3, #0]
 800bad6:	685b      	ldreq	r3, [r3, #4]
 800bad8:	6063      	str	r3, [r4, #4]
 800bada:	bf04      	itt	eq
 800badc:	1809      	addeq	r1, r1, r0
 800bade:	6021      	streq	r1, [r4, #0]
 800bae0:	6054      	str	r4, [r2, #4]
 800bae2:	e7ca      	b.n	800ba7a <_free_r+0x22>
 800bae4:	bd38      	pop	{r3, r4, r5, pc}
 800bae6:	bf00      	nop
 800bae8:	240006fc 	.word	0x240006fc

0800baec <sbrk_aligned>:
 800baec:	b570      	push	{r4, r5, r6, lr}
 800baee:	4e0f      	ldr	r6, [pc, #60]	@ (800bb2c <sbrk_aligned+0x40>)
 800baf0:	460c      	mov	r4, r1
 800baf2:	6831      	ldr	r1, [r6, #0]
 800baf4:	4605      	mov	r5, r0
 800baf6:	b911      	cbnz	r1, 800bafe <sbrk_aligned+0x12>
 800baf8:	f000 fba6 	bl	800c248 <_sbrk_r>
 800bafc:	6030      	str	r0, [r6, #0]
 800bafe:	4621      	mov	r1, r4
 800bb00:	4628      	mov	r0, r5
 800bb02:	f000 fba1 	bl	800c248 <_sbrk_r>
 800bb06:	1c43      	adds	r3, r0, #1
 800bb08:	d103      	bne.n	800bb12 <sbrk_aligned+0x26>
 800bb0a:	f04f 34ff 	mov.w	r4, #4294967295
 800bb0e:	4620      	mov	r0, r4
 800bb10:	bd70      	pop	{r4, r5, r6, pc}
 800bb12:	1cc4      	adds	r4, r0, #3
 800bb14:	f024 0403 	bic.w	r4, r4, #3
 800bb18:	42a0      	cmp	r0, r4
 800bb1a:	d0f8      	beq.n	800bb0e <sbrk_aligned+0x22>
 800bb1c:	1a21      	subs	r1, r4, r0
 800bb1e:	4628      	mov	r0, r5
 800bb20:	f000 fb92 	bl	800c248 <_sbrk_r>
 800bb24:	3001      	adds	r0, #1
 800bb26:	d1f2      	bne.n	800bb0e <sbrk_aligned+0x22>
 800bb28:	e7ef      	b.n	800bb0a <sbrk_aligned+0x1e>
 800bb2a:	bf00      	nop
 800bb2c:	240006f8 	.word	0x240006f8

0800bb30 <_malloc_r>:
 800bb30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bb34:	1ccd      	adds	r5, r1, #3
 800bb36:	f025 0503 	bic.w	r5, r5, #3
 800bb3a:	3508      	adds	r5, #8
 800bb3c:	2d0c      	cmp	r5, #12
 800bb3e:	bf38      	it	cc
 800bb40:	250c      	movcc	r5, #12
 800bb42:	2d00      	cmp	r5, #0
 800bb44:	4606      	mov	r6, r0
 800bb46:	db01      	blt.n	800bb4c <_malloc_r+0x1c>
 800bb48:	42a9      	cmp	r1, r5
 800bb4a:	d904      	bls.n	800bb56 <_malloc_r+0x26>
 800bb4c:	230c      	movs	r3, #12
 800bb4e:	6033      	str	r3, [r6, #0]
 800bb50:	2000      	movs	r0, #0
 800bb52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bb56:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800bc2c <_malloc_r+0xfc>
 800bb5a:	f000 f869 	bl	800bc30 <__malloc_lock>
 800bb5e:	f8d8 3000 	ldr.w	r3, [r8]
 800bb62:	461c      	mov	r4, r3
 800bb64:	bb44      	cbnz	r4, 800bbb8 <_malloc_r+0x88>
 800bb66:	4629      	mov	r1, r5
 800bb68:	4630      	mov	r0, r6
 800bb6a:	f7ff ffbf 	bl	800baec <sbrk_aligned>
 800bb6e:	1c43      	adds	r3, r0, #1
 800bb70:	4604      	mov	r4, r0
 800bb72:	d158      	bne.n	800bc26 <_malloc_r+0xf6>
 800bb74:	f8d8 4000 	ldr.w	r4, [r8]
 800bb78:	4627      	mov	r7, r4
 800bb7a:	2f00      	cmp	r7, #0
 800bb7c:	d143      	bne.n	800bc06 <_malloc_r+0xd6>
 800bb7e:	2c00      	cmp	r4, #0
 800bb80:	d04b      	beq.n	800bc1a <_malloc_r+0xea>
 800bb82:	6823      	ldr	r3, [r4, #0]
 800bb84:	4639      	mov	r1, r7
 800bb86:	4630      	mov	r0, r6
 800bb88:	eb04 0903 	add.w	r9, r4, r3
 800bb8c:	f000 fb5c 	bl	800c248 <_sbrk_r>
 800bb90:	4581      	cmp	r9, r0
 800bb92:	d142      	bne.n	800bc1a <_malloc_r+0xea>
 800bb94:	6821      	ldr	r1, [r4, #0]
 800bb96:	1a6d      	subs	r5, r5, r1
 800bb98:	4629      	mov	r1, r5
 800bb9a:	4630      	mov	r0, r6
 800bb9c:	f7ff ffa6 	bl	800baec <sbrk_aligned>
 800bba0:	3001      	adds	r0, #1
 800bba2:	d03a      	beq.n	800bc1a <_malloc_r+0xea>
 800bba4:	6823      	ldr	r3, [r4, #0]
 800bba6:	442b      	add	r3, r5
 800bba8:	6023      	str	r3, [r4, #0]
 800bbaa:	f8d8 3000 	ldr.w	r3, [r8]
 800bbae:	685a      	ldr	r2, [r3, #4]
 800bbb0:	bb62      	cbnz	r2, 800bc0c <_malloc_r+0xdc>
 800bbb2:	f8c8 7000 	str.w	r7, [r8]
 800bbb6:	e00f      	b.n	800bbd8 <_malloc_r+0xa8>
 800bbb8:	6822      	ldr	r2, [r4, #0]
 800bbba:	1b52      	subs	r2, r2, r5
 800bbbc:	d420      	bmi.n	800bc00 <_malloc_r+0xd0>
 800bbbe:	2a0b      	cmp	r2, #11
 800bbc0:	d917      	bls.n	800bbf2 <_malloc_r+0xc2>
 800bbc2:	1961      	adds	r1, r4, r5
 800bbc4:	42a3      	cmp	r3, r4
 800bbc6:	6025      	str	r5, [r4, #0]
 800bbc8:	bf18      	it	ne
 800bbca:	6059      	strne	r1, [r3, #4]
 800bbcc:	6863      	ldr	r3, [r4, #4]
 800bbce:	bf08      	it	eq
 800bbd0:	f8c8 1000 	streq.w	r1, [r8]
 800bbd4:	5162      	str	r2, [r4, r5]
 800bbd6:	604b      	str	r3, [r1, #4]
 800bbd8:	4630      	mov	r0, r6
 800bbda:	f000 f82f 	bl	800bc3c <__malloc_unlock>
 800bbde:	f104 000b 	add.w	r0, r4, #11
 800bbe2:	1d23      	adds	r3, r4, #4
 800bbe4:	f020 0007 	bic.w	r0, r0, #7
 800bbe8:	1ac2      	subs	r2, r0, r3
 800bbea:	bf1c      	itt	ne
 800bbec:	1a1b      	subne	r3, r3, r0
 800bbee:	50a3      	strne	r3, [r4, r2]
 800bbf0:	e7af      	b.n	800bb52 <_malloc_r+0x22>
 800bbf2:	6862      	ldr	r2, [r4, #4]
 800bbf4:	42a3      	cmp	r3, r4
 800bbf6:	bf0c      	ite	eq
 800bbf8:	f8c8 2000 	streq.w	r2, [r8]
 800bbfc:	605a      	strne	r2, [r3, #4]
 800bbfe:	e7eb      	b.n	800bbd8 <_malloc_r+0xa8>
 800bc00:	4623      	mov	r3, r4
 800bc02:	6864      	ldr	r4, [r4, #4]
 800bc04:	e7ae      	b.n	800bb64 <_malloc_r+0x34>
 800bc06:	463c      	mov	r4, r7
 800bc08:	687f      	ldr	r7, [r7, #4]
 800bc0a:	e7b6      	b.n	800bb7a <_malloc_r+0x4a>
 800bc0c:	461a      	mov	r2, r3
 800bc0e:	685b      	ldr	r3, [r3, #4]
 800bc10:	42a3      	cmp	r3, r4
 800bc12:	d1fb      	bne.n	800bc0c <_malloc_r+0xdc>
 800bc14:	2300      	movs	r3, #0
 800bc16:	6053      	str	r3, [r2, #4]
 800bc18:	e7de      	b.n	800bbd8 <_malloc_r+0xa8>
 800bc1a:	230c      	movs	r3, #12
 800bc1c:	6033      	str	r3, [r6, #0]
 800bc1e:	4630      	mov	r0, r6
 800bc20:	f000 f80c 	bl	800bc3c <__malloc_unlock>
 800bc24:	e794      	b.n	800bb50 <_malloc_r+0x20>
 800bc26:	6005      	str	r5, [r0, #0]
 800bc28:	e7d6      	b.n	800bbd8 <_malloc_r+0xa8>
 800bc2a:	bf00      	nop
 800bc2c:	240006fc 	.word	0x240006fc

0800bc30 <__malloc_lock>:
 800bc30:	4801      	ldr	r0, [pc, #4]	@ (800bc38 <__malloc_lock+0x8>)
 800bc32:	f7ff bf01 	b.w	800ba38 <__retarget_lock_acquire_recursive>
 800bc36:	bf00      	nop
 800bc38:	240006f4 	.word	0x240006f4

0800bc3c <__malloc_unlock>:
 800bc3c:	4801      	ldr	r0, [pc, #4]	@ (800bc44 <__malloc_unlock+0x8>)
 800bc3e:	f7ff befc 	b.w	800ba3a <__retarget_lock_release_recursive>
 800bc42:	bf00      	nop
 800bc44:	240006f4 	.word	0x240006f4

0800bc48 <__ssputs_r>:
 800bc48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bc4c:	688e      	ldr	r6, [r1, #8]
 800bc4e:	461f      	mov	r7, r3
 800bc50:	42be      	cmp	r6, r7
 800bc52:	680b      	ldr	r3, [r1, #0]
 800bc54:	4682      	mov	sl, r0
 800bc56:	460c      	mov	r4, r1
 800bc58:	4690      	mov	r8, r2
 800bc5a:	d82d      	bhi.n	800bcb8 <__ssputs_r+0x70>
 800bc5c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800bc60:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800bc64:	d026      	beq.n	800bcb4 <__ssputs_r+0x6c>
 800bc66:	6965      	ldr	r5, [r4, #20]
 800bc68:	6909      	ldr	r1, [r1, #16]
 800bc6a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800bc6e:	eba3 0901 	sub.w	r9, r3, r1
 800bc72:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800bc76:	1c7b      	adds	r3, r7, #1
 800bc78:	444b      	add	r3, r9
 800bc7a:	106d      	asrs	r5, r5, #1
 800bc7c:	429d      	cmp	r5, r3
 800bc7e:	bf38      	it	cc
 800bc80:	461d      	movcc	r5, r3
 800bc82:	0553      	lsls	r3, r2, #21
 800bc84:	d527      	bpl.n	800bcd6 <__ssputs_r+0x8e>
 800bc86:	4629      	mov	r1, r5
 800bc88:	f7ff ff52 	bl	800bb30 <_malloc_r>
 800bc8c:	4606      	mov	r6, r0
 800bc8e:	b360      	cbz	r0, 800bcea <__ssputs_r+0xa2>
 800bc90:	6921      	ldr	r1, [r4, #16]
 800bc92:	464a      	mov	r2, r9
 800bc94:	f7ff fed2 	bl	800ba3c <memcpy>
 800bc98:	89a3      	ldrh	r3, [r4, #12]
 800bc9a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800bc9e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bca2:	81a3      	strh	r3, [r4, #12]
 800bca4:	6126      	str	r6, [r4, #16]
 800bca6:	6165      	str	r5, [r4, #20]
 800bca8:	444e      	add	r6, r9
 800bcaa:	eba5 0509 	sub.w	r5, r5, r9
 800bcae:	6026      	str	r6, [r4, #0]
 800bcb0:	60a5      	str	r5, [r4, #8]
 800bcb2:	463e      	mov	r6, r7
 800bcb4:	42be      	cmp	r6, r7
 800bcb6:	d900      	bls.n	800bcba <__ssputs_r+0x72>
 800bcb8:	463e      	mov	r6, r7
 800bcba:	6820      	ldr	r0, [r4, #0]
 800bcbc:	4632      	mov	r2, r6
 800bcbe:	4641      	mov	r1, r8
 800bcc0:	f000 faa8 	bl	800c214 <memmove>
 800bcc4:	68a3      	ldr	r3, [r4, #8]
 800bcc6:	1b9b      	subs	r3, r3, r6
 800bcc8:	60a3      	str	r3, [r4, #8]
 800bcca:	6823      	ldr	r3, [r4, #0]
 800bccc:	4433      	add	r3, r6
 800bcce:	6023      	str	r3, [r4, #0]
 800bcd0:	2000      	movs	r0, #0
 800bcd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bcd6:	462a      	mov	r2, r5
 800bcd8:	f000 fac6 	bl	800c268 <_realloc_r>
 800bcdc:	4606      	mov	r6, r0
 800bcde:	2800      	cmp	r0, #0
 800bce0:	d1e0      	bne.n	800bca4 <__ssputs_r+0x5c>
 800bce2:	6921      	ldr	r1, [r4, #16]
 800bce4:	4650      	mov	r0, sl
 800bce6:	f7ff feb7 	bl	800ba58 <_free_r>
 800bcea:	230c      	movs	r3, #12
 800bcec:	f8ca 3000 	str.w	r3, [sl]
 800bcf0:	89a3      	ldrh	r3, [r4, #12]
 800bcf2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bcf6:	81a3      	strh	r3, [r4, #12]
 800bcf8:	f04f 30ff 	mov.w	r0, #4294967295
 800bcfc:	e7e9      	b.n	800bcd2 <__ssputs_r+0x8a>
	...

0800bd00 <_svfiprintf_r>:
 800bd00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd04:	4698      	mov	r8, r3
 800bd06:	898b      	ldrh	r3, [r1, #12]
 800bd08:	061b      	lsls	r3, r3, #24
 800bd0a:	b09d      	sub	sp, #116	@ 0x74
 800bd0c:	4607      	mov	r7, r0
 800bd0e:	460d      	mov	r5, r1
 800bd10:	4614      	mov	r4, r2
 800bd12:	d510      	bpl.n	800bd36 <_svfiprintf_r+0x36>
 800bd14:	690b      	ldr	r3, [r1, #16]
 800bd16:	b973      	cbnz	r3, 800bd36 <_svfiprintf_r+0x36>
 800bd18:	2140      	movs	r1, #64	@ 0x40
 800bd1a:	f7ff ff09 	bl	800bb30 <_malloc_r>
 800bd1e:	6028      	str	r0, [r5, #0]
 800bd20:	6128      	str	r0, [r5, #16]
 800bd22:	b930      	cbnz	r0, 800bd32 <_svfiprintf_r+0x32>
 800bd24:	230c      	movs	r3, #12
 800bd26:	603b      	str	r3, [r7, #0]
 800bd28:	f04f 30ff 	mov.w	r0, #4294967295
 800bd2c:	b01d      	add	sp, #116	@ 0x74
 800bd2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd32:	2340      	movs	r3, #64	@ 0x40
 800bd34:	616b      	str	r3, [r5, #20]
 800bd36:	2300      	movs	r3, #0
 800bd38:	9309      	str	r3, [sp, #36]	@ 0x24
 800bd3a:	2320      	movs	r3, #32
 800bd3c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800bd40:	f8cd 800c 	str.w	r8, [sp, #12]
 800bd44:	2330      	movs	r3, #48	@ 0x30
 800bd46:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800bee4 <_svfiprintf_r+0x1e4>
 800bd4a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800bd4e:	f04f 0901 	mov.w	r9, #1
 800bd52:	4623      	mov	r3, r4
 800bd54:	469a      	mov	sl, r3
 800bd56:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bd5a:	b10a      	cbz	r2, 800bd60 <_svfiprintf_r+0x60>
 800bd5c:	2a25      	cmp	r2, #37	@ 0x25
 800bd5e:	d1f9      	bne.n	800bd54 <_svfiprintf_r+0x54>
 800bd60:	ebba 0b04 	subs.w	fp, sl, r4
 800bd64:	d00b      	beq.n	800bd7e <_svfiprintf_r+0x7e>
 800bd66:	465b      	mov	r3, fp
 800bd68:	4622      	mov	r2, r4
 800bd6a:	4629      	mov	r1, r5
 800bd6c:	4638      	mov	r0, r7
 800bd6e:	f7ff ff6b 	bl	800bc48 <__ssputs_r>
 800bd72:	3001      	adds	r0, #1
 800bd74:	f000 80a7 	beq.w	800bec6 <_svfiprintf_r+0x1c6>
 800bd78:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bd7a:	445a      	add	r2, fp
 800bd7c:	9209      	str	r2, [sp, #36]	@ 0x24
 800bd7e:	f89a 3000 	ldrb.w	r3, [sl]
 800bd82:	2b00      	cmp	r3, #0
 800bd84:	f000 809f 	beq.w	800bec6 <_svfiprintf_r+0x1c6>
 800bd88:	2300      	movs	r3, #0
 800bd8a:	f04f 32ff 	mov.w	r2, #4294967295
 800bd8e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bd92:	f10a 0a01 	add.w	sl, sl, #1
 800bd96:	9304      	str	r3, [sp, #16]
 800bd98:	9307      	str	r3, [sp, #28]
 800bd9a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800bd9e:	931a      	str	r3, [sp, #104]	@ 0x68
 800bda0:	4654      	mov	r4, sl
 800bda2:	2205      	movs	r2, #5
 800bda4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bda8:	484e      	ldr	r0, [pc, #312]	@ (800bee4 <_svfiprintf_r+0x1e4>)
 800bdaa:	f7f4 fab9 	bl	8000320 <memchr>
 800bdae:	9a04      	ldr	r2, [sp, #16]
 800bdb0:	b9d8      	cbnz	r0, 800bdea <_svfiprintf_r+0xea>
 800bdb2:	06d0      	lsls	r0, r2, #27
 800bdb4:	bf44      	itt	mi
 800bdb6:	2320      	movmi	r3, #32
 800bdb8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bdbc:	0711      	lsls	r1, r2, #28
 800bdbe:	bf44      	itt	mi
 800bdc0:	232b      	movmi	r3, #43	@ 0x2b
 800bdc2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bdc6:	f89a 3000 	ldrb.w	r3, [sl]
 800bdca:	2b2a      	cmp	r3, #42	@ 0x2a
 800bdcc:	d015      	beq.n	800bdfa <_svfiprintf_r+0xfa>
 800bdce:	9a07      	ldr	r2, [sp, #28]
 800bdd0:	4654      	mov	r4, sl
 800bdd2:	2000      	movs	r0, #0
 800bdd4:	f04f 0c0a 	mov.w	ip, #10
 800bdd8:	4621      	mov	r1, r4
 800bdda:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bdde:	3b30      	subs	r3, #48	@ 0x30
 800bde0:	2b09      	cmp	r3, #9
 800bde2:	d94b      	bls.n	800be7c <_svfiprintf_r+0x17c>
 800bde4:	b1b0      	cbz	r0, 800be14 <_svfiprintf_r+0x114>
 800bde6:	9207      	str	r2, [sp, #28]
 800bde8:	e014      	b.n	800be14 <_svfiprintf_r+0x114>
 800bdea:	eba0 0308 	sub.w	r3, r0, r8
 800bdee:	fa09 f303 	lsl.w	r3, r9, r3
 800bdf2:	4313      	orrs	r3, r2
 800bdf4:	9304      	str	r3, [sp, #16]
 800bdf6:	46a2      	mov	sl, r4
 800bdf8:	e7d2      	b.n	800bda0 <_svfiprintf_r+0xa0>
 800bdfa:	9b03      	ldr	r3, [sp, #12]
 800bdfc:	1d19      	adds	r1, r3, #4
 800bdfe:	681b      	ldr	r3, [r3, #0]
 800be00:	9103      	str	r1, [sp, #12]
 800be02:	2b00      	cmp	r3, #0
 800be04:	bfbb      	ittet	lt
 800be06:	425b      	neglt	r3, r3
 800be08:	f042 0202 	orrlt.w	r2, r2, #2
 800be0c:	9307      	strge	r3, [sp, #28]
 800be0e:	9307      	strlt	r3, [sp, #28]
 800be10:	bfb8      	it	lt
 800be12:	9204      	strlt	r2, [sp, #16]
 800be14:	7823      	ldrb	r3, [r4, #0]
 800be16:	2b2e      	cmp	r3, #46	@ 0x2e
 800be18:	d10a      	bne.n	800be30 <_svfiprintf_r+0x130>
 800be1a:	7863      	ldrb	r3, [r4, #1]
 800be1c:	2b2a      	cmp	r3, #42	@ 0x2a
 800be1e:	d132      	bne.n	800be86 <_svfiprintf_r+0x186>
 800be20:	9b03      	ldr	r3, [sp, #12]
 800be22:	1d1a      	adds	r2, r3, #4
 800be24:	681b      	ldr	r3, [r3, #0]
 800be26:	9203      	str	r2, [sp, #12]
 800be28:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800be2c:	3402      	adds	r4, #2
 800be2e:	9305      	str	r3, [sp, #20]
 800be30:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800bef4 <_svfiprintf_r+0x1f4>
 800be34:	7821      	ldrb	r1, [r4, #0]
 800be36:	2203      	movs	r2, #3
 800be38:	4650      	mov	r0, sl
 800be3a:	f7f4 fa71 	bl	8000320 <memchr>
 800be3e:	b138      	cbz	r0, 800be50 <_svfiprintf_r+0x150>
 800be40:	9b04      	ldr	r3, [sp, #16]
 800be42:	eba0 000a 	sub.w	r0, r0, sl
 800be46:	2240      	movs	r2, #64	@ 0x40
 800be48:	4082      	lsls	r2, r0
 800be4a:	4313      	orrs	r3, r2
 800be4c:	3401      	adds	r4, #1
 800be4e:	9304      	str	r3, [sp, #16]
 800be50:	f814 1b01 	ldrb.w	r1, [r4], #1
 800be54:	4824      	ldr	r0, [pc, #144]	@ (800bee8 <_svfiprintf_r+0x1e8>)
 800be56:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800be5a:	2206      	movs	r2, #6
 800be5c:	f7f4 fa60 	bl	8000320 <memchr>
 800be60:	2800      	cmp	r0, #0
 800be62:	d036      	beq.n	800bed2 <_svfiprintf_r+0x1d2>
 800be64:	4b21      	ldr	r3, [pc, #132]	@ (800beec <_svfiprintf_r+0x1ec>)
 800be66:	bb1b      	cbnz	r3, 800beb0 <_svfiprintf_r+0x1b0>
 800be68:	9b03      	ldr	r3, [sp, #12]
 800be6a:	3307      	adds	r3, #7
 800be6c:	f023 0307 	bic.w	r3, r3, #7
 800be70:	3308      	adds	r3, #8
 800be72:	9303      	str	r3, [sp, #12]
 800be74:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800be76:	4433      	add	r3, r6
 800be78:	9309      	str	r3, [sp, #36]	@ 0x24
 800be7a:	e76a      	b.n	800bd52 <_svfiprintf_r+0x52>
 800be7c:	fb0c 3202 	mla	r2, ip, r2, r3
 800be80:	460c      	mov	r4, r1
 800be82:	2001      	movs	r0, #1
 800be84:	e7a8      	b.n	800bdd8 <_svfiprintf_r+0xd8>
 800be86:	2300      	movs	r3, #0
 800be88:	3401      	adds	r4, #1
 800be8a:	9305      	str	r3, [sp, #20]
 800be8c:	4619      	mov	r1, r3
 800be8e:	f04f 0c0a 	mov.w	ip, #10
 800be92:	4620      	mov	r0, r4
 800be94:	f810 2b01 	ldrb.w	r2, [r0], #1
 800be98:	3a30      	subs	r2, #48	@ 0x30
 800be9a:	2a09      	cmp	r2, #9
 800be9c:	d903      	bls.n	800bea6 <_svfiprintf_r+0x1a6>
 800be9e:	2b00      	cmp	r3, #0
 800bea0:	d0c6      	beq.n	800be30 <_svfiprintf_r+0x130>
 800bea2:	9105      	str	r1, [sp, #20]
 800bea4:	e7c4      	b.n	800be30 <_svfiprintf_r+0x130>
 800bea6:	fb0c 2101 	mla	r1, ip, r1, r2
 800beaa:	4604      	mov	r4, r0
 800beac:	2301      	movs	r3, #1
 800beae:	e7f0      	b.n	800be92 <_svfiprintf_r+0x192>
 800beb0:	ab03      	add	r3, sp, #12
 800beb2:	9300      	str	r3, [sp, #0]
 800beb4:	462a      	mov	r2, r5
 800beb6:	4b0e      	ldr	r3, [pc, #56]	@ (800bef0 <_svfiprintf_r+0x1f0>)
 800beb8:	a904      	add	r1, sp, #16
 800beba:	4638      	mov	r0, r7
 800bebc:	f3af 8000 	nop.w
 800bec0:	1c42      	adds	r2, r0, #1
 800bec2:	4606      	mov	r6, r0
 800bec4:	d1d6      	bne.n	800be74 <_svfiprintf_r+0x174>
 800bec6:	89ab      	ldrh	r3, [r5, #12]
 800bec8:	065b      	lsls	r3, r3, #25
 800beca:	f53f af2d 	bmi.w	800bd28 <_svfiprintf_r+0x28>
 800bece:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bed0:	e72c      	b.n	800bd2c <_svfiprintf_r+0x2c>
 800bed2:	ab03      	add	r3, sp, #12
 800bed4:	9300      	str	r3, [sp, #0]
 800bed6:	462a      	mov	r2, r5
 800bed8:	4b05      	ldr	r3, [pc, #20]	@ (800bef0 <_svfiprintf_r+0x1f0>)
 800beda:	a904      	add	r1, sp, #16
 800bedc:	4638      	mov	r0, r7
 800bede:	f000 f879 	bl	800bfd4 <_printf_i>
 800bee2:	e7ed      	b.n	800bec0 <_svfiprintf_r+0x1c0>
 800bee4:	0800c5ec 	.word	0x0800c5ec
 800bee8:	0800c5f6 	.word	0x0800c5f6
 800beec:	00000000 	.word	0x00000000
 800bef0:	0800bc49 	.word	0x0800bc49
 800bef4:	0800c5f2 	.word	0x0800c5f2

0800bef8 <_printf_common>:
 800bef8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800befc:	4616      	mov	r6, r2
 800befe:	4698      	mov	r8, r3
 800bf00:	688a      	ldr	r2, [r1, #8]
 800bf02:	690b      	ldr	r3, [r1, #16]
 800bf04:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800bf08:	4293      	cmp	r3, r2
 800bf0a:	bfb8      	it	lt
 800bf0c:	4613      	movlt	r3, r2
 800bf0e:	6033      	str	r3, [r6, #0]
 800bf10:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800bf14:	4607      	mov	r7, r0
 800bf16:	460c      	mov	r4, r1
 800bf18:	b10a      	cbz	r2, 800bf1e <_printf_common+0x26>
 800bf1a:	3301      	adds	r3, #1
 800bf1c:	6033      	str	r3, [r6, #0]
 800bf1e:	6823      	ldr	r3, [r4, #0]
 800bf20:	0699      	lsls	r1, r3, #26
 800bf22:	bf42      	ittt	mi
 800bf24:	6833      	ldrmi	r3, [r6, #0]
 800bf26:	3302      	addmi	r3, #2
 800bf28:	6033      	strmi	r3, [r6, #0]
 800bf2a:	6825      	ldr	r5, [r4, #0]
 800bf2c:	f015 0506 	ands.w	r5, r5, #6
 800bf30:	d106      	bne.n	800bf40 <_printf_common+0x48>
 800bf32:	f104 0a19 	add.w	sl, r4, #25
 800bf36:	68e3      	ldr	r3, [r4, #12]
 800bf38:	6832      	ldr	r2, [r6, #0]
 800bf3a:	1a9b      	subs	r3, r3, r2
 800bf3c:	42ab      	cmp	r3, r5
 800bf3e:	dc26      	bgt.n	800bf8e <_printf_common+0x96>
 800bf40:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800bf44:	6822      	ldr	r2, [r4, #0]
 800bf46:	3b00      	subs	r3, #0
 800bf48:	bf18      	it	ne
 800bf4a:	2301      	movne	r3, #1
 800bf4c:	0692      	lsls	r2, r2, #26
 800bf4e:	d42b      	bmi.n	800bfa8 <_printf_common+0xb0>
 800bf50:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800bf54:	4641      	mov	r1, r8
 800bf56:	4638      	mov	r0, r7
 800bf58:	47c8      	blx	r9
 800bf5a:	3001      	adds	r0, #1
 800bf5c:	d01e      	beq.n	800bf9c <_printf_common+0xa4>
 800bf5e:	6823      	ldr	r3, [r4, #0]
 800bf60:	6922      	ldr	r2, [r4, #16]
 800bf62:	f003 0306 	and.w	r3, r3, #6
 800bf66:	2b04      	cmp	r3, #4
 800bf68:	bf02      	ittt	eq
 800bf6a:	68e5      	ldreq	r5, [r4, #12]
 800bf6c:	6833      	ldreq	r3, [r6, #0]
 800bf6e:	1aed      	subeq	r5, r5, r3
 800bf70:	68a3      	ldr	r3, [r4, #8]
 800bf72:	bf0c      	ite	eq
 800bf74:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bf78:	2500      	movne	r5, #0
 800bf7a:	4293      	cmp	r3, r2
 800bf7c:	bfc4      	itt	gt
 800bf7e:	1a9b      	subgt	r3, r3, r2
 800bf80:	18ed      	addgt	r5, r5, r3
 800bf82:	2600      	movs	r6, #0
 800bf84:	341a      	adds	r4, #26
 800bf86:	42b5      	cmp	r5, r6
 800bf88:	d11a      	bne.n	800bfc0 <_printf_common+0xc8>
 800bf8a:	2000      	movs	r0, #0
 800bf8c:	e008      	b.n	800bfa0 <_printf_common+0xa8>
 800bf8e:	2301      	movs	r3, #1
 800bf90:	4652      	mov	r2, sl
 800bf92:	4641      	mov	r1, r8
 800bf94:	4638      	mov	r0, r7
 800bf96:	47c8      	blx	r9
 800bf98:	3001      	adds	r0, #1
 800bf9a:	d103      	bne.n	800bfa4 <_printf_common+0xac>
 800bf9c:	f04f 30ff 	mov.w	r0, #4294967295
 800bfa0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bfa4:	3501      	adds	r5, #1
 800bfa6:	e7c6      	b.n	800bf36 <_printf_common+0x3e>
 800bfa8:	18e1      	adds	r1, r4, r3
 800bfaa:	1c5a      	adds	r2, r3, #1
 800bfac:	2030      	movs	r0, #48	@ 0x30
 800bfae:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800bfb2:	4422      	add	r2, r4
 800bfb4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800bfb8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800bfbc:	3302      	adds	r3, #2
 800bfbe:	e7c7      	b.n	800bf50 <_printf_common+0x58>
 800bfc0:	2301      	movs	r3, #1
 800bfc2:	4622      	mov	r2, r4
 800bfc4:	4641      	mov	r1, r8
 800bfc6:	4638      	mov	r0, r7
 800bfc8:	47c8      	blx	r9
 800bfca:	3001      	adds	r0, #1
 800bfcc:	d0e6      	beq.n	800bf9c <_printf_common+0xa4>
 800bfce:	3601      	adds	r6, #1
 800bfd0:	e7d9      	b.n	800bf86 <_printf_common+0x8e>
	...

0800bfd4 <_printf_i>:
 800bfd4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bfd8:	7e0f      	ldrb	r7, [r1, #24]
 800bfda:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800bfdc:	2f78      	cmp	r7, #120	@ 0x78
 800bfde:	4691      	mov	r9, r2
 800bfe0:	4680      	mov	r8, r0
 800bfe2:	460c      	mov	r4, r1
 800bfe4:	469a      	mov	sl, r3
 800bfe6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800bfea:	d807      	bhi.n	800bffc <_printf_i+0x28>
 800bfec:	2f62      	cmp	r7, #98	@ 0x62
 800bfee:	d80a      	bhi.n	800c006 <_printf_i+0x32>
 800bff0:	2f00      	cmp	r7, #0
 800bff2:	f000 80d2 	beq.w	800c19a <_printf_i+0x1c6>
 800bff6:	2f58      	cmp	r7, #88	@ 0x58
 800bff8:	f000 80b9 	beq.w	800c16e <_printf_i+0x19a>
 800bffc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c000:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800c004:	e03a      	b.n	800c07c <_printf_i+0xa8>
 800c006:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800c00a:	2b15      	cmp	r3, #21
 800c00c:	d8f6      	bhi.n	800bffc <_printf_i+0x28>
 800c00e:	a101      	add	r1, pc, #4	@ (adr r1, 800c014 <_printf_i+0x40>)
 800c010:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c014:	0800c06d 	.word	0x0800c06d
 800c018:	0800c081 	.word	0x0800c081
 800c01c:	0800bffd 	.word	0x0800bffd
 800c020:	0800bffd 	.word	0x0800bffd
 800c024:	0800bffd 	.word	0x0800bffd
 800c028:	0800bffd 	.word	0x0800bffd
 800c02c:	0800c081 	.word	0x0800c081
 800c030:	0800bffd 	.word	0x0800bffd
 800c034:	0800bffd 	.word	0x0800bffd
 800c038:	0800bffd 	.word	0x0800bffd
 800c03c:	0800bffd 	.word	0x0800bffd
 800c040:	0800c181 	.word	0x0800c181
 800c044:	0800c0ab 	.word	0x0800c0ab
 800c048:	0800c13b 	.word	0x0800c13b
 800c04c:	0800bffd 	.word	0x0800bffd
 800c050:	0800bffd 	.word	0x0800bffd
 800c054:	0800c1a3 	.word	0x0800c1a3
 800c058:	0800bffd 	.word	0x0800bffd
 800c05c:	0800c0ab 	.word	0x0800c0ab
 800c060:	0800bffd 	.word	0x0800bffd
 800c064:	0800bffd 	.word	0x0800bffd
 800c068:	0800c143 	.word	0x0800c143
 800c06c:	6833      	ldr	r3, [r6, #0]
 800c06e:	1d1a      	adds	r2, r3, #4
 800c070:	681b      	ldr	r3, [r3, #0]
 800c072:	6032      	str	r2, [r6, #0]
 800c074:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c078:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800c07c:	2301      	movs	r3, #1
 800c07e:	e09d      	b.n	800c1bc <_printf_i+0x1e8>
 800c080:	6833      	ldr	r3, [r6, #0]
 800c082:	6820      	ldr	r0, [r4, #0]
 800c084:	1d19      	adds	r1, r3, #4
 800c086:	6031      	str	r1, [r6, #0]
 800c088:	0606      	lsls	r6, r0, #24
 800c08a:	d501      	bpl.n	800c090 <_printf_i+0xbc>
 800c08c:	681d      	ldr	r5, [r3, #0]
 800c08e:	e003      	b.n	800c098 <_printf_i+0xc4>
 800c090:	0645      	lsls	r5, r0, #25
 800c092:	d5fb      	bpl.n	800c08c <_printf_i+0xb8>
 800c094:	f9b3 5000 	ldrsh.w	r5, [r3]
 800c098:	2d00      	cmp	r5, #0
 800c09a:	da03      	bge.n	800c0a4 <_printf_i+0xd0>
 800c09c:	232d      	movs	r3, #45	@ 0x2d
 800c09e:	426d      	negs	r5, r5
 800c0a0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c0a4:	4859      	ldr	r0, [pc, #356]	@ (800c20c <_printf_i+0x238>)
 800c0a6:	230a      	movs	r3, #10
 800c0a8:	e011      	b.n	800c0ce <_printf_i+0xfa>
 800c0aa:	6821      	ldr	r1, [r4, #0]
 800c0ac:	6833      	ldr	r3, [r6, #0]
 800c0ae:	0608      	lsls	r0, r1, #24
 800c0b0:	f853 5b04 	ldr.w	r5, [r3], #4
 800c0b4:	d402      	bmi.n	800c0bc <_printf_i+0xe8>
 800c0b6:	0649      	lsls	r1, r1, #25
 800c0b8:	bf48      	it	mi
 800c0ba:	b2ad      	uxthmi	r5, r5
 800c0bc:	2f6f      	cmp	r7, #111	@ 0x6f
 800c0be:	4853      	ldr	r0, [pc, #332]	@ (800c20c <_printf_i+0x238>)
 800c0c0:	6033      	str	r3, [r6, #0]
 800c0c2:	bf14      	ite	ne
 800c0c4:	230a      	movne	r3, #10
 800c0c6:	2308      	moveq	r3, #8
 800c0c8:	2100      	movs	r1, #0
 800c0ca:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800c0ce:	6866      	ldr	r6, [r4, #4]
 800c0d0:	60a6      	str	r6, [r4, #8]
 800c0d2:	2e00      	cmp	r6, #0
 800c0d4:	bfa2      	ittt	ge
 800c0d6:	6821      	ldrge	r1, [r4, #0]
 800c0d8:	f021 0104 	bicge.w	r1, r1, #4
 800c0dc:	6021      	strge	r1, [r4, #0]
 800c0de:	b90d      	cbnz	r5, 800c0e4 <_printf_i+0x110>
 800c0e0:	2e00      	cmp	r6, #0
 800c0e2:	d04b      	beq.n	800c17c <_printf_i+0x1a8>
 800c0e4:	4616      	mov	r6, r2
 800c0e6:	fbb5 f1f3 	udiv	r1, r5, r3
 800c0ea:	fb03 5711 	mls	r7, r3, r1, r5
 800c0ee:	5dc7      	ldrb	r7, [r0, r7]
 800c0f0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c0f4:	462f      	mov	r7, r5
 800c0f6:	42bb      	cmp	r3, r7
 800c0f8:	460d      	mov	r5, r1
 800c0fa:	d9f4      	bls.n	800c0e6 <_printf_i+0x112>
 800c0fc:	2b08      	cmp	r3, #8
 800c0fe:	d10b      	bne.n	800c118 <_printf_i+0x144>
 800c100:	6823      	ldr	r3, [r4, #0]
 800c102:	07df      	lsls	r7, r3, #31
 800c104:	d508      	bpl.n	800c118 <_printf_i+0x144>
 800c106:	6923      	ldr	r3, [r4, #16]
 800c108:	6861      	ldr	r1, [r4, #4]
 800c10a:	4299      	cmp	r1, r3
 800c10c:	bfde      	ittt	le
 800c10e:	2330      	movle	r3, #48	@ 0x30
 800c110:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c114:	f106 36ff 	addle.w	r6, r6, #4294967295
 800c118:	1b92      	subs	r2, r2, r6
 800c11a:	6122      	str	r2, [r4, #16]
 800c11c:	f8cd a000 	str.w	sl, [sp]
 800c120:	464b      	mov	r3, r9
 800c122:	aa03      	add	r2, sp, #12
 800c124:	4621      	mov	r1, r4
 800c126:	4640      	mov	r0, r8
 800c128:	f7ff fee6 	bl	800bef8 <_printf_common>
 800c12c:	3001      	adds	r0, #1
 800c12e:	d14a      	bne.n	800c1c6 <_printf_i+0x1f2>
 800c130:	f04f 30ff 	mov.w	r0, #4294967295
 800c134:	b004      	add	sp, #16
 800c136:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c13a:	6823      	ldr	r3, [r4, #0]
 800c13c:	f043 0320 	orr.w	r3, r3, #32
 800c140:	6023      	str	r3, [r4, #0]
 800c142:	4833      	ldr	r0, [pc, #204]	@ (800c210 <_printf_i+0x23c>)
 800c144:	2778      	movs	r7, #120	@ 0x78
 800c146:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800c14a:	6823      	ldr	r3, [r4, #0]
 800c14c:	6831      	ldr	r1, [r6, #0]
 800c14e:	061f      	lsls	r7, r3, #24
 800c150:	f851 5b04 	ldr.w	r5, [r1], #4
 800c154:	d402      	bmi.n	800c15c <_printf_i+0x188>
 800c156:	065f      	lsls	r7, r3, #25
 800c158:	bf48      	it	mi
 800c15a:	b2ad      	uxthmi	r5, r5
 800c15c:	6031      	str	r1, [r6, #0]
 800c15e:	07d9      	lsls	r1, r3, #31
 800c160:	bf44      	itt	mi
 800c162:	f043 0320 	orrmi.w	r3, r3, #32
 800c166:	6023      	strmi	r3, [r4, #0]
 800c168:	b11d      	cbz	r5, 800c172 <_printf_i+0x19e>
 800c16a:	2310      	movs	r3, #16
 800c16c:	e7ac      	b.n	800c0c8 <_printf_i+0xf4>
 800c16e:	4827      	ldr	r0, [pc, #156]	@ (800c20c <_printf_i+0x238>)
 800c170:	e7e9      	b.n	800c146 <_printf_i+0x172>
 800c172:	6823      	ldr	r3, [r4, #0]
 800c174:	f023 0320 	bic.w	r3, r3, #32
 800c178:	6023      	str	r3, [r4, #0]
 800c17a:	e7f6      	b.n	800c16a <_printf_i+0x196>
 800c17c:	4616      	mov	r6, r2
 800c17e:	e7bd      	b.n	800c0fc <_printf_i+0x128>
 800c180:	6833      	ldr	r3, [r6, #0]
 800c182:	6825      	ldr	r5, [r4, #0]
 800c184:	6961      	ldr	r1, [r4, #20]
 800c186:	1d18      	adds	r0, r3, #4
 800c188:	6030      	str	r0, [r6, #0]
 800c18a:	062e      	lsls	r6, r5, #24
 800c18c:	681b      	ldr	r3, [r3, #0]
 800c18e:	d501      	bpl.n	800c194 <_printf_i+0x1c0>
 800c190:	6019      	str	r1, [r3, #0]
 800c192:	e002      	b.n	800c19a <_printf_i+0x1c6>
 800c194:	0668      	lsls	r0, r5, #25
 800c196:	d5fb      	bpl.n	800c190 <_printf_i+0x1bc>
 800c198:	8019      	strh	r1, [r3, #0]
 800c19a:	2300      	movs	r3, #0
 800c19c:	6123      	str	r3, [r4, #16]
 800c19e:	4616      	mov	r6, r2
 800c1a0:	e7bc      	b.n	800c11c <_printf_i+0x148>
 800c1a2:	6833      	ldr	r3, [r6, #0]
 800c1a4:	1d1a      	adds	r2, r3, #4
 800c1a6:	6032      	str	r2, [r6, #0]
 800c1a8:	681e      	ldr	r6, [r3, #0]
 800c1aa:	6862      	ldr	r2, [r4, #4]
 800c1ac:	2100      	movs	r1, #0
 800c1ae:	4630      	mov	r0, r6
 800c1b0:	f7f4 f8b6 	bl	8000320 <memchr>
 800c1b4:	b108      	cbz	r0, 800c1ba <_printf_i+0x1e6>
 800c1b6:	1b80      	subs	r0, r0, r6
 800c1b8:	6060      	str	r0, [r4, #4]
 800c1ba:	6863      	ldr	r3, [r4, #4]
 800c1bc:	6123      	str	r3, [r4, #16]
 800c1be:	2300      	movs	r3, #0
 800c1c0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c1c4:	e7aa      	b.n	800c11c <_printf_i+0x148>
 800c1c6:	6923      	ldr	r3, [r4, #16]
 800c1c8:	4632      	mov	r2, r6
 800c1ca:	4649      	mov	r1, r9
 800c1cc:	4640      	mov	r0, r8
 800c1ce:	47d0      	blx	sl
 800c1d0:	3001      	adds	r0, #1
 800c1d2:	d0ad      	beq.n	800c130 <_printf_i+0x15c>
 800c1d4:	6823      	ldr	r3, [r4, #0]
 800c1d6:	079b      	lsls	r3, r3, #30
 800c1d8:	d413      	bmi.n	800c202 <_printf_i+0x22e>
 800c1da:	68e0      	ldr	r0, [r4, #12]
 800c1dc:	9b03      	ldr	r3, [sp, #12]
 800c1de:	4298      	cmp	r0, r3
 800c1e0:	bfb8      	it	lt
 800c1e2:	4618      	movlt	r0, r3
 800c1e4:	e7a6      	b.n	800c134 <_printf_i+0x160>
 800c1e6:	2301      	movs	r3, #1
 800c1e8:	4632      	mov	r2, r6
 800c1ea:	4649      	mov	r1, r9
 800c1ec:	4640      	mov	r0, r8
 800c1ee:	47d0      	blx	sl
 800c1f0:	3001      	adds	r0, #1
 800c1f2:	d09d      	beq.n	800c130 <_printf_i+0x15c>
 800c1f4:	3501      	adds	r5, #1
 800c1f6:	68e3      	ldr	r3, [r4, #12]
 800c1f8:	9903      	ldr	r1, [sp, #12]
 800c1fa:	1a5b      	subs	r3, r3, r1
 800c1fc:	42ab      	cmp	r3, r5
 800c1fe:	dcf2      	bgt.n	800c1e6 <_printf_i+0x212>
 800c200:	e7eb      	b.n	800c1da <_printf_i+0x206>
 800c202:	2500      	movs	r5, #0
 800c204:	f104 0619 	add.w	r6, r4, #25
 800c208:	e7f5      	b.n	800c1f6 <_printf_i+0x222>
 800c20a:	bf00      	nop
 800c20c:	0800c5fd 	.word	0x0800c5fd
 800c210:	0800c60e 	.word	0x0800c60e

0800c214 <memmove>:
 800c214:	4288      	cmp	r0, r1
 800c216:	b510      	push	{r4, lr}
 800c218:	eb01 0402 	add.w	r4, r1, r2
 800c21c:	d902      	bls.n	800c224 <memmove+0x10>
 800c21e:	4284      	cmp	r4, r0
 800c220:	4623      	mov	r3, r4
 800c222:	d807      	bhi.n	800c234 <memmove+0x20>
 800c224:	1e43      	subs	r3, r0, #1
 800c226:	42a1      	cmp	r1, r4
 800c228:	d008      	beq.n	800c23c <memmove+0x28>
 800c22a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c22e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c232:	e7f8      	b.n	800c226 <memmove+0x12>
 800c234:	4402      	add	r2, r0
 800c236:	4601      	mov	r1, r0
 800c238:	428a      	cmp	r2, r1
 800c23a:	d100      	bne.n	800c23e <memmove+0x2a>
 800c23c:	bd10      	pop	{r4, pc}
 800c23e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c242:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c246:	e7f7      	b.n	800c238 <memmove+0x24>

0800c248 <_sbrk_r>:
 800c248:	b538      	push	{r3, r4, r5, lr}
 800c24a:	4d06      	ldr	r5, [pc, #24]	@ (800c264 <_sbrk_r+0x1c>)
 800c24c:	2300      	movs	r3, #0
 800c24e:	4604      	mov	r4, r0
 800c250:	4608      	mov	r0, r1
 800c252:	602b      	str	r3, [r5, #0]
 800c254:	f7f5 fdd0 	bl	8001df8 <_sbrk>
 800c258:	1c43      	adds	r3, r0, #1
 800c25a:	d102      	bne.n	800c262 <_sbrk_r+0x1a>
 800c25c:	682b      	ldr	r3, [r5, #0]
 800c25e:	b103      	cbz	r3, 800c262 <_sbrk_r+0x1a>
 800c260:	6023      	str	r3, [r4, #0]
 800c262:	bd38      	pop	{r3, r4, r5, pc}
 800c264:	240006f0 	.word	0x240006f0

0800c268 <_realloc_r>:
 800c268:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c26c:	4680      	mov	r8, r0
 800c26e:	4615      	mov	r5, r2
 800c270:	460c      	mov	r4, r1
 800c272:	b921      	cbnz	r1, 800c27e <_realloc_r+0x16>
 800c274:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c278:	4611      	mov	r1, r2
 800c27a:	f7ff bc59 	b.w	800bb30 <_malloc_r>
 800c27e:	b92a      	cbnz	r2, 800c28c <_realloc_r+0x24>
 800c280:	f7ff fbea 	bl	800ba58 <_free_r>
 800c284:	2400      	movs	r4, #0
 800c286:	4620      	mov	r0, r4
 800c288:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c28c:	f000 f81a 	bl	800c2c4 <_malloc_usable_size_r>
 800c290:	4285      	cmp	r5, r0
 800c292:	4606      	mov	r6, r0
 800c294:	d802      	bhi.n	800c29c <_realloc_r+0x34>
 800c296:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800c29a:	d8f4      	bhi.n	800c286 <_realloc_r+0x1e>
 800c29c:	4629      	mov	r1, r5
 800c29e:	4640      	mov	r0, r8
 800c2a0:	f7ff fc46 	bl	800bb30 <_malloc_r>
 800c2a4:	4607      	mov	r7, r0
 800c2a6:	2800      	cmp	r0, #0
 800c2a8:	d0ec      	beq.n	800c284 <_realloc_r+0x1c>
 800c2aa:	42b5      	cmp	r5, r6
 800c2ac:	462a      	mov	r2, r5
 800c2ae:	4621      	mov	r1, r4
 800c2b0:	bf28      	it	cs
 800c2b2:	4632      	movcs	r2, r6
 800c2b4:	f7ff fbc2 	bl	800ba3c <memcpy>
 800c2b8:	4621      	mov	r1, r4
 800c2ba:	4640      	mov	r0, r8
 800c2bc:	f7ff fbcc 	bl	800ba58 <_free_r>
 800c2c0:	463c      	mov	r4, r7
 800c2c2:	e7e0      	b.n	800c286 <_realloc_r+0x1e>

0800c2c4 <_malloc_usable_size_r>:
 800c2c4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c2c8:	1f18      	subs	r0, r3, #4
 800c2ca:	2b00      	cmp	r3, #0
 800c2cc:	bfbc      	itt	lt
 800c2ce:	580b      	ldrlt	r3, [r1, r0]
 800c2d0:	18c0      	addlt	r0, r0, r3
 800c2d2:	4770      	bx	lr

0800c2d4 <_init>:
 800c2d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c2d6:	bf00      	nop
 800c2d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c2da:	bc08      	pop	{r3}
 800c2dc:	469e      	mov	lr, r3
 800c2de:	4770      	bx	lr

0800c2e0 <_fini>:
 800c2e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c2e2:	bf00      	nop
 800c2e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c2e6:	bc08      	pop	{r3}
 800c2e8:	469e      	mov	lr, r3
 800c2ea:	4770      	bx	lr
