
*** Running vivado
    with args -log ArmClkGen.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ArmClkGen.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source ArmClkGen.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1251.898 ; gain = 77.000 ; free physical = 26158 ; free virtual = 32659
INFO: [Synth 8-638] synthesizing module 'ArmClkGen' [/afs/tu-berlin.de/home/v/vincenthp2603/irb-ubuntu/HardwarePratikum/HardwarePRK-SoSe20/Blatt05/Vivado_WORK/Tutorial/vivado_project/HWP5/HWP5.srcs/sources_1/ip/ArmClkGen/ArmClkGen.v:71]
INFO: [Synth 8-638] synthesizing module 'ArmClkGen_clk_wiz' [/afs/tu-berlin.de/home/v/vincenthp2603/irb-ubuntu/HardwarePratikum/HardwarePRK-SoSe20/Blatt05/Vivado_WORK/Tutorial/vivado_project/HWP5/HWP5.srcs/sources_1/ip/ArmClkGen/ArmClkGen_clk_wiz.v:69]
INFO: [Synth 8-638] synthesizing module 'IBUF' [/afs/tu-berlin.de/units/Fak_IV/aes/tools/xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19468]
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [/afs/tu-berlin.de/units/Fak_IV/aes/tools/xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19468]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [/afs/tu-berlin.de/units/Fak_IV/aes/tools/xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25757]
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [/afs/tu-berlin.de/units/Fak_IV/aes/tools/xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25757]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/afs/tu-berlin.de/units/Fak_IV/aes/tools/xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [/afs/tu-berlin.de/units/Fak_IV/aes/tools/xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'ArmClkGen_clk_wiz' (4#1) [/afs/tu-berlin.de/home/v/vincenthp2603/irb-ubuntu/HardwarePratikum/HardwarePRK-SoSe20/Blatt05/Vivado_WORK/Tutorial/vivado_project/HWP5/HWP5.srcs/sources_1/ip/ArmClkGen/ArmClkGen_clk_wiz.v:69]
INFO: [Synth 8-256] done synthesizing module 'ArmClkGen' (5#1) [/afs/tu-berlin.de/home/v/vincenthp2603/irb-ubuntu/HardwarePratikum/HardwarePRK-SoSe20/Blatt05/Vivado_WORK/Tutorial/vivado_project/HWP5/HWP5.srcs/sources_1/ip/ArmClkGen/ArmClkGen.v:71]
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1293.430 ; gain = 118.531 ; free physical = 26168 ; free virtual = 32674
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1293.430 ; gain = 118.531 ; free physical = 26167 ; free virtual = 32673
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1561.043 ; gain = 0.000 ; free physical = 25887 ; free virtual = 32419
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:46 . Memory (MB): peak = 1561.043 ; gain = 386.145 ; free physical = 25970 ; free virtual = 32503
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:46 . Memory (MB): peak = 1561.043 ; gain = 386.145 ; free physical = 25970 ; free virtual = 32503
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:46 . Memory (MB): peak = 1561.043 ; gain = 386.145 ; free physical = 25971 ; free virtual = 32504
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:46 . Memory (MB): peak = 1561.043 ; gain = 386.145 ; free physical = 25971 ; free virtual = 32503
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:46 . Memory (MB): peak = 1561.043 ; gain = 386.145 ; free physical = 25971 ; free virtual = 32506
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:56 . Memory (MB): peak = 1564.027 ; gain = 389.129 ; free physical = 25824 ; free virtual = 32379
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:56 . Memory (MB): peak = 1564.027 ; gain = 389.129 ; free physical = 25824 ; free virtual = 32379
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:56 . Memory (MB): peak = 1573.043 ; gain = 398.145 ; free physical = 25824 ; free virtual = 32378
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:57 . Memory (MB): peak = 1573.043 ; gain = 398.145 ; free physical = 25823 ; free virtual = 32379
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:57 . Memory (MB): peak = 1573.043 ; gain = 398.145 ; free physical = 25823 ; free virtual = 32379
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:57 . Memory (MB): peak = 1573.043 ; gain = 398.145 ; free physical = 25823 ; free virtual = 32379
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:57 . Memory (MB): peak = 1573.043 ; gain = 398.145 ; free physical = 25823 ; free virtual = 32379
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:57 . Memory (MB): peak = 1573.043 ; gain = 398.145 ; free physical = 25823 ; free virtual = 32379
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:57 . Memory (MB): peak = 1573.043 ; gain = 398.145 ; free physical = 25823 ; free virtual = 32379

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |MMCME2_ADV |     1|
|3     |IBUF       |     1|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:57 . Memory (MB): peak = 1573.043 ; gain = 398.145 ; free physical = 25823 ; free virtual = 32379
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:58 . Memory (MB): peak = 1579.043 ; gain = 423.242 ; free physical = 25859 ; free virtual = 32421
