PPA Report for cascaded_reset_dist.v (Module: cascaded_reset_dist)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 1
FF Count: 4
IO Count: 6
Cell Count: 20

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 703.23 MHz
Reg-to-Reg Critical Path Delay: 1.247 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
