// Seed: 3421505505
module module_0 (
    id_1
);
  output wire id_1;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input  supply1 id_0,
    input  uwire   id_1,
    output uwire   id_2
);
  parameter id_4 = 1;
  and primCall (id_2, id_4, id_1, id_0);
  module_0 modCall_1 (id_4);
endmodule
module module_2 #(
    parameter id_3 = 32'd78,
    parameter id_5 = 32'd97,
    parameter id_6 = 32'd55
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    _id_5,
    _id_6
);
  input wire _id_6;
  output wire _id_5;
  output wire id_4;
  module_0 modCall_1 (id_4);
  inout wire _id_3;
  inout wire id_2;
  inout wire id_1;
  logic [id_5  &  id_3 : id_5  &  id_3  &  id_6] id_7;
  ;
endmodule
