{"vcs1":{"timestamp_begin":1682329614.249552239, "rt":2.37, "ut":0.25, "st":0.15}}
{"vcselab":{"timestamp_begin":1682329616.657447432, "rt":1.57, "ut":0.23, "st":0.28}}
{"link":{"timestamp_begin":1682329618.421226782, "rt":2.79, "ut":0.06, "st":1.76}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682329613.943971907}
{"VCS_COMP_START_TIME": 1682329613.943971907}
{"VCS_COMP_END_TIME": 1682329621.978223843}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340896}}
{"stitch_vcselab": {"peak_mem": 238988}}
