# Systolic_Array_Accelerator ( under development )
# Systolic Array Hardware Accelerator

This project implements a Verilog-based systolic array matrix multiplication
accelerator designed for FPGA platforms using Vivado WebPACK.

## Features
- 4×4 systolic array processing elements
- Tiled matrix multiplication for large matrices
- Fixed-point arithmetic (FP-style)
- Cycle counter for performance analysis
- Fully synthesizable Verilog

## Architecture
- Processing Element (PE)
- 4×4 Systolic Array
- Tiling Controller
- Performance Counter

## Tools
- Verilog HDL
- Vivado WebPACK
- Target FPGA: Artix-7 / Spartan-7

## Applications
- AI acceleration
- Scientific computing
- Hardware acceleration research
