Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Oct 31 01:29:49 2023
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file BrickBreaker_game_timing_summary_routed.rpt -pb BrickBreaker_game_timing_summary_routed.pb -rpx BrickBreaker_game_timing_summary_routed.rpx -warn_on_violation
| Design       : BrickBreaker_game
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 115 register/latch pins with no clock driven by root clock pin: clk625/SLOW_CLK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 228 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.431       -8.998                      3                  658        0.054        0.000                      0                  658        4.500        0.000                       0                   332  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -3.431       -8.998                      3                  658        0.054        0.000                      0                  658        4.500        0.000                       0                   332  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            3  Failing Endpoints,  Worst Slack       -3.431ns,  Total Violation       -8.998ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.431ns  (required time - arrival time)
  Source:                 ball_x_pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.431ns  (logic 3.484ns (25.939%)  route 9.947ns (74.061%))
  Logic Levels:           19  (CARRY4=3 LUT3=1 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.762ns = ( 14.762 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.542     5.063    CLK_IBUF_BUFG
    SLICE_X39Y68         FDRE                                         r  ball_x_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDRE (Prop_fdre_C_Q)         0.456     5.519 r  ball_x_pos_reg[0]/Q
                         net (fo=55, routed)          0.738     6.257    ball_x_pos_reg[0]
    SLICE_X37Y68         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.837 r  brick_state_reg[43]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.837    brick_state_reg[43]_i_13_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.951 r  brick_state_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.951    brick_state_reg[3]_i_7_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.065 f  pixel_data_reg[12]_i_32/CO[3]
                         net (fo=4, routed)           1.445     8.511    pixel_data5[12]
    SLICE_X36Y67         LUT6 (Prop_lut6_I2_O)        0.124     8.635 f  brick_state[3]_i_8/O
                         net (fo=14, routed)          0.849     9.483    brick_state[3]_i_8_n_0
    SLICE_X39Y67         LUT5 (Prop_lut5_I1_O)        0.152     9.635 f  brick_state[19]_i_7/O
                         net (fo=13, routed)          0.678    10.313    brick_state[19]_i_7_n_0
    SLICE_X40Y67         LUT3 (Prop_lut3_I2_O)        0.332    10.645 r  brick_state[10]_i_6/O
                         net (fo=4, routed)           0.821    11.466    brick_state[10]_i_6_n_0
    SLICE_X37Y66         LUT5 (Prop_lut5_I2_O)        0.124    11.590 f  FSM_sequential_current_state[1]_i_256/O
                         net (fo=1, routed)           0.802    12.393    FSM_sequential_current_state[1]_i_256_n_0
    SLICE_X38Y66         LUT6 (Prop_lut6_I1_O)        0.124    12.517 f  FSM_sequential_current_state[1]_i_233/O
                         net (fo=1, routed)           0.597    13.114    FSM_sequential_current_state[1]_i_233_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I2_O)        0.124    13.238 f  FSM_sequential_current_state[1]_i_214/O
                         net (fo=2, routed)           0.811    14.049    FSM_sequential_current_state[1]_i_214_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I2_O)        0.124    14.173 f  FSM_sequential_current_state[2]_i_606/O
                         net (fo=1, routed)           0.500    14.673    FSM_sequential_current_state[2]_i_606_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I2_O)        0.124    14.797 f  FSM_sequential_current_state[2]_i_564/O
                         net (fo=1, routed)           0.493    15.289    FSM_sequential_current_state[2]_i_564_n_0
    SLICE_X42Y73         LUT6 (Prop_lut6_I2_O)        0.124    15.413 f  FSM_sequential_current_state[2]_i_532/O
                         net (fo=1, routed)           0.344    15.757    FSM_sequential_current_state[2]_i_532_n_0
    SLICE_X42Y75         LUT6 (Prop_lut6_I2_O)        0.124    15.881 f  FSM_sequential_current_state[2]_i_469/O
                         net (fo=1, routed)           0.301    16.183    FSM_sequential_current_state[2]_i_469_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I2_O)        0.124    16.307 f  FSM_sequential_current_state[2]_i_317/O
                         net (fo=1, routed)           0.313    16.619    FSM_sequential_current_state[2]_i_317_n_0
    SLICE_X38Y76         LUT6 (Prop_lut6_I2_O)        0.124    16.743 f  FSM_sequential_current_state[2]_i_157/O
                         net (fo=1, routed)           0.171    16.914    FSM_sequential_current_state[2]_i_157_n_0
    SLICE_X38Y76         LUT6 (Prop_lut6_I2_O)        0.124    17.038 f  FSM_sequential_current_state[2]_i_61/O
                         net (fo=1, routed)           0.340    17.378    FSM_sequential_current_state[2]_i_61_n_0
    SLICE_X39Y76         LUT6 (Prop_lut6_I3_O)        0.124    17.502 f  FSM_sequential_current_state[2]_i_19/O
                         net (fo=1, routed)           0.154    17.656    FSM_sequential_current_state[2]_i_19_n_0
    SLICE_X39Y76         LUT6 (Prop_lut6_I5_O)        0.124    17.780 r  FSM_sequential_current_state[2]_i_5/O
                         net (fo=1, routed)           0.590    18.370    FSM_sequential_current_state[2]_i_5_n_0
    SLICE_X38Y77         LUT6 (Prop_lut6_I4_O)        0.124    18.494 r  FSM_sequential_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000    18.494    FSM_sequential_current_state[2]_i_1_n_0
    SLICE_X38Y77         FDRE                                         r  FSM_sequential_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.421    14.762    CLK_IBUF_BUFG
    SLICE_X38Y77         FDRE                                         r  FSM_sequential_current_state_reg[2]/C
                         clock pessimism              0.258    15.020    
                         clock uncertainty           -0.035    14.985    
    SLICE_X38Y77         FDRE (Setup_fdre_C_D)        0.079    15.064    FSM_sequential_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                         -18.494    
  -------------------------------------------------------------------
                         slack                                 -3.431    

Slack (VIOLATED) :        -3.349ns  (required time - arrival time)
  Source:                 ball_x_pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.351ns  (logic 3.476ns (26.035%)  route 9.875ns (73.964%))
  Logic Levels:           19  (CARRY4=3 LUT3=2 LUT5=1 LUT6=13)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 14.763 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.542     5.063    CLK_IBUF_BUFG
    SLICE_X39Y68         FDRE                                         r  ball_x_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDRE (Prop_fdre_C_Q)         0.456     5.519 r  ball_x_pos_reg[0]/Q
                         net (fo=55, routed)          0.738     6.257    ball_x_pos_reg[0]
    SLICE_X37Y68         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.837 r  brick_state_reg[43]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.837    brick_state_reg[43]_i_13_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.951 r  brick_state_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.951    brick_state_reg[3]_i_7_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.065 r  pixel_data_reg[12]_i_32/CO[3]
                         net (fo=4, routed)           1.445     8.511    pixel_data5[12]
    SLICE_X36Y67         LUT6 (Prop_lut6_I2_O)        0.124     8.635 r  brick_state[3]_i_8/O
                         net (fo=14, routed)          0.849     9.483    brick_state[3]_i_8_n_0
    SLICE_X39Y67         LUT3 (Prop_lut3_I1_O)        0.124     9.607 r  brick_state[43]_i_12/O
                         net (fo=2, routed)           0.453    10.061    brick_state[43]_i_12_n_0
    SLICE_X42Y67         LUT6 (Prop_lut6_I0_O)        0.124    10.185 r  brick_state[43]_i_7/O
                         net (fo=21, routed)          0.702    10.887    brick_state[43]_i_7_n_0
    SLICE_X44Y66         LUT3 (Prop_lut3_I2_O)        0.150    11.037 f  brick_state[48]_i_6/O
                         net (fo=4, routed)           1.093    12.130    brick_state[48]_i_6_n_0
    SLICE_X44Y69         LUT5 (Prop_lut5_I1_O)        0.326    12.456 f  FSM_sequential_current_state[2]_i_636/O
                         net (fo=2, routed)           0.815    13.271    FSM_sequential_current_state[2]_i_636_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I5_O)        0.124    13.395 r  FSM_sequential_current_state[1]_i_239/O
                         net (fo=1, routed)           0.501    13.896    FSM_sequential_current_state[1]_i_239_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I5_O)        0.124    14.020 f  FSM_sequential_current_state[1]_i_216/O
                         net (fo=1, routed)           0.588    14.609    FSM_sequential_current_state[1]_i_216_n_0
    SLICE_X41Y72         LUT6 (Prop_lut6_I4_O)        0.124    14.733 r  FSM_sequential_current_state[1]_i_189/O
                         net (fo=1, routed)           0.291    15.024    FSM_sequential_current_state[1]_i_189_n_0
    SLICE_X41Y74         LUT6 (Prop_lut6_I3_O)        0.124    15.148 r  FSM_sequential_current_state[1]_i_159/O
                         net (fo=1, routed)           0.330    15.478    FSM_sequential_current_state[1]_i_159_n_0
    SLICE_X40Y75         LUT6 (Prop_lut6_I2_O)        0.124    15.602 r  FSM_sequential_current_state[1]_i_128/O
                         net (fo=1, routed)           0.563    16.165    FSM_sequential_current_state[1]_i_128_n_0
    SLICE_X40Y78         LUT6 (Prop_lut6_I2_O)        0.124    16.289 r  FSM_sequential_current_state[1]_i_91/O
                         net (fo=1, routed)           0.161    16.451    FSM_sequential_current_state[1]_i_91_n_0
    SLICE_X40Y78         LUT6 (Prop_lut6_I2_O)        0.124    16.575 r  FSM_sequential_current_state[1]_i_47/O
                         net (fo=1, routed)           0.280    16.854    FSM_sequential_current_state[1]_i_47_n_0
    SLICE_X40Y78         LUT6 (Prop_lut6_I2_O)        0.124    16.978 r  FSM_sequential_current_state[1]_i_21/O
                         net (fo=1, routed)           0.339    17.317    FSM_sequential_current_state[1]_i_21_n_0
    SLICE_X41Y78         LUT6 (Prop_lut6_I2_O)        0.124    17.441 r  FSM_sequential_current_state[1]_i_6/O
                         net (fo=1, routed)           0.296    17.736    FSM_sequential_current_state[1]_i_6_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I2_O)        0.124    17.860 r  FSM_sequential_current_state[1]_i_2/O
                         net (fo=1, routed)           0.430    18.290    FSM_sequential_current_state[1]_i_2_n_0
    SLICE_X42Y76         LUT6 (Prop_lut6_I2_O)        0.124    18.414 r  FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000    18.414    FSM_sequential_current_state[1]_i_1_n_0
    SLICE_X42Y76         FDRE                                         r  FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.422    14.763    CLK_IBUF_BUFG
    SLICE_X42Y76         FDRE                                         r  FSM_sequential_current_state_reg[1]/C
                         clock pessimism              0.258    15.021    
                         clock uncertainty           -0.035    14.986    
    SLICE_X42Y76         FDRE (Setup_fdre_C_D)        0.079    15.065    FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                         -18.414    
  -------------------------------------------------------------------
                         slack                                 -3.349    

Slack (VIOLATED) :        -2.218ns  (required time - arrival time)
  Source:                 ball_x_pos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.219ns  (logic 3.630ns (29.709%)  route 8.589ns (70.291%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.542     5.063    CLK_IBUF_BUFG
    SLICE_X38Y68         FDRE                                         r  ball_x_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.518     5.581 r  ball_x_pos_reg[2]/Q
                         net (fo=31, routed)          0.813     6.394    ball_x_pos_reg[2]
    SLICE_X36Y68         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.901 r  brick_state_reg[43]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.901    brick_state_reg[43]_i_11_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.140 f  brick_state_reg[19]_i_10/O[2]
                         net (fo=1, routed)           1.105     8.245    current_state6[7]
    SLICE_X38Y71         LUT6 (Prop_lut6_I1_O)        0.302     8.547 f  brick_state[19]_i_11/O
                         net (fo=16, routed)          0.691     9.238    brick_state[19]_i_11_n_0
    SLICE_X36Y71         LUT2 (Prop_lut2_I1_O)        0.152     9.390 f  brick_state[129]_i_27/O
                         net (fo=7, routed)           0.699    10.090    brick_state[129]_i_27_n_0
    SLICE_X37Y73         LUT6 (Prop_lut6_I0_O)        0.332    10.422 r  brick_state[69]_i_9/O
                         net (fo=15, routed)          1.284    11.706    brick_state[69]_i_9_n_0
    SLICE_X51Y73         LUT3 (Prop_lut3_I0_O)        0.118    11.824 r  brick_state[60]_i_7/O
                         net (fo=6, routed)           0.960    12.784    brick_state[60]_i_7_n_0
    SLICE_X46Y74         LUT6 (Prop_lut6_I0_O)        0.326    13.110 r  FSM_sequential_current_state[2]_i_491/O
                         net (fo=1, routed)           0.871    13.981    FSM_sequential_current_state[2]_i_491_n_0
    SLICE_X46Y75         LUT6 (Prop_lut6_I5_O)        0.124    14.105 r  FSM_sequential_current_state[2]_i_397/O
                         net (fo=1, routed)           0.523    14.628    FSM_sequential_current_state[2]_i_397_n_0
    SLICE_X46Y74         LUT6 (Prop_lut6_I5_O)        0.124    14.752 r  FSM_sequential_current_state[2]_i_233/O
                         net (fo=1, routed)           0.471    15.222    FSM_sequential_current_state[2]_i_233_n_0
    SLICE_X46Y75         LUT6 (Prop_lut6_I4_O)        0.124    15.346 r  FSM_sequential_current_state[2]_i_88/O
                         net (fo=1, routed)           0.297    15.644    FSM_sequential_current_state[2]_i_88_n_0
    SLICE_X47Y77         LUT5 (Prop_lut5_I4_O)        0.124    15.768 r  FSM_sequential_current_state[2]_i_24/O
                         net (fo=1, routed)           0.414    16.181    FSM_sequential_current_state[2]_i_24_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I1_O)        0.124    16.305 r  FSM_sequential_current_state[2]_i_7/O
                         net (fo=1, routed)           0.000    16.305    FSM_sequential_current_state[2]_i_7_n_0
    SLICE_X43Y77         MUXF7 (Prop_muxf7_I1_O)      0.217    16.522 r  FSM_sequential_current_state_reg[2]_i_2/O
                         net (fo=3, routed)           0.460    16.982    FSM_sequential_current_state_reg[2]_i_2_n_0
    SLICE_X42Y77         LUT4 (Prop_lut4_I1_O)        0.299    17.281 r  FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000    17.281    FSM_sequential_current_state[0]_i_1_n_0
    SLICE_X42Y77         FDRE                                         r  FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.423    14.764    CLK_IBUF_BUFG
    SLICE_X42Y77         FDRE                                         r  FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.258    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X42Y77         FDRE (Setup_fdre_C_D)        0.077    15.064    FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                         -17.281    
  -------------------------------------------------------------------
                         slack                                 -2.218    

Slack (MET) :             0.020ns  (required time - arrival time)
  Source:                 board_x_curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brick_state_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.928ns  (logic 3.226ns (32.495%)  route 6.702ns (67.505%))
  Logic Levels:           12  (CARRY4=6 LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.554     5.075    CLK_IBUF_BUFG
    SLICE_X41Y55         FDRE                                         r  board_x_curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  board_x_curr_reg[2]/Q
                         net (fo=15, routed)          0.623     6.154    board_x_curr_reg_n_0_[2]
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.791 r  pixel_data_reg[4]_i_108/CO[3]
                         net (fo=1, routed)           0.000     6.791    pixel_data_reg[4]_i_108_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.908 r  pixel_data_reg[4]_i_66/CO[3]
                         net (fo=1, routed)           0.000     6.908    pixel_data_reg[4]_i_66_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.231 r  pixel_data_reg[4]_i_22/O[1]
                         net (fo=3, routed)           0.624     7.855    pixel_data_reg[4]_i_22_n_6
    SLICE_X38Y60         LUT4 (Prop_lut4_I0_O)        0.306     8.161 r  brick_state[120]_i_40/O
                         net (fo=1, routed)           0.000     8.161    brick_state[120]_i_40_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.694 r  brick_state_reg[120]_i_28/CO[3]
                         net (fo=1, routed)           0.000     8.694    brick_state_reg[120]_i_28_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.811 r  brick_state_reg[120]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.811    brick_state_reg[120]_i_21_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.928 r  brick_state_reg[120]_i_19/CO[3]
                         net (fo=1, routed)           0.868     9.796    paddle_collision21295_in
    SLICE_X35Y61         LUT6 (Prop_lut6_I3_O)        0.124     9.920 r  brick_state[120]_i_12/O
                         net (fo=6, routed)           1.078    10.998    brick_state[120]_i_12_n_0
    SLICE_X37Y75         LUT2 (Prop_lut2_I1_O)        0.124    11.122 f  brick_state[120]_i_6/O
                         net (fo=50, routed)          0.742    11.864    brick_state[120]_i_6_n_0
    SLICE_X30Y80         LUT2 (Prop_lut2_I0_O)        0.124    11.988 f  brick_state[107]_i_3/O
                         net (fo=83, routed)          0.825    12.813    brick_state[107]_i_3_n_0
    SLICE_X29Y75         LUT6 (Prop_lut6_I5_O)        0.124    12.937 r  brick_state[129]_i_5/O
                         net (fo=42, routed)          1.942    14.878    brick_state[129]_i_5_n_0
    SLICE_X45Y67         LUT6 (Prop_lut6_I3_O)        0.124    15.002 r  brick_state[45]_i_1/O
                         net (fo=1, routed)           0.000    15.002    brick_state[45]_i_1_n_0
    SLICE_X45Y67         FDRE                                         r  brick_state_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.430    14.771    CLK_IBUF_BUFG
    SLICE_X45Y67         FDRE                                         r  brick_state_reg[45]/C
                         clock pessimism              0.258    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X45Y67         FDRE (Setup_fdre_C_D)        0.029    15.023    brick_state_reg[45]
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                         -15.002    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.030ns  (required time - arrival time)
  Source:                 board_x_curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brick_state_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.898ns  (logic 3.226ns (32.594%)  route 6.672ns (67.406%))
  Logic Levels:           12  (CARRY4=6 LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.554     5.075    CLK_IBUF_BUFG
    SLICE_X41Y55         FDRE                                         r  board_x_curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  board_x_curr_reg[2]/Q
                         net (fo=15, routed)          0.623     6.154    board_x_curr_reg_n_0_[2]
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.791 r  pixel_data_reg[4]_i_108/CO[3]
                         net (fo=1, routed)           0.000     6.791    pixel_data_reg[4]_i_108_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.908 r  pixel_data_reg[4]_i_66/CO[3]
                         net (fo=1, routed)           0.000     6.908    pixel_data_reg[4]_i_66_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.231 r  pixel_data_reg[4]_i_22/O[1]
                         net (fo=3, routed)           0.624     7.855    pixel_data_reg[4]_i_22_n_6
    SLICE_X38Y60         LUT4 (Prop_lut4_I0_O)        0.306     8.161 r  brick_state[120]_i_40/O
                         net (fo=1, routed)           0.000     8.161    brick_state[120]_i_40_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.694 r  brick_state_reg[120]_i_28/CO[3]
                         net (fo=1, routed)           0.000     8.694    brick_state_reg[120]_i_28_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.811 r  brick_state_reg[120]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.811    brick_state_reg[120]_i_21_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.928 r  brick_state_reg[120]_i_19/CO[3]
                         net (fo=1, routed)           0.868     9.796    paddle_collision21295_in
    SLICE_X35Y61         LUT6 (Prop_lut6_I3_O)        0.124     9.920 r  brick_state[120]_i_12/O
                         net (fo=6, routed)           1.078    10.998    brick_state[120]_i_12_n_0
    SLICE_X37Y75         LUT2 (Prop_lut2_I1_O)        0.124    11.122 f  brick_state[120]_i_6/O
                         net (fo=50, routed)          0.953    12.075    brick_state[120]_i_6_n_0
    SLICE_X50Y76         LUT2 (Prop_lut2_I0_O)        0.124    12.199 f  brick_state[62]_i_5/O
                         net (fo=44, routed)          1.887    14.086    brick_state[62]_i_5_n_0
    SLICE_X34Y64         LUT6 (Prop_lut6_I1_O)        0.124    14.210 f  brick_state[19]_i_4/O
                         net (fo=1, routed)           0.638    14.848    brick_state[19]_i_4_n_0
    SLICE_X34Y64         LUT5 (Prop_lut5_I4_O)        0.124    14.972 r  brick_state[19]_i_1/O
                         net (fo=1, routed)           0.000    14.972    brick_state[19]_i_1_n_0
    SLICE_X34Y64         FDRE                                         r  brick_state_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.429    14.770    CLK_IBUF_BUFG
    SLICE_X34Y64         FDRE                                         r  brick_state_reg[19]/C
                         clock pessimism              0.187    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X34Y64         FDRE (Setup_fdre_C_D)        0.081    15.002    brick_state_reg[19]
  -------------------------------------------------------------------
                         required time                         15.002    
                         arrival time                         -14.972    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.036ns  (required time - arrival time)
  Source:                 board_x_curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brick_state_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.910ns  (logic 3.226ns (32.553%)  route 6.684ns (67.447%))
  Logic Levels:           12  (CARRY4=6 LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.554     5.075    CLK_IBUF_BUFG
    SLICE_X41Y55         FDRE                                         r  board_x_curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  board_x_curr_reg[2]/Q
                         net (fo=15, routed)          0.623     6.154    board_x_curr_reg_n_0_[2]
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.791 r  pixel_data_reg[4]_i_108/CO[3]
                         net (fo=1, routed)           0.000     6.791    pixel_data_reg[4]_i_108_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.908 r  pixel_data_reg[4]_i_66/CO[3]
                         net (fo=1, routed)           0.000     6.908    pixel_data_reg[4]_i_66_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.231 r  pixel_data_reg[4]_i_22/O[1]
                         net (fo=3, routed)           0.624     7.855    pixel_data_reg[4]_i_22_n_6
    SLICE_X38Y60         LUT4 (Prop_lut4_I0_O)        0.306     8.161 r  brick_state[120]_i_40/O
                         net (fo=1, routed)           0.000     8.161    brick_state[120]_i_40_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.694 r  brick_state_reg[120]_i_28/CO[3]
                         net (fo=1, routed)           0.000     8.694    brick_state_reg[120]_i_28_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.811 r  brick_state_reg[120]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.811    brick_state_reg[120]_i_21_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.928 r  brick_state_reg[120]_i_19/CO[3]
                         net (fo=1, routed)           0.868     9.796    paddle_collision21295_in
    SLICE_X35Y61         LUT6 (Prop_lut6_I3_O)        0.124     9.920 r  brick_state[120]_i_12/O
                         net (fo=6, routed)           1.078    10.998    brick_state[120]_i_12_n_0
    SLICE_X37Y75         LUT2 (Prop_lut2_I1_O)        0.124    11.122 f  brick_state[120]_i_6/O
                         net (fo=50, routed)          0.742    11.864    brick_state[120]_i_6_n_0
    SLICE_X30Y80         LUT2 (Prop_lut2_I0_O)        0.124    11.988 f  brick_state[107]_i_3/O
                         net (fo=83, routed)          0.825    12.813    brick_state[107]_i_3_n_0
    SLICE_X29Y75         LUT6 (Prop_lut6_I5_O)        0.124    12.937 r  brick_state[129]_i_5/O
                         net (fo=42, routed)          1.924    14.861    brick_state[129]_i_5_n_0
    SLICE_X49Y73         LUT6 (Prop_lut6_I3_O)        0.124    14.985 r  brick_state[64]_i_1/O
                         net (fo=1, routed)           0.000    14.985    brick_state[64]_i_1_n_0
    SLICE_X49Y73         FDRE                                         r  brick_state_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.426    14.767    CLK_IBUF_BUFG
    SLICE_X49Y73         FDRE                                         r  brick_state_reg[64]/C
                         clock pessimism              0.258    15.025    
                         clock uncertainty           -0.035    14.990    
    SLICE_X49Y73         FDRE (Setup_fdre_C_D)        0.031    15.021    brick_state_reg[64]
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                         -14.985    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.093ns  (required time - arrival time)
  Source:                 board_x_curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brick_state_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.784ns  (logic 3.350ns (34.241%)  route 6.434ns (65.759%))
  Logic Levels:           13  (CARRY4=6 LUT2=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.554     5.075    CLK_IBUF_BUFG
    SLICE_X41Y55         FDRE                                         r  board_x_curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  board_x_curr_reg[2]/Q
                         net (fo=15, routed)          0.623     6.154    board_x_curr_reg_n_0_[2]
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.791 r  pixel_data_reg[4]_i_108/CO[3]
                         net (fo=1, routed)           0.000     6.791    pixel_data_reg[4]_i_108_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.908 r  pixel_data_reg[4]_i_66/CO[3]
                         net (fo=1, routed)           0.000     6.908    pixel_data_reg[4]_i_66_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.231 r  pixel_data_reg[4]_i_22/O[1]
                         net (fo=3, routed)           0.624     7.855    pixel_data_reg[4]_i_22_n_6
    SLICE_X38Y60         LUT4 (Prop_lut4_I0_O)        0.306     8.161 r  brick_state[120]_i_40/O
                         net (fo=1, routed)           0.000     8.161    brick_state[120]_i_40_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.694 r  brick_state_reg[120]_i_28/CO[3]
                         net (fo=1, routed)           0.000     8.694    brick_state_reg[120]_i_28_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.811 r  brick_state_reg[120]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.811    brick_state_reg[120]_i_21_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.928 r  brick_state_reg[120]_i_19/CO[3]
                         net (fo=1, routed)           0.868     9.796    paddle_collision21295_in
    SLICE_X35Y61         LUT6 (Prop_lut6_I3_O)        0.124     9.920 r  brick_state[120]_i_12/O
                         net (fo=6, routed)           1.078    10.998    brick_state[120]_i_12_n_0
    SLICE_X37Y75         LUT2 (Prop_lut2_I1_O)        0.124    11.122 f  brick_state[120]_i_6/O
                         net (fo=50, routed)          0.742    11.864    brick_state[120]_i_6_n_0
    SLICE_X30Y80         LUT2 (Prop_lut2_I0_O)        0.124    11.988 f  brick_state[107]_i_3/O
                         net (fo=83, routed)          1.404    13.393    brick_state[107]_i_3_n_0
    SLICE_X32Y64         LUT5 (Prop_lut5_I4_O)        0.124    13.517 f  brick_state[18]_i_8/O
                         net (fo=1, routed)           0.650    14.166    brick_state[18]_i_8_n_0
    SLICE_X32Y64         LUT6 (Prop_lut6_I5_O)        0.124    14.290 f  brick_state[18]_i_3/O
                         net (fo=1, routed)           0.444    14.734    brick_state[18]_i_3_n_0
    SLICE_X32Y64         LUT2 (Prop_lut2_I1_O)        0.124    14.858 r  brick_state[18]_i_1/O
                         net (fo=1, routed)           0.000    14.858    brick_state[18]_i_1_n_0
    SLICE_X32Y64         FDRE                                         r  brick_state_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.430    14.771    CLK_IBUF_BUFG
    SLICE_X32Y64         FDRE                                         r  brick_state_reg[18]/C
                         clock pessimism              0.187    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X32Y64         FDRE (Setup_fdre_C_D)        0.029    14.951    brick_state_reg[18]
  -------------------------------------------------------------------
                         required time                         14.951    
                         arrival time                         -14.858    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.110ns  (required time - arrival time)
  Source:                 board_x_curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brick_state_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.842ns  (logic 3.350ns (34.037%)  route 6.492ns (65.963%))
  Logic Levels:           13  (CARRY4=6 LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.554     5.075    CLK_IBUF_BUFG
    SLICE_X41Y55         FDRE                                         r  board_x_curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  board_x_curr_reg[2]/Q
                         net (fo=15, routed)          0.623     6.154    board_x_curr_reg_n_0_[2]
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.791 r  pixel_data_reg[4]_i_108/CO[3]
                         net (fo=1, routed)           0.000     6.791    pixel_data_reg[4]_i_108_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.908 r  pixel_data_reg[4]_i_66/CO[3]
                         net (fo=1, routed)           0.000     6.908    pixel_data_reg[4]_i_66_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.231 r  pixel_data_reg[4]_i_22/O[1]
                         net (fo=3, routed)           0.624     7.855    pixel_data_reg[4]_i_22_n_6
    SLICE_X38Y60         LUT4 (Prop_lut4_I0_O)        0.306     8.161 r  brick_state[120]_i_40/O
                         net (fo=1, routed)           0.000     8.161    brick_state[120]_i_40_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.694 r  brick_state_reg[120]_i_28/CO[3]
                         net (fo=1, routed)           0.000     8.694    brick_state_reg[120]_i_28_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.811 r  brick_state_reg[120]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.811    brick_state_reg[120]_i_21_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.928 r  brick_state_reg[120]_i_19/CO[3]
                         net (fo=1, routed)           0.868     9.796    paddle_collision21295_in
    SLICE_X35Y61         LUT6 (Prop_lut6_I3_O)        0.124     9.920 r  brick_state[120]_i_12/O
                         net (fo=6, routed)           1.078    10.998    brick_state[120]_i_12_n_0
    SLICE_X37Y75         LUT2 (Prop_lut2_I1_O)        0.124    11.122 f  brick_state[120]_i_6/O
                         net (fo=50, routed)          0.742    11.864    brick_state[120]_i_6_n_0
    SLICE_X30Y80         LUT2 (Prop_lut2_I0_O)        0.124    11.988 f  brick_state[107]_i_3/O
                         net (fo=83, routed)          2.115    14.104    brick_state[107]_i_3_n_0
    SLICE_X47Y65         LUT6 (Prop_lut6_I2_O)        0.124    14.228 r  brick_state[37]_i_12/O
                         net (fo=1, routed)           0.149    14.377    brick_state[37]_i_12_n_0
    SLICE_X47Y65         LUT6 (Prop_lut6_I5_O)        0.124    14.501 f  brick_state[37]_i_5/O
                         net (fo=1, routed)           0.292    14.793    brick_state[37]_i_5_n_0
    SLICE_X47Y64         LUT6 (Prop_lut6_I5_O)        0.124    14.917 r  brick_state[37]_i_1/O
                         net (fo=1, routed)           0.000    14.917    brick_state[37]_i_1_n_0
    SLICE_X47Y64         FDRE                                         r  brick_state_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.433    14.774    CLK_IBUF_BUFG
    SLICE_X47Y64         FDRE                                         r  brick_state_reg[37]/C
                         clock pessimism              0.258    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X47Y64         FDRE (Setup_fdre_C_D)        0.031    15.028    brick_state_reg[37]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -14.917    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.141ns  (required time - arrival time)
  Source:                 board_x_curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brick_state_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.804ns  (logic 3.226ns (32.904%)  route 6.578ns (67.096%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.554     5.075    CLK_IBUF_BUFG
    SLICE_X41Y55         FDRE                                         r  board_x_curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  board_x_curr_reg[2]/Q
                         net (fo=15, routed)          0.623     6.154    board_x_curr_reg_n_0_[2]
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.791 r  pixel_data_reg[4]_i_108/CO[3]
                         net (fo=1, routed)           0.000     6.791    pixel_data_reg[4]_i_108_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.908 r  pixel_data_reg[4]_i_66/CO[3]
                         net (fo=1, routed)           0.000     6.908    pixel_data_reg[4]_i_66_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.231 r  pixel_data_reg[4]_i_22/O[1]
                         net (fo=3, routed)           0.624     7.855    pixel_data_reg[4]_i_22_n_6
    SLICE_X38Y60         LUT4 (Prop_lut4_I0_O)        0.306     8.161 r  brick_state[120]_i_40/O
                         net (fo=1, routed)           0.000     8.161    brick_state[120]_i_40_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.694 r  brick_state_reg[120]_i_28/CO[3]
                         net (fo=1, routed)           0.000     8.694    brick_state_reg[120]_i_28_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.811 r  brick_state_reg[120]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.811    brick_state_reg[120]_i_21_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.928 r  brick_state_reg[120]_i_19/CO[3]
                         net (fo=1, routed)           0.868     9.796    paddle_collision21295_in
    SLICE_X35Y61         LUT6 (Prop_lut6_I3_O)        0.124     9.920 r  brick_state[120]_i_12/O
                         net (fo=6, routed)           1.078    10.998    brick_state[120]_i_12_n_0
    SLICE_X37Y75         LUT2 (Prop_lut2_I1_O)        0.124    11.122 f  brick_state[120]_i_6/O
                         net (fo=50, routed)          0.752    11.874    brick_state[120]_i_6_n_0
    SLICE_X30Y74         LUT6 (Prop_lut6_I0_O)        0.124    11.998 r  brick_state[129]_i_8/O
                         net (fo=130, routed)         1.521    13.519    brick_state[129]_i_8_n_0
    SLICE_X46Y66         LUT6 (Prop_lut6_I2_O)        0.124    13.643 r  brick_state[39]_i_2/O
                         net (fo=1, routed)           1.112    14.755    brick_state[39]_i_2_n_0
    SLICE_X47Y68         LUT4 (Prop_lut4_I0_O)        0.124    14.879 r  brick_state[39]_i_1/O
                         net (fo=1, routed)           0.000    14.879    brick_state[39]_i_1_n_0
    SLICE_X47Y68         FDRE                                         r  brick_state_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.428    14.769    CLK_IBUF_BUFG
    SLICE_X47Y68         FDRE                                         r  brick_state_reg[39]/C
                         clock pessimism              0.258    15.027    
                         clock uncertainty           -0.035    14.992    
    SLICE_X47Y68         FDRE (Setup_fdre_C_D)        0.029    15.021    brick_state_reg[39]
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                         -14.879    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.203ns  (required time - arrival time)
  Source:                 board_x_curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brick_state_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.798ns  (logic 3.226ns (32.925%)  route 6.572ns (67.075%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.554     5.075    CLK_IBUF_BUFG
    SLICE_X41Y55         FDRE                                         r  board_x_curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  board_x_curr_reg[2]/Q
                         net (fo=15, routed)          0.623     6.154    board_x_curr_reg_n_0_[2]
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.791 r  pixel_data_reg[4]_i_108/CO[3]
                         net (fo=1, routed)           0.000     6.791    pixel_data_reg[4]_i_108_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.908 r  pixel_data_reg[4]_i_66/CO[3]
                         net (fo=1, routed)           0.000     6.908    pixel_data_reg[4]_i_66_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.231 r  pixel_data_reg[4]_i_22/O[1]
                         net (fo=3, routed)           0.624     7.855    pixel_data_reg[4]_i_22_n_6
    SLICE_X38Y60         LUT4 (Prop_lut4_I0_O)        0.306     8.161 r  brick_state[120]_i_40/O
                         net (fo=1, routed)           0.000     8.161    brick_state[120]_i_40_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.694 r  brick_state_reg[120]_i_28/CO[3]
                         net (fo=1, routed)           0.000     8.694    brick_state_reg[120]_i_28_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.811 r  brick_state_reg[120]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.811    brick_state_reg[120]_i_21_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.928 r  brick_state_reg[120]_i_19/CO[3]
                         net (fo=1, routed)           0.868     9.796    paddle_collision21295_in
    SLICE_X35Y61         LUT6 (Prop_lut6_I3_O)        0.124     9.920 r  brick_state[120]_i_12/O
                         net (fo=6, routed)           1.078    10.998    brick_state[120]_i_12_n_0
    SLICE_X37Y75         LUT2 (Prop_lut2_I1_O)        0.124    11.122 f  brick_state[120]_i_6/O
                         net (fo=50, routed)          0.752    11.874    brick_state[120]_i_6_n_0
    SLICE_X30Y74         LUT6 (Prop_lut6_I0_O)        0.124    11.998 r  brick_state[129]_i_8/O
                         net (fo=130, routed)         1.918    13.916    brick_state[129]_i_8_n_0
    SLICE_X48Y66         LUT6 (Prop_lut6_I2_O)        0.124    14.040 r  brick_state[42]_i_2/O
                         net (fo=1, routed)           0.709    14.749    brick_state[42]_i_2_n_0
    SLICE_X50Y69         LUT4 (Prop_lut4_I0_O)        0.124    14.873 r  brick_state[42]_i_1/O
                         net (fo=1, routed)           0.000    14.873    brick_state[42]_i_1_n_0
    SLICE_X50Y69         FDRE                                         r  brick_state_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=331, routed)         1.431    14.772    CLK_IBUF_BUFG
    SLICE_X50Y69         FDRE                                         r  brick_state_reg[42]/C
                         clock pessimism              0.258    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X50Y69         FDRE (Setup_fdre_C_D)        0.081    15.076    brick_state_reg[42]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                         -14.873    
  -------------------------------------------------------------------
                         slack                                  0.203    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 bounce_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.347ns (81.285%)  route 0.080ns (18.715%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.564     1.447    CLK_IBUF_BUFG
    SLICE_X41Y48         FDRE                                         r  bounce_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  bounce_counter_reg[7]/Q
                         net (fo=4, routed)           0.079     1.667    bounce_counter_reg[7]
    SLICE_X41Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.780 r  bounce_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.780    bounce_counter_reg[4]_i_1_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.819 r  bounce_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.820    bounce_counter_reg[8]_i_1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.874 r  bounce_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.874    bounce_counter_reg[12]_i_1_n_7
    SLICE_X41Y50         FDRE                                         r  bounce_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.832     1.959    CLK_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  bounce_counter_reg[12]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    bounce_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 bounce_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.358ns (81.755%)  route 0.080ns (18.245%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.564     1.447    CLK_IBUF_BUFG
    SLICE_X41Y48         FDRE                                         r  bounce_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  bounce_counter_reg[7]/Q
                         net (fo=4, routed)           0.079     1.667    bounce_counter_reg[7]
    SLICE_X41Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.780 r  bounce_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.780    bounce_counter_reg[4]_i_1_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.819 r  bounce_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.820    bounce_counter_reg[8]_i_1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.885 r  bounce_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.885    bounce_counter_reg[12]_i_1_n_5
    SLICE_X41Y50         FDRE                                         r  bounce_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.832     1.959    CLK_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  bounce_counter_reg[14]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    bounce_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 bounce_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.383ns (82.740%)  route 0.080ns (17.260%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.564     1.447    CLK_IBUF_BUFG
    SLICE_X41Y48         FDRE                                         r  bounce_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  bounce_counter_reg[7]/Q
                         net (fo=4, routed)           0.079     1.667    bounce_counter_reg[7]
    SLICE_X41Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.780 r  bounce_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.780    bounce_counter_reg[4]_i_1_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.819 r  bounce_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.820    bounce_counter_reg[8]_i_1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.910 r  bounce_counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.910    bounce_counter_reg[12]_i_1_n_6
    SLICE_X41Y50         FDRE                                         r  bounce_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.832     1.959    CLK_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  bounce_counter_reg[13]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    bounce_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 bounce_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.383ns (82.740%)  route 0.080ns (17.260%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.564     1.447    CLK_IBUF_BUFG
    SLICE_X41Y48         FDRE                                         r  bounce_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  bounce_counter_reg[7]/Q
                         net (fo=4, routed)           0.079     1.667    bounce_counter_reg[7]
    SLICE_X41Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.780 r  bounce_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.780    bounce_counter_reg[4]_i_1_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.819 r  bounce_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.820    bounce_counter_reg[8]_i_1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.910 r  bounce_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.910    bounce_counter_reg[12]_i_1_n_4
    SLICE_X41Y50         FDRE                                         r  bounce_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.832     1.959    CLK_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  bounce_counter_reg[15]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    bounce_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 bounce_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.386ns (82.852%)  route 0.080ns (17.148%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.564     1.447    CLK_IBUF_BUFG
    SLICE_X41Y48         FDRE                                         r  bounce_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  bounce_counter_reg[7]/Q
                         net (fo=4, routed)           0.079     1.667    bounce_counter_reg[7]
    SLICE_X41Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.780 r  bounce_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.780    bounce_counter_reg[4]_i_1_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.819 r  bounce_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.820    bounce_counter_reg[8]_i_1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.859 r  bounce_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.859    bounce_counter_reg[12]_i_1_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.913 r  bounce_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.913    bounce_counter_reg[16]_i_1_n_7
    SLICE_X41Y51         FDRE                                         r  bounce_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.832     1.959    CLK_IBUF_BUFG
    SLICE_X41Y51         FDRE                                         r  bounce_counter_reg[16]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X41Y51         FDRE (Hold_fdre_C_D)         0.105     1.820    bounce_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 bounce_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.397ns (83.247%)  route 0.080ns (16.753%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.564     1.447    CLK_IBUF_BUFG
    SLICE_X41Y48         FDRE                                         r  bounce_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  bounce_counter_reg[7]/Q
                         net (fo=4, routed)           0.079     1.667    bounce_counter_reg[7]
    SLICE_X41Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.780 r  bounce_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.780    bounce_counter_reg[4]_i_1_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.819 r  bounce_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.820    bounce_counter_reg[8]_i_1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.859 r  bounce_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.859    bounce_counter_reg[12]_i_1_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.924 r  bounce_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.924    bounce_counter_reg[16]_i_1_n_5
    SLICE_X41Y51         FDRE                                         r  bounce_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.832     1.959    CLK_IBUF_BUFG
    SLICE_X41Y51         FDRE                                         r  bounce_counter_reg[18]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X41Y51         FDRE (Hold_fdre_C_D)         0.105     1.820    bounce_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 reset_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.564     1.447    CLK_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  reset_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  reset_counter_reg[12]/Q
                         net (fo=2, routed)           0.120     1.708    reset_counter_reg_n_0_[12]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  reset_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.869    reset_counter_reg[12]_i_1_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.923 r  reset_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.923    data0[13]
    SLICE_X31Y50         FDRE                                         r  reset_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.830     1.958    CLK_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  reset_counter_reg[13]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    reset_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 reset_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.564     1.447    CLK_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  reset_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  reset_counter_reg[12]/Q
                         net (fo=2, routed)           0.120     1.708    reset_counter_reg_n_0_[12]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  reset_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.869    reset_counter_reg[12]_i_1_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.934 r  reset_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.934    data0[15]
    SLICE_X31Y50         FDRE                                         r  reset_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.830     1.958    CLK_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  reset_counter_reg[15]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    reset_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.311ns (62.136%)  route 0.190ns (37.864%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.562     1.445    CLK_IBUF_BUFG
    SLICE_X30Y51         FDRE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y51         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  reset_counter_reg[0]/Q
                         net (fo=3, routed)           0.190     1.799    reset_counter_reg_n_0_[0]
    SLICE_X31Y47         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147     1.946 r  reset_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.946    data0[1]
    SLICE_X31Y47         FDRE                                         r  reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.833     1.960    CLK_IBUF_BUFG
    SLICE_X31Y47         FDRE                                         r  reset_counter_reg[1]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X31Y47         FDRE (Hold_fdre_C_D)         0.105     1.821    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 bounce_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.422ns (84.082%)  route 0.080ns (15.918%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.564     1.447    CLK_IBUF_BUFG
    SLICE_X41Y48         FDRE                                         r  bounce_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  bounce_counter_reg[7]/Q
                         net (fo=4, routed)           0.079     1.667    bounce_counter_reg[7]
    SLICE_X41Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.780 r  bounce_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.780    bounce_counter_reg[4]_i_1_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.819 r  bounce_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.820    bounce_counter_reg[8]_i_1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.859 r  bounce_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.859    bounce_counter_reg[12]_i_1_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.949 r  bounce_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.949    bounce_counter_reg[16]_i_1_n_6
    SLICE_X41Y51         FDRE                                         r  bounce_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=331, routed)         0.832     1.959    CLK_IBUF_BUFG
    SLICE_X41Y51         FDRE                                         r  bounce_counter_reg[17]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X41Y51         FDRE (Hold_fdre_C_D)         0.105     1.820    bounce_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.129    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y78   brick_state_reg[121]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y81   brick_state_reg[122]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y81   brick_state_reg[123]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y77   brick_state_reg[124]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y79   brick_state_reg[125]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y79   brick_state_reg[126]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y78   brick_state_reg[127]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y79   brick_state_reg[128]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y77   brick_state_reg[129]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y81   brick_state_reg[122]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y81   brick_state_reg[123]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y79   brick_state_reg[125]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y79   brick_state_reg[126]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y79   brick_state_reg[128]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y69   brick_state_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y70   brick_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y68   brick_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y70   brick_state_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y71   brick_state_reg[54]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y77   brick_state_reg[124]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y77   brick_state_reg[124]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y77   brick_state_reg[129]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y77   brick_state_reg[129]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y65   brick_state_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y77   FSM_sequential_current_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y77   FSM_sequential_current_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y76   FSM_sequential_current_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y56   board_x_curr_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y55   board_x_curr_reg[10]/C



