simSeconds 0.054732190536
simTicks 54732182004.117004
finalTick 93202483800450.92
simFreq 999999000000.0
hostSeconds 181.08734213
hostTickRate 313219863.4031509
hostMemory 52594324.167572
simInsts 109999908.87200701
simOps 116152411.31985699
hostInstRate 631740.292576
hostOpRate 666681.5298980001
system.clk_domain.clock 999.9990000000001
system.cpu_clk_domain.clock 499.99950000000007
system.cpu_voltage_domain.voltage 0.9999990000000003
system.l2.demandHits::switch_cpus.inst 805358.34771
system.l2.demandHits::switch_cpus.data 515936.47462100006
system.l2.demandHits::total 1321294.822331
system.l2.overallHits::switch_cpus.inst 805358.34771
system.l2.overallHits::switch_cpus.data 515936.47462100006
system.l2.overallHits::total 1321294.822331
system.l2.demandMisses::cpu.inst 2.355261
system.l2.demandMisses::cpu.data 3.1392140000000004
system.l2.demandMisses::switch_cpus.inst 1086.778526
system.l2.demandMisses::switch_cpus.data 78128.23292000001
system.l2.demandMisses::total 79215.01144599999
system.l2.overallMisses::cpu.inst 2.355261
system.l2.overallMisses::cpu.data 3.1392140000000004
system.l2.overallMisses::switch_cpus.inst 1086.778526
system.l2.overallMisses::switch_cpus.data 78128.23292000001
system.l2.overallMisses::total 79215.01144599999
system.l2.demandMissLatency::switch_cpus.inst 88020170.19049999
system.l2.demandMissLatency::switch_cpus.data 6486329124.023
system.l2.demandMissLatency::total 6574349294.213501
system.l2.overallMissLatency::switch_cpus.inst 88020170.19049999
system.l2.overallMissLatency::switch_cpus.data 6486329124.023
system.l2.overallMissLatency::total 6574349294.213501
system.l2.demandAccesses::cpu.inst 2.355261
system.l2.demandAccesses::cpu.data 3.1392140000000004
system.l2.demandAccesses::switch_cpus.inst 806445.126236
system.l2.demandAccesses::switch_cpus.data 594064.707541
system.l2.demandAccesses::total 1400509.8337770002
system.l2.overallAccesses::cpu.inst 2.355261
system.l2.overallAccesses::cpu.data 3.1392140000000004
system.l2.overallAccesses::switch_cpus.inst 806445.126236
system.l2.overallAccesses::switch_cpus.data 594064.707541
system.l2.overallAccesses::total 1400509.8337770002
system.l2.demandMissRate::cpu.inst 0.9999990000000003
system.l2.demandMissRate::cpu.data 0.9057710000000002
system.l2.demandMissRate::switch_cpus.inst 0.001275094561
system.l2.demandMissRate::switch_cpus.data 0.124525659126
system.l2.demandMissRate::total 0.05363263611
system.l2.overallMissRate::cpu.inst 0.9999990000000003
system.l2.overallMissRate::cpu.data 0.9057710000000002
system.l2.overallMissRate::switch_cpus.inst 0.001275094561
system.l2.overallMissRate::switch_cpus.data 0.124525659126
system.l2.overallMissRate::total 0.05363263611
system.l2.demandAvgMissLatency::switch_cpus.inst 80710.57414596152
system.l2.demandAvgMissLatency::switch_cpus.data 82628.1767835232
system.l2.demandAvgMissLatency::total 82600.52336256111
system.l2.overallAvgMissLatency::switch_cpus.inst 80710.57414596152
system.l2.overallAvgMissLatency::switch_cpus.data 82628.1767835232
system.l2.overallAvgMissLatency::total 82600.52336256111
system.l2.blockedCycles::no_mshrs 0.0
system.l2.blockedCycles::no_targets 0.0
system.l2.blockedCauses::no_mshrs 0.0
system.l2.blockedCauses::no_targets 0.0
system.l2.avgBlocked::no_mshrs 0.0
system.l2.avgBlocked::no_targets 0.0
system.l2.writebacks::writebacks 19487.692697999995
system.l2.writebacks::total 19487.692697999995
system.l2.demandMshrMisses::switch_cpus.inst 1086.778526
system.l2.demandMshrMisses::switch_cpus.data 78128.23292000001
system.l2.demandMshrMisses::total 79215.01144599999
system.l2.overallMshrMisses::switch_cpus.inst 1086.778526
system.l2.overallMshrMisses::switch_cpus.data 78128.23292000001
system.l2.overallMshrMisses::total 79215.01144599999
system.l2.demandMshrMissLatency::switch_cpus.inst 77152384.9305
system.l2.demandMshrMissLatency::switch_cpus.data 5705046516.813
system.l2.demandMshrMissLatency::total 5782198901.743501
system.l2.overallMshrMissLatency::switch_cpus.inst 77152384.9305
system.l2.overallMshrMissLatency::switch_cpus.data 5705046516.813
system.l2.overallMshrMissLatency::total 5782198901.743501
system.l2.demandMshrMissRate::switch_cpus.inst 0.001275094561
system.l2.demandMshrMissRate::switch_cpus.data 0.124525659126
system.l2.demandMshrMissRate::total 0.05363263611
system.l2.overallMshrMissRate::switch_cpus.inst 0.001275094561
system.l2.overallMshrMissRate::switch_cpus.data 0.124525659126
system.l2.overallMshrMissRate::total 0.05363263611
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 70710.58414596152
system.l2.demandAvgMshrMissLatency::switch_cpus.data 72628.18176410825
system.l2.demandAvgMshrMissLatency::total 72600.52852379707
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 70710.58414596152
system.l2.overallAvgMshrMissLatency::switch_cpus.data 72628.18176410825
system.l2.overallAvgMshrMissLatency::total 72600.52852379707
system.l2.replacements 60293.35992500001
system.l2.InvalidateReq.hits::switch_cpus.data 26.268282
system.l2.InvalidateReq.hits::total 26.268282
system.l2.InvalidateReq.misses::switch_cpus.data 30.732268999999995
system.l2.InvalidateReq.misses::total 30.732268999999995
system.l2.InvalidateReq.accesses::switch_cpus.data 57.000551
system.l2.InvalidateReq.accesses::total 57.000551
system.l2.InvalidateReq.missRate::switch_cpus.data 0.28927652331
system.l2.InvalidateReq.missRate::total 0.28927652331
system.l2.InvalidateReq.mshrMisses::switch_cpus.data 30.732268999999995
system.l2.InvalidateReq.mshrMisses::total 30.732268999999995
system.l2.InvalidateReq.mshrMissLatency::switch_cpus.data 586528.041
system.l2.InvalidateReq.mshrMissLatency::total 586528.041
system.l2.InvalidateReq.mshrMissRate::switch_cpus.data 0.28927652331
system.l2.InvalidateReq.mshrMissRate::total 0.28927652331
system.l2.InvalidateReq.avgMshrMissLatency::switch_cpus.data 9551.372999316152
system.l2.InvalidateReq.avgMshrMissLatency::total 9551.372999316152
system.l2.ReadCleanReq.hits::switch_cpus.inst 805358.34771
system.l2.ReadCleanReq.hits::total 805358.34771
system.l2.ReadCleanReq.misses::cpu.inst 2.355261
system.l2.ReadCleanReq.misses::switch_cpus.inst 1086.778526
system.l2.ReadCleanReq.misses::total 1086.778526
system.l2.ReadCleanReq.missLatency::switch_cpus.inst 88020170.19049999
system.l2.ReadCleanReq.missLatency::total 88020170.19049999
system.l2.ReadCleanReq.accesses::cpu.inst 2.355261
system.l2.ReadCleanReq.accesses::switch_cpus.inst 806445.126236
system.l2.ReadCleanReq.accesses::total 806445.126236
system.l2.ReadCleanReq.missRate::cpu.inst 0.9999990000000003
system.l2.ReadCleanReq.missRate::switch_cpus.inst 0.001275094561
system.l2.ReadCleanReq.missRate::total 0.001275094561
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 80710.57414596152
system.l2.ReadCleanReq.avgMissLatency::total 80710.57414596152
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst 1086.778526
system.l2.ReadCleanReq.mshrMisses::total 1086.778526
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst 77152384.9305
system.l2.ReadCleanReq.mshrMissLatency::total 77152384.9305
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst 0.001275094561
system.l2.ReadCleanReq.mshrMissRate::total 0.001275094561
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 70710.58414596152
system.l2.ReadCleanReq.avgMshrMissLatency::total 70710.58414596152
system.l2.ReadExReq.hits::switch_cpus.data 100348.755725
system.l2.ReadExReq.hits::total 100348.755725
system.l2.ReadExReq.misses::switch_cpus.data 22809.31265
system.l2.ReadExReq.misses::total 22809.31265
system.l2.ReadExReq.missLatency::switch_cpus.data 1900019143.5569997
system.l2.ReadExReq.missLatency::total 1900019143.5569997
system.l2.ReadExReq.accesses::switch_cpus.data 123158.068375
system.l2.ReadExReq.accesses::total 123158.068375
system.l2.ReadExReq.missRate::switch_cpus.data 0.168028628207
system.l2.ReadExReq.missRate::total 0.168028628207
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 82000.23084539411
system.l2.ReadExReq.avgMissLatency::total 82000.23084539411
system.l2.ReadExReq.mshrMisses::switch_cpus.data 22809.31265
system.l2.ReadExReq.mshrMisses::total 22809.31265
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data 1671925739.0469997
system.l2.ReadExReq.mshrMissLatency::total 1671925739.0469997
system.l2.ReadExReq.mshrMissRate::switch_cpus.data 0.168028628207
system.l2.ReadExReq.mshrMissRate::total 0.168028628207
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 72000.22615918223
system.l2.ReadExReq.avgMshrMissLatency::total 72000.22615918223
system.l2.ReadSharedReq.hits::switch_cpus.data 415587.71889600006
system.l2.ReadSharedReq.hits::total 415587.71889600006
system.l2.ReadSharedReq.misses::cpu.data 2.809843
system.l2.ReadSharedReq.misses::switch_cpus.data 55318.92027
system.l2.ReadSharedReq.misses::total 55318.92027
system.l2.ReadSharedReq.missLatency::switch_cpus.data 4586309980.466
system.l2.ReadSharedReq.missLatency::total 4586309980.466
system.l2.ReadSharedReq.accesses::cpu.data 2.809843
system.l2.ReadSharedReq.accesses::switch_cpus.data 470906.63916600007
system.l2.ReadSharedReq.accesses::total 470906.63916600007
system.l2.ReadSharedReq.missRate::cpu.data 0.9057710000000002
system.l2.ReadSharedReq.missRate::switch_cpus.data 0.11178550304700001
system.l2.ReadSharedReq.missRate::total 0.11178550304700001
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 82796.9460507464
system.l2.ReadSharedReq.avgMissLatency::total 82796.9460507464
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data 55318.92027
system.l2.ReadSharedReq.mshrMisses::total 55318.92027
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data 4033120777.7659993
system.l2.ReadSharedReq.mshrMissLatency::total 4033120777.7659993
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data 0.11178550304700001
system.l2.ReadSharedReq.mshrMissRate::total 0.11178550304700001
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 72796.95605074642
system.l2.ReadSharedReq.avgMshrMissLatency::total 72796.95605074642
system.l2.WritebackClean.hits::writebacks 806444.50357
system.l2.WritebackClean.hits::total 806444.50357
system.l2.WritebackClean.accesses::writebacks 806444.50357
system.l2.WritebackClean.accesses::total 806444.50357
system.l2.WritebackDirty.hits::writebacks 195546.22317499996
system.l2.WritebackDirty.hits::total 195546.22317499996
system.l2.WritebackDirty.accesses::writebacks 195546.22317499996
system.l2.WritebackDirty.accesses::total 195546.22317499996
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 54732182004.117004
system.l2.tags.tagsInUse 28756.90799776129
system.l2.tags.totalRefs 3067171.6672509997
system.l2.tags.sampledRefs 92889.90383999998
system.l2.tags.avgRefs 39.53901369006801
system.l2.tags.warmupTick 0.0
system.l2.tags.occupancies::writebacks 138.130803645249
system.l2.tags.occupancies::cpu.inst 1.5802623434639995
system.l2.tags.occupancies::cpu.data 2.024112282139
system.l2.tags.occupancies::switch_cpus.inst 1898.851228370057
system.l2.tags.occupancies::switch_cpus.data 26716.6682445112
system.l2.tags.avgOccs::writebacks 0.004215442474999999
system.l2.tags.avgOccs::cpu.inst 4.8190892e-05
system.l2.tags.avgOccs::cpu.data 6.1785683e-05
system.l2.tags.avgOccs::switch_cpus.inst 0.057948419488
system.l2.tags.avgOccs::switch_cpus.data 0.815328036225
system.l2.tags.avgOccs::total 0.8775911780560001
system.l2.tags.occupanciesTaskId::1024 32570.275633000005
system.l2.tags.ageTaskId_1024::1 119.32808
system.l2.tags.ageTaskId_1024::2 890.9377029999999
system.l2.tags.ageTaskId_1024::3 9472.792875999998
system.l2.tags.ratioOccsTaskId::1024 0.9939659723040002
system.l2.tags.tagAccesses 22488556.866028003
system.l2.tags.dataAccesses 22488556.866028003
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 54732182004.117004
system.mem_ctrls.avgPriority_writebacks::samples 19487.692697999995
system.mem_ctrls.avgPriority_switch_cpus.inst::samples 1086.778526
system.mem_ctrls.avgPriority_switch_cpus.data::samples 78124.688785
system.mem_ctrls.priorityMinLatency 1.8749981249999997e-08
system.mem_ctrls.priorityMaxLatency 0.01043966234409075
system.mem_ctrls.numReadWriteTurnArounds 1191.60677
system.mem_ctrls.numWriteReadTurnArounds 1191.60677
system.mem_ctrls.numStayReadState 187715.299588
system.mem_ctrls.numStayWriteState 18298.016378999997
system.mem_ctrls.readReqs 79215.01144599999
system.mem_ctrls.writeReqs 19487.692697999995
system.mem_ctrls.readBursts 79215.01144599999
system.mem_ctrls.writeBursts 19487.692697999995
system.mem_ctrls.servicedByWrQ 3.544135
system.mem_ctrls.mergedWrBursts 0.0
system.mem_ctrls.neitherReadNorWriteReqs 0.0
system.mem_ctrls.avgRdQLen 1.42060999
system.mem_ctrls.avgWrQLen 21.368227830000002
system.mem_ctrls.numRdRetry 0.0
system.mem_ctrls.numWrRetry 0.0
system.mem_ctrls.readPktSize::0 0.0
system.mem_ctrls.readPktSize::1 0.0
system.mem_ctrls.readPktSize::2 0.0
system.mem_ctrls.readPktSize::3 0.0
system.mem_ctrls.readPktSize::4 0.0
system.mem_ctrls.readPktSize::5 0.0
system.mem_ctrls.readPktSize::6 79215.01144599999
system.mem_ctrls.writePktSize::0 0.0
system.mem_ctrls.writePktSize::1 0.0
system.mem_ctrls.writePktSize::2 0.0
system.mem_ctrls.writePktSize::3 0.0
system.mem_ctrls.writePktSize::4 0.0
system.mem_ctrls.writePktSize::5 0.0
system.mem_ctrls.writePktSize::6 19487.692697999995
system.mem_ctrls.rdQLenPdf::0 48135.23754999999
system.mem_ctrls.rdQLenPdf::1 21148.962289000003
system.mem_ctrls.rdQLenPdf::2 6350.827471
system.mem_ctrls.rdQLenPdf::3 3569.7961000000005
system.mem_ctrls.rdQLenPdf::4 6.281420999999999
system.mem_ctrls.rdQLenPdf::5 0.36248
system.mem_ctrls.rdQLenPdf::6 0.0
system.mem_ctrls.rdQLenPdf::7 0.0
system.mem_ctrls.rdQLenPdf::8 0.0
system.mem_ctrls.rdQLenPdf::9 0.0
system.mem_ctrls.rdQLenPdf::10 0.0
system.mem_ctrls.rdQLenPdf::11 0.0
system.mem_ctrls.rdQLenPdf::12 0.0
system.mem_ctrls.rdQLenPdf::13 0.0
system.mem_ctrls.rdQLenPdf::14 0.0
system.mem_ctrls.rdQLenPdf::15 0.0
system.mem_ctrls.rdQLenPdf::16 0.0
system.mem_ctrls.rdQLenPdf::17 0.0
system.mem_ctrls.rdQLenPdf::18 0.0
system.mem_ctrls.rdQLenPdf::19 0.0
system.mem_ctrls.rdQLenPdf::20 0.0
system.mem_ctrls.rdQLenPdf::21 0.0
system.mem_ctrls.rdQLenPdf::22 0.0
system.mem_ctrls.rdQLenPdf::23 0.0
system.mem_ctrls.rdQLenPdf::24 0.0
system.mem_ctrls.rdQLenPdf::25 0.0
system.mem_ctrls.rdQLenPdf::26 0.0
system.mem_ctrls.rdQLenPdf::27 0.0
system.mem_ctrls.rdQLenPdf::28 0.0
system.mem_ctrls.rdQLenPdf::29 0.0
system.mem_ctrls.rdQLenPdf::30 0.0
system.mem_ctrls.rdQLenPdf::31 0.0
system.mem_ctrls.wrQLenPdf::0 0.805814
system.mem_ctrls.wrQLenPdf::1 0.805814
system.mem_ctrls.wrQLenPdf::2 0.805814
system.mem_ctrls.wrQLenPdf::3 0.8953730000000002
system.mem_ctrls.wrQLenPdf::4 0.8953730000000002
system.mem_ctrls.wrQLenPdf::5 0.8953730000000002
system.mem_ctrls.wrQLenPdf::6 0.8953730000000002
system.mem_ctrls.wrQLenPdf::7 0.8953730000000002
system.mem_ctrls.wrQLenPdf::8 0.8953730000000002
system.mem_ctrls.wrQLenPdf::9 0.8953730000000002
system.mem_ctrls.wrQLenPdf::10 0.8953730000000002
system.mem_ctrls.wrQLenPdf::11 0.8953730000000002
system.mem_ctrls.wrQLenPdf::12 0.8953730000000002
system.mem_ctrls.wrQLenPdf::13 0.8953730000000002
system.mem_ctrls.wrQLenPdf::14 0.8953730000000002
system.mem_ctrls.wrQLenPdf::15 168.29021600000002
system.mem_ctrls.wrQLenPdf::16 174.66713099999998
system.mem_ctrls.wrQLenPdf::17 925.3056280000001
system.mem_ctrls.wrQLenPdf::18 1133.7631390000001
system.mem_ctrls.wrQLenPdf::19 1197.2300850000001
system.mem_ctrls.wrQLenPdf::20 1207.959721
system.mem_ctrls.wrQLenPdf::21 1210.019999
system.mem_ctrls.wrQLenPdf::22 1207.1547560000001
system.mem_ctrls.wrQLenPdf::23 1207.048643
system.mem_ctrls.wrQLenPdf::24 1207.7283930000003
system.mem_ctrls.wrQLenPdf::25 1214.433634
system.mem_ctrls.wrQLenPdf::26 1220.9421130000003
system.mem_ctrls.wrQLenPdf::27 1221.503872
system.mem_ctrls.wrQLenPdf::28 1238.953816
system.mem_ctrls.wrQLenPdf::29 1311.0122180000003
system.mem_ctrls.wrQLenPdf::30 1203.092995
system.mem_ctrls.wrQLenPdf::31 1230.0404789999998
system.mem_ctrls.wrQLenPdf::32 1192.915133
system.mem_ctrls.wrQLenPdf::33 2.1933409999999998
system.mem_ctrls.wrQLenPdf::34 0.275468
system.mem_ctrls.wrQLenPdf::35 0.0
system.mem_ctrls.wrQLenPdf::36 0.0
system.mem_ctrls.wrQLenPdf::37 0.0
system.mem_ctrls.wrQLenPdf::38 0.0
system.mem_ctrls.wrQLenPdf::39 0.0
system.mem_ctrls.wrQLenPdf::40 0.0
system.mem_ctrls.wrQLenPdf::41 0.0
system.mem_ctrls.wrQLenPdf::42 0.0
system.mem_ctrls.wrQLenPdf::43 0.0
system.mem_ctrls.wrQLenPdf::44 0.0
system.mem_ctrls.wrQLenPdf::45 0.0
system.mem_ctrls.wrQLenPdf::46 0.0
system.mem_ctrls.wrQLenPdf::47 0.0
system.mem_ctrls.wrQLenPdf::48 0.0
system.mem_ctrls.wrQLenPdf::49 0.0
system.mem_ctrls.wrQLenPdf::50 0.0
system.mem_ctrls.wrQLenPdf::51 0.0
system.mem_ctrls.wrQLenPdf::52 0.0
system.mem_ctrls.wrQLenPdf::53 0.0
system.mem_ctrls.wrQLenPdf::54 0.0
system.mem_ctrls.wrQLenPdf::55 0.0
system.mem_ctrls.wrQLenPdf::56 0.0
system.mem_ctrls.wrQLenPdf::57 0.0
system.mem_ctrls.wrQLenPdf::58 0.0
system.mem_ctrls.wrQLenPdf::59 0.0
system.mem_ctrls.wrQLenPdf::60 0.0
system.mem_ctrls.wrQLenPdf::61 0.0
system.mem_ctrls.wrQLenPdf::62 0.0
system.mem_ctrls.wrQLenPdf::63 0.0
system.mem_ctrls.bytesReadWrQ 226.82464
system.mem_ctrls.bytesReadSys 5069760.732543999
system.mem_ctrls.bytesWrittenSys 1247212.3326719997
system.mem_ctrls.avgRdBWSys 89437363.61312918
system.mem_ctrls.avgWrBWSys 21585617.892750602
system.mem_ctrls.totGap 54739140505.00599
system.mem_ctrls.avgGap 829169.6600891898
system.mem_ctrls.requestorReadBytes::switch_cpus.inst 69553.825664
system.mem_ctrls.requestorReadBytes::switch_cpus.data 4999980.08224
system.mem_ctrls.requestorReadRate::switch_cpus.inst 1206352.8070622785
system.mem_ctrls.requestorReadRate::switch_cpus.data 88226655.96562599
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst 1086.778526
system.mem_ctrls.requestorReadAccesses::switch_cpus.data 78128.23292000001
system.mem_ctrls.requestorWriteAccesses::writebacks 19487.692697999995
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst 32520462.949250005
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data 2487193861.4232497
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst 29668.437816199996
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data 31435.725726469995
system.mem_ctrls.requestorWriteAvgLat::writebacks 194641193.55688706
system.mem_ctrls.dram.bytesRead::cpu.inst 150.736704
system.mem_ctrls.dram.bytesRead::cpu.data 200.90969600000003
system.mem_ctrls.dram.bytesRead::switch_cpus.inst 69553.825664
system.mem_ctrls.dram.bytesRead::switch_cpus.data 5000206.906880001
system.mem_ctrls.dram.bytesRead::total 5069760.732543999
system.mem_ctrls.dram.bytesInstRead::cpu.inst 150.736704
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst 69553.825664
system.mem_ctrls.dram.bytesInstRead::total 69553.825664
system.mem_ctrls.dram.bytesWritten::writebacks 1247212.3326719997
system.mem_ctrls.dram.bytesWritten::total 1247212.3326719997
system.mem_ctrls.dram.numReads::cpu.inst 2.355261
system.mem_ctrls.dram.numReads::cpu.data 3.1392140000000004
system.mem_ctrls.dram.numReads::switch_cpus.inst 1086.778526
system.mem_ctrls.dram.numReads::switch_cpus.data 78128.23292000001
system.mem_ctrls.dram.numReads::total 79215.01144599999
system.mem_ctrls.dram.numWrites::writebacks 19487.692697999995
system.mem_ctrls.dram.numWrites::total 19487.692697999995
system.mem_ctrls.dram.bwRead::cpu.inst 26118.272469
system.mem_ctrls.dram.bwRead::cpu.data 35199.066109
system.mem_ctrls.dram.bwRead::switch_cpus.inst 1206352.664024
system.mem_ctrls.dram.bwRead::switch_cpus.data 88231010.88474901
system.mem_ctrls.dram.bwRead::total 89437363.67801602
system.mem_ctrls.dram.bwInstRead::cpu.inst 26118.272469
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst 1206352.664024
system.mem_ctrls.dram.bwInstRead::total 1206352.664024
system.mem_ctrls.dram.bwWrite::writebacks 21585617.814875998
system.mem_ctrls.dram.bwWrite::total 21585617.814875998
system.mem_ctrls.dram.bwTotal::writebacks 21585617.814875998
system.mem_ctrls.dram.bwTotal::cpu.inst 26118.272469
system.mem_ctrls.dram.bwTotal::cpu.data 35199.066109
system.mem_ctrls.dram.bwTotal::switch_cpus.inst 1206352.664024
system.mem_ctrls.dram.bwTotal::switch_cpus.data 88231010.88474901
system.mem_ctrls.dram.bwTotal::total 111022981.52939498
system.mem_ctrls.dram.readBursts 79211.467311
system.mem_ctrls.dram.writeBursts 19467.035437999995
system.mem_ctrls.dram.perBankRdBursts::0 4847.062353999999
system.mem_ctrls.dram.perBankRdBursts::1 4858.493671
system.mem_ctrls.dram.perBankRdBursts::2 4916.566865
system.mem_ctrls.dram.perBankRdBursts::3 4894.530221
system.mem_ctrls.dram.perBankRdBursts::4 5032.6937179999995
system.mem_ctrls.dram.perBankRdBursts::5 4995.12742
system.mem_ctrls.dram.perBankRdBursts::6 4924.186995
system.mem_ctrls.dram.perBankRdBursts::7 4899.3844899999995
system.mem_ctrls.dram.perBankRdBursts::8 4974.845188
system.mem_ctrls.dram.perBankRdBursts::9 4828.405046999999
system.mem_ctrls.dram.perBankRdBursts::10 4859.254172
system.mem_ctrls.dram.perBankRdBursts::11 4938.282636
system.mem_ctrls.dram.perBankRdBursts::12 5137.309619000001
system.mem_ctrls.dram.perBankRdBursts::13 5133.4429249999985
system.mem_ctrls.dram.perBankRdBursts::14 5039.137152
system.mem_ctrls.dram.perBankRdBursts::15 4932.7448380000005
system.mem_ctrls.dram.perBankWrBursts::0 1185.9018200000003
system.mem_ctrls.dram.perBankWrBursts::1 1170.09725
system.mem_ctrls.dram.perBankWrBursts::2 1177.4814460000002
system.mem_ctrls.dram.perBankWrBursts::3 1183.829497
system.mem_ctrls.dram.perBankWrBursts::4 1269.7090879999998
system.mem_ctrls.dram.perBankWrBursts::5 1233.0174379999999
system.mem_ctrls.dram.perBankWrBursts::6 1256.801334
system.mem_ctrls.dram.perBankWrBursts::7 1191.724723
system.mem_ctrls.dram.perBankWrBursts::8 1275.876255
system.mem_ctrls.dram.perBankWrBursts::9 1184.733002
system.mem_ctrls.dram.perBankWrBursts::10 1216.179774
system.mem_ctrls.dram.perBankWrBursts::11 1223.91208
system.mem_ctrls.dram.perBankWrBursts::12 1243.803931
system.mem_ctrls.dram.perBankWrBursts::13 1249.616679
system.mem_ctrls.dram.perBankWrBursts::14 1221.294225
system.mem_ctrls.dram.perBankWrBursts::15 1183.056896
system.mem_ctrls.dram.totQLat 1034499312.2912501
system.mem_ctrls.dram.totBusLat 396057336.555
system.mem_ctrls.dram.totMemAccLat 2519714324.3725004
system.mem_ctrls.dram.avgQLat 12662.127252469998
system.mem_ctrls.dram.avgBusLat 4999.995000000001
system.mem_ctrls.dram.avgMemAccLat 31412.108502469993
system.mem_ctrls.dram.readRowHits 57831.113538
system.mem_ctrls.dram.writeRowHits 12121.724552
system.mem_ctrls.dram.readRowHitRate 71.45002035
system.mem_ctrls.dram.writeRowHitRate 59.48288342000001
system.mem_ctrls.dram.bytesPerActivate::samples 28725.090596000002
system.mem_ctrls.dram.bytesPerActivate::mean 213.07819031585197
system.mem_ctrls.dram.bytesPerActivate::gmean 156.75480107232
system.mem_ctrls.dram.bytesPerActivate::stdev 193.582994232968
system.mem_ctrls.dram.bytesPerActivate::0-127 9102.886187
system.mem_ctrls.dram.bytesPerActivate::128-255 11455.363056999999
system.mem_ctrls.dram.bytesPerActivate::256-383 2802.919771
system.mem_ctrls.dram.bytesPerActivate::384-511 3295.053541
system.mem_ctrls.dram.bytesPerActivate::512-639 389.32054099999993
system.mem_ctrls.dram.bytesPerActivate::640-767 220.56192800000002
system.mem_ctrls.dram.bytesPerActivate::768-895 219.218063
system.mem_ctrls.dram.bytesPerActivate::896-1023 144.765176
system.mem_ctrls.dram.bytesPerActivate::1024-1151 1095.0023319999998
system.mem_ctrls.dram.bytesPerActivate::total 28725.090596000002
system.mem_ctrls.dram.dramBytesRead 5069533.907904
system.mem_ctrls.dram.dramBytesWritten 1245890.2680319997
system.mem_ctrls.dram.avgRdBW 89.43300883349502
system.mem_ctrls.dram.avgWrBW 21.561466759760997
system.mem_ctrls.dram.peakBW 12799.9872
system.mem_ctrls.dram.busUtil 0.8676152399999999
system.mem_ctrls.dram.busUtilRead 0.6986697499999999
system.mem_ctrls.dram.busUtilWrite 0.16893912
system.mem_ctrls.dram.pageHitRate 69.54045291
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 54732182004.117004
system.mem_ctrls.dram.rank0.actEnergy 101493360.53178
system.mem_ctrls.dram.rank0.preEnergy 53947728.30809999
system.mem_ctrls.dram.rank0.readEnergy 281087846.54076
system.mem_ctrls.dram.rank0.writeEnergy 50469896.75112
system.mem_ctrls.dram.rank0.refreshEnergy 4320485529.684481
system.mem_ctrls.dram.rank0.actBackEnergy 6459908185.660649
system.mem_ctrls.dram.rank0.preBackEnergy 15577235211.74784
system.mem_ctrls.dram.rank0.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank0.totalEnergy 26844627759.224728
system.mem_ctrls.dram.rank0.averagePower 489.749775877988
system.mem_ctrls.dram.rank0.totalIdleTime 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 40425912806.837746
system.mem_ctrls.dram.rank0.pwrStateTime::REF 1827616924.1840003
system.mem_ctrls.dram.rank0.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 12478652273.095251
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.dram.rank1.actEnergy 103607885.13348
system.mem_ctrls.dram.rank1.preEnergy 55063990.50372
system.mem_ctrls.dram.rank1.readEnergy 284482030.05978
system.mem_ctrls.dram.rank1.writeEnergy 51148028.235240005
system.mem_ctrls.dram.rank1.refreshEnergy 4320485529.684481
system.mem_ctrls.dram.rank1.actBackEnergy 6543703402.83588
system.mem_ctrls.dram.rank1.preBackEnergy 15506670818.33712
system.mem_ctrls.dram.rank1.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank1.totalEnergy 26865161684.789696
system.mem_ctrls.dram.rank1.averagePower 490.13722682311396
system.mem_ctrls.dram.rank1.totalIdleTime 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 40240503025.88249
system.mem_ctrls.dram.rank1.pwrStateTime::REF 1827616924.1840003
system.mem_ctrls.dram.rank1.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 12664062054.0505
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 54732182004.117004
system.membus.transDist::ReadResp 56405.69879599999
system.membus.transDist::WritebackDirty 19487.692697999995
system.membus.transDist::CleanEvict 40584.66801300001
system.membus.transDist::ReadExReq 22809.31265
system.membus.transDist::ReadExResp 22809.340451
system.membus.transDist::ReadSharedReq 56405.69879599999
system.membus.transDist::InvalidateReq 30.732268999999995
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port 218533.143673
system.membus.pktCount::total 218533.143673
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port 6316974.84448
system.membus.pktSize::total 6316974.84448
system.membus.snoops 0.0
system.membus.snoopTraffic 0.0
system.membus.snoopFanout::samples 79245.74371500002
system.membus.snoopFanout::mean 0.0
system.membus.snoopFanout::stdev 0.0
system.membus.snoopFanout::underflows 0.0
system.membus.snoopFanout::0 79245.74371500002
system.membus.snoopFanout::1 0.0
system.membus.snoopFanout::overflows 0.0
system.membus.snoopFanout::min_value 0.0
system.membus.snoopFanout::max_value 0.0
system.membus.snoopFanout::total 79245.74371500002
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 54732182004.117004
system.membus.reqLayer0.occupancy 233619542.6165
system.membus.reqLayer0.utilization 0.0
system.membus.respLayer1.occupancy 419767939.6642501
system.membus.respLayer1.utilization 0.0
system.membus.snoop_filter.totRequests 139318.104426
system.membus.snoop_filter.hitSingleRequests 60072.36071099999
system.membus.snoop_filter.hitMultiRequests 0.0
system.membus.snoop_filter.totSnoops 0.0
system.membus.snoop_filter.hitSingleSnoops 0.0
system.membus.snoop_filter.hitMultiSnoops 0.0
system.switch_cpus.numCycles 109464364.042826
system.switch_cpus.cpi 1.0943136557480002
system.switch_cpus.ipc 0.918848283964
system.switch_cpus.numWorkItemsStarted 0.0
system.switch_cpus.numWorkItemsCompleted 0.0
system.switch_cpus.instsAdded 107006266.60444398
system.switch_cpus.instsIssued 107287868.37821801
system.switch_cpus.squashedInstsIssued 717.5568300000001
system.switch_cpus.squashedInstsExamined 1434162.8696640003
system.switch_cpus.squashedOperandsExamined 910273.5647
system.switch_cpus.numIssuedDist::samples 106001105.512195
system.switch_cpus.numIssuedDist::mean 1.016418393485
system.switch_cpus.numIssuedDist::stdev 1.16961006605
system.switch_cpus.numIssuedDist::underflows 0.0
system.switch_cpus.numIssuedDist::0 48290296.298861
system.switch_cpus.numIssuedDist::1 27596599.060815997
system.switch_cpus.numIssuedDist::2 13560770.381681003
system.switch_cpus.numIssuedDist::3 14561840.423498003
system.switch_cpus.numIssuedDist::4 1379096.2353290003
system.switch_cpus.numIssuedDist::5 397535.9164539999
system.switch_cpus.numIssuedDist::6 144497.393589
system.switch_cpus.numIssuedDist::7 50600.01731
system.switch_cpus.numIssuedDist::8 19869.784657
system.switch_cpus.numIssuedDist::overflows 0.0
system.switch_cpus.numIssuedDist::min_value 0.0
system.switch_cpus.numIssuedDist::max_value 7.999992000000002
system.switch_cpus.numIssuedDist::total 106001105.512195
system.switch_cpus.statFuBusy::No_OpClass 0.0
system.switch_cpus.statFuBusy::IntAlu 0.0
system.switch_cpus.statFuBusy::IntMult 201.34934299999998
system.switch_cpus.statFuBusy::IntDiv 35.824824
system.switch_cpus.statFuBusy::FloatAdd 0.0
system.switch_cpus.statFuBusy::FloatCmp 0.0
system.switch_cpus.statFuBusy::FloatCvt 0.0
system.switch_cpus.statFuBusy::FloatMult 0.0
system.switch_cpus.statFuBusy::FloatMultAcc 0.0
system.switch_cpus.statFuBusy::FloatDiv 0.0
system.switch_cpus.statFuBusy::FloatMisc 0.0
system.switch_cpus.statFuBusy::FloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdAdd 1937.087001
system.switch_cpus.statFuBusy::SimdAddAcc 1002.702747
system.switch_cpus.statFuBusy::SimdAlu 1956.5199189999998
system.switch_cpus.statFuBusy::SimdCmp 2123.695611
system.switch_cpus.statFuBusy::SimdCvt 0.0
system.switch_cpus.statFuBusy::SimdMisc 0.0
system.switch_cpus.statFuBusy::SimdMult 45.123588
system.switch_cpus.statFuBusy::SimdMultAcc 173.405846
system.switch_cpus.statFuBusy::SimdMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdShift 823.3575390000001
system.switch_cpus.statFuBusy::SimdShiftAcc 0.0
system.switch_cpus.statFuBusy::SimdDiv 0.0
system.switch_cpus.statFuBusy::SimdSqrt 0.0
system.switch_cpus.statFuBusy::SimdFloatAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatAlu 0.0
system.switch_cpus.statFuBusy::SimdFloatCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatCvt 0.0
system.switch_cpus.statFuBusy::SimdFloatDiv 0.0
system.switch_cpus.statFuBusy::SimdFloatMisc 0.0
system.switch_cpus.statFuBusy::SimdFloatMult 0.0
system.switch_cpus.statFuBusy::SimdFloatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdReduceAlu 0.0
system.switch_cpus.statFuBusy::SimdReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdAes 0.0
system.switch_cpus.statFuBusy::SimdAesMix 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash2 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma3 0.0
system.switch_cpus.statFuBusy::SimdPredAlu 0.0
system.switch_cpus.statFuBusy::Matrix 0.0
system.switch_cpus.statFuBusy::MatrixMov 0.0
system.switch_cpus.statFuBusy::MatrixOP 0.0
system.switch_cpus.statFuBusy::MemRead 79259.94703499999
system.switch_cpus.statFuBusy::MemWrite 2327.188374
system.switch_cpus.statFuBusy::FloatMemRead 0.0
system.switch_cpus.statFuBusy::FloatMemWrite 0.0
system.switch_cpus.statFuBusy::IprAccess 0.0
system.switch_cpus.statFuBusy::InstPrefetch 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statFuBusy::SimdStridedLoad 0.0
system.switch_cpus.statFuBusy::SimdStridedStore 0.0
system.switch_cpus.statFuBusy::SimdIndexedLoad 0.0
system.switch_cpus.statFuBusy::SimdIndexedStore 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterLoad 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statFuBusy::SimdExt 0.0
system.switch_cpus.statFuBusy::SimdFloatExt 0.0
system.switch_cpus.statFuBusy::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::No_OpClass 15.372042
system.switch_cpus.statIssuedInstType_0::IntAlu 50222582.861787006
system.switch_cpus.statIssuedInstType_0::IntMult 3205092.507307001
system.switch_cpus.statIssuedInstType_0::IntDiv 241.408729
system.switch_cpus.statIssuedInstType_0::FloatAdd 1562.278374
system.switch_cpus.statIssuedInstType_0::FloatCmp 3.005742
system.switch_cpus.statIssuedInstType_0::FloatCvt 1558.874077
system.switch_cpus.statIssuedInstType_0::FloatMult 11.796518999999998
system.switch_cpus.statIssuedInstType_0::FloatMultAcc 24.526825999999996
system.switch_cpus.statIssuedInstType_0::FloatDiv 33.33128
system.switch_cpus.statIssuedInstType_0::FloatMisc 440263.64916900004
system.switch_cpus.statIssuedInstType_0::FloatSqrt 0.092318
system.switch_cpus.statIssuedInstType_0::SimdAdd 10273894.941936003
system.switch_cpus.statIssuedInstType_0::SimdAddAcc 3235757.701818
system.switch_cpus.statIssuedInstType_0::SimdAlu 5485707.892988001
system.switch_cpus.statIssuedInstType_0::SimdCmp 1745954.088755
system.switch_cpus.statIssuedInstType_0::SimdCvt 2061.086261
system.switch_cpus.statIssuedInstType_0::SimdMisc 1680959.8516989998
system.switch_cpus.statIssuedInstType_0::SimdMult 811822.752083
system.switch_cpus.statIssuedInstType_0::SimdMultAcc 785397.269203
system.switch_cpus.statIssuedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdShift 1745731.850715
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd 755.6111450000001
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv 0.399195
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMult 652.4639999999999
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdAes 0.0
system.switch_cpus.statIssuedInstType_0::SimdAesMix 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.statIssuedInstType_0::SimdPredAlu 0.0
system.switch_cpus.statIssuedInstType_0::Matrix 0.0
system.switch_cpus.statIssuedInstType_0::MatrixMov 0.0
system.switch_cpus.statIssuedInstType_0::MatrixOP 0.0
system.switch_cpus.statIssuedInstType_0::MemRead 20631791.836001
system.switch_cpus.statIssuedInstType_0::MemWrite 7015990.9282490015
system.switch_cpus.statIssuedInstType_0::FloatMemRead 0.0
system.switch_cpus.statIssuedInstType_0::FloatMemWrite 0.0
system.switch_cpus.statIssuedInstType_0::IprAccess 0.0
system.switch_cpus.statIssuedInstType_0::InstPrefetch 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::total 107287868.37821801
system.switch_cpus.issueRate 0.9848364640199999
system.switch_cpus.fuBusy 89886.201827
system.switch_cpus.fuBusyRate 0.0008345644350000001
system.switch_cpus.intInstQueueReads 246491863.14764798
system.switch_cpus.intInstQueueWrites 71818035.37771901
system.switch_cpus.intInstQueueWakeupAccesses 69812325.00492099
system.switch_cpus.fpInstQueueReads 0.0
system.switch_cpus.fpInstQueueWrites 0.0
system.switch_cpus.fpInstQueueWakeupAccesses 0.0
system.switch_cpus.vecInstQueueReads 74175582.81958
system.switch_cpus.vecInstQueueWrites 36622398.44890801
system.switch_cpus.vecInstQueueWakeupAccesses 36487993.607925996
system.switch_cpus.intAluAccesses 70256175.037012
system.switch_cpus.fpAluAccesses 0.0
system.switch_cpus.vecAluAccesses 37121564.170990996
system.switch_cpus.numSquashedInsts 251126.01805900002
system.switch_cpus.numSwp 0.0
system.switch_cpus.timesIdled 686468.2508
system.switch_cpus.idleCycles 3463258.5306309992
system.switch_cpus.MemDepUnit__0.insertedLoads 20132228.650911998
system.switch_cpus.MemDepUnit__0.insertedStores 7036702.833606001
system.switch_cpus.MemDepUnit__0.conflictingLoads 4703073.0325960005
system.switch_cpus.MemDepUnit__0.conflictingStores 1.925304
system.switch_cpus.MemDepUnit__0.MDPLookups 12993144.033229997
system.switch_cpus.MemDepUnit__0.bypassedMDPLookups 7139084.617682
system.switch_cpus.MemDepUnit__0.LFSTReads 0.0
system.switch_cpus.MemDepUnit__0.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__0.PHASTMispredictions 4473751.736893
system.switch_cpus.MemDepUnit__0.PHASTCorrectPredictions 97485.90637499999
system.switch_cpus.MemDepUnit__0.readsPath1 0.0
system.switch_cpus.MemDepUnit__0.readsPath2 0.0
system.switch_cpus.MemDepUnit__0.readsPath3 0.0
system.switch_cpus.MemDepUnit__0.readsPath4 0.0
system.switch_cpus.MemDepUnit__0.readsPath5 0.0
system.switch_cpus.MemDepUnit__0.readsPath6 0.0
system.switch_cpus.MemDepUnit__0.readsPath7 0.0
system.switch_cpus.MemDepUnit__0.readsPath8 0.0
system.switch_cpus.MemDepUnit__0.writesPath1 0.0
system.switch_cpus.MemDepUnit__0.writesPath2 0.0
system.switch_cpus.MemDepUnit__0.writesPath3 0.0
system.switch_cpus.MemDepUnit__0.writesPath4 0.0
system.switch_cpus.MemDepUnit__0.writesPath5 0.0
system.switch_cpus.MemDepUnit__0.writesPath6 0.0
system.switch_cpus.MemDepUnit__0.writesPath7 0.0
system.switch_cpus.MemDepUnit__0.writesPath8 0.0
system.switch_cpus.MemDepUnit__1.insertedLoads 0.0
system.switch_cpus.MemDepUnit__1.insertedStores 0.0
system.switch_cpus.MemDepUnit__1.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__1.conflictingStores 0.0
system.switch_cpus.MemDepUnit__1.MDPLookups 0.0
system.switch_cpus.MemDepUnit__1.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__1.LFSTReads 0.0
system.switch_cpus.MemDepUnit__1.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__1.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__1.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__1.readsPath1 0.0
system.switch_cpus.MemDepUnit__1.readsPath2 0.0
system.switch_cpus.MemDepUnit__1.readsPath3 0.0
system.switch_cpus.MemDepUnit__1.readsPath4 0.0
system.switch_cpus.MemDepUnit__1.readsPath5 0.0
system.switch_cpus.MemDepUnit__1.readsPath6 0.0
system.switch_cpus.MemDepUnit__1.readsPath7 0.0
system.switch_cpus.MemDepUnit__1.readsPath8 0.0
system.switch_cpus.MemDepUnit__1.writesPath1 0.0
system.switch_cpus.MemDepUnit__1.writesPath2 0.0
system.switch_cpus.MemDepUnit__1.writesPath3 0.0
system.switch_cpus.MemDepUnit__1.writesPath4 0.0
system.switch_cpus.MemDepUnit__1.writesPath5 0.0
system.switch_cpus.MemDepUnit__1.writesPath6 0.0
system.switch_cpus.MemDepUnit__1.writesPath7 0.0
system.switch_cpus.MemDepUnit__1.writesPath8 0.0
system.switch_cpus.MemDepUnit__2.insertedLoads 0.0
system.switch_cpus.MemDepUnit__2.insertedStores 0.0
system.switch_cpus.MemDepUnit__2.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__2.conflictingStores 0.0
system.switch_cpus.MemDepUnit__2.MDPLookups 0.0
system.switch_cpus.MemDepUnit__2.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__2.LFSTReads 0.0
system.switch_cpus.MemDepUnit__2.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__2.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__2.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__2.readsPath1 0.0
system.switch_cpus.MemDepUnit__2.readsPath2 0.0
system.switch_cpus.MemDepUnit__2.readsPath3 0.0
system.switch_cpus.MemDepUnit__2.readsPath4 0.0
system.switch_cpus.MemDepUnit__2.readsPath5 0.0
system.switch_cpus.MemDepUnit__2.readsPath6 0.0
system.switch_cpus.MemDepUnit__2.readsPath7 0.0
system.switch_cpus.MemDepUnit__2.readsPath8 0.0
system.switch_cpus.MemDepUnit__2.writesPath1 0.0
system.switch_cpus.MemDepUnit__2.writesPath2 0.0
system.switch_cpus.MemDepUnit__2.writesPath3 0.0
system.switch_cpus.MemDepUnit__2.writesPath4 0.0
system.switch_cpus.MemDepUnit__2.writesPath5 0.0
system.switch_cpus.MemDepUnit__2.writesPath6 0.0
system.switch_cpus.MemDepUnit__2.writesPath7 0.0
system.switch_cpus.MemDepUnit__2.writesPath8 0.0
system.switch_cpus.MemDepUnit__3.insertedLoads 0.0
system.switch_cpus.MemDepUnit__3.insertedStores 0.0
system.switch_cpus.MemDepUnit__3.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__3.conflictingStores 0.0
system.switch_cpus.MemDepUnit__3.MDPLookups 0.0
system.switch_cpus.MemDepUnit__3.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__3.LFSTReads 0.0
system.switch_cpus.MemDepUnit__3.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__3.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__3.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__3.readsPath1 0.0
system.switch_cpus.MemDepUnit__3.readsPath2 0.0
system.switch_cpus.MemDepUnit__3.readsPath3 0.0
system.switch_cpus.MemDepUnit__3.readsPath4 0.0
system.switch_cpus.MemDepUnit__3.readsPath5 0.0
system.switch_cpus.MemDepUnit__3.readsPath6 0.0
system.switch_cpus.MemDepUnit__3.readsPath7 0.0
system.switch_cpus.MemDepUnit__3.readsPath8 0.0
system.switch_cpus.MemDepUnit__3.writesPath1 0.0
system.switch_cpus.MemDepUnit__3.writesPath2 0.0
system.switch_cpus.MemDepUnit__3.writesPath3 0.0
system.switch_cpus.MemDepUnit__3.writesPath4 0.0
system.switch_cpus.MemDepUnit__3.writesPath5 0.0
system.switch_cpus.MemDepUnit__3.writesPath6 0.0
system.switch_cpus.MemDepUnit__3.writesPath7 0.0
system.switch_cpus.MemDepUnit__3.writesPath8 0.0
system.switch_cpus.branchPred.lookups_0::NoBranch 0.0
system.switch_cpus.branchPred.lookups_0::Return 471061.176025
system.switch_cpus.branchPred.lookups_0::CallDirect 140978.846457
system.switch_cpus.branchPred.lookups_0::CallIndirect 356692.79541
system.switch_cpus.branchPred.lookups_0::DirectCond 6355521.429125
system.switch_cpus.branchPred.lookups_0::DirectUncond 994356.7299569999
system.switch_cpus.branchPred.lookups_0::IndirectCond 0.0
system.switch_cpus.branchPred.lookups_0::IndirectUncond 38594.599674
system.switch_cpus.branchPred.lookups_0::total 8357205.576648001
system.switch_cpus.branchPred.squashes_0::NoBranch 0.0
system.switch_cpus.branchPred.squashes_0::Return 14160.143594000001
system.switch_cpus.branchPred.squashes_0::CallDirect 9673.894255
system.switch_cpus.branchPred.squashes_0::CallIndirect 31096.664251000002
system.switch_cpus.branchPred.squashes_0::DirectCond 296425.73200099997
system.switch_cpus.branchPred.squashes_0::DirectUncond 56754.87487700001
system.switch_cpus.branchPred.squashes_0::IndirectCond 0.0
system.switch_cpus.branchPred.squashes_0::IndirectUncond 9115.147294
system.switch_cpus.branchPred.squashes_0::total 417226.4562719999
system.switch_cpus.branchPred.corrected_0::NoBranch 0.0
system.switch_cpus.branchPred.corrected_0::Return 28.562821
system.switch_cpus.branchPred.corrected_0::CallDirect 6963.809089999999
system.switch_cpus.branchPred.corrected_0::CallIndirect 61168.133926
system.switch_cpus.branchPred.corrected_0::DirectCond 218277.04028400002
system.switch_cpus.branchPred.corrected_0::DirectUncond 8358.077019
system.switch_cpus.branchPred.corrected_0::IndirectCond 0.0
system.switch_cpus.branchPred.corrected_0::IndirectUncond 2476.712053
system.switch_cpus.branchPred.corrected_0::total 297272.335193
system.switch_cpus.branchPred.earlyResteers_0::NoBranch 0.0
system.switch_cpus.branchPred.earlyResteers_0::Return 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallDirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallIndirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::total 0.0
system.switch_cpus.branchPred.committed_0::NoBranch 0.0
system.switch_cpus.branchPred.committed_0::Return 456901.08867
system.switch_cpus.branchPred.committed_0::CallDirect 131304.794095
system.switch_cpus.branchPred.committed_0::CallIndirect 325596.254461
system.switch_cpus.branchPred.committed_0::DirectCond 6059094.428660001
system.switch_cpus.branchPred.committed_0::DirectUncond 937601.5002419999
system.switch_cpus.branchPred.committed_0::IndirectCond 0.0
system.switch_cpus.branchPred.committed_0::IndirectUncond 29479.452380000006
system.switch_cpus.branchPred.committed_0::total 7939977.518508001
system.switch_cpus.branchPred.mispredicted_0::NoBranch 0.0
system.switch_cpus.branchPred.mispredicted_0::Return 0.72496
system.switch_cpus.branchPred.mispredicted_0::CallDirect 6572.746749999999
system.switch_cpus.branchPred.mispredicted_0::CallIndirect 60357.078525
system.switch_cpus.branchPred.mispredicted_0::DirectCond 213987.305396
system.switch_cpus.branchPred.mispredicted_0::DirectUncond 6606.784317
system.switch_cpus.branchPred.mispredicted_0::IndirectCond 0.0
system.switch_cpus.branchPred.mispredicted_0::IndirectUncond 2465.905401
system.switch_cpus.branchPred.mispredicted_0::total 289990.545349
system.switch_cpus.branchPred.targetProvider_0::NoTarget 3568504.9853860005
system.switch_cpus.branchPred.targetProvider_0::BTB 4015299.456505
system.switch_cpus.branchPred.targetProvider_0::RAS 471060.451065
system.switch_cpus.branchPred.targetProvider_0::Indirect 302340.683692
system.switch_cpus.branchPred.targetProvider_0::total 8357205.576648001
system.switch_cpus.branchPred.targetWrong_0::NoBranch 209258.81354499998
system.switch_cpus.branchPred.targetWrong_0::Return 85392.48955099999
system.switch_cpus.branchPred.targetWrong_0::CallDirect 27.837861
system.switch_cpus.branchPred.targetWrong_0::CallIndirect 2593.1942360000003
system.switch_cpus.branchPred.targetWrong_0::DirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::DirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::total 297272.335193
system.switch_cpus.branchPred.condPredicted 6355521.429125
system.switch_cpus.branchPred.condPredictedTaken 2949526.452431
system.switch_cpus.branchPred.condIncorrect 297272.335193
system.switch_cpus.branchPred.predTakenBTBMiss 38870.42953999999
system.switch_cpus.branchPred.NotTakenMispredicted 211879.845642
system.switch_cpus.branchPred.TakenMispredicted 85392.48955099999
system.switch_cpus.branchPred.BTBLookups 8357205.576648001
system.switch_cpus.branchPred.BTBUpdates 148206.436842
system.switch_cpus.branchPred.BTBHits 6078216.013718
system.switch_cpus.branchPred.BTBHitRatio 0.7258065821029999
system.switch_cpus.branchPred.BTBMispredicted 44076.395502
system.switch_cpus.branchPred.indirectLookups 395287.3950840001
system.switch_cpus.branchPred.indirectHits 302340.683692
system.switch_cpus.branchPred.indirectMisses 92946.71139200003
system.switch_cpus.branchPred.indirectMispredicted 0.0
system.switch_cpus.branchPred.btb.lookups::NoBranch 0.0
system.switch_cpus.branchPred.btb.lookups::Return 471061.176025
system.switch_cpus.branchPred.btb.lookups::CallDirect 140978.846457
system.switch_cpus.branchPred.btb.lookups::CallIndirect 356692.79541
system.switch_cpus.branchPred.btb.lookups::DirectCond 6355521.429125
system.switch_cpus.branchPred.btb.lookups::DirectUncond 994356.7299569999
system.switch_cpus.branchPred.btb.lookups::IndirectCond 0.0
system.switch_cpus.branchPred.btb.lookups::IndirectUncond 38594.599674
system.switch_cpus.branchPred.btb.lookups::total 8357205.576648001
system.switch_cpus.branchPred.btb.misses::NoBranch 0.0
system.switch_cpus.branchPred.btb.misses::Return 471061.176025
system.switch_cpus.branchPred.btb.misses::CallDirect 7611.684399000002
system.switch_cpus.branchPred.btb.misses::CallIndirect 356692.79541
system.switch_cpus.branchPred.btb.misses::DirectCond 1396112.56059
system.switch_cpus.branchPred.btb.misses::DirectUncond 8916.746832
system.switch_cpus.branchPred.btb.misses::IndirectCond 0.0
system.switch_cpus.branchPred.btb.misses::IndirectUncond 38594.599674
system.switch_cpus.branchPred.btb.misses::total 2278989.5629299995
system.switch_cpus.branchPred.btb.updates::NoBranch 0.0
system.switch_cpus.branchPred.btb.updates::Return 0.0
system.switch_cpus.branchPred.btb.updates::CallDirect 6963.809089999999
system.switch_cpus.branchPred.btb.updates::CallIndirect 0.0
system.switch_cpus.branchPred.btb.updates::DirectCond 132884.55073299998
system.switch_cpus.branchPred.btb.updates::DirectUncond 8358.077019
system.switch_cpus.branchPred.btb.updates::IndirectCond 0.0
system.switch_cpus.branchPred.btb.updates::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.updates::total 148206.436842
system.switch_cpus.branchPred.btb.mispredict::NoBranch 0.0
system.switch_cpus.branchPred.btb.mispredict::Return 0.0
system.switch_cpus.branchPred.btb.mispredict::CallDirect 6963.809089999999
system.switch_cpus.branchPred.btb.mispredict::CallIndirect 0.0
system.switch_cpus.branchPred.btb.mispredict::DirectCond 132884.55073299998
system.switch_cpus.branchPred.btb.mispredict::DirectUncond 8358.077019
system.switch_cpus.branchPred.btb.mispredict::IndirectCond 0.0
system.switch_cpus.branchPred.btb.mispredict::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.mispredict::total 148206.436842
system.switch_cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 54732182004.117004
system.switch_cpus.branchPred.indirectBranchPred.lookups 395287.3950840001
system.switch_cpus.branchPred.indirectBranchPred.hits 302340.683692
system.switch_cpus.branchPred.indirectBranchPred.misses 92946.71139200003
system.switch_cpus.branchPred.indirectBranchPred.targetRecords 63644.845979000005
system.switch_cpus.branchPred.indirectBranchPred.indirectRecords 458932.24106299994
system.switch_cpus.branchPred.indirectBranchPred.speculativeOverflows 0.0
system.switch_cpus.branchPred.ras.pushes 511831.78546099993
system.switch_cpus.branchPred.ras.pops 511831.734531
system.switch_cpus.branchPred.ras.squashes 54930.702099999995
system.switch_cpus.branchPred.ras.used 456901.08867
system.switch_cpus.branchPred.ras.correct 456900.36371000006
system.switch_cpus.branchPred.ras.incorrect 0.72496
system.switch_cpus.commit.commitSquashedInsts 1434647.172986
system.switch_cpus.commit.branchMispredicts 281953.762105
system.switch_cpus.commit.numCommittedDist::samples 105412009.39428699
system.switch_cpus.commit.numCommittedDist::mean 1.0061731860449998
system.switch_cpus.commit.numCommittedDist::stdev 1.148908963369
system.switch_cpus.commit.numCommittedDist::underflows 0.0
system.switch_cpus.commit.numCommittedDist::0 49157471.82374401
system.switch_cpus.commit.numCommittedDist::1 27284755.746597003
system.switch_cpus.commit.numCommittedDist::2 8592987.358729001
system.switch_cpus.commit.numCommittedDist::3 20376794.465217
system.switch_cpus.commit.numCommittedDist::overflows 0.0
system.switch_cpus.commit.numCommittedDist::min_value 0.0
system.switch_cpus.commit.numCommittedDist::max_value 2.999997000000001
system.switch_cpus.commit.numCommittedDist::total 105412009.39428699
system.switch_cpus.commit.amos 0.0
system.switch_cpus.commit.membars 0.0
system.switch_cpus.commit.functionCalls 456901.04855600005
system.switch_cpus.commit.committedInstType_0::No_OpClass 11.438268000000003
system.switch_cpus.commit.committedInstType_0::IntAlu 49540064.080331996
system.switch_cpus.commit.committedInstType_0::IntMult 3199990.3899139995
system.switch_cpus.commit.committedInstType_0::IntDiv 239.970058
system.switch_cpus.commit.committedInstType_0::FloatAdd 1531.170364
system.switch_cpus.commit.committedInstType_0::FloatCmp 3.005742
system.switch_cpus.commit.committedInstType_0::FloatCvt 1526.084609
system.switch_cpus.commit.committedInstType_0::FloatMult 11.686373999999999
system.switch_cpus.commit.committedInstType_0::FloatMultAcc 24.164346
system.switch_cpus.commit.committedInstType_0::FloatDiv 2.943347
system.switch_cpus.commit.committedInstType_0::FloatMisc 437183.80001899996
system.switch_cpus.commit.committedInstType_0::FloatSqrt 0.092318
system.switch_cpus.commit.committedInstType_0::SimdAdd 10272202.158356002
system.switch_cpus.commit.committedInstType_0::SimdAddAcc 3235362.367898
system.switch_cpus.commit.committedInstType_0::SimdAlu 5485197.595856
system.switch_cpus.commit.committedInstType_0::SimdCmp 1744976.4031059998
system.switch_cpus.commit.committedInstType_0::SimdCvt 2061.086261
system.switch_cpus.commit.committedInstType_0::SimdMisc 1676256.697641
system.switch_cpus.commit.committedInstType_0::SimdMult 811755.141053
system.switch_cpus.commit.committedInstType_0::SimdMultAcc 785363.2052849999
system.switch_cpus.commit.committedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdShift 1745067.0353980002
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd 755.6111450000001
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv 0.36248
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMult 652.4639999999999
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdAes 0.0
system.switch_cpus.commit.committedInstType_0::SimdAesMix 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.commit.committedInstType_0::SimdPredAlu 0.0
system.switch_cpus.commit.committedInstType_0::Matrix 0.0
system.switch_cpus.commit.committedInstType_0::MatrixMov 0.0
system.switch_cpus.commit.committedInstType_0::MatrixOP 0.0
system.switch_cpus.commit.committedInstType_0::MemRead 19700689.978937995
system.switch_cpus.commit.committedInstType_0::MemWrite 6960184.926598
system.switch_cpus.commit.committedInstType_0::FloatMemRead 0.0
system.switch_cpus.commit.committedInstType_0::FloatMemWrite 0.0
system.switch_cpus.commit.committedInstType_0::IprAccess 0.0
system.switch_cpus.commit.committedInstType_0::InstPrefetch 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdConfig 0.0
system.switch_cpus.commit.committedInstType_0::total 105601113.859706
system.switch_cpus.commit.commitEligibleSamples 20376794.465217
system.switch_cpus.commit.memOrderViolationEvents 0.0
system.switch_cpus.commit.PNDLoadViolations 1298.5903449999998
system.switch_cpus.commitStats0.numInsts 100028910.01904301
system.switch_cpus.commitStats0.numOps 105601113.859706
system.switch_cpus.commitStats0.numInstsNotNOP 99999899.84932297
system.switch_cpus.commitStats0.numOpsNotNOP 105572103.689986
system.switch_cpus.commitStats0.cpi 1.0943136557480002
system.switch_cpus.commitStats0.ipc 0.918848283964
system.switch_cpus.commitStats0.numMemRefs 26660874.905535996
system.switch_cpus.commitStats0.numFpInsts 0.0
system.switch_cpus.commitStats0.numIntInsts 74880796.06486
system.switch_cpus.commitStats0.numLoadInsts 19700689.978937995
system.switch_cpus.commitStats0.numRMWLoadInsts 0.0
system.switch_cpus.commitStats0.numRMWALoadInsts 0.0
system.switch_cpus.commitStats0.numStoreInsts 6960184.926598
system.switch_cpus.commitStats0.numRMWStoreInsts 0.0
system.switch_cpus.commitStats0.numRMWAStoreInsts 0.0
system.switch_cpus.commitStats0.numVecInsts 36463270.77099901
system.switch_cpus.commitStats0.committedInstType::No_OpClass 11.438268000000003
system.switch_cpus.commitStats0.committedInstType::IntAlu 49540064.080331996
system.switch_cpus.commitStats0.committedInstType::IntMult 3199990.3899139995
system.switch_cpus.commitStats0.committedInstType::IntDiv 239.970058
system.switch_cpus.commitStats0.committedInstType::FloatAdd 1531.170364
system.switch_cpus.commitStats0.committedInstType::FloatCmp 3.005742
system.switch_cpus.commitStats0.committedInstType::FloatCvt 1526.084609
system.switch_cpus.commitStats0.committedInstType::FloatMult 11.686373999999999
system.switch_cpus.commitStats0.committedInstType::FloatMultAcc 24.164346
system.switch_cpus.commitStats0.committedInstType::FloatDiv 2.943347
system.switch_cpus.commitStats0.committedInstType::FloatMisc 437183.80001899996
system.switch_cpus.commitStats0.committedInstType::FloatSqrt 0.092318
system.switch_cpus.commitStats0.committedInstType::SimdAdd 10272202.158356002
system.switch_cpus.commitStats0.committedInstType::SimdAddAcc 3235362.367898
system.switch_cpus.commitStats0.committedInstType::SimdAlu 5485197.595856
system.switch_cpus.commitStats0.committedInstType::SimdCmp 1744976.4031059998
system.switch_cpus.commitStats0.committedInstType::SimdCvt 2061.086261
system.switch_cpus.commitStats0.committedInstType::SimdMisc 1676256.697641
system.switch_cpus.commitStats0.committedInstType::SimdMult 811755.141053
system.switch_cpus.commitStats0.committedInstType::SimdMultAcc 785363.2052849999
system.switch_cpus.commitStats0.committedInstType::SimdMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShift 1745067.0353980002
system.switch_cpus.commitStats0.committedInstType::SimdShiftAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAdd 755.6111450000001
system.switch_cpus.commitStats0.committedInstType::SimdFloatAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCvt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatDiv 0.36248
system.switch_cpus.commitStats0.committedInstType::SimdFloatMisc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMult 652.4639999999999
system.switch_cpus.commitStats0.committedInstType::SimdFloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAes 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAesMix 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma3 0.0
system.switch_cpus.commitStats0.committedInstType::SimdPredAlu 0.0
system.switch_cpus.commitStats0.committedInstType::Matrix 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixMov 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixOP 0.0
system.switch_cpus.commitStats0.committedInstType::MemRead 19700689.978937995
system.switch_cpus.commitStats0.committedInstType::MemWrite 6960184.926598
system.switch_cpus.commitStats0.committedInstType::FloatMemRead 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMemWrite 0.0
system.switch_cpus.commitStats0.committedInstType::IprAccess 0.0
system.switch_cpus.commitStats0.committedInstType::InstPrefetch 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdConfig 0.0
system.switch_cpus.commitStats0.committedInstType::total 105601113.859706
system.switch_cpus.commitStats0.committedControl::IsControl 7939977.713541999
system.switch_cpus.commitStats0.committedControl::IsDirectControl 7128000.918031
system.switch_cpus.commitStats0.committedControl::IsIndirectControl 811976.7955110001
system.switch_cpus.commitStats0.committedControl::IsCondControl 6059094.540502001
system.switch_cpus.commitStats0.committedControl::IsUncondControl 1880883.1730400003
system.switch_cpus.commitStats0.committedControl::IsCall 456901.04855600005
system.switch_cpus.commitStats0.committedControl::IsReturn 456901.08867
system.switch_cpus.decode.idleCycles 42718048.676686
system.switch_cpus.decode.blockedCycles 11556351.155497998
system.switch_cpus.decode.runCycles 49822684.670480005
system.switch_cpus.decode.unblockCycles 1620684.0966649998
system.switch_cpus.decode.squashCycles 283336.9128659999
system.switch_cpus.decode.branchResolved 3999553.8867010004
system.switch_cpus.decode.branchMispred 15558.569344999998
system.switch_cpus.decode.decodedInsts 107986389.93586701
system.switch_cpus.decode.squashedInsts 13823.797522
system.switch_cpus.executeStats0.numInsts 107036742.30009902
system.switch_cpus.executeStats0.numNop 29056.210185
system.switch_cpus.executeStats0.numBranches 8044168.6094390005
system.switch_cpus.executeStats0.numLoadInsts 20563394.175116003
system.switch_cpus.executeStats0.numStoreInsts 7004376.203727
system.switch_cpus.executeStats0.instRate 0.9824860739099999
system.switch_cpus.executeStats0.numCCRegReads 19912423.841349002
system.switch_cpus.executeStats0.numCCRegWrites 19615849.006163
system.switch_cpus.executeStats0.numFpRegWrites 0.0
system.switch_cpus.executeStats0.numIntRegReads 107731881.51100002
system.switch_cpus.executeStats0.numIntRegWrites 52578485.577728994
system.switch_cpus.executeStats0.numMemRefs 27567770.378843
system.switch_cpus.executeStats0.numMiscRegReads 77411043.138456
system.switch_cpus.executeStats0.numMiscRegWrites 6567.576753999999
system.switch_cpus.executeStats0.numVecAluAccesses 0.0
system.switch_cpus.executeStats0.numVecPredRegReads 130564.22740199999
system.switch_cpus.executeStats0.numVecPredRegWrites 43556.848665000005
system.switch_cpus.executeStats0.numVecRegReads 56099966.61870799
system.switch_cpus.executeStats0.numVecRegWrites 34786374.468103
system.switch_cpus.executeStats0.numDiscardedOps 0.0
system.switch_cpus.fetch.predictedBranches 4788700.591262
system.switch_cpus.fetch.cycles 61155932.858574
system.switch_cpus.fetch.squashCycles 597317.59795
system.switch_cpus.fetch.miscStallCycles 9.610124999999998
system.switch_cpus.fetch.pendingTrapStallCycles 59.308468000000005
system.switch_cpus.fetch.cacheLines 29283076.853942
system.switch_cpus.fetch.icacheSquashes 144128.71985199998
system.switch_cpus.fetch.nisnDist::samples 106001105.512195
system.switch_cpus.fetch.nisnDist::mean 1.029247345608
system.switch_cpus.fetch.nisnDist::stdev 1.22808198644
system.switch_cpus.fetch.nisnDist::underflows 0.0
system.switch_cpus.fetch.nisnDist::0 53071602.386634
system.switch_cpus.fetch.nisnDist::1 23019346.531426
system.switch_cpus.fetch.nisnDist::2 4141615.7275429997
system.switch_cpus.fetch.nisnDist::3 25768540.866592
system.switch_cpus.fetch.nisnDist::overflows 0.0
system.switch_cpus.fetch.nisnDist::min_value 0.0
system.switch_cpus.fetch.nisnDist::max_value 2.999997000000001
system.switch_cpus.fetch.nisnDist::total 106001105.512195
system.switch_cpus.fetchStats0.numInsts 102861418.95559898
system.switch_cpus.fetchStats0.numOps 0.0
system.switch_cpus.fetchStats0.fetchRate 0.9452702750950001
system.switch_cpus.fetchStats0.numBranches 8357205.576648001
system.switch_cpus.fetchStats0.branchRate 0.07722541607500001
system.switch_cpus.fetchStats0.icacheStallCycles 44546485.922427
system.switch_cpus.fetchStats0.numFetchSuspends 0.0
system.switch_cpus.iew.idleCycles 0.0
system.switch_cpus.iew.squashCycles 283336.9128659999
system.switch_cpus.iew.blockCycles 1207756.223662
system.switch_cpus.iew.unblockCycles 934396.0098729999
system.switch_cpus.iew.dispatchedInsts 107035327.167148
system.switch_cpus.iew.dispSquashedInsts 141691.84895299998
system.switch_cpus.iew.dispLoadInsts 20132228.650911998
system.switch_cpus.iew.dispStoreInsts 7036702.833606001
system.switch_cpus.iew.dispNonSpecInsts 4.352519
system.switch_cpus.iew.iqFullEvents 4362.808238
system.switch_cpus.iew.lsqFullEvents 913476.9259580001
system.switch_cpus.iew.predictedTakenIncorrect 90369.73415299998
system.switch_cpus.iew.predictedNotTakenIncorrect 200566.33794400003
system.switch_cpus.iew.branchMispredicts 290936.07209699997
system.switch_cpus.iew.instsToCommit 106344207.47340602
system.switch_cpus.iew.writebackCount 106300318.61284699
system.switch_cpus.iew.producerInst 38563002.954694994
system.switch_cpus.iew.consumerInst 54212621.761365995
system.switch_cpus.iew.wbRate 0.9758293548560001
system.switch_cpus.iew.wbFanout 0.712600703763
system.switch_cpus.lsq0.forwLoads 43289.84254399999
system.switch_cpus.lsq0.squashedLoads 431540.0285
system.switch_cpus.lsq0.ignoredResponses 1698.9376539999998
system.switch_cpus.lsq0.memOrderViolation 1389.3642449999998
system.switch_cpus.lsq0.squashedStores 76518.101402
system.switch_cpus.lsq0.rescheduledLoads 24262.430853
system.switch_cpus.lsq0.blockedByCache 71394.89811599998
system.switch_cpus.lsq0.loadToUse::samples 19692409.124563996
system.switch_cpus.lsq0.loadToUse::mean 5.227203289417
system.switch_cpus.lsq0.loadToUse::stdev 19.230253076214
system.switch_cpus.lsq0.loadToUse::0-9 19016056.531645
system.switch_cpus.lsq0.loadToUse::10-19 56876.231240999994
system.switch_cpus.lsq0.loadToUse::20-29 442829.319437
system.switch_cpus.lsq0.loadToUse::30-39 52996.758521
system.switch_cpus.lsq0.loadToUse::40-49 9771.250967
system.switch_cpus.lsq0.loadToUse::50-59 4173.059289
system.switch_cpus.lsq0.loadToUse::60-69 2153.862412
system.switch_cpus.lsq0.loadToUse::70-79 1487.5077639999997
system.switch_cpus.lsq0.loadToUse::80-89 1169.416597
system.switch_cpus.lsq0.loadToUse::90-99 1384.0708540000003
system.switch_cpus.lsq0.loadToUse::100-109 1571.341939
system.switch_cpus.lsq0.loadToUse::110-119 2048.198229
system.switch_cpus.lsq0.loadToUse::120-129 9049.669062
system.switch_cpus.lsq0.loadToUse::130-139 3506.795398
system.switch_cpus.lsq0.loadToUse::140-149 28283.365306
system.switch_cpus.lsq0.loadToUse::150-159 3852.7842230000006
system.switch_cpus.lsq0.loadToUse::160-169 2612.189215
system.switch_cpus.lsq0.loadToUse::170-179 11038.88493
system.switch_cpus.lsq0.loadToUse::180-189 3615.718068
system.switch_cpus.lsq0.loadToUse::190-199 1860.5541139999998
system.switch_cpus.lsq0.loadToUse::200-209 3745.9647329999993
system.switch_cpus.lsq0.loadToUse::210-219 1449.7593020000002
system.switch_cpus.lsq0.loadToUse::220-229 776.842622
system.switch_cpus.lsq0.loadToUse::230-239 571.1924979999999
system.switch_cpus.lsq0.loadToUse::240-249 432.283777
system.switch_cpus.lsq0.loadToUse::250-259 591.9294819999999
system.switch_cpus.lsq0.loadToUse::260-269 575.2891010000001
system.switch_cpus.lsq0.loadToUse::270-279 678.0644139999999
system.switch_cpus.lsq0.loadToUse::280-289 1027.276294
system.switch_cpus.lsq0.loadToUse::290-299 1210.2585390000002
system.switch_cpus.lsq0.loadToUse::overflows 25013.135308999998
system.switch_cpus.lsq0.loadToUse::min_value 0.9999990000000003
system.switch_cpus.lsq0.loadToUse::max_value 1596.1216130000003
system.switch_cpus.lsq0.loadToUse::total 19692409.124563996
system.switch_cpus.mmu.alignFaults 0.0
system.switch_cpus.mmu.prefetchFaults 0.0
system.switch_cpus.mmu.domainFaults 0.0
system.switch_cpus.mmu.permsFaults 0.0
system.switch_cpus.mmu.dtb.readHits 0.0
system.switch_cpus.mmu.dtb.readMisses 0.0
system.switch_cpus.mmu.dtb.writeHits 0.0
system.switch_cpus.mmu.dtb.writeMisses 0.0
system.switch_cpus.mmu.dtb.inserts 0.0
system.switch_cpus.mmu.dtb.flushTlb 0.0
system.switch_cpus.mmu.dtb.flushedEntries 0.0
system.switch_cpus.mmu.dtb.readAccesses 0.0
system.switch_cpus.mmu.dtb.writeAccesses 0.0
system.switch_cpus.mmu.dtb.hits 0.0
system.switch_cpus.mmu.dtb.misses 0.0
system.switch_cpus.mmu.dtb.accesses 0.0
system.switch_cpus.mmu.dtb_walker.walks 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 54732182004.117004
system.switch_cpus.mmu.itb.instHits 0.0
system.switch_cpus.mmu.itb.instMisses 0.0
system.switch_cpus.mmu.itb.inserts 0.0
system.switch_cpus.mmu.itb.flushTlb 0.0
system.switch_cpus.mmu.itb.flushedEntries 0.0
system.switch_cpus.mmu.itb.instAccesses 0.0
system.switch_cpus.mmu.itb.hits 0.0
system.switch_cpus.mmu.itb.misses 0.0
system.switch_cpus.mmu.itb.accesses 0.0
system.switch_cpus.mmu.itb_walker.walks 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 54732182004.117004
system.switch_cpus.mmu.l2_shared.instHits 0.0
system.switch_cpus.mmu.l2_shared.instMisses 0.0
system.switch_cpus.mmu.l2_shared.inserts 0.0
system.switch_cpus.mmu.l2_shared.flushTlb 0.0
system.switch_cpus.mmu.l2_shared.flushedEntries 0.0
system.switch_cpus.mmu.l2_shared.instAccesses 0.0
system.switch_cpus.mmu.l2_shared.hits 0.0
system.switch_cpus.mmu.l2_shared.misses 0.0
system.switch_cpus.mmu.l2_shared.accesses 0.0
system.switch_cpus.mmu.stage2_dtb.readHits 0.0
system.switch_cpus.mmu.stage2_dtb.readMisses 0.0
system.switch_cpus.mmu.stage2_dtb.writeHits 0.0
system.switch_cpus.mmu.stage2_dtb.writeMisses 0.0
system.switch_cpus.mmu.stage2_dtb.inserts 0.0
system.switch_cpus.mmu.stage2_dtb.flushTlb 0.0
system.switch_cpus.mmu.stage2_dtb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_dtb.readAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.writeAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.hits 0.0
system.switch_cpus.mmu.stage2_dtb.misses 0.0
system.switch_cpus.mmu.stage2_dtb.accesses 0.0
system.switch_cpus.mmu.stage2_dtb_walker.walks 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 54732182004.117004
system.switch_cpus.mmu.stage2_itb.instHits 0.0
system.switch_cpus.mmu.stage2_itb.instMisses 0.0
system.switch_cpus.mmu.stage2_itb.inserts 0.0
system.switch_cpus.mmu.stage2_itb.flushTlb 0.0
system.switch_cpus.mmu.stage2_itb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_itb.instAccesses 0.0
system.switch_cpus.mmu.stage2_itb.hits 0.0
system.switch_cpus.mmu.stage2_itb.misses 0.0
system.switch_cpus.mmu.stage2_itb.accesses 0.0
system.switch_cpus.mmu.stage2_itb_walker.walks 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 54732182004.117004
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 54732182004.117004
system.switch_cpus.rename.squashCycles 283336.9128659999
system.switch_cpus.rename.idleCycles 43196337.759499
system.switch_cpus.rename.blockCycles 6811731.638327
system.switch_cpus.rename.serializeStallCycles 53379.634937
system.switch_cpus.rename.runCycles 50606951.3577
system.switch_cpus.rename.unblockCycles 5049368.208866
system.switch_cpus.rename.renamedInsts 107632325.49483
system.switch_cpus.rename.ROBFullEvents 254813.58732999998
system.switch_cpus.rename.IQFullEvents 1621525.651327
system.switch_cpus.rename.LQFullEvents 579907.840476
system.switch_cpus.rename.SQFullEvents 2051279.096933
system.switch_cpus.rename.fullRegistersEvents 209202.50478699998
system.switch_cpus.rename.renamedOperands 114205297.41279
system.switch_cpus.rename.lookups 263584076.10769603
system.switch_cpus.rename.intLookups 108396145.50742899
system.switch_cpus.rename.vecLookups 56169482.625723
system.switch_cpus.rename.vecPredLookups 87522.27154700001
system.switch_cpus.rename.committedMaps 111961013.228236
system.switch_cpus.rename.undoneMaps 2244279.1683810004
system.switch_cpus.rename.serializing 293.680898
system.switch_cpus.rename.tempSerializing 2.5180469999999997
system.switch_cpus.rename.skidInsts 3196669.613251999
system.switch_cpus.rob.reads 192070943.227151
system.switch_cpus.rob.writes 214661249.239389
system.switch_cpus.rob.squashedLoads 439302.240447
system.switch_cpus.rob.squashedRMWLoads 0.0
system.switch_cpus.rob.squashedRMWALoads 0.0
system.switch_cpus.rob.squashedStores 77681.54948600002
system.switch_cpus.rob.squashedRMWStores 0.0
system.switch_cpus.rob.squashedRMWAStores 0.0
system.switch_cpus.thread_0.numInsts 99999899.84932297
system.switch_cpus.thread_0.numOps 105572103.689986
system.switch_cpus.thread_0.numMemRefs 0.0
system.tol2bus.transDist::ReadResp 1277351.778984
system.tol2bus.transDist::WritebackDirty 215033.91587300002
system.tol2bus.transDist::WritebackClean 806444.50357
system.tol2bus.transDist::CleanEvict 439381.16742300004
system.tol2bus.transDist::ReadExReq 123158.068375
system.tol2bus.transDist::ReadExResp 123158.120369
system.tol2bus.transDist::ReadCleanReq 806445.209428
system.tol2bus.transDist::ReadSharedReq 470906.63916600007
system.tol2bus.transDist::InvalidateReq 57.000551
system.tol2bus.transDist::InvalidateResp 57.000551
system.tol2bus.pktCount::total 4201699.961173001
system.tol2bus.pktSize::total 153760034.74598402
system.tol2bus.snoops 60293.443117
system.tol2bus.snoopTraffic 1247217.6569599998
system.tol2bus.snoopFanout::samples 1460860.277445
system.tol2bus.snoopFanout::mean 0.00012851315199999998
system.tol2bus.snoopFanout::stdev 0.008013775923999999
system.tol2bus.snoopFanout::underflows 0.0
system.tol2bus.snoopFanout::0 1460638.95183
system.tol2bus.snoopFanout::1 221.325615
system.tol2bus.snoopFanout::2 0.0
system.tol2bus.snoopFanout::overflows 0.0
system.tol2bus.snoopFanout::min_value 0.0
system.tol2bus.snoopFanout::max_value 0.9999990000000003
system.tol2bus.snoopFanout::total 1460860.277445
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 54732182004.117004
system.tol2bus.reqLayer0.occupancy 2402557298.9755
system.tol2bus.reqLayer0.utilization 0.023344700000000003
system.tol2bus.respLayer0.occupancy 1211029395.0021589
system.tol2bus.respLayer0.utilization 0.0
system.tol2bus.respLayer1.occupancy 891212861.146911
system.tol2bus.respLayer1.utilization 0.0
system.tol2bus.snoop_filter.totRequests 2801133.144461
system.tol2bus.snoop_filter.hitSingleRequests 1400566.226941
system.tol2bus.snoop_filter.hitMultiRequests 0.24957600000000002
system.tol2bus.snoop_filter.totSnoops 221.07603899999998
system.tol2bus.snoop_filter.hitSingleSnoops 221.07603899999998
system.tol2bus.snoop_filter.hitMultiSnoops 0.0
system.voltage_domain.voltage 0.9999990000000003
system.workload.inst.arm 0.0
system.workload.inst.quiesce 0.0
system.l2.tags.ageTaskId_1024::0 12.908745999999999
system.l2.tags.ageTaskId_1024::4 22075.076478
system.mem_ctrls.rdPerTurnAround::samples 1191.60677
system.mem_ctrls.rdPerTurnAround::mean 181.53489152632102
system.mem_ctrls.rdPerTurnAround::gmean 75.26820210055399
system.mem_ctrls.rdPerTurnAround::stdev 1117.0826094554786
system.mem_ctrls.rdPerTurnAround::0-1023 1183.3041520000002
system.mem_ctrls.rdPerTurnAround::1024-2047 1.426146
system.mem_ctrls.rdPerTurnAround::23552-24575 0.148345
system.mem_ctrls.rdPerTurnAround::total 1191.60677
system.mem_ctrls.wrPerTurnAround::samples 1191.60677
system.mem_ctrls.wrPerTurnAround::mean 16.448333348652998
system.mem_ctrls.wrPerTurnAround::gmean 16.424487363289998
system.mem_ctrls.wrPerTurnAround::stdev 0.9115237810439999
system.mem_ctrls.wrPerTurnAround::16 1014.798928
system.mem_ctrls.wrPerTurnAround::17 6.617789
system.mem_ctrls.wrPerTurnAround::18 129.292302
system.mem_ctrls.wrPerTurnAround::19 29.555630000000004
system.mem_ctrls.wrPerTurnAround::20 9.252769999999998
system.mem_ctrls.wrPerTurnAround::21 2.089351
system.mem_ctrls.wrPerTurnAround::total 1191.60677
system.mem_ctrls.requestorWriteBytes::writebacks 1245890.2680319997
system.mem_ctrls.requestorWriteRate::writebacks 21561466.875868525
system.mem_ctrls.requestorWriteTotalLat::writebacks 1122907841124.4146
system.switch_cpus.nonSpecInstsAdded 5.552429
system.switch_cpus.squashedNonSpecRemoved 2.357602
system.switch_cpus.commit.commitNonSpecStalls 3.1948269999999996
system.switch_cpus.fetch.icacheWaitRetryStallCycles 0.358236
system.mem_ctrls.rdPerTurnAround::19456-20479 0.034592
system.l2.ReadExReq.misses::cpu.data 0.329371
system.l2.ReadExReq.accesses::cpu.data 0.329371
system.l2.ReadExReq.missRate::cpu.data 0.252546
system.mem_ctrls.rdPerTurnAround::24576-25599 0.346137
system.mem_ctrls.rdPerTurnAround::25600-26623 0.22623100000000002
system.mem_ctrls.rdPerTurnAround::8-11 0.111204
system.mem_ctrls.rdPerTurnAround::12-15 0.166806
system.mem_ctrls.rdPerTurnAround::16-19 1.94607
system.mem_ctrls.rdPerTurnAround::20-23 3.308319
system.mem_ctrls.rdPerTurnAround::24-27 5.532399
system.mem_ctrls.rdPerTurnAround::28-31 6.95025
system.mem_ctrls.rdPerTurnAround::32-35 7.144857
system.mem_ctrls.rdPerTurnAround::36-39 5.5602
system.mem_ctrls.rdPerTurnAround::40-43 4.114548
system.mem_ctrls.rdPerTurnAround::44-47 2.50209
system.mem_ctrls.rdPerTurnAround::48-51 2.22408
system.mem_ctrls.rdPerTurnAround::52-55 1.584657
system.mem_ctrls.rdPerTurnAround::56-59 1.084239
system.mem_ctrls.rdPerTurnAround::60-63 0.889632
system.mem_ctrls.rdPerTurnAround::64-67 0.41701499999999997
system.mem_ctrls.rdPerTurnAround::68-71 0.500418
system.mem_ctrls.rdPerTurnAround::72-75 0.139005
system.mem_ctrls.rdPerTurnAround::76-79 0.111204
system.mem_ctrls.rdPerTurnAround::80-83 0.139005
system.mem_ctrls.rdPerTurnAround::84-87 0.027801
system.mem_ctrls.rdPerTurnAround::88-91 0.027801
system.mem_ctrls.rdPerTurnAround::104-107 0.027801
system.mem_ctrls.rdPerTurnAround::20480-21503 0.158107
system.mem_ctrls.rdPerTurnAround::2048-3071 0.116087
system.l2.UpgradeReq.hits::switch_cpus.data 0.150255
system.l2.UpgradeReq.hits::total 0.150255
system.l2.UpgradeReq.accesses::switch_cpus.data 0.150255
system.l2.UpgradeReq.accesses::total 0.150255
system.mem_ctrls.rdPerTurnAround::28672-29695 0.076825
system.tol2bus.transDist::UpgradeReq 0.150255
system.tol2bus.transDist::UpgradeResp 0.150255
system.mem_ctrls.rdPerTurnAround::16-31 21.895125
system.mem_ctrls.rdPerTurnAround::32-47 34.494425
system.mem_ctrls.rdPerTurnAround::48-63 6.8374250000000005
system.mem_ctrls.rdPerTurnAround::64-79 3.2266500000000002
system.mem_ctrls.rdPerTurnAround::80-95 2.6888750000000003
system.mem_ctrls.rdPerTurnAround::96-111 2.1511
system.mem_ctrls.rdPerTurnAround::112-127 1.306025
system.mem_ctrls.rdPerTurnAround::128-143 1.2292
system.mem_ctrls.rdPerTurnAround::144-159 0.9987250000000001
system.mem_ctrls.rdPerTurnAround::160-175 1.07555
system.mem_ctrls.rdPerTurnAround::176-191 0.537775
system.mem_ctrls.rdPerTurnAround::192-207 0.7682500000000001
system.mem_ctrls.rdPerTurnAround::208-223 0.6914250000000001
system.mem_ctrls.rdPerTurnAround::224-239 0.15365
system.mem_ctrls.rdPerTurnAround::240-255 0.3073
system.mem_ctrls.rdPerTurnAround::256-271 0.076825
system.mem_ctrls.rdPerTurnAround::16384-17407 0.009762
CPI 1.0946447367223748

Per-Address PND Load Violations:
