// Seed: 3754693595
module module_0 (
    output wire id_0,
    output uwire id_1,
    output tri0 id_2,
    input tri id_3,
    output supply1 id_4,
    input uwire id_5,
    output supply0 id_6,
    output supply1 id_7
);
  wire id_9;
  assign id_9 = id_3;
endmodule
module module_1 (
    output supply1 id_0,
    output supply0 id_1,
    input wire id_2,
    input supply1 id_3,
    input supply0 id_4,
    output tri1 id_5,
    output uwire id_6
);
  wire id_8, id_9;
  wor  id_10 = 1;
  wire id_11;
  assign id_9 = 1;
  wire id_12;
  always @(*) begin
    if (1) assert (id_9);
  end
  module_0(
      id_0, id_0, id_5, id_4, id_5, id_4, id_6, id_6
  );
endmodule
