// Seed: 2474134707
module module_0 (
    input wire id_0,
    input tri0 id_1,
    input wire id_2,
    input tri1 id_3,
    input wor id_4,
    input tri0 id_5,
    output uwire id_6,
    output supply1 id_7,
    input tri0 id_8,
    input wor id_9
);
  wire id_11;
  wire id_12;
endmodule
module module_1 (
    input  uwire id_0,
    input  wand  id_1,
    input  tri1  id_2,
    input  wor   id_3,
    output tri0  id_4,
    output tri1  id_5,
    input  wand  id_6
);
  assign id_4 = 1 > 1'd0;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_6,
      id_2,
      id_3,
      id_0,
      id_5,
      id_4,
      id_2,
      id_2
  );
  assign modCall_1.id_7 = 0;
endmodule
