#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Dec 21 16:42:23 2019
# Process ID: 11304
# Current directory: C:/Users/alanh/Desktop/Study/CMPEN331/finallab/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10504 C:\Users\alanh\Desktop\Study\CMPEN331\finallab\project_1\project_1.xpr
# Log file: C:/Users/alanh/Desktop/Study/CMPEN331/finallab/project_1/vivado.log
# Journal file: C:/Users/alanh/Desktop/Study/CMPEN331/finallab/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/alanh/Desktop/Study/CMPEN331/finallab/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alanh/Desktop/Study/CMPEN331/finallab/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/alanh/Desktop/Study/CMPEN331/finallab/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alanh/Desktop/Study/CMPEN331/finallab/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alanh/Desktop/Study/CMPEN331/finallab/project_1/project_1.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addmod
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-311] analyzing module mux1
INFO: [VRFC 10-311] analyzing module sign_ext
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module instrmem
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module IFID
INFO: [VRFC 10-311] analyzing module ID_EXE
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module exemem
INFO: [VRFC 10-311] analyzing module datamem
INFO: [VRFC 10-311] analyzing module MEMWB
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-311] analyzing module jumper
INFO: [VRFC 10-311] analyzing module forward
INFO: [VRFC 10-311] analyzing module muxinput1
INFO: [VRFC 10-311] analyzing module muxinput2
INFO: [VRFC 10-311] analyzing module address4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alanh/Desktop/Study/CMPEN331/finallab/project_1/project_1.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alanh/Desktop/Study/CMPEN331/finallab/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 8c548006faeb42549c0dad5139c7efb2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8c548006faeb42549c0dad5139c7efb2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.addmod
Compiling module xil_defaultlib.instrmem
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.IFID
Compiling module xil_defaultlib.ID_EXE
Compiling module xil_defaultlib.sign_ext
Compiling module xil_defaultlib.mux1
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.datamem
Compiling module xil_defaultlib.exemem
Compiling module xil_defaultlib.MEMWB
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.forward
Compiling module xil_defaultlib.muxinput1
Compiling module xil_defaultlib.muxinput2
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alanh/Desktop/Study/CMPEN331/finallab/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 40 ns : File "C:/Users/alanh/Desktop/Study/CMPEN331/finallab/project_1/project_1.srcs/sim_1/new/testbench.v" Line 67
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 810.977 ; gain = 44.930
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/alanh/Desktop/Study/CMPEN331/finallab/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/alanh/Desktop/Study/CMPEN331/finallab/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/alanh/Desktop/Study/CMPEN331/finallab/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alanh/Desktop/Study/CMPEN331/finallab/project_1/project_1.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addmod
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-311] analyzing module mux1
INFO: [VRFC 10-311] analyzing module sign_ext
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module instrmem
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module IFID
INFO: [VRFC 10-311] analyzing module ID_EXE
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module exemem
INFO: [VRFC 10-311] analyzing module datamem
INFO: [VRFC 10-311] analyzing module MEMWB
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-311] analyzing module jumper
INFO: [VRFC 10-311] analyzing module forward
INFO: [VRFC 10-311] analyzing module muxinput1
INFO: [VRFC 10-311] analyzing module muxinput2
INFO: [VRFC 10-311] analyzing module address4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alanh/Desktop/Study/CMPEN331/finallab/project_1/project_1.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/alanh/Desktop/Study/CMPEN331/finallab/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 8c548006faeb42549c0dad5139c7efb2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8c548006faeb42549c0dad5139c7efb2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.addmod
Compiling module xil_defaultlib.instrmem
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.IFID
Compiling module xil_defaultlib.ID_EXE
Compiling module xil_defaultlib.sign_ext
Compiling module xil_defaultlib.mux1
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.datamem
Compiling module xil_defaultlib.exemem
Compiling module xil_defaultlib.MEMWB
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.forward
Compiling module xil_defaultlib.muxinput1
Compiling module xil_defaultlib.muxinput2
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/alanh/Desktop/Study/CMPEN331/finallab/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 40 ns : File "C:/Users/alanh/Desktop/Study/CMPEN331/finallab/project_1/project_1.srcs/sim_1/new/testbench.v" Line 67
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 842.395 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Dec 21 16:50:06 2019...
