# Reading C:/altera/15.0/modelsim_ase/tcl/vsim/pref.tcl
# do com_nmea_tx_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim PE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Copying C:/altera/15.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/altera/15.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_TX_Q15/nmea_tx.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 10:07:40 on Nov 20,2020
# vcom -reportprogress 300 -93 -work work E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_TX_Q15/nmea_tx.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity nmea_tx
# -- Compiling architecture arch_nmea_tx of nmea_tx
# End time: 10:07:41 on Nov 20,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_TX_Q15/nmea_tx.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 10:07:41 on Nov 20,2020
# vcom -reportprogress 300 -93 -work work E:/BE/SALAZAR_SANOGO_BINOME7/Com_NMEA_TX_Q15/nmea_tx.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity nmea_tx
# -- Compiling architecture arch_nmea_tx of nmea_tx
# End time: 10:07:42 on Nov 20,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  nmea_tx
# vsim -gui "+altera" -l msim_transcript -do "com_nmea_tx_run_msim_rtl_vhdl.do" 
# Start time: 10:07:43 on Nov 20,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.nmea_tx(arch_nmea_tx)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 2 sec
add wave -position insertpoint  \
sim:/nmea_tx/txd \
sim:/nmea_tx/s_clk76800 \
sim:/nmea_tx/s_clk4800
run -all
add wave -position insertpoint  \
sim:/nmea_tx/clk_50M \
sim:/nmea_tx/chipselect \
sim:/nmea_tx/write_n \
sim:/nmea_tx/reset_n \
sim:/nmea_tx/address \
sim:/nmea_tx/writedata \
sim:/nmea_tx/readdata \
sim:/nmea_tx/txd \
sim:/nmea_tx/done_probe \
sim:/nmea_tx/clk76800 \
sim:/nmea_tx/s_count76800 \
sim:/nmea_tx/s_clk76800 \
sim:/nmea_tx/s_count4800 \
sim:/nmea_tx/s_clk4800 \
sim:/nmea_tx/s_count1 \
sim:/nmea_tx/s_clk1 \
sim:/nmea_tx/done \
sim:/nmea_tx/fin_tx \
sim:/nmea_tx/start_stop \
sim:/nmea_tx/raz_n \
sim:/nmea_tx/count_bit \
sim:/nmea_tx/synchro \
sim:/nmea_tx/centaine \
sim:/nmea_tx/dizaine \
sim:/nmea_tx/unite \
sim:/nmea_tx/trame \
sim:/nmea_tx/etat_nios
run
run
run -continue
run -all
# End time: 10:23:31 on Nov 20,2020, Elapsed time: 0:15:48
# Errors: 0, Warnings: 0
