blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_4,../../../ipstatic/simulation/blk_mem_gen_v8_4.v,
w_im_bram.v,verilog,xil_defaultlib,../../../../fft_architecture.gen/sources_1/ip/w_im_bram/sim/w_im_bram.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
