
*** Running vivado
    with args -log Project_File.vds -m64 -mode batch -messageDb vivado.pb -notrace -source Project_File.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source Project_File.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.0 available at C:/Xilinx/Vivado/2016.2/data/boards/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.0 available at C:/Xilinx/Vivado/2016.2/data/boards/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at C:/Xilinx/Vivado/2016.2/data/boards/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
Command: synth_design -top Project_File -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7344 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 278.137 ; gain = 71.563
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Project_File' [P:/Courses/Lab_A03_group_10/ENEL373/ALUProject.srcs/sources_1/new/Project_File.vhd:46]
INFO: [Synth 8-3491] module 'clock_divider' declared at '//file/UsersD$/dgr74/Home/My Documents/My Pictures/clock_divider.vhd:21' bound to instance 'stage0' of component 'clock_divider' [P:/Courses/Lab_A03_group_10/ENEL373/ALUProject.srcs/sources_1/new/Project_File.vhd:92]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [//file/UsersD$/dgr74/Home/My Documents/My Pictures/clock_divider.vhd:54]
	Parameter INPUT_FREQUENCY bound to: 10000000 - type: integer 
	Parameter OUTPUT_FREQUENCY bound to: 1000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (1#1) [//file/UsersD$/dgr74/Home/My Documents/My Pictures/clock_divider.vhd:54]
INFO: [Synth 8-3491] module 'FSM' declared at 'P:/Courses/Lab_A03_group_10/ENEL373/ALUProject.srcs/sources_1/new/FSM.vhd:25' bound to instance 'stage2' of component 'FSM' [P:/Courses/Lab_A03_group_10/ENEL373/ALUProject.srcs/sources_1/new/Project_File.vhd:93]
INFO: [Synth 8-638] synthesizing module 'FSM' [P:/Courses/Lab_A03_group_10/ENEL373/ALUProject.srcs/sources_1/new/FSM.vhd:31]
WARNING: [Synth 8-614] signal 'x' is read in the process but is not in the sensitivity list [P:/Courses/Lab_A03_group_10/ENEL373/ALUProject.srcs/sources_1/new/FSM.vhd:54]
WARNING: [Synth 8-614] signal 'next_state' is read in the process but is not in the sensitivity list [P:/Courses/Lab_A03_group_10/ENEL373/ALUProject.srcs/sources_1/new/FSM.vhd:54]
WARNING: [Synth 8-614] signal 'current_state' is read in the process but is not in the sensitivity list [P:/Courses/Lab_A03_group_10/ENEL373/ALUProject.srcs/sources_1/new/FSM.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'FSM' (2#1) [P:/Courses/Lab_A03_group_10/ENEL373/ALUProject.srcs/sources_1/new/FSM.vhd:31]
INFO: [Synth 8-3491] module 'reg_8_en' declared at 'P:/Courses/Lab_A03_group_10/ENEL373/ALUProject.srcs/sources_1/imports/new/red_8_en.vhd:8' bound to instance 'stage3' of component 'reg_8_en' [P:/Courses/Lab_A03_group_10/ENEL373/ALUProject.srcs/sources_1/new/Project_File.vhd:94]
INFO: [Synth 8-638] synthesizing module 'reg_8_en' [P:/Courses/Lab_A03_group_10/ENEL373/ALUProject.srcs/sources_1/imports/new/red_8_en.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'reg_8_en' (3#1) [P:/Courses/Lab_A03_group_10/ENEL373/ALUProject.srcs/sources_1/imports/new/red_8_en.vhd:15]
INFO: [Synth 8-3491] module 'reg_8_en' declared at 'P:/Courses/Lab_A03_group_10/ENEL373/ALUProject.srcs/sources_1/imports/new/red_8_en.vhd:8' bound to instance 'stage4' of component 'reg_8_en' [P:/Courses/Lab_A03_group_10/ENEL373/ALUProject.srcs/sources_1/new/Project_File.vhd:95]
INFO: [Synth 8-3491] module 'reg_8_en' declared at 'P:/Courses/Lab_A03_group_10/ENEL373/ALUProject.srcs/sources_1/imports/new/red_8_en.vhd:8' bound to instance 'stage5' of component 'reg_8_en' [P:/Courses/Lab_A03_group_10/ENEL373/ALUProject.srcs/sources_1/new/Project_File.vhd:96]
INFO: [Synth 8-3491] module 'tristbuf_8' declared at 'P:/Courses/Lab_A03_group_10/ENEL373/ALUProject.srcs/sources_1/imports/sources_1/new/tristbuf_8.vhd:8' bound to instance 'stage6' of component 'tristbuf_8' [P:/Courses/Lab_A03_group_10/ENEL373/ALUProject.srcs/sources_1/new/Project_File.vhd:97]
INFO: [Synth 8-638] synthesizing module 'tristbuf_8' [P:/Courses/Lab_A03_group_10/ENEL373/ALUProject.srcs/sources_1/imports/sources_1/new/tristbuf_8.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'tristbuf_8' (4#1) [P:/Courses/Lab_A03_group_10/ENEL373/ALUProject.srcs/sources_1/imports/sources_1/new/tristbuf_8.vhd:14]
INFO: [Synth 8-3491] module 'tristbuf_8' declared at 'P:/Courses/Lab_A03_group_10/ENEL373/ALUProject.srcs/sources_1/imports/sources_1/new/tristbuf_8.vhd:8' bound to instance 'stage7' of component 'tristbuf_8' [P:/Courses/Lab_A03_group_10/ENEL373/ALUProject.srcs/sources_1/new/Project_File.vhd:98]
INFO: [Synth 8-3491] module 'tristbuf_8' declared at 'P:/Courses/Lab_A03_group_10/ENEL373/ALUProject.srcs/sources_1/imports/sources_1/new/tristbuf_8.vhd:8' bound to instance 'stage8' of component 'tristbuf_8' [P:/Courses/Lab_A03_group_10/ENEL373/ALUProject.srcs/sources_1/new/Project_File.vhd:99]
INFO: [Synth 8-3491] module 'my_ALU' declared at 'P:/Courses/Lab_A03_group_10/ENEL373/ALUProject.srcs/sources_1/imports/new/my_ALU.vhd:35' bound to instance 'stage9' of component 'my_ALU' [P:/Courses/Lab_A03_group_10/ENEL373/ALUProject.srcs/sources_1/new/Project_File.vhd:100]
INFO: [Synth 8-638] synthesizing module 'my_ALU' [P:/Courses/Lab_A03_group_10/ENEL373/ALUProject.srcs/sources_1/imports/new/my_ALU.vhd:43]
WARNING: [Synth 8-614] signal 'OperandA' is read in the process but is not in the sensitivity list [P:/Courses/Lab_A03_group_10/ENEL373/ALUProject.srcs/sources_1/imports/new/my_ALU.vhd:46]
WARNING: [Synth 8-614] signal 'OperandB' is read in the process but is not in the sensitivity list [P:/Courses/Lab_A03_group_10/ENEL373/ALUProject.srcs/sources_1/imports/new/my_ALU.vhd:46]
WARNING: [Synth 8-614] signal 'temp' is read in the process but is not in the sensitivity list [P:/Courses/Lab_A03_group_10/ENEL373/ALUProject.srcs/sources_1/imports/new/my_ALU.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'my_ALU' (5#1) [P:/Courses/Lab_A03_group_10/ENEL373/ALUProject.srcs/sources_1/imports/new/my_ALU.vhd:43]
INFO: [Synth 8-3491] module 'reg_8_en' declared at 'P:/Courses/Lab_A03_group_10/ENEL373/ALUProject.srcs/sources_1/imports/new/red_8_en.vhd:8' bound to instance 'stage10' of component 'reg_8_en' [P:/Courses/Lab_A03_group_10/ENEL373/ALUProject.srcs/sources_1/new/Project_File.vhd:101]
INFO: [Synth 8-3491] module 'reg_1_en' declared at 'P:/Courses/Lab_A03_group_10/ENEL373/ALUProject.srcs/sources_1/new/reg_1_en.vhd:34' bound to instance 'stage11' of component 'reg_1_en' [P:/Courses/Lab_A03_group_10/ENEL373/ALUProject.srcs/sources_1/new/Project_File.vhd:102]
INFO: [Synth 8-638] synthesizing module 'reg_1_en' [P:/Courses/Lab_A03_group_10/ENEL373/ALUProject.srcs/sources_1/new/reg_1_en.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'reg_1_en' (6#1) [P:/Courses/Lab_A03_group_10/ENEL373/ALUProject.srcs/sources_1/new/reg_1_en.vhd:41]
WARNING: [Synth 8-3848] Net AN in module/entity Project_File does not have driver. [P:/Courses/Lab_A03_group_10/ENEL373/ALUProject.srcs/sources_1/new/Project_File.vhd:40]
WARNING: [Synth 8-3848] Net numbers in module/entity Project_File does not have driver. [P:/Courses/Lab_A03_group_10/ENEL373/ALUProject.srcs/sources_1/new/Project_File.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Project_File' (7#1) [P:/Courses/Lab_A03_group_10/ENEL373/ALUProject.srcs/sources_1/new/Project_File.vhd:46]
WARNING: [Synth 8-3331] design Project_File has unconnected port AN[7]
WARNING: [Synth 8-3331] design Project_File has unconnected port AN[6]
WARNING: [Synth 8-3331] design Project_File has unconnected port AN[5]
WARNING: [Synth 8-3331] design Project_File has unconnected port AN[4]
WARNING: [Synth 8-3331] design Project_File has unconnected port AN[3]
WARNING: [Synth 8-3331] design Project_File has unconnected port AN[2]
WARNING: [Synth 8-3331] design Project_File has unconnected port AN[1]
WARNING: [Synth 8-3331] design Project_File has unconnected port AN[0]
WARNING: [Synth 8-3331] design Project_File has unconnected port numbers[0]
WARNING: [Synth 8-3331] design Project_File has unconnected port numbers[1]
WARNING: [Synth 8-3331] design Project_File has unconnected port numbers[2]
WARNING: [Synth 8-3331] design Project_File has unconnected port numbers[3]
WARNING: [Synth 8-3331] design Project_File has unconnected port numbers[4]
WARNING: [Synth 8-3331] design Project_File has unconnected port numbers[5]
WARNING: [Synth 8-3331] design Project_File has unconnected port numbers[6]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 315.547 ; gain = 108.973
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 315.547 ; gain = 108.973
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [P:/Courses/Lab_A03_group_10/ENEL373/ALUProject.srcs/constrs_1/imports/ALUProject/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'SW[8]'. [P:/Courses/Lab_A03_group_10/ENEL373/ALUProject.srcs/constrs_1/imports/ALUProject/Nexys4DDR_Master.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/Courses/Lab_A03_group_10/ENEL373/ALUProject.srcs/constrs_1/imports/ALUProject/Nexys4DDR_Master.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[9]'. [P:/Courses/Lab_A03_group_10/ENEL373/ALUProject.srcs/constrs_1/imports/ALUProject/Nexys4DDR_Master.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/Courses/Lab_A03_group_10/ENEL373/ALUProject.srcs/constrs_1/imports/ALUProject/Nexys4DDR_Master.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[10]'. [P:/Courses/Lab_A03_group_10/ENEL373/ALUProject.srcs/constrs_1/imports/ALUProject/Nexys4DDR_Master.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/Courses/Lab_A03_group_10/ENEL373/ALUProject.srcs/constrs_1/imports/ALUProject/Nexys4DDR_Master.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[11]'. [P:/Courses/Lab_A03_group_10/ENEL373/ALUProject.srcs/constrs_1/imports/ALUProject/Nexys4DDR_Master.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/Courses/Lab_A03_group_10/ENEL373/ALUProject.srcs/constrs_1/imports/ALUProject/Nexys4DDR_Master.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[12]'. [P:/Courses/Lab_A03_group_10/ENEL373/ALUProject.srcs/constrs_1/imports/ALUProject/Nexys4DDR_Master.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/Courses/Lab_A03_group_10/ENEL373/ALUProject.srcs/constrs_1/imports/ALUProject/Nexys4DDR_Master.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[13]'. [P:/Courses/Lab_A03_group_10/ENEL373/ALUProject.srcs/constrs_1/imports/ALUProject/Nexys4DDR_Master.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/Courses/Lab_A03_group_10/ENEL373/ALUProject.srcs/constrs_1/imports/ALUProject/Nexys4DDR_Master.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[14]'. [P:/Courses/Lab_A03_group_10/ENEL373/ALUProject.srcs/constrs_1/imports/ALUProject/Nexys4DDR_Master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/Courses/Lab_A03_group_10/ENEL373/ALUProject.srcs/constrs_1/imports/ALUProject/Nexys4DDR_Master.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[15]'. [P:/Courses/Lab_A03_group_10/ENEL373/ALUProject.srcs/constrs_1/imports/ALUProject/Nexys4DDR_Master.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/Courses/Lab_A03_group_10/ENEL373/ALUProject.srcs/constrs_1/imports/ALUProject/Nexys4DDR_Master.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNL'. [P:/Courses/Lab_A03_group_10/ENEL373/ALUProject.srcs/constrs_1/imports/ALUProject/Nexys4DDR_Master.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/Courses/Lab_A03_group_10/ENEL373/ALUProject.srcs/constrs_1/imports/ALUProject/Nexys4DDR_Master.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNR'. [P:/Courses/Lab_A03_group_10/ENEL373/ALUProject.srcs/constrs_1/imports/ALUProject/Nexys4DDR_Master.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/Courses/Lab_A03_group_10/ENEL373/ALUProject.srcs/constrs_1/imports/ALUProject/Nexys4DDR_Master.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTND'. [P:/Courses/Lab_A03_group_10/ENEL373/ALUProject.srcs/constrs_1/imports/ALUProject/Nexys4DDR_Master.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [P:/Courses/Lab_A03_group_10/ENEL373/ALUProject.srcs/constrs_1/imports/ALUProject/Nexys4DDR_Master.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [P:/Courses/Lab_A03_group_10/ENEL373/ALUProject.srcs/constrs_1/imports/ALUProject/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [P:/Courses/Lab_A03_group_10/ENEL373/ALUProject.srcs/constrs_1/imports/ALUProject/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Project_File_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Project_File_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 618.379 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 618.379 ; gain = 411.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 618.379 ; gain = 411.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 618.379 ; gain = 411.805
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "out_clock" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [P:/Courses/Lab_A03_group_10/ENEL373/ALUProject.srcs/sources_1/imports/new/my_ALU.vhd:48]
WARNING: [Synth 8-327] inferring latch for variable 'y0_reg' [P:/Courses/Lab_A03_group_10/ENEL373/ALUProject.srcs/sources_1/new/FSM.vhd:79]
WARNING: [Synth 8-327] inferring latch for variable 'y1_reg' [P:/Courses/Lab_A03_group_10/ENEL373/ALUProject.srcs/sources_1/new/FSM.vhd:83]
WARNING: [Synth 8-327] inferring latch for variable 'y2_reg' [P:/Courses/Lab_A03_group_10/ENEL373/ALUProject.srcs/sources_1/new/FSM.vhd:88]
WARNING: [Synth 8-327] inferring latch for variable 'y3_reg' [P:/Courses/Lab_A03_group_10/ENEL373/ALUProject.srcs/sources_1/new/FSM.vhd:78]
WARNING: [Synth 8-327] inferring latch for variable 'current_state_reg' [P:/Courses/Lab_A03_group_10/ENEL373/ALUProject.srcs/sources_1/new/FSM.vhd:67]
WARNING: [Synth 8-327] inferring latch for variable 'temp_reg' [P:/Courses/Lab_A03_group_10/ENEL373/ALUProject.srcs/sources_1/imports/new/my_ALU.vhd:56]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 618.379 ; gain = 411.805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clock_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     14 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FSM 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module reg_8_en 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module my_ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 2     
Module reg_1_en 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 618.379 ; gain = 411.805
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "out_clock0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stage0/out_clock" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design Project_File has unconnected port AN[7]
WARNING: [Synth 8-3331] design Project_File has unconnected port AN[6]
WARNING: [Synth 8-3331] design Project_File has unconnected port AN[5]
WARNING: [Synth 8-3331] design Project_File has unconnected port AN[4]
WARNING: [Synth 8-3331] design Project_File has unconnected port AN[3]
WARNING: [Synth 8-3331] design Project_File has unconnected port AN[2]
WARNING: [Synth 8-3331] design Project_File has unconnected port AN[1]
WARNING: [Synth 8-3331] design Project_File has unconnected port AN[0]
WARNING: [Synth 8-3331] design Project_File has unconnected port numbers[0]
WARNING: [Synth 8-3331] design Project_File has unconnected port numbers[1]
WARNING: [Synth 8-3331] design Project_File has unconnected port numbers[2]
WARNING: [Synth 8-3331] design Project_File has unconnected port numbers[3]
WARNING: [Synth 8-3331] design Project_File has unconnected port numbers[4]
WARNING: [Synth 8-3331] design Project_File has unconnected port numbers[5]
WARNING: [Synth 8-3331] design Project_File has unconnected port numbers[6]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 618.379 ; gain = 411.805
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 618.379 ; gain = 411.805

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (stage9/temp_reg[7]) is unused and will be removed from module Project_File.
WARNING: [Synth 8-3332] Sequential element (stage9/temp_reg[6]) is unused and will be removed from module Project_File.
WARNING: [Synth 8-3332] Sequential element (stage9/temp_reg[5]) is unused and will be removed from module Project_File.
WARNING: [Synth 8-3332] Sequential element (stage9/temp_reg[4]) is unused and will be removed from module Project_File.
WARNING: [Synth 8-3332] Sequential element (stage9/temp_reg[3]) is unused and will be removed from module Project_File.
WARNING: [Synth 8-3332] Sequential element (stage9/temp_reg[2]) is unused and will be removed from module Project_File.
WARNING: [Synth 8-3332] Sequential element (stage9/temp_reg[1]) is unused and will be removed from module Project_File.
WARNING: [Synth 8-3332] Sequential element (stage9/temp_reg[0]) is unused and will be removed from module Project_File.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 618.379 ; gain = 411.805
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 618.379 ; gain = 411.805

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 618.379 ; gain = 411.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 618.379 ; gain = 411.805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 618.379 ; gain = 411.805
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 618.379 ; gain = 411.805

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 618.379 ; gain = 411.805
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 618.379 ; gain = 411.805
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 618.379 ; gain = 411.805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 618.379 ; gain = 411.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 618.379 ; gain = 411.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 618.379 ; gain = 411.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 618.379 ; gain = 411.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    20|
|3     |LUT1   |    49|
|4     |LUT2   |    65|
|5     |LUT3   |     9|
|6     |LUT4   |     3|
|7     |LUT5   |     1|
|8     |LUT6   |    13|
|9     |FDPE   |     1|
|10    |FDRE   |    80|
|11    |LD     |     7|
|12    |IBUF   |    10|
|13    |OBUF   |    20|
|14    |OBUFT  |    15|
+------+-------+------+

Report Instance Areas: 
+------+----------+--------------+------+
|      |Instance  |Module        |Cells |
+------+----------+--------------+------+
|1     |top       |              |   295|
|2     |  stage0  |clock_divider |    39|
|3     |  stage10 |reg_8_en      |     8|
|4     |  stage11 |reg_1_en      |     1|
|5     |  stage2  |FSM           |   120|
|6     |  stage3  |reg_8_en_0    |    18|
|7     |  stage4  |reg_8_en_1    |    24|
|8     |  stage5  |reg_8_en_2    |    27|
|9     |  stage9  |my_ALU        |    11|
+------+----------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 618.379 ; gain = 411.805
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 29 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 618.379 ; gain = 108.973
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 618.379 ; gain = 411.805
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  LD => LDCE: 6 instances
  LD => LDCE (inverted pins: G): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 67 Warnings, 11 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 618.379 ; gain = 411.805
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 618.379 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon May 13 09:59:52 2019...
