Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Mon Apr 11 17:21:10 2016
| Host         : Study running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file linebuffer_test_wrapper_timing_summary_routed.rpt -rpx linebuffer_test_wrapper_timing_summary_routed.rpx
| Design       : linebuffer_test_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 108 register/latch pins with no clock driven by root clock pin: pclk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 437 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 368 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There is 1 generated clock that is not connected to a clock source. (HIGH)


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.563        0.000                      0                21488        0.026        0.000                      0                21488        1.178        0.000                       0                  8384  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                         ------------         ----------      --------------
clk                                           {0.000 4.000}        8.000           125.000         
  clk_out1_linebuffer_test_clk_wiz_0_0        {0.000 20.833}       41.667          24.000          
  clk_out1_linebuffer_test_clk_wiz_0_1        {0.000 8.333}        16.667          60.000          
    linebuffer_test_i/rgb2dvi_0/U0/SerialClk  {0.000 1.667}        3.333           300.000         
  clk_out2_linebuffer_test_clk_wiz_0_1        {0.000 1.667}        3.333           300.000         
  clk_out3_linebuffer_test_clk_wiz_0_1        {0.000 2.500}        5.000           200.000         
  clkfbout_linebuffer_test_clk_wiz_0_0        {0.000 20.000}       40.000          25.000          
  clkfbout_linebuffer_test_clk_wiz_0_1        {0.000 20.000}       40.000          25.000          
clk_fpga_0                                    {0.000 5.000}        10.000          100.000         
sys_clk_pin                                   {0.000 4.000}        8.000           125.000         
  clk_out1_linebuffer_test_clk_wiz_0_0_1      {0.000 20.833}       41.667          24.000          
  clk_out1_linebuffer_test_clk_wiz_0_1_1      {0.000 8.333}        16.667          60.000          
  clk_out2_linebuffer_test_clk_wiz_0_1_1      {0.000 1.667}        3.333           300.000         
  clk_out3_linebuffer_test_clk_wiz_0_1_1      {0.000 2.500}        5.000           200.000         
  clkfbout_linebuffer_test_clk_wiz_0_0_1      {0.000 20.000}       40.000          25.000          
  clkfbout_linebuffer_test_clk_wiz_0_1_1      {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                             2.000        0.000                       0                     2  
  clk_out1_linebuffer_test_clk_wiz_0_0             35.698        0.000                      0                  179        0.182        0.000                      0                  179       20.333        0.000                       0                    95  
  clk_out1_linebuffer_test_clk_wiz_0_1             10.379        0.000                      0                  449        0.204        0.000                      0                  449        7.833        0.000                       0                   216  
    linebuffer_test_i/rgb2dvi_0/U0/SerialClk                                                                                                                                                    1.666        0.000                       0                     8  
  clk_out2_linebuffer_test_clk_wiz_0_1                                                                                                                                                          1.178        0.000                       0                     2  
  clk_out3_linebuffer_test_clk_wiz_0_1              0.791        0.000                      0                   97        0.221        0.000                      0                   97        2.000        0.000                       0                    63  
  clkfbout_linebuffer_test_clk_wiz_0_0                                                                                                                                                         12.633        0.000                       0                     3  
  clkfbout_linebuffer_test_clk_wiz_0_1                                                                                                                                                         37.845        0.000                       0                     3  
clk_fpga_0                                          0.563        0.000                      0                20319        0.030        0.000                      0                20319        3.750        0.000                       0                  7992  
sys_clk_pin                                                                                                                                                                                     2.000        0.000                       0                     2  
  clk_out1_linebuffer_test_clk_wiz_0_0_1           35.700        0.000                      0                  179        0.182        0.000                      0                  179       20.333        0.000                       0                    95  
  clk_out1_linebuffer_test_clk_wiz_0_1_1           10.385        0.000                      0                  449        0.204        0.000                      0                  449        7.833        0.000                       0                   216  
  clk_out2_linebuffer_test_clk_wiz_0_1_1                                                                                                                                                        1.178        0.000                       0                     2  
  clk_out3_linebuffer_test_clk_wiz_0_1_1            0.793        0.000                      0                   97        0.221        0.000                      0                   97        2.000        0.000                       0                    63  
  clkfbout_linebuffer_test_clk_wiz_0_0_1                                                                                                                                                       12.633        0.000                       0                     3  
  clkfbout_linebuffer_test_clk_wiz_0_1_1                                                                                                                                                       37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                              To Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                              --------                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_linebuffer_test_clk_wiz_0_0_1  clk_out1_linebuffer_test_clk_wiz_0_0         35.698        0.000                      0                  179        0.066        0.000                      0                  179  
clk_out1_linebuffer_test_clk_wiz_0_1_1  clk_out1_linebuffer_test_clk_wiz_0_1         10.379        0.000                      0                  449        0.026        0.000                      0                  449  
clk_out3_linebuffer_test_clk_wiz_0_1_1  clk_out3_linebuffer_test_clk_wiz_0_1          0.791        0.000                      0                   97        0.079        0.000                      0                   97  
clk_out1_linebuffer_test_clk_wiz_0_0    clk_out1_linebuffer_test_clk_wiz_0_0_1       35.698        0.000                      0                  179        0.066        0.000                      0                  179  
clk_out1_linebuffer_test_clk_wiz_0_1    clk_out1_linebuffer_test_clk_wiz_0_1_1       10.379        0.000                      0                  449        0.026        0.000                      0                  449  
clk_out3_linebuffer_test_clk_wiz_0_1    clk_out3_linebuffer_test_clk_wiz_0_1_1        0.791        0.000                      0                   97        0.079        0.000                      0                   97  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               1.985        0.000                      0                  444        0.315        0.000                      0                  444  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     PLLE2_ADV/CLKIN1   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1   linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1   linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1   n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1   linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1   n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1   linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1   n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1   linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1   n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1   linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_linebuffer_test_clk_wiz_0_0
  To Clock:  clk_out1_linebuffer_test_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       35.698ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.698ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.364ns  (logic 1.076ns (20.061%)  route 4.288ns (79.939%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 39.700 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.756    -2.327    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X39Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.871 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/Q
                         net (fo=3, routed)           1.146    -0.725    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][4]
    SLICE_X39Y48         LUT6 (Prop_lut6_I5_O)        0.124    -0.601 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.451    -0.150    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X39Y47         LUT6 (Prop_lut6_I2_O)        0.124    -0.026 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.597     0.571    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.695 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          0.338     1.033    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X42Y48         LUT6 (Prop_lut6_I2_O)        0.124     1.157 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.599     1.757    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X41Y47         LUT5 (Prop_lut5_I2_O)        0.124     1.881 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[30]_i_1/O
                         net (fo=12, routed)          1.156     3.037    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.580    39.700    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[20]/C
                         clock pessimism             -0.421    39.279    
                         clock uncertainty           -0.115    39.163    
    SLICE_X40Y49         FDRE (Setup_fdre_C_R)       -0.429    38.734    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[20]
  -------------------------------------------------------------------
                         required time                         38.734    
                         arrival time                          -3.037    
  -------------------------------------------------------------------
                         slack                                 35.698    

Slack (MET) :             35.698ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.364ns  (logic 1.076ns (20.061%)  route 4.288ns (79.939%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 39.700 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.756    -2.327    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X39Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.871 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/Q
                         net (fo=3, routed)           1.146    -0.725    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][4]
    SLICE_X39Y48         LUT6 (Prop_lut6_I5_O)        0.124    -0.601 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.451    -0.150    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X39Y47         LUT6 (Prop_lut6_I2_O)        0.124    -0.026 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.597     0.571    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.695 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          0.338     1.033    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X42Y48         LUT6 (Prop_lut6_I2_O)        0.124     1.157 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.599     1.757    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X41Y47         LUT5 (Prop_lut5_I2_O)        0.124     1.881 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[30]_i_1/O
                         net (fo=12, routed)          1.156     3.037    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.580    39.700    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[21]/C
                         clock pessimism             -0.421    39.279    
                         clock uncertainty           -0.115    39.163    
    SLICE_X40Y49         FDRE (Setup_fdre_C_R)       -0.429    38.734    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[21]
  -------------------------------------------------------------------
                         required time                         38.734    
                         arrival time                          -3.037    
  -------------------------------------------------------------------
                         slack                                 35.698    

Slack (MET) :             35.698ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.364ns  (logic 1.076ns (20.061%)  route 4.288ns (79.939%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 39.700 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.756    -2.327    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X39Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.871 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/Q
                         net (fo=3, routed)           1.146    -0.725    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][4]
    SLICE_X39Y48         LUT6 (Prop_lut6_I5_O)        0.124    -0.601 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.451    -0.150    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X39Y47         LUT6 (Prop_lut6_I2_O)        0.124    -0.026 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.597     0.571    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.695 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          0.338     1.033    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X42Y48         LUT6 (Prop_lut6_I2_O)        0.124     1.157 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.599     1.757    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X41Y47         LUT5 (Prop_lut5_I2_O)        0.124     1.881 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[30]_i_1/O
                         net (fo=12, routed)          1.156     3.037    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.580    39.700    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[28]/C
                         clock pessimism             -0.421    39.279    
                         clock uncertainty           -0.115    39.163    
    SLICE_X40Y49         FDRE (Setup_fdre_C_R)       -0.429    38.734    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[28]
  -------------------------------------------------------------------
                         required time                         38.734    
                         arrival time                          -3.037    
  -------------------------------------------------------------------
                         slack                                 35.698    

Slack (MET) :             35.698ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.364ns  (logic 1.076ns (20.061%)  route 4.288ns (79.939%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 39.700 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.756    -2.327    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X39Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.871 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/Q
                         net (fo=3, routed)           1.146    -0.725    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][4]
    SLICE_X39Y48         LUT6 (Prop_lut6_I5_O)        0.124    -0.601 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.451    -0.150    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X39Y47         LUT6 (Prop_lut6_I2_O)        0.124    -0.026 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.597     0.571    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.695 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          0.338     1.033    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X42Y48         LUT6 (Prop_lut6_I2_O)        0.124     1.157 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.599     1.757    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X41Y47         LUT5 (Prop_lut5_I2_O)        0.124     1.881 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[30]_i_1/O
                         net (fo=12, routed)          1.156     3.037    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.580    39.700    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[29]/C
                         clock pessimism             -0.421    39.279    
                         clock uncertainty           -0.115    39.163    
    SLICE_X40Y49         FDRE (Setup_fdre_C_R)       -0.429    38.734    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[29]
  -------------------------------------------------------------------
                         required time                         38.734    
                         arrival time                          -3.037    
  -------------------------------------------------------------------
                         slack                                 35.698    

Slack (MET) :             35.698ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.364ns  (logic 1.076ns (20.061%)  route 4.288ns (79.939%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 39.700 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.756    -2.327    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X39Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.871 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/Q
                         net (fo=3, routed)           1.146    -0.725    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][4]
    SLICE_X39Y48         LUT6 (Prop_lut6_I5_O)        0.124    -0.601 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.451    -0.150    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X39Y47         LUT6 (Prop_lut6_I2_O)        0.124    -0.026 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.597     0.571    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.695 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          0.338     1.033    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X42Y48         LUT6 (Prop_lut6_I2_O)        0.124     1.157 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.599     1.757    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X41Y47         LUT5 (Prop_lut5_I2_O)        0.124     1.881 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[30]_i_1/O
                         net (fo=12, routed)          1.156     3.037    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.580    39.700    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[30]/C
                         clock pessimism             -0.421    39.279    
                         clock uncertainty           -0.115    39.163    
    SLICE_X40Y49         FDRE (Setup_fdre_C_R)       -0.429    38.734    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[30]
  -------------------------------------------------------------------
                         required time                         38.734    
                         arrival time                          -3.037    
  -------------------------------------------------------------------
                         slack                                 35.698    

Slack (MET) :             35.962ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.322ns  (logic 1.076ns (20.216%)  route 4.246ns (79.784%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.968ns = ( 39.699 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.756    -2.327    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X39Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.871 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/Q
                         net (fo=3, routed)           1.146    -0.725    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][4]
    SLICE_X39Y48         LUT6 (Prop_lut6_I5_O)        0.124    -0.601 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.451    -0.150    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X39Y47         LUT6 (Prop_lut6_I2_O)        0.124    -0.026 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.597     0.571    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.695 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          0.338     1.033    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X42Y48         LUT6 (Prop_lut6_I2_O)        0.124     1.157 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.800     1.957    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I3_O)        0.124     2.081 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          0.914     2.996    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X41Y45         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.579    39.699    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y45         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[0]/C
                         clock pessimism             -0.421    39.278    
                         clock uncertainty           -0.115    39.162    
    SLICE_X41Y45         FDRE (Setup_fdre_C_CE)      -0.205    38.957    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[0]
  -------------------------------------------------------------------
                         required time                         38.957    
                         arrival time                          -2.996    
  -------------------------------------------------------------------
                         slack                                 35.962    

Slack (MET) :             35.962ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.322ns  (logic 1.076ns (20.216%)  route 4.246ns (79.784%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.968ns = ( 39.699 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.756    -2.327    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X39Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.871 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/Q
                         net (fo=3, routed)           1.146    -0.725    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][4]
    SLICE_X39Y48         LUT6 (Prop_lut6_I5_O)        0.124    -0.601 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.451    -0.150    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X39Y47         LUT6 (Prop_lut6_I2_O)        0.124    -0.026 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.597     0.571    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.695 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          0.338     1.033    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X42Y48         LUT6 (Prop_lut6_I2_O)        0.124     1.157 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.800     1.957    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I3_O)        0.124     2.081 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          0.914     2.996    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X41Y45         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.579    39.699    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y45         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[12]/C
                         clock pessimism             -0.421    39.278    
                         clock uncertainty           -0.115    39.162    
    SLICE_X41Y45         FDRE (Setup_fdre_C_CE)      -0.205    38.957    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[12]
  -------------------------------------------------------------------
                         required time                         38.957    
                         arrival time                          -2.996    
  -------------------------------------------------------------------
                         slack                                 35.962    

Slack (MET) :             35.962ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.322ns  (logic 1.076ns (20.216%)  route 4.246ns (79.784%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.968ns = ( 39.699 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.756    -2.327    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X39Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.871 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/Q
                         net (fo=3, routed)           1.146    -0.725    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][4]
    SLICE_X39Y48         LUT6 (Prop_lut6_I5_O)        0.124    -0.601 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.451    -0.150    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X39Y47         LUT6 (Prop_lut6_I2_O)        0.124    -0.026 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.597     0.571    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.695 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          0.338     1.033    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X42Y48         LUT6 (Prop_lut6_I2_O)        0.124     1.157 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.800     1.957    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I3_O)        0.124     2.081 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          0.914     2.996    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X41Y45         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.579    39.699    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y45         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[5]/C
                         clock pessimism             -0.421    39.278    
                         clock uncertainty           -0.115    39.162    
    SLICE_X41Y45         FDRE (Setup_fdre_C_CE)      -0.205    38.957    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[5]
  -------------------------------------------------------------------
                         required time                         38.957    
                         arrival time                          -2.996    
  -------------------------------------------------------------------
                         slack                                 35.962    

Slack (MET) :             35.962ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.322ns  (logic 1.076ns (20.216%)  route 4.246ns (79.784%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.968ns = ( 39.699 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.756    -2.327    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X39Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.871 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/Q
                         net (fo=3, routed)           1.146    -0.725    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][4]
    SLICE_X39Y48         LUT6 (Prop_lut6_I5_O)        0.124    -0.601 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.451    -0.150    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X39Y47         LUT6 (Prop_lut6_I2_O)        0.124    -0.026 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.597     0.571    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.695 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          0.338     1.033    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X42Y48         LUT6 (Prop_lut6_I2_O)        0.124     1.157 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.800     1.957    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I3_O)        0.124     2.081 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          0.914     2.996    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X41Y45         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.579    39.699    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y45         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[6]/C
                         clock pessimism             -0.421    39.278    
                         clock uncertainty           -0.115    39.162    
    SLICE_X41Y45         FDRE (Setup_fdre_C_CE)      -0.205    38.957    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[6]
  -------------------------------------------------------------------
                         required time                         38.957    
                         arrival time                          -2.996    
  -------------------------------------------------------------------
                         slack                                 35.962    

Slack (MET) :             35.962ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.322ns  (logic 1.076ns (20.216%)  route 4.246ns (79.784%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.968ns = ( 39.699 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.756    -2.327    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X39Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.871 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/Q
                         net (fo=3, routed)           1.146    -0.725    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][4]
    SLICE_X39Y48         LUT6 (Prop_lut6_I5_O)        0.124    -0.601 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.451    -0.150    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X39Y47         LUT6 (Prop_lut6_I2_O)        0.124    -0.026 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.597     0.571    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.695 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          0.338     1.033    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X42Y48         LUT6 (Prop_lut6_I2_O)        0.124     1.157 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.800     1.957    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I3_O)        0.124     2.081 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          0.914     2.996    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X41Y45         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.579    39.699    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y45         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[7]/C
                         clock pessimism             -0.421    39.278    
                         clock uncertainty           -0.115    39.162    
    SLICE_X41Y45         FDRE (Setup_fdre_C_CE)      -0.205    38.957    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[7]
  -------------------------------------------------------------------
                         required time                         38.957    
                         arrival time                          -2.996    
  -------------------------------------------------------------------
                         slack                                 35.962    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.391%)  route 0.150ns (44.609%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.595    -0.483    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[11]/Q
                         net (fo=1, routed)           0.150    -0.192    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg_n_0_[11]
    SLICE_X38Y48         LUT3 (Prop_lut3_I0_O)        0.045    -0.147 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[12]_i_1_n_0
    SLICE_X38Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.862    -0.261    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X38Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[12]/C
                         clock pessimism             -0.188    -0.449    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.120    -0.329    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[12]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.880%)  route 0.121ns (46.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.595    -0.483    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[24]/Q
                         net (fo=1, routed)           0.121    -0.221    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg_n_0_[24]
    SLICE_X40Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.864    -0.259    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[25]/C
                         clock pessimism             -0.224    -0.483    
    SLICE_X40Y47         FDRE (Hold_fdre_C_D)         0.075    -0.408    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[25]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.880%)  route 0.121ns (46.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.595    -0.483    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[29]/Q
                         net (fo=1, routed)           0.121    -0.221    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg_n_0_[29]
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.864    -0.259    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[30]/C
                         clock pessimism             -0.224    -0.483    
    SLICE_X40Y49         FDRE (Hold_fdre_C_D)         0.075    -0.408    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[30]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.247ns (74.675%)  route 0.084ns (25.325%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.593    -0.485    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X38Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.148    -0.337 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[7]/Q
                         net (fo=1, routed)           0.084    -0.253    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg_n_0_[7]
    SLICE_X38Y48         LUT3 (Prop_lut3_I0_O)        0.099    -0.154 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.154    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[8]_i_1_n_0
    SLICE_X38Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.862    -0.261    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X38Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[8]/C
                         clock pessimism             -0.224    -0.485    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.121    -0.364    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[8]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.249ns (72.541%)  route 0.094ns (27.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.593    -0.485    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X38Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.148    -0.337 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[6]/Q
                         net (fo=1, routed)           0.094    -0.243    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg_n_0_[6]
    SLICE_X38Y48         LUT3 (Prop_lut3_I0_O)        0.101    -0.142 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.142    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[7]_i_1_n_0
    SLICE_X38Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.862    -0.261    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X38Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[7]/C
                         clock pessimism             -0.224    -0.485    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.131    -0.354    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.427%)  route 0.162ns (46.573%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.593    -0.485    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X39Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.344 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[7]/Q
                         net (fo=3, routed)           0.162    -0.182    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[15][7]
    SLICE_X38Y47         LUT3 (Prop_lut3_I2_O)        0.045    -0.137 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.137    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[10]_i_1_n_0
    SLICE_X38Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.862    -0.261    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X38Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[10]/C
                         clock pessimism             -0.211    -0.472    
    SLICE_X38Y47         FDRE (Hold_fdre_C_D)         0.121    -0.351    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[10]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.226ns (72.544%)  route 0.086ns (27.456%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.260ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.594    -0.484    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y44         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDRE (Prop_fdre_C_Q)         0.128    -0.356 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[16]/Q
                         net (fo=1, routed)           0.086    -0.270    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg_n_0_[16]
    SLICE_X41Y44         LUT3 (Prop_lut3_I0_O)        0.098    -0.172 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.172    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[17]_i_1_n_0
    SLICE_X41Y44         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.863    -0.260    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y44         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[17]/C
                         clock pessimism             -0.224    -0.484    
    SLICE_X41Y44         FDRE (Hold_fdre_C_D)         0.092    -0.392    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[17]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.209ns (57.320%)  route 0.156ns (42.680%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.595    -0.483    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X42Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.319 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[3]/Q
                         net (fo=7, routed)           0.156    -0.163    linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg__1[3]
    SLICE_X42Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.118 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.118    linebuffer_test_i/ov7670_controller/inst/i2c_sender/p_0_in__0[5]
    SLICE_X42Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.864    -0.259    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X42Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[5]/C
                         clock pessimism             -0.208    -0.467    
    SLICE_X42Y47         FDRE (Hold_fdre_C_D)         0.121    -0.346    linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[5]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.592    -0.486    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X39Y44         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.345 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[27]/Q
                         net (fo=1, routed)           0.156    -0.189    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg_n_0_[27]
    SLICE_X39Y44         LUT3 (Prop_lut3_I0_O)        0.042    -0.147 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[28]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[28]_i_1_n_0
    SLICE_X39Y44         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.861    -0.262    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X39Y44         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[28]/C
                         clock pessimism             -0.224    -0.486    
    SLICE_X39Y44         FDRE (Hold_fdre_C_D)         0.107    -0.379    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[28]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.183ns (53.493%)  route 0.159ns (46.507%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.260ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.594    -0.484    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y44         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[18]/Q
                         net (fo=1, routed)           0.159    -0.184    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg_n_0_[18]
    SLICE_X41Y44         LUT3 (Prop_lut3_I0_O)        0.042    -0.142 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.142    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[19]_i_1_n_0
    SLICE_X41Y44         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.863    -0.260    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y44         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[19]/C
                         clock pessimism             -0.224    -0.484    
    SLICE_X41Y44         FDRE (Hold_fdre_C_D)         0.107    -0.377    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[19]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.235    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_linebuffer_test_clk_wiz_0_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         41.667      39.511     BUFGCTRL_X0Y17  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         41.667      40.418     PLLE2_ADV_X0Y1  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         41.667      40.667     SLICE_X41Y45    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.667      40.667     SLICE_X40Y44    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.667      40.667     SLICE_X40Y44    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.667      40.667     SLICE_X41Y45    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.667      40.667     SLICE_X41Y44    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.667      40.667     SLICE_X41Y44    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.667      40.667     SLICE_X41Y44    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.667      40.667     SLICE_X41Y44    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       41.667      118.333    PLLE2_ADV_X0Y1  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X39Y44    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[27]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X39Y44    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[28]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X39Y45    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[29]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X39Y45    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[30]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X41Y45    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X41Y45    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X40Y44    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X40Y44    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X40Y44    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X40Y44    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X41Y45    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X40Y44    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X40Y44    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X41Y45    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X41Y44    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X41Y44    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[14]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X41Y44    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[15]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X41Y44    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[16]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X41Y44    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[17]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X41Y44    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_linebuffer_test_clk_wiz_0_1
  To Clock:  clk_out1_linebuffer_test_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       10.379ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.379ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.950ns  (logic 1.142ns (19.194%)  route 4.808ns (80.806%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 15.124 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.676    -0.899    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X30Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.381 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/Q
                         net (fo=18, routed)          3.972     3.592    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[1]
    SLICE_X34Y93         LUT3 (Prop_lut3_I0_O)        0.152     3.744 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0/O
                         net (fo=2, routed)           0.520     4.263    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0_n_0
    SLICE_X35Y93         LUT6 (Prop_lut6_I5_O)        0.348     4.611 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0/O
                         net (fo=3, routed)           0.316     4.927    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0_n_0
    SLICE_X35Y94         LUT3 (Prop_lut3_I0_O)        0.124     5.051 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[1]_i_1__0/O
                         net (fo=1, routed)           0.000     5.051    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[1]_i_1__0_n_0
    SLICE_X35Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.487    15.124    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X35Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/C
                         clock pessimism              0.454    15.579    
                         clock uncertainty           -0.178    15.401    
    SLICE_X35Y94         FDRE (Setup_fdre_C_D)        0.029    15.430    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.430    
                         arrival time                          -5.051    
  -------------------------------------------------------------------
                         slack                                 10.379    

Slack (MET) :             10.384ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.947ns  (logic 1.142ns (19.203%)  route 4.805ns (80.797%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 15.124 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.676    -0.899    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X30Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.381 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/Q
                         net (fo=18, routed)          3.972     3.592    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[1]
    SLICE_X34Y93         LUT3 (Prop_lut3_I0_O)        0.152     3.744 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0/O
                         net (fo=2, routed)           0.520     4.263    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0_n_0
    SLICE_X35Y93         LUT6 (Prop_lut6_I5_O)        0.348     4.611 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0/O
                         net (fo=3, routed)           0.313     4.924    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0_n_0
    SLICE_X35Y94         LUT6 (Prop_lut6_I0_O)        0.124     5.048 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[2]_i_1__0/O
                         net (fo=1, routed)           0.000     5.048    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[2]_i_1__0_n_0
    SLICE_X35Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.487    15.124    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X35Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism              0.454    15.579    
                         clock uncertainty           -0.178    15.401    
    SLICE_X35Y94         FDRE (Setup_fdre_C_D)        0.031    15.432    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.432    
                         arrival time                          -5.048    
  -------------------------------------------------------------------
                         slack                                 10.384    

Slack (MET) :             10.528ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.801ns  (logic 1.142ns (19.687%)  route 4.659ns (80.313%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 15.124 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.676    -0.899    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X30Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.381 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/Q
                         net (fo=18, routed)          3.972     3.592    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[1]
    SLICE_X34Y93         LUT3 (Prop_lut3_I0_O)        0.152     3.744 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0/O
                         net (fo=2, routed)           0.520     4.263    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0_n_0
    SLICE_X35Y93         LUT6 (Prop_lut6_I5_O)        0.348     4.611 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0/O
                         net (fo=3, routed)           0.167     4.778    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0_n_0
    SLICE_X35Y93         LUT6 (Prop_lut6_I0_O)        0.124     4.902 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_1__0/O
                         net (fo=1, routed)           0.000     4.902    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_1__0_n_0
    SLICE_X35Y93         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.487    15.124    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X35Y93         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.454    15.579    
                         clock uncertainty           -0.178    15.401    
    SLICE_X35Y93         FDRE (Setup_fdre_C_D)        0.029    15.430    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                         15.430    
                         arrival time                          -4.902    
  -------------------------------------------------------------------
                         slack                                 10.528    

Slack (MET) :             10.593ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.811ns  (logic 1.126ns (19.378%)  route 4.685ns (80.622%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 15.199 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.676    -0.899    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X30Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.381 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/Q
                         net (fo=18, routed)          3.565     3.184    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[1]
    SLICE_X36Y94         LUT3 (Prop_lut3_I0_O)        0.152     3.336 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[0]_i_2__1/O
                         net (fo=2, routed)           0.302     3.638    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[0]_i_2__1_n_0
    SLICE_X36Y94         LUT6 (Prop_lut6_I5_O)        0.332     3.970 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_2__1/O
                         net (fo=3, routed)           0.818     4.788    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_2__1_n_0
    SLICE_X36Y93         LUT3 (Prop_lut3_I0_O)        0.124     4.912 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[1]_i_1__1/O
                         net (fo=1, routed)           0.000     4.912    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[1]_i_1__1_n_0
    SLICE_X36Y93         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.562    15.199    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X36Y93         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]/C
                         clock pessimism              0.454    15.654    
                         clock uncertainty           -0.178    15.476    
    SLICE_X36Y93         FDRE (Setup_fdre_C_D)        0.029    15.505    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.505    
                         arrival time                          -4.912    
  -------------------------------------------------------------------
                         slack                                 10.593    

Slack (MET) :             10.623ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.613ns  (logic 1.194ns (21.272%)  route 4.419ns (78.728%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 15.200 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.660    -0.915    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X35Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.419    -0.496 f  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/Q
                         net (fo=17, routed)          2.139     1.643    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg_n_0_[0]
    SLICE_X35Y94         LUT5 (Prop_lut5_I2_O)        0.328     1.971 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_2__0/O
                         net (fo=3, routed)           1.059     3.030    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_2__0_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I0_O)        0.327     3.357 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_1__0/O
                         net (fo=9, routed)           0.833     4.190    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_1__0_n_0
    SLICE_X36Y97         LUT4 (Prop_lut4_I1_O)        0.120     4.310 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2[0]_i_1__0/O
                         net (fo=1, routed)           0.388     4.698    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2[0]_i_1__0_n_0
    SLICE_X36Y97         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.563    15.200    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X36Y97         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[0]/C
                         clock pessimism              0.569    15.769    
                         clock uncertainty           -0.178    15.591    
    SLICE_X36Y97         FDRE (Setup_fdre_C_D)       -0.270    15.321    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[0]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                          -4.698    
  -------------------------------------------------------------------
                         slack                                 10.623    

Slack (MET) :             10.663ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.874ns  (logic 1.318ns (22.439%)  route 4.556ns (77.561%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 15.200 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.660    -0.915    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X35Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.419    -0.496 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/Q
                         net (fo=17, routed)          2.142     1.646    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg_n_0_[0]
    SLICE_X35Y94         LUT6 (Prop_lut6_I5_O)        0.299     1.945 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[1]_i_1__0/O
                         net (fo=4, routed)           0.828     2.773    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[1]_i_1__0_n_0
    SLICE_X36Y95         LUT5 (Prop_lut5_I0_O)        0.150     2.923 f  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_5__0/O
                         net (fo=1, routed)           0.162     3.085    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_5__0_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I0_O)        0.326     3.411 f  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_4__0/O
                         net (fo=6, routed)           1.424     4.835    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_4__0_n_0
    SLICE_X36Y97         LUT3 (Prop_lut3_I2_O)        0.124     4.959 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_1__0/O
                         net (fo=1, routed)           0.000     4.959    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_1__0_n_0
    SLICE_X36Y97         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.563    15.200    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X36Y97         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[3]/C
                         clock pessimism              0.569    15.769    
                         clock uncertainty           -0.178    15.591    
    SLICE_X36Y97         FDRE (Setup_fdre_C_D)        0.031    15.622    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[3]
  -------------------------------------------------------------------
                         required time                         15.622    
                         arrival time                          -4.959    
  -------------------------------------------------------------------
                         slack                                 10.663    

Slack (MET) :             10.675ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.860ns  (logic 1.198ns (20.443%)  route 4.662ns (79.557%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 15.200 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.660    -0.915    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X35Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.419    -0.496 f  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/Q
                         net (fo=17, routed)          2.139     1.643    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg_n_0_[0]
    SLICE_X35Y94         LUT5 (Prop_lut5_I2_O)        0.328     1.971 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_2__0/O
                         net (fo=3, routed)           1.200     3.171    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_2__0_n_0
    SLICE_X36Y96         LUT5 (Prop_lut5_I0_O)        0.327     3.498 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_3__0/O
                         net (fo=6, routed)           1.324     4.821    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_3__0_n_0
    SLICE_X39Y98         LUT6 (Prop_lut6_I5_O)        0.124     4.945 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2[2]_i_1__0/O
                         net (fo=1, routed)           0.000     4.945    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2[2]_i_1__0_n_0
    SLICE_X39Y98         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.563    15.200    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y98         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[2]/C
                         clock pessimism              0.569    15.769    
                         clock uncertainty           -0.178    15.591    
    SLICE_X39Y98         FDRE (Setup_fdre_C_D)        0.029    15.620    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[2]
  -------------------------------------------------------------------
                         required time                         15.620    
                         arrival time                          -4.945    
  -------------------------------------------------------------------
                         slack                                 10.675    

Slack (MET) :             10.678ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.859ns  (logic 1.198ns (20.447%)  route 4.661ns (79.553%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 15.200 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.660    -0.915    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X35Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.419    -0.496 f  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/Q
                         net (fo=17, routed)          2.139     1.643    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg_n_0_[0]
    SLICE_X35Y94         LUT5 (Prop_lut5_I2_O)        0.328     1.971 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_2__0/O
                         net (fo=3, routed)           1.200     3.171    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_2__0_n_0
    SLICE_X36Y96         LUT5 (Prop_lut5_I0_O)        0.327     3.498 f  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_3__0/O
                         net (fo=6, routed)           1.323     4.820    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_3__0_n_0
    SLICE_X39Y98         LUT6 (Prop_lut6_I5_O)        0.124     4.944 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2[3]_i_1__0/O
                         net (fo=1, routed)           0.000     4.944    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2[3]_i_1__0_n_0
    SLICE_X39Y98         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.563    15.200    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y98         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[3]/C
                         clock pessimism              0.569    15.769    
                         clock uncertainty           -0.178    15.591    
    SLICE_X39Y98         FDRE (Setup_fdre_C_D)        0.031    15.622    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[3]
  -------------------------------------------------------------------
                         required time                         15.622    
                         arrival time                          -4.944    
  -------------------------------------------------------------------
                         slack                                 10.678    

Slack (MET) :             10.694ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.710ns  (logic 1.126ns (19.721%)  route 4.584ns (80.279%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 15.199 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.676    -0.899    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X30Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.381 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/Q
                         net (fo=18, routed)          3.565     3.184    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[1]
    SLICE_X36Y94         LUT3 (Prop_lut3_I0_O)        0.152     3.336 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[0]_i_2__1/O
                         net (fo=2, routed)           0.302     3.638    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[0]_i_2__1_n_0
    SLICE_X36Y94         LUT6 (Prop_lut6_I5_O)        0.332     3.970 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_2__1/O
                         net (fo=3, routed)           0.717     4.687    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_2__1_n_0
    SLICE_X37Y94         LUT6 (Prop_lut6_I0_O)        0.124     4.811 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_1__1/O
                         net (fo=1, routed)           0.000     4.811    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_1__1_n_0
    SLICE_X37Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.562    15.199    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X37Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.454    15.654    
                         clock uncertainty           -0.178    15.476    
    SLICE_X37Y94         FDRE (Setup_fdre_C_D)        0.029    15.505    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                         15.505    
                         arrival time                          -4.811    
  -------------------------------------------------------------------
                         slack                                 10.694    

Slack (MET) :             10.704ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.672ns  (logic 1.018ns (17.947%)  route 4.654ns (82.053%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 15.124 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.676    -0.899    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X30Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.381 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/Q
                         net (fo=18, routed)          3.972     3.592    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[1]
    SLICE_X34Y93         LUT3 (Prop_lut3_I0_O)        0.152     3.744 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0/O
                         net (fo=2, routed)           0.682     4.425    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0_n_0
    SLICE_X34Y93         LUT6 (Prop_lut6_I2_O)        0.348     4.773 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_1__0/O
                         net (fo=1, routed)           0.000     4.773    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_1__0_n_0
    SLICE_X34Y93         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.487    15.124    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X34Y93         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/C
                         clock pessimism              0.454    15.579    
                         clock uncertainty           -0.178    15.401    
    SLICE_X34Y93         FDRE (Setup_fdre_C_D)        0.077    15.478    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]
  -------------------------------------------------------------------
                         required time                         15.478    
                         arrival time                          -4.773    
  -------------------------------------------------------------------
                         slack                                 10.704    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/hsync_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.193%)  route 0.151ns (44.807%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.559    -0.571    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X29Y54         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[5]/Q
                         net (fo=4, routed)           0.151    -0.279    linebuffer_test_i/o_buf_controller/inst/h_count_reg[5]
    SLICE_X28Y54         LUT6 (Prop_lut6_I1_O)        0.045    -0.234 r  linebuffer_test_i/o_buf_controller/inst/hsync_next_i_1/O
                         net (fo=1, routed)           0.000    -0.234    linebuffer_test_i/o_buf_controller/inst/hsync_next_i_1_n_0
    SLICE_X28Y54         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/hsync_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.828    -0.816    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X28Y54         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/hsync_next_reg/C
                         clock pessimism              0.258    -0.558    
    SLICE_X28Y54         FDRE (Hold_fdre_C_D)         0.120    -0.438    linebuffer_test_i/o_buf_controller/inst/hsync_next_reg
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.112%)  route 0.185ns (49.888%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.588    -0.542    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X41Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[3]/Q
                         net (fo=1, routed)           0.185    -0.216    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[3]
    SLICE_X42Y94         LUT5 (Prop_lut5_I3_O)        0.045    -0.171 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.171    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[3]_i_1__1_n_0
    SLICE_X42Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.858    -0.786    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X42Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
                         clock pessimism              0.260    -0.526    
    SLICE_X42Y94         FDRE (Hold_fdre_C_D)         0.120    -0.406    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.762%)  route 0.160ns (46.238%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.586    -0.544    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X36Y95         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]/Q
                         net (fo=7, routed)           0.160    -0.243    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/p_0_in4_in
    SLICE_X37Y95         LUT5 (Prop_lut5_I0_O)        0.045    -0.198 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.198    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[6]_i_1__0_n_0
    SLICE_X37Y95         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.856    -0.788    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X37Y95         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]/C
                         clock pessimism              0.257    -0.531    
    SLICE_X37Y95         FDRE (Hold_fdre_C_D)         0.091    -0.440    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.963%)  route 0.194ns (51.037%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.586    -0.544    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/Q
                         net (fo=4, routed)           0.194    -0.209    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/p_0_in8_in
    SLICE_X40Y94         LUT5 (Prop_lut5_I4_O)        0.045    -0.164 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2[6]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.164    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2[6]_i_1__1_n_0
    SLICE_X40Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.858    -0.786    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X40Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/C
                         clock pessimism              0.280    -0.506    
    SLICE_X40Y94         FDRE (Hold_fdre_C_D)         0.092    -0.414    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.271%)  route 0.184ns (49.729%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.588    -0.542    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X40Y95         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[7]/Q
                         net (fo=1, routed)           0.184    -0.217    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[7]
    SLICE_X43Y95         LUT5 (Prop_lut5_I3_O)        0.045    -0.172 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[7]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.172    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[7]_i_1__1_n_0
    SLICE_X43Y95         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.858    -0.786    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X43Y95         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
                         clock pessimism              0.260    -0.526    
    SLICE_X43Y95         FDRE (Hold_fdre_C_D)         0.092    -0.434    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/h_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.559    -0.571    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X29Y53         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[2]/Q
                         net (fo=2, routed)           0.120    -0.309    linebuffer_test_i/o_buf_controller/inst/h_count_reg[2]
    SLICE_X29Y53         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.198 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.198    linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]_i_2_n_5
    SLICE_X29Y53         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.828    -0.816    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X29Y53         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[2]/C
                         clock pessimism              0.245    -0.571    
    SLICE_X29Y53         FDRE (Hold_fdre_C_D)         0.105    -0.466    linebuffer_test_i/o_buf_controller/inst/h_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.164ns (31.510%)  route 0.356ns (68.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.564    -0.566    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X28Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[13]/Q
                         net (fo=9, routed)           0.356    -0.045    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X1Y6          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.866    -0.778    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.281    -0.496    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.313    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.559    -0.571    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X29Y56         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/Q
                         net (fo=4, routed)           0.117    -0.312    linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]
    SLICE_X29Y56         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.197 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.197    linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]_i_1_n_7
    SLICE_X29Y56         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.828    -0.816    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X29Y56         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/C
                         clock pessimism              0.245    -0.571    
    SLICE_X29Y56         FDRE (Hold_fdre_C_D)         0.105    -0.466    linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/h_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.559    -0.571    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X29Y55         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[10]/Q
                         net (fo=4, routed)           0.122    -0.308    linebuffer_test_i/o_buf_controller/inst/h_count_reg[10]
    SLICE_X29Y55         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.197 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.197    linebuffer_test_i/o_buf_controller/inst/h_count_reg[8]_i_1_n_5
    SLICE_X29Y55         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.828    -0.816    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X29Y55         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[10]/C
                         clock pessimism              0.245    -0.571    
    SLICE_X29Y55         FDRE (Hold_fdre_C_D)         0.105    -0.466    linebuffer_test_i/o_buf_controller/inst/h_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.559%)  route 0.241ns (56.441%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.586    -0.544    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X39Y93         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[6]/Q
                         net (fo=1, routed)           0.241    -0.162    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[6]
    SLICE_X42Y92         LUT5 (Prop_lut5_I0_O)        0.045    -0.117 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.117    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_out_20_in[6]
    SLICE_X42Y92         FDSE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.857    -0.787    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X42Y92         FDSE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
                         clock pessimism              0.280    -0.507    
    SLICE_X42Y92         FDSE (Hold_fdse_C_D)         0.121    -0.386    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_linebuffer_test_clk_wiz_0_1
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X0Y9      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X0Y8      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X1Y9      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X1Y8      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X1Y6      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X1Y7      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X0Y7      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X0Y6      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         16.667      14.511     BUFGCTRL_X0Y16   linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         16.667      15.000     OLOGIC_X0Y98     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.667      196.693    MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X40Y97     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X42Y97     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         8.333       7.833      SLICE_X40Y97     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X40Y97     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         8.333       7.833      SLICE_X42Y97     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X42Y97     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         8.333       7.833      SLICE_X42Y97     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X40Y97     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         8.333       7.833      SLICE_X43Y97     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         8.333       7.833      SLICE_X43Y97     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X36Y97     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X36Y97     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X39Y97     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X39Y97     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X39Y98     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X39Y98     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X39Y98     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X39Y98     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X34Y93     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X35Y94     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  linebuffer_test_i/rgb2dvi_0/U0/SerialClk
  To Clock:  linebuffer_test_i/rgb2dvi_0/U0/SerialClk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.666ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         linebuffer_test_i/rgb2dvi_0/U0/SerialClk
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { linebuffer_test_i/rgb2dvi_0/U0/SerialClk }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X0Y98  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X0Y97  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X0Y96  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X0Y95  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X0Y74  linebuffer_test_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X0Y73  linebuffer_test_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X0Y92  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.333       1.666      OLOGIC_X0Y91  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_linebuffer_test_clk_wiz_0_1
  To Clock:  clk_out2_linebuffer_test_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_linebuffer_test_clk_wiz_0_1
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         3.333       1.178      BUFGCTRL_X0Y18   linebuffer_test_i/dvi_clk_gen/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         3.333       2.084      MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       3.333       210.027    MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_linebuffer_test_clk_wiz_0_1
  To Clock:  clk_out3_linebuffer_test_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.791ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.791ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.037ns  (logic 1.344ns (33.291%)  route 2.693ns (66.709%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 3.529 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.730    -0.845    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X37Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.389 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/Q
                         net (fo=4, routed)           0.869     0.480    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg_n_0_[0]
    SLICE_X36Y66         LUT6 (Prop_lut6_I1_O)        0.124     0.604 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_6/O
                         net (fo=1, routed)           0.670     1.274    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_6_n_0
    SLICE_X36Y66         LUT3 (Prop_lut3_I1_O)        0.124     1.398 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_5/O
                         net (fo=2, routed)           0.584     1.982    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_5_n_0
    SLICE_X40Y66         LUT5 (Prop_lut5_I4_O)        0.124     2.106 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_6/O
                         net (fo=1, routed)           0.000     2.106    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_6_n_0
    SLICE_X40Y66         MUXF7 (Prop_muxf7_I1_O)      0.217     2.323 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]_i_4/O
                         net (fo=1, routed)           0.571     2.893    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]_i_4_n_0
    SLICE_X40Y64         LUT5 (Prop_lut5_I2_O)        0.299     3.192 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_1/O
                         net (fo=1, routed)           0.000     3.192    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_1_n_0
    SLICE_X40Y64         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.558     3.529    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y64         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/C
                         clock pessimism              0.569     4.097    
                         clock uncertainty           -0.142     3.955    
    SLICE_X40Y64         FDRE (Setup_fdre_C_D)        0.029     3.984    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]
  -------------------------------------------------------------------
                         required time                          3.984    
                         arrival time                          -3.192    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.940ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.925ns  (logic 1.379ns (35.136%)  route 2.546ns (64.864%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 3.528 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.731    -0.844    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X42Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.478    -0.366 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=18, routed)          1.021     0.655    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X39Y64         LUT3 (Prop_lut3_I1_O)        0.327     0.982 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_3/O
                         net (fo=3, routed)           0.471     1.453    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/fStop
    SLICE_X41Y65         LUT6 (Prop_lut6_I3_O)        0.326     1.779 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6/O
                         net (fo=1, routed)           0.577     2.356    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6_n_0
    SLICE_X41Y65         LUT6 (Prop_lut6_I5_O)        0.124     2.480 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_3/O
                         net (fo=3, routed)           0.477     2.957    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_3_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I4_O)        0.124     3.081 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1/O
                         net (fo=1, routed)           0.000     3.081    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1_n_0
    SLICE_X40Y65         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.557     3.528    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y65         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                         clock pessimism              0.607     4.134    
                         clock uncertainty           -0.142     3.992    
    SLICE_X40Y65         FDRE (Setup_fdre_C_D)        0.029     4.021    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]
  -------------------------------------------------------------------
                         required time                          4.021    
                         arrival time                          -3.081    
  -------------------------------------------------------------------
                         slack                                  0.940    

Slack (MET) :             1.037ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 1.151ns (32.388%)  route 2.403ns (67.612%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 3.526 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.731    -0.844    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X42Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.478    -0.366 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=18, routed)          0.555     0.189    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X40Y66         LUT2 (Prop_lut2_I1_O)        0.301     0.490 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.507     0.997    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     1.121 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.407     1.528    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X41Y66         LUT4 (Prop_lut4_I3_O)        0.124     1.652 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.469     2.121    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X39Y67         LUT6 (Prop_lut6_I5_O)        0.124     2.245 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.465     2.710    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X37Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.555     3.526    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X37Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
                         clock pessimism              0.569     4.094    
                         clock uncertainty           -0.142     3.952    
    SLICE_X37Y66         FDRE (Setup_fdre_C_CE)      -0.205     3.747    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]
  -------------------------------------------------------------------
                         required time                          3.747    
                         arrival time                          -2.710    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.037ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 1.151ns (32.388%)  route 2.403ns (67.612%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 3.526 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.731    -0.844    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X42Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.478    -0.366 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=18, routed)          0.555     0.189    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X40Y66         LUT2 (Prop_lut2_I1_O)        0.301     0.490 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.507     0.997    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     1.121 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.407     1.528    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X41Y66         LUT4 (Prop_lut4_I3_O)        0.124     1.652 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.469     2.121    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X39Y67         LUT6 (Prop_lut6_I5_O)        0.124     2.245 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.465     2.710    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X37Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.555     3.526    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X37Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/C
                         clock pessimism              0.569     4.094    
                         clock uncertainty           -0.142     3.952    
    SLICE_X37Y66         FDRE (Setup_fdre_C_CE)      -0.205     3.747    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                          3.747    
                         arrival time                          -2.710    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.037ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 1.151ns (32.388%)  route 2.403ns (67.612%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 3.526 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.731    -0.844    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X42Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.478    -0.366 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=18, routed)          0.555     0.189    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X40Y66         LUT2 (Prop_lut2_I1_O)        0.301     0.490 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.507     0.997    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     1.121 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.407     1.528    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X41Y66         LUT4 (Prop_lut4_I3_O)        0.124     1.652 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.469     2.121    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X39Y67         LUT6 (Prop_lut6_I5_O)        0.124     2.245 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.465     2.710    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X37Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.555     3.526    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X37Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
                         clock pessimism              0.569     4.094    
                         clock uncertainty           -0.142     3.952    
    SLICE_X37Y66         FDRE (Setup_fdre_C_CE)      -0.205     3.747    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                          3.747    
                         arrival time                          -2.710    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.037ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 1.151ns (32.388%)  route 2.403ns (67.612%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 3.526 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.731    -0.844    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X42Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.478    -0.366 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=18, routed)          0.555     0.189    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X40Y66         LUT2 (Prop_lut2_I1_O)        0.301     0.490 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.507     0.997    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     1.121 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.407     1.528    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X41Y66         LUT4 (Prop_lut4_I3_O)        0.124     1.652 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.469     2.121    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X39Y67         LUT6 (Prop_lut6_I5_O)        0.124     2.245 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.465     2.710    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X37Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.555     3.526    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X37Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
                         clock pessimism              0.569     4.094    
                         clock uncertainty           -0.142     3.952    
    SLICE_X37Y66         FDRE (Setup_fdre_C_CE)      -0.205     3.747    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                          3.747    
                         arrival time                          -2.710    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.037ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 1.151ns (32.388%)  route 2.403ns (67.612%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 3.526 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.731    -0.844    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X42Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.478    -0.366 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=18, routed)          0.555     0.189    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X40Y66         LUT2 (Prop_lut2_I1_O)        0.301     0.490 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.507     0.997    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     1.121 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.407     1.528    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X41Y66         LUT4 (Prop_lut4_I3_O)        0.124     1.652 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.469     2.121    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X39Y67         LUT6 (Prop_lut6_I5_O)        0.124     2.245 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.465     2.710    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X37Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.555     3.526    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X37Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/C
                         clock pessimism              0.569     4.094    
                         clock uncertainty           -0.142     3.952    
    SLICE_X37Y66         FDRE (Setup_fdre_C_CE)      -0.205     3.747    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]
  -------------------------------------------------------------------
                         required time                          3.747    
                         arrival time                          -2.710    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.037ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 1.151ns (32.388%)  route 2.403ns (67.612%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 3.526 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.731    -0.844    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X42Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.478    -0.366 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=18, routed)          0.555     0.189    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X40Y66         LUT2 (Prop_lut2_I1_O)        0.301     0.490 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.507     0.997    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     1.121 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.407     1.528    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X41Y66         LUT4 (Prop_lut4_I3_O)        0.124     1.652 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.469     2.121    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X39Y67         LUT6 (Prop_lut6_I5_O)        0.124     2.245 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.465     2.710    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X37Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.555     3.526    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X37Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/C
                         clock pessimism              0.569     4.094    
                         clock uncertainty           -0.142     3.952    
    SLICE_X37Y66         FDRE (Setup_fdre_C_CE)      -0.205     3.747    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]
  -------------------------------------------------------------------
                         required time                          3.747    
                         arrival time                          -2.710    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.037ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 1.151ns (32.388%)  route 2.403ns (67.612%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 3.526 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.731    -0.844    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X42Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.478    -0.366 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=18, routed)          0.555     0.189    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X40Y66         LUT2 (Prop_lut2_I1_O)        0.301     0.490 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.507     0.997    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     1.121 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.407     1.528    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X41Y66         LUT4 (Prop_lut4_I3_O)        0.124     1.652 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.469     2.121    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X39Y67         LUT6 (Prop_lut6_I5_O)        0.124     2.245 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.465     2.710    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X37Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.555     3.526    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X37Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
                         clock pessimism              0.569     4.094    
                         clock uncertainty           -0.142     3.952    
    SLICE_X37Y66         FDRE (Setup_fdre_C_CE)      -0.205     3.747    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                          3.747    
                         arrival time                          -2.710    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.037ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 1.151ns (32.388%)  route 2.403ns (67.612%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 3.526 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.731    -0.844    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X42Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.478    -0.366 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=18, routed)          0.555     0.189    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X40Y66         LUT2 (Prop_lut2_I1_O)        0.301     0.490 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.507     0.997    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     1.121 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.407     1.528    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X41Y66         LUT4 (Prop_lut4_I3_O)        0.124     1.652 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.469     2.121    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X39Y67         LUT6 (Prop_lut6_I5_O)        0.124     2.245 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.465     2.710    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X37Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.555     3.526    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X37Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/C
                         clock pessimism              0.569     4.094    
                         clock uncertainty           -0.142     3.952    
    SLICE_X37Y66         FDRE (Setup_fdre_C_CE)      -0.205     3.747    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]
  -------------------------------------------------------------------
                         required time                          3.747    
                         arrival time                          -2.710    
  -------------------------------------------------------------------
                         slack                                  1.037    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.583    -0.547    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X42Y66         FDSE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDSE (Prop_fdse_C_Q)         0.164    -0.383 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg[0]/Q
                         net (fo=6, routed)           0.116    -0.266    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg__0[0]
    SLICE_X43Y66         LUT6 (Prop_lut6_I3_O)        0.045    -0.221 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_i_1/O
                         net (fo=1, routed)           0.000    -0.221    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_i_1_n_0
    SLICE_X43Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.851    -0.793    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X43Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/C
                         clock pessimism              0.259    -0.534    
    SLICE_X43Y66         FDRE (Hold_fdre_C_D)         0.091    -0.443    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.226ns (63.993%)  route 0.127ns (36.007%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.581    -0.549    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X36Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[4]/Q
                         net (fo=8, routed)           0.127    -0.281    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sAddr_0[4]
    SLICE_X39Y66         MUXF7 (Prop_muxf7_S_O)       0.085    -0.196 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.196    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[2]_i_1_n_0
    SLICE_X39Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.849    -0.795    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X39Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[2]/C
                         clock pessimism              0.260    -0.535    
    SLICE_X39Y66         FDRE (Hold_fdre_C_D)         0.105    -0.430    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.237ns (61.896%)  route 0.146ns (38.104%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.581    -0.549    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X36Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[4]/Q
                         net (fo=8, routed)           0.146    -0.262    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sAddr_0[4]
    SLICE_X38Y66         MUXF7 (Prop_muxf7_S_O)       0.096    -0.166 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.166    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[5]_i_1_n_0
    SLICE_X38Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.849    -0.795    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X38Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[5]/C
                         clock pessimism              0.260    -0.535    
    SLICE_X38Y66         FDRE (Hold_fdre_C_D)         0.134    -0.401    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[5]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.189ns (52.742%)  route 0.169ns (47.258%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.582    -0.548    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[0]/Q
                         net (fo=6, routed)           0.169    -0.237    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg_n_0_[0]
    SLICE_X41Y66         LUT5 (Prop_lut5_I2_O)        0.048    -0.189 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.189    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount[2]_i_1_n_0
    SLICE_X41Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.851    -0.793    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]/C
                         clock pessimism              0.260    -0.533    
    SLICE_X41Y66         FDRE (Hold_fdre_C_D)         0.107    -0.426    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sIn_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.441%)  route 0.131ns (50.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.583    -0.547    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X43Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.128    -0.419 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.131    -0.288    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/out[0]
    SLICE_X43Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sIn_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.851    -0.793    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X43Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sIn_q_reg/C
                         clock pessimism              0.246    -0.547    
    SLICE_X43Y66         FDRE (Hold_fdre_C_D)         0.017    -0.530    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sIn_q_reg
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.583    -0.547    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X43Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.176    -0.229    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages[0]
    SLICE_X43Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.851    -0.793    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X43Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
                         clock pessimism              0.246    -0.547    
    SLICE_X43Y66         FDRE (Hold_fdre_C_D)         0.075    -0.472    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.148ns (53.096%)  route 0.131ns (46.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.582    -0.548    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X42Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.148    -0.400 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.131    -0.269    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/out[0]
    SLICE_X43Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.850    -0.794    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X43Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg/C
                         clock pessimism              0.259    -0.535    
    SLICE_X43Y67         FDRE (Hold_fdre_C_D)         0.017    -0.518    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.343%)  route 0.169ns (47.657%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.582    -0.548    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[0]/Q
                         net (fo=6, routed)           0.169    -0.237    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg_n_0_[0]
    SLICE_X41Y66         LUT4 (Prop_lut4_I2_O)        0.045    -0.192 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount[1]_i_1_n_0
    SLICE_X41Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.851    -0.793    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[1]/C
                         clock pessimism              0.260    -0.533    
    SLICE_X41Y66         FDRE (Hold_fdre_C_D)         0.091    -0.442    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.631%)  route 0.190ns (57.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.583    -0.547    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X43Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/Q
                         net (fo=2, routed)           0.190    -0.216    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sOut
    SLICE_X41Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.851    -0.793    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
                         clock pessimism              0.260    -0.533    
    SLICE_X41Y66         FDRE (Hold_fdre_C_D)         0.066    -0.467    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.246ns (63.165%)  route 0.143ns (36.835%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.581    -0.549    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X42Y68         FDSE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDSE (Prop_fdse_C_Q)         0.148    -0.401 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[3]/Q
                         net (fo=3, routed)           0.143    -0.257    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg__0[3]
    SLICE_X42Y67         LUT6 (Prop_lut6_I1_O)        0.098    -0.159 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_i_1__0/O
                         net (fo=1, routed)           0.000    -0.159    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_i_1__0_n_0
    SLICE_X42Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.850    -0.794    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X42Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
                         clock pessimism              0.260    -0.534    
    SLICE_X42Y67         FDRE (Hold_fdre_C_D)         0.120    -0.414    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_linebuffer_test_clk_wiz_0_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y19   linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X39Y65     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X39Y64     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X40Y64     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X40Y65     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X41Y64     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         5.000       4.000      SLICE_X42Y68     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X42Y68     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X42Y68     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X39Y65     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X42Y68     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X42Y68     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X42Y68     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[2]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X42Y68     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X36Y65     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X38Y65     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X38Y65     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X36Y65     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X36Y65     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X39Y65     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X39Y64     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X40Y64     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X40Y65     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X41Y64     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X42Y66     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X42Y66     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X42Y66     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X42Y66     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X43Y66     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sIn_q_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_linebuffer_test_clk_wiz_0_0
  To Clock:  clkfbout_linebuffer_test_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_linebuffer_test_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y21  linebuffer_test_i/ov7670_clk_gen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y1  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_linebuffer_test_clk_wiz_0_1
  To Clock:  clkfbout_linebuffer_test_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_linebuffer_test_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y20   linebuffer_test_i/dvi_clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.563ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.563ns  (required time - arrival time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.251ns  (logic 3.081ns (33.305%)  route 6.170ns (66.695%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 12.764 - 10.000 ) 
    Source Clock Delay      (SCD):    3.055ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.747     3.055    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X40Y34         FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.419     3.474 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands_reg[2]/Q
                         net (fo=7, routed)           0.875     4.349    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[7][2]
    SLICE_X40Y33         LUT6 (Prop_lut6_I2_O)        0.299     4.648 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_24/O
                         net (fo=1, routed)           0.000     4.648    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_24_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.180 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_21/CO[3]
                         net (fo=1, routed)           0.602     5.783    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/last_incr_split0
    SLICE_X41Y34         LUT5 (Prop_lut5_I3_O)        0.124     5.907 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_20/O
                         net (fo=1, routed)           0.405     6.312    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_20_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.436 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_11__1/O
                         net (fo=3, routed)           0.335     6.771    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst_i_11__1_n_0
    SLICE_X38Y35         LUT6 (Prop_lut6_I0_O)        0.124     6.895 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arlen[4]_INST_0_i_8/O
                         net (fo=15, routed)          0.589     7.484    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/gpr1.dout_i_reg[7]_2
    SLICE_X38Y35         LUT5 (Prop_lut5_I3_O)        0.124     7.608 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arlen[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.615     8.223    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue_n_41
    SLICE_X39Y35         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     8.760 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/m_axi_arlen[0]_INST_0/O[2]
                         net (fo=5, routed)           0.584     9.344    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_arlen[2]
    SLICE_X39Y37         LUT3 (Prop_lut3_I1_O)        0.302     9.646 f  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst_i_4/O
                         net (fo=2, routed)           0.677    10.323    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst_i_4_n_0
    SLICE_X39Y37         LUT6 (Prop_lut6_I0_O)        0.124    10.447 f  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst_i_2/O
                         net (fo=5, routed)           0.300    10.748    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst1
    SLICE_X39Y37         LUT6 (Prop_lut6_I1_O)        0.124    10.872 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_i_3/O
                         net (fo=1, routed)           0.753    11.625    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_i_3_n_0
    SLICE_X37Y37         LUT5 (Prop_lut5_I2_O)        0.124    11.749 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_i_2/O
                         net (fo=1, routed)           0.433    12.182    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_i_2_n_0
    SLICE_X37Y37         LUT4 (Prop_lut4_I3_O)        0.124    12.306 r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_i_1/O
                         net (fo=1, routed)           0.000    12.306    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr0
    SLICE_X37Y37         FDRE                                         r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.571    12.763    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X37Y37         FDRE                                         r  linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_reg/C
                         clock pessimism              0.230    12.994    
                         clock uncertainty           -0.154    12.840    
    SLICE_X37Y37         FDRE (Setup_fdre_C_D)        0.029    12.869    linebuffer_test_i/o_axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr_reg
  -------------------------------------------------------------------
                         required time                         12.869    
                         arrival time                         -12.306    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.902ns  (required time - arrival time)
  Source:                 linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.545ns  (logic 1.812ns (21.206%)  route 6.733ns (78.794%))
  Logic Levels:           8  (LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.751     3.059    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X43Y11         FDSE                                         r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y11         FDSE (Prop_fdse_C_Q)         0.419     3.478 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.960     4.438    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X37Y10         LUT4 (Prop_lut4_I1_O)        0.299     4.737 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wdata[31]_INST_0_i_4/O
                         net (fo=5, routed)           0.701     5.438    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]_0
    SLICE_X37Y10         LUT6 (Prop_lut6_I0_O)        0.124     5.562 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/s_axi_wready_INST_0_i_4/O
                         net (fo=2, routed)           0.801     6.363    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[11]
    SLICE_X36Y10         LUT5 (Prop_lut5_I0_O)        0.124     6.487 f  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_2/O
                         net (fo=1, routed)           0.626     7.113    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_2_n_0
    SLICE_X35Y10         LUT6 (Prop_lut6_I4_O)        0.124     7.237 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.718     7.955    linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X26Y9          LUT6 (Prop_lut6_I1_O)        0.124     8.079 r  linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=22, routed)          0.868     8.947    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X15Y9          LUT6 (Prop_lut6_I1_O)        0.124     9.071 r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_6/O
                         net (fo=17, routed)          0.927     9.998    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_1
    SLICE_X12Y6          LUT4 (Prop_lut4_I3_O)        0.119    10.117 r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_3/O
                         net (fo=9, routed)           0.504    10.621    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[28]_4
    SLICE_X11Y8          LUT5 (Prop_lut5_I0_O)        0.355    10.976 r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1/O
                         net (fo=8, routed)           0.628    11.604    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0
    SLICE_X10Y5          FDRE                                         r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.507    12.699    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_ready_i_reg
    SLICE_X10Y5          FDRE                                         r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[17]/C
                         clock pessimism              0.130    12.829    
                         clock uncertainty           -0.154    12.675    
    SLICE_X10Y5          FDRE (Setup_fdre_C_CE)      -0.169    12.506    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[17]
  -------------------------------------------------------------------
                         required time                         12.506    
                         arrival time                         -11.604    
  -------------------------------------------------------------------
                         slack                                  0.902    

Slack (MET) :             0.902ns  (required time - arrival time)
  Source:                 linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.545ns  (logic 1.812ns (21.206%)  route 6.733ns (78.794%))
  Logic Levels:           8  (LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.751     3.059    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X43Y11         FDSE                                         r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y11         FDSE (Prop_fdse_C_Q)         0.419     3.478 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.960     4.438    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X37Y10         LUT4 (Prop_lut4_I1_O)        0.299     4.737 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wdata[31]_INST_0_i_4/O
                         net (fo=5, routed)           0.701     5.438    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]_0
    SLICE_X37Y10         LUT6 (Prop_lut6_I0_O)        0.124     5.562 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/s_axi_wready_INST_0_i_4/O
                         net (fo=2, routed)           0.801     6.363    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[11]
    SLICE_X36Y10         LUT5 (Prop_lut5_I0_O)        0.124     6.487 f  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_2/O
                         net (fo=1, routed)           0.626     7.113    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_2_n_0
    SLICE_X35Y10         LUT6 (Prop_lut6_I4_O)        0.124     7.237 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.718     7.955    linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X26Y9          LUT6 (Prop_lut6_I1_O)        0.124     8.079 r  linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=22, routed)          0.868     8.947    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X15Y9          LUT6 (Prop_lut6_I1_O)        0.124     9.071 r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_6/O
                         net (fo=17, routed)          0.927     9.998    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_1
    SLICE_X12Y6          LUT4 (Prop_lut4_I3_O)        0.119    10.117 r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_3/O
                         net (fo=9, routed)           0.504    10.621    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[28]_4
    SLICE_X11Y8          LUT5 (Prop_lut5_I0_O)        0.355    10.976 r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1/O
                         net (fo=8, routed)           0.628    11.604    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0
    SLICE_X10Y5          FDRE                                         r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.507    12.699    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_ready_i_reg
    SLICE_X10Y5          FDRE                                         r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[18]/C
                         clock pessimism              0.130    12.829    
                         clock uncertainty           -0.154    12.675    
    SLICE_X10Y5          FDRE (Setup_fdre_C_CE)      -0.169    12.506    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[18]
  -------------------------------------------------------------------
                         required time                         12.506    
                         arrival time                         -11.604    
  -------------------------------------------------------------------
                         slack                                  0.902    

Slack (MET) :             0.902ns  (required time - arrival time)
  Source:                 linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.545ns  (logic 1.812ns (21.206%)  route 6.733ns (78.794%))
  Logic Levels:           8  (LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.751     3.059    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X43Y11         FDSE                                         r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y11         FDSE (Prop_fdse_C_Q)         0.419     3.478 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.960     4.438    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X37Y10         LUT4 (Prop_lut4_I1_O)        0.299     4.737 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wdata[31]_INST_0_i_4/O
                         net (fo=5, routed)           0.701     5.438    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]_0
    SLICE_X37Y10         LUT6 (Prop_lut6_I0_O)        0.124     5.562 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/s_axi_wready_INST_0_i_4/O
                         net (fo=2, routed)           0.801     6.363    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[11]
    SLICE_X36Y10         LUT5 (Prop_lut5_I0_O)        0.124     6.487 f  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_2/O
                         net (fo=1, routed)           0.626     7.113    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_2_n_0
    SLICE_X35Y10         LUT6 (Prop_lut6_I4_O)        0.124     7.237 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.718     7.955    linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X26Y9          LUT6 (Prop_lut6_I1_O)        0.124     8.079 r  linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=22, routed)          0.868     8.947    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X15Y9          LUT6 (Prop_lut6_I1_O)        0.124     9.071 r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_6/O
                         net (fo=17, routed)          0.927     9.998    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_1
    SLICE_X12Y6          LUT4 (Prop_lut4_I3_O)        0.119    10.117 r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_3/O
                         net (fo=9, routed)           0.504    10.621    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[28]_4
    SLICE_X11Y8          LUT5 (Prop_lut5_I0_O)        0.355    10.976 r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1/O
                         net (fo=8, routed)           0.628    11.604    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0
    SLICE_X10Y5          FDRE                                         r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.507    12.699    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_ready_i_reg
    SLICE_X10Y5          FDRE                                         r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[19]/C
                         clock pessimism              0.130    12.829    
                         clock uncertainty           -0.154    12.675    
    SLICE_X10Y5          FDRE (Setup_fdre_C_CE)      -0.169    12.506    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[19]
  -------------------------------------------------------------------
                         required time                         12.506    
                         arrival time                         -11.604    
  -------------------------------------------------------------------
                         slack                                  0.902    

Slack (MET) :             0.902ns  (required time - arrival time)
  Source:                 linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.545ns  (logic 1.812ns (21.206%)  route 6.733ns (78.794%))
  Logic Levels:           8  (LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.751     3.059    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X43Y11         FDSE                                         r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y11         FDSE (Prop_fdse_C_Q)         0.419     3.478 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.960     4.438    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X37Y10         LUT4 (Prop_lut4_I1_O)        0.299     4.737 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wdata[31]_INST_0_i_4/O
                         net (fo=5, routed)           0.701     5.438    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[1]_0
    SLICE_X37Y10         LUT6 (Prop_lut6_I0_O)        0.124     5.562 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/s_axi_wready_INST_0_i_4/O
                         net (fo=2, routed)           0.801     6.363    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[11]
    SLICE_X36Y10         LUT5 (Prop_lut5_I0_O)        0.124     6.487 f  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_2/O
                         net (fo=1, routed)           0.626     7.113    linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_2_n_0
    SLICE_X35Y10         LUT6 (Prop_lut6_I4_O)        0.124     7.237 r  linebuffer_test_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           0.718     7.955    linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X26Y9          LUT6 (Prop_lut6_I1_O)        0.124     8.079 r  linebuffer_test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=22, routed)          0.868     8.947    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X15Y9          LUT6 (Prop_lut6_I1_O)        0.124     9.071 r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_6/O
                         net (fo=17, routed)          0.927     9.998    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_1
    SLICE_X12Y6          LUT4 (Prop_lut4_I3_O)        0.119    10.117 r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_3/O
                         net (fo=9, routed)           0.504    10.621    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[28]_4
    SLICE_X11Y8          LUT5 (Prop_lut5_I0_O)        0.355    10.976 r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1/O
                         net (fo=8, routed)           0.628    11.604    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0
    SLICE_X10Y5          FDRE                                         r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.507    12.699    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_ready_i_reg
    SLICE_X10Y5          FDRE                                         r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[23]/C
                         clock pessimism              0.130    12.829    
                         clock uncertainty           -0.154    12.675    
    SLICE_X10Y5          FDRE (Setup_fdre_C_CE)      -0.169    12.506    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[23]
  -------------------------------------------------------------------
                         required time                         12.506    
                         arrival time                         -11.604    
  -------------------------------------------------------------------
                         slack                                  0.902    

Slack (MET) :             0.915ns  (required time - arrival time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.564ns  (logic 1.768ns (20.644%)  route 6.796ns (79.356%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.666     2.974    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X33Y33         FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDRE (Prop_fdre_C_Q)         0.456     3.430 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[0]/Q
                         net (fo=1, routed)           0.926     4.356    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[0]
    SLICE_X33Y33         LUT4 (Prop_lut4_I0_O)        0.124     4.480 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wdata[31]_INST_0_i_4/O
                         net (fo=5, routed)           0.573     5.053    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1_reg[0]
    SLICE_X33Y33         LUT5 (Prop_lut5_I0_O)        0.118     5.171 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_5/O
                         net (fo=1, routed)           0.578     5.749    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_5_n_0
    SLICE_X31Y35         LUT5 (Prop_lut5_I4_O)        0.326     6.075 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_3/O
                         net (fo=1, routed)           0.724     6.799    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_3_n_0
    SLICE_X27Y33         LUT6 (Prop_lut6_I5_O)        0.124     6.923 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           1.150     8.073    linebuffer_test_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X9Y33          LUT6 (Prop_lut6_I1_O)        0.124     8.197 r  linebuffer_test_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=22, routed)          0.697     8.894    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X9Y28          LUT6 (Prop_lut6_I1_O)        0.124     9.018 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_6/O
                         net (fo=17, routed)          0.458     9.476    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_reg_0
    SLICE_X11Y28         LUT5 (Prop_lut5_I4_O)        0.124     9.600 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_1/O
                         net (fo=13, routed)          0.590    10.191    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_251_in
    SLICE_X11Y27         LUT3 (Prop_lut3_I1_O)        0.124    10.315 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_1/O
                         net (fo=35, routed)          0.769    11.084    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/sig_last_reg_out_reg
    SLICE_X15Y28         LUT6 (Prop_lut6_I2_O)        0.124    11.208 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q[4]_i_1/O
                         net (fo=5, routed)           0.331    11.538    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q
    SLICE_X14Y29         FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.490    12.682    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_ready_i_reg
    SLICE_X14Y29         FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[0]/C
                         clock pessimism              0.130    12.812    
                         clock uncertainty           -0.154    12.658    
    SLICE_X14Y29         FDRE (Setup_fdre_C_CE)      -0.205    12.453    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         12.453    
                         arrival time                         -11.538    
  -------------------------------------------------------------------
                         slack                                  0.915    

Slack (MET) :             0.915ns  (required time - arrival time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.564ns  (logic 1.768ns (20.644%)  route 6.796ns (79.356%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.666     2.974    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X33Y33         FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDRE (Prop_fdre_C_Q)         0.456     3.430 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[0]/Q
                         net (fo=1, routed)           0.926     4.356    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[0]
    SLICE_X33Y33         LUT4 (Prop_lut4_I0_O)        0.124     4.480 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wdata[31]_INST_0_i_4/O
                         net (fo=5, routed)           0.573     5.053    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1_reg[0]
    SLICE_X33Y33         LUT5 (Prop_lut5_I0_O)        0.118     5.171 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_5/O
                         net (fo=1, routed)           0.578     5.749    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_5_n_0
    SLICE_X31Y35         LUT5 (Prop_lut5_I4_O)        0.326     6.075 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_3/O
                         net (fo=1, routed)           0.724     6.799    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_3_n_0
    SLICE_X27Y33         LUT6 (Prop_lut6_I5_O)        0.124     6.923 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           1.150     8.073    linebuffer_test_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X9Y33          LUT6 (Prop_lut6_I1_O)        0.124     8.197 r  linebuffer_test_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=22, routed)          0.697     8.894    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X9Y28          LUT6 (Prop_lut6_I1_O)        0.124     9.018 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_6/O
                         net (fo=17, routed)          0.458     9.476    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_reg_0
    SLICE_X11Y28         LUT5 (Prop_lut5_I4_O)        0.124     9.600 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_1/O
                         net (fo=13, routed)          0.590    10.191    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_251_in
    SLICE_X11Y27         LUT3 (Prop_lut3_I1_O)        0.124    10.315 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_1/O
                         net (fo=35, routed)          0.769    11.084    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/sig_last_reg_out_reg
    SLICE_X15Y28         LUT6 (Prop_lut6_I2_O)        0.124    11.208 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q[4]_i_1/O
                         net (fo=5, routed)           0.331    11.538    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q
    SLICE_X14Y29         FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.490    12.682    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_ready_i_reg
    SLICE_X14Y29         FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[1]/C
                         clock pessimism              0.130    12.812    
                         clock uncertainty           -0.154    12.658    
    SLICE_X14Y29         FDRE (Setup_fdre_C_CE)      -0.205    12.453    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         12.453    
                         arrival time                         -11.538    
  -------------------------------------------------------------------
                         slack                                  0.915    

Slack (MET) :             0.915ns  (required time - arrival time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.564ns  (logic 1.768ns (20.644%)  route 6.796ns (79.356%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.666     2.974    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X33Y33         FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDRE (Prop_fdre_C_Q)         0.456     3.430 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[0]/Q
                         net (fo=1, routed)           0.926     4.356    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[0]
    SLICE_X33Y33         LUT4 (Prop_lut4_I0_O)        0.124     4.480 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wdata[31]_INST_0_i_4/O
                         net (fo=5, routed)           0.573     5.053    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1_reg[0]
    SLICE_X33Y33         LUT5 (Prop_lut5_I0_O)        0.118     5.171 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_5/O
                         net (fo=1, routed)           0.578     5.749    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_5_n_0
    SLICE_X31Y35         LUT5 (Prop_lut5_I4_O)        0.326     6.075 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_3/O
                         net (fo=1, routed)           0.724     6.799    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_3_n_0
    SLICE_X27Y33         LUT6 (Prop_lut6_I5_O)        0.124     6.923 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           1.150     8.073    linebuffer_test_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X9Y33          LUT6 (Prop_lut6_I1_O)        0.124     8.197 r  linebuffer_test_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=22, routed)          0.697     8.894    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X9Y28          LUT6 (Prop_lut6_I1_O)        0.124     9.018 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_6/O
                         net (fo=17, routed)          0.458     9.476    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_reg_0
    SLICE_X11Y28         LUT5 (Prop_lut5_I4_O)        0.124     9.600 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_1/O
                         net (fo=13, routed)          0.590    10.191    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_251_in
    SLICE_X11Y27         LUT3 (Prop_lut3_I1_O)        0.124    10.315 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_1/O
                         net (fo=35, routed)          0.769    11.084    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/sig_last_reg_out_reg
    SLICE_X15Y28         LUT6 (Prop_lut6_I2_O)        0.124    11.208 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q[4]_i_1/O
                         net (fo=5, routed)           0.331    11.538    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q
    SLICE_X14Y29         FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.490    12.682    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_ready_i_reg
    SLICE_X14Y29         FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[2]/C
                         clock pessimism              0.130    12.812    
                         clock uncertainty           -0.154    12.658    
    SLICE_X14Y29         FDRE (Setup_fdre_C_CE)      -0.205    12.453    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         12.453    
                         arrival time                         -11.538    
  -------------------------------------------------------------------
                         slack                                  0.915    

Slack (MET) :             0.915ns  (required time - arrival time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.564ns  (logic 1.768ns (20.644%)  route 6.796ns (79.356%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.666     2.974    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X33Y33         FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDRE (Prop_fdre_C_Q)         0.456     3.430 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[0]/Q
                         net (fo=1, routed)           0.926     4.356    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[0]
    SLICE_X33Y33         LUT4 (Prop_lut4_I0_O)        0.124     4.480 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wdata[31]_INST_0_i_4/O
                         net (fo=5, routed)           0.573     5.053    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1_reg[0]
    SLICE_X33Y33         LUT5 (Prop_lut5_I0_O)        0.118     5.171 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_5/O
                         net (fo=1, routed)           0.578     5.749    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_5_n_0
    SLICE_X31Y35         LUT5 (Prop_lut5_I4_O)        0.326     6.075 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_3/O
                         net (fo=1, routed)           0.724     6.799    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_3_n_0
    SLICE_X27Y33         LUT6 (Prop_lut6_I5_O)        0.124     6.923 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           1.150     8.073    linebuffer_test_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X9Y33          LUT6 (Prop_lut6_I1_O)        0.124     8.197 r  linebuffer_test_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=22, routed)          0.697     8.894    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X9Y28          LUT6 (Prop_lut6_I1_O)        0.124     9.018 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_6/O
                         net (fo=17, routed)          0.458     9.476    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_reg_0
    SLICE_X11Y28         LUT5 (Prop_lut5_I4_O)        0.124     9.600 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_1/O
                         net (fo=13, routed)          0.590    10.191    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_251_in
    SLICE_X11Y27         LUT3 (Prop_lut3_I1_O)        0.124    10.315 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_1/O
                         net (fo=35, routed)          0.769    11.084    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/sig_last_reg_out_reg
    SLICE_X15Y28         LUT6 (Prop_lut6_I2_O)        0.124    11.208 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q[4]_i_1/O
                         net (fo=5, routed)           0.331    11.538    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q
    SLICE_X14Y29         FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.490    12.682    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_ready_i_reg
    SLICE_X14Y29         FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[3]/C
                         clock pessimism              0.130    12.812    
                         clock uncertainty           -0.154    12.658    
    SLICE_X14Y29         FDRE (Setup_fdre_C_CE)      -0.205    12.453    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         12.453    
                         arrival time                         -11.538    
  -------------------------------------------------------------------
                         slack                                  0.915    

Slack (MET) :             0.915ns  (required time - arrival time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.564ns  (logic 1.768ns (20.644%)  route 6.796ns (79.356%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.666     2.974    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X33Y33         FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDRE (Prop_fdre_C_Q)         0.456     3.430 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1_reg[0]/Q
                         net (fo=1, routed)           0.926     4.356    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[0]
    SLICE_X33Y33         LUT4 (Prop_lut4_I0_O)        0.124     4.480 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wdata[31]_INST_0_i_4/O
                         net (fo=5, routed)           0.573     5.053    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1_reg[0]
    SLICE_X33Y33         LUT5 (Prop_lut5_I0_O)        0.118     5.171 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_5/O
                         net (fo=1, routed)           0.578     5.749    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_5_n_0
    SLICE_X31Y35         LUT5 (Prop_lut5_I4_O)        0.326     6.075 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_3/O
                         net (fo=1, routed)           0.724     6.799    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_3_n_0
    SLICE_X27Y33         LUT6 (Prop_lut6_I5_O)        0.124     6.923 r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           1.150     8.073    linebuffer_test_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X9Y33          LUT6 (Prop_lut6_I1_O)        0.124     8.197 r  linebuffer_test_i/axi_mem_intercon_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=22, routed)          0.697     8.894    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wready
    SLICE_X9Y28          LUT6 (Prop_lut6_I1_O)        0.124     9.018 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_6/O
                         net (fo=17, routed)          0.458     9.476    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_reg_0
    SLICE_X11Y28         LUT5 (Prop_lut5_I4_O)        0.124     9.600 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_1/O
                         net (fo=13, routed)          0.590    10.191    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_251_in
    SLICE_X11Y27         LUT3 (Prop_lut3_I1_O)        0.124    10.315 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[29]_i_1/O
                         net (fo=35, routed)          0.769    11.084    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/sig_last_reg_out_reg
    SLICE_X15Y28         LUT6 (Prop_lut6_I2_O)        0.124    11.208 r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q[4]_i_1/O
                         net (fo=5, routed)           0.331    11.538    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q
    SLICE_X14Y29         FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.490    12.682    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_ready_i_reg
    SLICE_X14Y29         FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[4]/C
                         clock pessimism              0.130    12.812    
                         clock uncertainty           -0.154    12.658    
    SLICE_X14Y29         FDRE (Setup_fdre_C_CE)      -0.205    12.453    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         12.453    
                         arrival time                         -11.538    
  -------------------------------------------------------------------
                         slack                                  0.915    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/sig_sa_register_lsb_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.892%)  route 0.231ns (62.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.562     0.903    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/m_axi_aclk
    SLICE_X19Y50         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/sig_sa_register_lsb_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y50         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/sig_sa_register_lsb_reg[25]/Q
                         net (fo=2, routed)           0.231     1.275    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_sa_register_lsb_reg[31][49]
    SLICE_X22Y49         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.829     1.199    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_aclk
    SLICE_X22Y49         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57]/C
                         clock pessimism             -0.029     1.170    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.075     1.245    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/sig_sa_register_lsb_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.288%)  route 0.227ns (61.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.562     0.903    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/m_axi_aclk
    SLICE_X19Y50         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/sig_sa_register_lsb_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y50         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/sig_sa_register_lsb_reg[26]/Q
                         net (fo=2, routed)           0.227     1.271    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_sa_register_lsb_reg[31][50]
    SLICE_X22Y49         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.829     1.199    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_aclk
    SLICE_X22Y49         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58]/C
                         clock pessimism             -0.029     1.170    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.071     1.241    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.164ns (45.891%)  route 0.193ns (54.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.559     0.900    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/m_axi_aclk
    SLICE_X20Y40         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y40         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[9]/Q
                         net (fo=1, routed)           0.193     1.257    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/UNCONN_IN[9]
    SLICE_X22Y37         FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.824     1.194    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/s_ready_i_reg_0
    SLICE_X22Y37         FDRE                                         r  linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i_reg[9]/C
                         clock pessimism             -0.034     1.160    
    SLICE_X22Y37         FDRE (Hold_fdre_C_D)         0.066     1.226    linebuffer_test_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/sig_sa_register_lsb_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.603%)  route 0.234ns (62.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.562     0.903    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/m_axi_aclk
    SLICE_X19Y50         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/sig_sa_register_lsb_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y50         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/sig_sa_register_lsb_reg[24]/Q
                         net (fo=2, routed)           0.234     1.278    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_sa_register_lsb_reg[31][48]
    SLICE_X22Y49         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.829     1.199    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_aclk
    SLICE_X22Y49         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56]/C
                         clock pessimism             -0.029     1.170    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.072     1.242    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/sig_da_register_lsb_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.702%)  route 0.183ns (55.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.561     0.902    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/m_axi_aclk
    SLICE_X20Y49         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/sig_da_register_lsb_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y49         FDRE (Prop_fdre_C_Q)         0.148     1.049 r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/sig_da_register_lsb_reg[29]/Q
                         net (fo=2, routed)           0.183     1.233    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_da_register_lsb_reg[31][53]
    SLICE_X17Y50         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.831     1.201    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_aclk
    SLICE_X17Y50         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X17Y50         FDRE (Hold_fdre_C_D)         0.023     1.195    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61]
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/sig_da_register_lsb_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_SYNC_READ.s_axi_lite_rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.247ns (60.010%)  route 0.165ns (39.990%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.561     0.902    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/m_axi_aclk
    SLICE_X20Y49         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/sig_da_register_lsb_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y49         FDRE (Prop_fdre_C_Q)         0.148     1.049 r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/sig_da_register_lsb_reg[30]/Q
                         net (fo=2, routed)           0.165     1.214    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/sig_da_register_lsb_reg[31][15]
    SLICE_X21Y50         LUT6 (Prop_lut6_I1_O)        0.099     1.313 r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_SYNC_READ.s_axi_lite_rdata[30]_i_1/O
                         net (fo=1, routed)           0.000     1.313    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/sig_ip2axi_rddata1_out[30]
    SLICE_X21Y50         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_SYNC_READ.s_axi_lite_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.830     1.200    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/s_axi_lite_aclk
    SLICE_X21Y50         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_SYNC_READ.s_axi_lite_rdata_reg[30]/C
                         clock pessimism             -0.029     1.171    
    SLICE_X21Y50         FDRE (Hold_fdre_C_D)         0.092     1.263    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_SYNC_READ.s_axi_lite_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_DMA_CNTLR/sig_sm_clr_idle_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/idle_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.500%)  route 0.197ns (48.500%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.559     0.900    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_DMA_CNTLR/m_axi_aclk
    SLICE_X20Y50         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_DMA_CNTLR/sig_sm_clr_idle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y50         FDRE (Prop_fdre_C_Q)         0.164     1.064 f  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_DMA_CNTLR/sig_sm_clr_idle_reg/Q
                         net (fo=2, routed)           0.197     1.260    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_DMA_CNTLR/axi_cdma_tstvec[0]
    SLICE_X25Y51         LUT4 (Prop_lut4_I2_O)        0.045     1.305 r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_DMA_CNTLR/I_REGISTER_BLOCK/idle_i_1/O
                         net (fo=1, routed)           0.000     1.305    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/idle_reg_1
    SLICE_X25Y51         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/idle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.828     1.198    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/m_axi_aclk
    SLICE_X25Y51         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/idle_reg/C
                         clock pessimism             -0.034     1.164    
    SLICE_X25Y51         FDRE (Hold_fdre_C_D)         0.091     1.255    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/idle_reg
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_DMA_CNTLR/sig_sm_clr_idle_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/sig_dma_go_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.373%)  route 0.198ns (48.627%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.559     0.900    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_DMA_CNTLR/m_axi_aclk
    SLICE_X20Y50         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_DMA_CNTLR/sig_sm_clr_idle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y50         FDRE (Prop_fdre_C_Q)         0.164     1.064 f  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_DMA_CNTLR/sig_sm_clr_idle_reg/Q
                         net (fo=2, routed)           0.198     1.261    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/axi_cdma_tstvec[0]
    SLICE_X25Y51         LUT5 (Prop_lut5_I3_O)        0.045     1.306 r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/sig_dma_go_i_1/O
                         net (fo=1, routed)           0.000     1.306    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/sig_dma_go_i_1_n_0
    SLICE_X25Y51         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/sig_dma_go_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.828     1.198    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/m_axi_aclk
    SLICE_X25Y51         FDRE                                         r  linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/sig_dma_go_reg/C
                         clock pessimism             -0.034     1.164    
    SLICE_X25Y51         FDRE (Hold_fdre_C_D)         0.092     1.256    linebuffer_test_i/o_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_REGISTER_BLOCK/sig_dma_go_reg
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 linebuffer_test_i/i_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.148ns (47.008%)  route 0.167ns (52.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.554     0.895    linebuffer_test_i/i_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/m_axi_aclk
    SLICE_X24Y17         FDRE                                         r  linebuffer_test_i/i_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y17         FDRE (Prop_fdre_C_Q)         0.148     1.043 r  linebuffer_test_i/i_axi_cdma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_reg[6]/Q
                         net (fo=1, routed)           0.167     1.209    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/D[50]
    SLICE_X20Y16         FDRE                                         r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.823     1.193    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/s_ready_i_reg_0
    SLICE_X20Y16         FDRE                                         r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[50]/C
                         clock pessimism             -0.034     1.159    
    SLICE_X20Y16         FDRE (Hold_fdre_C_D)        -0.001     1.158    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[50]
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           1.209    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/skid_buffer_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_payload_i_reg[66]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (43.966%)  route 0.237ns (56.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.558     0.899    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/s_ready_i_reg_0
    SLICE_X21Y11         FDRE                                         r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/skid_buffer_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y11         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/skid_buffer_reg[66]/Q
                         net (fo=1, routed)           0.237     1.277    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/skid_buffer_reg_n_0_[66]
    SLICE_X22Y11         LUT3 (Prop_lut3_I2_O)        0.045     1.322 r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_payload_i[66]_i_2/O
                         net (fo=1, routed)           0.000     1.322    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/skid_buffer[66]
    SLICE_X22Y11         FDRE                                         r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_payload_i_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.826     1.196    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/s_ready_i_reg_0
    SLICE_X22Y11         FDRE                                         r  linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_payload_i_reg[66]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X22Y11         FDRE (Hold_fdre_C_D)         0.107     1.269    linebuffer_test_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_payload_i_reg[66]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.053    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y1  linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y3  linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y2  linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3  linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y2  linebuffer_test_i/i_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y6  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y1   linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y1   linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X0Y14  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X0Y14  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X0Y14  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X0Y14  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X0Y14  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X0Y14  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X0Y14  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X0Y14  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y1   linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y1   linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y17  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y17  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y17  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y17  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y17  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y17  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y17  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y17  linebuffer_test_i/axi_mem_intercon_1/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     PLLE2_ADV/CLKIN1   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1   linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1   linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1   n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1   linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1   n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1   linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1   n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1   linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1   n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1   linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_linebuffer_test_clk_wiz_0_0_1
  To Clock:  clk_out1_linebuffer_test_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.700ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.700ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.364ns  (logic 1.076ns (20.061%)  route 4.288ns (79.939%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 39.700 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.756    -2.327    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X39Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.871 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/Q
                         net (fo=3, routed)           1.146    -0.725    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][4]
    SLICE_X39Y48         LUT6 (Prop_lut6_I5_O)        0.124    -0.601 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.451    -0.150    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X39Y47         LUT6 (Prop_lut6_I2_O)        0.124    -0.026 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.597     0.571    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.695 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          0.338     1.033    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X42Y48         LUT6 (Prop_lut6_I2_O)        0.124     1.157 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.599     1.757    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X41Y47         LUT5 (Prop_lut5_I2_O)        0.124     1.881 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[30]_i_1/O
                         net (fo=12, routed)          1.156     3.037    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.580    39.700    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[20]/C
                         clock pessimism             -0.421    39.279    
                         clock uncertainty           -0.114    39.165    
    SLICE_X40Y49         FDRE (Setup_fdre_C_R)       -0.429    38.736    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[20]
  -------------------------------------------------------------------
                         required time                         38.736    
                         arrival time                          -3.037    
  -------------------------------------------------------------------
                         slack                                 35.700    

Slack (MET) :             35.700ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.364ns  (logic 1.076ns (20.061%)  route 4.288ns (79.939%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 39.700 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.756    -2.327    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X39Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.871 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/Q
                         net (fo=3, routed)           1.146    -0.725    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][4]
    SLICE_X39Y48         LUT6 (Prop_lut6_I5_O)        0.124    -0.601 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.451    -0.150    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X39Y47         LUT6 (Prop_lut6_I2_O)        0.124    -0.026 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.597     0.571    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.695 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          0.338     1.033    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X42Y48         LUT6 (Prop_lut6_I2_O)        0.124     1.157 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.599     1.757    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X41Y47         LUT5 (Prop_lut5_I2_O)        0.124     1.881 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[30]_i_1/O
                         net (fo=12, routed)          1.156     3.037    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.580    39.700    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[21]/C
                         clock pessimism             -0.421    39.279    
                         clock uncertainty           -0.114    39.165    
    SLICE_X40Y49         FDRE (Setup_fdre_C_R)       -0.429    38.736    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[21]
  -------------------------------------------------------------------
                         required time                         38.736    
                         arrival time                          -3.037    
  -------------------------------------------------------------------
                         slack                                 35.700    

Slack (MET) :             35.700ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.364ns  (logic 1.076ns (20.061%)  route 4.288ns (79.939%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 39.700 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.756    -2.327    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X39Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.871 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/Q
                         net (fo=3, routed)           1.146    -0.725    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][4]
    SLICE_X39Y48         LUT6 (Prop_lut6_I5_O)        0.124    -0.601 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.451    -0.150    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X39Y47         LUT6 (Prop_lut6_I2_O)        0.124    -0.026 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.597     0.571    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.695 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          0.338     1.033    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X42Y48         LUT6 (Prop_lut6_I2_O)        0.124     1.157 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.599     1.757    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X41Y47         LUT5 (Prop_lut5_I2_O)        0.124     1.881 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[30]_i_1/O
                         net (fo=12, routed)          1.156     3.037    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.580    39.700    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[28]/C
                         clock pessimism             -0.421    39.279    
                         clock uncertainty           -0.114    39.165    
    SLICE_X40Y49         FDRE (Setup_fdre_C_R)       -0.429    38.736    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[28]
  -------------------------------------------------------------------
                         required time                         38.736    
                         arrival time                          -3.037    
  -------------------------------------------------------------------
                         slack                                 35.700    

Slack (MET) :             35.700ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.364ns  (logic 1.076ns (20.061%)  route 4.288ns (79.939%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 39.700 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.756    -2.327    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X39Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.871 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/Q
                         net (fo=3, routed)           1.146    -0.725    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][4]
    SLICE_X39Y48         LUT6 (Prop_lut6_I5_O)        0.124    -0.601 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.451    -0.150    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X39Y47         LUT6 (Prop_lut6_I2_O)        0.124    -0.026 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.597     0.571    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.695 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          0.338     1.033    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X42Y48         LUT6 (Prop_lut6_I2_O)        0.124     1.157 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.599     1.757    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X41Y47         LUT5 (Prop_lut5_I2_O)        0.124     1.881 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[30]_i_1/O
                         net (fo=12, routed)          1.156     3.037    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.580    39.700    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[29]/C
                         clock pessimism             -0.421    39.279    
                         clock uncertainty           -0.114    39.165    
    SLICE_X40Y49         FDRE (Setup_fdre_C_R)       -0.429    38.736    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[29]
  -------------------------------------------------------------------
                         required time                         38.736    
                         arrival time                          -3.037    
  -------------------------------------------------------------------
                         slack                                 35.700    

Slack (MET) :             35.700ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.364ns  (logic 1.076ns (20.061%)  route 4.288ns (79.939%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 39.700 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.756    -2.327    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X39Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.871 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/Q
                         net (fo=3, routed)           1.146    -0.725    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][4]
    SLICE_X39Y48         LUT6 (Prop_lut6_I5_O)        0.124    -0.601 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.451    -0.150    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X39Y47         LUT6 (Prop_lut6_I2_O)        0.124    -0.026 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.597     0.571    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.695 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          0.338     1.033    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X42Y48         LUT6 (Prop_lut6_I2_O)        0.124     1.157 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.599     1.757    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X41Y47         LUT5 (Prop_lut5_I2_O)        0.124     1.881 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[30]_i_1/O
                         net (fo=12, routed)          1.156     3.037    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.580    39.700    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[30]/C
                         clock pessimism             -0.421    39.279    
                         clock uncertainty           -0.114    39.165    
    SLICE_X40Y49         FDRE (Setup_fdre_C_R)       -0.429    38.736    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[30]
  -------------------------------------------------------------------
                         required time                         38.736    
                         arrival time                          -3.037    
  -------------------------------------------------------------------
                         slack                                 35.700    

Slack (MET) :             35.964ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.322ns  (logic 1.076ns (20.216%)  route 4.246ns (79.784%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.968ns = ( 39.699 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.756    -2.327    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X39Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.871 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/Q
                         net (fo=3, routed)           1.146    -0.725    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][4]
    SLICE_X39Y48         LUT6 (Prop_lut6_I5_O)        0.124    -0.601 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.451    -0.150    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X39Y47         LUT6 (Prop_lut6_I2_O)        0.124    -0.026 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.597     0.571    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.695 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          0.338     1.033    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X42Y48         LUT6 (Prop_lut6_I2_O)        0.124     1.157 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.800     1.957    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I3_O)        0.124     2.081 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          0.914     2.996    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X41Y45         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.579    39.699    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y45         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[0]/C
                         clock pessimism             -0.421    39.278    
                         clock uncertainty           -0.114    39.164    
    SLICE_X41Y45         FDRE (Setup_fdre_C_CE)      -0.205    38.959    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[0]
  -------------------------------------------------------------------
                         required time                         38.959    
                         arrival time                          -2.996    
  -------------------------------------------------------------------
                         slack                                 35.964    

Slack (MET) :             35.964ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.322ns  (logic 1.076ns (20.216%)  route 4.246ns (79.784%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.968ns = ( 39.699 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.756    -2.327    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X39Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.871 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/Q
                         net (fo=3, routed)           1.146    -0.725    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][4]
    SLICE_X39Y48         LUT6 (Prop_lut6_I5_O)        0.124    -0.601 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.451    -0.150    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X39Y47         LUT6 (Prop_lut6_I2_O)        0.124    -0.026 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.597     0.571    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.695 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          0.338     1.033    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X42Y48         LUT6 (Prop_lut6_I2_O)        0.124     1.157 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.800     1.957    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I3_O)        0.124     2.081 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          0.914     2.996    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X41Y45         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.579    39.699    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y45         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[12]/C
                         clock pessimism             -0.421    39.278    
                         clock uncertainty           -0.114    39.164    
    SLICE_X41Y45         FDRE (Setup_fdre_C_CE)      -0.205    38.959    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[12]
  -------------------------------------------------------------------
                         required time                         38.959    
                         arrival time                          -2.996    
  -------------------------------------------------------------------
                         slack                                 35.964    

Slack (MET) :             35.964ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.322ns  (logic 1.076ns (20.216%)  route 4.246ns (79.784%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.968ns = ( 39.699 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.756    -2.327    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X39Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.871 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/Q
                         net (fo=3, routed)           1.146    -0.725    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][4]
    SLICE_X39Y48         LUT6 (Prop_lut6_I5_O)        0.124    -0.601 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.451    -0.150    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X39Y47         LUT6 (Prop_lut6_I2_O)        0.124    -0.026 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.597     0.571    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.695 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          0.338     1.033    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X42Y48         LUT6 (Prop_lut6_I2_O)        0.124     1.157 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.800     1.957    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I3_O)        0.124     2.081 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          0.914     2.996    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X41Y45         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.579    39.699    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y45         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[5]/C
                         clock pessimism             -0.421    39.278    
                         clock uncertainty           -0.114    39.164    
    SLICE_X41Y45         FDRE (Setup_fdre_C_CE)      -0.205    38.959    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[5]
  -------------------------------------------------------------------
                         required time                         38.959    
                         arrival time                          -2.996    
  -------------------------------------------------------------------
                         slack                                 35.964    

Slack (MET) :             35.964ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.322ns  (logic 1.076ns (20.216%)  route 4.246ns (79.784%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.968ns = ( 39.699 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.756    -2.327    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X39Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.871 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/Q
                         net (fo=3, routed)           1.146    -0.725    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][4]
    SLICE_X39Y48         LUT6 (Prop_lut6_I5_O)        0.124    -0.601 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.451    -0.150    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X39Y47         LUT6 (Prop_lut6_I2_O)        0.124    -0.026 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.597     0.571    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.695 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          0.338     1.033    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X42Y48         LUT6 (Prop_lut6_I2_O)        0.124     1.157 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.800     1.957    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I3_O)        0.124     2.081 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          0.914     2.996    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X41Y45         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.579    39.699    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y45         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[6]/C
                         clock pessimism             -0.421    39.278    
                         clock uncertainty           -0.114    39.164    
    SLICE_X41Y45         FDRE (Setup_fdre_C_CE)      -0.205    38.959    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[6]
  -------------------------------------------------------------------
                         required time                         38.959    
                         arrival time                          -2.996    
  -------------------------------------------------------------------
                         slack                                 35.964    

Slack (MET) :             35.964ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.322ns  (logic 1.076ns (20.216%)  route 4.246ns (79.784%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.968ns = ( 39.699 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.756    -2.327    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X39Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.871 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/Q
                         net (fo=3, routed)           1.146    -0.725    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][4]
    SLICE_X39Y48         LUT6 (Prop_lut6_I5_O)        0.124    -0.601 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.451    -0.150    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X39Y47         LUT6 (Prop_lut6_I2_O)        0.124    -0.026 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.597     0.571    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.695 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          0.338     1.033    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X42Y48         LUT6 (Prop_lut6_I2_O)        0.124     1.157 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.800     1.957    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I3_O)        0.124     2.081 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          0.914     2.996    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X41Y45         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.579    39.699    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y45         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[7]/C
                         clock pessimism             -0.421    39.278    
                         clock uncertainty           -0.114    39.164    
    SLICE_X41Y45         FDRE (Setup_fdre_C_CE)      -0.205    38.959    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[7]
  -------------------------------------------------------------------
                         required time                         38.959    
                         arrival time                          -2.996    
  -------------------------------------------------------------------
                         slack                                 35.964    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.391%)  route 0.150ns (44.609%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.595    -0.483    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[11]/Q
                         net (fo=1, routed)           0.150    -0.192    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg_n_0_[11]
    SLICE_X38Y48         LUT3 (Prop_lut3_I0_O)        0.045    -0.147 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[12]_i_1_n_0
    SLICE_X38Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.862    -0.261    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X38Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[12]/C
                         clock pessimism             -0.188    -0.449    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.120    -0.329    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[12]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.880%)  route 0.121ns (46.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.595    -0.483    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[24]/Q
                         net (fo=1, routed)           0.121    -0.221    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg_n_0_[24]
    SLICE_X40Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.864    -0.259    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[25]/C
                         clock pessimism             -0.224    -0.483    
    SLICE_X40Y47         FDRE (Hold_fdre_C_D)         0.075    -0.408    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[25]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.880%)  route 0.121ns (46.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.595    -0.483    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[29]/Q
                         net (fo=1, routed)           0.121    -0.221    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg_n_0_[29]
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.864    -0.259    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[30]/C
                         clock pessimism             -0.224    -0.483    
    SLICE_X40Y49         FDRE (Hold_fdre_C_D)         0.075    -0.408    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[30]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.247ns (74.675%)  route 0.084ns (25.325%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.593    -0.485    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X38Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.148    -0.337 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[7]/Q
                         net (fo=1, routed)           0.084    -0.253    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg_n_0_[7]
    SLICE_X38Y48         LUT3 (Prop_lut3_I0_O)        0.099    -0.154 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.154    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[8]_i_1_n_0
    SLICE_X38Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.862    -0.261    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X38Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[8]/C
                         clock pessimism             -0.224    -0.485    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.121    -0.364    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[8]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.249ns (72.541%)  route 0.094ns (27.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.593    -0.485    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X38Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.148    -0.337 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[6]/Q
                         net (fo=1, routed)           0.094    -0.243    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg_n_0_[6]
    SLICE_X38Y48         LUT3 (Prop_lut3_I0_O)        0.101    -0.142 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.142    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[7]_i_1_n_0
    SLICE_X38Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.862    -0.261    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X38Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[7]/C
                         clock pessimism             -0.224    -0.485    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.131    -0.354    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.427%)  route 0.162ns (46.573%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.593    -0.485    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X39Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.344 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[7]/Q
                         net (fo=3, routed)           0.162    -0.182    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[15][7]
    SLICE_X38Y47         LUT3 (Prop_lut3_I2_O)        0.045    -0.137 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.137    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[10]_i_1_n_0
    SLICE_X38Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.862    -0.261    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X38Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[10]/C
                         clock pessimism             -0.211    -0.472    
    SLICE_X38Y47         FDRE (Hold_fdre_C_D)         0.121    -0.351    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[10]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.226ns (72.544%)  route 0.086ns (27.456%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.260ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.594    -0.484    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y44         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDRE (Prop_fdre_C_Q)         0.128    -0.356 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[16]/Q
                         net (fo=1, routed)           0.086    -0.270    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg_n_0_[16]
    SLICE_X41Y44         LUT3 (Prop_lut3_I0_O)        0.098    -0.172 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.172    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[17]_i_1_n_0
    SLICE_X41Y44         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.863    -0.260    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y44         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[17]/C
                         clock pessimism             -0.224    -0.484    
    SLICE_X41Y44         FDRE (Hold_fdre_C_D)         0.092    -0.392    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[17]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.209ns (57.320%)  route 0.156ns (42.680%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.595    -0.483    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X42Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.319 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[3]/Q
                         net (fo=7, routed)           0.156    -0.163    linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg__1[3]
    SLICE_X42Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.118 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.118    linebuffer_test_i/ov7670_controller/inst/i2c_sender/p_0_in__0[5]
    SLICE_X42Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.864    -0.259    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X42Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[5]/C
                         clock pessimism             -0.208    -0.467    
    SLICE_X42Y47         FDRE (Hold_fdre_C_D)         0.121    -0.346    linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[5]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.592    -0.486    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X39Y44         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.345 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[27]/Q
                         net (fo=1, routed)           0.156    -0.189    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg_n_0_[27]
    SLICE_X39Y44         LUT3 (Prop_lut3_I0_O)        0.042    -0.147 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[28]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[28]_i_1_n_0
    SLICE_X39Y44         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.861    -0.262    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X39Y44         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[28]/C
                         clock pessimism             -0.224    -0.486    
    SLICE_X39Y44         FDRE (Hold_fdre_C_D)         0.107    -0.379    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[28]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.183ns (53.493%)  route 0.159ns (46.507%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.260ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.594    -0.484    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y44         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[18]/Q
                         net (fo=1, routed)           0.159    -0.184    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg_n_0_[18]
    SLICE_X41Y44         LUT3 (Prop_lut3_I0_O)        0.042    -0.142 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.142    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[19]_i_1_n_0
    SLICE_X41Y44         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.863    -0.260    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y44         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[19]/C
                         clock pessimism             -0.224    -0.484    
    SLICE_X41Y44         FDRE (Hold_fdre_C_D)         0.107    -0.377    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[19]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.235    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_linebuffer_test_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         41.667      39.511     BUFGCTRL_X0Y17  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         41.667      40.418     PLLE2_ADV_X0Y1  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         41.667      40.667     SLICE_X41Y45    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.667      40.667     SLICE_X40Y44    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.667      40.667     SLICE_X40Y44    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.667      40.667     SLICE_X41Y45    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.667      40.667     SLICE_X41Y44    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.667      40.667     SLICE_X41Y44    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.667      40.667     SLICE_X41Y44    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.667      40.667     SLICE_X41Y44    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       41.667      118.333    PLLE2_ADV_X0Y1  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X39Y44    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[27]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X39Y44    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[28]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X39Y45    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[29]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X39Y45    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[30]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X41Y45    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X41Y45    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X40Y44    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X40Y44    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X40Y44    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X40Y44    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X41Y45    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X40Y44    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X40Y44    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X41Y45    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X41Y44    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X41Y44    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[14]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X41Y44    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[15]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X41Y44    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[16]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X41Y44    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[17]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X41Y44    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_linebuffer_test_clk_wiz_0_1_1
  To Clock:  clk_out1_linebuffer_test_clk_wiz_0_1_1

Setup :            0  Failing Endpoints,  Worst Slack       10.385ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.385ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.950ns  (logic 1.142ns (19.194%)  route 4.808ns (80.806%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 15.124 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.676    -0.899    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X30Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.381 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/Q
                         net (fo=18, routed)          3.972     3.592    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[1]
    SLICE_X34Y93         LUT3 (Prop_lut3_I0_O)        0.152     3.744 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0/O
                         net (fo=2, routed)           0.520     4.263    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0_n_0
    SLICE_X35Y93         LUT6 (Prop_lut6_I5_O)        0.348     4.611 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0/O
                         net (fo=3, routed)           0.316     4.927    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0_n_0
    SLICE_X35Y94         LUT3 (Prop_lut3_I0_O)        0.124     5.051 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[1]_i_1__0/O
                         net (fo=1, routed)           0.000     5.051    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[1]_i_1__0_n_0
    SLICE_X35Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.487    15.124    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X35Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/C
                         clock pessimism              0.454    15.579    
                         clock uncertainty           -0.172    15.407    
    SLICE_X35Y94         FDRE (Setup_fdre_C_D)        0.029    15.436    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.436    
                         arrival time                          -5.051    
  -------------------------------------------------------------------
                         slack                                 10.385    

Slack (MET) :             10.390ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.947ns  (logic 1.142ns (19.203%)  route 4.805ns (80.797%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 15.124 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.676    -0.899    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X30Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.381 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/Q
                         net (fo=18, routed)          3.972     3.592    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[1]
    SLICE_X34Y93         LUT3 (Prop_lut3_I0_O)        0.152     3.744 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0/O
                         net (fo=2, routed)           0.520     4.263    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0_n_0
    SLICE_X35Y93         LUT6 (Prop_lut6_I5_O)        0.348     4.611 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0/O
                         net (fo=3, routed)           0.313     4.924    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0_n_0
    SLICE_X35Y94         LUT6 (Prop_lut6_I0_O)        0.124     5.048 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[2]_i_1__0/O
                         net (fo=1, routed)           0.000     5.048    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[2]_i_1__0_n_0
    SLICE_X35Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.487    15.124    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X35Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism              0.454    15.579    
                         clock uncertainty           -0.172    15.407    
    SLICE_X35Y94         FDRE (Setup_fdre_C_D)        0.031    15.438    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.438    
                         arrival time                          -5.048    
  -------------------------------------------------------------------
                         slack                                 10.390    

Slack (MET) :             10.534ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.801ns  (logic 1.142ns (19.687%)  route 4.659ns (80.313%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 15.124 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.676    -0.899    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X30Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.381 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/Q
                         net (fo=18, routed)          3.972     3.592    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[1]
    SLICE_X34Y93         LUT3 (Prop_lut3_I0_O)        0.152     3.744 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0/O
                         net (fo=2, routed)           0.520     4.263    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0_n_0
    SLICE_X35Y93         LUT6 (Prop_lut6_I5_O)        0.348     4.611 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0/O
                         net (fo=3, routed)           0.167     4.778    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0_n_0
    SLICE_X35Y93         LUT6 (Prop_lut6_I0_O)        0.124     4.902 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_1__0/O
                         net (fo=1, routed)           0.000     4.902    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_1__0_n_0
    SLICE_X35Y93         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.487    15.124    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X35Y93         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.454    15.579    
                         clock uncertainty           -0.172    15.407    
    SLICE_X35Y93         FDRE (Setup_fdre_C_D)        0.029    15.436    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                         15.436    
                         arrival time                          -4.902    
  -------------------------------------------------------------------
                         slack                                 10.534    

Slack (MET) :             10.599ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.811ns  (logic 1.126ns (19.378%)  route 4.685ns (80.622%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 15.199 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.676    -0.899    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X30Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.381 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/Q
                         net (fo=18, routed)          3.565     3.184    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[1]
    SLICE_X36Y94         LUT3 (Prop_lut3_I0_O)        0.152     3.336 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[0]_i_2__1/O
                         net (fo=2, routed)           0.302     3.638    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[0]_i_2__1_n_0
    SLICE_X36Y94         LUT6 (Prop_lut6_I5_O)        0.332     3.970 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_2__1/O
                         net (fo=3, routed)           0.818     4.788    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_2__1_n_0
    SLICE_X36Y93         LUT3 (Prop_lut3_I0_O)        0.124     4.912 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[1]_i_1__1/O
                         net (fo=1, routed)           0.000     4.912    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[1]_i_1__1_n_0
    SLICE_X36Y93         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.562    15.199    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X36Y93         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]/C
                         clock pessimism              0.454    15.654    
                         clock uncertainty           -0.172    15.482    
    SLICE_X36Y93         FDRE (Setup_fdre_C_D)        0.029    15.511    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.511    
                         arrival time                          -4.912    
  -------------------------------------------------------------------
                         slack                                 10.599    

Slack (MET) :             10.629ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.613ns  (logic 1.194ns (21.272%)  route 4.419ns (78.728%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 15.200 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.660    -0.915    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X35Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.419    -0.496 f  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/Q
                         net (fo=17, routed)          2.139     1.643    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg_n_0_[0]
    SLICE_X35Y94         LUT5 (Prop_lut5_I2_O)        0.328     1.971 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_2__0/O
                         net (fo=3, routed)           1.059     3.030    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_2__0_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I0_O)        0.327     3.357 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_1__0/O
                         net (fo=9, routed)           0.833     4.190    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_1__0_n_0
    SLICE_X36Y97         LUT4 (Prop_lut4_I1_O)        0.120     4.310 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2[0]_i_1__0/O
                         net (fo=1, routed)           0.388     4.698    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2[0]_i_1__0_n_0
    SLICE_X36Y97         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.563    15.200    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X36Y97         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[0]/C
                         clock pessimism              0.569    15.769    
                         clock uncertainty           -0.172    15.597    
    SLICE_X36Y97         FDRE (Setup_fdre_C_D)       -0.270    15.327    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[0]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                          -4.698    
  -------------------------------------------------------------------
                         slack                                 10.629    

Slack (MET) :             10.669ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.874ns  (logic 1.318ns (22.439%)  route 4.556ns (77.561%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 15.200 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.660    -0.915    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X35Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.419    -0.496 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/Q
                         net (fo=17, routed)          2.142     1.646    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg_n_0_[0]
    SLICE_X35Y94         LUT6 (Prop_lut6_I5_O)        0.299     1.945 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[1]_i_1__0/O
                         net (fo=4, routed)           0.828     2.773    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[1]_i_1__0_n_0
    SLICE_X36Y95         LUT5 (Prop_lut5_I0_O)        0.150     2.923 f  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_5__0/O
                         net (fo=1, routed)           0.162     3.085    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_5__0_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I0_O)        0.326     3.411 f  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_4__0/O
                         net (fo=6, routed)           1.424     4.835    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_4__0_n_0
    SLICE_X36Y97         LUT3 (Prop_lut3_I2_O)        0.124     4.959 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_1__0/O
                         net (fo=1, routed)           0.000     4.959    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_1__0_n_0
    SLICE_X36Y97         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.563    15.200    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X36Y97         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[3]/C
                         clock pessimism              0.569    15.769    
                         clock uncertainty           -0.172    15.597    
    SLICE_X36Y97         FDRE (Setup_fdre_C_D)        0.031    15.628    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[3]
  -------------------------------------------------------------------
                         required time                         15.628    
                         arrival time                          -4.959    
  -------------------------------------------------------------------
                         slack                                 10.669    

Slack (MET) :             10.681ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.860ns  (logic 1.198ns (20.443%)  route 4.662ns (79.557%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 15.200 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.660    -0.915    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X35Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.419    -0.496 f  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/Q
                         net (fo=17, routed)          2.139     1.643    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg_n_0_[0]
    SLICE_X35Y94         LUT5 (Prop_lut5_I2_O)        0.328     1.971 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_2__0/O
                         net (fo=3, routed)           1.200     3.171    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_2__0_n_0
    SLICE_X36Y96         LUT5 (Prop_lut5_I0_O)        0.327     3.498 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_3__0/O
                         net (fo=6, routed)           1.324     4.821    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_3__0_n_0
    SLICE_X39Y98         LUT6 (Prop_lut6_I5_O)        0.124     4.945 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2[2]_i_1__0/O
                         net (fo=1, routed)           0.000     4.945    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2[2]_i_1__0_n_0
    SLICE_X39Y98         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.563    15.200    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y98         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[2]/C
                         clock pessimism              0.569    15.769    
                         clock uncertainty           -0.172    15.597    
    SLICE_X39Y98         FDRE (Setup_fdre_C_D)        0.029    15.626    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[2]
  -------------------------------------------------------------------
                         required time                         15.626    
                         arrival time                          -4.945    
  -------------------------------------------------------------------
                         slack                                 10.681    

Slack (MET) :             10.684ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.859ns  (logic 1.198ns (20.447%)  route 4.661ns (79.553%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 15.200 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.660    -0.915    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X35Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.419    -0.496 f  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/Q
                         net (fo=17, routed)          2.139     1.643    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg_n_0_[0]
    SLICE_X35Y94         LUT5 (Prop_lut5_I2_O)        0.328     1.971 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_2__0/O
                         net (fo=3, routed)           1.200     3.171    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_2__0_n_0
    SLICE_X36Y96         LUT5 (Prop_lut5_I0_O)        0.327     3.498 f  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_3__0/O
                         net (fo=6, routed)           1.323     4.820    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_3__0_n_0
    SLICE_X39Y98         LUT6 (Prop_lut6_I5_O)        0.124     4.944 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2[3]_i_1__0/O
                         net (fo=1, routed)           0.000     4.944    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2[3]_i_1__0_n_0
    SLICE_X39Y98         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.563    15.200    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y98         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[3]/C
                         clock pessimism              0.569    15.769    
                         clock uncertainty           -0.172    15.597    
    SLICE_X39Y98         FDRE (Setup_fdre_C_D)        0.031    15.628    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[3]
  -------------------------------------------------------------------
                         required time                         15.628    
                         arrival time                          -4.944    
  -------------------------------------------------------------------
                         slack                                 10.684    

Slack (MET) :             10.700ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.710ns  (logic 1.126ns (19.721%)  route 4.584ns (80.279%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 15.199 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.676    -0.899    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X30Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.381 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/Q
                         net (fo=18, routed)          3.565     3.184    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[1]
    SLICE_X36Y94         LUT3 (Prop_lut3_I0_O)        0.152     3.336 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[0]_i_2__1/O
                         net (fo=2, routed)           0.302     3.638    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[0]_i_2__1_n_0
    SLICE_X36Y94         LUT6 (Prop_lut6_I5_O)        0.332     3.970 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_2__1/O
                         net (fo=3, routed)           0.717     4.687    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_2__1_n_0
    SLICE_X37Y94         LUT6 (Prop_lut6_I0_O)        0.124     4.811 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_1__1/O
                         net (fo=1, routed)           0.000     4.811    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_1__1_n_0
    SLICE_X37Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.562    15.199    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X37Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.454    15.654    
                         clock uncertainty           -0.172    15.482    
    SLICE_X37Y94         FDRE (Setup_fdre_C_D)        0.029    15.511    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                         15.511    
                         arrival time                          -4.811    
  -------------------------------------------------------------------
                         slack                                 10.700    

Slack (MET) :             10.711ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.672ns  (logic 1.018ns (17.947%)  route 4.654ns (82.053%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 15.124 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.676    -0.899    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X30Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.381 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/Q
                         net (fo=18, routed)          3.972     3.592    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[1]
    SLICE_X34Y93         LUT3 (Prop_lut3_I0_O)        0.152     3.744 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0/O
                         net (fo=2, routed)           0.682     4.425    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0_n_0
    SLICE_X34Y93         LUT6 (Prop_lut6_I2_O)        0.348     4.773 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_1__0/O
                         net (fo=1, routed)           0.000     4.773    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_1__0_n_0
    SLICE_X34Y93         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.487    15.124    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X34Y93         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/C
                         clock pessimism              0.454    15.579    
                         clock uncertainty           -0.172    15.407    
    SLICE_X34Y93         FDRE (Setup_fdre_C_D)        0.077    15.484    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]
  -------------------------------------------------------------------
                         required time                         15.484    
                         arrival time                          -4.773    
  -------------------------------------------------------------------
                         slack                                 10.711    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/hsync_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.193%)  route 0.151ns (44.807%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.559    -0.571    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X29Y54         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[5]/Q
                         net (fo=4, routed)           0.151    -0.279    linebuffer_test_i/o_buf_controller/inst/h_count_reg[5]
    SLICE_X28Y54         LUT6 (Prop_lut6_I1_O)        0.045    -0.234 r  linebuffer_test_i/o_buf_controller/inst/hsync_next_i_1/O
                         net (fo=1, routed)           0.000    -0.234    linebuffer_test_i/o_buf_controller/inst/hsync_next_i_1_n_0
    SLICE_X28Y54         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/hsync_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.828    -0.816    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X28Y54         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/hsync_next_reg/C
                         clock pessimism              0.258    -0.558    
    SLICE_X28Y54         FDRE (Hold_fdre_C_D)         0.120    -0.438    linebuffer_test_i/o_buf_controller/inst/hsync_next_reg
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.112%)  route 0.185ns (49.888%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.588    -0.542    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X41Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[3]/Q
                         net (fo=1, routed)           0.185    -0.216    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[3]
    SLICE_X42Y94         LUT5 (Prop_lut5_I3_O)        0.045    -0.171 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.171    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[3]_i_1__1_n_0
    SLICE_X42Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.858    -0.786    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X42Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
                         clock pessimism              0.260    -0.526    
    SLICE_X42Y94         FDRE (Hold_fdre_C_D)         0.120    -0.406    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.762%)  route 0.160ns (46.238%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.586    -0.544    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X36Y95         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]/Q
                         net (fo=7, routed)           0.160    -0.243    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/p_0_in4_in
    SLICE_X37Y95         LUT5 (Prop_lut5_I0_O)        0.045    -0.198 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.198    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[6]_i_1__0_n_0
    SLICE_X37Y95         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.856    -0.788    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X37Y95         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]/C
                         clock pessimism              0.257    -0.531    
    SLICE_X37Y95         FDRE (Hold_fdre_C_D)         0.091    -0.440    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.963%)  route 0.194ns (51.037%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.586    -0.544    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/Q
                         net (fo=4, routed)           0.194    -0.209    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/p_0_in8_in
    SLICE_X40Y94         LUT5 (Prop_lut5_I4_O)        0.045    -0.164 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2[6]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.164    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2[6]_i_1__1_n_0
    SLICE_X40Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.858    -0.786    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X40Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/C
                         clock pessimism              0.280    -0.506    
    SLICE_X40Y94         FDRE (Hold_fdre_C_D)         0.092    -0.414    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.271%)  route 0.184ns (49.729%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.588    -0.542    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X40Y95         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[7]/Q
                         net (fo=1, routed)           0.184    -0.217    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[7]
    SLICE_X43Y95         LUT5 (Prop_lut5_I3_O)        0.045    -0.172 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[7]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.172    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[7]_i_1__1_n_0
    SLICE_X43Y95         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.858    -0.786    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X43Y95         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
                         clock pessimism              0.260    -0.526    
    SLICE_X43Y95         FDRE (Hold_fdre_C_D)         0.092    -0.434    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/h_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.559    -0.571    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X29Y53         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[2]/Q
                         net (fo=2, routed)           0.120    -0.309    linebuffer_test_i/o_buf_controller/inst/h_count_reg[2]
    SLICE_X29Y53         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.198 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.198    linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]_i_2_n_5
    SLICE_X29Y53         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.828    -0.816    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X29Y53         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[2]/C
                         clock pessimism              0.245    -0.571    
    SLICE_X29Y53         FDRE (Hold_fdre_C_D)         0.105    -0.466    linebuffer_test_i/o_buf_controller/inst/h_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.164ns (31.510%)  route 0.356ns (68.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.564    -0.566    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X28Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[13]/Q
                         net (fo=9, routed)           0.356    -0.045    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X1Y6          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.866    -0.778    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.281    -0.496    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.313    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.559    -0.571    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X29Y56         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/Q
                         net (fo=4, routed)           0.117    -0.312    linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]
    SLICE_X29Y56         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.197 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.197    linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]_i_1_n_7
    SLICE_X29Y56         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.828    -0.816    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X29Y56         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/C
                         clock pessimism              0.245    -0.571    
    SLICE_X29Y56         FDRE (Hold_fdre_C_D)         0.105    -0.466    linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/h_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.559    -0.571    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X29Y55         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[10]/Q
                         net (fo=4, routed)           0.122    -0.308    linebuffer_test_i/o_buf_controller/inst/h_count_reg[10]
    SLICE_X29Y55         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.197 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.197    linebuffer_test_i/o_buf_controller/inst/h_count_reg[8]_i_1_n_5
    SLICE_X29Y55         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.828    -0.816    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X29Y55         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[10]/C
                         clock pessimism              0.245    -0.571    
    SLICE_X29Y55         FDRE (Hold_fdre_C_D)         0.105    -0.466    linebuffer_test_i/o_buf_controller/inst/h_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.559%)  route 0.241ns (56.441%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.586    -0.544    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X39Y93         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[6]/Q
                         net (fo=1, routed)           0.241    -0.162    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[6]
    SLICE_X42Y92         LUT5 (Prop_lut5_I0_O)        0.045    -0.117 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.117    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_out_20_in[6]
    SLICE_X42Y92         FDSE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.857    -0.787    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X42Y92         FDSE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
                         clock pessimism              0.280    -0.507    
    SLICE_X42Y92         FDSE (Hold_fdse_C_D)         0.121    -0.386    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_linebuffer_test_clk_wiz_0_1_1
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X0Y9      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X0Y8      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X1Y9      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X1Y8      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X1Y6      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X1Y7      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X0Y7      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB36_X0Y6      linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         16.667      14.511     BUFGCTRL_X0Y16   linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         16.667      15.000     OLOGIC_X0Y98     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.667      196.693    MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X40Y97     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X42Y97     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         8.333       7.833      SLICE_X40Y97     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X40Y97     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         8.333       7.833      SLICE_X42Y97     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X42Y97     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         8.333       7.833      SLICE_X42Y97     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X40Y97     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         8.333       7.833      SLICE_X43Y97     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         8.333       7.833      SLICE_X43Y97     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X36Y97     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X36Y97     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X39Y97     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X39Y97     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X39Y98     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X39Y98     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X39Y98     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X39Y98     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X34Y93     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X35Y94     linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_linebuffer_test_clk_wiz_0_1_1
  To Clock:  clk_out2_linebuffer_test_clk_wiz_0_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_linebuffer_test_clk_wiz_0_1_1
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         3.333       1.178      BUFGCTRL_X0Y18   linebuffer_test_i/dvi_clk_gen/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         3.333       2.084      MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       3.333       210.027    MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_linebuffer_test_clk_wiz_0_1_1
  To Clock:  clk_out3_linebuffer_test_clk_wiz_0_1_1

Setup :            0  Failing Endpoints,  Worst Slack        0.793ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.793ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.037ns  (logic 1.344ns (33.291%)  route 2.693ns (66.709%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 3.529 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.730    -0.845    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X37Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.389 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/Q
                         net (fo=4, routed)           0.869     0.480    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg_n_0_[0]
    SLICE_X36Y66         LUT6 (Prop_lut6_I1_O)        0.124     0.604 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_6/O
                         net (fo=1, routed)           0.670     1.274    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_6_n_0
    SLICE_X36Y66         LUT3 (Prop_lut3_I1_O)        0.124     1.398 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_5/O
                         net (fo=2, routed)           0.584     1.982    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_5_n_0
    SLICE_X40Y66         LUT5 (Prop_lut5_I4_O)        0.124     2.106 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_6/O
                         net (fo=1, routed)           0.000     2.106    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_6_n_0
    SLICE_X40Y66         MUXF7 (Prop_muxf7_I1_O)      0.217     2.323 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]_i_4/O
                         net (fo=1, routed)           0.571     2.893    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]_i_4_n_0
    SLICE_X40Y64         LUT5 (Prop_lut5_I2_O)        0.299     3.192 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_1/O
                         net (fo=1, routed)           0.000     3.192    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_1_n_0
    SLICE_X40Y64         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.558     3.529    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y64         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/C
                         clock pessimism              0.569     4.097    
                         clock uncertainty           -0.141     3.957    
    SLICE_X40Y64         FDRE (Setup_fdre_C_D)        0.029     3.986    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]
  -------------------------------------------------------------------
                         required time                          3.986    
                         arrival time                          -3.192    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             0.942ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.925ns  (logic 1.379ns (35.136%)  route 2.546ns (64.864%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 3.528 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.731    -0.844    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X42Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.478    -0.366 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=18, routed)          1.021     0.655    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X39Y64         LUT3 (Prop_lut3_I1_O)        0.327     0.982 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_3/O
                         net (fo=3, routed)           0.471     1.453    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/fStop
    SLICE_X41Y65         LUT6 (Prop_lut6_I3_O)        0.326     1.779 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6/O
                         net (fo=1, routed)           0.577     2.356    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6_n_0
    SLICE_X41Y65         LUT6 (Prop_lut6_I5_O)        0.124     2.480 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_3/O
                         net (fo=3, routed)           0.477     2.957    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_3_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I4_O)        0.124     3.081 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1/O
                         net (fo=1, routed)           0.000     3.081    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1_n_0
    SLICE_X40Y65         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.557     3.528    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y65         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                         clock pessimism              0.607     4.134    
                         clock uncertainty           -0.141     3.994    
    SLICE_X40Y65         FDRE (Setup_fdre_C_D)        0.029     4.023    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]
  -------------------------------------------------------------------
                         required time                          4.023    
                         arrival time                          -3.081    
  -------------------------------------------------------------------
                         slack                                  0.942    

Slack (MET) :             1.038ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 1.151ns (32.388%)  route 2.403ns (67.612%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 3.526 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.731    -0.844    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X42Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.478    -0.366 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=18, routed)          0.555     0.189    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X40Y66         LUT2 (Prop_lut2_I1_O)        0.301     0.490 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.507     0.997    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     1.121 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.407     1.528    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X41Y66         LUT4 (Prop_lut4_I3_O)        0.124     1.652 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.469     2.121    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X39Y67         LUT6 (Prop_lut6_I5_O)        0.124     2.245 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.465     2.710    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X37Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.555     3.526    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X37Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
                         clock pessimism              0.569     4.094    
                         clock uncertainty           -0.141     3.954    
    SLICE_X37Y66         FDRE (Setup_fdre_C_CE)      -0.205     3.749    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]
  -------------------------------------------------------------------
                         required time                          3.749    
                         arrival time                          -2.710    
  -------------------------------------------------------------------
                         slack                                  1.038    

Slack (MET) :             1.038ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 1.151ns (32.388%)  route 2.403ns (67.612%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 3.526 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.731    -0.844    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X42Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.478    -0.366 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=18, routed)          0.555     0.189    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X40Y66         LUT2 (Prop_lut2_I1_O)        0.301     0.490 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.507     0.997    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     1.121 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.407     1.528    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X41Y66         LUT4 (Prop_lut4_I3_O)        0.124     1.652 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.469     2.121    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X39Y67         LUT6 (Prop_lut6_I5_O)        0.124     2.245 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.465     2.710    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X37Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.555     3.526    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X37Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/C
                         clock pessimism              0.569     4.094    
                         clock uncertainty           -0.141     3.954    
    SLICE_X37Y66         FDRE (Setup_fdre_C_CE)      -0.205     3.749    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                          3.749    
                         arrival time                          -2.710    
  -------------------------------------------------------------------
                         slack                                  1.038    

Slack (MET) :             1.038ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 1.151ns (32.388%)  route 2.403ns (67.612%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 3.526 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.731    -0.844    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X42Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.478    -0.366 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=18, routed)          0.555     0.189    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X40Y66         LUT2 (Prop_lut2_I1_O)        0.301     0.490 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.507     0.997    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     1.121 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.407     1.528    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X41Y66         LUT4 (Prop_lut4_I3_O)        0.124     1.652 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.469     2.121    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X39Y67         LUT6 (Prop_lut6_I5_O)        0.124     2.245 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.465     2.710    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X37Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.555     3.526    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X37Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
                         clock pessimism              0.569     4.094    
                         clock uncertainty           -0.141     3.954    
    SLICE_X37Y66         FDRE (Setup_fdre_C_CE)      -0.205     3.749    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                          3.749    
                         arrival time                          -2.710    
  -------------------------------------------------------------------
                         slack                                  1.038    

Slack (MET) :             1.038ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 1.151ns (32.388%)  route 2.403ns (67.612%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 3.526 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.731    -0.844    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X42Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.478    -0.366 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=18, routed)          0.555     0.189    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X40Y66         LUT2 (Prop_lut2_I1_O)        0.301     0.490 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.507     0.997    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     1.121 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.407     1.528    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X41Y66         LUT4 (Prop_lut4_I3_O)        0.124     1.652 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.469     2.121    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X39Y67         LUT6 (Prop_lut6_I5_O)        0.124     2.245 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.465     2.710    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X37Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.555     3.526    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X37Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
                         clock pessimism              0.569     4.094    
                         clock uncertainty           -0.141     3.954    
    SLICE_X37Y66         FDRE (Setup_fdre_C_CE)      -0.205     3.749    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                          3.749    
                         arrival time                          -2.710    
  -------------------------------------------------------------------
                         slack                                  1.038    

Slack (MET) :             1.038ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 1.151ns (32.388%)  route 2.403ns (67.612%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 3.526 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.731    -0.844    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X42Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.478    -0.366 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=18, routed)          0.555     0.189    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X40Y66         LUT2 (Prop_lut2_I1_O)        0.301     0.490 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.507     0.997    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     1.121 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.407     1.528    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X41Y66         LUT4 (Prop_lut4_I3_O)        0.124     1.652 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.469     2.121    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X39Y67         LUT6 (Prop_lut6_I5_O)        0.124     2.245 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.465     2.710    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X37Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.555     3.526    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X37Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/C
                         clock pessimism              0.569     4.094    
                         clock uncertainty           -0.141     3.954    
    SLICE_X37Y66         FDRE (Setup_fdre_C_CE)      -0.205     3.749    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]
  -------------------------------------------------------------------
                         required time                          3.749    
                         arrival time                          -2.710    
  -------------------------------------------------------------------
                         slack                                  1.038    

Slack (MET) :             1.038ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 1.151ns (32.388%)  route 2.403ns (67.612%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 3.526 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.731    -0.844    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X42Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.478    -0.366 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=18, routed)          0.555     0.189    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X40Y66         LUT2 (Prop_lut2_I1_O)        0.301     0.490 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.507     0.997    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     1.121 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.407     1.528    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X41Y66         LUT4 (Prop_lut4_I3_O)        0.124     1.652 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.469     2.121    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X39Y67         LUT6 (Prop_lut6_I5_O)        0.124     2.245 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.465     2.710    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X37Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.555     3.526    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X37Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/C
                         clock pessimism              0.569     4.094    
                         clock uncertainty           -0.141     3.954    
    SLICE_X37Y66         FDRE (Setup_fdre_C_CE)      -0.205     3.749    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]
  -------------------------------------------------------------------
                         required time                          3.749    
                         arrival time                          -2.710    
  -------------------------------------------------------------------
                         slack                                  1.038    

Slack (MET) :             1.038ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 1.151ns (32.388%)  route 2.403ns (67.612%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 3.526 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.731    -0.844    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X42Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.478    -0.366 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=18, routed)          0.555     0.189    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X40Y66         LUT2 (Prop_lut2_I1_O)        0.301     0.490 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.507     0.997    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     1.121 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.407     1.528    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X41Y66         LUT4 (Prop_lut4_I3_O)        0.124     1.652 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.469     2.121    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X39Y67         LUT6 (Prop_lut6_I5_O)        0.124     2.245 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.465     2.710    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X37Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.555     3.526    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X37Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
                         clock pessimism              0.569     4.094    
                         clock uncertainty           -0.141     3.954    
    SLICE_X37Y66         FDRE (Setup_fdre_C_CE)      -0.205     3.749    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                          3.749    
                         arrival time                          -2.710    
  -------------------------------------------------------------------
                         slack                                  1.038    

Slack (MET) :             1.038ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 1.151ns (32.388%)  route 2.403ns (67.612%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 3.526 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.731    -0.844    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X42Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.478    -0.366 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=18, routed)          0.555     0.189    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X40Y66         LUT2 (Prop_lut2_I1_O)        0.301     0.490 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.507     0.997    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     1.121 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.407     1.528    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X41Y66         LUT4 (Prop_lut4_I3_O)        0.124     1.652 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.469     2.121    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X39Y67         LUT6 (Prop_lut6_I5_O)        0.124     2.245 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.465     2.710    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X37Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.555     3.526    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X37Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/C
                         clock pessimism              0.569     4.094    
                         clock uncertainty           -0.141     3.954    
    SLICE_X37Y66         FDRE (Setup_fdre_C_CE)      -0.205     3.749    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]
  -------------------------------------------------------------------
                         required time                          3.749    
                         arrival time                          -2.710    
  -------------------------------------------------------------------
                         slack                                  1.038    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.583    -0.547    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X42Y66         FDSE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDSE (Prop_fdse_C_Q)         0.164    -0.383 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg[0]/Q
                         net (fo=6, routed)           0.116    -0.266    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg__0[0]
    SLICE_X43Y66         LUT6 (Prop_lut6_I3_O)        0.045    -0.221 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_i_1/O
                         net (fo=1, routed)           0.000    -0.221    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_i_1_n_0
    SLICE_X43Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.851    -0.793    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X43Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/C
                         clock pessimism              0.259    -0.534    
    SLICE_X43Y66         FDRE (Hold_fdre_C_D)         0.091    -0.443    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.226ns (63.993%)  route 0.127ns (36.007%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.581    -0.549    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X36Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[4]/Q
                         net (fo=8, routed)           0.127    -0.281    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sAddr_0[4]
    SLICE_X39Y66         MUXF7 (Prop_muxf7_S_O)       0.085    -0.196 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.196    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[2]_i_1_n_0
    SLICE_X39Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.849    -0.795    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X39Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[2]/C
                         clock pessimism              0.260    -0.535    
    SLICE_X39Y66         FDRE (Hold_fdre_C_D)         0.105    -0.430    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.237ns (61.896%)  route 0.146ns (38.104%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.581    -0.549    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X36Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[4]/Q
                         net (fo=8, routed)           0.146    -0.262    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sAddr_0[4]
    SLICE_X38Y66         MUXF7 (Prop_muxf7_S_O)       0.096    -0.166 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.166    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[5]_i_1_n_0
    SLICE_X38Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.849    -0.795    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X38Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[5]/C
                         clock pessimism              0.260    -0.535    
    SLICE_X38Y66         FDRE (Hold_fdre_C_D)         0.134    -0.401    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[5]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.189ns (52.742%)  route 0.169ns (47.258%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.582    -0.548    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[0]/Q
                         net (fo=6, routed)           0.169    -0.237    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg_n_0_[0]
    SLICE_X41Y66         LUT5 (Prop_lut5_I2_O)        0.048    -0.189 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.189    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount[2]_i_1_n_0
    SLICE_X41Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.851    -0.793    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]/C
                         clock pessimism              0.260    -0.533    
    SLICE_X41Y66         FDRE (Hold_fdre_C_D)         0.107    -0.426    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sIn_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.441%)  route 0.131ns (50.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.583    -0.547    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X43Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.128    -0.419 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.131    -0.288    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/out[0]
    SLICE_X43Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sIn_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.851    -0.793    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X43Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sIn_q_reg/C
                         clock pessimism              0.246    -0.547    
    SLICE_X43Y66         FDRE (Hold_fdre_C_D)         0.017    -0.530    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sIn_q_reg
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.583    -0.547    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X43Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.176    -0.229    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages[0]
    SLICE_X43Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.851    -0.793    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X43Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
                         clock pessimism              0.246    -0.547    
    SLICE_X43Y66         FDRE (Hold_fdre_C_D)         0.075    -0.472    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.148ns (53.096%)  route 0.131ns (46.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.582    -0.548    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X42Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.148    -0.400 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.131    -0.269    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/out[0]
    SLICE_X43Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.850    -0.794    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X43Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg/C
                         clock pessimism              0.259    -0.535    
    SLICE_X43Y67         FDRE (Hold_fdre_C_D)         0.017    -0.518    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.343%)  route 0.169ns (47.657%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.582    -0.548    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[0]/Q
                         net (fo=6, routed)           0.169    -0.237    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg_n_0_[0]
    SLICE_X41Y66         LUT4 (Prop_lut4_I2_O)        0.045    -0.192 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount[1]_i_1_n_0
    SLICE_X41Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.851    -0.793    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[1]/C
                         clock pessimism              0.260    -0.533    
    SLICE_X41Y66         FDRE (Hold_fdre_C_D)         0.091    -0.442    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.631%)  route 0.190ns (57.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.583    -0.547    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X43Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/Q
                         net (fo=2, routed)           0.190    -0.216    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sOut
    SLICE_X41Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.851    -0.793    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
                         clock pessimism              0.260    -0.533    
    SLICE_X41Y66         FDRE (Hold_fdre_C_D)         0.066    -0.467    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.246ns (63.165%)  route 0.143ns (36.835%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.581    -0.549    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X42Y68         FDSE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDSE (Prop_fdse_C_Q)         0.148    -0.401 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[3]/Q
                         net (fo=3, routed)           0.143    -0.257    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg__0[3]
    SLICE_X42Y67         LUT6 (Prop_lut6_I1_O)        0.098    -0.159 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_i_1__0/O
                         net (fo=1, routed)           0.000    -0.159    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_i_1__0_n_0
    SLICE_X42Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.850    -0.794    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X42Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
                         clock pessimism              0.260    -0.534    
    SLICE_X42Y67         FDRE (Hold_fdre_C_D)         0.120    -0.414    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_linebuffer_test_clk_wiz_0_1_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y19   linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X39Y65     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X39Y64     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X40Y64     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X40Y65     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X41Y64     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         5.000       4.000      SLICE_X42Y68     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X42Y68     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X42Y68     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X39Y65     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X42Y68     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X42Y68     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X42Y68     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[2]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X42Y68     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X36Y65     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X38Y65     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X38Y65     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X36Y65     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X36Y65     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X39Y65     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X39Y64     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X40Y64     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X40Y65     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X41Y64     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X42Y66     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X42Y66     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X42Y66     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X42Y66     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X43Y66     linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sIn_q_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_linebuffer_test_clk_wiz_0_0_1
  To Clock:  clkfbout_linebuffer_test_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_linebuffer_test_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y21  linebuffer_test_i/ov7670_clk_gen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y1  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_linebuffer_test_clk_wiz_0_1_1
  To Clock:  clkfbout_linebuffer_test_clk_wiz_0_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_linebuffer_test_clk_wiz_0_1_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y20   linebuffer_test_i/dvi_clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_linebuffer_test_clk_wiz_0_0_1
  To Clock:  clk_out1_linebuffer_test_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       35.698ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.698ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.364ns  (logic 1.076ns (20.061%)  route 4.288ns (79.939%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 39.700 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.756    -2.327    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X39Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.871 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/Q
                         net (fo=3, routed)           1.146    -0.725    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][4]
    SLICE_X39Y48         LUT6 (Prop_lut6_I5_O)        0.124    -0.601 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.451    -0.150    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X39Y47         LUT6 (Prop_lut6_I2_O)        0.124    -0.026 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.597     0.571    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.695 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          0.338     1.033    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X42Y48         LUT6 (Prop_lut6_I2_O)        0.124     1.157 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.599     1.757    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X41Y47         LUT5 (Prop_lut5_I2_O)        0.124     1.881 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[30]_i_1/O
                         net (fo=12, routed)          1.156     3.037    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.580    39.700    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[20]/C
                         clock pessimism             -0.421    39.279    
                         clock uncertainty           -0.115    39.163    
    SLICE_X40Y49         FDRE (Setup_fdre_C_R)       -0.429    38.734    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[20]
  -------------------------------------------------------------------
                         required time                         38.734    
                         arrival time                          -3.037    
  -------------------------------------------------------------------
                         slack                                 35.698    

Slack (MET) :             35.698ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.364ns  (logic 1.076ns (20.061%)  route 4.288ns (79.939%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 39.700 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.756    -2.327    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X39Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.871 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/Q
                         net (fo=3, routed)           1.146    -0.725    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][4]
    SLICE_X39Y48         LUT6 (Prop_lut6_I5_O)        0.124    -0.601 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.451    -0.150    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X39Y47         LUT6 (Prop_lut6_I2_O)        0.124    -0.026 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.597     0.571    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.695 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          0.338     1.033    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X42Y48         LUT6 (Prop_lut6_I2_O)        0.124     1.157 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.599     1.757    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X41Y47         LUT5 (Prop_lut5_I2_O)        0.124     1.881 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[30]_i_1/O
                         net (fo=12, routed)          1.156     3.037    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.580    39.700    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[21]/C
                         clock pessimism             -0.421    39.279    
                         clock uncertainty           -0.115    39.163    
    SLICE_X40Y49         FDRE (Setup_fdre_C_R)       -0.429    38.734    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[21]
  -------------------------------------------------------------------
                         required time                         38.734    
                         arrival time                          -3.037    
  -------------------------------------------------------------------
                         slack                                 35.698    

Slack (MET) :             35.698ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.364ns  (logic 1.076ns (20.061%)  route 4.288ns (79.939%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 39.700 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.756    -2.327    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X39Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.871 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/Q
                         net (fo=3, routed)           1.146    -0.725    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][4]
    SLICE_X39Y48         LUT6 (Prop_lut6_I5_O)        0.124    -0.601 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.451    -0.150    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X39Y47         LUT6 (Prop_lut6_I2_O)        0.124    -0.026 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.597     0.571    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.695 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          0.338     1.033    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X42Y48         LUT6 (Prop_lut6_I2_O)        0.124     1.157 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.599     1.757    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X41Y47         LUT5 (Prop_lut5_I2_O)        0.124     1.881 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[30]_i_1/O
                         net (fo=12, routed)          1.156     3.037    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.580    39.700    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[28]/C
                         clock pessimism             -0.421    39.279    
                         clock uncertainty           -0.115    39.163    
    SLICE_X40Y49         FDRE (Setup_fdre_C_R)       -0.429    38.734    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[28]
  -------------------------------------------------------------------
                         required time                         38.734    
                         arrival time                          -3.037    
  -------------------------------------------------------------------
                         slack                                 35.698    

Slack (MET) :             35.698ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.364ns  (logic 1.076ns (20.061%)  route 4.288ns (79.939%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 39.700 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.756    -2.327    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X39Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.871 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/Q
                         net (fo=3, routed)           1.146    -0.725    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][4]
    SLICE_X39Y48         LUT6 (Prop_lut6_I5_O)        0.124    -0.601 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.451    -0.150    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X39Y47         LUT6 (Prop_lut6_I2_O)        0.124    -0.026 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.597     0.571    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.695 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          0.338     1.033    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X42Y48         LUT6 (Prop_lut6_I2_O)        0.124     1.157 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.599     1.757    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X41Y47         LUT5 (Prop_lut5_I2_O)        0.124     1.881 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[30]_i_1/O
                         net (fo=12, routed)          1.156     3.037    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.580    39.700    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[29]/C
                         clock pessimism             -0.421    39.279    
                         clock uncertainty           -0.115    39.163    
    SLICE_X40Y49         FDRE (Setup_fdre_C_R)       -0.429    38.734    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[29]
  -------------------------------------------------------------------
                         required time                         38.734    
                         arrival time                          -3.037    
  -------------------------------------------------------------------
                         slack                                 35.698    

Slack (MET) :             35.698ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.364ns  (logic 1.076ns (20.061%)  route 4.288ns (79.939%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 39.700 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.756    -2.327    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X39Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.871 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/Q
                         net (fo=3, routed)           1.146    -0.725    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][4]
    SLICE_X39Y48         LUT6 (Prop_lut6_I5_O)        0.124    -0.601 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.451    -0.150    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X39Y47         LUT6 (Prop_lut6_I2_O)        0.124    -0.026 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.597     0.571    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.695 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          0.338     1.033    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X42Y48         LUT6 (Prop_lut6_I2_O)        0.124     1.157 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.599     1.757    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X41Y47         LUT5 (Prop_lut5_I2_O)        0.124     1.881 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[30]_i_1/O
                         net (fo=12, routed)          1.156     3.037    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.580    39.700    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[30]/C
                         clock pessimism             -0.421    39.279    
                         clock uncertainty           -0.115    39.163    
    SLICE_X40Y49         FDRE (Setup_fdre_C_R)       -0.429    38.734    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[30]
  -------------------------------------------------------------------
                         required time                         38.734    
                         arrival time                          -3.037    
  -------------------------------------------------------------------
                         slack                                 35.698    

Slack (MET) :             35.962ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.322ns  (logic 1.076ns (20.216%)  route 4.246ns (79.784%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.968ns = ( 39.699 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.756    -2.327    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X39Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.871 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/Q
                         net (fo=3, routed)           1.146    -0.725    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][4]
    SLICE_X39Y48         LUT6 (Prop_lut6_I5_O)        0.124    -0.601 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.451    -0.150    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X39Y47         LUT6 (Prop_lut6_I2_O)        0.124    -0.026 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.597     0.571    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.695 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          0.338     1.033    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X42Y48         LUT6 (Prop_lut6_I2_O)        0.124     1.157 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.800     1.957    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I3_O)        0.124     2.081 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          0.914     2.996    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X41Y45         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.579    39.699    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y45         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[0]/C
                         clock pessimism             -0.421    39.278    
                         clock uncertainty           -0.115    39.162    
    SLICE_X41Y45         FDRE (Setup_fdre_C_CE)      -0.205    38.957    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[0]
  -------------------------------------------------------------------
                         required time                         38.957    
                         arrival time                          -2.996    
  -------------------------------------------------------------------
                         slack                                 35.962    

Slack (MET) :             35.962ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.322ns  (logic 1.076ns (20.216%)  route 4.246ns (79.784%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.968ns = ( 39.699 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.756    -2.327    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X39Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.871 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/Q
                         net (fo=3, routed)           1.146    -0.725    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][4]
    SLICE_X39Y48         LUT6 (Prop_lut6_I5_O)        0.124    -0.601 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.451    -0.150    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X39Y47         LUT6 (Prop_lut6_I2_O)        0.124    -0.026 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.597     0.571    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.695 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          0.338     1.033    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X42Y48         LUT6 (Prop_lut6_I2_O)        0.124     1.157 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.800     1.957    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I3_O)        0.124     2.081 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          0.914     2.996    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X41Y45         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.579    39.699    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y45         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[12]/C
                         clock pessimism             -0.421    39.278    
                         clock uncertainty           -0.115    39.162    
    SLICE_X41Y45         FDRE (Setup_fdre_C_CE)      -0.205    38.957    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[12]
  -------------------------------------------------------------------
                         required time                         38.957    
                         arrival time                          -2.996    
  -------------------------------------------------------------------
                         slack                                 35.962    

Slack (MET) :             35.962ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.322ns  (logic 1.076ns (20.216%)  route 4.246ns (79.784%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.968ns = ( 39.699 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.756    -2.327    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X39Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.871 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/Q
                         net (fo=3, routed)           1.146    -0.725    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][4]
    SLICE_X39Y48         LUT6 (Prop_lut6_I5_O)        0.124    -0.601 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.451    -0.150    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X39Y47         LUT6 (Prop_lut6_I2_O)        0.124    -0.026 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.597     0.571    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.695 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          0.338     1.033    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X42Y48         LUT6 (Prop_lut6_I2_O)        0.124     1.157 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.800     1.957    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I3_O)        0.124     2.081 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          0.914     2.996    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X41Y45         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.579    39.699    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y45         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[5]/C
                         clock pessimism             -0.421    39.278    
                         clock uncertainty           -0.115    39.162    
    SLICE_X41Y45         FDRE (Setup_fdre_C_CE)      -0.205    38.957    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[5]
  -------------------------------------------------------------------
                         required time                         38.957    
                         arrival time                          -2.996    
  -------------------------------------------------------------------
                         slack                                 35.962    

Slack (MET) :             35.962ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.322ns  (logic 1.076ns (20.216%)  route 4.246ns (79.784%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.968ns = ( 39.699 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.756    -2.327    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X39Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.871 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/Q
                         net (fo=3, routed)           1.146    -0.725    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][4]
    SLICE_X39Y48         LUT6 (Prop_lut6_I5_O)        0.124    -0.601 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.451    -0.150    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X39Y47         LUT6 (Prop_lut6_I2_O)        0.124    -0.026 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.597     0.571    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.695 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          0.338     1.033    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X42Y48         LUT6 (Prop_lut6_I2_O)        0.124     1.157 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.800     1.957    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I3_O)        0.124     2.081 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          0.914     2.996    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X41Y45         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.579    39.699    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y45         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[6]/C
                         clock pessimism             -0.421    39.278    
                         clock uncertainty           -0.115    39.162    
    SLICE_X41Y45         FDRE (Setup_fdre_C_CE)      -0.205    38.957    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[6]
  -------------------------------------------------------------------
                         required time                         38.957    
                         arrival time                          -2.996    
  -------------------------------------------------------------------
                         slack                                 35.962    

Slack (MET) :             35.962ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.322ns  (logic 1.076ns (20.216%)  route 4.246ns (79.784%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.968ns = ( 39.699 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.756    -2.327    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X39Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.871 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/Q
                         net (fo=3, routed)           1.146    -0.725    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][4]
    SLICE_X39Y48         LUT6 (Prop_lut6_I5_O)        0.124    -0.601 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.451    -0.150    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X39Y47         LUT6 (Prop_lut6_I2_O)        0.124    -0.026 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.597     0.571    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.695 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          0.338     1.033    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X42Y48         LUT6 (Prop_lut6_I2_O)        0.124     1.157 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.800     1.957    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I3_O)        0.124     2.081 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          0.914     2.996    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X41Y45         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.579    39.699    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y45         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[7]/C
                         clock pessimism             -0.421    39.278    
                         clock uncertainty           -0.115    39.162    
    SLICE_X41Y45         FDRE (Setup_fdre_C_CE)      -0.205    38.957    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[7]
  -------------------------------------------------------------------
                         required time                         38.957    
                         arrival time                          -2.996    
  -------------------------------------------------------------------
                         slack                                 35.962    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.391%)  route 0.150ns (44.609%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.595    -0.483    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[11]/Q
                         net (fo=1, routed)           0.150    -0.192    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg_n_0_[11]
    SLICE_X38Y48         LUT3 (Prop_lut3_I0_O)        0.045    -0.147 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[12]_i_1_n_0
    SLICE_X38Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.862    -0.261    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X38Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[12]/C
                         clock pessimism             -0.188    -0.449    
                         clock uncertainty            0.115    -0.333    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.120    -0.213    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[12]
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.880%)  route 0.121ns (46.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.595    -0.483    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[24]/Q
                         net (fo=1, routed)           0.121    -0.221    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg_n_0_[24]
    SLICE_X40Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.864    -0.259    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[25]/C
                         clock pessimism             -0.224    -0.483    
                         clock uncertainty            0.115    -0.367    
    SLICE_X40Y47         FDRE (Hold_fdre_C_D)         0.075    -0.292    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[25]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.880%)  route 0.121ns (46.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.595    -0.483    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[29]/Q
                         net (fo=1, routed)           0.121    -0.221    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg_n_0_[29]
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.864    -0.259    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[30]/C
                         clock pessimism             -0.224    -0.483    
                         clock uncertainty            0.115    -0.367    
    SLICE_X40Y49         FDRE (Hold_fdre_C_D)         0.075    -0.292    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[30]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.247ns (74.675%)  route 0.084ns (25.325%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.593    -0.485    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X38Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.148    -0.337 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[7]/Q
                         net (fo=1, routed)           0.084    -0.253    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg_n_0_[7]
    SLICE_X38Y48         LUT3 (Prop_lut3_I0_O)        0.099    -0.154 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.154    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[8]_i_1_n_0
    SLICE_X38Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.862    -0.261    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X38Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[8]/C
                         clock pessimism             -0.224    -0.485    
                         clock uncertainty            0.115    -0.369    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.121    -0.248    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[8]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.249ns (72.541%)  route 0.094ns (27.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.593    -0.485    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X38Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.148    -0.337 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[6]/Q
                         net (fo=1, routed)           0.094    -0.243    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg_n_0_[6]
    SLICE_X38Y48         LUT3 (Prop_lut3_I0_O)        0.101    -0.142 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.142    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[7]_i_1_n_0
    SLICE_X38Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.862    -0.261    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X38Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[7]/C
                         clock pessimism             -0.224    -0.485    
                         clock uncertainty            0.115    -0.369    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.131    -0.238    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.427%)  route 0.162ns (46.573%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.593    -0.485    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X39Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.344 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[7]/Q
                         net (fo=3, routed)           0.162    -0.182    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[15][7]
    SLICE_X38Y47         LUT3 (Prop_lut3_I2_O)        0.045    -0.137 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.137    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[10]_i_1_n_0
    SLICE_X38Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.862    -0.261    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X38Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[10]/C
                         clock pessimism             -0.211    -0.472    
                         clock uncertainty            0.115    -0.356    
    SLICE_X38Y47         FDRE (Hold_fdre_C_D)         0.121    -0.235    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[10]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.226ns (72.544%)  route 0.086ns (27.456%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.260ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.594    -0.484    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y44         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDRE (Prop_fdre_C_Q)         0.128    -0.356 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[16]/Q
                         net (fo=1, routed)           0.086    -0.270    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg_n_0_[16]
    SLICE_X41Y44         LUT3 (Prop_lut3_I0_O)        0.098    -0.172 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.172    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[17]_i_1_n_0
    SLICE_X41Y44         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.863    -0.260    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y44         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[17]/C
                         clock pessimism             -0.224    -0.484    
                         clock uncertainty            0.115    -0.368    
    SLICE_X41Y44         FDRE (Hold_fdre_C_D)         0.092    -0.276    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[17]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.209ns (57.320%)  route 0.156ns (42.680%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.595    -0.483    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X42Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.319 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[3]/Q
                         net (fo=7, routed)           0.156    -0.163    linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg__1[3]
    SLICE_X42Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.118 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.118    linebuffer_test_i/ov7670_controller/inst/i2c_sender/p_0_in__0[5]
    SLICE_X42Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.864    -0.259    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X42Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[5]/C
                         clock pessimism             -0.208    -0.467    
                         clock uncertainty            0.115    -0.351    
    SLICE_X42Y47         FDRE (Hold_fdre_C_D)         0.121    -0.230    linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[5]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.592    -0.486    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X39Y44         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.345 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[27]/Q
                         net (fo=1, routed)           0.156    -0.189    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg_n_0_[27]
    SLICE_X39Y44         LUT3 (Prop_lut3_I0_O)        0.042    -0.147 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[28]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[28]_i_1_n_0
    SLICE_X39Y44         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.861    -0.262    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X39Y44         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[28]/C
                         clock pessimism             -0.224    -0.486    
                         clock uncertainty            0.115    -0.370    
    SLICE_X39Y44         FDRE (Hold_fdre_C_D)         0.107    -0.263    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[28]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.183ns (53.493%)  route 0.159ns (46.507%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.260ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.594    -0.484    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y44         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[18]/Q
                         net (fo=1, routed)           0.159    -0.184    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg_n_0_[18]
    SLICE_X41Y44         LUT3 (Prop_lut3_I0_O)        0.042    -0.142 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.142    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[19]_i_1_n_0
    SLICE_X41Y44         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.863    -0.260    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y44         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[19]/C
                         clock pessimism             -0.224    -0.484    
                         clock uncertainty            0.115    -0.368    
    SLICE_X41Y44         FDRE (Hold_fdre_C_D)         0.107    -0.261    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[19]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.120    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_linebuffer_test_clk_wiz_0_1_1
  To Clock:  clk_out1_linebuffer_test_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       10.379ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.379ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.950ns  (logic 1.142ns (19.194%)  route 4.808ns (80.806%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 15.124 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.676    -0.899    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X30Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.381 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/Q
                         net (fo=18, routed)          3.972     3.592    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[1]
    SLICE_X34Y93         LUT3 (Prop_lut3_I0_O)        0.152     3.744 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0/O
                         net (fo=2, routed)           0.520     4.263    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0_n_0
    SLICE_X35Y93         LUT6 (Prop_lut6_I5_O)        0.348     4.611 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0/O
                         net (fo=3, routed)           0.316     4.927    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0_n_0
    SLICE_X35Y94         LUT3 (Prop_lut3_I0_O)        0.124     5.051 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[1]_i_1__0/O
                         net (fo=1, routed)           0.000     5.051    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[1]_i_1__0_n_0
    SLICE_X35Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.487    15.124    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X35Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/C
                         clock pessimism              0.454    15.579    
                         clock uncertainty           -0.178    15.401    
    SLICE_X35Y94         FDRE (Setup_fdre_C_D)        0.029    15.430    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.430    
                         arrival time                          -5.051    
  -------------------------------------------------------------------
                         slack                                 10.379    

Slack (MET) :             10.384ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.947ns  (logic 1.142ns (19.203%)  route 4.805ns (80.797%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 15.124 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.676    -0.899    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X30Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.381 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/Q
                         net (fo=18, routed)          3.972     3.592    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[1]
    SLICE_X34Y93         LUT3 (Prop_lut3_I0_O)        0.152     3.744 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0/O
                         net (fo=2, routed)           0.520     4.263    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0_n_0
    SLICE_X35Y93         LUT6 (Prop_lut6_I5_O)        0.348     4.611 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0/O
                         net (fo=3, routed)           0.313     4.924    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0_n_0
    SLICE_X35Y94         LUT6 (Prop_lut6_I0_O)        0.124     5.048 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[2]_i_1__0/O
                         net (fo=1, routed)           0.000     5.048    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[2]_i_1__0_n_0
    SLICE_X35Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.487    15.124    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X35Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism              0.454    15.579    
                         clock uncertainty           -0.178    15.401    
    SLICE_X35Y94         FDRE (Setup_fdre_C_D)        0.031    15.432    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.432    
                         arrival time                          -5.048    
  -------------------------------------------------------------------
                         slack                                 10.384    

Slack (MET) :             10.528ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.801ns  (logic 1.142ns (19.687%)  route 4.659ns (80.313%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 15.124 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.676    -0.899    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X30Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.381 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/Q
                         net (fo=18, routed)          3.972     3.592    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[1]
    SLICE_X34Y93         LUT3 (Prop_lut3_I0_O)        0.152     3.744 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0/O
                         net (fo=2, routed)           0.520     4.263    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0_n_0
    SLICE_X35Y93         LUT6 (Prop_lut6_I5_O)        0.348     4.611 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0/O
                         net (fo=3, routed)           0.167     4.778    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0_n_0
    SLICE_X35Y93         LUT6 (Prop_lut6_I0_O)        0.124     4.902 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_1__0/O
                         net (fo=1, routed)           0.000     4.902    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_1__0_n_0
    SLICE_X35Y93         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.487    15.124    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X35Y93         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.454    15.579    
                         clock uncertainty           -0.178    15.401    
    SLICE_X35Y93         FDRE (Setup_fdre_C_D)        0.029    15.430    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                         15.430    
                         arrival time                          -4.902    
  -------------------------------------------------------------------
                         slack                                 10.528    

Slack (MET) :             10.593ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.811ns  (logic 1.126ns (19.378%)  route 4.685ns (80.622%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 15.199 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.676    -0.899    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X30Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.381 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/Q
                         net (fo=18, routed)          3.565     3.184    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[1]
    SLICE_X36Y94         LUT3 (Prop_lut3_I0_O)        0.152     3.336 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[0]_i_2__1/O
                         net (fo=2, routed)           0.302     3.638    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[0]_i_2__1_n_0
    SLICE_X36Y94         LUT6 (Prop_lut6_I5_O)        0.332     3.970 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_2__1/O
                         net (fo=3, routed)           0.818     4.788    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_2__1_n_0
    SLICE_X36Y93         LUT3 (Prop_lut3_I0_O)        0.124     4.912 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[1]_i_1__1/O
                         net (fo=1, routed)           0.000     4.912    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[1]_i_1__1_n_0
    SLICE_X36Y93         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.562    15.199    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X36Y93         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]/C
                         clock pessimism              0.454    15.654    
                         clock uncertainty           -0.178    15.476    
    SLICE_X36Y93         FDRE (Setup_fdre_C_D)        0.029    15.505    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.505    
                         arrival time                          -4.912    
  -------------------------------------------------------------------
                         slack                                 10.593    

Slack (MET) :             10.623ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.613ns  (logic 1.194ns (21.272%)  route 4.419ns (78.728%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 15.200 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.660    -0.915    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X35Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.419    -0.496 f  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/Q
                         net (fo=17, routed)          2.139     1.643    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg_n_0_[0]
    SLICE_X35Y94         LUT5 (Prop_lut5_I2_O)        0.328     1.971 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_2__0/O
                         net (fo=3, routed)           1.059     3.030    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_2__0_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I0_O)        0.327     3.357 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_1__0/O
                         net (fo=9, routed)           0.833     4.190    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_1__0_n_0
    SLICE_X36Y97         LUT4 (Prop_lut4_I1_O)        0.120     4.310 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2[0]_i_1__0/O
                         net (fo=1, routed)           0.388     4.698    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2[0]_i_1__0_n_0
    SLICE_X36Y97         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.563    15.200    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X36Y97         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[0]/C
                         clock pessimism              0.569    15.769    
                         clock uncertainty           -0.178    15.591    
    SLICE_X36Y97         FDRE (Setup_fdre_C_D)       -0.270    15.321    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[0]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                          -4.698    
  -------------------------------------------------------------------
                         slack                                 10.623    

Slack (MET) :             10.663ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.874ns  (logic 1.318ns (22.439%)  route 4.556ns (77.561%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 15.200 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.660    -0.915    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X35Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.419    -0.496 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/Q
                         net (fo=17, routed)          2.142     1.646    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg_n_0_[0]
    SLICE_X35Y94         LUT6 (Prop_lut6_I5_O)        0.299     1.945 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[1]_i_1__0/O
                         net (fo=4, routed)           0.828     2.773    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[1]_i_1__0_n_0
    SLICE_X36Y95         LUT5 (Prop_lut5_I0_O)        0.150     2.923 f  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_5__0/O
                         net (fo=1, routed)           0.162     3.085    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_5__0_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I0_O)        0.326     3.411 f  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_4__0/O
                         net (fo=6, routed)           1.424     4.835    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_4__0_n_0
    SLICE_X36Y97         LUT3 (Prop_lut3_I2_O)        0.124     4.959 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_1__0/O
                         net (fo=1, routed)           0.000     4.959    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_1__0_n_0
    SLICE_X36Y97         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.563    15.200    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X36Y97         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[3]/C
                         clock pessimism              0.569    15.769    
                         clock uncertainty           -0.178    15.591    
    SLICE_X36Y97         FDRE (Setup_fdre_C_D)        0.031    15.622    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[3]
  -------------------------------------------------------------------
                         required time                         15.622    
                         arrival time                          -4.959    
  -------------------------------------------------------------------
                         slack                                 10.663    

Slack (MET) :             10.675ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.860ns  (logic 1.198ns (20.443%)  route 4.662ns (79.557%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 15.200 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.660    -0.915    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X35Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.419    -0.496 f  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/Q
                         net (fo=17, routed)          2.139     1.643    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg_n_0_[0]
    SLICE_X35Y94         LUT5 (Prop_lut5_I2_O)        0.328     1.971 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_2__0/O
                         net (fo=3, routed)           1.200     3.171    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_2__0_n_0
    SLICE_X36Y96         LUT5 (Prop_lut5_I0_O)        0.327     3.498 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_3__0/O
                         net (fo=6, routed)           1.324     4.821    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_3__0_n_0
    SLICE_X39Y98         LUT6 (Prop_lut6_I5_O)        0.124     4.945 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2[2]_i_1__0/O
                         net (fo=1, routed)           0.000     4.945    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2[2]_i_1__0_n_0
    SLICE_X39Y98         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.563    15.200    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y98         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[2]/C
                         clock pessimism              0.569    15.769    
                         clock uncertainty           -0.178    15.591    
    SLICE_X39Y98         FDRE (Setup_fdre_C_D)        0.029    15.620    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[2]
  -------------------------------------------------------------------
                         required time                         15.620    
                         arrival time                          -4.945    
  -------------------------------------------------------------------
                         slack                                 10.675    

Slack (MET) :             10.678ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.859ns  (logic 1.198ns (20.447%)  route 4.661ns (79.553%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 15.200 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.660    -0.915    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X35Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.419    -0.496 f  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/Q
                         net (fo=17, routed)          2.139     1.643    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg_n_0_[0]
    SLICE_X35Y94         LUT5 (Prop_lut5_I2_O)        0.328     1.971 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_2__0/O
                         net (fo=3, routed)           1.200     3.171    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_2__0_n_0
    SLICE_X36Y96         LUT5 (Prop_lut5_I0_O)        0.327     3.498 f  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_3__0/O
                         net (fo=6, routed)           1.323     4.820    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_3__0_n_0
    SLICE_X39Y98         LUT6 (Prop_lut6_I5_O)        0.124     4.944 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2[3]_i_1__0/O
                         net (fo=1, routed)           0.000     4.944    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2[3]_i_1__0_n_0
    SLICE_X39Y98         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.563    15.200    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y98         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[3]/C
                         clock pessimism              0.569    15.769    
                         clock uncertainty           -0.178    15.591    
    SLICE_X39Y98         FDRE (Setup_fdre_C_D)        0.031    15.622    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[3]
  -------------------------------------------------------------------
                         required time                         15.622    
                         arrival time                          -4.944    
  -------------------------------------------------------------------
                         slack                                 10.678    

Slack (MET) :             10.694ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.710ns  (logic 1.126ns (19.721%)  route 4.584ns (80.279%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 15.199 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.676    -0.899    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X30Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.381 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/Q
                         net (fo=18, routed)          3.565     3.184    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[1]
    SLICE_X36Y94         LUT3 (Prop_lut3_I0_O)        0.152     3.336 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[0]_i_2__1/O
                         net (fo=2, routed)           0.302     3.638    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[0]_i_2__1_n_0
    SLICE_X36Y94         LUT6 (Prop_lut6_I5_O)        0.332     3.970 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_2__1/O
                         net (fo=3, routed)           0.717     4.687    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_2__1_n_0
    SLICE_X37Y94         LUT6 (Prop_lut6_I0_O)        0.124     4.811 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_1__1/O
                         net (fo=1, routed)           0.000     4.811    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_1__1_n_0
    SLICE_X37Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.562    15.199    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X37Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.454    15.654    
                         clock uncertainty           -0.178    15.476    
    SLICE_X37Y94         FDRE (Setup_fdre_C_D)        0.029    15.505    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                         15.505    
                         arrival time                          -4.811    
  -------------------------------------------------------------------
                         slack                                 10.694    

Slack (MET) :             10.704ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.672ns  (logic 1.018ns (17.947%)  route 4.654ns (82.053%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 15.124 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.676    -0.899    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X30Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.381 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/Q
                         net (fo=18, routed)          3.972     3.592    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[1]
    SLICE_X34Y93         LUT3 (Prop_lut3_I0_O)        0.152     3.744 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0/O
                         net (fo=2, routed)           0.682     4.425    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0_n_0
    SLICE_X34Y93         LUT6 (Prop_lut6_I2_O)        0.348     4.773 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_1__0/O
                         net (fo=1, routed)           0.000     4.773    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_1__0_n_0
    SLICE_X34Y93         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.487    15.124    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X34Y93         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/C
                         clock pessimism              0.454    15.579    
                         clock uncertainty           -0.178    15.401    
    SLICE_X34Y93         FDRE (Setup_fdre_C_D)        0.077    15.478    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]
  -------------------------------------------------------------------
                         required time                         15.478    
                         arrival time                          -4.773    
  -------------------------------------------------------------------
                         slack                                 10.704    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/hsync_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.193%)  route 0.151ns (44.807%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.258ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.559    -0.571    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X29Y54         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[5]/Q
                         net (fo=4, routed)           0.151    -0.279    linebuffer_test_i/o_buf_controller/inst/h_count_reg[5]
    SLICE_X28Y54         LUT6 (Prop_lut6_I1_O)        0.045    -0.234 r  linebuffer_test_i/o_buf_controller/inst/hsync_next_i_1/O
                         net (fo=1, routed)           0.000    -0.234    linebuffer_test_i/o_buf_controller/inst/hsync_next_i_1_n_0
    SLICE_X28Y54         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/hsync_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.828    -0.816    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X28Y54         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/hsync_next_reg/C
                         clock pessimism              0.258    -0.558    
                         clock uncertainty            0.178    -0.380    
    SLICE_X28Y54         FDRE (Hold_fdre_C_D)         0.120    -0.260    linebuffer_test_i/o_buf_controller/inst/hsync_next_reg
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.112%)  route 0.185ns (49.888%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.260ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.588    -0.542    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X41Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[3]/Q
                         net (fo=1, routed)           0.185    -0.216    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[3]
    SLICE_X42Y94         LUT5 (Prop_lut5_I3_O)        0.045    -0.171 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.171    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[3]_i_1__1_n_0
    SLICE_X42Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.858    -0.786    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X42Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
                         clock pessimism              0.260    -0.526    
                         clock uncertainty            0.178    -0.348    
    SLICE_X42Y94         FDRE (Hold_fdre_C_D)         0.120    -0.228    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.762%)  route 0.160ns (46.238%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.586    -0.544    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X36Y95         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]/Q
                         net (fo=7, routed)           0.160    -0.243    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/p_0_in4_in
    SLICE_X37Y95         LUT5 (Prop_lut5_I0_O)        0.045    -0.198 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.198    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[6]_i_1__0_n_0
    SLICE_X37Y95         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.856    -0.788    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X37Y95         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]/C
                         clock pessimism              0.257    -0.531    
                         clock uncertainty            0.178    -0.353    
    SLICE_X37Y95         FDRE (Hold_fdre_C_D)         0.091    -0.262    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.963%)  route 0.194ns (51.037%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.586    -0.544    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/Q
                         net (fo=4, routed)           0.194    -0.209    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/p_0_in8_in
    SLICE_X40Y94         LUT5 (Prop_lut5_I4_O)        0.045    -0.164 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2[6]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.164    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2[6]_i_1__1_n_0
    SLICE_X40Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.858    -0.786    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X40Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/C
                         clock pessimism              0.280    -0.506    
                         clock uncertainty            0.178    -0.328    
    SLICE_X40Y94         FDRE (Hold_fdre_C_D)         0.092    -0.236    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.271%)  route 0.184ns (49.729%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.260ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.588    -0.542    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X40Y95         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[7]/Q
                         net (fo=1, routed)           0.184    -0.217    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[7]
    SLICE_X43Y95         LUT5 (Prop_lut5_I3_O)        0.045    -0.172 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[7]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.172    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[7]_i_1__1_n_0
    SLICE_X43Y95         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.858    -0.786    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X43Y95         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
                         clock pessimism              0.260    -0.526    
                         clock uncertainty            0.178    -0.348    
    SLICE_X43Y95         FDRE (Hold_fdre_C_D)         0.092    -0.256    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/h_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.559    -0.571    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X29Y53         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[2]/Q
                         net (fo=2, routed)           0.120    -0.309    linebuffer_test_i/o_buf_controller/inst/h_count_reg[2]
    SLICE_X29Y53         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.198 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.198    linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]_i_2_n_5
    SLICE_X29Y53         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.828    -0.816    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X29Y53         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[2]/C
                         clock pessimism              0.245    -0.571    
                         clock uncertainty            0.178    -0.393    
    SLICE_X29Y53         FDRE (Hold_fdre_C_D)         0.105    -0.288    linebuffer_test_i/o_buf_controller/inst/h_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.164ns (31.510%)  route 0.356ns (68.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.564    -0.566    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X28Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[13]/Q
                         net (fo=9, routed)           0.356    -0.045    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X1Y6          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.866    -0.778    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.281    -0.496    
                         clock uncertainty            0.178    -0.319    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.136    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.559    -0.571    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X29Y56         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/Q
                         net (fo=4, routed)           0.117    -0.312    linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]
    SLICE_X29Y56         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.197 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.197    linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]_i_1_n_7
    SLICE_X29Y56         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.828    -0.816    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X29Y56         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/C
                         clock pessimism              0.245    -0.571    
                         clock uncertainty            0.178    -0.393    
    SLICE_X29Y56         FDRE (Hold_fdre_C_D)         0.105    -0.288    linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/h_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.559    -0.571    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X29Y55         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[10]/Q
                         net (fo=4, routed)           0.122    -0.308    linebuffer_test_i/o_buf_controller/inst/h_count_reg[10]
    SLICE_X29Y55         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.197 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.197    linebuffer_test_i/o_buf_controller/inst/h_count_reg[8]_i_1_n_5
    SLICE_X29Y55         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.828    -0.816    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X29Y55         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[10]/C
                         clock pessimism              0.245    -0.571    
                         clock uncertainty            0.178    -0.393    
    SLICE_X29Y55         FDRE (Hold_fdre_C_D)         0.105    -0.288    linebuffer_test_i/o_buf_controller/inst/h_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.559%)  route 0.241ns (56.441%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.586    -0.544    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X39Y93         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[6]/Q
                         net (fo=1, routed)           0.241    -0.162    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[6]
    SLICE_X42Y92         LUT5 (Prop_lut5_I0_O)        0.045    -0.117 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.117    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_out_20_in[6]
    SLICE_X42Y92         FDSE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.857    -0.787    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X42Y92         FDSE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
                         clock pessimism              0.280    -0.507    
                         clock uncertainty            0.178    -0.329    
    SLICE_X42Y92         FDSE (Hold_fdse_C_D)         0.121    -0.208    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.091    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_linebuffer_test_clk_wiz_0_1_1
  To Clock:  clk_out3_linebuffer_test_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.791ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.791ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.037ns  (logic 1.344ns (33.291%)  route 2.693ns (66.709%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 3.529 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.730    -0.845    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X37Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.389 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/Q
                         net (fo=4, routed)           0.869     0.480    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg_n_0_[0]
    SLICE_X36Y66         LUT6 (Prop_lut6_I1_O)        0.124     0.604 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_6/O
                         net (fo=1, routed)           0.670     1.274    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_6_n_0
    SLICE_X36Y66         LUT3 (Prop_lut3_I1_O)        0.124     1.398 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_5/O
                         net (fo=2, routed)           0.584     1.982    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_5_n_0
    SLICE_X40Y66         LUT5 (Prop_lut5_I4_O)        0.124     2.106 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_6/O
                         net (fo=1, routed)           0.000     2.106    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_6_n_0
    SLICE_X40Y66         MUXF7 (Prop_muxf7_I1_O)      0.217     2.323 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]_i_4/O
                         net (fo=1, routed)           0.571     2.893    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]_i_4_n_0
    SLICE_X40Y64         LUT5 (Prop_lut5_I2_O)        0.299     3.192 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_1/O
                         net (fo=1, routed)           0.000     3.192    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_1_n_0
    SLICE_X40Y64         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.558     3.529    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y64         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/C
                         clock pessimism              0.569     4.097    
                         clock uncertainty           -0.142     3.955    
    SLICE_X40Y64         FDRE (Setup_fdre_C_D)        0.029     3.984    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]
  -------------------------------------------------------------------
                         required time                          3.984    
                         arrival time                          -3.192    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.940ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.925ns  (logic 1.379ns (35.136%)  route 2.546ns (64.864%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 3.528 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.731    -0.844    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X42Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.478    -0.366 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=18, routed)          1.021     0.655    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X39Y64         LUT3 (Prop_lut3_I1_O)        0.327     0.982 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_3/O
                         net (fo=3, routed)           0.471     1.453    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/fStop
    SLICE_X41Y65         LUT6 (Prop_lut6_I3_O)        0.326     1.779 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6/O
                         net (fo=1, routed)           0.577     2.356    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6_n_0
    SLICE_X41Y65         LUT6 (Prop_lut6_I5_O)        0.124     2.480 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_3/O
                         net (fo=3, routed)           0.477     2.957    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_3_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I4_O)        0.124     3.081 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1/O
                         net (fo=1, routed)           0.000     3.081    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1_n_0
    SLICE_X40Y65         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.557     3.528    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y65         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                         clock pessimism              0.607     4.134    
                         clock uncertainty           -0.142     3.992    
    SLICE_X40Y65         FDRE (Setup_fdre_C_D)        0.029     4.021    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]
  -------------------------------------------------------------------
                         required time                          4.021    
                         arrival time                          -3.081    
  -------------------------------------------------------------------
                         slack                                  0.940    

Slack (MET) :             1.037ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 1.151ns (32.388%)  route 2.403ns (67.612%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 3.526 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.731    -0.844    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X42Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.478    -0.366 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=18, routed)          0.555     0.189    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X40Y66         LUT2 (Prop_lut2_I1_O)        0.301     0.490 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.507     0.997    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     1.121 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.407     1.528    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X41Y66         LUT4 (Prop_lut4_I3_O)        0.124     1.652 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.469     2.121    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X39Y67         LUT6 (Prop_lut6_I5_O)        0.124     2.245 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.465     2.710    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X37Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.555     3.526    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X37Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
                         clock pessimism              0.569     4.094    
                         clock uncertainty           -0.142     3.952    
    SLICE_X37Y66         FDRE (Setup_fdre_C_CE)      -0.205     3.747    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]
  -------------------------------------------------------------------
                         required time                          3.747    
                         arrival time                          -2.710    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.037ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 1.151ns (32.388%)  route 2.403ns (67.612%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 3.526 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.731    -0.844    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X42Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.478    -0.366 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=18, routed)          0.555     0.189    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X40Y66         LUT2 (Prop_lut2_I1_O)        0.301     0.490 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.507     0.997    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     1.121 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.407     1.528    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X41Y66         LUT4 (Prop_lut4_I3_O)        0.124     1.652 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.469     2.121    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X39Y67         LUT6 (Prop_lut6_I5_O)        0.124     2.245 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.465     2.710    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X37Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.555     3.526    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X37Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/C
                         clock pessimism              0.569     4.094    
                         clock uncertainty           -0.142     3.952    
    SLICE_X37Y66         FDRE (Setup_fdre_C_CE)      -0.205     3.747    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                          3.747    
                         arrival time                          -2.710    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.037ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 1.151ns (32.388%)  route 2.403ns (67.612%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 3.526 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.731    -0.844    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X42Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.478    -0.366 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=18, routed)          0.555     0.189    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X40Y66         LUT2 (Prop_lut2_I1_O)        0.301     0.490 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.507     0.997    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     1.121 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.407     1.528    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X41Y66         LUT4 (Prop_lut4_I3_O)        0.124     1.652 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.469     2.121    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X39Y67         LUT6 (Prop_lut6_I5_O)        0.124     2.245 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.465     2.710    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X37Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.555     3.526    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X37Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
                         clock pessimism              0.569     4.094    
                         clock uncertainty           -0.142     3.952    
    SLICE_X37Y66         FDRE (Setup_fdre_C_CE)      -0.205     3.747    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                          3.747    
                         arrival time                          -2.710    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.037ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 1.151ns (32.388%)  route 2.403ns (67.612%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 3.526 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.731    -0.844    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X42Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.478    -0.366 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=18, routed)          0.555     0.189    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X40Y66         LUT2 (Prop_lut2_I1_O)        0.301     0.490 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.507     0.997    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     1.121 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.407     1.528    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X41Y66         LUT4 (Prop_lut4_I3_O)        0.124     1.652 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.469     2.121    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X39Y67         LUT6 (Prop_lut6_I5_O)        0.124     2.245 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.465     2.710    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X37Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.555     3.526    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X37Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
                         clock pessimism              0.569     4.094    
                         clock uncertainty           -0.142     3.952    
    SLICE_X37Y66         FDRE (Setup_fdre_C_CE)      -0.205     3.747    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                          3.747    
                         arrival time                          -2.710    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.037ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 1.151ns (32.388%)  route 2.403ns (67.612%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 3.526 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.731    -0.844    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X42Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.478    -0.366 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=18, routed)          0.555     0.189    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X40Y66         LUT2 (Prop_lut2_I1_O)        0.301     0.490 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.507     0.997    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     1.121 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.407     1.528    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X41Y66         LUT4 (Prop_lut4_I3_O)        0.124     1.652 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.469     2.121    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X39Y67         LUT6 (Prop_lut6_I5_O)        0.124     2.245 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.465     2.710    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X37Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.555     3.526    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X37Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/C
                         clock pessimism              0.569     4.094    
                         clock uncertainty           -0.142     3.952    
    SLICE_X37Y66         FDRE (Setup_fdre_C_CE)      -0.205     3.747    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]
  -------------------------------------------------------------------
                         required time                          3.747    
                         arrival time                          -2.710    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.037ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 1.151ns (32.388%)  route 2.403ns (67.612%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 3.526 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.731    -0.844    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X42Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.478    -0.366 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=18, routed)          0.555     0.189    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X40Y66         LUT2 (Prop_lut2_I1_O)        0.301     0.490 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.507     0.997    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     1.121 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.407     1.528    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X41Y66         LUT4 (Prop_lut4_I3_O)        0.124     1.652 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.469     2.121    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X39Y67         LUT6 (Prop_lut6_I5_O)        0.124     2.245 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.465     2.710    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X37Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.555     3.526    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X37Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/C
                         clock pessimism              0.569     4.094    
                         clock uncertainty           -0.142     3.952    
    SLICE_X37Y66         FDRE (Setup_fdre_C_CE)      -0.205     3.747    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]
  -------------------------------------------------------------------
                         required time                          3.747    
                         arrival time                          -2.710    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.037ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 1.151ns (32.388%)  route 2.403ns (67.612%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 3.526 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.731    -0.844    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X42Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.478    -0.366 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=18, routed)          0.555     0.189    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X40Y66         LUT2 (Prop_lut2_I1_O)        0.301     0.490 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.507     0.997    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     1.121 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.407     1.528    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X41Y66         LUT4 (Prop_lut4_I3_O)        0.124     1.652 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.469     2.121    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X39Y67         LUT6 (Prop_lut6_I5_O)        0.124     2.245 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.465     2.710    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X37Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.555     3.526    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X37Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
                         clock pessimism              0.569     4.094    
                         clock uncertainty           -0.142     3.952    
    SLICE_X37Y66         FDRE (Setup_fdre_C_CE)      -0.205     3.747    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                          3.747    
                         arrival time                          -2.710    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.037ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 1.151ns (32.388%)  route 2.403ns (67.612%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 3.526 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.731    -0.844    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X42Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.478    -0.366 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=18, routed)          0.555     0.189    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X40Y66         LUT2 (Prop_lut2_I1_O)        0.301     0.490 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.507     0.997    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     1.121 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.407     1.528    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X41Y66         LUT4 (Prop_lut4_I3_O)        0.124     1.652 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.469     2.121    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X39Y67         LUT6 (Prop_lut6_I5_O)        0.124     2.245 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.465     2.710    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X37Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.555     3.526    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X37Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/C
                         clock pessimism              0.569     4.094    
                         clock uncertainty           -0.142     3.952    
    SLICE_X37Y66         FDRE (Setup_fdre_C_CE)      -0.205     3.747    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]
  -------------------------------------------------------------------
                         required time                          3.747    
                         arrival time                          -2.710    
  -------------------------------------------------------------------
                         slack                                  1.037    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.259ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.583    -0.547    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X42Y66         FDSE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDSE (Prop_fdse_C_Q)         0.164    -0.383 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg[0]/Q
                         net (fo=6, routed)           0.116    -0.266    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg__0[0]
    SLICE_X43Y66         LUT6 (Prop_lut6_I3_O)        0.045    -0.221 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_i_1/O
                         net (fo=1, routed)           0.000    -0.221    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_i_1_n_0
    SLICE_X43Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.851    -0.793    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X43Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/C
                         clock pessimism              0.259    -0.534    
                         clock uncertainty            0.142    -0.391    
    SLICE_X43Y66         FDRE (Hold_fdre_C_D)         0.091    -0.300    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.226ns (63.993%)  route 0.127ns (36.007%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.260ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.581    -0.549    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X36Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[4]/Q
                         net (fo=8, routed)           0.127    -0.281    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sAddr_0[4]
    SLICE_X39Y66         MUXF7 (Prop_muxf7_S_O)       0.085    -0.196 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.196    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[2]_i_1_n_0
    SLICE_X39Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.849    -0.795    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X39Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[2]/C
                         clock pessimism              0.260    -0.535    
                         clock uncertainty            0.142    -0.392    
    SLICE_X39Y66         FDRE (Hold_fdre_C_D)         0.105    -0.287    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.237ns (61.896%)  route 0.146ns (38.104%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.260ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.581    -0.549    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X36Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[4]/Q
                         net (fo=8, routed)           0.146    -0.262    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sAddr_0[4]
    SLICE_X38Y66         MUXF7 (Prop_muxf7_S_O)       0.096    -0.166 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.166    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[5]_i_1_n_0
    SLICE_X38Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.849    -0.795    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X38Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[5]/C
                         clock pessimism              0.260    -0.535    
                         clock uncertainty            0.142    -0.392    
    SLICE_X38Y66         FDRE (Hold_fdre_C_D)         0.134    -0.258    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[5]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.189ns (52.742%)  route 0.169ns (47.258%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.260ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.582    -0.548    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[0]/Q
                         net (fo=6, routed)           0.169    -0.237    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg_n_0_[0]
    SLICE_X41Y66         LUT5 (Prop_lut5_I2_O)        0.048    -0.189 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.189    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount[2]_i_1_n_0
    SLICE_X41Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.851    -0.793    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]/C
                         clock pessimism              0.260    -0.533    
                         clock uncertainty            0.142    -0.390    
    SLICE_X41Y66         FDRE (Hold_fdre_C_D)         0.107    -0.283    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sIn_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.441%)  route 0.131ns (50.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.583    -0.547    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X43Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.128    -0.419 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.131    -0.288    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/out[0]
    SLICE_X43Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sIn_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.851    -0.793    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X43Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sIn_q_reg/C
                         clock pessimism              0.246    -0.547    
                         clock uncertainty            0.142    -0.404    
    SLICE_X43Y66         FDRE (Hold_fdre_C_D)         0.017    -0.387    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sIn_q_reg
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.583    -0.547    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X43Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.176    -0.229    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages[0]
    SLICE_X43Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.851    -0.793    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X43Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
                         clock pessimism              0.246    -0.547    
                         clock uncertainty            0.142    -0.404    
    SLICE_X43Y66         FDRE (Hold_fdre_C_D)         0.075    -0.329    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.148ns (53.096%)  route 0.131ns (46.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.259ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.582    -0.548    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X42Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.148    -0.400 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.131    -0.269    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/out[0]
    SLICE_X43Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.850    -0.794    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X43Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg/C
                         clock pessimism              0.259    -0.535    
                         clock uncertainty            0.142    -0.392    
    SLICE_X43Y67         FDRE (Hold_fdre_C_D)         0.017    -0.375    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.343%)  route 0.169ns (47.657%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.260ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.582    -0.548    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[0]/Q
                         net (fo=6, routed)           0.169    -0.237    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg_n_0_[0]
    SLICE_X41Y66         LUT4 (Prop_lut4_I2_O)        0.045    -0.192 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount[1]_i_1_n_0
    SLICE_X41Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.851    -0.793    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[1]/C
                         clock pessimism              0.260    -0.533    
                         clock uncertainty            0.142    -0.390    
    SLICE_X41Y66         FDRE (Hold_fdre_C_D)         0.091    -0.299    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.631%)  route 0.190ns (57.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.260ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.583    -0.547    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X43Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/Q
                         net (fo=2, routed)           0.190    -0.216    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sOut
    SLICE_X41Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.851    -0.793    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
                         clock pessimism              0.260    -0.533    
                         clock uncertainty            0.142    -0.390    
    SLICE_X41Y66         FDRE (Hold_fdre_C_D)         0.066    -0.324    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.246ns (63.165%)  route 0.143ns (36.835%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.260ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.581    -0.549    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X42Y68         FDSE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDSE (Prop_fdse_C_Q)         0.148    -0.401 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[3]/Q
                         net (fo=3, routed)           0.143    -0.257    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg__0[3]
    SLICE_X42Y67         LUT6 (Prop_lut6_I1_O)        0.098    -0.159 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_i_1__0/O
                         net (fo=1, routed)           0.000    -0.159    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_i_1__0_n_0
    SLICE_X42Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.850    -0.794    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X42Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
                         clock pessimism              0.260    -0.534    
                         clock uncertainty            0.142    -0.391    
    SLICE_X42Y67         FDRE (Hold_fdre_C_D)         0.120    -0.271    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.112    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_linebuffer_test_clk_wiz_0_0
  To Clock:  clk_out1_linebuffer_test_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.698ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.698ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.364ns  (logic 1.076ns (20.061%)  route 4.288ns (79.939%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 39.700 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.756    -2.327    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X39Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.871 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/Q
                         net (fo=3, routed)           1.146    -0.725    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][4]
    SLICE_X39Y48         LUT6 (Prop_lut6_I5_O)        0.124    -0.601 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.451    -0.150    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X39Y47         LUT6 (Prop_lut6_I2_O)        0.124    -0.026 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.597     0.571    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.695 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          0.338     1.033    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X42Y48         LUT6 (Prop_lut6_I2_O)        0.124     1.157 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.599     1.757    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X41Y47         LUT5 (Prop_lut5_I2_O)        0.124     1.881 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[30]_i_1/O
                         net (fo=12, routed)          1.156     3.037    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.580    39.700    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[20]/C
                         clock pessimism             -0.421    39.279    
                         clock uncertainty           -0.115    39.163    
    SLICE_X40Y49         FDRE (Setup_fdre_C_R)       -0.429    38.734    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[20]
  -------------------------------------------------------------------
                         required time                         38.734    
                         arrival time                          -3.037    
  -------------------------------------------------------------------
                         slack                                 35.698    

Slack (MET) :             35.698ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.364ns  (logic 1.076ns (20.061%)  route 4.288ns (79.939%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 39.700 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.756    -2.327    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X39Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.871 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/Q
                         net (fo=3, routed)           1.146    -0.725    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][4]
    SLICE_X39Y48         LUT6 (Prop_lut6_I5_O)        0.124    -0.601 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.451    -0.150    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X39Y47         LUT6 (Prop_lut6_I2_O)        0.124    -0.026 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.597     0.571    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.695 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          0.338     1.033    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X42Y48         LUT6 (Prop_lut6_I2_O)        0.124     1.157 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.599     1.757    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X41Y47         LUT5 (Prop_lut5_I2_O)        0.124     1.881 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[30]_i_1/O
                         net (fo=12, routed)          1.156     3.037    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.580    39.700    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[21]/C
                         clock pessimism             -0.421    39.279    
                         clock uncertainty           -0.115    39.163    
    SLICE_X40Y49         FDRE (Setup_fdre_C_R)       -0.429    38.734    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[21]
  -------------------------------------------------------------------
                         required time                         38.734    
                         arrival time                          -3.037    
  -------------------------------------------------------------------
                         slack                                 35.698    

Slack (MET) :             35.698ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.364ns  (logic 1.076ns (20.061%)  route 4.288ns (79.939%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 39.700 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.756    -2.327    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X39Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.871 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/Q
                         net (fo=3, routed)           1.146    -0.725    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][4]
    SLICE_X39Y48         LUT6 (Prop_lut6_I5_O)        0.124    -0.601 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.451    -0.150    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X39Y47         LUT6 (Prop_lut6_I2_O)        0.124    -0.026 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.597     0.571    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.695 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          0.338     1.033    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X42Y48         LUT6 (Prop_lut6_I2_O)        0.124     1.157 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.599     1.757    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X41Y47         LUT5 (Prop_lut5_I2_O)        0.124     1.881 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[30]_i_1/O
                         net (fo=12, routed)          1.156     3.037    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.580    39.700    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[28]/C
                         clock pessimism             -0.421    39.279    
                         clock uncertainty           -0.115    39.163    
    SLICE_X40Y49         FDRE (Setup_fdre_C_R)       -0.429    38.734    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[28]
  -------------------------------------------------------------------
                         required time                         38.734    
                         arrival time                          -3.037    
  -------------------------------------------------------------------
                         slack                                 35.698    

Slack (MET) :             35.698ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.364ns  (logic 1.076ns (20.061%)  route 4.288ns (79.939%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 39.700 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.756    -2.327    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X39Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.871 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/Q
                         net (fo=3, routed)           1.146    -0.725    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][4]
    SLICE_X39Y48         LUT6 (Prop_lut6_I5_O)        0.124    -0.601 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.451    -0.150    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X39Y47         LUT6 (Prop_lut6_I2_O)        0.124    -0.026 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.597     0.571    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.695 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          0.338     1.033    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X42Y48         LUT6 (Prop_lut6_I2_O)        0.124     1.157 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.599     1.757    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X41Y47         LUT5 (Prop_lut5_I2_O)        0.124     1.881 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[30]_i_1/O
                         net (fo=12, routed)          1.156     3.037    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.580    39.700    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[29]/C
                         clock pessimism             -0.421    39.279    
                         clock uncertainty           -0.115    39.163    
    SLICE_X40Y49         FDRE (Setup_fdre_C_R)       -0.429    38.734    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[29]
  -------------------------------------------------------------------
                         required time                         38.734    
                         arrival time                          -3.037    
  -------------------------------------------------------------------
                         slack                                 35.698    

Slack (MET) :             35.698ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.364ns  (logic 1.076ns (20.061%)  route 4.288ns (79.939%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( 39.700 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.756    -2.327    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X39Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.871 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/Q
                         net (fo=3, routed)           1.146    -0.725    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][4]
    SLICE_X39Y48         LUT6 (Prop_lut6_I5_O)        0.124    -0.601 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.451    -0.150    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X39Y47         LUT6 (Prop_lut6_I2_O)        0.124    -0.026 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.597     0.571    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.695 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          0.338     1.033    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X42Y48         LUT6 (Prop_lut6_I2_O)        0.124     1.157 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.599     1.757    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X41Y47         LUT5 (Prop_lut5_I2_O)        0.124     1.881 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[30]_i_1/O
                         net (fo=12, routed)          1.156     3.037    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.580    39.700    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[30]/C
                         clock pessimism             -0.421    39.279    
                         clock uncertainty           -0.115    39.163    
    SLICE_X40Y49         FDRE (Setup_fdre_C_R)       -0.429    38.734    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[30]
  -------------------------------------------------------------------
                         required time                         38.734    
                         arrival time                          -3.037    
  -------------------------------------------------------------------
                         slack                                 35.698    

Slack (MET) :             35.962ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.322ns  (logic 1.076ns (20.216%)  route 4.246ns (79.784%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.968ns = ( 39.699 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.756    -2.327    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X39Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.871 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/Q
                         net (fo=3, routed)           1.146    -0.725    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][4]
    SLICE_X39Y48         LUT6 (Prop_lut6_I5_O)        0.124    -0.601 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.451    -0.150    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X39Y47         LUT6 (Prop_lut6_I2_O)        0.124    -0.026 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.597     0.571    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.695 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          0.338     1.033    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X42Y48         LUT6 (Prop_lut6_I2_O)        0.124     1.157 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.800     1.957    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I3_O)        0.124     2.081 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          0.914     2.996    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X41Y45         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.579    39.699    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y45         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[0]/C
                         clock pessimism             -0.421    39.278    
                         clock uncertainty           -0.115    39.162    
    SLICE_X41Y45         FDRE (Setup_fdre_C_CE)      -0.205    38.957    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[0]
  -------------------------------------------------------------------
                         required time                         38.957    
                         arrival time                          -2.996    
  -------------------------------------------------------------------
                         slack                                 35.962    

Slack (MET) :             35.962ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.322ns  (logic 1.076ns (20.216%)  route 4.246ns (79.784%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.968ns = ( 39.699 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.756    -2.327    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X39Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.871 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/Q
                         net (fo=3, routed)           1.146    -0.725    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][4]
    SLICE_X39Y48         LUT6 (Prop_lut6_I5_O)        0.124    -0.601 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.451    -0.150    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X39Y47         LUT6 (Prop_lut6_I2_O)        0.124    -0.026 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.597     0.571    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.695 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          0.338     1.033    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X42Y48         LUT6 (Prop_lut6_I2_O)        0.124     1.157 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.800     1.957    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I3_O)        0.124     2.081 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          0.914     2.996    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X41Y45         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.579    39.699    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y45         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[12]/C
                         clock pessimism             -0.421    39.278    
                         clock uncertainty           -0.115    39.162    
    SLICE_X41Y45         FDRE (Setup_fdre_C_CE)      -0.205    38.957    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[12]
  -------------------------------------------------------------------
                         required time                         38.957    
                         arrival time                          -2.996    
  -------------------------------------------------------------------
                         slack                                 35.962    

Slack (MET) :             35.962ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.322ns  (logic 1.076ns (20.216%)  route 4.246ns (79.784%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.968ns = ( 39.699 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.756    -2.327    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X39Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.871 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/Q
                         net (fo=3, routed)           1.146    -0.725    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][4]
    SLICE_X39Y48         LUT6 (Prop_lut6_I5_O)        0.124    -0.601 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.451    -0.150    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X39Y47         LUT6 (Prop_lut6_I2_O)        0.124    -0.026 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.597     0.571    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.695 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          0.338     1.033    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X42Y48         LUT6 (Prop_lut6_I2_O)        0.124     1.157 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.800     1.957    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I3_O)        0.124     2.081 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          0.914     2.996    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X41Y45         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.579    39.699    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y45         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[5]/C
                         clock pessimism             -0.421    39.278    
                         clock uncertainty           -0.115    39.162    
    SLICE_X41Y45         FDRE (Setup_fdre_C_CE)      -0.205    38.957    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[5]
  -------------------------------------------------------------------
                         required time                         38.957    
                         arrival time                          -2.996    
  -------------------------------------------------------------------
                         slack                                 35.962    

Slack (MET) :             35.962ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.322ns  (logic 1.076ns (20.216%)  route 4.246ns (79.784%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.968ns = ( 39.699 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.756    -2.327    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X39Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.871 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/Q
                         net (fo=3, routed)           1.146    -0.725    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][4]
    SLICE_X39Y48         LUT6 (Prop_lut6_I5_O)        0.124    -0.601 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.451    -0.150    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X39Y47         LUT6 (Prop_lut6_I2_O)        0.124    -0.026 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.597     0.571    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.695 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          0.338     1.033    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X42Y48         LUT6 (Prop_lut6_I2_O)        0.124     1.157 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.800     1.957    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I3_O)        0.124     2.081 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          0.914     2.996    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X41Y45         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.579    39.699    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y45         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[6]/C
                         clock pessimism             -0.421    39.278    
                         clock uncertainty           -0.115    39.162    
    SLICE_X41Y45         FDRE (Setup_fdre_C_CE)      -0.205    38.957    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[6]
  -------------------------------------------------------------------
                         required time                         38.957    
                         arrival time                          -2.996    
  -------------------------------------------------------------------
                         slack                                 35.962    

Slack (MET) :             35.962ns  (required time - arrival time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@41.667ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.322ns  (logic 1.076ns (20.216%)  route 4.246ns (79.784%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.968ns = ( 39.699 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.327ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.306     2.797    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -4.184    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -4.083 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.756    -2.327    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X39Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.871 f  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[4]/Q
                         net (fo=3, routed)           1.146    -0.725    linebuffer_test_i/ov7670_controller/inst/ov7670_init/sync_start_pclk_12_reg[0][4]
    SLICE_X39Y48         LUT6 (Prop_lut6_I5_O)        0.124    -0.601 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7/O
                         net (fo=1, routed)           0.451    -0.150    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_7_n_0
    SLICE_X39Y47         LUT6 (Prop_lut6_I2_O)        0.124    -0.026 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6/O
                         net (fo=1, routed)           0.597     0.571    linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_6_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.695 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/busy_sr[31]_i_5/O
                         net (fo=36, routed)          0.338     1.033    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[14]
    SLICE_X42Y48         LUT6 (Prop_lut6_I2_O)        0.124     1.157 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4/O
                         net (fo=3, routed)           0.800     1.957    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_4_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I3_O)        0.124     2.081 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[31]_i_1/O
                         net (fo=63, routed)          0.914     2.996    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr0
    SLICE_X41Y45         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                     41.667    41.667 r  
    L16                                               0.000    41.667 r  clk (IN)
                         net (fo=0)                   0.000    41.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    43.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.181    44.268    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    36.631 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    38.028    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    38.119 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          1.579    39.699    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y45         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[7]/C
                         clock pessimism             -0.421    39.278    
                         clock uncertainty           -0.115    39.162    
    SLICE_X41Y45         FDRE (Setup_fdre_C_CE)      -0.205    38.957    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[7]
  -------------------------------------------------------------------
                         required time                         38.957    
                         arrival time                          -2.996    
  -------------------------------------------------------------------
                         slack                                 35.962    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.391%)  route 0.150ns (44.609%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.595    -0.483    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[11]/Q
                         net (fo=1, routed)           0.150    -0.192    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg_n_0_[11]
    SLICE_X38Y48         LUT3 (Prop_lut3_I0_O)        0.045    -0.147 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[12]_i_1_n_0
    SLICE_X38Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.862    -0.261    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X38Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[12]/C
                         clock pessimism             -0.188    -0.449    
                         clock uncertainty            0.115    -0.333    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.120    -0.213    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[12]
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.880%)  route 0.121ns (46.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.595    -0.483    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[24]/Q
                         net (fo=1, routed)           0.121    -0.221    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg_n_0_[24]
    SLICE_X40Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.864    -0.259    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[25]/C
                         clock pessimism             -0.224    -0.483    
                         clock uncertainty            0.115    -0.367    
    SLICE_X40Y47         FDRE (Hold_fdre_C_D)         0.075    -0.292    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[25]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.880%)  route 0.121ns (46.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.595    -0.483    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[29]/Q
                         net (fo=1, routed)           0.121    -0.221    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg_n_0_[29]
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.864    -0.259    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X40Y49         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[30]/C
                         clock pessimism             -0.224    -0.483    
                         clock uncertainty            0.115    -0.367    
    SLICE_X40Y49         FDRE (Hold_fdre_C_D)         0.075    -0.292    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[30]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.247ns (74.675%)  route 0.084ns (25.325%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.593    -0.485    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X38Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.148    -0.337 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[7]/Q
                         net (fo=1, routed)           0.084    -0.253    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg_n_0_[7]
    SLICE_X38Y48         LUT3 (Prop_lut3_I0_O)        0.099    -0.154 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.154    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[8]_i_1_n_0
    SLICE_X38Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.862    -0.261    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X38Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[8]/C
                         clock pessimism             -0.224    -0.485    
                         clock uncertainty            0.115    -0.369    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.121    -0.248    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[8]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.249ns (72.541%)  route 0.094ns (27.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.593    -0.485    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X38Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.148    -0.337 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[6]/Q
                         net (fo=1, routed)           0.094    -0.243    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg_n_0_[6]
    SLICE_X38Y48         LUT3 (Prop_lut3_I0_O)        0.101    -0.142 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.142    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[7]_i_1_n_0
    SLICE_X38Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.862    -0.261    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X38Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[7]/C
                         clock pessimism             -0.224    -0.485    
                         clock uncertainty            0.115    -0.369    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.131    -0.238    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.427%)  route 0.162ns (46.573%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.593    -0.485    linebuffer_test_i/ov7670_controller/inst/ov7670_init/clk
    SLICE_X39Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.344 r  linebuffer_test_i/ov7670_controller/inst/ov7670_init/data_reg[7]/Q
                         net (fo=3, routed)           0.162    -0.182    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_reg[15][7]
    SLICE_X38Y47         LUT3 (Prop_lut3_I2_O)        0.045    -0.137 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.137    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr[10]_i_1_n_0
    SLICE_X38Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.862    -0.261    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X38Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[10]/C
                         clock pessimism             -0.211    -0.472    
                         clock uncertainty            0.115    -0.356    
    SLICE_X38Y47         FDRE (Hold_fdre_C_D)         0.121    -0.235    linebuffer_test_i/ov7670_controller/inst/i2c_sender/data_sr_reg[10]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.226ns (72.544%)  route 0.086ns (27.456%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.260ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.594    -0.484    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y44         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDRE (Prop_fdre_C_Q)         0.128    -0.356 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[16]/Q
                         net (fo=1, routed)           0.086    -0.270    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg_n_0_[16]
    SLICE_X41Y44         LUT3 (Prop_lut3_I0_O)        0.098    -0.172 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.172    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[17]_i_1_n_0
    SLICE_X41Y44         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.863    -0.260    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y44         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[17]/C
                         clock pessimism             -0.224    -0.484    
                         clock uncertainty            0.115    -0.368    
    SLICE_X41Y44         FDRE (Hold_fdre_C_D)         0.092    -0.276    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[17]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.209ns (57.320%)  route 0.156ns (42.680%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.595    -0.483    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X42Y48         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.319 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[3]/Q
                         net (fo=7, routed)           0.156    -0.163    linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg__1[3]
    SLICE_X42Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.118 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.118    linebuffer_test_i/ov7670_controller/inst/i2c_sender/p_0_in__0[5]
    SLICE_X42Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.864    -0.259    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X42Y47         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[5]/C
                         clock pessimism             -0.208    -0.467    
                         clock uncertainty            0.115    -0.351    
    SLICE_X42Y47         FDRE (Hold_fdre_C_D)         0.121    -0.230    linebuffer_test_i/ov7670_controller/inst/i2c_sender/divider_reg[5]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.592    -0.486    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X39Y44         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.345 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[27]/Q
                         net (fo=1, routed)           0.156    -0.189    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg_n_0_[27]
    SLICE_X39Y44         LUT3 (Prop_lut3_I0_O)        0.042    -0.147 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[28]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[28]_i_1_n_0
    SLICE_X39Y44         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.861    -0.262    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X39Y44         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[28]/C
                         clock pessimism             -0.224    -0.486    
                         clock uncertainty            0.115    -0.370    
    SLICE_X39Y44         FDRE (Hold_fdre_C_D)         0.107    -0.263    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[28]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_0_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.183ns (53.493%)  route 0.159ns (46.507%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.260ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.103    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.077 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.594    -0.484    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y44         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[18]/Q
                         net (fo=1, routed)           0.159    -0.184    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg_n_0_[18]
    SLICE_X41Y44         LUT3 (Prop_lut3_I0_O)        0.042    -0.142 r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.142    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr[19]_i_1_n_0
    SLICE_X41Y44         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.481     0.928    linebuffer_test_i/ov7670_clk_gen/inst/lopt
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  linebuffer_test_i/ov7670_clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.152    linebuffer_test_i/ov7670_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.123 r  linebuffer_test_i/ov7670_clk_gen/inst/clkout1_buf/O
                         net (fo=94, routed)          0.863    -0.260    linebuffer_test_i/ov7670_controller/inst/i2c_sender/clk
    SLICE_X41Y44         FDRE                                         r  linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[19]/C
                         clock pessimism             -0.224    -0.484    
                         clock uncertainty            0.115    -0.368    
    SLICE_X41Y44         FDRE (Hold_fdre_C_D)         0.107    -0.261    linebuffer_test_i/ov7670_controller/inst/i2c_sender/busy_sr_reg[19]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.120    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_linebuffer_test_clk_wiz_0_1
  To Clock:  clk_out1_linebuffer_test_clk_wiz_0_1_1

Setup :            0  Failing Endpoints,  Worst Slack       10.379ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.379ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.950ns  (logic 1.142ns (19.194%)  route 4.808ns (80.806%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 15.124 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.676    -0.899    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X30Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.381 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/Q
                         net (fo=18, routed)          3.972     3.592    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[1]
    SLICE_X34Y93         LUT3 (Prop_lut3_I0_O)        0.152     3.744 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0/O
                         net (fo=2, routed)           0.520     4.263    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0_n_0
    SLICE_X35Y93         LUT6 (Prop_lut6_I5_O)        0.348     4.611 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0/O
                         net (fo=3, routed)           0.316     4.927    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0_n_0
    SLICE_X35Y94         LUT3 (Prop_lut3_I0_O)        0.124     5.051 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[1]_i_1__0/O
                         net (fo=1, routed)           0.000     5.051    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[1]_i_1__0_n_0
    SLICE_X35Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.487    15.124    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X35Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/C
                         clock pessimism              0.454    15.579    
                         clock uncertainty           -0.178    15.401    
    SLICE_X35Y94         FDRE (Setup_fdre_C_D)        0.029    15.430    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.430    
                         arrival time                          -5.051    
  -------------------------------------------------------------------
                         slack                                 10.379    

Slack (MET) :             10.384ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.947ns  (logic 1.142ns (19.203%)  route 4.805ns (80.797%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 15.124 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.676    -0.899    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X30Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.381 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/Q
                         net (fo=18, routed)          3.972     3.592    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[1]
    SLICE_X34Y93         LUT3 (Prop_lut3_I0_O)        0.152     3.744 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0/O
                         net (fo=2, routed)           0.520     4.263    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0_n_0
    SLICE_X35Y93         LUT6 (Prop_lut6_I5_O)        0.348     4.611 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0/O
                         net (fo=3, routed)           0.313     4.924    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0_n_0
    SLICE_X35Y94         LUT6 (Prop_lut6_I0_O)        0.124     5.048 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[2]_i_1__0/O
                         net (fo=1, routed)           0.000     5.048    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[2]_i_1__0_n_0
    SLICE_X35Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.487    15.124    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X35Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism              0.454    15.579    
                         clock uncertainty           -0.178    15.401    
    SLICE_X35Y94         FDRE (Setup_fdre_C_D)        0.031    15.432    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.432    
                         arrival time                          -5.048    
  -------------------------------------------------------------------
                         slack                                 10.384    

Slack (MET) :             10.528ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.801ns  (logic 1.142ns (19.687%)  route 4.659ns (80.313%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 15.124 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.676    -0.899    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X30Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.381 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/Q
                         net (fo=18, routed)          3.972     3.592    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[1]
    SLICE_X34Y93         LUT3 (Prop_lut3_I0_O)        0.152     3.744 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0/O
                         net (fo=2, routed)           0.520     4.263    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0_n_0
    SLICE_X35Y93         LUT6 (Prop_lut6_I5_O)        0.348     4.611 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0/O
                         net (fo=3, routed)           0.167     4.778    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_2__0_n_0
    SLICE_X35Y93         LUT6 (Prop_lut6_I0_O)        0.124     4.902 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_1__0/O
                         net (fo=1, routed)           0.000     4.902    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_1__0_n_0
    SLICE_X35Y93         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.487    15.124    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X35Y93         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.454    15.579    
                         clock uncertainty           -0.178    15.401    
    SLICE_X35Y93         FDRE (Setup_fdre_C_D)        0.029    15.430    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                         15.430    
                         arrival time                          -4.902    
  -------------------------------------------------------------------
                         slack                                 10.528    

Slack (MET) :             10.593ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.811ns  (logic 1.126ns (19.378%)  route 4.685ns (80.622%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 15.199 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.676    -0.899    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X30Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.381 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/Q
                         net (fo=18, routed)          3.565     3.184    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[1]
    SLICE_X36Y94         LUT3 (Prop_lut3_I0_O)        0.152     3.336 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[0]_i_2__1/O
                         net (fo=2, routed)           0.302     3.638    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[0]_i_2__1_n_0
    SLICE_X36Y94         LUT6 (Prop_lut6_I5_O)        0.332     3.970 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_2__1/O
                         net (fo=3, routed)           0.818     4.788    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_2__1_n_0
    SLICE_X36Y93         LUT3 (Prop_lut3_I0_O)        0.124     4.912 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[1]_i_1__1/O
                         net (fo=1, routed)           0.000     4.912    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[1]_i_1__1_n_0
    SLICE_X36Y93         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.562    15.199    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X36Y93         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]/C
                         clock pessimism              0.454    15.654    
                         clock uncertainty           -0.178    15.476    
    SLICE_X36Y93         FDRE (Setup_fdre_C_D)        0.029    15.505    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.505    
                         arrival time                          -4.912    
  -------------------------------------------------------------------
                         slack                                 10.593    

Slack (MET) :             10.623ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.613ns  (logic 1.194ns (21.272%)  route 4.419ns (78.728%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 15.200 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.660    -0.915    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X35Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.419    -0.496 f  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/Q
                         net (fo=17, routed)          2.139     1.643    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg_n_0_[0]
    SLICE_X35Y94         LUT5 (Prop_lut5_I2_O)        0.328     1.971 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_2__0/O
                         net (fo=3, routed)           1.059     3.030    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_2__0_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I0_O)        0.327     3.357 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_1__0/O
                         net (fo=9, routed)           0.833     4.190    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_1__0_n_0
    SLICE_X36Y97         LUT4 (Prop_lut4_I1_O)        0.120     4.310 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2[0]_i_1__0/O
                         net (fo=1, routed)           0.388     4.698    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2[0]_i_1__0_n_0
    SLICE_X36Y97         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.563    15.200    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X36Y97         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[0]/C
                         clock pessimism              0.569    15.769    
                         clock uncertainty           -0.178    15.591    
    SLICE_X36Y97         FDRE (Setup_fdre_C_D)       -0.270    15.321    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[0]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                          -4.698    
  -------------------------------------------------------------------
                         slack                                 10.623    

Slack (MET) :             10.663ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.874ns  (logic 1.318ns (22.439%)  route 4.556ns (77.561%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 15.200 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.660    -0.915    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X35Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.419    -0.496 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/Q
                         net (fo=17, routed)          2.142     1.646    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg_n_0_[0]
    SLICE_X35Y94         LUT6 (Prop_lut6_I5_O)        0.299     1.945 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[1]_i_1__0/O
                         net (fo=4, routed)           0.828     2.773    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[1]_i_1__0_n_0
    SLICE_X36Y95         LUT5 (Prop_lut5_I0_O)        0.150     2.923 f  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_5__0/O
                         net (fo=1, routed)           0.162     3.085    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_5__0_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I0_O)        0.326     3.411 f  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_4__0/O
                         net (fo=6, routed)           1.424     4.835    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_4__0_n_0
    SLICE_X36Y97         LUT3 (Prop_lut3_I2_O)        0.124     4.959 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_1__0/O
                         net (fo=1, routed)           0.000     4.959    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_1__0_n_0
    SLICE_X36Y97         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.563    15.200    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X36Y97         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[3]/C
                         clock pessimism              0.569    15.769    
                         clock uncertainty           -0.178    15.591    
    SLICE_X36Y97         FDRE (Setup_fdre_C_D)        0.031    15.622    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[3]
  -------------------------------------------------------------------
                         required time                         15.622    
                         arrival time                          -4.959    
  -------------------------------------------------------------------
                         slack                                 10.663    

Slack (MET) :             10.675ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.860ns  (logic 1.198ns (20.443%)  route 4.662ns (79.557%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 15.200 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.660    -0.915    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X35Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.419    -0.496 f  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/Q
                         net (fo=17, routed)          2.139     1.643    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg_n_0_[0]
    SLICE_X35Y94         LUT5 (Prop_lut5_I2_O)        0.328     1.971 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_2__0/O
                         net (fo=3, routed)           1.200     3.171    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_2__0_n_0
    SLICE_X36Y96         LUT5 (Prop_lut5_I0_O)        0.327     3.498 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_3__0/O
                         net (fo=6, routed)           1.324     4.821    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_3__0_n_0
    SLICE_X39Y98         LUT6 (Prop_lut6_I5_O)        0.124     4.945 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2[2]_i_1__0/O
                         net (fo=1, routed)           0.000     4.945    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2[2]_i_1__0_n_0
    SLICE_X39Y98         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.563    15.200    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y98         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[2]/C
                         clock pessimism              0.569    15.769    
                         clock uncertainty           -0.178    15.591    
    SLICE_X39Y98         FDRE (Setup_fdre_C_D)        0.029    15.620    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[2]
  -------------------------------------------------------------------
                         required time                         15.620    
                         arrival time                          -4.945    
  -------------------------------------------------------------------
                         slack                                 10.675    

Slack (MET) :             10.678ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.859ns  (logic 1.198ns (20.447%)  route 4.661ns (79.553%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 15.200 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.660    -0.915    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X35Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.419    -0.496 f  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/Q
                         net (fo=17, routed)          2.139     1.643    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg_n_0_[0]
    SLICE_X35Y94         LUT5 (Prop_lut5_I2_O)        0.328     1.971 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_2__0/O
                         net (fo=3, routed)           1.200     3.171    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_2__0_n_0
    SLICE_X36Y96         LUT5 (Prop_lut5_I0_O)        0.327     3.498 f  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_3__0/O
                         net (fo=6, routed)           1.323     4.820    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_3__0_n_0
    SLICE_X39Y98         LUT6 (Prop_lut6_I5_O)        0.124     4.944 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2[3]_i_1__0/O
                         net (fo=1, routed)           0.000     4.944    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2[3]_i_1__0_n_0
    SLICE_X39Y98         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.563    15.200    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y98         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[3]/C
                         clock pessimism              0.569    15.769    
                         clock uncertainty           -0.178    15.591    
    SLICE_X39Y98         FDRE (Setup_fdre_C_D)        0.031    15.622    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[3]
  -------------------------------------------------------------------
                         required time                         15.622    
                         arrival time                          -4.944    
  -------------------------------------------------------------------
                         slack                                 10.678    

Slack (MET) :             10.694ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.710ns  (logic 1.126ns (19.721%)  route 4.584ns (80.279%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 15.199 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.676    -0.899    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X30Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.381 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/Q
                         net (fo=18, routed)          3.565     3.184    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/vid_pData[1]
    SLICE_X36Y94         LUT3 (Prop_lut3_I0_O)        0.152     3.336 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[0]_i_2__1/O
                         net (fo=2, routed)           0.302     3.638    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[0]_i_2__1_n_0
    SLICE_X36Y94         LUT6 (Prop_lut6_I5_O)        0.332     3.970 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_2__1/O
                         net (fo=3, routed)           0.717     4.687    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_2__1_n_0
    SLICE_X37Y94         LUT6 (Prop_lut6_I0_O)        0.124     4.811 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_1__1/O
                         net (fo=1, routed)           0.000     4.811    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1[3]_i_1__1_n_0
    SLICE_X37Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.562    15.199    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X37Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.454    15.654    
                         clock uncertainty           -0.178    15.476    
    SLICE_X37Y94         FDRE (Setup_fdre_C_D)        0.029    15.505    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                         15.505    
                         arrival time                          -4.811    
  -------------------------------------------------------------------
                         slack                                 10.694    

Slack (MET) :             10.704ns  (required time - arrival time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@16.667ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.672ns  (logic 1.018ns (17.947%)  route 4.654ns (82.053%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 15.124 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.676    -0.899    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X30Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.381 r  linebuffer_test_i/o_buf_controller/inst/o_data_reg[1]/Q
                         net (fo=18, routed)          3.972     3.592    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/vid_pData[1]
    SLICE_X34Y93         LUT3 (Prop_lut3_I0_O)        0.152     3.744 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0/O
                         net (fo=2, routed)           0.682     4.425    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_2__0_n_0
    SLICE_X34Y93         LUT6 (Prop_lut6_I2_O)        0.348     4.773 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_1__0/O
                         net (fo=1, routed)           0.000     4.773    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_1__0_n_0
    SLICE_X34Y93         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                     16.667    16.667 r  
    L16                                               0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    18.087 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    19.249    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    12.144 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    13.546    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         1.487    15.124    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X34Y93         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/C
                         clock pessimism              0.454    15.579    
                         clock uncertainty           -0.178    15.401    
    SLICE_X34Y93         FDRE (Setup_fdre_C_D)        0.077    15.478    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]
  -------------------------------------------------------------------
                         required time                         15.478    
                         arrival time                          -4.773    
  -------------------------------------------------------------------
                         slack                                 10.704    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/hsync_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.193%)  route 0.151ns (44.807%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.258ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.559    -0.571    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X29Y54         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[5]/Q
                         net (fo=4, routed)           0.151    -0.279    linebuffer_test_i/o_buf_controller/inst/h_count_reg[5]
    SLICE_X28Y54         LUT6 (Prop_lut6_I1_O)        0.045    -0.234 r  linebuffer_test_i/o_buf_controller/inst/hsync_next_i_1/O
                         net (fo=1, routed)           0.000    -0.234    linebuffer_test_i/o_buf_controller/inst/hsync_next_i_1_n_0
    SLICE_X28Y54         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/hsync_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.828    -0.816    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X28Y54         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/hsync_next_reg/C
                         clock pessimism              0.258    -0.558    
                         clock uncertainty            0.178    -0.380    
    SLICE_X28Y54         FDRE (Hold_fdre_C_D)         0.120    -0.260    linebuffer_test_i/o_buf_controller/inst/hsync_next_reg
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.112%)  route 0.185ns (49.888%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.260ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.588    -0.542    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X41Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[3]/Q
                         net (fo=1, routed)           0.185    -0.216    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[3]
    SLICE_X42Y94         LUT5 (Prop_lut5_I3_O)        0.045    -0.171 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.171    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[3]_i_1__1_n_0
    SLICE_X42Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.858    -0.786    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X42Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
                         clock pessimism              0.260    -0.526    
                         clock uncertainty            0.178    -0.348    
    SLICE_X42Y94         FDRE (Hold_fdre_C_D)         0.120    -0.228    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.762%)  route 0.160ns (46.238%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.586    -0.544    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X36Y95         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]/Q
                         net (fo=7, routed)           0.160    -0.243    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/p_0_in4_in
    SLICE_X37Y95         LUT5 (Prop_lut5_I0_O)        0.045    -0.198 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.198    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[6]_i_1__0_n_0
    SLICE_X37Y95         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.856    -0.788    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X37Y95         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]/C
                         clock pessimism              0.257    -0.531    
                         clock uncertainty            0.178    -0.353    
    SLICE_X37Y95         FDRE (Hold_fdre_C_D)         0.091    -0.262    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.963%)  route 0.194ns (51.037%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.586    -0.544    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/Q
                         net (fo=4, routed)           0.194    -0.209    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/p_0_in8_in
    SLICE_X40Y94         LUT5 (Prop_lut5_I4_O)        0.045    -0.164 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2[6]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.164    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2[6]_i_1__1_n_0
    SLICE_X40Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.858    -0.786    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X40Y94         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/C
                         clock pessimism              0.280    -0.506    
                         clock uncertainty            0.178    -0.328    
    SLICE_X40Y94         FDRE (Hold_fdre_C_D)         0.092    -0.236    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.271%)  route 0.184ns (49.729%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.260ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.588    -0.542    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X40Y95         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[7]/Q
                         net (fo=1, routed)           0.184    -0.217    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[7]
    SLICE_X43Y95         LUT5 (Prop_lut5_I3_O)        0.045    -0.172 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[7]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.172    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[7]_i_1__1_n_0
    SLICE_X43Y95         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.858    -0.786    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X43Y95         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
                         clock pessimism              0.260    -0.526    
                         clock uncertainty            0.178    -0.348    
    SLICE_X43Y95         FDRE (Hold_fdre_C_D)         0.092    -0.256    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/h_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.559    -0.571    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X29Y53         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[2]/Q
                         net (fo=2, routed)           0.120    -0.309    linebuffer_test_i/o_buf_controller/inst/h_count_reg[2]
    SLICE_X29Y53         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.198 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.198    linebuffer_test_i/o_buf_controller/inst/h_count_reg[0]_i_2_n_5
    SLICE_X29Y53         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.828    -0.816    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X29Y53         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[2]/C
                         clock pessimism              0.245    -0.571    
                         clock uncertainty            0.178    -0.393    
    SLICE_X29Y53         FDRE (Hold_fdre_C_D)         0.105    -0.288    linebuffer_test_i/o_buf_controller/inst/h_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.164ns (31.510%)  route 0.356ns (68.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.564    -0.566    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X28Y42         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  linebuffer_test_i/o_buf_controller/inst/addr_reg[13]/Q
                         net (fo=9, routed)           0.356    -0.045    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X1Y6          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.866    -0.778    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.281    -0.496    
                         clock uncertainty            0.178    -0.319    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.136    linebuffer_test_i/o_linebuffer/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.559    -0.571    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X29Y56         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/Q
                         net (fo=4, routed)           0.117    -0.312    linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]
    SLICE_X29Y56         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.197 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.197    linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]_i_1_n_7
    SLICE_X29Y56         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.828    -0.816    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X29Y56         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]/C
                         clock pessimism              0.245    -0.571    
                         clock uncertainty            0.178    -0.393    
    SLICE_X29Y56         FDRE (Hold_fdre_C_D)         0.105    -0.288    linebuffer_test_i/o_buf_controller/inst/h_count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 linebuffer_test_i/o_buf_controller/inst/h_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/o_buf_controller/inst/h_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.559    -0.571    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X29Y55         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[10]/Q
                         net (fo=4, routed)           0.122    -0.308    linebuffer_test_i/o_buf_controller/inst/h_count_reg[10]
    SLICE_X29Y55         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.197 r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.197    linebuffer_test_i/o_buf_controller/inst/h_count_reg[8]_i_1_n_5
    SLICE_X29Y55         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.828    -0.816    linebuffer_test_i/o_buf_controller/inst/pclk
    SLICE_X29Y55         FDRE                                         r  linebuffer_test_i/o_buf_controller/inst/h_count_reg[10]/C
                         clock pessimism              0.245    -0.571    
                         clock uncertainty            0.178    -0.393    
    SLICE_X29Y55         FDRE (Hold_fdre_C_D)         0.105    -0.288    linebuffer_test_i/o_buf_controller/inst/h_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out1_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.559%)  route 0.241ns (56.441%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.349ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.586    -0.544    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X39Y93         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[6]/Q
                         net (fo=1, routed)           0.241    -0.162    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[6]
    SLICE_X42Y92         LUT5 (Prop_lut5_I0_O)        0.045    -0.117 r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.117    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_out_20_in[6]
    SLICE_X42Y92         FDSE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out1_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout1_buf/O
                         net (fo=214, routed)         0.857    -0.787    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X42Y92         FDSE                                         r  linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
                         clock pessimism              0.280    -0.507    
                         clock uncertainty            0.178    -0.329    
    SLICE_X42Y92         FDSE (Hold_fdse_C_D)         0.121    -0.208    linebuffer_test_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.091    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_linebuffer_test_clk_wiz_0_1
  To Clock:  clk_out3_linebuffer_test_clk_wiz_0_1_1

Setup :            0  Failing Endpoints,  Worst Slack        0.791ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.791ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.037ns  (logic 1.344ns (33.291%)  route 2.693ns (66.709%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 3.529 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.730    -0.845    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X37Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.389 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/Q
                         net (fo=4, routed)           0.869     0.480    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg_n_0_[0]
    SLICE_X36Y66         LUT6 (Prop_lut6_I1_O)        0.124     0.604 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_6/O
                         net (fo=1, routed)           0.670     1.274    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_6_n_0
    SLICE_X36Y66         LUT3 (Prop_lut3_I1_O)        0.124     1.398 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_5/O
                         net (fo=2, routed)           0.584     1.982    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_5_n_0
    SLICE_X40Y66         LUT5 (Prop_lut5_I4_O)        0.124     2.106 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_6/O
                         net (fo=1, routed)           0.000     2.106    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_6_n_0
    SLICE_X40Y66         MUXF7 (Prop_muxf7_I1_O)      0.217     2.323 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]_i_4/O
                         net (fo=1, routed)           0.571     2.893    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]_i_4_n_0
    SLICE_X40Y64         LUT5 (Prop_lut5_I2_O)        0.299     3.192 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_1/O
                         net (fo=1, routed)           0.000     3.192    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_1_n_0
    SLICE_X40Y64         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.558     3.529    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y64         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/C
                         clock pessimism              0.569     4.097    
                         clock uncertainty           -0.142     3.955    
    SLICE_X40Y64         FDRE (Setup_fdre_C_D)        0.029     3.984    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]
  -------------------------------------------------------------------
                         required time                          3.984    
                         arrival time                          -3.192    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.940ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.925ns  (logic 1.379ns (35.136%)  route 2.546ns (64.864%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 3.528 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.731    -0.844    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X42Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.478    -0.366 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=18, routed)          1.021     0.655    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X39Y64         LUT3 (Prop_lut3_I1_O)        0.327     0.982 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_3/O
                         net (fo=3, routed)           0.471     1.453    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/fStop
    SLICE_X41Y65         LUT6 (Prop_lut6_I3_O)        0.326     1.779 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6/O
                         net (fo=1, routed)           0.577     2.356    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6_n_0
    SLICE_X41Y65         LUT6 (Prop_lut6_I5_O)        0.124     2.480 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_3/O
                         net (fo=3, routed)           0.477     2.957    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_3_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I4_O)        0.124     3.081 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1/O
                         net (fo=1, routed)           0.000     3.081    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1_n_0
    SLICE_X40Y65         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.557     3.528    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y65         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                         clock pessimism              0.607     4.134    
                         clock uncertainty           -0.142     3.992    
    SLICE_X40Y65         FDRE (Setup_fdre_C_D)        0.029     4.021    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]
  -------------------------------------------------------------------
                         required time                          4.021    
                         arrival time                          -3.081    
  -------------------------------------------------------------------
                         slack                                  0.940    

Slack (MET) :             1.037ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 1.151ns (32.388%)  route 2.403ns (67.612%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 3.526 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.731    -0.844    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X42Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.478    -0.366 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=18, routed)          0.555     0.189    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X40Y66         LUT2 (Prop_lut2_I1_O)        0.301     0.490 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.507     0.997    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     1.121 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.407     1.528    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X41Y66         LUT4 (Prop_lut4_I3_O)        0.124     1.652 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.469     2.121    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X39Y67         LUT6 (Prop_lut6_I5_O)        0.124     2.245 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.465     2.710    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X37Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.555     3.526    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X37Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
                         clock pessimism              0.569     4.094    
                         clock uncertainty           -0.142     3.952    
    SLICE_X37Y66         FDRE (Setup_fdre_C_CE)      -0.205     3.747    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]
  -------------------------------------------------------------------
                         required time                          3.747    
                         arrival time                          -2.710    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.037ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 1.151ns (32.388%)  route 2.403ns (67.612%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 3.526 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.731    -0.844    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X42Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.478    -0.366 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=18, routed)          0.555     0.189    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X40Y66         LUT2 (Prop_lut2_I1_O)        0.301     0.490 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.507     0.997    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     1.121 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.407     1.528    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X41Y66         LUT4 (Prop_lut4_I3_O)        0.124     1.652 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.469     2.121    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X39Y67         LUT6 (Prop_lut6_I5_O)        0.124     2.245 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.465     2.710    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X37Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.555     3.526    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X37Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/C
                         clock pessimism              0.569     4.094    
                         clock uncertainty           -0.142     3.952    
    SLICE_X37Y66         FDRE (Setup_fdre_C_CE)      -0.205     3.747    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                          3.747    
                         arrival time                          -2.710    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.037ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 1.151ns (32.388%)  route 2.403ns (67.612%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 3.526 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.731    -0.844    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X42Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.478    -0.366 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=18, routed)          0.555     0.189    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X40Y66         LUT2 (Prop_lut2_I1_O)        0.301     0.490 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.507     0.997    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     1.121 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.407     1.528    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X41Y66         LUT4 (Prop_lut4_I3_O)        0.124     1.652 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.469     2.121    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X39Y67         LUT6 (Prop_lut6_I5_O)        0.124     2.245 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.465     2.710    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X37Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.555     3.526    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X37Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
                         clock pessimism              0.569     4.094    
                         clock uncertainty           -0.142     3.952    
    SLICE_X37Y66         FDRE (Setup_fdre_C_CE)      -0.205     3.747    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                          3.747    
                         arrival time                          -2.710    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.037ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 1.151ns (32.388%)  route 2.403ns (67.612%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 3.526 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.731    -0.844    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X42Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.478    -0.366 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=18, routed)          0.555     0.189    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X40Y66         LUT2 (Prop_lut2_I1_O)        0.301     0.490 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.507     0.997    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     1.121 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.407     1.528    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X41Y66         LUT4 (Prop_lut4_I3_O)        0.124     1.652 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.469     2.121    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X39Y67         LUT6 (Prop_lut6_I5_O)        0.124     2.245 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.465     2.710    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X37Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.555     3.526    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X37Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
                         clock pessimism              0.569     4.094    
                         clock uncertainty           -0.142     3.952    
    SLICE_X37Y66         FDRE (Setup_fdre_C_CE)      -0.205     3.747    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                          3.747    
                         arrival time                          -2.710    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.037ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 1.151ns (32.388%)  route 2.403ns (67.612%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 3.526 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.731    -0.844    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X42Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.478    -0.366 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=18, routed)          0.555     0.189    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X40Y66         LUT2 (Prop_lut2_I1_O)        0.301     0.490 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.507     0.997    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     1.121 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.407     1.528    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X41Y66         LUT4 (Prop_lut4_I3_O)        0.124     1.652 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.469     2.121    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X39Y67         LUT6 (Prop_lut6_I5_O)        0.124     2.245 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.465     2.710    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X37Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.555     3.526    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X37Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/C
                         clock pessimism              0.569     4.094    
                         clock uncertainty           -0.142     3.952    
    SLICE_X37Y66         FDRE (Setup_fdre_C_CE)      -0.205     3.747    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]
  -------------------------------------------------------------------
                         required time                          3.747    
                         arrival time                          -2.710    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.037ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 1.151ns (32.388%)  route 2.403ns (67.612%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 3.526 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.731    -0.844    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X42Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.478    -0.366 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=18, routed)          0.555     0.189    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X40Y66         LUT2 (Prop_lut2_I1_O)        0.301     0.490 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.507     0.997    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     1.121 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.407     1.528    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X41Y66         LUT4 (Prop_lut4_I3_O)        0.124     1.652 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.469     2.121    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X39Y67         LUT6 (Prop_lut6_I5_O)        0.124     2.245 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.465     2.710    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X37Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.555     3.526    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X37Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/C
                         clock pessimism              0.569     4.094    
                         clock uncertainty           -0.142     3.952    
    SLICE_X37Y66         FDRE (Setup_fdre_C_CE)      -0.205     3.747    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]
  -------------------------------------------------------------------
                         required time                          3.747    
                         arrival time                          -2.710    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.037ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 1.151ns (32.388%)  route 2.403ns (67.612%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 3.526 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.731    -0.844    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X42Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.478    -0.366 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=18, routed)          0.555     0.189    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X40Y66         LUT2 (Prop_lut2_I1_O)        0.301     0.490 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.507     0.997    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     1.121 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.407     1.528    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X41Y66         LUT4 (Prop_lut4_I3_O)        0.124     1.652 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.469     2.121    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X39Y67         LUT6 (Prop_lut6_I5_O)        0.124     2.245 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.465     2.710    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X37Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.555     3.526    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X37Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
                         clock pessimism              0.569     4.094    
                         clock uncertainty           -0.142     3.952    
    SLICE_X37Y66         FDRE (Setup_fdre_C_CE)      -0.205     3.747    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                          3.747    
                         arrival time                          -2.710    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.037ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@5.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 1.151ns (32.388%)  route 2.403ns (67.612%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 3.526 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.776    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.544    -2.676    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.575 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.731    -0.844    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X42Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.478    -0.366 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/Q
                         net (fo=18, routed)          0.555     0.189    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl
    SLICE_X40Y66         LUT2 (Prop_lut2_I1_O)        0.301     0.490 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.507     0.997    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.124     1.121 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.407     1.528    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X41Y66         LUT4 (Prop_lut4_I3_O)        0.124     1.652 f  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.469     2.121    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X39Y67         LUT6 (Prop_lut6_I5_O)        0.124     2.245 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.465     2.710    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X37Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     7.583    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.402     1.880    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.971 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          1.555     3.526    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X37Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/C
                         clock pessimism              0.569     4.094    
                         clock uncertainty           -0.142     3.952    
    SLICE_X37Y66         FDRE (Setup_fdre_C_CE)      -0.205     3.747    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]
  -------------------------------------------------------------------
                         required time                          3.747    
                         arrival time                          -2.710    
  -------------------------------------------------------------------
                         slack                                  1.037    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.259ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.583    -0.547    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X42Y66         FDSE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDSE (Prop_fdse_C_Q)         0.164    -0.383 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg[0]/Q
                         net (fo=6, routed)           0.116    -0.266    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg__0[0]
    SLICE_X43Y66         LUT6 (Prop_lut6_I3_O)        0.045    -0.221 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_i_1/O
                         net (fo=1, routed)           0.000    -0.221    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_i_1_n_0
    SLICE_X43Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.851    -0.793    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X43Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/C
                         clock pessimism              0.259    -0.534    
                         clock uncertainty            0.142    -0.391    
    SLICE_X43Y66         FDRE (Hold_fdre_C_D)         0.091    -0.300    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.226ns (63.993%)  route 0.127ns (36.007%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.260ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.581    -0.549    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X36Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[4]/Q
                         net (fo=8, routed)           0.127    -0.281    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sAddr_0[4]
    SLICE_X39Y66         MUXF7 (Prop_muxf7_S_O)       0.085    -0.196 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.196    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[2]_i_1_n_0
    SLICE_X39Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.849    -0.795    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X39Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[2]/C
                         clock pessimism              0.260    -0.535    
                         clock uncertainty            0.142    -0.392    
    SLICE_X39Y66         FDRE (Hold_fdre_C_D)         0.105    -0.287    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.237ns (61.896%)  route 0.146ns (38.104%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.260ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.581    -0.549    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X36Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[4]/Q
                         net (fo=8, routed)           0.146    -0.262    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sAddr_0[4]
    SLICE_X38Y66         MUXF7 (Prop_muxf7_S_O)       0.096    -0.166 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.166    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[5]_i_1_n_0
    SLICE_X38Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.849    -0.795    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X38Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[5]/C
                         clock pessimism              0.260    -0.535    
                         clock uncertainty            0.142    -0.392    
    SLICE_X38Y66         FDRE (Hold_fdre_C_D)         0.134    -0.258    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[5]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.189ns (52.742%)  route 0.169ns (47.258%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.260ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.582    -0.548    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[0]/Q
                         net (fo=6, routed)           0.169    -0.237    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg_n_0_[0]
    SLICE_X41Y66         LUT5 (Prop_lut5_I2_O)        0.048    -0.189 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.189    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount[2]_i_1_n_0
    SLICE_X41Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.851    -0.793    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]/C
                         clock pessimism              0.260    -0.533    
                         clock uncertainty            0.142    -0.390    
    SLICE_X41Y66         FDRE (Hold_fdre_C_D)         0.107    -0.283    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sIn_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.441%)  route 0.131ns (50.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.583    -0.547    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X43Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.128    -0.419 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.131    -0.288    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/out[0]
    SLICE_X43Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sIn_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.851    -0.793    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X43Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sIn_q_reg/C
                         clock pessimism              0.246    -0.547    
                         clock uncertainty            0.142    -0.404    
    SLICE_X43Y66         FDRE (Hold_fdre_C_D)         0.017    -0.387    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sIn_q_reg
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.583    -0.547    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X43Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.176    -0.229    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages[0]
    SLICE_X43Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.851    -0.793    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X43Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
                         clock pessimism              0.246    -0.547    
                         clock uncertainty            0.142    -0.404    
    SLICE_X43Y66         FDRE (Hold_fdre_C_D)         0.075    -0.329    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.148ns (53.096%)  route 0.131ns (46.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.259ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.582    -0.548    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X42Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.148    -0.400 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/Q
                         net (fo=2, routed)           0.131    -0.269    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/out[0]
    SLICE_X43Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.850    -0.794    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X43Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg/C
                         clock pessimism              0.259    -0.535    
                         clock uncertainty            0.142    -0.392    
    SLICE_X43Y67         FDRE (Hold_fdre_C_D)         0.017    -0.375    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.343%)  route 0.169ns (47.657%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.260ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.582    -0.548    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[0]/Q
                         net (fo=6, routed)           0.169    -0.237    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg_n_0_[0]
    SLICE_X41Y66         LUT4 (Prop_lut4_I2_O)        0.045    -0.192 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount[1]_i_1_n_0
    SLICE_X41Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.851    -0.793    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[1]/C
                         clock pessimism              0.260    -0.533    
                         clock uncertainty            0.142    -0.390    
    SLICE_X41Y66         FDRE (Hold_fdre_C_D)         0.091    -0.299    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.631%)  route 0.190ns (57.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.260ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.583    -0.547    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X43Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/Q
                         net (fo=2, routed)           0.190    -0.216    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sOut
    SLICE_X41Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.851    -0.793    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y66         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
                         clock pessimism              0.260    -0.533    
                         clock uncertainty            0.142    -0.390    
    SLICE_X41Y66         FDRE (Hold_fdre_C_D)         0.066    -0.324    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_linebuffer_test_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_linebuffer_test_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_linebuffer_test_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_linebuffer_test_clk_wiz_0_1_1 rise@0.000ns - clk_out3_linebuffer_test_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.246ns (63.165%)  route 0.143ns (36.835%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.260ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_linebuffer_test_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.699    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.413    -1.155    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.581    -0.549    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X42Y68         FDSE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDSE (Prop_fdse_C_Q)         0.148    -0.401 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[3]/Q
                         net (fo=3, routed)           0.143    -0.257    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg__0[3]
    SLICE_X42Y67         LUT6 (Prop_lut6_I1_O)        0.098    -0.159 r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_i_1__0/O
                         net (fo=1, routed)           0.000    -0.159    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_i_1__0_n_0
    SLICE_X42Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_linebuffer_test_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    linebuffer_test_i/dvi_clk_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  linebuffer_test_i/dvi_clk_gen/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.927    linebuffer_test_i/dvi_clk_gen/inst/clk_in1_linebuffer_test_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  linebuffer_test_i/dvi_clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.447    -1.673    linebuffer_test_i/dvi_clk_gen/inst/clk_out3_linebuffer_test_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.644 r  linebuffer_test_i/dvi_clk_gen/inst/clkout3_buf/O
                         net (fo=61, routed)          0.850    -0.794    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X42Y67         FDRE                                         r  linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
                         clock pessimism              0.260    -0.534    
                         clock uncertainty            0.142    -0.391    
    SLICE_X42Y67         FDRE (Hold_fdre_C_D)         0.120    -0.271    linebuffer_test_i/rgb2dvi_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.112    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.985ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.315ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.985ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.376ns  (logic 0.642ns (8.704%)  route 6.734ns (91.296%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.664     2.972    linebuffer_test_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y51         FDRE                                         r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDRE (Prop_fdre_C_Q)         0.518     3.490 r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          4.012     7.502    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X22Y2          LUT1 (Prop_lut1_I0_O)        0.124     7.626 f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         2.722    10.348    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X0Y16          FDPE                                         f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.540    12.733    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y16          FDPE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.116    12.848    
                         clock uncertainty           -0.154    12.694    
    SLICE_X0Y16          FDPE (Recov_fdpe_C_PRE)     -0.361    12.333    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.333    
                         arrival time                         -10.348    
  -------------------------------------------------------------------
                         slack                                  1.985    

Slack (MET) :             1.985ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.376ns  (logic 0.642ns (8.704%)  route 6.734ns (91.296%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.664     2.972    linebuffer_test_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y51         FDRE                                         r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDRE (Prop_fdre_C_Q)         0.518     3.490 r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          4.012     7.502    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X22Y2          LUT1 (Prop_lut1_I0_O)        0.124     7.626 f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         2.722    10.348    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X0Y16          FDPE                                         f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.540    12.733    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y16          FDPE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.116    12.848    
                         clock uncertainty           -0.154    12.694    
    SLICE_X0Y16          FDPE (Recov_fdpe_C_PRE)     -0.361    12.333    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.333    
                         arrival time                         -10.348    
  -------------------------------------------------------------------
                         slack                                  1.985    

Slack (MET) :             2.027ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.376ns  (logic 0.642ns (8.704%)  route 6.734ns (91.296%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.664     2.972    linebuffer_test_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y51         FDRE                                         r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDRE (Prop_fdre_C_Q)         0.518     3.490 r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          4.012     7.502    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X22Y2          LUT1 (Prop_lut1_I0_O)        0.124     7.626 f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         2.722    10.348    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X0Y16          FDPE                                         f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.540    12.733    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y16          FDPE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.116    12.848    
                         clock uncertainty           -0.154    12.694    
    SLICE_X0Y16          FDPE (Recov_fdpe_C_PRE)     -0.319    12.375    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.375    
                         arrival time                         -10.348    
  -------------------------------------------------------------------
                         slack                                  2.027    

Slack (MET) :             2.027ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.376ns  (logic 0.642ns (8.704%)  route 6.734ns (91.296%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.664     2.972    linebuffer_test_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y51         FDRE                                         r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDRE (Prop_fdre_C_Q)         0.518     3.490 r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          4.012     7.502    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X22Y2          LUT1 (Prop_lut1_I0_O)        0.124     7.626 f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         2.722    10.348    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X0Y16          FDPE                                         f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.540    12.733    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y16          FDPE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.116    12.848    
                         clock uncertainty           -0.154    12.694    
    SLICE_X0Y16          FDPE (Recov_fdpe_C_PRE)     -0.319    12.375    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.375    
                         arrival time                         -10.348    
  -------------------------------------------------------------------
                         slack                                  2.027    

Slack (MET) :             2.405ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.921ns  (logic 0.642ns (9.276%)  route 6.279ns (90.724%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 12.696 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.664     2.972    linebuffer_test_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y51         FDRE                                         r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDRE (Prop_fdre_C_Q)         0.518     3.490 r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          4.012     7.502    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X22Y2          LUT1 (Prop_lut1_I0_O)        0.124     7.626 f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         2.267     9.893    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X13Y12         FDPE                                         f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.503    12.695    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X13Y12         FDPE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.116    12.811    
                         clock uncertainty           -0.154    12.657    
    SLICE_X13Y12         FDPE (Recov_fdpe_C_PRE)     -0.359    12.298    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.298    
                         arrival time                          -9.893    
  -------------------------------------------------------------------
                         slack                                  2.405    

Slack (MET) :             2.405ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.921ns  (logic 0.642ns (9.276%)  route 6.279ns (90.724%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 12.696 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.664     2.972    linebuffer_test_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y51         FDRE                                         r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDRE (Prop_fdre_C_Q)         0.518     3.490 r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          4.012     7.502    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X22Y2          LUT1 (Prop_lut1_I0_O)        0.124     7.626 f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         2.267     9.893    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X13Y12         FDPE                                         f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.503    12.695    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X13Y12         FDPE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.116    12.811    
                         clock uncertainty           -0.154    12.657    
    SLICE_X13Y12         FDPE (Recov_fdpe_C_PRE)     -0.359    12.298    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.298    
                         arrival time                          -9.893    
  -------------------------------------------------------------------
                         slack                                  2.405    

Slack (MET) :             2.539ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.790ns  (logic 0.642ns (9.455%)  route 6.148ns (90.545%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.664     2.972    linebuffer_test_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y51         FDRE                                         r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDRE (Prop_fdre_C_Q)         0.518     3.490 r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          4.012     7.502    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X22Y2          LUT1 (Prop_lut1_I0_O)        0.124     7.626 f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         2.136     9.762    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X6Y0           FDPE                                         f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.507    12.699    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y0           FDPE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.116    12.815    
                         clock uncertainty           -0.154    12.661    
    SLICE_X6Y0           FDPE (Recov_fdpe_C_PRE)     -0.361    12.300    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.300    
                         arrival time                          -9.762    
  -------------------------------------------------------------------
                         slack                                  2.539    

Slack (MET) :             2.581ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.790ns  (logic 0.642ns (9.455%)  route 6.148ns (90.545%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.664     2.972    linebuffer_test_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y51         FDRE                                         r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDRE (Prop_fdre_C_Q)         0.518     3.490 r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          4.012     7.502    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X22Y2          LUT1 (Prop_lut1_I0_O)        0.124     7.626 f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         2.136     9.762    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X6Y0           FDPE                                         f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.507    12.699    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y0           FDPE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.116    12.815    
                         clock uncertainty           -0.154    12.661    
    SLICE_X6Y0           FDPE (Recov_fdpe_C_PRE)     -0.319    12.342    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.342    
                         arrival time                          -9.762    
  -------------------------------------------------------------------
                         slack                                  2.581    

Slack (MET) :             2.678ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.654ns  (logic 0.642ns (9.649%)  route 6.012ns (90.351%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.664     2.972    linebuffer_test_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y51         FDRE                                         r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDRE (Prop_fdre_C_Q)         0.518     3.490 r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          4.012     7.502    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X22Y2          LUT1 (Prop_lut1_I0_O)        0.124     7.626 f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         1.999     9.626    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X9Y0           FDPE                                         f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.508    12.700    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y0           FDPE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.116    12.816    
                         clock uncertainty           -0.154    12.662    
    SLICE_X9Y0           FDPE (Recov_fdpe_C_PRE)     -0.359    12.303    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.303    
                         arrival time                          -9.626    
  -------------------------------------------------------------------
                         slack                                  2.678    

Slack (MET) :             2.678ns  (required time - arrival time)
  Source:                 linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.654ns  (logic 0.642ns (9.649%)  route 6.012ns (90.351%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.664     2.972    linebuffer_test_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y51         FDRE                                         r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDRE (Prop_fdre_C_Q)         0.518     3.490 r  linebuffer_test_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=31, routed)          4.012     7.502    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X22Y2          LUT1 (Prop_lut1_I0_O)        0.124     7.626 f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=300, routed)         1.999     9.626    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X9Y0           FDPE                                         f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        1.508    12.700    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y0           FDPE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.116    12.816    
                         clock uncertainty           -0.154    12.662    
    SLICE_X9Y0           FDPE (Recov_fdpe_C_PRE)     -0.359    12.303    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.303    
                         arrival time                          -9.626    
  -------------------------------------------------------------------
                         slack                                  2.678    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.840%)  route 0.142ns (50.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.563     0.904    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X35Y45         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDPE (Prop_fdpe_C_Q)         0.141     1.044 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.142     1.186    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X32Y45         FDCE                                         f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.831     1.201    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/clk
    SLICE_X32Y45         FDCE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.262     0.939    
    SLICE_X32Y45         FDCE (Remov_fdce_C_CLR)     -0.067     0.872    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.216%)  route 0.124ns (46.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.585     0.926    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y3           FDPE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDPE (Prop_fdpe_C_Q)         0.141     1.067 f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.124     1.190    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X4Y2           FDCE                                         f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.854     1.224    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y2           FDCE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.281     0.943    
    SLICE_X4Y2           FDCE (Remov_fdce_C_CLR)     -0.067     0.876    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.216%)  route 0.124ns (46.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.585     0.926    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y3           FDPE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDPE (Prop_fdpe_C_Q)         0.141     1.067 f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.124     1.190    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X4Y2           FDCE                                         f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.854     1.224    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y2           FDCE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.281     0.943    
    SLICE_X4Y2           FDCE (Remov_fdce_C_CLR)     -0.067     0.876    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.216%)  route 0.124ns (46.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.585     0.926    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y3           FDPE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDPE (Prop_fdpe_C_Q)         0.141     1.067 f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.124     1.190    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X4Y2           FDCE                                         f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.854     1.224    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y2           FDCE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.281     0.943    
    SLICE_X4Y2           FDCE (Remov_fdce_C_CLR)     -0.067     0.876    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.216%)  route 0.124ns (46.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.585     0.926    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y3           FDPE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDPE (Prop_fdpe_C_Q)         0.141     1.067 f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.124     1.190    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X4Y2           FDCE                                         f  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.854     1.224    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y2           FDCE                                         r  linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.281     0.943    
    SLICE_X4Y2           FDCE (Remov_fdce_C_CLR)     -0.067     0.876    linebuffer_test_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.840%)  route 0.142ns (50.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.563     0.904    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X35Y45         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDPE (Prop_fdpe_C_Q)         0.141     1.044 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.142     1.186    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X32Y45         FDPE                                         f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.831     1.201    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/clk
    SLICE_X32Y45         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/C
                         clock pessimism             -0.262     0.939    
    SLICE_X32Y45         FDPE (Remov_fdpe_C_PRE)     -0.071     0.868    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg
  -------------------------------------------------------------------
                         required time                         -0.867    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.840%)  route 0.142ns (50.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.563     0.904    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X35Y45         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDPE (Prop_fdpe_C_Q)         0.141     1.044 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.142     1.186    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X32Y45         FDPE                                         f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.831     1.201    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/clk
    SLICE_X32Y45         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.262     0.939    
    SLICE_X32Y45         FDPE (Remov_fdpe_C_PRE)     -0.071     0.868    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.867    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.840%)  route 0.142ns (50.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.563     0.904    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X35Y45         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDPE (Prop_fdpe_C_Q)         0.141     1.044 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.142     1.186    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Q[0]
    SLICE_X32Y45         FDPE                                         f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.831     1.201    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X32Y45         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.262     0.939    
    SLICE_X32Y45         FDPE (Remov_fdpe_C_PRE)     -0.071     0.868    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.867    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.437%)  route 0.139ns (49.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.591     0.932    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y41         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDPE (Prop_fdpe_C_Q)         0.141     1.072 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.139     1.211    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X42Y40         FDCE                                         f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.860     1.230    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X42Y40         FDCE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.282     0.948    
    SLICE_X42Y40         FDCE (Remov_fdce_C_CLR)     -0.067     0.881    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.437%)  route 0.139ns (49.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.591     0.932    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y41         FDPE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDPE (Prop_fdpe_C_Q)         0.141     1.072 f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.139     1.211    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X42Y40         FDCE                                         f  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  linebuffer_test_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    linebuffer_test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  linebuffer_test_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7994, routed)        0.860     1.230    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X42Y40         FDCE                                         r  linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.282     0.948    
    SLICE_X42Y40         FDCE (Remov_fdce_C_CLR)     -0.067     0.881    linebuffer_test_i/axi_mem_intercon_1/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.331    





