{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1479785654626 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1479785654642 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 21 19:34:14 2016 " "Processing started: Mon Nov 21 19:34:14 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1479785654642 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479785654642 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton " "Command: quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479785654642 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1479785656454 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Analysis & Synthesis" 0 -1 1479785656455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Found entity 1: VGA_Audio_PLL" {  } { { "VGA_Audio_PLL.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/VGA_Audio_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479785688239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479785688239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "Reset_Delay.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479785688239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479785688239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton.v 6 6 " "Found 6 design units, including 6 entities, in source file skeleton.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton " "Found entity 1: skeleton" {  } { { "skeleton.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/skeleton.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479785688239 ""} { "Info" "ISGN_ENTITY_NAME" "2 position_counter " "Found entity 2: position_counter" {  } { { "skeleton.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/skeleton.v" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479785688239 ""} { "Info" "ISGN_ENTITY_NAME" "3 shift1bit " "Found entity 3: shift1bit" {  } { { "skeleton.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/skeleton.v" 128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479785688239 ""} { "Info" "ISGN_ENTITY_NAME" "4 shift2bit " "Found entity 4: shift2bit" {  } { { "skeleton.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/skeleton.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479785688239 ""} { "Info" "ISGN_ENTITY_NAME" "5 shift4bit " "Found entity 5: shift4bit" {  } { { "skeleton.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/skeleton.v" 170 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479785688239 ""} { "Info" "ISGN_ENTITY_NAME" "6 shift8bit " "Found entity 6: shift8bit" {  } { { "skeleton.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/skeleton.v" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479785688239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479785688239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Interface " "Found entity 1: PS2_Interface" {  } { { "PS2_Interface.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/PS2_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479785688255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479785688255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "PS2_Controller.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479785688255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479785688255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 0 0 " "Found 0 design units, including 0 entities, in source file processor.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479785688285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479785688287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479785688287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file lcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "lcd.sv" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/lcd.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479785688287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479785688287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/imem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479785688287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479785688287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexadecimal_to_seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file hexadecimal_to_seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hexadecimal_To_Seven_Segment " "Found entity 1: Hexadecimal_To_Seven_Segment" {  } { { "Hexadecimal_To_Seven_Segment.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/Hexadecimal_To_Seven_Segment.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479785688287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479785688287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/dmem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479785688302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479785688302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479785688302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479785688302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479785688318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479785688318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/vga_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479785688318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479785688318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_sync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file video_sync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_sync_generator " "Found entity 1: video_sync_generator" {  } { { "video_sync_generator.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/video_sync_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479785688318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479785688318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_index.v 1 1 " "Found 1 design units, including 1 entities, in source file img_index.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_index " "Found entity 1: img_index" {  } { { "img_index.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/img_index.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479785688333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479785688333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_data.v 1 1 " "Found 1 design units, including 1 entities, in source file img_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_data " "Found entity 1: img_data" {  } { { "img_data.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/img_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479785688333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479785688333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_splitter_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_splitter_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_splitter_tb " "Found entity 1: instruction_splitter_tb" {  } { { "instruction_splitter_tb.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/instruction_splitter_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479785688333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479785688333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extender_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extender_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extender_tb " "Found entity 1: sign_extender_tb" {  } { { "sign_extender_tb.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/sign_extender_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479785688349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479785688349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jump_addresser_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file jump_addresser_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 jump_addresser_tb " "Found entity 1: jump_addresser_tb" {  } { { "jump_addresser_tb.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/jump_addresser_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479785688349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479785688349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encode_aluop_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file encode_aluop_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 encode_aluop_tb " "Found entity 1: encode_aluop_tb" {  } { { "encode_aluop_tb.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/encode_aluop_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479785688349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479785688349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_tb " "Found entity 1: processor_tb" {  } { { "processor_tb.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479785688349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479785688349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_pipeline_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_pipeline_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_pipeline_tb " "Found entity 1: processor_pipeline_tb" {  } { { "processor_pipeline_tb.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_pipeline_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479785688349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479785688349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stall_logic_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file stall_logic_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 stall_logic_tb " "Found entity 1: stall_logic_tb" {  } { { "stall_logic_tb.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/stall_logic_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479785688349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479785688349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flush_logic_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file flush_logic_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 flush_logic_tb " "Found entity 1: flush_logic_tb" {  } { { "flush_logic_tb.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/flush_logic_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479785688365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479785688365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_pipeline_stall_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_pipeline_stall_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_pipeline_stall_tb " "Found entity 1: processor_pipeline_stall_tb" {  } { { "processor_pipeline_stall_tb.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_pipeline_stall_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479785688365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479785688365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bypass_mem_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file bypass_mem_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 bypass_mem_tb " "Found entity 1: bypass_mem_tb" {  } { { "bypass_mem_tb.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/bypass_mem_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479785688365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479785688365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bypass_wb_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file bypass_wb_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 bypass_wb_tb " "Found entity 1: bypass_wb_tb" {  } { { "bypass_wb_tb.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/bypass_wb_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479785688365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479785688365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ternary_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ternary_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ternary_tb " "Found entity 1: ternary_tb" {  } { { "ternary_tb.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/ternary_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479785688365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479785688365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statusreg_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file statusreg_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 statusReg_tb " "Found entity 1: statusReg_tb" {  } { { "statusReg_tb.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/statusReg_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479785688380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479785688380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "check_zero_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file check_zero_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 check_zero_tb " "Found entity 1: check_zero_tb" {  } { { "check_zero_tb.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/check_zero_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479785688380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479785688380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_counter_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_counter_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_counter_tb " "Found entity 1: fsm_counter_tb" {  } { { "fsm_counter_tb.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/fsm_counter_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479785688396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479785688396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multdiv_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file multdiv_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 multdiv_tb " "Found entity 1: multdiv_tb" {  } { { "multdiv_tb.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/multdiv_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479785688396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479785688396 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor_as577.v(753) " "Verilog HDL warning at processor_as577.v(753): extended using \"x\" or \"z\"" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 753 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1479785688412 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "G0 g0 processor_as577.v(910) " "Verilog HDL Declaration information at processor_as577.v(910): object \"G0\" differs only in case from object \"g0\" in the same scope" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 910 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479785688427 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "P0 p0 processor_as577.v(910) " "Verilog HDL Declaration information at processor_as577.v(910): object \"P0\" differs only in case from object \"p0\" in the same scope" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 910 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479785688427 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "shift1bit processor_as577.v(1034) " "Verilog HDL error at processor_as577.v(1034): module \"shift1bit\" cannot be declared more than once" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1034 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1479785688427 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "shift1bit skeleton.v(128) " "HDL info at skeleton.v(128): see declaration for object \"shift1bit\"" {  } { { "skeleton.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/skeleton.v" 128 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479785688427 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "shift2bit processor_as577.v(1058) " "Ignored design unit \"shift2bit\" at processor_as577.v(1058) due to previous errors" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1058 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1479785688427 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "shift4bit processor_as577.v(1076) " "Ignored design unit \"shift4bit\" at processor_as577.v(1076) due to previous errors" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1076 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1479785688427 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "shift8bit processor_as577.v(1093) " "Ignored design unit \"shift8bit\" at processor_as577.v(1093) due to previous errors" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1093 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1479785688427 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "shift16bit processor_as577.v(1110) " "Ignored design unit \"shift16bit\" at processor_as577.v(1110) due to previous errors" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1110 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1479785688427 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "shiftXbits processor_as577.v(1128) " "Ignored design unit \"shiftXbits\" at processor_as577.v(1128) due to previous errors" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1128 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1479785688427 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "mux4_5bit processor_as577.v(1154) " "Ignored design unit \"mux4_5bit\" at processor_as577.v(1154) due to previous errors" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1154 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1479785688427 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "mux4_32bit processor_as577.v(1168) " "Ignored design unit \"mux4_32bit\" at processor_as577.v(1168) due to previous errors" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1168 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1479785688427 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "regfile_as577 processor_as577.v(1184) " "Ignored design unit \"regfile_as577\" at processor_as577.v(1184) due to previous errors" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1184 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1479785688427 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "register processor_as577.v(1222) " "Ignored design unit \"register\" at processor_as577.v(1222) due to previous errors" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1222 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1479785688427 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "register27 processor_as577.v(1242) " "Ignored design unit \"register27\" at processor_as577.v(1242) due to previous errors" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1242 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1479785688427 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "register5 processor_as577.v(1263) " "Ignored design unit \"register5\" at processor_as577.v(1263) due to previous errors" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1263 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1479785688427 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor_as577.v(1350) " "Verilog HDL warning at processor_as577.v(1350): extended using \"x\" or \"z\"" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1350 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1479785688427 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "multdiv_as577 processor_as577.v(1287) " "Ignored design unit \"multdiv_as577\" at processor_as577.v(1287) due to previous errors" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1287 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1479785688427 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor_as577.v(1395) " "Verilog HDL warning at processor_as577.v(1395): extended using \"x\" or \"z\"" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1395 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1479785688427 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "div processor_as577.v(1364) " "Ignored design unit \"div\" at processor_as577.v(1364) due to previous errors" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1364 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1479785688427 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "negate processor_as577.v(1403) " "Ignored design unit \"negate\" at processor_as577.v(1403) due to previous errors" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1403 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1479785688427 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "checkDivisionException processor_as577.v(1411) " "Ignored design unit \"checkDivisionException\" at processor_as577.v(1411) due to previous errors" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1411 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1479785688427 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "division_cycle processor_as577.v(1419) " "Ignored design unit \"division_cycle\" at processor_as577.v(1419) due to previous errors" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1419 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1479785688427 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor_as577.v(1493) " "Verilog HDL warning at processor_as577.v(1493): extended using \"x\" or \"z\"" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1493 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1479785688427 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "booth_mult processor_as577.v(1455) " "Ignored design unit \"booth_mult\" at processor_as577.v(1455) due to previous errors" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1455 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1479785688427 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "checkMultException processor_as577.v(1499) " "Ignored design unit \"checkMultException\" at processor_as577.v(1499) due to previous errors" {  } { { "processor_as577.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/processor_as577.v" 1499 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1479785688427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_as577.v 0 0 " "Found 0 design units, including 0 entities, in source file processor_as577.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479785688427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift8bitena_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shift8bitena_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift8bitena_tb " "Found entity 1: shift8bitena_tb" {  } { { "shift8bitena_tb.v" "" { Text "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/shift8bitena_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479785688427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479785688427 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/output_files/skeleton.map.smsg " "Generated suppressed messages file C:/Users/Aditya Srinivasan/Desktop/fpga-logo/src/output_files/skeleton.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479785688474 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "821 " "Peak virtual memory: 821 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1479785688720 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 21 19:34:48 2016 " "Processing ended: Mon Nov 21 19:34:48 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1479785688720 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1479785688720 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1479785688720 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1479785688720 ""}
