{
    "pips": {
        "GTX_COMMON.GTXE2_CLK0_2->GTXE2_COMMON_GTGREFCLK": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_COMMON_GTGREFCLK",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_CLK0_2"
        },
        "GTX_COMMON.GTXE2_CLK1_1->GTXE2_COMMON_DRPCLK": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_COMMON_DRPCLK",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_CLK1_1"
        },
        "GTX_COMMON.GTXE2_CLK1_3->GTXE2_COMMON_QPLLLOCKDETCLK": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_COMMON_QPLLLOCKDETCLK",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_CLK1_3"
        },
        "GTX_COMMON.GTXE2_COMMON_DRPDO0->GTXE2_LOGIC_OUTS_B15_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_LOGIC_OUTS_B15_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_COMMON_DRPDO0"
        },
        "GTX_COMMON.GTXE2_COMMON_DRPDO1->GTXE2_LOGIC_OUTS_B11_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_LOGIC_OUTS_B11_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_COMMON_DRPDO1"
        },
        "GTX_COMMON.GTXE2_COMMON_DRPDO2->GTXE2_LOGIC_OUTS_B13_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_LOGIC_OUTS_B13_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_COMMON_DRPDO2"
        },
        "GTX_COMMON.GTXE2_COMMON_DRPDO3->GTXE2_LOGIC_OUTS_B9_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_LOGIC_OUTS_B9_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_COMMON_DRPDO3"
        },
        "GTX_COMMON.GTXE2_COMMON_DRPDO4->GTXE2_LOGIC_OUTS_B10_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_LOGIC_OUTS_B10_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_COMMON_DRPDO4"
        },
        "GTX_COMMON.GTXE2_COMMON_DRPDO5->GTXE2_LOGIC_OUTS_B14_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_LOGIC_OUTS_B14_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_COMMON_DRPDO5"
        },
        "GTX_COMMON.GTXE2_COMMON_DRPDO6->GTXE2_LOGIC_OUTS_B8_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_LOGIC_OUTS_B8_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_COMMON_DRPDO6"
        },
        "GTX_COMMON.GTXE2_COMMON_DRPDO7->GTXE2_LOGIC_OUTS_B12_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_LOGIC_OUTS_B12_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_COMMON_DRPDO7"
        },
        "GTX_COMMON.GTXE2_COMMON_DRPDO8->GTXE2_LOGIC_OUTS_B15_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_LOGIC_OUTS_B15_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_COMMON_DRPDO8"
        },
        "GTX_COMMON.GTXE2_COMMON_DRPDO9->GTXE2_LOGIC_OUTS_B11_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_LOGIC_OUTS_B11_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_COMMON_DRPDO9"
        },
        "GTX_COMMON.GTXE2_COMMON_DRPDO10->GTXE2_LOGIC_OUTS_B13_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_LOGIC_OUTS_B13_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_COMMON_DRPDO10"
        },
        "GTX_COMMON.GTXE2_COMMON_DRPDO11->GTXE2_LOGIC_OUTS_B9_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_LOGIC_OUTS_B9_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_COMMON_DRPDO11"
        },
        "GTX_COMMON.GTXE2_COMMON_DRPDO12->GTXE2_LOGIC_OUTS_B10_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_LOGIC_OUTS_B10_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_COMMON_DRPDO12"
        },
        "GTX_COMMON.GTXE2_COMMON_DRPDO13->GTXE2_LOGIC_OUTS_B14_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_LOGIC_OUTS_B14_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_COMMON_DRPDO13"
        },
        "GTX_COMMON.GTXE2_COMMON_DRPDO14->GTXE2_LOGIC_OUTS_B8_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_LOGIC_OUTS_B8_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_COMMON_DRPDO14"
        },
        "GTX_COMMON.GTXE2_COMMON_DRPDO15->GTXE2_LOGIC_OUTS_B12_1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_LOGIC_OUTS_B12_1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_COMMON_DRPDO15"
        },
        "GTX_COMMON.GTXE2_COMMON_DRPRDY->GTXE2_LOGIC_OUTS_B21_0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_LOGIC_OUTS_B21_0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_COMMON_DRPRDY"
        },
        "GTX_COMMON.GTXE2_COMMON_GTQPLLOUTCLK->GTXE2_COMMON_QPLLOUTCLK": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_COMMON_QPLLOUTCLK",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_COMMON_GTQPLLOUTCLK"
        },
        "GTX_COMMON.GTXE2_COMMON_GTQPLLOUTREFCLK->GTXE2_COMMON_QPLLOUTREFCLK": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_COMMON_QPLLOUTREFCLK",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_COMMON_GTQPLLOUTREFCLK"
        },
        "GTX_COMMON.GTXE2_COMMON_NORTHREFCLK0->>GTXE2_COMMON_GTNORTHREFCLK0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "dst_wire": "GTXE2_COMMON_GTNORTHREFCLK0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "src_wire": "GTXE2_COMMON_NORTHREFCLK0"
        },
        "GTX_COMMON.GTXE2_COMMON_NORTHREFCLK1->>GTXE2_COMMON_GTNORTHREFCLK1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "dst_wire": "GTXE2_COMMON_GTNORTHREFCLK1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "src_wire": "GTXE2_COMMON_NORTHREFCLK1"
        },
        "GTX_COMMON.GTXE2_COMMON_QPLLDMONITOR0->GTXE2_LOGIC_OUTS_B19_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_LOGIC_OUTS_B19_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_COMMON_QPLLDMONITOR0"
        },
        "GTX_COMMON.GTXE2_COMMON_QPLLDMONITOR1->GTXE2_LOGIC_OUTS_B23_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_LOGIC_OUTS_B23_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_COMMON_QPLLDMONITOR1"
        },
        "GTX_COMMON.GTXE2_COMMON_QPLLDMONITOR2->GTXE2_LOGIC_OUTS_B17_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_LOGIC_OUTS_B17_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_COMMON_QPLLDMONITOR2"
        },
        "GTX_COMMON.GTXE2_COMMON_QPLLDMONITOR3->GTXE2_LOGIC_OUTS_B21_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_LOGIC_OUTS_B21_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_COMMON_QPLLDMONITOR3"
        },
        "GTX_COMMON.GTXE2_COMMON_QPLLDMONITOR4->GTXE2_LOGIC_OUTS_B22_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_LOGIC_OUTS_B22_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_COMMON_QPLLDMONITOR4"
        },
        "GTX_COMMON.GTXE2_COMMON_QPLLDMONITOR5->GTXE2_LOGIC_OUTS_B18_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_LOGIC_OUTS_B18_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_COMMON_QPLLDMONITOR5"
        },
        "GTX_COMMON.GTXE2_COMMON_QPLLDMONITOR6->GTXE2_LOGIC_OUTS_B20_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_LOGIC_OUTS_B20_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_COMMON_QPLLDMONITOR6"
        },
        "GTX_COMMON.GTXE2_COMMON_QPLLDMONITOR7->GTXE2_LOGIC_OUTS_B16_4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_LOGIC_OUTS_B16_4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_COMMON_QPLLDMONITOR7"
        },
        "GTX_COMMON.GTXE2_COMMON_QPLLFBCLKLOST->GTXE2_LOGIC_OUTS_B19_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_LOGIC_OUTS_B19_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_COMMON_QPLLFBCLKLOST"
        },
        "GTX_COMMON.GTXE2_COMMON_QPLLLOCK->GTXE2_LOGIC_OUTS_B14_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_LOGIC_OUTS_B14_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_COMMON_QPLLLOCK"
        },
        "GTX_COMMON.GTXE2_COMMON_QPLLREFCLKLOST->GTXE2_LOGIC_OUTS_B10_2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_LOGIC_OUTS_B10_2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_COMMON_QPLLREFCLKLOST"
        },
        "GTX_COMMON.GTXE2_COMMON_REFCLK0->>GTXE2_COMMON_GTREFCLK0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "dst_wire": "GTXE2_COMMON_GTREFCLK0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "src_wire": "GTXE2_COMMON_REFCLK0"
        },
        "GTX_COMMON.GTXE2_COMMON_REFCLK1->>GTXE2_COMMON_GTREFCLK1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "dst_wire": "GTXE2_COMMON_GTREFCLK1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "src_wire": "GTXE2_COMMON_REFCLK1"
        },
        "GTX_COMMON.GTXE2_COMMON_REFCLKOUTMONITOR->GTXE2_LOGIC_OUTS_B2_3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_LOGIC_OUTS_B2_3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_COMMON_REFCLKOUTMONITOR"
        },
        "GTX_COMMON.GTXE2_COMMON_RXOUTCLK_0->>GTXE2_COMMON_MGT_CLK0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "dst_wire": "GTXE2_COMMON_MGT_CLK0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "src_wire": "GTXE2_COMMON_RXOUTCLK_0"
        },
        "GTX_COMMON.GTXE2_COMMON_RXOUTCLK_1->>GTXE2_COMMON_MGT_CLK1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "dst_wire": "GTXE2_COMMON_MGT_CLK1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "src_wire": "GTXE2_COMMON_RXOUTCLK_1"
        },
        "GTX_COMMON.GTXE2_COMMON_RXOUTCLK_2->>GTXE2_COMMON_MGT_CLK6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "dst_wire": "GTXE2_COMMON_MGT_CLK6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "src_wire": "GTXE2_COMMON_RXOUTCLK_2"
        },
        "GTX_COMMON.GTXE2_COMMON_RXOUTCLK_3->>GTXE2_COMMON_MGT_CLK7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "dst_wire": "GTXE2_COMMON_MGT_CLK7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "src_wire": "GTXE2_COMMON_RXOUTCLK_3"
        },
        "GTX_COMMON.GTXE2_COMMON_SOUTHREFCLK0->>GTXE2_COMMON_GTSOUTHREFCLK0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "dst_wire": "GTXE2_COMMON_GTSOUTHREFCLK0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "src_wire": "GTXE2_COMMON_SOUTHREFCLK0"
        },
        "GTX_COMMON.GTXE2_COMMON_SOUTHREFCLK1->>GTXE2_COMMON_GTSOUTHREFCLK1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "dst_wire": "GTXE2_COMMON_GTSOUTHREFCLK1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "src_wire": "GTXE2_COMMON_SOUTHREFCLK1"
        },
        "GTX_COMMON.GTXE2_COMMON_TXOUTCLK_0->>GTXE2_COMMON_MGT_CLK2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "dst_wire": "GTXE2_COMMON_MGT_CLK2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "src_wire": "GTXE2_COMMON_TXOUTCLK_0"
        },
        "GTX_COMMON.GTXE2_COMMON_TXOUTCLK_1->>GTXE2_COMMON_MGT_CLK3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "dst_wire": "GTXE2_COMMON_MGT_CLK3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "src_wire": "GTXE2_COMMON_TXOUTCLK_1"
        },
        "GTX_COMMON.GTXE2_COMMON_TXOUTCLK_2->>GTXE2_COMMON_MGT_CLK8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "dst_wire": "GTXE2_COMMON_MGT_CLK8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "src_wire": "GTXE2_COMMON_TXOUTCLK_2"
        },
        "GTX_COMMON.GTXE2_COMMON_TXOUTCLK_3->>GTXE2_COMMON_MGT_CLK9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "dst_wire": "GTXE2_COMMON_MGT_CLK9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "src_wire": "GTXE2_COMMON_TXOUTCLK_3"
        },
        "GTX_COMMON.GTXE2_CTRL0_3->GTXE2_COMMON_QPLLRESET": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_COMMON_QPLLRESET",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_CTRL0_3"
        },
        "GTX_COMMON.GTXE2_CTRL1_2->GTXE2_COMMON_QPLLOUTRESET": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_COMMON_QPLLOUTRESET",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_CTRL1_2"
        },
        "GTX_COMMON.GTXE2_IMUX16_0->GTXE2_COMMON_DRPDI7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_COMMON_DRPDI7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_IMUX16_0"
        },
        "GTX_COMMON.GTXE2_IMUX16_1->GTXE2_COMMON_DRPDI15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_COMMON_DRPDI15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_IMUX16_1"
        },
        "GTX_COMMON.GTXE2_IMUX16_2->GTXE2_COMMON_QPLLRSVD20": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_COMMON_QPLLRSVD20",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_IMUX16_2"
        },
        "GTX_COMMON.GTXE2_IMUX16_3->GTXE2_COMMON_QPLLRSVD21": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_COMMON_QPLLRSVD21",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_IMUX16_3"
        },
        "GTX_COMMON.GTXE2_IMUX16_4->GTXE2_COMMON_QPLLRSVD22": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_COMMON_QPLLRSVD22",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_IMUX16_4"
        },
        "GTX_COMMON.GTXE2_IMUX16_5->GTXE2_COMMON_QPLLRSVD23": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_COMMON_QPLLRSVD23",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_IMUX16_5"
        },
        "GTX_COMMON.GTXE2_IMUX17_0->GTXE2_COMMON_DRPDI6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_COMMON_DRPDI6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_IMUX17_0"
        },
        "GTX_COMMON.GTXE2_IMUX17_1->GTXE2_COMMON_DRPDI14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_COMMON_DRPDI14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_IMUX17_1"
        },
        "GTX_COMMON.GTXE2_IMUX17_5->GTXE2_COMMON_QPLLRSVD24": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_COMMON_QPLLRSVD24",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_IMUX17_5"
        },
        "GTX_COMMON.GTXE2_IMUX18_0->GTXE2_COMMON_DRPDI3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_COMMON_DRPDI3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_IMUX18_0"
        },
        "GTX_COMMON.GTXE2_IMUX18_1->GTXE2_COMMON_DRPDI11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_COMMON_DRPDI11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_IMUX18_1"
        },
        "GTX_COMMON.GTXE2_IMUX18_2->GTXE2_COMMON_QPLLRSVD13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_COMMON_QPLLRSVD13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_IMUX18_2"
        },
        "GTX_COMMON.GTXE2_IMUX18_3->GTXE2_COMMON_QPLLRSVD17": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_COMMON_QPLLRSVD17",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_IMUX18_3"
        },
        "GTX_COMMON.GTXE2_IMUX18_4->GTXE2_COMMON_QPLLRSVD111": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_COMMON_QPLLRSVD111",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_IMUX18_4"
        },
        "GTX_COMMON.GTXE2_IMUX18_5->GTXE2_COMMON_QPLLRSVD115": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_COMMON_QPLLRSVD115",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_IMUX18_5"
        },
        "GTX_COMMON.GTXE2_IMUX19_0->GTXE2_COMMON_DRPDI2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_COMMON_DRPDI2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_IMUX19_0"
        },
        "GTX_COMMON.GTXE2_IMUX19_1->GTXE2_COMMON_DRPDI10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_COMMON_DRPDI10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_IMUX19_1"
        },
        "GTX_COMMON.GTXE2_IMUX19_2->GTXE2_COMMON_QPLLRSVD12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_COMMON_QPLLRSVD12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_IMUX19_2"
        },
        "GTX_COMMON.GTXE2_IMUX19_3->GTXE2_COMMON_QPLLRSVD16": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_COMMON_QPLLRSVD16",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_IMUX19_3"
        },
        "GTX_COMMON.GTXE2_IMUX19_4->GTXE2_COMMON_QPLLRSVD110": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_COMMON_QPLLRSVD110",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_IMUX19_4"
        },
        "GTX_COMMON.GTXE2_IMUX19_5->GTXE2_COMMON_QPLLRSVD114": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_COMMON_QPLLRSVD114",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_IMUX19_5"
        },
        "GTX_COMMON.GTXE2_IMUX20_0->GTXE2_COMMON_DRPDI5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_COMMON_DRPDI5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_IMUX20_0"
        },
        "GTX_COMMON.GTXE2_IMUX20_1->GTXE2_COMMON_DRPDI13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_COMMON_DRPDI13",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_IMUX20_1"
        },
        "GTX_COMMON.GTXE2_IMUX20_2->GTXE2_COMMON_PMARSVD4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_COMMON_PMARSVD4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_IMUX20_2"
        },
        "GTX_COMMON.GTXE2_IMUX20_3->GTXE2_COMMON_PMARSVD5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_COMMON_PMARSVD5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_IMUX20_3"
        },
        "GTX_COMMON.GTXE2_IMUX20_4->GTXE2_COMMON_PMARSVD6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_COMMON_PMARSVD6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_IMUX20_4"
        },
        "GTX_COMMON.GTXE2_IMUX20_5->GTXE2_COMMON_PMARSVD7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_COMMON_PMARSVD7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_IMUX20_5"
        },
        "GTX_COMMON.GTXE2_IMUX21_0->GTXE2_COMMON_DRPDI4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_COMMON_DRPDI4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_IMUX21_0"
        },
        "GTX_COMMON.GTXE2_IMUX21_1->GTXE2_COMMON_DRPDI12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_COMMON_DRPDI12",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_IMUX21_1"
        },
        "GTX_COMMON.GTXE2_IMUX21_2->GTXE2_COMMON_PMARSVD0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_COMMON_PMARSVD0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_IMUX21_2"
        },
        "GTX_COMMON.GTXE2_IMUX21_3->GTXE2_COMMON_PMARSVD1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_COMMON_PMARSVD1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_IMUX21_3"
        },
        "GTX_COMMON.GTXE2_IMUX21_4->GTXE2_COMMON_PMARSVD2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_COMMON_PMARSVD2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_IMUX21_4"
        },
        "GTX_COMMON.GTXE2_IMUX21_5->GTXE2_COMMON_PMARSVD3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_COMMON_PMARSVD3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_IMUX21_5"
        },
        "GTX_COMMON.GTXE2_IMUX22_0->GTXE2_COMMON_DRPDI1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_COMMON_DRPDI1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_IMUX22_0"
        },
        "GTX_COMMON.GTXE2_IMUX22_1->GTXE2_COMMON_DRPDI9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_COMMON_DRPDI9",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_IMUX22_1"
        },
        "GTX_COMMON.GTXE2_IMUX22_2->GTXE2_COMMON_QPLLRSVD11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_COMMON_QPLLRSVD11",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_IMUX22_2"
        },
        "GTX_COMMON.GTXE2_IMUX22_3->GTXE2_COMMON_QPLLRSVD15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_COMMON_QPLLRSVD15",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_IMUX22_3"
        },
        "GTX_COMMON.GTXE2_IMUX22_4->GTXE2_COMMON_QPLLRSVD19": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_COMMON_QPLLRSVD19",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_IMUX22_4"
        },
        "GTX_COMMON.GTXE2_IMUX22_5->GTXE2_COMMON_QPLLRSVD113": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_COMMON_QPLLRSVD113",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_IMUX22_5"
        },
        "GTX_COMMON.GTXE2_IMUX23_0->GTXE2_COMMON_DRPDI0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_COMMON_DRPDI0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_IMUX23_0"
        },
        "GTX_COMMON.GTXE2_IMUX23_1->GTXE2_COMMON_DRPDI8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_COMMON_DRPDI8",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_IMUX23_1"
        },
        "GTX_COMMON.GTXE2_IMUX23_2->GTXE2_COMMON_QPLLRSVD10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_COMMON_QPLLRSVD10",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_IMUX23_2"
        },
        "GTX_COMMON.GTXE2_IMUX23_3->GTXE2_COMMON_QPLLRSVD14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_COMMON_QPLLRSVD14",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_IMUX23_3"
        },
        "GTX_COMMON.GTXE2_IMUX23_4->GTXE2_COMMON_QPLLRSVD18": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_COMMON_QPLLRSVD18",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_IMUX23_4"
        },
        "GTX_COMMON.GTXE2_IMUX23_5->GTXE2_COMMON_QPLLRSVD112": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_COMMON_QPLLRSVD112",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_IMUX23_5"
        },
        "GTX_COMMON.GTXE2_IMUX24_2->GTXE2_COMMON_DRPADDR0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_COMMON_DRPADDR0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_IMUX24_2"
        },
        "GTX_COMMON.GTXE2_IMUX24_3->GTXE2_COMMON_QPLLLOCKEN": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_COMMON_QPLLLOCKEN",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_IMUX24_3"
        },
        "GTX_COMMON.GTXE2_IMUX25_2->GTXE2_COMMON_DRPADDR1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_COMMON_DRPADDR1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_IMUX25_2"
        },
        "GTX_COMMON.GTXE2_IMUX26_2->GTXE2_COMMON_DRPADDR4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_COMMON_DRPADDR4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_IMUX26_2"
        },
        "GTX_COMMON.GTXE2_IMUX26_3->IBUFDS_GTE2_0_CEB": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "IBUFDS_GTE2_0_CEB",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_IMUX26_3"
        },
        "GTX_COMMON.GTXE2_IMUX26_4->GTXE2_COMMON_BGRCALOVRD3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_COMMON_BGRCALOVRD3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_IMUX26_4"
        },
        "GTX_COMMON.GTXE2_IMUX26_5->GTXE2_COMMON_BGPDB": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_COMMON_BGPDB",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_IMUX26_5"
        },
        "GTX_COMMON.GTXE2_IMUX27_2->GTXE2_COMMON_DRPADDR5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_COMMON_DRPADDR5",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_IMUX27_2"
        },
        "GTX_COMMON.GTXE2_IMUX27_3->GTXE2_COMMON_QPLLREFCLKSEL2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_COMMON_QPLLREFCLKSEL2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_IMUX27_3"
        },
        "GTX_COMMON.GTXE2_IMUX27_4->GTXE2_COMMON_BGRCALOVRD2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_COMMON_BGRCALOVRD2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_IMUX27_4"
        },
        "GTX_COMMON.GTXE2_IMUX27_5->GTXE2_COMMON_BGMONITORENB": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_COMMON_BGMONITORENB",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_IMUX27_5"
        },
        "GTX_COMMON.GTXE2_IMUX28_2->GTXE2_COMMON_DRPADDR2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_COMMON_DRPADDR2",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_IMUX28_2"
        },
        "GTX_COMMON.GTXE2_IMUX28_3->GTXE2_COMMON_QPLLPD": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_COMMON_QPLLPD",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_IMUX28_3"
        },
        "GTX_COMMON.GTXE2_IMUX28_4->GTXE2_COMMON_RCALENB": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_COMMON_RCALENB",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_IMUX28_4"
        },
        "GTX_COMMON.GTXE2_IMUX29_0->GTXE2_COMMON_DRPWE": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_COMMON_DRPWE",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_IMUX29_0"
        },
        "GTX_COMMON.GTXE2_IMUX29_1->GTXE2_COMMON_DRPEN": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_COMMON_DRPEN",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_IMUX29_1"
        },
        "GTX_COMMON.GTXE2_IMUX29_2->GTXE2_COMMON_DRPADDR3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_COMMON_DRPADDR3",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_IMUX29_2"
        },
        "GTX_COMMON.GTXE2_IMUX29_3->IBUFDS_GTE2_1_CEB": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "IBUFDS_GTE2_1_CEB",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_IMUX29_3"
        },
        "GTX_COMMON.GTXE2_IMUX29_4->GTXE2_COMMON_BGRCALOVRD4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_COMMON_BGRCALOVRD4",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_IMUX29_4"
        },
        "GTX_COMMON.GTXE2_IMUX30_2->GTXE2_COMMON_DRPADDR6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_COMMON_DRPADDR6",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_IMUX30_2"
        },
        "GTX_COMMON.GTXE2_IMUX30_3->GTXE2_COMMON_QPLLREFCLKSEL1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_COMMON_QPLLREFCLKSEL1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_IMUX30_3"
        },
        "GTX_COMMON.GTXE2_IMUX30_4->GTXE2_COMMON_BGRCALOVRD1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_COMMON_BGRCALOVRD1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_IMUX30_4"
        },
        "GTX_COMMON.GTXE2_IMUX30_5->GTXE2_COMMON_BGBYPASSB": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_COMMON_BGBYPASSB",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_IMUX30_5"
        },
        "GTX_COMMON.GTXE2_IMUX31_2->GTXE2_COMMON_DRPADDR7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_COMMON_DRPADDR7",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_IMUX31_2"
        },
        "GTX_COMMON.GTXE2_IMUX31_3->GTXE2_COMMON_QPLLREFCLKSEL0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_COMMON_QPLLREFCLKSEL0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_IMUX31_3"
        },
        "GTX_COMMON.GTXE2_IMUX31_4->GTXE2_COMMON_BGRCALOVRD0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_COMMON_BGRCALOVRD0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "GTXE2_IMUX31_4"
        },
        "GTX_COMMON.IBUFDS_GTE2_0_I->IBUFDS_GTE2_0_I_SEG": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "IBUFDS_GTE2_0_I_SEG",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "IBUFDS_GTE2_0_I"
        },
        "GTX_COMMON.IBUFDS_GTE2_0_IB->IBUFDS_GTE2_0_IB_SEG": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "IBUFDS_GTE2_0_IB_SEG",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "IBUFDS_GTE2_0_IB"
        },
        "GTX_COMMON.IBUFDS_GTE2_0_MGTCLKOUT->>GTXE2_COMMON_MGT_CLK4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "dst_wire": "GTXE2_COMMON_MGT_CLK4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "src_wire": "IBUFDS_GTE2_0_MGTCLKOUT"
        },
        "GTX_COMMON.IBUFDS_GTE2_0_O->GTXE2_COMMON_REFCLK0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_COMMON_REFCLK0",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "IBUFDS_GTE2_0_O"
        },
        "GTX_COMMON.IBUFDS_GTE2_0_O->IBUFDS_GTE2_0_MGTCLKOUT": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "IBUFDS_GTE2_0_MGTCLKOUT",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "IBUFDS_GTE2_0_O"
        },
        "GTX_COMMON.IBUFDS_GTE2_0_ODIV2->IBUFDS_GTE2_0_MGTCLKOUT": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "IBUFDS_GTE2_0_MGTCLKOUT",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "IBUFDS_GTE2_0_ODIV2"
        },
        "GTX_COMMON.IBUFDS_GTE2_1_I->IBUFDS_GTE2_1_I_SEG": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "IBUFDS_GTE2_1_I_SEG",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "IBUFDS_GTE2_1_I"
        },
        "GTX_COMMON.IBUFDS_GTE2_1_IB->IBUFDS_GTE2_1_IB_SEG": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "IBUFDS_GTE2_1_IB_SEG",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "IBUFDS_GTE2_1_IB"
        },
        "GTX_COMMON.IBUFDS_GTE2_1_MGTCLKOUT->>GTXE2_COMMON_MGT_CLK5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "dst_wire": "GTXE2_COMMON_MGT_CLK5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "src_wire": "IBUFDS_GTE2_1_MGTCLKOUT"
        },
        "GTX_COMMON.IBUFDS_GTE2_1_O->GTXE2_COMMON_REFCLK1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "GTXE2_COMMON_REFCLK1",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "IBUFDS_GTE2_1_O"
        },
        "GTX_COMMON.IBUFDS_GTE2_1_O->IBUFDS_GTE2_1_MGTCLKOUT": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "IBUFDS_GTE2_1_MGTCLKOUT",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "IBUFDS_GTE2_1_O"
        },
        "GTX_COMMON.IBUFDS_GTE2_1_ODIV2->IBUFDS_GTE2_1_MGTCLKOUT": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "dst_wire": "IBUFDS_GTE2_1_MGTCLKOUT",
            "is_directional": "1",
            "is_pass_transistor": 1,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": null,
                "in_cap": null,
                "res": "0.000"
            },
            "src_wire": "IBUFDS_GTE2_1_ODIV2"
        }
    },
    "sites": [
        {
            "name": "X0Y0",
            "prefix": "GTXE2_COMMON",
            "site_pins": {
                "BGBYPASSB": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_BGBYPASSB"
                },
                "BGMONITORENB": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_BGMONITORENB"
                },
                "BGPDB": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_BGPDB"
                },
                "BGRCALOVRD0": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_BGRCALOVRD0"
                },
                "BGRCALOVRD1": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_BGRCALOVRD1"
                },
                "BGRCALOVRD2": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_BGRCALOVRD2"
                },
                "BGRCALOVRD3": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_BGRCALOVRD3"
                },
                "BGRCALOVRD4": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_BGRCALOVRD4"
                },
                "DRPADDR0": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_DRPADDR0"
                },
                "DRPADDR1": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_DRPADDR1"
                },
                "DRPADDR2": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_DRPADDR2"
                },
                "DRPADDR3": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_DRPADDR3"
                },
                "DRPADDR4": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_DRPADDR4"
                },
                "DRPADDR5": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_DRPADDR5"
                },
                "DRPADDR6": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_DRPADDR6"
                },
                "DRPADDR7": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_DRPADDR7"
                },
                "DRPCLK": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_DRPCLK"
                },
                "DRPDI0": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_DRPDI0"
                },
                "DRPDI1": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_DRPDI1"
                },
                "DRPDI2": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_DRPDI2"
                },
                "DRPDI3": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_DRPDI3"
                },
                "DRPDI4": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_DRPDI4"
                },
                "DRPDI5": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_DRPDI5"
                },
                "DRPDI6": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_DRPDI6"
                },
                "DRPDI7": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_DRPDI7"
                },
                "DRPDI8": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_DRPDI8"
                },
                "DRPDI9": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_DRPDI9"
                },
                "DRPDI10": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_DRPDI10"
                },
                "DRPDI11": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_DRPDI11"
                },
                "DRPDI12": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_DRPDI12"
                },
                "DRPDI13": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_DRPDI13"
                },
                "DRPDI14": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_DRPDI14"
                },
                "DRPDI15": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_DRPDI15"
                },
                "DRPDO0": {
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "res": "0.0",
                    "wire": "GTXE2_COMMON_DRPDO0"
                },
                "DRPDO1": {
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "res": "0.0",
                    "wire": "GTXE2_COMMON_DRPDO1"
                },
                "DRPDO2": {
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "res": "0.0",
                    "wire": "GTXE2_COMMON_DRPDO2"
                },
                "DRPDO3": {
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "res": "0.0",
                    "wire": "GTXE2_COMMON_DRPDO3"
                },
                "DRPDO4": {
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "res": "0.0",
                    "wire": "GTXE2_COMMON_DRPDO4"
                },
                "DRPDO5": {
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "res": "0.0",
                    "wire": "GTXE2_COMMON_DRPDO5"
                },
                "DRPDO6": {
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "res": "0.0",
                    "wire": "GTXE2_COMMON_DRPDO6"
                },
                "DRPDO7": {
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "res": "0.0",
                    "wire": "GTXE2_COMMON_DRPDO7"
                },
                "DRPDO8": {
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "res": "0.0",
                    "wire": "GTXE2_COMMON_DRPDO8"
                },
                "DRPDO9": {
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "res": "0.0",
                    "wire": "GTXE2_COMMON_DRPDO9"
                },
                "DRPDO10": {
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "res": "0.0",
                    "wire": "GTXE2_COMMON_DRPDO10"
                },
                "DRPDO11": {
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "res": "0.0",
                    "wire": "GTXE2_COMMON_DRPDO11"
                },
                "DRPDO12": {
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "res": "0.0",
                    "wire": "GTXE2_COMMON_DRPDO12"
                },
                "DRPDO13": {
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "res": "0.0",
                    "wire": "GTXE2_COMMON_DRPDO13"
                },
                "DRPDO14": {
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "res": "0.0",
                    "wire": "GTXE2_COMMON_DRPDO14"
                },
                "DRPDO15": {
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "res": "0.0",
                    "wire": "GTXE2_COMMON_DRPDO15"
                },
                "DRPEN": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_DRPEN"
                },
                "DRPRDY": {
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "res": "0.0",
                    "wire": "GTXE2_COMMON_DRPRDY"
                },
                "DRPWE": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_DRPWE"
                },
                "GTGREFCLK": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_GTGREFCLK"
                },
                "GTNORTHREFCLK0": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_GTNORTHREFCLK0"
                },
                "GTNORTHREFCLK1": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_GTNORTHREFCLK1"
                },
                "GTREFCLK0": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_GTREFCLK0"
                },
                "GTREFCLK1": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_GTREFCLK1"
                },
                "GTSOUTHREFCLK0": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_GTSOUTHREFCLK0"
                },
                "GTSOUTHREFCLK1": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_GTSOUTHREFCLK1"
                },
                "PMARSVD0": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_PMARSVD0"
                },
                "PMARSVD1": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_PMARSVD1"
                },
                "PMARSVD2": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_PMARSVD2"
                },
                "PMARSVD3": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_PMARSVD3"
                },
                "PMARSVD4": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_PMARSVD4"
                },
                "PMARSVD5": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_PMARSVD5"
                },
                "PMARSVD6": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_PMARSVD6"
                },
                "PMARSVD7": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_PMARSVD7"
                },
                "PMASCANCLK0": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_PMASCANCLK0"
                },
                "PMASCANCLK1": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_PMASCANCLK1"
                },
                "PMASCANENB": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_PMASCANENB"
                },
                "PMASCANIN0": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_PMASCANIN0"
                },
                "PMASCANIN1": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_PMASCANIN1"
                },
                "PMASCANIN2": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_PMASCANIN2"
                },
                "PMASCANIN3": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_PMASCANIN3"
                },
                "PMASCANIN4": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_PMASCANIN4"
                },
                "PMASCANOUT0": {
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "res": "0.0",
                    "wire": "GTXE2_COMMON_PMASCANOUT0"
                },
                "PMASCANOUT1": {
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "res": "0.0",
                    "wire": "GTXE2_COMMON_PMASCANOUT1"
                },
                "PMASCANOUT2": {
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "res": "0.0",
                    "wire": "GTXE2_COMMON_PMASCANOUT2"
                },
                "PMASCANOUT3": {
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "res": "0.0",
                    "wire": "GTXE2_COMMON_PMASCANOUT3"
                },
                "PMASCANOUT4": {
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "res": "0.0",
                    "wire": "GTXE2_COMMON_PMASCANOUT4"
                },
                "QDPMASCANMODEB": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_QDPMASCANMODEB"
                },
                "QDPMASCANRSTEN": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_QDPMASCANRSTEN"
                },
                "QPLLCLKSPARE0": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_QPLLCLKSPARE0"
                },
                "QPLLCLKSPARE1": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_QPLLCLKSPARE1"
                },
                "QPLLDMONITOR0": {
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "res": "0.0",
                    "wire": "GTXE2_COMMON_QPLLDMONITOR0"
                },
                "QPLLDMONITOR1": {
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "res": "0.0",
                    "wire": "GTXE2_COMMON_QPLLDMONITOR1"
                },
                "QPLLDMONITOR2": {
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "res": "0.0",
                    "wire": "GTXE2_COMMON_QPLLDMONITOR2"
                },
                "QPLLDMONITOR3": {
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "res": "0.0",
                    "wire": "GTXE2_COMMON_QPLLDMONITOR3"
                },
                "QPLLDMONITOR4": {
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "res": "0.0",
                    "wire": "GTXE2_COMMON_QPLLDMONITOR4"
                },
                "QPLLDMONITOR5": {
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "res": "0.0",
                    "wire": "GTXE2_COMMON_QPLLDMONITOR5"
                },
                "QPLLDMONITOR6": {
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "res": "0.0",
                    "wire": "GTXE2_COMMON_QPLLDMONITOR6"
                },
                "QPLLDMONITOR7": {
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "res": "0.0",
                    "wire": "GTXE2_COMMON_QPLLDMONITOR7"
                },
                "QPLLFBCLKLOST": {
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "res": "0.0",
                    "wire": "GTXE2_COMMON_QPLLFBCLKLOST"
                },
                "QPLLLOCK": {
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "res": "0.0",
                    "wire": "GTXE2_COMMON_QPLLLOCK"
                },
                "QPLLLOCKDETCLK": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_QPLLLOCKDETCLK"
                },
                "QPLLLOCKEN": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_QPLLLOCKEN"
                },
                "QPLLOUTCLK": {
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "res": "0.0",
                    "wire": "GTXE2_COMMON_GTQPLLOUTCLK"
                },
                "QPLLOUTREFCLK": {
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "res": "0.0",
                    "wire": "GTXE2_COMMON_GTQPLLOUTREFCLK"
                },
                "QPLLOUTRESET": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_QPLLOUTRESET"
                },
                "QPLLPD": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_QPLLPD"
                },
                "QPLLREFCLKLOST": {
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "res": "0.0",
                    "wire": "GTXE2_COMMON_QPLLREFCLKLOST"
                },
                "QPLLREFCLKSEL0": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_QPLLREFCLKSEL0"
                },
                "QPLLREFCLKSEL1": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_QPLLREFCLKSEL1"
                },
                "QPLLREFCLKSEL2": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_QPLLREFCLKSEL2"
                },
                "QPLLRESET": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_QPLLRESET"
                },
                "QPLLRSVD10": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_QPLLRSVD10"
                },
                "QPLLRSVD11": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_QPLLRSVD11"
                },
                "QPLLRSVD12": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_QPLLRSVD12"
                },
                "QPLLRSVD13": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_QPLLRSVD13"
                },
                "QPLLRSVD14": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_QPLLRSVD14"
                },
                "QPLLRSVD15": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_QPLLRSVD15"
                },
                "QPLLRSVD16": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_QPLLRSVD16"
                },
                "QPLLRSVD17": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_QPLLRSVD17"
                },
                "QPLLRSVD18": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_QPLLRSVD18"
                },
                "QPLLRSVD19": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_QPLLRSVD19"
                },
                "QPLLRSVD20": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_QPLLRSVD20"
                },
                "QPLLRSVD21": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_QPLLRSVD21"
                },
                "QPLLRSVD22": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_QPLLRSVD22"
                },
                "QPLLRSVD23": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_QPLLRSVD23"
                },
                "QPLLRSVD24": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_QPLLRSVD24"
                },
                "QPLLRSVD110": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_QPLLRSVD110"
                },
                "QPLLRSVD111": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_QPLLRSVD111"
                },
                "QPLLRSVD112": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_QPLLRSVD112"
                },
                "QPLLRSVD113": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_QPLLRSVD113"
                },
                "QPLLRSVD114": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_QPLLRSVD114"
                },
                "QPLLRSVD115": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_QPLLRSVD115"
                },
                "RCALENB": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "GTXE2_COMMON_RCALENB"
                },
                "REFCLKOUTMONITOR": {
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "res": "0.0",
                    "wire": "GTXE2_COMMON_REFCLKOUTMONITOR"
                }
            },
            "type": "GTXE2_COMMON",
            "x_coord": 0,
            "y_coord": 0
        },
        {
            "name": "X0Y0",
            "prefix": "IBUFDS_GTE2",
            "site_pins": {
                "CEB": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "IBUFDS_GTE2_0_CEB"
                },
                "CLKTESTSIG": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "IBUFDS_GTE2_0_CLKTESTSIG"
                },
                "I": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "IBUFDS_GTE2_0_I_SEG"
                },
                "IB": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "IBUFDS_GTE2_0_IB_SEG"
                },
                "O": {
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "res": "687.5",
                    "wire": "IBUFDS_GTE2_0_O"
                },
                "ODIV2": {
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "res": "687.5",
                    "wire": "IBUFDS_GTE2_0_ODIV2"
                }
            },
            "type": "IBUFDS_GTE2",
            "x_coord": 0,
            "y_coord": 0
        },
        {
            "name": "X0Y0",
            "prefix": "IPAD",
            "site_pins": {
                "O": {
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "res": "687.5",
                    "wire": "IBUFDS_GTE2_0_I"
                }
            },
            "type": "IPAD",
            "x_coord": 0,
            "y_coord": 0
        },
        {
            "name": "X0Y1",
            "prefix": "IBUFDS_GTE2",
            "site_pins": {
                "CEB": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "IBUFDS_GTE2_1_CEB"
                },
                "CLKTESTSIG": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "IBUFDS_GTE2_1_CLKTESTSIG"
                },
                "I": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "IBUFDS_GTE2_1_I_SEG"
                },
                "IB": {
                    "cap": "0.000",
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "wire": "IBUFDS_GTE2_1_IB_SEG"
                },
                "O": {
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "res": "687.5",
                    "wire": "IBUFDS_GTE2_1_O"
                },
                "ODIV2": {
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "res": "687.5",
                    "wire": "IBUFDS_GTE2_1_ODIV2"
                }
            },
            "type": "IBUFDS_GTE2",
            "x_coord": 0,
            "y_coord": 1
        },
        {
            "name": "X0Y1",
            "prefix": "IPAD",
            "site_pins": {
                "O": {
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "res": "687.5",
                    "wire": "IBUFDS_GTE2_0_IB"
                }
            },
            "type": "IPAD",
            "x_coord": 0,
            "y_coord": 1
        },
        {
            "name": "X0Y2",
            "prefix": "IPAD",
            "site_pins": {
                "O": {
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "res": "687.5",
                    "wire": "IBUFDS_GTE2_1_I"
                }
            },
            "type": "IPAD",
            "x_coord": 0,
            "y_coord": 2
        },
        {
            "name": "X0Y3",
            "prefix": "IPAD",
            "site_pins": {
                "O": {
                    "delay": [
                        "0.000",
                        "0.000",
                        "0.000",
                        "0.000"
                    ],
                    "res": "687.5",
                    "wire": "IBUFDS_GTE2_1_IB"
                }
            },
            "type": "IPAD",
            "x_coord": 0,
            "y_coord": 3
        }
    ],
    "tile_type": "GTX_COMMON",
    "wires": {
        "GTXE2_BYP0_0": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_BYP0_1": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_BYP0_2": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_BYP0_3": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_BYP0_4": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_BYP0_5": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_BYP1_0": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_BYP1_1": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_BYP1_2": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_BYP1_3": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_BYP1_4": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_BYP1_5": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_BYP2_0": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_BYP2_1": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_BYP2_2": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_BYP2_3": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_BYP2_4": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_BYP2_5": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_BYP3_0": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_BYP3_1": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_BYP3_2": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_BYP3_3": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_BYP3_4": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_BYP3_5": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_BYP4_0": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_BYP4_1": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_BYP4_2": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_BYP4_3": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_BYP4_4": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_BYP4_5": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_BYP5_0": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_BYP5_1": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_BYP5_2": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_BYP5_3": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_BYP5_4": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_BYP5_5": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_BYP6_0": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_BYP6_1": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_BYP6_2": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_BYP6_3": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_BYP6_4": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_BYP6_5": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_BYP7_0": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_BYP7_1": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_BYP7_2": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_BYP7_3": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_BYP7_4": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_BYP7_5": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_CLK0_0": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_CLK0_1": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_CLK0_2": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_CLK0_3": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_CLK0_4": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_CLK0_5": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_CLK1_0": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_CLK1_1": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_CLK1_2": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_CLK1_3": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_CLK1_4": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_CLK1_5": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_COMMON_BGBYPASSB": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_BGMONITORENB": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_BGPDB": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_BGRCALOVRD0": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_BGRCALOVRD1": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_BGRCALOVRD2": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_BGRCALOVRD3": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_BGRCALOVRD4": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_DRPADDR0": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_DRPADDR1": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_DRPADDR2": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_DRPADDR3": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_DRPADDR4": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_DRPADDR5": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_DRPADDR6": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_DRPADDR7": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_DRPCLK": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_DRPDI0": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_DRPDI1": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_DRPDI2": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_DRPDI3": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_DRPDI4": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_DRPDI5": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_DRPDI6": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_DRPDI7": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_DRPDI8": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_DRPDI9": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_DRPDI10": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_DRPDI11": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_DRPDI12": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_DRPDI13": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_DRPDI14": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_DRPDI15": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_DRPDO0": null,
        "GTXE2_COMMON_DRPDO1": null,
        "GTXE2_COMMON_DRPDO2": null,
        "GTXE2_COMMON_DRPDO3": null,
        "GTXE2_COMMON_DRPDO4": null,
        "GTXE2_COMMON_DRPDO5": null,
        "GTXE2_COMMON_DRPDO6": null,
        "GTXE2_COMMON_DRPDO7": null,
        "GTXE2_COMMON_DRPDO8": null,
        "GTXE2_COMMON_DRPDO9": null,
        "GTXE2_COMMON_DRPDO10": null,
        "GTXE2_COMMON_DRPDO11": null,
        "GTXE2_COMMON_DRPDO12": null,
        "GTXE2_COMMON_DRPDO13": null,
        "GTXE2_COMMON_DRPDO14": null,
        "GTXE2_COMMON_DRPDO15": null,
        "GTXE2_COMMON_DRPEN": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_DRPRDY": null,
        "GTXE2_COMMON_DRPWE": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_GTGREFCLK": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_GTNORTHREFCLK0": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_GTNORTHREFCLK1": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_GTQPLLOUTCLK": null,
        "GTXE2_COMMON_GTQPLLOUTREFCLK": null,
        "GTXE2_COMMON_GTREFCLK0": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_GTREFCLK1": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_GTSOUTHREFCLK0": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_GTSOUTHREFCLK1": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_MGT_CLK0": null,
        "GTXE2_COMMON_MGT_CLK1": null,
        "GTXE2_COMMON_MGT_CLK2": null,
        "GTXE2_COMMON_MGT_CLK3": null,
        "GTXE2_COMMON_MGT_CLK4": null,
        "GTXE2_COMMON_MGT_CLK5": null,
        "GTXE2_COMMON_MGT_CLK6": null,
        "GTXE2_COMMON_MGT_CLK7": null,
        "GTXE2_COMMON_MGT_CLK8": null,
        "GTXE2_COMMON_MGT_CLK9": null,
        "GTXE2_COMMON_NORTHREFCLK0": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_NORTHREFCLK1": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_PMARSVD0": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_PMARSVD1": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_PMARSVD2": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_PMARSVD3": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_PMARSVD4": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_PMARSVD5": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_PMARSVD6": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_PMARSVD7": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_PMASCANCLK0": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_PMASCANCLK1": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_PMASCANENB": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_PMASCANIN0": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_PMASCANIN1": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_PMASCANIN2": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_PMASCANIN3": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_PMASCANIN4": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_PMASCANOUT0": null,
        "GTXE2_COMMON_PMASCANOUT1": null,
        "GTXE2_COMMON_PMASCANOUT2": null,
        "GTXE2_COMMON_PMASCANOUT3": null,
        "GTXE2_COMMON_PMASCANOUT4": null,
        "GTXE2_COMMON_QDPMASCANMODEB": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_QDPMASCANRSTEN": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_QPLLCLKSPARE0": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_QPLLCLKSPARE1": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_QPLLDMONITOR0": null,
        "GTXE2_COMMON_QPLLDMONITOR1": null,
        "GTXE2_COMMON_QPLLDMONITOR2": null,
        "GTXE2_COMMON_QPLLDMONITOR3": null,
        "GTXE2_COMMON_QPLLDMONITOR4": null,
        "GTXE2_COMMON_QPLLDMONITOR5": null,
        "GTXE2_COMMON_QPLLDMONITOR6": null,
        "GTXE2_COMMON_QPLLDMONITOR7": null,
        "GTXE2_COMMON_QPLLFBCLKLOST": null,
        "GTXE2_COMMON_QPLLLOCK": null,
        "GTXE2_COMMON_QPLLLOCKDETCLK": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_QPLLLOCKEN": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_QPLLOUTCLK": null,
        "GTXE2_COMMON_QPLLOUTREFCLK": null,
        "GTXE2_COMMON_QPLLOUTRESET": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_QPLLPD": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_QPLLREFCLKLOST": null,
        "GTXE2_COMMON_QPLLREFCLKSEL0": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_QPLLREFCLKSEL1": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_QPLLREFCLKSEL2": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_QPLLRESET": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_QPLLRSVD10": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_QPLLRSVD11": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_QPLLRSVD12": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_QPLLRSVD13": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_QPLLRSVD14": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_QPLLRSVD15": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_QPLLRSVD16": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_QPLLRSVD17": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_QPLLRSVD18": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_QPLLRSVD19": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_QPLLRSVD20": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_QPLLRSVD21": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_QPLLRSVD22": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_QPLLRSVD23": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_QPLLRSVD24": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_QPLLRSVD110": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_QPLLRSVD111": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_QPLLRSVD112": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_QPLLRSVD113": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_QPLLRSVD114": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_QPLLRSVD115": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_RCALENB": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_REFCLK0": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_REFCLK1": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_REFCLKOUTMONITOR": null,
        "GTXE2_COMMON_RXOUTCLK_0": null,
        "GTXE2_COMMON_RXOUTCLK_1": null,
        "GTXE2_COMMON_RXOUTCLK_2": null,
        "GTXE2_COMMON_RXOUTCLK_3": null,
        "GTXE2_COMMON_SOUTHREFCLK0": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_SOUTHREFCLK1": {
            "cap": "0.100",
            "res": "0.000"
        },
        "GTXE2_COMMON_TXOUTCLK_0": null,
        "GTXE2_COMMON_TXOUTCLK_1": null,
        "GTXE2_COMMON_TXOUTCLK_2": null,
        "GTXE2_COMMON_TXOUTCLK_3": null,
        "GTXE2_CTRL0_0": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_CTRL0_1": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_CTRL0_2": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_CTRL0_3": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_CTRL0_4": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_CTRL0_5": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_CTRL1_0": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_CTRL1_1": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_CTRL1_2": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_CTRL1_3": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_CTRL1_4": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_CTRL1_5": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_FAN0_0": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_FAN0_1": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_FAN0_2": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_FAN0_3": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_FAN0_4": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_FAN0_5": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_FAN1_0": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_FAN1_1": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_FAN1_2": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_FAN1_3": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_FAN1_4": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_FAN1_5": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_FAN2_0": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_FAN2_1": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_FAN2_2": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_FAN2_3": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_FAN2_4": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_FAN2_5": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_FAN3_0": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_FAN3_1": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_FAN3_2": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_FAN3_3": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_FAN3_4": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_FAN3_5": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_FAN4_0": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_FAN4_1": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_FAN4_2": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_FAN4_3": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_FAN4_4": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_FAN4_5": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_FAN5_0": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_FAN5_1": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_FAN5_2": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_FAN5_3": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_FAN5_4": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_FAN5_5": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_FAN6_0": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_FAN6_1": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_FAN6_2": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_FAN6_3": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_FAN6_4": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_FAN6_5": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_FAN7_0": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_FAN7_1": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_FAN7_2": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_FAN7_3": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_FAN7_4": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_FAN7_5": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX0_0": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX0_1": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX0_2": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX0_3": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX0_4": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX0_5": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX1_0": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX1_1": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX1_2": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX1_3": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX1_4": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX1_5": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX2_0": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX2_1": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX2_2": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX2_3": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX2_4": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX2_5": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX3_0": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX3_1": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX3_2": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX3_3": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX3_4": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX3_5": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX4_0": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX4_1": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX4_2": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX4_3": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX4_4": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX4_5": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX5_0": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX5_1": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX5_2": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX5_3": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX5_4": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX5_5": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX6_0": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX6_1": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX6_2": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX6_3": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX6_4": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX6_5": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX7_0": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX7_1": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX7_2": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX7_3": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX7_4": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX7_5": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX8_0": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX8_1": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX8_2": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX8_3": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX8_4": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX8_5": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX9_0": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX9_1": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX9_2": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX9_3": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX9_4": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX9_5": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX10_0": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX10_1": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX10_2": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX10_3": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX10_4": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX10_5": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX11_0": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX11_1": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX11_2": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX11_3": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX11_4": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX11_5": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX12_0": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX12_1": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX12_2": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX12_3": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX12_4": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX12_5": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX13_0": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX13_1": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX13_2": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX13_3": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX13_4": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX13_5": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX14_0": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX14_1": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX14_2": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX14_3": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX14_4": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX14_5": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX15_0": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX15_1": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX15_2": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX15_3": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX15_4": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX15_5": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX16_0": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX16_1": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX16_2": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX16_3": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX16_4": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX16_5": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX17_0": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX17_1": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX17_2": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX17_3": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX17_4": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX17_5": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX18_0": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX18_1": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX18_2": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX18_3": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX18_4": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX18_5": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX19_0": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX19_1": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX19_2": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX19_3": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX19_4": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX19_5": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX20_0": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX20_1": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX20_2": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX20_3": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX20_4": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX20_5": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX21_0": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX21_1": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX21_2": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX21_3": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX21_4": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX21_5": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX22_0": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX22_1": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX22_2": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX22_3": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX22_4": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX22_5": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX23_0": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX23_1": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX23_2": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX23_3": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX23_4": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX23_5": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX24_0": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX24_1": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX24_2": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX24_3": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX24_4": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX24_5": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX25_0": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX25_1": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX25_2": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX25_3": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX25_4": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX25_5": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX26_0": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX26_1": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX26_2": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX26_3": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX26_4": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX26_5": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX27_0": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX27_1": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX27_2": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX27_3": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX27_4": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX27_5": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX28_0": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX28_1": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX28_2": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX28_3": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX28_4": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX28_5": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX29_0": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX29_1": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX29_2": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX29_3": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX29_4": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX29_5": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX30_0": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX30_1": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX30_2": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX30_3": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX30_4": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX30_5": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX31_0": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX31_1": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX31_2": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX31_3": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX31_4": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX31_5": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX32_0": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX32_1": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX32_2": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX32_3": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX32_4": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX32_5": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX33_0": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX33_1": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX33_2": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX33_3": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX33_4": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX33_5": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX34_0": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX34_1": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX34_2": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX34_3": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX34_4": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX34_5": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX35_0": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX35_1": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX35_2": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX35_3": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX35_4": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX35_5": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX36_0": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX36_1": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX36_2": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX36_3": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX36_4": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX36_5": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX37_0": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX37_1": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX37_2": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX37_3": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX37_4": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX37_5": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX38_0": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX38_1": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX38_2": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX38_3": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX38_4": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX38_5": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX39_0": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX39_1": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX39_2": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX39_3": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX39_4": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX39_5": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX40_0": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX40_1": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX40_2": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX40_3": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX40_4": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX40_5": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX41_0": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX41_1": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX41_2": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX41_3": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX41_4": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX41_5": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX42_0": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX42_1": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX42_2": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX42_3": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX42_4": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX42_5": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX43_0": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX43_1": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX43_2": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX43_3": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX43_4": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX43_5": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX44_0": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX44_1": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX44_2": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX44_3": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX44_4": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX44_5": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX45_0": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX45_1": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX45_2": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX45_3": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX45_4": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX45_5": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX46_0": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX46_1": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX46_2": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX46_3": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX46_4": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX46_5": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX47_0": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX47_1": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX47_2": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX47_3": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX47_4": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_IMUX47_5": {
            "cap": "127.500",
            "res": "0.000"
        },
        "GTXE2_LOGIC_OUTS_B0_0": null,
        "GTXE2_LOGIC_OUTS_B0_1": null,
        "GTXE2_LOGIC_OUTS_B0_2": null,
        "GTXE2_LOGIC_OUTS_B0_3": null,
        "GTXE2_LOGIC_OUTS_B0_4": null,
        "GTXE2_LOGIC_OUTS_B0_5": null,
        "GTXE2_LOGIC_OUTS_B1_0": null,
        "GTXE2_LOGIC_OUTS_B1_1": null,
        "GTXE2_LOGIC_OUTS_B1_2": null,
        "GTXE2_LOGIC_OUTS_B1_3": null,
        "GTXE2_LOGIC_OUTS_B1_4": null,
        "GTXE2_LOGIC_OUTS_B1_5": null,
        "GTXE2_LOGIC_OUTS_B2_0": null,
        "GTXE2_LOGIC_OUTS_B2_1": null,
        "GTXE2_LOGIC_OUTS_B2_2": null,
        "GTXE2_LOGIC_OUTS_B2_3": null,
        "GTXE2_LOGIC_OUTS_B2_4": null,
        "GTXE2_LOGIC_OUTS_B2_5": null,
        "GTXE2_LOGIC_OUTS_B3_0": null,
        "GTXE2_LOGIC_OUTS_B3_1": null,
        "GTXE2_LOGIC_OUTS_B3_2": null,
        "GTXE2_LOGIC_OUTS_B3_3": null,
        "GTXE2_LOGIC_OUTS_B3_4": null,
        "GTXE2_LOGIC_OUTS_B3_5": null,
        "GTXE2_LOGIC_OUTS_B4_0": null,
        "GTXE2_LOGIC_OUTS_B4_1": null,
        "GTXE2_LOGIC_OUTS_B4_2": null,
        "GTXE2_LOGIC_OUTS_B4_3": null,
        "GTXE2_LOGIC_OUTS_B4_4": null,
        "GTXE2_LOGIC_OUTS_B4_5": null,
        "GTXE2_LOGIC_OUTS_B5_0": null,
        "GTXE2_LOGIC_OUTS_B5_1": null,
        "GTXE2_LOGIC_OUTS_B5_2": null,
        "GTXE2_LOGIC_OUTS_B5_3": null,
        "GTXE2_LOGIC_OUTS_B5_4": null,
        "GTXE2_LOGIC_OUTS_B5_5": null,
        "GTXE2_LOGIC_OUTS_B6_0": null,
        "GTXE2_LOGIC_OUTS_B6_1": null,
        "GTXE2_LOGIC_OUTS_B6_2": null,
        "GTXE2_LOGIC_OUTS_B6_3": null,
        "GTXE2_LOGIC_OUTS_B6_4": null,
        "GTXE2_LOGIC_OUTS_B6_5": null,
        "GTXE2_LOGIC_OUTS_B7_0": null,
        "GTXE2_LOGIC_OUTS_B7_1": null,
        "GTXE2_LOGIC_OUTS_B7_2": null,
        "GTXE2_LOGIC_OUTS_B7_3": null,
        "GTXE2_LOGIC_OUTS_B7_4": null,
        "GTXE2_LOGIC_OUTS_B7_5": null,
        "GTXE2_LOGIC_OUTS_B8_0": null,
        "GTXE2_LOGIC_OUTS_B8_1": null,
        "GTXE2_LOGIC_OUTS_B8_2": null,
        "GTXE2_LOGIC_OUTS_B8_3": null,
        "GTXE2_LOGIC_OUTS_B8_4": null,
        "GTXE2_LOGIC_OUTS_B8_5": null,
        "GTXE2_LOGIC_OUTS_B9_0": null,
        "GTXE2_LOGIC_OUTS_B9_1": null,
        "GTXE2_LOGIC_OUTS_B9_2": null,
        "GTXE2_LOGIC_OUTS_B9_3": null,
        "GTXE2_LOGIC_OUTS_B9_4": null,
        "GTXE2_LOGIC_OUTS_B9_5": null,
        "GTXE2_LOGIC_OUTS_B10_0": null,
        "GTXE2_LOGIC_OUTS_B10_1": null,
        "GTXE2_LOGIC_OUTS_B10_2": null,
        "GTXE2_LOGIC_OUTS_B10_3": null,
        "GTXE2_LOGIC_OUTS_B10_4": null,
        "GTXE2_LOGIC_OUTS_B10_5": null,
        "GTXE2_LOGIC_OUTS_B11_0": null,
        "GTXE2_LOGIC_OUTS_B11_1": null,
        "GTXE2_LOGIC_OUTS_B11_2": null,
        "GTXE2_LOGIC_OUTS_B11_3": null,
        "GTXE2_LOGIC_OUTS_B11_4": null,
        "GTXE2_LOGIC_OUTS_B11_5": null,
        "GTXE2_LOGIC_OUTS_B12_0": null,
        "GTXE2_LOGIC_OUTS_B12_1": null,
        "GTXE2_LOGIC_OUTS_B12_2": null,
        "GTXE2_LOGIC_OUTS_B12_3": null,
        "GTXE2_LOGIC_OUTS_B12_4": null,
        "GTXE2_LOGIC_OUTS_B12_5": null,
        "GTXE2_LOGIC_OUTS_B13_0": null,
        "GTXE2_LOGIC_OUTS_B13_1": null,
        "GTXE2_LOGIC_OUTS_B13_2": null,
        "GTXE2_LOGIC_OUTS_B13_3": null,
        "GTXE2_LOGIC_OUTS_B13_4": null,
        "GTXE2_LOGIC_OUTS_B13_5": null,
        "GTXE2_LOGIC_OUTS_B14_0": null,
        "GTXE2_LOGIC_OUTS_B14_1": null,
        "GTXE2_LOGIC_OUTS_B14_2": null,
        "GTXE2_LOGIC_OUTS_B14_3": null,
        "GTXE2_LOGIC_OUTS_B14_4": null,
        "GTXE2_LOGIC_OUTS_B14_5": null,
        "GTXE2_LOGIC_OUTS_B15_0": null,
        "GTXE2_LOGIC_OUTS_B15_1": null,
        "GTXE2_LOGIC_OUTS_B15_2": null,
        "GTXE2_LOGIC_OUTS_B15_3": null,
        "GTXE2_LOGIC_OUTS_B15_4": null,
        "GTXE2_LOGIC_OUTS_B15_5": null,
        "GTXE2_LOGIC_OUTS_B16_0": null,
        "GTXE2_LOGIC_OUTS_B16_1": null,
        "GTXE2_LOGIC_OUTS_B16_2": null,
        "GTXE2_LOGIC_OUTS_B16_3": null,
        "GTXE2_LOGIC_OUTS_B16_4": null,
        "GTXE2_LOGIC_OUTS_B16_5": null,
        "GTXE2_LOGIC_OUTS_B17_0": null,
        "GTXE2_LOGIC_OUTS_B17_1": null,
        "GTXE2_LOGIC_OUTS_B17_2": null,
        "GTXE2_LOGIC_OUTS_B17_3": null,
        "GTXE2_LOGIC_OUTS_B17_4": null,
        "GTXE2_LOGIC_OUTS_B17_5": null,
        "GTXE2_LOGIC_OUTS_B18_0": null,
        "GTXE2_LOGIC_OUTS_B18_1": null,
        "GTXE2_LOGIC_OUTS_B18_2": null,
        "GTXE2_LOGIC_OUTS_B18_3": null,
        "GTXE2_LOGIC_OUTS_B18_4": null,
        "GTXE2_LOGIC_OUTS_B18_5": null,
        "GTXE2_LOGIC_OUTS_B19_0": null,
        "GTXE2_LOGIC_OUTS_B19_1": null,
        "GTXE2_LOGIC_OUTS_B19_2": null,
        "GTXE2_LOGIC_OUTS_B19_3": null,
        "GTXE2_LOGIC_OUTS_B19_4": null,
        "GTXE2_LOGIC_OUTS_B19_5": null,
        "GTXE2_LOGIC_OUTS_B20_0": null,
        "GTXE2_LOGIC_OUTS_B20_1": null,
        "GTXE2_LOGIC_OUTS_B20_2": null,
        "GTXE2_LOGIC_OUTS_B20_3": null,
        "GTXE2_LOGIC_OUTS_B20_4": null,
        "GTXE2_LOGIC_OUTS_B20_5": null,
        "GTXE2_LOGIC_OUTS_B21_0": null,
        "GTXE2_LOGIC_OUTS_B21_1": null,
        "GTXE2_LOGIC_OUTS_B21_2": null,
        "GTXE2_LOGIC_OUTS_B21_3": null,
        "GTXE2_LOGIC_OUTS_B21_4": null,
        "GTXE2_LOGIC_OUTS_B21_5": null,
        "GTXE2_LOGIC_OUTS_B22_0": null,
        "GTXE2_LOGIC_OUTS_B22_1": null,
        "GTXE2_LOGIC_OUTS_B22_2": null,
        "GTXE2_LOGIC_OUTS_B22_3": null,
        "GTXE2_LOGIC_OUTS_B22_4": null,
        "GTXE2_LOGIC_OUTS_B22_5": null,
        "GTXE2_LOGIC_OUTS_B23_0": null,
        "GTXE2_LOGIC_OUTS_B23_1": null,
        "GTXE2_LOGIC_OUTS_B23_2": null,
        "GTXE2_LOGIC_OUTS_B23_3": null,
        "GTXE2_LOGIC_OUTS_B23_4": null,
        "GTXE2_LOGIC_OUTS_B23_5": null,
        "IBUFDS_GTE2_0_CEB": {
            "cap": "0.100",
            "res": "0.000"
        },
        "IBUFDS_GTE2_0_CLKTESTSIG": {
            "cap": "0.100",
            "res": "0.000"
        },
        "IBUFDS_GTE2_0_CLKTESTSIG_SEG": null,
        "IBUFDS_GTE2_0_I": {
            "cap": "0.100",
            "res": "0.000"
        },
        "IBUFDS_GTE2_0_IB": {
            "cap": "0.100",
            "res": "0.000"
        },
        "IBUFDS_GTE2_0_IB_SEG": {
            "cap": "0.100",
            "res": "0.000"
        },
        "IBUFDS_GTE2_0_I_SEG": {
            "cap": "0.100",
            "res": "0.000"
        },
        "IBUFDS_GTE2_0_MGTCLKOUT": null,
        "IBUFDS_GTE2_0_O": null,
        "IBUFDS_GTE2_0_ODIV2": null,
        "IBUFDS_GTE2_1_CEB": {
            "cap": "0.100",
            "res": "0.000"
        },
        "IBUFDS_GTE2_1_CLKTESTSIG": {
            "cap": "0.100",
            "res": "0.000"
        },
        "IBUFDS_GTE2_1_CLKTESTSIG_SEG": null,
        "IBUFDS_GTE2_1_I": {
            "cap": "0.100",
            "res": "0.000"
        },
        "IBUFDS_GTE2_1_IB": {
            "cap": "0.100",
            "res": "0.000"
        },
        "IBUFDS_GTE2_1_IB_SEG": {
            "cap": "0.100",
            "res": "0.000"
        },
        "IBUFDS_GTE2_1_I_SEG": {
            "cap": "0.100",
            "res": "0.000"
        },
        "IBUFDS_GTE2_1_MGTCLKOUT": null,
        "IBUFDS_GTE2_1_O": null,
        "IBUFDS_GTE2_1_ODIV2": null
    }
}
