$date
	Sun Jul 09 13:43:31 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module Moore_tb $end
$var wire 1 ! z $end
$var reg 1 " Clk $end
$var reg 1 # Rst $end
$var reg 1 $ x $end
$scope module DUT $end
$var wire 1 " Clock $end
$var wire 1 # Reset $end
$var wire 1 $ x $end
$var parameter 32 % S0 $end
$var parameter 32 & S1 $end
$var parameter 32 ' S2 $end
$var parameter 32 ( S3 $end
$var parameter 32 ) S4 $end
$var parameter 32 * S5 $end
$var parameter 32 + S6 $end
$var reg 3 , NS [2:0] $end
$var reg 3 - PS [2:0] $end
$var reg 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b110 +
b101 *
b100 )
b11 (
b10 '
b1 &
b0 %
$end
#0
$dumpvars
b0 -
b0x ,
x$
1#
0"
0!
$end
#5
1"
#10
0"
#12
b0 ,
0$
#15
1"
0#
#20
0"
#22
b1 ,
1$
#25
b1 -
1"
#30
0"
#32
b10 ,
0$
#35
b0 ,
b10 -
1"
#40
0"
#42
b11 ,
1$
#45
b100 ,
b11 -
1"
#50
0"
#55
b1 ,
b100 -
1"
#60
0"
#64
b101 ,
0$
#65
b0 ,
b101 -
1"
#70
0"
#74
b110 ,
1$
#75
b1 ,
1!
b110 -
1"
#80
0"
#84
b10 ,
0$
#85
b0 ,
0!
b10 -
1"
#90
0"
#95
b0 -
1"
#100
0"
#105
1"
#106
b1 ,
1$
#110
0"
#115
b1 -
1"
#116
b10 ,
0$
#120
0"
#125
b0 ,
b10 -
1"
#126
b11 ,
1$
#130
0"
#135
b100 ,
b11 -
1"
#136
