\doxysection{PRS\+\_\+\+Type\+Def Struct Reference}
\hypertarget{struct_p_r_s___type_def}{}\label{struct_p_r_s___type_def}\index{PRS\_TypeDef@{PRS\_TypeDef}}
\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_p_r_s___type_def_acfbc866b2af24f8fad1b6f5d013cc9af}{SWPULSE}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_p_r_s___type_def_a58ab046c46a2feac215c0130ced07cb0}{SWLEVEL}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_p_r_s___type_def_a9dbf65859b32f7c830f40d000326b6cd}{ROUTE}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_p_r_s___type_def_a49c6a9731dc8fb1a857943f97d55e81c}{RESERVED0}} \mbox{[}1U\mbox{]}
\item 
\mbox{\hyperlink{struct_p_r_s___c_h___type_def}{PRS\+\_\+\+CH\+\_\+\+Type\+Def}} \mbox{\hyperlink{struct_p_r_s___type_def_a259d2a0b5a1a4c014b3e067bc6f565c1}{CH}} \mbox{[}12U\mbox{]}
\end{DoxyCompactItemize}


\doxysubsection{Field Documentation}
\Hypertarget{struct_p_r_s___type_def_a259d2a0b5a1a4c014b3e067bc6f565c1}\index{PRS\_TypeDef@{PRS\_TypeDef}!CH@{CH}}
\index{CH@{CH}!PRS\_TypeDef@{PRS\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CH}{CH}}
{\footnotesize\ttfamily \label{struct_p_r_s___type_def_a259d2a0b5a1a4c014b3e067bc6f565c1} 
\mbox{\hyperlink{struct_p_r_s___c_h___type_def}{PRS\+\_\+\+CH\+\_\+\+Type\+Def}} PRS\+\_\+\+Type\+Def\+::\+CH\mbox{[}12U\mbox{]}}

Channel registers \Hypertarget{struct_p_r_s___type_def_a49c6a9731dc8fb1a857943f97d55e81c}\index{PRS\_TypeDef@{PRS\_TypeDef}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!PRS\_TypeDef@{PRS\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED0}{RESERVED0}}
{\footnotesize\ttfamily \label{struct_p_r_s___type_def_a49c6a9731dc8fb1a857943f97d55e81c} 
uint32\+\_\+t PRS\+\_\+\+Type\+Def\+::\+RESERVED0\mbox{[}1U\mbox{]}}

Reserved registers \Hypertarget{struct_p_r_s___type_def_a9dbf65859b32f7c830f40d000326b6cd}\index{PRS\_TypeDef@{PRS\_TypeDef}!ROUTE@{ROUTE}}
\index{ROUTE@{ROUTE}!PRS\_TypeDef@{PRS\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ROUTE}{ROUTE}}
{\footnotesize\ttfamily \label{struct_p_r_s___type_def_a9dbf65859b32f7c830f40d000326b6cd} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t PRS\+\_\+\+Type\+Def\+::\+ROUTE}

I/O Routing Register ~\newline
 \Hypertarget{struct_p_r_s___type_def_a58ab046c46a2feac215c0130ced07cb0}\index{PRS\_TypeDef@{PRS\_TypeDef}!SWLEVEL@{SWLEVEL}}
\index{SWLEVEL@{SWLEVEL}!PRS\_TypeDef@{PRS\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SWLEVEL}{SWLEVEL}}
{\footnotesize\ttfamily \label{struct_p_r_s___type_def_a58ab046c46a2feac215c0130ced07cb0} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t PRS\+\_\+\+Type\+Def\+::\+SWLEVEL}

Software Level Register ~\newline
 \Hypertarget{struct_p_r_s___type_def_acfbc866b2af24f8fad1b6f5d013cc9af}\index{PRS\_TypeDef@{PRS\_TypeDef}!SWPULSE@{SWPULSE}}
\index{SWPULSE@{SWPULSE}!PRS\_TypeDef@{PRS\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SWPULSE}{SWPULSE}}
{\footnotesize\ttfamily \label{struct_p_r_s___type_def_acfbc866b2af24f8fad1b6f5d013cc9af} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t PRS\+\_\+\+Type\+Def\+::\+SWPULSE}

Software Pulse Register ~\newline
 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/\+Device/\+Silicon\+Labs/\+EFM32\+GG/\+Include/\mbox{\hyperlink{efm32gg__prs_8h}{efm32gg\+\_\+prs.\+h}}\end{DoxyCompactItemize}
