Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/Maxime/Documents/Drone/FPGA/Motor_control_FPGA/SPI_transceiver_tb_isim_beh.exe -prj C:/Users/Maxime/Documents/Drone/FPGA/Motor_control_FPGA/SPI_transceiver_tb_beh.prj work.SPI_transceiver_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Maxime/Documents/Drone/FPGA/Motor_control_FPGA/flipflop_sys.vhd" into library work
Parsing VHDL file "C:/Users/Maxime/Documents/Drone/FPGA/Motor_control_FPGA/flipflop2.vhd" into library work
Parsing VHDL file "C:/Users/Maxime/Documents/Drone/FPGA/Motor_control_FPGA/SPI_receiver.vhd" into library work
Parsing VHDL file "C:/Users/Maxime/Documents/Drone/FPGA/Motor_control_FPGA/SPI_buffer.vhd" into library work
Parsing VHDL file "C:/Users/Maxime/Documents/Drone/FPGA/Motor_control_FPGA/risingEdge_detector.vhd" into library work
Parsing VHDL file "C:/Users/Maxime/Documents/Drone/FPGA/Motor_control_FPGA/SPI_transceiver.vhd" into library work
Parsing VHDL file "C:/Users/Maxime/Documents/Drone/FPGA/Motor_control_FPGA/SPI_transceiver_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity SPI_buffer [spi_buffer_default]
Compiling architecture behavioral of entity flipflop1 [flipflop1_default]
Compiling architecture behavioral of entity flipflop2 [flipflop2_default]
Compiling architecture behavioral of entity risingEdge_detector [risingedge_detector_default]
Compiling architecture behavioral of entity SPI_receiver [spi_receiver_default]
Compiling architecture behavioral of entity SPI_transceiver [spi_transceiver_default]
Compiling architecture behavior of entity spi_transceiver_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 15 VHDL Units
Built simulation executable C:/Users/Maxime/Documents/Drone/FPGA/Motor_control_FPGA/SPI_transceiver_tb_isim_beh.exe
Fuse Memory Usage: 29956 KB
Fuse CPU Usage: 562 ms
