
+incdir+$PHY_DESIGN_AREA/design/tb
+incdir+$PHY_DESIGN_AREA/design/tb/script
+incdir+$PHY_DESIGN_AREA/design/tb/filelist
+incdir+$PHY_DESIGN_AREA/design/tb/tcl
+incdir+$PHY_DESIGN_AREA/design/tb/test
+incdir+$PHY_DESIGN_AREA/design/tb/test/testlib
+incdir+$PHY_DESIGN_AREA/design/tb/top
+incdir+$PHY_DESIGN_AREA/design/tb/top/define_param_lib
+incdir+$PHY_DESIGN_AREA/design/tb/top/tb_common_module
+incdir+$PHY_DESIGN_AREA/design/tb/top/tb_dut_connection
+incdir+$PHY_DESIGN_AREA/design/tb/top/tb_common_api

// $PHY_DESIGN_AREA/design/tb/test/testlib/test_sanity_dp_x4.v
// $PHY_DESIGN_AREA/design/tb/test/testlib/test_sanity_loopback_usb32_x1.sv
// $PHY_DESIGN_AREA/design/tb/test/testlib/test_sanity_loopback_usb32_x2.sv
// $PHY_DESIGN_AREA/design/tb/test/testlib/test_sanity_loopback_usb4_x1.sv
// $PHY_DESIGN_AREA/design/tb/test/testlib/test_sanity_loopback_usb4_x2.sv
$PHY_DESIGN_AREA/design/tb/top/define_param_lib/hier_defines.svh
$PHY_DESIGN_AREA/design/tb/top/define_param_lib/param_lib.svh
$PHY_DESIGN_AREA/design/tb/top/define_param_lib/value_defines.svh
$PHY_DESIGN_AREA/design/tb/top/tb_common_module/clock_generator.sv
$PHY_DESIGN_AREA/design/tb/top/tb_common_module/clk_div2_noreset.sv
$PHY_DESIGN_AREA/design/tb/top/tb_common_module/sd_deserializer_lock.sv
$PHY_DESIGN_AREA/design/tb/top/tb_common_module/decode_parallel_lock.sv
// $PHY_DESIGN_AREA/design/tb/top/tb_common_api/clock_rst_gen.sv
// $PHY_DESIGN_AREA/design/tb/top/tb_common_api/common_task.sv
// $PHY_DESIGN_AREA/design/tb/top/tb_common_api/reg_op_task.sv
// $PHY_DESIGN_AREA/design/tb/top/tb_dut_connection/dut_connect.sv
// $PHY_DESIGN_AREA/design/tb/top/tb_dut_connection/gatesim.sv
// $PHY_DESIGN_AREA/design/tb/top/tb_dut_connection/temp_tie_offs.sv
// $PHY_DESIGN_AREA/design/tb/top/tb_dut_connection/upf_supply.sv
// $PHY_DESIGN_AREA/design/tb/test/test_main.sv
$PHY_DESIGN_AREA/design/tb/top/tb.sv