{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1674798437731 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1674798437732 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 27 09:47:17 2023 " "Processing started: Fri Jan 27 09:47:17 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1674798437732 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674798437732 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_Standard -c DE10_Standard " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_Standard -c DE10_Standard" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674798437732 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1674798438150 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1674798438151 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "de10_standard.v(835) " "Verilog HDL information at de10_standard.v(835): always construct contains both blocking and non-blocking assignments" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 835 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1674798444788 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de10_standard.v 4 4 " "Using design file de10_standard.v, which is not specified as a design file for the current project, but contains definitions for 4 design units and 4 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard " "Found entity 1: DE10_Standard" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674798444789 ""} { "Info" "ISGN_ENTITY_NAME" "2 Binary_To_7Segment " "Found entity 2: Binary_To_7Segment" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 817 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674798444789 ""} { "Info" "ISGN_ENTITY_NAME" "3 uart_rx " "Found entity 3: uart_rx" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 884 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674798444789 ""} { "Info" "ISGN_ENTITY_NAME" "4 uart_tx " "Found entity 4: uart_tx" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 1033 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674798444789 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1674798444789 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk de10_standard.v(159) " "Verilog HDL Implicit Net warning at de10_standard.v(159): created implicit net for \"clk\"" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 159 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674798444789 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx de10_standard.v(892) " "Verilog HDL Parameter Declaration warning at de10_standard.v(892): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 892 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1674798444789 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx de10_standard.v(893) " "Verilog HDL Parameter Declaration warning at de10_standard.v(893): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 893 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1674798444789 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx de10_standard.v(894) " "Verilog HDL Parameter Declaration warning at de10_standard.v(894): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 894 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1674798444789 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx de10_standard.v(895) " "Verilog HDL Parameter Declaration warning at de10_standard.v(895): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 895 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1674798444789 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx de10_standard.v(896) " "Verilog HDL Parameter Declaration warning at de10_standard.v(896): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 896 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1674798444789 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx de10_standard.v(1044) " "Verilog HDL Parameter Declaration warning at de10_standard.v(1044): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 1044 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1674798444790 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx de10_standard.v(1045) " "Verilog HDL Parameter Declaration warning at de10_standard.v(1045): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 1045 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1674798444790 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx de10_standard.v(1046) " "Verilog HDL Parameter Declaration warning at de10_standard.v(1046): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 1046 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1674798444790 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx de10_standard.v(1047) " "Verilog HDL Parameter Declaration warning at de10_standard.v(1047): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 1047 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1674798444790 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx de10_standard.v(1048) " "Verilog HDL Parameter Declaration warning at de10_standard.v(1048): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 1048 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1674798444790 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_Standard " "Elaborating entity \"DE10_Standard\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1674798444846 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ml_inference_completed de10_standard.v(61) " "Verilog HDL or VHDL warning at de10_standard.v(61): object \"ml_inference_completed\" assigned a value but never read" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1674798450907 "|DE10_Standard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 de10_standard.v(110) " "Verilog HDL assignment warning at de10_standard.v(110): truncated value with size 32 to match size of target (10)" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674798450909 "|DE10_Standard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 de10_standard.v(132) " "Verilog HDL assignment warning at de10_standard.v(132): truncated value with size 32 to match size of target (10)" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674798450920 "|DE10_Standard"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..2\] de10_standard.v(21) " "Output port \"LEDR\[9..2\]\" at de10_standard.v(21) has no driver" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1674798450988 "|DE10_Standard"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[0\] de10_standard.v(21) " "Output port \"LEDR\[0\]\" at de10_standard.v(21) has no driver" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1674798450989 "|DE10_Standard"}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "\|altsyncram:pixels\[0\]\[7\]__1 " "Inferred RAM node \"\|altsyncram:pixels\[0\]\[7\]__1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1674798452525 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "\|altsyncram:pixels\[0\]\[7\]__1 " "Inferred altsyncram megafunction from the following design logic: \"\|altsyncram:pixels\[0\]\[7\]__1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674798452527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674798452527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674798452527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674798452527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674798452527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674798452527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674798452527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674798452527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674798452527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674798452527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674798452527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674798452527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674798452527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674798452527 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1674798452527 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1674798452527 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1674798452527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Binary_To_7Segment Binary_To_7Segment:seg1 " "Elaborating entity \"Binary_To_7Segment\" for hierarchy \"Binary_To_7Segment:seg1\"" {  } { { "de10_standard.v" "seg1" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674798452571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:R3 " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:R3\"" {  } { { "de10_standard.v" "R3" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674798452576 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 de10_standard.v(949) " "Verilog HDL assignment warning at de10_standard.v(949): truncated value with size 32 to match size of target (8)" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 949 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674798452577 "|DE10_Standard|uart_rx:R3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 de10_standard.v(960) " "Verilog HDL assignment warning at de10_standard.v(960): truncated value with size 32 to match size of target (8)" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 960 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674798452577 "|DE10_Standard|uart_rx:R3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 de10_standard.v(971) " "Verilog HDL assignment warning at de10_standard.v(971): truncated value with size 32 to match size of target (3)" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 971 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674798452577 "|DE10_Standard|uart_rx:R3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 de10_standard.v(989) " "Verilog HDL assignment warning at de10_standard.v(989): truncated value with size 32 to match size of target (8)" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 989 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674798452577 "|DE10_Standard|uart_rx:R3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:T1 " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:T1\"" {  } { { "de10_standard.v" "T1" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674798452584 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 de10_standard.v(1087) " "Verilog HDL assignment warning at de10_standard.v(1087): truncated value with size 32 to match size of target (8)" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 1087 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674798452584 "|DE10_Standard|uart_tx:T1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 de10_standard.v(1105) " "Verilog HDL assignment warning at de10_standard.v(1105): truncated value with size 32 to match size of target (8)" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 1105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674798452584 "|DE10_Standard|uart_tx:T1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 de10_standard.v(1115) " "Verilog HDL assignment warning at de10_standard.v(1115): truncated value with size 32 to match size of target (3)" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 1115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674798452584 "|DE10_Standard|uart_tx:T1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 de10_standard.v(1135) " "Verilog HDL assignment warning at de10_standard.v(1135): truncated value with size 32 to match size of target (8)" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 1135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674798452584 "|DE10_Standard|uart_tx:T1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram altsyncram:pixels\[0\]\[7\]__1 " "Elaborating entity \"altsyncram\" for hierarchy \"altsyncram:pixels\[0\]\[7\]__1\"" {  } {  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674798452632 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:pixels\[0\]\[7\]__1 " "Elaborated megafunction instantiation \"altsyncram:pixels\[0\]\[7\]__1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674798452633 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:pixels\[0\]\[7\]__1 " "Instantiated megafunction \"altsyncram:pixels\[0\]\[7\]__1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674798452633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674798452633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674798452633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674798452633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674798452633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674798452633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674798452633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674798452633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674798452633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674798452633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674798452633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674798452633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674798452633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674798452633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674798452633 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1674798452633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_09n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_09n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_09n1 " "Found entity 1: altsyncram_09n1" {  } { { "db/altsyncram_09n1.tdf" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/db/altsyncram_09n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674798452669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674798452669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_09n1 altsyncram:pixels\[0\]\[7\]__1\|altsyncram_09n1:auto_generated " "Elaborating entity \"altsyncram_09n1\" for hierarchy \"altsyncram:pixels\[0\]\[7\]__1\|altsyncram_09n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674798452670 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:pixels\[0\]\[7\]__1\|altsyncram_09n1:auto_generated\|q_b\[0\] " "Synthesized away node \"altsyncram:pixels\[0\]\[7\]__1\|altsyncram_09n1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_09n1.tdf" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/db/altsyncram_09n1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674798452955 "|DE10_Standard|altsyncram:pixels[0][7]__1|altsyncram_09n1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:pixels\[0\]\[7\]__1\|altsyncram_09n1:auto_generated\|q_b\[1\] " "Synthesized away node \"altsyncram:pixels\[0\]\[7\]__1\|altsyncram_09n1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_09n1.tdf" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/db/altsyncram_09n1.tdf" 66 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674798452955 "|DE10_Standard|altsyncram:pixels[0][7]__1|altsyncram_09n1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:pixels\[0\]\[7\]__1\|altsyncram_09n1:auto_generated\|q_b\[2\] " "Synthesized away node \"altsyncram:pixels\[0\]\[7\]__1\|altsyncram_09n1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_09n1.tdf" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/db/altsyncram_09n1.tdf" 94 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674798452955 "|DE10_Standard|altsyncram:pixels[0][7]__1|altsyncram_09n1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:pixels\[0\]\[7\]__1\|altsyncram_09n1:auto_generated\|q_b\[3\] " "Synthesized away node \"altsyncram:pixels\[0\]\[7\]__1\|altsyncram_09n1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_09n1.tdf" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/db/altsyncram_09n1.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674798452955 "|DE10_Standard|altsyncram:pixels[0][7]__1|altsyncram_09n1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:pixels\[0\]\[7\]__1\|altsyncram_09n1:auto_generated\|q_b\[4\] " "Synthesized away node \"altsyncram:pixels\[0\]\[7\]__1\|altsyncram_09n1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_09n1.tdf" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/db/altsyncram_09n1.tdf" 150 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674798452955 "|DE10_Standard|altsyncram:pixels[0][7]__1|altsyncram_09n1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:pixels\[0\]\[7\]__1\|altsyncram_09n1:auto_generated\|q_b\[5\] " "Synthesized away node \"altsyncram:pixels\[0\]\[7\]__1\|altsyncram_09n1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_09n1.tdf" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/db/altsyncram_09n1.tdf" 178 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674798452955 "|DE10_Standard|altsyncram:pixels[0][7]__1|altsyncram_09n1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:pixels\[0\]\[7\]__1\|altsyncram_09n1:auto_generated\|q_b\[6\] " "Synthesized away node \"altsyncram:pixels\[0\]\[7\]__1\|altsyncram_09n1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_09n1.tdf" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/db/altsyncram_09n1.tdf" 206 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674798452955 "|DE10_Standard|altsyncram:pixels[0][7]__1|altsyncram_09n1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:pixels\[0\]\[7\]__1\|altsyncram_09n1:auto_generated\|q_b\[7\] " "Synthesized away node \"altsyncram:pixels\[0\]\[7\]__1\|altsyncram_09n1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_09n1.tdf" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/db/altsyncram_09n1.tdf" 234 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674798452955 "|DE10_Standard|altsyncram:pixels[0][7]__1|altsyncram_09n1:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1674798452955 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1674798452955 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674798454236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674798454236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674798454236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674798454236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674798454236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674798454236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674798454236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674798454236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674798454236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674798454236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674798454236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674798454236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674798454236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674798454236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674798454236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674798454236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674798454236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674798454236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674798454236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674798454236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674798454236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674798454236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674798454236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674798454236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674798454236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674798454236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674798454236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674798454236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674798454236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674798454236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674798454236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674798454236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674798454236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674798454236 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674798454236 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1674798454236 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[1\] GND pin " "The pin \"GPIO\[1\]\" is fed by GND" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 33 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1674798454237 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1674798454237 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674798454772 "|DE10_Standard|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674798454772 "|DE10_Standard|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674798454772 "|DE10_Standard|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674798454772 "|DE10_Standard|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674798454772 "|DE10_Standard|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674798454772 "|DE10_Standard|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674798454772 "|DE10_Standard|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674798454772 "|DE10_Standard|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674798454772 "|DE10_Standard|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674798454772 "|DE10_Standard|HEX5[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1674798454772 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1674798454883 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "164 " "164 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1674798455640 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/DE10_Standard.map.smsg " "Generated suppressed messages file C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/DE10_Standard.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674798455784 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1674798455950 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674798455950 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674798456187 "|DE10_Standard|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674798456187 "|DE10_Standard|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674798456187 "|DE10_Standard|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674798456187 "|DE10_Standard|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674798456187 "|DE10_Standard|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674798456187 "|DE10_Standard|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674798456187 "|DE10_Standard|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674798456187 "|DE10_Standard|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674798456187 "|DE10_Standard|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674798456187 "|DE10_Standard|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674798456187 "|DE10_Standard|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674798456187 "|DE10_Standard|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674798456187 "|DE10_Standard|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674798456187 "|DE10_Standard|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674798456187 "|DE10_Standard|SW[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1674798456187 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2459 " "Implemented 2459 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1674798456191 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1674798456191 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "36 " "Implemented 36 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1674798456191 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2353 " "Implemented 2353 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1674798456191 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1674798456191 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 102 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 102 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4883 " "Peak virtual memory: 4883 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1674798456241 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 27 09:47:36 2023 " "Processing ended: Fri Jan 27 09:47:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1674798456241 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1674798456241 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1674798456241 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1674798456241 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1674798457360 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1674798457360 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 27 09:47:37 2023 " "Processing started: Fri Jan 27 09:47:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1674798457360 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1674798457360 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE10_Standard -c DE10_Standard " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE10_Standard -c DE10_Standard" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1674798457360 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1674798457466 ""}
{ "Info" "0" "" "Project  = DE10_Standard" {  } {  } 0 0 "Project  = DE10_Standard" 0 0 "Fitter" 0 0 1674798457466 ""}
{ "Info" "0" "" "Revision = DE10_Standard" {  } {  } 0 0 "Revision = DE10_Standard" 0 0 "Fitter" 0 0 1674798457467 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1674798457578 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1674798457579 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE10_Standard 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"DE10_Standard\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1674798457603 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1674798457638 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1674798457638 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1674798457910 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1674798457923 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1674798458091 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1674798465333 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 1525 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 1525 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1674798465517 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1674798465517 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1674798465517 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1674798465527 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1674798465529 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1674798465535 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1674798465538 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1674798465538 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1674798465540 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_Standard.SDC " "Reading SDC File: 'DE10_Standard.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1674798466125 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard.sdc 15 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at DE10_Standard.sdc(15): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/DE10_Standard.sdc" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/DE10_Standard.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1674798466129 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard.sdc 15 Argument <targets> is not an object ID " "Ignored create_clock at DE10_Standard.sdc(15): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/DE10_Standard.sdc" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/DE10_Standard.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674798466130 ""}  } { { "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/DE10_Standard.sdc" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/DE10_Standard.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1674798466130 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard.sdc 16 altera_reserved_tdi port " "Ignored filter at DE10_Standard.sdc(16): altera_reserved_tdi could not be matched with a port" {  } { { "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/DE10_Standard.sdc" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/DE10_Standard.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1674798466130 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard.sdc 16 altera_reserved_tck clock " "Ignored filter at DE10_Standard.sdc(16): altera_reserved_tck could not be matched with a clock" {  } { { "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/DE10_Standard.sdc" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/DE10_Standard.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1674798466130 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard.sdc 16 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard.sdc(16): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/DE10_Standard.sdc" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/DE10_Standard.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674798466130 ""}  } { { "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/DE10_Standard.sdc" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/DE10_Standard.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1674798466130 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard.sdc 16 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard.sdc(16): Argument -clock is not an object ID" {  } { { "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/DE10_Standard.sdc" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/DE10_Standard.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1674798466130 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard.sdc 17 altera_reserved_tms port " "Ignored filter at DE10_Standard.sdc(17): altera_reserved_tms could not be matched with a port" {  } { { "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/DE10_Standard.sdc" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/DE10_Standard.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1674798466130 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard.sdc 17 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/DE10_Standard.sdc" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/DE10_Standard.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674798466130 ""}  } { { "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/DE10_Standard.sdc" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/DE10_Standard.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1674798466130 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard.sdc 17 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard.sdc(17): Argument -clock is not an object ID" {  } { { "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/DE10_Standard.sdc" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/DE10_Standard.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1674798466130 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard.sdc 18 altera_reserved_tdo port " "Ignored filter at DE10_Standard.sdc(18): altera_reserved_tdo could not be matched with a port" {  } { { "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/DE10_Standard.sdc" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/DE10_Standard.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1674798466130 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard.sdc 18 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard.sdc(18): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/DE10_Standard.sdc" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/DE10_Standard.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674798466130 ""}  } { { "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/DE10_Standard.sdc" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/DE10_Standard.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1674798466130 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard.sdc 18 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard.sdc(18): Argument -clock is not an object ID" {  } { { "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/DE10_Standard.sdc" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/DE10_Standard.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1674798466130 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1674798466131 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "uart_rx:R3\|r_Rx_DV " "Node: uart_rx:R3\|r_Rx_DV was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register LEDR\[1\]~reg0 uart_rx:R3\|r_Rx_DV " "Register LEDR\[1\]~reg0 is being clocked by uart_rx:R3\|r_Rx_DV" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1674798466137 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1674798466137 "|DE10_Standard|uart_rx:R3|r_Rx_DV"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1674798466154 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1674798466155 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1674798466155 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1674798466155 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1674798466155 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1674798466155 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK4_50 " "  20.000    CLOCK4_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1674798466155 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1674798466155 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1674798466155 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1674798466244 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1674798466247 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1674798466247 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1674798466329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1674798466329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1674798466329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1674798466329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1674798466329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1674798466329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1674798466329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1674798466329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1674798466329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1674798466329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1674798466329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1674798466329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1674798466329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1674798466329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1674798466329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1674798466329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1674798466329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1674798466329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1674798466329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1674798466329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1674798466329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1674798466329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1674798466329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1674798466329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1674798466329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1674798466329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1674798466329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1674798466329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1674798466329 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1674798466329 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1674798466330 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1674798470402 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1674798470798 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1674798475604 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1674798479063 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1674798479631 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1674798479631 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1674798480763 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "14 X67_Y0 X77_Y10 " "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10" {  } { { "loc" "" { Generic "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/" { { 1 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10"} { { 12 { 0 ""} 67 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1674798484820 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1674798484820 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1674798485405 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1674798485405 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1674798485405 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1674798485408 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.86 " "Total time spent on timing analysis during the Fitter is 1.86 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1674798488252 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1674798488284 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1674798489093 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1674798489094 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1674798489922 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1674798493396 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1674798493694 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "36 " "Following 36 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently disabled " "Pin GPIO\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1674798493716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently disabled " "Pin GPIO\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1674798493716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently disabled " "Pin GPIO\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1674798493716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently disabled " "Pin GPIO\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1674798493716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently disabled " "Pin GPIO\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1674798493716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently disabled " "Pin GPIO\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1674798493716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently disabled " "Pin GPIO\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1674798493716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently disabled " "Pin GPIO\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1674798493716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently disabled " "Pin GPIO\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1674798493716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently disabled " "Pin GPIO\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1674798493716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently disabled " "Pin GPIO\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1674798493716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently disabled " "Pin GPIO\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1674798493716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently disabled " "Pin GPIO\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1674798493716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently disabled " "Pin GPIO\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1674798493716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently disabled " "Pin GPIO\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1674798493716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently disabled " "Pin GPIO\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1674798493716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently disabled " "Pin GPIO\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1674798493716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently disabled " "Pin GPIO\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1674798493716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently disabled " "Pin GPIO\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1674798493716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently disabled " "Pin GPIO\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1674798493716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently disabled " "Pin GPIO\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1674798493716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently disabled " "Pin GPIO\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1674798493716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently disabled " "Pin GPIO\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1674798493716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently disabled " "Pin GPIO\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1674798493716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently disabled " "Pin GPIO\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1674798493716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently disabled " "Pin GPIO\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1674798493716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently disabled " "Pin GPIO\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1674798493716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently disabled " "Pin GPIO\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1674798493716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently disabled " "Pin GPIO\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1674798493716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently disabled " "Pin GPIO\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1674798493716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently disabled " "Pin GPIO\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1674798493716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently disabled " "Pin GPIO\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1674798493716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[34\] a permanently disabled " "Pin GPIO\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1674798493716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[35\] a permanently disabled " "Pin GPIO\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1674798493716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently disabled " "Pin GPIO\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1674798493716 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently enabled " "Pin GPIO\[1\] has a permanently enabled output enable" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "de10_standard.v" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/de10_standard.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1674798493716 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1674798493716 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/DE10_Standard.fit.smsg " "Generated suppressed messages file C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/DE10_Standard.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1674798493817 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 48 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6606 " "Peak virtual memory: 6606 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1674798494443 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 27 09:48:14 2023 " "Processing ended: Fri Jan 27 09:48:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1674798494443 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1674798494443 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:24 " "Total CPU time (on all processors): 00:01:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1674798494443 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1674798494443 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1674798495454 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1674798495455 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 27 09:48:15 2023 " "Processing started: Fri Jan 27 09:48:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1674798495455 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1674798495455 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE10_Standard -c DE10_Standard " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE10_Standard -c DE10_Standard" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1674798495455 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1674798496102 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1674798499948 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4895 " "Peak virtual memory: 4895 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1674798500317 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 27 09:48:20 2023 " "Processing ended: Fri Jan 27 09:48:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1674798500317 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1674798500317 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1674798500317 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1674798500317 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1674798500923 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1674798501435 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1674798501435 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 27 09:48:21 2023 " "Processing started: Fri Jan 27 09:48:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1674798501435 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1674798501435 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE10_Standard -c DE10_Standard " "Command: quartus_sta DE10_Standard -c DE10_Standard" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1674798501435 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1674798501558 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1674798502162 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1674798502162 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1674798502195 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1674798502195 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_Standard.SDC " "Reading SDC File: 'DE10_Standard.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1674798502633 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard.sdc 15 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at DE10_Standard.sdc(15): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/DE10_Standard.sdc" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/DE10_Standard.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1674798502636 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard.sdc 15 Argument <targets> is not an object ID " "Ignored create_clock at DE10_Standard.sdc(15): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/DE10_Standard.sdc" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/DE10_Standard.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674798502637 ""}  } { { "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/DE10_Standard.sdc" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/DE10_Standard.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674798502637 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard.sdc 16 altera_reserved_tdi port " "Ignored filter at DE10_Standard.sdc(16): altera_reserved_tdi could not be matched with a port" {  } { { "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/DE10_Standard.sdc" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/DE10_Standard.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1674798502637 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard.sdc 16 altera_reserved_tck clock " "Ignored filter at DE10_Standard.sdc(16): altera_reserved_tck could not be matched with a clock" {  } { { "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/DE10_Standard.sdc" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/DE10_Standard.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1674798502637 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard.sdc 16 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard.sdc(16): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/DE10_Standard.sdc" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/DE10_Standard.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674798502637 ""}  } { { "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/DE10_Standard.sdc" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/DE10_Standard.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674798502637 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard.sdc 16 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard.sdc(16): Argument -clock is not an object ID" {  } { { "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/DE10_Standard.sdc" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/DE10_Standard.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674798502637 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard.sdc 17 altera_reserved_tms port " "Ignored filter at DE10_Standard.sdc(17): altera_reserved_tms could not be matched with a port" {  } { { "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/DE10_Standard.sdc" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/DE10_Standard.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1674798502637 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard.sdc 17 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/DE10_Standard.sdc" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/DE10_Standard.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674798502637 ""}  } { { "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/DE10_Standard.sdc" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/DE10_Standard.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674798502637 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard.sdc 17 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard.sdc(17): Argument -clock is not an object ID" {  } { { "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/DE10_Standard.sdc" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/DE10_Standard.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674798502637 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard.sdc 18 altera_reserved_tdo port " "Ignored filter at DE10_Standard.sdc(18): altera_reserved_tdo could not be matched with a port" {  } { { "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/DE10_Standard.sdc" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/DE10_Standard.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1674798502637 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard.sdc 18 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard.sdc(18): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/DE10_Standard.sdc" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/DE10_Standard.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1674798502638 ""}  } { { "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/DE10_Standard.sdc" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/DE10_Standard.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674798502638 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard.sdc 18 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard.sdc(18): Argument -clock is not an object ID" {  } { { "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/DE10_Standard.sdc" "" { Text "C:/Quartus_Projects/DecisionTree_Seq_Unenc_GPIO_UART/Quartus with label display on 7seg/DE10_Standard.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1674798502638 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1674798502638 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "uart_rx:R3\|r_Rx_DV " "Node: uart_rx:R3\|r_Rx_DV was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register LEDR\[1\]~reg0 uart_rx:R3\|r_Rx_DV " "Register LEDR\[1\]~reg0 is being clocked by uart_rx:R3\|r_Rx_DV" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1674798502643 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1674798502643 "|DE10_Standard|uart_rx:R3|r_Rx_DV"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674798502649 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1674798502650 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1674798502665 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.523 " "Worst-case setup slack is 11.523" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674798502691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674798502691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.523               0.000 CLOCK_50  " "   11.523               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674798502691 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674798502691 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.363 " "Worst-case hold slack is 0.363" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674798502697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674798502697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363               0.000 CLOCK_50  " "    0.363               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674798502697 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674798502697 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1674798502700 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1674798502703 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.780 " "Worst-case minimum pulse width slack is 8.780" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674798502705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674798502705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.780               0.000 CLOCK_50  " "    8.780               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674798502705 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674798502705 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674798502717 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674798502717 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674798502717 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674798502717 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 35.401 ns " "Worst Case Available Settling Time: 35.401 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674798502717 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674798502717 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674798502717 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1674798502720 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1674798502747 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1674798503943 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "uart_rx:R3\|r_Rx_DV " "Node: uart_rx:R3\|r_Rx_DV was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register LEDR\[1\]~reg0 uart_rx:R3\|r_Rx_DV " "Register LEDR\[1\]~reg0 is being clocked by uart_rx:R3\|r_Rx_DV" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1674798504047 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1674798504047 "|DE10_Standard|uart_rx:R3|r_Rx_DV"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674798504049 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.059 " "Worst-case setup slack is 12.059" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674798504066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674798504066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.059               0.000 CLOCK_50  " "   12.059               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674798504066 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674798504066 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.361 " "Worst-case hold slack is 0.361" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674798504072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674798504072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.361               0.000 CLOCK_50  " "    0.361               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674798504072 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674798504072 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1674798504074 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1674798504076 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.765 " "Worst-case minimum pulse width slack is 8.765" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674798504079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674798504079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.765               0.000 CLOCK_50  " "    8.765               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674798504079 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674798504079 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674798504090 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674798504090 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674798504090 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674798504090 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 35.469 ns " "Worst Case Available Settling Time: 35.469 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674798504090 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674798504090 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674798504090 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1674798504092 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1674798504207 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1674798505291 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "uart_rx:R3\|r_Rx_DV " "Node: uart_rx:R3\|r_Rx_DV was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register LEDR\[1\]~reg0 uart_rx:R3\|r_Rx_DV " "Register LEDR\[1\]~reg0 is being clocked by uart_rx:R3\|r_Rx_DV" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1674798505402 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1674798505402 "|DE10_Standard|uart_rx:R3|r_Rx_DV"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674798505405 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.186 " "Worst-case setup slack is 14.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674798505411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674798505411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.186               0.000 CLOCK_50  " "   14.186               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674798505411 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674798505411 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.179 " "Worst-case hold slack is 0.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674798505416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674798505416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 CLOCK_50  " "    0.179               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674798505416 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674798505416 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1674798505418 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1674798505421 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.723 " "Worst-case minimum pulse width slack is 8.723" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674798505422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674798505422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.723               0.000 CLOCK_50  " "    8.723               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674798505422 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674798505422 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674798505434 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674798505434 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674798505434 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674798505434 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.001 ns " "Worst Case Available Settling Time: 37.001 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674798505434 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674798505434 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674798505434 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1674798505436 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "uart_rx:R3\|r_Rx_DV " "Node: uart_rx:R3\|r_Rx_DV was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register LEDR\[1\]~reg0 uart_rx:R3\|r_Rx_DV " "Register LEDR\[1\]~reg0 is being clocked by uart_rx:R3\|r_Rx_DV" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1674798505580 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1674798505580 "|DE10_Standard|uart_rx:R3|r_Rx_DV"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674798505583 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.917 " "Worst-case setup slack is 14.917" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674798505588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674798505588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.917               0.000 CLOCK_50  " "   14.917               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674798505588 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674798505588 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.170 " "Worst-case hold slack is 0.170" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674798505595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674798505595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170               0.000 CLOCK_50  " "    0.170               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674798505595 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674798505595 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1674798505598 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1674798505600 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.703 " "Worst-case minimum pulse width slack is 8.703" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674798505601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674798505601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.703               0.000 CLOCK_50  " "    8.703               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1674798505601 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1674798505601 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674798505614 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674798505614 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674798505614 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674798505614 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.221 ns " "Worst Case Available Settling Time: 37.221 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674798505614 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1674798505614 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1674798505614 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1674798506986 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1674798506987 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 17 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5183 " "Peak virtual memory: 5183 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1674798507040 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 27 09:48:27 2023 " "Processing ended: Fri Jan 27 09:48:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1674798507040 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1674798507040 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1674798507040 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1674798507040 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 168 s " "Quartus Prime Full Compilation was successful. 0 errors, 168 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1674798507726 ""}
