$date
	Mon Feb 19 19:34:27 2018
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module sar_logic_tb $end
$var wire 8 ! sar [7:0] $end
$var wire 1 " s_clk $end
$var wire 1 # fine_switch_S $end
$var wire 9 $ fine_sca2_top [8:0] $end
$var wire 9 % fine_sca2_btm [8:0] $end
$var wire 9 & fine_sca1_top [8:0] $end
$var wire 9 ' fine_sca1_btm [8:0] $end
$var wire 1 ( eoc $end
$var wire 1 ) cmp_clk $end
$var reg 1 * clk $end
$var reg 1 + cmp_out $end
$var reg 1 , cnvst $end
$var reg 1 - rst $end
$scope module test $end
$var wire 1 * clk $end
$var wire 1 + cmp_out $end
$var wire 1 , cnvst $end
$var wire 1 - rst $end
$var reg 4 . b_coarse [3:0] $end
$var reg 4 / b_fine [3:0] $end
$var reg 1 0 bndset $end
$var reg 1 ) cmp_clk $end
$var reg 1 ( eoc $end
$var reg 9 1 fine_sca1_btm [8:0] $end
$var reg 9 2 fine_sca1_top [8:0] $end
$var reg 9 3 fine_sca1_top_wait [8:0] $end
$var reg 9 4 fine_sca2_btm [8:0] $end
$var reg 9 5 fine_sca2_top [8:0] $end
$var reg 9 6 fine_sca2_top_wait [8:0] $end
$var reg 1 # fine_switch_S $end
$var reg 1 7 fine_up $end
$var reg 1 " s_clk $end
$var reg 8 8 sar [7:0] $end
$var reg 4 9 state [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 9
bx 8
x7
bx 6
bx 5
bx 4
bx 3
bx 2
bx 1
x0
bx /
bx .
1-
0,
0+
0*
x)
x(
bx '
bx &
bx %
bx $
x#
1"
bx !
$end
#50
b0 9
0(
10
b0 .
b0 /
0)
07
b0 !
b0 8
0#
b111100000 %
b111100000 4
b111111111 $
b111111111 5
b111100000 '
b111100000 1
b111111111 &
b111111111 2
1*
#100
0*
#150
1*
#200
0*
#250
1*
#300
0*
1,
0-
#350
0"
b0 6
b0 3
b0 %
b0 4
b10000000 !
b10000000 8
b11 /
b11 .
b1 9
1*
#400
0*
#450
b10 9
1)
1*
#500
0*
0,
#550
b11100000 '
b11100000 1
b1000000 !
b1000000 8
0)
b10 .
b1 9
1*
#600
0*
#650
b10 9
1)
1*
#700
0*
#750
b1100000 '
b1100000 1
b100000 !
b100000 8
0)
b1 .
b1 9
1*
#800
0*
#850
b10 9
1)
1*
#900
0*
#950
b100000 '
b100000 1
b10000 !
b10000 8
0)
b0 .
b1 9
1*
#1000
0*
#1050
b11 9
1)
1*
#1100
0*
#1150
b11000 !
b11000 8
0)
00
1*
#1200
0*
#1250
b1 9
1#
b10 $
b10 5
b10 &
b10 2
b10 6
b10 3
1*
#1300
0*
#1350
1)
b100 9
1*
#1400
0*
#1450
b1 9
b10 /
0)
b10100 !
b10100 8
b110 $
b110 5
b100001110 6
1*
#1500
0*
#1550
1)
b100 9
1*
#1600
0*
#1650
b1 9
b1 /
0)
b10010 !
b10010 8
b11110 $
b11110 5
b110011110 6
1*
#1700
0*
#1750
1)
b100 9
1*
#1800
0*
#1850
b1 9
b0 /
0)
b10001 !
b10001 8
b111111110 $
b111111110 5
b111111110 6
1*
#1900
0*
#1950
1)
b100 9
1*
#2000
0*
#2050
1"
b0 9
1(
0)
b10000 !
b10000 8
1*
#2100
0*
#2150
b0 6
b0 3
0#
b111111111 $
b111111111 5
b111100000 '
b111100000 1
b111111111 &
b111111111 2
b10010000 !
b10010000 8
b11 /
b11 .
10
0(
1*
#2200
0*
#2250
1*
#2300
0*
#2350
1*
#2400
0*
#2450
1*
#2500
0*
#2550
1*
#2600
0*
#2650
1*
#2700
0*
#2750
1*
#2800
0*
#2850
1*
#2900
0*
#2950
1*
#3000
0*
#3050
1*
#3100
0*
#3150
1*
#3200
0*
#3250
1*
#3300
0*
#3350
1*
#3400
0*
#3450
1*
#3500
0*
