****************************************
Report : analysis_coverage
	-status_details {violated}
	-sort_by slack
Design : bp_softcore
Version: K-2015.12-SP3-2
Date   : Tue Mar 10 22:07:20 2020
****************************************

Type of Check         Total              Met         Violated         Untested
--------------------------------------------------------------------------------
setup                 15324     14492 ( 95%)       720 (  5%)       112 (  1%)
hold                  15324     14429 ( 94%)       783 (  5%)       112 (  1%)
min_pulse_width       25496     25496 (100%)         0 (  0%)         0 (  0%)
out_setup              1144       232 ( 20%)         0 (  0%)       912 ( 80%)
out_hold               1144       232 ( 20%)         0 (  0%)       912 ( 80%)
--------------------------------------------------------------------------------
All Checks            58432     54881 ( 94%)      1503 (  3%)      2048 (  4%)


Constrained                  Related                     Check
Pin                          Pin            Clock        Type              Slack
--------------------------------------------------------------------------------
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__4_/D CLK(rise) core_clk setup   -1.974
core/be/be_mem/dtlb/entry_ram/data_o_reg_0_/D CLK(rise) core_clk setup    -1.970
core/be/be_mem/dtlb/entry_ram/data_o_reg_3_/D CLK(rise) core_clk setup    -1.966
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__3_/D CLK(rise) core_clk setup   -1.964
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__4_/D CLK(rise) core_clk setup   -1.962
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__2_/D CLK(rise) core_clk setup   -1.959
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__31_/D CLK(rise) core_clk setup   -1.957
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__14_/D CLK(rise) core_clk setup   -1.955
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__5_/D CLK(rise) core_clk setup   -1.951
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__2_/D CLK(rise) core_clk setup   -1.951
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__6_/D CLK(rise) core_clk setup   -1.950
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__3_/D CLK(rise) core_clk setup   -1.950
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__32_/D CLK(rise) core_clk setup   -1.949
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__7_/D CLK(rise) core_clk setup   -1.948
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__0_/D CLK(rise) core_clk setup   -1.948
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__32_/D CLK(rise) core_clk setup   -1.946
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__32_/D CLK(rise) core_clk setup   -1.944
core/be/be_mem/dtlb/entry_ram/data_o_reg_29_/D CLK(rise) core_clk setup   -1.944
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__6_/D CLK(rise) core_clk setup   -1.943
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__30_/D CLK(rise) core_clk setup   -1.943
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__7_/D CLK(rise) core_clk setup   -1.942
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__1_/D CLK(rise) core_clk setup   -1.941
core/be/be_mem/dtlb/entry_ram/data_o_reg_5_/D CLK(rise) core_clk setup    -1.941
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__6_/D CLK(rise) core_clk setup   -1.941
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__0_/D CLK(rise) core_clk setup   -1.941
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__4_/D CLK(rise) core_clk setup   -1.940
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__33_/D CLK(rise) core_clk setup   -1.940
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__2_/D CLK(rise) core_clk setup   -1.940
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__3_/D CLK(rise) core_clk setup   -1.939
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__5_/D CLK(rise) core_clk setup   -1.938
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__1_/D CLK(rise) core_clk setup   -1.937
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__22_/D CLK(rise) core_clk setup   -1.937
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__27_/D CLK(rise) core_clk setup   -1.934
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__5_/D CLK(rise) core_clk setup   -1.933
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__14_/D CLK(rise) core_clk setup   -1.932
core/be/be_mem/dtlb/entry_ram/data_o_reg_6_/D CLK(rise) core_clk setup    -1.932
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__30_/D CLK(rise) core_clk setup   -1.932
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__30_/D CLK(rise) core_clk setup   -1.932
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__26_/D CLK(rise) core_clk setup   -1.932
core/be/be_mem/dtlb/entry_ram/data_o_reg_31_/D CLK(rise) core_clk setup   -1.932
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__21_/D CLK(rise) core_clk setup   -1.931
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__1_/D CLK(rise) core_clk setup   -1.931
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__30_/D CLK(rise) core_clk setup   -1.929
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__33_/D CLK(rise) core_clk setup   -1.929
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__2_/D CLK(rise) core_clk setup   -1.929
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__24_/D CLK(rise) core_clk setup   -1.926
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__4_/D CLK(rise) core_clk setup   -1.925
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__29_/D CLK(rise) core_clk setup   -1.925
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__2_/D CLK(rise) core_clk setup   -1.925
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__32_/D CLK(rise) core_clk setup   -1.925
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__25_/D CLK(rise) core_clk setup   -1.925
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__6_/D CLK(rise) core_clk setup   -1.924
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__6_/D CLK(rise) core_clk setup   -1.924
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__26_/D CLK(rise) core_clk setup   -1.924
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__27_/D CLK(rise) core_clk setup   -1.924
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__30_/D CLK(rise) core_clk setup   -1.923
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__0_/D CLK(rise) core_clk setup   -1.923
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__20_/D CLK(rise) core_clk setup   -1.923
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__7_/D CLK(rise) core_clk setup   -1.922
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__27_/D CLK(rise) core_clk setup   -1.922
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__26_/D CLK(rise) core_clk setup   -1.921
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__9_/D CLK(rise) core_clk setup   -1.920
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__12_/D CLK(rise) core_clk setup   -1.919
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__0_/D CLK(rise) core_clk setup   -1.919
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__11_/D CLK(rise) core_clk setup   -1.918
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__26_/D CLK(rise) core_clk setup   -1.918
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__2_/D CLK(rise) core_clk setup   -1.918
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__29_/D CLK(rise) core_clk setup   -1.916
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__25_/D CLK(rise) core_clk setup   -1.915
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__14_/D CLK(rise) core_clk setup   -1.914
core/be/be_mem/dtlb/entry_ram/data_o_reg_26_/D CLK(rise) core_clk setup   -1.909
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__10_/D CLK(rise) core_clk setup   -1.909
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__33_/D CLK(rise) core_clk setup   -1.909
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__24_/D CLK(rise) core_clk setup   -1.908
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__24_/D CLK(rise) core_clk setup   -1.908
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__32_/D CLK(rise) core_clk setup   -1.905
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__29_/D CLK(rise) core_clk setup   -1.905
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__21_/D CLK(rise) core_clk setup   -1.904
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__22_/D CLK(rise) core_clk setup   -1.904
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__11_/D CLK(rise) core_clk setup   -1.903
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__0_/D CLK(rise) core_clk setup   -1.903
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__25_/D CLK(rise) core_clk setup   -1.902
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__10_/D CLK(rise) core_clk setup   -1.902
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__5_/D CLK(rise) core_clk setup   -1.901
core/be/be_mem/dtlb/entry_ram/data_o_reg_14_/D CLK(rise) core_clk setup   -1.897
core/be/be_mem/dtlb/entry_ram/data_o_reg_7_/D CLK(rise) core_clk setup    -1.897
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__28_/D CLK(rise) core_clk setup   -1.896
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__4_/D CLK(rise) core_clk setup   -1.895
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__18_/D CLK(rise) core_clk setup   -1.895
core/be/be_mem/dtlb/entry_ram/data_o_reg_33_/D CLK(rise) core_clk setup   -1.895
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__5_/D CLK(rise) core_clk setup   -1.895
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__15_/D CLK(rise) core_clk setup   -1.895
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__25_/D CLK(rise) core_clk setup   -1.894
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__9_/D CLK(rise) core_clk setup   -1.893
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__11_/D CLK(rise) core_clk setup   -1.892
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__20_/D CLK(rise) core_clk setup   -1.892
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__6_/D CLK(rise) core_clk setup   -1.890
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__26_/D CLK(rise) core_clk setup   -1.889
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__0_/D CLK(rise) core_clk setup   -1.888
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__25_/D CLK(rise) core_clk setup   -1.888
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__21_/D CLK(rise) core_clk setup   -1.887
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__15_/D CLK(rise) core_clk setup   -1.887
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__29_/D CLK(rise) core_clk setup   -1.887
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__3_/D CLK(rise) core_clk setup   -1.887
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__17_/D CLK(rise) core_clk setup   -1.886
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__14_/D CLK(rise) core_clk setup   -1.886
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__12_/D CLK(rise) core_clk setup   -1.885
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__27_/D CLK(rise) core_clk setup   -1.885
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__7_/D CLK(rise) core_clk setup   -1.885
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__14_/D CLK(rise) core_clk setup   -1.885
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__2_/D CLK(rise) core_clk setup   -1.885
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__31_/D CLK(rise) core_clk setup   -1.884
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__33_/D CLK(rise) core_clk setup   -1.884
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__29_/D CLK(rise) core_clk setup   -1.883
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__31_/D CLK(rise) core_clk setup   -1.883
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__12_/D CLK(rise) core_clk setup   -1.882
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__14_/D CLK(rise) core_clk setup   -1.881
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__27_/D CLK(rise) core_clk setup   -1.881
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__1_/D CLK(rise) core_clk setup   -1.879
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__10_/D CLK(rise) core_clk setup   -1.879
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__31_/D CLK(rise) core_clk setup   -1.878
core/be/be_mem/dtlb/entry_ram/data_o_reg_4_/D CLK(rise) core_clk setup    -1.878
core/be/be_mem/dtlb/entry_ram/data_o_reg_2_/D CLK(rise) core_clk setup    -1.877
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__13_/D CLK(rise) core_clk setup   -1.877
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__9_/D CLK(rise) core_clk setup   -1.877
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__13_/D CLK(rise) core_clk setup   -1.877
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__28_/D CLK(rise) core_clk setup   -1.876
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__11_/D CLK(rise) core_clk setup   -1.876
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__17_/D CLK(rise) core_clk setup   -1.875
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__25_/D CLK(rise) core_clk setup   -1.874
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__8_/D CLK(rise) core_clk setup   -1.874
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__11_/D CLK(rise) core_clk setup   -1.874
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__32_/D CLK(rise) core_clk setup   -1.874
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__24_/D CLK(rise) core_clk setup   -1.873
core/be/be_mem/dtlb/entry_ram/data_o_reg_1_/D CLK(rise) core_clk setup    -1.873
core/be/be_mem/dtlb/entry_ram/data_o_reg_24_/D CLK(rise) core_clk setup   -1.873
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__22_/D CLK(rise) core_clk setup   -1.873
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__6_/D CLK(rise) core_clk setup   -1.872
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__33_/D CLK(rise) core_clk setup   -1.872
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__8_/D CLK(rise) core_clk setup   -1.872
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__17_/D CLK(rise) core_clk setup   -1.872
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__7_/D CLK(rise) core_clk setup   -1.872
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__13_/D CLK(rise) core_clk setup   -1.871
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__15_/D CLK(rise) core_clk setup   -1.871
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__1_/D CLK(rise) core_clk setup   -1.871
core/be/be_mem/dtlb/entry_ram/data_o_reg_11_/D CLK(rise) core_clk setup   -1.871
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__3_/D CLK(rise) core_clk setup   -1.871
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__5_/D CLK(rise) core_clk setup   -1.871
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__18_/D CLK(rise) core_clk setup   -1.870
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__23_/D CLK(rise) core_clk setup   -1.870
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__31_/D CLK(rise) core_clk setup   -1.870
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__20_/D CLK(rise) core_clk setup   -1.870
core/be/be_mem/dtlb/entry_ram/data_o_reg_25_/D CLK(rise) core_clk setup   -1.869
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__13_/D CLK(rise) core_clk setup   -1.869
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__8_/D CLK(rise) core_clk setup   -1.869
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__15_/D CLK(rise) core_clk setup   -1.869
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__21_/D CLK(rise) core_clk setup   -1.868
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__33_/D CLK(rise) core_clk setup   -1.868
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__19_/D CLK(rise) core_clk setup   -1.867
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__22_/D CLK(rise) core_clk setup   -1.867
core/be/be_mem/dtlb/entry_ram/data_o_reg_32_/D CLK(rise) core_clk setup   -1.867
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__31_/D CLK(rise) core_clk setup   -1.867
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__16_/D CLK(rise) core_clk setup   -1.866
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_2__23_/D CLK(rise) core_clk setup   -1.865
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__33_/D CLK(rise) core_clk setup   -1.865
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__0_/D CLK(rise) core_clk setup   -1.865
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__12_/D CLK(rise) core_clk setup   -1.865
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__4_/D CLK(rise) core_clk setup   -1.864
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__7_/D CLK(rise) core_clk setup   -1.864
core/be/be_mem/dtlb/entry_ram/data_o_reg_17_/D CLK(rise) core_clk setup   -1.864
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__1_/D CLK(rise) core_clk setup   -1.863
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__3_/D CLK(rise) core_clk setup   -1.863
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__18_/D CLK(rise) core_clk setup   -1.862
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__7_/D CLK(rise) core_clk setup   -1.862
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__14_/D CLK(rise) core_clk setup   -1.862
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__29_/D CLK(rise) core_clk setup   -1.862
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__16_/D CLK(rise) core_clk setup   -1.861
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__26_/D CLK(rise) core_clk setup   -1.861
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__15_/D CLK(rise) core_clk setup   -1.860
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__11_/D CLK(rise) core_clk setup   -1.860
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__27_/D CLK(rise) core_clk setup   -1.860
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__1_/D CLK(rise) core_clk setup   -1.860
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__4_/D CLK(rise) core_clk setup   -1.859
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__23_/D CLK(rise) core_clk setup   -1.859
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__3_/D CLK(rise) core_clk setup   -1.858
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__16_/D CLK(rise) core_clk setup   -1.858
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__13_/D CLK(rise) core_clk setup   -1.857
core/be/be_mem/dtlb/entry_ram/data_o_reg_15_/D CLK(rise) core_clk setup   -1.857
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__8_/D CLK(rise) core_clk setup   -1.855
core/be/be_mem/dtlb/entry_ram/data_o_reg_30_/D CLK(rise) core_clk setup   -1.855
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__18_/D CLK(rise) core_clk setup   -1.855
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__28_/D CLK(rise) core_clk setup   -1.854
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__32_/D CLK(rise) core_clk setup   -1.854
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__7_/D CLK(rise) core_clk setup   -1.853
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__12_/D CLK(rise) core_clk setup   -1.853
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__5_/D CLK(rise) core_clk setup   -1.853
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__25_/D CLK(rise) core_clk setup   -1.852
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__9_/D CLK(rise) core_clk setup   -1.852
core/be/be_mem/dtlb/entry_ram/data_o_reg_27_/D CLK(rise) core_clk setup   -1.852
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__8_/D CLK(rise) core_clk setup   -1.852
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__20_/D CLK(rise) core_clk setup   -1.852
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__28_/D CLK(rise) core_clk setup   -1.852
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__18_/D CLK(rise) core_clk setup   -1.852
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__30_/D CLK(rise) core_clk setup   -1.851
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__20_/D CLK(rise) core_clk setup   -1.851
core/be/be_mem/dtlb/entry_ram/data_o_reg_10_/D CLK(rise) core_clk setup   -1.851
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__10_/D CLK(rise) core_clk setup   -1.851
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__33_/D CLK(rise) core_clk setup   -1.850
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__16_/D CLK(rise) core_clk setup   -1.850
core/be/be_mem/dtlb/entry_ram/data_o_reg_12_/D CLK(rise) core_clk setup   -1.850
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__23_/D CLK(rise) core_clk setup   -1.850
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__24_/D CLK(rise) core_clk setup   -1.850
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__13_/D CLK(rise) core_clk setup   -1.850
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__31_/D CLK(rise) core_clk setup   -1.850
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__26_/D CLK(rise) core_clk setup   -1.850
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__9_/D CLK(rise) core_clk setup   -1.850
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__17_/D CLK(rise) core_clk setup   -1.849
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_1__19_/D CLK(rise) core_clk setup   -1.849
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__31_/D CLK(rise) core_clk setup   -1.849
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__8_/D CLK(rise) core_clk setup   -1.848
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__15_/D CLK(rise) core_clk setup   -1.848
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__10_/D CLK(rise) core_clk setup   -1.847
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__12_/D CLK(rise) core_clk setup   -1.847
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__17_/D CLK(rise) core_clk setup   -1.846
core/be/be_mem/dtlb/entry_ram/data_o_reg_8_/D CLK(rise) core_clk setup    -1.845
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__13_/D CLK(rise) core_clk setup   -1.844
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__26_/D CLK(rise) core_clk setup   -1.844
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__15_/D CLK(rise) core_clk setup   -1.842
core/be/be_mem/dtlb/entry_ram/data_o_reg_16_/D CLK(rise) core_clk setup   -1.841
core/be/be_mem/dtlb/entry_ram/data_o_reg_18_/D CLK(rise) core_clk setup   -1.841
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__24_/D CLK(rise) core_clk setup   -1.841
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__16_/D CLK(rise) core_clk setup   -1.840
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__19_/D CLK(rise) core_clk setup   -1.839
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__21_/D CLK(rise) core_clk setup   -1.839
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__23_/D CLK(rise) core_clk setup   -1.839
core/be/be_mem/dtlb/entry_ram/data_o_reg_13_/D CLK(rise) core_clk setup   -1.839
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__20_/D CLK(rise) core_clk setup   -1.838
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__30_/D CLK(rise) core_clk setup   -1.838
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__24_/D CLK(rise) core_clk setup   -1.838
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_3__22_/D CLK(rise) core_clk setup   -1.837
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__12_/D CLK(rise) core_clk setup   -1.835
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__27_/D CLK(rise) core_clk setup   -1.834
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__19_/D CLK(rise) core_clk setup   -1.834
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__11_/D CLK(rise) core_clk setup   -1.833
core/be/be_mem/dtlb/entry_ram/data_o_reg_23_/D CLK(rise) core_clk setup   -1.831
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__17_/D CLK(rise) core_clk setup   -1.831
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__20_/D CLK(rise) core_clk setup   -1.830
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__10_/D CLK(rise) core_clk setup   -1.830
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__28_/D CLK(rise) core_clk setup   -1.829
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__24_/D CLK(rise) core_clk setup   -1.828
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__18_/D CLK(rise) core_clk setup   -1.827
core/be/be_mem/dtlb/entry_ram/data_o_reg_28_/D CLK(rise) core_clk setup   -1.826
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__21_/D CLK(rise) core_clk setup   -1.826
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__13_/D CLK(rise) core_clk setup   -1.825
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__29_/D CLK(rise) core_clk setup   -1.825
core/be/be_mem/dtlb/entry_ram/data_o_reg_9_/D CLK(rise) core_clk setup    -1.825
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__11_/D CLK(rise) core_clk setup   -1.825
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__15_/D CLK(rise) core_clk setup   -1.824
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_5__22_/D CLK(rise) core_clk setup   -1.824
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__25_/D CLK(rise) core_clk setup   -1.824
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__8_/D CLK(rise) core_clk setup   -1.822
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__9_/D CLK(rise) core_clk setup   -1.820
core/be/be_mem/dtlb/entry_ram/data_o_reg_20_/D CLK(rise) core_clk setup   -1.819
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__16_/D CLK(rise) core_clk setup   -1.817
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__9_/D CLK(rise) core_clk setup   -1.816
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__28_/D CLK(rise) core_clk setup   -1.815
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__19_/D CLK(rise) core_clk setup   -1.815
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__16_/D CLK(rise) core_clk setup   -1.815
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__28_/D CLK(rise) core_clk setup   -1.815
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__23_/D CLK(rise) core_clk setup   -1.815
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__18_/D CLK(rise) core_clk setup   -1.814
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__23_/D CLK(rise) core_clk setup   -1.814
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__9_/D CLK(rise) core_clk setup   -1.813
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__17_/D CLK(rise) core_clk setup   -1.813
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_0__12_/D CLK(rise) core_clk setup   -1.813
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__1_/D CLK(rise) core_clk setup   -1.813
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_4__19_/D CLK(rise) core_clk setup   -1.812
core/be/be_mem/dtlb/entry_ram/data_o_reg_19_/D CLK(rise) core_clk setup   -1.811
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__27_/D CLK(rise) core_clk setup   -1.808
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__0_/D CLK(rise) core_clk setup   -1.808
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__18_/D CLK(rise) core_clk setup   -1.808
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__6_/D CLK(rise) core_clk setup   -1.807
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__30_/D CLK(rise) core_clk setup   -1.807
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__4_/D CLK(rise) core_clk setup   -1.807
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__10_/D CLK(rise) core_clk setup   -1.807
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__32_/D CLK(rise) core_clk setup   -1.807
core/be/be_mem/dtlb/entry_ram/data_o_reg_21_/D CLK(rise) core_clk setup   -1.807
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__3_/D CLK(rise) core_clk setup   -1.806
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__21_/D CLK(rise) core_clk setup   -1.806
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__19_/D CLK(rise) core_clk setup   -1.806
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__20_/D CLK(rise) core_clk setup   -1.804
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__22_/D CLK(rise) core_clk setup   -1.803
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__17_/D CLK(rise) core_clk setup   -1.803
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__14_/D CLK(rise) core_clk setup   -1.802
core/be/be_mem/dtlb/r_v_reg/data_r_reg_0_/D CLK(rise) core_clk setup      -1.799
core/be/be_mem/dtlb/entry_ram/data_o_reg_22_/D CLK(rise) core_clk setup   -1.799
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_7__22_/D CLK(rise) core_clk setup   -1.797
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__5_/D CLK(rise) core_clk setup   -1.792
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__2_/D CLK(rise) core_clk setup   -1.791
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__29_/D CLK(rise) core_clk setup   -1.770
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__28_/D CLK(rise) core_clk setup   -1.766
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__10_/D CLK(rise) core_clk setup   -1.763
core/be/be_mem/dtlb/miss_v_reg/data_r_reg_0_/D CLK(rise) core_clk setup   -1.761
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__8_/D CLK(rise) core_clk setup   -1.760
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__19_/D CLK(rise) core_clk setup   -1.754
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__16_/D CLK(rise) core_clk setup   -1.754
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__23_/D CLK(rise) core_clk setup   -1.753
core/be/be_mem/dtlb/entry_ram/z_s1r1w_mem/synth/mem_reg_6__21_/D CLK(rise) core_clk setup   -1.752
core/be/be_mem/dtlb/plru/lru_r_reg_2_/D CLK(rise) core_clk setup          -1.647
core/be/be_mem/dtlb/plru/lru_r_reg_3_/D CLK(rise) core_clk setup          -1.642
core/be/be_mem/dtlb/plru/lru_r_reg_5_/D CLK(rise) core_clk setup          -1.632
core/be/be_mem/dtlb/plru/lru_r_reg_6_/D CLK(rise) core_clk setup          -1.632
core/be/be_mem/dtlb/plru/lru_r_reg_1_/D CLK(rise) core_clk setup          -1.630
core/be/be_mem/dtlb/plru/lru_r_reg_4_/D CLK(rise) core_clk setup          -1.629
core/be/be_mem/dtlb/plru/lru_r_reg_0_/D CLK(rise) core_clk setup          -1.554
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__33_/D CLK(rise) core_clk setup   -1.370
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__33_/D CLK(rise) core_clk setup   -1.369
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__33_/D CLK(rise) core_clk setup   -1.368
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__33_/D CLK(rise) core_clk setup   -1.368
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__69_/D CLK(rise) core_clk setup   -1.364
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__46_/D CLK(rise) core_clk setup   -1.352
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__47_/D CLK(rise) core_clk setup   -1.350
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__42_/D CLK(rise) core_clk setup   -1.346
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__13_/D CLK(rise) core_clk setup   -1.344
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__66_/D CLK(rise) core_clk setup   -1.344
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__41_/D CLK(rise) core_clk setup   -1.343
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__44_/D CLK(rise) core_clk setup   -1.340
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__10_/D CLK(rise) core_clk setup   -1.339
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__57_/D CLK(rise) core_clk setup   -1.337
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__14_/D CLK(rise) core_clk setup   -1.335
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__45_/D CLK(rise) core_clk setup   -1.335
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__70_/D CLK(rise) core_clk setup   -1.335
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__26_/D CLK(rise) core_clk setup   -1.334
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__49_/D CLK(rise) core_clk setup   -1.334
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__68_/D CLK(rise) core_clk setup   -1.333
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__47_/D CLK(rise) core_clk setup   -1.330
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__56_/D CLK(rise) core_clk setup   -1.327
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__40_/D CLK(rise) core_clk setup   -1.326
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__32_/D CLK(rise) core_clk setup   -1.326
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__57_/D CLK(rise) core_clk setup   -1.325
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__64_/D CLK(rise) core_clk setup   -1.325
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__50_/D CLK(rise) core_clk setup   -1.325
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__13_/D CLK(rise) core_clk setup   -1.324
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__20_/D CLK(rise) core_clk setup   -1.323
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__31_/D CLK(rise) core_clk setup   -1.323
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__30_/D CLK(rise) core_clk setup   -1.321
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__54_/D CLK(rise) core_clk setup   -1.321
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__77_/D CLK(rise) core_clk setup   -1.320
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__47_/D CLK(rise) core_clk setup   -1.319
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__65_/D CLK(rise) core_clk setup   -1.319
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__44_/D CLK(rise) core_clk setup   -1.318
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__50_/D CLK(rise) core_clk setup   -1.317
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__31_/D CLK(rise) core_clk setup   -1.317
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__18_/D CLK(rise) core_clk setup   -1.316
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__28_/D CLK(rise) core_clk setup   -1.314
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__41_/D CLK(rise) core_clk setup   -1.313
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__47_/D CLK(rise) core_clk setup   -1.313
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__63_/D CLK(rise) core_clk setup   -1.313
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__20_/D CLK(rise) core_clk setup   -1.313
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__68_/D CLK(rise) core_clk setup   -1.312
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__14_/D CLK(rise) core_clk setup   -1.311
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__49_/D CLK(rise) core_clk setup   -1.311
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__66_/D CLK(rise) core_clk setup   -1.311
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__13_/D CLK(rise) core_clk setup   -1.311
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__29_/D CLK(rise) core_clk setup   -1.310
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__25_/D CLK(rise) core_clk setup   -1.309
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__66_/D CLK(rise) core_clk setup   -1.308
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__66_/D CLK(rise) core_clk setup   -1.308
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__70_/D CLK(rise) core_clk setup   -1.307
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__10_/D CLK(rise) core_clk setup   -1.307
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__74_/D CLK(rise) core_clk setup   -1.307
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__70_/D CLK(rise) core_clk setup   -1.305
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__12_/D CLK(rise) core_clk setup   -1.302
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__72_/D CLK(rise) core_clk setup   -1.301
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__71_/D CLK(rise) core_clk setup   -1.300
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__5_/D CLK(rise) core_clk setup   -1.300
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__75_/D CLK(rise) core_clk setup   -1.300
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__76_/D CLK(rise) core_clk setup   -1.299
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__16_/D CLK(rise) core_clk setup   -1.299
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__76_/D CLK(rise) core_clk setup   -1.298
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__71_/D CLK(rise) core_clk setup   -1.298
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__45_/D CLK(rise) core_clk setup   -1.297
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__73_/D CLK(rise) core_clk setup   -1.296
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__41_/D CLK(rise) core_clk setup   -1.295
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__50_/D CLK(rise) core_clk setup   -1.294
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__69_/D CLK(rise) core_clk setup   -1.294
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__59_/D CLK(rise) core_clk setup   -1.294
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__69_/D CLK(rise) core_clk setup   -1.293
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__61_/D CLK(rise) core_clk setup   -1.292
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__42_/D CLK(rise) core_clk setup   -1.292
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__69_/D CLK(rise) core_clk setup   -1.291
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__24_/D CLK(rise) core_clk setup   -1.291
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__45_/D CLK(rise) core_clk setup   -1.291
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__60_/D CLK(rise) core_clk setup   -1.291
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__75_/D CLK(rise) core_clk setup   -1.290
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__63_/D CLK(rise) core_clk setup   -1.290
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__64_/D CLK(rise) core_clk setup   -1.289
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__26_/D CLK(rise) core_clk setup   -1.289
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__55_/D CLK(rise) core_clk setup   -1.289
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__11_/D CLK(rise) core_clk setup   -1.289
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__65_/D CLK(rise) core_clk setup   -1.288
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__8_/D CLK(rise) core_clk setup   -1.288
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__54_/D CLK(rise) core_clk setup   -1.288
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__62_/D CLK(rise) core_clk setup   -1.288
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__67_/D CLK(rise) core_clk setup   -1.288
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__37_/D CLK(rise) core_clk setup   -1.287
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__29_/D CLK(rise) core_clk setup   -1.287
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__77_/D CLK(rise) core_clk setup   -1.285
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__43_/D CLK(rise) core_clk setup   -1.285
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__40_/D CLK(rise) core_clk setup   -1.284
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__58_/D CLK(rise) core_clk setup   -1.284
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__14_/D CLK(rise) core_clk setup   -1.283
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__14_/D CLK(rise) core_clk setup   -1.283
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__59_/D CLK(rise) core_clk setup   -1.282
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__39_/D CLK(rise) core_clk setup   -1.281
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__30_/D CLK(rise) core_clk setup   -1.281
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__53_/D CLK(rise) core_clk setup   -1.280
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__75_/D CLK(rise) core_clk setup   -1.279
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__59_/D CLK(rise) core_clk setup   -1.277
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__32_/D CLK(rise) core_clk setup   -1.277
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__46_/D CLK(rise) core_clk setup   -1.277
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__30_/D CLK(rise) core_clk setup   -1.276
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__60_/D CLK(rise) core_clk setup   -1.276
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__77_/D CLK(rise) core_clk setup   -1.276
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__56_/D CLK(rise) core_clk setup   -1.276
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__26_/D CLK(rise) core_clk setup   -1.276
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__55_/D CLK(rise) core_clk setup   -1.276
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__24_/D CLK(rise) core_clk setup   -1.275
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__67_/D CLK(rise) core_clk setup   -1.275
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__73_/D CLK(rise) core_clk setup   -1.274
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__13_/D CLK(rise) core_clk setup   -1.274
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__43_/D CLK(rise) core_clk setup   -1.273
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__61_/D CLK(rise) core_clk setup   -1.272
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__60_/D CLK(rise) core_clk setup   -1.271
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__37_/D CLK(rise) core_clk setup   -1.271
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__62_/D CLK(rise) core_clk setup   -1.271
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__24_/D CLK(rise) core_clk setup   -1.271
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__74_/D CLK(rise) core_clk setup   -1.271
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__10_/D CLK(rise) core_clk setup   -1.271
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__58_/D CLK(rise) core_clk setup   -1.270
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__29_/D CLK(rise) core_clk setup   -1.270
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__25_/D CLK(rise) core_clk setup   -1.270
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__70_/D CLK(rise) core_clk setup   -1.270
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__73_/D CLK(rise) core_clk setup   -1.268
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__59_/D CLK(rise) core_clk setup   -1.268
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__26_/D CLK(rise) core_clk setup   -1.268
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__4_/D CLK(rise) core_clk setup   -1.267
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__39_/D CLK(rise) core_clk setup   -1.267
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__9_/D CLK(rise) core_clk setup   -1.267
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__22_/D CLK(rise) core_clk setup   -1.267
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__34_/D CLK(rise) core_clk setup   -1.266
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__36_/D CLK(rise) core_clk setup   -1.266
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__29_/D CLK(rise) core_clk setup   -1.265
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__16_/D CLK(rise) core_clk setup   -1.265
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__51_/D CLK(rise) core_clk setup   -1.265
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__19_/D CLK(rise) core_clk setup   -1.265
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__53_/D CLK(rise) core_clk setup   -1.265
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__72_/D CLK(rise) core_clk setup   -1.264
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__32_/D CLK(rise) core_clk setup   -1.264
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__74_/D CLK(rise) core_clk setup   -1.264
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__30_/D CLK(rise) core_clk setup   -1.264
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__27_/D CLK(rise) core_clk setup   -1.264
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__23_/D CLK(rise) core_clk setup   -1.264
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__16_/D CLK(rise) core_clk setup   -1.263
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__28_/D CLK(rise) core_clk setup   -1.263
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__11_/D CLK(rise) core_clk setup   -1.262
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__15_/D CLK(rise) core_clk setup   -1.262
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__23_/D CLK(rise) core_clk setup   -1.261
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__17_/D CLK(rise) core_clk setup   -1.261
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__8_/D CLK(rise) core_clk setup   -1.261
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__18_/D CLK(rise) core_clk setup   -1.261
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__12_/D CLK(rise) core_clk setup   -1.261
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__18_/D CLK(rise) core_clk setup   -1.261
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__45_/D CLK(rise) core_clk setup   -1.260
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__28_/D CLK(rise) core_clk setup   -1.259
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__24_/D CLK(rise) core_clk setup   -1.259
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__11_/D CLK(rise) core_clk setup   -1.259
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__73_/D CLK(rise) core_clk setup   -1.258
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__36_/D CLK(rise) core_clk setup   -1.258
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__19_/D CLK(rise) core_clk setup   -1.256
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__27_/D CLK(rise) core_clk setup   -1.256
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__75_/D CLK(rise) core_clk setup   -1.256
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__49_/D CLK(rise) core_clk setup   -1.255
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__25_/D CLK(rise) core_clk setup   -1.254
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__49_/D CLK(rise) core_clk setup   -1.254
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__37_/D CLK(rise) core_clk setup   -1.254
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__23_/D CLK(rise) core_clk setup   -1.253
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__9_/D CLK(rise) core_clk setup   -1.253
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__8_/D CLK(rise) core_clk setup   -1.252
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__27_/D CLK(rise) core_clk setup   -1.252
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__50_/D CLK(rise) core_clk setup   -1.250
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__17_/D CLK(rise) core_clk setup   -1.250
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__72_/D CLK(rise) core_clk setup   -1.249
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__25_/D CLK(rise) core_clk setup   -1.249
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__3_/D CLK(rise) core_clk setup   -1.249
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__2_/D CLK(rise) core_clk setup   -1.249
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__21_/D CLK(rise) core_clk setup   -1.249
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__15_/D CLK(rise) core_clk setup   -1.249
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__57_/D CLK(rise) core_clk setup   -1.247
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__6_/D CLK(rise) core_clk setup   -1.247
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__34_/D CLK(rise) core_clk setup   -1.247
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__46_/D CLK(rise) core_clk setup   -1.247
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__12_/D CLK(rise) core_clk setup   -1.246
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__43_/D CLK(rise) core_clk setup   -1.246
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__28_/D CLK(rise) core_clk setup   -1.245
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__7_/D CLK(rise) core_clk setup   -1.244
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__22_/D CLK(rise) core_clk setup   -1.244
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__31_/D CLK(rise) core_clk setup   -1.242
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__44_/D CLK(rise) core_clk setup   -1.240
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__77_/D CLK(rise) core_clk setup   -1.240
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__38_/D CLK(rise) core_clk setup   -1.238
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__4_/D CLK(rise) core_clk setup   -1.238
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__1_/D CLK(rise) core_clk setup   -1.237
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__21_/D CLK(rise) core_clk setup   -1.234
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__42_/D CLK(rise) core_clk setup   -1.234
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__7_/D CLK(rise) core_clk setup   -1.233
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__76_/D CLK(rise) core_clk setup   -1.233
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__1_/D CLK(rise) core_clk setup   -1.233
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__53_/D CLK(rise) core_clk setup   -1.232
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__35_/D CLK(rise) core_clk setup   -1.231
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__17_/D CLK(rise) core_clk setup   -1.230
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__40_/D CLK(rise) core_clk setup   -1.229
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__72_/D CLK(rise) core_clk setup   -1.229
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__9_/D CLK(rise) core_clk setup   -1.227
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__31_/D CLK(rise) core_clk setup   -1.227
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__15_/D CLK(rise) core_clk setup   -1.227
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__19_/D CLK(rise) core_clk setup   -1.226
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__20_/D CLK(rise) core_clk setup   -1.224
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__41_/D CLK(rise) core_clk setup   -1.224
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__20_/D CLK(rise) core_clk setup   -1.224
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__34_/D CLK(rise) core_clk setup   -1.224
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__58_/D CLK(rise) core_clk setup   -1.224
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__51_/D CLK(rise) core_clk setup   -1.223
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__38_/D CLK(rise) core_clk setup   -1.223
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__36_/D CLK(rise) core_clk setup   -1.221
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__52_/D CLK(rise) core_clk setup   -1.221
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__35_/D CLK(rise) core_clk setup   -1.221
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__12_/D CLK(rise) core_clk setup   -1.220
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__71_/D CLK(rise) core_clk setup   -1.220
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__76_/D CLK(rise) core_clk setup   -1.219
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__48_/D CLK(rise) core_clk setup   -1.219
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__10_/D CLK(rise) core_clk setup   -1.217
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__18_/D CLK(rise) core_clk setup   -1.216
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__23_/D CLK(rise) core_clk setup   -1.212
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__7_/D CLK(rise) core_clk setup   -1.210
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__48_/D CLK(rise) core_clk setup   -1.210
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__35_/D CLK(rise) core_clk setup   -1.210
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_2__52_/D CLK(rise) core_clk setup   -1.209
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__38_/D CLK(rise) core_clk setup   -1.209
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__21_/D CLK(rise) core_clk setup   -1.208
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__21_/D CLK(rise) core_clk setup   -1.205
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__32_/D CLK(rise) core_clk setup   -1.204
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__46_/D CLK(rise) core_clk setup   -1.203
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__11_/D CLK(rise) core_clk setup   -1.201
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__35_/D CLK(rise) core_clk setup   -1.198
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__43_/D CLK(rise) core_clk setup   -1.197
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__44_/D CLK(rise) core_clk setup   -1.195
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__16_/D CLK(rise) core_clk setup   -1.193
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__68_/D CLK(rise) core_clk setup   -1.191
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__19_/D CLK(rise) core_clk setup   -1.190
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__64_/D CLK(rise) core_clk setup   -1.190
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__54_/D CLK(rise) core_clk setup   -1.190
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__63_/D CLK(rise) core_clk setup   -1.190
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__68_/D CLK(rise) core_clk setup   -1.189
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__22_/D CLK(rise) core_clk setup   -1.189
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__65_/D CLK(rise) core_clk setup   -1.188
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__55_/D CLK(rise) core_clk setup   -1.188
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__56_/D CLK(rise) core_clk setup   -1.188
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__61_/D CLK(rise) core_clk setup   -1.187
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__62_/D CLK(rise) core_clk setup   -1.186
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__39_/D CLK(rise) core_clk setup   -1.186
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__67_/D CLK(rise) core_clk setup   -1.185
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__2_/D CLK(rise) core_clk setup   -1.185
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__60_/D CLK(rise) core_clk setup   -1.185
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__9_/D CLK(rise) core_clk setup   -1.184
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__17_/D CLK(rise) core_clk setup   -1.183
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__71_/D CLK(rise) core_clk setup   -1.183
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__51_/D CLK(rise) core_clk setup   -1.183
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__27_/D CLK(rise) core_clk setup   -1.183
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__8_/D CLK(rise) core_clk setup   -1.182
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__74_/D CLK(rise) core_clk setup   -1.182
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__15_/D CLK(rise) core_clk setup   -1.180
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__2_/D CLK(rise) core_clk setup   -1.176
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__40_/D CLK(rise) core_clk setup   -1.175
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__5_/D CLK(rise) core_clk setup   -1.175
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__42_/D CLK(rise) core_clk setup   -1.173
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__6_/D CLK(rise) core_clk setup   -1.173
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__34_/D CLK(rise) core_clk setup   -1.172
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__36_/D CLK(rise) core_clk setup   -1.171
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_0__3_/D CLK(rise) core_clk setup   -1.170
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__57_/D CLK(rise) core_clk setup   -1.169
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__58_/D CLK(rise) core_clk setup   -1.158
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__22_/D CLK(rise) core_clk setup   -1.155
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__4_/D CLK(rise) core_clk setup   -1.144
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__5_/D CLK(rise) core_clk setup   -1.141
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__6_/D CLK(rise) core_clk setup   -1.141
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__1_/D CLK(rise) core_clk setup   -1.140
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__63_/D CLK(rise) core_clk setup   -1.140
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__3_/D CLK(rise) core_clk setup   -1.138
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__38_/D CLK(rise) core_clk setup   -1.138
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__7_/D CLK(rise) core_clk setup   -1.137
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__65_/D CLK(rise) core_clk setup   -1.132
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__56_/D CLK(rise) core_clk setup   -1.131
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__52_/D CLK(rise) core_clk setup   -1.127
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__62_/D CLK(rise) core_clk setup   -1.126
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_1__48_/D CLK(rise) core_clk setup   -1.126
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__54_/D CLK(rise) core_clk setup   -1.125
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__64_/D CLK(rise) core_clk setup   -1.124
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__55_/D CLK(rise) core_clk setup   -1.122
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__67_/D CLK(rise) core_clk setup   -1.119
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__37_/D CLK(rise) core_clk setup   -1.119
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__61_/D CLK(rise) core_clk setup   -1.118
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__39_/D CLK(rise) core_clk setup   -1.115
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__4_/D CLK(rise) core_clk setup   -1.112
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__5_/D CLK(rise) core_clk setup   -1.071
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__2_/D CLK(rise) core_clk setup   -1.070
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__3_/D CLK(rise) core_clk setup   -1.069
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__6_/D CLK(rise) core_clk setup   -1.068
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__1_/D CLK(rise) core_clk setup   -1.065
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__53_/D CLK(rise) core_clk setup   -1.060
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__48_/D CLK(rise) core_clk setup   -1.060
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__51_/D CLK(rise) core_clk setup   -1.058
core/fe_cmd_fifo/unhardened_fifo/mem_1r1w/synth/mem_reg_3__52_/D CLK(rise) core_clk setup   -1.058
core/be/be_checker/director/attaboy_pending_reg/data_r_reg_0_/D CLK(rise) core_clk setup   -1.018
core/fe_cmd_fifo/unhardened_fifo/ft/wptr/ptr_r_reg_1_/D CLK(rise) core_clk setup   -1.004
core/be/be_checker/director/state_r_reg_0_/D CLK(rise) core_clk setup     -0.980
core/fe_cmd_fifo/unhardened_fifo/ft/wptr/ptr_r_reg_0_/D CLK(rise) core_clk setup   -0.945
core/be/be_mem/dtlb/vtag_cam/mem_reg_0__26_/D CLK(rise) core_clk setup    -0.909
core/be/be_mem/dtlb/vtag_cam/mem_reg_5__26_/D CLK(rise) core_clk setup    -0.905
core/be/be_mem/dtlb/vtag_cam/mem_reg_4__26_/D CLK(rise) core_clk setup    -0.904
core/be/be_mem/dtlb/vtag_cam/mem_reg_2__26_/D CLK(rise) core_clk setup    -0.902
core/be/be_mem/dtlb/vtag_cam/mem_reg_7__26_/D CLK(rise) core_clk setup    -0.894
core/be/be_mem/dtlb/vtag_cam/mem_reg_1__26_/D CLK(rise) core_clk setup    -0.891
core/be/be_mem/dtlb/vtag_cam/mem_reg_6__26_/D CLK(rise) core_clk setup    -0.889
core/be/be_mem/dtlb/vtag_cam/mem_reg_3__26_/D CLK(rise) core_clk setup    -0.889
core/fe_cmd_fifo/unhardened_fifo/ft/deq_r_reg/D CLK(rise) core_clk setup   -0.879
core/be/be_mem/dtlb/miss_vtag_reg/data_r_reg_26_/D CLK(rise) core_clk setup   -0.869
core/fe_cmd_fifo/unhardened_fifo/ft/enq_r_reg/D CLK(rise) core_clk setup   -0.849
core/be/be_mem/dtlb/miss_vtag_reg/data_r_reg_25_/D CLK(rise) core_clk setup   -0.731
core/be/be_checker/scheduler/issue_status_reg/data_r_reg_0_/D CLK(rise) core_clk setup   -0.719
core/be/be_mem/dtlb/vtag_cam/mem_reg_4__25_/D CLK(rise) core_clk setup    -0.713
core/be/be_mem/dtlb/vtag_cam/mem_reg_5__25_/D CLK(rise) core_clk setup    -0.708
core/be/be_mem/dtlb/vtag_cam/mem_reg_1__25_/D CLK(rise) core_clk setup    -0.692
core/be/be_mem/dtlb/vtag_cam/mem_reg_7__25_/D CLK(rise) core_clk setup    -0.691
core/be/be_mem/dtlb/vtag_cam/mem_reg_3__25_/D CLK(rise) core_clk setup    -0.691
core/be/be_mem/dtlb/vtag_cam/mem_reg_0__25_/D CLK(rise) core_clk setup    -0.690
core/be/be_mem/dtlb/vtag_cam/mem_reg_2__25_/D CLK(rise) core_clk setup    -0.690
core/be/be_mem/dtlb/vtag_cam/mem_reg_6__25_/D CLK(rise) core_clk setup    -0.689
core/be/be_mem/dtlb/miss_vtag_reg/data_r_reg_24_/D CLK(rise) core_clk setup   -0.581
core/be/be_mem/dtlb/vtag_cam/mem_reg_4__24_/D CLK(rise) core_clk setup    -0.576
core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_38_/D CLK(rise) core_clk setup   -0.564
core/be/be_mem/dtlb/vtag_cam/mem_reg_1__24_/D CLK(rise) core_clk setup    -0.561
core/be/be_mem/dtlb/vtag_cam/mem_reg_5__24_/D CLK(rise) core_clk setup    -0.560
core/be/be_calculator/exc_stage_reg/data_r_reg_1_/D CLK(rise) core_clk setup   -0.555
core/be/be_mem/dtlb/vtag_cam/mem_reg_7__24_/D CLK(rise) core_clk setup    -0.555
core/be/be_mem/dtlb/vtag_cam/mem_reg_6__24_/D CLK(rise) core_clk setup    -0.538
core/be/be_mem/dtlb/vtag_cam/mem_reg_0__24_/D CLK(rise) core_clk setup    -0.538
core/be/be_mem/dtlb/vtag_cam/mem_reg_2__24_/D CLK(rise) core_clk setup    -0.536
core/be/be_mem/dtlb/vtag_cam/mem_reg_3__24_/D CLK(rise) core_clk setup    -0.535
core/be/be_mem/dtlb/miss_vtag_reg/data_r_reg_23_/D CLK(rise) core_clk setup   -0.531
core/be/be_mem/dtlb/vtag_cam/mem_reg_4__23_/D CLK(rise) core_clk setup    -0.485
core/be/be_mem/dtlb/vtag_cam/mem_reg_3__23_/D CLK(rise) core_clk setup    -0.485
core/be/be_mem/dtlb/vtag_cam/mem_reg_5__23_/D CLK(rise) core_clk setup    -0.483
core/be/be_mem/dtlb/vtag_cam/mem_reg_7__23_/D CLK(rise) core_clk setup    -0.480
core/be/be_mem/dtlb/miss_vtag_reg/data_r_reg_22_/D CLK(rise) core_clk setup   -0.477
core/be/be_mem/dtlb/vtag_cam/mem_reg_0__23_/D CLK(rise) core_clk setup    -0.467
core/be/be_mem/dtlb/vtag_cam/mem_reg_2__23_/D CLK(rise) core_clk setup    -0.467
core/be/be_mem/dtlb/vtag_cam/mem_reg_1__23_/D CLK(rise) core_clk setup    -0.466
core/be/be_mem/dtlb/vtag_cam/mem_reg_6__23_/D CLK(rise) core_clk setup    -0.465
core/be/be_mem/dtlb/vtag_cam/mem_reg_5__22_/D CLK(rise) core_clk setup    -0.442
core/be/be_mem/dtlb/vtag_cam/mem_reg_1__22_/D CLK(rise) core_clk setup    -0.439
core/be/be_mem/dtlb/vtag_cam/mem_reg_2__22_/D CLK(rise) core_clk setup    -0.438
core/be/be_mem/dtlb/vtag_cam/mem_reg_4__22_/D CLK(rise) core_clk setup    -0.436
core/be/be_mem/dtlb/vtag_cam/mem_reg_7__22_/D CLK(rise) core_clk setup    -0.436
core/be/be_mem/dtlb/vtag_cam/mem_reg_3__22_/D CLK(rise) core_clk setup    -0.432
core/be/be_mem/dtlb/vtag_cam/mem_reg_6__22_/D CLK(rise) core_clk setup    -0.419
core/be/be_mem/dtlb/vtag_cam/mem_reg_0__22_/D CLK(rise) core_clk setup    -0.417
core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_37_/D CLK(rise) core_clk setup   -0.393
core/be/be_mem/dtlb/miss_vtag_reg/data_r_reg_21_/D CLK(rise) core_clk setup   -0.310
core/be/be_mem/dtlb/vtag_cam/mem_reg_1__21_/D CLK(rise) core_clk setup    -0.303
core/be/be_mem/dtlb/vtag_cam/mem_reg_5__21_/D CLK(rise) core_clk setup    -0.301
core/be/be_mem/dtlb/vtag_cam/mem_reg_0__21_/D CLK(rise) core_clk setup    -0.300
core/be/be_mem/dtlb/vtag_cam/mem_reg_4__21_/D CLK(rise) core_clk setup    -0.299
core/be/be_mem/dtlb/vtag_cam/mem_reg_3__21_/D CLK(rise) core_clk setup    -0.298
core/be/be_mem/dtlb/vtag_cam/mem_reg_7__21_/D CLK(rise) core_clk setup    -0.298
core/be/be_mem/dtlb/vtag_cam/mem_reg_2__21_/D CLK(rise) core_clk setup    -0.297
core/be/be_mem/dtlb/vtag_cam/mem_reg_6__21_/D CLK(rise) core_clk setup    -0.296
core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_36_/D CLK(rise) core_clk setup   -0.260
clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_1_/D CLK(rise) core_clk hold   -0.249
clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_0_/D CLK(rise) core_clk hold   -0.243
clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_2_/D CLK(rise) core_clk hold   -0.242
clint/clint_slice/bsg_rtc_strobe/C_reg/data_r_reg_3_/D CLK(rise) core_clk hold   -0.241
core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_35_/D CLK(rise) core_clk setup   -0.225
core/be/be_mem/dtlb/miss_vtag_reg/data_r_reg_19_/D CLK(rise) core_clk setup   -0.209
core/be/be_mem/dtlb/miss_vtag_reg/data_r_reg_20_/D CLK(rise) core_clk setup   -0.209
core/be/be_mem/dtlb/vtag_cam/mem_reg_6__20_/D CLK(rise) core_clk setup    -0.196
clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_3_/D CLK(rise) core_clk hold   -0.196
core/be/be_mem/dtlb/vtag_cam/mem_reg_0__20_/D CLK(rise) core_clk setup    -0.196
core/be/be_mem/dtlb/vtag_cam/mem_reg_4__20_/D CLK(rise) core_clk setup    -0.195
core/be/be_mem/dtlb/vtag_cam/mem_reg_7__20_/D CLK(rise) core_clk setup    -0.193
core/be/be_mem/dtlb/vtag_cam/mem_reg_5__20_/D CLK(rise) core_clk setup    -0.193
core/be/be_mem/dtlb/vtag_cam/mem_reg_3__20_/D CLK(rise) core_clk setup    -0.193
core/be/be_mem/dtlb/vtag_cam/mem_reg_1__20_/D CLK(rise) core_clk setup    -0.193
core/be/be_mem/dtlb/vtag_cam/mem_reg_2__20_/D CLK(rise) core_clk setup    -0.191
clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_1_/D CLK(rise) core_clk hold   -0.175
clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_2_/D CLK(rise) core_clk hold   -0.175
clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_0_/D CLK(rise) core_clk hold   -0.170
clint/clint_slice/bsg_rtc_strobe/S_reg/data_r_reg_4_/D CLK(rise) core_clk hold   -0.169
core/be/be_mem/dtlb/vtag_cam/mem_reg_6__19_/D CLK(rise) core_clk setup    -0.146
core/be/be_mem/dtlb/vtag_cam/mem_reg_5__19_/D CLK(rise) core_clk setup    -0.146
core/be/be_mem/dtlb/vtag_cam/mem_reg_3__19_/D CLK(rise) core_clk setup    -0.143
core/be/be_mem/dtlb/vtag_cam/mem_reg_1__19_/D CLK(rise) core_clk setup    -0.139
clint/cmd_buffer/empty_r_reg/D CLK(rise)    core_clk     hold             -0.135
clint/resp_buffer/empty_r_reg/D CLK(rise)   core_clk     hold             -0.129
core/fe/pc_gen/bp_fe_bht/mem_reg_269__0_/D CLK(rise) core_clk hold        -0.129
core/fe/pc_gen/bp_fe_bht/mem_reg_79__0_/D CLK(rise) core_clk hold         -0.128
core/fe/pc_gen/bp_fe_bht/mem_reg_271__0_/D CLK(rise) core_clk hold        -0.128
core/fe/pc_gen/bp_fe_bht/mem_reg_266__0_/D CLK(rise) core_clk hold        -0.128
core/fe/pc_gen/bp_fe_bht/mem_reg_267__0_/D CLK(rise) core_clk hold        -0.128
core/fe/pc_gen/bp_fe_bht/mem_reg_264__0_/D CLK(rise) core_clk hold        -0.128
core/fe/pc_gen/bp_fe_bht/mem_reg_265__0_/D CLK(rise) core_clk hold        -0.128
core/fe/pc_gen/bp_fe_bht/mem_reg_268__0_/D CLK(rise) core_clk hold        -0.127
core/fe/pc_gen/bp_fe_bht/mem_reg_270__0_/D CLK(rise) core_clk hold        -0.127
core/fe/pc_gen/bp_fe_bht/mem_reg_10__0_/D CLK(rise) core_clk hold         -0.127
core/fe/pc_gen/bp_fe_bht/mem_reg_78__0_/D CLK(rise) core_clk hold         -0.127
core/fe/pc_gen/bp_fe_bht/mem_reg_8__0_/D CLK(rise) core_clk hold          -0.127
core/fe/pc_gen/bp_fe_bht/mem_reg_13__0_/D CLK(rise) core_clk hold         -0.126
core/fe/pc_gen/bp_fe_bht/mem_reg_9__0_/D CLK(rise) core_clk hold          -0.126
core/fe/pc_gen/bp_fe_bht/mem_reg_12__0_/D CLK(rise) core_clk hold         -0.125
core/fe/pc_gen/bp_fe_bht/mem_reg_4__0_/D CLK(rise) core_clk hold          -0.123
core/fe/pc_gen/bp_fe_bht/mem_reg_64__0_/D CLK(rise) core_clk hold         -0.122
core/fe/pc_gen/bp_fe_bht/mem_reg_1__0_/D CLK(rise) core_clk hold          -0.121
core/fe/pc_gen/bp_fe_bht/mem_reg_5__0_/D CLK(rise) core_clk hold          -0.121
core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_34_/D CLK(rise) core_clk setup   -0.120
core/fe/pc_gen/bp_fe_bht/mem_reg_134__0_/D CLK(rise) core_clk hold        -0.120
core/fe/pc_gen/bp_fe_bht/mem_reg_69__0_/D CLK(rise) core_clk hold         -0.120
core/be/be_mem/dtlb/vtag_cam/mem_reg_0__19_/D CLK(rise) core_clk setup    -0.120
core/fe/pc_gen/bp_fe_bht/mem_reg_65__0_/D CLK(rise) core_clk hold         -0.120
core/fe/pc_gen/bp_fe_bht/mem_reg_327__0_/D CLK(rise) core_clk hold        -0.119
core/fe/pc_gen/bp_fe_bht/mem_reg_504__0_/D CLK(rise) core_clk hold        -0.119
core/fe/pc_gen/bp_fe_bht/mem_reg_135__0_/D CLK(rise) core_clk hold        -0.119
core/fe/pc_gen/bp_fe_bht/mem_reg_70__0_/D CLK(rise) core_clk hold         -0.119
core/fe/pc_gen/bp_fe_bht/mem_reg_326__0_/D CLK(rise) core_clk hold        -0.119
core/fe/pc_gen/bp_fe_bht/mem_reg_223__0_/D CLK(rise) core_clk hold        -0.119
core/fe/pc_gen/bp_fe_bht/mem_reg_505__0_/D CLK(rise) core_clk hold        -0.119
core/fe/pc_gen/bp_fe_bht/mem_reg_122__0_/D CLK(rise) core_clk hold        -0.119
core/fe/pc_gen/bp_fe_bht/mem_reg_392__0_/D CLK(rise) core_clk hold        -0.118
core/fe/pc_gen/bp_fe_bht/mem_reg_511__0_/D CLK(rise) core_clk hold        -0.118
core/fe/pc_gen/bp_fe_bht/mem_reg_331__0_/D CLK(rise) core_clk hold        -0.118
core/fe/pc_gen/bp_fe_bht/mem_reg_217__0_/D CLK(rise) core_clk hold        -0.118
core/fe/pc_gen/bp_fe_bht/mem_reg_60__0_/D CLK(rise) core_clk hold         -0.118
core/fe/pc_gen/bp_fe_bht/mem_reg_334__0_/D CLK(rise) core_clk hold        -0.118
core/fe/pc_gen/bp_fe_bht/mem_reg_335__0_/D CLK(rise) core_clk hold        -0.118
core/fe/pc_gen/bp_fe_bht/mem_reg_123__0_/D CLK(rise) core_clk hold        -0.118
core/fe/pc_gen/bp_fe_bht/mem_reg_509__0_/D CLK(rise) core_clk hold        -0.117
core/fe/pc_gen/bp_fe_bht/mem_reg_332__0_/D CLK(rise) core_clk hold        -0.117
core/fe/pc_gen/bp_fe_bht/mem_reg_329__0_/D CLK(rise) core_clk hold        -0.117
core/fe/pc_gen/bp_fe_bht/mem_reg_330__0_/D CLK(rise) core_clk hold        -0.117
core/fe/pc_gen/bp_fe_bht/mem_reg_510__0_/D CLK(rise) core_clk hold        -0.117
core/fe/pc_gen/bp_fe_bht/mem_reg_139__0_/D CLK(rise) core_clk hold        -0.117
core/fe/pc_gen/bp_fe_bht/mem_reg_138__0_/D CLK(rise) core_clk hold        -0.117
core/fe/pc_gen/bp_fe_bht/mem_reg_333__0_/D CLK(rise) core_clk hold        -0.117
core/fe/pc_gen/bp_fe_bht/mem_reg_136__0_/D CLK(rise) core_clk hold        -0.117
core/fe/pc_gen/bp_fe_bht/mem_reg_328__0_/D CLK(rise) core_clk hold        -0.117
core/fe/pc_gen/bp_fe_bht/mem_reg_393__0_/D CLK(rise) core_clk hold        -0.117
core/fe/pc_gen/bp_fe_bht/mem_reg_126__0_/D CLK(rise) core_clk hold        -0.117
core/fe/pc_gen/bp_fe_bht/mem_reg_506__0_/D CLK(rise) core_clk hold        -0.116
core/fe/pc_gen/bp_fe_bht/mem_reg_121__0_/D CLK(rise) core_clk hold        -0.116
core/fe/pc_gen/bp_fe_bht/mem_reg_142__0_/D CLK(rise) core_clk hold        -0.116
core/fe/pc_gen/bp_fe_bht/mem_reg_507__0_/D CLK(rise) core_clk hold        -0.116
core/be/be_mem/dtlb/vtag_cam/mem_reg_2__19_/D CLK(rise) core_clk setup    -0.116
core/fe/pc_gen/bp_fe_bht/mem_reg_143__0_/D CLK(rise) core_clk hold        -0.116
core/fe/pc_gen/bp_fe_bht/mem_reg_508__0_/D CLK(rise) core_clk hold        -0.115
core/be/be_mem/dtlb/vtag_cam/mem_reg_4__19_/D CLK(rise) core_clk setup    -0.115
core/fe/pc_gen/bp_fe_bht/mem_reg_137__0_/D CLK(rise) core_clk hold        -0.115
core/fe/pc_gen/bp_fe_bht/mem_reg_141__0_/D CLK(rise) core_clk hold        -0.115
core/fe/pc_gen/bp_fe_bht/mem_reg_127__0_/D CLK(rise) core_clk hold        -0.114
clint/clint_slice/mtimecmp_reg/data_r_reg_20_/D CLK(rise) core_clk hold   -0.114
core/fe/pc_gen/bp_fe_bht/mem_reg_140__0_/D CLK(rise) core_clk hold        -0.114
core/be/be_mem/dtlb/vtag_cam/mem_reg_7__19_/D CLK(rise) core_clk setup    -0.114
core/fe/pc_gen/bp_fe_bht/mem_reg_124__0_/D CLK(rise) core_clk hold        -0.113
core/fe/pc_gen/bp_fe_bht/mem_reg_125__0_/D CLK(rise) core_clk hold        -0.113
core/fe/pc_gen/bp_fe_bht/mem_reg_463__0_/D CLK(rise) core_clk hold        -0.113
core/fe/pc_gen/bp_fe_bht/mem_reg_144__0_/D CLK(rise) core_clk hold        -0.112
core/fe/pc_gen/bp_fe_bht/mem_reg_128__0_/D CLK(rise) core_clk hold        -0.112
core/fe/pc_gen/bp_fe_bht/mem_reg_464__0_/D CLK(rise) core_clk hold        -0.112
clint/clint_slice/mtimecmp_reg/data_r_reg_21_/D CLK(rise) core_clk hold   -0.112
clint/clint_slice/mtimecmp_reg/data_r_reg_22_/D CLK(rise) core_clk hold   -0.112
core/fe/pc_gen/bp_fe_bht/mem_reg_11__0_/D CLK(rise) core_clk hold         -0.112
core/fe/pc_gen/bp_fe_bht/mem_reg_130__0_/D CLK(rise) core_clk hold        -0.112
core/fe/pc_gen/bp_fe_bht/mem_reg_467__0_/D CLK(rise) core_clk hold        -0.112
core/fe/pc_gen/bp_fe_bht/mem_reg_325__0_/D CLK(rise) core_clk hold        -0.112
core/fe/pc_gen/bp_fe_bht/mem_reg_465__0_/D CLK(rise) core_clk hold        -0.112
core/fe/pc_gen/bp_fe_bht/mem_reg_321__0_/D CLK(rise) core_clk hold        -0.112
core/fe/pc_gen/bp_fe_bht/mem_reg_462__0_/D CLK(rise) core_clk hold        -0.112
core/fe/pc_gen/bp_fe_bht/mem_reg_471__0_/D CLK(rise) core_clk hold        -0.112
core/fe/pc_gen/bp_fe_bht/mem_reg_129__0_/D CLK(rise) core_clk hold        -0.111
core/fe/pc_gen/bp_fe_bht/mem_reg_66__0_/D CLK(rise) core_clk hold         -0.111
core/fe/pc_gen/bp_fe_bht/mem_reg_466__0_/D CLK(rise) core_clk hold        -0.111
core/fe/pc_gen/bp_fe_bht/mem_reg_15__0_/D CLK(rise) core_clk hold         -0.111
core/fe/pc_gen/bp_fe_bht/mem_reg_131__0_/D CLK(rise) core_clk hold        -0.111
core/fe/pc_gen/bp_fe_bht/mem_reg_133__0_/D CLK(rise) core_clk hold        -0.111
core/fe/pc_gen/bp_fe_bht/mem_reg_67__0_/D CLK(rise) core_clk hold         -0.111
core/fe/pc_gen/bp_fe_bht/mem_reg_322__0_/D CLK(rise) core_clk hold        -0.111
core/fe/pc_gen/bp_fe_bht/mem_reg_132__0_/D CLK(rise) core_clk hold        -0.111
core/fe/pc_gen/bp_fe_bht/mem_reg_257__0_/D CLK(rise) core_clk hold        -0.111
core/fe/pc_gen/bp_fe_bht/mem_reg_323__0_/D CLK(rise) core_clk hold        -0.111
core/fe/pc_gen/bp_fe_bht/mem_reg_14__0_/D CLK(rise) core_clk hold         -0.111
core/fe/pc_gen/bp_fe_bht/mem_reg_461__0_/D CLK(rise) core_clk hold        -0.110
core/fe/pc_gen/bp_fe_bht/mem_reg_256__0_/D CLK(rise) core_clk hold        -0.110
core/fe/pc_gen/bp_fe_bht/mem_reg_258__0_/D CLK(rise) core_clk hold        -0.109
core/fe/pc_gen/bp_fe_bht/mem_reg_260__0_/D CLK(rise) core_clk hold        -0.109
core/fe/pc_gen/bp_fe_bht/mem_reg_320__0_/D CLK(rise) core_clk hold        -0.109
core/fe/pc_gen/bp_fe_bht/mem_reg_277__0_/D CLK(rise) core_clk hold        -0.108
core/fe/pc_gen/bp_fe_bht/mem_reg_262__0_/D CLK(rise) core_clk hold        -0.108
core/fe/pc_gen/bp_fe_bht/mem_reg_259__0_/D CLK(rise) core_clk hold        -0.108
core/fe/pc_gen/bp_fe_bht/mem_reg_324__0_/D CLK(rise) core_clk hold        -0.107
core/fe/pc_gen/bp_fe_bht/mem_reg_27__0_/D CLK(rise) core_clk hold         -0.107
core/fe/pc_gen/bp_fe_bht/mem_reg_469__0_/D CLK(rise) core_clk hold        -0.106
core/fe/pc_gen/bp_fe_bht/mem_reg_342__0_/D CLK(rise) core_clk hold        -0.105
core/fe/pc_gen/bp_fe_bht/mem_reg_339__0_/D CLK(rise) core_clk hold        -0.105
core/fe/pc_gen/bp_fe_bht/mem_reg_343__0_/D CLK(rise) core_clk hold        -0.105
core/fe/pc_gen/bp_fe_bht/mem_reg_275__0_/D CLK(rise) core_clk hold        -0.105
core/fe/pc_gen/bp_fe_bht/mem_reg_25__0_/D CLK(rise) core_clk hold         -0.105
core/fe/pc_gen/bp_fe_bht/mem_reg_273__0_/D CLK(rise) core_clk hold        -0.105
core/fe/pc_gen/bp_fe_bht/mem_reg_20__0_/D CLK(rise) core_clk hold         -0.104
core/fe/pc_gen/bp_fe_bht/mem_reg_274__0_/D CLK(rise) core_clk hold        -0.103
core/fe/pc_gen/bp_fe_bht/mem_reg_149__0_/D CLK(rise) core_clk hold        -0.103
core/fe/pc_gen/bp_fe_bht/mem_reg_150__0_/D CLK(rise) core_clk hold        -0.102
core/fe/pc_gen/bp_fe_bht/mem_reg_468__0_/D CLK(rise) core_clk hold        -0.102
core/fe/pc_gen/bp_fe_bht/mem_reg_151__0_/D CLK(rise) core_clk hold        -0.102
core/fe/pc_gen/bp_fe_bht/mem_reg_212__0_/D CLK(rise) core_clk hold        -0.102
core/fe/pc_gen/bp_fe_bht/mem_reg_213__0_/D CLK(rise) core_clk hold        -0.102
core/fe/pc_gen/bp_fe_bht/mem_reg_86__0_/D CLK(rise) core_clk hold         -0.102
core/fe/pc_gen/bp_fe_bht/mem_reg_68__0_/D CLK(rise) core_clk hold         -0.102
core/fe/pc_gen/bp_fe_bht/mem_reg_460__0_/D CLK(rise) core_clk hold        -0.102
core/fe/pc_gen/bp_fe_bht/mem_reg_148__0_/D CLK(rise) core_clk hold        -0.102
core/fe/pc_gen/bp_fe_bht/mem_reg_210__0_/D CLK(rise) core_clk hold        -0.101
core/fe/pc_gen/bp_fe_bht/mem_reg_147__0_/D CLK(rise) core_clk hold        -0.101
core/fe/pc_gen/bp_fe_bht/mem_reg_209__0_/D CLK(rise) core_clk hold        -0.101
core/fe/pc_gen/bp_fe_bht/mem_reg_145__0_/D CLK(rise) core_clk hold        -0.101
core/fe/pc_gen/bp_fe_bht/mem_reg_211__0_/D CLK(rise) core_clk hold        -0.101
core/fe/pc_gen/bp_fe_bht/mem_reg_278__0_/D CLK(rise) core_clk hold        -0.101
core/fe/pc_gen/bp_fe_bht/mem_reg_23__0_/D CLK(rise) core_clk hold         -0.101
core/fe/pc_gen/bp_fe_bht/mem_reg_87__0_/D CLK(rise) core_clk hold         -0.101
core/fe/pc_gen/bp_fe_bht/mem_reg_272__0_/D CLK(rise) core_clk hold        -0.101
core/fe/pc_gen/bp_fe_bht/mem_reg_2__0_/D CLK(rise) core_clk hold          -0.101
core/fe/pc_gen/bp_fe_bht/mem_reg_71__0_/D CLK(rise) core_clk hold         -0.101
core/fe/pc_gen/bp_fe_bht/mem_reg_146__0_/D CLK(rise) core_clk hold        -0.100
core/fe/pc_gen/bp_fe_bht/mem_reg_83__0_/D CLK(rise) core_clk hold         -0.100
core/fe/pc_gen/bp_fe_bht/mem_reg_0__0_/D CLK(rise) core_clk hold          -0.100
core/fe/pc_gen/bp_fe_bht/mem_reg_208__0_/D CLK(rise) core_clk hold        -0.100
core/fe/pc_gen/bp_fe_bht/mem_reg_7__0_/D CLK(rise) core_clk hold          -0.100
core/fe/pc_gen/bp_fe_bht/mem_reg_22__0_/D CLK(rise) core_clk hold         -0.099
core/fe/pc_gen/bp_fe_bht/mem_reg_454__0_/D CLK(rise) core_clk hold        -0.099
core/fe/pc_gen/bp_fe_bht/mem_reg_6__0_/D CLK(rise) core_clk hold          -0.099
core/fe/pc_gen/bp_fe_bht/mem_reg_279__0_/D CLK(rise) core_clk hold        -0.099
core/fe/pc_gen/bp_fe_bht/mem_reg_16__0_/D CLK(rise) core_clk hold         -0.099
core/fe/pc_gen/bp_fe_bht/mem_reg_3__0_/D CLK(rise) core_clk hold          -0.099
core/fe/pc_gen/bp_fe_bht/mem_reg_390__0_/D CLK(rise) core_clk hold        -0.098
core/fe/pc_gen/bp_fe_bht/mem_reg_17__0_/D CLK(rise) core_clk hold         -0.098
core/fe/pc_gen/bp_fe_bht/mem_reg_18__0_/D CLK(rise) core_clk hold         -0.098
core/fe/pc_gen/bp_fe_bht/mem_reg_448__0_/D CLK(rise) core_clk hold        -0.098
core/fe/pc_gen/bp_fe_bht/mem_reg_385__0_/D CLK(rise) core_clk hold        -0.098
core/fe/pc_gen/bp_fe_bht/mem_reg_166__0_/D CLK(rise) core_clk hold        -0.097
core/fe/pc_gen/bp_fe_bht/mem_reg_449__0_/D CLK(rise) core_clk hold        -0.096
core/fe/pc_gen/bp_fe_bht/mem_reg_384__0_/D CLK(rise) core_clk hold        -0.096
core/fe/pc_gen/bp_fe_bht/mem_reg_482__0_/D CLK(rise) core_clk hold        -0.096
core/fe/pc_gen/bp_fe_bht/mem_reg_455__0_/D CLK(rise) core_clk hold        -0.096
core/fe/pc_gen/bp_fe_bht/mem_reg_450__0_/D CLK(rise) core_clk hold        -0.096
core/fe/pc_gen/bp_fe_bht/mem_reg_451__0_/D CLK(rise) core_clk hold        -0.096
core/fe/pc_gen/bp_fe_bht/mem_reg_214__0_/D CLK(rise) core_clk hold        -0.095
core/fe/pc_gen/bp_fe_bht/mem_reg_474__0_/D CLK(rise) core_clk hold        -0.095
core/fe/pc_gen/bp_fe_bht/mem_reg_163__0_/D CLK(rise) core_clk hold        -0.094
core/fe/pc_gen/bp_fe_bht/mem_reg_473__0_/D CLK(rise) core_clk hold        -0.094
core/fe/pc_gen/bp_fe_bht/mem_reg_483__0_/D CLK(rise) core_clk hold        -0.094
clint/cmd_buffer/full_r_reg/D CLK(rise)     core_clk     hold             -0.093
core/fe/pc_gen/bp_fe_bht/mem_reg_470__0_/D CLK(rise) core_clk hold        -0.093
core/fe/pc_gen/bp_fe_bht/mem_reg_478__0_/D CLK(rise) core_clk hold        -0.093
clint/resp_buffer/full_r_reg/D CLK(rise)    core_clk     hold             -0.093
core/fe/pc_gen/bp_fe_bht/mem_reg_416__0_/D CLK(rise) core_clk hold        -0.092
core/fe/pc_gen/bp_fe_bht/mem_reg_186__0_/D CLK(rise) core_clk hold        -0.092
core/fe/pc_gen/bp_fe_bht/mem_reg_206__0_/D CLK(rise) core_clk hold        -0.092
core/fe/pc_gen/bp_fe_bht/mem_reg_253__0_/D CLK(rise) core_clk hold        -0.092
core/fe/pc_gen/bp_fe_bht/mem_reg_397__0_/D CLK(rise) core_clk hold        -0.092
core/fe/pc_gen/bp_fe_bht/mem_reg_19__0_/D CLK(rise) core_clk hold         -0.092
core/fe/pc_gen/bp_fe_bht/mem_reg_399__0_/D CLK(rise) core_clk hold        -0.091
core/fe/pc_gen/bp_fe_bht/mem_reg_77__0_/D CLK(rise) core_clk hold         -0.091
core/fe/pc_gen/bp_fe_bht/mem_reg_401__0_/D CLK(rise) core_clk hold        -0.091
core/fe/pc_gen/bp_fe_bht/mem_reg_251__0_/D CLK(rise) core_clk hold        -0.091
core/fe/pc_gen/bp_fe_bht/mem_reg_26__0_/D CLK(rise) core_clk hold         -0.091
core/fe/pc_gen/bp_fe_bht/mem_reg_207__0_/D CLK(rise) core_clk hold        -0.091
core/fe/pc_gen/bp_fe_bht/mem_reg_437__0_/D CLK(rise) core_clk hold        -0.091
core/fe/pc_gen/bp_fe_bht/mem_reg_407__0_/D CLK(rise) core_clk hold        -0.091
core/fe/pc_gen/bp_fe_bht/mem_reg_396__0_/D CLK(rise) core_clk hold        -0.091
core/fe/pc_gen/bp_fe_bht/mem_reg_24__0_/D CLK(rise) core_clk hold         -0.091
core/fe/pc_gen/bp_fe_bht/mem_reg_76__0_/D CLK(rise) core_clk hold         -0.091
core/fe/pc_gen/bp_fe_bht/mem_reg_80__0_/D CLK(rise) core_clk hold         -0.091
core/fe/pc_gen/bp_fe_bht/mem_reg_422__0_/D CLK(rise) core_clk hold        -0.091
core/be/be_mem/dcache/uncached_load_data_r_reg_26_/D CLK(rise) core_clk hold   -0.091
core/fe/pc_gen/bp_fe_bht/mem_reg_280__0_/D CLK(rise) core_clk hold        -0.091
core/fe/pc_gen/bp_fe_bht/mem_reg_411__0_/D CLK(rise) core_clk hold        -0.091
core/fe/pc_gen/bp_fe_bht/mem_reg_281__0_/D CLK(rise) core_clk hold        -0.091
core/fe/pc_gen/bp_fe_bht/mem_reg_434__0_/D CLK(rise) core_clk hold        -0.091
core/fe/pc_gen/bp_fe_bht/mem_reg_283__0_/D CLK(rise) core_clk hold        -0.091
core/fe/pc_gen/bp_fe_bht/mem_reg_415__0_/D CLK(rise) core_clk hold        -0.091
core/fe/pc_gen/bp_fe_bht/mem_reg_419__0_/D CLK(rise) core_clk hold        -0.091
core/fe/pc_gen/bp_fe_bht/mem_reg_410__0_/D CLK(rise) core_clk hold        -0.090
core/fe/pc_gen/bp_fe_bht/mem_reg_248__0_/D CLK(rise) core_clk hold        -0.090
core/fe/pc_gen/bp_fe_bht/mem_reg_400__0_/D CLK(rise) core_clk hold        -0.090
core/fe/pc_gen/bp_fe_bht/mem_reg_187__0_/D CLK(rise) core_clk hold        -0.090
core/fe/pc_gen/bp_fe_bht/mem_reg_82__0_/D CLK(rise) core_clk hold         -0.090
core/fe/pc_gen/bp_fe_bht/mem_reg_201__0_/D CLK(rise) core_clk hold        -0.090
core/fe/pc_gen/bp_fe_bht/mem_reg_406__0_/D CLK(rise) core_clk hold        -0.090
core/fe/pc_gen/bp_fe_bht/mem_reg_404__0_/D CLK(rise) core_clk hold        -0.090
core/fe/pc_gen/bp_fe_bht/mem_reg_371__0_/D CLK(rise) core_clk hold        -0.090
core/fe/pc_gen/bp_fe_bht/mem_reg_88__0_/D CLK(rise) core_clk hold         -0.090
core/fe/pc_gen/bp_fe_bht/mem_reg_403__0_/D CLK(rise) core_clk hold        -0.090
core/fe/pc_gen/bp_fe_bht/mem_reg_430__0_/D CLK(rise) core_clk hold        -0.090
core/be/be_mem/dcache/uncached_load_data_r_reg_7_/D CLK(rise) core_clk hold   -0.089
clint/cmd_buffer/head_r_reg/D CLK(rise)     core_clk     hold             -0.089
core/fe/pc_gen/bp_fe_bht/mem_reg_282__0_/D CLK(rise) core_clk hold        -0.089
core/fe/pc_gen/bp_fe_bht/mem_reg_249__0_/D CLK(rise) core_clk hold        -0.089
core/fe/pc_gen/bp_fe_bht/mem_reg_418__0_/D CLK(rise) core_clk hold        -0.089
core/fe/pc_gen/bp_fe_bht/mem_reg_81__0_/D CLK(rise) core_clk hold         -0.089
core/fe/pc_gen/bp_fe_bht/mem_reg_357__0_/D CLK(rise) core_clk hold        -0.089
core/fe/pc_gen/bp_fe_bht/mem_reg_204__0_/D CLK(rise) core_clk hold        -0.089
core/fe/pc_gen/bp_fe_bht/mem_reg_429__0_/D CLK(rise) core_clk hold        -0.089
core/fe/pc_gen/bp_fe_bht/mem_reg_202__0_/D CLK(rise) core_clk hold        -0.089
core/fe/pc_gen/bp_fe_bht/mem_reg_405__0_/D CLK(rise) core_clk hold        -0.089
core/fe/pc_gen/bp_fe_bht/mem_reg_421__0_/D CLK(rise) core_clk hold        -0.089
core/fe/pc_gen/bp_fe_bht/mem_reg_417__0_/D CLK(rise) core_clk hold        -0.089
core/fe/pc_gen/bp_fe_bht/mem_reg_458__0_/D CLK(rise) core_clk hold        -0.089
core/fe/pc_gen/bp_fe_bht/mem_reg_216__0_/D CLK(rise) core_clk hold        -0.089
core/fe/pc_gen/bp_fe_bht/mem_reg_457__0_/D CLK(rise) core_clk hold        -0.089
core/fe/pc_gen/bp_fe_bht/mem_reg_84__0_/D CLK(rise) core_clk hold         -0.089
core/fe/pc_gen/bp_fe_bht/mem_reg_85__0_/D CLK(rise) core_clk hold         -0.089
core/fe/pc_gen/bp_fe_bht/mem_reg_300__0_/D CLK(rise) core_clk hold        -0.089
core/fe/pc_gen/bp_fe_bht/mem_reg_435__0_/D CLK(rise) core_clk hold        -0.089
core/fe/pc_gen/bp_fe_bht/mem_reg_456__0_/D CLK(rise) core_clk hold        -0.089
core/fe/pc_gen/bp_fe_bht/mem_reg_301__0_/D CLK(rise) core_clk hold        -0.088
core/fe/pc_gen/bp_fe_bht/mem_reg_368__0_/D CLK(rise) core_clk hold        -0.088
core/fe/pc_gen/bp_fe_bht/mem_reg_160__0_/D CLK(rise) core_clk hold        -0.088
core/fe/pc_gen/bp_fe_bht/mem_reg_303__0_/D CLK(rise) core_clk hold        -0.088
core/fe/pc_gen/bp_fe_bht/mem_reg_189__0_/D CLK(rise) core_clk hold        -0.088
core/fe/pc_gen/bp_fe_bht/mem_reg_370__0_/D CLK(rise) core_clk hold        -0.088
core/fe/pc_gen/bp_fe_bht/mem_reg_90__0_/D CLK(rise) core_clk hold         -0.088
core/fe/pc_gen/bp_fe_bht/mem_reg_402__0_/D CLK(rise) core_clk hold        -0.088
core/fe/pc_gen/bp_fe_bht/mem_reg_426__0_/D CLK(rise) core_clk hold        -0.088
core/fe/pc_gen/bp_fe_bht/mem_reg_234__0_/D CLK(rise) core_clk hold        -0.088
core/fe/pc_gen/bp_fe_bht/mem_reg_369__0_/D CLK(rise) core_clk hold        -0.088
core/fe/pc_gen/bp_fe_bht/mem_reg_297__0_/D CLK(rise) core_clk hold        -0.088
core/fe/pc_gen/bp_fe_bht/mem_reg_169__0_/D CLK(rise) core_clk hold        -0.088
core/fe/pc_gen/bp_fe_bht/mem_reg_296__0_/D CLK(rise) core_clk hold        -0.088
core/fe/pc_gen/bp_fe_bht/mem_reg_477__0_/D CLK(rise) core_clk hold        -0.088
core/fe/pc_gen/bp_fe_bht/mem_reg_398__0_/D CLK(rise) core_clk hold        -0.088
core/fe/pc_gen/bp_fe_bht/mem_reg_427__0_/D CLK(rise) core_clk hold        -0.088
core/be/be_mem/dcache/uncached_load_data_r_reg_2_/D CLK(rise) core_clk hold   -0.088
core/fe/pc_gen/bp_fe_bht/mem_reg_428__0_/D CLK(rise) core_clk hold        -0.087
core/fe/pc_gen/bp_fe_bht/mem_reg_168__0_/D CLK(rise) core_clk hold        -0.087
core/fe/pc_gen/bp_fe_bht/mem_reg_425__0_/D CLK(rise) core_clk hold        -0.087
core/fe/pc_gen/bp_fe_bht/mem_reg_436__0_/D CLK(rise) core_clk hold        -0.087
core/fe/pc_gen/bp_fe_bht/mem_reg_423__0_/D CLK(rise) core_clk hold        -0.087
core/fe/pc_gen/bp_fe_bht/mem_reg_424__0_/D CLK(rise) core_clk hold        -0.087
core/fe/pc_gen/bp_fe_bht/mem_reg_170__0_/D CLK(rise) core_clk hold        -0.087
core/fe/pc_gen/bp_fe_bht/mem_reg_219__0_/D CLK(rise) core_clk hold        -0.087
core/fe/pc_gen/bp_fe_bht/mem_reg_302__0_/D CLK(rise) core_clk hold        -0.087
core/fe/pc_gen/bp_fe_bht/mem_reg_162__0_/D CLK(rise) core_clk hold        -0.087
core/fe/pc_gen/bp_fe_bht/mem_reg_161__0_/D CLK(rise) core_clk hold        -0.086
core/fe/pc_gen/bp_fe_bht/mem_reg_173__0_/D CLK(rise) core_clk hold        -0.086
core/fe/pc_gen/bp_fe_bht/mem_reg_250__0_/D CLK(rise) core_clk hold        -0.086
core/fe/pc_gen/bp_fe_bht/mem_reg_35__0_/D CLK(rise) core_clk hold         -0.086
core/fe/pc_gen/bp_fe_bht/mem_reg_171__0_/D CLK(rise) core_clk hold        -0.086
core/fe/pc_gen/bp_fe_bht/mem_reg_255__0_/D CLK(rise) core_clk hold        -0.086
core/fe/pc_gen/bp_fe_bht/mem_reg_299__0_/D CLK(rise) core_clk hold        -0.086
core/fe/pc_gen/bp_fe_bht/mem_reg_414__0_/D CLK(rise) core_clk hold        -0.086
core/fe/pc_gen/bp_fe_bht/mem_reg_318__0_/D CLK(rise) core_clk hold        -0.086
core/fe/pc_gen/bp_fe_bht/mem_reg_34__0_/D CLK(rise) core_clk hold         -0.086
core/be/be_mem/dcache/uncached_load_data_r_reg_22_/D CLK(rise) core_clk hold   -0.086
core/fe/pc_gen/bp_fe_bht/mem_reg_172__0_/D CLK(rise) core_clk hold        -0.086
core/fe/pc_gen/bp_fe_bht/mem_reg_291__0_/D CLK(rise) core_clk hold        -0.086
core/fe/pc_gen/bp_fe_bht/mem_reg_452__0_/D CLK(rise) core_clk hold        -0.085
core/fe/pc_gen/bp_fe_bht/mem_reg_354__0_/D CLK(rise) core_clk hold        -0.085
core/fe/pc_gen/bp_fe_bht/mem_reg_491__0_/D CLK(rise) core_clk hold        -0.085
core/fe/pc_gen/bp_fe_bht/mem_reg_252__0_/D CLK(rise) core_clk hold        -0.085
clint/cmd_buffer/tail_r_reg/D CLK(rise)     core_clk     hold             -0.085
core/fe/pc_gen/bp_fe_bht/mem_reg_319__0_/D CLK(rise) core_clk hold        -0.085
core/fe/pc_gen/bp_fe_bht/mem_reg_355__0_/D CLK(rise) core_clk hold        -0.085
core/fe/pc_gen/bp_fe_bht/mem_reg_447__0_/D CLK(rise) core_clk hold        -0.085
core/fe/pc_gen/bp_fe_bht/mem_reg_408__0_/D CLK(rise) core_clk hold        -0.085
core/fe/pc_gen/bp_fe_bht/mem_reg_254__0_/D CLK(rise) core_clk hold        -0.084
core/fe/pc_gen/bp_fe_bht/mem_reg_420__0_/D CLK(rise) core_clk hold        -0.084
core/fe/pc_gen/bp_fe_bht/mem_reg_190__0_/D CLK(rise) core_clk hold        -0.084
core/fe/pc_gen/bp_fe_bht/mem_reg_184__0_/D CLK(rise) core_clk hold        -0.084
core/fe/pc_gen/bp_fe_bht/mem_reg_185__0_/D CLK(rise) core_clk hold        -0.084
core/fe/pc_gen/bp_fe_bht/mem_reg_226__0_/D CLK(rise) core_clk hold        -0.083
core/fe/pc_gen/bp_fe_bht/mem_reg_215__0_/D CLK(rise) core_clk hold        -0.083
core/fe/pc_gen/bp_fe_bht/mem_reg_446__0_/D CLK(rise) core_clk hold        -0.083
core/fe/pc_gen/bp_fe_bht/mem_reg_120__0_/D CLK(rise) core_clk hold        -0.083
core/be/be_mem/dcache/uncached_load_data_r_reg_24_/D CLK(rise) core_clk hold   -0.083
core/fe/pc_gen/bp_fe_bht/mem_reg_188__0_/D CLK(rise) core_clk hold        -0.083
core/fe/pc_gen/bp_fe_bht/mem_reg_413__0_/D CLK(rise) core_clk hold        -0.083
core/fe/pc_gen/bp_fe_bht/mem_reg_472__0_/D CLK(rise) core_clk hold        -0.082
core/fe/pc_gen/bp_fe_bht/mem_reg_238__0_/D CLK(rise) core_clk hold        -0.082
clint/clint_slice/mipi_reg/data_r_reg_0_/D CLK(rise) core_clk hold        -0.082
core/fe/pc_gen/bp_fe_bht/mem_reg_412__0_/D CLK(rise) core_clk hold        -0.082
core/fe/pc_gen/bp_fe_bht/mem_reg_237__0_/D CLK(rise) core_clk hold        -0.082
core/fe/pc_gen/bp_fe_bht/mem_reg_225__0_/D CLK(rise) core_clk hold        -0.082
core/fe/pc_gen/bp_fe_bht/mem_reg_409__0_/D CLK(rise) core_clk hold        -0.082
core/fe/pc_gen/bp_fe_bht/mem_reg_224__0_/D CLK(rise) core_clk hold        -0.082
core/fe/pc_gen/bp_fe_bht/mem_reg_233__0_/D CLK(rise) core_clk hold        -0.082
core/fe/pc_gen/bp_fe_bht/mem_reg_236__0_/D CLK(rise) core_clk hold        -0.082
core/fe/pc_gen/bp_fe_bht/mem_reg_290__0_/D CLK(rise) core_clk hold        -0.081
core/fe/pc_gen/bp_fe_bht/mem_reg_196__0_/D CLK(rise) core_clk hold        -0.081
core/fe/pc_gen/bp_fe_bht/mem_reg_191__0_/D CLK(rise) core_clk hold        -0.081
core/fe/pc_gen/bp_fe_bht/mem_reg_239__0_/D CLK(rise) core_clk hold        -0.081
clint/clint_slice/plic_reg/data_r_reg_0_/D CLK(rise) core_clk hold        -0.081
core/fe/pc_gen/bp_fe_bht/mem_reg_91__0_/D CLK(rise) core_clk hold         -0.081
core/fe/pc_gen/bp_fe_bht/mem_reg_229__0_/D CLK(rise) core_clk hold        -0.081
core/fe/pc_gen/bp_fe_bht/mem_reg_193__0_/D CLK(rise) core_clk hold        -0.081
core/fe/pc_gen/bp_fe_bht/mem_reg_337__0_/D CLK(rise) core_clk hold        -0.080
core/fe/pc_gen/bp_fe_bht/mem_reg_386__0_/D CLK(rise) core_clk hold        -0.080
core/fe/pc_gen/bp_fe_bht/mem_reg_230__0_/D CLK(rise) core_clk hold        -0.080
core/be/be_mem/dcache/uncached_load_data_r_reg_1_/D CLK(rise) core_clk hold   -0.080
core/fe/pc_gen/bp_fe_bht/mem_reg_21__0_/D CLK(rise) core_clk hold         -0.080
core/fe/pc_gen/bp_fe_bht/mem_reg_197__0_/D CLK(rise) core_clk hold        -0.080
core/fe/pc_gen/bp_fe_bht/mem_reg_228__0_/D CLK(rise) core_clk hold        -0.080
core/fe/pc_gen/bp_fe_bht/mem_reg_194__0_/D CLK(rise) core_clk hold        -0.080
core/fe/pc_gen/bp_fe_bht/mem_reg_232__0_/D CLK(rise) core_clk hold        -0.080
core/fe/pc_gen/bp_fe_bht/mem_reg_195__0_/D CLK(rise) core_clk hold        -0.080
core/fe/pc_gen/bp_fe_bht/mem_reg_29__0_/D CLK(rise) core_clk hold         -0.080
clint/resp_buffer/tail_r_reg/D CLK(rise)    core_clk     hold             -0.080
core/fe/pc_gen/bp_fe_bht/mem_reg_347__0_/D CLK(rise) core_clk hold        -0.080
core/fe/pc_gen/bp_fe_bht/mem_reg_227__0_/D CLK(rise) core_clk hold        -0.080
clint/resp_buffer/head_r_reg/D CLK(rise)    core_clk     hold             -0.079
core/fe/pc_gen/bp_fe_bht/mem_reg_388__0_/D CLK(rise) core_clk hold        -0.079
core/fe/pc_gen/bp_fe_bht/mem_reg_338__0_/D CLK(rise) core_clk hold        -0.079
core/fe/pc_gen/bp_fe_bht/mem_reg_389__0_/D CLK(rise) core_clk hold        -0.079
core/fe/pc_gen/bp_fe_bht/mem_reg_391__0_/D CLK(rise) core_clk hold        -0.079
core/fe/pc_gen/bp_fe_bht/mem_reg_198__0_/D CLK(rise) core_clk hold        -0.079
core/fe/pc_gen/bp_fe_bht/mem_reg_490__0_/D CLK(rise) core_clk hold        -0.079
core/fe/pc_gen/bp_fe_bht/mem_reg_192__0_/D CLK(rise) core_clk hold        -0.079
core/fe/pc_gen/bp_fe_bht/mem_reg_387__0_/D CLK(rise) core_clk hold        -0.079
core/fe/pc_gen/bp_fe_bht/mem_reg_231__0_/D CLK(rise) core_clk hold        -0.079
core/fe/pc_gen/bp_fe_bht/mem_reg_30__0_/D CLK(rise) core_clk hold         -0.079
core/fe/pc_gen/bp_fe_bht/mem_reg_336__0_/D CLK(rise) core_clk hold        -0.078
core/fe/pc_gen/bp_fe_bht/mem_reg_28__0_/D CLK(rise) core_clk hold         -0.078
core/be/be_mem/dcache/uncached_load_data_r_reg_15_/D CLK(rise) core_clk hold   -0.078
core/fe/pc_gen/bp_fe_bht/mem_reg_242__0_/D CLK(rise) core_clk hold        -0.078
core/be/be_mem/dcache/uncached_load_data_r_reg_3_/D CLK(rise) core_clk hold   -0.077
core/be/be_mem/dcache/uncached_load_data_r_reg_13_/D CLK(rise) core_clk hold   -0.077
core/fe/pc_gen/bp_fe_bht/mem_reg_199__0_/D CLK(rise) core_clk hold        -0.077
core/fe/pc_gen/bp_fe_bht/mem_reg_243__0_/D CLK(rise) core_clk hold        -0.077
core/fe/pc_gen/bp_fe_bht/mem_reg_74__0_/D CLK(rise) core_clk hold         -0.076
core/fe/pc_gen/bp_fe_bht/mem_reg_373__0_/D CLK(rise) core_clk hold        -0.076
core/fe/pc_gen/bp_fe_bht/mem_reg_346__0_/D CLK(rise) core_clk hold        -0.076
core/be/be_mem/dcache/uncached_load_data_r_reg_8_/D CLK(rise) core_clk hold   -0.076
core/be/be_mem/dcache/uncached_load_data_r_reg_18_/D CLK(rise) core_clk hold   -0.075
core/fe/pc_gen/bp_fe_bht/mem_reg_395__0_/D CLK(rise) core_clk hold        -0.075
core/fe/pc_gen/bp_fe_bht/mem_reg_72__0_/D CLK(rise) core_clk hold         -0.075
core/fe/pc_gen/bp_fe_bht/mem_reg_75__0_/D CLK(rise) core_clk hold         -0.075
core/be/be_mem/dcache/uncached_load_data_r_reg_10_/D CLK(rise) core_clk hold   -0.075
core/fe/pc_gen/bp_fe_bht/mem_reg_341__0_/D CLK(rise) core_clk hold        -0.074
core/be/be_mem/dcache/uncached_load_data_r_reg_11_/D CLK(rise) core_clk hold   -0.074
core/fe/pc_gen/bp_fe_bht/mem_reg_73__0_/D CLK(rise) core_clk hold         -0.074
core/fe/pc_gen/bp_fe_bht/mem_reg_365__0_/D CLK(rise) core_clk hold        -0.074
core/fe/pc_gen/bp_fe_bht/mem_reg_367__0_/D CLK(rise) core_clk hold        -0.074
core/fe/pc_gen/bp_fe_bht/mem_reg_362__0_/D CLK(rise) core_clk hold        -0.073
core/fe/pc_gen/bp_fe_bht/mem_reg_340__0_/D CLK(rise) core_clk hold        -0.073
core/be/be_mem/dcache/uncached_load_data_r_reg_17_/D CLK(rise) core_clk hold   -0.073
core/fe/pc_gen/bp_fe_bht/mem_reg_364__0_/D CLK(rise) core_clk hold        -0.073
core/fe/pc_gen/bp_fe_bht/mem_reg_366__0_/D CLK(rise) core_clk hold        -0.073
core/fe/pc_gen/bp_fe_bht/mem_reg_360__0_/D CLK(rise) core_clk hold        -0.072
core/fe/pc_gen/bp_fe_bht/mem_reg_276__0_/D CLK(rise) core_clk hold        -0.072
core/be/be_mem/dcache/uncached_load_data_r_reg_5_/D CLK(rise) core_clk hold   -0.072
core/fe/pc_gen/bp_fe_bht/mem_reg_363__0_/D CLK(rise) core_clk hold        -0.072
core/fe/pc_gen/bp_fe_bht/mem_reg_361__0_/D CLK(rise) core_clk hold        -0.072
core/fe/pc_gen/bp_fe_bht/mem_reg_453__0_/D CLK(rise) core_clk hold        -0.072
core/fe/pc_gen/bp_fe_bht/mem_reg_111__0_/D CLK(rise) core_clk hold        -0.072
core/be/be_mem/dcache/uncached_load_data_r_reg_20_/D CLK(rise) core_clk hold   -0.072
core/fe/pc_gen/bp_fe_bht/mem_reg_270__1_/D CLK(rise) core_clk hold        -0.071
core/fe/pc_gen/bp_fe_bht/mem_reg_267__1_/D CLK(rise) core_clk hold        -0.071
core/be/be_mem/dcache/uncached_load_data_r_reg_23_/D CLK(rise) core_clk hold   -0.071
core/fe/pc_gen/bp_fe_bht/mem_reg_269__1_/D CLK(rise) core_clk hold        -0.071
core/fe/pc_gen/bp_fe_bht/mem_reg_41__0_/D CLK(rise) core_clk hold         -0.071
core/fe/pc_gen/bp_fe_bht/mem_reg_47__0_/D CLK(rise) core_clk hold         -0.071
core/fe/pc_gen/bp_fe_bht/mem_reg_394__0_/D CLK(rise) core_clk hold        -0.071
core/fe/pc_gen/bp_fe_bht/mem_reg_44__0_/D CLK(rise) core_clk hold         -0.071
core/fe/pc_gen/bp_fe_bht/mem_reg_107__0_/D CLK(rise) core_clk hold        -0.070
core/be/be_mem/dcache/uncached_load_data_r_reg_63_/D CLK(rise) core_clk hold   -0.070
core/fe/pc_gen/bp_fe_bht/mem_reg_45__0_/D CLK(rise) core_clk hold         -0.070
core/fe/pc_gen/bp_fe_bht/mem_reg_40__0_/D CLK(rise) core_clk hold         -0.070
core/fe/pc_gen/bp_fe_bht/mem_reg_42__0_/D CLK(rise) core_clk hold         -0.070
core/fe/pc_gen/bp_fe_bht/mem_reg_46__0_/D CLK(rise) core_clk hold         -0.070
core/fe/pc_gen/bp_fe_bht/mem_reg_43__0_/D CLK(rise) core_clk hold         -0.070
core/fe/pc_gen/bp_fe_bht/mem_reg_501__0_/D CLK(rise) core_clk hold        -0.070
core/fe/pc_gen/bp_fe_bht/mem_reg_110__0_/D CLK(rise) core_clk hold        -0.070
core/fe/pc_gen/bp_fe_bht/mem_reg_104__0_/D CLK(rise) core_clk hold        -0.069
core/fe/pc_gen/bp_fe_bht/mem_reg_108__0_/D CLK(rise) core_clk hold        -0.069
core/fe/pc_gen/bp_fe_bht/mem_reg_335__1_/D CLK(rise) core_clk hold        -0.069
core/fe/pc_gen/bp_fe_bht/mem_reg_174__0_/D CLK(rise) core_clk hold        -0.069
core/fe/pc_gen/bp_fe_bht/mem_reg_298__0_/D CLK(rise) core_clk hold        -0.069
core/fe/pc_gen/bp_fe_bht/mem_reg_498__0_/D CLK(rise) core_clk hold        -0.069
core/fe/pc_gen/bp_fe_bht/mem_reg_175__0_/D CLK(rise) core_clk hold        -0.068
core/fe/pc_gen/bp_fe_bht/mem_reg_105__0_/D CLK(rise) core_clk hold        -0.068
core/fe/pc_gen/bp_fe_bht/mem_reg_109__0_/D CLK(rise) core_clk hold        -0.068
core/fe/pc_gen/bp_fe_bht/mem_reg_205__0_/D CLK(rise) core_clk hold        -0.068
core/be/be_mem/dcache/uncached_load_data_r_reg_0_/D CLK(rise) core_clk hold   -0.068
core/fe/pc_gen/bp_fe_bht/mem_reg_39__0_/D CLK(rise) core_clk hold         -0.068
core/fe/pc_gen/bp_fe_bht/mem_reg_499__0_/D CLK(rise) core_clk hold        -0.068
core/fe/pc_gen/bp_fe_bht/mem_reg_359__0_/D CLK(rise) core_clk hold        -0.068
core/fe/pc_gen/bp_fe_bht/mem_reg_38__0_/D CLK(rise) core_clk hold         -0.067
core/fe/pc_gen/bp_fe_bht/mem_reg_106__0_/D CLK(rise) core_clk hold        -0.067
core/fe/pc_gen/bp_fe_bht/mem_reg_503__0_/D CLK(rise) core_clk hold        -0.067
core/fe/pc_gen/bp_fe_bht/mem_reg_502__0_/D CLK(rise) core_clk hold        -0.066
core/be/be_mem/dcache/uncached_load_data_r_reg_19_/D CLK(rise) core_clk hold   -0.066
core/fe/pc_gen/bp_fe_bht/mem_reg_431__0_/D CLK(rise) core_clk hold        -0.066
core/fe/pc_gen/bp_fe_bht/mem_reg_1__1_/D CLK(rise) core_clk hold          -0.066
core/fe/pc_gen/bp_fe_bht/mem_reg_200__0_/D CLK(rise) core_clk hold        -0.066
core/be/be_mem/dcache/uncached_load_data_r_reg_16_/D CLK(rise) core_clk hold   -0.065
core/be/be_mem/dcache/uncached_load_data_r_reg_14_/D CLK(rise) core_clk hold   -0.065
core/fe/pc_gen/bp_fe_bht/mem_reg_261__0_/D CLK(rise) core_clk hold        -0.065
core/be/be_mem/dcache/uncached_load_data_r_reg_21_/D CLK(rise) core_clk hold   -0.065
core/fe/pc_gen/bp_fe_bht/mem_reg_263__0_/D CLK(rise) core_clk hold        -0.065
core/fe/pc_gen/bp_fe_bht/mem_reg_481__0_/D CLK(rise) core_clk hold        -0.064
core/fe/pc_gen/bp_fe_bht/mem_reg_358__0_/D CLK(rise) core_clk hold        -0.064
core/fe/pc_gen/bp_fe_bht/mem_reg_153__0_/D CLK(rise) core_clk hold        -0.064
core/fe/pc_gen/bp_fe_bht/mem_reg_486__0_/D CLK(rise) core_clk hold        -0.064
core/fe/pc_gen/bp_fe_bht/mem_reg_157__0_/D CLK(rise) core_clk hold        -0.064
core/fe/pc_gen/bp_fe_bht/mem_reg_101__0_/D CLK(rise) core_clk hold        -0.064
core/fe/pc_gen/bp_fe_bht/mem_reg_487__0_/D CLK(rise) core_clk hold        -0.063
core/fe/pc_gen/bp_fe_bht/mem_reg_328__1_/D CLK(rise) core_clk hold        -0.063
core/fe/pc_gen/bp_fe_bht/mem_reg_485__0_/D CLK(rise) core_clk hold        -0.063
core/fe/pc_gen/bp_fe_bht/mem_reg_480__0_/D CLK(rise) core_clk hold        -0.063
core/fe/pc_gen/bp_fe_bht/mem_reg_506__1_/D CLK(rise) core_clk hold        -0.063
core/fe/pc_gen/bp_fe_bht/mem_reg_32__0_/D CLK(rise) core_clk hold         -0.063
core/fe/pc_gen/bp_fe_bht/mem_reg_100__0_/D CLK(rise) core_clk hold        -0.063
core/fe/pc_gen/bp_fe_bht/mem_reg_352__0_/D CLK(rise) core_clk hold        -0.062
core/fe/pc_gen/bp_fe_bht/mem_reg_345__0_/D CLK(rise) core_clk hold        -0.062
core/fe/pc_gen/bp_fe_bht/mem_reg_203__0_/D CLK(rise) core_clk hold        -0.062
core/fe/pc_gen/bp_fe_bht/mem_reg_509__1_/D CLK(rise) core_clk hold        -0.062
core/fe/pc_gen/bp_fe_bht/mem_reg_103__0_/D CLK(rise) core_clk hold        -0.062
core/fe/pc_gen/bp_fe_bht/mem_reg_329__1_/D CLK(rise) core_clk hold        -0.062
core/fe/pc_gen/bp_fe_bht/mem_reg_33__0_/D CLK(rise) core_clk hold         -0.062
core/fe/pc_gen/bp_fe_bht/mem_reg_510__1_/D CLK(rise) core_clk hold        -0.061
core/fe/pc_gen/bp_fe_bht/mem_reg_348__0_/D CLK(rise) core_clk hold        -0.061
core/fe/pc_gen/bp_fe_bht/mem_reg_122__1_/D CLK(rise) core_clk hold        -0.061
core/fe/pc_gen/bp_fe_bht/mem_reg_156__0_/D CLK(rise) core_clk hold        -0.061
core/fe/pc_gen/bp_fe_bht/mem_reg_484__0_/D CLK(rise) core_clk hold        -0.061
core/fe/pc_gen/bp_fe_bht/mem_reg_37__0_/D CLK(rise) core_clk hold         -0.061
core/fe/pc_gen/bp_fe_bht/mem_reg_15__1_/D CLK(rise) core_clk hold         -0.061
core/fe/pc_gen/bp_fe_bht/mem_reg_344__0_/D CLK(rise) core_clk hold        -0.061
core/fe/pc_gen/bp_fe_bht/mem_reg_152__0_/D CLK(rise) core_clk hold        -0.061
core/fe/pc_gen/bp_fe_bht/mem_reg_245__0_/D CLK(rise) core_clk hold        -0.061
core/fe/pc_gen/bp_fe_bht/mem_reg_36__0_/D CLK(rise) core_clk hold         -0.061
core/fe/pc_gen/bp_fe_bht/mem_reg_353__0_/D CLK(rise) core_clk hold        -0.060
core/fe/pc_gen/bp_fe_bht/mem_reg_351__0_/D CLK(rise) core_clk hold        -0.060
core/fe/pc_gen/bp_fe_bht/mem_reg_356__0_/D CLK(rise) core_clk hold        -0.060
core/be/be_mem/dcache/uncached_load_data_r_reg_12_/D CLK(rise) core_clk hold   -0.060
core/fe/pc_gen/bp_fe_bht/mem_reg_139__1_/D CLK(rise) core_clk hold        -0.060
core/fe/pc_gen/bp_fe_bht/mem_reg_350__0_/D CLK(rise) core_clk hold        -0.060
core/fe/pc_gen/bp_fe_bht/mem_reg_349__0_/D CLK(rise) core_clk hold        -0.060
core/fe/pc_gen/bp_fe_bht/mem_reg_459__0_/D CLK(rise) core_clk hold        -0.059
core/fe/pc_gen/bp_fe_bht/mem_reg_140__1_/D CLK(rise) core_clk hold        -0.059
core/fe/pc_gen/bp_fe_bht/mem_reg_382__0_/D CLK(rise) core_clk hold        -0.059
core/fe/pc_gen/bp_fe_bht/mem_reg_460__1_/D CLK(rise) core_clk hold        -0.058
core/fe/pc_gen/bp_fe_bht/mem_reg_11__1_/D CLK(rise) core_clk hold         -0.057
core/fe/pc_gen/bp_fe_bht/mem_reg_286__0_/D CLK(rise) core_clk hold        -0.057
core/fe/pc_gen/bp_fe_bht/mem_reg_284__0_/D CLK(rise) core_clk hold        -0.057
core/fe/pc_gen/bp_fe_bht/mem_reg_130__1_/D CLK(rise) core_clk hold        -0.056
core/be/be_mem/dcache/uncached_load_data_r_reg_4_/D CLK(rise) core_clk hold   -0.056
core/fe/pc_gen/bp_fe_bht/mem_reg_31__0_/D CLK(rise) core_clk hold         -0.056
core/fe/pc_gen/bp_fe_bht/mem_reg_287__0_/D CLK(rise) core_clk hold        -0.055
core/fe/pc_gen/bp_fe_bht/mem_reg_4__1_/D CLK(rise) core_clk hold          -0.055
core/fe/pc_gen/bp_fe_bht/mem_reg_99__0_/D CLK(rise) core_clk hold         -0.054
core/be/be_mem/dcache/uncached_load_data_r_reg_6_/D CLK(rise) core_clk hold   -0.054
core/fe/pc_gen/bp_fe_bht/mem_reg_461__1_/D CLK(rise) core_clk hold        -0.054
core/fe/pc_gen/bp_fe_bht/mem_reg_102__0_/D CLK(rise) core_clk hold        -0.054
clint/clint_slice/mtime_counter/count_o_reg_20_/D CLK(rise) core_clk hold   -0.054
core/fe/pc_gen/bp_fe_bht/mem_reg_132__1_/D CLK(rise) core_clk hold        -0.053
clint/clint_slice/mtime_counter/count_o_reg_22_/D CLK(rise) core_clk hold   -0.053
core/fe/pc_gen/bp_fe_bht/mem_reg_294__0_/D CLK(rise) core_clk hold        -0.053
core/fe/pc_gen/bp_fe_bht/mem_reg_507__1_/D CLK(rise) core_clk hold        -0.053
core/fe/pc_gen/bp_fe_bht/mem_reg_164__0_/D CLK(rise) core_clk hold        -0.052
core/fe/pc_gen/bp_fe_bht/mem_reg_207__1_/D CLK(rise) core_clk hold        -0.052
core/fe/pc_gen/bp_fe_bht/mem_reg_165__0_/D CLK(rise) core_clk hold        -0.052
core/fe/pc_gen/bp_fe_bht/mem_reg_324__1_/D CLK(rise) core_clk hold        -0.052
core/fe/pc_gen/bp_fe_bht/mem_reg_96__0_/D CLK(rise) core_clk hold         -0.052
core/fe/pc_gen/bp_fe_bht/mem_reg_495__0_/D CLK(rise) core_clk hold        -0.052
core/fe/pc_gen/bp_fe_bht/mem_reg_374__0_/D CLK(rise) core_clk hold        -0.052
core/fe/pc_gen/bp_fe_bht/mem_reg_375__0_/D CLK(rise) core_clk hold        -0.051
core/fe/pc_gen/bp_fe_bht/mem_reg_315__0_/D CLK(rise) core_clk hold        -0.051
core/fe/pc_gen/bp_fe_bht/mem_reg_78__1_/D CLK(rise) core_clk hold         -0.051
core/fe/pc_gen/bp_fe_bht/mem_reg_314__0_/D CLK(rise) core_clk hold        -0.051
core/fe/pc_gen/bp_fe_bht/mem_reg_98__0_/D CLK(rise) core_clk hold         -0.051
core/fe/pc_gen/bp_fe_bht/mem_reg_167__0_/D CLK(rise) core_clk hold        -0.050
core/fe/pc_gen/bp_fe_bht/mem_reg_97__0_/D CLK(rise) core_clk hold         -0.050
core/fe/pc_gen/bp_fe_bht/mem_reg_445__0_/D CLK(rise) core_clk hold        -0.050
clint/clint_slice/mtime_counter/count_o_reg_21_/D CLK(rise) core_clk hold   -0.050
core/fe/pc_gen/bp_fe_bht/mem_reg_317__0_/D CLK(rise) core_clk hold        -0.050
core/fe/pc_gen/bp_fe_bht/mem_reg_372__0_/D CLK(rise) core_clk hold        -0.050
core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_170_/D CLK(rise) core_clk setup   -0.050
core/fe/pc_gen/bp_fe_bht/mem_reg_159__0_/D CLK(rise) core_clk hold        -0.049
core/fe/pc_gen/bp_fe_bht/mem_reg_316__0_/D CLK(rise) core_clk hold        -0.049
core/fe/pc_gen/bp_fe_bht/mem_reg_181__0_/D CLK(rise) core_clk hold        -0.049
core/be/be_mem/dtlb/vtag_cam/mem_reg_0__18_/D CLK(rise) core_clk setup    -0.049
core/fe/pc_gen/bp_fe_bht/mem_reg_441__0_/D CLK(rise) core_clk hold        -0.049
core/fe/pc_gen/bp_fe_bht/mem_reg_183__0_/D CLK(rise) core_clk hold        -0.049
core/fe/pc_gen/bp_fe_bht/mem_reg_313__0_/D CLK(rise) core_clk hold        -0.049
core/fe/pc_gen/bp_fe_bht/mem_reg_158__0_/D CLK(rise) core_clk hold        -0.049
core/fe/pc_gen/bp_fe_bht/mem_reg_444__0_/D CLK(rise) core_clk hold        -0.049
core/fe/pc_gen/bp_fe_bht/mem_reg_21__1_/D CLK(rise) core_clk hold         -0.048
core/fe/pc_gen/bp_fe_bht/mem_reg_180__0_/D CLK(rise) core_clk hold        -0.048
core/fe/pc_gen/bp_fe_bht/mem_reg_182__0_/D CLK(rise) core_clk hold        -0.048
core/fe/pc_gen/bp_fe_bht/mem_reg_119__0_/D CLK(rise) core_clk hold        -0.048
core/fe/pc_gen/bp_fe_bht/mem_reg_240__0_/D CLK(rise) core_clk hold        -0.048
core/fe/pc_gen/bp_fe_bht/mem_reg_154__0_/D CLK(rise) core_clk hold        -0.048
core/fe/pc_gen/bp_fe_bht/mem_reg_241__0_/D CLK(rise) core_clk hold        -0.048
core/fe/pc_gen/bp_fe_bht/mem_reg_432__0_/D CLK(rise) core_clk hold        -0.047
core/fe/pc_gen/bp_fe_bht/mem_reg_244__0_/D CLK(rise) core_clk hold        -0.047
core/fe/pc_gen/bp_fe_bht/mem_reg_288__0_/D CLK(rise) core_clk hold        -0.047
core/fe/pc_gen/bp_fe_bht/mem_reg_247__0_/D CLK(rise) core_clk hold        -0.047
core/fe/pc_gen/bp_fe_bht/mem_reg_433__0_/D CLK(rise) core_clk hold        -0.047
core/fe/pc_gen/bp_fe_bht/mem_reg_246__0_/D CLK(rise) core_clk hold        -0.047
core/fe/pc_gen/bp_fe_bht/mem_reg_289__0_/D CLK(rise) core_clk hold        -0.047
core/fe/pc_gen/bp_fe_bht/mem_reg_95__0_/D CLK(rise) core_clk hold         -0.047
core/fe/pc_gen/bp_fe_bht/mem_reg_496__0_/D CLK(rise) core_clk hold        -0.047
core/fe/pc_gen/bp_fe_bht/mem_reg_155__0_/D CLK(rise) core_clk hold        -0.046
core/fe/pc_gen/bp_fe_bht/mem_reg_383__0_/D CLK(rise) core_clk hold        -0.046
core/fe/pc_gen/bp_fe_bht/mem_reg_285__0_/D CLK(rise) core_clk hold        -0.046
core/fe/pc_gen/bp_fe_bht/mem_reg_465__1_/D CLK(rise) core_clk hold        -0.046
core/fe/pc_gen/bp_fe_bht/mem_reg_307__0_/D CLK(rise) core_clk hold        -0.046
core/fe/pc_gen/bp_fe_bht/mem_reg_51__0_/D CLK(rise) core_clk hold         -0.046
core/fe/pc_gen/bp_fe_bht/mem_reg_320__1_/D CLK(rise) core_clk hold        -0.046
core/fe/pc_gen/bp_fe_bht/mem_reg_235__0_/D CLK(rise) core_clk hold        -0.045
core/fe/pc_gen/bp_fe_bht/mem_reg_292__0_/D CLK(rise) core_clk hold        -0.045
core/fe/pc_gen/bp_fe_bht/mem_reg_112__0_/D CLK(rise) core_clk hold        -0.045
core/fe/pc_gen/bp_fe_bht/mem_reg_500__0_/D CLK(rise) core_clk hold        -0.045
core/fe/pc_gen/bp_fe_bht/mem_reg_118__0_/D CLK(rise) core_clk hold        -0.045
core/fe/pc_gen/bp_fe_bht/mem_reg_494__0_/D CLK(rise) core_clk hold        -0.045
core/fe/pc_gen/bp_fe_bht/mem_reg_497__0_/D CLK(rise) core_clk hold        -0.045
core/fe/pc_gen/bp_fe_bht/mem_reg_440__0_/D CLK(rise) core_clk hold        -0.045
core/fe/pc_gen/bp_fe_bht/mem_reg_295__0_/D CLK(rise) core_clk hold        -0.044
core/fe/pc_gen/bp_fe_bht/mem_reg_488__0_/D CLK(rise) core_clk hold        -0.044
core/fe/pc_gen/bp_fe_bht/mem_reg_258__1_/D CLK(rise) core_clk hold        -0.044
core/fe/pc_gen/bp_fe_bht/mem_reg_306__0_/D CLK(rise) core_clk hold        -0.044
core/fe/pc_gen/bp_fe_bht/mem_reg_113__0_/D CLK(rise) core_clk hold        -0.044
core/fe/pc_gen/bp_fe_bht/mem_reg_114__0_/D CLK(rise) core_clk hold        -0.044
core/fe/pc_gen/bp_fe_bht/mem_reg_115__0_/D CLK(rise) core_clk hold        -0.044
core/fe/pc_gen/bp_fe_bht/mem_reg_293__0_/D CLK(rise) core_clk hold        -0.044
core/fe/pc_gen/bp_fe_bht/mem_reg_89__0_/D CLK(rise) core_clk hold         -0.044
core/fe/pc_gen/bp_fe_bht/mem_reg_489__0_/D CLK(rise) core_clk hold        -0.044
core/fe/pc_gen/bp_fe_bht/mem_reg_149__1_/D CLK(rise) core_clk hold        -0.044
core/fe/pc_gen/bp_fe_bht/mem_reg_492__0_/D CLK(rise) core_clk hold        -0.043
core/fe/pc_gen/bp_fe_bht/mem_reg_116__0_/D CLK(rise) core_clk hold        -0.043
core/fe/pc_gen/bp_fe_bht/mem_reg_117__0_/D CLK(rise) core_clk hold        -0.043
core/be/be_mem/dtlb/miss_vtag_reg/data_r_reg_18_/D CLK(rise) core_clk setup   -0.043
core/fe/pc_gen/bp_fe_bht/mem_reg_93__0_/D CLK(rise) core_clk hold         -0.043
clint/clint_slice/mtimecmp_reg/data_r_reg_1_/D CLK(rise) core_clk hold    -0.043
core/be/be_mem/dcache/uncached_load_data_r_reg_9_/D CLK(rise) core_clk hold   -0.043
core/fe/pc_gen/bp_fe_bht/mem_reg_464__1_/D CLK(rise) core_clk hold        -0.043
core/fe/pc_gen/bp_fe_bht/mem_reg_493__0_/D CLK(rise) core_clk hold        -0.042
clint/clint_slice/mtimecmp_reg/data_r_reg_17_/D CLK(rise) core_clk hold   -0.042
clint/clint_slice/mtimecmp_reg/data_r_reg_3_/D CLK(rise) core_clk hold    -0.042
clint/clint_slice/mtimecmp_reg/data_r_reg_12_/D CLK(rise) core_clk hold   -0.042
clint/clint_slice/mtimecmp_reg/data_r_reg_15_/D CLK(rise) core_clk hold   -0.042
clint/clint_slice/mtimecmp_reg/data_r_reg_24_/D CLK(rise) core_clk hold   -0.042
clint/clint_slice/mtimecmp_reg/data_r_reg_26_/D CLK(rise) core_clk hold   -0.041
clint/clint_slice/mtimecmp_reg/data_r_reg_14_/D CLK(rise) core_clk hold   -0.041
core/fe/pc_gen/bp_fe_bht/mem_reg_312__0_/D CLK(rise) core_clk hold        -0.041
clint/clint_slice/mtimecmp_reg/data_r_reg_0_/D CLK(rise) core_clk hold    -0.041
clint/clint_slice/mtimecmp_reg/data_r_reg_16_/D CLK(rise) core_clk hold   -0.041
clint/clint_slice/mtimecmp_reg/data_r_reg_25_/D CLK(rise) core_clk hold   -0.041
clint/clint_slice/mtimecmp_reg/data_r_reg_19_/D CLK(rise) core_clk hold   -0.040
clint/clint_slice/mtimecmp_reg/data_r_reg_2_/D CLK(rise) core_clk hold    -0.040
clint/clint_slice/mtimecmp_reg/data_r_reg_30_/D CLK(rise) core_clk hold   -0.040
clint/clint_slice/mtimecmp_reg/data_r_reg_13_/D CLK(rise) core_clk hold   -0.040
core/fe/pc_gen/bp_fe_bht/mem_reg_214__1_/D CLK(rise) core_clk hold        -0.039
clint/clint_slice/mtimecmp_reg/data_r_reg_18_/D CLK(rise) core_clk hold   -0.039
core/fe/pc_gen/bp_fe_bht/mem_reg_470__1_/D CLK(rise) core_clk hold        -0.038
core/fe/pc_gen/bp_fe_bht/mem_reg_397__1_/D CLK(rise) core_clk hold        -0.038
clint/clint_slice/mtimecmp_reg/data_r_reg_29_/D CLK(rise) core_clk hold   -0.038
clint/clint_slice/mtimecmp_reg/data_r_reg_11_/D CLK(rise) core_clk hold   -0.038
core/be/be_mem/dcache/uncached_load_data_r_reg_44_/D CLK(rise) core_clk hold   -0.038
clint/clint_slice/mtimecmp_reg/data_r_reg_8_/D CLK(rise) core_clk hold    -0.038
clint/clint_slice/mtimecmp_reg/data_r_reg_28_/D CLK(rise) core_clk hold   -0.038
clint/clint_slice/mtimecmp_reg/data_r_reg_27_/D CLK(rise) core_clk hold   -0.038
clint/clint_slice/mtimecmp_reg/data_r_reg_10_/D CLK(rise) core_clk hold   -0.038
core/fe/pc_gen/bp_fe_bht/mem_reg_472__1_/D CLK(rise) core_clk hold        -0.037
core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_171_/D CLK(rise) core_clk setup   -0.037
core/fe/pc_gen/bp_fe_bht/mem_reg_84__1_/D CLK(rise) core_clk hold         -0.036
core/fe/pc_gen/bp_fe_bht/mem_reg_76__1_/D CLK(rise) core_clk hold         -0.036
core/fe/pc_gen/bp_fe_bht/mem_reg_19__1_/D CLK(rise) core_clk hold         -0.035
core/fe/pc_gen/bp_fe_bht/mem_reg_399__1_/D CLK(rise) core_clk hold        -0.035
clint/clint_slice/mtimecmp_reg/data_r_reg_23_/D CLK(rise) core_clk hold   -0.035
core/be/be_mem/dtlb/vtag_cam/mem_reg_5__18_/D CLK(rise) core_clk setup    -0.035
core/fe/pc_gen/bp_fe_bht/mem_reg_417__1_/D CLK(rise) core_clk hold        -0.035
core/fe/pc_gen/bp_fe_bht/mem_reg_72__1_/D CLK(rise) core_clk hold         -0.035
core/fe/pc_gen/bp_fe_bht/mem_reg_38__1_/D CLK(rise) core_clk hold         -0.035
core/fe/pc_gen/bp_fe_bht/mem_reg_59__0_/D CLK(rise) core_clk hold         -0.035
core/fe/pc_gen/bp_fe_bht/mem_reg_56__0_/D CLK(rise) core_clk hold         -0.034
core/fe/pc_gen/bp_fe_bht/mem_reg_456__1_/D CLK(rise) core_clk hold        -0.034
core/fe/pc_gen/bp_fe_bht/mem_reg_66__1_/D CLK(rise) core_clk hold         -0.034
core/fe/pc_gen/bp_fe_bht/mem_reg_466__1_/D CLK(rise) core_clk hold        -0.034
core/fe/pc_gen/bp_fe_bht/mem_reg_25__1_/D CLK(rise) core_clk hold         -0.034
fifo_1__mem_fifo/dff_full/data_r_reg_0_/D CLK(rise) core_clk hold         -0.034
core/fe/pc_gen/bp_fe_bht/mem_reg_379__0_/D CLK(rise) core_clk hold        -0.034
core/fe/pc_gen/bp_fe_bht/mem_reg_73__1_/D CLK(rise) core_clk hold         -0.033
core/fe/pc_gen/bp_fe_bht/mem_reg_222__0_/D CLK(rise) core_clk hold        -0.033
core/fe/pc_gen/bp_fe_bht/mem_reg_61__0_/D CLK(rise) core_clk hold         -0.033
core/be/be_mem/dcache/uncached_load_data_r_reg_31_/D CLK(rise) core_clk hold   -0.033
core/fe/pc_gen/bp_fe_bht/mem_reg_479__0_/D CLK(rise) core_clk hold        -0.033
core/fe/pc_gen/bp_fe_bht/mem_reg_144__1_/D CLK(rise) core_clk hold        -0.032
core/fe/pc_gen/bp_fe_bht/mem_reg_378__0_/D CLK(rise) core_clk hold        -0.032
core/fe/pc_gen/bp_fe_bht/mem_reg_123__1_/D CLK(rise) core_clk hold        -0.032
core/be/be_mem/dcache/load_reserved_v_r_reg/D CLK(rise) core_clk setup    -0.032
core/fe/pc_gen/bp_fe_bht/mem_reg_365__1_/D CLK(rise) core_clk hold        -0.032
core/be/be_mem/dcache/uncached_load_data_r_reg_30_/D CLK(rise) core_clk hold   -0.032
core/fe/pc_gen/bp_fe_bht/mem_reg_57__0_/D CLK(rise) core_clk hold         -0.032
core/fe/pc_gen/bp_fe_bht/mem_reg_184__1_/D CLK(rise) core_clk hold        -0.032
core/fe/pc_gen/bp_fe_bht/mem_reg_58__0_/D CLK(rise) core_clk hold         -0.032
core/fe/pc_gen/bp_fe_bht/mem_reg_407__1_/D CLK(rise) core_clk hold        -0.032
core/fe/pc_gen/bp_fe_bht/mem_reg_291__1_/D CLK(rise) core_clk hold        -0.032
core/fe/pc_gen/bp_fe_bht/mem_reg_401__1_/D CLK(rise) core_clk hold        -0.031
core/fe/pc_gen/bp_fe_bht/mem_reg_412__1_/D CLK(rise) core_clk hold        -0.031
core/fe/pc_gen/bp_fe_bht/mem_reg_457__1_/D CLK(rise) core_clk hold        -0.031
core/fe/pc_gen/bp_fe_bht/mem_reg_475__0_/D CLK(rise) core_clk hold        -0.031
core/fe/pc_gen/bp_fe_bht/mem_reg_62__0_/D CLK(rise) core_clk hold         -0.031
core/fe/pc_gen/bp_fe_bht/mem_reg_227__1_/D CLK(rise) core_clk hold        -0.031
core/fe/pc_gen/bp_fe_bht/mem_reg_402__1_/D CLK(rise) core_clk hold        -0.031
core/fe/pc_gen/bp_fe_bht/mem_reg_476__0_/D CLK(rise) core_clk hold        -0.030
core/fe/pc_gen/bp_fe_bht/mem_reg_298__1_/D CLK(rise) core_clk hold        -0.030
core/fe/pc_gen/bp_fe_bht/mem_reg_302__1_/D CLK(rise) core_clk hold        -0.030
core/fe/pc_gen/bp_fe_bht/mem_reg_424__1_/D CLK(rise) core_clk hold        -0.030
core/fe/pc_gen/bp_fe_bht/mem_reg_221__0_/D CLK(rise) core_clk hold        -0.030
core/be/be_mem/dcache/uncached_load_data_r_reg_27_/D CLK(rise) core_clk hold   -0.030
core/fe/pc_gen/bp_fe_bht/mem_reg_196__1_/D CLK(rise) core_clk hold        -0.030
core/fe/pc_gen/bp_fe_bht/mem_reg_420__1_/D CLK(rise) core_clk hold        -0.029
core/fe/pc_gen/bp_fe_bht/mem_reg_63__0_/D CLK(rise) core_clk hold         -0.029
core/fe/pc_gen/bp_fe_bht/mem_reg_368__1_/D CLK(rise) core_clk hold        -0.029
core/fe/pc_gen/bp_fe_bht/mem_reg_413__1_/D CLK(rise) core_clk hold        -0.028
core/fe/pc_gen/bp_fe_bht/mem_reg_218__0_/D CLK(rise) core_clk hold        -0.028
core/fe/pc_gen/bp_fe_bht/mem_reg_474__1_/D CLK(rise) core_clk hold        -0.028
core/fe/pc_gen/bp_fe_bht/mem_reg_215__1_/D CLK(rise) core_clk hold        -0.028
core/be/be_mem/dcache/uncached_load_data_r_reg_25_/D CLK(rise) core_clk hold   -0.028
core/fe/pc_gen/bp_fe_bht/mem_reg_145__1_/D CLK(rise) core_clk hold        -0.027
core/be/be_mem/dcache/uncached_load_data_r_reg_47_/D CLK(rise) core_clk hold   -0.027
core/fe/pc_gen/bp_fe_bht/mem_reg_301__1_/D CLK(rise) core_clk hold        -0.027
core/fe/pc_gen/bp_fe_bht/mem_reg_468__1_/D CLK(rise) core_clk hold        -0.027
fifo_0__mem_fifo/dff_full/data_r_reg_0_/D CLK(rise) core_clk hold         -0.026
core/be/be_mem/dcache/uncached_load_data_r_reg_52_/D CLK(rise) core_clk hold   -0.026
core/fe/pc_gen/bp_fe_bht/mem_reg_238__1_/D CLK(rise) core_clk hold        -0.026
core/be/be_mem/dcache/uncached_load_data_r_reg_49_/D CLK(rise) core_clk hold   -0.026
core/fe/pc_gen/bp_fe_bht/mem_reg_231__1_/D CLK(rise) core_clk hold        -0.026
core/fe/pc_gen/bp_fe_bht/mem_reg_232__1_/D CLK(rise) core_clk hold        -0.025
core/be/be_mem/dcache/uncached_load_data_r_reg_29_/D CLK(rise) core_clk hold   -0.024
core/fe/pc_gen/bp_fe_bht/mem_reg_237__1_/D CLK(rise) core_clk hold        -0.024
core/be/be_mem/dcache/uncached_load_data_r_reg_39_/D CLK(rise) core_clk hold   -0.024
core/be/be_mem/dcache/uncached_load_data_r_reg_32_/D CLK(rise) core_clk hold   -0.024
clint/clint_slice/mtimecmp_reg/data_r_reg_49_/D CLK(rise) core_clk hold   -0.023
core/be/be_mem/dtlb/vtag_cam/mem_reg_4__18_/D CLK(rise) core_clk setup    -0.023
core/fe/pc_gen/bp_fe_bht/mem_reg_362__1_/D CLK(rise) core_clk hold        -0.023
core/fe/pc_gen/bp_fe_bht/mem_reg_190__1_/D CLK(rise) core_clk hold        -0.023
clint/clint_slice/mtimecmp_reg/data_r_reg_62_/D CLK(rise) core_clk hold   -0.023
core/fe/pc_gen/bp_fe_bht/mem_reg_188__1_/D CLK(rise) core_clk hold        -0.023
clint/clint_slice/mtimecmp_reg/data_r_reg_57_/D CLK(rise) core_clk hold   -0.022
clint/clint_slice/mtimecmp_reg/data_r_reg_31_/D CLK(rise) core_clk hold   -0.022
core/fe/pc_gen/bp_fe_bht/mem_reg_194__1_/D CLK(rise) core_clk hold        -0.022
core/be/be_mem/dtlb/vtag_cam/mem_reg_2__18_/D CLK(rise) core_clk setup    -0.022
core/fe/pc_gen/bp_fe_bht/mem_reg_386__1_/D CLK(rise) core_clk hold        -0.022
clint/clint_slice/mtimecmp_reg/data_r_reg_56_/D CLK(rise) core_clk hold   -0.022
core/fe/pc_gen/bp_fe_bht/mem_reg_205__1_/D CLK(rise) core_clk hold        -0.021
clint/clint_slice/mtimecmp_reg/data_r_reg_60_/D CLK(rise) core_clk hold   -0.021
clint/clint_slice/mtimecmp_reg/data_r_reg_51_/D CLK(rise) core_clk hold   -0.021
clint/clint_slice/mtimecmp_reg/data_r_reg_45_/D CLK(rise) core_clk hold   -0.021
core/be/be_mem/dcache/uncached_load_data_r_reg_61_/D CLK(rise) core_clk hold   -0.021
core/fe/pc_gen/bp_fe_bht/mem_reg_276__1_/D CLK(rise) core_clk hold        -0.021
clint/clint_slice/mtimecmp_reg/data_r_reg_61_/D CLK(rise) core_clk hold   -0.021
clint/clint_slice/mtimecmp_reg/data_r_reg_43_/D CLK(rise) core_clk hold   -0.021
core/fe/pc_gen/bp_fe_bht/mem_reg_47__1_/D CLK(rise) core_clk hold         -0.021
core/fe/pc_gen/bp_fe_bht/mem_reg_442__0_/D CLK(rise) core_clk hold        -0.021
core/fe/pc_gen/bp_fe_bht/mem_reg_443__0_/D CLK(rise) core_clk hold        -0.020
clint/clint_slice/mtimecmp_reg/data_r_reg_50_/D CLK(rise) core_clk hold   -0.020
clint/clint_slice/mtimecmp_reg/data_r_reg_9_/D CLK(rise) core_clk hold    -0.020
core/fe/pc_gen/bp_fe_bht/mem_reg_366__1_/D CLK(rise) core_clk hold        -0.020
core/fe/pc_gen/bp_fe_bht/mem_reg_376__0_/D CLK(rise) core_clk hold        -0.020
clint/clint_slice/mtimecmp_reg/data_r_reg_59_/D CLK(rise) core_clk hold   -0.020
clint/clint_slice/mtimecmp_reg/data_r_reg_39_/D CLK(rise) core_clk hold   -0.020
clint/clint_slice/mtimecmp_reg/data_r_reg_47_/D CLK(rise) core_clk hold   -0.020
core/be/be_mem/dcache/uncached_load_data_r_reg_35_/D CLK(rise) core_clk hold   -0.020
clint/clint_slice/mtimecmp_reg/data_r_reg_58_/D CLK(rise) core_clk hold   -0.020
core/fe/pc_gen/bp_fe_bht/mem_reg_41__1_/D CLK(rise) core_clk hold         -0.020
core/fe/pc_gen/bp_fe_bht/mem_reg_241__1_/D CLK(rise) core_clk hold        -0.019
clint/clint_slice/mtimecmp_reg/data_r_reg_41_/D CLK(rise) core_clk hold   -0.019
clint/clint_slice/mtimecmp_reg/data_r_reg_55_/D CLK(rise) core_clk hold   -0.019
clint/clint_slice/mtimecmp_reg/data_r_reg_54_/D CLK(rise) core_clk hold   -0.019
clint/clint_slice/mtimecmp_reg/data_r_reg_7_/D CLK(rise) core_clk hold    -0.019
core/fe/pc_gen/bp_fe_bht/mem_reg_395__1_/D CLK(rise) core_clk hold        -0.019
core/fe/pc_gen/bp_fe_bht/mem_reg_377__0_/D CLK(rise) core_clk hold        -0.019
core/fe/pc_gen/bp_fe_bht/mem_reg_182__1_/D CLK(rise) core_clk hold        -0.018
core/fe/pc_gen/bp_fe_bht/mem_reg_203__1_/D CLK(rise) core_clk hold        -0.018
core/fe/pc_gen/bp_fe_bht/mem_reg_200__1_/D CLK(rise) core_clk hold        -0.018
clint/clint_slice/mtimecmp_reg/data_r_reg_48_/D CLK(rise) core_clk hold   -0.018
clint/clint_slice/mtimecmp_reg/data_r_reg_40_/D CLK(rise) core_clk hold   -0.017
core/be/be_mem/dcache/uncached_load_data_r_reg_53_/D CLK(rise) core_clk hold   -0.017
clint/clint_slice/mtimecmp_reg/data_r_reg_37_/D CLK(rise) core_clk hold   -0.017
core/fe/pc_gen/bp_fe_bht/mem_reg_304__0_/D CLK(rise) core_clk hold        -0.017
clint/clint_slice/mtimecmp_reg/data_r_reg_5_/D CLK(rise) core_clk hold    -0.017
core/fe/pc_gen/bp_fe_bht/mem_reg_50__0_/D CLK(rise) core_clk hold         -0.017
core/fe/pc_gen/bp_fe_bht/mem_reg_380__0_/D CLK(rise) core_clk hold        -0.017
clint/clint_slice/mtimecmp_reg/data_r_reg_53_/D CLK(rise) core_clk hold   -0.017
core/fe/pc_gen/bp_fe_bht/mem_reg_381__0_/D CLK(rise) core_clk hold        -0.016
clint/clint_slice/mtimecmp_reg/data_r_reg_4_/D CLK(rise) core_clk hold    -0.016
core/be/be_mem/dcache/uncached_load_data_r_reg_58_/D CLK(rise) core_clk hold   -0.016
core/fe/pc_gen/bp_fe_bht/mem_reg_220__0_/D CLK(rise) core_clk hold        -0.016
core/fe/pc_gen/bp_fe_bht/mem_reg_498__1_/D CLK(rise) core_clk hold        -0.016
core/fe/pc_gen/bp_fe_bht/mem_reg_502__1_/D CLK(rise) core_clk hold        -0.016
core/fe/pc_gen/bp_fe_bht/mem_reg_305__0_/D CLK(rise) core_clk hold        -0.015
core/fe/pc_gen/bp_fe_bht/mem_reg_503__1_/D CLK(rise) core_clk hold        -0.015
core/fe/pc_gen/bp_fe_bht/mem_reg_94__0_/D CLK(rise) core_clk hold         -0.015
core/fe/pc_gen/bp_fe_bht/mem_reg_92__0_/D CLK(rise) core_clk hold         -0.015
clint/clint_slice/mtimecmp_reg/data_r_reg_32_/D CLK(rise) core_clk hold   -0.014
core/fe/pc_gen/bp_fe_bht/mem_reg_308__0_/D CLK(rise) core_clk hold        -0.014
core/fe/pc_gen/bp_fe_bht/mem_reg_55__0_/D CLK(rise) core_clk hold         -0.014
core/fe/pc_gen/bp_fe_bht/mem_reg_255__1_/D CLK(rise) core_clk hold        -0.014
core/fe/pc_gen/bp_fe_bht/mem_reg_372__1_/D CLK(rise) core_clk hold        -0.014
core/be/be_mem/dcache/uncached_load_data_r_reg_33_/D CLK(rise) core_clk hold   -0.014
core/fe/pc_gen/bp_fe_bht/mem_reg_499__1_/D CLK(rise) core_clk hold        -0.014
clint/clint_slice/mtimecmp_reg/data_r_reg_42_/D CLK(rise) core_clk hold   -0.014
clint/clint_slice/mtimecmp_reg/data_r_reg_44_/D CLK(rise) core_clk hold   -0.013
core/fe/pc_gen/bp_fe_bht/mem_reg_111__1_/D CLK(rise) core_clk hold        -0.013
core/fe/pc_gen/bp_fe_bht/mem_reg_178__0_/D CLK(rise) core_clk hold        -0.013
core/fe/pc_gen/bp_fe_bht/mem_reg_53__0_/D CLK(rise) core_clk hold         -0.013
core/fe/pc_gen/bp_fe_bht/mem_reg_501__1_/D CLK(rise) core_clk hold        -0.013
clint/clint_slice/mtimecmp_reg/data_r_reg_36_/D CLK(rise) core_clk hold   -0.013
clint/clint_slice/mtimecmp_reg/data_r_reg_63_/D CLK(rise) core_clk hold   -0.013
core/fe/pc_gen/bp_fe_bht/mem_reg_109__1_/D CLK(rise) core_clk hold        -0.013
clint/clint_slice/mtimecmp_reg/data_r_reg_33_/D CLK(rise) core_clk hold   -0.013
core/fe/pc_gen/bp_fe_bht/mem_reg_179__0_/D CLK(rise) core_clk hold        -0.013
core/fe/pc_gen/bp_fe_bht/mem_reg_176__0_/D CLK(rise) core_clk hold        -0.013
clint/clint_slice/mtimecmp_reg/data_r_reg_34_/D CLK(rise) core_clk hold   -0.013
clint/clint_slice/mtimecmp_reg/data_r_reg_6_/D CLK(rise) core_clk hold    -0.013
core/be/be_mem/dcache/uncached_load_data_r_reg_50_/D CLK(rise) core_clk hold   -0.013
core/fe/pc_gen/bp_fe_bht/mem_reg_49__0_/D CLK(rise) core_clk hold         -0.013
uce_0__uce/state_r_reg_0_/D  CLK(rise)      core_clk     hold             -0.013
core/fe/pc_gen/bp_fe_bht/mem_reg_438__0_/D CLK(rise) core_clk hold        -0.012
core/be/be_mem/dcache/uncached_load_data_r_reg_48_/D CLK(rise) core_clk hold   -0.012
core/fe/pc_gen/bp_fe_bht/mem_reg_309__0_/D CLK(rise) core_clk hold        -0.012
core/be/be_mem/dcache/uncached_load_data_r_reg_51_/D CLK(rise) core_clk hold   -0.012
core/fe/pc_gen/bp_fe_bht/mem_reg_447__1_/D CLK(rise) core_clk hold        -0.012
core/fe/pc_gen/bp_fe_bht/mem_reg_439__0_/D CLK(rise) core_clk hold        -0.012
core/fe/pc_gen/bp_fe_bht/mem_reg_311__0_/D CLK(rise) core_clk hold        -0.012
core/be/be_mem/dcache/uncached_load_data_r_reg_56_/D CLK(rise) core_clk hold   -0.011
core/be/be_mem/dcache/uncached_load_data_r_reg_46_/D CLK(rise) core_clk hold   -0.011
core/fe/pc_gen/bp_fe_bht/mem_reg_252__1_/D CLK(rise) core_clk hold        -0.011
core/fe/pc_gen/bp_fe_bht/mem_reg_110__1_/D CLK(rise) core_clk hold        -0.011
clint/clint_slice/mtimecmp_reg/data_r_reg_38_/D CLK(rise) core_clk hold   -0.011
uce_0__uce/state_r_reg_2_/D  CLK(rise)      core_clk     hold             -0.011
uce_1__uce/index_counter/ctr_r_reg_5_/D CLK(rise) core_clk setup          -0.011
core/be/be_mem/dcache/uncached_load_data_r_reg_45_/D CLK(rise) core_clk hold   -0.011
core/fe/pc_gen/bp_fe_bht/mem_reg_352__1_/D CLK(rise) core_clk hold        -0.011
core/fe/pc_gen/bp_fe_bht/mem_reg_48__0_/D CLK(rise) core_clk hold         -0.010
core/be/be_mem/dcache/uncached_load_data_r_reg_37_/D CLK(rise) core_clk hold   -0.010
core/fe/pc_gen/bp_fe_bht/mem_reg_177__0_/D CLK(rise) core_clk hold        -0.010
core/fe/pc_gen/bp_fe_bht/mem_reg_481__1_/D CLK(rise) core_clk hold        -0.010
core/be/be_mem/dcache/uncached_load_data_r_reg_36_/D CLK(rise) core_clk hold   -0.010
core/fe/pc_gen/bp_fe_bht/mem_reg_260__1_/D CLK(rise) core_clk hold        -0.009
core/fe/pc_gen/state_r_reg_0_/D CLK(rise)   core_clk     hold             -0.009
clint/clint_slice/mtimecmp_reg/data_r_reg_35_/D CLK(rise) core_clk hold   -0.009
core/fe/pc_gen/bp_fe_bht/mem_reg_52__0_/D CLK(rise) core_clk hold         -0.009
core/fe/pc_gen/bp_fe_bht/mem_reg_261__1_/D CLK(rise) core_clk hold        -0.009
core/be/be_mem/csr/priv_mode_reg/data_r_reg_0_/D CLK(rise) core_clk hold   -0.009
core/fe/pc_gen/bp_fe_bht/mem_reg_263__1_/D CLK(rise) core_clk hold        -0.008
core/be/be_mem/dcache/uncached_load_data_r_reg_59_/D CLK(rise) core_clk hold   -0.008
core/be/be_mem/dcache/uncached_load_data_r_reg_28_/D CLK(rise) core_clk hold   -0.008
core/fe/pc_gen/bp_fe_bht/mem_reg_455__1_/D CLK(rise) core_clk hold        -0.008
core/fe/pc_gen/bp_fe_bht/mem_reg_458__1_/D CLK(rise) core_clk hold        -0.008
core/be/be_mem/dcache/uncached_load_data_r_reg_62_/D CLK(rise) core_clk hold   -0.008
core/fe/mem/icache/uncached_load_data_r_reg_21_/D CLK(rise) core_clk hold   -0.007
core/fe/mem/icache/uncached_load_data_r_reg_26_/D CLK(rise) core_clk hold   -0.007
core/be/be_mem/dcache/uncached_load_data_r_reg_40_/D CLK(rise) core_clk hold   -0.007
core/be/be_mem/dcache/uncached_load_data_r_reg_38_/D CLK(rise) core_clk hold   -0.007
core/be/be_mem/dcache/uncached_load_data_r_reg_54_/D CLK(rise) core_clk hold   -0.007
core/be/be_mem/dtlb/vtag_cam/mem_reg_1__18_/D CLK(rise) core_clk setup    -0.007
core/fe/mem/icache/uncached_load_data_r_reg_43_/D CLK(rise) core_clk hold   -0.007
uce_0__uce/index_counter/ctr_r_reg_0_/D CLK(rise) core_clk hold           -0.007
core/fe/pc_gen/bp_fe_bht/mem_reg_382__1_/D CLK(rise) core_clk hold        -0.007
core/be/be_mem/dtlb/vtag_cam/mem_reg_6__18_/D CLK(rise) core_clk setup    -0.006
core/fe/pc_gen/bp_fe_bht/mem_reg_103__1_/D CLK(rise) core_clk hold        -0.006
core/fe/mem/icache/cache_req_v_reg/data_r_reg_0_/D CLK(rise) core_clk hold   -0.006
core/be/be_mem/dcache/uncached_load_data_r_reg_55_/D CLK(rise) core_clk hold   -0.006
core/fe/pc_gen/bp_fe_bht/mem_reg_341__1_/D CLK(rise) core_clk hold        -0.005
core/be/be_mem/dtlb/vtag_cam/mem_reg_3__18_/D CLK(rise) core_clk setup    -0.005
core/fe/pc_gen/bp_fe_bht/mem_reg_431__1_/D CLK(rise) core_clk hold        -0.005
core/fe/pc_gen/bp_fe_bht/mem_reg_459__1_/D CLK(rise) core_clk hold        -0.004
core/fe/pc_gen/bp_fe_bht/mem_reg_480__1_/D CLK(rise) core_clk hold        -0.004
core/fe/mem/icache/uncached_load_data_r_reg_3_/D CLK(rise) core_clk hold   -0.003
core/be/be_mem/dcache/uncached_load_data_r_reg_57_/D CLK(rise) core_clk hold   -0.003
core/be/be_mem/dcache/uncached_load_data_r_reg_42_/D CLK(rise) core_clk hold   -0.003
core/fe/pc_gen/bp_fe_bht/mem_reg_100__1_/D CLK(rise) core_clk hold        -0.003
core/fe/mem/itlb/r_v_reg/data_r_reg_0_/D CLK(rise) core_clk hold          -0.002
core/fe/mem/icache/uncached_load_data_r_reg_7_/D CLK(rise) core_clk hold   -0.002
core/fe/pc_gen/bp_fe_bht/mem_reg_450__1_/D CLK(rise) core_clk hold        -0.000
1
