
---------- Begin Simulation Statistics ----------
final_tick                                 1540025000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  56425                       # Simulator instruction rate (inst/s)
host_mem_usage                                8651936                       # Number of bytes of host memory used
host_op_rate                                   108141                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    20.41                       # Real time elapsed on the host
host_tick_rate                               75449918                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1151698                       # Number of instructions simulated
sim_ops                                       2207283                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001540                       # Number of seconds simulated
sim_ticks                                  1540025000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               953243                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              16173                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            159404                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1119993                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               8255                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          953243                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           944988                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1119993                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  166614                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       143093                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   1654093                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1379013                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            159757                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     268027                       # Number of branches committed
system.cpu.commit.bw_lim_events                104989                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             140                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         4786673                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1151698                       # Number of instructions committed
system.cpu.commit.committedOps                2207283                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2118223                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.042045                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.086911                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1463566     69.09%     69.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       195782      9.24%     78.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       137381      6.49%     84.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        89548      4.23%     89.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        61409      2.90%     91.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        26097      1.23%     93.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        24095      1.14%     94.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        15356      0.72%     95.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       104989      4.96%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2118223                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      26869                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                15137                       # Number of function calls committed.
system.cpu.commit.int_insts                   2190524                       # Number of committed integer instructions.
system.cpu.commit.loads                        195900                       # Number of loads committed
system.cpu.commit.membars                          80                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         4405      0.20%      0.20% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1805168     81.78%     81.98% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             137      0.01%     81.99% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1268      0.06%     82.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            257      0.01%     82.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     82.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     82.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     82.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     82.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     82.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     82.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     82.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              30      0.00%     82.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     82.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            5990      0.27%     82.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              66      0.00%     82.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            3848      0.17%     82.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           5644      0.26%     82.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     82.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     82.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            19      0.00%     82.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     82.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     82.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     82.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     82.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     82.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            1      0.00%     82.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            1      0.00%     82.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     82.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     82.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            1      0.00%     82.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     82.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     82.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     82.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     82.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     82.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     82.76% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          191851      8.69%     91.46% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         177943      8.06%     99.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         4049      0.18%     99.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         6605      0.30%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           2207283                       # Class of committed instruction
system.cpu.commit.refs                         380448                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1151698                       # Number of Instructions Simulated
system.cpu.committedOps                       2207283                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.674356                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.674356                       # CPI: Total CPI of All Threads
system.cpu.dcache.ReadReq_accesses::.cpu.data       302987                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       302987                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 68614.815848                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68614.815848                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73680.843460                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73680.843460                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data       299403                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          299403                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    245915500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    245915500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.011829                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011829                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data         3584                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3584                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2185                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2185                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    103079500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    103079500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004617                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004617                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1399                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1399                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data       184619                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       184619                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 83849.946553                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83849.946553                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 82875.200857                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82875.200857                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       180877                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         180877                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    313766500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    313766500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.020269                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.020269                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data         3742                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3742                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    309456000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    309456000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.020225                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.020225                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         3734                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3734                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    33.636364                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs          370                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data       487606                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       487606                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76396.669397                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76396.669397                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 80369.277226                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80369.277226                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data       480280                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           480280                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data    559682000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    559682000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.015024                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015024                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data         7326                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           7326                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data         2193                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2193                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    412535500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    412535500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.010527                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010527                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data         5133                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5133                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data       487606                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       487606                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76396.669397                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76396.669397                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 80369.277226                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80369.277226                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data       480280                       # number of overall hits
system.cpu.dcache.overall_hits::total          480280                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data    559682000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    559682000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.015024                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015024                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data         7326                       # number of overall misses
system.cpu.dcache.overall_misses::total          7326                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data         2193                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2193                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    412535500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    412535500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010527                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010527                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5133                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5133                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1540025000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                   4082                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          486                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          484                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs             95.067568                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses          3905954                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data   920.083986                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.898520                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.898520                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1540025000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs              5106                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses           3905954                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse           920.083986                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              485415                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks         3231                       # number of writebacks
system.cpu.dcache.writebacks::total              3231                       # number of writebacks
system.cpu.decode.BlockedCycles                812025                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                9445729                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   601985                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1140520                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 159798                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                132140                       # Number of cycles decode is unblocking
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED   1540025000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      327167                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                         11224                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1540025000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                      262315                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                          1767                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1540025000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1540025000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.fetch.Branches                     1119993                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    594186                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       1864371                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 30635                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           44                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        5419497                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  406                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles          2521                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                  319596                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.363628                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             819321                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             174869                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.759548                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2846468                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.756452                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.753186                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1291670     45.38%     45.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    82558      2.90%     48.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    35117      1.23%     49.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    39320      1.38%     50.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    86077      3.02%     53.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    70654      2.48%     56.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    88993      3.13%     59.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    26299      0.92%     60.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1125780     39.55%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2846468                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                     41231                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    17776                       # number of floating regfile writes
system.cpu.icache.ReadReq_accesses::.cpu.inst       594185                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       594185                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 60623.104356                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60623.104356                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64986.444965                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64986.444965                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst       586931                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          586931                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    439759999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    439759999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.012208                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.012208                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst         7254                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          7254                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         2348                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2348                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    318823499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    318823499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.008257                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008257                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         4906                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4906                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs    51.347826                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                23                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs         1181                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst       594185                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       594185                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 60623.104356                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60623.104356                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64986.444965                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64986.444965                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst       586931                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           586931                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst    439759999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    439759999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.012208                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.012208                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst         7254                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           7254                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.cpu.inst         2348                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2348                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    318823499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    318823499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.008257                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008257                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst         4906                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4906                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst       594185                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       594185                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 60623.104356                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60623.104356                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64986.444965                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64986.444965                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst       586931                       # number of overall hits
system.cpu.icache.overall_hits::total          586931                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst    439759999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    439759999                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.012208                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.012208                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst         7254                       # number of overall misses
system.cpu.icache.overall_misses::total          7254                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.cpu.inst         2348                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2348                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    318823499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    318823499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.008257                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008257                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst         4906                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4906                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1540025000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                   4368                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::2          479                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           33                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs            120.635344                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses          2381646                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   501.274128                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.979051                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.979051                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1540025000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs              4906                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses           2381646                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           501.274128                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              591837                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks         4368                       # number of writebacks
system.cpu.icache.writebacks::total              4368                       # number of writebacks
system.cpu.idleCycles                          233583                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               198897                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   369269                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.206677                       # Inst execution rate
system.cpu.iew.exec_refs                       588626                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     262165                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  571468                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                902313                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              12817                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              3807                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               506035                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             6991012                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                326461                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            118823                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               3716628                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     51                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                102461                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 159798                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                102095                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             7                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            11321                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           63                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           65                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         1789                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       706410                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       321482                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             65                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       178228                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          20669                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   3883344                       # num instructions consuming a value
system.cpu.iew.wb_count                       3640960                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.632959                       # average fanout of values written-back
system.cpu.iew.wb_producers                   2457998                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.182110                       # insts written-back per cycle
system.cpu.iew.wb_sent                        3677752                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  4993139                       # number of integer regfile reads
system.cpu.int_regfile_writes                 2980936                       # number of integer regfile writes
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   1540025000                       # Cumulative time (in ticks) in various power states
system.cpu.ipc                               0.373922                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.373922                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             36891      0.96%      0.96% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3130431     81.62%     82.58% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  139      0.00%     82.58% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  3338      0.09%     82.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 437      0.01%     82.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     82.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     82.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     82.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   36      0.00%     82.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 6940      0.18%     82.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   66      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 3911      0.10%     82.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                5722      0.15%     83.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     83.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     83.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 35      0.00%     83.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     83.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     83.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     83.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     83.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     83.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               7      0.00%     83.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     83.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     83.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              2      0.00%     83.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              2      0.00%     83.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     83.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     83.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     83.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     83.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     83.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     83.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     83.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     83.12% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               360445      9.40%     92.52% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              274603      7.16%     99.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            5071      0.13%     99.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           7378      0.19%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                3835455                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   29970                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               65363                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        28792                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              60265                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                3768594                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           11082405                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      3612168                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          11714476                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    6954601                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   3835455                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               36411                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         4783677                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            630394                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          36271                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      8789906                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2846468                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.347444                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.788836                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1719499     60.41%     60.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              117690      4.13%     64.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              122934      4.32%     68.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               73483      2.58%     71.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              812862     28.56%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2846468                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.245257                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED   1540025000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1540025000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                      594608                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           944                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1540025000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1540025000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.memDep0.conflictingLoads             25186                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            25485                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               902313                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              506035                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1451543                       # number of misc regfile reads
system.cpu.numCycles                          3080051                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pwrStateResidencyTicks::ON      1540025000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.BlockCycles                  746695                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               2604464                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   6775                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   690612                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     63                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4330                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              20908628                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                8781656                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             9749577                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1175531                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  58269                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 159798                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 71701                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  7145025                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups             70189                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         13491949                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2131                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 62                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     90641                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             57                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      9007190                       # The number of ROB reads
system.cpu.rob.rob_writes                    14735638                       # The number of ROB writes
system.cpu.timesIdled                            2100                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    20                       # Number of system calls
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.ReadCleanReq_accesses::.cpu.inst         4857                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           4857                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 85288.936782                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85288.936782                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 75288.936782                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75288.936782                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           1377                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1377                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst    296805500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    296805500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.716492                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.716492                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst         3480                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3480                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    262005500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    262005500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.716492                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.716492                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         3480                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3480                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data          3708                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3708                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 82738.465738                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82738.465738                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 72738.465738                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72738.465738                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data                45                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    45                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data    303071000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     303071000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.987864                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.987864                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data            3663                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3663                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    266441000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    266441000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.987864                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.987864                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data         3663                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3663                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data         1399                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1399                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 87903.052065                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87903.052065                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77912.028725                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77912.028725                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           285                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               285                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data     97924000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     97924000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.796283                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.796283                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data         1114                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1114                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     86794000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     86794000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.796283                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.796283                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1114                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1114                       # number of ReadSharedReq MSHR misses
system.l2.UpgradeReq_accesses::.cpu.data           26                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               26                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu.data               26                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   26                       # number of UpgradeReq hits
system.l2.WritebackClean_accesses::.writebacks         4338                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         4338                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         4338                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             4338                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks         3231                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         3231                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks         3231                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             3231                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst             4857                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             5107                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 9964                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 85288.936782                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 83942.851162                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84510.173186                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 75288.936782                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 73944.944526                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74511.384280                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst                 1377                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  330                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1707                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst    296805500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    400995000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        697800500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.716492                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.935383                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.828683                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst               3480                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4777                       # number of demand (read+write) misses
system.l2.demand_misses::total                   8257                       # number of demand (read+write) misses
system.l2.demand_mshr_miss_latency::.cpu.inst    262005500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    353235000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    615240500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.716492                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.935383                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.828683                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst          3480                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4777                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              8257                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst            4857                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            5107                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                9964                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 85288.936782                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 83942.851162                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84510.173186                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 75288.936782                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 73944.944526                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74511.384280                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst                1377                       # number of overall hits
system.l2.overall_hits::.cpu.data                 330                       # number of overall hits
system.l2.overall_hits::total                    1707                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst    296805500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    400995000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       697800500                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.716492                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.935383                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.828683                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst              3480                       # number of overall misses
system.l2.overall_misses::.cpu.data              4777                       # number of overall misses
system.l2.overall_misses::total                  8257                       # number of overall misses
system.l2.overall_mshr_miss_latency::.cpu.inst    262005500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    353235000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    615240500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.716492                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.935383                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.828683                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst         3480                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4777                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             8257                       # number of overall MSHR misses
system.l2.pwrStateResidencyTicks::UNDEFINED   1540025000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                              0                       # number of replacements
system.l2.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          486                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4913                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2803                       # Occupied blocks per task id
system.l2.tags.avg_refs                      2.229288                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                   302752                       # Number of data accesses
system.l2.tags.occ_blocks::.cpu.inst      2207.596920                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1954.500596                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.067371                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.059647                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.127017                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8256                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.251953                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   1540025000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                      8256                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                    302752                       # Number of tag accesses
system.l2.tags.tagsinuse                  4162.097516                       # Cycle average of tags in use
system.l2.tags.total_refs                       18405                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     186506.78                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                33453.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.cpu.inst::samples      3480.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4776.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     14703.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       343.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    343.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.12                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         2.68                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.68                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst    144621029                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        144621029                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst         144621029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         198479895                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             343100924                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        144621029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        198479895                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            343100924                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples         1664                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    316.884615                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   200.079825                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   307.870893                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          488     29.33%     29.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          467     28.06%     57.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          205     12.32%     69.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          106      6.37%     76.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           71      4.27%     80.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          110      6.61%     86.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           42      2.52%     89.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           22      1.32%     90.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          153      9.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1664                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 528384                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                  528384                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst       222720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        222720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst         222720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         305664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             528384                       # Number of bytes read from this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst         3480                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4776                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     34171.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32931.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst       222720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       305664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 144621028.879401296377                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 198479894.806902498007                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst    118915500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    157279500                       # Per-master read total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState               16763                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst            3480                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4776                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                8256                       # Number of read requests responded to by this memory
system.mem_ctrls.pageHitRate                    79.81                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0               346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               370                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               652                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               747                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               545                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              362                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.000001102000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   1540025000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdQLenPdf::0                    6881                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     203                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                      8256                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  8256                       # Read request sizes (log2)
system.mem_ctrls.readReqs                        8256                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 79.81                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                     6589                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                   41280000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                    1539800000                       # Total gap between requests
system.mem_ctrls.totMemAccLat               276195000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                    121395000                       # Total ticks spent queuing
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy             75180720                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                  6440280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       479676660                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            521.974832                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE      2183500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      45240000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    176321250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    139390000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     124923000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   1051967250                       # Time in different power states
system.mem_ctrls_0.preBackEnergy              2803680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                  3423090                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        53531040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy                30630600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         106947360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         45127800                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              803854290                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime           1239419750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             72505710                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                  5462100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       536814030                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            546.417656                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE      2095000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      50440000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF     25340250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    170604500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     114376250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   1177169000                       # Time in different power states
system.mem_ctrls_1.preBackEnergy              2997600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                  2891790                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        65529600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy                28317240                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         119240160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy          7738620                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              841496850                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime           1372925000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        16512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        16512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  16512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       528384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       528384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  528384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED   1540025000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            10192500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy           43780000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.8                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              8256                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    8256    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                8256                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          8256                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp               4593                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3663                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3663                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4593                       # Transaction distribution
system.pwrStateResidencyTicks::UNDEFINED   1540025000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        14131                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        14347                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 28478                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       590400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       533568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1123968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   1540025000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           16843500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           7359000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           7672998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.snoopTraffic                      3136                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            10039                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.010260                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.100776                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   9936     98.97%     98.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    103      1.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              10039                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests           99                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         8454                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        18489                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                              49                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp              6304                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         3231                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         4368                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             851                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              26                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             26                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3708                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3708                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          4906                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1399                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
