Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Apr 24 16:50:51 2025
| Host         : ECE419-GV259R3 running 64-bit major release  (build 9200)
| Command      : report_methodology -file lab10_top_methodology_drc_routed.rpt -pb lab10_top_methodology_drc_routed.pb -rpx lab10_top_methodology_drc_routed.rpx
| Design       : lab10_top
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 33
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 33         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on BTNC relative to clock(s) clk100MHz
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on SW[0] relative to clock(s) clk100MHz
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on SW[10] relative to clock(s) clk100MHz
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on SW[11] relative to clock(s) clk100MHz
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on SW[12] relative to clock(s) clk100MHz
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on SW[13] relative to clock(s) clk100MHz
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on SW[14] relative to clock(s) clk100MHz
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on SW[15] relative to clock(s) clk100MHz
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on SW[1] relative to clock(s) clk100MHz
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on SW[2] relative to clock(s) clk100MHz
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on SW[3] relative to clock(s) clk100MHz
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on SW[4] relative to clock(s) clk100MHz
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on SW[5] relative to clock(s) clk100MHz
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on SW[6] relative to clock(s) clk100MHz
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on SW[7] relative to clock(s) clk100MHz
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on SW[8] relative to clock(s) clk100MHz
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on SW[9] relative to clock(s) clk100MHz
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on JA[0] relative to clock(s) clk100MHz
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on JA[1] relative to clock(s) clk100MHz
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on JA[2] relative to clock(s) clk100MHz
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on JA[3] relative to clock(s) clk100MHz
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on JA[4] relative to clock(s) clk100MHz
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on JA[5] relative to clock(s) clk100MHz
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on JA[6] relative to clock(s) clk100MHz
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on JA[7] relative to clock(s) clk100MHz
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on JB[0] relative to clock(s) clk100MHz
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on JB[1] relative to clock(s) clk100MHz
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on JB[2] relative to clock(s) clk100MHz
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on JB[3] relative to clock(s) clk100MHz
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on JB[4] relative to clock(s) clk100MHz
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on JB[5] relative to clock(s) clk100MHz
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on JB[6] relative to clock(s) clk100MHz
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on JB[7] relative to clock(s) clk100MHz
Related violations: <none>


