Synopsys Actel Technology Mapper, Version mapact, Build 023R, Built Sep 29 2010 09:29:00
Copyright (C) 1994-2010, Synopsys Inc.  All Rights Reserved
Product Version E-2010.09A-1
Reading constraint file: C:\Users\dell\Desktop\WorkFolder\2D_NMR_EC_FPGA_150131\constraint\NMR_TOP_syn.sdc
Adding property syn_global_buffer, value 9 to view:work.NMR_TOP(verilog)
@N: MF249 |Running in 32-bit mode.
@N: MF258 |Gated clock conversion disabled 
Adding property syn_allow_retiming, value 1, to instance GPMI_0.xwe_xzcs2_syn_0.code_en
Adding property syn_reg_output_delay_improve, value 0.1, to NInstance scalestate_0.CS[11]
Adding property syn_allow_retiming, value 1, to instance scalestate_0.timecount[21:0]
Adding property syn_allow_retiming, value 1, to port scalestate_0.timecount[21:0]
Adding property syn_allow_retiming, value 1, to instance top_code_0.noise_start
Adding property syn_allow_retiming, value 1, to instance top_code_0.pluse_str
Adding property syn_allow_retiming, value 1, to instance top_code_0.scale_start
Adding property syn_allow_retiming, value 1, to instance top_code_0.scan_start
Adding property syn_allow_retiming, value 1, to instance top_code_0.state_1ms_start
Adding property syn_allow_retiming, value 1, to port top_code_0.scan_start
Adding property syn_allow_retiming, value 1, to port top_code_0.noise_start
Adding property syn_allow_retiming, value 1, to port top_code_0.scale_start
Adding property syn_allow_retiming, value 1, to port top_code_0.pluse_str
Adding property syn_allow_retiming, value 1, to port top_code_0.state_1ms_start

Adding property syn_reg_output_delay_improve, value 0.1, to NInstance scalestate_0.CS[11]
@W: BN132 :"c:\users\dell\desktop\workfolder\2d_nmr_ec_fpga_150131\hdl\plusestate.v":144:0:144:5|Removing sequential instance plusestate_0.dump_start,  because it is equivalent to instance plusestate_0.soft_d
@W: BN132 :"c:\users\dell\desktop\workfolder\2d_nmr_ec_fpga_150131\hdl\plusestate.v":144:0:144:5|Removing sequential instance plusestate_0.dumpoff_ctr,  because it is equivalent to instance plusestate_0.tetw_pluse
@W: BN132 :"c:\users\dell\desktop\workfolder\2d_nmr_ec_fpga_150131\hdl\plusestate.v":144:0:144:5|Removing sequential instance plusestate_0.pluse_start,  because it is equivalent to instance plusestate_0.off_test
@W: BN132 :"c:\users\dell\desktop\workfolder\2d_nmr_ec_fpga_150131\hdl\scanstate.v":127:0:127:5|Removing sequential instance scanstate_0.dumpon_ctr,  because it is equivalent to instance scanstate_0.dds_conf
@W: BN132 :"c:\users\dell\desktop\workfolder\2d_nmr_ec_fpga_150131\hdl\scalestate.v":384:0:384:5|Removing sequential instance scalestate_0.state_over_n,  because it is equivalent to instance scalestate_0.tetw_pluse

Available hyper_sources - for debug and ip models
	None Found

Adding property syn_reg_output_delay_improve, value 0.1, to NInstance scalestate_0.CS[11]
Adding property syn_reg_output_delay_improve, value 0.1, to NInstance scalestate_0.CS[11]
Finished RTL optimizations (Time elapsed 0h:00m:01s; Memory used current: 63MB peak: 65MB)

Encoding state machine work.plusestate(verilog)-CS[9:0]
original code -> new code
   0000000001 -> 0000000001
   0000000010 -> 0000000010
   0000000100 -> 0000000100
   0000001000 -> 0000001000
   0000010000 -> 0000010000
   0000100000 -> 0000100000
   0001000000 -> 0001000000
   0010000000 -> 0010000000
   0100000000 -> 0100000000
   1000000000 -> 1000000000
Encoding state machine work.qq_state(verilog)-cs[4:0]
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0100 -> 01000
   1000 -> 10000
@N:"c:\users\dell\desktop\workfolder\2d_nmr_ec_fpga_150131\hdl\bri_timer.v":35:0:35:5|Found counter in view:work.bri_timer(verilog) inst count[7:0]
@N: MF179 :"c:\users\dell\desktop\workfolder\2d_nmr_ec_fpga_150131\hdl\bri_coder.v":37:13:37:30|Found 8 bit by 8 bit '<' comparator, 'half'
@N:"c:\users\dell\desktop\workfolder\2d_nmr_ec_fpga_150131\hdl\qq_timer.v":22:0:22:5|Found counter in view:work.qq_timer(verilog) inst count[4:0]
Encoding state machine work.bri_state(verilog)-cs[14:0]
original code -> new code
   00000000000000 -> 000000000000001
   00000000000001 -> 000000000000010
   00000000000010 -> 000000000000100
   00000000000100 -> 000000000001000
   00000000001000 -> 000000000010000
   00000000010000 -> 000000000100000
   00000000100000 -> 000000001000000
   00000001000000 -> 000000010000000
   00000010000000 -> 000000100000000
   00000100000000 -> 000001000000000
   00001000000000 -> 000010000000000
   00010000000000 -> 000100000000000
   00100000000000 -> 001000000000000
   01000000000000 -> 010000000000000
   10000000000000 -> 100000000000000
@N:"c:\users\dell\desktop\workfolder\2d_nmr_ec_fpga_150131\hdl\dds_timer.v":22:0:22:5|Found counter in view:work.dds_timer(verilog) inst count[7:0]
Encoding state machine work.dds_state(verilog)-cs[8:0]
original code -> new code
   00000000 -> 000000001
   00000001 -> 000000010
   00000010 -> 000000100
   00000100 -> 000001000
   00001000 -> 000010000
   00010000 -> 000100000
   00100000 -> 001000000
   01000000 -> 010000000
   10000000 -> 100000000
Encoding state machine work.off_on_state(verilog)-cs[2:0]
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N:"c:\users\dell\desktop\workfolder\2d_nmr_ec_fpga_150131\hdl\off_on_timer.v":23:0:23:5|Found counter in view:work.off_on_timer(verilog) inst count[4:0]
Encoding state machine work.sd_sacq_state(verilog)-cs[15:0]
original code -> new code
   000000000000000 -> 0000000000000001
   000000000000001 -> 0000000000000010
   000000000000010 -> 0000000000000100
   000000000000100 -> 0000000000001000
   000000000001000 -> 0000000000010000
   000000000010000 -> 0000000000100000
   000000000100000 -> 0000000001000000
   000000001000000 -> 0000000010000000
   000000010000000 -> 0000000100000000
   000000100000000 -> 0000001000000000
   000001000000000 -> 0000010000000000
   000010000000000 -> 0000100000000000
   000100000000000 -> 0001000000000000
   001000000000000 -> 0010000000000000
   010000000000000 -> 0100000000000000
   100000000000000 -> 1000000000000000
@N: MF238 :"c:\users\dell\desktop\workfolder\2d_nmr_ec_fpga_150131\hdl\timer.v":62:39:62:54|Found 22 bit incrementor, 'un2_timedata[21:0]'
@N:"c:\users\dell\desktop\workfolder\2d_nmr_ec_fpga_150131\hdl\dump_sustain_timer.v":44:0:44:5|Found counter in view:work.dump_sustain_timer(verilog) inst count[3:0]
Encoding state machine work.scanstate(verilog)-CS[7:0]
original code -> new code
   00000001 -> 00000001
   00000010 -> 00000010
   00000100 -> 00000100
   00001000 -> 00001000
   00010000 -> 00010000
   00100000 -> 00100000
   01000000 -> 01000000
   10000000 -> 10000000
Encoding state machine work.state_1ms(verilog)-CS[9:0]
original code -> new code
   0000000001 -> 0000000001
   0000000010 -> 0000000010
   0000000100 -> 0000000100
   0000001000 -> 0000001000
   0000010000 -> 0000010000
   0000100000 -> 0000100000
   0001000000 -> 0001000000
   0010000000 -> 0010000000
   0100000000 -> 0100000000
   1000000000 -> 1000000000
Encoding state machine work.noisestate(verilog)-CS[7:0]
original code -> new code
   00000001 -> 00000001
   00000010 -> 00000010
   00000100 -> 00000100
   00001000 -> 00001000
   00010000 -> 00010000
   00100000 -> 00100000
   01000000 -> 01000000
   10000000 -> 10000000
@N: MF238 :"c:\users\dell\desktop\workfolder\2d_nmr_ec_fpga_150131\hdl\bridge_div.v":57:15:57:16|Found 6 bit incrementor, 'count_5[5:0]'
Encoding state machine work.pd_pluse_state(verilog)-cs[12:0]
original code -> new code
   0000000000001 -> 0000000000001
   0000000000010 -> 0000000000010
   0000000000100 -> 0000000000100
   0000000001000 -> 0000000001000
   0000000010000 -> 0000000010000
   0000000100000 -> 0000000100000
   0000001000000 -> 0000001000000
   0000010000000 -> 0000010000000
   0000100000000 -> 0000100000000
   0001000000000 -> 0001000000000
   0010000000000 -> 0010000000000
   0100000000000 -> 0100000000000
   1000000000000 -> 1000000000000
@N: MF238 :"c:\users\dell\desktop\workfolder\2d_nmr_ec_fpga_150131\hdl\cal_div.v":39:45:39:54|Found 6 bit incrementor, 'un3_count[5:0]'
@N:"c:\users\dell\desktop\workfolder\2d_nmr_ec_fpga_150131\hdl\off_on_timer.v":23:0:23:5|Found counter in view:work.off_on_timer_off_on_timer_0_1_off_on_timer_0_0(verilog) inst count[4:0]
Encoding state machine work.dump_state(verilog)-cs[7:0]
original code -> new code
   0000000 -> 00000001
   0000001 -> 00000010
   0000010 -> 00000100
   0000100 -> 00001000
   0001000 -> 00010000
   0010000 -> 00100000
   0100000 -> 01000000
   1000000 -> 10000000
@N:"c:\users\dell\desktop\workfolder\2d_nmr_ec_fpga_150131\hdl\dump_timer.v":23:0:23:5|Found counter in view:work.dump_timer(verilog) inst count[11:0]
@N:"c:\users\dell\desktop\workfolder\2d_nmr_ec_fpga_150131\hdl\long_timer.v":48:0:48:5|Found counter in view:work.long_timer(verilog) inst count[15:0]
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: BN115 :"c:\users\dell\desktop\workfolder\2d_nmr_ec_fpga_150131\hdl\add_reg.v":28:32:28:49|Removing instance add_reg_2.un3_addresult_0 of view:VhdlGenLib.ADD__const_cin_w20_14(verilog) because there are no references to its outputs 
@N: BN115 :"c:\users\dell\desktop\workfolder\2d_nmr_ec_fpga_150131\hdl\add_reg.v":28:32:28:49|Removing instance add_reg_4.un3_addresult_0 of view:VhdlGenLib.ADD__const_cin_w20_13(verilog) because there are no references to its outputs 
@N: BN115 :"c:\users\dell\desktop\workfolder\2d_nmr_ec_fpga_150131\hdl\add_reg.v":28:32:28:49|Removing instance add_reg_6.un3_addresult_0 of view:VhdlGenLib.ADD__const_cin_w20_12(verilog) because there are no references to its outputs 
@N: BN115 :"c:\users\dell\desktop\workfolder\2d_nmr_ec_fpga_150131\hdl\add_reg.v":28:32:28:49|Removing instance add_reg_7.un3_addresult_0 of view:VhdlGenLib.ADD__const_cin_w20_11(verilog) because there are no references to its outputs 
@N: BN115 :"c:\users\dell\desktop\workfolder\2d_nmr_ec_fpga_150131\hdl\add_reg.v":28:32:28:49|Removing instance add_reg_0.un3_addresult_0 of view:VhdlGenLib.ADD__const_cin_w20_10(verilog) because there are no references to its outputs 
@N: BN115 :"c:\users\dell\desktop\workfolder\2d_nmr_ec_fpga_150131\hdl\add_reg.v":28:32:28:49|Removing instance add_reg_1.un3_addresult_0 of view:VhdlGenLib.ADD__const_cin_w20_9(verilog) because there are no references to its outputs 
@N: BN115 :"c:\users\dell\desktop\workfolder\2d_nmr_ec_fpga_150131\hdl\add_reg.v":28:32:28:49|Removing instance add_reg_3.un3_addresult_0 of view:VhdlGenLib.ADD__const_cin_w20_8(verilog) because there are no references to its outputs 
@N: BN115 :"c:\users\dell\desktop\workfolder\2d_nmr_ec_fpga_150131\hdl\add_reg.v":28:32:28:49|Removing instance add_reg_5.un3_addresult_0 of view:VhdlGenLib.ADD__const_cin_w20_7(verilog) because there are no references to its outputs 
@N:"c:\users\dell\desktop\workfolder\2d_nmr_ec_fpga_150131\hdl\signalclkctrl.v":65:0:65:5|Found counter in view:work.signalclkctrl(verilog) inst count[15:0]
@N: MF176 |Default generator successful 
@N: MF179 :"c:\users\dell\desktop\workfolder\2d_nmr_ec_fpga_150131\hdl\signalclkctrl.v":88:25:88:47|Found 16 bit by 16 bit '<' comparator, 'un1_count_1'
@N: MF238 :"c:\users\dell\desktop\workfolder\2d_nmr_ec_fpga_150131\hdl\signalclkctrl.v":77:29:77:39|Found 12 bit incrementor, 'un1_stripnum[12:0]'
@N: MF176 |Default generator successful 
@N: MF238 :"c:\users\dell\desktop\workfolder\2d_nmr_ec_fpga_150131\hdl\ctrl_addr.v":38:17:38:18|Found 4 bit incrementor, 'addrout_3[3:0]'
@N:"c:\users\dell\desktop\workfolder\2d_nmr_ec_fpga_150131\hdl\noise_addr.v":16:0:16:5|Found counter in view:work.noise_acq(verilog) inst noise_addr_1.addr[11:0]
@N:"c:\users\dell\desktop\workfolder\2d_nmr_ec_fpga_150131\hdl\noiseclkctrl.v":32:0:32:5|Found counter in view:work.noise_acq(verilog) inst noiseclkctrl_0.count[11:0]
@N:"c:\users\dell\desktop\workfolder\2d_nmr_ec_fpga_150131\hdl\noise_addr.v":16:0:16:5|Found counter in view:work.noise_acq(verilog) inst noise_addr_0.addr[11:0]
@N: MF179 :"c:\users\dell\desktop\workfolder\2d_nmr_ec_fpga_150131\hdl\noiseclkctrl.v":42:20:42:33|Found 12 bit by 12 bit '<' comparator, 'noiseclkctrl_0.un1_count'
@N: MF179 :"c:\users\dell\desktop\workfolder\2d_nmr_ec_fpga_150131\hdl\noiseclk.v":63:26:63:40|Found 5 bit by 5 bit '<' comparator, 'un1_count'
@N: MF176 |Default generator successful 
@N: MF238 :"c:\users\dell\desktop\workfolder\2d_nmr_ec_fpga_150131\hdl\noiseclk.v":61:36:61:45|Found 5 bit incrementor, 'un3_count[4:0]'
Encoding state machine work.scalestate(verilog)-CS[21:0]
original code -> new code
   000000000000000000000 -> 0000000000000000000001
   000000000000000000001 -> 0000000000000000000010
   000000000000000000010 -> 0000000000000000000100
   000000000000000000100 -> 0000000000000000001000
   000000000000000001000 -> 0000000000000000010000
   000000000000000010000 -> 0000000000000000100000
   000000000000000100000 -> 0000000000000001000000
   000000000000001000000 -> 0000000000000010000000
   000000000000010000000 -> 0000000000000100000000
   000000000000100000000 -> 0000000000001000000000
   000000000001000000000 -> 0000000000010000000000
   000000000010000000000 -> 0000000000100000000000
   000000000100000000000 -> 0000000001000000000000
   000000001000000000000 -> 0000000010000000000000
   000000010000000000000 -> 0000000100000000000000
   000000100000000000000 -> 0000001000000000000000
   000001000000000000000 -> 0000010000000000000000
   000010000000000000000 -> 0000100000000000000000
   000100000000000000000 -> 0001000000000000000000
   001000000000000000000 -> 0010000000000000000000
   010000000000000000000 -> 0100000000000000000000
   100000000000000000000 -> 1000000000000000000000
@W: BN132 :"c:\users\dell\desktop\workfolder\2d_nmr_ec_fpga_150131\hdl\qq_state.v":88:0:88:5|Removing sequential instance Q3Q6_Q4Q5,  because it is equivalent to instance cs[2]
@W: BN132 :"c:\users\dell\desktop\workfolder\2d_nmr_ec_fpga_150131\hdl\dds_state.v":144:0:144:5|Removing sequential instance DDS_0.dds_state_0.reset_reg,  because it is equivalent to instance DDS_0.dds_state_0.cs[1]
@W: BN132 :"c:\users\dell\desktop\workfolder\2d_nmr_ec_fpga_150131\hdl\sd_acq_state.v":172:0:172:5|Removing sequential instance sd_acq_top_0.sd_sacq_state_0.en1,  because it is equivalent to instance sd_acq_top_0.sd_sacq_state_0.cs[3]
@W: BN132 :"c:\users\dell\desktop\workfolder\2d_nmr_ec_fpga_150131\hdl\pd_pluse_state.v":153:0:153:5|Removing sequential instance pd_pluse_top_0.pd_pluse_state_0.en2,  because it is equivalent to instance pd_pluse_top_0.pd_pluse_state_0.cs[6]
@W: BN132 :"c:\users\dell\desktop\workfolder\2d_nmr_ec_fpga_150131\hdl\dump_state.v":107:0:107:5|Removing sequential instance DUMP_0.dump_state_0.on_start,  because it is equivalent to instance DUMP_0.dump_state_0.cs[5]
Finished factoring (Time elapsed 0h:00m:04s; Memory used current: 75MB peak: 75MB)

@N: BN116 :"c:\users\dell\desktop\workfolder\2d_nmr_ec_fpga_150131\hdl\scanstate.v":127:0:127:5|Removing sequential instance scanstate_0.resetout of view:PrimLib.dff(prim) because there are no references to its outputs 
@W: BN132 :"c:\users\dell\desktop\workfolder\2d_nmr_ec_fpga_150131\hdl\clk_div500.v":24:0:24:5|Removing sequential instance ClockManagement_0.clk_div500_0.clk_5M_reg1,  because it is equivalent to instance ClockManagement_0.clk_10k_0.clk_5M_reg1
@W: BN132 :"c:\users\dell\desktop\workfolder\2d_nmr_ec_fpga_150131\hdl\pd_pluse_coder.v":80:0:80:5|Removing sequential instance pd_pluse_top_0.pd_pluse_coder_0.i[1],  because it is equivalent to instance sd_acq_top_0.sd_sacq_coder_0.i[1]
@W: BN132 :"c:\users\dell\desktop\workfolder\2d_nmr_ec_fpga_150131\hdl\clk_div500.v":24:0:24:5|Removing sequential instance ClockManagement_0.clk_div500_0.clk_5M_reg2,  because it is equivalent to instance ClockManagement_0.clk_10k_0.clk_5M_reg2
Adding property syn_reg_output_delay_improve, value 0.1, to instance scalestate_0.CS[11]
Finished gated-clock and generated-clock conversion (Time elapsed 0h:00m:05s; Memory used current: 77MB peak: 78MB)

Finished generic timing optimizations - Pass 1 (Time elapsed 0h:00m:07s; Memory used current: 86MB peak: 86MB)

Starting Early Timing Optimization (Time elapsed 0h:00m:07s; Memory used current: 87MB peak: 88MB)

Finished Early Timing Optimization (Time elapsed 0h:00m:09s; Memory used current: 87MB peak: 88MB)

@W: BN132 :"c:\users\dell\desktop\workfolder\2d_nmr_ec_fpga_150131\hdl\off_on_state.v":66:0:66:5|Removing sequential instance DUMP_0.off_on_state_0.off_on,  because it is equivalent to instance DUMP_0.off_on_state_0.cs[0]
@W: BN132 :"c:\users\dell\desktop\workfolder\2d_nmr_ec_fpga_150131\hdl\off_on_state.v":66:0:66:5|Removing sequential instance DUMP_0.off_on_state_1.off_on,  because it is equivalent to instance DUMP_0.off_on_state_1.cs[0]
@W: BN132 :"c:\users\dell\desktop\workfolder\2d_nmr_ec_fpga_150131\hdl\off_on_state.v":66:0:66:5|Removing sequential instance DUMP_OFF_1.off_on_state_0.off_on,  because it is equivalent to instance DUMP_OFF_1.off_on_state_0.cs[0]
@W: BN132 :"c:\users\dell\desktop\workfolder\2d_nmr_ec_fpga_150131\hdl\off_on_state.v":66:0:66:5|Removing sequential instance DUMP_ON_0.off_on_state_0.off_on,  because it is equivalent to instance DUMP_ON_0.off_on_state_0.cs[0]
@W: BN132 :"c:\users\dell\desktop\workfolder\2d_nmr_ec_fpga_150131\hdl\off_on_state.v":66:0:66:5|Removing sequential instance DUMP_OFF_0.off_on_state_0.off_on,  because it is equivalent to instance DUMP_OFF_0.off_on_state_0.cs[0]
Finished generic timing optimizations - Pass 2 (Time elapsed 0h:00m:09s; Memory used current: 86MB peak: 88MB)

Finished preparing to map (Time elapsed 0h:00m:10s; Memory used current: 89MB peak: 89MB)


High Fanout Net Report
**********************

Driver Instance / Pin Name                                         Fanout, notes                   
---------------------------------------------------------------------------------------------------
GPMI_0.rst_n_module_0.rst_nr2 / Q                                  225 : 38 asynchronous set/reset 
top_code_0.noise_rst / Q                                           25                              
top_code_0.pluse_rst / Q                                           37                              
n_acq_change_0.n_rst_n / Q                                         46 : 25 asynchronous set/reset  
top_code_0.change[0] / Q                                           45                              
top_code_0.change[1] / Q                                           43                              
top_code_0.scan_rst / Q                                            29                              
bri_dump_sw_0.reset_out / Q                                        42 : 22 asynchronous set/reset  
top_code_0.bridge_load / Q                                         32                              
top_code_0.scale_rst / Q                                           189                             
top_code_0.dump_cho[2] / Q                                         30                              
top_code_0.state_1ms_rst_n / Q                                     37                              
top_code_0.n_s_ctrl / Q                                            73                              
timer_top_0.state_switch_0.clk_en_scale / Q                        34                              
s_acq_change_0.s_load / Q                                          25                              
s_acq_change_0.s_rst / Q                                           186 : 185 asynchronous set/reset
scalestate_0.s_acqnum_1_ret_26 / Q                                 25                              
scalestate_0.timecount_ret_232 / Q                                 29                              
scalestate_0.un1_CS6_1 / Y                                         65                              
scalestate_0.un1_PLUSETIME9032_4_i_a2 / Y                          39                              
scalestate_0.un1_PLUSETIME9032_i_a2 / Y                            39                              
scalestate_0.un1_PLUSETIME9032_1_i_a2 / Y                          37                              
scalestate_0.un1_PLUSETIME9032_2_i_a2 / Y                          39                              
scalestate_0.un1_PLUSETIME9032_3_i_a2 / Y                          37                              
scalestate_0.un1_PLUSETIME9032_5_i_a2 / Y                          39                              
scalestate_0.un1_PLUSETIME9032_6_i_a2 / Y                          39                              
bridge_div_0.clk_4f_en / Y                                         25                              
un1_GPMI_0_1[0] / Y                                                27                              
un1_GPMI_0_1[1] / Y                                                27                              
scalestate_0.un1_CS6_33_0 / Y                                      253                             
Signal_Noise_Acq_0.signal_acq_0.signal_data_0_iv_i_o17[15] / Y     29                              
un1_GPMI_0_1[2] / Y                                                26                              
un1_GPMI_0_1[3] / Y                                                25                              
DDS_0.dds_state_0.para_1_sqmuxa_1_0_a2_0 / Y                       37                              
DDS_0.dds_state_0.para_reg_18_e / Y                                52                              
DDS_0.dds_state_0.para_reg_34_e / Y                                49                              
scalestate_0.un1_CS6_7_i / Y                                       44                              
DDS_0.dds_state_0.para_1_sqmuxa_1_0_a2 / Y                         37                              
DDS_0.dds_state_0.para_9_i_a2_4[7] / Y                             32                              
Signal_Noise_Acq_0.signal_acq_0.signal_data_iv_0_a2_14[1] / Y      28                              
===================================================================================================

@N: FP130 |Promoting Net scalestate_0.un1_CS6_33 on CLKINT  I_147 
@N: FP130 |Promoting Net Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0_clk_add on CLKINT  Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add_keep 
@N: FP130 |Promoting Net net_27 on CLKINT  I_148 
@N: FP130 |Promoting Net ddsclkout_c on CLKBUF  ddsclkout_pad 
Replicating Combinational Instance Signal_Noise_Acq_0.signal_acq_0.signal_data_iv_0_a2_14[1], fanout 28 segments 2
Replicating Combinational Instance DDS_0.dds_state_0.para_9_i_a2_4[7], fanout 32 segments 2
Replicating Combinational Instance DDS_0.dds_state_0.para_1_sqmuxa_1_0_a2, fanout 37 segments 2
Replicating Combinational Instance scalestate_0.un1_CS6_7_i, fanout 44 segments 2
Replicating Combinational Instance DDS_0.dds_state_0.para_reg_34_e, fanout 49 segments 3
Replicating Combinational Instance DDS_0.dds_state_0.para_reg_18_e, fanout 52 segments 3
Replicating Combinational Instance DDS_0.dds_state_0.para_1_sqmuxa_1_0_a2_0, fanout 38 segments 2
Replicating Combinational Instance un1_GPMI_0_1[3], fanout 25 segments 2
Replicating Combinational Instance un1_GPMI_0_1[2], fanout 26 segments 2
Replicating Combinational Instance Signal_Noise_Acq_0.signal_acq_0.signal_data_0_iv_i_o17[15], fanout 29 segments 2
Replicating Combinational Instance un1_GPMI_0_1[1], fanout 27 segments 2
Replicating Combinational Instance un1_GPMI_0_1[0], fanout 27 segments 2
Replicating Combinational Instance bridge_div_0.clk_4f_en, fanout 25 segments 2
Replicating Combinational Instance scalestate_0.un1_PLUSETIME9032_6_i_a2, fanout 39 segments 2
Replicating Combinational Instance scalestate_0.un1_PLUSETIME9032_5_i_a2, fanout 39 segments 2
Replicating Combinational Instance scalestate_0.un1_PLUSETIME9032_3_i_a2, fanout 37 segments 2
Replicating Combinational Instance scalestate_0.un1_PLUSETIME9032_2_i_a2, fanout 39 segments 2
Replicating Combinational Instance scalestate_0.un1_PLUSETIME9032_1_i_a2, fanout 37 segments 2
Replicating Combinational Instance scalestate_0.un1_PLUSETIME9032_i_a2, fanout 39 segments 2
Replicating Combinational Instance scalestate_0.un1_PLUSETIME9032_4_i_a2, fanout 39 segments 2
Replicating Combinational Instance scalestate_0.un1_CS6_1, fanout 65 segments 3
Replicating Sequential Instance scalestate_0.timecount_ret_232, fanout 29 segments 2
Replicating Sequential Instance scalestate_0.s_acqnum_1_ret_26, fanout 25 segments 2
Replicating Sequential Instance s_acq_change_0.s_rst, fanout 186 segments 8
Replicating Sequential Instance s_acq_change_0.s_load, fanout 25 segments 2
Replicating Sequential Instance timer_top_0.state_switch_0.clk_en_scale, fanout 35 segments 2
Replicating Sequential Instance top_code_0.n_s_ctrl, fanout 73 segments 4
Replicating Sequential Instance top_code_0.state_1ms_rst_n, fanout 37 segments 2
Replicating Sequential Instance top_code_0.dump_cho[2], fanout 30 segments 2
Replicating Sequential Instance top_code_0.scale_rst, fanout 191 segments 8
Replicating Sequential Instance top_code_0.bridge_load, fanout 32 segments 2
Replicating Sequential Instance bri_dump_sw_0.reset_out, fanout 42 segments 2
Replicating Sequential Instance top_code_0.scan_rst, fanout 29 segments 2
Replicating Sequential Instance top_code_0.change[1], fanout 43 segments 2
Replicating Sequential Instance top_code_0.change[0], fanout 45 segments 2
Replicating Sequential Instance n_acq_change_0.n_rst_n, fanout 46 segments 2
Replicating Sequential Instance top_code_0.pluse_rst, fanout 37 segments 2
Replicating Sequential Instance top_code_0.noise_rst, fanout 25 segments 2
Finished technology mapping (Time elapsed 0h:00m:17s; Memory used current: 106MB peak: 110MB)

@N: MF322 |Retiming summary: 206 registers retimed to 667 

		#####  BEGIN RETIMING REPORT  #####

Retiming summary : 206 registers retimed to 667

Original and Pipelined registers replaced by retiming :
		DUMP_0.dump_state_0.off_start
		scalestate_0.CUTTIME90[0]
		scalestate_0.CUTTIME90[1]
		scalestate_0.CUTTIME90[2]
		scalestate_0.CUTTIME90[3]
		scalestate_0.CUTTIME90[4]
		scalestate_0.CUTTIME90[5]
		scalestate_0.CUTTIME90[6]
		scalestate_0.CUTTIME90[7]
		scalestate_0.CUTTIME90[8]
		scalestate_0.CUTTIME90[9]
		scalestate_0.CUTTIME90[10]
		scalestate_0.CUTTIME90[11]
		scalestate_0.CUTTIME90[12]
		scalestate_0.CUTTIME90[13]
		scalestate_0.CUTTIME90[14]
		scalestate_0.CUTTIME90[15]
		scalestate_0.CUTTIME90[16]
		scalestate_0.CUTTIME90[17]
		scalestate_0.CUTTIME90[18]
		scalestate_0.CUTTIME90[19]
		scalestate_0.CUTTIME90[20]
		scalestate_0.CUTTIME90[21]
		scalestate_0.CUTTIME180[0]
		scalestate_0.CUTTIME180[1]
		scalestate_0.CUTTIME180[2]
		scalestate_0.CUTTIME180[3]
		scalestate_0.CUTTIME180[4]
		scalestate_0.CUTTIME180[5]
		scalestate_0.CUTTIME180[6]
		scalestate_0.CUTTIME180[7]
		scalestate_0.CUTTIME180[8]
		scalestate_0.CUTTIME180[9]
		scalestate_0.CUTTIME180[10]
		scalestate_0.CUTTIME180[11]
		scalestate_0.CUTTIME180[12]
		scalestate_0.CUTTIME180[13]
		scalestate_0.CUTTIME180[14]
		scalestate_0.CUTTIME180[15]
		scalestate_0.CUTTIME180[16]
		scalestate_0.CUTTIME180[17]
		scalestate_0.CUTTIME180[18]
		scalestate_0.CUTTIME180[19]
		scalestate_0.CUTTIME180_TEL[0]
		scalestate_0.CUTTIME180_TEL[1]
		scalestate_0.CUTTIME180_TEL[2]
		scalestate_0.CUTTIME180_TEL[3]
		scalestate_0.CUTTIME180_TEL[4]
		scalestate_0.CUTTIME180_TEL[5]
		scalestate_0.CUTTIME180_TEL[6]
		scalestate_0.CUTTIME180_TEL[7]
		scalestate_0.CUTTIME180_TEL[8]
		scalestate_0.CUTTIME180_TEL[9]
		scalestate_0.CUTTIME180_TEL[10]
		scalestate_0.CUTTIME180_TEL[11]
		scalestate_0.CUTTIME180_TEL[12]
		scalestate_0.CUTTIME180_TEL[13]
		scalestate_0.CUTTIME180_TEL[14]
		scalestate_0.CUTTIME180_TEL[15]
		scalestate_0.CUTTIME180_TEL[16]
		scalestate_0.CUTTIME180_TEL[17]
		scalestate_0.CUTTIME180_TEL[18]
		scalestate_0.CUTTIME180_TEL[19]
		scalestate_0.CUTTIME180_TEL[20]
		scalestate_0.CUTTIME180_TEL[21]
		scalestate_0.CUTTIME180_Tini[0]
		scalestate_0.CUTTIME180_Tini[1]
		scalestate_0.CUTTIME180_Tini[2]
		scalestate_0.CUTTIME180_Tini[3]
		scalestate_0.CUTTIME180_Tini[4]
		scalestate_0.CUTTIME180_Tini[5]
		scalestate_0.CUTTIME180_Tini[6]
		scalestate_0.CUTTIME180_Tini[7]
		scalestate_0.CUTTIME180_Tini[8]
		scalestate_0.CUTTIME180_Tini[9]
		scalestate_0.CUTTIME180_Tini[10]
		scalestate_0.CUTTIME180_Tini[11]
		scalestate_0.CUTTIME180_Tini[12]
		scalestate_0.CUTTIME180_Tini[13]
		scalestate_0.CUTTIME180_Tini[14]
		scalestate_0.CUTTIME180_Tini[15]
		scalestate_0.CUTTIME180_Tini[16]
		scalestate_0.CUTTIME180_Tini[17]
		scalestate_0.CUTTIME180_Tini[18]
		scalestate_0.CUTTIME180_Tini[19]
		scalestate_0.CUTTIME180_Tini[20]
		scalestate_0.CUTTIME180_Tini[21]
		scalestate_0.CUTTIMEI90[0]
		scalestate_0.CUTTIMEI90[1]
		scalestate_0.CUTTIMEI90[2]
		scalestate_0.CUTTIMEI90[3]
		scalestate_0.CUTTIMEI90[4]
		scalestate_0.CUTTIMEI90[5]
		scalestate_0.CUTTIMEI90[6]
		scalestate_0.CUTTIMEI90[7]
		scalestate_0.CUTTIMEI90[8]
		scalestate_0.CUTTIMEI90[9]
		scalestate_0.CUTTIMEI90[10]
		scalestate_0.CUTTIMEI90[11]
		scalestate_0.CUTTIMEI90[12]
		scalestate_0.CUTTIMEI90[13]
		scalestate_0.CUTTIMEI90[14]
		scalestate_0.CUTTIMEI90[15]
		scalestate_0.CUTTIMEI90[16]
		scalestate_0.CUTTIMEI90[17]
		scalestate_0.CUTTIMEI90[18]
		scalestate_0.CUTTIMEI90[19]
		scalestate_0.CUTTIMEI90[20]
		scalestate_0.CUTTIMEI90[21]
		scalestate_0.M_pulse
		scalestate_0.OPENTIME[0]
		scalestate_0.OPENTIME[1]
		scalestate_0.OPENTIME[2]
		scalestate_0.OPENTIME[3]
		scalestate_0.OPENTIME[4]
		scalestate_0.OPENTIME[5]
		scalestate_0.OPENTIME[6]
		scalestate_0.OPENTIME[7]
		scalestate_0.OPENTIME[8]
		scalestate_0.OPENTIME[9]
		scalestate_0.OPENTIME[10]
		scalestate_0.OPENTIME[11]
		scalestate_0.OPENTIME[12]
		scalestate_0.OPENTIME[13]
		scalestate_0.OPENTIME[14]
		scalestate_0.OPENTIME[15]
		scalestate_0.OPENTIME[16]
		scalestate_0.OPENTIME[17]
		scalestate_0.OPENTIME[18]
		scalestate_0.OPENTIME[19]
		scalestate_0.OPENTIME_TEL[0]
		scalestate_0.OPENTIME_TEL[1]
		scalestate_0.OPENTIME_TEL[2]
		scalestate_0.OPENTIME_TEL[3]
		scalestate_0.OPENTIME_TEL[4]
		scalestate_0.OPENTIME_TEL[5]
		scalestate_0.OPENTIME_TEL[6]
		scalestate_0.OPENTIME_TEL[7]
		scalestate_0.OPENTIME_TEL[8]
		scalestate_0.OPENTIME_TEL[9]
		scalestate_0.OPENTIME_TEL[10]
		scalestate_0.OPENTIME_TEL[11]
		scalestate_0.OPENTIME_TEL[12]
		scalestate_0.OPENTIME_TEL[13]
		scalestate_0.OPENTIME_TEL[14]
		scalestate_0.OPENTIME_TEL[15]
		scalestate_0.OPENTIME_TEL[16]
		scalestate_0.OPENTIME_TEL[17]
		scalestate_0.OPENTIME_TEL[18]
		scalestate_0.OPENTIME_TEL[19]
		scalestate_0.OPENTIME_TEL[20]
		scalestate_0.OPENTIME_TEL[21]
		scalestate_0.fst_lst_pulse
		scalestate_0.pn_out
		scalestate_0.reset_out
		scalestate_0.rt_sw
		scalestate_0.s_acqnum_1[0]
		scalestate_0.s_acqnum_1[1]
		scalestate_0.s_acqnum_1[2]
		scalestate_0.s_acqnum_1[3]
		scalestate_0.s_acqnum_1[4]
		scalestate_0.s_acqnum_1[5]
		scalestate_0.s_acqnum_1[6]
		scalestate_0.s_acqnum_1[7]
		scalestate_0.s_acqnum_1[8]
		scalestate_0.s_acqnum_1[9]
		scalestate_0.s_acqnum_1[10]
		scalestate_0.s_acqnum_1[11]
		scalestate_0.strippluse[0]
		scalestate_0.strippluse[1]
		scalestate_0.strippluse[2]
		scalestate_0.strippluse[3]
		scalestate_0.strippluse[4]
		scalestate_0.strippluse[5]
		scalestate_0.strippluse[6]
		scalestate_0.strippluse[7]
		scalestate_0.strippluse[8]
		scalestate_0.strippluse[9]
		scalestate_0.strippluse[10]
		scalestate_0.strippluse[11]
		scalestate_0.sw_acq2
		scalestate_0.timecount[0]
		scalestate_0.timecount[1]
		scalestate_0.timecount[2]
		scalestate_0.timecount[3]
		scalestate_0.timecount[4]
		scalestate_0.timecount[5]
		scalestate_0.timecount[6]
		scalestate_0.timecount[7]
		scalestate_0.timecount[8]
		scalestate_0.timecount[9]
		scalestate_0.timecount[10]
		scalestate_0.timecount[11]
		scalestate_0.timecount[12]
		scalestate_0.timecount[13]
		scalestate_0.timecount[14]
		scalestate_0.timecount[15]
		scalestate_0.timecount[16]
		scalestate_0.timecount[17]
		scalestate_0.timecount[18]
		scalestate_0.timecount[19]
		scalestate_0.timecount[20]
		scalestate_0.timecount[21]
		timer_top_0.state_switch_0.dataout[8]
		timer_top_0.state_switch_0.dataout[10]
		timer_top_0.state_switch_0.dataout[11]

New registers created by retiming :
		scalestate_0.CS_ret
		scalestate_0.CUTTIME90_ret[0]
		scalestate_0.CUTTIME90_ret[1]
		scalestate_0.CUTTIME90_ret[2]
		scalestate_0.CUTTIME90_ret[3]
		scalestate_0.CUTTIME90_ret[4]
		scalestate_0.CUTTIME90_ret[5]
		scalestate_0.CUTTIME90_ret[6]
		scalestate_0.CUTTIME90_ret[7]
		scalestate_0.CUTTIME90_ret[8]
		scalestate_0.CUTTIME90_ret[9]
		scalestate_0.CUTTIME90_ret[10]
		scalestate_0.CUTTIME90_ret[11]
		scalestate_0.CUTTIME90_ret[12]
		scalestate_0.CUTTIME90_ret[13]
		scalestate_0.CUTTIME90_ret[14]
		scalestate_0.CUTTIME90_ret[15]
		scalestate_0.CUTTIME90_ret[16]
		scalestate_0.CUTTIME90_ret[17]
		scalestate_0.CUTTIME90_ret[18]
		scalestate_0.CUTTIME90_ret[19]
		scalestate_0.CUTTIME90_ret[20]
		scalestate_0.CUTTIME90_ret[21]
		scalestate_0.CUTTIME90_ret_22[0]
		scalestate_0.CUTTIME90_ret_22[1]
		scalestate_0.CUTTIME90_ret_22[2]
		scalestate_0.CUTTIME90_ret_22[3]
		scalestate_0.CUTTIME90_ret_22[4]
		scalestate_0.CUTTIME90_ret_22[5]
		scalestate_0.CUTTIME90_ret_22[6]
		scalestate_0.CUTTIME90_ret_22[7]
		scalestate_0.CUTTIME90_ret_22[8]
		scalestate_0.CUTTIME90_ret_22[9]
		scalestate_0.CUTTIME90_ret_22[10]
		scalestate_0.CUTTIME90_ret_22[11]
		scalestate_0.CUTTIME90_ret_22[12]
		scalestate_0.CUTTIME90_ret_22[13]
		scalestate_0.CUTTIME90_ret_22[14]
		scalestate_0.CUTTIME90_ret_22[15]
		scalestate_0.CUTTIME90_ret_44
		scalestate_0.CUTTIME180_TEL_ret[0]
		scalestate_0.CUTTIME180_TEL_ret[1]
		scalestate_0.CUTTIME180_TEL_ret[2]
		scalestate_0.CUTTIME180_TEL_ret[3]
		scalestate_0.CUTTIME180_TEL_ret[4]
		scalestate_0.CUTTIME180_TEL_ret[5]
		scalestate_0.CUTTIME180_TEL_ret[6]
		scalestate_0.CUTTIME180_TEL_ret[7]
		scalestate_0.CUTTIME180_TEL_ret[8]
		scalestate_0.CUTTIME180_TEL_ret[9]
		scalestate_0.CUTTIME180_TEL_ret[10]
		scalestate_0.CUTTIME180_TEL_ret[11]
		scalestate_0.CUTTIME180_TEL_ret[12]
		scalestate_0.CUTTIME180_TEL_ret[13]
		scalestate_0.CUTTIME180_TEL_ret[14]
		scalestate_0.CUTTIME180_TEL_ret[15]
		scalestate_0.CUTTIME180_TEL_ret[16]
		scalestate_0.CUTTIME180_TEL_ret[17]
		scalestate_0.CUTTIME180_TEL_ret[18]
		scalestate_0.CUTTIME180_TEL_ret[19]
		scalestate_0.CUTTIME180_TEL_ret[20]
		scalestate_0.CUTTIME180_TEL_ret[21]
		scalestate_0.CUTTIME180_TEL_ret_22[0]
		scalestate_0.CUTTIME180_TEL_ret_22[1]
		scalestate_0.CUTTIME180_TEL_ret_22[2]
		scalestate_0.CUTTIME180_TEL_ret_22[3]
		scalestate_0.CUTTIME180_TEL_ret_22[4]
		scalestate_0.CUTTIME180_TEL_ret_22[5]
		scalestate_0.CUTTIME180_TEL_ret_22[6]
		scalestate_0.CUTTIME180_TEL_ret_22[7]
		scalestate_0.CUTTIME180_TEL_ret_22[8]
		scalestate_0.CUTTIME180_TEL_ret_22[9]
		scalestate_0.CUTTIME180_TEL_ret_22[10]
		scalestate_0.CUTTIME180_TEL_ret_22[11]
		scalestate_0.CUTTIME180_TEL_ret_22[12]
		scalestate_0.CUTTIME180_TEL_ret_22[13]
		scalestate_0.CUTTIME180_TEL_ret_22[14]
		scalestate_0.CUTTIME180_TEL_ret_22[15]
		scalestate_0.CUTTIME180_TEL_ret_44
		scalestate_0.CUTTIME180_Tini_ret[0]
		scalestate_0.CUTTIME180_Tini_ret[1]
		scalestate_0.CUTTIME180_Tini_ret[2]
		scalestate_0.CUTTIME180_Tini_ret[3]
		scalestate_0.CUTTIME180_Tini_ret[4]
		scalestate_0.CUTTIME180_Tini_ret[5]
		scalestate_0.CUTTIME180_Tini_ret[6]
		scalestate_0.CUTTIME180_Tini_ret[7]
		scalestate_0.CUTTIME180_Tini_ret[8]
		scalestate_0.CUTTIME180_Tini_ret[9]
		scalestate_0.CUTTIME180_Tini_ret[10]
		scalestate_0.CUTTIME180_Tini_ret[11]
		scalestate_0.CUTTIME180_Tini_ret[12]
		scalestate_0.CUTTIME180_Tini_ret[13]
		scalestate_0.CUTTIME180_Tini_ret[14]
		scalestate_0.CUTTIME180_Tini_ret[15]
		scalestate_0.CUTTIME180_Tini_ret[16]
		scalestate_0.CUTTIME180_Tini_ret[17]
		scalestate_0.CUTTIME180_Tini_ret[18]
		scalestate_0.CUTTIME180_Tini_ret[19]
		scalestate_0.CUTTIME180_Tini_ret[20]
		scalestate_0.CUTTIME180_Tini_ret[21]
		scalestate_0.CUTTIME180_Tini_ret_22[0]
		scalestate_0.CUTTIME180_Tini_ret_22[1]
		scalestate_0.CUTTIME180_Tini_ret_22[2]
		scalestate_0.CUTTIME180_Tini_ret_22[3]
		scalestate_0.CUTTIME180_Tini_ret_22[4]
		scalestate_0.CUTTIME180_Tini_ret_22[5]
		scalestate_0.CUTTIME180_Tini_ret_22[6]
		scalestate_0.CUTTIME180_Tini_ret_22[7]
		scalestate_0.CUTTIME180_Tini_ret_22[8]
		scalestate_0.CUTTIME180_Tini_ret_22[9]
		scalestate_0.CUTTIME180_Tini_ret_22[10]
		scalestate_0.CUTTIME180_Tini_ret_22[11]
		scalestate_0.CUTTIME180_Tini_ret_22[12]
		scalestate_0.CUTTIME180_Tini_ret_22[13]
		scalestate_0.CUTTIME180_Tini_ret_22[14]
		scalestate_0.CUTTIME180_Tini_ret_22[15]
		scalestate_0.CUTTIME180_Tini_ret_44
		scalestate_0.CUTTIME180_ret[0]
		scalestate_0.CUTTIME180_ret[1]
		scalestate_0.CUTTIME180_ret[2]
		scalestate_0.CUTTIME180_ret[3]
		scalestate_0.CUTTIME180_ret[4]
		scalestate_0.CUTTIME180_ret[5]
		scalestate_0.CUTTIME180_ret[6]
		scalestate_0.CUTTIME180_ret[7]
		scalestate_0.CUTTIME180_ret[8]
		scalestate_0.CUTTIME180_ret[9]
		scalestate_0.CUTTIME180_ret[10]
		scalestate_0.CUTTIME180_ret[11]
		scalestate_0.CUTTIME180_ret[12]
		scalestate_0.CUTTIME180_ret[13]
		scalestate_0.CUTTIME180_ret[14]
		scalestate_0.CUTTIME180_ret[15]
		scalestate_0.CUTTIME180_ret[16]
		scalestate_0.CUTTIME180_ret[17]
		scalestate_0.CUTTIME180_ret[18]
		scalestate_0.CUTTIME180_ret[19]
		scalestate_0.CUTTIME180_ret_20[0]
		scalestate_0.CUTTIME180_ret_20[1]
		scalestate_0.CUTTIME180_ret_20[2]
		scalestate_0.CUTTIME180_ret_20[3]
		scalestate_0.CUTTIME180_ret_20[4]
		scalestate_0.CUTTIME180_ret_20[5]
		scalestate_0.CUTTIME180_ret_20[6]
		scalestate_0.CUTTIME180_ret_20[7]
		scalestate_0.CUTTIME180_ret_20[8]
		scalestate_0.CUTTIME180_ret_20[9]
		scalestate_0.CUTTIME180_ret_20[10]
		scalestate_0.CUTTIME180_ret_20[11]
		scalestate_0.CUTTIME180_ret_20[12]
		scalestate_0.CUTTIME180_ret_20[13]
		scalestate_0.CUTTIME180_ret_20[14]
		scalestate_0.CUTTIME180_ret_20[15]
		scalestate_0.CUTTIME180_ret_40
		scalestate_0.CUTTIMEI90_ret[0]
		scalestate_0.CUTTIMEI90_ret[1]
		scalestate_0.CUTTIMEI90_ret[2]
		scalestate_0.CUTTIMEI90_ret[3]
		scalestate_0.CUTTIMEI90_ret[4]
		scalestate_0.CUTTIMEI90_ret[5]
		scalestate_0.CUTTIMEI90_ret[6]
		scalestate_0.CUTTIMEI90_ret[7]
		scalestate_0.CUTTIMEI90_ret[8]
		scalestate_0.CUTTIMEI90_ret[9]
		scalestate_0.CUTTIMEI90_ret[10]
		scalestate_0.CUTTIMEI90_ret[11]
		scalestate_0.CUTTIMEI90_ret[12]
		scalestate_0.CUTTIMEI90_ret[13]
		scalestate_0.CUTTIMEI90_ret[14]
		scalestate_0.CUTTIMEI90_ret[15]
		scalestate_0.CUTTIMEI90_ret[16]
		scalestate_0.CUTTIMEI90_ret[17]
		scalestate_0.CUTTIMEI90_ret[18]
		scalestate_0.CUTTIMEI90_ret[19]
		scalestate_0.CUTTIMEI90_ret[20]
		scalestate_0.CUTTIMEI90_ret[21]
		scalestate_0.CUTTIMEI90_ret_22[0]
		scalestate_0.CUTTIMEI90_ret_22[1]
		scalestate_0.CUTTIMEI90_ret_22[2]
		scalestate_0.CUTTIMEI90_ret_22[3]
		scalestate_0.CUTTIMEI90_ret_22[4]
		scalestate_0.CUTTIMEI90_ret_22[5]
		scalestate_0.CUTTIMEI90_ret_22[6]
		scalestate_0.CUTTIMEI90_ret_22[7]
		scalestate_0.CUTTIMEI90_ret_22[8]
		scalestate_0.CUTTIMEI90_ret_22[9]
		scalestate_0.CUTTIMEI90_ret_22[10]
		scalestate_0.CUTTIMEI90_ret_22[11]
		scalestate_0.CUTTIMEI90_ret_22[12]
		scalestate_0.CUTTIMEI90_ret_22[13]
		scalestate_0.CUTTIMEI90_ret_22[14]
		scalestate_0.CUTTIMEI90_ret_22[15]
		scalestate_0.CUTTIMEI90_ret_44
		scalestate_0.M_pulse_ret[0]
		scalestate_0.M_pulse_ret[1]
		scalestate_0.M_pulse_ret[2]
		scalestate_0.M_pulse_ret[3]
		scalestate_0.M_pulse_ret[4]
		scalestate_0.M_pulse_ret[5]
		scalestate_0.M_pulse_ret[6]
		scalestate_0.M_pulse_ret[7]
		scalestate_0.M_pulse_ret[8]
		scalestate_0.M_pulse_ret[9]
		scalestate_0.M_pulse_ret[10]
		scalestate_0.M_pulse_ret_11[0]
		scalestate_0.M_pulse_ret_11[1]
		scalestate_0.M_pulse_ret_11[2]
		scalestate_0.M_pulse_ret_11[3]
		scalestate_0.M_pulse_ret_11[4]
		scalestate_0.M_pulse_ret_11[5]
		scalestate_0.M_pulse_ret_11[6]
		scalestate_0.M_pulse_ret_11[7]
		scalestate_0.M_pulse_ret_11[8]
		scalestate_0.M_pulse_ret_11[9]
		scalestate_0.M_pulse_ret_21
		scalestate_0.OPENTIME_TEL_ret[0]
		scalestate_0.OPENTIME_TEL_ret[1]
		scalestate_0.OPENTIME_TEL_ret[2]
		scalestate_0.OPENTIME_TEL_ret[3]
		scalestate_0.OPENTIME_TEL_ret[4]
		scalestate_0.OPENTIME_TEL_ret[5]
		scalestate_0.OPENTIME_TEL_ret[6]
		scalestate_0.OPENTIME_TEL_ret[7]
		scalestate_0.OPENTIME_TEL_ret[8]
		scalestate_0.OPENTIME_TEL_ret[9]
		scalestate_0.OPENTIME_TEL_ret[10]
		scalestate_0.OPENTIME_TEL_ret[11]
		scalestate_0.OPENTIME_TEL_ret[12]
		scalestate_0.OPENTIME_TEL_ret[13]
		scalestate_0.OPENTIME_TEL_ret[14]
		scalestate_0.OPENTIME_TEL_ret[15]
		scalestate_0.OPENTIME_TEL_ret[16]
		scalestate_0.OPENTIME_TEL_ret[17]
		scalestate_0.OPENTIME_TEL_ret[18]
		scalestate_0.OPENTIME_TEL_ret[19]
		scalestate_0.OPENTIME_TEL_ret[20]
		scalestate_0.OPENTIME_TEL_ret[21]
		scalestate_0.OPENTIME_TEL_ret_22[0]
		scalestate_0.OPENTIME_TEL_ret_22[1]
		scalestate_0.OPENTIME_TEL_ret_22[2]
		scalestate_0.OPENTIME_TEL_ret_22[3]
		scalestate_0.OPENTIME_TEL_ret_22[4]
		scalestate_0.OPENTIME_TEL_ret_22[5]
		scalestate_0.OPENTIME_TEL_ret_22[6]
		scalestate_0.OPENTIME_TEL_ret_22[7]
		scalestate_0.OPENTIME_TEL_ret_22[8]
		scalestate_0.OPENTIME_TEL_ret_22[9]
		scalestate_0.OPENTIME_TEL_ret_22[10]
		scalestate_0.OPENTIME_TEL_ret_22[11]
		scalestate_0.OPENTIME_TEL_ret_22[12]
		scalestate_0.OPENTIME_TEL_ret_22[13]
		scalestate_0.OPENTIME_TEL_ret_22[14]
		scalestate_0.OPENTIME_TEL_ret_22[15]
		scalestate_0.OPENTIME_TEL_ret_44
		scalestate_0.OPENTIME_ret[0]
		scalestate_0.OPENTIME_ret[1]
		scalestate_0.OPENTIME_ret[2]
		scalestate_0.OPENTIME_ret[3]
		scalestate_0.OPENTIME_ret[4]
		scalestate_0.OPENTIME_ret[5]
		scalestate_0.OPENTIME_ret[6]
		scalestate_0.OPENTIME_ret[7]
		scalestate_0.OPENTIME_ret[8]
		scalestate_0.OPENTIME_ret[9]
		scalestate_0.OPENTIME_ret[10]
		scalestate_0.OPENTIME_ret[11]
		scalestate_0.OPENTIME_ret[12]
		scalestate_0.OPENTIME_ret[13]
		scalestate_0.OPENTIME_ret[14]
		scalestate_0.OPENTIME_ret[15]
		scalestate_0.OPENTIME_ret[16]
		scalestate_0.OPENTIME_ret[17]
		scalestate_0.OPENTIME_ret[18]
		scalestate_0.OPENTIME_ret[19]
		scalestate_0.OPENTIME_ret_20[0]
		scalestate_0.OPENTIME_ret_20[1]
		scalestate_0.OPENTIME_ret_20[2]
		scalestate_0.OPENTIME_ret_20[3]
		scalestate_0.OPENTIME_ret_20[4]
		scalestate_0.OPENTIME_ret_20[5]
		scalestate_0.OPENTIME_ret_20[6]
		scalestate_0.OPENTIME_ret_20[7]
		scalestate_0.OPENTIME_ret_20[8]
		scalestate_0.OPENTIME_ret_20[9]
		scalestate_0.OPENTIME_ret_20[10]
		scalestate_0.OPENTIME_ret_20[11]
		scalestate_0.OPENTIME_ret_20[12]
		scalestate_0.OPENTIME_ret_20[13]
		scalestate_0.OPENTIME_ret_20[14]
		scalestate_0.OPENTIME_ret_20[15]
		scalestate_0.OPENTIME_ret_40
		scalestate_0.fst_lst_pulse_ret[0]
		scalestate_0.fst_lst_pulse_ret[1]
		scalestate_0.fst_lst_pulse_ret[2]
		scalestate_0.fst_lst_pulse_ret[3]
		scalestate_0.fst_lst_pulse_ret[4]
		scalestate_0.fst_lst_pulse_ret[5]
		scalestate_0.fst_lst_pulse_ret[6]
		scalestate_0.fst_lst_pulse_ret[7]
		scalestate_0.fst_lst_pulse_ret[8]
		scalestate_0.fst_lst_pulse_ret[9]
		scalestate_0.fst_lst_pulse_ret[10]
		scalestate_0.fst_lst_pulse_ret_11[0]
		scalestate_0.fst_lst_pulse_ret_11[1]
		scalestate_0.fst_lst_pulse_ret_11[2]
		scalestate_0.fst_lst_pulse_ret_11[3]
		scalestate_0.fst_lst_pulse_ret_11[4]
		scalestate_0.fst_lst_pulse_ret_11[5]
		scalestate_0.fst_lst_pulse_ret_11[6]
		scalestate_0.fst_lst_pulse_ret_11[7]
		scalestate_0.fst_lst_pulse_ret_11[8]
		scalestate_0.fst_lst_pulse_ret_11[9]
		scalestate_0.fst_lst_pulse_ret_11[10]
		scalestate_0.necount_LE_NE_ret_1
		scalestate_0.pn_out_ret
		scalestate_0.pn_out_ret_1
		scalestate_0.reset_out_ret[0]
		scalestate_0.reset_out_ret[1]
		scalestate_0.reset_out_ret[2]
		scalestate_0.reset_out_ret[3]
		scalestate_0.reset_out_ret_1
		scalestate_0.reset_out_ret_5
		scalestate_0.rt_sw_ret[0]
		scalestate_0.rt_sw_ret[1]
		scalestate_0.rt_sw_ret[2]
		scalestate_0.rt_sw_ret_1
		scalestate_0.rt_sw_ret_2
		scalestate_0.s_acqnum_1_ret
		scalestate_0.s_acqnum_1_ret_0
		scalestate_0.s_acqnum_1_ret_1[0]
		scalestate_0.s_acqnum_1_ret_2
		scalestate_0.s_acqnum_1_ret_3
		scalestate_0.s_acqnum_1_ret_5
		scalestate_0.s_acqnum_1_ret_7
		scalestate_0.s_acqnum_1_ret_9
		scalestate_0.s_acqnum_1_ret_10
		scalestate_0.s_acqnum_1_ret_12
		scalestate_0.s_acqnum_1_ret_15
		scalestate_0.s_acqnum_1_ret_17
		scalestate_0.s_acqnum_1_ret_19
		scalestate_0.s_acqnum_1_ret_21
		scalestate_0.s_acqnum_1_ret_23
		scalestate_0.s_acqnum_1_ret_25
		scalestate_0.s_acqnum_1_ret_28
		scalestate_0.s_acqnum_1_ret_29
		scalestate_0.s_acqnum_1_ret_31
		scalestate_0.s_acqnum_1_ret_33
		scalestate_0.s_acqnum_1_ret_35
		scalestate_0.s_acqnum_1_ret_37
		scalestate_0.s_acqnum_1_ret_39
		scalestate_0.s_acqnum_1_ret_41
		scalestate_0.s_acqnum_1_ret_42
		scalestate_0.s_acqnum_1_ret_43
		scalestate_0.s_acqnum_1_ret_45
		scalestate_0.s_acqnum_1_ret_46
		scalestate_0.s_acqnum_1_ret_47
		scalestate_0.s_acqnum_1_ret_48
		scalestate_0.s_acqnum_1_ret_49
		scalestate_0.s_acqnum_1_ret_51
		scalestate_0.s_acqnum_1_ret_53
		scalestate_0.s_acqnum_1_ret_55
		scalestate_0.s_acqnum_1_ret_57
		scalestate_0.s_acqnum_1_ret_59
		scalestate_0.s_acqnum_1_ret_60
		scalestate_0.s_acqnum_1_ret_61
		scalestate_0.s_acqnum_1_ret_63
		scalestate_0.s_acqnum_1_ret_65
		scalestate_0.s_acqnum_1_ret_67
		scalestate_0.s_acqnum_1_ret_68
		scalestate_0.s_acqnum_1_ret_69
		scalestate_0.s_acqnum_1_ret_70
		scalestate_0.s_acqnum_1_ret_71
		scalestate_0.s_acqnum_1_ret_72
		scalestate_0.s_acqnum_1_ret_73
		scalestate_0.s_acqnum_1_ret_74
		scalestate_0.s_acqnum_1_ret_75
		scalestate_0.strippluse_ret_0
		scalestate_0.strippluse_ret_1
		scalestate_0.strippluse_ret_3
		scalestate_0.strippluse_ret_5
		scalestate_0.strippluse_ret_7
		scalestate_0.strippluse_ret_9
		scalestate_0.strippluse_ret_11
		scalestate_0.strippluse_ret_13
		scalestate_0.strippluse_ret_15
		scalestate_0.strippluse_ret_16
		scalestate_0.strippluse_ret_18
		scalestate_0.strippluse_ret_20
		scalestate_0.strippluse_ret_22
		scalestate_0.strippluse_ret_24
		scalestate_0.strippluse_ret_25
		scalestate_0.strippluse_ret_26
		scalestate_0.strippluse_ret_28
		scalestate_0.strippluse_ret_30
		scalestate_0.strippluse_ret_32
		scalestate_0.strippluse_ret_34
		scalestate_0.strippluse_ret_36
		scalestate_0.strippluse_ret_38
		scalestate_0.strippluse_ret_40
		scalestate_0.strippluse_ret_42
		scalestate_0.strippluse_ret_44
		scalestate_0.strippluse_ret_46
		scalestate_0.sw_acq2_ret[0]
		scalestate_0.sw_acq2_ret[1]
		scalestate_0.sw_acq2_ret_2
		scalestate_0.timecount_ret
		scalestate_0.timecount_ret[0]
		scalestate_0.timecount_ret[1]
		scalestate_0.timecount_ret[2]
		scalestate_0.timecount_ret[3]
		scalestate_0.timecount_ret[4]
		scalestate_0.timecount_ret[5]
		scalestate_0.timecount_ret[6]
		scalestate_0.timecount_ret[7]
		scalestate_0.timecount_ret[8]
		scalestate_0.timecount_ret[9]
		scalestate_0.timecount_ret[10]
		scalestate_0.timecount_ret[11]
		scalestate_0.timecount_ret[12]
		scalestate_0.timecount_ret[13]
		scalestate_0.timecount_ret[14]
		scalestate_0.timecount_ret[15]
		scalestate_0.timecount_ret[16]
		scalestate_0.timecount_ret[17]
		scalestate_0.timecount_ret[18]
		scalestate_0.timecount_ret[19]
		scalestate_0.timecount_ret[20]
		scalestate_0.timecount_ret[21]
		scalestate_0.timecount_ret_0
		scalestate_0.timecount_ret_1
		scalestate_0.timecount_ret_3
		scalestate_0.timecount_ret_4
		scalestate_0.timecount_ret_22[0]
		scalestate_0.timecount_ret_22[1]
		scalestate_0.timecount_ret_22[2]
		scalestate_0.timecount_ret_22[3]
		scalestate_0.timecount_ret_22[4]
		scalestate_0.timecount_ret_22[5]
		scalestate_0.timecount_ret_22[6]
		scalestate_0.timecount_ret_22[7]
		scalestate_0.timecount_ret_22[8]
		scalestate_0.timecount_ret_22[9]
		scalestate_0.timecount_ret_22[10]
		scalestate_0.timecount_ret_22[11]
		scalestate_0.timecount_ret_22[12]
		scalestate_0.timecount_ret_22[13]
		scalestate_0.timecount_ret_22[14]
		scalestate_0.timecount_ret_22[15]
		scalestate_0.timecount_ret_38[0]
		scalestate_0.timecount_ret_38[1]
		scalestate_0.timecount_ret_38[2]
		scalestate_0.timecount_ret_38[3]
		scalestate_0.timecount_ret_38[4]
		scalestate_0.timecount_ret_38[5]
		scalestate_0.timecount_ret_38[6]
		scalestate_0.timecount_ret_38[7]
		scalestate_0.timecount_ret_38[8]
		scalestate_0.timecount_ret_38[9]
		scalestate_0.timecount_ret_38[10]
		scalestate_0.timecount_ret_38[11]
		scalestate_0.timecount_ret_38[12]
		scalestate_0.timecount_ret_38[13]
		scalestate_0.timecount_ret_38[14]
		scalestate_0.timecount_ret_38[15]
		scalestate_0.timecount_ret_54[0]
		scalestate_0.timecount_ret_54[1]
		scalestate_0.timecount_ret_54[2]
		scalestate_0.timecount_ret_54[3]
		scalestate_0.timecount_ret_54[4]
		scalestate_0.timecount_ret_54[5]
		scalestate_0.timecount_ret_54[6]
		scalestate_0.timecount_ret_54[7]
		scalestate_0.timecount_ret_54[8]
		scalestate_0.timecount_ret_54[9]
		scalestate_0.timecount_ret_54[10]
		scalestate_0.timecount_ret_54[11]
		scalestate_0.timecount_ret_54[12]
		scalestate_0.timecount_ret_54[13]
		scalestate_0.timecount_ret_54[14]
		scalestate_0.timecount_ret_54[15]
		scalestate_0.timecount_ret_70[0]
		scalestate_0.timecount_ret_70[1]
		scalestate_0.timecount_ret_70[2]
		scalestate_0.timecount_ret_70[3]
		scalestate_0.timecount_ret_70[4]
		scalestate_0.timecount_ret_70[5]
		scalestate_0.timecount_ret_70[6]
		scalestate_0.timecount_ret_70[7]
		scalestate_0.timecount_ret_70[8]
		scalestate_0.timecount_ret_70[9]
		scalestate_0.timecount_ret_70[10]
		scalestate_0.timecount_ret_70[11]
		scalestate_0.timecount_ret_70[12]
		scalestate_0.timecount_ret_70[13]
		scalestate_0.timecount_ret_70[14]
		scalestate_0.timecount_ret_70[15]
		scalestate_0.timecount_ret_70[16]
		scalestate_0.timecount_ret_70[17]
		scalestate_0.timecount_ret_70[18]
		scalestate_0.timecount_ret_70[19]
		scalestate_0.timecount_ret_70[20]
		scalestate_0.timecount_ret_70[21]
		scalestate_0.timecount_ret_92[0]
		scalestate_0.timecount_ret_92[1]
		scalestate_0.timecount_ret_92[2]
		scalestate_0.timecount_ret_92[3]
		scalestate_0.timecount_ret_92[4]
		scalestate_0.timecount_ret_92[5]
		scalestate_0.timecount_ret_92[6]
		scalestate_0.timecount_ret_92[7]
		scalestate_0.timecount_ret_92[8]
		scalestate_0.timecount_ret_92[9]
		scalestate_0.timecount_ret_92[10]
		scalestate_0.timecount_ret_92[11]
		scalestate_0.timecount_ret_92[12]
		scalestate_0.timecount_ret_92[13]
		scalestate_0.timecount_ret_92[14]
		scalestate_0.timecount_ret_92[15]
		scalestate_0.timecount_ret_108[0]
		scalestate_0.timecount_ret_108[1]
		scalestate_0.timecount_ret_108[2]
		scalestate_0.timecount_ret_108[3]
		scalestate_0.timecount_ret_108[4]
		scalestate_0.timecount_ret_108[5]
		scalestate_0.timecount_ret_108[6]
		scalestate_0.timecount_ret_108[7]
		scalestate_0.timecount_ret_108[8]
		scalestate_0.timecount_ret_108[9]
		scalestate_0.timecount_ret_108[10]
		scalestate_0.timecount_ret_108[11]
		scalestate_0.timecount_ret_108[12]
		scalestate_0.timecount_ret_108[13]
		scalestate_0.timecount_ret_108[14]
		scalestate_0.timecount_ret_108[15]
		scalestate_0.timecount_ret_108[16]
		scalestate_0.timecount_ret_108[17]
		scalestate_0.timecount_ret_108[18]
		scalestate_0.timecount_ret_108[19]
		scalestate_0.timecount_ret_108[20]
		scalestate_0.timecount_ret_108[21]
		scalestate_0.timecount_ret_130[0]
		scalestate_0.timecount_ret_130[1]
		scalestate_0.timecount_ret_130[2]
		scalestate_0.timecount_ret_130[3]
		scalestate_0.timecount_ret_130[4]
		scalestate_0.timecount_ret_130[5]
		scalestate_0.timecount_ret_130[6]
		scalestate_0.timecount_ret_130[7]
		scalestate_0.timecount_ret_130[8]
		scalestate_0.timecount_ret_130[9]
		scalestate_0.timecount_ret_130[10]
		scalestate_0.timecount_ret_130[11]
		scalestate_0.timecount_ret_130[12]
		scalestate_0.timecount_ret_130[13]
		scalestate_0.timecount_ret_130[14]
		scalestate_0.timecount_ret_130[15]
		scalestate_0.timecount_ret_130[16]
		scalestate_0.timecount_ret_130[17]
		scalestate_0.timecount_ret_130[18]
		scalestate_0.timecount_ret_130[19]
		scalestate_0.timecount_ret_150[0]
		scalestate_0.timecount_ret_150[1]
		scalestate_0.timecount_ret_150[2]
		scalestate_0.timecount_ret_150[3]
		scalestate_0.timecount_ret_150[4]
		scalestate_0.timecount_ret_150[5]
		scalestate_0.timecount_ret_150[6]
		scalestate_0.timecount_ret_150[7]
		scalestate_0.timecount_ret_150[8]
		scalestate_0.timecount_ret_150[9]
		scalestate_0.timecount_ret_150[10]
		scalestate_0.timecount_ret_150[11]
		scalestate_0.timecount_ret_150[12]
		scalestate_0.timecount_ret_150[13]
		scalestate_0.timecount_ret_150[14]
		scalestate_0.timecount_ret_150[15]
		scalestate_0.timecount_ret_166[0]
		scalestate_0.timecount_ret_166[1]
		scalestate_0.timecount_ret_166[2]
		scalestate_0.timecount_ret_166[3]
		scalestate_0.timecount_ret_166[4]
		scalestate_0.timecount_ret_166[5]
		scalestate_0.timecount_ret_166[6]
		scalestate_0.timecount_ret_166[7]
		scalestate_0.timecount_ret_166[8]
		scalestate_0.timecount_ret_166[9]
		scalestate_0.timecount_ret_166[10]
		scalestate_0.timecount_ret_166[11]
		scalestate_0.timecount_ret_166[12]
		scalestate_0.timecount_ret_166[13]
		scalestate_0.timecount_ret_166[14]
		scalestate_0.timecount_ret_166[15]
		scalestate_0.timecount_ret_166[16]
		scalestate_0.timecount_ret_166[17]
		scalestate_0.timecount_ret_166[18]
		scalestate_0.timecount_ret_166[19]
		scalestate_0.timecount_ret_166[20]
		scalestate_0.timecount_ret_166[21]
		scalestate_0.timecount_ret_188[0]
		scalestate_0.timecount_ret_188[1]
		scalestate_0.timecount_ret_188[2]
		scalestate_0.timecount_ret_188[3]
		scalestate_0.timecount_ret_188[4]
		scalestate_0.timecount_ret_188[5]
		scalestate_0.timecount_ret_188[6]
		scalestate_0.timecount_ret_188[7]
		scalestate_0.timecount_ret_188[8]
		scalestate_0.timecount_ret_188[9]
		scalestate_0.timecount_ret_188[10]
		scalestate_0.timecount_ret_188[11]
		scalestate_0.timecount_ret_188[12]
		scalestate_0.timecount_ret_188[13]
		scalestate_0.timecount_ret_188[14]
		scalestate_0.timecount_ret_188[15]
		scalestate_0.timecount_ret_188[16]
		scalestate_0.timecount_ret_188[17]
		scalestate_0.timecount_ret_188[18]
		scalestate_0.timecount_ret_188[19]
		scalestate_0.timecount_ret_188[20]
		scalestate_0.timecount_ret_188[21]
		scalestate_0.timecount_ret_210[0]
		scalestate_0.timecount_ret_210[1]
		scalestate_0.timecount_ret_210[2]
		scalestate_0.timecount_ret_210[3]
		scalestate_0.timecount_ret_210[4]
		scalestate_0.timecount_ret_210[5]
		scalestate_0.timecount_ret_210[6]
		scalestate_0.timecount_ret_210[7]
		scalestate_0.timecount_ret_210[8]
		scalestate_0.timecount_ret_210[9]
		scalestate_0.timecount_ret_210[10]
		scalestate_0.timecount_ret_210[11]
		scalestate_0.timecount_ret_210[12]
		scalestate_0.timecount_ret_210[13]
		scalestate_0.timecount_ret_210[14]
		scalestate_0.timecount_ret_210[15]
		scalestate_0.timecount_ret_210[16]
		scalestate_0.timecount_ret_210[17]
		scalestate_0.timecount_ret_210[18]
		scalestate_0.timecount_ret_210[19]
		scalestate_0.timecount_ret_230[0]
		scalestate_0.timecount_ret_230[1]
		scalestate_0.timecount_ret_230[2]
		scalestate_0.timecount_ret_230[3]
		scalestate_0.timecount_ret_230[4]
		scalestate_0.timecount_ret_230[5]
		scalestate_0.timecount_ret_230[6]
		scalestate_0.timecount_ret_230[7]
		scalestate_0.timecount_ret_231
		scalestate_0.timecount_ret_232
		scalestate_0.timecount_ret_232_0
		scalestate_0.timecount_ret_233
		scalestate_0.timecount_ret_233[0]
		scalestate_0.timecount_ret_233[2]
		scalestate_0.timecount_ret_233[3]
		scalestate_0.timecount_ret_233[4]
		scalestate_0.timecount_ret_233[5]
		scalestate_0.timecount_ret_237
		scalestate_0.timecount_ret_238
		timer_top_0.state_switch_0.dataout_ret_1
		timer_top_0.state_switch_0.dataout_ret_2
		timer_top_0.state_switch_0.dataout_ret_3
		timer_top_0.state_switch_0.dataout_ret_4
		timer_top_0.state_switch_0.dataout_ret_5
		timer_top_0.state_switch_0.dataout_ret_6
		timer_top_0.state_switch_0.dataout_ret_7


		#####   END RETIMING REPORT  #####

Finished technology timing optimizations and critical path resynthesis (Time elapsed 0h:00m:18s; Memory used current: 106MB peak: 110MB)


Added 0 Buffers
Added 55 Cells via replication
	Added 31 Sequential Cells via replication
	Added 24 Combinational Cells via replication
Finished restoring hierarchy (Time elapsed 0h:00m:18s; Memory used current: 107MB peak: 110MB)

Writing Analyst data base C:\Users\dell\Desktop\WorkFolder\2D_NMR_EC_FPGA_150131\synthesis\NMR_TOP.srm
Finished Writing Netlist Databases (Time elapsed 0h:00m:19s; Memory used current: 102MB peak: 110MB)

Writing EDIF Netlist and constraint files
E-2010.09A-1
Finished Writing EDIF Netlist and constraint files (Time elapsed 0h:00m:20s; Memory used current: 103MB peak: 110MB)

Found clock ddsclkout with period 25.00ns 
Found clock Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout with period 50.00ns 
Found clock Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk with period 50.00ns 
Found clock Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add with period 100.00ns 
Found clock Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout with period 50.00ns 
Found clock ClockManagement_0.clk_10k_0.clock_10khz with period 1000.00ns 
Found clock ClockManagement_0.pllclk_0.GLA with period 9.09ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Feb 05 17:07:06 2015
#


Top view:               NMR_TOP
Library name:           PA3
Operating conditions:   COMWC-2 ( T = 70.0, V = 1.42, P = 1.30, tree_type = balanced_tree )
Requested Frequency:    1.0 MHz
Wire load mode:         top
Wire load model:        proasic3
Paths requested:        5
Constraint File(s):    C:\Users\dell\Desktop\WorkFolder\2D_NMR_EC_FPGA_150131\constraint\NMR_TOP_syn.sdc
                       
@N: MT320 |This timing report estimates place and route data. Please look at the place and route timing report for final timing..

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock..



Performance Summary 
*******************


Worst slack in design: 0.059

                                                            Requested     Estimated     Requested     Estimated                 Clock        Clock 
Starting Clock                                              Frequency     Frequency     Period        Period        Slack       Type         Group 
---------------------------------------------------------------------------------------------------------------------------------------------------
ClockManagement_0.clk_10k_0.clock_10khz                     1.0 MHz       191.5 MHz     1000.000      5.223         994.777     declared     1MHz  
ClockManagement_0.pllclk_0.GLA                              110.0 MHz     110.7 MHz     9.091         9.032         0.059       declared     100MHz
Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk        20.0 MHz      113.3 MHz     50.000        8.828         20.586      declared     DSP   
Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout            20.0 MHz      118.6 MHz     50.000        8.429         20.786      declared     50MHz 
Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout         20.0 MHz      99.0 MHz      50.000        10.101        39.899      declared     8MHz  
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add     10.0 MHz      24.3 MHz      100.000       41.096        29.452      declared     8MHz  
ddsclkout                                                   40.0 MHz      112.2 MHz     25.000        8.909         16.091      declared     32MHz 
===================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                                                            |    rise  to  rise     |    fall  to  fall    |    rise  to  fall   |    fall  to  rise  
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                 Ending                                                   |  constraint  slack    |  constraint  slack   |  constraint  slack  |  constraint  slack 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ClockManagement_0.pllclk_0.GLA                           ClockManagement_0.pllclk_0.GLA                           |  9.091       0.059    |  9.091       7.783   |  4.545       2.323  |  4.546       0.792 
ClockManagement_0.pllclk_0.GLA                           ddsclkout                                                |  Diff grp    -        |  No paths    -       |  No paths    -      |  No paths    -     
ClockManagement_0.pllclk_0.GLA                           Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add  |  Diff grp    -        |  No paths    -       |  Diff grp    -      |  No paths    -     
ClockManagement_0.pllclk_0.GLA                           Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout      |  Diff grp    -        |  No paths    -       |  No paths    -      |  No paths    -     
ClockManagement_0.pllclk_0.GLA                           Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout         |  Diff grp    -        |  No paths    -       |  No paths    -      |  No paths    -     
ClockManagement_0.pllclk_0.GLA                           Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk     |  Diff grp    -        |  No paths    -       |  No paths    -      |  No paths    -     
ClockManagement_0.pllclk_0.GLA                           ClockManagement_0.clk_10k_0.clock_10khz                  |  Diff grp    -        |  No paths    -       |  No paths    -      |  No paths    -     
ddsclkout                                                ClockManagement_0.pllclk_0.GLA                           |  Diff grp    -        |  No paths    -       |  No paths    -      |  No paths    -     
ddsclkout                                                ddsclkout                                                |  25.000      16.091   |  No paths    -       |  No paths    -      |  No paths    -     
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add  Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add  |  100.000     84.168   |  100.000     93.138  |  No paths    -      |  50.000      29.452
Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout      ddsclkout                                                |  Diff grp    -        |  No paths    -       |  No paths    -      |  No paths    -     
Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout      Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout      |  50.000      39.899   |  No paths    -       |  No paths    -      |  No paths    -     
Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout         ClockManagement_0.pllclk_0.GLA                           |  Diff grp    -        |  No paths    -       |  No paths    -      |  No paths    -     
Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout         Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout         |  50.000      42.114   |  50.000      41.685  |  No paths    -      |  25.000      20.786
Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk     Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk     |  No paths    -        |  50.000      41.685  |  No paths    -      |  25.000      20.586
ClockManagement_0.clk_10k_0.clock_10khz                  ClockManagement_0.pllclk_0.GLA                           |  Diff grp    -        |  No paths    -       |  No paths    -      |  No paths    -     
ClockManagement_0.clk_10k_0.clock_10khz                  ClockManagement_0.clk_10k_0.clock_10khz                  |  1000.000    994.777  |  No paths    -       |  No paths    -      |  No paths    -     
============================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

		No IO constraint found 



====================================
Detailed Report for Clock: ClockManagement_0.clk_10k_0.clock_10khz
====================================



Starting Points with Worst Slack
********************************

                                            Starting                                                                  Arrival            
Instance                                    Reference                                   Type     Pin     Net          Time        Slack  
                                            Clock                                                                                        
-----------------------------------------------------------------------------------------------------------------------------------------
DSTimer_0.dump_sustain_timer_0.count[0]     ClockManagement_0.clk_10k_0.clock_10khz     DFN1     Q       count[0]     0.550       994.777
DSTimer_0.dump_sustain_timer_0.count[1]     ClockManagement_0.clk_10k_0.clock_10khz     DFN1     Q       count[1]     0.550       994.866
DSTimer_0.dump_sustain_timer_0.count[2]     ClockManagement_0.clk_10k_0.clock_10khz     DFN1     Q       count[2]     0.550       995.035
DSTimer_0.dump_sustain_timer_0.count[3]     ClockManagement_0.clk_10k_0.clock_10khz     DFN1     Q       count[3]     0.550       995.056
=========================================================================================================================================


Ending Points with Worst Slack
******************************

                                            Starting                                                                  Required            
Instance                                    Reference                                   Type     Pin     Net          Time         Slack  
                                            Clock                                                                                         
------------------------------------------------------------------------------------------------------------------------------------------
DSTimer_0.dump_sustain_timer_0.count[0]     ClockManagement_0.clk_10k_0.clock_10khz     DFN1     D       count_n0     999.598      994.777
DSTimer_0.dump_sustain_timer_0.count[1]     ClockManagement_0.clk_10k_0.clock_10khz     DFN1     D       N_15         999.598      994.894
DSTimer_0.dump_sustain_timer_0.count[2]     ClockManagement_0.clk_10k_0.clock_10khz     DFN1     D       N_18         999.598      994.894
DSTimer_0.dump_sustain_timer_0.count[3]     ClockManagement_0.clk_10k_0.clock_10khz     DFN1     D       N_33         999.598      994.894
DSTimer_0.dump_sustain_timer_0.start        ClockManagement_0.clk_10k_0.clock_10khz     DFN1     D       N_4_i_0      999.598      995.765
==========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.402
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.598

    - Propagation time:                      4.820
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 994.777

    Number of logic level(s):                4
    Starting point:                          DSTimer_0.dump_sustain_timer_0.count[0] / Q
    Ending point:                            DSTimer_0.dump_sustain_timer_0.count[0] / D
    The start point is clocked by            ClockManagement_0.clk_10k_0.clock_10khz [rising] on pin CLK
    The end   point is clocked by            ClockManagement_0.clk_10k_0.clock_10khz [rising] on pin CLK

Instance / Net                                                                   Pin      Pin               Arrival     No. of    
Name                                                                   Type      Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
DSTimer_0.dump_sustain_timer_0.count[0]                                DFN1      Q        Out     0.550     0.550       -         
count[0]                                                               Net       -        -       0.955     -           5         
DSTimer_0.dump_sustain_timer_0.cmp_constant_4b_0.AND3B_Temp_0_inst     AND3B     C        In      -         1.506       -         
DSTimer_0.dump_sustain_timer_0.cmp_constant_4b_0.AND3B_Temp_0_inst     AND3B     Y        Out     0.479     1.984       -         
Temp_0_net                                                             Net       -        -       0.240     -           1         
DSTimer_0.dump_sustain_timer_0.cmp_constant_4b_0.NAND2_AEB             NAND2     A        In      -         2.225       -         
DSTimer_0.dump_sustain_timer_0.cmp_constant_4b_0.NAND2_AEB             NAND2     Y        Out     0.384     2.609       -         
clr_cnt_p                                                              Net       -        -       0.240     -           1         
DSTimer_0.dump_sustain_timer_0.cmp_constant_4b_0.NAND2_AEB_RNI5Q7H     OR2B      A        In      -         2.849       -         
DSTimer_0.dump_sustain_timer_0.cmp_constant_4b_0.NAND2_AEB_RNI5Q7H     OR2B      Y        Out     0.365     3.214       -         
N_41                                                                   Net       -        -       0.884     -           4         
DSTimer_0.dump_sustain_timer_0.count_RNO[0]                            NOR2      B        In      -         4.098       -         
DSTimer_0.dump_sustain_timer_0.count_RNO[0]                            NOR2      Y        Out     0.483     4.580       -         
count_n0                                                               Net       -        -       0.240     -           1         
DSTimer_0.dump_sustain_timer_0.count[0]                                DFN1      D        In      -         4.820       -         
==================================================================================================================================
Total path delay (propagation time + setup) of 5.223 is 2.663(51.0%) logic and 2.559(49.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: ClockManagement_0.pllclk_0.GLA
====================================



Starting Points with Worst Slack
********************************

                                     Starting                                                                  Arrival          
Instance                             Reference                          Type       Pin     Net                 Time        Slack
                                     Clock                                                                                      
--------------------------------------------------------------------------------------------------------------------------------
scalestate_0.timecount_ret_232_0     ClockManagement_0.pllclk_0.GLA     DFN1E1     Q       rst_n_o_0           0.434       0.059
GPMI_0.rst_n_module_0.rst_nr2        ClockManagement_0.pllclk_0.GLA     DFN1C0     Q       rst_nr2             0.550       0.070
GPMI_0.xwe_xzcs2_syn_0.code_en       ClockManagement_0.pllclk_0.GLA     DFN1       Q       GPMI_0_code_en      0.550       0.178
scalestate_0.timecount_ret_237       ClockManagement_0.pllclk_0.GLA     DFN1E1     Q       necount_LE_M_o      0.434       0.210
scalestate_0.timecount_ret_4         ClockManagement_0.pllclk_0.GLA     DFN1E1     Q       necount_LE_NE_o     0.434       0.242
================================================================================================================================


Ending Points with Worst Slack
******************************

                                          Starting                                                                      Required          
Instance                                  Reference                          Type     Pin     Net                       Time         Slack
                                          Clock                                                                                           
------------------------------------------------------------------------------------------------------------------------------------------
timer_top_0.state_switch_0.dataout[1]     ClockManagement_0.pllclk_0.GLA     DFN1     D       dataout_0_0_0_N_2_i_0     8.663        0.059
timer_top_0.state_switch_0.dataout[2]     ClockManagement_0.pllclk_0.GLA     DFN1     D       dataout_RNO[2]            8.663        0.059
timer_top_0.state_switch_0.dataout[3]     ClockManagement_0.pllclk_0.GLA     DFN1     D       dataout_RNO[3]            8.663        0.059
timer_top_0.state_switch_0.dataout[4]     ClockManagement_0.pllclk_0.GLA     DFN1     D       dataout_RNO[4]            8.663        0.059
timer_top_0.state_switch_0.dataout[5]     ClockManagement_0.pllclk_0.GLA     DFN1     D       dataout_RNO[5]            8.663        0.059
==========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      9.091
    - Setup time:                            0.428
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.663

    - Propagation time:                      8.604
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     0.058

    Number of logic level(s):                6
    Starting point:                          scalestate_0.timecount_ret_232_0 / Q
    Ending point:                            timer_top_0.state_switch_0.dataout[9] / D
    The start point is clocked by            ClockManagement_0.pllclk_0.GLA [rising] on pin CLK
    The end   point is clocked by            ClockManagement_0.pllclk_0.GLA [rising] on pin CLK

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                           Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
scalestate_0.timecount_ret_232_0               DFN1E1     Q        Out     0.434     0.434       -         
rst_n_o_0                                      Net        -        -       1.555     -           14        
scalestate_0.timecount_ret_237_RNIKKFT         NOR3A      A        In      -         1.988       -         
scalestate_0.timecount_ret_237_RNIKKFT         NOR3A      Y        Out     0.496     2.484       -         
N_267                                          Net        -        -       1.778     -           21        
scalestate_0.timecount_ret_0_RNIN68U           NOR2       A        In      -         4.263       -         
scalestate_0.timecount_ret_0_RNIN68U           NOR2       Y        Out     0.271     4.534       -         
un1_timecount_2_sqmuxa_5                       Net        -        -       0.240     -           1         
scalestate_0.timecount_ret_0_RNIN59A2          AND2       B        In      -         4.774       -         
scalestate_0.timecount_ret_0_RNIN59A2          AND2       Y        Out     0.469     5.242       -         
un1_timecount_2_sqmuxa_8                       Net        -        -       1.246     -           9         
scalestate_0.timecount_ret_230_RNIC41F5[0]     OR3C       B        In      -         6.489       -         
scalestate_0.timecount_ret_230_RNIC41F5[0]     OR3C       Y        Out     0.453     6.941       -         
timecount_cnst_o_m[9]                          Net        -        -       0.240     -           1         
scalestate_0.timecount_ret_230_RNICM62D[0]     OR3C       C        In      -         7.182       -         
scalestate_0.timecount_ret_230_RNICM62D[0]     OR3C       Y        Out     0.497     7.679       -         
un1_scalestate_0[9]                            Net        -        -       0.240     -           1         
timer_top_0.state_switch_0.dataout_RNO[9]      AO1C       B        In      -         7.919       -         
timer_top_0.state_switch_0.dataout_RNO[9]      AO1C       Y        Out     0.445     8.364       -         
dataout_RNO[9]                                 Net        -        -       0.240     -           1         
timer_top_0.state_switch_0.dataout[9]          DFN1       D        In      -         8.604       -         
===========================================================================================================
Total path delay (propagation time + setup) of 9.032 is 3.493(38.7%) logic and 5.540(61.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk
====================================



Starting Points with Worst Slack
********************************

                                                         Starting                                                                                 Arrival           
Instance                                                 Reference                                                Type       Pin     Net          Time        Slack 
                                                         Clock                                                                                                      
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
Signal_Noise_Acq_0.noise_acq_0.noise_addr_1.addr[10]     Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk     DFN0C0     Q       addr[10]     0.488       20.586
Signal_Noise_Acq_0.noise_acq_0.noise_addr_1.addr[8]      Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk     DFN0C0     Q       addr[8]      0.488       20.607
Signal_Noise_Acq_0.noise_acq_0.noise_addr_1.addr[9]      Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk     DFN0C0     Q       addr[9]      0.488       20.710
Signal_Noise_Acq_0.noise_acq_0.noise_addr_1.addr[11]     Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk     DFN0C0     Q       addr[11]     0.488       20.766
Signal_Noise_Acq_0.noise_acq_0.noise_addr_1.addr[0]      Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk     DFN0C0     Q       addr[0]      0.488       22.583
====================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                  Starting                                                                                         Required           
Instance                                          Reference                                                Type          Pin     Net               Time         Slack 
                                                  Clock                                                                                                               
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Signal_Noise_Acq_0.noise_acq_0.RAM_0.RAM_R0C0     Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk     RAM512X18     REN     BLKB_EN_0_net     24.825       20.586
Signal_Noise_Acq_0.noise_acq_0.RAM_0.RAM_R1C0     Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk     RAM512X18     REN     BLKB_EN_1_net     24.825       20.586
Signal_Noise_Acq_0.noise_acq_0.RAM_0.RAM_R2C0     Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk     RAM512X18     REN     BLKB_EN_2_net     24.825       20.586
Signal_Noise_Acq_0.noise_acq_0.RAM_0.RAM_R3C0     Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk     RAM512X18     REN     BLKB_EN_3_net     24.825       20.586
Signal_Noise_Acq_0.noise_acq_0.RAM_0.RAM_R4C0     Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk     RAM512X18     REN     BLKB_EN_4_net     24.825       20.607
======================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      25.000
    - Setup time:                            0.175
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.825

    - Propagation time:                      4.239
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 20.586

    Number of logic level(s):                3
    Starting point:                          Signal_Noise_Acq_0.noise_acq_0.noise_addr_1.addr[10] / Q
    Ending point:                            Signal_Noise_Acq_0.noise_acq_0.RAM_0.RAM_R0C0 / REN
    The start point is clocked by            Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk [falling] on pin CLK
    The end   point is clocked by            Signal_Noise_Acq_0.noise_acq_0.n_rdclk_syn_0.n_rdclk [rising] on pin RCLK

Instance / Net                                                                   Pin      Pin               Arrival     No. of    
Name                                                               Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
Signal_Noise_Acq_0.noise_acq_0.noise_addr_1.addr[10]               DFN0C0        Q        Out     0.488     0.488       -         
addr[10]                                                           Net           -        -       1.140     -           7         
Signal_Noise_Acq_0.noise_acq_0.RAM_0.NOR2_3                        NOR2          B        In      -         1.628       -         
Signal_Noise_Acq_0.noise_acq_0.RAM_0.NOR2_3                        NOR2          Y        Out     0.483     2.110       -         
NOR2_3_Y                                                           Net           -        -       0.884     -           4         
Signal_Noise_Acq_0.noise_acq_0.RAM_0.NAND2_ENABLE_ADDRB_0_inst     NAND2         B        In      -         2.994       -         
Signal_Noise_Acq_0.noise_acq_0.RAM_0.NAND2_ENABLE_ADDRB_0_inst     NAND2         Y        Out     0.386     3.380       -         
ENABLE_ADDRB_0_net                                                 Net           -        -       0.240     -           1         
Signal_Noise_Acq_0.noise_acq_0.RAM_0.ORB_GATE_0_inst               OR2           A        In      -         3.620       -         
Signal_Noise_Acq_0.noise_acq_0.RAM_0.ORB_GATE_0_inst               OR2           Y        Out     0.379     3.999       -         
BLKB_EN_0_net                                                      Net           -        -       0.240     -           1         
Signal_Noise_Acq_0.noise_acq_0.RAM_0.RAM_R0C0                      RAM512X18     REN      In      -         4.239       -         
==================================================================================================================================
Total path delay (propagation time + setup) of 4.414 is 1.911(43.3%) logic and 2.504(56.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout
====================================



Starting Points with Worst Slack
********************************

                                                         Starting                                                                               Arrival           
Instance                                                 Reference                                            Type       Pin     Net            Time        Slack 
                                                         Clock                                                                                                    
------------------------------------------------------------------------------------------------------------------------------------------------------------------
Signal_Noise_Acq_0.noise_acq_0.noise_addr_0.addr[10]     Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout     DFN0C0     Q       addr_0[10]     0.488       20.786
Signal_Noise_Acq_0.noise_acq_0.noise_addr_0.addr[8]      Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout     DFN0C0     Q       addr_0[8]      0.488       20.806
Signal_Noise_Acq_0.noise_acq_0.noise_addr_0.addr[9]      Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout     DFN0C0     Q       addr_0[9]      0.488       20.870
Signal_Noise_Acq_0.noise_acq_0.noise_addr_0.addr[11]     Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout     DFN0C0     Q       addr_0[11]     0.488       20.894
Signal_Noise_Acq_0.noise_acq_0.noise_addr_0.addr[0]      Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout     DFN0C0     Q       addr_0[0]      0.488       22.584
==================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                  Starting                                                                                     Required           
Instance                                          Reference                                            Type          Pin     Net               Time         Slack 
                                                  Clock                                                                                                           
------------------------------------------------------------------------------------------------------------------------------------------------------------------
Signal_Noise_Acq_0.noise_acq_0.RAM_0.RAM_R0C0     Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout     RAM512X18     WEN     BLKA_EN_0_net     24.948       20.786
Signal_Noise_Acq_0.noise_acq_0.RAM_0.RAM_R1C0     Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout     RAM512X18     WEN     BLKA_EN_1_net     24.948       20.786
Signal_Noise_Acq_0.noise_acq_0.RAM_0.RAM_R2C0     Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout     RAM512X18     WEN     BLKA_EN_2_net     24.948       20.786
Signal_Noise_Acq_0.noise_acq_0.RAM_0.RAM_R3C0     Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout     RAM512X18     WEN     BLKA_EN_3_net     24.948       20.786
Signal_Noise_Acq_0.noise_acq_0.RAM_0.RAM_R4C0     Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout     RAM512X18     WEN     BLKA_EN_4_net     24.909       20.786
==================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      25.000
    - Setup time:                            0.052
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.948

    - Propagation time:                      4.162
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 20.786

    Number of logic level(s):                3
    Starting point:                          Signal_Noise_Acq_0.noise_acq_0.noise_addr_0.addr[10] / Q
    Ending point:                            Signal_Noise_Acq_0.noise_acq_0.RAM_0.RAM_R0C0 / WEN
    The start point is clocked by            Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout [falling] on pin CLK
    The end   point is clocked by            Signal_Noise_Acq_0.noise_acq_0.noiseclk_0.clkout [rising] on pin WCLK

Instance / Net                                                                   Pin      Pin               Arrival     No. of    
Name                                                               Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
Signal_Noise_Acq_0.noise_acq_0.noise_addr_0.addr[10]               DFN0C0        Q        Out     0.488     0.488       -         
addr_0[10]                                                         Net           -        -       1.063     -           6         
Signal_Noise_Acq_0.noise_acq_0.RAM_0.NOR2_1                        NOR2          B        In      -         1.551       -         
Signal_Noise_Acq_0.noise_acq_0.RAM_0.NOR2_1                        NOR2          Y        Out     0.483     2.034       -         
NOR2_1_Y                                                           Net           -        -       0.884     -           4         
Signal_Noise_Acq_0.noise_acq_0.RAM_0.NAND2_ENABLE_ADDRA_0_inst     NAND2         B        In      -         2.918       -         
Signal_Noise_Acq_0.noise_acq_0.RAM_0.NAND2_ENABLE_ADDRA_0_inst     NAND2         Y        Out     0.386     3.303       -         
ENABLE_ADDRA_0_net                                                 Net           -        -       0.240     -           1         
Signal_Noise_Acq_0.noise_acq_0.RAM_0.ORA_GATE_0_inst               OR2           A        In      -         3.543       -         
Signal_Noise_Acq_0.noise_acq_0.RAM_0.ORA_GATE_0_inst               OR2           Y        Out     0.379     3.922       -         
BLKA_EN_0_net                                                      Net           -        -       0.240     -           1         
Signal_Noise_Acq_0.noise_acq_0.RAM_0.RAM_R0C0                      RAM512X18     WEN      In      -         4.162       -         
==================================================================================================================================
Total path delay (propagation time + setup) of 4.214 is 1.787(42.4%) logic and 2.427(57.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout
====================================



Starting Points with Worst Slack
********************************

                                                              Starting                                                                                   Arrival           
Instance                                                      Reference                                               Type         Pin     Net           Time        Slack 
                                                              Clock                                                                                                        
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count[1]      Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout     DFN1E1C0     Q       count[1]      0.434       39.899
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count[2]      Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout     DFN1E1C0     Q       count[2]      0.434       39.945
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count[0]      Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout     DFN1P0       Q       count[0]      0.434       39.973
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count[14]     Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout     DFN1E1C0     Q       count[14]     0.550       41.087
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count[3]      Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout     DFN1E1C0     Q       count[3]      0.434       41.136
===========================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                              Starting                                                                                        Required           
Instance                                                      Reference                                               Type         Pin     Net                Time         Slack 
                                                              Clock                                                                                                              
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count[15]     Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout     DFN1E1C0     D       count_n15          49.598       39.899
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count[14]     Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout     DFN1E1C0     D       count_n14          49.598       40.259
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.entop         Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout     DFN1P0       D       entop_RNO          49.598       40.467
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count[0]      Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout     DFN1P0       D       count_RNO_0[0]     49.598       40.488
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count[13]     Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout     DFN1E1C0     D       count_n13          49.598       40.851
=================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      50.000
    - Setup time:                            0.402
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         49.598

    - Propagation time:                      9.698
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 39.899

    Number of logic level(s):                8
    Starting point:                          Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count[1] / Q
    Ending point:                            Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count[15] / D
    The start point is clocked by            Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout [rising] on pin CLK
    The end   point is clocked by            Signal_Noise_Acq_0.signal_acq_0.s_clk_div4_0.clkout [rising] on pin CLK

Instance / Net                                                                      Pin      Pin               Arrival     No. of    
Name                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count[1]               DFN1E1C0     Q        Out     0.434     0.434       -         
count[1]                                                               Net          -        -       1.140     -           7         
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count_RNIJ0PN[2]       OR3C         B        In      -         1.573       -         
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count_RNIJ0PN[2]       OR3C         Y        Out     0.466     2.039       -         
count_c2                                                               Net          -        -       0.602     -           3         
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count_RNIQVK71[4]      OR3B         C        In      -         2.641       -         
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count_RNIQVK71[4]      OR3B         Y        Out     0.561     3.202       -         
count_c4                                                               Net          -        -       0.602     -           3         
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count_RNI5FHN1[5]      OR3B         C        In      -         3.804       -         
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count_RNI5FHN1[5]      OR3B         Y        Out     0.561     4.365       -         
count_c6                                                               Net          -        -       0.602     -           3         
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count_RNIKEE72[8]      OR3B         C        In      -         4.967       -         
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count_RNIKEE72[8]      OR3B         Y        Out     0.561     5.528       -         
count_c8                                                               Net          -        -       0.602     -           3         
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count_RNIEN9G2[10]     OR3B         C        In      -         6.130       -         
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count_RNIEN9G2[10]     OR3B         Y        Out     0.561     6.691       -         
count_c10                                                              Net          -        -       0.602     -           3         
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count_RNIJT2I2[12]     OR3B         C        In      -         7.293       -         
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count_RNIJT2I2[12]     OR3B         Y        Out     0.561     7.854       -         
count_c12                                                              Net          -        -       0.288     -           2         
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count_RNINGVI2[13]     NOR2A        B        In      -         8.142       -         
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count_RNINGVI2[13]     NOR2A        Y        Out     0.304     8.446       -         
count_c13                                                              Net          -        -       0.288     -           2         
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count_RNO[15]          AX1C         B        In      -         8.734       -         
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count_RNO[15]          AX1C         Y        Out     0.724     9.458       -         
count_n15                                                              Net          -        -       0.240     -           1         
Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.count[15]              DFN1E1C0     D        In      -         9.698       -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 10.101 is 5.133(50.8%) logic and 4.968(49.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add
====================================



Starting Points with Worst Slack
********************************

                                                           Starting                                                                                          Arrival           
Instance                                                   Reference                                                   Type       Pin     Net                Time        Slack 
                                                           Clock                                                                                                               
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Signal_Noise_Acq_0.signal_acq_0.ctrl_addr_0.addrout[1]     Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add     DFN0C0     Q       addrout[1]         0.488       29.452
Signal_Noise_Acq_0.signal_acq_0.ctrl_addr_0.addrout[3]     Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add     DFN0C0     Q       addrout[3]         0.488       29.647
Signal_Noise_Acq_0.signal_acq_0.ctrl_addr_0.addrout[0]     Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add     DFN0P0     Q       addrout[0]         0.488       29.854
Signal_Noise_Acq_0.signal_acq_0.ctrl_addr_0.addrout[2]     Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add     DFN0C0     Q       addrout[2]         0.488       29.938
Signal_Noise_Acq_0.signal_acq_0.add_reg_0.addresult[0]     Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add     DFN1C0     Q       addresult_5[0]     0.434       84.168
===============================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                            Starting                                                                                                    Required           
Instance                                                    Reference                                                   Type       Pin     Net                          Time         Slack 
                                                            Clock                                                                                                                          
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Signal_Noise_Acq_0.signal_acq_0.add_reg_6.addresult[19]     Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add     DFN1C0     D       ADD_20x20_slow_I19_Y_0_5     49.598       29.452
Signal_Noise_Acq_0.signal_acq_0.add_reg_6.addresult[18]     Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add     DFN1C0     D       ADD_20x20_slow_I18_S_0_5     49.598       29.457
Signal_Noise_Acq_0.signal_acq_0.add_reg_5.addresult[19]     Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add     DFN1C0     D       ADD_20x20_slow_I19_Y_0_0     49.598       29.967
Signal_Noise_Acq_0.signal_acq_0.add_reg_5.addresult[18]     Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add     DFN1C0     D       ADD_20x20_slow_I18_S_0_0     49.598       29.973
Signal_Noise_Acq_0.signal_acq_0.add_reg_6.addresult[17]     Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add     DFN1C0     D       ADD_20x20_slow_I17_S_0_5     49.598       30.214
===========================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      50.000
    - Setup time:                            0.402
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         49.598

    - Propagation time:                      20.146
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 29.452

    Number of logic level(s):                22
    Starting point:                          Signal_Noise_Acq_0.signal_acq_0.ctrl_addr_0.addrout[1] / Q
    Ending point:                            Signal_Noise_Acq_0.signal_acq_0.add_reg_6.addresult[19] / D
    The start point is clocked by            Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add [falling] on pin CLK
    The end   point is clocked by            Signal_Noise_Acq_0.signal_acq_0.signalclkctrl_0.clk_add [rising] on pin CLK

Instance / Net                                                                                    Pin      Pin               Arrival     No. of    
Name                                                                                   Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------
Signal_Noise_Acq_0.signal_acq_0.ctrl_addr_0.addrout[1]                                 DFN0C0     Q        Out     0.488     0.488       -         
addrout[1]                                                                             Net        -        -       0.955     -           5         
Signal_Noise_Acq_0.signal_acq_0.ten_choice_one_0.datatwo_0_a2_1[0]                     NOR2A      A        In      -         1.443       -         
Signal_Noise_Acq_0.signal_acq_0.ten_choice_one_0.datatwo_0_a2_1[0]                     NOR2A      Y        Out     0.469     1.912       -         
N_210                                                                                  Net        -        -       1.489     -           12        
Signal_Noise_Acq_0.signal_acq_0.ten_choice_one_0.dataseven_0_a2_0[0]                   OR2B       B        In      -         3.401       -         
Signal_Noise_Acq_0.signal_acq_0.ten_choice_one_0.dataseven_0_a2_0[0]                   OR2B       Y        Out     0.469     3.869       -         
N_221                                                                                  Net        -        -       1.489     -           12        
Signal_Noise_Acq_0.signal_acq_0.ten_choice_one_0.dataseven_0_a2[0]                     NOR2       B        In      -         5.358       -         
Signal_Noise_Acq_0.signal_acq_0.ten_choice_one_0.dataseven_0_a2[0]                     NOR2       Y        Out     0.384     5.742       -         
un1_ten_choice_one_0_6[0]                                                              Net        -        -       0.288     -           2         
Signal_Noise_Acq_0.signal_acq_0.add_reg_6.un3_addresult.ADD_20x20_slow_I0_un1_CO1      OR2B       A        In      -         6.030       -         
Signal_Noise_Acq_0.signal_acq_0.add_reg_6.un3_addresult.ADD_20x20_slow_I0_un1_CO1      OR2B       Y        Out     0.384     6.415       -         
I0_un1_CO1                                                                             Net        -        -       0.602     -           3         
Signal_Noise_Acq_0.signal_acq_0.add_reg_6.un3_addresult.ADD_20x20_slow_I1_un3_CO1      OR2        B        In      -         7.017       -         
Signal_Noise_Acq_0.signal_acq_0.add_reg_6.un3_addresult.ADD_20x20_slow_I1_un3_CO1      OR2        Y        Out     0.384     7.401       -         
I1_un3_CO1                                                                             Net        -        -       0.240     -           1         
Signal_Noise_Acq_0.signal_acq_0.add_reg_6.un3_addresult.ADD_20x20_slow_I1_CO1          AO1C       C        In      -         7.641       -         
Signal_Noise_Acq_0.signal_acq_0.add_reg_6.un3_addresult.ADD_20x20_slow_I1_CO1          AO1C       Y        Out     0.489     8.130       -         
N228                                                                                   Net        -        -       0.602     -           3         
Signal_Noise_Acq_0.signal_acq_0.add_reg_6.un3_addresult.ADD_20x20_slow_I2_un4_CO1      OR2A       A        In      -         8.733       -         
Signal_Noise_Acq_0.signal_acq_0.add_reg_6.un3_addresult.ADD_20x20_slow_I2_un4_CO1      OR2A       Y        Out     0.348     9.081       -         
I2_un4_CO1                                                                             Net        -        -       0.602     -           3         
Signal_Noise_Acq_0.signal_acq_0.add_reg_6.un3_addresult.ADD_20x20_slow_I3_CO1_0_tz     OR3B       B        In      -         9.683       -         
Signal_Noise_Acq_0.signal_acq_0.add_reg_6.un3_addresult.ADD_20x20_slow_I3_CO1_0_tz     OR3B       Y        Out     0.466     10.149      -         
ADD_20x20_slow_I3_CO1_0_tz                                                             Net        -        -       0.240     -           1         
Signal_Noise_Acq_0.signal_acq_0.add_reg_6.un3_addresult.ADD_20x20_slow_I3_CO1          AO1B       B        In      -         10.389      -         
Signal_Noise_Acq_0.signal_acq_0.add_reg_6.un3_addresult.ADD_20x20_slow_I3_CO1          AO1B       Y        Out     0.445     10.834      -         
N232                                                                                   Net        -        -       0.288     -           2         
Signal_Noise_Acq_0.signal_acq_0.add_reg_6.un3_addresult.ADD_20x20_slow_I4_un1_CO1      MAJ3       A        In      -         11.122      -         
Signal_Noise_Acq_0.signal_acq_0.add_reg_6.un3_addresult.ADD_20x20_slow_I4_un1_CO1      MAJ3       Y        Out     0.305     11.427      -         
I4_un1_CO1                                                                             Net        -        -       0.288     -           2         
Signal_Noise_Acq_0.signal_acq_0.add_reg_6.un3_addresult.ADD_20x20_slow_I5_CO1          MAJ3       A        In      -         11.715      -         
Signal_Noise_Acq_0.signal_acq_0.add_reg_6.un3_addresult.ADD_20x20_slow_I5_CO1          MAJ3       Y        Out     0.305     12.020      -         
N236                                                                                   Net        -        -       0.288     -           2         
Signal_Noise_Acq_0.signal_acq_0.add_reg_6.un3_addresult.ADD_20x20_slow_I6_un1_CO1      MAJ3       A        In      -         12.309      -         
Signal_Noise_Acq_0.signal_acq_0.add_reg_6.un3_addresult.ADD_20x20_slow_I6_un1_CO1      MAJ3       Y        Out     0.305     12.614      -         
I6_un1_CO1                                                                             Net        -        -       0.288     -           2         
Signal_Noise_Acq_0.signal_acq_0.add_reg_6.un3_addresult.ADD_20x20_slow_I7_CO1          MAJ3       A        In      -         12.902      -         
Signal_Noise_Acq_0.signal_acq_0.add_reg_6.un3_addresult.ADD_20x20_slow_I7_CO1          MAJ3       Y        Out     0.305     13.207      -         
N240                                                                                   Net        -        -       0.288     -           2         
Signal_Noise_Acq_0.signal_acq_0.add_reg_6.un3_addresult.ADD_20x20_slow_I8_un1_CO1      MAJ3       A        In      -         13.495      -         
Signal_Noise_Acq_0.signal_acq_0.add_reg_6.un3_addresult.ADD_20x20_slow_I8_un1_CO1      MAJ3       Y        Out     0.305     13.800      -         
I8_un1_CO1                                                                             Net        -        -       0.288     -           2         
Signal_Noise_Acq_0.signal_acq_0.add_reg_6.un3_addresult.ADD_20x20_slow_I9_CO1          MAJ3       A        In      -         14.088      -         
Signal_Noise_Acq_0.signal_acq_0.add_reg_6.un3_addresult.ADD_20x20_slow_I9_CO1          MAJ3       Y        Out     0.305     14.393      -         
N244                                                                                   Net        -        -       0.288     -           2         
Signal_Noise_Acq_0.signal_acq_0.add_reg_6.un3_addresult.ADD_20x20_slow_I10_un1_CO1     MAJ3       A        In      -         14.681      -         
Signal_Noise_Acq_0.signal_acq_0.add_reg_6.un3_addresult.ADD_20x20_slow_I10_un1_CO1     MAJ3       Y        Out     0.305     14.986      -         
I10_un1_CO1                                                                            Net        -        -       0.288     -           2         
Signal_Noise_Acq_0.signal_acq_0.add_reg_6.un3_addresult.ADD_20x20_slow_I11_CO1         MAJ3       A        In      -         15.275      -         
Signal_Noise_Acq_0.signal_acq_0.add_reg_6.un3_addresult.ADD_20x20_slow_I11_CO1         MAJ3       Y        Out     0.305     15.580      -         
N248                                                                                   Net        -        -       0.602     -           3         
Signal_Noise_Acq_0.signal_acq_0.add_reg_6.un3_addresult.ADD_20x20_slow_I13_CO1         NOR3C      A        In      -         16.182      -         
Signal_Noise_Acq_0.signal_acq_0.add_reg_6.un3_addresult.ADD_20x20_slow_I13_CO1         NOR3C      Y        Out     0.346     16.528      -         
N254                                                                                   Net        -        -       0.288     -           2         
Signal_Noise_Acq_0.signal_acq_0.add_reg_6.un3_addresult.ADD_20x20_slow_I14_un1_CO1     OR2B       B        In      -         16.817      -         
Signal_Noise_Acq_0.signal_acq_0.add_reg_6.un3_addresult.ADD_20x20_slow_I14_un1_CO1     OR2B       Y        Out     0.469     17.285      -         
I14_un1_CO1                                                                            Net        -        -       0.602     -           3         
Signal_Noise_Acq_0.signal_acq_0.add_reg_6.un3_addresult.ADD_20x20_slow_I16_un1_CO1     NOR3B      C        In      -         17.887      -         
Signal_Noise_Acq_0.signal_acq_0.add_reg_6.un3_addresult.ADD_20x20_slow_I16_un1_CO1     NOR3B      Y        Out     0.269     18.156      -         
I16_un1_CO1                                                                            Net        -        -       0.288     -           2         
Signal_Noise_Acq_0.signal_acq_0.add_reg_6.un3_addresult.ADD_20x20_slow_I17_CO1         NOR2B      B        In      -         18.444      -         
Signal_Noise_Acq_0.signal_acq_0.add_reg_6.un3_addresult.ADD_20x20_slow_I17_CO1         NOR2B      Y        Out     0.469     18.913      -         
N270                                                                                   Net        -        -       0.288     -           2         
Signal_Noise_Acq_0.signal_acq_0.add_reg_6.un3_addresult.ADD_20x20_slow_I19_Y_0         AX1C       A        In      -         19.201      -         
Signal_Noise_Acq_0.signal_acq_0.add_reg_6.un3_addresult.ADD_20x20_slow_I19_Y_0         AX1C       Y        Out     0.705     19.906      -         
ADD_20x20_slow_I19_Y_0_5                                                               Net        -        -       0.240     -           1         
Signal_Noise_Acq_0.signal_acq_0.add_reg_6.addresult[19]                                DFN1C0     D        In      -         20.146      -         
===================================================================================================================================================
Total path delay (propagation time + setup) of 20.548 is 9.425(45.9%) logic and 11.123(54.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: ddsclkout
====================================



Starting Points with Worst Slack
********************************

                                           Starting                                       Arrival           
Instance                                   Reference     Type       Pin     Net           Time        Slack 
                                           Clock                                                            
------------------------------------------------------------------------------------------------------------
sd_acq_top_0.sd_sacq_timer_0.count[14]     ddsclkout     DFN1C0     Q       count[14]     0.550       16.091
sd_acq_top_0.sd_sacq_timer_0.count[11]     ddsclkout     DFN1C0     Q       count[11]     0.550       16.261
bridge_div_0.count[2]                      ddsclkout     DFN1C0     Q       count[2]      0.550       16.271
bridge_div_0.count[1]                      ddsclkout     DFN1C0     Q       count[1]      0.550       16.285
sd_acq_top_0.sd_sacq_timer_0.count[20]     ddsclkout     DFN1C0     Q       count[20]     0.550       16.316
============================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                          Required           
Instance                               Reference     Type       Pin     Net              Time         Slack 
                                       Clock                                                                
------------------------------------------------------------------------------------------------------------
sd_acq_top_0.sd_sacq_coder_0.i[9]      ddsclkout     DFN1       D       i_RNO[9]         24.598       16.091
sd_acq_top_0.sd_sacq_coder_0.i[10]     ddsclkout     DFN1       D       i_RNO[10]        24.598       16.261
bridge_div_0.count[4]                  ddsclkout     DFN1C0     D       count_5[4]       24.598       16.271
bridge_div_0.count[5]                  ddsclkout     DFN1C0     D       count_5[5]       24.598       16.285
PLUSE_0.bri_timer_0.count[0]           ddsclkout     DFN1C0     D       count_RNO[0]     24.598       16.401
============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      25.000
    - Setup time:                            0.402
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.598

    - Propagation time:                      8.506
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 16.091

    Number of logic level(s):                8
    Starting point:                          sd_acq_top_0.sd_sacq_timer_0.count[14] / Q
    Ending point:                            sd_acq_top_0.sd_sacq_coder_0.i[9] / D
    The start point is clocked by            ddsclkout [rising] on pin CLK
    The end   point is clocked by            ddsclkout [rising] on pin CLK

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                        Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
sd_acq_top_0.sd_sacq_timer_0.count[14]                      DFN1C0     Q        Out     0.550     0.550       -         
count[14]                                                   Net        -        -       1.246     -           9         
sd_acq_top_0.sd_sacq_coder_0.sd_sacq_data1_RNIJBK8[14]      XA1C       B        In      -         1.796       -         
sd_acq_top_0.sd_sacq_coder_0.sd_sacq_data1_RNIJBK8[14]      XA1C       Y        Out     0.469     2.265       -         
i_reg18_NE_i_a2_0[0]                                        Net        -        -       0.240     -           1         
sd_acq_top_0.sd_sacq_coder_0.sd_sacq_data1_RNIGRTF[0]       XA1A       C        In      -         2.505       -         
sd_acq_top_0.sd_sacq_coder_0.sd_sacq_data1_RNIGRTF[0]       XA1A       Y        Out     0.532     3.037       -         
i_reg18_NE_i_a2_8[0]                                        Net        -        -       0.240     -           1         
sd_acq_top_0.sd_sacq_coder_0.sd_sacq_data1_RNI2SGU[0]       NOR3C      C        In      -         3.277       -         
sd_acq_top_0.sd_sacq_coder_0.sd_sacq_data1_RNI2SGU[0]       NOR3C      Y        Out     0.479     3.756       -         
i_reg18_NE_i_a2_12[0]                                       Net        -        -       0.240     -           1         
sd_acq_top_0.sd_sacq_coder_0.sd_sacq_data1_RNIK11D2[12]     NOR3C      C        In      -         3.996       -         
sd_acq_top_0.sd_sacq_coder_0.sd_sacq_data1_RNIK11D2[12]     NOR3C      Y        Out     0.479     4.475       -         
i_reg18_NE_i_a2_15[0]                                       Net        -        -       0.240     -           1         
sd_acq_top_0.sd_sacq_coder_0.sd_sacq_data1_RNINRQS3[10]     OR2B       A        In      -         4.715       -         
sd_acq_top_0.sd_sacq_coder_0.sd_sacq_data1_RNINRQS3[10]     OR2B       Y        Out     0.384     5.099       -         
N_579                                                       Net        -        -       0.884     -           4         
sd_acq_top_0.sd_sacq_coder_0.sd_sacq_data3_RNILKGMB[10]     NOR3C      B        In      -         5.983       -         
sd_acq_top_0.sd_sacq_coder_0.sd_sacq_data3_RNILKGMB[10]     NOR3C      Y        Out     0.466     6.449       -         
un1_count_6                                                 Net        -        -       0.602     -           3         
sd_acq_top_0.sd_sacq_coder_0.sd_sacq_data5_RNIFAIGJ[10]     OR3C       A        In      -         7.051       -         
sd_acq_top_0.sd_sacq_coder_0.sd_sacq_data5_RNIFAIGJ[10]     OR3C       Y        Out     0.392     7.443       -         
un1_count_10                                                Net        -        -       0.288     -           2         
sd_acq_top_0.sd_sacq_coder_0.i_RNO[9]                       NOR3A      C        In      -         7.732       -         
sd_acq_top_0.sd_sacq_coder_0.i_RNO[9]                       NOR3A      Y        Out     0.535     8.266       -         
i_RNO[9]                                                    Net        -        -       0.240     -           1         
sd_acq_top_0.sd_sacq_coder_0.i[9]                           DFN1       D        In      -         8.506       -         
========================================================================================================================
Total path delay (propagation time + setup) of 8.909 is 4.688(52.6%) logic and 4.221(47.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

--------------------------------------------------------------------------------
Target Part: A3P1000_PQFP208_-2
Report for cell NMR_TOP.verilog
  Core Cell usage:
              cell count     area count*area
              AND2    84      1.0       84.0
             AND2A    19      1.0       19.0
              AND3   129      1.0      129.0
             AND3B     1      1.0        1.0
               AO1    35      1.0       35.0
              AO18     1      1.0        1.0
              AO1A    15      1.0       15.0
              AO1B    37      1.0       37.0
              AO1C    71      1.0       71.0
              AO1D    41      1.0       41.0
              AOI1    28      1.0       28.0
             AOI1A    15      1.0       15.0
             AOI1B   165      1.0      165.0
               AX1    14      1.0       14.0
              AX1B     1      1.0        1.0
              AX1C    47      1.0       47.0
              AX1D     2      1.0        2.0
              AX1E    10      1.0       10.0
             AXOI7     1      1.0        1.0
              BUFF    19      1.0       19.0
            CLKINT     3      0.0        0.0
               GND   107      0.0        0.0
               INV     7      1.0        7.0
              MAJ3    86      1.0       86.0
              MIN3     3      1.0        3.0
               MX2   651      1.0      651.0
              MX2A    13      1.0       13.0
              MX2B     7      1.0        7.0
              MX2C   108      1.0      108.0
             NAND2    36      1.0       36.0
            NAND3A    24      1.0       24.0
              NOR2   248      1.0      248.0
             NOR2A   265      1.0      265.0
             NOR2B   475      1.0      475.0
              NOR3    62      1.0       62.0
             NOR3A   128      1.0      128.0
             NOR3B   154      1.0      154.0
             NOR3C   352      1.0      352.0
               OA1    53      1.0       53.0
              OA1A    33      1.0       33.0
              OA1B    36      1.0       36.0
              OA1C    35      1.0       35.0
              OAI1    28      1.0       28.0
               OR2   156      1.0      156.0
              OR2A   186      1.0      186.0
              OR2B   250      1.0      250.0
               OR3    19      1.0       19.0
              OR3A    74      1.0       74.0
              OR3B    35      1.0       35.0
              OR3C   122      1.0      122.0
               PLL     1      0.0        0.0
               VCC   107      0.0        0.0
               XA1     5      1.0        5.0
              XA1A   130      1.0      130.0
              XA1B    41      1.0       41.0
              XA1C    22      1.0       22.0
             XNOR2   312      1.0      312.0
             XNOR3     5      1.0        5.0
              XOR2   190      1.0      190.0
              XOR3   103      1.0      103.0


              DFI0     1      1.0        1.0
              DFN0     1      1.0        1.0
            DFN0C0    27      1.0       27.0
            DFN0P0     1      1.0        1.0
              DFN1   684      1.0      684.0
            DFN1C0   225      1.0      225.0
            DFN1E0   177      1.0      177.0
          DFN1E0C0     2      1.0        2.0
            DFN1E1  1460      1.0     1460.0
          DFN1E1C0    40      1.0       40.0
            DFN1P0     6      1.0        6.0
         RAM512X18    16      0.0        0.0
                   -----          ----------
             TOTAL  8047              7813.0


  IO Cell usage:
              cell count
             BIBUF    16
            CLKBUF     1
             INBUF    37
            OUTBUF    42
                   -----
             TOTAL    96


Core Cells         : 7813 of 24576 (32%)
IO Cells           : 96

  RAM/ROM Usage Summary
Block Rams : 16 of 32 (50%)

Mapper successful!
Process took 0h:00m:20s realtime, 0h:00m:20s cputime
# Thu Feb 05 17:07:06 2015

###########################################################]
