Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : sub_16bit
Version: T-2022.03-SP2
Date   : Mon May 12 23:43:42 2025
****************************************


  Timing Path Group 'default'
  -----------------------------------
  Levels of Logic:              11.00
  Critical Path Length:          0.40
  Critical Path Slack:          -0.30
  Critical Path Clk Period:       n/a
  Total Negative Slack:         -3.94
  No. of Violating Paths:       17.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                301
  Buf/Inv Cell Count:              79
  Buf Cell Count:                  13
  Inv Cell Count:                  66
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       301
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      263.073998
  Noncombinational Area:     0.000000
  Buf/Inv Area:             45.752000
  Total Buffer Area:            10.64
  Total Inverter Area:          35.11
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:               263.073998
  Design Area:             263.073998


  Design Rules
  -----------------------------------
  Total Number of Nets:           333
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: acf3030

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.04
  Logic Optimization:                  0.50
  Mapping Optimization:                0.75
  -----------------------------------------
  Overall Compile Time:                1.69
  Overall Compile Wall Clock Time:     1.88

  --------------------------------------------------------------------

  Design  WNS: 0.30  TNS: 3.94  Number of Violating Paths: 17


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
