#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Fri Feb 08 18:35:52 2019
# Process ID: 11256
# Log file: C:/Lab2b/planAhead_run_1/planAhead.log
# Journal file: C:/Lab2b/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Lab2b/pa.fromHdl.tcl
# create_project -name Lab2b -dir "C:/Lab2b/planAhead_run_1" -part xc6slx9csg324-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "top.ucf" [current_fileset -constrset]
Adding file 'C:/Lab2b/top.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {D_FF.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {UART/tx_rx_controller.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {UART/tx.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {UART/rx.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {UART/mod_m_counter.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {T_FF.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {clock_divider.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {UART/uart_top.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ripple_carry_counter.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {top.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top top $srcset
# add_files [list {top.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx9csg324-3
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "C:/Lab2b/D_FF.v" into library work
Analyzing Verilog file "C:/Lab2b/UART/tx_rx_controller.v" into library work
Analyzing Verilog file "C:/Lab2b/UART/tx.v" into library work
Analyzing Verilog file "C:/Lab2b/UART/rx.v" into library work
Analyzing Verilog file "C:/Lab2b/UART/mod_m_counter.v" into library work
Analyzing Verilog file "C:/Lab2b/T_FF.v" into library work
Analyzing Verilog file "C:/Lab2b/clock_divider.v" into library work
Analyzing Verilog file "C:/Lab2b/UART/uart_top.v" into library work
Analyzing Verilog file "C:/Lab2b/ripple_carry_counter.v" into library work
Analyzing Verilog file "C:/Lab2b/top.v" into library work
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/csg324/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:/Lab2b/top.ucf]
Finished Parsing UCF File [C:/Lab2b/top.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: ca187afb
open_rtl_design: Time (s): elapsed = 00:00:10 . Memory (MB): peak = 665.504 ; gain = 162.184
update_compile_order -fileset sim_1
startgroup
set_property package_pin C2 [get_ports {q[3]}]
endgroup
startgroup
set_property package_pin F5 [get_ports {q[2]}]
endgroup
startgroup
set_property package_pin L6 [get_ports {q[1]}]
endgroup
startgroup
set_property package_pin P4 [get_ports {q[0]}]
endgroup
startgroup
set_property package_pin V10 [get_ports reset]
endgroup
startgroup
set_property package_pin B3 [get_ports clk]
endgroup
startgroup
set_property package_pin V10 [get_ports reset]
endgroup
set_property package_pin "" [get_ports [list  rx]]
set_property package_pin "" [get_ports [list  reset]]
startgroup
set_property package_pin V10 [get_ports clk]
endgroup
startgroup
set_property package_pin B3 [get_ports reset]
endgroup
startgroup
set_property package_pin R7 [get_ports rx]
endgroup
startgroup
set_property package_pin T7 [get_ports tx]
endgroup
write_ucf C:/Lab2b/top.ucf -mode port
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
 (See C:/Lab2b\planAhead_pid11256.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Fri Feb 08 18:42:28 2019...
INFO: [Common 17-83] Releasing license: PlanAhead
